
IO_Tile_8_33

 (16 0)  (400 528)  (400 528)  IOB_0 IO Functioning bit
 (3 1)  (423 529)  (423 529)  IO control bit: BIOUP_REN_1

 (17 3)  (401 530)  (401 530)  IOB_0 IO Functioning bit
 (12 4)  (430 532)  (430 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (431 532)  (431 532)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (400 532)  (400 532)  IOB_0 IO Functioning bit
 (12 5)  (430 533)  (430 533)  routing T_8_33.lc_trk_g1_7 <X> T_8_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (431 533)  (431 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (3 6)  (423 535)  (423 535)  IO control bit: BIOUP_IE_1

 (16 8)  (400 536)  (400 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (17 13)  (401 541)  (401 541)  IOB_1 IO Functioning bit
 (5 14)  (413 543)  (413 543)  routing T_8_33.span4_horz_r_7 <X> T_8_33.lc_trk_g1_7
 (7 14)  (415 543)  (415 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (416 542)  (416 542)  routing T_8_33.span4_horz_r_7 <X> T_8_33.lc_trk_g1_7


IO_Tile_11_33

 (12 12)  (580 540)  (580 540)  routing T_11_33.span4_vert_43 <X> T_11_33.span4_horz_l_15


IO_Tile_16_33

 (3 1)  (843 529)  (843 529)  IO control bit: GIOUP1_REN_1

 (3 6)  (843 535)  (843 535)  IO control bit: GIOUP1_IE_1

 (16 8)  (820 536)  (820 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (16 9)  (820 537)  (820 537)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_4
 (17 9)  (821 537)  (821 537)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_12
 (17 13)  (821 541)  (821 541)  IOB_1 IO Functioning bit


IO_Tile_20_33

 (16 0)  (1040 528)  (1040 528)  IOB_0 IO Functioning bit
 (3 1)  (1063 529)  (1063 529)  IO control bit: BIOUP_REN_1

 (17 3)  (1041 530)  (1041 530)  IOB_0 IO Functioning bit
 (5 4)  (1053 532)  (1053 532)  routing T_20_33.span4_vert_29 <X> T_20_33.lc_trk_g0_5
 (6 4)  (1054 532)  (1054 532)  routing T_20_33.span4_vert_29 <X> T_20_33.lc_trk_g0_5
 (7 4)  (1055 532)  (1055 532)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_29 lc_trk_g0_5
 (12 4)  (1070 532)  (1070 532)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1071 532)  (1071 532)  routing T_20_33.lc_trk_g1_5 <X> T_20_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1040 532)  (1040 532)  IOB_0 IO Functioning bit
 (8 5)  (1056 533)  (1056 533)  routing T_20_33.span4_vert_29 <X> T_20_33.lc_trk_g0_5
 (13 5)  (1071 533)  (1071 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_5 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1062 535)  (1062 535)  IO control bit: BIOUP_REN_0

 (13 10)  (1071 539)  (1071 539)  routing T_20_33.lc_trk_g0_5 <X> T_20_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1040 539)  (1040 539)  IOB_1 IO Functioning bit
 (13 11)  (1071 538)  (1071 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (5 12)  (1053 540)  (1053 540)  routing T_20_33.span4_vert_45 <X> T_20_33.lc_trk_g1_5
 (6 12)  (1054 540)  (1054 540)  routing T_20_33.span4_vert_45 <X> T_20_33.lc_trk_g1_5
 (7 12)  (1055 540)  (1055 540)  Enable bit of Mux _local_links/g1_mux_5 => span4_vert_45 lc_trk_g1_5
 (8 12)  (1056 540)  (1056 540)  routing T_20_33.span4_vert_45 <X> T_20_33.lc_trk_g1_5
 (8 13)  (1056 541)  (1056 541)  routing T_20_33.span4_vert_45 <X> T_20_33.lc_trk_g1_5
 (17 13)  (1041 541)  (1041 541)  IOB_1 IO Functioning bit
 (16 14)  (1040 543)  (1040 543)  IOB_1 IO Functioning bit


IO_Tile_22_33

 (13 13)  (1179 541)  (1179 541)  routing T_22_33.span4_vert_19 <X> T_22_33.span4_horz_r_3
 (14 13)  (1180 541)  (1180 541)  routing T_22_33.span4_vert_19 <X> T_22_33.span4_horz_r_3


IO_Tile_26_33

 (3 1)  (1375 529)  (1375 529)  IO control bit: IOUP_REN_1

 (13 3)  (1383 530)  (1383 530)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_r_1
 (14 3)  (1384 530)  (1384 530)  routing T_26_33.span4_vert_7 <X> T_26_33.span4_horz_r_1
 (5 4)  (1365 532)  (1365 532)  routing T_26_33.span12_vert_5 <X> T_26_33.lc_trk_g0_5
 (7 4)  (1367 532)  (1367 532)  Enable bit of Mux _local_links/g0_mux_5 => span12_vert_5 lc_trk_g0_5
 (8 4)  (1368 532)  (1368 532)  routing T_26_33.span12_vert_5 <X> T_26_33.lc_trk_g0_5
 (8 5)  (1368 533)  (1368 533)  routing T_26_33.span12_vert_5 <X> T_26_33.lc_trk_g0_5
 (13 10)  (1383 539)  (1383 539)  routing T_26_33.lc_trk_g0_5 <X> T_26_33.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1352 539)  (1352 539)  IOB_1 IO Functioning bit
 (13 11)  (1383 538)  (1383 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_5 wire_io_cluster/io_1/D_OUT_0
 (14 13)  (1384 541)  (1384 541)  routing T_26_33.span4_horz_l_15 <X> T_26_33.span4_horz_r_3
 (17 13)  (1353 541)  (1353 541)  IOB_1 IO Functioning bit
 (16 14)  (1352 543)  (1352 543)  IOB_1 IO Functioning bit


IO_Tile_27_33

 (16 0)  (1406 528)  (1406 528)  IOB_0 IO Functioning bit
 (17 3)  (1407 530)  (1407 530)  IOB_0 IO Functioning bit
 (12 4)  (1436 532)  (1436 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (1437 532)  (1437 532)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1406 532)  (1406 532)  IOB_0 IO Functioning bit
 (12 5)  (1436 533)  (1436 533)  routing T_27_33.lc_trk_g1_7 <X> T_27_33.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (1437 533)  (1437 533)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1428 535)  (1428 535)  IO control bit: IOUP_REN_0

 (5 14)  (1419 543)  (1419 543)  routing T_27_33.span4_horz_r_7 <X> T_27_33.lc_trk_g1_7
 (7 14)  (1421 543)  (1421 543)  Enable bit of Mux _local_links/g1_mux_7 => span4_horz_r_7 lc_trk_g1_7
 (8 15)  (1422 542)  (1422 542)  routing T_27_33.span4_horz_r_7 <X> T_27_33.lc_trk_g1_7


IO_Tile_28_33

 (5 0)  (1473 528)  (1473 528)  routing T_28_33.span4_horz_r_9 <X> T_28_33.lc_trk_g0_1
 (7 0)  (1475 528)  (1475 528)  Enable bit of Mux _local_links/g0_mux_1 => span4_horz_r_9 lc_trk_g0_1
 (8 0)  (1476 528)  (1476 528)  routing T_28_33.span4_horz_r_9 <X> T_28_33.lc_trk_g0_1
 (3 6)  (1483 535)  (1483 535)  IO control bit: IOUP_IE_1

 (16 8)  (1460 536)  (1460 536)  Enable bit of Mux _out_links/OutMuxc_2 => wire_io_cluster/io_1/D_IN_0 span12_vert_20
 (6 10)  (1474 539)  (1474 539)  routing T_28_33.span12_vert_19 <X> T_28_33.lc_trk_g1_3
 (7 10)  (1475 539)  (1475 539)  Enable bit of Mux _local_links/g1_mux_3 => span12_vert_19 lc_trk_g1_3
 (11 10)  (1489 539)  (1489 539)  routing T_28_33.lc_trk_g1_3 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (16 10)  (1460 539)  (1460 539)  IOB_1 IO Functioning bit
 (8 11)  (1476 538)  (1476 538)  routing T_28_33.span12_vert_19 <X> T_28_33.lc_trk_g1_3
 (10 11)  (1488 538)  (1488 538)  routing T_28_33.lc_trk_g1_3 <X> T_28_33.wire_io_cluster/io_1/OUT_ENB
 (11 11)  (1489 538)  (1489 538)  Enable bit of Mux _io_cluster/in_mux1_0 => lc_trk_g1_3 wire_io_cluster/io_1/OUT_ENB
 (13 11)  (1491 538)  (1491 538)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1461 541)  (1461 541)  IOB_1 IO Functioning bit
 (17 14)  (1461 543)  (1461 543)  IOB_1 IO Functioning bit


LogicTile_11_32

 (4 10)  (550 522)  (550 522)  routing T_11_32.sp4_v_b_6 <X> T_11_32.sp4_v_t_43


LogicTile_20_32

 (11 10)  (1047 522)  (1047 522)  routing T_20_32.sp4_v_b_5 <X> T_20_32.sp4_v_t_45
 (12 11)  (1048 523)  (1048 523)  routing T_20_32.sp4_v_b_5 <X> T_20_32.sp4_v_t_45


RAM_Tile_8_31

 (3 0)  (399 496)  (399 496)  routing T_8_31.sp12_v_t_23 <X> T_8_31.sp12_v_b_0


LogicTile_16_31

 (3 0)  (819 496)  (819 496)  routing T_16_31.sp12_v_t_23 <X> T_16_31.sp12_v_b_0


LogicTile_20_31

 (13 6)  (1049 502)  (1049 502)  routing T_20_31.sp4_v_b_5 <X> T_20_31.sp4_v_t_40


LogicTile_28_31

 (3 0)  (1459 496)  (1459 496)  routing T_28_31.sp12_v_t_23 <X> T_28_31.sp12_v_b_0


IO_Tile_0_30

 (17 3)  (0 483)  (0 483)  IOB_0 IO Functioning bit
 (17 5)  (0 485)  (0 485)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 9)  (14 489)  (14 489)  IO control bit: IOLEFT_IE_0



LogicTile_2_30

 (2 12)  (74 492)  (74 492)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_5_30

 (13 12)  (247 492)  (247 492)  routing T_5_30.sp4_h_l_46 <X> T_5_30.sp4_v_b_11
 (12 13)  (246 493)  (246 493)  routing T_5_30.sp4_h_l_46 <X> T_5_30.sp4_v_b_11


LogicTile_22_30

 (6 10)  (1150 490)  (1150 490)  routing T_22_30.sp4_v_b_3 <X> T_22_30.sp4_v_t_43
 (5 11)  (1149 491)  (1149 491)  routing T_22_30.sp4_v_b_3 <X> T_22_30.sp4_v_t_43


LogicTile_28_30

 (3 6)  (1459 486)  (1459 486)  routing T_28_30.sp12_v_b_0 <X> T_28_30.sp12_v_t_23


LogicTile_22_29

 (19 3)  (1163 467)  (1163 467)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_26_29

 (9 11)  (1357 475)  (1357 475)  routing T_26_29.sp4_v_b_7 <X> T_26_29.sp4_v_t_42


IO_Tile_0_28

 (17 1)  (0 449)  (0 449)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (17 3)  (0 451)  (0 451)  IOB_0 IO Functioning bit
 (3 6)  (14 454)  (14 454)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 457)  (14 457)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 457)  (0 457)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 461)  (0 461)  IOB_1 IO Functioning bit


LogicTile_2_28

 (19 15)  (91 463)  (91 463)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_5_28

 (4 12)  (238 460)  (238 460)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9
 (6 12)  (240 460)  (240 460)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9
 (5 13)  (239 461)  (239 461)  routing T_5_28.sp4_h_l_38 <X> T_5_28.sp4_v_b_9


LogicTile_6_28

 (3 1)  (291 449)  (291 449)  routing T_6_28.sp12_h_l_23 <X> T_6_28.sp12_v_b_0


LogicTile_11_28

 (6 10)  (552 458)  (552 458)  routing T_11_28.sp4_v_b_3 <X> T_11_28.sp4_v_t_43
 (5 11)  (551 459)  (551 459)  routing T_11_28.sp4_v_b_3 <X> T_11_28.sp4_v_t_43


LogicTile_13_28

 (3 4)  (657 452)  (657 452)  routing T_13_28.sp12_v_b_0 <X> T_13_28.sp12_h_r_0
 (3 5)  (657 453)  (657 453)  routing T_13_28.sp12_v_b_0 <X> T_13_28.sp12_h_r_0


LogicTile_17_28

 (2 0)  (876 448)  (876 448)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_20_28

 (12 7)  (1048 455)  (1048 455)  routing T_20_28.sp4_h_l_40 <X> T_20_28.sp4_v_t_40


IO_Tile_0_27

 (2 1)  (15 433)  (15 433)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (17 3)  (0 435)  (0 435)  IOB_0 IO Functioning bit
 (3 6)  (14 438)  (14 438)  IO control bit: IOLEFT_IE_1

 (1 8)  (16 440)  (16 440)  Enable bit of Mux _out_links/OutMux3_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_28
 (3 9)  (14 441)  (14 441)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 445)  (0 445)  IOB_1 IO Functioning bit


LogicTile_2_27

 (11 0)  (83 432)  (83 432)  routing T_2_27.sp4_h_l_45 <X> T_2_27.sp4_v_b_2
 (13 0)  (85 432)  (85 432)  routing T_2_27.sp4_h_l_45 <X> T_2_27.sp4_v_b_2
 (12 1)  (84 433)  (84 433)  routing T_2_27.sp4_h_l_45 <X> T_2_27.sp4_v_b_2
 (8 13)  (80 445)  (80 445)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_10
 (9 13)  (81 445)  (81 445)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_10
 (10 13)  (82 445)  (82 445)  routing T_2_27.sp4_h_l_41 <X> T_2_27.sp4_v_b_10


LogicTile_11_27

 (19 3)  (565 435)  (565 435)  Enable bit of Mux _span_links/cross_mux_vert_2 => sp12_v_t_2 sp4_v_t_3


LogicTile_13_27

 (3 4)  (657 436)  (657 436)  routing T_13_27.sp12_v_b_0 <X> T_13_27.sp12_h_r_0
 (3 5)  (657 437)  (657 437)  routing T_13_27.sp12_v_b_0 <X> T_13_27.sp12_h_r_0


LogicTile_16_27

 (3 0)  (819 432)  (819 432)  routing T_16_27.sp12_v_t_23 <X> T_16_27.sp12_v_b_0


LogicTile_17_27

 (2 0)  (876 432)  (876 432)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_20_27

 (12 7)  (1048 439)  (1048 439)  routing T_20_27.sp4_h_l_40 <X> T_20_27.sp4_v_t_40


LogicTile_5_26

 (9 9)  (243 425)  (243 425)  routing T_5_26.sp4_v_t_46 <X> T_5_26.sp4_v_b_7
 (10 9)  (244 425)  (244 425)  routing T_5_26.sp4_v_t_46 <X> T_5_26.sp4_v_b_7


IO_Tile_0_25

 (17 3)  (0 403)  (0 403)  IOB_0 IO Functioning bit
 (17 5)  (0 405)  (0 405)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (3 6)  (14 406)  (14 406)  IO control bit: IOLEFT_IE_1

 (2 9)  (15 409)  (15 409)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (3 9)  (14 409)  (14 409)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 413)  (0 413)  IOB_1 IO Functioning bit


LogicTile_1_25

 (8 0)  (26 400)  (26 400)  routing T_1_25.sp4_h_l_36 <X> T_1_25.sp4_h_r_1


LogicTile_2_25

 (2 12)  (74 412)  (74 412)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_3_25



LogicTile_4_25



LogicTile_5_25

 (11 4)  (245 404)  (245 404)  routing T_5_25.sp4_h_l_46 <X> T_5_25.sp4_v_b_5
 (13 4)  (247 404)  (247 404)  routing T_5_25.sp4_h_l_46 <X> T_5_25.sp4_v_b_5
 (12 5)  (246 405)  (246 405)  routing T_5_25.sp4_h_l_46 <X> T_5_25.sp4_v_b_5
 (8 9)  (242 409)  (242 409)  routing T_5_25.sp4_h_l_36 <X> T_5_25.sp4_v_b_7
 (9 9)  (243 409)  (243 409)  routing T_5_25.sp4_h_l_36 <X> T_5_25.sp4_v_b_7
 (10 9)  (244 409)  (244 409)  routing T_5_25.sp4_h_l_36 <X> T_5_25.sp4_v_b_7


LogicTile_6_25

 (19 2)  (307 402)  (307 402)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_7_25



RAM_Tile_8_25



LogicTile_9_25



LogicTile_10_25



LogicTile_11_25



LogicTile_12_25



LogicTile_13_25



LogicTile_14_25



LogicTile_15_25



LogicTile_16_25



LogicTile_17_25



LogicTile_18_25



LogicTile_19_25



LogicTile_20_25



LogicTile_21_25



LogicTile_22_25



LogicTile_23_25



LogicTile_24_25



RAM_Tile_25_25



LogicTile_26_25

 (8 11)  (1356 411)  (1356 411)  routing T_26_25.sp4_v_b_4 <X> T_26_25.sp4_v_t_42
 (10 11)  (1358 411)  (1358 411)  routing T_26_25.sp4_v_b_4 <X> T_26_25.sp4_v_t_42


LogicTile_27_25



LogicTile_28_25



LogicTile_29_25



LogicTile_30_25



LogicTile_31_25



LogicTile_32_25



IO_Tile_33_25



IO_Tile_0_24



LogicTile_1_24



LogicTile_2_24



LogicTile_3_24



LogicTile_4_24



LogicTile_5_24

 (4 12)  (238 396)  (238 396)  routing T_5_24.sp4_v_t_44 <X> T_5_24.sp4_v_b_9


LogicTile_6_24



LogicTile_7_24



RAM_Tile_8_24



LogicTile_9_24



LogicTile_10_24



LogicTile_11_24



LogicTile_12_24



LogicTile_13_24

 (7 15)  (661 399)  (661 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_24

 (7 15)  (715 399)  (715 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_24

 (7 15)  (769 399)  (769 399)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_24



LogicTile_17_24



LogicTile_18_24



LogicTile_19_24



LogicTile_20_24



LogicTile_21_24



LogicTile_22_24



LogicTile_23_24



LogicTile_24_24



RAM_Tile_25_24



LogicTile_26_24

 (19 4)  (1367 388)  (1367 388)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17


LogicTile_27_24



LogicTile_28_24



LogicTile_29_24



LogicTile_30_24



LogicTile_31_24



LogicTile_32_24



IO_Tile_33_24



LogicTile_2_23

 (4 5)  (76 373)  (76 373)  routing T_2_23.sp4_v_t_47 <X> T_2_23.sp4_h_r_3
 (10 8)  (82 376)  (82 376)  routing T_2_23.sp4_v_t_39 <X> T_2_23.sp4_h_r_7


LogicTile_5_23

 (26 0)  (260 368)  (260 368)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (28 0)  (262 368)  (262 368)  routing T_5_23.lc_trk_g2_1 <X> T_5_23.wire_logic_cluster/lc_0/in_1
 (29 0)  (263 368)  (263 368)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (266 368)  (266 368)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 368)  (267 368)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (34 0)  (268 368)  (268 368)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 368)  (269 368)  routing T_5_23.lc_trk_g0_4 <X> T_5_23.input_2_0
 (40 0)  (274 368)  (274 368)  LC_0 Logic Functioning bit
 (28 1)  (262 369)  (262 369)  routing T_5_23.lc_trk_g2_4 <X> T_5_23.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 369)  (263 369)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (265 369)  (265 369)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 369)  (266 369)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_4 input_2_0
 (17 2)  (251 370)  (251 370)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (252 370)  (252 370)  routing T_5_23.wire_logic_cluster/lc_5/out <X> T_5_23.lc_trk_g0_5
 (26 2)  (260 370)  (260 370)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (31 2)  (265 370)  (265 370)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 370)  (266 370)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_3
 (33 2)  (267 370)  (267 370)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (34 2)  (268 370)  (268 370)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (40 2)  (274 370)  (274 370)  LC_1 Logic Functioning bit
 (42 2)  (276 370)  (276 370)  LC_1 Logic Functioning bit
 (15 3)  (249 371)  (249 371)  routing T_5_23.sp4_v_t_9 <X> T_5_23.lc_trk_g0_4
 (16 3)  (250 371)  (250 371)  routing T_5_23.sp4_v_t_9 <X> T_5_23.lc_trk_g0_4
 (17 3)  (251 371)  (251 371)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (26 3)  (260 371)  (260 371)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (27 3)  (261 371)  (261 371)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (28 3)  (262 371)  (262 371)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_1/in_0
 (29 3)  (263 371)  (263 371)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (31 3)  (265 371)  (265 371)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_1/in_3
 (41 3)  (275 371)  (275 371)  LC_1 Logic Functioning bit
 (43 3)  (277 371)  (277 371)  LC_1 Logic Functioning bit
 (14 4)  (248 372)  (248 372)  routing T_5_23.wire_logic_cluster/lc_0/out <X> T_5_23.lc_trk_g1_0
 (29 4)  (263 372)  (263 372)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (264 372)  (264 372)  routing T_5_23.lc_trk_g0_5 <X> T_5_23.wire_logic_cluster/lc_2/in_1
 (31 4)  (265 372)  (265 372)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 372)  (266 372)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 372)  (267 372)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (50 4)  (284 372)  (284 372)  Cascade bit: LH_LC02_inmux02_5

 (51 4)  (285 372)  (285 372)  Enable bit of Mux _out_links/OutMux3_2 => wire_logic_cluster/lc_2/out sp12_v_t_3
 (17 5)  (251 373)  (251 373)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (26 5)  (260 373)  (260 373)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 373)  (262 373)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 373)  (263 373)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (265 373)  (265 373)  routing T_5_23.lc_trk_g2_7 <X> T_5_23.wire_logic_cluster/lc_2/in_3
 (43 5)  (277 373)  (277 373)  LC_2 Logic Functioning bit
 (26 6)  (260 374)  (260 374)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (31 6)  (265 374)  (265 374)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (32 6)  (266 374)  (266 374)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (267 374)  (267 374)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (34 6)  (268 374)  (268 374)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (40 6)  (274 374)  (274 374)  LC_3 Logic Functioning bit
 (42 6)  (276 374)  (276 374)  LC_3 Logic Functioning bit
 (28 7)  (262 375)  (262 375)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.wire_logic_cluster/lc_3/in_0
 (29 7)  (263 375)  (263 375)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (31 7)  (265 375)  (265 375)  routing T_5_23.lc_trk_g3_7 <X> T_5_23.wire_logic_cluster/lc_3/in_3
 (41 7)  (275 375)  (275 375)  LC_3 Logic Functioning bit
 (43 7)  (277 375)  (277 375)  LC_3 Logic Functioning bit
 (15 8)  (249 376)  (249 376)  routing T_5_23.sp4_v_t_28 <X> T_5_23.lc_trk_g2_1
 (16 8)  (250 376)  (250 376)  routing T_5_23.sp4_v_t_28 <X> T_5_23.lc_trk_g2_1
 (17 8)  (251 376)  (251 376)  Enable bit of Mux _local_links/g2_mux_1 => sp4_v_t_28 lc_trk_g2_1
 (27 8)  (261 376)  (261 376)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (28 8)  (262 376)  (262 376)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 376)  (263 376)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_6 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 376)  (264 376)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 376)  (266 376)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 376)  (268 376)  routing T_5_23.lc_trk_g1_0 <X> T_5_23.wire_logic_cluster/lc_4/in_3
 (37 8)  (271 376)  (271 376)  LC_4 Logic Functioning bit
 (50 8)  (284 376)  (284 376)  Cascade bit: LH_LC04_inmux02_5

 (52 8)  (286 376)  (286 376)  Enable bit of Mux _out_links/OutMux3_4 => wire_logic_cluster/lc_4/out sp12_v_b_8
 (22 9)  (256 377)  (256 377)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_42 lc_trk_g2_2
 (23 9)  (257 377)  (257 377)  routing T_5_23.sp4_v_b_42 <X> T_5_23.lc_trk_g2_2
 (24 9)  (258 377)  (258 377)  routing T_5_23.sp4_v_b_42 <X> T_5_23.lc_trk_g2_2
 (26 9)  (260 377)  (260 377)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (28 9)  (262 377)  (262 377)  routing T_5_23.lc_trk_g2_2 <X> T_5_23.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 377)  (263 377)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_2 wire_logic_cluster/lc_4/in_0
 (30 9)  (264 377)  (264 377)  routing T_5_23.lc_trk_g3_6 <X> T_5_23.wire_logic_cluster/lc_4/in_1
 (46 9)  (280 377)  (280 377)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (14 10)  (248 378)  (248 378)  routing T_5_23.sp4_v_b_36 <X> T_5_23.lc_trk_g2_4
 (16 10)  (250 378)  (250 378)  routing T_5_23.sp4_v_t_16 <X> T_5_23.lc_trk_g2_5
 (17 10)  (251 378)  (251 378)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_16 lc_trk_g2_5
 (18 10)  (252 378)  (252 378)  routing T_5_23.sp4_v_t_16 <X> T_5_23.lc_trk_g2_5
 (22 10)  (256 378)  (256 378)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_39 lc_trk_g2_7
 (29 10)  (263 378)  (263 378)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (264 378)  (264 378)  routing T_5_23.lc_trk_g0_4 <X> T_5_23.wire_logic_cluster/lc_5/in_1
 (32 10)  (266 378)  (266 378)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 378)  (267 378)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 378)  (268 378)  routing T_5_23.lc_trk_g3_1 <X> T_5_23.wire_logic_cluster/lc_5/in_3
 (35 10)  (269 378)  (269 378)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.input_2_5
 (40 10)  (274 378)  (274 378)  LC_5 Logic Functioning bit
 (14 11)  (248 379)  (248 379)  routing T_5_23.sp4_v_b_36 <X> T_5_23.lc_trk_g2_4
 (16 11)  (250 379)  (250 379)  routing T_5_23.sp4_v_b_36 <X> T_5_23.lc_trk_g2_4
 (17 11)  (251 379)  (251 379)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_b_36 lc_trk_g2_4
 (21 11)  (255 379)  (255 379)  routing T_5_23.sp4_r_v_b_39 <X> T_5_23.lc_trk_g2_7
 (26 11)  (260 379)  (260 379)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (27 11)  (261 379)  (261 379)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (28 11)  (262 379)  (262 379)  routing T_5_23.lc_trk_g3_2 <X> T_5_23.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 379)  (263 379)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (32 11)  (266 379)  (266 379)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_5 input_2_5
 (33 11)  (267 379)  (267 379)  routing T_5_23.lc_trk_g2_5 <X> T_5_23.input_2_5
 (15 12)  (249 380)  (249 380)  routing T_5_23.sp4_v_t_28 <X> T_5_23.lc_trk_g3_1
 (16 12)  (250 380)  (250 380)  routing T_5_23.sp4_v_t_28 <X> T_5_23.lc_trk_g3_1
 (17 12)  (251 380)  (251 380)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1
 (25 12)  (259 380)  (259 380)  routing T_5_23.sp4_h_r_42 <X> T_5_23.lc_trk_g3_2
 (22 13)  (256 381)  (256 381)  Enable bit of Mux _local_links/g3_mux_2 => sp4_h_r_42 lc_trk_g3_2
 (23 13)  (257 381)  (257 381)  routing T_5_23.sp4_h_r_42 <X> T_5_23.lc_trk_g3_2
 (24 13)  (258 381)  (258 381)  routing T_5_23.sp4_h_r_42 <X> T_5_23.lc_trk_g3_2
 (25 13)  (259 381)  (259 381)  routing T_5_23.sp4_h_r_42 <X> T_5_23.lc_trk_g3_2
 (21 14)  (255 382)  (255 382)  routing T_5_23.sp4_v_t_18 <X> T_5_23.lc_trk_g3_7
 (22 14)  (256 382)  (256 382)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_t_18 lc_trk_g3_7
 (23 14)  (257 382)  (257 382)  routing T_5_23.sp4_v_t_18 <X> T_5_23.lc_trk_g3_7
 (25 14)  (259 382)  (259 382)  routing T_5_23.sp4_h_r_38 <X> T_5_23.lc_trk_g3_6
 (22 15)  (256 383)  (256 383)  Enable bit of Mux _local_links/g3_mux_6 => sp4_h_r_38 lc_trk_g3_6
 (23 15)  (257 383)  (257 383)  routing T_5_23.sp4_h_r_38 <X> T_5_23.lc_trk_g3_6
 (24 15)  (258 383)  (258 383)  routing T_5_23.sp4_h_r_38 <X> T_5_23.lc_trk_g3_6


LogicTile_9_23

 (11 0)  (449 368)  (449 368)  routing T_9_23.sp4_h_l_45 <X> T_9_23.sp4_v_b_2
 (13 0)  (451 368)  (451 368)  routing T_9_23.sp4_h_l_45 <X> T_9_23.sp4_v_b_2
 (12 1)  (450 369)  (450 369)  routing T_9_23.sp4_h_l_45 <X> T_9_23.sp4_v_b_2


LogicTile_14_23

 (3 12)  (711 380)  (711 380)  routing T_14_23.sp12_v_b_1 <X> T_14_23.sp12_h_r_1
 (3 13)  (711 381)  (711 381)  routing T_14_23.sp12_v_b_1 <X> T_14_23.sp12_h_r_1


LogicTile_15_23

 (6 8)  (768 376)  (768 376)  routing T_15_23.sp4_h_r_1 <X> T_15_23.sp4_v_b_6


LogicTile_16_23

 (3 4)  (819 372)  (819 372)  routing T_16_23.sp12_v_t_23 <X> T_16_23.sp12_h_r_0
 (19 13)  (835 381)  (835 381)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_26_23

 (3 15)  (1351 383)  (1351 383)  routing T_26_23.sp12_h_l_22 <X> T_26_23.sp12_v_t_22


IO_Tile_0_22

 (0 3)  (17 355)  (17 355)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 355)  (0 355)  IOB_0 IO Functioning bit
 (3 6)  (14 358)  (14 358)  IO control bit: IOLEFT_IE_1

 (2 9)  (15 361)  (15 361)  Enable bit of Mux _out_links/OutMux4_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_36
 (3 9)  (14 361)  (14 361)  IO control bit: IOLEFT_IE_0

 (17 13)  (0 365)  (0 365)  IOB_1 IO Functioning bit


LogicTile_1_22

 (8 0)  (26 352)  (26 352)  routing T_1_22.sp4_h_l_40 <X> T_1_22.sp4_h_r_1
 (10 0)  (28 352)  (28 352)  routing T_1_22.sp4_h_l_40 <X> T_1_22.sp4_h_r_1
 (9 4)  (27 356)  (27 356)  routing T_1_22.sp4_h_l_36 <X> T_1_22.sp4_h_r_4
 (10 4)  (28 356)  (28 356)  routing T_1_22.sp4_h_l_36 <X> T_1_22.sp4_h_r_4


LogicTile_5_22

 (8 1)  (242 353)  (242 353)  routing T_5_22.sp4_h_l_36 <X> T_5_22.sp4_v_b_1
 (9 1)  (243 353)  (243 353)  routing T_5_22.sp4_h_l_36 <X> T_5_22.sp4_v_b_1
 (8 3)  (242 355)  (242 355)  routing T_5_22.sp4_h_l_36 <X> T_5_22.sp4_v_t_36
 (8 7)  (242 359)  (242 359)  routing T_5_22.sp4_h_l_41 <X> T_5_22.sp4_v_t_41


IO_Tile_0_20

 (2 1)  (15 321)  (15 321)  Enable bit of Mux _out_links/OutMux4_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_32
 (17 1)  (0 321)  (0 321)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_0
 (0 3)  (17 323)  (17 323)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 323)  (0 323)  IOB_0 IO Functioning bit
 (3 6)  (14 326)  (14 326)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 329)  (14 329)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 329)  (0 329)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (0 11)  (17 331)  (17 331)  Enable bit of Mux _out_links/OutMux5_2 => wire_io_cluster/io_1/D_IN_0 span4_horz_44
 (17 13)  (0 333)  (0 333)  IOB_1 IO Functioning bit


LogicTile_1_20

 (12 8)  (30 328)  (30 328)  routing T_1_20.sp4_h_l_40 <X> T_1_20.sp4_h_r_8
 (13 9)  (31 329)  (31 329)  routing T_1_20.sp4_h_l_40 <X> T_1_20.sp4_h_r_8
 (6 13)  (24 333)  (24 333)  routing T_1_20.sp4_h_l_44 <X> T_1_20.sp4_h_r_9


LogicTile_2_20

 (8 4)  (80 324)  (80 324)  routing T_2_20.sp4_h_l_45 <X> T_2_20.sp4_h_r_4
 (10 4)  (82 324)  (82 324)  routing T_2_20.sp4_h_l_45 <X> T_2_20.sp4_h_r_4


LogicTile_5_20

 (11 0)  (245 320)  (245 320)  routing T_5_20.sp4_h_l_45 <X> T_5_20.sp4_v_b_2
 (13 0)  (247 320)  (247 320)  routing T_5_20.sp4_h_l_45 <X> T_5_20.sp4_v_b_2
 (12 1)  (246 321)  (246 321)  routing T_5_20.sp4_h_l_45 <X> T_5_20.sp4_v_b_2
 (4 12)  (238 332)  (238 332)  routing T_5_20.sp4_h_l_44 <X> T_5_20.sp4_v_b_9
 (5 13)  (239 333)  (239 333)  routing T_5_20.sp4_h_l_44 <X> T_5_20.sp4_v_b_9


LogicTile_6_20

 (3 1)  (291 321)  (291 321)  routing T_6_20.sp12_h_l_23 <X> T_6_20.sp12_v_b_0
 (8 13)  (296 333)  (296 333)  routing T_6_20.sp4_h_l_41 <X> T_6_20.sp4_v_b_10
 (9 13)  (297 333)  (297 333)  routing T_6_20.sp4_h_l_41 <X> T_6_20.sp4_v_b_10
 (10 13)  (298 333)  (298 333)  routing T_6_20.sp4_h_l_41 <X> T_6_20.sp4_v_b_10


RAM_Tile_8_20

 (2 8)  (398 328)  (398 328)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_r_20


LogicTile_11_20

 (4 12)  (550 332)  (550 332)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9
 (5 13)  (551 333)  (551 333)  routing T_11_20.sp4_h_l_44 <X> T_11_20.sp4_v_b_9


LogicTile_6_19

 (19 8)  (307 312)  (307 312)  Enable bit of Mux _span_links/cross_mux_vert_9 => sp12_v_b_19 sp4_v_b_21


RAM_Tile_8_19

 (3 4)  (399 308)  (399 308)  routing T_8_19.sp12_v_t_23 <X> T_8_19.sp12_h_r_0


LogicTile_9_19

 (12 0)  (450 304)  (450 304)  routing T_9_19.sp4_v_t_39 <X> T_9_19.sp4_h_r_2


LogicTile_10_19

 (19 15)  (511 319)  (511 319)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_11_19

 (15 3)  (561 307)  (561 307)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g0_4
 (16 3)  (562 307)  (562 307)  routing T_11_19.sp4_v_t_9 <X> T_11_19.lc_trk_g0_4
 (17 3)  (563 307)  (563 307)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_9 lc_trk_g0_4
 (22 9)  (568 313)  (568 313)  Enable bit of Mux _local_links/g2_mux_2 => sp4_h_l_15 lc_trk_g2_2
 (23 9)  (569 313)  (569 313)  routing T_11_19.sp4_h_l_15 <X> T_11_19.lc_trk_g2_2
 (24 9)  (570 313)  (570 313)  routing T_11_19.sp4_h_l_15 <X> T_11_19.lc_trk_g2_2
 (25 9)  (571 313)  (571 313)  routing T_11_19.sp4_h_l_15 <X> T_11_19.lc_trk_g2_2
 (26 10)  (572 314)  (572 314)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 10)  (575 314)  (575 314)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (576 314)  (576 314)  routing T_11_19.lc_trk_g0_4 <X> T_11_19.wire_logic_cluster/lc_5/in_1
 (32 10)  (578 314)  (578 314)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (579 314)  (579 314)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (37 10)  (583 314)  (583 314)  LC_5 Logic Functioning bit
 (39 10)  (585 314)  (585 314)  LC_5 Logic Functioning bit
 (40 10)  (586 314)  (586 314)  LC_5 Logic Functioning bit
 (41 10)  (587 314)  (587 314)  LC_5 Logic Functioning bit
 (42 10)  (588 314)  (588 314)  LC_5 Logic Functioning bit
 (43 10)  (589 314)  (589 314)  LC_5 Logic Functioning bit
 (47 10)  (593 314)  (593 314)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (26 11)  (572 315)  (572 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (27 11)  (573 315)  (573 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (28 11)  (574 315)  (574 315)  routing T_11_19.lc_trk_g3_6 <X> T_11_19.wire_logic_cluster/lc_5/in_0
 (29 11)  (575 315)  (575 315)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (577 315)  (577 315)  routing T_11_19.lc_trk_g2_2 <X> T_11_19.wire_logic_cluster/lc_5/in_3
 (36 11)  (582 315)  (582 315)  LC_5 Logic Functioning bit
 (37 11)  (583 315)  (583 315)  LC_5 Logic Functioning bit
 (38 11)  (584 315)  (584 315)  LC_5 Logic Functioning bit
 (39 11)  (585 315)  (585 315)  LC_5 Logic Functioning bit
 (40 11)  (586 315)  (586 315)  LC_5 Logic Functioning bit
 (41 11)  (587 315)  (587 315)  LC_5 Logic Functioning bit
 (42 11)  (588 315)  (588 315)  LC_5 Logic Functioning bit
 (43 11)  (589 315)  (589 315)  LC_5 Logic Functioning bit
 (22 15)  (568 319)  (568 319)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (571 319)  (571 319)  routing T_11_19.sp4_r_v_b_46 <X> T_11_19.lc_trk_g3_6


LogicTile_12_19

 (2 0)  (602 304)  (602 304)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_13_19

 (10 5)  (664 309)  (664 309)  routing T_13_19.sp4_h_r_11 <X> T_13_19.sp4_v_b_4
 (11 8)  (665 312)  (665 312)  routing T_13_19.sp4_h_l_39 <X> T_13_19.sp4_v_b_8
 (13 8)  (667 312)  (667 312)  routing T_13_19.sp4_h_l_39 <X> T_13_19.sp4_v_b_8
 (12 9)  (666 313)  (666 313)  routing T_13_19.sp4_h_l_39 <X> T_13_19.sp4_v_b_8
 (4 12)  (658 316)  (658 316)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_v_b_9
 (6 12)  (660 316)  (660 316)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_v_b_9
 (5 13)  (659 317)  (659 317)  routing T_13_19.sp4_h_l_38 <X> T_13_19.sp4_v_b_9


LogicTile_14_19

 (2 12)  (710 316)  (710 316)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_15_19

 (4 8)  (766 312)  (766 312)  routing T_15_19.sp4_v_t_43 <X> T_15_19.sp4_v_b_6
 (11 12)  (773 316)  (773 316)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (13 12)  (775 316)  (775 316)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11
 (12 13)  (774 317)  (774 317)  routing T_15_19.sp4_h_l_40 <X> T_15_19.sp4_v_b_11


LogicTile_16_19

 (3 2)  (819 306)  (819 306)  routing T_16_19.sp12_v_t_23 <X> T_16_19.sp12_h_l_23


LogicTile_21_19

 (8 9)  (1098 313)  (1098 313)  routing T_21_19.sp4_h_r_7 <X> T_21_19.sp4_v_b_7


LogicTile_22_19

 (2 4)  (1146 308)  (1146 308)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7
 (3 15)  (1147 319)  (1147 319)  routing T_22_19.sp12_h_l_22 <X> T_22_19.sp12_v_t_22


LogicTile_28_19

 (3 2)  (1459 306)  (1459 306)  routing T_28_19.sp12_v_t_23 <X> T_28_19.sp12_h_l_23


IO_Tile_0_18

 (3 6)  (14 294)  (14 294)  IO control bit: IOLEFT_IE_1

 (16 9)  (1 297)  (1 297)  Enable bit of Mux _out_links/OutMuxa_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_4
 (17 13)  (0 301)  (0 301)  IOB_1 IO Functioning bit


LogicTile_2_18

 (2 0)  (74 288)  (74 288)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_5_18

 (17 0)  (251 288)  (251 288)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (252 288)  (252 288)  routing T_5_18.wire_logic_cluster/lc_1/out <X> T_5_18.lc_trk_g0_1
 (22 0)  (256 288)  (256 288)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (9 1)  (243 289)  (243 289)  routing T_5_18.sp4_v_t_36 <X> T_5_18.sp4_v_b_1
 (21 1)  (255 289)  (255 289)  routing T_5_18.sp4_r_v_b_32 <X> T_5_18.lc_trk_g0_3
 (19 2)  (253 290)  (253 290)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15
 (21 2)  (255 290)  (255 290)  routing T_5_18.sp4_v_b_15 <X> T_5_18.lc_trk_g0_7
 (22 2)  (256 290)  (256 290)  Enable bit of Mux _local_links/g0_mux_7 => sp4_v_b_15 lc_trk_g0_7
 (23 2)  (257 290)  (257 290)  routing T_5_18.sp4_v_b_15 <X> T_5_18.lc_trk_g0_7
 (27 2)  (261 290)  (261 290)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (28 2)  (262 290)  (262 290)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (263 290)  (263 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (265 290)  (265 290)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (266 290)  (266 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_3
 (34 2)  (268 290)  (268 290)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (270 290)  (270 290)  LC_1 Logic Functioning bit
 (38 2)  (272 290)  (272 290)  LC_1 Logic Functioning bit
 (21 3)  (255 291)  (255 291)  routing T_5_18.sp4_v_b_15 <X> T_5_18.lc_trk_g0_7
 (31 3)  (265 291)  (265 291)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (270 291)  (270 291)  LC_1 Logic Functioning bit
 (38 3)  (272 291)  (272 291)  LC_1 Logic Functioning bit
 (29 4)  (263 292)  (263 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (31 4)  (265 292)  (265 292)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (266 292)  (266 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 292)  (267 292)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (270 292)  (270 292)  LC_2 Logic Functioning bit
 (47 4)  (281 292)  (281 292)  Enable bit of Mux _out_links/OutMux5_2 => wire_logic_cluster/lc_2/out sp12_h_r_12
 (50 4)  (284 292)  (284 292)  Cascade bit: LH_LC02_inmux02_5

 (26 5)  (260 293)  (260 293)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (262 293)  (262 293)  routing T_5_18.lc_trk_g2_2 <X> T_5_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (263 293)  (263 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 293)  (264 293)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.wire_logic_cluster/lc_2/in_1
 (31 5)  (265 293)  (265 293)  routing T_5_18.lc_trk_g2_7 <X> T_5_18.wire_logic_cluster/lc_2/in_3
 (22 6)  (256 294)  (256 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_l_12 lc_trk_g1_7
 (23 6)  (257 294)  (257 294)  routing T_5_18.sp12_h_l_12 <X> T_5_18.lc_trk_g1_7
 (25 8)  (259 296)  (259 296)  routing T_5_18.sp4_v_b_26 <X> T_5_18.lc_trk_g2_2
 (22 9)  (256 297)  (256 297)  Enable bit of Mux _local_links/g2_mux_2 => sp4_v_b_26 lc_trk_g2_2
 (23 9)  (257 297)  (257 297)  routing T_5_18.sp4_v_b_26 <X> T_5_18.lc_trk_g2_2
 (21 10)  (255 298)  (255 298)  routing T_5_18.sp4_v_t_26 <X> T_5_18.lc_trk_g2_7
 (22 10)  (256 298)  (256 298)  Enable bit of Mux _local_links/g2_mux_7 => sp4_v_t_26 lc_trk_g2_7
 (23 10)  (257 298)  (257 298)  routing T_5_18.sp4_v_t_26 <X> T_5_18.lc_trk_g2_7
 (27 10)  (261 298)  (261 298)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (28 10)  (262 298)  (262 298)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (263 298)  (263 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (265 298)  (265 298)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (266 298)  (266 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_3
 (33 10)  (267 298)  (267 298)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (268 298)  (268 298)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (47 10)  (281 298)  (281 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (21 11)  (255 299)  (255 299)  routing T_5_18.sp4_v_t_26 <X> T_5_18.lc_trk_g2_7
 (26 11)  (260 299)  (260 299)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (263 299)  (263 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_3 wire_logic_cluster/lc_5/in_0
 (30 11)  (264 299)  (264 299)  routing T_5_18.lc_trk_g3_3 <X> T_5_18.wire_logic_cluster/lc_5/in_1
 (31 11)  (265 299)  (265 299)  routing T_5_18.lc_trk_g3_7 <X> T_5_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (266 299)  (266 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_1 input_2_5
 (36 11)  (270 299)  (270 299)  LC_5 Logic Functioning bit
 (11 12)  (245 300)  (245 300)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_b_11
 (13 12)  (247 300)  (247 300)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_b_11
 (16 12)  (250 300)  (250 300)  routing T_5_18.sp4_v_b_33 <X> T_5_18.lc_trk_g3_1
 (17 12)  (251 300)  (251 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (252 300)  (252 300)  routing T_5_18.sp4_v_b_33 <X> T_5_18.lc_trk_g3_1
 (22 12)  (256 300)  (256 300)  Enable bit of Mux _local_links/g3_mux_3 => sp12_v_b_19 lc_trk_g3_3
 (23 12)  (257 300)  (257 300)  routing T_5_18.sp12_v_b_19 <X> T_5_18.lc_trk_g3_3
 (12 13)  (246 301)  (246 301)  routing T_5_18.sp4_h_l_40 <X> T_5_18.sp4_v_b_11
 (18 13)  (252 301)  (252 301)  routing T_5_18.sp4_v_b_33 <X> T_5_18.lc_trk_g3_1
 (21 13)  (255 301)  (255 301)  routing T_5_18.sp12_v_b_19 <X> T_5_18.lc_trk_g3_3
 (21 14)  (255 302)  (255 302)  routing T_5_18.sp12_v_b_7 <X> T_5_18.lc_trk_g3_7
 (22 14)  (256 302)  (256 302)  Enable bit of Mux _local_links/g3_mux_7 => sp12_v_b_7 lc_trk_g3_7
 (24 14)  (258 302)  (258 302)  routing T_5_18.sp12_v_b_7 <X> T_5_18.lc_trk_g3_7
 (27 14)  (261 302)  (261 302)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (29 14)  (263 302)  (263 302)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (264 302)  (264 302)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (32 14)  (266 302)  (266 302)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_3
 (33 14)  (267 302)  (267 302)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (34 14)  (268 302)  (268 302)  routing T_5_18.lc_trk_g3_1 <X> T_5_18.wire_logic_cluster/lc_7/in_3
 (35 14)  (269 302)  (269 302)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.input_2_7
 (43 14)  (277 302)  (277 302)  LC_7 Logic Functioning bit
 (47 14)  (281 302)  (281 302)  Enable bit of Mux _out_links/OutMux4_7 => wire_logic_cluster/lc_7/out sp12_h_l_5
 (21 15)  (255 303)  (255 303)  routing T_5_18.sp12_v_b_7 <X> T_5_18.lc_trk_g3_7
 (26 15)  (260 303)  (260 303)  routing T_5_18.lc_trk_g0_3 <X> T_5_18.wire_logic_cluster/lc_7/in_0
 (29 15)  (263 303)  (263 303)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (30 15)  (264 303)  (264 303)  routing T_5_18.lc_trk_g1_7 <X> T_5_18.wire_logic_cluster/lc_7/in_1
 (32 15)  (266 303)  (266 303)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_7 input_2_7
 (35 15)  (269 303)  (269 303)  routing T_5_18.lc_trk_g0_7 <X> T_5_18.input_2_7


LogicTile_6_18

 (26 0)  (314 288)  (314 288)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_0/in_0
 (27 0)  (315 288)  (315 288)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (28 0)  (316 288)  (316 288)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (29 0)  (317 288)  (317 288)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_1
 (31 0)  (319 288)  (319 288)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (32 0)  (320 288)  (320 288)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (321 288)  (321 288)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (34 0)  (322 288)  (322 288)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_0/in_3
 (40 0)  (328 288)  (328 288)  LC_0 Logic Functioning bit
 (42 0)  (330 288)  (330 288)  LC_0 Logic Functioning bit
 (47 0)  (335 288)  (335 288)  Enable bit of Mux _out_links/OutMux5_0 => wire_logic_cluster/lc_0/out sp12_h_r_8
 (28 1)  (316 289)  (316 289)  routing T_6_18.lc_trk_g2_4 <X> T_6_18.wire_logic_cluster/lc_0/in_0
 (29 1)  (317 289)  (317 289)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_4 wire_logic_cluster/lc_0/in_0
 (30 1)  (318 289)  (318 289)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.wire_logic_cluster/lc_0/in_1
 (26 10)  (314 298)  (314 298)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (32 10)  (320 298)  (320 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g3_3 wire_logic_cluster/lc_5/in_3
 (33 10)  (321 298)  (321 298)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (34 10)  (322 298)  (322 298)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (36 10)  (324 298)  (324 298)  LC_5 Logic Functioning bit
 (51 10)  (339 298)  (339 298)  Enable bit of Mux _out_links/OutMux2_5 => wire_logic_cluster/lc_5/out sp4_v_b_42
 (14 11)  (302 299)  (302 299)  routing T_6_18.sp12_v_b_20 <X> T_6_18.lc_trk_g2_4
 (16 11)  (304 299)  (304 299)  routing T_6_18.sp12_v_b_20 <X> T_6_18.lc_trk_g2_4
 (17 11)  (305 299)  (305 299)  Enable bit of Mux _local_links/g2_mux_4 => sp12_v_b_20 lc_trk_g2_4
 (27 11)  (315 299)  (315 299)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (316 299)  (316 299)  routing T_6_18.lc_trk_g3_4 <X> T_6_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (317 299)  (317 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_4 wire_logic_cluster/lc_5/in_0
 (31 11)  (319 299)  (319 299)  routing T_6_18.lc_trk_g3_3 <X> T_6_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (320 299)  (320 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g3_2 input_2_5
 (33 11)  (321 299)  (321 299)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.input_2_5
 (34 11)  (322 299)  (322 299)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.input_2_5
 (35 11)  (323 299)  (323 299)  routing T_6_18.lc_trk_g3_2 <X> T_6_18.input_2_5
 (37 11)  (325 299)  (325 299)  LC_5 Logic Functioning bit
 (22 12)  (310 300)  (310 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (313 300)  (313 300)  routing T_6_18.sp4_v_t_23 <X> T_6_18.lc_trk_g3_2
 (21 13)  (309 301)  (309 301)  routing T_6_18.sp4_r_v_b_43 <X> T_6_18.lc_trk_g3_3
 (22 13)  (310 301)  (310 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_t_23 lc_trk_g3_2
 (23 13)  (311 301)  (311 301)  routing T_6_18.sp4_v_t_23 <X> T_6_18.lc_trk_g3_2
 (25 13)  (313 301)  (313 301)  routing T_6_18.sp4_v_t_23 <X> T_6_18.lc_trk_g3_2
 (14 14)  (302 302)  (302 302)  routing T_6_18.sp12_v_t_3 <X> T_6_18.lc_trk_g3_4
 (14 15)  (302 303)  (302 303)  routing T_6_18.sp12_v_t_3 <X> T_6_18.lc_trk_g3_4
 (15 15)  (303 303)  (303 303)  routing T_6_18.sp12_v_t_3 <X> T_6_18.lc_trk_g3_4
 (17 15)  (305 303)  (305 303)  Enable bit of Mux _local_links/g3_mux_4 => sp12_v_t_3 lc_trk_g3_4


LogicTile_9_18

 (2 6)  (440 294)  (440 294)  Enable bit of Mux _span_links/cross_mux_horz_7 => sp12_h_r_14 sp4_h_r_19


LogicTile_11_18

 (22 3)  (568 291)  (568 291)  Enable bit of Mux _local_links/g0_mux_6 => sp12_h_r_14 lc_trk_g0_6
 (23 3)  (569 291)  (569 291)  routing T_11_18.sp12_h_r_14 <X> T_11_18.lc_trk_g0_6
 (27 4)  (573 292)  (573 292)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (29 4)  (575 292)  (575 292)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (578 292)  (578 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (579 292)  (579 292)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (34 4)  (580 292)  (580 292)  routing T_11_18.lc_trk_g3_0 <X> T_11_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (582 292)  (582 292)  LC_2 Logic Functioning bit
 (38 4)  (584 292)  (584 292)  LC_2 Logic Functioning bit
 (3 5)  (549 293)  (549 293)  routing T_11_18.sp12_h_l_23 <X> T_11_18.sp12_h_r_0
 (22 5)  (568 293)  (568 293)  Enable bit of Mux _local_links/g1_mux_2 => sp12_h_l_17 lc_trk_g1_2
 (23 5)  (569 293)  (569 293)  routing T_11_18.sp12_h_l_17 <X> T_11_18.lc_trk_g1_2
 (25 5)  (571 293)  (571 293)  routing T_11_18.sp12_h_l_17 <X> T_11_18.lc_trk_g1_2
 (27 5)  (573 293)  (573 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (28 5)  (574 293)  (574 293)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (575 293)  (575 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (576 293)  (576 293)  routing T_11_18.lc_trk_g1_2 <X> T_11_18.wire_logic_cluster/lc_2/in_1
 (46 5)  (592 293)  (592 293)  Enable bit of Mux _out_links/OutMux6_2 => wire_logic_cluster/lc_2/out sp4_h_r_4
 (26 6)  (572 294)  (572 294)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (27 6)  (573 294)  (573 294)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (28 6)  (574 294)  (574 294)  routing T_11_18.lc_trk_g3_1 <X> T_11_18.wire_logic_cluster/lc_3/in_1
 (29 6)  (575 294)  (575 294)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_1
 (31 6)  (577 294)  (577 294)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (32 6)  (578 294)  (578 294)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (582 294)  (582 294)  LC_3 Logic Functioning bit
 (37 6)  (583 294)  (583 294)  LC_3 Logic Functioning bit
 (38 6)  (584 294)  (584 294)  LC_3 Logic Functioning bit
 (42 6)  (588 294)  (588 294)  LC_3 Logic Functioning bit
 (43 6)  (589 294)  (589 294)  LC_3 Logic Functioning bit
 (50 6)  (596 294)  (596 294)  Cascade bit: LH_LC03_inmux02_5

 (52 6)  (598 294)  (598 294)  Enable bit of Mux _out_links/OutMux4_3 => wire_logic_cluster/lc_3/out sp12_v_t_21
 (26 7)  (572 295)  (572 295)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (27 7)  (573 295)  (573 295)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (28 7)  (574 295)  (574 295)  routing T_11_18.lc_trk_g3_6 <X> T_11_18.wire_logic_cluster/lc_3/in_0
 (29 7)  (575 295)  (575 295)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g3_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (577 295)  (577 295)  routing T_11_18.lc_trk_g0_6 <X> T_11_18.wire_logic_cluster/lc_3/in_3
 (36 7)  (582 295)  (582 295)  LC_3 Logic Functioning bit
 (37 7)  (583 295)  (583 295)  LC_3 Logic Functioning bit
 (42 7)  (588 295)  (588 295)  LC_3 Logic Functioning bit
 (43 7)  (589 295)  (589 295)  LC_3 Logic Functioning bit
 (16 12)  (562 300)  (562 300)  routing T_11_18.sp4_v_b_33 <X> T_11_18.lc_trk_g3_1
 (17 12)  (563 300)  (563 300)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (564 300)  (564 300)  routing T_11_18.sp4_v_b_33 <X> T_11_18.lc_trk_g3_1
 (17 13)  (563 301)  (563 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_16 lc_trk_g3_0
 (18 13)  (564 301)  (564 301)  routing T_11_18.sp4_v_b_33 <X> T_11_18.lc_trk_g3_1
 (22 15)  (568 303)  (568 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (571 303)  (571 303)  routing T_11_18.sp4_r_v_b_46 <X> T_11_18.lc_trk_g3_6


LogicTile_12_18

 (2 12)  (602 300)  (602 300)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11
 (11 14)  (611 302)  (611 302)  routing T_12_18.sp4_h_l_43 <X> T_12_18.sp4_v_t_46


LogicTile_13_18

 (14 2)  (668 290)  (668 290)  routing T_13_18.sp12_h_l_3 <X> T_13_18.lc_trk_g0_4
 (26 2)  (680 290)  (680 290)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 2)  (681 290)  (681 290)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 290)  (683 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (684 290)  (684 290)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (31 2)  (685 290)  (685 290)  routing T_13_18.lc_trk_g0_4 <X> T_13_18.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 290)  (686 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_4 wire_logic_cluster/lc_1/in_3
 (40 2)  (694 290)  (694 290)  LC_1 Logic Functioning bit
 (42 2)  (696 290)  (696 290)  LC_1 Logic Functioning bit
 (14 3)  (668 291)  (668 291)  routing T_13_18.sp12_h_l_3 <X> T_13_18.lc_trk_g0_4
 (15 3)  (669 291)  (669 291)  routing T_13_18.sp12_h_l_3 <X> T_13_18.lc_trk_g0_4
 (17 3)  (671 291)  (671 291)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_l_3 lc_trk_g0_4
 (26 3)  (680 291)  (680 291)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (27 3)  (681 291)  (681 291)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (682 291)  (682 291)  routing T_13_18.lc_trk_g3_6 <X> T_13_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 291)  (683 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_6 wire_logic_cluster/lc_1/in_0
 (30 3)  (684 291)  (684 291)  routing T_13_18.lc_trk_g1_7 <X> T_13_18.wire_logic_cluster/lc_1/in_1
 (40 3)  (694 291)  (694 291)  LC_1 Logic Functioning bit
 (41 3)  (695 291)  (695 291)  LC_1 Logic Functioning bit
 (42 3)  (696 291)  (696 291)  LC_1 Logic Functioning bit
 (43 3)  (697 291)  (697 291)  LC_1 Logic Functioning bit
 (26 4)  (680 292)  (680 292)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (31 4)  (685 292)  (685 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 292)  (686 292)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 292)  (687 292)  routing T_13_18.lc_trk_g2_5 <X> T_13_18.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 292)  (690 292)  LC_2 Logic Functioning bit
 (37 4)  (691 292)  (691 292)  LC_2 Logic Functioning bit
 (39 4)  (693 292)  (693 292)  LC_2 Logic Functioning bit
 (40 4)  (694 292)  (694 292)  LC_2 Logic Functioning bit
 (41 4)  (695 292)  (695 292)  LC_2 Logic Functioning bit
 (42 4)  (696 292)  (696 292)  LC_2 Logic Functioning bit
 (43 4)  (697 292)  (697 292)  LC_2 Logic Functioning bit
 (50 4)  (704 292)  (704 292)  Cascade bit: LH_LC02_inmux02_5

 (52 4)  (706 292)  (706 292)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (27 5)  (681 293)  (681 293)  routing T_13_18.lc_trk_g1_5 <X> T_13_18.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 293)  (683 293)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_5 wire_logic_cluster/lc_2/in_0
 (36 5)  (690 293)  (690 293)  LC_2 Logic Functioning bit
 (37 5)  (691 293)  (691 293)  LC_2 Logic Functioning bit
 (38 5)  (692 293)  (692 293)  LC_2 Logic Functioning bit
 (40 5)  (694 293)  (694 293)  LC_2 Logic Functioning bit
 (41 5)  (695 293)  (695 293)  LC_2 Logic Functioning bit
 (42 5)  (696 293)  (696 293)  LC_2 Logic Functioning bit
 (43 5)  (697 293)  (697 293)  LC_2 Logic Functioning bit
 (15 6)  (669 294)  (669 294)  routing T_13_18.sp4_v_b_21 <X> T_13_18.lc_trk_g1_5
 (16 6)  (670 294)  (670 294)  routing T_13_18.sp4_v_b_21 <X> T_13_18.lc_trk_g1_5
 (17 6)  (671 294)  (671 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_21 lc_trk_g1_5
 (22 6)  (676 294)  (676 294)  Enable bit of Mux _local_links/g1_mux_7 => sp12_h_r_23 lc_trk_g1_7
 (23 6)  (677 294)  (677 294)  routing T_13_18.sp12_h_r_23 <X> T_13_18.lc_trk_g1_7
 (21 7)  (675 295)  (675 295)  routing T_13_18.sp12_h_r_23 <X> T_13_18.lc_trk_g1_7
 (15 10)  (669 298)  (669 298)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g2_5
 (16 10)  (670 298)  (670 298)  routing T_13_18.sp4_v_t_32 <X> T_13_18.lc_trk_g2_5
 (17 10)  (671 298)  (671 298)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_t_32 lc_trk_g2_5
 (25 14)  (679 302)  (679 302)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (22 15)  (676 303)  (676 303)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (677 303)  (677 303)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6
 (25 15)  (679 303)  (679 303)  routing T_13_18.sp4_v_b_38 <X> T_13_18.lc_trk_g3_6


LogicTile_14_18

 (3 5)  (711 293)  (711 293)  routing T_14_18.sp12_h_l_23 <X> T_14_18.sp12_h_r_0
 (16 6)  (724 294)  (724 294)  routing T_14_18.sp4_v_b_13 <X> T_14_18.lc_trk_g1_5
 (17 6)  (725 294)  (725 294)  Enable bit of Mux _local_links/g1_mux_5 => sp4_v_b_13 lc_trk_g1_5
 (18 6)  (726 294)  (726 294)  routing T_14_18.sp4_v_b_13 <X> T_14_18.lc_trk_g1_5
 (18 7)  (726 295)  (726 295)  routing T_14_18.sp4_v_b_13 <X> T_14_18.lc_trk_g1_5
 (15 8)  (723 296)  (723 296)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g2_1
 (16 8)  (724 296)  (724 296)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g2_1
 (17 8)  (725 296)  (725 296)  Enable bit of Mux _local_links/g2_mux_1 => sp4_h_r_41 lc_trk_g2_1
 (18 8)  (726 296)  (726 296)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g2_1
 (18 9)  (726 297)  (726 297)  routing T_14_18.sp4_h_r_41 <X> T_14_18.lc_trk_g2_1
 (25 10)  (733 298)  (733 298)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (27 10)  (735 298)  (735 298)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 298)  (737 298)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 298)  (738 298)  routing T_14_18.lc_trk_g1_5 <X> T_14_18.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 298)  (739 298)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 298)  (740 298)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 298)  (741 298)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (38 10)  (746 298)  (746 298)  LC_5 Logic Functioning bit
 (39 10)  (747 298)  (747 298)  LC_5 Logic Functioning bit
 (40 10)  (748 298)  (748 298)  LC_5 Logic Functioning bit
 (41 10)  (749 298)  (749 298)  LC_5 Logic Functioning bit
 (47 10)  (755 298)  (755 298)  Enable bit of Mux _out_links/OutMux4_5 => wire_logic_cluster/lc_5/out sp12_h_r_2
 (52 10)  (760 298)  (760 298)  Enable bit of Mux _out_links/OutMux3_5 => wire_logic_cluster/lc_5/out sp12_v_t_9
 (22 11)  (730 299)  (730 299)  Enable bit of Mux _local_links/g2_mux_6 => sp4_h_r_46 lc_trk_g2_6
 (23 11)  (731 299)  (731 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (24 11)  (732 299)  (732 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (25 11)  (733 299)  (733 299)  routing T_14_18.sp4_h_r_46 <X> T_14_18.lc_trk_g2_6
 (27 11)  (735 299)  (735 299)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 299)  (736 299)  routing T_14_18.lc_trk_g3_0 <X> T_14_18.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 299)  (737 299)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_0 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 299)  (739 299)  routing T_14_18.lc_trk_g2_6 <X> T_14_18.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 299)  (740 299)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_1 input_2_5
 (33 11)  (741 299)  (741 299)  routing T_14_18.lc_trk_g2_1 <X> T_14_18.input_2_5
 (39 11)  (747 299)  (747 299)  LC_5 Logic Functioning bit
 (40 11)  (748 299)  (748 299)  LC_5 Logic Functioning bit
 (41 11)  (749 299)  (749 299)  LC_5 Logic Functioning bit
 (14 13)  (722 301)  (722 301)  routing T_14_18.sp4_r_v_b_40 <X> T_14_18.lc_trk_g3_0
 (17 13)  (725 301)  (725 301)  Enable bit of Mux _local_links/g3_mux_0 => sp4_r_v_b_40 lc_trk_g3_0


LogicTile_15_18

 (4 2)  (766 290)  (766 290)  routing T_15_18.sp4_v_b_4 <X> T_15_18.sp4_v_t_37
 (6 2)  (768 290)  (768 290)  routing T_15_18.sp4_v_b_4 <X> T_15_18.sp4_v_t_37
 (26 2)  (788 290)  (788 290)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 2)  (790 290)  (790 290)  routing T_15_18.lc_trk_g2_0 <X> T_15_18.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 290)  (791 290)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (32 2)  (794 290)  (794 290)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 290)  (796 290)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 290)  (798 290)  LC_1 Logic Functioning bit
 (37 2)  (799 290)  (799 290)  LC_1 Logic Functioning bit
 (38 2)  (800 290)  (800 290)  LC_1 Logic Functioning bit
 (39 2)  (801 290)  (801 290)  LC_1 Logic Functioning bit
 (40 2)  (802 290)  (802 290)  LC_1 Logic Functioning bit
 (41 2)  (803 290)  (803 290)  LC_1 Logic Functioning bit
 (42 2)  (804 290)  (804 290)  LC_1 Logic Functioning bit
 (43 2)  (805 290)  (805 290)  LC_1 Logic Functioning bit
 (27 3)  (789 291)  (789 291)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 291)  (790 291)  routing T_15_18.lc_trk_g3_4 <X> T_15_18.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 291)  (791 291)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (31 3)  (793 291)  (793 291)  routing T_15_18.lc_trk_g1_3 <X> T_15_18.wire_logic_cluster/lc_1/in_3
 (36 3)  (798 291)  (798 291)  LC_1 Logic Functioning bit
 (38 3)  (800 291)  (800 291)  LC_1 Logic Functioning bit
 (40 3)  (802 291)  (802 291)  LC_1 Logic Functioning bit
 (41 3)  (803 291)  (803 291)  LC_1 Logic Functioning bit
 (42 3)  (804 291)  (804 291)  LC_1 Logic Functioning bit
 (43 3)  (805 291)  (805 291)  LC_1 Logic Functioning bit
 (53 3)  (815 291)  (815 291)  Enable bit of Mux _out_links/OutMuxb_1 => wire_logic_cluster/lc_1/out sp4_r_v_b_35
 (21 4)  (783 292)  (783 292)  routing T_15_18.sp12_h_r_3 <X> T_15_18.lc_trk_g1_3
 (22 4)  (784 292)  (784 292)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_r_3 lc_trk_g1_3
 (24 4)  (786 292)  (786 292)  routing T_15_18.sp12_h_r_3 <X> T_15_18.lc_trk_g1_3
 (8 5)  (770 293)  (770 293)  routing T_15_18.sp4_h_r_4 <X> T_15_18.sp4_v_b_4
 (21 5)  (783 293)  (783 293)  routing T_15_18.sp12_h_r_3 <X> T_15_18.lc_trk_g1_3
 (11 8)  (773 296)  (773 296)  routing T_15_18.sp4_v_t_37 <X> T_15_18.sp4_v_b_8
 (13 8)  (775 296)  (775 296)  routing T_15_18.sp4_v_t_37 <X> T_15_18.sp4_v_b_8
 (15 9)  (777 297)  (777 297)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g2_0
 (16 9)  (778 297)  (778 297)  routing T_15_18.sp4_v_t_29 <X> T_15_18.lc_trk_g2_0
 (17 9)  (779 297)  (779 297)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_t_29 lc_trk_g2_0
 (17 15)  (779 303)  (779 303)  Enable bit of Mux _local_links/g3_mux_4 => sp4_r_v_b_20 lc_trk_g3_4


LogicTile_18_18

 (22 12)  (950 300)  (950 300)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (951 300)  (951 300)  routing T_18_18.sp4_v_t_30 <X> T_18_18.lc_trk_g3_3
 (24 12)  (952 300)  (952 300)  routing T_18_18.sp4_v_t_30 <X> T_18_18.lc_trk_g3_3
 (37 12)  (965 300)  (965 300)  LC_6 Logic Functioning bit
 (39 12)  (967 300)  (967 300)  LC_6 Logic Functioning bit
 (40 12)  (968 300)  (968 300)  LC_6 Logic Functioning bit
 (42 12)  (970 300)  (970 300)  LC_6 Logic Functioning bit
 (47 12)  (975 300)  (975 300)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (26 13)  (954 301)  (954 301)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (27 13)  (955 301)  (955 301)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (28 13)  (956 301)  (956 301)  routing T_18_18.lc_trk_g3_3 <X> T_18_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (957 301)  (957 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_3 wire_logic_cluster/lc_6/in_0
 (36 13)  (964 301)  (964 301)  LC_6 Logic Functioning bit
 (38 13)  (966 301)  (966 301)  LC_6 Logic Functioning bit
 (41 13)  (969 301)  (969 301)  LC_6 Logic Functioning bit
 (43 13)  (971 301)  (971 301)  LC_6 Logic Functioning bit


LogicTile_19_18

 (8 6)  (990 294)  (990 294)  routing T_19_18.sp4_h_r_4 <X> T_19_18.sp4_h_l_41


LogicTile_21_18

 (16 0)  (1106 288)  (1106 288)  routing T_21_18.sp12_h_l_14 <X> T_21_18.lc_trk_g0_1
 (17 0)  (1107 288)  (1107 288)  Enable bit of Mux _local_links/g0_mux_1 => sp12_h_l_14 lc_trk_g0_1
 (18 1)  (1108 289)  (1108 289)  routing T_21_18.sp12_h_l_14 <X> T_21_18.lc_trk_g0_1
 (22 1)  (1112 289)  (1112 289)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_18 lc_trk_g0_2
 (23 1)  (1113 289)  (1113 289)  routing T_21_18.sp4_v_b_18 <X> T_21_18.lc_trk_g0_2
 (24 1)  (1114 289)  (1114 289)  routing T_21_18.sp4_v_b_18 <X> T_21_18.lc_trk_g0_2
 (29 12)  (1119 300)  (1119 300)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_1 wire_logic_cluster/lc_6/in_1
 (32 12)  (1122 300)  (1122 300)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (1123 300)  (1123 300)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (34 12)  (1124 300)  (1124 300)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (37 12)  (1127 300)  (1127 300)  LC_6 Logic Functioning bit
 (39 12)  (1129 300)  (1129 300)  LC_6 Logic Functioning bit
 (40 12)  (1130 300)  (1130 300)  LC_6 Logic Functioning bit
 (41 12)  (1131 300)  (1131 300)  LC_6 Logic Functioning bit
 (42 12)  (1132 300)  (1132 300)  LC_6 Logic Functioning bit
 (43 12)  (1133 300)  (1133 300)  LC_6 Logic Functioning bit
 (46 12)  (1136 300)  (1136 300)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (22 13)  (1112 301)  (1112 301)  Enable bit of Mux _local_links/g3_mux_2 => sp4_v_b_42 lc_trk_g3_2
 (23 13)  (1113 301)  (1113 301)  routing T_21_18.sp4_v_b_42 <X> T_21_18.lc_trk_g3_2
 (24 13)  (1114 301)  (1114 301)  routing T_21_18.sp4_v_b_42 <X> T_21_18.lc_trk_g3_2
 (26 13)  (1116 301)  (1116 301)  routing T_21_18.lc_trk_g0_2 <X> T_21_18.wire_logic_cluster/lc_6/in_0
 (29 13)  (1119 301)  (1119 301)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_2 wire_logic_cluster/lc_6/in_0
 (31 13)  (1121 301)  (1121 301)  routing T_21_18.lc_trk_g3_2 <X> T_21_18.wire_logic_cluster/lc_6/in_3
 (36 13)  (1126 301)  (1126 301)  LC_6 Logic Functioning bit
 (37 13)  (1127 301)  (1127 301)  LC_6 Logic Functioning bit
 (38 13)  (1128 301)  (1128 301)  LC_6 Logic Functioning bit
 (39 13)  (1129 301)  (1129 301)  LC_6 Logic Functioning bit
 (40 13)  (1130 301)  (1130 301)  LC_6 Logic Functioning bit
 (41 13)  (1131 301)  (1131 301)  LC_6 Logic Functioning bit
 (42 13)  (1132 301)  (1132 301)  LC_6 Logic Functioning bit
 (43 13)  (1133 301)  (1133 301)  LC_6 Logic Functioning bit


LogicTile_28_18

 (3 7)  (1459 295)  (1459 295)  routing T_28_18.sp12_h_l_23 <X> T_28_18.sp12_v_t_23


LogicTile_4_17

 (19 13)  (199 285)  (199 285)  Enable bit of Mux _span_links/cross_mux_horz_0 => sp12_h_r_0 sp4_h_l_1


LogicTile_5_17

 (11 2)  (245 274)  (245 274)  routing T_5_17.sp4_v_b_11 <X> T_5_17.sp4_v_t_39
 (12 3)  (246 275)  (246 275)  routing T_5_17.sp4_v_b_11 <X> T_5_17.sp4_v_t_39


LogicTile_6_17

 (8 13)  (296 285)  (296 285)  routing T_6_17.sp4_v_t_42 <X> T_6_17.sp4_v_b_10
 (10 13)  (298 285)  (298 285)  routing T_6_17.sp4_v_t_42 <X> T_6_17.sp4_v_b_10


LogicTile_7_17

 (6 10)  (348 282)  (348 282)  routing T_7_17.sp4_h_l_36 <X> T_7_17.sp4_v_t_43


LogicTile_12_17

 (11 14)  (611 286)  (611 286)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_t_46
 (13 14)  (613 286)  (613 286)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_t_46
 (12 15)  (612 287)  (612 287)  routing T_12_17.sp4_h_r_5 <X> T_12_17.sp4_v_t_46


LogicTile_13_17

 (0 0)  (654 272)  (654 272)  Negative Clock bit

 (6 0)  (660 272)  (660 272)  routing T_13_17.sp4_h_r_7 <X> T_13_17.sp4_v_b_0
 (14 0)  (668 272)  (668 272)  routing T_13_17.sp4_v_b_0 <X> T_13_17.lc_trk_g0_0
 (15 0)  (669 272)  (669 272)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g0_1
 (17 0)  (671 272)  (671 272)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (25 0)  (679 272)  (679 272)  routing T_13_17.sp4_v_b_10 <X> T_13_17.lc_trk_g0_2
 (27 0)  (681 272)  (681 272)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 272)  (683 272)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 272)  (684 272)  routing T_13_17.lc_trk_g1_4 <X> T_13_17.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 272)  (686 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 272)  (687 272)  routing T_13_17.lc_trk_g2_1 <X> T_13_17.wire_logic_cluster/lc_0/in_3
 (37 0)  (691 272)  (691 272)  LC_0 Logic Functioning bit
 (38 0)  (692 272)  (692 272)  LC_0 Logic Functioning bit
 (39 0)  (693 272)  (693 272)  LC_0 Logic Functioning bit
 (41 0)  (695 272)  (695 272)  LC_0 Logic Functioning bit
 (16 1)  (670 273)  (670 273)  routing T_13_17.sp4_v_b_0 <X> T_13_17.lc_trk_g0_0
 (17 1)  (671 273)  (671 273)  Enable bit of Mux _local_links/g0_mux_0 => sp4_v_b_0 lc_trk_g0_0
 (18 1)  (672 273)  (672 273)  routing T_13_17.top_op_1 <X> T_13_17.lc_trk_g0_1
 (22 1)  (676 273)  (676 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_v_b_10 lc_trk_g0_2
 (23 1)  (677 273)  (677 273)  routing T_13_17.sp4_v_b_10 <X> T_13_17.lc_trk_g0_2
 (25 1)  (679 273)  (679 273)  routing T_13_17.sp4_v_b_10 <X> T_13_17.lc_trk_g0_2
 (26 1)  (680 273)  (680 273)  routing T_13_17.lc_trk_g0_2 <X> T_13_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 273)  (683 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (686 273)  (686 273)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (687 273)  (687 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.input_2_0
 (34 1)  (688 273)  (688 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.input_2_0
 (35 1)  (689 273)  (689 273)  routing T_13_17.lc_trk_g3_3 <X> T_13_17.input_2_0
 (39 1)  (693 273)  (693 273)  LC_0 Logic Functioning bit
 (0 2)  (654 274)  (654 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (1 2)  (655 274)  (655 274)  routing T_13_17.glb_netwk_6 <X> T_13_17.wire_logic_cluster/lc_7/clk
 (2 2)  (656 274)  (656 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (29 2)  (683 274)  (683 274)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_0 wire_logic_cluster/lc_1/in_1
 (36 2)  (690 274)  (690 274)  LC_1 Logic Functioning bit
 (43 2)  (697 274)  (697 274)  LC_1 Logic Functioning bit
 (45 2)  (699 274)  (699 274)  LC_1 Logic Functioning bit
 (50 2)  (704 274)  (704 274)  Cascade bit: LH_LC01_inmux02_5

 (36 3)  (690 275)  (690 275)  LC_1 Logic Functioning bit
 (43 3)  (697 275)  (697 275)  LC_1 Logic Functioning bit
 (21 4)  (675 276)  (675 276)  routing T_13_17.wire_logic_cluster/lc_3/out <X> T_13_17.lc_trk_g1_3
 (22 4)  (676 276)  (676 276)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (26 4)  (680 276)  (680 276)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 4)  (681 276)  (681 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (28 4)  (682 276)  (682 276)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (29 4)  (683 276)  (683 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (685 276)  (685 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (32 4)  (686 276)  (686 276)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_4 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 276)  (687 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (34 4)  (688 276)  (688 276)  routing T_13_17.lc_trk_g3_4 <X> T_13_17.wire_logic_cluster/lc_2/in_3
 (37 4)  (691 276)  (691 276)  LC_2 Logic Functioning bit
 (45 4)  (699 276)  (699 276)  LC_2 Logic Functioning bit
 (26 5)  (680 277)  (680 277)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (27 5)  (681 277)  (681 277)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 277)  (683 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (684 277)  (684 277)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_2/in_1
 (32 5)  (686 277)  (686 277)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_0 input_2_2
 (36 5)  (690 277)  (690 277)  LC_2 Logic Functioning bit
 (37 5)  (691 277)  (691 277)  LC_2 Logic Functioning bit
 (42 5)  (696 277)  (696 277)  LC_2 Logic Functioning bit
 (4 6)  (658 278)  (658 278)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (21 6)  (675 278)  (675 278)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g1_7
 (22 6)  (676 278)  (676 278)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (29 6)  (683 278)  (683 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (32 6)  (686 278)  (686 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_1 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 278)  (687 278)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (34 6)  (688 278)  (688 278)  routing T_13_17.lc_trk_g3_1 <X> T_13_17.wire_logic_cluster/lc_3/in_3
 (5 7)  (659 279)  (659 279)  routing T_13_17.sp4_h_r_3 <X> T_13_17.sp4_v_t_38
 (15 7)  (669 279)  (669 279)  routing T_13_17.bot_op_4 <X> T_13_17.lc_trk_g1_4
 (17 7)  (671 279)  (671 279)  Enable bit of Mux _local_links/g1_mux_4 => bot_op_4 lc_trk_g1_4
 (29 7)  (683 279)  (683 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_1 wire_logic_cluster/lc_3/in_0
 (32 7)  (686 279)  (686 279)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_0 input_2_3
 (33 7)  (687 279)  (687 279)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_3
 (34 7)  (688 279)  (688 279)  routing T_13_17.lc_trk_g3_0 <X> T_13_17.input_2_3
 (43 7)  (697 279)  (697 279)  LC_3 Logic Functioning bit
 (17 8)  (671 280)  (671 280)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 280)  (672 280)  routing T_13_17.wire_logic_cluster/lc_1/out <X> T_13_17.lc_trk_g2_1
 (26 8)  (680 280)  (680 280)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (28 8)  (682 280)  (682 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 280)  (683 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 280)  (684 280)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (32 8)  (686 280)  (686 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (687 280)  (687 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (34 8)  (688 280)  (688 280)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (50 8)  (704 280)  (704 280)  Cascade bit: LH_LC04_inmux02_5

 (28 9)  (682 281)  (682 281)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 281)  (683 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_4 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 281)  (684 281)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 281)  (685 281)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_4/in_3
 (42 9)  (696 281)  (696 281)  LC_4 Logic Functioning bit
 (11 10)  (665 282)  (665 282)  routing T_13_17.sp4_v_b_0 <X> T_13_17.sp4_v_t_45
 (13 10)  (667 282)  (667 282)  routing T_13_17.sp4_v_b_0 <X> T_13_17.sp4_v_t_45
 (14 10)  (668 282)  (668 282)  routing T_13_17.sp4_v_t_17 <X> T_13_17.lc_trk_g2_4
 (21 10)  (675 282)  (675 282)  routing T_13_17.wire_logic_cluster/lc_7/out <X> T_13_17.lc_trk_g2_7
 (22 10)  (676 282)  (676 282)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (681 282)  (681 282)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 282)  (683 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 282)  (685 282)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 282)  (686 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_3
 (33 10)  (687 282)  (687 282)  routing T_13_17.lc_trk_g2_4 <X> T_13_17.wire_logic_cluster/lc_5/in_3
 (35 10)  (689 282)  (689 282)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_5
 (36 10)  (690 282)  (690 282)  LC_5 Logic Functioning bit
 (39 10)  (693 282)  (693 282)  LC_5 Logic Functioning bit
 (40 10)  (694 282)  (694 282)  LC_5 Logic Functioning bit
 (43 10)  (697 282)  (697 282)  LC_5 Logic Functioning bit
 (16 11)  (670 283)  (670 283)  routing T_13_17.sp4_v_t_17 <X> T_13_17.lc_trk_g2_4
 (17 11)  (671 283)  (671 283)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (26 11)  (680 283)  (680 283)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (681 283)  (681 283)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (28 11)  (682 283)  (682 283)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 283)  (683 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g3_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (684 283)  (684 283)  routing T_13_17.lc_trk_g1_3 <X> T_13_17.wire_logic_cluster/lc_5/in_1
 (32 11)  (686 283)  (686 283)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g2_7 input_2_5
 (33 11)  (687 283)  (687 283)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_5
 (35 11)  (689 283)  (689 283)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.input_2_5
 (37 11)  (691 283)  (691 283)  LC_5 Logic Functioning bit
 (41 11)  (695 283)  (695 283)  LC_5 Logic Functioning bit
 (42 11)  (696 283)  (696 283)  LC_5 Logic Functioning bit
 (14 12)  (668 284)  (668 284)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g3_0
 (16 12)  (670 284)  (670 284)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g3_1
 (17 12)  (671 284)  (671 284)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_b_33 lc_trk_g3_1
 (18 12)  (672 284)  (672 284)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g3_1
 (22 12)  (676 284)  (676 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_19 lc_trk_g3_3
 (25 12)  (679 284)  (679 284)  routing T_13_17.wire_logic_cluster/lc_2/out <X> T_13_17.lc_trk_g3_2
 (28 12)  (682 284)  (682 284)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 284)  (683 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (684 284)  (684 284)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 12)  (685 284)  (685 284)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (32 12)  (686 284)  (686 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (687 284)  (687 284)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (34 12)  (688 284)  (688 284)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (36 12)  (690 284)  (690 284)  LC_6 Logic Functioning bit
 (38 12)  (692 284)  (692 284)  LC_6 Logic Functioning bit
 (43 12)  (697 284)  (697 284)  LC_6 Logic Functioning bit
 (45 12)  (699 284)  (699 284)  LC_6 Logic Functioning bit
 (50 12)  (704 284)  (704 284)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (668 285)  (668 285)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g3_0
 (16 13)  (670 285)  (670 285)  routing T_13_17.sp4_v_t_21 <X> T_13_17.lc_trk_g3_0
 (17 13)  (671 285)  (671 285)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_21 lc_trk_g3_0
 (18 13)  (672 285)  (672 285)  routing T_13_17.sp4_v_b_33 <X> T_13_17.lc_trk_g3_1
 (22 13)  (676 285)  (676 285)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (29 13)  (683 285)  (683 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (30 13)  (684 285)  (684 285)  routing T_13_17.lc_trk_g2_7 <X> T_13_17.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 285)  (685 285)  routing T_13_17.lc_trk_g3_6 <X> T_13_17.wire_logic_cluster/lc_6/in_3
 (39 13)  (693 285)  (693 285)  LC_6 Logic Functioning bit
 (14 14)  (668 286)  (668 286)  routing T_13_17.wire_logic_cluster/lc_4/out <X> T_13_17.lc_trk_g3_4
 (25 14)  (679 286)  (679 286)  routing T_13_17.wire_logic_cluster/lc_6/out <X> T_13_17.lc_trk_g3_6
 (29 14)  (683 286)  (683 286)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 286)  (685 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 286)  (686 286)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 286)  (688 286)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (41 14)  (695 286)  (695 286)  LC_7 Logic Functioning bit
 (43 14)  (697 286)  (697 286)  LC_7 Logic Functioning bit
 (45 14)  (699 286)  (699 286)  LC_7 Logic Functioning bit
 (17 15)  (671 287)  (671 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (22 15)  (676 287)  (676 287)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (26 15)  (680 287)  (680 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (27 15)  (681 287)  (681 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (28 15)  (682 287)  (682 287)  routing T_13_17.lc_trk_g3_2 <X> T_13_17.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 287)  (683 287)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_2 wire_logic_cluster/lc_7/in_0
 (31 15)  (685 287)  (685 287)  routing T_13_17.lc_trk_g1_7 <X> T_13_17.wire_logic_cluster/lc_7/in_3
 (36 15)  (690 287)  (690 287)  LC_7 Logic Functioning bit
 (38 15)  (692 287)  (692 287)  LC_7 Logic Functioning bit


LogicTile_14_17

 (0 0)  (708 272)  (708 272)  Negative Clock bit

 (14 0)  (722 272)  (722 272)  routing T_14_17.wire_logic_cluster/lc_0/out <X> T_14_17.lc_trk_g0_0
 (15 0)  (723 272)  (723 272)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g0_1
 (17 0)  (725 272)  (725 272)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (726 272)  (726 272)  routing T_14_17.lft_op_1 <X> T_14_17.lc_trk_g0_1
 (21 0)  (729 272)  (729 272)  routing T_14_17.wire_logic_cluster/lc_3/out <X> T_14_17.lc_trk_g0_3
 (22 0)  (730 272)  (730 272)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (25 0)  (733 272)  (733 272)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g0_2
 (32 0)  (740 272)  (740 272)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_3
 (36 0)  (744 272)  (744 272)  LC_0 Logic Functioning bit
 (38 0)  (746 272)  (746 272)  LC_0 Logic Functioning bit
 (45 0)  (753 272)  (753 272)  LC_0 Logic Functioning bit
 (17 1)  (725 273)  (725 273)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (730 273)  (730 273)  Enable bit of Mux _local_links/g0_mux_2 => sp4_h_l_7 lc_trk_g0_2
 (23 1)  (731 273)  (731 273)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g0_2
 (24 1)  (732 273)  (732 273)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g0_2
 (25 1)  (733 273)  (733 273)  routing T_14_17.sp4_h_l_7 <X> T_14_17.lc_trk_g0_2
 (26 1)  (734 273)  (734 273)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 273)  (737 273)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 273)  (739 273)  routing T_14_17.lc_trk_g0_3 <X> T_14_17.wire_logic_cluster/lc_0/in_3
 (37 1)  (745 273)  (745 273)  LC_0 Logic Functioning bit
 (39 1)  (747 273)  (747 273)  LC_0 Logic Functioning bit
 (0 2)  (708 274)  (708 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (1 2)  (709 274)  (709 274)  routing T_14_17.glb_netwk_6 <X> T_14_17.wire_logic_cluster/lc_7/clk
 (2 2)  (710 274)  (710 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (25 2)  (733 274)  (733 274)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (22 3)  (730 275)  (730 275)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (732 275)  (732 275)  routing T_14_17.lft_op_6 <X> T_14_17.lc_trk_g0_6
 (15 4)  (723 276)  (723 276)  routing T_14_17.bot_op_1 <X> T_14_17.lc_trk_g1_1
 (17 4)  (725 276)  (725 276)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (29 4)  (737 276)  (737 276)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_1 wire_logic_cluster/lc_2/in_1
 (37 4)  (745 276)  (745 276)  LC_2 Logic Functioning bit
 (39 4)  (747 276)  (747 276)  LC_2 Logic Functioning bit
 (40 4)  (748 276)  (748 276)  LC_2 Logic Functioning bit
 (42 4)  (750 276)  (750 276)  LC_2 Logic Functioning bit
 (27 5)  (735 277)  (735 277)  routing T_14_17.lc_trk_g1_1 <X> T_14_17.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 277)  (737 277)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_1 wire_logic_cluster/lc_2/in_0
 (25 6)  (733 278)  (733 278)  routing T_14_17.wire_logic_cluster/lc_6/out <X> T_14_17.lc_trk_g1_6
 (26 6)  (734 278)  (734 278)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 6)  (737 278)  (737 278)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_0 wire_logic_cluster/lc_3/in_1
 (31 6)  (739 278)  (739 278)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 278)  (740 278)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (37 6)  (745 278)  (745 278)  LC_3 Logic Functioning bit
 (39 6)  (747 278)  (747 278)  LC_3 Logic Functioning bit
 (40 6)  (748 278)  (748 278)  LC_3 Logic Functioning bit
 (50 6)  (758 278)  (758 278)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (730 279)  (730 279)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (26 7)  (734 279)  (734 279)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (27 7)  (735 279)  (735 279)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 279)  (737 279)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_6 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 279)  (739 279)  routing T_14_17.lc_trk_g0_6 <X> T_14_17.wire_logic_cluster/lc_3/in_3
 (27 8)  (735 280)  (735 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 280)  (736 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 280)  (737 280)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 280)  (738 280)  routing T_14_17.lc_trk_g3_4 <X> T_14_17.wire_logic_cluster/lc_4/in_1
 (31 8)  (739 280)  (739 280)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 280)  (740 280)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_6 wire_logic_cluster/lc_4/in_3
 (34 8)  (742 280)  (742 280)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (38 8)  (746 280)  (746 280)  LC_4 Logic Functioning bit
 (41 8)  (749 280)  (749 280)  LC_4 Logic Functioning bit
 (45 8)  (753 280)  (753 280)  LC_4 Logic Functioning bit
 (47 8)  (755 280)  (755 280)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (50 8)  (758 280)  (758 280)  Cascade bit: LH_LC04_inmux02_5

 (26 9)  (734 281)  (734 281)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 281)  (737 281)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (739 281)  (739 281)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_4/in_3
 (36 9)  (744 281)  (744 281)  LC_4 Logic Functioning bit
 (38 9)  (746 281)  (746 281)  LC_4 Logic Functioning bit
 (39 9)  (747 281)  (747 281)  LC_4 Logic Functioning bit
 (41 9)  (749 281)  (749 281)  LC_4 Logic Functioning bit
 (43 9)  (751 281)  (751 281)  LC_4 Logic Functioning bit
 (26 10)  (734 282)  (734 282)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 282)  (737 282)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 282)  (740 282)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_3
 (37 10)  (745 282)  (745 282)  LC_5 Logic Functioning bit
 (39 10)  (747 282)  (747 282)  LC_5 Logic Functioning bit
 (40 10)  (748 282)  (748 282)  LC_5 Logic Functioning bit
 (41 10)  (749 282)  (749 282)  LC_5 Logic Functioning bit
 (42 10)  (750 282)  (750 282)  LC_5 Logic Functioning bit
 (43 10)  (751 282)  (751 282)  LC_5 Logic Functioning bit
 (26 11)  (734 283)  (734 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (27 11)  (735 283)  (735 283)  routing T_14_17.lc_trk_g1_6 <X> T_14_17.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 283)  (737 283)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_6 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 283)  (739 283)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.wire_logic_cluster/lc_5/in_3
 (40 11)  (748 283)  (748 283)  LC_5 Logic Functioning bit
 (41 11)  (749 283)  (749 283)  LC_5 Logic Functioning bit
 (42 11)  (750 283)  (750 283)  LC_5 Logic Functioning bit
 (43 11)  (751 283)  (751 283)  LC_5 Logic Functioning bit
 (53 11)  (761 283)  (761 283)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (36 12)  (744 284)  (744 284)  LC_6 Logic Functioning bit
 (43 12)  (751 284)  (751 284)  LC_6 Logic Functioning bit
 (45 12)  (753 284)  (753 284)  LC_6 Logic Functioning bit
 (29 13)  (737 285)  (737 285)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g0_0 wire_logic_cluster/lc_6/in_0
 (32 13)  (740 285)  (740 285)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_2 input_2_6
 (35 13)  (743 285)  (743 285)  routing T_14_17.lc_trk_g0_2 <X> T_14_17.input_2_6
 (37 13)  (745 285)  (745 285)  LC_6 Logic Functioning bit
 (42 13)  (750 285)  (750 285)  LC_6 Logic Functioning bit
 (14 14)  (722 286)  (722 286)  routing T_14_17.wire_logic_cluster/lc_4/out <X> T_14_17.lc_trk_g3_4
 (17 15)  (725 287)  (725 287)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (19 15)  (727 287)  (727 287)  Enable bit of Mux _span_links/cross_mux_horz_2 => sp12_h_l_3 sp4_h_r_14


LogicTile_15_17

 (0 0)  (762 272)  (762 272)  Negative Clock bit

 (21 0)  (783 272)  (783 272)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g0_3
 (22 0)  (784 272)  (784 272)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (786 272)  (786 272)  routing T_15_17.lft_op_3 <X> T_15_17.lc_trk_g0_3
 (0 2)  (762 274)  (762 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (1 2)  (763 274)  (763 274)  routing T_15_17.glb_netwk_6 <X> T_15_17.wire_logic_cluster/lc_7/clk
 (2 2)  (764 274)  (764 274)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (0 4)  (762 276)  (762 276)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (1 4)  (763 276)  (763 276)  Enable bit of Mux _global_links/ce_mux => lc_trk_g3_3 wire_logic_cluster/lc_7/cen
 (0 5)  (762 277)  (762 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (1 5)  (763 277)  (763 277)  routing T_15_17.lc_trk_g3_3 <X> T_15_17.wire_logic_cluster/lc_7/cen
 (17 5)  (779 277)  (779 277)  Enable bit of Mux _local_links/g1_mux_0 => sp4_r_v_b_0 lc_trk_g1_0
 (13 6)  (775 278)  (775 278)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_t_40
 (12 7)  (774 279)  (774 279)  routing T_15_17.sp4_h_r_5 <X> T_15_17.sp4_v_t_40
 (22 12)  (784 284)  (784 284)  Enable bit of Mux _local_links/g3_mux_3 => sp4_v_t_30 lc_trk_g3_3
 (23 12)  (785 284)  (785 284)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g3_3
 (24 12)  (786 284)  (786 284)  routing T_15_17.sp4_v_t_30 <X> T_15_17.lc_trk_g3_3
 (27 12)  (789 284)  (789 284)  routing T_15_17.lc_trk_g1_0 <X> T_15_17.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 284)  (791 284)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 284)  (794 284)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (37 12)  (799 284)  (799 284)  LC_6 Logic Functioning bit
 (39 12)  (801 284)  (801 284)  LC_6 Logic Functioning bit
 (40 12)  (802 284)  (802 284)  LC_6 Logic Functioning bit
 (41 12)  (803 284)  (803 284)  LC_6 Logic Functioning bit
 (42 12)  (804 284)  (804 284)  LC_6 Logic Functioning bit
 (43 12)  (805 284)  (805 284)  LC_6 Logic Functioning bit
 (45 12)  (807 284)  (807 284)  LC_6 Logic Functioning bit
 (31 13)  (793 285)  (793 285)  routing T_15_17.lc_trk_g0_3 <X> T_15_17.wire_logic_cluster/lc_6/in_3
 (37 13)  (799 285)  (799 285)  LC_6 Logic Functioning bit
 (39 13)  (801 285)  (801 285)  LC_6 Logic Functioning bit
 (40 13)  (802 285)  (802 285)  LC_6 Logic Functioning bit
 (41 13)  (803 285)  (803 285)  LC_6 Logic Functioning bit
 (42 13)  (804 285)  (804 285)  LC_6 Logic Functioning bit
 (43 13)  (805 285)  (805 285)  LC_6 Logic Functioning bit
 (46 13)  (808 285)  (808 285)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1


LogicTile_16_17

 (2 0)  (818 272)  (818 272)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5
 (3 3)  (819 275)  (819 275)  routing T_16_17.sp12_v_b_0 <X> T_16_17.sp12_h_l_23
 (13 7)  (829 279)  (829 279)  routing T_16_17.sp4_v_b_0 <X> T_16_17.sp4_h_l_40


LogicTile_17_17

 (8 10)  (882 282)  (882 282)  routing T_17_17.sp4_h_r_7 <X> T_17_17.sp4_h_l_42


LogicTile_18_17

 (6 10)  (934 282)  (934 282)  routing T_18_17.sp4_h_l_36 <X> T_18_17.sp4_v_t_43


LogicTile_21_17

 (8 10)  (1098 282)  (1098 282)  routing T_21_17.sp4_h_r_7 <X> T_21_17.sp4_h_l_42
 (8 11)  (1098 283)  (1098 283)  routing T_21_17.sp4_h_r_7 <X> T_21_17.sp4_v_t_42
 (9 11)  (1099 283)  (1099 283)  routing T_21_17.sp4_h_r_7 <X> T_21_17.sp4_v_t_42


LogicTile_22_17

 (2 4)  (1146 276)  (1146 276)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_24_17

 (3 3)  (1255 275)  (1255 275)  routing T_24_17.sp12_v_b_0 <X> T_24_17.sp12_h_l_23


LogicTile_26_17

 (3 7)  (1351 279)  (1351 279)  routing T_26_17.sp12_h_l_23 <X> T_26_17.sp12_v_t_23


LogicTile_28_17

 (3 3)  (1459 275)  (1459 275)  routing T_28_17.sp12_v_b_0 <X> T_28_17.sp12_h_l_23


IO_Tile_33_17

 (17 3)  (1743 275)  (1743 275)  IOB_0 IO Functioning bit
 (2 6)  (1728 278)  (1728 278)  IO control bit: GIORIGHT0_REN_0

 (3 9)  (1729 281)  (1729 281)  IO control bit: GIORIGHT0_IE_0



LogicTile_13_16

 (22 0)  (676 256)  (676 256)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (678 256)  (678 256)  routing T_13_16.bot_op_3 <X> T_13_16.lc_trk_g0_3
 (15 4)  (669 260)  (669 260)  routing T_13_16.bot_op_1 <X> T_13_16.lc_trk_g1_1
 (17 4)  (671 260)  (671 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (22 5)  (676 261)  (676 261)  Enable bit of Mux _local_links/g1_mux_2 => bot_op_2 lc_trk_g1_2
 (24 5)  (678 261)  (678 261)  routing T_13_16.bot_op_2 <X> T_13_16.lc_trk_g1_2
 (27 8)  (681 264)  (681 264)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (683 264)  (683 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (32 8)  (686 264)  (686 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_3
 (27 9)  (681 265)  (681 265)  routing T_13_16.lc_trk_g1_1 <X> T_13_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 265)  (683 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (684 265)  (684 265)  routing T_13_16.lc_trk_g1_2 <X> T_13_16.wire_logic_cluster/lc_4/in_1
 (31 9)  (685 265)  (685 265)  routing T_13_16.lc_trk_g0_3 <X> T_13_16.wire_logic_cluster/lc_4/in_3
 (32 9)  (686 265)  (686 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_1 input_2_4
 (33 9)  (687 265)  (687 265)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.input_2_4
 (34 9)  (688 265)  (688 265)  routing T_13_16.lc_trk_g3_1 <X> T_13_16.input_2_4
 (40 9)  (694 265)  (694 265)  LC_4 Logic Functioning bit
 (15 12)  (669 268)  (669 268)  routing T_13_16.sp4_v_t_28 <X> T_13_16.lc_trk_g3_1
 (16 12)  (670 268)  (670 268)  routing T_13_16.sp4_v_t_28 <X> T_13_16.lc_trk_g3_1
 (17 12)  (671 268)  (671 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_28 lc_trk_g3_1


LogicTile_14_16

 (0 0)  (708 256)  (708 256)  Negative Clock bit

 (17 0)  (725 256)  (725 256)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (726 256)  (726 256)  routing T_14_16.wire_logic_cluster/lc_1/out <X> T_14_16.lc_trk_g0_1
 (26 0)  (734 256)  (734 256)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (27 0)  (735 256)  (735 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 256)  (736 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 256)  (737 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 256)  (738 256)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 256)  (740 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 256)  (742 256)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_0/in_3
 (40 0)  (748 256)  (748 256)  LC_0 Logic Functioning bit
 (42 0)  (750 256)  (750 256)  LC_0 Logic Functioning bit
 (45 0)  (753 256)  (753 256)  LC_0 Logic Functioning bit
 (15 1)  (723 257)  (723 257)  routing T_14_16.bot_op_0 <X> T_14_16.lc_trk_g0_0
 (17 1)  (725 257)  (725 257)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (26 1)  (734 257)  (734 257)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (736 257)  (736 257)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 257)  (737 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_6 wire_logic_cluster/lc_0/in_0
 (30 1)  (738 257)  (738 257)  routing T_14_16.lc_trk_g3_6 <X> T_14_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (740 257)  (740 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_3 input_2_0
 (33 1)  (741 257)  (741 257)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_0
 (34 1)  (742 257)  (742 257)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_0
 (35 1)  (743 257)  (743 257)  routing T_14_16.lc_trk_g3_3 <X> T_14_16.input_2_0
 (41 1)  (749 257)  (749 257)  LC_0 Logic Functioning bit
 (42 1)  (750 257)  (750 257)  LC_0 Logic Functioning bit
 (43 1)  (751 257)  (751 257)  LC_0 Logic Functioning bit
 (45 1)  (753 257)  (753 257)  LC_0 Logic Functioning bit
 (0 2)  (708 258)  (708 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (1 2)  (709 258)  (709 258)  routing T_14_16.glb_netwk_6 <X> T_14_16.wire_logic_cluster/lc_7/clk
 (2 2)  (710 258)  (710 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (15 2)  (723 258)  (723 258)  routing T_14_16.bot_op_5 <X> T_14_16.lc_trk_g0_5
 (17 2)  (725 258)  (725 258)  Enable bit of Mux _local_links/g0_mux_5 => bot_op_5 lc_trk_g0_5
 (28 2)  (736 258)  (736 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 258)  (737 258)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_6 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 258)  (738 258)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (31 2)  (739 258)  (739 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 258)  (740 258)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_4 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 258)  (741 258)  routing T_14_16.lc_trk_g2_4 <X> T_14_16.wire_logic_cluster/lc_1/in_3
 (37 2)  (745 258)  (745 258)  LC_1 Logic Functioning bit
 (39 2)  (747 258)  (747 258)  LC_1 Logic Functioning bit
 (45 2)  (753 258)  (753 258)  LC_1 Logic Functioning bit
 (14 3)  (722 259)  (722 259)  routing T_14_16.sp4_r_v_b_28 <X> T_14_16.lc_trk_g0_4
 (17 3)  (725 259)  (725 259)  Enable bit of Mux _local_links/g0_mux_4 => sp4_r_v_b_28 lc_trk_g0_4
 (29 3)  (737 259)  (737 259)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 259)  (738 259)  routing T_14_16.lc_trk_g2_6 <X> T_14_16.wire_logic_cluster/lc_1/in_1
 (37 3)  (745 259)  (745 259)  LC_1 Logic Functioning bit
 (39 3)  (747 259)  (747 259)  LC_1 Logic Functioning bit
 (40 3)  (748 259)  (748 259)  LC_1 Logic Functioning bit
 (42 3)  (750 259)  (750 259)  LC_1 Logic Functioning bit
 (45 3)  (753 259)  (753 259)  LC_1 Logic Functioning bit
 (14 4)  (722 260)  (722 260)  routing T_14_16.wire_logic_cluster/lc_0/out <X> T_14_16.lc_trk_g1_0
 (15 4)  (723 260)  (723 260)  routing T_14_16.bot_op_1 <X> T_14_16.lc_trk_g1_1
 (17 4)  (725 260)  (725 260)  Enable bit of Mux _local_links/g1_mux_1 => bot_op_1 lc_trk_g1_1
 (21 4)  (729 260)  (729 260)  routing T_14_16.wire_logic_cluster/lc_3/out <X> T_14_16.lc_trk_g1_3
 (22 4)  (730 260)  (730 260)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (735 260)  (735 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (28 4)  (736 260)  (736 260)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 260)  (737 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_1
 (31 4)  (739 260)  (739 260)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (740 260)  (740 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_5 wire_logic_cluster/lc_2/in_3
 (45 4)  (753 260)  (753 260)  LC_2 Logic Functioning bit
 (17 5)  (725 261)  (725 261)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (28 5)  (736 261)  (736 261)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 261)  (737 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 261)  (738 261)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 261)  (748 261)  LC_2 Logic Functioning bit
 (41 5)  (749 261)  (749 261)  LC_2 Logic Functioning bit
 (42 5)  (750 261)  (750 261)  LC_2 Logic Functioning bit
 (43 5)  (751 261)  (751 261)  LC_2 Logic Functioning bit
 (45 5)  (753 261)  (753 261)  LC_2 Logic Functioning bit
 (27 6)  (735 262)  (735 262)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 262)  (737 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 262)  (740 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 262)  (741 262)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (41 6)  (749 262)  (749 262)  LC_3 Logic Functioning bit
 (43 6)  (751 262)  (751 262)  LC_3 Logic Functioning bit
 (45 6)  (753 262)  (753 262)  LC_3 Logic Functioning bit
 (27 7)  (735 263)  (735 263)  routing T_14_16.lc_trk_g1_0 <X> T_14_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 263)  (737 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (30 7)  (738 263)  (738 263)  routing T_14_16.lc_trk_g1_3 <X> T_14_16.wire_logic_cluster/lc_3/in_1
 (31 7)  (739 263)  (739 263)  routing T_14_16.lc_trk_g2_2 <X> T_14_16.wire_logic_cluster/lc_3/in_3
 (36 7)  (744 263)  (744 263)  LC_3 Logic Functioning bit
 (37 7)  (745 263)  (745 263)  LC_3 Logic Functioning bit
 (38 7)  (746 263)  (746 263)  LC_3 Logic Functioning bit
 (39 7)  (747 263)  (747 263)  LC_3 Logic Functioning bit
 (41 7)  (749 263)  (749 263)  LC_3 Logic Functioning bit
 (43 7)  (751 263)  (751 263)  LC_3 Logic Functioning bit
 (45 7)  (753 263)  (753 263)  LC_3 Logic Functioning bit
 (14 8)  (722 264)  (722 264)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g2_0
 (25 8)  (733 264)  (733 264)  routing T_14_16.rgt_op_2 <X> T_14_16.lc_trk_g2_2
 (27 8)  (735 264)  (735 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 264)  (736 264)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 264)  (737 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 264)  (739 264)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 264)  (740 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_3
 (41 8)  (749 264)  (749 264)  LC_4 Logic Functioning bit
 (45 8)  (753 264)  (753 264)  LC_4 Logic Functioning bit
 (15 9)  (723 265)  (723 265)  routing T_14_16.rgt_op_0 <X> T_14_16.lc_trk_g2_0
 (17 9)  (725 265)  (725 265)  Enable bit of Mux _local_links/g2_mux_0 => rgt_op_0 lc_trk_g2_0
 (22 9)  (730 265)  (730 265)  Enable bit of Mux _local_links/g2_mux_2 => rgt_op_2 lc_trk_g2_2
 (24 9)  (732 265)  (732 265)  routing T_14_16.rgt_op_2 <X> T_14_16.lc_trk_g2_2
 (27 9)  (735 265)  (735 265)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 265)  (736 265)  routing T_14_16.lc_trk_g3_1 <X> T_14_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 265)  (737 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_1 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 265)  (738 265)  routing T_14_16.lc_trk_g3_2 <X> T_14_16.wire_logic_cluster/lc_4/in_1
 (32 9)  (740 265)  (740 265)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g2_0 input_2_4
 (33 9)  (741 265)  (741 265)  routing T_14_16.lc_trk_g2_0 <X> T_14_16.input_2_4
 (40 9)  (748 265)  (748 265)  LC_4 Logic Functioning bit
 (42 9)  (750 265)  (750 265)  LC_4 Logic Functioning bit
 (43 9)  (751 265)  (751 265)  LC_4 Logic Functioning bit
 (45 9)  (753 265)  (753 265)  LC_4 Logic Functioning bit
 (53 9)  (761 265)  (761 265)  Enable bit of Mux _out_links/OutMuxb_4 => wire_logic_cluster/lc_4/out sp4_r_v_b_41
 (14 10)  (722 266)  (722 266)  routing T_14_16.rgt_op_4 <X> T_14_16.lc_trk_g2_4
 (17 10)  (725 266)  (725 266)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (726 266)  (726 266)  routing T_14_16.wire_logic_cluster/lc_5/out <X> T_14_16.lc_trk_g2_5
 (25 10)  (733 266)  (733 266)  routing T_14_16.rgt_op_6 <X> T_14_16.lc_trk_g2_6
 (26 10)  (734 266)  (734 266)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 10)  (737 266)  (737 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (32 10)  (740 266)  (740 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (742 266)  (742 266)  routing T_14_16.lc_trk_g1_1 <X> T_14_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 266)  (743 266)  routing T_14_16.lc_trk_g0_5 <X> T_14_16.input_2_5
 (41 10)  (749 266)  (749 266)  LC_5 Logic Functioning bit
 (45 10)  (753 266)  (753 266)  LC_5 Logic Functioning bit
 (15 11)  (723 267)  (723 267)  routing T_14_16.rgt_op_4 <X> T_14_16.lc_trk_g2_4
 (17 11)  (725 267)  (725 267)  Enable bit of Mux _local_links/g2_mux_4 => rgt_op_4 lc_trk_g2_4
 (22 11)  (730 267)  (730 267)  Enable bit of Mux _local_links/g2_mux_6 => rgt_op_6 lc_trk_g2_6
 (24 11)  (732 267)  (732 267)  routing T_14_16.rgt_op_6 <X> T_14_16.lc_trk_g2_6
 (28 11)  (736 267)  (736 267)  routing T_14_16.lc_trk_g2_5 <X> T_14_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 267)  (737 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_5 wire_logic_cluster/lc_5/in_0
 (32 11)  (740 267)  (740 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_5 input_2_5
 (38 11)  (746 267)  (746 267)  LC_5 Logic Functioning bit
 (39 11)  (747 267)  (747 267)  LC_5 Logic Functioning bit
 (40 11)  (748 267)  (748 267)  LC_5 Logic Functioning bit
 (45 11)  (753 267)  (753 267)  LC_5 Logic Functioning bit
 (17 12)  (725 268)  (725 268)  Enable bit of Mux _local_links/g3_mux_1 => sp4_r_v_b_41 lc_trk_g3_1
 (22 12)  (730 268)  (730 268)  Enable bit of Mux _local_links/g3_mux_3 => sp4_r_v_b_43 lc_trk_g3_3
 (25 12)  (733 268)  (733 268)  routing T_14_16.wire_logic_cluster/lc_2/out <X> T_14_16.lc_trk_g3_2
 (18 13)  (726 269)  (726 269)  routing T_14_16.sp4_r_v_b_41 <X> T_14_16.lc_trk_g3_1
 (21 13)  (729 269)  (729 269)  routing T_14_16.sp4_r_v_b_43 <X> T_14_16.lc_trk_g3_3
 (22 13)  (730 269)  (730 269)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (1 14)  (709 270)  (709 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (1 15)  (709 271)  (709 271)  routing T_14_16.lc_trk_g0_4 <X> T_14_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (730 271)  (730 271)  Enable bit of Mux _local_links/g3_mux_6 => sp4_r_v_b_46 lc_trk_g3_6
 (25 15)  (733 271)  (733 271)  routing T_14_16.sp4_r_v_b_46 <X> T_14_16.lc_trk_g3_6


LogicTile_15_16

 (0 0)  (762 256)  (762 256)  Negative Clock bit

 (25 0)  (787 256)  (787 256)  routing T_15_16.lft_op_2 <X> T_15_16.lc_trk_g0_2
 (27 0)  (789 256)  (789 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (28 0)  (790 256)  (790 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 256)  (791 256)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 256)  (792 256)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 256)  (794 256)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 256)  (796 256)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_0/in_3
 (36 0)  (798 256)  (798 256)  LC_0 Logic Functioning bit
 (22 1)  (784 257)  (784 257)  Enable bit of Mux _local_links/g0_mux_2 => lft_op_2 lc_trk_g0_2
 (24 1)  (786 257)  (786 257)  routing T_15_16.lft_op_2 <X> T_15_16.lc_trk_g0_2
 (26 1)  (788 257)  (788 257)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 257)  (790 257)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 257)  (791 257)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_2 wire_logic_cluster/lc_0/in_0
 (30 1)  (792 257)  (792 257)  routing T_15_16.lc_trk_g3_6 <X> T_15_16.wire_logic_cluster/lc_0/in_1
 (32 1)  (794 257)  (794 257)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_3 input_2_0
 (34 1)  (796 257)  (796 257)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.input_2_0
 (35 1)  (797 257)  (797 257)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.input_2_0
 (0 2)  (762 258)  (762 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (1 2)  (763 258)  (763 258)  routing T_15_16.glb_netwk_6 <X> T_15_16.wire_logic_cluster/lc_7/clk
 (2 2)  (764 258)  (764 258)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 4)  (776 260)  (776 260)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g1_0
 (21 4)  (783 260)  (783 260)  routing T_15_16.lft_op_3 <X> T_15_16.lc_trk_g1_3
 (22 4)  (784 260)  (784 260)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 260)  (786 260)  routing T_15_16.lft_op_3 <X> T_15_16.lc_trk_g1_3
 (25 4)  (787 260)  (787 260)  routing T_15_16.lft_op_2 <X> T_15_16.lc_trk_g1_2
 (27 4)  (789 260)  (789 260)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 260)  (791 260)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (31 4)  (793 260)  (793 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (32 4)  (794 260)  (794 260)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 260)  (795 260)  routing T_15_16.lc_trk_g2_5 <X> T_15_16.wire_logic_cluster/lc_2/in_3
 (45 4)  (807 260)  (807 260)  LC_2 Logic Functioning bit
 (15 5)  (777 261)  (777 261)  routing T_15_16.lft_op_0 <X> T_15_16.lc_trk_g1_0
 (17 5)  (779 261)  (779 261)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (784 261)  (784 261)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (786 261)  (786 261)  routing T_15_16.lft_op_2 <X> T_15_16.lc_trk_g1_2
 (26 5)  (788 261)  (788 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 261)  (790 261)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 261)  (791 261)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (40 5)  (802 261)  (802 261)  LC_2 Logic Functioning bit
 (41 5)  (803 261)  (803 261)  LC_2 Logic Functioning bit
 (42 5)  (804 261)  (804 261)  LC_2 Logic Functioning bit
 (43 5)  (805 261)  (805 261)  LC_2 Logic Functioning bit
 (45 5)  (807 261)  (807 261)  LC_2 Logic Functioning bit
 (14 6)  (776 262)  (776 262)  routing T_15_16.lft_op_4 <X> T_15_16.lc_trk_g1_4
 (15 6)  (777 262)  (777 262)  routing T_15_16.lft_op_5 <X> T_15_16.lc_trk_g1_5
 (17 6)  (779 262)  (779 262)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (780 262)  (780 262)  routing T_15_16.lft_op_5 <X> T_15_16.lc_trk_g1_5
 (28 6)  (790 262)  (790 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 262)  (791 262)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 262)  (792 262)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 262)  (793 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 262)  (794 262)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g1_5 wire_logic_cluster/lc_3/in_3
 (34 6)  (796 262)  (796 262)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 262)  (799 262)  LC_3 Logic Functioning bit
 (38 6)  (800 262)  (800 262)  LC_3 Logic Functioning bit
 (39 6)  (801 262)  (801 262)  LC_3 Logic Functioning bit
 (40 6)  (802 262)  (802 262)  LC_3 Logic Functioning bit
 (41 6)  (803 262)  (803 262)  LC_3 Logic Functioning bit
 (42 6)  (804 262)  (804 262)  LC_3 Logic Functioning bit
 (43 6)  (805 262)  (805 262)  LC_3 Logic Functioning bit
 (15 7)  (777 263)  (777 263)  routing T_15_16.lft_op_4 <X> T_15_16.lc_trk_g1_4
 (17 7)  (779 263)  (779 263)  Enable bit of Mux _local_links/g1_mux_4 => lft_op_4 lc_trk_g1_4
 (28 7)  (790 263)  (790 263)  routing T_15_16.lc_trk_g2_1 <X> T_15_16.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 263)  (791 263)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 263)  (792 263)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 263)  (794 263)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_0 input_2_3
 (34 7)  (796 263)  (796 263)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.input_2_3
 (36 7)  (798 263)  (798 263)  LC_3 Logic Functioning bit
 (37 7)  (799 263)  (799 263)  LC_3 Logic Functioning bit
 (38 7)  (800 263)  (800 263)  LC_3 Logic Functioning bit
 (39 7)  (801 263)  (801 263)  LC_3 Logic Functioning bit
 (40 7)  (802 263)  (802 263)  LC_3 Logic Functioning bit
 (41 7)  (803 263)  (803 263)  LC_3 Logic Functioning bit
 (42 7)  (804 263)  (804 263)  LC_3 Logic Functioning bit
 (43 7)  (805 263)  (805 263)  LC_3 Logic Functioning bit
 (17 8)  (779 264)  (779 264)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (780 264)  (780 264)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g2_1
 (25 8)  (787 264)  (787 264)  routing T_15_16.wire_logic_cluster/lc_2/out <X> T_15_16.lc_trk_g2_2
 (27 8)  (789 264)  (789 264)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 264)  (791 264)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (792 264)  (792 264)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.wire_logic_cluster/lc_4/in_1
 (31 8)  (793 264)  (793 264)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 264)  (794 264)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g2_7 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 264)  (795 264)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (38 8)  (800 264)  (800 264)  LC_4 Logic Functioning bit
 (50 8)  (812 264)  (812 264)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (780 265)  (780 265)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g2_1
 (22 9)  (784 265)  (784 265)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (788 265)  (788 265)  routing T_15_16.lc_trk_g0_2 <X> T_15_16.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 265)  (791 265)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 265)  (793 265)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_4/in_3
 (14 10)  (776 266)  (776 266)  routing T_15_16.sp4_v_t_17 <X> T_15_16.lc_trk_g2_4
 (17 10)  (779 266)  (779 266)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (780 266)  (780 266)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g2_5
 (21 10)  (783 266)  (783 266)  routing T_15_16.wire_logic_cluster/lc_7/out <X> T_15_16.lc_trk_g2_7
 (22 10)  (784 266)  (784 266)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (787 266)  (787 266)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g2_6
 (28 10)  (790 266)  (790 266)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 266)  (791 266)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 266)  (792 266)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (31 10)  (793 266)  (793 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 266)  (794 266)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 266)  (796 266)  routing T_15_16.lc_trk_g1_5 <X> T_15_16.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 266)  (797 266)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.input_2_5
 (40 10)  (802 266)  (802 266)  LC_5 Logic Functioning bit
 (16 11)  (778 267)  (778 267)  routing T_15_16.sp4_v_t_17 <X> T_15_16.lc_trk_g2_4
 (17 11)  (779 267)  (779 267)  Enable bit of Mux _local_links/g2_mux_4 => sp4_v_t_17 lc_trk_g2_4
 (18 11)  (780 267)  (780 267)  routing T_15_16.bnl_op_5 <X> T_15_16.lc_trk_g2_5
 (22 11)  (784 267)  (784 267)  Enable bit of Mux _local_links/g2_mux_6 => bnl_op_6 lc_trk_g2_6
 (25 11)  (787 267)  (787 267)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g2_6
 (26 11)  (788 267)  (788 267)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (27 11)  (789 267)  (789 267)  routing T_15_16.lc_trk_g1_2 <X> T_15_16.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 267)  (791 267)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g1_2 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 267)  (792 267)  routing T_15_16.lc_trk_g2_6 <X> T_15_16.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 267)  (794 267)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_4 input_2_5
 (34 11)  (796 267)  (796 267)  routing T_15_16.lc_trk_g1_4 <X> T_15_16.input_2_5
 (17 12)  (779 268)  (779 268)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 268)  (780 268)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g3_1
 (27 12)  (789 268)  (789 268)  routing T_15_16.lc_trk_g1_0 <X> T_15_16.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 268)  (791 268)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (31 12)  (793 268)  (793 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 268)  (794 268)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 268)  (795 268)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (37 12)  (799 268)  (799 268)  LC_6 Logic Functioning bit
 (50 12)  (812 268)  (812 268)  Cascade bit: LH_LC06_inmux02_5

 (18 13)  (780 269)  (780 269)  routing T_15_16.bnl_op_1 <X> T_15_16.lc_trk_g3_1
 (27 13)  (789 269)  (789 269)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (28 13)  (790 269)  (790 269)  routing T_15_16.lc_trk_g3_1 <X> T_15_16.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 269)  (791 269)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 269)  (793 269)  routing T_15_16.lc_trk_g2_7 <X> T_15_16.wire_logic_cluster/lc_6/in_3
 (0 14)  (762 270)  (762 270)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (1 14)  (763 270)  (763 270)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g2_4 wire_logic_cluster/lc_7/s_r
 (25 14)  (787 270)  (787 270)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g3_6
 (28 14)  (790 270)  (790 270)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 270)  (791 270)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 270)  (794 270)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_3 wire_logic_cluster/lc_7/in_3
 (34 14)  (796 270)  (796 270)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (40 14)  (802 270)  (802 270)  LC_7 Logic Functioning bit
 (42 14)  (804 270)  (804 270)  LC_7 Logic Functioning bit
 (1 15)  (763 271)  (763 271)  routing T_15_16.lc_trk_g2_4 <X> T_15_16.wire_logic_cluster/lc_7/s_r
 (22 15)  (784 271)  (784 271)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (787 271)  (787 271)  routing T_15_16.bnl_op_6 <X> T_15_16.lc_trk_g3_6
 (30 15)  (792 271)  (792 271)  routing T_15_16.lc_trk_g2_2 <X> T_15_16.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 271)  (793 271)  routing T_15_16.lc_trk_g1_3 <X> T_15_16.wire_logic_cluster/lc_7/in_3
 (40 15)  (802 271)  (802 271)  LC_7 Logic Functioning bit
 (42 15)  (804 271)  (804 271)  LC_7 Logic Functioning bit


LogicTile_16_16

 (19 0)  (835 256)  (835 256)  Enable bit of Mux _span_links/cross_mux_vert_1 => sp12_v_t_0 sp4_v_b_13
 (13 12)  (829 268)  (829 268)  routing T_16_16.sp4_v_t_46 <X> T_16_16.sp4_v_b_11


LogicTile_5_15

 (3 4)  (237 244)  (237 244)  routing T_5_15.sp12_v_t_23 <X> T_5_15.sp12_h_r_0


LogicTile_9_15

 (2 0)  (440 240)  (440 240)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_11_15

 (2 4)  (548 244)  (548 244)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_15

 (12 7)  (612 247)  (612 247)  routing T_12_15.sp4_h_l_40 <X> T_12_15.sp4_v_t_40


LogicTile_13_15

 (0 0)  (654 240)  (654 240)  Negative Clock bit

 (21 0)  (675 240)  (675 240)  routing T_13_15.wire_logic_cluster/lc_3/out <X> T_13_15.lc_trk_g0_3
 (22 0)  (676 240)  (676 240)  Enable bit of Mux _local_links/g0_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g0_3
 (27 0)  (681 240)  (681 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (28 0)  (682 240)  (682 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (683 240)  (683 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_1
 (30 0)  (684 240)  (684 240)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (686 240)  (686 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_3
 (33 0)  (687 240)  (687 240)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_0/in_3
 (39 0)  (693 240)  (693 240)  LC_0 Logic Functioning bit
 (40 0)  (694 240)  (694 240)  LC_0 Logic Functioning bit
 (42 0)  (696 240)  (696 240)  LC_0 Logic Functioning bit
 (13 1)  (667 241)  (667 241)  routing T_13_15.sp4_v_t_44 <X> T_13_15.sp4_h_r_2
 (22 1)  (676 241)  (676 241)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (678 241)  (678 241)  routing T_13_15.bot_op_2 <X> T_13_15.lc_trk_g0_2
 (27 1)  (681 241)  (681 241)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (683 241)  (683 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (684 241)  (684 241)  routing T_13_15.lc_trk_g3_6 <X> T_13_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (686 241)  (686 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_2 input_2_0
 (35 1)  (689 241)  (689 241)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.input_2_0
 (38 1)  (692 241)  (692 241)  LC_0 Logic Functioning bit
 (40 1)  (694 241)  (694 241)  LC_0 Logic Functioning bit
 (42 1)  (696 241)  (696 241)  LC_0 Logic Functioning bit
 (0 2)  (654 242)  (654 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (1 2)  (655 242)  (655 242)  routing T_13_15.glb_netwk_6 <X> T_13_15.wire_logic_cluster/lc_7/clk
 (2 2)  (656 242)  (656 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (17 2)  (671 242)  (671 242)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (672 242)  (672 242)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g0_5
 (28 2)  (682 242)  (682 242)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 242)  (683 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_1
 (31 2)  (685 242)  (685 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (686 242)  (686 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (688 242)  (688 242)  routing T_13_15.lc_trk_g1_5 <X> T_13_15.wire_logic_cluster/lc_1/in_3
 (38 2)  (692 242)  (692 242)  LC_1 Logic Functioning bit
 (41 2)  (695 242)  (695 242)  LC_1 Logic Functioning bit
 (43 2)  (697 242)  (697 242)  LC_1 Logic Functioning bit
 (45 2)  (699 242)  (699 242)  LC_1 Logic Functioning bit
 (50 2)  (704 242)  (704 242)  Cascade bit: LH_LC01_inmux02_5

 (28 3)  (682 243)  (682 243)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 243)  (683 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_1 wire_logic_cluster/lc_1/in_0
 (38 3)  (692 243)  (692 243)  LC_1 Logic Functioning bit
 (51 3)  (705 243)  (705 243)  Enable bit of Mux _out_links/OutMux2_1 => wire_logic_cluster/lc_1/out sp4_v_t_23
 (14 4)  (668 244)  (668 244)  routing T_13_15.sp12_h_r_0 <X> T_13_15.lc_trk_g1_0
 (17 4)  (671 244)  (671 244)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 244)  (672 244)  routing T_13_15.bnr_op_1 <X> T_13_15.lc_trk_g1_1
 (32 4)  (686 244)  (686 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (36 4)  (690 244)  (690 244)  LC_2 Logic Functioning bit
 (38 4)  (692 244)  (692 244)  LC_2 Logic Functioning bit
 (45 4)  (699 244)  (699 244)  LC_2 Logic Functioning bit
 (14 5)  (668 245)  (668 245)  routing T_13_15.sp12_h_r_0 <X> T_13_15.lc_trk_g1_0
 (15 5)  (669 245)  (669 245)  routing T_13_15.sp12_h_r_0 <X> T_13_15.lc_trk_g1_0
 (17 5)  (671 245)  (671 245)  Enable bit of Mux _local_links/g1_mux_0 => sp12_h_r_0 lc_trk_g1_0
 (18 5)  (672 245)  (672 245)  routing T_13_15.bnr_op_1 <X> T_13_15.lc_trk_g1_1
 (28 5)  (682 245)  (682 245)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 245)  (683 245)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_0 wire_logic_cluster/lc_2/in_0
 (31 5)  (685 245)  (685 245)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_2/in_3
 (37 5)  (691 245)  (691 245)  LC_2 Logic Functioning bit
 (39 5)  (693 245)  (693 245)  LC_2 Logic Functioning bit
 (3 6)  (657 246)  (657 246)  routing T_13_15.sp12_h_r_0 <X> T_13_15.sp12_v_t_23
 (17 6)  (671 246)  (671 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (672 246)  (672 246)  routing T_13_15.wire_logic_cluster/lc_5/out <X> T_13_15.lc_trk_g1_5
 (21 6)  (675 246)  (675 246)  routing T_13_15.wire_logic_cluster/lc_7/out <X> T_13_15.lc_trk_g1_7
 (22 6)  (676 246)  (676 246)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (32 6)  (686 246)  (686 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g2_0 wire_logic_cluster/lc_3/in_3
 (33 6)  (687 246)  (687 246)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_3/in_3
 (36 6)  (690 246)  (690 246)  LC_3 Logic Functioning bit
 (38 6)  (692 246)  (692 246)  LC_3 Logic Functioning bit
 (45 6)  (699 246)  (699 246)  LC_3 Logic Functioning bit
 (3 7)  (657 247)  (657 247)  routing T_13_15.sp12_h_r_0 <X> T_13_15.sp12_v_t_23
 (14 7)  (668 247)  (668 247)  routing T_13_15.top_op_4 <X> T_13_15.lc_trk_g1_4
 (15 7)  (669 247)  (669 247)  routing T_13_15.top_op_4 <X> T_13_15.lc_trk_g1_4
 (17 7)  (671 247)  (671 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (27 7)  (681 247)  (681 247)  routing T_13_15.lc_trk_g1_0 <X> T_13_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (683 247)  (683 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g1_0 wire_logic_cluster/lc_3/in_0
 (37 7)  (691 247)  (691 247)  LC_3 Logic Functioning bit
 (39 7)  (693 247)  (693 247)  LC_3 Logic Functioning bit
 (2 8)  (656 248)  (656 248)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9
 (14 8)  (668 248)  (668 248)  routing T_13_15.sp4_v_b_24 <X> T_13_15.lc_trk_g2_0
 (17 8)  (671 248)  (671 248)  Enable bit of Mux _local_links/g2_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g2_1
 (18 8)  (672 248)  (672 248)  routing T_13_15.wire_logic_cluster/lc_1/out <X> T_13_15.lc_trk_g2_1
 (29 8)  (683 248)  (683 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (684 248)  (684 248)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_4/in_1
 (31 8)  (685 248)  (685 248)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (32 8)  (686 248)  (686 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (688 248)  (688 248)  routing T_13_15.lc_trk_g1_4 <X> T_13_15.wire_logic_cluster/lc_4/in_3
 (40 8)  (694 248)  (694 248)  LC_4 Logic Functioning bit
 (42 8)  (696 248)  (696 248)  LC_4 Logic Functioning bit
 (16 9)  (670 249)  (670 249)  routing T_13_15.sp4_v_b_24 <X> T_13_15.lc_trk_g2_0
 (17 9)  (671 249)  (671 249)  Enable bit of Mux _local_links/g2_mux_0 => sp4_v_b_24 lc_trk_g2_0
 (27 9)  (681 249)  (681 249)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (683 249)  (683 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g1_1 wire_logic_cluster/lc_4/in_0
 (32 9)  (686 249)  (686 249)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g0_2 input_2_4
 (35 9)  (689 249)  (689 249)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.input_2_4
 (38 9)  (692 249)  (692 249)  LC_4 Logic Functioning bit
 (40 9)  (694 249)  (694 249)  LC_4 Logic Functioning bit
 (41 9)  (695 249)  (695 249)  LC_4 Logic Functioning bit
 (42 9)  (696 249)  (696 249)  LC_4 Logic Functioning bit
 (28 10)  (682 250)  (682 250)  routing T_13_15.lc_trk_g2_0 <X> T_13_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (683 250)  (683 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (685 250)  (685 250)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (686 250)  (686 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_3
 (34 10)  (688 250)  (688 250)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (38 10)  (692 250)  (692 250)  LC_5 Logic Functioning bit
 (41 10)  (695 250)  (695 250)  LC_5 Logic Functioning bit
 (45 10)  (699 250)  (699 250)  LC_5 Logic Functioning bit
 (50 10)  (704 250)  (704 250)  Cascade bit: LH_LC05_inmux02_5

 (28 11)  (682 251)  (682 251)  routing T_13_15.lc_trk_g2_1 <X> T_13_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (683 251)  (683 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_1 wire_logic_cluster/lc_5/in_0
 (31 11)  (685 251)  (685 251)  routing T_13_15.lc_trk_g1_7 <X> T_13_15.wire_logic_cluster/lc_5/in_3
 (41 11)  (695 251)  (695 251)  LC_5 Logic Functioning bit
 (43 11)  (697 251)  (697 251)  LC_5 Logic Functioning bit
 (53 11)  (707 251)  (707 251)  Enable bit of Mux _out_links/OutMuxb_5 => wire_logic_cluster/lc_5/out sp4_r_v_b_43
 (25 12)  (679 252)  (679 252)  routing T_13_15.wire_logic_cluster/lc_2/out <X> T_13_15.lc_trk_g3_2
 (27 12)  (681 252)  (681 252)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (28 12)  (682 252)  (682 252)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (683 252)  (683 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (686 252)  (686 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (690 252)  (690 252)  LC_6 Logic Functioning bit
 (38 12)  (692 252)  (692 252)  LC_6 Logic Functioning bit
 (22 13)  (676 253)  (676 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (30 13)  (684 253)  (684 253)  routing T_13_15.lc_trk_g3_2 <X> T_13_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (685 253)  (685 253)  routing T_13_15.lc_trk_g0_3 <X> T_13_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (690 253)  (690 253)  LC_6 Logic Functioning bit
 (38 13)  (692 253)  (692 253)  LC_6 Logic Functioning bit
 (25 14)  (679 254)  (679 254)  routing T_13_15.wire_logic_cluster/lc_6/out <X> T_13_15.lc_trk_g3_6
 (26 14)  (680 254)  (680 254)  routing T_13_15.lc_trk_g0_5 <X> T_13_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (683 254)  (683 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (686 254)  (686 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (688 254)  (688 254)  routing T_13_15.lc_trk_g1_1 <X> T_13_15.wire_logic_cluster/lc_7/in_3
 (36 14)  (690 254)  (690 254)  LC_7 Logic Functioning bit
 (37 14)  (691 254)  (691 254)  LC_7 Logic Functioning bit
 (39 14)  (693 254)  (693 254)  LC_7 Logic Functioning bit
 (40 14)  (694 254)  (694 254)  LC_7 Logic Functioning bit
 (42 14)  (696 254)  (696 254)  LC_7 Logic Functioning bit
 (43 14)  (697 254)  (697 254)  LC_7 Logic Functioning bit
 (50 14)  (704 254)  (704 254)  Cascade bit: LH_LC07_inmux02_5

 (22 15)  (676 255)  (676 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (29 15)  (683 255)  (683 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (30 15)  (684 255)  (684 255)  routing T_13_15.lc_trk_g0_2 <X> T_13_15.wire_logic_cluster/lc_7/in_1
 (37 15)  (691 255)  (691 255)  LC_7 Logic Functioning bit
 (41 15)  (695 255)  (695 255)  LC_7 Logic Functioning bit
 (42 15)  (696 255)  (696 255)  LC_7 Logic Functioning bit
 (43 15)  (697 255)  (697 255)  LC_7 Logic Functioning bit


LogicTile_14_15

 (0 0)  (708 240)  (708 240)  Negative Clock bit

 (27 0)  (735 240)  (735 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 240)  (737 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 240)  (738 240)  routing T_14_15.lc_trk_g1_4 <X> T_14_15.wire_logic_cluster/lc_0/in_1
 (32 0)  (740 240)  (740 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (742 240)  (742 240)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (36 0)  (744 240)  (744 240)  LC_0 Logic Functioning bit
 (38 0)  (746 240)  (746 240)  LC_0 Logic Functioning bit
 (28 1)  (736 241)  (736 241)  routing T_14_15.lc_trk_g2_0 <X> T_14_15.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 241)  (737 241)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g2_0 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 241)  (739 241)  routing T_14_15.lc_trk_g1_2 <X> T_14_15.wire_logic_cluster/lc_0/in_3
 (0 2)  (708 242)  (708 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (1 2)  (709 242)  (709 242)  routing T_14_15.glb_netwk_6 <X> T_14_15.wire_logic_cluster/lc_7/clk
 (2 2)  (710 242)  (710 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (6 2)  (714 242)  (714 242)  routing T_14_15.sp4_h_l_42 <X> T_14_15.sp4_v_t_37
 (21 2)  (729 242)  (729 242)  routing T_14_15.sp4_h_l_2 <X> T_14_15.lc_trk_g0_7
 (22 2)  (730 242)  (730 242)  Enable bit of Mux _local_links/g0_mux_7 => sp4_h_l_2 lc_trk_g0_7
 (23 2)  (731 242)  (731 242)  routing T_14_15.sp4_h_l_2 <X> T_14_15.lc_trk_g0_7
 (24 2)  (732 242)  (732 242)  routing T_14_15.sp4_h_l_2 <X> T_14_15.lc_trk_g0_7
 (27 2)  (735 242)  (735 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 242)  (736 242)  routing T_14_15.lc_trk_g3_1 <X> T_14_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 242)  (737 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (31 2)  (739 242)  (739 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (32 2)  (740 242)  (740 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (742 242)  (742 242)  routing T_14_15.lc_trk_g1_5 <X> T_14_15.wire_logic_cluster/lc_1/in_3
 (41 2)  (749 242)  (749 242)  LC_1 Logic Functioning bit
 (42 2)  (750 242)  (750 242)  LC_1 Logic Functioning bit
 (45 2)  (753 242)  (753 242)  LC_1 Logic Functioning bit
 (50 2)  (758 242)  (758 242)  Cascade bit: LH_LC01_inmux02_5

 (41 3)  (749 243)  (749 243)  LC_1 Logic Functioning bit
 (42 3)  (750 243)  (750 243)  LC_1 Logic Functioning bit
 (45 3)  (753 243)  (753 243)  LC_1 Logic Functioning bit
 (22 5)  (730 245)  (730 245)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (732 245)  (732 245)  routing T_14_15.top_op_2 <X> T_14_15.lc_trk_g1_2
 (25 5)  (733 245)  (733 245)  routing T_14_15.top_op_2 <X> T_14_15.lc_trk_g1_2
 (17 6)  (725 246)  (725 246)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (726 246)  (726 246)  routing T_14_15.wire_logic_cluster/lc_5/out <X> T_14_15.lc_trk_g1_5
 (14 7)  (722 247)  (722 247)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g1_4
 (15 7)  (723 247)  (723 247)  routing T_14_15.top_op_4 <X> T_14_15.lc_trk_g1_4
 (17 7)  (725 247)  (725 247)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (21 8)  (729 248)  (729 248)  routing T_14_15.sp4_h_r_43 <X> T_14_15.lc_trk_g2_3
 (22 8)  (730 248)  (730 248)  Enable bit of Mux _local_links/g2_mux_3 => sp4_h_r_43 lc_trk_g2_3
 (23 8)  (731 248)  (731 248)  routing T_14_15.sp4_h_r_43 <X> T_14_15.lc_trk_g2_3
 (24 8)  (732 248)  (732 248)  routing T_14_15.sp4_h_r_43 <X> T_14_15.lc_trk_g2_3
 (15 9)  (723 249)  (723 249)  routing T_14_15.tnr_op_0 <X> T_14_15.lc_trk_g2_0
 (17 9)  (725 249)  (725 249)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (21 9)  (729 249)  (729 249)  routing T_14_15.sp4_h_r_43 <X> T_14_15.lc_trk_g2_3
 (21 10)  (729 250)  (729 250)  routing T_14_15.rgt_op_7 <X> T_14_15.lc_trk_g2_7
 (22 10)  (730 250)  (730 250)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (732 250)  (732 250)  routing T_14_15.rgt_op_7 <X> T_14_15.lc_trk_g2_7
 (28 10)  (736 250)  (736 250)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 250)  (737 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_4 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 250)  (738 250)  routing T_14_15.lc_trk_g2_4 <X> T_14_15.wire_logic_cluster/lc_5/in_1
 (31 10)  (739 250)  (739 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 250)  (740 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 250)  (741 250)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 250)  (743 250)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.input_2_5
 (36 10)  (744 250)  (744 250)  LC_5 Logic Functioning bit
 (38 10)  (746 250)  (746 250)  LC_5 Logic Functioning bit
 (41 10)  (749 250)  (749 250)  LC_5 Logic Functioning bit
 (43 10)  (751 250)  (751 250)  LC_5 Logic Functioning bit
 (15 11)  (723 251)  (723 251)  routing T_14_15.tnr_op_4 <X> T_14_15.lc_trk_g2_4
 (17 11)  (725 251)  (725 251)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (730 251)  (730 251)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (732 251)  (732 251)  routing T_14_15.tnr_op_6 <X> T_14_15.lc_trk_g2_6
 (26 11)  (734 251)  (734 251)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 251)  (736 251)  routing T_14_15.lc_trk_g2_3 <X> T_14_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 251)  (737 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 251)  (739 251)  routing T_14_15.lc_trk_g2_6 <X> T_14_15.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 251)  (740 251)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (743 251)  (743 251)  routing T_14_15.lc_trk_g0_7 <X> T_14_15.input_2_5
 (36 11)  (744 251)  (744 251)  LC_5 Logic Functioning bit
 (38 11)  (746 251)  (746 251)  LC_5 Logic Functioning bit
 (39 11)  (747 251)  (747 251)  LC_5 Logic Functioning bit
 (41 11)  (749 251)  (749 251)  LC_5 Logic Functioning bit
 (43 11)  (751 251)  (751 251)  LC_5 Logic Functioning bit
 (17 12)  (725 252)  (725 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 252)  (726 252)  routing T_14_15.wire_logic_cluster/lc_1/out <X> T_14_15.lc_trk_g3_1
 (28 12)  (736 252)  (736 252)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 252)  (737 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 252)  (738 252)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 12)  (739 252)  (739 252)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 252)  (740 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_3
 (33 12)  (741 252)  (741 252)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (742 252)  (742 252)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (39 12)  (747 252)  (747 252)  LC_6 Logic Functioning bit
 (41 12)  (749 252)  (749 252)  LC_6 Logic Functioning bit
 (45 12)  (753 252)  (753 252)  LC_6 Logic Functioning bit
 (50 12)  (758 252)  (758 252)  Cascade bit: LH_LC06_inmux02_5

 (30 13)  (738 253)  (738 253)  routing T_14_15.lc_trk_g2_7 <X> T_14_15.wire_logic_cluster/lc_6/in_1
 (31 13)  (739 253)  (739 253)  routing T_14_15.lc_trk_g3_6 <X> T_14_15.wire_logic_cluster/lc_6/in_3
 (39 13)  (747 253)  (747 253)  LC_6 Logic Functioning bit
 (41 13)  (749 253)  (749 253)  LC_6 Logic Functioning bit
 (45 13)  (753 253)  (753 253)  LC_6 Logic Functioning bit
 (0 14)  (708 254)  (708 254)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 14)  (709 254)  (709 254)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g3_5 wire_logic_cluster/lc_7/s_r
 (17 14)  (725 254)  (725 254)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (25 14)  (733 254)  (733 254)  routing T_14_15.wire_logic_cluster/lc_6/out <X> T_14_15.lc_trk_g3_6
 (0 15)  (708 255)  (708 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (1 15)  (709 255)  (709 255)  routing T_14_15.lc_trk_g3_5 <X> T_14_15.wire_logic_cluster/lc_7/s_r
 (18 15)  (726 255)  (726 255)  routing T_14_15.sp4_r_v_b_45 <X> T_14_15.lc_trk_g3_5
 (22 15)  (730 255)  (730 255)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6


LogicTile_15_15

 (32 0)  (794 240)  (794 240)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 240)  (796 240)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_0/in_3
 (40 0)  (802 240)  (802 240)  LC_0 Logic Functioning bit
 (41 0)  (803 240)  (803 240)  LC_0 Logic Functioning bit
 (42 0)  (804 240)  (804 240)  LC_0 Logic Functioning bit
 (43 0)  (805 240)  (805 240)  LC_0 Logic Functioning bit
 (45 0)  (807 240)  (807 240)  LC_0 Logic Functioning bit
 (22 1)  (784 241)  (784 241)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 241)  (786 241)  routing T_15_15.top_op_2 <X> T_15_15.lc_trk_g0_2
 (25 1)  (787 241)  (787 241)  routing T_15_15.top_op_2 <X> T_15_15.lc_trk_g0_2
 (40 1)  (802 241)  (802 241)  LC_0 Logic Functioning bit
 (41 1)  (803 241)  (803 241)  LC_0 Logic Functioning bit
 (42 1)  (804 241)  (804 241)  LC_0 Logic Functioning bit
 (43 1)  (805 241)  (805 241)  LC_0 Logic Functioning bit
 (1 2)  (763 242)  (763 242)  routing T_15_15.glb_netwk_5 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (2 2)  (764 242)  (764 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (789 242)  (789 242)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 242)  (790 242)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 242)  (791 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 242)  (792 242)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 242)  (794 242)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (795 242)  (795 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (34 2)  (796 242)  (796 242)  routing T_15_15.lc_trk_g3_1 <X> T_15_15.wire_logic_cluster/lc_1/in_3
 (0 3)  (762 243)  (762 243)  routing T_15_15.glb_netwk_5 <X> T_15_15.wire_logic_cluster/lc_7/clk
 (26 3)  (788 243)  (788 243)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (28 3)  (790 243)  (790 243)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 243)  (791 243)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_3 wire_logic_cluster/lc_1/in_0
 (40 3)  (802 243)  (802 243)  LC_1 Logic Functioning bit
 (42 3)  (804 243)  (804 243)  LC_1 Logic Functioning bit
 (14 4)  (776 244)  (776 244)  routing T_15_15.wire_logic_cluster/lc_0/out <X> T_15_15.lc_trk_g1_0
 (17 4)  (779 244)  (779 244)  Enable bit of Mux _local_links/g1_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g1_1
 (18 4)  (780 244)  (780 244)  routing T_15_15.wire_logic_cluster/lc_1/out <X> T_15_15.lc_trk_g1_1
 (21 4)  (783 244)  (783 244)  routing T_15_15.wire_logic_cluster/lc_3/out <X> T_15_15.lc_trk_g1_3
 (22 4)  (784 244)  (784 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (789 244)  (789 244)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 244)  (791 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 244)  (794 244)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_2 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 244)  (795 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (34 4)  (796 244)  (796 244)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 244)  (798 244)  LC_2 Logic Functioning bit
 (39 4)  (801 244)  (801 244)  LC_2 Logic Functioning bit
 (41 4)  (803 244)  (803 244)  LC_2 Logic Functioning bit
 (42 4)  (804 244)  (804 244)  LC_2 Logic Functioning bit
 (45 4)  (807 244)  (807 244)  LC_2 Logic Functioning bit
 (17 5)  (779 245)  (779 245)  Enable bit of Mux _local_links/g1_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g1_0
 (31 5)  (793 245)  (793 245)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_2/in_3
 (36 5)  (798 245)  (798 245)  LC_2 Logic Functioning bit
 (39 5)  (801 245)  (801 245)  LC_2 Logic Functioning bit
 (41 5)  (803 245)  (803 245)  LC_2 Logic Functioning bit
 (42 5)  (804 245)  (804 245)  LC_2 Logic Functioning bit
 (27 6)  (789 246)  (789 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (28 6)  (790 246)  (790 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 246)  (791 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 246)  (792 246)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 246)  (793 246)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 246)  (794 246)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 246)  (795 246)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 246)  (796 246)  routing T_15_15.lc_trk_g3_5 <X> T_15_15.wire_logic_cluster/lc_3/in_3
 (40 6)  (802 246)  (802 246)  LC_3 Logic Functioning bit
 (26 7)  (788 247)  (788 247)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (28 7)  (790 247)  (790 247)  routing T_15_15.lc_trk_g2_3 <X> T_15_15.wire_logic_cluster/lc_3/in_0
 (29 7)  (791 247)  (791 247)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_3 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 247)  (792 247)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 247)  (794 247)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g2_1 input_2_3
 (33 7)  (795 247)  (795 247)  routing T_15_15.lc_trk_g2_1 <X> T_15_15.input_2_3
 (15 8)  (777 248)  (777 248)  routing T_15_15.rgt_op_1 <X> T_15_15.lc_trk_g2_1
 (17 8)  (779 248)  (779 248)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 248)  (780 248)  routing T_15_15.rgt_op_1 <X> T_15_15.lc_trk_g2_1
 (21 8)  (783 248)  (783 248)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g2_3
 (22 8)  (784 248)  (784 248)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 248)  (786 248)  routing T_15_15.rgt_op_3 <X> T_15_15.lc_trk_g2_3
 (26 8)  (788 248)  (788 248)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 8)  (789 248)  (789 248)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (791 248)  (791 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (794 248)  (794 248)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_2 wire_logic_cluster/lc_4/in_3
 (33 8)  (795 248)  (795 248)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (34 8)  (796 248)  (796 248)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (26 9)  (788 249)  (788 249)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (27 9)  (789 249)  (789 249)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (28 9)  (790 249)  (790 249)  routing T_15_15.lc_trk_g3_7 <X> T_15_15.wire_logic_cluster/lc_4/in_0
 (29 9)  (791 249)  (791 249)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g3_7 wire_logic_cluster/lc_4/in_0
 (31 9)  (793 249)  (793 249)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_4/in_3
 (40 9)  (802 249)  (802 249)  LC_4 Logic Functioning bit
 (42 9)  (804 249)  (804 249)  LC_4 Logic Functioning bit
 (5 10)  (767 250)  (767 250)  routing T_15_15.sp4_v_t_43 <X> T_15_15.sp4_h_l_43
 (25 10)  (787 250)  (787 250)  routing T_15_15.wire_logic_cluster/lc_6/out <X> T_15_15.lc_trk_g2_6
 (28 10)  (790 250)  (790 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 250)  (791 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_1
 (30 10)  (792 250)  (792 250)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (32 10)  (794 250)  (794 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_1 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 250)  (796 250)  routing T_15_15.lc_trk_g1_1 <X> T_15_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (798 250)  (798 250)  LC_5 Logic Functioning bit
 (37 10)  (799 250)  (799 250)  LC_5 Logic Functioning bit
 (38 10)  (800 250)  (800 250)  LC_5 Logic Functioning bit
 (41 10)  (803 250)  (803 250)  LC_5 Logic Functioning bit
 (43 10)  (805 250)  (805 250)  LC_5 Logic Functioning bit
 (50 10)  (812 250)  (812 250)  Cascade bit: LH_LC05_inmux02_5

 (6 11)  (768 251)  (768 251)  routing T_15_15.sp4_v_t_43 <X> T_15_15.sp4_h_l_43
 (22 11)  (784 251)  (784 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (30 11)  (792 251)  (792 251)  routing T_15_15.lc_trk_g2_6 <X> T_15_15.wire_logic_cluster/lc_5/in_1
 (36 11)  (798 251)  (798 251)  LC_5 Logic Functioning bit
 (37 11)  (799 251)  (799 251)  LC_5 Logic Functioning bit
 (38 11)  (800 251)  (800 251)  LC_5 Logic Functioning bit
 (41 11)  (803 251)  (803 251)  LC_5 Logic Functioning bit
 (43 11)  (805 251)  (805 251)  LC_5 Logic Functioning bit
 (15 12)  (777 252)  (777 252)  routing T_15_15.rgt_op_1 <X> T_15_15.lc_trk_g3_1
 (17 12)  (779 252)  (779 252)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (780 252)  (780 252)  routing T_15_15.rgt_op_1 <X> T_15_15.lc_trk_g3_1
 (22 12)  (784 252)  (784 252)  Enable bit of Mux _local_links/g3_mux_3 => tnl_op_3 lc_trk_g3_3
 (24 12)  (786 252)  (786 252)  routing T_15_15.tnl_op_3 <X> T_15_15.lc_trk_g3_3
 (25 12)  (787 252)  (787 252)  routing T_15_15.wire_logic_cluster/lc_2/out <X> T_15_15.lc_trk_g3_2
 (27 12)  (789 252)  (789 252)  routing T_15_15.lc_trk_g1_0 <X> T_15_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 252)  (791 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_0 wire_logic_cluster/lc_6/in_1
 (32 12)  (794 252)  (794 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g3_2 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 252)  (795 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (34 12)  (796 252)  (796 252)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 12)  (798 252)  (798 252)  LC_6 Logic Functioning bit
 (37 12)  (799 252)  (799 252)  LC_6 Logic Functioning bit
 (42 12)  (804 252)  (804 252)  LC_6 Logic Functioning bit
 (43 12)  (805 252)  (805 252)  LC_6 Logic Functioning bit
 (45 12)  (807 252)  (807 252)  LC_6 Logic Functioning bit
 (47 12)  (809 252)  (809 252)  Enable bit of Mux _out_links/OutMux4_6 => wire_logic_cluster/lc_6/out sp12_h_l_3
 (50 12)  (812 252)  (812 252)  Cascade bit: LH_LC06_inmux02_5

 (14 13)  (776 253)  (776 253)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g3_0
 (15 13)  (777 253)  (777 253)  routing T_15_15.tnl_op_0 <X> T_15_15.lc_trk_g3_0
 (17 13)  (779 253)  (779 253)  Enable bit of Mux _local_links/g3_mux_0 => tnl_op_0 lc_trk_g3_0
 (21 13)  (783 253)  (783 253)  routing T_15_15.tnl_op_3 <X> T_15_15.lc_trk_g3_3
 (22 13)  (784 253)  (784 253)  Enable bit of Mux _local_links/g3_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g3_2
 (26 13)  (788 253)  (788 253)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 253)  (789 253)  routing T_15_15.lc_trk_g1_3 <X> T_15_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 253)  (791 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (31 13)  (793 253)  (793 253)  routing T_15_15.lc_trk_g3_2 <X> T_15_15.wire_logic_cluster/lc_6/in_3
 (36 13)  (798 253)  (798 253)  LC_6 Logic Functioning bit
 (37 13)  (799 253)  (799 253)  LC_6 Logic Functioning bit
 (43 13)  (805 253)  (805 253)  LC_6 Logic Functioning bit
 (15 14)  (777 254)  (777 254)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g3_5
 (17 14)  (779 254)  (779 254)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 254)  (780 254)  routing T_15_15.rgt_op_5 <X> T_15_15.lc_trk_g3_5
 (21 14)  (783 254)  (783 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7
 (22 14)  (784 254)  (784 254)  Enable bit of Mux _local_links/g3_mux_7 => rgt_op_7 lc_trk_g3_7
 (24 14)  (786 254)  (786 254)  routing T_15_15.rgt_op_7 <X> T_15_15.lc_trk_g3_7
 (27 14)  (789 254)  (789 254)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 254)  (790 254)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 254)  (791 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_3 wire_logic_cluster/lc_7/in_1
 (32 14)  (794 254)  (794 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (36 14)  (798 254)  (798 254)  LC_7 Logic Functioning bit
 (38 14)  (800 254)  (800 254)  LC_7 Logic Functioning bit
 (27 15)  (789 255)  (789 255)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 255)  (790 255)  routing T_15_15.lc_trk_g3_0 <X> T_15_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 255)  (791 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g3_0 wire_logic_cluster/lc_7/in_0
 (30 15)  (792 255)  (792 255)  routing T_15_15.lc_trk_g3_3 <X> T_15_15.wire_logic_cluster/lc_7/in_1
 (31 15)  (793 255)  (793 255)  routing T_15_15.lc_trk_g0_2 <X> T_15_15.wire_logic_cluster/lc_7/in_3


LogicTile_16_15

 (3 0)  (819 240)  (819 240)  routing T_16_15.sp12_v_t_23 <X> T_16_15.sp12_v_b_0
 (14 0)  (830 240)  (830 240)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g0_0
 (25 0)  (841 240)  (841 240)  routing T_16_15.wire_logic_cluster/lc_2/out <X> T_16_15.lc_trk_g0_2
 (27 0)  (843 240)  (843 240)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (29 0)  (845 240)  (845 240)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_1
 (44 0)  (860 240)  (860 240)  LC_0 Logic Functioning bit
 (15 1)  (831 241)  (831 241)  routing T_16_15.lft_op_0 <X> T_16_15.lc_trk_g0_0
 (17 1)  (833 241)  (833 241)  Enable bit of Mux _local_links/g0_mux_0 => lft_op_0 lc_trk_g0_0
 (22 1)  (838 241)  (838 241)  Enable bit of Mux _local_links/g0_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g0_2
 (30 1)  (846 241)  (846 241)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_0/in_1
 (32 1)  (848 241)  (848 241)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (1 2)  (817 242)  (817 242)  routing T_16_15.glb_netwk_5 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (2 2)  (818 242)  (818 242)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (843 242)  (843 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 242)  (844 242)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 242)  (845 242)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 242)  (848 242)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 242)  (852 242)  LC_1 Logic Functioning bit
 (37 2)  (853 242)  (853 242)  LC_1 Logic Functioning bit
 (38 2)  (854 242)  (854 242)  LC_1 Logic Functioning bit
 (39 2)  (855 242)  (855 242)  LC_1 Logic Functioning bit
 (44 2)  (860 242)  (860 242)  LC_1 Logic Functioning bit
 (45 2)  (861 242)  (861 242)  LC_1 Logic Functioning bit
 (0 3)  (816 243)  (816 243)  routing T_16_15.glb_netwk_5 <X> T_16_15.wire_logic_cluster/lc_7/clk
 (40 3)  (856 243)  (856 243)  LC_1 Logic Functioning bit
 (41 3)  (857 243)  (857 243)  LC_1 Logic Functioning bit
 (42 3)  (858 243)  (858 243)  LC_1 Logic Functioning bit
 (43 3)  (859 243)  (859 243)  LC_1 Logic Functioning bit
 (21 4)  (837 244)  (837 244)  routing T_16_15.wire_logic_cluster/lc_3/out <X> T_16_15.lc_trk_g1_3
 (22 4)  (838 244)  (838 244)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 244)  (841 244)  routing T_16_15.lft_op_2 <X> T_16_15.lc_trk_g1_2
 (28 4)  (844 244)  (844 244)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 244)  (845 244)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 244)  (846 244)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (32 4)  (848 244)  (848 244)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 244)  (852 244)  LC_2 Logic Functioning bit
 (37 4)  (853 244)  (853 244)  LC_2 Logic Functioning bit
 (38 4)  (854 244)  (854 244)  LC_2 Logic Functioning bit
 (39 4)  (855 244)  (855 244)  LC_2 Logic Functioning bit
 (44 4)  (860 244)  (860 244)  LC_2 Logic Functioning bit
 (22 5)  (838 245)  (838 245)  Enable bit of Mux _local_links/g1_mux_2 => lft_op_2 lc_trk_g1_2
 (24 5)  (840 245)  (840 245)  routing T_16_15.lft_op_2 <X> T_16_15.lc_trk_g1_2
 (30 5)  (846 245)  (846 245)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_2/in_1
 (36 5)  (852 245)  (852 245)  LC_2 Logic Functioning bit
 (37 5)  (853 245)  (853 245)  LC_2 Logic Functioning bit
 (38 5)  (854 245)  (854 245)  LC_2 Logic Functioning bit
 (39 5)  (855 245)  (855 245)  LC_2 Logic Functioning bit
 (27 6)  (843 246)  (843 246)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 246)  (845 246)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 246)  (848 246)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 246)  (852 246)  LC_3 Logic Functioning bit
 (37 6)  (853 246)  (853 246)  LC_3 Logic Functioning bit
 (38 6)  (854 246)  (854 246)  LC_3 Logic Functioning bit
 (39 6)  (855 246)  (855 246)  LC_3 Logic Functioning bit
 (44 6)  (860 246)  (860 246)  LC_3 Logic Functioning bit
 (45 6)  (861 246)  (861 246)  LC_3 Logic Functioning bit
 (30 7)  (846 247)  (846 247)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 247)  (856 247)  LC_3 Logic Functioning bit
 (41 7)  (857 247)  (857 247)  LC_3 Logic Functioning bit
 (42 7)  (858 247)  (858 247)  LC_3 Logic Functioning bit
 (43 7)  (859 247)  (859 247)  LC_3 Logic Functioning bit
 (28 8)  (844 248)  (844 248)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 248)  (845 248)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g2_5 wire_logic_cluster/lc_4/in_1
 (30 8)  (846 248)  (846 248)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_4/in_1
 (32 8)  (848 248)  (848 248)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (37 8)  (853 248)  (853 248)  LC_4 Logic Functioning bit
 (39 8)  (855 248)  (855 248)  LC_4 Logic Functioning bit
 (41 8)  (857 248)  (857 248)  LC_4 Logic Functioning bit
 (43 8)  (859 248)  (859 248)  LC_4 Logic Functioning bit
 (37 9)  (853 249)  (853 249)  LC_4 Logic Functioning bit
 (39 9)  (855 249)  (855 249)  LC_4 Logic Functioning bit
 (41 9)  (857 249)  (857 249)  LC_4 Logic Functioning bit
 (43 9)  (859 249)  (859 249)  LC_4 Logic Functioning bit
 (17 10)  (833 250)  (833 250)  Enable bit of Mux _local_links/g2_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g2_5
 (18 10)  (834 250)  (834 250)  routing T_16_15.wire_logic_cluster/lc_5/out <X> T_16_15.lc_trk_g2_5
 (21 10)  (837 250)  (837 250)  routing T_16_15.wire_logic_cluster/lc_7/out <X> T_16_15.lc_trk_g2_7
 (22 10)  (838 250)  (838 250)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (25 10)  (841 250)  (841 250)  routing T_16_15.wire_logic_cluster/lc_6/out <X> T_16_15.lc_trk_g2_6
 (26 10)  (842 250)  (842 250)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 10)  (845 250)  (845 250)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_0 wire_logic_cluster/lc_5/in_1
 (31 10)  (847 250)  (847 250)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (32 10)  (848 250)  (848 250)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (849 250)  (849 250)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (36 10)  (852 250)  (852 250)  LC_5 Logic Functioning bit
 (37 10)  (853 250)  (853 250)  LC_5 Logic Functioning bit
 (42 10)  (858 250)  (858 250)  LC_5 Logic Functioning bit
 (43 10)  (859 250)  (859 250)  LC_5 Logic Functioning bit
 (45 10)  (861 250)  (861 250)  LC_5 Logic Functioning bit
 (50 10)  (866 250)  (866 250)  Cascade bit: LH_LC05_inmux02_5

 (22 11)  (838 251)  (838 251)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (842 251)  (842 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (28 11)  (844 251)  (844 251)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_5/in_0
 (29 11)  (845 251)  (845 251)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_7 wire_logic_cluster/lc_5/in_0
 (31 11)  (847 251)  (847 251)  routing T_16_15.lc_trk_g2_6 <X> T_16_15.wire_logic_cluster/lc_5/in_3
 (37 11)  (853 251)  (853 251)  LC_5 Logic Functioning bit
 (42 11)  (858 251)  (858 251)  LC_5 Logic Functioning bit
 (43 11)  (859 251)  (859 251)  LC_5 Logic Functioning bit
 (17 12)  (833 252)  (833 252)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 252)  (834 252)  routing T_16_15.wire_logic_cluster/lc_1/out <X> T_16_15.lc_trk_g3_1
 (28 12)  (844 252)  (844 252)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 252)  (845 252)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_5 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 252)  (846 252)  routing T_16_15.lc_trk_g2_5 <X> T_16_15.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 252)  (848 252)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_3
 (34 12)  (850 252)  (850 252)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (38 12)  (854 252)  (854 252)  LC_6 Logic Functioning bit
 (27 13)  (843 253)  (843 253)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (28 13)  (844 253)  (844 253)  routing T_16_15.lc_trk_g3_1 <X> T_16_15.wire_logic_cluster/lc_6/in_0
 (29 13)  (845 253)  (845 253)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (31 13)  (847 253)  (847 253)  routing T_16_15.lc_trk_g1_2 <X> T_16_15.wire_logic_cluster/lc_6/in_3
 (32 13)  (848 253)  (848 253)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g1_3 input_2_6
 (34 13)  (850 253)  (850 253)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.input_2_6
 (35 13)  (851 253)  (851 253)  routing T_16_15.lc_trk_g1_3 <X> T_16_15.input_2_6
 (26 14)  (842 254)  (842 254)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 254)  (845 254)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 254)  (848 254)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g0_2 wire_logic_cluster/lc_7/in_3
 (37 14)  (853 254)  (853 254)  LC_7 Logic Functioning bit
 (39 14)  (855 254)  (855 254)  LC_7 Logic Functioning bit
 (41 14)  (857 254)  (857 254)  LC_7 Logic Functioning bit
 (43 14)  (859 254)  (859 254)  LC_7 Logic Functioning bit
 (45 14)  (861 254)  (861 254)  LC_7 Logic Functioning bit
 (50 14)  (866 254)  (866 254)  Cascade bit: LH_LC07_inmux02_5

 (5 15)  (821 255)  (821 255)  routing T_16_15.sp4_h_l_44 <X> T_16_15.sp4_v_t_44
 (26 15)  (842 255)  (842 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (28 15)  (844 255)  (844 255)  routing T_16_15.lc_trk_g2_7 <X> T_16_15.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 255)  (845 255)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_7 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 255)  (847 255)  routing T_16_15.lc_trk_g0_2 <X> T_16_15.wire_logic_cluster/lc_7/in_3
 (38 15)  (854 255)  (854 255)  LC_7 Logic Functioning bit
 (40 15)  (856 255)  (856 255)  LC_7 Logic Functioning bit
 (42 15)  (858 255)  (858 255)  LC_7 Logic Functioning bit


LogicTile_5_14

 (9 1)  (243 225)  (243 225)  routing T_5_14.sp4_v_t_36 <X> T_5_14.sp4_v_b_1
 (22 1)  (256 225)  (256 225)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (258 225)  (258 225)  routing T_5_14.bot_op_2 <X> T_5_14.lc_trk_g0_2
 (10 4)  (244 228)  (244 228)  routing T_5_14.sp4_v_t_46 <X> T_5_14.sp4_h_r_4
 (22 5)  (256 229)  (256 229)  Enable bit of Mux _local_links/g1_mux_2 => sp4_r_v_b_2 lc_trk_g1_2
 (14 7)  (248 231)  (248 231)  routing T_5_14.sp4_h_r_4 <X> T_5_14.lc_trk_g1_4
 (15 7)  (249 231)  (249 231)  routing T_5_14.sp4_h_r_4 <X> T_5_14.lc_trk_g1_4
 (16 7)  (250 231)  (250 231)  routing T_5_14.sp4_h_r_4 <X> T_5_14.lc_trk_g1_4
 (17 7)  (251 231)  (251 231)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (27 8)  (261 232)  (261 232)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_4/in_1
 (29 8)  (263 232)  (263 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (264 232)  (264 232)  routing T_5_14.lc_trk_g1_4 <X> T_5_14.wire_logic_cluster/lc_4/in_1
 (32 8)  (266 232)  (266 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_3
 (34 8)  (268 232)  (268 232)  routing T_5_14.lc_trk_g1_2 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (269 232)  (269 232)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.input_2_4
 (36 8)  (270 232)  (270 232)  LC_4 Logic Functioning bit
 (47 8)  (281 232)  (281 232)  Enable bit of Mux _out_links/OutMux4_4 => wire_logic_cluster/lc_4/out sp12_h_r_0
 (26 9)  (260 233)  (260 233)  routing T_5_14.lc_trk_g0_2 <X> T_5_14.wire_logic_cluster/lc_4/in_0
 (29 9)  (263 233)  (263 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_2 wire_logic_cluster/lc_4/in_0
 (31 9)  (265 233)  (265 233)  routing T_5_14.lc_trk_g1_2 <X> T_5_14.wire_logic_cluster/lc_4/in_3
 (32 9)  (266 233)  (266 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_7 input_2_4
 (33 9)  (267 233)  (267 233)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.input_2_4
 (34 9)  (268 233)  (268 233)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.input_2_4
 (35 9)  (269 233)  (269 233)  routing T_5_14.lc_trk_g3_7 <X> T_5_14.input_2_4
 (22 14)  (256 238)  (256 238)  Enable bit of Mux _local_links/g3_mux_7 => sp4_r_v_b_47 lc_trk_g3_7
 (21 15)  (255 239)  (255 239)  routing T_5_14.sp4_r_v_b_47 <X> T_5_14.lc_trk_g3_7


LogicTile_13_14

 (0 0)  (654 224)  (654 224)  Negative Clock bit

 (0 2)  (654 226)  (654 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (1 2)  (655 226)  (655 226)  routing T_13_14.glb_netwk_6 <X> T_13_14.wire_logic_cluster/lc_7/clk
 (2 2)  (656 226)  (656 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (26 4)  (680 228)  (680 228)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (32 4)  (686 228)  (686 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (687 228)  (687 228)  routing T_13_14.lc_trk_g2_1 <X> T_13_14.wire_logic_cluster/lc_2/in_3
 (36 4)  (690 228)  (690 228)  LC_2 Logic Functioning bit
 (38 4)  (692 228)  (692 228)  LC_2 Logic Functioning bit
 (45 4)  (699 228)  (699 228)  LC_2 Logic Functioning bit
 (27 5)  (681 229)  (681 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (682 229)  (682 229)  routing T_13_14.lc_trk_g3_5 <X> T_13_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (683 229)  (683 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_5 wire_logic_cluster/lc_2/in_0
 (37 5)  (691 229)  (691 229)  LC_2 Logic Functioning bit
 (39 5)  (693 229)  (693 229)  LC_2 Logic Functioning bit
 (15 8)  (669 232)  (669 232)  routing T_13_14.rgt_op_1 <X> T_13_14.lc_trk_g2_1
 (17 8)  (671 232)  (671 232)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (672 232)  (672 232)  routing T_13_14.rgt_op_1 <X> T_13_14.lc_trk_g2_1
 (5 12)  (659 236)  (659 236)  routing T_13_14.sp4_v_b_3 <X> T_13_14.sp4_h_r_9
 (4 13)  (658 237)  (658 237)  routing T_13_14.sp4_v_b_3 <X> T_13_14.sp4_h_r_9
 (6 13)  (660 237)  (660 237)  routing T_13_14.sp4_v_b_3 <X> T_13_14.sp4_h_r_9
 (16 14)  (670 238)  (670 238)  routing T_13_14.sp4_v_b_37 <X> T_13_14.lc_trk_g3_5
 (17 14)  (671 238)  (671 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_v_b_37 lc_trk_g3_5
 (18 14)  (672 238)  (672 238)  routing T_13_14.sp4_v_b_37 <X> T_13_14.lc_trk_g3_5
 (18 15)  (672 239)  (672 239)  routing T_13_14.sp4_v_b_37 <X> T_13_14.lc_trk_g3_5


LogicTile_14_14

 (0 0)  (708 224)  (708 224)  Negative Clock bit

 (0 2)  (708 226)  (708 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (1 2)  (709 226)  (709 226)  routing T_14_14.glb_netwk_6 <X> T_14_14.wire_logic_cluster/lc_7/clk
 (2 2)  (710 226)  (710 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_6 wire_logic_cluster/lc_7/clk
 (14 2)  (722 226)  (722 226)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g0_4
 (26 2)  (734 226)  (734 226)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 226)  (735 226)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 226)  (737 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_3 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 226)  (740 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_3
 (33 2)  (741 226)  (741 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (34 2)  (742 226)  (742 226)  routing T_14_14.lc_trk_g3_1 <X> T_14_14.wire_logic_cluster/lc_1/in_3
 (35 2)  (743 226)  (743 226)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.input_2_1
 (36 2)  (744 226)  (744 226)  LC_1 Logic Functioning bit
 (43 2)  (751 226)  (751 226)  LC_1 Logic Functioning bit
 (45 2)  (753 226)  (753 226)  LC_1 Logic Functioning bit
 (14 3)  (722 227)  (722 227)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g0_4
 (15 3)  (723 227)  (723 227)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g0_4
 (16 3)  (724 227)  (724 227)  routing T_14_14.sp4_h_l_9 <X> T_14_14.lc_trk_g0_4
 (17 3)  (725 227)  (725 227)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (735 227)  (735 227)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 227)  (736 227)  routing T_14_14.lc_trk_g3_4 <X> T_14_14.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 227)  (737 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g3_4 wire_logic_cluster/lc_1/in_0
 (30 3)  (738 227)  (738 227)  routing T_14_14.lc_trk_g1_3 <X> T_14_14.wire_logic_cluster/lc_1/in_1
 (32 3)  (740 227)  (740 227)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g2_5 input_2_1
 (33 3)  (741 227)  (741 227)  routing T_14_14.lc_trk_g2_5 <X> T_14_14.input_2_1
 (36 3)  (744 227)  (744 227)  LC_1 Logic Functioning bit
 (22 4)  (730 228)  (730 228)  Enable bit of Mux _local_links/g1_mux_3 => sp12_h_l_16 lc_trk_g1_3
 (23 4)  (731 228)  (731 228)  routing T_14_14.sp12_h_l_16 <X> T_14_14.lc_trk_g1_3
 (21 5)  (729 229)  (729 229)  routing T_14_14.sp12_h_l_16 <X> T_14_14.lc_trk_g1_3
 (16 10)  (724 234)  (724 234)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (17 10)  (725 234)  (725 234)  Enable bit of Mux _local_links/g2_mux_5 => sp4_v_b_37 lc_trk_g2_5
 (18 10)  (726 234)  (726 234)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (18 11)  (726 235)  (726 235)  routing T_14_14.sp4_v_b_37 <X> T_14_14.lc_trk_g2_5
 (15 12)  (723 236)  (723 236)  routing T_14_14.rgt_op_1 <X> T_14_14.lc_trk_g3_1
 (17 12)  (725 236)  (725 236)  Enable bit of Mux _local_links/g3_mux_1 => rgt_op_1 lc_trk_g3_1
 (18 12)  (726 236)  (726 236)  routing T_14_14.rgt_op_1 <X> T_14_14.lc_trk_g3_1
 (1 14)  (709 238)  (709 238)  Enable bit of Mux _global_links/set_rst_mux => lc_trk_g0_4 wire_logic_cluster/lc_7/s_r
 (14 14)  (722 238)  (722 238)  routing T_14_14.rgt_op_4 <X> T_14_14.lc_trk_g3_4
 (1 15)  (709 239)  (709 239)  routing T_14_14.lc_trk_g0_4 <X> T_14_14.wire_logic_cluster/lc_7/s_r
 (15 15)  (723 239)  (723 239)  routing T_14_14.rgt_op_4 <X> T_14_14.lc_trk_g3_4
 (17 15)  (725 239)  (725 239)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4


LogicTile_15_14

 (17 0)  (779 224)  (779 224)  Enable bit of Mux _local_links/g0_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g0_1
 (18 0)  (780 224)  (780 224)  routing T_15_14.wire_logic_cluster/lc_1/out <X> T_15_14.lc_trk_g0_1
 (26 0)  (788 224)  (788 224)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 0)  (789 224)  (789 224)  routing T_15_14.lc_trk_g1_0 <X> T_15_14.wire_logic_cluster/lc_0/in_1
 (29 0)  (791 224)  (791 224)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g1_0 wire_logic_cluster/lc_0/in_1
 (32 0)  (794 224)  (794 224)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g1_2 wire_logic_cluster/lc_0/in_3
 (34 0)  (796 224)  (796 224)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (26 1)  (788 225)  (788 225)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (27 1)  (789 225)  (789 225)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (28 1)  (790 225)  (790 225)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 225)  (791 225)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g3_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 225)  (793 225)  routing T_15_14.lc_trk_g1_2 <X> T_15_14.wire_logic_cluster/lc_0/in_3
 (36 1)  (798 225)  (798 225)  LC_0 Logic Functioning bit
 (38 1)  (800 225)  (800 225)  LC_0 Logic Functioning bit
 (40 1)  (802 225)  (802 225)  LC_0 Logic Functioning bit
 (42 1)  (804 225)  (804 225)  LC_0 Logic Functioning bit
 (1 2)  (763 226)  (763 226)  routing T_15_14.glb_netwk_5 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (2 2)  (764 226)  (764 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_5 wire_logic_cluster/lc_7/clk
 (27 2)  (789 226)  (789 226)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (28 2)  (790 226)  (790 226)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (29 2)  (791 226)  (791 226)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_7 wire_logic_cluster/lc_1/in_1
 (30 2)  (792 226)  (792 226)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (32 2)  (794 226)  (794 226)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 226)  (796 226)  routing T_15_14.lc_trk_g1_1 <X> T_15_14.wire_logic_cluster/lc_1/in_3
 (37 2)  (799 226)  (799 226)  LC_1 Logic Functioning bit
 (38 2)  (800 226)  (800 226)  LC_1 Logic Functioning bit
 (41 2)  (803 226)  (803 226)  LC_1 Logic Functioning bit
 (43 2)  (805 226)  (805 226)  LC_1 Logic Functioning bit
 (45 2)  (807 226)  (807 226)  LC_1 Logic Functioning bit
 (50 2)  (812 226)  (812 226)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (762 227)  (762 227)  routing T_15_14.glb_netwk_5 <X> T_15_14.wire_logic_cluster/lc_7/clk
 (14 3)  (776 227)  (776 227)  routing T_15_14.sp12_h_r_20 <X> T_15_14.lc_trk_g0_4
 (16 3)  (778 227)  (778 227)  routing T_15_14.sp12_h_r_20 <X> T_15_14.lc_trk_g0_4
 (17 3)  (779 227)  (779 227)  Enable bit of Mux _local_links/g0_mux_4 => sp12_h_r_20 lc_trk_g0_4
 (29 3)  (791 227)  (791 227)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_1 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 227)  (792 227)  routing T_15_14.lc_trk_g3_7 <X> T_15_14.wire_logic_cluster/lc_1/in_1
 (37 3)  (799 227)  (799 227)  LC_1 Logic Functioning bit
 (39 3)  (801 227)  (801 227)  LC_1 Logic Functioning bit
 (40 3)  (802 227)  (802 227)  LC_1 Logic Functioning bit
 (42 3)  (804 227)  (804 227)  LC_1 Logic Functioning bit
 (15 4)  (777 228)  (777 228)  routing T_15_14.top_op_1 <X> T_15_14.lc_trk_g1_1
 (17 4)  (779 228)  (779 228)  Enable bit of Mux _local_links/g1_mux_1 => top_op_1 lc_trk_g1_1
 (14 5)  (776 229)  (776 229)  routing T_15_14.top_op_0 <X> T_15_14.lc_trk_g1_0
 (15 5)  (777 229)  (777 229)  routing T_15_14.top_op_0 <X> T_15_14.lc_trk_g1_0
 (17 5)  (779 229)  (779 229)  Enable bit of Mux _local_links/g1_mux_0 => top_op_0 lc_trk_g1_0
 (18 5)  (780 229)  (780 229)  routing T_15_14.top_op_1 <X> T_15_14.lc_trk_g1_1
 (22 5)  (784 229)  (784 229)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (786 229)  (786 229)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g1_2
 (25 5)  (787 229)  (787 229)  routing T_15_14.top_op_2 <X> T_15_14.lc_trk_g1_2
 (14 6)  (776 230)  (776 230)  routing T_15_14.wire_logic_cluster/lc_4/out <X> T_15_14.lc_trk_g1_4
 (17 7)  (779 231)  (779 231)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (26 8)  (788 232)  (788 232)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_4/in_0
 (29 8)  (791 232)  (791 232)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_1 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 232)  (793 232)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 232)  (794 232)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 232)  (796 232)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_4/in_3
 (35 8)  (797 232)  (797 232)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_4
 (36 8)  (798 232)  (798 232)  LC_4 Logic Functioning bit
 (43 8)  (805 232)  (805 232)  LC_4 Logic Functioning bit
 (45 8)  (807 232)  (807 232)  LC_4 Logic Functioning bit
 (29 9)  (791 233)  (791 233)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g0_4 wire_logic_cluster/lc_4/in_0
 (32 9)  (794 233)  (794 233)  Enable bit of Mux _logic_cluster/lcb2_4 => lc_trk_g3_5 input_2_4
 (33 9)  (795 233)  (795 233)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_4
 (34 9)  (796 233)  (796 233)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.input_2_4
 (37 9)  (799 233)  (799 233)  LC_4 Logic Functioning bit
 (17 14)  (779 238)  (779 238)  Enable bit of Mux _local_links/g3_mux_5 => sp4_r_v_b_45 lc_trk_g3_5
 (22 14)  (784 238)  (784 238)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 238)  (786 238)  routing T_15_14.tnr_op_7 <X> T_15_14.lc_trk_g3_7
 (26 14)  (788 238)  (788 238)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 238)  (791 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 238)  (792 238)  routing T_15_14.lc_trk_g0_4 <X> T_15_14.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 238)  (793 238)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 238)  (794 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 238)  (795 238)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 238)  (796 238)  routing T_15_14.lc_trk_g3_5 <X> T_15_14.wire_logic_cluster/lc_7/in_3
 (36 14)  (798 238)  (798 238)  LC_7 Logic Functioning bit
 (38 14)  (800 238)  (800 238)  LC_7 Logic Functioning bit
 (52 14)  (814 238)  (814 238)  Enable bit of Mux _out_links/OutMux3_7 => wire_logic_cluster/lc_7/out sp12_v_b_14
 (18 15)  (780 239)  (780 239)  routing T_15_14.sp4_r_v_b_45 <X> T_15_14.lc_trk_g3_5
 (27 15)  (789 239)  (789 239)  routing T_15_14.lc_trk_g1_4 <X> T_15_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 239)  (791 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (32 15)  (794 239)  (794 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g0_1 input_2_7
 (36 15)  (798 239)  (798 239)  LC_7 Logic Functioning bit


LogicTile_16_14

 (15 1)  (831 225)  (831 225)  routing T_16_14.bot_op_0 <X> T_16_14.lc_trk_g0_0
 (17 1)  (833 225)  (833 225)  Enable bit of Mux _local_links/g0_mux_0 => bot_op_0 lc_trk_g0_0
 (0 2)  (816 226)  (816 226)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (2 2)  (818 226)  (818 226)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (0 3)  (816 227)  (816 227)  routing T_16_14.glb_netwk_3 <X> T_16_14.wire_logic_cluster/lc_7/clk
 (15 3)  (831 227)  (831 227)  routing T_16_14.bot_op_4 <X> T_16_14.lc_trk_g0_4
 (17 3)  (833 227)  (833 227)  Enable bit of Mux _local_links/g0_mux_4 => bot_op_4 lc_trk_g0_4
 (22 3)  (838 227)  (838 227)  Enable bit of Mux _local_links/g0_mux_6 => bot_op_6 lc_trk_g0_6
 (24 3)  (840 227)  (840 227)  routing T_16_14.bot_op_6 <X> T_16_14.lc_trk_g0_6
 (28 4)  (844 228)  (844 228)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 228)  (845 228)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_5 wire_logic_cluster/lc_2/in_1
 (30 4)  (846 228)  (846 228)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_2/in_1
 (31 4)  (847 228)  (847 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 4)  (848 228)  (848 228)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_6 wire_logic_cluster/lc_2/in_3
 (33 4)  (849 228)  (849 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (34 4)  (850 228)  (850 228)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (35 4)  (851 228)  (851 228)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.input_2_2
 (37 4)  (853 228)  (853 228)  LC_2 Logic Functioning bit
 (42 4)  (858 228)  (858 228)  LC_2 Logic Functioning bit
 (43 4)  (859 228)  (859 228)  LC_2 Logic Functioning bit
 (45 4)  (861 228)  (861 228)  LC_2 Logic Functioning bit
 (26 5)  (842 229)  (842 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (28 5)  (844 229)  (844 229)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_2/in_0
 (29 5)  (845 229)  (845 229)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_2 wire_logic_cluster/lc_2/in_0
 (31 5)  (847 229)  (847 229)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.wire_logic_cluster/lc_2/in_3
 (32 5)  (848 229)  (848 229)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g0_6 input_2_2
 (35 5)  (851 229)  (851 229)  routing T_16_14.lc_trk_g0_6 <X> T_16_14.input_2_2
 (36 5)  (852 229)  (852 229)  LC_2 Logic Functioning bit
 (37 5)  (853 229)  (853 229)  LC_2 Logic Functioning bit
 (42 5)  (858 229)  (858 229)  LC_2 Logic Functioning bit
 (43 5)  (859 229)  (859 229)  LC_2 Logic Functioning bit
 (26 6)  (842 230)  (842 230)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (28 6)  (844 230)  (844 230)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 230)  (845 230)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (847 230)  (847 230)  routing T_16_14.lc_trk_g0_4 <X> T_16_14.wire_logic_cluster/lc_3/in_3
 (32 6)  (848 230)  (848 230)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_4 wire_logic_cluster/lc_3/in_3
 (35 6)  (851 230)  (851 230)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_3
 (37 6)  (853 230)  (853 230)  LC_3 Logic Functioning bit
 (38 6)  (854 230)  (854 230)  LC_3 Logic Functioning bit
 (39 6)  (855 230)  (855 230)  LC_3 Logic Functioning bit
 (45 6)  (861 230)  (861 230)  LC_3 Logic Functioning bit
 (28 7)  (844 231)  (844 231)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_3/in_0
 (29 7)  (845 231)  (845 231)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (846 231)  (846 231)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_3/in_1
 (32 7)  (848 231)  (848 231)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g3_6 input_2_3
 (33 7)  (849 231)  (849 231)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_3
 (34 7)  (850 231)  (850 231)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_3
 (35 7)  (851 231)  (851 231)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_3
 (36 7)  (852 231)  (852 231)  LC_3 Logic Functioning bit
 (37 7)  (853 231)  (853 231)  LC_3 Logic Functioning bit
 (38 7)  (854 231)  (854 231)  LC_3 Logic Functioning bit
 (39 7)  (855 231)  (855 231)  LC_3 Logic Functioning bit
 (51 7)  (867 231)  (867 231)  Enable bit of Mux _out_links/OutMux2_3 => wire_logic_cluster/lc_3/out sp4_v_b_38
 (25 8)  (841 232)  (841 232)  routing T_16_14.bnl_op_2 <X> T_16_14.lc_trk_g2_2
 (22 9)  (838 233)  (838 233)  Enable bit of Mux _local_links/g2_mux_2 => bnl_op_2 lc_trk_g2_2
 (25 9)  (841 233)  (841 233)  routing T_16_14.bnl_op_2 <X> T_16_14.lc_trk_g2_2
 (17 10)  (833 234)  (833 234)  Enable bit of Mux _local_links/g2_mux_5 => bnl_op_5 lc_trk_g2_5
 (18 10)  (834 234)  (834 234)  routing T_16_14.bnl_op_5 <X> T_16_14.lc_trk_g2_5
 (18 11)  (834 235)  (834 235)  routing T_16_14.bnl_op_5 <X> T_16_14.lc_trk_g2_5
 (25 14)  (841 238)  (841 238)  routing T_16_14.bnl_op_6 <X> T_16_14.lc_trk_g3_6
 (26 14)  (842 238)  (842 238)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 14)  (845 238)  (845 238)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_0 wire_logic_cluster/lc_7/in_1
 (32 14)  (848 238)  (848 238)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_3
 (33 14)  (849 238)  (849 238)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (35 14)  (851 238)  (851 238)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_7
 (38 14)  (854 238)  (854 238)  LC_7 Logic Functioning bit
 (41 14)  (857 238)  (857 238)  LC_7 Logic Functioning bit
 (43 14)  (859 238)  (859 238)  LC_7 Logic Functioning bit
 (45 14)  (861 238)  (861 238)  LC_7 Logic Functioning bit
 (22 15)  (838 239)  (838 239)  Enable bit of Mux _local_links/g3_mux_6 => bnl_op_6 lc_trk_g3_6
 (25 15)  (841 239)  (841 239)  routing T_16_14.bnl_op_6 <X> T_16_14.lc_trk_g3_6
 (28 15)  (844 239)  (844 239)  routing T_16_14.lc_trk_g2_5 <X> T_16_14.wire_logic_cluster/lc_7/in_0
 (29 15)  (845 239)  (845 239)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_5 wire_logic_cluster/lc_7/in_0
 (31 15)  (847 239)  (847 239)  routing T_16_14.lc_trk_g2_2 <X> T_16_14.wire_logic_cluster/lc_7/in_3
 (32 15)  (848 239)  (848 239)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g3_6 input_2_7
 (33 15)  (849 239)  (849 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_7
 (34 15)  (850 239)  (850 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_7
 (35 15)  (851 239)  (851 239)  routing T_16_14.lc_trk_g3_6 <X> T_16_14.input_2_7
 (36 15)  (852 239)  (852 239)  LC_7 Logic Functioning bit
 (38 15)  (854 239)  (854 239)  LC_7 Logic Functioning bit
 (41 15)  (857 239)  (857 239)  LC_7 Logic Functioning bit
 (43 15)  (859 239)  (859 239)  LC_7 Logic Functioning bit


LogicTile_2_13

 (2 12)  (74 220)  (74 220)  Enable bit of Mux _span_links/cross_mux_horz_10 => sp12_h_r_20 sp4_h_l_11


LogicTile_4_13

 (3 3)  (183 211)  (183 211)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_l_23
 (3 4)  (183 212)  (183 212)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0
 (3 5)  (183 213)  (183 213)  routing T_4_13.sp12_v_b_0 <X> T_4_13.sp12_h_r_0


LogicTile_5_13

 (21 0)  (255 208)  (255 208)  routing T_5_13.sp12_h_r_3 <X> T_5_13.lc_trk_g0_3
 (22 0)  (256 208)  (256 208)  Enable bit of Mux _local_links/g0_mux_3 => sp12_h_r_3 lc_trk_g0_3
 (24 0)  (258 208)  (258 208)  routing T_5_13.sp12_h_r_3 <X> T_5_13.lc_trk_g0_3
 (29 0)  (263 208)  (263 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_3 wire_logic_cluster/lc_0/in_1
 (31 0)  (265 208)  (265 208)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (32 0)  (266 208)  (266 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g2_7 wire_logic_cluster/lc_0/in_3
 (33 0)  (267 208)  (267 208)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (269 208)  (269 208)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.input_2_0
 (36 0)  (270 208)  (270 208)  LC_0 Logic Functioning bit
 (52 0)  (286 208)  (286 208)  Enable bit of Mux _out_links/OutMux4_0 => wire_logic_cluster/lc_0/out sp12_v_b_16
 (21 1)  (255 209)  (255 209)  routing T_5_13.sp12_h_r_3 <X> T_5_13.lc_trk_g0_3
 (27 1)  (261 209)  (261 209)  routing T_5_13.lc_trk_g1_1 <X> T_5_13.wire_logic_cluster/lc_0/in_0
 (29 1)  (263 209)  (263 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_1 wire_logic_cluster/lc_0/in_0
 (30 1)  (264 209)  (264 209)  routing T_5_13.lc_trk_g0_3 <X> T_5_13.wire_logic_cluster/lc_0/in_1
 (31 1)  (265 209)  (265 209)  routing T_5_13.lc_trk_g2_7 <X> T_5_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (266 209)  (266 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g3_7 input_2_0
 (33 1)  (267 209)  (267 209)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.input_2_0
 (34 1)  (268 209)  (268 209)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.input_2_0
 (35 1)  (269 209)  (269 209)  routing T_5_13.lc_trk_g3_7 <X> T_5_13.input_2_0
 (14 2)  (248 210)  (248 210)  routing T_5_13.sp4_v_t_1 <X> T_5_13.lc_trk_g0_4
 (14 3)  (248 211)  (248 211)  routing T_5_13.sp4_v_t_1 <X> T_5_13.lc_trk_g0_4
 (16 3)  (250 211)  (250 211)  routing T_5_13.sp4_v_t_1 <X> T_5_13.lc_trk_g0_4
 (17 3)  (251 211)  (251 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_v_t_1 lc_trk_g0_4
 (3 4)  (237 212)  (237 212)  routing T_5_13.sp12_v_t_23 <X> T_5_13.sp12_h_r_0
 (16 4)  (250 212)  (250 212)  routing T_5_13.sp4_v_b_9 <X> T_5_13.lc_trk_g1_1
 (17 4)  (251 212)  (251 212)  Enable bit of Mux _local_links/g1_mux_1 => sp4_v_b_9 lc_trk_g1_1
 (18 4)  (252 212)  (252 212)  routing T_5_13.sp4_v_b_9 <X> T_5_13.lc_trk_g1_1
 (26 4)  (260 212)  (260 212)  routing T_5_13.lc_trk_g0_4 <X> T_5_13.wire_logic_cluster/lc_2/in_0
 (29 4)  (263 212)  (263 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (266 212)  (266 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g3_0 wire_logic_cluster/lc_2/in_3
 (33 4)  (267 212)  (267 212)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (34 4)  (268 212)  (268 212)  routing T_5_13.lc_trk_g3_0 <X> T_5_13.wire_logic_cluster/lc_2/in_3
 (18 5)  (252 213)  (252 213)  routing T_5_13.sp4_v_b_9 <X> T_5_13.lc_trk_g1_1
 (29 5)  (263 213)  (263 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g0_4 wire_logic_cluster/lc_2/in_0
 (30 5)  (264 213)  (264 213)  routing T_5_13.lc_trk_g0_3 <X> T_5_13.wire_logic_cluster/lc_2/in_1
 (32 5)  (266 213)  (266 213)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g1_1 input_2_2
 (34 5)  (268 213)  (268 213)  routing T_5_13.lc_trk_g1_1 <X> T_5_13.input_2_2
 (36 5)  (270 213)  (270 213)  LC_2 Logic Functioning bit
 (22 10)  (256 218)  (256 218)  Enable bit of Mux _local_links/g2_mux_7 => sp4_r_v_b_15 lc_trk_g2_7
 (15 13)  (249 221)  (249 221)  routing T_5_13.sp4_v_t_29 <X> T_5_13.lc_trk_g3_0
 (16 13)  (250 221)  (250 221)  routing T_5_13.sp4_v_t_29 <X> T_5_13.lc_trk_g3_0
 (17 13)  (251 221)  (251 221)  Enable bit of Mux _local_links/g3_mux_0 => sp4_v_t_29 lc_trk_g3_0
 (22 14)  (256 222)  (256 222)  Enable bit of Mux _local_links/g3_mux_7 => sp4_v_b_47 lc_trk_g3_7
 (23 14)  (257 222)  (257 222)  routing T_5_13.sp4_v_b_47 <X> T_5_13.lc_trk_g3_7
 (24 14)  (258 222)  (258 222)  routing T_5_13.sp4_v_b_47 <X> T_5_13.lc_trk_g3_7
 (12 15)  (246 223)  (246 223)  routing T_5_13.sp4_h_l_46 <X> T_5_13.sp4_v_t_46


LogicTile_6_13

 (19 2)  (307 210)  (307 210)  Enable bit of Mux _span_links/cross_mux_vert_3 => sp12_v_b_7 sp4_v_b_15


LogicTile_9_13

 (2 0)  (440 208)  (440 208)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_11_13

 (2 4)  (548 212)  (548 212)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_12_13

 (12 8)  (612 216)  (612 216)  routing T_12_13.sp4_h_l_40 <X> T_12_13.sp4_h_r_8
 (13 9)  (613 217)  (613 217)  routing T_12_13.sp4_h_l_40 <X> T_12_13.sp4_h_r_8


LogicTile_13_13

 (15 0)  (669 208)  (669 208)  routing T_13_13.sp4_h_l_4 <X> T_13_13.lc_trk_g0_1
 (16 0)  (670 208)  (670 208)  routing T_13_13.sp4_h_l_4 <X> T_13_13.lc_trk_g0_1
 (17 0)  (671 208)  (671 208)  Enable bit of Mux _local_links/g0_mux_1 => sp4_h_l_4 lc_trk_g0_1
 (18 0)  (672 208)  (672 208)  routing T_13_13.sp4_h_l_4 <X> T_13_13.lc_trk_g0_1
 (18 1)  (672 209)  (672 209)  routing T_13_13.sp4_h_l_4 <X> T_13_13.lc_trk_g0_1
 (37 14)  (691 222)  (691 222)  LC_7 Logic Functioning bit
 (39 14)  (693 222)  (693 222)  LC_7 Logic Functioning bit
 (40 14)  (694 222)  (694 222)  LC_7 Logic Functioning bit
 (42 14)  (696 222)  (696 222)  LC_7 Logic Functioning bit
 (29 15)  (683 223)  (683 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_1 wire_logic_cluster/lc_7/in_0
 (36 15)  (690 223)  (690 223)  LC_7 Logic Functioning bit
 (38 15)  (692 223)  (692 223)  LC_7 Logic Functioning bit
 (41 15)  (695 223)  (695 223)  LC_7 Logic Functioning bit
 (43 15)  (697 223)  (697 223)  LC_7 Logic Functioning bit
 (48 15)  (702 223)  (702 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_14_13

 (28 0)  (736 208)  (736 208)  routing T_14_13.lc_trk_g2_1 <X> T_14_13.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 208)  (737 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g2_1 wire_logic_cluster/lc_0/in_1
 (32 0)  (740 208)  (740 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (744 208)  (744 208)  LC_0 Logic Functioning bit
 (37 0)  (745 208)  (745 208)  LC_0 Logic Functioning bit
 (38 0)  (746 208)  (746 208)  LC_0 Logic Functioning bit
 (39 0)  (747 208)  (747 208)  LC_0 Logic Functioning bit
 (44 0)  (752 208)  (752 208)  LC_0 Logic Functioning bit
 (40 1)  (748 209)  (748 209)  LC_0 Logic Functioning bit
 (41 1)  (749 209)  (749 209)  LC_0 Logic Functioning bit
 (42 1)  (750 209)  (750 209)  LC_0 Logic Functioning bit
 (43 1)  (751 209)  (751 209)  LC_0 Logic Functioning bit
 (49 1)  (757 209)  (757 209)  Carry_In_Mux bit 

 (0 2)  (708 210)  (708 210)  routing T_14_13.glb_netwk_3 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (2 2)  (710 210)  (710 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (6 2)  (714 210)  (714 210)  routing T_14_13.sp4_h_l_42 <X> T_14_13.sp4_v_t_37
 (21 2)  (729 210)  (729 210)  routing T_14_13.bnr_op_7 <X> T_14_13.lc_trk_g0_7
 (22 2)  (730 210)  (730 210)  Enable bit of Mux _local_links/g0_mux_7 => bnr_op_7 lc_trk_g0_7
 (27 2)  (735 210)  (735 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 210)  (736 210)  routing T_14_13.lc_trk_g3_1 <X> T_14_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 210)  (737 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 210)  (740 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 210)  (744 210)  LC_1 Logic Functioning bit
 (37 2)  (745 210)  (745 210)  LC_1 Logic Functioning bit
 (38 2)  (746 210)  (746 210)  LC_1 Logic Functioning bit
 (39 2)  (747 210)  (747 210)  LC_1 Logic Functioning bit
 (44 2)  (752 210)  (752 210)  LC_1 Logic Functioning bit
 (45 2)  (753 210)  (753 210)  LC_1 Logic Functioning bit
 (0 3)  (708 211)  (708 211)  routing T_14_13.glb_netwk_3 <X> T_14_13.wire_logic_cluster/lc_7/clk
 (21 3)  (729 211)  (729 211)  routing T_14_13.bnr_op_7 <X> T_14_13.lc_trk_g0_7
 (40 3)  (748 211)  (748 211)  LC_1 Logic Functioning bit
 (41 3)  (749 211)  (749 211)  LC_1 Logic Functioning bit
 (42 3)  (750 211)  (750 211)  LC_1 Logic Functioning bit
 (43 3)  (751 211)  (751 211)  LC_1 Logic Functioning bit
 (21 4)  (729 212)  (729 212)  routing T_14_13.wire_logic_cluster/lc_3/out <X> T_14_13.lc_trk_g1_3
 (22 4)  (730 212)  (730 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (733 212)  (733 212)  routing T_14_13.wire_logic_cluster/lc_2/out <X> T_14_13.lc_trk_g1_2
 (27 4)  (735 212)  (735 212)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 212)  (737 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 212)  (740 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 212)  (744 212)  LC_2 Logic Functioning bit
 (37 4)  (745 212)  (745 212)  LC_2 Logic Functioning bit
 (38 4)  (746 212)  (746 212)  LC_2 Logic Functioning bit
 (39 4)  (747 212)  (747 212)  LC_2 Logic Functioning bit
 (44 4)  (752 212)  (752 212)  LC_2 Logic Functioning bit
 (45 4)  (753 212)  (753 212)  LC_2 Logic Functioning bit
 (22 5)  (730 213)  (730 213)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 213)  (738 213)  routing T_14_13.lc_trk_g1_2 <X> T_14_13.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 213)  (748 213)  LC_2 Logic Functioning bit
 (41 5)  (749 213)  (749 213)  LC_2 Logic Functioning bit
 (42 5)  (750 213)  (750 213)  LC_2 Logic Functioning bit
 (43 5)  (751 213)  (751 213)  LC_2 Logic Functioning bit
 (52 5)  (760 213)  (760 213)  Enable bit of Mux _out_links/OutMux9_2 => wire_logic_cluster/lc_2/out sp4_r_v_b_5
 (21 6)  (729 214)  (729 214)  routing T_14_13.wire_logic_cluster/lc_7/out <X> T_14_13.lc_trk_g1_7
 (22 6)  (730 214)  (730 214)  Enable bit of Mux _local_links/g1_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g1_7
 (27 6)  (735 214)  (735 214)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 214)  (737 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 214)  (740 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 214)  (744 214)  LC_3 Logic Functioning bit
 (37 6)  (745 214)  (745 214)  LC_3 Logic Functioning bit
 (38 6)  (746 214)  (746 214)  LC_3 Logic Functioning bit
 (39 6)  (747 214)  (747 214)  LC_3 Logic Functioning bit
 (44 6)  (752 214)  (752 214)  LC_3 Logic Functioning bit
 (45 6)  (753 214)  (753 214)  LC_3 Logic Functioning bit
 (30 7)  (738 215)  (738 215)  routing T_14_13.lc_trk_g1_3 <X> T_14_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 215)  (748 215)  LC_3 Logic Functioning bit
 (41 7)  (749 215)  (749 215)  LC_3 Logic Functioning bit
 (42 7)  (750 215)  (750 215)  LC_3 Logic Functioning bit
 (43 7)  (751 215)  (751 215)  LC_3 Logic Functioning bit
 (52 7)  (760 215)  (760 215)  Enable bit of Mux _out_links/OutMux9_3 => wire_logic_cluster/lc_3/out sp4_r_v_b_7
 (17 8)  (725 216)  (725 216)  Enable bit of Mux _local_links/g2_mux_1 => bnl_op_1 lc_trk_g2_1
 (18 8)  (726 216)  (726 216)  routing T_14_13.bnl_op_1 <X> T_14_13.lc_trk_g2_1
 (27 8)  (735 216)  (735 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (28 8)  (736 216)  (736 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 216)  (737 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 216)  (738 216)  routing T_14_13.lc_trk_g3_4 <X> T_14_13.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 216)  (740 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 216)  (744 216)  LC_4 Logic Functioning bit
 (37 8)  (745 216)  (745 216)  LC_4 Logic Functioning bit
 (38 8)  (746 216)  (746 216)  LC_4 Logic Functioning bit
 (39 8)  (747 216)  (747 216)  LC_4 Logic Functioning bit
 (44 8)  (752 216)  (752 216)  LC_4 Logic Functioning bit
 (45 8)  (753 216)  (753 216)  LC_4 Logic Functioning bit
 (18 9)  (726 217)  (726 217)  routing T_14_13.bnl_op_1 <X> T_14_13.lc_trk_g2_1
 (40 9)  (748 217)  (748 217)  LC_4 Logic Functioning bit
 (41 9)  (749 217)  (749 217)  LC_4 Logic Functioning bit
 (42 9)  (750 217)  (750 217)  LC_4 Logic Functioning bit
 (43 9)  (751 217)  (751 217)  LC_4 Logic Functioning bit
 (27 10)  (735 218)  (735 218)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 218)  (736 218)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 218)  (737 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (738 218)  (738 218)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (740 218)  (740 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (744 218)  (744 218)  LC_5 Logic Functioning bit
 (37 10)  (745 218)  (745 218)  LC_5 Logic Functioning bit
 (38 10)  (746 218)  (746 218)  LC_5 Logic Functioning bit
 (39 10)  (747 218)  (747 218)  LC_5 Logic Functioning bit
 (44 10)  (752 218)  (752 218)  LC_5 Logic Functioning bit
 (30 11)  (738 219)  (738 219)  routing T_14_13.lc_trk_g3_7 <X> T_14_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (748 219)  (748 219)  LC_5 Logic Functioning bit
 (41 11)  (749 219)  (749 219)  LC_5 Logic Functioning bit
 (42 11)  (750 219)  (750 219)  LC_5 Logic Functioning bit
 (43 11)  (751 219)  (751 219)  LC_5 Logic Functioning bit
 (17 12)  (725 220)  (725 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 220)  (726 220)  routing T_14_13.wire_logic_cluster/lc_1/out <X> T_14_13.lc_trk_g3_1
 (29 12)  (737 220)  (737 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 220)  (738 220)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 220)  (740 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 220)  (744 220)  LC_6 Logic Functioning bit
 (37 12)  (745 220)  (745 220)  LC_6 Logic Functioning bit
 (38 12)  (746 220)  (746 220)  LC_6 Logic Functioning bit
 (39 12)  (747 220)  (747 220)  LC_6 Logic Functioning bit
 (44 12)  (752 220)  (752 220)  LC_6 Logic Functioning bit
 (30 13)  (738 221)  (738 221)  routing T_14_13.lc_trk_g0_7 <X> T_14_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 221)  (748 221)  LC_6 Logic Functioning bit
 (41 13)  (749 221)  (749 221)  LC_6 Logic Functioning bit
 (42 13)  (750 221)  (750 221)  LC_6 Logic Functioning bit
 (43 13)  (751 221)  (751 221)  LC_6 Logic Functioning bit
 (14 14)  (722 222)  (722 222)  routing T_14_13.wire_logic_cluster/lc_4/out <X> T_14_13.lc_trk_g3_4
 (21 14)  (729 222)  (729 222)  routing T_14_13.bnl_op_7 <X> T_14_13.lc_trk_g3_7
 (22 14)  (730 222)  (730 222)  Enable bit of Mux _local_links/g3_mux_7 => bnl_op_7 lc_trk_g3_7
 (27 14)  (735 222)  (735 222)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 222)  (737 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 222)  (738 222)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 222)  (740 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (745 222)  (745 222)  LC_7 Logic Functioning bit
 (39 14)  (747 222)  (747 222)  LC_7 Logic Functioning bit
 (41 14)  (749 222)  (749 222)  LC_7 Logic Functioning bit
 (43 14)  (751 222)  (751 222)  LC_7 Logic Functioning bit
 (45 14)  (753 222)  (753 222)  LC_7 Logic Functioning bit
 (17 15)  (725 223)  (725 223)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (729 223)  (729 223)  routing T_14_13.bnl_op_7 <X> T_14_13.lc_trk_g3_7
 (30 15)  (738 223)  (738 223)  routing T_14_13.lc_trk_g1_7 <X> T_14_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (745 223)  (745 223)  LC_7 Logic Functioning bit
 (39 15)  (747 223)  (747 223)  LC_7 Logic Functioning bit
 (41 15)  (749 223)  (749 223)  LC_7 Logic Functioning bit
 (43 15)  (751 223)  (751 223)  LC_7 Logic Functioning bit
 (48 15)  (756 223)  (756 223)  Enable bit of Mux _out_links/OutMux0_7 => wire_logic_cluster/lc_7/out sp4_v_t_3


LogicTile_15_13

 (14 0)  (776 208)  (776 208)  routing T_15_13.wire_logic_cluster/lc_0/out <X> T_15_13.lc_trk_g0_0
 (22 0)  (784 208)  (784 208)  Enable bit of Mux _local_links/g0_mux_3 => bot_op_3 lc_trk_g0_3
 (24 0)  (786 208)  (786 208)  routing T_15_13.bot_op_3 <X> T_15_13.lc_trk_g0_3
 (25 0)  (787 208)  (787 208)  routing T_15_13.bnr_op_2 <X> T_15_13.lc_trk_g0_2
 (26 0)  (788 208)  (788 208)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_0/in_0
 (29 0)  (791 208)  (791 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 208)  (792 208)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (794 208)  (794 208)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_2 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 208)  (795 208)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 208)  (796 208)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (35 0)  (797 208)  (797 208)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_0
 (37 0)  (799 208)  (799 208)  LC_0 Logic Functioning bit
 (38 0)  (800 208)  (800 208)  LC_0 Logic Functioning bit
 (39 0)  (801 208)  (801 208)  LC_0 Logic Functioning bit
 (45 0)  (807 208)  (807 208)  LC_0 Logic Functioning bit
 (17 1)  (779 209)  (779 209)  Enable bit of Mux _local_links/g0_mux_0 => wire_logic_cluster/lc_0/out lc_trk_g0_0
 (22 1)  (784 209)  (784 209)  Enable bit of Mux _local_links/g0_mux_2 => bnr_op_2 lc_trk_g0_2
 (25 1)  (787 209)  (787 209)  routing T_15_13.bnr_op_2 <X> T_15_13.lc_trk_g0_2
 (29 1)  (791 209)  (791 209)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_4 wire_logic_cluster/lc_0/in_0
 (31 1)  (793 209)  (793 209)  routing T_15_13.lc_trk_g3_2 <X> T_15_13.wire_logic_cluster/lc_0/in_3
 (32 1)  (794 209)  (794 209)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_6 input_2_0
 (33 1)  (795 209)  (795 209)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_0
 (35 1)  (797 209)  (797 209)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.input_2_0
 (36 1)  (798 209)  (798 209)  LC_0 Logic Functioning bit
 (37 1)  (799 209)  (799 209)  LC_0 Logic Functioning bit
 (38 1)  (800 209)  (800 209)  LC_0 Logic Functioning bit
 (39 1)  (801 209)  (801 209)  LC_0 Logic Functioning bit
 (0 2)  (762 210)  (762 210)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (2 2)  (764 210)  (764 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 210)  (776 210)  routing T_15_13.sp4_h_l_9 <X> T_15_13.lc_trk_g0_4
 (17 2)  (779 210)  (779 210)  Enable bit of Mux _local_links/g0_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g0_5
 (18 2)  (780 210)  (780 210)  routing T_15_13.wire_logic_cluster/lc_5/out <X> T_15_13.lc_trk_g0_5
 (21 2)  (783 210)  (783 210)  routing T_15_13.wire_logic_cluster/lc_7/out <X> T_15_13.lc_trk_g0_7
 (22 2)  (784 210)  (784 210)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (29 2)  (791 210)  (791 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_1
 (31 2)  (793 210)  (793 210)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 210)  (794 210)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 210)  (796 210)  routing T_15_13.lc_trk_g1_5 <X> T_15_13.wire_logic_cluster/lc_1/in_3
 (0 3)  (762 211)  (762 211)  routing T_15_13.glb_netwk_3 <X> T_15_13.wire_logic_cluster/lc_7/clk
 (14 3)  (776 211)  (776 211)  routing T_15_13.sp4_h_l_9 <X> T_15_13.lc_trk_g0_4
 (15 3)  (777 211)  (777 211)  routing T_15_13.sp4_h_l_9 <X> T_15_13.lc_trk_g0_4
 (16 3)  (778 211)  (778 211)  routing T_15_13.sp4_h_l_9 <X> T_15_13.lc_trk_g0_4
 (17 3)  (779 211)  (779 211)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_9 lc_trk_g0_4
 (27 3)  (789 211)  (789 211)  routing T_15_13.lc_trk_g1_0 <X> T_15_13.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 211)  (791 211)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_0 wire_logic_cluster/lc_1/in_0
 (30 3)  (792 211)  (792 211)  routing T_15_13.lc_trk_g0_2 <X> T_15_13.wire_logic_cluster/lc_1/in_1
 (40 3)  (802 211)  (802 211)  LC_1 Logic Functioning bit
 (42 3)  (804 211)  (804 211)  LC_1 Logic Functioning bit
 (21 4)  (783 212)  (783 212)  routing T_15_13.bnr_op_3 <X> T_15_13.lc_trk_g1_3
 (22 4)  (784 212)  (784 212)  Enable bit of Mux _local_links/g1_mux_3 => bnr_op_3 lc_trk_g1_3
 (28 4)  (790 212)  (790 212)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 212)  (791 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (794 212)  (794 212)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g2_1 wire_logic_cluster/lc_2/in_3
 (33 4)  (795 212)  (795 212)  routing T_15_13.lc_trk_g2_1 <X> T_15_13.wire_logic_cluster/lc_2/in_3
 (46 4)  (808 212)  (808 212)  Enable bit of Mux _out_links/OutMux7_2 => wire_logic_cluster/lc_2/out sp4_h_l_9
 (50 4)  (812 212)  (812 212)  Cascade bit: LH_LC02_inmux02_5

 (15 5)  (777 213)  (777 213)  routing T_15_13.bot_op_0 <X> T_15_13.lc_trk_g1_0
 (17 5)  (779 213)  (779 213)  Enable bit of Mux _local_links/g1_mux_0 => bot_op_0 lc_trk_g1_0
 (21 5)  (783 213)  (783 213)  routing T_15_13.bnr_op_3 <X> T_15_13.lc_trk_g1_3
 (27 5)  (789 213)  (789 213)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 213)  (790 213)  routing T_15_13.lc_trk_g3_1 <X> T_15_13.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 213)  (791 213)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g3_1 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 213)  (792 213)  routing T_15_13.lc_trk_g2_3 <X> T_15_13.wire_logic_cluster/lc_2/in_1
 (42 5)  (804 213)  (804 213)  LC_2 Logic Functioning bit
 (15 6)  (777 214)  (777 214)  routing T_15_13.bot_op_5 <X> T_15_13.lc_trk_g1_5
 (17 6)  (779 214)  (779 214)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (25 6)  (787 214)  (787 214)  routing T_15_13.bnr_op_6 <X> T_15_13.lc_trk_g1_6
 (26 6)  (788 214)  (788 214)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_3/in_0
 (28 6)  (790 214)  (790 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 214)  (791 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 214)  (792 214)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (32 6)  (794 214)  (794 214)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_3 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 214)  (795 214)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 214)  (796 214)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (37 6)  (799 214)  (799 214)  LC_3 Logic Functioning bit
 (38 6)  (800 214)  (800 214)  LC_3 Logic Functioning bit
 (39 6)  (801 214)  (801 214)  LC_3 Logic Functioning bit
 (43 6)  (805 214)  (805 214)  LC_3 Logic Functioning bit
 (45 6)  (807 214)  (807 214)  LC_3 Logic Functioning bit
 (47 6)  (809 214)  (809 214)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (50 6)  (812 214)  (812 214)  Cascade bit: LH_LC03_inmux02_5

 (22 7)  (784 215)  (784 215)  Enable bit of Mux _local_links/g1_mux_6 => bnr_op_6 lc_trk_g1_6
 (25 7)  (787 215)  (787 215)  routing T_15_13.bnr_op_6 <X> T_15_13.lc_trk_g1_6
 (29 7)  (791 215)  (791 215)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 215)  (792 215)  routing T_15_13.lc_trk_g2_6 <X> T_15_13.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 215)  (793 215)  routing T_15_13.lc_trk_g3_3 <X> T_15_13.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 215)  (798 215)  LC_3 Logic Functioning bit
 (37 7)  (799 215)  (799 215)  LC_3 Logic Functioning bit
 (38 7)  (800 215)  (800 215)  LC_3 Logic Functioning bit
 (39 7)  (801 215)  (801 215)  LC_3 Logic Functioning bit
 (15 8)  (777 216)  (777 216)  routing T_15_13.rgt_op_1 <X> T_15_13.lc_trk_g2_1
 (17 8)  (779 216)  (779 216)  Enable bit of Mux _local_links/g2_mux_1 => rgt_op_1 lc_trk_g2_1
 (18 8)  (780 216)  (780 216)  routing T_15_13.rgt_op_1 <X> T_15_13.lc_trk_g2_1
 (21 8)  (783 216)  (783 216)  routing T_15_13.rgt_op_3 <X> T_15_13.lc_trk_g2_3
 (22 8)  (784 216)  (784 216)  Enable bit of Mux _local_links/g2_mux_3 => rgt_op_3 lc_trk_g2_3
 (24 8)  (786 216)  (786 216)  routing T_15_13.rgt_op_3 <X> T_15_13.lc_trk_g2_3
 (22 9)  (784 217)  (784 217)  Enable bit of Mux _local_links/g2_mux_2 => tnr_op_2 lc_trk_g2_2
 (24 9)  (786 217)  (786 217)  routing T_15_13.tnr_op_2 <X> T_15_13.lc_trk_g2_2
 (14 10)  (776 218)  (776 218)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (22 10)  (784 218)  (784 218)  Enable bit of Mux _local_links/g2_mux_7 => tnr_op_7 lc_trk_g2_7
 (24 10)  (786 218)  (786 218)  routing T_15_13.tnr_op_7 <X> T_15_13.lc_trk_g2_7
 (25 10)  (787 218)  (787 218)  routing T_15_13.wire_logic_cluster/lc_6/out <X> T_15_13.lc_trk_g2_6
 (26 10)  (788 218)  (788 218)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (27 10)  (789 218)  (789 218)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (791 218)  (791 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_3 wire_logic_cluster/lc_5/in_1
 (32 10)  (794 218)  (794 218)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_2 wire_logic_cluster/lc_5/in_3
 (33 10)  (795 218)  (795 218)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 218)  (797 218)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_5
 (14 11)  (776 219)  (776 219)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (15 11)  (777 219)  (777 219)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (16 11)  (778 219)  (778 219)  routing T_15_13.sp4_h_r_44 <X> T_15_13.lc_trk_g2_4
 (17 11)  (779 219)  (779 219)  Enable bit of Mux _local_links/g2_mux_4 => sp4_h_r_44 lc_trk_g2_4
 (22 11)  (784 219)  (784 219)  Enable bit of Mux _local_links/g2_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g2_6
 (26 11)  (788 219)  (788 219)  routing T_15_13.lc_trk_g0_7 <X> T_15_13.wire_logic_cluster/lc_5/in_0
 (29 11)  (791 219)  (791 219)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_7 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 219)  (792 219)  routing T_15_13.lc_trk_g1_3 <X> T_15_13.wire_logic_cluster/lc_5/in_1
 (31 11)  (793 219)  (793 219)  routing T_15_13.lc_trk_g2_2 <X> T_15_13.wire_logic_cluster/lc_5/in_3
 (32 11)  (794 219)  (794 219)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (796 219)  (796 219)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_5
 (35 11)  (797 219)  (797 219)  routing T_15_13.lc_trk_g1_6 <X> T_15_13.input_2_5
 (39 11)  (801 219)  (801 219)  LC_5 Logic Functioning bit
 (16 12)  (778 220)  (778 220)  routing T_15_13.sp4_v_t_12 <X> T_15_13.lc_trk_g3_1
 (17 12)  (779 220)  (779 220)  Enable bit of Mux _local_links/g3_mux_1 => sp4_v_t_12 lc_trk_g3_1
 (18 12)  (780 220)  (780 220)  routing T_15_13.sp4_v_t_12 <X> T_15_13.lc_trk_g3_1
 (21 12)  (783 220)  (783 220)  routing T_15_13.wire_logic_cluster/lc_3/out <X> T_15_13.lc_trk_g3_3
 (22 12)  (784 220)  (784 220)  Enable bit of Mux _local_links/g3_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g3_3
 (25 12)  (787 220)  (787 220)  routing T_15_13.rgt_op_2 <X> T_15_13.lc_trk_g3_2
 (26 12)  (788 220)  (788 220)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (28 12)  (790 220)  (790 220)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 220)  (791 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 220)  (792 220)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 220)  (794 220)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_3 wire_logic_cluster/lc_6/in_3
 (36 12)  (798 220)  (798 220)  LC_6 Logic Functioning bit
 (22 13)  (784 221)  (784 221)  Enable bit of Mux _local_links/g3_mux_2 => rgt_op_2 lc_trk_g3_2
 (24 13)  (786 221)  (786 221)  routing T_15_13.rgt_op_2 <X> T_15_13.lc_trk_g3_2
 (28 13)  (790 221)  (790 221)  routing T_15_13.lc_trk_g2_4 <X> T_15_13.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 221)  (791 221)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 221)  (792 221)  routing T_15_13.lc_trk_g2_7 <X> T_15_13.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 221)  (793 221)  routing T_15_13.lc_trk_g0_3 <X> T_15_13.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 221)  (794 221)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_0 input_2_6
 (52 13)  (814 221)  (814 221)  Enable bit of Mux _out_links/OutMux9_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_13
 (15 14)  (777 222)  (777 222)  routing T_15_13.rgt_op_5 <X> T_15_13.lc_trk_g3_5
 (17 14)  (779 222)  (779 222)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 222)  (780 222)  routing T_15_13.rgt_op_5 <X> T_15_13.lc_trk_g3_5
 (26 14)  (788 222)  (788 222)  routing T_15_13.lc_trk_g0_5 <X> T_15_13.wire_logic_cluster/lc_7/in_0
 (29 14)  (791 222)  (791 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g0_4 wire_logic_cluster/lc_7/in_1
 (30 14)  (792 222)  (792 222)  routing T_15_13.lc_trk_g0_4 <X> T_15_13.wire_logic_cluster/lc_7/in_1
 (31 14)  (793 222)  (793 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 222)  (794 222)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 222)  (795 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (34 14)  (796 222)  (796 222)  routing T_15_13.lc_trk_g3_5 <X> T_15_13.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 222)  (799 222)  LC_7 Logic Functioning bit
 (38 14)  (800 222)  (800 222)  LC_7 Logic Functioning bit
 (39 14)  (801 222)  (801 222)  LC_7 Logic Functioning bit
 (45 14)  (807 222)  (807 222)  LC_7 Logic Functioning bit
 (50 14)  (812 222)  (812 222)  Cascade bit: LH_LC07_inmux02_5

 (29 15)  (791 223)  (791 223)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_5 wire_logic_cluster/lc_7/in_0
 (36 15)  (798 223)  (798 223)  LC_7 Logic Functioning bit
 (37 15)  (799 223)  (799 223)  LC_7 Logic Functioning bit
 (38 15)  (800 223)  (800 223)  LC_7 Logic Functioning bit
 (39 15)  (801 223)  (801 223)  LC_7 Logic Functioning bit


LogicTile_16_13

 (22 0)  (838 208)  (838 208)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (840 208)  (840 208)  routing T_16_13.top_op_3 <X> T_16_13.lc_trk_g0_3
 (29 0)  (845 208)  (845 208)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_7 wire_logic_cluster/lc_0/in_1
 (30 0)  (846 208)  (846 208)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (32 0)  (848 208)  (848 208)  Enable bit of Mux _logic_cluster/lcb3_0 => wire_logic_cluster/carry_in_mux/cout wire_logic_cluster/lc_0/in_3
 (36 0)  (852 208)  (852 208)  LC_0 Logic Functioning bit
 (37 0)  (853 208)  (853 208)  LC_0 Logic Functioning bit
 (38 0)  (854 208)  (854 208)  LC_0 Logic Functioning bit
 (39 0)  (855 208)  (855 208)  LC_0 Logic Functioning bit
 (44 0)  (860 208)  (860 208)  LC_0 Logic Functioning bit
 (21 1)  (837 209)  (837 209)  routing T_16_13.top_op_3 <X> T_16_13.lc_trk_g0_3
 (30 1)  (846 209)  (846 209)  routing T_16_13.lc_trk_g0_7 <X> T_16_13.wire_logic_cluster/lc_0/in_1
 (40 1)  (856 209)  (856 209)  LC_0 Logic Functioning bit
 (41 1)  (857 209)  (857 209)  LC_0 Logic Functioning bit
 (42 1)  (858 209)  (858 209)  LC_0 Logic Functioning bit
 (43 1)  (859 209)  (859 209)  LC_0 Logic Functioning bit
 (49 1)  (865 209)  (865 209)  Carry_In_Mux bit 

 (0 2)  (816 210)  (816 210)  routing T_16_13.glb_netwk_3 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (2 2)  (818 210)  (818 210)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (22 2)  (838 210)  (838 210)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (840 210)  (840 210)  routing T_16_13.top_op_7 <X> T_16_13.lc_trk_g0_7
 (27 2)  (843 210)  (843 210)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 210)  (844 210)  routing T_16_13.lc_trk_g3_1 <X> T_16_13.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 210)  (845 210)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 210)  (848 210)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 210)  (852 210)  LC_1 Logic Functioning bit
 (37 2)  (853 210)  (853 210)  LC_1 Logic Functioning bit
 (38 2)  (854 210)  (854 210)  LC_1 Logic Functioning bit
 (39 2)  (855 210)  (855 210)  LC_1 Logic Functioning bit
 (44 2)  (860 210)  (860 210)  LC_1 Logic Functioning bit
 (45 2)  (861 210)  (861 210)  LC_1 Logic Functioning bit
 (0 3)  (816 211)  (816 211)  routing T_16_13.glb_netwk_3 <X> T_16_13.wire_logic_cluster/lc_7/clk
 (21 3)  (837 211)  (837 211)  routing T_16_13.top_op_7 <X> T_16_13.lc_trk_g0_7
 (40 3)  (856 211)  (856 211)  LC_1 Logic Functioning bit
 (41 3)  (857 211)  (857 211)  LC_1 Logic Functioning bit
 (42 3)  (858 211)  (858 211)  LC_1 Logic Functioning bit
 (43 3)  (859 211)  (859 211)  LC_1 Logic Functioning bit
 (14 4)  (830 212)  (830 212)  routing T_16_13.lft_op_0 <X> T_16_13.lc_trk_g1_0
 (21 4)  (837 212)  (837 212)  routing T_16_13.wire_logic_cluster/lc_3/out <X> T_16_13.lc_trk_g1_3
 (22 4)  (838 212)  (838 212)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (27 4)  (843 212)  (843 212)  routing T_16_13.lc_trk_g1_0 <X> T_16_13.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 212)  (845 212)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 212)  (848 212)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 212)  (852 212)  LC_2 Logic Functioning bit
 (37 4)  (853 212)  (853 212)  LC_2 Logic Functioning bit
 (38 4)  (854 212)  (854 212)  LC_2 Logic Functioning bit
 (39 4)  (855 212)  (855 212)  LC_2 Logic Functioning bit
 (44 4)  (860 212)  (860 212)  LC_2 Logic Functioning bit
 (15 5)  (831 213)  (831 213)  routing T_16_13.lft_op_0 <X> T_16_13.lc_trk_g1_0
 (17 5)  (833 213)  (833 213)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (838 213)  (838 213)  Enable bit of Mux _local_links/g1_mux_2 => top_op_2 lc_trk_g1_2
 (24 5)  (840 213)  (840 213)  routing T_16_13.top_op_2 <X> T_16_13.lc_trk_g1_2
 (25 5)  (841 213)  (841 213)  routing T_16_13.top_op_2 <X> T_16_13.lc_trk_g1_2
 (40 5)  (856 213)  (856 213)  LC_2 Logic Functioning bit
 (41 5)  (857 213)  (857 213)  LC_2 Logic Functioning bit
 (42 5)  (858 213)  (858 213)  LC_2 Logic Functioning bit
 (43 5)  (859 213)  (859 213)  LC_2 Logic Functioning bit
 (9 6)  (825 214)  (825 214)  routing T_16_13.sp4_v_b_4 <X> T_16_13.sp4_h_l_41
 (21 6)  (837 214)  (837 214)  routing T_16_13.lft_op_7 <X> T_16_13.lc_trk_g1_7
 (22 6)  (838 214)  (838 214)  Enable bit of Mux _local_links/g1_mux_7 => lft_op_7 lc_trk_g1_7
 (24 6)  (840 214)  (840 214)  routing T_16_13.lft_op_7 <X> T_16_13.lc_trk_g1_7
 (27 6)  (843 214)  (843 214)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 214)  (845 214)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 214)  (848 214)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 214)  (852 214)  LC_3 Logic Functioning bit
 (37 6)  (853 214)  (853 214)  LC_3 Logic Functioning bit
 (38 6)  (854 214)  (854 214)  LC_3 Logic Functioning bit
 (39 6)  (855 214)  (855 214)  LC_3 Logic Functioning bit
 (44 6)  (860 214)  (860 214)  LC_3 Logic Functioning bit
 (45 6)  (861 214)  (861 214)  LC_3 Logic Functioning bit
 (30 7)  (846 215)  (846 215)  routing T_16_13.lc_trk_g1_3 <X> T_16_13.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 215)  (856 215)  LC_3 Logic Functioning bit
 (41 7)  (857 215)  (857 215)  LC_3 Logic Functioning bit
 (42 7)  (858 215)  (858 215)  LC_3 Logic Functioning bit
 (43 7)  (859 215)  (859 215)  LC_3 Logic Functioning bit
 (29 8)  (845 216)  (845 216)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 216)  (848 216)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 216)  (852 216)  LC_4 Logic Functioning bit
 (37 8)  (853 216)  (853 216)  LC_4 Logic Functioning bit
 (38 8)  (854 216)  (854 216)  LC_4 Logic Functioning bit
 (39 8)  (855 216)  (855 216)  LC_4 Logic Functioning bit
 (44 8)  (860 216)  (860 216)  LC_4 Logic Functioning bit
 (30 9)  (846 217)  (846 217)  routing T_16_13.lc_trk_g0_3 <X> T_16_13.wire_logic_cluster/lc_4/in_1
 (40 9)  (856 217)  (856 217)  LC_4 Logic Functioning bit
 (41 9)  (857 217)  (857 217)  LC_4 Logic Functioning bit
 (42 9)  (858 217)  (858 217)  LC_4 Logic Functioning bit
 (43 9)  (859 217)  (859 217)  LC_4 Logic Functioning bit
 (27 10)  (843 218)  (843 218)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (29 10)  (845 218)  (845 218)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g1_7 wire_logic_cluster/lc_5/in_1
 (30 10)  (846 218)  (846 218)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (32 10)  (848 218)  (848 218)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 218)  (852 218)  LC_5 Logic Functioning bit
 (37 10)  (853 218)  (853 218)  LC_5 Logic Functioning bit
 (38 10)  (854 218)  (854 218)  LC_5 Logic Functioning bit
 (39 10)  (855 218)  (855 218)  LC_5 Logic Functioning bit
 (44 10)  (860 218)  (860 218)  LC_5 Logic Functioning bit
 (12 11)  (828 219)  (828 219)  routing T_16_13.sp4_h_l_45 <X> T_16_13.sp4_v_t_45
 (30 11)  (846 219)  (846 219)  routing T_16_13.lc_trk_g1_7 <X> T_16_13.wire_logic_cluster/lc_5/in_1
 (40 11)  (856 219)  (856 219)  LC_5 Logic Functioning bit
 (41 11)  (857 219)  (857 219)  LC_5 Logic Functioning bit
 (42 11)  (858 219)  (858 219)  LC_5 Logic Functioning bit
 (43 11)  (859 219)  (859 219)  LC_5 Logic Functioning bit
 (17 12)  (833 220)  (833 220)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 220)  (834 220)  routing T_16_13.wire_logic_cluster/lc_1/out <X> T_16_13.lc_trk_g3_1
 (27 12)  (843 220)  (843 220)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 220)  (845 220)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_2 wire_logic_cluster/lc_6/in_1
 (32 12)  (848 220)  (848 220)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 220)  (852 220)  LC_6 Logic Functioning bit
 (37 12)  (853 220)  (853 220)  LC_6 Logic Functioning bit
 (38 12)  (854 220)  (854 220)  LC_6 Logic Functioning bit
 (39 12)  (855 220)  (855 220)  LC_6 Logic Functioning bit
 (44 12)  (860 220)  (860 220)  LC_6 Logic Functioning bit
 (30 13)  (846 221)  (846 221)  routing T_16_13.lc_trk_g1_2 <X> T_16_13.wire_logic_cluster/lc_6/in_1
 (40 13)  (856 221)  (856 221)  LC_6 Logic Functioning bit
 (41 13)  (857 221)  (857 221)  LC_6 Logic Functioning bit
 (42 13)  (858 221)  (858 221)  LC_6 Logic Functioning bit
 (43 13)  (859 221)  (859 221)  LC_6 Logic Functioning bit
 (5 14)  (821 222)  (821 222)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_l_44
 (21 14)  (837 222)  (837 222)  routing T_16_13.wire_logic_cluster/lc_7/out <X> T_16_13.lc_trk_g3_7
 (22 14)  (838 222)  (838 222)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 222)  (843 222)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 222)  (844 222)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 222)  (845 222)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 222)  (846 222)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 222)  (848 222)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (37 14)  (853 222)  (853 222)  LC_7 Logic Functioning bit
 (39 14)  (855 222)  (855 222)  LC_7 Logic Functioning bit
 (41 14)  (857 222)  (857 222)  LC_7 Logic Functioning bit
 (43 14)  (859 222)  (859 222)  LC_7 Logic Functioning bit
 (45 14)  (861 222)  (861 222)  LC_7 Logic Functioning bit
 (4 15)  (820 223)  (820 223)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_l_44
 (6 15)  (822 223)  (822 223)  routing T_16_13.sp4_v_t_38 <X> T_16_13.sp4_h_l_44
 (30 15)  (846 223)  (846 223)  routing T_16_13.lc_trk_g3_7 <X> T_16_13.wire_logic_cluster/lc_7/in_1
 (37 15)  (853 223)  (853 223)  LC_7 Logic Functioning bit
 (39 15)  (855 223)  (855 223)  LC_7 Logic Functioning bit
 (41 15)  (857 223)  (857 223)  LC_7 Logic Functioning bit
 (43 15)  (859 223)  (859 223)  LC_7 Logic Functioning bit


LogicTile_20_13

 (3 9)  (1039 217)  (1039 217)  routing T_20_13.sp12_h_l_22 <X> T_20_13.sp12_v_b_1


LogicTile_1_12

 (12 4)  (30 196)  (30 196)  routing T_1_12.sp4_v_b_5 <X> T_1_12.sp4_h_r_5
 (11 5)  (29 197)  (29 197)  routing T_1_12.sp4_v_b_5 <X> T_1_12.sp4_h_r_5


LogicTile_5_12

 (12 7)  (246 199)  (246 199)  routing T_5_12.sp4_h_l_40 <X> T_5_12.sp4_v_t_40
 (10 15)  (244 207)  (244 207)  routing T_5_12.sp4_h_l_40 <X> T_5_12.sp4_v_t_47


LogicTile_13_12

 (21 0)  (675 192)  (675 192)  routing T_13_12.bnr_op_3 <X> T_13_12.lc_trk_g0_3
 (22 0)  (676 192)  (676 192)  Enable bit of Mux _local_links/g0_mux_3 => bnr_op_3 lc_trk_g0_3
 (21 1)  (675 193)  (675 193)  routing T_13_12.bnr_op_3 <X> T_13_12.lc_trk_g0_3
 (0 2)  (654 194)  (654 194)  routing T_13_12.glb_netwk_3 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (2 2)  (656 194)  (656 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (681 194)  (681 194)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (683 194)  (683 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (686 194)  (686 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g2_0 wire_logic_cluster/lc_1/in_3
 (33 2)  (687 194)  (687 194)  routing T_13_12.lc_trk_g2_0 <X> T_13_12.wire_logic_cluster/lc_1/in_3
 (35 2)  (689 194)  (689 194)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.input_2_1
 (37 2)  (691 194)  (691 194)  LC_1 Logic Functioning bit
 (38 2)  (692 194)  (692 194)  LC_1 Logic Functioning bit
 (39 2)  (693 194)  (693 194)  LC_1 Logic Functioning bit
 (45 2)  (699 194)  (699 194)  LC_1 Logic Functioning bit
 (0 3)  (654 195)  (654 195)  routing T_13_12.glb_netwk_3 <X> T_13_12.wire_logic_cluster/lc_7/clk
 (26 3)  (680 195)  (680 195)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (683 195)  (683 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g0_3 wire_logic_cluster/lc_1/in_0
 (32 3)  (686 195)  (686 195)  Enable bit of Mux _logic_cluster/lcb2_1 => lc_trk_g1_4 input_2_1
 (34 3)  (688 195)  (688 195)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.input_2_1
 (36 3)  (690 195)  (690 195)  LC_1 Logic Functioning bit
 (37 3)  (691 195)  (691 195)  LC_1 Logic Functioning bit
 (38 3)  (692 195)  (692 195)  LC_1 Logic Functioning bit
 (39 3)  (693 195)  (693 195)  LC_1 Logic Functioning bit
 (17 4)  (671 196)  (671 196)  Enable bit of Mux _local_links/g1_mux_1 => bnr_op_1 lc_trk_g1_1
 (18 4)  (672 196)  (672 196)  routing T_13_12.bnr_op_1 <X> T_13_12.lc_trk_g1_1
 (18 5)  (672 197)  (672 197)  routing T_13_12.bnr_op_1 <X> T_13_12.lc_trk_g1_1
 (14 7)  (668 199)  (668 199)  routing T_13_12.sp4_h_r_4 <X> T_13_12.lc_trk_g1_4
 (15 7)  (669 199)  (669 199)  routing T_13_12.sp4_h_r_4 <X> T_13_12.lc_trk_g1_4
 (16 7)  (670 199)  (670 199)  routing T_13_12.sp4_h_r_4 <X> T_13_12.lc_trk_g1_4
 (17 7)  (671 199)  (671 199)  Enable bit of Mux _local_links/g1_mux_4 => sp4_h_r_4 lc_trk_g1_4
 (15 9)  (669 201)  (669 201)  routing T_13_12.tnr_op_0 <X> T_13_12.lc_trk_g2_0
 (17 9)  (671 201)  (671 201)  Enable bit of Mux _local_links/g2_mux_0 => tnr_op_0 lc_trk_g2_0
 (15 14)  (669 206)  (669 206)  routing T_13_12.tnr_op_5 <X> T_13_12.lc_trk_g3_5
 (17 14)  (671 206)  (671 206)  Enable bit of Mux _local_links/g3_mux_5 => tnr_op_5 lc_trk_g3_5
 (27 14)  (681 206)  (681 206)  routing T_13_12.lc_trk_g1_1 <X> T_13_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (683 206)  (683 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (685 206)  (685 206)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (686 206)  (686 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g3_5 wire_logic_cluster/lc_7/in_3
 (33 14)  (687 206)  (687 206)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (34 14)  (688 206)  (688 206)  routing T_13_12.lc_trk_g3_5 <X> T_13_12.wire_logic_cluster/lc_7/in_3
 (35 14)  (689 206)  (689 206)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.input_2_7
 (37 14)  (691 206)  (691 206)  LC_7 Logic Functioning bit
 (38 14)  (692 206)  (692 206)  LC_7 Logic Functioning bit
 (39 14)  (693 206)  (693 206)  LC_7 Logic Functioning bit
 (45 14)  (699 206)  (699 206)  LC_7 Logic Functioning bit
 (26 15)  (680 207)  (680 207)  routing T_13_12.lc_trk_g0_3 <X> T_13_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (683 207)  (683 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g0_3 wire_logic_cluster/lc_7/in_0
 (32 15)  (686 207)  (686 207)  Enable bit of Mux _logic_cluster/lcb2_7 => lc_trk_g1_4 input_2_7
 (34 15)  (688 207)  (688 207)  routing T_13_12.lc_trk_g1_4 <X> T_13_12.input_2_7
 (36 15)  (690 207)  (690 207)  LC_7 Logic Functioning bit
 (37 15)  (691 207)  (691 207)  LC_7 Logic Functioning bit
 (38 15)  (692 207)  (692 207)  LC_7 Logic Functioning bit
 (39 15)  (693 207)  (693 207)  LC_7 Logic Functioning bit


LogicTile_14_12

 (27 0)  (735 192)  (735 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (28 0)  (736 192)  (736 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (29 0)  (737 192)  (737 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_1
 (30 0)  (738 192)  (738 192)  routing T_14_12.lc_trk_g3_4 <X> T_14_12.wire_logic_cluster/lc_0/in_1
 (35 0)  (743 192)  (743 192)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.input_2_0
 (44 0)  (752 192)  (752 192)  LC_0 Logic Functioning bit
 (22 1)  (730 193)  (730 193)  Enable bit of Mux _local_links/g0_mux_2 => bot_op_2 lc_trk_g0_2
 (24 1)  (732 193)  (732 193)  routing T_14_12.bot_op_2 <X> T_14_12.lc_trk_g0_2
 (32 1)  (740 193)  (740 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_6 input_2_0
 (35 1)  (743 193)  (743 193)  routing T_14_12.lc_trk_g0_6 <X> T_14_12.input_2_0
 (0 2)  (708 194)  (708 194)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (2 2)  (710 194)  (710 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (25 2)  (733 194)  (733 194)  routing T_14_12.bnr_op_6 <X> T_14_12.lc_trk_g0_6
 (27 2)  (735 194)  (735 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (736 194)  (736 194)  routing T_14_12.lc_trk_g3_1 <X> T_14_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 194)  (737 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (740 194)  (740 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (744 194)  (744 194)  LC_1 Logic Functioning bit
 (37 2)  (745 194)  (745 194)  LC_1 Logic Functioning bit
 (38 2)  (746 194)  (746 194)  LC_1 Logic Functioning bit
 (39 2)  (747 194)  (747 194)  LC_1 Logic Functioning bit
 (44 2)  (752 194)  (752 194)  LC_1 Logic Functioning bit
 (45 2)  (753 194)  (753 194)  LC_1 Logic Functioning bit
 (0 3)  (708 195)  (708 195)  routing T_14_12.glb_netwk_3 <X> T_14_12.wire_logic_cluster/lc_7/clk
 (22 3)  (730 195)  (730 195)  Enable bit of Mux _local_links/g0_mux_6 => bnr_op_6 lc_trk_g0_6
 (25 3)  (733 195)  (733 195)  routing T_14_12.bnr_op_6 <X> T_14_12.lc_trk_g0_6
 (40 3)  (748 195)  (748 195)  LC_1 Logic Functioning bit
 (41 3)  (749 195)  (749 195)  LC_1 Logic Functioning bit
 (42 3)  (750 195)  (750 195)  LC_1 Logic Functioning bit
 (43 3)  (751 195)  (751 195)  LC_1 Logic Functioning bit
 (25 4)  (733 196)  (733 196)  routing T_14_12.wire_logic_cluster/lc_2/out <X> T_14_12.lc_trk_g1_2
 (27 4)  (735 196)  (735 196)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 196)  (737 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 196)  (740 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (744 196)  (744 196)  LC_2 Logic Functioning bit
 (37 4)  (745 196)  (745 196)  LC_2 Logic Functioning bit
 (38 4)  (746 196)  (746 196)  LC_2 Logic Functioning bit
 (39 4)  (747 196)  (747 196)  LC_2 Logic Functioning bit
 (44 4)  (752 196)  (752 196)  LC_2 Logic Functioning bit
 (45 4)  (753 196)  (753 196)  LC_2 Logic Functioning bit
 (22 5)  (730 197)  (730 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (738 197)  (738 197)  routing T_14_12.lc_trk_g1_2 <X> T_14_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (748 197)  (748 197)  LC_2 Logic Functioning bit
 (41 5)  (749 197)  (749 197)  LC_2 Logic Functioning bit
 (42 5)  (750 197)  (750 197)  LC_2 Logic Functioning bit
 (43 5)  (751 197)  (751 197)  LC_2 Logic Functioning bit
 (14 6)  (722 198)  (722 198)  routing T_14_12.wire_logic_cluster/lc_4/out <X> T_14_12.lc_trk_g1_4
 (15 6)  (723 198)  (723 198)  routing T_14_12.bot_op_5 <X> T_14_12.lc_trk_g1_5
 (17 6)  (725 198)  (725 198)  Enable bit of Mux _local_links/g1_mux_5 => bot_op_5 lc_trk_g1_5
 (29 6)  (737 198)  (737 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (32 6)  (740 198)  (740 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (744 198)  (744 198)  LC_3 Logic Functioning bit
 (37 6)  (745 198)  (745 198)  LC_3 Logic Functioning bit
 (38 6)  (746 198)  (746 198)  LC_3 Logic Functioning bit
 (39 6)  (747 198)  (747 198)  LC_3 Logic Functioning bit
 (44 6)  (752 198)  (752 198)  LC_3 Logic Functioning bit
 (17 7)  (725 199)  (725 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (22 7)  (730 199)  (730 199)  Enable bit of Mux _local_links/g1_mux_6 => bot_op_6 lc_trk_g1_6
 (24 7)  (732 199)  (732 199)  routing T_14_12.bot_op_6 <X> T_14_12.lc_trk_g1_6
 (30 7)  (738 199)  (738 199)  routing T_14_12.lc_trk_g0_2 <X> T_14_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (748 199)  (748 199)  LC_3 Logic Functioning bit
 (41 7)  (749 199)  (749 199)  LC_3 Logic Functioning bit
 (42 7)  (750 199)  (750 199)  LC_3 Logic Functioning bit
 (43 7)  (751 199)  (751 199)  LC_3 Logic Functioning bit
 (27 8)  (735 200)  (735 200)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 200)  (737 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_1
 (30 8)  (738 200)  (738 200)  routing T_14_12.lc_trk_g1_4 <X> T_14_12.wire_logic_cluster/lc_4/in_1
 (32 8)  (740 200)  (740 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (744 200)  (744 200)  LC_4 Logic Functioning bit
 (37 8)  (745 200)  (745 200)  LC_4 Logic Functioning bit
 (38 8)  (746 200)  (746 200)  LC_4 Logic Functioning bit
 (39 8)  (747 200)  (747 200)  LC_4 Logic Functioning bit
 (44 8)  (752 200)  (752 200)  LC_4 Logic Functioning bit
 (45 8)  (753 200)  (753 200)  LC_4 Logic Functioning bit
 (40 9)  (748 201)  (748 201)  LC_4 Logic Functioning bit
 (41 9)  (749 201)  (749 201)  LC_4 Logic Functioning bit
 (42 9)  (750 201)  (750 201)  LC_4 Logic Functioning bit
 (43 9)  (751 201)  (751 201)  LC_4 Logic Functioning bit
 (32 10)  (740 202)  (740 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (35 10)  (743 202)  (743 202)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_5
 (36 10)  (744 202)  (744 202)  LC_5 Logic Functioning bit
 (39 10)  (747 202)  (747 202)  LC_5 Logic Functioning bit
 (41 10)  (749 202)  (749 202)  LC_5 Logic Functioning bit
 (42 10)  (750 202)  (750 202)  LC_5 Logic Functioning bit
 (44 10)  (752 202)  (752 202)  LC_5 Logic Functioning bit
 (32 11)  (740 203)  (740 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (742 203)  (742 203)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_5
 (35 11)  (743 203)  (743 203)  routing T_14_12.lc_trk_g1_6 <X> T_14_12.input_2_5
 (37 11)  (745 203)  (745 203)  LC_5 Logic Functioning bit
 (38 11)  (746 203)  (746 203)  LC_5 Logic Functioning bit
 (40 11)  (748 203)  (748 203)  LC_5 Logic Functioning bit
 (43 11)  (751 203)  (751 203)  LC_5 Logic Functioning bit
 (17 12)  (725 204)  (725 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 204)  (726 204)  routing T_14_12.wire_logic_cluster/lc_1/out <X> T_14_12.lc_trk_g3_1
 (27 12)  (735 204)  (735 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (28 12)  (736 204)  (736 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 204)  (737 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g3_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (738 204)  (738 204)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (740 204)  (740 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (744 204)  (744 204)  LC_6 Logic Functioning bit
 (37 12)  (745 204)  (745 204)  LC_6 Logic Functioning bit
 (38 12)  (746 204)  (746 204)  LC_6 Logic Functioning bit
 (39 12)  (747 204)  (747 204)  LC_6 Logic Functioning bit
 (44 12)  (752 204)  (752 204)  LC_6 Logic Functioning bit
 (45 12)  (753 204)  (753 204)  LC_6 Logic Functioning bit
 (30 13)  (738 205)  (738 205)  routing T_14_12.lc_trk_g3_6 <X> T_14_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (748 205)  (748 205)  LC_6 Logic Functioning bit
 (41 13)  (749 205)  (749 205)  LC_6 Logic Functioning bit
 (42 13)  (750 205)  (750 205)  LC_6 Logic Functioning bit
 (43 13)  (751 205)  (751 205)  LC_6 Logic Functioning bit
 (14 14)  (722 206)  (722 206)  routing T_14_12.rgt_op_4 <X> T_14_12.lc_trk_g3_4
 (25 14)  (733 206)  (733 206)  routing T_14_12.wire_logic_cluster/lc_6/out <X> T_14_12.lc_trk_g3_6
 (27 14)  (735 206)  (735 206)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 206)  (737 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g1_5 wire_logic_cluster/lc_7/in_1
 (30 14)  (738 206)  (738 206)  routing T_14_12.lc_trk_g1_5 <X> T_14_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (740 206)  (740 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (744 206)  (744 206)  LC_7 Logic Functioning bit
 (37 14)  (745 206)  (745 206)  LC_7 Logic Functioning bit
 (38 14)  (746 206)  (746 206)  LC_7 Logic Functioning bit
 (39 14)  (747 206)  (747 206)  LC_7 Logic Functioning bit
 (44 14)  (752 206)  (752 206)  LC_7 Logic Functioning bit
 (15 15)  (723 207)  (723 207)  routing T_14_12.rgt_op_4 <X> T_14_12.lc_trk_g3_4
 (17 15)  (725 207)  (725 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (22 15)  (730 207)  (730 207)  Enable bit of Mux _local_links/g3_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g3_6
 (40 15)  (748 207)  (748 207)  LC_7 Logic Functioning bit
 (41 15)  (749 207)  (749 207)  LC_7 Logic Functioning bit
 (42 15)  (750 207)  (750 207)  LC_7 Logic Functioning bit
 (43 15)  (751 207)  (751 207)  LC_7 Logic Functioning bit


LogicTile_15_12

 (22 0)  (784 192)  (784 192)  Enable bit of Mux _local_links/g0_mux_3 => sp4_r_v_b_32 lc_trk_g0_3
 (29 0)  (791 192)  (791 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_5 wire_logic_cluster/lc_0/in_1
 (30 0)  (792 192)  (792 192)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_0/in_1
 (31 0)  (793 192)  (793 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (32 0)  (794 192)  (794 192)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_4 wire_logic_cluster/lc_0/in_3
 (33 0)  (795 192)  (795 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (34 0)  (796 192)  (796 192)  routing T_15_12.lc_trk_g3_4 <X> T_15_12.wire_logic_cluster/lc_0/in_3
 (37 0)  (799 192)  (799 192)  LC_0 Logic Functioning bit
 (38 0)  (800 192)  (800 192)  LC_0 Logic Functioning bit
 (39 0)  (801 192)  (801 192)  LC_0 Logic Functioning bit
 (45 0)  (807 192)  (807 192)  LC_0 Logic Functioning bit
 (17 1)  (779 193)  (779 193)  Enable bit of Mux _local_links/g0_mux_0 => sp4_r_v_b_24 lc_trk_g0_0
 (21 1)  (783 193)  (783 193)  routing T_15_12.sp4_r_v_b_32 <X> T_15_12.lc_trk_g0_3
 (22 1)  (784 193)  (784 193)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (786 193)  (786 193)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g0_2
 (25 1)  (787 193)  (787 193)  routing T_15_12.top_op_2 <X> T_15_12.lc_trk_g0_2
 (26 1)  (788 193)  (788 193)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_0/in_0
 (29 1)  (791 193)  (791 193)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g0_2 wire_logic_cluster/lc_0/in_0
 (32 1)  (794 193)  (794 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g0_0 input_2_0
 (36 1)  (798 193)  (798 193)  LC_0 Logic Functioning bit
 (37 1)  (799 193)  (799 193)  LC_0 Logic Functioning bit
 (38 1)  (800 193)  (800 193)  LC_0 Logic Functioning bit
 (39 1)  (801 193)  (801 193)  LC_0 Logic Functioning bit
 (0 2)  (762 194)  (762 194)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (2 2)  (764 194)  (764 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (777 194)  (777 194)  routing T_15_12.top_op_5 <X> T_15_12.lc_trk_g0_5
 (17 2)  (779 194)  (779 194)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (21 2)  (783 194)  (783 194)  routing T_15_12.wire_logic_cluster/lc_7/out <X> T_15_12.lc_trk_g0_7
 (22 2)  (784 194)  (784 194)  Enable bit of Mux _local_links/g0_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g0_7
 (25 2)  (787 194)  (787 194)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g0_6
 (31 2)  (793 194)  (793 194)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (32 2)  (794 194)  (794 194)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_3
 (34 2)  (796 194)  (796 194)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_1/in_3
 (36 2)  (798 194)  (798 194)  LC_1 Logic Functioning bit
 (39 2)  (801 194)  (801 194)  LC_1 Logic Functioning bit
 (41 2)  (803 194)  (803 194)  LC_1 Logic Functioning bit
 (42 2)  (804 194)  (804 194)  LC_1 Logic Functioning bit
 (45 2)  (807 194)  (807 194)  LC_1 Logic Functioning bit
 (46 2)  (808 194)  (808 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (762 195)  (762 195)  routing T_15_12.glb_netwk_3 <X> T_15_12.wire_logic_cluster/lc_7/clk
 (18 3)  (780 195)  (780 195)  routing T_15_12.top_op_5 <X> T_15_12.lc_trk_g0_5
 (22 3)  (784 195)  (784 195)  Enable bit of Mux _local_links/g0_mux_6 => lft_op_6 lc_trk_g0_6
 (24 3)  (786 195)  (786 195)  routing T_15_12.lft_op_6 <X> T_15_12.lc_trk_g0_6
 (26 3)  (788 195)  (788 195)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (27 3)  (789 195)  (789 195)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_1/in_0
 (29 3)  (791 195)  (791 195)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g1_2 wire_logic_cluster/lc_1/in_0
 (37 3)  (799 195)  (799 195)  LC_1 Logic Functioning bit
 (38 3)  (800 195)  (800 195)  LC_1 Logic Functioning bit
 (40 3)  (802 195)  (802 195)  LC_1 Logic Functioning bit
 (43 3)  (805 195)  (805 195)  LC_1 Logic Functioning bit
 (25 4)  (787 196)  (787 196)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g1_2
 (26 4)  (788 196)  (788 196)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (28 4)  (790 196)  (790 196)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (791 196)  (791 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_7 wire_logic_cluster/lc_2/in_1
 (30 4)  (792 196)  (792 196)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (32 4)  (794 196)  (794 196)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 196)  (796 196)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (35 4)  (797 196)  (797 196)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.input_2_2
 (40 4)  (802 196)  (802 196)  LC_2 Logic Functioning bit
 (22 5)  (784 197)  (784 197)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (785 197)  (785 197)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g1_2
 (24 5)  (786 197)  (786 197)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g1_2
 (25 5)  (787 197)  (787 197)  routing T_15_12.sp4_h_l_7 <X> T_15_12.lc_trk_g1_2
 (26 5)  (788 197)  (788 197)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (27 5)  (789 197)  (789 197)  routing T_15_12.lc_trk_g1_7 <X> T_15_12.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 197)  (791 197)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g1_7 wire_logic_cluster/lc_2/in_0
 (30 5)  (792 197)  (792 197)  routing T_15_12.lc_trk_g2_7 <X> T_15_12.wire_logic_cluster/lc_2/in_1
 (31 5)  (793 197)  (793 197)  routing T_15_12.lc_trk_g1_2 <X> T_15_12.wire_logic_cluster/lc_2/in_3
 (32 5)  (794 197)  (794 197)  Enable bit of Mux _logic_cluster/lcb2_2 => lc_trk_g3_7 input_2_2
 (33 5)  (795 197)  (795 197)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.input_2_2
 (34 5)  (796 197)  (796 197)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.input_2_2
 (35 5)  (797 197)  (797 197)  routing T_15_12.lc_trk_g3_7 <X> T_15_12.input_2_2
 (51 5)  (813 197)  (813 197)  Enable bit of Mux _out_links/OutMux2_2 => wire_logic_cluster/lc_2/out sp4_v_b_36
 (14 6)  (776 198)  (776 198)  routing T_15_12.wire_logic_cluster/lc_4/out <X> T_15_12.lc_trk_g1_4
 (17 6)  (779 198)  (779 198)  Enable bit of Mux _local_links/g1_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g1_5
 (18 6)  (780 198)  (780 198)  routing T_15_12.wire_logic_cluster/lc_5/out <X> T_15_12.lc_trk_g1_5
 (22 6)  (784 198)  (784 198)  Enable bit of Mux _local_links/g1_mux_7 => sp4_h_r_7 lc_trk_g1_7
 (23 6)  (785 198)  (785 198)  routing T_15_12.sp4_h_r_7 <X> T_15_12.lc_trk_g1_7
 (24 6)  (786 198)  (786 198)  routing T_15_12.sp4_h_r_7 <X> T_15_12.lc_trk_g1_7
 (26 6)  (788 198)  (788 198)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_3/in_0
 (29 6)  (791 198)  (791 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g0_2 wire_logic_cluster/lc_3/in_1
 (31 6)  (793 198)  (793 198)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 198)  (794 198)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_3
 (33 6)  (795 198)  (795 198)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (34 6)  (796 198)  (796 198)  routing T_15_12.lc_trk_g3_5 <X> T_15_12.wire_logic_cluster/lc_3/in_3
 (35 6)  (797 198)  (797 198)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_3
 (37 6)  (799 198)  (799 198)  LC_3 Logic Functioning bit
 (38 6)  (800 198)  (800 198)  LC_3 Logic Functioning bit
 (39 6)  (801 198)  (801 198)  LC_3 Logic Functioning bit
 (45 6)  (807 198)  (807 198)  LC_3 Logic Functioning bit
 (17 7)  (779 199)  (779 199)  Enable bit of Mux _local_links/g1_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g1_4
 (21 7)  (783 199)  (783 199)  routing T_15_12.sp4_h_r_7 <X> T_15_12.lc_trk_g1_7
 (22 7)  (784 199)  (784 199)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 199)  (786 199)  routing T_15_12.top_op_6 <X> T_15_12.lc_trk_g1_6
 (25 7)  (787 199)  (787 199)  routing T_15_12.top_op_6 <X> T_15_12.lc_trk_g1_6
 (29 7)  (791 199)  (791 199)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g0_5 wire_logic_cluster/lc_3/in_0
 (30 7)  (792 199)  (792 199)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_3/in_1
 (32 7)  (794 199)  (794 199)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (796 199)  (796 199)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_3
 (35 7)  (797 199)  (797 199)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_3
 (36 7)  (798 199)  (798 199)  LC_3 Logic Functioning bit
 (37 7)  (799 199)  (799 199)  LC_3 Logic Functioning bit
 (38 7)  (800 199)  (800 199)  LC_3 Logic Functioning bit
 (39 7)  (801 199)  (801 199)  LC_3 Logic Functioning bit
 (15 8)  (777 200)  (777 200)  routing T_15_12.tnl_op_1 <X> T_15_12.lc_trk_g2_1
 (17 8)  (779 200)  (779 200)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (783 200)  (783 200)  routing T_15_12.bnl_op_3 <X> T_15_12.lc_trk_g2_3
 (22 8)  (784 200)  (784 200)  Enable bit of Mux _local_links/g2_mux_3 => bnl_op_3 lc_trk_g2_3
 (29 8)  (791 200)  (791 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g0_3 wire_logic_cluster/lc_4/in_1
 (31 8)  (793 200)  (793 200)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (32 8)  (794 200)  (794 200)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g1_4 wire_logic_cluster/lc_4/in_3
 (34 8)  (796 200)  (796 200)  routing T_15_12.lc_trk_g1_4 <X> T_15_12.wire_logic_cluster/lc_4/in_3
 (36 8)  (798 200)  (798 200)  LC_4 Logic Functioning bit
 (39 8)  (801 200)  (801 200)  LC_4 Logic Functioning bit
 (41 8)  (803 200)  (803 200)  LC_4 Logic Functioning bit
 (42 8)  (804 200)  (804 200)  LC_4 Logic Functioning bit
 (45 8)  (807 200)  (807 200)  LC_4 Logic Functioning bit
 (18 9)  (780 201)  (780 201)  routing T_15_12.tnl_op_1 <X> T_15_12.lc_trk_g2_1
 (21 9)  (783 201)  (783 201)  routing T_15_12.bnl_op_3 <X> T_15_12.lc_trk_g2_3
 (30 9)  (792 201)  (792 201)  routing T_15_12.lc_trk_g0_3 <X> T_15_12.wire_logic_cluster/lc_4/in_1
 (36 9)  (798 201)  (798 201)  LC_4 Logic Functioning bit
 (39 9)  (801 201)  (801 201)  LC_4 Logic Functioning bit
 (41 9)  (803 201)  (803 201)  LC_4 Logic Functioning bit
 (42 9)  (804 201)  (804 201)  LC_4 Logic Functioning bit
 (21 10)  (783 202)  (783 202)  routing T_15_12.rgt_op_7 <X> T_15_12.lc_trk_g2_7
 (22 10)  (784 202)  (784 202)  Enable bit of Mux _local_links/g2_mux_7 => rgt_op_7 lc_trk_g2_7
 (24 10)  (786 202)  (786 202)  routing T_15_12.rgt_op_7 <X> T_15_12.lc_trk_g2_7
 (26 10)  (788 202)  (788 202)  routing T_15_12.lc_trk_g0_5 <X> T_15_12.wire_logic_cluster/lc_5/in_0
 (29 10)  (791 202)  (791 202)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g0_2 wire_logic_cluster/lc_5/in_1
 (31 10)  (793 202)  (793 202)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (32 10)  (794 202)  (794 202)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g1_5 wire_logic_cluster/lc_5/in_3
 (34 10)  (796 202)  (796 202)  routing T_15_12.lc_trk_g1_5 <X> T_15_12.wire_logic_cluster/lc_5/in_3
 (35 10)  (797 202)  (797 202)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_5
 (40 10)  (802 202)  (802 202)  LC_5 Logic Functioning bit
 (41 10)  (803 202)  (803 202)  LC_5 Logic Functioning bit
 (42 10)  (804 202)  (804 202)  LC_5 Logic Functioning bit
 (45 10)  (807 202)  (807 202)  LC_5 Logic Functioning bit
 (14 11)  (776 203)  (776 203)  routing T_15_12.tnl_op_4 <X> T_15_12.lc_trk_g2_4
 (15 11)  (777 203)  (777 203)  routing T_15_12.tnl_op_4 <X> T_15_12.lc_trk_g2_4
 (17 11)  (779 203)  (779 203)  Enable bit of Mux _local_links/g2_mux_4 => tnl_op_4 lc_trk_g2_4
 (22 11)  (784 203)  (784 203)  Enable bit of Mux _local_links/g2_mux_6 => tnl_op_6 lc_trk_g2_6
 (24 11)  (786 203)  (786 203)  routing T_15_12.tnl_op_6 <X> T_15_12.lc_trk_g2_6
 (25 11)  (787 203)  (787 203)  routing T_15_12.tnl_op_6 <X> T_15_12.lc_trk_g2_6
 (29 11)  (791 203)  (791 203)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g0_5 wire_logic_cluster/lc_5/in_0
 (30 11)  (792 203)  (792 203)  routing T_15_12.lc_trk_g0_2 <X> T_15_12.wire_logic_cluster/lc_5/in_1
 (32 11)  (794 203)  (794 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g1_6 input_2_5
 (34 11)  (796 203)  (796 203)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_5
 (35 11)  (797 203)  (797 203)  routing T_15_12.lc_trk_g1_6 <X> T_15_12.input_2_5
 (40 11)  (802 203)  (802 203)  LC_5 Logic Functioning bit
 (41 11)  (803 203)  (803 203)  LC_5 Logic Functioning bit
 (42 11)  (804 203)  (804 203)  LC_5 Logic Functioning bit
 (43 11)  (805 203)  (805 203)  LC_5 Logic Functioning bit
 (17 12)  (779 204)  (779 204)  Enable bit of Mux _local_links/g3_mux_1 => bnl_op_1 lc_trk_g3_1
 (18 12)  (780 204)  (780 204)  routing T_15_12.bnl_op_1 <X> T_15_12.lc_trk_g3_1
 (26 12)  (788 204)  (788 204)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 12)  (791 204)  (791 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g0_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 204)  (792 204)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (794 204)  (794 204)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g2_1 wire_logic_cluster/lc_6/in_3
 (33 12)  (795 204)  (795 204)  routing T_15_12.lc_trk_g2_1 <X> T_15_12.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 204)  (797 204)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.input_2_6
 (46 12)  (808 204)  (808 204)  Enable bit of Mux _out_links/OutMux7_6 => wire_logic_cluster/lc_6/out sp4_h_l_17
 (18 13)  (780 205)  (780 205)  routing T_15_12.bnl_op_1 <X> T_15_12.lc_trk_g3_1
 (28 13)  (790 205)  (790 205)  routing T_15_12.lc_trk_g2_4 <X> T_15_12.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 205)  (791 205)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g2_4 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 205)  (792 205)  routing T_15_12.lc_trk_g0_7 <X> T_15_12.wire_logic_cluster/lc_6/in_1
 (32 13)  (794 205)  (794 205)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_6 input_2_6
 (35 13)  (797 205)  (797 205)  routing T_15_12.lc_trk_g0_6 <X> T_15_12.input_2_6
 (41 13)  (803 205)  (803 205)  LC_6 Logic Functioning bit
 (14 14)  (776 206)  (776 206)  routing T_15_12.rgt_op_4 <X> T_15_12.lc_trk_g3_4
 (15 14)  (777 206)  (777 206)  routing T_15_12.rgt_op_5 <X> T_15_12.lc_trk_g3_5
 (17 14)  (779 206)  (779 206)  Enable bit of Mux _local_links/g3_mux_5 => rgt_op_5 lc_trk_g3_5
 (18 14)  (780 206)  (780 206)  routing T_15_12.rgt_op_5 <X> T_15_12.lc_trk_g3_5
 (22 14)  (784 206)  (784 206)  Enable bit of Mux _local_links/g3_mux_7 => tnr_op_7 lc_trk_g3_7
 (24 14)  (786 206)  (786 206)  routing T_15_12.tnr_op_7 <X> T_15_12.lc_trk_g3_7
 (27 14)  (789 206)  (789 206)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (790 206)  (790 206)  routing T_15_12.lc_trk_g3_1 <X> T_15_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (791 206)  (791 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_1 wire_logic_cluster/lc_7/in_1
 (31 14)  (793 206)  (793 206)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (32 14)  (794 206)  (794 206)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g2_6 wire_logic_cluster/lc_7/in_3
 (33 14)  (795 206)  (795 206)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (37 14)  (799 206)  (799 206)  LC_7 Logic Functioning bit
 (38 14)  (800 206)  (800 206)  LC_7 Logic Functioning bit
 (39 14)  (801 206)  (801 206)  LC_7 Logic Functioning bit
 (45 14)  (807 206)  (807 206)  LC_7 Logic Functioning bit
 (50 14)  (812 206)  (812 206)  Cascade bit: LH_LC07_inmux02_5

 (15 15)  (777 207)  (777 207)  routing T_15_12.rgt_op_4 <X> T_15_12.lc_trk_g3_4
 (17 15)  (779 207)  (779 207)  Enable bit of Mux _local_links/g3_mux_4 => rgt_op_4 lc_trk_g3_4
 (26 15)  (788 207)  (788 207)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (28 15)  (790 207)  (790 207)  routing T_15_12.lc_trk_g2_3 <X> T_15_12.wire_logic_cluster/lc_7/in_0
 (29 15)  (791 207)  (791 207)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g2_3 wire_logic_cluster/lc_7/in_0
 (31 15)  (793 207)  (793 207)  routing T_15_12.lc_trk_g2_6 <X> T_15_12.wire_logic_cluster/lc_7/in_3
 (36 15)  (798 207)  (798 207)  LC_7 Logic Functioning bit
 (37 15)  (799 207)  (799 207)  LC_7 Logic Functioning bit
 (38 15)  (800 207)  (800 207)  LC_7 Logic Functioning bit
 (39 15)  (801 207)  (801 207)  LC_7 Logic Functioning bit


LogicTile_16_12

 (15 0)  (831 192)  (831 192)  routing T_16_12.lft_op_1 <X> T_16_12.lc_trk_g0_1
 (17 0)  (833 192)  (833 192)  Enable bit of Mux _local_links/g0_mux_1 => lft_op_1 lc_trk_g0_1
 (18 0)  (834 192)  (834 192)  routing T_16_12.lft_op_1 <X> T_16_12.lc_trk_g0_1
 (21 0)  (837 192)  (837 192)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g0_3
 (22 0)  (838 192)  (838 192)  Enable bit of Mux _local_links/g0_mux_3 => lft_op_3 lc_trk_g0_3
 (24 0)  (840 192)  (840 192)  routing T_16_12.lft_op_3 <X> T_16_12.lc_trk_g0_3
 (29 0)  (845 192)  (845 192)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (35 0)  (851 192)  (851 192)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.input_2_0
 (44 0)  (860 192)  (860 192)  LC_0 Logic Functioning bit
 (32 1)  (848 193)  (848 193)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g1_5 input_2_0
 (34 1)  (850 193)  (850 193)  routing T_16_12.lc_trk_g1_5 <X> T_16_12.input_2_0
 (0 2)  (816 194)  (816 194)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (2 2)  (818 194)  (818 194)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (27 2)  (843 194)  (843 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (28 2)  (844 194)  (844 194)  routing T_16_12.lc_trk_g3_1 <X> T_16_12.wire_logic_cluster/lc_1/in_1
 (29 2)  (845 194)  (845 194)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g3_1 wire_logic_cluster/lc_1/in_1
 (32 2)  (848 194)  (848 194)  Enable bit of Mux _logic_cluster/lcb3_1 => wire_logic_cluster/lc_0/cout wire_logic_cluster/lc_1/in_3
 (36 2)  (852 194)  (852 194)  LC_1 Logic Functioning bit
 (37 2)  (853 194)  (853 194)  LC_1 Logic Functioning bit
 (38 2)  (854 194)  (854 194)  LC_1 Logic Functioning bit
 (39 2)  (855 194)  (855 194)  LC_1 Logic Functioning bit
 (44 2)  (860 194)  (860 194)  LC_1 Logic Functioning bit
 (45 2)  (861 194)  (861 194)  LC_1 Logic Functioning bit
 (46 2)  (862 194)  (862 194)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (0 3)  (816 195)  (816 195)  routing T_16_12.glb_netwk_3 <X> T_16_12.wire_logic_cluster/lc_7/clk
 (40 3)  (856 195)  (856 195)  LC_1 Logic Functioning bit
 (41 3)  (857 195)  (857 195)  LC_1 Logic Functioning bit
 (42 3)  (858 195)  (858 195)  LC_1 Logic Functioning bit
 (43 3)  (859 195)  (859 195)  LC_1 Logic Functioning bit
 (14 4)  (830 196)  (830 196)  routing T_16_12.lft_op_0 <X> T_16_12.lc_trk_g1_0
 (19 4)  (835 196)  (835 196)  Enable bit of Mux _span_links/cross_mux_vert_5 => sp12_v_b_11 sp4_v_b_17
 (21 4)  (837 196)  (837 196)  routing T_16_12.wire_logic_cluster/lc_3/out <X> T_16_12.lc_trk_g1_3
 (22 4)  (838 196)  (838 196)  Enable bit of Mux _local_links/g1_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g1_3
 (25 4)  (841 196)  (841 196)  routing T_16_12.wire_logic_cluster/lc_2/out <X> T_16_12.lc_trk_g1_2
 (27 4)  (843 196)  (843 196)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (29 4)  (845 196)  (845 196)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g1_2 wire_logic_cluster/lc_2/in_1
 (32 4)  (848 196)  (848 196)  Enable bit of Mux _logic_cluster/lcb3_2 => wire_logic_cluster/lc_1/cout wire_logic_cluster/lc_2/in_3
 (36 4)  (852 196)  (852 196)  LC_2 Logic Functioning bit
 (37 4)  (853 196)  (853 196)  LC_2 Logic Functioning bit
 (38 4)  (854 196)  (854 196)  LC_2 Logic Functioning bit
 (39 4)  (855 196)  (855 196)  LC_2 Logic Functioning bit
 (44 4)  (860 196)  (860 196)  LC_2 Logic Functioning bit
 (45 4)  (861 196)  (861 196)  LC_2 Logic Functioning bit
 (15 5)  (831 197)  (831 197)  routing T_16_12.lft_op_0 <X> T_16_12.lc_trk_g1_0
 (17 5)  (833 197)  (833 197)  Enable bit of Mux _local_links/g1_mux_0 => lft_op_0 lc_trk_g1_0
 (22 5)  (838 197)  (838 197)  Enable bit of Mux _local_links/g1_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g1_2
 (30 5)  (846 197)  (846 197)  routing T_16_12.lc_trk_g1_2 <X> T_16_12.wire_logic_cluster/lc_2/in_1
 (40 5)  (856 197)  (856 197)  LC_2 Logic Functioning bit
 (41 5)  (857 197)  (857 197)  LC_2 Logic Functioning bit
 (42 5)  (858 197)  (858 197)  LC_2 Logic Functioning bit
 (43 5)  (859 197)  (859 197)  LC_2 Logic Functioning bit
 (15 6)  (831 198)  (831 198)  routing T_16_12.lft_op_5 <X> T_16_12.lc_trk_g1_5
 (17 6)  (833 198)  (833 198)  Enable bit of Mux _local_links/g1_mux_5 => lft_op_5 lc_trk_g1_5
 (18 6)  (834 198)  (834 198)  routing T_16_12.lft_op_5 <X> T_16_12.lc_trk_g1_5
 (25 6)  (841 198)  (841 198)  routing T_16_12.wire_logic_cluster/lc_6/out <X> T_16_12.lc_trk_g1_6
 (27 6)  (843 198)  (843 198)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (29 6)  (845 198)  (845 198)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g1_3 wire_logic_cluster/lc_3/in_1
 (32 6)  (848 198)  (848 198)  Enable bit of Mux _logic_cluster/lcb3_3 => wire_logic_cluster/lc_2/cout wire_logic_cluster/lc_3/in_3
 (36 6)  (852 198)  (852 198)  LC_3 Logic Functioning bit
 (37 6)  (853 198)  (853 198)  LC_3 Logic Functioning bit
 (38 6)  (854 198)  (854 198)  LC_3 Logic Functioning bit
 (39 6)  (855 198)  (855 198)  LC_3 Logic Functioning bit
 (44 6)  (860 198)  (860 198)  LC_3 Logic Functioning bit
 (45 6)  (861 198)  (861 198)  LC_3 Logic Functioning bit
 (22 7)  (838 199)  (838 199)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (30 7)  (846 199)  (846 199)  routing T_16_12.lc_trk_g1_3 <X> T_16_12.wire_logic_cluster/lc_3/in_1
 (40 7)  (856 199)  (856 199)  LC_3 Logic Functioning bit
 (41 7)  (857 199)  (857 199)  LC_3 Logic Functioning bit
 (42 7)  (858 199)  (858 199)  LC_3 Logic Functioning bit
 (43 7)  (859 199)  (859 199)  LC_3 Logic Functioning bit
 (27 8)  (843 200)  (843 200)  routing T_16_12.lc_trk_g1_0 <X> T_16_12.wire_logic_cluster/lc_4/in_1
 (29 8)  (845 200)  (845 200)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_0 wire_logic_cluster/lc_4/in_1
 (32 8)  (848 200)  (848 200)  Enable bit of Mux _logic_cluster/lcb3_4 => wire_logic_cluster/lc_3/cout wire_logic_cluster/lc_4/in_3
 (36 8)  (852 200)  (852 200)  LC_4 Logic Functioning bit
 (37 8)  (853 200)  (853 200)  LC_4 Logic Functioning bit
 (38 8)  (854 200)  (854 200)  LC_4 Logic Functioning bit
 (39 8)  (855 200)  (855 200)  LC_4 Logic Functioning bit
 (44 8)  (860 200)  (860 200)  LC_4 Logic Functioning bit
 (40 9)  (856 201)  (856 201)  LC_4 Logic Functioning bit
 (41 9)  (857 201)  (857 201)  LC_4 Logic Functioning bit
 (42 9)  (858 201)  (858 201)  LC_4 Logic Functioning bit
 (43 9)  (859 201)  (859 201)  LC_4 Logic Functioning bit
 (32 10)  (848 202)  (848 202)  Enable bit of Mux _logic_cluster/lcb3_5 => wire_logic_cluster/lc_4/cout wire_logic_cluster/lc_5/in_3
 (36 10)  (852 202)  (852 202)  LC_5 Logic Functioning bit
 (39 10)  (855 202)  (855 202)  LC_5 Logic Functioning bit
 (41 10)  (857 202)  (857 202)  LC_5 Logic Functioning bit
 (42 10)  (858 202)  (858 202)  LC_5 Logic Functioning bit
 (44 10)  (860 202)  (860 202)  LC_5 Logic Functioning bit
 (32 11)  (848 203)  (848 203)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_3 input_2_5
 (35 11)  (851 203)  (851 203)  routing T_16_12.lc_trk_g0_3 <X> T_16_12.input_2_5
 (37 11)  (853 203)  (853 203)  LC_5 Logic Functioning bit
 (38 11)  (854 203)  (854 203)  LC_5 Logic Functioning bit
 (40 11)  (856 203)  (856 203)  LC_5 Logic Functioning bit
 (43 11)  (859 203)  (859 203)  LC_5 Logic Functioning bit
 (13 12)  (829 204)  (829 204)  routing T_16_12.sp4_v_t_46 <X> T_16_12.sp4_v_b_11
 (17 12)  (833 204)  (833 204)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (834 204)  (834 204)  routing T_16_12.wire_logic_cluster/lc_1/out <X> T_16_12.lc_trk_g3_1
 (27 12)  (843 204)  (843 204)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (29 12)  (845 204)  (845 204)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_1
 (30 12)  (846 204)  (846 204)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (32 12)  (848 204)  (848 204)  Enable bit of Mux _logic_cluster/lcb3_6 => wire_logic_cluster/lc_5/cout wire_logic_cluster/lc_6/in_3
 (36 12)  (852 204)  (852 204)  LC_6 Logic Functioning bit
 (37 12)  (853 204)  (853 204)  LC_6 Logic Functioning bit
 (38 12)  (854 204)  (854 204)  LC_6 Logic Functioning bit
 (39 12)  (855 204)  (855 204)  LC_6 Logic Functioning bit
 (44 12)  (860 204)  (860 204)  LC_6 Logic Functioning bit
 (45 12)  (861 204)  (861 204)  LC_6 Logic Functioning bit
 (30 13)  (846 205)  (846 205)  routing T_16_12.lc_trk_g1_6 <X> T_16_12.wire_logic_cluster/lc_6/in_1
 (40 13)  (856 205)  (856 205)  LC_6 Logic Functioning bit
 (41 13)  (857 205)  (857 205)  LC_6 Logic Functioning bit
 (42 13)  (858 205)  (858 205)  LC_6 Logic Functioning bit
 (43 13)  (859 205)  (859 205)  LC_6 Logic Functioning bit
 (21 14)  (837 206)  (837 206)  routing T_16_12.wire_logic_cluster/lc_7/out <X> T_16_12.lc_trk_g3_7
 (22 14)  (838 206)  (838 206)  Enable bit of Mux _local_links/g3_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g3_7
 (27 14)  (843 206)  (843 206)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (28 14)  (844 206)  (844 206)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (29 14)  (845 206)  (845 206)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g3_7 wire_logic_cluster/lc_7/in_1
 (30 14)  (846 206)  (846 206)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (32 14)  (848 206)  (848 206)  Enable bit of Mux _logic_cluster/lcb3_7 => wire_logic_cluster/lc_6/cout wire_logic_cluster/lc_7/in_3
 (36 14)  (852 206)  (852 206)  LC_7 Logic Functioning bit
 (37 14)  (853 206)  (853 206)  LC_7 Logic Functioning bit
 (38 14)  (854 206)  (854 206)  LC_7 Logic Functioning bit
 (39 14)  (855 206)  (855 206)  LC_7 Logic Functioning bit
 (44 14)  (860 206)  (860 206)  LC_7 Logic Functioning bit
 (45 14)  (861 206)  (861 206)  LC_7 Logic Functioning bit
 (30 15)  (846 207)  (846 207)  routing T_16_12.lc_trk_g3_7 <X> T_16_12.wire_logic_cluster/lc_7/in_1
 (40 15)  (856 207)  (856 207)  LC_7 Logic Functioning bit
 (41 15)  (857 207)  (857 207)  LC_7 Logic Functioning bit
 (42 15)  (858 207)  (858 207)  LC_7 Logic Functioning bit
 (43 15)  (859 207)  (859 207)  LC_7 Logic Functioning bit


IO_Tile_0_11

 (17 2)  (0 178)  (0 178)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_8
 (17 3)  (0 179)  (0 179)  IOB_0 IO Functioning bit
 (3 9)  (14 185)  (14 185)  IO control bit: IOLEFT_IE_0



RAM_Tile_8_11

 (3 5)  (399 181)  (399 181)  routing T_8_11.sp12_h_l_23 <X> T_8_11.sp12_h_r_0


LogicTile_12_11

 (2 0)  (602 176)  (602 176)  Enable bit of Mux _span_links/cross_mux_horz_4 => sp12_h_r_8 sp4_h_l_5


LogicTile_14_11

 (15 0)  (723 176)  (723 176)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g0_1
 (17 0)  (725 176)  (725 176)  Enable bit of Mux _local_links/g0_mux_1 => top_op_1 lc_trk_g0_1
 (22 0)  (730 176)  (730 176)  Enable bit of Mux _local_links/g0_mux_3 => top_op_3 lc_trk_g0_3
 (24 0)  (732 176)  (732 176)  routing T_14_11.top_op_3 <X> T_14_11.lc_trk_g0_3
 (26 0)  (734 176)  (734 176)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 0)  (737 176)  (737 176)  Enable bit of Mux _logic_cluster/lcb1_0 => lc_trk_g0_1 wire_logic_cluster/lc_0/in_1
 (31 0)  (739 176)  (739 176)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (32 0)  (740 176)  (740 176)  Enable bit of Mux _logic_cluster/lcb3_0 => lc_trk_g3_6 wire_logic_cluster/lc_0/in_3
 (33 0)  (741 176)  (741 176)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (34 0)  (742 176)  (742 176)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (35 0)  (743 176)  (743 176)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.input_2_0
 (40 0)  (748 176)  (748 176)  LC_0 Logic Functioning bit
 (18 1)  (726 177)  (726 177)  routing T_14_11.top_op_1 <X> T_14_11.lc_trk_g0_1
 (21 1)  (729 177)  (729 177)  routing T_14_11.top_op_3 <X> T_14_11.lc_trk_g0_3
 (22 1)  (730 177)  (730 177)  Enable bit of Mux _local_links/g0_mux_2 => top_op_2 lc_trk_g0_2
 (24 1)  (732 177)  (732 177)  routing T_14_11.top_op_2 <X> T_14_11.lc_trk_g0_2
 (25 1)  (733 177)  (733 177)  routing T_14_11.top_op_2 <X> T_14_11.lc_trk_g0_2
 (26 1)  (734 177)  (734 177)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (27 1)  (735 177)  (735 177)  routing T_14_11.lc_trk_g1_7 <X> T_14_11.wire_logic_cluster/lc_0/in_0
 (29 1)  (737 177)  (737 177)  Enable bit of Mux _logic_cluster/lcb0_0 => lc_trk_g1_7 wire_logic_cluster/lc_0/in_0
 (31 1)  (739 177)  (739 177)  routing T_14_11.lc_trk_g3_6 <X> T_14_11.wire_logic_cluster/lc_0/in_3
 (32 1)  (740 177)  (740 177)  Enable bit of Mux _logic_cluster/lcb2_0 => lc_trk_g2_4 input_2_0
 (33 1)  (741 177)  (741 177)  routing T_14_11.lc_trk_g2_4 <X> T_14_11.input_2_0
 (0 2)  (708 178)  (708 178)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (2 2)  (710 178)  (710 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (15 2)  (723 178)  (723 178)  routing T_14_11.top_op_5 <X> T_14_11.lc_trk_g0_5
 (17 2)  (725 178)  (725 178)  Enable bit of Mux _local_links/g0_mux_5 => top_op_5 lc_trk_g0_5
 (22 2)  (730 178)  (730 178)  Enable bit of Mux _local_links/g0_mux_7 => top_op_7 lc_trk_g0_7
 (24 2)  (732 178)  (732 178)  routing T_14_11.top_op_7 <X> T_14_11.lc_trk_g0_7
 (26 2)  (734 178)  (734 178)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (27 2)  (735 178)  (735 178)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (29 2)  (737 178)  (737 178)  Enable bit of Mux _logic_cluster/lcb1_1 => lc_trk_g1_5 wire_logic_cluster/lc_1/in_1
 (30 2)  (738 178)  (738 178)  routing T_14_11.lc_trk_g1_5 <X> T_14_11.wire_logic_cluster/lc_1/in_1
 (32 2)  (740 178)  (740 178)  Enable bit of Mux _logic_cluster/lcb3_1 => lc_trk_g0_2 wire_logic_cluster/lc_1/in_3
 (46 2)  (754 178)  (754 178)  Enable bit of Mux _out_links/OutMux7_1 => wire_logic_cluster/lc_1/out sp4_h_l_7
 (50 2)  (758 178)  (758 178)  Cascade bit: LH_LC01_inmux02_5

 (0 3)  (708 179)  (708 179)  routing T_14_11.glb_netwk_3 <X> T_14_11.wire_logic_cluster/lc_7/clk
 (18 3)  (726 179)  (726 179)  routing T_14_11.top_op_5 <X> T_14_11.lc_trk_g0_5
 (21 3)  (729 179)  (729 179)  routing T_14_11.top_op_7 <X> T_14_11.lc_trk_g0_7
 (26 3)  (734 179)  (734 179)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (28 3)  (736 179)  (736 179)  routing T_14_11.lc_trk_g2_7 <X> T_14_11.wire_logic_cluster/lc_1/in_0
 (29 3)  (737 179)  (737 179)  Enable bit of Mux _logic_cluster/lcb0_1 => lc_trk_g2_7 wire_logic_cluster/lc_1/in_0
 (31 3)  (739 179)  (739 179)  routing T_14_11.lc_trk_g0_2 <X> T_14_11.wire_logic_cluster/lc_1/in_3
 (42 3)  (750 179)  (750 179)  LC_1 Logic Functioning bit
 (15 4)  (723 180)  (723 180)  routing T_14_11.sp4_h_r_1 <X> T_14_11.lc_trk_g1_1
 (16 4)  (724 180)  (724 180)  routing T_14_11.sp4_h_r_1 <X> T_14_11.lc_trk_g1_1
 (17 4)  (725 180)  (725 180)  Enable bit of Mux _local_links/g1_mux_1 => sp4_h_r_1 lc_trk_g1_1
 (25 4)  (733 180)  (733 180)  routing T_14_11.sp4_h_l_7 <X> T_14_11.lc_trk_g1_2
 (26 4)  (734 180)  (734 180)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (28 4)  (736 180)  (736 180)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (29 4)  (737 180)  (737 180)  Enable bit of Mux _logic_cluster/lcb1_2 => lc_trk_g2_3 wire_logic_cluster/lc_2/in_1
 (32 4)  (740 180)  (740 180)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g0_3 wire_logic_cluster/lc_2/in_3
 (37 4)  (745 180)  (745 180)  LC_2 Logic Functioning bit
 (38 4)  (746 180)  (746 180)  LC_2 Logic Functioning bit
 (39 4)  (747 180)  (747 180)  LC_2 Logic Functioning bit
 (45 4)  (753 180)  (753 180)  LC_2 Logic Functioning bit
 (50 4)  (758 180)  (758 180)  Cascade bit: LH_LC02_inmux02_5

 (18 5)  (726 181)  (726 181)  routing T_14_11.sp4_h_r_1 <X> T_14_11.lc_trk_g1_1
 (22 5)  (730 181)  (730 181)  Enable bit of Mux _local_links/g1_mux_2 => sp4_h_l_7 lc_trk_g1_2
 (23 5)  (731 181)  (731 181)  routing T_14_11.sp4_h_l_7 <X> T_14_11.lc_trk_g1_2
 (24 5)  (732 181)  (732 181)  routing T_14_11.sp4_h_l_7 <X> T_14_11.lc_trk_g1_2
 (25 5)  (733 181)  (733 181)  routing T_14_11.sp4_h_l_7 <X> T_14_11.lc_trk_g1_2
 (26 5)  (734 181)  (734 181)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (28 5)  (736 181)  (736 181)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_2/in_0
 (29 5)  (737 181)  (737 181)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (30 5)  (738 181)  (738 181)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_2/in_1
 (31 5)  (739 181)  (739 181)  routing T_14_11.lc_trk_g0_3 <X> T_14_11.wire_logic_cluster/lc_2/in_3
 (36 5)  (744 181)  (744 181)  LC_2 Logic Functioning bit
 (37 5)  (745 181)  (745 181)  LC_2 Logic Functioning bit
 (38 5)  (746 181)  (746 181)  LC_2 Logic Functioning bit
 (39 5)  (747 181)  (747 181)  LC_2 Logic Functioning bit
 (17 6)  (725 182)  (725 182)  Enable bit of Mux _local_links/g1_mux_5 => sp4_r_v_b_29 lc_trk_g1_5
 (22 6)  (730 182)  (730 182)  Enable bit of Mux _local_links/g1_mux_7 => sp4_r_v_b_31 lc_trk_g1_7
 (25 6)  (733 182)  (733 182)  routing T_14_11.wire_logic_cluster/lc_6/out <X> T_14_11.lc_trk_g1_6
 (27 6)  (735 182)  (735 182)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (28 6)  (736 182)  (736 182)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (29 6)  (737 182)  (737 182)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g3_5 wire_logic_cluster/lc_3/in_1
 (30 6)  (738 182)  (738 182)  routing T_14_11.lc_trk_g3_5 <X> T_14_11.wire_logic_cluster/lc_3/in_1
 (31 6)  (739 182)  (739 182)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (32 6)  (740 182)  (740 182)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g3_7 wire_logic_cluster/lc_3/in_3
 (33 6)  (741 182)  (741 182)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (34 6)  (742 182)  (742 182)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (35 6)  (743 182)  (743 182)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.input_2_3
 (36 6)  (744 182)  (744 182)  LC_3 Logic Functioning bit
 (14 7)  (722 183)  (722 183)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g1_4
 (15 7)  (723 183)  (723 183)  routing T_14_11.top_op_4 <X> T_14_11.lc_trk_g1_4
 (17 7)  (725 183)  (725 183)  Enable bit of Mux _local_links/g1_mux_4 => top_op_4 lc_trk_g1_4
 (18 7)  (726 183)  (726 183)  routing T_14_11.sp4_r_v_b_29 <X> T_14_11.lc_trk_g1_5
 (21 7)  (729 183)  (729 183)  routing T_14_11.sp4_r_v_b_31 <X> T_14_11.lc_trk_g1_7
 (22 7)  (730 183)  (730 183)  Enable bit of Mux _local_links/g1_mux_6 => wire_logic_cluster/lc_6/out lc_trk_g1_6
 (28 7)  (736 183)  (736 183)  routing T_14_11.lc_trk_g2_1 <X> T_14_11.wire_logic_cluster/lc_3/in_0
 (29 7)  (737 183)  (737 183)  Enable bit of Mux _logic_cluster/lcb0_3 => lc_trk_g2_1 wire_logic_cluster/lc_3/in_0
 (31 7)  (739 183)  (739 183)  routing T_14_11.lc_trk_g3_7 <X> T_14_11.wire_logic_cluster/lc_3/in_3
 (32 7)  (740 183)  (740 183)  Enable bit of Mux _logic_cluster/lcb2_3 => lc_trk_g1_6 input_2_3
 (34 7)  (742 183)  (742 183)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.input_2_3
 (35 7)  (743 183)  (743 183)  routing T_14_11.lc_trk_g1_6 <X> T_14_11.input_2_3
 (15 8)  (723 184)  (723 184)  routing T_14_11.tnl_op_1 <X> T_14_11.lc_trk_g2_1
 (17 8)  (725 184)  (725 184)  Enable bit of Mux _local_links/g2_mux_1 => tnl_op_1 lc_trk_g2_1
 (21 8)  (729 184)  (729 184)  routing T_14_11.wire_logic_cluster/lc_3/out <X> T_14_11.lc_trk_g2_3
 (22 8)  (730 184)  (730 184)  Enable bit of Mux _local_links/g2_mux_3 => wire_logic_cluster/lc_3/out lc_trk_g2_3
 (25 8)  (733 184)  (733 184)  routing T_14_11.wire_logic_cluster/lc_2/out <X> T_14_11.lc_trk_g2_2
 (26 8)  (734 184)  (734 184)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (27 8)  (735 184)  (735 184)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (29 8)  (737 184)  (737 184)  Enable bit of Mux _logic_cluster/lcb1_4 => lc_trk_g1_2 wire_logic_cluster/lc_4/in_1
 (31 8)  (739 184)  (739 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (32 8)  (740 184)  (740 184)  Enable bit of Mux _logic_cluster/lcb3_4 => lc_trk_g3_4 wire_logic_cluster/lc_4/in_3
 (33 8)  (741 184)  (741 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (34 8)  (742 184)  (742 184)  routing T_14_11.lc_trk_g3_4 <X> T_14_11.wire_logic_cluster/lc_4/in_3
 (37 8)  (745 184)  (745 184)  LC_4 Logic Functioning bit
 (38 8)  (746 184)  (746 184)  LC_4 Logic Functioning bit
 (39 8)  (747 184)  (747 184)  LC_4 Logic Functioning bit
 (43 8)  (751 184)  (751 184)  LC_4 Logic Functioning bit
 (45 8)  (753 184)  (753 184)  LC_4 Logic Functioning bit
 (50 8)  (758 184)  (758 184)  Cascade bit: LH_LC04_inmux02_5

 (18 9)  (726 185)  (726 185)  routing T_14_11.tnl_op_1 <X> T_14_11.lc_trk_g2_1
 (22 9)  (730 185)  (730 185)  Enable bit of Mux _local_links/g2_mux_2 => wire_logic_cluster/lc_2/out lc_trk_g2_2
 (26 9)  (734 185)  (734 185)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (28 9)  (736 185)  (736 185)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_4/in_0
 (29 9)  (737 185)  (737 185)  Enable bit of Mux _logic_cluster/lcb0_4 => lc_trk_g2_6 wire_logic_cluster/lc_4/in_0
 (30 9)  (738 185)  (738 185)  routing T_14_11.lc_trk_g1_2 <X> T_14_11.wire_logic_cluster/lc_4/in_1
 (36 9)  (744 185)  (744 185)  LC_4 Logic Functioning bit
 (37 9)  (745 185)  (745 185)  LC_4 Logic Functioning bit
 (38 9)  (746 185)  (746 185)  LC_4 Logic Functioning bit
 (39 9)  (747 185)  (747 185)  LC_4 Logic Functioning bit
 (46 9)  (754 185)  (754 185)  Enable bit of Mux _out_links/OutMux6_4 => wire_logic_cluster/lc_4/out sp4_h_r_8
 (21 10)  (729 186)  (729 186)  routing T_14_11.wire_logic_cluster/lc_7/out <X> T_14_11.lc_trk_g2_7
 (22 10)  (730 186)  (730 186)  Enable bit of Mux _local_links/g2_mux_7 => wire_logic_cluster/lc_7/out lc_trk_g2_7
 (27 10)  (735 186)  (735 186)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (28 10)  (736 186)  (736 186)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_5/in_1
 (29 10)  (737 186)  (737 186)  Enable bit of Mux _logic_cluster/lcb1_5 => lc_trk_g3_1 wire_logic_cluster/lc_5/in_1
 (31 10)  (739 186)  (739 186)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (32 10)  (740 186)  (740 186)  Enable bit of Mux _logic_cluster/lcb3_5 => lc_trk_g2_6 wire_logic_cluster/lc_5/in_3
 (33 10)  (741 186)  (741 186)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (35 10)  (743 186)  (743 186)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.input_2_5
 (37 10)  (745 186)  (745 186)  LC_5 Logic Functioning bit
 (42 10)  (750 186)  (750 186)  LC_5 Logic Functioning bit
 (43 10)  (751 186)  (751 186)  LC_5 Logic Functioning bit
 (45 10)  (753 186)  (753 186)  LC_5 Logic Functioning bit
 (15 11)  (723 187)  (723 187)  routing T_14_11.tnr_op_4 <X> T_14_11.lc_trk_g2_4
 (17 11)  (725 187)  (725 187)  Enable bit of Mux _local_links/g2_mux_4 => tnr_op_4 lc_trk_g2_4
 (22 11)  (730 187)  (730 187)  Enable bit of Mux _local_links/g2_mux_6 => tnr_op_6 lc_trk_g2_6
 (24 11)  (732 187)  (732 187)  routing T_14_11.tnr_op_6 <X> T_14_11.lc_trk_g2_6
 (26 11)  (734 187)  (734 187)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (28 11)  (736 187)  (736 187)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_5/in_0
 (29 11)  (737 187)  (737 187)  Enable bit of Mux _logic_cluster/lcb0_5 => lc_trk_g2_3 wire_logic_cluster/lc_5/in_0
 (31 11)  (739 187)  (739 187)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.wire_logic_cluster/lc_5/in_3
 (32 11)  (740 187)  (740 187)  Enable bit of Mux _logic_cluster/lcb2_5 => lc_trk_g0_7 input_2_5
 (35 11)  (743 187)  (743 187)  routing T_14_11.lc_trk_g0_7 <X> T_14_11.input_2_5
 (36 11)  (744 187)  (744 187)  LC_5 Logic Functioning bit
 (37 11)  (745 187)  (745 187)  LC_5 Logic Functioning bit
 (42 11)  (750 187)  (750 187)  LC_5 Logic Functioning bit
 (43 11)  (751 187)  (751 187)  LC_5 Logic Functioning bit
 (17 12)  (725 188)  (725 188)  Enable bit of Mux _local_links/g3_mux_1 => wire_logic_cluster/lc_1/out lc_trk_g3_1
 (18 12)  (726 188)  (726 188)  routing T_14_11.wire_logic_cluster/lc_1/out <X> T_14_11.lc_trk_g3_1
 (28 12)  (736 188)  (736 188)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (737 188)  (737 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_3 wire_logic_cluster/lc_6/in_1
 (31 12)  (739 188)  (739 188)  routing T_14_11.lc_trk_g0_5 <X> T_14_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (740 188)  (740 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g0_5 wire_logic_cluster/lc_6/in_3
 (35 12)  (743 188)  (743 188)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.input_2_6
 (37 12)  (745 188)  (745 188)  LC_6 Logic Functioning bit
 (38 12)  (746 188)  (746 188)  LC_6 Logic Functioning bit
 (39 12)  (747 188)  (747 188)  LC_6 Logic Functioning bit
 (45 12)  (753 188)  (753 188)  LC_6 Logic Functioning bit
 (27 13)  (735 189)  (735 189)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (28 13)  (736 189)  (736 189)  routing T_14_11.lc_trk_g3_1 <X> T_14_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (737 189)  (737 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g3_1 wire_logic_cluster/lc_6/in_0
 (30 13)  (738 189)  (738 189)  routing T_14_11.lc_trk_g2_3 <X> T_14_11.wire_logic_cluster/lc_6/in_1
 (32 13)  (740 189)  (740 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g2_6 input_2_6
 (33 13)  (741 189)  (741 189)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.input_2_6
 (35 13)  (743 189)  (743 189)  routing T_14_11.lc_trk_g2_6 <X> T_14_11.input_2_6
 (36 13)  (744 189)  (744 189)  LC_6 Logic Functioning bit
 (37 13)  (745 189)  (745 189)  LC_6 Logic Functioning bit
 (38 13)  (746 189)  (746 189)  LC_6 Logic Functioning bit
 (39 13)  (747 189)  (747 189)  LC_6 Logic Functioning bit
 (14 14)  (722 190)  (722 190)  routing T_14_11.wire_logic_cluster/lc_4/out <X> T_14_11.lc_trk_g3_4
 (17 14)  (725 190)  (725 190)  Enable bit of Mux _local_links/g3_mux_5 => wire_logic_cluster/lc_5/out lc_trk_g3_5
 (18 14)  (726 190)  (726 190)  routing T_14_11.wire_logic_cluster/lc_5/out <X> T_14_11.lc_trk_g3_5
 (22 14)  (730 190)  (730 190)  Enable bit of Mux _local_links/g3_mux_7 => tnl_op_7 lc_trk_g3_7
 (24 14)  (732 190)  (732 190)  routing T_14_11.tnl_op_7 <X> T_14_11.lc_trk_g3_7
 (25 14)  (733 190)  (733 190)  routing T_14_11.sp4_v_b_38 <X> T_14_11.lc_trk_g3_6
 (26 14)  (734 190)  (734 190)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (28 14)  (736 190)  (736 190)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (29 14)  (737 190)  (737 190)  Enable bit of Mux _logic_cluster/lcb1_7 => lc_trk_g2_2 wire_logic_cluster/lc_7/in_1
 (32 14)  (740 190)  (740 190)  Enable bit of Mux _logic_cluster/lcb3_7 => lc_trk_g1_1 wire_logic_cluster/lc_7/in_3
 (34 14)  (742 190)  (742 190)  routing T_14_11.lc_trk_g1_1 <X> T_14_11.wire_logic_cluster/lc_7/in_3
 (17 15)  (725 191)  (725 191)  Enable bit of Mux _local_links/g3_mux_4 => wire_logic_cluster/lc_4/out lc_trk_g3_4
 (21 15)  (729 191)  (729 191)  routing T_14_11.tnl_op_7 <X> T_14_11.lc_trk_g3_7
 (22 15)  (730 191)  (730 191)  Enable bit of Mux _local_links/g3_mux_6 => sp4_v_b_38 lc_trk_g3_6
 (23 15)  (731 191)  (731 191)  routing T_14_11.sp4_v_b_38 <X> T_14_11.lc_trk_g3_6
 (25 15)  (733 191)  (733 191)  routing T_14_11.sp4_v_b_38 <X> T_14_11.lc_trk_g3_6
 (27 15)  (735 191)  (735 191)  routing T_14_11.lc_trk_g1_4 <X> T_14_11.wire_logic_cluster/lc_7/in_0
 (29 15)  (737 191)  (737 191)  Enable bit of Mux _logic_cluster/lcb0_7 => lc_trk_g1_4 wire_logic_cluster/lc_7/in_0
 (30 15)  (738 191)  (738 191)  routing T_14_11.lc_trk_g2_2 <X> T_14_11.wire_logic_cluster/lc_7/in_1
 (41 15)  (749 191)  (749 191)  LC_7 Logic Functioning bit
 (43 15)  (751 191)  (751 191)  LC_7 Logic Functioning bit


LogicTile_15_11

 (0 2)  (762 178)  (762 178)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (2 2)  (764 178)  (764 178)  Enable bit of Mux _global_links/clk_mux => glb_netwk_3 wire_logic_cluster/lc_7/clk
 (14 2)  (776 178)  (776 178)  routing T_15_11.sp4_h_l_1 <X> T_15_11.lc_trk_g0_4
 (0 3)  (762 179)  (762 179)  routing T_15_11.glb_netwk_3 <X> T_15_11.wire_logic_cluster/lc_7/clk
 (15 3)  (777 179)  (777 179)  routing T_15_11.sp4_h_l_1 <X> T_15_11.lc_trk_g0_4
 (16 3)  (778 179)  (778 179)  routing T_15_11.sp4_h_l_1 <X> T_15_11.lc_trk_g0_4
 (17 3)  (779 179)  (779 179)  Enable bit of Mux _local_links/g0_mux_4 => sp4_h_l_1 lc_trk_g0_4
 (21 4)  (783 180)  (783 180)  routing T_15_11.lft_op_3 <X> T_15_11.lc_trk_g1_3
 (22 4)  (784 180)  (784 180)  Enable bit of Mux _local_links/g1_mux_3 => lft_op_3 lc_trk_g1_3
 (24 4)  (786 180)  (786 180)  routing T_15_11.lft_op_3 <X> T_15_11.lc_trk_g1_3
 (22 7)  (784 183)  (784 183)  Enable bit of Mux _local_links/g1_mux_6 => top_op_6 lc_trk_g1_6
 (24 7)  (786 183)  (786 183)  routing T_15_11.top_op_6 <X> T_15_11.lc_trk_g1_6
 (25 7)  (787 183)  (787 183)  routing T_15_11.top_op_6 <X> T_15_11.lc_trk_g1_6
 (22 10)  (784 186)  (784 186)  Enable bit of Mux _local_links/g2_mux_7 => sp4_h_r_31 lc_trk_g2_7
 (23 10)  (785 186)  (785 186)  routing T_15_11.sp4_h_r_31 <X> T_15_11.lc_trk_g2_7
 (24 10)  (786 186)  (786 186)  routing T_15_11.sp4_h_r_31 <X> T_15_11.lc_trk_g2_7
 (21 11)  (783 187)  (783 187)  routing T_15_11.sp4_h_r_31 <X> T_15_11.lc_trk_g2_7
 (11 12)  (773 188)  (773 188)  routing T_15_11.sp4_h_l_40 <X> T_15_11.sp4_v_b_11
 (13 12)  (775 188)  (775 188)  routing T_15_11.sp4_h_l_40 <X> T_15_11.sp4_v_b_11
 (28 12)  (790 188)  (790 188)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (29 12)  (791 188)  (791 188)  Enable bit of Mux _logic_cluster/lcb1_6 => lc_trk_g2_7 wire_logic_cluster/lc_6/in_1
 (30 12)  (792 188)  (792 188)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (31 12)  (793 188)  (793 188)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (32 12)  (794 188)  (794 188)  Enable bit of Mux _logic_cluster/lcb3_6 => lc_trk_g1_6 wire_logic_cluster/lc_6/in_3
 (34 12)  (796 188)  (796 188)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (35 12)  (797 188)  (797 188)  routing T_15_11.lc_trk_g0_4 <X> T_15_11.input_2_6
 (39 12)  (801 188)  (801 188)  LC_6 Logic Functioning bit
 (40 12)  (802 188)  (802 188)  LC_6 Logic Functioning bit
 (41 12)  (803 188)  (803 188)  LC_6 Logic Functioning bit
 (45 12)  (807 188)  (807 188)  LC_6 Logic Functioning bit
 (12 13)  (774 189)  (774 189)  routing T_15_11.sp4_h_l_40 <X> T_15_11.sp4_v_b_11
 (26 13)  (788 189)  (788 189)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (27 13)  (789 189)  (789 189)  routing T_15_11.lc_trk_g1_3 <X> T_15_11.wire_logic_cluster/lc_6/in_0
 (29 13)  (791 189)  (791 189)  Enable bit of Mux _logic_cluster/lcb0_6 => lc_trk_g1_3 wire_logic_cluster/lc_6/in_0
 (30 13)  (792 189)  (792 189)  routing T_15_11.lc_trk_g2_7 <X> T_15_11.wire_logic_cluster/lc_6/in_1
 (31 13)  (793 189)  (793 189)  routing T_15_11.lc_trk_g1_6 <X> T_15_11.wire_logic_cluster/lc_6/in_3
 (32 13)  (794 189)  (794 189)  Enable bit of Mux _logic_cluster/lcb2_6 => lc_trk_g0_4 input_2_6
 (38 13)  (800 189)  (800 189)  LC_6 Logic Functioning bit
 (39 13)  (801 189)  (801 189)  LC_6 Logic Functioning bit
 (40 13)  (802 189)  (802 189)  LC_6 Logic Functioning bit
 (41 13)  (803 189)  (803 189)  LC_6 Logic Functioning bit
 (46 13)  (808 189)  (808 189)  Enable bit of Mux _out_links/OutMux6_6 => wire_logic_cluster/lc_6/out sp4_h_l_1
 (53 13)  (815 189)  (815 189)  Enable bit of Mux _out_links/OutMuxb_6 => wire_logic_cluster/lc_6/out sp4_r_v_b_45


LogicTile_18_11

 (11 9)  (939 185)  (939 185)  routing T_18_11.sp4_h_l_45 <X> T_18_11.sp4_h_r_8


LogicTile_22_11

 (11 0)  (1155 176)  (1155 176)  routing T_22_11.sp4_h_l_45 <X> T_22_11.sp4_v_b_2
 (13 0)  (1157 176)  (1157 176)  routing T_22_11.sp4_h_l_45 <X> T_22_11.sp4_v_b_2
 (12 1)  (1156 177)  (1156 177)  routing T_22_11.sp4_h_l_45 <X> T_22_11.sp4_v_b_2


LogicTile_15_10

 (22 3)  (784 163)  (784 163)  Enable bit of Mux _local_links/g0_mux_6 => sp4_v_b_22 lc_trk_g0_6
 (23 3)  (785 163)  (785 163)  routing T_15_10.sp4_v_b_22 <X> T_15_10.lc_trk_g0_6
 (24 3)  (786 163)  (786 163)  routing T_15_10.sp4_v_b_22 <X> T_15_10.lc_trk_g0_6
 (14 4)  (776 164)  (776 164)  routing T_15_10.sp4_v_b_0 <X> T_15_10.lc_trk_g1_0
 (26 4)  (788 164)  (788 164)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (32 4)  (794 164)  (794 164)  Enable bit of Mux _logic_cluster/lcb3_2 => lc_trk_g1_0 wire_logic_cluster/lc_2/in_3
 (34 4)  (796 164)  (796 164)  routing T_15_10.lc_trk_g1_0 <X> T_15_10.wire_logic_cluster/lc_2/in_3
 (36 4)  (798 164)  (798 164)  LC_2 Logic Functioning bit
 (37 4)  (799 164)  (799 164)  LC_2 Logic Functioning bit
 (38 4)  (800 164)  (800 164)  LC_2 Logic Functioning bit
 (39 4)  (801 164)  (801 164)  LC_2 Logic Functioning bit
 (40 4)  (802 164)  (802 164)  LC_2 Logic Functioning bit
 (42 4)  (804 164)  (804 164)  LC_2 Logic Functioning bit
 (52 4)  (814 164)  (814 164)  Enable bit of Mux _out_links/OutMux4_2 => wire_logic_cluster/lc_2/out sp12_v_b_20
 (16 5)  (778 165)  (778 165)  routing T_15_10.sp4_v_b_0 <X> T_15_10.lc_trk_g1_0
 (17 5)  (779 165)  (779 165)  Enable bit of Mux _local_links/g1_mux_0 => sp4_v_b_0 lc_trk_g1_0
 (26 5)  (788 165)  (788 165)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (28 5)  (790 165)  (790 165)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_2/in_0
 (29 5)  (791 165)  (791 165)  Enable bit of Mux _logic_cluster/lcb0_2 => lc_trk_g2_6 wire_logic_cluster/lc_2/in_0
 (36 5)  (798 165)  (798 165)  LC_2 Logic Functioning bit
 (37 5)  (799 165)  (799 165)  LC_2 Logic Functioning bit
 (38 5)  (800 165)  (800 165)  LC_2 Logic Functioning bit
 (39 5)  (801 165)  (801 165)  LC_2 Logic Functioning bit
 (41 5)  (803 165)  (803 165)  LC_2 Logic Functioning bit
 (43 5)  (805 165)  (805 165)  LC_2 Logic Functioning bit
 (28 6)  (790 166)  (790 166)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (29 6)  (791 166)  (791 166)  Enable bit of Mux _logic_cluster/lcb1_3 => lc_trk_g2_6 wire_logic_cluster/lc_3/in_1
 (30 6)  (792 166)  (792 166)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (31 6)  (793 166)  (793 166)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (32 6)  (794 166)  (794 166)  Enable bit of Mux _logic_cluster/lcb3_3 => lc_trk_g0_6 wire_logic_cluster/lc_3/in_3
 (36 6)  (798 166)  (798 166)  LC_3 Logic Functioning bit
 (37 6)  (799 166)  (799 166)  LC_3 Logic Functioning bit
 (38 6)  (800 166)  (800 166)  LC_3 Logic Functioning bit
 (39 6)  (801 166)  (801 166)  LC_3 Logic Functioning bit
 (40 6)  (802 166)  (802 166)  LC_3 Logic Functioning bit
 (42 6)  (804 166)  (804 166)  LC_3 Logic Functioning bit
 (47 6)  (809 166)  (809 166)  Enable bit of Mux _out_links/OutMux5_3 => wire_logic_cluster/lc_3/out sp12_h_r_14
 (30 7)  (792 167)  (792 167)  routing T_15_10.lc_trk_g2_6 <X> T_15_10.wire_logic_cluster/lc_3/in_1
 (31 7)  (793 167)  (793 167)  routing T_15_10.lc_trk_g0_6 <X> T_15_10.wire_logic_cluster/lc_3/in_3
 (36 7)  (798 167)  (798 167)  LC_3 Logic Functioning bit
 (37 7)  (799 167)  (799 167)  LC_3 Logic Functioning bit
 (38 7)  (800 167)  (800 167)  LC_3 Logic Functioning bit
 (39 7)  (801 167)  (801 167)  LC_3 Logic Functioning bit
 (40 7)  (802 167)  (802 167)  LC_3 Logic Functioning bit
 (42 7)  (804 167)  (804 167)  LC_3 Logic Functioning bit
 (22 11)  (784 171)  (784 171)  Enable bit of Mux _local_links/g2_mux_6 => sp12_v_t_21 lc_trk_g2_6
 (23 11)  (785 171)  (785 171)  routing T_15_10.sp12_v_t_21 <X> T_15_10.lc_trk_g2_6
 (25 11)  (787 171)  (787 171)  routing T_15_10.sp12_v_t_21 <X> T_15_10.lc_trk_g2_6


LogicTile_20_10

 (3 13)  (1039 173)  (1039 173)  routing T_20_10.sp12_h_l_22 <X> T_20_10.sp12_h_r_1


LogicTile_32_10

 (3 9)  (1675 169)  (1675 169)  routing T_32_10.sp12_h_l_22 <X> T_32_10.sp12_v_b_1


IO_Tile_0_9



LogicTile_1_9

 (8 4)  (26 148)  (26 148)  routing T_1_9.sp4_v_b_10 <X> T_1_9.sp4_h_r_4
 (9 4)  (27 148)  (27 148)  routing T_1_9.sp4_v_b_10 <X> T_1_9.sp4_h_r_4
 (10 4)  (28 148)  (28 148)  routing T_1_9.sp4_v_b_10 <X> T_1_9.sp4_h_r_4


LogicTile_2_9



LogicTile_3_9



LogicTile_4_9



LogicTile_5_9

 (6 14)  (240 158)  (240 158)  routing T_5_9.sp4_h_l_41 <X> T_5_9.sp4_v_t_44


LogicTile_6_9



LogicTile_7_9



RAM_Tile_8_9



LogicTile_9_9



LogicTile_10_9



LogicTile_11_9



LogicTile_12_9



LogicTile_13_9

 (7 10)  (661 154)  (661 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (661 159)  (661 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_14_9

 (7 10)  (715 154)  (715 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 15)  (715 159)  (715 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_15_9

 (7 10)  (769 154)  (769 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (769 156)  (769 156)  Column buffer control bit: LH_colbuf_cntl_5

 (7 15)  (769 159)  (769 159)  Column buffer control bit: LH_colbuf_cntl_6



LogicTile_16_9

 (7 10)  (823 154)  (823 154)  Column buffer control bit: LH_colbuf_cntl_3

 (7 12)  (823 156)  (823 156)  Column buffer control bit: LH_colbuf_cntl_5



LogicTile_17_9



LogicTile_18_9



LogicTile_19_9



LogicTile_20_9



LogicTile_21_9



LogicTile_22_9



LogicTile_23_9



LogicTile_24_9



RAM_Tile_25_9



LogicTile_26_9



LogicTile_27_9



LogicTile_28_9



LogicTile_29_9



LogicTile_30_9



LogicTile_31_9



LogicTile_32_9



IO_Tile_33_9



IO_Tile_0_8



LogicTile_1_8

 (13 6)  (31 134)  (31 134)  routing T_1_8.sp4_v_b_5 <X> T_1_8.sp4_v_t_40


LogicTile_2_8



LogicTile_3_8



LogicTile_4_8



LogicTile_5_8



LogicTile_6_8



LogicTile_7_8



RAM_Tile_8_8



LogicTile_9_8



LogicTile_10_8



LogicTile_11_8



LogicTile_12_8



LogicTile_13_8



LogicTile_14_8



LogicTile_15_8

 (3 4)  (765 132)  (765 132)  routing T_15_8.sp12_v_t_23 <X> T_15_8.sp12_h_r_0


LogicTile_16_8

 (11 0)  (827 128)  (827 128)  routing T_16_8.sp4_v_t_46 <X> T_16_8.sp4_v_b_2
 (12 1)  (828 129)  (828 129)  routing T_16_8.sp4_v_t_46 <X> T_16_8.sp4_v_b_2


LogicTile_17_8



LogicTile_18_8



LogicTile_19_8



LogicTile_20_8



LogicTile_21_8



LogicTile_22_8



LogicTile_23_8

 (2 8)  (1200 136)  (1200 136)  Enable bit of Mux _span_links/cross_mux_horz_8 => sp12_h_r_16 sp4_h_l_9


LogicTile_24_8



RAM_Tile_25_8



LogicTile_26_8

 (6 13)  (1354 141)  (1354 141)  routing T_26_8.sp4_h_l_44 <X> T_26_8.sp4_h_r_9


LogicTile_27_8



LogicTile_28_8



LogicTile_29_8



LogicTile_30_8

 (4 4)  (1568 132)  (1568 132)  routing T_30_8.sp4_h_l_44 <X> T_30_8.sp4_v_b_3
 (6 4)  (1570 132)  (1570 132)  routing T_30_8.sp4_h_l_44 <X> T_30_8.sp4_v_b_3
 (5 5)  (1569 133)  (1569 133)  routing T_30_8.sp4_h_l_44 <X> T_30_8.sp4_v_b_3


LogicTile_31_8



LogicTile_32_8



IO_Tile_33_8



LogicTile_16_7

 (36 12)  (852 124)  (852 124)  LC_6 Logic Functioning bit
 (37 12)  (853 124)  (853 124)  LC_6 Logic Functioning bit
 (38 12)  (854 124)  (854 124)  LC_6 Logic Functioning bit
 (39 12)  (855 124)  (855 124)  LC_6 Logic Functioning bit
 (40 12)  (856 124)  (856 124)  LC_6 Logic Functioning bit
 (41 12)  (857 124)  (857 124)  LC_6 Logic Functioning bit
 (42 12)  (858 124)  (858 124)  LC_6 Logic Functioning bit
 (43 12)  (859 124)  (859 124)  LC_6 Logic Functioning bit
 (36 13)  (852 125)  (852 125)  LC_6 Logic Functioning bit
 (37 13)  (853 125)  (853 125)  LC_6 Logic Functioning bit
 (38 13)  (854 125)  (854 125)  LC_6 Logic Functioning bit
 (39 13)  (855 125)  (855 125)  LC_6 Logic Functioning bit
 (40 13)  (856 125)  (856 125)  LC_6 Logic Functioning bit
 (41 13)  (857 125)  (857 125)  LC_6 Logic Functioning bit
 (42 13)  (858 125)  (858 125)  LC_6 Logic Functioning bit
 (43 13)  (859 125)  (859 125)  LC_6 Logic Functioning bit
 (48 13)  (864 125)  (864 125)  Enable bit of Mux _out_links/OutMux0_6 => wire_logic_cluster/lc_6/out sp4_v_t_1


LogicTile_20_7

 (19 7)  (1055 119)  (1055 119)  Enable bit of Mux _span_links/cross_mux_vert_6 => sp12_v_t_10 sp4_v_b_18


LogicTile_22_7

 (9 13)  (1153 125)  (1153 125)  routing T_22_7.sp4_v_t_39 <X> T_22_7.sp4_v_b_10
 (10 13)  (1154 125)  (1154 125)  routing T_22_7.sp4_v_t_39 <X> T_22_7.sp4_v_b_10


IO_Tile_0_6

 (3 6)  (14 102)  (14 102)  IO control bit: IOLEFT_IE_1

 (17 9)  (0 105)  (0 105)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 109)  (0 109)  IOB_1 IO Functioning bit


LogicTile_6_6

 (3 5)  (291 101)  (291 101)  routing T_6_6.sp12_h_l_23 <X> T_6_6.sp12_h_r_0


LogicTile_12_6

 (2 4)  (602 100)  (602 100)  Enable bit of Mux _span_links/cross_mux_horz_6 => sp12_h_r_12 sp4_h_l_7


LogicTile_15_6

 (6 2)  (768 98)  (768 98)  routing T_15_6.sp4_h_l_42 <X> T_15_6.sp4_v_t_37


LogicTile_32_6

 (19 5)  (1691 101)  (1691 101)  Enable bit of Mux _span_links/cross_mux_vert_4 => sp12_v_t_6 sp4_v_t_5


IO_Tile_0_5

 (0 3)  (17 83)  (17 83)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 83)  (0 83)  IOB_0 IO Functioning bit
 (3 9)  (14 89)  (14 89)  IO control bit: IOLEFT_IE_0



LogicTile_1_5

 (10 15)  (28 95)  (28 95)  routing T_1_5.sp4_h_l_40 <X> T_1_5.sp4_v_t_47


LogicTile_16_5

 (3 6)  (819 86)  (819 86)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23
 (3 7)  (819 87)  (819 87)  routing T_16_5.sp12_h_r_0 <X> T_16_5.sp12_v_t_23


LogicTile_24_5

 (3 6)  (1255 86)  (1255 86)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23
 (3 7)  (1255 87)  (1255 87)  routing T_24_5.sp12_h_r_0 <X> T_24_5.sp12_v_t_23


LogicTile_28_5

 (3 3)  (1459 83)  (1459 83)  routing T_28_5.sp12_v_b_0 <X> T_28_5.sp12_h_l_23
 (3 6)  (1459 86)  (1459 86)  routing T_28_5.sp12_v_b_0 <X> T_28_5.sp12_v_t_23


IO_Tile_33_5

 (17 3)  (1743 83)  (1743 83)  IOB_0 IO Functioning bit
 (17 5)  (1743 85)  (1743 85)  Enable bit of Mux _out_links/OutMuxc_0 => wire_io_cluster/io_0/D_IN_0 span12_horz_16
 (2 6)  (1728 86)  (1728 86)  IO control bit: IORIGHT_REN_0

 (3 9)  (1729 89)  (1729 89)  IO control bit: IORIGHT_IE_0



IO_Tile_0_4

 (0 3)  (17 67)  (17 67)  Enable bit of Mux _out_links/OutMux5_0 => wire_io_cluster/io_0/D_IN_0 span4_horz_40
 (17 3)  (0 67)  (0 67)  IOB_0 IO Functioning bit
 (3 6)  (14 70)  (14 70)  IO control bit: IOLEFT_IE_1

 (3 9)  (14 73)  (14 73)  IO control bit: IOLEFT_IE_0

 (17 9)  (0 73)  (0 73)  Enable bit of Mux _out_links/OutMuxb_2 => wire_io_cluster/io_1/D_IN_0 span12_horz_12
 (17 13)  (0 77)  (0 77)  IOB_1 IO Functioning bit


LogicTile_1_4

 (12 7)  (30 71)  (30 71)  routing T_1_4.sp4_h_l_40 <X> T_1_4.sp4_v_t_40


LogicTile_6_4

 (3 7)  (291 71)  (291 71)  routing T_6_4.sp12_h_l_23 <X> T_6_4.sp12_v_t_23


LogicTile_16_4

 (4 9)  (820 73)  (820 73)  routing T_16_4.sp4_v_t_36 <X> T_16_4.sp4_h_r_6
 (19 10)  (835 74)  (835 74)  Enable bit of Mux _span_links/cross_mux_vert_11 => sp12_v_b_23 sp4_v_b_23
 (9 13)  (825 77)  (825 77)  routing T_16_4.sp4_v_t_39 <X> T_16_4.sp4_v_b_10
 (10 13)  (826 77)  (826 77)  routing T_16_4.sp4_v_t_39 <X> T_16_4.sp4_v_b_10


LogicTile_20_4

 (4 0)  (1040 64)  (1040 64)  routing T_20_4.sp4_h_l_43 <X> T_20_4.sp4_v_b_0
 (6 0)  (1042 64)  (1042 64)  routing T_20_4.sp4_h_l_43 <X> T_20_4.sp4_v_b_0
 (5 1)  (1041 65)  (1041 65)  routing T_20_4.sp4_h_l_43 <X> T_20_4.sp4_v_b_0
 (9 8)  (1045 72)  (1045 72)  routing T_20_4.sp4_v_t_42 <X> T_20_4.sp4_h_r_7


LogicTile_24_4

 (8 1)  (1260 65)  (1260 65)  routing T_24_4.sp4_h_l_42 <X> T_24_4.sp4_v_b_1
 (9 1)  (1261 65)  (1261 65)  routing T_24_4.sp4_h_l_42 <X> T_24_4.sp4_v_b_1
 (10 1)  (1262 65)  (1262 65)  routing T_24_4.sp4_h_l_42 <X> T_24_4.sp4_v_b_1


LogicTile_30_4

 (13 9)  (1577 73)  (1577 73)  routing T_30_4.sp4_v_t_38 <X> T_30_4.sp4_h_r_8


IO_Tile_33_4

 (4 0)  (1730 64)  (1730 64)  routing T_33_4.span4_horz_32 <X> T_33_4.lc_trk_g0_0
 (16 0)  (1742 64)  (1742 64)  IOB_0 IO Functioning bit
 (5 1)  (1731 65)  (1731 65)  routing T_33_4.span4_horz_32 <X> T_33_4.lc_trk_g0_0
 (6 1)  (1732 65)  (1732 65)  routing T_33_4.span4_horz_32 <X> T_33_4.lc_trk_g0_0
 (7 1)  (1733 65)  (1733 65)  Enable bit of Mux _local_links/g0_mux_0 => span4_horz_32 lc_trk_g0_0
 (17 3)  (1743 67)  (1743 67)  IOB_0 IO Functioning bit
 (16 4)  (1742 68)  (1742 68)  IOB_0 IO Functioning bit
 (13 5)  (1739 69)  (1739 69)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_0 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1728 70)  (1728 70)  IO control bit: IORIGHT_REN_0



LogicTile_22_3

 (8 1)  (1152 49)  (1152 49)  routing T_22_3.sp4_v_t_47 <X> T_22_3.sp4_v_b_1
 (10 1)  (1154 49)  (1154 49)  routing T_22_3.sp4_v_t_47 <X> T_22_3.sp4_v_b_1


LogicTile_32_3

 (10 12)  (1682 60)  (1682 60)  routing T_32_3.sp4_v_t_40 <X> T_32_3.sp4_h_r_10


IO_Tile_33_3

 (3 1)  (1729 49)  (1729 49)  IO control bit: IORIGHT_REN_1

 (4 10)  (1730 58)  (1730 58)  routing T_33_3.span4_horz_10 <X> T_33_3.lc_trk_g1_2
 (12 10)  (1738 58)  (1738 58)  routing T_33_3.lc_trk_g1_2 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (16 10)  (1742 58)  (1742 58)  IOB_1 IO Functioning bit
 (4 11)  (1730 59)  (1730 59)  routing T_33_3.span4_horz_10 <X> T_33_3.lc_trk_g1_2
 (6 11)  (1732 59)  (1732 59)  routing T_33_3.span4_horz_10 <X> T_33_3.lc_trk_g1_2
 (7 11)  (1733 59)  (1733 59)  Enable bit of Mux _local_links/g1_mux_2 => span4_horz_10 lc_trk_g1_2
 (12 11)  (1738 59)  (1738 59)  routing T_33_3.lc_trk_g1_2 <X> T_33_3.wire_io_cluster/io_1/D_OUT_0
 (13 11)  (1739 59)  (1739 59)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g1_2 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1743 61)  (1743 61)  IOB_1 IO Functioning bit
 (16 14)  (1742 62)  (1742 62)  IOB_1 IO Functioning bit


LogicTile_4_1

 (3 6)  (183 22)  (183 22)  routing T_4_1.sp12_v_b_0 <X> T_4_1.sp12_v_t_23


LogicTile_16_1

 (8 1)  (824 17)  (824 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1
 (10 1)  (826 17)  (826 17)  routing T_16_1.sp4_v_t_47 <X> T_16_1.sp4_v_b_1


GlobalNetwork_0_0

 (0 0)  (870 271)  (870 271)  routing T_0_0.padin_6 <X> T_0_0.glb_netwk_6
 (1 2)  (871 273)  (871 273)  routing T_0_0.padin_5 <X> T_0_0.glb_netwk_5
 (1 3)  (871 272)  (871 272)  routing T_0_0.padin_3 <X> T_0_0.glb_netwk_3


IO_Tile_4_0

 (17 1)  (185 14)  (185 14)  Enable bit of Mux _out_links/OutMuxa_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_0
 (17 3)  (185 13)  (185 13)  IOB_0 IO Functioning bit
 (3 9)  (207 6)  (207 6)  IO control bit: IODOWN_IE_0



IO_Tile_13_0

 (15 4)  (691 11)  (691 11)  Enable bit of Mux _fablink/Mux => lc_trk_g1_4 fabout
 (14 5)  (690 10)  (690 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (15 5)  (691 10)  (691 10)  routing T_13_0.lc_trk_g1_4 <X> T_13_0.fabout
 (4 13)  (670 2)  (670 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (5 13)  (671 2)  (671 2)  routing T_13_0.span4_horz_r_4 <X> T_13_0.lc_trk_g1_4
 (7 13)  (673 2)  (673 2)  Enable bit of Mux _local_links/g1_mux_4 => span4_horz_r_4 lc_trk_g1_4


IO_Tile_14_0

 (3 2)  (735 12)  (735 12)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_5

 (2 4)  (734 11)  (734 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_7

 (3 4)  (735 11)  (735 11)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_8

 (3 5)  (735 10)  (735 10)  PLL config bit: CLOCK_T_14_0_IODOWN_cf_bit_6



IO_Tile_15_0

 (2 2)  (788 12)  (788 12)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_4

 (3 3)  (789 13)  (789 13)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_3

 (2 4)  (788 11)  (788 11)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_7

 (3 5)  (789 10)  (789 10)  PLL config bit: CLOCK_T_15_0_IODOWN_cf_bit_6



IO_Tile_16_0

 (11 0)  (849 15)  (849 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (12 0)  (850 15)  (850 15)  routing T_16_0.span4_vert_1 <X> T_16_0.span4_horz_l_12
 (16 0)  (820 15)  (820 15)  IOB_0 IO Functioning bit
 (3 2)  (843 12)  (843 12)  PLL config bit: CLOCK_T_16_0_IODOWN_cf_bit_5

 (17 3)  (821 13)  (821 13)  IOB_0 IO Functioning bit
 (12 4)  (850 11)  (850 11)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 4)  (851 11)  (851 11)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (820 11)  (820 11)  IOB_0 IO Functioning bit
 (12 5)  (850 10)  (850 10)  routing T_16_0.lc_trk_g1_7 <X> T_16_0.wire_io_cluster/io_0/D_OUT_0
 (13 5)  (851 10)  (851 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g1_7 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (842 8)  (842 8)  IO control bit: GIODOWN1_REN_0

 (17 13)  (821 2)  (821 2)  IOB_1 IO Functioning bit
 (5 14)  (833 0)  (833 0)  routing T_16_0.span4_vert_47 <X> T_16_0.lc_trk_g1_7
 (6 14)  (834 0)  (834 0)  routing T_16_0.span4_vert_47 <X> T_16_0.lc_trk_g1_7
 (7 14)  (835 0)  (835 0)  Enable bit of Mux _local_links/g1_mux_7 => span4_vert_47 lc_trk_g1_7
 (8 14)  (836 0)  (836 0)  routing T_16_0.span4_vert_47 <X> T_16_0.lc_trk_g1_7
 (8 15)  (836 1)  (836 1)  routing T_16_0.span4_vert_47 <X> T_16_0.lc_trk_g1_7


IO_Tile_17_0

 (17 3)  (879 13)  (879 13)  IOB_0 IO Functioning bit
 (2 6)  (900 8)  (900 8)  IO control bit: GIODOWN0_REN_0

 (3 9)  (901 6)  (901 6)  IO control bit: GIODOWN0_IE_0



IO_Tile_18_0

 (2 0)  (954 15)  (954 15)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_1

 (3 2)  (955 12)  (955 12)  PLL config bit: CLOCK_T_18_0_IODOWN_cf_bit_5



IO_Tile_20_0

 (5 4)  (1053 11)  (1053 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (6 4)  (1054 11)  (1054 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (7 4)  (1055 11)  (1055 11)  Enable bit of Mux _local_links/g0_mux_5 => span4_vert_37 lc_trk_g0_5
 (8 4)  (1056 11)  (1056 11)  routing T_20_0.span4_vert_37 <X> T_20_0.lc_trk_g0_5
 (15 4)  (1073 11)  (1073 11)  Enable bit of Mux _fablink/Mux => lc_trk_g0_5 fabout
 (15 5)  (1073 10)  (1073 10)  routing T_20_0.lc_trk_g0_5 <X> T_20_0.fabout


IO_Tile_22_0

 (5 0)  (1161 15)  (1161 15)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (6 0)  (1162 15)  (1162 15)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (7 0)  (1163 15)  (1163 15)  Enable bit of Mux _local_links/g0_mux_1 => span4_vert_25 lc_trk_g0_1
 (3 1)  (1171 14)  (1171 14)  IO control bit: BIODOWN_REN_1

 (8 1)  (1164 14)  (1164 14)  routing T_22_0.span4_vert_25 <X> T_22_0.lc_trk_g0_1
 (16 10)  (1148 4)  (1148 4)  IOB_1 IO Functioning bit
 (13 11)  (1179 5)  (1179 5)  Enable bit of Mux _io_cluster/in_mux1_1 => lc_trk_g0_1 wire_io_cluster/io_1/D_OUT_0
 (17 13)  (1149 2)  (1149 2)  IOB_1 IO Functioning bit
 (16 14)  (1148 0)  (1148 0)  IOB_1 IO Functioning bit


IO_Tile_24_0

 (16 0)  (1256 15)  (1256 15)  IOB_0 IO Functioning bit
 (17 3)  (1257 13)  (1257 13)  IOB_0 IO Functioning bit
 (4 4)  (1268 11)  (1268 11)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (13 4)  (1287 11)  (1287 11)  routing T_24_0.lc_trk_g0_4 <X> T_24_0.wire_io_cluster/io_0/D_OUT_0
 (16 4)  (1256 11)  (1256 11)  IOB_0 IO Functioning bit
 (5 5)  (1269 10)  (1269 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (6 5)  (1270 10)  (1270 10)  routing T_24_0.span4_vert_36 <X> T_24_0.lc_trk_g0_4
 (7 5)  (1271 10)  (1271 10)  Enable bit of Mux _local_links/g0_mux_4 => span4_vert_36 lc_trk_g0_4
 (13 5)  (1287 10)  (1287 10)  Enable bit of Mux _io_cluster/in_mux0_1 => lc_trk_g0_4 wire_io_cluster/io_0/D_OUT_0
 (2 6)  (1278 8)  (1278 8)  IO control bit: IODOWN_REN_0



IO_Tile_28_0

 (17 2)  (1461 12)  (1461 12)  Enable bit of Mux _out_links/OutMuxb_0 => wire_io_cluster/io_0/D_IN_0 span12_vert_8
 (17 3)  (1461 13)  (1461 13)  IOB_0 IO Functioning bit
 (2 6)  (1482 8)  (1482 8)  IO control bit: IODOWN_REN_0

 (3 9)  (1483 6)  (1483 6)  IO control bit: IODOWN_IE_0


