{"Source Block": ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@101:111@HdlIdDef", "  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr_rel = 'd0;\n\n  // internal signals\n\n  wire    [DMA_ADDR_WIDTH:0]      axi_addr_diff_s;\n  wire                            axi_raddr_rel_t_s;\n"], "Clone Blocks": [["hdl/library/util_adcfifo/util_adcfifo.v@101:111", "  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [ADC_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n\n  // internal signals\n\n  wire                            dma_waddr_rel_t_s;\n  wire    [DMA_ADDR_WIDTH-1:0]    dma_waddr_rel_s;\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@99:109", "  reg     [AXI_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr_rel = 'd0;\n\n  // internal signals\n\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@98:108", "  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr_rel = 'd0;\n\n  // internal signals\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@97:107", "  reg                             dma_rst = 'd0;\n  reg     [  2:0]                 dma_waddr_rel_t_m = 'd0;\n  reg     [AXI_ADDR_WIDTH-1:0]    dma_waddr_rel = 'd0;\n  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr_rel = 'd0;\n\n"], ["hdl/library/axi_adcfifo/axi_adcfifo_dma.v@100:110", "  reg                             dma_rd = 'd0;\n  reg                             dma_rd_d = 'd0;\n  reg     [DMA_DATA_WIDTH-1:0]    dma_rdata_d = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr = 'd0;\n  reg     [  2:0]                 dma_raddr_rel_count = 'd0;\n  reg                             dma_raddr_rel_t = 'd0;\n  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr_rel = 'd0;\n\n  // internal signals\n\n  wire    [DMA_ADDR_WIDTH:0]      axi_addr_diff_s;\n"]], "Diff Content": {"Delete": [[106, "  reg     [DMA_ADDR_WIDTH-1:0]    dma_raddr_rel = 'd0;\n"]], "Add": [[106, "  reg     [DMA_ADDRESS_WIDTH-1:0]    dma_raddr_rel = 'd0;\n"]]}}