{
    "versionMajor": "202110",
    "versionMinor": "1",
    "hostArchitecture": "x86_64",
    "hostInterface": "pcie",
    "usesPR": "true",
    "platformState": "impl",
    "topModuleName": "ulp_wrapper",
    "acceleratorBinaryFormat": "xclbin2",
    "acceleratorBinaryContent": "bitstream",
    "validAcceleratorBinaryContentValues": "dcp,bitstream",
    "dcpFunctionStripped": "false",
    "dcpEncrypted": "false",
    "defaultOutputType": "xclbin",
    "designIntent": {
        "dataCenter": {
            "value": "true",
            "explicit": "true"
        },
        "embedded": {
            "value": "false",
            "explicit": "true"
        },
        "externalHost": {
            "value": "true",
            "explicit": "false"
        },
        "serverManaged": {
            "value": "true",
            "explicit": "false"
        }
    },
    "board": {
        "name": "xilinx.com:u2:1.0",
        "vendor": "xilinx.com",
        "part": "xcku15p-ffva1156-2LV-e",
        "boardPart": "xilinx.com:u2:part0:1.0",
        "imageFileHdpi": "u2_image.jpg"
    },
    "devices": [
        {
            "name": "fpga0",
            "type": "8",
            "fpgaPart": "kintexuplus:xcku15p:ffva1156:-2LV:e",
            "part": {
                "name": "xcku15p-ffva1156-2LV-e",
                "architecture": "kintexuplus",
                "device": "xcku15p",
                "package": "ffva1156",
                "speedGrade": "-2LV",
                "tempGrade": "e"
            },
            "core": {
                "name": "OCL_REGION_0",
                "type": "clc_region",
                "instPath": "level0_i\/ulp",
                "drBDName": "ulp.bd",
                "numComputeUnits": "60",
                "availableResources": {
                    "bramCount": "646",
                    "dspCount": "1344",
                    "lutCount": "342496",
                    "registerCount": "684992",
                    "pBlocks": [
                        {
                            "name": "pblock_dynamic_region",
                            "validSlrs": [
                                "SLR0"
                            ],
                            "resources": [
                                {
                                    "name": "BRAM",
                                    "value": "646"
                                },
                                {
                                    "name": "BRAM_SLR0",
                                    "value": "646"
                                },
                                {
                                    "name": "DSP",
                                    "value": "1344"
                                },
                                {
                                    "name": "DSPs_SLR0",
                                    "value": "1344"
                                },
                                {
                                    "name": "LUT",
                                    "value": "342496"
                                },
                                {
                                    "name": "LUT_SLR0",
                                    "value": "342496"
                                },
                                {
                                    "name": "REG",
                                    "value": "684992"
                                },
                                {
                                    "name": "REG_SLR0",
                                    "value": "684992"
                                },
                                {
                                    "name": "URAM",
                                    "value": "112"
                                },
                                {
                                    "name": "URAM_SLR0",
                                    "value": "112"
                                }
                            ]
                        }
                    ]
                }
            }
        }
    ],
    "interfaces": [
        {
            "id": "int1",
            "name": "PCIe",
            "type": "gen3x4"
        }
    ],
    "memories": [
        {
            "name": "mem0",
            "type": "ddr4",
            "size": "4GB",
            "lowAddress": "0",
            "highAddress": "0"
        }
    ],
    "files": [
        {
            "name": "tcl_hooks\/prelink.tcl",
            "type": "PRE_SYS_LINK_TCL"
        },
        {
            "name": "tcl_hooks\/preopt.tcl",
            "type": "PRE_OPT_TCL"
        },
        {
            "name": "tcl_hooks\/postopt.tcl",
            "type": "POST_OPT_TCL"
        },
        {
            "name": "tcl_hooks\/postroute.tcl",
            "type": "POST_ROUTE_TCL"
        },
        {
            "name": "tcl_hooks\/impl.xdc",
            "type": "SYNTH_CONSTRS",
            "usedIn": "implementation",
            "processingOrder": "NORMAL"
        },
        {
            "name": "hw_bb_locked.dcp",
            "type": "BB_LOCKED_IMPL_DCP"
        },
        {
            "name": "hw.hpfm",
            "type": "HPFM"
        },
        {
            "name": "bd\/202110_1_dev.srcs\/sources_1\/bd\/ulp\/ulp.bd",
            "type": "DR_BD"
        },
        {
            "name": "iprepo",
            "type": "IP_REPO_PATH"
        },
        {
            "name": "ipcache",
            "type": "IP_CACHE_DIR"
        },
        {
            "name": "board",
            "type": "BOARD_REPO_PATH"
        },
        {
            "name": "ext_metadata.json",
            "type": "EXT_META_JSON"
        }
    ],
    "vendor": "xilinx",
    "boardId": "u2",
    "name": "gen3x4_xdma_gc_2",
    "uniqueName": "xilinx:u2:gen3x4_xdma_gc_2:202110.1",
    "fpgaPart": "kintexuplus",
    "fpgaDevice": "xcku15p",
    "interfaceDescription": "PCIe gen3x4",
    "unifiedPlatform": "true",
    "expandablePlatform": "true",
    "hardware": "true",
    "softwareEmulation": "true",
    "hardwareEmulation": "true",
    "hardwareEmuPlatform": "true",
    "usesNIFD": "false",
    "generatedName": "Vivado",
    "generatedVersion": "2021.1",
    "generatedChangeList": "3198056",
    "generatedTimestamp": "Thu May  6 14:16:19 2021",
    "idCode": "04a56093",
    "resources": [
        {
            "type": "BRAM",
            "count": "984"
        },
        {
            "type": "DSP",
            "count": "1968"
        },
        {
            "type": "LUT",
            "count": "522720"
        },
        {
            "type": "FF",
            "count": "1045440"
        },
        {
            "type": "REG",
            "count": "684992"
        }
    ],
    "systemClocks": [
        {
            "default": "false",
            "name": "CPU",
            "origName": "CPU",
            "id": "-1",
            "frequency": "1",
            "instRef": "\/",
            "period": "1000.000000",
            "status": "reserved"
        },
        {
            "default": "false",
            "name": "PL 1",
            "origName": "_bd_top_blp_s_aclk_kernel2_ref_clk_00",
            "id": "1",
            "frequency": "500.000000",
            "instRef": "_bd_top",
            "compRef": "_bd_top",
            "period": "2.000000",
            "normalizedPeriod": ".002000",
            "status": "scalable"
        },
        {
            "default": "true",
            "name": "PL 0",
            "origName": "_bd_top_blp_s_aclk_kernel_ref_clk_00",
            "id": "0",
            "frequency": "300.000000",
            "instRef": "_bd_top",
            "compRef": "_bd_top",
            "period": "3.333333",
            "normalizedPeriod": ".003333",
            "status": "scalable"
        }
    ],
    "ipParameters": [
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'axi_interconnect_0_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'axi_interconnect_0_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "S01_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S01_AXI'])>0"
        },
        {
            "name": "S01_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S01_AXI'])>0"
        },
        {
            "name": "S02_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S02_AXI'])>0"
        },
        {
            "name": "S02_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S02_AXI'])>0"
        },
        {
            "name": "S03_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S03_AXI'])>0"
        },
        {
            "name": "S03_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S03_AXI'])>0"
        },
        {
            "name": "S04_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S04_AXI'])>0"
        },
        {
            "name": "S04_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S04_AXI'])>0"
        },
        {
            "name": "S05_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S05_AXI'])>0"
        },
        {
            "name": "S05_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S05_AXI'])>0"
        },
        {
            "name": "S06_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S06_AXI'])>0"
        },
        {
            "name": "S06_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S06_AXI'])>0"
        },
        {
            "name": "S07_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S07_AXI'])>0"
        },
        {
            "name": "S07_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S07_AXI'])>0"
        },
        {
            "name": "S08_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S08_AXI'])>0"
        },
        {
            "name": "S08_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S08_AXI'])>0"
        },
        {
            "name": "S09_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S09_AXI'])>0"
        },
        {
            "name": "S09_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S09_AXI'])>0"
        },
        {
            "name": "S10_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S10_AXI'])>0"
        },
        {
            "name": "S10_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S10_AXI'])>0"
        },
        {
            "name": "S11_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S11_AXI'])>0"
        },
        {
            "name": "S11_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S11_AXI'])>0"
        },
        {
            "name": "S12_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S12_AXI'])>0"
        },
        {
            "name": "S12_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S12_AXI'])>0"
        },
        {
            "name": "S13_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S13_AXI'])>0"
        },
        {
            "name": "S13_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S13_AXI'])>0"
        },
        {
            "name": "S14_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S14_AXI'])>0"
        },
        {
            "name": "S14_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S14_AXI'])>0"
        },
        {
            "name": "S15_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S15_AXI'])>0"
        },
        {
            "name": "S15_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_S15_AXI'])>0"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'axi_interconnect_0_p_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'axi_interconnect_0_p_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "S01_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S01_AXI'])>0"
        },
        {
            "name": "S01_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S01_AXI'])>0"
        },
        {
            "name": "S02_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S02_AXI'])>0"
        },
        {
            "name": "S02_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S02_AXI'])>0"
        },
        {
            "name": "S03_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S03_AXI'])>0"
        },
        {
            "name": "S03_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S03_AXI'])>0"
        },
        {
            "name": "S04_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S04_AXI'])>0"
        },
        {
            "name": "S04_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S04_AXI'])>0"
        },
        {
            "name": "S05_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S05_AXI'])>0"
        },
        {
            "name": "S05_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S05_AXI'])>0"
        },
        {
            "name": "S06_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S06_AXI'])>0"
        },
        {
            "name": "S06_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S06_AXI'])>0"
        },
        {
            "name": "S07_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S07_AXI'])>0"
        },
        {
            "name": "S07_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S07_AXI'])>0"
        },
        {
            "name": "S08_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S08_AXI'])>0"
        },
        {
            "name": "S08_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S08_AXI'])>0"
        },
        {
            "name": "S09_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S09_AXI'])>0"
        },
        {
            "name": "S09_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S09_AXI'])>0"
        },
        {
            "name": "S10_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S10_AXI'])>0"
        },
        {
            "name": "S10_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S10_AXI'])>0"
        },
        {
            "name": "S11_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S11_AXI'])>0"
        },
        {
            "name": "S11_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S11_AXI'])>0"
        },
        {
            "name": "S12_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S12_AXI'])>0"
        },
        {
            "name": "S12_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S12_AXI'])>0"
        },
        {
            "name": "S13_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S13_AXI'])>0"
        },
        {
            "name": "S13_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S13_AXI'])>0"
        },
        {
            "name": "S14_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S14_AXI'])>0"
        },
        {
            "name": "S14_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S14_AXI'])>0"
        },
        {
            "name": "S15_HAS_REGSLICE",
            "value": "1",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S15_AXI'])>0"
        },
        {
            "name": "S15_HAS_DATA_FIFO",
            "value": "2",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='axi_interconnect_0_p_S15_AXI'])>0"
        },
        {
            "name": "NUM_SI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'slr1\/interconnect_axilite_user_S') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "NUM_MI",
            "value": "number(count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and starts-with(@xd:name,'slr1\/interconnect_axilite_user_M') and starts-with(substring(@xd:name, string-length(@xd:name)-3, 4),'_AXI')])+1)",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "'true'"
        },
        {
            "name": "M01_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M01_AXI'])>0"
        },
        {
            "name": "M02_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M02_AXI'])>0"
        },
        {
            "name": "M03_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M03_AXI'])>0"
        },
        {
            "name": "M04_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M04_AXI'])>0"
        },
        {
            "name": "M05_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M05_AXI'])>0"
        },
        {
            "name": "M06_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M06_AXI'])>0"
        },
        {
            "name": "M07_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M07_AXI'])>0"
        },
        {
            "name": "M08_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M08_AXI'])>0"
        },
        {
            "name": "M09_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M09_AXI'])>0"
        },
        {
            "name": "M10_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M10_AXI'])>0"
        },
        {
            "name": "M11_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M11_AXI'])>0"
        },
        {
            "name": "M12_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M12_AXI'])>0"
        },
        {
            "name": "M13_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M13_AXI'])>0"
        },
        {
            "name": "M14_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M14_AXI'])>0"
        },
        {
            "name": "M15_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M15_AXI'])>0"
        },
        {
            "name": "M16_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M16_AXI'])>0"
        },
        {
            "name": "M17_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M17_AXI'])>0"
        },
        {
            "name": "M18_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M18_AXI'])>0"
        },
        {
            "name": "M19_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M19_AXI'])>0"
        },
        {
            "name": "M20_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M20_AXI'])>0"
        },
        {
            "name": "M21_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M21_AXI'])>0"
        },
        {
            "name": "M22_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M22_AXI'])>0"
        },
        {
            "name": "M23_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M23_AXI'])>0"
        },
        {
            "name": "M24_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M24_AXI'])>0"
        },
        {
            "name": "M25_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M25_AXI'])>0"
        },
        {
            "name": "M26_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M26_AXI'])>0"
        },
        {
            "name": "M27_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M27_AXI'])>0"
        },
        {
            "name": "M28_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M28_AXI'])>0"
        },
        {
            "name": "M29_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M29_AXI'])>0"
        },
        {
            "name": "M30_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M30_AXI'])>0"
        },
        {
            "name": "M31_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M31_AXI'])>0"
        },
        {
            "name": "M32_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M32_AXI'])>0"
        },
        {
            "name": "M33_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M33_AXI'])>0"
        },
        {
            "name": "M34_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M34_AXI'])>0"
        },
        {
            "name": "M35_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M35_AXI'])>0"
        },
        {
            "name": "M36_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M36_AXI'])>0"
        },
        {
            "name": "M37_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M37_AXI'])>0"
        },
        {
            "name": "M38_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M38_AXI'])>0"
        },
        {
            "name": "M39_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M39_AXI'])>0"
        },
        {
            "name": "M40_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M40_AXI'])>0"
        },
        {
            "name": "M41_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M41_AXI'])>0"
        },
        {
            "name": "M42_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M42_AXI'])>0"
        },
        {
            "name": "M43_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M43_AXI'])>0"
        },
        {
            "name": "M44_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M44_AXI'])>0"
        },
        {
            "name": "M45_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M45_AXI'])>0"
        },
        {
            "name": "M46_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M46_AXI'])>0"
        },
        {
            "name": "M47_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M47_AXI'])>0"
        },
        {
            "name": "M48_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M48_AXI'])>0"
        },
        {
            "name": "M49_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M49_AXI'])>0"
        },
        {
            "name": "M50_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M50_AXI'])>0"
        },
        {
            "name": "M51_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M51_AXI'])>0"
        },
        {
            "name": "M52_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M52_AXI'])>0"
        },
        {
            "name": "M53_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M53_AXI'])>0"
        },
        {
            "name": "M54_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M54_AXI'])>0"
        },
        {
            "name": "M55_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M55_AXI'])>0"
        },
        {
            "name": "M56_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M56_AXI'])>0"
        },
        {
            "name": "M57_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M57_AXI'])>0"
        },
        {
            "name": "M58_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M58_AXI'])>0"
        },
        {
            "name": "M59_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M59_AXI'])>0"
        },
        {
            "name": "M60_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M60_AXI'])>0"
        },
        {
            "name": "M61_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M61_AXI'])>0"
        },
        {
            "name": "M62_HAS_REGSLICE",
            "value": "1",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "valid": "count($designComponent\/xd:connection\/xd:busInterface[@xd:instanceRef=$instance and @xd:name='slr1\/interconnect_axilite_user_M62_AXI'])>0"
        }
    ],
    "busInterfaces": [
        {
            "name": "axi_interconnect_0_S01_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S01_AXI",
            "clockRef": "axi_interconnect_0_S01_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S02_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S02_AXI",
            "clockRef": "axi_interconnect_0_S02_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S03_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S03_AXI",
            "clockRef": "axi_interconnect_0_S03_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S04_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S04_AXI",
            "clockRef": "axi_interconnect_0_S04_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S05_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S05_AXI",
            "clockRef": "axi_interconnect_0_S05_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S06_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S06_AXI",
            "clockRef": "axi_interconnect_0_S06_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S07_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S07_AXI",
            "clockRef": "axi_interconnect_0_S07_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S08_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S08_AXI",
            "clockRef": "axi_interconnect_0_S08_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S09_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S09_AXI",
            "clockRef": "axi_interconnect_0_S09_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S10_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S10_AXI",
            "clockRef": "axi_interconnect_0_S10_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S11_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S11_AXI",
            "clockRef": "axi_interconnect_0_S11_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S12_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S12_AXI",
            "clockRef": "axi_interconnect_0_S12_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S13_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S13_AXI",
            "clockRef": "axi_interconnect_0_S13_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S14_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S14_AXI",
            "clockRef": "axi_interconnect_0_S14_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_S15_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S15_AXI",
            "clockRef": "axi_interconnect_0_S15_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "bank0",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "C0_DDR4_ADDRESS_BLOCK"
        },
        {
            "name": "axi_interconnect_0_p_S01_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S01_AXI",
            "clockRef": "axi_interconnect_0_p_S01_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S02_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S02_AXI",
            "clockRef": "axi_interconnect_0_p_S02_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S03_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S03_AXI",
            "clockRef": "axi_interconnect_0_p_S03_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S04_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S04_AXI",
            "clockRef": "axi_interconnect_0_p_S04_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S05_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S05_AXI",
            "clockRef": "axi_interconnect_0_p_S05_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S06_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S06_AXI",
            "clockRef": "axi_interconnect_0_p_S06_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S07_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S07_AXI",
            "clockRef": "axi_interconnect_0_p_S07_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S08_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S08_AXI",
            "clockRef": "axi_interconnect_0_p_S08_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S09_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S09_AXI",
            "clockRef": "axi_interconnect_0_p_S09_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S10_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S10_AXI",
            "clockRef": "axi_interconnect_0_p_S10_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S11_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S11_AXI",
            "clockRef": "axi_interconnect_0_p_S11_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S12_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S12_AXI",
            "clockRef": "axi_interconnect_0_p_S12_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S13_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S13_AXI",
            "clockRef": "axi_interconnect_0_p_S13_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S14_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S14_AXI",
            "clockRef": "axi_interconnect_0_p_S14_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "axi_interconnect_0_p_S15_AXI",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "S15_AXI",
            "clockRef": "axi_interconnect_0_p_S15_ACLK",
            "memPort": "S_AXI_HP",
            "spTag": "plram",
            "dataWidth": "64",
            "numIdBits": "0",
            "addressSegment": "Mem0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M01_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M01_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M01_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M02_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M02_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M02_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M03_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M03_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M03_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M04_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M04_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M04_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M05_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M05_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M05_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M06_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M06_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M06_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M07_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M07_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M07_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M08_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M08_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M08_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M09_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M09_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M09_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M10_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M10_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M10_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M11_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M11_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M11_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M12_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M12_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M12_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M13_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M13_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M13_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M14_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M14_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M14_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M15_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M15_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M15_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M16_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M16_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M16_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M17_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M17_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M17_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M18_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M18_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M18_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M19_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M19_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M19_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M20_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M20_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M20_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M21_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M21_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M21_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M22_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M22_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M22_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M23_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M23_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M23_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M24_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M24_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M24_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M25_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M25_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M25_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M26_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M26_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M26_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M27_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M27_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M27_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M28_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M28_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M28_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M29_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M29_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M29_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M30_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M30_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M30_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M31_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M31_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M31_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M32_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M32_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M32_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M33_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M33_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M33_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M34_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M34_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M34_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M35_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M35_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M35_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M36_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M36_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M36_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M37_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M37_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M37_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M38_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M38_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M38_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M39_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M39_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M39_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M40_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M40_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M40_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M41_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M41_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M41_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M42_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M42_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M42_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M43_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M43_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M43_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M44_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M44_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M44_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M45_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M45_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M45_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M46_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M46_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M46_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M47_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M47_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M47_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M48_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M48_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M48_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M49_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M49_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M49_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M50_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M50_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M50_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M51_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M51_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M51_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M52_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M52_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M52_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M53_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M53_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M53_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M54_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M54_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M54_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M55_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M55_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M55_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M56_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M56_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M56_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M57_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M57_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M57_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M58_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M58_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M58_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M59_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M59_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M59_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M60_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M60_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M60_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M61_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M61_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M61_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M62_AXI",
            "mode": "master",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "aximm",
            "interfaceRef": "M62_AXI",
            "clockRef": "slr1\/interconnect_axilite_user_M62_ACLK",
            "memPort": "M_AXI_GP",
            "spTag": "GP",
            "dataWidth": "32",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_1",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_0",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_2",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_3",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_4",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_5",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_6",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_7",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_8",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_9",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_10",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_11",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_12",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_13",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_14",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_15",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_16",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_17",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_18",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_19",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_20",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_21",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_22",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_23",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_24",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_25",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_26",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_27",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_28",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_29",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_30",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_31",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_32",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_33",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_34",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_35",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_36",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_37",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_38",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_39",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_40",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_41",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_42",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_43",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_44",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_45",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_46",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_47",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_48",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_49",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_50",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_51",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_52",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_53",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_54",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_55",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_56",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_57",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_58",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_59",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_60",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_61",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_62",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_63",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_64",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_65",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_66",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_67",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_68",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_69",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_70",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_71",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_72",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_73",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_74",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_75",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_76",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_77",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_78",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_79",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_80",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_81",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_82",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_83",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_84",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_85",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_86",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_87",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_88",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_89",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_90",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_91",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_92",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_93",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_94",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_95",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_96",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_97",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_98",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_99",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_100",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_101",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_102",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_103",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_104",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_105",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_106",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_107",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_108",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_109",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_110",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_111",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_112",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_113",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_114",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_115",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_116",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_117",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_118",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_119",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_120",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_121",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_122",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_123",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_124",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_125",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_126",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "ii_level0_wire_ulp_s_irq_cu_00_127",
            "instRef": "ii_level0_wire",
            "compRef": "ii_level0_wire",
            "typeRef": "interrupt",
            "interfaceRef": "ulp_s_irq_cu_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "_bd_top_blp_s_aclk_kernel2_ref_clk_00",
            "mode": "master",
            "instRef": "_bd_top",
            "compRef": "_bd_top",
            "typeRef": "clock",
            "interfaceRef": "blp_s_aclk_kernel2_ref_clk_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "_bd_top_blp_s_aclk_kernel_ref_clk_00",
            "mode": "master",
            "instRef": "_bd_top",
            "compRef": "_bd_top",
            "typeRef": "clock",
            "interfaceRef": "blp_s_aclk_kernel_ref_clk_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S01_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S02_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S03_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S04_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S05_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S06_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S07_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S08_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S09_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S10_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S11_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S12_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S13_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S14_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S15_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S01_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S02_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S03_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S04_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S05_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S06_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S07_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S08_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S09_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S10_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S11_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S12_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S13_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S14_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S15_ACLK",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "S15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M01_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M02_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M03_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M04_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M05_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M06_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M07_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M08_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M09_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M10_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M11_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M12_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M13_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M14_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M15_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M16_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M17_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M18_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M19_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M20_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M21_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M22_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M23_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M24_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M25_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M26_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M27_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M28_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M29_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M30_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M31_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M31_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M32_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M32_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M33_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M33_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M34_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M34_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M35_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M35_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M36_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M36_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M37_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M37_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M38_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M38_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M39_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M39_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M40_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M40_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M41_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M41_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M42_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M42_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M43_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M43_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M44_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M44_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M45_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M45_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M46_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M46_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M47_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M47_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M48_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M48_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M49_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M49_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M50_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M50_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M51_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M51_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M52_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M52_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M53_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M53_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M54_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M54_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M55_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M55_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M56_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M56_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M57_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M57_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M58_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M58_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M59_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M59_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M60_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M60_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M61_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M61_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M62_ACLK",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "clock",
            "interfaceRef": "M62_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/reset_controllers\/psreset_gate_pr_kernel2_peripheral_reset",
            "mode": "master",
            "instRef": "slr1\/reset_controllers\/psreset_gate_pr_kernel2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "_bd_top_blp_s_aclk_kernel2_ref_clk_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/reset_controllers\/psreset_gate_pr_kernel2_interconnect_aresetn",
            "mode": "master",
            "instRef": "slr1\/reset_controllers\/psreset_gate_pr_kernel2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "_bd_top_blp_s_aclk_kernel2_ref_clk_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/reset_controllers\/psreset_gate_pr_kernel2_peripheral_aresetn",
            "mode": "master",
            "instRef": "slr1\/reset_controllers\/psreset_gate_pr_kernel2",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "_bd_top_blp_s_aclk_kernel2_ref_clk_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/reset_controllers\/psreset_gate_pr_kernel_peripheral_reset",
            "mode": "master",
            "instRef": "slr1\/reset_controllers\/psreset_gate_pr_kernel",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_reset",
            "clockRef": "_bd_top_blp_s_aclk_kernel_ref_clk_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/reset_controllers\/psreset_gate_pr_kernel_interconnect_aresetn",
            "mode": "master",
            "instRef": "slr1\/reset_controllers\/psreset_gate_pr_kernel",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "interconnect_aresetn",
            "clockRef": "_bd_top_blp_s_aclk_kernel_ref_clk_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/reset_controllers\/psreset_gate_pr_kernel_peripheral_aresetn",
            "mode": "master",
            "instRef": "slr1\/reset_controllers\/psreset_gate_pr_kernel",
            "compRef": "proc_sys_reset",
            "typeRef": "reset",
            "interfaceRef": "peripheral_aresetn",
            "clockRef": "_bd_top_blp_s_aclk_kernel_ref_clk_00",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S01_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S01_ARESETN",
            "clockRef": "axi_interconnect_0_S01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S02_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S02_ARESETN",
            "clockRef": "axi_interconnect_0_S02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S03_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S03_ARESETN",
            "clockRef": "axi_interconnect_0_S03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S04_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S04_ARESETN",
            "clockRef": "axi_interconnect_0_S04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S05_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S05_ARESETN",
            "clockRef": "axi_interconnect_0_S05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S06_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S06_ARESETN",
            "clockRef": "axi_interconnect_0_S06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S07_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S07_ARESETN",
            "clockRef": "axi_interconnect_0_S07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S08_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S08_ARESETN",
            "clockRef": "axi_interconnect_0_S08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S09_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S09_ARESETN",
            "clockRef": "axi_interconnect_0_S09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S10_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S10_ARESETN",
            "clockRef": "axi_interconnect_0_S10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S11_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S11_ARESETN",
            "clockRef": "axi_interconnect_0_S11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S12_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S12_ARESETN",
            "clockRef": "axi_interconnect_0_S12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S13_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S13_ARESETN",
            "clockRef": "axi_interconnect_0_S13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S14_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S14_ARESETN",
            "clockRef": "axi_interconnect_0_S14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_S15_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S15_ARESETN",
            "clockRef": "axi_interconnect_0_S15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S01_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S01_ARESETN",
            "clockRef": "axi_interconnect_0_p_S01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S02_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S02_ARESETN",
            "clockRef": "axi_interconnect_0_p_S02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S03_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S03_ARESETN",
            "clockRef": "axi_interconnect_0_p_S03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S04_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S04_ARESETN",
            "clockRef": "axi_interconnect_0_p_S04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S05_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S05_ARESETN",
            "clockRef": "axi_interconnect_0_p_S05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S06_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S06_ARESETN",
            "clockRef": "axi_interconnect_0_p_S06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S07_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S07_ARESETN",
            "clockRef": "axi_interconnect_0_p_S07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S08_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S08_ARESETN",
            "clockRef": "axi_interconnect_0_p_S08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S09_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S09_ARESETN",
            "clockRef": "axi_interconnect_0_p_S09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S10_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S10_ARESETN",
            "clockRef": "axi_interconnect_0_p_S10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S11_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S11_ARESETN",
            "clockRef": "axi_interconnect_0_p_S11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S12_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S12_ARESETN",
            "clockRef": "axi_interconnect_0_p_S12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S13_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S13_ARESETN",
            "clockRef": "axi_interconnect_0_p_S13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S14_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S14_ARESETN",
            "clockRef": "axi_interconnect_0_p_S14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "axi_interconnect_0_p_S15_ARESETN",
            "mode": "slave",
            "instRef": "axi_interconnect_0_p",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "S15_ARESETN",
            "clockRef": "axi_interconnect_0_p_S15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M01_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M01_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M01_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M02_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M02_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M02_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M03_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M03_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M03_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M04_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M04_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M04_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M05_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M05_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M05_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M06_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M06_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M06_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M07_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M07_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M07_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M08_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M08_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M08_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M09_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M09_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M09_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M10_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M10_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M10_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M11_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M11_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M11_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M12_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M12_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M12_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M13_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M13_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M13_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M14_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M14_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M14_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M15_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M15_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M15_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M16_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M16_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M16_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M17_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M17_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M17_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M18_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M18_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M18_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M19_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M19_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M19_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M20_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M20_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M20_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M21_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M21_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M21_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M22_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M22_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M22_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M23_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M23_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M23_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M24_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M24_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M24_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M25_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M25_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M25_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M26_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M26_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M26_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M27_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M27_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M27_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M28_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M28_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M28_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M29_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M29_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M29_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M30_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M30_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M30_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M31_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M31_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M31_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M32_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M32_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M32_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M33_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M33_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M33_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M34_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M34_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M34_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M35_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M35_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M35_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M36_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M36_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M36_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M37_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M37_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M37_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M38_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M38_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M38_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M39_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M39_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M39_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M40_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M40_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M40_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M41_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M41_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M41_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M42_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M42_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M42_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M43_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M43_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M43_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M44_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M44_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M44_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M45_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M45_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M45_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M46_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M46_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M46_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M47_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M47_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M47_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M48_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M48_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M48_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M49_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M49_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M49_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M50_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M50_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M50_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M51_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M51_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M51_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M52_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M52_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M52_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M53_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M53_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M53_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M54_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M54_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M54_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M55_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M55_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M55_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M56_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M56_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M56_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M57_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M57_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M57_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M58_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M58_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M58_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M59_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M59_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M59_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M60_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M60_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M60_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M61_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M61_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M61_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        },
        {
            "name": "slr1\/interconnect_axilite_user_M62_ARESETN",
            "mode": "slave",
            "instRef": "slr1\/interconnect_axilite_user",
            "compRef": "axi_interconnect",
            "typeRef": "reset",
            "interfaceRef": "M62_ARESETN",
            "clockRef": "slr1\/interconnect_axilite_user_M62_ACLK",
            "dataWidth": "0",
            "numIdBits": "0"
        }
    ]
}

