Reporting registers that pass DFT rules
  de_state_iv_instruction_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_instruction_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  de_state_iv_pc_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[alu_imm] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[alu_reg] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[cond_branch] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[fcs_opcode][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[fcs_opcode][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[fcs_opcode][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[iop] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[load_upper_imm] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[mem] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rd][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rd][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rd][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rd][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rd][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rs1][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rs1][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rs1][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rs1][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rs1][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rs2][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rs2][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rs2][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rs2][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[rs2][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_control_signal_reg[uncond_branch] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_imm_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_pc_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs1_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  ex_state_iv_rs2_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_addr_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][100] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][101] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][102] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][103] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][104] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][105] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][106] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][107] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][108] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][109] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][110] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][111] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][112] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][113] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][114] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][115] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][116] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][117] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][118] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][119] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][120] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][121] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][122] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][123] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][124] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][125] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][126] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][127] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][32] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][33] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][34] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][35] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][36] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][37] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][38] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][39] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][40] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][41] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][42] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][43] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][44] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][45] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][46] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][47] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][48] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][49] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][50] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][51] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][52] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][53] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][54] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][55] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][56] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][57] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][58] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][59] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][60] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][61] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][62] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][63] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][64] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][65] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][66] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][67] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][68] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][69] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][70] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][71] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][72] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][73] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][74] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][75] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][76] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][77] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][78] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][79] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][80] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][81] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][82] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][83] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][84] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][85] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][86] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][87] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][88] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][89] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][90] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][91] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][92] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][93] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][94] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][95] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][96] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][97] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][98] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][99] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[data][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][dirty] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][tag][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_line_read_reg[meta][valid] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_state_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_state_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cache_state_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_cachereq_addr_reg_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_addr_reg_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[100] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[101] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[102] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[103] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[104] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[105] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[106] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[107] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[108] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[109] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[110] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[111] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[112] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[113] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[114] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[115] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[116] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[117] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[118] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[119] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[120] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[121] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[122] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[123] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[124] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[125] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[126] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[127] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[34] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[35] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[36] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[37] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[38] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[39] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[40] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[41] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[42] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[43] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[44] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[45] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[46] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[47] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[48] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[49] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[50] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[51] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[52] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[53] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[54] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[55] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[56] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[57] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[58] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[59] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[60] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[61] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[62] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[63] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[66] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[67] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[68] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[69] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[70] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[71] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[72] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[73] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[74] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[75] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[76] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[77] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[78] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[79] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[80] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[81] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[82] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[83] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[84] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[85] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[86] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[87] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[88] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[89] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[90] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[91] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[92] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[93] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[94] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[95] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[98] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[99] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_fastline_reg_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_last_dispatched_inst_reg_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_pc_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  instruction_fetch_unit_waiting_on_cache_reg_reg 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_addr_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][100] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][101] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][102] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][103] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][104] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][105] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][106] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][107] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][108] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][109] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][110] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][111] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][112] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][113] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][114] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][115] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][116] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][117] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][118] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][119] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][120] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][121] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][122] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][123] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][124] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][125] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][126] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][127] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][32] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][33] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][34] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][35] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][36] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][37] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][38] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][39] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][40] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][41] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][42] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][43] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][44] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][45] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][46] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][47] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][48] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][49] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][50] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][51] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][52] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][53] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][54] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][55] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][56] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][57] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][58] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][59] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][60] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][61] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][62] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][63] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][64] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][65] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][66] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][67] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][68] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][69] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][70] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][71] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][72] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][73] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][74] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][75] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][76] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][77] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][78] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][79] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][80] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][81] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][82] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][83] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][84] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][85] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][86] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][87] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][88] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][89] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][90] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][91] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][92] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][93] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][94] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][95] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][96] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][97] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][98] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][99] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[data][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][dirty] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][tag][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_line_read_reg[meta][valid] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_rw_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_state_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_state_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_state_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wdata_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_dcache_wmask_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_control_sig_reg[fcs_opcode][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_control_sig_reg[fcs_opcode][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_control_sig_reg[fcs_opcode][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_control_sig_reg[iop] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_control_sig_reg[mem] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_control_sig_reg[rd][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_control_sig_reg[rd][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_control_sig_reg[rd][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_control_sig_reg[rd][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_control_sig_reg[rd][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_data_in_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_ir_rs2_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_iv_data_in_reg[9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  memory_unit_state_reg 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[10][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[11][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[12][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[13][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[14][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[15][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[16][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[17][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[18][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[19][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[1][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[20][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[21][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[22][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[23][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[24][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[25][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[26][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[27][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[28][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[29][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[2][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[30][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[31][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[3][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[4][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[5][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[6][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[7][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[8][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][0] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][10] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][11] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][12] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][13] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][14] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][15] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][16] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][17] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][18] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][19] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][1] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][20] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][21] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][22] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][23] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][24] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][25] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][26] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][27] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][28] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][29] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][2] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][30] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][31] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][3] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][4] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][5] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][6] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][7] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][8] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
  reg_file_regs_reg[9][9] 	PASS; Test clock: i_clk/rise; Mapped for DFT; 
Reporting registers that fail DFT rules
Reporting registers that are preserved or marked dont-scan
Reporting registers that are marked Abstract Segment Dont Scan
Reporting registers that are part of shift register segments
Reporting registers that are identified as lockup elements
Reporting registers that are level-sensitive elements
  ex_logic_o_pc_load_reg 
  memory_unit_cache_value_reg[16] 
  memory_unit_cache_value_reg[17] 
  memory_unit_cache_value_reg[18] 
  memory_unit_cache_value_reg[19] 
  memory_unit_cache_value_reg[20] 
  memory_unit_cache_value_reg[21] 
  memory_unit_cache_value_reg[22] 
  memory_unit_cache_value_reg[23] 
  memory_unit_cache_value_reg[24] 
  memory_unit_cache_value_reg[25] 
  memory_unit_cache_value_reg[26] 
  memory_unit_cache_value_reg[27] 
  memory_unit_cache_value_reg[28] 
  memory_unit_cache_value_reg[29] 
  memory_unit_cache_value_reg[30] 
  memory_unit_cache_value_reg[31] 
Reporting misc. non-scan registers
Summary: 
Total registers that pass DFT rules: 1984
Total registers that fail DFT rules: 0
Total registers that are marked preserved or dont-scan: 0
Total registers that are marked Abstract Segment dont-scan: 0
Total registers that are part of shift register segments: 0
Total registers that are lockup elements: 0
Total registers that are level-sensitive: 17
Total registers that are misc. non-scan: 0

