read_verilog ../top.v
synth -top top
abc -lut 4
select -assert-count 32 t:$_DFF_P_
select -assert-count 688 t:$lut
