<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">
<html><head>
<meta http-equiv="Content-Type" content="text/html;charset=iso-8859-1"/>
<meta name="keywords" content="LLVM,Low Level Virtual Machine,C++,doxygen,API,documentation"/>
<meta name="description" content="C++ source code API documentation for LLVM."/>
<title>LLVM: X86ISelLowering.h Source File</title>
<link href="doxygen.css" rel="stylesheet" type="text/css"/>
</head><body>
<p class="title">LLVM API Documentation</p>
<!-- Generated by Doxygen 1.8.6 -->
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4d9c1978b5f07b6adb33a8870a898946.html">llvm3.6</a></li><li class="navelem"><a class="el" href="dir_5fa7ecd8d95c317b32615506984470d8.html">lib</a></li><li class="navelem"><a class="el" href="dir_e05b01359e968234de0369341286fe1b.html">Target</a></li><li class="navelem"><a class="el" href="dir_8be5c49d5837edd8319eb767983da436.html">X86</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">X86ISelLowering.h</div>  </div>
</div><!--header-->
<div class="contents">
<a href="X86ISelLowering_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">//===-- X86ISelLowering.h - X86 DAG Lowering Interface ----------*- C++ -*-===//</span></div>
<div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment">//                     The LLVM Compiler Infrastructure</span></div>
<div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment">// This file is distributed under the University of Illinois Open Source</span></div>
<div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment">// License. See LICENSE.TXT for details.</span></div>
<div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment">// This file defines the interfaces that X86 uses to lower LLVM code into a</span></div>
<div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment">// selection DAG.</span></div>
<div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment">//</span></div>
<div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment">//===----------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;</div>
<div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="preprocessor">#ifndef LLVM_LIB_TARGET_X86_X86ISELLOWERING_H</span></div>
<div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="preprocessor"></span><span class="preprocessor">#define LLVM_LIB_TARGET_X86_X86ISELLOWERING_H</span></div>
<div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="preprocessor"></span></div>
<div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="CallingConvLower_8h.html">llvm/CodeGen/CallingConvLower.h</a>&quot;</span></div>
<div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="SelectionDAG_8h.html">llvm/CodeGen/SelectionDAG.h</a>&quot;</span></div>
<div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetLowering_8h.html">llvm/Target/TargetLowering.h</a>&quot;</span></div>
<div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="TargetOptions_8h.html">llvm/Target/TargetOptions.h</a>&quot;</span></div>
<div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;</div>
<div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="keyword">namespace </span>llvm {</div>
<div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;  <span class="keyword">class </span>X86Subtarget;</div>
<div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;  <span class="keyword">class </span>X86TargetMachine;</div>
<div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;</div>
<div class="line"><a name="l00027"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html">   27</a></span>&#160;  <span class="keyword">namespace </span>X86ISD {</div>
<div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;    <span class="comment">// X86 Specific DAG Nodes</span></div>
<div class="line"><a name="l00029"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28">   29</a></span>&#160;    <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28">NodeType</a> {</div>
<div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;      <span class="comment">// Start the numbering where the builtin ops leave off.</span></div>
<div class="line"><a name="l00031"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a21644bb1fecd89fe8aef108bd866cb59">   31</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a21644bb1fecd89fe8aef108bd866cb59">FIRST_NUMBER</a> = <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">ISD::BUILTIN_OP_END</a>,</div>
<div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="comment">      /// BSF - Bit scan forward.</span></div>
<div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;<span class="comment">      /// BSR - Bit scan reverse.</span></div>
<div class="line"><a name="l00035"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae5919ad05b126b2a4c57f822c6521d77">   35</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae5919ad05b126b2a4c57f822c6521d77">BSF</a>,</div>
<div class="line"><a name="l00036"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a3eb8cf555013535c83a18858c5c4d5e3">   36</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a3eb8cf555013535c83a18858c5c4d5e3">BSR</a>,</div>
<div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="comment">      /// SHLD, SHRD - Double shift instructions. These correspond to</span></div>
<div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="comment">      /// X86::SHLDxx and X86::SHRDxx instructions.</span></div>
<div class="line"><a name="l00040"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aaefea16eb3d51a2a27bf5d0afa93280b">   40</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aaefea16eb3d51a2a27bf5d0afa93280b">SHLD</a>,</div>
<div class="line"><a name="l00041"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae40475c758aabcc9f9f2383e538fe015">   41</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae40475c758aabcc9f9f2383e538fe015">SHRD</a>,</div>
<div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;<span class="comment">      /// FAND - Bitwise logical AND of floating point values. This corresponds</span></div>
<div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="comment">      /// to X86::ANDPS or X86::ANDPD.</span></div>
<div class="line"><a name="l00045"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aed927d0ca1203766de671e7437d658b2">   45</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aed927d0ca1203766de671e7437d658b2">FAND</a>,</div>
<div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="comment">      /// FOR - Bitwise logical OR of floating point values. This corresponds</span></div>
<div class="line"><a name="l00048"></a><span class="lineno">   48</span>&#160;<span class="comment">      /// to X86::ORPS or X86::ORPD.</span></div>
<div class="line"><a name="l00049"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aabe3cfcecab0e3b2e2ab496a566c8d1c">   49</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aabe3cfcecab0e3b2e2ab496a566c8d1c">FOR</a>,</div>
<div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;<span class="comment">      /// FXOR - Bitwise logical XOR of floating point values. This corresponds</span></div>
<div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;<span class="comment">      /// to X86::XORPS or X86::XORPD.</span></div>
<div class="line"><a name="l00053"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a72b53026518573189b8a49ae5f5c2c2d">   53</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a72b53026518573189b8a49ae5f5c2c2d">FXOR</a>,</div>
<div class="line"><a name="l00054"></a><span class="lineno">   54</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;<span class="comment">      /// FANDN - Bitwise logical ANDNOT of floating point values. This</span></div>
<div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;<span class="comment">      /// corresponds to X86::ANDNPS or X86::ANDNPD.</span></div>
<div class="line"><a name="l00057"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a97670c93c4c4e70151c63e534993e04a">   57</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a97670c93c4c4e70151c63e534993e04a">FANDN</a>,</div>
<div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;<span class="comment">      /// FSRL - Bitwise logical right shift of floating point values. These</span></div>
<div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;<span class="comment">      /// corresponds to X86::PSRLDQ.</span></div>
<div class="line"><a name="l00061"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9a057c92139390b85eadba88970af24f">   61</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9a057c92139390b85eadba88970af24f">FSRL</a>,</div>
<div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;<span class="comment">      /// CALL - These operations represent an abstract X86 call</span></div>
<div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;<span class="comment">      /// instruction, which includes a bunch of information.  In particular the</span></div>
<div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;<span class="comment">      /// operands of these node are:</span></div>
<div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;<span class="comment">      ///</span></div>
<div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;<span class="comment">      ///     #0 - The incoming token chain</span></div>
<div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;<span class="comment">      ///     #1 - The callee</span></div>
<div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;<span class="comment">      ///     #2 - The number of arg bytes the caller pushes on the stack.</span></div>
<div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;<span class="comment">      ///     #3 - The number of arg bytes the callee pops off the stack.</span></div>
<div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;<span class="comment">      ///     #4 - The value to pass in AL/AX/EAX (optional)</span></div>
<div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;<span class="comment">      ///     #5 - The value to pass in DL/DX/EDX (optional)</span></div>
<div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;<span class="comment">      ///</span></div>
<div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;<span class="comment">      /// The result values of these nodes are:</span></div>
<div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;<span class="comment">      ///</span></div>
<div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;<span class="comment">      ///     #0 - The outgoing token chain</span></div>
<div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;<span class="comment">      ///     #1 - The first register result value (optional)</span></div>
<div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;<span class="comment">      ///     #2 - The second register result value (optional)</span></div>
<div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;<span class="comment">      ///</span></div>
<div class="line"><a name="l00080"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8e74b6dccfb024d3f1f6dc71554e5513">   80</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8e74b6dccfb024d3f1f6dc71554e5513">CALL</a>,</div>
<div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;<span class="comment">      /// RDTSC_DAG - This operation implements the lowering for</span></div>
<div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;<span class="comment">      /// readcyclecounter</span></div>
<div class="line"><a name="l00084"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aee10cf11c9990dd418cfaa7be799a08a">   84</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aee10cf11c9990dd418cfaa7be799a08a">RDTSC_DAG</a>,</div>
<div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;<span class="comment">      /// X86 Read Time-Stamp Counter and Processor ID.</span></div>
<div class="line"><a name="l00087"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a25fe8ed13edf82309b94b0497e72aa4e">   87</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a25fe8ed13edf82309b94b0497e72aa4e">RDTSCP_DAG</a>,</div>
<div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;<span class="comment">      /// X86 Read Performance Monitoring Counters.</span></div>
<div class="line"><a name="l00090"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a96728de613b849d518463def98887d7d">   90</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a96728de613b849d518463def98887d7d">RDPMC_DAG</a>,</div>
<div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;<span class="comment">      /// X86 compare and logical compare instructions.</span></div>
<div class="line"><a name="l00093"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a59887cd94d252432c1d81f048a6615b9">   93</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a23260aedef0a54d543d227e57955c652">CMP</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6ecbcb7b3e43614532f37958e9f2d478">COMI</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a59887cd94d252432c1d81f048a6615b9">UCOMI</a>,</div>
<div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;<span class="comment">      /// X86 bit-test instructions.</span></div>
<div class="line"><a name="l00096"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a081ba89905b8c040bee9e6944233a6e1">   96</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a081ba89905b8c040bee9e6944233a6e1">BT</a>,</div>
<div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;<span class="comment">      /// X86 SetCC. Operand 0 is condition code, and operand 1 is the EFLAGS</span></div>
<div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;<span class="comment">      /// operand, usually produced by a CMP instruction.</span></div>
<div class="line"><a name="l00100"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a45f2ab1ba8d655b3fde883df17385b54">  100</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a45f2ab1ba8d655b3fde883df17385b54">SETCC</a>,</div>
<div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;<span class="comment">      /// X86 Select</span></div>
<div class="line"><a name="l00103"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adfcd3de7df6830248b1da6ef0cedfa91">  103</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adfcd3de7df6830248b1da6ef0cedfa91">SELECT</a>,</div>
<div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;</div>
<div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;      <span class="comment">// Same as SETCC except it&#39;s materialized with a sbb and the value is all</span></div>
<div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;      <span class="comment">// one&#39;s or all zero&#39;s.</span></div>
<div class="line"><a name="l00107"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28add6a532536216924183465a65e0585b7">  107</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28add6a532536216924183465a65e0585b7">SETCC_CARRY</a>,  <span class="comment">// R = carry_bit ? ~0 : 0</span></div>
<div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;<span class="comment">      /// X86 FP SETCC, implemented with CMP{cc}SS/CMP{cc}SD.</span></div>
<div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;<span class="comment">      /// Operands are two FP values to compare; result is a mask of</span></div>
<div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;<span class="comment">      /// 0s or 1s.  Generally DTRT for C/C++ with NaNs.</span></div>
<div class="line"><a name="l00112"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7b0a95242bc129e654632fbc83ecc472">  112</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7b0a95242bc129e654632fbc83ecc472">FSETCC</a>,</div>
<div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;<span class="comment">      /// X86 MOVMSK{pd|ps}, extracts sign bits of two or four FP values,</span></div>
<div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;<span class="comment">      /// result in an integer GPR.  Needs masking for scalar result.</span></div>
<div class="line"><a name="l00116"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad5c10162d31373bba13f28380f2e6ca0">  116</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad5c10162d31373bba13f28380f2e6ca0">FGETSIGNx86</a>,</div>
<div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;<span class="comment">      /// X86 conditional moves. Operand 0 and operand 1 are the two values</span></div>
<div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;<span class="comment">      /// to select from. Operand 2 is the condition code, and operand 3 is the</span></div>
<div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;<span class="comment">      /// flag operand produced by a CMP or TEST instruction. It also writes a</span></div>
<div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;<span class="comment">      /// flag result.</span></div>
<div class="line"><a name="l00122"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af413bba9e77d68afdc1afba084851728">  122</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af413bba9e77d68afdc1afba084851728">CMOV</a>,</div>
<div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;<span class="comment">      /// X86 conditional branches. Operand 0 is the chain operand, operand 1</span></div>
<div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;<span class="comment">      /// is the block to branch if condition is true, operand 2 is the</span></div>
<div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;<span class="comment">      /// condition code, and operand 3 is the flag operand produced by a CMP</span></div>
<div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;<span class="comment">      /// or TEST instruction.</span></div>
<div class="line"><a name="l00128"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a788e2bf6afec57a73a4118be1cc7af3e">  128</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a788e2bf6afec57a73a4118be1cc7af3e">BRCOND</a>,</div>
<div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;<span class="comment">      /// Return with a flag operand. Operand 0 is the chain operand, operand</span></div>
<div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;<span class="comment">      /// 1 is the number of bytes of stack to pop.</span></div>
<div class="line"><a name="l00132"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae1e69224f1f56f29a27a07858fb7cc74">  132</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae1e69224f1f56f29a27a07858fb7cc74">RET_FLAG</a>,</div>
<div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;<span class="comment">      /// REP_STOS - Repeat fill, corresponds to X86::REP_STOSx.</span></div>
<div class="line"><a name="l00135"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7fc250aeeb22d10e6a7752671df796ab">  135</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7fc250aeeb22d10e6a7752671df796ab">REP_STOS</a>,</div>
<div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;<span class="comment">      /// REP_MOVS - Repeat move, corresponds to X86::REP_MOVSx.</span></div>
<div class="line"><a name="l00138"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a04dbe44e07f24ce17ff84e1dcf424c11">  138</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a04dbe44e07f24ce17ff84e1dcf424c11">REP_MOVS</a>,</div>
<div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;<span class="comment">      /// GlobalBaseReg - On Darwin, this node represents the result of the popl</span></div>
<div class="line"><a name="l00141"></a><span class="lineno">  141</span>&#160;<span class="comment">      /// at function entry, used for PIC code.</span></div>
<div class="line"><a name="l00142"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9f2e4e1e83010173fe9361ecfa60faef">  142</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9f2e4e1e83010173fe9361ecfa60faef">GlobalBaseReg</a>,</div>
<div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;<span class="comment">      /// Wrapper - A wrapper node for TargetConstantPool,</span></div>
<div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;<span class="comment">      /// TargetExternalSymbol, and TargetGlobalAddress.</span></div>
<div class="line"><a name="l00146"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac52ade4e38c09090c08d423e886cb4b2">  146</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac52ade4e38c09090c08d423e886cb4b2">Wrapper</a>,</div>
<div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;<span class="comment">      /// WrapperRIP - Special wrapper used under X86-64 PIC mode for RIP</span></div>
<div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;<span class="comment">      /// relative displacements.</span></div>
<div class="line"><a name="l00150"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af9b840077b4580ddbfd3bf992fe359eb">  150</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af9b840077b4580ddbfd3bf992fe359eb">WrapperRIP</a>,</div>
<div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;<span class="comment">      /// MOVDQ2Q - Copies a 64-bit value from the low word of an XMM vector</span></div>
<div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;<span class="comment">      /// to an MMX vector.  If you think this is too close to the previous</span></div>
<div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;<span class="comment">      /// mnemonic, so do I; blame Intel.</span></div>
<div class="line"><a name="l00155"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28add5701bb43afc4c3b3c13bf989a03cd1">  155</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28add5701bb43afc4c3b3c13bf989a03cd1">MOVDQ2Q</a>,</div>
<div class="line"><a name="l00156"></a><span class="lineno">  156</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;<span class="comment">      /// MMX_MOVD2W - Copies a 32-bit value from the low word of a MMX</span></div>
<div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;<span class="comment">      /// vector to a GPR.</span></div>
<div class="line"><a name="l00159"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad3385085c4af3524215765245e0422d7">  159</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad3385085c4af3524215765245e0422d7">MMX_MOVD2W</a>,</div>
<div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;<span class="comment">      /// PEXTRB - Extract an 8-bit value from a vector and zero extend it to</span></div>
<div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="comment">      /// i32, corresponds to X86::PEXTRB.</span></div>
<div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a71fe63f40efcc073f1a5dd6df6efc550">  163</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a71fe63f40efcc073f1a5dd6df6efc550">PEXTRB</a>,</div>
<div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;<span class="comment">      /// PEXTRW - Extract a 16-bit value from a vector and zero extend it to</span></div>
<div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;<span class="comment">      /// i32, corresponds to X86::PEXTRW.</span></div>
<div class="line"><a name="l00167"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8c57aafe37f470b4b146ea8307983228">  167</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8c57aafe37f470b4b146ea8307983228">PEXTRW</a>,</div>
<div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="comment">      /// INSERTPS - Insert any element of a 4 x float vector into any element</span></div>
<div class="line"><a name="l00170"></a><span class="lineno">  170</span>&#160;<span class="comment">      /// of a destination 4 x floatvector.</span></div>
<div class="line"><a name="l00171"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a87f757077dbefa56b1172c1d7c05da53">  171</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a87f757077dbefa56b1172c1d7c05da53">INSERTPS</a>,</div>
<div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;<span class="comment">      /// PINSRB - Insert the lower 8-bits of a 32-bit value to a vector,</span></div>
<div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;<span class="comment">      /// corresponds to X86::PINSRB.</span></div>
<div class="line"><a name="l00175"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7d9a2bb887ffdd3c85b7eb7215b891db">  175</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7d9a2bb887ffdd3c85b7eb7215b891db">PINSRB</a>,</div>
<div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="comment">      /// PINSRW - Insert the lower 16-bits of a 32-bit value to a vector,</span></div>
<div class="line"><a name="l00178"></a><span class="lineno">  178</span>&#160;<span class="comment">      /// corresponds to X86::PINSRW.</span></div>
<div class="line"><a name="l00179"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac851454bb8c0c576e53b3d993d9c2acf">  179</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac851454bb8c0c576e53b3d993d9c2acf">PINSRW</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac46786fc69bb5bb11737575b60efc558">MMX_PINSRW</a>,</div>
<div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;<span class="comment">      /// PSHUFB - Shuffle 16 8-bit values within a vector.</span></div>
<div class="line"><a name="l00182"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8a421b1832302b5097a94b81ed579170">  182</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8a421b1832302b5097a94b81ed579170">PSHUFB</a>,</div>
<div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="comment">      /// ANDNP - Bitwise Logical AND NOT of Packed FP values.</span></div>
<div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae1624a99d3ee1309539c25a7afe2a852">  185</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae1624a99d3ee1309539c25a7afe2a852">ANDNP</a>,</div>
<div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;<span class="comment">      /// PSIGN - Copy integer sign.</span></div>
<div class="line"><a name="l00188"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0964a1121ffc986e424cea5acb8ff204">  188</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0964a1121ffc986e424cea5acb8ff204">PSIGN</a>,</div>
<div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="comment">      /// BLENDI - Blend where the selector is an immediate.</span></div>
<div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a134343dc9302925cf314b9b891880380">  191</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a134343dc9302925cf314b9b891880380">BLENDI</a>,</div>
<div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;<span class="comment">      /// SHRUNKBLEND - Blend where the condition has been shrunk.</span></div>
<div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;<span class="comment">      /// This is used to emphasize that the condition mask is</span></div>
<div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;<span class="comment">      /// no more valid for generic VSELECT optimizations.</span></div>
<div class="line"><a name="l00196"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a085f271200ebb4ff6c62d57b4a9b8032">  196</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a085f271200ebb4ff6c62d57b4a9b8032">SHRUNKBLEND</a>,</div>
<div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00198"></a><span class="lineno">  198</span>&#160;<span class="comment">      /// ADDSUB - Combined add and sub on an FP vector.</span></div>
<div class="line"><a name="l00199"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a278b7d83da7d0e71506a7544c6b23c4d">  199</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a278b7d83da7d0e71506a7544c6b23c4d">ADDSUB</a>,</div>
<div class="line"><a name="l00200"></a><span class="lineno">  200</span>&#160;</div>
<div class="line"><a name="l00201"></a><span class="lineno">  201</span>&#160;      <span class="comment">// SUBUS - Integer sub with unsigned saturation.</span></div>
<div class="line"><a name="l00202"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a240cca8c6fc6c81c78dce899a5f84dba">  202</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a240cca8c6fc6c81c78dce899a5f84dba">SUBUS</a>,</div>
<div class="line"><a name="l00203"></a><span class="lineno">  203</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00204"></a><span class="lineno">  204</span>&#160;<span class="comment">      /// HADD - Integer horizontal add.</span></div>
<div class="line"><a name="l00205"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0f4ce46b34ac79f389d475fa6745463e">  205</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0f4ce46b34ac79f389d475fa6745463e">HADD</a>,</div>
<div class="line"><a name="l00206"></a><span class="lineno">  206</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00207"></a><span class="lineno">  207</span>&#160;<span class="comment">      /// HSUB - Integer horizontal sub.</span></div>
<div class="line"><a name="l00208"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af02f5b8c1cc25ab0a8e6cd8e5364332f">  208</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af02f5b8c1cc25ab0a8e6cd8e5364332f">HSUB</a>,</div>
<div class="line"><a name="l00209"></a><span class="lineno">  209</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00210"></a><span class="lineno">  210</span>&#160;<span class="comment">      /// FHADD - Floating point horizontal add.</span></div>
<div class="line"><a name="l00211"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a3a702f9706acfd0711a2ef618e764eb9">  211</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a3a702f9706acfd0711a2ef618e764eb9">FHADD</a>,</div>
<div class="line"><a name="l00212"></a><span class="lineno">  212</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00213"></a><span class="lineno">  213</span>&#160;<span class="comment">      /// FHSUB - Floating point horizontal sub.</span></div>
<div class="line"><a name="l00214"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aab2f2aa57f37dc2b9c616ce720e6b8ea">  214</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aab2f2aa57f37dc2b9c616ce720e6b8ea">FHSUB</a>,</div>
<div class="line"><a name="l00215"></a><span class="lineno">  215</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00216"></a><span class="lineno">  216</span>&#160;<span class="comment">      /// UMAX, UMIN - Unsigned integer max and min.</span></div>
<div class="line"><a name="l00217"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28afb8b286cd93729d38b1736cc30e02280">  217</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a258142d1fabd88a3bdf6f1eeecc86dac">UMAX</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28afb8b286cd93729d38b1736cc30e02280">UMIN</a>,</div>
<div class="line"><a name="l00218"></a><span class="lineno">  218</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00219"></a><span class="lineno">  219</span>&#160;<span class="comment">      /// SMAX, SMIN - Signed integer max and min.</span></div>
<div class="line"><a name="l00220"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6912fcb4010ff936faa40d7b5268efd3">  220</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a88167e13afb333db2da11a2f129361ff">SMAX</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6912fcb4010ff936faa40d7b5268efd3">SMIN</a>,</div>
<div class="line"><a name="l00221"></a><span class="lineno">  221</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00222"></a><span class="lineno">  222</span>&#160;<span class="comment">      /// FMAX, FMIN - Floating point max and min.</span></div>
<div class="line"><a name="l00223"></a><span class="lineno">  223</span>&#160;<span class="comment">      ///</span></div>
<div class="line"><a name="l00224"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abad10e5691f05a78824d6bad0300e529">  224</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a080313447e98432d4b62801bf2ad761f">FMAX</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abad10e5691f05a78824d6bad0300e529">FMIN</a>,</div>
<div class="line"><a name="l00225"></a><span class="lineno">  225</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00226"></a><span class="lineno">  226</span>&#160;<span class="comment">      /// FMAXC, FMINC - Commutative FMIN and FMAX.</span></div>
<div class="line"><a name="l00227"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28afb454d19747fe081325da96a69373f82">  227</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aa24b80a5be93b9ddfa62446ced71b68e">FMAXC</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28afb454d19747fe081325da96a69373f82">FMINC</a>,</div>
<div class="line"><a name="l00228"></a><span class="lineno">  228</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00229"></a><span class="lineno">  229</span>&#160;<span class="comment">      /// FRSQRT, FRCP - Floating point reciprocal-sqrt and reciprocal</span></div>
<div class="line"><a name="l00230"></a><span class="lineno">  230</span>&#160;<span class="comment">      /// approximation.  Note that these typically require refinement</span></div>
<div class="line"><a name="l00231"></a><span class="lineno">  231</span>&#160;<span class="comment">      /// in order to obtain suitable precision.</span></div>
<div class="line"><a name="l00232"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aff7f55bae98701a821d0529a64932088">  232</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aff7f55bae98701a821d0529a64932088">FRSQRT</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28acd28a0d5248d37cbf2d4449434a70a98">FRCP</a>,</div>
<div class="line"><a name="l00233"></a><span class="lineno">  233</span>&#160;</div>
<div class="line"><a name="l00234"></a><span class="lineno">  234</span>&#160;      <span class="comment">// TLSADDR - Thread Local Storage.</span></div>
<div class="line"><a name="l00235"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af7f49707613da7903f31628aa4937a6f">  235</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af7f49707613da7903f31628aa4937a6f">TLSADDR</a>,</div>
<div class="line"><a name="l00236"></a><span class="lineno">  236</span>&#160;</div>
<div class="line"><a name="l00237"></a><span class="lineno">  237</span>&#160;      <span class="comment">// TLSBASEADDR - Thread Local Storage. A call to get the start address</span></div>
<div class="line"><a name="l00238"></a><span class="lineno">  238</span>&#160;      <span class="comment">// of the TLS block for the current module.</span></div>
<div class="line"><a name="l00239"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6c656a3bd0b9b4c50b7df6d8a5d74c95">  239</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6c656a3bd0b9b4c50b7df6d8a5d74c95">TLSBASEADDR</a>,</div>
<div class="line"><a name="l00240"></a><span class="lineno">  240</span>&#160;</div>
<div class="line"><a name="l00241"></a><span class="lineno">  241</span>&#160;      <span class="comment">// TLSCALL - Thread Local Storage.  When calling to an OS provided</span></div>
<div class="line"><a name="l00242"></a><span class="lineno">  242</span>&#160;      <span class="comment">// thunk at the address from an earlier relocation.</span></div>
<div class="line"><a name="l00243"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab3bdd022c4bbd31d548975d4ddee3209">  243</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab3bdd022c4bbd31d548975d4ddee3209">TLSCALL</a>,</div>
<div class="line"><a name="l00244"></a><span class="lineno">  244</span>&#160;</div>
<div class="line"><a name="l00245"></a><span class="lineno">  245</span>&#160;      <span class="comment">// EH_RETURN - Exception Handling helpers.</span></div>
<div class="line"><a name="l00246"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ace8521ad98fb024aee02f065b73590bc">  246</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ace8521ad98fb024aee02f065b73590bc">EH_RETURN</a>,</div>
<div class="line"><a name="l00247"></a><span class="lineno">  247</span>&#160;</div>
<div class="line"><a name="l00248"></a><span class="lineno">  248</span>&#160;      <span class="comment">// EH_SJLJ_SETJMP - SjLj exception handling setjmp.</span></div>
<div class="line"><a name="l00249"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1e9c72799b70329f6a0935d8747c59d2">  249</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1e9c72799b70329f6a0935d8747c59d2">EH_SJLJ_SETJMP</a>,</div>
<div class="line"><a name="l00250"></a><span class="lineno">  250</span>&#160;</div>
<div class="line"><a name="l00251"></a><span class="lineno">  251</span>&#160;      <span class="comment">// EH_SJLJ_LONGJMP - SjLj exception handling longjmp.</span></div>
<div class="line"><a name="l00252"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9dc7fa6ef54f761457981b9852d361f7">  252</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9dc7fa6ef54f761457981b9852d361f7">EH_SJLJ_LONGJMP</a>,</div>
<div class="line"><a name="l00253"></a><span class="lineno">  253</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00254"></a><span class="lineno">  254</span>&#160;<span class="comment">      /// TC_RETURN - Tail call return. See X86TargetLowering::LowerCall for</span></div>
<div class="line"><a name="l00255"></a><span class="lineno">  255</span>&#160;<span class="comment">      /// the list of operands.</span></div>
<div class="line"><a name="l00256"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aaa37a4cc02090ea86d2448dc9d967d75">  256</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aaa37a4cc02090ea86d2448dc9d967d75">TC_RETURN</a>,</div>
<div class="line"><a name="l00257"></a><span class="lineno">  257</span>&#160;</div>
<div class="line"><a name="l00258"></a><span class="lineno">  258</span>&#160;      <span class="comment">// VZEXT_MOVL - Vector move to low scalar and zero higher vector elements.</span></div>
<div class="line"><a name="l00259"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1356801ab44d90ec9c7643ac8ff0770c">  259</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1356801ab44d90ec9c7643ac8ff0770c">VZEXT_MOVL</a>,</div>
<div class="line"><a name="l00260"></a><span class="lineno">  260</span>&#160;</div>
<div class="line"><a name="l00261"></a><span class="lineno">  261</span>&#160;      <span class="comment">// VZEXT - Vector integer zero-extend.</span></div>
<div class="line"><a name="l00262"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac4257c15d1eaca226db0777e98e1a583">  262</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac4257c15d1eaca226db0777e98e1a583">VZEXT</a>,</div>
<div class="line"><a name="l00263"></a><span class="lineno">  263</span>&#160;</div>
<div class="line"><a name="l00264"></a><span class="lineno">  264</span>&#160;      <span class="comment">// VSEXT - Vector integer signed-extend.</span></div>
<div class="line"><a name="l00265"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8bf2f7cf2b90b141d052c162175defd6">  265</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8bf2f7cf2b90b141d052c162175defd6">VSEXT</a>,</div>
<div class="line"><a name="l00266"></a><span class="lineno">  266</span>&#160;</div>
<div class="line"><a name="l00267"></a><span class="lineno">  267</span>&#160;      <span class="comment">// VTRUNC - Vector integer truncate.</span></div>
<div class="line"><a name="l00268"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abb0879a5b12d023b74697191612bddaa">  268</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abb0879a5b12d023b74697191612bddaa">VTRUNC</a>,</div>
<div class="line"><a name="l00269"></a><span class="lineno">  269</span>&#160;</div>
<div class="line"><a name="l00270"></a><span class="lineno">  270</span>&#160;      <span class="comment">// VTRUNC - Vector integer truncate with mask.</span></div>
<div class="line"><a name="l00271"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a292d5ddfd02f2aeedbadb1900aa15a9f">  271</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a292d5ddfd02f2aeedbadb1900aa15a9f">VTRUNCM</a>,</div>
<div class="line"><a name="l00272"></a><span class="lineno">  272</span>&#160;</div>
<div class="line"><a name="l00273"></a><span class="lineno">  273</span>&#160;      <span class="comment">// VFPEXT - Vector FP extend.</span></div>
<div class="line"><a name="l00274"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a31b0c916aeabfacd2542a2a447470ced">  274</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a31b0c916aeabfacd2542a2a447470ced">VFPEXT</a>,</div>
<div class="line"><a name="l00275"></a><span class="lineno">  275</span>&#160;</div>
<div class="line"><a name="l00276"></a><span class="lineno">  276</span>&#160;      <span class="comment">// VFPROUND - Vector FP round.</span></div>
<div class="line"><a name="l00277"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a931754702331756731a26916aebb794c">  277</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a931754702331756731a26916aebb794c">VFPROUND</a>,</div>
<div class="line"><a name="l00278"></a><span class="lineno">  278</span>&#160;</div>
<div class="line"><a name="l00279"></a><span class="lineno">  279</span>&#160;      <span class="comment">// VSHL, VSRL - 128-bit vector logical left / right shift</span></div>
<div class="line"><a name="l00280"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a671bbc2a9353cf20bbfb8af47aa237ab">  280</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7e968cfe56e1cef0e04fc1537d5a5219">VSHLDQ</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a671bbc2a9353cf20bbfb8af47aa237ab">VSRLDQ</a>,</div>
<div class="line"><a name="l00281"></a><span class="lineno">  281</span>&#160;</div>
<div class="line"><a name="l00282"></a><span class="lineno">  282</span>&#160;      <span class="comment">// VSHL, VSRL, VSRA - Vector shift elements</span></div>
<div class="line"><a name="l00283"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0f740b2d7ea674677c7e8073453f8814">  283</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a4c0d35627a076e5424b6de3804613ec6">VSHL</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0f740b2d7ea674677c7e8073453f8814">VSRL</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a751ccb36d27604bba1151ef84cd98510">VSRA</a>,</div>
<div class="line"><a name="l00284"></a><span class="lineno">  284</span>&#160;</div>
<div class="line"><a name="l00285"></a><span class="lineno">  285</span>&#160;      <span class="comment">// VSHLI, VSRLI, VSRAI - Vector shift elements by immediate</span></div>
<div class="line"><a name="l00286"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a88145107ca3ab31b2e96b5e99bf5b517">  286</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af5db7ecddd15a88ac103ef566d0b2180">VSHLI</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a88145107ca3ab31b2e96b5e99bf5b517">VSRLI</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a53a1bf88056b37006ab9ba3b83f1f6ae">VSRAI</a>,</div>
<div class="line"><a name="l00287"></a><span class="lineno">  287</span>&#160;</div>
<div class="line"><a name="l00288"></a><span class="lineno">  288</span>&#160;      <span class="comment">// CMPP - Vector packed double/float comparison.</span></div>
<div class="line"><a name="l00289"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0f4605a7e5bb3cda3e1e3f6b05c08c46">  289</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0f4605a7e5bb3cda3e1e3f6b05c08c46">CMPP</a>,</div>
<div class="line"><a name="l00290"></a><span class="lineno">  290</span>&#160;</div>
<div class="line"><a name="l00291"></a><span class="lineno">  291</span>&#160;      <span class="comment">// PCMP* - Vector integer comparisons.</span></div>
<div class="line"><a name="l00292"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af1366c70ee0fa95a076fe683d900e9f9">  292</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8e6b692f93aee762231d7221e5730598">PCMPEQ</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af1366c70ee0fa95a076fe683d900e9f9">PCMPGT</a>,</div>
<div class="line"><a name="l00293"></a><span class="lineno">  293</span>&#160;      <span class="comment">// PCMP*M - Vector integer comparisons, the result is in a mask vector.</span></div>
<div class="line"><a name="l00294"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a18cbe7f62ebb1b549decec8f617581bf">  294</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1e8c6cc6b24efb392a5e672d5cb33cc5">PCMPEQM</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a18cbe7f62ebb1b549decec8f617581bf">PCMPGTM</a>,</div>
<div class="line"><a name="l00295"></a><span class="lineno">  295</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00296"></a><span class="lineno">  296</span>&#160;<span class="comment">      /// CMPM, CMPMU - Vector comparison generating mask bits for fp and</span></div>
<div class="line"><a name="l00297"></a><span class="lineno">  297</span>&#160;<span class="comment">      /// integer signed and unsigned data types.</span></div>
<div class="line"><a name="l00298"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a05d9c829463eaf8b091ad6a9c87c88d6">  298</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a05d9c829463eaf8b091ad6a9c87c88d6">CMPM</a>,</div>
<div class="line"><a name="l00299"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a41eb06ff097735f6a346b5e09fbbd155">  299</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a41eb06ff097735f6a346b5e09fbbd155">CMPMU</a>,</div>
<div class="line"><a name="l00300"></a><span class="lineno">  300</span>&#160;</div>
<div class="line"><a name="l00301"></a><span class="lineno">  301</span>&#160;      <span class="comment">// ADD, SUB, SMUL, etc. - Arithmetic operations with FLAGS results.</span></div>
<div class="line"><a name="l00302"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a4affb47abdfdd54079d5a2f8c1d3e628">  302</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28acf42ecbf82f3dcbf52c109ee0e3f5838">ADD</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a4affb47abdfdd54079d5a2f8c1d3e628">SUB</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a72deaddfd41882e7ddf09409d9528bc8">ADC</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5d99076d052295315dc1e2dd067d2ad7">SBB</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7ae4b4652e07c1ad3ff57c36e3f04f89">SMUL</a>,</div>
<div class="line"><a name="l00303"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a483bad339c6126c64687d14c10979979">  303</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a16c85fbcecfa4452c8b2ca178e4c55e4">INC</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aa1533806854ce83b6ad0d14d12f22d52">DEC</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af362e78ded62dc71fd125ff7f8099475">OR</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a483bad339c6126c64687d14c10979979">XOR</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8957fd90a0c765af6746fb0849ee1a8a">AND</a>,</div>
<div class="line"><a name="l00304"></a><span class="lineno">  304</span>&#160;</div>
<div class="line"><a name="l00305"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7ead8df5cf10d5f87e8c19b6f7d34ad6">  305</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7ead8df5cf10d5f87e8c19b6f7d34ad6">BEXTR</a>,  <span class="comment">// BEXTR - Bit field extract</span></div>
<div class="line"><a name="l00306"></a><span class="lineno">  306</span>&#160;</div>
<div class="line"><a name="l00307"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac459a26428cf593d442a86904673b560">  307</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac459a26428cf593d442a86904673b560">UMUL</a>, <span class="comment">// LOW, HI, FLAGS = umul LHS, RHS</span></div>
<div class="line"><a name="l00308"></a><span class="lineno">  308</span>&#160;</div>
<div class="line"><a name="l00309"></a><span class="lineno">  309</span>&#160;      <span class="comment">// 8-bit SMUL/UMUL - AX, FLAGS = smul8/umul8 AL, RHS</span></div>
<div class="line"><a name="l00310"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adef5a24acd5ae9c8362ae37b411f11c5">  310</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab7d5af55a4aadc0396336cef2352181f">SMUL8</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adef5a24acd5ae9c8362ae37b411f11c5">UMUL8</a>,</div>
<div class="line"><a name="l00311"></a><span class="lineno">  311</span>&#160;</div>
<div class="line"><a name="l00312"></a><span class="lineno">  312</span>&#160;      <span class="comment">// 8-bit divrem that zero-extend the high result (AH).</span></div>
<div class="line"><a name="l00313"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aea698e0f1b0a37e3db3873baa6157c31">  313</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aea698e0f1b0a37e3db3873baa6157c31">UDIVREM8_ZEXT_HREG</a>,</div>
<div class="line"><a name="l00314"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adbdbcb0ee48de9dc3c0ec63e0ed89016">  314</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adbdbcb0ee48de9dc3c0ec63e0ed89016">SDIVREM8_SEXT_HREG</a>,</div>
<div class="line"><a name="l00315"></a><span class="lineno">  315</span>&#160;</div>
<div class="line"><a name="l00316"></a><span class="lineno">  316</span>&#160;      <span class="comment">// MUL_IMM - X86 specific multiply by immediate.</span></div>
<div class="line"><a name="l00317"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab42a00cd9b29370e08759eeed0673c0a">  317</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab42a00cd9b29370e08759eeed0673c0a">MUL_IMM</a>,</div>
<div class="line"><a name="l00318"></a><span class="lineno">  318</span>&#160;</div>
<div class="line"><a name="l00319"></a><span class="lineno">  319</span>&#160;      <span class="comment">// PTEST - Vector bitwise comparisons.</span></div>
<div class="line"><a name="l00320"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adae3cae50736994b3df8afc2e3cb0e63">  320</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adae3cae50736994b3df8afc2e3cb0e63">PTEST</a>,</div>
<div class="line"><a name="l00321"></a><span class="lineno">  321</span>&#160;</div>
<div class="line"><a name="l00322"></a><span class="lineno">  322</span>&#160;      <span class="comment">// TESTP - Vector packed fp sign bitwise comparisons.</span></div>
<div class="line"><a name="l00323"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a71996007c100b1c370ffc2444bc680a3">  323</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a71996007c100b1c370ffc2444bc680a3">TESTP</a>,</div>
<div class="line"><a name="l00324"></a><span class="lineno">  324</span>&#160;</div>
<div class="line"><a name="l00325"></a><span class="lineno">  325</span>&#160;      <span class="comment">// TESTM, TESTNM - Vector &quot;test&quot; in AVX-512, the result is in a mask vector.</span></div>
<div class="line"><a name="l00326"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a19957ca7872b83ee92f2004dc7caebbb">  326</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a19957ca7872b83ee92f2004dc7caebbb">TESTM</a>,</div>
<div class="line"><a name="l00327"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5146f866e9a2126607e6a4402231c2da">  327</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5146f866e9a2126607e6a4402231c2da">TESTNM</a>,</div>
<div class="line"><a name="l00328"></a><span class="lineno">  328</span>&#160;</div>
<div class="line"><a name="l00329"></a><span class="lineno">  329</span>&#160;      <span class="comment">// OR/AND test for masks</span></div>
<div class="line"><a name="l00330"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abb8899e3583836cf58a89eeefc1efda0">  330</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abb8899e3583836cf58a89eeefc1efda0">KORTEST</a>,</div>
<div class="line"><a name="l00331"></a><span class="lineno">  331</span>&#160;</div>
<div class="line"><a name="l00332"></a><span class="lineno">  332</span>&#160;      <span class="comment">// Several flavors of instructions with vector shuffle behaviors.</span></div>
<div class="line"><a name="l00333"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0e447f5393ad6797e4af00c9401ca6d3">  333</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0e447f5393ad6797e4af00c9401ca6d3">PACKSS</a>,</div>
<div class="line"><a name="l00334"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae3abaac16c2c7818508b6e93d170c6b3">  334</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae3abaac16c2c7818508b6e93d170c6b3">PACKUS</a>,</div>
<div class="line"><a name="l00335"></a><span class="lineno">  335</span>&#160;      <span class="comment">// Intra-lane alignr</span></div>
<div class="line"><a name="l00336"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adbc8832d51cd514c75c2be6b65f0ac82">  336</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adbc8832d51cd514c75c2be6b65f0ac82">PALIGNR</a>,</div>
<div class="line"><a name="l00337"></a><span class="lineno">  337</span>&#160;      <span class="comment">// AVX512 inter-lane alignr</span></div>
<div class="line"><a name="l00338"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adc975c428af9c770fddc2a81ddbce015">  338</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adc975c428af9c770fddc2a81ddbce015">VALIGN</a>,</div>
<div class="line"><a name="l00339"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a182b063ab7dd0842ce968cef5f981e92">  339</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a182b063ab7dd0842ce968cef5f981e92">PSHUFD</a>,</div>
<div class="line"><a name="l00340"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28afce56cb4ce3db03407437c4ae07d4103">  340</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28afce56cb4ce3db03407437c4ae07d4103">PSHUFHW</a>,</div>
<div class="line"><a name="l00341"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6c444c7b1be0ea32c7e2c92fbc40388a">  341</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6c444c7b1be0ea32c7e2c92fbc40388a">PSHUFLW</a>,</div>
<div class="line"><a name="l00342"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a24d6477bb4120ec6b6517ca5e272da9c">  342</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a24d6477bb4120ec6b6517ca5e272da9c">SHUFP</a>,</div>
<div class="line"><a name="l00343"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6ce5ecc4640f78a2ecbe9acb4e3908de">  343</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6ce5ecc4640f78a2ecbe9acb4e3908de">MOVDDUP</a>,</div>
<div class="line"><a name="l00344"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28accebcd9a853dde6b119f0ce7ba968c50">  344</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28accebcd9a853dde6b119f0ce7ba968c50">MOVSHDUP</a>,</div>
<div class="line"><a name="l00345"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abedb442ee692bfea01853044734e5ae1">  345</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abedb442ee692bfea01853044734e5ae1">MOVSLDUP</a>,</div>
<div class="line"><a name="l00346"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1c741c364406fb0b9958fdbba2c7be66">  346</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1c741c364406fb0b9958fdbba2c7be66">MOVLHPS</a>,</div>
<div class="line"><a name="l00347"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a69474f3e04f91f5d902c6a939cef2eab">  347</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a69474f3e04f91f5d902c6a939cef2eab">MOVLHPD</a>,</div>
<div class="line"><a name="l00348"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a607fe97a2d1c7d13eec1b620df6ab05a">  348</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a607fe97a2d1c7d13eec1b620df6ab05a">MOVHLPS</a>,</div>
<div class="line"><a name="l00349"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a68d0ab798f6ef687e3074fa955190d60">  349</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a68d0ab798f6ef687e3074fa955190d60">MOVLPS</a>,</div>
<div class="line"><a name="l00350"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0ac54b1420bc083308d21e74c8d70b73">  350</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0ac54b1420bc083308d21e74c8d70b73">MOVLPD</a>,</div>
<div class="line"><a name="l00351"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac1ce5c2b00e728bf0dd6b84f67f418ea">  351</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac1ce5c2b00e728bf0dd6b84f67f418ea">MOVSD</a>,</div>
<div class="line"><a name="l00352"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af6eab04fa10f5f7e89800dacfbe2dd2c">  352</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af6eab04fa10f5f7e89800dacfbe2dd2c">MOVSS</a>,</div>
<div class="line"><a name="l00353"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a000697f31e57d54cd3ae43a2568c36ca">  353</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a000697f31e57d54cd3ae43a2568c36ca">UNPCKL</a>,</div>
<div class="line"><a name="l00354"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a03a9611e6b354e10a8c3809f49b61eac">  354</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a03a9611e6b354e10a8c3809f49b61eac">UNPCKH</a>,</div>
<div class="line"><a name="l00355"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac98989ae74d479c77e8ac37cf95f3f22">  355</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac98989ae74d479c77e8ac37cf95f3f22">VPERMILPV</a>,</div>
<div class="line"><a name="l00356"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adbf48e1eda461f1db91b138d32c7e8d5">  356</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adbf48e1eda461f1db91b138d32c7e8d5">VPERMILPI</a>,</div>
<div class="line"><a name="l00357"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab250ea084b009cb311b1617f5f527c35">  357</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab250ea084b009cb311b1617f5f527c35">VPERMV</a>,</div>
<div class="line"><a name="l00358"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab63fa0a5c1888e275635edaaf3ffa3ed">  358</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab63fa0a5c1888e275635edaaf3ffa3ed">VPERMV3</a>,</div>
<div class="line"><a name="l00359"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a61e39c5ae5f190f8f1dfcc50202ae893">  359</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a61e39c5ae5f190f8f1dfcc50202ae893">VPERMIV3</a>,</div>
<div class="line"><a name="l00360"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8bc7868b5b5c49adff7e1b701e2f6daf">  360</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8bc7868b5b5c49adff7e1b701e2f6daf">VPERMI</a>,</div>
<div class="line"><a name="l00361"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad57ffc99b9cbbf690e9ac199fc06573d">  361</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad57ffc99b9cbbf690e9ac199fc06573d">VPERM2X128</a>,</div>
<div class="line"><a name="l00362"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac3bc043916fd84786c2ac451e0a3cd24">  362</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac3bc043916fd84786c2ac451e0a3cd24">VBROADCAST</a>,</div>
<div class="line"><a name="l00363"></a><span class="lineno">  363</span>&#160;      <span class="comment">// masked broadcast</span></div>
<div class="line"><a name="l00364"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a869088ddb6de16553217214a72041351">  364</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a869088ddb6de16553217214a72041351">VBROADCASTM</a>,</div>
<div class="line"><a name="l00365"></a><span class="lineno">  365</span>&#160;      <span class="comment">// Insert/Extract vector element</span></div>
<div class="line"><a name="l00366"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac03cbcb57f5f46bbe517986b0de91c9e">  366</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac03cbcb57f5f46bbe517986b0de91c9e">VINSERT</a>,</div>
<div class="line"><a name="l00367"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adb75a49ea4ab93f10f4ab005ff8cbd08">  367</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adb75a49ea4ab93f10f4ab005ff8cbd08">VEXTRACT</a>,</div>
<div class="line"><a name="l00368"></a><span class="lineno">  368</span>&#160;</div>
<div class="line"><a name="l00369"></a><span class="lineno">  369</span>&#160;      <span class="comment">// Vector multiply packed unsigned doubleword integers</span></div>
<div class="line"><a name="l00370"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7f0c379fa7f4b37235504936c56ae486">  370</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7f0c379fa7f4b37235504936c56ae486">PMULUDQ</a>,</div>
<div class="line"><a name="l00371"></a><span class="lineno">  371</span>&#160;      <span class="comment">// Vector multiply packed signed doubleword integers</span></div>
<div class="line"><a name="l00372"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac42bb75fe0307f14264032e6db521de2">  372</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac42bb75fe0307f14264032e6db521de2">PMULDQ</a>,</div>
<div class="line"><a name="l00373"></a><span class="lineno">  373</span>&#160;</div>
<div class="line"><a name="l00374"></a><span class="lineno">  374</span>&#160;      <span class="comment">// FMA nodes</span></div>
<div class="line"><a name="l00375"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a86d2cee58a69b5b9740c539b2ef2186b">  375</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a86d2cee58a69b5b9740c539b2ef2186b">FMADD</a>,</div>
<div class="line"><a name="l00376"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a367039352ad0788f23a2ce9bcd493f2a">  376</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a367039352ad0788f23a2ce9bcd493f2a">FNMADD</a>,</div>
<div class="line"><a name="l00377"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9d8ad87414cdc8a0416b4c94957c1775">  377</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9d8ad87414cdc8a0416b4c94957c1775">FMSUB</a>,</div>
<div class="line"><a name="l00378"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5366e83be28759f315637517f6d3f369">  378</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5366e83be28759f315637517f6d3f369">FNMSUB</a>,</div>
<div class="line"><a name="l00379"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a58f003a627b6506ad2893c67204325e0">  379</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a58f003a627b6506ad2893c67204325e0">FMADDSUB</a>,</div>
<div class="line"><a name="l00380"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abeccad22b28fc7542e683776e90454d6">  380</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abeccad22b28fc7542e683776e90454d6">FMSUBADD</a>,</div>
<div class="line"><a name="l00381"></a><span class="lineno">  381</span>&#160;</div>
<div class="line"><a name="l00382"></a><span class="lineno">  382</span>&#160;      <span class="comment">// Compress and expand</span></div>
<div class="line"><a name="l00383"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae15cf1828833984eef9d968c615e6138">  383</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae15cf1828833984eef9d968c615e6138">COMPRESS</a>,</div>
<div class="line"><a name="l00384"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac60182f40cd78eacf11f5fdd693d5e7e">  384</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac60182f40cd78eacf11f5fdd693d5e7e">EXPAND</a>,</div>
<div class="line"><a name="l00385"></a><span class="lineno">  385</span>&#160;</div>
<div class="line"><a name="l00386"></a><span class="lineno">  386</span>&#160;      <span class="comment">// Save xmm argument registers to the stack, according to %al. An operator</span></div>
<div class="line"><a name="l00387"></a><span class="lineno">  387</span>&#160;      <span class="comment">// is needed so that this can be expanded with control flow.</span></div>
<div class="line"><a name="l00388"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a85e3eaca3021f7b1c78eb4105d281445">  388</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a85e3eaca3021f7b1c78eb4105d281445">VASTART_SAVE_XMM_REGS</a>,</div>
<div class="line"><a name="l00389"></a><span class="lineno">  389</span>&#160;</div>
<div class="line"><a name="l00390"></a><span class="lineno">  390</span>&#160;      <span class="comment">// Windows&#39;s _chkstk call to do stack probing.</span></div>
<div class="line"><a name="l00391"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a574a32413f7fd17e18fcba7d808b15d3">  391</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a574a32413f7fd17e18fcba7d808b15d3">WIN_ALLOCA</a>,</div>
<div class="line"><a name="l00392"></a><span class="lineno">  392</span>&#160;</div>
<div class="line"><a name="l00393"></a><span class="lineno">  393</span>&#160;      <span class="comment">// For allocating variable amounts of stack space when using</span></div>
<div class="line"><a name="l00394"></a><span class="lineno">  394</span>&#160;      <span class="comment">// segmented stacks. Check if the current stacklet has enough space, and</span></div>
<div class="line"><a name="l00395"></a><span class="lineno">  395</span>&#160;      <span class="comment">// falls back to heap allocation if not.</span></div>
<div class="line"><a name="l00396"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5403a695e5b22104bb387fd57a8d63ad">  396</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5403a695e5b22104bb387fd57a8d63ad">SEG_ALLOCA</a>,</div>
<div class="line"><a name="l00397"></a><span class="lineno">  397</span>&#160;</div>
<div class="line"><a name="l00398"></a><span class="lineno">  398</span>&#160;      <span class="comment">// Windows&#39;s _ftol2 runtime routine to do fptoui.</span></div>
<div class="line"><a name="l00399"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad4cdfb10f6942a7f15ea07de65aec978">  399</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad4cdfb10f6942a7f15ea07de65aec978">WIN_FTOL</a>,</div>
<div class="line"><a name="l00400"></a><span class="lineno">  400</span>&#160;</div>
<div class="line"><a name="l00401"></a><span class="lineno">  401</span>&#160;      <span class="comment">// Memory barrier</span></div>
<div class="line"><a name="l00402"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac6c2b4fdd31cc726ddb1da69132c686a">  402</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac6c2b4fdd31cc726ddb1da69132c686a">MEMBARRIER</a>,</div>
<div class="line"><a name="l00403"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8907928c0b30b37c444d6a932a239c8f">  403</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8907928c0b30b37c444d6a932a239c8f">MFENCE</a>,</div>
<div class="line"><a name="l00404"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5a05dad8728dee60ad6455f34ba4e570">  404</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5a05dad8728dee60ad6455f34ba4e570">SFENCE</a>,</div>
<div class="line"><a name="l00405"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a94e44d988133106a79f5a49ffb8ddca2">  405</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a94e44d988133106a79f5a49ffb8ddca2">LFENCE</a>,</div>
<div class="line"><a name="l00406"></a><span class="lineno">  406</span>&#160;</div>
<div class="line"><a name="l00407"></a><span class="lineno">  407</span>&#160;      <span class="comment">// Store FP status word into i16 register.</span></div>
<div class="line"><a name="l00408"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af53d70e1193053ef31414968ff7a2df1">  408</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af53d70e1193053ef31414968ff7a2df1">FNSTSW16r</a>,</div>
<div class="line"><a name="l00409"></a><span class="lineno">  409</span>&#160;</div>
<div class="line"><a name="l00410"></a><span class="lineno">  410</span>&#160;      <span class="comment">// Store contents of %ah into %eflags.</span></div>
<div class="line"><a name="l00411"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1c144ca8b2dd76619bf0368b4d7b24f1">  411</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1c144ca8b2dd76619bf0368b4d7b24f1">SAHF</a>,</div>
<div class="line"><a name="l00412"></a><span class="lineno">  412</span>&#160;</div>
<div class="line"><a name="l00413"></a><span class="lineno">  413</span>&#160;      <span class="comment">// Get a random integer and indicate whether it is valid in CF.</span></div>
<div class="line"><a name="l00414"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad6c69380bc79b951347c7ee83004605e">  414</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad6c69380bc79b951347c7ee83004605e">RDRAND</a>,</div>
<div class="line"><a name="l00415"></a><span class="lineno">  415</span>&#160;</div>
<div class="line"><a name="l00416"></a><span class="lineno">  416</span>&#160;      <span class="comment">// Get a NIST SP800-90B &amp; C compliant random integer and</span></div>
<div class="line"><a name="l00417"></a><span class="lineno">  417</span>&#160;      <span class="comment">// indicate whether it is valid in CF.</span></div>
<div class="line"><a name="l00418"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae1b4dab672befc47006283fa37d529fc">  418</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae1b4dab672befc47006283fa37d529fc">RDSEED</a>,</div>
<div class="line"><a name="l00419"></a><span class="lineno">  419</span>&#160;</div>
<div class="line"><a name="l00420"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae976d7739777116936f2d199592c6127">  420</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae976d7739777116936f2d199592c6127">PCMPISTRI</a>,</div>
<div class="line"><a name="l00421"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a2099b6993db0a61a3d13ba635f2345ab">  421</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a2099b6993db0a61a3d13ba635f2345ab">PCMPESTRI</a>,</div>
<div class="line"><a name="l00422"></a><span class="lineno">  422</span>&#160;</div>
<div class="line"><a name="l00423"></a><span class="lineno">  423</span>&#160;      <span class="comment">// Test if in transactional execution.</span></div>
<div class="line"><a name="l00424"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a66c4a04f53c729b0b2d750bb41a9141e">  424</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a66c4a04f53c729b0b2d750bb41a9141e">XTEST</a>,</div>
<div class="line"><a name="l00425"></a><span class="lineno">  425</span>&#160;</div>
<div class="line"><a name="l00426"></a><span class="lineno">  426</span>&#160;      <span class="comment">// ERI instructions</span></div>
<div class="line"><a name="l00427"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a51057cba24a530a4932d7a794b6b2fa6">  427</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a51057cba24a530a4932d7a794b6b2fa6">RSQRT28</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a47415ddcbfa6b300a8e716e2ccfd3472">RCP28</a>, <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9081f016469c374beff0958df097c0d2">EXP2</a>,</div>
<div class="line"><a name="l00428"></a><span class="lineno">  428</span>&#160;</div>
<div class="line"><a name="l00429"></a><span class="lineno">  429</span>&#160;      <span class="comment">// Compare and swap.</span></div>
<div class="line"><a name="l00430"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6f9a4c263c8adc3a587ba2ec396b2e56">  430</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6f9a4c263c8adc3a587ba2ec396b2e56">LCMPXCHG_DAG</a> = <a class="code" href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">ISD::FIRST_TARGET_MEMORY_OPCODE</a>,</div>
<div class="line"><a name="l00431"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a4d2a298fcfba10ab50983efa354ebcb6">  431</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a4d2a298fcfba10ab50983efa354ebcb6">LCMPXCHG8_DAG</a>,</div>
<div class="line"><a name="l00432"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aeb1887e4cd15e006f28a5f75a691a620">  432</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aeb1887e4cd15e006f28a5f75a691a620">LCMPXCHG16_DAG</a>,</div>
<div class="line"><a name="l00433"></a><span class="lineno">  433</span>&#160;</div>
<div class="line"><a name="l00434"></a><span class="lineno">  434</span>&#160;      <span class="comment">// Load, scalar_to_vector, and zero extend.</span></div>
<div class="line"><a name="l00435"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a41663b0542b9ae893f5c9122a7b1ce4c">  435</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a41663b0542b9ae893f5c9122a7b1ce4c">VZEXT_LOAD</a>,</div>
<div class="line"><a name="l00436"></a><span class="lineno">  436</span>&#160;</div>
<div class="line"><a name="l00437"></a><span class="lineno">  437</span>&#160;      <span class="comment">// Store FP control world into i16 memory.</span></div>
<div class="line"><a name="l00438"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a250bc85789f2fe4cbb3262f24b9eac0f">  438</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a250bc85789f2fe4cbb3262f24b9eac0f">FNSTCW16m</a>,</div>
<div class="line"><a name="l00439"></a><span class="lineno">  439</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00440"></a><span class="lineno">  440</span>&#160;<span class="comment">      /// This instruction implements FP_TO_SINT with the</span></div>
<div class="line"><a name="l00441"></a><span class="lineno">  441</span>&#160;<span class="comment">      /// integer destination in memory and a FP reg source.  This corresponds</span></div>
<div class="line"><a name="l00442"></a><span class="lineno">  442</span>&#160;<span class="comment">      /// to the X86::FIST*m instructions and the rounding mode change stuff. It</span></div>
<div class="line"><a name="l00443"></a><span class="lineno">  443</span>&#160;<span class="comment">      /// has two inputs (token chain and address) and two outputs (int value</span></div>
<div class="line"><a name="l00444"></a><span class="lineno">  444</span>&#160;<span class="comment">      /// and token chain).</span></div>
<div class="line"><a name="l00445"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6019d9996a62b0d2ead4c4e2e21e8e0a">  445</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6019d9996a62b0d2ead4c4e2e21e8e0a">FP_TO_INT16_IN_MEM</a>,</div>
<div class="line"><a name="l00446"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a3f9b126ddb6e059fbf7495fac51fc767">  446</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a3f9b126ddb6e059fbf7495fac51fc767">FP_TO_INT32_IN_MEM</a>,</div>
<div class="line"><a name="l00447"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28afd5babd5e50f9fc60e535755464d27e8">  447</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28afd5babd5e50f9fc60e535755464d27e8">FP_TO_INT64_IN_MEM</a>,</div>
<div class="line"><a name="l00448"></a><span class="lineno">  448</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00449"></a><span class="lineno">  449</span>&#160;<span class="comment">      /// This instruction implements SINT_TO_FP with the</span></div>
<div class="line"><a name="l00450"></a><span class="lineno">  450</span>&#160;<span class="comment">      /// integer source in memory and FP reg result.  This corresponds to the</span></div>
<div class="line"><a name="l00451"></a><span class="lineno">  451</span>&#160;<span class="comment">      /// X86::FILD*m instructions. It has three inputs (token chain, address,</span></div>
<div class="line"><a name="l00452"></a><span class="lineno">  452</span>&#160;<span class="comment">      /// and source type) and two outputs (FP value and token chain). FILD_FLAG</span></div>
<div class="line"><a name="l00453"></a><span class="lineno">  453</span>&#160;<span class="comment">      /// also produces a flag).</span></div>
<div class="line"><a name="l00454"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adc5e8eb45f3fff639c5f0edefe64f641">  454</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adc5e8eb45f3fff639c5f0edefe64f641">FILD</a>,</div>
<div class="line"><a name="l00455"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae09dc618c4dfcac4354ba459f8d27f15">  455</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae09dc618c4dfcac4354ba459f8d27f15">FILD_FLAG</a>,</div>
<div class="line"><a name="l00456"></a><span class="lineno">  456</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00457"></a><span class="lineno">  457</span>&#160;<span class="comment">      /// This instruction implements an extending load to FP stack slots.</span></div>
<div class="line"><a name="l00458"></a><span class="lineno">  458</span>&#160;<span class="comment">      /// This corresponds to the X86::FLD32m / X86::FLD64m. It takes a chain</span></div>
<div class="line"><a name="l00459"></a><span class="lineno">  459</span>&#160;<span class="comment">      /// operand, ptr to load from, and a ValueType node indicating the type</span></div>
<div class="line"><a name="l00460"></a><span class="lineno">  460</span>&#160;<span class="comment">      /// to load to.</span></div>
<div class="line"><a name="l00461"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aa84fca900d9cdc9761f9e0f00d386b1e">  461</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aa84fca900d9cdc9761f9e0f00d386b1e">FLD</a>,</div>
<div class="line"><a name="l00462"></a><span class="lineno">  462</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00463"></a><span class="lineno">  463</span>&#160;<span class="comment">      /// This instruction implements a truncating store to FP stack</span></div>
<div class="line"><a name="l00464"></a><span class="lineno">  464</span>&#160;<span class="comment">      /// slots. This corresponds to the X86::FST32m / X86::FST64m. It takes a</span></div>
<div class="line"><a name="l00465"></a><span class="lineno">  465</span>&#160;<span class="comment">      /// chain operand, value to store, address, and a ValueType to store it</span></div>
<div class="line"><a name="l00466"></a><span class="lineno">  466</span>&#160;<span class="comment">      /// as.</span></div>
<div class="line"><a name="l00467"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a01d97a3473a8e41bf1dcc6ba3ea8c7eb">  467</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a01d97a3473a8e41bf1dcc6ba3ea8c7eb">FST</a>,</div>
<div class="line"><a name="l00468"></a><span class="lineno">  468</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00469"></a><span class="lineno">  469</span>&#160;<span class="comment">      /// This instruction grabs the address of the next argument</span></div>
<div class="line"><a name="l00470"></a><span class="lineno">  470</span>&#160;<span class="comment">      /// from a va_list. (reads and modifies the va_list in memory)</span></div>
<div class="line"><a name="l00471"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aed54019ccab3d2b3d28b3eae73a57d98">  471</a></span>&#160;<span class="comment"></span>      <a class="code" href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aed54019ccab3d2b3d28b3eae73a57d98">VAARG_64</a></div>
<div class="line"><a name="l00472"></a><span class="lineno">  472</span>&#160;</div>
<div class="line"><a name="l00473"></a><span class="lineno">  473</span>&#160;      <span class="comment">// WARNING: Do not add anything in the end unless you want the node to</span></div>
<div class="line"><a name="l00474"></a><span class="lineno">  474</span>&#160;      <span class="comment">// have memop! In fact, starting from ATOMADD64_DAG all opcodes will be</span></div>
<div class="line"><a name="l00475"></a><span class="lineno">  475</span>&#160;      <span class="comment">// thought as target memory ops!</span></div>
<div class="line"><a name="l00476"></a><span class="lineno">  476</span>&#160;    };</div>
<div class="line"><a name="l00477"></a><span class="lineno">  477</span>&#160;  }</div>
<div class="line"><a name="l00478"></a><span class="lineno">  478</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00479"></a><span class="lineno">  479</span>&#160;<span class="comment">  /// Define some predicates that are used for node matching.</span></div>
<div class="line"><a name="l00480"></a><span class="lineno">  480</span>&#160;<span class="comment"></span>  <span class="keyword">namespace </span>X86 {<span class="comment"></span></div>
<div class="line"><a name="l00481"></a><span class="lineno">  481</span>&#160;<span class="comment">    /// Return true if the specified</span></div>
<div class="line"><a name="l00482"></a><span class="lineno">  482</span>&#160;<span class="comment">    /// EXTRACT_SUBVECTOR operand specifies a vector extract that is</span></div>
<div class="line"><a name="l00483"></a><span class="lineno">  483</span>&#160;<span class="comment">    /// suitable for input to VEXTRACTF128, VEXTRACTI128 instructions.</span></div>
<div class="line"><a name="l00484"></a><span class="lineno">  484</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#ad6bff6efa927f1702c090982f7e27343">isVEXTRACT128Index</a>(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>);</div>
<div class="line"><a name="l00485"></a><span class="lineno">  485</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00486"></a><span class="lineno">  486</span>&#160;<span class="comment">    /// Return true if the specified</span></div>
<div class="line"><a name="l00487"></a><span class="lineno">  487</span>&#160;<span class="comment">    /// INSERT_SUBVECTOR operand specifies a subvector insert that is</span></div>
<div class="line"><a name="l00488"></a><span class="lineno">  488</span>&#160;<span class="comment">    /// suitable for input to VINSERTF128, VINSERTI128 instructions.</span></div>
<div class="line"><a name="l00489"></a><span class="lineno">  489</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#a461f2b6007ea4e97f131db1852206af5">isVINSERT128Index</a>(SDNode *N);</div>
<div class="line"><a name="l00490"></a><span class="lineno">  490</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00491"></a><span class="lineno">  491</span>&#160;<span class="comment">    /// Return true if the specified</span></div>
<div class="line"><a name="l00492"></a><span class="lineno">  492</span>&#160;<span class="comment">    /// EXTRACT_SUBVECTOR operand specifies a vector extract that is</span></div>
<div class="line"><a name="l00493"></a><span class="lineno">  493</span>&#160;<span class="comment">    /// suitable for input to VEXTRACTF64X4, VEXTRACTI64X4 instructions.</span></div>
<div class="line"><a name="l00494"></a><span class="lineno">  494</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#a68a615b170c9ecff4d51858a3a4c5fae">isVEXTRACT256Index</a>(SDNode *N);</div>
<div class="line"><a name="l00495"></a><span class="lineno">  495</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00496"></a><span class="lineno">  496</span>&#160;<span class="comment">    /// Return true if the specified</span></div>
<div class="line"><a name="l00497"></a><span class="lineno">  497</span>&#160;<span class="comment">    /// INSERT_SUBVECTOR operand specifies a subvector insert that is</span></div>
<div class="line"><a name="l00498"></a><span class="lineno">  498</span>&#160;<span class="comment">    /// suitable for input to VINSERTF64X4, VINSERTI64X4 instructions.</span></div>
<div class="line"><a name="l00499"></a><span class="lineno">  499</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#a3bffe9889cc779b1cfac1b142227215c">isVINSERT256Index</a>(SDNode *N);</div>
<div class="line"><a name="l00500"></a><span class="lineno">  500</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00501"></a><span class="lineno">  501</span>&#160;<span class="comment">    /// Return the appropriate</span></div>
<div class="line"><a name="l00502"></a><span class="lineno">  502</span>&#160;<span class="comment">    /// immediate to extract the specified EXTRACT_SUBVECTOR index</span></div>
<div class="line"><a name="l00503"></a><span class="lineno">  503</span>&#160;<span class="comment">    /// with VEXTRACTF128, VEXTRACTI128 instructions.</span></div>
<div class="line"><a name="l00504"></a><span class="lineno">  504</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#a73d69d5c8bff3f4c1f1ec6514ea62d4b">getExtractVEXTRACT128Immediate</a>(SDNode *N);</div>
<div class="line"><a name="l00505"></a><span class="lineno">  505</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00506"></a><span class="lineno">  506</span>&#160;<span class="comment">    /// Return the appropriate</span></div>
<div class="line"><a name="l00507"></a><span class="lineno">  507</span>&#160;<span class="comment">    /// immediate to insert at the specified INSERT_SUBVECTOR index</span></div>
<div class="line"><a name="l00508"></a><span class="lineno">  508</span>&#160;<span class="comment">    /// with VINSERTF128, VINSERT128 instructions.</span></div>
<div class="line"><a name="l00509"></a><span class="lineno">  509</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#ab30e7da1d50c4ea7d4160c7cb3229b58">getInsertVINSERT128Immediate</a>(SDNode *N);</div>
<div class="line"><a name="l00510"></a><span class="lineno">  510</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00511"></a><span class="lineno">  511</span>&#160;<span class="comment">    /// Return the appropriate</span></div>
<div class="line"><a name="l00512"></a><span class="lineno">  512</span>&#160;<span class="comment">    /// immediate to extract the specified EXTRACT_SUBVECTOR index</span></div>
<div class="line"><a name="l00513"></a><span class="lineno">  513</span>&#160;<span class="comment">    /// with VEXTRACTF64X4, VEXTRACTI64x4 instructions.</span></div>
<div class="line"><a name="l00514"></a><span class="lineno">  514</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#a987f688158f22c18adfa14e7fd0af205">getExtractVEXTRACT256Immediate</a>(SDNode *N);</div>
<div class="line"><a name="l00515"></a><span class="lineno">  515</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00516"></a><span class="lineno">  516</span>&#160;<span class="comment">    /// Return the appropriate</span></div>
<div class="line"><a name="l00517"></a><span class="lineno">  517</span>&#160;<span class="comment">    /// immediate to insert at the specified INSERT_SUBVECTOR index</span></div>
<div class="line"><a name="l00518"></a><span class="lineno">  518</span>&#160;<span class="comment">    /// with VINSERTF64x4, VINSERTI64x4 instructions.</span></div>
<div class="line"><a name="l00519"></a><span class="lineno">  519</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="namespacellvm_1_1X86.html#ad606293705d51dbd916c142731e25105">getInsertVINSERT256Immediate</a>(SDNode *N);</div>
<div class="line"><a name="l00520"></a><span class="lineno">  520</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00521"></a><span class="lineno">  521</span>&#160;<span class="comment">    /// Returns true if Elt is a constant zero or floating point constant +0.0.</span></div>
<div class="line"><a name="l00522"></a><span class="lineno">  522</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#a43e102a1c33f2dffc750026a05828f52">isZeroNode</a>(SDValue Elt);</div>
<div class="line"><a name="l00523"></a><span class="lineno">  523</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00524"></a><span class="lineno">  524</span>&#160;<span class="comment">    /// Returns true of the given offset can be</span></div>
<div class="line"><a name="l00525"></a><span class="lineno">  525</span>&#160;<span class="comment">    /// fit into displacement field of the instruction.</span></div>
<div class="line"><a name="l00526"></a><span class="lineno">  526</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#ae5984c5a9dcd61726daafd12afb541d4">isOffsetSuitableForCodeModel</a>(int64_t Offset, <a class="code" href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8df">CodeModel::Model</a> M,</div>
<div class="line"><a name="l00527"></a><span class="lineno">  527</span>&#160;                                      <span class="keywordtype">bool</span> hasSymbolicDisplacement = <span class="keyword">true</span>);</div>
<div class="line"><a name="l00528"></a><span class="lineno">  528</span>&#160;</div>
<div class="line"><a name="l00529"></a><span class="lineno">  529</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00530"></a><span class="lineno">  530</span>&#160;<span class="comment">    /// Determines whether the callee is required to pop its</span></div>
<div class="line"><a name="l00531"></a><span class="lineno">  531</span>&#160;<span class="comment">    /// own arguments. Callee pop is necessary to support tail calls.</span></div>
<div class="line"><a name="l00532"></a><span class="lineno">  532</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="namespacellvm_1_1X86.html#a5b14ee30b3a7439e0f75bfadc978a30a">isCalleePop</a>(<a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallingConv,</div>
<div class="line"><a name="l00533"></a><span class="lineno">  533</span>&#160;                     <span class="keywordtype">bool</span> <a class="code" href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a>, <span class="keywordtype">bool</span> IsVarArg, <span class="keywordtype">bool</span> TailCallOpt);</div>
<div class="line"><a name="l00534"></a><span class="lineno">  534</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00535"></a><span class="lineno">  535</span>&#160;<span class="comment">    /// AVX512 static rounding constants.  These need to match the values in</span></div>
<div class="line"><a name="l00536"></a><span class="lineno">  536</span>&#160;<span class="comment">    /// avx512fintrin.h.</span></div>
<div class="line"><a name="l00537"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08">  537</a></span>&#160;<span class="comment"></span>    <span class="keyword">enum</span> <a class="code" href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08">STATIC_ROUNDING</a> {</div>
<div class="line"><a name="l00538"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a1e511826050323db2b7a888c4eeb0977">  538</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a1e511826050323db2b7a888c4eeb0977">TO_NEAREST_INT</a> = 0,</div>
<div class="line"><a name="l00539"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a861c571d263e3ba1627fb148ff60b7f4">  539</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a861c571d263e3ba1627fb148ff60b7f4">TO_NEG_INF</a> = 1,</div>
<div class="line"><a name="l00540"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a026139d1dd4eaa48af322e2bb4198903">  540</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a026139d1dd4eaa48af322e2bb4198903">TO_POS_INF</a> = 2,</div>
<div class="line"><a name="l00541"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a76b73a77ab384ff5b8ffbb033da9575d">  541</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a76b73a77ab384ff5b8ffbb033da9575d">TO_ZERO</a> = 3,</div>
<div class="line"><a name="l00542"></a><span class="lineno"><a class="line" href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a74e9b89272f44a91ce8f058b8094c60f">  542</a></span>&#160;      <a class="code" href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a74e9b89272f44a91ce8f058b8094c60f">CUR_DIRECTION</a> = 4</div>
<div class="line"><a name="l00543"></a><span class="lineno">  543</span>&#160;    };</div>
<div class="line"><a name="l00544"></a><span class="lineno">  544</span>&#160;  }</div>
<div class="line"><a name="l00545"></a><span class="lineno">  545</span>&#160;</div>
<div class="line"><a name="l00546"></a><span class="lineno">  546</span>&#160;  <span class="comment">//===--------------------------------------------------------------------===//</span></div>
<div class="line"><a name="l00547"></a><span class="lineno">  547</span>&#160;  <span class="comment">//  X86 Implementation of the TargetLowering interface</span></div>
<div class="line"><a name="l00548"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html">  548</a></span>&#160;  <span class="keyword">class </span><a class="code" href="classllvm_1_1X86TargetLowering.html">X86TargetLowering</a> final : <span class="keyword">public</span> <a class="code" href="classllvm_1_1TargetLowering.html">TargetLowering</a> {</div>
<div class="line"><a name="l00549"></a><span class="lineno">  549</span>&#160;  <span class="keyword">public</span>:</div>
<div class="line"><a name="l00550"></a><span class="lineno">  550</span>&#160;    <span class="keyword">explicit</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a308e7008e5536f3a7351ec95518d2421">X86TargetLowering</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1X86TargetMachine.html">X86TargetMachine</a> &amp;TM);</div>
<div class="line"><a name="l00551"></a><span class="lineno">  551</span>&#160;</div>
<div class="line"><a name="l00552"></a><span class="lineno">  552</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a14ba729e50c70d2bff3f12c884209140">getJumpTableEncoding</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00553"></a><span class="lineno">  553</span>&#160;</div>
<div class="line"><a name="l00554"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a4461ac792a32889756a6ff954afac06c">  554</a></span>&#160;    <a class="code" href="classllvm_1_1MVT.html">MVT</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a4461ac792a32889756a6ff954afac06c">getScalarShiftAmountTy</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> LHSTy)<span class="keyword"> const override </span>{ <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">MVT::i8</a>; }</div>
<div class="line"><a name="l00555"></a><span class="lineno">  555</span>&#160;</div>
<div class="line"><a name="l00556"></a><span class="lineno">  556</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *</div>
<div class="line"><a name="l00557"></a><span class="lineno">  557</span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#af3e16079a117749c3a3ab03753982e0e">LowerCustomJumpTableEntry</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineJumpTableInfo.html">MachineJumpTableInfo</a> *MJTI,</div>
<div class="line"><a name="l00558"></a><span class="lineno">  558</span>&#160;                              <span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <span class="keywordtype">unsigned</span> uid,</div>
<div class="line"><a name="l00559"></a><span class="lineno">  559</span>&#160;                              <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00560"></a><span class="lineno">  560</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00561"></a><span class="lineno">  561</span>&#160;<span class="comment">    /// Returns relocation base for the given PIC jumptable.</span></div>
<div class="line"><a name="l00562"></a><span class="lineno">  562</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a0b5f9da7c8b5d244b67be30f07debf6c">getPICJumpTableRelocBase</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Table,</div>
<div class="line"><a name="l00563"></a><span class="lineno">  563</span>&#160;                                     <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00564"></a><span class="lineno">  564</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1MCExpr.html">MCExpr</a> *</div>
<div class="line"><a name="l00565"></a><span class="lineno">  565</span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#a424abc19654b712885d63747e7f5b4db">getPICJumpTableRelocBaseExpr</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> *MF,</div>
<div class="line"><a name="l00566"></a><span class="lineno">  566</span>&#160;                                 <span class="keywordtype">unsigned</span> JTI, <a class="code" href="classllvm_1_1MCContext.html">MCContext</a> &amp;Ctx) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00567"></a><span class="lineno">  567</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00568"></a><span class="lineno">  568</span>&#160;<span class="comment">    /// Return the desired alignment for ByVal aggregate</span></div>
<div class="line"><a name="l00569"></a><span class="lineno">  569</span>&#160;<span class="comment">    /// function arguments in the caller parameter area. For X86, aggregates</span></div>
<div class="line"><a name="l00570"></a><span class="lineno">  570</span>&#160;<span class="comment">    /// that contains are placed at 16-byte boundaries while the rest are at</span></div>
<div class="line"><a name="l00571"></a><span class="lineno">  571</span>&#160;<span class="comment">    /// 4-byte boundaries.</span></div>
<div class="line"><a name="l00572"></a><span class="lineno">  572</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a1c35a410a1e6c75a42f7b07592081ac2">getByValTypeAlignment</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00573"></a><span class="lineno">  573</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00574"></a><span class="lineno">  574</span>&#160;<span class="comment">    /// Returns the target specific optimal type for load</span></div>
<div class="line"><a name="l00575"></a><span class="lineno">  575</span>&#160;<span class="comment">    /// and store operations as a result of memset, memcpy, and memmove</span></div>
<div class="line"><a name="l00576"></a><span class="lineno">  576</span>&#160;<span class="comment">    /// lowering. If DstAlign is zero that means it&#39;s safe to destination</span></div>
<div class="line"><a name="l00577"></a><span class="lineno">  577</span>&#160;<span class="comment">    /// alignment can satisfy any constraint. Similarly if SrcAlign is zero it</span></div>
<div class="line"><a name="l00578"></a><span class="lineno">  578</span>&#160;<span class="comment">    /// means there isn&#39;t a need to check it against alignment requirement,</span></div>
<div class="line"><a name="l00579"></a><span class="lineno">  579</span>&#160;<span class="comment">    /// probably because the source does not need to be loaded. If &#39;IsMemset&#39; is</span></div>
<div class="line"><a name="l00580"></a><span class="lineno">  580</span>&#160;<span class="comment">    /// true, that means it&#39;s expanding a memset. If &#39;ZeroMemset&#39; is true, that</span></div>
<div class="line"><a name="l00581"></a><span class="lineno">  581</span>&#160;<span class="comment">    /// means it&#39;s a memset of zero. &#39;MemcpyStrSrc&#39; indicates whether the memcpy</span></div>
<div class="line"><a name="l00582"></a><span class="lineno">  582</span>&#160;<span class="comment">    /// source is constant so it does not need to be loaded.</span></div>
<div class="line"><a name="l00583"></a><span class="lineno">  583</span>&#160;<span class="comment">    /// It returns EVT::Other if the type should be determined using generic</span></div>
<div class="line"><a name="l00584"></a><span class="lineno">  584</span>&#160;<span class="comment">    /// target-independent logic.</span></div>
<div class="line"><a name="l00585"></a><span class="lineno">  585</span>&#160;<span class="comment"></span>    <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a13bf39928aac0081d44082d4f7702223">getOptimalMemOpType</a>(uint64_t Size, <span class="keywordtype">unsigned</span> DstAlign, <span class="keywordtype">unsigned</span> SrcAlign,</div>
<div class="line"><a name="l00586"></a><span class="lineno">  586</span>&#160;                            <span class="keywordtype">bool</span> IsMemset, <span class="keywordtype">bool</span> ZeroMemset, <span class="keywordtype">bool</span> MemcpyStrSrc,</div>
<div class="line"><a name="l00587"></a><span class="lineno">  587</span>&#160;                            <a class="code" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00588"></a><span class="lineno">  588</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00589"></a><span class="lineno">  589</span>&#160;<span class="comment">    /// Returns true if it&#39;s safe to use load / store of the</span></div>
<div class="line"><a name="l00590"></a><span class="lineno">  590</span>&#160;<span class="comment">    /// specified type to expand memcpy / memset inline. This is mostly true</span></div>
<div class="line"><a name="l00591"></a><span class="lineno">  591</span>&#160;<span class="comment">    /// for all types except for some special cases. For example, on X86</span></div>
<div class="line"><a name="l00592"></a><span class="lineno">  592</span>&#160;<span class="comment">    /// targets without SSE2 f64 load / store are done with fldl / fstpl which</span></div>
<div class="line"><a name="l00593"></a><span class="lineno">  593</span>&#160;<span class="comment">    /// also does type conversion. Note the specified type doesn&#39;t have to be</span></div>
<div class="line"><a name="l00594"></a><span class="lineno">  594</span>&#160;<span class="comment">    /// legal as the hook is used before type legalization.</span></div>
<div class="line"><a name="l00595"></a><span class="lineno">  595</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a4458afa9d4b40fe7c439f81cd5481366">isSafeMemOpType</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00596"></a><span class="lineno">  596</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00597"></a><span class="lineno">  597</span>&#160;<span class="comment">    /// Returns true if the target allows</span></div>
<div class="line"><a name="l00598"></a><span class="lineno">  598</span>&#160;<span class="comment">    /// unaligned memory accesses. of the specified type. Returns whether it</span></div>
<div class="line"><a name="l00599"></a><span class="lineno">  599</span>&#160;<span class="comment">    /// is &quot;fast&quot; by reference in the second argument.</span></div>
<div class="line"><a name="l00600"></a><span class="lineno">  600</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a3c8781acf7ff28e5d7975fc54ebba587">allowsMisalignedMemoryAccesses</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT, <span class="keywordtype">unsigned</span> AS, <span class="keywordtype">unsigned</span> <a class="code" href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align</a>,</div>
<div class="line"><a name="l00601"></a><span class="lineno">  601</span>&#160;                                       <span class="keywordtype">bool</span> *<a class="code" href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829abc8e2ee40a84687a9e12fd08784b87ba">Fast</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00602"></a><span class="lineno">  602</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00603"></a><span class="lineno">  603</span>&#160;<span class="comment">    /// Provide custom lowering hooks for some operations.</span></div>
<div class="line"><a name="l00604"></a><span class="lineno">  604</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00605"></a><span class="lineno">  605</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a3d437e0047c2e5a049151f46d9dd2d09">LowerOperation</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00606"></a><span class="lineno">  606</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00607"></a><span class="lineno">  607</span>&#160;<span class="comment">    /// Replace the results of node with an illegal result</span></div>
<div class="line"><a name="l00608"></a><span class="lineno">  608</span>&#160;<span class="comment">    /// type with new values built out of custom code.</span></div>
<div class="line"><a name="l00609"></a><span class="lineno">  609</span>&#160;<span class="comment">    ///</span></div>
<div class="line"><a name="l00610"></a><span class="lineno">  610</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#af77fd362607d101a7080481254ee2fe3">ReplaceNodeResults</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;SDValue&gt;</a>&amp;Results,</div>
<div class="line"><a name="l00611"></a><span class="lineno">  611</span>&#160;                            <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00612"></a><span class="lineno">  612</span>&#160;</div>
<div class="line"><a name="l00613"></a><span class="lineno">  613</span>&#160;</div>
<div class="line"><a name="l00614"></a><span class="lineno">  614</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a0a91c61d0657477fe6583b566dca7fb7">PerformDAGCombine</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, DAGCombinerInfo &amp;DCI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00615"></a><span class="lineno">  615</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00616"></a><span class="lineno">  616</span>&#160;<span class="comment">    /// Return true if the target has native support for</span></div>
<div class="line"><a name="l00617"></a><span class="lineno">  617</span>&#160;<span class="comment">    /// the specified value type and it is &#39;desirable&#39; to use the type for the</span></div>
<div class="line"><a name="l00618"></a><span class="lineno">  618</span>&#160;<span class="comment">    /// given node type. e.g. On x86 i16 is legal, but undesirable since i16</span></div>
<div class="line"><a name="l00619"></a><span class="lineno">  619</span>&#160;<span class="comment">    /// instruction encodings are longer and some i16 instructions are slow.</span></div>
<div class="line"><a name="l00620"></a><span class="lineno">  620</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a4217293101179a3839b8afb1fafb2e0d">isTypeDesirableForOp</a>(<span class="keywordtype">unsigned</span> Opc, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00621"></a><span class="lineno">  621</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00622"></a><span class="lineno">  622</span>&#160;<span class="comment">    /// Return true if the target has native support for the</span></div>
<div class="line"><a name="l00623"></a><span class="lineno">  623</span>&#160;<span class="comment">    /// specified value type and it is &#39;desirable&#39; to use the type. e.g. On x86</span></div>
<div class="line"><a name="l00624"></a><span class="lineno">  624</span>&#160;<span class="comment">    /// i16 is legal, but undesirable since i16 instruction encodings are longer</span></div>
<div class="line"><a name="l00625"></a><span class="lineno">  625</span>&#160;<span class="comment">    /// and some i16 instructions are slow.</span></div>
<div class="line"><a name="l00626"></a><span class="lineno">  626</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ae344bf38282de26bb4d5783114a65eaf">IsDesirableToPromoteOp</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="structllvm_1_1EVT.html">EVT</a> &amp;PVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00627"></a><span class="lineno">  627</span>&#160;</div>
<div class="line"><a name="l00628"></a><span class="lineno">  628</span>&#160;    <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *</div>
<div class="line"><a name="l00629"></a><span class="lineno">  629</span>&#160;      <a class="code" href="classllvm_1_1X86TargetLowering.html#a6949b99d4ecb520f868fc60f3017e6ec">EmitInstrWithCustomInserter</a>(<a class="code" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00630"></a><span class="lineno">  630</span>&#160;                                  <a class="code" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00631"></a><span class="lineno">  631</span>&#160;</div>
<div class="line"><a name="l00632"></a><span class="lineno">  632</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00633"></a><span class="lineno">  633</span>&#160;<span class="comment">    /// This method returns the name of a target specific DAG node.</span></div>
<div class="line"><a name="l00634"></a><span class="lineno">  634</span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1X86TargetLowering.html#ab3547e3af4263fb24bac33b211aa07fb">getTargetNodeName</a>(<span class="keywordtype">unsigned</span> Opcode) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00635"></a><span class="lineno">  635</span>&#160;</div>
<div class="line"><a name="l00636"></a><span class="lineno">  636</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a06890bba9d515431f706fccc68f25e7d">isCheapToSpeculateCttz</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00637"></a><span class="lineno">  637</span>&#160;</div>
<div class="line"><a name="l00638"></a><span class="lineno">  638</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a43493c148cce485c7e998ce19110f0b9">isCheapToSpeculateCtlz</a>() <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00639"></a><span class="lineno">  639</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00640"></a><span class="lineno">  640</span>&#160;<span class="comment">    /// Return the value type to use for ISD::SETCC.</span></div>
<div class="line"><a name="l00641"></a><span class="lineno">  641</span>&#160;<span class="comment"></span>    <a class="code" href="structllvm_1_1EVT.html">EVT</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#af14180a7b6a887c839db8dbf5997914c">getSetCCResultType</a>(<a class="code" href="classllvm_1_1LLVMContext.html">LLVMContext</a> &amp;Context, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00642"></a><span class="lineno">  642</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00643"></a><span class="lineno">  643</span>&#160;<span class="comment">    /// Determine which of the bits specified in Mask are known to be either</span></div>
<div class="line"><a name="l00644"></a><span class="lineno">  644</span>&#160;<span class="comment">    /// zero or one and return them in the KnownZero/KnownOne bitsets.</span></div>
<div class="line"><a name="l00645"></a><span class="lineno">  645</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#af0bfb90fb253f9df81998ceacefc9a38">computeKnownBitsForTargetNode</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a name="l00646"></a><span class="lineno">  646</span>&#160;                                       <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownZero,</div>
<div class="line"><a name="l00647"></a><span class="lineno">  647</span>&#160;                                       <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;KnownOne,</div>
<div class="line"><a name="l00648"></a><span class="lineno">  648</span>&#160;                                       <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00649"></a><span class="lineno">  649</span>&#160;                                       <span class="keywordtype">unsigned</span> Depth = 0) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00650"></a><span class="lineno">  650</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00651"></a><span class="lineno">  651</span>&#160;<span class="comment">    /// Determine the number of bits in the operation that are sign bits.</span></div>
<div class="line"><a name="l00652"></a><span class="lineno">  652</span>&#160;<span class="comment"></span>    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ac540a1ddedbd4603ee4effcb00952b6f">ComputeNumSignBitsForTargetNode</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a name="l00653"></a><span class="lineno">  653</span>&#160;                                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG,</div>
<div class="line"><a name="l00654"></a><span class="lineno">  654</span>&#160;                                             <span class="keywordtype">unsigned</span> Depth) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00655"></a><span class="lineno">  655</span>&#160;</div>
<div class="line"><a name="l00656"></a><span class="lineno">  656</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a43551680f68a7d50ff1a07d94a85358e">isGAPlusOffset</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, <span class="keyword">const</span> <a class="code" href="classllvm_1_1GlobalValue.html">GlobalValue</a>* &amp;GA,</div>
<div class="line"><a name="l00657"></a><span class="lineno">  657</span>&#160;                        int64_t &amp;Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00658"></a><span class="lineno">  658</span>&#160;</div>
<div class="line"><a name="l00659"></a><span class="lineno">  659</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a912cf3fce4dd8d57d63bf6a7377bcd8b">getReturnAddressFrameIndex</a>(<a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00660"></a><span class="lineno">  660</span>&#160;</div>
<div class="line"><a name="l00661"></a><span class="lineno">  661</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a687e754bf03f8d135bc899b49db74472">ExpandInlineAsm</a>(<a class="code" href="classllvm_1_1CallInst.html">CallInst</a> *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00662"></a><span class="lineno">  662</span>&#160;</div>
<div class="line"><a name="l00663"></a><span class="lineno">  663</span>&#160;    <a class="code" href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">ConstraintType</a></div>
<div class="line"><a name="l00664"></a><span class="lineno">  664</span>&#160;      <a class="code" href="classllvm_1_1X86TargetLowering.html#a7a873eccf7190b4e4c6bfd6cefa19948">getConstraintType</a>(<span class="keyword">const</span> std::string &amp;Constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00665"></a><span class="lineno">  665</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00666"></a><span class="lineno">  666</span>&#160;<span class="comment">    /// Examine constraint string and operand type and determine a weight value.</span></div>
<div class="line"><a name="l00667"></a><span class="lineno">  667</span>&#160;<span class="comment">    /// The operand object must already have been set up with the operand type.</span></div>
<div class="line"><a name="l00668"></a><span class="lineno">  668</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">ConstraintWeight</a></div>
<div class="line"><a name="l00669"></a><span class="lineno">  669</span>&#160;      <a class="code" href="classllvm_1_1X86TargetLowering.html#a74c09385a35d121b167e4941bf3e6a77">getSingleConstraintMatchWeight</a>(AsmOperandInfo &amp;<a class="code" href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a>,</div>
<div class="line"><a name="l00670"></a><span class="lineno">  670</span>&#160;                                     <span class="keyword">const</span> <span class="keywordtype">char</span> *constraint) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00671"></a><span class="lineno">  671</span>&#160;</div>
<div class="line"><a name="l00672"></a><span class="lineno">  672</span>&#160;    <span class="keyword">const</span> <span class="keywordtype">char</span> *<a class="code" href="classllvm_1_1X86TargetLowering.html#a2aa47f16031986718a30310f73c8c90c">LowerXConstraint</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ConstraintVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00673"></a><span class="lineno">  673</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00674"></a><span class="lineno">  674</span>&#160;<span class="comment">    /// Lower the specified operand into the Ops vector. If it is invalid, don&#39;t</span></div>
<div class="line"><a name="l00675"></a><span class="lineno">  675</span>&#160;<span class="comment">    /// add anything to Ops. If hasMemory is true it means one of the asm</span></div>
<div class="line"><a name="l00676"></a><span class="lineno">  676</span>&#160;<span class="comment">    /// constraint of the inline asm instruction being processed is &#39;m&#39;.</span></div>
<div class="line"><a name="l00677"></a><span class="lineno">  677</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a3c76068964f59903e2d9128c4360b8de">LowerAsmOperandForConstraint</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op,</div>
<div class="line"><a name="l00678"></a><span class="lineno">  678</span>&#160;                                      std::string &amp;Constraint,</div>
<div class="line"><a name="l00679"></a><span class="lineno">  679</span>&#160;                                      std::vector&lt;SDValue&gt; &amp;Ops,</div>
<div class="line"><a name="l00680"></a><span class="lineno">  680</span>&#160;                                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00681"></a><span class="lineno">  681</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00682"></a><span class="lineno">  682</span>&#160;<span class="comment">    /// Given a physical register constraint</span></div>
<div class="line"><a name="l00683"></a><span class="lineno">  683</span>&#160;<span class="comment">    /// (e.g. {edx}), return the register number and the register class for the</span></div>
<div class="line"><a name="l00684"></a><span class="lineno">  684</span>&#160;<span class="comment">    /// register.  This should only be used for C_Register constraints.  On</span></div>
<div class="line"><a name="l00685"></a><span class="lineno">  685</span>&#160;<span class="comment">    /// error, this returns a register number of 0.</span></div>
<div class="line"><a name="l00686"></a><span class="lineno">  686</span>&#160;<span class="comment"></span>    std::pair&lt;unsigned, const TargetRegisterClass*&gt;</div>
<div class="line"><a name="l00687"></a><span class="lineno">  687</span>&#160;      <a class="code" href="classllvm_1_1X86TargetLowering.html#a2955c9d036ea6a20161783b3827cee63">getRegForInlineAsmConstraint</a>(<span class="keyword">const</span> std::string &amp;Constraint,</div>
<div class="line"><a name="l00688"></a><span class="lineno">  688</span>&#160;                                   <a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00689"></a><span class="lineno">  689</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00690"></a><span class="lineno">  690</span>&#160;<span class="comment">    /// Return true if the addressing mode represented</span></div>
<div class="line"><a name="l00691"></a><span class="lineno">  691</span>&#160;<span class="comment">    /// by AM is legal for this target, for a load/store of the specified type.</span></div>
<div class="line"><a name="l00692"></a><span class="lineno">  692</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a0a9d0c639aa683672304b02e0af9c810">isLegalAddressingMode</a>(<span class="keyword">const</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00693"></a><span class="lineno">  693</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00694"></a><span class="lineno">  694</span>&#160;<span class="comment">    /// Return true if the specified immediate is legal</span></div>
<div class="line"><a name="l00695"></a><span class="lineno">  695</span>&#160;<span class="comment">    /// icmp immediate, that is the target has icmp instructions which can</span></div>
<div class="line"><a name="l00696"></a><span class="lineno">  696</span>&#160;<span class="comment">    /// compare a register against the immediate without having to materialize</span></div>
<div class="line"><a name="l00697"></a><span class="lineno">  697</span>&#160;<span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a name="l00698"></a><span class="lineno">  698</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a5b29ba68187b5f5d44c6fc584b658d06">isLegalICmpImmediate</a>(int64_t Imm) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00699"></a><span class="lineno">  699</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00700"></a><span class="lineno">  700</span>&#160;<span class="comment">    /// Return true if the specified immediate is legal</span></div>
<div class="line"><a name="l00701"></a><span class="lineno">  701</span>&#160;<span class="comment">    /// add immediate, that is the target has add instructions which can</span></div>
<div class="line"><a name="l00702"></a><span class="lineno">  702</span>&#160;<span class="comment">    /// add a register and the immediate without having to materialize</span></div>
<div class="line"><a name="l00703"></a><span class="lineno">  703</span>&#160;<span class="comment">    /// the immediate into a register.</span></div>
<div class="line"><a name="l00704"></a><span class="lineno">  704</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a092cc6666d98dc58d90d67082beda499">isLegalAddImmediate</a>(int64_t Imm) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00705"></a><span class="lineno">  705</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00706"></a><span class="lineno">  706</span>&#160;<span class="comment">    /// \brief Return the cost of the scaling factor used in the addressing</span></div>
<div class="line"><a name="l00707"></a><span class="lineno">  707</span>&#160;<span class="comment">    /// mode represented by AM for this target, for a load/store</span></div>
<div class="line"><a name="l00708"></a><span class="lineno">  708</span>&#160;<span class="comment">    /// of the specified type.</span></div>
<div class="line"><a name="l00709"></a><span class="lineno">  709</span>&#160;<span class="comment">    /// If the AM is supported, the return value must be &gt;= 0.</span></div>
<div class="line"><a name="l00710"></a><span class="lineno">  710</span>&#160;<span class="comment">    /// If the AM is not supported, it returns a negative value.</span></div>
<div class="line"><a name="l00711"></a><span class="lineno">  711</span>&#160;<span class="comment"></span>    <span class="keywordtype">int</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a2116d3ced9d1b37b67716b6cf930a910">getScalingFactorCost</a>(<span class="keyword">const</span> <a class="code" href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4">AddrMode</a> &amp;AM, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00712"></a><span class="lineno">  712</span>&#160;</div>
<div class="line"><a name="l00713"></a><span class="lineno">  713</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a3b02c5554d564491242c6e5d2388cc69">isVectorShiftByScalarCheap</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00714"></a><span class="lineno">  714</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00715"></a><span class="lineno">  715</span>&#160;<span class="comment">    /// Return true if it&#39;s free to truncate a value of</span></div>
<div class="line"><a name="l00716"></a><span class="lineno">  716</span>&#160;<span class="comment">    /// type Ty1 to type Ty2. e.g. On x86 it&#39;s free to truncate a i32 value in</span></div>
<div class="line"><a name="l00717"></a><span class="lineno">  717</span>&#160;<span class="comment">    /// register EAX to i16 by referencing its sub-register AX.</span></div>
<div class="line"><a name="l00718"></a><span class="lineno">  718</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aabf943e7fc68b0048d5278b5a35da3a9">isTruncateFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00719"></a><span class="lineno">  719</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aabf943e7fc68b0048d5278b5a35da3a9">isTruncateFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00720"></a><span class="lineno">  720</span>&#160;</div>
<div class="line"><a name="l00721"></a><span class="lineno">  721</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a9c91bde4107b00ee5520f121253437ef">allowTruncateForTailCall</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00722"></a><span class="lineno">  722</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00723"></a><span class="lineno">  723</span>&#160;<span class="comment">    /// Return true if any actual instruction that defines a</span></div>
<div class="line"><a name="l00724"></a><span class="lineno">  724</span>&#160;<span class="comment">    /// value of type Ty1 implicit zero-extends the value to Ty2 in the result</span></div>
<div class="line"><a name="l00725"></a><span class="lineno">  725</span>&#160;<span class="comment">    /// register. This does not necessarily include registers defined in</span></div>
<div class="line"><a name="l00726"></a><span class="lineno">  726</span>&#160;<span class="comment">    /// unknown ways, such as incoming arguments, or copies from unknown</span></div>
<div class="line"><a name="l00727"></a><span class="lineno">  727</span>&#160;<span class="comment">    /// virtual registers. Also, if isTruncateFree(Ty2, Ty1) is true, this</span></div>
<div class="line"><a name="l00728"></a><span class="lineno">  728</span>&#160;<span class="comment">    /// does not necessarily apply to truncate instructions. e.g. on x86-64,</span></div>
<div class="line"><a name="l00729"></a><span class="lineno">  729</span>&#160;<span class="comment">    /// all instructions that define 32-bit values implicit zero-extend the</span></div>
<div class="line"><a name="l00730"></a><span class="lineno">  730</span>&#160;<span class="comment">    /// result out to 64 bits.</span></div>
<div class="line"><a name="l00731"></a><span class="lineno">  731</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#acb13111bbf0c82193529692fd4017679">isZExtFree</a>(<a class="code" href="classllvm_1_1Type.html">Type</a> *Ty1, <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00732"></a><span class="lineno">  732</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#acb13111bbf0c82193529692fd4017679">isZExtFree</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00733"></a><span class="lineno">  733</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#acb13111bbf0c82193529692fd4017679">isZExtFree</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Val, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00734"></a><span class="lineno">  734</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00735"></a><span class="lineno">  735</span>&#160;<span class="comment">    /// Return true if an FMA operation is faster than a pair of fmul and fadd</span></div>
<div class="line"><a name="l00736"></a><span class="lineno">  736</span>&#160;<span class="comment">    /// instructions. fmuladd intrinsics will be expanded to FMAs when this</span></div>
<div class="line"><a name="l00737"></a><span class="lineno">  737</span>&#160;<span class="comment">    /// method returns true, otherwise fmuladd is expanded to fmul + fadd.</span></div>
<div class="line"><a name="l00738"></a><span class="lineno">  738</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a95cff6aec4cb00f9b845c5018783e5b4">isFMAFasterThanFMulAndFAdd</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00739"></a><span class="lineno">  739</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00740"></a><span class="lineno">  740</span>&#160;<span class="comment">    /// Return true if it&#39;s profitable to narrow</span></div>
<div class="line"><a name="l00741"></a><span class="lineno">  741</span>&#160;<span class="comment">    /// operations of type VT1 to VT2. e.g. on x86, it&#39;s profitable to narrow</span></div>
<div class="line"><a name="l00742"></a><span class="lineno">  742</span>&#160;<span class="comment">    /// from i32 to i8 but not from i32 to i16.</span></div>
<div class="line"><a name="l00743"></a><span class="lineno">  743</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a166f2f266a1047407535230feeedea47">isNarrowingProfitable</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT1, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT2) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00744"></a><span class="lineno">  744</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00745"></a><span class="lineno">  745</span>&#160;<span class="comment">    /// Returns true if the target can instruction select the</span></div>
<div class="line"><a name="l00746"></a><span class="lineno">  746</span>&#160;<span class="comment">    /// specified FP immediate natively. If false, the legalizer will</span></div>
<div class="line"><a name="l00747"></a><span class="lineno">  747</span>&#160;<span class="comment">    /// materialize the FP immediate as a load from a constant pool.</span></div>
<div class="line"><a name="l00748"></a><span class="lineno">  748</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#af74b11f8ffb152ff10e293a74ff449ea">isFPImmLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a> &amp;Imm, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00749"></a><span class="lineno">  749</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00750"></a><span class="lineno">  750</span>&#160;<span class="comment">    /// Targets can use this to indicate that they only support *some*</span></div>
<div class="line"><a name="l00751"></a><span class="lineno">  751</span>&#160;<span class="comment">    /// VECTOR_SHUFFLE operations, those with specific masks. By default, if a</span></div>
<div class="line"><a name="l00752"></a><span class="lineno">  752</span>&#160;<span class="comment">    /// target supports the VECTOR_SHUFFLE node, all mask values are assumed to</span></div>
<div class="line"><a name="l00753"></a><span class="lineno">  753</span>&#160;<span class="comment">    /// be legal.</span></div>
<div class="line"><a name="l00754"></a><span class="lineno">  754</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ac0952dc98ff677446624d90eb5d19c48">isShuffleMaskLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;int&gt;</a> &amp;Mask,</div>
<div class="line"><a name="l00755"></a><span class="lineno">  755</span>&#160;                            <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00756"></a><span class="lineno">  756</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00757"></a><span class="lineno">  757</span>&#160;<span class="comment">    /// Similar to isShuffleMaskLegal. This is used by Targets can use this to</span></div>
<div class="line"><a name="l00758"></a><span class="lineno">  758</span>&#160;<span class="comment">    /// indicate if there is a suitable VECTOR_SHUFFLE that can be used to</span></div>
<div class="line"><a name="l00759"></a><span class="lineno">  759</span>&#160;<span class="comment">    /// replace a VAND with a constant pool entry.</span></div>
<div class="line"><a name="l00760"></a><span class="lineno">  760</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a07138da01b23335290ccc12b1b09e91e">isVectorClearMaskLegal</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl&lt;int&gt;</a> &amp;Mask,</div>
<div class="line"><a name="l00761"></a><span class="lineno">  761</span>&#160;                                <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00762"></a><span class="lineno">  762</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00763"></a><span class="lineno">  763</span>&#160;<span class="comment">    /// If true, then instruction selection should</span></div>
<div class="line"><a name="l00764"></a><span class="lineno">  764</span>&#160;<span class="comment">    /// seek to shrink the FP constant of the specified type to a smaller type</span></div>
<div class="line"><a name="l00765"></a><span class="lineno">  765</span>&#160;<span class="comment">    /// in order to save space and / or reduce runtime.</span></div>
<div class="line"><a name="l00766"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#ad6bf6dc6db7c8617904baf7eb1013602">  766</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ad6bf6dc6db7c8617904baf7eb1013602">ShouldShrinkFPConstant</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00767"></a><span class="lineno">  767</span>&#160;      <span class="comment">// Don&#39;t shrink FP constpool if SSE2 is available since cvtss2sd is more</span></div>
<div class="line"><a name="l00768"></a><span class="lineno">  768</span>&#160;      <span class="comment">// expensive than a straight movsd. On the other hand, it&#39;s important to</span></div>
<div class="line"><a name="l00769"></a><span class="lineno">  769</span>&#160;      <span class="comment">// shrink long double fp constant since fldt is very slow.</span></div>
<div class="line"><a name="l00770"></a><span class="lineno">  770</span>&#160;      <span class="keywordflow">return</span> !X86ScalarSSEf64 || VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca6c5745e529b6b3534599c54d82bc4691">MVT::f80</a>;</div>
<div class="line"><a name="l00771"></a><span class="lineno">  771</span>&#160;    }</div>
<div class="line"><a name="l00772"></a><span class="lineno">  772</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00773"></a><span class="lineno">  773</span>&#160;<span class="comment">    /// Return true if we believe it is correct and profitable to reduce the</span></div>
<div class="line"><a name="l00774"></a><span class="lineno">  774</span>&#160;<span class="comment">    /// load node to a smaller type.</span></div>
<div class="line"><a name="l00775"></a><span class="lineno">  775</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a6ad23b58059ffd91df6a2dddf30c5d71">shouldReduceLoadWidth</a>(<a class="code" href="classllvm_1_1SDNode.html">SDNode</a> *<a class="code" href="namespacellvm_1_1SPII.html#a0e840f41bc0e8233dd26cbff2591a584a5069619ca8fdce305534f3fe85091a0f">Load</a>, <a class="code" href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">ISD::LoadExtType</a> ExtTy,</div>
<div class="line"><a name="l00776"></a><span class="lineno">  776</span>&#160;                               <a class="code" href="structllvm_1_1EVT.html">EVT</a> NewVT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00777"></a><span class="lineno">  777</span>&#160;</div>
<div class="line"><a name="l00778"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a15de4897d1113f8be2c1c09f8c47225e">  778</a></span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a>* <a class="code" href="classllvm_1_1X86TargetLowering.html#a15de4897d1113f8be2c1c09f8c47225e">getSubtarget</a>()<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00779"></a><span class="lineno">  779</span>&#160;      <span class="keywordflow">return</span> Subtarget;</div>
<div class="line"><a name="l00780"></a><span class="lineno">  780</span>&#160;    }</div>
<div class="line"><a name="l00781"></a><span class="lineno">  781</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00782"></a><span class="lineno">  782</span>&#160;<span class="comment">    /// Return true if the specified scalar FP type is computed in an SSE</span></div>
<div class="line"><a name="l00783"></a><span class="lineno">  783</span>&#160;<span class="comment">    /// register, not on the X87 floating point stack.</span></div>
<div class="line"><a name="l00784"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#a42f4b4fc843cc01be2ae7389652f00a6">  784</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a42f4b4fc843cc01be2ae7389652f00a6">isScalarFPTypeInSSEReg</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00785"></a><span class="lineno">  785</span>&#160;      <span class="keywordflow">return</span> (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">MVT::f64</a> &amp;&amp; X86ScalarSSEf64) || <span class="comment">// f64 is when SSE2</span></div>
<div class="line"><a name="l00786"></a><span class="lineno">  786</span>&#160;      (VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">MVT::f32</a> &amp;&amp; X86ScalarSSEf32);   <span class="comment">// f32 is when SSE1</span></div>
<div class="line"><a name="l00787"></a><span class="lineno">  787</span>&#160;    }</div>
<div class="line"><a name="l00788"></a><span class="lineno">  788</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00789"></a><span class="lineno">  789</span>&#160;<span class="comment">    /// Return true if the target uses the MSVC _ftol2 routine for fptoui.</span></div>
<div class="line"><a name="l00790"></a><span class="lineno">  790</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a1c36b3853a10f2fc0077de5d48c8c083">isTargetFTOL</a>() <span class="keyword">const</span>;</div>
<div class="line"><a name="l00791"></a><span class="lineno">  791</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00792"></a><span class="lineno">  792</span>&#160;<span class="comment">    /// Return true if the MSVC _ftol2 routine should be used for fptoui to the</span></div>
<div class="line"><a name="l00793"></a><span class="lineno">  793</span>&#160;<span class="comment">    /// given type.</span></div>
<div class="line"><a name="l00794"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#aed2d73309375d0a5465735138839cabe">  794</a></span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aed2d73309375d0a5465735138839cabe">isIntegerTypeFTOL</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT)<span class="keyword"> const </span>{</div>
<div class="line"><a name="l00795"></a><span class="lineno">  795</span>&#160;      <span class="keywordflow">return</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a1c36b3853a10f2fc0077de5d48c8c083">isTargetFTOL</a>() &amp;&amp; VT == <a class="code" href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">MVT::i64</a>;</div>
<div class="line"><a name="l00796"></a><span class="lineno">  796</span>&#160;    }</div>
<div class="line"><a name="l00797"></a><span class="lineno">  797</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00798"></a><span class="lineno">  798</span>&#160;<span class="comment">    /// \brief Returns true if it is beneficial to convert a load of a constant</span></div>
<div class="line"><a name="l00799"></a><span class="lineno">  799</span>&#160;<span class="comment">    /// to just the constant itself.</span></div>
<div class="line"><a name="l00800"></a><span class="lineno">  800</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a711da9c348c7a96e4d79942afa0af105">shouldConvertConstantLoadToIntImm</a>(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APInt.html">APInt</a> &amp;Imm,</div>
<div class="line"><a name="l00801"></a><span class="lineno">  801</span>&#160;                                           <a class="code" href="classllvm_1_1Type.html">Type</a> *Ty) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00802"></a><span class="lineno">  802</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00803"></a><span class="lineno">  803</span>&#160;<span class="comment">    /// Return true if EXTRACT_SUBVECTOR is cheap for this result type</span></div>
<div class="line"><a name="l00804"></a><span class="lineno">  804</span>&#160;<span class="comment">    /// with this index.</span></div>
<div class="line"><a name="l00805"></a><span class="lineno">  805</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a5de5ff421b364b13b7885cd26dc94cfd">isExtractSubvectorCheap</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> ResVT, <span class="keywordtype">unsigned</span> Index) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00806"></a><span class="lineno">  806</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00807"></a><span class="lineno">  807</span>&#160;<span class="comment">    /// Intel processors have a unified instruction and data cache</span></div>
<div class="line"><a name="l00808"></a><span class="lineno"><a class="line" href="classllvm_1_1X86TargetLowering.html#ad5b0428e9f95121d0756fad70a539247">  808</a></span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <span class="keywordtype">char</span> * <a class="code" href="classllvm_1_1X86TargetLowering.html#ad5b0428e9f95121d0756fad70a539247">getClearCacheBuiltinName</a>()<span class="keyword"> const override </span>{</div>
<div class="line"><a name="l00809"></a><span class="lineno">  809</span>&#160;      <span class="keywordflow">return</span> <span class="keyword">nullptr</span>; <span class="comment">// nothing to do, move along.</span></div>
<div class="line"><a name="l00810"></a><span class="lineno">  810</span>&#160;    }</div>
<div class="line"><a name="l00811"></a><span class="lineno">  811</span>&#160;</div>
<div class="line"><a name="l00812"></a><span class="lineno">  812</span>&#160;    <span class="keywordtype">unsigned</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#aaa876a86d04ca923ceeecbc369617aff">getRegisterByName</a>(<span class="keyword">const</span> <span class="keywordtype">char</span>* RegName, <a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00813"></a><span class="lineno">  813</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00814"></a><span class="lineno">  814</span>&#160;<span class="comment">    /// This method returns a target specific FastISel object,</span></div>
<div class="line"><a name="l00815"></a><span class="lineno">  815</span>&#160;<span class="comment">    /// or null if the target does not support &quot;fast&quot; ISel.</span></div>
<div class="line"><a name="l00816"></a><span class="lineno">  816</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1FastISel.html">FastISel</a> *<a class="code" href="classllvm_1_1X86TargetLowering.html#ae0a481e8df0f6d0d536fa71fa5c5f3d9">createFastISel</a>(<a class="code" href="classllvm_1_1FunctionLoweringInfo.html">FunctionLoweringInfo</a> &amp;funcInfo,</div>
<div class="line"><a name="l00817"></a><span class="lineno">  817</span>&#160;                             <span class="keyword">const</span> <a class="code" href="classllvm_1_1TargetLibraryInfo.html">TargetLibraryInfo</a> *libInfo) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00818"></a><span class="lineno">  818</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00819"></a><span class="lineno">  819</span>&#160;<span class="comment">    /// Return true if the target stores stack protector cookies at a fixed</span></div>
<div class="line"><a name="l00820"></a><span class="lineno">  820</span>&#160;<span class="comment">    /// offset in some non-standard address space, and populates the address</span></div>
<div class="line"><a name="l00821"></a><span class="lineno">  821</span>&#160;<span class="comment">    /// space and offset as appropriate.</span></div>
<div class="line"><a name="l00822"></a><span class="lineno">  822</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#afb9e38fffa321ea0340e8d9263b2ff8c">getStackCookieLocation</a>(<span class="keywordtype">unsigned</span> &amp;<a class="code" href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">AddressSpace</a>,</div>
<div class="line"><a name="l00823"></a><span class="lineno">  823</span>&#160;                                <span class="keywordtype">unsigned</span> &amp;Offset) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00824"></a><span class="lineno">  824</span>&#160;</div>
<div class="line"><a name="l00825"></a><span class="lineno">  825</span>&#160;    <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#a7a9ec2648a5784a89bc774bde00c0a64">BuildFILD</a>(<a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Op, <a class="code" href="structllvm_1_1EVT.html">EVT</a> SrcVT, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> Chain, <a class="code" href="classllvm_1_1SDValue.html">SDValue</a> StackSlot,</div>
<div class="line"><a name="l00826"></a><span class="lineno">  826</span>&#160;                      <a class="code" href="classllvm_1_1SelectionDAG.html">SelectionDAG</a> &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00827"></a><span class="lineno">  827</span>&#160;</div>
<div class="line"><a name="l00828"></a><span class="lineno">  828</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#ade8fe12181372c3b5799226556cd05ec">isNoopAddrSpaceCast</a>(<span class="keywordtype">unsigned</span> SrcAS, <span class="keywordtype">unsigned</span> DestAS) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00829"></a><span class="lineno">  829</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00830"></a><span class="lineno">  830</span>&#160;<span class="comment">    /// \brief Reset the operation actions based on target options.</span></div>
<div class="line"><a name="l00831"></a><span class="lineno">  831</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a6854ecef9e2a094fb4fecc0b46714af4">resetOperationActions</a>() <span class="keyword">override</span>;</div>
<div class="line"><a name="l00832"></a><span class="lineno">  832</span>&#160;</div>
<div class="line"><a name="l00833"></a><span class="lineno">  833</span>&#160;    <span class="keywordtype">bool</span> <a class="code" href="classllvm_1_1X86TargetLowering.html#a8ded0b1f034f8a92574b4135b8625e0a">useLoadStackGuardNode</a>() <span class="keyword">const override</span>;<span class="comment"></span></div>
<div class="line"><a name="l00834"></a><span class="lineno">  834</span>&#160;<span class="comment">    /// \brief Customize the preferred legalization strategy for certain types.</span></div>
<div class="line"><a name="l00835"></a><span class="lineno">  835</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetLoweringBase.html#a88a8b01d4dbc2ebd81244d1eb459b193">LegalizeTypeAction</a> <a class="code" href="classllvm_1_1X86TargetLowering.html#ac8b8e2687bf52cdc769dd571158f2df2">getPreferredVectorAction</a>(<a class="code" href="structllvm_1_1EVT.html">EVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00836"></a><span class="lineno">  836</span>&#160;</div>
<div class="line"><a name="l00837"></a><span class="lineno">  837</span>&#160;  <span class="keyword">protected</span>:</div>
<div class="line"><a name="l00838"></a><span class="lineno">  838</span>&#160;    std::pair&lt;const TargetRegisterClass*, uint8_t&gt;</div>
<div class="line"><a name="l00839"></a><span class="lineno">  839</span>&#160;    <a class="code" href="classllvm_1_1X86TargetLowering.html#abfedb9f1e95bc098b9bd658b415a9669">findRepresentativeClass</a>(<a class="code" href="classllvm_1_1MVT.html">MVT</a> VT) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00840"></a><span class="lineno">  840</span>&#160;</div>
<div class="line"><a name="l00841"></a><span class="lineno">  841</span>&#160;  <span class="keyword">private</span>:<span class="comment"></span></div>
<div class="line"><a name="l00842"></a><span class="lineno">  842</span>&#160;<span class="comment">    /// Keep a pointer to the X86Subtarget around so that we can</span></div>
<div class="line"><a name="l00843"></a><span class="lineno">  843</span>&#160;<span class="comment">    /// make the right decision when generating code for different targets.</span></div>
<div class="line"><a name="l00844"></a><span class="lineno">  844</span>&#160;<span class="comment"></span>    <span class="keyword">const</span> <a class="code" href="classllvm_1_1X86Subtarget.html">X86Subtarget</a> *Subtarget;</div>
<div class="line"><a name="l00845"></a><span class="lineno">  845</span>&#160;    <span class="keyword">const</span> <a class="code" href="classllvm_1_1DataLayout.html">DataLayout</a> *TD;</div>
<div class="line"><a name="l00846"></a><span class="lineno">  846</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00847"></a><span class="lineno">  847</span>&#160;<span class="comment">    /// Used to store the TargetOptions so that we don&#39;t waste time resetting</span></div>
<div class="line"><a name="l00848"></a><span class="lineno">  848</span>&#160;<span class="comment">    /// the operation actions unless we have to.</span></div>
<div class="line"><a name="l00849"></a><span class="lineno">  849</span>&#160;<span class="comment"></span>    <a class="code" href="classllvm_1_1TargetOptions.html">TargetOptions</a> TO;</div>
<div class="line"><a name="l00850"></a><span class="lineno">  850</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00851"></a><span class="lineno">  851</span>&#160;<span class="comment">    /// Select between SSE or x87 floating point ops.</span></div>
<div class="line"><a name="l00852"></a><span class="lineno">  852</span>&#160;<span class="comment">    /// When SSE is available, use it for f32 operations.</span></div>
<div class="line"><a name="l00853"></a><span class="lineno">  853</span>&#160;<span class="comment">    /// When SSE2 is available, use it for f64 operations.</span></div>
<div class="line"><a name="l00854"></a><span class="lineno">  854</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> X86ScalarSSEf32;</div>
<div class="line"><a name="l00855"></a><span class="lineno">  855</span>&#160;    <span class="keywordtype">bool</span> X86ScalarSSEf64;</div>
<div class="line"><a name="l00856"></a><span class="lineno">  856</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00857"></a><span class="lineno">  857</span>&#160;<span class="comment">    /// A list of legal FP immediates.</span></div>
<div class="line"><a name="l00858"></a><span class="lineno">  858</span>&#160;<span class="comment"></span>    std::vector&lt;APFloat&gt; LegalFPImmediates;</div>
<div class="line"><a name="l00859"></a><span class="lineno">  859</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00860"></a><span class="lineno">  860</span>&#160;<span class="comment">    /// Indicate that this x86 target can instruction</span></div>
<div class="line"><a name="l00861"></a><span class="lineno">  861</span>&#160;<span class="comment">    /// select the specified FP immediate natively.</span></div>
<div class="line"><a name="l00862"></a><span class="lineno">  862</span>&#160;<span class="comment"></span>    <span class="keywordtype">void</span> addLegalFPImmediate(<span class="keyword">const</span> <a class="code" href="classllvm_1_1APFloat.html">APFloat</a>&amp; Imm) {</div>
<div class="line"><a name="l00863"></a><span class="lineno">  863</span>&#160;      LegalFPImmediates.push_back(Imm);</div>
<div class="line"><a name="l00864"></a><span class="lineno">  864</span>&#160;    }</div>
<div class="line"><a name="l00865"></a><span class="lineno">  865</span>&#160;</div>
<div class="line"><a name="l00866"></a><span class="lineno">  866</span>&#160;    SDValue LowerCallResult(SDValue Chain, SDValue InFlag,</div>
<div class="line"><a name="l00867"></a><span class="lineno">  867</span>&#160;                            <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00868"></a><span class="lineno">  868</span>&#160;                            <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00869"></a><span class="lineno">  869</span>&#160;                            SDLoc dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00870"></a><span class="lineno">  870</span>&#160;                            SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00871"></a><span class="lineno">  871</span>&#160;    SDValue LowerMemArgument(SDValue Chain,</div>
<div class="line"><a name="l00872"></a><span class="lineno">  872</span>&#160;                             <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv,</div>
<div class="line"><a name="l00873"></a><span class="lineno">  873</span>&#160;                             <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;ArgInfo,</div>
<div class="line"><a name="l00874"></a><span class="lineno">  874</span>&#160;                             SDLoc dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00875"></a><span class="lineno">  875</span>&#160;                             <span class="keyword">const</span> CCValAssign &amp;VA,  MachineFrameInfo *MFI,</div>
<div class="line"><a name="l00876"></a><span class="lineno">  876</span>&#160;                              <span class="keywordtype">unsigned</span> i) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00877"></a><span class="lineno">  877</span>&#160;    SDValue LowerMemOpCallTo(SDValue Chain, SDValue StackPtr, SDValue Arg,</div>
<div class="line"><a name="l00878"></a><span class="lineno">  878</span>&#160;                             SDLoc dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00879"></a><span class="lineno">  879</span>&#160;                             <span class="keyword">const</span> CCValAssign &amp;VA,</div>
<div class="line"><a name="l00880"></a><span class="lineno">  880</span>&#160;                             ISD::ArgFlagsTy <a class="code" href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">Flags</a>) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00881"></a><span class="lineno">  881</span>&#160;</div>
<div class="line"><a name="l00882"></a><span class="lineno">  882</span>&#160;    <span class="comment">// Call lowering helpers.</span></div>
<div class="line"><a name="l00883"></a><span class="lineno">  883</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00884"></a><span class="lineno">  884</span>&#160;<span class="comment">    /// Check whether the call is eligible for tail call optimization. Targets</span></div>
<div class="line"><a name="l00885"></a><span class="lineno">  885</span>&#160;<span class="comment">    /// that want to do tail call optimization should implement this function.</span></div>
<div class="line"><a name="l00886"></a><span class="lineno">  886</span>&#160;<span class="comment"></span>    <span class="keywordtype">bool</span> IsEligibleForTailCallOptimization(SDValue Callee,</div>
<div class="line"><a name="l00887"></a><span class="lineno">  887</span>&#160;                                           <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CalleeCC,</div>
<div class="line"><a name="l00888"></a><span class="lineno">  888</span>&#160;                                           <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00889"></a><span class="lineno">  889</span>&#160;                                           <span class="keywordtype">bool</span> isCalleeStructRet,</div>
<div class="line"><a name="l00890"></a><span class="lineno">  890</span>&#160;                                           <span class="keywordtype">bool</span> isCallerStructRet,</div>
<div class="line"><a name="l00891"></a><span class="lineno">  891</span>&#160;                                           <a class="code" href="COFFYAML_8cpp.html#aaee24fbaa9b8a1db722aa227c2635f0b">Type</a> *RetTy,</div>
<div class="line"><a name="l00892"></a><span class="lineno">  892</span>&#160;                                    <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l00893"></a><span class="lineno">  893</span>&#160;                                    <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l00894"></a><span class="lineno">  894</span>&#160;                                    <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00895"></a><span class="lineno">  895</span>&#160;                                           SelectionDAG&amp; DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00896"></a><span class="lineno">  896</span>&#160;    <span class="keywordtype">bool</span> IsCalleePop(<span class="keywordtype">bool</span> isVarArg, <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00897"></a><span class="lineno">  897</span>&#160;    SDValue EmitTailCallLoadRetAddr(SelectionDAG &amp;DAG, SDValue &amp;OutRetAddr,</div>
<div class="line"><a name="l00898"></a><span class="lineno">  898</span>&#160;                                SDValue Chain, <span class="keywordtype">bool</span> IsTailCall, <span class="keywordtype">bool</span> Is64Bit,</div>
<div class="line"><a name="l00899"></a><span class="lineno">  899</span>&#160;                                <span class="keywordtype">int</span> FPDiff, SDLoc dl) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00900"></a><span class="lineno">  900</span>&#160;</div>
<div class="line"><a name="l00901"></a><span class="lineno">  901</span>&#160;    <span class="keywordtype">unsigned</span> GetAlignedArgumentStackSize(<span class="keywordtype">unsigned</span> StackSize,</div>
<div class="line"><a name="l00902"></a><span class="lineno">  902</span>&#160;                                         SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00903"></a><span class="lineno">  903</span>&#160;</div>
<div class="line"><a name="l00904"></a><span class="lineno">  904</span>&#160;    std::pair&lt;SDValue,SDValue&gt; FP_TO_INTHelper(SDValue Op, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00905"></a><span class="lineno">  905</span>&#160;                                               <span class="keywordtype">bool</span> isSigned,</div>
<div class="line"><a name="l00906"></a><span class="lineno">  906</span>&#160;                                               <span class="keywordtype">bool</span> isReplace) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00907"></a><span class="lineno">  907</span>&#160;</div>
<div class="line"><a name="l00908"></a><span class="lineno">  908</span>&#160;    SDValue LowerBUILD_VECTOR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00909"></a><span class="lineno">  909</span>&#160;    SDValue LowerBUILD_VECTORvXi1(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00910"></a><span class="lineno">  910</span>&#160;    SDValue LowerVECTOR_SHUFFLE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00911"></a><span class="lineno">  911</span>&#160;    SDValue LowerVSELECT(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00912"></a><span class="lineno">  912</span>&#160;    SDValue LowerEXTRACT_VECTOR_ELT(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00913"></a><span class="lineno">  913</span>&#160;    SDValue ExtractBitFromMaskVector(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00914"></a><span class="lineno">  914</span>&#160;    SDValue InsertBitToMaskVector(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00915"></a><span class="lineno">  915</span>&#160;</div>
<div class="line"><a name="l00916"></a><span class="lineno">  916</span>&#160;    SDValue LowerINSERT_VECTOR_ELT(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00917"></a><span class="lineno">  917</span>&#160;    SDValue LowerConstantPool(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00918"></a><span class="lineno">  918</span>&#160;    SDValue LowerBlockAddress(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00919"></a><span class="lineno">  919</span>&#160;    SDValue LowerGlobalAddress(<span class="keyword">const</span> GlobalValue *GV, SDLoc dl,</div>
<div class="line"><a name="l00920"></a><span class="lineno">  920</span>&#160;                               int64_t Offset, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00921"></a><span class="lineno">  921</span>&#160;    SDValue LowerGlobalAddress(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00922"></a><span class="lineno">  922</span>&#160;    SDValue LowerGlobalTLSAddress(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00923"></a><span class="lineno">  923</span>&#160;    SDValue LowerExternalSymbol(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00924"></a><span class="lineno">  924</span>&#160;    SDValue LowerSINT_TO_FP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00925"></a><span class="lineno">  925</span>&#160;    SDValue LowerUINT_TO_FP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00926"></a><span class="lineno">  926</span>&#160;    SDValue LowerUINT_TO_FP_i64(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00927"></a><span class="lineno">  927</span>&#160;    SDValue LowerUINT_TO_FP_i32(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00928"></a><span class="lineno">  928</span>&#160;    SDValue lowerUINT_TO_FP_vec(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00929"></a><span class="lineno">  929</span>&#160;    SDValue LowerTRUNCATE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00930"></a><span class="lineno">  930</span>&#160;    SDValue LowerFP_TO_SINT(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00931"></a><span class="lineno">  931</span>&#160;    SDValue LowerFP_TO_UINT(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00932"></a><span class="lineno">  932</span>&#160;    SDValue LowerToBT(SDValue <a class="code" href="namespacellvm_1_1APIntOps.html#a684cfe02c582e8d75cd6d457e63e6c25">And</a>, <a class="code" href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">ISD::CondCode</a> CC,</div>
<div class="line"><a name="l00933"></a><span class="lineno">  933</span>&#160;                      SDLoc dl, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00934"></a><span class="lineno">  934</span>&#160;    SDValue LowerSETCC(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00935"></a><span class="lineno">  935</span>&#160;    SDValue LowerSELECT(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00936"></a><span class="lineno">  936</span>&#160;    SDValue LowerBRCOND(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00937"></a><span class="lineno">  937</span>&#160;    SDValue LowerMEMSET(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00938"></a><span class="lineno">  938</span>&#160;    SDValue LowerJumpTable(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00939"></a><span class="lineno">  939</span>&#160;    SDValue LowerDYNAMIC_STACKALLOC(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00940"></a><span class="lineno">  940</span>&#160;    SDValue LowerVASTART(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00941"></a><span class="lineno">  941</span>&#160;    SDValue LowerVAARG(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00942"></a><span class="lineno">  942</span>&#160;    SDValue LowerRETURNADDR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00943"></a><span class="lineno">  943</span>&#160;    SDValue LowerFRAMEADDR(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00944"></a><span class="lineno">  944</span>&#160;    SDValue LowerFRAME_TO_ARGS_OFFSET(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00945"></a><span class="lineno">  945</span>&#160;    SDValue LowerEH_RETURN(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00946"></a><span class="lineno">  946</span>&#160;    SDValue lowerEH_SJLJ_SETJMP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00947"></a><span class="lineno">  947</span>&#160;    SDValue lowerEH_SJLJ_LONGJMP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00948"></a><span class="lineno">  948</span>&#160;    SDValue LowerINIT_TRAMPOLINE(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00949"></a><span class="lineno">  949</span>&#160;    SDValue LowerFLT_ROUNDS_(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00950"></a><span class="lineno">  950</span>&#160;    SDValue LowerSIGN_EXTEND_INREG(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00951"></a><span class="lineno">  951</span>&#160;    SDValue LowerWin64_i128OP(SDValue Op, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00952"></a><span class="lineno">  952</span>&#160;</div>
<div class="line"><a name="l00953"></a><span class="lineno">  953</span>&#160;    SDValue</div>
<div class="line"><a name="l00954"></a><span class="lineno">  954</span>&#160;      LowerFormalArguments(SDValue Chain,</div>
<div class="line"><a name="l00955"></a><span class="lineno">  955</span>&#160;                           <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00956"></a><span class="lineno">  956</span>&#160;                           <span class="keyword">const</span> SmallVectorImpl&lt;ISD::InputArg&gt; &amp;<a class="code" href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">Ins</a>,</div>
<div class="line"><a name="l00957"></a><span class="lineno">  957</span>&#160;                           SDLoc dl, SelectionDAG &amp;DAG,</div>
<div class="line"><a name="l00958"></a><span class="lineno">  958</span>&#160;                           SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00959"></a><span class="lineno">  959</span>&#160;    SDValue LowerCall(CallLoweringInfo &amp;CLI,</div>
<div class="line"><a name="l00960"></a><span class="lineno">  960</span>&#160;                      SmallVectorImpl&lt;SDValue&gt; &amp;InVals) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00961"></a><span class="lineno">  961</span>&#160;</div>
<div class="line"><a name="l00962"></a><span class="lineno">  962</span>&#160;    SDValue LowerReturn(SDValue Chain,</div>
<div class="line"><a name="l00963"></a><span class="lineno">  963</span>&#160;                        <a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00964"></a><span class="lineno">  964</span>&#160;                        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l00965"></a><span class="lineno">  965</span>&#160;                        <span class="keyword">const</span> SmallVectorImpl&lt;SDValue&gt; &amp;OutVals,</div>
<div class="line"><a name="l00966"></a><span class="lineno">  966</span>&#160;                        SDLoc dl, SelectionDAG &amp;DAG) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00967"></a><span class="lineno">  967</span>&#160;</div>
<div class="line"><a name="l00968"></a><span class="lineno">  968</span>&#160;    <span class="keywordtype">bool</span> isUsedByReturnOnly(SDNode *<a class="code" href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a>, SDValue &amp;Chain) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00969"></a><span class="lineno">  969</span>&#160;</div>
<div class="line"><a name="l00970"></a><span class="lineno">  970</span>&#160;    <span class="keywordtype">bool</span> mayBeEmittedAsTailCall(CallInst *CI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00971"></a><span class="lineno">  971</span>&#160;</div>
<div class="line"><a name="l00972"></a><span class="lineno">  972</span>&#160;    EVT getTypeForExtArgOrReturn(LLVMContext &amp;Context, EVT VT,</div>
<div class="line"><a name="l00973"></a><span class="lineno">  973</span>&#160;                                 <a class="code" href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">ISD::NodeType</a> ExtendKind) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00974"></a><span class="lineno">  974</span>&#160;</div>
<div class="line"><a name="l00975"></a><span class="lineno">  975</span>&#160;    <span class="keywordtype">bool</span> CanLowerReturn(<a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CallConv, MachineFunction &amp;MF,</div>
<div class="line"><a name="l00976"></a><span class="lineno">  976</span>&#160;                        <span class="keywordtype">bool</span> isVarArg,</div>
<div class="line"><a name="l00977"></a><span class="lineno">  977</span>&#160;                        <span class="keyword">const</span> SmallVectorImpl&lt;ISD::OutputArg&gt; &amp;Outs,</div>
<div class="line"><a name="l00978"></a><span class="lineno">  978</span>&#160;                        LLVMContext &amp;Context) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00979"></a><span class="lineno">  979</span>&#160;</div>
<div class="line"><a name="l00980"></a><span class="lineno">  980</span>&#160;    <span class="keyword">const</span> <a class="code" href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">MCPhysReg</a> *getScratchRegisters(<a class="code" href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">CallingConv::ID</a> CC) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00981"></a><span class="lineno">  981</span>&#160;</div>
<div class="line"><a name="l00982"></a><span class="lineno">  982</span>&#160;    <span class="keywordtype">bool</span> shouldExpandAtomicLoadInIR(LoadInst *<a class="code" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">SI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00983"></a><span class="lineno">  983</span>&#160;    <span class="keywordtype">bool</span> shouldExpandAtomicStoreInIR(StoreInst *<a class="code" href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">SI</a>) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00984"></a><span class="lineno">  984</span>&#160;    <span class="keywordtype">bool</span> shouldExpandAtomicRMWInIR(AtomicRMWInst *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00985"></a><span class="lineno">  985</span>&#160;</div>
<div class="line"><a name="l00986"></a><span class="lineno">  986</span>&#160;    LoadInst *</div>
<div class="line"><a name="l00987"></a><span class="lineno">  987</span>&#160;    lowerIdempotentRMWIntoFencedLoad(AtomicRMWInst *AI) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l00988"></a><span class="lineno">  988</span>&#160;</div>
<div class="line"><a name="l00989"></a><span class="lineno">  989</span>&#160;    <span class="keywordtype">bool</span> needsCmpXchgNb(<span class="keyword">const</span> <a class="code" href="COFFYAML_8cpp.html#aaee24fbaa9b8a1db722aa227c2635f0b">Type</a> *MemType) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00990"></a><span class="lineno">  990</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00991"></a><span class="lineno">  991</span>&#160;<span class="comment">    /// Utility function to emit atomic-load-arith operations (and, or, xor,</span></div>
<div class="line"><a name="l00992"></a><span class="lineno">  992</span>&#160;<span class="comment">    /// nand, max, min, umax, umin). It takes the corresponding instruction to</span></div>
<div class="line"><a name="l00993"></a><span class="lineno">  993</span>&#160;<span class="comment">    /// expand, the associated machine basic block, and the associated X86</span></div>
<div class="line"><a name="l00994"></a><span class="lineno">  994</span>&#160;<span class="comment">    /// opcodes for reg/reg.</span></div>
<div class="line"><a name="l00995"></a><span class="lineno">  995</span>&#160;<span class="comment"></span>    MachineBasicBlock *EmitAtomicLoadArith(MachineInstr *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l00996"></a><span class="lineno">  996</span>&#160;                                           MachineBasicBlock *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l00997"></a><span class="lineno">  997</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l00998"></a><span class="lineno">  998</span>&#160;<span class="comment">    /// Utility function to emit atomic-load-arith operations (and, or, xor,</span></div>
<div class="line"><a name="l00999"></a><span class="lineno">  999</span>&#160;<span class="comment">    /// nand, add, sub, swap) for 64-bit operands on 32-bit target.</span></div>
<div class="line"><a name="l01000"></a><span class="lineno"> 1000</span>&#160;<span class="comment"></span>    MachineBasicBlock *EmitAtomicLoadArith6432(MachineInstr *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l01001"></a><span class="lineno"> 1001</span>&#160;                                               MachineBasicBlock *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01002"></a><span class="lineno"> 1002</span>&#160;</div>
<div class="line"><a name="l01003"></a><span class="lineno"> 1003</span>&#160;    <span class="comment">// Utility function to emit the low-level va_arg code for X86-64.</span></div>
<div class="line"><a name="l01004"></a><span class="lineno"> 1004</span>&#160;    MachineBasicBlock *EmitVAARG64WithCustomInserter(</div>
<div class="line"><a name="l01005"></a><span class="lineno"> 1005</span>&#160;                       MachineInstr *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l01006"></a><span class="lineno"> 1006</span>&#160;                       MachineBasicBlock *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01007"></a><span class="lineno"> 1007</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01008"></a><span class="lineno"> 1008</span>&#160;<span class="comment">    /// Utility function to emit the xmm reg save portion of va_start.</span></div>
<div class="line"><a name="l01009"></a><span class="lineno"> 1009</span>&#160;<span class="comment"></span>    MachineBasicBlock *EmitVAStartSaveXMMRegsWithCustomInserter(</div>
<div class="line"><a name="l01010"></a><span class="lineno"> 1010</span>&#160;                                                   MachineInstr *BInstr,</div>
<div class="line"><a name="l01011"></a><span class="lineno"> 1011</span>&#160;                                                   MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01012"></a><span class="lineno"> 1012</span>&#160;</div>
<div class="line"><a name="l01013"></a><span class="lineno"> 1013</span>&#160;    MachineBasicBlock *EmitLoweredSelect(MachineInstr *<a class="code" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>,</div>
<div class="line"><a name="l01014"></a><span class="lineno"> 1014</span>&#160;                                         MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01015"></a><span class="lineno"> 1015</span>&#160;</div>
<div class="line"><a name="l01016"></a><span class="lineno"> 1016</span>&#160;    MachineBasicBlock *EmitLoweredWinAlloca(MachineInstr *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l01017"></a><span class="lineno"> 1017</span>&#160;                                              MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01018"></a><span class="lineno"> 1018</span>&#160;</div>
<div class="line"><a name="l01019"></a><span class="lineno"> 1019</span>&#160;    MachineBasicBlock *EmitLoweredSegAlloca(MachineInstr *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l01020"></a><span class="lineno"> 1020</span>&#160;                                            MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01021"></a><span class="lineno"> 1021</span>&#160;</div>
<div class="line"><a name="l01022"></a><span class="lineno"> 1022</span>&#160;    MachineBasicBlock *EmitLoweredTLSCall(MachineInstr *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l01023"></a><span class="lineno"> 1023</span>&#160;                                          MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01024"></a><span class="lineno"> 1024</span>&#160;</div>
<div class="line"><a name="l01025"></a><span class="lineno"> 1025</span>&#160;    MachineBasicBlock *emitLoweredTLSAddr(MachineInstr *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l01026"></a><span class="lineno"> 1026</span>&#160;                                          MachineBasicBlock *BB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01027"></a><span class="lineno"> 1027</span>&#160;</div>
<div class="line"><a name="l01028"></a><span class="lineno"> 1028</span>&#160;    MachineBasicBlock *emitEHSjLjSetJmp(MachineInstr *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l01029"></a><span class="lineno"> 1029</span>&#160;                                        MachineBasicBlock *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01030"></a><span class="lineno"> 1030</span>&#160;</div>
<div class="line"><a name="l01031"></a><span class="lineno"> 1031</span>&#160;    MachineBasicBlock *emitEHSjLjLongJmp(MachineInstr *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l01032"></a><span class="lineno"> 1032</span>&#160;                                         MachineBasicBlock *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01033"></a><span class="lineno"> 1033</span>&#160;</div>
<div class="line"><a name="l01034"></a><span class="lineno"> 1034</span>&#160;    MachineBasicBlock *emitFMA3Instr(MachineInstr *<a class="code" href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">MI</a>,</div>
<div class="line"><a name="l01035"></a><span class="lineno"> 1035</span>&#160;                                     MachineBasicBlock *MBB) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01036"></a><span class="lineno"> 1036</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01037"></a><span class="lineno"> 1037</span>&#160;<span class="comment">    /// Emit nodes that will be selected as &quot;test Op0,Op0&quot;, or something</span></div>
<div class="line"><a name="l01038"></a><span class="lineno"> 1038</span>&#160;<span class="comment">    /// equivalent, for use with the given x86 condition code.</span></div>
<div class="line"><a name="l01039"></a><span class="lineno"> 1039</span>&#160;<span class="comment"></span>    SDValue EmitTest(SDValue Op0, <span class="keywordtype">unsigned</span> X86CC, SDLoc dl,</div>
<div class="line"><a name="l01040"></a><span class="lineno"> 1040</span>&#160;                     SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01041"></a><span class="lineno"> 1041</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01042"></a><span class="lineno"> 1042</span>&#160;<span class="comment">    /// Emit nodes that will be selected as &quot;cmp Op0,Op1&quot;, or something</span></div>
<div class="line"><a name="l01043"></a><span class="lineno"> 1043</span>&#160;<span class="comment">    /// equivalent, for use with the given x86 condition code.</span></div>
<div class="line"><a name="l01044"></a><span class="lineno"> 1044</span>&#160;<span class="comment"></span>    SDValue EmitCmp(SDValue Op0, SDValue Op1, <span class="keywordtype">unsigned</span> X86CC, SDLoc dl,</div>
<div class="line"><a name="l01045"></a><span class="lineno"> 1045</span>&#160;                    SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01046"></a><span class="lineno"> 1046</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01047"></a><span class="lineno"> 1047</span>&#160;<span class="comment">    /// Convert a comparison if required by the subtarget.</span></div>
<div class="line"><a name="l01048"></a><span class="lineno"> 1048</span>&#160;<span class="comment"></span>    SDValue ConvertCmpIfNecessary(SDValue Cmp, SelectionDAG &amp;DAG) <span class="keyword">const</span>;</div>
<div class="line"><a name="l01049"></a><span class="lineno"> 1049</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01050"></a><span class="lineno"> 1050</span>&#160;<span class="comment">    /// Use rsqrt* to speed up sqrt calculations.</span></div>
<div class="line"><a name="l01051"></a><span class="lineno"> 1051</span>&#160;<span class="comment"></span>    SDValue getRsqrtEstimate(SDValue Operand, DAGCombinerInfo &amp;DCI,</div>
<div class="line"><a name="l01052"></a><span class="lineno"> 1052</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;RefinementSteps,</div>
<div class="line"><a name="l01053"></a><span class="lineno"> 1053</span>&#160;                             <span class="keywordtype">bool</span> &amp;UseOneConstNR) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01054"></a><span class="lineno"> 1054</span>&#160;<span class="comment"></span></div>
<div class="line"><a name="l01055"></a><span class="lineno"> 1055</span>&#160;<span class="comment">    /// Use rcp* to speed up fdiv calculations.</span></div>
<div class="line"><a name="l01056"></a><span class="lineno"> 1056</span>&#160;<span class="comment"></span>    SDValue getRecipEstimate(SDValue Operand, DAGCombinerInfo &amp;DCI,</div>
<div class="line"><a name="l01057"></a><span class="lineno"> 1057</span>&#160;                             <span class="keywordtype">unsigned</span> &amp;RefinementSteps) <span class="keyword">const override</span>;</div>
<div class="line"><a name="l01058"></a><span class="lineno"> 1058</span>&#160;  };</div>
<div class="line"><a name="l01059"></a><span class="lineno"> 1059</span>&#160;</div>
<div class="line"><a name="l01060"></a><span class="lineno"> 1060</span>&#160;  <span class="keyword">namespace </span>X86 {</div>
<div class="line"><a name="l01061"></a><span class="lineno"> 1061</span>&#160;    FastISel *<a class="code" href="namespacellvm_1_1X86.html#ac370a59c2440ede047ceeea4ac9e9f77">createFastISel</a>(FunctionLoweringInfo &amp;funcInfo,</div>
<div class="line"><a name="l01062"></a><span class="lineno"> 1062</span>&#160;                             <span class="keyword">const</span> TargetLibraryInfo *libInfo);</div>
<div class="line"><a name="l01063"></a><span class="lineno"> 1063</span>&#160;  }</div>
<div class="line"><a name="l01064"></a><span class="lineno"> 1064</span>&#160;}</div>
<div class="line"><a name="l01065"></a><span class="lineno"> 1065</span>&#160;</div>
<div class="line"><a name="l01066"></a><span class="lineno"> 1066</span>&#160;<span class="preprocessor">#endif    // X86ISELLOWERING_H</span></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a88145107ca3ab31b2e96b5e99bf5b517"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a88145107ca3ab31b2e96b5e99bf5b517">llvm::X86ISD::VSRLI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00286">X86ISelLowering.h:286</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ad3385085c4af3524215765245e0422d7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad3385085c4af3524215765245e0422d7">llvm::X86ISD::MMX_MOVD2W</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00159">X86ISelLowering.h:159</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28af53d70e1193053ef31414968ff7a2df1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af53d70e1193053ef31414968ff7a2df1">llvm::X86ISD::FNSTSW16r</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00408">X86ISelLowering.h:408</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a461f2b6007ea4e97f131db1852206af5"><div class="ttname"><a href="namespacellvm_1_1X86.html#a461f2b6007ea4e97f131db1852206af5">llvm::X86::isVINSERT128Index</a></div><div class="ttdeci">bool isVINSERT128Index(SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04821">X86ISelLowering.cpp:4821</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a424abc19654b712885d63747e7f5b4db"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a424abc19654b712885d63747e7f5b4db">llvm::X86TargetLowering::getPICJumpTableRelocBaseExpr</a></div><div class="ttdeci">const MCExpr * getPICJumpTableRelocBaseExpr(const MachineFunction *MF, unsigned JTI, MCContext &amp;Ctx) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01925">X86ISelLowering.cpp:1925</a></div></div>
<div class="ttc" id="namespaceSIInstrFlags_html_a607b4b0952924970b77a9c6b42898b54"><div class="ttname"><a href="namespaceSIInstrFlags.html#a607b4b0952924970b77a9c6b42898b54">SIInstrFlags::Flags</a></div><div class="ttdeci">Flags</div><div class="ttdef"><b>Definition:</b> <a href="SIDefines_8h_source.html#l00054">SIDefines.h:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28abb0879a5b12d023b74697191612bddaa"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abb0879a5b12d023b74697191612bddaa">llvm::X86ISD::VTRUNC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00268">X86ISelLowering.h:268</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a085f271200ebb4ff6c62d57b4a9b8032"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a085f271200ebb4ff6c62d57b4a9b8032">llvm::X86ISD::SHRUNKBLEND</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00196">X86ISelLowering.h:196</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a0964a1121ffc986e424cea5acb8ff204"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0964a1121ffc986e424cea5acb8ff204">llvm::X86ISD::PSIGN</a></div><div class="ttdoc">PSIGN - Copy integer sign. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00188">X86ISelLowering.h:188</a></div></div>
<div class="ttc" id="namespacellvm_1_1CodeModel_html_afc59396a9e5809fc92938e203d91a8df"><div class="ttname"><a href="namespacellvm_1_1CodeModel.html#afc59396a9e5809fc92938e203d91a8df">llvm::CodeModel::Model</a></div><div class="ttdeci">Model</div><div class="ttdef"><b>Definition:</b> <a href="CodeGen_8h_source.html#l00030">CodeGen.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110a477ef80c70c7359199eace0e5d3133b1">llvm::ISD::BUILTIN_OP_END</a></div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00692">ISDOpcodes.h:692</a></div></div>
<div class="ttc" id="classllvm_1_1DataLayout_html"><div class="ttname"><a href="classllvm_1_1DataLayout.html">llvm::DataLayout</a></div><div class="ttdoc">A parsed version of the target data layout string in and methods for querying it. ...</div><div class="ttdef"><b>Definition:</b> <a href="DataLayout_8h_source.html#l00099">DataLayout.h:99</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_aaa876a86d04ca923ceeecbc369617aff"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aaa876a86d04ca923ceeecbc369617aff">llvm::X86TargetLowering::getRegisterByName</a></div><div class="ttdeci">unsigned getRegisterByName(const char *RegName, EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l17793">X86ISelLowering.cpp:17793</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a8e74b6dccfb024d3f1f6dc71554e5513"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8e74b6dccfb024d3f1f6dc71554e5513">llvm::X86ISD::CALL</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00080">X86ISelLowering.h:80</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a8907928c0b30b37c444d6a932a239c8f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8907928c0b30b37c444d6a932a239c8f">llvm::X86ISD::MFENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00403">X86ISelLowering.h:403</a></div></div>
<div class="ttc" id="classllvm_1_1TargetOptions_html"><div class="ttname"><a href="classllvm_1_1TargetOptions.html">llvm::TargetOptions</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetOptions_8h_source.html#l00068">TargetOptions.h:68</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a8a421b1832302b5097a94b81ed579170"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8a421b1832302b5097a94b81ed579170">llvm::X86ISD::PSHUFB</a></div><div class="ttdoc">PSHUFB - Shuffle 16 8-bit values within a vector. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00182">X86ISelLowering.h:182</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a3d437e0047c2e5a049151f46d9dd2d09"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3d437e0047c2e5a049151f46d9dd2d09">llvm::X86TargetLowering::LowerOperation</a></div><div class="ttdeci">SDValue LowerOperation(SDValue Op, SelectionDAG &amp;DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l19601">X86ISelLowering.cpp:19601</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_af0bfb90fb253f9df81998ceacefc9a38"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af0bfb90fb253f9df81998ceacefc9a38">llvm::X86TargetLowering::computeKnownBitsForTargetNode</a></div><div class="ttdeci">void computeKnownBitsForTargetNode(const SDValue Op, APInt &amp;KnownZero, APInt &amp;KnownOne, const SelectionDAG &amp;DAG, unsigned Depth=0) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l21712">X86ISelLowering.cpp:21712</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca97f56253625b3fe7b371ce76722de4b8">llvm::MVT::i64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00043">MachineValueType.h:43</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a1c35a410a1e6c75a42f7b07592081ac2"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a1c35a410a1e6c75a42f7b07592081ac2">llvm::X86TargetLowering::getByValTypeAlignment</a></div><div class="ttdeci">unsigned getByValTypeAlignment(Type *Ty) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01805">X86ISelLowering.cpp:1805</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ae09dc618c4dfcac4354ba459f8d27f15"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae09dc618c4dfcac4354ba459f8d27f15">llvm::X86ISD::FILD_FLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00455">X86ISelLowering.h:455</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a6949b99d4ecb520f868fc60f3017e6ec"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a6949b99d4ecb520f868fc60f3017e6ec">llvm::X86TargetLowering::EmitInstrWithCustomInserter</a></div><div class="ttdeci">MachineBasicBlock * EmitInstrWithCustomInserter(MachineInstr *MI, MachineBasicBlock *MBB) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l21492">X86ISelLowering.cpp:21492</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a43493c148cce485c7e998ce19110f0b9"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a43493c148cce485c7e998ce19110f0b9">llvm::X86TargetLowering::isCheapToSpeculateCtlz</a></div><div class="ttdeci">bool isCheapToSpeculateCtlz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic ctlz. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03913">X86ISelLowering.cpp:3913</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a574a32413f7fd17e18fcba7d808b15d3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a574a32413f7fd17e18fcba7d808b15d3">llvm::X86ISD::WIN_ALLOCA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00391">X86ISelLowering.h:391</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetMachine_html"><div class="ttname"><a href="classllvm_1_1X86TargetMachine.html">llvm::X86TargetMachine</a></div><div class="ttdef"><b>Definition:</b> <a href="X86TargetMachine_8h_source.html#l00025">X86TargetMachine.h:25</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a07138da01b23335290ccc12b1b09e91e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a07138da01b23335290ccc12b1b09e91e">llvm::X86TargetLowering::isVectorClearMaskLegal</a></div><div class="ttdeci">bool isVectorClearMaskLegal(const SmallVectorImpl&lt; int &gt; &amp;Mask, EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l20311">X86ISelLowering.cpp:20311</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a3c76068964f59903e2d9128c4360b8de"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3c76068964f59903e2d9128c4360b8de">llvm::X86TargetLowering::LowerAsmOperandForConstraint</a></div><div class="ttdeci">void LowerAsmOperandForConstraint(SDValue Op, std::string &amp;Constraint, std::vector&lt; SDValue &gt; &amp;Ops, SelectionDAG &amp;DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l26434">X86ISelLowering.cpp:26434</a></div></div>
<div class="ttc" id="classllvm_1_1MachineFunction_html"><div class="ttname"><a href="classllvm_1_1MachineFunction.html">llvm::MachineFunction</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineFunction_8h_source.html#l00086">MachineFunction.h:86</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ad6bff6efa927f1702c090982f7e27343"><div class="ttname"><a href="namespacellvm_1_1X86.html#ad6bff6efa927f1702c090982f7e27343">llvm::X86::isVEXTRACT128Index</a></div><div class="ttdeci">bool isVEXTRACT128Index(SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04829">X86ISelLowering.cpp:4829</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca6c5745e529b6b3534599c54d82bc4691"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca6c5745e529b6b3534599c54d82bc4691">llvm::MVT::f80</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00052">MachineValueType.h:52</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a2aa47f16031986718a30310f73c8c90c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a2aa47f16031986718a30310f73c8c90c">llvm::X86TargetLowering::LowerXConstraint</a></div><div class="ttdeci">const char * LowerXConstraint(EVT ConstraintVT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l26419">X86ISelLowering.cpp:26419</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a4affb47abdfdd54079d5a2f8c1d3e628"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a4affb47abdfdd54079d5a2f8c1d3e628">llvm::X86ISD::SUB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00302">X86ISelLowering.h:302</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a94e44d988133106a79f5a49ffb8ddca2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a94e44d988133106a79f5a49ffb8ddca2">llvm::X86ISD::LFENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00405">X86ISelLowering.h:405</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a59887cd94d252432c1d81f048a6615b9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a59887cd94d252432c1d81f048a6615b9">llvm::X86ISD::UCOMI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00093">X86ISelLowering.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a7b0a95242bc129e654632fbc83ecc472"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7b0a95242bc129e654632fbc83ecc472">llvm::X86ISD::FSETCC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00112">X86ISelLowering.h:112</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a05d9c829463eaf8b091ad6a9c87c88d6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a05d9c829463eaf8b091ad6a9c87c88d6">llvm::X86ISD::CMPM</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00298">X86ISelLowering.h:298</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a2a6ba37884c11b538aa6ebb0a4a8fa08a861c571d263e3ba1627fb148ff60b7f4"><div class="ttname"><a href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a861c571d263e3ba1627fb148ff60b7f4">llvm::X86::TO_NEG_INF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00539">X86ISelLowering.h:539</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a250bc85789f2fe4cbb3262f24b9eac0f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a250bc85789f2fe4cbb3262f24b9eac0f">llvm::X86ISD::FNSTCW16m</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00438">X86ISelLowering.h:438</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28abb8899e3583836cf58a89eeefc1efda0"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abb8899e3583836cf58a89eeefc1efda0">llvm::X86ISD::KORTEST</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00330">X86ISelLowering.h:330</a></div></div>
<div class="ttc" id="classllvm_1_1CallInst_html"><div class="ttname"><a href="classllvm_1_1CallInst.html">llvm::CallInst</a></div><div class="ttdef"><b>Definition:</b> <a href="Instructions_8h_source.html#l01241">Instructions.h:1241</a></div></div>
<div class="ttc" id="namespacellvm_1_1MipsISD_html_a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363"><div class="ttname"><a href="namespacellvm_1_1MipsISD.html#a7a7035feda1dc16252a7a15a7e230122ad5006873d15f9569d1cf09deef3c6363">llvm::MipsISD::Ins</a></div><div class="ttdef"><b>Definition:</b> <a href="MipsISelLowering_8h_source.html#l00104">MipsISelLowering.h:104</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_ae344bf38282de26bb4d5783114a65eaf"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae344bf38282de26bb4d5783114a65eaf">llvm::X86TargetLowering::IsDesirableToPromoteOp</a></div><div class="ttdeci">bool IsDesirableToPromoteOp(SDValue Op, EVT &amp;PVT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l26083">X86ISelLowering.cpp:26083</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ad6c69380bc79b951347c7ee83004605e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad6c69380bc79b951347c7ee83004605e">llvm::X86ISD::RDRAND</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00414">X86ISelLowering.h:414</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28add5701bb43afc4c3b3c13bf989a03cd1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28add5701bb43afc4c3b3c13bf989a03cd1">llvm::X86ISD::MOVDQ2Q</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00155">X86ISelLowering.h:155</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a751ccb36d27604bba1151ef84cd98510"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a751ccb36d27604bba1151ef84cd98510">llvm::X86ISD::VSRA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00283">X86ISelLowering.h:283</a></div></div>
<div class="ttc" id="namespacellvm_html_af1326f50ef96dc5653d5cadd2f9cbbf5"><div class="ttname"><a href="namespacellvm.html#af1326f50ef96dc5653d5cadd2f9cbbf5">llvm::MCPhysReg</a></div><div class="ttdeci">uint16_t MCPhysReg</div><div class="ttdef"><b>Definition:</b> <a href="MCRegisterInfo_8h_source.html#l00027">MCRegisterInfo.h:27</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a1e9c72799b70329f6a0935d8747c59d2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1e9c72799b70329f6a0935d8747c59d2">llvm::X86ISD::EH_SJLJ_SETJMP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00249">X86ISelLowering.h:249</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_af3e16079a117749c3a3ab03753982e0e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af3e16079a117749c3a3ab03753982e0e">llvm::X86TargetLowering::LowerCustomJumpTableEntry</a></div><div class="ttdeci">const MCExpr * LowerCustomJumpTableEntry(const MachineJumpTableInfo *MJTI, const MachineBasicBlock *MBB, unsigned uid, MCContext &amp;Ctx) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01901">X86ISelLowering.cpp:1901</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ab30e7da1d50c4ea7d4160c7cb3229b58"><div class="ttname"><a href="namespacellvm_1_1X86.html#ab30e7da1d50c4ea7d4160c7cb3229b58">llvm::X86::getInsertVINSERT128Immediate</a></div><div class="ttdeci">unsigned getInsertVINSERT128Immediate(SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05003">X86ISelLowering.cpp:5003</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28accebcd9a853dde6b119f0ce7ba968c50"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28accebcd9a853dde6b119f0ce7ba968c50">llvm::X86ISD::MOVSHDUP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00344">X86ISelLowering.h:344</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a1e8c6cc6b24efb392a5e672d5cb33cc5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1e8c6cc6b24efb392a5e672d5cb33cc5">llvm::X86ISD::PCMPEQM</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00294">X86ISelLowering.h:294</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28aab2f2aa57f37dc2b9c616ce720e6b8ea"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aab2f2aa57f37dc2b9c616ce720e6b8ea">llvm::X86ISD::FHSUB</a></div><div class="ttdoc">FHSUB - Floating point horizontal sub. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00214">X86ISelLowering.h:214</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ae15cf1828833984eef9d968c615e6138"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae15cf1828833984eef9d968c615e6138">llvm::X86ISD::COMPRESS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00383">X86ISelLowering.h:383</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a15de4897d1113f8be2c1c09f8c47225e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a15de4897d1113f8be2c1c09f8c47225e">llvm::X86TargetLowering::getSubtarget</a></div><div class="ttdeci">const X86Subtarget * getSubtarget() const </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00778">X86ISelLowering.h:778</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a4461ac792a32889756a6ff954afac06c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4461ac792a32889756a6ff954afac06c">llvm::X86TargetLowering::getScalarShiftAmountTy</a></div><div class="ttdeci">MVT getScalarShiftAmountTy(EVT LHSTy) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00554">X86ISelLowering.h:554</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a5b29ba68187b5f5d44c6fc584b658d06"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a5b29ba68187b5f5d44c6fc584b658d06">llvm::X86TargetLowering::isLegalICmpImmediate</a></div><div class="ttdeci">bool isLegalICmpImmediate(int64_t Imm) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l20172">X86ISelLowering.cpp:20172</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a8957fd90a0c765af6746fb0849ee1a8a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8957fd90a0c765af6746fb0849ee1a8a">llvm::X86ISD::AND</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00303">X86ISelLowering.h:303</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a2a6ba37884c11b538aa6ebb0a4a8fa08a76b73a77ab384ff5b8ffbb033da9575d"><div class="ttname"><a href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a76b73a77ab384ff5b8ffbb033da9575d">llvm::X86::TO_ZERO</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00541">X86ISelLowering.h:541</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_afb9e38fffa321ea0340e8d9263b2ff8c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#afb9e38fffa321ea0340e8d9263b2ff8c">llvm::X86TargetLowering::getStackCookieLocation</a></div><div class="ttdeci">bool getStackCookieLocation(unsigned &amp;AddressSpace, unsigned &amp;Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01960">X86ISelLowering.cpp:1960</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a7a873eccf7190b4e4c6bfd6cefa19948"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a7a873eccf7190b4e4c6bfd6cefa19948">llvm::X86TargetLowering::getConstraintType</a></div><div class="ttdeci">ConstraintType getConstraintType(const std::string &amp;Constraint) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l26270">X86ISelLowering.cpp:26270</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28af02f5b8c1cc25ab0a8e6cd8e5364332f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af02f5b8c1cc25ab0a8e6cd8e5364332f">llvm::X86ISD::HSUB</a></div><div class="ttdoc">HSUB - Integer horizontal sub. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00208">X86ISelLowering.h:208</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ac03cbcb57f5f46bbe517986b0de91c9e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac03cbcb57f5f46bbe517986b0de91c9e">llvm::X86ISD::VINSERT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00366">X86ISelLowering.h:366</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ac52ade4e38c09090c08d423e886cb4b2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac52ade4e38c09090c08d423e886cb4b2">llvm::X86ISD::Wrapper</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00146">X86ISelLowering.h:146</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a22ea9cec080dd5f4f47ba234c2f59110"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a22ea9cec080dd5f4f47ba234c2f59110">llvm::ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00039">ISDOpcodes.h:39</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ae976d7739777116936f2d199592c6127"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae976d7739777116936f2d199592c6127">llvm::X86ISD::PCMPISTRI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00420">X86ISelLowering.h:420</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_ab4b9b94e5b3a646b7374c426406020f8"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#ab4b9b94e5b3a646b7374c426406020f8">llvm::CallingConv::ID</a></div><div class="ttdeci">unsigned ID</div><div class="ttdoc">LLVM IR allows to use arbitrary numbers as calling convention identifiers. </div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00024">CallingConv.h:24</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ac98989ae74d479c77e8ac37cf95f3f22"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac98989ae74d479c77e8ac37cf95f3f22">llvm::X86ISD::VPERMILPV</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00355">X86ISelLowering.h:355</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a7f5cab5437026605269663cda7389abc"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a7f5cab5437026605269663cda7389abc">llvm::TargetLowering::ConstraintWeight</a></div><div class="ttdeci">ConstraintWeight</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02600">TargetLowering.h:2600</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a51057cba24a530a4932d7a794b6b2fa6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a51057cba24a530a4932d7a794b6b2fa6">llvm::X86ISD::RSQRT28</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00427">X86ISelLowering.h:427</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a081ba89905b8c040bee9e6944233a6e1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a081ba89905b8c040bee9e6944233a6e1">llvm::X86ISD::BT</a></div><div class="ttdoc">X86 bit-test instructions. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00096">X86ISelLowering.h:96</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ac60182f40cd78eacf11f5fdd693d5e7e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac60182f40cd78eacf11f5fdd693d5e7e">llvm::X86ISD::EXPAND</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00384">X86ISelLowering.h:384</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a5de5ff421b364b13b7885cd26dc94cfd"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a5de5ff421b364b13b7885cd26dc94cfd">llvm::X86TargetLowering::isExtractSubvectorCheap</a></div><div class="ttdeci">bool isExtractSubvectorCheap(EVT ResVT, unsigned Index) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03900">X86ISelLowering.cpp:3900</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28af6eab04fa10f5f7e89800dacfbe2dd2c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af6eab04fa10f5f7e89800dacfbe2dd2c">llvm::X86ISD::MOVSS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00352">X86ISelLowering.h:352</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ac4257c15d1eaca226db0777e98e1a583"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac4257c15d1eaca226db0777e98e1a583">llvm::X86ISD::VZEXT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00262">X86ISelLowering.h:262</a></div></div>
<div class="ttc" id="LazyValueInfo_8cpp_html_ad7f64bcc544dcefb2e068282af1c549d"><div class="ttname"><a href="LazyValueInfo_8cpp.html#ad7f64bcc544dcefb2e068282af1c549d">info</a></div><div class="ttdeci">lazy value info</div><div class="ttdef"><b>Definition:</b> <a href="LazyValueInfo_8cpp_source.html#l00045">LazyValueInfo.cpp:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28abedb442ee692bfea01853044734e5ae1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abedb442ee692bfea01853044734e5ae1">llvm::X86ISD::MOVSLDUP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00345">X86ISelLowering.h:345</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a8e6b692f93aee762231d7221e5730598"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8e6b692f93aee762231d7221e5730598">llvm::X86ISD::PCMPEQ</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00292">X86ISelLowering.h:292</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a97670c93c4c4e70151c63e534993e04a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a97670c93c4c4e70151c63e534993e04a">llvm::X86ISD::FANDN</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00057">X86ISelLowering.h:57</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a607fe97a2d1c7d13eec1b620df6ab05a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a607fe97a2d1c7d13eec1b620df6ab05a">llvm::X86ISD::MOVHLPS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00348">X86ISelLowering.h:348</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLoweringBase_html_a88a8b01d4dbc2ebd81244d1eb459b193"><div class="ttname"><a href="classllvm_1_1TargetLoweringBase.html#a88a8b01d4dbc2ebd81244d1eb459b193">llvm::TargetLoweringBase::LegalizeTypeAction</a></div><div class="ttdeci">LegalizeTypeAction</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l00095">TargetLowering.h:95</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a03a9611e6b354e10a8c3809f49b61eac"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a03a9611e6b354e10a8c3809f49b61eac">llvm::X86ISD::UNPCKH</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00354">X86ISelLowering.h:354</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a6ad23b58059ffd91df6a2dddf30c5d71"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a6ad23b58059ffd91df6a2dddf30c5d71">llvm::X86TargetLowering::shouldReduceLoadWidth</a></div><div class="ttdeci">bool shouldReduceLoadWidth(SDNode *Load, ISD::LoadExtType ExtTy, EVT NewVT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03876">X86ISelLowering.cpp:3876</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a3bffe9889cc779b1cfac1b142227215c"><div class="ttname"><a href="namespacellvm_1_1X86.html#a3bffe9889cc779b1cfac1b142227215c">llvm::X86::isVINSERT256Index</a></div><div class="ttdeci">bool isVINSERT256Index(SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04825">X86ISelLowering.cpp:4825</a></div></div>
<div class="ttc" id="classllvm_1_1SmallVectorImpl_html"><div class="ttname"><a href="classllvm_1_1SmallVectorImpl.html">llvm::SmallVectorImpl</a></div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00035">APInt.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1MCExpr_html"><div class="ttname"><a href="classllvm_1_1MCExpr.html">llvm::MCExpr</a></div><div class="ttdef"><b>Definition:</b> <a href="MCExpr_8h_source.html#l00034">MCExpr.h:34</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a788e2bf6afec57a73a4118be1cc7af3e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a788e2bf6afec57a73a4118be1cc7af3e">llvm::X86ISD::BRCOND</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00128">X86ISelLowering.h:128</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a6ecbcb7b3e43614532f37958e9f2d478"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6ecbcb7b3e43614532f37958e9f2d478">llvm::X86ISD::COMI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00093">X86ISelLowering.h:93</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28aff7f55bae98701a821d0529a64932088"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aff7f55bae98701a821d0529a64932088">llvm::X86ISD::FRSQRT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00232">X86ISelLowering.h:232</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a53a1bf88056b37006ab9ba3b83f1f6ae"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a53a1bf88056b37006ab9ba3b83f1f6ae">llvm::X86ISD::VSRAI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00286">X86ISelLowering.h:286</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a2a6ba37884c11b538aa6ebb0a4a8fa08a74e9b89272f44a91ce8f058b8094c60f"><div class="ttname"><a href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a74e9b89272f44a91ce8f058b8094c60f">llvm::X86::CUR_DIRECTION</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00542">X86ISelLowering.h:542</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a73d69d5c8bff3f4c1f1ec6514ea62d4b"><div class="ttname"><a href="namespacellvm_1_1X86.html#a73d69d5c8bff3f4c1f1ec6514ea62d4b">llvm::X86::getExtractVEXTRACT128Immediate</a></div><div class="ttdeci">unsigned getExtractVEXTRACT128Immediate(SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04989">X86ISelLowering.cpp:4989</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a21644bb1fecd89fe8aef108bd866cb59"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a21644bb1fecd89fe8aef108bd866cb59">llvm::X86ISD::FIRST_NUMBER</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00031">X86ISelLowering.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a0f4ce46b34ac79f389d475fa6745463e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0f4ce46b34ac79f389d475fa6745463e">llvm::X86ISD::HADD</a></div><div class="ttdoc">HADD - Integer horizontal add. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00205">X86ISelLowering.h:205</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a86d2cee58a69b5b9740c539b2ef2186b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a86d2cee58a69b5b9740c539b2ef2186b">llvm::X86ISD::FMADD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00375">X86ISelLowering.h:375</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ab3bdd022c4bbd31d548975d4ddee3209"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab3bdd022c4bbd31d548975d4ddee3209">llvm::X86ISD::TLSCALL</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00243">X86ISelLowering.h:243</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html"><div class="ttname"><a href="classllvm_1_1TargetLowering.html">llvm::TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02021">TargetLowering.h:2021</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a23260aedef0a54d543d227e57955c652"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a23260aedef0a54d543d227e57955c652">llvm::X86ISD::CMP</a></div><div class="ttdoc">X86 compare and logical compare instructions. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00093">X86ISelLowering.h:93</a></div></div>
<div class="ttc" id="classllvm_1_1MCContext_html"><div class="ttname"><a href="classllvm_1_1MCContext.html">llvm::MCContext</a></div><div class="ttdef"><b>Definition:</b> <a href="MCContext_8h_source.html#l00049">MCContext.h:49</a></div></div>
<div class="ttc" id="classllvm_1_1FastISel_html"><div class="ttname"><a href="classllvm_1_1FastISel.html">llvm::FastISel</a></div><div class="ttdoc">This is a fast-path instruction selection class that generates poor code and doesn&#39;t support illegal ...</div><div class="ttdef"><b>Definition:</b> <a href="FastISel_8h_source.html#l00030">FastISel.h:30</a></div></div>
<div class="ttc" id="namespacellvm_1_1SPII_html_a0e840f41bc0e8233dd26cbff2591a584a5069619ca8fdce305534f3fe85091a0f"><div class="ttname"><a href="namespacellvm_1_1SPII.html#a0e840f41bc0e8233dd26cbff2591a584a5069619ca8fdce305534f3fe85091a0f">llvm::SPII::Load</a></div><div class="ttdef"><b>Definition:</b> <a href="SparcInstrInfo_8h_source.html#l00031">SparcInstrInfo.h:31</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a74c09385a35d121b167e4941bf3e6a77"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a74c09385a35d121b167e4941bf3e6a77">llvm::X86TargetLowering::getSingleConstraintMatchWeight</a></div><div class="ttdeci">ConstraintWeight getSingleConstraintMatchWeight(AsmOperandInfo &amp;info, const char *constraint) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l26314">X86ISelLowering.cpp:26314</a></div></div>
<div class="ttc" id="CallingConvLower_8h_html"><div class="ttname"><a href="CallingConvLower_8h.html">CallingConvLower.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ac459a26428cf593d442a86904673b560"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac459a26428cf593d442a86904673b560">llvm::X86ISD::UMUL</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00307">X86ISelLowering.h:307</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a18cbe7f62ebb1b549decec8f617581bf"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a18cbe7f62ebb1b549decec8f617581bf">llvm::X86ISD::PCMPGTM</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00294">X86ISelLowering.h:294</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28aa24b80a5be93b9ddfa62446ced71b68e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aa24b80a5be93b9ddfa62446ced71b68e">llvm::X86ISD::FMAXC</a></div><div class="ttdoc">FMAXC, FMINC - Commutative FMIN and FMAX. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00227">X86ISelLowering.h:227</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a06890bba9d515431f706fccc68f25e7d"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a06890bba9d515431f706fccc68f25e7d">llvm::X86TargetLowering::isCheapToSpeculateCttz</a></div><div class="ttdeci">bool isCheapToSpeculateCttz() const override</div><div class="ttdoc">Return true if it is cheap to speculate a call to intrinsic cttz. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03908">X86ISelLowering.cpp:3908</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a4458afa9d4b40fe7c439f81cd5481366"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4458afa9d4b40fe7c439f81cd5481366">llvm::X86TargetLowering::isSafeMemOpType</a></div><div class="ttdeci">bool isSafeMemOpType(MVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01868">X86ISelLowering.cpp:1868</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a88167e13afb333db2da11a2f129361ff"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a88167e13afb333db2da11a2f129361ff">llvm::X86ISD::SMAX</a></div><div class="ttdoc">SMAX, SMIN - Signed integer max and min. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00220">X86ISelLowering.h:220</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a3eb8cf555013535c83a18858c5c4d5e3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a3eb8cf555013535c83a18858c5c4d5e3">llvm::X86ISD::BSR</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00036">X86ISelLowering.h:36</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28af1366c70ee0fa95a076fe683d900e9f9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af1366c70ee0fa95a076fe683d900e9f9">llvm::X86ISD::PCMPGT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00292">X86ISelLowering.h:292</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a5146f866e9a2126607e6a4402231c2da"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5146f866e9a2126607e6a4402231c2da">llvm::X86ISD::TESTNM</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00327">X86ISelLowering.h:327</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a0f4605a7e5bb3cda3e1e3f6b05c08c46"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0f4605a7e5bb3cda3e1e3f6b05c08c46">llvm::X86ISD::CMPP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00289">X86ISelLowering.h:289</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a71996007c100b1c370ffc2444bc680a3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a71996007c100b1c370ffc2444bc680a3">llvm::X86ISD::TESTP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00323">X86ISelLowering.h:323</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_aed2d73309375d0a5465735138839cabe"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aed2d73309375d0a5465735138839cabe">llvm::X86TargetLowering::isIntegerTypeFTOL</a></div><div class="ttdeci">bool isIntegerTypeFTOL(EVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00794">X86ISelLowering.h:794</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a0e447f5393ad6797e4af00c9401ca6d3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0e447f5393ad6797e4af00c9401ca6d3">llvm::X86ISD::PACKSS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00333">X86ISelLowering.h:333</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ac3c3cf58d6d631af6a172457304d3d07"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ac3c3cf58d6d631af6a172457304d3d07">llvm::ISD::CondCode</a></div><div class="ttdeci">CondCode</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00772">ISDOpcodes.h:772</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28aabe3cfcecab0e3b2e2ab496a566c8d1c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aabe3cfcecab0e3b2e2ab496a566c8d1c">llvm::X86ISD::FOR</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00049">X86ISelLowering.h:49</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a47415ddcbfa6b300a8e716e2ccfd3472"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a47415ddcbfa6b300a8e716e2ccfd3472">llvm::X86ISD::RCP28</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00427">X86ISelLowering.h:427</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28aa1533806854ce83b6ad0d14d12f22d52"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aa1533806854ce83b6ad0d14d12f22d52">llvm::X86ISD::DEC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00303">X86ISelLowering.h:303</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a9a057c92139390b85eadba88970af24f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9a057c92139390b85eadba88970af24f">llvm::X86ISD::FSRL</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00061">X86ISelLowering.h:61</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a3c8781acf7ff28e5d7975fc54ebba587"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3c8781acf7ff28e5d7975fc54ebba587">llvm::X86TargetLowering::allowsMisalignedMemoryAccesses</a></div><div class="ttdeci">bool allowsMisalignedMemoryAccesses(EVT VT, unsigned AS, unsigned Align, bool *Fast) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01877">X86ISelLowering.cpp:1877</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a4c0d35627a076e5424b6de3804613ec6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a4c0d35627a076e5424b6de3804613ec6">llvm::X86ISD::VSHL</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00283">X86ISelLowering.h:283</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a85e3eaca3021f7b1c78eb4105d281445"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a85e3eaca3021f7b1c78eb4105d281445">llvm::X86ISD::VASTART_SAVE_XMM_REGS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00388">X86ISelLowering.h:388</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_ae0a481e8df0f6d0d536fa71fa5c5f3d9"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ae0a481e8df0f6d0d536fa71fa5c5f3d9">llvm::X86TargetLowering::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03569">X86ISelLowering.cpp:3569</a></div></div>
<div class="ttc" id="classllvm_1_1MachineJumpTableInfo_html"><div class="ttname"><a href="classllvm_1_1MachineJumpTableInfo.html">llvm::MachineJumpTableInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineJumpTableInfo_8h_source.html#l00042">MachineJumpTableInfo.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28af413bba9e77d68afdc1afba084851728"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af413bba9e77d68afdc1afba084851728">llvm::X86ISD::CMOV</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00122">X86ISelLowering.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ac1ce5c2b00e728bf0dd6b84f67f418ea"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac1ce5c2b00e728bf0dd6b84f67f418ea">llvm::X86ISD::MOVSD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00351">X86ISelLowering.h:351</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a19957ca7872b83ee92f2004dc7caebbb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a19957ca7872b83ee92f2004dc7caebbb">llvm::X86ISD::TESTM</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00326">X86ISelLowering.h:326</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28aeb1887e4cd15e006f28a5f75a691a620"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aeb1887e4cd15e006f28a5f75a691a620">llvm::X86ISD::LCMPXCHG16_DAG</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00432">X86ISelLowering.h:432</a></div></div>
<div class="ttc" id="classllvm_1_1APFloat_html"><div class="ttname"><a href="classllvm_1_1APFloat.html">llvm::APFloat</a></div><div class="ttdoc">A self-contained host- and target-independent arbitrary-precision floating-point software implementat...</div><div class="ttdef"><b>Definition:</b> <a href="APFloat_8h_source.html#l00122">APFloat.h:122</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28">llvm::X86ISD::NodeType</a></div><div class="ttdeci">NodeType</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00029">X86ISelLowering.h:29</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a7ae4b4652e07c1ad3ff57c36e3f04f89"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7ae4b4652e07c1ad3ff57c36e3f04f89">llvm::X86ISD::SMUL</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00302">X86ISelLowering.h:302</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28acf42ecbf82f3dcbf52c109ee0e3f5838"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28acf42ecbf82f3dcbf52c109ee0e3f5838">llvm::X86ISD::ADD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00302">X86ISelLowering.h:302</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a24d6477bb4120ec6b6517ca5e272da9c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a24d6477bb4120ec6b6517ca5e272da9c">llvm::X86ISD::SHUFP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00342">X86ISelLowering.h:342</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28add6a532536216924183465a65e0585b7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28add6a532536216924183465a65e0585b7">llvm::X86ISD::SETCC_CARRY</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00107">X86ISelLowering.h:107</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a6912fcb4010ff936faa40d7b5268efd3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6912fcb4010ff936faa40d7b5268efd3">llvm::X86ISD::SMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00220">X86ISelLowering.h:220</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a14ba729e50c70d2bff3f12c884209140"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a14ba729e50c70d2bff3f12c884209140">llvm::X86TargetLowering::getJumpTableEncoding</a></div><div class="ttdeci">unsigned getJumpTableEncoding() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01889">X86ISelLowering.cpp:1889</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a2a6ba37884c11b538aa6ebb0a4a8fa08a1e511826050323db2b7a888c4eeb0977"><div class="ttname"><a href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a1e511826050323db2b7a888c4eeb0977">llvm::X86::TO_NEAREST_INT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00538">X86ISelLowering.h:538</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html"><div class="ttname"><a href="classllvm_1_1MVT.html">llvm::MVT</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00029">MachineValueType.h:29</a></div></div>
<div class="ttc" id="classllvm_1_1Type_html"><div class="ttname"><a href="classllvm_1_1Type.html">llvm::Type</a></div><div class="ttdef"><b>Definition:</b> <a href="Type_8h_source.html#l00045">Type.h:45</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_aabf943e7fc68b0048d5278b5a35da3a9"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#aabf943e7fc68b0048d5278b5a35da3a9">llvm::X86TargetLowering::isTruncateFree</a></div><div class="ttdeci">bool isTruncateFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l20150">X86ISelLowering.cpp:20150</a></div></div>
<div class="ttc" id="classllvm_1_1LLVMContext_html"><div class="ttname"><a href="classllvm_1_1LLVMContext.html">llvm::LLVMContext</a></div><div class="ttdef"><b>Definition:</b> <a href="LLVMContext_8h_source.html#l00041">LLVMContext.h:41</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a13bf39928aac0081d44082d4f7702223"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a13bf39928aac0081d44082d4f7702223">llvm::X86TargetLowering::getOptimalMemOpType</a></div><div class="ttdeci">EVT getOptimalMemOpType(uint64_t Size, unsigned DstAlign, unsigned SrcAlign, bool IsMemset, bool ZeroMemset, bool MemcpyStrSrc, MachineFunction &amp;MF) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01832">X86ISelLowering.cpp:1832</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ad57ffc99b9cbbf690e9ac199fc06573d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad57ffc99b9cbbf690e9ac199fc06573d">llvm::X86ISD::VPERM2X128</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00361">X86ISelLowering.h:361</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28abad10e5691f05a78824d6bad0300e529"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abad10e5691f05a78824d6bad0300e529">llvm::X86ISD::FMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00224">X86ISelLowering.h:224</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28aee10cf11c9990dd418cfaa7be799a08a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aee10cf11c9990dd418cfaa7be799a08a">llvm::X86ISD::RDTSC_DAG</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00084">X86ISelLowering.h:84</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a7fc250aeeb22d10e6a7752671df796ab"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7fc250aeeb22d10e6a7752671df796ab">llvm::X86ISD::REP_STOS</a></div><div class="ttdoc">REP_STOS - Repeat fill, corresponds to X86::REP_STOSx. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00135">X86ISelLowering.h:135</a></div></div>
<div class="ttc" id="X86DisassemblerDecoder_8cpp_html_a652270ec0bdb03b5a7f934524412aa7f"><div class="ttname"><a href="X86DisassemblerDecoder_8cpp.html#a652270ec0bdb03b5a7f934524412aa7f">is64Bit</a></div><div class="ttdeci">static bool is64Bit(const char *name)</div><div class="ttdef"><b>Definition:</b> <a href="X86DisassemblerDecoder_8cpp_source.html#l00859">X86DisassemblerDecoder.cpp:859</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a8bf2f7cf2b90b141d052c162175defd6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8bf2f7cf2b90b141d052c162175defd6">llvm::X86ISD::VSEXT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00265">X86ISelLowering.h:265</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_ad4d48171b87ca51ff54c10a436bac4d7"><div class="ttname"><a href="namespacellvm_1_1ISD.html#ad4d48171b87ca51ff54c10a436bac4d7">llvm::ISD::LoadExtType</a></div><div class="ttdeci">LoadExtType</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00748">ISDOpcodes.h:748</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a2a6ba37884c11b538aa6ebb0a4a8fa08a026139d1dd4eaa48af322e2bb4198903"><div class="ttname"><a href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08a026139d1dd4eaa48af322e2bb4198903">llvm::X86::TO_POS_INF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00540">X86ISelLowering.h:540</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28afce56cb4ce3db03407437c4ae07d4103"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28afce56cb4ce3db03407437c4ae07d4103">llvm::X86ISD::PSHUFHW</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00340">X86ISelLowering.h:340</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a71fe63f40efcc073f1a5dd6df6efc550"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a71fe63f40efcc073f1a5dd6df6efc550">llvm::X86ISD::PEXTRB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00163">X86ISelLowering.h:163</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a9081f016469c374beff0958df097c0d2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9081f016469c374beff0958df097c0d2">llvm::X86ISD::EXP2</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00427">X86ISelLowering.h:427</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a308e7008e5536f3a7351ec95518d2421"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a308e7008e5536f3a7351ec95518d2421">llvm::X86TargetLowering::X86TargetLowering</a></div><div class="ttdeci">X86TargetLowering(const X86TargetMachine &amp;TM)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l00206">X86ISelLowering.cpp:206</a></div></div>
<div class="ttc" id="classllvm_1_1MachineBasicBlock_html"><div class="ttname"><a href="classllvm_1_1MachineBasicBlock.html">llvm::MachineBasicBlock</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineBasicBlock_8h_source.html#l00062">MachineBasicBlock.h:62</a></div></div>
<div class="ttc" id="classllvm_1_1X86Subtarget_html"><div class="ttname"><a href="classllvm_1_1X86Subtarget.html">llvm::X86Subtarget</a></div><div class="ttdef"><b>Definition:</b> <a href="X86Subtarget_8h_source.html#l00046">X86Subtarget.h:46</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_ab3547e3af4263fb24bac33b211aa07fb"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ab3547e3af4263fb24bac33b211aa07fb">llvm::X86TargetLowering::getTargetNodeName</a></div><div class="ttdeci">const char * getTargetNodeName(unsigned Opcode) const override</div><div class="ttdoc">This method returns the name of a target specific DAG node. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l19902">X86ISelLowering.cpp:19902</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html">llvm::X86TargetLowering</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00548">X86ISelLowering.h:548</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_abfedb9f1e95bc098b9bd658b415a9669"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#abfedb9f1e95bc098b9bd658b415a9669">llvm::X86TargetLowering::findRepresentativeClass</a></div><div class="ttdeci">std::pair&lt; const TargetRegisterClass *, uint8_t &gt; findRepresentativeClass(MVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01937">X86ISelLowering.cpp:1937</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28adbdbcb0ee48de9dc3c0ec63e0ed89016"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adbdbcb0ee48de9dc3c0ec63e0ed89016">llvm::X86ISD::SDIVREM8_SEXT_HREG</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00314">X86ISelLowering.h:314</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a04dbe44e07f24ce17ff84e1dcf424c11"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a04dbe44e07f24ce17ff84e1dcf424c11">llvm::X86ISD::REP_MOVS</a></div><div class="ttdoc">REP_MOVS - Repeat move, corresponds to X86::REP_MOVSx. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00138">X86ISelLowering.h:138</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ae40475c758aabcc9f9f2383e538fe015"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae40475c758aabcc9f9f2383e538fe015">llvm::X86ISD::SHRD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00041">X86ISelLowering.h:41</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a69474f3e04f91f5d902c6a939cef2eab"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a69474f3e04f91f5d902c6a939cef2eab">llvm::X86ISD::MOVLHPD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00347">X86ISelLowering.h:347</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28aed927d0ca1203766de671e7437d658b2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aed927d0ca1203766de671e7437d658b2">llvm::X86ISD::FAND</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00045">X86ISelLowering.h:45</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a8bc7868b5b5c49adff7e1b701e2f6daf"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8bc7868b5b5c49adff7e1b701e2f6daf">llvm::X86ISD::VPERMI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00360">X86ISelLowering.h:360</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a6c444c7b1be0ea32c7e2c92fbc40388a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6c444c7b1be0ea32c7e2c92fbc40388a">llvm::X86ISD::PSHUFLW</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00341">X86ISelLowering.h:341</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ac42bb75fe0307f14264032e6db521de2"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac42bb75fe0307f14264032e6db521de2">llvm::X86ISD::PMULDQ</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00372">X86ISelLowering.h:372</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a092cc6666d98dc58d90d67082beda499"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a092cc6666d98dc58d90d67082beda499">llvm::X86TargetLowering::isLegalAddImmediate</a></div><div class="ttdeci">bool isLegalAddImmediate(int64_t Imm) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l20176">X86ISelLowering.cpp:20176</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ab63fa0a5c1888e275635edaaf3ffa3ed"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab63fa0a5c1888e275635edaaf3ffa3ed">llvm::X86ISD::VPERMV3</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00358">X86ISelLowering.h:358</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a0f740b2d7ea674677c7e8073453f8814"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0f740b2d7ea674677c7e8073453f8814">llvm::X86ISD::VSRL</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00283">X86ISelLowering.h:283</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a134343dc9302925cf314b9b891880380"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a134343dc9302925cf314b9b891880380">llvm::X86ISD::BLENDI</a></div><div class="ttdoc">BLENDI - Blend where the selector is an immediate. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00191">X86ISelLowering.h:191</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLowering_html_a0b0176781cd4fd9f45cc739f1d007116"><div class="ttname"><a href="classllvm_1_1TargetLowering.html#a0b0176781cd4fd9f45cc739f1d007116">llvm::TargetLowering::ConstraintType</a></div><div class="ttdeci">ConstraintType</div><div class="ttdef"><b>Definition:</b> <a href="TargetLowering_8h_source.html#l02592">TargetLowering.h:2592</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a7a9ec2648a5784a89bc774bde00c0a64"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a7a9ec2648a5784a89bc774bde00c0a64">llvm::X86TargetLowering::BuildFILD</a></div><div class="ttdeci">SDValue BuildFILD(SDValue Op, EVT SrcVT, SDValue Chain, SDValue StackSlot, SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l13740">X86ISelLowering.cpp:13740</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28adc975c428af9c770fddc2a81ddbce015"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adc975c428af9c770fddc2a81ddbce015">llvm::X86ISD::VALIGN</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00338">X86ISelLowering.h:338</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a6c656a3bd0b9b4c50b7df6d8a5d74c95"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6c656a3bd0b9b4c50b7df6d8a5d74c95">llvm::X86ISD::TLSBASEADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00239">X86ISelLowering.h:239</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a869088ddb6de16553217214a72041351"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a869088ddb6de16553217214a72041351">llvm::X86ISD::VBROADCASTM</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00364">X86ISelLowering.h:364</a></div></div>
<div class="ttc" id="structllvm_1_1EVT_html"><div class="ttname"><a href="structllvm_1_1EVT.html">llvm::EVT</a></div><div class="ttdef"><b>Definition:</b> <a href="ValueTypes_8h_source.html#l00031">ValueTypes.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a96728de613b849d518463def98887d7d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a96728de613b849d518463def98887d7d">llvm::X86ISD::RDPMC_DAG</a></div><div class="ttdoc">X86 Read Performance Monitoring Counters. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00090">X86ISelLowering.h:90</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28afd5babd5e50f9fc60e535755464d27e8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28afd5babd5e50f9fc60e535755464d27e8">llvm::X86ISD::FP_TO_INT64_IN_MEM</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00447">X86ISelLowering.h:447</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a5d99076d052295315dc1e2dd067d2ad7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5d99076d052295315dc1e2dd067d2ad7">llvm::X86ISD::SBB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00302">X86ISelLowering.h:302</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a367039352ad0788f23a2ce9bcd493f2a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a367039352ad0788f23a2ce9bcd493f2a">llvm::X86ISD::FNMADD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00376">X86ISelLowering.h:376</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_ade8fe12181372c3b5799226556cd05ec"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ade8fe12181372c3b5799226556cd05ec">llvm::X86TargetLowering::isNoopAddrSpaceCast</a></div><div class="ttdeci">bool isNoopAddrSpaceCast(unsigned SrcAS, unsigned DestAS) const override</div><div class="ttdoc">Returns true if a cast between SrcAS and DestAS is a noop. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01980">X86ISelLowering.cpp:1980</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a5403a695e5b22104bb387fd57a8d63ad"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5403a695e5b22104bb387fd57a8d63ad">llvm::X86ISD::SEG_ALLOCA</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00396">X86ISelLowering.h:396</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a687e754bf03f8d135bc899b49db74472"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a687e754bf03f8d135bc899b49db74472">llvm::X86TargetLowering::ExpandInlineAsm</a></div><div class="ttdeci">bool ExpandInlineAsm(CallInst *CI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l26191">X86ISelLowering.cpp:26191</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a1c741c364406fb0b9958fdbba2c7be66"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1c741c364406fb0b9958fdbba2c7be66">llvm::X86ISD::MOVLHPS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00346">X86ISelLowering.h:346</a></div></div>
<div class="ttc" id="namespacellvm_1_1CallingConv_html_a543c358964f4cd0315b2354f7d74e829abc8e2ee40a84687a9e12fd08784b87ba"><div class="ttname"><a href="namespacellvm_1_1CallingConv.html#a543c358964f4cd0315b2354f7d74e829abc8e2ee40a84687a9e12fd08784b87ba">llvm::CallingConv::Fast</a></div><div class="ttdef"><b>Definition:</b> <a href="CallingConv_8h_source.html#l00042">CallingConv.h:42</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a68a615b170c9ecff4d51858a3a4c5fae"><div class="ttname"><a href="namespacellvm_1_1X86.html#a68a615b170c9ecff4d51858a3a4c5fae">llvm::X86::isVEXTRACT256Index</a></div><div class="ttdeci">bool isVEXTRACT256Index(SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04833">X86ISelLowering.cpp:4833</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28af7f49707613da7903f31628aa4937a6f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af7f49707613da7903f31628aa4937a6f">llvm::X86ISD::TLSADDR</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00235">X86ISelLowering.h:235</a></div></div>
<div class="ttc" id="classllvm_1_1GlobalValue_html"><div class="ttname"><a href="classllvm_1_1GlobalValue.html">llvm::GlobalValue</a></div><div class="ttdef"><b>Definition:</b> <a href="GlobalValue_8h_source.html#l00031">GlobalValue.h:31</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a01d97a3473a8e41bf1dcc6ba3ea8c7eb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a01d97a3473a8e41bf1dcc6ba3ea8c7eb">llvm::X86ISD::FST</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00467">X86ISelLowering.h:467</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28afb8b286cd93729d38b1736cc30e02280"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28afb8b286cd93729d38b1736cc30e02280">llvm::X86ISD::UMIN</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00217">X86ISelLowering.h:217</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a4217293101179a3839b8afb1fafb2e0d"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a4217293101179a3839b8afb1fafb2e0d">llvm::X86TargetLowering::isTypeDesirableForOp</a></div><div class="ttdeci">bool isTypeDesirableForOp(unsigned Opc, EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l26055">X86ISelLowering.cpp:26055</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a6f9a4c263c8adc3a587ba2ec396b2e56"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6f9a4c263c8adc3a587ba2ec396b2e56">llvm::X86ISD::LCMPXCHG_DAG</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00430">X86ISelLowering.h:430</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ac851454bb8c0c576e53b3d993d9c2acf"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac851454bb8c0c576e53b3d993d9c2acf">llvm::X86ISD::PINSRW</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00179">X86ISelLowering.h:179</a></div></div>
<div class="ttc" id="TargetOptions_8h_html"><div class="ttname"><a href="TargetOptions_8h.html">TargetOptions.h</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a0a91c61d0657477fe6583b566dca7fb7"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a0a91c61d0657477fe6583b566dca7fb7">llvm::X86TargetLowering::PerformDAGCombine</a></div><div class="ttdeci">SDValue PerformDAGCombine(SDNode *N, DAGCombinerInfo &amp;DCI) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l25978">X86ISelLowering.cpp:25978</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a182b063ab7dd0842ce968cef5f981e92"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a182b063ab7dd0842ce968cef5f981e92">llvm::X86ISD::PSHUFD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00339">X86ISelLowering.h:339</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a292d5ddfd02f2aeedbadb1900aa15a9f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a292d5ddfd02f2aeedbadb1900aa15a9f">llvm::X86ISD::VTRUNCM</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00271">X86ISelLowering.h:271</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ae1e69224f1f56f29a27a07858fb7cc74"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae1e69224f1f56f29a27a07858fb7cc74">llvm::X86ISD::RET_FLAG</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00132">X86ISelLowering.h:132</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ae5919ad05b126b2a4c57f822c6521d77"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae5919ad05b126b2a4c57f822c6521d77">llvm::X86ISD::BSF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00035">X86ISelLowering.h:35</a></div></div>
<div class="ttc" id="classllvm_1_1SelectionDAG_html"><div class="ttname"><a href="classllvm_1_1SelectionDAG.html">llvm::SelectionDAG</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAG_8h_source.html#l00173">SelectionDAG.h:173</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a72b53026518573189b8a49ae5f5c2c2d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a72b53026518573189b8a49ae5f5c2c2d">llvm::X86ISD::FXOR</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00053">X86ISelLowering.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1TargetLibraryInfo_html"><div class="ttname"><a href="classllvm_1_1TargetLibraryInfo.html">llvm::TargetLibraryInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="TargetLibraryInfo_8h_source.html#l00698">TargetLibraryInfo.h:698</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50ca586bae91020e6d8cccfe0995f527606f">llvm::MVT::f32</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00050">MachineValueType.h:50</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ac46786fc69bb5bb11737575b60efc558"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac46786fc69bb5bb11737575b60efc558">llvm::X86ISD::MMX_PINSRW</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00179">X86ISelLowering.h:179</a></div></div>
<div class="ttc" id="namespacellvm_html_a2c3c18bffdc25d969233c5448bdfe7eb"><div class="ttname"><a href="namespacellvm.html#a2c3c18bffdc25d969233c5448bdfe7eb">llvm::AddressSpace</a></div><div class="ttdeci">AddressSpace</div><div class="ttdef"><b>Definition:</b> <a href="NVPTXBaseInfo_8h_source.html#l00022">NVPTXBaseInfo.h:22</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a43551680f68a7d50ff1a07d94a85358e"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a43551680f68a7d50ff1a07d94a85358e">llvm::X86TargetLowering::isGAPlusOffset</a></div><div class="ttdeci">bool isGAPlusOffset(SDNode *N, const GlobalValue *&amp;GA, int64_t &amp;Offset) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l21793">X86ISelLowering.cpp:21793</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a16c85fbcecfa4452c8b2ca178e4c55e4"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a16c85fbcecfa4452c8b2ca178e4c55e4">llvm::X86ISD::INC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00303">X86ISelLowering.h:303</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a671bbc2a9353cf20bbfb8af47aa237ab"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a671bbc2a9353cf20bbfb8af47aa237ab">llvm::X86ISD::VSRLDQ</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00280">X86ISelLowering.h:280</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_ac0952dc98ff677446624d90eb5d19c48"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ac0952dc98ff677446624d90eb5d19c48">llvm::X86TargetLowering::isShuffleMaskLegal</a></div><div class="ttdeci">bool isShuffleMaskLegal(const SmallVectorImpl&lt; int &gt; &amp;Mask, EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l20254">X86ISelLowering.cpp:20254</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a25fe8ed13edf82309b94b0497e72aa4e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a25fe8ed13edf82309b94b0497e72aa4e">llvm::X86ISD::RDTSCP_DAG</a></div><div class="ttdoc">X86 Read Time-Stamp Counter and Processor ID. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00087">X86ISelLowering.h:87</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a166f2f266a1047407535230feeedea47"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a166f2f266a1047407535230feeedea47">llvm::X86TargetLowering::isNarrowingProfitable</a></div><div class="ttdeci">bool isNarrowingProfitable(EVT VT1, EVT VT2) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l20244">X86ISelLowering.cpp:20244</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28adbf48e1eda461f1db91b138d32c7e8d5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adbf48e1eda461f1db91b138d32c7e8d5">llvm::X86ISD::VPERMILPI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00356">X86ISelLowering.h:356</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a987f688158f22c18adfa14e7fd0af205"><div class="ttname"><a href="namespacellvm_1_1X86.html#a987f688158f22c18adfa14e7fd0af205">llvm::X86::getExtractVEXTRACT256Immediate</a></div><div class="ttdeci">unsigned getExtractVEXTRACT256Immediate(SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l04996">X86ISelLowering.cpp:4996</a></div></div>
<div class="ttc" id="namespacellvm_1_1ISD_html_a492b8a748b427bf9338f626f438cf91c"><div class="ttname"><a href="namespacellvm_1_1ISD.html#a492b8a748b427bf9338f626f438cf91c">llvm::ISD::FIRST_TARGET_MEMORY_OPCODE</a></div><div class="ttdeci">static const int FIRST_TARGET_MEMORY_OPCODE</div><div class="ttdef"><b>Definition:</b> <a href="ISDOpcodes_8h_source.html#l00699">ISDOpcodes.h:699</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50caf777e086e32f60c0c87b460964eae7d0">llvm::MVT::i8</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00040">MachineValueType.h:40</a></div></div>
<div class="ttc" id="classllvm_1_1SDNode_html"><div class="ttname"><a href="classllvm_1_1SDNode.html">llvm::SDNode</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00344">SelectionDAGNodes.h:344</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28adfcd3de7df6830248b1da6ef0cedfa91"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adfcd3de7df6830248b1da6ef0cedfa91">llvm::X86ISD::SELECT</a></div><div class="ttdoc">X86 Select. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00103">X86ISelLowering.h:103</a></div></div>
<div class="ttc" id="AArch64ISelLowering_8cpp_html_a36d3f1f9ae335b43c09bf8805c25e192"><div class="ttname"><a href="AArch64ISelLowering_8cpp.html#a36d3f1f9ae335b43c09bf8805c25e192">Align</a></div><div class="ttdeci">static cl::opt&lt; AlignMode &gt; Align(cl::desc(&quot;Load/store alignment support&quot;), cl::Hidden, cl::init(NoStrictAlign), cl::values(clEnumValN(StrictAlign,&quot;aarch64-strict-align&quot;,&quot;Disallow all unaligned memory accesses&quot;), clEnumValN(NoStrictAlign,&quot;aarch64-no-strict-align&quot;,&quot;Allow unaligned memory accesses&quot;), clEnumValEnd))</div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a2116d3ced9d1b37b67716b6cf930a910"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a2116d3ced9d1b37b67716b6cf930a910">llvm::X86TargetLowering::getScalingFactorCost</a></div><div class="ttdeci">int getScalingFactorCost(const AddrMode &amp;AM, Type *Ty) const override</div><div class="ttdoc">Return the cost of the scaling factor used in the addressing mode represented by AM for this target...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l26828">X86ISelLowering.cpp:26828</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a240cca8c6fc6c81c78dce899a5f84dba"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a240cca8c6fc6c81c78dce899a5f84dba">llvm::X86ISD::SUBUS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00202">X86ISelLowering.h:202</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a31b0c916aeabfacd2542a2a447470ced"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a31b0c916aeabfacd2542a2a447470ced">llvm::X86ISD::VFPEXT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00274">X86ISelLowering.h:274</a></div></div>
<div class="ttc" id="classllvm_1_1APInt_html"><div class="ttname"><a href="classllvm_1_1APInt.html">llvm::APInt</a></div><div class="ttdoc">Class for arbitrary precision integers. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l00075">APInt.h:75</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ab250ea084b009cb311b1617f5f527c35"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab250ea084b009cb311b1617f5f527c35">llvm::X86ISD::VPERMV</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00357">X86ISelLowering.h:357</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a0a9d0c639aa683672304b02e0af9c810"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a0a9d0c639aa683672304b02e0af9c810">llvm::X86TargetLowering::isLegalAddressingMode</a></div><div class="ttdeci">bool isLegalAddressingMode(const AddrMode &amp;AM, Type *Ty) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l20080">X86ISelLowering.cpp:20080</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a6019d9996a62b0d2ead4c4e2e21e8e0a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6019d9996a62b0d2ead4c4e2e21e8e0a">llvm::X86ISD::FP_TO_INT16_IN_MEM</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00445">X86ISelLowering.h:445</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_af74b11f8ffb152ff10e293a74ff449ea"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af74b11f8ffb152ff10e293a74ff449ea">llvm::X86TargetLowering::isFPImmLegal</a></div><div class="ttdeci">bool isFPImmLegal(const APFloat &amp;Imm, EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03868">X86ISelLowering.cpp:3868</a></div></div>
<div class="ttc" id="namespacellvm_1_1ARMII_html_ace99f086a3cd38c7477a8f038dae7ff4"><div class="ttname"><a href="namespacellvm_1_1ARMII.html#ace99f086a3cd38c7477a8f038dae7ff4">llvm::ARMII::AddrMode</a></div><div class="ttdeci">AddrMode</div><div class="ttdoc">ARM Addressing Modes. </div><div class="ttdef"><b>Definition:</b> <a href="ARMBaseInfo_8h_source.html#l00235">ARMBaseInfo.h:235</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a5a05dad8728dee60ad6455f34ba4e570"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5a05dad8728dee60ad6455f34ba4e570">llvm::X86ISD::SFENCE</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00404">X86ISelLowering.h:404</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ab42a00cd9b29370e08759eeed0673c0a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab42a00cd9b29370e08759eeed0673c0a">llvm::X86ISD::MUL_IMM</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00317">X86ISelLowering.h:317</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a711da9c348c7a96e4d79942afa0af105"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a711da9c348c7a96e4d79942afa0af105">llvm::X86TargetLowering::shouldConvertConstantLoadToIntImm</a></div><div class="ttdeci">bool shouldConvertConstantLoadToIntImm(const APInt &amp;Imm, Type *Ty) const override</div><div class="ttdoc">Returns true if it is beneficial to convert a load of a constant to just the constant itself...</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03890">X86ISelLowering.cpp:3890</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28af9b840077b4580ddbfd3bf992fe359eb"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af9b840077b4580ddbfd3bf992fe359eb">llvm::X86ISD::WrapperRIP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00150">X86ISelLowering.h:150</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_ad5b0428e9f95121d0756fad70a539247"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ad5b0428e9f95121d0756fad70a539247">llvm::X86TargetLowering::getClearCacheBuiltinName</a></div><div class="ttdeci">const char * getClearCacheBuiltinName() const override</div><div class="ttdoc">Intel processors have a unified instruction and data cache. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00808">X86ISelLowering.h:808</a></div></div>
<div class="ttc" id="AMDGPUInstrInfo_8cpp_html_a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791"><div class="ttname"><a href="AMDGPUInstrInfo_8cpp.html#a716f5e42d0d8cc3686f761545c8c20bca6cbe5ff42f143903e1c67abf94613791">SI</a></div><div class="ttdef"><b>Definition:</b> <a href="AMDGPUInstrInfo_8cpp_source.html#l00352">AMDGPUInstrInfo.cpp:352</a></div></div>
<div class="ttc" id="namespacellvm_1_1APIntOps_html_a684cfe02c582e8d75cd6d457e63e6c25"><div class="ttname"><a href="namespacellvm_1_1APIntOps.html#a684cfe02c582e8d75cd6d457e63e6c25">llvm::APIntOps::And</a></div><div class="ttdeci">APInt And(const APInt &amp;LHS, const APInt &amp;RHS)</div><div class="ttdoc">Bitwise AND function for APInt. </div><div class="ttdef"><b>Definition:</b> <a href="APInt_8h_source.html#l01878">APInt.h:1878</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_ad6bf6dc6db7c8617904baf7eb1013602"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ad6bf6dc6db7c8617904baf7eb1013602">llvm::X86TargetLowering::ShouldShrinkFPConstant</a></div><div class="ttdeci">bool ShouldShrinkFPConstant(EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00766">X86ISelLowering.h:766</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a258142d1fabd88a3bdf6f1eeecc86dac"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a258142d1fabd88a3bdf6f1eeecc86dac">llvm::X86ISD::UMAX</a></div><div class="ttdoc">UMAX, UMIN - Unsigned integer max and min. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00217">X86ISelLowering.h:217</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a483bad339c6126c64687d14c10979979"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a483bad339c6126c64687d14c10979979">llvm::X86ISD::XOR</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00303">X86ISelLowering.h:303</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a1c144ca8b2dd76619bf0368b4d7b24f1"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1c144ca8b2dd76619bf0368b4d7b24f1">llvm::X86ISD::SAHF</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00411">X86ISelLowering.h:411</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28acd28a0d5248d37cbf2d4449434a70a98"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28acd28a0d5248d37cbf2d4449434a70a98">llvm::X86ISD::FRCP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00232">X86ISelLowering.h:232</a></div></div>
<div class="ttc" id="classllvm_1_1MVT_html_afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1"><div class="ttname"><a href="classllvm_1_1MVT.html#afd69b4f2dff97a2d7c0192cc769ef50cac661c912350e3095c85ba75b8dbc17b1">llvm::MVT::f64</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineValueType_8h_source.html#l00051">MachineValueType.h:51</a></div></div>
<div class="ttc" id="classllvm_1_1MachineInstr_html"><div class="ttname"><a href="classllvm_1_1MachineInstr.html">llvm::MachineInstr</a></div><div class="ttdef"><b>Definition:</b> <a href="MachineInstr_8h_source.html#l00051">MachineInstr.h:51</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a7ead8df5cf10d5f87e8c19b6f7d34ad6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7ead8df5cf10d5f87e8c19b6f7d34ad6">llvm::X86ISD::BEXTR</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00305">X86ISelLowering.h:305</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a2955c9d036ea6a20161783b3827cee63"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a2955c9d036ea6a20161783b3827cee63">llvm::X86TargetLowering::getRegForInlineAsmConstraint</a></div><div class="ttdeci">std::pair&lt; unsigned, const TargetRegisterClass * &gt; getRegForInlineAsmConstraint(const std::string &amp;Constraint, MVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l26593">X86ISelLowering.cpp:26593</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a278b7d83da7d0e71506a7544c6b23c4d"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a278b7d83da7d0e71506a7544c6b23c4d">llvm::X86ISD::ADDSUB</a></div><div class="ttdoc">ADDSUB - Combined add and sub on an FP vector. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00199">X86ISelLowering.h:199</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a87f757077dbefa56b1172c1d7c05da53"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a87f757077dbefa56b1172c1d7c05da53">llvm::X86ISD::INSERTPS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00171">X86ISelLowering.h:171</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a080313447e98432d4b62801bf2ad761f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a080313447e98432d4b62801bf2ad761f">llvm::X86ISD::FMAX</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00224">X86ISelLowering.h:224</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_af77fd362607d101a7080481254ee2fe3"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af77fd362607d101a7080481254ee2fe3">llvm::X86TargetLowering::ReplaceNodeResults</a></div><div class="ttdeci">void ReplaceNodeResults(SDNode *N, SmallVectorImpl&lt; SDValue &gt; &amp;Results, SelectionDAG &amp;DAG) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l19692">X86ISelLowering.cpp:19692</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a912cf3fce4dd8d57d63bf6a7377bcd8b"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a912cf3fce4dd8d57d63bf6a7377bcd8b">llvm::X86TargetLowering::getReturnAddressFrameIndex</a></div><div class="ttdeci">SDValue getReturnAddressFrameIndex(SelectionDAG &amp;DAG) const </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03671">X86ISelLowering.cpp:3671</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28adbc8832d51cd514c75c2be6b65f0ac82"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adbc8832d51cd514c75c2be6b65f0ac82">llvm::X86ISD::PALIGNR</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00336">X86ISelLowering.h:336</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a1c36b3853a10f2fc0077de5d48c8c083"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a1c36b3853a10f2fc0077de5d48c8c083">llvm::X86TargetLowering::isTargetFTOL</a></div><div class="ttdeci">bool isTargetFTOL() const </div><div class="ttdoc">Return true if the target uses the MSVC _ftol2 routine for fptoui. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l26855">X86ISelLowering.cpp:26855</a></div></div>
<div class="ttc" id="namespacellvm_1_1AArch64CC_html_abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00"><div class="ttname"><a href="namespacellvm_1_1AArch64CC.html#abfa1f7dce576430da99eed57807c7f28a913fd2deccaf3e27694eefb90ffeee00">llvm::AArch64CC::MI</a></div><div class="ttdef"><b>Definition:</b> <a href="AArch64BaseInfo_8h_source.html#l00197">AArch64BaseInfo.h:197</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28aea698e0f1b0a37e3db3873baa6157c31"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aea698e0f1b0a37e3db3873baa6157c31">llvm::X86ISD::UDIVREM8_ZEXT_HREG</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00313">X86ISelLowering.h:313</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a000697f31e57d54cd3ae43a2568c36ca"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a000697f31e57d54cd3ae43a2568c36ca">llvm::X86ISD::UNPCKL</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00353">X86ISelLowering.h:353</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a6854ecef9e2a094fb4fecc0b46714af4"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a6854ecef9e2a094fb4fecc0b46714af4">llvm::X86TargetLowering::resetOperationActions</a></div><div class="ttdeci">void resetOperationActions() override</div><div class="ttdoc">Reset the operation actions based on target options. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l00216">X86ISelLowering.cpp:216</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a3f9b126ddb6e059fbf7495fac51fc767"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a3f9b126ddb6e059fbf7495fac51fc767">llvm::X86ISD::FP_TO_INT32_IN_MEM</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00446">X86ISelLowering.h:446</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a4d2a298fcfba10ab50983efa354ebcb6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a4d2a298fcfba10ab50983efa354ebcb6">llvm::X86ISD::LCMPXCHG8_DAG</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00431">X86ISelLowering.h:431</a></div></div>
<div class="ttc" id="MD5_8cpp_html_ac0eafdc9ee161b71e7af98af736952fd"><div class="ttname"><a href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a></div><div class="ttdeci">#define I(x, y, z)</div><div class="ttdef"><b>Definition:</b> <a href="MD5_8cpp_source.html#l00054">MD5.cpp:54</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28aaa37a4cc02090ea86d2448dc9d967d75"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aaa37a4cc02090ea86d2448dc9d967d75">llvm::X86ISD::TC_RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00256">X86ISelLowering.h:256</a></div></div>
<div class="ttc" id="regcomp_8c_html_a0240ac851181b84ac374872dc5434ee4"><div class="ttname"><a href="regcomp_8c.html#a0240ac851181b84ac374872dc5434ee4">N</a></div><div class="ttdeci">#define N</div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ae1624a99d3ee1309539c25a7afe2a852"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae1624a99d3ee1309539c25a7afe2a852">llvm::X86ISD::ANDNP</a></div><div class="ttdoc">ANDNP - Bitwise Logical AND NOT of Packed FP values. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00185">X86ISelLowering.h:185</a></div></div>
<div class="ttc" id="classllvm_1_1FunctionLoweringInfo_html"><div class="ttname"><a href="classllvm_1_1FunctionLoweringInfo.html">llvm::FunctionLoweringInfo</a></div><div class="ttdef"><b>Definition:</b> <a href="FunctionLoweringInfo_8h_source.html#l00053">FunctionLoweringInfo.h:53</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_ac8b8e2687bf52cdc769dd571158f2df2"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ac8b8e2687bf52cdc769dd571158f2df2">llvm::X86TargetLowering::getPreferredVectorAction</a></div><div class="ttdeci">LegalizeTypeAction getPreferredVectorAction(EVT VT) const override</div><div class="ttdoc">Customize the preferred legalization strategy for certain types. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01724">X86ISelLowering.cpp:1724</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a2a6ba37884c11b538aa6ebb0a4a8fa08"><div class="ttname"><a href="namespacellvm_1_1X86.html#a2a6ba37884c11b538aa6ebb0a4a8fa08">llvm::X86::STATIC_ROUNDING</a></div><div class="ttdeci">STATIC_ROUNDING</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00537">X86ISelLowering.h:537</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a95cff6aec4cb00f9b845c5018783e5b4"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a95cff6aec4cb00f9b845c5018783e5b4">llvm::X86TargetLowering::isFMAFasterThanFMulAndFAdd</a></div><div class="ttdeci">bool isFMAFasterThanFMulAndFAdd(EVT VT) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l20224">X86ISelLowering.cpp:20224</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ae1b4dab672befc47006283fa37d529fc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae1b4dab672befc47006283fa37d529fc">llvm::X86ISD::RDSEED</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00418">X86ISelLowering.h:418</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28adef5a24acd5ae9c8362ae37b411f11c5"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adef5a24acd5ae9c8362ae37b411f11c5">llvm::X86ISD::UMUL8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00310">X86ISelLowering.h:310</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28abeccad22b28fc7542e683776e90454d6"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28abeccad22b28fc7542e683776e90454d6">llvm::X86ISD::FMSUBADD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00380">X86ISelLowering.h:380</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ab7d5af55a4aadc0396336cef2352181f"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ab7d5af55a4aadc0396336cef2352181f">llvm::X86ISD::SMUL8</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00310">X86ISelLowering.h:310</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_af14180a7b6a887c839db8dbf5997914c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#af14180a7b6a887c839db8dbf5997914c">llvm::X86TargetLowering::getSetCCResultType</a></div><div class="ttdeci">EVT getSetCCResultType(LLVMContext &amp;Context, EVT VT) const override</div><div class="ttdoc">Return the value type to use for ISD::SETCC. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01733">X86ISelLowering.cpp:1733</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a41663b0542b9ae893f5c9122a7b1ce4c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a41663b0542b9ae893f5c9122a7b1ce4c">llvm::X86ISD::VZEXT_LOAD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00435">X86ISelLowering.h:435</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a7e968cfe56e1cef0e04fc1537d5a5219"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7e968cfe56e1cef0e04fc1537d5a5219">llvm::X86ISD::VSHLDQ</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00280">X86ISelLowering.h:280</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a61e39c5ae5f190f8f1dfcc50202ae893"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a61e39c5ae5f190f8f1dfcc50202ae893">llvm::X86ISD::VPERMIV3</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00359">X86ISelLowering.h:359</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a931754702331756731a26916aebb794c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a931754702331756731a26916aebb794c">llvm::X86ISD::VFPROUND</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00277">X86ISelLowering.h:277</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28afb454d19747fe081325da96a69373f82"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28afb454d19747fe081325da96a69373f82">llvm::X86ISD::FMINC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00227">X86ISelLowering.h:227</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ad606293705d51dbd916c142731e25105"><div class="ttname"><a href="namespacellvm_1_1X86.html#ad606293705d51dbd916c142731e25105">llvm::X86::getInsertVINSERT256Immediate</a></div><div class="ttdeci">unsigned getInsertVINSERT256Immediate(SDNode *N)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05010">X86ISelLowering.cpp:5010</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28aa84fca900d9cdc9761f9e0f00d386b1e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aa84fca900d9cdc9761f9e0f00d386b1e">llvm::X86ISD::FLD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00461">X86ISelLowering.h:461</a></div></div>
<div class="ttc" id="SelectionDAG_8h_html"><div class="ttname"><a href="SelectionDAG_8h.html">SelectionDAG.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a5b14ee30b3a7439e0f75bfadc978a30a"><div class="ttname"><a href="namespacellvm_1_1X86.html#a5b14ee30b3a7439e0f75bfadc978a30a">llvm::X86::isCalleePop</a></div><div class="ttdeci">bool isCalleePop(CallingConv::ID CallingConv, bool is64Bit, bool IsVarArg, bool TailCallOpt)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03722">X86ISelLowering.cpp:3722</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a8ded0b1f034f8a92574b4135b8625e0a"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a8ded0b1f034f8a92574b4135b8625e0a">llvm::X86TargetLowering::useLoadStackGuardNode</a></div><div class="ttdeci">bool useLoadStackGuardNode() const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01719">X86ISelLowering.cpp:1719</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_ac540a1ddedbd4603ee4effcb00952b6f"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#ac540a1ddedbd4603ee4effcb00952b6f">llvm::X86TargetLowering::ComputeNumSignBitsForTargetNode</a></div><div class="ttdeci">unsigned ComputeNumSignBitsForTargetNode(SDValue Op, const SelectionDAG &amp;DAG, unsigned Depth) const override</div><div class="ttdoc">Determine the number of bits in the operation that are sign bits. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l21779">X86ISelLowering.cpp:21779</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ac3bc043916fd84786c2ac451e0a3cd24"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac3bc043916fd84786c2ac451e0a3cd24">llvm::X86ISD::VBROADCAST</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00362">X86ISelLowering.h:362</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28aed54019ccab3d2b3d28b3eae73a57d98"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aed54019ccab3d2b3d28b3eae73a57d98">llvm::X86ISD::VAARG_64</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00471">X86ISelLowering.h:471</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28aaefea16eb3d51a2a27bf5d0afa93280b"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28aaefea16eb3d51a2a27bf5d0afa93280b">llvm::X86ISD::SHLD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00040">X86ISelLowering.h:40</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a3a702f9706acfd0711a2ef618e764eb9"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a3a702f9706acfd0711a2ef618e764eb9">llvm::X86ISD::FHADD</a></div><div class="ttdoc">FHADD - Floating point horizontal add. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00211">X86ISelLowering.h:211</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_acb13111bbf0c82193529692fd4017679"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#acb13111bbf0c82193529692fd4017679">llvm::X86TargetLowering::isZExtFree</a></div><div class="ttdeci">bool isZExtFree(Type *Ty1, Type *Ty2) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l20189">X86ISelLowering.cpp:20189</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a0ac54b1420bc083308d21e74c8d70b73"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a0ac54b1420bc083308d21e74c8d70b73">llvm::X86ISD::MOVLPD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00350">X86ISelLowering.h:350</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a9f2e4e1e83010173fe9361ecfa60faef"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9f2e4e1e83010173fe9361ecfa60faef">llvm::X86ISD::GlobalBaseReg</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00142">X86ISelLowering.h:142</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a6ce5ecc4640f78a2ecbe9acb4e3908de"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a6ce5ecc4640f78a2ecbe9acb4e3908de">llvm::X86ISD::MOVDDUP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00343">X86ISelLowering.h:343</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a7d9a2bb887ffdd3c85b7eb7215b891db"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7d9a2bb887ffdd3c85b7eb7215b891db">llvm::X86ISD::PINSRB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00175">X86ISelLowering.h:175</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a68d0ab798f6ef687e3074fa955190d60"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a68d0ab798f6ef687e3074fa955190d60">llvm::X86ISD::MOVLPS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00349">X86ISelLowering.h:349</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28adc5e8eb45f3fff639c5f0edefe64f641"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adc5e8eb45f3fff639c5f0edefe64f641">llvm::X86ISD::FILD</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00454">X86ISelLowering.h:454</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a45f2ab1ba8d655b3fde883df17385b54"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a45f2ab1ba8d655b3fde883df17385b54">llvm::X86ISD::SETCC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00100">X86ISelLowering.h:100</a></div></div>
<div class="ttc" id="COFFYAML_8cpp_html_aaee24fbaa9b8a1db722aa227c2635f0b"><div class="ttname"><a href="COFFYAML_8cpp.html#aaee24fbaa9b8a1db722aa227c2635f0b">Type</a></div><div class="ttdeci">RelocType Type</div><div class="ttdef"><b>Definition:</b> <a href="COFFYAML_8cpp_source.html#l00318">COFFYAML.cpp:318</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a2099b6993db0a61a3d13ba635f2345ab"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a2099b6993db0a61a3d13ba635f2345ab">llvm::X86ISD::PCMPESTRI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00421">X86ISelLowering.h:421</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ae3abaac16c2c7818508b6e93d170c6b3"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ae3abaac16c2c7818508b6e93d170c6b3">llvm::X86ISD::PACKUS</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00334">X86ISelLowering.h:334</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a5366e83be28759f315637517f6d3f369"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a5366e83be28759f315637517f6d3f369">llvm::X86ISD::FNMSUB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00378">X86ISelLowering.h:378</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a9c91bde4107b00ee5520f121253437ef"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a9c91bde4107b00ee5520f121253437ef">llvm::X86TargetLowering::allowTruncateForTailCall</a></div><div class="ttdeci">bool allowTruncateForTailCall(Type *Ty1, Type *Ty2) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l20158">X86ISelLowering.cpp:20158</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a72deaddfd41882e7ddf09409d9528bc8"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a72deaddfd41882e7ddf09409d9528bc8">llvm::X86ISD::ADC</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00302">X86ISelLowering.h:302</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_a43e102a1c33f2dffc750026a05828f52"><div class="ttname"><a href="namespacellvm_1_1X86.html#a43e102a1c33f2dffc750026a05828f52">llvm::X86::isZeroNode</a></div><div class="ttdeci">bool isZeroNode(SDValue Elt)</div><div class="ttdoc">Returns true if Elt is a constant zero or floating point constant +0.0. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l05022">X86ISelLowering.cpp:5022</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ac6c2b4fdd31cc726ddb1da69132c686a"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ac6c2b4fdd31cc726ddb1da69132c686a">llvm::X86ISD::MEMBARRIER</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00402">X86ISelLowering.h:402</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a58f003a627b6506ad2893c67204325e0"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a58f003a627b6506ad2893c67204325e0">llvm::X86ISD::FMADDSUB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00379">X86ISelLowering.h:379</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a9d8ad87414cdc8a0416b4c94957c1775"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9d8ad87414cdc8a0416b4c94957c1775">llvm::X86ISD::FMSUB</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00377">X86ISelLowering.h:377</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28adb75a49ea4ab93f10f4ab005ff8cbd08"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adb75a49ea4ab93f10f4ab005ff8cbd08">llvm::X86ISD::VEXTRACT</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00367">X86ISelLowering.h:367</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ad5c10162d31373bba13f28380f2e6ca0"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad5c10162d31373bba13f28380f2e6ca0">llvm::X86ISD::FGETSIGNx86</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00116">X86ISelLowering.h:116</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ae5984c5a9dcd61726daafd12afb541d4"><div class="ttname"><a href="namespacellvm_1_1X86.html#ae5984c5a9dcd61726daafd12afb541d4">llvm::X86::isOffsetSuitableForCodeModel</a></div><div class="ttdeci">bool isOffsetSuitableForCodeModel(int64_t Offset, CodeModel::Model M, bool hasSymbolicDisplacement=true)</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l03690">X86ISelLowering.cpp:3690</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ad4cdfb10f6942a7f15ea07de65aec978"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ad4cdfb10f6942a7f15ea07de65aec978">llvm::X86ISD::WIN_FTOL</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00399">X86ISelLowering.h:399</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a3b02c5554d564491242c6e5d2388cc69"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a3b02c5554d564491242c6e5d2388cc69">llvm::X86TargetLowering::isVectorShiftByScalarCheap</a></div><div class="ttdeci">bool isVectorShiftByScalarCheap(Type *Ty) const override</div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l20132">X86ISelLowering.cpp:20132</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28af362e78ded62dc71fd125ff7f8099475"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af362e78ded62dc71fd125ff7f8099475">llvm::X86ISD::OR</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00303">X86ISelLowering.h:303</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a0b5f9da7c8b5d244b67be30f07debf6c"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a0b5f9da7c8b5d244b67be30f07debf6c">llvm::X86TargetLowering::getPICJumpTableRelocBase</a></div><div class="ttdeci">SDValue getPICJumpTableRelocBase(SDValue Table, SelectionDAG &amp;DAG) const override</div><div class="ttdoc">Returns relocation base for the given PIC jumptable. </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8cpp_source.html#l01913">X86ISelLowering.cpp:1913</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28adae3cae50736994b3df8afc2e3cb0e63"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28adae3cae50736994b3df8afc2e3cb0e63">llvm::X86ISD::PTEST</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00320">X86ISelLowering.h:320</a></div></div>
<div class="ttc" id="classllvm_1_1SDValue_html"><div class="ttname"><a href="classllvm_1_1SDValue.html">llvm::SDValue</a></div><div class="ttdef"><b>Definition:</b> <a href="SelectionDAGNodes_8h_source.html#l00119">SelectionDAGNodes.h:119</a></div></div>
<div class="ttc" id="classllvm_1_1X86TargetLowering_html_a42f4b4fc843cc01be2ae7389652f00a6"><div class="ttname"><a href="classllvm_1_1X86TargetLowering.html#a42f4b4fc843cc01be2ae7389652f00a6">llvm::X86TargetLowering::isScalarFPTypeInSSEReg</a></div><div class="ttdeci">bool isScalarFPTypeInSSEReg(EVT VT) const </div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00784">X86ISelLowering.h:784</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a1356801ab44d90ec9c7643ac8ff0770c"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a1356801ab44d90ec9c7643ac8ff0770c">llvm::X86ISD::VZEXT_MOVL</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00259">X86ISelLowering.h:259</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86_html_ac370a59c2440ede047ceeea4ac9e9f77"><div class="ttname"><a href="namespacellvm_1_1X86.html#ac370a59c2440ede047ceeea4ac9e9f77">llvm::X86::createFastISel</a></div><div class="ttdeci">FastISel * createFastISel(FunctionLoweringInfo &amp;funcInfo, const TargetLibraryInfo *libInfo)</div><div class="ttdef"><b>Definition:</b> <a href="X86FastISel_8cpp_source.html#l03348">X86FastISel.cpp:3348</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28ace8521ad98fb024aee02f065b73590bc"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28ace8521ad98fb024aee02f065b73590bc">llvm::X86ISD::EH_RETURN</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00246">X86ISelLowering.h:246</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a8c57aafe37f470b4b146ea8307983228"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a8c57aafe37f470b4b146ea8307983228">llvm::X86ISD::PEXTRW</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00167">X86ISelLowering.h:167</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a9dc7fa6ef54f761457981b9852d361f7"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a9dc7fa6ef54f761457981b9852d361f7">llvm::X86ISD::EH_SJLJ_LONGJMP</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00252">X86ISelLowering.h:252</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a7f0c379fa7f4b37235504936c56ae486"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a7f0c379fa7f4b37235504936c56ae486">llvm::X86ISD::PMULUDQ</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00370">X86ISelLowering.h:370</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28af5db7ecddd15a88ac103ef566d0b2180"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28af5db7ecddd15a88ac103ef566d0b2180">llvm::X86ISD::VSHLI</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00286">X86ISelLowering.h:286</a></div></div>
<div class="ttc" id="TargetLowering_8h_html"><div class="ttname"><a href="TargetLowering_8h.html">TargetLowering.h</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a66c4a04f53c729b0b2d750bb41a9141e"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a66c4a04f53c729b0b2d750bb41a9141e">llvm::X86ISD::XTEST</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00424">X86ISelLowering.h:424</a></div></div>
<div class="ttc" id="namespacellvm_1_1X86ISD_html_ab81d298b0f48499395110a6055048b28a41eb06ff097735f6a346b5e09fbbd155"><div class="ttname"><a href="namespacellvm_1_1X86ISD.html#ab81d298b0f48499395110a6055048b28a41eb06ff097735f6a346b5e09fbbd155">llvm::X86ISD::CMPMU</a></div><div class="ttdef"><b>Definition:</b> <a href="X86ISelLowering_8h_source.html#l00299">X86ISelLowering.h:299</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr>
<p class="footer">
Generated on Tue Dec 8 2015 00:59:16 for <a href="http://llvm.org/">LLVM</a> by
<a href="http://www.doxygen.org"><img src="doxygen.png" alt="Doxygen"
align="middle" border="0"/>1.8.6</a><br>
Copyright &copy; 2003-2014 University of Illinois at Urbana-Champaign.
All Rights Reserved.</p>
<hr>
<!--#include virtual="/attrib.incl" -->
</body>
</html>
