{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "07", "@timestamp": "2021-11-07T04:22:16.000016-05:00", "@year": "2021", "@month": "11"}, "ait:date-sort": {"@day": "01", "@year": "2010", "@month": "12"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@afid": "60068861", "@date-locked": "2021-02-26T13:33:05.522", "@country": "est", "organization": [{"$": "Computer Department"}, {"$": "TUT"}], "affiliation-id": {"@afid": "60068861", "@dptid": "104750008"}, "@dptid": "104750008"}, "author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Mihhailov", "@auid": "34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "@auid": "35582415700", "ce:indexed-name": "Sudnitson A."}]}, {"affiliation": {"city-group": "Aveiro", "country": "Portugal", "@afid": "60079336", "@country": "prt", "organization": [{"$": "DETI"}, {"$": "IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336"}, {"@afid": "60024825"}]}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}], "citation-title": "Optimization of recursive sorting algorithms for implementation in hardware", "abstracts": "The paper describes the hardware implementation and optimization of recursive algorithms that sort data using binary trees. Since recursive calls are not directly supported by hardware description languages, they are implemented using the known model of a hierarchical finite state machine (HFSM). The paper suggests new hardware-oriented recursive algorithms, describes their implementation in hardware; reports the results of numerous experiments; provides analysis and comparison of alternative and competitive techniques. The results clearly demonstrate that performance of sorting operations is increased comparing to other known implementations. \u00a9 2009 IEEE.", "correspondence": {"affiliation": {"city-group": "Tallinn", "country": "Estonia", "@country": "est", "organization": [{"$": "Computer Department"}, {"$": "TUT"}]}, "person": {"ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}}, "citation-info": {"author-keywords": {"author-keyword": [{"$": "Circuit synthesis", "@xml:lang": "eng"}, {"$": "Field programmable gate arrays", "@xml:lang": "eng"}, {"$": "Finite state machines", "@xml:lang": "eng"}, {"$": "Sorting; Tree data structures", "@xml:lang": "eng"}]}, "citation-type": {"@code": "cp"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Proc. Int. Conf. Microelectron. ICM", "@country": "usa", "issuetitle": "2010 International Conference on Microelectronics, ICM'10", "volisspag": {"pagerange": {"@first": "471", "@last": "474"}}, "@type": "p", "publicationyear": {"@first": "2010"}, "isbn": {"@level": "volume", "$": "9781612841519", "@length": "13"}, "additional-srcinfo": {"conferenceinfo": {"confpublication": {"procpagerange": "var.pagings"}, "confevent": {"confname": "2010 International Conference on Microelectronics, ICM'10", "confcatnumber": "CFP10473-ART", "conflocation": {"city-group": "Cairo", "@country": "egy"}, "confcode": "83840", "confdate": {"enddate": {"@day": "22", "@year": "2010", "@month": "12"}, "startdate": {"@day": "19", "@year": "2010", "@month": "12"}}}}}, "sourcetitle": "Proceedings of the International Conference on Microelectronics, ICM", "article-number": "5696191", "@srcid": "144854", "publicationdate": {"year": "2010", "date-text": {"@xfab-added": "true", "$": "2010"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "CPXCLASS", "classification": [{"classification-code": "723", "classification-description": "Computer Software, Data Handling and Applications"}, {"classification-code": "722", "classification-description": "Computer Hardware"}, {"classification-code": "721", "classification-description": "Computer Circuits and Logic Elements"}, {"classification-code": "921", "classification-description": "Applied Mathematics"}, {"classification-code": "714", "classification-description": "Electronic Components and Tubes"}, {"classification-code": "605", "classification-description": "Small Tools and Hardware"}, {"classification-code": "603.1", "classification-description": "Machine Tools, General"}, {"classification-code": "713", "classification-description": "Electronic Circuits"}]}, {"@type": "GEOCLASS", "classification": {"classification-code": "Related Topics"}}, {"@type": "ASJC", "classification": "2208"}, {"@type": "SUBJABBR", "classification": "ENGI"}]}}}, "item-info": {"copyright": {"$": "Copyright 2011 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "CPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "22", "@year": "2011", "@month": "02"}}, "itemidlist": {"itemid": [{"$": "361281523", "@idtype": "PUI"}, {"$": "20110813684249", "@idtype": "CPX"}, {"$": "79951684089", "@idtype": "SCP"}, {"$": "79951684089", "@idtype": "SGR"}], "ce:doi": "10.1109/ICM.2010.5696191"}}, "tail": {"bibliography": {"@refcount": "15", "reference": [{"ref-fulltext": "T.H. Cormen, C.E. Leiserson, R.L. Rivest, C. Stain, Introduction to Algorithms, 2nd edition, MIT Press, 2002.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2002"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "2nd edition, MIT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stain", "ce:indexed-name": "Stain C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "J.V. Nobble, \"Recurses!\", Computing in Science & Engineering, May/June 2003, vol. 5, issue 3, pp. 76-81.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2003"}, "refd-itemidlist": {"itemid": {"$": "0037883291", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5", "@issue": "3"}, "pagerange": {"@first": "76", "@last": "81"}}, "ref-text": "May/June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.V.", "@_fa": "true", "ce:surname": "Nobble", "ce:indexed-name": "Nobble J.V."}]}, "ref-sourcetitle": "Recurses! Computing in Science & Engineering"}}, {"ref-fulltext": "T. Maruyama, M. Takagi, T. Hoshino, \"Hardware implementation techniques for recursive calls and loops\", Proc. 9th Int. Workshop FPL'99, Glasgow, UK, 1999, pp. 450-455.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hardware implementation techniques for recursive calls and loops"}, "refd-itemidlist": {"itemid": {"$": "84862137248", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "450", "@last": "455"}}, "ref-text": "Glasgow, UK", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama T."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Takagi", "ce:indexed-name": "Takagi M."}, {"@seq": "3", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hoshino", "ce:indexed-name": "Hoshino T."}]}, "ref-sourcetitle": "Proc. 9th Int. Workshop FPL'99"}}, {"ref-fulltext": "T. Maruyama, T. Hoshino, \"A C to HDL compiler for pipeline processing on FPGAs\", Proc. IEEE Symp. on Field-Programmable Custom Comp. Machines - FCCM'2000, CA, USA, 2000, pp. 101-110.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "A C to HDL compiler for pipeline processing on FPGAs"}, "refd-itemidlist": {"itemid": {"$": "84949747058", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "101", "@last": "110"}}, "ref-text": "CA, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Maruyama", "ce:indexed-name": "Maruyama T."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Hoshino", "ce:indexed-name": "Hoshino T."}]}, "ref-sourcetitle": "Proc. IEEE Symp. on Field-Programmable Custom Comp. Machines - FCCM'2000"}}, {"ref-fulltext": "V. Sklyarov, \"FPGA-based implementation of recursive algorithms,\" Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs, vol. 28/5-6, pp. 197-211, 2004.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2004"}, "ref-title": {"ref-titletext": "FPGA-based implementation of recursive algorithms"}, "refd-itemidlist": {"itemid": {"$": "2642529592", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "28", "@issue": "5-6"}, "pagerange": {"@first": "197", "@last": "211"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Microprocessors and Microsystems. Special Issue on FPGAs: Applications and Designs"}}, {"ref-fulltext": "V. Sklyarov, I. Skliarova, B. Pimentel, \"FPGA-based Implementation and Comparison of Recursive and Iterative Algorithms\", Proc. 15th Int. FPL'2005, Finland, 2005, pp. 235-240. (Pubitemid 44183439)", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-title": {"ref-titletext": "FPGA-based implementation and comparison of recursive and iterative algorithms"}, "refd-itemidlist": {"itemid": {"$": "33746910626", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "2005"}, "pagerange": {"@first": "235", "@last": "240"}}, "ref-text": "DOI 10.1109/FPL.2005.1515728, 1515728, Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Pimentel", "ce:indexed-name": "Pimentel B."}]}, "ref-sourcetitle": "Proceedings - 2005 International Conference on Field Programmable Logic and Applications, FPL"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, \"Recursive versus Iterative Algorithms for Solving Combinatorial Search Problems in Hardware\", Proc. 21st Int. Conference on VLSI Design, Hyderabad, India, 2008, pp. 255-260.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Recursive versus iterative algorithms for solving combinatorial search problems in hardware"}, "refd-itemidlist": {"itemid": {"$": "47649090802", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "255", "@last": "260"}}, "ref-text": "Hyderabad, India", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 21st Int. Conference on VLSI Design"}}, {"ref-fulltext": "G. Ferizis, H. ElGindy, \"Mapping recursive functions to reconfigurable hardware\", Proc. 16th Int. Conference FPL'06, Madrid, Spain, 2006, pp. 283-288.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "Mapping recursive functions to reconfigurable hardware"}, "refd-itemidlist": {"itemid": {"$": "46249119945", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "283", "@last": "288"}}, "ref-text": "Madrid, Spain", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Ferizis", "ce:indexed-name": "Ferizis G."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Elgindy", "ce:indexed-name": "Elgindy H."}]}, "ref-sourcetitle": "Proc. 16th Int. Conference FPL'06"}}, {"ref-fulltext": "S. Ninos, A. Dollas, \"Modeling recursion data structures for FPGA-based implementation\", Proc.18th Int. Conference FPL'08, Heidelberg, Germany, 2008, pp. 11-16.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Modeling recursion data structures for FPGA-based implementation"}, "refd-itemidlist": {"itemid": {"$": "54949107023", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "11", "@last": "16"}}, "ref-text": "Heidelberg, Germany", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Ninos", "ce:indexed-name": "Ninos S."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "Proc.18th Int. Conference FPL'08"}}, {"ref-fulltext": "G. Stitt, J. Villarreal, \"Recursion flattering\", Proc. 18th ACM Great Lakes symp. on VLSI - GLSVLSI'08, FL, USA, 2008, pp. 131-134.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Recursion flattering"}, "refd-itemidlist": {"itemid": {"$": "56749083221", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "131", "@last": "134"}}, "ref-text": "FL, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Stitt", "ce:indexed-name": "Stitt G."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Villarreal", "ce:indexed-name": "Villarreal J."}]}, "ref-sourcetitle": "Proc. 18th ACM Great Lakes Symp. on VLSI - GLSVLSI'08"}}, {"ref-fulltext": "S.A. Edwards, \"The Challenges of Synthesizing Hardware from C-Like Languages\", IEEE Design & Test of Computers, vol. 23, issue 5, September-October 2006, pp. 375-386. (Pubitemid 46405570)", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "The challenges of synthesizing hardware from C-like languages"}, "refd-itemidlist": {"itemid": {"$": "33947148542", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "23", "@issue": "5"}, "pagerange": {"@first": "375", "@last": "386"}}, "ref-text": "DOI 10.1109/MDT.2006.134", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.A.", "@_fa": "true", "ce:surname": "Edwards", "ce:indexed-name": "Edwards S.A."}]}, "ref-sourcetitle": "IEEE Design and Test of Computers"}}, {"ref-fulltext": "R. Rugina, M. Rinard, \"Recursion unrolling for divide and conquer programs\", Proc. 13th Int. Workshop on Languages and Compilers for Parallel Computing - LCPC'2000, NY, USA, 2000, pp. 34-48.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2000"}, "ref-title": {"ref-titletext": "Recursion unrolling for divide and conquer programs"}, "refd-itemidlist": {"itemid": {"$": "84958744342", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "34", "@last": "48"}}, "ref-text": "NY, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Rugina", "ce:indexed-name": "Rugina R."}, {"@seq": "2", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Rinard", "ce:indexed-name": "Rinard M."}]}, "ref-sourcetitle": "Proc. 13th Int. Workshop on Languages and Compilers for Parallel Computing - LCPC'2000"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, \"Recursion in Reconfigurable Computing: a Survey of Implementation Approaches\", Proc. 19th Int. Conference FPL'2009, Prague, Czech Republic, 2009, pp. 224-229.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Recursion in reconfigurable computing: A survey of implementation approaches"}, "refd-itemidlist": {"itemid": {"$": "70449926237", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "224", "@last": "229"}}, "ref-text": "Prague, Czech Republic", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. 19th Int. Conference FPL'2009"}}, {"ref-fulltext": "V. Sklyarov, \"Hierarchical Finite-State Machines and their Use for Digital Control\", IEEE Transactions on VLSI Systems, 1999, vol. 7, no. 2, pp. 222-228.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "1999"}, "ref-title": {"ref-titletext": "Hierarchical finite-state machines and their use for digital control"}, "refd-itemidlist": {"itemid": {"$": "0032636941", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "2"}, "pagerange": {"@first": "222", "@last": "228"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "IEEE Transactions on VLSI Systems"}}, {"ref-fulltext": "I. Skliarova, V. Sklyarov, \"Reconfiguration Technique for Adaptive Embedded Systems\", Proc. of ICIAS'2010, Kuala Lumpur, 15-17 June, 2010.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Reconfiguration technique for adaptive embedded systems"}, "refd-itemidlist": {"itemid": {"$": "79952748656", "@idtype": "SGR"}}, "ref-text": "Kuala Lumpur, 15-17 June", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}]}, "ref-sourcetitle": "Proc. of ICIAS'2010"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Tallinn", "@id": "60068861", "affilname": "Tallinna Tehnika\u00fclikool", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861", "affiliation-country": "Estonia"}], "coredata": {"srctype": "p", "eid": "2-s2.0-79951684089", "dc:description": "The paper describes the hardware implementation and optimization of recursive algorithms that sort data using binary trees. Since recursive calls are not directly supported by hardware description languages, they are implemented using the known model of a hierarchical finite state machine (HFSM). The paper suggests new hardware-oriented recursive algorithms, describes their implementation in hardware; reports the results of numerous experiments; provides analysis and comparison of alternative and competitive techniques. The results clearly demonstrate that performance of sorting operations is increased comparing to other known implementations. \u00a9 2009 IEEE.", "prism:coverDate": "2010-12-01", "prism:aggregationType": "Conference Proceeding", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/79951684089", "subtypeDescription": "Conference Paper", "dc:creator": {"author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/79951684089"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=79951684089&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=79951684089&origin=inward"}], "prism:isbn": "9781612841519", "prism:publicationName": "Proceedings of the International Conference on Microelectronics, ICM", "source-id": "144854", "citedby-count": "0", "subtype": "cp", "prism:pageRange": "471-474", "dc:title": "Optimization of recursive sorting algorithms for implementation in hardware", "prism:endingPage": "474", "openaccess": "0", "openaccessFlag": "false", "prism:doi": "10.1109/ICM.2010.5696191", "prism:startingPage": "471", "article-number": "5696191", "dc:identifier": "SCOPUS_ID:79951684089"}, "idxterms": {"mainterm": [{"$": "Circuit synthesis", "@weight": "a", "@candidate": "n"}, {"$": "Finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "Hardware description languages", "@weight": "a", "@candidate": "n"}, {"$": "Hardware implementations", "@weight": "a", "@candidate": "n"}, {"$": "Hierarchical finite state machines", "@weight": "a", "@candidate": "n"}, {"$": "Recursive algorithms", "@weight": "a", "@candidate": "n"}, {"$": "Sorting algorithm", "@weight": "a", "@candidate": "n"}]}, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Circuit synthesis"}, {"@_fa": "true", "$": "Field programmable gate arrays"}, {"@_fa": "true", "$": "Finite state machines"}, {"@_fa": "true", "$": "Sorting; Tree data structures"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Dmitri", "preferred-name": {"ce:given-name": "Dmitri", "ce:initials": "D.", "ce:surname": "Mihhailov", "ce:indexed-name": "Mihhailov D."}, "@seq": "1", "ce:initials": "D.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Mihhailov", "@auid": "34880539500", "author-url": "https://api.elsevier.com/content/author/author_id/34880539500", "ce:indexed-name": "Mihhailov D."}, {"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "2", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "3", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Alexander", "preferred-name": {"ce:given-name": "Alexander", "ce:initials": "A.", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, "@seq": "4", "ce:initials": "A.", "@_fa": "true", "affiliation": {"@id": "60068861", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60068861"}, "ce:surname": "Sudnitson", "@auid": "35582415700", "author-url": "https://api.elsevier.com/content/author/author_id/35582415700", "ce:indexed-name": "Sudnitson A."}]}}