Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Sun Apr  6 18:41:45 2025
| Host         : Bastion-B450M-DS3H-WIFI running 64-bit Ubuntu 24.04.1 LTS
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file CompleteDemo_timing_summary_routed.rpt -pb CompleteDemo_timing_summary_routed.pb -rpx CompleteDemo_timing_summary_routed.rpx -warn_on_violation
| Design       : CompleteDemo
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  57          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (57)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (237)
5. checking no_input_delay (1)
6. checking no_output_delay (27)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (57)
-------------------------
 There are 37 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 20 register/latch pins with no clock driven by root clock pin: clock_100Mhz (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (237)
--------------------------------------------------
 There are 237 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (27)
--------------------------------
 There are 27 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  264          inf        0.000                      0                  264           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           264 Endpoints
Min Delay           264 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc/pc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LedOut[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.036ns  (logic 4.719ns (39.211%)  route 7.317ns (60.789%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  pc/pc_reg[1]/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pc/pc_reg[1]/Q
                         net (fo=96, routed)          1.840     2.296    pc/Q[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124     2.420 r  pc/file_reg_0_15_0_0_i_7/O
                         net (fo=48, routed)          1.466     3.886    reg_file/file_reg_0_15_0_0/A3
    SLICE_X64Y17         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.010 r  reg_file/file_reg_0_15_0_0/SP/O
                         net (fo=4, routed)           1.172     5.182    reg_file/result_reg1[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.306 r  reg_file/LedOut_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.826     6.132    reg_file/LedOut_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.152     6.284 r  reg_file/LedOut_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.013     8.297    LedOut_OBUF[0]
    U7                   OBUF (Prop_obuf_I_O)         3.739    12.036 r  LedOut_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.036    LedOut[0]
    U7                                                                r  LedOut[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/pc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LedOut[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.884ns  (logic 4.946ns (41.618%)  route 6.938ns (58.382%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  pc/pc_reg[1]/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pc/pc_reg[1]/Q
                         net (fo=96, routed)          1.840     2.296    pc/Q[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124     2.420 r  pc/file_reg_0_15_0_0_i_7/O
                         net (fo=48, routed)          1.219     3.640    reg_file/file_reg_0_15_11_11/A3
    SLICE_X64Y17         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     3.790 f  reg_file/file_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           1.124     4.914    reg_file/result_reg1[11]
    SLICE_X63Y20         LUT6 (Prop_lut6_I1_O)        0.348     5.262 r  reg_file/LedOut_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.816     6.078    reg_file/LedOut_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.154     6.232 r  reg_file/LedOut_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           1.938     8.170    LedOut_OBUF[6]
    W7                   OBUF (Prop_obuf_I_O)         3.714    11.884 r  LedOut_OBUF[6]_inst/O
                         net (fo=0)                   0.000    11.884    LedOut[6]
    W7                                                                r  LedOut[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/pc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LedOut[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.848ns  (logic 4.717ns (39.813%)  route 7.131ns (60.187%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  pc/pc_reg[1]/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pc/pc_reg[1]/Q
                         net (fo=96, routed)          1.840     2.296    pc/Q[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124     2.420 r  pc/file_reg_0_15_0_0_i_7/O
                         net (fo=48, routed)          1.466     3.886    reg_file/file_reg_0_15_0_0/A3
    SLICE_X64Y17         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.010 f  reg_file/file_reg_0_15_0_0/SP/O
                         net (fo=4, routed)           1.172     5.182    reg_file/result_reg1[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.306 f  reg_file/LedOut_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.824     6.130    reg_file/LedOut_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.152     6.282 r  reg_file/LedOut_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.829     8.111    LedOut_OBUF[4]
    U8                   OBUF (Prop_obuf_I_O)         3.737    11.848 r  LedOut_OBUF[4]_inst/O
                         net (fo=0)                   0.000    11.848    LedOut[4]
    U8                                                                r  LedOut[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/pc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LedOut[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.570ns  (logic 4.456ns (38.515%)  route 7.114ns (61.485%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  pc/pc_reg[1]/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pc/pc_reg[1]/Q
                         net (fo=96, routed)          1.840     2.296    pc/Q[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124     2.420 r  pc/file_reg_0_15_0_0_i_7/O
                         net (fo=48, routed)          1.466     3.886    reg_file/file_reg_0_15_0_0/A3
    SLICE_X64Y17         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.010 r  reg_file/file_reg_0_15_0_0/SP/O
                         net (fo=4, routed)           1.172     5.182    reg_file/result_reg1[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.306 r  reg_file/LedOut_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.824     6.130    reg_file/LedOut_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.254 r  reg_file/LedOut_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           1.812     8.066    LedOut_OBUF[1]
    V5                   OBUF (Prop_obuf_I_O)         3.504    11.570 r  LedOut_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.570    LedOut[1]
    V5                                                                r  LedOut[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/pc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RegA[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.554ns  (logic 4.461ns (38.607%)  route 7.093ns (61.393%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  pc/pc_reg[1]/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pc/pc_reg[1]/Q
                         net (fo=96, routed)          1.840     2.296    pc/Q[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124     2.420 r  pc/file_reg_0_15_0_0_i_7/O
                         net (fo=48, routed)          1.172     3.592    reg_file/file_reg_0_15_7_7/A3
    SLICE_X60Y18         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.149     3.741 r  reg_file/file_reg_0_15_7_7/SP/O
                         net (fo=5, routed)           4.081     7.822    RegA_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.732    11.554 r  RegA_OBUF[7]_inst/O
                         net (fo=0)                   0.000    11.554    RegA[7]
    V14                                                               r  RegA[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/pc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LedOut[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.535ns  (logic 4.731ns (41.014%)  route 6.804ns (58.986%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  pc/pc_reg[1]/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pc/pc_reg[1]/Q
                         net (fo=96, routed)          1.840     2.296    pc/Q[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124     2.420 r  pc/file_reg_0_15_0_0_i_7/O
                         net (fo=48, routed)          1.219     3.640    reg_file/file_reg_0_15_11_11/A3
    SLICE_X64Y17         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.150     3.790 f  reg_file/file_reg_0_15_11_11/SP/O
                         net (fo=4, routed)           1.124     4.914    reg_file/result_reg1[11]
    SLICE_X63Y20         LUT6 (Prop_lut6_I1_O)        0.348     5.262 r  reg_file/LedOut_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.816     6.078    reg_file/LedOut_OBUF[6]_inst_i_2_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I0_O)        0.124     6.202 r  reg_file/LedOut_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           1.804     8.006    LedOut_OBUF[5]
    W6                   OBUF (Prop_obuf_I_O)         3.529    11.535 r  LedOut_OBUF[5]_inst/O
                         net (fo=0)                   0.000    11.535    LedOut[5]
    W6                                                                r  LedOut[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RegA[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.527ns  (logic 4.477ns (38.842%)  route 7.050ns (61.158%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  pc/pc_reg[2]/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pc/pc_reg[2]/Q
                         net (fo=94, routed)          1.450     1.906    pc/Q[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.030 r  pc/file_reg_0_15_0_0_i_4/O
                         net (fo=48, routed)          1.446     3.476    reg_file/file_reg_0_15_15_15/A0
    SLICE_X64Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.152     3.628 r  reg_file/file_reg_0_15_15_15/SP/O
                         net (fo=5, routed)           4.154     7.782    RegA_OBUF[15]
    L1                   OBUF (Prop_obuf_I_O)         3.745    11.527 r  RegA_OBUF[15]_inst/O
                         net (fo=0)                   0.000    11.527    RegA[15]
    L1                                                                r  RegA[15] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/pc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LedOut[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.446ns  (logic 4.472ns (39.070%)  route 6.974ns (60.930%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  pc/pc_reg[1]/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pc/pc_reg[1]/Q
                         net (fo=96, routed)          1.840     2.296    pc/Q[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124     2.420 r  pc/file_reg_0_15_0_0_i_7/O
                         net (fo=48, routed)          1.466     3.886    reg_file/file_reg_0_15_0_0/A3
    SLICE_X64Y17         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.010 r  reg_file/file_reg_0_15_0_0/SP/O
                         net (fo=4, routed)           1.172     5.182    reg_file/result_reg1[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.306 r  reg_file/LedOut_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.826     6.132    reg_file/LedOut_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I3_O)        0.124     6.256 r  reg_file/LedOut_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           1.670     7.926    LedOut_OBUF[2]
    U5                   OBUF (Prop_obuf_I_O)         3.520    11.446 r  LedOut_OBUF[2]_inst/O
                         net (fo=0)                   0.000    11.446    LedOut[2]
    U5                                                                r  LedOut[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/pc_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            LedOut[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.445ns  (logic 4.488ns (39.209%)  route 6.958ns (60.791%))
  Logic Levels:           6  (FDRE=1 LUT4=2 LUT6=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  pc/pc_reg[1]/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 r  pc/pc_reg[1]/Q
                         net (fo=96, routed)          1.840     2.296    pc/Q[1]
    SLICE_X65Y17         LUT4 (Prop_lut4_I0_O)        0.124     2.420 r  pc/file_reg_0_15_0_0_i_7/O
                         net (fo=48, routed)          1.466     3.886    reg_file/file_reg_0_15_0_0/A3
    SLICE_X64Y17         RAMD32 (Prop_ramd32_RADR3_O)
                                                      0.124     4.010 r  reg_file/file_reg_0_15_0_0/SP/O
                         net (fo=4, routed)           1.172     5.182    reg_file/result_reg1[0]
    SLICE_X63Y20         LUT6 (Prop_lut6_I5_O)        0.124     5.306 r  reg_file/LedOut_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.817     6.123    reg_file/LedOut_OBUF[6]_inst_i_3_n_0
    SLICE_X65Y20         LUT4 (Prop_lut4_I2_O)        0.124     6.247 r  reg_file/LedOut_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           1.663     7.910    LedOut_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    11.445 r  LedOut_OBUF[3]_inst/O
                         net (fo=0)                   0.000    11.445    LedOut[3]
    V8                                                                r  LedOut[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 pc/pc_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            RegA[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.330ns  (logic 4.234ns (37.367%)  route 7.097ns (62.633%))
  Logic Levels:           4  (FDRE=1 LUT4=1 OBUF=1 RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y19         FDRE                         0.000     0.000 r  pc/pc_reg[2]/C
    SLICE_X59Y19         FDRE (Prop_fdre_C_Q)         0.456     0.456 f  pc/pc_reg[2]/Q
                         net (fo=94, routed)          1.450     1.906    pc/Q[2]
    SLICE_X65Y18         LUT4 (Prop_lut4_I2_O)        0.124     2.030 r  pc/file_reg_0_15_0_0_i_4/O
                         net (fo=48, routed)          1.446     3.476    reg_file/file_reg_0_15_1_1/A0
    SLICE_X64Y18         RAMD32 (Prop_ramd32_RADR0_O)
                                                      0.124     3.600 r  reg_file/file_reg_0_15_1_1/SP/O
                         net (fo=5, routed)           4.201     7.801    RegA_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    11.330 r  RegA_OBUF[1]_inst/O
                         net (fo=0)                   0.000    11.330    RegA[1]
    E19                                                               r  RegA[1] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 pc/pc_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            pc/pc_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.353ns  (logic 0.186ns (52.691%)  route 0.167ns (47.309%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y21         FDRE                         0.000     0.000 r  pc/pc_reg[0]/C
    SLICE_X59Y21         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  pc/pc_reg[0]/Q
                         net (fo=2, routed)           0.167     0.308    pc/Q[0]
    SLICE_X59Y21         LUT4 (Prop_lut4_I0_O)        0.045     0.353 r  pc/pc[0]_i_1/O
                         net (fo=1, routed)           0.000     0.353    pc/pc_next[0]
    SLICE_X59Y21         FDRE                                         r  pc/pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[11]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/refresh_counter_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDCE                         0.000     0.000 r  display/refresh_counter_reg[11]/C
    SLICE_X65Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/refresh_counter_reg[11]/Q
                         net (fo=1, routed)           0.108     0.249    display/refresh_counter_reg_n_0_[11]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  display/refresh_counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    display/refresh_counter_reg[8]_i_1_n_4
    SLICE_X65Y43         FDCE                                         r  display/refresh_counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[15]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/refresh_counter_reg[15]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE                         0.000     0.000 r  display/refresh_counter_reg[15]/C
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/refresh_counter_reg[15]/Q
                         net (fo=1, routed)           0.108     0.249    display/refresh_counter_reg_n_0_[15]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  display/refresh_counter_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    display/refresh_counter_reg[12]_i_1_n_4
    SLICE_X65Y44         FDCE                                         r  display/refresh_counter_reg[15]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[3]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/refresh_counter_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y41         FDCE                         0.000     0.000 r  display/refresh_counter_reg[3]/C
    SLICE_X65Y41         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/refresh_counter_reg[3]/Q
                         net (fo=1, routed)           0.108     0.249    display/refresh_counter_reg_n_0_[3]
    SLICE_X65Y41         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  display/refresh_counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    display/refresh_counter_reg[0]_i_1_n_4
    SLICE_X65Y41         FDCE                                         r  display/refresh_counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[7]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/refresh_counter_reg[7]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE                         0.000     0.000 r  display/refresh_counter_reg[7]/C
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/refresh_counter_reg[7]/Q
                         net (fo=1, routed)           0.108     0.249    display/refresh_counter_reg_n_0_[7]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     0.357 r  display/refresh_counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     0.357    display/refresh_counter_reg[4]_i_1_n_4
    SLICE_X65Y42         FDCE                                         r  display/refresh_counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[12]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/refresh_counter_reg[12]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y44         FDCE                         0.000     0.000 r  display/refresh_counter_reg[12]/C
    SLICE_X65Y44         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/refresh_counter_reg[12]/Q
                         net (fo=1, routed)           0.105     0.246    display/refresh_counter_reg_n_0_[12]
    SLICE_X65Y44         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  display/refresh_counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    display/refresh_counter_reg[12]_i_1_n_7
    SLICE_X65Y44         FDCE                                         r  display/refresh_counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[16]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/refresh_counter_reg[16]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y45         FDCE                         0.000     0.000 r  display/refresh_counter_reg[16]/C
    SLICE_X65Y45         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/refresh_counter_reg[16]/Q
                         net (fo=1, routed)           0.105     0.246    display/refresh_counter_reg_n_0_[16]
    SLICE_X65Y45         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  display/refresh_counter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    display/refresh_counter_reg[16]_i_1_n_7
    SLICE_X65Y45         FDCE                                         r  display/refresh_counter_reg[16]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/refresh_counter_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y42         FDCE                         0.000     0.000 r  display/refresh_counter_reg[4]/C
    SLICE_X65Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/refresh_counter_reg[4]/Q
                         net (fo=1, routed)           0.105     0.246    display/refresh_counter_reg_n_0_[4]
    SLICE_X65Y42         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  display/refresh_counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    display/refresh_counter_reg[4]_i_1_n_7
    SLICE_X65Y42         FDCE                                         r  display/refresh_counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[8]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/refresh_counter_reg[8]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDCE                         0.000     0.000 r  display/refresh_counter_reg[8]/C
    SLICE_X65Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/refresh_counter_reg[8]/Q
                         net (fo=1, routed)           0.105     0.246    display/refresh_counter_reg_n_0_[8]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     0.361 r  display/refresh_counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     0.361    display/refresh_counter_reg[8]_i_1_n_7
    SLICE_X65Y43         FDCE                                         r  display/refresh_counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 display/refresh_counter_reg[10]/C
                            (rising edge-triggered cell FDCE)
  Destination:            display/refresh_counter_reg[10]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           2  (CARRY4=1 FDCE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X65Y43         FDCE                         0.000     0.000 r  display/refresh_counter_reg[10]/C
    SLICE_X65Y43         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  display/refresh_counter_reg[10]/Q
                         net (fo=1, routed)           0.109     0.250    display/refresh_counter_reg_n_0_[10]
    SLICE_X65Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     0.361 r  display/refresh_counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     0.361    display/refresh_counter_reg[8]_i_1_n_5
    SLICE_X65Y43         FDCE                                         r  display/refresh_counter_reg[10]/D
  -------------------------------------------------------------------    -------------------





