Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Mar 25 16:37:36 2025
| Host         : DESKTOP-3T5D140 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file CPU_tb_timing_summary_routed.rpt -pb CPU_tb_timing_summary_routed.pb -rpx CPU_tb_timing_summary_routed.rpx -warn_on_violation
| Design       : CPU_tb
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 1066 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[0]/Q (HIGH)

 There are 1066 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[1]/Q (HIGH)

 There are 1066 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[2]/Q (HIGH)

 There are 1066 register/latch pins with no clock driven by root clock pin: CPU/i_decode/uop_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[0]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[0]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[11]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[12]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[13]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[14]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[15]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[16]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[17]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[18]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[19]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[1]/Q (HIGH)

 There are 1024 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[1]_rep/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[20]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[21]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[22]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[23]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[24]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[25]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[26]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[27]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[28]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[29]/Q (HIGH)

 There are 1025 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[30]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[31]/Q (HIGH)

 There are 1025 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[3]/Q (HIGH)

 There are 1025 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: CPU/i_execute/i_alu/out_alu_reg[9]/Q (HIGH)

 There are 1056 register/latch pins with no clock driven by root clock pin: CPU/i_execute/i_dcache/last_clock_state_reg/Q (HIGH)

 There are 1319 register/latch pins with no clock driven by root clock pin: PLL/CLKout_reg/Q (HIGH)

 There are 1293 register/latch pins with no clock driven by root clock pin: download_program_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 1835 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.173        0.000                      0                   65        0.178        0.000                      0                   65        4.500        0.000                       0                    34  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.173        0.000                      0                   65        0.178        0.000                      0                   65        4.500        0.000                       0                    34  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.173ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.178ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 PLL/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.014ns (23.906%)  route 3.228ns (76.094%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PLL/i_reg[7]/Q
                         net (fo=2, routed)           0.809     6.415    PLL/i_reg[7]
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.539 f  PLL/i[0]_i_8/O
                         net (fo=1, routed)           0.402     6.941    PLL/i[0]_i_8_n_10
    SLICE_X47Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.065 f  PLL/i[0]_i_7/O
                         net (fo=1, routed)           0.402     7.467    PLL/i[0]_i_7_n_10
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.591 f  PLL/i[0]_i_4/O
                         net (fo=2, routed)           0.648     8.240    PLL/i[0]_i_4_n_10
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.364 r  PLL/i[0]_i_1/O
                         net (fo=32, routed)          0.965     9.329    PLL/clear
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    PLL/CLK100MHZ
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[0]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X46Y40         FDRE (Setup_fdre_C_R)       -0.524    14.502    PLL/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 PLL/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.014ns (23.906%)  route 3.228ns (76.094%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PLL/i_reg[7]/Q
                         net (fo=2, routed)           0.809     6.415    PLL/i_reg[7]
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.539 f  PLL/i[0]_i_8/O
                         net (fo=1, routed)           0.402     6.941    PLL/i[0]_i_8_n_10
    SLICE_X47Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.065 f  PLL/i[0]_i_7/O
                         net (fo=1, routed)           0.402     7.467    PLL/i[0]_i_7_n_10
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.591 f  PLL/i[0]_i_4/O
                         net (fo=2, routed)           0.648     8.240    PLL/i[0]_i_4_n_10
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.364 r  PLL/i[0]_i_1/O
                         net (fo=32, routed)          0.965     9.329    PLL/clear
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    PLL/CLK100MHZ
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[1]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X46Y40         FDRE (Setup_fdre_C_R)       -0.524    14.502    PLL/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 PLL/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.014ns (23.906%)  route 3.228ns (76.094%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PLL/i_reg[7]/Q
                         net (fo=2, routed)           0.809     6.415    PLL/i_reg[7]
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.539 f  PLL/i[0]_i_8/O
                         net (fo=1, routed)           0.402     6.941    PLL/i[0]_i_8_n_10
    SLICE_X47Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.065 f  PLL/i[0]_i_7/O
                         net (fo=1, routed)           0.402     7.467    PLL/i[0]_i_7_n_10
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.591 f  PLL/i[0]_i_4/O
                         net (fo=2, routed)           0.648     8.240    PLL/i[0]_i_4_n_10
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.364 r  PLL/i[0]_i_1/O
                         net (fo=32, routed)          0.965     9.329    PLL/clear
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    PLL/CLK100MHZ
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[2]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X46Y40         FDRE (Setup_fdre_C_R)       -0.524    14.502    PLL/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.173ns  (required time - arrival time)
  Source:                 PLL/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.242ns  (logic 1.014ns (23.906%)  route 3.228ns (76.094%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.787ns = ( 14.787 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PLL/i_reg[7]/Q
                         net (fo=2, routed)           0.809     6.415    PLL/i_reg[7]
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.539 f  PLL/i[0]_i_8/O
                         net (fo=1, routed)           0.402     6.941    PLL/i[0]_i_8_n_10
    SLICE_X47Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.065 f  PLL/i[0]_i_7/O
                         net (fo=1, routed)           0.402     7.467    PLL/i[0]_i_7_n_10
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.591 f  PLL/i[0]_i_4/O
                         net (fo=2, routed)           0.648     8.240    PLL/i[0]_i_4_n_10
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.364 r  PLL/i[0]_i_1/O
                         net (fo=32, routed)          0.965     9.329    PLL/clear
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.446    14.787    PLL/CLK100MHZ
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[3]/C
                         clock pessimism              0.274    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X46Y40         FDRE (Setup_fdre_C_R)       -0.524    14.502    PLL/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.502    
                         arrival time                          -9.329    
  -------------------------------------------------------------------
                         slack                                  5.173    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 PLL/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[28]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.014ns (24.371%)  route 3.147ns (75.629%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PLL/i_reg[7]/Q
                         net (fo=2, routed)           0.809     6.415    PLL/i_reg[7]
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.539 f  PLL/i[0]_i_8/O
                         net (fo=1, routed)           0.402     6.941    PLL/i[0]_i_8_n_10
    SLICE_X47Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.065 f  PLL/i[0]_i_7/O
                         net (fo=1, routed)           0.402     7.467    PLL/i[0]_i_7_n_10
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.591 f  PLL/i[0]_i_4/O
                         net (fo=2, routed)           0.648     8.240    PLL/i[0]_i_4_n_10
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.364 r  PLL/i[0]_i_1/O
                         net (fo=32, routed)          0.884     9.248    PLL/clear
    SLICE_X46Y47         FDRE                                         r  PLL/i_reg[28]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    PLL/CLK100MHZ
    SLICE_X46Y47         FDRE                                         r  PLL/i_reg[28]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X46Y47         FDRE (Setup_fdre_C_R)       -0.524    14.505    PLL/i_reg[28]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 PLL/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[29]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.014ns (24.371%)  route 3.147ns (75.629%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PLL/i_reg[7]/Q
                         net (fo=2, routed)           0.809     6.415    PLL/i_reg[7]
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.539 f  PLL/i[0]_i_8/O
                         net (fo=1, routed)           0.402     6.941    PLL/i[0]_i_8_n_10
    SLICE_X47Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.065 f  PLL/i[0]_i_7/O
                         net (fo=1, routed)           0.402     7.467    PLL/i[0]_i_7_n_10
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.591 f  PLL/i[0]_i_4/O
                         net (fo=2, routed)           0.648     8.240    PLL/i[0]_i_4_n_10
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.364 r  PLL/i[0]_i_1/O
                         net (fo=32, routed)          0.884     9.248    PLL/clear
    SLICE_X46Y47         FDRE                                         r  PLL/i_reg[29]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    PLL/CLK100MHZ
    SLICE_X46Y47         FDRE                                         r  PLL/i_reg[29]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X46Y47         FDRE (Setup_fdre_C_R)       -0.524    14.505    PLL/i_reg[29]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 PLL/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[30]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.014ns (24.371%)  route 3.147ns (75.629%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PLL/i_reg[7]/Q
                         net (fo=2, routed)           0.809     6.415    PLL/i_reg[7]
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.539 f  PLL/i[0]_i_8/O
                         net (fo=1, routed)           0.402     6.941    PLL/i[0]_i_8_n_10
    SLICE_X47Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.065 f  PLL/i[0]_i_7/O
                         net (fo=1, routed)           0.402     7.467    PLL/i[0]_i_7_n_10
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.591 f  PLL/i[0]_i_4/O
                         net (fo=2, routed)           0.648     8.240    PLL/i[0]_i_4_n_10
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.364 r  PLL/i[0]_i_1/O
                         net (fo=32, routed)          0.884     9.248    PLL/clear
    SLICE_X46Y47         FDRE                                         r  PLL/i_reg[30]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    PLL/CLK100MHZ
    SLICE_X46Y47         FDRE                                         r  PLL/i_reg[30]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X46Y47         FDRE (Setup_fdre_C_R)       -0.524    14.505    PLL/i_reg[30]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.257ns  (required time - arrival time)
  Source:                 PLL/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[31]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.161ns  (logic 1.014ns (24.371%)  route 3.147ns (75.629%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.023ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.790ns = ( 14.790 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PLL/i_reg[7]/Q
                         net (fo=2, routed)           0.809     6.415    PLL/i_reg[7]
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.539 f  PLL/i[0]_i_8/O
                         net (fo=1, routed)           0.402     6.941    PLL/i[0]_i_8_n_10
    SLICE_X47Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.065 f  PLL/i[0]_i_7/O
                         net (fo=1, routed)           0.402     7.467    PLL/i[0]_i_7_n_10
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.591 f  PLL/i[0]_i_4/O
                         net (fo=2, routed)           0.648     8.240    PLL/i[0]_i_4_n_10
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.364 r  PLL/i[0]_i_1/O
                         net (fo=32, routed)          0.884     9.248    PLL/clear
    SLICE_X46Y47         FDRE                                         r  PLL/i_reg[31]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.449    14.790    PLL/CLK100MHZ
    SLICE_X46Y47         FDRE                                         r  PLL/i_reg[31]/C
                         clock pessimism              0.274    15.064    
                         clock uncertainty           -0.035    15.029    
    SLICE_X46Y47         FDRE (Setup_fdre_C_R)       -0.524    14.505    PLL/i_reg[31]
  -------------------------------------------------------------------
                         required time                         14.505    
                         arrival time                          -9.248    
  -------------------------------------------------------------------
                         slack                                  5.257    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 PLL/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.014ns (24.727%)  route 3.087ns (75.273%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PLL/i_reg[7]/Q
                         net (fo=2, routed)           0.809     6.415    PLL/i_reg[7]
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.539 f  PLL/i[0]_i_8/O
                         net (fo=1, routed)           0.402     6.941    PLL/i[0]_i_8_n_10
    SLICE_X47Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.065 f  PLL/i[0]_i_7/O
                         net (fo=1, routed)           0.402     7.467    PLL/i[0]_i_7_n_10
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.591 f  PLL/i[0]_i_4/O
                         net (fo=2, routed)           0.648     8.240    PLL/i[0]_i_4_n_10
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.364 r  PLL/i[0]_i_1/O
                         net (fo=32, routed)          0.825     9.188    PLL/clear
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.447    14.788    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[4]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X46Y41         FDRE (Setup_fdre_C_R)       -0.524    14.528    PLL/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.340    

Slack (MET) :             5.340ns  (required time - arrival time)
  Source:                 PLL/i_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.101ns  (logic 1.014ns (24.727%)  route 3.087ns (75.273%))
  Logic Levels:           4  (LUT4=1 LUT5=1 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.788ns = ( 14.788 - 10.000 ) 
    Source Clock Delay      (SCD):    5.087ns
    Clock Pessimism Removal (CPR):    0.299ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.096     3.521 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.566     5.087    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.518     5.605 r  PLL/i_reg[7]/Q
                         net (fo=2, routed)           0.809     6.415    PLL/i_reg[7]
    SLICE_X47Y42         LUT6 (Prop_lut6_I2_O)        0.124     6.539 f  PLL/i[0]_i_8/O
                         net (fo=1, routed)           0.402     6.941    PLL/i[0]_i_8_n_10
    SLICE_X47Y43         LUT4 (Prop_lut4_I2_O)        0.124     7.065 f  PLL/i[0]_i_7/O
                         net (fo=1, routed)           0.402     7.467    PLL/i[0]_i_7_n_10
    SLICE_X47Y44         LUT6 (Prop_lut6_I3_O)        0.124     7.591 f  PLL/i[0]_i_4/O
                         net (fo=2, routed)           0.648     8.240    PLL/i[0]_i_4_n_10
    SLICE_X47Y45         LUT5 (Prop_lut5_I2_O)        0.124     8.364 r  PLL/i[0]_i_1/O
                         net (fo=32, routed)          0.825     9.188    PLL/clear
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.091    13.341 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          1.447    14.788    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[5]/C
                         clock pessimism              0.299    15.087    
                         clock uncertainty           -0.035    15.052    
    SLICE_X46Y41         FDRE (Setup_fdre_C_R)       -0.524    14.528    PLL/i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.528    
                         arrival time                          -9.188    
  -------------------------------------------------------------------
                         slack                                  5.340    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 PLL/i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/CLKout_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.282ns  (logic 0.209ns (74.086%)  route 0.073ns (25.914%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    PLL/CLK100MHZ
    SLICE_X46Y45         FDRE                                         r  PLL/i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  PLL/i_reg[22]/Q
                         net (fo=3, routed)           0.073     1.684    PLL/i_reg[22]
    SLICE_X47Y45         LUT6 (Prop_lut6_I1_O)        0.045     1.729 r  PLL/CLKout_i_1/O
                         net (fo=1, routed)           0.000     1.729    PLL/CLKout_i_1_n_10
    SLICE_X47Y45         FDRE                                         r  PLL/CLKout_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    PLL/CLK100MHZ
    SLICE_X47Y45         FDRE                                         r  PLL/CLKout_reg/C
                         clock pessimism             -0.501     1.460    
    SLICE_X47Y45         FDRE (Hold_fdre_C_D)         0.091     1.551    PLL/CLKout_reg
  -------------------------------------------------------------------
                         required time                         -1.551    
                         arrival time                           1.729    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.254ns  (arrival time - required time)
  Source:                 PLL/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.388ns  (logic 0.274ns (70.550%)  route 0.114ns (29.450%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    PLL/CLK100MHZ
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  PLL/i_reg[2]/Q
                         net (fo=1, routed)           0.114     1.725    PLL/i_reg_n_10_[2]
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.835 r  PLL/i_reg[0]_i_2/O[2]
                         net (fo=1, routed)           0.000     1.835    PLL/i_reg[0]_i_2_n_15
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    PLL/CLK100MHZ
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[2]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.134     1.580    PLL/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.835    
  -------------------------------------------------------------------
                         slack                                  0.254    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 PLL/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    PLL/CLK100MHZ
    SLICE_X46Y42         FDRE                                         r  PLL/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  PLL/i_reg[10]/Q
                         net (fo=2, routed)           0.125     1.736    PLL/i_reg[10]
    SLICE_X46Y42         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.846 r  PLL/i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.846    PLL/i_reg[8]_i_1_n_15
    SLICE_X46Y42         FDRE                                         r  PLL/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    PLL/CLK100MHZ
    SLICE_X46Y42         FDRE                                         r  PLL/i_reg[10]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y42         FDRE (Hold_fdre_C_D)         0.134     1.580    PLL/i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.846    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 PLL/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    PLL/CLK100MHZ
    SLICE_X46Y43         FDRE                                         r  PLL/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y43         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  PLL/i_reg[14]/Q
                         net (fo=2, routed)           0.125     1.737    PLL/i_reg[14]
    SLICE_X46Y43         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  PLL/i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    PLL/i_reg[12]_i_1_n_15
    SLICE_X46Y43         FDRE                                         r  PLL/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    PLL/CLK100MHZ
    SLICE_X46Y43         FDRE                                         r  PLL/i_reg[14]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X46Y43         FDRE (Hold_fdre_C_D)         0.134     1.581    PLL/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 PLL/i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.274ns (68.589%)  route 0.125ns (31.411%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    PLL/CLK100MHZ
    SLICE_X46Y44         FDRE                                         r  PLL/i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y44         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  PLL/i_reg[18]/Q
                         net (fo=2, routed)           0.125     1.737    PLL/i_reg[18]
    SLICE_X46Y44         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  PLL/i_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    PLL/i_reg[16]_i_1_n_15
    SLICE_X46Y44         FDRE                                         r  PLL/i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    PLL/CLK100MHZ
    SLICE_X46Y44         FDRE                                         r  PLL/i_reg[18]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X46Y44         FDRE (Hold_fdre_C_D)         0.134     1.581    PLL/i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 PLL/i_reg[26]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[26]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.274ns (68.524%)  route 0.126ns (31.476%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    PLL/CLK100MHZ
    SLICE_X46Y46         FDRE                                         r  PLL/i_reg[26]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y46         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  PLL/i_reg[26]/Q
                         net (fo=2, routed)           0.126     1.737    PLL/i_reg[26]
    SLICE_X46Y46         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  PLL/i_reg[24]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    PLL/i_reg[24]_i_1_n_15
    SLICE_X46Y46         FDRE                                         r  PLL/i_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    PLL/CLK100MHZ
    SLICE_X46Y46         FDRE                                         r  PLL/i_reg[26]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X46Y46         FDRE (Hold_fdre_C_D)         0.134     1.581    PLL/i_reg[26]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 PLL/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.401ns  (logic 0.274ns (68.412%)  route 0.127ns (31.588%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y41         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  PLL/i_reg[6]/Q
                         net (fo=2, routed)           0.127     1.737    PLL/i_reg[6]
    SLICE_X46Y41         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.847 r  PLL/i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.847    PLL/i_reg[4]_i_1_n_15
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    PLL/CLK100MHZ
    SLICE_X46Y41         FDRE                                         r  PLL/i_reg[6]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y41         FDRE (Hold_fdre_C_D)         0.134     1.580    PLL/i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.847    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.277ns  (arrival time - required time)
  Source:                 PLL/i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.411ns  (logic 0.274ns (66.734%)  route 0.137ns (33.266%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.961ns
    Source Clock Delay      (SCD):    1.447ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.564     1.447    PLL/CLK100MHZ
    SLICE_X46Y45         FDRE                                         r  PLL/i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y45         FDRE (Prop_fdre_C_Q)         0.164     1.611 r  PLL/i_reg[22]/Q
                         net (fo=3, routed)           0.137     1.748    PLL/i_reg[22]
    SLICE_X46Y45         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.858 r  PLL/i_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.858    PLL/i_reg[20]_i_1_n_15
    SLICE_X46Y45         FDRE                                         r  PLL/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.834     1.961    PLL/CLK100MHZ
    SLICE_X46Y45         FDRE                                         r  PLL/i_reg[22]/C
                         clock pessimism             -0.514     1.447    
    SLICE_X46Y45         FDRE (Hold_fdre_C_D)         0.134     1.581    PLL/i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.858    
  -------------------------------------------------------------------
                         slack                                  0.277    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 PLL/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.424ns  (logic 0.310ns (73.048%)  route 0.114ns (26.952%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    PLL/CLK100MHZ
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y40         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  PLL/i_reg[2]/Q
                         net (fo=1, routed)           0.114     1.725    PLL/i_reg_n_10_[2]
    SLICE_X46Y40         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.871 r  PLL/i_reg[0]_i_2/O[3]
                         net (fo=1, routed)           0.000     1.871    PLL/i_reg[0]_i_2_n_14
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    PLL/CLK100MHZ
    SLICE_X46Y40         FDRE                                         r  PLL/i_reg[3]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y40         FDRE (Hold_fdre_C_D)         0.134     1.580    PLL/i_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.871    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.301ns  (arrival time - required time)
  Source:                 PLL/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            PLL/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.310ns (71.185%)  route 0.125ns (28.815%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.960ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.884 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.563     1.446    PLL/CLK100MHZ
    SLICE_X46Y42         FDRE                                         r  PLL/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X46Y42         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  PLL/i_reg[10]/Q
                         net (fo=2, routed)           0.125     1.736    PLL/i_reg[10]
    SLICE_X46Y42         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.146     1.882 r  PLL/i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.882    PLL/i_reg[8]_i_1_n_14
    SLICE_X46Y42         FDRE                                         r  PLL/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    CLK100MHZ_IBUF
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.029     1.128 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=33, routed)          0.833     1.960    PLL/CLK100MHZ
    SLICE_X46Y42         FDRE                                         r  PLL/i_reg[11]/C
                         clock pessimism             -0.514     1.446    
    SLICE_X46Y42         FDRE (Hold_fdre_C_D)         0.134     1.580    PLL/i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.882    
  -------------------------------------------------------------------
                         slack                                  0.301    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X47Y45   PLL/CLKout_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y40   PLL/i_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   PLL/i_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y42   PLL/i_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y43   PLL/i_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y43   PLL/i_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y43   PLL/i_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y43   PLL/i_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X46Y44   PLL/i_reg[16]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   PLL/i_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   PLL/i_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y42   PLL/i_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   PLL/i_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   PLL/i_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y40   PLL/i_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   PLL/i_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   PLL/i_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   PLL/i_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y41   PLL/i_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   PLL/i_reg[28]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   PLL/i_reg[29]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   PLL/i_reg[30]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y47   PLL/i_reg[31]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X47Y45   PLL/CLKout_reg/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   PLL/i_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   PLL/i_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   PLL/i_reg[14]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y43   PLL/i_reg[15]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X46Y44   PLL/i_reg[16]/C



