#! /mingw64/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "C:\msys64\mingw64\lib\ivl\system.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\v2005_math.vpi";
:vpi_module "C:\msys64\mingw64\lib\ivl\va_math.vpi";
S_00000209633dbe50 .scope module, "tb_uart" "tb_uart" 2 2;
 .timescale 0 0;
v000002096348e7d0_0 .var "clk", 0 0;
v000002096348e730_0 .net "data_valid", 0 0, v000002096342cd40_0;  1 drivers
v000002096348d8d0_0 .var "rst", 0 0;
v000002096348d970_0 .net "rx_data", 7 0, v000002096342cca0_0;  1 drivers
v000002096348da10_0 .net "tx", 0 0, v000002096348e410_0;  1 drivers
v000002096348fad0_0 .var "tx_data", 7 0;
v0000020963491150_0 .net "tx_done", 0 0, v000002096348df10_0;  1 drivers
v000002096348fd50_0 .var "tx_start", 0 0;
E_000002096341e0a0 .event anyedge, v000002096348df10_0;
S_0000020963434a20 .scope module, "uut" "uart_top" 2 11, 3 2 0, S_00000209633dbe50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "tx_data";
    .port_info 4 /INPUT 1 "rx";
    .port_info 5 /OUTPUT 1 "tx";
    .port_info 6 /OUTPUT 8 "rx_data";
    .port_info 7 /OUTPUT 1 "tx_done";
    .port_info 8 /OUTPUT 1 "data_valid";
v000002096348e230_0 .net "clk", 0 0, v000002096348e7d0_0;  1 drivers
v000002096348dc90_0 .net "data_valid", 0 0, v000002096342cd40_0;  alias, 1 drivers
v000002096348e0f0_0 .net "rst", 0 0, v000002096348d8d0_0;  1 drivers
v000002096348e370_0 .net "rx", 0 0, v000002096348e410_0;  alias, 1 drivers
v000002096348de70_0 .net "rx_data", 7 0, v000002096342cca0_0;  alias, 1 drivers
v000002096348dfb0_0 .net "tx", 0 0, v000002096348e410_0;  alias, 1 drivers
v000002096348e690_0 .net "tx_data", 7 0, v000002096348fad0_0;  1 drivers
v000002096348e5f0_0 .net "tx_done", 0 0, v000002096348df10_0;  alias, 1 drivers
v000002096348e190_0 .net "tx_start", 0 0, v000002096348fd50_0;  1 drivers
S_0000020963434bb0 .scope module, "receiver" "uart_rx" 3 23, 4 2 0, S_0000020963434a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 8 "data";
    .port_info 4 /OUTPUT 1 "data_valid";
P_0000020963440f10 .param/l "BAUD_RATE" 0 4 11, +C4<00000000000000000010010110000000>;
P_0000020963440f48 .param/l "BIT_PERIOD" 1 4 12, +C4<00000000000000000001010001011000>;
P_0000020963440f80 .param/l "CLK_FREQ" 0 4 10, +C4<00000010111110101111000010000000>;
v0000020963434d40_0 .var "bit_index", 3 0;
v0000020963434de0_0 .net "clk", 0 0, v000002096348e7d0_0;  alias, 1 drivers
v000002096342cc00_0 .var "clk_count", 15 0;
v000002096342cca0_0 .var "data", 7 0;
v000002096342cd40_0 .var "data_valid", 0 0;
v000002096342cde0_0 .var "receiving", 0 0;
v000002096342ce80_0 .net "rst", 0 0, v000002096348d8d0_0;  alias, 1 drivers
v000002096342cf20_0 .net "rx", 0 0, v000002096348e410_0;  alias, 1 drivers
v000002096348e4b0_0 .var "shift_reg", 7 0;
E_000002096341e160 .event posedge, v000002096342ce80_0, v0000020963434de0_0;
S_00000209633d7160 .scope module, "transmitter" "uart_tx" 3 14, 5 2 0, S_0000020963434a20;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "tx_start";
    .port_info 3 /INPUT 8 "data";
    .port_info 4 /OUTPUT 1 "tx";
    .port_info 5 /OUTPUT 1 "tx_done";
P_000002096342cfc0 .param/l "BAUD_RATE" 0 5 12, +C4<00000000000000000010010110000000>;
P_000002096342cff8 .param/l "BIT_PERIOD" 1 5 13, +C4<00000000000000000001010001011000>;
P_000002096342d030 .param/l "CLK_FREQ" 0 5 11, +C4<00000010111110101111000010000000>;
v000002096348db50_0 .var "bit_index", 3 0;
v000002096348e2d0_0 .var "busy", 0 0;
v000002096348dab0_0 .net "clk", 0 0, v000002096348e7d0_0;  alias, 1 drivers
v000002096348ddd0_0 .var "clk_count", 15 0;
v000002096348e550_0 .net "data", 7 0, v000002096348fad0_0;  alias, 1 drivers
v000002096348e050_0 .net "rst", 0 0, v000002096348d8d0_0;  alias, 1 drivers
v000002096348dd30_0 .var "shift_reg", 9 0;
v000002096348e410_0 .var "tx", 0 0;
v000002096348df10_0 .var "tx_done", 0 0;
v000002096348dbf0_0 .net "tx_start", 0 0, v000002096348fd50_0;  alias, 1 drivers
    .scope S_00000209633d7160;
T_0 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v000002096348db50_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002096348ddd0_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002096348e2d0_0, 0, 1;
    %end;
    .thread T_0;
    .scope S_00000209633d7160;
T_1 ;
    %wait E_000002096341e160;
    %load/vec4 v000002096348e050_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002096348e2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002096348e410_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002096348df10_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000002096348dbf0_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_1.4, 9;
    %load/vec4 v000002096348e2d0_0;
    %nor/r;
    %and;
T_1.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002096348e2d0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002096348ddd0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000002096348db50_0, 0;
    %pushi/vec4 1, 0, 1;
    %load/vec4 v000002096348e550_0;
    %concat/vec4; draw_concat_vec4
    %concati/vec4 0, 0, 1;
    %assign/vec4 v000002096348dd30_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000002096348e2d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.5, 8;
    %load/vec4 v000002096348ddd0_0;
    %pad/u 32;
    %cmpi/u 5207, 0, 32;
    %jmp/0xz  T_1.7, 5;
    %load/vec4 v000002096348ddd0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002096348ddd0_0, 0;
    %jmp T_1.8;
T_1.7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002096348ddd0_0, 0;
    %load/vec4 v000002096348dd30_0;
    %parti/s 1, 0, 2;
    %assign/vec4 v000002096348e410_0, 0;
    %load/vec4 v000002096348dd30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %assign/vec4 v000002096348dd30_0, 0;
    %load/vec4 v000002096348db50_0;
    %addi 1, 0, 4;
    %assign/vec4 v000002096348db50_0, 0;
    %load/vec4 v000002096348db50_0;
    %pad/u 32;
    %cmpi/e 9, 0, 32;
    %jmp/0xz  T_1.9, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002096348e2d0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002096348df10_0, 0;
T_1.9 ;
T_1.8 ;
    %jmp T_1.6;
T_1.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002096348df10_0, 0;
T_1.6 ;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_0000020963434bb0;
T_2 ;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0000020963434d40_0, 0, 4;
    %pushi/vec4 0, 0, 16;
    %store/vec4 v000002096342cc00_0, 0, 16;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002096342cde0_0, 0, 1;
    %end;
    .thread T_2;
    .scope S_0000020963434bb0;
T_3 ;
    %wait E_000002096341e160;
    %load/vec4 v000002096342ce80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002096342cde0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002096342cd40_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000002096342cde0_0;
    %nor/r;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_3.4, 9;
    %load/vec4 v000002096342cf20_0;
    %nor/r;
    %and;
T_3.4;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002096342cde0_0, 0;
    %pushi/vec4 2604, 0, 16;
    %assign/vec4 v000002096342cc00_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v0000020963434d40_0, 0;
    %jmp T_3.3;
T_3.2 ;
    %load/vec4 v000002096342cde0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.5, 8;
    %load/vec4 v000002096342cc00_0;
    %pad/u 32;
    %cmpi/u 5207, 0, 32;
    %jmp/0xz  T_3.7, 5;
    %load/vec4 v000002096342cc00_0;
    %addi 1, 0, 16;
    %assign/vec4 v000002096342cc00_0, 0;
    %jmp T_3.8;
T_3.7 ;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000002096342cc00_0, 0;
    %load/vec4 v0000020963434d40_0;
    %pad/u 32;
    %cmpi/u 8, 0, 32;
    %jmp/0xz  T_3.9, 5;
    %load/vec4 v000002096342cf20_0;
    %ix/load 5, 0, 0;
    %ix/getv 4, v0000020963434d40_0;
    %assign/vec4/off/d v000002096348e4b0_0, 4, 5;
T_3.9 ;
    %load/vec4 v0000020963434d40_0;
    %addi 1, 0, 4;
    %assign/vec4 v0000020963434d40_0, 0;
    %load/vec4 v0000020963434d40_0;
    %pad/u 32;
    %cmpi/e 8, 0, 32;
    %jmp/0xz  T_3.11, 4;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002096342cde0_0, 0;
    %load/vec4 v000002096348e4b0_0;
    %assign/vec4 v000002096342cca0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000002096342cd40_0, 0;
T_3.11 ;
T_3.8 ;
    %jmp T_3.6;
T_3.5 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000002096342cd40_0, 0;
T_3.6 ;
T_3.3 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_00000209633dbe50;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002096348e7d0_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_00000209633dbe50;
T_5 ;
    %delay 10, 0;
    %load/vec4 v000002096348e7d0_0;
    %inv;
    %store/vec4 v000002096348e7d0_0, 0, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_00000209633dbe50;
T_6 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002096348d8d0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002096348fd50_0, 0, 1;
    %pushi/vec4 85, 0, 8;
    %store/vec4 v000002096348fad0_0, 0, 8;
    %delay 50, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002096348d8d0_0, 0, 1;
    %delay 100, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000002096348fd50_0, 0, 1;
    %delay 20, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000002096348fd50_0, 0, 1;
T_6.0 ;
    %load/vec4 v0000020963491150_0;
    %cmpi/ne 1, 0, 1;
    %jmp/0xz T_6.1, 6;
    %wait E_000002096341e0a0;
    %jmp T_6.0;
T_6.1 ;
    %delay 200, 0;
    %load/vec4 v000002096348e730_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %vpi_call 2 38 "$display", "Received Data: %h", v000002096348d970_0 {0 0 0};
T_6.2 ;
    %vpi_call 2 40 "$stop" {0 0 0};
    %end;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 6;
    "N/A";
    "<interactive>";
    "testbench.v";
    "uart_conn.v";
    "uart_rx.v";
    "uart_tx.v";
