
Testing AES128

CBC encrypt: SUCCESS!
CBC decrypt: SUCCESS!
CTR encrypt: SUCCESS!
CTR decrypt: SUCCESS!
ECB decrypt: SUCCESS!
ECB encrypt: SUCCESS!
ECB encrypt verbose:

plain text:
6bc1bee22e409f96e93d7e117393172a
ae2d8a571e03ac9c9eb76fac45af8e51
30c81c46a35ce411e5fbc1191a0a52ef
f69f2445df4f9b17ad2b417be66c3710

key:
2b7e151628aed2a6abf7158809cf4f3c

ciphertext:
3ad77bb40d7a3660a89ecaf32466ef97
f5d3d58503b9699de785895a96fdbaaf
43b1cd7f598ece23881b00e3ed030688
7b0c785e27e8ad3f8223207104725dd4

INFO: [XSIM 43-3496] Using init file passed via -initfile option "/tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini".
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: /tools/Xilinx/Vivado/2019.2/bin/unwrapped/lnx64.o/xelab xil_defaultlib.apatb_InvCipher_top glbl -prj InvCipher.prj -L smartconnect_v1_0 -L axi_protocol_checker_v1_1_12 -L axi_protocol_checker_v1_1_13 -L axis_protocol_checker_v1_1_11 -L axis_protocol_checker_v1_1_12 -L xil_defaultlib -L unisims_ver -L xpm --initfile /tools/Xilinx/Vivado/2019.2/data/xsim/ip/xsim_ip.ini --lib ieee_proposed=./ieee_proposed -s InvCipher 
Multi-threading is on. Using 2 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running xelab with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/glbl.v" into library work
INFO: [VRFC 10-311] analyzing module glbl
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_0.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_0
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_13.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_13
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_9.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_9
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_2
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_1.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_1
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_11.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_11
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_3.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_3
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_5.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_5
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/InvCipher_mux_165bkb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvCipher_mux_165bkb
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/InvCipher_mux_42_cud.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvCipher_mux_42_cud
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/InvSubBytes_rsbox.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvSubBytes_rsbox_rom
INFO: [VRFC 10-311] analyzing module InvSubBytes_rsbox
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/InvCipher.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvCipher
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/InvCipher.autotb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module apatb_InvCipher_top
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_15.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_15
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_8.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_8
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/InvMixColumns.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvMixColumns
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_12.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_12
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_6.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_6
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/InvSubBytes.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module InvSubBytes
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_10.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_10
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/Multiply.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module Multiply
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_14.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_14
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_4
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/AESL_automem_RoundKey_7.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module AESL_automem_RoundKey_7
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling module xil_defaultlib.Multiply
Compiling module xil_defaultlib.InvCipher_mux_42_cud(ID=1,din0_W...
Compiling module xil_defaultlib.InvMixColumns
Compiling module xil_defaultlib.InvSubBytes_rsbox_rom
Compiling module xil_defaultlib.InvSubBytes_rsbox(DataWidth=8,Ad...
Compiling module xil_defaultlib.InvCipher_mux_165bkb(ID=1,din0_W...
Compiling module xil_defaultlib.InvSubBytes
Compiling module xil_defaultlib.InvCipher
Compiling module xil_defaultlib.AESL_automem_RoundKey_0
Compiling module xil_defaultlib.AESL_automem_RoundKey_1
Compiling module xil_defaultlib.AESL_automem_RoundKey_2
Compiling module xil_defaultlib.AESL_automem_RoundKey_3
Compiling module xil_defaultlib.AESL_automem_RoundKey_4
Compiling module xil_defaultlib.AESL_automem_RoundKey_5
Compiling module xil_defaultlib.AESL_automem_RoundKey_6
Compiling module xil_defaultlib.AESL_automem_RoundKey_7
Compiling module xil_defaultlib.AESL_automem_RoundKey_8
Compiling module xil_defaultlib.AESL_automem_RoundKey_9
Compiling module xil_defaultlib.AESL_automem_RoundKey_10
Compiling module xil_defaultlib.AESL_automem_RoundKey_11
Compiling module xil_defaultlib.AESL_automem_RoundKey_12
Compiling module xil_defaultlib.AESL_automem_RoundKey_13
Compiling module xil_defaultlib.AESL_automem_RoundKey_14
Compiling module xil_defaultlib.AESL_automem_RoundKey_15
Compiling module xil_defaultlib.apatb_InvCipher_top
Compiling module work.glbl
Built simulation snapshot InvCipher

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source /home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/xsim.dir/InvCipher/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/xsim.dir/InvCipher/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Wed May 13 23:33:15 2020. For additional details about this file, please refer to the WebTalk help file at /tools/Xilinx/Vivado/2019.2/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Wed May 13 23:33:15 2020...

****** xsim v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:39:14 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source xsim.dir/InvCipher/xsim_script.tcl
# xsim {InvCipher} -autoloadwcfg -tclbatch {InvCipher.tcl}
Vivado Simulator 2019.2
Time resolution is 1 ps
source InvCipher.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 5 [0.00%] @ "125000"
// RTL Simulation : 1 / 5 [100.00%] @ "4995000"
// RTL Simulation : 2 / 5 [100.00%] @ "9855000"
// RTL Simulation : 3 / 5 [100.00%] @ "14715000"
// RTL Simulation : 4 / 5 [100.00%] @ "19575000"
// RTL Simulation : 5 / 5 [100.00%] @ "24435000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 24475 ns : File "/home/sujoy/Documents/VLSI_project/project21/VLSI_Project/solution1/sim/verilog/InvCipher.autotb.v" Line 2960
## quit
INFO: [Common 17-206] Exiting xsim at Wed May 13 23:33:34 2020...

Testing AES128

CBC encrypt: SUCCESS!
CBC decrypt: SUCCESS!
CTR encrypt: SUCCESS!
CTR decrypt: SUCCESS!
ECB decrypt: SUCCESS!
ECB encrypt: SUCCESS!
ECB encrypt verbose:

plain text:
6bc1bee22e409f96e93d7e117393172a
ae2d8a571e03ac9c9eb76fac45af8e51
30c81c46a35ce411e5fbc1191a0a52ef
f69f2445df4f9b17ad2b417be66c3710

key:
2b7e151628aed2a6abf7158809cf4f3c

ciphertext:
3ad77bb40d7a3660a89ecaf32466ef97
f5d3d58503b9699de785895a96fdbaaf
43b1cd7f598ece23881b00e3ed030688
7b0c785e27e8ad3f8223207104725dd4

