Loading plugins phase: Elapsed time ==> 0s.100ms
<CYPRESSTAG name="CyDsfit arguments...">
cydsfit arguments: -.fdsnotice -.fdswarpdepfile=warp_dependencies.txt -.fdselabdepfile=elab_dependencies.txt -.fdsbldfile=generated_files.txt -.fdsreffile=referenced_files.txt -p C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -d CY8C5888LTI-LP097 -s C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\Generated_Source\PSoC5 -- -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE
</CYPRESSTAG>
<CYPRESSTAG name="Design elaboration results...">
</CYPRESSTAG>
Elaboration phase: Elapsed time ==> 2s.316ms
<CYPRESSTAG name="HDL generation results...">
</CYPRESSTAG>
HDL generation phase: Elapsed time ==> 0s.126ms
<CYPRESSTAG name="Synthesis results...">

     | | | | | | |
   _________________
  -|               |-
  -|               |-
  -|               |-
  -|    CYPRESS    |-
  -|               |-
  -|               |-   Warp Verilog Synthesis Compiler: Version 6.3 IR 41
  -|               |-   Copyright (C) 1991-2001 Cypress Semiconductor
   |_______________|
     | | | | | | |

======================================================================
Compiling:  SHW_full.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -dcpsoc3 SHW_full.v -verilog
======================================================================

======================================================================
Compiling:  SHW_full.v
Program  :   C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -dcpsoc3 SHW_full.v -verilog
======================================================================

======================================================================
Compiling:  SHW_full.v
Program  :   vlogfe
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -dcpsoc3 -verilog SHW_full.v
======================================================================

vlogfe V6.3 IR 41:  Verilog parser
Fri Nov 03 00:20:29 2017


======================================================================
Compiling:  SHW_full.v
Program  :   vpp
Options  :    -yv2 -q10 SHW_full.v
======================================================================

vpp V6.3 IR 41:  Verilog Pre-Processor
Fri Nov 03 00:20:29 2017

Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'
Flattening file 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'

vpp:  No errors.

Library 'work' => directory 'lcpsoc3'
General_symbol_table
General_symbol_table
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Using control file 'SHW_full.ctl'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v (line 59, col 28):  Note: Substituting module 'add_vi_vv' for '+'.
SHW_full.v (line 172, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 254, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 349, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 379, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 409, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 452, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1113, col 55):  Note: Substituting module 'add_vv_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 48):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1122, col 77):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1389, col 59):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1424, col 61):  Note: Substituting module 'cmp_vv_vv' for '/='.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1547, col 106):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1603, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v (line 1604, col 68):  Note: Substituting module 'cmp_vv_vv' for '<'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 947, col 46):  Note: Substituting module 'sub_vi_vv' for '-'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v (line 977, col 46):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 79, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v (line 88, col 40):  Note: Substituting module 'add_vi_vv' for '+'.
SHW_full.v (line 1394, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 1424, col 44):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 2276, col 54):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 2295, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 2339, col 51):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 2369, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 3414, col 52):  Note: Substituting module 'cmp_vv_vv' for '='.
SHW_full.v (line 3569, col 58):  Note: Substituting module 'cmp_vv_vv' for '='.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.

vlogfe:  No errors.


======================================================================
Compiling:  SHW_full.v
Program  :   tovif
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -dcpsoc3 -verilog SHW_full.v
======================================================================

tovif V6.3 IR 41:  High-level synthesis
Fri Nov 03 00:20:30 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\codegentemp\SHW_full.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\codegentemp\SHW_full.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.

tovif:  No errors.


======================================================================
Compiling:  SHW_full.v
Program  :   topld
Options  :    -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -dcpsoc3 -verilog SHW_full.v
======================================================================

topld V6.3 IR 41:  Synthesis and optimization
Fri Nov 03 00:20:31 2017

Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\std.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.vhd'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\work\cypress.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\ieee\work\stdlogic.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\lpmpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\rtlpkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_mthv.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mod_genv.vif'.
Linking 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\codegentemp\SHW_full.ctl'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\BasicCounter_v1_0\BasicCounter_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cypress.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\cy_psoc3_inc.v'.
Linking 'C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\codegentemp\SHW_full.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\DigitalComp_v1_0\DigitalComp_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\LUT_v1_50\LUT_v1_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_constant_v1_0\cy_constant_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyControlReg_v1_80\CyControlReg_v1_80.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\mux_v1_10\mux_v1_10.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\and_v1_0\and_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\not_v1_0\not_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_srff_v1_0\cy_srff_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\CyStatusReg_v1_90\CyStatusReg_v1_90.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cydff_v1_30\cydff_v1_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\or_v1_0\or_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_virtualmux_v1_0\cy_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_UART_v2_50\B_UART_v2_50.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\B_PWM_v3_30\B_PWM_v3_30.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\OneTerminal\OneTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\ZeroTerminal\ZeroTerminal.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\FreqDiv_v1_0\FreqDiv_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyComponentLibrary\CyComponentLibrary.cylib\EdgeDetect_v1_0\EdgeDetect_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_analog_virtualmux_v1_0\cy_analog_virtualmux_v1_0.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\psoc\content\CyPrimitives\cyprimitives.cylib\cy_vref_v1_70\cy_vref_v1_70.v'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3pkg.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\cy_psoc3.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\mod_cnst.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\common\stdlogic\mcompare.vif'.
Linking 'C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\lib\lcpsoc3\stdlogic\cpsoc3.vif'.

----------------------------------------------------------
Detecting unused logic.
----------------------------------------------------------
topld:  SHW_full.v:  (E465) Signal 'comp_out' is floating (not driven by anything).
    User names
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_31\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_30\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_29\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_28\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_27\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_26\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_25\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_24\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_23\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_22\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_21\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_20\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_19\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_18\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_17\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_16\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_15\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_14\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_13\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_12\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_11\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_10\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_9\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_8\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_7\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_6\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_5\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_4\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_3\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_2\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_1\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:b_0\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_31\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_30\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_29\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_28\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_27\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_26\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_25\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_24\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_31\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_30\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_29\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_28\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_27\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_26\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_25\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_24\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_23\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_22\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_21\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_20\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_19\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_18\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_17\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_16\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_15\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_14\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_13\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_12\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_11\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_10\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_9\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_8\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_7\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_6\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_5\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_4\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_3\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_2\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_1\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:b_0\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_31\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_30\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_29\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_28\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_27\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_26\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_25\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_24\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_23\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_22\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_21\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_20\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_19\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_18\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_17\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_16\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_15\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_14\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_13\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_12\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_11\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_10\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_9\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_8\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_7\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_6\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_5\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_4\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:albi_2\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:agbi_2\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:lt_3\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:gt_3\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:lti_1\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:gti_1\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:albi_1\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:agbi_1\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:albi_0\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:agbi_0\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:xneq\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:xlt\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:xlte\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:xgt\
	\CNT_TX_SLOTS:MODULE_2:g1:a0:xgte\
	\CNT_TX_SLOTS:MODULE_2:lt\
	\CNT_TX_SLOTS:MODULE_2:gt\
	\CNT_TX_SLOTS:MODULE_2:gte\
	\CNT_TX_SLOTS:MODULE_2:lte\
	\CNT_TX_SLOTS:MODULE_2:neq\
	\LUT_SLOTS:tmp__LUT_SLOTS_reg_3\
	tx_slot3
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_31\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_30\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_29\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_28\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_27\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_26\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_25\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_24\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_23\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_22\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_21\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_20\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_19\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_18\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_17\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_16\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_15\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_14\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_13\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_12\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_11\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_10\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_9\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_8\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_7\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_6\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_5\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_4\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_3\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_2\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_1\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:b_0\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_31\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_30\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_29\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_28\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_27\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_26\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_25\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_24\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_31\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_30\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_29\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_28\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_27\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_26\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_25\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_24\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_23\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_22\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_21\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_20\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_19\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_18\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_17\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_16\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_15\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_14\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_13\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_12\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_11\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_10\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_9\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_8\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_7\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_6\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_5\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_4\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_3\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_2\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_1\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:b_0\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_31\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_30\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_29\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_28\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_27\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_26\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_25\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_24\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_23\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_22\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_21\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_20\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_19\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_18\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_17\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_16\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_15\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_14\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_13\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_12\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_11\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_10\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_9\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_8\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_7\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_6\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_5\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_4\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_3\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_31\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_30\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_29\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_28\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_27\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_26\
	\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_25\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:albi_1\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:agbi_1\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:lt_0\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:gt_0\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:lt_1\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:gt_1\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:lt_2\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:gt_2\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:lti_0\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:gti_0\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:albi_0\
	\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:agbi_0\
	\SEL_PAY_OUT:MODULE_4:g1:a0:xneq\
	\SEL_PAY_OUT:MODULE_4:g1:a0:xlt\
	\SEL_PAY_OUT:MODULE_4:g1:a0:xlte\
	\SEL_PAY_OUT:MODULE_4:g1:a0:xgt\
	\SEL_PAY_OUT:MODULE_4:g1:a0:xgte\
	\SEL_PAY_OUT:MODULE_4:lt\
	\SEL_PAY_OUT:MODULE_4:gt\
	\SEL_PAY_OUT:MODULE_4:gte\
	\SEL_PAY_OUT:MODULE_4:lte\
	\SEL_PAY_OUT:MODULE_4:neq\
	\LUT_HAM:tmp__LUT_HAM_ins_3\
	Net_169
	\LUT_HAM:tmp__LUT_HAM_ins_2\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_31\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_30\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_29\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_28\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_27\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_26\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_25\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_24\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_23\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_22\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_21\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_20\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_19\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_18\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_17\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_16\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_15\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_14\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_13\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_12\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_11\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_10\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_9\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_8\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_7\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_6\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_5\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_4\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_3\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_2\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_1\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:b_0\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_31\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_30\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_29\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_28\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_27\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_26\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_25\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_24\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_31\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_30\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_29\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_28\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_27\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_26\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_25\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_24\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_23\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_22\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_21\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_20\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_19\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_18\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_17\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_16\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_15\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_14\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_13\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_12\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_11\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_10\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_9\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_8\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_7\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_6\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_5\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_4\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_3\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_2\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_1\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:b_0\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_31\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_30\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_29\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_28\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_27\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_26\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_25\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_24\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_23\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_22\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_21\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_20\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_19\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_18\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_17\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_16\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_15\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_14\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_13\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_12\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_11\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_10\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_9\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_8\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_7\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_6\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_5\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_4\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_3\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_2\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:albi_1\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:agbi_1\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:lt_0\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:gt_0\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:lt_1\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:gt_1\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:lti_0\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:gti_0\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:albi_0\
	\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:agbi_0\
	\CNT_HAM_IN:MODULE_6:g1:a0:xneq\
	\CNT_HAM_IN:MODULE_6:g1:a0:xlt\
	\CNT_HAM_IN:MODULE_6:g1:a0:xlte\
	\CNT_HAM_IN:MODULE_6:g1:a0:xgt\
	\CNT_HAM_IN:MODULE_6:g1:a0:xgte\
	\CNT_HAM_IN:MODULE_6:lt\
	\CNT_HAM_IN:MODULE_6:gt\
	\CNT_HAM_IN:MODULE_6:gte\
	\CNT_HAM_IN:MODULE_6:lte\
	\CNT_HAM_IN:MODULE_6:neq\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_31\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_30\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_29\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_28\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_27\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_26\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_25\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_24\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_23\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_22\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_21\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_20\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_19\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_18\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_17\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_16\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_15\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_14\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_13\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_12\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_11\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_10\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_9\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_8\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_7\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_6\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_5\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_4\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_3\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_2\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_1\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:b_0\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_31\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_30\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_29\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_28\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_27\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_26\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_25\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_24\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_31\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_30\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_29\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_28\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_27\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_26\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_25\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_24\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_23\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_22\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_21\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_20\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_19\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_18\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_17\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_16\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_15\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_14\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_13\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_12\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_11\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_10\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_9\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_8\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_7\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_6\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_5\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_4\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_3\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_2\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_1\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:b_0\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_31\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_30\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_29\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_28\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_27\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_26\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_25\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_24\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_23\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_22\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_21\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_20\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_19\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_18\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_17\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_16\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_15\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_14\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_13\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_12\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_11\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_10\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_9\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_8\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_7\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_6\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_5\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_4\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_3\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_31\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_30\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_29\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_28\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_27\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_26\
	\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_25\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:albi_1\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:agbi_1\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:lt_0\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:gt_0\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:lt_1\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:gt_1\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:lt_2\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:gt_2\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:lti_0\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:gti_0\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:albi_0\
	\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:agbi_0\
	\SEL_HAM_OUT:MODULE_8:g1:a0:xneq\
	\SEL_HAM_OUT:MODULE_8:g1:a0:xlt\
	\SEL_HAM_OUT:MODULE_8:g1:a0:xlte\
	\SEL_HAM_OUT:MODULE_8:g1:a0:xgt\
	\SEL_HAM_OUT:MODULE_8:g1:a0:xgte\
	\SEL_HAM_OUT:MODULE_8:lt\
	\SEL_HAM_OUT:MODULE_8:gt\
	\SEL_HAM_OUT:MODULE_8:gte\
	\SEL_HAM_OUT:MODULE_8:lte\
	\SEL_HAM_OUT:MODULE_8:neq\
	\CREG_L:control_bus_7\
	\CREG_L:control_bus_6\
	\CREG_L:control_bus_5\
	\CREG_L:control_bus_4\
	\CREG_L:control_bus_3\
	\CNT_L:BasicCounter_1:MODULE_9:b_31\
	\CNT_L:BasicCounter_1:MODULE_9:b_30\
	\CNT_L:BasicCounter_1:MODULE_9:b_29\
	\CNT_L:BasicCounter_1:MODULE_9:b_28\
	\CNT_L:BasicCounter_1:MODULE_9:b_27\
	\CNT_L:BasicCounter_1:MODULE_9:b_26\
	\CNT_L:BasicCounter_1:MODULE_9:b_25\
	\CNT_L:BasicCounter_1:MODULE_9:b_24\
	\CNT_L:BasicCounter_1:MODULE_9:b_23\
	\CNT_L:BasicCounter_1:MODULE_9:b_22\
	\CNT_L:BasicCounter_1:MODULE_9:b_21\
	\CNT_L:BasicCounter_1:MODULE_9:b_20\
	\CNT_L:BasicCounter_1:MODULE_9:b_19\
	\CNT_L:BasicCounter_1:MODULE_9:b_18\
	\CNT_L:BasicCounter_1:MODULE_9:b_17\
	\CNT_L:BasicCounter_1:MODULE_9:b_16\
	\CNT_L:BasicCounter_1:MODULE_9:b_15\
	\CNT_L:BasicCounter_1:MODULE_9:b_14\
	\CNT_L:BasicCounter_1:MODULE_9:b_13\
	\CNT_L:BasicCounter_1:MODULE_9:b_12\
	\CNT_L:BasicCounter_1:MODULE_9:b_11\
	\CNT_L:BasicCounter_1:MODULE_9:b_10\
	\CNT_L:BasicCounter_1:MODULE_9:b_9\
	\CNT_L:BasicCounter_1:MODULE_9:b_8\
	\CNT_L:BasicCounter_1:MODULE_9:b_7\
	\CNT_L:BasicCounter_1:MODULE_9:b_6\
	\CNT_L:BasicCounter_1:MODULE_9:b_5\
	\CNT_L:BasicCounter_1:MODULE_9:b_4\
	\CNT_L:BasicCounter_1:MODULE_9:b_3\
	\CNT_L:BasicCounter_1:MODULE_9:b_2\
	\CNT_L:BasicCounter_1:MODULE_9:b_1\
	\CNT_L:BasicCounter_1:MODULE_9:b_0\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_31\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_30\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_29\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_28\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_27\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_26\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_25\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_24\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_31\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_30\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_29\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_28\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_27\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_26\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_25\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_24\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_23\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_22\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_21\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_20\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_19\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_18\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_17\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_16\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_15\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_14\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_13\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_12\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_11\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_10\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_9\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_8\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_7\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_6\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_5\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_4\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_3\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_2\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_1\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:b_0\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_31\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_30\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_29\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_28\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_27\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_26\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_25\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_24\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_23\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_22\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_21\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_20\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_19\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_18\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_17\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_16\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_15\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_14\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_13\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_12\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_11\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_10\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_9\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_8\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_7\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_6\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_5\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_4\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_3\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_L:MODULE_10:g1:a0:gx:u0:albi_1\
	\CNT_L:MODULE_10:g1:a0:gx:u0:agbi_1\
	\CNT_L:MODULE_10:g1:a0:gx:u0:lt_0\
	\CNT_L:MODULE_10:g1:a0:gx:u0:gt_0\
	\CNT_L:MODULE_10:g1:a0:gx:u0:lt_1\
	\CNT_L:MODULE_10:g1:a0:gx:u0:gt_1\
	\CNT_L:MODULE_10:g1:a0:gx:u0:lt_2\
	\CNT_L:MODULE_10:g1:a0:gx:u0:gt_2\
	\CNT_L:MODULE_10:g1:a0:gx:u0:lti_0\
	\CNT_L:MODULE_10:g1:a0:gx:u0:gti_0\
	\CNT_L:MODULE_10:g1:a0:gx:u0:albi_0\
	\CNT_L:MODULE_10:g1:a0:gx:u0:agbi_0\
	\CNT_L:MODULE_10:g1:a0:xneq\
	\CNT_L:MODULE_10:g1:a0:xlt\
	\CNT_L:MODULE_10:g1:a0:xlte\
	\CNT_L:MODULE_10:g1:a0:xgt\
	\CNT_L:MODULE_10:g1:a0:xgte\
	\CNT_L:MODULE_10:lt\
	\CNT_L:MODULE_10:gt\
	\CNT_L:MODULE_10:gte\
	\CNT_L:MODULE_10:lte\
	\CNT_L:MODULE_10:neq\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_31\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_30\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_29\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_28\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_27\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_26\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_25\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_24\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_23\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_22\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_21\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_20\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_19\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_18\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_17\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_16\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_15\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_14\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_13\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_12\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_11\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_10\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_9\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_8\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_7\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_6\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_5\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_4\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_3\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_2\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_1\
	\CNT_INJ:BasicCounter_1:MODULE_11:b_0\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_31\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_30\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_29\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_28\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_27\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_26\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_25\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_24\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_31\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_30\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_29\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_28\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_27\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_26\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_25\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_24\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_23\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_22\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_21\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_20\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_19\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_18\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_17\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_16\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_15\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_14\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_13\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_12\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_11\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_10\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_9\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_8\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_7\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_6\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_5\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_4\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_3\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_2\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_1\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:b_0\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_31\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_30\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_29\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_28\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_27\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_26\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_25\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_24\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_23\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_22\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_21\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_20\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_19\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_18\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_17\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_16\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_15\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_14\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_13\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_12\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_11\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_10\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_9\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_8\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_7\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_6\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_5\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:albi_2\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:agbi_2\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_3\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_3\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_4\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_4\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:lti_1\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:gti_1\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:albi_1\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:agbi_1\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:albi_0\
	\CNT_INJ:MODULE_12:g1:a0:gx:u0:agbi_0\
	\CNT_INJ:MODULE_12:g1:a0:xneq\
	\CNT_INJ:MODULE_12:g1:a0:xlt\
	\CNT_INJ:MODULE_12:g1:a0:xlte\
	\CNT_INJ:MODULE_12:g1:a0:xgt\
	\CNT_INJ:MODULE_12:g1:a0:xgte\
	\CNT_INJ:MODULE_12:lt\
	\CNT_INJ:MODULE_12:gt\
	\CNT_INJ:MODULE_12:gte\
	\CNT_INJ:MODULE_12:lte\
	\CNT_INJ:MODULE_12:neq\
	\UART:BUART:reset_sr\
	Net_961
	Net_962
	\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:b_1\
	\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:b_0\
	\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_0\
	\UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:gta_0\
	Net_957
	\UART:BUART:sRX:MODULE_20:g2:a0:gta_0\
	\UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:albi_1\
	\UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:agbi_1\
	\UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:lt_0\
	\UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:gt_0\
	\UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:lti_0\
	\UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:gti_0\
	\UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:albi_0\
	\UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:agbi_0\
	\UART:BUART:sRX:MODULE_21:g1:a0:xeq\
	\UART:BUART:sRX:MODULE_21:g1:a0:xlt\
	\UART:BUART:sRX:MODULE_21:g1:a0:xlte\
	\UART:BUART:sRX:MODULE_21:g1:a0:xgt\
	\UART:BUART:sRX:MODULE_21:g1:a0:xgte\
	\UART:BUART:sRX:MODULE_21:lt\
	\UART:BUART:sRX:MODULE_21:eq\
	\UART:BUART:sRX:MODULE_21:gt\
	\UART:BUART:sRX:MODULE_21:gte\
	\UART:BUART:sRX:MODULE_21:lte\
	Net_560
	Net_561
	Net_562
	Net_564
	Net_565
	Net_566
	Net_567
	\PWM_LED:PWMUDB:km_run\
	\PWM_LED:PWMUDB:ctrl_enable\
	\PWM_LED:PWMUDB:control_7\
	\PWM_LED:PWMUDB:control_6\
	\PWM_LED:PWMUDB:control_5\
	\PWM_LED:PWMUDB:control_4\
	\PWM_LED:PWMUDB:control_3\
	\PWM_LED:PWMUDB:control_2\
	\PWM_LED:PWMUDB:control_1\
	\PWM_LED:PWMUDB:control_0\
	\PWM_LED:PWMUDB:ctrl_cmpmode2_2\
	\PWM_LED:PWMUDB:ctrl_cmpmode2_1\
	\PWM_LED:PWMUDB:ctrl_cmpmode2_0\
	\PWM_LED:PWMUDB:ctrl_cmpmode1_2\
	\PWM_LED:PWMUDB:ctrl_cmpmode1_1\
	\PWM_LED:PWMUDB:ctrl_cmpmode1_0\
	\PWM_LED:PWMUDB:capt_rising\
	\PWM_LED:PWMUDB:capt_falling\
	\PWM_LED:PWMUDB:trig_fall\
	\PWM_LED:PWMUDB:sc_kill\
	\PWM_LED:PWMUDB:min_kill\
	\PWM_LED:PWMUDB:km_tc\
	\PWM_LED:PWMUDB:db_tc\
	\PWM_LED:PWMUDB:dith_sel\
	\PWM_LED:PWMUDB:compare2\
	\PWM_LED:Net_101\
	Net_606
	Net_607
	\PWM_LED:PWMUDB:MODULE_22:b_31\
	\PWM_LED:PWMUDB:MODULE_22:b_30\
	\PWM_LED:PWMUDB:MODULE_22:b_29\
	\PWM_LED:PWMUDB:MODULE_22:b_28\
	\PWM_LED:PWMUDB:MODULE_22:b_27\
	\PWM_LED:PWMUDB:MODULE_22:b_26\
	\PWM_LED:PWMUDB:MODULE_22:b_25\
	\PWM_LED:PWMUDB:MODULE_22:b_24\
	\PWM_LED:PWMUDB:MODULE_22:b_23\
	\PWM_LED:PWMUDB:MODULE_22:b_22\
	\PWM_LED:PWMUDB:MODULE_22:b_21\
	\PWM_LED:PWMUDB:MODULE_22:b_20\
	\PWM_LED:PWMUDB:MODULE_22:b_19\
	\PWM_LED:PWMUDB:MODULE_22:b_18\
	\PWM_LED:PWMUDB:MODULE_22:b_17\
	\PWM_LED:PWMUDB:MODULE_22:b_16\
	\PWM_LED:PWMUDB:MODULE_22:b_15\
	\PWM_LED:PWMUDB:MODULE_22:b_14\
	\PWM_LED:PWMUDB:MODULE_22:b_13\
	\PWM_LED:PWMUDB:MODULE_22:b_12\
	\PWM_LED:PWMUDB:MODULE_22:b_11\
	\PWM_LED:PWMUDB:MODULE_22:b_10\
	\PWM_LED:PWMUDB:MODULE_22:b_9\
	\PWM_LED:PWMUDB:MODULE_22:b_8\
	\PWM_LED:PWMUDB:MODULE_22:b_7\
	\PWM_LED:PWMUDB:MODULE_22:b_6\
	\PWM_LED:PWMUDB:MODULE_22:b_5\
	\PWM_LED:PWMUDB:MODULE_22:b_4\
	\PWM_LED:PWMUDB:MODULE_22:b_3\
	\PWM_LED:PWMUDB:MODULE_22:b_2\
	\PWM_LED:PWMUDB:MODULE_22:b_1\
	\PWM_LED:PWMUDB:MODULE_22:b_0\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:a_31\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:a_30\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:a_29\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:a_28\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:a_27\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:a_26\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:a_25\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:a_24\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_31\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_30\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_29\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_28\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_27\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_26\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_25\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_24\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_23\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_22\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_21\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_20\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_19\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_18\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_17\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_16\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_15\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_14\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_13\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_12\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_11\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_10\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_9\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_8\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_7\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_6\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_5\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_4\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_3\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_2\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_1\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:b_0\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_31\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_30\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_29\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_28\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_27\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_26\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_25\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_24\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_23\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_22\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_21\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_20\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_19\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_18\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_17\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_16\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_15\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_14\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_13\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_12\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_11\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_10\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_9\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_8\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_7\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_6\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_5\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_4\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_3\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_2\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_31\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_30\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_29\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_28\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_27\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_26\
	\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_608
	Net_605
	\PWM_LED:Net_113\
	\PWM_LED:Net_107\
	\PWM_LED:Net_114\
	tx_init
	\CREG_INIT_TX:control_out_0\
	Net_578
	Net_579
	Net_580
	Net_582
	Net_583
	Net_584
	Net_585
	Net_1157_2
	Net_1157_1
	Net_1157_0
	\FDIV_TX_SLOTS:MODULE_23:b_31\
	\FDIV_TX_SLOTS:MODULE_23:b_30\
	\FDIV_TX_SLOTS:MODULE_23:b_29\
	\FDIV_TX_SLOTS:MODULE_23:b_28\
	\FDIV_TX_SLOTS:MODULE_23:b_27\
	\FDIV_TX_SLOTS:MODULE_23:b_26\
	\FDIV_TX_SLOTS:MODULE_23:b_25\
	\FDIV_TX_SLOTS:MODULE_23:b_24\
	\FDIV_TX_SLOTS:MODULE_23:b_23\
	\FDIV_TX_SLOTS:MODULE_23:b_22\
	\FDIV_TX_SLOTS:MODULE_23:b_21\
	\FDIV_TX_SLOTS:MODULE_23:b_20\
	\FDIV_TX_SLOTS:MODULE_23:b_19\
	\FDIV_TX_SLOTS:MODULE_23:b_18\
	\FDIV_TX_SLOTS:MODULE_23:b_17\
	\FDIV_TX_SLOTS:MODULE_23:b_16\
	\FDIV_TX_SLOTS:MODULE_23:b_15\
	\FDIV_TX_SLOTS:MODULE_23:b_14\
	\FDIV_TX_SLOTS:MODULE_23:b_13\
	\FDIV_TX_SLOTS:MODULE_23:b_12\
	\FDIV_TX_SLOTS:MODULE_23:b_11\
	\FDIV_TX_SLOTS:MODULE_23:b_10\
	\FDIV_TX_SLOTS:MODULE_23:b_9\
	\FDIV_TX_SLOTS:MODULE_23:b_8\
	\FDIV_TX_SLOTS:MODULE_23:b_7\
	\FDIV_TX_SLOTS:MODULE_23:b_6\
	\FDIV_TX_SLOTS:MODULE_23:b_5\
	\FDIV_TX_SLOTS:MODULE_23:b_4\
	\FDIV_TX_SLOTS:MODULE_23:b_3\
	\FDIV_TX_SLOTS:MODULE_23:b_2\
	\FDIV_TX_SLOTS:MODULE_23:b_1\
	\FDIV_TX_SLOTS:MODULE_23:b_0\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:a_31\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:a_30\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:a_29\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:a_28\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:a_27\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:a_26\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:a_25\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:a_24\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_31\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_30\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_29\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_28\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_27\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_26\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_25\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_24\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_23\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_22\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_21\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_20\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_19\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_18\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_17\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_16\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_15\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_14\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_13\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_12\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_11\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_10\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_9\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_8\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_7\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_6\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_5\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_4\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_3\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_2\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_1\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:b_0\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_31\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_30\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_29\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_28\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_27\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_26\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_25\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_24\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_23\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_22\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_21\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_20\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_19\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_18\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_17\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_16\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_15\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_14\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_13\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_12\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_11\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_10\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_9\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_8\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_7\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_6\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_5\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_4\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_3\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_2\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_1\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_25\
	\COMP_SLOW:Net_9\
	\COMP_FAST:Net_9\
	\DAC_SLOW:Net_80\
	\DAC_SLOW:Net_9\
	\DAC_FAST:Net_80\
	\DAC_FAST:Net_9\
	\CNT_HEAD:MODULE_24:b_31\
	\CNT_HEAD:MODULE_24:b_30\
	\CNT_HEAD:MODULE_24:b_29\
	\CNT_HEAD:MODULE_24:b_28\
	\CNT_HEAD:MODULE_24:b_27\
	\CNT_HEAD:MODULE_24:b_26\
	\CNT_HEAD:MODULE_24:b_25\
	\CNT_HEAD:MODULE_24:b_24\
	\CNT_HEAD:MODULE_24:b_23\
	\CNT_HEAD:MODULE_24:b_22\
	\CNT_HEAD:MODULE_24:b_21\
	\CNT_HEAD:MODULE_24:b_20\
	\CNT_HEAD:MODULE_24:b_19\
	\CNT_HEAD:MODULE_24:b_18\
	\CNT_HEAD:MODULE_24:b_17\
	\CNT_HEAD:MODULE_24:b_16\
	\CNT_HEAD:MODULE_24:b_15\
	\CNT_HEAD:MODULE_24:b_14\
	\CNT_HEAD:MODULE_24:b_13\
	\CNT_HEAD:MODULE_24:b_12\
	\CNT_HEAD:MODULE_24:b_11\
	\CNT_HEAD:MODULE_24:b_10\
	\CNT_HEAD:MODULE_24:b_9\
	\CNT_HEAD:MODULE_24:b_8\
	\CNT_HEAD:MODULE_24:b_7\
	\CNT_HEAD:MODULE_24:b_6\
	\CNT_HEAD:MODULE_24:b_5\
	\CNT_HEAD:MODULE_24:b_4\
	\CNT_HEAD:MODULE_24:b_3\
	\CNT_HEAD:MODULE_24:b_2\
	\CNT_HEAD:MODULE_24:b_1\
	\CNT_HEAD:MODULE_24:b_0\
	\CNT_HEAD:MODULE_24:g2:a0:a_31\
	\CNT_HEAD:MODULE_24:g2:a0:a_30\
	\CNT_HEAD:MODULE_24:g2:a0:a_29\
	\CNT_HEAD:MODULE_24:g2:a0:a_28\
	\CNT_HEAD:MODULE_24:g2:a0:a_27\
	\CNT_HEAD:MODULE_24:g2:a0:a_26\
	\CNT_HEAD:MODULE_24:g2:a0:a_25\
	\CNT_HEAD:MODULE_24:g2:a0:a_24\
	\CNT_HEAD:MODULE_24:g2:a0:b_31\
	\CNT_HEAD:MODULE_24:g2:a0:b_30\
	\CNT_HEAD:MODULE_24:g2:a0:b_29\
	\CNT_HEAD:MODULE_24:g2:a0:b_28\
	\CNT_HEAD:MODULE_24:g2:a0:b_27\
	\CNT_HEAD:MODULE_24:g2:a0:b_26\
	\CNT_HEAD:MODULE_24:g2:a0:b_25\
	\CNT_HEAD:MODULE_24:g2:a0:b_24\
	\CNT_HEAD:MODULE_24:g2:a0:b_23\
	\CNT_HEAD:MODULE_24:g2:a0:b_22\
	\CNT_HEAD:MODULE_24:g2:a0:b_21\
	\CNT_HEAD:MODULE_24:g2:a0:b_20\
	\CNT_HEAD:MODULE_24:g2:a0:b_19\
	\CNT_HEAD:MODULE_24:g2:a0:b_18\
	\CNT_HEAD:MODULE_24:g2:a0:b_17\
	\CNT_HEAD:MODULE_24:g2:a0:b_16\
	\CNT_HEAD:MODULE_24:g2:a0:b_15\
	\CNT_HEAD:MODULE_24:g2:a0:b_14\
	\CNT_HEAD:MODULE_24:g2:a0:b_13\
	\CNT_HEAD:MODULE_24:g2:a0:b_12\
	\CNT_HEAD:MODULE_24:g2:a0:b_11\
	\CNT_HEAD:MODULE_24:g2:a0:b_10\
	\CNT_HEAD:MODULE_24:g2:a0:b_9\
	\CNT_HEAD:MODULE_24:g2:a0:b_8\
	\CNT_HEAD:MODULE_24:g2:a0:b_7\
	\CNT_HEAD:MODULE_24:g2:a0:b_6\
	\CNT_HEAD:MODULE_24:g2:a0:b_5\
	\CNT_HEAD:MODULE_24:g2:a0:b_4\
	\CNT_HEAD:MODULE_24:g2:a0:b_3\
	\CNT_HEAD:MODULE_24:g2:a0:b_2\
	\CNT_HEAD:MODULE_24:g2:a0:b_1\
	\CNT_HEAD:MODULE_24:g2:a0:b_0\
	\CNT_HEAD:MODULE_24:g2:a0:s_31\
	\CNT_HEAD:MODULE_24:g2:a0:s_30\
	\CNT_HEAD:MODULE_24:g2:a0:s_29\
	\CNT_HEAD:MODULE_24:g2:a0:s_28\
	\CNT_HEAD:MODULE_24:g2:a0:s_27\
	\CNT_HEAD:MODULE_24:g2:a0:s_26\
	\CNT_HEAD:MODULE_24:g2:a0:s_25\
	\CNT_HEAD:MODULE_24:g2:a0:s_24\
	\CNT_HEAD:MODULE_24:g2:a0:s_23\
	\CNT_HEAD:MODULE_24:g2:a0:s_22\
	\CNT_HEAD:MODULE_24:g2:a0:s_21\
	\CNT_HEAD:MODULE_24:g2:a0:s_20\
	\CNT_HEAD:MODULE_24:g2:a0:s_19\
	\CNT_HEAD:MODULE_24:g2:a0:s_18\
	\CNT_HEAD:MODULE_24:g2:a0:s_17\
	\CNT_HEAD:MODULE_24:g2:a0:s_16\
	\CNT_HEAD:MODULE_24:g2:a0:s_15\
	\CNT_HEAD:MODULE_24:g2:a0:s_14\
	\CNT_HEAD:MODULE_24:g2:a0:s_13\
	\CNT_HEAD:MODULE_24:g2:a0:s_12\
	\CNT_HEAD:MODULE_24:g2:a0:s_11\
	\CNT_HEAD:MODULE_24:g2:a0:s_10\
	\CNT_HEAD:MODULE_24:g2:a0:s_9\
	\CNT_HEAD:MODULE_24:g2:a0:s_8\
	\CNT_HEAD:MODULE_24:g2:a0:s_7\
	\CNT_HEAD:MODULE_24:g2:a0:s_6\
	\CNT_HEAD:MODULE_24:g2:a0:s_5\
	\CNT_HEAD:MODULE_24:g2:a0:s_4\
	\CNT_HEAD:MODULE_24:g2:a0:s_3\
	\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_25\
	head_reset
	\CREG_RX_SLOT_OFFS:control_bus_7\
	\CREG_RX_SLOT_OFFS:control_bus_6\
	\CREG_RX_SLOT_OFFS:control_bus_5\
	\CREG_RX_SLOT_OFFS:control_bus_4\
	\LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_reg_7\
	\LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_reg_6\
	\LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_reg_5\
	\LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_reg_4\
	\LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_reg_3\
	rx_slot7
	rx_slot6
	rx_slot5
	rx_slot4
	rx_slot3
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_31\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_30\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_29\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_28\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_27\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_26\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_25\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_24\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_23\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_22\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_21\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_20\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_19\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_18\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_17\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_16\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_15\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_14\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_13\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_12\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_11\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_10\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_9\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_8\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_7\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_6\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_5\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_4\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_3\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_2\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_1\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:b_0\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_31\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_30\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_29\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_28\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_27\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_26\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_25\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_24\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_31\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_30\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_29\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_28\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_27\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_26\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_25\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_24\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_23\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_22\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_21\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_20\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_19\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_18\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_17\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_16\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_15\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_14\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_13\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_12\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_11\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_10\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_9\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_8\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_7\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_6\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_5\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_4\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_3\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_2\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_1\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:b_0\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_31\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_30\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_29\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_28\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_27\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_26\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_25\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_24\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_23\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_22\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_21\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_20\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_19\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_18\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_17\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_16\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_15\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_14\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_13\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_12\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_11\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_10\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_9\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_8\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_7\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_6\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_5\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_4\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_3\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_25\
	Net_1257
	\CNT_RX_SLOTS:MODULE_14:g1:a0:newa_2\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:newa_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:newa_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:newb_2\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:newb_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:newb_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:dataa_2\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:dataa_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:dataa_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:datab_2\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:datab_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:datab_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:a_2\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:a_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:a_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:b_2\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:b_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:b_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_2\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:xnor_array_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:aeqb_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eq_2\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:eqi_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:aeqb_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:albi_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:agbi_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_1\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lt_2\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gt_2\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:lti_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:gti_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:albi_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:gx:u0:agbi_0\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:xeq\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:xneq\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:xlt\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:xlte\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:xgt\
	\CNT_RX_SLOTS:MODULE_14:g1:a0:xgte\
	\CNT_RX_SLOTS:MODULE_14:lt\
	\CNT_RX_SLOTS:MODULE_14:gt\
	\CNT_RX_SLOTS:MODULE_14:gte\
	\CNT_RX_SLOTS:MODULE_14:lte\
	\CNT_RX_SLOTS:MODULE_14:neq\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_31\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_30\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_29\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_28\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_27\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_26\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_25\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_24\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_23\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_22\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_21\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_20\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_19\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_18\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_17\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_16\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_15\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_14\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_13\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_12\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_11\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_10\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_9\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_8\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_7\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_6\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_5\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_4\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_3\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_2\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_1\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:b_0\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_31\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_30\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_29\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_28\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_27\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_26\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_25\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_24\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_31\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_30\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_29\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_28\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_27\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_26\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_25\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_24\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_23\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_22\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_21\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_20\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_19\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_18\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_17\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_16\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_15\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_14\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_13\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_12\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_11\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_10\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_9\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_8\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_7\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_6\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_5\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_4\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_3\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_2\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_1\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:b_0\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_31\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_30\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_29\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_28\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_27\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_26\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_25\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_24\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_23\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_22\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_21\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_20\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_19\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_18\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_17\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_16\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_15\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_14\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_13\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_12\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_11\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_10\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_9\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_8\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_7\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_6\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_5\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_4\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_31\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_30\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_29\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_28\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_27\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_26\
	\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_25\
	\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:albi_2\
	\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:agbi_2\
	\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:lt_3\
	\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:gt_3\
	\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:lti_1\
	\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:gti_1\
	\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:albi_1\
	\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:agbi_1\
	\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:albi_0\
	\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:agbi_0\
	\CNT_SLOTS:MODULE_16:g1:a0:xneq\
	\CNT_SLOTS:MODULE_16:g1:a0:xlt\
	\CNT_SLOTS:MODULE_16:g1:a0:xlte\
	\CNT_SLOTS:MODULE_16:g1:a0:xgt\
	\CNT_SLOTS:MODULE_16:g1:a0:xgte\
	\CNT_SLOTS:MODULE_16:lt\
	\CNT_SLOTS:MODULE_16:gt\
	\CNT_SLOTS:MODULE_16:gte\
	\CNT_SLOTS:MODULE_16:lte\
	\CNT_SLOTS:MODULE_16:neq\
	Net_1214
	Net_1215
	Net_1216
	Net_1218
	Net_1219
	Net_1220
	Net_1221
	Net_1231
	Net_1232
	Net_1233
	Net_1235
	Net_1236
	Net_1237
	Net_1238
	\FDIV_EDGE:MODULE_25:b_31\
	\FDIV_EDGE:MODULE_25:b_30\
	\FDIV_EDGE:MODULE_25:b_29\
	\FDIV_EDGE:MODULE_25:b_28\
	\FDIV_EDGE:MODULE_25:b_27\
	\FDIV_EDGE:MODULE_25:b_26\
	\FDIV_EDGE:MODULE_25:b_25\
	\FDIV_EDGE:MODULE_25:b_24\
	\FDIV_EDGE:MODULE_25:b_23\
	\FDIV_EDGE:MODULE_25:b_22\
	\FDIV_EDGE:MODULE_25:b_21\
	\FDIV_EDGE:MODULE_25:b_20\
	\FDIV_EDGE:MODULE_25:b_19\
	\FDIV_EDGE:MODULE_25:b_18\
	\FDIV_EDGE:MODULE_25:b_17\
	\FDIV_EDGE:MODULE_25:b_16\
	\FDIV_EDGE:MODULE_25:b_15\
	\FDIV_EDGE:MODULE_25:b_14\
	\FDIV_EDGE:MODULE_25:b_13\
	\FDIV_EDGE:MODULE_25:b_12\
	\FDIV_EDGE:MODULE_25:b_11\
	\FDIV_EDGE:MODULE_25:b_10\
	\FDIV_EDGE:MODULE_25:b_9\
	\FDIV_EDGE:MODULE_25:b_8\
	\FDIV_EDGE:MODULE_25:b_7\
	\FDIV_EDGE:MODULE_25:b_6\
	\FDIV_EDGE:MODULE_25:b_5\
	\FDIV_EDGE:MODULE_25:b_4\
	\FDIV_EDGE:MODULE_25:b_3\
	\FDIV_EDGE:MODULE_25:b_2\
	\FDIV_EDGE:MODULE_25:b_1\
	\FDIV_EDGE:MODULE_25:b_0\
	\FDIV_EDGE:MODULE_25:g2:a0:a_31\
	\FDIV_EDGE:MODULE_25:g2:a0:a_30\
	\FDIV_EDGE:MODULE_25:g2:a0:a_29\
	\FDIV_EDGE:MODULE_25:g2:a0:a_28\
	\FDIV_EDGE:MODULE_25:g2:a0:a_27\
	\FDIV_EDGE:MODULE_25:g2:a0:a_26\
	\FDIV_EDGE:MODULE_25:g2:a0:a_25\
	\FDIV_EDGE:MODULE_25:g2:a0:a_24\
	\FDIV_EDGE:MODULE_25:g2:a0:b_31\
	\FDIV_EDGE:MODULE_25:g2:a0:b_30\
	\FDIV_EDGE:MODULE_25:g2:a0:b_29\
	\FDIV_EDGE:MODULE_25:g2:a0:b_28\
	\FDIV_EDGE:MODULE_25:g2:a0:b_27\
	\FDIV_EDGE:MODULE_25:g2:a0:b_26\
	\FDIV_EDGE:MODULE_25:g2:a0:b_25\
	\FDIV_EDGE:MODULE_25:g2:a0:b_24\
	\FDIV_EDGE:MODULE_25:g2:a0:b_23\
	\FDIV_EDGE:MODULE_25:g2:a0:b_22\
	\FDIV_EDGE:MODULE_25:g2:a0:b_21\
	\FDIV_EDGE:MODULE_25:g2:a0:b_20\
	\FDIV_EDGE:MODULE_25:g2:a0:b_19\
	\FDIV_EDGE:MODULE_25:g2:a0:b_18\
	\FDIV_EDGE:MODULE_25:g2:a0:b_17\
	\FDIV_EDGE:MODULE_25:g2:a0:b_16\
	\FDIV_EDGE:MODULE_25:g2:a0:b_15\
	\FDIV_EDGE:MODULE_25:g2:a0:b_14\
	\FDIV_EDGE:MODULE_25:g2:a0:b_13\
	\FDIV_EDGE:MODULE_25:g2:a0:b_12\
	\FDIV_EDGE:MODULE_25:g2:a0:b_11\
	\FDIV_EDGE:MODULE_25:g2:a0:b_10\
	\FDIV_EDGE:MODULE_25:g2:a0:b_9\
	\FDIV_EDGE:MODULE_25:g2:a0:b_8\
	\FDIV_EDGE:MODULE_25:g2:a0:b_7\
	\FDIV_EDGE:MODULE_25:g2:a0:b_6\
	\FDIV_EDGE:MODULE_25:g2:a0:b_5\
	\FDIV_EDGE:MODULE_25:g2:a0:b_4\
	\FDIV_EDGE:MODULE_25:g2:a0:b_3\
	\FDIV_EDGE:MODULE_25:g2:a0:b_2\
	\FDIV_EDGE:MODULE_25:g2:a0:b_1\
	\FDIV_EDGE:MODULE_25:g2:a0:b_0\
	\FDIV_EDGE:MODULE_25:g2:a0:s_31\
	\FDIV_EDGE:MODULE_25:g2:a0:s_30\
	\FDIV_EDGE:MODULE_25:g2:a0:s_29\
	\FDIV_EDGE:MODULE_25:g2:a0:s_28\
	\FDIV_EDGE:MODULE_25:g2:a0:s_27\
	\FDIV_EDGE:MODULE_25:g2:a0:s_26\
	\FDIV_EDGE:MODULE_25:g2:a0:s_25\
	\FDIV_EDGE:MODULE_25:g2:a0:s_24\
	\FDIV_EDGE:MODULE_25:g2:a0:s_23\
	\FDIV_EDGE:MODULE_25:g2:a0:s_22\
	\FDIV_EDGE:MODULE_25:g2:a0:s_21\
	\FDIV_EDGE:MODULE_25:g2:a0:s_20\
	\FDIV_EDGE:MODULE_25:g2:a0:s_19\
	\FDIV_EDGE:MODULE_25:g2:a0:s_18\
	\FDIV_EDGE:MODULE_25:g2:a0:s_17\
	\FDIV_EDGE:MODULE_25:g2:a0:s_16\
	\FDIV_EDGE:MODULE_25:g2:a0:s_15\
	\FDIV_EDGE:MODULE_25:g2:a0:s_14\
	\FDIV_EDGE:MODULE_25:g2:a0:s_13\
	\FDIV_EDGE:MODULE_25:g2:a0:s_12\
	\FDIV_EDGE:MODULE_25:g2:a0:s_11\
	\FDIV_EDGE:MODULE_25:g2:a0:s_10\
	\FDIV_EDGE:MODULE_25:g2:a0:s_9\
	\FDIV_EDGE:MODULE_25:g2:a0:s_8\
	\FDIV_EDGE:MODULE_25:g2:a0:s_7\
	\FDIV_EDGE:MODULE_25:g2:a0:s_6\
	\FDIV_EDGE:MODULE_25:g2:a0:s_5\
	\FDIV_EDGE:MODULE_25:g2:a0:s_4\
	\FDIV_EDGE:MODULE_25:g2:a0:s_3\
	\FDIV_EDGE:MODULE_25:g2:a0:s_2\
	\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_31\
	\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_30\
	\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_29\
	\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_28\
	\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_27\
	\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_26\
	\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_25\
	\MODULE_26:g1:a0:gx:u0:albi_1\
	\MODULE_26:g1:a0:gx:u0:agbi_1\
	\MODULE_26:g1:a0:gx:u0:lt_0\
	\MODULE_26:g1:a0:gx:u0:gt_0\
	\MODULE_26:g1:a0:gx:u0:lt_1\
	\MODULE_26:g1:a0:gx:u0:gt_1\
	\MODULE_26:g1:a0:gx:u0:lt_2\
	\MODULE_26:g1:a0:gx:u0:gt_2\
	\MODULE_26:g1:a0:gx:u0:lti_0\
	\MODULE_26:g1:a0:gx:u0:gti_0\
	\MODULE_26:g1:a0:gx:u0:albi_0\
	\MODULE_26:g1:a0:gx:u0:agbi_0\
	\MODULE_26:g1:a0:xneq\
	\MODULE_26:g1:a0:xlt\
	\MODULE_26:g1:a0:xlte\
	\MODULE_26:g1:a0:xgt\
	\MODULE_26:g1:a0:xgte\
	\MODULE_26:lt\
	\MODULE_26:gt\
	\MODULE_26:gte\
	\MODULE_26:lte\
	\MODULE_26:neq\
	\MODULE_27:g1:a0:gx:u0:albi_1\
	\MODULE_27:g1:a0:gx:u0:agbi_1\
	\MODULE_27:g1:a0:gx:u0:lt_0\
	\MODULE_27:g1:a0:gx:u0:gt_0\
	\MODULE_27:g1:a0:gx:u0:lt_1\
	\MODULE_27:g1:a0:gx:u0:gt_1\
	\MODULE_27:g1:a0:gx:u0:lt_2\
	\MODULE_27:g1:a0:gx:u0:gt_2\
	\MODULE_27:g1:a0:gx:u0:lti_0\
	\MODULE_27:g1:a0:gx:u0:gti_0\
	\MODULE_27:g1:a0:gx:u0:albi_0\
	\MODULE_27:g1:a0:gx:u0:agbi_0\
	\MODULE_27:g1:a0:xneq\
	\MODULE_27:g1:a0:xlt\
	\MODULE_27:g1:a0:xlte\
	\MODULE_27:g1:a0:xgt\
	\MODULE_27:g1:a0:xgte\
	\MODULE_27:lt\
	\MODULE_27:gt\
	\MODULE_27:gte\
	\MODULE_27:lte\
	\MODULE_27:neq\
	\MODULE_28:g1:a0:gx:u0:albi_1\
	\MODULE_28:g1:a0:gx:u0:agbi_1\
	\MODULE_28:g1:a0:gx:u0:lt_0\
	\MODULE_28:g1:a0:gx:u0:gt_0\
	\MODULE_28:g1:a0:gx:u0:lt_1\
	\MODULE_28:g1:a0:gx:u0:gt_1\
	\MODULE_28:g1:a0:gx:u0:lt_2\
	\MODULE_28:g1:a0:gx:u0:gt_2\
	\MODULE_28:g1:a0:gx:u0:lti_0\
	\MODULE_28:g1:a0:gx:u0:gti_0\
	\MODULE_28:g1:a0:gx:u0:albi_0\
	\MODULE_28:g1:a0:gx:u0:agbi_0\
	\MODULE_28:g1:a0:xneq\
	\MODULE_28:g1:a0:xlt\
	\MODULE_28:g1:a0:xlte\
	\MODULE_28:g1:a0:xgt\
	\MODULE_28:g1:a0:xgte\
	\MODULE_28:lt\
	\MODULE_28:gt\
	\MODULE_28:gte\
	\MODULE_28:lte\
	\MODULE_28:neq\
	\MODULE_29:g1:a0:gx:u0:albi_2\
	\MODULE_29:g1:a0:gx:u0:agbi_2\
	\MODULE_29:g1:a0:gx:u0:lt_3\
	\MODULE_29:g1:a0:gx:u0:gt_3\
	\MODULE_29:g1:a0:gx:u0:lt_4\
	\MODULE_29:g1:a0:gx:u0:gt_4\
	\MODULE_29:g1:a0:gx:u0:lti_1\
	\MODULE_29:g1:a0:gx:u0:gti_1\
	\MODULE_29:g1:a0:gx:u0:albi_1\
	\MODULE_29:g1:a0:gx:u0:agbi_1\
	\MODULE_29:g1:a0:gx:u0:albi_0\
	\MODULE_29:g1:a0:gx:u0:agbi_0\
	\MODULE_29:g1:a0:xneq\
	\MODULE_29:g1:a0:xlt\
	\MODULE_29:g1:a0:xlte\
	\MODULE_29:g1:a0:xgt\
	\MODULE_29:g1:a0:xgte\
	\MODULE_29:lt\
	\MODULE_29:gt\
	\MODULE_29:gte\
	\MODULE_29:lte\
	\MODULE_29:neq\
	\MODULE_30:g1:a0:gx:u0:albi_1\
	\MODULE_30:g1:a0:gx:u0:agbi_1\
	\MODULE_30:g1:a0:gx:u0:lt_0\
	\MODULE_30:g1:a0:gx:u0:gt_0\
	\MODULE_30:g1:a0:gx:u0:lt_1\
	\MODULE_30:g1:a0:gx:u0:gt_1\
	\MODULE_30:g1:a0:gx:u0:lt_2\
	\MODULE_30:g1:a0:gx:u0:gt_2\
	\MODULE_30:g1:a0:gx:u0:lti_0\
	\MODULE_30:g1:a0:gx:u0:gti_0\
	\MODULE_30:g1:a0:gx:u0:albi_0\
	\MODULE_30:g1:a0:gx:u0:agbi_0\
	\MODULE_30:g1:a0:xneq\
	\MODULE_30:g1:a0:xlt\
	\MODULE_30:g1:a0:xlte\
	\MODULE_30:g1:a0:xgt\
	\MODULE_30:g1:a0:xgte\
	\MODULE_30:lt\
	\MODULE_30:gt\
	\MODULE_30:gte\
	\MODULE_30:lte\
	\MODULE_30:neq\
	\MODULE_31:g1:a0:gx:u0:albi_2\
	\MODULE_31:g1:a0:gx:u0:agbi_2\
	\MODULE_31:g1:a0:gx:u0:lt_3\
	\MODULE_31:g1:a0:gx:u0:gt_3\
	\MODULE_31:g1:a0:gx:u0:lti_1\
	\MODULE_31:g1:a0:gx:u0:gti_1\
	\MODULE_31:g1:a0:gx:u0:albi_1\
	\MODULE_31:g1:a0:gx:u0:agbi_1\
	\MODULE_31:g1:a0:gx:u0:albi_0\
	\MODULE_31:g1:a0:gx:u0:agbi_0\
	\MODULE_31:g1:a0:xneq\
	\MODULE_31:g1:a0:xlt\
	\MODULE_31:g1:a0:xlte\
	\MODULE_31:g1:a0:xgt\
	\MODULE_31:g1:a0:xgte\
	\MODULE_31:lt\
	\MODULE_31:gt\
	\MODULE_31:gte\
	\MODULE_31:lte\
	\MODULE_31:neq\

    Synthesized names
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_31\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_30\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_29\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_28\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_27\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_26\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_25\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_24\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_23\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_22\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_21\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_20\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_19\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_18\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_17\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_16\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_15\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_14\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_13\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_12\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_11\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_10\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_9\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_8\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_7\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_6\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_5\
	\CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_4\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_31\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_30\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_29\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_28\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_27\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_26\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_25\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_24\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_23\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_22\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_21\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_20\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_19\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_18\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_17\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_16\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_15\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_14\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_13\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_12\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_11\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_10\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_9\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_8\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_7\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_6\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_5\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_4\
	\SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_3\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_31\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_30\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_29\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_28\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_27\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_26\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_25\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_24\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_23\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_22\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_21\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_20\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_19\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_18\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_17\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_16\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_15\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_14\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_13\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_12\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_11\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_10\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_9\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_8\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_7\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_6\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_5\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_4\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_3\
	\CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_2\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_31\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_30\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_29\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_28\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_27\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_26\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_25\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_24\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_23\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_22\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_21\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_20\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_19\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_18\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_17\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_16\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_15\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_14\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_13\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_12\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_11\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_10\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_9\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_8\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_7\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_6\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_5\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_4\
	\SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_3\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_31\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_30\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_29\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_28\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_27\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_26\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_25\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_24\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_23\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_22\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_21\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_20\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_19\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_18\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_17\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_16\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_15\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_14\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_13\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_12\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_11\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_10\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_9\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_8\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_7\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_6\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_5\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_4\
	\CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_3\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_31\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_30\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_29\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_28\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_27\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_26\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_25\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_24\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_23\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_22\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_21\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_20\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_19\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_18\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_17\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_16\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_15\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_14\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_13\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_12\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_11\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_10\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_9\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_8\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_7\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_6\
	\CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_5\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_31\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_30\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_29\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_28\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_27\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_26\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_25\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_24\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_23\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_22\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_21\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_20\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_19\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_18\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_17\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_16\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_15\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_14\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_13\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_12\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_11\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_10\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_9\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_8\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_7\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_6\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_5\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_4\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_3\
	\PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_2\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_31\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_30\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_29\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_28\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_27\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_26\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_25\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_24\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_23\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_22\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_21\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_20\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_19\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_18\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_17\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_16\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_15\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_14\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_13\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_12\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_11\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_10\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_9\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_8\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_7\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_6\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_5\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_4\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_3\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_2\
	\FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_1\
	\CNT_HEAD:add_vi_vv_MODGEN_28_31\
	\CNT_HEAD:add_vi_vv_MODGEN_28_30\
	\CNT_HEAD:add_vi_vv_MODGEN_28_29\
	\CNT_HEAD:add_vi_vv_MODGEN_28_28\
	\CNT_HEAD:add_vi_vv_MODGEN_28_27\
	\CNT_HEAD:add_vi_vv_MODGEN_28_26\
	\CNT_HEAD:add_vi_vv_MODGEN_28_25\
	\CNT_HEAD:add_vi_vv_MODGEN_28_24\
	\CNT_HEAD:add_vi_vv_MODGEN_28_23\
	\CNT_HEAD:add_vi_vv_MODGEN_28_22\
	\CNT_HEAD:add_vi_vv_MODGEN_28_21\
	\CNT_HEAD:add_vi_vv_MODGEN_28_20\
	\CNT_HEAD:add_vi_vv_MODGEN_28_19\
	\CNT_HEAD:add_vi_vv_MODGEN_28_18\
	\CNT_HEAD:add_vi_vv_MODGEN_28_17\
	\CNT_HEAD:add_vi_vv_MODGEN_28_16\
	\CNT_HEAD:add_vi_vv_MODGEN_28_15\
	\CNT_HEAD:add_vi_vv_MODGEN_28_14\
	\CNT_HEAD:add_vi_vv_MODGEN_28_13\
	\CNT_HEAD:add_vi_vv_MODGEN_28_12\
	\CNT_HEAD:add_vi_vv_MODGEN_28_11\
	\CNT_HEAD:add_vi_vv_MODGEN_28_10\
	\CNT_HEAD:add_vi_vv_MODGEN_28_9\
	\CNT_HEAD:add_vi_vv_MODGEN_28_8\
	\CNT_HEAD:add_vi_vv_MODGEN_28_7\
	\CNT_HEAD:add_vi_vv_MODGEN_28_6\
	\CNT_HEAD:add_vi_vv_MODGEN_28_5\
	\CNT_HEAD:add_vi_vv_MODGEN_28_4\
	\CNT_HEAD:add_vi_vv_MODGEN_28_3\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_31\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_30\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_29\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_28\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_27\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_26\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_25\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_24\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_23\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_22\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_21\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_20\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_19\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_18\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_17\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_16\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_15\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_14\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_13\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_12\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_11\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_10\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_9\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_8\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_7\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_6\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_5\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_4\
	\CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_3\
	\CNT_RX_SLOTS:cmp_vv_vv_MODGEN_14\
	\CNT_RX_SLOTS:MODIN20_2\
	\CNT_RX_SLOTS:MODIN20_1\
	\CNT_RX_SLOTS:MODIN20_0\
	\CNT_RX_SLOTS:MODIN21_2\
	\CNT_RX_SLOTS:MODIN21_1\
	\CNT_RX_SLOTS:MODIN21_0\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_31\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_30\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_29\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_28\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_27\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_26\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_25\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_24\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_23\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_22\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_21\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_20\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_19\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_18\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_17\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_16\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_15\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_14\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_13\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_12\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_11\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_10\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_9\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_8\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_7\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_6\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_5\
	\CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_4\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_31\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_30\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_29\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_28\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_27\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_26\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_25\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_24\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_23\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_22\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_21\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_20\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_19\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_18\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_17\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_16\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_15\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_14\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_13\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_12\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_11\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_10\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_9\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_8\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_7\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_6\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_5\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_4\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_3\
	\FDIV_EDGE:add_vi_vv_MODGEN_31_2\

Deleted 1750 User equations/components.
Deleted 356 Synthesized equations/components.

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_22\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_21\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_20\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_19\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_18\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_17\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_15\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_14\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_13\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_12\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_11\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_10\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_9\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \CNT_TX_SLOTS:MODIN2_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODIN1_3\
Aliasing \CNT_TX_SLOTS:MODIN2_2\ to \CNT_TX_SLOTS:BasicCounter_1:MODIN1_2\
Aliasing \CNT_TX_SLOTS:MODIN2_1\ to \CNT_TX_SLOTS:BasicCounter_1:MODIN1_1\
Aliasing \CNT_TX_SLOTS:MODIN2_0\ to \CNT_TX_SLOTS:BasicCounter_1:MODIN1_0\
Aliasing \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing Net_31_3 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_31_2 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_31_1 to Net_28
Aliasing Net_31_0 to Net_28
Aliasing \LUT_SLOTS:tmp__LUT_SLOTS_ins_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODIN1_3\
Aliasing \LUT_SLOTS:tmp__LUT_SLOTS_ins_2\ to \CNT_TX_SLOTS:BasicCounter_1:MODIN1_2\
Aliasing \LUT_SLOTS:tmp__LUT_SLOTS_ins_1\ to \CNT_TX_SLOTS:BasicCounter_1:MODIN1_1\
Aliasing \LUT_SLOTS:tmp__LUT_SLOTS_ins_0\ to \CNT_TX_SLOTS:BasicCounter_1:MODIN1_0\
Aliasing \CREG_PAY:clk\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_PAY:rst\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_23\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_22\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_21\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_20\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_19\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_18\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_17\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_15\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_14\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_13\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_12\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_11\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_10\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_9\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \SEL_PAY_OUT:MODIN5_2\ to \SEL_PAY_OUT:BasicCounter_1:MODIN4_2\
Aliasing \SEL_PAY_OUT:MODIN5_1\ to \SEL_PAY_OUT:BasicCounter_1:MODIN4_1\
Aliasing \SEL_PAY_OUT:MODIN5_0\ to \SEL_PAY_OUT:BasicCounter_1:MODIN4_0\
Aliasing \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing Net_97_2 to Net_28
Aliasing Net_97_1 to Net_28
Aliasing Net_97_0 to Net_28
Aliasing tx_en to Net_28
Aliasing Net_187 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing zero to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \LUT_HAM:tmp__LUT_HAM_reg_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \LUT_HAM:tmp__LUT_HAM_reg_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \LUT_HAM:tmp__LUT_HAM_reg_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \LUT_HAM:tmp__LUT_HAM_reg_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \LUT_HAM:tmp__LUT_HAM_reg_2\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \LUT_HAM:tmp__LUT_HAM_reg_1\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_229 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_23\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_22\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_21\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_20\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_19\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_18\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_17\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_15\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_14\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_13\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_12\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_11\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_10\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_9\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_2\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \CNT_HAM_IN:MODIN8_1\ to \CNT_HAM_IN:BasicCounter_1:MODIN7_1\
Aliasing \CNT_HAM_IN:MODIN8_0\ to \CNT_HAM_IN:BasicCounter_1:MODIN7_0\
Aliasing \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing Net_202_1 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_202_0 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing ham_rest_delay to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_SER:clk\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_SER:rst\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_23\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_22\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_21\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_20\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_19\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_18\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_17\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_15\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_14\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_13\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_12\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_11\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_10\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_9\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \SEL_HAM_OUT:MODIN11_2\ to \SEL_HAM_OUT:BasicCounter_1:MODIN10_2\
Aliasing \SEL_HAM_OUT:MODIN11_1\ to \SEL_HAM_OUT:BasicCounter_1:MODIN10_1\
Aliasing \SEL_HAM_OUT:MODIN11_0\ to \SEL_HAM_OUT:BasicCounter_1:MODIN10_0\
Aliasing \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing Net_279_2 to Net_28
Aliasing Net_279_1 to Net_28
Aliasing Net_279_0 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_SYMB:status_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_SYMB:status_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_SYMB:status_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_354 to Net_114
Aliasing Net_360_2 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_360_1 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_360_0 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing ser_rest_delay to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_421_2 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_421_1 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_421_0 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_L:clk\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_L:rst\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_23\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_22\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_21\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_20\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_19\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_18\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_17\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_15\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_14\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_13\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_12\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_11\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_10\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_9\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \CNT_L:MODIN14_2\ to \CNT_L:BasicCounter_1:MODIN13_2\
Aliasing \CNT_L:MODIN14_1\ to \CNT_L:BasicCounter_1:MODIN13_1\
Aliasing \CNT_L:MODIN14_0\ to \CNT_L:BasicCounter_1:MODIN13_0\
Aliasing \CNT_L:MODULE_10:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing pay_rest_delay to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_455_2 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_455_1 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_455_0 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing tx_init_pay to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing inj_rest_delay to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_486_4 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_486_3 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_486_2 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_486_1 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_486_0 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_482_4 to Net_28
Aliasing Net_482_3 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_482_2 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_482_1 to Net_28
Aliasing Net_482_0 to Net_28
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_23\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_22\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_21\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_20\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_19\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_18\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_17\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_15\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_14\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_13\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_12\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_11\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_10\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_9\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \CNT_INJ:MODIN17_4\ to \CNT_INJ:BasicCounter_1:MODIN16_4\
Aliasing \CNT_INJ:MODIN17_3\ to \CNT_INJ:BasicCounter_1:MODIN16_3\
Aliasing \CNT_INJ:MODIN17_2\ to \CNT_INJ:BasicCounter_1:MODIN16_2\
Aliasing \CNT_INJ:MODIN17_1\ to \CNT_INJ:BasicCounter_1:MODIN16_1\
Aliasing \CNT_INJ:MODIN17_0\ to \CNT_INJ:BasicCounter_1:MODIN16_0\
Aliasing \CNT_INJ:MODULE_12:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing one to Net_28
Aliasing \UART:BUART:tx_hd_send_break\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:HalfDuplexSend\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:FinalParityType_1\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:FinalParityType_0\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:FinalAddrMode_2\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:FinalAddrMode_1\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:FinalAddrMode_0\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:tx_ctrl_mark\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:tx_status_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:tx_status_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:tx_status_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:rx_count7_bit8_wire\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \UART:BUART:sRX:s23Poll:MODIN26_1\ to \UART:BUART:sRX:s23Poll:MODIN25_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN26_0\ to \UART:BUART:sRX:s23Poll:MODIN25_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\ to Net_28
Aliasing \UART:BUART:sRX:s23Poll:MODIN27_1\ to \UART:BUART:sRX:s23Poll:MODIN25_1\
Aliasing \UART:BUART:sRX:s23Poll:MODIN27_0\ to \UART:BUART:sRX:s23Poll:MODIN25_0\
Aliasing \UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:newb_1\ to Net_28
Aliasing \UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:newb_0\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:rx_status_1\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_20:g2:a0:newa_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_20:g2:a0:newa_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_20:g2:a0:newa_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_20:g2:a0:newb_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_20:g2:a0:newb_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_20:g2:a0:newb_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_20:g2:a0:newb_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_20:g2:a0:newb_2\ to Net_28
Aliasing \UART:BUART:sRX:MODULE_20:g2:a0:newb_1\ to Net_28
Aliasing \UART:BUART:sRX:MODULE_20:g2:a0:newb_0\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing \CREG_INJ_DONE:clk\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_INJ_DONE:rst\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing tmpOE__Rx_1_net_0 to Net_28
Aliasing tmpOE__Tx_1_net_0 to Net_28
Aliasing \PWM_LED:PWMUDB:hwCapture\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing pwm_en to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:runmode_enable\\R\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:runmode_enable\\S\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:ltch_kill_reg\\R\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:ltch_kill_reg\\S\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:min_kill_reg\\R\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:min_kill_reg\\S\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:final_kill\ to Net_28
Aliasing \PWM_LED:PWMUDB:dith_count_1\\R\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:dith_count_1\\S\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:dith_count_0\\R\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:dith_count_0\\S\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:reset\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:status_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:status_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:cmp2\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:cmp1_status_reg\\R\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:cmp1_status_reg\\S\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:cmp2_status_reg\\R\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:cmp2_status_reg\\S\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:final_kill_reg\\R\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:final_kill_reg\\S\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:cs_addr_0\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:pwm1_i\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:pwm2_i\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_23\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_22\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_21\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_20\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_19\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_18\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_17\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_15\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_14\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_13\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_12\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_11\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_10\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_9\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_2\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \CREG_INIT_TX:clk\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_INIT_TX:rst\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing tmpOE__Pin_1_net_0 to Net_28
Aliasing \SREG_RX_SLOT:status_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_RX_SLOT:status_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_RX_SLOT:status_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_RX_SLOT:status_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_954 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_952 to Net_28
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_23\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_22\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_21\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_20\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_19\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_18\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_17\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_15\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_14\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_13\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_12\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_11\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_10\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_9\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_2\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_1\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \SREG_HEAD:status_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_HEAD:status_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_HEAD:status_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_HEAD:status_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \COMP_SLOW:clock\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \COMP_FAST:clock\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \DAC_SLOW:VDAC8:Net_83\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \DAC_SLOW:VDAC8:Net_81\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \DAC_SLOW:VDAC8:Net_82\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \DAC_FAST:VDAC8:Net_83\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \DAC_FAST:VDAC8:Net_81\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \DAC_FAST:VDAC8:Net_82\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing tmpOE__TH_SLOW_OUT_net_0 to Net_28
Aliasing tmpOE__TH_FAST_OUT_net_0 to Net_28
Aliasing tmpOE__TH_SLOW_IN_net_0 to Net_28
Aliasing tmpOE__TH_FAST_IN_net_0 to Net_28
Aliasing \ADC_SAR:vp_ctl_0\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vp_ctl_2\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vn_ctl_1\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vn_ctl_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vp_ctl_1\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vp_ctl_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vn_ctl_0\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:vn_ctl_2\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \ADC_SAR:tmpOE__Bypass_net_0\ to Net_28
Aliasing \ADC_SAR:Net_383\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing head_en to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_23\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_22\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_21\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_20\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_19\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_18\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_17\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_15\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_14\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_13\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_12\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_11\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_10\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_9\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:a_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing Net_927_2 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_927_1 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_927_0 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing head_rest_delay to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing rx_en to Net_28
Aliasing \CREG_RX_SLOT_OFFS:clk\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_RX_SLOT_OFFS:rst\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_1256 to Net_28
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_23\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_22\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_21\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_20\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_19\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_18\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_17\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_15\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_14\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_13\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_12\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_11\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_10\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_9\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODIN19_2\ to \LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_ins_2\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODIN19_1\ to \LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_ins_1\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODIN19_0\ to \LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_ins_0\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing Net_841_3 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_841_2 to Net_28
Aliasing Net_841_1 to Net_28
Aliasing Net_841_0 to Net_28
Aliasing Net_838 to Net_28
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_23\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_22\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_21\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_20\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_19\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_18\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_17\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_15\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_14\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_13\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_12\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_11\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_10\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_9\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CNT_SLOTS:BasicCounter_1:MODIN22_3\ to \SREG_RX_SLOT:status_3\
Aliasing \CNT_SLOTS:BasicCounter_1:MODIN22_2\ to \SREG_RX_SLOT:status_2\
Aliasing \CNT_SLOTS:BasicCounter_1:MODIN22_1\ to \SREG_RX_SLOT:status_1\
Aliasing \CNT_SLOTS:BasicCounter_1:MODIN22_0\ to \SREG_RX_SLOT:status_0\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \CNT_SLOTS:MODIN23_3\ to \SREG_RX_SLOT:status_3\
Aliasing \CNT_SLOTS:MODIN23_2\ to \SREG_RX_SLOT:status_2\
Aliasing \CNT_SLOTS:MODIN23_1\ to \SREG_RX_SLOT:status_1\
Aliasing \CNT_SLOTS:MODIN23_0\ to \SREG_RX_SLOT:status_0\
Aliasing \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing tmpOE__INPUT_ADC_net_0 to Net_28
Aliasing pre_en to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_RX_EN:clk\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_RX_EN:rst\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_TH_EN:clk\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \CREG_TH_EN:rst\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_1282 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing Net_1280 to Net_28
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_23\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_22\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_21\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_20\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_19\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_18\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_17\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_15\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_14\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_13\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_12\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_11\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_10\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_9\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:a_2\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:b_0\ to Net_28
Aliasing \SREG_PRE_RISING:status_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_PRE_RISING:status_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_PRE_RISING:status_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_PRE_RISING:status_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_PRE_RISING:status_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_PRE_FALLING:status_3\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_PRE_FALLING:status_4\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_PRE_FALLING:status_5\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_PRE_FALLING:status_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \SREG_PRE_FALLING:status_7\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing MODIN34_2 to \SEL_HAM_OUT:BasicCounter_1:MODIN10_2\
Aliasing MODIN34_1 to \SEL_HAM_OUT:BasicCounter_1:MODIN10_1\
Aliasing MODIN34_0 to \SEL_HAM_OUT:BasicCounter_1:MODIN10_0\
Aliasing \MODULE_26:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing MODIN35_2 to \CNT_L:BasicCounter_1:MODIN13_2\
Aliasing MODIN35_1 to \CNT_L:BasicCounter_1:MODIN13_1\
Aliasing MODIN35_0 to \CNT_L:BasicCounter_1:MODIN13_0\
Aliasing \MODULE_27:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing MODIN37_2 to \SEL_PAY_OUT:BasicCounter_1:MODIN4_2\
Aliasing MODIN37_1 to \SEL_PAY_OUT:BasicCounter_1:MODIN4_1\
Aliasing MODIN37_0 to \SEL_PAY_OUT:BasicCounter_1:MODIN4_0\
Aliasing \MODULE_28:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing MODIN40_4 to \CNT_INJ:BasicCounter_1:MODIN16_4\
Aliasing MODIN40_3 to \CNT_INJ:BasicCounter_1:MODIN16_3\
Aliasing MODIN40_2 to \CNT_INJ:BasicCounter_1:MODIN16_2\
Aliasing MODIN40_1 to \CNT_INJ:BasicCounter_1:MODIN16_1\
Aliasing MODIN40_0 to \CNT_INJ:BasicCounter_1:MODIN16_0\
Aliasing \MODULE_29:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing MODIN41_2 to \CNT_HEAD:MODIN31_2\
Aliasing MODIN41_1 to \CNT_HEAD:MODIN31_1\
Aliasing MODIN41_0 to \CNT_HEAD:MODIN31_0\
Aliasing \MODULE_30:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing MODIN43_3 to \SREG_RX_SLOT:status_3\
Aliasing MODIN43_2 to \SREG_RX_SLOT:status_2\
Aliasing MODIN43_1 to \SREG_RX_SLOT:status_1\
Aliasing MODIN43_0 to \SREG_RX_SLOT:status_0\
Aliasing \MODULE_31:g1:a0:gx:u0:aeqb_0\ to Net_28
Aliasing cydff_3D to \LUT_HAM:tmp__LUT_HAM_ins_1\
Aliasing cydff_2D to \LUT_HAM:tmp__LUT_HAM_ins_0\
Aliasing cydff_6D to \SREG_SYMB:status_0\
Aliasing cydff_7D to \SREG_SYMB:status_1\
Aliasing cydff_8D to \SREG_SYMB:status_2\
Aliasing cydff_9D to \SREG_SYMB:status_3\
Aliasing \UART:BUART:reset_reg\\D\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \UART:BUART:rx_break_status\\D\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:min_kill_reg\\D\ to Net_28
Aliasing \PWM_LED:PWMUDB:prevCapture\\D\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\
Aliasing \PWM_LED:PWMUDB:trig_last\\D\ to \PWM_LED:PWMUDB:hwEnable\
Aliasing \PWM_LED:PWMUDB:ltch_kill_reg\\D\ to Net_28
Aliasing \PWM_LED:PWMUDB:prevCompare1\\D\ to \PWM_LED:PWMUDB:pwm_temp\
Aliasing \PWM_LED:PWMUDB:tc_i_reg\\D\ to \PWM_LED:PWMUDB:status_2\
Aliasing cydff_14D to \SREG_HEAD:status_3\
Aliasing cydff_13D to \SREG_HEAD:status_2\
Aliasing cydff_12D to \SREG_HEAD:status_1\
Aliasing cydff_11D to \SREG_HEAD:status_0\
Aliasing \EdgeRising_1:EdgeDetect_1:last\\D\ to \EdgeFalling_1:EdgeDetect_1:last\\D\
Aliasing cydff_34D to \SREG_RX_SLOT:status_2\
Aliasing cydff_35D to \SREG_RX_SLOT:status_1\
Aliasing cydff_36D to \SREG_RX_SLOT:status_0\
Aliasing cydff_37D to \SREG_RX_SLOT:status_2\
Aliasing cydff_38D to \SREG_RX_SLOT:status_1\
Aliasing cydff_39D to \SREG_RX_SLOT:status_0\
Removing Rhs of wire Net_29[2] = \CNT_TX_SLOTS:cmp_vv_vv_MODGEN_2\[210]
Removing Rhs of wire Net_29[2] = \CNT_TX_SLOTS:MODULE_2:g1:a0:xeq\[274]
Removing Rhs of wire Net_29[2] = \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:aeqb_1\[253]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_3\[4] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_3\[167]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_2\[6] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_2\[168]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_1\[8] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_1\[169]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_1_0\[10] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_0\[170]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_22\[52] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_21\[53] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_20\[54] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_19\[55] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_18\[56] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_17\[57] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_16\[58] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_15\[59] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_14\[60] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_13\[61] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_12\[62] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_11\[63] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_10\[64] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_9\[65] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_8\[66] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_7\[67] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_6\[68] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_5\[69] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_4\[70] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_3\[71] = \CNT_TX_SLOTS:BasicCounter_1:MODIN1_3\[72]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODIN1_3\[72] = Net_34_3[1]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_2\[73] = \CNT_TX_SLOTS:BasicCounter_1:MODIN1_2\[74]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODIN1_2\[74] = Net_34_2[5]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_1\[75] = \CNT_TX_SLOTS:BasicCounter_1:MODIN1_1\[76]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODIN1_1\[76] = Net_34_1[7]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_0\[77] = \CNT_TX_SLOTS:BasicCounter_1:MODIN1_0\[78]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODIN1_0\[78] = Net_34_0[9]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_0\[208] = Net_28[3]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_0\[209] = Net_28[3]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:newa_3\[211] = Net_34_3[1]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN2_3\[212] = Net_34_3[1]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:newa_2\[213] = Net_34_2[5]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN2_2\[214] = Net_34_2[5]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:newa_1\[215] = Net_34_1[7]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN2_1\[216] = Net_34_1[7]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:newa_0\[217] = Net_34_0[9]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN2_0\[218] = Net_34_0[9]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:newb_3\[219] = \CNT_TX_SLOTS:MODIN3_3\[220]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN3_3\[220] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:newb_2\[221] = \CNT_TX_SLOTS:MODIN3_2\[222]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN3_2\[222] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:newb_1\[223] = \CNT_TX_SLOTS:MODIN3_1\[224]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN3_1\[224] = Net_28[3]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:newb_0\[225] = \CNT_TX_SLOTS:MODIN3_0\[226]
Removing Lhs of wire \CNT_TX_SLOTS:MODIN3_0\[226] = Net_28[3]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:dataa_3\[227] = Net_34_3[1]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:dataa_2\[228] = Net_34_2[5]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:dataa_1\[229] = Net_34_1[7]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:dataa_0\[230] = Net_34_0[9]
Removing Rhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:datab_3\[231] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:a_23\[51]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:datab_2\[232] = \CNT_TX_SLOTS:MODULE_2:g1:a0:datab_3\[231]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:datab_1\[233] = Net_28[3]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:datab_0\[234] = Net_28[3]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:a_3\[235] = Net_34_3[1]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:a_2\[236] = Net_34_2[5]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:a_1\[237] = Net_34_1[7]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:a_0\[238] = Net_34_0[9]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:b_3\[239] = \CNT_TX_SLOTS:MODULE_2:g1:a0:datab_3\[231]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:b_2\[240] = \CNT_TX_SLOTS:MODULE_2:g1:a0:datab_3\[231]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:b_1\[241] = Net_28[3]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:b_0\[242] = Net_28[3]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:aeqb_0\[247] = Net_28[3]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:eq_0\[248] = \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_0\[246]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:eqi_0\[252] = \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:eq_3\[251]
Removing Rhs of wire Net_31_3[285] = \CNT_TX_SLOTS:MODULE_2:g1:a0:datab_3\[231]
Removing Lhs of wire Net_31_2[286] = Net_31_3[285]
Removing Lhs of wire Net_31_1[287] = Net_28[3]
Removing Lhs of wire Net_31_0[288] = Net_28[3]
Removing Lhs of wire \LUT_SLOTS:tmp__LUT_SLOTS_ins_3\[293] = Net_34_3[1]
Removing Lhs of wire \LUT_SLOTS:tmp__LUT_SLOTS_ins_2\[294] = Net_34_2[5]
Removing Lhs of wire \LUT_SLOTS:tmp__LUT_SLOTS_ins_1\[295] = Net_34_1[7]
Removing Lhs of wire \LUT_SLOTS:tmp__LUT_SLOTS_ins_0\[296] = Net_34_0[9]
Removing Rhs of wire tx_slot2[302] = \LUT_SLOTS:tmp__LUT_SLOTS_reg_2\[298]
Removing Rhs of wire tx_slot1[303] = \LUT_SLOTS:tmp__LUT_SLOTS_reg_1\[299]
Removing Rhs of wire tx_slot0[304] = \LUT_SLOTS:tmp__LUT_SLOTS_reg_0\[300]
Removing Lhs of wire \CREG_PAY:clk\[305] = Net_31_3[285]
Removing Lhs of wire \CREG_PAY:rst\[306] = Net_31_3[285]
Removing Rhs of wire Net_60[307] = \CREG_PAY:control_out_0\[308]
Removing Rhs of wire Net_60[307] = \CREG_PAY:control_0\[331]
Removing Rhs of wire Net_57[309] = \CREG_PAY:control_out_1\[310]
Removing Rhs of wire Net_57[309] = \CREG_PAY:control_1\[330]
Removing Rhs of wire Net_58[311] = \CREG_PAY:control_out_2\[312]
Removing Rhs of wire Net_58[311] = \CREG_PAY:control_2\[329]
Removing Rhs of wire Net_59[313] = \CREG_PAY:control_out_3\[314]
Removing Rhs of wire Net_59[313] = \CREG_PAY:control_3\[328]
Removing Rhs of wire Net_61[315] = \CREG_PAY:control_out_4\[316]
Removing Rhs of wire Net_61[315] = \CREG_PAY:control_4\[327]
Removing Rhs of wire Net_62[317] = \CREG_PAY:control_out_5\[318]
Removing Rhs of wire Net_62[317] = \CREG_PAY:control_5\[326]
Removing Rhs of wire Net_63[319] = \CREG_PAY:control_out_6\[320]
Removing Rhs of wire Net_63[319] = \CREG_PAY:control_6\[325]
Removing Rhs of wire Net_64[321] = \CREG_PAY:control_out_7\[322]
Removing Rhs of wire Net_64[321] = \CREG_PAY:control_7\[324]
Removing Rhs of wire pay_current_bit[336] = \mux_1:tmp__mux_1_reg\[332]
Removing Rhs of wire Net_95[338] = \SEL_PAY_OUT:cmp_vv_vv_MODGEN_4\[542]
Removing Rhs of wire Net_95[338] = \SEL_PAY_OUT:MODULE_4:g1:a0:xeq\[588]
Removing Rhs of wire Net_95[338] = \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:aeqb_1\[575]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_2\[340] = \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_2\[500]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_1\[341] = \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_1\[501]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:add_vi_vv_MODGEN_3_0\[342] = \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_0\[502]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_23\[383] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_22\[384] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_21\[385] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_20\[386] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_19\[387] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_18\[388] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_17\[389] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_16\[390] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_15\[391] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_14\[392] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_13\[393] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_12\[394] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_11\[395] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_10\[396] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_9\[397] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_8\[398] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_7\[399] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_6\[400] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_5\[401] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_4\[402] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_3\[403] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_2\[404] = \SEL_PAY_OUT:BasicCounter_1:MODIN4_2\[405]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODIN4_2\[405] = Net_77_2[333]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_1\[406] = \SEL_PAY_OUT:BasicCounter_1:MODIN4_1\[407]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODIN4_1\[407] = Net_77_1[334]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:a_0\[408] = \SEL_PAY_OUT:BasicCounter_1:MODIN4_0\[409]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODIN4_0\[409] = Net_77_0[335]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_0\[540] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_0\[541] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:newa_2\[543] = Net_77_2[333]
Removing Lhs of wire \SEL_PAY_OUT:MODIN5_2\[544] = Net_77_2[333]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:newa_1\[545] = Net_77_1[334]
Removing Lhs of wire \SEL_PAY_OUT:MODIN5_1\[546] = Net_77_1[334]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:newa_0\[547] = Net_77_0[335]
Removing Lhs of wire \SEL_PAY_OUT:MODIN5_0\[548] = Net_77_0[335]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:newb_2\[549] = \SEL_PAY_OUT:MODIN6_2\[550]
Removing Lhs of wire \SEL_PAY_OUT:MODIN6_2\[550] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:newb_1\[551] = \SEL_PAY_OUT:MODIN6_1\[552]
Removing Lhs of wire \SEL_PAY_OUT:MODIN6_1\[552] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:newb_0\[553] = \SEL_PAY_OUT:MODIN6_0\[554]
Removing Lhs of wire \SEL_PAY_OUT:MODIN6_0\[554] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:dataa_2\[555] = Net_77_2[333]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:dataa_1\[556] = Net_77_1[334]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:dataa_0\[557] = Net_77_0[335]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:datab_2\[558] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:datab_1\[559] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:datab_0\[560] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:a_2\[561] = Net_77_2[333]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:a_1\[562] = Net_77_1[334]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:a_0\[563] = Net_77_0[335]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:b_2\[564] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:b_1\[565] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:b_0\[566] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:aeqb_0\[570] = Net_28[3]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_0\[571] = \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_0\[569]
Removing Lhs of wire \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eqi_0\[574] = \SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_2\[573]
Removing Lhs of wire Net_97_2[599] = Net_28[3]
Removing Lhs of wire Net_97_1[600] = Net_28[3]
Removing Lhs of wire Net_97_0[601] = Net_28[3]
Removing Lhs of wire tx_en[603] = Net_28[3]
Removing Rhs of wire pay_en_lo[608] = cy_srff_1[609]
Removing Lhs of wire Net_187[610] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_0\[611] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_1\[612] = Net_174[613]
Removing Rhs of wire Net_174[613] = \LUT_HAM:tmp__LUT_HAM_reg_0\[642]
Removing Lhs of wire \SREG_HAM_OUT:status_2\[614] = Net_175[615]
Removing Lhs of wire Net_175[615] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_3\[616] = Net_176[617]
Removing Lhs of wire Net_176[617] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_4\[618] = Net_178[619]
Removing Lhs of wire Net_178[619] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_5\[620] = Net_179[621]
Removing Lhs of wire Net_179[621] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_6\[622] = Net_180[623]
Removing Lhs of wire Net_180[623] = Net_31_3[285]
Removing Lhs of wire \SREG_HAM_OUT:status_7\[624] = Net_181[625]
Removing Lhs of wire Net_181[625] = Net_31_3[285]
Removing Lhs of wire zero[627] = Net_31_3[285]
Removing Rhs of wire Net_149[631] = cydff_3[644]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_ins_1\[632] = Net_146[633]
Removing Rhs of wire Net_146[633] = cydff_2[645]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_ins_0\[634] = Net_142[635]
Removing Rhs of wire Net_142[635] = cydff_1[646]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_reg_6\[636] = Net_31_3[285]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_reg_5\[637] = Net_31_3[285]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_reg_4\[638] = Net_31_3[285]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_reg_3\[639] = Net_31_3[285]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_reg_2\[640] = Net_31_3[285]
Removing Lhs of wire \LUT_HAM:tmp__LUT_HAM_reg_1\[641] = Net_31_3[285]
Removing Lhs of wire Net_229[648] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_1\[649] = \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_1\[810]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:add_vi_vv_MODGEN_5_0\[651] = \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_0\[811]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_23\[692] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_22\[693] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_21\[694] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_20\[695] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_19\[696] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_18\[697] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_17\[698] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_16\[699] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_15\[700] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_14\[701] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_13\[702] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_12\[703] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_11\[704] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_10\[705] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_9\[706] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_8\[707] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_7\[708] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_6\[709] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_5\[710] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_4\[711] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_3\[712] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_2\[713] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_1\[714] = \CNT_HAM_IN:BasicCounter_1:MODIN7_1\[715]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODIN7_1\[715] = Net_209_1[647]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:a_0\[716] = \CNT_HAM_IN:BasicCounter_1:MODIN7_0\[717]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODIN7_0\[717] = Net_209_0[650]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_0\[849] = Net_28[3]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_0\[850] = Net_28[3]
Removing Rhs of wire Net_238[851] = \CNT_HAM_IN:cmp_vv_vv_MODGEN_6\[852]
Removing Rhs of wire Net_238[851] = \CNT_HAM_IN:MODULE_6:g1:a0:xeq\[886]
Removing Rhs of wire Net_238[851] = \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:aeqb_1\[875]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:newa_1\[853] = Net_209_1[647]
Removing Lhs of wire \CNT_HAM_IN:MODIN8_1\[854] = Net_209_1[647]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:newa_0\[855] = Net_209_0[650]
Removing Lhs of wire \CNT_HAM_IN:MODIN8_0\[856] = Net_209_0[650]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:newb_1\[857] = \CNT_HAM_IN:MODIN9_1\[858]
Removing Lhs of wire \CNT_HAM_IN:MODIN9_1\[858] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:newb_0\[859] = \CNT_HAM_IN:MODIN9_0\[860]
Removing Lhs of wire \CNT_HAM_IN:MODIN9_0\[860] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:dataa_1\[861] = Net_209_1[647]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:dataa_0\[862] = Net_209_0[650]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:datab_1\[863] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:datab_0\[864] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:a_1\[865] = Net_209_1[647]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:a_0\[866] = Net_209_0[650]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:b_1\[867] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:b_0\[868] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:aeqb_0\[871] = Net_28[3]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:eq_0\[872] = \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:xnor_array_0\[870]
Removing Lhs of wire \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:eqi_0\[874] = \CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:eq_1\[873]
Removing Lhs of wire Net_202_1[897] = Net_31_3[285]
Removing Lhs of wire Net_202_0[898] = Net_31_3[285]
Removing Lhs of wire ham_rest_delay[901] = Net_31_3[285]
Removing Rhs of wire ham_full[903] = cy_srff_2[905]
Removing Rhs of wire ser_empty[904] = cmp_vv_vv_MODGEN_17[1228]
Removing Rhs of wire ser_empty[904] = \MODULE_26:g1:a0:xeq\[4158]
Removing Rhs of wire ser_empty[904] = \MODULE_26:g1:a0:gx:u0:aeqb_1\[4145]
Removing Lhs of wire \CREG_SER:clk\[908] = Net_31_3[285]
Removing Lhs of wire \CREG_SER:rst\[909] = Net_31_3[285]
Removing Rhs of wire Net_258[910] = \CREG_SER:control_out_0\[911]
Removing Rhs of wire Net_258[910] = \CREG_SER:control_0\[934]
Removing Rhs of wire Net_255[912] = \CREG_SER:control_out_1\[913]
Removing Rhs of wire Net_255[912] = \CREG_SER:control_1\[933]
Removing Rhs of wire Net_256[914] = \CREG_SER:control_out_2\[915]
Removing Rhs of wire Net_256[914] = \CREG_SER:control_2\[932]
Removing Rhs of wire Net_257[916] = \CREG_SER:control_out_3\[917]
Removing Rhs of wire Net_257[916] = \CREG_SER:control_3\[931]
Removing Rhs of wire Net_259[918] = \CREG_SER:control_out_4\[919]
Removing Rhs of wire Net_259[918] = \CREG_SER:control_4\[930]
Removing Rhs of wire Net_260[920] = \CREG_SER:control_out_5\[921]
Removing Rhs of wire Net_260[920] = \CREG_SER:control_5\[929]
Removing Rhs of wire Net_261[922] = \CREG_SER:control_out_6\[923]
Removing Rhs of wire Net_261[922] = \CREG_SER:control_6\[928]
Removing Rhs of wire Net_262[924] = \CREG_SER:control_out_7\[925]
Removing Rhs of wire Net_262[924] = \CREG_SER:control_7\[927]
Removing Rhs of wire ser_current_bit[939] = \mux_2:tmp__mux_2_reg\[935]
Removing Rhs of wire Net_277[941] = \SEL_HAM_OUT:cmp_vv_vv_MODGEN_8\[1145]
Removing Rhs of wire Net_277[941] = \SEL_HAM_OUT:MODULE_8:g1:a0:xeq\[1191]
Removing Rhs of wire Net_277[941] = \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:aeqb_1\[1178]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_2\[943] = \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_2\[1103]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_1\[944] = \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_1\[1104]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:add_vi_vv_MODGEN_7_0\[945] = \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_0\[1105]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_23\[986] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_22\[987] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_21\[988] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_20\[989] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_19\[990] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_18\[991] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_17\[992] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_16\[993] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_15\[994] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_14\[995] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_13\[996] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_12\[997] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_11\[998] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_10\[999] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_9\[1000] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_8\[1001] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_7\[1002] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_6\[1003] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_5\[1004] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_4\[1005] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_3\[1006] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_2\[1007] = \SEL_HAM_OUT:BasicCounter_1:MODIN10_2\[1008]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODIN10_2\[1008] = Net_280_2[936]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_1\[1009] = \SEL_HAM_OUT:BasicCounter_1:MODIN10_1\[1010]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODIN10_1\[1010] = Net_280_1[937]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:a_0\[1011] = \SEL_HAM_OUT:BasicCounter_1:MODIN10_0\[1012]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODIN10_0\[1012] = Net_280_0[938]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_0\[1143] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_0\[1144] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:newa_2\[1146] = Net_280_2[936]
Removing Lhs of wire \SEL_HAM_OUT:MODIN11_2\[1147] = Net_280_2[936]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:newa_1\[1148] = Net_280_1[937]
Removing Lhs of wire \SEL_HAM_OUT:MODIN11_1\[1149] = Net_280_1[937]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:newa_0\[1150] = Net_280_0[938]
Removing Lhs of wire \SEL_HAM_OUT:MODIN11_0\[1151] = Net_280_0[938]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:newb_2\[1152] = \SEL_HAM_OUT:MODIN12_2\[1153]
Removing Lhs of wire \SEL_HAM_OUT:MODIN12_2\[1153] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:newb_1\[1154] = \SEL_HAM_OUT:MODIN12_1\[1155]
Removing Lhs of wire \SEL_HAM_OUT:MODIN12_1\[1155] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:newb_0\[1156] = \SEL_HAM_OUT:MODIN12_0\[1157]
Removing Lhs of wire \SEL_HAM_OUT:MODIN12_0\[1157] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:dataa_2\[1158] = Net_280_2[936]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:dataa_1\[1159] = Net_280_1[937]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:dataa_0\[1160] = Net_280_0[938]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:datab_2\[1161] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:datab_1\[1162] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:datab_0\[1163] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:a_2\[1164] = Net_280_2[936]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:a_1\[1165] = Net_280_1[937]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:a_0\[1166] = Net_280_0[938]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:b_2\[1167] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:b_1\[1168] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:b_0\[1169] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:aeqb_0\[1173] = Net_28[3]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_0\[1174] = \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_0\[1172]
Removing Lhs of wire \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eqi_0\[1177] = \SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_2\[1176]
Removing Lhs of wire Net_279_2[1202] = Net_28[3]
Removing Lhs of wire Net_279_1[1203] = Net_28[3]
Removing Lhs of wire Net_279_0[1204] = Net_31_3[285]
Removing Lhs of wire Net_348[1207] = cydff_5[1206]
Removing Lhs of wire Net_349[1209] = cydff_6[1208]
Removing Lhs of wire Net_350[1211] = cydff_7[1210]
Removing Lhs of wire Net_351[1213] = cydff_8[1212]
Removing Lhs of wire Net_312[1215] = cydff_9[1214]
Removing Lhs of wire \SREG_SYMB:status_0\[1216] = cydff_5[1206]
Removing Lhs of wire \SREG_SYMB:status_1\[1217] = cydff_6[1208]
Removing Lhs of wire \SREG_SYMB:status_2\[1218] = cydff_7[1210]
Removing Lhs of wire \SREG_SYMB:status_3\[1219] = cydff_8[1212]
Removing Lhs of wire \SREG_SYMB:status_4\[1220] = cydff_9[1214]
Removing Lhs of wire \SREG_SYMB:status_5\[1221] = Net_31_3[285]
Removing Lhs of wire \SREG_SYMB:status_6\[1222] = Net_31_3[285]
Removing Lhs of wire \SREG_SYMB:status_7\[1223] = Net_31_3[285]
Removing Lhs of wire Net_354[1225] = Net_114[607]
Removing Rhs of wire ser_en_lo[1226] = cy_srff_3[1227]
Removing Lhs of wire Net_360_2[1229] = Net_31_3[285]
Removing Lhs of wire Net_360_1[1230] = Net_31_3[285]
Removing Lhs of wire Net_360_0[1231] = Net_31_3[285]
Removing Lhs of wire ser_rest_delay[1236] = Net_31_3[285]
Removing Rhs of wire Net_446[1238] = cmp_vv_vv_MODGEN_18[1239]
Removing Rhs of wire Net_446[1238] = \MODULE_27:g1:a0:xeq\[4214]
Removing Rhs of wire Net_446[1238] = \MODULE_27:g1:a0:gx:u0:aeqb_1\[4201]
Removing Lhs of wire Net_421_2[1240] = Net_31_3[285]
Removing Lhs of wire Net_421_1[1241] = Net_31_3[285]
Removing Lhs of wire Net_421_0[1242] = Net_31_3[285]
Removing Lhs of wire \CREG_L:clk\[1243] = Net_31_3[285]
Removing Lhs of wire \CREG_L:rst\[1244] = Net_31_3[285]
Removing Rhs of wire Net_404_2[1255] = \CREG_L:control_out_2\[1256]
Removing Rhs of wire Net_404_2[1255] = \CREG_L:control_2\[1267]
Removing Rhs of wire Net_404_1[1257] = \CREG_L:control_out_1\[1258]
Removing Rhs of wire Net_404_1[1257] = \CREG_L:control_1\[1268]
Removing Rhs of wire Net_404_0[1259] = \CREG_L:control_out_0\[1260]
Removing Rhs of wire Net_404_0[1259] = \CREG_L:control_0\[1269]
Removing Rhs of wire Net_386[1271] = \CNT_L:cmp_vv_vv_MODGEN_10\[1476]
Removing Rhs of wire Net_386[1271] = \CNT_L:MODULE_10:g1:a0:xeq\[1522]
Removing Rhs of wire Net_386[1271] = \CNT_L:MODULE_10:g1:a0:gx:u0:aeqb_1\[1509]
Removing Lhs of wire \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_2\[1272] = \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_2\[1434]
Removing Lhs of wire \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_1\[1274] = \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_1\[1435]
Removing Lhs of wire \CNT_L:BasicCounter_1:add_vi_vv_MODGEN_9_0\[1276] = \CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_0\[1436]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_23\[1317] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_22\[1318] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_21\[1319] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_20\[1320] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_19\[1321] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_18\[1322] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_17\[1323] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_16\[1324] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_15\[1325] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_14\[1326] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_13\[1327] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_12\[1328] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_11\[1329] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_10\[1330] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_9\[1331] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_8\[1332] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_7\[1333] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_6\[1334] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_5\[1335] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_4\[1336] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_3\[1337] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_2\[1338] = \CNT_L:BasicCounter_1:MODIN13_2\[1339]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODIN13_2\[1339] = Net_420_2[1270]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_1\[1340] = \CNT_L:BasicCounter_1:MODIN13_1\[1341]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODIN13_1\[1341] = Net_420_1[1273]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:a_0\[1342] = \CNT_L:BasicCounter_1:MODIN13_0\[1343]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODIN13_0\[1343] = Net_420_0[1275]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_0\[1474] = Net_28[3]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_0\[1475] = Net_28[3]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:newa_2\[1477] = Net_420_2[1270]
Removing Lhs of wire \CNT_L:MODIN14_2\[1478] = Net_420_2[1270]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:newa_1\[1479] = Net_420_1[1273]
Removing Lhs of wire \CNT_L:MODIN14_1\[1480] = Net_420_1[1273]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:newa_0\[1481] = Net_420_0[1275]
Removing Lhs of wire \CNT_L:MODIN14_0\[1482] = Net_420_0[1275]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:newb_2\[1483] = \CNT_L:MODIN15_2\[1484]
Removing Lhs of wire \CNT_L:MODIN15_2\[1484] = Net_404_2[1255]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:newb_1\[1485] = \CNT_L:MODIN15_1\[1486]
Removing Lhs of wire \CNT_L:MODIN15_1\[1486] = Net_404_1[1257]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:newb_0\[1487] = \CNT_L:MODIN15_0\[1488]
Removing Lhs of wire \CNT_L:MODIN15_0\[1488] = Net_404_0[1259]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:dataa_2\[1489] = Net_420_2[1270]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:dataa_1\[1490] = Net_420_1[1273]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:dataa_0\[1491] = Net_420_0[1275]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:datab_2\[1492] = Net_404_2[1255]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:datab_1\[1493] = Net_404_1[1257]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:datab_0\[1494] = Net_404_0[1259]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:a_2\[1495] = Net_420_2[1270]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:a_1\[1496] = Net_420_1[1273]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:a_0\[1497] = Net_420_0[1275]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:b_2\[1498] = Net_404_2[1255]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:b_1\[1499] = Net_404_1[1257]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:b_0\[1500] = Net_404_0[1259]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:aeqb_0\[1504] = Net_28[3]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:eq_0\[1505] = \CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_0\[1503]
Removing Lhs of wire \CNT_L:MODULE_10:g1:a0:gx:u0:eqi_0\[1508] = \CNT_L:MODULE_10:g1:a0:gx:u0:eq_2\[1507]
Removing Rhs of wire Net_456[1534] = cmp_vv_vv_MODGEN_19[1535]
Removing Rhs of wire Net_456[1534] = \MODULE_28:g1:a0:xeq\[4270]
Removing Rhs of wire Net_456[1534] = \MODULE_28:g1:a0:gx:u0:aeqb_1\[4257]
Removing Lhs of wire pay_rest_delay[1538] = Net_31_3[285]
Removing Lhs of wire Net_455_2[1539] = Net_31_3[285]
Removing Lhs of wire Net_455_1[1540] = Net_31_3[285]
Removing Lhs of wire Net_455_0[1541] = Net_31_3[285]
Removing Lhs of wire tx_init_pay[1542] = Net_31_3[285]
Removing Lhs of wire symb_inj[1545] = cy_srff_4[1543]
Removing Rhs of wire symb_inj_done[1546] = cy_srff_5[2518]
Removing Rhs of wire Net_491[1547] = cmp_vv_vv_MODGEN_20[1555]
Removing Rhs of wire Net_491[1547] = \MODULE_29:g1:a0:xeq\[4356]
Removing Rhs of wire Net_491[1547] = \MODULE_29:g1:a0:gx:u0:aeqb_1\[4333]
Removing Lhs of wire inj_rest_delay[1549] = Net_31_3[285]
Removing Lhs of wire Net_486_4[1550] = Net_31_3[285]
Removing Lhs of wire Net_486_3[1551] = Net_31_3[285]
Removing Lhs of wire Net_486_2[1552] = Net_31_3[285]
Removing Lhs of wire Net_486_1[1553] = Net_31_3[285]
Removing Lhs of wire Net_486_0[1554] = Net_31_3[285]
Removing Lhs of wire Net_482_4[1556] = Net_28[3]
Removing Lhs of wire Net_482_3[1557] = Net_31_3[285]
Removing Lhs of wire Net_482_2[1558] = Net_31_3[285]
Removing Lhs of wire Net_482_1[1559] = Net_28[3]
Removing Lhs of wire Net_482_0[1560] = Net_28[3]
Removing Rhs of wire Net_474[1562] = \CNT_INJ:cmp_vv_vv_MODGEN_12\[1771]
Removing Rhs of wire Net_474[1562] = \CNT_INJ:MODULE_12:g1:a0:xeq\[1847]
Removing Rhs of wire Net_474[1562] = \CNT_INJ:MODULE_12:g1:a0:gx:u0:aeqb_1\[1824]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_4\[1563] = \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_4\[1727]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_3\[1565] = \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_3\[1728]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_2\[1567] = \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_2\[1729]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_1\[1569] = \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_1\[1730]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:add_vi_vv_MODGEN_11_0\[1571] = \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_0\[1731]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_23\[1612] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_22\[1613] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_21\[1614] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_20\[1615] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_19\[1616] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_18\[1617] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_17\[1618] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_16\[1619] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_15\[1620] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_14\[1621] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_13\[1622] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_12\[1623] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_11\[1624] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_10\[1625] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_9\[1626] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_8\[1627] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_7\[1628] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_6\[1629] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_5\[1630] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_4\[1631] = \CNT_INJ:BasicCounter_1:MODIN16_4\[1632]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODIN16_4\[1632] = Net_485_4[1561]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_3\[1633] = \CNT_INJ:BasicCounter_1:MODIN16_3\[1634]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODIN16_3\[1634] = Net_485_3[1564]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_2\[1635] = \CNT_INJ:BasicCounter_1:MODIN16_2\[1636]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODIN16_2\[1636] = Net_485_2[1566]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_1\[1637] = \CNT_INJ:BasicCounter_1:MODIN16_1\[1638]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODIN16_1\[1638] = Net_485_1[1568]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:a_0\[1639] = \CNT_INJ:BasicCounter_1:MODIN16_0\[1640]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODIN16_0\[1640] = Net_485_0[1570]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_0\[1769] = Net_28[3]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_0\[1770] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newa_4\[1772] = Net_485_4[1561]
Removing Lhs of wire \CNT_INJ:MODIN17_4\[1773] = Net_485_4[1561]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newa_3\[1774] = Net_485_3[1564]
Removing Lhs of wire \CNT_INJ:MODIN17_3\[1775] = Net_485_3[1564]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newa_2\[1776] = Net_485_2[1566]
Removing Lhs of wire \CNT_INJ:MODIN17_2\[1777] = Net_485_2[1566]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newa_1\[1778] = Net_485_1[1568]
Removing Lhs of wire \CNT_INJ:MODIN17_1\[1779] = Net_485_1[1568]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newa_0\[1780] = Net_485_0[1570]
Removing Lhs of wire \CNT_INJ:MODIN17_0\[1781] = Net_485_0[1570]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newb_4\[1782] = \CNT_INJ:MODIN18_4\[1783]
Removing Lhs of wire \CNT_INJ:MODIN18_4\[1783] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newb_3\[1784] = \CNT_INJ:MODIN18_3\[1785]
Removing Lhs of wire \CNT_INJ:MODIN18_3\[1785] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newb_2\[1786] = \CNT_INJ:MODIN18_2\[1787]
Removing Lhs of wire \CNT_INJ:MODIN18_2\[1787] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newb_1\[1788] = \CNT_INJ:MODIN18_1\[1789]
Removing Lhs of wire \CNT_INJ:MODIN18_1\[1789] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:newb_0\[1790] = \CNT_INJ:MODIN18_0\[1791]
Removing Lhs of wire \CNT_INJ:MODIN18_0\[1791] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:dataa_4\[1792] = Net_485_4[1561]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:dataa_3\[1793] = Net_485_3[1564]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:dataa_2\[1794] = Net_485_2[1566]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:dataa_1\[1795] = Net_485_1[1568]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:dataa_0\[1796] = Net_485_0[1570]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:datab_4\[1797] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:datab_3\[1798] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:datab_2\[1799] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:datab_1\[1800] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:datab_0\[1801] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_4\[1802] = Net_485_4[1561]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_3\[1803] = Net_485_3[1564]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_2\[1804] = Net_485_2[1566]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_1\[1805] = Net_485_1[1568]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:a_0\[1806] = Net_485_0[1570]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_4\[1807] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_3\[1808] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_2\[1809] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_1\[1810] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:b_0\[1811] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:aeqb_0\[1817] = Net_28[3]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_0\[1818] = \CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_0\[1816]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:eqi_0\[1823] = \CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_4\[1822]
Removing Lhs of wire \UART:Net_61\[1861] = \UART:Net_9\[1860]
Removing Lhs of wire one[1863] = Net_28[3]
Removing Lhs of wire \UART:BUART:tx_hd_send_break\[1866] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:HalfDuplexSend\[1867] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:FinalParityType_1\[1868] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:FinalParityType_0\[1869] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:FinalAddrMode_2\[1870] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:FinalAddrMode_1\[1871] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:FinalAddrMode_0\[1872] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark\[1873] = Net_31_3[285]
Removing Rhs of wire \UART:BUART:tx_bitclk_enable_pre\[1885] = \UART:BUART:tx_bitclk_dp\[1921]
Removing Lhs of wire \UART:BUART:tx_counter_tc\[1931] = \UART:BUART:tx_counter_dp\[1922]
Removing Lhs of wire \UART:BUART:tx_status_6\[1932] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:tx_status_5\[1933] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:tx_status_4\[1934] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:tx_status_1\[1936] = \UART:BUART:tx_fifo_empty\[1899]
Removing Lhs of wire \UART:BUART:tx_status_3\[1938] = \UART:BUART:tx_fifo_notfull\[1898]
Removing Lhs of wire \UART:BUART:rx_count7_bit8_wire\[1998] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_1\[2006] = \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:s_1\[2017]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:add_vv_vv_MODGEN_21_0\[2008] = \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:s_0\[2018]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_22\[2009] = \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\[2034]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:cmp_vv_vv_MODGEN_23\[2010] = \UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:lta_0\[2048]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:a_1\[2011] = \UART:BUART:sRX:s23Poll:MODIN25_1\[2012]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN25_1\[2012] = \UART:BUART:pollcount_1\[2004]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:a_0\[2013] = \UART:BUART:sRX:s23Poll:MODIN25_0\[2014]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN25_0\[2014] = \UART:BUART:pollcount_0\[2007]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_0\[2020] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:g1:z1:s0:g1:u0:b_0\[2021] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_1\[2022] = \UART:BUART:pollcount_1\[2004]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN26_1\[2023] = \UART:BUART:pollcount_1\[2004]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newa_0\[2024] = \UART:BUART:pollcount_0\[2007]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN26_0\[2025] = \UART:BUART:pollcount_0\[2007]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_1\[2026] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:newb_0\[2027] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_1\[2028] = \UART:BUART:pollcount_1\[2004]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:dataa_0\[2029] = \UART:BUART:pollcount_0\[2007]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_1\[2030] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:datab_0\[2031] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:newa_1\[2036] = \UART:BUART:pollcount_1\[2004]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN27_1\[2037] = \UART:BUART:pollcount_1\[2004]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:newa_0\[2038] = \UART:BUART:pollcount_0\[2007]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODIN27_0\[2039] = \UART:BUART:pollcount_0\[2007]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:newb_1\[2040] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:newb_0\[2041] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:dataa_1\[2042] = \UART:BUART:pollcount_1\[2004]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:dataa_0\[2043] = \UART:BUART:pollcount_0\[2007]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:datab_1\[2044] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:datab_0\[2045] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:rx_status_1\[2052] = Net_31_3[285]
Removing Rhs of wire \UART:BUART:rx_status_2\[2053] = \UART:BUART:rx_parity_error_status\[2054]
Removing Rhs of wire \UART:BUART:rx_status_3\[2055] = \UART:BUART:rx_stop_bit_error\[2056]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_24\[2066] = \UART:BUART:sRX:MODULE_20:g2:a0:lta_0\[2115]
Removing Lhs of wire \UART:BUART:sRX:cmp_vv_vv_MODGEN_25\[2070] = \UART:BUART:sRX:MODULE_21:g1:a0:xneq\[2137]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newa_6\[2071] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newa_5\[2072] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newa_4\[2073] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newa_3\[2074] = \UART:BUART:sRX:MODIN28_6\[2075]
Removing Lhs of wire \UART:BUART:sRX:MODIN28_6\[2075] = \UART:BUART:rx_count_6\[1993]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newa_2\[2076] = \UART:BUART:sRX:MODIN28_5\[2077]
Removing Lhs of wire \UART:BUART:sRX:MODIN28_5\[2077] = \UART:BUART:rx_count_5\[1994]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newa_1\[2078] = \UART:BUART:sRX:MODIN28_4\[2079]
Removing Lhs of wire \UART:BUART:sRX:MODIN28_4\[2079] = \UART:BUART:rx_count_4\[1995]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newa_0\[2080] = \UART:BUART:sRX:MODIN28_3\[2081]
Removing Lhs of wire \UART:BUART:sRX:MODIN28_3\[2081] = \UART:BUART:rx_count_3\[1996]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newb_6\[2082] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newb_5\[2083] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newb_4\[2084] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newb_3\[2085] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newb_2\[2086] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newb_1\[2087] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:newb_0\[2088] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:dataa_6\[2089] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:dataa_5\[2090] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:dataa_4\[2091] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:dataa_3\[2092] = \UART:BUART:rx_count_6\[1993]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:dataa_2\[2093] = \UART:BUART:rx_count_5\[1994]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:dataa_1\[2094] = \UART:BUART:rx_count_4\[1995]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:dataa_0\[2095] = \UART:BUART:rx_count_3\[1996]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:datab_6\[2096] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:datab_5\[2097] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:datab_4\[2098] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:datab_3\[2099] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:datab_2\[2100] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:datab_1\[2101] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_20:g2:a0:datab_0\[2102] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:sRX:MODULE_21:g1:a0:newa_0\[2117] = \UART:BUART:rx_postpoll\[1952]
Removing Lhs of wire \UART:BUART:sRX:MODULE_21:g1:a0:newb_0\[2118] = \UART:BUART:rx_parity_bit\[2069]
Removing Lhs of wire \UART:BUART:sRX:MODULE_21:g1:a0:dataa_0\[2119] = \UART:BUART:rx_postpoll\[1952]
Removing Lhs of wire \UART:BUART:sRX:MODULE_21:g1:a0:datab_0\[2120] = \UART:BUART:rx_parity_bit\[2069]
Removing Lhs of wire \UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:a_0\[2121] = \UART:BUART:rx_postpoll\[1952]
Removing Lhs of wire \UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:b_0\[2122] = \UART:BUART:rx_parity_bit\[2069]
Removing Lhs of wire \UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:aeqb_0\[2124] = Net_28[3]
Removing Lhs of wire \UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:eq_0\[2125] = \UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:xnor_array_0\[2123]
Removing Lhs of wire \UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:eqi_0\[2126] = \UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:xnor_array_0\[2123]
Removing Lhs of wire \CREG_INJ_DONE:clk\[2147] = Net_31_3[285]
Removing Lhs of wire \CREG_INJ_DONE:rst\[2148] = Net_31_3[285]
Removing Rhs of wire Net_570[2149] = \CREG_INJ_DONE:control_out_0\[2150]
Removing Rhs of wire Net_570[2149] = \CREG_INJ_DONE:control_0\[2173]
Removing Lhs of wire tmpOE__Rx_1_net_0[2175] = Net_28[3]
Removing Lhs of wire tmpOE__Tx_1_net_0[2180] = Net_28[3]
Removing Lhs of wire \PWM_LED:PWMUDB:hwCapture\[2207] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:hwEnable\[2208] = Net_31_3[285]
Removing Lhs of wire pwm_en[2209] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:trig_out\[2213] = \PWM_LED:PWMUDB:trig_rise\[2211]
Removing Lhs of wire \PWM_LED:PWMUDB:runmode_enable\\R\[2215] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:runmode_enable\\S\[2216] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:final_enable\[2217] = \PWM_LED:PWMUDB:runmode_enable\[2214]
Removing Lhs of wire \PWM_LED:PWMUDB:ltch_kill_reg\\R\[2221] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:ltch_kill_reg\\S\[2222] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:min_kill_reg\\R\[2223] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:min_kill_reg\\S\[2224] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:final_kill\[2227] = Net_28[3]
Removing Lhs of wire \PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_1\[2231] = \PWM_LED:PWMUDB:MODULE_22:g2:a0:s_1\[2471]
Removing Lhs of wire \PWM_LED:PWMUDB:add_vi_vv_MODGEN_26_0\[2233] = \PWM_LED:PWMUDB:MODULE_22:g2:a0:s_0\[2472]
Removing Lhs of wire \PWM_LED:PWMUDB:dith_count_1\\R\[2234] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:dith_count_1\\S\[2235] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:dith_count_0\\R\[2236] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:dith_count_0\\S\[2237] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:reset\[2240] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:status_6\[2241] = Net_31_3[285]
Removing Rhs of wire \PWM_LED:PWMUDB:status_5\[2242] = \PWM_LED:PWMUDB:final_kill_reg\[2256]
Removing Lhs of wire \PWM_LED:PWMUDB:status_4\[2243] = Net_31_3[285]
Removing Rhs of wire \PWM_LED:PWMUDB:status_3\[2244] = \PWM_LED:PWMUDB:fifo_full\[2263]
Removing Rhs of wire \PWM_LED:PWMUDB:status_1\[2246] = \PWM_LED:PWMUDB:cmp2_status_reg\[2255]
Removing Rhs of wire \PWM_LED:PWMUDB:status_0\[2247] = \PWM_LED:PWMUDB:cmp1_status_reg\[2254]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp2_status\[2252] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp2\[2253] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp1_status_reg\\R\[2257] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp1_status_reg\\S\[2258] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp2_status_reg\\R\[2259] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp2_status_reg\\S\[2260] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:final_kill_reg\\R\[2261] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:final_kill_reg\\S\[2262] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:cs_addr_2\[2264] = \PWM_LED:PWMUDB:tc_i\[2219]
Removing Lhs of wire \PWM_LED:PWMUDB:cs_addr_1\[2265] = \PWM_LED:PWMUDB:runmode_enable\[2214]
Removing Lhs of wire \PWM_LED:PWMUDB:cs_addr_0\[2266] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:compare1\[2299] = \PWM_LED:PWMUDB:cmp1_less\[2270]
Removing Lhs of wire \PWM_LED:PWMUDB:pwm1_i\[2304] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:pwm2_i\[2306] = Net_31_3[285]
Removing Rhs of wire \PWM_LED:Net_96\[2309] = \PWM_LED:PWMUDB:pwm_i_reg\[2301]
Removing Lhs of wire \PWM_LED:PWMUDB:pwm_temp\[2312] = \PWM_LED:PWMUDB:cmp1\[2250]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_23\[2353] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_22\[2354] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_21\[2355] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_20\[2356] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_19\[2357] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_18\[2358] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_17\[2359] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_16\[2360] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_15\[2361] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_14\[2362] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_13\[2363] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_12\[2364] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_11\[2365] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_10\[2366] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_9\[2367] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_8\[2368] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_7\[2369] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_6\[2370] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_5\[2371] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_4\[2372] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_3\[2373] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_2\[2374] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_1\[2375] = \PWM_LED:PWMUDB:MODIN29_1\[2376]
Removing Lhs of wire \PWM_LED:PWMUDB:MODIN29_1\[2376] = \PWM_LED:PWMUDB:dith_count_1\[2230]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:a_0\[2377] = \PWM_LED:PWMUDB:MODIN29_0\[2378]
Removing Lhs of wire \PWM_LED:PWMUDB:MODIN29_0\[2378] = \PWM_LED:PWMUDB:dith_count_0\[2232]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_0\[2510] = Net_28[3]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_0\[2511] = Net_28[3]
Removing Rhs of wire Net_617[2512] = \PWM_LED:Net_96\[2309]
Removing Lhs of wire \CREG_INIT_TX:clk\[2519] = Net_31_3[285]
Removing Lhs of wire \CREG_INIT_TX:rst\[2520] = Net_31_3[285]
Removing Lhs of wire tmpOE__Pin_1_net_0[2547] = Net_28[3]
Removing Rhs of wire rx_slot0[2552] = \LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_reg_0\[3259]
Removing Rhs of wire Net_745[2554] = cydff_28[2556]
Removing Lhs of wire Net_703[2555] = cydff_29[2553]
Removing Rhs of wire Net_748[2557] = cydff_27[2558]
Removing Rhs of wire Net_750[2559] = cydff_26[2560]
Removing Rhs of wire Net_693[2561] = cydff_25[2562]
Removing Rhs of wire Net_793[2563] = cydff_24[2564]
Removing Rhs of wire Net_689[2565] = cydff_23[2566]
Removing Rhs of wire Net_791[2567] = cydff_22[2568]
Removing Rhs of wire Net_685[2569] = cydff_21[2570]
Removing Rhs of wire Net_790[2571] = cydff_20[2572]
Removing Rhs of wire Net_680[2573] = cydff_19[2574]
Removing Rhs of wire Net_789[2575] = cydff_18[2576]
Removing Rhs of wire Net_676[2577] = cydff_17[2578]
Removing Rhs of wire Net_755[2579] = cydff_16[2580]
Removing Rhs of wire Net_795[2581] = cydff_15[2582]
Removing Rhs of wire Net_757[2583] = cydff_14[2584]
Removing Rhs of wire h3[2585] = cydff_13[2586]
Removing Rhs of wire h2[2587] = cydff_12[2588]
Removing Rhs of wire h1[2589] = cydff_11[2590]
Removing Rhs of wire h0[2591] = cydff_10[2592]
Removing Lhs of wire Net_704[2595] = cydff_30[2594]
Removing Lhs of wire Net_706[2597] = cydff_31[2596]
Removing Lhs of wire Net_708[2599] = cydff_32[2598]
Removing Lhs of wire Net_736[2601] = cydff_33[2600]
Removing Lhs of wire \SREG_RX_SLOT:status_7\[2618] = Net_31_3[285]
Removing Lhs of wire \SREG_RX_SLOT:status_6\[2619] = Net_31_3[285]
Removing Lhs of wire \SREG_RX_SLOT:status_5\[2620] = Net_31_3[285]
Removing Lhs of wire \SREG_RX_SLOT:status_4\[2621] = Net_31_3[285]
Removing Lhs of wire \SREG_RX_SLOT:status_3\[2622] = rx_slot_cnt_3[2623]
Removing Lhs of wire \SREG_RX_SLOT:status_2\[2624] = rx_slot_cnt_2[2625]
Removing Lhs of wire \SREG_RX_SLOT:status_1\[2626] = rx_slot_cnt_1[2627]
Removing Lhs of wire \SREG_RX_SLOT:status_0\[2628] = rx_slot_cnt_0[2629]
Removing Lhs of wire Net_954[2635] = Net_31_3[285]
Removing Lhs of wire Net_952[2636] = Net_28[3]
Removing Lhs of wire \FDIV_TX_SLOTS:add_vi_vv_MODGEN_27_0\[2638] = \FDIV_TX_SLOTS:MODULE_23:g2:a0:s_0\[2798]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_23\[2679] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_22\[2680] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_21\[2681] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_20\[2682] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_19\[2683] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_18\[2684] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_17\[2685] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_16\[2686] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_15\[2687] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_14\[2688] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_13\[2689] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_12\[2690] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_11\[2691] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_10\[2692] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_9\[2693] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_8\[2694] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_7\[2695] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_6\[2696] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_5\[2697] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_4\[2698] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_3\[2699] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_2\[2700] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_1\[2701] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:a_0\[2702] = \FDIV_TX_SLOTS:MODIN30_0\[2703]
Removing Lhs of wire \FDIV_TX_SLOTS:MODIN30_0\[2703] = \FDIV_TX_SLOTS:count_0\[2637]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_0\[2836] = Net_28[3]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:b_0\[2837] = Net_28[3]
Removing Rhs of wire rx_slot2[2840] = \LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_reg_2\[3257]
Removing Lhs of wire \SREG_HEAD:status_0\[2842] = h0[2591]
Removing Lhs of wire \SREG_HEAD:status_1\[2843] = h1[2589]
Removing Lhs of wire \SREG_HEAD:status_2\[2844] = h2[2587]
Removing Lhs of wire \SREG_HEAD:status_3\[2845] = h3[2585]
Removing Lhs of wire \SREG_HEAD:status_4\[2846] = Net_31_3[285]
Removing Lhs of wire \SREG_HEAD:status_5\[2847] = Net_31_3[285]
Removing Lhs of wire \SREG_HEAD:status_6\[2848] = Net_31_3[285]
Removing Lhs of wire \SREG_HEAD:status_7\[2849] = Net_31_3[285]
Removing Rhs of wire dma_th_trig[2853] = cy_srff_7[3209]
Removing Lhs of wire \COMP_SLOW:clock\[2857] = Net_31_3[285]
Removing Rhs of wire Net_901[2859] = \COMP_SLOW:Net_1\[2858]
Removing Lhs of wire \COMP_FAST:clock\[2863] = Net_31_3[285]
Removing Rhs of wire Net_902[2865] = \COMP_FAST:Net_1\[2864]
Removing Rhs of wire \DAC_SLOW:Net_12\[2870] = \DAC_SLOW:Net_21\[2880]
Removing Lhs of wire \DAC_SLOW:VDAC8:Net_83\[2873] = Net_31_3[285]
Removing Lhs of wire \DAC_SLOW:VDAC8:Net_81\[2874] = Net_31_3[285]
Removing Lhs of wire \DAC_SLOW:VDAC8:Net_82\[2875] = Net_31_3[285]
Removing Rhs of wire \DAC_FAST:Net_12\[2886] = \DAC_FAST:Net_21\[2896]
Removing Lhs of wire \DAC_FAST:VDAC8:Net_83\[2889] = Net_31_3[285]
Removing Lhs of wire \DAC_FAST:VDAC8:Net_81\[2890] = Net_31_3[285]
Removing Lhs of wire \DAC_FAST:VDAC8:Net_82\[2891] = Net_31_3[285]
Removing Lhs of wire tmpOE__TH_SLOW_OUT_net_0[2900] = Net_28[3]
Removing Lhs of wire tmpOE__TH_FAST_OUT_net_0[2906] = Net_28[3]
Removing Lhs of wire tmpOE__TH_SLOW_IN_net_0[2912] = Net_28[3]
Removing Lhs of wire tmpOE__TH_FAST_IN_net_0[2918] = Net_28[3]
Removing Rhs of wire th_en[2924] = \CREG_TH_EN:control_out_0\[3847]
Removing Rhs of wire th_en[2924] = \CREG_TH_EN:control_0\[3870]
Removing Lhs of wire \ADC_SAR:vp_ctl_0\[2929] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vp_ctl_2\[2930] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vn_ctl_1\[2931] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vn_ctl_3\[2932] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vp_ctl_1\[2933] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vp_ctl_3\[2934] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vn_ctl_0\[2935] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:vn_ctl_2\[2936] = Net_31_3[285]
Removing Rhs of wire \ADC_SAR:Net_188\[2940] = \ADC_SAR:Net_221\[2941]
Removing Lhs of wire \ADC_SAR:tmpOE__Bypass_net_0\[2964] = Net_28[3]
Removing Lhs of wire \ADC_SAR:Net_383\[2979] = Net_31_3[285]
Removing Lhs of wire head_en[2983] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:add_vi_vv_MODGEN_28_2\[2984] = \CNT_HEAD:MODULE_24:g2:a0:s_2\[3146]
Removing Lhs of wire \CNT_HEAD:add_vi_vv_MODGEN_28_1\[2986] = \CNT_HEAD:MODULE_24:g2:a0:s_1\[3147]
Removing Lhs of wire \CNT_HEAD:add_vi_vv_MODGEN_28_0\[2988] = \CNT_HEAD:MODULE_24:g2:a0:s_0\[3148]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_23\[3029] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_22\[3030] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_21\[3031] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_20\[3032] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_19\[3033] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_18\[3034] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_17\[3035] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_16\[3036] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_15\[3037] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_14\[3038] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_13\[3039] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_12\[3040] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_11\[3041] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_10\[3042] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_9\[3043] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_8\[3044] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_7\[3045] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_6\[3046] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_5\[3047] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_4\[3048] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_3\[3049] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_2\[3050] = \CNT_HEAD:MODIN31_2\[3051]
Removing Lhs of wire \CNT_HEAD:MODIN31_2\[3051] = Net_923_2[2982]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_1\[3052] = \CNT_HEAD:MODIN31_1\[3053]
Removing Lhs of wire \CNT_HEAD:MODIN31_1\[3053] = Net_923_1[2985]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:a_0\[3054] = \CNT_HEAD:MODIN31_0\[3055]
Removing Lhs of wire \CNT_HEAD:MODIN31_0\[3055] = Net_923_0[2987]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_0\[3186] = Net_28[3]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:b_0\[3187] = Net_28[3]
Removing Rhs of wire Net_934[3188] = cmp_vv_vv_MODGEN_29[3189]
Removing Rhs of wire Net_934[3188] = \MODULE_30:g1:a0:xeq\[4412]
Removing Rhs of wire Net_934[3188] = \MODULE_30:g1:a0:gx:u0:aeqb_1\[4399]
Removing Lhs of wire Net_927_2[3190] = Net_31_3[285]
Removing Lhs of wire Net_927_1[3191] = Net_31_3[285]
Removing Lhs of wire Net_927_0[3192] = Net_31_3[285]
Removing Lhs of wire head_rest_delay[3194] = Net_31_3[285]
Removing Lhs of wire rx_en[3203] = Net_28[3]
Removing Lhs of wire dma_rx_trig[3208] = cy_srff_6[3207]
Removing Rhs of wire Net_1160[3214] = \CREG_RX_EN:control_out_0\[3820]
Removing Rhs of wire Net_1160[3214] = \CREG_RX_EN:control_0\[3843]
Removing Lhs of wire \CREG_RX_SLOT_OFFS:clk\[3215] = Net_31_3[285]
Removing Lhs of wire \CREG_RX_SLOT_OFFS:rst\[3216] = Net_31_3[285]
Removing Rhs of wire Net_1087_3[3225] = \CREG_RX_SLOT_OFFS:control_out_3\[3226]
Removing Rhs of wire Net_1087_3[3225] = \CREG_RX_SLOT_OFFS:control_3\[3238]
Removing Rhs of wire Net_1087_2[3227] = \CREG_RX_SLOT_OFFS:control_out_2\[3228]
Removing Rhs of wire Net_1087_2[3227] = \CREG_RX_SLOT_OFFS:control_2\[3239]
Removing Rhs of wire Net_1087_1[3229] = \CREG_RX_SLOT_OFFS:control_out_1\[3230]
Removing Rhs of wire Net_1087_1[3229] = \CREG_RX_SLOT_OFFS:control_1\[3240]
Removing Rhs of wire Net_1087_0[3231] = \CREG_RX_SLOT_OFFS:control_out_0\[3232]
Removing Rhs of wire Net_1087_0[3231] = \CREG_RX_SLOT_OFFS:control_0\[3241]
Removing Rhs of wire rx_slot1[3243] = \LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_reg_1\[3258]
Removing Lhs of wire Net_1256[3245] = Net_28[3]
Removing Lhs of wire \LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_ins_2\[3246] = Net_1128_2[3247]
Removing Lhs of wire \LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_ins_1\[3248] = Net_1128_1[3249]
Removing Lhs of wire \LUT_RX_SLOTS:tmp__LUT_RX_SLOTS_ins_0\[3250] = Net_1128_0[3251]
Removing Rhs of wire Net_1069[3265] = cmp_vv_vv_MODGEN_30[3266]
Removing Rhs of wire Net_1069[3265] = \MODULE_31:g1:a0:xeq\[4486]
Removing Rhs of wire Net_1069[3265] = \MODULE_31:g1:a0:gx:u0:aeqb_1\[4465]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_2\[3267] = \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_2\[3427]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_1\[3268] = \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_1\[3428]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_13_0\[3269] = \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_0\[3429]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_23\[3310] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_22\[3311] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_21\[3312] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_20\[3313] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_19\[3314] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_18\[3315] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_17\[3316] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_16\[3317] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_15\[3318] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_14\[3319] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_13\[3320] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_12\[3321] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_11\[3322] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_10\[3323] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_9\[3324] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_8\[3325] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_7\[3326] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_6\[3327] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_5\[3328] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_4\[3329] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_3\[3330] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_2\[3331] = Net_1128_2[3247]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODIN19_2\[3332] = Net_1128_2[3247]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_1\[3333] = Net_1128_1[3249]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODIN19_1\[3334] = Net_1128_1[3249]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:a_0\[3335] = Net_1128_0[3251]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODIN19_0\[3336] = Net_1128_0[3251]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_0\[3467] = Net_28[3]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_0\[3468] = Net_28[3]
Removing Lhs of wire Net_841_3[3527] = Net_31_3[285]
Removing Lhs of wire Net_841_2[3528] = Net_28[3]
Removing Lhs of wire Net_841_1[3529] = Net_28[3]
Removing Lhs of wire Net_841_0[3530] = Net_28[3]
Removing Lhs of wire Net_838[3531] = Net_28[3]
Removing Rhs of wire Net_839[3532] = \CNT_SLOTS:cmp_vv_vv_MODGEN_16\[3736]
Removing Rhs of wire Net_839[3532] = \CNT_SLOTS:MODULE_16:g1:a0:xeq\[3800]
Removing Rhs of wire Net_839[3532] = \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:aeqb_1\[3779]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_3\[3533] = \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_3\[3693]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_2\[3534] = \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_2\[3694]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_1\[3535] = \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_1\[3695]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:add_vi_vv_MODGEN_15_0\[3536] = \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_0\[3696]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_23\[3577] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_22\[3578] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_21\[3579] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_20\[3580] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_19\[3581] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_18\[3582] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_17\[3583] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_16\[3584] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_15\[3585] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_14\[3586] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_13\[3587] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_12\[3588] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_11\[3589] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_10\[3590] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_9\[3591] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_8\[3592] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_7\[3593] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_6\[3594] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_5\[3595] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_4\[3596] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_3\[3597] = rx_slot_cnt_3[2623]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODIN22_3\[3598] = rx_slot_cnt_3[2623]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_2\[3599] = rx_slot_cnt_2[2625]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODIN22_2\[3600] = rx_slot_cnt_2[2625]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_1\[3601] = rx_slot_cnt_1[2627]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODIN22_1\[3602] = rx_slot_cnt_1[2627]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:a_0\[3603] = rx_slot_cnt_0[2629]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODIN22_0\[3604] = rx_slot_cnt_0[2629]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_0\[3734] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_0\[3735] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:newa_3\[3737] = rx_slot_cnt_3[2623]
Removing Lhs of wire \CNT_SLOTS:MODIN23_3\[3738] = rx_slot_cnt_3[2623]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:newa_2\[3739] = rx_slot_cnt_2[2625]
Removing Lhs of wire \CNT_SLOTS:MODIN23_2\[3740] = rx_slot_cnt_2[2625]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:newa_1\[3741] = rx_slot_cnt_1[2627]
Removing Lhs of wire \CNT_SLOTS:MODIN23_1\[3742] = rx_slot_cnt_1[2627]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:newa_0\[3743] = rx_slot_cnt_0[2629]
Removing Lhs of wire \CNT_SLOTS:MODIN23_0\[3744] = rx_slot_cnt_0[2629]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:newb_3\[3745] = \CNT_SLOTS:MODIN24_3\[3746]
Removing Lhs of wire \CNT_SLOTS:MODIN24_3\[3746] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:newb_2\[3747] = \CNT_SLOTS:MODIN24_2\[3748]
Removing Lhs of wire \CNT_SLOTS:MODIN24_2\[3748] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:newb_1\[3749] = \CNT_SLOTS:MODIN24_1\[3750]
Removing Lhs of wire \CNT_SLOTS:MODIN24_1\[3750] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:newb_0\[3751] = \CNT_SLOTS:MODIN24_0\[3752]
Removing Lhs of wire \CNT_SLOTS:MODIN24_0\[3752] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:dataa_3\[3753] = rx_slot_cnt_3[2623]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:dataa_2\[3754] = rx_slot_cnt_2[2625]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:dataa_1\[3755] = rx_slot_cnt_1[2627]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:dataa_0\[3756] = rx_slot_cnt_0[2629]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:datab_3\[3757] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:datab_2\[3758] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:datab_1\[3759] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:datab_0\[3760] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:a_3\[3761] = rx_slot_cnt_3[2623]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:a_2\[3762] = rx_slot_cnt_2[2625]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:a_1\[3763] = rx_slot_cnt_1[2627]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:a_0\[3764] = rx_slot_cnt_0[2629]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:b_3\[3765] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:b_2\[3766] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:b_1\[3767] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:b_0\[3768] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:aeqb_0\[3773] = Net_28[3]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:eq_0\[3774] = \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:xnor_array_0\[3772]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:eqi_0\[3778] = \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:eq_3\[3777]
Removing Lhs of wire tmpOE__INPUT_ADC_net_0[3812] = Net_28[3]
Removing Lhs of wire pre_en[3817] = Net_31_3[285]
Removing Lhs of wire \CREG_RX_EN:clk\[3818] = Net_31_3[285]
Removing Lhs of wire \CREG_RX_EN:rst\[3819] = Net_31_3[285]
Removing Lhs of wire \CREG_TH_EN:clk\[3845] = Net_31_3[285]
Removing Lhs of wire \CREG_TH_EN:rst\[3846] = Net_31_3[285]
Removing Lhs of wire Net_1282[3878] = Net_31_3[285]
Removing Lhs of wire Net_1280[3879] = Net_28[3]
Removing Lhs of wire \FDIV_EDGE:add_vi_vv_MODGEN_31_1\[3882] = \FDIV_EDGE:MODULE_25:g2:a0:s_1\[4042]
Removing Lhs of wire \FDIV_EDGE:add_vi_vv_MODGEN_31_0\[3883] = \FDIV_EDGE:MODULE_25:g2:a0:s_0\[4043]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_23\[3924] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_22\[3925] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_21\[3926] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_20\[3927] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_19\[3928] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_18\[3929] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_17\[3930] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_16\[3931] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_15\[3932] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_14\[3933] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_13\[3934] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_12\[3935] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_11\[3936] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_10\[3937] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_9\[3938] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_8\[3939] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_7\[3940] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_6\[3941] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_5\[3942] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_4\[3943] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_3\[3944] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_2\[3945] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_1\[3946] = \FDIV_EDGE:MODIN32_1\[3947]
Removing Lhs of wire \FDIV_EDGE:MODIN32_1\[3947] = \FDIV_EDGE:count_1\[3880]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:a_0\[3948] = \FDIV_EDGE:MODIN32_0\[3949]
Removing Lhs of wire \FDIV_EDGE:MODIN32_0\[3949] = \FDIV_EDGE:count_0\[3881]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_0\[4081] = Net_28[3]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:b_0\[4082] = Net_28[3]
Removing Lhs of wire Net_1290[4084] = cydff_34[4083]
Removing Lhs of wire \SREG_PRE_RISING:status_0\[4085] = Net_1293[4086]
Removing Rhs of wire Net_1293[4086] = cydff_36[4097]
Removing Lhs of wire \SREG_PRE_RISING:status_1\[4087] = Net_1294[4088]
Removing Rhs of wire Net_1294[4088] = cydff_35[4096]
Removing Lhs of wire \SREG_PRE_RISING:status_2\[4089] = cydff_34[4083]
Removing Lhs of wire \SREG_PRE_RISING:status_3\[4090] = Net_31_3[285]
Removing Lhs of wire \SREG_PRE_RISING:status_4\[4091] = Net_31_3[285]
Removing Lhs of wire \SREG_PRE_RISING:status_5\[4092] = Net_31_3[285]
Removing Lhs of wire \SREG_PRE_RISING:status_6\[4093] = Net_31_3[285]
Removing Lhs of wire \SREG_PRE_RISING:status_7\[4094] = Net_31_3[285]
Removing Lhs of wire Net_1313[4099] = cydff_37[4098]
Removing Lhs of wire \SREG_PRE_FALLING:status_0\[4100] = Net_1314[4101]
Removing Rhs of wire Net_1314[4101] = cydff_39[4112]
Removing Lhs of wire \SREG_PRE_FALLING:status_1\[4102] = Net_1315[4103]
Removing Rhs of wire Net_1315[4103] = cydff_38[4111]
Removing Lhs of wire \SREG_PRE_FALLING:status_2\[4104] = cydff_37[4098]
Removing Lhs of wire \SREG_PRE_FALLING:status_3\[4105] = Net_31_3[285]
Removing Lhs of wire \SREG_PRE_FALLING:status_4\[4106] = Net_31_3[285]
Removing Lhs of wire \SREG_PRE_FALLING:status_5\[4107] = Net_31_3[285]
Removing Lhs of wire \SREG_PRE_FALLING:status_6\[4108] = Net_31_3[285]
Removing Lhs of wire \SREG_PRE_FALLING:status_7\[4109] = Net_31_3[285]
Removing Lhs of wire \MODULE_26:g1:a0:newa_2\[4113] = MODIN33_2[4114]
Removing Lhs of wire MODIN33_2[4114] = Net_31_3[285]
Removing Lhs of wire \MODULE_26:g1:a0:newa_1\[4115] = MODIN33_1[4116]
Removing Lhs of wire MODIN33_1[4116] = Net_31_3[285]
Removing Lhs of wire \MODULE_26:g1:a0:newa_0\[4117] = MODIN33_0[4118]
Removing Lhs of wire MODIN33_0[4118] = Net_31_3[285]
Removing Lhs of wire \MODULE_26:g1:a0:newb_2\[4119] = Net_280_2[936]
Removing Lhs of wire MODIN34_2[4120] = Net_280_2[936]
Removing Lhs of wire \MODULE_26:g1:a0:newb_1\[4121] = Net_280_1[937]
Removing Lhs of wire MODIN34_1[4122] = Net_280_1[937]
Removing Lhs of wire \MODULE_26:g1:a0:newb_0\[4123] = Net_280_0[938]
Removing Lhs of wire MODIN34_0[4124] = Net_280_0[938]
Removing Lhs of wire \MODULE_26:g1:a0:dataa_2\[4125] = Net_31_3[285]
Removing Lhs of wire \MODULE_26:g1:a0:dataa_1\[4126] = Net_31_3[285]
Removing Lhs of wire \MODULE_26:g1:a0:dataa_0\[4127] = Net_31_3[285]
Removing Lhs of wire \MODULE_26:g1:a0:datab_2\[4128] = Net_280_2[936]
Removing Lhs of wire \MODULE_26:g1:a0:datab_1\[4129] = Net_280_1[937]
Removing Lhs of wire \MODULE_26:g1:a0:datab_0\[4130] = Net_280_0[938]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:a_2\[4131] = Net_31_3[285]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:a_1\[4132] = Net_31_3[285]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:a_0\[4133] = Net_31_3[285]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:b_2\[4134] = Net_280_2[936]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:b_1\[4135] = Net_280_1[937]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:b_0\[4136] = Net_280_0[938]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:aeqb_0\[4140] = Net_28[3]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:eq_0\[4141] = \MODULE_26:g1:a0:gx:u0:xnor_array_0\[4139]
Removing Lhs of wire \MODULE_26:g1:a0:gx:u0:eqi_0\[4144] = \MODULE_26:g1:a0:gx:u0:eq_2\[4143]
Removing Lhs of wire \MODULE_27:g1:a0:newa_2\[4169] = Net_420_2[1270]
Removing Lhs of wire MODIN35_2[4170] = Net_420_2[1270]
Removing Lhs of wire \MODULE_27:g1:a0:newa_1\[4171] = Net_420_1[1273]
Removing Lhs of wire MODIN35_1[4172] = Net_420_1[1273]
Removing Lhs of wire \MODULE_27:g1:a0:newa_0\[4173] = Net_420_0[1275]
Removing Lhs of wire MODIN35_0[4174] = Net_420_0[1275]
Removing Lhs of wire \MODULE_27:g1:a0:newb_2\[4175] = MODIN36_2[4176]
Removing Lhs of wire MODIN36_2[4176] = Net_31_3[285]
Removing Lhs of wire \MODULE_27:g1:a0:newb_1\[4177] = MODIN36_1[4178]
Removing Lhs of wire MODIN36_1[4178] = Net_31_3[285]
Removing Lhs of wire \MODULE_27:g1:a0:newb_0\[4179] = MODIN36_0[4180]
Removing Lhs of wire MODIN36_0[4180] = Net_31_3[285]
Removing Lhs of wire \MODULE_27:g1:a0:dataa_2\[4181] = Net_420_2[1270]
Removing Lhs of wire \MODULE_27:g1:a0:dataa_1\[4182] = Net_420_1[1273]
Removing Lhs of wire \MODULE_27:g1:a0:dataa_0\[4183] = Net_420_0[1275]
Removing Lhs of wire \MODULE_27:g1:a0:datab_2\[4184] = Net_31_3[285]
Removing Lhs of wire \MODULE_27:g1:a0:datab_1\[4185] = Net_31_3[285]
Removing Lhs of wire \MODULE_27:g1:a0:datab_0\[4186] = Net_31_3[285]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:a_2\[4187] = Net_420_2[1270]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:a_1\[4188] = Net_420_1[1273]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:a_0\[4189] = Net_420_0[1275]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:b_2\[4190] = Net_31_3[285]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:b_1\[4191] = Net_31_3[285]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:b_0\[4192] = Net_31_3[285]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:aeqb_0\[4196] = Net_28[3]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:eq_0\[4197] = \MODULE_27:g1:a0:gx:u0:xnor_array_0\[4195]
Removing Lhs of wire \MODULE_27:g1:a0:gx:u0:eqi_0\[4200] = \MODULE_27:g1:a0:gx:u0:eq_2\[4199]
Removing Lhs of wire \MODULE_28:g1:a0:newa_2\[4225] = Net_77_2[333]
Removing Lhs of wire MODIN37_2[4226] = Net_77_2[333]
Removing Lhs of wire \MODULE_28:g1:a0:newa_1\[4227] = Net_77_1[334]
Removing Lhs of wire MODIN37_1[4228] = Net_77_1[334]
Removing Lhs of wire \MODULE_28:g1:a0:newa_0\[4229] = Net_77_0[335]
Removing Lhs of wire MODIN37_0[4230] = Net_77_0[335]
Removing Lhs of wire \MODULE_28:g1:a0:newb_2\[4231] = MODIN38_2[4232]
Removing Lhs of wire MODIN38_2[4232] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:newb_1\[4233] = MODIN38_1[4234]
Removing Lhs of wire MODIN38_1[4234] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:newb_0\[4235] = MODIN38_0[4236]
Removing Lhs of wire MODIN38_0[4236] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:dataa_2\[4237] = Net_77_2[333]
Removing Lhs of wire \MODULE_28:g1:a0:dataa_1\[4238] = Net_77_1[334]
Removing Lhs of wire \MODULE_28:g1:a0:dataa_0\[4239] = Net_77_0[335]
Removing Lhs of wire \MODULE_28:g1:a0:datab_2\[4240] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:datab_1\[4241] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:datab_0\[4242] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:a_2\[4243] = Net_77_2[333]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:a_1\[4244] = Net_77_1[334]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:a_0\[4245] = Net_77_0[335]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:b_2\[4246] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:b_1\[4247] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:b_0\[4248] = Net_31_3[285]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:aeqb_0\[4252] = Net_28[3]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:eq_0\[4253] = \MODULE_28:g1:a0:gx:u0:xnor_array_0\[4251]
Removing Lhs of wire \MODULE_28:g1:a0:gx:u0:eqi_0\[4256] = \MODULE_28:g1:a0:gx:u0:eq_2\[4255]
Removing Lhs of wire \MODULE_29:g1:a0:newa_4\[4281] = MODIN39_4[4282]
Removing Lhs of wire MODIN39_4[4282] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:newa_3\[4283] = MODIN39_3[4284]
Removing Lhs of wire MODIN39_3[4284] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:newa_2\[4285] = MODIN39_2[4286]
Removing Lhs of wire MODIN39_2[4286] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:newa_1\[4287] = MODIN39_1[4288]
Removing Lhs of wire MODIN39_1[4288] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:newa_0\[4289] = MODIN39_0[4290]
Removing Lhs of wire MODIN39_0[4290] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:newb_4\[4291] = Net_485_4[1561]
Removing Lhs of wire MODIN40_4[4292] = Net_485_4[1561]
Removing Lhs of wire \MODULE_29:g1:a0:newb_3\[4293] = Net_485_3[1564]
Removing Lhs of wire MODIN40_3[4294] = Net_485_3[1564]
Removing Lhs of wire \MODULE_29:g1:a0:newb_2\[4295] = Net_485_2[1566]
Removing Lhs of wire MODIN40_2[4296] = Net_485_2[1566]
Removing Lhs of wire \MODULE_29:g1:a0:newb_1\[4297] = Net_485_1[1568]
Removing Lhs of wire MODIN40_1[4298] = Net_485_1[1568]
Removing Lhs of wire \MODULE_29:g1:a0:newb_0\[4299] = Net_485_0[1570]
Removing Lhs of wire MODIN40_0[4300] = Net_485_0[1570]
Removing Lhs of wire \MODULE_29:g1:a0:dataa_4\[4301] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:dataa_3\[4302] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:dataa_2\[4303] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:dataa_1\[4304] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:dataa_0\[4305] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:datab_4\[4306] = Net_485_4[1561]
Removing Lhs of wire \MODULE_29:g1:a0:datab_3\[4307] = Net_485_3[1564]
Removing Lhs of wire \MODULE_29:g1:a0:datab_2\[4308] = Net_485_2[1566]
Removing Lhs of wire \MODULE_29:g1:a0:datab_1\[4309] = Net_485_1[1568]
Removing Lhs of wire \MODULE_29:g1:a0:datab_0\[4310] = Net_485_0[1570]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:a_4\[4311] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:a_3\[4312] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:a_2\[4313] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:a_1\[4314] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:a_0\[4315] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:b_4\[4316] = Net_485_4[1561]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:b_3\[4317] = Net_485_3[1564]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:b_2\[4318] = Net_485_2[1566]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:b_1\[4319] = Net_485_1[1568]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:b_0\[4320] = Net_485_0[1570]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:aeqb_0\[4326] = Net_28[3]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:eq_0\[4327] = \MODULE_29:g1:a0:gx:u0:xnor_array_0\[4325]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:eqi_0\[4332] = \MODULE_29:g1:a0:gx:u0:eq_4\[4331]
Removing Lhs of wire \MODULE_30:g1:a0:newa_2\[4367] = Net_923_2[2982]
Removing Lhs of wire MODIN41_2[4368] = Net_923_2[2982]
Removing Lhs of wire \MODULE_30:g1:a0:newa_1\[4369] = Net_923_1[2985]
Removing Lhs of wire MODIN41_1[4370] = Net_923_1[2985]
Removing Lhs of wire \MODULE_30:g1:a0:newa_0\[4371] = Net_923_0[2987]
Removing Lhs of wire MODIN41_0[4372] = Net_923_0[2987]
Removing Lhs of wire \MODULE_30:g1:a0:newb_2\[4373] = MODIN42_2[4374]
Removing Lhs of wire MODIN42_2[4374] = Net_31_3[285]
Removing Lhs of wire \MODULE_30:g1:a0:newb_1\[4375] = MODIN42_1[4376]
Removing Lhs of wire MODIN42_1[4376] = Net_31_3[285]
Removing Lhs of wire \MODULE_30:g1:a0:newb_0\[4377] = MODIN42_0[4378]
Removing Lhs of wire MODIN42_0[4378] = Net_31_3[285]
Removing Lhs of wire \MODULE_30:g1:a0:dataa_2\[4379] = Net_923_2[2982]
Removing Lhs of wire \MODULE_30:g1:a0:dataa_1\[4380] = Net_923_1[2985]
Removing Lhs of wire \MODULE_30:g1:a0:dataa_0\[4381] = Net_923_0[2987]
Removing Lhs of wire \MODULE_30:g1:a0:datab_2\[4382] = Net_31_3[285]
Removing Lhs of wire \MODULE_30:g1:a0:datab_1\[4383] = Net_31_3[285]
Removing Lhs of wire \MODULE_30:g1:a0:datab_0\[4384] = Net_31_3[285]
Removing Lhs of wire \MODULE_30:g1:a0:gx:u0:a_2\[4385] = Net_923_2[2982]
Removing Lhs of wire \MODULE_30:g1:a0:gx:u0:a_1\[4386] = Net_923_1[2985]
Removing Lhs of wire \MODULE_30:g1:a0:gx:u0:a_0\[4387] = Net_923_0[2987]
Removing Lhs of wire \MODULE_30:g1:a0:gx:u0:b_2\[4388] = Net_31_3[285]
Removing Lhs of wire \MODULE_30:g1:a0:gx:u0:b_1\[4389] = Net_31_3[285]
Removing Lhs of wire \MODULE_30:g1:a0:gx:u0:b_0\[4390] = Net_31_3[285]
Removing Lhs of wire \MODULE_30:g1:a0:gx:u0:aeqb_0\[4394] = Net_28[3]
Removing Lhs of wire \MODULE_30:g1:a0:gx:u0:eq_0\[4395] = \MODULE_30:g1:a0:gx:u0:xnor_array_0\[4393]
Removing Lhs of wire \MODULE_30:g1:a0:gx:u0:eqi_0\[4398] = \MODULE_30:g1:a0:gx:u0:eq_2\[4397]
Removing Lhs of wire \MODULE_31:g1:a0:newa_3\[4423] = rx_slot_cnt_3[2623]
Removing Lhs of wire MODIN43_3[4424] = rx_slot_cnt_3[2623]
Removing Lhs of wire \MODULE_31:g1:a0:newa_2\[4425] = rx_slot_cnt_2[2625]
Removing Lhs of wire MODIN43_2[4426] = rx_slot_cnt_2[2625]
Removing Lhs of wire \MODULE_31:g1:a0:newa_1\[4427] = rx_slot_cnt_1[2627]
Removing Lhs of wire MODIN43_1[4428] = rx_slot_cnt_1[2627]
Removing Lhs of wire \MODULE_31:g1:a0:newa_0\[4429] = rx_slot_cnt_0[2629]
Removing Lhs of wire MODIN43_0[4430] = rx_slot_cnt_0[2629]
Removing Lhs of wire \MODULE_31:g1:a0:newb_3\[4431] = MODIN44_3[4432]
Removing Lhs of wire MODIN44_3[4432] = Net_1087_3[3225]
Removing Lhs of wire \MODULE_31:g1:a0:newb_2\[4433] = MODIN44_2[4434]
Removing Lhs of wire MODIN44_2[4434] = Net_1087_2[3227]
Removing Lhs of wire \MODULE_31:g1:a0:newb_1\[4435] = MODIN44_1[4436]
Removing Lhs of wire MODIN44_1[4436] = Net_1087_1[3229]
Removing Lhs of wire \MODULE_31:g1:a0:newb_0\[4437] = MODIN44_0[4438]
Removing Lhs of wire MODIN44_0[4438] = Net_1087_0[3231]
Removing Lhs of wire \MODULE_31:g1:a0:dataa_3\[4439] = rx_slot_cnt_3[2623]
Removing Lhs of wire \MODULE_31:g1:a0:dataa_2\[4440] = rx_slot_cnt_2[2625]
Removing Lhs of wire \MODULE_31:g1:a0:dataa_1\[4441] = rx_slot_cnt_1[2627]
Removing Lhs of wire \MODULE_31:g1:a0:dataa_0\[4442] = rx_slot_cnt_0[2629]
Removing Lhs of wire \MODULE_31:g1:a0:datab_3\[4443] = Net_1087_3[3225]
Removing Lhs of wire \MODULE_31:g1:a0:datab_2\[4444] = Net_1087_2[3227]
Removing Lhs of wire \MODULE_31:g1:a0:datab_1\[4445] = Net_1087_1[3229]
Removing Lhs of wire \MODULE_31:g1:a0:datab_0\[4446] = Net_1087_0[3231]
Removing Lhs of wire \MODULE_31:g1:a0:gx:u0:a_3\[4447] = rx_slot_cnt_3[2623]
Removing Lhs of wire \MODULE_31:g1:a0:gx:u0:a_2\[4448] = rx_slot_cnt_2[2625]
Removing Lhs of wire \MODULE_31:g1:a0:gx:u0:a_1\[4449] = rx_slot_cnt_1[2627]
Removing Lhs of wire \MODULE_31:g1:a0:gx:u0:a_0\[4450] = rx_slot_cnt_0[2629]
Removing Lhs of wire \MODULE_31:g1:a0:gx:u0:b_3\[4451] = Net_1087_3[3225]
Removing Lhs of wire \MODULE_31:g1:a0:gx:u0:b_2\[4452] = Net_1087_2[3227]
Removing Lhs of wire \MODULE_31:g1:a0:gx:u0:b_1\[4453] = Net_1087_1[3229]
Removing Lhs of wire \MODULE_31:g1:a0:gx:u0:b_0\[4454] = Net_1087_0[3231]
Removing Lhs of wire \MODULE_31:g1:a0:gx:u0:aeqb_0\[4459] = Net_28[3]
Removing Lhs of wire \MODULE_31:g1:a0:gx:u0:eq_0\[4460] = \MODULE_31:g1:a0:gx:u0:xnor_array_0\[4458]
Removing Lhs of wire \MODULE_31:g1:a0:gx:u0:eqi_0\[4464] = \MODULE_31:g1:a0:gx:u0:eq_3\[4463]
Removing Lhs of wire cydff_4D[4506] = Net_149[631]
Removing Lhs of wire cydff_3D[4507] = Net_146[633]
Removing Lhs of wire cydff_2D[4508] = Net_142[635]
Removing Lhs of wire cydff_1D[4509] = pay_current_bit[336]
Removing Lhs of wire cydff_5D[4516] = ser_current_bit[939]
Removing Lhs of wire cydff_6D[4517] = cydff_5[1206]
Removing Lhs of wire cydff_7D[4518] = cydff_6[1208]
Removing Lhs of wire cydff_8D[4519] = cydff_7[1210]
Removing Lhs of wire cydff_9D[4520] = cydff_8[1212]
Removing Lhs of wire \UART:BUART:reset_reg\\D\[4531] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:rx_bitclk\\D\[4546] = \UART:BUART:rx_bitclk_pre\[1987]
Removing Lhs of wire \UART:BUART:rx_parity_error_pre\\D\[4555] = \UART:BUART:rx_parity_error_pre\[2064]
Removing Lhs of wire \UART:BUART:rx_break_status\\D\[4556] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:min_kill_reg\\D\[4560] = Net_28[3]
Removing Lhs of wire \PWM_LED:PWMUDB:prevCapture\\D\[4561] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:trig_last\\D\[4562] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:ltch_kill_reg\\D\[4565] = Net_28[3]
Removing Lhs of wire \PWM_LED:PWMUDB:prevCompare1\\D\[4568] = \PWM_LED:PWMUDB:cmp1\[2250]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp1_status_reg\\D\[4569] = \PWM_LED:PWMUDB:cmp1_status\[2251]
Removing Lhs of wire \PWM_LED:PWMUDB:cmp2_status_reg\\D\[4570] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:pwm_i_reg\\D\[4572] = \PWM_LED:PWMUDB:pwm_i\[2302]
Removing Lhs of wire \PWM_LED:PWMUDB:pwm1_i_reg\\D\[4573] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:pwm2_i_reg\\D\[4574] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:tc_i_reg\\D\[4575] = \PWM_LED:PWMUDB:status_2\[2245]
Removing Lhs of wire cydff_29D[4577] = Net_745[2554]
Removing Lhs of wire cydff_28D[4578] = Net_748[2557]
Removing Lhs of wire cydff_27D[4579] = Net_750[2559]
Removing Lhs of wire cydff_26D[4580] = Net_693[2561]
Removing Lhs of wire cydff_25D[4581] = Net_793[2563]
Removing Lhs of wire cydff_24D[4582] = Net_689[2565]
Removing Lhs of wire cydff_23D[4583] = Net_791[2567]
Removing Lhs of wire cydff_22D[4584] = Net_685[2569]
Removing Lhs of wire cydff_21D[4585] = Net_790[2571]
Removing Lhs of wire cydff_20D[4586] = Net_680[2573]
Removing Lhs of wire cydff_19D[4587] = Net_789[2575]
Removing Lhs of wire cydff_18D[4588] = Net_676[2577]
Removing Lhs of wire cydff_17D[4589] = Net_755[2579]
Removing Lhs of wire cydff_16D[4590] = Net_795[2581]
Removing Lhs of wire cydff_15D[4591] = Net_757[2583]
Removing Lhs of wire cydff_14D[4592] = h3[2585]
Removing Lhs of wire cydff_13D[4593] = h2[2587]
Removing Lhs of wire cydff_12D[4594] = h1[2589]
Removing Lhs of wire cydff_11D[4595] = h0[2591]
Removing Lhs of wire cydff_10D[4596] = comp_out[2593]
Removing Lhs of wire cydff_30D[4597] = cydff_29[2553]
Removing Lhs of wire cydff_31D[4598] = cydff_30[2594]
Removing Lhs of wire cydff_32D[4599] = cydff_31[2596]
Removing Lhs of wire cydff_33D[4600] = cydff_32[2598]
Removing Lhs of wire \EdgeRising_7:EdgeDetect_1:last\\D\[4608] = rx_slot2[2840]
Removing Lhs of wire \EdgeRising_6:EdgeDetect_1:last\\D\[4614] = rx_slot1[3243]
Removing Lhs of wire \EdgeRising_5:EdgeDetect_1:last\\D\[4615] = rx_slot0[2552]
Removing Lhs of wire \EdgeFalling_1:EdgeDetect_1:last\\D\[4619] = cmp_out[3844]
Removing Lhs of wire \EdgeRising_1:EdgeDetect_1:last\\D\[4620] = cmp_out[3844]
Removing Lhs of wire cydff_34D[4624] = rx_slot_cnt_2[2625]
Removing Lhs of wire cydff_35D[4625] = rx_slot_cnt_1[2627]
Removing Lhs of wire cydff_36D[4626] = rx_slot_cnt_0[2629]
Removing Lhs of wire cydff_37D[4627] = rx_slot_cnt_2[2625]
Removing Lhs of wire cydff_38D[4628] = rx_slot_cnt_1[2627]
Removing Lhs of wire cydff_39D[4629] = rx_slot_cnt_0[2629]

------------------------------------------------------
Aliased 0 equations, 1292 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Substituting virtuals - pass 1:

Note:  Expanding virtual equation for 'Net_28' (cost = 0):
Net_28 <=  ('1') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_34_0);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_0\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_0\ <= (not Net_34_0);

Note:  Expanding virtual equation for 'Net_31_3' (cost = 0):
Net_31_3 <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_3\ <= (not Net_34_3);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_2\ <= (not Net_34_2);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_1\ <= (Net_34_1);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:xnor_array_0\ <= (Net_34_0);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:eq_1\' (cost = 1):
\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:eq_1\ <= ((Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:eq_2\' (cost = 1):
\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:eq_2\ <= ((not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:lt_0\' (cost = 0):
\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:lt_0\ <= (not Net_34_0);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:gt_0\' (cost = 0):
\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:lt_1\' (cost = 2):
\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:lt_1\ <= (not Net_34_0
	OR not Net_34_1);

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:gt_1\' (cost = 0):
\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for 'tx_slot2' (cost = 9):
tx_slot2 <= ((not Net_34_3 and not Net_34_2 and not Net_34_0 and Net_34_1));

Note:  Expanding virtual equation for 'tx_slot1' (cost = 9):
tx_slot1 <= ((not Net_34_3 and not Net_34_2 and not Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for 'tx_slot0' (cost = 1):
tx_slot0 <= ((not Net_34_3 and not Net_34_2 and not Net_34_1 and not Net_34_0));

Note:  Expanding virtual equation for 'Net_114' (cost = 0):
Net_114 <= (not clk_shift);

Note:  Expanding virtual equation for 'ham_empty' (cost = 0):
ham_empty <= (not ham_full);

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_77_0);

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_0\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_0\ <= (not Net_77_0);

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_2\ <= (Net_77_2);

Note:  Expanding virtual equation for '\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_1\ <= (Net_77_1);

Note:  Expanding virtual equation for '\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:xnor_array_0\ <= (Net_77_0);

Note:  Expanding virtual equation for '\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_1\' (cost = 1):
\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_1\ <= ((Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_209_0);

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_0\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_0\ <= (not Net_209_0);

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_209_1 and Net_209_0));

Note:  Expanding virtual equation for '\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:xnor_array_1\ <= (not Net_209_1);

Note:  Expanding virtual equation for '\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:xnor_array_0\ <= (not Net_209_0);

Note:  Expanding virtual equation for 'Net_221' (cost = 0):
Net_221 <=  ('1') ;

Note:  Virtual signal ser_en with ( cost: 884 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
ser_en <= ((not Net_34_3 and not Net_34_2 and not Net_34_0 and not ham_full and Net_34_1));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_280_0);

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_0\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_0\ <= (not Net_280_0);

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_2\ <= (Net_280_2);

Note:  Expanding virtual equation for '\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_1\ <= (Net_280_1);

Note:  Expanding virtual equation for '\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:xnor_array_0\ <= (not Net_280_0);

Note:  Expanding virtual equation for '\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_1\' (cost = 1):
\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_1\ <= ((not Net_280_0 and Net_280_1));

Note:  Expanding virtual equation for 'ser_shift_hi' (cost = 4):
ser_shift_hi <= ((clk_shift and ser_en));

Note:  Expanding virtual equation for 'Net_427' (cost = 0):
Net_427 <=  ('1') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_420_0);

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_0\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_0\ <= (not Net_420_0);

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_2\' (cost = 2):
\CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_2\ <= ((not Net_404_2 and not Net_420_2)
	OR (Net_404_2 and Net_420_2));

Note:  Expanding virtual equation for '\CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_1\' (cost = 2):
\CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_1\ <= ((not Net_404_1 and not Net_420_1)
	OR (Net_404_1 and Net_420_1));

Note:  Expanding virtual equation for '\CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\CNT_L:MODULE_10:g1:a0:gx:u0:xnor_array_0\ <= ((not Net_404_0 and not Net_420_0)
	OR (Net_404_0 and Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:MODULE_10:g1:a0:gx:u0:eq_1\' (cost = 8):
\CNT_L:MODULE_10:g1:a0:gx:u0:eq_1\ <= ((not Net_404_1 and not Net_404_0 and not Net_420_1 and not Net_420_0)
	OR (not Net_404_1 and not Net_420_1 and Net_404_0 and Net_420_0)
	OR (not Net_404_0 and not Net_420_0 and Net_404_1 and Net_420_1)
	OR (Net_404_1 and Net_404_0 and Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for 'Net_457' (cost = 0):
Net_457 <=  ('1') ;

Note:  Expanding virtual equation for 'Net_490' (cost = 0):
Net_490 <=  ('1') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_485_0);

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_0\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_0\ <= (not Net_485_0);

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_4\ <= (Net_485_4);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_3\ <= (not Net_485_3);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_2\ <= (not Net_485_2);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_1\ <= (Net_485_1);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:xnor_array_0\ <= (Net_485_0);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_1\' (cost = 1):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_1\ <= ((Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_2\' (cost = 1):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_2\ <= ((not Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_3\' (cost = 1):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_3\ <= ((not Net_485_3 and not Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_0\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_0\ <= (not Net_485_0);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_0\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_1\' (cost = 2):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:lt_1\ <= (not Net_485_0
	OR not Net_485_1);

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_1\' (cost = 0):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_addressmatch\' (cost = 0):
\UART:BUART:rx_addressmatch\ <= (\UART:BUART:rx_addressmatch2\
	OR \UART:BUART:rx_addressmatch1\);

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre\' (cost = 1):
\UART:BUART:rx_bitclk_pre\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_bitclk_pre16x\' (cost = 0):
\UART:BUART:rx_bitclk_pre16x\ <= ((not \UART:BUART:rx_count_2\ and \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit1\' (cost = 1):
\UART:BUART:rx_poll_bit1\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:rx_poll_bit2\' (cost = 1):
\UART:BUART:rx_poll_bit2\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\ and not \UART:BUART:rx_count_0\));

Note:  Expanding virtual equation for '\UART:BUART:pollingrange\' (cost = 4):
\UART:BUART:pollingrange\ <= ((not \UART:BUART:rx_count_2\ and not \UART:BUART:rx_count_1\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:s_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:s_0\ <= (not \UART:BUART:pollcount_0\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:gta_1\ <= (\UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:lta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:lta_1\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:gta_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g2:a0:lta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_20:g2:a0:lta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g2:a0:gta_6\' (cost = 0):
\UART:BUART:sRX:MODULE_20:g2:a0:gta_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g2:a0:lta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_20:g2:a0:lta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g2:a0:gta_5\' (cost = 0):
\UART:BUART:sRX:MODULE_20:g2:a0:gta_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g2:a0:lta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_20:g2:a0:lta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g2:a0:gta_4\' (cost = 0):
\UART:BUART:sRX:MODULE_20:g2:a0:gta_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g2:a0:lta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_20:g2:a0:lta_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g2:a0:gta_3\' (cost = 0):
\UART:BUART:sRX:MODULE_20:g2:a0:gta_3\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g2:a0:lta_2\' (cost = 1):
\UART:BUART:sRX:MODULE_20:g2:a0:lta_2\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g2:a0:gta_2\' (cost = 0):
\UART:BUART:sRX:MODULE_20:g2:a0:gta_2\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g2:a0:lta_1\' (cost = 2):
\UART:BUART:sRX:MODULE_20:g2:a0:lta_1\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g2:a0:gta_1\' (cost = 0):
\UART:BUART:sRX:MODULE_20:g2:a0:gta_1\ <= (\UART:BUART:rx_count_6\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_20:g2:a0:lta_0\' (cost = 8):
\UART:BUART:sRX:MODULE_20:g2:a0:lta_0\ <= ((not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_4\)
	OR (not \UART:BUART:rx_count_6\ and not \UART:BUART:rx_count_5\));

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:trig_rise\' (cost = 0):
\PWM_LED:PWMUDB:trig_rise\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:cmp1\' (cost = 0):
\PWM_LED:PWMUDB:cmp1\ <= (\PWM_LED:PWMUDB:cmp1_less\);

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\PWM_LED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_0\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_0\ <= (not \PWM_LED:PWMUDB:dith_count_0\);

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\PWM_LED:PWMUDB:dith_count_1\ and \PWM_LED:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for 'rx_slot0' (cost = 1):
rx_slot0 <= ((not Net_1128_2 and not Net_1128_1 and not Net_1128_0));

Note:  Expanding virtual equation for 'Net_797' (cost = 0):
Net_797 <= (not Net_755);

Note:  Expanding virtual equation for 'Net_801' (cost = 0):
Net_801 <= (not h2);

Note:  Expanding virtual equation for 'Net_802' (cost = 0):
Net_802 <= (not h1);

Note:  Expanding virtual equation for 'Net_803' (cost = 0):
Net_803 <= (not h0);

Note:  Expanding virtual equation for 'Net_691' (cost = 0):
Net_691 <= (not Net_793);

Note:  Expanding virtual equation for 'Net_687' (cost = 0):
Net_687 <= (not Net_791);

Note:  Expanding virtual equation for 'Net_682' (cost = 0):
Net_682 <= (not Net_790);

Note:  Expanding virtual equation for 'Net_678' (cost = 0):
Net_678 <= (not Net_789);

Note:  Expanding virtual equation for 'Net_769' (cost = 0):
Net_769 <= (not cydff_32);

Note:  Expanding virtual equation for 'Net_774' (cost = 0):
Net_774 <= (not cydff_30);

Note:  Expanding virtual equation for 'Net_776' (cost = 0):
Net_776 <= (not Net_745);

Note:  Expanding virtual equation for 'Net_779' (cost = 0):
Net_779 <= (not Net_750);

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_0\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:s_0\ <= (not \FDIV_TX_SLOTS:count_0\);

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FDIV_TX_SLOTS:count_0\);

Note:  Expanding virtual equation for 'rx_slot2' (cost = 1):
rx_slot2 <= ((not Net_1128_2 and not Net_1128_0 and Net_1128_1));

Note:  Expanding virtual equation for 'rx_slot2_p' (cost = 1):
rx_slot2_p <= ((not \EdgeRising_7:EdgeDetect_1:last\ and not Net_1128_2 and not Net_1128_0 and Net_1128_1));

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_923_0);

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:s_0\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:s_0\ <= (not Net_923_0);

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_933' (cost = 0):
Net_933 <=  ('1') ;

Note:  Expanding virtual equation for 'rx_slot0_p' (cost = 2):
rx_slot0_p <= ((not \EdgeRising_5:EdgeDetect_1:last\ and not Net_1128_2 and not Net_1128_1 and not Net_1128_0));

Note:  Expanding virtual equation for 'rx_slot1' (cost = 1):
rx_slot1 <= ((not Net_1128_2 and not Net_1128_1 and Net_1128_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (Net_1128_0);

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_0\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_0\ <= (not Net_1128_0);

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (rx_slot_cnt_0);

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_0\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_0\ <= (not rx_slot_cnt_0);

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:xnor_array_3\ <= (not rx_slot_cnt_3);

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:xnor_array_2\ <= (rx_slot_cnt_2);

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:xnor_array_1\ <= (rx_slot_cnt_1);

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:xnor_array_0\ <= (rx_slot_cnt_0);

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:eq_1\' (cost = 1):
\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:eq_1\ <= ((rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:eq_2\' (cost = 1):
\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:eq_2\ <= ((rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:lt_0\' (cost = 0):
\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:lt_0\ <= (not rx_slot_cnt_0);

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:gt_0\' (cost = 0):
\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:lt_1\' (cost = 2):
\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:lt_1\ <= (not rx_slot_cnt_0
	OR not rx_slot_cnt_1);

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:gt_1\' (cost = 0):
\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for 'cmp_out' (cost = 0):
cmp_out <= (Net_901);

Note:  Expanding virtual equation for 'Net_1254' (cost = 0):
Net_1254 <= ((not \EdgeFalling_1:EdgeDetect_1:last\ and Net_901));

Note:  Expanding virtual equation for 'Net_1251' (cost = 0):
Net_1251 <= ((not \EdgeRising_1:EdgeDetect_1:last\ and Net_901));

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_1\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_1\ <= (\FDIV_EDGE:count_0\);

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:s_0\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:s_0\ <= (not \FDIV_EDGE:count_0\);

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_17\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_17\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_9\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_9\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((\FDIV_EDGE:count_1\ and \FDIV_EDGE:count_0\));

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_26:g1:a0:gx:u0:xnor_array_2\ <= (not Net_280_2);

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_26:g1:a0:gx:u0:xnor_array_1\ <= (not Net_280_1);

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_26:g1:a0:gx:u0:xnor_array_0\ <= (not Net_280_0);

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_26:g1:a0:gx:u0:eq_1\ <= ((not Net_280_1 and not Net_280_0));

Note:  Expanding virtual equation for '\MODULE_27:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_27:g1:a0:gx:u0:xnor_array_2\ <= (not Net_420_2);

Note:  Expanding virtual equation for '\MODULE_27:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_27:g1:a0:gx:u0:xnor_array_1\ <= (not Net_420_1);

Note:  Expanding virtual equation for '\MODULE_27:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_27:g1:a0:gx:u0:xnor_array_0\ <= (not Net_420_0);

Note:  Expanding virtual equation for '\MODULE_27:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_27:g1:a0:gx:u0:eq_1\ <= ((not Net_420_1 and not Net_420_0));

Note:  Expanding virtual equation for '\MODULE_28:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_28:g1:a0:gx:u0:xnor_array_2\ <= (not Net_77_2);

Note:  Expanding virtual equation for '\MODULE_28:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_28:g1:a0:gx:u0:xnor_array_1\ <= (not Net_77_1);

Note:  Expanding virtual equation for '\MODULE_28:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_28:g1:a0:gx:u0:xnor_array_0\ <= (not Net_77_0);

Note:  Expanding virtual equation for '\MODULE_28:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_28:g1:a0:gx:u0:eq_1\ <= ((not Net_77_1 and not Net_77_0));

Note:  Expanding virtual equation for '\MODULE_29:g1:a0:gx:u0:xnor_array_4\' (cost = 0):
\MODULE_29:g1:a0:gx:u0:xnor_array_4\ <= (not Net_485_4);

Note:  Expanding virtual equation for '\MODULE_29:g1:a0:gx:u0:xnor_array_3\' (cost = 0):
\MODULE_29:g1:a0:gx:u0:xnor_array_3\ <= (not Net_485_3);

Note:  Expanding virtual equation for '\MODULE_29:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_29:g1:a0:gx:u0:xnor_array_2\ <= (not Net_485_2);

Note:  Expanding virtual equation for '\MODULE_29:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_29:g1:a0:gx:u0:xnor_array_1\ <= (not Net_485_1);

Note:  Expanding virtual equation for '\MODULE_29:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_29:g1:a0:gx:u0:xnor_array_0\ <= (not Net_485_0);

Note:  Expanding virtual equation for '\MODULE_29:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_29:g1:a0:gx:u0:eq_1\ <= ((not Net_485_1 and not Net_485_0));

Note:  Expanding virtual equation for '\MODULE_29:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_29:g1:a0:gx:u0:eq_2\ <= ((not Net_485_2 and not Net_485_1 and not Net_485_0));

Note:  Expanding virtual equation for '\MODULE_29:g1:a0:gx:u0:eq_3\' (cost = 1):
\MODULE_29:g1:a0:gx:u0:eq_3\ <= ((not Net_485_3 and not Net_485_2 and not Net_485_1 and not Net_485_0));

Note:  Expanding virtual equation for '\MODULE_29:g1:a0:gx:u0:lt_0\' (cost = 0):
\MODULE_29:g1:a0:gx:u0:lt_0\ <= (Net_485_0);

Note:  Expanding virtual equation for '\MODULE_29:g1:a0:gx:u0:gt_0\' (cost = 0):
\MODULE_29:g1:a0:gx:u0:gt_0\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_29:g1:a0:gx:u0:lt_1\' (cost = 2):
\MODULE_29:g1:a0:gx:u0:lt_1\ <= (Net_485_0
	OR Net_485_1);

Note:  Expanding virtual equation for '\MODULE_29:g1:a0:gx:u0:gt_1\' (cost = 0):
\MODULE_29:g1:a0:gx:u0:gt_1\ <=  ('0') ;

Note:  Expanding virtual equation for '\MODULE_30:g1:a0:gx:u0:xnor_array_2\' (cost = 0):
\MODULE_30:g1:a0:gx:u0:xnor_array_2\ <= (not Net_923_2);

Note:  Expanding virtual equation for '\MODULE_30:g1:a0:gx:u0:xnor_array_1\' (cost = 0):
\MODULE_30:g1:a0:gx:u0:xnor_array_1\ <= (not Net_923_1);

Note:  Expanding virtual equation for '\MODULE_30:g1:a0:gx:u0:xnor_array_0\' (cost = 0):
\MODULE_30:g1:a0:gx:u0:xnor_array_0\ <= (not Net_923_0);

Note:  Expanding virtual equation for '\MODULE_30:g1:a0:gx:u0:eq_1\' (cost = 1):
\MODULE_30:g1:a0:gx:u0:eq_1\ <= ((not Net_923_1 and not Net_923_0));

Note:  Expanding virtual equation for '\MODULE_31:g1:a0:gx:u0:xnor_array_3\' (cost = 2):
\MODULE_31:g1:a0:gx:u0:xnor_array_3\ <= ((not rx_slot_cnt_3 and not Net_1087_3)
	OR (rx_slot_cnt_3 and Net_1087_3));

Note:  Expanding virtual equation for '\MODULE_31:g1:a0:gx:u0:xnor_array_2\' (cost = 6):
\MODULE_31:g1:a0:gx:u0:xnor_array_2\ <= ((not rx_slot_cnt_2 and not Net_1087_2)
	OR (rx_slot_cnt_2 and Net_1087_2));

Note:  Expanding virtual equation for '\MODULE_31:g1:a0:gx:u0:xnor_array_1\' (cost = 6):
\MODULE_31:g1:a0:gx:u0:xnor_array_1\ <= ((not rx_slot_cnt_1 and not Net_1087_1)
	OR (rx_slot_cnt_1 and Net_1087_1));

Note:  Expanding virtual equation for '\MODULE_31:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\MODULE_31:g1:a0:gx:u0:xnor_array_0\ <= ((not rx_slot_cnt_0 and not Net_1087_0)
	OR (rx_slot_cnt_0 and Net_1087_0));

Note:  Expanding virtual equation for '\MODULE_31:g1:a0:gx:u0:eq_1\' (cost = 8):
\MODULE_31:g1:a0:gx:u0:eq_1\ <= ((not rx_slot_cnt_1 and not rx_slot_cnt_0 and not Net_1087_1 and not Net_1087_0)
	OR (not rx_slot_cnt_1 and not Net_1087_1 and rx_slot_cnt_0 and Net_1087_0)
	OR (not rx_slot_cnt_0 and not Net_1087_0 and rx_slot_cnt_1 and Net_1087_1)
	OR (rx_slot_cnt_1 and rx_slot_cnt_0 and Net_1087_1 and Net_1087_0));

Note:  Expanding virtual equation for '\MODULE_31:g1:a0:gx:u0:eq_2\' (cost = 16):
\MODULE_31:g1:a0:gx:u0:eq_2\ <= ((not rx_slot_cnt_2 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and not Net_1087_2 and not Net_1087_1 and not Net_1087_0)
	OR (not rx_slot_cnt_2 and not rx_slot_cnt_1 and not Net_1087_2 and not Net_1087_1 and rx_slot_cnt_0 and Net_1087_0)
	OR (not rx_slot_cnt_2 and not rx_slot_cnt_0 and not Net_1087_2 and not Net_1087_0 and rx_slot_cnt_1 and Net_1087_1)
	OR (not rx_slot_cnt_2 and not Net_1087_2 and rx_slot_cnt_1 and rx_slot_cnt_0 and Net_1087_1 and Net_1087_0)
	OR (not rx_slot_cnt_1 and not rx_slot_cnt_0 and not Net_1087_1 and not Net_1087_0 and rx_slot_cnt_2 and Net_1087_2)
	OR (not rx_slot_cnt_1 and not Net_1087_1 and rx_slot_cnt_2 and rx_slot_cnt_0 and Net_1087_2 and Net_1087_0)
	OR (not rx_slot_cnt_0 and not Net_1087_0 and rx_slot_cnt_2 and rx_slot_cnt_1 and Net_1087_2 and Net_1087_1)
	OR (rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0 and Net_1087_2 and Net_1087_1 and Net_1087_0));

Note:  Expanding virtual equation for '\MODULE_31:g1:a0:gx:u0:lt_0\' (cost = 2):
\MODULE_31:g1:a0:gx:u0:lt_0\ <= ((not rx_slot_cnt_0 and Net_1087_0));

Note:  Expanding virtual equation for '\MODULE_31:g1:a0:gx:u0:gt_0\' (cost = 2):
\MODULE_31:g1:a0:gx:u0:gt_0\ <= ((not Net_1087_0 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\MODULE_31:g1:a0:gx:u0:lt_1\' (cost = 6):
\MODULE_31:g1:a0:gx:u0:lt_1\ <= ((not rx_slot_cnt_1 and not rx_slot_cnt_0 and Net_1087_0)
	OR (not rx_slot_cnt_0 and Net_1087_1 and Net_1087_0)
	OR (not rx_slot_cnt_1 and Net_1087_1));

Note:  Expanding virtual equation for '\MODULE_31:g1:a0:gx:u0:gt_1\' (cost = 6):
\MODULE_31:g1:a0:gx:u0:gt_1\ <= ((not Net_1087_1 and not Net_1087_0 and rx_slot_cnt_0)
	OR (not Net_1087_0 and rx_slot_cnt_1 and rx_slot_cnt_0)
	OR (not Net_1087_1 and rx_slot_cnt_1));


Substituting virtuals - pass 2:

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:eq_3\' (cost = 1):
\CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:eq_3\ <= ((not Net_34_3 and not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_1\' (cost = 2):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_1\ <= ((not Net_34_0 and Net_34_1)
	OR (not Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Virtual signal pay_en with ( cost: 224 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
pay_en <= ((not Net_34_3 and not Net_34_2 and not Net_34_1 and not Net_34_0 and not ham_full));

Note:  Expanding virtual equation for '\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_2\' (cost = 1):
\SEL_PAY_OUT:MODULE_4:g1:a0:gx:u0:eq_2\ <= ((Net_77_2 and Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_1\' (cost = 2):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_1\ <= ((not Net_77_0 and Net_77_1)
	OR (not Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_77_2 and Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for 'pay_shift_hi' (cost = 4):
pay_shift_hi <= ((pay_en and clk_shift));

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_1\' (cost = 2):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:s_1\ <= ((not Net_209_0 and Net_209_1)
	OR (not Net_209_1 and Net_209_0));

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:eq_1\' (cost = 1):
\CNT_HAM_IN:MODULE_6:g1:a0:gx:u0:eq_1\ <= ((not Net_209_1 and not Net_209_0));

Note:  Expanding virtual equation for '\MODULE_26:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_26:g1:a0:gx:u0:eq_2\ <= ((not Net_280_2 and not Net_280_1 and not Net_280_0));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_2\' (cost = 1):
\SEL_HAM_OUT:MODULE_8:g1:a0:gx:u0:eq_2\ <= ((not Net_280_0 and Net_280_2 and Net_280_1));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_280_1 and Net_280_0));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_1\' (cost = 2):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_1\ <= ((not Net_280_0 and Net_280_1)
	OR (not Net_280_1 and Net_280_0));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_280_2 and Net_280_1 and Net_280_0));

Note:  Expanding virtual equation for '\MODULE_27:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_27:g1:a0:gx:u0:eq_2\ <= ((not Net_420_2 and not Net_420_1 and not Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:MODULE_10:g1:a0:gx:u0:eq_2\' (cost = 8):
\CNT_L:MODULE_10:g1:a0:gx:u0:eq_2\ <= ((not Net_404_2 and not Net_404_1 and not Net_404_0 and not Net_420_2 and not Net_420_1 and not Net_420_0)
	OR (not Net_404_2 and not Net_404_1 and not Net_420_2 and not Net_420_1 and Net_404_0 and Net_420_0)
	OR (not Net_404_2 and not Net_404_0 and not Net_420_2 and not Net_420_0 and Net_404_1 and Net_420_1)
	OR (not Net_404_2 and not Net_420_2 and Net_404_1 and Net_404_0 and Net_420_1 and Net_420_0)
	OR (not Net_404_1 and not Net_404_0 and not Net_420_1 and not Net_420_0 and Net_404_2 and Net_420_2)
	OR (not Net_404_1 and not Net_420_1 and Net_404_2 and Net_404_0 and Net_420_2 and Net_420_0)
	OR (not Net_404_0 and not Net_420_0 and Net_404_2 and Net_404_1 and Net_420_2 and Net_420_1)
	OR (Net_404_2 and Net_404_1 and Net_404_0 and Net_420_2 and Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_1\' (cost = 2):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_1\ <= ((not Net_420_0 and Net_420_1)
	OR (not Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_420_2 and Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for '\MODULE_28:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_28:g1:a0:gx:u0:eq_2\ <= ((not Net_77_2 and not Net_77_1 and not Net_77_0));

Note:  Expanding virtual equation for '\MODULE_29:g1:a0:gx:u0:eq_4\' (cost = 1):
\MODULE_29:g1:a0:gx:u0:eq_4\ <= ((not Net_485_4 and not Net_485_3 and not Net_485_2 and not Net_485_1 and not Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_4\' (cost = 1):
\CNT_INJ:MODULE_12:g1:a0:gx:u0:eq_4\ <= ((not Net_485_3 and not Net_485_2 and Net_485_4 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_1\' (cost = 2):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_1\ <= ((not Net_485_0 and Net_485_1)
	OR (not Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\' (cost = 4):
\UART:BUART:sRX:s23Poll:MODULE_18:g2:a0:lta_0\ <= ((not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:lta_0\' (cost = 0):
\UART:BUART:sRX:s23Poll:MODULE_19:g2:a0:lta_0\ <= (not \UART:BUART:pollcount_1\);

Note:  Expanding virtual equation for '\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:s_1\' (cost = 2):
\UART:BUART:sRX:s23Poll:MODULE_17:g2:a0:s_1\ <= ((not \UART:BUART:pollcount_0\ and \UART:BUART:pollcount_1\)
	OR (not \UART:BUART:pollcount_1\ and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_1\' (cost = 2):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:s_1\ <= ((not \PWM_LED:PWMUDB:dith_count_0\ and \PWM_LED:PWMUDB:dith_count_1\)
	OR (not \PWM_LED:PWMUDB:dith_count_1\ and \PWM_LED:PWMUDB:dith_count_0\));

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_765' (cost = 1):
Net_765 <= ((not Net_755 and not h2 and not h1 and not h0 and Net_676 and Net_795 and Net_757 and h3));

Note:  Expanding virtual equation for 'Net_763' (cost = 1):
Net_763 <= ((not Net_793 and not Net_791 and not Net_790 and not Net_789 and Net_693 and Net_689 and Net_685 and Net_680));

Note:  Expanding virtual equation for 'Net_762' (cost = 1):
Net_762 <= ((not Net_745 and not Net_750 and not cydff_30 and not cydff_32 and cydff_29 and Net_748 and cydff_31 and cydff_33));

Note:  Expanding virtual equation for 'pre_detect' (cost = 1):
pre_detect <= ((not Net_745 and not Net_750 and not Net_793 and not Net_791 and not Net_790 and not Net_789 and not Net_755 and not h2 and not h1 and not h0 and not cydff_30 and not cydff_32 and cydff_29 and Net_748 and Net_693 and Net_689 and Net_685 and Net_680 and Net_676 and Net_795 and Net_757 and h3 and cydff_31 and cydff_33));

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_2\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_977' (cost = 2):
Net_977 <= ((not \EdgeRising_5:EdgeDetect_1:last\ and not Net_1128_2 and not Net_1128_1 and not Net_1128_0 and th_en));

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_923_1 and Net_923_0));

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:s_1\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:s_1\ <= ((not Net_923_0 and Net_923_1)
	OR (not Net_923_1 and Net_923_0));

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_923_2 and Net_923_1 and Net_923_0));

Note:  Expanding virtual equation for '\MODULE_30:g1:a0:gx:u0:eq_2\' (cost = 1):
\MODULE_30:g1:a0:gx:u0:eq_2\ <= ((not Net_923_2 and not Net_923_1 and not Net_923_0));

Note:  Expanding virtual equation for 'rx_slot1_p' (cost = 0):
rx_slot1_p <= ((not \EdgeRising_6:EdgeDetect_1:last\ and not Net_1128_2 and not Net_1128_1 and Net_1128_0));

Note:  Expanding virtual equation for '\MODULE_31:g1:a0:gx:u0:eq_3\' (cost = 16):
\MODULE_31:g1:a0:gx:u0:eq_3\ <= ((not rx_slot_cnt_3 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and not Net_1087_3 and not Net_1087_2 and not Net_1087_1 and not Net_1087_0)
	OR (not rx_slot_cnt_3 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and not Net_1087_3 and not Net_1087_2 and not Net_1087_1 and rx_slot_cnt_0 and Net_1087_0)
	OR (not rx_slot_cnt_3 and not rx_slot_cnt_2 and not rx_slot_cnt_0 and not Net_1087_3 and not Net_1087_2 and not Net_1087_0 and rx_slot_cnt_1 and Net_1087_1)
	OR (not rx_slot_cnt_3 and not rx_slot_cnt_2 and not Net_1087_3 and not Net_1087_2 and rx_slot_cnt_1 and rx_slot_cnt_0 and Net_1087_1 and Net_1087_0)
	OR (not rx_slot_cnt_3 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and not Net_1087_3 and not Net_1087_1 and not Net_1087_0 and rx_slot_cnt_2 and Net_1087_2)
	OR (not rx_slot_cnt_3 and not rx_slot_cnt_1 and not Net_1087_3 and not Net_1087_1 and rx_slot_cnt_2 and rx_slot_cnt_0 and Net_1087_2 and Net_1087_0)
	OR (not rx_slot_cnt_3 and not rx_slot_cnt_0 and not Net_1087_3 and not Net_1087_0 and rx_slot_cnt_2 and rx_slot_cnt_1 and Net_1087_2 and Net_1087_1)
	OR (not rx_slot_cnt_3 and not Net_1087_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0 and Net_1087_2 and Net_1087_1 and Net_1087_0)
	OR (not rx_slot_cnt_2 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and not Net_1087_2 and not Net_1087_1 and not Net_1087_0 and rx_slot_cnt_3 and Net_1087_3)
	OR (not rx_slot_cnt_2 and not rx_slot_cnt_1 and not Net_1087_2 and not Net_1087_1 and rx_slot_cnt_3 and rx_slot_cnt_0 and Net_1087_3 and Net_1087_0)
	OR (not rx_slot_cnt_2 and not rx_slot_cnt_0 and not Net_1087_2 and not Net_1087_0 and rx_slot_cnt_3 and rx_slot_cnt_1 and Net_1087_3 and Net_1087_1)
	OR (not rx_slot_cnt_2 and not Net_1087_2 and rx_slot_cnt_3 and rx_slot_cnt_1 and rx_slot_cnt_0 and Net_1087_3 and Net_1087_1 and Net_1087_0)
	OR (not rx_slot_cnt_1 and not rx_slot_cnt_0 and not Net_1087_1 and not Net_1087_0 and rx_slot_cnt_3 and rx_slot_cnt_2 and Net_1087_3 and Net_1087_2)
	OR (not rx_slot_cnt_1 and not Net_1087_1 and rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_0 and Net_1087_3 and Net_1087_2 and Net_1087_0)
	OR (not rx_slot_cnt_0 and not Net_1087_0 and rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and Net_1087_3 and Net_1087_2 and Net_1087_1)
	OR (rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0 and Net_1087_3 and Net_1087_2 and Net_1087_1 and Net_1087_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((Net_1128_1 and Net_1128_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_1\' (cost = 2):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_1\ <= ((not Net_1128_0 and Net_1128_1)
	OR (not Net_1128_1 and Net_1128_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_1128_2 and Net_1128_1 and Net_1128_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:eq_3\' (cost = 1):
\CNT_SLOTS:MODULE_16:g1:a0:gx:u0:eq_3\ <= ((not rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\' (cost = 4):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_2\ <= ((rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_1\' (cost = 2):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_1\ <= ((not rx_slot_cnt_0 and rx_slot_cnt_1)
	OR (not rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:s_1\' (cost = 4):
\FDIV_EDGE:MODULE_25:g2:a0:s_1\ <= ((not \FDIV_EDGE:count_0\ and \FDIV_EDGE:count_1\)
	OR (not \FDIV_EDGE:count_1\ and \FDIV_EDGE:count_0\));

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_18\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_18\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_10\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_10\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;


Substituting virtuals - pass 3:

Note:  Expanding virtual equation for 'Net_29' (cost = 80):
Net_29 <= ((not Net_34_3 and not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_2\' (cost = 12):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_2\ <= ((not Net_34_1 and Net_34_2)
	OR (not Net_34_0 and Net_34_2)
	OR (not Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for 'Net_95' (cost = 63):
Net_95 <= ((Net_77_2 and Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_2\' (cost = 9):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:s_2\ <= ((not Net_77_1 and Net_77_2)
	OR (not Net_77_0 and Net_77_2)
	OR (not Net_77_2 and Net_77_1 and Net_77_0));

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_238' (cost = 1):
Net_238 <= ((not Net_209_1 and not Net_209_0));

Note:  Expanding virtual equation for 'Net_239' (cost = 1):
Net_239 <= ((not Net_209_1 and not Net_209_0));

Note:  Expanding virtual equation for 'ser_empty' (cost = 1):
ser_empty <= ((not Net_280_2 and not Net_280_1 and not Net_280_0));

Note:  Expanding virtual equation for 'Net_277' (cost = 63):
Net_277 <= ((not Net_280_0 and Net_280_2 and Net_280_1));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_2\' (cost = 9):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:s_2\ <= ((not Net_280_1 and Net_280_2)
	OR (not Net_280_0 and Net_280_2)
	OR (not Net_280_2 and Net_280_1 and Net_280_0));

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_446' (cost = 1):
Net_446 <= ((not Net_420_2 and not Net_420_1 and not Net_420_0));

Note:  Virtual signal Net_386 with ( cost: 120 or cost_inv: 24)  > 90 or with size: 8 > 102 has been made a (soft) node.
Net_386 <= ((not Net_404_2 and not Net_404_1 and not Net_404_0 and not Net_420_2 and not Net_420_1 and not Net_420_0)
	OR (not Net_404_2 and not Net_404_1 and not Net_420_2 and not Net_420_1 and Net_404_0 and Net_420_0)
	OR (not Net_404_2 and not Net_404_0 and not Net_420_2 and not Net_420_0 and Net_404_1 and Net_420_1)
	OR (not Net_404_2 and not Net_420_2 and Net_404_1 and Net_404_0 and Net_420_1 and Net_420_0)
	OR (not Net_404_1 and not Net_404_0 and not Net_420_1 and not Net_420_0 and Net_404_2 and Net_420_2)
	OR (not Net_404_1 and not Net_420_1 and Net_404_2 and Net_404_0 and Net_420_2 and Net_420_0)
	OR (not Net_404_0 and not Net_420_0 and Net_404_2 and Net_404_1 and Net_420_2 and Net_420_1)
	OR (Net_404_2 and Net_404_1 and Net_404_0 and Net_420_2 and Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_2\' (cost = 3):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:s_2\ <= ((not Net_420_1 and Net_420_2)
	OR (not Net_420_0 and Net_420_2)
	OR (not Net_420_2 and Net_420_1 and Net_420_0));

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_456' (cost = 1):
Net_456 <= ((not Net_77_2 and not Net_77_1 and not Net_77_0));

Note:  Expanding virtual equation for 'Net_491' (cost = 1):
Net_491 <= ((not Net_485_4 and not Net_485_3 and not Net_485_2 and not Net_485_1 and not Net_485_0));

Note:  Virtual signal Net_474 with ( cost: 275 or cost_inv: 5)  > 90 or with size: 1 > 102 has been made a (soft) node.
Net_474 <= ((not Net_485_3 and not Net_485_2 and Net_485_4 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_2\' (cost = 3):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_2\ <= ((not Net_485_1 and Net_485_2)
	OR (not Net_485_0 and Net_485_2)
	OR (not Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\UART:BUART:rx_postpoll\' (cost = 72):
\UART:BUART:rx_postpoll\ <= (\UART:BUART:pollcount_1\
	OR (Net_542 and \UART:BUART:pollcount_0\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:xnor_array_0\' (cost = 4):
\UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:xnor_array_0\ <= ((not \UART:BUART:pollcount_1\ and not Net_542 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_542 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:aeqb_1\' (cost = 4):
\UART:BUART:sRX:MODULE_21:g1:a0:gx:u0:aeqb_1\ <= ((not \UART:BUART:pollcount_1\ and not Net_542 and not \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and not \UART:BUART:rx_parity_bit\)
	OR (\UART:BUART:pollcount_1\ and \UART:BUART:rx_parity_bit\)
	OR (Net_542 and \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\));

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_3\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_976' (cost = 0):
Net_976 <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:s_2\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:s_2\ <= ((not Net_923_1 and Net_923_2)
	OR (not Net_923_0 and Net_923_2)
	OR (not Net_923_2 and Net_923_1 and Net_923_0));

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_934' (cost = 1):
Net_934 <= ((not Net_923_2 and not Net_923_1 and not Net_923_0));

Note:  Virtual signal Net_1069 with ( cost: 192 or cost_inv: 64)  > 90 or with size: 16 > 102 has been made a (soft) node.
Net_1069 <= ((not rx_slot_cnt_3 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and not Net_1087_3 and not Net_1087_2 and not Net_1087_1 and not Net_1087_0)
	OR (not rx_slot_cnt_3 and not rx_slot_cnt_2 and not rx_slot_cnt_1 and not Net_1087_3 and not Net_1087_2 and not Net_1087_1 and rx_slot_cnt_0 and Net_1087_0)
	OR (not rx_slot_cnt_3 and not rx_slot_cnt_2 and not rx_slot_cnt_0 and not Net_1087_3 and not Net_1087_2 and not Net_1087_0 and rx_slot_cnt_1 and Net_1087_1)
	OR (not rx_slot_cnt_3 and not rx_slot_cnt_2 and not Net_1087_3 and not Net_1087_2 and rx_slot_cnt_1 and rx_slot_cnt_0 and Net_1087_1 and Net_1087_0)
	OR (not rx_slot_cnt_3 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and not Net_1087_3 and not Net_1087_1 and not Net_1087_0 and rx_slot_cnt_2 and Net_1087_2)
	OR (not rx_slot_cnt_3 and not rx_slot_cnt_1 and not Net_1087_3 and not Net_1087_1 and rx_slot_cnt_2 and rx_slot_cnt_0 and Net_1087_2 and Net_1087_0)
	OR (not rx_slot_cnt_3 and not rx_slot_cnt_0 and not Net_1087_3 and not Net_1087_0 and rx_slot_cnt_2 and rx_slot_cnt_1 and Net_1087_2 and Net_1087_1)
	OR (not rx_slot_cnt_3 and not Net_1087_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0 and Net_1087_2 and Net_1087_1 and Net_1087_0)
	OR (not rx_slot_cnt_2 and not rx_slot_cnt_1 and not rx_slot_cnt_0 and not Net_1087_2 and not Net_1087_1 and not Net_1087_0 and rx_slot_cnt_3 and Net_1087_3)
	OR (not rx_slot_cnt_2 and not rx_slot_cnt_1 and not Net_1087_2 and not Net_1087_1 and rx_slot_cnt_3 and rx_slot_cnt_0 and Net_1087_3 and Net_1087_0)
	OR (not rx_slot_cnt_2 and not rx_slot_cnt_0 and not Net_1087_2 and not Net_1087_0 and rx_slot_cnt_3 and rx_slot_cnt_1 and Net_1087_3 and Net_1087_1)
	OR (not rx_slot_cnt_2 and not Net_1087_2 and rx_slot_cnt_3 and rx_slot_cnt_1 and rx_slot_cnt_0 and Net_1087_3 and Net_1087_1 and Net_1087_0)
	OR (not rx_slot_cnt_1 and not rx_slot_cnt_0 and not Net_1087_1 and not Net_1087_0 and rx_slot_cnt_3 and rx_slot_cnt_2 and Net_1087_3 and Net_1087_2)
	OR (not rx_slot_cnt_1 and not Net_1087_1 and rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_0 and Net_1087_3 and Net_1087_2 and Net_1087_0)
	OR (not rx_slot_cnt_0 and not Net_1087_0 and rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and Net_1087_3 and Net_1087_2 and Net_1087_1)
	OR (rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0 and Net_1087_3 and Net_1087_2 and Net_1087_1 and Net_1087_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_2\' (cost = 3):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:s_2\ <= ((not Net_1128_1 and Net_1128_2)
	OR (not Net_1128_0 and Net_1128_2)
	OR (not Net_1128_2 and Net_1128_1 and Net_1128_0));

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_839' (cost = 80):
Net_839 <= ((not rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\' (cost = 5):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_3\ <= ((rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_2\' (cost = 12):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_2\ <= ((not rx_slot_cnt_1 and rx_slot_cnt_2)
	OR (not rx_slot_cnt_0 and rx_slot_cnt_2)
	OR (not rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_19\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_19\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_11\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_11\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;


Substituting virtuals - pass 4:

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_3\' (cost = 16):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:s_3\ <= ((not Net_34_2 and Net_34_3)
	OR (not Net_34_1 and Net_34_3)
	OR (not Net_34_0 and Net_34_3)
	OR (not Net_34_3 and Net_34_2 and Net_34_1 and Net_34_0));

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for 'pay_empty' (cost = 1):
pay_empty <= ((not Net_77_2 and not Net_77_1 and not Net_77_0));

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for 'Net_500' (cost = 1):
Net_500 <= ((not Net_485_4 and not Net_485_3 and not Net_485_2 and not Net_485_1 and not Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 6):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_4\ <= ((Net_485_3 and Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_3\' (cost = 4):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_3\ <= ((not Net_485_2 and Net_485_3)
	OR (not Net_485_1 and Net_485_3)
	OR (not Net_485_0 and Net_485_3)
	OR (not Net_485_3 and Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_5\ <= ((Net_485_4 and Net_485_3 and Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_4\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_4\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_3\' (cost = 16):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:s_3\ <= ((not rx_slot_cnt_2 and rx_slot_cnt_3)
	OR (not rx_slot_cnt_1 and rx_slot_cnt_3)
	OR (not rx_slot_cnt_0 and rx_slot_cnt_3)
	OR (not rx_slot_cnt_3 and rx_slot_cnt_2 and rx_slot_cnt_1 and rx_slot_cnt_0));

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_20\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_20\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_12\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_12\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;


Substituting virtuals - pass 5:

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_4\' (cost = 5):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:s_4\ <= ((not Net_485_3 and Net_485_4)
	OR (not Net_485_2 and Net_485_4)
	OR (not Net_485_1 and Net_485_4)
	OR (not Net_485_0 and Net_485_4)
	OR (not Net_485_4 and Net_485_3 and Net_485_2 and Net_485_1 and Net_485_0));

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_5\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_5\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_21\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_21\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_13\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_13\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;


Substituting virtuals - pass 6:

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_6\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_6\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_22\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_22\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_14\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_14\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;


Substituting virtuals - pass 7:

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_7\' (cost = 0):
\FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:c_7\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_23\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_23\ <=  ('0') ;

Note:  Expanding virtual equation for '\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_15\' (cost = 0):
\FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:c_15\ <=  ('0') ;


Substituting virtuals - pass 8:


----------------------------------------------------------
Circuit simplification results:

	Expanded 471 signals.
	Turned 5 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

------------------------------------------------------
Alias Detection
------------------------------------------------------
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing Net_31_3 to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART:BUART:rx_status_0\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART:BUART:rx_status_6\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \PWM_LED:PWMUDB:final_capture\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:gt_2\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing pre_falling to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing pre_rising to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:b_24\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:b_16\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:b_8\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \MODULE_29:g1:a0:gx:u0:gt_2\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART:BUART:rx_markspace_status\\D\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART:BUART:rx_parity_error_status\\D\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \UART:BUART:rx_addr_match_status\\D\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \PWM_LED:PWMUDB:runmode_enable\\D\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \PWM_LED:PWMUDB:final_kill_reg\\D\ to \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\
Aliasing \FDIV_TX_SLOTS:not_last_reset\\D\ to Net_28
Aliasing \FDIV_EDGE:not_last_reset\\D\ to Net_28
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_16\[189] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[179]
Removing Lhs of wire \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_8\[199] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[179]
Removing Lhs of wire \CNT_TX_SLOTS:MODULE_2:g1:a0:gx:u0:gt_2\[267] = Net_34_2[5]
Removing Rhs of wire Net_31_3[285] = \CNT_TX_SLOTS:BasicCounter_1:MODULE_1:g2:a0:g1:z1:s0:g1:u0:b_24\[179]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_24\[511] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_16\[521] = Net_31_3[285]
Removing Lhs of wire \SEL_PAY_OUT:BasicCounter_1:MODULE_3:g2:a0:g1:z1:s0:g1:u0:b_8\[531] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_24\[820] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_16\[830] = Net_31_3[285]
Removing Lhs of wire \CNT_HAM_IN:BasicCounter_1:MODULE_5:g2:a0:g1:z1:s0:g1:u0:b_8\[840] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_24\[1114] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_16\[1124] = Net_31_3[285]
Removing Lhs of wire \SEL_HAM_OUT:BasicCounter_1:MODULE_7:g2:a0:g1:z1:s0:g1:u0:b_8\[1134] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_24\[1445] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_16\[1455] = Net_31_3[285]
Removing Lhs of wire \CNT_L:BasicCounter_1:MODULE_9:g2:a0:g1:z1:s0:g1:u0:b_8\[1465] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_24\[1740] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_16\[1750] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:BasicCounter_1:MODULE_11:g2:a0:g1:z1:s0:g1:u0:b_8\[1760] = Net_31_3[285]
Removing Lhs of wire \CNT_INJ:MODULE_12:g1:a0:gx:u0:gt_2\[1840] = Net_485_2[1566]
Removing Rhs of wire \UART:BUART:rx_bitclk_enable\[1951] = \UART:BUART:rx_bitclk\[1999]
Removing Lhs of wire \UART:BUART:rx_status_0\[2050] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:rx_status_6\[2059] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:final_capture\[2268] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_24\[2481] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_16\[2491] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:MODULE_22:g2:a0:g1:z1:s0:g1:u0:b_8\[2501] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:b_24\[2807] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:b_16\[2817] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:MODULE_23:g2:a0:g1:z1:s0:g1:u0:b_8\[2827] = Net_31_3[285]
Removing Lhs of wire \ADC_SAR:Net_188\[2940] = \ADC_SAR:Net_385\[2938]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:b_24\[3157] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:b_16\[3167] = Net_31_3[285]
Removing Lhs of wire \CNT_HEAD:MODULE_24:g2:a0:g1:z1:s0:g1:u0:b_8\[3177] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_24\[3438] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_16\[3448] = Net_31_3[285]
Removing Lhs of wire \CNT_RX_SLOTS:BasicCounter_1:MODULE_13:g2:a0:g1:z1:s0:g1:u0:b_8\[3458] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_24\[3705] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_16\[3715] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:BasicCounter_1:MODULE_15:g2:a0:g1:z1:s0:g1:u0:b_8\[3725] = Net_31_3[285]
Removing Lhs of wire \CNT_SLOTS:MODULE_16:g1:a0:gx:u0:gt_2\[3793] = Net_31_3[285]
Removing Lhs of wire pre_falling[3873] = Net_31_3[285]
Removing Lhs of wire pre_rising[3876] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:b_24\[4052] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:b_16\[4062] = Net_31_3[285]
Removing Lhs of wire \FDIV_EDGE:MODULE_25:g2:a0:g1:z1:s0:g1:u0:b_8\[4072] = Net_31_3[285]
Removing Lhs of wire \MODULE_29:g1:a0:gx:u0:gt_2\[4349] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:tx_ctrl_mark_last\\D\[4538] = \UART:BUART:tx_ctrl_mark_last\[1942]
Removing Lhs of wire \UART:BUART:rx_markspace_status\\D\[4550] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:rx_parity_error_status\\D\[4551] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:rx_addr_match_status\\D\[4553] = Net_31_3[285]
Removing Lhs of wire \UART:BUART:rx_markspace_pre\\D\[4554] = \UART:BUART:rx_markspace_pre\[2063]
Removing Lhs of wire \UART:BUART:rx_parity_bit\\D\[4559] = \UART:BUART:rx_parity_bit\[2069]
Removing Lhs of wire \PWM_LED:PWMUDB:runmode_enable\\D\[4563] = Net_31_3[285]
Removing Lhs of wire \PWM_LED:PWMUDB:final_kill_reg\\D\[4571] = Net_31_3[285]
Removing Lhs of wire \FDIV_TX_SLOTS:not_last_reset\\D\[4605] = Net_28[3]
Removing Lhs of wire Net_923_2D[4609] = Net_923_2[2982]
Removing Lhs of wire Net_923_1D[4610] = Net_923_1[2985]
Removing Lhs of wire Net_923_0D[4611] = Net_923_0[2987]
Removing Lhs of wire \FDIV_EDGE:not_last_reset\\D\[4621] = Net_28[3]

------------------------------------------------------
Aliased 0 equations, 60 wires.
------------------------------------------------------

----------------------------------------------------------
Circuit simplification
----------------------------------------------------------

Eliminating unused logic - pass 1:

Note:  Deleted unused equation:
\UART:BUART:sRX:MODULE_21:g1:a0:xneq\ <= ((not \UART:BUART:rx_parity_bit\ and Net_542 and \UART:BUART:pollcount_0\)
	OR (not \UART:BUART:pollcount_1\ and not \UART:BUART:pollcount_0\ and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:pollcount_1\ and not Net_542 and \UART:BUART:rx_parity_bit\)
	OR (not \UART:BUART:rx_parity_bit\ and \UART:BUART:pollcount_1\));


Eliminating unused logic - pass 2:


Substituting virtuals - pass 1:


----------------------------------------------------------
Circuit simplification results:

	Expanded 0 signals.
	Turned 0 signals into soft nodes.
	Maximum default expansion cost was set at 3.
----------------------------------------------------------

topld:  1 error.
Output file not produced.

CYPRESS_DIR    : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp
Warp Program   : C:\Program Files (x86)\Cypress\PSoC Creator\4.1\PSoC Creator\warp\bin\warp.exe
Warp Arguments : -yv2 -q10 -ygs -o2 -v3 -.fftcfgtype=LE -ya -.fftprj=C:\Users\dr\Documents\GitHub\SHW\SHW_full\SHW_full.cydsn\SHW_full.cyprj -dcpsoc3 SHW_full.v -verilog
</CYPRESSTAG>
Warp synthesis phase: Elapsed time ==> 2s.031ms
Warp synthesis phase: Elapsed time ==> 0s.000ms
Warp synthesis phase: Elapsed time ==> 0s.000ms
Dependency generation phase: Elapsed time ==> 0s.022ms
Cleanup phase: Elapsed time ==> 0s.000ms
