<profile>
    <ReportVersion>
        <Version>2025.1.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>zynquplus</ProductFamily>
        <Part>xczu3eg-sbva484-1-e</Part>
        <TopModelName>top_kernel</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>dataflow</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>65901</Best-caseLatency>
            <Average-caseLatency>65901</Average-caseLatency>
            <Worst-caseLatency>65901</Worst-caseLatency>
            <Best-caseRealTimeLatency>0.659 ms</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>0.659 ms</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>0.659 ms</Worst-caseRealTimeLatency>
            <DataflowPipelineThroughput>65793</DataflowPipelineThroughput>
            <Interval-min>65793</Interval-min>
            <Interval-max>65793</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>top.cpp:610</SourceLocation>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>128</BRAM_18K>
            <DSP>180</DSP>
            <FF>23392</FF>
            <LUT>34637</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>432</BRAM_18K>
            <DSP>360</DSP>
            <FF>141120</FF>
            <LUT>70560</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>6</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>scalar</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>top_kernel</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_AWUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WSTRB</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_WUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARADDR</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLEN</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARSIZE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARBURST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARLOCK</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARCACHE</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARPROT</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARQOS</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARREGION</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_ARUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RDATA</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RLAST</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_RRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BVALID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BREADY</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BRESP</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BID</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem0_BUSER</name>
            <Object>gmem0</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_AWUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WSTRB</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_WUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARADDR</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>64</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLEN</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>8</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARSIZE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARBURST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARLOCK</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARCACHE</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARPROT</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>3</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARQOS</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARREGION</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_ARUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RDATA</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RLAST</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_RRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BVALID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BREADY</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BRESP</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BID</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
        <RtlPorts>
            <name>m_axi_gmem1_BUSER</name>
            <Object>gmem1</Object>
            <Type>pointer</Type>
            <Scope/>
            <IOProtocol>m_axi</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="3">
            <ModuleName>top_kernel</ModuleName>
            <InstancesList>
                <Instance>
                    <InstName>entry_proc_U0</InstName>
                    <ModuleName>entry_proc</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>336</ID>
                </Instance>
                <Instance>
                    <InstName>read_input_U0</InstName>
                    <ModuleName>read_input</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>343</ID>
                    <BindInstances>i_fu_109_p2 icmp_ln531_fu_115_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_1_U0</InstName>
                    <ModuleName>stencil_stage_1</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>352</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_256_fu_301_p2 empty_257_fu_307_p2 empty_258_fu_313_p2 empty_259_fu_319_p2 empty_260_fu_325_p2 empty_261_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_262_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U7 mul_39s_24ns_63_1_1_U6 add_ln525_fu_533_p2 add_ln525_57_fu_543_p2 out_57_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_29_fu_604_p2 xor_ln525_57_fu_610_p2 xor_ln525_58_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_58_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_57_fu_735_p2 icmp_ln526_58_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_113_fu_755_p2 and_ln526_141_fu_761_p2 select_ln526_85_fu_767_p3 and_ln526_142_fu_775_p2 xor_ln526_114_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_115_fu_793_p2 and_ln526_143_fu_799_p2 and_ln526_144_fu_805_p2 or_ln526_30_fu_811_p2 xor_ln526_116_fu_817_p2 and_ln526_145_fu_823_p2 select_ln526_86_fu_829_p3 or_ln526_29_fu_837_p2 select_ln526_87_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_2_U0</InstName>
                    <ModuleName>stencil_stage_2</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>358</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_179_fu_301_p2 empty_180_fu_307_p2 empty_181_fu_313_p2 empty_182_fu_319_p2 empty_183_fu_325_p2 empty_184_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_185_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U14 mul_39s_24ns_63_1_1_U13 add_ln525_fu_533_p2 add_ln525_35_fu_543_p2 out_35_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_18_fu_604_p2 xor_ln525_35_fu_610_p2 xor_ln525_36_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_36_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_35_fu_735_p2 icmp_ln526_36_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_69_fu_755_p2 and_ln526_86_fu_761_p2 select_ln526_52_fu_767_p3 and_ln526_87_fu_775_p2 xor_ln526_70_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_71_fu_793_p2 and_ln526_88_fu_799_p2 and_ln526_89_fu_805_p2 or_ln526_19_fu_811_p2 xor_ln526_72_fu_817_p2 and_ln526_90_fu_823_p2 select_ln526_53_fu_829_p3 or_ln526_18_fu_837_p2 select_ln526_54_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_3_U0</InstName>
                    <ModuleName>stencil_stage_3</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>364</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_102_fu_301_p2 empty_103_fu_307_p2 empty_104_fu_313_p2 empty_105_fu_319_p2 empty_106_fu_325_p2 empty_107_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_108_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U18 mul_39s_24ns_63_1_1_U17 add_ln525_fu_533_p2 add_ln525_13_fu_543_p2 out_13_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_7_fu_604_p2 xor_ln525_13_fu_610_p2 xor_ln525_14_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_14_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_13_fu_735_p2 icmp_ln526_14_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_25_fu_755_p2 and_ln526_31_fu_761_p2 select_ln526_19_fu_767_p3 and_ln526_32_fu_775_p2 xor_ln526_26_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_27_fu_793_p2 and_ln526_33_fu_799_p2 and_ln526_34_fu_805_p2 or_ln526_8_fu_811_p2 xor_ln526_28_fu_817_p2 and_ln526_35_fu_823_p2 select_ln526_20_fu_829_p3 or_ln526_7_fu_837_p2 select_ln526_21_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_4_U0</InstName>
                    <ModuleName>stencil_stage_4</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>370</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_95_fu_301_p2 empty_96_fu_307_p2 empty_97_fu_313_p2 empty_98_fu_319_p2 empty_99_fu_325_p2 empty_100_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_101_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U22 mul_39s_24ns_63_1_1_U21 add_ln525_fu_533_p2 add_ln525_11_fu_543_p2 out_11_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_6_fu_604_p2 xor_ln525_11_fu_610_p2 xor_ln525_12_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_12_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_11_fu_735_p2 icmp_ln526_12_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_21_fu_755_p2 and_ln526_26_fu_761_p2 select_ln526_16_fu_767_p3 and_ln526_27_fu_775_p2 xor_ln526_22_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_23_fu_793_p2 and_ln526_28_fu_799_p2 and_ln526_29_fu_805_p2 or_ln526_7_fu_811_p2 xor_ln526_24_fu_817_p2 and_ln526_30_fu_823_p2 select_ln526_17_fu_829_p3 or_ln526_6_fu_837_p2 select_ln526_18_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_5_U0</InstName>
                    <ModuleName>stencil_stage_5</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>376</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_88_fu_301_p2 empty_89_fu_307_p2 empty_90_fu_313_p2 empty_91_fu_319_p2 empty_92_fu_325_p2 empty_93_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_94_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U26 mul_39s_24ns_63_1_1_U25 add_ln525_fu_533_p2 add_ln525_9_fu_543_p2 out_9_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_5_fu_604_p2 xor_ln525_9_fu_610_p2 xor_ln525_10_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_10_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_9_fu_735_p2 icmp_ln526_10_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_17_fu_755_p2 and_ln526_21_fu_761_p2 select_ln526_13_fu_767_p3 and_ln526_22_fu_775_p2 xor_ln526_18_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_19_fu_793_p2 and_ln526_23_fu_799_p2 and_ln526_24_fu_805_p2 or_ln526_6_fu_811_p2 xor_ln526_20_fu_817_p2 and_ln526_25_fu_823_p2 select_ln526_14_fu_829_p3 or_ln526_5_fu_837_p2 select_ln526_15_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_6_U0</InstName>
                    <ModuleName>stencil_stage_6</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>382</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_81_fu_301_p2 empty_82_fu_307_p2 empty_83_fu_313_p2 empty_84_fu_319_p2 empty_85_fu_325_p2 empty_86_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_87_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U30 mul_39s_24ns_63_1_1_U29 add_ln525_fu_533_p2 add_ln525_7_fu_543_p2 out_7_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_4_fu_604_p2 xor_ln525_7_fu_610_p2 xor_ln525_8_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_8_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_7_fu_735_p2 icmp_ln526_8_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_13_fu_755_p2 and_ln526_16_fu_761_p2 select_ln526_10_fu_767_p3 and_ln526_17_fu_775_p2 xor_ln526_14_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_15_fu_793_p2 and_ln526_18_fu_799_p2 and_ln526_19_fu_805_p2 or_ln526_5_fu_811_p2 xor_ln526_16_fu_817_p2 and_ln526_20_fu_823_p2 select_ln526_11_fu_829_p3 or_ln526_4_fu_837_p2 select_ln526_12_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_7_U0</InstName>
                    <ModuleName>stencil_stage_7</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>388</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_74_fu_301_p2 empty_75_fu_307_p2 empty_76_fu_313_p2 empty_77_fu_319_p2 empty_78_fu_325_p2 empty_79_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_80_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U34 mul_39s_24ns_63_1_1_U33 add_ln525_fu_533_p2 add_ln525_5_fu_543_p2 out_5_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_3_fu_604_p2 xor_ln525_5_fu_610_p2 xor_ln525_6_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_6_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_5_fu_735_p2 icmp_ln526_6_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_9_fu_755_p2 and_ln526_11_fu_761_p2 select_ln526_7_fu_767_p3 and_ln526_12_fu_775_p2 xor_ln526_10_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_11_fu_793_p2 and_ln526_13_fu_799_p2 and_ln526_14_fu_805_p2 or_ln526_4_fu_811_p2 xor_ln526_12_fu_817_p2 and_ln526_15_fu_823_p2 select_ln526_8_fu_829_p3 or_ln526_3_fu_837_p2 select_ln526_9_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_8_U0</InstName>
                    <ModuleName>stencil_stage_8</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>394</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_67_fu_301_p2 empty_68_fu_307_p2 empty_69_fu_313_p2 empty_70_fu_319_p2 empty_71_fu_325_p2 empty_72_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_73_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U38 mul_39s_24ns_63_1_1_U37 add_ln525_fu_533_p2 add_ln525_3_fu_543_p2 out_3_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_2_fu_604_p2 xor_ln525_3_fu_610_p2 xor_ln525_4_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_4_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_3_fu_735_p2 icmp_ln526_4_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_5_fu_755_p2 and_ln526_6_fu_761_p2 select_ln526_4_fu_767_p3 and_ln526_7_fu_775_p2 xor_ln526_6_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_7_fu_793_p2 and_ln526_8_fu_799_p2 and_ln526_9_fu_805_p2 or_ln526_3_fu_811_p2 xor_ln526_8_fu_817_p2 and_ln526_10_fu_823_p2 select_ln526_5_fu_829_p3 or_ln526_2_fu_837_p2 select_ln526_6_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_9_U0</InstName>
                    <ModuleName>stencil_stage_9</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>400</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_60_fu_301_p2 empty_61_fu_307_p2 empty_62_fu_313_p2 empty_63_fu_319_p2 empty_64_fu_325_p2 empty_65_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_66_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U42 mul_39s_24ns_63_1_1_U41 add_ln525_fu_533_p2 add_ln525_1_fu_543_p2 out_1_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_1_fu_604_p2 xor_ln525_1_fu_610_p2 xor_ln525_2_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_2_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_1_fu_735_p2 icmp_ln526_2_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_1_fu_755_p2 and_ln526_1_fu_761_p2 select_ln526_1_fu_767_p3 and_ln526_2_fu_775_p2 xor_ln526_2_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_3_fu_793_p2 and_ln526_3_fu_799_p2 and_ln526_4_fu_805_p2 or_ln526_2_fu_811_p2 xor_ln526_4_fu_817_p2 and_ln526_5_fu_823_p2 select_ln526_2_fu_829_p3 or_ln526_1_fu_837_p2 select_ln526_3_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_10_U0</InstName>
                    <ModuleName>stencil_stage_10</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>406</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_249_fu_301_p2 empty_250_fu_307_p2 empty_251_fu_313_p2 empty_252_fu_319_p2 empty_253_fu_325_p2 empty_254_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_255_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U46 mul_39s_24ns_63_1_1_U45 add_ln525_fu_533_p2 add_ln525_55_fu_543_p2 out_55_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_28_fu_604_p2 xor_ln525_55_fu_610_p2 xor_ln525_56_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_56_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_55_fu_735_p2 icmp_ln526_56_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_109_fu_755_p2 and_ln526_136_fu_761_p2 select_ln526_82_fu_767_p3 and_ln526_137_fu_775_p2 xor_ln526_110_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_111_fu_793_p2 and_ln526_138_fu_799_p2 and_ln526_139_fu_805_p2 or_ln526_29_fu_811_p2 xor_ln526_112_fu_817_p2 and_ln526_140_fu_823_p2 select_ln526_83_fu_829_p3 or_ln526_28_fu_837_p2 select_ln526_84_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_11_U0</InstName>
                    <ModuleName>stencil_stage_11</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>412</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_242_fu_301_p2 empty_243_fu_307_p2 empty_244_fu_313_p2 empty_245_fu_319_p2 empty_246_fu_325_p2 empty_247_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_248_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U50 mul_39s_24ns_63_1_1_U49 add_ln525_fu_533_p2 add_ln525_53_fu_543_p2 out_53_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_27_fu_604_p2 xor_ln525_53_fu_610_p2 xor_ln525_54_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_54_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_53_fu_735_p2 icmp_ln526_54_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_105_fu_755_p2 and_ln526_131_fu_761_p2 select_ln526_79_fu_767_p3 and_ln526_132_fu_775_p2 xor_ln526_106_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_107_fu_793_p2 and_ln526_133_fu_799_p2 and_ln526_134_fu_805_p2 or_ln526_28_fu_811_p2 xor_ln526_108_fu_817_p2 and_ln526_135_fu_823_p2 select_ln526_80_fu_829_p3 or_ln526_27_fu_837_p2 select_ln526_81_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_12_U0</InstName>
                    <ModuleName>stencil_stage_12</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>418</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_235_fu_301_p2 empty_236_fu_307_p2 empty_237_fu_313_p2 empty_238_fu_319_p2 empty_239_fu_325_p2 empty_240_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_241_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U54 mul_39s_24ns_63_1_1_U53 add_ln525_fu_533_p2 add_ln525_51_fu_543_p2 out_51_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_26_fu_604_p2 xor_ln525_51_fu_610_p2 xor_ln525_52_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_52_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_51_fu_735_p2 icmp_ln526_52_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_101_fu_755_p2 and_ln526_126_fu_761_p2 select_ln526_76_fu_767_p3 and_ln526_127_fu_775_p2 xor_ln526_102_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_103_fu_793_p2 and_ln526_128_fu_799_p2 and_ln526_129_fu_805_p2 or_ln526_27_fu_811_p2 xor_ln526_104_fu_817_p2 and_ln526_130_fu_823_p2 select_ln526_77_fu_829_p3 or_ln526_26_fu_837_p2 select_ln526_78_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_13_U0</InstName>
                    <ModuleName>stencil_stage_13</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>424</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_228_fu_301_p2 empty_229_fu_307_p2 empty_230_fu_313_p2 empty_231_fu_319_p2 empty_232_fu_325_p2 empty_233_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_234_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U58 mul_39s_24ns_63_1_1_U57 add_ln525_fu_533_p2 add_ln525_49_fu_543_p2 out_49_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_25_fu_604_p2 xor_ln525_49_fu_610_p2 xor_ln525_50_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_50_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_49_fu_735_p2 icmp_ln526_50_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_97_fu_755_p2 and_ln526_121_fu_761_p2 select_ln526_73_fu_767_p3 and_ln526_122_fu_775_p2 xor_ln526_98_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_99_fu_793_p2 and_ln526_123_fu_799_p2 and_ln526_124_fu_805_p2 or_ln526_26_fu_811_p2 xor_ln526_100_fu_817_p2 and_ln526_125_fu_823_p2 select_ln526_74_fu_829_p3 or_ln526_25_fu_837_p2 select_ln526_75_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_14_U0</InstName>
                    <ModuleName>stencil_stage_14</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>430</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_221_fu_301_p2 empty_222_fu_307_p2 empty_223_fu_313_p2 empty_224_fu_319_p2 empty_225_fu_325_p2 empty_226_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_227_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U62 mul_39s_24ns_63_1_1_U61 add_ln525_fu_533_p2 add_ln525_47_fu_543_p2 out_47_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_24_fu_604_p2 xor_ln525_47_fu_610_p2 xor_ln525_48_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_48_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_47_fu_735_p2 icmp_ln526_48_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_93_fu_755_p2 and_ln526_116_fu_761_p2 select_ln526_70_fu_767_p3 and_ln526_117_fu_775_p2 xor_ln526_94_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_95_fu_793_p2 and_ln526_118_fu_799_p2 and_ln526_119_fu_805_p2 or_ln526_25_fu_811_p2 xor_ln526_96_fu_817_p2 and_ln526_120_fu_823_p2 select_ln526_71_fu_829_p3 or_ln526_24_fu_837_p2 select_ln526_72_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_15_U0</InstName>
                    <ModuleName>stencil_stage_15</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>436</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_214_fu_301_p2 empty_215_fu_307_p2 empty_216_fu_313_p2 empty_217_fu_319_p2 empty_218_fu_325_p2 empty_219_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_220_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U66 mul_39s_24ns_63_1_1_U65 add_ln525_fu_533_p2 add_ln525_45_fu_543_p2 out_45_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_23_fu_604_p2 xor_ln525_45_fu_610_p2 xor_ln525_46_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_46_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_45_fu_735_p2 icmp_ln526_46_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_89_fu_755_p2 and_ln526_111_fu_761_p2 select_ln526_67_fu_767_p3 and_ln526_112_fu_775_p2 xor_ln526_90_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_91_fu_793_p2 and_ln526_113_fu_799_p2 and_ln526_114_fu_805_p2 or_ln526_24_fu_811_p2 xor_ln526_92_fu_817_p2 and_ln526_115_fu_823_p2 select_ln526_68_fu_829_p3 or_ln526_23_fu_837_p2 select_ln526_69_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_16_U0</InstName>
                    <ModuleName>stencil_stage_16</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>442</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_207_fu_301_p2 empty_208_fu_307_p2 empty_209_fu_313_p2 empty_210_fu_319_p2 empty_211_fu_325_p2 empty_212_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_213_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U70 mul_39s_24ns_63_1_1_U69 add_ln525_fu_533_p2 add_ln525_43_fu_543_p2 out_43_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_22_fu_604_p2 xor_ln525_43_fu_610_p2 xor_ln525_44_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_44_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_43_fu_735_p2 icmp_ln526_44_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_85_fu_755_p2 and_ln526_106_fu_761_p2 select_ln526_64_fu_767_p3 and_ln526_107_fu_775_p2 xor_ln526_86_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_87_fu_793_p2 and_ln526_108_fu_799_p2 and_ln526_109_fu_805_p2 or_ln526_23_fu_811_p2 xor_ln526_88_fu_817_p2 and_ln526_110_fu_823_p2 select_ln526_65_fu_829_p3 or_ln526_22_fu_837_p2 select_ln526_66_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_17_U0</InstName>
                    <ModuleName>stencil_stage_17</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>448</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_200_fu_301_p2 empty_201_fu_307_p2 empty_202_fu_313_p2 empty_203_fu_319_p2 empty_204_fu_325_p2 empty_205_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_206_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U74 mul_39s_24ns_63_1_1_U73 add_ln525_fu_533_p2 add_ln525_41_fu_543_p2 out_41_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_21_fu_604_p2 xor_ln525_41_fu_610_p2 xor_ln525_42_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_42_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_41_fu_735_p2 icmp_ln526_42_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_81_fu_755_p2 and_ln526_101_fu_761_p2 select_ln526_61_fu_767_p3 and_ln526_102_fu_775_p2 xor_ln526_82_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_83_fu_793_p2 and_ln526_103_fu_799_p2 and_ln526_104_fu_805_p2 or_ln526_22_fu_811_p2 xor_ln526_84_fu_817_p2 and_ln526_105_fu_823_p2 select_ln526_62_fu_829_p3 or_ln526_21_fu_837_p2 select_ln526_63_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_18_U0</InstName>
                    <ModuleName>stencil_stage_18</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>454</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_193_fu_301_p2 empty_194_fu_307_p2 empty_195_fu_313_p2 empty_196_fu_319_p2 empty_197_fu_325_p2 empty_198_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_199_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U78 mul_39s_24ns_63_1_1_U77 add_ln525_fu_533_p2 add_ln525_39_fu_543_p2 out_39_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_20_fu_604_p2 xor_ln525_39_fu_610_p2 xor_ln525_40_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_40_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_39_fu_735_p2 icmp_ln526_40_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_77_fu_755_p2 and_ln526_96_fu_761_p2 select_ln526_58_fu_767_p3 and_ln526_97_fu_775_p2 xor_ln526_78_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_79_fu_793_p2 and_ln526_98_fu_799_p2 and_ln526_99_fu_805_p2 or_ln526_21_fu_811_p2 xor_ln526_80_fu_817_p2 and_ln526_100_fu_823_p2 select_ln526_59_fu_829_p3 or_ln526_20_fu_837_p2 select_ln526_60_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_19_U0</InstName>
                    <ModuleName>stencil_stage_19</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>460</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_186_fu_301_p2 empty_187_fu_307_p2 empty_188_fu_313_p2 empty_189_fu_319_p2 empty_190_fu_325_p2 empty_191_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_192_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U82 mul_39s_24ns_63_1_1_U81 add_ln525_fu_533_p2 add_ln525_37_fu_543_p2 out_37_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_19_fu_604_p2 xor_ln525_37_fu_610_p2 xor_ln525_38_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_38_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_37_fu_735_p2 icmp_ln526_38_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_73_fu_755_p2 and_ln526_91_fu_761_p2 select_ln526_55_fu_767_p3 and_ln526_92_fu_775_p2 xor_ln526_74_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_75_fu_793_p2 and_ln526_93_fu_799_p2 and_ln526_94_fu_805_p2 or_ln526_20_fu_811_p2 xor_ln526_76_fu_817_p2 and_ln526_95_fu_823_p2 select_ln526_56_fu_829_p3 or_ln526_19_fu_837_p2 select_ln526_57_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_20_U0</InstName>
                    <ModuleName>stencil_stage_20</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>466</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_172_fu_301_p2 empty_173_fu_307_p2 empty_174_fu_313_p2 empty_175_fu_319_p2 empty_176_fu_325_p2 empty_177_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_178_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U86 mul_39s_24ns_63_1_1_U85 add_ln525_fu_533_p2 add_ln525_33_fu_543_p2 out_33_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_17_fu_604_p2 xor_ln525_33_fu_610_p2 xor_ln525_34_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_34_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_33_fu_735_p2 icmp_ln526_34_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_65_fu_755_p2 and_ln526_81_fu_761_p2 select_ln526_49_fu_767_p3 and_ln526_82_fu_775_p2 xor_ln526_66_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_67_fu_793_p2 and_ln526_83_fu_799_p2 and_ln526_84_fu_805_p2 or_ln526_18_fu_811_p2 xor_ln526_68_fu_817_p2 and_ln526_85_fu_823_p2 select_ln526_50_fu_829_p3 or_ln526_17_fu_837_p2 select_ln526_51_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_21_U0</InstName>
                    <ModuleName>stencil_stage_21</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>472</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_165_fu_301_p2 empty_166_fu_307_p2 empty_167_fu_313_p2 empty_168_fu_319_p2 empty_169_fu_325_p2 empty_170_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_171_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U90 mul_39s_24ns_63_1_1_U89 add_ln525_fu_533_p2 add_ln525_31_fu_543_p2 out_31_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_16_fu_604_p2 xor_ln525_31_fu_610_p2 xor_ln525_32_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_32_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_31_fu_735_p2 icmp_ln526_32_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_61_fu_755_p2 and_ln526_76_fu_761_p2 select_ln526_46_fu_767_p3 and_ln526_77_fu_775_p2 xor_ln526_62_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_63_fu_793_p2 and_ln526_78_fu_799_p2 and_ln526_79_fu_805_p2 or_ln526_17_fu_811_p2 xor_ln526_64_fu_817_p2 and_ln526_80_fu_823_p2 select_ln526_47_fu_829_p3 or_ln526_16_fu_837_p2 select_ln526_48_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_22_U0</InstName>
                    <ModuleName>stencil_stage_22</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>478</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_158_fu_301_p2 empty_159_fu_307_p2 empty_160_fu_313_p2 empty_161_fu_319_p2 empty_162_fu_325_p2 empty_163_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_164_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U94 mul_39s_24ns_63_1_1_U93 add_ln525_fu_533_p2 add_ln525_29_fu_543_p2 out_29_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_15_fu_604_p2 xor_ln525_29_fu_610_p2 xor_ln525_30_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_30_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_29_fu_735_p2 icmp_ln526_30_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_57_fu_755_p2 and_ln526_71_fu_761_p2 select_ln526_43_fu_767_p3 and_ln526_72_fu_775_p2 xor_ln526_58_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_59_fu_793_p2 and_ln526_73_fu_799_p2 and_ln526_74_fu_805_p2 or_ln526_16_fu_811_p2 xor_ln526_60_fu_817_p2 and_ln526_75_fu_823_p2 select_ln526_44_fu_829_p3 or_ln526_15_fu_837_p2 select_ln526_45_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_23_U0</InstName>
                    <ModuleName>stencil_stage_23</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>484</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_151_fu_301_p2 empty_152_fu_307_p2 empty_153_fu_313_p2 empty_154_fu_319_p2 empty_155_fu_325_p2 empty_156_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_157_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U98 mul_39s_24ns_63_1_1_U97 add_ln525_fu_533_p2 add_ln525_27_fu_543_p2 out_27_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_14_fu_604_p2 xor_ln525_27_fu_610_p2 xor_ln525_28_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_28_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_27_fu_735_p2 icmp_ln526_28_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_53_fu_755_p2 and_ln526_66_fu_761_p2 select_ln526_40_fu_767_p3 and_ln526_67_fu_775_p2 xor_ln526_54_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_55_fu_793_p2 and_ln526_68_fu_799_p2 and_ln526_69_fu_805_p2 or_ln526_15_fu_811_p2 xor_ln526_56_fu_817_p2 and_ln526_70_fu_823_p2 select_ln526_41_fu_829_p3 or_ln526_14_fu_837_p2 select_ln526_42_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_24_U0</InstName>
                    <ModuleName>stencil_stage_24</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>490</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_144_fu_301_p2 empty_145_fu_307_p2 empty_146_fu_313_p2 empty_147_fu_319_p2 empty_148_fu_325_p2 empty_149_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_150_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U102 mul_39s_24ns_63_1_1_U101 add_ln525_fu_533_p2 add_ln525_25_fu_543_p2 out_25_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_13_fu_604_p2 xor_ln525_25_fu_610_p2 xor_ln525_26_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_26_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_25_fu_735_p2 icmp_ln526_26_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_49_fu_755_p2 and_ln526_61_fu_761_p2 select_ln526_37_fu_767_p3 and_ln526_62_fu_775_p2 xor_ln526_50_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_51_fu_793_p2 and_ln526_63_fu_799_p2 and_ln526_64_fu_805_p2 or_ln526_14_fu_811_p2 xor_ln526_52_fu_817_p2 and_ln526_65_fu_823_p2 select_ln526_38_fu_829_p3 or_ln526_13_fu_837_p2 select_ln526_39_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_25_U0</InstName>
                    <ModuleName>stencil_stage_25</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>496</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_137_fu_301_p2 empty_138_fu_307_p2 empty_139_fu_313_p2 empty_140_fu_319_p2 empty_141_fu_325_p2 empty_142_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_143_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U106 mul_39s_24ns_63_1_1_U105 add_ln525_fu_533_p2 add_ln525_23_fu_543_p2 out_23_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_12_fu_604_p2 xor_ln525_23_fu_610_p2 xor_ln525_24_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_24_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_23_fu_735_p2 icmp_ln526_24_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_45_fu_755_p2 and_ln526_56_fu_761_p2 select_ln526_34_fu_767_p3 and_ln526_57_fu_775_p2 xor_ln526_46_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_47_fu_793_p2 and_ln526_58_fu_799_p2 and_ln526_59_fu_805_p2 or_ln526_13_fu_811_p2 xor_ln526_48_fu_817_p2 and_ln526_60_fu_823_p2 select_ln526_35_fu_829_p3 or_ln526_12_fu_837_p2 select_ln526_36_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_26_U0</InstName>
                    <ModuleName>stencil_stage_26</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>502</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_130_fu_301_p2 empty_131_fu_307_p2 empty_132_fu_313_p2 empty_133_fu_319_p2 empty_134_fu_325_p2 empty_135_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_136_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U110 mul_39s_24ns_63_1_1_U109 add_ln525_fu_533_p2 add_ln525_21_fu_543_p2 out_21_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_11_fu_604_p2 xor_ln525_21_fu_610_p2 xor_ln525_22_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_22_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_21_fu_735_p2 icmp_ln526_22_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_41_fu_755_p2 and_ln526_51_fu_761_p2 select_ln526_31_fu_767_p3 and_ln526_52_fu_775_p2 xor_ln526_42_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_43_fu_793_p2 and_ln526_53_fu_799_p2 and_ln526_54_fu_805_p2 or_ln526_12_fu_811_p2 xor_ln526_44_fu_817_p2 and_ln526_55_fu_823_p2 select_ln526_32_fu_829_p3 or_ln526_11_fu_837_p2 select_ln526_33_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_27_U0</InstName>
                    <ModuleName>stencil_stage_27</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>508</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_123_fu_301_p2 empty_124_fu_307_p2 empty_125_fu_313_p2 empty_126_fu_319_p2 empty_127_fu_325_p2 empty_128_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_129_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U114 mul_39s_24ns_63_1_1_U113 add_ln525_fu_533_p2 add_ln525_19_fu_543_p2 out_19_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_10_fu_604_p2 xor_ln525_19_fu_610_p2 xor_ln525_20_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_20_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_19_fu_735_p2 icmp_ln526_20_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_37_fu_755_p2 and_ln526_46_fu_761_p2 select_ln526_28_fu_767_p3 and_ln526_47_fu_775_p2 xor_ln526_38_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_39_fu_793_p2 and_ln526_48_fu_799_p2 and_ln526_49_fu_805_p2 or_ln526_11_fu_811_p2 xor_ln526_40_fu_817_p2 and_ln526_50_fu_823_p2 select_ln526_29_fu_829_p3 or_ln526_10_fu_837_p2 select_ln526_30_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_28_U0</InstName>
                    <ModuleName>stencil_stage_28</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>514</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_116_fu_301_p2 empty_117_fu_307_p2 empty_118_fu_313_p2 empty_119_fu_319_p2 empty_120_fu_325_p2 empty_121_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_122_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U118 mul_39s_24ns_63_1_1_U117 add_ln525_fu_533_p2 add_ln525_17_fu_543_p2 out_17_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_9_fu_604_p2 xor_ln525_17_fu_610_p2 xor_ln525_18_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_18_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_17_fu_735_p2 icmp_ln526_18_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_33_fu_755_p2 and_ln526_41_fu_761_p2 select_ln526_25_fu_767_p3 and_ln526_42_fu_775_p2 xor_ln526_34_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_35_fu_793_p2 and_ln526_43_fu_799_p2 and_ln526_44_fu_805_p2 or_ln526_10_fu_811_p2 xor_ln526_36_fu_817_p2 and_ln526_45_fu_823_p2 select_ln526_26_fu_829_p3 or_ln526_9_fu_837_p2 select_ln526_27_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_29_U0</InstName>
                    <ModuleName>stencil_stage_29</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>520</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_109_fu_301_p2 empty_110_fu_307_p2 empty_111_fu_313_p2 empty_112_fu_319_p2 empty_113_fu_325_p2 empty_114_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_115_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U122 mul_39s_24ns_63_1_1_U121 add_ln525_fu_533_p2 add_ln525_15_fu_543_p2 out_15_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_8_fu_604_p2 xor_ln525_15_fu_610_p2 xor_ln525_16_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_16_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_15_fu_735_p2 icmp_ln526_16_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_29_fu_755_p2 and_ln526_36_fu_761_p2 select_ln526_22_fu_767_p3 and_ln526_37_fu_775_p2 xor_ln526_30_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_31_fu_793_p2 and_ln526_38_fu_799_p2 and_ln526_39_fu_805_p2 or_ln526_9_fu_811_p2 xor_ln526_32_fu_817_p2 and_ln526_40_fu_823_p2 select_ln526_23_fu_829_p3 or_ln526_8_fu_837_p2 select_ln526_24_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>stencil_stage_U0</InstName>
                    <ModuleName>stencil_stage</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>526</ID>
                    <BindInstances>line_buf_U line_buf_1_U k_fu_263_p2 icmp_ln577_fu_269_p2 out_idx_fu_275_p2 empty_fu_295_p2 empty_263_fu_301_p2 empty_264_fu_307_p2 empty_265_fu_313_p2 empty_266_fu_319_p2 empty_267_fu_325_p2 empty_268_fu_372_p2 add_ln523_fu_382_p2 sum_axis_fu_412_p2 empty_269_fu_430_p2 add_ln524_fu_440_p2 sum_diag_fu_470_p2 mul_39s_26ns_65_1_1_U126 mul_39s_24ns_63_1_1_U125 add_ln525_fu_533_p2 add_ln525_59_fu_543_p2 out_59_fu_581_p2 xor_ln525_fu_599_p2 or_ln525_30_fu_604_p2 xor_ln525_59_fu_610_p2 xor_ln525_60_fu_615_p2 or_ln525_fu_621_p2 and_ln525_fu_627_p2 out_60_fu_633_p3 add_ln526_fu_679_p2 xor_ln526_fu_693_p2 and_ln526_fu_699_p2 icmp_ln526_fu_721_p2 icmp_ln526_59_fu_735_p2 icmp_ln526_60_fu_741_p2 select_ln526_fu_747_p3 xor_ln526_117_fu_755_p2 and_ln526_146_fu_761_p2 select_ln526_88_fu_767_p3 and_ln526_147_fu_775_p2 xor_ln526_118_fu_781_p2 or_ln526_fu_787_p2 xor_ln526_119_fu_793_p2 and_ln526_148_fu_799_p2 and_ln526_149_fu_805_p2 or_ln526_31_fu_811_p2 xor_ln526_120_fu_817_p2 and_ln526_150_fu_823_p2 select_ln526_89_fu_829_p3 or_ln526_30_fu_837_p2 select_ln526_90_fu_843_p3 icmp_ln548_fu_331_p2</BindInstances>
                </Instance>
                <Instance>
                    <InstName>write_output_U0</InstName>
                    <ModuleName>write_output</ModuleName>
                    <IsCompInst>true</IsCompInst>
                    <ID>532</ID>
                    <BindInstances>i_fu_130_p2 icmp_ln594_fu_136_p2</BindInstances>
                </Instance>
            </InstancesList>
            <BindInstances>A_out_c_U inter_strm_U inter_strm_1_U inter_strm_2_U inter_strm_3_U inter_strm_4_U inter_strm_5_U inter_strm_6_U inter_strm_7_U inter_strm_8_U inter_strm_9_U inter_strm_10_U inter_strm_11_U inter_strm_12_U inter_strm_13_U inter_strm_14_U inter_strm_15_U inter_strm_16_U inter_strm_17_U inter_strm_18_U inter_strm_19_U inter_strm_20_U inter_strm_21_U inter_strm_22_U inter_strm_23_U inter_strm_24_U inter_strm_25_U inter_strm_26_U inter_strm_27_U inter_strm_28_U inter_strm_29_U inter_strm_30_U control_s_axi_U gmem0_m_axi_U gmem1_m_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>entry_proc</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>1.849</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>0</Best-caseLatency>
                    <Average-caseLatency>0</Average-caseLatency>
                    <Worst-caseLatency>0</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0 ns</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0 ns</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0 ns</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>0</PipelineInitiationInterval>
                    <PipelineType>no</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>-</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>3</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>29</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
        </Module>
        <Module>
            <Name>read_input</Name>
            <Loops>
                <VITIS_LOOP_531_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65547</Best-caseLatency>
                    <Average-caseLatency>65547</Average-caseLatency>
                    <Worst-caseLatency>65547</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.655 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.655 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65536</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_531_1>
                        <Name>VITIS_LOOP_531_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65536</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65545</Latency>
                        <AbsoluteTimeLatency>0.655 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>11</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_531_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:530</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_531_1>
                            <Name>VITIS_LOOP_531_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:531</SourceLocation>
                        </VITIS_LOOP_531_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>129</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>132</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_531_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_109_p2" SOURCE="top.cpp:531" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_531_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln531_fu_115_p2" SOURCE="top.cpp:531" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln531" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_1</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_256_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_256" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_257_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_257" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_258_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_258" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_259_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_259" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_260_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_260" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_261_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_261" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_262_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_262" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U7" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U6" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_57_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_57_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_29_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_57_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_58_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_58_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_57_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_58_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_113_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_141_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_85_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_142_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_142" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_114_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_115_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_143_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_143" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_144_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_30_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_116_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_145_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_86_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_29_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_87_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_2</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_179_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_179" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_180_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_180" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_181_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_181" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_182_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_182" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_183_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_183" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_184_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_184" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_185_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_185" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U14" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U13" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_18" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_35_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_35_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_35" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_18_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_35_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_36_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_36_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_35_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_36_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_69_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_86_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_52_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_87_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_70_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_71_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_88_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_89_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_19_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_72_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_90_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_53_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_18_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_54_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_3</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_102_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_103_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_104_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_105_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_106_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_107_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_107" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_108_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_108" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U18" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U17" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_13_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_13_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_7_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_13_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_14_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_14_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_13_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_14_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_25_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_31_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_19_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_32_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_26_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_27_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_33_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_34_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_8_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_28_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_35_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_20_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_7_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_21_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_4</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_95_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_96_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_97_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_98_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_99_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_100_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_100" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_101_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_101" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U22" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U21" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_11_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_11_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_6_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_11_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_12_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_12_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_11_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_12_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_21_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_26_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_16_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_27_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_22_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_23_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_28_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_29_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_7_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_24_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_30_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_17_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_6_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_18_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_5</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_88_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_89_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_90_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_91_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_92_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_93_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_93" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_94_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_94" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U26" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U25" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_9_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_9_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_5_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_9_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_10_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_10_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_9_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_10_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_17_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_21_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_13_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_22_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_18_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_19_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_23_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_24_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_6_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_20_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_25_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_14_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_5_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_15_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_6</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_81_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_82_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_83_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_84_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_85_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_86_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_86" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_87_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_87" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U30" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U29" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_7_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_7_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_4_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_7_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_8_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_8_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_7_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_8_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_13_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_16_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_10_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_17_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_14_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_15_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_18_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_19_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_5_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_16_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_20_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_11_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_4_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_12_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_7</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_74_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_75_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_76_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_77_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_78_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_79_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_79" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_80_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_80" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U34" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U33" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_5_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_5_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_3_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_5_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_6_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_6_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_5_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_6_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_9_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_11_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_7_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_12_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_10_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_11_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_13_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_14_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_4_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_12_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_15_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_8_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_3_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_9_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_8</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_67_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_68_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_69_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_70_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_71_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_72_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_72" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_73_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_73" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U38" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U37" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_3_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_3_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_2_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_3_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_4_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_4_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_3_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_4_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_5_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_6_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_4_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_7_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_6_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_7_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_7" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_8_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_9_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_3_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_8_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_10_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_5_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_2_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_6_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_6" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_9</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_60_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_61_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_62_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_63_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_64_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_65_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_65" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_66_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_66" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U42" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U41" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_1_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_1_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_1_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_1_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_2_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_2_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_1_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_2_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_1_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_1_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_1_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_2_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_2_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_3_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_3_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_4_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_2_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_4_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_4" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_5_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_5" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_2_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_2" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_1_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_1" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_3_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_3" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_10</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_249_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_249" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_250_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_250" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_251_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_251" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_252_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_252" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_253_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_253" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_254_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_254" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_255_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_255" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U46" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U45" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_28" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_55_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_55_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_28_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_55_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_56_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_56_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_55_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_56_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_109_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_136_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_136" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_82_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_137_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_110_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_111_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_138_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_139_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_29_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_112_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_140_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_83_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_28_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_84_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_11</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_242_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_242" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_243_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_243" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_244_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_244" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_245_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_245" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_246_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_246" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_247_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_247" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_248_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_248" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U50" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U49" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_53_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_53_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_53" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_27_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_53_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_54_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_54_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_53_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_54_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_105_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_131_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_79_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_132_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_106_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_107_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_133_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_134_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_28_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_108_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_135_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_135" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_80_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_27_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_81_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_12</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_235_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_235" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_236_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_236" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_237_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_237" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_238_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_238" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_239_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_239" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_240_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_240" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_241_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_241" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U54" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U53" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_26" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_51_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_51_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_51" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_26_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_51_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_52_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_52_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_51_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_52_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_101_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_126_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_76_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_127_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_102_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_103_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_128_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_128" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_129_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_129" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_27_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_104_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_130_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_77_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_26_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_78_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_13</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_228_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_228" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_229_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_229" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_230_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_230" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_231_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_231" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_232_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_232" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_233_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_233" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_234_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_234" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U58" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U57" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_49_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_49_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_49" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_25_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_49_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_50_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_50_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_49_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_50_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_97_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_121_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_121" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_73_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_122_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_122" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_98_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_99_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_123_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_124_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_26_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_100_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_125_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_74_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_25_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_75_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_14</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_221_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_221" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_222_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_222" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_223_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_223" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_224_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_224" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_225_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_225" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_226_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_226" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_227_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_227" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U62" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U61" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_24" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_47_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_47_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_47" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_24_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_47_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_48_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_48_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_47_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_48_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_93_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_116_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_70_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_117_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_94_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_95_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_118_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_119_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_25_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_96_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_120_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_71_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_24_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_72_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_15</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_214_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_214" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_215_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_215" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_216_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_216" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_217_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_217" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_218_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_218" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_219_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_219" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_220_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_220" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U66" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U65" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_45_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_45_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_45" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_23_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_45_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_46_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_46_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_45_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_46_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_89_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_111_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_67_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_112_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_90_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_91_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_113_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_114_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_114" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_24_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_92_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_115_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_115" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_68_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_23_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_69_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_16</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_207_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_207" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_208_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_208" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_209_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_209" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_210_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_210" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_211_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_211" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_212_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_212" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_213_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_213" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U70" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U69" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_22" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_43_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_43_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_43" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_22_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_43_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_44_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_44_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_43_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_44_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_85_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_106_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_106" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_64_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_107_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_107" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_86_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_86" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_87_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_87" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_108_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_108" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_109_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_23_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_88_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_110_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_65_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_22_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_66_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_17</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_200_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_200" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_201_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_201" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_202_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_202" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_203_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_203" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_204_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_204" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_205_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_205" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_206_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_206" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U74" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U73" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_41_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_41_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_41" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_21_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_41_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_42_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_42_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_41_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_42_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_81_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_101_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_101" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_61_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_102_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_102" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_82_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_83_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_103_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_103" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_104_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_104" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_22_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_84_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_105_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_105" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_62_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_21_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_63_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_18</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_193_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_193" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_194_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_194" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_195_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_195" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_196_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_196" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_197_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_197" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_198_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_198" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_199_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_199" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U78" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U77" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_20" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_39_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_39_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_39" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_20_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_39_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_40_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_40_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_39_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_40_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_77_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_96_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_96" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_58_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_97_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_97" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_78_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_79_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_98_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_98" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_99_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_99" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_21_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_80_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_100_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_100" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_59_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_20_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_60_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_19</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_186_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_186" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_187_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_187" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_188_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_188" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_189_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_189" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_190_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_190" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_191_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_191" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_192_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_192" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U82" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U81" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_37_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_37_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_37" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_19_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_37_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_38_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_38_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_37_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_38_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_73_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_91_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_91" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_55_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_92_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_92" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_74_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_75_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_93_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_93" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_94_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_94" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_20_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_76_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_95_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_95" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_56_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_19_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_57_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_20</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_172_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_172" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_173_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_173" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_174_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_174" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_175_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_175" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_176_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_176" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_177_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_177" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_178_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_178" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U86" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U85" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_33_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_33_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_33" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_17_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_33_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_34_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_34_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_33_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_34_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_65_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_81_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_81" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_49_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_82_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_82" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_66_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_67_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_83_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_83" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_84_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_84" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_18_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_68_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_85_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_85" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_50_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_17_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_51_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_21</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_165_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_165" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_166_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_166" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_167_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_167" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_168_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_168" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_169_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_169" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_170_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_170" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_171_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_171" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U90" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U89" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_16" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_31_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_31_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_31" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_16_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_31_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_32_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_32_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_31_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_32_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_61_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_76_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_76" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_46_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_77_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_77" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_62_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_63_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_78_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_78" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_79_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_79" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_17_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_64_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_80_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_80" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_47_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_16_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_48_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_22</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_158_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_158" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_159_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_159" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_160_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_160" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_161_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_161" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_162_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_162" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_163_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_163" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_164_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_164" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U94" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U93" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_29_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_29_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_29" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_15_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_29_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_30_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_30_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_29_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_30_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_57_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_71_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_71" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_43_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_72_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_72" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_58_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_59_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_73_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_73" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_74_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_74" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_16_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_60_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_75_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_75" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_44_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_15_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_45_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_23</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_151_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_151" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_152_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_152" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_153_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_153" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_154_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_154" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_155_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_155" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_156_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_156" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_157_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_157" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U98" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U97" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_27_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_27_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_27" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_14_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_27_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_28_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_28_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_27_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_28_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_53_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_66_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_66" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_40_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_67_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_67" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_54_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_55_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_68_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_68" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_69_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_69" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_15_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_56_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_70_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_70" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_41_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_14_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_42_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_24</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_144_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_144" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_145_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_145" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_146_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_147_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_148_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_149_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_149" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_150_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_150" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U102" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U101" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_25_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_25_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_25" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_13_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_25_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_26_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_26_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_25_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_26_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_49_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_61_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_61" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_37_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_62_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_62" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_50_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_51_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_63_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_63" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_64_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_64" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_14_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_14" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_52_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_65_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_65" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_38_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_13_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_39_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_25</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_137_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_137" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_138_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_138" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_139_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_139" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_140_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_140" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_141_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_141" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_142_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_142" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_143_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_143" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U106" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U105" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_23_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_23_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_23" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_12_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_23_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_24_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_24_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_23_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_24_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_45_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_56_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_56" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_34_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_57_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_57" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_46_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_47_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_58_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_58" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_59_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_13_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_13" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_48_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_60_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_35_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_12_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_36_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_26</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_130_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_130" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_131_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_131" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_132_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_132" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_133_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_133" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_134_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_134" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_135_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_135" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_136_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_136" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U110" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U109" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_21_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_21_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_21" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_11_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_21_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_22_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_22_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_21_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_21" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_22_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_41_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_51_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_51" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_31_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_52_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_52" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_42_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_43_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_53_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_53" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_54_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_54" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_12_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_12" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_44_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_55_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_55" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_32_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_11_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_33_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_27</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_123_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_123" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_124_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_124" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_125_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_125" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_126_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_126" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_127_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_127" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_128_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_128" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_129_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_129" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U114" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U113" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_19_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_19_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_19" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_10_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_19_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_20_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_20_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_19_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_19" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_20_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_20" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_37_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_46_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_46" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_28_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_28" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_47_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_47" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_38_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_39_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_48_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_48" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_49_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_49" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_11_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_11" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_40_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_50_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_50" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_29_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_10_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_30_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_28</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_116_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_116" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_117_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_118_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_119_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_120_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_121_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_121" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_122_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_122" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U118" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U117" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_17_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_17_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_17" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_9_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_17_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_18_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_18_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_17_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_17" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_18_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_18" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_33_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_33" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_41_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_41" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_25_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_25" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_42_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_42" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_34_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_34" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_35_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_35" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_43_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_43" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_44_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_44" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_10_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_10" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_36_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_45_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_45" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_26_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_26" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_9_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_27_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_27" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage_29</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>549</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1033</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_109_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_109" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_110_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_110" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_111_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_111" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_112_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_112" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_113_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_113" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_114_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_114" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_115_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_115" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U122" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U121" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_15_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_15_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_15" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_8_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_15_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_16_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_16_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_15_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_15" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_16_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_16" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_29_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_29" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_36_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_36" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_22_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_22" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_37_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_37" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_30_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_31_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_38_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_39_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_9_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_9" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_32_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_32" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_40_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_40" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_23_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_23" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_8_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_8" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_24_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_24" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>stencil_stage</Name>
            <Loops>
                <VITIS_LOOP_548_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>6.855</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65797</Best-caseLatency>
                    <Average-caseLatency>65797</Average-caseLatency>
                    <Worst-caseLatency>65797</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.658 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.658 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.658 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_548_1>
                        <Name>VITIS_LOOP_548_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65793</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65795</Latency>
                        <AbsoluteTimeLatency>0.658 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>4</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_548_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:540</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_548_1>
                            <Name>VITIS_LOOP_548_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:548</SourceLocation>
                        </VITIS_LOOP_548_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>~0</UTIL_BRAM>
                    <DSP>6</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>1</UTIL_DSP>
                    <FF>548</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>1024</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>1</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="1" BUNDLEDNAME="" DISPNAME="bind_storage ram_s2p" DSP="0" ID="" IMPL="auto" LATENCY="1" LOOP="" OPTYPE="ram_s2p" PRAGMA="" RTLNAME="line_buf_1_U" SOURCE="top.cpp:540" STORAGESIZE="24 256 1" STORAGESUBTYPE="" STORAGEUSAGE="ram_s2p array" URAM="0" VARIABLE="line_buf_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="k_fu_263_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="k" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op setgt" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="setgt" PRAGMA="" RTLNAME="icmp_ln577_fu_269_p2" SOURCE="top.cpp:577" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln577" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_idx_fu_275_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="out_idx" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_fu_295_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_263_fu_301_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_263" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_264_fu_307_p2" SOURCE="top.cpp:579" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_264" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_265_fu_313_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_265" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="empty_266_fu_319_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_266" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="empty_267_fu_325_p2" SOURCE="top.cpp:578" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_267" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_268_fu_372_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_268" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln523_fu_382_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln523" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_axis_fu_412_p2" SOURCE="top.cpp:523" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_axis" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="empty_269_fu_430_p2" SOURCE="" STORAGESUBTYPE="" URAM="0" VARIABLE="empty_269" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln524_fu_440_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln524" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="sum_diag_fu_470_p2" SOURCE="top.cpp:524" STORAGESUBTYPE="" URAM="0" VARIABLE="sum_diag" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_26ns_65_1_1_U126" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="mul" PRAGMA="" RTLNAME="mul_39s_24ns_63_1_1_U125" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln525_30" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_fu_533_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln525_59_fu_543_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln525_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="out_59_fu_581_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_59" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_fu_599_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_30_fu_604_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_59_fu_610_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln525_60_fu_615_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln525_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln525_fu_621_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln525_fu_627_p2" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln525" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="out_60_fu_633_p3" SOURCE="top.cpp:525" STORAGESUBTYPE="" URAM="0" VARIABLE="out_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="add" PRAGMA="" RTLNAME="add_ln526_fu_679_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln526" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_fu_693_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_fu_699_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_fu_721_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_59_fu_735_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_59" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln526_60_fu_741_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln526_60" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_fu_747_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_117_fu_755_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_117" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_146_fu_761_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_146" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_88_fu_767_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_88" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_147_fu_775_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_147" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_118_fu_781_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_118" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_fu_787_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_119_fu_793_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_119" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_148_fu_799_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_148" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_149_fu_805_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_149" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_31_fu_811_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_31" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op xor" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="xor" PRAGMA="" RTLNAME="xor_ln526_120_fu_817_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="xor_ln526_120" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op and" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="and" PRAGMA="" RTLNAME="and_ln526_150_fu_823_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="and_ln526_150" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_89_fu_829_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_89" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op or" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="or" PRAGMA="" RTLNAME="or_ln526_30_fu_837_p2" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="or_ln526_30" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="select" PRAGMA="" RTLNAME="select_ln526_90_fu_843_p3" SOURCE="top.cpp:526" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln526_90" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_548_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln548_fu_331_p2" SOURCE="top.cpp:548" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln548" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>write_output</Name>
            <Loops>
                <VITIS_LOOP_594_1/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65545</Best-caseLatency>
                    <Average-caseLatency>65545</Average-caseLatency>
                    <Worst-caseLatency>65545</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.655 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.655 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.655 ms</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>65536</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=0 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <VITIS_LOOP_594_1>
                        <Name>VITIS_LOOP_594_1</Name>
                        <Slack>7.30</Slack>
                        <TripCount>65536</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>65543</Latency>
                        <AbsoluteTimeLatency>0.655 ms</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </VITIS_LOOP_594_1>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:594</SourceLocation>
                    <SummaryOfLoopViolations>
                        <VITIS_LOOP_594_1>
                            <Name>VITIS_LOOP_594_1</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>top.cpp:594</SourceLocation>
                        </VITIS_LOOP_594_1>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <FF>187</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>~0</UTIL_FF>
                    <LUT>179</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>~0</UTIL_LUT>
                    <BRAM_18K>0</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>0</UTIL_BRAM>
                    <DSP>0</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>0</UTIL_DSP>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="VITIS_LOOP_594_1" OPTYPE="add" PRAGMA="" RTLNAME="i_fu_130_p2" SOURCE="top.cpp:594" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="VITIS_LOOP_594_1" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln594_fu_136_p2" SOURCE="top.cpp:594" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln594" VISIBLE="false"/>
            </BindNodes>
        </Module>
        <Module>
            <Name>top_kernel</Name>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.300</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>65901</Best-caseLatency>
                    <Average-caseLatency>65901</Average-caseLatency>
                    <Worst-caseLatency>65901</Worst-caseLatency>
                    <Best-caseRealTimeLatency>0.659 ms</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>0.659 ms</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>0.659 ms</Worst-caseRealTimeLatency>
                    <DataflowPipelineThroughput>65793</DataflowPipelineThroughput>
                    <PipelineInitiationInterval>65793</PipelineInitiationInterval>
                    <PipelineType>dataflow</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>top.cpp:610</SourceLocation>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>128</BRAM_18K>
                    <AVAIL_BRAM>432</AVAIL_BRAM>
                    <UTIL_BRAM>29</UTIL_BRAM>
                    <DSP>180</DSP>
                    <AVAIL_DSP>360</AVAIL_DSP>
                    <UTIL_DSP>50</UTIL_DSP>
                    <FF>23392</FF>
                    <AVAIL_FF>141120</AVAIL_FF>
                    <UTIL_FF>16</UTIL_FF>
                    <LUT>34701</LUT>
                    <AVAIL_LUT>70560</AVAIL_LUT>
                    <UTIL_LUT>49</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="storage" BRAM="4" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="A_out_c_U" SOURCE="top.cpp:610" STORAGESIZE="64 33 1" STORAGESUBTYPE="scalar prop" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="A_out_c" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_1_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_1" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_2_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_2" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_3_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_3" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_4_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_4" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_5_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_5" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_6_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_6" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_7_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_7" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_8_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_8" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_9_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_9" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_10_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_10" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_11_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_11" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_12_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_12" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_13_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_13" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_14_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_14" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_15_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_15" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_16_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_16" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_17_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_17" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_18_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_18" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_19_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_19" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_20_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_20" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_21_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_21" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_22_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_22" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_23_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_23" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_24_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_24" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_25_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_25" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_26_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_26" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_27_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_27" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_28_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_28" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_29_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_29" VISIBLE="true"/>
                <BindNode BINDTYPE="storage" BRAM="2" BUNDLEDNAME="" DISPNAME="bind_storage fifo" DSP="0" ID="" IMPL="memory" LATENCY="0" LOOP="" OPTYPE="fifo" PRAGMA="" RTLNAME="inter_strm_30_U" SOURCE="top.cpp:606" STORAGESIZE="24 512 1" STORAGESUBTYPE="stream" STORAGEUSAGE="fifo channel" URAM="0" VARIABLE="inter_strm_30" VISIBLE="true"/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="gmem0" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem0_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
                <BindNode BINDTYPE="adapter" BRAM="0" BUNDLEDNAME="gmem1" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="gmem1_m_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="m_axi" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation>
        <FIFOInst>
            <Name>inter_strm_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_1_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_2_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_3_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_4_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_5_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_6_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_7_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_8_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_9_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_10_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_11_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_12_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_13_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_14_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_15_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_16_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_17_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_18_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_19_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_20_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_21_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_22_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_23_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_24_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_25_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_26_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_27_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_28_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_29_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
        <FIFOInst>
            <Name>inter_strm_30_U</Name>
            <ParentInst/>
            <StaticDepth>512</StaticDepth>
            <RuntimeDepth>mOutPtr</RuntimeDepth>
            <InterfaceList>
                <Interface>clk</Interface>
                <Interface>reset</Interface>
                <Interface>if_write</Interface>
                <Interface>if_din</Interface>
                <Interface>if_full_n</Interface>
                <Interface>if_read</Interface>
                <Interface>if_empty_n</Interface>
            </InterfaceList>
        </FIFOInst>
    </FIFOInformation>
    <UserConfigCommands>
        <config_compile pipeline_loops="0"/>
    </UserConfigCommands>
    <Args>
        <Arg ArgName="A_in" index="0" direction="in" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt; const *" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem0" name="" usage="data" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_in_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_in_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="A_out" index="1" direction="out" srcType="ap_fixed&lt;24, 8, AP_RND, AP_SAT, 0&gt;*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="m_axi_gmem1" name="" usage="data" direction="out"/>
                <hwRef type="register" interface="s_axi_control" name="A_out_1" usage="address" direction="in"/>
                <hwRef type="register" interface="s_axi_control" name="A_out_2" usage="address" direction="in"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="6" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x10" name="A_in_1" access="W" description="Data signal of A_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_in" access="W" description="Bit 31 to 0 of A_in"/>
                    </fields>
                </register>
                <register offset="0x14" name="A_in_2" access="W" description="Data signal of A_in" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_in" access="W" description="Bit 63 to 32 of A_in"/>
                    </fields>
                </register>
                <register offset="0x1c" name="A_out_1" access="W" description="Data signal of A_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_out" access="W" description="Bit 31 to 0 of A_out"/>
                    </fields>
                </register>
                <register offset="0x20" name="A_out_2" access="W" description="Data signal of A_out" range="32">
                    <fields>
                        <field offset="0" width="32" name="A_out" access="W" description="Bit 63 to 32 of A_out"/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="16" argName="A_in"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="28" argName="A_out"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control:m_axi_gmem0:m_axi_gmem1</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
        <Interface InterfaceName="m_axi_gmem0" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem0_" paramPrefix="C_M_AXI_GMEM0_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">READ_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem0_ARADDR</port>
                <port>m_axi_gmem0_ARBURST</port>
                <port>m_axi_gmem0_ARCACHE</port>
                <port>m_axi_gmem0_ARID</port>
                <port>m_axi_gmem0_ARLEN</port>
                <port>m_axi_gmem0_ARLOCK</port>
                <port>m_axi_gmem0_ARPROT</port>
                <port>m_axi_gmem0_ARQOS</port>
                <port>m_axi_gmem0_ARREADY</port>
                <port>m_axi_gmem0_ARREGION</port>
                <port>m_axi_gmem0_ARSIZE</port>
                <port>m_axi_gmem0_ARUSER</port>
                <port>m_axi_gmem0_ARVALID</port>
                <port>m_axi_gmem0_AWADDR</port>
                <port>m_axi_gmem0_AWBURST</port>
                <port>m_axi_gmem0_AWCACHE</port>
                <port>m_axi_gmem0_AWID</port>
                <port>m_axi_gmem0_AWLEN</port>
                <port>m_axi_gmem0_AWLOCK</port>
                <port>m_axi_gmem0_AWPROT</port>
                <port>m_axi_gmem0_AWQOS</port>
                <port>m_axi_gmem0_AWREADY</port>
                <port>m_axi_gmem0_AWREGION</port>
                <port>m_axi_gmem0_AWSIZE</port>
                <port>m_axi_gmem0_AWUSER</port>
                <port>m_axi_gmem0_AWVALID</port>
                <port>m_axi_gmem0_BID</port>
                <port>m_axi_gmem0_BREADY</port>
                <port>m_axi_gmem0_BRESP</port>
                <port>m_axi_gmem0_BUSER</port>
                <port>m_axi_gmem0_BVALID</port>
                <port>m_axi_gmem0_RDATA</port>
                <port>m_axi_gmem0_RID</port>
                <port>m_axi_gmem0_RLAST</port>
                <port>m_axi_gmem0_RREADY</port>
                <port>m_axi_gmem0_RRESP</port>
                <port>m_axi_gmem0_RUSER</port>
                <port>m_axi_gmem0_RVALID</port>
                <port>m_axi_gmem0_WDATA</port>
                <port>m_axi_gmem0_WID</port>
                <port>m_axi_gmem0_WLAST</port>
                <port>m_axi_gmem0_WREADY</port>
                <port>m_axi_gmem0_WSTRB</port>
                <port>m_axi_gmem0_WUSER</port>
                <port>m_axi_gmem0_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="A_in"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A_in"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="m_axi_gmem1" type="axi4full" busTypeName="aximm" mode="master" dataWidth="32" addrWidth="64" portPrefix="m_axi_gmem1_" paramPrefix="C_M_AXI_GMEM1_" preferredUsageValue="MEMORY">
            <busParams>
                <busParam busParamName="NUM_READ_OUTSTANDING">16</busParam>
                <busParam busParamName="NUM_WRITE_OUTSTANDING">16</busParam>
                <busParam busParamName="MAX_READ_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_WRITE_BURST_LENGTH">16</busParam>
                <busParam busParamName="MAX_BURST_LENGTH">256</busParam>
                <busParam busParamName="PROTOCOL">AXI4</busParam>
                <busParam busParamName="READ_WRITE_MODE">WRITE_ONLY</busParam>
                <busParam busParamName="HAS_BURST">0</busParam>
                <busParam busParamName="SUPPORTS_NARROW_BURST">0</busParam>
            </busParams>
            <ports>
                <port>m_axi_gmem1_ARADDR</port>
                <port>m_axi_gmem1_ARBURST</port>
                <port>m_axi_gmem1_ARCACHE</port>
                <port>m_axi_gmem1_ARID</port>
                <port>m_axi_gmem1_ARLEN</port>
                <port>m_axi_gmem1_ARLOCK</port>
                <port>m_axi_gmem1_ARPROT</port>
                <port>m_axi_gmem1_ARQOS</port>
                <port>m_axi_gmem1_ARREADY</port>
                <port>m_axi_gmem1_ARREGION</port>
                <port>m_axi_gmem1_ARSIZE</port>
                <port>m_axi_gmem1_ARUSER</port>
                <port>m_axi_gmem1_ARVALID</port>
                <port>m_axi_gmem1_AWADDR</port>
                <port>m_axi_gmem1_AWBURST</port>
                <port>m_axi_gmem1_AWCACHE</port>
                <port>m_axi_gmem1_AWID</port>
                <port>m_axi_gmem1_AWLEN</port>
                <port>m_axi_gmem1_AWLOCK</port>
                <port>m_axi_gmem1_AWPROT</port>
                <port>m_axi_gmem1_AWQOS</port>
                <port>m_axi_gmem1_AWREADY</port>
                <port>m_axi_gmem1_AWREGION</port>
                <port>m_axi_gmem1_AWSIZE</port>
                <port>m_axi_gmem1_AWUSER</port>
                <port>m_axi_gmem1_AWVALID</port>
                <port>m_axi_gmem1_BID</port>
                <port>m_axi_gmem1_BREADY</port>
                <port>m_axi_gmem1_BRESP</port>
                <port>m_axi_gmem1_BUSER</port>
                <port>m_axi_gmem1_BVALID</port>
                <port>m_axi_gmem1_RDATA</port>
                <port>m_axi_gmem1_RID</port>
                <port>m_axi_gmem1_RLAST</port>
                <port>m_axi_gmem1_RREADY</port>
                <port>m_axi_gmem1_RRESP</port>
                <port>m_axi_gmem1_RUSER</port>
                <port>m_axi_gmem1_RVALID</port>
                <port>m_axi_gmem1_WDATA</port>
                <port>m_axi_gmem1_WID</port>
                <port>m_axi_gmem1_WLAST</port>
                <port>m_axi_gmem1_WREADY</port>
                <port>m_axi_gmem1_WSTRB</port>
                <port>m_axi_gmem1_WUSER</port>
                <port>m_axi_gmem1_WVALID</port>
            </ports>
            <constraints>
                <constraint constraint_type="pragma interface" mode="m_axi" register_option="0" offset="slave" latency="0" num_read_outstanding="16" num_write_outstanding="16" max_read_burst_length="16" max_write_burst_length="16" max_widen_bitwidth="0" channel_id="0" argName="A_out"/>
                <constraint constraint_type="bitwidth" orig_bitwidth="32" final_bitwidth="32" argName="A_out"/>
            </constraints>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="M_AXI">
                <table>
                    <keys size="13">Interface, Read/Write, Data Width (SW-&gt;HW), Address Width, Latency, Offset, Register, Max Widen Bitwidth, Max Read Burst Length, Max Write Burst Length, Num Read Outstanding, Num Write Outstanding, Resource Estimate</keys>
                    <column name="m_axi_gmem0">READ_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, BRAM=2</column>
                    <column name="m_axi_gmem1">WRITE_ONLY, 32 -&gt; 32, 64, 0, slave, 0, 0, 16, 16, 16, 16, </column>
                </table>
            </item>
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="5">Interface, Data Width, Address Width, Offset, Register</keys>
                    <column name="s_axi_control">32, 6, 16, 0</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                    <column name="s_axi_control">A_in_1, 0x10, 32, W, Data signal of A_in, </column>
                    <column name="s_axi_control">A_in_2, 0x14, 32, W, Data signal of A_in, </column>
                    <column name="s_axi_control">A_out_1, 0x1c, 32, W, Data signal of A_out, </column>
                    <column name="s_axi_control">A_out_2, 0x20, 32, W, Data signal of A_out, </column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A_in">in, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt; const *</column>
                    <column name="A_out">out, ap_fixed&lt;24 8 AP_RND AP_SAT 0&gt;*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="5">Argument, HW Interface, HW Type, HW Usage, HW Info</keys>
                    <column name="A_in">m_axi_gmem0, interface, , channel=0</column>
                    <column name="A_in">s_axi_control, register, offset, name=A_in_1 offset=0x10 range=32</column>
                    <column name="A_in">s_axi_control, register, offset, name=A_in_2 offset=0x14 range=32</column>
                    <column name="A_out">m_axi_gmem1, interface, , channel=0</column>
                    <column name="A_out">s_axi_control, register, offset, name=A_out_1 offset=0x1c range=32</column>
                    <column name="A_out">s_axi_control, register, offset, name=A_out_2 offset=0x20 range=32</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <ReportBurst>
        <section name="M_AXI Burst Information" level="0" HEADER_NOTE="Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.">
            <item name="Inferred Burst Summary">
                <table>
                    <keys size="6">HW Interface, Direction, Length, Width, Loop, Loop Location</keys>
                    <column name="m_axi_gmem0">read, 65536, 32, VITIS_LOOP_531_1, top.cpp:531:23</column>
                    <column name="m_axi_gmem1">write, 65536, 32, VITIS_LOOP_594_1, top.cpp:594:23</column>
                </table>
            </item>
            <item name="All M_AXI Variable Accesses">
                <table>
                    <keys size="10">HW Interface, Variable, Access Location, Direction, Burst Status, Length, Loop, Loop Location, Resolution, Problem</keys>
                    <column name="m_axi_gmem0">in, top.cpp:533:7, read, Widen Fail, , VITIS_LOOP_531_1, top.cpp:531:23, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem0">in, top.cpp:533:7, read, Inferred, 65536, VITIS_LOOP_531_1, top.cpp:531:23, , </column>
                    <column name="m_axi_gmem1">out, top.cpp:596:20, write, Widen Fail, , VITIS_LOOP_594_1, top.cpp:594:23, 214-353, Could not widen since type i32 size is greater than or equal to the max_widen_bitwidth threshold of 0</column>
                    <column name="m_axi_gmem1">out, top.cpp:596:20, write, Inferred, 65536, VITIS_LOOP_594_1, top.cpp:594:23, , </column>
                </table>
            </item>
        </section>
    </ReportBurst>
    <PragmaReport>
        <Pragma type="pipeline" location="top.cpp:532" status="valid" parentFunction="read_input" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="array_partition" location="top.cpp:541" status="valid" parentFunction="stencil_stage" variable="line_buf" isDirective="0" options="variable=line_buf dim=1 complete"/>
        <Pragma type="array_partition" location="top.cpp:543" status="valid" parentFunction="stencil_stage" variable="window" isDirective="0" options="variable=window complete"/>
        <Pragma type="pipeline" location="top.cpp:549" status="valid" parentFunction="stencil_stage" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="pipeline" location="top.cpp:595" status="valid" parentFunction="write_output" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="interface" location="top.cpp:602" status="valid" parentFunction="top_kernel" variable="A_in" isDirective="0" options="m_axi port=A_in offset=slave bundle=gmem0"/>
        <Pragma type="interface" location="top.cpp:603" status="valid" parentFunction="top_kernel" variable="A_out" isDirective="0" options="m_axi port=A_out offset=slave bundle=gmem1"/>
        <Pragma type="interface" location="top.cpp:604" status="valid" parentFunction="top_kernel" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="stream" location="top.cpp:608" status="valid" parentFunction="top_kernel" variable="inter_strm" isDirective="0" options="variable=inter_strm depth=512"/>
        <Pragma type="dataflow" location="top.cpp:610" status="warning" parentFunction="top_kernel" variable="" isDirective="0" options="">
            <Msg msg_id="214-114" msg_severity="WARNING" msg_body="Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region"/>
        </Pragma>
        <Pragma type="unroll" location="top.cpp:614" status="valid" parentFunction="top_kernel" variable="" isDirective="0" options=""/>
    </PragmaReport>
</profile>

