Info: *******************************************************************
Info: Running Quartus Prime Shell
Info: Command: quartus_sh --no_banner --flow compile top
Info: Quartus(args): compile top
Info: Project Name = /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top
Info: Revision Name = top
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Jul 17 17:43:39 2023
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off top -c top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (12021): Found 1 design units, including 1 entities, in source file top_board.sv
    Info (12023): Found entity 1: top_board File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 4
Warning (12019): Can't analyze file -- file seven_segment_4_digits.sv is missing
Info (12127): Elaborating entity "top_board" for the top level hierarchy
Warning (12125): Using design file /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/common/sync_and_debounce.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sync_and_debounce File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/common/sync_and_debounce.v Line: 3
Info (12128): Elaborating entity "sync_and_debounce" for hierarchy "sync_and_debounce:sync_and_debounce" File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 60
Warning (12125): Using design file /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/common/sync_and_debounce_one.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sync_and_debounce_one File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/common/sync_and_debounce_one.v Line: 3
Info (12128): Elaborating entity "sync_and_debounce_one" for hierarchy "sync_and_debounce:sync_and_debounce|sync_and_debounce_one:gen_sync_and_debounce[0].i_sync_and_debounce_one" File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/common/sync_and_debounce.v Line: 28
Warning (12125): Using design file /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/common/seven_segment_4_digits.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: seven_segment_4_digits File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/common/seven_segment_4_digits.v Line: 1
Info (12128): Elaborating entity "seven_segment_4_digits" for hierarchy "seven_segment_4_digits:display" File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 70
Warning (10230): Verilog HDL assignment warning at seven_segment_4_digits.v(60): truncated value with size 32 to match size of target (2) File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/common/seven_segment_4_digits.v Line: 60
Warning (12125): Using design file /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/top.sv, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: top File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/top.sv Line: 4
Info (12128): Elaborating entity "top" for hierarchy "top:top" File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 83
Warning (10036): Verilog HDL or VHDL warning at top.sv(26): object "key_sw_p_z2" assigned a value but never read File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/top.sv Line: 26
Warning (10230): Verilog HDL assignment warning at top.sv(102): truncated value with size 32 to match size of target (28) File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/top.sv Line: 102
Warning (10034): Output port "led_p" at top.sv(22) has no driver File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/top.sv Line: 22
Warning (12125): Using design file /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sm_rom.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sm_rom File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sm_rom.v Line: 11
Info (12128): Elaborating entity "sm_rom" for hierarchy "top:top|sm_rom:p0_rom" File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/top.sv Line: 62
Warning (10850): Verilog HDL warning at sm_rom.v(24): number of words (9) in memory file does not match the number of elements in the address range [0:127] File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sm_rom.v Line: 24
Warning (10030): Net "rom.data_a" at sm_rom.v(20) has no driver or initial value, using a default initial value '0' File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sm_rom.v Line: 20
Warning (10030): Net "rom.waddr_a" at sm_rom.v(20) has no driver or initial value, using a default initial value '0' File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sm_rom.v Line: 20
Warning (10030): Net "rom.we_a" at sm_rom.v(20) has no driver or initial value, using a default initial value '0' File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sm_rom.v Line: 20
Warning (12125): Using design file /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_cpu_vc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sr_cpu_vc File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_cpu_vc.v Line: 21
Info (12128): Elaborating entity "sr_cpu_vc" for hierarchy "top:top|sr_cpu_vc:p0_sm_cpu_vc" File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/top.sv Line: 88
Warning (12125): Using design file /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sm_register.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sm_register File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sm_register.v Line: 11
Info (12128): Elaborating entity "sm_register" for hierarchy "top:top|sr_cpu_vc:p0_sm_cpu_vc|sm_register:r_pc" File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_cpu_vc.v Line: 60
Warning (12125): Using design file /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_decode.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sr_decode File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_decode.v Line: 12
Info (12128): Elaborating entity "sr_decode" for hierarchy "top:top|sr_cpu_vc:p0_sm_cpu_vc|sr_decode:id" File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_cpu_vc.v Line: 78
Warning (12125): Using design file /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sm_register_file_vc.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sm_register_file_vc File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sm_register_file_vc.v Line: 11
Info (12128): Elaborating entity "sm_register_file_vc" for hierarchy "top:top|sr_cpu_vc:p0_sm_cpu_vc|sm_register_file_vc:rf" File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_cpu_vc.v Line: 98
Warning (12125): Using design file /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_alu.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sr_alu File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_alu.v Line: 14
Info (12128): Elaborating entity "sr_alu" for hierarchy "top:top|sr_cpu_vc:p0_sm_cpu_vc|sr_alu:alu" File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_cpu_vc.v Line: 137
Warning (12125): Using design file /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: sr_control File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_control.v Line: 12
Info (12128): Elaborating entity "sr_control" for hierarchy "top:top|sr_cpu_vc:p0_sm_cpu_vc|sr_control:sm_control" File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_cpu_vc.v Line: 152
Warning (10270): Verilog HDL Case Statement warning at sr_control.v(36): incomplete case statement has no default case item File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/src/schoolriscv/sr_control.v Line: 36
Warning (127007): Memory Initialization File or Hexadecimal (Intel-Format) File "/mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/db/top.ram0_sm_rom_fb68628a.hdl.mif" contains "don't care" values -- overwriting them with 0s
Info (13000): Registers with preset signals will power-up high File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/common/seven_segment_4_digits.v Line: 55
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "led[0]" is stuck at VCC File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 13
    Warning (13410): Pin "led[1]" is stuck at VCC File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 13
    Warning (13410): Pin "led[2]" is stuck at VCC File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 13
    Warning (13410): Pin "led[3]" is stuck at VCC File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 13
    Warning (13410): Pin "abcdefgh[0]" is stuck at VCC File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 15
    Warning (13410): Pin "buzzer" is stuck at GND File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 18
    Warning (13410): Pin "hsync" is stuck at GND File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 20
    Warning (13410): Pin "vsync" is stuck at GND File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 21
    Warning (13410): Pin "rgb[0]" is stuck at GND File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 23
    Warning (13410): Pin "rgb[1]" is stuck at GND File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 23
    Warning (13410): Pin "rgb[2]" is stuck at GND File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 23
Info (286030): Timing-Driven Synthesis is running
Info (17049): 887 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 2 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "key_sw[2]" File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 12
    Warning (15610): No output dependent on input pin "key_sw[3]" File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 12
Info (21057): Implemented 401 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 6 input pins
    Info (21059): Implemented 22 output pins
    Info (21061): Implemented 373 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 37 warnings
    Info: Peak virtual memory: 552 megabytes
    Info: Processing ended: Mon Jul 17 17:43:43 2023
    Info: Elapsed time: 00:00:04
    Info: Total CPU time (on all processors): 00:00:03
Info: *******************************************************************
Info: Running Quartus Prime Fitter
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Jul 17 17:43:44 2023
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off top -c top
Info: qfit2_default_script.tcl version: #1
Info: Project  = top
Info: Revision = top
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (119006): Selected device EP4CE6E22C8 for design "top"
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (171003): Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time
Warning (292013): Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature.
Info (176444): Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info (176445): Device EP4CE10E22C8 is compatible
    Info (176445): Device EP4CE15E22C8 is compatible
    Info (176445): Device EP4CE22E22C8 is compatible
Info (169124): Fitter converted 4 user pins into dedicated programming pins
    Info (169125): Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6
    Info (169125): Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8
    Info (169125): Pin ~ALTERA_DCLK~ is reserved at location 12
    Info (169125): Pin ~ALTERA_DATA0~ is reserved at location 13
Warning (15714): Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details
Info (332104): Reading SDC File: 'top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332154): The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers.
Info (332129): Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info (332111): Found 1 clocks
    Info (332111):   Period   Clock Name
    Info (332111): ======== ============
    Info (332111):   20.000          clk
Info (176353): Automatically promoted node clk~input (placed in PIN 23 (CLK1, DIFFCLK_0n)) File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 9
    Info (176355): Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
Info (176233): Starting register packing
Info (176235): Finished register packing
    Extra Info (176219): No registers were packed into other blocks
Warning (15705): Ignored locations or region assignments to the following nodes
    Warning (15706): Node "gpio[0]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio[10]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio[11]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio[12]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio[13]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio[1]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio[2]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio[3]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio[4]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio[5]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio[6]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio[7]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio[8]" is assigned to location or region, but does not exist in design
    Warning (15706): Node "gpio[9]" is assigned to location or region, but does not exist in design
Info (171121): Fitter preparation operations ending: elapsed time is 00:00:01
Info (14896): Fitter has disabled Advanced Physical Optimization because it is not supported for the current family.
Info (170189): Fitter placement preparation operations beginning
Info (170190): Fitter placement preparation operations ending: elapsed time is 00:00:00
Info (170191): Fitter placement operations beginning
Info (170137): Fitter placement was successful
Info (170192): Fitter placement operations ending: elapsed time is 00:00:00
Info (170193): Fitter routing operations beginning
Info (170195): Router estimated average interconnect usage is 0% of the available device resources
    Info (170196): Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X11_Y12 to location X22_Y24
Info (170199): The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time.
    Info (170201): Optimizations that may affect the design's routability were skipped
    Info (170200): Optimizations that may affect the design's timing were skipped
Info (170194): Fitter routing operations ending: elapsed time is 00:00:00
Info (11888): Total time spent on timing analysis during the Fitter is 0.09 seconds.
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (11218): Fitter post-fit operations ending: elapsed time is 00:00:01
Warning (171167): Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning (169177): 6 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems.
    Info (169178): Pin key_sw[2] uses I/O standard 3.3-V LVTTL at 89 File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 12
    Info (169178): Pin key_sw[3] uses I/O standard 3.3-V LVTTL at 88 File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 12
    Info (169178): Pin clk uses I/O standard 3.3-V LVTTL at 23 File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 9
    Info (169178): Pin reset_n uses I/O standard 3.3-V LVTTL at 25 File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 10
    Info (169178): Pin key_sw[1] uses I/O standard 3.3-V LVTTL at 90 File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 12
    Info (169178): Pin key_sw[0] uses I/O standard 3.3-V LVTTL at 91 File: /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/top_board.sv Line: 12
Info (144001): Generated suppressed messages file /mh/xprj/chip/2023-lalambda-fpga-labs/lab_day3_02_schoolrisc/boards/rzrd/output/top.fit.smsg
Info: Quartus Prime Fitter was successful. 0 errors, 19 warnings
    Info: Peak virtual memory: 1111 megabytes
    Info: Processing ended: Mon Jul 17 17:43:50 2023
    Info: Elapsed time: 00:00:06
    Info: Total CPU time (on all processors): 00:00:06
Info: *******************************************************************
Info: Running Quartus Prime Assembler
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Jul 17 17:43:51 2023
Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off top -c top
Info (115031): Writing out detailed assembly data for power analysis
Info (115030): Assembler is generating device programming files
Info: Quartus Prime Assembler was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 473 megabytes
    Info: Processing ended: Mon Jul 17 17:43:52 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:01
Info (293026): Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER
Info: *******************************************************************
Info: Running Quartus Prime Timing Analyzer
    Info: Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition
    Info: Processing started: Mon Jul 17 17:43:53 2023
Info: Command: quartus_sta top -c top
Info: qsta_default_script.tcl version: #1
Info (20032): Parallel compilation is enabled and will use up to 4 processors
Info (21076): High junction temperature operating condition is not set. Assuming a default value of '85'.
Info (21076): Low junction temperature operating condition is not set. Assuming a default value of '0'.
Info (332104): Reading SDC File: 'top.sdc'
Info (332151): Clock uncertainty is not calculated until you update the timing netlist.
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info: Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Info (332146): Worst-case setup slack is 5.614
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     5.614               0.000 clk 
Info (332146): Worst-case hold slack is 0.452
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.452               0.000 clk 
Info (332146): Worst-case recovery slack is 16.126
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.126               0.000 clk 
Info (332146): Worst-case removal slack is 2.035
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.035               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.737
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.737               0.000 clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 54.716 ns
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 6.699
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     6.699               0.000 clk 
Info (332146): Worst-case hold slack is 0.401
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.401               0.000 clk 
Info (332146): Worst-case recovery slack is 16.348
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    16.348               0.000 clk 
Info (332146): Worst-case removal slack is 1.817
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     1.817               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.750
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.750               0.000 clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 55.049 ns
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties.
Info (332146): Worst-case setup slack is 13.744
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    13.744               0.000 clk 
Info (332146): Worst-case hold slack is 0.186
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.186               0.000 clk 
Info (332146): Worst-case recovery slack is 18.214
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    18.214               0.000 clk 
Info (332146): Worst-case removal slack is 0.855
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.855               0.000 clk 
Info (332146): Worst-case minimum pulse width slack is 9.262
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     9.262               0.000 clk 
Info (332114): Report Metastability: Found 2 synchronizer chains.
    Info (332114): The design MTBF is not calculated because there are no specified synchronizers in the design.
    Info (332114): Number of Synchronizer Chains Found: 2
    Info (332114): Shortest Synchronizer Chain: 3 Registers
    Info (332114): Fraction of Chains for which MTBFs Could Not be Calculated: 1.000
    Info (332114): Worst Case Available Settling Time: 57.714 ns
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime Timing Analyzer was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 585 megabytes
    Info: Processing ended: Mon Jul 17 17:43:54 2023
    Info: Elapsed time: 00:00:01
    Info: Total CPU time (on all processors): 00:00:02
Info (293000): Quartus Prime Full Compilation was successful. 0 errors, 56 warnings
Info (23030): Evaluation of Tcl script /opt/intelFPGA_lite/21.1/quartus/common/tcl/internal/qsh_flow.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 56 warnings
    Info: Peak virtual memory: 622 megabytes
    Info: Processing ended: Mon Jul 17 17:43:55 2023
    Info: Elapsed time: 00:00:17
    Info: Total CPU time (on all processors): 00:00:15
