 
****************************************
Report : area
Design : UART_RX
Version: K-2015.06
Date   : Tue Dec 13 02:41:10 2022
****************************************

Library(s) Used:

    scmetro_tsmc_cl013g_rvt_ss_1p08v_125c (File: /home/IC/Assignments/Ass_Syn_UART_RX/std_cells/scmetro_tsmc_cl013g_rvt_ss_1p08v_125c.db)

Number of ports:                          113
Number of nets:                           303
Number of cells:                          192
Number of combinational cells:            159
Number of sequential cells:                26
Number of macros/black boxes:               0
Number of buf/inv:                         47
Number of references:                       8

Combinational area:               1414.393424
Buf/Inv area:                      347.126509
Noncombinational area:             708.373402
Macro/Black Box area:                0.000000
Net Interconnect area:           66920.337860

Total cell area:                  2122.766825
Total area:                      69043.104685

Hierarchical area distribution
------------------------------

                                  Global cell area          Local cell area
                                  ------------------  ---------------------------- 
Hierarchical cell                 Absolute   Percent  Combi-     Noncombi-  Black-
                                  Total      Total    national   national   boxes   Design
--------------------------------  ---------  -------  ---------  ---------  ------  ----------------
UART_RX                           2122.7668    100.0    35.3010     0.0000  0.0000  UART_RX
U_FSM                              415.3751     19.6   336.5362    78.8389  0.0000  FSM
U_Stop_check                        37.6544      1.8    11.7670    25.8874  0.0000  Stop_check
U_data_sampling                    455.3829     21.5   353.0100   102.3729  0.0000  data_sampling
U_deserializer                     489.5072     23.1   275.3478   214.1594  0.0000  deserializer
U_edge_bit_counter                 513.0412     24.2   277.7012   235.3400  0.0000  edge_bit_counter
U_parity_check                     138.8506      6.5   112.9632    25.8874  0.0000  parity_check
U_strt_check                        37.6544      1.8    11.7670    25.8874  0.0000  strt_check
--------------------------------  ---------  -------  ---------  ---------  ------  ----------------
Total                                                 1414.3934   708.3734  0.0000

1
