
<html lang="pt-BR">
<head>
  <meta charset="utf-8" />
  <meta name="viewport" content="width=device-width, initial-scale=1" />
  <title>Refer√™ncia r√°pida ‚Äî SystemVerilog: Sintetiz√°vel vs. N√£o sintetiz√°vel</title>
  <style>
    :root { font-family: system-ui, -apple-system, Segoe UI, Roboto, Arial, sans-serif; }
    body { margin: 24px; line-height: 1.5; }
    h1 { margin-bottom: 8px; }
    h2 { margin-top: 28px; margin-bottom: 8px; }
    .hint { color: #444; margin-bottom: 20px; }
    table { width: 100%; border-collapse: collapse; margin: 12px 0 24px; }
    th, td { border: 1px solid #ddd; padding: 10px; vertical-align: top; }
    th { background: #f7f7f7; text-align: left; }
    tbody tr:nth-child(odd) { background: #fafafa; }
    .tag { display: inline-block; padding: 2px 8px; border-radius: 999px; font-size: 12px; font-weight: 600; }
    .yes { background: #e6f6ea; color: #116138; border: 1px solid #bde5cc; }
    .no  { background: #fdeaea; color: #7f1d1d; border: 1px solid #f5c2c0; }
    code { background: #f5f5f5; padding: 2px 6px; border-radius: 6px; }
    footer { color: #666; font-size: 13px; margin-top: 24px; }
  </style>
</head>
<body>
  <h1>SystemVerilog ‚Äî Sintetiz√°vel vs. N√£o sintetiz√°vel</h1>
  <p class="hint">Refer√™ncia r√°pida para saber o que pode ir para FPGA/ASIC (sintetiz√°vel) e o que √© apenas para simula√ß√£o (testbench).</p>

  <h2>üîπ O que √© <strong>sintetiz√°vel</strong> (vira hardware real)</h2>
  <table aria-label="Constru√ß√µes sintetiz√°veis em SystemVerilog">
    <thead>
      <tr>
        <th>Constru√ß√£o</th>
        <th>Sintetiz√°vel?</th>
        <th>Uso t√≠pico</th>
      </tr>
    </thead>
    <tbody>
      <tr>
        <td><code>module</code></td>
        <td><span class="tag yes">Sim</span></td>
        <td>Defini√ß√£o de circuito/m√≥dulo</td>
      </tr>
      <tr>
        <td><code>input</code>, <code>output</code>, <code>inout</code></td>
        <td><span class="tag yes">Sim</span></td>
        <td>Portas de comunica√ß√£o do m√≥dulo</td>
      </tr>
      <tr>
        <td><code>wire</code>, <code>logic</code></td>
        <td><span class="tag yes">Sim</span></td>
        <td>Conex√£o e armazenamento de sinais</td>
      </tr>
      <tr>
        <td><code>assign</code> (atribui√ß√£o cont√≠nua)</td>
        <td><span class="tag yes">Sim</span></td>
        <td>L√≥gica combinacional/Conex√µes</td>
      </tr>
      <tr>
        <td><code>always @(*)</code></td>
        <td><span class="tag yes">Sim</span></td>
        <td>L√≥gica combinacional</td>
      </tr>
      <tr>
        <td><code>always @(posedge clk)</code> / <code>(negedge)</code></td>
        <td><span class="tag yes">Sim</span></td>
        <td>L√≥gica sequencial (flip-flops/registradores)</td>
      </tr>
      <tr>
        <td><code>if / else</code> (em <code>always</code>)</td>
        <td><span class="tag yes">Sim</span></td>
        <td>Decis√£o, enable, reset</td>
      </tr>
      <tr>
        <td><code>case</code> (em <code>always</code>)</td>
        <td><span class="tag yes">Sim</span></td>
        <td>Multiplexadores/Decodificadores</td>
      </tr>
      <tr>
        <td><code>for</code> (com limites fixos)</td>
        <td><span class="tag yes">Sim</span></td>
        <td>Replica√ß√£o de hardware (unroll na s√≠ntese)</td>
      </tr>
      <tr>
        <td><code>generate</code> / <code>genvar</code></td>
        <td><span class="tag yes">Sim</span></td>
        <td>Gera√ß√£o de hardware parametrizado</td>
      </tr>
      <tr>
        <td>Operadores <code>+ - * / &amp; | ^ ~ << >></code></td>
        <td><span class="tag yes">Sim</span></td>
        <td>Aritm√©tica e l√≥gica implement√°veis em hardware</td>
      </tr>
    </tbody>
  </table>

  <h2>üî∏ O que <strong>n√£o √© sintetiz√°vel</strong> (somente simula√ß√£o/testbench)</h2>
  <table aria-label="Constru√ß√µes n√£o sintetiz√°veis em SystemVerilog">
    <thead>
      <tr>
        <th>Constru√ß√£o</th>
        <th>Sintetiz√°vel?</th>
        <th>Uso t√≠pico</th>
      </tr>
    </thead>
    <tbody>
      <tr>
        <td><code>initial</code></td>
        <td><span class="tag no">N√£o</span></td>
        <td>Inicializa√ß√£o e est√≠mulos no testbench</td>
      </tr>
      <tr>
        <td>Atrasos de simula√ß√£o <code>#10</code>, <code>#delay</code></td>
        <td><span class="tag no">N√£o</span></td>
        <td>Modelar tempo na simula√ß√£o</td>
      </tr>
      <tr>
        <td><code>$display</code>, <code>$monitor</code>, <code>$write</code></td>
        <td><span class="tag no">N√£o</span></td>
        <td>Logs/prints durante simula√ß√£o</td>
      </tr>
      <tr>
        <td><code>$finish</code>, <code>$stop</code></td>
        <td><span class="tag no">N√£o</span></td>
        <td>Encerrar/pausar simula√ß√£o</td>
      </tr>
      <tr>
        <td><code>$random</code>, <code>$urandom</code>, <code>$urandom_range</code></td>
        <td><span class="tag no">N√£o</span></td>
        <td>Gera√ß√£o de est√≠mulos aleat√≥rios</td>
      </tr>
      <tr>
        <td><code>forever</code> (para la√ßos de simula√ß√£o)</td>
        <td><span class="tag no">N√£o</span></td>
        <td>Loops infinitos em testbench</td>
      </tr>
      <tr>
        <td><code>force</code> / <code>release</code></td>
        <td><span class="tag no">N√£o</span></td>
        <td>For√ßar valores de sinais na simula√ß√£o</td>
      </tr>
      <tr>
        <td>Arquivos: <code>$readmemb</code>, <code>$readmemh</code>, <code>$fopen</code>, etc.</td>
        <td><span class="tag no">N√£o</span></td>
        <td>Carregar/registrar dados durante a simula√ß√£o*</td>
      </tr>
    </tbody>
  </table>
	<br></br>
  <footer>
    *Observa√ß√£o: algumas ferramentas permitem inicializar ROM/BRAM a partir de arquivos em fluxo de s√≠ntese, mas o uso das chamadas de sistema em tempo de execu√ß√£o √© t√≠pico de simula√ß√£o.
  </footer>
</body>

