{
  "title": "Deeploy: Enabling Energy-Efficient Deployment of Small Language Models on Heterogeneous Microcontrollers",
  "url": "https://openalex.org/W4404101614",
  "year": 2024,
  "authors": [
    {
      "id": "https://openalex.org/A2641320971",
      "name": "Moritz Scherer",
      "affiliations": []
    },
    {
      "id": "https://openalex.org/A2943907995",
      "name": "Luka Macan",
      "affiliations": [
        "University of Bologna"
      ]
    },
    {
      "id": "https://openalex.org/A4383519220",
      "name": "Victor J. B. Jung",
      "affiliations": []
    },
    {
      "id": "https://openalex.org/A2119364020",
      "name": "Philip Wiese",
      "affiliations": []
    },
    {
      "id": "https://openalex.org/A273643135",
      "name": "Luca Bompani",
      "affiliations": [
        "University of Bologna"
      ]
    },
    {
      "id": "https://openalex.org/A2884142265",
      "name": "Alessio Burrello",
      "affiliations": [
        "Polytechnic University of Turin"
      ]
    },
    {
      "id": "https://openalex.org/A2030784796",
      "name": "Francesco Conti",
      "affiliations": [
        "University of Bologna"
      ]
    },
    {
      "id": "https://openalex.org/A1938135379",
      "name": "Luca Benini",
      "affiliations": []
    }
  ],
  "references": [
    "https://openalex.org/W6854866820",
    "https://openalex.org/W6860710830",
    "https://openalex.org/W6860041859",
    "https://openalex.org/W6861009835",
    "https://openalex.org/W6850715350",
    "https://openalex.org/W6810640255",
    "https://openalex.org/W6850503672",
    "https://openalex.org/W6853006944",
    "https://openalex.org/W6860549370",
    "https://openalex.org/W2922220370",
    "https://openalex.org/W4324292875",
    "https://openalex.org/W4380874786",
    "https://openalex.org/W6859959185",
    "https://openalex.org/W4220837341",
    "https://openalex.org/W3122286897",
    "https://openalex.org/W2804032941",
    "https://openalex.org/W6859202844",
    "https://openalex.org/W4388562644",
    "https://openalex.org/W3137147200",
    "https://openalex.org/W6788001715",
    "https://openalex.org/W6767597771",
    "https://openalex.org/W6789240164",
    "https://openalex.org/W6847478871",
    "https://openalex.org/W2982083293",
    "https://openalex.org/W6803926790",
    "https://openalex.org/W2889339831",
    "https://openalex.org/W3049586678",
    "https://openalex.org/W4312060068",
    "https://openalex.org/W6861680862",
    "https://openalex.org/W6784225549",
    "https://openalex.org/W3036554530",
    "https://openalex.org/W6747876305",
    "https://openalex.org/W2135115132",
    "https://openalex.org/W2335814492",
    "https://openalex.org/W4385245566",
    "https://openalex.org/W6767440493",
    "https://openalex.org/W6797184042",
    "https://openalex.org/W6860377408",
    "https://openalex.org/W6861768399",
    "https://openalex.org/W2784372305",
    "https://openalex.org/W4390632065",
    "https://openalex.org/W4402890475",
    "https://openalex.org/W4384918448",
    "https://openalex.org/W4398757502",
    "https://openalex.org/W4392181736",
    "https://openalex.org/W3137875211",
    "https://openalex.org/W4390041933",
    "https://openalex.org/W4376652984",
    "https://openalex.org/W4391125336",
    "https://openalex.org/W4390437694"
  ],
  "abstract": "With the rise of embodied foundation models (EFMs), most notably small language models (SLMs), adapting Transformers for the edge applications has become a very active field of research. However, achieving the end-to-end deployment of SLMs on the microcontroller (MCU)-class chips without high-bandwidth off-chip main memory access is still an open challenge. In this article, we demonstrate high efficiency end-to-end SLM deployment on a multicore RISC-V (RV32) MCU augmented with ML instruction extensions and a hardware neural processing unit (NPU). To automate the exploration of the constrained, multidimensional memory versus computation tradeoffs involved in the aggressive SLM deployment on the heterogeneous (multicore+NPU) resources, we introduce Deeploy, a novel deep neural network (DNN) compiler, which generates highly optimized C code requiring minimal runtime support. We demonstrate that Deeploy generates the end-to-end code for executing SLMs, fully exploiting the RV32 cores' instruction extensions and the NPU. We achieve leading-edge energy and throughput of 490 Î¼ J per token, at 340 token per second for an SLM trained on the TinyStories dataset, running for the first time on an MCU-class device without the external memory.",
  "full_text": null,
  "topic": "Software deployment",
  "concepts": [
    {
      "name": "Software deployment",
      "score": 0.8734242916107178
    },
    {
      "name": "Microcontroller",
      "score": 0.7316137552261353
    },
    {
      "name": "Computer science",
      "score": 0.6252336502075195
    },
    {
      "name": "Embedded system",
      "score": 0.4790821671485901
    },
    {
      "name": "Energy (signal processing)",
      "score": 0.44929495453834534
    },
    {
      "name": "Distributed computing",
      "score": 0.3700897693634033
    },
    {
      "name": "Operating system",
      "score": 0.20583787560462952
    },
    {
      "name": "Statistics",
      "score": 0.0
    },
    {
      "name": "Mathematics",
      "score": 0.0
    }
  ],
  "institutions": [
    {
      "id": "https://openalex.org/I9360294",
      "name": "University of Bologna",
      "country": "IT"
    },
    {
      "id": "https://openalex.org/I177477856",
      "name": "Polytechnic University of Turin",
      "country": "IT"
    }
  ]
}