<h2>ECE287 Final Project (Digital Circuit Design)</h2>
Member: Qi Yu, Yusuke Oritate<br/>
Date: December 13, 2016<br/>
Type: In-class project. <br/>
Description: Quiz application implemented by using VHDL and DE2-115 board.<br/>
Environment: Windows or Linux operating system with suitable Verilog compiler (such as iVerilog) downloaded.<br/>
Instruction: //Attatch video here.<br/>https://github.com/oritaty/In-Class-Projects/edit/master/README.md

