Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date         : Mon Jul 29 11:20:37 2019
| Host         : MSI running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -pb design_1_wrapper_timing_summary_routed.pb -rpx design_1_wrapper_timing_summary_routed.rpx -warn_on_violation
| Design       : design_1_wrapper
| Device       : 7z020-clg400
| Speed File   : -1  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 3 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.770        0.000                      0                    8        0.267        0.000                      0                    8        3.500        0.000                       0                     8  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)         Period(ns)      Frequency(MHz)
-----        ------------         ----------      --------------
sys_clk_pin  {0.000 4.000}        8.000           125.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.770        0.000                      0                    8        0.267        0.000                      0                    8        3.500        0.000                       0                     8  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.770ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.267ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        3.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.770ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.154ns  (logic 0.839ns (38.954%)  route 1.315ns (61.046%))
  Logic Levels:           2  (LUT2=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.175ns = ( 10.175 - 8.000 ) 
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.916     2.367    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.419     2.786 r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/Q
                         net (fo=9, routed)           0.882     3.668    design_1_i/RGB_LED_0/inst/counter_256[4]
    SLICE_X113Y124       LUT6 (Prop_lut6_I5_O)        0.296     3.964 r  design_1_i/RGB_LED_0/inst/counter_256[7]_i_2/O
                         net (fo=2, routed)           0.433     4.397    design_1_i/RGB_LED_0/inst/counter_256[7]_i_2_n_0
    SLICE_X113Y124       LUT2 (Prop_lut2_I1_O)        0.124     4.521 r  design_1_i/RGB_LED_0/inst/counter_256[6]_i_1/O
                         net (fo=1, routed)           0.000     4.521    design_1_i/RGB_LED_0/inst/next_counter_256[6]
    SLICE_X113Y124       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.794    10.175    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y124       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                         clock pessimism              0.122    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X113Y124       FDCE (Setup_fdce_C_D)        0.029    10.291    design_1_i/RGB_LED_0/inst/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         10.291    
                         arrival time                          -4.521    
  -------------------------------------------------------------------
                         slack                                  5.770    

Slack (MET) :             5.790ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.180ns  (logic 0.865ns (39.682%)  route 1.315ns (60.318%))
  Logic Levels:           2  (LUT3=1 LUT6=1)
  Clock Path Skew:        -0.070ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.175ns = ( 10.175 - 8.000 ) 
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.122ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.916     2.367    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.419     2.786 r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/Q
                         net (fo=9, routed)           0.882     3.668    design_1_i/RGB_LED_0/inst/counter_256[4]
    SLICE_X113Y124       LUT6 (Prop_lut6_I5_O)        0.296     3.964 r  design_1_i/RGB_LED_0/inst/counter_256[7]_i_2/O
                         net (fo=2, routed)           0.433     4.397    design_1_i/RGB_LED_0/inst/counter_256[7]_i_2_n_0
    SLICE_X113Y124       LUT3 (Prop_lut3_I1_O)        0.150     4.547 r  design_1_i/RGB_LED_0/inst/counter_256[7]_i_1/O
                         net (fo=1, routed)           0.000     4.547    design_1_i/RGB_LED_0/inst/next_counter_256[7]
    SLICE_X113Y124       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.794    10.175    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y124       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
                         clock pessimism              0.122    10.297    
                         clock uncertainty           -0.035    10.262    
    SLICE_X113Y124       FDCE (Setup_fdce_C_D)        0.075    10.337    design_1_i/RGB_LED_0/inst/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         10.337    
                         arrival time                          -4.547    
  -------------------------------------------------------------------
                         slack                                  5.790    

Slack (MET) :             6.165ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.831ns  (logic 0.718ns (39.214%)  route 1.113ns (60.786%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 10.174 - 8.000 ) 
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.916     2.367    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.419     2.786 r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/Q
                         net (fo=11, routed)          1.113     3.899    design_1_i/RGB_LED_0/inst/counter_256[2]
    SLICE_X113Y123       LUT4 (Prop_lut4_I3_O)        0.299     4.198 r  design_1_i/RGB_LED_0/inst/counter_256[3]_i_1/O
                         net (fo=1, routed)           0.000     4.198    design_1_i/RGB_LED_0/inst/next_counter_256[3]
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.794    10.174    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                         clock pessimism              0.192    10.367    
                         clock uncertainty           -0.035    10.331    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.031    10.362    design_1_i/RGB_LED_0/inst/counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         10.362    
                         arrival time                          -4.198    
  -------------------------------------------------------------------
                         slack                                  6.165    

Slack (MET) :             6.180ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.860ns  (logic 0.746ns (40.108%)  route 1.114ns (59.892%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 10.174 - 8.000 ) 
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.916     2.367    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.419     2.786 r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/Q
                         net (fo=11, routed)          1.114     3.900    design_1_i/RGB_LED_0/inst/counter_256[2]
    SLICE_X113Y123       LUT3 (Prop_lut3_I0_O)        0.327     4.227 r  design_1_i/RGB_LED_0/inst/counter_256[2]_i_1/O
                         net (fo=1, routed)           0.000     4.227    design_1_i/RGB_LED_0/inst/next_counter_256[2]
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.794    10.174    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
                         clock pessimism              0.192    10.367    
                         clock uncertainty           -0.035    10.331    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.075    10.406    design_1_i/RGB_LED_0/inst/counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                         10.406    
                         arrival time                          -4.227    
  -------------------------------------------------------------------
                         slack                                  6.180    

Slack (MET) :             6.181ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.859ns  (logic 0.746ns (40.130%)  route 1.113ns (59.870%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 10.174 - 8.000 ) 
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.916     2.367    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.419     2.786 r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/Q
                         net (fo=11, routed)          1.113     3.899    design_1_i/RGB_LED_0/inst/counter_256[2]
    SLICE_X113Y123       LUT5 (Prop_lut5_I4_O)        0.327     4.226 r  design_1_i/RGB_LED_0/inst/counter_256[4]_i_1/O
                         net (fo=1, routed)           0.000     4.226    design_1_i/RGB_LED_0/inst/next_counter_256[4]
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.794    10.174    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
                         clock pessimism              0.192    10.367    
                         clock uncertainty           -0.035    10.331    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.075    10.406    design_1_i/RGB_LED_0/inst/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         10.406    
                         arrival time                          -4.226    
  -------------------------------------------------------------------
                         slack                                  6.181    

Slack (MET) :             6.490ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.503ns  (logic 0.580ns (38.582%)  route 0.923ns (61.418%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 10.174 - 8.000 ) 
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.916     2.367    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.456     2.823 r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/Q
                         net (fo=13, routed)          0.923     3.746    design_1_i/RGB_LED_0/inst/counter_256[0]
    SLICE_X113Y123       LUT2 (Prop_lut2_I0_O)        0.124     3.870 r  design_1_i/RGB_LED_0/inst/counter_256[1]_i_1/O
                         net (fo=1, routed)           0.000     3.870    design_1_i/RGB_LED_0/inst/next_counter_256[1]
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.794    10.174    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                         clock pessimism              0.192    10.367    
                         clock uncertainty           -0.035    10.331    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.029    10.360    design_1_i/RGB_LED_0/inst/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         10.360    
                         arrival time                          -3.870    
  -------------------------------------------------------------------
                         slack                                  6.490    

Slack (MET) :             6.509ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.487ns  (logic 0.580ns (38.997%)  route 0.907ns (61.003%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 10.174 - 8.000 ) 
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.916     2.367    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.456     2.823 r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/Q
                         net (fo=10, routed)          0.907     3.730    design_1_i/RGB_LED_0/inst/counter_256[3]
    SLICE_X113Y123       LUT6 (Prop_lut6_I2_O)        0.124     3.854 r  design_1_i/RGB_LED_0/inst/counter_256[5]_i_1/O
                         net (fo=1, routed)           0.000     3.854    design_1_i/RGB_LED_0/inst/next_counter_256[5]
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.794    10.174    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
                         clock pessimism              0.192    10.367    
                         clock uncertainty           -0.035    10.331    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.032    10.363    design_1_i/RGB_LED_0/inst/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         10.363    
                         arrival time                          -3.854    
  -------------------------------------------------------------------
                         slack                                  6.509    

Slack (MET) :             6.702ns  (required time - arrival time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            8.000ns  (sys_clk_pin rise@8.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        1.293ns  (logic 0.580ns (44.845%)  route 0.713ns (55.155%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.174ns = ( 10.174 - 8.000 ) 
    Source Clock Delay      (SCD):    2.367ns
    Clock Pessimism Removal (CPR):    0.192ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.451     1.451 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.916     2.367    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.456     2.823 f  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/Q
                         net (fo=13, routed)          0.713     3.536    design_1_i/RGB_LED_0/inst/counter_256[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.124     3.660 r  design_1_i/RGB_LED_0/inst/counter_256[0]_i_1/O
                         net (fo=1, routed)           0.000     3.660    design_1_i/RGB_LED_0/inst/next_counter_256[0]
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      8.000     8.000 r  
    H16                                               0.000     8.000 r  clk (IN)
                         net (fo=0)                   0.000     8.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         1.380     9.380 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.794    10.174    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                         clock pessimism              0.192    10.367    
                         clock uncertainty           -0.035    10.331    
    SLICE_X113Y123       FDCE (Setup_fdce_C_D)        0.031    10.362    design_1_i/RGB_LED_0/inst/counter_256_reg[0]
  -------------------------------------------------------------------
                         required time                         10.362    
                         arrival time                          -3.660    
  -------------------------------------------------------------------
                         slack                                  6.702    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.267ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.374ns  (logic 0.183ns (48.868%)  route 0.191ns (51.132%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.377     0.596    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y124       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141     0.737 r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/Q
                         net (fo=8, routed)           0.191     0.929    design_1_i/RGB_LED_0/inst/counter_256[6]
    SLICE_X113Y124       LUT3 (Prop_lut3_I2_O)        0.042     0.971 r  design_1_i/RGB_LED_0/inst/counter_256[7]_i_1/O
                         net (fo=1, routed)           0.000     0.971    design_1_i/RGB_LED_0/inst/next_counter_256[7]
    SLICE_X113Y124       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.437     0.844    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y124       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
                         clock pessimism             -0.248     0.596    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.107     0.703    design_1_i/RGB_LED_0/inst/counter_256_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.703    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.267    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.380ns  (logic 0.190ns (49.961%)  route 0.190ns (50.039%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.385     0.604    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.141     0.745 r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/Q
                         net (fo=10, routed)          0.190     0.935    design_1_i/RGB_LED_0/inst/counter_256[3]
    SLICE_X113Y123       LUT5 (Prop_lut5_I1_O)        0.049     0.984 r  design_1_i/RGB_LED_0/inst/counter_256[4]_i_1/O
                         net (fo=1, routed)           0.000     0.984    design_1_i/RGB_LED_0/inst/next_counter_256[4]
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.450     0.856    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
                         clock pessimism             -0.253     0.604    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.107     0.711    design_1_i/RGB_LED_0/inst/counter_256_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.273    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.367ns  (logic 0.186ns (50.634%)  route 0.181ns (49.366%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.385     0.604    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.141     0.745 r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/Q
                         net (fo=8, routed)           0.181     0.926    design_1_i/RGB_LED_0/inst/counter_256[5]
    SLICE_X113Y123       LUT6 (Prop_lut6_I0_O)        0.045     0.971 r  design_1_i/RGB_LED_0/inst/counter_256[5]_i_1/O
                         net (fo=1, routed)           0.000     0.971    design_1_i/RGB_LED_0/inst/next_counter_256[5]
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.450     0.856    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
                         clock pessimism             -0.253     0.604    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.092     0.696    design_1_i/RGB_LED_0/inst/counter_256_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.971    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.183ns (47.461%)  route 0.203ns (52.539%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.385     0.604    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.141     0.745 r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=12, routed)          0.203     0.947    design_1_i/RGB_LED_0/inst/counter_256[1]
    SLICE_X113Y123       LUT3 (Prop_lut3_I1_O)        0.042     0.989 r  design_1_i/RGB_LED_0/inst/counter_256[2]_i_1/O
                         net (fo=1, routed)           0.000     0.989    design_1_i/RGB_LED_0/inst/next_counter_256[2]
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.450     0.856    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
                         clock pessimism             -0.253     0.604    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.107     0.711    design_1_i/RGB_LED_0/inst/counter_256_reg[2]
  -------------------------------------------------------------------
                         required time                         -0.711    
                         arrival time                           0.989    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.284ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.186ns (49.429%)  route 0.190ns (50.571%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.385     0.604    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.141     0.745 r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/Q
                         net (fo=10, routed)          0.190     0.935    design_1_i/RGB_LED_0/inst/counter_256[3]
    SLICE_X113Y123       LUT4 (Prop_lut4_I0_O)        0.045     0.980 r  design_1_i/RGB_LED_0/inst/counter_256[3]_i_1/O
                         net (fo=1, routed)           0.000     0.980    design_1_i/RGB_LED_0/inst/next_counter_256[3]
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.450     0.856    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
                         clock pessimism             -0.253     0.604    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.092     0.696    design_1_i/RGB_LED_0/inst/counter_256_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.284    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.377ns  (logic 0.186ns (49.274%)  route 0.191ns (50.726%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.844ns
    Source Clock Delay      (SCD):    0.596ns
    Clock Pessimism Removal (CPR):    0.248ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.377     0.596    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y124       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y124       FDCE (Prop_fdce_C_Q)         0.141     0.737 r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/Q
                         net (fo=8, routed)           0.191     0.929    design_1_i/RGB_LED_0/inst/counter_256[6]
    SLICE_X113Y124       LUT2 (Prop_lut2_I0_O)        0.045     0.974 r  design_1_i/RGB_LED_0/inst/counter_256[6]_i_1/O
                         net (fo=1, routed)           0.000     0.974    design_1_i/RGB_LED_0/inst/next_counter_256[6]
    SLICE_X113Y124       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.437     0.844    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y124       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
                         clock pessimism             -0.248     0.596    
    SLICE_X113Y124       FDCE (Hold_fdce_C_D)         0.091     0.687    design_1_i/RGB_LED_0/inst/counter_256_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.687    
                         arrival time                           0.974    
  -------------------------------------------------------------------
                         slack                                  0.286    

Slack (MET) :             0.298ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.389ns  (logic 0.186ns (47.866%)  route 0.203ns (52.134%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.385     0.604    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.141     0.745 r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/Q
                         net (fo=12, routed)          0.203     0.947    design_1_i/RGB_LED_0/inst/counter_256[1]
    SLICE_X113Y123       LUT2 (Prop_lut2_I1_O)        0.045     0.992 r  design_1_i/RGB_LED_0/inst/counter_256[1]_i_1/O
                         net (fo=1, routed)           0.000     0.992    design_1_i/RGB_LED_0/inst/next_counter_256[1]
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.450     0.856    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
                         clock pessimism             -0.253     0.604    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.091     0.695    design_1_i/RGB_LED_0/inst/counter_256_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.695    
                         arrival time                           0.992    
  -------------------------------------------------------------------
                         slack                                  0.298    

Slack (MET) :             0.371ns  (arrival time - required time)
  Source:                 design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Destination:            design_1_i/RGB_LED_0/inst/counter_256_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@4.000ns period=8.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.186ns (40.144%)  route 0.277ns (59.856%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.856ns
    Source Clock Delay      (SCD):    0.604ns
    Clock Pessimism Removal (CPR):    0.253ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.219     0.219 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.385     0.604    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y123       FDCE (Prop_fdce_C_Q)         0.141     0.745 f  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/Q
                         net (fo=13, routed)          0.277     1.022    design_1_i/RGB_LED_0/inst/counter_256[0]
    SLICE_X113Y123       LUT1 (Prop_lut1_I0_O)        0.045     1.067 r  design_1_i/RGB_LED_0/inst/counter_256[0]_i_1/O
                         net (fo=1, routed)           0.000     1.067    design_1_i/RGB_LED_0/inst/next_counter_256[0]
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    H16                                               0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    H16                  IBUF (Prop_ibuf_I_O)         0.406     0.406 r  clk_IBUF_inst/O
                         net (fo=8, routed)           0.450     0.856    design_1_i/RGB_LED_0/inst/clk
    SLICE_X113Y123       FDCE                                         r  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
                         clock pessimism             -0.253     0.604    
    SLICE_X113Y123       FDCE (Hold_fdce_C_D)         0.092     0.696    design_1_i/RGB_LED_0/inst/counter_256_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.696    
                         arrival time                           1.067    
  -------------------------------------------------------------------
                         slack                                  0.371    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 4.000 }
Period(ns):         8.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y124  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         8.000       7.000      SLICE_X113Y124  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  design_1_i/RGB_LED_0/inst/counter_256_reg[6]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y124  design_1_i/RGB_LED_0/inst/counter_256_reg[7]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[5]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         4.000       3.500      SLICE_X113Y123  design_1_i/RGB_LED_0/inst/counter_256_reg[4]/C



