Design: 17:12, 16 февраля 2021 г.
Design: Opening design "Z:\lab21\ALU_32\ALU_32.adf"
ELBREAD: Elaboration process.
ELBREAD: Elaboration time 0.0 [s].
ELBREAD: Elaboration process.
ELBREAD: Elaboration time 0.0 [s].
ELBREAD: Elaboration process.
ELBREAD: Elaboration time 0.0 [s].
KERNEL: Main thread initiated.
KERNEL: Kernel process initialization phase.
KERNEL: Kernel process initialization done.
17:14, 16 февраля 2021 г.
Simulation has been initialized
Selected Top-Level: ALU_32 (behaviour)
KERNEL: stopped at time: 100 ns
KERNEL: Simulation has finished. There are no more test vectors to simulate.
Simulation has been stopped
ELBREAD: Elaboration process.
ELBREAD: Elaboration time 0.0 [s].
KERNEL: Main thread initiated.
KERNEL: Kernel process initialization phase.
KERNEL: Kernel process initialization done.
17:18, 16 февраля 2021 г.
Simulation has been initialized
Selected Top-Level: ALU_32 (behaviour)
KERNEL: stopped at time: 1 us
Simulation has been stopped
ELBREAD: Elaboration process.
ELBREAD: Elaboration time 0.0 [s].
KERNEL: Main thread initiated.
KERNEL: Kernel process initialization phase.
KERNEL: Kernel process initialization done.
17:30, 16 февраля 2021 г.
Simulation has been initialized
Selected Top-Level: ALU_32 (behaviour)
Design: Test Bench report error:
Design: Selected entity: ALU_32
Design: Selected architecture: behaviour
Design: File with stimulators: Z:\lab21\ALU_32\src\ALU_sig.awf
Design: Warning: Port 'command' has no either STD_LOGIC or STD_LOGIC_VECTOR type.
Design: Warning: Port 'cond_code' has no Test Vector in selected file
Design: Warning: Port 'cond_code' has no either STD_LOGIC or STD_LOGIC_VECTOR type.
Design: Warning: Port 'operand1' has no either STD_LOGIC or STD_LOGIC_VECTOR type.
Design: Warning: Port 'operand2' has no either STD_LOGIC or STD_LOGIC_VECTOR type.
Design: Warning: Port 'result' has no Test Vector in selected file
Design: Warning: Port 'result' has no either STD_LOGIC or STD_LOGIC_VECTOR type.
Design: No errors
Design: Test Bench report error:
Design: Selected entity: ALU_32
Design: Selected architecture: behaviour
Design: File with stimulators: Z:\lab21\ALU_32\src\ALU_sig.awf
Design: No errors
Design: Test Bench report error:
Design: Selected entity: ALU_32
Design: Selected architecture: behaviour
Design: File with stimulators: Z:\lab21\ALU_32\src\ALU_sig.awf
Design: Warning: Port 'command' has no either STD_LOGIC or STD_LOGIC_VECTOR type.
Design: Warning: Port 'cond_code' has no Test Vector in selected file
Design: Warning: Port 'cond_code' has no either STD_LOGIC or STD_LOGIC_VECTOR type.
Design: Warning: Port 'operand1' has no either STD_LOGIC or STD_LOGIC_VECTOR type.
Design: Warning: Port 'operand2' has no either STD_LOGIC or STD_LOGIC_VECTOR type.
Design: Warning: Port 'result' has no Test Vector in selected file
Design: Warning: Port 'result' has no either STD_LOGIC or STD_LOGIC_VECTOR type.
Design: No errors
Design: Test Bench report error:
Design: Selected entity: ALU_32
Design: Selected architecture: behaviour
Design: File with stimulators: Z:\lab21\ALU_32\src\ALU_sig.awf
Design: No errors
vcom "$DSN\src\ALU_32.VHD" 
Compilation...
File: .\src\ALU_32.VHD
Compile Package "dp32_types"
Package "dp32_types" has been skipped - no difference detected.
Compile Package Body "dp32_types"
Compile Package "alu_32_types"
Package "alu_32_types" has been skipped - no difference detected.
Compile Entity "ALU_32"
Entity "ALU_32" has been skipped - no difference detected.
Compile Architecture "behaviour" of Entity "ALU_32"
Compile success 0 Errors 0 Warnings  Analysis time :  0.6 [s]
ULM_0012: Compacting library "alu_32" started.
ULM_0012: Compacting library "alu_32" completed. The library size has been reduced by 65%.
vcom "$DSN\src\TestBench\ALU_32_TB.vhd" 
Compilation...
File: .\src\TestBench\ALU_32_TB.vhd
Compile Entity "alu_32_tb"
Compile Architecture "TB_ARCHITECTURE" of Entity "alu_32_tb"
Compile Configuration "TESTBENCH_FOR_ALU_32"
Compile success 0 Errors 0 Warnings  Analysis time :  0.1 [s]
vsim TESTBENCH_FOR_ALU_32 
Simulation has been stopped
ELBREAD: Elaboration process.
ELBREAD: Elaboration time 0.0 [s].
KERNEL: Main thread initiated.
KERNEL: Kernel process initialization phase.
KERNEL: Kernel process initialization done.
17:37, 16 февраля 2021 г.
Simulation has been initialized
Selected Top-Level: TESTBENCH_FOR_ALU_32
wave  
wave operand1
wave operand2
wave result
wave cond_code
wave command
run 1. us
KERNEL: stopped at time: 1 us
KERNEL: Simulation has finished. There are no more test vectors to simulate.
# The following lines can be used for timing simulation
# vcom <backannotated_vhdl_file_name>
# vcom "$DSN\src\TestBench\ALU_32_TB_tim_cfg.vhd" 
# vsim TIMING_FOR_ALU_32 
Simulation has been stopped
