Warning: file 'memory.vmh' for memory 'mem' has a gap at addresses 14 to 65535.
Warning: file 'memory.vmh' for memory 'mem' has a gap at addresses 14 to 65535.
addi r10 = r 0 0x0
default

Cycle          0 ----------------------------------------------------
reached decode epoch compariosn
addi r11 = r 0 0x0
default

Cycle          1 ----------------------------------------------------
reached decode epoch compariosn
addi r12 = r 0 0xc
default

Cycle          2 ----------------------------------------------------

Cycle          3 ----------------------------------------------------
reached decode epoch compariosn
jalr r11 [r12 0x8]
default

Cycle          4 ----------------------------------------------------

Cycle          5 ----------------------------------------------------
reached decode epoch compariosn
addi r11 = r 0 0x1
default

Cycle          6 ----------------------------------------------------

Cycle          7 ----------------------------------------------------

Cycle          8 ----------------------------------------------------
addi r12 = r 0 0xc
default

Cycle          9 ----------------------------------------------------
reached decode epoch compariosn
jalr r11 [r12 0x8]
default

Cycle         10 ----------------------------------------------------
reached decode epoch compariosn
addi r11 = r 0 0x1
default

Cycle         11 ----------------------------------------------------

Cycle         12 ----------------------------------------------------

Cycle         13 ----------------------------------------------------
addi r11 = r11 0xfffffff0
default

Cycle         14 ----------------------------------------------------
reached decode epoch compariosn
addi r10 = r11 0x0
default

Cycle         15 ----------------------------------------------------
reached decode epoch compariosn
csrrw r 0 csr0x780 r10
default

Cycle         16 ----------------------------------------------------

Cycle         17 ----------------------------------------------------
reached decode epoch compariosn
addi r 0 = r 0 0x0
default

Cycle         18 ----------------------------------------------------

Cycle         19 ----------------------------------------------------
reached decode epoch compariosn
addi r 0 = r 0 0x0
default

Cycle         20 ----------------------------------------------------

Cycle         21 ----------------------------------------------------
