

================================================================
== Vitis HLS Report for 'rerArray_Loop_compute_col_proc2_Pipeline_PE_Compute'
================================================================
* Date:           Sun Oct 30 17:39:05 2022

* Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
* Project:        test2
* Solution:       solution2 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z010-clg400-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.050 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        2|       36|  20.000 ns|  0.360 us|    2|   36|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |              |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |   Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- PE_Compute  |        0|       34|         4|          1|          1|  0 ~ 32|       yes|
        +--------------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.26>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%sum = alloca i32 1"   --->   Operation 7 'alloca' 'sum' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 8 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 9 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 11 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 12 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 13 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_9, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_10, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_11, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_12, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 21 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_13, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_14, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 23 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_15, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 24 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_16, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 25 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_17, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 26 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_18, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 27 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_19, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 28 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_20, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 29 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_21, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 30 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_22, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 31 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_23, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 32 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_24, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 33 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_25, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 34 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_26, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 35 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_27, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 36 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_28, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 37 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_29, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 38 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_30, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 39 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %property_input_0_31, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 40 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_0, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 41 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_1, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 42 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_2, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_3, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_4, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 45 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_5, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 46 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_6, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 47 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_7, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 48 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_8, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 49 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_9, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 50 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_10, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 51 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_11, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 52 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_12, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 53 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_13, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 54 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_14, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 55 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_15, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 56 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_16, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 57 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_17, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 58 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_18, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 59 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_19, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 60 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_20, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 61 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_21, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 62 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_22, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 63 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_23, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 64 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_24, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 65 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_25, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 66 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_26, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 67 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_27, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 68 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_28, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 69 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_29, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 70 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_30, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 71 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %weight_input_0_31, void @empty_2, i32 0, i32 0, void @empty_3, i32 0, i32 0, void @empty_3, void @empty_3, void @empty_3, i32 0, i32 0, i32 0, i32 0, void @empty_3, void @empty_3, i32 4294967295, i32 0"   --->   Operation 72 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%col_cast2_read = read i5 @_ssdm_op_Read.ap_auto.i5, i5 %col_cast2"   --->   Operation 73 'read' 'col_cast2_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%featrue_length_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %featrue_length"   --->   Operation 74 'read' 'featrue_length_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (1.29ns)   --->   "%store_ln0 = store i31 0, i31 %i"   --->   Operation 75 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 76 [1/1] (1.29ns)   --->   "%store_ln0 = store i32 0, i32 %sum"   --->   Operation 76 'store' 'store_ln0' <Predicate = true> <Delay = 1.29>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 77 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%i_load = load i31 %i"   --->   Operation 78 'load' 'i_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%i_cast = zext i31 %i_load"   --->   Operation 79 'zext' 'i_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 80 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (1.96ns)   --->   "%icmp_ln9 = icmp_slt  i32 %i_cast, i32 %featrue_length_read" [test2/systolic.cpp:9]   --->   Operation 81 'icmp' 'icmp_ln9' <Predicate = true> <Delay = 1.96> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.96> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 82 [1/1] (1.87ns)   --->   "%i_1 = add i31 %i_load, i31 1"   --->   Operation 82 'add' 'i_1' <Predicate = true> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln9 = br i1 %icmp_ln9, void %_Z2PERN3hls6streamIiLi0EEES2_S2_i.exit.loopexit.exitStub, void %for.inc.i.split" [test2/systolic.cpp:9]   --->   Operation 83 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%speclooptripcount_ln13 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 0, i64 32, i64 16" [/home/ubuntu/VitisCodes/test2/solution2/directives.tcl:13]   --->   Operation 84 'speclooptripcount' 'speclooptripcount_ln13' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln7 = specloopname void @_ssdm_op_SpecLoopName, void @empty_0" [test2/systolic.cpp:7]   --->   Operation 85 'specloopname' 'specloopname_ln7' <Predicate = (icmp_ln9)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.50ns)   --->   "%switch_ln145 = switch i5 %col_cast2_read, void %V.i.i2.i83.case.31, i5 0, void %V.i.i2.i83.case.0, i5 1, void %V.i.i2.i83.case.1, i5 2, void %V.i.i2.i83.case.2, i5 3, void %V.i.i2.i83.case.3, i5 4, void %V.i.i2.i83.case.4, i5 5, void %V.i.i2.i83.case.5, i5 6, void %V.i.i2.i83.case.6, i5 7, void %V.i.i2.i83.case.7, i5 8, void %V.i.i2.i83.case.8, i5 9, void %V.i.i2.i83.case.9, i5 10, void %V.i.i2.i83.case.10, i5 11, void %V.i.i2.i83.case.11, i5 12, void %V.i.i2.i83.case.12, i5 13, void %V.i.i2.i83.case.13, i5 14, void %V.i.i2.i83.case.14, i5 15, void %V.i.i2.i83.case.15, i5 16, void %V.i.i2.i83.case.16, i5 17, void %V.i.i2.i83.case.17, i5 18, void %V.i.i2.i83.case.18, i5 19, void %V.i.i2.i83.case.19, i5 20, void %V.i.i2.i83.case.20, i5 21, void %V.i.i2.i83.case.21, i5 22, void %V.i.i2.i83.case.22, i5 23, void %V.i.i2.i83.case.23, i5 24, void %V.i.i2.i83.case.24, i5 25, void %V.i.i2.i83.case.25, i5 26, void %V.i.i2.i83.case.26, i5 27, void %V.i.i2.i83.case.27, i5 28, void %V.i.i2.i83.case.28, i5 29, void %V.i.i2.i83.case.29, i5 30, void %V.i.i2.i83.case.30" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 86 'switch' 'switch_ln145' <Predicate = (icmp_ln9)> <Delay = 0.50>
ST_1 : Operation 87 [1/1] (1.29ns)   --->   "%store_ln9 = store i31 %i_1, i31 %i" [test2/systolic.cpp:9]   --->   Operation 87 'store' 'store_ln9' <Predicate = (icmp_ln9)> <Delay = 1.29>

State 2 <SV = 1> <Delay = 3.40>
ST_2 : Operation 88 [1/1] (3.40ns)   --->   "%tmp_37 = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_30" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 88 'read' 'tmp_37' <Predicate = (icmp_ln9 & col_cast2_read == 30)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 89 [1/1] (3.40ns)   --->   "%weight_input_0_30_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_30" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 89 'read' 'weight_input_0_30_read' <Predicate = (icmp_ln9 & col_cast2_read == 30)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 90 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 90 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 30)> <Delay = 2.45>
ST_2 : Operation 91 [1/1] (3.40ns)   --->   "%property_input_0_29_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 91 'read' 'property_input_0_29_read' <Predicate = (icmp_ln9 & col_cast2_read == 29)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 92 [1/1] (3.40ns)   --->   "%weight_input_0_29_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_29" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 92 'read' 'weight_input_0_29_read' <Predicate = (icmp_ln9 & col_cast2_read == 29)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 93 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 93 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 29)> <Delay = 2.45>
ST_2 : Operation 94 [1/1] (3.40ns)   --->   "%property_input_0_28_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 94 'read' 'property_input_0_28_read' <Predicate = (icmp_ln9 & col_cast2_read == 28)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 95 [1/1] (3.40ns)   --->   "%weight_input_0_28_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_28" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 95 'read' 'weight_input_0_28_read' <Predicate = (icmp_ln9 & col_cast2_read == 28)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 96 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 96 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 28)> <Delay = 2.45>
ST_2 : Operation 97 [1/1] (3.40ns)   --->   "%property_input_0_27_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_27" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 97 'read' 'property_input_0_27_read' <Predicate = (icmp_ln9 & col_cast2_read == 27)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 98 [1/1] (3.40ns)   --->   "%weight_input_0_27_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_27" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 98 'read' 'weight_input_0_27_read' <Predicate = (icmp_ln9 & col_cast2_read == 27)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 99 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 99 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 27)> <Delay = 2.45>
ST_2 : Operation 100 [1/1] (3.40ns)   --->   "%property_input_0_26_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_26" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 100 'read' 'property_input_0_26_read' <Predicate = (icmp_ln9 & col_cast2_read == 26)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 101 [1/1] (3.40ns)   --->   "%weight_input_0_26_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_26" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 101 'read' 'weight_input_0_26_read' <Predicate = (icmp_ln9 & col_cast2_read == 26)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 102 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 102 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 26)> <Delay = 2.45>
ST_2 : Operation 103 [1/1] (3.40ns)   --->   "%property_input_0_25_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 103 'read' 'property_input_0_25_read' <Predicate = (icmp_ln9 & col_cast2_read == 25)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 104 [1/1] (3.40ns)   --->   "%weight_input_0_25_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_25" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 104 'read' 'weight_input_0_25_read' <Predicate = (icmp_ln9 & col_cast2_read == 25)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 105 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 105 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 25)> <Delay = 2.45>
ST_2 : Operation 106 [1/1] (3.40ns)   --->   "%property_input_0_24_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 106 'read' 'property_input_0_24_read' <Predicate = (icmp_ln9 & col_cast2_read == 24)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 107 [1/1] (3.40ns)   --->   "%weight_input_0_24_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_24" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 107 'read' 'weight_input_0_24_read' <Predicate = (icmp_ln9 & col_cast2_read == 24)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 108 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 108 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 24)> <Delay = 2.45>
ST_2 : Operation 109 [1/1] (3.40ns)   --->   "%property_input_0_23_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 109 'read' 'property_input_0_23_read' <Predicate = (icmp_ln9 & col_cast2_read == 23)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 110 [1/1] (3.40ns)   --->   "%weight_input_0_23_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_23" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 110 'read' 'weight_input_0_23_read' <Predicate = (icmp_ln9 & col_cast2_read == 23)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 111 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 111 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 23)> <Delay = 2.45>
ST_2 : Operation 112 [1/1] (3.40ns)   --->   "%property_input_0_22_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 112 'read' 'property_input_0_22_read' <Predicate = (icmp_ln9 & col_cast2_read == 22)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 113 [1/1] (3.40ns)   --->   "%weight_input_0_22_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_22" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 113 'read' 'weight_input_0_22_read' <Predicate = (icmp_ln9 & col_cast2_read == 22)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 114 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 114 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 22)> <Delay = 2.45>
ST_2 : Operation 115 [1/1] (3.40ns)   --->   "%property_input_0_21_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 115 'read' 'property_input_0_21_read' <Predicate = (icmp_ln9 & col_cast2_read == 21)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 116 [1/1] (3.40ns)   --->   "%weight_input_0_21_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_21" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 116 'read' 'weight_input_0_21_read' <Predicate = (icmp_ln9 & col_cast2_read == 21)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 117 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 117 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 21)> <Delay = 2.45>
ST_2 : Operation 118 [1/1] (3.40ns)   --->   "%property_input_0_20_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 118 'read' 'property_input_0_20_read' <Predicate = (icmp_ln9 & col_cast2_read == 20)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 119 [1/1] (3.40ns)   --->   "%weight_input_0_20_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_20" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 119 'read' 'weight_input_0_20_read' <Predicate = (icmp_ln9 & col_cast2_read == 20)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 120 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 120 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 20)> <Delay = 2.45>
ST_2 : Operation 121 [1/1] (3.40ns)   --->   "%property_input_0_19_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 121 'read' 'property_input_0_19_read' <Predicate = (icmp_ln9 & col_cast2_read == 19)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 122 [1/1] (3.40ns)   --->   "%weight_input_0_19_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_19" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 122 'read' 'weight_input_0_19_read' <Predicate = (icmp_ln9 & col_cast2_read == 19)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 123 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 123 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 19)> <Delay = 2.45>
ST_2 : Operation 124 [1/1] (3.40ns)   --->   "%property_input_0_18_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 124 'read' 'property_input_0_18_read' <Predicate = (icmp_ln9 & col_cast2_read == 18)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 125 [1/1] (3.40ns)   --->   "%weight_input_0_18_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_18" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 125 'read' 'weight_input_0_18_read' <Predicate = (icmp_ln9 & col_cast2_read == 18)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 126 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 126 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 18)> <Delay = 2.45>
ST_2 : Operation 127 [1/1] (3.40ns)   --->   "%property_input_0_17_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 127 'read' 'property_input_0_17_read' <Predicate = (icmp_ln9 & col_cast2_read == 17)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 128 [1/1] (3.40ns)   --->   "%weight_input_0_17_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_17" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 128 'read' 'weight_input_0_17_read' <Predicate = (icmp_ln9 & col_cast2_read == 17)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 129 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 129 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 17)> <Delay = 2.45>
ST_2 : Operation 130 [1/1] (3.40ns)   --->   "%property_input_0_16_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 130 'read' 'property_input_0_16_read' <Predicate = (icmp_ln9 & col_cast2_read == 16)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 131 [1/1] (3.40ns)   --->   "%weight_input_0_16_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_16" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 131 'read' 'weight_input_0_16_read' <Predicate = (icmp_ln9 & col_cast2_read == 16)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 132 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 132 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 16)> <Delay = 2.45>
ST_2 : Operation 133 [1/1] (3.40ns)   --->   "%property_input_0_15_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 133 'read' 'property_input_0_15_read' <Predicate = (icmp_ln9 & col_cast2_read == 15)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 134 [1/1] (3.40ns)   --->   "%weight_input_0_15_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_15" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 134 'read' 'weight_input_0_15_read' <Predicate = (icmp_ln9 & col_cast2_read == 15)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 135 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 135 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 15)> <Delay = 2.45>
ST_2 : Operation 136 [1/1] (3.40ns)   --->   "%property_input_0_14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 136 'read' 'property_input_0_14_read' <Predicate = (icmp_ln9 & col_cast2_read == 14)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 137 [1/1] (3.40ns)   --->   "%weight_input_0_14_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_14" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 137 'read' 'weight_input_0_14_read' <Predicate = (icmp_ln9 & col_cast2_read == 14)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 138 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 138 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 14)> <Delay = 2.45>
ST_2 : Operation 139 [1/1] (3.40ns)   --->   "%property_input_0_13_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_13" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 139 'read' 'property_input_0_13_read' <Predicate = (icmp_ln9 & col_cast2_read == 13)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 140 [1/1] (3.40ns)   --->   "%weight_input_0_13_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_13" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 140 'read' 'weight_input_0_13_read' <Predicate = (icmp_ln9 & col_cast2_read == 13)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 141 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 141 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 13)> <Delay = 2.45>
ST_2 : Operation 142 [1/1] (3.40ns)   --->   "%property_input_0_12_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 142 'read' 'property_input_0_12_read' <Predicate = (icmp_ln9 & col_cast2_read == 12)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 143 [1/1] (3.40ns)   --->   "%weight_input_0_12_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_12" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 143 'read' 'weight_input_0_12_read' <Predicate = (icmp_ln9 & col_cast2_read == 12)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 144 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 144 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 12)> <Delay = 2.45>
ST_2 : Operation 145 [1/1] (3.40ns)   --->   "%property_input_0_11_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 145 'read' 'property_input_0_11_read' <Predicate = (icmp_ln9 & col_cast2_read == 11)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 146 [1/1] (3.40ns)   --->   "%weight_input_0_11_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_11" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 146 'read' 'weight_input_0_11_read' <Predicate = (icmp_ln9 & col_cast2_read == 11)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 147 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 147 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 11)> <Delay = 2.45>
ST_2 : Operation 148 [1/1] (3.40ns)   --->   "%property_input_0_10_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 148 'read' 'property_input_0_10_read' <Predicate = (icmp_ln9 & col_cast2_read == 10)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 149 [1/1] (3.40ns)   --->   "%weight_input_0_10_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_10" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 149 'read' 'weight_input_0_10_read' <Predicate = (icmp_ln9 & col_cast2_read == 10)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 150 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 150 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 10)> <Delay = 2.45>
ST_2 : Operation 151 [1/1] (3.40ns)   --->   "%property_input_0_9_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_9" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 151 'read' 'property_input_0_9_read' <Predicate = (icmp_ln9 & col_cast2_read == 9)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 152 [1/1] (3.40ns)   --->   "%weight_input_0_9_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_9" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 152 'read' 'weight_input_0_9_read' <Predicate = (icmp_ln9 & col_cast2_read == 9)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 153 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 153 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 9)> <Delay = 2.45>
ST_2 : Operation 154 [1/1] (3.40ns)   --->   "%property_input_0_8_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 154 'read' 'property_input_0_8_read' <Predicate = (icmp_ln9 & col_cast2_read == 8)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 155 [1/1] (3.40ns)   --->   "%weight_input_0_8_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_8" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 155 'read' 'weight_input_0_8_read' <Predicate = (icmp_ln9 & col_cast2_read == 8)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 156 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 156 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 8)> <Delay = 2.45>
ST_2 : Operation 157 [1/1] (3.40ns)   --->   "%property_input_0_7_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 157 'read' 'property_input_0_7_read' <Predicate = (icmp_ln9 & col_cast2_read == 7)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 158 [1/1] (3.40ns)   --->   "%weight_input_0_7_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_7" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 158 'read' 'weight_input_0_7_read' <Predicate = (icmp_ln9 & col_cast2_read == 7)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 159 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 159 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 7)> <Delay = 2.45>
ST_2 : Operation 160 [1/1] (3.40ns)   --->   "%property_input_0_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 160 'read' 'property_input_0_6_read' <Predicate = (icmp_ln9 & col_cast2_read == 6)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 161 [1/1] (3.40ns)   --->   "%weight_input_0_6_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_6" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 161 'read' 'weight_input_0_6_read' <Predicate = (icmp_ln9 & col_cast2_read == 6)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 162 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 162 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 6)> <Delay = 2.45>
ST_2 : Operation 163 [1/1] (3.40ns)   --->   "%property_input_0_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 163 'read' 'property_input_0_5_read' <Predicate = (icmp_ln9 & col_cast2_read == 5)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 164 [1/1] (3.40ns)   --->   "%weight_input_0_5_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_5" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 164 'read' 'weight_input_0_5_read' <Predicate = (icmp_ln9 & col_cast2_read == 5)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 165 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 165 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 5)> <Delay = 2.45>
ST_2 : Operation 166 [1/1] (3.40ns)   --->   "%property_input_0_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 166 'read' 'property_input_0_4_read' <Predicate = (icmp_ln9 & col_cast2_read == 4)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 167 [1/1] (3.40ns)   --->   "%weight_input_0_4_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_4" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 167 'read' 'weight_input_0_4_read' <Predicate = (icmp_ln9 & col_cast2_read == 4)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 168 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 168 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 4)> <Delay = 2.45>
ST_2 : Operation 169 [1/1] (3.40ns)   --->   "%property_input_0_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 169 'read' 'property_input_0_3_read' <Predicate = (icmp_ln9 & col_cast2_read == 3)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 170 [1/1] (3.40ns)   --->   "%weight_input_0_3_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_3" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 170 'read' 'weight_input_0_3_read' <Predicate = (icmp_ln9 & col_cast2_read == 3)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 171 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 171 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 3)> <Delay = 2.45>
ST_2 : Operation 172 [1/1] (3.40ns)   --->   "%property_input_0_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 172 'read' 'property_input_0_2_read' <Predicate = (icmp_ln9 & col_cast2_read == 2)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 173 [1/1] (3.40ns)   --->   "%weight_input_0_2_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_2" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 173 'read' 'weight_input_0_2_read' <Predicate = (icmp_ln9 & col_cast2_read == 2)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 174 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 174 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 2)> <Delay = 2.45>
ST_2 : Operation 175 [1/1] (3.40ns)   --->   "%property_input_0_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 175 'read' 'property_input_0_1_read' <Predicate = (icmp_ln9 & col_cast2_read == 1)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 176 [1/1] (3.40ns)   --->   "%weight_input_0_1_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_1" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 176 'read' 'weight_input_0_1_read' <Predicate = (icmp_ln9 & col_cast2_read == 1)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 177 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 177 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 1)> <Delay = 2.45>
ST_2 : Operation 178 [1/1] (3.40ns)   --->   "%property_input_0_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 178 'read' 'property_input_0_0_read' <Predicate = (icmp_ln9 & col_cast2_read == 0)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 179 [1/1] (3.40ns)   --->   "%weight_input_0_0_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_0" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 179 'read' 'weight_input_0_0_read' <Predicate = (icmp_ln9 & col_cast2_read == 0)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 180 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 180 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 0)> <Delay = 2.45>
ST_2 : Operation 181 [1/1] (3.40ns)   --->   "%property_input_0_31_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %property_input_0_31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 181 'read' 'property_input_0_31_read' <Predicate = (icmp_ln9 & col_cast2_read == 31)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 182 [1/1] (3.40ns)   --->   "%weight_input_0_31_read = read i32 @_ssdm_op_Read.ap_fifo.volatile.i32P0A, i32 %weight_input_0_31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 182 'read' 'weight_input_0_31_read' <Predicate = (icmp_ln9 & col_cast2_read == 31)> <Delay = 3.40> <CoreInst = "FIFO_SRL">   --->   Core 81 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.40> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 2> <FIFO>
ST_2 : Operation 183 [1/1] (2.45ns)   --->   "%br_ln145 = br void %V.i.i2.i83.exit" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 183 'br' 'br_ln145' <Predicate = (icmp_ln9 & col_cast2_read == 31)> <Delay = 2.45>

State 3 <SV = 2> <Delay = 7.05>
ST_3 : Operation 184 [1/1] (0.00ns)   --->   "%empty = phi i32 %property_input_0_0_read, void %V.i.i2.i83.case.0, i32 %property_input_0_1_read, void %V.i.i2.i83.case.1, i32 %property_input_0_2_read, void %V.i.i2.i83.case.2, i32 %property_input_0_3_read, void %V.i.i2.i83.case.3, i32 %property_input_0_4_read, void %V.i.i2.i83.case.4, i32 %property_input_0_5_read, void %V.i.i2.i83.case.5, i32 %property_input_0_6_read, void %V.i.i2.i83.case.6, i32 %property_input_0_7_read, void %V.i.i2.i83.case.7, i32 %property_input_0_8_read, void %V.i.i2.i83.case.8, i32 %property_input_0_9_read, void %V.i.i2.i83.case.9, i32 %property_input_0_10_read, void %V.i.i2.i83.case.10, i32 %property_input_0_11_read, void %V.i.i2.i83.case.11, i32 %property_input_0_12_read, void %V.i.i2.i83.case.12, i32 %property_input_0_13_read, void %V.i.i2.i83.case.13, i32 %property_input_0_14_read, void %V.i.i2.i83.case.14, i32 %property_input_0_15_read, void %V.i.i2.i83.case.15, i32 %property_input_0_16_read, void %V.i.i2.i83.case.16, i32 %property_input_0_17_read, void %V.i.i2.i83.case.17, i32 %property_input_0_18_read, void %V.i.i2.i83.case.18, i32 %property_input_0_19_read, void %V.i.i2.i83.case.19, i32 %property_input_0_20_read, void %V.i.i2.i83.case.20, i32 %property_input_0_21_read, void %V.i.i2.i83.case.21, i32 %property_input_0_22_read, void %V.i.i2.i83.case.22, i32 %property_input_0_23_read, void %V.i.i2.i83.case.23, i32 %property_input_0_24_read, void %V.i.i2.i83.case.24, i32 %property_input_0_25_read, void %V.i.i2.i83.case.25, i32 %property_input_0_26_read, void %V.i.i2.i83.case.26, i32 %property_input_0_27_read, void %V.i.i2.i83.case.27, i32 %property_input_0_28_read, void %V.i.i2.i83.case.28, i32 %property_input_0_29_read, void %V.i.i2.i83.case.29, i32 %tmp_37, void %V.i.i2.i83.case.30, i32 %property_input_0_31_read, void %V.i.i2.i83.case.31"   --->   Operation 184 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 185 [1/1] (0.00ns)   --->   "%tmp = phi i32 %weight_input_0_0_read, void %V.i.i2.i83.case.0, i32 %weight_input_0_1_read, void %V.i.i2.i83.case.1, i32 %weight_input_0_2_read, void %V.i.i2.i83.case.2, i32 %weight_input_0_3_read, void %V.i.i2.i83.case.3, i32 %weight_input_0_4_read, void %V.i.i2.i83.case.4, i32 %weight_input_0_5_read, void %V.i.i2.i83.case.5, i32 %weight_input_0_6_read, void %V.i.i2.i83.case.6, i32 %weight_input_0_7_read, void %V.i.i2.i83.case.7, i32 %weight_input_0_8_read, void %V.i.i2.i83.case.8, i32 %weight_input_0_9_read, void %V.i.i2.i83.case.9, i32 %weight_input_0_10_read, void %V.i.i2.i83.case.10, i32 %weight_input_0_11_read, void %V.i.i2.i83.case.11, i32 %weight_input_0_12_read, void %V.i.i2.i83.case.12, i32 %weight_input_0_13_read, void %V.i.i2.i83.case.13, i32 %weight_input_0_14_read, void %V.i.i2.i83.case.14, i32 %weight_input_0_15_read, void %V.i.i2.i83.case.15, i32 %weight_input_0_16_read, void %V.i.i2.i83.case.16, i32 %weight_input_0_17_read, void %V.i.i2.i83.case.17, i32 %weight_input_0_18_read, void %V.i.i2.i83.case.18, i32 %weight_input_0_19_read, void %V.i.i2.i83.case.19, i32 %weight_input_0_20_read, void %V.i.i2.i83.case.20, i32 %weight_input_0_21_read, void %V.i.i2.i83.case.21, i32 %weight_input_0_22_read, void %V.i.i2.i83.case.22, i32 %weight_input_0_23_read, void %V.i.i2.i83.case.23, i32 %weight_input_0_24_read, void %V.i.i2.i83.case.24, i32 %weight_input_0_25_read, void %V.i.i2.i83.case.25, i32 %weight_input_0_26_read, void %V.i.i2.i83.case.26, i32 %weight_input_0_27_read, void %V.i.i2.i83.case.27, i32 %weight_input_0_28_read, void %V.i.i2.i83.case.28, i32 %weight_input_0_29_read, void %V.i.i2.i83.case.29, i32 %weight_input_0_30_read, void %V.i.i2.i83.case.30, i32 %weight_input_0_31_read, void %V.i.i2.i83.case.31" [/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145]   --->   Operation 185 'phi' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 186 [1/1] (7.05ns)   --->   "%mul_ln13 = mul i32 %tmp, i32 %empty" [test2/systolic.cpp:13]   --->   Operation 186 'mul' 'mul_ln13' <Predicate = true> <Delay = 7.05> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 7.05> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 191 [1/1] (0.00ns)   --->   "%sum_load_3 = load i32 %sum"   --->   Operation 191 'load' 'sum_load_3' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 192 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i32P0A, i32 %sum_out, i32 %sum_load_3"   --->   Operation 192 'write' 'write_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>
ST_3 : Operation 193 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 193 'ret' 'ret_ln0' <Predicate = (!icmp_ln9)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 3.19>
ST_4 : Operation 187 [1/1] (0.00ns)   --->   "%sum_load = load i32 %sum" [test2/systolic.cpp:13]   --->   Operation 187 'load' 'sum_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 188 [1/1] (1.89ns)   --->   "%sum_3 = add i32 %mul_ln13, i32 %sum_load" [test2/systolic.cpp:13]   --->   Operation 188 'add' 'sum_3' <Predicate = true> <Delay = 1.89> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.89> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 189 [1/1] (1.29ns)   --->   "%store_ln9 = store i32 %sum_3, i32 %sum" [test2/systolic.cpp:9]   --->   Operation 189 'store' 'store_ln9' <Predicate = true> <Delay = 1.29>
ST_4 : Operation 190 [1/1] (0.00ns)   --->   "%br_ln9 = br void %for.inc.i" [test2/systolic.cpp:9]   --->   Operation 190 'br' 'br_ln9' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 3.26ns
The critical path consists of the following:
	'alloca' operation ('i') [69]  (0 ns)
	'load' operation ('i_load') on local variable 'i' [140]  (0 ns)
	'add' operation ('i_1') [144]  (1.87 ns)
	'store' operation ('store_ln9', test2/systolic.cpp:9) of variable 'i_1' on local variable 'i' [284]  (1.3 ns)
	blocking operation 0.0945 ns on control path)

 <State 2>: 3.4ns
The critical path consists of the following:
	fifo read operation ('property_input_0_26_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) on port 'property_input_0_26' (/tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [167]  (3.4 ns)

 <State 3>: 7.05ns
The critical path consists of the following:
	'phi' operation ('tmp') with incoming values : ('tmp', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_29_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_28_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_27_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_26_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_25_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_24_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_23_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_22_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_21_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_20_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_19_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_18_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_17_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_16_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_15_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_14_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_13_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_12_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_11_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_10_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_9_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_8_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_7_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_6_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_5_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_4_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_3_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_2_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_1_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_0_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) ('property_input_0_31_read', /tools/Xilinx/Vitis_HLS/2022.1/common/technology/autopilot/hls_stream_39.h:145) [279]  (0 ns)
	'mul' operation ('mul_ln13', test2/systolic.cpp:13) [282]  (7.05 ns)

 <State 4>: 3.19ns
The critical path consists of the following:
	'load' operation ('sum_load', test2/systolic.cpp:13) on local variable 'sum' [281]  (0 ns)
	'add' operation ('sum', test2/systolic.cpp:13) [283]  (1.9 ns)
	'store' operation ('store_ln9', test2/systolic.cpp:9) of variable 'sum', test2/systolic.cpp:13 on local variable 'sum' [285]  (1.3 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
