

================================================================
== Vitis HLS Report for 'sparse_input'
================================================================
* Date:           Sat Feb  1 19:51:35 2025

* Version:        2023.1 (Build 3854077 on May  4 2023)
* Project:        model_test_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu13p-flga2577-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  5.00 ns|  4.372 ns|     0.62 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |       18|       18|  90.000 ns|  90.000 ns|   18|   18|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 19
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 14 
14 --> 15 
15 --> 16 
16 --> 17 
17 --> 18 
18 --> 19 
19 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 4.31>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%x_in_read = read i1200 @_ssdm_op_Read.ap_auto.i1200P0A, i1200 %x_in" [firmware/model_test.cpp:59]   --->   Operation 20 'read' 'x_in_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%trunc_ln59 = trunc i1200 %x_in_read" [firmware/model_test.cpp:59]   --->   Operation 21 'trunc' 'trunc_ln59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.74ns)   --->   "%icmp_ln59 = icmp_eq  i12 %trunc_ln59, i12 0" [firmware/model_test.cpp:59]   --->   Operation 22 'icmp' 'icmp_ln59' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_s = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 12, i32 23" [firmware/model_test.cpp:59]   --->   Operation 23 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.74ns)   --->   "%icmp_ln59_1 = icmp_ne  i12 %tmp_s, i12 0" [firmware/model_test.cpp:59]   --->   Operation 24 'icmp' 'icmp_ln59_1' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 24, i32 35" [firmware/model_test.cpp:59]   --->   Operation 25 'partselect' 'tmp_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.74ns)   --->   "%icmp_ln59_2 = icmp_ne  i12 %tmp_1, i12 0" [firmware/model_test.cpp:59]   --->   Operation 26 'icmp' 'icmp_ln59_2' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%tmp_2 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 36, i32 47" [firmware/model_test.cpp:59]   --->   Operation 27 'partselect' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.74ns)   --->   "%icmp_ln59_3 = icmp_ne  i12 %tmp_2, i12 0" [firmware/model_test.cpp:59]   --->   Operation 28 'icmp' 'icmp_ln59_3' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_3 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 48, i32 59" [firmware/model_test.cpp:59]   --->   Operation 29 'partselect' 'tmp_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.74ns)   --->   "%icmp_ln59_4 = icmp_ne  i12 %tmp_3, i12 0" [firmware/model_test.cpp:59]   --->   Operation 30 'icmp' 'icmp_ln59_4' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_4 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 60, i32 71" [firmware/model_test.cpp:59]   --->   Operation 31 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.74ns)   --->   "%icmp_ln59_5 = icmp_ne  i12 %tmp_4, i12 0" [firmware/model_test.cpp:59]   --->   Operation 32 'icmp' 'icmp_ln59_5' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_5 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 72, i32 83" [firmware/model_test.cpp:59]   --->   Operation 33 'partselect' 'tmp_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.74ns)   --->   "%icmp_ln59_6 = icmp_ne  i12 %tmp_5, i12 0" [firmware/model_test.cpp:59]   --->   Operation 34 'icmp' 'icmp_ln59_6' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%tmp_6 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 84, i32 95" [firmware/model_test.cpp:59]   --->   Operation 35 'partselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_7 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 96, i32 107" [firmware/model_test.cpp:59]   --->   Operation 36 'partselect' 'tmp_7' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%tmp_8 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 108, i32 119" [firmware/model_test.cpp:59]   --->   Operation 37 'partselect' 'tmp_8' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_9 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 120, i32 131" [firmware/model_test.cpp:59]   --->   Operation 38 'partselect' 'tmp_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_10 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 132, i32 143" [firmware/model_test.cpp:59]   --->   Operation 39 'partselect' 'tmp_10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 144, i32 155" [firmware/model_test.cpp:59]   --->   Operation 40 'partselect' 'tmp_11' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_12 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 156, i32 167" [firmware/model_test.cpp:59]   --->   Operation 41 'partselect' 'tmp_12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_13 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 168, i32 179" [firmware/model_test.cpp:59]   --->   Operation 42 'partselect' 'tmp_13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%tmp_14 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 180, i32 191" [firmware/model_test.cpp:59]   --->   Operation 43 'partselect' 'tmp_14' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_15 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 192, i32 203" [firmware/model_test.cpp:59]   --->   Operation 44 'partselect' 'tmp_15' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_16 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 204, i32 215" [firmware/model_test.cpp:59]   --->   Operation 45 'partselect' 'tmp_16' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_17 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 216, i32 227" [firmware/model_test.cpp:59]   --->   Operation 46 'partselect' 'tmp_17' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_18 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 228, i32 239" [firmware/model_test.cpp:59]   --->   Operation 47 'partselect' 'tmp_18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%tmp_19 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 240, i32 251" [firmware/model_test.cpp:59]   --->   Operation 48 'partselect' 'tmp_19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_20 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 252, i32 263" [firmware/model_test.cpp:59]   --->   Operation 49 'partselect' 'tmp_20' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_21 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 264, i32 275" [firmware/model_test.cpp:59]   --->   Operation 50 'partselect' 'tmp_21' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_22 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 276, i32 287" [firmware/model_test.cpp:59]   --->   Operation 51 'partselect' 'tmp_22' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%tmp_23 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 288, i32 299" [firmware/model_test.cpp:59]   --->   Operation 52 'partselect' 'tmp_23' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%tmp_24 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 300, i32 311" [firmware/model_test.cpp:59]   --->   Operation 53 'partselect' 'tmp_24' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_25 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 312, i32 323" [firmware/model_test.cpp:59]   --->   Operation 54 'partselect' 'tmp_25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_26 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 324, i32 335" [firmware/model_test.cpp:59]   --->   Operation 55 'partselect' 'tmp_26' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_27 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 336, i32 347" [firmware/model_test.cpp:59]   --->   Operation 56 'partselect' 'tmp_27' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%tmp_28 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 348, i32 359" [firmware/model_test.cpp:59]   --->   Operation 57 'partselect' 'tmp_28' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_29 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 360, i32 371" [firmware/model_test.cpp:59]   --->   Operation 58 'partselect' 'tmp_29' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_30 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 372, i32 383" [firmware/model_test.cpp:59]   --->   Operation 59 'partselect' 'tmp_30' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_31 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 384, i32 395" [firmware/model_test.cpp:59]   --->   Operation 60 'partselect' 'tmp_31' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_32 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 396, i32 407" [firmware/model_test.cpp:59]   --->   Operation 61 'partselect' 'tmp_32' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%tmp_33 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 408, i32 419" [firmware/model_test.cpp:59]   --->   Operation 62 'partselect' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%tmp_34 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 420, i32 431" [firmware/model_test.cpp:59]   --->   Operation 63 'partselect' 'tmp_34' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_35 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 432, i32 443" [firmware/model_test.cpp:59]   --->   Operation 64 'partselect' 'tmp_35' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_36 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 444, i32 455" [firmware/model_test.cpp:59]   --->   Operation 65 'partselect' 'tmp_36' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%tmp_37 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 456, i32 467" [firmware/model_test.cpp:59]   --->   Operation 66 'partselect' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%tmp_38 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 468, i32 479" [firmware/model_test.cpp:59]   --->   Operation 67 'partselect' 'tmp_38' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%tmp_39 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 480, i32 491" [firmware/model_test.cpp:59]   --->   Operation 68 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%tmp_40 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 492, i32 503" [firmware/model_test.cpp:59]   --->   Operation 69 'partselect' 'tmp_40' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_41 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 504, i32 515" [firmware/model_test.cpp:59]   --->   Operation 70 'partselect' 'tmp_41' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%tmp_42 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 516, i32 527" [firmware/model_test.cpp:59]   --->   Operation 71 'partselect' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%tmp_43 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 528, i32 539" [firmware/model_test.cpp:59]   --->   Operation 72 'partselect' 'tmp_43' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%tmp_44 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 540, i32 551" [firmware/model_test.cpp:59]   --->   Operation 73 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_45 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 552, i32 563" [firmware/model_test.cpp:59]   --->   Operation 74 'partselect' 'tmp_45' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_46 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 564, i32 575" [firmware/model_test.cpp:59]   --->   Operation 75 'partselect' 'tmp_46' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%tmp_47 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 576, i32 587" [firmware/model_test.cpp:59]   --->   Operation 76 'partselect' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%tmp_48 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 588, i32 599" [firmware/model_test.cpp:59]   --->   Operation 77 'partselect' 'tmp_48' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%tmp_49 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 600, i32 611" [firmware/model_test.cpp:59]   --->   Operation 78 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_50 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 612, i32 623" [firmware/model_test.cpp:59]   --->   Operation 79 'partselect' 'tmp_50' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%tmp_51 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 624, i32 635" [firmware/model_test.cpp:59]   --->   Operation 80 'partselect' 'tmp_51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%tmp_52 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 636, i32 647" [firmware/model_test.cpp:59]   --->   Operation 81 'partselect' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%tmp_53 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 648, i32 659" [firmware/model_test.cpp:59]   --->   Operation 82 'partselect' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_54 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 660, i32 671" [firmware/model_test.cpp:59]   --->   Operation 83 'partselect' 'tmp_54' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_55 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 672, i32 683" [firmware/model_test.cpp:59]   --->   Operation 84 'partselect' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_56 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 684, i32 695" [firmware/model_test.cpp:59]   --->   Operation 85 'partselect' 'tmp_56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_57 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 696, i32 707" [firmware/model_test.cpp:59]   --->   Operation 86 'partselect' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%tmp_58 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 708, i32 719" [firmware/model_test.cpp:59]   --->   Operation 87 'partselect' 'tmp_58' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_59 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 720, i32 731" [firmware/model_test.cpp:59]   --->   Operation 88 'partselect' 'tmp_59' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%tmp_60 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 732, i32 743" [firmware/model_test.cpp:59]   --->   Operation 89 'partselect' 'tmp_60' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%tmp_61 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 744, i32 755" [firmware/model_test.cpp:59]   --->   Operation 90 'partselect' 'tmp_61' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%tmp_62 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 756, i32 767" [firmware/model_test.cpp:59]   --->   Operation 91 'partselect' 'tmp_62' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_63 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 768, i32 779" [firmware/model_test.cpp:59]   --->   Operation 92 'partselect' 'tmp_63' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%tmp_64 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 780, i32 791" [firmware/model_test.cpp:59]   --->   Operation 93 'partselect' 'tmp_64' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%tmp_65 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 792, i32 803" [firmware/model_test.cpp:59]   --->   Operation 94 'partselect' 'tmp_65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%tmp_66 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 804, i32 815" [firmware/model_test.cpp:59]   --->   Operation 95 'partselect' 'tmp_66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_67 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 816, i32 827" [firmware/model_test.cpp:59]   --->   Operation 96 'partselect' 'tmp_67' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_68 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 828, i32 839" [firmware/model_test.cpp:59]   --->   Operation 97 'partselect' 'tmp_68' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_69 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 840, i32 851" [firmware/model_test.cpp:59]   --->   Operation 98 'partselect' 'tmp_69' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%tmp_70 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 852, i32 863" [firmware/model_test.cpp:59]   --->   Operation 99 'partselect' 'tmp_70' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_71 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 864, i32 875" [firmware/model_test.cpp:59]   --->   Operation 100 'partselect' 'tmp_71' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%tmp_72 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 876, i32 887" [firmware/model_test.cpp:59]   --->   Operation 101 'partselect' 'tmp_72' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_73 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 888, i32 899" [firmware/model_test.cpp:59]   --->   Operation 102 'partselect' 'tmp_73' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%tmp_74 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 900, i32 911" [firmware/model_test.cpp:59]   --->   Operation 103 'partselect' 'tmp_74' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (0.00ns)   --->   "%tmp_75 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 912, i32 923" [firmware/model_test.cpp:59]   --->   Operation 104 'partselect' 'tmp_75' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 105 [1/1] (0.00ns)   --->   "%tmp_76 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 924, i32 935" [firmware/model_test.cpp:59]   --->   Operation 105 'partselect' 'tmp_76' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_77 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 936, i32 947" [firmware/model_test.cpp:59]   --->   Operation 106 'partselect' 'tmp_77' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 107 [1/1] (0.00ns)   --->   "%tmp_78 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 948, i32 959" [firmware/model_test.cpp:59]   --->   Operation 107 'partselect' 'tmp_78' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%tmp_79 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 960, i32 971" [firmware/model_test.cpp:59]   --->   Operation 108 'partselect' 'tmp_79' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_80 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 972, i32 983" [firmware/model_test.cpp:59]   --->   Operation 109 'partselect' 'tmp_80' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_81 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 984, i32 995" [firmware/model_test.cpp:59]   --->   Operation 110 'partselect' 'tmp_81' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 111 [1/1] (0.00ns)   --->   "%tmp_82 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 996, i32 1007" [firmware/model_test.cpp:59]   --->   Operation 111 'partselect' 'tmp_82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 112 [1/1] (0.00ns)   --->   "%tmp_83 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1008, i32 1019" [firmware/model_test.cpp:59]   --->   Operation 112 'partselect' 'tmp_83' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_84 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1020, i32 1031" [firmware/model_test.cpp:59]   --->   Operation 113 'partselect' 'tmp_84' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 114 [1/1] (0.00ns)   --->   "%tmp_85 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1032, i32 1043" [firmware/model_test.cpp:59]   --->   Operation 114 'partselect' 'tmp_85' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 115 [1/1] (0.00ns)   --->   "%tmp_86 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1044, i32 1055" [firmware/model_test.cpp:59]   --->   Operation 115 'partselect' 'tmp_86' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 116 [1/1] (0.00ns)   --->   "%tmp_87 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1056, i32 1067" [firmware/model_test.cpp:59]   --->   Operation 116 'partselect' 'tmp_87' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 117 [1/1] (0.00ns)   --->   "%tmp_88 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1068, i32 1079" [firmware/model_test.cpp:59]   --->   Operation 117 'partselect' 'tmp_88' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 118 [1/1] (0.00ns)   --->   "%tmp_89 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1080, i32 1091" [firmware/model_test.cpp:59]   --->   Operation 118 'partselect' 'tmp_89' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 119 [1/1] (0.00ns)   --->   "%tmp_90 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1092, i32 1103" [firmware/model_test.cpp:59]   --->   Operation 119 'partselect' 'tmp_90' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 120 [1/1] (0.00ns)   --->   "%tmp_91 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1104, i32 1115" [firmware/model_test.cpp:59]   --->   Operation 120 'partselect' 'tmp_91' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 121 [1/1] (0.00ns)   --->   "%tmp_92 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1116, i32 1127" [firmware/model_test.cpp:59]   --->   Operation 121 'partselect' 'tmp_92' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 122 [1/1] (0.00ns)   --->   "%tmp_93 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1128, i32 1139" [firmware/model_test.cpp:59]   --->   Operation 122 'partselect' 'tmp_93' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 123 [1/1] (0.00ns)   --->   "%tmp_94 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1140, i32 1151" [firmware/model_test.cpp:59]   --->   Operation 123 'partselect' 'tmp_94' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 124 [1/1] (0.00ns)   --->   "%tmp_95 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1152, i32 1163" [firmware/model_test.cpp:59]   --->   Operation 124 'partselect' 'tmp_95' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 125 [1/1] (0.00ns)   --->   "%tmp_96 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1164, i32 1175" [firmware/model_test.cpp:59]   --->   Operation 125 'partselect' 'tmp_96' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 126 [1/1] (0.00ns)   --->   "%tmp_97 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1176, i32 1187" [firmware/model_test.cpp:59]   --->   Operation 126 'partselect' 'tmp_97' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 127 [1/1] (0.00ns)   --->   "%tmp_98 = partselect i12 @_ssdm_op_PartSelect.i12.i1200.i32.i32, i1200 %x_in_read, i32 1188, i32 1199" [firmware/model_test.cpp:59]   --->   Operation 127 'partselect' 'tmp_98' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 128 [1/1] (0.27ns)   --->   "%check_bit = select i1 %icmp_ln59, i2 1, i2 2" [firmware/model_test.cpp:82]   --->   Operation 128 'select' 'check_bit' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 129 [1/1] (0.00ns)   --->   "%zext_ln82 = zext i1 %icmp_ln59_1" [firmware/model_test.cpp:82]   --->   Operation 129 'zext' 'zext_ln82' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 130 [1/1] (0.43ns)   --->   "%icmp_ln82 = icmp_eq  i2 %zext_ln82, i2 %check_bit" [firmware/model_test.cpp:82]   --->   Operation 130 'icmp' 'icmp_ln82' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 131 [1/1] (0.00ns) (grouped into LUT with out node check_bit_99)   --->   "%xor_ln82 = xor i1 %icmp_ln82, i1 1" [firmware/model_test.cpp:82]   --->   Operation 131 'xor' 'xor_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 132 [1/1] (0.00ns) (grouped into LUT with out node check_bit_99)   --->   "%and_ln82 = and i1 %icmp_ln59_1, i1 %xor_ln82" [firmware/model_test.cpp:82]   --->   Operation 132 'and' 'and_ln82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 133 [1/1] (0.27ns)   --->   "%check_bit_1 = select i1 %icmp_ln82, i2 2, i2 %check_bit" [firmware/model_test.cpp:82]   --->   Operation 133 'select' 'check_bit_1' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 134 [1/1] (0.00ns)   --->   "%zext_ln82_1 = zext i1 %icmp_ln59_2" [firmware/model_test.cpp:82]   --->   Operation 134 'zext' 'zext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 135 [1/1] (0.43ns)   --->   "%icmp_ln82_1 = icmp_eq  i2 %zext_ln82_1, i2 %check_bit_1" [firmware/model_test.cpp:82]   --->   Operation 135 'icmp' 'icmp_ln82_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 136 [1/1] (0.12ns)   --->   "%or_ln82 = or i1 %icmp_ln82_1, i1 %icmp_ln82" [firmware/model_test.cpp:82]   --->   Operation 136 'or' 'or_ln82' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 137 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_1)   --->   "%xor_ln82_1 = xor i1 %icmp_ln82_1, i1 1" [firmware/model_test.cpp:82]   --->   Operation 137 'xor' 'xor_ln82_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 138 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_1 = and i1 %icmp_ln59_2, i1 %xor_ln82_1" [firmware/model_test.cpp:82]   --->   Operation 138 'and' 'and_ln82_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 139 [1/1] (0.27ns)   --->   "%check_bit_2 = select i1 %icmp_ln82_1, i2 2, i2 %check_bit_1" [firmware/model_test.cpp:82]   --->   Operation 139 'select' 'check_bit_2' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 140 [1/1] (0.00ns)   --->   "%zext_ln82_2 = zext i1 %icmp_ln59_3" [firmware/model_test.cpp:82]   --->   Operation 140 'zext' 'zext_ln82_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 141 [1/1] (0.43ns)   --->   "%icmp_ln82_2 = icmp_eq  i2 %zext_ln82_2, i2 %check_bit_2" [firmware/model_test.cpp:82]   --->   Operation 141 'icmp' 'icmp_ln82_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 142 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_2)   --->   "%xor_ln82_2 = xor i1 %icmp_ln82_2, i1 1" [firmware/model_test.cpp:82]   --->   Operation 142 'xor' 'xor_ln82_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 143 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_2 = and i1 %icmp_ln59_3, i1 %xor_ln82_2" [firmware/model_test.cpp:82]   --->   Operation 143 'and' 'and_ln82_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 144 [1/1] (0.27ns)   --->   "%check_bit_3 = select i1 %icmp_ln82_2, i2 2, i2 %check_bit_2" [firmware/model_test.cpp:82]   --->   Operation 144 'select' 'check_bit_3' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 145 [1/1] (0.00ns)   --->   "%zext_ln82_3 = zext i1 %icmp_ln59_4" [firmware/model_test.cpp:82]   --->   Operation 145 'zext' 'zext_ln82_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 146 [1/1] (0.43ns)   --->   "%icmp_ln82_3 = icmp_eq  i2 %zext_ln82_3, i2 %check_bit_3" [firmware/model_test.cpp:82]   --->   Operation 146 'icmp' 'icmp_ln82_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 147 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_3)   --->   "%xor_ln82_3 = xor i1 %icmp_ln82_3, i1 1" [firmware/model_test.cpp:82]   --->   Operation 147 'xor' 'xor_ln82_3' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 148 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_3 = and i1 %icmp_ln59_4, i1 %xor_ln82_3" [firmware/model_test.cpp:82]   --->   Operation 148 'and' 'and_ln82_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 149 [1/1] (0.27ns)   --->   "%check_bit_4 = select i1 %icmp_ln82_3, i2 2, i2 %check_bit_3" [firmware/model_test.cpp:82]   --->   Operation 149 'select' 'check_bit_4' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 150 [1/1] (0.00ns)   --->   "%zext_ln82_4 = zext i1 %icmp_ln59_5" [firmware/model_test.cpp:82]   --->   Operation 150 'zext' 'zext_ln82_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 151 [1/1] (0.43ns)   --->   "%icmp_ln82_4 = icmp_eq  i2 %zext_ln82_4, i2 %check_bit_4" [firmware/model_test.cpp:82]   --->   Operation 151 'icmp' 'icmp_ln82_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 152 [1/1] (0.27ns) (out node of the LUT)   --->   "%check_bit_99 = select i1 %and_ln82, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 152 'select' 'check_bit_99' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln82_99 = zext i1 %and_ln82_1" [firmware/model_test.cpp:82]   --->   Operation 153 'zext' 'zext_ln82_99' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 154 [1/1] (0.43ns)   --->   "%icmp_ln82_99 = icmp_eq  i2 %zext_ln82_99, i2 %check_bit_99" [firmware/model_test.cpp:82]   --->   Operation 154 'icmp' 'icmp_ln82_99' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 155 [1/1] (0.00ns) (grouped into LUT with out node check_bit_197)   --->   "%xor_ln82_99 = xor i1 %icmp_ln82_99, i1 1" [firmware/model_test.cpp:82]   --->   Operation 155 'xor' 'xor_ln82_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 156 [1/1] (0.00ns) (grouped into LUT with out node check_bit_197)   --->   "%and_ln82_99 = and i1 %and_ln82_1, i1 %xor_ln82_99" [firmware/model_test.cpp:82]   --->   Operation 156 'and' 'and_ln82_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 157 [1/1] (0.27ns)   --->   "%check_bit_100 = select i1 %icmp_ln82_99, i2 2, i2 %check_bit_99" [firmware/model_test.cpp:82]   --->   Operation 157 'select' 'check_bit_100' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln82_100 = zext i1 %and_ln82_2" [firmware/model_test.cpp:82]   --->   Operation 158 'zext' 'zext_ln82_100' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 159 [1/1] (0.43ns)   --->   "%icmp_ln82_100 = icmp_eq  i2 %zext_ln82_100, i2 %check_bit_100" [firmware/model_test.cpp:82]   --->   Operation 159 'icmp' 'icmp_ln82_100' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 160 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_100)   --->   "%xor_ln82_100 = xor i1 %icmp_ln82_100, i1 1" [firmware/model_test.cpp:82]   --->   Operation 160 'xor' 'xor_ln82_100' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 161 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_100 = and i1 %and_ln82_2, i1 %xor_ln82_100" [firmware/model_test.cpp:82]   --->   Operation 161 'and' 'and_ln82_100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 162 [1/1] (0.27ns)   --->   "%check_bit_101 = select i1 %icmp_ln82_100, i2 2, i2 %check_bit_100" [firmware/model_test.cpp:82]   --->   Operation 162 'select' 'check_bit_101' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 163 [1/1] (0.00ns)   --->   "%zext_ln82_101 = zext i1 %and_ln82_3" [firmware/model_test.cpp:82]   --->   Operation 163 'zext' 'zext_ln82_101' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 164 [1/1] (0.43ns)   --->   "%icmp_ln82_101 = icmp_eq  i2 %zext_ln82_101, i2 %check_bit_101" [firmware/model_test.cpp:82]   --->   Operation 164 'icmp' 'icmp_ln82_101' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 165 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_101)   --->   "%xor_ln82_101 = xor i1 %icmp_ln82_101, i1 1" [firmware/model_test.cpp:82]   --->   Operation 165 'xor' 'xor_ln82_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 166 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_101 = and i1 %and_ln82_3, i1 %xor_ln82_101" [firmware/model_test.cpp:82]   --->   Operation 166 'and' 'and_ln82_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 167 [1/1] (0.27ns) (out node of the LUT)   --->   "%check_bit_197 = select i1 %and_ln82_99, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 167 'select' 'check_bit_197' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln82_197 = zext i1 %and_ln82_100" [firmware/model_test.cpp:82]   --->   Operation 168 'zext' 'zext_ln82_197' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 169 [1/1] (0.43ns)   --->   "%icmp_ln82_197 = icmp_eq  i2 %zext_ln82_197, i2 %check_bit_197" [firmware/model_test.cpp:82]   --->   Operation 169 'icmp' 'icmp_ln82_197' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 170 [1/1] (0.27ns)   --->   "%check_bit_198 = select i1 %icmp_ln82_197, i2 2, i2 %check_bit_197" [firmware/model_test.cpp:82]   --->   Operation 170 'select' 'check_bit_198' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 2 <SV = 1> <Delay = 4.28>
ST_2 : Operation 171 [1/1] (0.74ns)   --->   "%icmp_ln59_7 = icmp_ne  i12 %tmp_6, i12 0" [firmware/model_test.cpp:59]   --->   Operation 171 'icmp' 'icmp_ln59_7' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 172 [1/1] (0.74ns)   --->   "%icmp_ln59_8 = icmp_ne  i12 %tmp_7, i12 0" [firmware/model_test.cpp:59]   --->   Operation 172 'icmp' 'icmp_ln59_8' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 173 [1/1] (0.74ns)   --->   "%icmp_ln59_9 = icmp_ne  i12 %tmp_8, i12 0" [firmware/model_test.cpp:59]   --->   Operation 173 'icmp' 'icmp_ln59_9' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 174 [1/1] (0.74ns)   --->   "%icmp_ln59_10 = icmp_ne  i12 %tmp_9, i12 0" [firmware/model_test.cpp:59]   --->   Operation 174 'icmp' 'icmp_ln59_10' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 175 [1/1] (0.74ns)   --->   "%icmp_ln59_11 = icmp_ne  i12 %tmp_10, i12 0" [firmware/model_test.cpp:59]   --->   Operation 175 'icmp' 'icmp_ln59_11' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 176 [1/1] (0.74ns)   --->   "%icmp_ln59_12 = icmp_ne  i12 %tmp_11, i12 0" [firmware/model_test.cpp:59]   --->   Operation 176 'icmp' 'icmp_ln59_12' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 177 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_4)   --->   "%xor_ln82_4 = xor i1 %icmp_ln82_4, i1 1" [firmware/model_test.cpp:82]   --->   Operation 177 'xor' 'xor_ln82_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 178 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_4 = and i1 %icmp_ln59_5, i1 %xor_ln82_4" [firmware/model_test.cpp:82]   --->   Operation 178 'and' 'and_ln82_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 179 [1/1] (0.27ns)   --->   "%check_bit_5 = select i1 %icmp_ln82_4, i2 2, i2 %check_bit_4" [firmware/model_test.cpp:82]   --->   Operation 179 'select' 'check_bit_5' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 180 [1/1] (0.00ns)   --->   "%zext_ln82_5 = zext i1 %icmp_ln59_6" [firmware/model_test.cpp:82]   --->   Operation 180 'zext' 'zext_ln82_5' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 181 [1/1] (0.43ns)   --->   "%icmp_ln82_5 = icmp_eq  i2 %zext_ln82_5, i2 %check_bit_5" [firmware/model_test.cpp:82]   --->   Operation 181 'icmp' 'icmp_ln82_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 182 [1/1] (0.12ns)   --->   "%or_ln82_2 = or i1 %icmp_ln82_5, i1 %icmp_ln82_4" [firmware/model_test.cpp:82]   --->   Operation 182 'or' 'or_ln82_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 183 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_5)   --->   "%xor_ln82_5 = xor i1 %icmp_ln82_5, i1 1" [firmware/model_test.cpp:82]   --->   Operation 183 'xor' 'xor_ln82_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 184 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_5 = and i1 %icmp_ln59_6, i1 %xor_ln82_5" [firmware/model_test.cpp:82]   --->   Operation 184 'and' 'and_ln82_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 185 [1/1] (0.27ns)   --->   "%check_bit_6 = select i1 %icmp_ln82_5, i2 2, i2 %check_bit_5" [firmware/model_test.cpp:82]   --->   Operation 185 'select' 'check_bit_6' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 186 [1/1] (0.00ns)   --->   "%zext_ln82_6 = zext i1 %icmp_ln59_7" [firmware/model_test.cpp:82]   --->   Operation 186 'zext' 'zext_ln82_6' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 187 [1/1] (0.43ns)   --->   "%icmp_ln82_6 = icmp_eq  i2 %zext_ln82_6, i2 %check_bit_6" [firmware/model_test.cpp:82]   --->   Operation 187 'icmp' 'icmp_ln82_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 188 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_6)   --->   "%xor_ln82_6 = xor i1 %icmp_ln82_6, i1 1" [firmware/model_test.cpp:82]   --->   Operation 188 'xor' 'xor_ln82_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 189 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_6 = and i1 %icmp_ln59_7, i1 %xor_ln82_6" [firmware/model_test.cpp:82]   --->   Operation 189 'and' 'and_ln82_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 190 [1/1] (0.27ns)   --->   "%check_bit_7 = select i1 %icmp_ln82_6, i2 2, i2 %check_bit_6" [firmware/model_test.cpp:82]   --->   Operation 190 'select' 'check_bit_7' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 191 [1/1] (0.00ns)   --->   "%zext_ln82_7 = zext i1 %icmp_ln59_8" [firmware/model_test.cpp:82]   --->   Operation 191 'zext' 'zext_ln82_7' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 192 [1/1] (0.43ns)   --->   "%icmp_ln82_7 = icmp_eq  i2 %zext_ln82_7, i2 %check_bit_7" [firmware/model_test.cpp:82]   --->   Operation 192 'icmp' 'icmp_ln82_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 193 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_7)   --->   "%xor_ln82_7 = xor i1 %icmp_ln82_7, i1 1" [firmware/model_test.cpp:82]   --->   Operation 193 'xor' 'xor_ln82_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 194 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_7 = and i1 %icmp_ln59_8, i1 %xor_ln82_7" [firmware/model_test.cpp:82]   --->   Operation 194 'and' 'and_ln82_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 195 [1/1] (0.27ns)   --->   "%check_bit_8 = select i1 %icmp_ln82_7, i2 2, i2 %check_bit_7" [firmware/model_test.cpp:82]   --->   Operation 195 'select' 'check_bit_8' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 196 [1/1] (0.00ns)   --->   "%zext_ln82_8 = zext i1 %icmp_ln59_9" [firmware/model_test.cpp:82]   --->   Operation 196 'zext' 'zext_ln82_8' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 197 [1/1] (0.43ns)   --->   "%icmp_ln82_8 = icmp_eq  i2 %zext_ln82_8, i2 %check_bit_8" [firmware/model_test.cpp:82]   --->   Operation 197 'icmp' 'icmp_ln82_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 198 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_8)   --->   "%xor_ln82_8 = xor i1 %icmp_ln82_8, i1 1" [firmware/model_test.cpp:82]   --->   Operation 198 'xor' 'xor_ln82_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 199 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_8 = and i1 %icmp_ln59_9, i1 %xor_ln82_8" [firmware/model_test.cpp:82]   --->   Operation 199 'and' 'and_ln82_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 200 [1/1] (0.27ns)   --->   "%check_bit_9 = select i1 %icmp_ln82_8, i2 2, i2 %check_bit_8" [firmware/model_test.cpp:82]   --->   Operation 200 'select' 'check_bit_9' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 201 [1/1] (0.00ns)   --->   "%zext_ln82_9 = zext i1 %icmp_ln59_10" [firmware/model_test.cpp:82]   --->   Operation 201 'zext' 'zext_ln82_9' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 202 [1/1] (0.43ns)   --->   "%icmp_ln82_9 = icmp_eq  i2 %zext_ln82_9, i2 %check_bit_9" [firmware/model_test.cpp:82]   --->   Operation 202 'icmp' 'icmp_ln82_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 203 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_9)   --->   "%xor_ln82_9 = xor i1 %icmp_ln82_9, i1 1" [firmware/model_test.cpp:82]   --->   Operation 203 'xor' 'xor_ln82_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 204 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_9 = and i1 %icmp_ln59_10, i1 %xor_ln82_9" [firmware/model_test.cpp:82]   --->   Operation 204 'and' 'and_ln82_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 205 [1/1] (0.27ns)   --->   "%check_bit_10 = select i1 %icmp_ln82_9, i2 2, i2 %check_bit_9" [firmware/model_test.cpp:82]   --->   Operation 205 'select' 'check_bit_10' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 206 [1/1] (0.00ns)   --->   "%zext_ln82_10 = zext i1 %icmp_ln59_11" [firmware/model_test.cpp:82]   --->   Operation 206 'zext' 'zext_ln82_10' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 207 [1/1] (0.43ns)   --->   "%icmp_ln82_10 = icmp_eq  i2 %zext_ln82_10, i2 %check_bit_10" [firmware/model_test.cpp:82]   --->   Operation 207 'icmp' 'icmp_ln82_10' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 208 [1/1] (0.27ns)   --->   "%check_bit_102 = select i1 %icmp_ln82_101, i2 2, i2 %check_bit_101" [firmware/model_test.cpp:82]   --->   Operation 208 'select' 'check_bit_102' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 209 [1/1] (0.00ns)   --->   "%zext_ln82_102 = zext i1 %and_ln82_4" [firmware/model_test.cpp:82]   --->   Operation 209 'zext' 'zext_ln82_102' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 210 [1/1] (0.43ns)   --->   "%icmp_ln82_102 = icmp_eq  i2 %zext_ln82_102, i2 %check_bit_102" [firmware/model_test.cpp:82]   --->   Operation 210 'icmp' 'icmp_ln82_102' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 211 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_102)   --->   "%xor_ln82_102 = xor i1 %icmp_ln82_102, i1 1" [firmware/model_test.cpp:82]   --->   Operation 211 'xor' 'xor_ln82_102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 212 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_102 = and i1 %and_ln82_4, i1 %xor_ln82_102" [firmware/model_test.cpp:82]   --->   Operation 212 'and' 'and_ln82_102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 213 [1/1] (0.27ns)   --->   "%check_bit_103 = select i1 %icmp_ln82_102, i2 2, i2 %check_bit_102" [firmware/model_test.cpp:82]   --->   Operation 213 'select' 'check_bit_103' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 214 [1/1] (0.00ns)   --->   "%zext_ln82_103 = zext i1 %and_ln82_5" [firmware/model_test.cpp:82]   --->   Operation 214 'zext' 'zext_ln82_103' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 215 [1/1] (0.43ns)   --->   "%icmp_ln82_103 = icmp_eq  i2 %zext_ln82_103, i2 %check_bit_103" [firmware/model_test.cpp:82]   --->   Operation 215 'icmp' 'icmp_ln82_103' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 216 [1/1] (0.12ns)   --->   "%or_ln82_113 = or i1 %icmp_ln82_103, i1 %icmp_ln82_102" [firmware/model_test.cpp:82]   --->   Operation 216 'or' 'or_ln82_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 217 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_103)   --->   "%xor_ln82_103 = xor i1 %icmp_ln82_103, i1 1" [firmware/model_test.cpp:82]   --->   Operation 217 'xor' 'xor_ln82_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 218 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_103 = and i1 %and_ln82_5, i1 %xor_ln82_103" [firmware/model_test.cpp:82]   --->   Operation 218 'and' 'and_ln82_103' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 219 [1/1] (0.27ns)   --->   "%check_bit_104 = select i1 %icmp_ln82_103, i2 2, i2 %check_bit_103" [firmware/model_test.cpp:82]   --->   Operation 219 'select' 'check_bit_104' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 220 [1/1] (0.00ns)   --->   "%zext_ln82_104 = zext i1 %and_ln82_6" [firmware/model_test.cpp:82]   --->   Operation 220 'zext' 'zext_ln82_104' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 221 [1/1] (0.43ns)   --->   "%icmp_ln82_104 = icmp_eq  i2 %zext_ln82_104, i2 %check_bit_104" [firmware/model_test.cpp:82]   --->   Operation 221 'icmp' 'icmp_ln82_104' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 222 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_104)   --->   "%xor_ln82_104 = xor i1 %icmp_ln82_104, i1 1" [firmware/model_test.cpp:82]   --->   Operation 222 'xor' 'xor_ln82_104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 223 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_104 = and i1 %and_ln82_6, i1 %xor_ln82_104" [firmware/model_test.cpp:82]   --->   Operation 223 'and' 'and_ln82_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 224 [1/1] (0.27ns)   --->   "%check_bit_105 = select i1 %icmp_ln82_104, i2 2, i2 %check_bit_104" [firmware/model_test.cpp:82]   --->   Operation 224 'select' 'check_bit_105' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 225 [1/1] (0.00ns)   --->   "%zext_ln82_105 = zext i1 %and_ln82_7" [firmware/model_test.cpp:82]   --->   Operation 225 'zext' 'zext_ln82_105' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 226 [1/1] (0.43ns)   --->   "%icmp_ln82_105 = icmp_eq  i2 %zext_ln82_105, i2 %check_bit_105" [firmware/model_test.cpp:82]   --->   Operation 226 'icmp' 'icmp_ln82_105' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 227 [1/1] (0.12ns)   --->   "%or_ln82_114 = or i1 %icmp_ln82_105, i1 %icmp_ln82_104" [firmware/model_test.cpp:82]   --->   Operation 227 'or' 'or_ln82_114' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 228 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_105)   --->   "%xor_ln82_105 = xor i1 %icmp_ln82_105, i1 1" [firmware/model_test.cpp:82]   --->   Operation 228 'xor' 'xor_ln82_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 229 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_105 = and i1 %and_ln82_7, i1 %xor_ln82_105" [firmware/model_test.cpp:82]   --->   Operation 229 'and' 'and_ln82_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 230 [1/1] (0.27ns)   --->   "%check_bit_106 = select i1 %icmp_ln82_105, i2 2, i2 %check_bit_105" [firmware/model_test.cpp:82]   --->   Operation 230 'select' 'check_bit_106' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 231 [1/1] (0.00ns)   --->   "%zext_ln82_106 = zext i1 %and_ln82_8" [firmware/model_test.cpp:82]   --->   Operation 231 'zext' 'zext_ln82_106' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 232 [1/1] (0.43ns)   --->   "%icmp_ln82_106 = icmp_eq  i2 %zext_ln82_106, i2 %check_bit_106" [firmware/model_test.cpp:82]   --->   Operation 232 'icmp' 'icmp_ln82_106' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 233 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_106)   --->   "%xor_ln82_106 = xor i1 %icmp_ln82_106, i1 1" [firmware/model_test.cpp:82]   --->   Operation 233 'xor' 'xor_ln82_106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 234 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_106 = and i1 %and_ln82_8, i1 %xor_ln82_106" [firmware/model_test.cpp:82]   --->   Operation 234 'and' 'and_ln82_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 235 [1/1] (0.27ns)   --->   "%check_bit_107 = select i1 %icmp_ln82_106, i2 2, i2 %check_bit_106" [firmware/model_test.cpp:82]   --->   Operation 235 'select' 'check_bit_107' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 236 [1/1] (0.00ns)   --->   "%zext_ln82_107 = zext i1 %and_ln82_9" [firmware/model_test.cpp:82]   --->   Operation 236 'zext' 'zext_ln82_107' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 237 [1/1] (0.43ns)   --->   "%icmp_ln82_107 = icmp_eq  i2 %zext_ln82_107, i2 %check_bit_107" [firmware/model_test.cpp:82]   --->   Operation 237 'icmp' 'icmp_ln82_107' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 238 [1/1] (0.00ns) (grouped into LUT with out node check_bit_294)   --->   "%xor_ln82_197 = xor i1 %icmp_ln82_197, i1 1" [firmware/model_test.cpp:82]   --->   Operation 238 'xor' 'xor_ln82_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 239 [1/1] (0.00ns) (grouped into LUT with out node check_bit_294)   --->   "%and_ln82_197 = and i1 %and_ln82_100, i1 %xor_ln82_197" [firmware/model_test.cpp:82]   --->   Operation 239 'and' 'and_ln82_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 240 [1/1] (0.00ns)   --->   "%zext_ln82_198 = zext i1 %and_ln82_101" [firmware/model_test.cpp:82]   --->   Operation 240 'zext' 'zext_ln82_198' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 241 [1/1] (0.43ns)   --->   "%icmp_ln82_198 = icmp_eq  i2 %zext_ln82_198, i2 %check_bit_198" [firmware/model_test.cpp:82]   --->   Operation 241 'icmp' 'icmp_ln82_198' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 242 [1/1] (0.12ns)   --->   "%or_ln82_223 = or i1 %icmp_ln82_198, i1 %icmp_ln82_197" [firmware/model_test.cpp:82]   --->   Operation 242 'or' 'or_ln82_223' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 243 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_198)   --->   "%xor_ln82_198 = xor i1 %icmp_ln82_198, i1 1" [firmware/model_test.cpp:82]   --->   Operation 243 'xor' 'xor_ln82_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 244 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_198 = and i1 %and_ln82_101, i1 %xor_ln82_198" [firmware/model_test.cpp:82]   --->   Operation 244 'and' 'and_ln82_198' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 245 [1/1] (0.27ns)   --->   "%check_bit_199 = select i1 %icmp_ln82_198, i2 2, i2 %check_bit_198" [firmware/model_test.cpp:82]   --->   Operation 245 'select' 'check_bit_199' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 246 [1/1] (0.00ns)   --->   "%zext_ln82_199 = zext i1 %and_ln82_102" [firmware/model_test.cpp:82]   --->   Operation 246 'zext' 'zext_ln82_199' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 247 [1/1] (0.43ns)   --->   "%icmp_ln82_199 = icmp_eq  i2 %zext_ln82_199, i2 %check_bit_199" [firmware/model_test.cpp:82]   --->   Operation 247 'icmp' 'icmp_ln82_199' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 248 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_199)   --->   "%xor_ln82_199 = xor i1 %icmp_ln82_199, i1 1" [firmware/model_test.cpp:82]   --->   Operation 248 'xor' 'xor_ln82_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 249 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_199 = and i1 %and_ln82_102, i1 %xor_ln82_199" [firmware/model_test.cpp:82]   --->   Operation 249 'and' 'and_ln82_199' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 250 [1/1] (0.27ns)   --->   "%check_bit_200 = select i1 %icmp_ln82_199, i2 2, i2 %check_bit_199" [firmware/model_test.cpp:82]   --->   Operation 250 'select' 'check_bit_200' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 251 [1/1] (0.00ns)   --->   "%zext_ln82_200 = zext i1 %and_ln82_103" [firmware/model_test.cpp:82]   --->   Operation 251 'zext' 'zext_ln82_200' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 252 [1/1] (0.43ns)   --->   "%icmp_ln82_200 = icmp_eq  i2 %zext_ln82_200, i2 %check_bit_200" [firmware/model_test.cpp:82]   --->   Operation 252 'icmp' 'icmp_ln82_200' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 253 [1/1] (0.12ns)   --->   "%or_ln82_224 = or i1 %icmp_ln82_200, i1 %icmp_ln82_199" [firmware/model_test.cpp:82]   --->   Operation 253 'or' 'or_ln82_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 254 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_200)   --->   "%xor_ln82_200 = xor i1 %icmp_ln82_200, i1 1" [firmware/model_test.cpp:82]   --->   Operation 254 'xor' 'xor_ln82_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 255 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_200 = and i1 %and_ln82_103, i1 %xor_ln82_200" [firmware/model_test.cpp:82]   --->   Operation 255 'and' 'and_ln82_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 256 [1/1] (0.27ns)   --->   "%check_bit_201 = select i1 %icmp_ln82_200, i2 2, i2 %check_bit_200" [firmware/model_test.cpp:82]   --->   Operation 256 'select' 'check_bit_201' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 257 [1/1] (0.00ns)   --->   "%zext_ln82_201 = zext i1 %and_ln82_104" [firmware/model_test.cpp:82]   --->   Operation 257 'zext' 'zext_ln82_201' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 258 [1/1] (0.43ns)   --->   "%icmp_ln82_201 = icmp_eq  i2 %zext_ln82_201, i2 %check_bit_201" [firmware/model_test.cpp:82]   --->   Operation 258 'icmp' 'icmp_ln82_201' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 259 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_201)   --->   "%xor_ln82_201 = xor i1 %icmp_ln82_201, i1 1" [firmware/model_test.cpp:82]   --->   Operation 259 'xor' 'xor_ln82_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 260 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_201 = and i1 %and_ln82_104, i1 %xor_ln82_201" [firmware/model_test.cpp:82]   --->   Operation 260 'and' 'and_ln82_201' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 261 [1/1] (0.27ns)   --->   "%check_bit_202 = select i1 %icmp_ln82_201, i2 2, i2 %check_bit_201" [firmware/model_test.cpp:82]   --->   Operation 261 'select' 'check_bit_202' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 262 [1/1] (0.00ns)   --->   "%zext_ln82_202 = zext i1 %and_ln82_105" [firmware/model_test.cpp:82]   --->   Operation 262 'zext' 'zext_ln82_202' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 263 [1/1] (0.43ns)   --->   "%icmp_ln82_202 = icmp_eq  i2 %zext_ln82_202, i2 %check_bit_202" [firmware/model_test.cpp:82]   --->   Operation 263 'icmp' 'icmp_ln82_202' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 264 [1/1] (0.12ns)   --->   "%or_ln82_225 = or i1 %icmp_ln82_202, i1 %icmp_ln82_201" [firmware/model_test.cpp:82]   --->   Operation 264 'or' 'or_ln82_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 265 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_202)   --->   "%xor_ln82_202 = xor i1 %icmp_ln82_202, i1 1" [firmware/model_test.cpp:82]   --->   Operation 265 'xor' 'xor_ln82_202' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 266 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_202 = and i1 %and_ln82_105, i1 %xor_ln82_202" [firmware/model_test.cpp:82]   --->   Operation 266 'and' 'and_ln82_202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 267 [1/1] (0.27ns)   --->   "%check_bit_203 = select i1 %icmp_ln82_202, i2 2, i2 %check_bit_202" [firmware/model_test.cpp:82]   --->   Operation 267 'select' 'check_bit_203' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 268 [1/1] (0.00ns)   --->   "%zext_ln82_203 = zext i1 %and_ln82_106" [firmware/model_test.cpp:82]   --->   Operation 268 'zext' 'zext_ln82_203' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 269 [1/1] (0.43ns)   --->   "%icmp_ln82_203 = icmp_eq  i2 %zext_ln82_203, i2 %check_bit_203" [firmware/model_test.cpp:82]   --->   Operation 269 'icmp' 'icmp_ln82_203' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 270 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_203)   --->   "%xor_ln82_203 = xor i1 %icmp_ln82_203, i1 1" [firmware/model_test.cpp:82]   --->   Operation 270 'xor' 'xor_ln82_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 271 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_203 = and i1 %and_ln82_106, i1 %xor_ln82_203" [firmware/model_test.cpp:82]   --->   Operation 271 'and' 'and_ln82_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 272 [1/1] (0.27ns) (out node of the LUT)   --->   "%check_bit_294 = select i1 %and_ln82_197, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 272 'select' 'check_bit_294' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 273 [1/1] (0.00ns)   --->   "%zext_ln82_294 = zext i1 %and_ln82_198" [firmware/model_test.cpp:82]   --->   Operation 273 'zext' 'zext_ln82_294' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 274 [1/1] (0.43ns)   --->   "%icmp_ln82_294 = icmp_eq  i2 %zext_ln82_294, i2 %check_bit_294" [firmware/model_test.cpp:82]   --->   Operation 274 'icmp' 'icmp_ln82_294' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 275 [1/1] (0.00ns) (grouped into LUT with out node check_bit_390)   --->   "%xor_ln82_294 = xor i1 %icmp_ln82_294, i1 1" [firmware/model_test.cpp:82]   --->   Operation 275 'xor' 'xor_ln82_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 276 [1/1] (0.00ns) (grouped into LUT with out node check_bit_390)   --->   "%and_ln82_294 = and i1 %and_ln82_198, i1 %xor_ln82_294" [firmware/model_test.cpp:82]   --->   Operation 276 'and' 'and_ln82_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 277 [1/1] (0.27ns)   --->   "%check_bit_295 = select i1 %icmp_ln82_294, i2 2, i2 %check_bit_294" [firmware/model_test.cpp:82]   --->   Operation 277 'select' 'check_bit_295' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 278 [1/1] (0.00ns)   --->   "%zext_ln82_295 = zext i1 %and_ln82_199" [firmware/model_test.cpp:82]   --->   Operation 278 'zext' 'zext_ln82_295' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 279 [1/1] (0.43ns)   --->   "%icmp_ln82_295 = icmp_eq  i2 %zext_ln82_295, i2 %check_bit_295" [firmware/model_test.cpp:82]   --->   Operation 279 'icmp' 'icmp_ln82_295' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 280 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_295)   --->   "%xor_ln82_295 = xor i1 %icmp_ln82_295, i1 1" [firmware/model_test.cpp:82]   --->   Operation 280 'xor' 'xor_ln82_295' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 281 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_295 = and i1 %and_ln82_199, i1 %xor_ln82_295" [firmware/model_test.cpp:82]   --->   Operation 281 'and' 'and_ln82_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 282 [1/1] (0.27ns)   --->   "%check_bit_296 = select i1 %icmp_ln82_295, i2 2, i2 %check_bit_295" [firmware/model_test.cpp:82]   --->   Operation 282 'select' 'check_bit_296' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 283 [1/1] (0.00ns)   --->   "%zext_ln82_296 = zext i1 %and_ln82_200" [firmware/model_test.cpp:82]   --->   Operation 283 'zext' 'zext_ln82_296' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 284 [1/1] (0.43ns)   --->   "%icmp_ln82_296 = icmp_eq  i2 %zext_ln82_296, i2 %check_bit_296" [firmware/model_test.cpp:82]   --->   Operation 284 'icmp' 'icmp_ln82_296' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 285 [1/1] (0.12ns)   --->   "%or_ln82_334 = or i1 %icmp_ln82_296, i1 %icmp_ln82_295" [firmware/model_test.cpp:82]   --->   Operation 285 'or' 'or_ln82_334' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 286 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_296)   --->   "%xor_ln82_296 = xor i1 %icmp_ln82_296, i1 1" [firmware/model_test.cpp:82]   --->   Operation 286 'xor' 'xor_ln82_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 287 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_296 = and i1 %and_ln82_200, i1 %xor_ln82_296" [firmware/model_test.cpp:82]   --->   Operation 287 'and' 'and_ln82_296' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 288 [1/1] (0.27ns)   --->   "%check_bit_297 = select i1 %icmp_ln82_296, i2 2, i2 %check_bit_296" [firmware/model_test.cpp:82]   --->   Operation 288 'select' 'check_bit_297' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 289 [1/1] (0.00ns)   --->   "%zext_ln82_297 = zext i1 %and_ln82_201" [firmware/model_test.cpp:82]   --->   Operation 289 'zext' 'zext_ln82_297' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 290 [1/1] (0.43ns)   --->   "%icmp_ln82_297 = icmp_eq  i2 %zext_ln82_297, i2 %check_bit_297" [firmware/model_test.cpp:82]   --->   Operation 290 'icmp' 'icmp_ln82_297' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 291 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_297)   --->   "%xor_ln82_297 = xor i1 %icmp_ln82_297, i1 1" [firmware/model_test.cpp:82]   --->   Operation 291 'xor' 'xor_ln82_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 292 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_297 = and i1 %and_ln82_201, i1 %xor_ln82_297" [firmware/model_test.cpp:82]   --->   Operation 292 'and' 'and_ln82_297' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 293 [1/1] (0.27ns)   --->   "%check_bit_298 = select i1 %icmp_ln82_297, i2 2, i2 %check_bit_297" [firmware/model_test.cpp:82]   --->   Operation 293 'select' 'check_bit_298' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 294 [1/1] (0.00ns)   --->   "%zext_ln82_298 = zext i1 %and_ln82_202" [firmware/model_test.cpp:82]   --->   Operation 294 'zext' 'zext_ln82_298' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 295 [1/1] (0.43ns)   --->   "%icmp_ln82_298 = icmp_eq  i2 %zext_ln82_298, i2 %check_bit_298" [firmware/model_test.cpp:82]   --->   Operation 295 'icmp' 'icmp_ln82_298' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 296 [1/1] (0.12ns)   --->   "%or_ln82_335 = or i1 %icmp_ln82_298, i1 %icmp_ln82_297" [firmware/model_test.cpp:82]   --->   Operation 296 'or' 'or_ln82_335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 297 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_298)   --->   "%xor_ln82_298 = xor i1 %icmp_ln82_298, i1 1" [firmware/model_test.cpp:82]   --->   Operation 297 'xor' 'xor_ln82_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 298 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_298 = and i1 %and_ln82_202, i1 %xor_ln82_298" [firmware/model_test.cpp:82]   --->   Operation 298 'and' 'and_ln82_298' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 299 [1/1] (0.27ns)   --->   "%check_bit_299 = select i1 %icmp_ln82_298, i2 2, i2 %check_bit_298" [firmware/model_test.cpp:82]   --->   Operation 299 'select' 'check_bit_299' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 300 [1/1] (0.27ns) (out node of the LUT)   --->   "%check_bit_390 = select i1 %and_ln82_294, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 300 'select' 'check_bit_390' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 301 [1/1] (0.00ns)   --->   "%zext_ln82_390 = zext i1 %and_ln82_295" [firmware/model_test.cpp:82]   --->   Operation 301 'zext' 'zext_ln82_390' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 302 [1/1] (0.43ns)   --->   "%icmp_ln82_390 = icmp_eq  i2 %zext_ln82_390, i2 %check_bit_390" [firmware/model_test.cpp:82]   --->   Operation 302 'icmp' 'icmp_ln82_390' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 303 [1/1] (0.00ns) (grouped into LUT with out node check_bit_485)   --->   "%xor_ln82_390 = xor i1 %icmp_ln82_390, i1 1" [firmware/model_test.cpp:82]   --->   Operation 303 'xor' 'xor_ln82_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 304 [1/1] (0.00ns) (grouped into LUT with out node check_bit_485)   --->   "%and_ln82_390 = and i1 %and_ln82_295, i1 %xor_ln82_390" [firmware/model_test.cpp:82]   --->   Operation 304 'and' 'and_ln82_390' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 305 [1/1] (0.27ns)   --->   "%check_bit_391 = select i1 %icmp_ln82_390, i2 2, i2 %check_bit_390" [firmware/model_test.cpp:82]   --->   Operation 305 'select' 'check_bit_391' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 306 [1/1] (0.00ns)   --->   "%zext_ln82_391 = zext i1 %and_ln82_296" [firmware/model_test.cpp:82]   --->   Operation 306 'zext' 'zext_ln82_391' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 307 [1/1] (0.43ns)   --->   "%icmp_ln82_391 = icmp_eq  i2 %zext_ln82_391, i2 %check_bit_391" [firmware/model_test.cpp:82]   --->   Operation 307 'icmp' 'icmp_ln82_391' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 308 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_391)   --->   "%xor_ln82_391 = xor i1 %icmp_ln82_391, i1 1" [firmware/model_test.cpp:82]   --->   Operation 308 'xor' 'xor_ln82_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 309 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_391 = and i1 %and_ln82_296, i1 %xor_ln82_391" [firmware/model_test.cpp:82]   --->   Operation 309 'and' 'and_ln82_391' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 310 [1/1] (0.27ns)   --->   "%check_bit_392 = select i1 %icmp_ln82_391, i2 2, i2 %check_bit_391" [firmware/model_test.cpp:82]   --->   Operation 310 'select' 'check_bit_392' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 311 [1/1] (0.00ns)   --->   "%zext_ln82_392 = zext i1 %and_ln82_297" [firmware/model_test.cpp:82]   --->   Operation 311 'zext' 'zext_ln82_392' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 312 [1/1] (0.43ns)   --->   "%icmp_ln82_392 = icmp_eq  i2 %zext_ln82_392, i2 %check_bit_392" [firmware/model_test.cpp:82]   --->   Operation 312 'icmp' 'icmp_ln82_392' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 313 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_392)   --->   "%xor_ln82_392 = xor i1 %icmp_ln82_392, i1 1" [firmware/model_test.cpp:82]   --->   Operation 313 'xor' 'xor_ln82_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 314 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_392 = and i1 %and_ln82_297, i1 %xor_ln82_392" [firmware/model_test.cpp:82]   --->   Operation 314 'and' 'and_ln82_392' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 315 [1/1] (0.27ns)   --->   "%check_bit_393 = select i1 %icmp_ln82_392, i2 2, i2 %check_bit_392" [firmware/model_test.cpp:82]   --->   Operation 315 'select' 'check_bit_393' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 316 [1/1] (0.27ns) (out node of the LUT)   --->   "%check_bit_485 = select i1 %and_ln82_390, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 316 'select' 'check_bit_485' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 317 [1/1] (0.00ns)   --->   "%zext_ln82_485 = zext i1 %and_ln82_391" [firmware/model_test.cpp:82]   --->   Operation 317 'zext' 'zext_ln82_485' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 318 [1/1] (0.43ns)   --->   "%icmp_ln82_485 = icmp_eq  i2 %zext_ln82_485, i2 %check_bit_485" [firmware/model_test.cpp:82]   --->   Operation 318 'icmp' 'icmp_ln82_485' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 319 [1/1] (0.27ns)   --->   "%check_bit_486 = select i1 %icmp_ln82_485, i2 2, i2 %check_bit_485" [firmware/model_test.cpp:82]   --->   Operation 319 'select' 'check_bit_486' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 4.28>
ST_3 : Operation 320 [1/1] (0.74ns)   --->   "%icmp_ln59_13 = icmp_ne  i12 %tmp_12, i12 0" [firmware/model_test.cpp:59]   --->   Operation 320 'icmp' 'icmp_ln59_13' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 321 [1/1] (0.74ns)   --->   "%icmp_ln59_14 = icmp_ne  i12 %tmp_13, i12 0" [firmware/model_test.cpp:59]   --->   Operation 321 'icmp' 'icmp_ln59_14' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 322 [1/1] (0.74ns)   --->   "%icmp_ln59_15 = icmp_ne  i12 %tmp_14, i12 0" [firmware/model_test.cpp:59]   --->   Operation 322 'icmp' 'icmp_ln59_15' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 323 [1/1] (0.74ns)   --->   "%icmp_ln59_16 = icmp_ne  i12 %tmp_15, i12 0" [firmware/model_test.cpp:59]   --->   Operation 323 'icmp' 'icmp_ln59_16' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 324 [1/1] (0.74ns)   --->   "%icmp_ln59_17 = icmp_ne  i12 %tmp_16, i12 0" [firmware/model_test.cpp:59]   --->   Operation 324 'icmp' 'icmp_ln59_17' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 325 [1/1] (0.74ns)   --->   "%icmp_ln59_18 = icmp_ne  i12 %tmp_17, i12 0" [firmware/model_test.cpp:59]   --->   Operation 325 'icmp' 'icmp_ln59_18' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 326 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_10)   --->   "%xor_ln82_10 = xor i1 %icmp_ln82_10, i1 1" [firmware/model_test.cpp:82]   --->   Operation 326 'xor' 'xor_ln82_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 327 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_10 = and i1 %icmp_ln59_11, i1 %xor_ln82_10" [firmware/model_test.cpp:82]   --->   Operation 327 'and' 'and_ln82_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 328 [1/1] (0.27ns)   --->   "%check_bit_11 = select i1 %icmp_ln82_10, i2 2, i2 %check_bit_10" [firmware/model_test.cpp:82]   --->   Operation 328 'select' 'check_bit_11' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 329 [1/1] (0.00ns)   --->   "%zext_ln82_11 = zext i1 %icmp_ln59_12" [firmware/model_test.cpp:82]   --->   Operation 329 'zext' 'zext_ln82_11' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 330 [1/1] (0.43ns)   --->   "%icmp_ln82_11 = icmp_eq  i2 %zext_ln82_11, i2 %check_bit_11" [firmware/model_test.cpp:82]   --->   Operation 330 'icmp' 'icmp_ln82_11' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 331 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_11)   --->   "%xor_ln82_11 = xor i1 %icmp_ln82_11, i1 1" [firmware/model_test.cpp:82]   --->   Operation 331 'xor' 'xor_ln82_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 332 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_11 = and i1 %icmp_ln59_12, i1 %xor_ln82_11" [firmware/model_test.cpp:82]   --->   Operation 332 'and' 'and_ln82_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 333 [1/1] (0.27ns)   --->   "%check_bit_12 = select i1 %icmp_ln82_11, i2 2, i2 %check_bit_11" [firmware/model_test.cpp:82]   --->   Operation 333 'select' 'check_bit_12' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 334 [1/1] (0.00ns)   --->   "%zext_ln82_12 = zext i1 %icmp_ln59_13" [firmware/model_test.cpp:82]   --->   Operation 334 'zext' 'zext_ln82_12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 335 [1/1] (0.43ns)   --->   "%icmp_ln82_12 = icmp_eq  i2 %zext_ln82_12, i2 %check_bit_12" [firmware/model_test.cpp:82]   --->   Operation 335 'icmp' 'icmp_ln82_12' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 336 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_12)   --->   "%xor_ln82_12 = xor i1 %icmp_ln82_12, i1 1" [firmware/model_test.cpp:82]   --->   Operation 336 'xor' 'xor_ln82_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 337 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_12 = and i1 %icmp_ln59_13, i1 %xor_ln82_12" [firmware/model_test.cpp:82]   --->   Operation 337 'and' 'and_ln82_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 338 [1/1] (0.27ns)   --->   "%check_bit_13 = select i1 %icmp_ln82_12, i2 2, i2 %check_bit_12" [firmware/model_test.cpp:82]   --->   Operation 338 'select' 'check_bit_13' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 339 [1/1] (0.00ns)   --->   "%zext_ln82_13 = zext i1 %icmp_ln59_14" [firmware/model_test.cpp:82]   --->   Operation 339 'zext' 'zext_ln82_13' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 340 [1/1] (0.43ns)   --->   "%icmp_ln82_13 = icmp_eq  i2 %zext_ln82_13, i2 %check_bit_13" [firmware/model_test.cpp:82]   --->   Operation 340 'icmp' 'icmp_ln82_13' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 341 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_13)   --->   "%xor_ln82_13 = xor i1 %icmp_ln82_13, i1 1" [firmware/model_test.cpp:82]   --->   Operation 341 'xor' 'xor_ln82_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 342 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_13 = and i1 %icmp_ln59_14, i1 %xor_ln82_13" [firmware/model_test.cpp:82]   --->   Operation 342 'and' 'and_ln82_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 343 [1/1] (0.27ns)   --->   "%check_bit_14 = select i1 %icmp_ln82_13, i2 2, i2 %check_bit_13" [firmware/model_test.cpp:82]   --->   Operation 343 'select' 'check_bit_14' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 344 [1/1] (0.00ns)   --->   "%zext_ln82_14 = zext i1 %icmp_ln59_15" [firmware/model_test.cpp:82]   --->   Operation 344 'zext' 'zext_ln82_14' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 345 [1/1] (0.43ns)   --->   "%icmp_ln82_14 = icmp_eq  i2 %zext_ln82_14, i2 %check_bit_14" [firmware/model_test.cpp:82]   --->   Operation 345 'icmp' 'icmp_ln82_14' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 346 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_14)   --->   "%xor_ln82_14 = xor i1 %icmp_ln82_14, i1 1" [firmware/model_test.cpp:82]   --->   Operation 346 'xor' 'xor_ln82_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 347 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_14 = and i1 %icmp_ln59_15, i1 %xor_ln82_14" [firmware/model_test.cpp:82]   --->   Operation 347 'and' 'and_ln82_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 348 [1/1] (0.27ns)   --->   "%check_bit_15 = select i1 %icmp_ln82_14, i2 2, i2 %check_bit_14" [firmware/model_test.cpp:82]   --->   Operation 348 'select' 'check_bit_15' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 349 [1/1] (0.00ns)   --->   "%zext_ln82_15 = zext i1 %icmp_ln59_16" [firmware/model_test.cpp:82]   --->   Operation 349 'zext' 'zext_ln82_15' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 350 [1/1] (0.43ns)   --->   "%icmp_ln82_15 = icmp_eq  i2 %zext_ln82_15, i2 %check_bit_15" [firmware/model_test.cpp:82]   --->   Operation 350 'icmp' 'icmp_ln82_15' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 351 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_15)   --->   "%xor_ln82_15 = xor i1 %icmp_ln82_15, i1 1" [firmware/model_test.cpp:82]   --->   Operation 351 'xor' 'xor_ln82_15' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 352 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_15 = and i1 %icmp_ln59_16, i1 %xor_ln82_15" [firmware/model_test.cpp:82]   --->   Operation 352 'and' 'and_ln82_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 353 [1/1] (0.27ns)   --->   "%check_bit_16 = select i1 %icmp_ln82_15, i2 2, i2 %check_bit_15" [firmware/model_test.cpp:82]   --->   Operation 353 'select' 'check_bit_16' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 354 [1/1] (0.00ns)   --->   "%zext_ln82_16 = zext i1 %icmp_ln59_17" [firmware/model_test.cpp:82]   --->   Operation 354 'zext' 'zext_ln82_16' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 355 [1/1] (0.43ns)   --->   "%icmp_ln82_16 = icmp_eq  i2 %zext_ln82_16, i2 %check_bit_16" [firmware/model_test.cpp:82]   --->   Operation 355 'icmp' 'icmp_ln82_16' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 356 [1/1] (0.12ns)   --->   "%or_ln82_115 = or i1 %icmp_ln82_107, i1 %icmp_ln82_106" [firmware/model_test.cpp:82]   --->   Operation 356 'or' 'or_ln82_115' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 357 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_107)   --->   "%xor_ln82_107 = xor i1 %icmp_ln82_107, i1 1" [firmware/model_test.cpp:82]   --->   Operation 357 'xor' 'xor_ln82_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 358 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_107 = and i1 %and_ln82_9, i1 %xor_ln82_107" [firmware/model_test.cpp:82]   --->   Operation 358 'and' 'and_ln82_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 359 [1/1] (0.27ns)   --->   "%check_bit_108 = select i1 %icmp_ln82_107, i2 2, i2 %check_bit_107" [firmware/model_test.cpp:82]   --->   Operation 359 'select' 'check_bit_108' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 360 [1/1] (0.00ns)   --->   "%zext_ln82_108 = zext i1 %and_ln82_10" [firmware/model_test.cpp:82]   --->   Operation 360 'zext' 'zext_ln82_108' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 361 [1/1] (0.43ns)   --->   "%icmp_ln82_108 = icmp_eq  i2 %zext_ln82_108, i2 %check_bit_108" [firmware/model_test.cpp:82]   --->   Operation 361 'icmp' 'icmp_ln82_108' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 362 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_108)   --->   "%xor_ln82_108 = xor i1 %icmp_ln82_108, i1 1" [firmware/model_test.cpp:82]   --->   Operation 362 'xor' 'xor_ln82_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 363 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_108 = and i1 %and_ln82_10, i1 %xor_ln82_108" [firmware/model_test.cpp:82]   --->   Operation 363 'and' 'and_ln82_108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 364 [1/1] (0.27ns)   --->   "%check_bit_109 = select i1 %icmp_ln82_108, i2 2, i2 %check_bit_108" [firmware/model_test.cpp:82]   --->   Operation 364 'select' 'check_bit_109' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 365 [1/1] (0.00ns)   --->   "%zext_ln82_109 = zext i1 %and_ln82_11" [firmware/model_test.cpp:82]   --->   Operation 365 'zext' 'zext_ln82_109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 366 [1/1] (0.43ns)   --->   "%icmp_ln82_109 = icmp_eq  i2 %zext_ln82_109, i2 %check_bit_109" [firmware/model_test.cpp:82]   --->   Operation 366 'icmp' 'icmp_ln82_109' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 367 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_109)   --->   "%xor_ln82_109 = xor i1 %icmp_ln82_109, i1 1" [firmware/model_test.cpp:82]   --->   Operation 367 'xor' 'xor_ln82_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 368 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_109 = and i1 %and_ln82_11, i1 %xor_ln82_109" [firmware/model_test.cpp:82]   --->   Operation 368 'and' 'and_ln82_109' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 369 [1/1] (0.27ns)   --->   "%check_bit_110 = select i1 %icmp_ln82_109, i2 2, i2 %check_bit_109" [firmware/model_test.cpp:82]   --->   Operation 369 'select' 'check_bit_110' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 370 [1/1] (0.00ns)   --->   "%zext_ln82_110 = zext i1 %and_ln82_12" [firmware/model_test.cpp:82]   --->   Operation 370 'zext' 'zext_ln82_110' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 371 [1/1] (0.43ns)   --->   "%icmp_ln82_110 = icmp_eq  i2 %zext_ln82_110, i2 %check_bit_110" [firmware/model_test.cpp:82]   --->   Operation 371 'icmp' 'icmp_ln82_110' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 372 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_110)   --->   "%xor_ln82_110 = xor i1 %icmp_ln82_110, i1 1" [firmware/model_test.cpp:82]   --->   Operation 372 'xor' 'xor_ln82_110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 373 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_110 = and i1 %and_ln82_12, i1 %xor_ln82_110" [firmware/model_test.cpp:82]   --->   Operation 373 'and' 'and_ln82_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 374 [1/1] (0.27ns)   --->   "%check_bit_111 = select i1 %icmp_ln82_110, i2 2, i2 %check_bit_110" [firmware/model_test.cpp:82]   --->   Operation 374 'select' 'check_bit_111' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 375 [1/1] (0.00ns)   --->   "%zext_ln82_111 = zext i1 %and_ln82_13" [firmware/model_test.cpp:82]   --->   Operation 375 'zext' 'zext_ln82_111' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 376 [1/1] (0.43ns)   --->   "%icmp_ln82_111 = icmp_eq  i2 %zext_ln82_111, i2 %check_bit_111" [firmware/model_test.cpp:82]   --->   Operation 376 'icmp' 'icmp_ln82_111' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 377 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_111)   --->   "%xor_ln82_111 = xor i1 %icmp_ln82_111, i1 1" [firmware/model_test.cpp:82]   --->   Operation 377 'xor' 'xor_ln82_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 378 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_111 = and i1 %and_ln82_13, i1 %xor_ln82_111" [firmware/model_test.cpp:82]   --->   Operation 378 'and' 'and_ln82_111' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 379 [1/1] (0.27ns)   --->   "%check_bit_112 = select i1 %icmp_ln82_111, i2 2, i2 %check_bit_111" [firmware/model_test.cpp:82]   --->   Operation 379 'select' 'check_bit_112' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 380 [1/1] (0.00ns)   --->   "%zext_ln82_112 = zext i1 %and_ln82_14" [firmware/model_test.cpp:82]   --->   Operation 380 'zext' 'zext_ln82_112' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 381 [1/1] (0.43ns)   --->   "%icmp_ln82_112 = icmp_eq  i2 %zext_ln82_112, i2 %check_bit_112" [firmware/model_test.cpp:82]   --->   Operation 381 'icmp' 'icmp_ln82_112' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 382 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_112)   --->   "%xor_ln82_112 = xor i1 %icmp_ln82_112, i1 1" [firmware/model_test.cpp:82]   --->   Operation 382 'xor' 'xor_ln82_112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 383 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_112 = and i1 %and_ln82_14, i1 %xor_ln82_112" [firmware/model_test.cpp:82]   --->   Operation 383 'and' 'and_ln82_112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 384 [1/1] (0.27ns)   --->   "%check_bit_113 = select i1 %icmp_ln82_112, i2 2, i2 %check_bit_112" [firmware/model_test.cpp:82]   --->   Operation 384 'select' 'check_bit_113' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 385 [1/1] (0.00ns)   --->   "%zext_ln82_113 = zext i1 %and_ln82_15" [firmware/model_test.cpp:82]   --->   Operation 385 'zext' 'zext_ln82_113' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 386 [1/1] (0.43ns)   --->   "%icmp_ln82_113 = icmp_eq  i2 %zext_ln82_113, i2 %check_bit_113" [firmware/model_test.cpp:82]   --->   Operation 386 'icmp' 'icmp_ln82_113' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 387 [1/1] (0.27ns)   --->   "%check_bit_204 = select i1 %icmp_ln82_203, i2 2, i2 %check_bit_203" [firmware/model_test.cpp:82]   --->   Operation 387 'select' 'check_bit_204' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 388 [1/1] (0.00ns)   --->   "%zext_ln82_204 = zext i1 %and_ln82_107" [firmware/model_test.cpp:82]   --->   Operation 388 'zext' 'zext_ln82_204' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 389 [1/1] (0.43ns)   --->   "%icmp_ln82_204 = icmp_eq  i2 %zext_ln82_204, i2 %check_bit_204" [firmware/model_test.cpp:82]   --->   Operation 389 'icmp' 'icmp_ln82_204' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 390 [1/1] (0.12ns)   --->   "%or_ln82_226 = or i1 %icmp_ln82_204, i1 %icmp_ln82_203" [firmware/model_test.cpp:82]   --->   Operation 390 'or' 'or_ln82_226' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 391 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_204)   --->   "%xor_ln82_204 = xor i1 %icmp_ln82_204, i1 1" [firmware/model_test.cpp:82]   --->   Operation 391 'xor' 'xor_ln82_204' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 392 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_204 = and i1 %and_ln82_107, i1 %xor_ln82_204" [firmware/model_test.cpp:82]   --->   Operation 392 'and' 'and_ln82_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 393 [1/1] (0.27ns)   --->   "%check_bit_205 = select i1 %icmp_ln82_204, i2 2, i2 %check_bit_204" [firmware/model_test.cpp:82]   --->   Operation 393 'select' 'check_bit_205' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 394 [1/1] (0.00ns)   --->   "%zext_ln82_205 = zext i1 %and_ln82_108" [firmware/model_test.cpp:82]   --->   Operation 394 'zext' 'zext_ln82_205' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 395 [1/1] (0.43ns)   --->   "%icmp_ln82_205 = icmp_eq  i2 %zext_ln82_205, i2 %check_bit_205" [firmware/model_test.cpp:82]   --->   Operation 395 'icmp' 'icmp_ln82_205' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 396 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_205)   --->   "%xor_ln82_205 = xor i1 %icmp_ln82_205, i1 1" [firmware/model_test.cpp:82]   --->   Operation 396 'xor' 'xor_ln82_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 397 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_205 = and i1 %and_ln82_108, i1 %xor_ln82_205" [firmware/model_test.cpp:82]   --->   Operation 397 'and' 'and_ln82_205' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 398 [1/1] (0.27ns)   --->   "%check_bit_206 = select i1 %icmp_ln82_205, i2 2, i2 %check_bit_205" [firmware/model_test.cpp:82]   --->   Operation 398 'select' 'check_bit_206' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 399 [1/1] (0.00ns)   --->   "%zext_ln82_206 = zext i1 %and_ln82_109" [firmware/model_test.cpp:82]   --->   Operation 399 'zext' 'zext_ln82_206' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 400 [1/1] (0.43ns)   --->   "%icmp_ln82_206 = icmp_eq  i2 %zext_ln82_206, i2 %check_bit_206" [firmware/model_test.cpp:82]   --->   Operation 400 'icmp' 'icmp_ln82_206' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 401 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_206)   --->   "%xor_ln82_206 = xor i1 %icmp_ln82_206, i1 1" [firmware/model_test.cpp:82]   --->   Operation 401 'xor' 'xor_ln82_206' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 402 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_206 = and i1 %and_ln82_109, i1 %xor_ln82_206" [firmware/model_test.cpp:82]   --->   Operation 402 'and' 'and_ln82_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 403 [1/1] (0.27ns)   --->   "%check_bit_207 = select i1 %icmp_ln82_206, i2 2, i2 %check_bit_206" [firmware/model_test.cpp:82]   --->   Operation 403 'select' 'check_bit_207' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 404 [1/1] (0.00ns)   --->   "%zext_ln82_207 = zext i1 %and_ln82_110" [firmware/model_test.cpp:82]   --->   Operation 404 'zext' 'zext_ln82_207' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 405 [1/1] (0.43ns)   --->   "%icmp_ln82_207 = icmp_eq  i2 %zext_ln82_207, i2 %check_bit_207" [firmware/model_test.cpp:82]   --->   Operation 405 'icmp' 'icmp_ln82_207' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 406 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_207)   --->   "%xor_ln82_207 = xor i1 %icmp_ln82_207, i1 1" [firmware/model_test.cpp:82]   --->   Operation 406 'xor' 'xor_ln82_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 407 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_207 = and i1 %and_ln82_110, i1 %xor_ln82_207" [firmware/model_test.cpp:82]   --->   Operation 407 'and' 'and_ln82_207' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 408 [1/1] (0.27ns)   --->   "%check_bit_208 = select i1 %icmp_ln82_207, i2 2, i2 %check_bit_207" [firmware/model_test.cpp:82]   --->   Operation 408 'select' 'check_bit_208' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 409 [1/1] (0.00ns)   --->   "%zext_ln82_208 = zext i1 %and_ln82_111" [firmware/model_test.cpp:82]   --->   Operation 409 'zext' 'zext_ln82_208' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 410 [1/1] (0.43ns)   --->   "%icmp_ln82_208 = icmp_eq  i2 %zext_ln82_208, i2 %check_bit_208" [firmware/model_test.cpp:82]   --->   Operation 410 'icmp' 'icmp_ln82_208' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 411 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_208)   --->   "%xor_ln82_208 = xor i1 %icmp_ln82_208, i1 1" [firmware/model_test.cpp:82]   --->   Operation 411 'xor' 'xor_ln82_208' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 412 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_208 = and i1 %and_ln82_111, i1 %xor_ln82_208" [firmware/model_test.cpp:82]   --->   Operation 412 'and' 'and_ln82_208' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 413 [1/1] (0.27ns)   --->   "%check_bit_209 = select i1 %icmp_ln82_208, i2 2, i2 %check_bit_208" [firmware/model_test.cpp:82]   --->   Operation 413 'select' 'check_bit_209' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 414 [1/1] (0.00ns)   --->   "%zext_ln82_209 = zext i1 %and_ln82_112" [firmware/model_test.cpp:82]   --->   Operation 414 'zext' 'zext_ln82_209' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 415 [1/1] (0.43ns)   --->   "%icmp_ln82_209 = icmp_eq  i2 %zext_ln82_209, i2 %check_bit_209" [firmware/model_test.cpp:82]   --->   Operation 415 'icmp' 'icmp_ln82_209' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 416 [1/1] (0.00ns)   --->   "%zext_ln82_299 = zext i1 %and_ln82_203" [firmware/model_test.cpp:82]   --->   Operation 416 'zext' 'zext_ln82_299' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 417 [1/1] (0.43ns)   --->   "%icmp_ln82_299 = icmp_eq  i2 %zext_ln82_299, i2 %check_bit_299" [firmware/model_test.cpp:82]   --->   Operation 417 'icmp' 'icmp_ln82_299' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 418 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_299)   --->   "%xor_ln82_299 = xor i1 %icmp_ln82_299, i1 1" [firmware/model_test.cpp:82]   --->   Operation 418 'xor' 'xor_ln82_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 419 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_299 = and i1 %and_ln82_203, i1 %xor_ln82_299" [firmware/model_test.cpp:82]   --->   Operation 419 'and' 'and_ln82_299' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 420 [1/1] (0.27ns)   --->   "%check_bit_300 = select i1 %icmp_ln82_299, i2 2, i2 %check_bit_299" [firmware/model_test.cpp:82]   --->   Operation 420 'select' 'check_bit_300' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 421 [1/1] (0.00ns)   --->   "%zext_ln82_300 = zext i1 %and_ln82_204" [firmware/model_test.cpp:82]   --->   Operation 421 'zext' 'zext_ln82_300' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 422 [1/1] (0.43ns)   --->   "%icmp_ln82_300 = icmp_eq  i2 %zext_ln82_300, i2 %check_bit_300" [firmware/model_test.cpp:82]   --->   Operation 422 'icmp' 'icmp_ln82_300' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 423 [1/1] (0.12ns)   --->   "%or_ln82_336 = or i1 %icmp_ln82_300, i1 %icmp_ln82_299" [firmware/model_test.cpp:82]   --->   Operation 423 'or' 'or_ln82_336' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 424 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_300)   --->   "%xor_ln82_300 = xor i1 %icmp_ln82_300, i1 1" [firmware/model_test.cpp:82]   --->   Operation 424 'xor' 'xor_ln82_300' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 425 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_300 = and i1 %and_ln82_204, i1 %xor_ln82_300" [firmware/model_test.cpp:82]   --->   Operation 425 'and' 'and_ln82_300' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 426 [1/1] (0.27ns)   --->   "%check_bit_301 = select i1 %icmp_ln82_300, i2 2, i2 %check_bit_300" [firmware/model_test.cpp:82]   --->   Operation 426 'select' 'check_bit_301' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 427 [1/1] (0.00ns)   --->   "%zext_ln82_301 = zext i1 %and_ln82_205" [firmware/model_test.cpp:82]   --->   Operation 427 'zext' 'zext_ln82_301' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 428 [1/1] (0.43ns)   --->   "%icmp_ln82_301 = icmp_eq  i2 %zext_ln82_301, i2 %check_bit_301" [firmware/model_test.cpp:82]   --->   Operation 428 'icmp' 'icmp_ln82_301' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 429 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_301)   --->   "%xor_ln82_301 = xor i1 %icmp_ln82_301, i1 1" [firmware/model_test.cpp:82]   --->   Operation 429 'xor' 'xor_ln82_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 430 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_301 = and i1 %and_ln82_205, i1 %xor_ln82_301" [firmware/model_test.cpp:82]   --->   Operation 430 'and' 'and_ln82_301' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 431 [1/1] (0.27ns)   --->   "%check_bit_302 = select i1 %icmp_ln82_301, i2 2, i2 %check_bit_301" [firmware/model_test.cpp:82]   --->   Operation 431 'select' 'check_bit_302' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 432 [1/1] (0.00ns)   --->   "%zext_ln82_302 = zext i1 %and_ln82_206" [firmware/model_test.cpp:82]   --->   Operation 432 'zext' 'zext_ln82_302' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 433 [1/1] (0.43ns)   --->   "%icmp_ln82_302 = icmp_eq  i2 %zext_ln82_302, i2 %check_bit_302" [firmware/model_test.cpp:82]   --->   Operation 433 'icmp' 'icmp_ln82_302' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 434 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_302)   --->   "%xor_ln82_302 = xor i1 %icmp_ln82_302, i1 1" [firmware/model_test.cpp:82]   --->   Operation 434 'xor' 'xor_ln82_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 435 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_302 = and i1 %and_ln82_206, i1 %xor_ln82_302" [firmware/model_test.cpp:82]   --->   Operation 435 'and' 'and_ln82_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 436 [1/1] (0.27ns)   --->   "%check_bit_303 = select i1 %icmp_ln82_302, i2 2, i2 %check_bit_302" [firmware/model_test.cpp:82]   --->   Operation 436 'select' 'check_bit_303' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 437 [1/1] (0.00ns)   --->   "%zext_ln82_303 = zext i1 %and_ln82_207" [firmware/model_test.cpp:82]   --->   Operation 437 'zext' 'zext_ln82_303' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 438 [1/1] (0.43ns)   --->   "%icmp_ln82_303 = icmp_eq  i2 %zext_ln82_303, i2 %check_bit_303" [firmware/model_test.cpp:82]   --->   Operation 438 'icmp' 'icmp_ln82_303' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 439 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_303)   --->   "%xor_ln82_303 = xor i1 %icmp_ln82_303, i1 1" [firmware/model_test.cpp:82]   --->   Operation 439 'xor' 'xor_ln82_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 440 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_303 = and i1 %and_ln82_207, i1 %xor_ln82_303" [firmware/model_test.cpp:82]   --->   Operation 440 'and' 'and_ln82_303' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 441 [1/1] (0.27ns)   --->   "%check_bit_304 = select i1 %icmp_ln82_303, i2 2, i2 %check_bit_303" [firmware/model_test.cpp:82]   --->   Operation 441 'select' 'check_bit_304' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 442 [1/1] (0.00ns)   --->   "%zext_ln82_304 = zext i1 %and_ln82_208" [firmware/model_test.cpp:82]   --->   Operation 442 'zext' 'zext_ln82_304' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 443 [1/1] (0.43ns)   --->   "%icmp_ln82_304 = icmp_eq  i2 %zext_ln82_304, i2 %check_bit_304" [firmware/model_test.cpp:82]   --->   Operation 443 'icmp' 'icmp_ln82_304' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 444 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_304)   --->   "%xor_ln82_304 = xor i1 %icmp_ln82_304, i1 1" [firmware/model_test.cpp:82]   --->   Operation 444 'xor' 'xor_ln82_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 445 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_304 = and i1 %and_ln82_208, i1 %xor_ln82_304" [firmware/model_test.cpp:82]   --->   Operation 445 'and' 'and_ln82_304' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 446 [1/1] (0.00ns)   --->   "%zext_ln82_393 = zext i1 %and_ln82_298" [firmware/model_test.cpp:82]   --->   Operation 446 'zext' 'zext_ln82_393' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 447 [1/1] (0.43ns)   --->   "%icmp_ln82_393 = icmp_eq  i2 %zext_ln82_393, i2 %check_bit_393" [firmware/model_test.cpp:82]   --->   Operation 447 'icmp' 'icmp_ln82_393' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 448 [1/1] (0.12ns)   --->   "%or_ln82_445 = or i1 %icmp_ln82_393, i1 %icmp_ln82_392" [firmware/model_test.cpp:82]   --->   Operation 448 'or' 'or_ln82_445' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 449 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_393)   --->   "%xor_ln82_393 = xor i1 %icmp_ln82_393, i1 1" [firmware/model_test.cpp:82]   --->   Operation 449 'xor' 'xor_ln82_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 450 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_393 = and i1 %and_ln82_298, i1 %xor_ln82_393" [firmware/model_test.cpp:82]   --->   Operation 450 'and' 'and_ln82_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 451 [1/1] (0.27ns)   --->   "%check_bit_394 = select i1 %icmp_ln82_393, i2 2, i2 %check_bit_393" [firmware/model_test.cpp:82]   --->   Operation 451 'select' 'check_bit_394' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 452 [1/1] (0.00ns)   --->   "%zext_ln82_394 = zext i1 %and_ln82_299" [firmware/model_test.cpp:82]   --->   Operation 452 'zext' 'zext_ln82_394' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 453 [1/1] (0.43ns)   --->   "%icmp_ln82_394 = icmp_eq  i2 %zext_ln82_394, i2 %check_bit_394" [firmware/model_test.cpp:82]   --->   Operation 453 'icmp' 'icmp_ln82_394' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 454 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_394)   --->   "%xor_ln82_394 = xor i1 %icmp_ln82_394, i1 1" [firmware/model_test.cpp:82]   --->   Operation 454 'xor' 'xor_ln82_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 455 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_394 = and i1 %and_ln82_299, i1 %xor_ln82_394" [firmware/model_test.cpp:82]   --->   Operation 455 'and' 'and_ln82_394' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 456 [1/1] (0.27ns)   --->   "%check_bit_395 = select i1 %icmp_ln82_394, i2 2, i2 %check_bit_394" [firmware/model_test.cpp:82]   --->   Operation 456 'select' 'check_bit_395' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 457 [1/1] (0.00ns)   --->   "%zext_ln82_395 = zext i1 %and_ln82_300" [firmware/model_test.cpp:82]   --->   Operation 457 'zext' 'zext_ln82_395' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 458 [1/1] (0.43ns)   --->   "%icmp_ln82_395 = icmp_eq  i2 %zext_ln82_395, i2 %check_bit_395" [firmware/model_test.cpp:82]   --->   Operation 458 'icmp' 'icmp_ln82_395' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 459 [1/1] (0.12ns)   --->   "%or_ln82_446 = or i1 %icmp_ln82_395, i1 %icmp_ln82_394" [firmware/model_test.cpp:82]   --->   Operation 459 'or' 'or_ln82_446' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 460 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_395)   --->   "%xor_ln82_395 = xor i1 %icmp_ln82_395, i1 1" [firmware/model_test.cpp:82]   --->   Operation 460 'xor' 'xor_ln82_395' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 461 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_395 = and i1 %and_ln82_300, i1 %xor_ln82_395" [firmware/model_test.cpp:82]   --->   Operation 461 'and' 'and_ln82_395' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 462 [1/1] (0.27ns)   --->   "%check_bit_396 = select i1 %icmp_ln82_395, i2 2, i2 %check_bit_395" [firmware/model_test.cpp:82]   --->   Operation 462 'select' 'check_bit_396' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 463 [1/1] (0.00ns)   --->   "%zext_ln82_396 = zext i1 %and_ln82_301" [firmware/model_test.cpp:82]   --->   Operation 463 'zext' 'zext_ln82_396' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 464 [1/1] (0.43ns)   --->   "%icmp_ln82_396 = icmp_eq  i2 %zext_ln82_396, i2 %check_bit_396" [firmware/model_test.cpp:82]   --->   Operation 464 'icmp' 'icmp_ln82_396' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 465 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_396)   --->   "%xor_ln82_396 = xor i1 %icmp_ln82_396, i1 1" [firmware/model_test.cpp:82]   --->   Operation 465 'xor' 'xor_ln82_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 466 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_396 = and i1 %and_ln82_301, i1 %xor_ln82_396" [firmware/model_test.cpp:82]   --->   Operation 466 'and' 'and_ln82_396' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 467 [1/1] (0.27ns)   --->   "%check_bit_397 = select i1 %icmp_ln82_396, i2 2, i2 %check_bit_396" [firmware/model_test.cpp:82]   --->   Operation 467 'select' 'check_bit_397' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 468 [1/1] (0.00ns)   --->   "%zext_ln82_397 = zext i1 %and_ln82_302" [firmware/model_test.cpp:82]   --->   Operation 468 'zext' 'zext_ln82_397' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 469 [1/1] (0.43ns)   --->   "%icmp_ln82_397 = icmp_eq  i2 %zext_ln82_397, i2 %check_bit_397" [firmware/model_test.cpp:82]   --->   Operation 469 'icmp' 'icmp_ln82_397' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 470 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_397)   --->   "%xor_ln82_397 = xor i1 %icmp_ln82_397, i1 1" [firmware/model_test.cpp:82]   --->   Operation 470 'xor' 'xor_ln82_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 471 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_397 = and i1 %and_ln82_302, i1 %xor_ln82_397" [firmware/model_test.cpp:82]   --->   Operation 471 'and' 'and_ln82_397' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 472 [1/1] (0.27ns)   --->   "%check_bit_398 = select i1 %icmp_ln82_397, i2 2, i2 %check_bit_397" [firmware/model_test.cpp:82]   --->   Operation 472 'select' 'check_bit_398' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 473 [1/1] (0.00ns)   --->   "%zext_ln82_398 = zext i1 %and_ln82_303" [firmware/model_test.cpp:82]   --->   Operation 473 'zext' 'zext_ln82_398' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 474 [1/1] (0.43ns)   --->   "%icmp_ln82_398 = icmp_eq  i2 %zext_ln82_398, i2 %check_bit_398" [firmware/model_test.cpp:82]   --->   Operation 474 'icmp' 'icmp_ln82_398' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 475 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_398)   --->   "%xor_ln82_398 = xor i1 %icmp_ln82_398, i1 1" [firmware/model_test.cpp:82]   --->   Operation 475 'xor' 'xor_ln82_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 476 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_398 = and i1 %and_ln82_303, i1 %xor_ln82_398" [firmware/model_test.cpp:82]   --->   Operation 476 'and' 'and_ln82_398' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 477 [1/1] (0.27ns)   --->   "%check_bit_399 = select i1 %icmp_ln82_398, i2 2, i2 %check_bit_398" [firmware/model_test.cpp:82]   --->   Operation 477 'select' 'check_bit_399' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 478 [1/1] (0.00ns) (grouped into LUT with out node check_bit_579)   --->   "%xor_ln82_485 = xor i1 %icmp_ln82_485, i1 1" [firmware/model_test.cpp:82]   --->   Operation 478 'xor' 'xor_ln82_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 479 [1/1] (0.00ns) (grouped into LUT with out node check_bit_579)   --->   "%and_ln82_485 = and i1 %and_ln82_391, i1 %xor_ln82_485" [firmware/model_test.cpp:82]   --->   Operation 479 'and' 'and_ln82_485' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 480 [1/1] (0.00ns)   --->   "%zext_ln82_486 = zext i1 %and_ln82_392" [firmware/model_test.cpp:82]   --->   Operation 480 'zext' 'zext_ln82_486' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 481 [1/1] (0.43ns)   --->   "%icmp_ln82_486 = icmp_eq  i2 %zext_ln82_486, i2 %check_bit_486" [firmware/model_test.cpp:82]   --->   Operation 481 'icmp' 'icmp_ln82_486' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 482 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_486)   --->   "%xor_ln82_486 = xor i1 %icmp_ln82_486, i1 1" [firmware/model_test.cpp:82]   --->   Operation 482 'xor' 'xor_ln82_486' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 483 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_486 = and i1 %and_ln82_392, i1 %xor_ln82_486" [firmware/model_test.cpp:82]   --->   Operation 483 'and' 'and_ln82_486' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 484 [1/1] (0.27ns)   --->   "%check_bit_487 = select i1 %icmp_ln82_486, i2 2, i2 %check_bit_486" [firmware/model_test.cpp:82]   --->   Operation 484 'select' 'check_bit_487' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 485 [1/1] (0.00ns)   --->   "%zext_ln82_487 = zext i1 %and_ln82_393" [firmware/model_test.cpp:82]   --->   Operation 485 'zext' 'zext_ln82_487' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 486 [1/1] (0.43ns)   --->   "%icmp_ln82_487 = icmp_eq  i2 %zext_ln82_487, i2 %check_bit_487" [firmware/model_test.cpp:82]   --->   Operation 486 'icmp' 'icmp_ln82_487' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 487 [1/1] (0.12ns)   --->   "%or_ln82_554 = or i1 %icmp_ln82_487, i1 %icmp_ln82_486" [firmware/model_test.cpp:82]   --->   Operation 487 'or' 'or_ln82_554' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 488 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_487)   --->   "%xor_ln82_487 = xor i1 %icmp_ln82_487, i1 1" [firmware/model_test.cpp:82]   --->   Operation 488 'xor' 'xor_ln82_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 489 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_487 = and i1 %and_ln82_393, i1 %xor_ln82_487" [firmware/model_test.cpp:82]   --->   Operation 489 'and' 'and_ln82_487' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 490 [1/1] (0.27ns)   --->   "%check_bit_488 = select i1 %icmp_ln82_487, i2 2, i2 %check_bit_487" [firmware/model_test.cpp:82]   --->   Operation 490 'select' 'check_bit_488' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 491 [1/1] (0.00ns)   --->   "%zext_ln82_488 = zext i1 %and_ln82_394" [firmware/model_test.cpp:82]   --->   Operation 491 'zext' 'zext_ln82_488' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 492 [1/1] (0.43ns)   --->   "%icmp_ln82_488 = icmp_eq  i2 %zext_ln82_488, i2 %check_bit_488" [firmware/model_test.cpp:82]   --->   Operation 492 'icmp' 'icmp_ln82_488' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 493 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_488)   --->   "%xor_ln82_488 = xor i1 %icmp_ln82_488, i1 1" [firmware/model_test.cpp:82]   --->   Operation 493 'xor' 'xor_ln82_488' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 494 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_488 = and i1 %and_ln82_394, i1 %xor_ln82_488" [firmware/model_test.cpp:82]   --->   Operation 494 'and' 'and_ln82_488' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 495 [1/1] (0.27ns)   --->   "%check_bit_489 = select i1 %icmp_ln82_488, i2 2, i2 %check_bit_488" [firmware/model_test.cpp:82]   --->   Operation 495 'select' 'check_bit_489' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 496 [1/1] (0.00ns)   --->   "%zext_ln82_489 = zext i1 %and_ln82_395" [firmware/model_test.cpp:82]   --->   Operation 496 'zext' 'zext_ln82_489' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 497 [1/1] (0.43ns)   --->   "%icmp_ln82_489 = icmp_eq  i2 %zext_ln82_489, i2 %check_bit_489" [firmware/model_test.cpp:82]   --->   Operation 497 'icmp' 'icmp_ln82_489' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 498 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_489)   --->   "%xor_ln82_489 = xor i1 %icmp_ln82_489, i1 1" [firmware/model_test.cpp:82]   --->   Operation 498 'xor' 'xor_ln82_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 499 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_489 = and i1 %and_ln82_395, i1 %xor_ln82_489" [firmware/model_test.cpp:82]   --->   Operation 499 'and' 'and_ln82_489' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 500 [1/1] (0.27ns)   --->   "%check_bit_490 = select i1 %icmp_ln82_489, i2 2, i2 %check_bit_489" [firmware/model_test.cpp:82]   --->   Operation 500 'select' 'check_bit_490' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 501 [1/1] (0.00ns)   --->   "%zext_ln82_490 = zext i1 %and_ln82_396" [firmware/model_test.cpp:82]   --->   Operation 501 'zext' 'zext_ln82_490' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 502 [1/1] (0.43ns)   --->   "%icmp_ln82_490 = icmp_eq  i2 %zext_ln82_490, i2 %check_bit_490" [firmware/model_test.cpp:82]   --->   Operation 502 'icmp' 'icmp_ln82_490' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 503 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_490)   --->   "%xor_ln82_490 = xor i1 %icmp_ln82_490, i1 1" [firmware/model_test.cpp:82]   --->   Operation 503 'xor' 'xor_ln82_490' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 504 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_490 = and i1 %and_ln82_396, i1 %xor_ln82_490" [firmware/model_test.cpp:82]   --->   Operation 504 'and' 'and_ln82_490' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 505 [1/1] (0.27ns)   --->   "%check_bit_491 = select i1 %icmp_ln82_490, i2 2, i2 %check_bit_490" [firmware/model_test.cpp:82]   --->   Operation 505 'select' 'check_bit_491' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 506 [1/1] (0.00ns)   --->   "%zext_ln82_491 = zext i1 %and_ln82_397" [firmware/model_test.cpp:82]   --->   Operation 506 'zext' 'zext_ln82_491' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 507 [1/1] (0.43ns)   --->   "%icmp_ln82_491 = icmp_eq  i2 %zext_ln82_491, i2 %check_bit_491" [firmware/model_test.cpp:82]   --->   Operation 507 'icmp' 'icmp_ln82_491' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 508 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_491)   --->   "%xor_ln82_491 = xor i1 %icmp_ln82_491, i1 1" [firmware/model_test.cpp:82]   --->   Operation 508 'xor' 'xor_ln82_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 509 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_491 = and i1 %and_ln82_397, i1 %xor_ln82_491" [firmware/model_test.cpp:82]   --->   Operation 509 'and' 'and_ln82_491' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 510 [1/1] (0.27ns)   --->   "%check_bit_492 = select i1 %icmp_ln82_491, i2 2, i2 %check_bit_491" [firmware/model_test.cpp:82]   --->   Operation 510 'select' 'check_bit_492' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 511 [1/1] (0.27ns) (out node of the LUT)   --->   "%check_bit_579 = select i1 %and_ln82_485, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 511 'select' 'check_bit_579' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 512 [1/1] (0.00ns)   --->   "%zext_ln82_579 = zext i1 %and_ln82_486" [firmware/model_test.cpp:82]   --->   Operation 512 'zext' 'zext_ln82_579' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 513 [1/1] (0.43ns)   --->   "%icmp_ln82_579 = icmp_eq  i2 %zext_ln82_579, i2 %check_bit_579" [firmware/model_test.cpp:82]   --->   Operation 513 'icmp' 'icmp_ln82_579' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 514 [1/1] (0.00ns) (grouped into LUT with out node check_bit_672)   --->   "%xor_ln82_579 = xor i1 %icmp_ln82_579, i1 1" [firmware/model_test.cpp:82]   --->   Operation 514 'xor' 'xor_ln82_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 515 [1/1] (0.00ns) (grouped into LUT with out node check_bit_672)   --->   "%and_ln82_579 = and i1 %and_ln82_486, i1 %xor_ln82_579" [firmware/model_test.cpp:82]   --->   Operation 515 'and' 'and_ln82_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 516 [1/1] (0.27ns)   --->   "%check_bit_580 = select i1 %icmp_ln82_579, i2 2, i2 %check_bit_579" [firmware/model_test.cpp:82]   --->   Operation 516 'select' 'check_bit_580' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 517 [1/1] (0.00ns)   --->   "%zext_ln82_580 = zext i1 %and_ln82_487" [firmware/model_test.cpp:82]   --->   Operation 517 'zext' 'zext_ln82_580' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 518 [1/1] (0.43ns)   --->   "%icmp_ln82_580 = icmp_eq  i2 %zext_ln82_580, i2 %check_bit_580" [firmware/model_test.cpp:82]   --->   Operation 518 'icmp' 'icmp_ln82_580' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 519 [1/1] (0.12ns)   --->   "%or_ln82_663 = or i1 %icmp_ln82_580, i1 %icmp_ln82_579" [firmware/model_test.cpp:82]   --->   Operation 519 'or' 'or_ln82_663' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 520 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_580)   --->   "%xor_ln82_580 = xor i1 %icmp_ln82_580, i1 1" [firmware/model_test.cpp:82]   --->   Operation 520 'xor' 'xor_ln82_580' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 521 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_580 = and i1 %and_ln82_487, i1 %xor_ln82_580" [firmware/model_test.cpp:82]   --->   Operation 521 'and' 'and_ln82_580' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 522 [1/1] (0.27ns)   --->   "%check_bit_581 = select i1 %icmp_ln82_580, i2 2, i2 %check_bit_580" [firmware/model_test.cpp:82]   --->   Operation 522 'select' 'check_bit_581' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 523 [1/1] (0.00ns)   --->   "%zext_ln82_581 = zext i1 %and_ln82_488" [firmware/model_test.cpp:82]   --->   Operation 523 'zext' 'zext_ln82_581' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 524 [1/1] (0.43ns)   --->   "%icmp_ln82_581 = icmp_eq  i2 %zext_ln82_581, i2 %check_bit_581" [firmware/model_test.cpp:82]   --->   Operation 524 'icmp' 'icmp_ln82_581' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 525 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_581)   --->   "%xor_ln82_581 = xor i1 %icmp_ln82_581, i1 1" [firmware/model_test.cpp:82]   --->   Operation 525 'xor' 'xor_ln82_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 526 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_581 = and i1 %and_ln82_488, i1 %xor_ln82_581" [firmware/model_test.cpp:82]   --->   Operation 526 'and' 'and_ln82_581' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 527 [1/1] (0.27ns)   --->   "%check_bit_582 = select i1 %icmp_ln82_581, i2 2, i2 %check_bit_581" [firmware/model_test.cpp:82]   --->   Operation 527 'select' 'check_bit_582' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 528 [1/1] (0.00ns)   --->   "%zext_ln82_582 = zext i1 %and_ln82_489" [firmware/model_test.cpp:82]   --->   Operation 528 'zext' 'zext_ln82_582' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 529 [1/1] (0.43ns)   --->   "%icmp_ln82_582 = icmp_eq  i2 %zext_ln82_582, i2 %check_bit_582" [firmware/model_test.cpp:82]   --->   Operation 529 'icmp' 'icmp_ln82_582' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 530 [1/1] (0.12ns)   --->   "%or_ln82_664 = or i1 %icmp_ln82_582, i1 %icmp_ln82_581" [firmware/model_test.cpp:82]   --->   Operation 530 'or' 'or_ln82_664' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 531 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_582)   --->   "%xor_ln82_582 = xor i1 %icmp_ln82_582, i1 1" [firmware/model_test.cpp:82]   --->   Operation 531 'xor' 'xor_ln82_582' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 532 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_582 = and i1 %and_ln82_489, i1 %xor_ln82_582" [firmware/model_test.cpp:82]   --->   Operation 532 'and' 'and_ln82_582' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 533 [1/1] (0.27ns)   --->   "%check_bit_583 = select i1 %icmp_ln82_582, i2 2, i2 %check_bit_582" [firmware/model_test.cpp:82]   --->   Operation 533 'select' 'check_bit_583' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 534 [1/1] (0.00ns)   --->   "%zext_ln82_583 = zext i1 %and_ln82_490" [firmware/model_test.cpp:82]   --->   Operation 534 'zext' 'zext_ln82_583' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 535 [1/1] (0.43ns)   --->   "%icmp_ln82_583 = icmp_eq  i2 %zext_ln82_583, i2 %check_bit_583" [firmware/model_test.cpp:82]   --->   Operation 535 'icmp' 'icmp_ln82_583' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 536 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_583)   --->   "%xor_ln82_583 = xor i1 %icmp_ln82_583, i1 1" [firmware/model_test.cpp:82]   --->   Operation 536 'xor' 'xor_ln82_583' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 537 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_583 = and i1 %and_ln82_490, i1 %xor_ln82_583" [firmware/model_test.cpp:82]   --->   Operation 537 'and' 'and_ln82_583' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 538 [1/1] (0.27ns)   --->   "%check_bit_584 = select i1 %icmp_ln82_583, i2 2, i2 %check_bit_583" [firmware/model_test.cpp:82]   --->   Operation 538 'select' 'check_bit_584' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 539 [1/1] (0.27ns) (out node of the LUT)   --->   "%check_bit_672 = select i1 %and_ln82_579, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 539 'select' 'check_bit_672' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 540 [1/1] (0.00ns)   --->   "%zext_ln82_672 = zext i1 %and_ln82_580" [firmware/model_test.cpp:82]   --->   Operation 540 'zext' 'zext_ln82_672' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 541 [1/1] (0.43ns)   --->   "%icmp_ln82_672 = icmp_eq  i2 %zext_ln82_672, i2 %check_bit_672" [firmware/model_test.cpp:82]   --->   Operation 541 'icmp' 'icmp_ln82_672' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 542 [1/1] (0.00ns) (grouped into LUT with out node check_bit_764)   --->   "%xor_ln82_672 = xor i1 %icmp_ln82_672, i1 1" [firmware/model_test.cpp:82]   --->   Operation 542 'xor' 'xor_ln82_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 543 [1/1] (0.00ns) (grouped into LUT with out node check_bit_764)   --->   "%and_ln82_672 = and i1 %and_ln82_580, i1 %xor_ln82_672" [firmware/model_test.cpp:82]   --->   Operation 543 'and' 'and_ln82_672' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 544 [1/1] (0.27ns)   --->   "%check_bit_673 = select i1 %icmp_ln82_672, i2 2, i2 %check_bit_672" [firmware/model_test.cpp:82]   --->   Operation 544 'select' 'check_bit_673' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 545 [1/1] (0.00ns)   --->   "%zext_ln82_673 = zext i1 %and_ln82_581" [firmware/model_test.cpp:82]   --->   Operation 545 'zext' 'zext_ln82_673' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 546 [1/1] (0.43ns)   --->   "%icmp_ln82_673 = icmp_eq  i2 %zext_ln82_673, i2 %check_bit_673" [firmware/model_test.cpp:82]   --->   Operation 546 'icmp' 'icmp_ln82_673' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 547 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_673)   --->   "%xor_ln82_673 = xor i1 %icmp_ln82_673, i1 1" [firmware/model_test.cpp:82]   --->   Operation 547 'xor' 'xor_ln82_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 548 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_673 = and i1 %and_ln82_581, i1 %xor_ln82_673" [firmware/model_test.cpp:82]   --->   Operation 548 'and' 'and_ln82_673' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 549 [1/1] (0.27ns)   --->   "%check_bit_674 = select i1 %icmp_ln82_673, i2 2, i2 %check_bit_673" [firmware/model_test.cpp:82]   --->   Operation 549 'select' 'check_bit_674' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 550 [1/1] (0.00ns)   --->   "%zext_ln82_674 = zext i1 %and_ln82_582" [firmware/model_test.cpp:82]   --->   Operation 550 'zext' 'zext_ln82_674' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 551 [1/1] (0.43ns)   --->   "%icmp_ln82_674 = icmp_eq  i2 %zext_ln82_674, i2 %check_bit_674" [firmware/model_test.cpp:82]   --->   Operation 551 'icmp' 'icmp_ln82_674' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 552 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_674)   --->   "%xor_ln82_674 = xor i1 %icmp_ln82_674, i1 1" [firmware/model_test.cpp:82]   --->   Operation 552 'xor' 'xor_ln82_674' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 553 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_674 = and i1 %and_ln82_582, i1 %xor_ln82_674" [firmware/model_test.cpp:82]   --->   Operation 553 'and' 'and_ln82_674' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 554 [1/1] (0.27ns)   --->   "%check_bit_675 = select i1 %icmp_ln82_674, i2 2, i2 %check_bit_674" [firmware/model_test.cpp:82]   --->   Operation 554 'select' 'check_bit_675' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 555 [1/1] (0.27ns) (out node of the LUT)   --->   "%check_bit_764 = select i1 %and_ln82_672, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 555 'select' 'check_bit_764' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 556 [1/1] (0.00ns)   --->   "%zext_ln82_764 = zext i1 %and_ln82_673" [firmware/model_test.cpp:82]   --->   Operation 556 'zext' 'zext_ln82_764' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 557 [1/1] (0.43ns)   --->   "%icmp_ln82_764 = icmp_eq  i2 %zext_ln82_764, i2 %check_bit_764" [firmware/model_test.cpp:82]   --->   Operation 557 'icmp' 'icmp_ln82_764' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 558 [1/1] (0.27ns)   --->   "%check_bit_765 = select i1 %icmp_ln82_764, i2 2, i2 %check_bit_764" [firmware/model_test.cpp:82]   --->   Operation 558 'select' 'check_bit_765' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 559 [1/1] (0.00ns)   --->   "%zext_ln82_765 = zext i1 %and_ln82_674" [firmware/model_test.cpp:82]   --->   Operation 559 'zext' 'zext_ln82_765' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 560 [1/1] (0.43ns)   --->   "%icmp_ln82_765 = icmp_eq  i2 %zext_ln82_765, i2 %check_bit_765" [firmware/model_test.cpp:82]   --->   Operation 560 'icmp' 'icmp_ln82_765' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.28>
ST_4 : Operation 561 [1/1] (0.74ns)   --->   "%icmp_ln59_19 = icmp_ne  i12 %tmp_18, i12 0" [firmware/model_test.cpp:59]   --->   Operation 561 'icmp' 'icmp_ln59_19' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 562 [1/1] (0.74ns)   --->   "%icmp_ln59_20 = icmp_ne  i12 %tmp_19, i12 0" [firmware/model_test.cpp:59]   --->   Operation 562 'icmp' 'icmp_ln59_20' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 563 [1/1] (0.74ns)   --->   "%icmp_ln59_21 = icmp_ne  i12 %tmp_20, i12 0" [firmware/model_test.cpp:59]   --->   Operation 563 'icmp' 'icmp_ln59_21' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 564 [1/1] (0.74ns)   --->   "%icmp_ln59_22 = icmp_ne  i12 %tmp_21, i12 0" [firmware/model_test.cpp:59]   --->   Operation 564 'icmp' 'icmp_ln59_22' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 565 [1/1] (0.74ns)   --->   "%icmp_ln59_23 = icmp_ne  i12 %tmp_22, i12 0" [firmware/model_test.cpp:59]   --->   Operation 565 'icmp' 'icmp_ln59_23' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 566 [1/1] (0.74ns)   --->   "%icmp_ln59_24 = icmp_ne  i12 %tmp_23, i12 0" [firmware/model_test.cpp:59]   --->   Operation 566 'icmp' 'icmp_ln59_24' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 567 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_16)   --->   "%xor_ln82_16 = xor i1 %icmp_ln82_16, i1 1" [firmware/model_test.cpp:82]   --->   Operation 567 'xor' 'xor_ln82_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 568 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_16 = and i1 %icmp_ln59_17, i1 %xor_ln82_16" [firmware/model_test.cpp:82]   --->   Operation 568 'and' 'and_ln82_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 569 [1/1] (0.27ns)   --->   "%check_bit_17 = select i1 %icmp_ln82_16, i2 2, i2 %check_bit_16" [firmware/model_test.cpp:82]   --->   Operation 569 'select' 'check_bit_17' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 570 [1/1] (0.00ns)   --->   "%zext_ln82_17 = zext i1 %icmp_ln59_18" [firmware/model_test.cpp:82]   --->   Operation 570 'zext' 'zext_ln82_17' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 571 [1/1] (0.43ns)   --->   "%icmp_ln82_17 = icmp_eq  i2 %zext_ln82_17, i2 %check_bit_17" [firmware/model_test.cpp:82]   --->   Operation 571 'icmp' 'icmp_ln82_17' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 572 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_17)   --->   "%xor_ln82_17 = xor i1 %icmp_ln82_17, i1 1" [firmware/model_test.cpp:82]   --->   Operation 572 'xor' 'xor_ln82_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 573 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_17 = and i1 %icmp_ln59_18, i1 %xor_ln82_17" [firmware/model_test.cpp:82]   --->   Operation 573 'and' 'and_ln82_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 574 [1/1] (0.27ns)   --->   "%check_bit_18 = select i1 %icmp_ln82_17, i2 2, i2 %check_bit_17" [firmware/model_test.cpp:82]   --->   Operation 574 'select' 'check_bit_18' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 575 [1/1] (0.00ns)   --->   "%zext_ln82_18 = zext i1 %icmp_ln59_19" [firmware/model_test.cpp:82]   --->   Operation 575 'zext' 'zext_ln82_18' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 576 [1/1] (0.43ns)   --->   "%icmp_ln82_18 = icmp_eq  i2 %zext_ln82_18, i2 %check_bit_18" [firmware/model_test.cpp:82]   --->   Operation 576 'icmp' 'icmp_ln82_18' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 577 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_18)   --->   "%xor_ln82_18 = xor i1 %icmp_ln82_18, i1 1" [firmware/model_test.cpp:82]   --->   Operation 577 'xor' 'xor_ln82_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 578 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_18 = and i1 %icmp_ln59_19, i1 %xor_ln82_18" [firmware/model_test.cpp:82]   --->   Operation 578 'and' 'and_ln82_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 579 [1/1] (0.27ns)   --->   "%check_bit_19 = select i1 %icmp_ln82_18, i2 2, i2 %check_bit_18" [firmware/model_test.cpp:82]   --->   Operation 579 'select' 'check_bit_19' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 580 [1/1] (0.00ns)   --->   "%zext_ln82_19 = zext i1 %icmp_ln59_20" [firmware/model_test.cpp:82]   --->   Operation 580 'zext' 'zext_ln82_19' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 581 [1/1] (0.43ns)   --->   "%icmp_ln82_19 = icmp_eq  i2 %zext_ln82_19, i2 %check_bit_19" [firmware/model_test.cpp:82]   --->   Operation 581 'icmp' 'icmp_ln82_19' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 582 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_19)   --->   "%xor_ln82_19 = xor i1 %icmp_ln82_19, i1 1" [firmware/model_test.cpp:82]   --->   Operation 582 'xor' 'xor_ln82_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 583 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_19 = and i1 %icmp_ln59_20, i1 %xor_ln82_19" [firmware/model_test.cpp:82]   --->   Operation 583 'and' 'and_ln82_19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 584 [1/1] (0.27ns)   --->   "%check_bit_20 = select i1 %icmp_ln82_19, i2 2, i2 %check_bit_19" [firmware/model_test.cpp:82]   --->   Operation 584 'select' 'check_bit_20' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 585 [1/1] (0.00ns)   --->   "%zext_ln82_20 = zext i1 %icmp_ln59_21" [firmware/model_test.cpp:82]   --->   Operation 585 'zext' 'zext_ln82_20' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 586 [1/1] (0.43ns)   --->   "%icmp_ln82_20 = icmp_eq  i2 %zext_ln82_20, i2 %check_bit_20" [firmware/model_test.cpp:82]   --->   Operation 586 'icmp' 'icmp_ln82_20' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 587 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_20)   --->   "%xor_ln82_20 = xor i1 %icmp_ln82_20, i1 1" [firmware/model_test.cpp:82]   --->   Operation 587 'xor' 'xor_ln82_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 588 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_20 = and i1 %icmp_ln59_21, i1 %xor_ln82_20" [firmware/model_test.cpp:82]   --->   Operation 588 'and' 'and_ln82_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 589 [1/1] (0.27ns)   --->   "%check_bit_21 = select i1 %icmp_ln82_20, i2 2, i2 %check_bit_20" [firmware/model_test.cpp:82]   --->   Operation 589 'select' 'check_bit_21' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 590 [1/1] (0.00ns)   --->   "%zext_ln82_21 = zext i1 %icmp_ln59_22" [firmware/model_test.cpp:82]   --->   Operation 590 'zext' 'zext_ln82_21' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 591 [1/1] (0.43ns)   --->   "%icmp_ln82_21 = icmp_eq  i2 %zext_ln82_21, i2 %check_bit_21" [firmware/model_test.cpp:82]   --->   Operation 591 'icmp' 'icmp_ln82_21' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 592 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_21)   --->   "%xor_ln82_21 = xor i1 %icmp_ln82_21, i1 1" [firmware/model_test.cpp:82]   --->   Operation 592 'xor' 'xor_ln82_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 593 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_21 = and i1 %icmp_ln59_22, i1 %xor_ln82_21" [firmware/model_test.cpp:82]   --->   Operation 593 'and' 'and_ln82_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 594 [1/1] (0.27ns)   --->   "%check_bit_22 = select i1 %icmp_ln82_21, i2 2, i2 %check_bit_21" [firmware/model_test.cpp:82]   --->   Operation 594 'select' 'check_bit_22' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 595 [1/1] (0.00ns)   --->   "%zext_ln82_22 = zext i1 %icmp_ln59_23" [firmware/model_test.cpp:82]   --->   Operation 595 'zext' 'zext_ln82_22' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 596 [1/1] (0.43ns)   --->   "%icmp_ln82_22 = icmp_eq  i2 %zext_ln82_22, i2 %check_bit_22" [firmware/model_test.cpp:82]   --->   Operation 596 'icmp' 'icmp_ln82_22' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 597 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_113)   --->   "%xor_ln82_113 = xor i1 %icmp_ln82_113, i1 1" [firmware/model_test.cpp:82]   --->   Operation 597 'xor' 'xor_ln82_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 598 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_113 = and i1 %and_ln82_15, i1 %xor_ln82_113" [firmware/model_test.cpp:82]   --->   Operation 598 'and' 'and_ln82_113' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 599 [1/1] (0.27ns)   --->   "%check_bit_114 = select i1 %icmp_ln82_113, i2 2, i2 %check_bit_113" [firmware/model_test.cpp:82]   --->   Operation 599 'select' 'check_bit_114' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 600 [1/1] (0.00ns)   --->   "%zext_ln82_114 = zext i1 %and_ln82_16" [firmware/model_test.cpp:82]   --->   Operation 600 'zext' 'zext_ln82_114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 601 [1/1] (0.43ns)   --->   "%icmp_ln82_114 = icmp_eq  i2 %zext_ln82_114, i2 %check_bit_114" [firmware/model_test.cpp:82]   --->   Operation 601 'icmp' 'icmp_ln82_114' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 602 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_114)   --->   "%xor_ln82_114 = xor i1 %icmp_ln82_114, i1 1" [firmware/model_test.cpp:82]   --->   Operation 602 'xor' 'xor_ln82_114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 603 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_114 = and i1 %and_ln82_16, i1 %xor_ln82_114" [firmware/model_test.cpp:82]   --->   Operation 603 'and' 'and_ln82_114' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 604 [1/1] (0.27ns)   --->   "%check_bit_115 = select i1 %icmp_ln82_114, i2 2, i2 %check_bit_114" [firmware/model_test.cpp:82]   --->   Operation 604 'select' 'check_bit_115' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 605 [1/1] (0.00ns)   --->   "%zext_ln82_115 = zext i1 %and_ln82_17" [firmware/model_test.cpp:82]   --->   Operation 605 'zext' 'zext_ln82_115' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 606 [1/1] (0.43ns)   --->   "%icmp_ln82_115 = icmp_eq  i2 %zext_ln82_115, i2 %check_bit_115" [firmware/model_test.cpp:82]   --->   Operation 606 'icmp' 'icmp_ln82_115' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 607 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_115)   --->   "%xor_ln82_115 = xor i1 %icmp_ln82_115, i1 1" [firmware/model_test.cpp:82]   --->   Operation 607 'xor' 'xor_ln82_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 608 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_115 = and i1 %and_ln82_17, i1 %xor_ln82_115" [firmware/model_test.cpp:82]   --->   Operation 608 'and' 'and_ln82_115' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 609 [1/1] (0.27ns)   --->   "%check_bit_116 = select i1 %icmp_ln82_115, i2 2, i2 %check_bit_115" [firmware/model_test.cpp:82]   --->   Operation 609 'select' 'check_bit_116' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 610 [1/1] (0.00ns)   --->   "%zext_ln82_116 = zext i1 %and_ln82_18" [firmware/model_test.cpp:82]   --->   Operation 610 'zext' 'zext_ln82_116' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 611 [1/1] (0.43ns)   --->   "%icmp_ln82_116 = icmp_eq  i2 %zext_ln82_116, i2 %check_bit_116" [firmware/model_test.cpp:82]   --->   Operation 611 'icmp' 'icmp_ln82_116' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 612 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_116)   --->   "%xor_ln82_116 = xor i1 %icmp_ln82_116, i1 1" [firmware/model_test.cpp:82]   --->   Operation 612 'xor' 'xor_ln82_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 613 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_116 = and i1 %and_ln82_18, i1 %xor_ln82_116" [firmware/model_test.cpp:82]   --->   Operation 613 'and' 'and_ln82_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 614 [1/1] (0.27ns)   --->   "%check_bit_117 = select i1 %icmp_ln82_116, i2 2, i2 %check_bit_116" [firmware/model_test.cpp:82]   --->   Operation 614 'select' 'check_bit_117' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 615 [1/1] (0.00ns)   --->   "%zext_ln82_117 = zext i1 %and_ln82_19" [firmware/model_test.cpp:82]   --->   Operation 615 'zext' 'zext_ln82_117' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 616 [1/1] (0.43ns)   --->   "%icmp_ln82_117 = icmp_eq  i2 %zext_ln82_117, i2 %check_bit_117" [firmware/model_test.cpp:82]   --->   Operation 616 'icmp' 'icmp_ln82_117' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 617 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_117)   --->   "%xor_ln82_117 = xor i1 %icmp_ln82_117, i1 1" [firmware/model_test.cpp:82]   --->   Operation 617 'xor' 'xor_ln82_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 618 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_117 = and i1 %and_ln82_19, i1 %xor_ln82_117" [firmware/model_test.cpp:82]   --->   Operation 618 'and' 'and_ln82_117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 619 [1/1] (0.27ns)   --->   "%check_bit_118 = select i1 %icmp_ln82_117, i2 2, i2 %check_bit_117" [firmware/model_test.cpp:82]   --->   Operation 619 'select' 'check_bit_118' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 620 [1/1] (0.00ns)   --->   "%zext_ln82_118 = zext i1 %and_ln82_20" [firmware/model_test.cpp:82]   --->   Operation 620 'zext' 'zext_ln82_118' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 621 [1/1] (0.43ns)   --->   "%icmp_ln82_118 = icmp_eq  i2 %zext_ln82_118, i2 %check_bit_118" [firmware/model_test.cpp:82]   --->   Operation 621 'icmp' 'icmp_ln82_118' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 622 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_118)   --->   "%xor_ln82_118 = xor i1 %icmp_ln82_118, i1 1" [firmware/model_test.cpp:82]   --->   Operation 622 'xor' 'xor_ln82_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 623 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_118 = and i1 %and_ln82_20, i1 %xor_ln82_118" [firmware/model_test.cpp:82]   --->   Operation 623 'and' 'and_ln82_118' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 624 [1/1] (0.27ns)   --->   "%check_bit_119 = select i1 %icmp_ln82_118, i2 2, i2 %check_bit_118" [firmware/model_test.cpp:82]   --->   Operation 624 'select' 'check_bit_119' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 625 [1/1] (0.00ns)   --->   "%zext_ln82_119 = zext i1 %and_ln82_21" [firmware/model_test.cpp:82]   --->   Operation 625 'zext' 'zext_ln82_119' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 626 [1/1] (0.43ns)   --->   "%icmp_ln82_119 = icmp_eq  i2 %zext_ln82_119, i2 %check_bit_119" [firmware/model_test.cpp:82]   --->   Operation 626 'icmp' 'icmp_ln82_119' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 627 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_209)   --->   "%xor_ln82_209 = xor i1 %icmp_ln82_209, i1 1" [firmware/model_test.cpp:82]   --->   Operation 627 'xor' 'xor_ln82_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 628 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_209 = and i1 %and_ln82_112, i1 %xor_ln82_209" [firmware/model_test.cpp:82]   --->   Operation 628 'and' 'and_ln82_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 629 [1/1] (0.27ns)   --->   "%check_bit_210 = select i1 %icmp_ln82_209, i2 2, i2 %check_bit_209" [firmware/model_test.cpp:82]   --->   Operation 629 'select' 'check_bit_210' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 630 [1/1] (0.00ns)   --->   "%zext_ln82_210 = zext i1 %and_ln82_113" [firmware/model_test.cpp:82]   --->   Operation 630 'zext' 'zext_ln82_210' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 631 [1/1] (0.43ns)   --->   "%icmp_ln82_210 = icmp_eq  i2 %zext_ln82_210, i2 %check_bit_210" [firmware/model_test.cpp:82]   --->   Operation 631 'icmp' 'icmp_ln82_210' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 632 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_210)   --->   "%xor_ln82_210 = xor i1 %icmp_ln82_210, i1 1" [firmware/model_test.cpp:82]   --->   Operation 632 'xor' 'xor_ln82_210' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 633 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_210 = and i1 %and_ln82_113, i1 %xor_ln82_210" [firmware/model_test.cpp:82]   --->   Operation 633 'and' 'and_ln82_210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 634 [1/1] (0.27ns)   --->   "%check_bit_211 = select i1 %icmp_ln82_210, i2 2, i2 %check_bit_210" [firmware/model_test.cpp:82]   --->   Operation 634 'select' 'check_bit_211' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 635 [1/1] (0.00ns)   --->   "%zext_ln82_211 = zext i1 %and_ln82_114" [firmware/model_test.cpp:82]   --->   Operation 635 'zext' 'zext_ln82_211' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 636 [1/1] (0.43ns)   --->   "%icmp_ln82_211 = icmp_eq  i2 %zext_ln82_211, i2 %check_bit_211" [firmware/model_test.cpp:82]   --->   Operation 636 'icmp' 'icmp_ln82_211' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 637 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_211)   --->   "%xor_ln82_211 = xor i1 %icmp_ln82_211, i1 1" [firmware/model_test.cpp:82]   --->   Operation 637 'xor' 'xor_ln82_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 638 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_211 = and i1 %and_ln82_114, i1 %xor_ln82_211" [firmware/model_test.cpp:82]   --->   Operation 638 'and' 'and_ln82_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 639 [1/1] (0.27ns)   --->   "%check_bit_212 = select i1 %icmp_ln82_211, i2 2, i2 %check_bit_211" [firmware/model_test.cpp:82]   --->   Operation 639 'select' 'check_bit_212' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 640 [1/1] (0.00ns)   --->   "%zext_ln82_212 = zext i1 %and_ln82_115" [firmware/model_test.cpp:82]   --->   Operation 640 'zext' 'zext_ln82_212' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 641 [1/1] (0.43ns)   --->   "%icmp_ln82_212 = icmp_eq  i2 %zext_ln82_212, i2 %check_bit_212" [firmware/model_test.cpp:82]   --->   Operation 641 'icmp' 'icmp_ln82_212' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 642 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_212)   --->   "%xor_ln82_212 = xor i1 %icmp_ln82_212, i1 1" [firmware/model_test.cpp:82]   --->   Operation 642 'xor' 'xor_ln82_212' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 643 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_212 = and i1 %and_ln82_115, i1 %xor_ln82_212" [firmware/model_test.cpp:82]   --->   Operation 643 'and' 'and_ln82_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 644 [1/1] (0.27ns)   --->   "%check_bit_213 = select i1 %icmp_ln82_212, i2 2, i2 %check_bit_212" [firmware/model_test.cpp:82]   --->   Operation 644 'select' 'check_bit_213' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 645 [1/1] (0.00ns)   --->   "%zext_ln82_213 = zext i1 %and_ln82_116" [firmware/model_test.cpp:82]   --->   Operation 645 'zext' 'zext_ln82_213' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 646 [1/1] (0.43ns)   --->   "%icmp_ln82_213 = icmp_eq  i2 %zext_ln82_213, i2 %check_bit_213" [firmware/model_test.cpp:82]   --->   Operation 646 'icmp' 'icmp_ln82_213' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 647 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_213)   --->   "%xor_ln82_213 = xor i1 %icmp_ln82_213, i1 1" [firmware/model_test.cpp:82]   --->   Operation 647 'xor' 'xor_ln82_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 648 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_213 = and i1 %and_ln82_116, i1 %xor_ln82_213" [firmware/model_test.cpp:82]   --->   Operation 648 'and' 'and_ln82_213' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 649 [1/1] (0.27ns)   --->   "%check_bit_214 = select i1 %icmp_ln82_213, i2 2, i2 %check_bit_213" [firmware/model_test.cpp:82]   --->   Operation 649 'select' 'check_bit_214' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 650 [1/1] (0.00ns)   --->   "%zext_ln82_214 = zext i1 %and_ln82_117" [firmware/model_test.cpp:82]   --->   Operation 650 'zext' 'zext_ln82_214' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 651 [1/1] (0.43ns)   --->   "%icmp_ln82_214 = icmp_eq  i2 %zext_ln82_214, i2 %check_bit_214" [firmware/model_test.cpp:82]   --->   Operation 651 'icmp' 'icmp_ln82_214' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 652 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_214)   --->   "%xor_ln82_214 = xor i1 %icmp_ln82_214, i1 1" [firmware/model_test.cpp:82]   --->   Operation 652 'xor' 'xor_ln82_214' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 653 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_214 = and i1 %and_ln82_117, i1 %xor_ln82_214" [firmware/model_test.cpp:82]   --->   Operation 653 'and' 'and_ln82_214' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 654 [1/1] (0.27ns)   --->   "%check_bit_215 = select i1 %icmp_ln82_214, i2 2, i2 %check_bit_214" [firmware/model_test.cpp:82]   --->   Operation 654 'select' 'check_bit_215' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 655 [1/1] (0.00ns)   --->   "%zext_ln82_215 = zext i1 %and_ln82_118" [firmware/model_test.cpp:82]   --->   Operation 655 'zext' 'zext_ln82_215' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 656 [1/1] (0.43ns)   --->   "%icmp_ln82_215 = icmp_eq  i2 %zext_ln82_215, i2 %check_bit_215" [firmware/model_test.cpp:82]   --->   Operation 656 'icmp' 'icmp_ln82_215' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 657 [1/1] (0.27ns)   --->   "%check_bit_305 = select i1 %icmp_ln82_304, i2 2, i2 %check_bit_304" [firmware/model_test.cpp:82]   --->   Operation 657 'select' 'check_bit_305' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 658 [1/1] (0.00ns)   --->   "%zext_ln82_305 = zext i1 %and_ln82_209" [firmware/model_test.cpp:82]   --->   Operation 658 'zext' 'zext_ln82_305' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 659 [1/1] (0.43ns)   --->   "%icmp_ln82_305 = icmp_eq  i2 %zext_ln82_305, i2 %check_bit_305" [firmware/model_test.cpp:82]   --->   Operation 659 'icmp' 'icmp_ln82_305' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 660 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_305)   --->   "%xor_ln82_305 = xor i1 %icmp_ln82_305, i1 1" [firmware/model_test.cpp:82]   --->   Operation 660 'xor' 'xor_ln82_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 661 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_305 = and i1 %and_ln82_209, i1 %xor_ln82_305" [firmware/model_test.cpp:82]   --->   Operation 661 'and' 'and_ln82_305' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 662 [1/1] (0.27ns)   --->   "%check_bit_306 = select i1 %icmp_ln82_305, i2 2, i2 %check_bit_305" [firmware/model_test.cpp:82]   --->   Operation 662 'select' 'check_bit_306' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 663 [1/1] (0.00ns)   --->   "%zext_ln82_306 = zext i1 %and_ln82_210" [firmware/model_test.cpp:82]   --->   Operation 663 'zext' 'zext_ln82_306' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 664 [1/1] (0.43ns)   --->   "%icmp_ln82_306 = icmp_eq  i2 %zext_ln82_306, i2 %check_bit_306" [firmware/model_test.cpp:82]   --->   Operation 664 'icmp' 'icmp_ln82_306' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 665 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_306)   --->   "%xor_ln82_306 = xor i1 %icmp_ln82_306, i1 1" [firmware/model_test.cpp:82]   --->   Operation 665 'xor' 'xor_ln82_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 666 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_306 = and i1 %and_ln82_210, i1 %xor_ln82_306" [firmware/model_test.cpp:82]   --->   Operation 666 'and' 'and_ln82_306' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 667 [1/1] (0.27ns)   --->   "%check_bit_307 = select i1 %icmp_ln82_306, i2 2, i2 %check_bit_306" [firmware/model_test.cpp:82]   --->   Operation 667 'select' 'check_bit_307' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 668 [1/1] (0.00ns)   --->   "%zext_ln82_307 = zext i1 %and_ln82_211" [firmware/model_test.cpp:82]   --->   Operation 668 'zext' 'zext_ln82_307' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 669 [1/1] (0.43ns)   --->   "%icmp_ln82_307 = icmp_eq  i2 %zext_ln82_307, i2 %check_bit_307" [firmware/model_test.cpp:82]   --->   Operation 669 'icmp' 'icmp_ln82_307' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 670 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_307)   --->   "%xor_ln82_307 = xor i1 %icmp_ln82_307, i1 1" [firmware/model_test.cpp:82]   --->   Operation 670 'xor' 'xor_ln82_307' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 671 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_307 = and i1 %and_ln82_211, i1 %xor_ln82_307" [firmware/model_test.cpp:82]   --->   Operation 671 'and' 'and_ln82_307' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 672 [1/1] (0.27ns)   --->   "%check_bit_308 = select i1 %icmp_ln82_307, i2 2, i2 %check_bit_307" [firmware/model_test.cpp:82]   --->   Operation 672 'select' 'check_bit_308' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 673 [1/1] (0.00ns)   --->   "%zext_ln82_308 = zext i1 %and_ln82_212" [firmware/model_test.cpp:82]   --->   Operation 673 'zext' 'zext_ln82_308' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 674 [1/1] (0.43ns)   --->   "%icmp_ln82_308 = icmp_eq  i2 %zext_ln82_308, i2 %check_bit_308" [firmware/model_test.cpp:82]   --->   Operation 674 'icmp' 'icmp_ln82_308' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 675 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_308)   --->   "%xor_ln82_308 = xor i1 %icmp_ln82_308, i1 1" [firmware/model_test.cpp:82]   --->   Operation 675 'xor' 'xor_ln82_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 676 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_308 = and i1 %and_ln82_212, i1 %xor_ln82_308" [firmware/model_test.cpp:82]   --->   Operation 676 'and' 'and_ln82_308' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 677 [1/1] (0.27ns)   --->   "%check_bit_309 = select i1 %icmp_ln82_308, i2 2, i2 %check_bit_308" [firmware/model_test.cpp:82]   --->   Operation 677 'select' 'check_bit_309' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 678 [1/1] (0.00ns)   --->   "%zext_ln82_309 = zext i1 %and_ln82_213" [firmware/model_test.cpp:82]   --->   Operation 678 'zext' 'zext_ln82_309' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 679 [1/1] (0.43ns)   --->   "%icmp_ln82_309 = icmp_eq  i2 %zext_ln82_309, i2 %check_bit_309" [firmware/model_test.cpp:82]   --->   Operation 679 'icmp' 'icmp_ln82_309' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 680 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_309)   --->   "%xor_ln82_309 = xor i1 %icmp_ln82_309, i1 1" [firmware/model_test.cpp:82]   --->   Operation 680 'xor' 'xor_ln82_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 681 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_309 = and i1 %and_ln82_213, i1 %xor_ln82_309" [firmware/model_test.cpp:82]   --->   Operation 681 'and' 'and_ln82_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 682 [1/1] (0.27ns)   --->   "%check_bit_310 = select i1 %icmp_ln82_309, i2 2, i2 %check_bit_309" [firmware/model_test.cpp:82]   --->   Operation 682 'select' 'check_bit_310' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 683 [1/1] (0.00ns)   --->   "%zext_ln82_310 = zext i1 %and_ln82_214" [firmware/model_test.cpp:82]   --->   Operation 683 'zext' 'zext_ln82_310' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 684 [1/1] (0.43ns)   --->   "%icmp_ln82_310 = icmp_eq  i2 %zext_ln82_310, i2 %check_bit_310" [firmware/model_test.cpp:82]   --->   Operation 684 'icmp' 'icmp_ln82_310' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 685 [1/1] (0.00ns)   --->   "%zext_ln82_399 = zext i1 %and_ln82_304" [firmware/model_test.cpp:82]   --->   Operation 685 'zext' 'zext_ln82_399' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 686 [1/1] (0.43ns)   --->   "%icmp_ln82_399 = icmp_eq  i2 %zext_ln82_399, i2 %check_bit_399" [firmware/model_test.cpp:82]   --->   Operation 686 'icmp' 'icmp_ln82_399' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 687 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_399)   --->   "%xor_ln82_399 = xor i1 %icmp_ln82_399, i1 1" [firmware/model_test.cpp:82]   --->   Operation 687 'xor' 'xor_ln82_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 688 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_399 = and i1 %and_ln82_304, i1 %xor_ln82_399" [firmware/model_test.cpp:82]   --->   Operation 688 'and' 'and_ln82_399' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 689 [1/1] (0.27ns)   --->   "%check_bit_400 = select i1 %icmp_ln82_399, i2 2, i2 %check_bit_399" [firmware/model_test.cpp:82]   --->   Operation 689 'select' 'check_bit_400' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 690 [1/1] (0.00ns)   --->   "%zext_ln82_400 = zext i1 %and_ln82_305" [firmware/model_test.cpp:82]   --->   Operation 690 'zext' 'zext_ln82_400' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 691 [1/1] (0.43ns)   --->   "%icmp_ln82_400 = icmp_eq  i2 %zext_ln82_400, i2 %check_bit_400" [firmware/model_test.cpp:82]   --->   Operation 691 'icmp' 'icmp_ln82_400' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 692 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_400)   --->   "%xor_ln82_400 = xor i1 %icmp_ln82_400, i1 1" [firmware/model_test.cpp:82]   --->   Operation 692 'xor' 'xor_ln82_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 693 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_400 = and i1 %and_ln82_305, i1 %xor_ln82_400" [firmware/model_test.cpp:82]   --->   Operation 693 'and' 'and_ln82_400' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 694 [1/1] (0.27ns)   --->   "%check_bit_401 = select i1 %icmp_ln82_400, i2 2, i2 %check_bit_400" [firmware/model_test.cpp:82]   --->   Operation 694 'select' 'check_bit_401' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 695 [1/1] (0.00ns)   --->   "%zext_ln82_401 = zext i1 %and_ln82_306" [firmware/model_test.cpp:82]   --->   Operation 695 'zext' 'zext_ln82_401' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 696 [1/1] (0.43ns)   --->   "%icmp_ln82_401 = icmp_eq  i2 %zext_ln82_401, i2 %check_bit_401" [firmware/model_test.cpp:82]   --->   Operation 696 'icmp' 'icmp_ln82_401' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 697 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_401)   --->   "%xor_ln82_401 = xor i1 %icmp_ln82_401, i1 1" [firmware/model_test.cpp:82]   --->   Operation 697 'xor' 'xor_ln82_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 698 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_401 = and i1 %and_ln82_306, i1 %xor_ln82_401" [firmware/model_test.cpp:82]   --->   Operation 698 'and' 'and_ln82_401' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 699 [1/1] (0.27ns)   --->   "%check_bit_402 = select i1 %icmp_ln82_401, i2 2, i2 %check_bit_401" [firmware/model_test.cpp:82]   --->   Operation 699 'select' 'check_bit_402' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 700 [1/1] (0.00ns)   --->   "%zext_ln82_402 = zext i1 %and_ln82_307" [firmware/model_test.cpp:82]   --->   Operation 700 'zext' 'zext_ln82_402' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 701 [1/1] (0.43ns)   --->   "%icmp_ln82_402 = icmp_eq  i2 %zext_ln82_402, i2 %check_bit_402" [firmware/model_test.cpp:82]   --->   Operation 701 'icmp' 'icmp_ln82_402' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 702 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_402)   --->   "%xor_ln82_402 = xor i1 %icmp_ln82_402, i1 1" [firmware/model_test.cpp:82]   --->   Operation 702 'xor' 'xor_ln82_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 703 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_402 = and i1 %and_ln82_307, i1 %xor_ln82_402" [firmware/model_test.cpp:82]   --->   Operation 703 'and' 'and_ln82_402' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 704 [1/1] (0.27ns)   --->   "%check_bit_403 = select i1 %icmp_ln82_402, i2 2, i2 %check_bit_402" [firmware/model_test.cpp:82]   --->   Operation 704 'select' 'check_bit_403' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 705 [1/1] (0.00ns)   --->   "%zext_ln82_403 = zext i1 %and_ln82_308" [firmware/model_test.cpp:82]   --->   Operation 705 'zext' 'zext_ln82_403' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 706 [1/1] (0.43ns)   --->   "%icmp_ln82_403 = icmp_eq  i2 %zext_ln82_403, i2 %check_bit_403" [firmware/model_test.cpp:82]   --->   Operation 706 'icmp' 'icmp_ln82_403' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 707 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_403)   --->   "%xor_ln82_403 = xor i1 %icmp_ln82_403, i1 1" [firmware/model_test.cpp:82]   --->   Operation 707 'xor' 'xor_ln82_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 708 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_403 = and i1 %and_ln82_308, i1 %xor_ln82_403" [firmware/model_test.cpp:82]   --->   Operation 708 'and' 'and_ln82_403' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 709 [1/1] (0.27ns)   --->   "%check_bit_404 = select i1 %icmp_ln82_403, i2 2, i2 %check_bit_403" [firmware/model_test.cpp:82]   --->   Operation 709 'select' 'check_bit_404' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 710 [1/1] (0.00ns)   --->   "%zext_ln82_404 = zext i1 %and_ln82_309" [firmware/model_test.cpp:82]   --->   Operation 710 'zext' 'zext_ln82_404' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 711 [1/1] (0.43ns)   --->   "%icmp_ln82_404 = icmp_eq  i2 %zext_ln82_404, i2 %check_bit_404" [firmware/model_test.cpp:82]   --->   Operation 711 'icmp' 'icmp_ln82_404' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 712 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_404)   --->   "%xor_ln82_404 = xor i1 %icmp_ln82_404, i1 1" [firmware/model_test.cpp:82]   --->   Operation 712 'xor' 'xor_ln82_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 713 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_404 = and i1 %and_ln82_309, i1 %xor_ln82_404" [firmware/model_test.cpp:82]   --->   Operation 713 'and' 'and_ln82_404' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 714 [1/1] (0.00ns)   --->   "%zext_ln82_492 = zext i1 %and_ln82_398" [firmware/model_test.cpp:82]   --->   Operation 714 'zext' 'zext_ln82_492' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 715 [1/1] (0.43ns)   --->   "%icmp_ln82_492 = icmp_eq  i2 %zext_ln82_492, i2 %check_bit_492" [firmware/model_test.cpp:82]   --->   Operation 715 'icmp' 'icmp_ln82_492' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 716 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_492)   --->   "%xor_ln82_492 = xor i1 %icmp_ln82_492, i1 1" [firmware/model_test.cpp:82]   --->   Operation 716 'xor' 'xor_ln82_492' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 717 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_492 = and i1 %and_ln82_398, i1 %xor_ln82_492" [firmware/model_test.cpp:82]   --->   Operation 717 'and' 'and_ln82_492' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 718 [1/1] (0.27ns)   --->   "%check_bit_493 = select i1 %icmp_ln82_492, i2 2, i2 %check_bit_492" [firmware/model_test.cpp:82]   --->   Operation 718 'select' 'check_bit_493' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 719 [1/1] (0.00ns)   --->   "%zext_ln82_493 = zext i1 %and_ln82_399" [firmware/model_test.cpp:82]   --->   Operation 719 'zext' 'zext_ln82_493' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 720 [1/1] (0.43ns)   --->   "%icmp_ln82_493 = icmp_eq  i2 %zext_ln82_493, i2 %check_bit_493" [firmware/model_test.cpp:82]   --->   Operation 720 'icmp' 'icmp_ln82_493' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 721 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_493)   --->   "%xor_ln82_493 = xor i1 %icmp_ln82_493, i1 1" [firmware/model_test.cpp:82]   --->   Operation 721 'xor' 'xor_ln82_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 722 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_493 = and i1 %and_ln82_399, i1 %xor_ln82_493" [firmware/model_test.cpp:82]   --->   Operation 722 'and' 'and_ln82_493' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 723 [1/1] (0.27ns)   --->   "%check_bit_494 = select i1 %icmp_ln82_493, i2 2, i2 %check_bit_493" [firmware/model_test.cpp:82]   --->   Operation 723 'select' 'check_bit_494' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 724 [1/1] (0.00ns)   --->   "%zext_ln82_494 = zext i1 %and_ln82_400" [firmware/model_test.cpp:82]   --->   Operation 724 'zext' 'zext_ln82_494' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 725 [1/1] (0.43ns)   --->   "%icmp_ln82_494 = icmp_eq  i2 %zext_ln82_494, i2 %check_bit_494" [firmware/model_test.cpp:82]   --->   Operation 725 'icmp' 'icmp_ln82_494' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 726 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_494)   --->   "%xor_ln82_494 = xor i1 %icmp_ln82_494, i1 1" [firmware/model_test.cpp:82]   --->   Operation 726 'xor' 'xor_ln82_494' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 727 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_494 = and i1 %and_ln82_400, i1 %xor_ln82_494" [firmware/model_test.cpp:82]   --->   Operation 727 'and' 'and_ln82_494' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 728 [1/1] (0.27ns)   --->   "%check_bit_495 = select i1 %icmp_ln82_494, i2 2, i2 %check_bit_494" [firmware/model_test.cpp:82]   --->   Operation 728 'select' 'check_bit_495' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 729 [1/1] (0.00ns)   --->   "%zext_ln82_495 = zext i1 %and_ln82_401" [firmware/model_test.cpp:82]   --->   Operation 729 'zext' 'zext_ln82_495' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 730 [1/1] (0.43ns)   --->   "%icmp_ln82_495 = icmp_eq  i2 %zext_ln82_495, i2 %check_bit_495" [firmware/model_test.cpp:82]   --->   Operation 730 'icmp' 'icmp_ln82_495' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 731 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_495)   --->   "%xor_ln82_495 = xor i1 %icmp_ln82_495, i1 1" [firmware/model_test.cpp:82]   --->   Operation 731 'xor' 'xor_ln82_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 732 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_495 = and i1 %and_ln82_401, i1 %xor_ln82_495" [firmware/model_test.cpp:82]   --->   Operation 732 'and' 'and_ln82_495' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 733 [1/1] (0.27ns)   --->   "%check_bit_496 = select i1 %icmp_ln82_495, i2 2, i2 %check_bit_495" [firmware/model_test.cpp:82]   --->   Operation 733 'select' 'check_bit_496' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 734 [1/1] (0.00ns)   --->   "%zext_ln82_496 = zext i1 %and_ln82_402" [firmware/model_test.cpp:82]   --->   Operation 734 'zext' 'zext_ln82_496' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 735 [1/1] (0.43ns)   --->   "%icmp_ln82_496 = icmp_eq  i2 %zext_ln82_496, i2 %check_bit_496" [firmware/model_test.cpp:82]   --->   Operation 735 'icmp' 'icmp_ln82_496' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 736 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_496)   --->   "%xor_ln82_496 = xor i1 %icmp_ln82_496, i1 1" [firmware/model_test.cpp:82]   --->   Operation 736 'xor' 'xor_ln82_496' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 737 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_496 = and i1 %and_ln82_402, i1 %xor_ln82_496" [firmware/model_test.cpp:82]   --->   Operation 737 'and' 'and_ln82_496' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 738 [1/1] (0.27ns)   --->   "%check_bit_497 = select i1 %icmp_ln82_496, i2 2, i2 %check_bit_496" [firmware/model_test.cpp:82]   --->   Operation 738 'select' 'check_bit_497' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 739 [1/1] (0.00ns)   --->   "%zext_ln82_497 = zext i1 %and_ln82_403" [firmware/model_test.cpp:82]   --->   Operation 739 'zext' 'zext_ln82_497' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 740 [1/1] (0.43ns)   --->   "%icmp_ln82_497 = icmp_eq  i2 %zext_ln82_497, i2 %check_bit_497" [firmware/model_test.cpp:82]   --->   Operation 740 'icmp' 'icmp_ln82_497' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 741 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_497)   --->   "%xor_ln82_497 = xor i1 %icmp_ln82_497, i1 1" [firmware/model_test.cpp:82]   --->   Operation 741 'xor' 'xor_ln82_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 742 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_497 = and i1 %and_ln82_403, i1 %xor_ln82_497" [firmware/model_test.cpp:82]   --->   Operation 742 'and' 'and_ln82_497' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 743 [1/1] (0.27ns)   --->   "%check_bit_498 = select i1 %icmp_ln82_497, i2 2, i2 %check_bit_497" [firmware/model_test.cpp:82]   --->   Operation 743 'select' 'check_bit_498' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 744 [1/1] (0.00ns)   --->   "%zext_ln82_584 = zext i1 %and_ln82_491" [firmware/model_test.cpp:82]   --->   Operation 744 'zext' 'zext_ln82_584' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 745 [1/1] (0.43ns)   --->   "%icmp_ln82_584 = icmp_eq  i2 %zext_ln82_584, i2 %check_bit_584" [firmware/model_test.cpp:82]   --->   Operation 745 'icmp' 'icmp_ln82_584' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 746 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_584)   --->   "%xor_ln82_584 = xor i1 %icmp_ln82_584, i1 1" [firmware/model_test.cpp:82]   --->   Operation 746 'xor' 'xor_ln82_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 747 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_584 = and i1 %and_ln82_491, i1 %xor_ln82_584" [firmware/model_test.cpp:82]   --->   Operation 747 'and' 'and_ln82_584' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 748 [1/1] (0.27ns)   --->   "%check_bit_585 = select i1 %icmp_ln82_584, i2 2, i2 %check_bit_584" [firmware/model_test.cpp:82]   --->   Operation 748 'select' 'check_bit_585' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 749 [1/1] (0.00ns)   --->   "%zext_ln82_585 = zext i1 %and_ln82_492" [firmware/model_test.cpp:82]   --->   Operation 749 'zext' 'zext_ln82_585' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 750 [1/1] (0.43ns)   --->   "%icmp_ln82_585 = icmp_eq  i2 %zext_ln82_585, i2 %check_bit_585" [firmware/model_test.cpp:82]   --->   Operation 750 'icmp' 'icmp_ln82_585' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 751 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_585)   --->   "%xor_ln82_585 = xor i1 %icmp_ln82_585, i1 1" [firmware/model_test.cpp:82]   --->   Operation 751 'xor' 'xor_ln82_585' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 752 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_585 = and i1 %and_ln82_492, i1 %xor_ln82_585" [firmware/model_test.cpp:82]   --->   Operation 752 'and' 'and_ln82_585' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 753 [1/1] (0.27ns)   --->   "%check_bit_586 = select i1 %icmp_ln82_585, i2 2, i2 %check_bit_585" [firmware/model_test.cpp:82]   --->   Operation 753 'select' 'check_bit_586' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 754 [1/1] (0.00ns)   --->   "%zext_ln82_586 = zext i1 %and_ln82_493" [firmware/model_test.cpp:82]   --->   Operation 754 'zext' 'zext_ln82_586' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 755 [1/1] (0.43ns)   --->   "%icmp_ln82_586 = icmp_eq  i2 %zext_ln82_586, i2 %check_bit_586" [firmware/model_test.cpp:82]   --->   Operation 755 'icmp' 'icmp_ln82_586' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 756 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_586)   --->   "%xor_ln82_586 = xor i1 %icmp_ln82_586, i1 1" [firmware/model_test.cpp:82]   --->   Operation 756 'xor' 'xor_ln82_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 757 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_586 = and i1 %and_ln82_493, i1 %xor_ln82_586" [firmware/model_test.cpp:82]   --->   Operation 757 'and' 'and_ln82_586' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 758 [1/1] (0.27ns)   --->   "%check_bit_587 = select i1 %icmp_ln82_586, i2 2, i2 %check_bit_586" [firmware/model_test.cpp:82]   --->   Operation 758 'select' 'check_bit_587' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 759 [1/1] (0.00ns)   --->   "%zext_ln82_587 = zext i1 %and_ln82_494" [firmware/model_test.cpp:82]   --->   Operation 759 'zext' 'zext_ln82_587' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 760 [1/1] (0.43ns)   --->   "%icmp_ln82_587 = icmp_eq  i2 %zext_ln82_587, i2 %check_bit_587" [firmware/model_test.cpp:82]   --->   Operation 760 'icmp' 'icmp_ln82_587' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 761 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_587)   --->   "%xor_ln82_587 = xor i1 %icmp_ln82_587, i1 1" [firmware/model_test.cpp:82]   --->   Operation 761 'xor' 'xor_ln82_587' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 762 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_587 = and i1 %and_ln82_494, i1 %xor_ln82_587" [firmware/model_test.cpp:82]   --->   Operation 762 'and' 'and_ln82_587' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 763 [1/1] (0.27ns)   --->   "%check_bit_588 = select i1 %icmp_ln82_587, i2 2, i2 %check_bit_587" [firmware/model_test.cpp:82]   --->   Operation 763 'select' 'check_bit_588' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 764 [1/1] (0.00ns)   --->   "%zext_ln82_588 = zext i1 %and_ln82_495" [firmware/model_test.cpp:82]   --->   Operation 764 'zext' 'zext_ln82_588' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 765 [1/1] (0.43ns)   --->   "%icmp_ln82_588 = icmp_eq  i2 %zext_ln82_588, i2 %check_bit_588" [firmware/model_test.cpp:82]   --->   Operation 765 'icmp' 'icmp_ln82_588' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 766 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_588)   --->   "%xor_ln82_588 = xor i1 %icmp_ln82_588, i1 1" [firmware/model_test.cpp:82]   --->   Operation 766 'xor' 'xor_ln82_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 767 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_588 = and i1 %and_ln82_495, i1 %xor_ln82_588" [firmware/model_test.cpp:82]   --->   Operation 767 'and' 'and_ln82_588' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 768 [1/1] (0.27ns)   --->   "%check_bit_589 = select i1 %icmp_ln82_588, i2 2, i2 %check_bit_588" [firmware/model_test.cpp:82]   --->   Operation 768 'select' 'check_bit_589' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 769 [1/1] (0.00ns)   --->   "%zext_ln82_589 = zext i1 %and_ln82_496" [firmware/model_test.cpp:82]   --->   Operation 769 'zext' 'zext_ln82_589' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 770 [1/1] (0.43ns)   --->   "%icmp_ln82_589 = icmp_eq  i2 %zext_ln82_589, i2 %check_bit_589" [firmware/model_test.cpp:82]   --->   Operation 770 'icmp' 'icmp_ln82_589' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 771 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_589)   --->   "%xor_ln82_589 = xor i1 %icmp_ln82_589, i1 1" [firmware/model_test.cpp:82]   --->   Operation 771 'xor' 'xor_ln82_589' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 772 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_589 = and i1 %and_ln82_496, i1 %xor_ln82_589" [firmware/model_test.cpp:82]   --->   Operation 772 'and' 'and_ln82_589' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 773 [1/1] (0.27ns)   --->   "%check_bit_590 = select i1 %icmp_ln82_589, i2 2, i2 %check_bit_589" [firmware/model_test.cpp:82]   --->   Operation 773 'select' 'check_bit_590' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 774 [1/1] (0.00ns)   --->   "%zext_ln82_675 = zext i1 %and_ln82_583" [firmware/model_test.cpp:82]   --->   Operation 774 'zext' 'zext_ln82_675' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 775 [1/1] (0.43ns)   --->   "%icmp_ln82_675 = icmp_eq  i2 %zext_ln82_675, i2 %check_bit_675" [firmware/model_test.cpp:82]   --->   Operation 775 'icmp' 'icmp_ln82_675' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 776 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_675)   --->   "%xor_ln82_675 = xor i1 %icmp_ln82_675, i1 1" [firmware/model_test.cpp:82]   --->   Operation 776 'xor' 'xor_ln82_675' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 777 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_675 = and i1 %and_ln82_583, i1 %xor_ln82_675" [firmware/model_test.cpp:82]   --->   Operation 777 'and' 'and_ln82_675' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 778 [1/1] (0.27ns)   --->   "%check_bit_676 = select i1 %icmp_ln82_675, i2 2, i2 %check_bit_675" [firmware/model_test.cpp:82]   --->   Operation 778 'select' 'check_bit_676' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 779 [1/1] (0.00ns)   --->   "%zext_ln82_676 = zext i1 %and_ln82_584" [firmware/model_test.cpp:82]   --->   Operation 779 'zext' 'zext_ln82_676' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 780 [1/1] (0.43ns)   --->   "%icmp_ln82_676 = icmp_eq  i2 %zext_ln82_676, i2 %check_bit_676" [firmware/model_test.cpp:82]   --->   Operation 780 'icmp' 'icmp_ln82_676' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 781 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_676)   --->   "%xor_ln82_676 = xor i1 %icmp_ln82_676, i1 1" [firmware/model_test.cpp:82]   --->   Operation 781 'xor' 'xor_ln82_676' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 782 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_676 = and i1 %and_ln82_584, i1 %xor_ln82_676" [firmware/model_test.cpp:82]   --->   Operation 782 'and' 'and_ln82_676' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 783 [1/1] (0.27ns)   --->   "%check_bit_677 = select i1 %icmp_ln82_676, i2 2, i2 %check_bit_676" [firmware/model_test.cpp:82]   --->   Operation 783 'select' 'check_bit_677' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 784 [1/1] (0.00ns)   --->   "%zext_ln82_677 = zext i1 %and_ln82_585" [firmware/model_test.cpp:82]   --->   Operation 784 'zext' 'zext_ln82_677' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 785 [1/1] (0.43ns)   --->   "%icmp_ln82_677 = icmp_eq  i2 %zext_ln82_677, i2 %check_bit_677" [firmware/model_test.cpp:82]   --->   Operation 785 'icmp' 'icmp_ln82_677' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 786 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_677)   --->   "%xor_ln82_677 = xor i1 %icmp_ln82_677, i1 1" [firmware/model_test.cpp:82]   --->   Operation 786 'xor' 'xor_ln82_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 787 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_677 = and i1 %and_ln82_585, i1 %xor_ln82_677" [firmware/model_test.cpp:82]   --->   Operation 787 'and' 'and_ln82_677' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 788 [1/1] (0.27ns)   --->   "%check_bit_678 = select i1 %icmp_ln82_677, i2 2, i2 %check_bit_677" [firmware/model_test.cpp:82]   --->   Operation 788 'select' 'check_bit_678' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 789 [1/1] (0.00ns)   --->   "%zext_ln82_678 = zext i1 %and_ln82_586" [firmware/model_test.cpp:82]   --->   Operation 789 'zext' 'zext_ln82_678' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 790 [1/1] (0.43ns)   --->   "%icmp_ln82_678 = icmp_eq  i2 %zext_ln82_678, i2 %check_bit_678" [firmware/model_test.cpp:82]   --->   Operation 790 'icmp' 'icmp_ln82_678' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 791 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_678)   --->   "%xor_ln82_678 = xor i1 %icmp_ln82_678, i1 1" [firmware/model_test.cpp:82]   --->   Operation 791 'xor' 'xor_ln82_678' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 792 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_678 = and i1 %and_ln82_586, i1 %xor_ln82_678" [firmware/model_test.cpp:82]   --->   Operation 792 'and' 'and_ln82_678' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 793 [1/1] (0.27ns)   --->   "%check_bit_679 = select i1 %icmp_ln82_678, i2 2, i2 %check_bit_678" [firmware/model_test.cpp:82]   --->   Operation 793 'select' 'check_bit_679' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 794 [1/1] (0.00ns)   --->   "%zext_ln82_679 = zext i1 %and_ln82_587" [firmware/model_test.cpp:82]   --->   Operation 794 'zext' 'zext_ln82_679' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 795 [1/1] (0.43ns)   --->   "%icmp_ln82_679 = icmp_eq  i2 %zext_ln82_679, i2 %check_bit_679" [firmware/model_test.cpp:82]   --->   Operation 795 'icmp' 'icmp_ln82_679' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 796 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_679)   --->   "%xor_ln82_679 = xor i1 %icmp_ln82_679, i1 1" [firmware/model_test.cpp:82]   --->   Operation 796 'xor' 'xor_ln82_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 797 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_679 = and i1 %and_ln82_587, i1 %xor_ln82_679" [firmware/model_test.cpp:82]   --->   Operation 797 'and' 'and_ln82_679' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 798 [1/1] (0.27ns)   --->   "%check_bit_680 = select i1 %icmp_ln82_679, i2 2, i2 %check_bit_679" [firmware/model_test.cpp:82]   --->   Operation 798 'select' 'check_bit_680' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 799 [1/1] (0.00ns)   --->   "%zext_ln82_680 = zext i1 %and_ln82_588" [firmware/model_test.cpp:82]   --->   Operation 799 'zext' 'zext_ln82_680' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 800 [1/1] (0.43ns)   --->   "%icmp_ln82_680 = icmp_eq  i2 %zext_ln82_680, i2 %check_bit_680" [firmware/model_test.cpp:82]   --->   Operation 800 'icmp' 'icmp_ln82_680' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 801 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_680)   --->   "%xor_ln82_680 = xor i1 %icmp_ln82_680, i1 1" [firmware/model_test.cpp:82]   --->   Operation 801 'xor' 'xor_ln82_680' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 802 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_680 = and i1 %and_ln82_588, i1 %xor_ln82_680" [firmware/model_test.cpp:82]   --->   Operation 802 'and' 'and_ln82_680' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 803 [1/1] (0.27ns)   --->   "%check_bit_681 = select i1 %icmp_ln82_680, i2 2, i2 %check_bit_680" [firmware/model_test.cpp:82]   --->   Operation 803 'select' 'check_bit_681' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 804 [1/1] (0.00ns) (grouped into LUT with out node check_bit_855)   --->   "%xor_ln82_764 = xor i1 %icmp_ln82_764, i1 1" [firmware/model_test.cpp:82]   --->   Operation 804 'xor' 'xor_ln82_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 805 [1/1] (0.00ns) (grouped into LUT with out node check_bit_855)   --->   "%and_ln82_764 = and i1 %and_ln82_673, i1 %xor_ln82_764" [firmware/model_test.cpp:82]   --->   Operation 805 'and' 'and_ln82_764' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 806 [1/1] (0.12ns)   --->   "%or_ln82_880 = or i1 %icmp_ln82_765, i1 %icmp_ln82_764" [firmware/model_test.cpp:82]   --->   Operation 806 'or' 'or_ln82_880' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 807 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_855)   --->   "%xor_ln82_765 = xor i1 %icmp_ln82_765, i1 1" [firmware/model_test.cpp:82]   --->   Operation 807 'xor' 'xor_ln82_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 808 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_855)   --->   "%and_ln82_765 = and i1 %and_ln82_674, i1 %xor_ln82_765" [firmware/model_test.cpp:82]   --->   Operation 808 'and' 'and_ln82_765' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 809 [1/1] (0.27ns)   --->   "%check_bit_766 = select i1 %icmp_ln82_765, i2 2, i2 %check_bit_765" [firmware/model_test.cpp:82]   --->   Operation 809 'select' 'check_bit_766' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 810 [1/1] (0.00ns)   --->   "%zext_ln82_766 = zext i1 %and_ln82_675" [firmware/model_test.cpp:82]   --->   Operation 810 'zext' 'zext_ln82_766' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 811 [1/1] (0.43ns)   --->   "%icmp_ln82_766 = icmp_eq  i2 %zext_ln82_766, i2 %check_bit_766" [firmware/model_test.cpp:82]   --->   Operation 811 'icmp' 'icmp_ln82_766' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 812 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_856)   --->   "%xor_ln82_766 = xor i1 %icmp_ln82_766, i1 1" [firmware/model_test.cpp:82]   --->   Operation 812 'xor' 'xor_ln82_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 813 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_856)   --->   "%and_ln82_766 = and i1 %and_ln82_675, i1 %xor_ln82_766" [firmware/model_test.cpp:82]   --->   Operation 813 'and' 'and_ln82_766' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 814 [1/1] (0.27ns)   --->   "%check_bit_767 = select i1 %icmp_ln82_766, i2 2, i2 %check_bit_766" [firmware/model_test.cpp:82]   --->   Operation 814 'select' 'check_bit_767' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 815 [1/1] (0.00ns)   --->   "%zext_ln82_767 = zext i1 %and_ln82_676" [firmware/model_test.cpp:82]   --->   Operation 815 'zext' 'zext_ln82_767' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 816 [1/1] (0.43ns)   --->   "%icmp_ln82_767 = icmp_eq  i2 %zext_ln82_767, i2 %check_bit_767" [firmware/model_test.cpp:82]   --->   Operation 816 'icmp' 'icmp_ln82_767' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 817 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_857)   --->   "%xor_ln82_767 = xor i1 %icmp_ln82_767, i1 1" [firmware/model_test.cpp:82]   --->   Operation 817 'xor' 'xor_ln82_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 818 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_857)   --->   "%and_ln82_767 = and i1 %and_ln82_676, i1 %xor_ln82_767" [firmware/model_test.cpp:82]   --->   Operation 818 'and' 'and_ln82_767' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 819 [1/1] (0.27ns)   --->   "%check_bit_768 = select i1 %icmp_ln82_767, i2 2, i2 %check_bit_767" [firmware/model_test.cpp:82]   --->   Operation 819 'select' 'check_bit_768' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 820 [1/1] (0.00ns)   --->   "%zext_ln82_768 = zext i1 %and_ln82_677" [firmware/model_test.cpp:82]   --->   Operation 820 'zext' 'zext_ln82_768' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 821 [1/1] (0.43ns)   --->   "%icmp_ln82_768 = icmp_eq  i2 %zext_ln82_768, i2 %check_bit_768" [firmware/model_test.cpp:82]   --->   Operation 821 'icmp' 'icmp_ln82_768' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 822 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_858)   --->   "%xor_ln82_768 = xor i1 %icmp_ln82_768, i1 1" [firmware/model_test.cpp:82]   --->   Operation 822 'xor' 'xor_ln82_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 823 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_858)   --->   "%and_ln82_768 = and i1 %and_ln82_677, i1 %xor_ln82_768" [firmware/model_test.cpp:82]   --->   Operation 823 'and' 'and_ln82_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 824 [1/1] (0.27ns)   --->   "%check_bit_769 = select i1 %icmp_ln82_768, i2 2, i2 %check_bit_768" [firmware/model_test.cpp:82]   --->   Operation 824 'select' 'check_bit_769' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 825 [1/1] (0.00ns)   --->   "%zext_ln82_769 = zext i1 %and_ln82_678" [firmware/model_test.cpp:82]   --->   Operation 825 'zext' 'zext_ln82_769' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 826 [1/1] (0.43ns)   --->   "%icmp_ln82_769 = icmp_eq  i2 %zext_ln82_769, i2 %check_bit_769" [firmware/model_test.cpp:82]   --->   Operation 826 'icmp' 'icmp_ln82_769' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 827 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_859)   --->   "%xor_ln82_769 = xor i1 %icmp_ln82_769, i1 1" [firmware/model_test.cpp:82]   --->   Operation 827 'xor' 'xor_ln82_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 828 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_859)   --->   "%and_ln82_769 = and i1 %and_ln82_678, i1 %xor_ln82_769" [firmware/model_test.cpp:82]   --->   Operation 828 'and' 'and_ln82_769' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 829 [1/1] (0.27ns)   --->   "%check_bit_770 = select i1 %icmp_ln82_769, i2 2, i2 %check_bit_769" [firmware/model_test.cpp:82]   --->   Operation 829 'select' 'check_bit_770' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 830 [1/1] (0.00ns)   --->   "%zext_ln82_770 = zext i1 %and_ln82_679" [firmware/model_test.cpp:82]   --->   Operation 830 'zext' 'zext_ln82_770' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 831 [1/1] (0.43ns)   --->   "%icmp_ln82_770 = icmp_eq  i2 %zext_ln82_770, i2 %check_bit_770" [firmware/model_test.cpp:82]   --->   Operation 831 'icmp' 'icmp_ln82_770' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 832 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_860)   --->   "%xor_ln82_770 = xor i1 %icmp_ln82_770, i1 1" [firmware/model_test.cpp:82]   --->   Operation 832 'xor' 'xor_ln82_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 833 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_860)   --->   "%and_ln82_770 = and i1 %and_ln82_679, i1 %xor_ln82_770" [firmware/model_test.cpp:82]   --->   Operation 833 'and' 'and_ln82_770' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 834 [1/1] (0.27ns)   --->   "%check_bit_771 = select i1 %icmp_ln82_770, i2 2, i2 %check_bit_770" [firmware/model_test.cpp:82]   --->   Operation 834 'select' 'check_bit_771' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 835 [1/1] (0.27ns) (out node of the LUT)   --->   "%check_bit_855 = select i1 %and_ln82_764, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 835 'select' 'check_bit_855' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 836 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_855)   --->   "%zext_ln82_855 = zext i1 %and_ln82_765" [firmware/model_test.cpp:82]   --->   Operation 836 'zext' 'zext_ln82_855' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 837 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_855 = icmp_eq  i2 %zext_ln82_855, i2 %check_bit_855" [firmware/model_test.cpp:82]   --->   Operation 837 'icmp' 'icmp_ln82_855' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 838 [1/1] (0.27ns)   --->   "%check_bit_856 = select i1 %icmp_ln82_855, i2 2, i2 %check_bit_855" [firmware/model_test.cpp:82]   --->   Operation 838 'select' 'check_bit_856' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 839 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_856)   --->   "%zext_ln82_856 = zext i1 %and_ln82_766" [firmware/model_test.cpp:82]   --->   Operation 839 'zext' 'zext_ln82_856' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 840 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_856 = icmp_eq  i2 %zext_ln82_856, i2 %check_bit_856" [firmware/model_test.cpp:82]   --->   Operation 840 'icmp' 'icmp_ln82_856' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 841 [1/1] (0.27ns)   --->   "%check_bit_857 = select i1 %icmp_ln82_856, i2 2, i2 %check_bit_856" [firmware/model_test.cpp:82]   --->   Operation 841 'select' 'check_bit_857' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 842 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_857)   --->   "%zext_ln82_857 = zext i1 %and_ln82_767" [firmware/model_test.cpp:82]   --->   Operation 842 'zext' 'zext_ln82_857' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 843 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_857 = icmp_eq  i2 %zext_ln82_857, i2 %check_bit_857" [firmware/model_test.cpp:82]   --->   Operation 843 'icmp' 'icmp_ln82_857' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 844 [1/1] (0.27ns)   --->   "%check_bit_858 = select i1 %icmp_ln82_857, i2 2, i2 %check_bit_857" [firmware/model_test.cpp:82]   --->   Operation 844 'select' 'check_bit_858' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 845 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_858)   --->   "%zext_ln82_858 = zext i1 %and_ln82_768" [firmware/model_test.cpp:82]   --->   Operation 845 'zext' 'zext_ln82_858' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 846 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_858 = icmp_eq  i2 %zext_ln82_858, i2 %check_bit_858" [firmware/model_test.cpp:82]   --->   Operation 846 'icmp' 'icmp_ln82_858' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 847 [1/1] (0.27ns)   --->   "%check_bit_859 = select i1 %icmp_ln82_858, i2 2, i2 %check_bit_858" [firmware/model_test.cpp:82]   --->   Operation 847 'select' 'check_bit_859' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 848 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_859)   --->   "%zext_ln82_859 = zext i1 %and_ln82_769" [firmware/model_test.cpp:82]   --->   Operation 848 'zext' 'zext_ln82_859' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 849 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_859 = icmp_eq  i2 %zext_ln82_859, i2 %check_bit_859" [firmware/model_test.cpp:82]   --->   Operation 849 'icmp' 'icmp_ln82_859' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 850 [1/1] (0.27ns)   --->   "%check_bit_860 = select i1 %icmp_ln82_859, i2 2, i2 %check_bit_859" [firmware/model_test.cpp:82]   --->   Operation 850 'select' 'check_bit_860' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 851 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_860)   --->   "%zext_ln82_860 = zext i1 %and_ln82_770" [firmware/model_test.cpp:82]   --->   Operation 851 'zext' 'zext_ln82_860' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 852 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_860 = icmp_eq  i2 %zext_ln82_860, i2 %check_bit_860" [firmware/model_test.cpp:82]   --->   Operation 852 'icmp' 'icmp_ln82_860' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.31>
ST_5 : Operation 853 [1/1] (0.74ns)   --->   "%icmp_ln59_25 = icmp_ne  i12 %tmp_24, i12 0" [firmware/model_test.cpp:59]   --->   Operation 853 'icmp' 'icmp_ln59_25' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 854 [1/1] (0.74ns)   --->   "%icmp_ln59_26 = icmp_ne  i12 %tmp_25, i12 0" [firmware/model_test.cpp:59]   --->   Operation 854 'icmp' 'icmp_ln59_26' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 855 [1/1] (0.74ns)   --->   "%icmp_ln59_27 = icmp_ne  i12 %tmp_26, i12 0" [firmware/model_test.cpp:59]   --->   Operation 855 'icmp' 'icmp_ln59_27' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 856 [1/1] (0.74ns)   --->   "%icmp_ln59_28 = icmp_ne  i12 %tmp_27, i12 0" [firmware/model_test.cpp:59]   --->   Operation 856 'icmp' 'icmp_ln59_28' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 857 [1/1] (0.74ns)   --->   "%icmp_ln59_29 = icmp_ne  i12 %tmp_28, i12 0" [firmware/model_test.cpp:59]   --->   Operation 857 'icmp' 'icmp_ln59_29' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 858 [1/1] (0.74ns)   --->   "%icmp_ln59_30 = icmp_ne  i12 %tmp_29, i12 0" [firmware/model_test.cpp:59]   --->   Operation 858 'icmp' 'icmp_ln59_30' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 859 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_11)   --->   "%select_ln82 = select i1 %icmp_ln82_1, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 859 'select' 'select_ln82' <Predicate = (or_ln82 & !or_ln82_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 860 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_11)   --->   "%select_ln82_3 = select i1 %or_ln82, i2 %select_ln82, i2 1" [firmware/model_test.cpp:82]   --->   Operation 860 'select' 'select_ln82_3' <Predicate = (!or_ln82_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 861 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_11)   --->   "%zext_ln70 = zext i2 %select_ln82_3" [firmware/model_test.cpp:70]   --->   Operation 861 'zext' 'zext_ln70' <Predicate = (!or_ln82_2)> <Delay = 0.00>
ST_5 : Operation 862 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_11)   --->   "%select_ln82_6 = select i1 %icmp_ln82_3, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 862 'select' 'select_ln82_6' <Predicate = (!or_ln82_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 863 [1/1] (0.12ns)   --->   "%or_ln82_1 = or i1 %icmp_ln82_3, i1 %icmp_ln82_2" [firmware/model_test.cpp:82]   --->   Operation 863 'or' 'or_ln82_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 864 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_11)   --->   "%select_ln82_7 = select i1 %or_ln82_1, i3 %select_ln82_6, i3 %zext_ln70" [firmware/model_test.cpp:82]   --->   Operation 864 'select' 'select_ln82_7' <Predicate = (!or_ln82_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 865 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_11)   --->   "%select_ln82_10 = select i1 %icmp_ln82_5, i3 7, i3 6" [firmware/model_test.cpp:82]   --->   Operation 865 'select' 'select_ln82_10' <Predicate = (or_ln82_2)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 866 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_11 = select i1 %or_ln82_2, i3 %select_ln82_10, i3 %select_ln82_7" [firmware/model_test.cpp:82]   --->   Operation 866 'select' 'select_ln82_11' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 867 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_19)   --->   "%zext_ln70_1 = zext i3 %select_ln82_11" [firmware/model_test.cpp:70]   --->   Operation 867 'zext' 'zext_ln70_1' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 868 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_19)   --->   "%select_ln82_14 = select i1 %icmp_ln82_7, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 868 'select' 'select_ln82_14' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 869 [1/1] (0.12ns)   --->   "%or_ln82_3 = or i1 %icmp_ln82_7, i1 %icmp_ln82_6" [firmware/model_test.cpp:82]   --->   Operation 869 'or' 'or_ln82_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 870 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_19)   --->   "%select_ln82_15 = select i1 %or_ln82_3, i4 %select_ln82_14, i4 %zext_ln70_1" [firmware/model_test.cpp:82]   --->   Operation 870 'select' 'select_ln82_15' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 871 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_19)   --->   "%select_ln82_18 = select i1 %icmp_ln82_9, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 871 'select' 'select_ln82_18' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 872 [1/1] (0.12ns)   --->   "%or_ln82_4 = or i1 %icmp_ln82_9, i1 %icmp_ln82_8" [firmware/model_test.cpp:82]   --->   Operation 872 'or' 'or_ln82_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 873 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_19 = select i1 %or_ln82_4, i4 %select_ln82_18, i4 %select_ln82_15" [firmware/model_test.cpp:82]   --->   Operation 873 'select' 'select_ln82_19' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 874 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_59)   --->   "%or_ln82_5 = or i1 %icmp_ln82_10, i1 %icmp_ln82_9" [firmware/model_test.cpp:82]   --->   Operation 874 'or' 'or_ln82_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 875 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_27)   --->   "%select_ln82_22 = select i1 %icmp_ln82_11, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 875 'select' 'select_ln82_22' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 876 [1/1] (0.12ns)   --->   "%or_ln82_6 = or i1 %icmp_ln82_11, i1 %icmp_ln82_10" [firmware/model_test.cpp:82]   --->   Operation 876 'or' 'or_ln82_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 877 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_27)   --->   "%select_ln82_23 = select i1 %or_ln82_6, i4 %select_ln82_22, i4 %select_ln82_19" [firmware/model_test.cpp:82]   --->   Operation 877 'select' 'select_ln82_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 878 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_59)   --->   "%or_ln82_7 = or i1 %icmp_ln82_12, i1 %icmp_ln82_11" [firmware/model_test.cpp:82]   --->   Operation 878 'or' 'or_ln82_7' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 879 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_27)   --->   "%select_ln82_26 = select i1 %icmp_ln82_13, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 879 'select' 'select_ln82_26' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 880 [1/1] (0.12ns)   --->   "%or_ln82_8 = or i1 %icmp_ln82_13, i1 %icmp_ln82_12" [firmware/model_test.cpp:82]   --->   Operation 880 'or' 'or_ln82_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 881 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_27 = select i1 %or_ln82_8, i4 %select_ln82_26, i4 %select_ln82_23" [firmware/model_test.cpp:82]   --->   Operation 881 'select' 'select_ln82_27' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 882 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_35)   --->   "%select_ln82_30 = select i1 %icmp_ln82_15, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 882 'select' 'select_ln82_30' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 883 [1/1] (0.12ns)   --->   "%or_ln82_10 = or i1 %icmp_ln82_15, i1 %icmp_ln82_14" [firmware/model_test.cpp:82]   --->   Operation 883 'or' 'or_ln82_10' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 884 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_35)   --->   "%select_ln82_31 = select i1 %or_ln82_10, i4 %select_ln82_30, i4 %select_ln82_27" [firmware/model_test.cpp:82]   --->   Operation 884 'select' 'select_ln82_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 885 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_35)   --->   "%select_ln82_34 = select i1 %icmp_ln82_17, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 885 'select' 'select_ln82_34' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 886 [1/1] (0.12ns)   --->   "%or_ln82_12 = or i1 %icmp_ln82_17, i1 %icmp_ln82_16" [firmware/model_test.cpp:82]   --->   Operation 886 'or' 'or_ln82_12' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 887 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_35 = select i1 %or_ln82_12, i4 %select_ln82_34, i4 %select_ln82_31" [firmware/model_test.cpp:82]   --->   Operation 887 'select' 'select_ln82_35' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 888 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_26)   --->   "%or_ln82_13 = or i1 %icmp_ln82_18, i1 %icmp_ln82_17" [firmware/model_test.cpp:82]   --->   Operation 888 'or' 'or_ln82_13' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 889 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_43)   --->   "%select_ln82_38 = select i1 %icmp_ln82_19, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 889 'select' 'select_ln82_38' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 890 [1/1] (0.12ns)   --->   "%or_ln82_14 = or i1 %icmp_ln82_19, i1 %icmp_ln82_18" [firmware/model_test.cpp:82]   --->   Operation 890 'or' 'or_ln82_14' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 891 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_43)   --->   "%select_ln82_39 = select i1 %or_ln82_14, i4 %select_ln82_38, i4 %select_ln82_35" [firmware/model_test.cpp:82]   --->   Operation 891 'select' 'select_ln82_39' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 892 [1/1] (0.12ns)   --->   "%or_ln82_15 = or i1 %icmp_ln82_20, i1 %icmp_ln82_19" [firmware/model_test.cpp:82]   --->   Operation 892 'or' 'or_ln82_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 893 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_43)   --->   "%select_ln82_42 = select i1 %icmp_ln82_21, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 893 'select' 'select_ln82_42' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 894 [1/1] (0.12ns)   --->   "%or_ln82_16 = or i1 %icmp_ln82_21, i1 %icmp_ln82_20" [firmware/model_test.cpp:82]   --->   Operation 894 'or' 'or_ln82_16' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 895 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_43 = select i1 %or_ln82_16, i4 %select_ln82_42, i4 %select_ln82_39" [firmware/model_test.cpp:82]   --->   Operation 895 'select' 'select_ln82_43' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 896 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_22)   --->   "%xor_ln82_22 = xor i1 %icmp_ln82_22, i1 1" [firmware/model_test.cpp:82]   --->   Operation 896 'xor' 'xor_ln82_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 897 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_22 = and i1 %icmp_ln59_23, i1 %xor_ln82_22" [firmware/model_test.cpp:82]   --->   Operation 897 'and' 'and_ln82_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 898 [1/1] (0.27ns)   --->   "%check_bit_23 = select i1 %icmp_ln82_22, i2 2, i2 %check_bit_22" [firmware/model_test.cpp:82]   --->   Operation 898 'select' 'check_bit_23' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 899 [1/1] (0.00ns)   --->   "%zext_ln82_23 = zext i1 %icmp_ln59_24" [firmware/model_test.cpp:82]   --->   Operation 899 'zext' 'zext_ln82_23' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 900 [1/1] (0.43ns)   --->   "%icmp_ln82_23 = icmp_eq  i2 %zext_ln82_23, i2 %check_bit_23" [firmware/model_test.cpp:82]   --->   Operation 900 'icmp' 'icmp_ln82_23' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 901 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_23)   --->   "%xor_ln82_23 = xor i1 %icmp_ln82_23, i1 1" [firmware/model_test.cpp:82]   --->   Operation 901 'xor' 'xor_ln82_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 902 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_23 = and i1 %icmp_ln59_24, i1 %xor_ln82_23" [firmware/model_test.cpp:82]   --->   Operation 902 'and' 'and_ln82_23' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 903 [1/1] (0.27ns)   --->   "%check_bit_24 = select i1 %icmp_ln82_23, i2 2, i2 %check_bit_23" [firmware/model_test.cpp:82]   --->   Operation 903 'select' 'check_bit_24' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 904 [1/1] (0.00ns)   --->   "%zext_ln82_24 = zext i1 %icmp_ln59_25" [firmware/model_test.cpp:82]   --->   Operation 904 'zext' 'zext_ln82_24' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 905 [1/1] (0.43ns)   --->   "%icmp_ln82_24 = icmp_eq  i2 %zext_ln82_24, i2 %check_bit_24" [firmware/model_test.cpp:82]   --->   Operation 905 'icmp' 'icmp_ln82_24' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 906 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_24)   --->   "%xor_ln82_24 = xor i1 %icmp_ln82_24, i1 1" [firmware/model_test.cpp:82]   --->   Operation 906 'xor' 'xor_ln82_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 907 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_24 = and i1 %icmp_ln59_25, i1 %xor_ln82_24" [firmware/model_test.cpp:82]   --->   Operation 907 'and' 'and_ln82_24' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 908 [1/1] (0.27ns)   --->   "%check_bit_25 = select i1 %icmp_ln82_24, i2 2, i2 %check_bit_24" [firmware/model_test.cpp:82]   --->   Operation 908 'select' 'check_bit_25' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 909 [1/1] (0.00ns)   --->   "%zext_ln82_25 = zext i1 %icmp_ln59_26" [firmware/model_test.cpp:82]   --->   Operation 909 'zext' 'zext_ln82_25' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 910 [1/1] (0.43ns)   --->   "%icmp_ln82_25 = icmp_eq  i2 %zext_ln82_25, i2 %check_bit_25" [firmware/model_test.cpp:82]   --->   Operation 910 'icmp' 'icmp_ln82_25' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 911 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_25)   --->   "%xor_ln82_25 = xor i1 %icmp_ln82_25, i1 1" [firmware/model_test.cpp:82]   --->   Operation 911 'xor' 'xor_ln82_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 912 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_25 = and i1 %icmp_ln59_26, i1 %xor_ln82_25" [firmware/model_test.cpp:82]   --->   Operation 912 'and' 'and_ln82_25' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 913 [1/1] (0.27ns)   --->   "%check_bit_26 = select i1 %icmp_ln82_25, i2 2, i2 %check_bit_25" [firmware/model_test.cpp:82]   --->   Operation 913 'select' 'check_bit_26' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 914 [1/1] (0.00ns)   --->   "%zext_ln82_26 = zext i1 %icmp_ln59_27" [firmware/model_test.cpp:82]   --->   Operation 914 'zext' 'zext_ln82_26' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 915 [1/1] (0.43ns)   --->   "%icmp_ln82_26 = icmp_eq  i2 %zext_ln82_26, i2 %check_bit_26" [firmware/model_test.cpp:82]   --->   Operation 915 'icmp' 'icmp_ln82_26' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 916 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_26)   --->   "%xor_ln82_26 = xor i1 %icmp_ln82_26, i1 1" [firmware/model_test.cpp:82]   --->   Operation 916 'xor' 'xor_ln82_26' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 917 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_26 = and i1 %icmp_ln59_27, i1 %xor_ln82_26" [firmware/model_test.cpp:82]   --->   Operation 917 'and' 'and_ln82_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 918 [1/1] (0.27ns)   --->   "%check_bit_27 = select i1 %icmp_ln82_26, i2 2, i2 %check_bit_26" [firmware/model_test.cpp:82]   --->   Operation 918 'select' 'check_bit_27' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 919 [1/1] (0.00ns)   --->   "%zext_ln82_27 = zext i1 %icmp_ln59_28" [firmware/model_test.cpp:82]   --->   Operation 919 'zext' 'zext_ln82_27' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 920 [1/1] (0.43ns)   --->   "%icmp_ln82_27 = icmp_eq  i2 %zext_ln82_27, i2 %check_bit_27" [firmware/model_test.cpp:82]   --->   Operation 920 'icmp' 'icmp_ln82_27' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 921 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_27)   --->   "%xor_ln82_27 = xor i1 %icmp_ln82_27, i1 1" [firmware/model_test.cpp:82]   --->   Operation 921 'xor' 'xor_ln82_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 922 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_27 = and i1 %icmp_ln59_28, i1 %xor_ln82_27" [firmware/model_test.cpp:82]   --->   Operation 922 'and' 'and_ln82_27' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 923 [1/1] (0.27ns)   --->   "%check_bit_28 = select i1 %icmp_ln82_27, i2 2, i2 %check_bit_27" [firmware/model_test.cpp:82]   --->   Operation 923 'select' 'check_bit_28' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 924 [1/1] (0.00ns)   --->   "%zext_ln82_28 = zext i1 %icmp_ln59_29" [firmware/model_test.cpp:82]   --->   Operation 924 'zext' 'zext_ln82_28' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 925 [1/1] (0.43ns)   --->   "%icmp_ln82_28 = icmp_eq  i2 %zext_ln82_28, i2 %check_bit_28" [firmware/model_test.cpp:82]   --->   Operation 925 'icmp' 'icmp_ln82_28' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 926 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_26 = or i1 %or_ln82_15, i1 %or_ln82_13" [firmware/model_test.cpp:82]   --->   Operation 926 'or' 'or_ln82_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 927 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_59)   --->   "%or_ln82_28 = or i1 %or_ln82_7, i1 %or_ln82_5" [firmware/model_test.cpp:82]   --->   Operation 927 'or' 'or_ln82_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 928 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_59 = select i1 %or_ln82_28, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 928 'select' 'select_ln82_59' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 929 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_73)   --->   "%select_ln91_43 = select i1 %icmp_ln82_19, i12 %tmp_19, i12 %tmp_18" [firmware/model_test.cpp:91]   --->   Operation 929 'select' 'select_ln91_43' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 930 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_44 = select i1 %icmp_ln82_17, i12 %tmp_17, i12 %tmp_16" [firmware/model_test.cpp:91]   --->   Operation 930 'select' 'select_ln91_44' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 931 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_74)   --->   "%select_ln91_45 = select i1 %icmp_ln82_15, i12 %tmp_15, i12 %tmp_14" [firmware/model_test.cpp:91]   --->   Operation 931 'select' 'select_ln91_45' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 932 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_46 = select i1 %icmp_ln82_13, i12 %tmp_13, i12 %tmp_12" [firmware/model_test.cpp:91]   --->   Operation 932 'select' 'select_ln91_46' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 933 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_75)   --->   "%select_ln91_47 = select i1 %icmp_ln82_11, i12 %tmp_11, i12 %tmp_10" [firmware/model_test.cpp:91]   --->   Operation 933 'select' 'select_ln91_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 934 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_48 = select i1 %icmp_ln82_9, i12 %tmp_9, i12 %tmp_8" [firmware/model_test.cpp:91]   --->   Operation 934 'select' 'select_ln91_48' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 935 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_76)   --->   "%select_ln91_49 = select i1 %icmp_ln82_7, i12 %tmp_7, i12 %tmp_6" [firmware/model_test.cpp:91]   --->   Operation 935 'select' 'select_ln91_49' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 936 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_50 = select i1 %icmp_ln82_5, i12 %tmp_5, i12 %tmp_4" [firmware/model_test.cpp:91]   --->   Operation 936 'select' 'select_ln91_50' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 937 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_73 = select i1 %or_ln82_14, i12 %select_ln91_43, i12 %select_ln91_44" [firmware/model_test.cpp:91]   --->   Operation 937 'select' 'select_ln91_73' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 938 [1/1] (0.12ns)   --->   "%or_ln91_19 = or i1 %or_ln82_14, i1 %or_ln82_12" [firmware/model_test.cpp:91]   --->   Operation 938 'or' 'or_ln91_19' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 939 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_74 = select i1 %or_ln82_10, i12 %select_ln91_45, i12 %select_ln91_46" [firmware/model_test.cpp:91]   --->   Operation 939 'select' 'select_ln91_74' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 940 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_34)   --->   "%or_ln91_20 = or i1 %or_ln82_10, i1 %or_ln82_8" [firmware/model_test.cpp:91]   --->   Operation 940 'or' 'or_ln91_20' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 941 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_75 = select i1 %or_ln82_6, i12 %select_ln91_47, i12 %select_ln91_48" [firmware/model_test.cpp:91]   --->   Operation 941 'select' 'select_ln91_75' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 942 [1/1] (0.12ns)   --->   "%or_ln91_21 = or i1 %or_ln82_6, i1 %or_ln82_4" [firmware/model_test.cpp:91]   --->   Operation 942 'or' 'or_ln91_21' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 943 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_76 = select i1 %or_ln82_3, i12 %select_ln91_49, i12 %select_ln91_50" [firmware/model_test.cpp:91]   --->   Operation 943 'select' 'select_ln91_76' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 944 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_96)   --->   "%select_ln91_88 = select i1 %or_ln91_19, i12 %select_ln91_73, i12 %select_ln91_74" [firmware/model_test.cpp:91]   --->   Operation 944 'select' 'select_ln91_88' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 945 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_34 = or i1 %or_ln91_19, i1 %or_ln91_20" [firmware/model_test.cpp:91]   --->   Operation 945 'or' 'or_ln91_34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 946 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_89 = select i1 %or_ln91_21, i12 %select_ln91_75, i12 %select_ln91_76" [firmware/model_test.cpp:91]   --->   Operation 946 'select' 'select_ln91_89' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 947 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_96 = select i1 %or_ln91_34, i12 %select_ln91_88, i12 %select_ln91_89" [firmware/model_test.cpp:91]   --->   Operation 947 'select' 'select_ln91_96' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 948 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_226)   --->   "%select_ln70 = select i1 %icmp_ln82_99, i3 3, i3 2" [firmware/model_test.cpp:70]   --->   Operation 948 'select' 'select_ln70' <Predicate = (!or_ln82_113 & !or_ln82_114 & !or_ln82_115)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 949 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_226)   --->   "%select_ln82_221 = select i1 %icmp_ln82_101, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 949 'select' 'select_ln82_221' <Predicate = (!or_ln82_113 & !or_ln82_114 & !or_ln82_115)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 950 [1/1] (0.12ns)   --->   "%or_ln82_112 = or i1 %icmp_ln82_101, i1 %icmp_ln82_100" [firmware/model_test.cpp:82]   --->   Operation 950 'or' 'or_ln82_112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 951 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_226)   --->   "%select_ln82_222 = select i1 %or_ln82_112, i3 %select_ln82_221, i3 %select_ln70" [firmware/model_test.cpp:82]   --->   Operation 951 'select' 'select_ln82_222' <Predicate = (!or_ln82_113 & !or_ln82_114 & !or_ln82_115)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 952 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_226)   --->   "%select_ln82_225 = select i1 %icmp_ln82_103, i3 7, i3 6" [firmware/model_test.cpp:82]   --->   Operation 952 'select' 'select_ln82_225' <Predicate = (or_ln82_113 & !or_ln82_114 & !or_ln82_115)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 953 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_226 = select i1 %or_ln82_113, i3 %select_ln82_225, i3 %select_ln82_222" [firmware/model_test.cpp:82]   --->   Operation 953 'select' 'select_ln82_226' <Predicate = (!or_ln82_114 & !or_ln82_115)> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 954 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_234)   --->   "%zext_ln70_4 = zext i3 %select_ln82_226" [firmware/model_test.cpp:70]   --->   Operation 954 'zext' 'zext_ln70_4' <Predicate = (!or_ln82_114 & !or_ln82_115)> <Delay = 0.00>
ST_5 : Operation 955 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_234)   --->   "%select_ln82_229 = select i1 %icmp_ln82_105, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 955 'select' 'select_ln82_229' <Predicate = (or_ln82_114 & !or_ln82_115)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 956 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_234)   --->   "%select_ln82_230 = select i1 %or_ln82_114, i4 %select_ln82_229, i4 %zext_ln70_4" [firmware/model_test.cpp:82]   --->   Operation 956 'select' 'select_ln82_230' <Predicate = (!or_ln82_115)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 957 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_234)   --->   "%select_ln82_233 = select i1 %icmp_ln82_107, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 957 'select' 'select_ln82_233' <Predicate = (or_ln82_115)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 958 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_234 = select i1 %or_ln82_115, i4 %select_ln82_233, i4 %select_ln82_230" [firmware/model_test.cpp:82]   --->   Operation 958 'select' 'select_ln82_234' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 959 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_274)   --->   "%or_ln82_116 = or i1 %icmp_ln82_108, i1 %icmp_ln82_107" [firmware/model_test.cpp:82]   --->   Operation 959 'or' 'or_ln82_116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 960 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_242)   --->   "%select_ln82_237 = select i1 %icmp_ln82_109, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 960 'select' 'select_ln82_237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 961 [1/1] (0.12ns)   --->   "%or_ln82_117 = or i1 %icmp_ln82_109, i1 %icmp_ln82_108" [firmware/model_test.cpp:82]   --->   Operation 961 'or' 'or_ln82_117' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 962 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_242)   --->   "%select_ln82_238 = select i1 %or_ln82_117, i4 %select_ln82_237, i4 %select_ln82_234" [firmware/model_test.cpp:82]   --->   Operation 962 'select' 'select_ln82_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 963 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_274)   --->   "%or_ln82_118 = or i1 %icmp_ln82_110, i1 %icmp_ln82_109" [firmware/model_test.cpp:82]   --->   Operation 963 'or' 'or_ln82_118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 964 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_242)   --->   "%select_ln82_241 = select i1 %icmp_ln82_111, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 964 'select' 'select_ln82_241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 965 [1/1] (0.12ns)   --->   "%or_ln82_119 = or i1 %icmp_ln82_111, i1 %icmp_ln82_110" [firmware/model_test.cpp:82]   --->   Operation 965 'or' 'or_ln82_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 966 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_242 = select i1 %or_ln82_119, i4 %select_ln82_241, i4 %select_ln82_238" [firmware/model_test.cpp:82]   --->   Operation 966 'select' 'select_ln82_242' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 967 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_250)   --->   "%select_ln82_245 = select i1 %icmp_ln82_113, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 967 'select' 'select_ln82_245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 968 [1/1] (0.12ns)   --->   "%or_ln82_121 = or i1 %icmp_ln82_113, i1 %icmp_ln82_112" [firmware/model_test.cpp:82]   --->   Operation 968 'or' 'or_ln82_121' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 969 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_250)   --->   "%select_ln82_246 = select i1 %or_ln82_121, i4 %select_ln82_245, i4 %select_ln82_242" [firmware/model_test.cpp:82]   --->   Operation 969 'select' 'select_ln82_246' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 970 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_250)   --->   "%select_ln82_249 = select i1 %icmp_ln82_115, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 970 'select' 'select_ln82_249' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 971 [1/1] (0.12ns)   --->   "%or_ln82_123 = or i1 %icmp_ln82_115, i1 %icmp_ln82_114" [firmware/model_test.cpp:82]   --->   Operation 971 'or' 'or_ln82_123' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 972 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_250 = select i1 %or_ln82_123, i4 %select_ln82_249, i4 %select_ln82_246" [firmware/model_test.cpp:82]   --->   Operation 972 'select' 'select_ln82_250' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 973 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_137)   --->   "%or_ln82_124 = or i1 %icmp_ln82_116, i1 %icmp_ln82_115" [firmware/model_test.cpp:82]   --->   Operation 973 'or' 'or_ln82_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 974 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_258)   --->   "%select_ln82_253 = select i1 %icmp_ln82_117, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 974 'select' 'select_ln82_253' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 975 [1/1] (0.12ns)   --->   "%or_ln82_125 = or i1 %icmp_ln82_117, i1 %icmp_ln82_116" [firmware/model_test.cpp:82]   --->   Operation 975 'or' 'or_ln82_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 976 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_258)   --->   "%select_ln82_254 = select i1 %or_ln82_125, i4 %select_ln82_253, i4 %select_ln82_250" [firmware/model_test.cpp:82]   --->   Operation 976 'select' 'select_ln82_254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 977 [1/1] (0.12ns)   --->   "%or_ln82_126 = or i1 %icmp_ln82_118, i1 %icmp_ln82_117" [firmware/model_test.cpp:82]   --->   Operation 977 'or' 'or_ln82_126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 978 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_258)   --->   "%select_ln82_257 = select i1 %icmp_ln82_119, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 978 'select' 'select_ln82_257' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 979 [1/1] (0.12ns)   --->   "%or_ln82_127 = or i1 %icmp_ln82_119, i1 %icmp_ln82_118" [firmware/model_test.cpp:82]   --->   Operation 979 'or' 'or_ln82_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 980 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_258 = select i1 %or_ln82_127, i4 %select_ln82_257, i4 %select_ln82_254" [firmware/model_test.cpp:82]   --->   Operation 980 'select' 'select_ln82_258' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 981 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_119)   --->   "%xor_ln82_119 = xor i1 %icmp_ln82_119, i1 1" [firmware/model_test.cpp:82]   --->   Operation 981 'xor' 'xor_ln82_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 982 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_119 = and i1 %and_ln82_21, i1 %xor_ln82_119" [firmware/model_test.cpp:82]   --->   Operation 982 'and' 'and_ln82_119' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 983 [1/1] (0.27ns)   --->   "%check_bit_120 = select i1 %icmp_ln82_119, i2 2, i2 %check_bit_119" [firmware/model_test.cpp:82]   --->   Operation 983 'select' 'check_bit_120' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 984 [1/1] (0.00ns)   --->   "%zext_ln82_120 = zext i1 %and_ln82_22" [firmware/model_test.cpp:82]   --->   Operation 984 'zext' 'zext_ln82_120' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 985 [1/1] (0.43ns)   --->   "%icmp_ln82_120 = icmp_eq  i2 %zext_ln82_120, i2 %check_bit_120" [firmware/model_test.cpp:82]   --->   Operation 985 'icmp' 'icmp_ln82_120' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 986 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_120)   --->   "%xor_ln82_120 = xor i1 %icmp_ln82_120, i1 1" [firmware/model_test.cpp:82]   --->   Operation 986 'xor' 'xor_ln82_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 987 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_120 = and i1 %and_ln82_22, i1 %xor_ln82_120" [firmware/model_test.cpp:82]   --->   Operation 987 'and' 'and_ln82_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 988 [1/1] (0.27ns)   --->   "%check_bit_121 = select i1 %icmp_ln82_120, i2 2, i2 %check_bit_120" [firmware/model_test.cpp:82]   --->   Operation 988 'select' 'check_bit_121' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 989 [1/1] (0.00ns)   --->   "%zext_ln82_121 = zext i1 %and_ln82_23" [firmware/model_test.cpp:82]   --->   Operation 989 'zext' 'zext_ln82_121' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 990 [1/1] (0.43ns)   --->   "%icmp_ln82_121 = icmp_eq  i2 %zext_ln82_121, i2 %check_bit_121" [firmware/model_test.cpp:82]   --->   Operation 990 'icmp' 'icmp_ln82_121' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 991 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_121)   --->   "%xor_ln82_121 = xor i1 %icmp_ln82_121, i1 1" [firmware/model_test.cpp:82]   --->   Operation 991 'xor' 'xor_ln82_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 992 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_121 = and i1 %and_ln82_23, i1 %xor_ln82_121" [firmware/model_test.cpp:82]   --->   Operation 992 'and' 'and_ln82_121' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 993 [1/1] (0.27ns)   --->   "%check_bit_122 = select i1 %icmp_ln82_121, i2 2, i2 %check_bit_121" [firmware/model_test.cpp:82]   --->   Operation 993 'select' 'check_bit_122' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 994 [1/1] (0.00ns)   --->   "%zext_ln82_122 = zext i1 %and_ln82_24" [firmware/model_test.cpp:82]   --->   Operation 994 'zext' 'zext_ln82_122' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 995 [1/1] (0.43ns)   --->   "%icmp_ln82_122 = icmp_eq  i2 %zext_ln82_122, i2 %check_bit_122" [firmware/model_test.cpp:82]   --->   Operation 995 'icmp' 'icmp_ln82_122' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 996 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_122)   --->   "%xor_ln82_122 = xor i1 %icmp_ln82_122, i1 1" [firmware/model_test.cpp:82]   --->   Operation 996 'xor' 'xor_ln82_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 997 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_122 = and i1 %and_ln82_24, i1 %xor_ln82_122" [firmware/model_test.cpp:82]   --->   Operation 997 'and' 'and_ln82_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 998 [1/1] (0.27ns)   --->   "%check_bit_123 = select i1 %icmp_ln82_122, i2 2, i2 %check_bit_122" [firmware/model_test.cpp:82]   --->   Operation 998 'select' 'check_bit_123' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 999 [1/1] (0.00ns)   --->   "%zext_ln82_123 = zext i1 %and_ln82_25" [firmware/model_test.cpp:82]   --->   Operation 999 'zext' 'zext_ln82_123' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1000 [1/1] (0.43ns)   --->   "%icmp_ln82_123 = icmp_eq  i2 %zext_ln82_123, i2 %check_bit_123" [firmware/model_test.cpp:82]   --->   Operation 1000 'icmp' 'icmp_ln82_123' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1001 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_123)   --->   "%xor_ln82_123 = xor i1 %icmp_ln82_123, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1001 'xor' 'xor_ln82_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1002 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_123 = and i1 %and_ln82_25, i1 %xor_ln82_123" [firmware/model_test.cpp:82]   --->   Operation 1002 'and' 'and_ln82_123' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1003 [1/1] (0.27ns)   --->   "%check_bit_124 = select i1 %icmp_ln82_123, i2 2, i2 %check_bit_123" [firmware/model_test.cpp:82]   --->   Operation 1003 'select' 'check_bit_124' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1004 [1/1] (0.00ns)   --->   "%zext_ln82_124 = zext i1 %and_ln82_26" [firmware/model_test.cpp:82]   --->   Operation 1004 'zext' 'zext_ln82_124' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1005 [1/1] (0.43ns)   --->   "%icmp_ln82_124 = icmp_eq  i2 %zext_ln82_124, i2 %check_bit_124" [firmware/model_test.cpp:82]   --->   Operation 1005 'icmp' 'icmp_ln82_124' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1006 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_124)   --->   "%xor_ln82_124 = xor i1 %icmp_ln82_124, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1006 'xor' 'xor_ln82_124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1007 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_124 = and i1 %and_ln82_26, i1 %xor_ln82_124" [firmware/model_test.cpp:82]   --->   Operation 1007 'and' 'and_ln82_124' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1008 [1/1] (0.27ns)   --->   "%check_bit_125 = select i1 %icmp_ln82_124, i2 2, i2 %check_bit_124" [firmware/model_test.cpp:82]   --->   Operation 1008 'select' 'check_bit_125' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1009 [1/1] (0.00ns)   --->   "%zext_ln82_125 = zext i1 %and_ln82_27" [firmware/model_test.cpp:82]   --->   Operation 1009 'zext' 'zext_ln82_125' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1010 [1/1] (0.43ns)   --->   "%icmp_ln82_125 = icmp_eq  i2 %zext_ln82_125, i2 %check_bit_125" [firmware/model_test.cpp:82]   --->   Operation 1010 'icmp' 'icmp_ln82_125' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1011 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_137 = or i1 %or_ln82_126, i1 %or_ln82_124" [firmware/model_test.cpp:82]   --->   Operation 1011 'or' 'or_ln82_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1012 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_274)   --->   "%or_ln82_139 = or i1 %or_ln82_118, i1 %or_ln82_116" [firmware/model_test.cpp:82]   --->   Operation 1012 'or' 'or_ln82_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1013 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_274 = select i1 %or_ln82_139, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 1013 'select' 'select_ln82_274' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1014 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_176)   --->   "%select_ln91_146 = select i1 %icmp_ln82_117, i12 %tmp_19, i12 %tmp_18" [firmware/model_test.cpp:91]   --->   Operation 1014 'select' 'select_ln91_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1015 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_147 = select i1 %icmp_ln82_115, i12 %tmp_17, i12 %tmp_16" [firmware/model_test.cpp:91]   --->   Operation 1015 'select' 'select_ln91_147' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1016 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_177)   --->   "%select_ln91_148 = select i1 %icmp_ln82_113, i12 %tmp_15, i12 %tmp_14" [firmware/model_test.cpp:91]   --->   Operation 1016 'select' 'select_ln91_148' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1017 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_149 = select i1 %icmp_ln82_111, i12 %tmp_13, i12 %tmp_12" [firmware/model_test.cpp:91]   --->   Operation 1017 'select' 'select_ln91_149' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1018 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_178)   --->   "%select_ln91_150 = select i1 %icmp_ln82_109, i12 %tmp_11, i12 %tmp_10" [firmware/model_test.cpp:91]   --->   Operation 1018 'select' 'select_ln91_150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1019 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_151 = select i1 %icmp_ln82_107, i12 %tmp_9, i12 %tmp_8" [firmware/model_test.cpp:91]   --->   Operation 1019 'select' 'select_ln91_151' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1020 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_179)   --->   "%select_ln91_152 = select i1 %icmp_ln82_105, i12 %tmp_7, i12 %tmp_6" [firmware/model_test.cpp:91]   --->   Operation 1020 'select' 'select_ln91_152' <Predicate = (or_ln82_114)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1021 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_153 = select i1 %icmp_ln82_103, i12 %tmp_5, i12 %tmp_4" [firmware/model_test.cpp:91]   --->   Operation 1021 'select' 'select_ln91_153' <Predicate = (!or_ln82_114)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1022 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_176 = select i1 %or_ln82_125, i12 %select_ln91_146, i12 %select_ln91_147" [firmware/model_test.cpp:91]   --->   Operation 1022 'select' 'select_ln91_176' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1023 [1/1] (0.12ns)   --->   "%or_ln91_65 = or i1 %or_ln82_125, i1 %or_ln82_123" [firmware/model_test.cpp:91]   --->   Operation 1023 'or' 'or_ln91_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1024 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_177 = select i1 %or_ln82_121, i12 %select_ln91_148, i12 %select_ln91_149" [firmware/model_test.cpp:91]   --->   Operation 1024 'select' 'select_ln91_177' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1025 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_79)   --->   "%or_ln91_66 = or i1 %or_ln82_121, i1 %or_ln82_119" [firmware/model_test.cpp:91]   --->   Operation 1025 'or' 'or_ln91_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1026 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_178 = select i1 %or_ln82_117, i12 %select_ln91_150, i12 %select_ln91_151" [firmware/model_test.cpp:91]   --->   Operation 1026 'select' 'select_ln91_178' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1027 [1/1] (0.12ns)   --->   "%or_ln91_67 = or i1 %or_ln82_117, i1 %or_ln82_115" [firmware/model_test.cpp:91]   --->   Operation 1027 'or' 'or_ln91_67' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1028 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_179 = select i1 %or_ln82_114, i12 %select_ln91_152, i12 %select_ln91_153" [firmware/model_test.cpp:91]   --->   Operation 1028 'select' 'select_ln91_179' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1029 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_198)   --->   "%select_ln91_191 = select i1 %or_ln91_65, i12 %select_ln91_176, i12 %select_ln91_177" [firmware/model_test.cpp:91]   --->   Operation 1029 'select' 'select_ln91_191' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1030 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_79 = or i1 %or_ln91_65, i1 %or_ln91_66" [firmware/model_test.cpp:91]   --->   Operation 1030 'or' 'or_ln91_79' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1031 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_192 = select i1 %or_ln91_67, i12 %select_ln91_178, i12 %select_ln91_179" [firmware/model_test.cpp:91]   --->   Operation 1031 'select' 'select_ln91_192' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1032 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_198 = select i1 %or_ln91_79, i12 %select_ln91_191, i12 %select_ln91_192" [firmware/model_test.cpp:91]   --->   Operation 1032 'select' 'select_ln91_198' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1033 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_444)   --->   "%select_ln82_435 = select i1 %icmp_ln82_198, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 1033 'select' 'select_ln82_435' <Predicate = (or_ln82_223 & !or_ln82_224 & !or_ln82_225 & !or_ln82_226)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1034 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_444)   --->   "%select_ln82_436 = select i1 %or_ln82_223, i3 %select_ln82_435, i3 3" [firmware/model_test.cpp:82]   --->   Operation 1034 'select' 'select_ln82_436' <Predicate = (!or_ln82_224 & !or_ln82_225 & !or_ln82_226)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1035 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_444)   --->   "%select_ln82_439 = select i1 %icmp_ln82_200, i3 7, i3 6" [firmware/model_test.cpp:82]   --->   Operation 1035 'select' 'select_ln82_439' <Predicate = (or_ln82_224 & !or_ln82_225 & !or_ln82_226)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1036 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_444)   --->   "%select_ln82_440 = select i1 %or_ln82_224, i3 %select_ln82_439, i3 %select_ln82_436" [firmware/model_test.cpp:82]   --->   Operation 1036 'select' 'select_ln82_440' <Predicate = (!or_ln82_225 & !or_ln82_226)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1037 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_444)   --->   "%zext_ln70_7 = zext i3 %select_ln82_440" [firmware/model_test.cpp:70]   --->   Operation 1037 'zext' 'zext_ln70_7' <Predicate = (!or_ln82_225 & !or_ln82_226)> <Delay = 0.00>
ST_5 : Operation 1038 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_444)   --->   "%select_ln82_443 = select i1 %icmp_ln82_202, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1038 'select' 'select_ln82_443' <Predicate = (or_ln82_225 & !or_ln82_226)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1039 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_444 = select i1 %or_ln82_225, i4 %select_ln82_443, i4 %zext_ln70_7" [firmware/model_test.cpp:82]   --->   Operation 1039 'select' 'select_ln82_444' <Predicate = (!or_ln82_226)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1040 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_452)   --->   "%select_ln82_447 = select i1 %icmp_ln82_204, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1040 'select' 'select_ln82_447' <Predicate = (or_ln82_226)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1041 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_452)   --->   "%select_ln82_448 = select i1 %or_ln82_226, i4 %select_ln82_447, i4 %select_ln82_444" [firmware/model_test.cpp:82]   --->   Operation 1041 'select' 'select_ln82_448' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1042 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_488)   --->   "%or_ln82_227 = or i1 %icmp_ln82_205, i1 %icmp_ln82_204" [firmware/model_test.cpp:82]   --->   Operation 1042 'or' 'or_ln82_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1043 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_452)   --->   "%select_ln82_451 = select i1 %icmp_ln82_206, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 1043 'select' 'select_ln82_451' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1044 [1/1] (0.12ns)   --->   "%or_ln82_228 = or i1 %icmp_ln82_206, i1 %icmp_ln82_205" [firmware/model_test.cpp:82]   --->   Operation 1044 'or' 'or_ln82_228' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1045 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_452 = select i1 %or_ln82_228, i4 %select_ln82_451, i4 %select_ln82_448" [firmware/model_test.cpp:82]   --->   Operation 1045 'select' 'select_ln82_452' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1046 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_488)   --->   "%or_ln82_229 = or i1 %icmp_ln82_207, i1 %icmp_ln82_206" [firmware/model_test.cpp:82]   --->   Operation 1046 'or' 'or_ln82_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1047 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_460)   --->   "%select_ln82_455 = select i1 %icmp_ln82_208, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1047 'select' 'select_ln82_455' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1048 [1/1] (0.12ns)   --->   "%or_ln82_230 = or i1 %icmp_ln82_208, i1 %icmp_ln82_207" [firmware/model_test.cpp:82]   --->   Operation 1048 'or' 'or_ln82_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1049 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_460)   --->   "%select_ln82_456 = select i1 %or_ln82_230, i4 %select_ln82_455, i4 %select_ln82_452" [firmware/model_test.cpp:82]   --->   Operation 1049 'select' 'select_ln82_456' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1050 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_460)   --->   "%select_ln82_459 = select i1 %icmp_ln82_210, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 1050 'select' 'select_ln82_459' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1051 [1/1] (0.12ns)   --->   "%or_ln82_232 = or i1 %icmp_ln82_210, i1 %icmp_ln82_209" [firmware/model_test.cpp:82]   --->   Operation 1051 'or' 'or_ln82_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1052 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_460 = select i1 %or_ln82_232, i4 %select_ln82_459, i4 %select_ln82_456" [firmware/model_test.cpp:82]   --->   Operation 1052 'select' 'select_ln82_460' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1053 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_468)   --->   "%select_ln82_463 = select i1 %icmp_ln82_212, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1053 'select' 'select_ln82_463' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1054 [1/1] (0.12ns)   --->   "%or_ln82_234 = or i1 %icmp_ln82_212, i1 %icmp_ln82_211" [firmware/model_test.cpp:82]   --->   Operation 1054 'or' 'or_ln82_234' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1055 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_468)   --->   "%select_ln82_464 = select i1 %or_ln82_234, i4 %select_ln82_463, i4 %select_ln82_460" [firmware/model_test.cpp:82]   --->   Operation 1055 'select' 'select_ln82_464' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1056 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_248)   --->   "%or_ln82_235 = or i1 %icmp_ln82_213, i1 %icmp_ln82_212" [firmware/model_test.cpp:82]   --->   Operation 1056 'or' 'or_ln82_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1057 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_468)   --->   "%select_ln82_467 = select i1 %icmp_ln82_214, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1057 'select' 'select_ln82_467' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1058 [1/1] (0.12ns)   --->   "%or_ln82_236 = or i1 %icmp_ln82_214, i1 %icmp_ln82_213" [firmware/model_test.cpp:82]   --->   Operation 1058 'or' 'or_ln82_236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1059 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_468 = select i1 %or_ln82_236, i4 %select_ln82_467, i4 %select_ln82_464" [firmware/model_test.cpp:82]   --->   Operation 1059 'select' 'select_ln82_468' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1060 [1/1] (0.12ns)   --->   "%or_ln82_237 = or i1 %icmp_ln82_215, i1 %icmp_ln82_214" [firmware/model_test.cpp:82]   --->   Operation 1060 'or' 'or_ln82_237' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1061 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_215)   --->   "%xor_ln82_215 = xor i1 %icmp_ln82_215, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1061 'xor' 'xor_ln82_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1062 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_215 = and i1 %and_ln82_118, i1 %xor_ln82_215" [firmware/model_test.cpp:82]   --->   Operation 1062 'and' 'and_ln82_215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1063 [1/1] (0.27ns)   --->   "%check_bit_216 = select i1 %icmp_ln82_215, i2 2, i2 %check_bit_215" [firmware/model_test.cpp:82]   --->   Operation 1063 'select' 'check_bit_216' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1064 [1/1] (0.00ns)   --->   "%zext_ln82_216 = zext i1 %and_ln82_119" [firmware/model_test.cpp:82]   --->   Operation 1064 'zext' 'zext_ln82_216' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1065 [1/1] (0.43ns)   --->   "%icmp_ln82_216 = icmp_eq  i2 %zext_ln82_216, i2 %check_bit_216" [firmware/model_test.cpp:82]   --->   Operation 1065 'icmp' 'icmp_ln82_216' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1066 [1/1] (0.12ns)   --->   "%or_ln82_238 = or i1 %icmp_ln82_216, i1 %icmp_ln82_215" [firmware/model_test.cpp:82]   --->   Operation 1066 'or' 'or_ln82_238' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1067 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_216)   --->   "%xor_ln82_216 = xor i1 %icmp_ln82_216, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1067 'xor' 'xor_ln82_216' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1068 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_216 = and i1 %and_ln82_119, i1 %xor_ln82_216" [firmware/model_test.cpp:82]   --->   Operation 1068 'and' 'and_ln82_216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1069 [1/1] (0.27ns)   --->   "%check_bit_217 = select i1 %icmp_ln82_216, i2 2, i2 %check_bit_216" [firmware/model_test.cpp:82]   --->   Operation 1069 'select' 'check_bit_217' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1070 [1/1] (0.00ns)   --->   "%zext_ln82_217 = zext i1 %and_ln82_120" [firmware/model_test.cpp:82]   --->   Operation 1070 'zext' 'zext_ln82_217' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1071 [1/1] (0.43ns)   --->   "%icmp_ln82_217 = icmp_eq  i2 %zext_ln82_217, i2 %check_bit_217" [firmware/model_test.cpp:82]   --->   Operation 1071 'icmp' 'icmp_ln82_217' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1072 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_217)   --->   "%xor_ln82_217 = xor i1 %icmp_ln82_217, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1072 'xor' 'xor_ln82_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1073 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_217 = and i1 %and_ln82_120, i1 %xor_ln82_217" [firmware/model_test.cpp:82]   --->   Operation 1073 'and' 'and_ln82_217' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1074 [1/1] (0.27ns)   --->   "%check_bit_218 = select i1 %icmp_ln82_217, i2 2, i2 %check_bit_217" [firmware/model_test.cpp:82]   --->   Operation 1074 'select' 'check_bit_218' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1075 [1/1] (0.00ns)   --->   "%zext_ln82_218 = zext i1 %and_ln82_121" [firmware/model_test.cpp:82]   --->   Operation 1075 'zext' 'zext_ln82_218' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1076 [1/1] (0.43ns)   --->   "%icmp_ln82_218 = icmp_eq  i2 %zext_ln82_218, i2 %check_bit_218" [firmware/model_test.cpp:82]   --->   Operation 1076 'icmp' 'icmp_ln82_218' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1077 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_218)   --->   "%xor_ln82_218 = xor i1 %icmp_ln82_218, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1077 'xor' 'xor_ln82_218' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1078 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_218 = and i1 %and_ln82_121, i1 %xor_ln82_218" [firmware/model_test.cpp:82]   --->   Operation 1078 'and' 'and_ln82_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1079 [1/1] (0.27ns)   --->   "%check_bit_219 = select i1 %icmp_ln82_218, i2 2, i2 %check_bit_218" [firmware/model_test.cpp:82]   --->   Operation 1079 'select' 'check_bit_219' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1080 [1/1] (0.00ns)   --->   "%zext_ln82_219 = zext i1 %and_ln82_122" [firmware/model_test.cpp:82]   --->   Operation 1080 'zext' 'zext_ln82_219' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1081 [1/1] (0.43ns)   --->   "%icmp_ln82_219 = icmp_eq  i2 %zext_ln82_219, i2 %check_bit_219" [firmware/model_test.cpp:82]   --->   Operation 1081 'icmp' 'icmp_ln82_219' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1082 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_219)   --->   "%xor_ln82_219 = xor i1 %icmp_ln82_219, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1082 'xor' 'xor_ln82_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1083 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_219 = and i1 %and_ln82_122, i1 %xor_ln82_219" [firmware/model_test.cpp:82]   --->   Operation 1083 'and' 'and_ln82_219' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1084 [1/1] (0.27ns)   --->   "%check_bit_220 = select i1 %icmp_ln82_219, i2 2, i2 %check_bit_219" [firmware/model_test.cpp:82]   --->   Operation 1084 'select' 'check_bit_220' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1085 [1/1] (0.00ns)   --->   "%zext_ln82_220 = zext i1 %and_ln82_123" [firmware/model_test.cpp:82]   --->   Operation 1085 'zext' 'zext_ln82_220' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1086 [1/1] (0.43ns)   --->   "%icmp_ln82_220 = icmp_eq  i2 %zext_ln82_220, i2 %check_bit_220" [firmware/model_test.cpp:82]   --->   Operation 1086 'icmp' 'icmp_ln82_220' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1087 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_220)   --->   "%xor_ln82_220 = xor i1 %icmp_ln82_220, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1087 'xor' 'xor_ln82_220' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1088 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_220 = and i1 %and_ln82_123, i1 %xor_ln82_220" [firmware/model_test.cpp:82]   --->   Operation 1088 'and' 'and_ln82_220' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1089 [1/1] (0.27ns)   --->   "%check_bit_221 = select i1 %icmp_ln82_220, i2 2, i2 %check_bit_220" [firmware/model_test.cpp:82]   --->   Operation 1089 'select' 'check_bit_221' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1090 [1/1] (0.00ns)   --->   "%zext_ln82_221 = zext i1 %and_ln82_124" [firmware/model_test.cpp:82]   --->   Operation 1090 'zext' 'zext_ln82_221' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1091 [1/1] (0.43ns)   --->   "%icmp_ln82_221 = icmp_eq  i2 %zext_ln82_221, i2 %check_bit_221" [firmware/model_test.cpp:82]   --->   Operation 1091 'icmp' 'icmp_ln82_221' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1092 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_248 = or i1 %or_ln82_237, i1 %or_ln82_235" [firmware/model_test.cpp:82]   --->   Operation 1092 'or' 'or_ln82_248' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1093 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_488)   --->   "%or_ln82_250 = or i1 %or_ln82_229, i1 %or_ln82_227" [firmware/model_test.cpp:82]   --->   Operation 1093 'or' 'or_ln82_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1094 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_488 = select i1 %or_ln82_250, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 1094 'select' 'select_ln82_488' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1095 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_277)   --->   "%select_ln91_248 = select i1 %icmp_ln82_214, i12 %tmp_19, i12 %tmp_18" [firmware/model_test.cpp:91]   --->   Operation 1095 'select' 'select_ln91_248' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1096 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_249 = select i1 %icmp_ln82_212, i12 %tmp_17, i12 %tmp_16" [firmware/model_test.cpp:91]   --->   Operation 1096 'select' 'select_ln91_249' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1097 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_278)   --->   "%select_ln91_250 = select i1 %icmp_ln82_210, i12 %tmp_15, i12 %tmp_14" [firmware/model_test.cpp:91]   --->   Operation 1097 'select' 'select_ln91_250' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1098 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_251 = select i1 %icmp_ln82_208, i12 %tmp_13, i12 %tmp_12" [firmware/model_test.cpp:91]   --->   Operation 1098 'select' 'select_ln91_251' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1099 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_279)   --->   "%select_ln91_252 = select i1 %icmp_ln82_206, i12 %tmp_11, i12 %tmp_10" [firmware/model_test.cpp:91]   --->   Operation 1099 'select' 'select_ln91_252' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1100 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_253 = select i1 %icmp_ln82_204, i12 %tmp_9, i12 %tmp_8" [firmware/model_test.cpp:91]   --->   Operation 1100 'select' 'select_ln91_253' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1101 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_280)   --->   "%select_ln91_254 = select i1 %icmp_ln82_202, i12 %tmp_7, i12 %tmp_6" [firmware/model_test.cpp:91]   --->   Operation 1101 'select' 'select_ln91_254' <Predicate = (or_ln82_225)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1102 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_255 = select i1 %icmp_ln82_200, i12 %tmp_5, i12 %tmp_4" [firmware/model_test.cpp:91]   --->   Operation 1102 'select' 'select_ln91_255' <Predicate = (!or_ln82_225)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1103 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_277 = select i1 %or_ln82_236, i12 %select_ln91_248, i12 %select_ln91_249" [firmware/model_test.cpp:91]   --->   Operation 1103 'select' 'select_ln91_277' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1104 [1/1] (0.12ns)   --->   "%or_ln91_110 = or i1 %or_ln82_236, i1 %or_ln82_234" [firmware/model_test.cpp:91]   --->   Operation 1104 'or' 'or_ln91_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1105 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_278 = select i1 %or_ln82_232, i12 %select_ln91_250, i12 %select_ln91_251" [firmware/model_test.cpp:91]   --->   Operation 1105 'select' 'select_ln91_278' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1106 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_124)   --->   "%or_ln91_111 = or i1 %or_ln82_232, i1 %or_ln82_230" [firmware/model_test.cpp:91]   --->   Operation 1106 'or' 'or_ln91_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1107 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_279 = select i1 %or_ln82_228, i12 %select_ln91_252, i12 %select_ln91_253" [firmware/model_test.cpp:91]   --->   Operation 1107 'select' 'select_ln91_279' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1108 [1/1] (0.12ns)   --->   "%or_ln91_112 = or i1 %or_ln82_228, i1 %or_ln82_226" [firmware/model_test.cpp:91]   --->   Operation 1108 'or' 'or_ln91_112' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1109 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_280 = select i1 %or_ln82_225, i12 %select_ln91_254, i12 %select_ln91_255" [firmware/model_test.cpp:91]   --->   Operation 1109 'select' 'select_ln91_280' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1110 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_299)   --->   "%select_ln91_292 = select i1 %or_ln91_110, i12 %select_ln91_277, i12 %select_ln91_278" [firmware/model_test.cpp:91]   --->   Operation 1110 'select' 'select_ln91_292' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1111 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_124 = or i1 %or_ln91_110, i1 %or_ln91_111" [firmware/model_test.cpp:91]   --->   Operation 1111 'or' 'or_ln91_124' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1112 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_293 = select i1 %or_ln91_112, i12 %select_ln91_279, i12 %select_ln91_280" [firmware/model_test.cpp:91]   --->   Operation 1112 'select' 'select_ln91_293' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1113 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_299 = select i1 %or_ln91_124, i12 %select_ln91_292, i12 %select_ln91_293" [firmware/model_test.cpp:91]   --->   Operation 1113 'select' 'select_ln91_299' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1114 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_656)   --->   "%select_ln82_648 = select i1 %icmp_ln82_294, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 1114 'select' 'select_ln82_648' <Predicate = (!or_ln82_334 & !or_ln82_335 & !or_ln82_336)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1115 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_656)   --->   "%select_ln82_651 = select i1 %icmp_ln82_296, i3 7, i3 6" [firmware/model_test.cpp:82]   --->   Operation 1115 'select' 'select_ln82_651' <Predicate = (or_ln82_334 & !or_ln82_335 & !or_ln82_336)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1116 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_656)   --->   "%select_ln82_652 = select i1 %or_ln82_334, i3 %select_ln82_651, i3 %select_ln82_648" [firmware/model_test.cpp:82]   --->   Operation 1116 'select' 'select_ln82_652' <Predicate = (!or_ln82_335 & !or_ln82_336)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1117 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_656)   --->   "%zext_ln70_10 = zext i3 %select_ln82_652" [firmware/model_test.cpp:70]   --->   Operation 1117 'zext' 'zext_ln70_10' <Predicate = (!or_ln82_335 & !or_ln82_336)> <Delay = 0.00>
ST_5 : Operation 1118 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_656)   --->   "%select_ln82_655 = select i1 %icmp_ln82_298, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1118 'select' 'select_ln82_655' <Predicate = (or_ln82_335 & !or_ln82_336)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1119 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_656 = select i1 %or_ln82_335, i4 %select_ln82_655, i4 %zext_ln70_10" [firmware/model_test.cpp:82]   --->   Operation 1119 'select' 'select_ln82_656' <Predicate = (!or_ln82_336)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1120 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_664)   --->   "%select_ln82_659 = select i1 %icmp_ln82_300, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1120 'select' 'select_ln82_659' <Predicate = (or_ln82_336)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1121 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_664)   --->   "%select_ln82_660 = select i1 %or_ln82_336, i4 %select_ln82_659, i4 %select_ln82_656" [firmware/model_test.cpp:82]   --->   Operation 1121 'select' 'select_ln82_660' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1122 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_700)   --->   "%or_ln82_337 = or i1 %icmp_ln82_301, i1 %icmp_ln82_300" [firmware/model_test.cpp:82]   --->   Operation 1122 'or' 'or_ln82_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1123 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_664)   --->   "%select_ln82_663 = select i1 %icmp_ln82_302, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 1123 'select' 'select_ln82_663' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1124 [1/1] (0.12ns)   --->   "%or_ln82_338 = or i1 %icmp_ln82_302, i1 %icmp_ln82_301" [firmware/model_test.cpp:82]   --->   Operation 1124 'or' 'or_ln82_338' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1125 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_664 = select i1 %or_ln82_338, i4 %select_ln82_663, i4 %select_ln82_660" [firmware/model_test.cpp:82]   --->   Operation 1125 'select' 'select_ln82_664' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1126 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_700)   --->   "%or_ln82_339 = or i1 %icmp_ln82_303, i1 %icmp_ln82_302" [firmware/model_test.cpp:82]   --->   Operation 1126 'or' 'or_ln82_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1127 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_672)   --->   "%select_ln82_667 = select i1 %icmp_ln82_304, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1127 'select' 'select_ln82_667' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1128 [1/1] (0.12ns)   --->   "%or_ln82_340 = or i1 %icmp_ln82_304, i1 %icmp_ln82_303" [firmware/model_test.cpp:82]   --->   Operation 1128 'or' 'or_ln82_340' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1129 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_672)   --->   "%select_ln82_668 = select i1 %or_ln82_340, i4 %select_ln82_667, i4 %select_ln82_664" [firmware/model_test.cpp:82]   --->   Operation 1129 'select' 'select_ln82_668' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1130 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_672)   --->   "%select_ln82_671 = select i1 %icmp_ln82_306, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 1130 'select' 'select_ln82_671' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1131 [1/1] (0.12ns)   --->   "%or_ln82_342 = or i1 %icmp_ln82_306, i1 %icmp_ln82_305" [firmware/model_test.cpp:82]   --->   Operation 1131 'or' 'or_ln82_342' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1132 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_672 = select i1 %or_ln82_342, i4 %select_ln82_671, i4 %select_ln82_668" [firmware/model_test.cpp:82]   --->   Operation 1132 'select' 'select_ln82_672' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1133 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_680)   --->   "%select_ln82_675 = select i1 %icmp_ln82_308, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1133 'select' 'select_ln82_675' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1134 [1/1] (0.12ns)   --->   "%or_ln82_344 = or i1 %icmp_ln82_308, i1 %icmp_ln82_307" [firmware/model_test.cpp:82]   --->   Operation 1134 'or' 'or_ln82_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1135 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_680)   --->   "%select_ln82_676 = select i1 %or_ln82_344, i4 %select_ln82_675, i4 %select_ln82_672" [firmware/model_test.cpp:82]   --->   Operation 1135 'select' 'select_ln82_676' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1136 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_358)   --->   "%or_ln82_345 = or i1 %icmp_ln82_309, i1 %icmp_ln82_308" [firmware/model_test.cpp:82]   --->   Operation 1136 'or' 'or_ln82_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1137 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_680)   --->   "%select_ln82_679 = select i1 %icmp_ln82_310, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1137 'select' 'select_ln82_679' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1138 [1/1] (0.12ns)   --->   "%or_ln82_346 = or i1 %icmp_ln82_310, i1 %icmp_ln82_309" [firmware/model_test.cpp:82]   --->   Operation 1138 'or' 'or_ln82_346' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1139 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_680 = select i1 %or_ln82_346, i4 %select_ln82_679, i4 %select_ln82_676" [firmware/model_test.cpp:82]   --->   Operation 1139 'select' 'select_ln82_680' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1140 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_310)   --->   "%xor_ln82_310 = xor i1 %icmp_ln82_310, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1140 'xor' 'xor_ln82_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1141 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_310 = and i1 %and_ln82_214, i1 %xor_ln82_310" [firmware/model_test.cpp:82]   --->   Operation 1141 'and' 'and_ln82_310' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1142 [1/1] (0.27ns)   --->   "%check_bit_311 = select i1 %icmp_ln82_310, i2 2, i2 %check_bit_310" [firmware/model_test.cpp:82]   --->   Operation 1142 'select' 'check_bit_311' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1143 [1/1] (0.00ns)   --->   "%zext_ln82_311 = zext i1 %and_ln82_215" [firmware/model_test.cpp:82]   --->   Operation 1143 'zext' 'zext_ln82_311' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1144 [1/1] (0.43ns)   --->   "%icmp_ln82_311 = icmp_eq  i2 %zext_ln82_311, i2 %check_bit_311" [firmware/model_test.cpp:82]   --->   Operation 1144 'icmp' 'icmp_ln82_311' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1145 [1/1] (0.12ns)   --->   "%or_ln82_347 = or i1 %icmp_ln82_311, i1 %icmp_ln82_310" [firmware/model_test.cpp:82]   --->   Operation 1145 'or' 'or_ln82_347' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1146 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_311)   --->   "%xor_ln82_311 = xor i1 %icmp_ln82_311, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1146 'xor' 'xor_ln82_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1147 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_311 = and i1 %and_ln82_215, i1 %xor_ln82_311" [firmware/model_test.cpp:82]   --->   Operation 1147 'and' 'and_ln82_311' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1148 [1/1] (0.27ns)   --->   "%check_bit_312 = select i1 %icmp_ln82_311, i2 2, i2 %check_bit_311" [firmware/model_test.cpp:82]   --->   Operation 1148 'select' 'check_bit_312' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1149 [1/1] (0.00ns)   --->   "%zext_ln82_312 = zext i1 %and_ln82_216" [firmware/model_test.cpp:82]   --->   Operation 1149 'zext' 'zext_ln82_312' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1150 [1/1] (0.43ns)   --->   "%icmp_ln82_312 = icmp_eq  i2 %zext_ln82_312, i2 %check_bit_312" [firmware/model_test.cpp:82]   --->   Operation 1150 'icmp' 'icmp_ln82_312' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1151 [1/1] (0.12ns)   --->   "%or_ln82_348 = or i1 %icmp_ln82_312, i1 %icmp_ln82_311" [firmware/model_test.cpp:82]   --->   Operation 1151 'or' 'or_ln82_348' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1152 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_312)   --->   "%xor_ln82_312 = xor i1 %icmp_ln82_312, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1152 'xor' 'xor_ln82_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_312 = and i1 %and_ln82_216, i1 %xor_ln82_312" [firmware/model_test.cpp:82]   --->   Operation 1153 'and' 'and_ln82_312' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1154 [1/1] (0.27ns)   --->   "%check_bit_313 = select i1 %icmp_ln82_312, i2 2, i2 %check_bit_312" [firmware/model_test.cpp:82]   --->   Operation 1154 'select' 'check_bit_313' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1155 [1/1] (0.00ns)   --->   "%zext_ln82_313 = zext i1 %and_ln82_217" [firmware/model_test.cpp:82]   --->   Operation 1155 'zext' 'zext_ln82_313' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1156 [1/1] (0.43ns)   --->   "%icmp_ln82_313 = icmp_eq  i2 %zext_ln82_313, i2 %check_bit_313" [firmware/model_test.cpp:82]   --->   Operation 1156 'icmp' 'icmp_ln82_313' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1157 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_313)   --->   "%xor_ln82_313 = xor i1 %icmp_ln82_313, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1157 'xor' 'xor_ln82_313' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1158 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_313 = and i1 %and_ln82_217, i1 %xor_ln82_313" [firmware/model_test.cpp:82]   --->   Operation 1158 'and' 'and_ln82_313' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1159 [1/1] (0.27ns)   --->   "%check_bit_314 = select i1 %icmp_ln82_313, i2 2, i2 %check_bit_313" [firmware/model_test.cpp:82]   --->   Operation 1159 'select' 'check_bit_314' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1160 [1/1] (0.00ns)   --->   "%zext_ln82_314 = zext i1 %and_ln82_218" [firmware/model_test.cpp:82]   --->   Operation 1160 'zext' 'zext_ln82_314' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1161 [1/1] (0.43ns)   --->   "%icmp_ln82_314 = icmp_eq  i2 %zext_ln82_314, i2 %check_bit_314" [firmware/model_test.cpp:82]   --->   Operation 1161 'icmp' 'icmp_ln82_314' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1162 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_314)   --->   "%xor_ln82_314 = xor i1 %icmp_ln82_314, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1162 'xor' 'xor_ln82_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1163 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_314 = and i1 %and_ln82_218, i1 %xor_ln82_314" [firmware/model_test.cpp:82]   --->   Operation 1163 'and' 'and_ln82_314' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1164 [1/1] (0.27ns)   --->   "%check_bit_315 = select i1 %icmp_ln82_314, i2 2, i2 %check_bit_314" [firmware/model_test.cpp:82]   --->   Operation 1164 'select' 'check_bit_315' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1165 [1/1] (0.00ns)   --->   "%zext_ln82_315 = zext i1 %and_ln82_219" [firmware/model_test.cpp:82]   --->   Operation 1165 'zext' 'zext_ln82_315' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1166 [1/1] (0.43ns)   --->   "%icmp_ln82_315 = icmp_eq  i2 %zext_ln82_315, i2 %check_bit_315" [firmware/model_test.cpp:82]   --->   Operation 1166 'icmp' 'icmp_ln82_315' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1167 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_315)   --->   "%xor_ln82_315 = xor i1 %icmp_ln82_315, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1167 'xor' 'xor_ln82_315' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1168 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_315 = and i1 %and_ln82_219, i1 %xor_ln82_315" [firmware/model_test.cpp:82]   --->   Operation 1168 'and' 'and_ln82_315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1169 [1/1] (0.27ns)   --->   "%check_bit_316 = select i1 %icmp_ln82_315, i2 2, i2 %check_bit_315" [firmware/model_test.cpp:82]   --->   Operation 1169 'select' 'check_bit_316' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1170 [1/1] (0.00ns)   --->   "%zext_ln82_316 = zext i1 %and_ln82_220" [firmware/model_test.cpp:82]   --->   Operation 1170 'zext' 'zext_ln82_316' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1171 [1/1] (0.43ns)   --->   "%icmp_ln82_316 = icmp_eq  i2 %zext_ln82_316, i2 %check_bit_316" [firmware/model_test.cpp:82]   --->   Operation 1171 'icmp' 'icmp_ln82_316' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1172 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_358 = or i1 %or_ln82_347, i1 %or_ln82_345" [firmware/model_test.cpp:82]   --->   Operation 1172 'or' 'or_ln82_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1173 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_700)   --->   "%or_ln82_360 = or i1 %or_ln82_339, i1 %or_ln82_337" [firmware/model_test.cpp:82]   --->   Operation 1173 'or' 'or_ln82_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1174 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_700 = select i1 %or_ln82_360, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 1174 'select' 'select_ln82_700' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1175 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_378)   --->   "%select_ln91_349 = select i1 %icmp_ln82_310, i12 %tmp_19, i12 %tmp_18" [firmware/model_test.cpp:91]   --->   Operation 1175 'select' 'select_ln91_349' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1176 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_350 = select i1 %icmp_ln82_308, i12 %tmp_17, i12 %tmp_16" [firmware/model_test.cpp:91]   --->   Operation 1176 'select' 'select_ln91_350' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1177 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_379)   --->   "%select_ln91_351 = select i1 %icmp_ln82_306, i12 %tmp_15, i12 %tmp_14" [firmware/model_test.cpp:91]   --->   Operation 1177 'select' 'select_ln91_351' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1178 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_352 = select i1 %icmp_ln82_304, i12 %tmp_13, i12 %tmp_12" [firmware/model_test.cpp:91]   --->   Operation 1178 'select' 'select_ln91_352' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1179 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_380)   --->   "%select_ln91_353 = select i1 %icmp_ln82_302, i12 %tmp_11, i12 %tmp_10" [firmware/model_test.cpp:91]   --->   Operation 1179 'select' 'select_ln91_353' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1180 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_354 = select i1 %icmp_ln82_300, i12 %tmp_9, i12 %tmp_8" [firmware/model_test.cpp:91]   --->   Operation 1180 'select' 'select_ln91_354' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1181 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_381)   --->   "%select_ln91_355 = select i1 %icmp_ln82_298, i12 %tmp_7, i12 %tmp_6" [firmware/model_test.cpp:91]   --->   Operation 1181 'select' 'select_ln91_355' <Predicate = (or_ln82_335)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1182 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_356 = select i1 %icmp_ln82_296, i12 %tmp_5, i12 %tmp_4" [firmware/model_test.cpp:91]   --->   Operation 1182 'select' 'select_ln91_356' <Predicate = (!or_ln82_335)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1183 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_378 = select i1 %or_ln82_346, i12 %select_ln91_349, i12 %select_ln91_350" [firmware/model_test.cpp:91]   --->   Operation 1183 'select' 'select_ln91_378' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1184 [1/1] (0.12ns)   --->   "%or_ln91_155 = or i1 %or_ln82_346, i1 %or_ln82_344" [firmware/model_test.cpp:91]   --->   Operation 1184 'or' 'or_ln91_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1185 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_379 = select i1 %or_ln82_342, i12 %select_ln91_351, i12 %select_ln91_352" [firmware/model_test.cpp:91]   --->   Operation 1185 'select' 'select_ln91_379' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1186 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_169)   --->   "%or_ln91_156 = or i1 %or_ln82_342, i1 %or_ln82_340" [firmware/model_test.cpp:91]   --->   Operation 1186 'or' 'or_ln91_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1187 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_380 = select i1 %or_ln82_338, i12 %select_ln91_353, i12 %select_ln91_354" [firmware/model_test.cpp:91]   --->   Operation 1187 'select' 'select_ln91_380' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1188 [1/1] (0.12ns)   --->   "%or_ln91_157 = or i1 %or_ln82_338, i1 %or_ln82_336" [firmware/model_test.cpp:91]   --->   Operation 1188 'or' 'or_ln91_157' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1189 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_381 = select i1 %or_ln82_335, i12 %select_ln91_355, i12 %select_ln91_356" [firmware/model_test.cpp:91]   --->   Operation 1189 'select' 'select_ln91_381' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1190 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_399)   --->   "%select_ln91_392 = select i1 %or_ln91_155, i12 %select_ln91_378, i12 %select_ln91_379" [firmware/model_test.cpp:91]   --->   Operation 1190 'select' 'select_ln91_392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1191 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_169 = or i1 %or_ln91_155, i1 %or_ln91_156" [firmware/model_test.cpp:91]   --->   Operation 1191 'or' 'or_ln91_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1192 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_393 = select i1 %or_ln91_157, i12 %select_ln91_380, i12 %select_ln91_381" [firmware/model_test.cpp:91]   --->   Operation 1192 'select' 'select_ln91_393' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1193 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_399 = select i1 %or_ln91_169, i12 %select_ln91_392, i12 %select_ln91_393" [firmware/model_test.cpp:91]   --->   Operation 1193 'select' 'select_ln91_399' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1194 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_870)   --->   "%select_ln82_861 = select i1 %icmp_ln82_391, i3 7, i3 6" [firmware/model_test.cpp:82]   --->   Operation 1194 'select' 'select_ln82_861' <Predicate = (!or_ln82_445 & !or_ln82_446)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1195 [1/1] (0.12ns)   --->   "%or_ln82_444 = or i1 %icmp_ln82_391, i1 %icmp_ln82_390" [firmware/model_test.cpp:82]   --->   Operation 1195 'or' 'or_ln82_444' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1196 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_870)   --->   "%select_ln82_862 = select i1 %or_ln82_444, i3 %select_ln82_861, i3 5" [firmware/model_test.cpp:82]   --->   Operation 1196 'select' 'select_ln82_862' <Predicate = (!or_ln82_445 & !or_ln82_446)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1197 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_870)   --->   "%zext_ln70_13 = zext i3 %select_ln82_862" [firmware/model_test.cpp:70]   --->   Operation 1197 'zext' 'zext_ln70_13' <Predicate = (!or_ln82_445 & !or_ln82_446)> <Delay = 0.00>
ST_5 : Operation 1198 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_870)   --->   "%select_ln82_865 = select i1 %icmp_ln82_393, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1198 'select' 'select_ln82_865' <Predicate = (or_ln82_445 & !or_ln82_446)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1199 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_870)   --->   "%select_ln82_866 = select i1 %or_ln82_445, i4 %select_ln82_865, i4 %zext_ln70_13" [firmware/model_test.cpp:82]   --->   Operation 1199 'select' 'select_ln82_866' <Predicate = (!or_ln82_446)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1200 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_870)   --->   "%select_ln82_869 = select i1 %icmp_ln82_395, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1200 'select' 'select_ln82_869' <Predicate = (or_ln82_446)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1201 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_870 = select i1 %or_ln82_446, i4 %select_ln82_869, i4 %select_ln82_866" [firmware/model_test.cpp:82]   --->   Operation 1201 'select' 'select_ln82_870' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1202 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_910)   --->   "%or_ln82_447 = or i1 %icmp_ln82_396, i1 %icmp_ln82_395" [firmware/model_test.cpp:82]   --->   Operation 1202 'or' 'or_ln82_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1203 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_878)   --->   "%select_ln82_873 = select i1 %icmp_ln82_397, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 1203 'select' 'select_ln82_873' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1204 [1/1] (0.12ns)   --->   "%or_ln82_448 = or i1 %icmp_ln82_397, i1 %icmp_ln82_396" [firmware/model_test.cpp:82]   --->   Operation 1204 'or' 'or_ln82_448' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1205 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_878)   --->   "%select_ln82_874 = select i1 %or_ln82_448, i4 %select_ln82_873, i4 %select_ln82_870" [firmware/model_test.cpp:82]   --->   Operation 1205 'select' 'select_ln82_874' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1206 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_910)   --->   "%or_ln82_449 = or i1 %icmp_ln82_398, i1 %icmp_ln82_397" [firmware/model_test.cpp:82]   --->   Operation 1206 'or' 'or_ln82_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1207 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_878)   --->   "%select_ln82_877 = select i1 %icmp_ln82_399, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1207 'select' 'select_ln82_877' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1208 [1/1] (0.12ns)   --->   "%or_ln82_450 = or i1 %icmp_ln82_399, i1 %icmp_ln82_398" [firmware/model_test.cpp:82]   --->   Operation 1208 'or' 'or_ln82_450' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1209 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_878 = select i1 %or_ln82_450, i4 %select_ln82_877, i4 %select_ln82_874" [firmware/model_test.cpp:82]   --->   Operation 1209 'select' 'select_ln82_878' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1210 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_886)   --->   "%select_ln82_881 = select i1 %icmp_ln82_401, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 1210 'select' 'select_ln82_881' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1211 [1/1] (0.12ns)   --->   "%or_ln82_452 = or i1 %icmp_ln82_401, i1 %icmp_ln82_400" [firmware/model_test.cpp:82]   --->   Operation 1211 'or' 'or_ln82_452' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1212 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_886)   --->   "%select_ln82_882 = select i1 %or_ln82_452, i4 %select_ln82_881, i4 %select_ln82_878" [firmware/model_test.cpp:82]   --->   Operation 1212 'select' 'select_ln82_882' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1213 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_886)   --->   "%select_ln82_885 = select i1 %icmp_ln82_403, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1213 'select' 'select_ln82_885' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1214 [1/1] (0.12ns)   --->   "%or_ln82_454 = or i1 %icmp_ln82_403, i1 %icmp_ln82_402" [firmware/model_test.cpp:82]   --->   Operation 1214 'or' 'or_ln82_454' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1215 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_886 = select i1 %or_ln82_454, i4 %select_ln82_885, i4 %select_ln82_882" [firmware/model_test.cpp:82]   --->   Operation 1215 'select' 'select_ln82_886' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1216 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_468)   --->   "%or_ln82_455 = or i1 %icmp_ln82_404, i1 %icmp_ln82_403" [firmware/model_test.cpp:82]   --->   Operation 1216 'or' 'or_ln82_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1217 [1/1] (0.27ns)   --->   "%check_bit_405 = select i1 %icmp_ln82_404, i2 2, i2 %check_bit_404" [firmware/model_test.cpp:82]   --->   Operation 1217 'select' 'check_bit_405' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1218 [1/1] (0.00ns)   --->   "%zext_ln82_405 = zext i1 %and_ln82_310" [firmware/model_test.cpp:82]   --->   Operation 1218 'zext' 'zext_ln82_405' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1219 [1/1] (0.43ns)   --->   "%icmp_ln82_405 = icmp_eq  i2 %zext_ln82_405, i2 %check_bit_405" [firmware/model_test.cpp:82]   --->   Operation 1219 'icmp' 'icmp_ln82_405' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1220 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_894)   --->   "%select_ln82_889 = select i1 %icmp_ln82_405, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1220 'select' 'select_ln82_889' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1221 [1/1] (0.12ns)   --->   "%or_ln82_456 = or i1 %icmp_ln82_405, i1 %icmp_ln82_404" [firmware/model_test.cpp:82]   --->   Operation 1221 'or' 'or_ln82_456' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1222 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_894)   --->   "%select_ln82_890 = select i1 %or_ln82_456, i4 %select_ln82_889, i4 %select_ln82_886" [firmware/model_test.cpp:82]   --->   Operation 1222 'select' 'select_ln82_890' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1223 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_405)   --->   "%xor_ln82_405 = xor i1 %icmp_ln82_405, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1223 'xor' 'xor_ln82_405' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1224 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_405 = and i1 %and_ln82_310, i1 %xor_ln82_405" [firmware/model_test.cpp:82]   --->   Operation 1224 'and' 'and_ln82_405' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1225 [1/1] (0.27ns)   --->   "%check_bit_406 = select i1 %icmp_ln82_405, i2 2, i2 %check_bit_405" [firmware/model_test.cpp:82]   --->   Operation 1225 'select' 'check_bit_406' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1226 [1/1] (0.00ns)   --->   "%zext_ln82_406 = zext i1 %and_ln82_311" [firmware/model_test.cpp:82]   --->   Operation 1226 'zext' 'zext_ln82_406' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1227 [1/1] (0.43ns)   --->   "%icmp_ln82_406 = icmp_eq  i2 %zext_ln82_406, i2 %check_bit_406" [firmware/model_test.cpp:82]   --->   Operation 1227 'icmp' 'icmp_ln82_406' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1228 [1/1] (0.12ns)   --->   "%or_ln82_457 = or i1 %icmp_ln82_406, i1 %icmp_ln82_405" [firmware/model_test.cpp:82]   --->   Operation 1228 'or' 'or_ln82_457' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1229 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_406)   --->   "%xor_ln82_406 = xor i1 %icmp_ln82_406, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1229 'xor' 'xor_ln82_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1230 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_406 = and i1 %and_ln82_311, i1 %xor_ln82_406" [firmware/model_test.cpp:82]   --->   Operation 1230 'and' 'and_ln82_406' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1231 [1/1] (0.27ns)   --->   "%check_bit_407 = select i1 %icmp_ln82_406, i2 2, i2 %check_bit_406" [firmware/model_test.cpp:82]   --->   Operation 1231 'select' 'check_bit_407' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1232 [1/1] (0.00ns)   --->   "%zext_ln82_407 = zext i1 %and_ln82_312" [firmware/model_test.cpp:82]   --->   Operation 1232 'zext' 'zext_ln82_407' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1233 [1/1] (0.43ns)   --->   "%icmp_ln82_407 = icmp_eq  i2 %zext_ln82_407, i2 %check_bit_407" [firmware/model_test.cpp:82]   --->   Operation 1233 'icmp' 'icmp_ln82_407' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1234 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_894)   --->   "%select_ln82_893 = select i1 %icmp_ln82_407, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 1234 'select' 'select_ln82_893' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1235 [1/1] (0.12ns)   --->   "%or_ln82_458 = or i1 %icmp_ln82_407, i1 %icmp_ln82_406" [firmware/model_test.cpp:82]   --->   Operation 1235 'or' 'or_ln82_458' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1236 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_894 = select i1 %or_ln82_458, i4 %select_ln82_893, i4 %select_ln82_890" [firmware/model_test.cpp:82]   --->   Operation 1236 'select' 'select_ln82_894' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1237 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_407)   --->   "%xor_ln82_407 = xor i1 %icmp_ln82_407, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1237 'xor' 'xor_ln82_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1238 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_407 = and i1 %and_ln82_312, i1 %xor_ln82_407" [firmware/model_test.cpp:82]   --->   Operation 1238 'and' 'and_ln82_407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1239 [1/1] (0.27ns)   --->   "%check_bit_408 = select i1 %icmp_ln82_407, i2 2, i2 %check_bit_407" [firmware/model_test.cpp:82]   --->   Operation 1239 'select' 'check_bit_408' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1240 [1/1] (0.00ns)   --->   "%zext_ln82_408 = zext i1 %and_ln82_313" [firmware/model_test.cpp:82]   --->   Operation 1240 'zext' 'zext_ln82_408' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1241 [1/1] (0.43ns)   --->   "%icmp_ln82_408 = icmp_eq  i2 %zext_ln82_408, i2 %check_bit_408" [firmware/model_test.cpp:82]   --->   Operation 1241 'icmp' 'icmp_ln82_408' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1242 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_408)   --->   "%xor_ln82_408 = xor i1 %icmp_ln82_408, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1242 'xor' 'xor_ln82_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1243 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_408 = and i1 %and_ln82_313, i1 %xor_ln82_408" [firmware/model_test.cpp:82]   --->   Operation 1243 'and' 'and_ln82_408' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1244 [1/1] (0.27ns)   --->   "%check_bit_409 = select i1 %icmp_ln82_408, i2 2, i2 %check_bit_408" [firmware/model_test.cpp:82]   --->   Operation 1244 'select' 'check_bit_409' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1245 [1/1] (0.00ns)   --->   "%zext_ln82_409 = zext i1 %and_ln82_314" [firmware/model_test.cpp:82]   --->   Operation 1245 'zext' 'zext_ln82_409' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1246 [1/1] (0.43ns)   --->   "%icmp_ln82_409 = icmp_eq  i2 %zext_ln82_409, i2 %check_bit_409" [firmware/model_test.cpp:82]   --->   Operation 1246 'icmp' 'icmp_ln82_409' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1247 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_409)   --->   "%xor_ln82_409 = xor i1 %icmp_ln82_409, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1247 'xor' 'xor_ln82_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1248 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_409 = and i1 %and_ln82_314, i1 %xor_ln82_409" [firmware/model_test.cpp:82]   --->   Operation 1248 'and' 'and_ln82_409' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1249 [1/1] (0.27ns)   --->   "%check_bit_410 = select i1 %icmp_ln82_409, i2 2, i2 %check_bit_409" [firmware/model_test.cpp:82]   --->   Operation 1249 'select' 'check_bit_410' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1250 [1/1] (0.00ns)   --->   "%zext_ln82_410 = zext i1 %and_ln82_315" [firmware/model_test.cpp:82]   --->   Operation 1250 'zext' 'zext_ln82_410' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1251 [1/1] (0.43ns)   --->   "%icmp_ln82_410 = icmp_eq  i2 %zext_ln82_410, i2 %check_bit_410" [firmware/model_test.cpp:82]   --->   Operation 1251 'icmp' 'icmp_ln82_410' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1252 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_468 = or i1 %or_ln82_457, i1 %or_ln82_455" [firmware/model_test.cpp:82]   --->   Operation 1252 'or' 'or_ln82_468' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1253 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_910)   --->   "%or_ln82_470 = or i1 %or_ln82_449, i1 %or_ln82_447" [firmware/model_test.cpp:82]   --->   Operation 1253 'or' 'or_ln82_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1254 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_910 = select i1 %or_ln82_470, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 1254 'select' 'select_ln82_910' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1255 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_477)   --->   "%select_ln91_449 = select i1 %icmp_ln82_405, i12 %tmp_19, i12 %tmp_18" [firmware/model_test.cpp:91]   --->   Operation 1255 'select' 'select_ln91_449' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1256 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_450 = select i1 %icmp_ln82_403, i12 %tmp_17, i12 %tmp_16" [firmware/model_test.cpp:91]   --->   Operation 1256 'select' 'select_ln91_450' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1257 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_478)   --->   "%select_ln91_451 = select i1 %icmp_ln82_401, i12 %tmp_15, i12 %tmp_14" [firmware/model_test.cpp:91]   --->   Operation 1257 'select' 'select_ln91_451' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1258 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_452 = select i1 %icmp_ln82_399, i12 %tmp_13, i12 %tmp_12" [firmware/model_test.cpp:91]   --->   Operation 1258 'select' 'select_ln91_452' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1259 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_479)   --->   "%select_ln91_453 = select i1 %icmp_ln82_397, i12 %tmp_11, i12 %tmp_10" [firmware/model_test.cpp:91]   --->   Operation 1259 'select' 'select_ln91_453' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1260 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_454 = select i1 %icmp_ln82_395, i12 %tmp_9, i12 %tmp_8" [firmware/model_test.cpp:91]   --->   Operation 1260 'select' 'select_ln91_454' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1261 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_480)   --->   "%select_ln91_455 = select i1 %icmp_ln82_393, i12 %tmp_7, i12 %tmp_6" [firmware/model_test.cpp:91]   --->   Operation 1261 'select' 'select_ln91_455' <Predicate = (or_ln82_445)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1262 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_456 = select i1 %icmp_ln82_391, i12 %tmp_5, i12 %tmp_4" [firmware/model_test.cpp:91]   --->   Operation 1262 'select' 'select_ln91_456' <Predicate = (!or_ln82_445)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1263 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_477 = select i1 %or_ln82_456, i12 %select_ln91_449, i12 %select_ln91_450" [firmware/model_test.cpp:91]   --->   Operation 1263 'select' 'select_ln91_477' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1264 [1/1] (0.12ns)   --->   "%or_ln91_200 = or i1 %or_ln82_456, i1 %or_ln82_454" [firmware/model_test.cpp:91]   --->   Operation 1264 'or' 'or_ln91_200' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1265 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_478 = select i1 %or_ln82_452, i12 %select_ln91_451, i12 %select_ln91_452" [firmware/model_test.cpp:91]   --->   Operation 1265 'select' 'select_ln91_478' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1266 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_214)   --->   "%or_ln91_201 = or i1 %or_ln82_452, i1 %or_ln82_450" [firmware/model_test.cpp:91]   --->   Operation 1266 'or' 'or_ln91_201' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1267 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_479 = select i1 %or_ln82_448, i12 %select_ln91_453, i12 %select_ln91_454" [firmware/model_test.cpp:91]   --->   Operation 1267 'select' 'select_ln91_479' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1268 [1/1] (0.12ns)   --->   "%or_ln91_202 = or i1 %or_ln82_448, i1 %or_ln82_446" [firmware/model_test.cpp:91]   --->   Operation 1268 'or' 'or_ln91_202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1269 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_480 = select i1 %or_ln82_445, i12 %select_ln91_455, i12 %select_ln91_456" [firmware/model_test.cpp:91]   --->   Operation 1269 'select' 'select_ln91_480' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1270 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_498)   --->   "%select_ln91_491 = select i1 %or_ln91_200, i12 %select_ln91_477, i12 %select_ln91_478" [firmware/model_test.cpp:91]   --->   Operation 1270 'select' 'select_ln91_491' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1271 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_214 = or i1 %or_ln91_200, i1 %or_ln91_201" [firmware/model_test.cpp:91]   --->   Operation 1271 'or' 'or_ln91_214' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1272 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_492 = select i1 %or_ln91_202, i12 %select_ln91_479, i12 %select_ln91_480" [firmware/model_test.cpp:91]   --->   Operation 1272 'select' 'select_ln91_492' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1273 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_498 = select i1 %or_ln91_214, i12 %select_ln91_491, i12 %select_ln91_492" [firmware/model_test.cpp:91]   --->   Operation 1273 'select' 'select_ln91_498' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1274 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1077)   --->   "%select_ln70_1 = select i1 %icmp_ln82_485, i4 7, i4 6" [firmware/model_test.cpp:70]   --->   Operation 1274 'select' 'select_ln70_1' <Predicate = (!or_ln82_554)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1275 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1077)   --->   "%select_ln82_1072 = select i1 %icmp_ln82_487, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1275 'select' 'select_ln82_1072' <Predicate = (or_ln82_554)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1276 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1077)   --->   "%select_ln82_1073 = select i1 %or_ln82_554, i4 %select_ln82_1072, i4 %select_ln70_1" [firmware/model_test.cpp:82]   --->   Operation 1276 'select' 'select_ln82_1073' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1277 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1077)   --->   "%select_ln82_1076 = select i1 %icmp_ln82_489, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1277 'select' 'select_ln82_1076' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1278 [1/1] (0.12ns)   --->   "%or_ln82_555 = or i1 %icmp_ln82_489, i1 %icmp_ln82_488" [firmware/model_test.cpp:82]   --->   Operation 1278 'or' 'or_ln82_555' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1279 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1077 = select i1 %or_ln82_555, i4 %select_ln82_1076, i4 %select_ln82_1073" [firmware/model_test.cpp:82]   --->   Operation 1279 'select' 'select_ln82_1077' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1280 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1117)   --->   "%or_ln82_556 = or i1 %icmp_ln82_490, i1 %icmp_ln82_489" [firmware/model_test.cpp:82]   --->   Operation 1280 'or' 'or_ln82_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1281 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1085)   --->   "%select_ln82_1080 = select i1 %icmp_ln82_491, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 1281 'select' 'select_ln82_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1282 [1/1] (0.12ns)   --->   "%or_ln82_557 = or i1 %icmp_ln82_491, i1 %icmp_ln82_490" [firmware/model_test.cpp:82]   --->   Operation 1282 'or' 'or_ln82_557' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1283 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1085)   --->   "%select_ln82_1081 = select i1 %or_ln82_557, i4 %select_ln82_1080, i4 %select_ln82_1077" [firmware/model_test.cpp:82]   --->   Operation 1283 'select' 'select_ln82_1081' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1284 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1117)   --->   "%or_ln82_558 = or i1 %icmp_ln82_492, i1 %icmp_ln82_491" [firmware/model_test.cpp:82]   --->   Operation 1284 'or' 'or_ln82_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1285 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1085)   --->   "%select_ln82_1084 = select i1 %icmp_ln82_493, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1285 'select' 'select_ln82_1084' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1286 [1/1] (0.12ns)   --->   "%or_ln82_559 = or i1 %icmp_ln82_493, i1 %icmp_ln82_492" [firmware/model_test.cpp:82]   --->   Operation 1286 'or' 'or_ln82_559' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1287 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1085 = select i1 %or_ln82_559, i4 %select_ln82_1084, i4 %select_ln82_1081" [firmware/model_test.cpp:82]   --->   Operation 1287 'select' 'select_ln82_1085' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1288 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1093)   --->   "%select_ln82_1088 = select i1 %icmp_ln82_495, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 1288 'select' 'select_ln82_1088' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1289 [1/1] (0.12ns)   --->   "%or_ln82_561 = or i1 %icmp_ln82_495, i1 %icmp_ln82_494" [firmware/model_test.cpp:82]   --->   Operation 1289 'or' 'or_ln82_561' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1290 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1093)   --->   "%select_ln82_1089 = select i1 %or_ln82_561, i4 %select_ln82_1088, i4 %select_ln82_1085" [firmware/model_test.cpp:82]   --->   Operation 1290 'select' 'select_ln82_1089' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1291 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1093)   --->   "%select_ln82_1092 = select i1 %icmp_ln82_497, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1291 'select' 'select_ln82_1092' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1292 [1/1] (0.12ns)   --->   "%or_ln82_563 = or i1 %icmp_ln82_497, i1 %icmp_ln82_496" [firmware/model_test.cpp:82]   --->   Operation 1292 'or' 'or_ln82_563' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1293 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1093 = select i1 %or_ln82_563, i4 %select_ln82_1092, i4 %select_ln82_1089" [firmware/model_test.cpp:82]   --->   Operation 1293 'select' 'select_ln82_1093' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1294 [1/1] (0.00ns)   --->   "%zext_ln82_498 = zext i1 %and_ln82_404" [firmware/model_test.cpp:82]   --->   Operation 1294 'zext' 'zext_ln82_498' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1295 [1/1] (0.43ns)   --->   "%icmp_ln82_498 = icmp_eq  i2 %zext_ln82_498, i2 %check_bit_498" [firmware/model_test.cpp:82]   --->   Operation 1295 'icmp' 'icmp_ln82_498' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1296 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_577)   --->   "%or_ln82_564 = or i1 %icmp_ln82_498, i1 %icmp_ln82_497" [firmware/model_test.cpp:82]   --->   Operation 1296 'or' 'or_ln82_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1297 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_498)   --->   "%xor_ln82_498 = xor i1 %icmp_ln82_498, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1297 'xor' 'xor_ln82_498' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1298 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_498 = and i1 %and_ln82_404, i1 %xor_ln82_498" [firmware/model_test.cpp:82]   --->   Operation 1298 'and' 'and_ln82_498' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1299 [1/1] (0.27ns)   --->   "%check_bit_499 = select i1 %icmp_ln82_498, i2 2, i2 %check_bit_498" [firmware/model_test.cpp:82]   --->   Operation 1299 'select' 'check_bit_499' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1300 [1/1] (0.00ns)   --->   "%zext_ln82_499 = zext i1 %and_ln82_405" [firmware/model_test.cpp:82]   --->   Operation 1300 'zext' 'zext_ln82_499' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1301 [1/1] (0.43ns)   --->   "%icmp_ln82_499 = icmp_eq  i2 %zext_ln82_499, i2 %check_bit_499" [firmware/model_test.cpp:82]   --->   Operation 1301 'icmp' 'icmp_ln82_499' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1302 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1101)   --->   "%select_ln82_1096 = select i1 %icmp_ln82_499, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1302 'select' 'select_ln82_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1303 [1/1] (0.12ns)   --->   "%or_ln82_565 = or i1 %icmp_ln82_499, i1 %icmp_ln82_498" [firmware/model_test.cpp:82]   --->   Operation 1303 'or' 'or_ln82_565' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1304 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1101)   --->   "%select_ln82_1097 = select i1 %or_ln82_565, i4 %select_ln82_1096, i4 %select_ln82_1093" [firmware/model_test.cpp:82]   --->   Operation 1304 'select' 'select_ln82_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1305 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_499)   --->   "%xor_ln82_499 = xor i1 %icmp_ln82_499, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1305 'xor' 'xor_ln82_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1306 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_499 = and i1 %and_ln82_405, i1 %xor_ln82_499" [firmware/model_test.cpp:82]   --->   Operation 1306 'and' 'and_ln82_499' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1307 [1/1] (0.27ns)   --->   "%check_bit_500 = select i1 %icmp_ln82_499, i2 2, i2 %check_bit_499" [firmware/model_test.cpp:82]   --->   Operation 1307 'select' 'check_bit_500' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1308 [1/1] (0.00ns)   --->   "%zext_ln82_500 = zext i1 %and_ln82_406" [firmware/model_test.cpp:82]   --->   Operation 1308 'zext' 'zext_ln82_500' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1309 [1/1] (0.43ns)   --->   "%icmp_ln82_500 = icmp_eq  i2 %zext_ln82_500, i2 %check_bit_500" [firmware/model_test.cpp:82]   --->   Operation 1309 'icmp' 'icmp_ln82_500' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1310 [1/1] (0.12ns)   --->   "%or_ln82_566 = or i1 %icmp_ln82_500, i1 %icmp_ln82_499" [firmware/model_test.cpp:82]   --->   Operation 1310 'or' 'or_ln82_566' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1311 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_500)   --->   "%xor_ln82_500 = xor i1 %icmp_ln82_500, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1311 'xor' 'xor_ln82_500' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1312 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_500 = and i1 %and_ln82_406, i1 %xor_ln82_500" [firmware/model_test.cpp:82]   --->   Operation 1312 'and' 'and_ln82_500' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1313 [1/1] (0.27ns)   --->   "%check_bit_501 = select i1 %icmp_ln82_500, i2 2, i2 %check_bit_500" [firmware/model_test.cpp:82]   --->   Operation 1313 'select' 'check_bit_501' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1314 [1/1] (0.00ns)   --->   "%zext_ln82_501 = zext i1 %and_ln82_407" [firmware/model_test.cpp:82]   --->   Operation 1314 'zext' 'zext_ln82_501' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1315 [1/1] (0.43ns)   --->   "%icmp_ln82_501 = icmp_eq  i2 %zext_ln82_501, i2 %check_bit_501" [firmware/model_test.cpp:82]   --->   Operation 1315 'icmp' 'icmp_ln82_501' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1316 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1101)   --->   "%select_ln82_1100 = select i1 %icmp_ln82_501, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 1316 'select' 'select_ln82_1100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1317 [1/1] (0.12ns)   --->   "%or_ln82_567 = or i1 %icmp_ln82_501, i1 %icmp_ln82_500" [firmware/model_test.cpp:82]   --->   Operation 1317 'or' 'or_ln82_567' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1318 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1101 = select i1 %or_ln82_567, i4 %select_ln82_1100, i4 %select_ln82_1097" [firmware/model_test.cpp:82]   --->   Operation 1318 'select' 'select_ln82_1101' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1319 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_501)   --->   "%xor_ln82_501 = xor i1 %icmp_ln82_501, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1319 'xor' 'xor_ln82_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1320 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_501 = and i1 %and_ln82_407, i1 %xor_ln82_501" [firmware/model_test.cpp:82]   --->   Operation 1320 'and' 'and_ln82_501' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1321 [1/1] (0.27ns)   --->   "%check_bit_502 = select i1 %icmp_ln82_501, i2 2, i2 %check_bit_501" [firmware/model_test.cpp:82]   --->   Operation 1321 'select' 'check_bit_502' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1322 [1/1] (0.00ns)   --->   "%zext_ln82_502 = zext i1 %and_ln82_408" [firmware/model_test.cpp:82]   --->   Operation 1322 'zext' 'zext_ln82_502' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1323 [1/1] (0.43ns)   --->   "%icmp_ln82_502 = icmp_eq  i2 %zext_ln82_502, i2 %check_bit_502" [firmware/model_test.cpp:82]   --->   Operation 1323 'icmp' 'icmp_ln82_502' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1324 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_502)   --->   "%xor_ln82_502 = xor i1 %icmp_ln82_502, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1324 'xor' 'xor_ln82_502' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1325 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_502 = and i1 %and_ln82_408, i1 %xor_ln82_502" [firmware/model_test.cpp:82]   --->   Operation 1325 'and' 'and_ln82_502' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1326 [1/1] (0.27ns)   --->   "%check_bit_503 = select i1 %icmp_ln82_502, i2 2, i2 %check_bit_502" [firmware/model_test.cpp:82]   --->   Operation 1326 'select' 'check_bit_503' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1327 [1/1] (0.00ns)   --->   "%zext_ln82_503 = zext i1 %and_ln82_409" [firmware/model_test.cpp:82]   --->   Operation 1327 'zext' 'zext_ln82_503' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1328 [1/1] (0.43ns)   --->   "%icmp_ln82_503 = icmp_eq  i2 %zext_ln82_503, i2 %check_bit_503" [firmware/model_test.cpp:82]   --->   Operation 1328 'icmp' 'icmp_ln82_503' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1329 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_503)   --->   "%xor_ln82_503 = xor i1 %icmp_ln82_503, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1329 'xor' 'xor_ln82_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1330 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_503 = and i1 %and_ln82_409, i1 %xor_ln82_503" [firmware/model_test.cpp:82]   --->   Operation 1330 'and' 'and_ln82_503' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1331 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_577 = or i1 %or_ln82_566, i1 %or_ln82_564" [firmware/model_test.cpp:82]   --->   Operation 1331 'or' 'or_ln82_577' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1332 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1117)   --->   "%or_ln82_579 = or i1 %or_ln82_558, i1 %or_ln82_556" [firmware/model_test.cpp:82]   --->   Operation 1332 'or' 'or_ln82_579' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1333 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1117 = select i1 %or_ln82_579, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 1333 'select' 'select_ln82_1117' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1334 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_576)   --->   "%select_ln91_548 = select i1 %icmp_ln82_499, i12 %tmp_19, i12 %tmp_18" [firmware/model_test.cpp:91]   --->   Operation 1334 'select' 'select_ln91_548' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1335 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_549 = select i1 %icmp_ln82_497, i12 %tmp_17, i12 %tmp_16" [firmware/model_test.cpp:91]   --->   Operation 1335 'select' 'select_ln91_549' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1336 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_577)   --->   "%select_ln91_550 = select i1 %icmp_ln82_495, i12 %tmp_15, i12 %tmp_14" [firmware/model_test.cpp:91]   --->   Operation 1336 'select' 'select_ln91_550' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1337 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_551 = select i1 %icmp_ln82_493, i12 %tmp_13, i12 %tmp_12" [firmware/model_test.cpp:91]   --->   Operation 1337 'select' 'select_ln91_551' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1338 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_578)   --->   "%select_ln91_552 = select i1 %icmp_ln82_491, i12 %tmp_11, i12 %tmp_10" [firmware/model_test.cpp:91]   --->   Operation 1338 'select' 'select_ln91_552' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1339 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_553 = select i1 %icmp_ln82_489, i12 %tmp_9, i12 %tmp_8" [firmware/model_test.cpp:91]   --->   Operation 1339 'select' 'select_ln91_553' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1340 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_579)   --->   "%select_ln91_554 = select i1 %icmp_ln82_487, i12 %tmp_7, i12 %tmp_6" [firmware/model_test.cpp:91]   --->   Operation 1340 'select' 'select_ln91_554' <Predicate = (or_ln82_554)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1341 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_555 = select i1 %icmp_ln82_485, i12 %tmp_5, i12 %tmp_4" [firmware/model_test.cpp:91]   --->   Operation 1341 'select' 'select_ln91_555' <Predicate = (!or_ln82_554)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1342 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_576 = select i1 %or_ln82_565, i12 %select_ln91_548, i12 %select_ln91_549" [firmware/model_test.cpp:91]   --->   Operation 1342 'select' 'select_ln91_576' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1343 [1/1] (0.12ns)   --->   "%or_ln91_245 = or i1 %or_ln82_565, i1 %or_ln82_563" [firmware/model_test.cpp:91]   --->   Operation 1343 'or' 'or_ln91_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1344 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_577 = select i1 %or_ln82_561, i12 %select_ln91_550, i12 %select_ln91_551" [firmware/model_test.cpp:91]   --->   Operation 1344 'select' 'select_ln91_577' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1345 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_597)   --->   "%or_ln91_246 = or i1 %or_ln82_561, i1 %or_ln82_559" [firmware/model_test.cpp:91]   --->   Operation 1345 'or' 'or_ln91_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1346 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_578 = select i1 %or_ln82_557, i12 %select_ln91_552, i12 %select_ln91_553" [firmware/model_test.cpp:91]   --->   Operation 1346 'select' 'select_ln91_578' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1347 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_591)   --->   "%or_ln91_247 = or i1 %or_ln82_557, i1 %or_ln82_555" [firmware/model_test.cpp:91]   --->   Operation 1347 'or' 'or_ln91_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1348 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_579 = select i1 %or_ln82_554, i12 %select_ln91_554, i12 %select_ln91_555" [firmware/model_test.cpp:91]   --->   Operation 1348 'select' 'select_ln91_579' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1349 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_590 = select i1 %or_ln91_245, i12 %select_ln91_576, i12 %select_ln91_577" [firmware/model_test.cpp:91]   --->   Operation 1349 'select' 'select_ln91_590' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1350 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_597)   --->   "%or_ln91_258 = or i1 %or_ln91_245, i1 %or_ln91_246" [firmware/model_test.cpp:91]   --->   Operation 1350 'or' 'or_ln91_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1351 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_591 = select i1 %or_ln91_247, i12 %select_ln91_578, i12 %select_ln91_579" [firmware/model_test.cpp:91]   --->   Operation 1351 'select' 'select_ln91_591' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1352 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_597 = select i1 %or_ln91_258, i12 %select_ln91_590, i12 %select_ln91_591" [firmware/model_test.cpp:91]   --->   Operation 1352 'select' 'select_ln91_597' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1353 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1287)   --->   "%select_ln82_1278 = select i1 %icmp_ln82_580, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1353 'select' 'select_ln82_1278' <Predicate = (or_ln82_663 & !or_ln82_664)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1354 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1287)   --->   "%select_ln82_1279 = select i1 %or_ln82_663, i4 %select_ln82_1278, i4 7" [firmware/model_test.cpp:82]   --->   Operation 1354 'select' 'select_ln82_1279' <Predicate = (!or_ln82_664)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1355 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1287)   --->   "%select_ln82_1282 = select i1 %icmp_ln82_582, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1355 'select' 'select_ln82_1282' <Predicate = (or_ln82_664)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1356 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1287)   --->   "%select_ln82_1283 = select i1 %or_ln82_664, i4 %select_ln82_1282, i4 %select_ln82_1279" [firmware/model_test.cpp:82]   --->   Operation 1356 'select' 'select_ln82_1283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1357 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1323)   --->   "%or_ln82_665 = or i1 %icmp_ln82_583, i1 %icmp_ln82_582" [firmware/model_test.cpp:82]   --->   Operation 1357 'or' 'or_ln82_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1358 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1287)   --->   "%select_ln82_1286 = select i1 %icmp_ln82_584, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 1358 'select' 'select_ln82_1286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1359 [1/1] (0.12ns)   --->   "%or_ln82_666 = or i1 %icmp_ln82_584, i1 %icmp_ln82_583" [firmware/model_test.cpp:82]   --->   Operation 1359 'or' 'or_ln82_666' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1360 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1287 = select i1 %or_ln82_666, i4 %select_ln82_1286, i4 %select_ln82_1283" [firmware/model_test.cpp:82]   --->   Operation 1360 'select' 'select_ln82_1287' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1361 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1323)   --->   "%or_ln82_667 = or i1 %icmp_ln82_585, i1 %icmp_ln82_584" [firmware/model_test.cpp:82]   --->   Operation 1361 'or' 'or_ln82_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1362 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1295)   --->   "%select_ln82_1290 = select i1 %icmp_ln82_586, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1362 'select' 'select_ln82_1290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1363 [1/1] (0.12ns)   --->   "%or_ln82_668 = or i1 %icmp_ln82_586, i1 %icmp_ln82_585" [firmware/model_test.cpp:82]   --->   Operation 1363 'or' 'or_ln82_668' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1364 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1295)   --->   "%select_ln82_1291 = select i1 %or_ln82_668, i4 %select_ln82_1290, i4 %select_ln82_1287" [firmware/model_test.cpp:82]   --->   Operation 1364 'select' 'select_ln82_1291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1365 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1295)   --->   "%select_ln82_1294 = select i1 %icmp_ln82_588, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 1365 'select' 'select_ln82_1294' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1366 [1/1] (0.12ns)   --->   "%or_ln82_670 = or i1 %icmp_ln82_588, i1 %icmp_ln82_587" [firmware/model_test.cpp:82]   --->   Operation 1366 'or' 'or_ln82_670' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1367 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1295 = select i1 %or_ln82_670, i4 %select_ln82_1294, i4 %select_ln82_1291" [firmware/model_test.cpp:82]   --->   Operation 1367 'select' 'select_ln82_1295' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1368 [1/1] (0.00ns)   --->   "%zext_ln82_590 = zext i1 %and_ln82_497" [firmware/model_test.cpp:82]   --->   Operation 1368 'zext' 'zext_ln82_590' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1369 [1/1] (0.43ns)   --->   "%icmp_ln82_590 = icmp_eq  i2 %zext_ln82_590, i2 %check_bit_590" [firmware/model_test.cpp:82]   --->   Operation 1369 'icmp' 'icmp_ln82_590' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1370 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1303)   --->   "%select_ln82_1298 = select i1 %icmp_ln82_590, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1370 'select' 'select_ln82_1298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1371 [1/1] (0.12ns)   --->   "%or_ln82_672 = or i1 %icmp_ln82_590, i1 %icmp_ln82_589" [firmware/model_test.cpp:82]   --->   Operation 1371 'or' 'or_ln82_672' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1372 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1303)   --->   "%select_ln82_1299 = select i1 %or_ln82_672, i4 %select_ln82_1298, i4 %select_ln82_1295" [firmware/model_test.cpp:82]   --->   Operation 1372 'select' 'select_ln82_1299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1373 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_590)   --->   "%xor_ln82_590 = xor i1 %icmp_ln82_590, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1373 'xor' 'xor_ln82_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1374 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_590 = and i1 %and_ln82_497, i1 %xor_ln82_590" [firmware/model_test.cpp:82]   --->   Operation 1374 'and' 'and_ln82_590' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1375 [1/1] (0.27ns)   --->   "%check_bit_591 = select i1 %icmp_ln82_590, i2 2, i2 %check_bit_590" [firmware/model_test.cpp:82]   --->   Operation 1375 'select' 'check_bit_591' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1376 [1/1] (0.00ns)   --->   "%zext_ln82_591 = zext i1 %and_ln82_498" [firmware/model_test.cpp:82]   --->   Operation 1376 'zext' 'zext_ln82_591' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1377 [1/1] (0.43ns)   --->   "%icmp_ln82_591 = icmp_eq  i2 %zext_ln82_591, i2 %check_bit_591" [firmware/model_test.cpp:82]   --->   Operation 1377 'icmp' 'icmp_ln82_591' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1378 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_686)   --->   "%or_ln82_673 = or i1 %icmp_ln82_591, i1 %icmp_ln82_590" [firmware/model_test.cpp:82]   --->   Operation 1378 'or' 'or_ln82_673' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1379 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_591)   --->   "%xor_ln82_591 = xor i1 %icmp_ln82_591, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1379 'xor' 'xor_ln82_591' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1380 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_591 = and i1 %and_ln82_498, i1 %xor_ln82_591" [firmware/model_test.cpp:82]   --->   Operation 1380 'and' 'and_ln82_591' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1381 [1/1] (0.27ns)   --->   "%check_bit_592 = select i1 %icmp_ln82_591, i2 2, i2 %check_bit_591" [firmware/model_test.cpp:82]   --->   Operation 1381 'select' 'check_bit_592' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1382 [1/1] (0.00ns)   --->   "%zext_ln82_592 = zext i1 %and_ln82_499" [firmware/model_test.cpp:82]   --->   Operation 1382 'zext' 'zext_ln82_592' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1383 [1/1] (0.43ns)   --->   "%icmp_ln82_592 = icmp_eq  i2 %zext_ln82_592, i2 %check_bit_592" [firmware/model_test.cpp:82]   --->   Operation 1383 'icmp' 'icmp_ln82_592' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1384 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1303)   --->   "%select_ln82_1302 = select i1 %icmp_ln82_592, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1384 'select' 'select_ln82_1302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1385 [1/1] (0.12ns)   --->   "%or_ln82_674 = or i1 %icmp_ln82_592, i1 %icmp_ln82_591" [firmware/model_test.cpp:82]   --->   Operation 1385 'or' 'or_ln82_674' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1386 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1303 = select i1 %or_ln82_674, i4 %select_ln82_1302, i4 %select_ln82_1299" [firmware/model_test.cpp:82]   --->   Operation 1386 'select' 'select_ln82_1303' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1387 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_592)   --->   "%xor_ln82_592 = xor i1 %icmp_ln82_592, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1387 'xor' 'xor_ln82_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1388 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_592 = and i1 %and_ln82_499, i1 %xor_ln82_592" [firmware/model_test.cpp:82]   --->   Operation 1388 'and' 'and_ln82_592' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1389 [1/1] (0.27ns)   --->   "%check_bit_593 = select i1 %icmp_ln82_592, i2 2, i2 %check_bit_592" [firmware/model_test.cpp:82]   --->   Operation 1389 'select' 'check_bit_593' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1390 [1/1] (0.00ns)   --->   "%zext_ln82_593 = zext i1 %and_ln82_500" [firmware/model_test.cpp:82]   --->   Operation 1390 'zext' 'zext_ln82_593' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1391 [1/1] (0.43ns)   --->   "%icmp_ln82_593 = icmp_eq  i2 %zext_ln82_593, i2 %check_bit_593" [firmware/model_test.cpp:82]   --->   Operation 1391 'icmp' 'icmp_ln82_593' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1392 [1/1] (0.12ns)   --->   "%or_ln82_675 = or i1 %icmp_ln82_593, i1 %icmp_ln82_592" [firmware/model_test.cpp:82]   --->   Operation 1392 'or' 'or_ln82_675' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1393 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_593)   --->   "%xor_ln82_593 = xor i1 %icmp_ln82_593, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1393 'xor' 'xor_ln82_593' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1394 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_593 = and i1 %and_ln82_500, i1 %xor_ln82_593" [firmware/model_test.cpp:82]   --->   Operation 1394 'and' 'and_ln82_593' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1395 [1/1] (0.27ns)   --->   "%check_bit_594 = select i1 %icmp_ln82_593, i2 2, i2 %check_bit_593" [firmware/model_test.cpp:82]   --->   Operation 1395 'select' 'check_bit_594' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1396 [1/1] (0.00ns)   --->   "%zext_ln82_594 = zext i1 %and_ln82_501" [firmware/model_test.cpp:82]   --->   Operation 1396 'zext' 'zext_ln82_594' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1397 [1/1] (0.43ns)   --->   "%icmp_ln82_594 = icmp_eq  i2 %zext_ln82_594, i2 %check_bit_594" [firmware/model_test.cpp:82]   --->   Operation 1397 'icmp' 'icmp_ln82_594' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1398 [1/1] (0.12ns)   --->   "%or_ln82_676 = or i1 %icmp_ln82_594, i1 %icmp_ln82_593" [firmware/model_test.cpp:82]   --->   Operation 1398 'or' 'or_ln82_676' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1399 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_594)   --->   "%xor_ln82_594 = xor i1 %icmp_ln82_594, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1399 'xor' 'xor_ln82_594' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1400 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_594 = and i1 %and_ln82_501, i1 %xor_ln82_594" [firmware/model_test.cpp:82]   --->   Operation 1400 'and' 'and_ln82_594' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1401 [1/1] (0.27ns)   --->   "%check_bit_595 = select i1 %icmp_ln82_594, i2 2, i2 %check_bit_594" [firmware/model_test.cpp:82]   --->   Operation 1401 'select' 'check_bit_595' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1402 [1/1] (0.00ns)   --->   "%zext_ln82_595 = zext i1 %and_ln82_502" [firmware/model_test.cpp:82]   --->   Operation 1402 'zext' 'zext_ln82_595' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1403 [1/1] (0.43ns)   --->   "%icmp_ln82_595 = icmp_eq  i2 %zext_ln82_595, i2 %check_bit_595" [firmware/model_test.cpp:82]   --->   Operation 1403 'icmp' 'icmp_ln82_595' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1404 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_595)   --->   "%xor_ln82_595 = xor i1 %icmp_ln82_595, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1404 'xor' 'xor_ln82_595' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1405 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_595 = and i1 %and_ln82_502, i1 %xor_ln82_595" [firmware/model_test.cpp:82]   --->   Operation 1405 'and' 'and_ln82_595' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1406 [1/1] (0.27ns)   --->   "%check_bit_596 = select i1 %icmp_ln82_595, i2 2, i2 %check_bit_595" [firmware/model_test.cpp:82]   --->   Operation 1406 'select' 'check_bit_596' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1407 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_686 = or i1 %or_ln82_675, i1 %or_ln82_673" [firmware/model_test.cpp:82]   --->   Operation 1407 'or' 'or_ln82_686' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1408 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1323)   --->   "%or_ln82_688 = or i1 %or_ln82_667, i1 %or_ln82_665" [firmware/model_test.cpp:82]   --->   Operation 1408 'or' 'or_ln82_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1409 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1323 = select i1 %or_ln82_688, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 1409 'select' 'select_ln82_1323' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1410 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_673)   --->   "%select_ln91_646 = select i1 %icmp_ln82_592, i12 %tmp_19, i12 %tmp_18" [firmware/model_test.cpp:91]   --->   Operation 1410 'select' 'select_ln91_646' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1411 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_647 = select i1 %icmp_ln82_590, i12 %tmp_17, i12 %tmp_16" [firmware/model_test.cpp:91]   --->   Operation 1411 'select' 'select_ln91_647' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1412 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_674)   --->   "%select_ln91_648 = select i1 %icmp_ln82_588, i12 %tmp_15, i12 %tmp_14" [firmware/model_test.cpp:91]   --->   Operation 1412 'select' 'select_ln91_648' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1413 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_649 = select i1 %icmp_ln82_586, i12 %tmp_13, i12 %tmp_12" [firmware/model_test.cpp:91]   --->   Operation 1413 'select' 'select_ln91_649' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1414 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_675)   --->   "%select_ln91_650 = select i1 %icmp_ln82_584, i12 %tmp_11, i12 %tmp_10" [firmware/model_test.cpp:91]   --->   Operation 1414 'select' 'select_ln91_650' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1415 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_651 = select i1 %icmp_ln82_582, i12 %tmp_9, i12 %tmp_8" [firmware/model_test.cpp:91]   --->   Operation 1415 'select' 'select_ln91_651' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1416 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_676)   --->   "%select_ln91_652 = select i1 %icmp_ln82_580, i12 %tmp_7, i12 %tmp_6" [firmware/model_test.cpp:91]   --->   Operation 1416 'select' 'select_ln91_652' <Predicate = (or_ln82_663)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1417 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_673 = select i1 %or_ln82_674, i12 %select_ln91_646, i12 %select_ln91_647" [firmware/model_test.cpp:91]   --->   Operation 1417 'select' 'select_ln91_673' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1418 [1/1] (0.12ns)   --->   "%or_ln91_286 = or i1 %or_ln82_674, i1 %or_ln82_672" [firmware/model_test.cpp:91]   --->   Operation 1418 'or' 'or_ln91_286' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1419 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_674 = select i1 %or_ln82_670, i12 %select_ln91_648, i12 %select_ln91_649" [firmware/model_test.cpp:91]   --->   Operation 1419 'select' 'select_ln91_674' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1420 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_694)   --->   "%or_ln91_287 = or i1 %or_ln82_670, i1 %or_ln82_668" [firmware/model_test.cpp:91]   --->   Operation 1420 'or' 'or_ln91_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1421 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_675 = select i1 %or_ln82_666, i12 %select_ln91_650, i12 %select_ln91_651" [firmware/model_test.cpp:91]   --->   Operation 1421 'select' 'select_ln91_675' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1422 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_688)   --->   "%or_ln91_288 = or i1 %or_ln82_666, i1 %or_ln82_664" [firmware/model_test.cpp:91]   --->   Operation 1422 'or' 'or_ln91_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1423 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_676 = select i1 %or_ln82_663, i12 %select_ln91_652, i12 %tmp_5" [firmware/model_test.cpp:91]   --->   Operation 1423 'select' 'select_ln91_676' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1424 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_687 = select i1 %or_ln91_286, i12 %select_ln91_673, i12 %select_ln91_674" [firmware/model_test.cpp:91]   --->   Operation 1424 'select' 'select_ln91_687' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1425 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_694)   --->   "%or_ln91_299 = or i1 %or_ln91_286, i1 %or_ln91_287" [firmware/model_test.cpp:91]   --->   Operation 1425 'or' 'or_ln91_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1426 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_688 = select i1 %or_ln91_288, i12 %select_ln91_675, i12 %select_ln91_676" [firmware/model_test.cpp:91]   --->   Operation 1426 'select' 'select_ln91_688' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1427 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_694 = select i1 %or_ln91_299, i12 %select_ln91_687, i12 %select_ln91_688" [firmware/model_test.cpp:91]   --->   Operation 1427 'select' 'select_ln91_694' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1428 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1491)   --->   "%select_ln82_1483 = select i1 %icmp_ln82_672, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1428 'select' 'select_ln82_1483' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1429 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1491)   --->   "%select_ln82_1486 = select i1 %icmp_ln82_674, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1429 'select' 'select_ln82_1486' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1430 [1/1] (0.12ns)   --->   "%or_ln82_772 = or i1 %icmp_ln82_674, i1 %icmp_ln82_673" [firmware/model_test.cpp:82]   --->   Operation 1430 'or' 'or_ln82_772' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1431 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1491)   --->   "%select_ln82_1487 = select i1 %or_ln82_772, i4 %select_ln82_1486, i4 %select_ln82_1483" [firmware/model_test.cpp:82]   --->   Operation 1431 'select' 'select_ln82_1487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1432 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1527)   --->   "%or_ln82_773 = or i1 %icmp_ln82_675, i1 %icmp_ln82_674" [firmware/model_test.cpp:82]   --->   Operation 1432 'or' 'or_ln82_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1433 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1491)   --->   "%select_ln82_1490 = select i1 %icmp_ln82_676, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 1433 'select' 'select_ln82_1490' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1434 [1/1] (0.12ns)   --->   "%or_ln82_774 = or i1 %icmp_ln82_676, i1 %icmp_ln82_675" [firmware/model_test.cpp:82]   --->   Operation 1434 'or' 'or_ln82_774' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1435 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1491 = select i1 %or_ln82_774, i4 %select_ln82_1490, i4 %select_ln82_1487" [firmware/model_test.cpp:82]   --->   Operation 1435 'select' 'select_ln82_1491' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1436 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1527)   --->   "%or_ln82_775 = or i1 %icmp_ln82_677, i1 %icmp_ln82_676" [firmware/model_test.cpp:82]   --->   Operation 1436 'or' 'or_ln82_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1437 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1499)   --->   "%select_ln82_1494 = select i1 %icmp_ln82_678, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1437 'select' 'select_ln82_1494' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1438 [1/1] (0.12ns)   --->   "%or_ln82_776 = or i1 %icmp_ln82_678, i1 %icmp_ln82_677" [firmware/model_test.cpp:82]   --->   Operation 1438 'or' 'or_ln82_776' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1439 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1499)   --->   "%select_ln82_1495 = select i1 %or_ln82_776, i4 %select_ln82_1494, i4 %select_ln82_1491" [firmware/model_test.cpp:82]   --->   Operation 1439 'select' 'select_ln82_1495' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1440 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1499)   --->   "%select_ln82_1498 = select i1 %icmp_ln82_680, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 1440 'select' 'select_ln82_1498' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1441 [1/1] (0.12ns)   --->   "%or_ln82_778 = or i1 %icmp_ln82_680, i1 %icmp_ln82_679" [firmware/model_test.cpp:82]   --->   Operation 1441 'or' 'or_ln82_778' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1442 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1499 = select i1 %or_ln82_778, i4 %select_ln82_1498, i4 %select_ln82_1495" [firmware/model_test.cpp:82]   --->   Operation 1442 'select' 'select_ln82_1499' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1443 [1/1] (0.00ns)   --->   "%zext_ln82_681 = zext i1 %and_ln82_589" [firmware/model_test.cpp:82]   --->   Operation 1443 'zext' 'zext_ln82_681' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1444 [1/1] (0.43ns)   --->   "%icmp_ln82_681 = icmp_eq  i2 %zext_ln82_681, i2 %check_bit_681" [firmware/model_test.cpp:82]   --->   Operation 1444 'icmp' 'icmp_ln82_681' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1445 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_681)   --->   "%xor_ln82_681 = xor i1 %icmp_ln82_681, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1445 'xor' 'xor_ln82_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1446 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_681 = and i1 %and_ln82_589, i1 %xor_ln82_681" [firmware/model_test.cpp:82]   --->   Operation 1446 'and' 'and_ln82_681' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1447 [1/1] (0.27ns)   --->   "%check_bit_682 = select i1 %icmp_ln82_681, i2 2, i2 %check_bit_681" [firmware/model_test.cpp:82]   --->   Operation 1447 'select' 'check_bit_682' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1448 [1/1] (0.00ns)   --->   "%zext_ln82_682 = zext i1 %and_ln82_590" [firmware/model_test.cpp:82]   --->   Operation 1448 'zext' 'zext_ln82_682' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1449 [1/1] (0.43ns)   --->   "%icmp_ln82_682 = icmp_eq  i2 %zext_ln82_682, i2 %check_bit_682" [firmware/model_test.cpp:82]   --->   Operation 1449 'icmp' 'icmp_ln82_682' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1450 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1507)   --->   "%select_ln82_1502 = select i1 %icmp_ln82_682, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1450 'select' 'select_ln82_1502' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1451 [1/1] (0.12ns)   --->   "%or_ln82_780 = or i1 %icmp_ln82_682, i1 %icmp_ln82_681" [firmware/model_test.cpp:82]   --->   Operation 1451 'or' 'or_ln82_780' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1452 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1507)   --->   "%select_ln82_1503 = select i1 %or_ln82_780, i4 %select_ln82_1502, i4 %select_ln82_1499" [firmware/model_test.cpp:82]   --->   Operation 1452 'select' 'select_ln82_1503' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1453 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_682)   --->   "%xor_ln82_682 = xor i1 %icmp_ln82_682, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1453 'xor' 'xor_ln82_682' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1454 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_682 = and i1 %and_ln82_590, i1 %xor_ln82_682" [firmware/model_test.cpp:82]   --->   Operation 1454 'and' 'and_ln82_682' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1455 [1/1] (0.27ns)   --->   "%check_bit_683 = select i1 %icmp_ln82_682, i2 2, i2 %check_bit_682" [firmware/model_test.cpp:82]   --->   Operation 1455 'select' 'check_bit_683' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1456 [1/1] (0.00ns)   --->   "%zext_ln82_683 = zext i1 %and_ln82_591" [firmware/model_test.cpp:82]   --->   Operation 1456 'zext' 'zext_ln82_683' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1457 [1/1] (0.43ns)   --->   "%icmp_ln82_683 = icmp_eq  i2 %zext_ln82_683, i2 %check_bit_683" [firmware/model_test.cpp:82]   --->   Operation 1457 'icmp' 'icmp_ln82_683' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1458 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_794)   --->   "%or_ln82_781 = or i1 %icmp_ln82_683, i1 %icmp_ln82_682" [firmware/model_test.cpp:82]   --->   Operation 1458 'or' 'or_ln82_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1459 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_683)   --->   "%xor_ln82_683 = xor i1 %icmp_ln82_683, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1459 'xor' 'xor_ln82_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1460 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_683 = and i1 %and_ln82_591, i1 %xor_ln82_683" [firmware/model_test.cpp:82]   --->   Operation 1460 'and' 'and_ln82_683' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1461 [1/1] (0.27ns)   --->   "%check_bit_684 = select i1 %icmp_ln82_683, i2 2, i2 %check_bit_683" [firmware/model_test.cpp:82]   --->   Operation 1461 'select' 'check_bit_684' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1462 [1/1] (0.00ns)   --->   "%zext_ln82_684 = zext i1 %and_ln82_592" [firmware/model_test.cpp:82]   --->   Operation 1462 'zext' 'zext_ln82_684' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1463 [1/1] (0.43ns)   --->   "%icmp_ln82_684 = icmp_eq  i2 %zext_ln82_684, i2 %check_bit_684" [firmware/model_test.cpp:82]   --->   Operation 1463 'icmp' 'icmp_ln82_684' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1464 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1507)   --->   "%select_ln82_1506 = select i1 %icmp_ln82_684, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1464 'select' 'select_ln82_1506' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1465 [1/1] (0.12ns)   --->   "%or_ln82_782 = or i1 %icmp_ln82_684, i1 %icmp_ln82_683" [firmware/model_test.cpp:82]   --->   Operation 1465 'or' 'or_ln82_782' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1466 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1507 = select i1 %or_ln82_782, i4 %select_ln82_1506, i4 %select_ln82_1503" [firmware/model_test.cpp:82]   --->   Operation 1466 'select' 'select_ln82_1507' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1467 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_684)   --->   "%xor_ln82_684 = xor i1 %icmp_ln82_684, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1467 'xor' 'xor_ln82_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1468 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_684 = and i1 %and_ln82_592, i1 %xor_ln82_684" [firmware/model_test.cpp:82]   --->   Operation 1468 'and' 'and_ln82_684' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1469 [1/1] (0.27ns)   --->   "%check_bit_685 = select i1 %icmp_ln82_684, i2 2, i2 %check_bit_684" [firmware/model_test.cpp:82]   --->   Operation 1469 'select' 'check_bit_685' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1470 [1/1] (0.00ns)   --->   "%zext_ln82_685 = zext i1 %and_ln82_593" [firmware/model_test.cpp:82]   --->   Operation 1470 'zext' 'zext_ln82_685' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1471 [1/1] (0.43ns)   --->   "%icmp_ln82_685 = icmp_eq  i2 %zext_ln82_685, i2 %check_bit_685" [firmware/model_test.cpp:82]   --->   Operation 1471 'icmp' 'icmp_ln82_685' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1472 [1/1] (0.12ns)   --->   "%or_ln82_783 = or i1 %icmp_ln82_685, i1 %icmp_ln82_684" [firmware/model_test.cpp:82]   --->   Operation 1472 'or' 'or_ln82_783' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1473 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_685)   --->   "%xor_ln82_685 = xor i1 %icmp_ln82_685, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1473 'xor' 'xor_ln82_685' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1474 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_685 = and i1 %and_ln82_593, i1 %xor_ln82_685" [firmware/model_test.cpp:82]   --->   Operation 1474 'and' 'and_ln82_685' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1475 [1/1] (0.27ns)   --->   "%check_bit_686 = select i1 %icmp_ln82_685, i2 2, i2 %check_bit_685" [firmware/model_test.cpp:82]   --->   Operation 1475 'select' 'check_bit_686' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1476 [1/1] (0.00ns)   --->   "%zext_ln82_686 = zext i1 %and_ln82_594" [firmware/model_test.cpp:82]   --->   Operation 1476 'zext' 'zext_ln82_686' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1477 [1/1] (0.43ns)   --->   "%icmp_ln82_686 = icmp_eq  i2 %zext_ln82_686, i2 %check_bit_686" [firmware/model_test.cpp:82]   --->   Operation 1477 'icmp' 'icmp_ln82_686' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1478 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_686)   --->   "%xor_ln82_686 = xor i1 %icmp_ln82_686, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1478 'xor' 'xor_ln82_686' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1479 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_686 = and i1 %and_ln82_594, i1 %xor_ln82_686" [firmware/model_test.cpp:82]   --->   Operation 1479 'and' 'and_ln82_686' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1480 [1/1] (0.27ns)   --->   "%check_bit_687 = select i1 %icmp_ln82_686, i2 2, i2 %check_bit_686" [firmware/model_test.cpp:82]   --->   Operation 1480 'select' 'check_bit_687' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1481 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_794 = or i1 %or_ln82_783, i1 %or_ln82_781" [firmware/model_test.cpp:82]   --->   Operation 1481 'or' 'or_ln82_794' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1482 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1527)   --->   "%or_ln82_796 = or i1 %or_ln82_775, i1 %or_ln82_773" [firmware/model_test.cpp:82]   --->   Operation 1482 'or' 'or_ln82_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1483 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1527 = select i1 %or_ln82_796, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 1483 'select' 'select_ln82_1527' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1484 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_770)   --->   "%select_ln91_743 = select i1 %icmp_ln82_684, i12 %tmp_19, i12 %tmp_18" [firmware/model_test.cpp:91]   --->   Operation 1484 'select' 'select_ln91_743' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1485 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_744 = select i1 %icmp_ln82_682, i12 %tmp_17, i12 %tmp_16" [firmware/model_test.cpp:91]   --->   Operation 1485 'select' 'select_ln91_744' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1486 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_771)   --->   "%select_ln91_745 = select i1 %icmp_ln82_680, i12 %tmp_15, i12 %tmp_14" [firmware/model_test.cpp:91]   --->   Operation 1486 'select' 'select_ln91_745' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1487 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_746 = select i1 %icmp_ln82_678, i12 %tmp_13, i12 %tmp_12" [firmware/model_test.cpp:91]   --->   Operation 1487 'select' 'select_ln91_746' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1488 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_772)   --->   "%select_ln91_747 = select i1 %icmp_ln82_676, i12 %tmp_11, i12 %tmp_10" [firmware/model_test.cpp:91]   --->   Operation 1488 'select' 'select_ln91_747' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1489 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_748 = select i1 %icmp_ln82_674, i12 %tmp_9, i12 %tmp_8" [firmware/model_test.cpp:91]   --->   Operation 1489 'select' 'select_ln91_748' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1490 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_784)   --->   "%select_ln91_749 = select i1 %icmp_ln82_672, i12 %tmp_7, i12 %tmp_6" [firmware/model_test.cpp:91]   --->   Operation 1490 'select' 'select_ln91_749' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1491 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_770 = select i1 %or_ln82_782, i12 %select_ln91_743, i12 %select_ln91_744" [firmware/model_test.cpp:91]   --->   Operation 1491 'select' 'select_ln91_770' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1492 [1/1] (0.12ns)   --->   "%or_ln91_327 = or i1 %or_ln82_782, i1 %or_ln82_780" [firmware/model_test.cpp:91]   --->   Operation 1492 'or' 'or_ln91_327' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1493 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_771 = select i1 %or_ln82_778, i12 %select_ln91_745, i12 %select_ln91_746" [firmware/model_test.cpp:91]   --->   Operation 1493 'select' 'select_ln91_771' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1494 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_790)   --->   "%or_ln91_328 = or i1 %or_ln82_778, i1 %or_ln82_776" [firmware/model_test.cpp:91]   --->   Operation 1494 'or' 'or_ln91_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1495 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_772 = select i1 %or_ln82_774, i12 %select_ln91_747, i12 %select_ln91_748" [firmware/model_test.cpp:91]   --->   Operation 1495 'select' 'select_ln91_772' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1496 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_784)   --->   "%or_ln91_329 = or i1 %or_ln82_774, i1 %or_ln82_772" [firmware/model_test.cpp:91]   --->   Operation 1496 'or' 'or_ln91_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1497 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_783 = select i1 %or_ln91_327, i12 %select_ln91_770, i12 %select_ln91_771" [firmware/model_test.cpp:91]   --->   Operation 1497 'select' 'select_ln91_783' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1498 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_790)   --->   "%or_ln91_340 = or i1 %or_ln91_327, i1 %or_ln91_328" [firmware/model_test.cpp:91]   --->   Operation 1498 'or' 'or_ln91_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1499 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_784 = select i1 %or_ln91_329, i12 %select_ln91_772, i12 %select_ln91_749" [firmware/model_test.cpp:91]   --->   Operation 1499 'select' 'select_ln91_784' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1500 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_790 = select i1 %or_ln91_340, i12 %select_ln91_783, i12 %select_ln91_784" [firmware/model_test.cpp:91]   --->   Operation 1500 'select' 'select_ln91_790' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1501 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1697)   --->   "%select_ln82_1688 = select i1 %icmp_ln82_765, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1501 'select' 'select_ln82_1688' <Predicate = (or_ln82_880)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1502 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1697)   --->   "%select_ln82_1689 = select i1 %or_ln82_880, i4 %select_ln82_1688, i4 9" [firmware/model_test.cpp:82]   --->   Operation 1502 'select' 'select_ln82_1689' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1503 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1729)   --->   "%or_ln82_881 = or i1 %icmp_ln82_766, i1 %icmp_ln82_765" [firmware/model_test.cpp:82]   --->   Operation 1503 'or' 'or_ln82_881' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1504 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1697)   --->   "%select_ln82_1692 = select i1 %icmp_ln82_767, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 1504 'select' 'select_ln82_1692' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1505 [1/1] (0.12ns)   --->   "%or_ln82_882 = or i1 %icmp_ln82_767, i1 %icmp_ln82_766" [firmware/model_test.cpp:82]   --->   Operation 1505 'or' 'or_ln82_882' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1506 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1697)   --->   "%select_ln82_1693 = select i1 %or_ln82_882, i4 %select_ln82_1692, i4 %select_ln82_1689" [firmware/model_test.cpp:82]   --->   Operation 1506 'select' 'select_ln82_1693' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1507 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1729)   --->   "%or_ln82_883 = or i1 %icmp_ln82_768, i1 %icmp_ln82_767" [firmware/model_test.cpp:82]   --->   Operation 1507 'or' 'or_ln82_883' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1508 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1697)   --->   "%select_ln82_1696 = select i1 %icmp_ln82_769, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1508 'select' 'select_ln82_1696' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1509 [1/1] (0.12ns)   --->   "%or_ln82_884 = or i1 %icmp_ln82_769, i1 %icmp_ln82_768" [firmware/model_test.cpp:82]   --->   Operation 1509 'or' 'or_ln82_884' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1510 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1697 = select i1 %or_ln82_884, i4 %select_ln82_1696, i4 %select_ln82_1693" [firmware/model_test.cpp:82]   --->   Operation 1510 'select' 'select_ln82_1697' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1511 [1/1] (0.00ns)   --->   "%zext_ln82_771 = zext i1 %and_ln82_680" [firmware/model_test.cpp:82]   --->   Operation 1511 'zext' 'zext_ln82_771' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1512 [1/1] (0.43ns)   --->   "%icmp_ln82_771 = icmp_eq  i2 %zext_ln82_771, i2 %check_bit_771" [firmware/model_test.cpp:82]   --->   Operation 1512 'icmp' 'icmp_ln82_771' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1513 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1705)   --->   "%select_ln82_1700 = select i1 %icmp_ln82_771, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 1513 'select' 'select_ln82_1700' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1514 [1/1] (0.12ns)   --->   "%or_ln82_886 = or i1 %icmp_ln82_771, i1 %icmp_ln82_770" [firmware/model_test.cpp:82]   --->   Operation 1514 'or' 'or_ln82_886' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1515 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1705)   --->   "%select_ln82_1701 = select i1 %or_ln82_886, i4 %select_ln82_1700, i4 %select_ln82_1697" [firmware/model_test.cpp:82]   --->   Operation 1515 'select' 'select_ln82_1701' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1516 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_861)   --->   "%xor_ln82_771 = xor i1 %icmp_ln82_771, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1516 'xor' 'xor_ln82_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1517 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_861)   --->   "%and_ln82_771 = and i1 %and_ln82_680, i1 %xor_ln82_771" [firmware/model_test.cpp:82]   --->   Operation 1517 'and' 'and_ln82_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1518 [1/1] (0.27ns)   --->   "%check_bit_772 = select i1 %icmp_ln82_771, i2 2, i2 %check_bit_771" [firmware/model_test.cpp:82]   --->   Operation 1518 'select' 'check_bit_772' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1519 [1/1] (0.00ns)   --->   "%zext_ln82_772 = zext i1 %and_ln82_681" [firmware/model_test.cpp:82]   --->   Operation 1519 'zext' 'zext_ln82_772' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1520 [1/1] (0.43ns)   --->   "%icmp_ln82_772 = icmp_eq  i2 %zext_ln82_772, i2 %check_bit_772" [firmware/model_test.cpp:82]   --->   Operation 1520 'icmp' 'icmp_ln82_772' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1521 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_862)   --->   "%xor_ln82_772 = xor i1 %icmp_ln82_772, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1521 'xor' 'xor_ln82_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1522 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_862)   --->   "%and_ln82_772 = and i1 %and_ln82_681, i1 %xor_ln82_772" [firmware/model_test.cpp:82]   --->   Operation 1522 'and' 'and_ln82_772' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1523 [1/1] (0.27ns)   --->   "%check_bit_773 = select i1 %icmp_ln82_772, i2 2, i2 %check_bit_772" [firmware/model_test.cpp:82]   --->   Operation 1523 'select' 'check_bit_773' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1524 [1/1] (0.00ns)   --->   "%zext_ln82_773 = zext i1 %and_ln82_682" [firmware/model_test.cpp:82]   --->   Operation 1524 'zext' 'zext_ln82_773' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1525 [1/1] (0.43ns)   --->   "%icmp_ln82_773 = icmp_eq  i2 %zext_ln82_773, i2 %check_bit_773" [firmware/model_test.cpp:82]   --->   Operation 1525 'icmp' 'icmp_ln82_773' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1526 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1705)   --->   "%select_ln82_1704 = select i1 %icmp_ln82_773, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1526 'select' 'select_ln82_1704' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1527 [1/1] (0.12ns)   --->   "%or_ln82_888 = or i1 %icmp_ln82_773, i1 %icmp_ln82_772" [firmware/model_test.cpp:82]   --->   Operation 1527 'or' 'or_ln82_888' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1528 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1705 = select i1 %or_ln82_888, i4 %select_ln82_1704, i4 %select_ln82_1701" [firmware/model_test.cpp:82]   --->   Operation 1528 'select' 'select_ln82_1705' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1529 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_863)   --->   "%xor_ln82_773 = xor i1 %icmp_ln82_773, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1529 'xor' 'xor_ln82_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1530 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_863)   --->   "%and_ln82_773 = and i1 %and_ln82_682, i1 %xor_ln82_773" [firmware/model_test.cpp:82]   --->   Operation 1530 'and' 'and_ln82_773' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1531 [1/1] (0.27ns)   --->   "%check_bit_774 = select i1 %icmp_ln82_773, i2 2, i2 %check_bit_773" [firmware/model_test.cpp:82]   --->   Operation 1531 'select' 'check_bit_774' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1532 [1/1] (0.00ns)   --->   "%zext_ln82_774 = zext i1 %and_ln82_683" [firmware/model_test.cpp:82]   --->   Operation 1532 'zext' 'zext_ln82_774' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1533 [1/1] (0.43ns)   --->   "%icmp_ln82_774 = icmp_eq  i2 %zext_ln82_774, i2 %check_bit_774" [firmware/model_test.cpp:82]   --->   Operation 1533 'icmp' 'icmp_ln82_774' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1534 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_864)   --->   "%xor_ln82_774 = xor i1 %icmp_ln82_774, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1534 'xor' 'xor_ln82_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1535 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_864)   --->   "%and_ln82_774 = and i1 %and_ln82_683, i1 %xor_ln82_774" [firmware/model_test.cpp:82]   --->   Operation 1535 'and' 'and_ln82_774' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1536 [1/1] (0.27ns)   --->   "%check_bit_775 = select i1 %icmp_ln82_774, i2 2, i2 %check_bit_774" [firmware/model_test.cpp:82]   --->   Operation 1536 'select' 'check_bit_775' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1537 [1/1] (0.00ns)   --->   "%zext_ln82_775 = zext i1 %and_ln82_684" [firmware/model_test.cpp:82]   --->   Operation 1537 'zext' 'zext_ln82_775' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1538 [1/1] (0.43ns)   --->   "%icmp_ln82_775 = icmp_eq  i2 %zext_ln82_775, i2 %check_bit_775" [firmware/model_test.cpp:82]   --->   Operation 1538 'icmp' 'icmp_ln82_775' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1539 [1/1] (0.12ns)   --->   "%or_ln82_890 = or i1 %icmp_ln82_775, i1 %icmp_ln82_774" [firmware/model_test.cpp:82]   --->   Operation 1539 'or' 'or_ln82_890' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1540 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_865)   --->   "%xor_ln82_775 = xor i1 %icmp_ln82_775, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1540 'xor' 'xor_ln82_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1541 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_865)   --->   "%and_ln82_775 = and i1 %and_ln82_684, i1 %xor_ln82_775" [firmware/model_test.cpp:82]   --->   Operation 1541 'and' 'and_ln82_775' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1542 [1/1] (0.27ns)   --->   "%check_bit_776 = select i1 %icmp_ln82_775, i2 2, i2 %check_bit_775" [firmware/model_test.cpp:82]   --->   Operation 1542 'select' 'check_bit_776' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1543 [1/1] (0.00ns)   --->   "%zext_ln82_776 = zext i1 %and_ln82_685" [firmware/model_test.cpp:82]   --->   Operation 1543 'zext' 'zext_ln82_776' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1544 [1/1] (0.43ns)   --->   "%icmp_ln82_776 = icmp_eq  i2 %zext_ln82_776, i2 %check_bit_776" [firmware/model_test.cpp:82]   --->   Operation 1544 'icmp' 'icmp_ln82_776' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1545 [1/1] (0.27ns)   --->   "%check_bit_777 = select i1 %icmp_ln82_776, i2 2, i2 %check_bit_776" [firmware/model_test.cpp:82]   --->   Operation 1545 'select' 'check_bit_777' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1546 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1729)   --->   "%or_ln82_904 = or i1 %or_ln82_883, i1 %or_ln82_881" [firmware/model_test.cpp:82]   --->   Operation 1546 'or' 'or_ln82_904' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1547 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1729 = select i1 %or_ln82_904, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 1547 'select' 'select_ln82_1729' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1548 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_865)   --->   "%select_ln91_839 = select i1 %icmp_ln82_775, i12 %tmp_19, i12 %tmp_18" [firmware/model_test.cpp:91]   --->   Operation 1548 'select' 'select_ln91_839' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1549 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_840 = select i1 %icmp_ln82_773, i12 %tmp_17, i12 %tmp_16" [firmware/model_test.cpp:91]   --->   Operation 1549 'select' 'select_ln91_840' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1550 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_866)   --->   "%select_ln91_841 = select i1 %icmp_ln82_771, i12 %tmp_15, i12 %tmp_14" [firmware/model_test.cpp:91]   --->   Operation 1550 'select' 'select_ln91_841' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1551 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_842 = select i1 %icmp_ln82_769, i12 %tmp_13, i12 %tmp_12" [firmware/model_test.cpp:91]   --->   Operation 1551 'select' 'select_ln91_842' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1552 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_867)   --->   "%select_ln91_843 = select i1 %icmp_ln82_767, i12 %tmp_11, i12 %tmp_10" [firmware/model_test.cpp:91]   --->   Operation 1552 'select' 'select_ln91_843' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1553 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_844 = select i1 %icmp_ln82_765, i12 %tmp_9, i12 %tmp_8" [firmware/model_test.cpp:91]   --->   Operation 1553 'select' 'select_ln91_844' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1554 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_865 = select i1 %or_ln82_890, i12 %select_ln91_839, i12 %select_ln91_840" [firmware/model_test.cpp:91]   --->   Operation 1554 'select' 'select_ln91_865' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1555 [1/1] (0.12ns)   --->   "%or_ln91_368 = or i1 %or_ln82_890, i1 %or_ln82_888" [firmware/model_test.cpp:91]   --->   Operation 1555 'or' 'or_ln91_368' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1556 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_866 = select i1 %or_ln82_886, i12 %select_ln91_841, i12 %select_ln91_842" [firmware/model_test.cpp:91]   --->   Operation 1556 'select' 'select_ln91_866' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1557 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_885)   --->   "%or_ln91_369 = or i1 %or_ln82_886, i1 %or_ln82_884" [firmware/model_test.cpp:91]   --->   Operation 1557 'or' 'or_ln91_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1558 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_867 = select i1 %or_ln82_882, i12 %select_ln91_843, i12 %select_ln91_844" [firmware/model_test.cpp:91]   --->   Operation 1558 'select' 'select_ln91_867' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1559 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_879)   --->   "%or_ln91_370 = or i1 %or_ln82_882, i1 %or_ln82_880" [firmware/model_test.cpp:91]   --->   Operation 1559 'or' 'or_ln91_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1560 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_878 = select i1 %or_ln91_368, i12 %select_ln91_865, i12 %select_ln91_866" [firmware/model_test.cpp:91]   --->   Operation 1560 'select' 'select_ln91_878' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1561 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_885)   --->   "%or_ln91_381 = or i1 %or_ln91_368, i1 %or_ln91_369" [firmware/model_test.cpp:91]   --->   Operation 1561 'or' 'or_ln91_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1562 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_879 = select i1 %or_ln91_370, i12 %select_ln91_867, i12 %tmp_7" [firmware/model_test.cpp:91]   --->   Operation 1562 'select' 'select_ln91_879' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1563 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_885 = select i1 %or_ln91_381, i12 %select_ln91_878, i12 %select_ln91_879" [firmware/model_test.cpp:91]   --->   Operation 1563 'select' 'select_ln91_885' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1564 [1/1] (0.12ns)   --->   "%or_ln82_989 = or i1 %icmp_ln82_857, i1 %icmp_ln82_856" [firmware/model_test.cpp:82]   --->   Operation 1564 'or' 'or_ln82_989' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1565 [1/1] (0.27ns)   --->   "%check_bit_861 = select i1 %icmp_ln82_860, i2 2, i2 %check_bit_860" [firmware/model_test.cpp:82]   --->   Operation 1565 'select' 'check_bit_861' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1566 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_861)   --->   "%zext_ln82_861 = zext i1 %and_ln82_771" [firmware/model_test.cpp:82]   --->   Operation 1566 'zext' 'zext_ln82_861' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1567 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_861 = icmp_eq  i2 %zext_ln82_861, i2 %check_bit_861" [firmware/model_test.cpp:82]   --->   Operation 1567 'icmp' 'icmp_ln82_861' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1568 [1/1] (0.12ns)   --->   "%or_ln82_993 = or i1 %icmp_ln82_861, i1 %icmp_ln82_860" [firmware/model_test.cpp:82]   --->   Operation 1568 'or' 'or_ln82_993' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1569 [1/1] (0.27ns)   --->   "%check_bit_862 = select i1 %icmp_ln82_861, i2 2, i2 %check_bit_861" [firmware/model_test.cpp:82]   --->   Operation 1569 'select' 'check_bit_862' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1570 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_862)   --->   "%zext_ln82_862 = zext i1 %and_ln82_772" [firmware/model_test.cpp:82]   --->   Operation 1570 'zext' 'zext_ln82_862' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1571 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_862 = icmp_eq  i2 %zext_ln82_862, i2 %check_bit_862" [firmware/model_test.cpp:82]   --->   Operation 1571 'icmp' 'icmp_ln82_862' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1572 [1/1] (0.27ns)   --->   "%check_bit_863 = select i1 %icmp_ln82_862, i2 2, i2 %check_bit_862" [firmware/model_test.cpp:82]   --->   Operation 1572 'select' 'check_bit_863' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1573 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_863)   --->   "%zext_ln82_863 = zext i1 %and_ln82_773" [firmware/model_test.cpp:82]   --->   Operation 1573 'zext' 'zext_ln82_863' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1574 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_863 = icmp_eq  i2 %zext_ln82_863, i2 %check_bit_863" [firmware/model_test.cpp:82]   --->   Operation 1574 'icmp' 'icmp_ln82_863' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1575 [1/1] (0.27ns)   --->   "%check_bit_864 = select i1 %icmp_ln82_863, i2 2, i2 %check_bit_863" [firmware/model_test.cpp:82]   --->   Operation 1575 'select' 'check_bit_864' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1576 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_864)   --->   "%zext_ln82_864 = zext i1 %and_ln82_774" [firmware/model_test.cpp:82]   --->   Operation 1576 'zext' 'zext_ln82_864' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1577 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_864 = icmp_eq  i2 %zext_ln82_864, i2 %check_bit_864" [firmware/model_test.cpp:82]   --->   Operation 1577 'icmp' 'icmp_ln82_864' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1578 [1/1] (0.27ns)   --->   "%check_bit_865 = select i1 %icmp_ln82_864, i2 2, i2 %check_bit_864" [firmware/model_test.cpp:82]   --->   Operation 1578 'select' 'check_bit_865' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1579 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_865)   --->   "%zext_ln82_865 = zext i1 %and_ln82_775" [firmware/model_test.cpp:82]   --->   Operation 1579 'zext' 'zext_ln82_865' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 1580 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_865 = icmp_eq  i2 %zext_ln82_865, i2 %check_bit_865" [firmware/model_test.cpp:82]   --->   Operation 1580 'icmp' 'icmp_ln82_865' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1581 [1/1] (0.12ns)   --->   "%or_ln82_997 = or i1 %icmp_ln82_865, i1 %icmp_ln82_864" [firmware/model_test.cpp:82]   --->   Operation 1581 'or' 'or_ln82_997' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 1582 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_960)   --->   "%select_ln91_934 = select i1 %icmp_ln82_865, i12 %tmp_19, i12 %tmp_18" [firmware/model_test.cpp:91]   --->   Operation 1582 'select' 'select_ln91_934' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1583 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_935 = select i1 %icmp_ln82_863, i12 %tmp_17, i12 %tmp_16" [firmware/model_test.cpp:91]   --->   Operation 1583 'select' 'select_ln91_935' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1584 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_961)   --->   "%select_ln91_936 = select i1 %icmp_ln82_861, i12 %tmp_15, i12 %tmp_14" [firmware/model_test.cpp:91]   --->   Operation 1584 'select' 'select_ln91_936' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1585 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_937 = select i1 %icmp_ln82_859, i12 %tmp_13, i12 %tmp_12" [firmware/model_test.cpp:91]   --->   Operation 1585 'select' 'select_ln91_937' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1586 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_962)   --->   "%select_ln91_938 = select i1 %icmp_ln82_857, i12 %tmp_11, i12 %tmp_10" [firmware/model_test.cpp:91]   --->   Operation 1586 'select' 'select_ln91_938' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1587 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_939 = select i1 %icmp_ln82_855, i12 %tmp_9, i12 %tmp_8" [firmware/model_test.cpp:91]   --->   Operation 1587 'select' 'select_ln91_939' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1588 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_960 = select i1 %or_ln82_997, i12 %select_ln91_934, i12 %select_ln91_935" [firmware/model_test.cpp:91]   --->   Operation 1588 'select' 'select_ln91_960' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1589 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_961 = select i1 %or_ln82_993, i12 %select_ln91_936, i12 %select_ln91_937" [firmware/model_test.cpp:91]   --->   Operation 1589 'select' 'select_ln91_961' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 1590 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_962 = select i1 %or_ln82_989, i12 %select_ln91_938, i12 %select_ln91_939" [firmware/model_test.cpp:91]   --->   Operation 1590 'select' 'select_ln91_962' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.37>
ST_6 : Operation 1591 [1/1] (0.74ns)   --->   "%icmp_ln59_31 = icmp_ne  i12 %tmp_30, i12 0" [firmware/model_test.cpp:59]   --->   Operation 1591 'icmp' 'icmp_ln59_31' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1592 [1/1] (0.74ns)   --->   "%icmp_ln59_32 = icmp_ne  i12 %tmp_31, i12 0" [firmware/model_test.cpp:59]   --->   Operation 1592 'icmp' 'icmp_ln59_32' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1593 [1/1] (0.74ns)   --->   "%icmp_ln59_33 = icmp_ne  i12 %tmp_32, i12 0" [firmware/model_test.cpp:59]   --->   Operation 1593 'icmp' 'icmp_ln59_33' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1594 [1/1] (0.74ns)   --->   "%icmp_ln59_34 = icmp_ne  i12 %tmp_33, i12 0" [firmware/model_test.cpp:59]   --->   Operation 1594 'icmp' 'icmp_ln59_34' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1595 [1/1] (0.74ns)   --->   "%icmp_ln59_35 = icmp_ne  i12 %tmp_34, i12 0" [firmware/model_test.cpp:59]   --->   Operation 1595 'icmp' 'icmp_ln59_35' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1596 [1/1] (0.74ns)   --->   "%icmp_ln59_36 = icmp_ne  i12 %tmp_35, i12 0" [firmware/model_test.cpp:59]   --->   Operation 1596 'icmp' 'icmp_ln59_36' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1597 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_31)   --->   "%or_ln82_9 = or i1 %icmp_ln82_14, i1 %icmp_ln82_13" [firmware/model_test.cpp:82]   --->   Operation 1597 'or' 'or_ln82_9' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1598 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_31)   --->   "%or_ln82_11 = or i1 %icmp_ln82_16, i1 %icmp_ln82_15" [firmware/model_test.cpp:82]   --->   Operation 1598 'or' 'or_ln82_11' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1599 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_25)   --->   "%or_ln82_17 = or i1 %icmp_ln82_22, i1 %icmp_ln82_21" [firmware/model_test.cpp:82]   --->   Operation 1599 'or' 'or_ln82_17' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1600 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_51)   --->   "%select_ln82_46 = select i1 %icmp_ln82_23, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1600 'select' 'select_ln82_46' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1601 [1/1] (0.12ns)   --->   "%or_ln82_18 = or i1 %icmp_ln82_23, i1 %icmp_ln82_22" [firmware/model_test.cpp:82]   --->   Operation 1601 'or' 'or_ln82_18' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1602 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_51)   --->   "%select_ln82_47 = select i1 %or_ln82_18, i4 %select_ln82_46, i4 %select_ln82_43" [firmware/model_test.cpp:82]   --->   Operation 1602 'select' 'select_ln82_47' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1603 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_25)   --->   "%or_ln82_19 = or i1 %icmp_ln82_24, i1 %icmp_ln82_23" [firmware/model_test.cpp:82]   --->   Operation 1603 'or' 'or_ln82_19' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1604 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_51)   --->   "%select_ln82_50 = select i1 %icmp_ln82_25, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 1604 'select' 'select_ln82_50' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1605 [1/1] (0.12ns)   --->   "%or_ln82_20 = or i1 %icmp_ln82_25, i1 %icmp_ln82_24" [firmware/model_test.cpp:82]   --->   Operation 1605 'or' 'or_ln82_20' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1606 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_51 = select i1 %or_ln82_20, i4 %select_ln82_50, i4 %select_ln82_47" [firmware/model_test.cpp:82]   --->   Operation 1606 'select' 'select_ln82_51' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1607 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_29)   --->   "%or_ln82_21 = or i1 %icmp_ln82_26, i1 %icmp_ln82_25" [firmware/model_test.cpp:82]   --->   Operation 1607 'or' 'or_ln82_21' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1608 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_64)   --->   "%select_ln82_54 = select i1 %icmp_ln82_27, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1608 'select' 'select_ln82_54' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1609 [1/1] (0.12ns)   --->   "%or_ln82_22 = or i1 %icmp_ln82_27, i1 %icmp_ln82_26" [firmware/model_test.cpp:82]   --->   Operation 1609 'or' 'or_ln82_22' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1610 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_64)   --->   "%select_ln82_55 = select i1 %or_ln82_22, i4 %select_ln82_54, i4 %select_ln82_51" [firmware/model_test.cpp:82]   --->   Operation 1610 'select' 'select_ln82_55' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1611 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_29)   --->   "%or_ln82_23 = or i1 %icmp_ln82_28, i1 %icmp_ln82_27" [firmware/model_test.cpp:82]   --->   Operation 1611 'or' 'or_ln82_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1612 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_29)   --->   "%or_ln82_24 = or i1 %or_ln82_23, i1 %or_ln82_21" [firmware/model_test.cpp:82]   --->   Operation 1612 'or' 'or_ln82_24' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1613 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_25 = or i1 %or_ln82_19, i1 %or_ln82_17" [firmware/model_test.cpp:82]   --->   Operation 1613 'or' 'or_ln82_25' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1614 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_61)   --->   "%select_ln82_57 = select i1 %or_ln82_15, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 1614 'select' 'select_ln82_57' <Predicate = (or_ln82_26)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1615 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_31)   --->   "%or_ln82_27 = or i1 %or_ln82_11, i1 %or_ln82_9" [firmware/model_test.cpp:82]   --->   Operation 1615 'or' 'or_ln82_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1616 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_29 = or i1 %or_ln82_24, i1 %or_ln82_25" [firmware/model_test.cpp:82]   --->   Operation 1616 'or' 'or_ln82_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1617 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_61)   --->   "%select_ln82_58 = select i1 %or_ln82_26, i2 %select_ln82_57, i2 2" [firmware/model_test.cpp:82]   --->   Operation 1617 'select' 'select_ln82_58' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1618 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_31)   --->   "%or_ln82_30 = or i1 %or_ln82_26, i1 %or_ln82_27" [firmware/model_test.cpp:82]   --->   Operation 1618 'or' 'or_ln82_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1619 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_61)   --->   "%select_ln82_60 = select i1 %or_ln82_29, i2 3, i2 %select_ln82_58" [firmware/model_test.cpp:82]   --->   Operation 1619 'select' 'select_ln82_60' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1620 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_31 = or i1 %or_ln82_29, i1 %or_ln82_30" [firmware/model_test.cpp:82]   --->   Operation 1620 'or' 'or_ln82_31' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1621 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_61 = select i1 %or_ln82_31, i2 %select_ln82_60, i2 %select_ln82_59" [firmware/model_test.cpp:82]   --->   Operation 1621 'select' 'select_ln82_61' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1622 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_28)   --->   "%xor_ln82_28 = xor i1 %icmp_ln82_28, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1622 'xor' 'xor_ln82_28' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1623 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_28 = and i1 %icmp_ln59_29, i1 %xor_ln82_28" [firmware/model_test.cpp:82]   --->   Operation 1623 'and' 'and_ln82_28' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1624 [1/1] (0.27ns)   --->   "%check_bit_29 = select i1 %icmp_ln82_28, i2 2, i2 %check_bit_28" [firmware/model_test.cpp:82]   --->   Operation 1624 'select' 'check_bit_29' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1625 [1/1] (0.00ns)   --->   "%zext_ln82_29 = zext i1 %icmp_ln59_30" [firmware/model_test.cpp:82]   --->   Operation 1625 'zext' 'zext_ln82_29' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1626 [1/1] (0.43ns)   --->   "%icmp_ln82_29 = icmp_eq  i2 %zext_ln82_29, i2 %check_bit_29" [firmware/model_test.cpp:82]   --->   Operation 1626 'icmp' 'icmp_ln82_29' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1627 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_64)   --->   "%select_ln82_63 = select i1 %icmp_ln82_29, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1627 'select' 'select_ln82_63' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1628 [1/1] (0.12ns)   --->   "%or_ln82_32 = or i1 %icmp_ln82_29, i1 %icmp_ln82_28" [firmware/model_test.cpp:82]   --->   Operation 1628 'or' 'or_ln82_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1629 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_64 = select i1 %or_ln82_32, i4 %select_ln82_63, i4 %select_ln82_55" [firmware/model_test.cpp:82]   --->   Operation 1629 'select' 'select_ln82_64' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1630 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_29)   --->   "%xor_ln82_29 = xor i1 %icmp_ln82_29, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1630 'xor' 'xor_ln82_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1631 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_29 = and i1 %icmp_ln59_30, i1 %xor_ln82_29" [firmware/model_test.cpp:82]   --->   Operation 1631 'and' 'and_ln82_29' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1632 [1/1] (0.27ns)   --->   "%check_bit_30 = select i1 %icmp_ln82_29, i2 2, i2 %check_bit_29" [firmware/model_test.cpp:82]   --->   Operation 1632 'select' 'check_bit_30' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1633 [1/1] (0.00ns)   --->   "%zext_ln82_30 = zext i1 %icmp_ln59_31" [firmware/model_test.cpp:82]   --->   Operation 1633 'zext' 'zext_ln82_30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1634 [1/1] (0.43ns)   --->   "%icmp_ln82_30 = icmp_eq  i2 %zext_ln82_30, i2 %check_bit_30" [firmware/model_test.cpp:82]   --->   Operation 1634 'icmp' 'icmp_ln82_30' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1635 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_30)   --->   "%xor_ln82_30 = xor i1 %icmp_ln82_30, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1635 'xor' 'xor_ln82_30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1636 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_30 = and i1 %icmp_ln59_31, i1 %xor_ln82_30" [firmware/model_test.cpp:82]   --->   Operation 1636 'and' 'and_ln82_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1637 [1/1] (0.27ns)   --->   "%check_bit_31 = select i1 %icmp_ln82_30, i2 2, i2 %check_bit_30" [firmware/model_test.cpp:82]   --->   Operation 1637 'select' 'check_bit_31' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1638 [1/1] (0.00ns)   --->   "%zext_ln82_31 = zext i1 %icmp_ln59_32" [firmware/model_test.cpp:82]   --->   Operation 1638 'zext' 'zext_ln82_31' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1639 [1/1] (0.43ns)   --->   "%icmp_ln82_31 = icmp_eq  i2 %zext_ln82_31, i2 %check_bit_31" [firmware/model_test.cpp:82]   --->   Operation 1639 'icmp' 'icmp_ln82_31' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1640 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_31)   --->   "%xor_ln82_31 = xor i1 %icmp_ln82_31, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1640 'xor' 'xor_ln82_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1641 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_31 = and i1 %icmp_ln59_32, i1 %xor_ln82_31" [firmware/model_test.cpp:82]   --->   Operation 1641 'and' 'and_ln82_31' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1642 [1/1] (0.27ns)   --->   "%check_bit_32 = select i1 %icmp_ln82_31, i2 2, i2 %check_bit_31" [firmware/model_test.cpp:82]   --->   Operation 1642 'select' 'check_bit_32' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1643 [1/1] (0.00ns)   --->   "%zext_ln82_32 = zext i1 %icmp_ln59_33" [firmware/model_test.cpp:82]   --->   Operation 1643 'zext' 'zext_ln82_32' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1644 [1/1] (0.43ns)   --->   "%icmp_ln82_32 = icmp_eq  i2 %zext_ln82_32, i2 %check_bit_32" [firmware/model_test.cpp:82]   --->   Operation 1644 'icmp' 'icmp_ln82_32' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1645 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_32)   --->   "%xor_ln82_32 = xor i1 %icmp_ln82_32, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1645 'xor' 'xor_ln82_32' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1646 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_32 = and i1 %icmp_ln59_33, i1 %xor_ln82_32" [firmware/model_test.cpp:82]   --->   Operation 1646 'and' 'and_ln82_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1647 [1/1] (0.27ns)   --->   "%check_bit_33 = select i1 %icmp_ln82_32, i2 2, i2 %check_bit_32" [firmware/model_test.cpp:82]   --->   Operation 1647 'select' 'check_bit_33' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1648 [1/1] (0.00ns)   --->   "%zext_ln82_33 = zext i1 %icmp_ln59_34" [firmware/model_test.cpp:82]   --->   Operation 1648 'zext' 'zext_ln82_33' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1649 [1/1] (0.43ns)   --->   "%icmp_ln82_33 = icmp_eq  i2 %zext_ln82_33, i2 %check_bit_33" [firmware/model_test.cpp:82]   --->   Operation 1649 'icmp' 'icmp_ln82_33' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1650 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_33)   --->   "%xor_ln82_33 = xor i1 %icmp_ln82_33, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1650 'xor' 'xor_ln82_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1651 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_33 = and i1 %icmp_ln59_34, i1 %xor_ln82_33" [firmware/model_test.cpp:82]   --->   Operation 1651 'and' 'and_ln82_33' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1652 [1/1] (0.27ns)   --->   "%check_bit_34 = select i1 %icmp_ln82_33, i2 2, i2 %check_bit_33" [firmware/model_test.cpp:82]   --->   Operation 1652 'select' 'check_bit_34' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1653 [1/1] (0.00ns)   --->   "%zext_ln82_34 = zext i1 %icmp_ln59_35" [firmware/model_test.cpp:82]   --->   Operation 1653 'zext' 'zext_ln82_34' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1654 [1/1] (0.43ns)   --->   "%icmp_ln82_34 = icmp_eq  i2 %zext_ln82_34, i2 %check_bit_34" [firmware/model_test.cpp:82]   --->   Operation 1654 'icmp' 'icmp_ln82_34' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1655 [1/1] (0.12ns)   --->   "%or_ln91_17 = or i1 %or_ln82_22, i1 %or_ln82_20" [firmware/model_test.cpp:91]   --->   Operation 1655 'or' 'or_ln91_17' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1656 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_142)   --->   "%or_ln82_120 = or i1 %icmp_ln82_112, i1 %icmp_ln82_111" [firmware/model_test.cpp:82]   --->   Operation 1656 'or' 'or_ln82_120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1657 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_142)   --->   "%or_ln82_122 = or i1 %icmp_ln82_114, i1 %icmp_ln82_113" [firmware/model_test.cpp:82]   --->   Operation 1657 'or' 'or_ln82_122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1658 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_136)   --->   "%or_ln82_128 = or i1 %icmp_ln82_120, i1 %icmp_ln82_119" [firmware/model_test.cpp:82]   --->   Operation 1658 'or' 'or_ln82_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1659 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_266)   --->   "%select_ln82_261 = select i1 %icmp_ln82_121, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1659 'select' 'select_ln82_261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1660 [1/1] (0.12ns)   --->   "%or_ln82_129 = or i1 %icmp_ln82_121, i1 %icmp_ln82_120" [firmware/model_test.cpp:82]   --->   Operation 1660 'or' 'or_ln82_129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1661 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_266)   --->   "%select_ln82_262 = select i1 %or_ln82_129, i4 %select_ln82_261, i4 %select_ln82_258" [firmware/model_test.cpp:82]   --->   Operation 1661 'select' 'select_ln82_262' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1662 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_136)   --->   "%or_ln82_130 = or i1 %icmp_ln82_122, i1 %icmp_ln82_121" [firmware/model_test.cpp:82]   --->   Operation 1662 'or' 'or_ln82_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1663 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_266)   --->   "%select_ln82_265 = select i1 %icmp_ln82_123, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 1663 'select' 'select_ln82_265' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1664 [1/1] (0.12ns)   --->   "%or_ln82_131 = or i1 %icmp_ln82_123, i1 %icmp_ln82_122" [firmware/model_test.cpp:82]   --->   Operation 1664 'or' 'or_ln82_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1665 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_266 = select i1 %or_ln82_131, i4 %select_ln82_265, i4 %select_ln82_262" [firmware/model_test.cpp:82]   --->   Operation 1665 'select' 'select_ln82_266' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1666 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_140)   --->   "%or_ln82_132 = or i1 %icmp_ln82_124, i1 %icmp_ln82_123" [firmware/model_test.cpp:82]   --->   Operation 1666 'or' 'or_ln82_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1667 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_279)   --->   "%select_ln82_269 = select i1 %icmp_ln82_125, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1667 'select' 'select_ln82_269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1668 [1/1] (0.12ns)   --->   "%or_ln82_133 = or i1 %icmp_ln82_125, i1 %icmp_ln82_124" [firmware/model_test.cpp:82]   --->   Operation 1668 'or' 'or_ln82_133' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1669 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_279)   --->   "%select_ln82_270 = select i1 %or_ln82_133, i4 %select_ln82_269, i4 %select_ln82_266" [firmware/model_test.cpp:82]   --->   Operation 1669 'select' 'select_ln82_270' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1670 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_125)   --->   "%xor_ln82_125 = xor i1 %icmp_ln82_125, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1670 'xor' 'xor_ln82_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1671 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_125 = and i1 %and_ln82_27, i1 %xor_ln82_125" [firmware/model_test.cpp:82]   --->   Operation 1671 'and' 'and_ln82_125' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1672 [1/1] (0.27ns)   --->   "%check_bit_126 = select i1 %icmp_ln82_125, i2 2, i2 %check_bit_125" [firmware/model_test.cpp:82]   --->   Operation 1672 'select' 'check_bit_126' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1673 [1/1] (0.00ns)   --->   "%zext_ln82_126 = zext i1 %and_ln82_28" [firmware/model_test.cpp:82]   --->   Operation 1673 'zext' 'zext_ln82_126' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1674 [1/1] (0.43ns)   --->   "%icmp_ln82_126 = icmp_eq  i2 %zext_ln82_126, i2 %check_bit_126" [firmware/model_test.cpp:82]   --->   Operation 1674 'icmp' 'icmp_ln82_126' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1675 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_140)   --->   "%or_ln82_134 = or i1 %icmp_ln82_126, i1 %icmp_ln82_125" [firmware/model_test.cpp:82]   --->   Operation 1675 'or' 'or_ln82_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1676 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_140)   --->   "%or_ln82_135 = or i1 %or_ln82_134, i1 %or_ln82_132" [firmware/model_test.cpp:82]   --->   Operation 1676 'or' 'or_ln82_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1677 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_136 = or i1 %or_ln82_130, i1 %or_ln82_128" [firmware/model_test.cpp:82]   --->   Operation 1677 'or' 'or_ln82_136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1678 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_276)   --->   "%select_ln82_272 = select i1 %or_ln82_126, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 1678 'select' 'select_ln82_272' <Predicate = (or_ln82_137)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1679 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_142)   --->   "%or_ln82_138 = or i1 %or_ln82_122, i1 %or_ln82_120" [firmware/model_test.cpp:82]   --->   Operation 1679 'or' 'or_ln82_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1680 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_140 = or i1 %or_ln82_135, i1 %or_ln82_136" [firmware/model_test.cpp:82]   --->   Operation 1680 'or' 'or_ln82_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1681 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_276)   --->   "%select_ln82_273 = select i1 %or_ln82_137, i2 %select_ln82_272, i2 2" [firmware/model_test.cpp:82]   --->   Operation 1681 'select' 'select_ln82_273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1682 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_142)   --->   "%or_ln82_141 = or i1 %or_ln82_137, i1 %or_ln82_138" [firmware/model_test.cpp:82]   --->   Operation 1682 'or' 'or_ln82_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1683 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_276)   --->   "%select_ln82_275 = select i1 %or_ln82_140, i2 3, i2 %select_ln82_273" [firmware/model_test.cpp:82]   --->   Operation 1683 'select' 'select_ln82_275' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1684 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_142 = or i1 %or_ln82_140, i1 %or_ln82_141" [firmware/model_test.cpp:82]   --->   Operation 1684 'or' 'or_ln82_142' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1685 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_276 = select i1 %or_ln82_142, i2 %select_ln82_275, i2 %select_ln82_274" [firmware/model_test.cpp:82]   --->   Operation 1685 'select' 'select_ln82_276' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1686 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_126)   --->   "%xor_ln82_126 = xor i1 %icmp_ln82_126, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1686 'xor' 'xor_ln82_126' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1687 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_126 = and i1 %and_ln82_28, i1 %xor_ln82_126" [firmware/model_test.cpp:82]   --->   Operation 1687 'and' 'and_ln82_126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1688 [1/1] (0.27ns)   --->   "%check_bit_127 = select i1 %icmp_ln82_126, i2 2, i2 %check_bit_126" [firmware/model_test.cpp:82]   --->   Operation 1688 'select' 'check_bit_127' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1689 [1/1] (0.00ns)   --->   "%zext_ln82_127 = zext i1 %and_ln82_29" [firmware/model_test.cpp:82]   --->   Operation 1689 'zext' 'zext_ln82_127' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1690 [1/1] (0.43ns)   --->   "%icmp_ln82_127 = icmp_eq  i2 %zext_ln82_127, i2 %check_bit_127" [firmware/model_test.cpp:82]   --->   Operation 1690 'icmp' 'icmp_ln82_127' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1691 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_279)   --->   "%select_ln82_278 = select i1 %icmp_ln82_127, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 1691 'select' 'select_ln82_278' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1692 [1/1] (0.12ns)   --->   "%or_ln82_143 = or i1 %icmp_ln82_127, i1 %icmp_ln82_126" [firmware/model_test.cpp:82]   --->   Operation 1692 'or' 'or_ln82_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1693 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_279 = select i1 %or_ln82_143, i4 %select_ln82_278, i4 %select_ln82_270" [firmware/model_test.cpp:82]   --->   Operation 1693 'select' 'select_ln82_279' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1694 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_127)   --->   "%xor_ln82_127 = xor i1 %icmp_ln82_127, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1694 'xor' 'xor_ln82_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1695 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_127 = and i1 %and_ln82_29, i1 %xor_ln82_127" [firmware/model_test.cpp:82]   --->   Operation 1695 'and' 'and_ln82_127' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1696 [1/1] (0.27ns)   --->   "%check_bit_128 = select i1 %icmp_ln82_127, i2 2, i2 %check_bit_127" [firmware/model_test.cpp:82]   --->   Operation 1696 'select' 'check_bit_128' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1697 [1/1] (0.00ns)   --->   "%zext_ln82_128 = zext i1 %and_ln82_30" [firmware/model_test.cpp:82]   --->   Operation 1697 'zext' 'zext_ln82_128' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1698 [1/1] (0.43ns)   --->   "%icmp_ln82_128 = icmp_eq  i2 %zext_ln82_128, i2 %check_bit_128" [firmware/model_test.cpp:82]   --->   Operation 1698 'icmp' 'icmp_ln82_128' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1699 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_128)   --->   "%xor_ln82_128 = xor i1 %icmp_ln82_128, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1699 'xor' 'xor_ln82_128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1700 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_128 = and i1 %and_ln82_30, i1 %xor_ln82_128" [firmware/model_test.cpp:82]   --->   Operation 1700 'and' 'and_ln82_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1701 [1/1] (0.27ns)   --->   "%check_bit_129 = select i1 %icmp_ln82_128, i2 2, i2 %check_bit_128" [firmware/model_test.cpp:82]   --->   Operation 1701 'select' 'check_bit_129' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1702 [1/1] (0.00ns)   --->   "%zext_ln82_129 = zext i1 %and_ln82_31" [firmware/model_test.cpp:82]   --->   Operation 1702 'zext' 'zext_ln82_129' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1703 [1/1] (0.43ns)   --->   "%icmp_ln82_129 = icmp_eq  i2 %zext_ln82_129, i2 %check_bit_129" [firmware/model_test.cpp:82]   --->   Operation 1703 'icmp' 'icmp_ln82_129' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1704 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_129)   --->   "%xor_ln82_129 = xor i1 %icmp_ln82_129, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1704 'xor' 'xor_ln82_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1705 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_129 = and i1 %and_ln82_31, i1 %xor_ln82_129" [firmware/model_test.cpp:82]   --->   Operation 1705 'and' 'and_ln82_129' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1706 [1/1] (0.27ns)   --->   "%check_bit_130 = select i1 %icmp_ln82_129, i2 2, i2 %check_bit_129" [firmware/model_test.cpp:82]   --->   Operation 1706 'select' 'check_bit_130' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1707 [1/1] (0.00ns)   --->   "%zext_ln82_130 = zext i1 %and_ln82_32" [firmware/model_test.cpp:82]   --->   Operation 1707 'zext' 'zext_ln82_130' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1708 [1/1] (0.43ns)   --->   "%icmp_ln82_130 = icmp_eq  i2 %zext_ln82_130, i2 %check_bit_130" [firmware/model_test.cpp:82]   --->   Operation 1708 'icmp' 'icmp_ln82_130' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1709 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_130)   --->   "%xor_ln82_130 = xor i1 %icmp_ln82_130, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1709 'xor' 'xor_ln82_130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1710 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_130 = and i1 %and_ln82_32, i1 %xor_ln82_130" [firmware/model_test.cpp:82]   --->   Operation 1710 'and' 'and_ln82_130' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1711 [1/1] (0.27ns)   --->   "%check_bit_131 = select i1 %icmp_ln82_130, i2 2, i2 %check_bit_130" [firmware/model_test.cpp:82]   --->   Operation 1711 'select' 'check_bit_131' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1712 [1/1] (0.00ns)   --->   "%zext_ln82_131 = zext i1 %and_ln82_33" [firmware/model_test.cpp:82]   --->   Operation 1712 'zext' 'zext_ln82_131' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1713 [1/1] (0.43ns)   --->   "%icmp_ln82_131 = icmp_eq  i2 %zext_ln82_131, i2 %check_bit_131" [firmware/model_test.cpp:82]   --->   Operation 1713 'icmp' 'icmp_ln82_131' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1714 [1/1] (0.12ns)   --->   "%or_ln91_63 = or i1 %or_ln82_133, i1 %or_ln82_131" [firmware/model_test.cpp:91]   --->   Operation 1714 'or' 'or_ln91_63' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1715 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_253)   --->   "%or_ln82_231 = or i1 %icmp_ln82_209, i1 %icmp_ln82_208" [firmware/model_test.cpp:82]   --->   Operation 1715 'or' 'or_ln82_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1716 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_253)   --->   "%or_ln82_233 = or i1 %icmp_ln82_211, i1 %icmp_ln82_210" [firmware/model_test.cpp:82]   --->   Operation 1716 'or' 'or_ln82_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1717 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_476)   --->   "%select_ln82_471 = select i1 %icmp_ln82_216, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 1717 'select' 'select_ln82_471' <Predicate = (or_ln82_238)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1718 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_476)   --->   "%select_ln82_472 = select i1 %or_ln82_238, i4 %select_ln82_471, i4 %select_ln82_468" [firmware/model_test.cpp:82]   --->   Operation 1718 'select' 'select_ln82_472' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1719 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_247)   --->   "%or_ln82_239 = or i1 %icmp_ln82_217, i1 %icmp_ln82_216" [firmware/model_test.cpp:82]   --->   Operation 1719 'or' 'or_ln82_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1720 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_476)   --->   "%select_ln82_475 = select i1 %icmp_ln82_218, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1720 'select' 'select_ln82_475' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1721 [1/1] (0.12ns)   --->   "%or_ln82_240 = or i1 %icmp_ln82_218, i1 %icmp_ln82_217" [firmware/model_test.cpp:82]   --->   Operation 1721 'or' 'or_ln82_240' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1722 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_476 = select i1 %or_ln82_240, i4 %select_ln82_475, i4 %select_ln82_472" [firmware/model_test.cpp:82]   --->   Operation 1722 'select' 'select_ln82_476' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1723 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_247)   --->   "%or_ln82_241 = or i1 %icmp_ln82_219, i1 %icmp_ln82_218" [firmware/model_test.cpp:82]   --->   Operation 1723 'or' 'or_ln82_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1724 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_484)   --->   "%select_ln82_479 = select i1 %icmp_ln82_220, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 1724 'select' 'select_ln82_479' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1725 [1/1] (0.12ns)   --->   "%or_ln82_242 = or i1 %icmp_ln82_220, i1 %icmp_ln82_219" [firmware/model_test.cpp:82]   --->   Operation 1725 'or' 'or_ln82_242' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1726 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_484)   --->   "%select_ln82_480 = select i1 %or_ln82_242, i4 %select_ln82_479, i4 %select_ln82_476" [firmware/model_test.cpp:82]   --->   Operation 1726 'select' 'select_ln82_480' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1727 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_251)   --->   "%or_ln82_243 = or i1 %icmp_ln82_221, i1 %icmp_ln82_220" [firmware/model_test.cpp:82]   --->   Operation 1727 'or' 'or_ln82_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1728 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_221)   --->   "%xor_ln82_221 = xor i1 %icmp_ln82_221, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1728 'xor' 'xor_ln82_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1729 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_221 = and i1 %and_ln82_124, i1 %xor_ln82_221" [firmware/model_test.cpp:82]   --->   Operation 1729 'and' 'and_ln82_221' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1730 [1/1] (0.27ns)   --->   "%check_bit_222 = select i1 %icmp_ln82_221, i2 2, i2 %check_bit_221" [firmware/model_test.cpp:82]   --->   Operation 1730 'select' 'check_bit_222' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1731 [1/1] (0.00ns)   --->   "%zext_ln82_222 = zext i1 %and_ln82_125" [firmware/model_test.cpp:82]   --->   Operation 1731 'zext' 'zext_ln82_222' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1732 [1/1] (0.43ns)   --->   "%icmp_ln82_222 = icmp_eq  i2 %zext_ln82_222, i2 %check_bit_222" [firmware/model_test.cpp:82]   --->   Operation 1732 'icmp' 'icmp_ln82_222' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1733 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_484)   --->   "%select_ln82_483 = select i1 %icmp_ln82_222, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1733 'select' 'select_ln82_483' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1734 [1/1] (0.12ns)   --->   "%or_ln82_244 = or i1 %icmp_ln82_222, i1 %icmp_ln82_221" [firmware/model_test.cpp:82]   --->   Operation 1734 'or' 'or_ln82_244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1735 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_484 = select i1 %or_ln82_244, i4 %select_ln82_483, i4 %select_ln82_480" [firmware/model_test.cpp:82]   --->   Operation 1735 'select' 'select_ln82_484' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1736 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_222)   --->   "%xor_ln82_222 = xor i1 %icmp_ln82_222, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1736 'xor' 'xor_ln82_222' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1737 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_222 = and i1 %and_ln82_125, i1 %xor_ln82_222" [firmware/model_test.cpp:82]   --->   Operation 1737 'and' 'and_ln82_222' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1738 [1/1] (0.27ns)   --->   "%check_bit_223 = select i1 %icmp_ln82_222, i2 2, i2 %check_bit_222" [firmware/model_test.cpp:82]   --->   Operation 1738 'select' 'check_bit_223' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1739 [1/1] (0.00ns)   --->   "%zext_ln82_223 = zext i1 %and_ln82_126" [firmware/model_test.cpp:82]   --->   Operation 1739 'zext' 'zext_ln82_223' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1740 [1/1] (0.43ns)   --->   "%icmp_ln82_223 = icmp_eq  i2 %zext_ln82_223, i2 %check_bit_223" [firmware/model_test.cpp:82]   --->   Operation 1740 'icmp' 'icmp_ln82_223' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1741 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_251)   --->   "%or_ln82_245 = or i1 %icmp_ln82_223, i1 %icmp_ln82_222" [firmware/model_test.cpp:82]   --->   Operation 1741 'or' 'or_ln82_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1742 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_251)   --->   "%or_ln82_246 = or i1 %or_ln82_245, i1 %or_ln82_243" [firmware/model_test.cpp:82]   --->   Operation 1742 'or' 'or_ln82_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1743 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_247 = or i1 %or_ln82_241, i1 %or_ln82_239" [firmware/model_test.cpp:82]   --->   Operation 1743 'or' 'or_ln82_247' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1744 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_490)   --->   "%select_ln82_486 = select i1 %or_ln82_237, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 1744 'select' 'select_ln82_486' <Predicate = (or_ln82_248)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1745 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_253)   --->   "%or_ln82_249 = or i1 %or_ln82_233, i1 %or_ln82_231" [firmware/model_test.cpp:82]   --->   Operation 1745 'or' 'or_ln82_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1746 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_251 = or i1 %or_ln82_246, i1 %or_ln82_247" [firmware/model_test.cpp:82]   --->   Operation 1746 'or' 'or_ln82_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1747 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_490)   --->   "%select_ln82_487 = select i1 %or_ln82_248, i2 %select_ln82_486, i2 2" [firmware/model_test.cpp:82]   --->   Operation 1747 'select' 'select_ln82_487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1748 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_253)   --->   "%or_ln82_252 = or i1 %or_ln82_248, i1 %or_ln82_249" [firmware/model_test.cpp:82]   --->   Operation 1748 'or' 'or_ln82_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1749 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_490)   --->   "%select_ln82_489 = select i1 %or_ln82_251, i2 3, i2 %select_ln82_487" [firmware/model_test.cpp:82]   --->   Operation 1749 'select' 'select_ln82_489' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1750 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_253 = or i1 %or_ln82_251, i1 %or_ln82_252" [firmware/model_test.cpp:82]   --->   Operation 1750 'or' 'or_ln82_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1751 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_490 = select i1 %or_ln82_253, i2 %select_ln82_489, i2 %select_ln82_488" [firmware/model_test.cpp:82]   --->   Operation 1751 'select' 'select_ln82_490' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1752 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_223)   --->   "%xor_ln82_223 = xor i1 %icmp_ln82_223, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1752 'xor' 'xor_ln82_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1753 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_223 = and i1 %and_ln82_126, i1 %xor_ln82_223" [firmware/model_test.cpp:82]   --->   Operation 1753 'and' 'and_ln82_223' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1754 [1/1] (0.27ns)   --->   "%check_bit_224 = select i1 %icmp_ln82_223, i2 2, i2 %check_bit_223" [firmware/model_test.cpp:82]   --->   Operation 1754 'select' 'check_bit_224' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1755 [1/1] (0.00ns)   --->   "%zext_ln82_224 = zext i1 %and_ln82_127" [firmware/model_test.cpp:82]   --->   Operation 1755 'zext' 'zext_ln82_224' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1756 [1/1] (0.43ns)   --->   "%icmp_ln82_224 = icmp_eq  i2 %zext_ln82_224, i2 %check_bit_224" [firmware/model_test.cpp:82]   --->   Operation 1756 'icmp' 'icmp_ln82_224' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1757 [1/1] (0.12ns)   --->   "%or_ln82_254 = or i1 %icmp_ln82_224, i1 %icmp_ln82_223" [firmware/model_test.cpp:82]   --->   Operation 1757 'or' 'or_ln82_254' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1758 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_224)   --->   "%xor_ln82_224 = xor i1 %icmp_ln82_224, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1758 'xor' 'xor_ln82_224' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1759 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_224 = and i1 %and_ln82_127, i1 %xor_ln82_224" [firmware/model_test.cpp:82]   --->   Operation 1759 'and' 'and_ln82_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1760 [1/1] (0.27ns)   --->   "%check_bit_225 = select i1 %icmp_ln82_224, i2 2, i2 %check_bit_224" [firmware/model_test.cpp:82]   --->   Operation 1760 'select' 'check_bit_225' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1761 [1/1] (0.00ns)   --->   "%zext_ln82_225 = zext i1 %and_ln82_128" [firmware/model_test.cpp:82]   --->   Operation 1761 'zext' 'zext_ln82_225' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1762 [1/1] (0.43ns)   --->   "%icmp_ln82_225 = icmp_eq  i2 %zext_ln82_225, i2 %check_bit_225" [firmware/model_test.cpp:82]   --->   Operation 1762 'icmp' 'icmp_ln82_225' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1763 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_225)   --->   "%xor_ln82_225 = xor i1 %icmp_ln82_225, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1763 'xor' 'xor_ln82_225' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1764 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_225 = and i1 %and_ln82_128, i1 %xor_ln82_225" [firmware/model_test.cpp:82]   --->   Operation 1764 'and' 'and_ln82_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1765 [1/1] (0.27ns)   --->   "%check_bit_226 = select i1 %icmp_ln82_225, i2 2, i2 %check_bit_225" [firmware/model_test.cpp:82]   --->   Operation 1765 'select' 'check_bit_226' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1766 [1/1] (0.00ns)   --->   "%zext_ln82_226 = zext i1 %and_ln82_129" [firmware/model_test.cpp:82]   --->   Operation 1766 'zext' 'zext_ln82_226' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1767 [1/1] (0.43ns)   --->   "%icmp_ln82_226 = icmp_eq  i2 %zext_ln82_226, i2 %check_bit_226" [firmware/model_test.cpp:82]   --->   Operation 1767 'icmp' 'icmp_ln82_226' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1768 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_226)   --->   "%xor_ln82_226 = xor i1 %icmp_ln82_226, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1768 'xor' 'xor_ln82_226' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1769 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_226 = and i1 %and_ln82_129, i1 %xor_ln82_226" [firmware/model_test.cpp:82]   --->   Operation 1769 'and' 'and_ln82_226' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1770 [1/1] (0.27ns)   --->   "%check_bit_227 = select i1 %icmp_ln82_226, i2 2, i2 %check_bit_226" [firmware/model_test.cpp:82]   --->   Operation 1770 'select' 'check_bit_227' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1771 [1/1] (0.00ns)   --->   "%zext_ln82_227 = zext i1 %and_ln82_130" [firmware/model_test.cpp:82]   --->   Operation 1771 'zext' 'zext_ln82_227' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1772 [1/1] (0.43ns)   --->   "%icmp_ln82_227 = icmp_eq  i2 %zext_ln82_227, i2 %check_bit_227" [firmware/model_test.cpp:82]   --->   Operation 1772 'icmp' 'icmp_ln82_227' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1773 [1/1] (0.12ns)   --->   "%or_ln91_108 = or i1 %or_ln82_244, i1 %or_ln82_242" [firmware/model_test.cpp:91]   --->   Operation 1773 'or' 'or_ln91_108' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1774 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_363)   --->   "%or_ln82_341 = or i1 %icmp_ln82_305, i1 %icmp_ln82_304" [firmware/model_test.cpp:82]   --->   Operation 1774 'or' 'or_ln82_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1775 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_363)   --->   "%or_ln82_343 = or i1 %icmp_ln82_307, i1 %icmp_ln82_306" [firmware/model_test.cpp:82]   --->   Operation 1775 'or' 'or_ln82_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1776 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_688)   --->   "%select_ln82_683 = select i1 %icmp_ln82_312, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 1776 'select' 'select_ln82_683' <Predicate = (or_ln82_348)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1777 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_688)   --->   "%select_ln82_684 = select i1 %or_ln82_348, i4 %select_ln82_683, i4 %select_ln82_680" [firmware/model_test.cpp:82]   --->   Operation 1777 'select' 'select_ln82_684' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1778 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_357)   --->   "%or_ln82_349 = or i1 %icmp_ln82_313, i1 %icmp_ln82_312" [firmware/model_test.cpp:82]   --->   Operation 1778 'or' 'or_ln82_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1779 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_688)   --->   "%select_ln82_687 = select i1 %icmp_ln82_314, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1779 'select' 'select_ln82_687' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1780 [1/1] (0.12ns)   --->   "%or_ln82_350 = or i1 %icmp_ln82_314, i1 %icmp_ln82_313" [firmware/model_test.cpp:82]   --->   Operation 1780 'or' 'or_ln82_350' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1781 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_688 = select i1 %or_ln82_350, i4 %select_ln82_687, i4 %select_ln82_684" [firmware/model_test.cpp:82]   --->   Operation 1781 'select' 'select_ln82_688' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1782 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_357)   --->   "%or_ln82_351 = or i1 %icmp_ln82_315, i1 %icmp_ln82_314" [firmware/model_test.cpp:82]   --->   Operation 1782 'or' 'or_ln82_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1783 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_696)   --->   "%select_ln82_691 = select i1 %icmp_ln82_316, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 1783 'select' 'select_ln82_691' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1784 [1/1] (0.12ns)   --->   "%or_ln82_352 = or i1 %icmp_ln82_316, i1 %icmp_ln82_315" [firmware/model_test.cpp:82]   --->   Operation 1784 'or' 'or_ln82_352' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1785 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_696)   --->   "%select_ln82_692 = select i1 %or_ln82_352, i4 %select_ln82_691, i4 %select_ln82_688" [firmware/model_test.cpp:82]   --->   Operation 1785 'select' 'select_ln82_692' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1786 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_316)   --->   "%xor_ln82_316 = xor i1 %icmp_ln82_316, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1786 'xor' 'xor_ln82_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1787 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_316 = and i1 %and_ln82_220, i1 %xor_ln82_316" [firmware/model_test.cpp:82]   --->   Operation 1787 'and' 'and_ln82_316' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1788 [1/1] (0.27ns)   --->   "%check_bit_317 = select i1 %icmp_ln82_316, i2 2, i2 %check_bit_316" [firmware/model_test.cpp:82]   --->   Operation 1788 'select' 'check_bit_317' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1789 [1/1] (0.00ns)   --->   "%zext_ln82_317 = zext i1 %and_ln82_221" [firmware/model_test.cpp:82]   --->   Operation 1789 'zext' 'zext_ln82_317' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1790 [1/1] (0.43ns)   --->   "%icmp_ln82_317 = icmp_eq  i2 %zext_ln82_317, i2 %check_bit_317" [firmware/model_test.cpp:82]   --->   Operation 1790 'icmp' 'icmp_ln82_317' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1791 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_361)   --->   "%or_ln82_353 = or i1 %icmp_ln82_317, i1 %icmp_ln82_316" [firmware/model_test.cpp:82]   --->   Operation 1791 'or' 'or_ln82_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1792 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_317)   --->   "%xor_ln82_317 = xor i1 %icmp_ln82_317, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1792 'xor' 'xor_ln82_317' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1793 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_317 = and i1 %and_ln82_221, i1 %xor_ln82_317" [firmware/model_test.cpp:82]   --->   Operation 1793 'and' 'and_ln82_317' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1794 [1/1] (0.27ns)   --->   "%check_bit_318 = select i1 %icmp_ln82_317, i2 2, i2 %check_bit_317" [firmware/model_test.cpp:82]   --->   Operation 1794 'select' 'check_bit_318' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1795 [1/1] (0.00ns)   --->   "%zext_ln82_318 = zext i1 %and_ln82_222" [firmware/model_test.cpp:82]   --->   Operation 1795 'zext' 'zext_ln82_318' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1796 [1/1] (0.43ns)   --->   "%icmp_ln82_318 = icmp_eq  i2 %zext_ln82_318, i2 %check_bit_318" [firmware/model_test.cpp:82]   --->   Operation 1796 'icmp' 'icmp_ln82_318' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1797 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_696)   --->   "%select_ln82_695 = select i1 %icmp_ln82_318, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 1797 'select' 'select_ln82_695' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1798 [1/1] (0.12ns)   --->   "%or_ln82_354 = or i1 %icmp_ln82_318, i1 %icmp_ln82_317" [firmware/model_test.cpp:82]   --->   Operation 1798 'or' 'or_ln82_354' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1799 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_696 = select i1 %or_ln82_354, i4 %select_ln82_695, i4 %select_ln82_692" [firmware/model_test.cpp:82]   --->   Operation 1799 'select' 'select_ln82_696' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1800 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_318)   --->   "%xor_ln82_318 = xor i1 %icmp_ln82_318, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1800 'xor' 'xor_ln82_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1801 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_318 = and i1 %and_ln82_222, i1 %xor_ln82_318" [firmware/model_test.cpp:82]   --->   Operation 1801 'and' 'and_ln82_318' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1802 [1/1] (0.27ns)   --->   "%check_bit_319 = select i1 %icmp_ln82_318, i2 2, i2 %check_bit_318" [firmware/model_test.cpp:82]   --->   Operation 1802 'select' 'check_bit_319' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1803 [1/1] (0.00ns)   --->   "%zext_ln82_319 = zext i1 %and_ln82_223" [firmware/model_test.cpp:82]   --->   Operation 1803 'zext' 'zext_ln82_319' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1804 [1/1] (0.43ns)   --->   "%icmp_ln82_319 = icmp_eq  i2 %zext_ln82_319, i2 %check_bit_319" [firmware/model_test.cpp:82]   --->   Operation 1804 'icmp' 'icmp_ln82_319' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1805 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_361)   --->   "%or_ln82_355 = or i1 %icmp_ln82_319, i1 %icmp_ln82_318" [firmware/model_test.cpp:82]   --->   Operation 1805 'or' 'or_ln82_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1806 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_361)   --->   "%or_ln82_356 = or i1 %or_ln82_355, i1 %or_ln82_353" [firmware/model_test.cpp:82]   --->   Operation 1806 'or' 'or_ln82_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1807 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_357 = or i1 %or_ln82_351, i1 %or_ln82_349" [firmware/model_test.cpp:82]   --->   Operation 1807 'or' 'or_ln82_357' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1808 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_702)   --->   "%select_ln82_698 = select i1 %or_ln82_347, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 1808 'select' 'select_ln82_698' <Predicate = (or_ln82_358)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1809 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_363)   --->   "%or_ln82_359 = or i1 %or_ln82_343, i1 %or_ln82_341" [firmware/model_test.cpp:82]   --->   Operation 1809 'or' 'or_ln82_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1810 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_361 = or i1 %or_ln82_356, i1 %or_ln82_357" [firmware/model_test.cpp:82]   --->   Operation 1810 'or' 'or_ln82_361' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1811 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_702)   --->   "%select_ln82_699 = select i1 %or_ln82_358, i2 %select_ln82_698, i2 2" [firmware/model_test.cpp:82]   --->   Operation 1811 'select' 'select_ln82_699' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1812 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_363)   --->   "%or_ln82_362 = or i1 %or_ln82_358, i1 %or_ln82_359" [firmware/model_test.cpp:82]   --->   Operation 1812 'or' 'or_ln82_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1813 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_702)   --->   "%select_ln82_701 = select i1 %or_ln82_361, i2 3, i2 %select_ln82_699" [firmware/model_test.cpp:82]   --->   Operation 1813 'select' 'select_ln82_701' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1814 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_363 = or i1 %or_ln82_361, i1 %or_ln82_362" [firmware/model_test.cpp:82]   --->   Operation 1814 'or' 'or_ln82_363' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1815 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_702 = select i1 %or_ln82_363, i2 %select_ln82_701, i2 %select_ln82_700" [firmware/model_test.cpp:82]   --->   Operation 1815 'select' 'select_ln82_702' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1816 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_319)   --->   "%xor_ln82_319 = xor i1 %icmp_ln82_319, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1816 'xor' 'xor_ln82_319' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1817 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_319 = and i1 %and_ln82_223, i1 %xor_ln82_319" [firmware/model_test.cpp:82]   --->   Operation 1817 'and' 'and_ln82_319' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1818 [1/1] (0.27ns)   --->   "%check_bit_320 = select i1 %icmp_ln82_319, i2 2, i2 %check_bit_319" [firmware/model_test.cpp:82]   --->   Operation 1818 'select' 'check_bit_320' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1819 [1/1] (0.00ns)   --->   "%zext_ln82_320 = zext i1 %and_ln82_224" [firmware/model_test.cpp:82]   --->   Operation 1819 'zext' 'zext_ln82_320' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1820 [1/1] (0.43ns)   --->   "%icmp_ln82_320 = icmp_eq  i2 %zext_ln82_320, i2 %check_bit_320" [firmware/model_test.cpp:82]   --->   Operation 1820 'icmp' 'icmp_ln82_320' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1821 [1/1] (0.12ns)   --->   "%or_ln82_364 = or i1 %icmp_ln82_320, i1 %icmp_ln82_319" [firmware/model_test.cpp:82]   --->   Operation 1821 'or' 'or_ln82_364' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1822 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_320)   --->   "%xor_ln82_320 = xor i1 %icmp_ln82_320, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1822 'xor' 'xor_ln82_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1823 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_320 = and i1 %and_ln82_224, i1 %xor_ln82_320" [firmware/model_test.cpp:82]   --->   Operation 1823 'and' 'and_ln82_320' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1824 [1/1] (0.27ns)   --->   "%check_bit_321 = select i1 %icmp_ln82_320, i2 2, i2 %check_bit_320" [firmware/model_test.cpp:82]   --->   Operation 1824 'select' 'check_bit_321' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1825 [1/1] (0.00ns)   --->   "%zext_ln82_321 = zext i1 %and_ln82_225" [firmware/model_test.cpp:82]   --->   Operation 1825 'zext' 'zext_ln82_321' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1826 [1/1] (0.43ns)   --->   "%icmp_ln82_321 = icmp_eq  i2 %zext_ln82_321, i2 %check_bit_321" [firmware/model_test.cpp:82]   --->   Operation 1826 'icmp' 'icmp_ln82_321' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1827 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_321)   --->   "%xor_ln82_321 = xor i1 %icmp_ln82_321, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1827 'xor' 'xor_ln82_321' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1828 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_321 = and i1 %and_ln82_225, i1 %xor_ln82_321" [firmware/model_test.cpp:82]   --->   Operation 1828 'and' 'and_ln82_321' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1829 [1/1] (0.27ns)   --->   "%check_bit_322 = select i1 %icmp_ln82_321, i2 2, i2 %check_bit_321" [firmware/model_test.cpp:82]   --->   Operation 1829 'select' 'check_bit_322' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1830 [1/1] (0.00ns)   --->   "%zext_ln82_322 = zext i1 %and_ln82_226" [firmware/model_test.cpp:82]   --->   Operation 1830 'zext' 'zext_ln82_322' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1831 [1/1] (0.43ns)   --->   "%icmp_ln82_322 = icmp_eq  i2 %zext_ln82_322, i2 %check_bit_322" [firmware/model_test.cpp:82]   --->   Operation 1831 'icmp' 'icmp_ln82_322' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1832 [1/1] (0.12ns)   --->   "%or_ln91_153 = or i1 %or_ln82_354, i1 %or_ln82_352" [firmware/model_test.cpp:91]   --->   Operation 1832 'or' 'or_ln91_153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1833 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_473)   --->   "%or_ln82_451 = or i1 %icmp_ln82_400, i1 %icmp_ln82_399" [firmware/model_test.cpp:82]   --->   Operation 1833 'or' 'or_ln82_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1834 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_473)   --->   "%or_ln82_453 = or i1 %icmp_ln82_402, i1 %icmp_ln82_401" [firmware/model_test.cpp:82]   --->   Operation 1834 'or' 'or_ln82_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1835 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_467)   --->   "%or_ln82_459 = or i1 %icmp_ln82_408, i1 %icmp_ln82_407" [firmware/model_test.cpp:82]   --->   Operation 1835 'or' 'or_ln82_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1836 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_902)   --->   "%select_ln82_897 = select i1 %icmp_ln82_409, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1836 'select' 'select_ln82_897' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1837 [1/1] (0.12ns)   --->   "%or_ln82_460 = or i1 %icmp_ln82_409, i1 %icmp_ln82_408" [firmware/model_test.cpp:82]   --->   Operation 1837 'or' 'or_ln82_460' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1838 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_902)   --->   "%select_ln82_898 = select i1 %or_ln82_460, i4 %select_ln82_897, i4 %select_ln82_894" [firmware/model_test.cpp:82]   --->   Operation 1838 'select' 'select_ln82_898' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1839 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_467)   --->   "%or_ln82_461 = or i1 %icmp_ln82_410, i1 %icmp_ln82_409" [firmware/model_test.cpp:82]   --->   Operation 1839 'or' 'or_ln82_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1840 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_410)   --->   "%xor_ln82_410 = xor i1 %icmp_ln82_410, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1840 'xor' 'xor_ln82_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1841 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_410 = and i1 %and_ln82_315, i1 %xor_ln82_410" [firmware/model_test.cpp:82]   --->   Operation 1841 'and' 'and_ln82_410' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1842 [1/1] (0.27ns)   --->   "%check_bit_411 = select i1 %icmp_ln82_410, i2 2, i2 %check_bit_410" [firmware/model_test.cpp:82]   --->   Operation 1842 'select' 'check_bit_411' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1843 [1/1] (0.00ns)   --->   "%zext_ln82_411 = zext i1 %and_ln82_316" [firmware/model_test.cpp:82]   --->   Operation 1843 'zext' 'zext_ln82_411' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1844 [1/1] (0.43ns)   --->   "%icmp_ln82_411 = icmp_eq  i2 %zext_ln82_411, i2 %check_bit_411" [firmware/model_test.cpp:82]   --->   Operation 1844 'icmp' 'icmp_ln82_411' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1845 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_902)   --->   "%select_ln82_901 = select i1 %icmp_ln82_411, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 1845 'select' 'select_ln82_901' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1846 [1/1] (0.12ns)   --->   "%or_ln82_462 = or i1 %icmp_ln82_411, i1 %icmp_ln82_410" [firmware/model_test.cpp:82]   --->   Operation 1846 'or' 'or_ln82_462' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1847 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_902 = select i1 %or_ln82_462, i4 %select_ln82_901, i4 %select_ln82_898" [firmware/model_test.cpp:82]   --->   Operation 1847 'select' 'select_ln82_902' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1848 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_411)   --->   "%xor_ln82_411 = xor i1 %icmp_ln82_411, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1848 'xor' 'xor_ln82_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1849 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_411 = and i1 %and_ln82_316, i1 %xor_ln82_411" [firmware/model_test.cpp:82]   --->   Operation 1849 'and' 'and_ln82_411' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1850 [1/1] (0.27ns)   --->   "%check_bit_412 = select i1 %icmp_ln82_411, i2 2, i2 %check_bit_411" [firmware/model_test.cpp:82]   --->   Operation 1850 'select' 'check_bit_412' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1851 [1/1] (0.00ns)   --->   "%zext_ln82_412 = zext i1 %and_ln82_317" [firmware/model_test.cpp:82]   --->   Operation 1851 'zext' 'zext_ln82_412' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1852 [1/1] (0.43ns)   --->   "%icmp_ln82_412 = icmp_eq  i2 %zext_ln82_412, i2 %check_bit_412" [firmware/model_test.cpp:82]   --->   Operation 1852 'icmp' 'icmp_ln82_412' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1853 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_471)   --->   "%or_ln82_463 = or i1 %icmp_ln82_412, i1 %icmp_ln82_411" [firmware/model_test.cpp:82]   --->   Operation 1853 'or' 'or_ln82_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1854 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_412)   --->   "%xor_ln82_412 = xor i1 %icmp_ln82_412, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1854 'xor' 'xor_ln82_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1855 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_412 = and i1 %and_ln82_317, i1 %xor_ln82_412" [firmware/model_test.cpp:82]   --->   Operation 1855 'and' 'and_ln82_412' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1856 [1/1] (0.27ns)   --->   "%check_bit_413 = select i1 %icmp_ln82_412, i2 2, i2 %check_bit_412" [firmware/model_test.cpp:82]   --->   Operation 1856 'select' 'check_bit_413' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1857 [1/1] (0.00ns)   --->   "%zext_ln82_413 = zext i1 %and_ln82_318" [firmware/model_test.cpp:82]   --->   Operation 1857 'zext' 'zext_ln82_413' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1858 [1/1] (0.43ns)   --->   "%icmp_ln82_413 = icmp_eq  i2 %zext_ln82_413, i2 %check_bit_413" [firmware/model_test.cpp:82]   --->   Operation 1858 'icmp' 'icmp_ln82_413' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1859 [1/1] (0.12ns)   --->   "%or_ln82_464 = or i1 %icmp_ln82_413, i1 %icmp_ln82_412" [firmware/model_test.cpp:82]   --->   Operation 1859 'or' 'or_ln82_464' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1860 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_413)   --->   "%xor_ln82_413 = xor i1 %icmp_ln82_413, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1860 'xor' 'xor_ln82_413' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1861 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_413 = and i1 %and_ln82_318, i1 %xor_ln82_413" [firmware/model_test.cpp:82]   --->   Operation 1861 'and' 'and_ln82_413' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1862 [1/1] (0.27ns)   --->   "%check_bit_414 = select i1 %icmp_ln82_413, i2 2, i2 %check_bit_413" [firmware/model_test.cpp:82]   --->   Operation 1862 'select' 'check_bit_414' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1863 [1/1] (0.00ns)   --->   "%zext_ln82_414 = zext i1 %and_ln82_319" [firmware/model_test.cpp:82]   --->   Operation 1863 'zext' 'zext_ln82_414' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1864 [1/1] (0.43ns)   --->   "%icmp_ln82_414 = icmp_eq  i2 %zext_ln82_414, i2 %check_bit_414" [firmware/model_test.cpp:82]   --->   Operation 1864 'icmp' 'icmp_ln82_414' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1865 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_471)   --->   "%or_ln82_465 = or i1 %icmp_ln82_414, i1 %icmp_ln82_413" [firmware/model_test.cpp:82]   --->   Operation 1865 'or' 'or_ln82_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1866 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_471)   --->   "%or_ln82_466 = or i1 %or_ln82_465, i1 %or_ln82_463" [firmware/model_test.cpp:82]   --->   Operation 1866 'or' 'or_ln82_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1867 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_467 = or i1 %or_ln82_461, i1 %or_ln82_459" [firmware/model_test.cpp:82]   --->   Operation 1867 'or' 'or_ln82_467' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1868 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_912)   --->   "%select_ln82_908 = select i1 %or_ln82_457, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 1868 'select' 'select_ln82_908' <Predicate = (or_ln82_468)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1869 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_473)   --->   "%or_ln82_469 = or i1 %or_ln82_453, i1 %or_ln82_451" [firmware/model_test.cpp:82]   --->   Operation 1869 'or' 'or_ln82_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1870 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_471 = or i1 %or_ln82_466, i1 %or_ln82_467" [firmware/model_test.cpp:82]   --->   Operation 1870 'or' 'or_ln82_471' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1871 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_912)   --->   "%select_ln82_909 = select i1 %or_ln82_468, i2 %select_ln82_908, i2 2" [firmware/model_test.cpp:82]   --->   Operation 1871 'select' 'select_ln82_909' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1872 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_473)   --->   "%or_ln82_472 = or i1 %or_ln82_468, i1 %or_ln82_469" [firmware/model_test.cpp:82]   --->   Operation 1872 'or' 'or_ln82_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1873 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_912)   --->   "%select_ln82_911 = select i1 %or_ln82_471, i2 3, i2 %select_ln82_909" [firmware/model_test.cpp:82]   --->   Operation 1873 'select' 'select_ln82_911' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1874 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_473 = or i1 %or_ln82_471, i1 %or_ln82_472" [firmware/model_test.cpp:82]   --->   Operation 1874 'or' 'or_ln82_473' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1875 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_912 = select i1 %or_ln82_473, i2 %select_ln82_911, i2 %select_ln82_910" [firmware/model_test.cpp:82]   --->   Operation 1875 'select' 'select_ln82_912' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1876 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_414)   --->   "%xor_ln82_414 = xor i1 %icmp_ln82_414, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1876 'xor' 'xor_ln82_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1877 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_414 = and i1 %and_ln82_319, i1 %xor_ln82_414" [firmware/model_test.cpp:82]   --->   Operation 1877 'and' 'and_ln82_414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1878 [1/1] (0.27ns)   --->   "%check_bit_415 = select i1 %icmp_ln82_414, i2 2, i2 %check_bit_414" [firmware/model_test.cpp:82]   --->   Operation 1878 'select' 'check_bit_415' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1879 [1/1] (0.00ns)   --->   "%zext_ln82_415 = zext i1 %and_ln82_320" [firmware/model_test.cpp:82]   --->   Operation 1879 'zext' 'zext_ln82_415' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1880 [1/1] (0.43ns)   --->   "%icmp_ln82_415 = icmp_eq  i2 %zext_ln82_415, i2 %check_bit_415" [firmware/model_test.cpp:82]   --->   Operation 1880 'icmp' 'icmp_ln82_415' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1881 [1/1] (0.12ns)   --->   "%or_ln82_474 = or i1 %icmp_ln82_415, i1 %icmp_ln82_414" [firmware/model_test.cpp:82]   --->   Operation 1881 'or' 'or_ln82_474' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1882 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_415)   --->   "%xor_ln82_415 = xor i1 %icmp_ln82_415, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1882 'xor' 'xor_ln82_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1883 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_415 = and i1 %and_ln82_320, i1 %xor_ln82_415" [firmware/model_test.cpp:82]   --->   Operation 1883 'and' 'and_ln82_415' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1884 [1/1] (0.27ns)   --->   "%check_bit_416 = select i1 %icmp_ln82_415, i2 2, i2 %check_bit_415" [firmware/model_test.cpp:82]   --->   Operation 1884 'select' 'check_bit_416' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1885 [1/1] (0.00ns)   --->   "%zext_ln82_416 = zext i1 %and_ln82_321" [firmware/model_test.cpp:82]   --->   Operation 1885 'zext' 'zext_ln82_416' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1886 [1/1] (0.43ns)   --->   "%icmp_ln82_416 = icmp_eq  i2 %zext_ln82_416, i2 %check_bit_416" [firmware/model_test.cpp:82]   --->   Operation 1886 'icmp' 'icmp_ln82_416' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1887 [1/1] (0.12ns)   --->   "%or_ln91_198 = or i1 %or_ln82_464, i1 %or_ln82_462" [firmware/model_test.cpp:91]   --->   Operation 1887 'or' 'or_ln91_198' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1888 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_582)   --->   "%or_ln82_560 = or i1 %icmp_ln82_494, i1 %icmp_ln82_493" [firmware/model_test.cpp:82]   --->   Operation 1888 'or' 'or_ln82_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1889 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_582)   --->   "%or_ln82_562 = or i1 %icmp_ln82_496, i1 %icmp_ln82_495" [firmware/model_test.cpp:82]   --->   Operation 1889 'or' 'or_ln82_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1890 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_576)   --->   "%or_ln82_568 = or i1 %icmp_ln82_502, i1 %icmp_ln82_501" [firmware/model_test.cpp:82]   --->   Operation 1890 'or' 'or_ln82_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1891 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1109)   --->   "%select_ln82_1104 = select i1 %icmp_ln82_503, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1891 'select' 'select_ln82_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1892 [1/1] (0.12ns)   --->   "%or_ln82_569 = or i1 %icmp_ln82_503, i1 %icmp_ln82_502" [firmware/model_test.cpp:82]   --->   Operation 1892 'or' 'or_ln82_569' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1893 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1109)   --->   "%select_ln82_1105 = select i1 %or_ln82_569, i4 %select_ln82_1104, i4 %select_ln82_1101" [firmware/model_test.cpp:82]   --->   Operation 1893 'select' 'select_ln82_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1894 [1/1] (0.27ns)   --->   "%check_bit_504 = select i1 %icmp_ln82_503, i2 2, i2 %check_bit_503" [firmware/model_test.cpp:82]   --->   Operation 1894 'select' 'check_bit_504' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1895 [1/1] (0.00ns)   --->   "%zext_ln82_504 = zext i1 %and_ln82_410" [firmware/model_test.cpp:82]   --->   Operation 1895 'zext' 'zext_ln82_504' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1896 [1/1] (0.43ns)   --->   "%icmp_ln82_504 = icmp_eq  i2 %zext_ln82_504, i2 %check_bit_504" [firmware/model_test.cpp:82]   --->   Operation 1896 'icmp' 'icmp_ln82_504' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1897 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_576)   --->   "%or_ln82_570 = or i1 %icmp_ln82_504, i1 %icmp_ln82_503" [firmware/model_test.cpp:82]   --->   Operation 1897 'or' 'or_ln82_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1898 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_504)   --->   "%xor_ln82_504 = xor i1 %icmp_ln82_504, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1898 'xor' 'xor_ln82_504' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1899 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_504 = and i1 %and_ln82_410, i1 %xor_ln82_504" [firmware/model_test.cpp:82]   --->   Operation 1899 'and' 'and_ln82_504' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1900 [1/1] (0.27ns)   --->   "%check_bit_505 = select i1 %icmp_ln82_504, i2 2, i2 %check_bit_504" [firmware/model_test.cpp:82]   --->   Operation 1900 'select' 'check_bit_505' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1901 [1/1] (0.00ns)   --->   "%zext_ln82_505 = zext i1 %and_ln82_411" [firmware/model_test.cpp:82]   --->   Operation 1901 'zext' 'zext_ln82_505' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1902 [1/1] (0.43ns)   --->   "%icmp_ln82_505 = icmp_eq  i2 %zext_ln82_505, i2 %check_bit_505" [firmware/model_test.cpp:82]   --->   Operation 1902 'icmp' 'icmp_ln82_505' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1903 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1109)   --->   "%select_ln82_1108 = select i1 %icmp_ln82_505, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 1903 'select' 'select_ln82_1108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1904 [1/1] (0.12ns)   --->   "%or_ln82_571 = or i1 %icmp_ln82_505, i1 %icmp_ln82_504" [firmware/model_test.cpp:82]   --->   Operation 1904 'or' 'or_ln82_571' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1905 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1109 = select i1 %or_ln82_571, i4 %select_ln82_1108, i4 %select_ln82_1105" [firmware/model_test.cpp:82]   --->   Operation 1905 'select' 'select_ln82_1109' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1906 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_505)   --->   "%xor_ln82_505 = xor i1 %icmp_ln82_505, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1906 'xor' 'xor_ln82_505' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1907 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_505 = and i1 %and_ln82_411, i1 %xor_ln82_505" [firmware/model_test.cpp:82]   --->   Operation 1907 'and' 'and_ln82_505' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1908 [1/1] (0.27ns)   --->   "%check_bit_506 = select i1 %icmp_ln82_505, i2 2, i2 %check_bit_505" [firmware/model_test.cpp:82]   --->   Operation 1908 'select' 'check_bit_506' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1909 [1/1] (0.00ns)   --->   "%zext_ln82_506 = zext i1 %and_ln82_412" [firmware/model_test.cpp:82]   --->   Operation 1909 'zext' 'zext_ln82_506' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1910 [1/1] (0.43ns)   --->   "%icmp_ln82_506 = icmp_eq  i2 %zext_ln82_506, i2 %check_bit_506" [firmware/model_test.cpp:82]   --->   Operation 1910 'icmp' 'icmp_ln82_506' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1911 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_580)   --->   "%or_ln82_572 = or i1 %icmp_ln82_506, i1 %icmp_ln82_505" [firmware/model_test.cpp:82]   --->   Operation 1911 'or' 'or_ln82_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1912 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_506)   --->   "%xor_ln82_506 = xor i1 %icmp_ln82_506, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1912 'xor' 'xor_ln82_506' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1913 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_506 = and i1 %and_ln82_412, i1 %xor_ln82_506" [firmware/model_test.cpp:82]   --->   Operation 1913 'and' 'and_ln82_506' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1914 [1/1] (0.27ns)   --->   "%check_bit_507 = select i1 %icmp_ln82_506, i2 2, i2 %check_bit_506" [firmware/model_test.cpp:82]   --->   Operation 1914 'select' 'check_bit_507' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1915 [1/1] (0.00ns)   --->   "%zext_ln82_507 = zext i1 %and_ln82_413" [firmware/model_test.cpp:82]   --->   Operation 1915 'zext' 'zext_ln82_507' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1916 [1/1] (0.43ns)   --->   "%icmp_ln82_507 = icmp_eq  i2 %zext_ln82_507, i2 %check_bit_507" [firmware/model_test.cpp:82]   --->   Operation 1916 'icmp' 'icmp_ln82_507' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1917 [1/1] (0.12ns)   --->   "%or_ln82_573 = or i1 %icmp_ln82_507, i1 %icmp_ln82_506" [firmware/model_test.cpp:82]   --->   Operation 1917 'or' 'or_ln82_573' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1918 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_507)   --->   "%xor_ln82_507 = xor i1 %icmp_ln82_507, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1918 'xor' 'xor_ln82_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1919 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_507 = and i1 %and_ln82_413, i1 %xor_ln82_507" [firmware/model_test.cpp:82]   --->   Operation 1919 'and' 'and_ln82_507' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1920 [1/1] (0.27ns)   --->   "%check_bit_508 = select i1 %icmp_ln82_507, i2 2, i2 %check_bit_507" [firmware/model_test.cpp:82]   --->   Operation 1920 'select' 'check_bit_508' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1921 [1/1] (0.00ns)   --->   "%zext_ln82_508 = zext i1 %and_ln82_414" [firmware/model_test.cpp:82]   --->   Operation 1921 'zext' 'zext_ln82_508' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1922 [1/1] (0.43ns)   --->   "%icmp_ln82_508 = icmp_eq  i2 %zext_ln82_508, i2 %check_bit_508" [firmware/model_test.cpp:82]   --->   Operation 1922 'icmp' 'icmp_ln82_508' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1923 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_580)   --->   "%or_ln82_574 = or i1 %icmp_ln82_508, i1 %icmp_ln82_507" [firmware/model_test.cpp:82]   --->   Operation 1923 'or' 'or_ln82_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1924 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_580)   --->   "%or_ln82_575 = or i1 %or_ln82_574, i1 %or_ln82_572" [firmware/model_test.cpp:82]   --->   Operation 1924 'or' 'or_ln82_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1925 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_576 = or i1 %or_ln82_570, i1 %or_ln82_568" [firmware/model_test.cpp:82]   --->   Operation 1925 'or' 'or_ln82_576' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1926 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1119)   --->   "%select_ln82_1115 = select i1 %or_ln82_566, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 1926 'select' 'select_ln82_1115' <Predicate = (or_ln82_577)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1927 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_582)   --->   "%or_ln82_578 = or i1 %or_ln82_562, i1 %or_ln82_560" [firmware/model_test.cpp:82]   --->   Operation 1927 'or' 'or_ln82_578' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1928 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_580 = or i1 %or_ln82_575, i1 %or_ln82_576" [firmware/model_test.cpp:82]   --->   Operation 1928 'or' 'or_ln82_580' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1929 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1119)   --->   "%select_ln82_1116 = select i1 %or_ln82_577, i2 %select_ln82_1115, i2 2" [firmware/model_test.cpp:82]   --->   Operation 1929 'select' 'select_ln82_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1930 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_582)   --->   "%or_ln82_581 = or i1 %or_ln82_577, i1 %or_ln82_578" [firmware/model_test.cpp:82]   --->   Operation 1930 'or' 'or_ln82_581' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1931 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1119)   --->   "%select_ln82_1118 = select i1 %or_ln82_580, i2 3, i2 %select_ln82_1116" [firmware/model_test.cpp:82]   --->   Operation 1931 'select' 'select_ln82_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1932 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_582 = or i1 %or_ln82_580, i1 %or_ln82_581" [firmware/model_test.cpp:82]   --->   Operation 1932 'or' 'or_ln82_582' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1933 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1119 = select i1 %or_ln82_582, i2 %select_ln82_1118, i2 %select_ln82_1117" [firmware/model_test.cpp:82]   --->   Operation 1933 'select' 'select_ln82_1119' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1934 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_508)   --->   "%xor_ln82_508 = xor i1 %icmp_ln82_508, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1934 'xor' 'xor_ln82_508' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1935 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_508 = and i1 %and_ln82_414, i1 %xor_ln82_508" [firmware/model_test.cpp:82]   --->   Operation 1935 'and' 'and_ln82_508' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1936 [1/1] (0.27ns)   --->   "%check_bit_509 = select i1 %icmp_ln82_508, i2 2, i2 %check_bit_508" [firmware/model_test.cpp:82]   --->   Operation 1936 'select' 'check_bit_509' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1937 [1/1] (0.00ns)   --->   "%zext_ln82_509 = zext i1 %and_ln82_415" [firmware/model_test.cpp:82]   --->   Operation 1937 'zext' 'zext_ln82_509' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1938 [1/1] (0.43ns)   --->   "%icmp_ln82_509 = icmp_eq  i2 %zext_ln82_509, i2 %check_bit_509" [firmware/model_test.cpp:82]   --->   Operation 1938 'icmp' 'icmp_ln82_509' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1939 [1/1] (0.12ns)   --->   "%or_ln91_243 = or i1 %or_ln82_573, i1 %or_ln82_571" [firmware/model_test.cpp:91]   --->   Operation 1939 'or' 'or_ln91_243' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1940 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_691)   --->   "%or_ln82_669 = or i1 %icmp_ln82_587, i1 %icmp_ln82_586" [firmware/model_test.cpp:82]   --->   Operation 1940 'or' 'or_ln82_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1941 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_691)   --->   "%or_ln82_671 = or i1 %icmp_ln82_589, i1 %icmp_ln82_588" [firmware/model_test.cpp:82]   --->   Operation 1941 'or' 'or_ln82_671' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1942 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1311)   --->   "%select_ln82_1306 = select i1 %icmp_ln82_594, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 1942 'select' 'select_ln82_1306' <Predicate = (or_ln82_676)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1943 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1311)   --->   "%select_ln82_1307 = select i1 %or_ln82_676, i4 %select_ln82_1306, i4 %select_ln82_1303" [firmware/model_test.cpp:82]   --->   Operation 1943 'select' 'select_ln82_1307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1944 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_685)   --->   "%or_ln82_677 = or i1 %icmp_ln82_595, i1 %icmp_ln82_594" [firmware/model_test.cpp:82]   --->   Operation 1944 'or' 'or_ln82_677' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1945 [1/1] (0.00ns)   --->   "%zext_ln82_596 = zext i1 %and_ln82_503" [firmware/model_test.cpp:82]   --->   Operation 1945 'zext' 'zext_ln82_596' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1946 [1/1] (0.43ns)   --->   "%icmp_ln82_596 = icmp_eq  i2 %zext_ln82_596, i2 %check_bit_596" [firmware/model_test.cpp:82]   --->   Operation 1946 'icmp' 'icmp_ln82_596' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1947 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1311)   --->   "%select_ln82_1310 = select i1 %icmp_ln82_596, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 1947 'select' 'select_ln82_1310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1948 [1/1] (0.12ns)   --->   "%or_ln82_678 = or i1 %icmp_ln82_596, i1 %icmp_ln82_595" [firmware/model_test.cpp:82]   --->   Operation 1948 'or' 'or_ln82_678' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1949 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1311 = select i1 %or_ln82_678, i4 %select_ln82_1310, i4 %select_ln82_1307" [firmware/model_test.cpp:82]   --->   Operation 1949 'select' 'select_ln82_1311' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1950 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_596)   --->   "%xor_ln82_596 = xor i1 %icmp_ln82_596, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1950 'xor' 'xor_ln82_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1951 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_596 = and i1 %and_ln82_503, i1 %xor_ln82_596" [firmware/model_test.cpp:82]   --->   Operation 1951 'and' 'and_ln82_596' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1952 [1/1] (0.27ns)   --->   "%check_bit_597 = select i1 %icmp_ln82_596, i2 2, i2 %check_bit_596" [firmware/model_test.cpp:82]   --->   Operation 1952 'select' 'check_bit_597' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1953 [1/1] (0.00ns)   --->   "%zext_ln82_597 = zext i1 %and_ln82_504" [firmware/model_test.cpp:82]   --->   Operation 1953 'zext' 'zext_ln82_597' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1954 [1/1] (0.43ns)   --->   "%icmp_ln82_597 = icmp_eq  i2 %zext_ln82_597, i2 %check_bit_597" [firmware/model_test.cpp:82]   --->   Operation 1954 'icmp' 'icmp_ln82_597' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1955 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_685)   --->   "%or_ln82_679 = or i1 %icmp_ln82_597, i1 %icmp_ln82_596" [firmware/model_test.cpp:82]   --->   Operation 1955 'or' 'or_ln82_679' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1956 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_597)   --->   "%xor_ln82_597 = xor i1 %icmp_ln82_597, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1956 'xor' 'xor_ln82_597' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1957 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_597 = and i1 %and_ln82_504, i1 %xor_ln82_597" [firmware/model_test.cpp:82]   --->   Operation 1957 'and' 'and_ln82_597' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1958 [1/1] (0.27ns)   --->   "%check_bit_598 = select i1 %icmp_ln82_597, i2 2, i2 %check_bit_597" [firmware/model_test.cpp:82]   --->   Operation 1958 'select' 'check_bit_598' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1959 [1/1] (0.00ns)   --->   "%zext_ln82_598 = zext i1 %and_ln82_505" [firmware/model_test.cpp:82]   --->   Operation 1959 'zext' 'zext_ln82_598' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1960 [1/1] (0.43ns)   --->   "%icmp_ln82_598 = icmp_eq  i2 %zext_ln82_598, i2 %check_bit_598" [firmware/model_test.cpp:82]   --->   Operation 1960 'icmp' 'icmp_ln82_598' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1961 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_598)   --->   "%xor_ln82_598 = xor i1 %icmp_ln82_598, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1961 'xor' 'xor_ln82_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1962 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_598 = and i1 %and_ln82_505, i1 %xor_ln82_598" [firmware/model_test.cpp:82]   --->   Operation 1962 'and' 'and_ln82_598' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1963 [1/1] (0.27ns)   --->   "%check_bit_599 = select i1 %icmp_ln82_598, i2 2, i2 %check_bit_598" [firmware/model_test.cpp:82]   --->   Operation 1963 'select' 'check_bit_599' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1964 [1/1] (0.00ns)   --->   "%zext_ln82_599 = zext i1 %and_ln82_506" [firmware/model_test.cpp:82]   --->   Operation 1964 'zext' 'zext_ln82_599' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1965 [1/1] (0.43ns)   --->   "%icmp_ln82_599 = icmp_eq  i2 %zext_ln82_599, i2 %check_bit_599" [firmware/model_test.cpp:82]   --->   Operation 1965 'icmp' 'icmp_ln82_599' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1966 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_689)   --->   "%or_ln82_681 = or i1 %icmp_ln82_599, i1 %icmp_ln82_598" [firmware/model_test.cpp:82]   --->   Operation 1966 'or' 'or_ln82_681' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1967 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_599)   --->   "%xor_ln82_599 = xor i1 %icmp_ln82_599, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1967 'xor' 'xor_ln82_599' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1968 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_599 = and i1 %and_ln82_506, i1 %xor_ln82_599" [firmware/model_test.cpp:82]   --->   Operation 1968 'and' 'and_ln82_599' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1969 [1/1] (0.27ns)   --->   "%check_bit_600 = select i1 %icmp_ln82_599, i2 2, i2 %check_bit_599" [firmware/model_test.cpp:82]   --->   Operation 1969 'select' 'check_bit_600' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1970 [1/1] (0.00ns)   --->   "%zext_ln82_600 = zext i1 %and_ln82_507" [firmware/model_test.cpp:82]   --->   Operation 1970 'zext' 'zext_ln82_600' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1971 [1/1] (0.43ns)   --->   "%icmp_ln82_600 = icmp_eq  i2 %zext_ln82_600, i2 %check_bit_600" [firmware/model_test.cpp:82]   --->   Operation 1971 'icmp' 'icmp_ln82_600' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1972 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_600)   --->   "%xor_ln82_600 = xor i1 %icmp_ln82_600, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1972 'xor' 'xor_ln82_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1973 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_600 = and i1 %and_ln82_507, i1 %xor_ln82_600" [firmware/model_test.cpp:82]   --->   Operation 1973 'and' 'and_ln82_600' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1974 [1/1] (0.27ns)   --->   "%check_bit_601 = select i1 %icmp_ln82_600, i2 2, i2 %check_bit_600" [firmware/model_test.cpp:82]   --->   Operation 1974 'select' 'check_bit_601' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1975 [1/1] (0.00ns)   --->   "%zext_ln82_601 = zext i1 %and_ln82_508" [firmware/model_test.cpp:82]   --->   Operation 1975 'zext' 'zext_ln82_601' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1976 [1/1] (0.43ns)   --->   "%icmp_ln82_601 = icmp_eq  i2 %zext_ln82_601, i2 %check_bit_601" [firmware/model_test.cpp:82]   --->   Operation 1976 'icmp' 'icmp_ln82_601' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1977 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_689)   --->   "%or_ln82_683 = or i1 %icmp_ln82_601, i1 %icmp_ln82_600" [firmware/model_test.cpp:82]   --->   Operation 1977 'or' 'or_ln82_683' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1978 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_689)   --->   "%or_ln82_684 = or i1 %or_ln82_683, i1 %or_ln82_681" [firmware/model_test.cpp:82]   --->   Operation 1978 'or' 'or_ln82_684' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1979 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_685 = or i1 %or_ln82_679, i1 %or_ln82_677" [firmware/model_test.cpp:82]   --->   Operation 1979 'or' 'or_ln82_685' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1980 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_691)   --->   "%or_ln82_687 = or i1 %or_ln82_671, i1 %or_ln82_669" [firmware/model_test.cpp:82]   --->   Operation 1980 'or' 'or_ln82_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1981 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_689 = or i1 %or_ln82_684, i1 %or_ln82_685" [firmware/model_test.cpp:82]   --->   Operation 1981 'or' 'or_ln82_689' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1982 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_691)   --->   "%or_ln82_690 = or i1 %or_ln82_686, i1 %or_ln82_687" [firmware/model_test.cpp:82]   --->   Operation 1982 'or' 'or_ln82_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1983 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_691 = or i1 %or_ln82_689, i1 %or_ln82_690" [firmware/model_test.cpp:82]   --->   Operation 1983 'or' 'or_ln82_691' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1984 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_601)   --->   "%xor_ln82_601 = xor i1 %icmp_ln82_601, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1984 'xor' 'xor_ln82_601' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1985 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_601 = and i1 %and_ln82_508, i1 %xor_ln82_601" [firmware/model_test.cpp:82]   --->   Operation 1985 'and' 'and_ln82_601' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1986 [1/1] (0.00ns)   --->   "%zext_ln82_687 = zext i1 %and_ln82_595" [firmware/model_test.cpp:82]   --->   Operation 1986 'zext' 'zext_ln82_687' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1987 [1/1] (0.43ns)   --->   "%icmp_ln82_687 = icmp_eq  i2 %zext_ln82_687, i2 %check_bit_687" [firmware/model_test.cpp:82]   --->   Operation 1987 'icmp' 'icmp_ln82_687' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1988 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_687)   --->   "%xor_ln82_687 = xor i1 %icmp_ln82_687, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1988 'xor' 'xor_ln82_687' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1989 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_687 = and i1 %and_ln82_595, i1 %xor_ln82_687" [firmware/model_test.cpp:82]   --->   Operation 1989 'and' 'and_ln82_687' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1990 [1/1] (0.27ns)   --->   "%check_bit_688 = select i1 %icmp_ln82_687, i2 2, i2 %check_bit_687" [firmware/model_test.cpp:82]   --->   Operation 1990 'select' 'check_bit_688' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1991 [1/1] (0.00ns)   --->   "%zext_ln82_688 = zext i1 %and_ln82_596" [firmware/model_test.cpp:82]   --->   Operation 1991 'zext' 'zext_ln82_688' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1992 [1/1] (0.43ns)   --->   "%icmp_ln82_688 = icmp_eq  i2 %zext_ln82_688, i2 %check_bit_688" [firmware/model_test.cpp:82]   --->   Operation 1992 'icmp' 'icmp_ln82_688' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1993 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_688)   --->   "%xor_ln82_688 = xor i1 %icmp_ln82_688, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1993 'xor' 'xor_ln82_688' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1994 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_688 = and i1 %and_ln82_596, i1 %xor_ln82_688" [firmware/model_test.cpp:82]   --->   Operation 1994 'and' 'and_ln82_688' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1995 [1/1] (0.27ns)   --->   "%check_bit_689 = select i1 %icmp_ln82_688, i2 2, i2 %check_bit_688" [firmware/model_test.cpp:82]   --->   Operation 1995 'select' 'check_bit_689' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 1996 [1/1] (0.00ns)   --->   "%zext_ln82_689 = zext i1 %and_ln82_597" [firmware/model_test.cpp:82]   --->   Operation 1996 'zext' 'zext_ln82_689' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 1997 [1/1] (0.43ns)   --->   "%icmp_ln82_689 = icmp_eq  i2 %zext_ln82_689, i2 %check_bit_689" [firmware/model_test.cpp:82]   --->   Operation 1997 'icmp' 'icmp_ln82_689' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1998 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_689)   --->   "%xor_ln82_689 = xor i1 %icmp_ln82_689, i1 1" [firmware/model_test.cpp:82]   --->   Operation 1998 'xor' 'xor_ln82_689' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 1999 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_689 = and i1 %and_ln82_597, i1 %xor_ln82_689" [firmware/model_test.cpp:82]   --->   Operation 1999 'and' 'and_ln82_689' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2000 [1/1] (0.27ns)   --->   "%check_bit_690 = select i1 %icmp_ln82_689, i2 2, i2 %check_bit_689" [firmware/model_test.cpp:82]   --->   Operation 2000 'select' 'check_bit_690' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2001 [1/1] (0.00ns)   --->   "%zext_ln82_690 = zext i1 %and_ln82_598" [firmware/model_test.cpp:82]   --->   Operation 2001 'zext' 'zext_ln82_690' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2002 [1/1] (0.43ns)   --->   "%icmp_ln82_690 = icmp_eq  i2 %zext_ln82_690, i2 %check_bit_690" [firmware/model_test.cpp:82]   --->   Operation 2002 'icmp' 'icmp_ln82_690' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2003 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_690)   --->   "%xor_ln82_690 = xor i1 %icmp_ln82_690, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2003 'xor' 'xor_ln82_690' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2004 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_690 = and i1 %and_ln82_598, i1 %xor_ln82_690" [firmware/model_test.cpp:82]   --->   Operation 2004 'and' 'and_ln82_690' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2005 [1/1] (0.27ns)   --->   "%check_bit_691 = select i1 %icmp_ln82_690, i2 2, i2 %check_bit_690" [firmware/model_test.cpp:82]   --->   Operation 2005 'select' 'check_bit_691' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2006 [1/1] (0.00ns)   --->   "%zext_ln82_691 = zext i1 %and_ln82_599" [firmware/model_test.cpp:82]   --->   Operation 2006 'zext' 'zext_ln82_691' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2007 [1/1] (0.43ns)   --->   "%icmp_ln82_691 = icmp_eq  i2 %zext_ln82_691, i2 %check_bit_691" [firmware/model_test.cpp:82]   --->   Operation 2007 'icmp' 'icmp_ln82_691' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2008 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_691)   --->   "%xor_ln82_691 = xor i1 %icmp_ln82_691, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2008 'xor' 'xor_ln82_691' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2009 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_691 = and i1 %and_ln82_599, i1 %xor_ln82_691" [firmware/model_test.cpp:82]   --->   Operation 2009 'and' 'and_ln82_691' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2010 [1/1] (0.27ns)   --->   "%check_bit_692 = select i1 %icmp_ln82_691, i2 2, i2 %check_bit_691" [firmware/model_test.cpp:82]   --->   Operation 2010 'select' 'check_bit_692' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2011 [1/1] (0.00ns)   --->   "%zext_ln82_692 = zext i1 %and_ln82_600" [firmware/model_test.cpp:82]   --->   Operation 2011 'zext' 'zext_ln82_692' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2012 [1/1] (0.43ns)   --->   "%icmp_ln82_692 = icmp_eq  i2 %zext_ln82_692, i2 %check_bit_692" [firmware/model_test.cpp:82]   --->   Operation 2012 'icmp' 'icmp_ln82_692' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2013 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_692)   --->   "%xor_ln82_692 = xor i1 %icmp_ln82_692, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2013 'xor' 'xor_ln82_692' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2014 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_692 = and i1 %and_ln82_600, i1 %xor_ln82_692" [firmware/model_test.cpp:82]   --->   Operation 2014 'and' 'and_ln82_692' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2015 [1/1] (0.27ns)   --->   "%check_bit_693 = select i1 %icmp_ln82_692, i2 2, i2 %check_bit_692" [firmware/model_test.cpp:82]   --->   Operation 2015 'select' 'check_bit_693' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2016 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_902)   --->   "%or_ln82_889 = or i1 %icmp_ln82_774, i1 %icmp_ln82_773" [firmware/model_test.cpp:82]   --->   Operation 2016 'or' 'or_ln82_889' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2017 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1713)   --->   "%select_ln82_1708 = select i1 %icmp_ln82_775, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 2017 'select' 'select_ln82_1708' <Predicate = (or_ln82_890)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2018 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1713)   --->   "%select_ln82_1709 = select i1 %or_ln82_890, i4 %select_ln82_1708, i4 %select_ln82_1705" [firmware/model_test.cpp:82]   --->   Operation 2018 'select' 'select_ln82_1709' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2019 [1/1] (0.12ns)   --->   "%or_ln82_891 = or i1 %icmp_ln82_776, i1 %icmp_ln82_775" [firmware/model_test.cpp:82]   --->   Operation 2019 'or' 'or_ln82_891' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2020 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_866)   --->   "%xor_ln82_776 = xor i1 %icmp_ln82_776, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2020 'xor' 'xor_ln82_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2021 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_866)   --->   "%and_ln82_776 = and i1 %and_ln82_685, i1 %xor_ln82_776" [firmware/model_test.cpp:82]   --->   Operation 2021 'and' 'and_ln82_776' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2022 [1/1] (0.00ns)   --->   "%zext_ln82_777 = zext i1 %and_ln82_686" [firmware/model_test.cpp:82]   --->   Operation 2022 'zext' 'zext_ln82_777' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2023 [1/1] (0.43ns)   --->   "%icmp_ln82_777 = icmp_eq  i2 %zext_ln82_777, i2 %check_bit_777" [firmware/model_test.cpp:82]   --->   Operation 2023 'icmp' 'icmp_ln82_777' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2024 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1713)   --->   "%select_ln82_1712 = select i1 %icmp_ln82_777, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 2024 'select' 'select_ln82_1712' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2025 [1/1] (0.12ns)   --->   "%or_ln82_892 = or i1 %icmp_ln82_777, i1 %icmp_ln82_776" [firmware/model_test.cpp:82]   --->   Operation 2025 'or' 'or_ln82_892' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2026 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1713 = select i1 %or_ln82_892, i4 %select_ln82_1712, i4 %select_ln82_1709" [firmware/model_test.cpp:82]   --->   Operation 2026 'select' 'select_ln82_1713' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2027 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_867)   --->   "%xor_ln82_777 = xor i1 %icmp_ln82_777, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2027 'xor' 'xor_ln82_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2028 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_867)   --->   "%and_ln82_777 = and i1 %and_ln82_686, i1 %xor_ln82_777" [firmware/model_test.cpp:82]   --->   Operation 2028 'and' 'and_ln82_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2029 [1/1] (0.27ns)   --->   "%check_bit_778 = select i1 %icmp_ln82_777, i2 2, i2 %check_bit_777" [firmware/model_test.cpp:82]   --->   Operation 2029 'select' 'check_bit_778' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2030 [1/1] (0.00ns)   --->   "%zext_ln82_778 = zext i1 %and_ln82_687" [firmware/model_test.cpp:82]   --->   Operation 2030 'zext' 'zext_ln82_778' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2031 [1/1] (0.43ns)   --->   "%icmp_ln82_778 = icmp_eq  i2 %zext_ln82_778, i2 %check_bit_778" [firmware/model_test.cpp:82]   --->   Operation 2031 'icmp' 'icmp_ln82_778' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2032 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_868)   --->   "%xor_ln82_778 = xor i1 %icmp_ln82_778, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2032 'xor' 'xor_ln82_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2033 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_868)   --->   "%and_ln82_778 = and i1 %and_ln82_687, i1 %xor_ln82_778" [firmware/model_test.cpp:82]   --->   Operation 2033 'and' 'and_ln82_778' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2034 [1/1] (0.27ns)   --->   "%check_bit_779 = select i1 %icmp_ln82_778, i2 2, i2 %check_bit_778" [firmware/model_test.cpp:82]   --->   Operation 2034 'select' 'check_bit_779' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2035 [1/1] (0.00ns)   --->   "%zext_ln82_779 = zext i1 %and_ln82_688" [firmware/model_test.cpp:82]   --->   Operation 2035 'zext' 'zext_ln82_779' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2036 [1/1] (0.43ns)   --->   "%icmp_ln82_779 = icmp_eq  i2 %zext_ln82_779, i2 %check_bit_779" [firmware/model_test.cpp:82]   --->   Operation 2036 'icmp' 'icmp_ln82_779' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2037 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_869)   --->   "%xor_ln82_779 = xor i1 %icmp_ln82_779, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2037 'xor' 'xor_ln82_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2038 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_869)   --->   "%and_ln82_779 = and i1 %and_ln82_688, i1 %xor_ln82_779" [firmware/model_test.cpp:82]   --->   Operation 2038 'and' 'and_ln82_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2039 [1/1] (0.27ns)   --->   "%check_bit_780 = select i1 %icmp_ln82_779, i2 2, i2 %check_bit_779" [firmware/model_test.cpp:82]   --->   Operation 2039 'select' 'check_bit_780' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2040 [1/1] (0.00ns)   --->   "%zext_ln82_780 = zext i1 %and_ln82_689" [firmware/model_test.cpp:82]   --->   Operation 2040 'zext' 'zext_ln82_780' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2041 [1/1] (0.43ns)   --->   "%icmp_ln82_780 = icmp_eq  i2 %zext_ln82_780, i2 %check_bit_780" [firmware/model_test.cpp:82]   --->   Operation 2041 'icmp' 'icmp_ln82_780' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2042 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_870)   --->   "%xor_ln82_780 = xor i1 %icmp_ln82_780, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2042 'xor' 'xor_ln82_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2043 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_870)   --->   "%and_ln82_780 = and i1 %and_ln82_689, i1 %xor_ln82_780" [firmware/model_test.cpp:82]   --->   Operation 2043 'and' 'and_ln82_780' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2044 [1/1] (0.27ns)   --->   "%check_bit_781 = select i1 %icmp_ln82_780, i2 2, i2 %check_bit_780" [firmware/model_test.cpp:82]   --->   Operation 2044 'select' 'check_bit_781' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2045 [1/1] (0.00ns)   --->   "%zext_ln82_781 = zext i1 %and_ln82_690" [firmware/model_test.cpp:82]   --->   Operation 2045 'zext' 'zext_ln82_781' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2046 [1/1] (0.43ns)   --->   "%icmp_ln82_781 = icmp_eq  i2 %zext_ln82_781, i2 %check_bit_781" [firmware/model_test.cpp:82]   --->   Operation 2046 'icmp' 'icmp_ln82_781' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2047 [1/1] (0.27ns)   --->   "%check_bit_782 = select i1 %icmp_ln82_781, i2 2, i2 %check_bit_781" [firmware/model_test.cpp:82]   --->   Operation 2047 'select' 'check_bit_782' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2048 [1/1] (0.00ns)   --->   "%zext_ln82_782 = zext i1 %and_ln82_691" [firmware/model_test.cpp:82]   --->   Operation 2048 'zext' 'zext_ln82_782' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2049 [1/1] (0.43ns)   --->   "%icmp_ln82_782 = icmp_eq  i2 %zext_ln82_782, i2 %check_bit_782" [firmware/model_test.cpp:82]   --->   Operation 2049 'icmp' 'icmp_ln82_782' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2050 [1/1] (0.27ns)   --->   "%check_bit_783 = select i1 %icmp_ln82_782, i2 2, i2 %check_bit_782" [firmware/model_test.cpp:82]   --->   Operation 2050 'select' 'check_bit_783' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2051 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_902 = or i1 %or_ln82_891, i1 %or_ln82_889" [firmware/model_test.cpp:82]   --->   Operation 2051 'or' 'or_ln82_902' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2052 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1897)   --->   "%select_ln82_1889 = select i1 %icmp_ln82_855, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 2052 'select' 'select_ln82_1889' <Predicate = (!or_ln82_989 & !or_ln82_993 & !or_ln82_997)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2053 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1929)   --->   "%or_ln82_988 = or i1 %icmp_ln82_856, i1 %icmp_ln82_855" [firmware/model_test.cpp:82]   --->   Operation 2053 'or' 'or_ln82_988' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2054 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1897)   --->   "%select_ln82_1892 = select i1 %icmp_ln82_857, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 2054 'select' 'select_ln82_1892' <Predicate = (or_ln82_989 & !or_ln82_993 & !or_ln82_997)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2055 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1897)   --->   "%select_ln82_1893 = select i1 %or_ln82_989, i4 %select_ln82_1892, i4 %select_ln82_1889" [firmware/model_test.cpp:82]   --->   Operation 2055 'select' 'select_ln82_1893' <Predicate = (!or_ln82_993 & !or_ln82_997)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2056 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1929)   --->   "%or_ln82_990 = or i1 %icmp_ln82_858, i1 %icmp_ln82_857" [firmware/model_test.cpp:82]   --->   Operation 2056 'or' 'or_ln82_990' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2057 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1897)   --->   "%select_ln82_1896 = select i1 %icmp_ln82_859, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 2057 'select' 'select_ln82_1896' <Predicate = (!or_ln82_993 & !or_ln82_997)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2058 [1/1] (0.12ns)   --->   "%or_ln82_991 = or i1 %icmp_ln82_859, i1 %icmp_ln82_858" [firmware/model_test.cpp:82]   --->   Operation 2058 'or' 'or_ln82_991' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2059 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1897 = select i1 %or_ln82_991, i4 %select_ln82_1896, i4 %select_ln82_1893" [firmware/model_test.cpp:82]   --->   Operation 2059 'select' 'select_ln82_1897' <Predicate = (!or_ln82_993 & !or_ln82_997)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2060 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1905)   --->   "%select_ln82_1900 = select i1 %icmp_ln82_861, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 2060 'select' 'select_ln82_1900' <Predicate = (or_ln82_993 & !or_ln82_997)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2061 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1905)   --->   "%select_ln82_1901 = select i1 %or_ln82_993, i4 %select_ln82_1900, i4 %select_ln82_1897" [firmware/model_test.cpp:82]   --->   Operation 2061 'select' 'select_ln82_1901' <Predicate = (!or_ln82_997)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2062 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1905)   --->   "%select_ln82_1904 = select i1 %icmp_ln82_863, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 2062 'select' 'select_ln82_1904' <Predicate = (!or_ln82_997)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2063 [1/1] (0.12ns)   --->   "%or_ln82_995 = or i1 %icmp_ln82_863, i1 %icmp_ln82_862" [firmware/model_test.cpp:82]   --->   Operation 2063 'or' 'or_ln82_995' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2064 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1905 = select i1 %or_ln82_995, i4 %select_ln82_1904, i4 %select_ln82_1901" [firmware/model_test.cpp:82]   --->   Operation 2064 'select' 'select_ln82_1905' <Predicate = (!or_ln82_997)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2065 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1009)   --->   "%or_ln82_996 = or i1 %icmp_ln82_864, i1 %icmp_ln82_863" [firmware/model_test.cpp:82]   --->   Operation 2065 'or' 'or_ln82_996' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2066 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1913)   --->   "%select_ln82_1908 = select i1 %icmp_ln82_865, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 2066 'select' 'select_ln82_1908' <Predicate = (or_ln82_997)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2067 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1913)   --->   "%select_ln82_1909 = select i1 %or_ln82_997, i4 %select_ln82_1908, i4 %select_ln82_1905" [firmware/model_test.cpp:82]   --->   Operation 2067 'select' 'select_ln82_1909' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2068 [1/1] (0.27ns)   --->   "%check_bit_866 = select i1 %icmp_ln82_865, i2 2, i2 %check_bit_865" [firmware/model_test.cpp:82]   --->   Operation 2068 'select' 'check_bit_866' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2069 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_866)   --->   "%zext_ln82_866 = zext i1 %and_ln82_776" [firmware/model_test.cpp:82]   --->   Operation 2069 'zext' 'zext_ln82_866' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2070 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_866 = icmp_eq  i2 %zext_ln82_866, i2 %check_bit_866" [firmware/model_test.cpp:82]   --->   Operation 2070 'icmp' 'icmp_ln82_866' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2071 [1/1] (0.12ns)   --->   "%or_ln82_998 = or i1 %icmp_ln82_866, i1 %icmp_ln82_865" [firmware/model_test.cpp:82]   --->   Operation 2071 'or' 'or_ln82_998' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2072 [1/1] (0.27ns)   --->   "%check_bit_867 = select i1 %icmp_ln82_866, i2 2, i2 %check_bit_866" [firmware/model_test.cpp:82]   --->   Operation 2072 'select' 'check_bit_867' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2073 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_867)   --->   "%zext_ln82_867 = zext i1 %and_ln82_777" [firmware/model_test.cpp:82]   --->   Operation 2073 'zext' 'zext_ln82_867' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2074 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_867 = icmp_eq  i2 %zext_ln82_867, i2 %check_bit_867" [firmware/model_test.cpp:82]   --->   Operation 2074 'icmp' 'icmp_ln82_867' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2075 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1913)   --->   "%select_ln82_1912 = select i1 %icmp_ln82_867, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 2075 'select' 'select_ln82_1912' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2076 [1/1] (0.12ns)   --->   "%or_ln82_999 = or i1 %icmp_ln82_867, i1 %icmp_ln82_866" [firmware/model_test.cpp:82]   --->   Operation 2076 'or' 'or_ln82_999' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2077 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1913 = select i1 %or_ln82_999, i4 %select_ln82_1912, i4 %select_ln82_1909" [firmware/model_test.cpp:82]   --->   Operation 2077 'select' 'select_ln82_1913' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2078 [1/1] (0.27ns)   --->   "%check_bit_868 = select i1 %icmp_ln82_867, i2 2, i2 %check_bit_867" [firmware/model_test.cpp:82]   --->   Operation 2078 'select' 'check_bit_868' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2079 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_868)   --->   "%zext_ln82_868 = zext i1 %and_ln82_778" [firmware/model_test.cpp:82]   --->   Operation 2079 'zext' 'zext_ln82_868' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2080 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_868 = icmp_eq  i2 %zext_ln82_868, i2 %check_bit_868" [firmware/model_test.cpp:82]   --->   Operation 2080 'icmp' 'icmp_ln82_868' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2081 [1/1] (0.27ns)   --->   "%check_bit_869 = select i1 %icmp_ln82_868, i2 2, i2 %check_bit_868" [firmware/model_test.cpp:82]   --->   Operation 2081 'select' 'check_bit_869' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2082 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_869)   --->   "%zext_ln82_869 = zext i1 %and_ln82_779" [firmware/model_test.cpp:82]   --->   Operation 2082 'zext' 'zext_ln82_869' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2083 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_869 = icmp_eq  i2 %zext_ln82_869, i2 %check_bit_869" [firmware/model_test.cpp:82]   --->   Operation 2083 'icmp' 'icmp_ln82_869' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2084 [1/1] (0.27ns)   --->   "%check_bit_870 = select i1 %icmp_ln82_869, i2 2, i2 %check_bit_869" [firmware/model_test.cpp:82]   --->   Operation 2084 'select' 'check_bit_870' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2085 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_870)   --->   "%zext_ln82_870 = zext i1 %and_ln82_780" [firmware/model_test.cpp:82]   --->   Operation 2085 'zext' 'zext_ln82_870' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 2086 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_870 = icmp_eq  i2 %zext_ln82_870, i2 %check_bit_870" [firmware/model_test.cpp:82]   --->   Operation 2086 'icmp' 'icmp_ln82_870' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2087 [1/1] (0.27ns)   --->   "%check_bit_871 = select i1 %icmp_ln82_870, i2 2, i2 %check_bit_870" [firmware/model_test.cpp:82]   --->   Operation 2087 'select' 'check_bit_871' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2088 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1009 = or i1 %or_ln82_998, i1 %or_ln82_996" [firmware/model_test.cpp:82]   --->   Operation 2088 'or' 'or_ln82_1009' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2089 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1929)   --->   "%or_ln82_1011 = or i1 %or_ln82_990, i1 %or_ln82_988" [firmware/model_test.cpp:82]   --->   Operation 2089 'or' 'or_ln82_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2090 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1929 = select i1 %or_ln82_1011, i2 2, i2 1" [firmware/model_test.cpp:82]   --->   Operation 2090 'select' 'select_ln82_1929' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2091 [1/1] (0.12ns)   --->   "%or_ln91_409 = or i1 %or_ln82_997, i1 %or_ln82_995" [firmware/model_test.cpp:91]   --->   Operation 2091 'or' 'or_ln91_409' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2092 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_979)   --->   "%or_ln91_410 = or i1 %or_ln82_993, i1 %or_ln82_991" [firmware/model_test.cpp:91]   --->   Operation 2092 'or' 'or_ln91_410' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2093 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_973 = select i1 %or_ln91_409, i12 %select_ln91_960, i12 %select_ln91_961" [firmware/model_test.cpp:91]   --->   Operation 2093 'select' 'select_ln91_973' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 2094 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_979)   --->   "%or_ln91_421 = or i1 %or_ln91_409, i1 %or_ln91_410" [firmware/model_test.cpp:91]   --->   Operation 2094 'or' 'or_ln91_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 2095 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_979 = select i1 %or_ln91_421, i12 %select_ln91_973, i12 %select_ln91_962" [firmware/model_test.cpp:91]   --->   Operation 2095 'select' 'select_ln91_979' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.29>
ST_7 : Operation 2096 [1/1] (0.74ns)   --->   "%icmp_ln59_37 = icmp_ne  i12 %tmp_36, i12 0" [firmware/model_test.cpp:59]   --->   Operation 2096 'icmp' 'icmp_ln59_37' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2097 [1/1] (0.74ns)   --->   "%icmp_ln59_38 = icmp_ne  i12 %tmp_37, i12 0" [firmware/model_test.cpp:59]   --->   Operation 2097 'icmp' 'icmp_ln59_38' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2098 [1/1] (0.74ns)   --->   "%icmp_ln59_39 = icmp_ne  i12 %tmp_38, i12 0" [firmware/model_test.cpp:59]   --->   Operation 2098 'icmp' 'icmp_ln59_39' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2099 [1/1] (0.74ns)   --->   "%icmp_ln59_40 = icmp_ne  i12 %tmp_39, i12 0" [firmware/model_test.cpp:59]   --->   Operation 2099 'icmp' 'icmp_ln59_40' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2100 [1/1] (0.74ns)   --->   "%icmp_ln59_41 = icmp_ne  i12 %tmp_40, i12 0" [firmware/model_test.cpp:59]   --->   Operation 2100 'icmp' 'icmp_ln59_41' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2101 [1/1] (0.74ns)   --->   "%icmp_ln59_42 = icmp_ne  i12 %tmp_41, i12 0" [firmware/model_test.cpp:59]   --->   Operation 2101 'icmp' 'icmp_ln59_42' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2102 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_148)   --->   "%zext_ln70_2 = zext i2 %select_ln82_61" [firmware/model_test.cpp:70]   --->   Operation 2102 'zext' 'zext_ln70_2' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2103 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_81)   --->   "%or_ln82_33 = or i1 %icmp_ln82_30, i1 %icmp_ln82_29" [firmware/model_test.cpp:82]   --->   Operation 2103 'or' 'or_ln82_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2104 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_72)   --->   "%select_ln82_67 = select i1 %icmp_ln82_31, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 2104 'select' 'select_ln82_67' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2105 [1/1] (0.12ns)   --->   "%or_ln82_34 = or i1 %icmp_ln82_31, i1 %icmp_ln82_30" [firmware/model_test.cpp:82]   --->   Operation 2105 'or' 'or_ln82_34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2106 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_72)   --->   "%select_ln82_68 = select i1 %or_ln82_34, i4 %select_ln82_67, i4 %select_ln82_64" [firmware/model_test.cpp:82]   --->   Operation 2106 'select' 'select_ln82_68' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2107 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_81)   --->   "%or_ln82_35 = or i1 %icmp_ln82_32, i1 %icmp_ln82_31" [firmware/model_test.cpp:82]   --->   Operation 2107 'or' 'or_ln82_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2108 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_72)   --->   "%select_ln82_71 = select i1 %icmp_ln82_33, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 2108 'select' 'select_ln82_71' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2109 [1/1] (0.12ns)   --->   "%or_ln82_36 = or i1 %icmp_ln82_33, i1 %icmp_ln82_32" [firmware/model_test.cpp:82]   --->   Operation 2109 'or' 'or_ln82_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2110 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_72 = select i1 %or_ln82_36, i4 %select_ln82_71, i4 %select_ln82_68" [firmware/model_test.cpp:82]   --->   Operation 2110 'select' 'select_ln82_72' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2111 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_148)   --->   "%or_ln82_37 = or i1 %icmp_ln82_34, i1 %icmp_ln82_33" [firmware/model_test.cpp:82]   --->   Operation 2111 'or' 'or_ln82_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2112 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_34)   --->   "%xor_ln82_34 = xor i1 %icmp_ln82_34, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2112 'xor' 'xor_ln82_34' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2113 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_34 = and i1 %icmp_ln59_35, i1 %xor_ln82_34" [firmware/model_test.cpp:82]   --->   Operation 2113 'and' 'and_ln82_34' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2114 [1/1] (0.27ns)   --->   "%check_bit_35 = select i1 %icmp_ln82_34, i2 2, i2 %check_bit_34" [firmware/model_test.cpp:82]   --->   Operation 2114 'select' 'check_bit_35' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2115 [1/1] (0.00ns)   --->   "%zext_ln82_35 = zext i1 %icmp_ln59_36" [firmware/model_test.cpp:82]   --->   Operation 2115 'zext' 'zext_ln82_35' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2116 [1/1] (0.43ns)   --->   "%icmp_ln82_35 = icmp_eq  i2 %zext_ln82_35, i2 %check_bit_35" [firmware/model_test.cpp:82]   --->   Operation 2116 'icmp' 'icmp_ln82_35' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2117 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_80)   --->   "%select_ln82_75 = select i1 %icmp_ln82_35, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 2117 'select' 'select_ln82_75' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2118 [1/1] (0.12ns)   --->   "%or_ln82_38 = or i1 %icmp_ln82_35, i1 %icmp_ln82_34" [firmware/model_test.cpp:82]   --->   Operation 2118 'or' 'or_ln82_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2119 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_80)   --->   "%select_ln82_76 = select i1 %or_ln82_38, i4 %select_ln82_75, i4 %select_ln82_72" [firmware/model_test.cpp:82]   --->   Operation 2119 'select' 'select_ln82_76' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2120 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_35)   --->   "%xor_ln82_35 = xor i1 %icmp_ln82_35, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2120 'xor' 'xor_ln82_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2121 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_35 = and i1 %icmp_ln59_36, i1 %xor_ln82_35" [firmware/model_test.cpp:82]   --->   Operation 2121 'and' 'and_ln82_35' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2122 [1/1] (0.27ns)   --->   "%check_bit_36 = select i1 %icmp_ln82_35, i2 2, i2 %check_bit_35" [firmware/model_test.cpp:82]   --->   Operation 2122 'select' 'check_bit_36' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2123 [1/1] (0.00ns)   --->   "%zext_ln82_36 = zext i1 %icmp_ln59_37" [firmware/model_test.cpp:82]   --->   Operation 2123 'zext' 'zext_ln82_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2124 [1/1] (0.43ns)   --->   "%icmp_ln82_36 = icmp_eq  i2 %zext_ln82_36, i2 %check_bit_36" [firmware/model_test.cpp:82]   --->   Operation 2124 'icmp' 'icmp_ln82_36' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2125 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_148)   --->   "%or_ln82_39 = or i1 %icmp_ln82_36, i1 %icmp_ln82_35" [firmware/model_test.cpp:82]   --->   Operation 2125 'or' 'or_ln82_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2126 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_36)   --->   "%xor_ln82_36 = xor i1 %icmp_ln82_36, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2126 'xor' 'xor_ln82_36' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2127 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_36 = and i1 %icmp_ln59_37, i1 %xor_ln82_36" [firmware/model_test.cpp:82]   --->   Operation 2127 'and' 'and_ln82_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2128 [1/1] (0.27ns)   --->   "%check_bit_37 = select i1 %icmp_ln82_36, i2 2, i2 %check_bit_36" [firmware/model_test.cpp:82]   --->   Operation 2128 'select' 'check_bit_37' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2129 [1/1] (0.00ns)   --->   "%zext_ln82_37 = zext i1 %icmp_ln59_38" [firmware/model_test.cpp:82]   --->   Operation 2129 'zext' 'zext_ln82_37' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2130 [1/1] (0.43ns)   --->   "%icmp_ln82_37 = icmp_eq  i2 %zext_ln82_37, i2 %check_bit_37" [firmware/model_test.cpp:82]   --->   Operation 2130 'icmp' 'icmp_ln82_37' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2131 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_80)   --->   "%select_ln82_79 = select i1 %icmp_ln82_37, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 2131 'select' 'select_ln82_79' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2132 [1/1] (0.12ns)   --->   "%or_ln82_40 = or i1 %icmp_ln82_37, i1 %icmp_ln82_36" [firmware/model_test.cpp:82]   --->   Operation 2132 'or' 'or_ln82_40' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2133 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_80 = select i1 %or_ln82_40, i4 %select_ln82_79, i4 %select_ln82_76" [firmware/model_test.cpp:82]   --->   Operation 2133 'select' 'select_ln82_80' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2134 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_37)   --->   "%xor_ln82_37 = xor i1 %icmp_ln82_37, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2134 'xor' 'xor_ln82_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2135 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_37 = and i1 %icmp_ln59_38, i1 %xor_ln82_37" [firmware/model_test.cpp:82]   --->   Operation 2135 'and' 'and_ln82_37' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2136 [1/1] (0.27ns)   --->   "%check_bit_38 = select i1 %icmp_ln82_37, i2 2, i2 %check_bit_37" [firmware/model_test.cpp:82]   --->   Operation 2136 'select' 'check_bit_38' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2137 [1/1] (0.00ns)   --->   "%zext_ln82_38 = zext i1 %icmp_ln59_39" [firmware/model_test.cpp:82]   --->   Operation 2137 'zext' 'zext_ln82_38' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2138 [1/1] (0.43ns)   --->   "%icmp_ln82_38 = icmp_eq  i2 %zext_ln82_38, i2 %check_bit_38" [firmware/model_test.cpp:82]   --->   Operation 2138 'icmp' 'icmp_ln82_38' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2139 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_38)   --->   "%xor_ln82_38 = xor i1 %icmp_ln82_38, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2139 'xor' 'xor_ln82_38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2140 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_38 = and i1 %icmp_ln59_39, i1 %xor_ln82_38" [firmware/model_test.cpp:82]   --->   Operation 2140 'and' 'and_ln82_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2141 [1/1] (0.27ns)   --->   "%check_bit_39 = select i1 %icmp_ln82_38, i2 2, i2 %check_bit_38" [firmware/model_test.cpp:82]   --->   Operation 2141 'select' 'check_bit_39' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2142 [1/1] (0.00ns)   --->   "%zext_ln82_39 = zext i1 %icmp_ln59_40" [firmware/model_test.cpp:82]   --->   Operation 2142 'zext' 'zext_ln82_39' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2143 [1/1] (0.43ns)   --->   "%icmp_ln82_39 = icmp_eq  i2 %zext_ln82_39, i2 %check_bit_39" [firmware/model_test.cpp:82]   --->   Operation 2143 'icmp' 'icmp_ln82_39' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2144 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_39)   --->   "%xor_ln82_39 = xor i1 %icmp_ln82_39, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2144 'xor' 'xor_ln82_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2145 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_39 = and i1 %icmp_ln59_40, i1 %xor_ln82_39" [firmware/model_test.cpp:82]   --->   Operation 2145 'and' 'and_ln82_39' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2146 [1/1] (0.27ns)   --->   "%check_bit_40 = select i1 %icmp_ln82_39, i2 2, i2 %check_bit_39" [firmware/model_test.cpp:82]   --->   Operation 2146 'select' 'check_bit_40' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2147 [1/1] (0.00ns)   --->   "%zext_ln82_40 = zext i1 %icmp_ln59_41" [firmware/model_test.cpp:82]   --->   Operation 2147 'zext' 'zext_ln82_40' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2148 [1/1] (0.43ns)   --->   "%icmp_ln82_40 = icmp_eq  i2 %zext_ln82_40, i2 %check_bit_40" [firmware/model_test.cpp:82]   --->   Operation 2148 'icmp' 'icmp_ln82_40' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2149 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_148)   --->   "%or_ln82_80 = or i1 %or_ln82_39, i1 %or_ln82_37" [firmware/model_test.cpp:82]   --->   Operation 2149 'or' 'or_ln82_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2150 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_81 = or i1 %or_ln82_35, i1 %or_ln82_33" [firmware/model_test.cpp:82]   --->   Operation 2150 'or' 'or_ln82_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2151 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_148)   --->   "%or_ln82_87 = or i1 %or_ln82_80, i1 %or_ln82_81" [firmware/model_test.cpp:82]   --->   Operation 2151 'or' 'or_ln82_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2152 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_148 = select i1 %or_ln82_87, i3 4, i3 %zext_ln70_2" [firmware/model_test.cpp:82]   --->   Operation 2152 'select' 'select_ln82_148' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2153 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_69)   --->   "%select_ln91_35 = select i1 %icmp_ln82_35, i12 %tmp_35, i12 %tmp_34" [firmware/model_test.cpp:91]   --->   Operation 2153 'select' 'select_ln91_35' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2154 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_36 = select i1 %icmp_ln82_33, i12 %tmp_33, i12 %tmp_32" [firmware/model_test.cpp:91]   --->   Operation 2154 'select' 'select_ln91_36' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2155 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_70)   --->   "%select_ln91_37 = select i1 %icmp_ln82_31, i12 %tmp_31, i12 %tmp_30" [firmware/model_test.cpp:91]   --->   Operation 2155 'select' 'select_ln91_37' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2156 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_38 = select i1 %icmp_ln82_29, i12 %tmp_29, i12 %tmp_28" [firmware/model_test.cpp:91]   --->   Operation 2156 'select' 'select_ln91_38' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2157 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_71)   --->   "%select_ln91_39 = select i1 %icmp_ln82_27, i12 %tmp_27, i12 %tmp_26" [firmware/model_test.cpp:91]   --->   Operation 2157 'select' 'select_ln91_39' <Predicate = (or_ln82_22 & or_ln91_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2158 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_40 = select i1 %icmp_ln82_25, i12 %tmp_25, i12 %tmp_24" [firmware/model_test.cpp:91]   --->   Operation 2158 'select' 'select_ln91_40' <Predicate = (!or_ln82_22 & or_ln91_17)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2159 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_72)   --->   "%select_ln91_41 = select i1 %icmp_ln82_23, i12 %tmp_23, i12 %tmp_22" [firmware/model_test.cpp:91]   --->   Operation 2159 'select' 'select_ln91_41' <Predicate = (or_ln82_18 & !or_ln91_17)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2160 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_42 = select i1 %icmp_ln82_21, i12 %tmp_21, i12 %tmp_20" [firmware/model_test.cpp:91]   --->   Operation 2160 'select' 'select_ln91_42' <Predicate = (!or_ln82_18 & !or_ln91_17)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2161 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_77)   --->   "%select_ln91_51 = select i1 %icmp_ln82_3, i12 %tmp_3, i12 %tmp_2" [firmware/model_test.cpp:91]   --->   Operation 2161 'select' 'select_ln91_51' <Predicate = (or_ln82_1)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2162 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_52 = select i1 %icmp_ln82_1, i12 %tmp_1, i12 %tmp_s" [firmware/model_test.cpp:91]   --->   Operation 2162 'select' 'select_ln91_52' <Predicate = (!or_ln82_1)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2163 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_69 = select i1 %or_ln82_38, i12 %select_ln91_35, i12 %select_ln91_36" [firmware/model_test.cpp:91]   --->   Operation 2163 'select' 'select_ln91_69' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2164 [1/1] (0.12ns)   --->   "%or_ln91_15 = or i1 %or_ln82_38, i1 %or_ln82_36" [firmware/model_test.cpp:91]   --->   Operation 2164 'or' 'or_ln91_15' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2165 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_70 = select i1 %or_ln82_34, i12 %select_ln91_37, i12 %select_ln91_38" [firmware/model_test.cpp:91]   --->   Operation 2165 'select' 'select_ln91_70' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2166 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_32)   --->   "%or_ln91_16 = or i1 %or_ln82_34, i1 %or_ln82_32" [firmware/model_test.cpp:91]   --->   Operation 2166 'or' 'or_ln91_16' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2167 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_71 = select i1 %or_ln82_22, i12 %select_ln91_39, i12 %select_ln91_40" [firmware/model_test.cpp:91]   --->   Operation 2167 'select' 'select_ln91_71' <Predicate = (or_ln91_17)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2168 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_72 = select i1 %or_ln82_18, i12 %select_ln91_41, i12 %select_ln91_42" [firmware/model_test.cpp:91]   --->   Operation 2168 'select' 'select_ln91_72' <Predicate = (!or_ln91_17)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2169 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_40)   --->   "%or_ln91_18 = or i1 %or_ln82_18, i1 %or_ln82_16" [firmware/model_test.cpp:91]   --->   Operation 2169 'or' 'or_ln91_18' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2170 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_44)   --->   "%or_ln91_22 = or i1 %or_ln82_3, i1 %or_ln82_2" [firmware/model_test.cpp:91]   --->   Operation 2170 'or' 'or_ln91_22' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2171 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_77 = select i1 %or_ln82_1, i12 %select_ln91_51, i12 %select_ln91_52" [firmware/model_test.cpp:91]   --->   Operation 2171 'select' 'select_ln91_77' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2172 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_101)   --->   "%or_ln91_23 = or i1 %or_ln82_1, i1 %or_ln82" [firmware/model_test.cpp:91]   --->   Operation 2172 'or' 'or_ln91_23' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2173 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_95)   --->   "%select_ln91_86 = select i1 %or_ln91_15, i12 %select_ln91_69, i12 %select_ln91_70" [firmware/model_test.cpp:91]   --->   Operation 2173 'select' 'select_ln91_86' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2174 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_32 = or i1 %or_ln91_15, i1 %or_ln91_16" [firmware/model_test.cpp:91]   --->   Operation 2174 'or' 'or_ln91_32' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2175 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_87 = select i1 %or_ln91_17, i12 %select_ln91_71, i12 %select_ln91_72" [firmware/model_test.cpp:91]   --->   Operation 2175 'select' 'select_ln91_87' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2176 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_40)   --->   "%or_ln91_33 = or i1 %or_ln91_17, i1 %or_ln91_18" [firmware/model_test.cpp:91]   --->   Operation 2176 'or' 'or_ln91_33' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2177 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_44)   --->   "%or_ln91_35 = or i1 %or_ln91_21, i1 %or_ln91_22" [firmware/model_test.cpp:91]   --->   Operation 2177 'or' 'or_ln91_35' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2178 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_101)   --->   "%select_ln91_90 = select i1 %or_ln91_23, i12 %select_ln91_77, i12 %trunc_ln59" [firmware/model_test.cpp:91]   --->   Operation 2178 'select' 'select_ln91_90' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2179 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_95 = select i1 %or_ln91_32, i12 %select_ln91_86, i12 %select_ln91_87" [firmware/model_test.cpp:91]   --->   Operation 2179 'select' 'select_ln91_95' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2180 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_40 = or i1 %or_ln91_32, i1 %or_ln91_33" [firmware/model_test.cpp:91]   --->   Operation 2180 'or' 'or_ln91_40' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2181 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_44)   --->   "%or_ln91_41 = or i1 %or_ln91_34, i1 %or_ln91_35" [firmware/model_test.cpp:91]   --->   Operation 2181 'or' 'or_ln91_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2182 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_99 = select i1 %or_ln91_40, i12 %select_ln91_95, i12 %select_ln91_96" [firmware/model_test.cpp:91]   --->   Operation 2182 'select' 'select_ln91_99' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2183 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_44 = or i1 %or_ln91_40, i1 %or_ln91_41" [firmware/model_test.cpp:91]   --->   Operation 2183 'or' 'or_ln91_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2184 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_101 = select i1 %or_ln91_44, i12 %select_ln91_99, i12 %select_ln91_90" [firmware/model_test.cpp:91]   --->   Operation 2184 'select' 'select_ln91_101' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2185 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_363)   --->   "%zext_ln70_5 = zext i2 %select_ln82_276" [firmware/model_test.cpp:70]   --->   Operation 2185 'zext' 'zext_ln70_5' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2186 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_192)   --->   "%or_ln82_144 = or i1 %icmp_ln82_128, i1 %icmp_ln82_127" [firmware/model_test.cpp:82]   --->   Operation 2186 'or' 'or_ln82_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2187 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_287)   --->   "%select_ln82_282 = select i1 %icmp_ln82_129, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 2187 'select' 'select_ln82_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2188 [1/1] (0.12ns)   --->   "%or_ln82_145 = or i1 %icmp_ln82_129, i1 %icmp_ln82_128" [firmware/model_test.cpp:82]   --->   Operation 2188 'or' 'or_ln82_145' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2189 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_287)   --->   "%select_ln82_283 = select i1 %or_ln82_145, i4 %select_ln82_282, i4 %select_ln82_279" [firmware/model_test.cpp:82]   --->   Operation 2189 'select' 'select_ln82_283' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2190 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_192)   --->   "%or_ln82_146 = or i1 %icmp_ln82_130, i1 %icmp_ln82_129" [firmware/model_test.cpp:82]   --->   Operation 2190 'or' 'or_ln82_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2191 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_287)   --->   "%select_ln82_286 = select i1 %icmp_ln82_131, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 2191 'select' 'select_ln82_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2192 [1/1] (0.12ns)   --->   "%or_ln82_147 = or i1 %icmp_ln82_131, i1 %icmp_ln82_130" [firmware/model_test.cpp:82]   --->   Operation 2192 'or' 'or_ln82_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2193 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_287 = select i1 %or_ln82_147, i4 %select_ln82_286, i4 %select_ln82_283" [firmware/model_test.cpp:82]   --->   Operation 2193 'select' 'select_ln82_287' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2194 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_131)   --->   "%xor_ln82_131 = xor i1 %icmp_ln82_131, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2194 'xor' 'xor_ln82_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2195 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_131 = and i1 %and_ln82_33, i1 %xor_ln82_131" [firmware/model_test.cpp:82]   --->   Operation 2195 'and' 'and_ln82_131' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2196 [1/1] (0.27ns)   --->   "%check_bit_132 = select i1 %icmp_ln82_131, i2 2, i2 %check_bit_131" [firmware/model_test.cpp:82]   --->   Operation 2196 'select' 'check_bit_132' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2197 [1/1] (0.00ns)   --->   "%zext_ln82_132 = zext i1 %and_ln82_34" [firmware/model_test.cpp:82]   --->   Operation 2197 'zext' 'zext_ln82_132' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2198 [1/1] (0.43ns)   --->   "%icmp_ln82_132 = icmp_eq  i2 %zext_ln82_132, i2 %check_bit_132" [firmware/model_test.cpp:82]   --->   Operation 2198 'icmp' 'icmp_ln82_132' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2199 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_363)   --->   "%or_ln82_148 = or i1 %icmp_ln82_132, i1 %icmp_ln82_131" [firmware/model_test.cpp:82]   --->   Operation 2199 'or' 'or_ln82_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2200 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_132)   --->   "%xor_ln82_132 = xor i1 %icmp_ln82_132, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2200 'xor' 'xor_ln82_132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2201 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_132 = and i1 %and_ln82_34, i1 %xor_ln82_132" [firmware/model_test.cpp:82]   --->   Operation 2201 'and' 'and_ln82_132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2202 [1/1] (0.27ns)   --->   "%check_bit_133 = select i1 %icmp_ln82_132, i2 2, i2 %check_bit_132" [firmware/model_test.cpp:82]   --->   Operation 2202 'select' 'check_bit_133' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2203 [1/1] (0.00ns)   --->   "%zext_ln82_133 = zext i1 %and_ln82_35" [firmware/model_test.cpp:82]   --->   Operation 2203 'zext' 'zext_ln82_133' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2204 [1/1] (0.43ns)   --->   "%icmp_ln82_133 = icmp_eq  i2 %zext_ln82_133, i2 %check_bit_133" [firmware/model_test.cpp:82]   --->   Operation 2204 'icmp' 'icmp_ln82_133' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2205 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_295)   --->   "%select_ln82_290 = select i1 %icmp_ln82_133, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 2205 'select' 'select_ln82_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2206 [1/1] (0.12ns)   --->   "%or_ln82_149 = or i1 %icmp_ln82_133, i1 %icmp_ln82_132" [firmware/model_test.cpp:82]   --->   Operation 2206 'or' 'or_ln82_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2207 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_295)   --->   "%select_ln82_291 = select i1 %or_ln82_149, i4 %select_ln82_290, i4 %select_ln82_287" [firmware/model_test.cpp:82]   --->   Operation 2207 'select' 'select_ln82_291' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2208 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_133)   --->   "%xor_ln82_133 = xor i1 %icmp_ln82_133, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2208 'xor' 'xor_ln82_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2209 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_133 = and i1 %and_ln82_35, i1 %xor_ln82_133" [firmware/model_test.cpp:82]   --->   Operation 2209 'and' 'and_ln82_133' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2210 [1/1] (0.27ns)   --->   "%check_bit_134 = select i1 %icmp_ln82_133, i2 2, i2 %check_bit_133" [firmware/model_test.cpp:82]   --->   Operation 2210 'select' 'check_bit_134' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2211 [1/1] (0.00ns)   --->   "%zext_ln82_134 = zext i1 %and_ln82_36" [firmware/model_test.cpp:82]   --->   Operation 2211 'zext' 'zext_ln82_134' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2212 [1/1] (0.43ns)   --->   "%icmp_ln82_134 = icmp_eq  i2 %zext_ln82_134, i2 %check_bit_134" [firmware/model_test.cpp:82]   --->   Operation 2212 'icmp' 'icmp_ln82_134' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2213 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_363)   --->   "%or_ln82_150 = or i1 %icmp_ln82_134, i1 %icmp_ln82_133" [firmware/model_test.cpp:82]   --->   Operation 2213 'or' 'or_ln82_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2214 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_134)   --->   "%xor_ln82_134 = xor i1 %icmp_ln82_134, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2214 'xor' 'xor_ln82_134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2215 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_134 = and i1 %and_ln82_36, i1 %xor_ln82_134" [firmware/model_test.cpp:82]   --->   Operation 2215 'and' 'and_ln82_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2216 [1/1] (0.27ns)   --->   "%check_bit_135 = select i1 %icmp_ln82_134, i2 2, i2 %check_bit_134" [firmware/model_test.cpp:82]   --->   Operation 2216 'select' 'check_bit_135' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2217 [1/1] (0.00ns)   --->   "%zext_ln82_135 = zext i1 %and_ln82_37" [firmware/model_test.cpp:82]   --->   Operation 2217 'zext' 'zext_ln82_135' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2218 [1/1] (0.43ns)   --->   "%icmp_ln82_135 = icmp_eq  i2 %zext_ln82_135, i2 %check_bit_135" [firmware/model_test.cpp:82]   --->   Operation 2218 'icmp' 'icmp_ln82_135' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2219 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_295)   --->   "%select_ln82_294 = select i1 %icmp_ln82_135, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 2219 'select' 'select_ln82_294' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2220 [1/1] (0.12ns)   --->   "%or_ln82_151 = or i1 %icmp_ln82_135, i1 %icmp_ln82_134" [firmware/model_test.cpp:82]   --->   Operation 2220 'or' 'or_ln82_151' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2221 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_295 = select i1 %or_ln82_151, i4 %select_ln82_294, i4 %select_ln82_291" [firmware/model_test.cpp:82]   --->   Operation 2221 'select' 'select_ln82_295' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2222 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_135)   --->   "%xor_ln82_135 = xor i1 %icmp_ln82_135, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2222 'xor' 'xor_ln82_135' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2223 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_135 = and i1 %and_ln82_37, i1 %xor_ln82_135" [firmware/model_test.cpp:82]   --->   Operation 2223 'and' 'and_ln82_135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2224 [1/1] (0.27ns)   --->   "%check_bit_136 = select i1 %icmp_ln82_135, i2 2, i2 %check_bit_135" [firmware/model_test.cpp:82]   --->   Operation 2224 'select' 'check_bit_136' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2225 [1/1] (0.00ns)   --->   "%zext_ln82_136 = zext i1 %and_ln82_38" [firmware/model_test.cpp:82]   --->   Operation 2225 'zext' 'zext_ln82_136' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2226 [1/1] (0.43ns)   --->   "%icmp_ln82_136 = icmp_eq  i2 %zext_ln82_136, i2 %check_bit_136" [firmware/model_test.cpp:82]   --->   Operation 2226 'icmp' 'icmp_ln82_136' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2227 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_136)   --->   "%xor_ln82_136 = xor i1 %icmp_ln82_136, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2227 'xor' 'xor_ln82_136' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2228 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_136 = and i1 %and_ln82_38, i1 %xor_ln82_136" [firmware/model_test.cpp:82]   --->   Operation 2228 'and' 'and_ln82_136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2229 [1/1] (0.27ns)   --->   "%check_bit_137 = select i1 %icmp_ln82_136, i2 2, i2 %check_bit_136" [firmware/model_test.cpp:82]   --->   Operation 2229 'select' 'check_bit_137' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2230 [1/1] (0.00ns)   --->   "%zext_ln82_137 = zext i1 %and_ln82_39" [firmware/model_test.cpp:82]   --->   Operation 2230 'zext' 'zext_ln82_137' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2231 [1/1] (0.43ns)   --->   "%icmp_ln82_137 = icmp_eq  i2 %zext_ln82_137, i2 %check_bit_137" [firmware/model_test.cpp:82]   --->   Operation 2231 'icmp' 'icmp_ln82_137' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2232 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_363)   --->   "%or_ln82_191 = or i1 %or_ln82_150, i1 %or_ln82_148" [firmware/model_test.cpp:82]   --->   Operation 2232 'or' 'or_ln82_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2233 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_192 = or i1 %or_ln82_146, i1 %or_ln82_144" [firmware/model_test.cpp:82]   --->   Operation 2233 'or' 'or_ln82_192' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2234 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_363)   --->   "%or_ln82_198 = or i1 %or_ln82_191, i1 %or_ln82_192" [firmware/model_test.cpp:82]   --->   Operation 2234 'or' 'or_ln82_198' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2235 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_363 = select i1 %or_ln82_198, i3 4, i3 %zext_ln70_5" [firmware/model_test.cpp:82]   --->   Operation 2235 'select' 'select_ln82_363' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2236 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_172)   --->   "%select_ln91_138 = select i1 %icmp_ln82_133, i12 %tmp_35, i12 %tmp_34" [firmware/model_test.cpp:91]   --->   Operation 2236 'select' 'select_ln91_138' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2237 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_139 = select i1 %icmp_ln82_131, i12 %tmp_33, i12 %tmp_32" [firmware/model_test.cpp:91]   --->   Operation 2237 'select' 'select_ln91_139' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2238 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_173)   --->   "%select_ln91_140 = select i1 %icmp_ln82_129, i12 %tmp_31, i12 %tmp_30" [firmware/model_test.cpp:91]   --->   Operation 2238 'select' 'select_ln91_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2239 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_141 = select i1 %icmp_ln82_127, i12 %tmp_29, i12 %tmp_28" [firmware/model_test.cpp:91]   --->   Operation 2239 'select' 'select_ln91_141' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2240 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_174)   --->   "%select_ln91_142 = select i1 %icmp_ln82_125, i12 %tmp_27, i12 %tmp_26" [firmware/model_test.cpp:91]   --->   Operation 2240 'select' 'select_ln91_142' <Predicate = (or_ln82_133 & or_ln91_63)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2241 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_143 = select i1 %icmp_ln82_123, i12 %tmp_25, i12 %tmp_24" [firmware/model_test.cpp:91]   --->   Operation 2241 'select' 'select_ln91_143' <Predicate = (!or_ln82_133 & or_ln91_63)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2242 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_175)   --->   "%select_ln91_144 = select i1 %icmp_ln82_121, i12 %tmp_23, i12 %tmp_22" [firmware/model_test.cpp:91]   --->   Operation 2242 'select' 'select_ln91_144' <Predicate = (or_ln82_129 & !or_ln91_63)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2243 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_145 = select i1 %icmp_ln82_119, i12 %tmp_21, i12 %tmp_20" [firmware/model_test.cpp:91]   --->   Operation 2243 'select' 'select_ln91_145' <Predicate = (!or_ln82_129 & !or_ln91_63)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2244 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_180)   --->   "%select_ln91_154 = select i1 %icmp_ln82_101, i12 %tmp_3, i12 %tmp_2" [firmware/model_test.cpp:91]   --->   Operation 2244 'select' 'select_ln91_154' <Predicate = (or_ln82_112)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2245 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_155 = select i1 %icmp_ln82_99, i12 %tmp_1, i12 %tmp_s" [firmware/model_test.cpp:91]   --->   Operation 2245 'select' 'select_ln91_155' <Predicate = (!or_ln82_112)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2246 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_172 = select i1 %or_ln82_149, i12 %select_ln91_138, i12 %select_ln91_139" [firmware/model_test.cpp:91]   --->   Operation 2246 'select' 'select_ln91_172' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2247 [1/1] (0.12ns)   --->   "%or_ln91_61 = or i1 %or_ln82_149, i1 %or_ln82_147" [firmware/model_test.cpp:91]   --->   Operation 2247 'or' 'or_ln91_61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2248 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_173 = select i1 %or_ln82_145, i12 %select_ln91_140, i12 %select_ln91_141" [firmware/model_test.cpp:91]   --->   Operation 2248 'select' 'select_ln91_173' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2249 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_77)   --->   "%or_ln91_62 = or i1 %or_ln82_145, i1 %or_ln82_143" [firmware/model_test.cpp:91]   --->   Operation 2249 'or' 'or_ln91_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2250 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_174 = select i1 %or_ln82_133, i12 %select_ln91_142, i12 %select_ln91_143" [firmware/model_test.cpp:91]   --->   Operation 2250 'select' 'select_ln91_174' <Predicate = (or_ln91_63)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2251 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_175 = select i1 %or_ln82_129, i12 %select_ln91_144, i12 %select_ln91_145" [firmware/model_test.cpp:91]   --->   Operation 2251 'select' 'select_ln91_175' <Predicate = (!or_ln91_63)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2252 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_85)   --->   "%or_ln91_64 = or i1 %or_ln82_129, i1 %or_ln82_127" [firmware/model_test.cpp:91]   --->   Operation 2252 'or' 'or_ln91_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2253 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_89)   --->   "%or_ln91_68 = or i1 %or_ln82_114, i1 %or_ln82_113" [firmware/model_test.cpp:91]   --->   Operation 2253 'or' 'or_ln91_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2254 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_180 = select i1 %or_ln82_112, i12 %select_ln91_154, i12 %select_ln91_155" [firmware/model_test.cpp:91]   --->   Operation 2254 'select' 'select_ln91_180' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2255 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_197)   --->   "%select_ln91_189 = select i1 %or_ln91_61, i12 %select_ln91_172, i12 %select_ln91_173" [firmware/model_test.cpp:91]   --->   Operation 2255 'select' 'select_ln91_189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2256 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_77 = or i1 %or_ln91_61, i1 %or_ln91_62" [firmware/model_test.cpp:91]   --->   Operation 2256 'or' 'or_ln91_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2257 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_190 = select i1 %or_ln91_63, i12 %select_ln91_174, i12 %select_ln91_175" [firmware/model_test.cpp:91]   --->   Operation 2257 'select' 'select_ln91_190' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2258 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_85)   --->   "%or_ln91_78 = or i1 %or_ln91_63, i1 %or_ln91_64" [firmware/model_test.cpp:91]   --->   Operation 2258 'or' 'or_ln91_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2259 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_89)   --->   "%or_ln91_80 = or i1 %or_ln91_67, i1 %or_ln91_68" [firmware/model_test.cpp:91]   --->   Operation 2259 'or' 'or_ln91_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2260 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_197 = select i1 %or_ln91_77, i12 %select_ln91_189, i12 %select_ln91_190" [firmware/model_test.cpp:91]   --->   Operation 2260 'select' 'select_ln91_197' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2261 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_85 = or i1 %or_ln91_77, i1 %or_ln91_78" [firmware/model_test.cpp:91]   --->   Operation 2261 'or' 'or_ln91_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2262 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_89)   --->   "%or_ln91_86 = or i1 %or_ln91_79, i1 %or_ln91_80" [firmware/model_test.cpp:91]   --->   Operation 2262 'or' 'or_ln91_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2263 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_201 = select i1 %or_ln91_85, i12 %select_ln91_197, i12 %select_ln91_198" [firmware/model_test.cpp:91]   --->   Operation 2263 'select' 'select_ln91_201' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2264 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_89 = or i1 %or_ln91_85, i1 %or_ln91_86" [firmware/model_test.cpp:91]   --->   Operation 2264 'or' 'or_ln91_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2265 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_203 = select i1 %or_ln91_89, i12 %select_ln91_201, i12 %select_ln91_180" [firmware/model_test.cpp:91]   --->   Operation 2265 'select' 'select_ln91_203' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2266 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_577)   --->   "%zext_ln70_8 = zext i2 %select_ln82_490" [firmware/model_test.cpp:70]   --->   Operation 2266 'zext' 'zext_ln70_8' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2267 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_497)   --->   "%select_ln82_492 = select i1 %icmp_ln82_224, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 2267 'select' 'select_ln82_492' <Predicate = (or_ln82_254)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2268 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_497)   --->   "%select_ln82_493 = select i1 %or_ln82_254, i4 %select_ln82_492, i4 %select_ln82_484" [firmware/model_test.cpp:82]   --->   Operation 2268 'select' 'select_ln82_493' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2269 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_303)   --->   "%or_ln82_255 = or i1 %icmp_ln82_225, i1 %icmp_ln82_224" [firmware/model_test.cpp:82]   --->   Operation 2269 'or' 'or_ln82_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2270 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_497)   --->   "%select_ln82_496 = select i1 %icmp_ln82_226, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 2270 'select' 'select_ln82_496' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2271 [1/1] (0.12ns)   --->   "%or_ln82_256 = or i1 %icmp_ln82_226, i1 %icmp_ln82_225" [firmware/model_test.cpp:82]   --->   Operation 2271 'or' 'or_ln82_256' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2272 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_497 = select i1 %or_ln82_256, i4 %select_ln82_496, i4 %select_ln82_493" [firmware/model_test.cpp:82]   --->   Operation 2272 'select' 'select_ln82_497' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2273 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_303)   --->   "%or_ln82_257 = or i1 %icmp_ln82_227, i1 %icmp_ln82_226" [firmware/model_test.cpp:82]   --->   Operation 2273 'or' 'or_ln82_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2274 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_227)   --->   "%xor_ln82_227 = xor i1 %icmp_ln82_227, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2274 'xor' 'xor_ln82_227' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2275 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_227 = and i1 %and_ln82_130, i1 %xor_ln82_227" [firmware/model_test.cpp:82]   --->   Operation 2275 'and' 'and_ln82_227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2276 [1/1] (0.27ns)   --->   "%check_bit_228 = select i1 %icmp_ln82_227, i2 2, i2 %check_bit_227" [firmware/model_test.cpp:82]   --->   Operation 2276 'select' 'check_bit_228' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2277 [1/1] (0.00ns)   --->   "%zext_ln82_228 = zext i1 %and_ln82_131" [firmware/model_test.cpp:82]   --->   Operation 2277 'zext' 'zext_ln82_228' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2278 [1/1] (0.43ns)   --->   "%icmp_ln82_228 = icmp_eq  i2 %zext_ln82_228, i2 %check_bit_228" [firmware/model_test.cpp:82]   --->   Operation 2278 'icmp' 'icmp_ln82_228' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2279 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_505)   --->   "%select_ln82_500 = select i1 %icmp_ln82_228, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 2279 'select' 'select_ln82_500' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2280 [1/1] (0.12ns)   --->   "%or_ln82_258 = or i1 %icmp_ln82_228, i1 %icmp_ln82_227" [firmware/model_test.cpp:82]   --->   Operation 2280 'or' 'or_ln82_258' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2281 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_505)   --->   "%select_ln82_501 = select i1 %or_ln82_258, i4 %select_ln82_500, i4 %select_ln82_497" [firmware/model_test.cpp:82]   --->   Operation 2281 'select' 'select_ln82_501' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2282 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_228)   --->   "%xor_ln82_228 = xor i1 %icmp_ln82_228, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2282 'xor' 'xor_ln82_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2283 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_228 = and i1 %and_ln82_131, i1 %xor_ln82_228" [firmware/model_test.cpp:82]   --->   Operation 2283 'and' 'and_ln82_228' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2284 [1/1] (0.27ns)   --->   "%check_bit_229 = select i1 %icmp_ln82_228, i2 2, i2 %check_bit_228" [firmware/model_test.cpp:82]   --->   Operation 2284 'select' 'check_bit_229' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2285 [1/1] (0.00ns)   --->   "%zext_ln82_229 = zext i1 %and_ln82_132" [firmware/model_test.cpp:82]   --->   Operation 2285 'zext' 'zext_ln82_229' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2286 [1/1] (0.43ns)   --->   "%icmp_ln82_229 = icmp_eq  i2 %zext_ln82_229, i2 %check_bit_229" [firmware/model_test.cpp:82]   --->   Operation 2286 'icmp' 'icmp_ln82_229' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2287 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_577)   --->   "%or_ln82_259 = or i1 %icmp_ln82_229, i1 %icmp_ln82_228" [firmware/model_test.cpp:82]   --->   Operation 2287 'or' 'or_ln82_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2288 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_229)   --->   "%xor_ln82_229 = xor i1 %icmp_ln82_229, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2288 'xor' 'xor_ln82_229' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2289 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_229 = and i1 %and_ln82_132, i1 %xor_ln82_229" [firmware/model_test.cpp:82]   --->   Operation 2289 'and' 'and_ln82_229' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2290 [1/1] (0.27ns)   --->   "%check_bit_230 = select i1 %icmp_ln82_229, i2 2, i2 %check_bit_229" [firmware/model_test.cpp:82]   --->   Operation 2290 'select' 'check_bit_230' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2291 [1/1] (0.00ns)   --->   "%zext_ln82_230 = zext i1 %and_ln82_133" [firmware/model_test.cpp:82]   --->   Operation 2291 'zext' 'zext_ln82_230' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2292 [1/1] (0.43ns)   --->   "%icmp_ln82_230 = icmp_eq  i2 %zext_ln82_230, i2 %check_bit_230" [firmware/model_test.cpp:82]   --->   Operation 2292 'icmp' 'icmp_ln82_230' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2293 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_505)   --->   "%select_ln82_504 = select i1 %icmp_ln82_230, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 2293 'select' 'select_ln82_504' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2294 [1/1] (0.12ns)   --->   "%or_ln82_260 = or i1 %icmp_ln82_230, i1 %icmp_ln82_229" [firmware/model_test.cpp:82]   --->   Operation 2294 'or' 'or_ln82_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2295 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_505 = select i1 %or_ln82_260, i4 %select_ln82_504, i4 %select_ln82_501" [firmware/model_test.cpp:82]   --->   Operation 2295 'select' 'select_ln82_505' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2296 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_230)   --->   "%xor_ln82_230 = xor i1 %icmp_ln82_230, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2296 'xor' 'xor_ln82_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2297 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_230 = and i1 %and_ln82_133, i1 %xor_ln82_230" [firmware/model_test.cpp:82]   --->   Operation 2297 'and' 'and_ln82_230' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2298 [1/1] (0.27ns)   --->   "%check_bit_231 = select i1 %icmp_ln82_230, i2 2, i2 %check_bit_230" [firmware/model_test.cpp:82]   --->   Operation 2298 'select' 'check_bit_231' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2299 [1/1] (0.00ns)   --->   "%zext_ln82_231 = zext i1 %and_ln82_134" [firmware/model_test.cpp:82]   --->   Operation 2299 'zext' 'zext_ln82_231' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2300 [1/1] (0.43ns)   --->   "%icmp_ln82_231 = icmp_eq  i2 %zext_ln82_231, i2 %check_bit_231" [firmware/model_test.cpp:82]   --->   Operation 2300 'icmp' 'icmp_ln82_231' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2301 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_577)   --->   "%or_ln82_261 = or i1 %icmp_ln82_231, i1 %icmp_ln82_230" [firmware/model_test.cpp:82]   --->   Operation 2301 'or' 'or_ln82_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2302 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_231)   --->   "%xor_ln82_231 = xor i1 %icmp_ln82_231, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2302 'xor' 'xor_ln82_231' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2303 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_231 = and i1 %and_ln82_134, i1 %xor_ln82_231" [firmware/model_test.cpp:82]   --->   Operation 2303 'and' 'and_ln82_231' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2304 [1/1] (0.27ns)   --->   "%check_bit_232 = select i1 %icmp_ln82_231, i2 2, i2 %check_bit_231" [firmware/model_test.cpp:82]   --->   Operation 2304 'select' 'check_bit_232' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2305 [1/1] (0.00ns)   --->   "%zext_ln82_232 = zext i1 %and_ln82_135" [firmware/model_test.cpp:82]   --->   Operation 2305 'zext' 'zext_ln82_232' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2306 [1/1] (0.43ns)   --->   "%icmp_ln82_232 = icmp_eq  i2 %zext_ln82_232, i2 %check_bit_232" [firmware/model_test.cpp:82]   --->   Operation 2306 'icmp' 'icmp_ln82_232' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2307 [1/1] (0.12ns)   --->   "%or_ln82_262 = or i1 %icmp_ln82_232, i1 %icmp_ln82_231" [firmware/model_test.cpp:82]   --->   Operation 2307 'or' 'or_ln82_262' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2308 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_232)   --->   "%xor_ln82_232 = xor i1 %icmp_ln82_232, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2308 'xor' 'xor_ln82_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2309 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_232 = and i1 %and_ln82_135, i1 %xor_ln82_232" [firmware/model_test.cpp:82]   --->   Operation 2309 'and' 'and_ln82_232' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2310 [1/1] (0.27ns)   --->   "%check_bit_233 = select i1 %icmp_ln82_232, i2 2, i2 %check_bit_232" [firmware/model_test.cpp:82]   --->   Operation 2310 'select' 'check_bit_233' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2311 [1/1] (0.00ns)   --->   "%zext_ln82_233 = zext i1 %and_ln82_136" [firmware/model_test.cpp:82]   --->   Operation 2311 'zext' 'zext_ln82_233' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2312 [1/1] (0.43ns)   --->   "%icmp_ln82_233 = icmp_eq  i2 %zext_ln82_233, i2 %check_bit_233" [firmware/model_test.cpp:82]   --->   Operation 2312 'icmp' 'icmp_ln82_233' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2313 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_577)   --->   "%or_ln82_302 = or i1 %or_ln82_261, i1 %or_ln82_259" [firmware/model_test.cpp:82]   --->   Operation 2313 'or' 'or_ln82_302' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2314 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_303 = or i1 %or_ln82_257, i1 %or_ln82_255" [firmware/model_test.cpp:82]   --->   Operation 2314 'or' 'or_ln82_303' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2315 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_577)   --->   "%or_ln82_309 = or i1 %or_ln82_302, i1 %or_ln82_303" [firmware/model_test.cpp:82]   --->   Operation 2315 'or' 'or_ln82_309' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2316 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_577 = select i1 %or_ln82_309, i3 4, i3 %zext_ln70_8" [firmware/model_test.cpp:82]   --->   Operation 2316 'select' 'select_ln82_577' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2317 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_273)   --->   "%select_ln91_240 = select i1 %icmp_ln82_230, i12 %tmp_35, i12 %tmp_34" [firmware/model_test.cpp:91]   --->   Operation 2317 'select' 'select_ln91_240' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2318 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_241 = select i1 %icmp_ln82_228, i12 %tmp_33, i12 %tmp_32" [firmware/model_test.cpp:91]   --->   Operation 2318 'select' 'select_ln91_241' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2319 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_274)   --->   "%select_ln91_242 = select i1 %icmp_ln82_226, i12 %tmp_31, i12 %tmp_30" [firmware/model_test.cpp:91]   --->   Operation 2319 'select' 'select_ln91_242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2320 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_243 = select i1 %icmp_ln82_224, i12 %tmp_29, i12 %tmp_28" [firmware/model_test.cpp:91]   --->   Operation 2320 'select' 'select_ln91_243' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2321 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_275)   --->   "%select_ln91_244 = select i1 %icmp_ln82_222, i12 %tmp_27, i12 %tmp_26" [firmware/model_test.cpp:91]   --->   Operation 2321 'select' 'select_ln91_244' <Predicate = (or_ln82_244 & or_ln91_108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2322 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_245 = select i1 %icmp_ln82_220, i12 %tmp_25, i12 %tmp_24" [firmware/model_test.cpp:91]   --->   Operation 2322 'select' 'select_ln91_245' <Predicate = (!or_ln82_244 & or_ln91_108)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2323 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_276)   --->   "%select_ln91_246 = select i1 %icmp_ln82_218, i12 %tmp_23, i12 %tmp_22" [firmware/model_test.cpp:91]   --->   Operation 2323 'select' 'select_ln91_246' <Predicate = (or_ln82_240 & !or_ln91_108)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2324 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_247 = select i1 %icmp_ln82_216, i12 %tmp_21, i12 %tmp_20" [firmware/model_test.cpp:91]   --->   Operation 2324 'select' 'select_ln91_247' <Predicate = (!or_ln82_240 & !or_ln91_108)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2325 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_281)   --->   "%select_ln91_256 = select i1 %icmp_ln82_198, i12 %tmp_3, i12 %tmp_2" [firmware/model_test.cpp:91]   --->   Operation 2325 'select' 'select_ln91_256' <Predicate = (or_ln82_223)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2326 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_273 = select i1 %or_ln82_260, i12 %select_ln91_240, i12 %select_ln91_241" [firmware/model_test.cpp:91]   --->   Operation 2326 'select' 'select_ln91_273' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2327 [1/1] (0.12ns)   --->   "%or_ln91_106 = or i1 %or_ln82_260, i1 %or_ln82_258" [firmware/model_test.cpp:91]   --->   Operation 2327 'or' 'or_ln91_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2328 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_274 = select i1 %or_ln82_256, i12 %select_ln91_242, i12 %select_ln91_243" [firmware/model_test.cpp:91]   --->   Operation 2328 'select' 'select_ln91_274' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2329 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_122)   --->   "%or_ln91_107 = or i1 %or_ln82_256, i1 %or_ln82_254" [firmware/model_test.cpp:91]   --->   Operation 2329 'or' 'or_ln91_107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2330 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_275 = select i1 %or_ln82_244, i12 %select_ln91_244, i12 %select_ln91_245" [firmware/model_test.cpp:91]   --->   Operation 2330 'select' 'select_ln91_275' <Predicate = (or_ln91_108)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2331 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_276 = select i1 %or_ln82_240, i12 %select_ln91_246, i12 %select_ln91_247" [firmware/model_test.cpp:91]   --->   Operation 2331 'select' 'select_ln91_276' <Predicate = (!or_ln91_108)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2332 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_130)   --->   "%or_ln91_109 = or i1 %or_ln82_240, i1 %or_ln82_238" [firmware/model_test.cpp:91]   --->   Operation 2332 'or' 'or_ln91_109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2333 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_134)   --->   "%or_ln91_113 = or i1 %or_ln82_225, i1 %or_ln82_224" [firmware/model_test.cpp:91]   --->   Operation 2333 'or' 'or_ln91_113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2334 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_281 = select i1 %or_ln82_223, i12 %select_ln91_256, i12 %tmp_1" [firmware/model_test.cpp:91]   --->   Operation 2334 'select' 'select_ln91_281' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2335 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_298)   --->   "%select_ln91_290 = select i1 %or_ln91_106, i12 %select_ln91_273, i12 %select_ln91_274" [firmware/model_test.cpp:91]   --->   Operation 2335 'select' 'select_ln91_290' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2336 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_122 = or i1 %or_ln91_106, i1 %or_ln91_107" [firmware/model_test.cpp:91]   --->   Operation 2336 'or' 'or_ln91_122' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2337 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_291 = select i1 %or_ln91_108, i12 %select_ln91_275, i12 %select_ln91_276" [firmware/model_test.cpp:91]   --->   Operation 2337 'select' 'select_ln91_291' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2338 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_130)   --->   "%or_ln91_123 = or i1 %or_ln91_108, i1 %or_ln91_109" [firmware/model_test.cpp:91]   --->   Operation 2338 'or' 'or_ln91_123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2339 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_134)   --->   "%or_ln91_125 = or i1 %or_ln91_112, i1 %or_ln91_113" [firmware/model_test.cpp:91]   --->   Operation 2339 'or' 'or_ln91_125' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2340 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_298 = select i1 %or_ln91_122, i12 %select_ln91_290, i12 %select_ln91_291" [firmware/model_test.cpp:91]   --->   Operation 2340 'select' 'select_ln91_298' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2341 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_130 = or i1 %or_ln91_122, i1 %or_ln91_123" [firmware/model_test.cpp:91]   --->   Operation 2341 'or' 'or_ln91_130' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2342 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_134)   --->   "%or_ln91_131 = or i1 %or_ln91_124, i1 %or_ln91_125" [firmware/model_test.cpp:91]   --->   Operation 2342 'or' 'or_ln91_131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2343 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_302 = select i1 %or_ln91_130, i12 %select_ln91_298, i12 %select_ln91_299" [firmware/model_test.cpp:91]   --->   Operation 2343 'select' 'select_ln91_302' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2344 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_134 = or i1 %or_ln91_130, i1 %or_ln91_131" [firmware/model_test.cpp:91]   --->   Operation 2344 'or' 'or_ln91_134' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2345 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_304 = select i1 %or_ln91_134, i12 %select_ln91_302, i12 %select_ln91_281" [firmware/model_test.cpp:91]   --->   Operation 2345 'select' 'select_ln91_304' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2346 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_789)   --->   "%zext_ln70_11 = zext i2 %select_ln82_702" [firmware/model_test.cpp:70]   --->   Operation 2346 'zext' 'zext_ln70_11' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2347 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_709)   --->   "%select_ln82_704 = select i1 %icmp_ln82_320, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 2347 'select' 'select_ln82_704' <Predicate = (or_ln82_364)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2348 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_709)   --->   "%select_ln82_705 = select i1 %or_ln82_364, i4 %select_ln82_704, i4 %select_ln82_696" [firmware/model_test.cpp:82]   --->   Operation 2348 'select' 'select_ln82_705' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2349 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_413)   --->   "%or_ln82_365 = or i1 %icmp_ln82_321, i1 %icmp_ln82_320" [firmware/model_test.cpp:82]   --->   Operation 2349 'or' 'or_ln82_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2350 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_709)   --->   "%select_ln82_708 = select i1 %icmp_ln82_322, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 2350 'select' 'select_ln82_708' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2351 [1/1] (0.12ns)   --->   "%or_ln82_366 = or i1 %icmp_ln82_322, i1 %icmp_ln82_321" [firmware/model_test.cpp:82]   --->   Operation 2351 'or' 'or_ln82_366' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2352 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_709 = select i1 %or_ln82_366, i4 %select_ln82_708, i4 %select_ln82_705" [firmware/model_test.cpp:82]   --->   Operation 2352 'select' 'select_ln82_709' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2353 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_322)   --->   "%xor_ln82_322 = xor i1 %icmp_ln82_322, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2353 'xor' 'xor_ln82_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2354 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_322 = and i1 %and_ln82_226, i1 %xor_ln82_322" [firmware/model_test.cpp:82]   --->   Operation 2354 'and' 'and_ln82_322' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2355 [1/1] (0.27ns)   --->   "%check_bit_323 = select i1 %icmp_ln82_322, i2 2, i2 %check_bit_322" [firmware/model_test.cpp:82]   --->   Operation 2355 'select' 'check_bit_323' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2356 [1/1] (0.00ns)   --->   "%zext_ln82_323 = zext i1 %and_ln82_227" [firmware/model_test.cpp:82]   --->   Operation 2356 'zext' 'zext_ln82_323' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2357 [1/1] (0.43ns)   --->   "%icmp_ln82_323 = icmp_eq  i2 %zext_ln82_323, i2 %check_bit_323" [firmware/model_test.cpp:82]   --->   Operation 2357 'icmp' 'icmp_ln82_323' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2358 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_413)   --->   "%or_ln82_367 = or i1 %icmp_ln82_323, i1 %icmp_ln82_322" [firmware/model_test.cpp:82]   --->   Operation 2358 'or' 'or_ln82_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2359 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_323)   --->   "%xor_ln82_323 = xor i1 %icmp_ln82_323, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2359 'xor' 'xor_ln82_323' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2360 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_323 = and i1 %and_ln82_227, i1 %xor_ln82_323" [firmware/model_test.cpp:82]   --->   Operation 2360 'and' 'and_ln82_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2361 [1/1] (0.27ns)   --->   "%check_bit_324 = select i1 %icmp_ln82_323, i2 2, i2 %check_bit_323" [firmware/model_test.cpp:82]   --->   Operation 2361 'select' 'check_bit_324' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2362 [1/1] (0.00ns)   --->   "%zext_ln82_324 = zext i1 %and_ln82_228" [firmware/model_test.cpp:82]   --->   Operation 2362 'zext' 'zext_ln82_324' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2363 [1/1] (0.43ns)   --->   "%icmp_ln82_324 = icmp_eq  i2 %zext_ln82_324, i2 %check_bit_324" [firmware/model_test.cpp:82]   --->   Operation 2363 'icmp' 'icmp_ln82_324' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2364 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_717)   --->   "%select_ln82_712 = select i1 %icmp_ln82_324, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 2364 'select' 'select_ln82_712' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2365 [1/1] (0.12ns)   --->   "%or_ln82_368 = or i1 %icmp_ln82_324, i1 %icmp_ln82_323" [firmware/model_test.cpp:82]   --->   Operation 2365 'or' 'or_ln82_368' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2366 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_717)   --->   "%select_ln82_713 = select i1 %or_ln82_368, i4 %select_ln82_712, i4 %select_ln82_709" [firmware/model_test.cpp:82]   --->   Operation 2366 'select' 'select_ln82_713' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2367 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_324)   --->   "%xor_ln82_324 = xor i1 %icmp_ln82_324, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2367 'xor' 'xor_ln82_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2368 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_324 = and i1 %and_ln82_228, i1 %xor_ln82_324" [firmware/model_test.cpp:82]   --->   Operation 2368 'and' 'and_ln82_324' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2369 [1/1] (0.27ns)   --->   "%check_bit_325 = select i1 %icmp_ln82_324, i2 2, i2 %check_bit_324" [firmware/model_test.cpp:82]   --->   Operation 2369 'select' 'check_bit_325' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2370 [1/1] (0.00ns)   --->   "%zext_ln82_325 = zext i1 %and_ln82_229" [firmware/model_test.cpp:82]   --->   Operation 2370 'zext' 'zext_ln82_325' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2371 [1/1] (0.43ns)   --->   "%icmp_ln82_325 = icmp_eq  i2 %zext_ln82_325, i2 %check_bit_325" [firmware/model_test.cpp:82]   --->   Operation 2371 'icmp' 'icmp_ln82_325' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2372 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_789)   --->   "%or_ln82_369 = or i1 %icmp_ln82_325, i1 %icmp_ln82_324" [firmware/model_test.cpp:82]   --->   Operation 2372 'or' 'or_ln82_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2373 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_325)   --->   "%xor_ln82_325 = xor i1 %icmp_ln82_325, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2373 'xor' 'xor_ln82_325' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2374 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_325 = and i1 %and_ln82_229, i1 %xor_ln82_325" [firmware/model_test.cpp:82]   --->   Operation 2374 'and' 'and_ln82_325' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2375 [1/1] (0.27ns)   --->   "%check_bit_326 = select i1 %icmp_ln82_325, i2 2, i2 %check_bit_325" [firmware/model_test.cpp:82]   --->   Operation 2375 'select' 'check_bit_326' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2376 [1/1] (0.00ns)   --->   "%zext_ln82_326 = zext i1 %and_ln82_230" [firmware/model_test.cpp:82]   --->   Operation 2376 'zext' 'zext_ln82_326' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2377 [1/1] (0.43ns)   --->   "%icmp_ln82_326 = icmp_eq  i2 %zext_ln82_326, i2 %check_bit_326" [firmware/model_test.cpp:82]   --->   Operation 2377 'icmp' 'icmp_ln82_326' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2378 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_717)   --->   "%select_ln82_716 = select i1 %icmp_ln82_326, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 2378 'select' 'select_ln82_716' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2379 [1/1] (0.12ns)   --->   "%or_ln82_370 = or i1 %icmp_ln82_326, i1 %icmp_ln82_325" [firmware/model_test.cpp:82]   --->   Operation 2379 'or' 'or_ln82_370' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2380 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_717 = select i1 %or_ln82_370, i4 %select_ln82_716, i4 %select_ln82_713" [firmware/model_test.cpp:82]   --->   Operation 2380 'select' 'select_ln82_717' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2381 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_326)   --->   "%xor_ln82_326 = xor i1 %icmp_ln82_326, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2381 'xor' 'xor_ln82_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2382 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_326 = and i1 %and_ln82_230, i1 %xor_ln82_326" [firmware/model_test.cpp:82]   --->   Operation 2382 'and' 'and_ln82_326' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2383 [1/1] (0.27ns)   --->   "%check_bit_327 = select i1 %icmp_ln82_326, i2 2, i2 %check_bit_326" [firmware/model_test.cpp:82]   --->   Operation 2383 'select' 'check_bit_327' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2384 [1/1] (0.00ns)   --->   "%zext_ln82_327 = zext i1 %and_ln82_231" [firmware/model_test.cpp:82]   --->   Operation 2384 'zext' 'zext_ln82_327' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2385 [1/1] (0.43ns)   --->   "%icmp_ln82_327 = icmp_eq  i2 %zext_ln82_327, i2 %check_bit_327" [firmware/model_test.cpp:82]   --->   Operation 2385 'icmp' 'icmp_ln82_327' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2386 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_789)   --->   "%or_ln82_371 = or i1 %icmp_ln82_327, i1 %icmp_ln82_326" [firmware/model_test.cpp:82]   --->   Operation 2386 'or' 'or_ln82_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2387 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_327)   --->   "%xor_ln82_327 = xor i1 %icmp_ln82_327, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2387 'xor' 'xor_ln82_327' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2388 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_327 = and i1 %and_ln82_231, i1 %xor_ln82_327" [firmware/model_test.cpp:82]   --->   Operation 2388 'and' 'and_ln82_327' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2389 [1/1] (0.27ns)   --->   "%check_bit_328 = select i1 %icmp_ln82_327, i2 2, i2 %check_bit_327" [firmware/model_test.cpp:82]   --->   Operation 2389 'select' 'check_bit_328' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2390 [1/1] (0.00ns)   --->   "%zext_ln82_328 = zext i1 %and_ln82_232" [firmware/model_test.cpp:82]   --->   Operation 2390 'zext' 'zext_ln82_328' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2391 [1/1] (0.43ns)   --->   "%icmp_ln82_328 = icmp_eq  i2 %zext_ln82_328, i2 %check_bit_328" [firmware/model_test.cpp:82]   --->   Operation 2391 'icmp' 'icmp_ln82_328' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2392 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_789)   --->   "%or_ln82_412 = or i1 %or_ln82_371, i1 %or_ln82_369" [firmware/model_test.cpp:82]   --->   Operation 2392 'or' 'or_ln82_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2393 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_413 = or i1 %or_ln82_367, i1 %or_ln82_365" [firmware/model_test.cpp:82]   --->   Operation 2393 'or' 'or_ln82_413' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2394 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_789)   --->   "%or_ln82_419 = or i1 %or_ln82_412, i1 %or_ln82_413" [firmware/model_test.cpp:82]   --->   Operation 2394 'or' 'or_ln82_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2395 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_789 = select i1 %or_ln82_419, i3 4, i3 %zext_ln70_11" [firmware/model_test.cpp:82]   --->   Operation 2395 'select' 'select_ln82_789' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2396 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_374)   --->   "%select_ln91_341 = select i1 %icmp_ln82_326, i12 %tmp_35, i12 %tmp_34" [firmware/model_test.cpp:91]   --->   Operation 2396 'select' 'select_ln91_341' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2397 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_342 = select i1 %icmp_ln82_324, i12 %tmp_33, i12 %tmp_32" [firmware/model_test.cpp:91]   --->   Operation 2397 'select' 'select_ln91_342' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2398 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_375)   --->   "%select_ln91_343 = select i1 %icmp_ln82_322, i12 %tmp_31, i12 %tmp_30" [firmware/model_test.cpp:91]   --->   Operation 2398 'select' 'select_ln91_343' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2399 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_344 = select i1 %icmp_ln82_320, i12 %tmp_29, i12 %tmp_28" [firmware/model_test.cpp:91]   --->   Operation 2399 'select' 'select_ln91_344' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2400 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_376)   --->   "%select_ln91_345 = select i1 %icmp_ln82_318, i12 %tmp_27, i12 %tmp_26" [firmware/model_test.cpp:91]   --->   Operation 2400 'select' 'select_ln91_345' <Predicate = (or_ln82_354 & or_ln91_153)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2401 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_346 = select i1 %icmp_ln82_316, i12 %tmp_25, i12 %tmp_24" [firmware/model_test.cpp:91]   --->   Operation 2401 'select' 'select_ln91_346' <Predicate = (!or_ln82_354 & or_ln91_153)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2402 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_377)   --->   "%select_ln91_347 = select i1 %icmp_ln82_314, i12 %tmp_23, i12 %tmp_22" [firmware/model_test.cpp:91]   --->   Operation 2402 'select' 'select_ln91_347' <Predicate = (or_ln82_350 & !or_ln91_153)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2403 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_348 = select i1 %icmp_ln82_312, i12 %tmp_21, i12 %tmp_20" [firmware/model_test.cpp:91]   --->   Operation 2403 'select' 'select_ln91_348' <Predicate = (!or_ln82_350 & !or_ln91_153)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2404 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_404)   --->   "%select_ln91_357 = select i1 %icmp_ln82_294, i12 %tmp_3, i12 %tmp_2" [firmware/model_test.cpp:91]   --->   Operation 2404 'select' 'select_ln91_357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2405 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_374 = select i1 %or_ln82_370, i12 %select_ln91_341, i12 %select_ln91_342" [firmware/model_test.cpp:91]   --->   Operation 2405 'select' 'select_ln91_374' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2406 [1/1] (0.12ns)   --->   "%or_ln91_151 = or i1 %or_ln82_370, i1 %or_ln82_368" [firmware/model_test.cpp:91]   --->   Operation 2406 'or' 'or_ln91_151' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2407 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_375 = select i1 %or_ln82_366, i12 %select_ln91_343, i12 %select_ln91_344" [firmware/model_test.cpp:91]   --->   Operation 2407 'select' 'select_ln91_375' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2408 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_167)   --->   "%or_ln91_152 = or i1 %or_ln82_366, i1 %or_ln82_364" [firmware/model_test.cpp:91]   --->   Operation 2408 'or' 'or_ln91_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2409 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_376 = select i1 %or_ln82_354, i12 %select_ln91_345, i12 %select_ln91_346" [firmware/model_test.cpp:91]   --->   Operation 2409 'select' 'select_ln91_376' <Predicate = (or_ln91_153)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2410 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_377 = select i1 %or_ln82_350, i12 %select_ln91_347, i12 %select_ln91_348" [firmware/model_test.cpp:91]   --->   Operation 2410 'select' 'select_ln91_377' <Predicate = (!or_ln91_153)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2411 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_175)   --->   "%or_ln91_154 = or i1 %or_ln82_350, i1 %or_ln82_348" [firmware/model_test.cpp:91]   --->   Operation 2411 'or' 'or_ln91_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2412 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_179)   --->   "%or_ln91_158 = or i1 %or_ln82_335, i1 %or_ln82_334" [firmware/model_test.cpp:91]   --->   Operation 2412 'or' 'or_ln91_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2413 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_398)   --->   "%select_ln91_390 = select i1 %or_ln91_151, i12 %select_ln91_374, i12 %select_ln91_375" [firmware/model_test.cpp:91]   --->   Operation 2413 'select' 'select_ln91_390' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2414 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_167 = or i1 %or_ln91_151, i1 %or_ln91_152" [firmware/model_test.cpp:91]   --->   Operation 2414 'or' 'or_ln91_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2415 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_391 = select i1 %or_ln91_153, i12 %select_ln91_376, i12 %select_ln91_377" [firmware/model_test.cpp:91]   --->   Operation 2415 'select' 'select_ln91_391' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2416 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_175)   --->   "%or_ln91_168 = or i1 %or_ln91_153, i1 %or_ln91_154" [firmware/model_test.cpp:91]   --->   Operation 2416 'or' 'or_ln91_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2417 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_179)   --->   "%or_ln91_170 = or i1 %or_ln91_157, i1 %or_ln91_158" [firmware/model_test.cpp:91]   --->   Operation 2417 'or' 'or_ln91_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2418 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_398 = select i1 %or_ln91_167, i12 %select_ln91_390, i12 %select_ln91_391" [firmware/model_test.cpp:91]   --->   Operation 2418 'select' 'select_ln91_398' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2419 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_175 = or i1 %or_ln91_167, i1 %or_ln91_168" [firmware/model_test.cpp:91]   --->   Operation 2419 'or' 'or_ln91_175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2420 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_179)   --->   "%or_ln91_176 = or i1 %or_ln91_169, i1 %or_ln91_170" [firmware/model_test.cpp:91]   --->   Operation 2420 'or' 'or_ln91_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2421 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_402 = select i1 %or_ln91_175, i12 %select_ln91_398, i12 %select_ln91_399" [firmware/model_test.cpp:91]   --->   Operation 2421 'select' 'select_ln91_402' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2422 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_179 = or i1 %or_ln91_175, i1 %or_ln91_176" [firmware/model_test.cpp:91]   --->   Operation 2422 'or' 'or_ln91_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2423 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_404 = select i1 %or_ln91_179, i12 %select_ln91_402, i12 %select_ln91_357" [firmware/model_test.cpp:91]   --->   Operation 2423 'select' 'select_ln91_404' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2424 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_915)   --->   "%select_ln82_905 = select i1 %icmp_ln82_413, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 2424 'select' 'select_ln82_905' <Predicate = (or_ln82_464 & !or_ln82_474)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2425 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_915)   --->   "%select_ln82_906 = select i1 %or_ln82_464, i4 %select_ln82_905, i4 %select_ln82_902" [firmware/model_test.cpp:82]   --->   Operation 2425 'select' 'select_ln82_906' <Predicate = (!or_ln82_474)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2426 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_915)   --->   "%select_ln82_914 = select i1 %icmp_ln82_415, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 2426 'select' 'select_ln82_914' <Predicate = (or_ln82_474)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2427 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_915 = select i1 %or_ln82_474, i4 %select_ln82_914, i4 %select_ln82_906" [firmware/model_test.cpp:82]   --->   Operation 2427 'select' 'select_ln82_915' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2428 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_523)   --->   "%or_ln82_475 = or i1 %icmp_ln82_416, i1 %icmp_ln82_415" [firmware/model_test.cpp:82]   --->   Operation 2428 'or' 'or_ln82_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2429 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_416)   --->   "%xor_ln82_416 = xor i1 %icmp_ln82_416, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2429 'xor' 'xor_ln82_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2430 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_416 = and i1 %and_ln82_321, i1 %xor_ln82_416" [firmware/model_test.cpp:82]   --->   Operation 2430 'and' 'and_ln82_416' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2431 [1/1] (0.27ns)   --->   "%check_bit_417 = select i1 %icmp_ln82_416, i2 2, i2 %check_bit_416" [firmware/model_test.cpp:82]   --->   Operation 2431 'select' 'check_bit_417' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2432 [1/1] (0.00ns)   --->   "%zext_ln82_417 = zext i1 %and_ln82_322" [firmware/model_test.cpp:82]   --->   Operation 2432 'zext' 'zext_ln82_417' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2433 [1/1] (0.43ns)   --->   "%icmp_ln82_417 = icmp_eq  i2 %zext_ln82_417, i2 %check_bit_417" [firmware/model_test.cpp:82]   --->   Operation 2433 'icmp' 'icmp_ln82_417' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2434 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_923)   --->   "%select_ln82_918 = select i1 %icmp_ln82_417, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 2434 'select' 'select_ln82_918' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2435 [1/1] (0.12ns)   --->   "%or_ln82_476 = or i1 %icmp_ln82_417, i1 %icmp_ln82_416" [firmware/model_test.cpp:82]   --->   Operation 2435 'or' 'or_ln82_476' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2436 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_923)   --->   "%select_ln82_919 = select i1 %or_ln82_476, i4 %select_ln82_918, i4 %select_ln82_915" [firmware/model_test.cpp:82]   --->   Operation 2436 'select' 'select_ln82_919' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2437 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_417)   --->   "%xor_ln82_417 = xor i1 %icmp_ln82_417, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2437 'xor' 'xor_ln82_417' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2438 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_417 = and i1 %and_ln82_322, i1 %xor_ln82_417" [firmware/model_test.cpp:82]   --->   Operation 2438 'and' 'and_ln82_417' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2439 [1/1] (0.27ns)   --->   "%check_bit_418 = select i1 %icmp_ln82_417, i2 2, i2 %check_bit_417" [firmware/model_test.cpp:82]   --->   Operation 2439 'select' 'check_bit_418' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2440 [1/1] (0.00ns)   --->   "%zext_ln82_418 = zext i1 %and_ln82_323" [firmware/model_test.cpp:82]   --->   Operation 2440 'zext' 'zext_ln82_418' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2441 [1/1] (0.43ns)   --->   "%icmp_ln82_418 = icmp_eq  i2 %zext_ln82_418, i2 %check_bit_418" [firmware/model_test.cpp:82]   --->   Operation 2441 'icmp' 'icmp_ln82_418' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2442 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_523)   --->   "%or_ln82_477 = or i1 %icmp_ln82_418, i1 %icmp_ln82_417" [firmware/model_test.cpp:82]   --->   Operation 2442 'or' 'or_ln82_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2443 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_418)   --->   "%xor_ln82_418 = xor i1 %icmp_ln82_418, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2443 'xor' 'xor_ln82_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2444 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_418 = and i1 %and_ln82_323, i1 %xor_ln82_418" [firmware/model_test.cpp:82]   --->   Operation 2444 'and' 'and_ln82_418' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2445 [1/1] (0.27ns)   --->   "%check_bit_419 = select i1 %icmp_ln82_418, i2 2, i2 %check_bit_418" [firmware/model_test.cpp:82]   --->   Operation 2445 'select' 'check_bit_419' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2446 [1/1] (0.00ns)   --->   "%zext_ln82_419 = zext i1 %and_ln82_324" [firmware/model_test.cpp:82]   --->   Operation 2446 'zext' 'zext_ln82_419' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2447 [1/1] (0.43ns)   --->   "%icmp_ln82_419 = icmp_eq  i2 %zext_ln82_419, i2 %check_bit_419" [firmware/model_test.cpp:82]   --->   Operation 2447 'icmp' 'icmp_ln82_419' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2448 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_923)   --->   "%select_ln82_922 = select i1 %icmp_ln82_419, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 2448 'select' 'select_ln82_922' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2449 [1/1] (0.12ns)   --->   "%or_ln82_478 = or i1 %icmp_ln82_419, i1 %icmp_ln82_418" [firmware/model_test.cpp:82]   --->   Operation 2449 'or' 'or_ln82_478' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2450 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_923 = select i1 %or_ln82_478, i4 %select_ln82_922, i4 %select_ln82_919" [firmware/model_test.cpp:82]   --->   Operation 2450 'select' 'select_ln82_923' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2451 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_419)   --->   "%xor_ln82_419 = xor i1 %icmp_ln82_419, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2451 'xor' 'xor_ln82_419' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2452 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_419 = and i1 %and_ln82_324, i1 %xor_ln82_419" [firmware/model_test.cpp:82]   --->   Operation 2452 'and' 'and_ln82_419' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2453 [1/1] (0.27ns)   --->   "%check_bit_420 = select i1 %icmp_ln82_419, i2 2, i2 %check_bit_419" [firmware/model_test.cpp:82]   --->   Operation 2453 'select' 'check_bit_420' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2454 [1/1] (0.00ns)   --->   "%zext_ln82_420 = zext i1 %and_ln82_325" [firmware/model_test.cpp:82]   --->   Operation 2454 'zext' 'zext_ln82_420' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2455 [1/1] (0.43ns)   --->   "%icmp_ln82_420 = icmp_eq  i2 %zext_ln82_420, i2 %check_bit_420" [firmware/model_test.cpp:82]   --->   Operation 2455 'icmp' 'icmp_ln82_420' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2456 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_420)   --->   "%xor_ln82_420 = xor i1 %icmp_ln82_420, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2456 'xor' 'xor_ln82_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2457 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_420 = and i1 %and_ln82_325, i1 %xor_ln82_420" [firmware/model_test.cpp:82]   --->   Operation 2457 'and' 'and_ln82_420' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2458 [1/1] (0.27ns)   --->   "%check_bit_421 = select i1 %icmp_ln82_420, i2 2, i2 %check_bit_420" [firmware/model_test.cpp:82]   --->   Operation 2458 'select' 'check_bit_421' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2459 [1/1] (0.00ns)   --->   "%zext_ln82_421 = zext i1 %and_ln82_326" [firmware/model_test.cpp:82]   --->   Operation 2459 'zext' 'zext_ln82_421' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2460 [1/1] (0.43ns)   --->   "%icmp_ln82_421 = icmp_eq  i2 %zext_ln82_421, i2 %check_bit_421" [firmware/model_test.cpp:82]   --->   Operation 2460 'icmp' 'icmp_ln82_421' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2461 [1/1] (0.12ns)   --->   "%or_ln82_480 = or i1 %icmp_ln82_421, i1 %icmp_ln82_420" [firmware/model_test.cpp:82]   --->   Operation 2461 'or' 'or_ln82_480' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2462 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_421)   --->   "%xor_ln82_421 = xor i1 %icmp_ln82_421, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2462 'xor' 'xor_ln82_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2463 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_421 = and i1 %and_ln82_326, i1 %xor_ln82_421" [firmware/model_test.cpp:82]   --->   Operation 2463 'and' 'and_ln82_421' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2464 [1/1] (0.27ns)   --->   "%check_bit_422 = select i1 %icmp_ln82_421, i2 2, i2 %check_bit_421" [firmware/model_test.cpp:82]   --->   Operation 2464 'select' 'check_bit_422' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2465 [1/1] (0.00ns)   --->   "%zext_ln82_422 = zext i1 %and_ln82_327" [firmware/model_test.cpp:82]   --->   Operation 2465 'zext' 'zext_ln82_422' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2466 [1/1] (0.43ns)   --->   "%icmp_ln82_422 = icmp_eq  i2 %zext_ln82_422, i2 %check_bit_422" [firmware/model_test.cpp:82]   --->   Operation 2466 'icmp' 'icmp_ln82_422' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2467 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_523 = or i1 %or_ln82_477, i1 %or_ln82_475" [firmware/model_test.cpp:82]   --->   Operation 2467 'or' 'or_ln82_523' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2468 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_473)   --->   "%select_ln91_441 = select i1 %icmp_ln82_421, i12 %tmp_35, i12 %tmp_34" [firmware/model_test.cpp:91]   --->   Operation 2468 'select' 'select_ln91_441' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2469 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_442 = select i1 %icmp_ln82_419, i12 %tmp_33, i12 %tmp_32" [firmware/model_test.cpp:91]   --->   Operation 2469 'select' 'select_ln91_442' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2470 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_474)   --->   "%select_ln91_443 = select i1 %icmp_ln82_417, i12 %tmp_31, i12 %tmp_30" [firmware/model_test.cpp:91]   --->   Operation 2470 'select' 'select_ln91_443' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2471 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_444 = select i1 %icmp_ln82_415, i12 %tmp_29, i12 %tmp_28" [firmware/model_test.cpp:91]   --->   Operation 2471 'select' 'select_ln91_444' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2472 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_475)   --->   "%select_ln91_445 = select i1 %icmp_ln82_413, i12 %tmp_27, i12 %tmp_26" [firmware/model_test.cpp:91]   --->   Operation 2472 'select' 'select_ln91_445' <Predicate = (or_ln82_464 & or_ln91_198)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2473 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_446 = select i1 %icmp_ln82_411, i12 %tmp_25, i12 %tmp_24" [firmware/model_test.cpp:91]   --->   Operation 2473 'select' 'select_ln91_446' <Predicate = (!or_ln82_464 & or_ln91_198)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2474 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_476)   --->   "%select_ln91_447 = select i1 %icmp_ln82_409, i12 %tmp_23, i12 %tmp_22" [firmware/model_test.cpp:91]   --->   Operation 2474 'select' 'select_ln91_447' <Predicate = (or_ln82_460 & !or_ln91_198)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2475 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_448 = select i1 %icmp_ln82_407, i12 %tmp_21, i12 %tmp_20" [firmware/model_test.cpp:91]   --->   Operation 2475 'select' 'select_ln91_448' <Predicate = (!or_ln82_460 & !or_ln91_198)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2476 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_473 = select i1 %or_ln82_480, i12 %select_ln91_441, i12 %select_ln91_442" [firmware/model_test.cpp:91]   --->   Operation 2476 'select' 'select_ln91_473' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2477 [1/1] (0.12ns)   --->   "%or_ln91_196 = or i1 %or_ln82_480, i1 %or_ln82_478" [firmware/model_test.cpp:91]   --->   Operation 2477 'or' 'or_ln91_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2478 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_474 = select i1 %or_ln82_476, i12 %select_ln91_443, i12 %select_ln91_444" [firmware/model_test.cpp:91]   --->   Operation 2478 'select' 'select_ln91_474' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2479 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_212)   --->   "%or_ln91_197 = or i1 %or_ln82_476, i1 %or_ln82_474" [firmware/model_test.cpp:91]   --->   Operation 2479 'or' 'or_ln91_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2480 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_475 = select i1 %or_ln82_464, i12 %select_ln91_445, i12 %select_ln91_446" [firmware/model_test.cpp:91]   --->   Operation 2480 'select' 'select_ln91_475' <Predicate = (or_ln91_198)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2481 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_476 = select i1 %or_ln82_460, i12 %select_ln91_447, i12 %select_ln91_448" [firmware/model_test.cpp:91]   --->   Operation 2481 'select' 'select_ln91_476' <Predicate = (!or_ln91_198)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2482 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_220)   --->   "%or_ln91_199 = or i1 %or_ln82_460, i1 %or_ln82_458" [firmware/model_test.cpp:91]   --->   Operation 2482 'or' 'or_ln91_199' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2483 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_224)   --->   "%or_ln91_203 = or i1 %or_ln82_445, i1 %or_ln82_444" [firmware/model_test.cpp:91]   --->   Operation 2483 'or' 'or_ln91_203' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2484 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_497)   --->   "%select_ln91_489 = select i1 %or_ln91_196, i12 %select_ln91_473, i12 %select_ln91_474" [firmware/model_test.cpp:91]   --->   Operation 2484 'select' 'select_ln91_489' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2485 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_212 = or i1 %or_ln91_196, i1 %or_ln91_197" [firmware/model_test.cpp:91]   --->   Operation 2485 'or' 'or_ln91_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2486 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_490 = select i1 %or_ln91_198, i12 %select_ln91_475, i12 %select_ln91_476" [firmware/model_test.cpp:91]   --->   Operation 2486 'select' 'select_ln91_490' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2487 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_220)   --->   "%or_ln91_213 = or i1 %or_ln91_198, i1 %or_ln91_199" [firmware/model_test.cpp:91]   --->   Operation 2487 'or' 'or_ln91_213' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2488 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_224)   --->   "%or_ln91_215 = or i1 %or_ln91_202, i1 %or_ln91_203" [firmware/model_test.cpp:91]   --->   Operation 2488 'or' 'or_ln91_215' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2489 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_497 = select i1 %or_ln91_212, i12 %select_ln91_489, i12 %select_ln91_490" [firmware/model_test.cpp:91]   --->   Operation 2489 'select' 'select_ln91_497' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2490 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_220 = or i1 %or_ln91_212, i1 %or_ln91_213" [firmware/model_test.cpp:91]   --->   Operation 2490 'or' 'or_ln91_220' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2491 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_224)   --->   "%or_ln91_221 = or i1 %or_ln91_214, i1 %or_ln91_215" [firmware/model_test.cpp:91]   --->   Operation 2491 'or' 'or_ln91_221' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2492 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_224 = or i1 %or_ln91_220, i1 %or_ln91_221" [firmware/model_test.cpp:91]   --->   Operation 2492 'or' 'or_ln91_224' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2493 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1122)   --->   "%select_ln82_1112 = select i1 %icmp_ln82_507, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 2493 'select' 'select_ln82_1112' <Predicate = (or_ln82_573)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2494 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1122)   --->   "%select_ln82_1113 = select i1 %or_ln82_573, i4 %select_ln82_1112, i4 %select_ln82_1109" [firmware/model_test.cpp:82]   --->   Operation 2494 'select' 'select_ln82_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2495 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1122)   --->   "%select_ln82_1121 = select i1 %icmp_ln82_509, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 2495 'select' 'select_ln82_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2496 [1/1] (0.12ns)   --->   "%or_ln82_583 = or i1 %icmp_ln82_509, i1 %icmp_ln82_508" [firmware/model_test.cpp:82]   --->   Operation 2496 'or' 'or_ln82_583' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2497 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1122 = select i1 %or_ln82_583, i4 %select_ln82_1121, i4 %select_ln82_1113" [firmware/model_test.cpp:82]   --->   Operation 2497 'select' 'select_ln82_1122' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2498 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_509)   --->   "%xor_ln82_509 = xor i1 %icmp_ln82_509, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2498 'xor' 'xor_ln82_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2499 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_509 = and i1 %and_ln82_415, i1 %xor_ln82_509" [firmware/model_test.cpp:82]   --->   Operation 2499 'and' 'and_ln82_509' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2500 [1/1] (0.27ns)   --->   "%check_bit_510 = select i1 %icmp_ln82_509, i2 2, i2 %check_bit_509" [firmware/model_test.cpp:82]   --->   Operation 2500 'select' 'check_bit_510' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2501 [1/1] (0.00ns)   --->   "%zext_ln82_510 = zext i1 %and_ln82_416" [firmware/model_test.cpp:82]   --->   Operation 2501 'zext' 'zext_ln82_510' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2502 [1/1] (0.43ns)   --->   "%icmp_ln82_510 = icmp_eq  i2 %zext_ln82_510, i2 %check_bit_510" [firmware/model_test.cpp:82]   --->   Operation 2502 'icmp' 'icmp_ln82_510' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2503 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_510)   --->   "%xor_ln82_510 = xor i1 %icmp_ln82_510, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2503 'xor' 'xor_ln82_510' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2504 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_510 = and i1 %and_ln82_416, i1 %xor_ln82_510" [firmware/model_test.cpp:82]   --->   Operation 2504 'and' 'and_ln82_510' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2505 [1/1] (0.27ns)   --->   "%check_bit_511 = select i1 %icmp_ln82_510, i2 2, i2 %check_bit_510" [firmware/model_test.cpp:82]   --->   Operation 2505 'select' 'check_bit_511' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2506 [1/1] (0.00ns)   --->   "%zext_ln82_511 = zext i1 %and_ln82_417" [firmware/model_test.cpp:82]   --->   Operation 2506 'zext' 'zext_ln82_511' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2507 [1/1] (0.43ns)   --->   "%icmp_ln82_511 = icmp_eq  i2 %zext_ln82_511, i2 %check_bit_511" [firmware/model_test.cpp:82]   --->   Operation 2507 'icmp' 'icmp_ln82_511' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2508 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_511)   --->   "%xor_ln82_511 = xor i1 %icmp_ln82_511, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2508 'xor' 'xor_ln82_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2509 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_511 = and i1 %and_ln82_417, i1 %xor_ln82_511" [firmware/model_test.cpp:82]   --->   Operation 2509 'and' 'and_ln82_511' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2510 [1/1] (0.27ns)   --->   "%check_bit_512 = select i1 %icmp_ln82_511, i2 2, i2 %check_bit_511" [firmware/model_test.cpp:82]   --->   Operation 2510 'select' 'check_bit_512' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2511 [1/1] (0.00ns)   --->   "%zext_ln82_512 = zext i1 %and_ln82_418" [firmware/model_test.cpp:82]   --->   Operation 2511 'zext' 'zext_ln82_512' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2512 [1/1] (0.43ns)   --->   "%icmp_ln82_512 = icmp_eq  i2 %zext_ln82_512, i2 %check_bit_512" [firmware/model_test.cpp:82]   --->   Operation 2512 'icmp' 'icmp_ln82_512' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2513 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_512)   --->   "%xor_ln82_512 = xor i1 %icmp_ln82_512, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2513 'xor' 'xor_ln82_512' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2514 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_512 = and i1 %and_ln82_418, i1 %xor_ln82_512" [firmware/model_test.cpp:82]   --->   Operation 2514 'and' 'and_ln82_512' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2515 [1/1] (0.27ns)   --->   "%check_bit_513 = select i1 %icmp_ln82_512, i2 2, i2 %check_bit_512" [firmware/model_test.cpp:82]   --->   Operation 2515 'select' 'check_bit_513' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2516 [1/1] (0.00ns)   --->   "%zext_ln82_513 = zext i1 %and_ln82_419" [firmware/model_test.cpp:82]   --->   Operation 2516 'zext' 'zext_ln82_513' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2517 [1/1] (0.43ns)   --->   "%icmp_ln82_513 = icmp_eq  i2 %zext_ln82_513, i2 %check_bit_513" [firmware/model_test.cpp:82]   --->   Operation 2517 'icmp' 'icmp_ln82_513' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2518 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_513)   --->   "%xor_ln82_513 = xor i1 %icmp_ln82_513, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2518 'xor' 'xor_ln82_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2519 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_513 = and i1 %and_ln82_419, i1 %xor_ln82_513" [firmware/model_test.cpp:82]   --->   Operation 2519 'and' 'and_ln82_513' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2520 [1/1] (0.27ns)   --->   "%check_bit_514 = select i1 %icmp_ln82_513, i2 2, i2 %check_bit_513" [firmware/model_test.cpp:82]   --->   Operation 2520 'select' 'check_bit_514' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2521 [1/1] (0.00ns)   --->   "%zext_ln82_514 = zext i1 %and_ln82_420" [firmware/model_test.cpp:82]   --->   Operation 2521 'zext' 'zext_ln82_514' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2522 [1/1] (0.43ns)   --->   "%icmp_ln82_514 = icmp_eq  i2 %zext_ln82_514, i2 %check_bit_514" [firmware/model_test.cpp:82]   --->   Operation 2522 'icmp' 'icmp_ln82_514' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2523 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_514)   --->   "%xor_ln82_514 = xor i1 %icmp_ln82_514, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2523 'xor' 'xor_ln82_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2524 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_514 = and i1 %and_ln82_420, i1 %xor_ln82_514" [firmware/model_test.cpp:82]   --->   Operation 2524 'and' 'and_ln82_514' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2525 [1/1] (0.27ns)   --->   "%check_bit_515 = select i1 %icmp_ln82_514, i2 2, i2 %check_bit_514" [firmware/model_test.cpp:82]   --->   Operation 2525 'select' 'check_bit_515' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2526 [1/1] (0.00ns)   --->   "%zext_ln82_515 = zext i1 %and_ln82_421" [firmware/model_test.cpp:82]   --->   Operation 2526 'zext' 'zext_ln82_515' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2527 [1/1] (0.43ns)   --->   "%icmp_ln82_515 = icmp_eq  i2 %zext_ln82_515, i2 %check_bit_515" [firmware/model_test.cpp:82]   --->   Operation 2527 'icmp' 'icmp_ln82_515' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2528 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_574)   --->   "%select_ln91_544 = select i1 %icmp_ln82_507, i12 %tmp_27, i12 %tmp_26" [firmware/model_test.cpp:91]   --->   Operation 2528 'select' 'select_ln91_544' <Predicate = (or_ln82_573 & or_ln91_243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2529 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_545 = select i1 %icmp_ln82_505, i12 %tmp_25, i12 %tmp_24" [firmware/model_test.cpp:91]   --->   Operation 2529 'select' 'select_ln91_545' <Predicate = (!or_ln82_573 & or_ln91_243)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2530 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_575)   --->   "%select_ln91_546 = select i1 %icmp_ln82_503, i12 %tmp_23, i12 %tmp_22" [firmware/model_test.cpp:91]   --->   Operation 2530 'select' 'select_ln91_546' <Predicate = (or_ln82_569 & !or_ln91_243)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2531 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_547 = select i1 %icmp_ln82_501, i12 %tmp_21, i12 %tmp_20" [firmware/model_test.cpp:91]   --->   Operation 2531 'select' 'select_ln91_547' <Predicate = (!or_ln82_569 & !or_ln91_243)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2532 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_574 = select i1 %or_ln82_573, i12 %select_ln91_544, i12 %select_ln91_545" [firmware/model_test.cpp:91]   --->   Operation 2532 'select' 'select_ln91_574' <Predicate = (or_ln91_243)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2533 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_575 = select i1 %or_ln82_569, i12 %select_ln91_546, i12 %select_ln91_547" [firmware/model_test.cpp:91]   --->   Operation 2533 'select' 'select_ln91_575' <Predicate = (!or_ln91_243)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2534 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_589 = select i1 %or_ln91_243, i12 %select_ln91_574, i12 %select_ln91_575" [firmware/model_test.cpp:91]   --->   Operation 2534 'select' 'select_ln91_589' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2535 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1319)   --->   "%select_ln82_1314 = select i1 %icmp_ln82_598, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 2535 'select' 'select_ln82_1314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2536 [1/1] (0.12ns)   --->   "%or_ln82_680 = or i1 %icmp_ln82_598, i1 %icmp_ln82_597" [firmware/model_test.cpp:82]   --->   Operation 2536 'or' 'or_ln82_680' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2537 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1319)   --->   "%select_ln82_1315 = select i1 %or_ln82_680, i4 %select_ln82_1314, i4 %select_ln82_1311" [firmware/model_test.cpp:82]   --->   Operation 2537 'select' 'select_ln82_1315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2538 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1319)   --->   "%select_ln82_1318 = select i1 %icmp_ln82_600, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 2538 'select' 'select_ln82_1318' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2539 [1/1] (0.12ns)   --->   "%or_ln82_682 = or i1 %icmp_ln82_600, i1 %icmp_ln82_599" [firmware/model_test.cpp:82]   --->   Operation 2539 'or' 'or_ln82_682' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2540 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1319 = select i1 %or_ln82_682, i4 %select_ln82_1318, i4 %select_ln82_1315" [firmware/model_test.cpp:82]   --->   Operation 2540 'select' 'select_ln82_1319' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2541 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1325)   --->   "%select_ln82_1321 = select i1 %or_ln82_675, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 2541 'select' 'select_ln82_1321' <Predicate = (or_ln82_686 & !or_ln82_689 & or_ln82_691)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2542 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1325)   --->   "%select_ln82_1322 = select i1 %or_ln82_686, i2 %select_ln82_1321, i2 2" [firmware/model_test.cpp:82]   --->   Operation 2542 'select' 'select_ln82_1322' <Predicate = (!or_ln82_689 & or_ln82_691)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2543 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1325)   --->   "%select_ln82_1324 = select i1 %or_ln82_689, i2 3, i2 %select_ln82_1322" [firmware/model_test.cpp:82]   --->   Operation 2543 'select' 'select_ln82_1324' <Predicate = (or_ln82_691)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2544 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1325 = select i1 %or_ln82_691, i2 %select_ln82_1324, i2 %select_ln82_1323" [firmware/model_test.cpp:82]   --->   Operation 2544 'select' 'select_ln82_1325' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2545 [1/1] (0.27ns)   --->   "%check_bit_602 = select i1 %icmp_ln82_601, i2 2, i2 %check_bit_601" [firmware/model_test.cpp:82]   --->   Operation 2545 'select' 'check_bit_602' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2546 [1/1] (0.00ns)   --->   "%zext_ln82_602 = zext i1 %and_ln82_509" [firmware/model_test.cpp:82]   --->   Operation 2546 'zext' 'zext_ln82_602' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2547 [1/1] (0.43ns)   --->   "%icmp_ln82_602 = icmp_eq  i2 %zext_ln82_602, i2 %check_bit_602" [firmware/model_test.cpp:82]   --->   Operation 2547 'icmp' 'icmp_ln82_602' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2548 [1/1] (0.12ns)   --->   "%or_ln82_692 = or i1 %icmp_ln82_602, i1 %icmp_ln82_601" [firmware/model_test.cpp:82]   --->   Operation 2548 'or' 'or_ln82_692' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2549 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_602)   --->   "%xor_ln82_602 = xor i1 %icmp_ln82_602, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2549 'xor' 'xor_ln82_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2550 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_602 = and i1 %and_ln82_509, i1 %xor_ln82_602" [firmware/model_test.cpp:82]   --->   Operation 2550 'and' 'and_ln82_602' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2551 [1/1] (0.27ns)   --->   "%check_bit_603 = select i1 %icmp_ln82_602, i2 2, i2 %check_bit_602" [firmware/model_test.cpp:82]   --->   Operation 2551 'select' 'check_bit_603' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2552 [1/1] (0.00ns)   --->   "%zext_ln82_603 = zext i1 %and_ln82_510" [firmware/model_test.cpp:82]   --->   Operation 2552 'zext' 'zext_ln82_603' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2553 [1/1] (0.43ns)   --->   "%icmp_ln82_603 = icmp_eq  i2 %zext_ln82_603, i2 %check_bit_603" [firmware/model_test.cpp:82]   --->   Operation 2553 'icmp' 'icmp_ln82_603' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2554 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_603)   --->   "%xor_ln82_603 = xor i1 %icmp_ln82_603, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2554 'xor' 'xor_ln82_603' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2555 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_603 = and i1 %and_ln82_510, i1 %xor_ln82_603" [firmware/model_test.cpp:82]   --->   Operation 2555 'and' 'and_ln82_603' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2556 [1/1] (0.27ns)   --->   "%check_bit_604 = select i1 %icmp_ln82_603, i2 2, i2 %check_bit_603" [firmware/model_test.cpp:82]   --->   Operation 2556 'select' 'check_bit_604' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2557 [1/1] (0.00ns)   --->   "%zext_ln82_604 = zext i1 %and_ln82_511" [firmware/model_test.cpp:82]   --->   Operation 2557 'zext' 'zext_ln82_604' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2558 [1/1] (0.43ns)   --->   "%icmp_ln82_604 = icmp_eq  i2 %zext_ln82_604, i2 %check_bit_604" [firmware/model_test.cpp:82]   --->   Operation 2558 'icmp' 'icmp_ln82_604' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2559 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_604)   --->   "%xor_ln82_604 = xor i1 %icmp_ln82_604, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2559 'xor' 'xor_ln82_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2560 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_604 = and i1 %and_ln82_511, i1 %xor_ln82_604" [firmware/model_test.cpp:82]   --->   Operation 2560 'and' 'and_ln82_604' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2561 [1/1] (0.27ns)   --->   "%check_bit_605 = select i1 %icmp_ln82_604, i2 2, i2 %check_bit_604" [firmware/model_test.cpp:82]   --->   Operation 2561 'select' 'check_bit_605' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2562 [1/1] (0.00ns)   --->   "%zext_ln82_605 = zext i1 %and_ln82_512" [firmware/model_test.cpp:82]   --->   Operation 2562 'zext' 'zext_ln82_605' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2563 [1/1] (0.43ns)   --->   "%icmp_ln82_605 = icmp_eq  i2 %zext_ln82_605, i2 %check_bit_605" [firmware/model_test.cpp:82]   --->   Operation 2563 'icmp' 'icmp_ln82_605' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2564 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_605)   --->   "%xor_ln82_605 = xor i1 %icmp_ln82_605, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2564 'xor' 'xor_ln82_605' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2565 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_605 = and i1 %and_ln82_512, i1 %xor_ln82_605" [firmware/model_test.cpp:82]   --->   Operation 2565 'and' 'and_ln82_605' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2566 [1/1] (0.27ns)   --->   "%check_bit_606 = select i1 %icmp_ln82_605, i2 2, i2 %check_bit_605" [firmware/model_test.cpp:82]   --->   Operation 2566 'select' 'check_bit_606' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2567 [1/1] (0.00ns)   --->   "%zext_ln82_606 = zext i1 %and_ln82_513" [firmware/model_test.cpp:82]   --->   Operation 2567 'zext' 'zext_ln82_606' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2568 [1/1] (0.43ns)   --->   "%icmp_ln82_606 = icmp_eq  i2 %zext_ln82_606, i2 %check_bit_606" [firmware/model_test.cpp:82]   --->   Operation 2568 'icmp' 'icmp_ln82_606' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2569 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_606)   --->   "%xor_ln82_606 = xor i1 %icmp_ln82_606, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2569 'xor' 'xor_ln82_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2570 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_606 = and i1 %and_ln82_513, i1 %xor_ln82_606" [firmware/model_test.cpp:82]   --->   Operation 2570 'and' 'and_ln82_606' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2571 [1/1] (0.27ns)   --->   "%check_bit_607 = select i1 %icmp_ln82_606, i2 2, i2 %check_bit_606" [firmware/model_test.cpp:82]   --->   Operation 2571 'select' 'check_bit_607' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2572 [1/1] (0.00ns)   --->   "%zext_ln82_607 = zext i1 %and_ln82_514" [firmware/model_test.cpp:82]   --->   Operation 2572 'zext' 'zext_ln82_607' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2573 [1/1] (0.43ns)   --->   "%icmp_ln82_607 = icmp_eq  i2 %zext_ln82_607, i2 %check_bit_607" [firmware/model_test.cpp:82]   --->   Operation 2573 'icmp' 'icmp_ln82_607' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2574 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_671)   --->   "%select_ln91_642 = select i1 %icmp_ln82_600, i12 %tmp_27, i12 %tmp_26" [firmware/model_test.cpp:91]   --->   Operation 2574 'select' 'select_ln91_642' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2575 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_643 = select i1 %icmp_ln82_598, i12 %tmp_25, i12 %tmp_24" [firmware/model_test.cpp:91]   --->   Operation 2575 'select' 'select_ln91_643' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2576 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_672)   --->   "%select_ln91_644 = select i1 %icmp_ln82_596, i12 %tmp_23, i12 %tmp_22" [firmware/model_test.cpp:91]   --->   Operation 2576 'select' 'select_ln91_644' <Predicate = (or_ln82_678)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2577 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_645 = select i1 %icmp_ln82_594, i12 %tmp_21, i12 %tmp_20" [firmware/model_test.cpp:91]   --->   Operation 2577 'select' 'select_ln91_645' <Predicate = (!or_ln82_678)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2578 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_671 = select i1 %or_ln82_682, i12 %select_ln91_642, i12 %select_ln91_643" [firmware/model_test.cpp:91]   --->   Operation 2578 'select' 'select_ln91_671' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2579 [1/1] (0.12ns)   --->   "%or_ln91_284 = or i1 %or_ln82_682, i1 %or_ln82_680" [firmware/model_test.cpp:91]   --->   Operation 2579 'or' 'or_ln91_284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2580 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_672 = select i1 %or_ln82_678, i12 %select_ln91_644, i12 %select_ln91_645" [firmware/model_test.cpp:91]   --->   Operation 2580 'select' 'select_ln91_672' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2581 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_686 = select i1 %or_ln91_284, i12 %select_ln91_671, i12 %select_ln91_672" [firmware/model_test.cpp:91]   --->   Operation 2581 'select' 'select_ln91_686' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2582 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_799)   --->   "%or_ln82_777 = or i1 %icmp_ln82_679, i1 %icmp_ln82_678" [firmware/model_test.cpp:82]   --->   Operation 2582 'or' 'or_ln82_777' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2583 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_799)   --->   "%or_ln82_779 = or i1 %icmp_ln82_681, i1 %icmp_ln82_680" [firmware/model_test.cpp:82]   --->   Operation 2583 'or' 'or_ln82_779' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2584 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1515)   --->   "%select_ln82_1510 = select i1 %icmp_ln82_686, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 2584 'select' 'select_ln82_1510' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2585 [1/1] (0.12ns)   --->   "%or_ln82_784 = or i1 %icmp_ln82_686, i1 %icmp_ln82_685" [firmware/model_test.cpp:82]   --->   Operation 2585 'or' 'or_ln82_784' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2586 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1515)   --->   "%select_ln82_1511 = select i1 %or_ln82_784, i4 %select_ln82_1510, i4 %select_ln82_1507" [firmware/model_test.cpp:82]   --->   Operation 2586 'select' 'select_ln82_1511' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2587 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_793)   --->   "%or_ln82_785 = or i1 %icmp_ln82_687, i1 %icmp_ln82_686" [firmware/model_test.cpp:82]   --->   Operation 2587 'or' 'or_ln82_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2588 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1515)   --->   "%select_ln82_1514 = select i1 %icmp_ln82_688, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 2588 'select' 'select_ln82_1514' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2589 [1/1] (0.12ns)   --->   "%or_ln82_786 = or i1 %icmp_ln82_688, i1 %icmp_ln82_687" [firmware/model_test.cpp:82]   --->   Operation 2589 'or' 'or_ln82_786' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2590 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1515 = select i1 %or_ln82_786, i4 %select_ln82_1514, i4 %select_ln82_1511" [firmware/model_test.cpp:82]   --->   Operation 2590 'select' 'select_ln82_1515' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2591 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_793)   --->   "%or_ln82_787 = or i1 %icmp_ln82_689, i1 %icmp_ln82_688" [firmware/model_test.cpp:82]   --->   Operation 2591 'or' 'or_ln82_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2592 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1523)   --->   "%select_ln82_1518 = select i1 %icmp_ln82_690, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 2592 'select' 'select_ln82_1518' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2593 [1/1] (0.12ns)   --->   "%or_ln82_788 = or i1 %icmp_ln82_690, i1 %icmp_ln82_689" [firmware/model_test.cpp:82]   --->   Operation 2593 'or' 'or_ln82_788' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2594 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1523)   --->   "%select_ln82_1519 = select i1 %or_ln82_788, i4 %select_ln82_1518, i4 %select_ln82_1515" [firmware/model_test.cpp:82]   --->   Operation 2594 'select' 'select_ln82_1519' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2595 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_797)   --->   "%or_ln82_789 = or i1 %icmp_ln82_691, i1 %icmp_ln82_690" [firmware/model_test.cpp:82]   --->   Operation 2595 'or' 'or_ln82_789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2596 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1523)   --->   "%select_ln82_1522 = select i1 %icmp_ln82_692, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 2596 'select' 'select_ln82_1522' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2597 [1/1] (0.12ns)   --->   "%or_ln82_790 = or i1 %icmp_ln82_692, i1 %icmp_ln82_691" [firmware/model_test.cpp:82]   --->   Operation 2597 'or' 'or_ln82_790' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2598 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1523 = select i1 %or_ln82_790, i4 %select_ln82_1522, i4 %select_ln82_1519" [firmware/model_test.cpp:82]   --->   Operation 2598 'select' 'select_ln82_1523' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2599 [1/1] (0.00ns)   --->   "%zext_ln82_693 = zext i1 %and_ln82_601" [firmware/model_test.cpp:82]   --->   Operation 2599 'zext' 'zext_ln82_693' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2600 [1/1] (0.43ns)   --->   "%icmp_ln82_693 = icmp_eq  i2 %zext_ln82_693, i2 %check_bit_693" [firmware/model_test.cpp:82]   --->   Operation 2600 'icmp' 'icmp_ln82_693' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2601 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_797)   --->   "%or_ln82_791 = or i1 %icmp_ln82_693, i1 %icmp_ln82_692" [firmware/model_test.cpp:82]   --->   Operation 2601 'or' 'or_ln82_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2602 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_797)   --->   "%or_ln82_792 = or i1 %or_ln82_791, i1 %or_ln82_789" [firmware/model_test.cpp:82]   --->   Operation 2602 'or' 'or_ln82_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2603 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_793 = or i1 %or_ln82_787, i1 %or_ln82_785" [firmware/model_test.cpp:82]   --->   Operation 2603 'or' 'or_ln82_793' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2604 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1529)   --->   "%select_ln82_1525 = select i1 %or_ln82_783, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 2604 'select' 'select_ln82_1525' <Predicate = (or_ln82_794)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2605 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_799)   --->   "%or_ln82_795 = or i1 %or_ln82_779, i1 %or_ln82_777" [firmware/model_test.cpp:82]   --->   Operation 2605 'or' 'or_ln82_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2606 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_797 = or i1 %or_ln82_792, i1 %or_ln82_793" [firmware/model_test.cpp:82]   --->   Operation 2606 'or' 'or_ln82_797' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2607 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1529)   --->   "%select_ln82_1526 = select i1 %or_ln82_794, i2 %select_ln82_1525, i2 2" [firmware/model_test.cpp:82]   --->   Operation 2607 'select' 'select_ln82_1526' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2608 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_799)   --->   "%or_ln82_798 = or i1 %or_ln82_794, i1 %or_ln82_795" [firmware/model_test.cpp:82]   --->   Operation 2608 'or' 'or_ln82_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2609 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1529)   --->   "%select_ln82_1528 = select i1 %or_ln82_797, i2 3, i2 %select_ln82_1526" [firmware/model_test.cpp:82]   --->   Operation 2609 'select' 'select_ln82_1528' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2610 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_799 = or i1 %or_ln82_797, i1 %or_ln82_798" [firmware/model_test.cpp:82]   --->   Operation 2610 'or' 'or_ln82_799' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2611 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1529 = select i1 %or_ln82_799, i2 %select_ln82_1528, i2 %select_ln82_1527" [firmware/model_test.cpp:82]   --->   Operation 2611 'select' 'select_ln82_1529' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2612 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_693)   --->   "%xor_ln82_693 = xor i1 %icmp_ln82_693, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2612 'xor' 'xor_ln82_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2613 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_693 = and i1 %and_ln82_601, i1 %xor_ln82_693" [firmware/model_test.cpp:82]   --->   Operation 2613 'and' 'and_ln82_693' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2614 [1/1] (0.27ns)   --->   "%check_bit_694 = select i1 %icmp_ln82_693, i2 2, i2 %check_bit_693" [firmware/model_test.cpp:82]   --->   Operation 2614 'select' 'check_bit_694' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2615 [1/1] (0.00ns)   --->   "%zext_ln82_694 = zext i1 %and_ln82_602" [firmware/model_test.cpp:82]   --->   Operation 2615 'zext' 'zext_ln82_694' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2616 [1/1] (0.43ns)   --->   "%icmp_ln82_694 = icmp_eq  i2 %zext_ln82_694, i2 %check_bit_694" [firmware/model_test.cpp:82]   --->   Operation 2616 'icmp' 'icmp_ln82_694' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2617 [1/1] (0.12ns)   --->   "%or_ln82_800 = or i1 %icmp_ln82_694, i1 %icmp_ln82_693" [firmware/model_test.cpp:82]   --->   Operation 2617 'or' 'or_ln82_800' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2618 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_694)   --->   "%xor_ln82_694 = xor i1 %icmp_ln82_694, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2618 'xor' 'xor_ln82_694' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2619 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_694 = and i1 %and_ln82_602, i1 %xor_ln82_694" [firmware/model_test.cpp:82]   --->   Operation 2619 'and' 'and_ln82_694' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2620 [1/1] (0.27ns)   --->   "%check_bit_695 = select i1 %icmp_ln82_694, i2 2, i2 %check_bit_694" [firmware/model_test.cpp:82]   --->   Operation 2620 'select' 'check_bit_695' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2621 [1/1] (0.00ns)   --->   "%zext_ln82_695 = zext i1 %and_ln82_603" [firmware/model_test.cpp:82]   --->   Operation 2621 'zext' 'zext_ln82_695' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2622 [1/1] (0.43ns)   --->   "%icmp_ln82_695 = icmp_eq  i2 %zext_ln82_695, i2 %check_bit_695" [firmware/model_test.cpp:82]   --->   Operation 2622 'icmp' 'icmp_ln82_695' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2623 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_695)   --->   "%xor_ln82_695 = xor i1 %icmp_ln82_695, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2623 'xor' 'xor_ln82_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2624 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_695 = and i1 %and_ln82_603, i1 %xor_ln82_695" [firmware/model_test.cpp:82]   --->   Operation 2624 'and' 'and_ln82_695' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2625 [1/1] (0.27ns)   --->   "%check_bit_696 = select i1 %icmp_ln82_695, i2 2, i2 %check_bit_695" [firmware/model_test.cpp:82]   --->   Operation 2625 'select' 'check_bit_696' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2626 [1/1] (0.00ns)   --->   "%zext_ln82_696 = zext i1 %and_ln82_604" [firmware/model_test.cpp:82]   --->   Operation 2626 'zext' 'zext_ln82_696' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2627 [1/1] (0.43ns)   --->   "%icmp_ln82_696 = icmp_eq  i2 %zext_ln82_696, i2 %check_bit_696" [firmware/model_test.cpp:82]   --->   Operation 2627 'icmp' 'icmp_ln82_696' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2628 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_696)   --->   "%xor_ln82_696 = xor i1 %icmp_ln82_696, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2628 'xor' 'xor_ln82_696' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2629 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_696 = and i1 %and_ln82_604, i1 %xor_ln82_696" [firmware/model_test.cpp:82]   --->   Operation 2629 'and' 'and_ln82_696' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2630 [1/1] (0.27ns)   --->   "%check_bit_697 = select i1 %icmp_ln82_696, i2 2, i2 %check_bit_696" [firmware/model_test.cpp:82]   --->   Operation 2630 'select' 'check_bit_697' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2631 [1/1] (0.00ns)   --->   "%zext_ln82_697 = zext i1 %and_ln82_605" [firmware/model_test.cpp:82]   --->   Operation 2631 'zext' 'zext_ln82_697' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2632 [1/1] (0.43ns)   --->   "%icmp_ln82_697 = icmp_eq  i2 %zext_ln82_697, i2 %check_bit_697" [firmware/model_test.cpp:82]   --->   Operation 2632 'icmp' 'icmp_ln82_697' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2633 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_697)   --->   "%xor_ln82_697 = xor i1 %icmp_ln82_697, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2633 'xor' 'xor_ln82_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2634 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_697 = and i1 %and_ln82_605, i1 %xor_ln82_697" [firmware/model_test.cpp:82]   --->   Operation 2634 'and' 'and_ln82_697' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2635 [1/1] (0.27ns)   --->   "%check_bit_698 = select i1 %icmp_ln82_697, i2 2, i2 %check_bit_697" [firmware/model_test.cpp:82]   --->   Operation 2635 'select' 'check_bit_698' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2636 [1/1] (0.00ns)   --->   "%zext_ln82_698 = zext i1 %and_ln82_606" [firmware/model_test.cpp:82]   --->   Operation 2636 'zext' 'zext_ln82_698' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2637 [1/1] (0.43ns)   --->   "%icmp_ln82_698 = icmp_eq  i2 %zext_ln82_698, i2 %check_bit_698" [firmware/model_test.cpp:82]   --->   Operation 2637 'icmp' 'icmp_ln82_698' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2638 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_698)   --->   "%xor_ln82_698 = xor i1 %icmp_ln82_698, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2638 'xor' 'xor_ln82_698' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2639 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_698 = and i1 %and_ln82_606, i1 %xor_ln82_698" [firmware/model_test.cpp:82]   --->   Operation 2639 'and' 'and_ln82_698' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2640 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_768)   --->   "%select_ln91_739 = select i1 %icmp_ln82_692, i12 %tmp_27, i12 %tmp_26" [firmware/model_test.cpp:91]   --->   Operation 2640 'select' 'select_ln91_739' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2641 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_740 = select i1 %icmp_ln82_690, i12 %tmp_25, i12 %tmp_24" [firmware/model_test.cpp:91]   --->   Operation 2641 'select' 'select_ln91_740' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2642 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_769)   --->   "%select_ln91_741 = select i1 %icmp_ln82_688, i12 %tmp_23, i12 %tmp_22" [firmware/model_test.cpp:91]   --->   Operation 2642 'select' 'select_ln91_741' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2643 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_742 = select i1 %icmp_ln82_686, i12 %tmp_21, i12 %tmp_20" [firmware/model_test.cpp:91]   --->   Operation 2643 'select' 'select_ln91_742' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2644 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_768 = select i1 %or_ln82_790, i12 %select_ln91_739, i12 %select_ln91_740" [firmware/model_test.cpp:91]   --->   Operation 2644 'select' 'select_ln91_768' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2645 [1/1] (0.12ns)   --->   "%or_ln91_325 = or i1 %or_ln82_790, i1 %or_ln82_788" [firmware/model_test.cpp:91]   --->   Operation 2645 'or' 'or_ln91_325' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2646 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_769 = select i1 %or_ln82_786, i12 %select_ln91_741, i12 %select_ln91_742" [firmware/model_test.cpp:91]   --->   Operation 2646 'select' 'select_ln91_769' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2647 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_782 = select i1 %or_ln91_325, i12 %select_ln91_768, i12 %select_ln91_769" [firmware/model_test.cpp:91]   --->   Operation 2647 'select' 'select_ln91_782' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2648 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_907)   --->   "%or_ln82_885 = or i1 %icmp_ln82_770, i1 %icmp_ln82_769" [firmware/model_test.cpp:82]   --->   Operation 2648 'or' 'or_ln82_885' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2649 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_907)   --->   "%or_ln82_887 = or i1 %icmp_ln82_772, i1 %icmp_ln82_771" [firmware/model_test.cpp:82]   --->   Operation 2649 'or' 'or_ln82_887' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2650 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_901)   --->   "%or_ln82_893 = or i1 %icmp_ln82_778, i1 %icmp_ln82_777" [firmware/model_test.cpp:82]   --->   Operation 2650 'or' 'or_ln82_893' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2651 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1721)   --->   "%select_ln82_1716 = select i1 %icmp_ln82_779, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 2651 'select' 'select_ln82_1716' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2652 [1/1] (0.12ns)   --->   "%or_ln82_894 = or i1 %icmp_ln82_779, i1 %icmp_ln82_778" [firmware/model_test.cpp:82]   --->   Operation 2652 'or' 'or_ln82_894' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2653 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1721)   --->   "%select_ln82_1717 = select i1 %or_ln82_894, i4 %select_ln82_1716, i4 %select_ln82_1713" [firmware/model_test.cpp:82]   --->   Operation 2653 'select' 'select_ln82_1717' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2654 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_901)   --->   "%or_ln82_895 = or i1 %icmp_ln82_780, i1 %icmp_ln82_779" [firmware/model_test.cpp:82]   --->   Operation 2654 'or' 'or_ln82_895' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2655 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1721)   --->   "%select_ln82_1720 = select i1 %icmp_ln82_781, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 2655 'select' 'select_ln82_1720' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2656 [1/1] (0.12ns)   --->   "%or_ln82_896 = or i1 %icmp_ln82_781, i1 %icmp_ln82_780" [firmware/model_test.cpp:82]   --->   Operation 2656 'or' 'or_ln82_896' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2657 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1721 = select i1 %or_ln82_896, i4 %select_ln82_1720, i4 %select_ln82_1717" [firmware/model_test.cpp:82]   --->   Operation 2657 'select' 'select_ln82_1721' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2658 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_871)   --->   "%xor_ln82_781 = xor i1 %icmp_ln82_781, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2658 'xor' 'xor_ln82_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2659 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_871)   --->   "%and_ln82_781 = and i1 %and_ln82_690, i1 %xor_ln82_781" [firmware/model_test.cpp:82]   --->   Operation 2659 'and' 'and_ln82_781' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2660 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_905)   --->   "%or_ln82_897 = or i1 %icmp_ln82_782, i1 %icmp_ln82_781" [firmware/model_test.cpp:82]   --->   Operation 2660 'or' 'or_ln82_897' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2661 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_872)   --->   "%xor_ln82_782 = xor i1 %icmp_ln82_782, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2661 'xor' 'xor_ln82_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2662 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_872)   --->   "%and_ln82_782 = and i1 %and_ln82_691, i1 %xor_ln82_782" [firmware/model_test.cpp:82]   --->   Operation 2662 'and' 'and_ln82_782' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2663 [1/1] (0.00ns)   --->   "%zext_ln82_783 = zext i1 %and_ln82_692" [firmware/model_test.cpp:82]   --->   Operation 2663 'zext' 'zext_ln82_783' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2664 [1/1] (0.43ns)   --->   "%icmp_ln82_783 = icmp_eq  i2 %zext_ln82_783, i2 %check_bit_783" [firmware/model_test.cpp:82]   --->   Operation 2664 'icmp' 'icmp_ln82_783' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2665 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1734)   --->   "%select_ln82_1724 = select i1 %icmp_ln82_783, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 2665 'select' 'select_ln82_1724' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2666 [1/1] (0.12ns)   --->   "%or_ln82_898 = or i1 %icmp_ln82_783, i1 %icmp_ln82_782" [firmware/model_test.cpp:82]   --->   Operation 2666 'or' 'or_ln82_898' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2667 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1734)   --->   "%select_ln82_1725 = select i1 %or_ln82_898, i4 %select_ln82_1724, i4 %select_ln82_1721" [firmware/model_test.cpp:82]   --->   Operation 2667 'select' 'select_ln82_1725' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2668 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_873)   --->   "%xor_ln82_783 = xor i1 %icmp_ln82_783, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2668 'xor' 'xor_ln82_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2669 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_873)   --->   "%and_ln82_783 = and i1 %and_ln82_692, i1 %xor_ln82_783" [firmware/model_test.cpp:82]   --->   Operation 2669 'and' 'and_ln82_783' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2670 [1/1] (0.27ns)   --->   "%check_bit_784 = select i1 %icmp_ln82_783, i2 2, i2 %check_bit_783" [firmware/model_test.cpp:82]   --->   Operation 2670 'select' 'check_bit_784' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2671 [1/1] (0.00ns)   --->   "%zext_ln82_784 = zext i1 %and_ln82_693" [firmware/model_test.cpp:82]   --->   Operation 2671 'zext' 'zext_ln82_784' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2672 [1/1] (0.43ns)   --->   "%icmp_ln82_784 = icmp_eq  i2 %zext_ln82_784, i2 %check_bit_784" [firmware/model_test.cpp:82]   --->   Operation 2672 'icmp' 'icmp_ln82_784' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2673 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_905)   --->   "%or_ln82_899 = or i1 %icmp_ln82_784, i1 %icmp_ln82_783" [firmware/model_test.cpp:82]   --->   Operation 2673 'or' 'or_ln82_899' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2674 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_905)   --->   "%or_ln82_900 = or i1 %or_ln82_899, i1 %or_ln82_897" [firmware/model_test.cpp:82]   --->   Operation 2674 'or' 'or_ln82_900' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2675 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_901 = or i1 %or_ln82_895, i1 %or_ln82_893" [firmware/model_test.cpp:82]   --->   Operation 2675 'or' 'or_ln82_901' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2676 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1731)   --->   "%select_ln82_1727 = select i1 %or_ln82_891, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 2676 'select' 'select_ln82_1727' <Predicate = (or_ln82_902)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2677 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_907)   --->   "%or_ln82_903 = or i1 %or_ln82_887, i1 %or_ln82_885" [firmware/model_test.cpp:82]   --->   Operation 2677 'or' 'or_ln82_903' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2678 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_905 = or i1 %or_ln82_900, i1 %or_ln82_901" [firmware/model_test.cpp:82]   --->   Operation 2678 'or' 'or_ln82_905' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2679 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1731)   --->   "%select_ln82_1728 = select i1 %or_ln82_902, i2 %select_ln82_1727, i2 2" [firmware/model_test.cpp:82]   --->   Operation 2679 'select' 'select_ln82_1728' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2680 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_907)   --->   "%or_ln82_906 = or i1 %or_ln82_902, i1 %or_ln82_903" [firmware/model_test.cpp:82]   --->   Operation 2680 'or' 'or_ln82_906' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2681 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1731)   --->   "%select_ln82_1730 = select i1 %or_ln82_905, i2 3, i2 %select_ln82_1728" [firmware/model_test.cpp:82]   --->   Operation 2681 'select' 'select_ln82_1730' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2682 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_907 = or i1 %or_ln82_905, i1 %or_ln82_906" [firmware/model_test.cpp:82]   --->   Operation 2682 'or' 'or_ln82_907' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2683 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1731 = select i1 %or_ln82_907, i2 %select_ln82_1730, i2 %select_ln82_1729" [firmware/model_test.cpp:82]   --->   Operation 2683 'select' 'select_ln82_1731' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2684 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_874)   --->   "%xor_ln82_784 = xor i1 %icmp_ln82_784, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2684 'xor' 'xor_ln82_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2685 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_874)   --->   "%and_ln82_784 = and i1 %and_ln82_693, i1 %xor_ln82_784" [firmware/model_test.cpp:82]   --->   Operation 2685 'and' 'and_ln82_784' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2686 [1/1] (0.27ns)   --->   "%check_bit_785 = select i1 %icmp_ln82_784, i2 2, i2 %check_bit_784" [firmware/model_test.cpp:82]   --->   Operation 2686 'select' 'check_bit_785' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2687 [1/1] (0.00ns)   --->   "%zext_ln82_785 = zext i1 %and_ln82_694" [firmware/model_test.cpp:82]   --->   Operation 2687 'zext' 'zext_ln82_785' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2688 [1/1] (0.43ns)   --->   "%icmp_ln82_785 = icmp_eq  i2 %zext_ln82_785, i2 %check_bit_785" [firmware/model_test.cpp:82]   --->   Operation 2688 'icmp' 'icmp_ln82_785' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2689 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1734)   --->   "%select_ln82_1733 = select i1 %icmp_ln82_785, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 2689 'select' 'select_ln82_1733' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2690 [1/1] (0.12ns)   --->   "%or_ln82_908 = or i1 %icmp_ln82_785, i1 %icmp_ln82_784" [firmware/model_test.cpp:82]   --->   Operation 2690 'or' 'or_ln82_908' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2691 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1734 = select i1 %or_ln82_908, i4 %select_ln82_1733, i4 %select_ln82_1725" [firmware/model_test.cpp:82]   --->   Operation 2691 'select' 'select_ln82_1734' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2692 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_875)   --->   "%xor_ln82_785 = xor i1 %icmp_ln82_785, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2692 'xor' 'xor_ln82_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2693 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_875)   --->   "%and_ln82_785 = and i1 %and_ln82_694, i1 %xor_ln82_785" [firmware/model_test.cpp:82]   --->   Operation 2693 'and' 'and_ln82_785' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2694 [1/1] (0.27ns)   --->   "%check_bit_786 = select i1 %icmp_ln82_785, i2 2, i2 %check_bit_785" [firmware/model_test.cpp:82]   --->   Operation 2694 'select' 'check_bit_786' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2695 [1/1] (0.00ns)   --->   "%zext_ln82_786 = zext i1 %and_ln82_695" [firmware/model_test.cpp:82]   --->   Operation 2695 'zext' 'zext_ln82_786' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2696 [1/1] (0.43ns)   --->   "%icmp_ln82_786 = icmp_eq  i2 %zext_ln82_786, i2 %check_bit_786" [firmware/model_test.cpp:82]   --->   Operation 2696 'icmp' 'icmp_ln82_786' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2697 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_876)   --->   "%xor_ln82_786 = xor i1 %icmp_ln82_786, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2697 'xor' 'xor_ln82_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2698 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_876)   --->   "%and_ln82_786 = and i1 %and_ln82_695, i1 %xor_ln82_786" [firmware/model_test.cpp:82]   --->   Operation 2698 'and' 'and_ln82_786' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2699 [1/1] (0.27ns)   --->   "%check_bit_787 = select i1 %icmp_ln82_786, i2 2, i2 %check_bit_786" [firmware/model_test.cpp:82]   --->   Operation 2699 'select' 'check_bit_787' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2700 [1/1] (0.00ns)   --->   "%zext_ln82_787 = zext i1 %and_ln82_696" [firmware/model_test.cpp:82]   --->   Operation 2700 'zext' 'zext_ln82_787' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2701 [1/1] (0.43ns)   --->   "%icmp_ln82_787 = icmp_eq  i2 %zext_ln82_787, i2 %check_bit_787" [firmware/model_test.cpp:82]   --->   Operation 2701 'icmp' 'icmp_ln82_787' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2702 [1/1] (0.27ns)   --->   "%check_bit_788 = select i1 %icmp_ln82_787, i2 2, i2 %check_bit_787" [firmware/model_test.cpp:82]   --->   Operation 2702 'select' 'check_bit_788' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2703 [1/1] (0.00ns)   --->   "%zext_ln82_788 = zext i1 %and_ln82_697" [firmware/model_test.cpp:82]   --->   Operation 2703 'zext' 'zext_ln82_788' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2704 [1/1] (0.43ns)   --->   "%icmp_ln82_788 = icmp_eq  i2 %zext_ln82_788, i2 %check_bit_788" [firmware/model_test.cpp:82]   --->   Operation 2704 'icmp' 'icmp_ln82_788' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2705 [1/1] (0.27ns)   --->   "%check_bit_789 = select i1 %icmp_ln82_788, i2 2, i2 %check_bit_788" [firmware/model_test.cpp:82]   --->   Operation 2705 'select' 'check_bit_789' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2706 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_863)   --->   "%select_ln91_835 = select i1 %icmp_ln82_783, i12 %tmp_27, i12 %tmp_26" [firmware/model_test.cpp:91]   --->   Operation 2706 'select' 'select_ln91_835' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2707 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_836 = select i1 %icmp_ln82_781, i12 %tmp_25, i12 %tmp_24" [firmware/model_test.cpp:91]   --->   Operation 2707 'select' 'select_ln91_836' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2708 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_864)   --->   "%select_ln91_837 = select i1 %icmp_ln82_779, i12 %tmp_23, i12 %tmp_22" [firmware/model_test.cpp:91]   --->   Operation 2708 'select' 'select_ln91_837' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2709 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_838 = select i1 %icmp_ln82_777, i12 %tmp_21, i12 %tmp_20" [firmware/model_test.cpp:91]   --->   Operation 2709 'select' 'select_ln91_838' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2710 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_863 = select i1 %or_ln82_898, i12 %select_ln91_835, i12 %select_ln91_836" [firmware/model_test.cpp:91]   --->   Operation 2710 'select' 'select_ln91_863' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2711 [1/1] (0.12ns)   --->   "%or_ln91_366 = or i1 %or_ln82_898, i1 %or_ln82_896" [firmware/model_test.cpp:91]   --->   Operation 2711 'or' 'or_ln91_366' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2712 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_864 = select i1 %or_ln82_894, i12 %select_ln91_837, i12 %select_ln91_838" [firmware/model_test.cpp:91]   --->   Operation 2712 'select' 'select_ln91_864' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2713 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_877 = select i1 %or_ln91_366, i12 %select_ln91_863, i12 %select_ln91_864" [firmware/model_test.cpp:91]   --->   Operation 2713 'select' 'select_ln91_877' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2714 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1014)   --->   "%or_ln82_992 = or i1 %icmp_ln82_860, i1 %icmp_ln82_859" [firmware/model_test.cpp:82]   --->   Operation 2714 'or' 'or_ln82_992' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2715 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1014)   --->   "%or_ln82_994 = or i1 %icmp_ln82_862, i1 %icmp_ln82_861" [firmware/model_test.cpp:82]   --->   Operation 2715 'or' 'or_ln82_994' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2716 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1008)   --->   "%or_ln82_1000 = or i1 %icmp_ln82_868, i1 %icmp_ln82_867" [firmware/model_test.cpp:82]   --->   Operation 2716 'or' 'or_ln82_1000' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2717 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1921)   --->   "%select_ln82_1916 = select i1 %icmp_ln82_869, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 2717 'select' 'select_ln82_1916' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2718 [1/1] (0.12ns)   --->   "%or_ln82_1001 = or i1 %icmp_ln82_869, i1 %icmp_ln82_868" [firmware/model_test.cpp:82]   --->   Operation 2718 'or' 'or_ln82_1001' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2719 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1921)   --->   "%select_ln82_1917 = select i1 %or_ln82_1001, i4 %select_ln82_1916, i4 %select_ln82_1913" [firmware/model_test.cpp:82]   --->   Operation 2719 'select' 'select_ln82_1917' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2720 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1008)   --->   "%or_ln82_1002 = or i1 %icmp_ln82_870, i1 %icmp_ln82_869" [firmware/model_test.cpp:82]   --->   Operation 2720 'or' 'or_ln82_1002' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2721 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_871)   --->   "%zext_ln82_871 = zext i1 %and_ln82_781" [firmware/model_test.cpp:82]   --->   Operation 2721 'zext' 'zext_ln82_871' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2722 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_871 = icmp_eq  i2 %zext_ln82_871, i2 %check_bit_871" [firmware/model_test.cpp:82]   --->   Operation 2722 'icmp' 'icmp_ln82_871' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2723 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1921)   --->   "%select_ln82_1920 = select i1 %icmp_ln82_871, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 2723 'select' 'select_ln82_1920' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2724 [1/1] (0.12ns)   --->   "%or_ln82_1003 = or i1 %icmp_ln82_871, i1 %icmp_ln82_870" [firmware/model_test.cpp:82]   --->   Operation 2724 'or' 'or_ln82_1003' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2725 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1921 = select i1 %or_ln82_1003, i4 %select_ln82_1920, i4 %select_ln82_1917" [firmware/model_test.cpp:82]   --->   Operation 2725 'select' 'select_ln82_1921' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2726 [1/1] (0.27ns)   --->   "%check_bit_872 = select i1 %icmp_ln82_871, i2 2, i2 %check_bit_871" [firmware/model_test.cpp:82]   --->   Operation 2726 'select' 'check_bit_872' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2727 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_872)   --->   "%zext_ln82_872 = zext i1 %and_ln82_782" [firmware/model_test.cpp:82]   --->   Operation 2727 'zext' 'zext_ln82_872' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2728 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_872 = icmp_eq  i2 %zext_ln82_872, i2 %check_bit_872" [firmware/model_test.cpp:82]   --->   Operation 2728 'icmp' 'icmp_ln82_872' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2729 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1012)   --->   "%or_ln82_1004 = or i1 %icmp_ln82_872, i1 %icmp_ln82_871" [firmware/model_test.cpp:82]   --->   Operation 2729 'or' 'or_ln82_1004' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2730 [1/1] (0.27ns)   --->   "%check_bit_873 = select i1 %icmp_ln82_872, i2 2, i2 %check_bit_872" [firmware/model_test.cpp:82]   --->   Operation 2730 'select' 'check_bit_873' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2731 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_873)   --->   "%zext_ln82_873 = zext i1 %and_ln82_783" [firmware/model_test.cpp:82]   --->   Operation 2731 'zext' 'zext_ln82_873' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2732 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_873 = icmp_eq  i2 %zext_ln82_873, i2 %check_bit_873" [firmware/model_test.cpp:82]   --->   Operation 2732 'icmp' 'icmp_ln82_873' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2733 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1934)   --->   "%select_ln82_1924 = select i1 %icmp_ln82_873, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 2733 'select' 'select_ln82_1924' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2734 [1/1] (0.12ns)   --->   "%or_ln82_1005 = or i1 %icmp_ln82_873, i1 %icmp_ln82_872" [firmware/model_test.cpp:82]   --->   Operation 2734 'or' 'or_ln82_1005' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2735 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1934)   --->   "%select_ln82_1925 = select i1 %or_ln82_1005, i4 %select_ln82_1924, i4 %select_ln82_1921" [firmware/model_test.cpp:82]   --->   Operation 2735 'select' 'select_ln82_1925' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2736 [1/1] (0.27ns)   --->   "%check_bit_874 = select i1 %icmp_ln82_873, i2 2, i2 %check_bit_873" [firmware/model_test.cpp:82]   --->   Operation 2736 'select' 'check_bit_874' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2737 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_874)   --->   "%zext_ln82_874 = zext i1 %and_ln82_784" [firmware/model_test.cpp:82]   --->   Operation 2737 'zext' 'zext_ln82_874' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2738 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_874 = icmp_eq  i2 %zext_ln82_874, i2 %check_bit_874" [firmware/model_test.cpp:82]   --->   Operation 2738 'icmp' 'icmp_ln82_874' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2739 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1012)   --->   "%or_ln82_1006 = or i1 %icmp_ln82_874, i1 %icmp_ln82_873" [firmware/model_test.cpp:82]   --->   Operation 2739 'or' 'or_ln82_1006' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2740 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1012)   --->   "%or_ln82_1007 = or i1 %or_ln82_1006, i1 %or_ln82_1004" [firmware/model_test.cpp:82]   --->   Operation 2740 'or' 'or_ln82_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2741 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1008 = or i1 %or_ln82_1002, i1 %or_ln82_1000" [firmware/model_test.cpp:82]   --->   Operation 2741 'or' 'or_ln82_1008' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2742 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1931)   --->   "%select_ln82_1927 = select i1 %or_ln82_998, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 2742 'select' 'select_ln82_1927' <Predicate = (or_ln82_1009)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2743 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1014)   --->   "%or_ln82_1010 = or i1 %or_ln82_994, i1 %or_ln82_992" [firmware/model_test.cpp:82]   --->   Operation 2743 'or' 'or_ln82_1010' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2744 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1012 = or i1 %or_ln82_1007, i1 %or_ln82_1008" [firmware/model_test.cpp:82]   --->   Operation 2744 'or' 'or_ln82_1012' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2745 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1931)   --->   "%select_ln82_1928 = select i1 %or_ln82_1009, i2 %select_ln82_1927, i2 2" [firmware/model_test.cpp:82]   --->   Operation 2745 'select' 'select_ln82_1928' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2746 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1014)   --->   "%or_ln82_1013 = or i1 %or_ln82_1009, i1 %or_ln82_1010" [firmware/model_test.cpp:82]   --->   Operation 2746 'or' 'or_ln82_1013' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2747 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1931)   --->   "%select_ln82_1930 = select i1 %or_ln82_1012, i2 3, i2 %select_ln82_1928" [firmware/model_test.cpp:82]   --->   Operation 2747 'select' 'select_ln82_1930' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2748 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1014 = or i1 %or_ln82_1012, i1 %or_ln82_1013" [firmware/model_test.cpp:82]   --->   Operation 2748 'or' 'or_ln82_1014' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2749 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1931 = select i1 %or_ln82_1014, i2 %select_ln82_1930, i2 %select_ln82_1929" [firmware/model_test.cpp:82]   --->   Operation 2749 'select' 'select_ln82_1931' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2750 [1/1] (0.27ns)   --->   "%check_bit_875 = select i1 %icmp_ln82_874, i2 2, i2 %check_bit_874" [firmware/model_test.cpp:82]   --->   Operation 2750 'select' 'check_bit_875' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2751 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_875)   --->   "%zext_ln82_875 = zext i1 %and_ln82_785" [firmware/model_test.cpp:82]   --->   Operation 2751 'zext' 'zext_ln82_875' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2752 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_875 = icmp_eq  i2 %zext_ln82_875, i2 %check_bit_875" [firmware/model_test.cpp:82]   --->   Operation 2752 'icmp' 'icmp_ln82_875' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2753 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1934)   --->   "%select_ln82_1933 = select i1 %icmp_ln82_875, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 2753 'select' 'select_ln82_1933' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2754 [1/1] (0.12ns)   --->   "%or_ln82_1015 = or i1 %icmp_ln82_875, i1 %icmp_ln82_874" [firmware/model_test.cpp:82]   --->   Operation 2754 'or' 'or_ln82_1015' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2755 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1934 = select i1 %or_ln82_1015, i4 %select_ln82_1933, i4 %select_ln82_1925" [firmware/model_test.cpp:82]   --->   Operation 2755 'select' 'select_ln82_1934' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2756 [1/1] (0.27ns)   --->   "%check_bit_876 = select i1 %icmp_ln82_875, i2 2, i2 %check_bit_875" [firmware/model_test.cpp:82]   --->   Operation 2756 'select' 'check_bit_876' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2757 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_876)   --->   "%zext_ln82_876 = zext i1 %and_ln82_786" [firmware/model_test.cpp:82]   --->   Operation 2757 'zext' 'zext_ln82_876' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 2758 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_876 = icmp_eq  i2 %zext_ln82_876, i2 %check_bit_876" [firmware/model_test.cpp:82]   --->   Operation 2758 'icmp' 'icmp_ln82_876' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2759 [1/1] (0.27ns)   --->   "%check_bit_877 = select i1 %icmp_ln82_876, i2 2, i2 %check_bit_876" [firmware/model_test.cpp:82]   --->   Operation 2759 'select' 'check_bit_877' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2760 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_958)   --->   "%select_ln91_930 = select i1 %icmp_ln82_873, i12 %tmp_27, i12 %tmp_26" [firmware/model_test.cpp:91]   --->   Operation 2760 'select' 'select_ln91_930' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2761 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_931 = select i1 %icmp_ln82_871, i12 %tmp_25, i12 %tmp_24" [firmware/model_test.cpp:91]   --->   Operation 2761 'select' 'select_ln91_931' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2762 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_959)   --->   "%select_ln91_932 = select i1 %icmp_ln82_869, i12 %tmp_23, i12 %tmp_22" [firmware/model_test.cpp:91]   --->   Operation 2762 'select' 'select_ln91_932' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2763 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_933 = select i1 %icmp_ln82_867, i12 %tmp_21, i12 %tmp_20" [firmware/model_test.cpp:91]   --->   Operation 2763 'select' 'select_ln91_933' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2764 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_958 = select i1 %or_ln82_1005, i12 %select_ln91_930, i12 %select_ln91_931" [firmware/model_test.cpp:91]   --->   Operation 2764 'select' 'select_ln91_958' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2765 [1/1] (0.12ns)   --->   "%or_ln91_407 = or i1 %or_ln82_1005, i1 %or_ln82_1003" [firmware/model_test.cpp:91]   --->   Operation 2765 'or' 'or_ln91_407' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 2766 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_959 = select i1 %or_ln82_1001, i12 %select_ln91_932, i12 %select_ln91_933" [firmware/model_test.cpp:91]   --->   Operation 2766 'select' 'select_ln91_959' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_7 : Operation 2767 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_972 = select i1 %or_ln91_407, i12 %select_ln91_958, i12 %select_ln91_959" [firmware/model_test.cpp:91]   --->   Operation 2767 'select' 'select_ln91_972' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.31>
ST_8 : Operation 2768 [1/1] (0.74ns)   --->   "%icmp_ln59_43 = icmp_ne  i12 %tmp_42, i12 0" [firmware/model_test.cpp:59]   --->   Operation 2768 'icmp' 'icmp_ln59_43' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2769 [1/1] (0.74ns)   --->   "%icmp_ln59_44 = icmp_ne  i12 %tmp_43, i12 0" [firmware/model_test.cpp:59]   --->   Operation 2769 'icmp' 'icmp_ln59_44' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2770 [1/1] (0.74ns)   --->   "%icmp_ln59_45 = icmp_ne  i12 %tmp_44, i12 0" [firmware/model_test.cpp:59]   --->   Operation 2770 'icmp' 'icmp_ln59_45' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2771 [1/1] (0.74ns)   --->   "%icmp_ln59_46 = icmp_ne  i12 %tmp_45, i12 0" [firmware/model_test.cpp:59]   --->   Operation 2771 'icmp' 'icmp_ln59_46' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2772 [1/1] (0.74ns)   --->   "%icmp_ln59_47 = icmp_ne  i12 %tmp_46, i12 0" [firmware/model_test.cpp:59]   --->   Operation 2772 'icmp' 'icmp_ln59_47' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2773 [1/1] (0.74ns)   --->   "%icmp_ln59_48 = icmp_ne  i12 %tmp_47, i12 0" [firmware/model_test.cpp:59]   --->   Operation 2773 'icmp' 'icmp_ln59_48' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2774 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_40)   --->   "%xor_ln82_40 = xor i1 %icmp_ln82_40, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2774 'xor' 'xor_ln82_40' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2775 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_40 = and i1 %icmp_ln59_41, i1 %xor_ln82_40" [firmware/model_test.cpp:82]   --->   Operation 2775 'and' 'and_ln82_40' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2776 [1/1] (0.27ns)   --->   "%check_bit_41 = select i1 %icmp_ln82_40, i2 2, i2 %check_bit_40" [firmware/model_test.cpp:82]   --->   Operation 2776 'select' 'check_bit_41' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2777 [1/1] (0.00ns)   --->   "%zext_ln82_41 = zext i1 %icmp_ln59_42" [firmware/model_test.cpp:82]   --->   Operation 2777 'zext' 'zext_ln82_41' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2778 [1/1] (0.43ns)   --->   "%icmp_ln82_41 = icmp_eq  i2 %zext_ln82_41, i2 %check_bit_41" [firmware/model_test.cpp:82]   --->   Operation 2778 'icmp' 'icmp_ln82_41' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2779 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_41)   --->   "%xor_ln82_41 = xor i1 %icmp_ln82_41, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2779 'xor' 'xor_ln82_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2780 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_41 = and i1 %icmp_ln59_42, i1 %xor_ln82_41" [firmware/model_test.cpp:82]   --->   Operation 2780 'and' 'and_ln82_41' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2781 [1/1] (0.27ns)   --->   "%check_bit_42 = select i1 %icmp_ln82_41, i2 2, i2 %check_bit_41" [firmware/model_test.cpp:82]   --->   Operation 2781 'select' 'check_bit_42' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2782 [1/1] (0.00ns)   --->   "%zext_ln82_42 = zext i1 %icmp_ln59_43" [firmware/model_test.cpp:82]   --->   Operation 2782 'zext' 'zext_ln82_42' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2783 [1/1] (0.43ns)   --->   "%icmp_ln82_42 = icmp_eq  i2 %zext_ln82_42, i2 %check_bit_42" [firmware/model_test.cpp:82]   --->   Operation 2783 'icmp' 'icmp_ln82_42' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2784 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_42)   --->   "%xor_ln82_42 = xor i1 %icmp_ln82_42, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2784 'xor' 'xor_ln82_42' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2785 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_42 = and i1 %icmp_ln59_43, i1 %xor_ln82_42" [firmware/model_test.cpp:82]   --->   Operation 2785 'and' 'and_ln82_42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2786 [1/1] (0.27ns)   --->   "%check_bit_43 = select i1 %icmp_ln82_42, i2 2, i2 %check_bit_42" [firmware/model_test.cpp:82]   --->   Operation 2786 'select' 'check_bit_43' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2787 [1/1] (0.00ns)   --->   "%zext_ln82_43 = zext i1 %icmp_ln59_44" [firmware/model_test.cpp:82]   --->   Operation 2787 'zext' 'zext_ln82_43' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2788 [1/1] (0.43ns)   --->   "%icmp_ln82_43 = icmp_eq  i2 %zext_ln82_43, i2 %check_bit_43" [firmware/model_test.cpp:82]   --->   Operation 2788 'icmp' 'icmp_ln82_43' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2789 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_43)   --->   "%xor_ln82_43 = xor i1 %icmp_ln82_43, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2789 'xor' 'xor_ln82_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2790 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_43 = and i1 %icmp_ln59_44, i1 %xor_ln82_43" [firmware/model_test.cpp:82]   --->   Operation 2790 'and' 'and_ln82_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2791 [1/1] (0.27ns)   --->   "%check_bit_44 = select i1 %icmp_ln82_43, i2 2, i2 %check_bit_43" [firmware/model_test.cpp:82]   --->   Operation 2791 'select' 'check_bit_44' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2792 [1/1] (0.00ns)   --->   "%zext_ln82_44 = zext i1 %icmp_ln59_45" [firmware/model_test.cpp:82]   --->   Operation 2792 'zext' 'zext_ln82_44' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2793 [1/1] (0.43ns)   --->   "%icmp_ln82_44 = icmp_eq  i2 %zext_ln82_44, i2 %check_bit_44" [firmware/model_test.cpp:82]   --->   Operation 2793 'icmp' 'icmp_ln82_44' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2794 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_44)   --->   "%xor_ln82_44 = xor i1 %icmp_ln82_44, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2794 'xor' 'xor_ln82_44' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2795 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_44 = and i1 %icmp_ln59_45, i1 %xor_ln82_44" [firmware/model_test.cpp:82]   --->   Operation 2795 'and' 'and_ln82_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2796 [1/1] (0.27ns)   --->   "%check_bit_45 = select i1 %icmp_ln82_44, i2 2, i2 %check_bit_44" [firmware/model_test.cpp:82]   --->   Operation 2796 'select' 'check_bit_45' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2797 [1/1] (0.00ns)   --->   "%zext_ln82_45 = zext i1 %icmp_ln59_46" [firmware/model_test.cpp:82]   --->   Operation 2797 'zext' 'zext_ln82_45' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2798 [1/1] (0.43ns)   --->   "%icmp_ln82_45 = icmp_eq  i2 %zext_ln82_45, i2 %check_bit_45" [firmware/model_test.cpp:82]   --->   Operation 2798 'icmp' 'icmp_ln82_45' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2799 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_45)   --->   "%xor_ln82_45 = xor i1 %icmp_ln82_45, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2799 'xor' 'xor_ln82_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2800 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_45 = and i1 %icmp_ln59_46, i1 %xor_ln82_45" [firmware/model_test.cpp:82]   --->   Operation 2800 'and' 'and_ln82_45' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2801 [1/1] (0.27ns)   --->   "%check_bit_46 = select i1 %icmp_ln82_45, i2 2, i2 %check_bit_45" [firmware/model_test.cpp:82]   --->   Operation 2801 'select' 'check_bit_46' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2802 [1/1] (0.00ns)   --->   "%zext_ln82_46 = zext i1 %icmp_ln59_47" [firmware/model_test.cpp:82]   --->   Operation 2802 'zext' 'zext_ln82_46' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2803 [1/1] (0.43ns)   --->   "%icmp_ln82_46 = icmp_eq  i2 %zext_ln82_46, i2 %check_bit_46" [firmware/model_test.cpp:82]   --->   Operation 2803 'icmp' 'icmp_ln82_46' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2804 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_137)   --->   "%xor_ln82_137 = xor i1 %icmp_ln82_137, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2804 'xor' 'xor_ln82_137' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2805 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_137 = and i1 %and_ln82_39, i1 %xor_ln82_137" [firmware/model_test.cpp:82]   --->   Operation 2805 'and' 'and_ln82_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2806 [1/1] (0.27ns)   --->   "%check_bit_138 = select i1 %icmp_ln82_137, i2 2, i2 %check_bit_137" [firmware/model_test.cpp:82]   --->   Operation 2806 'select' 'check_bit_138' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2807 [1/1] (0.00ns)   --->   "%zext_ln82_138 = zext i1 %and_ln82_40" [firmware/model_test.cpp:82]   --->   Operation 2807 'zext' 'zext_ln82_138' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2808 [1/1] (0.43ns)   --->   "%icmp_ln82_138 = icmp_eq  i2 %zext_ln82_138, i2 %check_bit_138" [firmware/model_test.cpp:82]   --->   Operation 2808 'icmp' 'icmp_ln82_138' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2809 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_138)   --->   "%xor_ln82_138 = xor i1 %icmp_ln82_138, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2809 'xor' 'xor_ln82_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2810 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_138 = and i1 %and_ln82_40, i1 %xor_ln82_138" [firmware/model_test.cpp:82]   --->   Operation 2810 'and' 'and_ln82_138' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2811 [1/1] (0.27ns)   --->   "%check_bit_139 = select i1 %icmp_ln82_138, i2 2, i2 %check_bit_138" [firmware/model_test.cpp:82]   --->   Operation 2811 'select' 'check_bit_139' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2812 [1/1] (0.00ns)   --->   "%zext_ln82_139 = zext i1 %and_ln82_41" [firmware/model_test.cpp:82]   --->   Operation 2812 'zext' 'zext_ln82_139' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2813 [1/1] (0.43ns)   --->   "%icmp_ln82_139 = icmp_eq  i2 %zext_ln82_139, i2 %check_bit_139" [firmware/model_test.cpp:82]   --->   Operation 2813 'icmp' 'icmp_ln82_139' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2814 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_139)   --->   "%xor_ln82_139 = xor i1 %icmp_ln82_139, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2814 'xor' 'xor_ln82_139' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2815 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_139 = and i1 %and_ln82_41, i1 %xor_ln82_139" [firmware/model_test.cpp:82]   --->   Operation 2815 'and' 'and_ln82_139' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2816 [1/1] (0.27ns)   --->   "%check_bit_140 = select i1 %icmp_ln82_139, i2 2, i2 %check_bit_139" [firmware/model_test.cpp:82]   --->   Operation 2816 'select' 'check_bit_140' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2817 [1/1] (0.00ns)   --->   "%zext_ln82_140 = zext i1 %and_ln82_42" [firmware/model_test.cpp:82]   --->   Operation 2817 'zext' 'zext_ln82_140' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2818 [1/1] (0.43ns)   --->   "%icmp_ln82_140 = icmp_eq  i2 %zext_ln82_140, i2 %check_bit_140" [firmware/model_test.cpp:82]   --->   Operation 2818 'icmp' 'icmp_ln82_140' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2819 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_140)   --->   "%xor_ln82_140 = xor i1 %icmp_ln82_140, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2819 'xor' 'xor_ln82_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2820 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_140 = and i1 %and_ln82_42, i1 %xor_ln82_140" [firmware/model_test.cpp:82]   --->   Operation 2820 'and' 'and_ln82_140' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2821 [1/1] (0.27ns)   --->   "%check_bit_141 = select i1 %icmp_ln82_140, i2 2, i2 %check_bit_140" [firmware/model_test.cpp:82]   --->   Operation 2821 'select' 'check_bit_141' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2822 [1/1] (0.00ns)   --->   "%zext_ln82_141 = zext i1 %and_ln82_43" [firmware/model_test.cpp:82]   --->   Operation 2822 'zext' 'zext_ln82_141' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2823 [1/1] (0.43ns)   --->   "%icmp_ln82_141 = icmp_eq  i2 %zext_ln82_141, i2 %check_bit_141" [firmware/model_test.cpp:82]   --->   Operation 2823 'icmp' 'icmp_ln82_141' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2824 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_141)   --->   "%xor_ln82_141 = xor i1 %icmp_ln82_141, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2824 'xor' 'xor_ln82_141' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2825 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_141 = and i1 %and_ln82_43, i1 %xor_ln82_141" [firmware/model_test.cpp:82]   --->   Operation 2825 'and' 'and_ln82_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2826 [1/1] (0.27ns)   --->   "%check_bit_142 = select i1 %icmp_ln82_141, i2 2, i2 %check_bit_141" [firmware/model_test.cpp:82]   --->   Operation 2826 'select' 'check_bit_142' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2827 [1/1] (0.00ns)   --->   "%zext_ln82_142 = zext i1 %and_ln82_44" [firmware/model_test.cpp:82]   --->   Operation 2827 'zext' 'zext_ln82_142' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2828 [1/1] (0.43ns)   --->   "%icmp_ln82_142 = icmp_eq  i2 %zext_ln82_142, i2 %check_bit_142" [firmware/model_test.cpp:82]   --->   Operation 2828 'icmp' 'icmp_ln82_142' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2829 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_142)   --->   "%xor_ln82_142 = xor i1 %icmp_ln82_142, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2829 'xor' 'xor_ln82_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2830 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_142 = and i1 %and_ln82_44, i1 %xor_ln82_142" [firmware/model_test.cpp:82]   --->   Operation 2830 'and' 'and_ln82_142' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2831 [1/1] (0.27ns)   --->   "%check_bit_143 = select i1 %icmp_ln82_142, i2 2, i2 %check_bit_142" [firmware/model_test.cpp:82]   --->   Operation 2831 'select' 'check_bit_143' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2832 [1/1] (0.00ns)   --->   "%zext_ln82_143 = zext i1 %and_ln82_45" [firmware/model_test.cpp:82]   --->   Operation 2832 'zext' 'zext_ln82_143' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2833 [1/1] (0.43ns)   --->   "%icmp_ln82_143 = icmp_eq  i2 %zext_ln82_143, i2 %check_bit_143" [firmware/model_test.cpp:82]   --->   Operation 2833 'icmp' 'icmp_ln82_143' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2834 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_233)   --->   "%xor_ln82_233 = xor i1 %icmp_ln82_233, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2834 'xor' 'xor_ln82_233' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2835 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_233 = and i1 %and_ln82_136, i1 %xor_ln82_233" [firmware/model_test.cpp:82]   --->   Operation 2835 'and' 'and_ln82_233' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2836 [1/1] (0.27ns)   --->   "%check_bit_234 = select i1 %icmp_ln82_233, i2 2, i2 %check_bit_233" [firmware/model_test.cpp:82]   --->   Operation 2836 'select' 'check_bit_234' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2837 [1/1] (0.00ns)   --->   "%zext_ln82_234 = zext i1 %and_ln82_137" [firmware/model_test.cpp:82]   --->   Operation 2837 'zext' 'zext_ln82_234' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2838 [1/1] (0.43ns)   --->   "%icmp_ln82_234 = icmp_eq  i2 %zext_ln82_234, i2 %check_bit_234" [firmware/model_test.cpp:82]   --->   Operation 2838 'icmp' 'icmp_ln82_234' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2839 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_234)   --->   "%xor_ln82_234 = xor i1 %icmp_ln82_234, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2839 'xor' 'xor_ln82_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2840 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_234 = and i1 %and_ln82_137, i1 %xor_ln82_234" [firmware/model_test.cpp:82]   --->   Operation 2840 'and' 'and_ln82_234' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2841 [1/1] (0.27ns)   --->   "%check_bit_235 = select i1 %icmp_ln82_234, i2 2, i2 %check_bit_234" [firmware/model_test.cpp:82]   --->   Operation 2841 'select' 'check_bit_235' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2842 [1/1] (0.00ns)   --->   "%zext_ln82_235 = zext i1 %and_ln82_138" [firmware/model_test.cpp:82]   --->   Operation 2842 'zext' 'zext_ln82_235' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2843 [1/1] (0.43ns)   --->   "%icmp_ln82_235 = icmp_eq  i2 %zext_ln82_235, i2 %check_bit_235" [firmware/model_test.cpp:82]   --->   Operation 2843 'icmp' 'icmp_ln82_235' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2844 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_235)   --->   "%xor_ln82_235 = xor i1 %icmp_ln82_235, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2844 'xor' 'xor_ln82_235' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2845 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_235 = and i1 %and_ln82_138, i1 %xor_ln82_235" [firmware/model_test.cpp:82]   --->   Operation 2845 'and' 'and_ln82_235' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2846 [1/1] (0.27ns)   --->   "%check_bit_236 = select i1 %icmp_ln82_235, i2 2, i2 %check_bit_235" [firmware/model_test.cpp:82]   --->   Operation 2846 'select' 'check_bit_236' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2847 [1/1] (0.00ns)   --->   "%zext_ln82_236 = zext i1 %and_ln82_139" [firmware/model_test.cpp:82]   --->   Operation 2847 'zext' 'zext_ln82_236' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2848 [1/1] (0.43ns)   --->   "%icmp_ln82_236 = icmp_eq  i2 %zext_ln82_236, i2 %check_bit_236" [firmware/model_test.cpp:82]   --->   Operation 2848 'icmp' 'icmp_ln82_236' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2849 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_236)   --->   "%xor_ln82_236 = xor i1 %icmp_ln82_236, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2849 'xor' 'xor_ln82_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2850 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_236 = and i1 %and_ln82_139, i1 %xor_ln82_236" [firmware/model_test.cpp:82]   --->   Operation 2850 'and' 'and_ln82_236' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2851 [1/1] (0.27ns)   --->   "%check_bit_237 = select i1 %icmp_ln82_236, i2 2, i2 %check_bit_236" [firmware/model_test.cpp:82]   --->   Operation 2851 'select' 'check_bit_237' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2852 [1/1] (0.00ns)   --->   "%zext_ln82_237 = zext i1 %and_ln82_140" [firmware/model_test.cpp:82]   --->   Operation 2852 'zext' 'zext_ln82_237' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2853 [1/1] (0.43ns)   --->   "%icmp_ln82_237 = icmp_eq  i2 %zext_ln82_237, i2 %check_bit_237" [firmware/model_test.cpp:82]   --->   Operation 2853 'icmp' 'icmp_ln82_237' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2854 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_237)   --->   "%xor_ln82_237 = xor i1 %icmp_ln82_237, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2854 'xor' 'xor_ln82_237' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2855 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_237 = and i1 %and_ln82_140, i1 %xor_ln82_237" [firmware/model_test.cpp:82]   --->   Operation 2855 'and' 'and_ln82_237' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2856 [1/1] (0.27ns)   --->   "%check_bit_238 = select i1 %icmp_ln82_237, i2 2, i2 %check_bit_237" [firmware/model_test.cpp:82]   --->   Operation 2856 'select' 'check_bit_238' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2857 [1/1] (0.00ns)   --->   "%zext_ln82_238 = zext i1 %and_ln82_141" [firmware/model_test.cpp:82]   --->   Operation 2857 'zext' 'zext_ln82_238' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2858 [1/1] (0.43ns)   --->   "%icmp_ln82_238 = icmp_eq  i2 %zext_ln82_238, i2 %check_bit_238" [firmware/model_test.cpp:82]   --->   Operation 2858 'icmp' 'icmp_ln82_238' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2859 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_238)   --->   "%xor_ln82_238 = xor i1 %icmp_ln82_238, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2859 'xor' 'xor_ln82_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2860 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_238 = and i1 %and_ln82_141, i1 %xor_ln82_238" [firmware/model_test.cpp:82]   --->   Operation 2860 'and' 'and_ln82_238' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2861 [1/1] (0.27ns)   --->   "%check_bit_239 = select i1 %icmp_ln82_238, i2 2, i2 %check_bit_238" [firmware/model_test.cpp:82]   --->   Operation 2861 'select' 'check_bit_239' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2862 [1/1] (0.00ns)   --->   "%zext_ln82_239 = zext i1 %and_ln82_142" [firmware/model_test.cpp:82]   --->   Operation 2862 'zext' 'zext_ln82_239' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2863 [1/1] (0.43ns)   --->   "%icmp_ln82_239 = icmp_eq  i2 %zext_ln82_239, i2 %check_bit_239" [firmware/model_test.cpp:82]   --->   Operation 2863 'icmp' 'icmp_ln82_239' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2864 [1/1] (0.12ns)   --->   "%or_ln82_372 = or i1 %icmp_ln82_328, i1 %icmp_ln82_327" [firmware/model_test.cpp:82]   --->   Operation 2864 'or' 'or_ln82_372' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2865 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_328)   --->   "%xor_ln82_328 = xor i1 %icmp_ln82_328, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2865 'xor' 'xor_ln82_328' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2866 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_328 = and i1 %and_ln82_232, i1 %xor_ln82_328" [firmware/model_test.cpp:82]   --->   Operation 2866 'and' 'and_ln82_328' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2867 [1/1] (0.27ns)   --->   "%check_bit_329 = select i1 %icmp_ln82_328, i2 2, i2 %check_bit_328" [firmware/model_test.cpp:82]   --->   Operation 2867 'select' 'check_bit_329' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2868 [1/1] (0.00ns)   --->   "%zext_ln82_329 = zext i1 %and_ln82_233" [firmware/model_test.cpp:82]   --->   Operation 2868 'zext' 'zext_ln82_329' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2869 [1/1] (0.43ns)   --->   "%icmp_ln82_329 = icmp_eq  i2 %zext_ln82_329, i2 %check_bit_329" [firmware/model_test.cpp:82]   --->   Operation 2869 'icmp' 'icmp_ln82_329' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2870 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_329)   --->   "%xor_ln82_329 = xor i1 %icmp_ln82_329, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2870 'xor' 'xor_ln82_329' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2871 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_329 = and i1 %and_ln82_233, i1 %xor_ln82_329" [firmware/model_test.cpp:82]   --->   Operation 2871 'and' 'and_ln82_329' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2872 [1/1] (0.27ns)   --->   "%check_bit_330 = select i1 %icmp_ln82_329, i2 2, i2 %check_bit_329" [firmware/model_test.cpp:82]   --->   Operation 2872 'select' 'check_bit_330' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2873 [1/1] (0.00ns)   --->   "%zext_ln82_330 = zext i1 %and_ln82_234" [firmware/model_test.cpp:82]   --->   Operation 2873 'zext' 'zext_ln82_330' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2874 [1/1] (0.43ns)   --->   "%icmp_ln82_330 = icmp_eq  i2 %zext_ln82_330, i2 %check_bit_330" [firmware/model_test.cpp:82]   --->   Operation 2874 'icmp' 'icmp_ln82_330' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2875 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_330)   --->   "%xor_ln82_330 = xor i1 %icmp_ln82_330, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2875 'xor' 'xor_ln82_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2876 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_330 = and i1 %and_ln82_234, i1 %xor_ln82_330" [firmware/model_test.cpp:82]   --->   Operation 2876 'and' 'and_ln82_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2877 [1/1] (0.27ns)   --->   "%check_bit_331 = select i1 %icmp_ln82_330, i2 2, i2 %check_bit_330" [firmware/model_test.cpp:82]   --->   Operation 2877 'select' 'check_bit_331' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2878 [1/1] (0.00ns)   --->   "%zext_ln82_331 = zext i1 %and_ln82_235" [firmware/model_test.cpp:82]   --->   Operation 2878 'zext' 'zext_ln82_331' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2879 [1/1] (0.43ns)   --->   "%icmp_ln82_331 = icmp_eq  i2 %zext_ln82_331, i2 %check_bit_331" [firmware/model_test.cpp:82]   --->   Operation 2879 'icmp' 'icmp_ln82_331' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2880 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_331)   --->   "%xor_ln82_331 = xor i1 %icmp_ln82_331, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2880 'xor' 'xor_ln82_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2881 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_331 = and i1 %and_ln82_235, i1 %xor_ln82_331" [firmware/model_test.cpp:82]   --->   Operation 2881 'and' 'and_ln82_331' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2882 [1/1] (0.27ns)   --->   "%check_bit_332 = select i1 %icmp_ln82_331, i2 2, i2 %check_bit_331" [firmware/model_test.cpp:82]   --->   Operation 2882 'select' 'check_bit_332' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2883 [1/1] (0.00ns)   --->   "%zext_ln82_332 = zext i1 %and_ln82_236" [firmware/model_test.cpp:82]   --->   Operation 2883 'zext' 'zext_ln82_332' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2884 [1/1] (0.43ns)   --->   "%icmp_ln82_332 = icmp_eq  i2 %zext_ln82_332, i2 %check_bit_332" [firmware/model_test.cpp:82]   --->   Operation 2884 'icmp' 'icmp_ln82_332' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2885 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_332)   --->   "%xor_ln82_332 = xor i1 %icmp_ln82_332, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2885 'xor' 'xor_ln82_332' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2886 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_332 = and i1 %and_ln82_236, i1 %xor_ln82_332" [firmware/model_test.cpp:82]   --->   Operation 2886 'and' 'and_ln82_332' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2887 [1/1] (0.27ns)   --->   "%check_bit_333 = select i1 %icmp_ln82_332, i2 2, i2 %check_bit_332" [firmware/model_test.cpp:82]   --->   Operation 2887 'select' 'check_bit_333' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2888 [1/1] (0.00ns)   --->   "%zext_ln82_333 = zext i1 %and_ln82_237" [firmware/model_test.cpp:82]   --->   Operation 2888 'zext' 'zext_ln82_333' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2889 [1/1] (0.43ns)   --->   "%icmp_ln82_333 = icmp_eq  i2 %zext_ln82_333, i2 %check_bit_333" [firmware/model_test.cpp:82]   --->   Operation 2889 'icmp' 'icmp_ln82_333' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2890 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_333)   --->   "%xor_ln82_333 = xor i1 %icmp_ln82_333, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2890 'xor' 'xor_ln82_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2891 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_333 = and i1 %and_ln82_237, i1 %xor_ln82_333" [firmware/model_test.cpp:82]   --->   Operation 2891 'and' 'and_ln82_333' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2892 [1/1] (0.27ns)   --->   "%check_bit_334 = select i1 %icmp_ln82_333, i2 2, i2 %check_bit_333" [firmware/model_test.cpp:82]   --->   Operation 2892 'select' 'check_bit_334' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2893 [1/1] (0.00ns)   --->   "%zext_ln82_334 = zext i1 %and_ln82_238" [firmware/model_test.cpp:82]   --->   Operation 2893 'zext' 'zext_ln82_334' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2894 [1/1] (0.43ns)   --->   "%icmp_ln82_334 = icmp_eq  i2 %zext_ln82_334, i2 %check_bit_334" [firmware/model_test.cpp:82]   --->   Operation 2894 'icmp' 'icmp_ln82_334' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2895 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_999)   --->   "%zext_ln70_14 = zext i2 %select_ln82_912" [firmware/model_test.cpp:70]   --->   Operation 2895 'zext' 'zext_ln70_14' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2896 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_999)   --->   "%or_ln82_479 = or i1 %icmp_ln82_420, i1 %icmp_ln82_419" [firmware/model_test.cpp:82]   --->   Operation 2896 'or' 'or_ln82_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2897 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_931)   --->   "%select_ln82_926 = select i1 %icmp_ln82_421, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 2897 'select' 'select_ln82_926' <Predicate = (or_ln82_480)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2898 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_931)   --->   "%select_ln82_927 = select i1 %or_ln82_480, i4 %select_ln82_926, i4 %select_ln82_923" [firmware/model_test.cpp:82]   --->   Operation 2898 'select' 'select_ln82_927' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2899 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_999)   --->   "%or_ln82_481 = or i1 %icmp_ln82_422, i1 %icmp_ln82_421" [firmware/model_test.cpp:82]   --->   Operation 2899 'or' 'or_ln82_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2900 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_422)   --->   "%xor_ln82_422 = xor i1 %icmp_ln82_422, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2900 'xor' 'xor_ln82_422' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2901 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_422 = and i1 %and_ln82_327, i1 %xor_ln82_422" [firmware/model_test.cpp:82]   --->   Operation 2901 'and' 'and_ln82_422' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2902 [1/1] (0.27ns)   --->   "%check_bit_423 = select i1 %icmp_ln82_422, i2 2, i2 %check_bit_422" [firmware/model_test.cpp:82]   --->   Operation 2902 'select' 'check_bit_423' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2903 [1/1] (0.00ns)   --->   "%zext_ln82_423 = zext i1 %and_ln82_328" [firmware/model_test.cpp:82]   --->   Operation 2903 'zext' 'zext_ln82_423' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2904 [1/1] (0.43ns)   --->   "%icmp_ln82_423 = icmp_eq  i2 %zext_ln82_423, i2 %check_bit_423" [firmware/model_test.cpp:82]   --->   Operation 2904 'icmp' 'icmp_ln82_423' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2905 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_931)   --->   "%select_ln82_930 = select i1 %icmp_ln82_423, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 2905 'select' 'select_ln82_930' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2906 [1/1] (0.12ns)   --->   "%or_ln82_482 = or i1 %icmp_ln82_423, i1 %icmp_ln82_422" [firmware/model_test.cpp:82]   --->   Operation 2906 'or' 'or_ln82_482' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2907 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_931 = select i1 %or_ln82_482, i4 %select_ln82_930, i4 %select_ln82_927" [firmware/model_test.cpp:82]   --->   Operation 2907 'select' 'select_ln82_931' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2908 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_423)   --->   "%xor_ln82_423 = xor i1 %icmp_ln82_423, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2908 'xor' 'xor_ln82_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2909 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_423 = and i1 %and_ln82_328, i1 %xor_ln82_423" [firmware/model_test.cpp:82]   --->   Operation 2909 'and' 'and_ln82_423' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2910 [1/1] (0.27ns)   --->   "%check_bit_424 = select i1 %icmp_ln82_423, i2 2, i2 %check_bit_423" [firmware/model_test.cpp:82]   --->   Operation 2910 'select' 'check_bit_424' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2911 [1/1] (0.00ns)   --->   "%zext_ln82_424 = zext i1 %and_ln82_329" [firmware/model_test.cpp:82]   --->   Operation 2911 'zext' 'zext_ln82_424' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2912 [1/1] (0.43ns)   --->   "%icmp_ln82_424 = icmp_eq  i2 %zext_ln82_424, i2 %check_bit_424" [firmware/model_test.cpp:82]   --->   Operation 2912 'icmp' 'icmp_ln82_424' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2913 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_424)   --->   "%xor_ln82_424 = xor i1 %icmp_ln82_424, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2913 'xor' 'xor_ln82_424' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2914 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_424 = and i1 %and_ln82_329, i1 %xor_ln82_424" [firmware/model_test.cpp:82]   --->   Operation 2914 'and' 'and_ln82_424' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2915 [1/1] (0.27ns)   --->   "%check_bit_425 = select i1 %icmp_ln82_424, i2 2, i2 %check_bit_424" [firmware/model_test.cpp:82]   --->   Operation 2915 'select' 'check_bit_425' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2916 [1/1] (0.00ns)   --->   "%zext_ln82_425 = zext i1 %and_ln82_330" [firmware/model_test.cpp:82]   --->   Operation 2916 'zext' 'zext_ln82_425' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2917 [1/1] (0.43ns)   --->   "%icmp_ln82_425 = icmp_eq  i2 %zext_ln82_425, i2 %check_bit_425" [firmware/model_test.cpp:82]   --->   Operation 2917 'icmp' 'icmp_ln82_425' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2918 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_425)   --->   "%xor_ln82_425 = xor i1 %icmp_ln82_425, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2918 'xor' 'xor_ln82_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2919 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_425 = and i1 %and_ln82_330, i1 %xor_ln82_425" [firmware/model_test.cpp:82]   --->   Operation 2919 'and' 'and_ln82_425' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2920 [1/1] (0.27ns)   --->   "%check_bit_426 = select i1 %icmp_ln82_425, i2 2, i2 %check_bit_425" [firmware/model_test.cpp:82]   --->   Operation 2920 'select' 'check_bit_426' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2921 [1/1] (0.00ns)   --->   "%zext_ln82_426 = zext i1 %and_ln82_331" [firmware/model_test.cpp:82]   --->   Operation 2921 'zext' 'zext_ln82_426' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2922 [1/1] (0.43ns)   --->   "%icmp_ln82_426 = icmp_eq  i2 %zext_ln82_426, i2 %check_bit_426" [firmware/model_test.cpp:82]   --->   Operation 2922 'icmp' 'icmp_ln82_426' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2923 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_426)   --->   "%xor_ln82_426 = xor i1 %icmp_ln82_426, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2923 'xor' 'xor_ln82_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2924 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_426 = and i1 %and_ln82_331, i1 %xor_ln82_426" [firmware/model_test.cpp:82]   --->   Operation 2924 'and' 'and_ln82_426' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2925 [1/1] (0.27ns)   --->   "%check_bit_427 = select i1 %icmp_ln82_426, i2 2, i2 %check_bit_426" [firmware/model_test.cpp:82]   --->   Operation 2925 'select' 'check_bit_427' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2926 [1/1] (0.00ns)   --->   "%zext_ln82_427 = zext i1 %and_ln82_332" [firmware/model_test.cpp:82]   --->   Operation 2926 'zext' 'zext_ln82_427' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2927 [1/1] (0.43ns)   --->   "%icmp_ln82_427 = icmp_eq  i2 %zext_ln82_427, i2 %check_bit_427" [firmware/model_test.cpp:82]   --->   Operation 2927 'icmp' 'icmp_ln82_427' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2928 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_427)   --->   "%xor_ln82_427 = xor i1 %icmp_ln82_427, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2928 'xor' 'xor_ln82_427' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2929 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_427 = and i1 %and_ln82_332, i1 %xor_ln82_427" [firmware/model_test.cpp:82]   --->   Operation 2929 'and' 'and_ln82_427' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2930 [1/1] (0.27ns)   --->   "%check_bit_428 = select i1 %icmp_ln82_427, i2 2, i2 %check_bit_427" [firmware/model_test.cpp:82]   --->   Operation 2930 'select' 'check_bit_428' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2931 [1/1] (0.00ns)   --->   "%zext_ln82_428 = zext i1 %and_ln82_333" [firmware/model_test.cpp:82]   --->   Operation 2931 'zext' 'zext_ln82_428' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2932 [1/1] (0.43ns)   --->   "%icmp_ln82_428 = icmp_eq  i2 %zext_ln82_428, i2 %check_bit_428" [firmware/model_test.cpp:82]   --->   Operation 2932 'icmp' 'icmp_ln82_428' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2933 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_999)   --->   "%or_ln82_522 = or i1 %or_ln82_481, i1 %or_ln82_479" [firmware/model_test.cpp:82]   --->   Operation 2933 'or' 'or_ln82_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2934 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_999)   --->   "%or_ln82_529 = or i1 %or_ln82_522, i1 %or_ln82_523" [firmware/model_test.cpp:82]   --->   Operation 2934 'or' 'or_ln82_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2935 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_999 = select i1 %or_ln82_529, i3 4, i3 %zext_ln70_14" [firmware/model_test.cpp:82]   --->   Operation 2935 'select' 'select_ln82_999' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2936 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_501 = select i1 %or_ln91_220, i12 %select_ln91_497, i12 %select_ln91_498" [firmware/model_test.cpp:91]   --->   Operation 2936 'select' 'select_ln91_501' <Predicate = (or_ln91_224)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2937 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_503 = select i1 %or_ln91_224, i12 %select_ln91_501, i12 %tmp_3" [firmware/model_test.cpp:91]   --->   Operation 2937 'select' 'select_ln91_503' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2938 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1206)   --->   "%zext_ln70_16 = zext i2 %select_ln82_1119" [firmware/model_test.cpp:70]   --->   Operation 2938 'zext' 'zext_ln70_16' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2939 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_632)   --->   "%or_ln82_584 = or i1 %icmp_ln82_510, i1 %icmp_ln82_509" [firmware/model_test.cpp:82]   --->   Operation 2939 'or' 'or_ln82_584' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2940 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1130)   --->   "%select_ln82_1125 = select i1 %icmp_ln82_511, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 2940 'select' 'select_ln82_1125' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2941 [1/1] (0.12ns)   --->   "%or_ln82_585 = or i1 %icmp_ln82_511, i1 %icmp_ln82_510" [firmware/model_test.cpp:82]   --->   Operation 2941 'or' 'or_ln82_585' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2942 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1130)   --->   "%select_ln82_1126 = select i1 %or_ln82_585, i4 %select_ln82_1125, i4 %select_ln82_1122" [firmware/model_test.cpp:82]   --->   Operation 2942 'select' 'select_ln82_1126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2943 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_632)   --->   "%or_ln82_586 = or i1 %icmp_ln82_512, i1 %icmp_ln82_511" [firmware/model_test.cpp:82]   --->   Operation 2943 'or' 'or_ln82_586' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2944 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1130)   --->   "%select_ln82_1129 = select i1 %icmp_ln82_513, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 2944 'select' 'select_ln82_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2945 [1/1] (0.12ns)   --->   "%or_ln82_587 = or i1 %icmp_ln82_513, i1 %icmp_ln82_512" [firmware/model_test.cpp:82]   --->   Operation 2945 'or' 'or_ln82_587' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2946 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1130 = select i1 %or_ln82_587, i4 %select_ln82_1129, i4 %select_ln82_1126" [firmware/model_test.cpp:82]   --->   Operation 2946 'select' 'select_ln82_1130' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2947 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1206)   --->   "%or_ln82_588 = or i1 %icmp_ln82_514, i1 %icmp_ln82_513" [firmware/model_test.cpp:82]   --->   Operation 2947 'or' 'or_ln82_588' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2948 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1138)   --->   "%select_ln82_1133 = select i1 %icmp_ln82_515, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 2948 'select' 'select_ln82_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2949 [1/1] (0.12ns)   --->   "%or_ln82_589 = or i1 %icmp_ln82_515, i1 %icmp_ln82_514" [firmware/model_test.cpp:82]   --->   Operation 2949 'or' 'or_ln82_589' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2950 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1138)   --->   "%select_ln82_1134 = select i1 %or_ln82_589, i4 %select_ln82_1133, i4 %select_ln82_1130" [firmware/model_test.cpp:82]   --->   Operation 2950 'select' 'select_ln82_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2951 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_515)   --->   "%xor_ln82_515 = xor i1 %icmp_ln82_515, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2951 'xor' 'xor_ln82_515' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2952 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_515 = and i1 %and_ln82_421, i1 %xor_ln82_515" [firmware/model_test.cpp:82]   --->   Operation 2952 'and' 'and_ln82_515' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2953 [1/1] (0.27ns)   --->   "%check_bit_516 = select i1 %icmp_ln82_515, i2 2, i2 %check_bit_515" [firmware/model_test.cpp:82]   --->   Operation 2953 'select' 'check_bit_516' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2954 [1/1] (0.00ns)   --->   "%zext_ln82_516 = zext i1 %and_ln82_422" [firmware/model_test.cpp:82]   --->   Operation 2954 'zext' 'zext_ln82_516' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2955 [1/1] (0.43ns)   --->   "%icmp_ln82_516 = icmp_eq  i2 %zext_ln82_516, i2 %check_bit_516" [firmware/model_test.cpp:82]   --->   Operation 2955 'icmp' 'icmp_ln82_516' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2956 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1206)   --->   "%or_ln82_590 = or i1 %icmp_ln82_516, i1 %icmp_ln82_515" [firmware/model_test.cpp:82]   --->   Operation 2956 'or' 'or_ln82_590' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2957 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_516)   --->   "%xor_ln82_516 = xor i1 %icmp_ln82_516, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2957 'xor' 'xor_ln82_516' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2958 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_516 = and i1 %and_ln82_422, i1 %xor_ln82_516" [firmware/model_test.cpp:82]   --->   Operation 2958 'and' 'and_ln82_516' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2959 [1/1] (0.27ns)   --->   "%check_bit_517 = select i1 %icmp_ln82_516, i2 2, i2 %check_bit_516" [firmware/model_test.cpp:82]   --->   Operation 2959 'select' 'check_bit_517' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2960 [1/1] (0.00ns)   --->   "%zext_ln82_517 = zext i1 %and_ln82_423" [firmware/model_test.cpp:82]   --->   Operation 2960 'zext' 'zext_ln82_517' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2961 [1/1] (0.43ns)   --->   "%icmp_ln82_517 = icmp_eq  i2 %zext_ln82_517, i2 %check_bit_517" [firmware/model_test.cpp:82]   --->   Operation 2961 'icmp' 'icmp_ln82_517' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2962 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1138)   --->   "%select_ln82_1137 = select i1 %icmp_ln82_517, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 2962 'select' 'select_ln82_1137' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2963 [1/1] (0.12ns)   --->   "%or_ln82_591 = or i1 %icmp_ln82_517, i1 %icmp_ln82_516" [firmware/model_test.cpp:82]   --->   Operation 2963 'or' 'or_ln82_591' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2964 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1138 = select i1 %or_ln82_591, i4 %select_ln82_1137, i4 %select_ln82_1134" [firmware/model_test.cpp:82]   --->   Operation 2964 'select' 'select_ln82_1138' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2965 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_517)   --->   "%xor_ln82_517 = xor i1 %icmp_ln82_517, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2965 'xor' 'xor_ln82_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2966 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_517 = and i1 %and_ln82_423, i1 %xor_ln82_517" [firmware/model_test.cpp:82]   --->   Operation 2966 'and' 'and_ln82_517' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2967 [1/1] (0.27ns)   --->   "%check_bit_518 = select i1 %icmp_ln82_517, i2 2, i2 %check_bit_517" [firmware/model_test.cpp:82]   --->   Operation 2967 'select' 'check_bit_518' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2968 [1/1] (0.00ns)   --->   "%zext_ln82_518 = zext i1 %and_ln82_424" [firmware/model_test.cpp:82]   --->   Operation 2968 'zext' 'zext_ln82_518' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2969 [1/1] (0.43ns)   --->   "%icmp_ln82_518 = icmp_eq  i2 %zext_ln82_518, i2 %check_bit_518" [firmware/model_test.cpp:82]   --->   Operation 2969 'icmp' 'icmp_ln82_518' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2970 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_518)   --->   "%xor_ln82_518 = xor i1 %icmp_ln82_518, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2970 'xor' 'xor_ln82_518' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2971 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_518 = and i1 %and_ln82_424, i1 %xor_ln82_518" [firmware/model_test.cpp:82]   --->   Operation 2971 'and' 'and_ln82_518' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2972 [1/1] (0.27ns)   --->   "%check_bit_519 = select i1 %icmp_ln82_518, i2 2, i2 %check_bit_518" [firmware/model_test.cpp:82]   --->   Operation 2972 'select' 'check_bit_519' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2973 [1/1] (0.00ns)   --->   "%zext_ln82_519 = zext i1 %and_ln82_425" [firmware/model_test.cpp:82]   --->   Operation 2973 'zext' 'zext_ln82_519' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2974 [1/1] (0.43ns)   --->   "%icmp_ln82_519 = icmp_eq  i2 %zext_ln82_519, i2 %check_bit_519" [firmware/model_test.cpp:82]   --->   Operation 2974 'icmp' 'icmp_ln82_519' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2975 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_519)   --->   "%xor_ln82_519 = xor i1 %icmp_ln82_519, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2975 'xor' 'xor_ln82_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2976 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_519 = and i1 %and_ln82_425, i1 %xor_ln82_519" [firmware/model_test.cpp:82]   --->   Operation 2976 'and' 'and_ln82_519' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2977 [1/1] (0.27ns)   --->   "%check_bit_520 = select i1 %icmp_ln82_519, i2 2, i2 %check_bit_519" [firmware/model_test.cpp:82]   --->   Operation 2977 'select' 'check_bit_520' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2978 [1/1] (0.00ns)   --->   "%zext_ln82_520 = zext i1 %and_ln82_426" [firmware/model_test.cpp:82]   --->   Operation 2978 'zext' 'zext_ln82_520' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2979 [1/1] (0.43ns)   --->   "%icmp_ln82_520 = icmp_eq  i2 %zext_ln82_520, i2 %check_bit_520" [firmware/model_test.cpp:82]   --->   Operation 2979 'icmp' 'icmp_ln82_520' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2980 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_520)   --->   "%xor_ln82_520 = xor i1 %icmp_ln82_520, i1 1" [firmware/model_test.cpp:82]   --->   Operation 2980 'xor' 'xor_ln82_520' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2981 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_520 = and i1 %and_ln82_426, i1 %xor_ln82_520" [firmware/model_test.cpp:82]   --->   Operation 2981 'and' 'and_ln82_520' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2982 [1/1] (0.27ns)   --->   "%check_bit_521 = select i1 %icmp_ln82_520, i2 2, i2 %check_bit_520" [firmware/model_test.cpp:82]   --->   Operation 2982 'select' 'check_bit_521' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2983 [1/1] (0.00ns)   --->   "%zext_ln82_521 = zext i1 %and_ln82_427" [firmware/model_test.cpp:82]   --->   Operation 2983 'zext' 'zext_ln82_521' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 2984 [1/1] (0.43ns)   --->   "%icmp_ln82_521 = icmp_eq  i2 %zext_ln82_521, i2 %check_bit_521" [firmware/model_test.cpp:82]   --->   Operation 2984 'icmp' 'icmp_ln82_521' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2985 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1206)   --->   "%or_ln82_631 = or i1 %or_ln82_590, i1 %or_ln82_588" [firmware/model_test.cpp:82]   --->   Operation 2985 'or' 'or_ln82_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2986 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_632 = or i1 %or_ln82_586, i1 %or_ln82_584" [firmware/model_test.cpp:82]   --->   Operation 2986 'or' 'or_ln82_632' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2987 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1206)   --->   "%or_ln82_638 = or i1 %or_ln82_631, i1 %or_ln82_632" [firmware/model_test.cpp:82]   --->   Operation 2987 'or' 'or_ln82_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2988 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1206 = select i1 %or_ln82_638, i3 4, i3 %zext_ln70_16" [firmware/model_test.cpp:82]   --->   Operation 2988 'select' 'select_ln82_1206' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2989 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_572)   --->   "%select_ln91_540 = select i1 %icmp_ln82_515, i12 %tmp_35, i12 %tmp_34" [firmware/model_test.cpp:91]   --->   Operation 2989 'select' 'select_ln91_540' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2990 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_541 = select i1 %icmp_ln82_513, i12 %tmp_33, i12 %tmp_32" [firmware/model_test.cpp:91]   --->   Operation 2990 'select' 'select_ln91_541' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2991 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_573)   --->   "%select_ln91_542 = select i1 %icmp_ln82_511, i12 %tmp_31, i12 %tmp_30" [firmware/model_test.cpp:91]   --->   Operation 2991 'select' 'select_ln91_542' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2992 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_543 = select i1 %icmp_ln82_509, i12 %tmp_29, i12 %tmp_28" [firmware/model_test.cpp:91]   --->   Operation 2992 'select' 'select_ln91_543' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2993 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_572 = select i1 %or_ln82_589, i12 %select_ln91_540, i12 %select_ln91_541" [firmware/model_test.cpp:91]   --->   Operation 2993 'select' 'select_ln91_572' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2994 [1/1] (0.12ns)   --->   "%or_ln91_241 = or i1 %or_ln82_589, i1 %or_ln82_587" [firmware/model_test.cpp:91]   --->   Operation 2994 'or' 'or_ln91_241' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2995 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_573 = select i1 %or_ln82_585, i12 %select_ln91_542, i12 %select_ln91_543" [firmware/model_test.cpp:91]   --->   Operation 2995 'select' 'select_ln91_573' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2996 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_256)   --->   "%or_ln91_242 = or i1 %or_ln82_585, i1 %or_ln82_583" [firmware/model_test.cpp:91]   --->   Operation 2996 'or' 'or_ln91_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2997 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_600)   --->   "%or_ln91_244 = or i1 %or_ln82_569, i1 %or_ln82_567" [firmware/model_test.cpp:91]   --->   Operation 2997 'or' 'or_ln91_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 2998 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_596)   --->   "%select_ln91_588 = select i1 %or_ln91_241, i12 %select_ln91_572, i12 %select_ln91_573" [firmware/model_test.cpp:91]   --->   Operation 2998 'select' 'select_ln91_588' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 2999 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_256 = or i1 %or_ln91_241, i1 %or_ln91_242" [firmware/model_test.cpp:91]   --->   Operation 2999 'or' 'or_ln91_256' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3000 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_600)   --->   "%or_ln91_257 = or i1 %or_ln91_243, i1 %or_ln91_244" [firmware/model_test.cpp:91]   --->   Operation 3000 'or' 'or_ln91_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3001 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_596 = select i1 %or_ln91_256, i12 %select_ln91_588, i12 %select_ln91_589" [firmware/model_test.cpp:91]   --->   Operation 3001 'select' 'select_ln91_596' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3002 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_600)   --->   "%or_ln91_263 = or i1 %or_ln91_256, i1 %or_ln91_257" [firmware/model_test.cpp:91]   --->   Operation 3002 'or' 'or_ln91_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3003 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_600 = select i1 %or_ln91_263, i12 %select_ln91_596, i12 %select_ln91_597" [firmware/model_test.cpp:91]   --->   Operation 3003 'select' 'select_ln91_600' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3004 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1412)   --->   "%zext_ln70_18 = zext i2 %select_ln82_1325" [firmware/model_test.cpp:70]   --->   Operation 3004 'zext' 'zext_ln70_18' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3005 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1332)   --->   "%select_ln82_1327 = select i1 %icmp_ln82_602, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 3005 'select' 'select_ln82_1327' <Predicate = (or_ln82_692)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3006 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1332)   --->   "%select_ln82_1328 = select i1 %or_ln82_692, i4 %select_ln82_1327, i4 %select_ln82_1319" [firmware/model_test.cpp:82]   --->   Operation 3006 'select' 'select_ln82_1328' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3007 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_741)   --->   "%or_ln82_693 = or i1 %icmp_ln82_603, i1 %icmp_ln82_602" [firmware/model_test.cpp:82]   --->   Operation 3007 'or' 'or_ln82_693' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3008 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1332)   --->   "%select_ln82_1331 = select i1 %icmp_ln82_604, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3008 'select' 'select_ln82_1331' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3009 [1/1] (0.12ns)   --->   "%or_ln82_694 = or i1 %icmp_ln82_604, i1 %icmp_ln82_603" [firmware/model_test.cpp:82]   --->   Operation 3009 'or' 'or_ln82_694' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3010 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1332 = select i1 %or_ln82_694, i4 %select_ln82_1331, i4 %select_ln82_1328" [firmware/model_test.cpp:82]   --->   Operation 3010 'select' 'select_ln82_1332' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3011 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_741)   --->   "%or_ln82_695 = or i1 %icmp_ln82_605, i1 %icmp_ln82_604" [firmware/model_test.cpp:82]   --->   Operation 3011 'or' 'or_ln82_695' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3012 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1340)   --->   "%select_ln82_1335 = select i1 %icmp_ln82_606, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 3012 'select' 'select_ln82_1335' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3013 [1/1] (0.12ns)   --->   "%or_ln82_696 = or i1 %icmp_ln82_606, i1 %icmp_ln82_605" [firmware/model_test.cpp:82]   --->   Operation 3013 'or' 'or_ln82_696' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3014 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1340)   --->   "%select_ln82_1336 = select i1 %or_ln82_696, i4 %select_ln82_1335, i4 %select_ln82_1332" [firmware/model_test.cpp:82]   --->   Operation 3014 'select' 'select_ln82_1336' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3015 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1412)   --->   "%or_ln82_697 = or i1 %icmp_ln82_607, i1 %icmp_ln82_606" [firmware/model_test.cpp:82]   --->   Operation 3015 'or' 'or_ln82_697' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3016 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_607)   --->   "%xor_ln82_607 = xor i1 %icmp_ln82_607, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3016 'xor' 'xor_ln82_607' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3017 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_607 = and i1 %and_ln82_514, i1 %xor_ln82_607" [firmware/model_test.cpp:82]   --->   Operation 3017 'and' 'and_ln82_607' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3018 [1/1] (0.27ns)   --->   "%check_bit_608 = select i1 %icmp_ln82_607, i2 2, i2 %check_bit_607" [firmware/model_test.cpp:82]   --->   Operation 3018 'select' 'check_bit_608' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3019 [1/1] (0.00ns)   --->   "%zext_ln82_608 = zext i1 %and_ln82_515" [firmware/model_test.cpp:82]   --->   Operation 3019 'zext' 'zext_ln82_608' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3020 [1/1] (0.43ns)   --->   "%icmp_ln82_608 = icmp_eq  i2 %zext_ln82_608, i2 %check_bit_608" [firmware/model_test.cpp:82]   --->   Operation 3020 'icmp' 'icmp_ln82_608' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3021 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1340)   --->   "%select_ln82_1339 = select i1 %icmp_ln82_608, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 3021 'select' 'select_ln82_1339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3022 [1/1] (0.12ns)   --->   "%or_ln82_698 = or i1 %icmp_ln82_608, i1 %icmp_ln82_607" [firmware/model_test.cpp:82]   --->   Operation 3022 'or' 'or_ln82_698' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3023 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1340 = select i1 %or_ln82_698, i4 %select_ln82_1339, i4 %select_ln82_1336" [firmware/model_test.cpp:82]   --->   Operation 3023 'select' 'select_ln82_1340' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3024 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_608)   --->   "%xor_ln82_608 = xor i1 %icmp_ln82_608, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3024 'xor' 'xor_ln82_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3025 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_608 = and i1 %and_ln82_515, i1 %xor_ln82_608" [firmware/model_test.cpp:82]   --->   Operation 3025 'and' 'and_ln82_608' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3026 [1/1] (0.27ns)   --->   "%check_bit_609 = select i1 %icmp_ln82_608, i2 2, i2 %check_bit_608" [firmware/model_test.cpp:82]   --->   Operation 3026 'select' 'check_bit_609' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3027 [1/1] (0.00ns)   --->   "%zext_ln82_609 = zext i1 %and_ln82_516" [firmware/model_test.cpp:82]   --->   Operation 3027 'zext' 'zext_ln82_609' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3028 [1/1] (0.43ns)   --->   "%icmp_ln82_609 = icmp_eq  i2 %zext_ln82_609, i2 %check_bit_609" [firmware/model_test.cpp:82]   --->   Operation 3028 'icmp' 'icmp_ln82_609' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3029 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1412)   --->   "%or_ln82_699 = or i1 %icmp_ln82_609, i1 %icmp_ln82_608" [firmware/model_test.cpp:82]   --->   Operation 3029 'or' 'or_ln82_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3030 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_609)   --->   "%xor_ln82_609 = xor i1 %icmp_ln82_609, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3030 'xor' 'xor_ln82_609' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3031 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_609 = and i1 %and_ln82_516, i1 %xor_ln82_609" [firmware/model_test.cpp:82]   --->   Operation 3031 'and' 'and_ln82_609' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3032 [1/1] (0.27ns)   --->   "%check_bit_610 = select i1 %icmp_ln82_609, i2 2, i2 %check_bit_609" [firmware/model_test.cpp:82]   --->   Operation 3032 'select' 'check_bit_610' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3033 [1/1] (0.00ns)   --->   "%zext_ln82_610 = zext i1 %and_ln82_517" [firmware/model_test.cpp:82]   --->   Operation 3033 'zext' 'zext_ln82_610' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3034 [1/1] (0.43ns)   --->   "%icmp_ln82_610 = icmp_eq  i2 %zext_ln82_610, i2 %check_bit_610" [firmware/model_test.cpp:82]   --->   Operation 3034 'icmp' 'icmp_ln82_610' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3035 [1/1] (0.12ns)   --->   "%or_ln82_700 = or i1 %icmp_ln82_610, i1 %icmp_ln82_609" [firmware/model_test.cpp:82]   --->   Operation 3035 'or' 'or_ln82_700' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3036 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_610)   --->   "%xor_ln82_610 = xor i1 %icmp_ln82_610, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3036 'xor' 'xor_ln82_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3037 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_610 = and i1 %and_ln82_517, i1 %xor_ln82_610" [firmware/model_test.cpp:82]   --->   Operation 3037 'and' 'and_ln82_610' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3038 [1/1] (0.27ns)   --->   "%check_bit_611 = select i1 %icmp_ln82_610, i2 2, i2 %check_bit_610" [firmware/model_test.cpp:82]   --->   Operation 3038 'select' 'check_bit_611' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3039 [1/1] (0.00ns)   --->   "%zext_ln82_611 = zext i1 %and_ln82_518" [firmware/model_test.cpp:82]   --->   Operation 3039 'zext' 'zext_ln82_611' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3040 [1/1] (0.43ns)   --->   "%icmp_ln82_611 = icmp_eq  i2 %zext_ln82_611, i2 %check_bit_611" [firmware/model_test.cpp:82]   --->   Operation 3040 'icmp' 'icmp_ln82_611' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3041 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_611)   --->   "%xor_ln82_611 = xor i1 %icmp_ln82_611, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3041 'xor' 'xor_ln82_611' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3042 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_611 = and i1 %and_ln82_518, i1 %xor_ln82_611" [firmware/model_test.cpp:82]   --->   Operation 3042 'and' 'and_ln82_611' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3043 [1/1] (0.27ns)   --->   "%check_bit_612 = select i1 %icmp_ln82_611, i2 2, i2 %check_bit_611" [firmware/model_test.cpp:82]   --->   Operation 3043 'select' 'check_bit_612' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3044 [1/1] (0.00ns)   --->   "%zext_ln82_612 = zext i1 %and_ln82_519" [firmware/model_test.cpp:82]   --->   Operation 3044 'zext' 'zext_ln82_612' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3045 [1/1] (0.43ns)   --->   "%icmp_ln82_612 = icmp_eq  i2 %zext_ln82_612, i2 %check_bit_612" [firmware/model_test.cpp:82]   --->   Operation 3045 'icmp' 'icmp_ln82_612' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3046 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_612)   --->   "%xor_ln82_612 = xor i1 %icmp_ln82_612, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3046 'xor' 'xor_ln82_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3047 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_612 = and i1 %and_ln82_519, i1 %xor_ln82_612" [firmware/model_test.cpp:82]   --->   Operation 3047 'and' 'and_ln82_612' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3048 [1/1] (0.27ns)   --->   "%check_bit_613 = select i1 %icmp_ln82_612, i2 2, i2 %check_bit_612" [firmware/model_test.cpp:82]   --->   Operation 3048 'select' 'check_bit_613' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3049 [1/1] (0.00ns)   --->   "%zext_ln82_613 = zext i1 %and_ln82_520" [firmware/model_test.cpp:82]   --->   Operation 3049 'zext' 'zext_ln82_613' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3050 [1/1] (0.43ns)   --->   "%icmp_ln82_613 = icmp_eq  i2 %zext_ln82_613, i2 %check_bit_613" [firmware/model_test.cpp:82]   --->   Operation 3050 'icmp' 'icmp_ln82_613' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3051 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1412)   --->   "%or_ln82_740 = or i1 %or_ln82_699, i1 %or_ln82_697" [firmware/model_test.cpp:82]   --->   Operation 3051 'or' 'or_ln82_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3052 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_741 = or i1 %or_ln82_695, i1 %or_ln82_693" [firmware/model_test.cpp:82]   --->   Operation 3052 'or' 'or_ln82_741' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3053 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1412)   --->   "%or_ln82_747 = or i1 %or_ln82_740, i1 %or_ln82_741" [firmware/model_test.cpp:82]   --->   Operation 3053 'or' 'or_ln82_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3054 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1412 = select i1 %or_ln82_747, i3 4, i3 %zext_ln70_18" [firmware/model_test.cpp:82]   --->   Operation 3054 'select' 'select_ln82_1412' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3055 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_669)   --->   "%select_ln91_638 = select i1 %icmp_ln82_608, i12 %tmp_35, i12 %tmp_34" [firmware/model_test.cpp:91]   --->   Operation 3055 'select' 'select_ln91_638' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3056 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_639 = select i1 %icmp_ln82_606, i12 %tmp_33, i12 %tmp_32" [firmware/model_test.cpp:91]   --->   Operation 3056 'select' 'select_ln91_639' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3057 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_670)   --->   "%select_ln91_640 = select i1 %icmp_ln82_604, i12 %tmp_31, i12 %tmp_30" [firmware/model_test.cpp:91]   --->   Operation 3057 'select' 'select_ln91_640' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3058 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_641 = select i1 %icmp_ln82_602, i12 %tmp_29, i12 %tmp_28" [firmware/model_test.cpp:91]   --->   Operation 3058 'select' 'select_ln91_641' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3059 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_669 = select i1 %or_ln82_698, i12 %select_ln91_638, i12 %select_ln91_639" [firmware/model_test.cpp:91]   --->   Operation 3059 'select' 'select_ln91_669' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3060 [1/1] (0.12ns)   --->   "%or_ln91_282 = or i1 %or_ln82_698, i1 %or_ln82_696" [firmware/model_test.cpp:91]   --->   Operation 3060 'or' 'or_ln91_282' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3061 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_670 = select i1 %or_ln82_694, i12 %select_ln91_640, i12 %select_ln91_641" [firmware/model_test.cpp:91]   --->   Operation 3061 'select' 'select_ln91_670' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3062 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_297)   --->   "%or_ln91_283 = or i1 %or_ln82_694, i1 %or_ln82_692" [firmware/model_test.cpp:91]   --->   Operation 3062 'or' 'or_ln91_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3063 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_697)   --->   "%or_ln91_285 = or i1 %or_ln82_678, i1 %or_ln82_676" [firmware/model_test.cpp:91]   --->   Operation 3063 'or' 'or_ln91_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3064 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_693)   --->   "%select_ln91_685 = select i1 %or_ln91_282, i12 %select_ln91_669, i12 %select_ln91_670" [firmware/model_test.cpp:91]   --->   Operation 3064 'select' 'select_ln91_685' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3065 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_297 = or i1 %or_ln91_282, i1 %or_ln91_283" [firmware/model_test.cpp:91]   --->   Operation 3065 'or' 'or_ln91_297' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3066 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_697)   --->   "%or_ln91_298 = or i1 %or_ln91_284, i1 %or_ln91_285" [firmware/model_test.cpp:91]   --->   Operation 3066 'or' 'or_ln91_298' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3067 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_693 = select i1 %or_ln91_297, i12 %select_ln91_685, i12 %select_ln91_686" [firmware/model_test.cpp:91]   --->   Operation 3067 'select' 'select_ln91_693' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3068 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_697)   --->   "%or_ln91_304 = or i1 %or_ln91_297, i1 %or_ln91_298" [firmware/model_test.cpp:91]   --->   Operation 3068 'or' 'or_ln91_304' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3069 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_697 = select i1 %or_ln91_304, i12 %select_ln91_693, i12 %select_ln91_694" [firmware/model_test.cpp:91]   --->   Operation 3069 'select' 'select_ln91_697' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3070 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1616)   --->   "%zext_ln70_20 = zext i2 %select_ln82_1529" [firmware/model_test.cpp:70]   --->   Operation 3070 'zext' 'zext_ln70_20' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3071 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1536)   --->   "%select_ln82_1531 = select i1 %icmp_ln82_694, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 3071 'select' 'select_ln82_1531' <Predicate = (or_ln82_800)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3072 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1536)   --->   "%select_ln82_1532 = select i1 %or_ln82_800, i4 %select_ln82_1531, i4 %select_ln82_1523" [firmware/model_test.cpp:82]   --->   Operation 3072 'select' 'select_ln82_1532' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3073 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_849)   --->   "%or_ln82_801 = or i1 %icmp_ln82_695, i1 %icmp_ln82_694" [firmware/model_test.cpp:82]   --->   Operation 3073 'or' 'or_ln82_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3074 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1536)   --->   "%select_ln82_1535 = select i1 %icmp_ln82_696, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3074 'select' 'select_ln82_1535' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3075 [1/1] (0.12ns)   --->   "%or_ln82_802 = or i1 %icmp_ln82_696, i1 %icmp_ln82_695" [firmware/model_test.cpp:82]   --->   Operation 3075 'or' 'or_ln82_802' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3076 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1536 = select i1 %or_ln82_802, i4 %select_ln82_1535, i4 %select_ln82_1532" [firmware/model_test.cpp:82]   --->   Operation 3076 'select' 'select_ln82_1536' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3077 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_849)   --->   "%or_ln82_803 = or i1 %icmp_ln82_697, i1 %icmp_ln82_696" [firmware/model_test.cpp:82]   --->   Operation 3077 'or' 'or_ln82_803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3078 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1544)   --->   "%select_ln82_1539 = select i1 %icmp_ln82_698, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 3078 'select' 'select_ln82_1539' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3079 [1/1] (0.12ns)   --->   "%or_ln82_804 = or i1 %icmp_ln82_698, i1 %icmp_ln82_697" [firmware/model_test.cpp:82]   --->   Operation 3079 'or' 'or_ln82_804' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3080 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1544)   --->   "%select_ln82_1540 = select i1 %or_ln82_804, i4 %select_ln82_1539, i4 %select_ln82_1536" [firmware/model_test.cpp:82]   --->   Operation 3080 'select' 'select_ln82_1540' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3081 [1/1] (0.27ns)   --->   "%check_bit_699 = select i1 %icmp_ln82_698, i2 2, i2 %check_bit_698" [firmware/model_test.cpp:82]   --->   Operation 3081 'select' 'check_bit_699' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3082 [1/1] (0.00ns)   --->   "%zext_ln82_699 = zext i1 %and_ln82_607" [firmware/model_test.cpp:82]   --->   Operation 3082 'zext' 'zext_ln82_699' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3083 [1/1] (0.43ns)   --->   "%icmp_ln82_699 = icmp_eq  i2 %zext_ln82_699, i2 %check_bit_699" [firmware/model_test.cpp:82]   --->   Operation 3083 'icmp' 'icmp_ln82_699' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3084 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1616)   --->   "%or_ln82_805 = or i1 %icmp_ln82_699, i1 %icmp_ln82_698" [firmware/model_test.cpp:82]   --->   Operation 3084 'or' 'or_ln82_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3085 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_699)   --->   "%xor_ln82_699 = xor i1 %icmp_ln82_699, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3085 'xor' 'xor_ln82_699' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3086 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_699 = and i1 %and_ln82_607, i1 %xor_ln82_699" [firmware/model_test.cpp:82]   --->   Operation 3086 'and' 'and_ln82_699' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3087 [1/1] (0.27ns)   --->   "%check_bit_700 = select i1 %icmp_ln82_699, i2 2, i2 %check_bit_699" [firmware/model_test.cpp:82]   --->   Operation 3087 'select' 'check_bit_700' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3088 [1/1] (0.00ns)   --->   "%zext_ln82_700 = zext i1 %and_ln82_608" [firmware/model_test.cpp:82]   --->   Operation 3088 'zext' 'zext_ln82_700' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3089 [1/1] (0.43ns)   --->   "%icmp_ln82_700 = icmp_eq  i2 %zext_ln82_700, i2 %check_bit_700" [firmware/model_test.cpp:82]   --->   Operation 3089 'icmp' 'icmp_ln82_700' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3090 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1544)   --->   "%select_ln82_1543 = select i1 %icmp_ln82_700, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 3090 'select' 'select_ln82_1543' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3091 [1/1] (0.12ns)   --->   "%or_ln82_806 = or i1 %icmp_ln82_700, i1 %icmp_ln82_699" [firmware/model_test.cpp:82]   --->   Operation 3091 'or' 'or_ln82_806' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3092 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1544 = select i1 %or_ln82_806, i4 %select_ln82_1543, i4 %select_ln82_1540" [firmware/model_test.cpp:82]   --->   Operation 3092 'select' 'select_ln82_1544' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3093 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_700)   --->   "%xor_ln82_700 = xor i1 %icmp_ln82_700, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3093 'xor' 'xor_ln82_700' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3094 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_700 = and i1 %and_ln82_608, i1 %xor_ln82_700" [firmware/model_test.cpp:82]   --->   Operation 3094 'and' 'and_ln82_700' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3095 [1/1] (0.27ns)   --->   "%check_bit_701 = select i1 %icmp_ln82_700, i2 2, i2 %check_bit_700" [firmware/model_test.cpp:82]   --->   Operation 3095 'select' 'check_bit_701' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3096 [1/1] (0.00ns)   --->   "%zext_ln82_701 = zext i1 %and_ln82_609" [firmware/model_test.cpp:82]   --->   Operation 3096 'zext' 'zext_ln82_701' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3097 [1/1] (0.43ns)   --->   "%icmp_ln82_701 = icmp_eq  i2 %zext_ln82_701, i2 %check_bit_701" [firmware/model_test.cpp:82]   --->   Operation 3097 'icmp' 'icmp_ln82_701' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3098 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1616)   --->   "%or_ln82_807 = or i1 %icmp_ln82_701, i1 %icmp_ln82_700" [firmware/model_test.cpp:82]   --->   Operation 3098 'or' 'or_ln82_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3099 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_701)   --->   "%xor_ln82_701 = xor i1 %icmp_ln82_701, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3099 'xor' 'xor_ln82_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3100 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_701 = and i1 %and_ln82_609, i1 %xor_ln82_701" [firmware/model_test.cpp:82]   --->   Operation 3100 'and' 'and_ln82_701' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3101 [1/1] (0.27ns)   --->   "%check_bit_702 = select i1 %icmp_ln82_701, i2 2, i2 %check_bit_701" [firmware/model_test.cpp:82]   --->   Operation 3101 'select' 'check_bit_702' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3102 [1/1] (0.00ns)   --->   "%zext_ln82_702 = zext i1 %and_ln82_610" [firmware/model_test.cpp:82]   --->   Operation 3102 'zext' 'zext_ln82_702' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3103 [1/1] (0.43ns)   --->   "%icmp_ln82_702 = icmp_eq  i2 %zext_ln82_702, i2 %check_bit_702" [firmware/model_test.cpp:82]   --->   Operation 3103 'icmp' 'icmp_ln82_702' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3104 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_702)   --->   "%xor_ln82_702 = xor i1 %icmp_ln82_702, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3104 'xor' 'xor_ln82_702' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3105 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_702 = and i1 %and_ln82_610, i1 %xor_ln82_702" [firmware/model_test.cpp:82]   --->   Operation 3105 'and' 'and_ln82_702' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3106 [1/1] (0.27ns)   --->   "%check_bit_703 = select i1 %icmp_ln82_702, i2 2, i2 %check_bit_702" [firmware/model_test.cpp:82]   --->   Operation 3106 'select' 'check_bit_703' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3107 [1/1] (0.00ns)   --->   "%zext_ln82_703 = zext i1 %and_ln82_611" [firmware/model_test.cpp:82]   --->   Operation 3107 'zext' 'zext_ln82_703' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3108 [1/1] (0.43ns)   --->   "%icmp_ln82_703 = icmp_eq  i2 %zext_ln82_703, i2 %check_bit_703" [firmware/model_test.cpp:82]   --->   Operation 3108 'icmp' 'icmp_ln82_703' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3109 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_703)   --->   "%xor_ln82_703 = xor i1 %icmp_ln82_703, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3109 'xor' 'xor_ln82_703' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3110 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_703 = and i1 %and_ln82_611, i1 %xor_ln82_703" [firmware/model_test.cpp:82]   --->   Operation 3110 'and' 'and_ln82_703' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3111 [1/1] (0.27ns)   --->   "%check_bit_704 = select i1 %icmp_ln82_703, i2 2, i2 %check_bit_703" [firmware/model_test.cpp:82]   --->   Operation 3111 'select' 'check_bit_704' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3112 [1/1] (0.00ns)   --->   "%zext_ln82_704 = zext i1 %and_ln82_612" [firmware/model_test.cpp:82]   --->   Operation 3112 'zext' 'zext_ln82_704' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3113 [1/1] (0.43ns)   --->   "%icmp_ln82_704 = icmp_eq  i2 %zext_ln82_704, i2 %check_bit_704" [firmware/model_test.cpp:82]   --->   Operation 3113 'icmp' 'icmp_ln82_704' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3114 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1616)   --->   "%or_ln82_848 = or i1 %or_ln82_807, i1 %or_ln82_805" [firmware/model_test.cpp:82]   --->   Operation 3114 'or' 'or_ln82_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3115 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_849 = or i1 %or_ln82_803, i1 %or_ln82_801" [firmware/model_test.cpp:82]   --->   Operation 3115 'or' 'or_ln82_849' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3116 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1616)   --->   "%or_ln82_855 = or i1 %or_ln82_848, i1 %or_ln82_849" [firmware/model_test.cpp:82]   --->   Operation 3116 'or' 'or_ln82_855' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3117 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1616 = select i1 %or_ln82_855, i3 4, i3 %zext_ln70_20" [firmware/model_test.cpp:82]   --->   Operation 3117 'select' 'select_ln82_1616' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3118 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_766)   --->   "%select_ln91_735 = select i1 %icmp_ln82_700, i12 %tmp_35, i12 %tmp_34" [firmware/model_test.cpp:91]   --->   Operation 3118 'select' 'select_ln91_735' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3119 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_736 = select i1 %icmp_ln82_698, i12 %tmp_33, i12 %tmp_32" [firmware/model_test.cpp:91]   --->   Operation 3119 'select' 'select_ln91_736' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3120 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_767)   --->   "%select_ln91_737 = select i1 %icmp_ln82_696, i12 %tmp_31, i12 %tmp_30" [firmware/model_test.cpp:91]   --->   Operation 3120 'select' 'select_ln91_737' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3121 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_738 = select i1 %icmp_ln82_694, i12 %tmp_29, i12 %tmp_28" [firmware/model_test.cpp:91]   --->   Operation 3121 'select' 'select_ln91_738' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3122 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_766 = select i1 %or_ln82_806, i12 %select_ln91_735, i12 %select_ln91_736" [firmware/model_test.cpp:91]   --->   Operation 3122 'select' 'select_ln91_766' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3123 [1/1] (0.12ns)   --->   "%or_ln91_323 = or i1 %or_ln82_806, i1 %or_ln82_804" [firmware/model_test.cpp:91]   --->   Operation 3123 'or' 'or_ln91_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3124 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_767 = select i1 %or_ln82_802, i12 %select_ln91_737, i12 %select_ln91_738" [firmware/model_test.cpp:91]   --->   Operation 3124 'select' 'select_ln91_767' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3125 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_338)   --->   "%or_ln91_324 = or i1 %or_ln82_802, i1 %or_ln82_800" [firmware/model_test.cpp:91]   --->   Operation 3125 'or' 'or_ln91_324' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3126 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_793)   --->   "%or_ln91_326 = or i1 %or_ln82_786, i1 %or_ln82_784" [firmware/model_test.cpp:91]   --->   Operation 3126 'or' 'or_ln91_326' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3127 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_789)   --->   "%select_ln91_781 = select i1 %or_ln91_323, i12 %select_ln91_766, i12 %select_ln91_767" [firmware/model_test.cpp:91]   --->   Operation 3127 'select' 'select_ln91_781' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3128 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_338 = or i1 %or_ln91_323, i1 %or_ln91_324" [firmware/model_test.cpp:91]   --->   Operation 3128 'or' 'or_ln91_338' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3129 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_793)   --->   "%or_ln91_339 = or i1 %or_ln91_325, i1 %or_ln91_326" [firmware/model_test.cpp:91]   --->   Operation 3129 'or' 'or_ln91_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3130 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_789 = select i1 %or_ln91_338, i12 %select_ln91_781, i12 %select_ln91_782" [firmware/model_test.cpp:91]   --->   Operation 3130 'select' 'select_ln91_789' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3131 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_793)   --->   "%or_ln91_345 = or i1 %or_ln91_338, i1 %or_ln91_339" [firmware/model_test.cpp:91]   --->   Operation 3131 'or' 'or_ln91_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3132 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_793 = select i1 %or_ln91_345, i12 %select_ln91_789, i12 %select_ln91_790" [firmware/model_test.cpp:91]   --->   Operation 3132 'select' 'select_ln91_793' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3133 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1818)   --->   "%zext_ln70_22 = zext i2 %select_ln82_1731" [firmware/model_test.cpp:70]   --->   Operation 3133 'zext' 'zext_ln70_22' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3134 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_957)   --->   "%or_ln82_909 = or i1 %icmp_ln82_786, i1 %icmp_ln82_785" [firmware/model_test.cpp:82]   --->   Operation 3134 'or' 'or_ln82_909' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3135 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1742)   --->   "%select_ln82_1737 = select i1 %icmp_ln82_787, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3135 'select' 'select_ln82_1737' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3136 [1/1] (0.12ns)   --->   "%or_ln82_910 = or i1 %icmp_ln82_787, i1 %icmp_ln82_786" [firmware/model_test.cpp:82]   --->   Operation 3136 'or' 'or_ln82_910' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3137 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1742)   --->   "%select_ln82_1738 = select i1 %or_ln82_910, i4 %select_ln82_1737, i4 %select_ln82_1734" [firmware/model_test.cpp:82]   --->   Operation 3137 'select' 'select_ln82_1738' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3138 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_877)   --->   "%xor_ln82_787 = xor i1 %icmp_ln82_787, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3138 'xor' 'xor_ln82_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3139 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_877)   --->   "%and_ln82_787 = and i1 %and_ln82_696, i1 %xor_ln82_787" [firmware/model_test.cpp:82]   --->   Operation 3139 'and' 'and_ln82_787' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3140 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_957)   --->   "%or_ln82_911 = or i1 %icmp_ln82_788, i1 %icmp_ln82_787" [firmware/model_test.cpp:82]   --->   Operation 3140 'or' 'or_ln82_911' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3141 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_878)   --->   "%xor_ln82_788 = xor i1 %icmp_ln82_788, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3141 'xor' 'xor_ln82_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3142 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_878)   --->   "%and_ln82_788 = and i1 %and_ln82_697, i1 %xor_ln82_788" [firmware/model_test.cpp:82]   --->   Operation 3142 'and' 'and_ln82_788' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3143 [1/1] (0.00ns)   --->   "%zext_ln82_789 = zext i1 %and_ln82_698" [firmware/model_test.cpp:82]   --->   Operation 3143 'zext' 'zext_ln82_789' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3144 [1/1] (0.43ns)   --->   "%icmp_ln82_789 = icmp_eq  i2 %zext_ln82_789, i2 %check_bit_789" [firmware/model_test.cpp:82]   --->   Operation 3144 'icmp' 'icmp_ln82_789' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3145 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1742)   --->   "%select_ln82_1741 = select i1 %icmp_ln82_789, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 3145 'select' 'select_ln82_1741' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3146 [1/1] (0.12ns)   --->   "%or_ln82_912 = or i1 %icmp_ln82_789, i1 %icmp_ln82_788" [firmware/model_test.cpp:82]   --->   Operation 3146 'or' 'or_ln82_912' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3147 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1742 = select i1 %or_ln82_912, i4 %select_ln82_1741, i4 %select_ln82_1738" [firmware/model_test.cpp:82]   --->   Operation 3147 'select' 'select_ln82_1742' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3148 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_879)   --->   "%xor_ln82_789 = xor i1 %icmp_ln82_789, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3148 'xor' 'xor_ln82_789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3149 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_879)   --->   "%and_ln82_789 = and i1 %and_ln82_698, i1 %xor_ln82_789" [firmware/model_test.cpp:82]   --->   Operation 3149 'and' 'and_ln82_789' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3150 [1/1] (0.27ns)   --->   "%check_bit_790 = select i1 %icmp_ln82_789, i2 2, i2 %check_bit_789" [firmware/model_test.cpp:82]   --->   Operation 3150 'select' 'check_bit_790' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3151 [1/1] (0.00ns)   --->   "%zext_ln82_790 = zext i1 %and_ln82_699" [firmware/model_test.cpp:82]   --->   Operation 3151 'zext' 'zext_ln82_790' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3152 [1/1] (0.43ns)   --->   "%icmp_ln82_790 = icmp_eq  i2 %zext_ln82_790, i2 %check_bit_790" [firmware/model_test.cpp:82]   --->   Operation 3152 'icmp' 'icmp_ln82_790' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3153 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1818)   --->   "%or_ln82_913 = or i1 %icmp_ln82_790, i1 %icmp_ln82_789" [firmware/model_test.cpp:82]   --->   Operation 3153 'or' 'or_ln82_913' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3154 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_880)   --->   "%xor_ln82_790 = xor i1 %icmp_ln82_790, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3154 'xor' 'xor_ln82_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3155 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_880)   --->   "%and_ln82_790 = and i1 %and_ln82_699, i1 %xor_ln82_790" [firmware/model_test.cpp:82]   --->   Operation 3155 'and' 'and_ln82_790' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3156 [1/1] (0.27ns)   --->   "%check_bit_791 = select i1 %icmp_ln82_790, i2 2, i2 %check_bit_790" [firmware/model_test.cpp:82]   --->   Operation 3156 'select' 'check_bit_791' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3157 [1/1] (0.00ns)   --->   "%zext_ln82_791 = zext i1 %and_ln82_700" [firmware/model_test.cpp:82]   --->   Operation 3157 'zext' 'zext_ln82_791' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3158 [1/1] (0.43ns)   --->   "%icmp_ln82_791 = icmp_eq  i2 %zext_ln82_791, i2 %check_bit_791" [firmware/model_test.cpp:82]   --->   Operation 3158 'icmp' 'icmp_ln82_791' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3159 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1750)   --->   "%select_ln82_1745 = select i1 %icmp_ln82_791, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 3159 'select' 'select_ln82_1745' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3160 [1/1] (0.12ns)   --->   "%or_ln82_914 = or i1 %icmp_ln82_791, i1 %icmp_ln82_790" [firmware/model_test.cpp:82]   --->   Operation 3160 'or' 'or_ln82_914' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3161 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1750)   --->   "%select_ln82_1746 = select i1 %or_ln82_914, i4 %select_ln82_1745, i4 %select_ln82_1742" [firmware/model_test.cpp:82]   --->   Operation 3161 'select' 'select_ln82_1746' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3162 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_881)   --->   "%xor_ln82_791 = xor i1 %icmp_ln82_791, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3162 'xor' 'xor_ln82_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3163 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_881)   --->   "%and_ln82_791 = and i1 %and_ln82_700, i1 %xor_ln82_791" [firmware/model_test.cpp:82]   --->   Operation 3163 'and' 'and_ln82_791' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3164 [1/1] (0.27ns)   --->   "%check_bit_792 = select i1 %icmp_ln82_791, i2 2, i2 %check_bit_791" [firmware/model_test.cpp:82]   --->   Operation 3164 'select' 'check_bit_792' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3165 [1/1] (0.00ns)   --->   "%zext_ln82_792 = zext i1 %and_ln82_701" [firmware/model_test.cpp:82]   --->   Operation 3165 'zext' 'zext_ln82_792' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3166 [1/1] (0.43ns)   --->   "%icmp_ln82_792 = icmp_eq  i2 %zext_ln82_792, i2 %check_bit_792" [firmware/model_test.cpp:82]   --->   Operation 3166 'icmp' 'icmp_ln82_792' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3167 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1818)   --->   "%or_ln82_915 = or i1 %icmp_ln82_792, i1 %icmp_ln82_791" [firmware/model_test.cpp:82]   --->   Operation 3167 'or' 'or_ln82_915' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3168 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_882)   --->   "%xor_ln82_792 = xor i1 %icmp_ln82_792, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3168 'xor' 'xor_ln82_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3169 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_882)   --->   "%and_ln82_792 = and i1 %and_ln82_701, i1 %xor_ln82_792" [firmware/model_test.cpp:82]   --->   Operation 3169 'and' 'and_ln82_792' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3170 [1/1] (0.27ns)   --->   "%check_bit_793 = select i1 %icmp_ln82_792, i2 2, i2 %check_bit_792" [firmware/model_test.cpp:82]   --->   Operation 3170 'select' 'check_bit_793' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3171 [1/1] (0.00ns)   --->   "%zext_ln82_793 = zext i1 %and_ln82_702" [firmware/model_test.cpp:82]   --->   Operation 3171 'zext' 'zext_ln82_793' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3172 [1/1] (0.43ns)   --->   "%icmp_ln82_793 = icmp_eq  i2 %zext_ln82_793, i2 %check_bit_793" [firmware/model_test.cpp:82]   --->   Operation 3172 'icmp' 'icmp_ln82_793' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3173 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1750)   --->   "%select_ln82_1749 = select i1 %icmp_ln82_793, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 3173 'select' 'select_ln82_1749' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3174 [1/1] (0.12ns)   --->   "%or_ln82_916 = or i1 %icmp_ln82_793, i1 %icmp_ln82_792" [firmware/model_test.cpp:82]   --->   Operation 3174 'or' 'or_ln82_916' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3175 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1750 = select i1 %or_ln82_916, i4 %select_ln82_1749, i4 %select_ln82_1746" [firmware/model_test.cpp:82]   --->   Operation 3175 'select' 'select_ln82_1750' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3176 [1/1] (0.27ns)   --->   "%check_bit_794 = select i1 %icmp_ln82_793, i2 2, i2 %check_bit_793" [firmware/model_test.cpp:82]   --->   Operation 3176 'select' 'check_bit_794' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3177 [1/1] (0.00ns)   --->   "%zext_ln82_794 = zext i1 %and_ln82_703" [firmware/model_test.cpp:82]   --->   Operation 3177 'zext' 'zext_ln82_794' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3178 [1/1] (0.43ns)   --->   "%icmp_ln82_794 = icmp_eq  i2 %zext_ln82_794, i2 %check_bit_794" [firmware/model_test.cpp:82]   --->   Operation 3178 'icmp' 'icmp_ln82_794' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3179 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1818)   --->   "%or_ln82_956 = or i1 %or_ln82_915, i1 %or_ln82_913" [firmware/model_test.cpp:82]   --->   Operation 3179 'or' 'or_ln82_956' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3180 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_957 = or i1 %or_ln82_911, i1 %or_ln82_909" [firmware/model_test.cpp:82]   --->   Operation 3180 'or' 'or_ln82_957' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3181 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1818)   --->   "%or_ln82_963 = or i1 %or_ln82_956, i1 %or_ln82_957" [firmware/model_test.cpp:82]   --->   Operation 3181 'or' 'or_ln82_963' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3182 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1818 = select i1 %or_ln82_963, i3 4, i3 %zext_ln70_22" [firmware/model_test.cpp:82]   --->   Operation 3182 'select' 'select_ln82_1818' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3183 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_861)   --->   "%select_ln91_831 = select i1 %icmp_ln82_791, i12 %tmp_35, i12 %tmp_34" [firmware/model_test.cpp:91]   --->   Operation 3183 'select' 'select_ln91_831' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3184 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_832 = select i1 %icmp_ln82_789, i12 %tmp_33, i12 %tmp_32" [firmware/model_test.cpp:91]   --->   Operation 3184 'select' 'select_ln91_832' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3185 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_862)   --->   "%select_ln91_833 = select i1 %icmp_ln82_787, i12 %tmp_31, i12 %tmp_30" [firmware/model_test.cpp:91]   --->   Operation 3185 'select' 'select_ln91_833' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3186 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_834 = select i1 %icmp_ln82_785, i12 %tmp_29, i12 %tmp_28" [firmware/model_test.cpp:91]   --->   Operation 3186 'select' 'select_ln91_834' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3187 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_861 = select i1 %or_ln82_914, i12 %select_ln91_831, i12 %select_ln91_832" [firmware/model_test.cpp:91]   --->   Operation 3187 'select' 'select_ln91_861' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3188 [1/1] (0.12ns)   --->   "%or_ln91_364 = or i1 %or_ln82_914, i1 %or_ln82_912" [firmware/model_test.cpp:91]   --->   Operation 3188 'or' 'or_ln91_364' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3189 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_862 = select i1 %or_ln82_910, i12 %select_ln91_833, i12 %select_ln91_834" [firmware/model_test.cpp:91]   --->   Operation 3189 'select' 'select_ln91_862' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3190 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_379)   --->   "%or_ln91_365 = or i1 %or_ln82_910, i1 %or_ln82_908" [firmware/model_test.cpp:91]   --->   Operation 3190 'or' 'or_ln91_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3191 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_888)   --->   "%or_ln91_367 = or i1 %or_ln82_894, i1 %or_ln82_892" [firmware/model_test.cpp:91]   --->   Operation 3191 'or' 'or_ln91_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3192 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_884)   --->   "%select_ln91_876 = select i1 %or_ln91_364, i12 %select_ln91_861, i12 %select_ln91_862" [firmware/model_test.cpp:91]   --->   Operation 3192 'select' 'select_ln91_876' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3193 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_379 = or i1 %or_ln91_364, i1 %or_ln91_365" [firmware/model_test.cpp:91]   --->   Operation 3193 'or' 'or_ln91_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3194 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_888)   --->   "%or_ln91_380 = or i1 %or_ln91_366, i1 %or_ln91_367" [firmware/model_test.cpp:91]   --->   Operation 3194 'or' 'or_ln91_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3195 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_884 = select i1 %or_ln91_379, i12 %select_ln91_876, i12 %select_ln91_877" [firmware/model_test.cpp:91]   --->   Operation 3195 'select' 'select_ln91_884' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3196 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_888)   --->   "%or_ln91_386 = or i1 %or_ln91_379, i1 %or_ln91_380" [firmware/model_test.cpp:91]   --->   Operation 3196 'or' 'or_ln91_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3197 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_888 = select i1 %or_ln91_386, i12 %select_ln91_884, i12 %select_ln91_885" [firmware/model_test.cpp:91]   --->   Operation 3197 'select' 'select_ln91_888' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3198 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2018)   --->   "%zext_ln70_24 = zext i2 %select_ln82_1931" [firmware/model_test.cpp:70]   --->   Operation 3198 'zext' 'zext_ln70_24' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3199 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1064)   --->   "%or_ln82_1016 = or i1 %icmp_ln82_876, i1 %icmp_ln82_875" [firmware/model_test.cpp:82]   --->   Operation 3199 'or' 'or_ln82_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3200 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_877)   --->   "%zext_ln82_877 = zext i1 %and_ln82_787" [firmware/model_test.cpp:82]   --->   Operation 3200 'zext' 'zext_ln82_877' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3201 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_877 = icmp_eq  i2 %zext_ln82_877, i2 %check_bit_877" [firmware/model_test.cpp:82]   --->   Operation 3201 'icmp' 'icmp_ln82_877' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3202 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1942)   --->   "%select_ln82_1937 = select i1 %icmp_ln82_877, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3202 'select' 'select_ln82_1937' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3203 [1/1] (0.12ns)   --->   "%or_ln82_1017 = or i1 %icmp_ln82_877, i1 %icmp_ln82_876" [firmware/model_test.cpp:82]   --->   Operation 3203 'or' 'or_ln82_1017' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3204 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1942)   --->   "%select_ln82_1938 = select i1 %or_ln82_1017, i4 %select_ln82_1937, i4 %select_ln82_1934" [firmware/model_test.cpp:82]   --->   Operation 3204 'select' 'select_ln82_1938' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3205 [1/1] (0.27ns)   --->   "%check_bit_878 = select i1 %icmp_ln82_877, i2 2, i2 %check_bit_877" [firmware/model_test.cpp:82]   --->   Operation 3205 'select' 'check_bit_878' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_878)   --->   "%zext_ln82_878 = zext i1 %and_ln82_788" [firmware/model_test.cpp:82]   --->   Operation 3206 'zext' 'zext_ln82_878' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3207 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_878 = icmp_eq  i2 %zext_ln82_878, i2 %check_bit_878" [firmware/model_test.cpp:82]   --->   Operation 3207 'icmp' 'icmp_ln82_878' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3208 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1064)   --->   "%or_ln82_1018 = or i1 %icmp_ln82_878, i1 %icmp_ln82_877" [firmware/model_test.cpp:82]   --->   Operation 3208 'or' 'or_ln82_1018' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3209 [1/1] (0.27ns)   --->   "%check_bit_879 = select i1 %icmp_ln82_878, i2 2, i2 %check_bit_878" [firmware/model_test.cpp:82]   --->   Operation 3209 'select' 'check_bit_879' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3210 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_879)   --->   "%zext_ln82_879 = zext i1 %and_ln82_789" [firmware/model_test.cpp:82]   --->   Operation 3210 'zext' 'zext_ln82_879' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3211 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_879 = icmp_eq  i2 %zext_ln82_879, i2 %check_bit_879" [firmware/model_test.cpp:82]   --->   Operation 3211 'icmp' 'icmp_ln82_879' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3212 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1942)   --->   "%select_ln82_1941 = select i1 %icmp_ln82_879, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 3212 'select' 'select_ln82_1941' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3213 [1/1] (0.12ns)   --->   "%or_ln82_1019 = or i1 %icmp_ln82_879, i1 %icmp_ln82_878" [firmware/model_test.cpp:82]   --->   Operation 3213 'or' 'or_ln82_1019' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3214 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1942 = select i1 %or_ln82_1019, i4 %select_ln82_1941, i4 %select_ln82_1938" [firmware/model_test.cpp:82]   --->   Operation 3214 'select' 'select_ln82_1942' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3215 [1/1] (0.27ns)   --->   "%check_bit_880 = select i1 %icmp_ln82_879, i2 2, i2 %check_bit_879" [firmware/model_test.cpp:82]   --->   Operation 3215 'select' 'check_bit_880' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3216 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_880)   --->   "%zext_ln82_880 = zext i1 %and_ln82_790" [firmware/model_test.cpp:82]   --->   Operation 3216 'zext' 'zext_ln82_880' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3217 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_880 = icmp_eq  i2 %zext_ln82_880, i2 %check_bit_880" [firmware/model_test.cpp:82]   --->   Operation 3217 'icmp' 'icmp_ln82_880' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3218 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2018)   --->   "%or_ln82_1020 = or i1 %icmp_ln82_880, i1 %icmp_ln82_879" [firmware/model_test.cpp:82]   --->   Operation 3218 'or' 'or_ln82_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3219 [1/1] (0.27ns)   --->   "%check_bit_881 = select i1 %icmp_ln82_880, i2 2, i2 %check_bit_880" [firmware/model_test.cpp:82]   --->   Operation 3219 'select' 'check_bit_881' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3220 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_881)   --->   "%zext_ln82_881 = zext i1 %and_ln82_791" [firmware/model_test.cpp:82]   --->   Operation 3220 'zext' 'zext_ln82_881' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3221 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_881 = icmp_eq  i2 %zext_ln82_881, i2 %check_bit_881" [firmware/model_test.cpp:82]   --->   Operation 3221 'icmp' 'icmp_ln82_881' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3222 [1/1] (0.12ns)   --->   "%or_ln82_1021 = or i1 %icmp_ln82_881, i1 %icmp_ln82_880" [firmware/model_test.cpp:82]   --->   Operation 3222 'or' 'or_ln82_1021' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3223 [1/1] (0.27ns)   --->   "%check_bit_882 = select i1 %icmp_ln82_881, i2 2, i2 %check_bit_881" [firmware/model_test.cpp:82]   --->   Operation 3223 'select' 'check_bit_882' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3224 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_882)   --->   "%zext_ln82_882 = zext i1 %and_ln82_792" [firmware/model_test.cpp:82]   --->   Operation 3224 'zext' 'zext_ln82_882' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 3225 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_882 = icmp_eq  i2 %zext_ln82_882, i2 %check_bit_882" [firmware/model_test.cpp:82]   --->   Operation 3225 'icmp' 'icmp_ln82_882' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3226 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2018)   --->   "%or_ln82_1022 = or i1 %icmp_ln82_882, i1 %icmp_ln82_881" [firmware/model_test.cpp:82]   --->   Operation 3226 'or' 'or_ln82_1022' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3227 [1/1] (0.27ns)   --->   "%check_bit_883 = select i1 %icmp_ln82_882, i2 2, i2 %check_bit_882" [firmware/model_test.cpp:82]   --->   Operation 3227 'select' 'check_bit_883' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3228 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2018)   --->   "%or_ln82_1063 = or i1 %or_ln82_1022, i1 %or_ln82_1020" [firmware/model_test.cpp:82]   --->   Operation 3228 'or' 'or_ln82_1063' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3229 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1064 = or i1 %or_ln82_1018, i1 %or_ln82_1016" [firmware/model_test.cpp:82]   --->   Operation 3229 'or' 'or_ln82_1064' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3230 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2018)   --->   "%or_ln82_1070 = or i1 %or_ln82_1063, i1 %or_ln82_1064" [firmware/model_test.cpp:82]   --->   Operation 3230 'or' 'or_ln82_1070' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3231 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_2018 = select i1 %or_ln82_1070, i3 4, i3 %zext_ln70_24" [firmware/model_test.cpp:82]   --->   Operation 3231 'select' 'select_ln82_2018' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3232 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_956)   --->   "%select_ln91_926 = select i1 %icmp_ln82_881, i12 %tmp_35, i12 %tmp_34" [firmware/model_test.cpp:91]   --->   Operation 3232 'select' 'select_ln91_926' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3233 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_927 = select i1 %icmp_ln82_879, i12 %tmp_33, i12 %tmp_32" [firmware/model_test.cpp:91]   --->   Operation 3233 'select' 'select_ln91_927' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3234 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_957)   --->   "%select_ln91_928 = select i1 %icmp_ln82_877, i12 %tmp_31, i12 %tmp_30" [firmware/model_test.cpp:91]   --->   Operation 3234 'select' 'select_ln91_928' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3235 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_929 = select i1 %icmp_ln82_875, i12 %tmp_29, i12 %tmp_28" [firmware/model_test.cpp:91]   --->   Operation 3235 'select' 'select_ln91_929' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3236 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_956 = select i1 %or_ln82_1021, i12 %select_ln91_926, i12 %select_ln91_927" [firmware/model_test.cpp:91]   --->   Operation 3236 'select' 'select_ln91_956' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3237 [1/1] (0.12ns)   --->   "%or_ln91_405 = or i1 %or_ln82_1021, i1 %or_ln82_1019" [firmware/model_test.cpp:91]   --->   Operation 3237 'or' 'or_ln91_405' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3238 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_957 = select i1 %or_ln82_1017, i12 %select_ln91_928, i12 %select_ln91_929" [firmware/model_test.cpp:91]   --->   Operation 3238 'select' 'select_ln91_957' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3239 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_419)   --->   "%or_ln91_406 = or i1 %or_ln82_1017, i1 %or_ln82_1015" [firmware/model_test.cpp:91]   --->   Operation 3239 'or' 'or_ln91_406' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3240 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_982)   --->   "%or_ln91_408 = or i1 %or_ln82_1001, i1 %or_ln82_999" [firmware/model_test.cpp:91]   --->   Operation 3240 'or' 'or_ln91_408' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3241 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_978)   --->   "%select_ln91_971 = select i1 %or_ln91_405, i12 %select_ln91_956, i12 %select_ln91_957" [firmware/model_test.cpp:91]   --->   Operation 3241 'select' 'select_ln91_971' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3242 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_419 = or i1 %or_ln91_405, i1 %or_ln91_406" [firmware/model_test.cpp:91]   --->   Operation 3242 'or' 'or_ln91_419' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3243 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_982)   --->   "%or_ln91_420 = or i1 %or_ln91_407, i1 %or_ln91_408" [firmware/model_test.cpp:91]   --->   Operation 3243 'or' 'or_ln91_420' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3244 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_978 = select i1 %or_ln91_419, i12 %select_ln91_971, i12 %select_ln91_972" [firmware/model_test.cpp:91]   --->   Operation 3244 'select' 'select_ln91_978' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_8 : Operation 3245 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_982)   --->   "%or_ln91_426 = or i1 %or_ln91_419, i1 %or_ln91_420" [firmware/model_test.cpp:91]   --->   Operation 3245 'or' 'or_ln91_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_8 : Operation 3246 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_982 = select i1 %or_ln91_426, i12 %select_ln91_978, i12 %select_ln91_979" [firmware/model_test.cpp:91]   --->   Operation 3246 'select' 'select_ln91_982' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.28>
ST_9 : Operation 3247 [1/1] (0.74ns)   --->   "%icmp_ln59_49 = icmp_ne  i12 %tmp_48, i12 0" [firmware/model_test.cpp:59]   --->   Operation 3247 'icmp' 'icmp_ln59_49' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3248 [1/1] (0.74ns)   --->   "%icmp_ln59_50 = icmp_ne  i12 %tmp_49, i12 0" [firmware/model_test.cpp:59]   --->   Operation 3248 'icmp' 'icmp_ln59_50' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3249 [1/1] (0.74ns)   --->   "%icmp_ln59_51 = icmp_ne  i12 %tmp_50, i12 0" [firmware/model_test.cpp:59]   --->   Operation 3249 'icmp' 'icmp_ln59_51' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3250 [1/1] (0.74ns)   --->   "%icmp_ln59_52 = icmp_ne  i12 %tmp_51, i12 0" [firmware/model_test.cpp:59]   --->   Operation 3250 'icmp' 'icmp_ln59_52' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3251 [1/1] (0.74ns)   --->   "%icmp_ln59_53 = icmp_ne  i12 %tmp_52, i12 0" [firmware/model_test.cpp:59]   --->   Operation 3251 'icmp' 'icmp_ln59_53' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3252 [1/1] (0.74ns)   --->   "%icmp_ln59_54 = icmp_ne  i12 %tmp_53, i12 0" [firmware/model_test.cpp:59]   --->   Operation 3252 'icmp' 'icmp_ln59_54' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3253 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_46)   --->   "%xor_ln82_46 = xor i1 %icmp_ln82_46, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3253 'xor' 'xor_ln82_46' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3254 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_46 = and i1 %icmp_ln59_47, i1 %xor_ln82_46" [firmware/model_test.cpp:82]   --->   Operation 3254 'and' 'and_ln82_46' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3255 [1/1] (0.27ns)   --->   "%check_bit_47 = select i1 %icmp_ln82_46, i2 2, i2 %check_bit_46" [firmware/model_test.cpp:82]   --->   Operation 3255 'select' 'check_bit_47' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3256 [1/1] (0.00ns)   --->   "%zext_ln82_47 = zext i1 %icmp_ln59_48" [firmware/model_test.cpp:82]   --->   Operation 3256 'zext' 'zext_ln82_47' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3257 [1/1] (0.43ns)   --->   "%icmp_ln82_47 = icmp_eq  i2 %zext_ln82_47, i2 %check_bit_47" [firmware/model_test.cpp:82]   --->   Operation 3257 'icmp' 'icmp_ln82_47' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3258 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_47)   --->   "%xor_ln82_47 = xor i1 %icmp_ln82_47, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3258 'xor' 'xor_ln82_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3259 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_47 = and i1 %icmp_ln59_48, i1 %xor_ln82_47" [firmware/model_test.cpp:82]   --->   Operation 3259 'and' 'and_ln82_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3260 [1/1] (0.27ns)   --->   "%check_bit_48 = select i1 %icmp_ln82_47, i2 2, i2 %check_bit_47" [firmware/model_test.cpp:82]   --->   Operation 3260 'select' 'check_bit_48' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3261 [1/1] (0.00ns)   --->   "%zext_ln82_48 = zext i1 %icmp_ln59_49" [firmware/model_test.cpp:82]   --->   Operation 3261 'zext' 'zext_ln82_48' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3262 [1/1] (0.43ns)   --->   "%icmp_ln82_48 = icmp_eq  i2 %zext_ln82_48, i2 %check_bit_48" [firmware/model_test.cpp:82]   --->   Operation 3262 'icmp' 'icmp_ln82_48' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3263 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_48)   --->   "%xor_ln82_48 = xor i1 %icmp_ln82_48, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3263 'xor' 'xor_ln82_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3264 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_48 = and i1 %icmp_ln59_49, i1 %xor_ln82_48" [firmware/model_test.cpp:82]   --->   Operation 3264 'and' 'and_ln82_48' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3265 [1/1] (0.27ns)   --->   "%check_bit_49 = select i1 %icmp_ln82_48, i2 2, i2 %check_bit_48" [firmware/model_test.cpp:82]   --->   Operation 3265 'select' 'check_bit_49' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3266 [1/1] (0.00ns)   --->   "%zext_ln82_49 = zext i1 %icmp_ln59_50" [firmware/model_test.cpp:82]   --->   Operation 3266 'zext' 'zext_ln82_49' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3267 [1/1] (0.43ns)   --->   "%icmp_ln82_49 = icmp_eq  i2 %zext_ln82_49, i2 %check_bit_49" [firmware/model_test.cpp:82]   --->   Operation 3267 'icmp' 'icmp_ln82_49' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3268 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_49)   --->   "%xor_ln82_49 = xor i1 %icmp_ln82_49, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3268 'xor' 'xor_ln82_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3269 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_49 = and i1 %icmp_ln59_50, i1 %xor_ln82_49" [firmware/model_test.cpp:82]   --->   Operation 3269 'and' 'and_ln82_49' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3270 [1/1] (0.27ns)   --->   "%check_bit_50 = select i1 %icmp_ln82_49, i2 2, i2 %check_bit_49" [firmware/model_test.cpp:82]   --->   Operation 3270 'select' 'check_bit_50' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3271 [1/1] (0.00ns)   --->   "%zext_ln82_50 = zext i1 %icmp_ln59_51" [firmware/model_test.cpp:82]   --->   Operation 3271 'zext' 'zext_ln82_50' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3272 [1/1] (0.43ns)   --->   "%icmp_ln82_50 = icmp_eq  i2 %zext_ln82_50, i2 %check_bit_50" [firmware/model_test.cpp:82]   --->   Operation 3272 'icmp' 'icmp_ln82_50' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3273 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_50)   --->   "%xor_ln82_50 = xor i1 %icmp_ln82_50, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3273 'xor' 'xor_ln82_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3274 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_50 = and i1 %icmp_ln59_51, i1 %xor_ln82_50" [firmware/model_test.cpp:82]   --->   Operation 3274 'and' 'and_ln82_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3275 [1/1] (0.27ns)   --->   "%check_bit_51 = select i1 %icmp_ln82_50, i2 2, i2 %check_bit_50" [firmware/model_test.cpp:82]   --->   Operation 3275 'select' 'check_bit_51' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3276 [1/1] (0.00ns)   --->   "%zext_ln82_51 = zext i1 %icmp_ln59_52" [firmware/model_test.cpp:82]   --->   Operation 3276 'zext' 'zext_ln82_51' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3277 [1/1] (0.43ns)   --->   "%icmp_ln82_51 = icmp_eq  i2 %zext_ln82_51, i2 %check_bit_51" [firmware/model_test.cpp:82]   --->   Operation 3277 'icmp' 'icmp_ln82_51' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3278 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_51)   --->   "%xor_ln82_51 = xor i1 %icmp_ln82_51, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3278 'xor' 'xor_ln82_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3279 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_51 = and i1 %icmp_ln59_52, i1 %xor_ln82_51" [firmware/model_test.cpp:82]   --->   Operation 3279 'and' 'and_ln82_51' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3280 [1/1] (0.27ns)   --->   "%check_bit_52 = select i1 %icmp_ln82_51, i2 2, i2 %check_bit_51" [firmware/model_test.cpp:82]   --->   Operation 3280 'select' 'check_bit_52' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3281 [1/1] (0.00ns)   --->   "%zext_ln82_52 = zext i1 %icmp_ln59_53" [firmware/model_test.cpp:82]   --->   Operation 3281 'zext' 'zext_ln82_52' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3282 [1/1] (0.43ns)   --->   "%icmp_ln82_52 = icmp_eq  i2 %zext_ln82_52, i2 %check_bit_52" [firmware/model_test.cpp:82]   --->   Operation 3282 'icmp' 'icmp_ln82_52' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3283 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_143)   --->   "%xor_ln82_143 = xor i1 %icmp_ln82_143, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3283 'xor' 'xor_ln82_143' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3284 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_143 = and i1 %and_ln82_45, i1 %xor_ln82_143" [firmware/model_test.cpp:82]   --->   Operation 3284 'and' 'and_ln82_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3285 [1/1] (0.27ns)   --->   "%check_bit_144 = select i1 %icmp_ln82_143, i2 2, i2 %check_bit_143" [firmware/model_test.cpp:82]   --->   Operation 3285 'select' 'check_bit_144' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3286 [1/1] (0.00ns)   --->   "%zext_ln82_144 = zext i1 %and_ln82_46" [firmware/model_test.cpp:82]   --->   Operation 3286 'zext' 'zext_ln82_144' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3287 [1/1] (0.43ns)   --->   "%icmp_ln82_144 = icmp_eq  i2 %zext_ln82_144, i2 %check_bit_144" [firmware/model_test.cpp:82]   --->   Operation 3287 'icmp' 'icmp_ln82_144' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3288 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_144)   --->   "%xor_ln82_144 = xor i1 %icmp_ln82_144, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3288 'xor' 'xor_ln82_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3289 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_144 = and i1 %and_ln82_46, i1 %xor_ln82_144" [firmware/model_test.cpp:82]   --->   Operation 3289 'and' 'and_ln82_144' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3290 [1/1] (0.27ns)   --->   "%check_bit_145 = select i1 %icmp_ln82_144, i2 2, i2 %check_bit_144" [firmware/model_test.cpp:82]   --->   Operation 3290 'select' 'check_bit_145' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3291 [1/1] (0.00ns)   --->   "%zext_ln82_145 = zext i1 %and_ln82_47" [firmware/model_test.cpp:82]   --->   Operation 3291 'zext' 'zext_ln82_145' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3292 [1/1] (0.43ns)   --->   "%icmp_ln82_145 = icmp_eq  i2 %zext_ln82_145, i2 %check_bit_145" [firmware/model_test.cpp:82]   --->   Operation 3292 'icmp' 'icmp_ln82_145' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3293 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_145)   --->   "%xor_ln82_145 = xor i1 %icmp_ln82_145, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3293 'xor' 'xor_ln82_145' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3294 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_145 = and i1 %and_ln82_47, i1 %xor_ln82_145" [firmware/model_test.cpp:82]   --->   Operation 3294 'and' 'and_ln82_145' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3295 [1/1] (0.27ns)   --->   "%check_bit_146 = select i1 %icmp_ln82_145, i2 2, i2 %check_bit_145" [firmware/model_test.cpp:82]   --->   Operation 3295 'select' 'check_bit_146' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3296 [1/1] (0.00ns)   --->   "%zext_ln82_146 = zext i1 %and_ln82_48" [firmware/model_test.cpp:82]   --->   Operation 3296 'zext' 'zext_ln82_146' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3297 [1/1] (0.43ns)   --->   "%icmp_ln82_146 = icmp_eq  i2 %zext_ln82_146, i2 %check_bit_146" [firmware/model_test.cpp:82]   --->   Operation 3297 'icmp' 'icmp_ln82_146' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3298 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_146)   --->   "%xor_ln82_146 = xor i1 %icmp_ln82_146, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3298 'xor' 'xor_ln82_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3299 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_146 = and i1 %and_ln82_48, i1 %xor_ln82_146" [firmware/model_test.cpp:82]   --->   Operation 3299 'and' 'and_ln82_146' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3300 [1/1] (0.27ns)   --->   "%check_bit_147 = select i1 %icmp_ln82_146, i2 2, i2 %check_bit_146" [firmware/model_test.cpp:82]   --->   Operation 3300 'select' 'check_bit_147' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3301 [1/1] (0.00ns)   --->   "%zext_ln82_147 = zext i1 %and_ln82_49" [firmware/model_test.cpp:82]   --->   Operation 3301 'zext' 'zext_ln82_147' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3302 [1/1] (0.43ns)   --->   "%icmp_ln82_147 = icmp_eq  i2 %zext_ln82_147, i2 %check_bit_147" [firmware/model_test.cpp:82]   --->   Operation 3302 'icmp' 'icmp_ln82_147' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3303 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_147)   --->   "%xor_ln82_147 = xor i1 %icmp_ln82_147, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3303 'xor' 'xor_ln82_147' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3304 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_147 = and i1 %and_ln82_49, i1 %xor_ln82_147" [firmware/model_test.cpp:82]   --->   Operation 3304 'and' 'and_ln82_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3305 [1/1] (0.27ns)   --->   "%check_bit_148 = select i1 %icmp_ln82_147, i2 2, i2 %check_bit_147" [firmware/model_test.cpp:82]   --->   Operation 3305 'select' 'check_bit_148' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3306 [1/1] (0.00ns)   --->   "%zext_ln82_148 = zext i1 %and_ln82_50" [firmware/model_test.cpp:82]   --->   Operation 3306 'zext' 'zext_ln82_148' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3307 [1/1] (0.43ns)   --->   "%icmp_ln82_148 = icmp_eq  i2 %zext_ln82_148, i2 %check_bit_148" [firmware/model_test.cpp:82]   --->   Operation 3307 'icmp' 'icmp_ln82_148' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3308 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_148)   --->   "%xor_ln82_148 = xor i1 %icmp_ln82_148, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3308 'xor' 'xor_ln82_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3309 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_148 = and i1 %and_ln82_50, i1 %xor_ln82_148" [firmware/model_test.cpp:82]   --->   Operation 3309 'and' 'and_ln82_148' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3310 [1/1] (0.27ns)   --->   "%check_bit_149 = select i1 %icmp_ln82_148, i2 2, i2 %check_bit_148" [firmware/model_test.cpp:82]   --->   Operation 3310 'select' 'check_bit_149' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3311 [1/1] (0.00ns)   --->   "%zext_ln82_149 = zext i1 %and_ln82_51" [firmware/model_test.cpp:82]   --->   Operation 3311 'zext' 'zext_ln82_149' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3312 [1/1] (0.43ns)   --->   "%icmp_ln82_149 = icmp_eq  i2 %zext_ln82_149, i2 %check_bit_149" [firmware/model_test.cpp:82]   --->   Operation 3312 'icmp' 'icmp_ln82_149' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3313 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_239)   --->   "%xor_ln82_239 = xor i1 %icmp_ln82_239, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3313 'xor' 'xor_ln82_239' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3314 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_239 = and i1 %and_ln82_142, i1 %xor_ln82_239" [firmware/model_test.cpp:82]   --->   Operation 3314 'and' 'and_ln82_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3315 [1/1] (0.27ns)   --->   "%check_bit_240 = select i1 %icmp_ln82_239, i2 2, i2 %check_bit_239" [firmware/model_test.cpp:82]   --->   Operation 3315 'select' 'check_bit_240' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3316 [1/1] (0.00ns)   --->   "%zext_ln82_240 = zext i1 %and_ln82_143" [firmware/model_test.cpp:82]   --->   Operation 3316 'zext' 'zext_ln82_240' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3317 [1/1] (0.43ns)   --->   "%icmp_ln82_240 = icmp_eq  i2 %zext_ln82_240, i2 %check_bit_240" [firmware/model_test.cpp:82]   --->   Operation 3317 'icmp' 'icmp_ln82_240' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3318 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_240)   --->   "%xor_ln82_240 = xor i1 %icmp_ln82_240, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3318 'xor' 'xor_ln82_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3319 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_240 = and i1 %and_ln82_143, i1 %xor_ln82_240" [firmware/model_test.cpp:82]   --->   Operation 3319 'and' 'and_ln82_240' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3320 [1/1] (0.27ns)   --->   "%check_bit_241 = select i1 %icmp_ln82_240, i2 2, i2 %check_bit_240" [firmware/model_test.cpp:82]   --->   Operation 3320 'select' 'check_bit_241' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3321 [1/1] (0.00ns)   --->   "%zext_ln82_241 = zext i1 %and_ln82_144" [firmware/model_test.cpp:82]   --->   Operation 3321 'zext' 'zext_ln82_241' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3322 [1/1] (0.43ns)   --->   "%icmp_ln82_241 = icmp_eq  i2 %zext_ln82_241, i2 %check_bit_241" [firmware/model_test.cpp:82]   --->   Operation 3322 'icmp' 'icmp_ln82_241' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3323 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_241)   --->   "%xor_ln82_241 = xor i1 %icmp_ln82_241, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3323 'xor' 'xor_ln82_241' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3324 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_241 = and i1 %and_ln82_144, i1 %xor_ln82_241" [firmware/model_test.cpp:82]   --->   Operation 3324 'and' 'and_ln82_241' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3325 [1/1] (0.27ns)   --->   "%check_bit_242 = select i1 %icmp_ln82_241, i2 2, i2 %check_bit_241" [firmware/model_test.cpp:82]   --->   Operation 3325 'select' 'check_bit_242' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3326 [1/1] (0.00ns)   --->   "%zext_ln82_242 = zext i1 %and_ln82_145" [firmware/model_test.cpp:82]   --->   Operation 3326 'zext' 'zext_ln82_242' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3327 [1/1] (0.43ns)   --->   "%icmp_ln82_242 = icmp_eq  i2 %zext_ln82_242, i2 %check_bit_242" [firmware/model_test.cpp:82]   --->   Operation 3327 'icmp' 'icmp_ln82_242' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3328 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_242)   --->   "%xor_ln82_242 = xor i1 %icmp_ln82_242, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3328 'xor' 'xor_ln82_242' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3329 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_242 = and i1 %and_ln82_145, i1 %xor_ln82_242" [firmware/model_test.cpp:82]   --->   Operation 3329 'and' 'and_ln82_242' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3330 [1/1] (0.27ns)   --->   "%check_bit_243 = select i1 %icmp_ln82_242, i2 2, i2 %check_bit_242" [firmware/model_test.cpp:82]   --->   Operation 3330 'select' 'check_bit_243' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3331 [1/1] (0.00ns)   --->   "%zext_ln82_243 = zext i1 %and_ln82_146" [firmware/model_test.cpp:82]   --->   Operation 3331 'zext' 'zext_ln82_243' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3332 [1/1] (0.43ns)   --->   "%icmp_ln82_243 = icmp_eq  i2 %zext_ln82_243, i2 %check_bit_243" [firmware/model_test.cpp:82]   --->   Operation 3332 'icmp' 'icmp_ln82_243' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3333 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_243)   --->   "%xor_ln82_243 = xor i1 %icmp_ln82_243, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3333 'xor' 'xor_ln82_243' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3334 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_243 = and i1 %and_ln82_146, i1 %xor_ln82_243" [firmware/model_test.cpp:82]   --->   Operation 3334 'and' 'and_ln82_243' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3335 [1/1] (0.27ns)   --->   "%check_bit_244 = select i1 %icmp_ln82_243, i2 2, i2 %check_bit_243" [firmware/model_test.cpp:82]   --->   Operation 3335 'select' 'check_bit_244' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3336 [1/1] (0.00ns)   --->   "%zext_ln82_244 = zext i1 %and_ln82_147" [firmware/model_test.cpp:82]   --->   Operation 3336 'zext' 'zext_ln82_244' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3337 [1/1] (0.43ns)   --->   "%icmp_ln82_244 = icmp_eq  i2 %zext_ln82_244, i2 %check_bit_244" [firmware/model_test.cpp:82]   --->   Operation 3337 'icmp' 'icmp_ln82_244' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3338 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_244)   --->   "%xor_ln82_244 = xor i1 %icmp_ln82_244, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3338 'xor' 'xor_ln82_244' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3339 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_244 = and i1 %and_ln82_147, i1 %xor_ln82_244" [firmware/model_test.cpp:82]   --->   Operation 3339 'and' 'and_ln82_244' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3340 [1/1] (0.27ns)   --->   "%check_bit_245 = select i1 %icmp_ln82_244, i2 2, i2 %check_bit_244" [firmware/model_test.cpp:82]   --->   Operation 3340 'select' 'check_bit_245' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3341 [1/1] (0.00ns)   --->   "%zext_ln82_245 = zext i1 %and_ln82_148" [firmware/model_test.cpp:82]   --->   Operation 3341 'zext' 'zext_ln82_245' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3342 [1/1] (0.43ns)   --->   "%icmp_ln82_245 = icmp_eq  i2 %zext_ln82_245, i2 %check_bit_245" [firmware/model_test.cpp:82]   --->   Operation 3342 'icmp' 'icmp_ln82_245' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3343 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_334)   --->   "%xor_ln82_334 = xor i1 %icmp_ln82_334, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3343 'xor' 'xor_ln82_334' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3344 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_334 = and i1 %and_ln82_238, i1 %xor_ln82_334" [firmware/model_test.cpp:82]   --->   Operation 3344 'and' 'and_ln82_334' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3345 [1/1] (0.27ns)   --->   "%check_bit_335 = select i1 %icmp_ln82_334, i2 2, i2 %check_bit_334" [firmware/model_test.cpp:82]   --->   Operation 3345 'select' 'check_bit_335' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3346 [1/1] (0.00ns)   --->   "%zext_ln82_335 = zext i1 %and_ln82_239" [firmware/model_test.cpp:82]   --->   Operation 3346 'zext' 'zext_ln82_335' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3347 [1/1] (0.43ns)   --->   "%icmp_ln82_335 = icmp_eq  i2 %zext_ln82_335, i2 %check_bit_335" [firmware/model_test.cpp:82]   --->   Operation 3347 'icmp' 'icmp_ln82_335' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3348 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_335)   --->   "%xor_ln82_335 = xor i1 %icmp_ln82_335, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3348 'xor' 'xor_ln82_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3349 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_335 = and i1 %and_ln82_239, i1 %xor_ln82_335" [firmware/model_test.cpp:82]   --->   Operation 3349 'and' 'and_ln82_335' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3350 [1/1] (0.27ns)   --->   "%check_bit_336 = select i1 %icmp_ln82_335, i2 2, i2 %check_bit_335" [firmware/model_test.cpp:82]   --->   Operation 3350 'select' 'check_bit_336' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3351 [1/1] (0.00ns)   --->   "%zext_ln82_336 = zext i1 %and_ln82_240" [firmware/model_test.cpp:82]   --->   Operation 3351 'zext' 'zext_ln82_336' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3352 [1/1] (0.43ns)   --->   "%icmp_ln82_336 = icmp_eq  i2 %zext_ln82_336, i2 %check_bit_336" [firmware/model_test.cpp:82]   --->   Operation 3352 'icmp' 'icmp_ln82_336' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3353 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_336)   --->   "%xor_ln82_336 = xor i1 %icmp_ln82_336, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3353 'xor' 'xor_ln82_336' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3354 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_336 = and i1 %and_ln82_240, i1 %xor_ln82_336" [firmware/model_test.cpp:82]   --->   Operation 3354 'and' 'and_ln82_336' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3355 [1/1] (0.27ns)   --->   "%check_bit_337 = select i1 %icmp_ln82_336, i2 2, i2 %check_bit_336" [firmware/model_test.cpp:82]   --->   Operation 3355 'select' 'check_bit_337' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3356 [1/1] (0.00ns)   --->   "%zext_ln82_337 = zext i1 %and_ln82_241" [firmware/model_test.cpp:82]   --->   Operation 3356 'zext' 'zext_ln82_337' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3357 [1/1] (0.43ns)   --->   "%icmp_ln82_337 = icmp_eq  i2 %zext_ln82_337, i2 %check_bit_337" [firmware/model_test.cpp:82]   --->   Operation 3357 'icmp' 'icmp_ln82_337' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3358 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_337)   --->   "%xor_ln82_337 = xor i1 %icmp_ln82_337, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3358 'xor' 'xor_ln82_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3359 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_337 = and i1 %and_ln82_241, i1 %xor_ln82_337" [firmware/model_test.cpp:82]   --->   Operation 3359 'and' 'and_ln82_337' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3360 [1/1] (0.27ns)   --->   "%check_bit_338 = select i1 %icmp_ln82_337, i2 2, i2 %check_bit_337" [firmware/model_test.cpp:82]   --->   Operation 3360 'select' 'check_bit_338' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3361 [1/1] (0.00ns)   --->   "%zext_ln82_338 = zext i1 %and_ln82_242" [firmware/model_test.cpp:82]   --->   Operation 3361 'zext' 'zext_ln82_338' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3362 [1/1] (0.43ns)   --->   "%icmp_ln82_338 = icmp_eq  i2 %zext_ln82_338, i2 %check_bit_338" [firmware/model_test.cpp:82]   --->   Operation 3362 'icmp' 'icmp_ln82_338' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3363 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_338)   --->   "%xor_ln82_338 = xor i1 %icmp_ln82_338, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3363 'xor' 'xor_ln82_338' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3364 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_338 = and i1 %and_ln82_242, i1 %xor_ln82_338" [firmware/model_test.cpp:82]   --->   Operation 3364 'and' 'and_ln82_338' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3365 [1/1] (0.27ns)   --->   "%check_bit_339 = select i1 %icmp_ln82_338, i2 2, i2 %check_bit_338" [firmware/model_test.cpp:82]   --->   Operation 3365 'select' 'check_bit_339' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3366 [1/1] (0.00ns)   --->   "%zext_ln82_339 = zext i1 %and_ln82_243" [firmware/model_test.cpp:82]   --->   Operation 3366 'zext' 'zext_ln82_339' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3367 [1/1] (0.43ns)   --->   "%icmp_ln82_339 = icmp_eq  i2 %zext_ln82_339, i2 %check_bit_339" [firmware/model_test.cpp:82]   --->   Operation 3367 'icmp' 'icmp_ln82_339' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3368 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_339)   --->   "%xor_ln82_339 = xor i1 %icmp_ln82_339, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3368 'xor' 'xor_ln82_339' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3369 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_339 = and i1 %and_ln82_243, i1 %xor_ln82_339" [firmware/model_test.cpp:82]   --->   Operation 3369 'and' 'and_ln82_339' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3370 [1/1] (0.27ns)   --->   "%check_bit_340 = select i1 %icmp_ln82_339, i2 2, i2 %check_bit_339" [firmware/model_test.cpp:82]   --->   Operation 3370 'select' 'check_bit_340' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3371 [1/1] (0.00ns)   --->   "%zext_ln82_340 = zext i1 %and_ln82_244" [firmware/model_test.cpp:82]   --->   Operation 3371 'zext' 'zext_ln82_340' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3372 [1/1] (0.43ns)   --->   "%icmp_ln82_340 = icmp_eq  i2 %zext_ln82_340, i2 %check_bit_340" [firmware/model_test.cpp:82]   --->   Operation 3372 'icmp' 'icmp_ln82_340' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3373 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_428)   --->   "%xor_ln82_428 = xor i1 %icmp_ln82_428, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3373 'xor' 'xor_ln82_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3374 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_428 = and i1 %and_ln82_333, i1 %xor_ln82_428" [firmware/model_test.cpp:82]   --->   Operation 3374 'and' 'and_ln82_428' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3375 [1/1] (0.27ns)   --->   "%check_bit_429 = select i1 %icmp_ln82_428, i2 2, i2 %check_bit_428" [firmware/model_test.cpp:82]   --->   Operation 3375 'select' 'check_bit_429' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3376 [1/1] (0.00ns)   --->   "%zext_ln82_429 = zext i1 %and_ln82_334" [firmware/model_test.cpp:82]   --->   Operation 3376 'zext' 'zext_ln82_429' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3377 [1/1] (0.43ns)   --->   "%icmp_ln82_429 = icmp_eq  i2 %zext_ln82_429, i2 %check_bit_429" [firmware/model_test.cpp:82]   --->   Operation 3377 'icmp' 'icmp_ln82_429' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3378 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_429)   --->   "%xor_ln82_429 = xor i1 %icmp_ln82_429, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3378 'xor' 'xor_ln82_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3379 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_429 = and i1 %and_ln82_334, i1 %xor_ln82_429" [firmware/model_test.cpp:82]   --->   Operation 3379 'and' 'and_ln82_429' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3380 [1/1] (0.27ns)   --->   "%check_bit_430 = select i1 %icmp_ln82_429, i2 2, i2 %check_bit_429" [firmware/model_test.cpp:82]   --->   Operation 3380 'select' 'check_bit_430' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3381 [1/1] (0.00ns)   --->   "%zext_ln82_430 = zext i1 %and_ln82_335" [firmware/model_test.cpp:82]   --->   Operation 3381 'zext' 'zext_ln82_430' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3382 [1/1] (0.43ns)   --->   "%icmp_ln82_430 = icmp_eq  i2 %zext_ln82_430, i2 %check_bit_430" [firmware/model_test.cpp:82]   --->   Operation 3382 'icmp' 'icmp_ln82_430' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3383 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_430)   --->   "%xor_ln82_430 = xor i1 %icmp_ln82_430, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3383 'xor' 'xor_ln82_430' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3384 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_430 = and i1 %and_ln82_335, i1 %xor_ln82_430" [firmware/model_test.cpp:82]   --->   Operation 3384 'and' 'and_ln82_430' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3385 [1/1] (0.27ns)   --->   "%check_bit_431 = select i1 %icmp_ln82_430, i2 2, i2 %check_bit_430" [firmware/model_test.cpp:82]   --->   Operation 3385 'select' 'check_bit_431' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3386 [1/1] (0.00ns)   --->   "%zext_ln82_431 = zext i1 %and_ln82_336" [firmware/model_test.cpp:82]   --->   Operation 3386 'zext' 'zext_ln82_431' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3387 [1/1] (0.43ns)   --->   "%icmp_ln82_431 = icmp_eq  i2 %zext_ln82_431, i2 %check_bit_431" [firmware/model_test.cpp:82]   --->   Operation 3387 'icmp' 'icmp_ln82_431' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3388 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_431)   --->   "%xor_ln82_431 = xor i1 %icmp_ln82_431, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3388 'xor' 'xor_ln82_431' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3389 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_431 = and i1 %and_ln82_336, i1 %xor_ln82_431" [firmware/model_test.cpp:82]   --->   Operation 3389 'and' 'and_ln82_431' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3390 [1/1] (0.27ns)   --->   "%check_bit_432 = select i1 %icmp_ln82_431, i2 2, i2 %check_bit_431" [firmware/model_test.cpp:82]   --->   Operation 3390 'select' 'check_bit_432' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3391 [1/1] (0.00ns)   --->   "%zext_ln82_432 = zext i1 %and_ln82_337" [firmware/model_test.cpp:82]   --->   Operation 3391 'zext' 'zext_ln82_432' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3392 [1/1] (0.43ns)   --->   "%icmp_ln82_432 = icmp_eq  i2 %zext_ln82_432, i2 %check_bit_432" [firmware/model_test.cpp:82]   --->   Operation 3392 'icmp' 'icmp_ln82_432' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3393 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_432)   --->   "%xor_ln82_432 = xor i1 %icmp_ln82_432, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3393 'xor' 'xor_ln82_432' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3394 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_432 = and i1 %and_ln82_337, i1 %xor_ln82_432" [firmware/model_test.cpp:82]   --->   Operation 3394 'and' 'and_ln82_432' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3395 [1/1] (0.27ns)   --->   "%check_bit_433 = select i1 %icmp_ln82_432, i2 2, i2 %check_bit_432" [firmware/model_test.cpp:82]   --->   Operation 3395 'select' 'check_bit_433' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3396 [1/1] (0.00ns)   --->   "%zext_ln82_433 = zext i1 %and_ln82_338" [firmware/model_test.cpp:82]   --->   Operation 3396 'zext' 'zext_ln82_433' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3397 [1/1] (0.43ns)   --->   "%icmp_ln82_433 = icmp_eq  i2 %zext_ln82_433, i2 %check_bit_433" [firmware/model_test.cpp:82]   --->   Operation 3397 'icmp' 'icmp_ln82_433' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3398 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_433)   --->   "%xor_ln82_433 = xor i1 %icmp_ln82_433, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3398 'xor' 'xor_ln82_433' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3399 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_433 = and i1 %and_ln82_338, i1 %xor_ln82_433" [firmware/model_test.cpp:82]   --->   Operation 3399 'and' 'and_ln82_433' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3400 [1/1] (0.27ns)   --->   "%check_bit_434 = select i1 %icmp_ln82_433, i2 2, i2 %check_bit_433" [firmware/model_test.cpp:82]   --->   Operation 3400 'select' 'check_bit_434' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3401 [1/1] (0.00ns)   --->   "%zext_ln82_434 = zext i1 %and_ln82_339" [firmware/model_test.cpp:82]   --->   Operation 3401 'zext' 'zext_ln82_434' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3402 [1/1] (0.43ns)   --->   "%icmp_ln82_434 = icmp_eq  i2 %zext_ln82_434, i2 %check_bit_434" [firmware/model_test.cpp:82]   --->   Operation 3402 'icmp' 'icmp_ln82_434' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3403 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_521)   --->   "%xor_ln82_521 = xor i1 %icmp_ln82_521, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3403 'xor' 'xor_ln82_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3404 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_521 = and i1 %and_ln82_427, i1 %xor_ln82_521" [firmware/model_test.cpp:82]   --->   Operation 3404 'and' 'and_ln82_521' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3405 [1/1] (0.27ns)   --->   "%check_bit_522 = select i1 %icmp_ln82_521, i2 2, i2 %check_bit_521" [firmware/model_test.cpp:82]   --->   Operation 3405 'select' 'check_bit_522' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3406 [1/1] (0.00ns)   --->   "%zext_ln82_522 = zext i1 %and_ln82_428" [firmware/model_test.cpp:82]   --->   Operation 3406 'zext' 'zext_ln82_522' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3407 [1/1] (0.43ns)   --->   "%icmp_ln82_522 = icmp_eq  i2 %zext_ln82_522, i2 %check_bit_522" [firmware/model_test.cpp:82]   --->   Operation 3407 'icmp' 'icmp_ln82_522' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3408 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_522)   --->   "%xor_ln82_522 = xor i1 %icmp_ln82_522, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3408 'xor' 'xor_ln82_522' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3409 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_522 = and i1 %and_ln82_428, i1 %xor_ln82_522" [firmware/model_test.cpp:82]   --->   Operation 3409 'and' 'and_ln82_522' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3410 [1/1] (0.27ns)   --->   "%check_bit_523 = select i1 %icmp_ln82_522, i2 2, i2 %check_bit_522" [firmware/model_test.cpp:82]   --->   Operation 3410 'select' 'check_bit_523' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3411 [1/1] (0.00ns)   --->   "%zext_ln82_523 = zext i1 %and_ln82_429" [firmware/model_test.cpp:82]   --->   Operation 3411 'zext' 'zext_ln82_523' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3412 [1/1] (0.43ns)   --->   "%icmp_ln82_523 = icmp_eq  i2 %zext_ln82_523, i2 %check_bit_523" [firmware/model_test.cpp:82]   --->   Operation 3412 'icmp' 'icmp_ln82_523' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3413 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_523)   --->   "%xor_ln82_523 = xor i1 %icmp_ln82_523, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3413 'xor' 'xor_ln82_523' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3414 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_523 = and i1 %and_ln82_429, i1 %xor_ln82_523" [firmware/model_test.cpp:82]   --->   Operation 3414 'and' 'and_ln82_523' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3415 [1/1] (0.27ns)   --->   "%check_bit_524 = select i1 %icmp_ln82_523, i2 2, i2 %check_bit_523" [firmware/model_test.cpp:82]   --->   Operation 3415 'select' 'check_bit_524' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3416 [1/1] (0.00ns)   --->   "%zext_ln82_524 = zext i1 %and_ln82_430" [firmware/model_test.cpp:82]   --->   Operation 3416 'zext' 'zext_ln82_524' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3417 [1/1] (0.43ns)   --->   "%icmp_ln82_524 = icmp_eq  i2 %zext_ln82_524, i2 %check_bit_524" [firmware/model_test.cpp:82]   --->   Operation 3417 'icmp' 'icmp_ln82_524' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3418 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_524)   --->   "%xor_ln82_524 = xor i1 %icmp_ln82_524, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3418 'xor' 'xor_ln82_524' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3419 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_524 = and i1 %and_ln82_430, i1 %xor_ln82_524" [firmware/model_test.cpp:82]   --->   Operation 3419 'and' 'and_ln82_524' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3420 [1/1] (0.27ns)   --->   "%check_bit_525 = select i1 %icmp_ln82_524, i2 2, i2 %check_bit_524" [firmware/model_test.cpp:82]   --->   Operation 3420 'select' 'check_bit_525' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3421 [1/1] (0.00ns)   --->   "%zext_ln82_525 = zext i1 %and_ln82_431" [firmware/model_test.cpp:82]   --->   Operation 3421 'zext' 'zext_ln82_525' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3422 [1/1] (0.43ns)   --->   "%icmp_ln82_525 = icmp_eq  i2 %zext_ln82_525, i2 %check_bit_525" [firmware/model_test.cpp:82]   --->   Operation 3422 'icmp' 'icmp_ln82_525' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3423 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_525)   --->   "%xor_ln82_525 = xor i1 %icmp_ln82_525, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3423 'xor' 'xor_ln82_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3424 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_525 = and i1 %and_ln82_431, i1 %xor_ln82_525" [firmware/model_test.cpp:82]   --->   Operation 3424 'and' 'and_ln82_525' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3425 [1/1] (0.27ns)   --->   "%check_bit_526 = select i1 %icmp_ln82_525, i2 2, i2 %check_bit_525" [firmware/model_test.cpp:82]   --->   Operation 3425 'select' 'check_bit_526' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3426 [1/1] (0.00ns)   --->   "%zext_ln82_526 = zext i1 %and_ln82_432" [firmware/model_test.cpp:82]   --->   Operation 3426 'zext' 'zext_ln82_526' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3427 [1/1] (0.43ns)   --->   "%icmp_ln82_526 = icmp_eq  i2 %zext_ln82_526, i2 %check_bit_526" [firmware/model_test.cpp:82]   --->   Operation 3427 'icmp' 'icmp_ln82_526' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3428 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_526)   --->   "%xor_ln82_526 = xor i1 %icmp_ln82_526, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3428 'xor' 'xor_ln82_526' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3429 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_526 = and i1 %and_ln82_432, i1 %xor_ln82_526" [firmware/model_test.cpp:82]   --->   Operation 3429 'and' 'and_ln82_526' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3430 [1/1] (0.27ns)   --->   "%check_bit_527 = select i1 %icmp_ln82_526, i2 2, i2 %check_bit_526" [firmware/model_test.cpp:82]   --->   Operation 3430 'select' 'check_bit_527' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3431 [1/1] (0.00ns)   --->   "%zext_ln82_527 = zext i1 %and_ln82_433" [firmware/model_test.cpp:82]   --->   Operation 3431 'zext' 'zext_ln82_527' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3432 [1/1] (0.43ns)   --->   "%icmp_ln82_527 = icmp_eq  i2 %zext_ln82_527, i2 %check_bit_527" [firmware/model_test.cpp:82]   --->   Operation 3432 'icmp' 'icmp_ln82_527' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3433 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_613)   --->   "%xor_ln82_613 = xor i1 %icmp_ln82_613, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3433 'xor' 'xor_ln82_613' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3434 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_613 = and i1 %and_ln82_520, i1 %xor_ln82_613" [firmware/model_test.cpp:82]   --->   Operation 3434 'and' 'and_ln82_613' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3435 [1/1] (0.27ns)   --->   "%check_bit_614 = select i1 %icmp_ln82_613, i2 2, i2 %check_bit_613" [firmware/model_test.cpp:82]   --->   Operation 3435 'select' 'check_bit_614' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3436 [1/1] (0.00ns)   --->   "%zext_ln82_614 = zext i1 %and_ln82_521" [firmware/model_test.cpp:82]   --->   Operation 3436 'zext' 'zext_ln82_614' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3437 [1/1] (0.43ns)   --->   "%icmp_ln82_614 = icmp_eq  i2 %zext_ln82_614, i2 %check_bit_614" [firmware/model_test.cpp:82]   --->   Operation 3437 'icmp' 'icmp_ln82_614' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3438 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_614)   --->   "%xor_ln82_614 = xor i1 %icmp_ln82_614, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3438 'xor' 'xor_ln82_614' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3439 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_614 = and i1 %and_ln82_521, i1 %xor_ln82_614" [firmware/model_test.cpp:82]   --->   Operation 3439 'and' 'and_ln82_614' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3440 [1/1] (0.27ns)   --->   "%check_bit_615 = select i1 %icmp_ln82_614, i2 2, i2 %check_bit_614" [firmware/model_test.cpp:82]   --->   Operation 3440 'select' 'check_bit_615' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3441 [1/1] (0.00ns)   --->   "%zext_ln82_615 = zext i1 %and_ln82_522" [firmware/model_test.cpp:82]   --->   Operation 3441 'zext' 'zext_ln82_615' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3442 [1/1] (0.43ns)   --->   "%icmp_ln82_615 = icmp_eq  i2 %zext_ln82_615, i2 %check_bit_615" [firmware/model_test.cpp:82]   --->   Operation 3442 'icmp' 'icmp_ln82_615' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3443 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_615)   --->   "%xor_ln82_615 = xor i1 %icmp_ln82_615, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3443 'xor' 'xor_ln82_615' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3444 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_615 = and i1 %and_ln82_522, i1 %xor_ln82_615" [firmware/model_test.cpp:82]   --->   Operation 3444 'and' 'and_ln82_615' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3445 [1/1] (0.27ns)   --->   "%check_bit_616 = select i1 %icmp_ln82_615, i2 2, i2 %check_bit_615" [firmware/model_test.cpp:82]   --->   Operation 3445 'select' 'check_bit_616' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3446 [1/1] (0.00ns)   --->   "%zext_ln82_616 = zext i1 %and_ln82_523" [firmware/model_test.cpp:82]   --->   Operation 3446 'zext' 'zext_ln82_616' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3447 [1/1] (0.43ns)   --->   "%icmp_ln82_616 = icmp_eq  i2 %zext_ln82_616, i2 %check_bit_616" [firmware/model_test.cpp:82]   --->   Operation 3447 'icmp' 'icmp_ln82_616' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3448 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_616)   --->   "%xor_ln82_616 = xor i1 %icmp_ln82_616, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3448 'xor' 'xor_ln82_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3449 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_616 = and i1 %and_ln82_523, i1 %xor_ln82_616" [firmware/model_test.cpp:82]   --->   Operation 3449 'and' 'and_ln82_616' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3450 [1/1] (0.27ns)   --->   "%check_bit_617 = select i1 %icmp_ln82_616, i2 2, i2 %check_bit_616" [firmware/model_test.cpp:82]   --->   Operation 3450 'select' 'check_bit_617' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3451 [1/1] (0.00ns)   --->   "%zext_ln82_617 = zext i1 %and_ln82_524" [firmware/model_test.cpp:82]   --->   Operation 3451 'zext' 'zext_ln82_617' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3452 [1/1] (0.43ns)   --->   "%icmp_ln82_617 = icmp_eq  i2 %zext_ln82_617, i2 %check_bit_617" [firmware/model_test.cpp:82]   --->   Operation 3452 'icmp' 'icmp_ln82_617' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3453 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_617)   --->   "%xor_ln82_617 = xor i1 %icmp_ln82_617, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3453 'xor' 'xor_ln82_617' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3454 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_617 = and i1 %and_ln82_524, i1 %xor_ln82_617" [firmware/model_test.cpp:82]   --->   Operation 3454 'and' 'and_ln82_617' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3455 [1/1] (0.27ns)   --->   "%check_bit_618 = select i1 %icmp_ln82_617, i2 2, i2 %check_bit_617" [firmware/model_test.cpp:82]   --->   Operation 3455 'select' 'check_bit_618' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3456 [1/1] (0.00ns)   --->   "%zext_ln82_618 = zext i1 %and_ln82_525" [firmware/model_test.cpp:82]   --->   Operation 3456 'zext' 'zext_ln82_618' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3457 [1/1] (0.43ns)   --->   "%icmp_ln82_618 = icmp_eq  i2 %zext_ln82_618, i2 %check_bit_618" [firmware/model_test.cpp:82]   --->   Operation 3457 'icmp' 'icmp_ln82_618' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3458 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_618)   --->   "%xor_ln82_618 = xor i1 %icmp_ln82_618, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3458 'xor' 'xor_ln82_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3459 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_618 = and i1 %and_ln82_525, i1 %xor_ln82_618" [firmware/model_test.cpp:82]   --->   Operation 3459 'and' 'and_ln82_618' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3460 [1/1] (0.27ns)   --->   "%check_bit_619 = select i1 %icmp_ln82_618, i2 2, i2 %check_bit_618" [firmware/model_test.cpp:82]   --->   Operation 3460 'select' 'check_bit_619' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3461 [1/1] (0.00ns)   --->   "%zext_ln82_619 = zext i1 %and_ln82_526" [firmware/model_test.cpp:82]   --->   Operation 3461 'zext' 'zext_ln82_619' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3462 [1/1] (0.43ns)   --->   "%icmp_ln82_619 = icmp_eq  i2 %zext_ln82_619, i2 %check_bit_619" [firmware/model_test.cpp:82]   --->   Operation 3462 'icmp' 'icmp_ln82_619' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3463 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_704)   --->   "%xor_ln82_704 = xor i1 %icmp_ln82_704, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3463 'xor' 'xor_ln82_704' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3464 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_704 = and i1 %and_ln82_612, i1 %xor_ln82_704" [firmware/model_test.cpp:82]   --->   Operation 3464 'and' 'and_ln82_704' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3465 [1/1] (0.27ns)   --->   "%check_bit_705 = select i1 %icmp_ln82_704, i2 2, i2 %check_bit_704" [firmware/model_test.cpp:82]   --->   Operation 3465 'select' 'check_bit_705' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3466 [1/1] (0.00ns)   --->   "%zext_ln82_705 = zext i1 %and_ln82_613" [firmware/model_test.cpp:82]   --->   Operation 3466 'zext' 'zext_ln82_705' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3467 [1/1] (0.43ns)   --->   "%icmp_ln82_705 = icmp_eq  i2 %zext_ln82_705, i2 %check_bit_705" [firmware/model_test.cpp:82]   --->   Operation 3467 'icmp' 'icmp_ln82_705' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3468 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_705)   --->   "%xor_ln82_705 = xor i1 %icmp_ln82_705, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3468 'xor' 'xor_ln82_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3469 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_705 = and i1 %and_ln82_613, i1 %xor_ln82_705" [firmware/model_test.cpp:82]   --->   Operation 3469 'and' 'and_ln82_705' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3470 [1/1] (0.27ns)   --->   "%check_bit_706 = select i1 %icmp_ln82_705, i2 2, i2 %check_bit_705" [firmware/model_test.cpp:82]   --->   Operation 3470 'select' 'check_bit_706' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3471 [1/1] (0.00ns)   --->   "%zext_ln82_706 = zext i1 %and_ln82_614" [firmware/model_test.cpp:82]   --->   Operation 3471 'zext' 'zext_ln82_706' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3472 [1/1] (0.43ns)   --->   "%icmp_ln82_706 = icmp_eq  i2 %zext_ln82_706, i2 %check_bit_706" [firmware/model_test.cpp:82]   --->   Operation 3472 'icmp' 'icmp_ln82_706' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3473 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_706)   --->   "%xor_ln82_706 = xor i1 %icmp_ln82_706, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3473 'xor' 'xor_ln82_706' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3474 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_706 = and i1 %and_ln82_614, i1 %xor_ln82_706" [firmware/model_test.cpp:82]   --->   Operation 3474 'and' 'and_ln82_706' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3475 [1/1] (0.27ns)   --->   "%check_bit_707 = select i1 %icmp_ln82_706, i2 2, i2 %check_bit_706" [firmware/model_test.cpp:82]   --->   Operation 3475 'select' 'check_bit_707' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3476 [1/1] (0.00ns)   --->   "%zext_ln82_707 = zext i1 %and_ln82_615" [firmware/model_test.cpp:82]   --->   Operation 3476 'zext' 'zext_ln82_707' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3477 [1/1] (0.43ns)   --->   "%icmp_ln82_707 = icmp_eq  i2 %zext_ln82_707, i2 %check_bit_707" [firmware/model_test.cpp:82]   --->   Operation 3477 'icmp' 'icmp_ln82_707' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3478 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_707)   --->   "%xor_ln82_707 = xor i1 %icmp_ln82_707, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3478 'xor' 'xor_ln82_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3479 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_707 = and i1 %and_ln82_615, i1 %xor_ln82_707" [firmware/model_test.cpp:82]   --->   Operation 3479 'and' 'and_ln82_707' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3480 [1/1] (0.27ns)   --->   "%check_bit_708 = select i1 %icmp_ln82_707, i2 2, i2 %check_bit_707" [firmware/model_test.cpp:82]   --->   Operation 3480 'select' 'check_bit_708' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3481 [1/1] (0.00ns)   --->   "%zext_ln82_708 = zext i1 %and_ln82_616" [firmware/model_test.cpp:82]   --->   Operation 3481 'zext' 'zext_ln82_708' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3482 [1/1] (0.43ns)   --->   "%icmp_ln82_708 = icmp_eq  i2 %zext_ln82_708, i2 %check_bit_708" [firmware/model_test.cpp:82]   --->   Operation 3482 'icmp' 'icmp_ln82_708' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3483 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_708)   --->   "%xor_ln82_708 = xor i1 %icmp_ln82_708, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3483 'xor' 'xor_ln82_708' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3484 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_708 = and i1 %and_ln82_616, i1 %xor_ln82_708" [firmware/model_test.cpp:82]   --->   Operation 3484 'and' 'and_ln82_708' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3485 [1/1] (0.27ns)   --->   "%check_bit_709 = select i1 %icmp_ln82_708, i2 2, i2 %check_bit_708" [firmware/model_test.cpp:82]   --->   Operation 3485 'select' 'check_bit_709' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3486 [1/1] (0.00ns)   --->   "%zext_ln82_709 = zext i1 %and_ln82_617" [firmware/model_test.cpp:82]   --->   Operation 3486 'zext' 'zext_ln82_709' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3487 [1/1] (0.43ns)   --->   "%icmp_ln82_709 = icmp_eq  i2 %zext_ln82_709, i2 %check_bit_709" [firmware/model_test.cpp:82]   --->   Operation 3487 'icmp' 'icmp_ln82_709' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3488 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_709)   --->   "%xor_ln82_709 = xor i1 %icmp_ln82_709, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3488 'xor' 'xor_ln82_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3489 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_709 = and i1 %and_ln82_617, i1 %xor_ln82_709" [firmware/model_test.cpp:82]   --->   Operation 3489 'and' 'and_ln82_709' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3490 [1/1] (0.27ns)   --->   "%check_bit_710 = select i1 %icmp_ln82_709, i2 2, i2 %check_bit_709" [firmware/model_test.cpp:82]   --->   Operation 3490 'select' 'check_bit_710' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3491 [1/1] (0.00ns)   --->   "%zext_ln82_710 = zext i1 %and_ln82_618" [firmware/model_test.cpp:82]   --->   Operation 3491 'zext' 'zext_ln82_710' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3492 [1/1] (0.43ns)   --->   "%icmp_ln82_710 = icmp_eq  i2 %zext_ln82_710, i2 %check_bit_710" [firmware/model_test.cpp:82]   --->   Operation 3492 'icmp' 'icmp_ln82_710' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3493 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_883)   --->   "%xor_ln82_793 = xor i1 %icmp_ln82_793, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3493 'xor' 'xor_ln82_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3494 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_883)   --->   "%and_ln82_793 = and i1 %and_ln82_702, i1 %xor_ln82_793" [firmware/model_test.cpp:82]   --->   Operation 3494 'and' 'and_ln82_793' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3495 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_884)   --->   "%xor_ln82_794 = xor i1 %icmp_ln82_794, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3495 'xor' 'xor_ln82_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3496 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_884)   --->   "%and_ln82_794 = and i1 %and_ln82_703, i1 %xor_ln82_794" [firmware/model_test.cpp:82]   --->   Operation 3496 'and' 'and_ln82_794' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3497 [1/1] (0.27ns)   --->   "%check_bit_795 = select i1 %icmp_ln82_794, i2 2, i2 %check_bit_794" [firmware/model_test.cpp:82]   --->   Operation 3497 'select' 'check_bit_795' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3498 [1/1] (0.00ns)   --->   "%zext_ln82_795 = zext i1 %and_ln82_704" [firmware/model_test.cpp:82]   --->   Operation 3498 'zext' 'zext_ln82_795' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3499 [1/1] (0.43ns)   --->   "%icmp_ln82_795 = icmp_eq  i2 %zext_ln82_795, i2 %check_bit_795" [firmware/model_test.cpp:82]   --->   Operation 3499 'icmp' 'icmp_ln82_795' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3500 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_885)   --->   "%xor_ln82_795 = xor i1 %icmp_ln82_795, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3500 'xor' 'xor_ln82_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3501 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_885)   --->   "%and_ln82_795 = and i1 %and_ln82_704, i1 %xor_ln82_795" [firmware/model_test.cpp:82]   --->   Operation 3501 'and' 'and_ln82_795' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3502 [1/1] (0.27ns)   --->   "%check_bit_796 = select i1 %icmp_ln82_795, i2 2, i2 %check_bit_795" [firmware/model_test.cpp:82]   --->   Operation 3502 'select' 'check_bit_796' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3503 [1/1] (0.00ns)   --->   "%zext_ln82_796 = zext i1 %and_ln82_705" [firmware/model_test.cpp:82]   --->   Operation 3503 'zext' 'zext_ln82_796' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3504 [1/1] (0.43ns)   --->   "%icmp_ln82_796 = icmp_eq  i2 %zext_ln82_796, i2 %check_bit_796" [firmware/model_test.cpp:82]   --->   Operation 3504 'icmp' 'icmp_ln82_796' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3505 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_886)   --->   "%xor_ln82_796 = xor i1 %icmp_ln82_796, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3505 'xor' 'xor_ln82_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3506 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_886)   --->   "%and_ln82_796 = and i1 %and_ln82_705, i1 %xor_ln82_796" [firmware/model_test.cpp:82]   --->   Operation 3506 'and' 'and_ln82_796' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3507 [1/1] (0.27ns)   --->   "%check_bit_797 = select i1 %icmp_ln82_796, i2 2, i2 %check_bit_796" [firmware/model_test.cpp:82]   --->   Operation 3507 'select' 'check_bit_797' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3508 [1/1] (0.00ns)   --->   "%zext_ln82_797 = zext i1 %and_ln82_706" [firmware/model_test.cpp:82]   --->   Operation 3508 'zext' 'zext_ln82_797' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3509 [1/1] (0.43ns)   --->   "%icmp_ln82_797 = icmp_eq  i2 %zext_ln82_797, i2 %check_bit_797" [firmware/model_test.cpp:82]   --->   Operation 3509 'icmp' 'icmp_ln82_797' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3510 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_887)   --->   "%xor_ln82_797 = xor i1 %icmp_ln82_797, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3510 'xor' 'xor_ln82_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3511 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_887)   --->   "%and_ln82_797 = and i1 %and_ln82_706, i1 %xor_ln82_797" [firmware/model_test.cpp:82]   --->   Operation 3511 'and' 'and_ln82_797' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3512 [1/1] (0.27ns)   --->   "%check_bit_798 = select i1 %icmp_ln82_797, i2 2, i2 %check_bit_797" [firmware/model_test.cpp:82]   --->   Operation 3512 'select' 'check_bit_798' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3513 [1/1] (0.00ns)   --->   "%zext_ln82_798 = zext i1 %and_ln82_707" [firmware/model_test.cpp:82]   --->   Operation 3513 'zext' 'zext_ln82_798' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3514 [1/1] (0.43ns)   --->   "%icmp_ln82_798 = icmp_eq  i2 %zext_ln82_798, i2 %check_bit_798" [firmware/model_test.cpp:82]   --->   Operation 3514 'icmp' 'icmp_ln82_798' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3515 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_888)   --->   "%xor_ln82_798 = xor i1 %icmp_ln82_798, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3515 'xor' 'xor_ln82_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3516 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_888)   --->   "%and_ln82_798 = and i1 %and_ln82_707, i1 %xor_ln82_798" [firmware/model_test.cpp:82]   --->   Operation 3516 'and' 'and_ln82_798' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3517 [1/1] (0.27ns)   --->   "%check_bit_799 = select i1 %icmp_ln82_798, i2 2, i2 %check_bit_798" [firmware/model_test.cpp:82]   --->   Operation 3517 'select' 'check_bit_799' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3518 [1/1] (0.00ns)   --->   "%zext_ln82_799 = zext i1 %and_ln82_708" [firmware/model_test.cpp:82]   --->   Operation 3518 'zext' 'zext_ln82_799' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3519 [1/1] (0.43ns)   --->   "%icmp_ln82_799 = icmp_eq  i2 %zext_ln82_799, i2 %check_bit_799" [firmware/model_test.cpp:82]   --->   Operation 3519 'icmp' 'icmp_ln82_799' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3520 [1/1] (0.27ns)   --->   "%check_bit_800 = select i1 %icmp_ln82_799, i2 2, i2 %check_bit_799" [firmware/model_test.cpp:82]   --->   Operation 3520 'select' 'check_bit_800' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3521 [1/1] (0.00ns)   --->   "%zext_ln82_800 = zext i1 %and_ln82_709" [firmware/model_test.cpp:82]   --->   Operation 3521 'zext' 'zext_ln82_800' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3522 [1/1] (0.43ns)   --->   "%icmp_ln82_800 = icmp_eq  i2 %zext_ln82_800, i2 %check_bit_800" [firmware/model_test.cpp:82]   --->   Operation 3522 'icmp' 'icmp_ln82_800' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3523 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1950)   --->   "%select_ln82_1945 = select i1 %icmp_ln82_881, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 3523 'select' 'select_ln82_1945' <Predicate = (or_ln82_1021)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3524 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1950)   --->   "%select_ln82_1946 = select i1 %or_ln82_1021, i4 %select_ln82_1945, i4 %select_ln82_1942" [firmware/model_test.cpp:82]   --->   Operation 3524 'select' 'select_ln82_1946' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3525 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_883)   --->   "%zext_ln82_883 = zext i1 %and_ln82_793" [firmware/model_test.cpp:82]   --->   Operation 3525 'zext' 'zext_ln82_883' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3526 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_883 = icmp_eq  i2 %zext_ln82_883, i2 %check_bit_883" [firmware/model_test.cpp:82]   --->   Operation 3526 'icmp' 'icmp_ln82_883' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3527 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1950)   --->   "%select_ln82_1949 = select i1 %icmp_ln82_883, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 3527 'select' 'select_ln82_1949' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3528 [1/1] (0.12ns)   --->   "%or_ln82_1023 = or i1 %icmp_ln82_883, i1 %icmp_ln82_882" [firmware/model_test.cpp:82]   --->   Operation 3528 'or' 'or_ln82_1023' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3529 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1950 = select i1 %or_ln82_1023, i4 %select_ln82_1949, i4 %select_ln82_1946" [firmware/model_test.cpp:82]   --->   Operation 3529 'select' 'select_ln82_1950' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3530 [1/1] (0.27ns)   --->   "%check_bit_884 = select i1 %icmp_ln82_883, i2 2, i2 %check_bit_883" [firmware/model_test.cpp:82]   --->   Operation 3530 'select' 'check_bit_884' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3531 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_884)   --->   "%zext_ln82_884 = zext i1 %and_ln82_794" [firmware/model_test.cpp:82]   --->   Operation 3531 'zext' 'zext_ln82_884' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3532 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_884 = icmp_eq  i2 %zext_ln82_884, i2 %check_bit_884" [firmware/model_test.cpp:82]   --->   Operation 3532 'icmp' 'icmp_ln82_884' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3533 [1/1] (0.27ns)   --->   "%check_bit_885 = select i1 %icmp_ln82_884, i2 2, i2 %check_bit_884" [firmware/model_test.cpp:82]   --->   Operation 3533 'select' 'check_bit_885' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3534 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_885)   --->   "%zext_ln82_885 = zext i1 %and_ln82_795" [firmware/model_test.cpp:82]   --->   Operation 3534 'zext' 'zext_ln82_885' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3535 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_885 = icmp_eq  i2 %zext_ln82_885, i2 %check_bit_885" [firmware/model_test.cpp:82]   --->   Operation 3535 'icmp' 'icmp_ln82_885' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3536 [1/1] (0.27ns)   --->   "%check_bit_886 = select i1 %icmp_ln82_885, i2 2, i2 %check_bit_885" [firmware/model_test.cpp:82]   --->   Operation 3536 'select' 'check_bit_886' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3537 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_886)   --->   "%zext_ln82_886 = zext i1 %and_ln82_796" [firmware/model_test.cpp:82]   --->   Operation 3537 'zext' 'zext_ln82_886' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3538 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_886 = icmp_eq  i2 %zext_ln82_886, i2 %check_bit_886" [firmware/model_test.cpp:82]   --->   Operation 3538 'icmp' 'icmp_ln82_886' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3539 [1/1] (0.27ns)   --->   "%check_bit_887 = select i1 %icmp_ln82_886, i2 2, i2 %check_bit_886" [firmware/model_test.cpp:82]   --->   Operation 3539 'select' 'check_bit_887' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3540 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_887)   --->   "%zext_ln82_887 = zext i1 %and_ln82_797" [firmware/model_test.cpp:82]   --->   Operation 3540 'zext' 'zext_ln82_887' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3541 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_887 = icmp_eq  i2 %zext_ln82_887, i2 %check_bit_887" [firmware/model_test.cpp:82]   --->   Operation 3541 'icmp' 'icmp_ln82_887' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 3542 [1/1] (0.27ns)   --->   "%check_bit_888 = select i1 %icmp_ln82_887, i2 2, i2 %check_bit_887" [firmware/model_test.cpp:82]   --->   Operation 3542 'select' 'check_bit_888' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_9 : Operation 3543 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_888)   --->   "%zext_ln82_888 = zext i1 %and_ln82_798" [firmware/model_test.cpp:82]   --->   Operation 3543 'zext' 'zext_ln82_888' <Predicate = true> <Delay = 0.00>
ST_9 : Operation 3544 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_888 = icmp_eq  i2 %zext_ln82_888, i2 %check_bit_888" [firmware/model_test.cpp:82]   --->   Operation 3544 'icmp' 'icmp_ln82_888' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.29>
ST_10 : Operation 3545 [1/1] (0.74ns)   --->   "%icmp_ln59_55 = icmp_ne  i12 %tmp_54, i12 0" [firmware/model_test.cpp:59]   --->   Operation 3545 'icmp' 'icmp_ln59_55' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3546 [1/1] (0.74ns)   --->   "%icmp_ln59_56 = icmp_ne  i12 %tmp_55, i12 0" [firmware/model_test.cpp:59]   --->   Operation 3546 'icmp' 'icmp_ln59_56' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3547 [1/1] (0.74ns)   --->   "%icmp_ln59_57 = icmp_ne  i12 %tmp_56, i12 0" [firmware/model_test.cpp:59]   --->   Operation 3547 'icmp' 'icmp_ln59_57' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3548 [1/1] (0.74ns)   --->   "%icmp_ln59_58 = icmp_ne  i12 %tmp_57, i12 0" [firmware/model_test.cpp:59]   --->   Operation 3548 'icmp' 'icmp_ln59_58' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3549 [1/1] (0.74ns)   --->   "%icmp_ln59_59 = icmp_ne  i12 %tmp_58, i12 0" [firmware/model_test.cpp:59]   --->   Operation 3549 'icmp' 'icmp_ln59_59' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3550 [1/1] (0.74ns)   --->   "%icmp_ln59_60 = icmp_ne  i12 %tmp_59, i12 0" [firmware/model_test.cpp:59]   --->   Operation 3550 'icmp' 'icmp_ln59_60' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3551 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_88)   --->   "%select_ln82_83 = select i1 %icmp_ln82_39, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 3551 'select' 'select_ln82_83' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3552 [1/1] (0.12ns)   --->   "%or_ln82_42 = or i1 %icmp_ln82_39, i1 %icmp_ln82_38" [firmware/model_test.cpp:82]   --->   Operation 3552 'or' 'or_ln82_42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3553 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_88)   --->   "%select_ln82_84 = select i1 %or_ln82_42, i4 %select_ln82_83, i4 %select_ln82_80" [firmware/model_test.cpp:82]   --->   Operation 3553 'select' 'select_ln82_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3554 [1/1] (0.12ns)   --->   "%or_ln82_43 = or i1 %icmp_ln82_40, i1 %icmp_ln82_39" [firmware/model_test.cpp:82]   --->   Operation 3554 'or' 'or_ln82_43' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3555 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_88)   --->   "%select_ln82_87 = select i1 %icmp_ln82_41, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3555 'select' 'select_ln82_87' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3556 [1/1] (0.12ns)   --->   "%or_ln82_44 = or i1 %icmp_ln82_41, i1 %icmp_ln82_40" [firmware/model_test.cpp:82]   --->   Operation 3556 'or' 'or_ln82_44' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3557 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_88 = select i1 %or_ln82_44, i4 %select_ln82_87, i4 %select_ln82_84" [firmware/model_test.cpp:82]   --->   Operation 3557 'select' 'select_ln82_88' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3558 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_78)   --->   "%or_ln82_45 = or i1 %icmp_ln82_42, i1 %icmp_ln82_41" [firmware/model_test.cpp:82]   --->   Operation 3558 'or' 'or_ln82_45' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3559 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_96)   --->   "%select_ln82_91 = select i1 %icmp_ln82_43, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 3559 'select' 'select_ln82_91' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3560 [1/1] (0.12ns)   --->   "%or_ln82_46 = or i1 %icmp_ln82_43, i1 %icmp_ln82_42" [firmware/model_test.cpp:82]   --->   Operation 3560 'or' 'or_ln82_46' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3561 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_96)   --->   "%select_ln82_92 = select i1 %or_ln82_46, i4 %select_ln82_91, i4 %select_ln82_88" [firmware/model_test.cpp:82]   --->   Operation 3561 'select' 'select_ln82_92' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3562 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_78)   --->   "%or_ln82_47 = or i1 %icmp_ln82_44, i1 %icmp_ln82_43" [firmware/model_test.cpp:82]   --->   Operation 3562 'or' 'or_ln82_47' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3563 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_96)   --->   "%select_ln82_95 = select i1 %icmp_ln82_45, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 3563 'select' 'select_ln82_95' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3564 [1/1] (0.12ns)   --->   "%or_ln82_48 = or i1 %icmp_ln82_45, i1 %icmp_ln82_44" [firmware/model_test.cpp:82]   --->   Operation 3564 'or' 'or_ln82_48' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3565 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_96 = select i1 %or_ln82_48, i4 %select_ln82_95, i4 %select_ln82_92" [firmware/model_test.cpp:82]   --->   Operation 3565 'select' 'select_ln82_96' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3566 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_84)   --->   "%or_ln82_49 = or i1 %icmp_ln82_46, i1 %icmp_ln82_45" [firmware/model_test.cpp:82]   --->   Operation 3566 'or' 'or_ln82_49' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3567 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_104)   --->   "%select_ln82_99 = select i1 %icmp_ln82_47, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 3567 'select' 'select_ln82_99' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3568 [1/1] (0.12ns)   --->   "%or_ln82_50 = or i1 %icmp_ln82_47, i1 %icmp_ln82_46" [firmware/model_test.cpp:82]   --->   Operation 3568 'or' 'or_ln82_50' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3569 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_104)   --->   "%select_ln82_100 = select i1 %or_ln82_50, i4 %select_ln82_99, i4 %select_ln82_96" [firmware/model_test.cpp:82]   --->   Operation 3569 'select' 'select_ln82_100' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3570 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_84)   --->   "%or_ln82_51 = or i1 %icmp_ln82_48, i1 %icmp_ln82_47" [firmware/model_test.cpp:82]   --->   Operation 3570 'or' 'or_ln82_51' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3571 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_104)   --->   "%select_ln82_103 = select i1 %icmp_ln82_49, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 3571 'select' 'select_ln82_103' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3572 [1/1] (0.12ns)   --->   "%or_ln82_52 = or i1 %icmp_ln82_49, i1 %icmp_ln82_48" [firmware/model_test.cpp:82]   --->   Operation 3572 'or' 'or_ln82_52' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3573 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_104 = select i1 %or_ln82_52, i4 %select_ln82_103, i4 %select_ln82_100" [firmware/model_test.cpp:82]   --->   Operation 3573 'select' 'select_ln82_104' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3574 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_76)   --->   "%or_ln82_53 = or i1 %icmp_ln82_50, i1 %icmp_ln82_49" [firmware/model_test.cpp:82]   --->   Operation 3574 'or' 'or_ln82_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3575 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_112)   --->   "%select_ln82_107 = select i1 %icmp_ln82_51, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3575 'select' 'select_ln82_107' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3576 [1/1] (0.12ns)   --->   "%or_ln82_54 = or i1 %icmp_ln82_51, i1 %icmp_ln82_50" [firmware/model_test.cpp:82]   --->   Operation 3576 'or' 'or_ln82_54' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3577 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_112)   --->   "%select_ln82_108 = select i1 %or_ln82_54, i4 %select_ln82_107, i4 %select_ln82_104" [firmware/model_test.cpp:82]   --->   Operation 3577 'select' 'select_ln82_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3578 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_76)   --->   "%or_ln82_55 = or i1 %icmp_ln82_52, i1 %icmp_ln82_51" [firmware/model_test.cpp:82]   --->   Operation 3578 'or' 'or_ln82_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3579 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_52)   --->   "%xor_ln82_52 = xor i1 %icmp_ln82_52, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3579 'xor' 'xor_ln82_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3580 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_52 = and i1 %icmp_ln59_53, i1 %xor_ln82_52" [firmware/model_test.cpp:82]   --->   Operation 3580 'and' 'and_ln82_52' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3581 [1/1] (0.27ns)   --->   "%check_bit_53 = select i1 %icmp_ln82_52, i2 2, i2 %check_bit_52" [firmware/model_test.cpp:82]   --->   Operation 3581 'select' 'check_bit_53' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3582 [1/1] (0.00ns)   --->   "%zext_ln82_53 = zext i1 %icmp_ln59_54" [firmware/model_test.cpp:82]   --->   Operation 3582 'zext' 'zext_ln82_53' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3583 [1/1] (0.43ns)   --->   "%icmp_ln82_53 = icmp_eq  i2 %zext_ln82_53, i2 %check_bit_53" [firmware/model_test.cpp:82]   --->   Operation 3583 'icmp' 'icmp_ln82_53' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3584 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_112)   --->   "%select_ln82_111 = select i1 %icmp_ln82_53, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 3584 'select' 'select_ln82_111' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3585 [1/1] (0.12ns)   --->   "%or_ln82_56 = or i1 %icmp_ln82_53, i1 %icmp_ln82_52" [firmware/model_test.cpp:82]   --->   Operation 3585 'or' 'or_ln82_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3586 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_112 = select i1 %or_ln82_56, i4 %select_ln82_111, i4 %select_ln82_108" [firmware/model_test.cpp:82]   --->   Operation 3586 'select' 'select_ln82_112' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3587 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_53)   --->   "%xor_ln82_53 = xor i1 %icmp_ln82_53, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3587 'xor' 'xor_ln82_53' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3588 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_53 = and i1 %icmp_ln59_54, i1 %xor_ln82_53" [firmware/model_test.cpp:82]   --->   Operation 3588 'and' 'and_ln82_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3589 [1/1] (0.27ns)   --->   "%check_bit_54 = select i1 %icmp_ln82_53, i2 2, i2 %check_bit_53" [firmware/model_test.cpp:82]   --->   Operation 3589 'select' 'check_bit_54' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3590 [1/1] (0.00ns)   --->   "%zext_ln82_54 = zext i1 %icmp_ln59_55" [firmware/model_test.cpp:82]   --->   Operation 3590 'zext' 'zext_ln82_54' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3591 [1/1] (0.43ns)   --->   "%icmp_ln82_54 = icmp_eq  i2 %zext_ln82_54, i2 %check_bit_54" [firmware/model_test.cpp:82]   --->   Operation 3591 'icmp' 'icmp_ln82_54' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3592 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_54)   --->   "%xor_ln82_54 = xor i1 %icmp_ln82_54, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3592 'xor' 'xor_ln82_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3593 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_54 = and i1 %icmp_ln59_55, i1 %xor_ln82_54" [firmware/model_test.cpp:82]   --->   Operation 3593 'and' 'and_ln82_54' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3594 [1/1] (0.27ns)   --->   "%check_bit_55 = select i1 %icmp_ln82_54, i2 2, i2 %check_bit_54" [firmware/model_test.cpp:82]   --->   Operation 3594 'select' 'check_bit_55' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3595 [1/1] (0.00ns)   --->   "%zext_ln82_55 = zext i1 %icmp_ln59_56" [firmware/model_test.cpp:82]   --->   Operation 3595 'zext' 'zext_ln82_55' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3596 [1/1] (0.43ns)   --->   "%icmp_ln82_55 = icmp_eq  i2 %zext_ln82_55, i2 %check_bit_55" [firmware/model_test.cpp:82]   --->   Operation 3596 'icmp' 'icmp_ln82_55' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3597 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_55)   --->   "%xor_ln82_55 = xor i1 %icmp_ln82_55, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3597 'xor' 'xor_ln82_55' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3598 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_55 = and i1 %icmp_ln59_56, i1 %xor_ln82_55" [firmware/model_test.cpp:82]   --->   Operation 3598 'and' 'and_ln82_55' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3599 [1/1] (0.27ns)   --->   "%check_bit_56 = select i1 %icmp_ln82_55, i2 2, i2 %check_bit_55" [firmware/model_test.cpp:82]   --->   Operation 3599 'select' 'check_bit_56' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3600 [1/1] (0.00ns)   --->   "%zext_ln82_56 = zext i1 %icmp_ln59_57" [firmware/model_test.cpp:82]   --->   Operation 3600 'zext' 'zext_ln82_56' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3601 [1/1] (0.43ns)   --->   "%icmp_ln82_56 = icmp_eq  i2 %zext_ln82_56, i2 %check_bit_56" [firmware/model_test.cpp:82]   --->   Operation 3601 'icmp' 'icmp_ln82_56' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3602 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_56)   --->   "%xor_ln82_56 = xor i1 %icmp_ln82_56, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3602 'xor' 'xor_ln82_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3603 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_56 = and i1 %icmp_ln59_57, i1 %xor_ln82_56" [firmware/model_test.cpp:82]   --->   Operation 3603 'and' 'and_ln82_56' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3604 [1/1] (0.27ns)   --->   "%check_bit_57 = select i1 %icmp_ln82_56, i2 2, i2 %check_bit_56" [firmware/model_test.cpp:82]   --->   Operation 3604 'select' 'check_bit_57' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3605 [1/1] (0.00ns)   --->   "%zext_ln82_57 = zext i1 %icmp_ln59_58" [firmware/model_test.cpp:82]   --->   Operation 3605 'zext' 'zext_ln82_57' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3606 [1/1] (0.43ns)   --->   "%icmp_ln82_57 = icmp_eq  i2 %zext_ln82_57, i2 %check_bit_57" [firmware/model_test.cpp:82]   --->   Operation 3606 'icmp' 'icmp_ln82_57' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3607 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_57)   --->   "%xor_ln82_57 = xor i1 %icmp_ln82_57, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3607 'xor' 'xor_ln82_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3608 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_57 = and i1 %icmp_ln59_58, i1 %xor_ln82_57" [firmware/model_test.cpp:82]   --->   Operation 3608 'and' 'and_ln82_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3609 [1/1] (0.27ns)   --->   "%check_bit_58 = select i1 %icmp_ln82_57, i2 2, i2 %check_bit_57" [firmware/model_test.cpp:82]   --->   Operation 3609 'select' 'check_bit_58' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3610 [1/1] (0.00ns)   --->   "%zext_ln82_58 = zext i1 %icmp_ln59_59" [firmware/model_test.cpp:82]   --->   Operation 3610 'zext' 'zext_ln82_58' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3611 [1/1] (0.43ns)   --->   "%icmp_ln82_58 = icmp_eq  i2 %zext_ln82_58, i2 %check_bit_58" [firmware/model_test.cpp:82]   --->   Operation 3611 'icmp' 'icmp_ln82_58' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3612 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_76 = or i1 %or_ln82_55, i1 %or_ln82_53" [firmware/model_test.cpp:82]   --->   Operation 3612 'or' 'or_ln82_76' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3613 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_84)   --->   "%or_ln82_77 = or i1 %or_ln82_51, i1 %or_ln82_49" [firmware/model_test.cpp:82]   --->   Operation 3613 'or' 'or_ln82_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3614 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_78 = or i1 %or_ln82_47, i1 %or_ln82_45" [firmware/model_test.cpp:82]   --->   Operation 3614 'or' 'or_ln82_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3615 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_84 = or i1 %or_ln82_76, i1 %or_ln82_77" [firmware/model_test.cpp:82]   --->   Operation 3615 'or' 'or_ln82_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3616 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_65)   --->   "%select_ln91_27 = select i1 %icmp_ln82_51, i12 %tmp_51, i12 %tmp_50" [firmware/model_test.cpp:91]   --->   Operation 3616 'select' 'select_ln91_27' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3617 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_28 = select i1 %icmp_ln82_49, i12 %tmp_49, i12 %tmp_48" [firmware/model_test.cpp:91]   --->   Operation 3617 'select' 'select_ln91_28' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3618 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_66)   --->   "%select_ln91_29 = select i1 %icmp_ln82_47, i12 %tmp_47, i12 %tmp_46" [firmware/model_test.cpp:91]   --->   Operation 3618 'select' 'select_ln91_29' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3619 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_30 = select i1 %icmp_ln82_45, i12 %tmp_45, i12 %tmp_44" [firmware/model_test.cpp:91]   --->   Operation 3619 'select' 'select_ln91_30' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3620 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_67)   --->   "%select_ln91_31 = select i1 %icmp_ln82_43, i12 %tmp_43, i12 %tmp_42" [firmware/model_test.cpp:91]   --->   Operation 3620 'select' 'select_ln91_31' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3621 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_32 = select i1 %icmp_ln82_41, i12 %tmp_41, i12 %tmp_40" [firmware/model_test.cpp:91]   --->   Operation 3621 'select' 'select_ln91_32' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3622 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_68)   --->   "%select_ln91_33 = select i1 %icmp_ln82_39, i12 %tmp_39, i12 %tmp_38" [firmware/model_test.cpp:91]   --->   Operation 3622 'select' 'select_ln91_33' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3623 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_34 = select i1 %icmp_ln82_37, i12 %tmp_37, i12 %tmp_36" [firmware/model_test.cpp:91]   --->   Operation 3623 'select' 'select_ln91_34' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3624 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_65 = select i1 %or_ln82_54, i12 %select_ln91_27, i12 %select_ln91_28" [firmware/model_test.cpp:91]   --->   Operation 3624 'select' 'select_ln91_65' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3625 [1/1] (0.12ns)   --->   "%or_ln91_11 = or i1 %or_ln82_54, i1 %or_ln82_52" [firmware/model_test.cpp:91]   --->   Operation 3625 'or' 'or_ln91_11' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3626 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_66 = select i1 %or_ln82_50, i12 %select_ln91_29, i12 %select_ln91_30" [firmware/model_test.cpp:91]   --->   Operation 3626 'select' 'select_ln91_66' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3627 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_30)   --->   "%or_ln91_12 = or i1 %or_ln82_50, i1 %or_ln82_48" [firmware/model_test.cpp:91]   --->   Operation 3627 'or' 'or_ln91_12' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3628 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_67 = select i1 %or_ln82_46, i12 %select_ln91_31, i12 %select_ln91_32" [firmware/model_test.cpp:91]   --->   Operation 3628 'select' 'select_ln91_67' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3629 [1/1] (0.12ns)   --->   "%or_ln91_13 = or i1 %or_ln82_46, i1 %or_ln82_44" [firmware/model_test.cpp:91]   --->   Operation 3629 'or' 'or_ln91_13' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3630 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_68 = select i1 %or_ln82_42, i12 %select_ln91_33, i12 %select_ln91_34" [firmware/model_test.cpp:91]   --->   Operation 3630 'select' 'select_ln91_68' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3631 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_94)   --->   "%select_ln91_84 = select i1 %or_ln91_11, i12 %select_ln91_65, i12 %select_ln91_66" [firmware/model_test.cpp:91]   --->   Operation 3631 'select' 'select_ln91_84' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3632 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_30 = or i1 %or_ln91_11, i1 %or_ln91_12" [firmware/model_test.cpp:91]   --->   Operation 3632 'or' 'or_ln91_30' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3633 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_85 = select i1 %or_ln91_13, i12 %select_ln91_67, i12 %select_ln91_68" [firmware/model_test.cpp:91]   --->   Operation 3633 'select' 'select_ln91_85' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3634 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_94 = select i1 %or_ln91_30, i12 %select_ln91_84, i12 %select_ln91_85" [firmware/model_test.cpp:91]   --->   Operation 3634 'select' 'select_ln91_94' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3635 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_303)   --->   "%select_ln82_298 = select i1 %icmp_ln82_137, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 3635 'select' 'select_ln82_298' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3636 [1/1] (0.12ns)   --->   "%or_ln82_153 = or i1 %icmp_ln82_137, i1 %icmp_ln82_136" [firmware/model_test.cpp:82]   --->   Operation 3636 'or' 'or_ln82_153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3637 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_303)   --->   "%select_ln82_299 = select i1 %or_ln82_153, i4 %select_ln82_298, i4 %select_ln82_295" [firmware/model_test.cpp:82]   --->   Operation 3637 'select' 'select_ln82_299' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3638 [1/1] (0.12ns)   --->   "%or_ln82_154 = or i1 %icmp_ln82_138, i1 %icmp_ln82_137" [firmware/model_test.cpp:82]   --->   Operation 3638 'or' 'or_ln82_154' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3639 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_303)   --->   "%select_ln82_302 = select i1 %icmp_ln82_139, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3639 'select' 'select_ln82_302' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3640 [1/1] (0.12ns)   --->   "%or_ln82_155 = or i1 %icmp_ln82_139, i1 %icmp_ln82_138" [firmware/model_test.cpp:82]   --->   Operation 3640 'or' 'or_ln82_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3641 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_303 = select i1 %or_ln82_155, i4 %select_ln82_302, i4 %select_ln82_299" [firmware/model_test.cpp:82]   --->   Operation 3641 'select' 'select_ln82_303' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3642 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_189)   --->   "%or_ln82_156 = or i1 %icmp_ln82_140, i1 %icmp_ln82_139" [firmware/model_test.cpp:82]   --->   Operation 3642 'or' 'or_ln82_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3643 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_311)   --->   "%select_ln82_306 = select i1 %icmp_ln82_141, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 3643 'select' 'select_ln82_306' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3644 [1/1] (0.12ns)   --->   "%or_ln82_157 = or i1 %icmp_ln82_141, i1 %icmp_ln82_140" [firmware/model_test.cpp:82]   --->   Operation 3644 'or' 'or_ln82_157' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3645 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_311)   --->   "%select_ln82_307 = select i1 %or_ln82_157, i4 %select_ln82_306, i4 %select_ln82_303" [firmware/model_test.cpp:82]   --->   Operation 3645 'select' 'select_ln82_307' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3646 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_189)   --->   "%or_ln82_158 = or i1 %icmp_ln82_142, i1 %icmp_ln82_141" [firmware/model_test.cpp:82]   --->   Operation 3646 'or' 'or_ln82_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3647 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_311)   --->   "%select_ln82_310 = select i1 %icmp_ln82_143, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 3647 'select' 'select_ln82_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3648 [1/1] (0.12ns)   --->   "%or_ln82_159 = or i1 %icmp_ln82_143, i1 %icmp_ln82_142" [firmware/model_test.cpp:82]   --->   Operation 3648 'or' 'or_ln82_159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3649 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_311 = select i1 %or_ln82_159, i4 %select_ln82_310, i4 %select_ln82_307" [firmware/model_test.cpp:82]   --->   Operation 3649 'select' 'select_ln82_311' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3650 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_195)   --->   "%or_ln82_160 = or i1 %icmp_ln82_144, i1 %icmp_ln82_143" [firmware/model_test.cpp:82]   --->   Operation 3650 'or' 'or_ln82_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3651 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_319)   --->   "%select_ln82_314 = select i1 %icmp_ln82_145, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 3651 'select' 'select_ln82_314' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3652 [1/1] (0.12ns)   --->   "%or_ln82_161 = or i1 %icmp_ln82_145, i1 %icmp_ln82_144" [firmware/model_test.cpp:82]   --->   Operation 3652 'or' 'or_ln82_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3653 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_319)   --->   "%select_ln82_315 = select i1 %or_ln82_161, i4 %select_ln82_314, i4 %select_ln82_311" [firmware/model_test.cpp:82]   --->   Operation 3653 'select' 'select_ln82_315' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3654 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_195)   --->   "%or_ln82_162 = or i1 %icmp_ln82_146, i1 %icmp_ln82_145" [firmware/model_test.cpp:82]   --->   Operation 3654 'or' 'or_ln82_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3655 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_319)   --->   "%select_ln82_318 = select i1 %icmp_ln82_147, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 3655 'select' 'select_ln82_318' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3656 [1/1] (0.12ns)   --->   "%or_ln82_163 = or i1 %icmp_ln82_147, i1 %icmp_ln82_146" [firmware/model_test.cpp:82]   --->   Operation 3656 'or' 'or_ln82_163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3657 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_319 = select i1 %or_ln82_163, i4 %select_ln82_318, i4 %select_ln82_315" [firmware/model_test.cpp:82]   --->   Operation 3657 'select' 'select_ln82_319' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3658 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_187)   --->   "%or_ln82_164 = or i1 %icmp_ln82_148, i1 %icmp_ln82_147" [firmware/model_test.cpp:82]   --->   Operation 3658 'or' 'or_ln82_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3659 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_327)   --->   "%select_ln82_322 = select i1 %icmp_ln82_149, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3659 'select' 'select_ln82_322' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3660 [1/1] (0.12ns)   --->   "%or_ln82_165 = or i1 %icmp_ln82_149, i1 %icmp_ln82_148" [firmware/model_test.cpp:82]   --->   Operation 3660 'or' 'or_ln82_165' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3661 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_327)   --->   "%select_ln82_323 = select i1 %or_ln82_165, i4 %select_ln82_322, i4 %select_ln82_319" [firmware/model_test.cpp:82]   --->   Operation 3661 'select' 'select_ln82_323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3662 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_149)   --->   "%xor_ln82_149 = xor i1 %icmp_ln82_149, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3662 'xor' 'xor_ln82_149' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3663 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_149 = and i1 %and_ln82_51, i1 %xor_ln82_149" [firmware/model_test.cpp:82]   --->   Operation 3663 'and' 'and_ln82_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3664 [1/1] (0.27ns)   --->   "%check_bit_150 = select i1 %icmp_ln82_149, i2 2, i2 %check_bit_149" [firmware/model_test.cpp:82]   --->   Operation 3664 'select' 'check_bit_150' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3665 [1/1] (0.00ns)   --->   "%zext_ln82_150 = zext i1 %and_ln82_52" [firmware/model_test.cpp:82]   --->   Operation 3665 'zext' 'zext_ln82_150' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3666 [1/1] (0.43ns)   --->   "%icmp_ln82_150 = icmp_eq  i2 %zext_ln82_150, i2 %check_bit_150" [firmware/model_test.cpp:82]   --->   Operation 3666 'icmp' 'icmp_ln82_150' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3667 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_187)   --->   "%or_ln82_166 = or i1 %icmp_ln82_150, i1 %icmp_ln82_149" [firmware/model_test.cpp:82]   --->   Operation 3667 'or' 'or_ln82_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3668 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_150)   --->   "%xor_ln82_150 = xor i1 %icmp_ln82_150, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3668 'xor' 'xor_ln82_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3669 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_150 = and i1 %and_ln82_52, i1 %xor_ln82_150" [firmware/model_test.cpp:82]   --->   Operation 3669 'and' 'and_ln82_150' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3670 [1/1] (0.27ns)   --->   "%check_bit_151 = select i1 %icmp_ln82_150, i2 2, i2 %check_bit_150" [firmware/model_test.cpp:82]   --->   Operation 3670 'select' 'check_bit_151' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3671 [1/1] (0.00ns)   --->   "%zext_ln82_151 = zext i1 %and_ln82_53" [firmware/model_test.cpp:82]   --->   Operation 3671 'zext' 'zext_ln82_151' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3672 [1/1] (0.43ns)   --->   "%icmp_ln82_151 = icmp_eq  i2 %zext_ln82_151, i2 %check_bit_151" [firmware/model_test.cpp:82]   --->   Operation 3672 'icmp' 'icmp_ln82_151' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3673 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_327)   --->   "%select_ln82_326 = select i1 %icmp_ln82_151, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 3673 'select' 'select_ln82_326' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3674 [1/1] (0.12ns)   --->   "%or_ln82_167 = or i1 %icmp_ln82_151, i1 %icmp_ln82_150" [firmware/model_test.cpp:82]   --->   Operation 3674 'or' 'or_ln82_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3675 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_327 = select i1 %or_ln82_167, i4 %select_ln82_326, i4 %select_ln82_323" [firmware/model_test.cpp:82]   --->   Operation 3675 'select' 'select_ln82_327' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3676 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_151)   --->   "%xor_ln82_151 = xor i1 %icmp_ln82_151, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3676 'xor' 'xor_ln82_151' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3677 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_151 = and i1 %and_ln82_53, i1 %xor_ln82_151" [firmware/model_test.cpp:82]   --->   Operation 3677 'and' 'and_ln82_151' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3678 [1/1] (0.27ns)   --->   "%check_bit_152 = select i1 %icmp_ln82_151, i2 2, i2 %check_bit_151" [firmware/model_test.cpp:82]   --->   Operation 3678 'select' 'check_bit_152' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3679 [1/1] (0.00ns)   --->   "%zext_ln82_152 = zext i1 %and_ln82_54" [firmware/model_test.cpp:82]   --->   Operation 3679 'zext' 'zext_ln82_152' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3680 [1/1] (0.43ns)   --->   "%icmp_ln82_152 = icmp_eq  i2 %zext_ln82_152, i2 %check_bit_152" [firmware/model_test.cpp:82]   --->   Operation 3680 'icmp' 'icmp_ln82_152' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3681 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_152)   --->   "%xor_ln82_152 = xor i1 %icmp_ln82_152, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3681 'xor' 'xor_ln82_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3682 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_152 = and i1 %and_ln82_54, i1 %xor_ln82_152" [firmware/model_test.cpp:82]   --->   Operation 3682 'and' 'and_ln82_152' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3683 [1/1] (0.27ns)   --->   "%check_bit_153 = select i1 %icmp_ln82_152, i2 2, i2 %check_bit_152" [firmware/model_test.cpp:82]   --->   Operation 3683 'select' 'check_bit_153' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3684 [1/1] (0.00ns)   --->   "%zext_ln82_153 = zext i1 %and_ln82_55" [firmware/model_test.cpp:82]   --->   Operation 3684 'zext' 'zext_ln82_153' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3685 [1/1] (0.43ns)   --->   "%icmp_ln82_153 = icmp_eq  i2 %zext_ln82_153, i2 %check_bit_153" [firmware/model_test.cpp:82]   --->   Operation 3685 'icmp' 'icmp_ln82_153' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3686 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_153)   --->   "%xor_ln82_153 = xor i1 %icmp_ln82_153, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3686 'xor' 'xor_ln82_153' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3687 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_153 = and i1 %and_ln82_55, i1 %xor_ln82_153" [firmware/model_test.cpp:82]   --->   Operation 3687 'and' 'and_ln82_153' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3688 [1/1] (0.27ns)   --->   "%check_bit_154 = select i1 %icmp_ln82_153, i2 2, i2 %check_bit_153" [firmware/model_test.cpp:82]   --->   Operation 3688 'select' 'check_bit_154' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3689 [1/1] (0.00ns)   --->   "%zext_ln82_154 = zext i1 %and_ln82_56" [firmware/model_test.cpp:82]   --->   Operation 3689 'zext' 'zext_ln82_154' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3690 [1/1] (0.43ns)   --->   "%icmp_ln82_154 = icmp_eq  i2 %zext_ln82_154, i2 %check_bit_154" [firmware/model_test.cpp:82]   --->   Operation 3690 'icmp' 'icmp_ln82_154' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3691 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_154)   --->   "%xor_ln82_154 = xor i1 %icmp_ln82_154, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3691 'xor' 'xor_ln82_154' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3692 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_154 = and i1 %and_ln82_56, i1 %xor_ln82_154" [firmware/model_test.cpp:82]   --->   Operation 3692 'and' 'and_ln82_154' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3693 [1/1] (0.27ns)   --->   "%check_bit_155 = select i1 %icmp_ln82_154, i2 2, i2 %check_bit_154" [firmware/model_test.cpp:82]   --->   Operation 3693 'select' 'check_bit_155' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3694 [1/1] (0.00ns)   --->   "%zext_ln82_155 = zext i1 %and_ln82_57" [firmware/model_test.cpp:82]   --->   Operation 3694 'zext' 'zext_ln82_155' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3695 [1/1] (0.43ns)   --->   "%icmp_ln82_155 = icmp_eq  i2 %zext_ln82_155, i2 %check_bit_155" [firmware/model_test.cpp:82]   --->   Operation 3695 'icmp' 'icmp_ln82_155' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3696 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_187 = or i1 %or_ln82_166, i1 %or_ln82_164" [firmware/model_test.cpp:82]   --->   Operation 3696 'or' 'or_ln82_187' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3697 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_195)   --->   "%or_ln82_188 = or i1 %or_ln82_162, i1 %or_ln82_160" [firmware/model_test.cpp:82]   --->   Operation 3697 'or' 'or_ln82_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3698 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_189 = or i1 %or_ln82_158, i1 %or_ln82_156" [firmware/model_test.cpp:82]   --->   Operation 3698 'or' 'or_ln82_189' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3699 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_195 = or i1 %or_ln82_187, i1 %or_ln82_188" [firmware/model_test.cpp:82]   --->   Operation 3699 'or' 'or_ln82_195' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3700 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_168)   --->   "%select_ln91_130 = select i1 %icmp_ln82_149, i12 %tmp_51, i12 %tmp_50" [firmware/model_test.cpp:91]   --->   Operation 3700 'select' 'select_ln91_130' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3701 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_131 = select i1 %icmp_ln82_147, i12 %tmp_49, i12 %tmp_48" [firmware/model_test.cpp:91]   --->   Operation 3701 'select' 'select_ln91_131' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3702 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_169)   --->   "%select_ln91_132 = select i1 %icmp_ln82_145, i12 %tmp_47, i12 %tmp_46" [firmware/model_test.cpp:91]   --->   Operation 3702 'select' 'select_ln91_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3703 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_133 = select i1 %icmp_ln82_143, i12 %tmp_45, i12 %tmp_44" [firmware/model_test.cpp:91]   --->   Operation 3703 'select' 'select_ln91_133' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3704 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_170)   --->   "%select_ln91_134 = select i1 %icmp_ln82_141, i12 %tmp_43, i12 %tmp_42" [firmware/model_test.cpp:91]   --->   Operation 3704 'select' 'select_ln91_134' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3705 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_135 = select i1 %icmp_ln82_139, i12 %tmp_41, i12 %tmp_40" [firmware/model_test.cpp:91]   --->   Operation 3705 'select' 'select_ln91_135' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3706 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_171)   --->   "%select_ln91_136 = select i1 %icmp_ln82_137, i12 %tmp_39, i12 %tmp_38" [firmware/model_test.cpp:91]   --->   Operation 3706 'select' 'select_ln91_136' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3707 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_137 = select i1 %icmp_ln82_135, i12 %tmp_37, i12 %tmp_36" [firmware/model_test.cpp:91]   --->   Operation 3707 'select' 'select_ln91_137' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3708 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_168 = select i1 %or_ln82_165, i12 %select_ln91_130, i12 %select_ln91_131" [firmware/model_test.cpp:91]   --->   Operation 3708 'select' 'select_ln91_168' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3709 [1/1] (0.12ns)   --->   "%or_ln91_57 = or i1 %or_ln82_165, i1 %or_ln82_163" [firmware/model_test.cpp:91]   --->   Operation 3709 'or' 'or_ln91_57' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3710 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_169 = select i1 %or_ln82_161, i12 %select_ln91_132, i12 %select_ln91_133" [firmware/model_test.cpp:91]   --->   Operation 3710 'select' 'select_ln91_169' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3711 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_75)   --->   "%or_ln91_58 = or i1 %or_ln82_161, i1 %or_ln82_159" [firmware/model_test.cpp:91]   --->   Operation 3711 'or' 'or_ln91_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3712 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_170 = select i1 %or_ln82_157, i12 %select_ln91_134, i12 %select_ln91_135" [firmware/model_test.cpp:91]   --->   Operation 3712 'select' 'select_ln91_170' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3713 [1/1] (0.12ns)   --->   "%or_ln91_59 = or i1 %or_ln82_157, i1 %or_ln82_155" [firmware/model_test.cpp:91]   --->   Operation 3713 'or' 'or_ln91_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3714 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_171 = select i1 %or_ln82_153, i12 %select_ln91_136, i12 %select_ln91_137" [firmware/model_test.cpp:91]   --->   Operation 3714 'select' 'select_ln91_171' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3715 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_196)   --->   "%select_ln91_187 = select i1 %or_ln91_57, i12 %select_ln91_168, i12 %select_ln91_169" [firmware/model_test.cpp:91]   --->   Operation 3715 'select' 'select_ln91_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3716 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_75 = or i1 %or_ln91_57, i1 %or_ln91_58" [firmware/model_test.cpp:91]   --->   Operation 3716 'or' 'or_ln91_75' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3717 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_188 = select i1 %or_ln91_59, i12 %select_ln91_170, i12 %select_ln91_171" [firmware/model_test.cpp:91]   --->   Operation 3717 'select' 'select_ln91_188' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3718 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_196 = select i1 %or_ln91_75, i12 %select_ln91_187, i12 %select_ln91_188" [firmware/model_test.cpp:91]   --->   Operation 3718 'select' 'select_ln91_196' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3719 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_513)   --->   "%select_ln82_508 = select i1 %icmp_ln82_232, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 3719 'select' 'select_ln82_508' <Predicate = (or_ln82_262)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3720 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_513)   --->   "%select_ln82_509 = select i1 %or_ln82_262, i4 %select_ln82_508, i4 %select_ln82_505" [firmware/model_test.cpp:82]   --->   Operation 3720 'select' 'select_ln82_509' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3721 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_513)   --->   "%select_ln82_512 = select i1 %icmp_ln82_234, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 3721 'select' 'select_ln82_512' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3722 [1/1] (0.12ns)   --->   "%or_ln82_264 = or i1 %icmp_ln82_234, i1 %icmp_ln82_233" [firmware/model_test.cpp:82]   --->   Operation 3722 'or' 'or_ln82_264' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3723 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_513 = select i1 %or_ln82_264, i4 %select_ln82_512, i4 %select_ln82_509" [firmware/model_test.cpp:82]   --->   Operation 3723 'select' 'select_ln82_513' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3724 [1/1] (0.12ns)   --->   "%or_ln82_265 = or i1 %icmp_ln82_235, i1 %icmp_ln82_234" [firmware/model_test.cpp:82]   --->   Operation 3724 'or' 'or_ln82_265' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3725 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_521)   --->   "%select_ln82_516 = select i1 %icmp_ln82_236, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3725 'select' 'select_ln82_516' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3726 [1/1] (0.12ns)   --->   "%or_ln82_266 = or i1 %icmp_ln82_236, i1 %icmp_ln82_235" [firmware/model_test.cpp:82]   --->   Operation 3726 'or' 'or_ln82_266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3727 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_521)   --->   "%select_ln82_517 = select i1 %or_ln82_266, i4 %select_ln82_516, i4 %select_ln82_513" [firmware/model_test.cpp:82]   --->   Operation 3727 'select' 'select_ln82_517' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3728 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_300)   --->   "%or_ln82_267 = or i1 %icmp_ln82_237, i1 %icmp_ln82_236" [firmware/model_test.cpp:82]   --->   Operation 3728 'or' 'or_ln82_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3729 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_521)   --->   "%select_ln82_520 = select i1 %icmp_ln82_238, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 3729 'select' 'select_ln82_520' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3730 [1/1] (0.12ns)   --->   "%or_ln82_268 = or i1 %icmp_ln82_238, i1 %icmp_ln82_237" [firmware/model_test.cpp:82]   --->   Operation 3730 'or' 'or_ln82_268' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3731 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_521 = select i1 %or_ln82_268, i4 %select_ln82_520, i4 %select_ln82_517" [firmware/model_test.cpp:82]   --->   Operation 3731 'select' 'select_ln82_521' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3732 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_300)   --->   "%or_ln82_269 = or i1 %icmp_ln82_239, i1 %icmp_ln82_238" [firmware/model_test.cpp:82]   --->   Operation 3732 'or' 'or_ln82_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3733 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_529)   --->   "%select_ln82_524 = select i1 %icmp_ln82_240, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 3733 'select' 'select_ln82_524' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3734 [1/1] (0.12ns)   --->   "%or_ln82_270 = or i1 %icmp_ln82_240, i1 %icmp_ln82_239" [firmware/model_test.cpp:82]   --->   Operation 3734 'or' 'or_ln82_270' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3735 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_529)   --->   "%select_ln82_525 = select i1 %or_ln82_270, i4 %select_ln82_524, i4 %select_ln82_521" [firmware/model_test.cpp:82]   --->   Operation 3735 'select' 'select_ln82_525' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3736 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_306)   --->   "%or_ln82_271 = or i1 %icmp_ln82_241, i1 %icmp_ln82_240" [firmware/model_test.cpp:82]   --->   Operation 3736 'or' 'or_ln82_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3737 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_529)   --->   "%select_ln82_528 = select i1 %icmp_ln82_242, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 3737 'select' 'select_ln82_528' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3738 [1/1] (0.12ns)   --->   "%or_ln82_272 = or i1 %icmp_ln82_242, i1 %icmp_ln82_241" [firmware/model_test.cpp:82]   --->   Operation 3738 'or' 'or_ln82_272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3739 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_529 = select i1 %or_ln82_272, i4 %select_ln82_528, i4 %select_ln82_525" [firmware/model_test.cpp:82]   --->   Operation 3739 'select' 'select_ln82_529' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3740 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_306)   --->   "%or_ln82_273 = or i1 %icmp_ln82_243, i1 %icmp_ln82_242" [firmware/model_test.cpp:82]   --->   Operation 3740 'or' 'or_ln82_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3741 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_537)   --->   "%select_ln82_532 = select i1 %icmp_ln82_244, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 3741 'select' 'select_ln82_532' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3742 [1/1] (0.12ns)   --->   "%or_ln82_274 = or i1 %icmp_ln82_244, i1 %icmp_ln82_243" [firmware/model_test.cpp:82]   --->   Operation 3742 'or' 'or_ln82_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3743 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_537)   --->   "%select_ln82_533 = select i1 %or_ln82_274, i4 %select_ln82_532, i4 %select_ln82_529" [firmware/model_test.cpp:82]   --->   Operation 3743 'select' 'select_ln82_533' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3744 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_298)   --->   "%or_ln82_275 = or i1 %icmp_ln82_245, i1 %icmp_ln82_244" [firmware/model_test.cpp:82]   --->   Operation 3744 'or' 'or_ln82_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3745 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_245)   --->   "%xor_ln82_245 = xor i1 %icmp_ln82_245, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3745 'xor' 'xor_ln82_245' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3746 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_245 = and i1 %and_ln82_148, i1 %xor_ln82_245" [firmware/model_test.cpp:82]   --->   Operation 3746 'and' 'and_ln82_245' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3747 [1/1] (0.27ns)   --->   "%check_bit_246 = select i1 %icmp_ln82_245, i2 2, i2 %check_bit_245" [firmware/model_test.cpp:82]   --->   Operation 3747 'select' 'check_bit_246' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3748 [1/1] (0.00ns)   --->   "%zext_ln82_246 = zext i1 %and_ln82_149" [firmware/model_test.cpp:82]   --->   Operation 3748 'zext' 'zext_ln82_246' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3749 [1/1] (0.43ns)   --->   "%icmp_ln82_246 = icmp_eq  i2 %zext_ln82_246, i2 %check_bit_246" [firmware/model_test.cpp:82]   --->   Operation 3749 'icmp' 'icmp_ln82_246' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3750 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_537)   --->   "%select_ln82_536 = select i1 %icmp_ln82_246, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3750 'select' 'select_ln82_536' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3751 [1/1] (0.12ns)   --->   "%or_ln82_276 = or i1 %icmp_ln82_246, i1 %icmp_ln82_245" [firmware/model_test.cpp:82]   --->   Operation 3751 'or' 'or_ln82_276' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3752 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_537 = select i1 %or_ln82_276, i4 %select_ln82_536, i4 %select_ln82_533" [firmware/model_test.cpp:82]   --->   Operation 3752 'select' 'select_ln82_537' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3753 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_246)   --->   "%xor_ln82_246 = xor i1 %icmp_ln82_246, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3753 'xor' 'xor_ln82_246' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3754 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_246 = and i1 %and_ln82_149, i1 %xor_ln82_246" [firmware/model_test.cpp:82]   --->   Operation 3754 'and' 'and_ln82_246' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3755 [1/1] (0.27ns)   --->   "%check_bit_247 = select i1 %icmp_ln82_246, i2 2, i2 %check_bit_246" [firmware/model_test.cpp:82]   --->   Operation 3755 'select' 'check_bit_247' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3756 [1/1] (0.00ns)   --->   "%zext_ln82_247 = zext i1 %and_ln82_150" [firmware/model_test.cpp:82]   --->   Operation 3756 'zext' 'zext_ln82_247' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3757 [1/1] (0.43ns)   --->   "%icmp_ln82_247 = icmp_eq  i2 %zext_ln82_247, i2 %check_bit_247" [firmware/model_test.cpp:82]   --->   Operation 3757 'icmp' 'icmp_ln82_247' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3758 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_298)   --->   "%or_ln82_277 = or i1 %icmp_ln82_247, i1 %icmp_ln82_246" [firmware/model_test.cpp:82]   --->   Operation 3758 'or' 'or_ln82_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3759 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_247)   --->   "%xor_ln82_247 = xor i1 %icmp_ln82_247, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3759 'xor' 'xor_ln82_247' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3760 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_247 = and i1 %and_ln82_150, i1 %xor_ln82_247" [firmware/model_test.cpp:82]   --->   Operation 3760 'and' 'and_ln82_247' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3761 [1/1] (0.27ns)   --->   "%check_bit_248 = select i1 %icmp_ln82_247, i2 2, i2 %check_bit_247" [firmware/model_test.cpp:82]   --->   Operation 3761 'select' 'check_bit_248' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3762 [1/1] (0.00ns)   --->   "%zext_ln82_248 = zext i1 %and_ln82_151" [firmware/model_test.cpp:82]   --->   Operation 3762 'zext' 'zext_ln82_248' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3763 [1/1] (0.43ns)   --->   "%icmp_ln82_248 = icmp_eq  i2 %zext_ln82_248, i2 %check_bit_248" [firmware/model_test.cpp:82]   --->   Operation 3763 'icmp' 'icmp_ln82_248' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3764 [1/1] (0.12ns)   --->   "%or_ln82_278 = or i1 %icmp_ln82_248, i1 %icmp_ln82_247" [firmware/model_test.cpp:82]   --->   Operation 3764 'or' 'or_ln82_278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3765 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_248)   --->   "%xor_ln82_248 = xor i1 %icmp_ln82_248, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3765 'xor' 'xor_ln82_248' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3766 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_248 = and i1 %and_ln82_151, i1 %xor_ln82_248" [firmware/model_test.cpp:82]   --->   Operation 3766 'and' 'and_ln82_248' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3767 [1/1] (0.27ns)   --->   "%check_bit_249 = select i1 %icmp_ln82_248, i2 2, i2 %check_bit_248" [firmware/model_test.cpp:82]   --->   Operation 3767 'select' 'check_bit_249' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3768 [1/1] (0.00ns)   --->   "%zext_ln82_249 = zext i1 %and_ln82_152" [firmware/model_test.cpp:82]   --->   Operation 3768 'zext' 'zext_ln82_249' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3769 [1/1] (0.43ns)   --->   "%icmp_ln82_249 = icmp_eq  i2 %zext_ln82_249, i2 %check_bit_249" [firmware/model_test.cpp:82]   --->   Operation 3769 'icmp' 'icmp_ln82_249' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3770 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_249)   --->   "%xor_ln82_249 = xor i1 %icmp_ln82_249, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3770 'xor' 'xor_ln82_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3771 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_249 = and i1 %and_ln82_152, i1 %xor_ln82_249" [firmware/model_test.cpp:82]   --->   Operation 3771 'and' 'and_ln82_249' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3772 [1/1] (0.27ns)   --->   "%check_bit_250 = select i1 %icmp_ln82_249, i2 2, i2 %check_bit_249" [firmware/model_test.cpp:82]   --->   Operation 3772 'select' 'check_bit_250' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3773 [1/1] (0.00ns)   --->   "%zext_ln82_250 = zext i1 %and_ln82_153" [firmware/model_test.cpp:82]   --->   Operation 3773 'zext' 'zext_ln82_250' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3774 [1/1] (0.43ns)   --->   "%icmp_ln82_250 = icmp_eq  i2 %zext_ln82_250, i2 %check_bit_250" [firmware/model_test.cpp:82]   --->   Operation 3774 'icmp' 'icmp_ln82_250' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3775 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_250)   --->   "%xor_ln82_250 = xor i1 %icmp_ln82_250, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3775 'xor' 'xor_ln82_250' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3776 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_250 = and i1 %and_ln82_153, i1 %xor_ln82_250" [firmware/model_test.cpp:82]   --->   Operation 3776 'and' 'and_ln82_250' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3777 [1/1] (0.27ns)   --->   "%check_bit_251 = select i1 %icmp_ln82_250, i2 2, i2 %check_bit_250" [firmware/model_test.cpp:82]   --->   Operation 3777 'select' 'check_bit_251' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3778 [1/1] (0.00ns)   --->   "%zext_ln82_251 = zext i1 %and_ln82_154" [firmware/model_test.cpp:82]   --->   Operation 3778 'zext' 'zext_ln82_251' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3779 [1/1] (0.43ns)   --->   "%icmp_ln82_251 = icmp_eq  i2 %zext_ln82_251, i2 %check_bit_251" [firmware/model_test.cpp:82]   --->   Operation 3779 'icmp' 'icmp_ln82_251' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3780 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_298 = or i1 %or_ln82_277, i1 %or_ln82_275" [firmware/model_test.cpp:82]   --->   Operation 3780 'or' 'or_ln82_298' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3781 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_306)   --->   "%or_ln82_299 = or i1 %or_ln82_273, i1 %or_ln82_271" [firmware/model_test.cpp:82]   --->   Operation 3781 'or' 'or_ln82_299' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3782 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_300 = or i1 %or_ln82_269, i1 %or_ln82_267" [firmware/model_test.cpp:82]   --->   Operation 3782 'or' 'or_ln82_300' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3783 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_306 = or i1 %or_ln82_298, i1 %or_ln82_299" [firmware/model_test.cpp:82]   --->   Operation 3783 'or' 'or_ln82_306' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3784 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_269)   --->   "%select_ln91_232 = select i1 %icmp_ln82_246, i12 %tmp_51, i12 %tmp_50" [firmware/model_test.cpp:91]   --->   Operation 3784 'select' 'select_ln91_232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3785 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_233 = select i1 %icmp_ln82_244, i12 %tmp_49, i12 %tmp_48" [firmware/model_test.cpp:91]   --->   Operation 3785 'select' 'select_ln91_233' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3786 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_270)   --->   "%select_ln91_234 = select i1 %icmp_ln82_242, i12 %tmp_47, i12 %tmp_46" [firmware/model_test.cpp:91]   --->   Operation 3786 'select' 'select_ln91_234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3787 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_235 = select i1 %icmp_ln82_240, i12 %tmp_45, i12 %tmp_44" [firmware/model_test.cpp:91]   --->   Operation 3787 'select' 'select_ln91_235' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3788 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_271)   --->   "%select_ln91_236 = select i1 %icmp_ln82_238, i12 %tmp_43, i12 %tmp_42" [firmware/model_test.cpp:91]   --->   Operation 3788 'select' 'select_ln91_236' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3789 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_237 = select i1 %icmp_ln82_236, i12 %tmp_41, i12 %tmp_40" [firmware/model_test.cpp:91]   --->   Operation 3789 'select' 'select_ln91_237' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3790 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_272)   --->   "%select_ln91_238 = select i1 %icmp_ln82_234, i12 %tmp_39, i12 %tmp_38" [firmware/model_test.cpp:91]   --->   Operation 3790 'select' 'select_ln91_238' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3791 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_239 = select i1 %icmp_ln82_232, i12 %tmp_37, i12 %tmp_36" [firmware/model_test.cpp:91]   --->   Operation 3791 'select' 'select_ln91_239' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3792 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_269 = select i1 %or_ln82_276, i12 %select_ln91_232, i12 %select_ln91_233" [firmware/model_test.cpp:91]   --->   Operation 3792 'select' 'select_ln91_269' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3793 [1/1] (0.12ns)   --->   "%or_ln91_102 = or i1 %or_ln82_276, i1 %or_ln82_274" [firmware/model_test.cpp:91]   --->   Operation 3793 'or' 'or_ln91_102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3794 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_270 = select i1 %or_ln82_272, i12 %select_ln91_234, i12 %select_ln91_235" [firmware/model_test.cpp:91]   --->   Operation 3794 'select' 'select_ln91_270' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3795 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_120)   --->   "%or_ln91_103 = or i1 %or_ln82_272, i1 %or_ln82_270" [firmware/model_test.cpp:91]   --->   Operation 3795 'or' 'or_ln91_103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3796 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_271 = select i1 %or_ln82_268, i12 %select_ln91_236, i12 %select_ln91_237" [firmware/model_test.cpp:91]   --->   Operation 3796 'select' 'select_ln91_271' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3797 [1/1] (0.12ns)   --->   "%or_ln91_104 = or i1 %or_ln82_268, i1 %or_ln82_266" [firmware/model_test.cpp:91]   --->   Operation 3797 'or' 'or_ln91_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3798 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_272 = select i1 %or_ln82_264, i12 %select_ln91_238, i12 %select_ln91_239" [firmware/model_test.cpp:91]   --->   Operation 3798 'select' 'select_ln91_272' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3799 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_297)   --->   "%select_ln91_288 = select i1 %or_ln91_102, i12 %select_ln91_269, i12 %select_ln91_270" [firmware/model_test.cpp:91]   --->   Operation 3799 'select' 'select_ln91_288' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3800 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_120 = or i1 %or_ln91_102, i1 %or_ln91_103" [firmware/model_test.cpp:91]   --->   Operation 3800 'or' 'or_ln91_120' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3801 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_289 = select i1 %or_ln91_104, i12 %select_ln91_271, i12 %select_ln91_272" [firmware/model_test.cpp:91]   --->   Operation 3801 'select' 'select_ln91_289' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3802 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_297 = select i1 %or_ln91_120, i12 %select_ln91_288, i12 %select_ln91_289" [firmware/model_test.cpp:91]   --->   Operation 3802 'select' 'select_ln91_297' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3803 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_725)   --->   "%select_ln82_720 = select i1 %icmp_ln82_328, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 3803 'select' 'select_ln82_720' <Predicate = (or_ln82_372)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3804 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_725)   --->   "%select_ln82_721 = select i1 %or_ln82_372, i4 %select_ln82_720, i4 %select_ln82_717" [firmware/model_test.cpp:82]   --->   Operation 3804 'select' 'select_ln82_721' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3805 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_725)   --->   "%select_ln82_724 = select i1 %icmp_ln82_330, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 3805 'select' 'select_ln82_724' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3806 [1/1] (0.12ns)   --->   "%or_ln82_374 = or i1 %icmp_ln82_330, i1 %icmp_ln82_329" [firmware/model_test.cpp:82]   --->   Operation 3806 'or' 'or_ln82_374' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3807 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_725 = select i1 %or_ln82_374, i4 %select_ln82_724, i4 %select_ln82_721" [firmware/model_test.cpp:82]   --->   Operation 3807 'select' 'select_ln82_725' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3808 [1/1] (0.12ns)   --->   "%or_ln82_375 = or i1 %icmp_ln82_331, i1 %icmp_ln82_330" [firmware/model_test.cpp:82]   --->   Operation 3808 'or' 'or_ln82_375' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3809 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_733)   --->   "%select_ln82_728 = select i1 %icmp_ln82_332, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3809 'select' 'select_ln82_728' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3810 [1/1] (0.12ns)   --->   "%or_ln82_376 = or i1 %icmp_ln82_332, i1 %icmp_ln82_331" [firmware/model_test.cpp:82]   --->   Operation 3810 'or' 'or_ln82_376' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3811 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_733)   --->   "%select_ln82_729 = select i1 %or_ln82_376, i4 %select_ln82_728, i4 %select_ln82_725" [firmware/model_test.cpp:82]   --->   Operation 3811 'select' 'select_ln82_729' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3812 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_410)   --->   "%or_ln82_377 = or i1 %icmp_ln82_333, i1 %icmp_ln82_332" [firmware/model_test.cpp:82]   --->   Operation 3812 'or' 'or_ln82_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3813 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_733)   --->   "%select_ln82_732 = select i1 %icmp_ln82_334, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 3813 'select' 'select_ln82_732' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3814 [1/1] (0.12ns)   --->   "%or_ln82_378 = or i1 %icmp_ln82_334, i1 %icmp_ln82_333" [firmware/model_test.cpp:82]   --->   Operation 3814 'or' 'or_ln82_378' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3815 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_733 = select i1 %or_ln82_378, i4 %select_ln82_732, i4 %select_ln82_729" [firmware/model_test.cpp:82]   --->   Operation 3815 'select' 'select_ln82_733' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3816 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_410)   --->   "%or_ln82_379 = or i1 %icmp_ln82_335, i1 %icmp_ln82_334" [firmware/model_test.cpp:82]   --->   Operation 3816 'or' 'or_ln82_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3817 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_741)   --->   "%select_ln82_736 = select i1 %icmp_ln82_336, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 3817 'select' 'select_ln82_736' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3818 [1/1] (0.12ns)   --->   "%or_ln82_380 = or i1 %icmp_ln82_336, i1 %icmp_ln82_335" [firmware/model_test.cpp:82]   --->   Operation 3818 'or' 'or_ln82_380' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3819 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_741)   --->   "%select_ln82_737 = select i1 %or_ln82_380, i4 %select_ln82_736, i4 %select_ln82_733" [firmware/model_test.cpp:82]   --->   Operation 3819 'select' 'select_ln82_737' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3820 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_416)   --->   "%or_ln82_381 = or i1 %icmp_ln82_337, i1 %icmp_ln82_336" [firmware/model_test.cpp:82]   --->   Operation 3820 'or' 'or_ln82_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3821 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_741)   --->   "%select_ln82_740 = select i1 %icmp_ln82_338, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 3821 'select' 'select_ln82_740' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3822 [1/1] (0.12ns)   --->   "%or_ln82_382 = or i1 %icmp_ln82_338, i1 %icmp_ln82_337" [firmware/model_test.cpp:82]   --->   Operation 3822 'or' 'or_ln82_382' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3823 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_741 = select i1 %or_ln82_382, i4 %select_ln82_740, i4 %select_ln82_737" [firmware/model_test.cpp:82]   --->   Operation 3823 'select' 'select_ln82_741' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3824 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_416)   --->   "%or_ln82_383 = or i1 %icmp_ln82_339, i1 %icmp_ln82_338" [firmware/model_test.cpp:82]   --->   Operation 3824 'or' 'or_ln82_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3825 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_749)   --->   "%select_ln82_744 = select i1 %icmp_ln82_340, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 3825 'select' 'select_ln82_744' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3826 [1/1] (0.12ns)   --->   "%or_ln82_384 = or i1 %icmp_ln82_340, i1 %icmp_ln82_339" [firmware/model_test.cpp:82]   --->   Operation 3826 'or' 'or_ln82_384' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3827 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_749)   --->   "%select_ln82_745 = select i1 %or_ln82_384, i4 %select_ln82_744, i4 %select_ln82_741" [firmware/model_test.cpp:82]   --->   Operation 3827 'select' 'select_ln82_745' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3828 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_340)   --->   "%xor_ln82_340 = xor i1 %icmp_ln82_340, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3828 'xor' 'xor_ln82_340' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3829 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_340 = and i1 %and_ln82_244, i1 %xor_ln82_340" [firmware/model_test.cpp:82]   --->   Operation 3829 'and' 'and_ln82_340' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3830 [1/1] (0.27ns)   --->   "%check_bit_341 = select i1 %icmp_ln82_340, i2 2, i2 %check_bit_340" [firmware/model_test.cpp:82]   --->   Operation 3830 'select' 'check_bit_341' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3831 [1/1] (0.00ns)   --->   "%zext_ln82_341 = zext i1 %and_ln82_245" [firmware/model_test.cpp:82]   --->   Operation 3831 'zext' 'zext_ln82_341' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3832 [1/1] (0.43ns)   --->   "%icmp_ln82_341 = icmp_eq  i2 %zext_ln82_341, i2 %check_bit_341" [firmware/model_test.cpp:82]   --->   Operation 3832 'icmp' 'icmp_ln82_341' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3833 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_408)   --->   "%or_ln82_385 = or i1 %icmp_ln82_341, i1 %icmp_ln82_340" [firmware/model_test.cpp:82]   --->   Operation 3833 'or' 'or_ln82_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3834 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_341)   --->   "%xor_ln82_341 = xor i1 %icmp_ln82_341, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3834 'xor' 'xor_ln82_341' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3835 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_341 = and i1 %and_ln82_245, i1 %xor_ln82_341" [firmware/model_test.cpp:82]   --->   Operation 3835 'and' 'and_ln82_341' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3836 [1/1] (0.27ns)   --->   "%check_bit_342 = select i1 %icmp_ln82_341, i2 2, i2 %check_bit_341" [firmware/model_test.cpp:82]   --->   Operation 3836 'select' 'check_bit_342' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3837 [1/1] (0.00ns)   --->   "%zext_ln82_342 = zext i1 %and_ln82_246" [firmware/model_test.cpp:82]   --->   Operation 3837 'zext' 'zext_ln82_342' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3838 [1/1] (0.43ns)   --->   "%icmp_ln82_342 = icmp_eq  i2 %zext_ln82_342, i2 %check_bit_342" [firmware/model_test.cpp:82]   --->   Operation 3838 'icmp' 'icmp_ln82_342' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3839 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_749)   --->   "%select_ln82_748 = select i1 %icmp_ln82_342, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3839 'select' 'select_ln82_748' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3840 [1/1] (0.12ns)   --->   "%or_ln82_386 = or i1 %icmp_ln82_342, i1 %icmp_ln82_341" [firmware/model_test.cpp:82]   --->   Operation 3840 'or' 'or_ln82_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3841 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_749 = select i1 %or_ln82_386, i4 %select_ln82_748, i4 %select_ln82_745" [firmware/model_test.cpp:82]   --->   Operation 3841 'select' 'select_ln82_749' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3842 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_342)   --->   "%xor_ln82_342 = xor i1 %icmp_ln82_342, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3842 'xor' 'xor_ln82_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3843 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_342 = and i1 %and_ln82_246, i1 %xor_ln82_342" [firmware/model_test.cpp:82]   --->   Operation 3843 'and' 'and_ln82_342' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3844 [1/1] (0.27ns)   --->   "%check_bit_343 = select i1 %icmp_ln82_342, i2 2, i2 %check_bit_342" [firmware/model_test.cpp:82]   --->   Operation 3844 'select' 'check_bit_343' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3845 [1/1] (0.00ns)   --->   "%zext_ln82_343 = zext i1 %and_ln82_247" [firmware/model_test.cpp:82]   --->   Operation 3845 'zext' 'zext_ln82_343' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3846 [1/1] (0.43ns)   --->   "%icmp_ln82_343 = icmp_eq  i2 %zext_ln82_343, i2 %check_bit_343" [firmware/model_test.cpp:82]   --->   Operation 3846 'icmp' 'icmp_ln82_343' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3847 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_408)   --->   "%or_ln82_387 = or i1 %icmp_ln82_343, i1 %icmp_ln82_342" [firmware/model_test.cpp:82]   --->   Operation 3847 'or' 'or_ln82_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3848 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_343)   --->   "%xor_ln82_343 = xor i1 %icmp_ln82_343, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3848 'xor' 'xor_ln82_343' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3849 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_343 = and i1 %and_ln82_247, i1 %xor_ln82_343" [firmware/model_test.cpp:82]   --->   Operation 3849 'and' 'and_ln82_343' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3850 [1/1] (0.27ns)   --->   "%check_bit_344 = select i1 %icmp_ln82_343, i2 2, i2 %check_bit_343" [firmware/model_test.cpp:82]   --->   Operation 3850 'select' 'check_bit_344' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3851 [1/1] (0.00ns)   --->   "%zext_ln82_344 = zext i1 %and_ln82_248" [firmware/model_test.cpp:82]   --->   Operation 3851 'zext' 'zext_ln82_344' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3852 [1/1] (0.43ns)   --->   "%icmp_ln82_344 = icmp_eq  i2 %zext_ln82_344, i2 %check_bit_344" [firmware/model_test.cpp:82]   --->   Operation 3852 'icmp' 'icmp_ln82_344' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3853 [1/1] (0.12ns)   --->   "%or_ln82_388 = or i1 %icmp_ln82_344, i1 %icmp_ln82_343" [firmware/model_test.cpp:82]   --->   Operation 3853 'or' 'or_ln82_388' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3854 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_344)   --->   "%xor_ln82_344 = xor i1 %icmp_ln82_344, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3854 'xor' 'xor_ln82_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3855 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_344 = and i1 %and_ln82_248, i1 %xor_ln82_344" [firmware/model_test.cpp:82]   --->   Operation 3855 'and' 'and_ln82_344' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3856 [1/1] (0.27ns)   --->   "%check_bit_345 = select i1 %icmp_ln82_344, i2 2, i2 %check_bit_344" [firmware/model_test.cpp:82]   --->   Operation 3856 'select' 'check_bit_345' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3857 [1/1] (0.00ns)   --->   "%zext_ln82_345 = zext i1 %and_ln82_249" [firmware/model_test.cpp:82]   --->   Operation 3857 'zext' 'zext_ln82_345' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3858 [1/1] (0.43ns)   --->   "%icmp_ln82_345 = icmp_eq  i2 %zext_ln82_345, i2 %check_bit_345" [firmware/model_test.cpp:82]   --->   Operation 3858 'icmp' 'icmp_ln82_345' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3859 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_345)   --->   "%xor_ln82_345 = xor i1 %icmp_ln82_345, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3859 'xor' 'xor_ln82_345' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3860 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_345 = and i1 %and_ln82_249, i1 %xor_ln82_345" [firmware/model_test.cpp:82]   --->   Operation 3860 'and' 'and_ln82_345' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3861 [1/1] (0.27ns)   --->   "%check_bit_346 = select i1 %icmp_ln82_345, i2 2, i2 %check_bit_345" [firmware/model_test.cpp:82]   --->   Operation 3861 'select' 'check_bit_346' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3862 [1/1] (0.00ns)   --->   "%zext_ln82_346 = zext i1 %and_ln82_250" [firmware/model_test.cpp:82]   --->   Operation 3862 'zext' 'zext_ln82_346' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3863 [1/1] (0.43ns)   --->   "%icmp_ln82_346 = icmp_eq  i2 %zext_ln82_346, i2 %check_bit_346" [firmware/model_test.cpp:82]   --->   Operation 3863 'icmp' 'icmp_ln82_346' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3864 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_408 = or i1 %or_ln82_387, i1 %or_ln82_385" [firmware/model_test.cpp:82]   --->   Operation 3864 'or' 'or_ln82_408' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3865 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_416)   --->   "%or_ln82_409 = or i1 %or_ln82_383, i1 %or_ln82_381" [firmware/model_test.cpp:82]   --->   Operation 3865 'or' 'or_ln82_409' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3866 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_410 = or i1 %or_ln82_379, i1 %or_ln82_377" [firmware/model_test.cpp:82]   --->   Operation 3866 'or' 'or_ln82_410' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3867 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_416 = or i1 %or_ln82_408, i1 %or_ln82_409" [firmware/model_test.cpp:82]   --->   Operation 3867 'or' 'or_ln82_416' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3868 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_370)   --->   "%select_ln91_333 = select i1 %icmp_ln82_342, i12 %tmp_51, i12 %tmp_50" [firmware/model_test.cpp:91]   --->   Operation 3868 'select' 'select_ln91_333' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3869 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_334 = select i1 %icmp_ln82_340, i12 %tmp_49, i12 %tmp_48" [firmware/model_test.cpp:91]   --->   Operation 3869 'select' 'select_ln91_334' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3870 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_371)   --->   "%select_ln91_335 = select i1 %icmp_ln82_338, i12 %tmp_47, i12 %tmp_46" [firmware/model_test.cpp:91]   --->   Operation 3870 'select' 'select_ln91_335' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3871 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_336 = select i1 %icmp_ln82_336, i12 %tmp_45, i12 %tmp_44" [firmware/model_test.cpp:91]   --->   Operation 3871 'select' 'select_ln91_336' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3872 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_372)   --->   "%select_ln91_337 = select i1 %icmp_ln82_334, i12 %tmp_43, i12 %tmp_42" [firmware/model_test.cpp:91]   --->   Operation 3872 'select' 'select_ln91_337' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3873 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_338 = select i1 %icmp_ln82_332, i12 %tmp_41, i12 %tmp_40" [firmware/model_test.cpp:91]   --->   Operation 3873 'select' 'select_ln91_338' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3874 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_373)   --->   "%select_ln91_339 = select i1 %icmp_ln82_330, i12 %tmp_39, i12 %tmp_38" [firmware/model_test.cpp:91]   --->   Operation 3874 'select' 'select_ln91_339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3875 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_340 = select i1 %icmp_ln82_328, i12 %tmp_37, i12 %tmp_36" [firmware/model_test.cpp:91]   --->   Operation 3875 'select' 'select_ln91_340' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3876 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_370 = select i1 %or_ln82_386, i12 %select_ln91_333, i12 %select_ln91_334" [firmware/model_test.cpp:91]   --->   Operation 3876 'select' 'select_ln91_370' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3877 [1/1] (0.12ns)   --->   "%or_ln91_147 = or i1 %or_ln82_386, i1 %or_ln82_384" [firmware/model_test.cpp:91]   --->   Operation 3877 'or' 'or_ln91_147' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3878 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_371 = select i1 %or_ln82_382, i12 %select_ln91_335, i12 %select_ln91_336" [firmware/model_test.cpp:91]   --->   Operation 3878 'select' 'select_ln91_371' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3879 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_165)   --->   "%or_ln91_148 = or i1 %or_ln82_382, i1 %or_ln82_380" [firmware/model_test.cpp:91]   --->   Operation 3879 'or' 'or_ln91_148' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3880 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_372 = select i1 %or_ln82_378, i12 %select_ln91_337, i12 %select_ln91_338" [firmware/model_test.cpp:91]   --->   Operation 3880 'select' 'select_ln91_372' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3881 [1/1] (0.12ns)   --->   "%or_ln91_149 = or i1 %or_ln82_378, i1 %or_ln82_376" [firmware/model_test.cpp:91]   --->   Operation 3881 'or' 'or_ln91_149' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3882 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_373 = select i1 %or_ln82_374, i12 %select_ln91_339, i12 %select_ln91_340" [firmware/model_test.cpp:91]   --->   Operation 3882 'select' 'select_ln91_373' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3883 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_397)   --->   "%select_ln91_388 = select i1 %or_ln91_147, i12 %select_ln91_370, i12 %select_ln91_371" [firmware/model_test.cpp:91]   --->   Operation 3883 'select' 'select_ln91_388' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3884 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_165 = or i1 %or_ln91_147, i1 %or_ln91_148" [firmware/model_test.cpp:91]   --->   Operation 3884 'or' 'or_ln91_165' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3885 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_389 = select i1 %or_ln91_149, i12 %select_ln91_372, i12 %select_ln91_373" [firmware/model_test.cpp:91]   --->   Operation 3885 'select' 'select_ln91_389' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3886 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_397 = select i1 %or_ln91_165, i12 %select_ln91_388, i12 %select_ln91_389" [firmware/model_test.cpp:91]   --->   Operation 3886 'select' 'select_ln91_397' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3887 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_939)   --->   "%select_ln82_934 = select i1 %icmp_ln82_425, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 3887 'select' 'select_ln82_934' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3888 [1/1] (0.12ns)   --->   "%or_ln82_484 = or i1 %icmp_ln82_425, i1 %icmp_ln82_424" [firmware/model_test.cpp:82]   --->   Operation 3888 'or' 'or_ln82_484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3889 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_939)   --->   "%select_ln82_935 = select i1 %or_ln82_484, i4 %select_ln82_934, i4 %select_ln82_931" [firmware/model_test.cpp:82]   --->   Operation 3889 'select' 'select_ln82_935' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3890 [1/1] (0.12ns)   --->   "%or_ln82_485 = or i1 %icmp_ln82_426, i1 %icmp_ln82_425" [firmware/model_test.cpp:82]   --->   Operation 3890 'or' 'or_ln82_485' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3891 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_939)   --->   "%select_ln82_938 = select i1 %icmp_ln82_427, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3891 'select' 'select_ln82_938' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3892 [1/1] (0.12ns)   --->   "%or_ln82_486 = or i1 %icmp_ln82_427, i1 %icmp_ln82_426" [firmware/model_test.cpp:82]   --->   Operation 3892 'or' 'or_ln82_486' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3893 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_939 = select i1 %or_ln82_486, i4 %select_ln82_938, i4 %select_ln82_935" [firmware/model_test.cpp:82]   --->   Operation 3893 'select' 'select_ln82_939' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3894 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_520)   --->   "%or_ln82_487 = or i1 %icmp_ln82_428, i1 %icmp_ln82_427" [firmware/model_test.cpp:82]   --->   Operation 3894 'or' 'or_ln82_487' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3895 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_947)   --->   "%select_ln82_942 = select i1 %icmp_ln82_429, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 3895 'select' 'select_ln82_942' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3896 [1/1] (0.12ns)   --->   "%or_ln82_488 = or i1 %icmp_ln82_429, i1 %icmp_ln82_428" [firmware/model_test.cpp:82]   --->   Operation 3896 'or' 'or_ln82_488' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3897 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_947)   --->   "%select_ln82_943 = select i1 %or_ln82_488, i4 %select_ln82_942, i4 %select_ln82_939" [firmware/model_test.cpp:82]   --->   Operation 3897 'select' 'select_ln82_943' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3898 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_520)   --->   "%or_ln82_489 = or i1 %icmp_ln82_430, i1 %icmp_ln82_429" [firmware/model_test.cpp:82]   --->   Operation 3898 'or' 'or_ln82_489' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3899 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_947)   --->   "%select_ln82_946 = select i1 %icmp_ln82_431, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 3899 'select' 'select_ln82_946' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3900 [1/1] (0.12ns)   --->   "%or_ln82_490 = or i1 %icmp_ln82_431, i1 %icmp_ln82_430" [firmware/model_test.cpp:82]   --->   Operation 3900 'or' 'or_ln82_490' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3901 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_947 = select i1 %or_ln82_490, i4 %select_ln82_946, i4 %select_ln82_943" [firmware/model_test.cpp:82]   --->   Operation 3901 'select' 'select_ln82_947' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3902 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_526)   --->   "%or_ln82_491 = or i1 %icmp_ln82_432, i1 %icmp_ln82_431" [firmware/model_test.cpp:82]   --->   Operation 3902 'or' 'or_ln82_491' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3903 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_955)   --->   "%select_ln82_950 = select i1 %icmp_ln82_433, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 3903 'select' 'select_ln82_950' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3904 [1/1] (0.12ns)   --->   "%or_ln82_492 = or i1 %icmp_ln82_433, i1 %icmp_ln82_432" [firmware/model_test.cpp:82]   --->   Operation 3904 'or' 'or_ln82_492' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3905 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_955)   --->   "%select_ln82_951 = select i1 %or_ln82_492, i4 %select_ln82_950, i4 %select_ln82_947" [firmware/model_test.cpp:82]   --->   Operation 3905 'select' 'select_ln82_951' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3906 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_526)   --->   "%or_ln82_493 = or i1 %icmp_ln82_434, i1 %icmp_ln82_433" [firmware/model_test.cpp:82]   --->   Operation 3906 'or' 'or_ln82_493' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3907 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_434)   --->   "%xor_ln82_434 = xor i1 %icmp_ln82_434, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3907 'xor' 'xor_ln82_434' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3908 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_434 = and i1 %and_ln82_339, i1 %xor_ln82_434" [firmware/model_test.cpp:82]   --->   Operation 3908 'and' 'and_ln82_434' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3909 [1/1] (0.27ns)   --->   "%check_bit_435 = select i1 %icmp_ln82_434, i2 2, i2 %check_bit_434" [firmware/model_test.cpp:82]   --->   Operation 3909 'select' 'check_bit_435' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3910 [1/1] (0.00ns)   --->   "%zext_ln82_435 = zext i1 %and_ln82_340" [firmware/model_test.cpp:82]   --->   Operation 3910 'zext' 'zext_ln82_435' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3911 [1/1] (0.43ns)   --->   "%icmp_ln82_435 = icmp_eq  i2 %zext_ln82_435, i2 %check_bit_435" [firmware/model_test.cpp:82]   --->   Operation 3911 'icmp' 'icmp_ln82_435' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3912 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_955)   --->   "%select_ln82_954 = select i1 %icmp_ln82_435, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 3912 'select' 'select_ln82_954' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3913 [1/1] (0.12ns)   --->   "%or_ln82_494 = or i1 %icmp_ln82_435, i1 %icmp_ln82_434" [firmware/model_test.cpp:82]   --->   Operation 3913 'or' 'or_ln82_494' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3914 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_955 = select i1 %or_ln82_494, i4 %select_ln82_954, i4 %select_ln82_951" [firmware/model_test.cpp:82]   --->   Operation 3914 'select' 'select_ln82_955' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3915 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_435)   --->   "%xor_ln82_435 = xor i1 %icmp_ln82_435, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3915 'xor' 'xor_ln82_435' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3916 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_435 = and i1 %and_ln82_340, i1 %xor_ln82_435" [firmware/model_test.cpp:82]   --->   Operation 3916 'and' 'and_ln82_435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3917 [1/1] (0.27ns)   --->   "%check_bit_436 = select i1 %icmp_ln82_435, i2 2, i2 %check_bit_435" [firmware/model_test.cpp:82]   --->   Operation 3917 'select' 'check_bit_436' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3918 [1/1] (0.00ns)   --->   "%zext_ln82_436 = zext i1 %and_ln82_341" [firmware/model_test.cpp:82]   --->   Operation 3918 'zext' 'zext_ln82_436' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3919 [1/1] (0.43ns)   --->   "%icmp_ln82_436 = icmp_eq  i2 %zext_ln82_436, i2 %check_bit_436" [firmware/model_test.cpp:82]   --->   Operation 3919 'icmp' 'icmp_ln82_436' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3920 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_518)   --->   "%or_ln82_495 = or i1 %icmp_ln82_436, i1 %icmp_ln82_435" [firmware/model_test.cpp:82]   --->   Operation 3920 'or' 'or_ln82_495' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3921 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_436)   --->   "%xor_ln82_436 = xor i1 %icmp_ln82_436, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3921 'xor' 'xor_ln82_436' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3922 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_436 = and i1 %and_ln82_341, i1 %xor_ln82_436" [firmware/model_test.cpp:82]   --->   Operation 3922 'and' 'and_ln82_436' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3923 [1/1] (0.27ns)   --->   "%check_bit_437 = select i1 %icmp_ln82_436, i2 2, i2 %check_bit_436" [firmware/model_test.cpp:82]   --->   Operation 3923 'select' 'check_bit_437' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3924 [1/1] (0.00ns)   --->   "%zext_ln82_437 = zext i1 %and_ln82_342" [firmware/model_test.cpp:82]   --->   Operation 3924 'zext' 'zext_ln82_437' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3925 [1/1] (0.43ns)   --->   "%icmp_ln82_437 = icmp_eq  i2 %zext_ln82_437, i2 %check_bit_437" [firmware/model_test.cpp:82]   --->   Operation 3925 'icmp' 'icmp_ln82_437' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3926 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_963)   --->   "%select_ln82_958 = select i1 %icmp_ln82_437, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3926 'select' 'select_ln82_958' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3927 [1/1] (0.12ns)   --->   "%or_ln82_496 = or i1 %icmp_ln82_437, i1 %icmp_ln82_436" [firmware/model_test.cpp:82]   --->   Operation 3927 'or' 'or_ln82_496' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3928 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_963)   --->   "%select_ln82_959 = select i1 %or_ln82_496, i4 %select_ln82_958, i4 %select_ln82_955" [firmware/model_test.cpp:82]   --->   Operation 3928 'select' 'select_ln82_959' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3929 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_437)   --->   "%xor_ln82_437 = xor i1 %icmp_ln82_437, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3929 'xor' 'xor_ln82_437' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3930 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_437 = and i1 %and_ln82_342, i1 %xor_ln82_437" [firmware/model_test.cpp:82]   --->   Operation 3930 'and' 'and_ln82_437' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3931 [1/1] (0.27ns)   --->   "%check_bit_438 = select i1 %icmp_ln82_437, i2 2, i2 %check_bit_437" [firmware/model_test.cpp:82]   --->   Operation 3931 'select' 'check_bit_438' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3932 [1/1] (0.00ns)   --->   "%zext_ln82_438 = zext i1 %and_ln82_343" [firmware/model_test.cpp:82]   --->   Operation 3932 'zext' 'zext_ln82_438' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3933 [1/1] (0.43ns)   --->   "%icmp_ln82_438 = icmp_eq  i2 %zext_ln82_438, i2 %check_bit_438" [firmware/model_test.cpp:82]   --->   Operation 3933 'icmp' 'icmp_ln82_438' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3934 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_518)   --->   "%or_ln82_497 = or i1 %icmp_ln82_438, i1 %icmp_ln82_437" [firmware/model_test.cpp:82]   --->   Operation 3934 'or' 'or_ln82_497' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3935 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_438)   --->   "%xor_ln82_438 = xor i1 %icmp_ln82_438, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3935 'xor' 'xor_ln82_438' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3936 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_438 = and i1 %and_ln82_343, i1 %xor_ln82_438" [firmware/model_test.cpp:82]   --->   Operation 3936 'and' 'and_ln82_438' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3937 [1/1] (0.27ns)   --->   "%check_bit_439 = select i1 %icmp_ln82_438, i2 2, i2 %check_bit_438" [firmware/model_test.cpp:82]   --->   Operation 3937 'select' 'check_bit_439' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3938 [1/1] (0.00ns)   --->   "%zext_ln82_439 = zext i1 %and_ln82_344" [firmware/model_test.cpp:82]   --->   Operation 3938 'zext' 'zext_ln82_439' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3939 [1/1] (0.43ns)   --->   "%icmp_ln82_439 = icmp_eq  i2 %zext_ln82_439, i2 %check_bit_439" [firmware/model_test.cpp:82]   --->   Operation 3939 'icmp' 'icmp_ln82_439' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3940 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_963)   --->   "%select_ln82_962 = select i1 %icmp_ln82_439, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 3940 'select' 'select_ln82_962' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3941 [1/1] (0.12ns)   --->   "%or_ln82_498 = or i1 %icmp_ln82_439, i1 %icmp_ln82_438" [firmware/model_test.cpp:82]   --->   Operation 3941 'or' 'or_ln82_498' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3942 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_963 = select i1 %or_ln82_498, i4 %select_ln82_962, i4 %select_ln82_959" [firmware/model_test.cpp:82]   --->   Operation 3942 'select' 'select_ln82_963' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3943 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_439)   --->   "%xor_ln82_439 = xor i1 %icmp_ln82_439, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3943 'xor' 'xor_ln82_439' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3944 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_439 = and i1 %and_ln82_344, i1 %xor_ln82_439" [firmware/model_test.cpp:82]   --->   Operation 3944 'and' 'and_ln82_439' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3945 [1/1] (0.27ns)   --->   "%check_bit_440 = select i1 %icmp_ln82_439, i2 2, i2 %check_bit_439" [firmware/model_test.cpp:82]   --->   Operation 3945 'select' 'check_bit_440' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3946 [1/1] (0.00ns)   --->   "%zext_ln82_440 = zext i1 %and_ln82_345" [firmware/model_test.cpp:82]   --->   Operation 3946 'zext' 'zext_ln82_440' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3947 [1/1] (0.43ns)   --->   "%icmp_ln82_440 = icmp_eq  i2 %zext_ln82_440, i2 %check_bit_440" [firmware/model_test.cpp:82]   --->   Operation 3947 'icmp' 'icmp_ln82_440' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3948 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_518 = or i1 %or_ln82_497, i1 %or_ln82_495" [firmware/model_test.cpp:82]   --->   Operation 3948 'or' 'or_ln82_518' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3949 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_526)   --->   "%or_ln82_519 = or i1 %or_ln82_493, i1 %or_ln82_491" [firmware/model_test.cpp:82]   --->   Operation 3949 'or' 'or_ln82_519' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3950 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_520 = or i1 %or_ln82_489, i1 %or_ln82_487" [firmware/model_test.cpp:82]   --->   Operation 3950 'or' 'or_ln82_520' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3951 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_526 = or i1 %or_ln82_518, i1 %or_ln82_519" [firmware/model_test.cpp:82]   --->   Operation 3951 'or' 'or_ln82_526' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3952 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_469)   --->   "%select_ln91_433 = select i1 %icmp_ln82_437, i12 %tmp_51, i12 %tmp_50" [firmware/model_test.cpp:91]   --->   Operation 3952 'select' 'select_ln91_433' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3953 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_434 = select i1 %icmp_ln82_435, i12 %tmp_49, i12 %tmp_48" [firmware/model_test.cpp:91]   --->   Operation 3953 'select' 'select_ln91_434' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3954 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_470)   --->   "%select_ln91_435 = select i1 %icmp_ln82_433, i12 %tmp_47, i12 %tmp_46" [firmware/model_test.cpp:91]   --->   Operation 3954 'select' 'select_ln91_435' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3955 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_436 = select i1 %icmp_ln82_431, i12 %tmp_45, i12 %tmp_44" [firmware/model_test.cpp:91]   --->   Operation 3955 'select' 'select_ln91_436' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3956 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_471)   --->   "%select_ln91_437 = select i1 %icmp_ln82_429, i12 %tmp_43, i12 %tmp_42" [firmware/model_test.cpp:91]   --->   Operation 3956 'select' 'select_ln91_437' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3957 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_438 = select i1 %icmp_ln82_427, i12 %tmp_41, i12 %tmp_40" [firmware/model_test.cpp:91]   --->   Operation 3957 'select' 'select_ln91_438' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3958 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_472)   --->   "%select_ln91_439 = select i1 %icmp_ln82_425, i12 %tmp_39, i12 %tmp_38" [firmware/model_test.cpp:91]   --->   Operation 3958 'select' 'select_ln91_439' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3959 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_440 = select i1 %icmp_ln82_423, i12 %tmp_37, i12 %tmp_36" [firmware/model_test.cpp:91]   --->   Operation 3959 'select' 'select_ln91_440' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3960 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_469 = select i1 %or_ln82_496, i12 %select_ln91_433, i12 %select_ln91_434" [firmware/model_test.cpp:91]   --->   Operation 3960 'select' 'select_ln91_469' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3961 [1/1] (0.12ns)   --->   "%or_ln91_192 = or i1 %or_ln82_496, i1 %or_ln82_494" [firmware/model_test.cpp:91]   --->   Operation 3961 'or' 'or_ln91_192' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3962 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_470 = select i1 %or_ln82_492, i12 %select_ln91_435, i12 %select_ln91_436" [firmware/model_test.cpp:91]   --->   Operation 3962 'select' 'select_ln91_470' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3963 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_210)   --->   "%or_ln91_193 = or i1 %or_ln82_492, i1 %or_ln82_490" [firmware/model_test.cpp:91]   --->   Operation 3963 'or' 'or_ln91_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3964 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_471 = select i1 %or_ln82_488, i12 %select_ln91_437, i12 %select_ln91_438" [firmware/model_test.cpp:91]   --->   Operation 3964 'select' 'select_ln91_471' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3965 [1/1] (0.12ns)   --->   "%or_ln91_194 = or i1 %or_ln82_488, i1 %or_ln82_486" [firmware/model_test.cpp:91]   --->   Operation 3965 'or' 'or_ln91_194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3966 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_472 = select i1 %or_ln82_484, i12 %select_ln91_439, i12 %select_ln91_440" [firmware/model_test.cpp:91]   --->   Operation 3966 'select' 'select_ln91_472' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3967 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_496)   --->   "%select_ln91_487 = select i1 %or_ln91_192, i12 %select_ln91_469, i12 %select_ln91_470" [firmware/model_test.cpp:91]   --->   Operation 3967 'select' 'select_ln91_487' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3968 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_210 = or i1 %or_ln91_192, i1 %or_ln91_193" [firmware/model_test.cpp:91]   --->   Operation 3968 'or' 'or_ln91_210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3969 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_488 = select i1 %or_ln91_194, i12 %select_ln91_471, i12 %select_ln91_472" [firmware/model_test.cpp:91]   --->   Operation 3969 'select' 'select_ln91_488' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3970 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_496 = select i1 %or_ln91_210, i12 %select_ln91_487, i12 %select_ln91_488" [firmware/model_test.cpp:91]   --->   Operation 3970 'select' 'select_ln91_496' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3971 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1146)   --->   "%select_ln82_1141 = select i1 %icmp_ln82_519, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 3971 'select' 'select_ln82_1141' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3972 [1/1] (0.12ns)   --->   "%or_ln82_593 = or i1 %icmp_ln82_519, i1 %icmp_ln82_518" [firmware/model_test.cpp:82]   --->   Operation 3972 'or' 'or_ln82_593' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3973 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1146)   --->   "%select_ln82_1142 = select i1 %or_ln82_593, i4 %select_ln82_1141, i4 %select_ln82_1138" [firmware/model_test.cpp:82]   --->   Operation 3973 'select' 'select_ln82_1142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3974 [1/1] (0.12ns)   --->   "%or_ln82_594 = or i1 %icmp_ln82_520, i1 %icmp_ln82_519" [firmware/model_test.cpp:82]   --->   Operation 3974 'or' 'or_ln82_594' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3975 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1146)   --->   "%select_ln82_1145 = select i1 %icmp_ln82_521, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 3975 'select' 'select_ln82_1145' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3976 [1/1] (0.12ns)   --->   "%or_ln82_595 = or i1 %icmp_ln82_521, i1 %icmp_ln82_520" [firmware/model_test.cpp:82]   --->   Operation 3976 'or' 'or_ln82_595' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3977 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1146 = select i1 %or_ln82_595, i4 %select_ln82_1145, i4 %select_ln82_1142" [firmware/model_test.cpp:82]   --->   Operation 3977 'select' 'select_ln82_1146' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3978 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_629)   --->   "%or_ln82_596 = or i1 %icmp_ln82_522, i1 %icmp_ln82_521" [firmware/model_test.cpp:82]   --->   Operation 3978 'or' 'or_ln82_596' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3979 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1154)   --->   "%select_ln82_1149 = select i1 %icmp_ln82_523, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 3979 'select' 'select_ln82_1149' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3980 [1/1] (0.12ns)   --->   "%or_ln82_597 = or i1 %icmp_ln82_523, i1 %icmp_ln82_522" [firmware/model_test.cpp:82]   --->   Operation 3980 'or' 'or_ln82_597' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3981 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1154)   --->   "%select_ln82_1150 = select i1 %or_ln82_597, i4 %select_ln82_1149, i4 %select_ln82_1146" [firmware/model_test.cpp:82]   --->   Operation 3981 'select' 'select_ln82_1150' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3982 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_629)   --->   "%or_ln82_598 = or i1 %icmp_ln82_524, i1 %icmp_ln82_523" [firmware/model_test.cpp:82]   --->   Operation 3982 'or' 'or_ln82_598' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3983 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1154)   --->   "%select_ln82_1153 = select i1 %icmp_ln82_525, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 3983 'select' 'select_ln82_1153' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3984 [1/1] (0.12ns)   --->   "%or_ln82_599 = or i1 %icmp_ln82_525, i1 %icmp_ln82_524" [firmware/model_test.cpp:82]   --->   Operation 3984 'or' 'or_ln82_599' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3985 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1154 = select i1 %or_ln82_599, i4 %select_ln82_1153, i4 %select_ln82_1150" [firmware/model_test.cpp:82]   --->   Operation 3985 'select' 'select_ln82_1154' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3986 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_635)   --->   "%or_ln82_600 = or i1 %icmp_ln82_526, i1 %icmp_ln82_525" [firmware/model_test.cpp:82]   --->   Operation 3986 'or' 'or_ln82_600' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3987 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1162)   --->   "%select_ln82_1157 = select i1 %icmp_ln82_527, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 3987 'select' 'select_ln82_1157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3988 [1/1] (0.12ns)   --->   "%or_ln82_601 = or i1 %icmp_ln82_527, i1 %icmp_ln82_526" [firmware/model_test.cpp:82]   --->   Operation 3988 'or' 'or_ln82_601' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3989 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1162)   --->   "%select_ln82_1158 = select i1 %or_ln82_601, i4 %select_ln82_1157, i4 %select_ln82_1154" [firmware/model_test.cpp:82]   --->   Operation 3989 'select' 'select_ln82_1158' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3990 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_527)   --->   "%xor_ln82_527 = xor i1 %icmp_ln82_527, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3990 'xor' 'xor_ln82_527' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3991 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_527 = and i1 %and_ln82_433, i1 %xor_ln82_527" [firmware/model_test.cpp:82]   --->   Operation 3991 'and' 'and_ln82_527' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3992 [1/1] (0.27ns)   --->   "%check_bit_528 = select i1 %icmp_ln82_527, i2 2, i2 %check_bit_527" [firmware/model_test.cpp:82]   --->   Operation 3992 'select' 'check_bit_528' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3993 [1/1] (0.00ns)   --->   "%zext_ln82_528 = zext i1 %and_ln82_434" [firmware/model_test.cpp:82]   --->   Operation 3993 'zext' 'zext_ln82_528' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 3994 [1/1] (0.43ns)   --->   "%icmp_ln82_528 = icmp_eq  i2 %zext_ln82_528, i2 %check_bit_528" [firmware/model_test.cpp:82]   --->   Operation 3994 'icmp' 'icmp_ln82_528' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3995 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_635)   --->   "%or_ln82_602 = or i1 %icmp_ln82_528, i1 %icmp_ln82_527" [firmware/model_test.cpp:82]   --->   Operation 3995 'or' 'or_ln82_602' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3996 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_528)   --->   "%xor_ln82_528 = xor i1 %icmp_ln82_528, i1 1" [firmware/model_test.cpp:82]   --->   Operation 3996 'xor' 'xor_ln82_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3997 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_528 = and i1 %and_ln82_434, i1 %xor_ln82_528" [firmware/model_test.cpp:82]   --->   Operation 3997 'and' 'and_ln82_528' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 3998 [1/1] (0.27ns)   --->   "%check_bit_529 = select i1 %icmp_ln82_528, i2 2, i2 %check_bit_528" [firmware/model_test.cpp:82]   --->   Operation 3998 'select' 'check_bit_529' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 3999 [1/1] (0.00ns)   --->   "%zext_ln82_529 = zext i1 %and_ln82_435" [firmware/model_test.cpp:82]   --->   Operation 3999 'zext' 'zext_ln82_529' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4000 [1/1] (0.43ns)   --->   "%icmp_ln82_529 = icmp_eq  i2 %zext_ln82_529, i2 %check_bit_529" [firmware/model_test.cpp:82]   --->   Operation 4000 'icmp' 'icmp_ln82_529' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4001 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1162)   --->   "%select_ln82_1161 = select i1 %icmp_ln82_529, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 4001 'select' 'select_ln82_1161' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4002 [1/1] (0.12ns)   --->   "%or_ln82_603 = or i1 %icmp_ln82_529, i1 %icmp_ln82_528" [firmware/model_test.cpp:82]   --->   Operation 4002 'or' 'or_ln82_603' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4003 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1162 = select i1 %or_ln82_603, i4 %select_ln82_1161, i4 %select_ln82_1158" [firmware/model_test.cpp:82]   --->   Operation 4003 'select' 'select_ln82_1162' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4004 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_529)   --->   "%xor_ln82_529 = xor i1 %icmp_ln82_529, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4004 'xor' 'xor_ln82_529' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4005 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_529 = and i1 %and_ln82_435, i1 %xor_ln82_529" [firmware/model_test.cpp:82]   --->   Operation 4005 'and' 'and_ln82_529' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4006 [1/1] (0.27ns)   --->   "%check_bit_530 = select i1 %icmp_ln82_529, i2 2, i2 %check_bit_529" [firmware/model_test.cpp:82]   --->   Operation 4006 'select' 'check_bit_530' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4007 [1/1] (0.00ns)   --->   "%zext_ln82_530 = zext i1 %and_ln82_436" [firmware/model_test.cpp:82]   --->   Operation 4007 'zext' 'zext_ln82_530' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4008 [1/1] (0.43ns)   --->   "%icmp_ln82_530 = icmp_eq  i2 %zext_ln82_530, i2 %check_bit_530" [firmware/model_test.cpp:82]   --->   Operation 4008 'icmp' 'icmp_ln82_530' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4009 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_627)   --->   "%or_ln82_604 = or i1 %icmp_ln82_530, i1 %icmp_ln82_529" [firmware/model_test.cpp:82]   --->   Operation 4009 'or' 'or_ln82_604' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4010 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_530)   --->   "%xor_ln82_530 = xor i1 %icmp_ln82_530, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4010 'xor' 'xor_ln82_530' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4011 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_530 = and i1 %and_ln82_436, i1 %xor_ln82_530" [firmware/model_test.cpp:82]   --->   Operation 4011 'and' 'and_ln82_530' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4012 [1/1] (0.27ns)   --->   "%check_bit_531 = select i1 %icmp_ln82_530, i2 2, i2 %check_bit_530" [firmware/model_test.cpp:82]   --->   Operation 4012 'select' 'check_bit_531' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4013 [1/1] (0.00ns)   --->   "%zext_ln82_531 = zext i1 %and_ln82_437" [firmware/model_test.cpp:82]   --->   Operation 4013 'zext' 'zext_ln82_531' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4014 [1/1] (0.43ns)   --->   "%icmp_ln82_531 = icmp_eq  i2 %zext_ln82_531, i2 %check_bit_531" [firmware/model_test.cpp:82]   --->   Operation 4014 'icmp' 'icmp_ln82_531' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4015 [1/1] (0.12ns)   --->   "%or_ln82_605 = or i1 %icmp_ln82_531, i1 %icmp_ln82_530" [firmware/model_test.cpp:82]   --->   Operation 4015 'or' 'or_ln82_605' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4016 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_531)   --->   "%xor_ln82_531 = xor i1 %icmp_ln82_531, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4016 'xor' 'xor_ln82_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4017 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_531 = and i1 %and_ln82_437, i1 %xor_ln82_531" [firmware/model_test.cpp:82]   --->   Operation 4017 'and' 'and_ln82_531' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4018 [1/1] (0.27ns)   --->   "%check_bit_532 = select i1 %icmp_ln82_531, i2 2, i2 %check_bit_531" [firmware/model_test.cpp:82]   --->   Operation 4018 'select' 'check_bit_532' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4019 [1/1] (0.00ns)   --->   "%zext_ln82_532 = zext i1 %and_ln82_438" [firmware/model_test.cpp:82]   --->   Operation 4019 'zext' 'zext_ln82_532' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4020 [1/1] (0.43ns)   --->   "%icmp_ln82_532 = icmp_eq  i2 %zext_ln82_532, i2 %check_bit_532" [firmware/model_test.cpp:82]   --->   Operation 4020 'icmp' 'icmp_ln82_532' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4021 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_627)   --->   "%or_ln82_606 = or i1 %icmp_ln82_532, i1 %icmp_ln82_531" [firmware/model_test.cpp:82]   --->   Operation 4021 'or' 'or_ln82_606' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4022 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_532)   --->   "%xor_ln82_532 = xor i1 %icmp_ln82_532, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4022 'xor' 'xor_ln82_532' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4023 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_532 = and i1 %and_ln82_438, i1 %xor_ln82_532" [firmware/model_test.cpp:82]   --->   Operation 4023 'and' 'and_ln82_532' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4024 [1/1] (0.27ns)   --->   "%check_bit_533 = select i1 %icmp_ln82_532, i2 2, i2 %check_bit_532" [firmware/model_test.cpp:82]   --->   Operation 4024 'select' 'check_bit_533' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4025 [1/1] (0.00ns)   --->   "%zext_ln82_533 = zext i1 %and_ln82_439" [firmware/model_test.cpp:82]   --->   Operation 4025 'zext' 'zext_ln82_533' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4026 [1/1] (0.43ns)   --->   "%icmp_ln82_533 = icmp_eq  i2 %zext_ln82_533, i2 %check_bit_533" [firmware/model_test.cpp:82]   --->   Operation 4026 'icmp' 'icmp_ln82_533' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4027 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_627 = or i1 %or_ln82_606, i1 %or_ln82_604" [firmware/model_test.cpp:82]   --->   Operation 4027 'or' 'or_ln82_627' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4028 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_635)   --->   "%or_ln82_628 = or i1 %or_ln82_602, i1 %or_ln82_600" [firmware/model_test.cpp:82]   --->   Operation 4028 'or' 'or_ln82_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4029 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_629 = or i1 %or_ln82_598, i1 %or_ln82_596" [firmware/model_test.cpp:82]   --->   Operation 4029 'or' 'or_ln82_629' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4030 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_635 = or i1 %or_ln82_627, i1 %or_ln82_628" [firmware/model_test.cpp:82]   --->   Operation 4030 'or' 'or_ln82_635' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4031 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_568)   --->   "%select_ln91_532 = select i1 %icmp_ln82_531, i12 %tmp_51, i12 %tmp_50" [firmware/model_test.cpp:91]   --->   Operation 4031 'select' 'select_ln91_532' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4032 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_533 = select i1 %icmp_ln82_529, i12 %tmp_49, i12 %tmp_48" [firmware/model_test.cpp:91]   --->   Operation 4032 'select' 'select_ln91_533' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4033 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_569)   --->   "%select_ln91_534 = select i1 %icmp_ln82_527, i12 %tmp_47, i12 %tmp_46" [firmware/model_test.cpp:91]   --->   Operation 4033 'select' 'select_ln91_534' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4034 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_535 = select i1 %icmp_ln82_525, i12 %tmp_45, i12 %tmp_44" [firmware/model_test.cpp:91]   --->   Operation 4034 'select' 'select_ln91_535' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4035 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_570)   --->   "%select_ln91_536 = select i1 %icmp_ln82_523, i12 %tmp_43, i12 %tmp_42" [firmware/model_test.cpp:91]   --->   Operation 4035 'select' 'select_ln91_536' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4036 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_537 = select i1 %icmp_ln82_521, i12 %tmp_41, i12 %tmp_40" [firmware/model_test.cpp:91]   --->   Operation 4036 'select' 'select_ln91_537' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4037 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_571)   --->   "%select_ln91_538 = select i1 %icmp_ln82_519, i12 %tmp_39, i12 %tmp_38" [firmware/model_test.cpp:91]   --->   Operation 4037 'select' 'select_ln91_538' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4038 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_539 = select i1 %icmp_ln82_517, i12 %tmp_37, i12 %tmp_36" [firmware/model_test.cpp:91]   --->   Operation 4038 'select' 'select_ln91_539' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4039 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_568 = select i1 %or_ln82_605, i12 %select_ln91_532, i12 %select_ln91_533" [firmware/model_test.cpp:91]   --->   Operation 4039 'select' 'select_ln91_568' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4040 [1/1] (0.12ns)   --->   "%or_ln91_237 = or i1 %or_ln82_605, i1 %or_ln82_603" [firmware/model_test.cpp:91]   --->   Operation 4040 'or' 'or_ln91_237' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4041 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_569 = select i1 %or_ln82_601, i12 %select_ln91_534, i12 %select_ln91_535" [firmware/model_test.cpp:91]   --->   Operation 4041 'select' 'select_ln91_569' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4042 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_254)   --->   "%or_ln91_238 = or i1 %or_ln82_601, i1 %or_ln82_599" [firmware/model_test.cpp:91]   --->   Operation 4042 'or' 'or_ln91_238' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4043 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_570 = select i1 %or_ln82_597, i12 %select_ln91_536, i12 %select_ln91_537" [firmware/model_test.cpp:91]   --->   Operation 4043 'select' 'select_ln91_570' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4044 [1/1] (0.12ns)   --->   "%or_ln91_239 = or i1 %or_ln82_597, i1 %or_ln82_595" [firmware/model_test.cpp:91]   --->   Operation 4044 'or' 'or_ln91_239' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4045 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_571 = select i1 %or_ln82_593, i12 %select_ln91_538, i12 %select_ln91_539" [firmware/model_test.cpp:91]   --->   Operation 4045 'select' 'select_ln91_571' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4046 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_595)   --->   "%select_ln91_586 = select i1 %or_ln91_237, i12 %select_ln91_568, i12 %select_ln91_569" [firmware/model_test.cpp:91]   --->   Operation 4046 'select' 'select_ln91_586' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4047 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_254 = or i1 %or_ln91_237, i1 %or_ln91_238" [firmware/model_test.cpp:91]   --->   Operation 4047 'or' 'or_ln91_254' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4048 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_587 = select i1 %or_ln91_239, i12 %select_ln91_570, i12 %select_ln91_571" [firmware/model_test.cpp:91]   --->   Operation 4048 'select' 'select_ln91_587' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4049 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_595 = select i1 %or_ln91_254, i12 %select_ln91_586, i12 %select_ln91_587" [firmware/model_test.cpp:91]   --->   Operation 4049 'select' 'select_ln91_595' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4050 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1348)   --->   "%select_ln82_1343 = select i1 %icmp_ln82_610, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 4050 'select' 'select_ln82_1343' <Predicate = (or_ln82_700)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4051 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1348)   --->   "%select_ln82_1344 = select i1 %or_ln82_700, i4 %select_ln82_1343, i4 %select_ln82_1340" [firmware/model_test.cpp:82]   --->   Operation 4051 'select' 'select_ln82_1344' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4052 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1348)   --->   "%select_ln82_1347 = select i1 %icmp_ln82_612, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 4052 'select' 'select_ln82_1347' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4053 [1/1] (0.12ns)   --->   "%or_ln82_702 = or i1 %icmp_ln82_612, i1 %icmp_ln82_611" [firmware/model_test.cpp:82]   --->   Operation 4053 'or' 'or_ln82_702' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4054 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1348 = select i1 %or_ln82_702, i4 %select_ln82_1347, i4 %select_ln82_1344" [firmware/model_test.cpp:82]   --->   Operation 4054 'select' 'select_ln82_1348' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4055 [1/1] (0.12ns)   --->   "%or_ln82_703 = or i1 %icmp_ln82_613, i1 %icmp_ln82_612" [firmware/model_test.cpp:82]   --->   Operation 4055 'or' 'or_ln82_703' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4056 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1356)   --->   "%select_ln82_1351 = select i1 %icmp_ln82_614, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 4056 'select' 'select_ln82_1351' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4057 [1/1] (0.12ns)   --->   "%or_ln82_704 = or i1 %icmp_ln82_614, i1 %icmp_ln82_613" [firmware/model_test.cpp:82]   --->   Operation 4057 'or' 'or_ln82_704' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4058 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1356)   --->   "%select_ln82_1352 = select i1 %or_ln82_704, i4 %select_ln82_1351, i4 %select_ln82_1348" [firmware/model_test.cpp:82]   --->   Operation 4058 'select' 'select_ln82_1352' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4059 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_738)   --->   "%or_ln82_705 = or i1 %icmp_ln82_615, i1 %icmp_ln82_614" [firmware/model_test.cpp:82]   --->   Operation 4059 'or' 'or_ln82_705' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4060 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1356)   --->   "%select_ln82_1355 = select i1 %icmp_ln82_616, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 4060 'select' 'select_ln82_1355' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4061 [1/1] (0.12ns)   --->   "%or_ln82_706 = or i1 %icmp_ln82_616, i1 %icmp_ln82_615" [firmware/model_test.cpp:82]   --->   Operation 4061 'or' 'or_ln82_706' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4062 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1356 = select i1 %or_ln82_706, i4 %select_ln82_1355, i4 %select_ln82_1352" [firmware/model_test.cpp:82]   --->   Operation 4062 'select' 'select_ln82_1356' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4063 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_738)   --->   "%or_ln82_707 = or i1 %icmp_ln82_617, i1 %icmp_ln82_616" [firmware/model_test.cpp:82]   --->   Operation 4063 'or' 'or_ln82_707' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4064 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1364)   --->   "%select_ln82_1359 = select i1 %icmp_ln82_618, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 4064 'select' 'select_ln82_1359' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4065 [1/1] (0.12ns)   --->   "%or_ln82_708 = or i1 %icmp_ln82_618, i1 %icmp_ln82_617" [firmware/model_test.cpp:82]   --->   Operation 4065 'or' 'or_ln82_708' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4066 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1364)   --->   "%select_ln82_1360 = select i1 %or_ln82_708, i4 %select_ln82_1359, i4 %select_ln82_1356" [firmware/model_test.cpp:82]   --->   Operation 4066 'select' 'select_ln82_1360' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4067 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_619)   --->   "%xor_ln82_619 = xor i1 %icmp_ln82_619, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4067 'xor' 'xor_ln82_619' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4068 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_619 = and i1 %and_ln82_526, i1 %xor_ln82_619" [firmware/model_test.cpp:82]   --->   Operation 4068 'and' 'and_ln82_619' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4069 [1/1] (0.27ns)   --->   "%check_bit_620 = select i1 %icmp_ln82_619, i2 2, i2 %check_bit_619" [firmware/model_test.cpp:82]   --->   Operation 4069 'select' 'check_bit_620' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4070 [1/1] (0.00ns)   --->   "%zext_ln82_620 = zext i1 %and_ln82_527" [firmware/model_test.cpp:82]   --->   Operation 4070 'zext' 'zext_ln82_620' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4071 [1/1] (0.43ns)   --->   "%icmp_ln82_620 = icmp_eq  i2 %zext_ln82_620, i2 %check_bit_620" [firmware/model_test.cpp:82]   --->   Operation 4071 'icmp' 'icmp_ln82_620' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4072 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1364)   --->   "%select_ln82_1363 = select i1 %icmp_ln82_620, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 4072 'select' 'select_ln82_1363' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4073 [1/1] (0.12ns)   --->   "%or_ln82_710 = or i1 %icmp_ln82_620, i1 %icmp_ln82_619" [firmware/model_test.cpp:82]   --->   Operation 4073 'or' 'or_ln82_710' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4074 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1364 = select i1 %or_ln82_710, i4 %select_ln82_1363, i4 %select_ln82_1360" [firmware/model_test.cpp:82]   --->   Operation 4074 'select' 'select_ln82_1364' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4075 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_620)   --->   "%xor_ln82_620 = xor i1 %icmp_ln82_620, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4075 'xor' 'xor_ln82_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4076 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_620 = and i1 %and_ln82_527, i1 %xor_ln82_620" [firmware/model_test.cpp:82]   --->   Operation 4076 'and' 'and_ln82_620' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4077 [1/1] (0.27ns)   --->   "%check_bit_621 = select i1 %icmp_ln82_620, i2 2, i2 %check_bit_620" [firmware/model_test.cpp:82]   --->   Operation 4077 'select' 'check_bit_621' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4078 [1/1] (0.00ns)   --->   "%zext_ln82_621 = zext i1 %and_ln82_528" [firmware/model_test.cpp:82]   --->   Operation 4078 'zext' 'zext_ln82_621' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4079 [1/1] (0.43ns)   --->   "%icmp_ln82_621 = icmp_eq  i2 %zext_ln82_621, i2 %check_bit_621" [firmware/model_test.cpp:82]   --->   Operation 4079 'icmp' 'icmp_ln82_621' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4080 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_621)   --->   "%xor_ln82_621 = xor i1 %icmp_ln82_621, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4080 'xor' 'xor_ln82_621' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4081 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_621 = and i1 %and_ln82_528, i1 %xor_ln82_621" [firmware/model_test.cpp:82]   --->   Operation 4081 'and' 'and_ln82_621' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4082 [1/1] (0.27ns)   --->   "%check_bit_622 = select i1 %icmp_ln82_621, i2 2, i2 %check_bit_621" [firmware/model_test.cpp:82]   --->   Operation 4082 'select' 'check_bit_622' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4083 [1/1] (0.00ns)   --->   "%zext_ln82_622 = zext i1 %and_ln82_529" [firmware/model_test.cpp:82]   --->   Operation 4083 'zext' 'zext_ln82_622' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4084 [1/1] (0.43ns)   --->   "%icmp_ln82_622 = icmp_eq  i2 %zext_ln82_622, i2 %check_bit_622" [firmware/model_test.cpp:82]   --->   Operation 4084 'icmp' 'icmp_ln82_622' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4085 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1372)   --->   "%select_ln82_1367 = select i1 %icmp_ln82_622, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 4085 'select' 'select_ln82_1367' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4086 [1/1] (0.12ns)   --->   "%or_ln82_712 = or i1 %icmp_ln82_622, i1 %icmp_ln82_621" [firmware/model_test.cpp:82]   --->   Operation 4086 'or' 'or_ln82_712' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4087 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1372)   --->   "%select_ln82_1368 = select i1 %or_ln82_712, i4 %select_ln82_1367, i4 %select_ln82_1364" [firmware/model_test.cpp:82]   --->   Operation 4087 'select' 'select_ln82_1368' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4088 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_622)   --->   "%xor_ln82_622 = xor i1 %icmp_ln82_622, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4088 'xor' 'xor_ln82_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4089 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_622 = and i1 %and_ln82_529, i1 %xor_ln82_622" [firmware/model_test.cpp:82]   --->   Operation 4089 'and' 'and_ln82_622' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4090 [1/1] (0.27ns)   --->   "%check_bit_623 = select i1 %icmp_ln82_622, i2 2, i2 %check_bit_622" [firmware/model_test.cpp:82]   --->   Operation 4090 'select' 'check_bit_623' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4091 [1/1] (0.00ns)   --->   "%zext_ln82_623 = zext i1 %and_ln82_530" [firmware/model_test.cpp:82]   --->   Operation 4091 'zext' 'zext_ln82_623' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4092 [1/1] (0.43ns)   --->   "%icmp_ln82_623 = icmp_eq  i2 %zext_ln82_623, i2 %check_bit_623" [firmware/model_test.cpp:82]   --->   Operation 4092 'icmp' 'icmp_ln82_623' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4093 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_623)   --->   "%xor_ln82_623 = xor i1 %icmp_ln82_623, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4093 'xor' 'xor_ln82_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4094 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_623 = and i1 %and_ln82_530, i1 %xor_ln82_623" [firmware/model_test.cpp:82]   --->   Operation 4094 'and' 'and_ln82_623' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4095 [1/1] (0.27ns)   --->   "%check_bit_624 = select i1 %icmp_ln82_623, i2 2, i2 %check_bit_623" [firmware/model_test.cpp:82]   --->   Operation 4095 'select' 'check_bit_624' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4096 [1/1] (0.00ns)   --->   "%zext_ln82_624 = zext i1 %and_ln82_531" [firmware/model_test.cpp:82]   --->   Operation 4096 'zext' 'zext_ln82_624' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4097 [1/1] (0.43ns)   --->   "%icmp_ln82_624 = icmp_eq  i2 %zext_ln82_624, i2 %check_bit_624" [firmware/model_test.cpp:82]   --->   Operation 4097 'icmp' 'icmp_ln82_624' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4098 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1372)   --->   "%select_ln82_1371 = select i1 %icmp_ln82_624, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 4098 'select' 'select_ln82_1371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4099 [1/1] (0.12ns)   --->   "%or_ln82_714 = or i1 %icmp_ln82_624, i1 %icmp_ln82_623" [firmware/model_test.cpp:82]   --->   Operation 4099 'or' 'or_ln82_714' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4100 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1372 = select i1 %or_ln82_714, i4 %select_ln82_1371, i4 %select_ln82_1368" [firmware/model_test.cpp:82]   --->   Operation 4100 'select' 'select_ln82_1372' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4101 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_624)   --->   "%xor_ln82_624 = xor i1 %icmp_ln82_624, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4101 'xor' 'xor_ln82_624' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4102 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_624 = and i1 %and_ln82_531, i1 %xor_ln82_624" [firmware/model_test.cpp:82]   --->   Operation 4102 'and' 'and_ln82_624' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4103 [1/1] (0.27ns)   --->   "%check_bit_625 = select i1 %icmp_ln82_624, i2 2, i2 %check_bit_624" [firmware/model_test.cpp:82]   --->   Operation 4103 'select' 'check_bit_625' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4104 [1/1] (0.00ns)   --->   "%zext_ln82_625 = zext i1 %and_ln82_532" [firmware/model_test.cpp:82]   --->   Operation 4104 'zext' 'zext_ln82_625' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4105 [1/1] (0.43ns)   --->   "%icmp_ln82_625 = icmp_eq  i2 %zext_ln82_625, i2 %check_bit_625" [firmware/model_test.cpp:82]   --->   Operation 4105 'icmp' 'icmp_ln82_625' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4106 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_738 = or i1 %or_ln82_707, i1 %or_ln82_705" [firmware/model_test.cpp:82]   --->   Operation 4106 'or' 'or_ln82_738' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4107 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_665)   --->   "%select_ln91_630 = select i1 %icmp_ln82_624, i12 %tmp_51, i12 %tmp_50" [firmware/model_test.cpp:91]   --->   Operation 4107 'select' 'select_ln91_630' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4108 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_631 = select i1 %icmp_ln82_622, i12 %tmp_49, i12 %tmp_48" [firmware/model_test.cpp:91]   --->   Operation 4108 'select' 'select_ln91_631' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4109 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_666)   --->   "%select_ln91_632 = select i1 %icmp_ln82_620, i12 %tmp_47, i12 %tmp_46" [firmware/model_test.cpp:91]   --->   Operation 4109 'select' 'select_ln91_632' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4110 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_633 = select i1 %icmp_ln82_618, i12 %tmp_45, i12 %tmp_44" [firmware/model_test.cpp:91]   --->   Operation 4110 'select' 'select_ln91_633' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4111 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_667)   --->   "%select_ln91_634 = select i1 %icmp_ln82_616, i12 %tmp_43, i12 %tmp_42" [firmware/model_test.cpp:91]   --->   Operation 4111 'select' 'select_ln91_634' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4112 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_635 = select i1 %icmp_ln82_614, i12 %tmp_41, i12 %tmp_40" [firmware/model_test.cpp:91]   --->   Operation 4112 'select' 'select_ln91_635' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4113 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_668)   --->   "%select_ln91_636 = select i1 %icmp_ln82_612, i12 %tmp_39, i12 %tmp_38" [firmware/model_test.cpp:91]   --->   Operation 4113 'select' 'select_ln91_636' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4114 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_637 = select i1 %icmp_ln82_610, i12 %tmp_37, i12 %tmp_36" [firmware/model_test.cpp:91]   --->   Operation 4114 'select' 'select_ln91_637' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4115 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_665 = select i1 %or_ln82_714, i12 %select_ln91_630, i12 %select_ln91_631" [firmware/model_test.cpp:91]   --->   Operation 4115 'select' 'select_ln91_665' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4116 [1/1] (0.12ns)   --->   "%or_ln91_278 = or i1 %or_ln82_714, i1 %or_ln82_712" [firmware/model_test.cpp:91]   --->   Operation 4116 'or' 'or_ln91_278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4117 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_666 = select i1 %or_ln82_710, i12 %select_ln91_632, i12 %select_ln91_633" [firmware/model_test.cpp:91]   --->   Operation 4117 'select' 'select_ln91_666' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4118 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_295)   --->   "%or_ln91_279 = or i1 %or_ln82_710, i1 %or_ln82_708" [firmware/model_test.cpp:91]   --->   Operation 4118 'or' 'or_ln91_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4119 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_667 = select i1 %or_ln82_706, i12 %select_ln91_634, i12 %select_ln91_635" [firmware/model_test.cpp:91]   --->   Operation 4119 'select' 'select_ln91_667' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4120 [1/1] (0.12ns)   --->   "%or_ln91_280 = or i1 %or_ln82_706, i1 %or_ln82_704" [firmware/model_test.cpp:91]   --->   Operation 4120 'or' 'or_ln91_280' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4121 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_668 = select i1 %or_ln82_702, i12 %select_ln91_636, i12 %select_ln91_637" [firmware/model_test.cpp:91]   --->   Operation 4121 'select' 'select_ln91_668' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4122 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_692)   --->   "%select_ln91_683 = select i1 %or_ln91_278, i12 %select_ln91_665, i12 %select_ln91_666" [firmware/model_test.cpp:91]   --->   Operation 4122 'select' 'select_ln91_683' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4123 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_295 = or i1 %or_ln91_278, i1 %or_ln91_279" [firmware/model_test.cpp:91]   --->   Operation 4123 'or' 'or_ln91_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4124 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_684 = select i1 %or_ln91_280, i12 %select_ln91_667, i12 %select_ln91_668" [firmware/model_test.cpp:91]   --->   Operation 4124 'select' 'select_ln91_684' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4125 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_692 = select i1 %or_ln91_295, i12 %select_ln91_683, i12 %select_ln91_684" [firmware/model_test.cpp:91]   --->   Operation 4125 'select' 'select_ln91_692' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4126 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1552)   --->   "%select_ln82_1547 = select i1 %icmp_ln82_702, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 4126 'select' 'select_ln82_1547' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4127 [1/1] (0.12ns)   --->   "%or_ln82_808 = or i1 %icmp_ln82_702, i1 %icmp_ln82_701" [firmware/model_test.cpp:82]   --->   Operation 4127 'or' 'or_ln82_808' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4128 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1552)   --->   "%select_ln82_1548 = select i1 %or_ln82_808, i4 %select_ln82_1547, i4 %select_ln82_1544" [firmware/model_test.cpp:82]   --->   Operation 4128 'select' 'select_ln82_1548' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4129 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1552)   --->   "%select_ln82_1551 = select i1 %icmp_ln82_704, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 4129 'select' 'select_ln82_1551' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4130 [1/1] (0.12ns)   --->   "%or_ln82_810 = or i1 %icmp_ln82_704, i1 %icmp_ln82_703" [firmware/model_test.cpp:82]   --->   Operation 4130 'or' 'or_ln82_810' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4131 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1552 = select i1 %or_ln82_810, i4 %select_ln82_1551, i4 %select_ln82_1548" [firmware/model_test.cpp:82]   --->   Operation 4131 'select' 'select_ln82_1552' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4132 [1/1] (0.12ns)   --->   "%or_ln82_811 = or i1 %icmp_ln82_705, i1 %icmp_ln82_704" [firmware/model_test.cpp:82]   --->   Operation 4132 'or' 'or_ln82_811' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4133 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1560)   --->   "%select_ln82_1555 = select i1 %icmp_ln82_706, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 4133 'select' 'select_ln82_1555' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4134 [1/1] (0.12ns)   --->   "%or_ln82_812 = or i1 %icmp_ln82_706, i1 %icmp_ln82_705" [firmware/model_test.cpp:82]   --->   Operation 4134 'or' 'or_ln82_812' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4135 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1560)   --->   "%select_ln82_1556 = select i1 %or_ln82_812, i4 %select_ln82_1555, i4 %select_ln82_1552" [firmware/model_test.cpp:82]   --->   Operation 4135 'select' 'select_ln82_1556' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4136 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_846)   --->   "%or_ln82_813 = or i1 %icmp_ln82_707, i1 %icmp_ln82_706" [firmware/model_test.cpp:82]   --->   Operation 4136 'or' 'or_ln82_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4137 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1560)   --->   "%select_ln82_1559 = select i1 %icmp_ln82_708, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 4137 'select' 'select_ln82_1559' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4138 [1/1] (0.12ns)   --->   "%or_ln82_814 = or i1 %icmp_ln82_708, i1 %icmp_ln82_707" [firmware/model_test.cpp:82]   --->   Operation 4138 'or' 'or_ln82_814' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4139 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1560 = select i1 %or_ln82_814, i4 %select_ln82_1559, i4 %select_ln82_1556" [firmware/model_test.cpp:82]   --->   Operation 4139 'select' 'select_ln82_1560' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4140 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_846)   --->   "%or_ln82_815 = or i1 %icmp_ln82_709, i1 %icmp_ln82_708" [firmware/model_test.cpp:82]   --->   Operation 4140 'or' 'or_ln82_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4141 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_710)   --->   "%xor_ln82_710 = xor i1 %icmp_ln82_710, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4141 'xor' 'xor_ln82_710' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4142 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_710 = and i1 %and_ln82_618, i1 %xor_ln82_710" [firmware/model_test.cpp:82]   --->   Operation 4142 'and' 'and_ln82_710' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4143 [1/1] (0.27ns)   --->   "%check_bit_711 = select i1 %icmp_ln82_710, i2 2, i2 %check_bit_710" [firmware/model_test.cpp:82]   --->   Operation 4143 'select' 'check_bit_711' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4144 [1/1] (0.00ns)   --->   "%zext_ln82_711 = zext i1 %and_ln82_619" [firmware/model_test.cpp:82]   --->   Operation 4144 'zext' 'zext_ln82_711' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4145 [1/1] (0.43ns)   --->   "%icmp_ln82_711 = icmp_eq  i2 %zext_ln82_711, i2 %check_bit_711" [firmware/model_test.cpp:82]   --->   Operation 4145 'icmp' 'icmp_ln82_711' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4146 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_711)   --->   "%xor_ln82_711 = xor i1 %icmp_ln82_711, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4146 'xor' 'xor_ln82_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4147 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_711 = and i1 %and_ln82_619, i1 %xor_ln82_711" [firmware/model_test.cpp:82]   --->   Operation 4147 'and' 'and_ln82_711' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4148 [1/1] (0.27ns)   --->   "%check_bit_712 = select i1 %icmp_ln82_711, i2 2, i2 %check_bit_711" [firmware/model_test.cpp:82]   --->   Operation 4148 'select' 'check_bit_712' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4149 [1/1] (0.00ns)   --->   "%zext_ln82_712 = zext i1 %and_ln82_620" [firmware/model_test.cpp:82]   --->   Operation 4149 'zext' 'zext_ln82_712' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4150 [1/1] (0.43ns)   --->   "%icmp_ln82_712 = icmp_eq  i2 %zext_ln82_712, i2 %check_bit_712" [firmware/model_test.cpp:82]   --->   Operation 4150 'icmp' 'icmp_ln82_712' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4151 [1/1] (0.12ns)   --->   "%or_ln82_818 = or i1 %icmp_ln82_712, i1 %icmp_ln82_711" [firmware/model_test.cpp:82]   --->   Operation 4151 'or' 'or_ln82_818' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4152 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_712)   --->   "%xor_ln82_712 = xor i1 %icmp_ln82_712, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4152 'xor' 'xor_ln82_712' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4153 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_712 = and i1 %and_ln82_620, i1 %xor_ln82_712" [firmware/model_test.cpp:82]   --->   Operation 4153 'and' 'and_ln82_712' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4154 [1/1] (0.27ns)   --->   "%check_bit_713 = select i1 %icmp_ln82_712, i2 2, i2 %check_bit_712" [firmware/model_test.cpp:82]   --->   Operation 4154 'select' 'check_bit_713' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4155 [1/1] (0.00ns)   --->   "%zext_ln82_713 = zext i1 %and_ln82_621" [firmware/model_test.cpp:82]   --->   Operation 4155 'zext' 'zext_ln82_713' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4156 [1/1] (0.43ns)   --->   "%icmp_ln82_713 = icmp_eq  i2 %zext_ln82_713, i2 %check_bit_713" [firmware/model_test.cpp:82]   --->   Operation 4156 'icmp' 'icmp_ln82_713' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4157 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_713)   --->   "%xor_ln82_713 = xor i1 %icmp_ln82_713, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4157 'xor' 'xor_ln82_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4158 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_713 = and i1 %and_ln82_621, i1 %xor_ln82_713" [firmware/model_test.cpp:82]   --->   Operation 4158 'and' 'and_ln82_713' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4159 [1/1] (0.27ns)   --->   "%check_bit_714 = select i1 %icmp_ln82_713, i2 2, i2 %check_bit_713" [firmware/model_test.cpp:82]   --->   Operation 4159 'select' 'check_bit_714' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4160 [1/1] (0.00ns)   --->   "%zext_ln82_714 = zext i1 %and_ln82_622" [firmware/model_test.cpp:82]   --->   Operation 4160 'zext' 'zext_ln82_714' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4161 [1/1] (0.43ns)   --->   "%icmp_ln82_714 = icmp_eq  i2 %zext_ln82_714, i2 %check_bit_714" [firmware/model_test.cpp:82]   --->   Operation 4161 'icmp' 'icmp_ln82_714' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4162 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_714)   --->   "%xor_ln82_714 = xor i1 %icmp_ln82_714, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4162 'xor' 'xor_ln82_714' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4163 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_714 = and i1 %and_ln82_622, i1 %xor_ln82_714" [firmware/model_test.cpp:82]   --->   Operation 4163 'and' 'and_ln82_714' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4164 [1/1] (0.27ns)   --->   "%check_bit_715 = select i1 %icmp_ln82_714, i2 2, i2 %check_bit_714" [firmware/model_test.cpp:82]   --->   Operation 4164 'select' 'check_bit_715' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4165 [1/1] (0.00ns)   --->   "%zext_ln82_715 = zext i1 %and_ln82_623" [firmware/model_test.cpp:82]   --->   Operation 4165 'zext' 'zext_ln82_715' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4166 [1/1] (0.43ns)   --->   "%icmp_ln82_715 = icmp_eq  i2 %zext_ln82_715, i2 %check_bit_715" [firmware/model_test.cpp:82]   --->   Operation 4166 'icmp' 'icmp_ln82_715' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4167 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_715)   --->   "%xor_ln82_715 = xor i1 %icmp_ln82_715, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4167 'xor' 'xor_ln82_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4168 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_715 = and i1 %and_ln82_623, i1 %xor_ln82_715" [firmware/model_test.cpp:82]   --->   Operation 4168 'and' 'and_ln82_715' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4169 [1/1] (0.27ns)   --->   "%check_bit_716 = select i1 %icmp_ln82_715, i2 2, i2 %check_bit_715" [firmware/model_test.cpp:82]   --->   Operation 4169 'select' 'check_bit_716' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4170 [1/1] (0.00ns)   --->   "%zext_ln82_716 = zext i1 %and_ln82_624" [firmware/model_test.cpp:82]   --->   Operation 4170 'zext' 'zext_ln82_716' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4171 [1/1] (0.43ns)   --->   "%icmp_ln82_716 = icmp_eq  i2 %zext_ln82_716, i2 %check_bit_716" [firmware/model_test.cpp:82]   --->   Operation 4171 'icmp' 'icmp_ln82_716' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4172 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_846 = or i1 %or_ln82_815, i1 %or_ln82_813" [firmware/model_test.cpp:82]   --->   Operation 4172 'or' 'or_ln82_846' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4173 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_763)   --->   "%select_ln91_729 = select i1 %icmp_ln82_712, i12 %tmp_47, i12 %tmp_46" [firmware/model_test.cpp:91]   --->   Operation 4173 'select' 'select_ln91_729' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4174 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_730 = select i1 %icmp_ln82_710, i12 %tmp_45, i12 %tmp_44" [firmware/model_test.cpp:91]   --->   Operation 4174 'select' 'select_ln91_730' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4175 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_764)   --->   "%select_ln91_731 = select i1 %icmp_ln82_708, i12 %tmp_43, i12 %tmp_42" [firmware/model_test.cpp:91]   --->   Operation 4175 'select' 'select_ln91_731' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4176 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_732 = select i1 %icmp_ln82_706, i12 %tmp_41, i12 %tmp_40" [firmware/model_test.cpp:91]   --->   Operation 4176 'select' 'select_ln91_732' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4177 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_765)   --->   "%select_ln91_733 = select i1 %icmp_ln82_704, i12 %tmp_39, i12 %tmp_38" [firmware/model_test.cpp:91]   --->   Operation 4177 'select' 'select_ln91_733' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4178 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_734 = select i1 %icmp_ln82_702, i12 %tmp_37, i12 %tmp_36" [firmware/model_test.cpp:91]   --->   Operation 4178 'select' 'select_ln91_734' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4179 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_763 = select i1 %or_ln82_818, i12 %select_ln91_729, i12 %select_ln91_730" [firmware/model_test.cpp:91]   --->   Operation 4179 'select' 'select_ln91_763' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4180 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_764 = select i1 %or_ln82_814, i12 %select_ln91_731, i12 %select_ln91_732" [firmware/model_test.cpp:91]   --->   Operation 4180 'select' 'select_ln91_764' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4181 [1/1] (0.12ns)   --->   "%or_ln91_321 = or i1 %or_ln82_814, i1 %or_ln82_812" [firmware/model_test.cpp:91]   --->   Operation 4181 'or' 'or_ln91_321' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4182 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_765 = select i1 %or_ln82_810, i12 %select_ln91_733, i12 %select_ln91_734" [firmware/model_test.cpp:91]   --->   Operation 4182 'select' 'select_ln91_765' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4183 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_780 = select i1 %or_ln91_321, i12 %select_ln91_764, i12 %select_ln91_765" [firmware/model_test.cpp:91]   --->   Operation 4183 'select' 'select_ln91_780' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4184 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1758)   --->   "%select_ln82_1753 = select i1 %icmp_ln82_795, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 4184 'select' 'select_ln82_1753' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4185 [1/1] (0.12ns)   --->   "%or_ln82_918 = or i1 %icmp_ln82_795, i1 %icmp_ln82_794" [firmware/model_test.cpp:82]   --->   Operation 4185 'or' 'or_ln82_918' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4186 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1758)   --->   "%select_ln82_1754 = select i1 %or_ln82_918, i4 %select_ln82_1753, i4 %select_ln82_1750" [firmware/model_test.cpp:82]   --->   Operation 4186 'select' 'select_ln82_1754' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4187 [1/1] (0.12ns)   --->   "%or_ln82_919 = or i1 %icmp_ln82_796, i1 %icmp_ln82_795" [firmware/model_test.cpp:82]   --->   Operation 4187 'or' 'or_ln82_919' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4188 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1758)   --->   "%select_ln82_1757 = select i1 %icmp_ln82_797, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 4188 'select' 'select_ln82_1757' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4189 [1/1] (0.12ns)   --->   "%or_ln82_920 = or i1 %icmp_ln82_797, i1 %icmp_ln82_796" [firmware/model_test.cpp:82]   --->   Operation 4189 'or' 'or_ln82_920' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4190 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1758 = select i1 %or_ln82_920, i4 %select_ln82_1757, i4 %select_ln82_1754" [firmware/model_test.cpp:82]   --->   Operation 4190 'select' 'select_ln82_1758' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4191 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_954)   --->   "%or_ln82_921 = or i1 %icmp_ln82_798, i1 %icmp_ln82_797" [firmware/model_test.cpp:82]   --->   Operation 4191 'or' 'or_ln82_921' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4192 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1766)   --->   "%select_ln82_1761 = select i1 %icmp_ln82_799, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 4192 'select' 'select_ln82_1761' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4193 [1/1] (0.12ns)   --->   "%or_ln82_922 = or i1 %icmp_ln82_799, i1 %icmp_ln82_798" [firmware/model_test.cpp:82]   --->   Operation 4193 'or' 'or_ln82_922' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4194 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1766)   --->   "%select_ln82_1762 = select i1 %or_ln82_922, i4 %select_ln82_1761, i4 %select_ln82_1758" [firmware/model_test.cpp:82]   --->   Operation 4194 'select' 'select_ln82_1762' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4195 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_889)   --->   "%xor_ln82_799 = xor i1 %icmp_ln82_799, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4195 'xor' 'xor_ln82_799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4196 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_889)   --->   "%and_ln82_799 = and i1 %and_ln82_708, i1 %xor_ln82_799" [firmware/model_test.cpp:82]   --->   Operation 4196 'and' 'and_ln82_799' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4197 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_954)   --->   "%or_ln82_923 = or i1 %icmp_ln82_800, i1 %icmp_ln82_799" [firmware/model_test.cpp:82]   --->   Operation 4197 'or' 'or_ln82_923' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4198 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_890)   --->   "%xor_ln82_800 = xor i1 %icmp_ln82_800, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4198 'xor' 'xor_ln82_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4199 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_890)   --->   "%and_ln82_800 = and i1 %and_ln82_709, i1 %xor_ln82_800" [firmware/model_test.cpp:82]   --->   Operation 4199 'and' 'and_ln82_800' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4200 [1/1] (0.27ns)   --->   "%check_bit_801 = select i1 %icmp_ln82_800, i2 2, i2 %check_bit_800" [firmware/model_test.cpp:82]   --->   Operation 4200 'select' 'check_bit_801' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4201 [1/1] (0.00ns)   --->   "%zext_ln82_801 = zext i1 %and_ln82_710" [firmware/model_test.cpp:82]   --->   Operation 4201 'zext' 'zext_ln82_801' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4202 [1/1] (0.43ns)   --->   "%icmp_ln82_801 = icmp_eq  i2 %zext_ln82_801, i2 %check_bit_801" [firmware/model_test.cpp:82]   --->   Operation 4202 'icmp' 'icmp_ln82_801' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4203 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1766)   --->   "%select_ln82_1765 = select i1 %icmp_ln82_801, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 4203 'select' 'select_ln82_1765' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4204 [1/1] (0.12ns)   --->   "%or_ln82_924 = or i1 %icmp_ln82_801, i1 %icmp_ln82_800" [firmware/model_test.cpp:82]   --->   Operation 4204 'or' 'or_ln82_924' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4205 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1766 = select i1 %or_ln82_924, i4 %select_ln82_1765, i4 %select_ln82_1762" [firmware/model_test.cpp:82]   --->   Operation 4205 'select' 'select_ln82_1766' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4206 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_891)   --->   "%xor_ln82_801 = xor i1 %icmp_ln82_801, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4206 'xor' 'xor_ln82_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4207 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_891)   --->   "%and_ln82_801 = and i1 %and_ln82_710, i1 %xor_ln82_801" [firmware/model_test.cpp:82]   --->   Operation 4207 'and' 'and_ln82_801' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4208 [1/1] (0.27ns)   --->   "%check_bit_802 = select i1 %icmp_ln82_801, i2 2, i2 %check_bit_801" [firmware/model_test.cpp:82]   --->   Operation 4208 'select' 'check_bit_802' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4209 [1/1] (0.00ns)   --->   "%zext_ln82_802 = zext i1 %and_ln82_711" [firmware/model_test.cpp:82]   --->   Operation 4209 'zext' 'zext_ln82_802' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4210 [1/1] (0.43ns)   --->   "%icmp_ln82_802 = icmp_eq  i2 %zext_ln82_802, i2 %check_bit_802" [firmware/model_test.cpp:82]   --->   Operation 4210 'icmp' 'icmp_ln82_802' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4211 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_892)   --->   "%xor_ln82_802 = xor i1 %icmp_ln82_802, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4211 'xor' 'xor_ln82_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4212 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_892)   --->   "%and_ln82_802 = and i1 %and_ln82_711, i1 %xor_ln82_802" [firmware/model_test.cpp:82]   --->   Operation 4212 'and' 'and_ln82_802' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4213 [1/1] (0.27ns)   --->   "%check_bit_803 = select i1 %icmp_ln82_802, i2 2, i2 %check_bit_802" [firmware/model_test.cpp:82]   --->   Operation 4213 'select' 'check_bit_803' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4214 [1/1] (0.00ns)   --->   "%zext_ln82_803 = zext i1 %and_ln82_712" [firmware/model_test.cpp:82]   --->   Operation 4214 'zext' 'zext_ln82_803' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4215 [1/1] (0.43ns)   --->   "%icmp_ln82_803 = icmp_eq  i2 %zext_ln82_803, i2 %check_bit_803" [firmware/model_test.cpp:82]   --->   Operation 4215 'icmp' 'icmp_ln82_803' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4216 [1/1] (0.12ns)   --->   "%or_ln82_926 = or i1 %icmp_ln82_803, i1 %icmp_ln82_802" [firmware/model_test.cpp:82]   --->   Operation 4216 'or' 'or_ln82_926' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4217 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_893)   --->   "%xor_ln82_803 = xor i1 %icmp_ln82_803, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4217 'xor' 'xor_ln82_803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4218 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_893)   --->   "%and_ln82_803 = and i1 %and_ln82_712, i1 %xor_ln82_803" [firmware/model_test.cpp:82]   --->   Operation 4218 'and' 'and_ln82_803' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4219 [1/1] (0.27ns)   --->   "%check_bit_804 = select i1 %icmp_ln82_803, i2 2, i2 %check_bit_803" [firmware/model_test.cpp:82]   --->   Operation 4219 'select' 'check_bit_804' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4220 [1/1] (0.00ns)   --->   "%zext_ln82_804 = zext i1 %and_ln82_713" [firmware/model_test.cpp:82]   --->   Operation 4220 'zext' 'zext_ln82_804' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4221 [1/1] (0.43ns)   --->   "%icmp_ln82_804 = icmp_eq  i2 %zext_ln82_804, i2 %check_bit_804" [firmware/model_test.cpp:82]   --->   Operation 4221 'icmp' 'icmp_ln82_804' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4222 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_894)   --->   "%xor_ln82_804 = xor i1 %icmp_ln82_804, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4222 'xor' 'xor_ln82_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4223 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_894)   --->   "%and_ln82_804 = and i1 %and_ln82_713, i1 %xor_ln82_804" [firmware/model_test.cpp:82]   --->   Operation 4223 'and' 'and_ln82_804' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4224 [1/1] (0.27ns)   --->   "%check_bit_805 = select i1 %icmp_ln82_804, i2 2, i2 %check_bit_804" [firmware/model_test.cpp:82]   --->   Operation 4224 'select' 'check_bit_805' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4225 [1/1] (0.00ns)   --->   "%zext_ln82_805 = zext i1 %and_ln82_714" [firmware/model_test.cpp:82]   --->   Operation 4225 'zext' 'zext_ln82_805' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4226 [1/1] (0.43ns)   --->   "%icmp_ln82_805 = icmp_eq  i2 %zext_ln82_805, i2 %check_bit_805" [firmware/model_test.cpp:82]   --->   Operation 4226 'icmp' 'icmp_ln82_805' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4227 [1/1] (0.27ns)   --->   "%check_bit_806 = select i1 %icmp_ln82_805, i2 2, i2 %check_bit_805" [firmware/model_test.cpp:82]   --->   Operation 4227 'select' 'check_bit_806' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4228 [1/1] (0.00ns)   --->   "%zext_ln82_806 = zext i1 %and_ln82_715" [firmware/model_test.cpp:82]   --->   Operation 4228 'zext' 'zext_ln82_806' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4229 [1/1] (0.43ns)   --->   "%icmp_ln82_806 = icmp_eq  i2 %zext_ln82_806, i2 %check_bit_806" [firmware/model_test.cpp:82]   --->   Operation 4229 'icmp' 'icmp_ln82_806' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4230 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_954 = or i1 %or_ln82_923, i1 %or_ln82_921" [firmware/model_test.cpp:82]   --->   Operation 4230 'or' 'or_ln82_954' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4231 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_858)   --->   "%select_ln91_825 = select i1 %icmp_ln82_803, i12 %tmp_47, i12 %tmp_46" [firmware/model_test.cpp:91]   --->   Operation 4231 'select' 'select_ln91_825' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4232 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_826 = select i1 %icmp_ln82_801, i12 %tmp_45, i12 %tmp_44" [firmware/model_test.cpp:91]   --->   Operation 4232 'select' 'select_ln91_826' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4233 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_859)   --->   "%select_ln91_827 = select i1 %icmp_ln82_799, i12 %tmp_43, i12 %tmp_42" [firmware/model_test.cpp:91]   --->   Operation 4233 'select' 'select_ln91_827' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4234 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_828 = select i1 %icmp_ln82_797, i12 %tmp_41, i12 %tmp_40" [firmware/model_test.cpp:91]   --->   Operation 4234 'select' 'select_ln91_828' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4235 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_860)   --->   "%select_ln91_829 = select i1 %icmp_ln82_795, i12 %tmp_39, i12 %tmp_38" [firmware/model_test.cpp:91]   --->   Operation 4235 'select' 'select_ln91_829' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4236 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_830 = select i1 %icmp_ln82_793, i12 %tmp_37, i12 %tmp_36" [firmware/model_test.cpp:91]   --->   Operation 4236 'select' 'select_ln91_830' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4237 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_858 = select i1 %or_ln82_926, i12 %select_ln91_825, i12 %select_ln91_826" [firmware/model_test.cpp:91]   --->   Operation 4237 'select' 'select_ln91_858' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4238 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_859 = select i1 %or_ln82_922, i12 %select_ln91_827, i12 %select_ln91_828" [firmware/model_test.cpp:91]   --->   Operation 4238 'select' 'select_ln91_859' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4239 [1/1] (0.12ns)   --->   "%or_ln91_362 = or i1 %or_ln82_922, i1 %or_ln82_920" [firmware/model_test.cpp:91]   --->   Operation 4239 'or' 'or_ln91_362' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4240 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_860 = select i1 %or_ln82_918, i12 %select_ln91_829, i12 %select_ln91_830" [firmware/model_test.cpp:91]   --->   Operation 4240 'select' 'select_ln91_860' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4241 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_875 = select i1 %or_ln91_362, i12 %select_ln91_859, i12 %select_ln91_860" [firmware/model_test.cpp:91]   --->   Operation 4241 'select' 'select_ln91_875' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4242 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1958)   --->   "%select_ln82_1953 = select i1 %icmp_ln82_885, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 4242 'select' 'select_ln82_1953' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4243 [1/1] (0.12ns)   --->   "%or_ln82_1025 = or i1 %icmp_ln82_885, i1 %icmp_ln82_884" [firmware/model_test.cpp:82]   --->   Operation 4243 'or' 'or_ln82_1025' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4244 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1958)   --->   "%select_ln82_1954 = select i1 %or_ln82_1025, i4 %select_ln82_1953, i4 %select_ln82_1950" [firmware/model_test.cpp:82]   --->   Operation 4244 'select' 'select_ln82_1954' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4245 [1/1] (0.12ns)   --->   "%or_ln82_1026 = or i1 %icmp_ln82_886, i1 %icmp_ln82_885" [firmware/model_test.cpp:82]   --->   Operation 4245 'or' 'or_ln82_1026' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4246 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1958)   --->   "%select_ln82_1957 = select i1 %icmp_ln82_887, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 4246 'select' 'select_ln82_1957' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4247 [1/1] (0.12ns)   --->   "%or_ln82_1027 = or i1 %icmp_ln82_887, i1 %icmp_ln82_886" [firmware/model_test.cpp:82]   --->   Operation 4247 'or' 'or_ln82_1027' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4248 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1958 = select i1 %or_ln82_1027, i4 %select_ln82_1957, i4 %select_ln82_1954" [firmware/model_test.cpp:82]   --->   Operation 4248 'select' 'select_ln82_1958' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4249 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1061)   --->   "%or_ln82_1028 = or i1 %icmp_ln82_888, i1 %icmp_ln82_887" [firmware/model_test.cpp:82]   --->   Operation 4249 'or' 'or_ln82_1028' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4250 [1/1] (0.27ns)   --->   "%check_bit_889 = select i1 %icmp_ln82_888, i2 2, i2 %check_bit_888" [firmware/model_test.cpp:82]   --->   Operation 4250 'select' 'check_bit_889' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4251 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_889)   --->   "%zext_ln82_889 = zext i1 %and_ln82_799" [firmware/model_test.cpp:82]   --->   Operation 4251 'zext' 'zext_ln82_889' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4252 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_889 = icmp_eq  i2 %zext_ln82_889, i2 %check_bit_889" [firmware/model_test.cpp:82]   --->   Operation 4252 'icmp' 'icmp_ln82_889' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4253 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1966)   --->   "%select_ln82_1961 = select i1 %icmp_ln82_889, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 4253 'select' 'select_ln82_1961' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4254 [1/1] (0.12ns)   --->   "%or_ln82_1029 = or i1 %icmp_ln82_889, i1 %icmp_ln82_888" [firmware/model_test.cpp:82]   --->   Operation 4254 'or' 'or_ln82_1029' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4255 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1966)   --->   "%select_ln82_1962 = select i1 %or_ln82_1029, i4 %select_ln82_1961, i4 %select_ln82_1958" [firmware/model_test.cpp:82]   --->   Operation 4255 'select' 'select_ln82_1962' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4256 [1/1] (0.27ns)   --->   "%check_bit_890 = select i1 %icmp_ln82_889, i2 2, i2 %check_bit_889" [firmware/model_test.cpp:82]   --->   Operation 4256 'select' 'check_bit_890' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4257 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_890)   --->   "%zext_ln82_890 = zext i1 %and_ln82_800" [firmware/model_test.cpp:82]   --->   Operation 4257 'zext' 'zext_ln82_890' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4258 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_890 = icmp_eq  i2 %zext_ln82_890, i2 %check_bit_890" [firmware/model_test.cpp:82]   --->   Operation 4258 'icmp' 'icmp_ln82_890' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4259 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1061)   --->   "%or_ln82_1030 = or i1 %icmp_ln82_890, i1 %icmp_ln82_889" [firmware/model_test.cpp:82]   --->   Operation 4259 'or' 'or_ln82_1030' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4260 [1/1] (0.27ns)   --->   "%check_bit_891 = select i1 %icmp_ln82_890, i2 2, i2 %check_bit_890" [firmware/model_test.cpp:82]   --->   Operation 4260 'select' 'check_bit_891' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4261 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_891)   --->   "%zext_ln82_891 = zext i1 %and_ln82_801" [firmware/model_test.cpp:82]   --->   Operation 4261 'zext' 'zext_ln82_891' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4262 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_891 = icmp_eq  i2 %zext_ln82_891, i2 %check_bit_891" [firmware/model_test.cpp:82]   --->   Operation 4262 'icmp' 'icmp_ln82_891' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4263 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1966)   --->   "%select_ln82_1965 = select i1 %icmp_ln82_891, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 4263 'select' 'select_ln82_1965' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4264 [1/1] (0.12ns)   --->   "%or_ln82_1031 = or i1 %icmp_ln82_891, i1 %icmp_ln82_890" [firmware/model_test.cpp:82]   --->   Operation 4264 'or' 'or_ln82_1031' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4265 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1966 = select i1 %or_ln82_1031, i4 %select_ln82_1965, i4 %select_ln82_1962" [firmware/model_test.cpp:82]   --->   Operation 4265 'select' 'select_ln82_1966' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4266 [1/1] (0.27ns)   --->   "%check_bit_892 = select i1 %icmp_ln82_891, i2 2, i2 %check_bit_891" [firmware/model_test.cpp:82]   --->   Operation 4266 'select' 'check_bit_892' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4267 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_892)   --->   "%zext_ln82_892 = zext i1 %and_ln82_802" [firmware/model_test.cpp:82]   --->   Operation 4267 'zext' 'zext_ln82_892' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4268 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_892 = icmp_eq  i2 %zext_ln82_892, i2 %check_bit_892" [firmware/model_test.cpp:82]   --->   Operation 4268 'icmp' 'icmp_ln82_892' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4269 [1/1] (0.27ns)   --->   "%check_bit_893 = select i1 %icmp_ln82_892, i2 2, i2 %check_bit_892" [firmware/model_test.cpp:82]   --->   Operation 4269 'select' 'check_bit_893' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4270 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_893)   --->   "%zext_ln82_893 = zext i1 %and_ln82_803" [firmware/model_test.cpp:82]   --->   Operation 4270 'zext' 'zext_ln82_893' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4271 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_893 = icmp_eq  i2 %zext_ln82_893, i2 %check_bit_893" [firmware/model_test.cpp:82]   --->   Operation 4271 'icmp' 'icmp_ln82_893' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4272 [1/1] (0.12ns)   --->   "%or_ln82_1033 = or i1 %icmp_ln82_893, i1 %icmp_ln82_892" [firmware/model_test.cpp:82]   --->   Operation 4272 'or' 'or_ln82_1033' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4273 [1/1] (0.27ns)   --->   "%check_bit_894 = select i1 %icmp_ln82_893, i2 2, i2 %check_bit_893" [firmware/model_test.cpp:82]   --->   Operation 4273 'select' 'check_bit_894' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4274 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_894)   --->   "%zext_ln82_894 = zext i1 %and_ln82_804" [firmware/model_test.cpp:82]   --->   Operation 4274 'zext' 'zext_ln82_894' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 4275 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_894 = icmp_eq  i2 %zext_ln82_894, i2 %check_bit_894" [firmware/model_test.cpp:82]   --->   Operation 4275 'icmp' 'icmp_ln82_894' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4276 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1061 = or i1 %or_ln82_1030, i1 %or_ln82_1028" [firmware/model_test.cpp:82]   --->   Operation 4276 'or' 'or_ln82_1061' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4277 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_953)   --->   "%select_ln91_920 = select i1 %icmp_ln82_893, i12 %tmp_47, i12 %tmp_46" [firmware/model_test.cpp:91]   --->   Operation 4277 'select' 'select_ln91_920' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4278 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_921 = select i1 %icmp_ln82_891, i12 %tmp_45, i12 %tmp_44" [firmware/model_test.cpp:91]   --->   Operation 4278 'select' 'select_ln91_921' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4279 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_954)   --->   "%select_ln91_922 = select i1 %icmp_ln82_889, i12 %tmp_43, i12 %tmp_42" [firmware/model_test.cpp:91]   --->   Operation 4279 'select' 'select_ln91_922' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4280 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_923 = select i1 %icmp_ln82_887, i12 %tmp_41, i12 %tmp_40" [firmware/model_test.cpp:91]   --->   Operation 4280 'select' 'select_ln91_923' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4281 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_955)   --->   "%select_ln91_924 = select i1 %icmp_ln82_885, i12 %tmp_39, i12 %tmp_38" [firmware/model_test.cpp:91]   --->   Operation 4281 'select' 'select_ln91_924' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4282 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_925 = select i1 %icmp_ln82_883, i12 %tmp_37, i12 %tmp_36" [firmware/model_test.cpp:91]   --->   Operation 4282 'select' 'select_ln91_925' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4283 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_953 = select i1 %or_ln82_1033, i12 %select_ln91_920, i12 %select_ln91_921" [firmware/model_test.cpp:91]   --->   Operation 4283 'select' 'select_ln91_953' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4284 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_954 = select i1 %or_ln82_1029, i12 %select_ln91_922, i12 %select_ln91_923" [firmware/model_test.cpp:91]   --->   Operation 4284 'select' 'select_ln91_954' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4285 [1/1] (0.12ns)   --->   "%or_ln91_403 = or i1 %or_ln82_1029, i1 %or_ln82_1027" [firmware/model_test.cpp:91]   --->   Operation 4285 'or' 'or_ln91_403' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 4286 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_955 = select i1 %or_ln82_1025, i12 %select_ln91_924, i12 %select_ln91_925" [firmware/model_test.cpp:91]   --->   Operation 4286 'select' 'select_ln91_955' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 4287 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_970 = select i1 %or_ln91_403, i12 %select_ln91_954, i12 %select_ln91_955" [firmware/model_test.cpp:91]   --->   Operation 4287 'select' 'select_ln91_970' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.28>
ST_11 : Operation 4288 [1/1] (0.74ns)   --->   "%icmp_ln59_61 = icmp_ne  i12 %tmp_60, i12 0" [firmware/model_test.cpp:59]   --->   Operation 4288 'icmp' 'icmp_ln59_61' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4289 [1/1] (0.74ns)   --->   "%icmp_ln59_62 = icmp_ne  i12 %tmp_61, i12 0" [firmware/model_test.cpp:59]   --->   Operation 4289 'icmp' 'icmp_ln59_62' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4290 [1/1] (0.74ns)   --->   "%icmp_ln59_63 = icmp_ne  i12 %tmp_62, i12 0" [firmware/model_test.cpp:59]   --->   Operation 4290 'icmp' 'icmp_ln59_63' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4291 [1/1] (0.74ns)   --->   "%icmp_ln59_64 = icmp_ne  i12 %tmp_63, i12 0" [firmware/model_test.cpp:59]   --->   Operation 4291 'icmp' 'icmp_ln59_64' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4292 [1/1] (0.74ns)   --->   "%icmp_ln59_65 = icmp_ne  i12 %tmp_64, i12 0" [firmware/model_test.cpp:59]   --->   Operation 4292 'icmp' 'icmp_ln59_65' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4293 [1/1] (0.74ns)   --->   "%icmp_ln59_66 = icmp_ne  i12 %tmp_65, i12 0" [firmware/model_test.cpp:59]   --->   Operation 4293 'icmp' 'icmp_ln59_66' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4294 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_58)   --->   "%xor_ln82_58 = xor i1 %icmp_ln82_58, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4294 'xor' 'xor_ln82_58' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4295 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_58 = and i1 %icmp_ln59_59, i1 %xor_ln82_58" [firmware/model_test.cpp:82]   --->   Operation 4295 'and' 'and_ln82_58' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4296 [1/1] (0.27ns)   --->   "%check_bit_59 = select i1 %icmp_ln82_58, i2 2, i2 %check_bit_58" [firmware/model_test.cpp:82]   --->   Operation 4296 'select' 'check_bit_59' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4297 [1/1] (0.00ns)   --->   "%zext_ln82_59 = zext i1 %icmp_ln59_60" [firmware/model_test.cpp:82]   --->   Operation 4297 'zext' 'zext_ln82_59' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4298 [1/1] (0.43ns)   --->   "%icmp_ln82_59 = icmp_eq  i2 %zext_ln82_59, i2 %check_bit_59" [firmware/model_test.cpp:82]   --->   Operation 4298 'icmp' 'icmp_ln82_59' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4299 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_59)   --->   "%xor_ln82_59 = xor i1 %icmp_ln82_59, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4299 'xor' 'xor_ln82_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4300 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_59 = and i1 %icmp_ln59_60, i1 %xor_ln82_59" [firmware/model_test.cpp:82]   --->   Operation 4300 'and' 'and_ln82_59' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4301 [1/1] (0.27ns)   --->   "%check_bit_60 = select i1 %icmp_ln82_59, i2 2, i2 %check_bit_59" [firmware/model_test.cpp:82]   --->   Operation 4301 'select' 'check_bit_60' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4302 [1/1] (0.00ns)   --->   "%zext_ln82_60 = zext i1 %icmp_ln59_61" [firmware/model_test.cpp:82]   --->   Operation 4302 'zext' 'zext_ln82_60' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4303 [1/1] (0.43ns)   --->   "%icmp_ln82_60 = icmp_eq  i2 %zext_ln82_60, i2 %check_bit_60" [firmware/model_test.cpp:82]   --->   Operation 4303 'icmp' 'icmp_ln82_60' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4304 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_60)   --->   "%xor_ln82_60 = xor i1 %icmp_ln82_60, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4304 'xor' 'xor_ln82_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4305 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_60 = and i1 %icmp_ln59_61, i1 %xor_ln82_60" [firmware/model_test.cpp:82]   --->   Operation 4305 'and' 'and_ln82_60' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4306 [1/1] (0.27ns)   --->   "%check_bit_61 = select i1 %icmp_ln82_60, i2 2, i2 %check_bit_60" [firmware/model_test.cpp:82]   --->   Operation 4306 'select' 'check_bit_61' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4307 [1/1] (0.00ns)   --->   "%zext_ln82_61 = zext i1 %icmp_ln59_62" [firmware/model_test.cpp:82]   --->   Operation 4307 'zext' 'zext_ln82_61' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4308 [1/1] (0.43ns)   --->   "%icmp_ln82_61 = icmp_eq  i2 %zext_ln82_61, i2 %check_bit_61" [firmware/model_test.cpp:82]   --->   Operation 4308 'icmp' 'icmp_ln82_61' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4309 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_61)   --->   "%xor_ln82_61 = xor i1 %icmp_ln82_61, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4309 'xor' 'xor_ln82_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4310 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_61 = and i1 %icmp_ln59_62, i1 %xor_ln82_61" [firmware/model_test.cpp:82]   --->   Operation 4310 'and' 'and_ln82_61' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4311 [1/1] (0.27ns)   --->   "%check_bit_62 = select i1 %icmp_ln82_61, i2 2, i2 %check_bit_61" [firmware/model_test.cpp:82]   --->   Operation 4311 'select' 'check_bit_62' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4312 [1/1] (0.00ns)   --->   "%zext_ln82_62 = zext i1 %icmp_ln59_63" [firmware/model_test.cpp:82]   --->   Operation 4312 'zext' 'zext_ln82_62' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4313 [1/1] (0.43ns)   --->   "%icmp_ln82_62 = icmp_eq  i2 %zext_ln82_62, i2 %check_bit_62" [firmware/model_test.cpp:82]   --->   Operation 4313 'icmp' 'icmp_ln82_62' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4314 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_62)   --->   "%xor_ln82_62 = xor i1 %icmp_ln82_62, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4314 'xor' 'xor_ln82_62' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4315 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_62 = and i1 %icmp_ln59_63, i1 %xor_ln82_62" [firmware/model_test.cpp:82]   --->   Operation 4315 'and' 'and_ln82_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4316 [1/1] (0.27ns)   --->   "%check_bit_63 = select i1 %icmp_ln82_62, i2 2, i2 %check_bit_62" [firmware/model_test.cpp:82]   --->   Operation 4316 'select' 'check_bit_63' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4317 [1/1] (0.00ns)   --->   "%zext_ln82_63 = zext i1 %icmp_ln59_64" [firmware/model_test.cpp:82]   --->   Operation 4317 'zext' 'zext_ln82_63' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4318 [1/1] (0.43ns)   --->   "%icmp_ln82_63 = icmp_eq  i2 %zext_ln82_63, i2 %check_bit_63" [firmware/model_test.cpp:82]   --->   Operation 4318 'icmp' 'icmp_ln82_63' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4319 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_63)   --->   "%xor_ln82_63 = xor i1 %icmp_ln82_63, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4319 'xor' 'xor_ln82_63' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4320 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_63 = and i1 %icmp_ln59_64, i1 %xor_ln82_63" [firmware/model_test.cpp:82]   --->   Operation 4320 'and' 'and_ln82_63' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4321 [1/1] (0.27ns)   --->   "%check_bit_64 = select i1 %icmp_ln82_63, i2 2, i2 %check_bit_63" [firmware/model_test.cpp:82]   --->   Operation 4321 'select' 'check_bit_64' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4322 [1/1] (0.00ns)   --->   "%zext_ln82_64 = zext i1 %icmp_ln59_65" [firmware/model_test.cpp:82]   --->   Operation 4322 'zext' 'zext_ln82_64' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4323 [1/1] (0.43ns)   --->   "%icmp_ln82_64 = icmp_eq  i2 %zext_ln82_64, i2 %check_bit_64" [firmware/model_test.cpp:82]   --->   Operation 4323 'icmp' 'icmp_ln82_64' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4324 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_155)   --->   "%xor_ln82_155 = xor i1 %icmp_ln82_155, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4324 'xor' 'xor_ln82_155' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4325 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_155 = and i1 %and_ln82_57, i1 %xor_ln82_155" [firmware/model_test.cpp:82]   --->   Operation 4325 'and' 'and_ln82_155' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4326 [1/1] (0.27ns)   --->   "%check_bit_156 = select i1 %icmp_ln82_155, i2 2, i2 %check_bit_155" [firmware/model_test.cpp:82]   --->   Operation 4326 'select' 'check_bit_156' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4327 [1/1] (0.00ns)   --->   "%zext_ln82_156 = zext i1 %and_ln82_58" [firmware/model_test.cpp:82]   --->   Operation 4327 'zext' 'zext_ln82_156' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4328 [1/1] (0.43ns)   --->   "%icmp_ln82_156 = icmp_eq  i2 %zext_ln82_156, i2 %check_bit_156" [firmware/model_test.cpp:82]   --->   Operation 4328 'icmp' 'icmp_ln82_156' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4329 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_156)   --->   "%xor_ln82_156 = xor i1 %icmp_ln82_156, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4329 'xor' 'xor_ln82_156' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4330 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_156 = and i1 %and_ln82_58, i1 %xor_ln82_156" [firmware/model_test.cpp:82]   --->   Operation 4330 'and' 'and_ln82_156' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4331 [1/1] (0.27ns)   --->   "%check_bit_157 = select i1 %icmp_ln82_156, i2 2, i2 %check_bit_156" [firmware/model_test.cpp:82]   --->   Operation 4331 'select' 'check_bit_157' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4332 [1/1] (0.00ns)   --->   "%zext_ln82_157 = zext i1 %and_ln82_59" [firmware/model_test.cpp:82]   --->   Operation 4332 'zext' 'zext_ln82_157' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4333 [1/1] (0.43ns)   --->   "%icmp_ln82_157 = icmp_eq  i2 %zext_ln82_157, i2 %check_bit_157" [firmware/model_test.cpp:82]   --->   Operation 4333 'icmp' 'icmp_ln82_157' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4334 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_157)   --->   "%xor_ln82_157 = xor i1 %icmp_ln82_157, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4334 'xor' 'xor_ln82_157' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4335 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_157 = and i1 %and_ln82_59, i1 %xor_ln82_157" [firmware/model_test.cpp:82]   --->   Operation 4335 'and' 'and_ln82_157' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4336 [1/1] (0.27ns)   --->   "%check_bit_158 = select i1 %icmp_ln82_157, i2 2, i2 %check_bit_157" [firmware/model_test.cpp:82]   --->   Operation 4336 'select' 'check_bit_158' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4337 [1/1] (0.00ns)   --->   "%zext_ln82_158 = zext i1 %and_ln82_60" [firmware/model_test.cpp:82]   --->   Operation 4337 'zext' 'zext_ln82_158' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4338 [1/1] (0.43ns)   --->   "%icmp_ln82_158 = icmp_eq  i2 %zext_ln82_158, i2 %check_bit_158" [firmware/model_test.cpp:82]   --->   Operation 4338 'icmp' 'icmp_ln82_158' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4339 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_158)   --->   "%xor_ln82_158 = xor i1 %icmp_ln82_158, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4339 'xor' 'xor_ln82_158' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4340 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_158 = and i1 %and_ln82_60, i1 %xor_ln82_158" [firmware/model_test.cpp:82]   --->   Operation 4340 'and' 'and_ln82_158' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4341 [1/1] (0.27ns)   --->   "%check_bit_159 = select i1 %icmp_ln82_158, i2 2, i2 %check_bit_158" [firmware/model_test.cpp:82]   --->   Operation 4341 'select' 'check_bit_159' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4342 [1/1] (0.00ns)   --->   "%zext_ln82_159 = zext i1 %and_ln82_61" [firmware/model_test.cpp:82]   --->   Operation 4342 'zext' 'zext_ln82_159' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4343 [1/1] (0.43ns)   --->   "%icmp_ln82_159 = icmp_eq  i2 %zext_ln82_159, i2 %check_bit_159" [firmware/model_test.cpp:82]   --->   Operation 4343 'icmp' 'icmp_ln82_159' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4344 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_159)   --->   "%xor_ln82_159 = xor i1 %icmp_ln82_159, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4344 'xor' 'xor_ln82_159' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4345 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_159 = and i1 %and_ln82_61, i1 %xor_ln82_159" [firmware/model_test.cpp:82]   --->   Operation 4345 'and' 'and_ln82_159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4346 [1/1] (0.27ns)   --->   "%check_bit_160 = select i1 %icmp_ln82_159, i2 2, i2 %check_bit_159" [firmware/model_test.cpp:82]   --->   Operation 4346 'select' 'check_bit_160' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4347 [1/1] (0.00ns)   --->   "%zext_ln82_160 = zext i1 %and_ln82_62" [firmware/model_test.cpp:82]   --->   Operation 4347 'zext' 'zext_ln82_160' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4348 [1/1] (0.43ns)   --->   "%icmp_ln82_160 = icmp_eq  i2 %zext_ln82_160, i2 %check_bit_160" [firmware/model_test.cpp:82]   --->   Operation 4348 'icmp' 'icmp_ln82_160' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4349 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_160)   --->   "%xor_ln82_160 = xor i1 %icmp_ln82_160, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4349 'xor' 'xor_ln82_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4350 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_160 = and i1 %and_ln82_62, i1 %xor_ln82_160" [firmware/model_test.cpp:82]   --->   Operation 4350 'and' 'and_ln82_160' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4351 [1/1] (0.27ns)   --->   "%check_bit_161 = select i1 %icmp_ln82_160, i2 2, i2 %check_bit_160" [firmware/model_test.cpp:82]   --->   Operation 4351 'select' 'check_bit_161' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4352 [1/1] (0.00ns)   --->   "%zext_ln82_161 = zext i1 %and_ln82_63" [firmware/model_test.cpp:82]   --->   Operation 4352 'zext' 'zext_ln82_161' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4353 [1/1] (0.43ns)   --->   "%icmp_ln82_161 = icmp_eq  i2 %zext_ln82_161, i2 %check_bit_161" [firmware/model_test.cpp:82]   --->   Operation 4353 'icmp' 'icmp_ln82_161' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4354 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_251)   --->   "%xor_ln82_251 = xor i1 %icmp_ln82_251, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4354 'xor' 'xor_ln82_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4355 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_251 = and i1 %and_ln82_154, i1 %xor_ln82_251" [firmware/model_test.cpp:82]   --->   Operation 4355 'and' 'and_ln82_251' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4356 [1/1] (0.27ns)   --->   "%check_bit_252 = select i1 %icmp_ln82_251, i2 2, i2 %check_bit_251" [firmware/model_test.cpp:82]   --->   Operation 4356 'select' 'check_bit_252' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4357 [1/1] (0.00ns)   --->   "%zext_ln82_252 = zext i1 %and_ln82_155" [firmware/model_test.cpp:82]   --->   Operation 4357 'zext' 'zext_ln82_252' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4358 [1/1] (0.43ns)   --->   "%icmp_ln82_252 = icmp_eq  i2 %zext_ln82_252, i2 %check_bit_252" [firmware/model_test.cpp:82]   --->   Operation 4358 'icmp' 'icmp_ln82_252' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4359 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_252)   --->   "%xor_ln82_252 = xor i1 %icmp_ln82_252, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4359 'xor' 'xor_ln82_252' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4360 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_252 = and i1 %and_ln82_155, i1 %xor_ln82_252" [firmware/model_test.cpp:82]   --->   Operation 4360 'and' 'and_ln82_252' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4361 [1/1] (0.27ns)   --->   "%check_bit_253 = select i1 %icmp_ln82_252, i2 2, i2 %check_bit_252" [firmware/model_test.cpp:82]   --->   Operation 4361 'select' 'check_bit_253' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4362 [1/1] (0.00ns)   --->   "%zext_ln82_253 = zext i1 %and_ln82_156" [firmware/model_test.cpp:82]   --->   Operation 4362 'zext' 'zext_ln82_253' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4363 [1/1] (0.43ns)   --->   "%icmp_ln82_253 = icmp_eq  i2 %zext_ln82_253, i2 %check_bit_253" [firmware/model_test.cpp:82]   --->   Operation 4363 'icmp' 'icmp_ln82_253' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4364 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_253)   --->   "%xor_ln82_253 = xor i1 %icmp_ln82_253, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4364 'xor' 'xor_ln82_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4365 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_253 = and i1 %and_ln82_156, i1 %xor_ln82_253" [firmware/model_test.cpp:82]   --->   Operation 4365 'and' 'and_ln82_253' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4366 [1/1] (0.27ns)   --->   "%check_bit_254 = select i1 %icmp_ln82_253, i2 2, i2 %check_bit_253" [firmware/model_test.cpp:82]   --->   Operation 4366 'select' 'check_bit_254' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4367 [1/1] (0.00ns)   --->   "%zext_ln82_254 = zext i1 %and_ln82_157" [firmware/model_test.cpp:82]   --->   Operation 4367 'zext' 'zext_ln82_254' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4368 [1/1] (0.43ns)   --->   "%icmp_ln82_254 = icmp_eq  i2 %zext_ln82_254, i2 %check_bit_254" [firmware/model_test.cpp:82]   --->   Operation 4368 'icmp' 'icmp_ln82_254' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4369 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_254)   --->   "%xor_ln82_254 = xor i1 %icmp_ln82_254, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4369 'xor' 'xor_ln82_254' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4370 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_254 = and i1 %and_ln82_157, i1 %xor_ln82_254" [firmware/model_test.cpp:82]   --->   Operation 4370 'and' 'and_ln82_254' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4371 [1/1] (0.27ns)   --->   "%check_bit_255 = select i1 %icmp_ln82_254, i2 2, i2 %check_bit_254" [firmware/model_test.cpp:82]   --->   Operation 4371 'select' 'check_bit_255' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4372 [1/1] (0.00ns)   --->   "%zext_ln82_255 = zext i1 %and_ln82_158" [firmware/model_test.cpp:82]   --->   Operation 4372 'zext' 'zext_ln82_255' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4373 [1/1] (0.43ns)   --->   "%icmp_ln82_255 = icmp_eq  i2 %zext_ln82_255, i2 %check_bit_255" [firmware/model_test.cpp:82]   --->   Operation 4373 'icmp' 'icmp_ln82_255' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4374 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_255)   --->   "%xor_ln82_255 = xor i1 %icmp_ln82_255, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4374 'xor' 'xor_ln82_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4375 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_255 = and i1 %and_ln82_158, i1 %xor_ln82_255" [firmware/model_test.cpp:82]   --->   Operation 4375 'and' 'and_ln82_255' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4376 [1/1] (0.27ns)   --->   "%check_bit_256 = select i1 %icmp_ln82_255, i2 2, i2 %check_bit_255" [firmware/model_test.cpp:82]   --->   Operation 4376 'select' 'check_bit_256' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4377 [1/1] (0.00ns)   --->   "%zext_ln82_256 = zext i1 %and_ln82_159" [firmware/model_test.cpp:82]   --->   Operation 4377 'zext' 'zext_ln82_256' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4378 [1/1] (0.43ns)   --->   "%icmp_ln82_256 = icmp_eq  i2 %zext_ln82_256, i2 %check_bit_256" [firmware/model_test.cpp:82]   --->   Operation 4378 'icmp' 'icmp_ln82_256' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4379 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_256)   --->   "%xor_ln82_256 = xor i1 %icmp_ln82_256, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4379 'xor' 'xor_ln82_256' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4380 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_256 = and i1 %and_ln82_159, i1 %xor_ln82_256" [firmware/model_test.cpp:82]   --->   Operation 4380 'and' 'and_ln82_256' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4381 [1/1] (0.27ns)   --->   "%check_bit_257 = select i1 %icmp_ln82_256, i2 2, i2 %check_bit_256" [firmware/model_test.cpp:82]   --->   Operation 4381 'select' 'check_bit_257' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4382 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_346)   --->   "%xor_ln82_346 = xor i1 %icmp_ln82_346, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4382 'xor' 'xor_ln82_346' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4383 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_346 = and i1 %and_ln82_250, i1 %xor_ln82_346" [firmware/model_test.cpp:82]   --->   Operation 4383 'and' 'and_ln82_346' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4384 [1/1] (0.27ns)   --->   "%check_bit_347 = select i1 %icmp_ln82_346, i2 2, i2 %check_bit_346" [firmware/model_test.cpp:82]   --->   Operation 4384 'select' 'check_bit_347' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4385 [1/1] (0.00ns)   --->   "%zext_ln82_347 = zext i1 %and_ln82_251" [firmware/model_test.cpp:82]   --->   Operation 4385 'zext' 'zext_ln82_347' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4386 [1/1] (0.43ns)   --->   "%icmp_ln82_347 = icmp_eq  i2 %zext_ln82_347, i2 %check_bit_347" [firmware/model_test.cpp:82]   --->   Operation 4386 'icmp' 'icmp_ln82_347' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4387 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_347)   --->   "%xor_ln82_347 = xor i1 %icmp_ln82_347, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4387 'xor' 'xor_ln82_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4388 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_347 = and i1 %and_ln82_251, i1 %xor_ln82_347" [firmware/model_test.cpp:82]   --->   Operation 4388 'and' 'and_ln82_347' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4389 [1/1] (0.27ns)   --->   "%check_bit_348 = select i1 %icmp_ln82_347, i2 2, i2 %check_bit_347" [firmware/model_test.cpp:82]   --->   Operation 4389 'select' 'check_bit_348' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4390 [1/1] (0.00ns)   --->   "%zext_ln82_348 = zext i1 %and_ln82_252" [firmware/model_test.cpp:82]   --->   Operation 4390 'zext' 'zext_ln82_348' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4391 [1/1] (0.43ns)   --->   "%icmp_ln82_348 = icmp_eq  i2 %zext_ln82_348, i2 %check_bit_348" [firmware/model_test.cpp:82]   --->   Operation 4391 'icmp' 'icmp_ln82_348' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4392 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_348)   --->   "%xor_ln82_348 = xor i1 %icmp_ln82_348, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4392 'xor' 'xor_ln82_348' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4393 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_348 = and i1 %and_ln82_252, i1 %xor_ln82_348" [firmware/model_test.cpp:82]   --->   Operation 4393 'and' 'and_ln82_348' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4394 [1/1] (0.27ns)   --->   "%check_bit_349 = select i1 %icmp_ln82_348, i2 2, i2 %check_bit_348" [firmware/model_test.cpp:82]   --->   Operation 4394 'select' 'check_bit_349' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4395 [1/1] (0.00ns)   --->   "%zext_ln82_349 = zext i1 %and_ln82_253" [firmware/model_test.cpp:82]   --->   Operation 4395 'zext' 'zext_ln82_349' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4396 [1/1] (0.43ns)   --->   "%icmp_ln82_349 = icmp_eq  i2 %zext_ln82_349, i2 %check_bit_349" [firmware/model_test.cpp:82]   --->   Operation 4396 'icmp' 'icmp_ln82_349' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4397 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_349)   --->   "%xor_ln82_349 = xor i1 %icmp_ln82_349, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4397 'xor' 'xor_ln82_349' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4398 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_349 = and i1 %and_ln82_253, i1 %xor_ln82_349" [firmware/model_test.cpp:82]   --->   Operation 4398 'and' 'and_ln82_349' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4399 [1/1] (0.27ns)   --->   "%check_bit_350 = select i1 %icmp_ln82_349, i2 2, i2 %check_bit_349" [firmware/model_test.cpp:82]   --->   Operation 4399 'select' 'check_bit_350' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4400 [1/1] (0.00ns)   --->   "%zext_ln82_350 = zext i1 %and_ln82_254" [firmware/model_test.cpp:82]   --->   Operation 4400 'zext' 'zext_ln82_350' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4401 [1/1] (0.43ns)   --->   "%icmp_ln82_350 = icmp_eq  i2 %zext_ln82_350, i2 %check_bit_350" [firmware/model_test.cpp:82]   --->   Operation 4401 'icmp' 'icmp_ln82_350' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4402 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_350)   --->   "%xor_ln82_350 = xor i1 %icmp_ln82_350, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4402 'xor' 'xor_ln82_350' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4403 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_350 = and i1 %and_ln82_254, i1 %xor_ln82_350" [firmware/model_test.cpp:82]   --->   Operation 4403 'and' 'and_ln82_350' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4404 [1/1] (0.27ns)   --->   "%check_bit_351 = select i1 %icmp_ln82_350, i2 2, i2 %check_bit_350" [firmware/model_test.cpp:82]   --->   Operation 4404 'select' 'check_bit_351' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4405 [1/1] (0.00ns)   --->   "%zext_ln82_351 = zext i1 %and_ln82_255" [firmware/model_test.cpp:82]   --->   Operation 4405 'zext' 'zext_ln82_351' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4406 [1/1] (0.43ns)   --->   "%icmp_ln82_351 = icmp_eq  i2 %zext_ln82_351, i2 %check_bit_351" [firmware/model_test.cpp:82]   --->   Operation 4406 'icmp' 'icmp_ln82_351' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4407 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_351)   --->   "%xor_ln82_351 = xor i1 %icmp_ln82_351, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4407 'xor' 'xor_ln82_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4408 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_351 = and i1 %and_ln82_255, i1 %xor_ln82_351" [firmware/model_test.cpp:82]   --->   Operation 4408 'and' 'and_ln82_351' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4409 [1/1] (0.27ns)   --->   "%check_bit_352 = select i1 %icmp_ln82_351, i2 2, i2 %check_bit_351" [firmware/model_test.cpp:82]   --->   Operation 4409 'select' 'check_bit_352' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4410 [1/1] (0.00ns)   --->   "%zext_ln82_352 = zext i1 %and_ln82_256" [firmware/model_test.cpp:82]   --->   Operation 4410 'zext' 'zext_ln82_352' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4411 [1/1] (0.43ns)   --->   "%icmp_ln82_352 = icmp_eq  i2 %zext_ln82_352, i2 %check_bit_352" [firmware/model_test.cpp:82]   --->   Operation 4411 'icmp' 'icmp_ln82_352' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4412 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_440)   --->   "%xor_ln82_440 = xor i1 %icmp_ln82_440, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4412 'xor' 'xor_ln82_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4413 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_440 = and i1 %and_ln82_345, i1 %xor_ln82_440" [firmware/model_test.cpp:82]   --->   Operation 4413 'and' 'and_ln82_440' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4414 [1/1] (0.27ns)   --->   "%check_bit_441 = select i1 %icmp_ln82_440, i2 2, i2 %check_bit_440" [firmware/model_test.cpp:82]   --->   Operation 4414 'select' 'check_bit_441' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4415 [1/1] (0.00ns)   --->   "%zext_ln82_441 = zext i1 %and_ln82_346" [firmware/model_test.cpp:82]   --->   Operation 4415 'zext' 'zext_ln82_441' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4416 [1/1] (0.43ns)   --->   "%icmp_ln82_441 = icmp_eq  i2 %zext_ln82_441, i2 %check_bit_441" [firmware/model_test.cpp:82]   --->   Operation 4416 'icmp' 'icmp_ln82_441' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4417 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_441)   --->   "%xor_ln82_441 = xor i1 %icmp_ln82_441, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4417 'xor' 'xor_ln82_441' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4418 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_441 = and i1 %and_ln82_346, i1 %xor_ln82_441" [firmware/model_test.cpp:82]   --->   Operation 4418 'and' 'and_ln82_441' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4419 [1/1] (0.27ns)   --->   "%check_bit_442 = select i1 %icmp_ln82_441, i2 2, i2 %check_bit_441" [firmware/model_test.cpp:82]   --->   Operation 4419 'select' 'check_bit_442' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4420 [1/1] (0.00ns)   --->   "%zext_ln82_442 = zext i1 %and_ln82_347" [firmware/model_test.cpp:82]   --->   Operation 4420 'zext' 'zext_ln82_442' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4421 [1/1] (0.43ns)   --->   "%icmp_ln82_442 = icmp_eq  i2 %zext_ln82_442, i2 %check_bit_442" [firmware/model_test.cpp:82]   --->   Operation 4421 'icmp' 'icmp_ln82_442' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4422 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_442)   --->   "%xor_ln82_442 = xor i1 %icmp_ln82_442, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4422 'xor' 'xor_ln82_442' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4423 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_442 = and i1 %and_ln82_347, i1 %xor_ln82_442" [firmware/model_test.cpp:82]   --->   Operation 4423 'and' 'and_ln82_442' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4424 [1/1] (0.27ns)   --->   "%check_bit_443 = select i1 %icmp_ln82_442, i2 2, i2 %check_bit_442" [firmware/model_test.cpp:82]   --->   Operation 4424 'select' 'check_bit_443' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4425 [1/1] (0.00ns)   --->   "%zext_ln82_443 = zext i1 %and_ln82_348" [firmware/model_test.cpp:82]   --->   Operation 4425 'zext' 'zext_ln82_443' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4426 [1/1] (0.43ns)   --->   "%icmp_ln82_443 = icmp_eq  i2 %zext_ln82_443, i2 %check_bit_443" [firmware/model_test.cpp:82]   --->   Operation 4426 'icmp' 'icmp_ln82_443' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4427 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_443)   --->   "%xor_ln82_443 = xor i1 %icmp_ln82_443, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4427 'xor' 'xor_ln82_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4428 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_443 = and i1 %and_ln82_348, i1 %xor_ln82_443" [firmware/model_test.cpp:82]   --->   Operation 4428 'and' 'and_ln82_443' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4429 [1/1] (0.27ns)   --->   "%check_bit_444 = select i1 %icmp_ln82_443, i2 2, i2 %check_bit_443" [firmware/model_test.cpp:82]   --->   Operation 4429 'select' 'check_bit_444' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4430 [1/1] (0.00ns)   --->   "%zext_ln82_444 = zext i1 %and_ln82_349" [firmware/model_test.cpp:82]   --->   Operation 4430 'zext' 'zext_ln82_444' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4431 [1/1] (0.43ns)   --->   "%icmp_ln82_444 = icmp_eq  i2 %zext_ln82_444, i2 %check_bit_444" [firmware/model_test.cpp:82]   --->   Operation 4431 'icmp' 'icmp_ln82_444' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4432 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_444)   --->   "%xor_ln82_444 = xor i1 %icmp_ln82_444, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4432 'xor' 'xor_ln82_444' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4433 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_444 = and i1 %and_ln82_349, i1 %xor_ln82_444" [firmware/model_test.cpp:82]   --->   Operation 4433 'and' 'and_ln82_444' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4434 [1/1] (0.27ns)   --->   "%check_bit_445 = select i1 %icmp_ln82_444, i2 2, i2 %check_bit_444" [firmware/model_test.cpp:82]   --->   Operation 4434 'select' 'check_bit_445' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4435 [1/1] (0.00ns)   --->   "%zext_ln82_445 = zext i1 %and_ln82_350" [firmware/model_test.cpp:82]   --->   Operation 4435 'zext' 'zext_ln82_445' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4436 [1/1] (0.43ns)   --->   "%icmp_ln82_445 = icmp_eq  i2 %zext_ln82_445, i2 %check_bit_445" [firmware/model_test.cpp:82]   --->   Operation 4436 'icmp' 'icmp_ln82_445' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4437 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_445)   --->   "%xor_ln82_445 = xor i1 %icmp_ln82_445, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4437 'xor' 'xor_ln82_445' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4438 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_445 = and i1 %and_ln82_350, i1 %xor_ln82_445" [firmware/model_test.cpp:82]   --->   Operation 4438 'and' 'and_ln82_445' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4439 [1/1] (0.27ns)   --->   "%check_bit_446 = select i1 %icmp_ln82_445, i2 2, i2 %check_bit_445" [firmware/model_test.cpp:82]   --->   Operation 4439 'select' 'check_bit_446' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4440 [1/1] (0.00ns)   --->   "%zext_ln82_446 = zext i1 %and_ln82_351" [firmware/model_test.cpp:82]   --->   Operation 4440 'zext' 'zext_ln82_446' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4441 [1/1] (0.43ns)   --->   "%icmp_ln82_446 = icmp_eq  i2 %zext_ln82_446, i2 %check_bit_446" [firmware/model_test.cpp:82]   --->   Operation 4441 'icmp' 'icmp_ln82_446' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4442 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1170)   --->   "%select_ln82_1165 = select i1 %icmp_ln82_531, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 4442 'select' 'select_ln82_1165' <Predicate = (or_ln82_605)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4443 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1170)   --->   "%select_ln82_1166 = select i1 %or_ln82_605, i4 %select_ln82_1165, i4 %select_ln82_1162" [firmware/model_test.cpp:82]   --->   Operation 4443 'select' 'select_ln82_1166' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4444 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1170)   --->   "%select_ln82_1169 = select i1 %icmp_ln82_533, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 4444 'select' 'select_ln82_1169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4445 [1/1] (0.12ns)   --->   "%or_ln82_607 = or i1 %icmp_ln82_533, i1 %icmp_ln82_532" [firmware/model_test.cpp:82]   --->   Operation 4445 'or' 'or_ln82_607' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4446 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1170 = select i1 %or_ln82_607, i4 %select_ln82_1169, i4 %select_ln82_1166" [firmware/model_test.cpp:82]   --->   Operation 4446 'select' 'select_ln82_1170' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4447 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_533)   --->   "%xor_ln82_533 = xor i1 %icmp_ln82_533, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4447 'xor' 'xor_ln82_533' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4448 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_533 = and i1 %and_ln82_439, i1 %xor_ln82_533" [firmware/model_test.cpp:82]   --->   Operation 4448 'and' 'and_ln82_533' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4449 [1/1] (0.27ns)   --->   "%check_bit_534 = select i1 %icmp_ln82_533, i2 2, i2 %check_bit_533" [firmware/model_test.cpp:82]   --->   Operation 4449 'select' 'check_bit_534' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4450 [1/1] (0.00ns)   --->   "%zext_ln82_534 = zext i1 %and_ln82_440" [firmware/model_test.cpp:82]   --->   Operation 4450 'zext' 'zext_ln82_534' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4451 [1/1] (0.43ns)   --->   "%icmp_ln82_534 = icmp_eq  i2 %zext_ln82_534, i2 %check_bit_534" [firmware/model_test.cpp:82]   --->   Operation 4451 'icmp' 'icmp_ln82_534' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4452 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_534)   --->   "%xor_ln82_534 = xor i1 %icmp_ln82_534, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4452 'xor' 'xor_ln82_534' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4453 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_534 = and i1 %and_ln82_440, i1 %xor_ln82_534" [firmware/model_test.cpp:82]   --->   Operation 4453 'and' 'and_ln82_534' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4454 [1/1] (0.27ns)   --->   "%check_bit_535 = select i1 %icmp_ln82_534, i2 2, i2 %check_bit_534" [firmware/model_test.cpp:82]   --->   Operation 4454 'select' 'check_bit_535' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4455 [1/1] (0.00ns)   --->   "%zext_ln82_535 = zext i1 %and_ln82_441" [firmware/model_test.cpp:82]   --->   Operation 4455 'zext' 'zext_ln82_535' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4456 [1/1] (0.43ns)   --->   "%icmp_ln82_535 = icmp_eq  i2 %zext_ln82_535, i2 %check_bit_535" [firmware/model_test.cpp:82]   --->   Operation 4456 'icmp' 'icmp_ln82_535' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4457 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_535)   --->   "%xor_ln82_535 = xor i1 %icmp_ln82_535, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4457 'xor' 'xor_ln82_535' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4458 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_535 = and i1 %and_ln82_441, i1 %xor_ln82_535" [firmware/model_test.cpp:82]   --->   Operation 4458 'and' 'and_ln82_535' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4459 [1/1] (0.27ns)   --->   "%check_bit_536 = select i1 %icmp_ln82_535, i2 2, i2 %check_bit_535" [firmware/model_test.cpp:82]   --->   Operation 4459 'select' 'check_bit_536' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4460 [1/1] (0.00ns)   --->   "%zext_ln82_536 = zext i1 %and_ln82_442" [firmware/model_test.cpp:82]   --->   Operation 4460 'zext' 'zext_ln82_536' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4461 [1/1] (0.43ns)   --->   "%icmp_ln82_536 = icmp_eq  i2 %zext_ln82_536, i2 %check_bit_536" [firmware/model_test.cpp:82]   --->   Operation 4461 'icmp' 'icmp_ln82_536' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4462 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_536)   --->   "%xor_ln82_536 = xor i1 %icmp_ln82_536, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4462 'xor' 'xor_ln82_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4463 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_536 = and i1 %and_ln82_442, i1 %xor_ln82_536" [firmware/model_test.cpp:82]   --->   Operation 4463 'and' 'and_ln82_536' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4464 [1/1] (0.27ns)   --->   "%check_bit_537 = select i1 %icmp_ln82_536, i2 2, i2 %check_bit_536" [firmware/model_test.cpp:82]   --->   Operation 4464 'select' 'check_bit_537' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4465 [1/1] (0.00ns)   --->   "%zext_ln82_537 = zext i1 %and_ln82_443" [firmware/model_test.cpp:82]   --->   Operation 4465 'zext' 'zext_ln82_537' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4466 [1/1] (0.43ns)   --->   "%icmp_ln82_537 = icmp_eq  i2 %zext_ln82_537, i2 %check_bit_537" [firmware/model_test.cpp:82]   --->   Operation 4466 'icmp' 'icmp_ln82_537' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4467 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_537)   --->   "%xor_ln82_537 = xor i1 %icmp_ln82_537, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4467 'xor' 'xor_ln82_537' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4468 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_537 = and i1 %and_ln82_443, i1 %xor_ln82_537" [firmware/model_test.cpp:82]   --->   Operation 4468 'and' 'and_ln82_537' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4469 [1/1] (0.27ns)   --->   "%check_bit_538 = select i1 %icmp_ln82_537, i2 2, i2 %check_bit_537" [firmware/model_test.cpp:82]   --->   Operation 4469 'select' 'check_bit_538' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4470 [1/1] (0.00ns)   --->   "%zext_ln82_538 = zext i1 %and_ln82_444" [firmware/model_test.cpp:82]   --->   Operation 4470 'zext' 'zext_ln82_538' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4471 [1/1] (0.43ns)   --->   "%icmp_ln82_538 = icmp_eq  i2 %zext_ln82_538, i2 %check_bit_538" [firmware/model_test.cpp:82]   --->   Operation 4471 'icmp' 'icmp_ln82_538' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4472 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_538)   --->   "%xor_ln82_538 = xor i1 %icmp_ln82_538, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4472 'xor' 'xor_ln82_538' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4473 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_538 = and i1 %and_ln82_444, i1 %xor_ln82_538" [firmware/model_test.cpp:82]   --->   Operation 4473 'and' 'and_ln82_538' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4474 [1/1] (0.27ns)   --->   "%check_bit_539 = select i1 %icmp_ln82_538, i2 2, i2 %check_bit_538" [firmware/model_test.cpp:82]   --->   Operation 4474 'select' 'check_bit_539' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4475 [1/1] (0.00ns)   --->   "%zext_ln82_539 = zext i1 %and_ln82_445" [firmware/model_test.cpp:82]   --->   Operation 4475 'zext' 'zext_ln82_539' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4476 [1/1] (0.43ns)   --->   "%icmp_ln82_539 = icmp_eq  i2 %zext_ln82_539, i2 %check_bit_539" [firmware/model_test.cpp:82]   --->   Operation 4476 'icmp' 'icmp_ln82_539' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4477 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_744)   --->   "%or_ln82_709 = or i1 %icmp_ln82_619, i1 %icmp_ln82_618" [firmware/model_test.cpp:82]   --->   Operation 4477 'or' 'or_ln82_709' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4478 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_744)   --->   "%or_ln82_711 = or i1 %icmp_ln82_621, i1 %icmp_ln82_620" [firmware/model_test.cpp:82]   --->   Operation 4478 'or' 'or_ln82_711' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4479 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_736)   --->   "%or_ln82_713 = or i1 %icmp_ln82_623, i1 %icmp_ln82_622" [firmware/model_test.cpp:82]   --->   Operation 4479 'or' 'or_ln82_713' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4480 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_736)   --->   "%or_ln82_715 = or i1 %icmp_ln82_625, i1 %icmp_ln82_624" [firmware/model_test.cpp:82]   --->   Operation 4480 'or' 'or_ln82_715' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4481 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_625)   --->   "%xor_ln82_625 = xor i1 %icmp_ln82_625, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4481 'xor' 'xor_ln82_625' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4482 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_625 = and i1 %and_ln82_532, i1 %xor_ln82_625" [firmware/model_test.cpp:82]   --->   Operation 4482 'and' 'and_ln82_625' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4483 [1/1] (0.27ns)   --->   "%check_bit_626 = select i1 %icmp_ln82_625, i2 2, i2 %check_bit_625" [firmware/model_test.cpp:82]   --->   Operation 4483 'select' 'check_bit_626' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4484 [1/1] (0.00ns)   --->   "%zext_ln82_626 = zext i1 %and_ln82_533" [firmware/model_test.cpp:82]   --->   Operation 4484 'zext' 'zext_ln82_626' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4485 [1/1] (0.43ns)   --->   "%icmp_ln82_626 = icmp_eq  i2 %zext_ln82_626, i2 %check_bit_626" [firmware/model_test.cpp:82]   --->   Operation 4485 'icmp' 'icmp_ln82_626' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4486 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_626)   --->   "%xor_ln82_626 = xor i1 %icmp_ln82_626, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4486 'xor' 'xor_ln82_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4487 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_626 = and i1 %and_ln82_533, i1 %xor_ln82_626" [firmware/model_test.cpp:82]   --->   Operation 4487 'and' 'and_ln82_626' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4488 [1/1] (0.27ns)   --->   "%check_bit_627 = select i1 %icmp_ln82_626, i2 2, i2 %check_bit_626" [firmware/model_test.cpp:82]   --->   Operation 4488 'select' 'check_bit_627' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4489 [1/1] (0.00ns)   --->   "%zext_ln82_627 = zext i1 %and_ln82_534" [firmware/model_test.cpp:82]   --->   Operation 4489 'zext' 'zext_ln82_627' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4490 [1/1] (0.43ns)   --->   "%icmp_ln82_627 = icmp_eq  i2 %zext_ln82_627, i2 %check_bit_627" [firmware/model_test.cpp:82]   --->   Operation 4490 'icmp' 'icmp_ln82_627' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4491 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_627)   --->   "%xor_ln82_627 = xor i1 %icmp_ln82_627, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4491 'xor' 'xor_ln82_627' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4492 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_627 = and i1 %and_ln82_534, i1 %xor_ln82_627" [firmware/model_test.cpp:82]   --->   Operation 4492 'and' 'and_ln82_627' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4493 [1/1] (0.27ns)   --->   "%check_bit_628 = select i1 %icmp_ln82_627, i2 2, i2 %check_bit_627" [firmware/model_test.cpp:82]   --->   Operation 4493 'select' 'check_bit_628' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4494 [1/1] (0.00ns)   --->   "%zext_ln82_628 = zext i1 %and_ln82_535" [firmware/model_test.cpp:82]   --->   Operation 4494 'zext' 'zext_ln82_628' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4495 [1/1] (0.43ns)   --->   "%icmp_ln82_628 = icmp_eq  i2 %zext_ln82_628, i2 %check_bit_628" [firmware/model_test.cpp:82]   --->   Operation 4495 'icmp' 'icmp_ln82_628' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4496 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_628)   --->   "%xor_ln82_628 = xor i1 %icmp_ln82_628, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4496 'xor' 'xor_ln82_628' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4497 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_628 = and i1 %and_ln82_535, i1 %xor_ln82_628" [firmware/model_test.cpp:82]   --->   Operation 4497 'and' 'and_ln82_628' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4498 [1/1] (0.27ns)   --->   "%check_bit_629 = select i1 %icmp_ln82_628, i2 2, i2 %check_bit_628" [firmware/model_test.cpp:82]   --->   Operation 4498 'select' 'check_bit_629' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4499 [1/1] (0.00ns)   --->   "%zext_ln82_629 = zext i1 %and_ln82_536" [firmware/model_test.cpp:82]   --->   Operation 4499 'zext' 'zext_ln82_629' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4500 [1/1] (0.43ns)   --->   "%icmp_ln82_629 = icmp_eq  i2 %zext_ln82_629, i2 %check_bit_629" [firmware/model_test.cpp:82]   --->   Operation 4500 'icmp' 'icmp_ln82_629' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4501 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_629)   --->   "%xor_ln82_629 = xor i1 %icmp_ln82_629, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4501 'xor' 'xor_ln82_629' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4502 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_629 = and i1 %and_ln82_536, i1 %xor_ln82_629" [firmware/model_test.cpp:82]   --->   Operation 4502 'and' 'and_ln82_629' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4503 [1/1] (0.27ns)   --->   "%check_bit_630 = select i1 %icmp_ln82_629, i2 2, i2 %check_bit_629" [firmware/model_test.cpp:82]   --->   Operation 4503 'select' 'check_bit_630' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4504 [1/1] (0.00ns)   --->   "%zext_ln82_630 = zext i1 %and_ln82_537" [firmware/model_test.cpp:82]   --->   Operation 4504 'zext' 'zext_ln82_630' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4505 [1/1] (0.43ns)   --->   "%icmp_ln82_630 = icmp_eq  i2 %zext_ln82_630, i2 %check_bit_630" [firmware/model_test.cpp:82]   --->   Operation 4505 'icmp' 'icmp_ln82_630' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4506 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_630)   --->   "%xor_ln82_630 = xor i1 %icmp_ln82_630, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4506 'xor' 'xor_ln82_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4507 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_630 = and i1 %and_ln82_537, i1 %xor_ln82_630" [firmware/model_test.cpp:82]   --->   Operation 4507 'and' 'and_ln82_630' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4508 [1/1] (0.27ns)   --->   "%check_bit_631 = select i1 %icmp_ln82_630, i2 2, i2 %check_bit_630" [firmware/model_test.cpp:82]   --->   Operation 4508 'select' 'check_bit_631' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4509 [1/1] (0.00ns)   --->   "%zext_ln82_631 = zext i1 %and_ln82_538" [firmware/model_test.cpp:82]   --->   Operation 4509 'zext' 'zext_ln82_631' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4510 [1/1] (0.43ns)   --->   "%icmp_ln82_631 = icmp_eq  i2 %zext_ln82_631, i2 %check_bit_631" [firmware/model_test.cpp:82]   --->   Operation 4510 'icmp' 'icmp_ln82_631' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4511 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_736 = or i1 %or_ln82_715, i1 %or_ln82_713" [firmware/model_test.cpp:82]   --->   Operation 4511 'or' 'or_ln82_736' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4512 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_744)   --->   "%or_ln82_737 = or i1 %or_ln82_711, i1 %or_ln82_709" [firmware/model_test.cpp:82]   --->   Operation 4512 'or' 'or_ln82_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4513 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_744 = or i1 %or_ln82_736, i1 %or_ln82_737" [firmware/model_test.cpp:82]   --->   Operation 4513 'or' 'or_ln82_744' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4514 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1568)   --->   "%select_ln82_1563 = select i1 %icmp_ln82_710, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 4514 'select' 'select_ln82_1563' <Predicate = (!or_ln82_818)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4515 [1/1] (0.12ns)   --->   "%or_ln82_816 = or i1 %icmp_ln82_710, i1 %icmp_ln82_709" [firmware/model_test.cpp:82]   --->   Operation 4515 'or' 'or_ln82_816' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4516 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1568)   --->   "%select_ln82_1564 = select i1 %or_ln82_816, i4 %select_ln82_1563, i4 %select_ln82_1560" [firmware/model_test.cpp:82]   --->   Operation 4516 'select' 'select_ln82_1564' <Predicate = (!or_ln82_818)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4517 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_852)   --->   "%or_ln82_817 = or i1 %icmp_ln82_711, i1 %icmp_ln82_710" [firmware/model_test.cpp:82]   --->   Operation 4517 'or' 'or_ln82_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4518 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1568)   --->   "%select_ln82_1567 = select i1 %icmp_ln82_712, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 4518 'select' 'select_ln82_1567' <Predicate = (or_ln82_818)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4519 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1568 = select i1 %or_ln82_818, i4 %select_ln82_1567, i4 %select_ln82_1564" [firmware/model_test.cpp:82]   --->   Operation 4519 'select' 'select_ln82_1568' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4520 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_852)   --->   "%or_ln82_819 = or i1 %icmp_ln82_713, i1 %icmp_ln82_712" [firmware/model_test.cpp:82]   --->   Operation 4520 'or' 'or_ln82_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4521 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1576)   --->   "%select_ln82_1571 = select i1 %icmp_ln82_714, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 4521 'select' 'select_ln82_1571' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4522 [1/1] (0.12ns)   --->   "%or_ln82_820 = or i1 %icmp_ln82_714, i1 %icmp_ln82_713" [firmware/model_test.cpp:82]   --->   Operation 4522 'or' 'or_ln82_820' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4523 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1576)   --->   "%select_ln82_1572 = select i1 %or_ln82_820, i4 %select_ln82_1571, i4 %select_ln82_1568" [firmware/model_test.cpp:82]   --->   Operation 4523 'select' 'select_ln82_1572' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4524 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_844)   --->   "%or_ln82_821 = or i1 %icmp_ln82_715, i1 %icmp_ln82_714" [firmware/model_test.cpp:82]   --->   Operation 4524 'or' 'or_ln82_821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4525 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1576)   --->   "%select_ln82_1575 = select i1 %icmp_ln82_716, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 4525 'select' 'select_ln82_1575' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4526 [1/1] (0.12ns)   --->   "%or_ln82_822 = or i1 %icmp_ln82_716, i1 %icmp_ln82_715" [firmware/model_test.cpp:82]   --->   Operation 4526 'or' 'or_ln82_822' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4527 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1576 = select i1 %or_ln82_822, i4 %select_ln82_1575, i4 %select_ln82_1572" [firmware/model_test.cpp:82]   --->   Operation 4527 'select' 'select_ln82_1576' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4528 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_716)   --->   "%xor_ln82_716 = xor i1 %icmp_ln82_716, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4528 'xor' 'xor_ln82_716' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4529 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_716 = and i1 %and_ln82_624, i1 %xor_ln82_716" [firmware/model_test.cpp:82]   --->   Operation 4529 'and' 'and_ln82_716' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4530 [1/1] (0.27ns)   --->   "%check_bit_717 = select i1 %icmp_ln82_716, i2 2, i2 %check_bit_716" [firmware/model_test.cpp:82]   --->   Operation 4530 'select' 'check_bit_717' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4531 [1/1] (0.00ns)   --->   "%zext_ln82_717 = zext i1 %and_ln82_625" [firmware/model_test.cpp:82]   --->   Operation 4531 'zext' 'zext_ln82_717' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4532 [1/1] (0.43ns)   --->   "%icmp_ln82_717 = icmp_eq  i2 %zext_ln82_717, i2 %check_bit_717" [firmware/model_test.cpp:82]   --->   Operation 4532 'icmp' 'icmp_ln82_717' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4533 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_844)   --->   "%or_ln82_823 = or i1 %icmp_ln82_717, i1 %icmp_ln82_716" [firmware/model_test.cpp:82]   --->   Operation 4533 'or' 'or_ln82_823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4534 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_717)   --->   "%xor_ln82_717 = xor i1 %icmp_ln82_717, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4534 'xor' 'xor_ln82_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4535 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_717 = and i1 %and_ln82_625, i1 %xor_ln82_717" [firmware/model_test.cpp:82]   --->   Operation 4535 'and' 'and_ln82_717' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4536 [1/1] (0.27ns)   --->   "%check_bit_718 = select i1 %icmp_ln82_717, i2 2, i2 %check_bit_717" [firmware/model_test.cpp:82]   --->   Operation 4536 'select' 'check_bit_718' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4537 [1/1] (0.00ns)   --->   "%zext_ln82_718 = zext i1 %and_ln82_626" [firmware/model_test.cpp:82]   --->   Operation 4537 'zext' 'zext_ln82_718' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4538 [1/1] (0.43ns)   --->   "%icmp_ln82_718 = icmp_eq  i2 %zext_ln82_718, i2 %check_bit_718" [firmware/model_test.cpp:82]   --->   Operation 4538 'icmp' 'icmp_ln82_718' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4539 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_718)   --->   "%xor_ln82_718 = xor i1 %icmp_ln82_718, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4539 'xor' 'xor_ln82_718' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4540 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_718 = and i1 %and_ln82_626, i1 %xor_ln82_718" [firmware/model_test.cpp:82]   --->   Operation 4540 'and' 'and_ln82_718' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4541 [1/1] (0.27ns)   --->   "%check_bit_719 = select i1 %icmp_ln82_718, i2 2, i2 %check_bit_718" [firmware/model_test.cpp:82]   --->   Operation 4541 'select' 'check_bit_719' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4542 [1/1] (0.00ns)   --->   "%zext_ln82_719 = zext i1 %and_ln82_627" [firmware/model_test.cpp:82]   --->   Operation 4542 'zext' 'zext_ln82_719' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4543 [1/1] (0.43ns)   --->   "%icmp_ln82_719 = icmp_eq  i2 %zext_ln82_719, i2 %check_bit_719" [firmware/model_test.cpp:82]   --->   Operation 4543 'icmp' 'icmp_ln82_719' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4544 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_719)   --->   "%xor_ln82_719 = xor i1 %icmp_ln82_719, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4544 'xor' 'xor_ln82_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4545 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_719 = and i1 %and_ln82_627, i1 %xor_ln82_719" [firmware/model_test.cpp:82]   --->   Operation 4545 'and' 'and_ln82_719' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4546 [1/1] (0.27ns)   --->   "%check_bit_720 = select i1 %icmp_ln82_719, i2 2, i2 %check_bit_719" [firmware/model_test.cpp:82]   --->   Operation 4546 'select' 'check_bit_720' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4547 [1/1] (0.00ns)   --->   "%zext_ln82_720 = zext i1 %and_ln82_628" [firmware/model_test.cpp:82]   --->   Operation 4547 'zext' 'zext_ln82_720' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4548 [1/1] (0.43ns)   --->   "%icmp_ln82_720 = icmp_eq  i2 %zext_ln82_720, i2 %check_bit_720" [firmware/model_test.cpp:82]   --->   Operation 4548 'icmp' 'icmp_ln82_720' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4549 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_720)   --->   "%xor_ln82_720 = xor i1 %icmp_ln82_720, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4549 'xor' 'xor_ln82_720' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4550 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_720 = and i1 %and_ln82_628, i1 %xor_ln82_720" [firmware/model_test.cpp:82]   --->   Operation 4550 'and' 'and_ln82_720' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4551 [1/1] (0.27ns)   --->   "%check_bit_721 = select i1 %icmp_ln82_720, i2 2, i2 %check_bit_720" [firmware/model_test.cpp:82]   --->   Operation 4551 'select' 'check_bit_721' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4552 [1/1] (0.00ns)   --->   "%zext_ln82_721 = zext i1 %and_ln82_629" [firmware/model_test.cpp:82]   --->   Operation 4552 'zext' 'zext_ln82_721' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4553 [1/1] (0.43ns)   --->   "%icmp_ln82_721 = icmp_eq  i2 %zext_ln82_721, i2 %check_bit_721" [firmware/model_test.cpp:82]   --->   Operation 4553 'icmp' 'icmp_ln82_721' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4554 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_721)   --->   "%xor_ln82_721 = xor i1 %icmp_ln82_721, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4554 'xor' 'xor_ln82_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4555 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_721 = and i1 %and_ln82_629, i1 %xor_ln82_721" [firmware/model_test.cpp:82]   --->   Operation 4555 'and' 'and_ln82_721' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4556 [1/1] (0.27ns)   --->   "%check_bit_722 = select i1 %icmp_ln82_721, i2 2, i2 %check_bit_721" [firmware/model_test.cpp:82]   --->   Operation 4556 'select' 'check_bit_722' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4557 [1/1] (0.00ns)   --->   "%zext_ln82_722 = zext i1 %and_ln82_630" [firmware/model_test.cpp:82]   --->   Operation 4557 'zext' 'zext_ln82_722' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4558 [1/1] (0.43ns)   --->   "%icmp_ln82_722 = icmp_eq  i2 %zext_ln82_722, i2 %check_bit_722" [firmware/model_test.cpp:82]   --->   Operation 4558 'icmp' 'icmp_ln82_722' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4559 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_844 = or i1 %or_ln82_823, i1 %or_ln82_821" [firmware/model_test.cpp:82]   --->   Operation 4559 'or' 'or_ln82_844' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4560 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_852)   --->   "%or_ln82_845 = or i1 %or_ln82_819, i1 %or_ln82_817" [firmware/model_test.cpp:82]   --->   Operation 4560 'or' 'or_ln82_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4561 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_852 = or i1 %or_ln82_844, i1 %or_ln82_845" [firmware/model_test.cpp:82]   --->   Operation 4561 'or' 'or_ln82_852' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4562 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_762)   --->   "%select_ln91_727 = select i1 %icmp_ln82_716, i12 %tmp_51, i12 %tmp_50" [firmware/model_test.cpp:91]   --->   Operation 4562 'select' 'select_ln91_727' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4563 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_728 = select i1 %icmp_ln82_714, i12 %tmp_49, i12 %tmp_48" [firmware/model_test.cpp:91]   --->   Operation 4563 'select' 'select_ln91_728' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4564 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_762 = select i1 %or_ln82_822, i12 %select_ln91_727, i12 %select_ln91_728" [firmware/model_test.cpp:91]   --->   Operation 4564 'select' 'select_ln91_762' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4565 [1/1] (0.12ns)   --->   "%or_ln91_319 = or i1 %or_ln82_822, i1 %or_ln82_820" [firmware/model_test.cpp:91]   --->   Operation 4565 'or' 'or_ln91_319' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4566 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_336)   --->   "%or_ln91_320 = or i1 %or_ln82_818, i1 %or_ln82_816" [firmware/model_test.cpp:91]   --->   Operation 4566 'or' 'or_ln91_320' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4567 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_788)   --->   "%select_ln91_779 = select i1 %or_ln91_319, i12 %select_ln91_762, i12 %select_ln91_763" [firmware/model_test.cpp:91]   --->   Operation 4567 'select' 'select_ln91_779' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4568 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_336 = or i1 %or_ln91_319, i1 %or_ln91_320" [firmware/model_test.cpp:91]   --->   Operation 4568 'or' 'or_ln91_336' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4569 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_788 = select i1 %or_ln91_336, i12 %select_ln91_779, i12 %select_ln91_780" [firmware/model_test.cpp:91]   --->   Operation 4569 'select' 'select_ln91_788' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4570 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_960)   --->   "%or_ln82_925 = or i1 %icmp_ln82_802, i1 %icmp_ln82_801" [firmware/model_test.cpp:82]   --->   Operation 4570 'or' 'or_ln82_925' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4571 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1774)   --->   "%select_ln82_1769 = select i1 %icmp_ln82_803, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 4571 'select' 'select_ln82_1769' <Predicate = (or_ln82_926)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4572 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1774)   --->   "%select_ln82_1770 = select i1 %or_ln82_926, i4 %select_ln82_1769, i4 %select_ln82_1766" [firmware/model_test.cpp:82]   --->   Operation 4572 'select' 'select_ln82_1770' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4573 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_960)   --->   "%or_ln82_927 = or i1 %icmp_ln82_804, i1 %icmp_ln82_803" [firmware/model_test.cpp:82]   --->   Operation 4573 'or' 'or_ln82_927' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4574 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1774)   --->   "%select_ln82_1773 = select i1 %icmp_ln82_805, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 4574 'select' 'select_ln82_1773' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4575 [1/1] (0.12ns)   --->   "%or_ln82_928 = or i1 %icmp_ln82_805, i1 %icmp_ln82_804" [firmware/model_test.cpp:82]   --->   Operation 4575 'or' 'or_ln82_928' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4576 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1774 = select i1 %or_ln82_928, i4 %select_ln82_1773, i4 %select_ln82_1770" [firmware/model_test.cpp:82]   --->   Operation 4576 'select' 'select_ln82_1774' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4577 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_895)   --->   "%xor_ln82_805 = xor i1 %icmp_ln82_805, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4577 'xor' 'xor_ln82_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4578 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_895)   --->   "%and_ln82_805 = and i1 %and_ln82_714, i1 %xor_ln82_805" [firmware/model_test.cpp:82]   --->   Operation 4578 'and' 'and_ln82_805' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4579 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_952)   --->   "%or_ln82_929 = or i1 %icmp_ln82_806, i1 %icmp_ln82_805" [firmware/model_test.cpp:82]   --->   Operation 4579 'or' 'or_ln82_929' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4580 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_896)   --->   "%xor_ln82_806 = xor i1 %icmp_ln82_806, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4580 'xor' 'xor_ln82_806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4581 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_896)   --->   "%and_ln82_806 = and i1 %and_ln82_715, i1 %xor_ln82_806" [firmware/model_test.cpp:82]   --->   Operation 4581 'and' 'and_ln82_806' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4582 [1/1] (0.27ns)   --->   "%check_bit_807 = select i1 %icmp_ln82_806, i2 2, i2 %check_bit_806" [firmware/model_test.cpp:82]   --->   Operation 4582 'select' 'check_bit_807' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4583 [1/1] (0.00ns)   --->   "%zext_ln82_807 = zext i1 %and_ln82_716" [firmware/model_test.cpp:82]   --->   Operation 4583 'zext' 'zext_ln82_807' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4584 [1/1] (0.43ns)   --->   "%icmp_ln82_807 = icmp_eq  i2 %zext_ln82_807, i2 %check_bit_807" [firmware/model_test.cpp:82]   --->   Operation 4584 'icmp' 'icmp_ln82_807' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4585 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1782)   --->   "%select_ln82_1777 = select i1 %icmp_ln82_807, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 4585 'select' 'select_ln82_1777' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4586 [1/1] (0.12ns)   --->   "%or_ln82_930 = or i1 %icmp_ln82_807, i1 %icmp_ln82_806" [firmware/model_test.cpp:82]   --->   Operation 4586 'or' 'or_ln82_930' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4587 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1782)   --->   "%select_ln82_1778 = select i1 %or_ln82_930, i4 %select_ln82_1777, i4 %select_ln82_1774" [firmware/model_test.cpp:82]   --->   Operation 4587 'select' 'select_ln82_1778' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4588 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_897)   --->   "%xor_ln82_807 = xor i1 %icmp_ln82_807, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4588 'xor' 'xor_ln82_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4589 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_897)   --->   "%and_ln82_807 = and i1 %and_ln82_716, i1 %xor_ln82_807" [firmware/model_test.cpp:82]   --->   Operation 4589 'and' 'and_ln82_807' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4590 [1/1] (0.27ns)   --->   "%check_bit_808 = select i1 %icmp_ln82_807, i2 2, i2 %check_bit_807" [firmware/model_test.cpp:82]   --->   Operation 4590 'select' 'check_bit_808' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4591 [1/1] (0.00ns)   --->   "%zext_ln82_808 = zext i1 %and_ln82_717" [firmware/model_test.cpp:82]   --->   Operation 4591 'zext' 'zext_ln82_808' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4592 [1/1] (0.43ns)   --->   "%icmp_ln82_808 = icmp_eq  i2 %zext_ln82_808, i2 %check_bit_808" [firmware/model_test.cpp:82]   --->   Operation 4592 'icmp' 'icmp_ln82_808' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4593 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_952)   --->   "%or_ln82_931 = or i1 %icmp_ln82_808, i1 %icmp_ln82_807" [firmware/model_test.cpp:82]   --->   Operation 4593 'or' 'or_ln82_931' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4594 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_898)   --->   "%xor_ln82_808 = xor i1 %icmp_ln82_808, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4594 'xor' 'xor_ln82_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4595 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_898)   --->   "%and_ln82_808 = and i1 %and_ln82_717, i1 %xor_ln82_808" [firmware/model_test.cpp:82]   --->   Operation 4595 'and' 'and_ln82_808' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4596 [1/1] (0.27ns)   --->   "%check_bit_809 = select i1 %icmp_ln82_808, i2 2, i2 %check_bit_808" [firmware/model_test.cpp:82]   --->   Operation 4596 'select' 'check_bit_809' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4597 [1/1] (0.00ns)   --->   "%zext_ln82_809 = zext i1 %and_ln82_718" [firmware/model_test.cpp:82]   --->   Operation 4597 'zext' 'zext_ln82_809' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4598 [1/1] (0.43ns)   --->   "%icmp_ln82_809 = icmp_eq  i2 %zext_ln82_809, i2 %check_bit_809" [firmware/model_test.cpp:82]   --->   Operation 4598 'icmp' 'icmp_ln82_809' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4599 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1782)   --->   "%select_ln82_1781 = select i1 %icmp_ln82_809, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 4599 'select' 'select_ln82_1781' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4600 [1/1] (0.12ns)   --->   "%or_ln82_932 = or i1 %icmp_ln82_809, i1 %icmp_ln82_808" [firmware/model_test.cpp:82]   --->   Operation 4600 'or' 'or_ln82_932' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4601 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1782 = select i1 %or_ln82_932, i4 %select_ln82_1781, i4 %select_ln82_1778" [firmware/model_test.cpp:82]   --->   Operation 4601 'select' 'select_ln82_1782' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4602 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_899)   --->   "%xor_ln82_809 = xor i1 %icmp_ln82_809, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4602 'xor' 'xor_ln82_809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4603 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_899)   --->   "%and_ln82_809 = and i1 %and_ln82_718, i1 %xor_ln82_809" [firmware/model_test.cpp:82]   --->   Operation 4603 'and' 'and_ln82_809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4604 [1/1] (0.27ns)   --->   "%check_bit_810 = select i1 %icmp_ln82_809, i2 2, i2 %check_bit_809" [firmware/model_test.cpp:82]   --->   Operation 4604 'select' 'check_bit_810' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4605 [1/1] (0.00ns)   --->   "%zext_ln82_810 = zext i1 %and_ln82_719" [firmware/model_test.cpp:82]   --->   Operation 4605 'zext' 'zext_ln82_810' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4606 [1/1] (0.43ns)   --->   "%icmp_ln82_810 = icmp_eq  i2 %zext_ln82_810, i2 %check_bit_810" [firmware/model_test.cpp:82]   --->   Operation 4606 'icmp' 'icmp_ln82_810' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4607 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_900)   --->   "%xor_ln82_810 = xor i1 %icmp_ln82_810, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4607 'xor' 'xor_ln82_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4608 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_900)   --->   "%and_ln82_810 = and i1 %and_ln82_719, i1 %xor_ln82_810" [firmware/model_test.cpp:82]   --->   Operation 4608 'and' 'and_ln82_810' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4609 [1/1] (0.27ns)   --->   "%check_bit_811 = select i1 %icmp_ln82_810, i2 2, i2 %check_bit_810" [firmware/model_test.cpp:82]   --->   Operation 4609 'select' 'check_bit_811' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4610 [1/1] (0.00ns)   --->   "%zext_ln82_811 = zext i1 %and_ln82_720" [firmware/model_test.cpp:82]   --->   Operation 4610 'zext' 'zext_ln82_811' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4611 [1/1] (0.43ns)   --->   "%icmp_ln82_811 = icmp_eq  i2 %zext_ln82_811, i2 %check_bit_811" [firmware/model_test.cpp:82]   --->   Operation 4611 'icmp' 'icmp_ln82_811' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4612 [1/1] (0.27ns)   --->   "%check_bit_812 = select i1 %icmp_ln82_811, i2 2, i2 %check_bit_811" [firmware/model_test.cpp:82]   --->   Operation 4612 'select' 'check_bit_812' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4613 [1/1] (0.00ns)   --->   "%zext_ln82_812 = zext i1 %and_ln82_721" [firmware/model_test.cpp:82]   --->   Operation 4613 'zext' 'zext_ln82_812' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4614 [1/1] (0.43ns)   --->   "%icmp_ln82_812 = icmp_eq  i2 %zext_ln82_812, i2 %check_bit_812" [firmware/model_test.cpp:82]   --->   Operation 4614 'icmp' 'icmp_ln82_812' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4615 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_952 = or i1 %or_ln82_931, i1 %or_ln82_929" [firmware/model_test.cpp:82]   --->   Operation 4615 'or' 'or_ln82_952' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4616 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_960)   --->   "%or_ln82_953 = or i1 %or_ln82_927, i1 %or_ln82_925" [firmware/model_test.cpp:82]   --->   Operation 4616 'or' 'or_ln82_953' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4617 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_960 = or i1 %or_ln82_952, i1 %or_ln82_953" [firmware/model_test.cpp:82]   --->   Operation 4617 'or' 'or_ln82_960' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4618 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_857)   --->   "%select_ln91_823 = select i1 %icmp_ln82_807, i12 %tmp_51, i12 %tmp_50" [firmware/model_test.cpp:91]   --->   Operation 4618 'select' 'select_ln91_823' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4619 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_824 = select i1 %icmp_ln82_805, i12 %tmp_49, i12 %tmp_48" [firmware/model_test.cpp:91]   --->   Operation 4619 'select' 'select_ln91_824' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4620 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_857 = select i1 %or_ln82_930, i12 %select_ln91_823, i12 %select_ln91_824" [firmware/model_test.cpp:91]   --->   Operation 4620 'select' 'select_ln91_857' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4621 [1/1] (0.12ns)   --->   "%or_ln91_360 = or i1 %or_ln82_930, i1 %or_ln82_928" [firmware/model_test.cpp:91]   --->   Operation 4621 'or' 'or_ln91_360' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4622 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_377)   --->   "%or_ln91_361 = or i1 %or_ln82_926, i1 %or_ln82_924" [firmware/model_test.cpp:91]   --->   Operation 4622 'or' 'or_ln91_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4623 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_883)   --->   "%select_ln91_874 = select i1 %or_ln91_360, i12 %select_ln91_857, i12 %select_ln91_858" [firmware/model_test.cpp:91]   --->   Operation 4623 'select' 'select_ln91_874' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4624 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_377 = or i1 %or_ln91_360, i1 %or_ln91_361" [firmware/model_test.cpp:91]   --->   Operation 4624 'or' 'or_ln91_377' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4625 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_883 = select i1 %or_ln91_377, i12 %select_ln91_874, i12 %select_ln91_875" [firmware/model_test.cpp:91]   --->   Operation 4625 'select' 'select_ln91_883' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4626 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1067)   --->   "%or_ln82_1032 = or i1 %icmp_ln82_892, i1 %icmp_ln82_891" [firmware/model_test.cpp:82]   --->   Operation 4626 'or' 'or_ln82_1032' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4627 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1974)   --->   "%select_ln82_1969 = select i1 %icmp_ln82_893, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 4627 'select' 'select_ln82_1969' <Predicate = (or_ln82_1033)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4628 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1974)   --->   "%select_ln82_1970 = select i1 %or_ln82_1033, i4 %select_ln82_1969, i4 %select_ln82_1966" [firmware/model_test.cpp:82]   --->   Operation 4628 'select' 'select_ln82_1970' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4629 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1067)   --->   "%or_ln82_1034 = or i1 %icmp_ln82_894, i1 %icmp_ln82_893" [firmware/model_test.cpp:82]   --->   Operation 4629 'or' 'or_ln82_1034' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4630 [1/1] (0.27ns)   --->   "%check_bit_895 = select i1 %icmp_ln82_894, i2 2, i2 %check_bit_894" [firmware/model_test.cpp:82]   --->   Operation 4630 'select' 'check_bit_895' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4631 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_895)   --->   "%zext_ln82_895 = zext i1 %and_ln82_805" [firmware/model_test.cpp:82]   --->   Operation 4631 'zext' 'zext_ln82_895' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4632 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_895 = icmp_eq  i2 %zext_ln82_895, i2 %check_bit_895" [firmware/model_test.cpp:82]   --->   Operation 4632 'icmp' 'icmp_ln82_895' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4633 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1974)   --->   "%select_ln82_1973 = select i1 %icmp_ln82_895, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 4633 'select' 'select_ln82_1973' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4634 [1/1] (0.12ns)   --->   "%or_ln82_1035 = or i1 %icmp_ln82_895, i1 %icmp_ln82_894" [firmware/model_test.cpp:82]   --->   Operation 4634 'or' 'or_ln82_1035' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4635 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1974 = select i1 %or_ln82_1035, i4 %select_ln82_1973, i4 %select_ln82_1970" [firmware/model_test.cpp:82]   --->   Operation 4635 'select' 'select_ln82_1974' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4636 [1/1] (0.27ns)   --->   "%check_bit_896 = select i1 %icmp_ln82_895, i2 2, i2 %check_bit_895" [firmware/model_test.cpp:82]   --->   Operation 4636 'select' 'check_bit_896' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4637 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_896)   --->   "%zext_ln82_896 = zext i1 %and_ln82_806" [firmware/model_test.cpp:82]   --->   Operation 4637 'zext' 'zext_ln82_896' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4638 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_896 = icmp_eq  i2 %zext_ln82_896, i2 %check_bit_896" [firmware/model_test.cpp:82]   --->   Operation 4638 'icmp' 'icmp_ln82_896' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4639 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1059)   --->   "%or_ln82_1036 = or i1 %icmp_ln82_896, i1 %icmp_ln82_895" [firmware/model_test.cpp:82]   --->   Operation 4639 'or' 'or_ln82_1036' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4640 [1/1] (0.27ns)   --->   "%check_bit_897 = select i1 %icmp_ln82_896, i2 2, i2 %check_bit_896" [firmware/model_test.cpp:82]   --->   Operation 4640 'select' 'check_bit_897' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4641 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_897)   --->   "%zext_ln82_897 = zext i1 %and_ln82_807" [firmware/model_test.cpp:82]   --->   Operation 4641 'zext' 'zext_ln82_897' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4642 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_897 = icmp_eq  i2 %zext_ln82_897, i2 %check_bit_897" [firmware/model_test.cpp:82]   --->   Operation 4642 'icmp' 'icmp_ln82_897' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4643 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1982)   --->   "%select_ln82_1977 = select i1 %icmp_ln82_897, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 4643 'select' 'select_ln82_1977' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4644 [1/1] (0.12ns)   --->   "%or_ln82_1037 = or i1 %icmp_ln82_897, i1 %icmp_ln82_896" [firmware/model_test.cpp:82]   --->   Operation 4644 'or' 'or_ln82_1037' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4645 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1982)   --->   "%select_ln82_1978 = select i1 %or_ln82_1037, i4 %select_ln82_1977, i4 %select_ln82_1974" [firmware/model_test.cpp:82]   --->   Operation 4645 'select' 'select_ln82_1978' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4646 [1/1] (0.27ns)   --->   "%check_bit_898 = select i1 %icmp_ln82_897, i2 2, i2 %check_bit_897" [firmware/model_test.cpp:82]   --->   Operation 4646 'select' 'check_bit_898' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4647 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_898)   --->   "%zext_ln82_898 = zext i1 %and_ln82_808" [firmware/model_test.cpp:82]   --->   Operation 4647 'zext' 'zext_ln82_898' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4648 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_898 = icmp_eq  i2 %zext_ln82_898, i2 %check_bit_898" [firmware/model_test.cpp:82]   --->   Operation 4648 'icmp' 'icmp_ln82_898' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4649 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1059)   --->   "%or_ln82_1038 = or i1 %icmp_ln82_898, i1 %icmp_ln82_897" [firmware/model_test.cpp:82]   --->   Operation 4649 'or' 'or_ln82_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4650 [1/1] (0.27ns)   --->   "%check_bit_899 = select i1 %icmp_ln82_898, i2 2, i2 %check_bit_898" [firmware/model_test.cpp:82]   --->   Operation 4650 'select' 'check_bit_899' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4651 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_899)   --->   "%zext_ln82_899 = zext i1 %and_ln82_809" [firmware/model_test.cpp:82]   --->   Operation 4651 'zext' 'zext_ln82_899' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4652 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_899 = icmp_eq  i2 %zext_ln82_899, i2 %check_bit_899" [firmware/model_test.cpp:82]   --->   Operation 4652 'icmp' 'icmp_ln82_899' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4653 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1982)   --->   "%select_ln82_1981 = select i1 %icmp_ln82_899, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 4653 'select' 'select_ln82_1981' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4654 [1/1] (0.12ns)   --->   "%or_ln82_1039 = or i1 %icmp_ln82_899, i1 %icmp_ln82_898" [firmware/model_test.cpp:82]   --->   Operation 4654 'or' 'or_ln82_1039' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4655 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1982 = select i1 %or_ln82_1039, i4 %select_ln82_1981, i4 %select_ln82_1978" [firmware/model_test.cpp:82]   --->   Operation 4655 'select' 'select_ln82_1982' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4656 [1/1] (0.27ns)   --->   "%check_bit_900 = select i1 %icmp_ln82_899, i2 2, i2 %check_bit_899" [firmware/model_test.cpp:82]   --->   Operation 4656 'select' 'check_bit_900' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4657 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_900)   --->   "%zext_ln82_900 = zext i1 %and_ln82_810" [firmware/model_test.cpp:82]   --->   Operation 4657 'zext' 'zext_ln82_900' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 4658 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_900 = icmp_eq  i2 %zext_ln82_900, i2 %check_bit_900" [firmware/model_test.cpp:82]   --->   Operation 4658 'icmp' 'icmp_ln82_900' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4659 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1059 = or i1 %or_ln82_1038, i1 %or_ln82_1036" [firmware/model_test.cpp:82]   --->   Operation 4659 'or' 'or_ln82_1059' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4660 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1067)   --->   "%or_ln82_1060 = or i1 %or_ln82_1034, i1 %or_ln82_1032" [firmware/model_test.cpp:82]   --->   Operation 4660 'or' 'or_ln82_1060' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4661 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1067 = or i1 %or_ln82_1059, i1 %or_ln82_1060" [firmware/model_test.cpp:82]   --->   Operation 4661 'or' 'or_ln82_1067' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4662 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_952)   --->   "%select_ln91_918 = select i1 %icmp_ln82_897, i12 %tmp_51, i12 %tmp_50" [firmware/model_test.cpp:91]   --->   Operation 4662 'select' 'select_ln91_918' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4663 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_919 = select i1 %icmp_ln82_895, i12 %tmp_49, i12 %tmp_48" [firmware/model_test.cpp:91]   --->   Operation 4663 'select' 'select_ln91_919' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4664 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_952 = select i1 %or_ln82_1037, i12 %select_ln91_918, i12 %select_ln91_919" [firmware/model_test.cpp:91]   --->   Operation 4664 'select' 'select_ln91_952' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4665 [1/1] (0.12ns)   --->   "%or_ln91_401 = or i1 %or_ln82_1037, i1 %or_ln82_1035" [firmware/model_test.cpp:91]   --->   Operation 4665 'or' 'or_ln91_401' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4666 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_417)   --->   "%or_ln91_402 = or i1 %or_ln82_1033, i1 %or_ln82_1031" [firmware/model_test.cpp:91]   --->   Operation 4666 'or' 'or_ln91_402' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4667 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_977)   --->   "%select_ln91_969 = select i1 %or_ln91_401, i12 %select_ln91_952, i12 %select_ln91_953" [firmware/model_test.cpp:91]   --->   Operation 4667 'select' 'select_ln91_969' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_11 : Operation 4668 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_417 = or i1 %or_ln91_401, i1 %or_ln91_402" [firmware/model_test.cpp:91]   --->   Operation 4668 'or' 'or_ln91_417' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 4669 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_977 = select i1 %or_ln91_417, i12 %select_ln91_969, i12 %select_ln91_970" [firmware/model_test.cpp:91]   --->   Operation 4669 'select' 'select_ln91_977' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 12 <SV = 11> <Delay = 4.37>
ST_12 : Operation 4670 [1/1] (0.74ns)   --->   "%icmp_ln59_67 = icmp_ne  i12 %tmp_66, i12 0" [firmware/model_test.cpp:59]   --->   Operation 4670 'icmp' 'icmp_ln59_67' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4671 [1/1] (0.74ns)   --->   "%icmp_ln59_68 = icmp_ne  i12 %tmp_67, i12 0" [firmware/model_test.cpp:59]   --->   Operation 4671 'icmp' 'icmp_ln59_68' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4672 [1/1] (0.74ns)   --->   "%icmp_ln59_69 = icmp_ne  i12 %tmp_68, i12 0" [firmware/model_test.cpp:59]   --->   Operation 4672 'icmp' 'icmp_ln59_69' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4673 [1/1] (0.74ns)   --->   "%icmp_ln59_70 = icmp_ne  i12 %tmp_69, i12 0" [firmware/model_test.cpp:59]   --->   Operation 4673 'icmp' 'icmp_ln59_70' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4674 [1/1] (0.74ns)   --->   "%icmp_ln59_71 = icmp_ne  i12 %tmp_70, i12 0" [firmware/model_test.cpp:59]   --->   Operation 4674 'icmp' 'icmp_ln59_71' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4675 [1/1] (0.74ns)   --->   "%icmp_ln59_72 = icmp_ne  i12 %tmp_71, i12 0" [firmware/model_test.cpp:59]   --->   Operation 4675 'icmp' 'icmp_ln59_72' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4676 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_90)   --->   "%or_ln82_41 = or i1 %icmp_ln82_38, i1 %icmp_ln82_37" [firmware/model_test.cpp:82]   --->   Operation 4676 'or' 'or_ln82_41' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4677 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_88)   --->   "%or_ln82_57 = or i1 %icmp_ln82_54, i1 %icmp_ln82_53" [firmware/model_test.cpp:82]   --->   Operation 4677 'or' 'or_ln82_57' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4678 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_120)   --->   "%select_ln82_115 = select i1 %icmp_ln82_55, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 4678 'select' 'select_ln82_115' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4679 [1/1] (0.12ns)   --->   "%or_ln82_58 = or i1 %icmp_ln82_55, i1 %icmp_ln82_54" [firmware/model_test.cpp:82]   --->   Operation 4679 'or' 'or_ln82_58' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4680 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_120)   --->   "%select_ln82_116 = select i1 %or_ln82_58, i4 %select_ln82_115, i4 %select_ln82_112" [firmware/model_test.cpp:82]   --->   Operation 4680 'select' 'select_ln82_116' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4681 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_88)   --->   "%or_ln82_59 = or i1 %icmp_ln82_56, i1 %icmp_ln82_55" [firmware/model_test.cpp:82]   --->   Operation 4681 'or' 'or_ln82_59' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4682 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_120)   --->   "%select_ln82_119 = select i1 %icmp_ln82_57, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 4682 'select' 'select_ln82_119' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4683 [1/1] (0.12ns)   --->   "%or_ln82_60 = or i1 %icmp_ln82_57, i1 %icmp_ln82_56" [firmware/model_test.cpp:82]   --->   Operation 4683 'or' 'or_ln82_60' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4684 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_120 = select i1 %or_ln82_60, i4 %select_ln82_119, i4 %select_ln82_116" [firmware/model_test.cpp:82]   --->   Operation 4684 'select' 'select_ln82_120' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4685 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_74)   --->   "%or_ln82_61 = or i1 %icmp_ln82_58, i1 %icmp_ln82_57" [firmware/model_test.cpp:82]   --->   Operation 4685 'or' 'or_ln82_61' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4686 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_128)   --->   "%select_ln82_123 = select i1 %icmp_ln82_59, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 4686 'select' 'select_ln82_123' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4687 [1/1] (0.12ns)   --->   "%or_ln82_62 = or i1 %icmp_ln82_59, i1 %icmp_ln82_58" [firmware/model_test.cpp:82]   --->   Operation 4687 'or' 'or_ln82_62' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4688 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_128)   --->   "%select_ln82_124 = select i1 %or_ln82_62, i4 %select_ln82_123, i4 %select_ln82_120" [firmware/model_test.cpp:82]   --->   Operation 4688 'select' 'select_ln82_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4689 [1/1] (0.12ns)   --->   "%or_ln82_63 = or i1 %icmp_ln82_60, i1 %icmp_ln82_59" [firmware/model_test.cpp:82]   --->   Operation 4689 'or' 'or_ln82_63' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4690 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_128)   --->   "%select_ln82_127 = select i1 %icmp_ln82_61, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 4690 'select' 'select_ln82_127' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4691 [1/1] (0.12ns)   --->   "%or_ln82_64 = or i1 %icmp_ln82_61, i1 %icmp_ln82_60" [firmware/model_test.cpp:82]   --->   Operation 4691 'or' 'or_ln82_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4692 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_128 = select i1 %or_ln82_64, i4 %select_ln82_127, i4 %select_ln82_124" [firmware/model_test.cpp:82]   --->   Operation 4692 'select' 'select_ln82_128' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4693 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_73)   --->   "%or_ln82_65 = or i1 %icmp_ln82_62, i1 %icmp_ln82_61" [firmware/model_test.cpp:82]   --->   Operation 4693 'or' 'or_ln82_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4694 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_136)   --->   "%select_ln82_131 = select i1 %icmp_ln82_63, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 4694 'select' 'select_ln82_131' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4695 [1/1] (0.12ns)   --->   "%or_ln82_66 = or i1 %icmp_ln82_63, i1 %icmp_ln82_62" [firmware/model_test.cpp:82]   --->   Operation 4695 'or' 'or_ln82_66' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4696 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_136)   --->   "%select_ln82_132 = select i1 %or_ln82_66, i4 %select_ln82_131, i4 %select_ln82_128" [firmware/model_test.cpp:82]   --->   Operation 4696 'select' 'select_ln82_132' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4697 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_73)   --->   "%or_ln82_67 = or i1 %icmp_ln82_64, i1 %icmp_ln82_63" [firmware/model_test.cpp:82]   --->   Operation 4697 'or' 'or_ln82_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4698 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_64)   --->   "%xor_ln82_64 = xor i1 %icmp_ln82_64, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4698 'xor' 'xor_ln82_64' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4699 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_64 = and i1 %icmp_ln59_65, i1 %xor_ln82_64" [firmware/model_test.cpp:82]   --->   Operation 4699 'and' 'and_ln82_64' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4700 [1/1] (0.27ns)   --->   "%check_bit_65 = select i1 %icmp_ln82_64, i2 2, i2 %check_bit_64" [firmware/model_test.cpp:82]   --->   Operation 4700 'select' 'check_bit_65' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4701 [1/1] (0.00ns)   --->   "%zext_ln82_65 = zext i1 %icmp_ln59_66" [firmware/model_test.cpp:82]   --->   Operation 4701 'zext' 'zext_ln82_65' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4702 [1/1] (0.43ns)   --->   "%icmp_ln82_65 = icmp_eq  i2 %zext_ln82_65, i2 %check_bit_65" [firmware/model_test.cpp:82]   --->   Operation 4702 'icmp' 'icmp_ln82_65' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4703 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_136)   --->   "%select_ln82_135 = select i1 %icmp_ln82_65, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 4703 'select' 'select_ln82_135' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4704 [1/1] (0.12ns)   --->   "%or_ln82_68 = or i1 %icmp_ln82_65, i1 %icmp_ln82_64" [firmware/model_test.cpp:82]   --->   Operation 4704 'or' 'or_ln82_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4705 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_136 = select i1 %or_ln82_68, i4 %select_ln82_135, i4 %select_ln82_132" [firmware/model_test.cpp:82]   --->   Operation 4705 'select' 'select_ln82_136' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4706 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_65)   --->   "%xor_ln82_65 = xor i1 %icmp_ln82_65, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4706 'xor' 'xor_ln82_65' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4707 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_65 = and i1 %icmp_ln59_66, i1 %xor_ln82_65" [firmware/model_test.cpp:82]   --->   Operation 4707 'and' 'and_ln82_65' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4708 [1/1] (0.27ns)   --->   "%check_bit_66 = select i1 %icmp_ln82_65, i2 2, i2 %check_bit_65" [firmware/model_test.cpp:82]   --->   Operation 4708 'select' 'check_bit_66' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4709 [1/1] (0.00ns)   --->   "%zext_ln82_66 = zext i1 %icmp_ln59_67" [firmware/model_test.cpp:82]   --->   Operation 4709 'zext' 'zext_ln82_66' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4710 [1/1] (0.43ns)   --->   "%icmp_ln82_66 = icmp_eq  i2 %zext_ln82_66, i2 %check_bit_66" [firmware/model_test.cpp:82]   --->   Operation 4710 'icmp' 'icmp_ln82_66' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4711 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_82)   --->   "%or_ln82_69 = or i1 %icmp_ln82_66, i1 %icmp_ln82_65" [firmware/model_test.cpp:82]   --->   Operation 4711 'or' 'or_ln82_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4712 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_66)   --->   "%xor_ln82_66 = xor i1 %icmp_ln82_66, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4712 'xor' 'xor_ln82_66' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4713 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_66 = and i1 %icmp_ln59_67, i1 %xor_ln82_66" [firmware/model_test.cpp:82]   --->   Operation 4713 'and' 'and_ln82_66' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4714 [1/1] (0.27ns)   --->   "%check_bit_67 = select i1 %icmp_ln82_66, i2 2, i2 %check_bit_66" [firmware/model_test.cpp:82]   --->   Operation 4714 'select' 'check_bit_67' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4715 [1/1] (0.00ns)   --->   "%zext_ln82_67 = zext i1 %icmp_ln59_68" [firmware/model_test.cpp:82]   --->   Operation 4715 'zext' 'zext_ln82_67' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4716 [1/1] (0.43ns)   --->   "%icmp_ln82_67 = icmp_eq  i2 %zext_ln82_67, i2 %check_bit_67" [firmware/model_test.cpp:82]   --->   Operation 4716 'icmp' 'icmp_ln82_67' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4717 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_153)   --->   "%select_ln82_139 = select i1 %icmp_ln82_67, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 4717 'select' 'select_ln82_139' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4718 [1/1] (0.12ns)   --->   "%or_ln82_70 = or i1 %icmp_ln82_67, i1 %icmp_ln82_66" [firmware/model_test.cpp:82]   --->   Operation 4718 'or' 'or_ln82_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4719 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_153)   --->   "%select_ln82_140 = select i1 %or_ln82_70, i4 %select_ln82_139, i4 %select_ln82_136" [firmware/model_test.cpp:82]   --->   Operation 4719 'select' 'select_ln82_140' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4720 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_67)   --->   "%xor_ln82_67 = xor i1 %icmp_ln82_67, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4720 'xor' 'xor_ln82_67' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4721 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_67 = and i1 %icmp_ln59_68, i1 %xor_ln82_67" [firmware/model_test.cpp:82]   --->   Operation 4721 'and' 'and_ln82_67' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4722 [1/1] (0.27ns)   --->   "%check_bit_68 = select i1 %icmp_ln82_67, i2 2, i2 %check_bit_67" [firmware/model_test.cpp:82]   --->   Operation 4722 'select' 'check_bit_68' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4723 [1/1] (0.00ns)   --->   "%zext_ln82_68 = zext i1 %icmp_ln59_69" [firmware/model_test.cpp:82]   --->   Operation 4723 'zext' 'zext_ln82_68' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4724 [1/1] (0.43ns)   --->   "%icmp_ln82_68 = icmp_eq  i2 %zext_ln82_68, i2 %check_bit_68" [firmware/model_test.cpp:82]   --->   Operation 4724 'icmp' 'icmp_ln82_68' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4725 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_82)   --->   "%or_ln82_71 = or i1 %icmp_ln82_68, i1 %icmp_ln82_67" [firmware/model_test.cpp:82]   --->   Operation 4725 'or' 'or_ln82_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4726 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_82)   --->   "%or_ln82_72 = or i1 %or_ln82_71, i1 %or_ln82_69" [firmware/model_test.cpp:82]   --->   Operation 4726 'or' 'or_ln82_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4727 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_73 = or i1 %or_ln82_67, i1 %or_ln82_65" [firmware/model_test.cpp:82]   --->   Operation 4727 'or' 'or_ln82_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4728 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_149)   --->   "%select_ln82_142 = select i1 %or_ln82_63, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 4728 'select' 'select_ln82_142' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4729 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_74 = or i1 %or_ln82_63, i1 %or_ln82_61" [firmware/model_test.cpp:82]   --->   Operation 4729 'or' 'or_ln82_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4730 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_88)   --->   "%or_ln82_75 = or i1 %or_ln82_59, i1 %or_ln82_57" [firmware/model_test.cpp:82]   --->   Operation 4730 'or' 'or_ln82_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4731 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_90)   --->   "%or_ln82_79 = or i1 %or_ln82_43, i1 %or_ln82_41" [firmware/model_test.cpp:82]   --->   Operation 4731 'or' 'or_ln82_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4732 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_82 = or i1 %or_ln82_72, i1 %or_ln82_73" [firmware/model_test.cpp:82]   --->   Operation 4732 'or' 'or_ln82_82' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4733 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_149)   --->   "%select_ln82_143 = select i1 %or_ln82_74, i2 %select_ln82_142, i2 2" [firmware/model_test.cpp:82]   --->   Operation 4733 'select' 'select_ln82_143' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4734 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_88)   --->   "%or_ln82_83 = or i1 %or_ln82_74, i1 %or_ln82_75" [firmware/model_test.cpp:82]   --->   Operation 4734 'or' 'or_ln82_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4735 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_147)   --->   "%select_ln82_144 = select i1 %or_ln82_76, i3 6, i3 5" [firmware/model_test.cpp:82]   --->   Operation 4735 'select' 'select_ln82_144' <Predicate = (or_ln82_84)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4736 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_147)   --->   "%or_ln82_85 = or i1 %or_ln82_78, i1 %or_ln82_43" [firmware/model_test.cpp:82]   --->   Operation 4736 'or' 'or_ln82_85' <Predicate = (!or_ln82_84)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4737 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_147)   --->   "%select_ln82_145 = select i1 %or_ln82_85, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 4737 'select' 'select_ln82_145' <Predicate = (!or_ln82_84)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4738 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_90)   --->   "%or_ln82_86 = or i1 %or_ln82_78, i1 %or_ln82_79" [firmware/model_test.cpp:82]   --->   Operation 4738 'or' 'or_ln82_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4739 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_149)   --->   "%select_ln82_146 = select i1 %or_ln82_82, i2 3, i2 %select_ln82_143" [firmware/model_test.cpp:82]   --->   Operation 4739 'select' 'select_ln82_146' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4740 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_149)   --->   "%sext_ln82 = sext i2 %select_ln82_146" [firmware/model_test.cpp:82]   --->   Operation 4740 'sext' 'sext_ln82' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4741 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_88 = or i1 %or_ln82_82, i1 %or_ln82_83" [firmware/model_test.cpp:82]   --->   Operation 4741 'or' 'or_ln82_88' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4742 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_147 = select i1 %or_ln82_84, i3 %select_ln82_144, i3 %select_ln82_145" [firmware/model_test.cpp:82]   --->   Operation 4742 'select' 'select_ln82_147' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4743 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_90)   --->   "%or_ln82_89 = or i1 %or_ln82_84, i1 %or_ln82_86" [firmware/model_test.cpp:82]   --->   Operation 4743 'or' 'or_ln82_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4744 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_149 = select i1 %or_ln82_88, i3 %sext_ln82, i3 %select_ln82_147" [firmware/model_test.cpp:82]   --->   Operation 4744 'select' 'select_ln82_149' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4745 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_90 = or i1 %or_ln82_88, i1 %or_ln82_89" [firmware/model_test.cpp:82]   --->   Operation 4745 'or' 'or_ln82_90' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4746 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_150 = select i1 %or_ln82_90, i3 %select_ln82_149, i3 %select_ln82_148" [firmware/model_test.cpp:82]   --->   Operation 4746 'select' 'select_ln82_150' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4747 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_68)   --->   "%xor_ln82_68 = xor i1 %icmp_ln82_68, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4747 'xor' 'xor_ln82_68' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4748 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_68 = and i1 %icmp_ln59_69, i1 %xor_ln82_68" [firmware/model_test.cpp:82]   --->   Operation 4748 'and' 'and_ln82_68' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4749 [1/1] (0.27ns)   --->   "%check_bit_69 = select i1 %icmp_ln82_68, i2 2, i2 %check_bit_68" [firmware/model_test.cpp:82]   --->   Operation 4749 'select' 'check_bit_69' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4750 [1/1] (0.00ns)   --->   "%zext_ln82_69 = zext i1 %icmp_ln59_70" [firmware/model_test.cpp:82]   --->   Operation 4750 'zext' 'zext_ln82_69' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4751 [1/1] (0.43ns)   --->   "%icmp_ln82_69 = icmp_eq  i2 %zext_ln82_69, i2 %check_bit_69" [firmware/model_test.cpp:82]   --->   Operation 4751 'icmp' 'icmp_ln82_69' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4752 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_153)   --->   "%select_ln82_152 = select i1 %icmp_ln82_69, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 4752 'select' 'select_ln82_152' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4753 [1/1] (0.12ns)   --->   "%or_ln82_91 = or i1 %icmp_ln82_69, i1 %icmp_ln82_68" [firmware/model_test.cpp:82]   --->   Operation 4753 'or' 'or_ln82_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4754 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_153 = select i1 %or_ln82_91, i4 %select_ln82_152, i4 %select_ln82_140" [firmware/model_test.cpp:82]   --->   Operation 4754 'select' 'select_ln82_153' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4755 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_69)   --->   "%xor_ln82_69 = xor i1 %icmp_ln82_69, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4755 'xor' 'xor_ln82_69' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4756 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_69 = and i1 %icmp_ln59_70, i1 %xor_ln82_69" [firmware/model_test.cpp:82]   --->   Operation 4756 'and' 'and_ln82_69' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4757 [1/1] (0.27ns)   --->   "%check_bit_70 = select i1 %icmp_ln82_69, i2 2, i2 %check_bit_69" [firmware/model_test.cpp:82]   --->   Operation 4757 'select' 'check_bit_70' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4758 [1/1] (0.00ns)   --->   "%zext_ln82_70 = zext i1 %icmp_ln59_71" [firmware/model_test.cpp:82]   --->   Operation 4758 'zext' 'zext_ln82_70' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4759 [1/1] (0.43ns)   --->   "%icmp_ln82_70 = icmp_eq  i2 %zext_ln82_70, i2 %check_bit_70" [firmware/model_test.cpp:82]   --->   Operation 4759 'icmp' 'icmp_ln82_70' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4760 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_61)   --->   "%select_ln91_19 = select i1 %icmp_ln82_67, i12 %tmp_67, i12 %tmp_66" [firmware/model_test.cpp:91]   --->   Operation 4760 'select' 'select_ln91_19' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4761 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_20 = select i1 %icmp_ln82_65, i12 %tmp_65, i12 %tmp_64" [firmware/model_test.cpp:91]   --->   Operation 4761 'select' 'select_ln91_20' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4762 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_62)   --->   "%select_ln91_21 = select i1 %icmp_ln82_63, i12 %tmp_63, i12 %tmp_62" [firmware/model_test.cpp:91]   --->   Operation 4762 'select' 'select_ln91_21' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4763 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_22 = select i1 %icmp_ln82_61, i12 %tmp_61, i12 %tmp_60" [firmware/model_test.cpp:91]   --->   Operation 4763 'select' 'select_ln91_22' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4764 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_63)   --->   "%select_ln91_23 = select i1 %icmp_ln82_59, i12 %tmp_59, i12 %tmp_58" [firmware/model_test.cpp:91]   --->   Operation 4764 'select' 'select_ln91_23' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4765 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_24 = select i1 %icmp_ln82_57, i12 %tmp_57, i12 %tmp_56" [firmware/model_test.cpp:91]   --->   Operation 4765 'select' 'select_ln91_24' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4766 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_64)   --->   "%select_ln91_25 = select i1 %icmp_ln82_55, i12 %tmp_55, i12 %tmp_54" [firmware/model_test.cpp:91]   --->   Operation 4766 'select' 'select_ln91_25' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4767 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_26 = select i1 %icmp_ln82_53, i12 %tmp_53, i12 %tmp_52" [firmware/model_test.cpp:91]   --->   Operation 4767 'select' 'select_ln91_26' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4768 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_61 = select i1 %or_ln82_70, i12 %select_ln91_19, i12 %select_ln91_20" [firmware/model_test.cpp:91]   --->   Operation 4768 'select' 'select_ln91_61' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4769 [1/1] (0.12ns)   --->   "%or_ln91_7 = or i1 %or_ln82_70, i1 %or_ln82_68" [firmware/model_test.cpp:91]   --->   Operation 4769 'or' 'or_ln91_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4770 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_62 = select i1 %or_ln82_66, i12 %select_ln91_21, i12 %select_ln91_22" [firmware/model_test.cpp:91]   --->   Operation 4770 'select' 'select_ln91_62' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4771 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_28)   --->   "%or_ln91_8 = or i1 %or_ln82_66, i1 %or_ln82_64" [firmware/model_test.cpp:91]   --->   Operation 4771 'or' 'or_ln91_8' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4772 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_63 = select i1 %or_ln82_62, i12 %select_ln91_23, i12 %select_ln91_24" [firmware/model_test.cpp:91]   --->   Operation 4772 'select' 'select_ln91_63' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4773 [1/1] (0.12ns)   --->   "%or_ln91_9 = or i1 %or_ln82_62, i1 %or_ln82_60" [firmware/model_test.cpp:91]   --->   Operation 4773 'or' 'or_ln91_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4774 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_64 = select i1 %or_ln82_58, i12 %select_ln91_25, i12 %select_ln91_26" [firmware/model_test.cpp:91]   --->   Operation 4774 'select' 'select_ln91_64' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4775 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_38)   --->   "%or_ln91_10 = or i1 %or_ln82_58, i1 %or_ln82_56" [firmware/model_test.cpp:91]   --->   Operation 4775 'or' 'or_ln91_10' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4776 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_93)   --->   "%select_ln91_82 = select i1 %or_ln91_7, i12 %select_ln91_61, i12 %select_ln91_62" [firmware/model_test.cpp:91]   --->   Operation 4776 'select' 'select_ln91_82' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4777 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_28 = or i1 %or_ln91_7, i1 %or_ln91_8" [firmware/model_test.cpp:91]   --->   Operation 4777 'or' 'or_ln91_28' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4778 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_83 = select i1 %or_ln91_9, i12 %select_ln91_63, i12 %select_ln91_64" [firmware/model_test.cpp:91]   --->   Operation 4778 'select' 'select_ln91_83' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4779 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_38)   --->   "%or_ln91_29 = or i1 %or_ln91_9, i1 %or_ln91_10" [firmware/model_test.cpp:91]   --->   Operation 4779 'or' 'or_ln91_29' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4780 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_93 = select i1 %or_ln91_28, i12 %select_ln91_82, i12 %select_ln91_83" [firmware/model_test.cpp:91]   --->   Operation 4780 'select' 'select_ln91_93' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4781 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_38 = or i1 %or_ln91_28, i1 %or_ln91_29" [firmware/model_test.cpp:91]   --->   Operation 4781 'or' 'or_ln91_38' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4782 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_98 = select i1 %or_ln91_38, i12 %select_ln91_93, i12 %select_ln91_94" [firmware/model_test.cpp:91]   --->   Operation 4782 'select' 'select_ln91_98' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4783 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_201)   --->   "%or_ln82_152 = or i1 %icmp_ln82_136, i1 %icmp_ln82_135" [firmware/model_test.cpp:82]   --->   Operation 4783 'or' 'or_ln82_152' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4784 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_199)   --->   "%or_ln82_168 = or i1 %icmp_ln82_152, i1 %icmp_ln82_151" [firmware/model_test.cpp:82]   --->   Operation 4784 'or' 'or_ln82_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4785 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_335)   --->   "%select_ln82_330 = select i1 %icmp_ln82_153, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 4785 'select' 'select_ln82_330' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4786 [1/1] (0.12ns)   --->   "%or_ln82_169 = or i1 %icmp_ln82_153, i1 %icmp_ln82_152" [firmware/model_test.cpp:82]   --->   Operation 4786 'or' 'or_ln82_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4787 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_335)   --->   "%select_ln82_331 = select i1 %or_ln82_169, i4 %select_ln82_330, i4 %select_ln82_327" [firmware/model_test.cpp:82]   --->   Operation 4787 'select' 'select_ln82_331' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4788 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_199)   --->   "%or_ln82_170 = or i1 %icmp_ln82_154, i1 %icmp_ln82_153" [firmware/model_test.cpp:82]   --->   Operation 4788 'or' 'or_ln82_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4789 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_335)   --->   "%select_ln82_334 = select i1 %icmp_ln82_155, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 4789 'select' 'select_ln82_334' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4790 [1/1] (0.12ns)   --->   "%or_ln82_171 = or i1 %icmp_ln82_155, i1 %icmp_ln82_154" [firmware/model_test.cpp:82]   --->   Operation 4790 'or' 'or_ln82_171' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4791 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_335 = select i1 %or_ln82_171, i4 %select_ln82_334, i4 %select_ln82_331" [firmware/model_test.cpp:82]   --->   Operation 4791 'select' 'select_ln82_335' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4792 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_185)   --->   "%or_ln82_172 = or i1 %icmp_ln82_156, i1 %icmp_ln82_155" [firmware/model_test.cpp:82]   --->   Operation 4792 'or' 'or_ln82_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4793 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_343)   --->   "%select_ln82_338 = select i1 %icmp_ln82_157, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 4793 'select' 'select_ln82_338' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4794 [1/1] (0.12ns)   --->   "%or_ln82_173 = or i1 %icmp_ln82_157, i1 %icmp_ln82_156" [firmware/model_test.cpp:82]   --->   Operation 4794 'or' 'or_ln82_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4795 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_343)   --->   "%select_ln82_339 = select i1 %or_ln82_173, i4 %select_ln82_338, i4 %select_ln82_335" [firmware/model_test.cpp:82]   --->   Operation 4795 'select' 'select_ln82_339' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4796 [1/1] (0.12ns)   --->   "%or_ln82_174 = or i1 %icmp_ln82_158, i1 %icmp_ln82_157" [firmware/model_test.cpp:82]   --->   Operation 4796 'or' 'or_ln82_174' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4797 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_343)   --->   "%select_ln82_342 = select i1 %icmp_ln82_159, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 4797 'select' 'select_ln82_342' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4798 [1/1] (0.12ns)   --->   "%or_ln82_175 = or i1 %icmp_ln82_159, i1 %icmp_ln82_158" [firmware/model_test.cpp:82]   --->   Operation 4798 'or' 'or_ln82_175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4799 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_343 = select i1 %or_ln82_175, i4 %select_ln82_342, i4 %select_ln82_339" [firmware/model_test.cpp:82]   --->   Operation 4799 'select' 'select_ln82_343' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4800 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_184)   --->   "%or_ln82_176 = or i1 %icmp_ln82_160, i1 %icmp_ln82_159" [firmware/model_test.cpp:82]   --->   Operation 4800 'or' 'or_ln82_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4801 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_351)   --->   "%select_ln82_346 = select i1 %icmp_ln82_161, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 4801 'select' 'select_ln82_346' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4802 [1/1] (0.12ns)   --->   "%or_ln82_177 = or i1 %icmp_ln82_161, i1 %icmp_ln82_160" [firmware/model_test.cpp:82]   --->   Operation 4802 'or' 'or_ln82_177' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4803 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_351)   --->   "%select_ln82_347 = select i1 %or_ln82_177, i4 %select_ln82_346, i4 %select_ln82_343" [firmware/model_test.cpp:82]   --->   Operation 4803 'select' 'select_ln82_347' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4804 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_161)   --->   "%xor_ln82_161 = xor i1 %icmp_ln82_161, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4804 'xor' 'xor_ln82_161' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4805 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_161 = and i1 %and_ln82_63, i1 %xor_ln82_161" [firmware/model_test.cpp:82]   --->   Operation 4805 'and' 'and_ln82_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4806 [1/1] (0.27ns)   --->   "%check_bit_162 = select i1 %icmp_ln82_161, i2 2, i2 %check_bit_161" [firmware/model_test.cpp:82]   --->   Operation 4806 'select' 'check_bit_162' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4807 [1/1] (0.00ns)   --->   "%zext_ln82_162 = zext i1 %and_ln82_64" [firmware/model_test.cpp:82]   --->   Operation 4807 'zext' 'zext_ln82_162' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4808 [1/1] (0.43ns)   --->   "%icmp_ln82_162 = icmp_eq  i2 %zext_ln82_162, i2 %check_bit_162" [firmware/model_test.cpp:82]   --->   Operation 4808 'icmp' 'icmp_ln82_162' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4809 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_184)   --->   "%or_ln82_178 = or i1 %icmp_ln82_162, i1 %icmp_ln82_161" [firmware/model_test.cpp:82]   --->   Operation 4809 'or' 'or_ln82_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4810 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_162)   --->   "%xor_ln82_162 = xor i1 %icmp_ln82_162, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4810 'xor' 'xor_ln82_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4811 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_162 = and i1 %and_ln82_64, i1 %xor_ln82_162" [firmware/model_test.cpp:82]   --->   Operation 4811 'and' 'and_ln82_162' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4812 [1/1] (0.27ns)   --->   "%check_bit_163 = select i1 %icmp_ln82_162, i2 2, i2 %check_bit_162" [firmware/model_test.cpp:82]   --->   Operation 4812 'select' 'check_bit_163' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4813 [1/1] (0.00ns)   --->   "%zext_ln82_163 = zext i1 %and_ln82_65" [firmware/model_test.cpp:82]   --->   Operation 4813 'zext' 'zext_ln82_163' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4814 [1/1] (0.43ns)   --->   "%icmp_ln82_163 = icmp_eq  i2 %zext_ln82_163, i2 %check_bit_163" [firmware/model_test.cpp:82]   --->   Operation 4814 'icmp' 'icmp_ln82_163' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4815 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_351)   --->   "%select_ln82_350 = select i1 %icmp_ln82_163, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 4815 'select' 'select_ln82_350' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4816 [1/1] (0.12ns)   --->   "%or_ln82_179 = or i1 %icmp_ln82_163, i1 %icmp_ln82_162" [firmware/model_test.cpp:82]   --->   Operation 4816 'or' 'or_ln82_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4817 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_351 = select i1 %or_ln82_179, i4 %select_ln82_350, i4 %select_ln82_347" [firmware/model_test.cpp:82]   --->   Operation 4817 'select' 'select_ln82_351' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4818 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_163)   --->   "%xor_ln82_163 = xor i1 %icmp_ln82_163, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4818 'xor' 'xor_ln82_163' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4819 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_163 = and i1 %and_ln82_65, i1 %xor_ln82_163" [firmware/model_test.cpp:82]   --->   Operation 4819 'and' 'and_ln82_163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4820 [1/1] (0.27ns)   --->   "%check_bit_164 = select i1 %icmp_ln82_163, i2 2, i2 %check_bit_163" [firmware/model_test.cpp:82]   --->   Operation 4820 'select' 'check_bit_164' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4821 [1/1] (0.00ns)   --->   "%zext_ln82_164 = zext i1 %and_ln82_66" [firmware/model_test.cpp:82]   --->   Operation 4821 'zext' 'zext_ln82_164' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4822 [1/1] (0.43ns)   --->   "%icmp_ln82_164 = icmp_eq  i2 %zext_ln82_164, i2 %check_bit_164" [firmware/model_test.cpp:82]   --->   Operation 4822 'icmp' 'icmp_ln82_164' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4823 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_193)   --->   "%or_ln82_180 = or i1 %icmp_ln82_164, i1 %icmp_ln82_163" [firmware/model_test.cpp:82]   --->   Operation 4823 'or' 'or_ln82_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4824 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_164)   --->   "%xor_ln82_164 = xor i1 %icmp_ln82_164, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4824 'xor' 'xor_ln82_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4825 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_164 = and i1 %and_ln82_66, i1 %xor_ln82_164" [firmware/model_test.cpp:82]   --->   Operation 4825 'and' 'and_ln82_164' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4826 [1/1] (0.27ns)   --->   "%check_bit_165 = select i1 %icmp_ln82_164, i2 2, i2 %check_bit_164" [firmware/model_test.cpp:82]   --->   Operation 4826 'select' 'check_bit_165' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4827 [1/1] (0.00ns)   --->   "%zext_ln82_165 = zext i1 %and_ln82_67" [firmware/model_test.cpp:82]   --->   Operation 4827 'zext' 'zext_ln82_165' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4828 [1/1] (0.43ns)   --->   "%icmp_ln82_165 = icmp_eq  i2 %zext_ln82_165, i2 %check_bit_165" [firmware/model_test.cpp:82]   --->   Operation 4828 'icmp' 'icmp_ln82_165' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4829 [1/1] (0.12ns)   --->   "%or_ln82_181 = or i1 %icmp_ln82_165, i1 %icmp_ln82_164" [firmware/model_test.cpp:82]   --->   Operation 4829 'or' 'or_ln82_181' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4830 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_165)   --->   "%xor_ln82_165 = xor i1 %icmp_ln82_165, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4830 'xor' 'xor_ln82_165' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4831 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_165 = and i1 %and_ln82_67, i1 %xor_ln82_165" [firmware/model_test.cpp:82]   --->   Operation 4831 'and' 'and_ln82_165' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4832 [1/1] (0.27ns)   --->   "%check_bit_166 = select i1 %icmp_ln82_165, i2 2, i2 %check_bit_165" [firmware/model_test.cpp:82]   --->   Operation 4832 'select' 'check_bit_166' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4833 [1/1] (0.00ns)   --->   "%zext_ln82_166 = zext i1 %and_ln82_68" [firmware/model_test.cpp:82]   --->   Operation 4833 'zext' 'zext_ln82_166' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4834 [1/1] (0.43ns)   --->   "%icmp_ln82_166 = icmp_eq  i2 %zext_ln82_166, i2 %check_bit_166" [firmware/model_test.cpp:82]   --->   Operation 4834 'icmp' 'icmp_ln82_166' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4835 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_193)   --->   "%or_ln82_182 = or i1 %icmp_ln82_166, i1 %icmp_ln82_165" [firmware/model_test.cpp:82]   --->   Operation 4835 'or' 'or_ln82_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4836 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_193)   --->   "%or_ln82_183 = or i1 %or_ln82_182, i1 %or_ln82_180" [firmware/model_test.cpp:82]   --->   Operation 4836 'or' 'or_ln82_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4837 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_184 = or i1 %or_ln82_178, i1 %or_ln82_176" [firmware/model_test.cpp:82]   --->   Operation 4837 'or' 'or_ln82_184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4838 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_364)   --->   "%select_ln82_357 = select i1 %or_ln82_174, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 4838 'select' 'select_ln82_357' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4839 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_185 = or i1 %or_ln82_174, i1 %or_ln82_172" [firmware/model_test.cpp:82]   --->   Operation 4839 'or' 'or_ln82_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4840 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_199)   --->   "%or_ln82_186 = or i1 %or_ln82_170, i1 %or_ln82_168" [firmware/model_test.cpp:82]   --->   Operation 4840 'or' 'or_ln82_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4841 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_201)   --->   "%or_ln82_190 = or i1 %or_ln82_154, i1 %or_ln82_152" [firmware/model_test.cpp:82]   --->   Operation 4841 'or' 'or_ln82_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4842 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_193 = or i1 %or_ln82_183, i1 %or_ln82_184" [firmware/model_test.cpp:82]   --->   Operation 4842 'or' 'or_ln82_193' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4843 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_364)   --->   "%select_ln82_358 = select i1 %or_ln82_185, i2 %select_ln82_357, i2 2" [firmware/model_test.cpp:82]   --->   Operation 4843 'select' 'select_ln82_358' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4844 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_199)   --->   "%or_ln82_194 = or i1 %or_ln82_185, i1 %or_ln82_186" [firmware/model_test.cpp:82]   --->   Operation 4844 'or' 'or_ln82_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4845 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_362)   --->   "%select_ln82_359 = select i1 %or_ln82_187, i3 6, i3 5" [firmware/model_test.cpp:82]   --->   Operation 4845 'select' 'select_ln82_359' <Predicate = (or_ln82_195)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4846 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_362)   --->   "%or_ln82_196 = or i1 %or_ln82_189, i1 %or_ln82_154" [firmware/model_test.cpp:82]   --->   Operation 4846 'or' 'or_ln82_196' <Predicate = (!or_ln82_195)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4847 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_362)   --->   "%select_ln82_360 = select i1 %or_ln82_196, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 4847 'select' 'select_ln82_360' <Predicate = (!or_ln82_195)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4848 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_201)   --->   "%or_ln82_197 = or i1 %or_ln82_189, i1 %or_ln82_190" [firmware/model_test.cpp:82]   --->   Operation 4848 'or' 'or_ln82_197' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4849 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_364)   --->   "%select_ln82_361 = select i1 %or_ln82_193, i2 3, i2 %select_ln82_358" [firmware/model_test.cpp:82]   --->   Operation 4849 'select' 'select_ln82_361' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4850 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_364)   --->   "%sext_ln82_1 = sext i2 %select_ln82_361" [firmware/model_test.cpp:82]   --->   Operation 4850 'sext' 'sext_ln82_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4851 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_199 = or i1 %or_ln82_193, i1 %or_ln82_194" [firmware/model_test.cpp:82]   --->   Operation 4851 'or' 'or_ln82_199' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4852 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_362 = select i1 %or_ln82_195, i3 %select_ln82_359, i3 %select_ln82_360" [firmware/model_test.cpp:82]   --->   Operation 4852 'select' 'select_ln82_362' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4853 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_201)   --->   "%or_ln82_200 = or i1 %or_ln82_195, i1 %or_ln82_197" [firmware/model_test.cpp:82]   --->   Operation 4853 'or' 'or_ln82_200' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4854 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_364 = select i1 %or_ln82_199, i3 %sext_ln82_1, i3 %select_ln82_362" [firmware/model_test.cpp:82]   --->   Operation 4854 'select' 'select_ln82_364' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4855 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_201 = or i1 %or_ln82_199, i1 %or_ln82_200" [firmware/model_test.cpp:82]   --->   Operation 4855 'or' 'or_ln82_201' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4856 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_365 = select i1 %or_ln82_201, i3 %select_ln82_364, i3 %select_ln82_363" [firmware/model_test.cpp:82]   --->   Operation 4856 'select' 'select_ln82_365' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4857 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_166)   --->   "%xor_ln82_166 = xor i1 %icmp_ln82_166, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4857 'xor' 'xor_ln82_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4858 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_166 = and i1 %and_ln82_68, i1 %xor_ln82_166" [firmware/model_test.cpp:82]   --->   Operation 4858 'and' 'and_ln82_166' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4859 [1/1] (0.27ns)   --->   "%check_bit_167 = select i1 %icmp_ln82_166, i2 2, i2 %check_bit_166" [firmware/model_test.cpp:82]   --->   Operation 4859 'select' 'check_bit_167' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4860 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_164)   --->   "%select_ln91_122 = select i1 %icmp_ln82_165, i12 %tmp_67, i12 %tmp_66" [firmware/model_test.cpp:91]   --->   Operation 4860 'select' 'select_ln91_122' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4861 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_123 = select i1 %icmp_ln82_163, i12 %tmp_65, i12 %tmp_64" [firmware/model_test.cpp:91]   --->   Operation 4861 'select' 'select_ln91_123' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4862 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_165)   --->   "%select_ln91_124 = select i1 %icmp_ln82_161, i12 %tmp_63, i12 %tmp_62" [firmware/model_test.cpp:91]   --->   Operation 4862 'select' 'select_ln91_124' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4863 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_125 = select i1 %icmp_ln82_159, i12 %tmp_61, i12 %tmp_60" [firmware/model_test.cpp:91]   --->   Operation 4863 'select' 'select_ln91_125' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4864 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_166)   --->   "%select_ln91_126 = select i1 %icmp_ln82_157, i12 %tmp_59, i12 %tmp_58" [firmware/model_test.cpp:91]   --->   Operation 4864 'select' 'select_ln91_126' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4865 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_127 = select i1 %icmp_ln82_155, i12 %tmp_57, i12 %tmp_56" [firmware/model_test.cpp:91]   --->   Operation 4865 'select' 'select_ln91_127' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4866 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_167)   --->   "%select_ln91_128 = select i1 %icmp_ln82_153, i12 %tmp_55, i12 %tmp_54" [firmware/model_test.cpp:91]   --->   Operation 4866 'select' 'select_ln91_128' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4867 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_129 = select i1 %icmp_ln82_151, i12 %tmp_53, i12 %tmp_52" [firmware/model_test.cpp:91]   --->   Operation 4867 'select' 'select_ln91_129' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4868 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_164 = select i1 %or_ln82_181, i12 %select_ln91_122, i12 %select_ln91_123" [firmware/model_test.cpp:91]   --->   Operation 4868 'select' 'select_ln91_164' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4869 [1/1] (0.12ns)   --->   "%or_ln91_53 = or i1 %or_ln82_181, i1 %or_ln82_179" [firmware/model_test.cpp:91]   --->   Operation 4869 'or' 'or_ln91_53' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4870 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_165 = select i1 %or_ln82_177, i12 %select_ln91_124, i12 %select_ln91_125" [firmware/model_test.cpp:91]   --->   Operation 4870 'select' 'select_ln91_165' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4871 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_73)   --->   "%or_ln91_54 = or i1 %or_ln82_177, i1 %or_ln82_175" [firmware/model_test.cpp:91]   --->   Operation 4871 'or' 'or_ln91_54' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4872 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_166 = select i1 %or_ln82_173, i12 %select_ln91_126, i12 %select_ln91_127" [firmware/model_test.cpp:91]   --->   Operation 4872 'select' 'select_ln91_166' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4873 [1/1] (0.12ns)   --->   "%or_ln91_55 = or i1 %or_ln82_173, i1 %or_ln82_171" [firmware/model_test.cpp:91]   --->   Operation 4873 'or' 'or_ln91_55' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4874 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_167 = select i1 %or_ln82_169, i12 %select_ln91_128, i12 %select_ln91_129" [firmware/model_test.cpp:91]   --->   Operation 4874 'select' 'select_ln91_167' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4875 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_83)   --->   "%or_ln91_56 = or i1 %or_ln82_169, i1 %or_ln82_167" [firmware/model_test.cpp:91]   --->   Operation 4875 'or' 'or_ln91_56' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4876 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_195)   --->   "%select_ln91_185 = select i1 %or_ln91_53, i12 %select_ln91_164, i12 %select_ln91_165" [firmware/model_test.cpp:91]   --->   Operation 4876 'select' 'select_ln91_185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4877 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_73 = or i1 %or_ln91_53, i1 %or_ln91_54" [firmware/model_test.cpp:91]   --->   Operation 4877 'or' 'or_ln91_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4878 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_186 = select i1 %or_ln91_55, i12 %select_ln91_166, i12 %select_ln91_167" [firmware/model_test.cpp:91]   --->   Operation 4878 'select' 'select_ln91_186' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4879 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_83)   --->   "%or_ln91_74 = or i1 %or_ln91_55, i1 %or_ln91_56" [firmware/model_test.cpp:91]   --->   Operation 4879 'or' 'or_ln91_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4880 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_195 = select i1 %or_ln91_73, i12 %select_ln91_185, i12 %select_ln91_186" [firmware/model_test.cpp:91]   --->   Operation 4880 'select' 'select_ln91_195' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4881 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_83 = or i1 %or_ln91_73, i1 %or_ln91_74" [firmware/model_test.cpp:91]   --->   Operation 4881 'or' 'or_ln91_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4882 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_200 = select i1 %or_ln91_83, i12 %select_ln91_195, i12 %select_ln91_196" [firmware/model_test.cpp:91]   --->   Operation 4882 'select' 'select_ln91_200' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4883 [1/1] (0.00ns)   --->   "%zext_ln82_257 = zext i1 %and_ln82_160" [firmware/model_test.cpp:82]   --->   Operation 4883 'zext' 'zext_ln82_257' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4884 [1/1] (0.43ns)   --->   "%icmp_ln82_257 = icmp_eq  i2 %zext_ln82_257, i2 %check_bit_257" [firmware/model_test.cpp:82]   --->   Operation 4884 'icmp' 'icmp_ln82_257' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4885 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_257)   --->   "%xor_ln82_257 = xor i1 %icmp_ln82_257, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4885 'xor' 'xor_ln82_257' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4886 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_257 = and i1 %and_ln82_160, i1 %xor_ln82_257" [firmware/model_test.cpp:82]   --->   Operation 4886 'and' 'and_ln82_257' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4887 [1/1] (0.27ns)   --->   "%check_bit_258 = select i1 %icmp_ln82_257, i2 2, i2 %check_bit_257" [firmware/model_test.cpp:82]   --->   Operation 4887 'select' 'check_bit_258' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4888 [1/1] (0.00ns)   --->   "%zext_ln82_258 = zext i1 %and_ln82_161" [firmware/model_test.cpp:82]   --->   Operation 4888 'zext' 'zext_ln82_258' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4889 [1/1] (0.43ns)   --->   "%icmp_ln82_258 = icmp_eq  i2 %zext_ln82_258, i2 %check_bit_258" [firmware/model_test.cpp:82]   --->   Operation 4889 'icmp' 'icmp_ln82_258' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4890 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_258)   --->   "%xor_ln82_258 = xor i1 %icmp_ln82_258, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4890 'xor' 'xor_ln82_258' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4891 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_258 = and i1 %and_ln82_161, i1 %xor_ln82_258" [firmware/model_test.cpp:82]   --->   Operation 4891 'and' 'and_ln82_258' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4892 [1/1] (0.27ns)   --->   "%check_bit_259 = select i1 %icmp_ln82_258, i2 2, i2 %check_bit_258" [firmware/model_test.cpp:82]   --->   Operation 4892 'select' 'check_bit_259' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4893 [1/1] (0.00ns)   --->   "%zext_ln82_259 = zext i1 %and_ln82_162" [firmware/model_test.cpp:82]   --->   Operation 4893 'zext' 'zext_ln82_259' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4894 [1/1] (0.43ns)   --->   "%icmp_ln82_259 = icmp_eq  i2 %zext_ln82_259, i2 %check_bit_259" [firmware/model_test.cpp:82]   --->   Operation 4894 'icmp' 'icmp_ln82_259' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4895 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_259)   --->   "%xor_ln82_259 = xor i1 %icmp_ln82_259, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4895 'xor' 'xor_ln82_259' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4896 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_259 = and i1 %and_ln82_162, i1 %xor_ln82_259" [firmware/model_test.cpp:82]   --->   Operation 4896 'and' 'and_ln82_259' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4897 [1/1] (0.27ns)   --->   "%check_bit_260 = select i1 %icmp_ln82_259, i2 2, i2 %check_bit_259" [firmware/model_test.cpp:82]   --->   Operation 4897 'select' 'check_bit_260' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4898 [1/1] (0.00ns)   --->   "%zext_ln82_260 = zext i1 %and_ln82_163" [firmware/model_test.cpp:82]   --->   Operation 4898 'zext' 'zext_ln82_260' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4899 [1/1] (0.43ns)   --->   "%icmp_ln82_260 = icmp_eq  i2 %zext_ln82_260, i2 %check_bit_260" [firmware/model_test.cpp:82]   --->   Operation 4899 'icmp' 'icmp_ln82_260' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4900 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_260)   --->   "%xor_ln82_260 = xor i1 %icmp_ln82_260, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4900 'xor' 'xor_ln82_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4901 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_260 = and i1 %and_ln82_163, i1 %xor_ln82_260" [firmware/model_test.cpp:82]   --->   Operation 4901 'and' 'and_ln82_260' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4902 [1/1] (0.27ns)   --->   "%check_bit_261 = select i1 %icmp_ln82_260, i2 2, i2 %check_bit_260" [firmware/model_test.cpp:82]   --->   Operation 4902 'select' 'check_bit_261' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4903 [1/1] (0.00ns)   --->   "%zext_ln82_261 = zext i1 %and_ln82_164" [firmware/model_test.cpp:82]   --->   Operation 4903 'zext' 'zext_ln82_261' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4904 [1/1] (0.43ns)   --->   "%icmp_ln82_261 = icmp_eq  i2 %zext_ln82_261, i2 %check_bit_261" [firmware/model_test.cpp:82]   --->   Operation 4904 'icmp' 'icmp_ln82_261' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4905 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_261)   --->   "%xor_ln82_261 = xor i1 %icmp_ln82_261, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4905 'xor' 'xor_ln82_261' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4906 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_261 = and i1 %and_ln82_164, i1 %xor_ln82_261" [firmware/model_test.cpp:82]   --->   Operation 4906 'and' 'and_ln82_261' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4907 [1/1] (0.27ns)   --->   "%check_bit_262 = select i1 %icmp_ln82_261, i2 2, i2 %check_bit_261" [firmware/model_test.cpp:82]   --->   Operation 4907 'select' 'check_bit_262' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4908 [1/1] (0.00ns)   --->   "%zext_ln82_262 = zext i1 %and_ln82_165" [firmware/model_test.cpp:82]   --->   Operation 4908 'zext' 'zext_ln82_262' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4909 [1/1] (0.43ns)   --->   "%icmp_ln82_262 = icmp_eq  i2 %zext_ln82_262, i2 %check_bit_262" [firmware/model_test.cpp:82]   --->   Operation 4909 'icmp' 'icmp_ln82_262' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4910 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_262)   --->   "%xor_ln82_262 = xor i1 %icmp_ln82_262, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4910 'xor' 'xor_ln82_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4911 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_262 = and i1 %and_ln82_165, i1 %xor_ln82_262" [firmware/model_test.cpp:82]   --->   Operation 4911 'and' 'and_ln82_262' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4912 [1/1] (0.27ns)   --->   "%check_bit_263 = select i1 %icmp_ln82_262, i2 2, i2 %check_bit_262" [firmware/model_test.cpp:82]   --->   Operation 4912 'select' 'check_bit_263' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4913 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_352)   --->   "%xor_ln82_352 = xor i1 %icmp_ln82_352, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4913 'xor' 'xor_ln82_352' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4914 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_352 = and i1 %and_ln82_256, i1 %xor_ln82_352" [firmware/model_test.cpp:82]   --->   Operation 4914 'and' 'and_ln82_352' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4915 [1/1] (0.27ns)   --->   "%check_bit_353 = select i1 %icmp_ln82_352, i2 2, i2 %check_bit_352" [firmware/model_test.cpp:82]   --->   Operation 4915 'select' 'check_bit_353' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4916 [1/1] (0.00ns)   --->   "%zext_ln82_353 = zext i1 %and_ln82_257" [firmware/model_test.cpp:82]   --->   Operation 4916 'zext' 'zext_ln82_353' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4917 [1/1] (0.43ns)   --->   "%icmp_ln82_353 = icmp_eq  i2 %zext_ln82_353, i2 %check_bit_353" [firmware/model_test.cpp:82]   --->   Operation 4917 'icmp' 'icmp_ln82_353' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4918 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_353)   --->   "%xor_ln82_353 = xor i1 %icmp_ln82_353, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4918 'xor' 'xor_ln82_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4919 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_353 = and i1 %and_ln82_257, i1 %xor_ln82_353" [firmware/model_test.cpp:82]   --->   Operation 4919 'and' 'and_ln82_353' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4920 [1/1] (0.27ns)   --->   "%check_bit_354 = select i1 %icmp_ln82_353, i2 2, i2 %check_bit_353" [firmware/model_test.cpp:82]   --->   Operation 4920 'select' 'check_bit_354' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4921 [1/1] (0.00ns)   --->   "%zext_ln82_354 = zext i1 %and_ln82_258" [firmware/model_test.cpp:82]   --->   Operation 4921 'zext' 'zext_ln82_354' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4922 [1/1] (0.43ns)   --->   "%icmp_ln82_354 = icmp_eq  i2 %zext_ln82_354, i2 %check_bit_354" [firmware/model_test.cpp:82]   --->   Operation 4922 'icmp' 'icmp_ln82_354' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4923 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_354)   --->   "%xor_ln82_354 = xor i1 %icmp_ln82_354, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4923 'xor' 'xor_ln82_354' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4924 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_354 = and i1 %and_ln82_258, i1 %xor_ln82_354" [firmware/model_test.cpp:82]   --->   Operation 4924 'and' 'and_ln82_354' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4925 [1/1] (0.27ns)   --->   "%check_bit_355 = select i1 %icmp_ln82_354, i2 2, i2 %check_bit_354" [firmware/model_test.cpp:82]   --->   Operation 4925 'select' 'check_bit_355' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4926 [1/1] (0.00ns)   --->   "%zext_ln82_355 = zext i1 %and_ln82_259" [firmware/model_test.cpp:82]   --->   Operation 4926 'zext' 'zext_ln82_355' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4927 [1/1] (0.43ns)   --->   "%icmp_ln82_355 = icmp_eq  i2 %zext_ln82_355, i2 %check_bit_355" [firmware/model_test.cpp:82]   --->   Operation 4927 'icmp' 'icmp_ln82_355' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4928 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_355)   --->   "%xor_ln82_355 = xor i1 %icmp_ln82_355, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4928 'xor' 'xor_ln82_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4929 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_355 = and i1 %and_ln82_259, i1 %xor_ln82_355" [firmware/model_test.cpp:82]   --->   Operation 4929 'and' 'and_ln82_355' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4930 [1/1] (0.27ns)   --->   "%check_bit_356 = select i1 %icmp_ln82_355, i2 2, i2 %check_bit_355" [firmware/model_test.cpp:82]   --->   Operation 4930 'select' 'check_bit_356' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4931 [1/1] (0.00ns)   --->   "%zext_ln82_356 = zext i1 %and_ln82_260" [firmware/model_test.cpp:82]   --->   Operation 4931 'zext' 'zext_ln82_356' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4932 [1/1] (0.43ns)   --->   "%icmp_ln82_356 = icmp_eq  i2 %zext_ln82_356, i2 %check_bit_356" [firmware/model_test.cpp:82]   --->   Operation 4932 'icmp' 'icmp_ln82_356' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4933 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_356)   --->   "%xor_ln82_356 = xor i1 %icmp_ln82_356, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4933 'xor' 'xor_ln82_356' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4934 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_356 = and i1 %and_ln82_260, i1 %xor_ln82_356" [firmware/model_test.cpp:82]   --->   Operation 4934 'and' 'and_ln82_356' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4935 [1/1] (0.27ns)   --->   "%check_bit_357 = select i1 %icmp_ln82_356, i2 2, i2 %check_bit_356" [firmware/model_test.cpp:82]   --->   Operation 4935 'select' 'check_bit_357' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4936 [1/1] (0.00ns)   --->   "%zext_ln82_357 = zext i1 %and_ln82_261" [firmware/model_test.cpp:82]   --->   Operation 4936 'zext' 'zext_ln82_357' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4937 [1/1] (0.43ns)   --->   "%icmp_ln82_357 = icmp_eq  i2 %zext_ln82_357, i2 %check_bit_357" [firmware/model_test.cpp:82]   --->   Operation 4937 'icmp' 'icmp_ln82_357' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4938 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_357)   --->   "%xor_ln82_357 = xor i1 %icmp_ln82_357, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4938 'xor' 'xor_ln82_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4939 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_357 = and i1 %and_ln82_261, i1 %xor_ln82_357" [firmware/model_test.cpp:82]   --->   Operation 4939 'and' 'and_ln82_357' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4940 [1/1] (0.27ns)   --->   "%check_bit_358 = select i1 %icmp_ln82_357, i2 2, i2 %check_bit_357" [firmware/model_test.cpp:82]   --->   Operation 4940 'select' 'check_bit_358' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4941 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_446)   --->   "%xor_ln82_446 = xor i1 %icmp_ln82_446, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4941 'xor' 'xor_ln82_446' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4942 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_446 = and i1 %and_ln82_351, i1 %xor_ln82_446" [firmware/model_test.cpp:82]   --->   Operation 4942 'and' 'and_ln82_446' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4943 [1/1] (0.27ns)   --->   "%check_bit_447 = select i1 %icmp_ln82_446, i2 2, i2 %check_bit_446" [firmware/model_test.cpp:82]   --->   Operation 4943 'select' 'check_bit_447' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4944 [1/1] (0.00ns)   --->   "%zext_ln82_447 = zext i1 %and_ln82_352" [firmware/model_test.cpp:82]   --->   Operation 4944 'zext' 'zext_ln82_447' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4945 [1/1] (0.43ns)   --->   "%icmp_ln82_447 = icmp_eq  i2 %zext_ln82_447, i2 %check_bit_447" [firmware/model_test.cpp:82]   --->   Operation 4945 'icmp' 'icmp_ln82_447' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4946 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_447)   --->   "%xor_ln82_447 = xor i1 %icmp_ln82_447, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4946 'xor' 'xor_ln82_447' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4947 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_447 = and i1 %and_ln82_352, i1 %xor_ln82_447" [firmware/model_test.cpp:82]   --->   Operation 4947 'and' 'and_ln82_447' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4948 [1/1] (0.27ns)   --->   "%check_bit_448 = select i1 %icmp_ln82_447, i2 2, i2 %check_bit_447" [firmware/model_test.cpp:82]   --->   Operation 4948 'select' 'check_bit_448' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4949 [1/1] (0.00ns)   --->   "%zext_ln82_448 = zext i1 %and_ln82_353" [firmware/model_test.cpp:82]   --->   Operation 4949 'zext' 'zext_ln82_448' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4950 [1/1] (0.43ns)   --->   "%icmp_ln82_448 = icmp_eq  i2 %zext_ln82_448, i2 %check_bit_448" [firmware/model_test.cpp:82]   --->   Operation 4950 'icmp' 'icmp_ln82_448' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4951 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_448)   --->   "%xor_ln82_448 = xor i1 %icmp_ln82_448, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4951 'xor' 'xor_ln82_448' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4952 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_448 = and i1 %and_ln82_353, i1 %xor_ln82_448" [firmware/model_test.cpp:82]   --->   Operation 4952 'and' 'and_ln82_448' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4953 [1/1] (0.27ns)   --->   "%check_bit_449 = select i1 %icmp_ln82_448, i2 2, i2 %check_bit_448" [firmware/model_test.cpp:82]   --->   Operation 4953 'select' 'check_bit_449' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4954 [1/1] (0.00ns)   --->   "%zext_ln82_449 = zext i1 %and_ln82_354" [firmware/model_test.cpp:82]   --->   Operation 4954 'zext' 'zext_ln82_449' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4955 [1/1] (0.43ns)   --->   "%icmp_ln82_449 = icmp_eq  i2 %zext_ln82_449, i2 %check_bit_449" [firmware/model_test.cpp:82]   --->   Operation 4955 'icmp' 'icmp_ln82_449' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4956 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_449)   --->   "%xor_ln82_449 = xor i1 %icmp_ln82_449, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4956 'xor' 'xor_ln82_449' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4957 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_449 = and i1 %and_ln82_354, i1 %xor_ln82_449" [firmware/model_test.cpp:82]   --->   Operation 4957 'and' 'and_ln82_449' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4958 [1/1] (0.27ns)   --->   "%check_bit_450 = select i1 %icmp_ln82_449, i2 2, i2 %check_bit_449" [firmware/model_test.cpp:82]   --->   Operation 4958 'select' 'check_bit_450' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4959 [1/1] (0.00ns)   --->   "%zext_ln82_450 = zext i1 %and_ln82_355" [firmware/model_test.cpp:82]   --->   Operation 4959 'zext' 'zext_ln82_450' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4960 [1/1] (0.43ns)   --->   "%icmp_ln82_450 = icmp_eq  i2 %zext_ln82_450, i2 %check_bit_450" [firmware/model_test.cpp:82]   --->   Operation 4960 'icmp' 'icmp_ln82_450' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4961 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_450)   --->   "%xor_ln82_450 = xor i1 %icmp_ln82_450, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4961 'xor' 'xor_ln82_450' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4962 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_450 = and i1 %and_ln82_355, i1 %xor_ln82_450" [firmware/model_test.cpp:82]   --->   Operation 4962 'and' 'and_ln82_450' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4963 [1/1] (0.27ns)   --->   "%check_bit_451 = select i1 %icmp_ln82_450, i2 2, i2 %check_bit_450" [firmware/model_test.cpp:82]   --->   Operation 4963 'select' 'check_bit_451' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4964 [1/1] (0.00ns)   --->   "%zext_ln82_451 = zext i1 %and_ln82_356" [firmware/model_test.cpp:82]   --->   Operation 4964 'zext' 'zext_ln82_451' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4965 [1/1] (0.43ns)   --->   "%icmp_ln82_451 = icmp_eq  i2 %zext_ln82_451, i2 %check_bit_451" [firmware/model_test.cpp:82]   --->   Operation 4965 'icmp' 'icmp_ln82_451' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4966 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_451)   --->   "%xor_ln82_451 = xor i1 %icmp_ln82_451, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4966 'xor' 'xor_ln82_451' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4967 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_451 = and i1 %and_ln82_356, i1 %xor_ln82_451" [firmware/model_test.cpp:82]   --->   Operation 4967 'and' 'and_ln82_451' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4968 [1/1] (0.27ns)   --->   "%check_bit_452 = select i1 %icmp_ln82_451, i2 2, i2 %check_bit_451" [firmware/model_test.cpp:82]   --->   Operation 4968 'select' 'check_bit_452' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4969 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_539)   --->   "%xor_ln82_539 = xor i1 %icmp_ln82_539, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4969 'xor' 'xor_ln82_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4970 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_539 = and i1 %and_ln82_445, i1 %xor_ln82_539" [firmware/model_test.cpp:82]   --->   Operation 4970 'and' 'and_ln82_539' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4971 [1/1] (0.27ns)   --->   "%check_bit_540 = select i1 %icmp_ln82_539, i2 2, i2 %check_bit_539" [firmware/model_test.cpp:82]   --->   Operation 4971 'select' 'check_bit_540' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4972 [1/1] (0.00ns)   --->   "%zext_ln82_540 = zext i1 %and_ln82_446" [firmware/model_test.cpp:82]   --->   Operation 4972 'zext' 'zext_ln82_540' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4973 [1/1] (0.43ns)   --->   "%icmp_ln82_540 = icmp_eq  i2 %zext_ln82_540, i2 %check_bit_540" [firmware/model_test.cpp:82]   --->   Operation 4973 'icmp' 'icmp_ln82_540' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4974 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_540)   --->   "%xor_ln82_540 = xor i1 %icmp_ln82_540, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4974 'xor' 'xor_ln82_540' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4975 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_540 = and i1 %and_ln82_446, i1 %xor_ln82_540" [firmware/model_test.cpp:82]   --->   Operation 4975 'and' 'and_ln82_540' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4976 [1/1] (0.27ns)   --->   "%check_bit_541 = select i1 %icmp_ln82_540, i2 2, i2 %check_bit_540" [firmware/model_test.cpp:82]   --->   Operation 4976 'select' 'check_bit_541' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4977 [1/1] (0.00ns)   --->   "%zext_ln82_541 = zext i1 %and_ln82_447" [firmware/model_test.cpp:82]   --->   Operation 4977 'zext' 'zext_ln82_541' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4978 [1/1] (0.43ns)   --->   "%icmp_ln82_541 = icmp_eq  i2 %zext_ln82_541, i2 %check_bit_541" [firmware/model_test.cpp:82]   --->   Operation 4978 'icmp' 'icmp_ln82_541' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4979 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_541)   --->   "%xor_ln82_541 = xor i1 %icmp_ln82_541, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4979 'xor' 'xor_ln82_541' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4980 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_541 = and i1 %and_ln82_447, i1 %xor_ln82_541" [firmware/model_test.cpp:82]   --->   Operation 4980 'and' 'and_ln82_541' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4981 [1/1] (0.27ns)   --->   "%check_bit_542 = select i1 %icmp_ln82_541, i2 2, i2 %check_bit_541" [firmware/model_test.cpp:82]   --->   Operation 4981 'select' 'check_bit_542' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4982 [1/1] (0.00ns)   --->   "%zext_ln82_542 = zext i1 %and_ln82_448" [firmware/model_test.cpp:82]   --->   Operation 4982 'zext' 'zext_ln82_542' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4983 [1/1] (0.43ns)   --->   "%icmp_ln82_542 = icmp_eq  i2 %zext_ln82_542, i2 %check_bit_542" [firmware/model_test.cpp:82]   --->   Operation 4983 'icmp' 'icmp_ln82_542' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4984 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_542)   --->   "%xor_ln82_542 = xor i1 %icmp_ln82_542, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4984 'xor' 'xor_ln82_542' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4985 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_542 = and i1 %and_ln82_448, i1 %xor_ln82_542" [firmware/model_test.cpp:82]   --->   Operation 4985 'and' 'and_ln82_542' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4986 [1/1] (0.27ns)   --->   "%check_bit_543 = select i1 %icmp_ln82_542, i2 2, i2 %check_bit_542" [firmware/model_test.cpp:82]   --->   Operation 4986 'select' 'check_bit_543' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4987 [1/1] (0.00ns)   --->   "%zext_ln82_543 = zext i1 %and_ln82_449" [firmware/model_test.cpp:82]   --->   Operation 4987 'zext' 'zext_ln82_543' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4988 [1/1] (0.43ns)   --->   "%icmp_ln82_543 = icmp_eq  i2 %zext_ln82_543, i2 %check_bit_543" [firmware/model_test.cpp:82]   --->   Operation 4988 'icmp' 'icmp_ln82_543' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4989 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_543)   --->   "%xor_ln82_543 = xor i1 %icmp_ln82_543, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4989 'xor' 'xor_ln82_543' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4990 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_543 = and i1 %and_ln82_449, i1 %xor_ln82_543" [firmware/model_test.cpp:82]   --->   Operation 4990 'and' 'and_ln82_543' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4991 [1/1] (0.27ns)   --->   "%check_bit_544 = select i1 %icmp_ln82_543, i2 2, i2 %check_bit_543" [firmware/model_test.cpp:82]   --->   Operation 4991 'select' 'check_bit_544' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4992 [1/1] (0.00ns)   --->   "%zext_ln82_544 = zext i1 %and_ln82_450" [firmware/model_test.cpp:82]   --->   Operation 4992 'zext' 'zext_ln82_544' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4993 [1/1] (0.43ns)   --->   "%icmp_ln82_544 = icmp_eq  i2 %zext_ln82_544, i2 %check_bit_544" [firmware/model_test.cpp:82]   --->   Operation 4993 'icmp' 'icmp_ln82_544' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4994 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_544)   --->   "%xor_ln82_544 = xor i1 %icmp_ln82_544, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4994 'xor' 'xor_ln82_544' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4995 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_544 = and i1 %and_ln82_450, i1 %xor_ln82_544" [firmware/model_test.cpp:82]   --->   Operation 4995 'and' 'and_ln82_544' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4996 [1/1] (0.27ns)   --->   "%check_bit_545 = select i1 %icmp_ln82_544, i2 2, i2 %check_bit_544" [firmware/model_test.cpp:82]   --->   Operation 4996 'select' 'check_bit_545' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 4997 [1/1] (0.00ns)   --->   "%zext_ln82_545 = zext i1 %and_ln82_451" [firmware/model_test.cpp:82]   --->   Operation 4997 'zext' 'zext_ln82_545' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 4998 [1/1] (0.43ns)   --->   "%icmp_ln82_545 = icmp_eq  i2 %zext_ln82_545, i2 %check_bit_545" [firmware/model_test.cpp:82]   --->   Operation 4998 'icmp' 'icmp_ln82_545' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 4999 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_631)   --->   "%xor_ln82_631 = xor i1 %icmp_ln82_631, i1 1" [firmware/model_test.cpp:82]   --->   Operation 4999 'xor' 'xor_ln82_631' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5000 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_631 = and i1 %and_ln82_538, i1 %xor_ln82_631" [firmware/model_test.cpp:82]   --->   Operation 5000 'and' 'and_ln82_631' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5001 [1/1] (0.27ns)   --->   "%check_bit_632 = select i1 %icmp_ln82_631, i2 2, i2 %check_bit_631" [firmware/model_test.cpp:82]   --->   Operation 5001 'select' 'check_bit_632' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5002 [1/1] (0.00ns)   --->   "%zext_ln82_632 = zext i1 %and_ln82_539" [firmware/model_test.cpp:82]   --->   Operation 5002 'zext' 'zext_ln82_632' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5003 [1/1] (0.43ns)   --->   "%icmp_ln82_632 = icmp_eq  i2 %zext_ln82_632, i2 %check_bit_632" [firmware/model_test.cpp:82]   --->   Operation 5003 'icmp' 'icmp_ln82_632' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5004 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_632)   --->   "%xor_ln82_632 = xor i1 %icmp_ln82_632, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5004 'xor' 'xor_ln82_632' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5005 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_632 = and i1 %and_ln82_539, i1 %xor_ln82_632" [firmware/model_test.cpp:82]   --->   Operation 5005 'and' 'and_ln82_632' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5006 [1/1] (0.27ns)   --->   "%check_bit_633 = select i1 %icmp_ln82_632, i2 2, i2 %check_bit_632" [firmware/model_test.cpp:82]   --->   Operation 5006 'select' 'check_bit_633' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5007 [1/1] (0.00ns)   --->   "%zext_ln82_633 = zext i1 %and_ln82_540" [firmware/model_test.cpp:82]   --->   Operation 5007 'zext' 'zext_ln82_633' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5008 [1/1] (0.43ns)   --->   "%icmp_ln82_633 = icmp_eq  i2 %zext_ln82_633, i2 %check_bit_633" [firmware/model_test.cpp:82]   --->   Operation 5008 'icmp' 'icmp_ln82_633' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5009 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_633)   --->   "%xor_ln82_633 = xor i1 %icmp_ln82_633, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5009 'xor' 'xor_ln82_633' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5010 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_633 = and i1 %and_ln82_540, i1 %xor_ln82_633" [firmware/model_test.cpp:82]   --->   Operation 5010 'and' 'and_ln82_633' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5011 [1/1] (0.27ns)   --->   "%check_bit_634 = select i1 %icmp_ln82_633, i2 2, i2 %check_bit_633" [firmware/model_test.cpp:82]   --->   Operation 5011 'select' 'check_bit_634' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5012 [1/1] (0.00ns)   --->   "%zext_ln82_634 = zext i1 %and_ln82_541" [firmware/model_test.cpp:82]   --->   Operation 5012 'zext' 'zext_ln82_634' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5013 [1/1] (0.43ns)   --->   "%icmp_ln82_634 = icmp_eq  i2 %zext_ln82_634, i2 %check_bit_634" [firmware/model_test.cpp:82]   --->   Operation 5013 'icmp' 'icmp_ln82_634' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5014 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_634)   --->   "%xor_ln82_634 = xor i1 %icmp_ln82_634, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5014 'xor' 'xor_ln82_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5015 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_634 = and i1 %and_ln82_541, i1 %xor_ln82_634" [firmware/model_test.cpp:82]   --->   Operation 5015 'and' 'and_ln82_634' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5016 [1/1] (0.27ns)   --->   "%check_bit_635 = select i1 %icmp_ln82_634, i2 2, i2 %check_bit_634" [firmware/model_test.cpp:82]   --->   Operation 5016 'select' 'check_bit_635' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5017 [1/1] (0.00ns)   --->   "%zext_ln82_635 = zext i1 %and_ln82_542" [firmware/model_test.cpp:82]   --->   Operation 5017 'zext' 'zext_ln82_635' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5018 [1/1] (0.43ns)   --->   "%icmp_ln82_635 = icmp_eq  i2 %zext_ln82_635, i2 %check_bit_635" [firmware/model_test.cpp:82]   --->   Operation 5018 'icmp' 'icmp_ln82_635' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5019 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_635)   --->   "%xor_ln82_635 = xor i1 %icmp_ln82_635, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5019 'xor' 'xor_ln82_635' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5020 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_635 = and i1 %and_ln82_542, i1 %xor_ln82_635" [firmware/model_test.cpp:82]   --->   Operation 5020 'and' 'and_ln82_635' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5021 [1/1] (0.27ns)   --->   "%check_bit_636 = select i1 %icmp_ln82_635, i2 2, i2 %check_bit_635" [firmware/model_test.cpp:82]   --->   Operation 5021 'select' 'check_bit_636' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5022 [1/1] (0.00ns)   --->   "%zext_ln82_636 = zext i1 %and_ln82_543" [firmware/model_test.cpp:82]   --->   Operation 5022 'zext' 'zext_ln82_636' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5023 [1/1] (0.43ns)   --->   "%icmp_ln82_636 = icmp_eq  i2 %zext_ln82_636, i2 %check_bit_636" [firmware/model_test.cpp:82]   --->   Operation 5023 'icmp' 'icmp_ln82_636' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5024 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_636)   --->   "%xor_ln82_636 = xor i1 %icmp_ln82_636, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5024 'xor' 'xor_ln82_636' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5025 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_636 = and i1 %and_ln82_543, i1 %xor_ln82_636" [firmware/model_test.cpp:82]   --->   Operation 5025 'and' 'and_ln82_636' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5026 [1/1] (0.27ns)   --->   "%check_bit_637 = select i1 %icmp_ln82_636, i2 2, i2 %check_bit_636" [firmware/model_test.cpp:82]   --->   Operation 5026 'select' 'check_bit_637' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5027 [1/1] (0.00ns)   --->   "%zext_ln82_637 = zext i1 %and_ln82_544" [firmware/model_test.cpp:82]   --->   Operation 5027 'zext' 'zext_ln82_637' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5028 [1/1] (0.43ns)   --->   "%icmp_ln82_637 = icmp_eq  i2 %zext_ln82_637, i2 %check_bit_637" [firmware/model_test.cpp:82]   --->   Operation 5028 'icmp' 'icmp_ln82_637' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5029 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_722)   --->   "%xor_ln82_722 = xor i1 %icmp_ln82_722, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5029 'xor' 'xor_ln82_722' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5030 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_722 = and i1 %and_ln82_630, i1 %xor_ln82_722" [firmware/model_test.cpp:82]   --->   Operation 5030 'and' 'and_ln82_722' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5031 [1/1] (0.27ns)   --->   "%check_bit_723 = select i1 %icmp_ln82_722, i2 2, i2 %check_bit_722" [firmware/model_test.cpp:82]   --->   Operation 5031 'select' 'check_bit_723' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5032 [1/1] (0.00ns)   --->   "%zext_ln82_723 = zext i1 %and_ln82_631" [firmware/model_test.cpp:82]   --->   Operation 5032 'zext' 'zext_ln82_723' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5033 [1/1] (0.43ns)   --->   "%icmp_ln82_723 = icmp_eq  i2 %zext_ln82_723, i2 %check_bit_723" [firmware/model_test.cpp:82]   --->   Operation 5033 'icmp' 'icmp_ln82_723' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5034 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_723)   --->   "%xor_ln82_723 = xor i1 %icmp_ln82_723, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5034 'xor' 'xor_ln82_723' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5035 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_723 = and i1 %and_ln82_631, i1 %xor_ln82_723" [firmware/model_test.cpp:82]   --->   Operation 5035 'and' 'and_ln82_723' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5036 [1/1] (0.27ns)   --->   "%check_bit_724 = select i1 %icmp_ln82_723, i2 2, i2 %check_bit_723" [firmware/model_test.cpp:82]   --->   Operation 5036 'select' 'check_bit_724' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5037 [1/1] (0.00ns)   --->   "%zext_ln82_724 = zext i1 %and_ln82_632" [firmware/model_test.cpp:82]   --->   Operation 5037 'zext' 'zext_ln82_724' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5038 [1/1] (0.43ns)   --->   "%icmp_ln82_724 = icmp_eq  i2 %zext_ln82_724, i2 %check_bit_724" [firmware/model_test.cpp:82]   --->   Operation 5038 'icmp' 'icmp_ln82_724' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5039 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_724)   --->   "%xor_ln82_724 = xor i1 %icmp_ln82_724, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5039 'xor' 'xor_ln82_724' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5040 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_724 = and i1 %and_ln82_632, i1 %xor_ln82_724" [firmware/model_test.cpp:82]   --->   Operation 5040 'and' 'and_ln82_724' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5041 [1/1] (0.27ns)   --->   "%check_bit_725 = select i1 %icmp_ln82_724, i2 2, i2 %check_bit_724" [firmware/model_test.cpp:82]   --->   Operation 5041 'select' 'check_bit_725' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5042 [1/1] (0.00ns)   --->   "%zext_ln82_725 = zext i1 %and_ln82_633" [firmware/model_test.cpp:82]   --->   Operation 5042 'zext' 'zext_ln82_725' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5043 [1/1] (0.43ns)   --->   "%icmp_ln82_725 = icmp_eq  i2 %zext_ln82_725, i2 %check_bit_725" [firmware/model_test.cpp:82]   --->   Operation 5043 'icmp' 'icmp_ln82_725' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5044 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_725)   --->   "%xor_ln82_725 = xor i1 %icmp_ln82_725, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5044 'xor' 'xor_ln82_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5045 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_725 = and i1 %and_ln82_633, i1 %xor_ln82_725" [firmware/model_test.cpp:82]   --->   Operation 5045 'and' 'and_ln82_725' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5046 [1/1] (0.27ns)   --->   "%check_bit_726 = select i1 %icmp_ln82_725, i2 2, i2 %check_bit_725" [firmware/model_test.cpp:82]   --->   Operation 5046 'select' 'check_bit_726' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5047 [1/1] (0.00ns)   --->   "%zext_ln82_726 = zext i1 %and_ln82_634" [firmware/model_test.cpp:82]   --->   Operation 5047 'zext' 'zext_ln82_726' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5048 [1/1] (0.43ns)   --->   "%icmp_ln82_726 = icmp_eq  i2 %zext_ln82_726, i2 %check_bit_726" [firmware/model_test.cpp:82]   --->   Operation 5048 'icmp' 'icmp_ln82_726' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5049 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_726)   --->   "%xor_ln82_726 = xor i1 %icmp_ln82_726, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5049 'xor' 'xor_ln82_726' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5050 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_726 = and i1 %and_ln82_634, i1 %xor_ln82_726" [firmware/model_test.cpp:82]   --->   Operation 5050 'and' 'and_ln82_726' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5051 [1/1] (0.27ns)   --->   "%check_bit_727 = select i1 %icmp_ln82_726, i2 2, i2 %check_bit_726" [firmware/model_test.cpp:82]   --->   Operation 5051 'select' 'check_bit_727' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5052 [1/1] (0.00ns)   --->   "%zext_ln82_727 = zext i1 %and_ln82_635" [firmware/model_test.cpp:82]   --->   Operation 5052 'zext' 'zext_ln82_727' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5053 [1/1] (0.43ns)   --->   "%icmp_ln82_727 = icmp_eq  i2 %zext_ln82_727, i2 %check_bit_727" [firmware/model_test.cpp:82]   --->   Operation 5053 'icmp' 'icmp_ln82_727' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5054 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_727)   --->   "%xor_ln82_727 = xor i1 %icmp_ln82_727, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5054 'xor' 'xor_ln82_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5055 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_727 = and i1 %and_ln82_635, i1 %xor_ln82_727" [firmware/model_test.cpp:82]   --->   Operation 5055 'and' 'and_ln82_727' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5056 [1/1] (0.27ns)   --->   "%check_bit_728 = select i1 %icmp_ln82_727, i2 2, i2 %check_bit_727" [firmware/model_test.cpp:82]   --->   Operation 5056 'select' 'check_bit_728' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5057 [1/1] (0.00ns)   --->   "%zext_ln82_728 = zext i1 %and_ln82_636" [firmware/model_test.cpp:82]   --->   Operation 5057 'zext' 'zext_ln82_728' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5058 [1/1] (0.43ns)   --->   "%icmp_ln82_728 = icmp_eq  i2 %zext_ln82_728, i2 %check_bit_728" [firmware/model_test.cpp:82]   --->   Operation 5058 'icmp' 'icmp_ln82_728' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5059 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_901)   --->   "%xor_ln82_811 = xor i1 %icmp_ln82_811, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5059 'xor' 'xor_ln82_811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5060 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_901)   --->   "%and_ln82_811 = and i1 %and_ln82_720, i1 %xor_ln82_811" [firmware/model_test.cpp:82]   --->   Operation 5060 'and' 'and_ln82_811' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5061 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_902)   --->   "%xor_ln82_812 = xor i1 %icmp_ln82_812, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5061 'xor' 'xor_ln82_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5062 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_902)   --->   "%and_ln82_812 = and i1 %and_ln82_721, i1 %xor_ln82_812" [firmware/model_test.cpp:82]   --->   Operation 5062 'and' 'and_ln82_812' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5063 [1/1] (0.27ns)   --->   "%check_bit_813 = select i1 %icmp_ln82_812, i2 2, i2 %check_bit_812" [firmware/model_test.cpp:82]   --->   Operation 5063 'select' 'check_bit_813' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5064 [1/1] (0.00ns)   --->   "%zext_ln82_813 = zext i1 %and_ln82_722" [firmware/model_test.cpp:82]   --->   Operation 5064 'zext' 'zext_ln82_813' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5065 [1/1] (0.43ns)   --->   "%icmp_ln82_813 = icmp_eq  i2 %zext_ln82_813, i2 %check_bit_813" [firmware/model_test.cpp:82]   --->   Operation 5065 'icmp' 'icmp_ln82_813' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5066 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_903)   --->   "%xor_ln82_813 = xor i1 %icmp_ln82_813, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5066 'xor' 'xor_ln82_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5067 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_903)   --->   "%and_ln82_813 = and i1 %and_ln82_722, i1 %xor_ln82_813" [firmware/model_test.cpp:82]   --->   Operation 5067 'and' 'and_ln82_813' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5068 [1/1] (0.27ns)   --->   "%check_bit_814 = select i1 %icmp_ln82_813, i2 2, i2 %check_bit_813" [firmware/model_test.cpp:82]   --->   Operation 5068 'select' 'check_bit_814' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5069 [1/1] (0.00ns)   --->   "%zext_ln82_814 = zext i1 %and_ln82_723" [firmware/model_test.cpp:82]   --->   Operation 5069 'zext' 'zext_ln82_814' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5070 [1/1] (0.43ns)   --->   "%icmp_ln82_814 = icmp_eq  i2 %zext_ln82_814, i2 %check_bit_814" [firmware/model_test.cpp:82]   --->   Operation 5070 'icmp' 'icmp_ln82_814' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5071 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_904)   --->   "%xor_ln82_814 = xor i1 %icmp_ln82_814, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5071 'xor' 'xor_ln82_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5072 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_904)   --->   "%and_ln82_814 = and i1 %and_ln82_723, i1 %xor_ln82_814" [firmware/model_test.cpp:82]   --->   Operation 5072 'and' 'and_ln82_814' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5073 [1/1] (0.27ns)   --->   "%check_bit_815 = select i1 %icmp_ln82_814, i2 2, i2 %check_bit_814" [firmware/model_test.cpp:82]   --->   Operation 5073 'select' 'check_bit_815' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5074 [1/1] (0.00ns)   --->   "%zext_ln82_815 = zext i1 %and_ln82_724" [firmware/model_test.cpp:82]   --->   Operation 5074 'zext' 'zext_ln82_815' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5075 [1/1] (0.43ns)   --->   "%icmp_ln82_815 = icmp_eq  i2 %zext_ln82_815, i2 %check_bit_815" [firmware/model_test.cpp:82]   --->   Operation 5075 'icmp' 'icmp_ln82_815' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5076 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_905)   --->   "%xor_ln82_815 = xor i1 %icmp_ln82_815, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5076 'xor' 'xor_ln82_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5077 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_905)   --->   "%and_ln82_815 = and i1 %and_ln82_724, i1 %xor_ln82_815" [firmware/model_test.cpp:82]   --->   Operation 5077 'and' 'and_ln82_815' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5078 [1/1] (0.27ns)   --->   "%check_bit_816 = select i1 %icmp_ln82_815, i2 2, i2 %check_bit_815" [firmware/model_test.cpp:82]   --->   Operation 5078 'select' 'check_bit_816' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5079 [1/1] (0.00ns)   --->   "%zext_ln82_816 = zext i1 %and_ln82_725" [firmware/model_test.cpp:82]   --->   Operation 5079 'zext' 'zext_ln82_816' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5080 [1/1] (0.43ns)   --->   "%icmp_ln82_816 = icmp_eq  i2 %zext_ln82_816, i2 %check_bit_816" [firmware/model_test.cpp:82]   --->   Operation 5080 'icmp' 'icmp_ln82_816' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5081 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_906)   --->   "%xor_ln82_816 = xor i1 %icmp_ln82_816, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5081 'xor' 'xor_ln82_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5082 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_906)   --->   "%and_ln82_816 = and i1 %and_ln82_725, i1 %xor_ln82_816" [firmware/model_test.cpp:82]   --->   Operation 5082 'and' 'and_ln82_816' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5083 [1/1] (0.27ns)   --->   "%check_bit_817 = select i1 %icmp_ln82_816, i2 2, i2 %check_bit_816" [firmware/model_test.cpp:82]   --->   Operation 5083 'select' 'check_bit_817' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5084 [1/1] (0.00ns)   --->   "%zext_ln82_817 = zext i1 %and_ln82_726" [firmware/model_test.cpp:82]   --->   Operation 5084 'zext' 'zext_ln82_817' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5085 [1/1] (0.43ns)   --->   "%icmp_ln82_817 = icmp_eq  i2 %zext_ln82_817, i2 %check_bit_817" [firmware/model_test.cpp:82]   --->   Operation 5085 'icmp' 'icmp_ln82_817' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5086 [1/1] (0.27ns)   --->   "%check_bit_818 = select i1 %icmp_ln82_817, i2 2, i2 %check_bit_817" [firmware/model_test.cpp:82]   --->   Operation 5086 'select' 'check_bit_818' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5087 [1/1] (0.00ns)   --->   "%zext_ln82_818 = zext i1 %and_ln82_727" [firmware/model_test.cpp:82]   --->   Operation 5087 'zext' 'zext_ln82_818' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5088 [1/1] (0.43ns)   --->   "%icmp_ln82_818 = icmp_eq  i2 %zext_ln82_818, i2 %check_bit_818" [firmware/model_test.cpp:82]   --->   Operation 5088 'icmp' 'icmp_ln82_818' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5089 [1/1] (0.27ns)   --->   "%check_bit_901 = select i1 %icmp_ln82_900, i2 2, i2 %check_bit_900" [firmware/model_test.cpp:82]   --->   Operation 5089 'select' 'check_bit_901' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5090 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_901)   --->   "%zext_ln82_901 = zext i1 %and_ln82_811" [firmware/model_test.cpp:82]   --->   Operation 5090 'zext' 'zext_ln82_901' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5091 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_901 = icmp_eq  i2 %zext_ln82_901, i2 %check_bit_901" [firmware/model_test.cpp:82]   --->   Operation 5091 'icmp' 'icmp_ln82_901' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5092 [1/1] (0.27ns)   --->   "%check_bit_902 = select i1 %icmp_ln82_901, i2 2, i2 %check_bit_901" [firmware/model_test.cpp:82]   --->   Operation 5092 'select' 'check_bit_902' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5093 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_902)   --->   "%zext_ln82_902 = zext i1 %and_ln82_812" [firmware/model_test.cpp:82]   --->   Operation 5093 'zext' 'zext_ln82_902' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5094 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_902 = icmp_eq  i2 %zext_ln82_902, i2 %check_bit_902" [firmware/model_test.cpp:82]   --->   Operation 5094 'icmp' 'icmp_ln82_902' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5095 [1/1] (0.27ns)   --->   "%check_bit_903 = select i1 %icmp_ln82_902, i2 2, i2 %check_bit_902" [firmware/model_test.cpp:82]   --->   Operation 5095 'select' 'check_bit_903' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5096 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_903)   --->   "%zext_ln82_903 = zext i1 %and_ln82_813" [firmware/model_test.cpp:82]   --->   Operation 5096 'zext' 'zext_ln82_903' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5097 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_903 = icmp_eq  i2 %zext_ln82_903, i2 %check_bit_903" [firmware/model_test.cpp:82]   --->   Operation 5097 'icmp' 'icmp_ln82_903' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5098 [1/1] (0.27ns)   --->   "%check_bit_904 = select i1 %icmp_ln82_903, i2 2, i2 %check_bit_903" [firmware/model_test.cpp:82]   --->   Operation 5098 'select' 'check_bit_904' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5099 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_904)   --->   "%zext_ln82_904 = zext i1 %and_ln82_814" [firmware/model_test.cpp:82]   --->   Operation 5099 'zext' 'zext_ln82_904' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5100 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_904 = icmp_eq  i2 %zext_ln82_904, i2 %check_bit_904" [firmware/model_test.cpp:82]   --->   Operation 5100 'icmp' 'icmp_ln82_904' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5101 [1/1] (0.27ns)   --->   "%check_bit_905 = select i1 %icmp_ln82_904, i2 2, i2 %check_bit_904" [firmware/model_test.cpp:82]   --->   Operation 5101 'select' 'check_bit_905' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5102 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_905)   --->   "%zext_ln82_905 = zext i1 %and_ln82_815" [firmware/model_test.cpp:82]   --->   Operation 5102 'zext' 'zext_ln82_905' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5103 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_905 = icmp_eq  i2 %zext_ln82_905, i2 %check_bit_905" [firmware/model_test.cpp:82]   --->   Operation 5103 'icmp' 'icmp_ln82_905' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_12 : Operation 5104 [1/1] (0.27ns)   --->   "%check_bit_906 = select i1 %icmp_ln82_905, i2 2, i2 %check_bit_905" [firmware/model_test.cpp:82]   --->   Operation 5104 'select' 'check_bit_906' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_12 : Operation 5105 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_906)   --->   "%zext_ln82_906 = zext i1 %and_ln82_816" [firmware/model_test.cpp:82]   --->   Operation 5105 'zext' 'zext_ln82_906' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 5106 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_906 = icmp_eq  i2 %zext_ln82_906, i2 %check_bit_906" [firmware/model_test.cpp:82]   --->   Operation 5106 'icmp' 'icmp_ln82_906' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 4.37>
ST_13 : Operation 5107 [1/1] (0.74ns)   --->   "%icmp_ln59_73 = icmp_ne  i12 %tmp_72, i12 0" [firmware/model_test.cpp:59]   --->   Operation 5107 'icmp' 'icmp_ln59_73' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5108 [1/1] (0.74ns)   --->   "%icmp_ln59_74 = icmp_ne  i12 %tmp_73, i12 0" [firmware/model_test.cpp:59]   --->   Operation 5108 'icmp' 'icmp_ln59_74' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5109 [1/1] (0.74ns)   --->   "%icmp_ln59_75 = icmp_ne  i12 %tmp_74, i12 0" [firmware/model_test.cpp:59]   --->   Operation 5109 'icmp' 'icmp_ln59_75' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5110 [1/1] (0.74ns)   --->   "%icmp_ln59_76 = icmp_ne  i12 %tmp_75, i12 0" [firmware/model_test.cpp:59]   --->   Operation 5110 'icmp' 'icmp_ln59_76' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5111 [1/1] (0.74ns)   --->   "%icmp_ln59_77 = icmp_ne  i12 %tmp_76, i12 0" [firmware/model_test.cpp:59]   --->   Operation 5111 'icmp' 'icmp_ln59_77' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5112 [1/1] (0.74ns)   --->   "%icmp_ln59_78 = icmp_ne  i12 %tmp_77, i12 0" [firmware/model_test.cpp:59]   --->   Operation 5112 'icmp' 'icmp_ln59_78' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5113 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_70)   --->   "%xor_ln82_70 = xor i1 %icmp_ln82_70, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5113 'xor' 'xor_ln82_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5114 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_70 = and i1 %icmp_ln59_71, i1 %xor_ln82_70" [firmware/model_test.cpp:82]   --->   Operation 5114 'and' 'and_ln82_70' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5115 [1/1] (0.27ns)   --->   "%check_bit_71 = select i1 %icmp_ln82_70, i2 2, i2 %check_bit_70" [firmware/model_test.cpp:82]   --->   Operation 5115 'select' 'check_bit_71' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5116 [1/1] (0.00ns)   --->   "%zext_ln82_71 = zext i1 %icmp_ln59_72" [firmware/model_test.cpp:82]   --->   Operation 5116 'zext' 'zext_ln82_71' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5117 [1/1] (0.43ns)   --->   "%icmp_ln82_71 = icmp_eq  i2 %zext_ln82_71, i2 %check_bit_71" [firmware/model_test.cpp:82]   --->   Operation 5117 'icmp' 'icmp_ln82_71' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5118 [1/1] (0.12ns)   --->   "%or_ln82_92 = or i1 %icmp_ln82_71, i1 %icmp_ln82_70" [firmware/model_test.cpp:82]   --->   Operation 5118 'or' 'or_ln82_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5119 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_161)   --->   "%select_ln82_156 = select i1 %icmp_ln82_71, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 5119 'select' 'select_ln82_156' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5120 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_161)   --->   "%select_ln82_157 = select i1 %or_ln82_92, i4 %select_ln82_156, i4 %select_ln82_153" [firmware/model_test.cpp:82]   --->   Operation 5120 'select' 'select_ln82_157' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5121 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_71)   --->   "%xor_ln82_71 = xor i1 %icmp_ln82_71, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5121 'xor' 'xor_ln82_71' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5122 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_71 = and i1 %icmp_ln59_72, i1 %xor_ln82_71" [firmware/model_test.cpp:82]   --->   Operation 5122 'and' 'and_ln82_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5123 [1/1] (0.27ns)   --->   "%check_bit_72 = select i1 %icmp_ln82_71, i2 2, i2 %check_bit_71" [firmware/model_test.cpp:82]   --->   Operation 5123 'select' 'check_bit_72' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5124 [1/1] (0.00ns)   --->   "%zext_ln82_72 = zext i1 %icmp_ln59_73" [firmware/model_test.cpp:82]   --->   Operation 5124 'zext' 'zext_ln82_72' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5125 [1/1] (0.43ns)   --->   "%icmp_ln82_72 = icmp_eq  i2 %zext_ln82_72, i2 %check_bit_72" [firmware/model_test.cpp:82]   --->   Operation 5125 'icmp' 'icmp_ln82_72' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5126 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_72)   --->   "%xor_ln82_72 = xor i1 %icmp_ln82_72, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5126 'xor' 'xor_ln82_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5127 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_72 = and i1 %icmp_ln59_73, i1 %xor_ln82_72" [firmware/model_test.cpp:82]   --->   Operation 5127 'and' 'and_ln82_72' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5128 [1/1] (0.27ns)   --->   "%check_bit_73 = select i1 %icmp_ln82_72, i2 2, i2 %check_bit_72" [firmware/model_test.cpp:82]   --->   Operation 5128 'select' 'check_bit_73' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5129 [1/1] (0.00ns)   --->   "%zext_ln82_73 = zext i1 %icmp_ln59_74" [firmware/model_test.cpp:82]   --->   Operation 5129 'zext' 'zext_ln82_73' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5130 [1/1] (0.43ns)   --->   "%icmp_ln82_73 = icmp_eq  i2 %zext_ln82_73, i2 %check_bit_73" [firmware/model_test.cpp:82]   --->   Operation 5130 'icmp' 'icmp_ln82_73' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5131 [1/1] (0.12ns)   --->   "%or_ln82_93 = or i1 %icmp_ln82_73, i1 %icmp_ln82_72" [firmware/model_test.cpp:82]   --->   Operation 5131 'or' 'or_ln82_93' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5132 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_161)   --->   "%select_ln82_160 = select i1 %icmp_ln82_73, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5132 'select' 'select_ln82_160' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5133 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_161 = select i1 %or_ln82_93, i4 %select_ln82_160, i4 %select_ln82_157" [firmware/model_test.cpp:82]   --->   Operation 5133 'select' 'select_ln82_161' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5134 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_73)   --->   "%xor_ln82_73 = xor i1 %icmp_ln82_73, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5134 'xor' 'xor_ln82_73' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5135 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_73 = and i1 %icmp_ln59_74, i1 %xor_ln82_73" [firmware/model_test.cpp:82]   --->   Operation 5135 'and' 'and_ln82_73' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5136 [1/1] (0.27ns)   --->   "%check_bit_74 = select i1 %icmp_ln82_73, i2 2, i2 %check_bit_73" [firmware/model_test.cpp:82]   --->   Operation 5136 'select' 'check_bit_74' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5137 [1/1] (0.00ns)   --->   "%zext_ln82_74 = zext i1 %icmp_ln59_75" [firmware/model_test.cpp:82]   --->   Operation 5137 'zext' 'zext_ln82_74' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5138 [1/1] (0.43ns)   --->   "%icmp_ln82_74 = icmp_eq  i2 %zext_ln82_74, i2 %check_bit_74" [firmware/model_test.cpp:82]   --->   Operation 5138 'icmp' 'icmp_ln82_74' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5139 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_74)   --->   "%xor_ln82_74 = xor i1 %icmp_ln82_74, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5139 'xor' 'xor_ln82_74' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5140 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_74 = and i1 %icmp_ln59_75, i1 %xor_ln82_74" [firmware/model_test.cpp:82]   --->   Operation 5140 'and' 'and_ln82_74' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5141 [1/1] (0.27ns)   --->   "%check_bit_75 = select i1 %icmp_ln82_74, i2 2, i2 %check_bit_74" [firmware/model_test.cpp:82]   --->   Operation 5141 'select' 'check_bit_75' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5142 [1/1] (0.00ns)   --->   "%zext_ln82_75 = zext i1 %icmp_ln59_76" [firmware/model_test.cpp:82]   --->   Operation 5142 'zext' 'zext_ln82_75' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5143 [1/1] (0.43ns)   --->   "%icmp_ln82_75 = icmp_eq  i2 %zext_ln82_75, i2 %check_bit_75" [firmware/model_test.cpp:82]   --->   Operation 5143 'icmp' 'icmp_ln82_75' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5144 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_75)   --->   "%xor_ln82_75 = xor i1 %icmp_ln82_75, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5144 'xor' 'xor_ln82_75' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5145 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_75 = and i1 %icmp_ln59_76, i1 %xor_ln82_75" [firmware/model_test.cpp:82]   --->   Operation 5145 'and' 'and_ln82_75' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5146 [1/1] (0.27ns)   --->   "%check_bit_76 = select i1 %icmp_ln82_75, i2 2, i2 %check_bit_75" [firmware/model_test.cpp:82]   --->   Operation 5146 'select' 'check_bit_76' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5147 [1/1] (0.00ns)   --->   "%zext_ln82_76 = zext i1 %icmp_ln59_77" [firmware/model_test.cpp:82]   --->   Operation 5147 'zext' 'zext_ln82_76' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5148 [1/1] (0.43ns)   --->   "%icmp_ln82_76 = icmp_eq  i2 %zext_ln82_76, i2 %check_bit_76" [firmware/model_test.cpp:82]   --->   Operation 5148 'icmp' 'icmp_ln82_76' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5149 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_368)   --->   "%select_ln82_354 = select i1 %icmp_ln82_165, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5149 'select' 'select_ln82_354' <Predicate = (or_ln82_181)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5150 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_368)   --->   "%select_ln82_355 = select i1 %or_ln82_181, i4 %select_ln82_354, i4 %select_ln82_351" [firmware/model_test.cpp:82]   --->   Operation 5150 'select' 'select_ln82_355' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5151 [1/1] (0.00ns)   --->   "%zext_ln82_167 = zext i1 %and_ln82_69" [firmware/model_test.cpp:82]   --->   Operation 5151 'zext' 'zext_ln82_167' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5152 [1/1] (0.43ns)   --->   "%icmp_ln82_167 = icmp_eq  i2 %zext_ln82_167, i2 %check_bit_167" [firmware/model_test.cpp:82]   --->   Operation 5152 'icmp' 'icmp_ln82_167' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5153 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_368)   --->   "%select_ln82_367 = select i1 %icmp_ln82_167, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 5153 'select' 'select_ln82_367' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5154 [1/1] (0.12ns)   --->   "%or_ln82_202 = or i1 %icmp_ln82_167, i1 %icmp_ln82_166" [firmware/model_test.cpp:82]   --->   Operation 5154 'or' 'or_ln82_202' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5155 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_368 = select i1 %or_ln82_202, i4 %select_ln82_367, i4 %select_ln82_355" [firmware/model_test.cpp:82]   --->   Operation 5155 'select' 'select_ln82_368' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5156 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_167)   --->   "%xor_ln82_167 = xor i1 %icmp_ln82_167, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5156 'xor' 'xor_ln82_167' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5157 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_167 = and i1 %and_ln82_69, i1 %xor_ln82_167" [firmware/model_test.cpp:82]   --->   Operation 5157 'and' 'and_ln82_167' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5158 [1/1] (0.27ns)   --->   "%check_bit_168 = select i1 %icmp_ln82_167, i2 2, i2 %check_bit_167" [firmware/model_test.cpp:82]   --->   Operation 5158 'select' 'check_bit_168' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5159 [1/1] (0.00ns)   --->   "%zext_ln82_168 = zext i1 %and_ln82_70" [firmware/model_test.cpp:82]   --->   Operation 5159 'zext' 'zext_ln82_168' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5160 [1/1] (0.43ns)   --->   "%icmp_ln82_168 = icmp_eq  i2 %zext_ln82_168, i2 %check_bit_168" [firmware/model_test.cpp:82]   --->   Operation 5160 'icmp' 'icmp_ln82_168' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5161 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_168)   --->   "%xor_ln82_168 = xor i1 %icmp_ln82_168, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5161 'xor' 'xor_ln82_168' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5162 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_168 = and i1 %and_ln82_70, i1 %xor_ln82_168" [firmware/model_test.cpp:82]   --->   Operation 5162 'and' 'and_ln82_168' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5163 [1/1] (0.27ns)   --->   "%check_bit_169 = select i1 %icmp_ln82_168, i2 2, i2 %check_bit_168" [firmware/model_test.cpp:82]   --->   Operation 5163 'select' 'check_bit_169' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5164 [1/1] (0.00ns)   --->   "%zext_ln82_169 = zext i1 %and_ln82_71" [firmware/model_test.cpp:82]   --->   Operation 5164 'zext' 'zext_ln82_169' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5165 [1/1] (0.43ns)   --->   "%icmp_ln82_169 = icmp_eq  i2 %zext_ln82_169, i2 %check_bit_169" [firmware/model_test.cpp:82]   --->   Operation 5165 'icmp' 'icmp_ln82_169' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5166 [1/1] (0.12ns)   --->   "%or_ln82_203 = or i1 %icmp_ln82_169, i1 %icmp_ln82_168" [firmware/model_test.cpp:82]   --->   Operation 5166 'or' 'or_ln82_203' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5167 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_376)   --->   "%select_ln82_371 = select i1 %icmp_ln82_169, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 5167 'select' 'select_ln82_371' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5168 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_376)   --->   "%select_ln82_372 = select i1 %or_ln82_203, i4 %select_ln82_371, i4 %select_ln82_368" [firmware/model_test.cpp:82]   --->   Operation 5168 'select' 'select_ln82_372' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5169 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_169)   --->   "%xor_ln82_169 = xor i1 %icmp_ln82_169, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5169 'xor' 'xor_ln82_169' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5170 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_169 = and i1 %and_ln82_71, i1 %xor_ln82_169" [firmware/model_test.cpp:82]   --->   Operation 5170 'and' 'and_ln82_169' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5171 [1/1] (0.27ns)   --->   "%check_bit_170 = select i1 %icmp_ln82_169, i2 2, i2 %check_bit_169" [firmware/model_test.cpp:82]   --->   Operation 5171 'select' 'check_bit_170' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5172 [1/1] (0.00ns)   --->   "%zext_ln82_170 = zext i1 %and_ln82_72" [firmware/model_test.cpp:82]   --->   Operation 5172 'zext' 'zext_ln82_170' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5173 [1/1] (0.43ns)   --->   "%icmp_ln82_170 = icmp_eq  i2 %zext_ln82_170, i2 %check_bit_170" [firmware/model_test.cpp:82]   --->   Operation 5173 'icmp' 'icmp_ln82_170' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5174 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_170)   --->   "%xor_ln82_170 = xor i1 %icmp_ln82_170, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5174 'xor' 'xor_ln82_170' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5175 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_170 = and i1 %and_ln82_72, i1 %xor_ln82_170" [firmware/model_test.cpp:82]   --->   Operation 5175 'and' 'and_ln82_170' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5176 [1/1] (0.27ns)   --->   "%check_bit_171 = select i1 %icmp_ln82_170, i2 2, i2 %check_bit_170" [firmware/model_test.cpp:82]   --->   Operation 5176 'select' 'check_bit_171' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5177 [1/1] (0.00ns)   --->   "%zext_ln82_171 = zext i1 %and_ln82_73" [firmware/model_test.cpp:82]   --->   Operation 5177 'zext' 'zext_ln82_171' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5178 [1/1] (0.43ns)   --->   "%icmp_ln82_171 = icmp_eq  i2 %zext_ln82_171, i2 %check_bit_171" [firmware/model_test.cpp:82]   --->   Operation 5178 'icmp' 'icmp_ln82_171' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5179 [1/1] (0.12ns)   --->   "%or_ln82_204 = or i1 %icmp_ln82_171, i1 %icmp_ln82_170" [firmware/model_test.cpp:82]   --->   Operation 5179 'or' 'or_ln82_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5180 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_376)   --->   "%select_ln82_375 = select i1 %icmp_ln82_171, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5180 'select' 'select_ln82_375' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5181 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_376 = select i1 %or_ln82_204, i4 %select_ln82_375, i4 %select_ln82_372" [firmware/model_test.cpp:82]   --->   Operation 5181 'select' 'select_ln82_376' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5182 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_171)   --->   "%xor_ln82_171 = xor i1 %icmp_ln82_171, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5182 'xor' 'xor_ln82_171' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5183 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_171 = and i1 %and_ln82_73, i1 %xor_ln82_171" [firmware/model_test.cpp:82]   --->   Operation 5183 'and' 'and_ln82_171' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5184 [1/1] (0.27ns)   --->   "%check_bit_172 = select i1 %icmp_ln82_171, i2 2, i2 %check_bit_171" [firmware/model_test.cpp:82]   --->   Operation 5184 'select' 'check_bit_172' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5185 [1/1] (0.00ns)   --->   "%zext_ln82_172 = zext i1 %and_ln82_74" [firmware/model_test.cpp:82]   --->   Operation 5185 'zext' 'zext_ln82_172' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5186 [1/1] (0.43ns)   --->   "%icmp_ln82_172 = icmp_eq  i2 %zext_ln82_172, i2 %check_bit_172" [firmware/model_test.cpp:82]   --->   Operation 5186 'icmp' 'icmp_ln82_172' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5187 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_172)   --->   "%xor_ln82_172 = xor i1 %icmp_ln82_172, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5187 'xor' 'xor_ln82_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5188 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_172 = and i1 %and_ln82_74, i1 %xor_ln82_172" [firmware/model_test.cpp:82]   --->   Operation 5188 'and' 'and_ln82_172' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5189 [1/1] (0.27ns)   --->   "%check_bit_173 = select i1 %icmp_ln82_172, i2 2, i2 %check_bit_172" [firmware/model_test.cpp:82]   --->   Operation 5189 'select' 'check_bit_173' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5190 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_312)   --->   "%or_ln82_263 = or i1 %icmp_ln82_233, i1 %icmp_ln82_232" [firmware/model_test.cpp:82]   --->   Operation 5190 'or' 'or_ln82_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5191 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_545)   --->   "%select_ln82_540 = select i1 %icmp_ln82_248, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5191 'select' 'select_ln82_540' <Predicate = (or_ln82_278)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5192 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_545)   --->   "%select_ln82_541 = select i1 %or_ln82_278, i4 %select_ln82_540, i4 %select_ln82_537" [firmware/model_test.cpp:82]   --->   Operation 5192 'select' 'select_ln82_541' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5193 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_310)   --->   "%or_ln82_279 = or i1 %icmp_ln82_249, i1 %icmp_ln82_248" [firmware/model_test.cpp:82]   --->   Operation 5193 'or' 'or_ln82_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5194 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_545)   --->   "%select_ln82_544 = select i1 %icmp_ln82_250, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5194 'select' 'select_ln82_544' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5195 [1/1] (0.12ns)   --->   "%or_ln82_280 = or i1 %icmp_ln82_250, i1 %icmp_ln82_249" [firmware/model_test.cpp:82]   --->   Operation 5195 'or' 'or_ln82_280' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5196 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_545 = select i1 %or_ln82_280, i4 %select_ln82_544, i4 %select_ln82_541" [firmware/model_test.cpp:82]   --->   Operation 5196 'select' 'select_ln82_545' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5197 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_310)   --->   "%or_ln82_281 = or i1 %icmp_ln82_251, i1 %icmp_ln82_250" [firmware/model_test.cpp:82]   --->   Operation 5197 'or' 'or_ln82_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5198 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_553)   --->   "%select_ln82_548 = select i1 %icmp_ln82_252, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5198 'select' 'select_ln82_548' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5199 [1/1] (0.12ns)   --->   "%or_ln82_282 = or i1 %icmp_ln82_252, i1 %icmp_ln82_251" [firmware/model_test.cpp:82]   --->   Operation 5199 'or' 'or_ln82_282' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5200 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_553)   --->   "%select_ln82_549 = select i1 %or_ln82_282, i4 %select_ln82_548, i4 %select_ln82_545" [firmware/model_test.cpp:82]   --->   Operation 5200 'select' 'select_ln82_549' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5201 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_296)   --->   "%or_ln82_283 = or i1 %icmp_ln82_253, i1 %icmp_ln82_252" [firmware/model_test.cpp:82]   --->   Operation 5201 'or' 'or_ln82_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5202 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_553)   --->   "%select_ln82_552 = select i1 %icmp_ln82_254, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 5202 'select' 'select_ln82_552' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5203 [1/1] (0.12ns)   --->   "%or_ln82_284 = or i1 %icmp_ln82_254, i1 %icmp_ln82_253" [firmware/model_test.cpp:82]   --->   Operation 5203 'or' 'or_ln82_284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5204 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_553 = select i1 %or_ln82_284, i4 %select_ln82_552, i4 %select_ln82_549" [firmware/model_test.cpp:82]   --->   Operation 5204 'select' 'select_ln82_553' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5205 [1/1] (0.12ns)   --->   "%or_ln82_285 = or i1 %icmp_ln82_255, i1 %icmp_ln82_254" [firmware/model_test.cpp:82]   --->   Operation 5205 'or' 'or_ln82_285' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5206 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_561)   --->   "%select_ln82_556 = select i1 %icmp_ln82_256, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 5206 'select' 'select_ln82_556' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5207 [1/1] (0.12ns)   --->   "%or_ln82_286 = or i1 %icmp_ln82_256, i1 %icmp_ln82_255" [firmware/model_test.cpp:82]   --->   Operation 5207 'or' 'or_ln82_286' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5208 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_561)   --->   "%select_ln82_557 = select i1 %or_ln82_286, i4 %select_ln82_556, i4 %select_ln82_553" [firmware/model_test.cpp:82]   --->   Operation 5208 'select' 'select_ln82_557' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5209 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_295)   --->   "%or_ln82_287 = or i1 %icmp_ln82_257, i1 %icmp_ln82_256" [firmware/model_test.cpp:82]   --->   Operation 5209 'or' 'or_ln82_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5210 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_561)   --->   "%select_ln82_560 = select i1 %icmp_ln82_258, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5210 'select' 'select_ln82_560' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5211 [1/1] (0.12ns)   --->   "%or_ln82_288 = or i1 %icmp_ln82_258, i1 %icmp_ln82_257" [firmware/model_test.cpp:82]   --->   Operation 5211 'or' 'or_ln82_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5212 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_561 = select i1 %or_ln82_288, i4 %select_ln82_560, i4 %select_ln82_557" [firmware/model_test.cpp:82]   --->   Operation 5212 'select' 'select_ln82_561' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5213 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_295)   --->   "%or_ln82_289 = or i1 %icmp_ln82_259, i1 %icmp_ln82_258" [firmware/model_test.cpp:82]   --->   Operation 5213 'or' 'or_ln82_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5214 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_569)   --->   "%select_ln82_564 = select i1 %icmp_ln82_260, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5214 'select' 'select_ln82_564' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5215 [1/1] (0.12ns)   --->   "%or_ln82_290 = or i1 %icmp_ln82_260, i1 %icmp_ln82_259" [firmware/model_test.cpp:82]   --->   Operation 5215 'or' 'or_ln82_290' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5216 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_569)   --->   "%select_ln82_565 = select i1 %or_ln82_290, i4 %select_ln82_564, i4 %select_ln82_561" [firmware/model_test.cpp:82]   --->   Operation 5216 'select' 'select_ln82_565' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5217 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_304)   --->   "%or_ln82_291 = or i1 %icmp_ln82_261, i1 %icmp_ln82_260" [firmware/model_test.cpp:82]   --->   Operation 5217 'or' 'or_ln82_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5218 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_569)   --->   "%select_ln82_568 = select i1 %icmp_ln82_262, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5218 'select' 'select_ln82_568' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5219 [1/1] (0.12ns)   --->   "%or_ln82_292 = or i1 %icmp_ln82_262, i1 %icmp_ln82_261" [firmware/model_test.cpp:82]   --->   Operation 5219 'or' 'or_ln82_292' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5220 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_569 = select i1 %or_ln82_292, i4 %select_ln82_568, i4 %select_ln82_565" [firmware/model_test.cpp:82]   --->   Operation 5220 'select' 'select_ln82_569' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5221 [1/1] (0.00ns)   --->   "%zext_ln82_263 = zext i1 %and_ln82_166" [firmware/model_test.cpp:82]   --->   Operation 5221 'zext' 'zext_ln82_263' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5222 [1/1] (0.43ns)   --->   "%icmp_ln82_263 = icmp_eq  i2 %zext_ln82_263, i2 %check_bit_263" [firmware/model_test.cpp:82]   --->   Operation 5222 'icmp' 'icmp_ln82_263' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5223 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_304)   --->   "%or_ln82_293 = or i1 %icmp_ln82_263, i1 %icmp_ln82_262" [firmware/model_test.cpp:82]   --->   Operation 5223 'or' 'or_ln82_293' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5224 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_304)   --->   "%or_ln82_294 = or i1 %or_ln82_293, i1 %or_ln82_291" [firmware/model_test.cpp:82]   --->   Operation 5224 'or' 'or_ln82_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5225 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_295 = or i1 %or_ln82_289, i1 %or_ln82_287" [firmware/model_test.cpp:82]   --->   Operation 5225 'or' 'or_ln82_295' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5226 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_578)   --->   "%select_ln82_571 = select i1 %or_ln82_285, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 5226 'select' 'select_ln82_571' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5227 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_296 = or i1 %or_ln82_285, i1 %or_ln82_283" [firmware/model_test.cpp:82]   --->   Operation 5227 'or' 'or_ln82_296' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5228 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_310)   --->   "%or_ln82_297 = or i1 %or_ln82_281, i1 %or_ln82_279" [firmware/model_test.cpp:82]   --->   Operation 5228 'or' 'or_ln82_297' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5229 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_312)   --->   "%or_ln82_301 = or i1 %or_ln82_265, i1 %or_ln82_263" [firmware/model_test.cpp:82]   --->   Operation 5229 'or' 'or_ln82_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5230 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_304 = or i1 %or_ln82_294, i1 %or_ln82_295" [firmware/model_test.cpp:82]   --->   Operation 5230 'or' 'or_ln82_304' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5231 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_578)   --->   "%select_ln82_572 = select i1 %or_ln82_296, i2 %select_ln82_571, i2 2" [firmware/model_test.cpp:82]   --->   Operation 5231 'select' 'select_ln82_572' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5232 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_310)   --->   "%or_ln82_305 = or i1 %or_ln82_296, i1 %or_ln82_297" [firmware/model_test.cpp:82]   --->   Operation 5232 'or' 'or_ln82_305' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5233 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_576)   --->   "%select_ln82_573 = select i1 %or_ln82_298, i3 6, i3 5" [firmware/model_test.cpp:82]   --->   Operation 5233 'select' 'select_ln82_573' <Predicate = (or_ln82_306)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5234 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_576)   --->   "%or_ln82_307 = or i1 %or_ln82_300, i1 %or_ln82_265" [firmware/model_test.cpp:82]   --->   Operation 5234 'or' 'or_ln82_307' <Predicate = (!or_ln82_306)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5235 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_576)   --->   "%select_ln82_574 = select i1 %or_ln82_307, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 5235 'select' 'select_ln82_574' <Predicate = (!or_ln82_306)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5236 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_312)   --->   "%or_ln82_308 = or i1 %or_ln82_300, i1 %or_ln82_301" [firmware/model_test.cpp:82]   --->   Operation 5236 'or' 'or_ln82_308' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5237 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_578)   --->   "%select_ln82_575 = select i1 %or_ln82_304, i2 3, i2 %select_ln82_572" [firmware/model_test.cpp:82]   --->   Operation 5237 'select' 'select_ln82_575' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5238 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_578)   --->   "%sext_ln82_2 = sext i2 %select_ln82_575" [firmware/model_test.cpp:82]   --->   Operation 5238 'sext' 'sext_ln82_2' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5239 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_310 = or i1 %or_ln82_304, i1 %or_ln82_305" [firmware/model_test.cpp:82]   --->   Operation 5239 'or' 'or_ln82_310' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5240 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_576 = select i1 %or_ln82_306, i3 %select_ln82_573, i3 %select_ln82_574" [firmware/model_test.cpp:82]   --->   Operation 5240 'select' 'select_ln82_576' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5241 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_312)   --->   "%or_ln82_311 = or i1 %or_ln82_306, i1 %or_ln82_308" [firmware/model_test.cpp:82]   --->   Operation 5241 'or' 'or_ln82_311' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5242 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_578 = select i1 %or_ln82_310, i3 %sext_ln82_2, i3 %select_ln82_576" [firmware/model_test.cpp:82]   --->   Operation 5242 'select' 'select_ln82_578' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5243 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_312 = or i1 %or_ln82_310, i1 %or_ln82_311" [firmware/model_test.cpp:82]   --->   Operation 5243 'or' 'or_ln82_312' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5244 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_579 = select i1 %or_ln82_312, i3 %select_ln82_578, i3 %select_ln82_577" [firmware/model_test.cpp:82]   --->   Operation 5244 'select' 'select_ln82_579' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5245 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_263)   --->   "%xor_ln82_263 = xor i1 %icmp_ln82_263, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5245 'xor' 'xor_ln82_263' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5246 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_263 = and i1 %and_ln82_166, i1 %xor_ln82_263" [firmware/model_test.cpp:82]   --->   Operation 5246 'and' 'and_ln82_263' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5247 [1/1] (0.27ns)   --->   "%check_bit_264 = select i1 %icmp_ln82_263, i2 2, i2 %check_bit_263" [firmware/model_test.cpp:82]   --->   Operation 5247 'select' 'check_bit_264' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5248 [1/1] (0.00ns)   --->   "%zext_ln82_264 = zext i1 %and_ln82_167" [firmware/model_test.cpp:82]   --->   Operation 5248 'zext' 'zext_ln82_264' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5249 [1/1] (0.43ns)   --->   "%icmp_ln82_264 = icmp_eq  i2 %zext_ln82_264, i2 %check_bit_264" [firmware/model_test.cpp:82]   --->   Operation 5249 'icmp' 'icmp_ln82_264' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5250 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_264)   --->   "%xor_ln82_264 = xor i1 %icmp_ln82_264, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5250 'xor' 'xor_ln82_264' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5251 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_264 = and i1 %and_ln82_167, i1 %xor_ln82_264" [firmware/model_test.cpp:82]   --->   Operation 5251 'and' 'and_ln82_264' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5252 [1/1] (0.27ns)   --->   "%check_bit_265 = select i1 %icmp_ln82_264, i2 2, i2 %check_bit_264" [firmware/model_test.cpp:82]   --->   Operation 5252 'select' 'check_bit_265' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5253 [1/1] (0.00ns)   --->   "%zext_ln82_265 = zext i1 %and_ln82_168" [firmware/model_test.cpp:82]   --->   Operation 5253 'zext' 'zext_ln82_265' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5254 [1/1] (0.43ns)   --->   "%icmp_ln82_265 = icmp_eq  i2 %zext_ln82_265, i2 %check_bit_265" [firmware/model_test.cpp:82]   --->   Operation 5254 'icmp' 'icmp_ln82_265' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5255 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_265)   --->   "%xor_ln82_265 = xor i1 %icmp_ln82_265, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5255 'xor' 'xor_ln82_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5256 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_265 = and i1 %and_ln82_168, i1 %xor_ln82_265" [firmware/model_test.cpp:82]   --->   Operation 5256 'and' 'and_ln82_265' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5257 [1/1] (0.27ns)   --->   "%check_bit_266 = select i1 %icmp_ln82_265, i2 2, i2 %check_bit_265" [firmware/model_test.cpp:82]   --->   Operation 5257 'select' 'check_bit_266' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5258 [1/1] (0.00ns)   --->   "%zext_ln82_266 = zext i1 %and_ln82_169" [firmware/model_test.cpp:82]   --->   Operation 5258 'zext' 'zext_ln82_266' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5259 [1/1] (0.43ns)   --->   "%icmp_ln82_266 = icmp_eq  i2 %zext_ln82_266, i2 %check_bit_266" [firmware/model_test.cpp:82]   --->   Operation 5259 'icmp' 'icmp_ln82_266' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5260 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_266)   --->   "%xor_ln82_266 = xor i1 %icmp_ln82_266, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5260 'xor' 'xor_ln82_266' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5261 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_266 = and i1 %and_ln82_169, i1 %xor_ln82_266" [firmware/model_test.cpp:82]   --->   Operation 5261 'and' 'and_ln82_266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5262 [1/1] (0.27ns)   --->   "%check_bit_267 = select i1 %icmp_ln82_266, i2 2, i2 %check_bit_266" [firmware/model_test.cpp:82]   --->   Operation 5262 'select' 'check_bit_267' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5263 [1/1] (0.00ns)   --->   "%zext_ln82_267 = zext i1 %and_ln82_170" [firmware/model_test.cpp:82]   --->   Operation 5263 'zext' 'zext_ln82_267' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5264 [1/1] (0.43ns)   --->   "%icmp_ln82_267 = icmp_eq  i2 %zext_ln82_267, i2 %check_bit_267" [firmware/model_test.cpp:82]   --->   Operation 5264 'icmp' 'icmp_ln82_267' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5265 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_267)   --->   "%xor_ln82_267 = xor i1 %icmp_ln82_267, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5265 'xor' 'xor_ln82_267' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5266 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_267 = and i1 %and_ln82_170, i1 %xor_ln82_267" [firmware/model_test.cpp:82]   --->   Operation 5266 'and' 'and_ln82_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5267 [1/1] (0.27ns)   --->   "%check_bit_268 = select i1 %icmp_ln82_267, i2 2, i2 %check_bit_267" [firmware/model_test.cpp:82]   --->   Operation 5267 'select' 'check_bit_268' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5268 [1/1] (0.00ns)   --->   "%zext_ln82_268 = zext i1 %and_ln82_171" [firmware/model_test.cpp:82]   --->   Operation 5268 'zext' 'zext_ln82_268' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5269 [1/1] (0.43ns)   --->   "%icmp_ln82_268 = icmp_eq  i2 %zext_ln82_268, i2 %check_bit_268" [firmware/model_test.cpp:82]   --->   Operation 5269 'icmp' 'icmp_ln82_268' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5270 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_268)   --->   "%xor_ln82_268 = xor i1 %icmp_ln82_268, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5270 'xor' 'xor_ln82_268' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5271 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_268 = and i1 %and_ln82_171, i1 %xor_ln82_268" [firmware/model_test.cpp:82]   --->   Operation 5271 'and' 'and_ln82_268' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5272 [1/1] (0.27ns)   --->   "%check_bit_269 = select i1 %icmp_ln82_268, i2 2, i2 %check_bit_268" [firmware/model_test.cpp:82]   --->   Operation 5272 'select' 'check_bit_269' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5273 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_265)   --->   "%select_ln91_224 = select i1 %icmp_ln82_262, i12 %tmp_67, i12 %tmp_66" [firmware/model_test.cpp:91]   --->   Operation 5273 'select' 'select_ln91_224' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5274 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_225 = select i1 %icmp_ln82_260, i12 %tmp_65, i12 %tmp_64" [firmware/model_test.cpp:91]   --->   Operation 5274 'select' 'select_ln91_225' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5275 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_266)   --->   "%select_ln91_226 = select i1 %icmp_ln82_258, i12 %tmp_63, i12 %tmp_62" [firmware/model_test.cpp:91]   --->   Operation 5275 'select' 'select_ln91_226' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5276 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_227 = select i1 %icmp_ln82_256, i12 %tmp_61, i12 %tmp_60" [firmware/model_test.cpp:91]   --->   Operation 5276 'select' 'select_ln91_227' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5277 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_267)   --->   "%select_ln91_228 = select i1 %icmp_ln82_254, i12 %tmp_59, i12 %tmp_58" [firmware/model_test.cpp:91]   --->   Operation 5277 'select' 'select_ln91_228' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5278 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_229 = select i1 %icmp_ln82_252, i12 %tmp_57, i12 %tmp_56" [firmware/model_test.cpp:91]   --->   Operation 5278 'select' 'select_ln91_229' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5279 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_268)   --->   "%select_ln91_230 = select i1 %icmp_ln82_250, i12 %tmp_55, i12 %tmp_54" [firmware/model_test.cpp:91]   --->   Operation 5279 'select' 'select_ln91_230' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5280 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_231 = select i1 %icmp_ln82_248, i12 %tmp_53, i12 %tmp_52" [firmware/model_test.cpp:91]   --->   Operation 5280 'select' 'select_ln91_231' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5281 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_265 = select i1 %or_ln82_292, i12 %select_ln91_224, i12 %select_ln91_225" [firmware/model_test.cpp:91]   --->   Operation 5281 'select' 'select_ln91_265' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5282 [1/1] (0.12ns)   --->   "%or_ln91_98 = or i1 %or_ln82_292, i1 %or_ln82_290" [firmware/model_test.cpp:91]   --->   Operation 5282 'or' 'or_ln91_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5283 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_266 = select i1 %or_ln82_288, i12 %select_ln91_226, i12 %select_ln91_227" [firmware/model_test.cpp:91]   --->   Operation 5283 'select' 'select_ln91_266' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5284 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_118)   --->   "%or_ln91_99 = or i1 %or_ln82_288, i1 %or_ln82_286" [firmware/model_test.cpp:91]   --->   Operation 5284 'or' 'or_ln91_99' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5285 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_267 = select i1 %or_ln82_284, i12 %select_ln91_228, i12 %select_ln91_229" [firmware/model_test.cpp:91]   --->   Operation 5285 'select' 'select_ln91_267' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5286 [1/1] (0.12ns)   --->   "%or_ln91_100 = or i1 %or_ln82_284, i1 %or_ln82_282" [firmware/model_test.cpp:91]   --->   Operation 5286 'or' 'or_ln91_100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5287 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_268 = select i1 %or_ln82_280, i12 %select_ln91_230, i12 %select_ln91_231" [firmware/model_test.cpp:91]   --->   Operation 5287 'select' 'select_ln91_268' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5288 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_128)   --->   "%or_ln91_101 = or i1 %or_ln82_280, i1 %or_ln82_278" [firmware/model_test.cpp:91]   --->   Operation 5288 'or' 'or_ln91_101' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5289 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_296)   --->   "%select_ln91_286 = select i1 %or_ln91_98, i12 %select_ln91_265, i12 %select_ln91_266" [firmware/model_test.cpp:91]   --->   Operation 5289 'select' 'select_ln91_286' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5290 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_118 = or i1 %or_ln91_98, i1 %or_ln91_99" [firmware/model_test.cpp:91]   --->   Operation 5290 'or' 'or_ln91_118' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5291 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_287 = select i1 %or_ln91_100, i12 %select_ln91_267, i12 %select_ln91_268" [firmware/model_test.cpp:91]   --->   Operation 5291 'select' 'select_ln91_287' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5292 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_128)   --->   "%or_ln91_119 = or i1 %or_ln91_100, i1 %or_ln91_101" [firmware/model_test.cpp:91]   --->   Operation 5292 'or' 'or_ln91_119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5293 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_296 = select i1 %or_ln91_118, i12 %select_ln91_286, i12 %select_ln91_287" [firmware/model_test.cpp:91]   --->   Operation 5293 'select' 'select_ln91_296' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5294 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_128 = or i1 %or_ln91_118, i1 %or_ln91_119" [firmware/model_test.cpp:91]   --->   Operation 5294 'or' 'or_ln91_128' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5295 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_301 = select i1 %or_ln91_128, i12 %select_ln91_296, i12 %select_ln91_297" [firmware/model_test.cpp:91]   --->   Operation 5295 'select' 'select_ln91_301' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5296 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_422)   --->   "%or_ln82_373 = or i1 %icmp_ln82_329, i1 %icmp_ln82_328" [firmware/model_test.cpp:82]   --->   Operation 5296 'or' 'or_ln82_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5297 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_757)   --->   "%select_ln82_752 = select i1 %icmp_ln82_344, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5297 'select' 'select_ln82_752' <Predicate = (or_ln82_388)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5298 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_757)   --->   "%select_ln82_753 = select i1 %or_ln82_388, i4 %select_ln82_752, i4 %select_ln82_749" [firmware/model_test.cpp:82]   --->   Operation 5298 'select' 'select_ln82_753' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5299 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_420)   --->   "%or_ln82_389 = or i1 %icmp_ln82_345, i1 %icmp_ln82_344" [firmware/model_test.cpp:82]   --->   Operation 5299 'or' 'or_ln82_389' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5300 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_757)   --->   "%select_ln82_756 = select i1 %icmp_ln82_346, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5300 'select' 'select_ln82_756' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5301 [1/1] (0.12ns)   --->   "%or_ln82_390 = or i1 %icmp_ln82_346, i1 %icmp_ln82_345" [firmware/model_test.cpp:82]   --->   Operation 5301 'or' 'or_ln82_390' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5302 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_757 = select i1 %or_ln82_390, i4 %select_ln82_756, i4 %select_ln82_753" [firmware/model_test.cpp:82]   --->   Operation 5302 'select' 'select_ln82_757' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5303 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_420)   --->   "%or_ln82_391 = or i1 %icmp_ln82_347, i1 %icmp_ln82_346" [firmware/model_test.cpp:82]   --->   Operation 5303 'or' 'or_ln82_391' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5304 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_765)   --->   "%select_ln82_760 = select i1 %icmp_ln82_348, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5304 'select' 'select_ln82_760' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5305 [1/1] (0.12ns)   --->   "%or_ln82_392 = or i1 %icmp_ln82_348, i1 %icmp_ln82_347" [firmware/model_test.cpp:82]   --->   Operation 5305 'or' 'or_ln82_392' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5306 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_765)   --->   "%select_ln82_761 = select i1 %or_ln82_392, i4 %select_ln82_760, i4 %select_ln82_757" [firmware/model_test.cpp:82]   --->   Operation 5306 'select' 'select_ln82_761' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5307 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_406)   --->   "%or_ln82_393 = or i1 %icmp_ln82_349, i1 %icmp_ln82_348" [firmware/model_test.cpp:82]   --->   Operation 5307 'or' 'or_ln82_393' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5308 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_765)   --->   "%select_ln82_764 = select i1 %icmp_ln82_350, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 5308 'select' 'select_ln82_764' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5309 [1/1] (0.12ns)   --->   "%or_ln82_394 = or i1 %icmp_ln82_350, i1 %icmp_ln82_349" [firmware/model_test.cpp:82]   --->   Operation 5309 'or' 'or_ln82_394' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5310 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_765 = select i1 %or_ln82_394, i4 %select_ln82_764, i4 %select_ln82_761" [firmware/model_test.cpp:82]   --->   Operation 5310 'select' 'select_ln82_765' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5311 [1/1] (0.12ns)   --->   "%or_ln82_395 = or i1 %icmp_ln82_351, i1 %icmp_ln82_350" [firmware/model_test.cpp:82]   --->   Operation 5311 'or' 'or_ln82_395' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5312 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_773)   --->   "%select_ln82_768 = select i1 %icmp_ln82_352, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 5312 'select' 'select_ln82_768' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5313 [1/1] (0.12ns)   --->   "%or_ln82_396 = or i1 %icmp_ln82_352, i1 %icmp_ln82_351" [firmware/model_test.cpp:82]   --->   Operation 5313 'or' 'or_ln82_396' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5314 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_773)   --->   "%select_ln82_769 = select i1 %or_ln82_396, i4 %select_ln82_768, i4 %select_ln82_765" [firmware/model_test.cpp:82]   --->   Operation 5314 'select' 'select_ln82_769' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5315 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_405)   --->   "%or_ln82_397 = or i1 %icmp_ln82_353, i1 %icmp_ln82_352" [firmware/model_test.cpp:82]   --->   Operation 5315 'or' 'or_ln82_397' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5316 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_773)   --->   "%select_ln82_772 = select i1 %icmp_ln82_354, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5316 'select' 'select_ln82_772' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5317 [1/1] (0.12ns)   --->   "%or_ln82_398 = or i1 %icmp_ln82_354, i1 %icmp_ln82_353" [firmware/model_test.cpp:82]   --->   Operation 5317 'or' 'or_ln82_398' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5318 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_773 = select i1 %or_ln82_398, i4 %select_ln82_772, i4 %select_ln82_769" [firmware/model_test.cpp:82]   --->   Operation 5318 'select' 'select_ln82_773' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5319 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_405)   --->   "%or_ln82_399 = or i1 %icmp_ln82_355, i1 %icmp_ln82_354" [firmware/model_test.cpp:82]   --->   Operation 5319 'or' 'or_ln82_399' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5320 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_781)   --->   "%select_ln82_776 = select i1 %icmp_ln82_356, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5320 'select' 'select_ln82_776' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5321 [1/1] (0.12ns)   --->   "%or_ln82_400 = or i1 %icmp_ln82_356, i1 %icmp_ln82_355" [firmware/model_test.cpp:82]   --->   Operation 5321 'or' 'or_ln82_400' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5322 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_781)   --->   "%select_ln82_777 = select i1 %or_ln82_400, i4 %select_ln82_776, i4 %select_ln82_773" [firmware/model_test.cpp:82]   --->   Operation 5322 'select' 'select_ln82_777' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5323 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_414)   --->   "%or_ln82_401 = or i1 %icmp_ln82_357, i1 %icmp_ln82_356" [firmware/model_test.cpp:82]   --->   Operation 5323 'or' 'or_ln82_401' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5324 [1/1] (0.00ns)   --->   "%zext_ln82_358 = zext i1 %and_ln82_262" [firmware/model_test.cpp:82]   --->   Operation 5324 'zext' 'zext_ln82_358' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5325 [1/1] (0.43ns)   --->   "%icmp_ln82_358 = icmp_eq  i2 %zext_ln82_358, i2 %check_bit_358" [firmware/model_test.cpp:82]   --->   Operation 5325 'icmp' 'icmp_ln82_358' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5326 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_781)   --->   "%select_ln82_780 = select i1 %icmp_ln82_358, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5326 'select' 'select_ln82_780' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5327 [1/1] (0.12ns)   --->   "%or_ln82_402 = or i1 %icmp_ln82_358, i1 %icmp_ln82_357" [firmware/model_test.cpp:82]   --->   Operation 5327 'or' 'or_ln82_402' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5328 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_781 = select i1 %or_ln82_402, i4 %select_ln82_780, i4 %select_ln82_777" [firmware/model_test.cpp:82]   --->   Operation 5328 'select' 'select_ln82_781' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5329 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_358)   --->   "%xor_ln82_358 = xor i1 %icmp_ln82_358, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5329 'xor' 'xor_ln82_358' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5330 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_358 = and i1 %and_ln82_262, i1 %xor_ln82_358" [firmware/model_test.cpp:82]   --->   Operation 5330 'and' 'and_ln82_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5331 [1/1] (0.27ns)   --->   "%check_bit_359 = select i1 %icmp_ln82_358, i2 2, i2 %check_bit_358" [firmware/model_test.cpp:82]   --->   Operation 5331 'select' 'check_bit_359' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5332 [1/1] (0.00ns)   --->   "%zext_ln82_359 = zext i1 %and_ln82_263" [firmware/model_test.cpp:82]   --->   Operation 5332 'zext' 'zext_ln82_359' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5333 [1/1] (0.43ns)   --->   "%icmp_ln82_359 = icmp_eq  i2 %zext_ln82_359, i2 %check_bit_359" [firmware/model_test.cpp:82]   --->   Operation 5333 'icmp' 'icmp_ln82_359' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5334 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_414)   --->   "%or_ln82_403 = or i1 %icmp_ln82_359, i1 %icmp_ln82_358" [firmware/model_test.cpp:82]   --->   Operation 5334 'or' 'or_ln82_403' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5335 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_414)   --->   "%or_ln82_404 = or i1 %or_ln82_403, i1 %or_ln82_401" [firmware/model_test.cpp:82]   --->   Operation 5335 'or' 'or_ln82_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5336 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_405 = or i1 %or_ln82_399, i1 %or_ln82_397" [firmware/model_test.cpp:82]   --->   Operation 5336 'or' 'or_ln82_405' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5337 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_790)   --->   "%select_ln82_783 = select i1 %or_ln82_395, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 5337 'select' 'select_ln82_783' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5338 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_406 = or i1 %or_ln82_395, i1 %or_ln82_393" [firmware/model_test.cpp:82]   --->   Operation 5338 'or' 'or_ln82_406' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5339 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_420)   --->   "%or_ln82_407 = or i1 %or_ln82_391, i1 %or_ln82_389" [firmware/model_test.cpp:82]   --->   Operation 5339 'or' 'or_ln82_407' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5340 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_422)   --->   "%or_ln82_411 = or i1 %or_ln82_375, i1 %or_ln82_373" [firmware/model_test.cpp:82]   --->   Operation 5340 'or' 'or_ln82_411' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5341 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_414 = or i1 %or_ln82_404, i1 %or_ln82_405" [firmware/model_test.cpp:82]   --->   Operation 5341 'or' 'or_ln82_414' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5342 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_790)   --->   "%select_ln82_784 = select i1 %or_ln82_406, i2 %select_ln82_783, i2 2" [firmware/model_test.cpp:82]   --->   Operation 5342 'select' 'select_ln82_784' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5343 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_420)   --->   "%or_ln82_415 = or i1 %or_ln82_406, i1 %or_ln82_407" [firmware/model_test.cpp:82]   --->   Operation 5343 'or' 'or_ln82_415' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5344 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_788)   --->   "%select_ln82_785 = select i1 %or_ln82_408, i3 6, i3 5" [firmware/model_test.cpp:82]   --->   Operation 5344 'select' 'select_ln82_785' <Predicate = (or_ln82_416)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5345 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_788)   --->   "%or_ln82_417 = or i1 %or_ln82_410, i1 %or_ln82_375" [firmware/model_test.cpp:82]   --->   Operation 5345 'or' 'or_ln82_417' <Predicate = (!or_ln82_416)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5346 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_788)   --->   "%select_ln82_786 = select i1 %or_ln82_417, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 5346 'select' 'select_ln82_786' <Predicate = (!or_ln82_416)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5347 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_422)   --->   "%or_ln82_418 = or i1 %or_ln82_410, i1 %or_ln82_411" [firmware/model_test.cpp:82]   --->   Operation 5347 'or' 'or_ln82_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5348 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_790)   --->   "%select_ln82_787 = select i1 %or_ln82_414, i2 3, i2 %select_ln82_784" [firmware/model_test.cpp:82]   --->   Operation 5348 'select' 'select_ln82_787' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5349 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_790)   --->   "%sext_ln82_3 = sext i2 %select_ln82_787" [firmware/model_test.cpp:82]   --->   Operation 5349 'sext' 'sext_ln82_3' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5350 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_420 = or i1 %or_ln82_414, i1 %or_ln82_415" [firmware/model_test.cpp:82]   --->   Operation 5350 'or' 'or_ln82_420' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5351 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_788 = select i1 %or_ln82_416, i3 %select_ln82_785, i3 %select_ln82_786" [firmware/model_test.cpp:82]   --->   Operation 5351 'select' 'select_ln82_788' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5352 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_422)   --->   "%or_ln82_421 = or i1 %or_ln82_416, i1 %or_ln82_418" [firmware/model_test.cpp:82]   --->   Operation 5352 'or' 'or_ln82_421' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5353 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_790 = select i1 %or_ln82_420, i3 %sext_ln82_3, i3 %select_ln82_788" [firmware/model_test.cpp:82]   --->   Operation 5353 'select' 'select_ln82_790' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5354 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_422 = or i1 %or_ln82_420, i1 %or_ln82_421" [firmware/model_test.cpp:82]   --->   Operation 5354 'or' 'or_ln82_422' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5355 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_791 = select i1 %or_ln82_422, i3 %select_ln82_790, i3 %select_ln82_789" [firmware/model_test.cpp:82]   --->   Operation 5355 'select' 'select_ln82_791' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5356 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_359)   --->   "%xor_ln82_359 = xor i1 %icmp_ln82_359, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5356 'xor' 'xor_ln82_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5357 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_359 = and i1 %and_ln82_263, i1 %xor_ln82_359" [firmware/model_test.cpp:82]   --->   Operation 5357 'and' 'and_ln82_359' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5358 [1/1] (0.27ns)   --->   "%check_bit_360 = select i1 %icmp_ln82_359, i2 2, i2 %check_bit_359" [firmware/model_test.cpp:82]   --->   Operation 5358 'select' 'check_bit_360' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5359 [1/1] (0.00ns)   --->   "%zext_ln82_360 = zext i1 %and_ln82_264" [firmware/model_test.cpp:82]   --->   Operation 5359 'zext' 'zext_ln82_360' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5360 [1/1] (0.43ns)   --->   "%icmp_ln82_360 = icmp_eq  i2 %zext_ln82_360, i2 %check_bit_360" [firmware/model_test.cpp:82]   --->   Operation 5360 'icmp' 'icmp_ln82_360' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5361 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_360)   --->   "%xor_ln82_360 = xor i1 %icmp_ln82_360, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5361 'xor' 'xor_ln82_360' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5362 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_360 = and i1 %and_ln82_264, i1 %xor_ln82_360" [firmware/model_test.cpp:82]   --->   Operation 5362 'and' 'and_ln82_360' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5363 [1/1] (0.27ns)   --->   "%check_bit_361 = select i1 %icmp_ln82_360, i2 2, i2 %check_bit_360" [firmware/model_test.cpp:82]   --->   Operation 5363 'select' 'check_bit_361' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5364 [1/1] (0.00ns)   --->   "%zext_ln82_361 = zext i1 %and_ln82_265" [firmware/model_test.cpp:82]   --->   Operation 5364 'zext' 'zext_ln82_361' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5365 [1/1] (0.43ns)   --->   "%icmp_ln82_361 = icmp_eq  i2 %zext_ln82_361, i2 %check_bit_361" [firmware/model_test.cpp:82]   --->   Operation 5365 'icmp' 'icmp_ln82_361' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5366 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_361)   --->   "%xor_ln82_361 = xor i1 %icmp_ln82_361, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5366 'xor' 'xor_ln82_361' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5367 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_361 = and i1 %and_ln82_265, i1 %xor_ln82_361" [firmware/model_test.cpp:82]   --->   Operation 5367 'and' 'and_ln82_361' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5368 [1/1] (0.27ns)   --->   "%check_bit_362 = select i1 %icmp_ln82_361, i2 2, i2 %check_bit_361" [firmware/model_test.cpp:82]   --->   Operation 5368 'select' 'check_bit_362' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5369 [1/1] (0.00ns)   --->   "%zext_ln82_362 = zext i1 %and_ln82_266" [firmware/model_test.cpp:82]   --->   Operation 5369 'zext' 'zext_ln82_362' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5370 [1/1] (0.43ns)   --->   "%icmp_ln82_362 = icmp_eq  i2 %zext_ln82_362, i2 %check_bit_362" [firmware/model_test.cpp:82]   --->   Operation 5370 'icmp' 'icmp_ln82_362' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5371 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_362)   --->   "%xor_ln82_362 = xor i1 %icmp_ln82_362, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5371 'xor' 'xor_ln82_362' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5372 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_362 = and i1 %and_ln82_266, i1 %xor_ln82_362" [firmware/model_test.cpp:82]   --->   Operation 5372 'and' 'and_ln82_362' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5373 [1/1] (0.27ns)   --->   "%check_bit_363 = select i1 %icmp_ln82_362, i2 2, i2 %check_bit_362" [firmware/model_test.cpp:82]   --->   Operation 5373 'select' 'check_bit_363' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5374 [1/1] (0.00ns)   --->   "%zext_ln82_363 = zext i1 %and_ln82_267" [firmware/model_test.cpp:82]   --->   Operation 5374 'zext' 'zext_ln82_363' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5375 [1/1] (0.43ns)   --->   "%icmp_ln82_363 = icmp_eq  i2 %zext_ln82_363, i2 %check_bit_363" [firmware/model_test.cpp:82]   --->   Operation 5375 'icmp' 'icmp_ln82_363' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5376 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_363)   --->   "%xor_ln82_363 = xor i1 %icmp_ln82_363, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5376 'xor' 'xor_ln82_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5377 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_363 = and i1 %and_ln82_267, i1 %xor_ln82_363" [firmware/model_test.cpp:82]   --->   Operation 5377 'and' 'and_ln82_363' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5378 [1/1] (0.27ns)   --->   "%check_bit_364 = select i1 %icmp_ln82_363, i2 2, i2 %check_bit_363" [firmware/model_test.cpp:82]   --->   Operation 5378 'select' 'check_bit_364' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5379 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_366)   --->   "%select_ln91_325 = select i1 %icmp_ln82_358, i12 %tmp_67, i12 %tmp_66" [firmware/model_test.cpp:91]   --->   Operation 5379 'select' 'select_ln91_325' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5380 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_326 = select i1 %icmp_ln82_356, i12 %tmp_65, i12 %tmp_64" [firmware/model_test.cpp:91]   --->   Operation 5380 'select' 'select_ln91_326' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5381 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_367)   --->   "%select_ln91_327 = select i1 %icmp_ln82_354, i12 %tmp_63, i12 %tmp_62" [firmware/model_test.cpp:91]   --->   Operation 5381 'select' 'select_ln91_327' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5382 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_328 = select i1 %icmp_ln82_352, i12 %tmp_61, i12 %tmp_60" [firmware/model_test.cpp:91]   --->   Operation 5382 'select' 'select_ln91_328' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5383 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_368)   --->   "%select_ln91_329 = select i1 %icmp_ln82_350, i12 %tmp_59, i12 %tmp_58" [firmware/model_test.cpp:91]   --->   Operation 5383 'select' 'select_ln91_329' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5384 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_330 = select i1 %icmp_ln82_348, i12 %tmp_57, i12 %tmp_56" [firmware/model_test.cpp:91]   --->   Operation 5384 'select' 'select_ln91_330' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5385 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_369)   --->   "%select_ln91_331 = select i1 %icmp_ln82_346, i12 %tmp_55, i12 %tmp_54" [firmware/model_test.cpp:91]   --->   Operation 5385 'select' 'select_ln91_331' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5386 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_332 = select i1 %icmp_ln82_344, i12 %tmp_53, i12 %tmp_52" [firmware/model_test.cpp:91]   --->   Operation 5386 'select' 'select_ln91_332' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5387 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_366 = select i1 %or_ln82_402, i12 %select_ln91_325, i12 %select_ln91_326" [firmware/model_test.cpp:91]   --->   Operation 5387 'select' 'select_ln91_366' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5388 [1/1] (0.12ns)   --->   "%or_ln91_143 = or i1 %or_ln82_402, i1 %or_ln82_400" [firmware/model_test.cpp:91]   --->   Operation 5388 'or' 'or_ln91_143' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5389 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_367 = select i1 %or_ln82_398, i12 %select_ln91_327, i12 %select_ln91_328" [firmware/model_test.cpp:91]   --->   Operation 5389 'select' 'select_ln91_367' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5390 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_163)   --->   "%or_ln91_144 = or i1 %or_ln82_398, i1 %or_ln82_396" [firmware/model_test.cpp:91]   --->   Operation 5390 'or' 'or_ln91_144' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5391 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_368 = select i1 %or_ln82_394, i12 %select_ln91_329, i12 %select_ln91_330" [firmware/model_test.cpp:91]   --->   Operation 5391 'select' 'select_ln91_368' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5392 [1/1] (0.12ns)   --->   "%or_ln91_145 = or i1 %or_ln82_394, i1 %or_ln82_392" [firmware/model_test.cpp:91]   --->   Operation 5392 'or' 'or_ln91_145' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5393 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_369 = select i1 %or_ln82_390, i12 %select_ln91_331, i12 %select_ln91_332" [firmware/model_test.cpp:91]   --->   Operation 5393 'select' 'select_ln91_369' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5394 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_173)   --->   "%or_ln91_146 = or i1 %or_ln82_390, i1 %or_ln82_388" [firmware/model_test.cpp:91]   --->   Operation 5394 'or' 'or_ln91_146' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5395 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_396)   --->   "%select_ln91_386 = select i1 %or_ln91_143, i12 %select_ln91_366, i12 %select_ln91_367" [firmware/model_test.cpp:91]   --->   Operation 5395 'select' 'select_ln91_386' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5396 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_163 = or i1 %or_ln91_143, i1 %or_ln91_144" [firmware/model_test.cpp:91]   --->   Operation 5396 'or' 'or_ln91_163' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5397 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_387 = select i1 %or_ln91_145, i12 %select_ln91_368, i12 %select_ln91_369" [firmware/model_test.cpp:91]   --->   Operation 5397 'select' 'select_ln91_387' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5398 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_173)   --->   "%or_ln91_164 = or i1 %or_ln91_145, i1 %or_ln91_146" [firmware/model_test.cpp:91]   --->   Operation 5398 'or' 'or_ln91_164' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5399 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_396 = select i1 %or_ln91_163, i12 %select_ln91_386, i12 %select_ln91_387" [firmware/model_test.cpp:91]   --->   Operation 5399 'select' 'select_ln91_396' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5400 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_173 = or i1 %or_ln91_163, i1 %or_ln91_164" [firmware/model_test.cpp:91]   --->   Operation 5400 'or' 'or_ln91_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5401 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_401 = select i1 %or_ln91_173, i12 %select_ln91_396, i12 %select_ln91_397" [firmware/model_test.cpp:91]   --->   Operation 5401 'select' 'select_ln91_401' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5402 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_532)   --->   "%or_ln82_483 = or i1 %icmp_ln82_424, i1 %icmp_ln82_423" [firmware/model_test.cpp:82]   --->   Operation 5402 'or' 'or_ln82_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5403 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_530)   --->   "%or_ln82_499 = or i1 %icmp_ln82_440, i1 %icmp_ln82_439" [firmware/model_test.cpp:82]   --->   Operation 5403 'or' 'or_ln82_499' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5404 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_971)   --->   "%select_ln82_966 = select i1 %icmp_ln82_441, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5404 'select' 'select_ln82_966' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5405 [1/1] (0.12ns)   --->   "%or_ln82_500 = or i1 %icmp_ln82_441, i1 %icmp_ln82_440" [firmware/model_test.cpp:82]   --->   Operation 5405 'or' 'or_ln82_500' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5406 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_971)   --->   "%select_ln82_967 = select i1 %or_ln82_500, i4 %select_ln82_966, i4 %select_ln82_963" [firmware/model_test.cpp:82]   --->   Operation 5406 'select' 'select_ln82_967' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5407 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_530)   --->   "%or_ln82_501 = or i1 %icmp_ln82_442, i1 %icmp_ln82_441" [firmware/model_test.cpp:82]   --->   Operation 5407 'or' 'or_ln82_501' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5408 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_971)   --->   "%select_ln82_970 = select i1 %icmp_ln82_443, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5408 'select' 'select_ln82_970' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5409 [1/1] (0.12ns)   --->   "%or_ln82_502 = or i1 %icmp_ln82_443, i1 %icmp_ln82_442" [firmware/model_test.cpp:82]   --->   Operation 5409 'or' 'or_ln82_502' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5410 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_971 = select i1 %or_ln82_502, i4 %select_ln82_970, i4 %select_ln82_967" [firmware/model_test.cpp:82]   --->   Operation 5410 'select' 'select_ln82_971' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5411 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_516)   --->   "%or_ln82_503 = or i1 %icmp_ln82_444, i1 %icmp_ln82_443" [firmware/model_test.cpp:82]   --->   Operation 5411 'or' 'or_ln82_503' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5412 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_979)   --->   "%select_ln82_974 = select i1 %icmp_ln82_445, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 5412 'select' 'select_ln82_974' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5413 [1/1] (0.12ns)   --->   "%or_ln82_504 = or i1 %icmp_ln82_445, i1 %icmp_ln82_444" [firmware/model_test.cpp:82]   --->   Operation 5413 'or' 'or_ln82_504' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5414 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_979)   --->   "%select_ln82_975 = select i1 %or_ln82_504, i4 %select_ln82_974, i4 %select_ln82_971" [firmware/model_test.cpp:82]   --->   Operation 5414 'select' 'select_ln82_975' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5415 [1/1] (0.12ns)   --->   "%or_ln82_505 = or i1 %icmp_ln82_446, i1 %icmp_ln82_445" [firmware/model_test.cpp:82]   --->   Operation 5415 'or' 'or_ln82_505' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5416 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_979)   --->   "%select_ln82_978 = select i1 %icmp_ln82_447, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 5416 'select' 'select_ln82_978' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5417 [1/1] (0.12ns)   --->   "%or_ln82_506 = or i1 %icmp_ln82_447, i1 %icmp_ln82_446" [firmware/model_test.cpp:82]   --->   Operation 5417 'or' 'or_ln82_506' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5418 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_979 = select i1 %or_ln82_506, i4 %select_ln82_978, i4 %select_ln82_975" [firmware/model_test.cpp:82]   --->   Operation 5418 'select' 'select_ln82_979' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5419 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_515)   --->   "%or_ln82_507 = or i1 %icmp_ln82_448, i1 %icmp_ln82_447" [firmware/model_test.cpp:82]   --->   Operation 5419 'or' 'or_ln82_507' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5420 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_987)   --->   "%select_ln82_982 = select i1 %icmp_ln82_449, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5420 'select' 'select_ln82_982' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5421 [1/1] (0.12ns)   --->   "%or_ln82_508 = or i1 %icmp_ln82_449, i1 %icmp_ln82_448" [firmware/model_test.cpp:82]   --->   Operation 5421 'or' 'or_ln82_508' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5422 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_987)   --->   "%select_ln82_983 = select i1 %or_ln82_508, i4 %select_ln82_982, i4 %select_ln82_979" [firmware/model_test.cpp:82]   --->   Operation 5422 'select' 'select_ln82_983' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5423 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_515)   --->   "%or_ln82_509 = or i1 %icmp_ln82_450, i1 %icmp_ln82_449" [firmware/model_test.cpp:82]   --->   Operation 5423 'or' 'or_ln82_509' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5424 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_987)   --->   "%select_ln82_986 = select i1 %icmp_ln82_451, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5424 'select' 'select_ln82_986' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5425 [1/1] (0.12ns)   --->   "%or_ln82_510 = or i1 %icmp_ln82_451, i1 %icmp_ln82_450" [firmware/model_test.cpp:82]   --->   Operation 5425 'or' 'or_ln82_510' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5426 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_987 = select i1 %or_ln82_510, i4 %select_ln82_986, i4 %select_ln82_983" [firmware/model_test.cpp:82]   --->   Operation 5426 'select' 'select_ln82_987' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5427 [1/1] (0.00ns)   --->   "%zext_ln82_452 = zext i1 %and_ln82_357" [firmware/model_test.cpp:82]   --->   Operation 5427 'zext' 'zext_ln82_452' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5428 [1/1] (0.43ns)   --->   "%icmp_ln82_452 = icmp_eq  i2 %zext_ln82_452, i2 %check_bit_452" [firmware/model_test.cpp:82]   --->   Operation 5428 'icmp' 'icmp_ln82_452' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5429 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_524)   --->   "%or_ln82_511 = or i1 %icmp_ln82_452, i1 %icmp_ln82_451" [firmware/model_test.cpp:82]   --->   Operation 5429 'or' 'or_ln82_511' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5430 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_452)   --->   "%xor_ln82_452 = xor i1 %icmp_ln82_452, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5430 'xor' 'xor_ln82_452' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5431 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_452 = and i1 %and_ln82_357, i1 %xor_ln82_452" [firmware/model_test.cpp:82]   --->   Operation 5431 'and' 'and_ln82_452' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5432 [1/1] (0.27ns)   --->   "%check_bit_453 = select i1 %icmp_ln82_452, i2 2, i2 %check_bit_452" [firmware/model_test.cpp:82]   --->   Operation 5432 'select' 'check_bit_453' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5433 [1/1] (0.00ns)   --->   "%zext_ln82_453 = zext i1 %and_ln82_358" [firmware/model_test.cpp:82]   --->   Operation 5433 'zext' 'zext_ln82_453' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5434 [1/1] (0.43ns)   --->   "%icmp_ln82_453 = icmp_eq  i2 %zext_ln82_453, i2 %check_bit_453" [firmware/model_test.cpp:82]   --->   Operation 5434 'icmp' 'icmp_ln82_453' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5435 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1004)   --->   "%select_ln82_990 = select i1 %icmp_ln82_453, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5435 'select' 'select_ln82_990' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5436 [1/1] (0.12ns)   --->   "%or_ln82_512 = or i1 %icmp_ln82_453, i1 %icmp_ln82_452" [firmware/model_test.cpp:82]   --->   Operation 5436 'or' 'or_ln82_512' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5437 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1004)   --->   "%select_ln82_991 = select i1 %or_ln82_512, i4 %select_ln82_990, i4 %select_ln82_987" [firmware/model_test.cpp:82]   --->   Operation 5437 'select' 'select_ln82_991' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5438 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_453)   --->   "%xor_ln82_453 = xor i1 %icmp_ln82_453, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5438 'xor' 'xor_ln82_453' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5439 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_453 = and i1 %and_ln82_358, i1 %xor_ln82_453" [firmware/model_test.cpp:82]   --->   Operation 5439 'and' 'and_ln82_453' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5440 [1/1] (0.27ns)   --->   "%check_bit_454 = select i1 %icmp_ln82_453, i2 2, i2 %check_bit_453" [firmware/model_test.cpp:82]   --->   Operation 5440 'select' 'check_bit_454' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5441 [1/1] (0.00ns)   --->   "%zext_ln82_454 = zext i1 %and_ln82_359" [firmware/model_test.cpp:82]   --->   Operation 5441 'zext' 'zext_ln82_454' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5442 [1/1] (0.43ns)   --->   "%icmp_ln82_454 = icmp_eq  i2 %zext_ln82_454, i2 %check_bit_454" [firmware/model_test.cpp:82]   --->   Operation 5442 'icmp' 'icmp_ln82_454' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5443 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_524)   --->   "%or_ln82_513 = or i1 %icmp_ln82_454, i1 %icmp_ln82_453" [firmware/model_test.cpp:82]   --->   Operation 5443 'or' 'or_ln82_513' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5444 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_524)   --->   "%or_ln82_514 = or i1 %or_ln82_513, i1 %or_ln82_511" [firmware/model_test.cpp:82]   --->   Operation 5444 'or' 'or_ln82_514' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5445 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_515 = or i1 %or_ln82_509, i1 %or_ln82_507" [firmware/model_test.cpp:82]   --->   Operation 5445 'or' 'or_ln82_515' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5446 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1000)   --->   "%select_ln82_993 = select i1 %or_ln82_505, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 5446 'select' 'select_ln82_993' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5447 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_516 = or i1 %or_ln82_505, i1 %or_ln82_503" [firmware/model_test.cpp:82]   --->   Operation 5447 'or' 'or_ln82_516' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5448 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_530)   --->   "%or_ln82_517 = or i1 %or_ln82_501, i1 %or_ln82_499" [firmware/model_test.cpp:82]   --->   Operation 5448 'or' 'or_ln82_517' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5449 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_532)   --->   "%or_ln82_521 = or i1 %or_ln82_485, i1 %or_ln82_483" [firmware/model_test.cpp:82]   --->   Operation 5449 'or' 'or_ln82_521' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5450 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_524 = or i1 %or_ln82_514, i1 %or_ln82_515" [firmware/model_test.cpp:82]   --->   Operation 5450 'or' 'or_ln82_524' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5451 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1000)   --->   "%select_ln82_994 = select i1 %or_ln82_516, i2 %select_ln82_993, i2 2" [firmware/model_test.cpp:82]   --->   Operation 5451 'select' 'select_ln82_994' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5452 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_530)   --->   "%or_ln82_525 = or i1 %or_ln82_516, i1 %or_ln82_517" [firmware/model_test.cpp:82]   --->   Operation 5452 'or' 'or_ln82_525' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5453 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_998)   --->   "%select_ln82_995 = select i1 %or_ln82_518, i3 6, i3 5" [firmware/model_test.cpp:82]   --->   Operation 5453 'select' 'select_ln82_995' <Predicate = (or_ln82_526)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5454 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_998)   --->   "%or_ln82_527 = or i1 %or_ln82_520, i1 %or_ln82_485" [firmware/model_test.cpp:82]   --->   Operation 5454 'or' 'or_ln82_527' <Predicate = (!or_ln82_526)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5455 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_998)   --->   "%select_ln82_996 = select i1 %or_ln82_527, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 5455 'select' 'select_ln82_996' <Predicate = (!or_ln82_526)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5456 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_532)   --->   "%or_ln82_528 = or i1 %or_ln82_520, i1 %or_ln82_521" [firmware/model_test.cpp:82]   --->   Operation 5456 'or' 'or_ln82_528' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5457 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1000)   --->   "%select_ln82_997 = select i1 %or_ln82_524, i2 3, i2 %select_ln82_994" [firmware/model_test.cpp:82]   --->   Operation 5457 'select' 'select_ln82_997' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5458 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1000)   --->   "%sext_ln82_4 = sext i2 %select_ln82_997" [firmware/model_test.cpp:82]   --->   Operation 5458 'sext' 'sext_ln82_4' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5459 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_530 = or i1 %or_ln82_524, i1 %or_ln82_525" [firmware/model_test.cpp:82]   --->   Operation 5459 'or' 'or_ln82_530' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5460 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_998 = select i1 %or_ln82_526, i3 %select_ln82_995, i3 %select_ln82_996" [firmware/model_test.cpp:82]   --->   Operation 5460 'select' 'select_ln82_998' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5461 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_532)   --->   "%or_ln82_531 = or i1 %or_ln82_526, i1 %or_ln82_528" [firmware/model_test.cpp:82]   --->   Operation 5461 'or' 'or_ln82_531' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5462 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1000 = select i1 %or_ln82_530, i3 %sext_ln82_4, i3 %select_ln82_998" [firmware/model_test.cpp:82]   --->   Operation 5462 'select' 'select_ln82_1000' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5463 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_532 = or i1 %or_ln82_530, i1 %or_ln82_531" [firmware/model_test.cpp:82]   --->   Operation 5463 'or' 'or_ln82_532' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5464 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1001 = select i1 %or_ln82_532, i3 %select_ln82_1000, i3 %select_ln82_999" [firmware/model_test.cpp:82]   --->   Operation 5464 'select' 'select_ln82_1001' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5465 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_454)   --->   "%xor_ln82_454 = xor i1 %icmp_ln82_454, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5465 'xor' 'xor_ln82_454' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5466 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_454 = and i1 %and_ln82_359, i1 %xor_ln82_454" [firmware/model_test.cpp:82]   --->   Operation 5466 'and' 'and_ln82_454' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5467 [1/1] (0.27ns)   --->   "%check_bit_455 = select i1 %icmp_ln82_454, i2 2, i2 %check_bit_454" [firmware/model_test.cpp:82]   --->   Operation 5467 'select' 'check_bit_455' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5468 [1/1] (0.00ns)   --->   "%zext_ln82_455 = zext i1 %and_ln82_360" [firmware/model_test.cpp:82]   --->   Operation 5468 'zext' 'zext_ln82_455' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5469 [1/1] (0.43ns)   --->   "%icmp_ln82_455 = icmp_eq  i2 %zext_ln82_455, i2 %check_bit_455" [firmware/model_test.cpp:82]   --->   Operation 5469 'icmp' 'icmp_ln82_455' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5470 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1004)   --->   "%select_ln82_1003 = select i1 %icmp_ln82_455, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 5470 'select' 'select_ln82_1003' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5471 [1/1] (0.12ns)   --->   "%or_ln82_533 = or i1 %icmp_ln82_455, i1 %icmp_ln82_454" [firmware/model_test.cpp:82]   --->   Operation 5471 'or' 'or_ln82_533' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5472 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1004 = select i1 %or_ln82_533, i4 %select_ln82_1003, i4 %select_ln82_991" [firmware/model_test.cpp:82]   --->   Operation 5472 'select' 'select_ln82_1004' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5473 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_455)   --->   "%xor_ln82_455 = xor i1 %icmp_ln82_455, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5473 'xor' 'xor_ln82_455' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5474 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_455 = and i1 %and_ln82_360, i1 %xor_ln82_455" [firmware/model_test.cpp:82]   --->   Operation 5474 'and' 'and_ln82_455' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5475 [1/1] (0.27ns)   --->   "%check_bit_456 = select i1 %icmp_ln82_455, i2 2, i2 %check_bit_455" [firmware/model_test.cpp:82]   --->   Operation 5475 'select' 'check_bit_456' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5476 [1/1] (0.00ns)   --->   "%zext_ln82_456 = zext i1 %and_ln82_361" [firmware/model_test.cpp:82]   --->   Operation 5476 'zext' 'zext_ln82_456' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5477 [1/1] (0.43ns)   --->   "%icmp_ln82_456 = icmp_eq  i2 %zext_ln82_456, i2 %check_bit_456" [firmware/model_test.cpp:82]   --->   Operation 5477 'icmp' 'icmp_ln82_456' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5478 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_456)   --->   "%xor_ln82_456 = xor i1 %icmp_ln82_456, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5478 'xor' 'xor_ln82_456' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5479 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_456 = and i1 %and_ln82_361, i1 %xor_ln82_456" [firmware/model_test.cpp:82]   --->   Operation 5479 'and' 'and_ln82_456' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5480 [1/1] (0.27ns)   --->   "%check_bit_457 = select i1 %icmp_ln82_456, i2 2, i2 %check_bit_456" [firmware/model_test.cpp:82]   --->   Operation 5480 'select' 'check_bit_457' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5481 [1/1] (0.00ns)   --->   "%zext_ln82_457 = zext i1 %and_ln82_362" [firmware/model_test.cpp:82]   --->   Operation 5481 'zext' 'zext_ln82_457' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5482 [1/1] (0.43ns)   --->   "%icmp_ln82_457 = icmp_eq  i2 %zext_ln82_457, i2 %check_bit_457" [firmware/model_test.cpp:82]   --->   Operation 5482 'icmp' 'icmp_ln82_457' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5483 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_457)   --->   "%xor_ln82_457 = xor i1 %icmp_ln82_457, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5483 'xor' 'xor_ln82_457' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5484 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_457 = and i1 %and_ln82_362, i1 %xor_ln82_457" [firmware/model_test.cpp:82]   --->   Operation 5484 'and' 'and_ln82_457' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5485 [1/1] (0.27ns)   --->   "%check_bit_458 = select i1 %icmp_ln82_457, i2 2, i2 %check_bit_457" [firmware/model_test.cpp:82]   --->   Operation 5485 'select' 'check_bit_458' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5486 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_465)   --->   "%select_ln91_425 = select i1 %icmp_ln82_453, i12 %tmp_67, i12 %tmp_66" [firmware/model_test.cpp:91]   --->   Operation 5486 'select' 'select_ln91_425' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5487 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_426 = select i1 %icmp_ln82_451, i12 %tmp_65, i12 %tmp_64" [firmware/model_test.cpp:91]   --->   Operation 5487 'select' 'select_ln91_426' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5488 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_466)   --->   "%select_ln91_427 = select i1 %icmp_ln82_449, i12 %tmp_63, i12 %tmp_62" [firmware/model_test.cpp:91]   --->   Operation 5488 'select' 'select_ln91_427' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5489 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_428 = select i1 %icmp_ln82_447, i12 %tmp_61, i12 %tmp_60" [firmware/model_test.cpp:91]   --->   Operation 5489 'select' 'select_ln91_428' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5490 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_467)   --->   "%select_ln91_429 = select i1 %icmp_ln82_445, i12 %tmp_59, i12 %tmp_58" [firmware/model_test.cpp:91]   --->   Operation 5490 'select' 'select_ln91_429' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5491 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_430 = select i1 %icmp_ln82_443, i12 %tmp_57, i12 %tmp_56" [firmware/model_test.cpp:91]   --->   Operation 5491 'select' 'select_ln91_430' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5492 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_468)   --->   "%select_ln91_431 = select i1 %icmp_ln82_441, i12 %tmp_55, i12 %tmp_54" [firmware/model_test.cpp:91]   --->   Operation 5492 'select' 'select_ln91_431' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5493 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_432 = select i1 %icmp_ln82_439, i12 %tmp_53, i12 %tmp_52" [firmware/model_test.cpp:91]   --->   Operation 5493 'select' 'select_ln91_432' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5494 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_465 = select i1 %or_ln82_512, i12 %select_ln91_425, i12 %select_ln91_426" [firmware/model_test.cpp:91]   --->   Operation 5494 'select' 'select_ln91_465' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5495 [1/1] (0.12ns)   --->   "%or_ln91_188 = or i1 %or_ln82_512, i1 %or_ln82_510" [firmware/model_test.cpp:91]   --->   Operation 5495 'or' 'or_ln91_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5496 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_466 = select i1 %or_ln82_508, i12 %select_ln91_427, i12 %select_ln91_428" [firmware/model_test.cpp:91]   --->   Operation 5496 'select' 'select_ln91_466' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5497 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_208)   --->   "%or_ln91_189 = or i1 %or_ln82_508, i1 %or_ln82_506" [firmware/model_test.cpp:91]   --->   Operation 5497 'or' 'or_ln91_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5498 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_467 = select i1 %or_ln82_504, i12 %select_ln91_429, i12 %select_ln91_430" [firmware/model_test.cpp:91]   --->   Operation 5498 'select' 'select_ln91_467' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5499 [1/1] (0.12ns)   --->   "%or_ln91_190 = or i1 %or_ln82_504, i1 %or_ln82_502" [firmware/model_test.cpp:91]   --->   Operation 5499 'or' 'or_ln91_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5500 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_468 = select i1 %or_ln82_500, i12 %select_ln91_431, i12 %select_ln91_432" [firmware/model_test.cpp:91]   --->   Operation 5500 'select' 'select_ln91_468' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5501 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_218)   --->   "%or_ln91_191 = or i1 %or_ln82_500, i1 %or_ln82_498" [firmware/model_test.cpp:91]   --->   Operation 5501 'or' 'or_ln91_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5502 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_495)   --->   "%select_ln91_485 = select i1 %or_ln91_188, i12 %select_ln91_465, i12 %select_ln91_466" [firmware/model_test.cpp:91]   --->   Operation 5502 'select' 'select_ln91_485' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5503 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_208 = or i1 %or_ln91_188, i1 %or_ln91_189" [firmware/model_test.cpp:91]   --->   Operation 5503 'or' 'or_ln91_208' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5504 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_486 = select i1 %or_ln91_190, i12 %select_ln91_467, i12 %select_ln91_468" [firmware/model_test.cpp:91]   --->   Operation 5504 'select' 'select_ln91_486' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5505 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_218)   --->   "%or_ln91_209 = or i1 %or_ln91_190, i1 %or_ln91_191" [firmware/model_test.cpp:91]   --->   Operation 5505 'or' 'or_ln91_209' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5506 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_495 = select i1 %or_ln91_208, i12 %select_ln91_485, i12 %select_ln91_486" [firmware/model_test.cpp:91]   --->   Operation 5506 'select' 'select_ln91_495' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5507 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_218 = or i1 %or_ln91_208, i1 %or_ln91_209" [firmware/model_test.cpp:91]   --->   Operation 5507 'or' 'or_ln91_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5508 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_500 = select i1 %or_ln91_218, i12 %select_ln91_495, i12 %select_ln91_496" [firmware/model_test.cpp:91]   --->   Operation 5508 'select' 'select_ln91_500' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5509 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_641)   --->   "%or_ln82_592 = or i1 %icmp_ln82_518, i1 %icmp_ln82_517" [firmware/model_test.cpp:82]   --->   Operation 5509 'or' 'or_ln82_592' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5510 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_639)   --->   "%or_ln82_608 = or i1 %icmp_ln82_534, i1 %icmp_ln82_533" [firmware/model_test.cpp:82]   --->   Operation 5510 'or' 'or_ln82_608' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5511 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1178)   --->   "%select_ln82_1173 = select i1 %icmp_ln82_535, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5511 'select' 'select_ln82_1173' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5512 [1/1] (0.12ns)   --->   "%or_ln82_609 = or i1 %icmp_ln82_535, i1 %icmp_ln82_534" [firmware/model_test.cpp:82]   --->   Operation 5512 'or' 'or_ln82_609' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5513 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1178)   --->   "%select_ln82_1174 = select i1 %or_ln82_609, i4 %select_ln82_1173, i4 %select_ln82_1170" [firmware/model_test.cpp:82]   --->   Operation 5513 'select' 'select_ln82_1174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5514 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_639)   --->   "%or_ln82_610 = or i1 %icmp_ln82_536, i1 %icmp_ln82_535" [firmware/model_test.cpp:82]   --->   Operation 5514 'or' 'or_ln82_610' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5515 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1178)   --->   "%select_ln82_1177 = select i1 %icmp_ln82_537, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5515 'select' 'select_ln82_1177' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5516 [1/1] (0.12ns)   --->   "%or_ln82_611 = or i1 %icmp_ln82_537, i1 %icmp_ln82_536" [firmware/model_test.cpp:82]   --->   Operation 5516 'or' 'or_ln82_611' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5517 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1178 = select i1 %or_ln82_611, i4 %select_ln82_1177, i4 %select_ln82_1174" [firmware/model_test.cpp:82]   --->   Operation 5517 'select' 'select_ln82_1178' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5518 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_625)   --->   "%or_ln82_612 = or i1 %icmp_ln82_538, i1 %icmp_ln82_537" [firmware/model_test.cpp:82]   --->   Operation 5518 'or' 'or_ln82_612' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5519 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1186)   --->   "%select_ln82_1181 = select i1 %icmp_ln82_539, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 5519 'select' 'select_ln82_1181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5520 [1/1] (0.12ns)   --->   "%or_ln82_613 = or i1 %icmp_ln82_539, i1 %icmp_ln82_538" [firmware/model_test.cpp:82]   --->   Operation 5520 'or' 'or_ln82_613' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5521 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1186)   --->   "%select_ln82_1182 = select i1 %or_ln82_613, i4 %select_ln82_1181, i4 %select_ln82_1178" [firmware/model_test.cpp:82]   --->   Operation 5521 'select' 'select_ln82_1182' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5522 [1/1] (0.12ns)   --->   "%or_ln82_614 = or i1 %icmp_ln82_540, i1 %icmp_ln82_539" [firmware/model_test.cpp:82]   --->   Operation 5522 'or' 'or_ln82_614' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5523 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1186)   --->   "%select_ln82_1185 = select i1 %icmp_ln82_541, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 5523 'select' 'select_ln82_1185' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5524 [1/1] (0.12ns)   --->   "%or_ln82_615 = or i1 %icmp_ln82_541, i1 %icmp_ln82_540" [firmware/model_test.cpp:82]   --->   Operation 5524 'or' 'or_ln82_615' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5525 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1186 = select i1 %or_ln82_615, i4 %select_ln82_1185, i4 %select_ln82_1182" [firmware/model_test.cpp:82]   --->   Operation 5525 'select' 'select_ln82_1186' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5526 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_624)   --->   "%or_ln82_616 = or i1 %icmp_ln82_542, i1 %icmp_ln82_541" [firmware/model_test.cpp:82]   --->   Operation 5526 'or' 'or_ln82_616' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5527 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1194)   --->   "%select_ln82_1189 = select i1 %icmp_ln82_543, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5527 'select' 'select_ln82_1189' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5528 [1/1] (0.12ns)   --->   "%or_ln82_617 = or i1 %icmp_ln82_543, i1 %icmp_ln82_542" [firmware/model_test.cpp:82]   --->   Operation 5528 'or' 'or_ln82_617' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5529 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1194)   --->   "%select_ln82_1190 = select i1 %or_ln82_617, i4 %select_ln82_1189, i4 %select_ln82_1186" [firmware/model_test.cpp:82]   --->   Operation 5529 'select' 'select_ln82_1190' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5530 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_624)   --->   "%or_ln82_618 = or i1 %icmp_ln82_544, i1 %icmp_ln82_543" [firmware/model_test.cpp:82]   --->   Operation 5530 'or' 'or_ln82_618' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5531 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1194)   --->   "%select_ln82_1193 = select i1 %icmp_ln82_545, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5531 'select' 'select_ln82_1193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5532 [1/1] (0.12ns)   --->   "%or_ln82_619 = or i1 %icmp_ln82_545, i1 %icmp_ln82_544" [firmware/model_test.cpp:82]   --->   Operation 5532 'or' 'or_ln82_619' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5533 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1194 = select i1 %or_ln82_619, i4 %select_ln82_1193, i4 %select_ln82_1190" [firmware/model_test.cpp:82]   --->   Operation 5533 'select' 'select_ln82_1194' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5534 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_545)   --->   "%xor_ln82_545 = xor i1 %icmp_ln82_545, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5534 'xor' 'xor_ln82_545' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5535 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_545 = and i1 %and_ln82_451, i1 %xor_ln82_545" [firmware/model_test.cpp:82]   --->   Operation 5535 'and' 'and_ln82_545' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5536 [1/1] (0.27ns)   --->   "%check_bit_546 = select i1 %icmp_ln82_545, i2 2, i2 %check_bit_545" [firmware/model_test.cpp:82]   --->   Operation 5536 'select' 'check_bit_546' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5537 [1/1] (0.00ns)   --->   "%zext_ln82_546 = zext i1 %and_ln82_452" [firmware/model_test.cpp:82]   --->   Operation 5537 'zext' 'zext_ln82_546' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5538 [1/1] (0.43ns)   --->   "%icmp_ln82_546 = icmp_eq  i2 %zext_ln82_546, i2 %check_bit_546" [firmware/model_test.cpp:82]   --->   Operation 5538 'icmp' 'icmp_ln82_546' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5539 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_633)   --->   "%or_ln82_620 = or i1 %icmp_ln82_546, i1 %icmp_ln82_545" [firmware/model_test.cpp:82]   --->   Operation 5539 'or' 'or_ln82_620' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5540 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_546)   --->   "%xor_ln82_546 = xor i1 %icmp_ln82_546, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5540 'xor' 'xor_ln82_546' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5541 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_546 = and i1 %and_ln82_452, i1 %xor_ln82_546" [firmware/model_test.cpp:82]   --->   Operation 5541 'and' 'and_ln82_546' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5542 [1/1] (0.27ns)   --->   "%check_bit_547 = select i1 %icmp_ln82_546, i2 2, i2 %check_bit_546" [firmware/model_test.cpp:82]   --->   Operation 5542 'select' 'check_bit_547' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5543 [1/1] (0.00ns)   --->   "%zext_ln82_547 = zext i1 %and_ln82_453" [firmware/model_test.cpp:82]   --->   Operation 5543 'zext' 'zext_ln82_547' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5544 [1/1] (0.43ns)   --->   "%icmp_ln82_547 = icmp_eq  i2 %zext_ln82_547, i2 %check_bit_547" [firmware/model_test.cpp:82]   --->   Operation 5544 'icmp' 'icmp_ln82_547' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5545 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1211)   --->   "%select_ln82_1197 = select i1 %icmp_ln82_547, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5545 'select' 'select_ln82_1197' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5546 [1/1] (0.12ns)   --->   "%or_ln82_621 = or i1 %icmp_ln82_547, i1 %icmp_ln82_546" [firmware/model_test.cpp:82]   --->   Operation 5546 'or' 'or_ln82_621' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5547 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1211)   --->   "%select_ln82_1198 = select i1 %or_ln82_621, i4 %select_ln82_1197, i4 %select_ln82_1194" [firmware/model_test.cpp:82]   --->   Operation 5547 'select' 'select_ln82_1198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5548 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_547)   --->   "%xor_ln82_547 = xor i1 %icmp_ln82_547, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5548 'xor' 'xor_ln82_547' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5549 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_547 = and i1 %and_ln82_453, i1 %xor_ln82_547" [firmware/model_test.cpp:82]   --->   Operation 5549 'and' 'and_ln82_547' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5550 [1/1] (0.27ns)   --->   "%check_bit_548 = select i1 %icmp_ln82_547, i2 2, i2 %check_bit_547" [firmware/model_test.cpp:82]   --->   Operation 5550 'select' 'check_bit_548' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5551 [1/1] (0.00ns)   --->   "%zext_ln82_548 = zext i1 %and_ln82_454" [firmware/model_test.cpp:82]   --->   Operation 5551 'zext' 'zext_ln82_548' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5552 [1/1] (0.43ns)   --->   "%icmp_ln82_548 = icmp_eq  i2 %zext_ln82_548, i2 %check_bit_548" [firmware/model_test.cpp:82]   --->   Operation 5552 'icmp' 'icmp_ln82_548' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5553 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_633)   --->   "%or_ln82_622 = or i1 %icmp_ln82_548, i1 %icmp_ln82_547" [firmware/model_test.cpp:82]   --->   Operation 5553 'or' 'or_ln82_622' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5554 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_633)   --->   "%or_ln82_623 = or i1 %or_ln82_622, i1 %or_ln82_620" [firmware/model_test.cpp:82]   --->   Operation 5554 'or' 'or_ln82_623' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5555 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_624 = or i1 %or_ln82_618, i1 %or_ln82_616" [firmware/model_test.cpp:82]   --->   Operation 5555 'or' 'or_ln82_624' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5556 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1207)   --->   "%select_ln82_1200 = select i1 %or_ln82_614, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 5556 'select' 'select_ln82_1200' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5557 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_625 = or i1 %or_ln82_614, i1 %or_ln82_612" [firmware/model_test.cpp:82]   --->   Operation 5557 'or' 'or_ln82_625' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5558 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_639)   --->   "%or_ln82_626 = or i1 %or_ln82_610, i1 %or_ln82_608" [firmware/model_test.cpp:82]   --->   Operation 5558 'or' 'or_ln82_626' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5559 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_641)   --->   "%or_ln82_630 = or i1 %or_ln82_594, i1 %or_ln82_592" [firmware/model_test.cpp:82]   --->   Operation 5559 'or' 'or_ln82_630' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5560 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_633 = or i1 %or_ln82_623, i1 %or_ln82_624" [firmware/model_test.cpp:82]   --->   Operation 5560 'or' 'or_ln82_633' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5561 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1207)   --->   "%select_ln82_1201 = select i1 %or_ln82_625, i2 %select_ln82_1200, i2 2" [firmware/model_test.cpp:82]   --->   Operation 5561 'select' 'select_ln82_1201' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5562 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_639)   --->   "%or_ln82_634 = or i1 %or_ln82_625, i1 %or_ln82_626" [firmware/model_test.cpp:82]   --->   Operation 5562 'or' 'or_ln82_634' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5563 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1205)   --->   "%select_ln82_1202 = select i1 %or_ln82_627, i3 6, i3 5" [firmware/model_test.cpp:82]   --->   Operation 5563 'select' 'select_ln82_1202' <Predicate = (or_ln82_635)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5564 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1205)   --->   "%or_ln82_636 = or i1 %or_ln82_629, i1 %or_ln82_594" [firmware/model_test.cpp:82]   --->   Operation 5564 'or' 'or_ln82_636' <Predicate = (!or_ln82_635)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5565 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1205)   --->   "%select_ln82_1203 = select i1 %or_ln82_636, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 5565 'select' 'select_ln82_1203' <Predicate = (!or_ln82_635)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5566 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_641)   --->   "%or_ln82_637 = or i1 %or_ln82_629, i1 %or_ln82_630" [firmware/model_test.cpp:82]   --->   Operation 5566 'or' 'or_ln82_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5567 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1207)   --->   "%select_ln82_1204 = select i1 %or_ln82_633, i2 3, i2 %select_ln82_1201" [firmware/model_test.cpp:82]   --->   Operation 5567 'select' 'select_ln82_1204' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5568 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1207)   --->   "%sext_ln82_5 = sext i2 %select_ln82_1204" [firmware/model_test.cpp:82]   --->   Operation 5568 'sext' 'sext_ln82_5' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5569 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_639 = or i1 %or_ln82_633, i1 %or_ln82_634" [firmware/model_test.cpp:82]   --->   Operation 5569 'or' 'or_ln82_639' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5570 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1205 = select i1 %or_ln82_635, i3 %select_ln82_1202, i3 %select_ln82_1203" [firmware/model_test.cpp:82]   --->   Operation 5570 'select' 'select_ln82_1205' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5571 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_641)   --->   "%or_ln82_640 = or i1 %or_ln82_635, i1 %or_ln82_637" [firmware/model_test.cpp:82]   --->   Operation 5571 'or' 'or_ln82_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5572 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1207 = select i1 %or_ln82_639, i3 %sext_ln82_5, i3 %select_ln82_1205" [firmware/model_test.cpp:82]   --->   Operation 5572 'select' 'select_ln82_1207' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5573 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_641 = or i1 %or_ln82_639, i1 %or_ln82_640" [firmware/model_test.cpp:82]   --->   Operation 5573 'or' 'or_ln82_641' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5574 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1208 = select i1 %or_ln82_641, i3 %select_ln82_1207, i3 %select_ln82_1206" [firmware/model_test.cpp:82]   --->   Operation 5574 'select' 'select_ln82_1208' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5575 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_548)   --->   "%xor_ln82_548 = xor i1 %icmp_ln82_548, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5575 'xor' 'xor_ln82_548' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5576 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_548 = and i1 %and_ln82_454, i1 %xor_ln82_548" [firmware/model_test.cpp:82]   --->   Operation 5576 'and' 'and_ln82_548' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5577 [1/1] (0.27ns)   --->   "%check_bit_549 = select i1 %icmp_ln82_548, i2 2, i2 %check_bit_548" [firmware/model_test.cpp:82]   --->   Operation 5577 'select' 'check_bit_549' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5578 [1/1] (0.00ns)   --->   "%zext_ln82_549 = zext i1 %and_ln82_455" [firmware/model_test.cpp:82]   --->   Operation 5578 'zext' 'zext_ln82_549' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5579 [1/1] (0.43ns)   --->   "%icmp_ln82_549 = icmp_eq  i2 %zext_ln82_549, i2 %check_bit_549" [firmware/model_test.cpp:82]   --->   Operation 5579 'icmp' 'icmp_ln82_549' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5580 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1211)   --->   "%select_ln82_1210 = select i1 %icmp_ln82_549, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 5580 'select' 'select_ln82_1210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5581 [1/1] (0.12ns)   --->   "%or_ln82_642 = or i1 %icmp_ln82_549, i1 %icmp_ln82_548" [firmware/model_test.cpp:82]   --->   Operation 5581 'or' 'or_ln82_642' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5582 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1211 = select i1 %or_ln82_642, i4 %select_ln82_1210, i4 %select_ln82_1198" [firmware/model_test.cpp:82]   --->   Operation 5582 'select' 'select_ln82_1211' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5583 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_549)   --->   "%xor_ln82_549 = xor i1 %icmp_ln82_549, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5583 'xor' 'xor_ln82_549' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5584 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_549 = and i1 %and_ln82_455, i1 %xor_ln82_549" [firmware/model_test.cpp:82]   --->   Operation 5584 'and' 'and_ln82_549' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5585 [1/1] (0.27ns)   --->   "%check_bit_550 = select i1 %icmp_ln82_549, i2 2, i2 %check_bit_549" [firmware/model_test.cpp:82]   --->   Operation 5585 'select' 'check_bit_550' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5586 [1/1] (0.00ns)   --->   "%zext_ln82_550 = zext i1 %and_ln82_456" [firmware/model_test.cpp:82]   --->   Operation 5586 'zext' 'zext_ln82_550' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5587 [1/1] (0.43ns)   --->   "%icmp_ln82_550 = icmp_eq  i2 %zext_ln82_550, i2 %check_bit_550" [firmware/model_test.cpp:82]   --->   Operation 5587 'icmp' 'icmp_ln82_550' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5588 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_550)   --->   "%xor_ln82_550 = xor i1 %icmp_ln82_550, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5588 'xor' 'xor_ln82_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5589 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_550 = and i1 %and_ln82_456, i1 %xor_ln82_550" [firmware/model_test.cpp:82]   --->   Operation 5589 'and' 'and_ln82_550' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5590 [1/1] (0.27ns)   --->   "%check_bit_551 = select i1 %icmp_ln82_550, i2 2, i2 %check_bit_550" [firmware/model_test.cpp:82]   --->   Operation 5590 'select' 'check_bit_551' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5591 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_564)   --->   "%select_ln91_524 = select i1 %icmp_ln82_547, i12 %tmp_67, i12 %tmp_66" [firmware/model_test.cpp:91]   --->   Operation 5591 'select' 'select_ln91_524' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5592 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_525 = select i1 %icmp_ln82_545, i12 %tmp_65, i12 %tmp_64" [firmware/model_test.cpp:91]   --->   Operation 5592 'select' 'select_ln91_525' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5593 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_565)   --->   "%select_ln91_526 = select i1 %icmp_ln82_543, i12 %tmp_63, i12 %tmp_62" [firmware/model_test.cpp:91]   --->   Operation 5593 'select' 'select_ln91_526' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5594 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_527 = select i1 %icmp_ln82_541, i12 %tmp_61, i12 %tmp_60" [firmware/model_test.cpp:91]   --->   Operation 5594 'select' 'select_ln91_527' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5595 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_566)   --->   "%select_ln91_528 = select i1 %icmp_ln82_539, i12 %tmp_59, i12 %tmp_58" [firmware/model_test.cpp:91]   --->   Operation 5595 'select' 'select_ln91_528' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5596 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_529 = select i1 %icmp_ln82_537, i12 %tmp_57, i12 %tmp_56" [firmware/model_test.cpp:91]   --->   Operation 5596 'select' 'select_ln91_529' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5597 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_567)   --->   "%select_ln91_530 = select i1 %icmp_ln82_535, i12 %tmp_55, i12 %tmp_54" [firmware/model_test.cpp:91]   --->   Operation 5597 'select' 'select_ln91_530' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5598 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_531 = select i1 %icmp_ln82_533, i12 %tmp_53, i12 %tmp_52" [firmware/model_test.cpp:91]   --->   Operation 5598 'select' 'select_ln91_531' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5599 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_564 = select i1 %or_ln82_621, i12 %select_ln91_524, i12 %select_ln91_525" [firmware/model_test.cpp:91]   --->   Operation 5599 'select' 'select_ln91_564' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5600 [1/1] (0.12ns)   --->   "%or_ln91_233 = or i1 %or_ln82_621, i1 %or_ln82_619" [firmware/model_test.cpp:91]   --->   Operation 5600 'or' 'or_ln91_233' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5601 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_565 = select i1 %or_ln82_617, i12 %select_ln91_526, i12 %select_ln91_527" [firmware/model_test.cpp:91]   --->   Operation 5601 'select' 'select_ln91_565' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5602 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_252)   --->   "%or_ln91_234 = or i1 %or_ln82_617, i1 %or_ln82_615" [firmware/model_test.cpp:91]   --->   Operation 5602 'or' 'or_ln91_234' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5603 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_566 = select i1 %or_ln82_613, i12 %select_ln91_528, i12 %select_ln91_529" [firmware/model_test.cpp:91]   --->   Operation 5603 'select' 'select_ln91_566' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5604 [1/1] (0.12ns)   --->   "%or_ln91_235 = or i1 %or_ln82_613, i1 %or_ln82_611" [firmware/model_test.cpp:91]   --->   Operation 5604 'or' 'or_ln91_235' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5605 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_567 = select i1 %or_ln82_609, i12 %select_ln91_530, i12 %select_ln91_531" [firmware/model_test.cpp:91]   --->   Operation 5605 'select' 'select_ln91_567' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5606 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_261)   --->   "%or_ln91_236 = or i1 %or_ln82_609, i1 %or_ln82_607" [firmware/model_test.cpp:91]   --->   Operation 5606 'or' 'or_ln91_236' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5607 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_594)   --->   "%select_ln91_584 = select i1 %or_ln91_233, i12 %select_ln91_564, i12 %select_ln91_565" [firmware/model_test.cpp:91]   --->   Operation 5607 'select' 'select_ln91_584' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5608 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_252 = or i1 %or_ln91_233, i1 %or_ln91_234" [firmware/model_test.cpp:91]   --->   Operation 5608 'or' 'or_ln91_252' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5609 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_585 = select i1 %or_ln91_235, i12 %select_ln91_566, i12 %select_ln91_567" [firmware/model_test.cpp:91]   --->   Operation 5609 'select' 'select_ln91_585' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5610 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_261)   --->   "%or_ln91_253 = or i1 %or_ln91_235, i1 %or_ln91_236" [firmware/model_test.cpp:91]   --->   Operation 5610 'or' 'or_ln91_253' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5611 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_594 = select i1 %or_ln91_252, i12 %select_ln91_584, i12 %select_ln91_585" [firmware/model_test.cpp:91]   --->   Operation 5611 'select' 'select_ln91_594' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5612 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_261 = or i1 %or_ln91_252, i1 %or_ln91_253" [firmware/model_test.cpp:91]   --->   Operation 5612 'or' 'or_ln91_261' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5613 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_599 = select i1 %or_ln91_261, i12 %select_ln91_594, i12 %select_ln91_595" [firmware/model_test.cpp:91]   --->   Operation 5613 'select' 'select_ln91_599' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5614 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_750)   --->   "%or_ln82_701 = or i1 %icmp_ln82_611, i1 %icmp_ln82_610" [firmware/model_test.cpp:82]   --->   Operation 5614 'or' 'or_ln82_701' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5615 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1380)   --->   "%select_ln82_1375 = select i1 %icmp_ln82_626, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5615 'select' 'select_ln82_1375' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5616 [1/1] (0.12ns)   --->   "%or_ln82_716 = or i1 %icmp_ln82_626, i1 %icmp_ln82_625" [firmware/model_test.cpp:82]   --->   Operation 5616 'or' 'or_ln82_716' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5617 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1380)   --->   "%select_ln82_1376 = select i1 %or_ln82_716, i4 %select_ln82_1375, i4 %select_ln82_1372" [firmware/model_test.cpp:82]   --->   Operation 5617 'select' 'select_ln82_1376' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5618 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_748)   --->   "%or_ln82_717 = or i1 %icmp_ln82_627, i1 %icmp_ln82_626" [firmware/model_test.cpp:82]   --->   Operation 5618 'or' 'or_ln82_717' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5619 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1380)   --->   "%select_ln82_1379 = select i1 %icmp_ln82_628, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5619 'select' 'select_ln82_1379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5620 [1/1] (0.12ns)   --->   "%or_ln82_718 = or i1 %icmp_ln82_628, i1 %icmp_ln82_627" [firmware/model_test.cpp:82]   --->   Operation 5620 'or' 'or_ln82_718' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5621 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1380 = select i1 %or_ln82_718, i4 %select_ln82_1379, i4 %select_ln82_1376" [firmware/model_test.cpp:82]   --->   Operation 5621 'select' 'select_ln82_1380' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5622 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_748)   --->   "%or_ln82_719 = or i1 %icmp_ln82_629, i1 %icmp_ln82_628" [firmware/model_test.cpp:82]   --->   Operation 5622 'or' 'or_ln82_719' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5623 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1388)   --->   "%select_ln82_1383 = select i1 %icmp_ln82_630, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5623 'select' 'select_ln82_1383' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5624 [1/1] (0.12ns)   --->   "%or_ln82_720 = or i1 %icmp_ln82_630, i1 %icmp_ln82_629" [firmware/model_test.cpp:82]   --->   Operation 5624 'or' 'or_ln82_720' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5625 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1388)   --->   "%select_ln82_1384 = select i1 %or_ln82_720, i4 %select_ln82_1383, i4 %select_ln82_1380" [firmware/model_test.cpp:82]   --->   Operation 5625 'select' 'select_ln82_1384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5626 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_734)   --->   "%or_ln82_721 = or i1 %icmp_ln82_631, i1 %icmp_ln82_630" [firmware/model_test.cpp:82]   --->   Operation 5626 'or' 'or_ln82_721' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5627 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1388)   --->   "%select_ln82_1387 = select i1 %icmp_ln82_632, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 5627 'select' 'select_ln82_1387' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5628 [1/1] (0.12ns)   --->   "%or_ln82_722 = or i1 %icmp_ln82_632, i1 %icmp_ln82_631" [firmware/model_test.cpp:82]   --->   Operation 5628 'or' 'or_ln82_722' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5629 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1388 = select i1 %or_ln82_722, i4 %select_ln82_1387, i4 %select_ln82_1384" [firmware/model_test.cpp:82]   --->   Operation 5629 'select' 'select_ln82_1388' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5630 [1/1] (0.12ns)   --->   "%or_ln82_723 = or i1 %icmp_ln82_633, i1 %icmp_ln82_632" [firmware/model_test.cpp:82]   --->   Operation 5630 'or' 'or_ln82_723' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5631 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1396)   --->   "%select_ln82_1391 = select i1 %icmp_ln82_634, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 5631 'select' 'select_ln82_1391' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5632 [1/1] (0.12ns)   --->   "%or_ln82_724 = or i1 %icmp_ln82_634, i1 %icmp_ln82_633" [firmware/model_test.cpp:82]   --->   Operation 5632 'or' 'or_ln82_724' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5633 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1396)   --->   "%select_ln82_1392 = select i1 %or_ln82_724, i4 %select_ln82_1391, i4 %select_ln82_1388" [firmware/model_test.cpp:82]   --->   Operation 5633 'select' 'select_ln82_1392' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5634 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_733)   --->   "%or_ln82_725 = or i1 %icmp_ln82_635, i1 %icmp_ln82_634" [firmware/model_test.cpp:82]   --->   Operation 5634 'or' 'or_ln82_725' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5635 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1396)   --->   "%select_ln82_1395 = select i1 %icmp_ln82_636, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5635 'select' 'select_ln82_1395' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5636 [1/1] (0.12ns)   --->   "%or_ln82_726 = or i1 %icmp_ln82_636, i1 %icmp_ln82_635" [firmware/model_test.cpp:82]   --->   Operation 5636 'or' 'or_ln82_726' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5637 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1396 = select i1 %or_ln82_726, i4 %select_ln82_1395, i4 %select_ln82_1392" [firmware/model_test.cpp:82]   --->   Operation 5637 'select' 'select_ln82_1396' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5638 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_733)   --->   "%or_ln82_727 = or i1 %icmp_ln82_637, i1 %icmp_ln82_636" [firmware/model_test.cpp:82]   --->   Operation 5638 'or' 'or_ln82_727' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5639 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_637)   --->   "%xor_ln82_637 = xor i1 %icmp_ln82_637, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5639 'xor' 'xor_ln82_637' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5640 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_637 = and i1 %and_ln82_544, i1 %xor_ln82_637" [firmware/model_test.cpp:82]   --->   Operation 5640 'and' 'and_ln82_637' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5641 [1/1] (0.27ns)   --->   "%check_bit_638 = select i1 %icmp_ln82_637, i2 2, i2 %check_bit_637" [firmware/model_test.cpp:82]   --->   Operation 5641 'select' 'check_bit_638' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5642 [1/1] (0.00ns)   --->   "%zext_ln82_638 = zext i1 %and_ln82_545" [firmware/model_test.cpp:82]   --->   Operation 5642 'zext' 'zext_ln82_638' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5643 [1/1] (0.43ns)   --->   "%icmp_ln82_638 = icmp_eq  i2 %zext_ln82_638, i2 %check_bit_638" [firmware/model_test.cpp:82]   --->   Operation 5643 'icmp' 'icmp_ln82_638' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5644 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1404)   --->   "%select_ln82_1399 = select i1 %icmp_ln82_638, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5644 'select' 'select_ln82_1399' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5645 [1/1] (0.12ns)   --->   "%or_ln82_728 = or i1 %icmp_ln82_638, i1 %icmp_ln82_637" [firmware/model_test.cpp:82]   --->   Operation 5645 'or' 'or_ln82_728' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5646 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1404)   --->   "%select_ln82_1400 = select i1 %or_ln82_728, i4 %select_ln82_1399, i4 %select_ln82_1396" [firmware/model_test.cpp:82]   --->   Operation 5646 'select' 'select_ln82_1400' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5647 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_638)   --->   "%xor_ln82_638 = xor i1 %icmp_ln82_638, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5647 'xor' 'xor_ln82_638' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5648 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_638 = and i1 %and_ln82_545, i1 %xor_ln82_638" [firmware/model_test.cpp:82]   --->   Operation 5648 'and' 'and_ln82_638' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5649 [1/1] (0.27ns)   --->   "%check_bit_639 = select i1 %icmp_ln82_638, i2 2, i2 %check_bit_638" [firmware/model_test.cpp:82]   --->   Operation 5649 'select' 'check_bit_639' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5650 [1/1] (0.00ns)   --->   "%zext_ln82_639 = zext i1 %and_ln82_546" [firmware/model_test.cpp:82]   --->   Operation 5650 'zext' 'zext_ln82_639' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5651 [1/1] (0.43ns)   --->   "%icmp_ln82_639 = icmp_eq  i2 %zext_ln82_639, i2 %check_bit_639" [firmware/model_test.cpp:82]   --->   Operation 5651 'icmp' 'icmp_ln82_639' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5652 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_742)   --->   "%or_ln82_729 = or i1 %icmp_ln82_639, i1 %icmp_ln82_638" [firmware/model_test.cpp:82]   --->   Operation 5652 'or' 'or_ln82_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5653 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_639)   --->   "%xor_ln82_639 = xor i1 %icmp_ln82_639, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5653 'xor' 'xor_ln82_639' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5654 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_639 = and i1 %and_ln82_546, i1 %xor_ln82_639" [firmware/model_test.cpp:82]   --->   Operation 5654 'and' 'and_ln82_639' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5655 [1/1] (0.27ns)   --->   "%check_bit_640 = select i1 %icmp_ln82_639, i2 2, i2 %check_bit_639" [firmware/model_test.cpp:82]   --->   Operation 5655 'select' 'check_bit_640' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5656 [1/1] (0.00ns)   --->   "%zext_ln82_640 = zext i1 %and_ln82_547" [firmware/model_test.cpp:82]   --->   Operation 5656 'zext' 'zext_ln82_640' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5657 [1/1] (0.43ns)   --->   "%icmp_ln82_640 = icmp_eq  i2 %zext_ln82_640, i2 %check_bit_640" [firmware/model_test.cpp:82]   --->   Operation 5657 'icmp' 'icmp_ln82_640' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5658 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1404)   --->   "%select_ln82_1403 = select i1 %icmp_ln82_640, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5658 'select' 'select_ln82_1403' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5659 [1/1] (0.12ns)   --->   "%or_ln82_730 = or i1 %icmp_ln82_640, i1 %icmp_ln82_639" [firmware/model_test.cpp:82]   --->   Operation 5659 'or' 'or_ln82_730' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5660 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1404 = select i1 %or_ln82_730, i4 %select_ln82_1403, i4 %select_ln82_1400" [firmware/model_test.cpp:82]   --->   Operation 5660 'select' 'select_ln82_1404' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5661 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_640)   --->   "%xor_ln82_640 = xor i1 %icmp_ln82_640, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5661 'xor' 'xor_ln82_640' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5662 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_640 = and i1 %and_ln82_547, i1 %xor_ln82_640" [firmware/model_test.cpp:82]   --->   Operation 5662 'and' 'and_ln82_640' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5663 [1/1] (0.27ns)   --->   "%check_bit_641 = select i1 %icmp_ln82_640, i2 2, i2 %check_bit_640" [firmware/model_test.cpp:82]   --->   Operation 5663 'select' 'check_bit_641' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5664 [1/1] (0.00ns)   --->   "%zext_ln82_641 = zext i1 %and_ln82_548" [firmware/model_test.cpp:82]   --->   Operation 5664 'zext' 'zext_ln82_641' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5665 [1/1] (0.43ns)   --->   "%icmp_ln82_641 = icmp_eq  i2 %zext_ln82_641, i2 %check_bit_641" [firmware/model_test.cpp:82]   --->   Operation 5665 'icmp' 'icmp_ln82_641' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5666 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_742)   --->   "%or_ln82_731 = or i1 %icmp_ln82_641, i1 %icmp_ln82_640" [firmware/model_test.cpp:82]   --->   Operation 5666 'or' 'or_ln82_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5667 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_742)   --->   "%or_ln82_732 = or i1 %or_ln82_731, i1 %or_ln82_729" [firmware/model_test.cpp:82]   --->   Operation 5667 'or' 'or_ln82_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5668 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_733 = or i1 %or_ln82_727, i1 %or_ln82_725" [firmware/model_test.cpp:82]   --->   Operation 5668 'or' 'or_ln82_733' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5669 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1413)   --->   "%select_ln82_1406 = select i1 %or_ln82_723, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 5669 'select' 'select_ln82_1406' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5670 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_734 = or i1 %or_ln82_723, i1 %or_ln82_721" [firmware/model_test.cpp:82]   --->   Operation 5670 'or' 'or_ln82_734' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5671 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_748)   --->   "%or_ln82_735 = or i1 %or_ln82_719, i1 %or_ln82_717" [firmware/model_test.cpp:82]   --->   Operation 5671 'or' 'or_ln82_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5672 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_750)   --->   "%or_ln82_739 = or i1 %or_ln82_703, i1 %or_ln82_701" [firmware/model_test.cpp:82]   --->   Operation 5672 'or' 'or_ln82_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5673 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_742 = or i1 %or_ln82_732, i1 %or_ln82_733" [firmware/model_test.cpp:82]   --->   Operation 5673 'or' 'or_ln82_742' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5674 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1413)   --->   "%select_ln82_1407 = select i1 %or_ln82_734, i2 %select_ln82_1406, i2 2" [firmware/model_test.cpp:82]   --->   Operation 5674 'select' 'select_ln82_1407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5675 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_748)   --->   "%or_ln82_743 = or i1 %or_ln82_734, i1 %or_ln82_735" [firmware/model_test.cpp:82]   --->   Operation 5675 'or' 'or_ln82_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5676 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1411)   --->   "%select_ln82_1408 = select i1 %or_ln82_736, i3 6, i3 5" [firmware/model_test.cpp:82]   --->   Operation 5676 'select' 'select_ln82_1408' <Predicate = (or_ln82_744)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5677 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1411)   --->   "%or_ln82_745 = or i1 %or_ln82_738, i1 %or_ln82_703" [firmware/model_test.cpp:82]   --->   Operation 5677 'or' 'or_ln82_745' <Predicate = (!or_ln82_744)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5678 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1411)   --->   "%select_ln82_1409 = select i1 %or_ln82_745, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 5678 'select' 'select_ln82_1409' <Predicate = (!or_ln82_744)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5679 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_750)   --->   "%or_ln82_746 = or i1 %or_ln82_738, i1 %or_ln82_739" [firmware/model_test.cpp:82]   --->   Operation 5679 'or' 'or_ln82_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5680 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1413)   --->   "%select_ln82_1410 = select i1 %or_ln82_742, i2 3, i2 %select_ln82_1407" [firmware/model_test.cpp:82]   --->   Operation 5680 'select' 'select_ln82_1410' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5681 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1413)   --->   "%sext_ln82_6 = sext i2 %select_ln82_1410" [firmware/model_test.cpp:82]   --->   Operation 5681 'sext' 'sext_ln82_6' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5682 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_748 = or i1 %or_ln82_742, i1 %or_ln82_743" [firmware/model_test.cpp:82]   --->   Operation 5682 'or' 'or_ln82_748' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5683 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1411 = select i1 %or_ln82_744, i3 %select_ln82_1408, i3 %select_ln82_1409" [firmware/model_test.cpp:82]   --->   Operation 5683 'select' 'select_ln82_1411' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5684 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_750)   --->   "%or_ln82_749 = or i1 %or_ln82_744, i1 %or_ln82_746" [firmware/model_test.cpp:82]   --->   Operation 5684 'or' 'or_ln82_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5685 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1413 = select i1 %or_ln82_748, i3 %sext_ln82_6, i3 %select_ln82_1411" [firmware/model_test.cpp:82]   --->   Operation 5685 'select' 'select_ln82_1413' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5686 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_750 = or i1 %or_ln82_748, i1 %or_ln82_749" [firmware/model_test.cpp:82]   --->   Operation 5686 'or' 'or_ln82_750' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5687 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1414 = select i1 %or_ln82_750, i3 %select_ln82_1413, i3 %select_ln82_1412" [firmware/model_test.cpp:82]   --->   Operation 5687 'select' 'select_ln82_1414' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5688 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_641)   --->   "%xor_ln82_641 = xor i1 %icmp_ln82_641, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5688 'xor' 'xor_ln82_641' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5689 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_641 = and i1 %and_ln82_548, i1 %xor_ln82_641" [firmware/model_test.cpp:82]   --->   Operation 5689 'and' 'and_ln82_641' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5690 [1/1] (0.27ns)   --->   "%check_bit_642 = select i1 %icmp_ln82_641, i2 2, i2 %check_bit_641" [firmware/model_test.cpp:82]   --->   Operation 5690 'select' 'check_bit_642' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5691 [1/1] (0.00ns)   --->   "%zext_ln82_642 = zext i1 %and_ln82_549" [firmware/model_test.cpp:82]   --->   Operation 5691 'zext' 'zext_ln82_642' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5692 [1/1] (0.43ns)   --->   "%icmp_ln82_642 = icmp_eq  i2 %zext_ln82_642, i2 %check_bit_642" [firmware/model_test.cpp:82]   --->   Operation 5692 'icmp' 'icmp_ln82_642' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5693 [1/1] (0.12ns)   --->   "%or_ln82_751 = or i1 %icmp_ln82_642, i1 %icmp_ln82_641" [firmware/model_test.cpp:82]   --->   Operation 5693 'or' 'or_ln82_751' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5694 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_642)   --->   "%xor_ln82_642 = xor i1 %icmp_ln82_642, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5694 'xor' 'xor_ln82_642' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5695 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_642 = and i1 %and_ln82_549, i1 %xor_ln82_642" [firmware/model_test.cpp:82]   --->   Operation 5695 'and' 'and_ln82_642' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5696 [1/1] (0.27ns)   --->   "%check_bit_643 = select i1 %icmp_ln82_642, i2 2, i2 %check_bit_642" [firmware/model_test.cpp:82]   --->   Operation 5696 'select' 'check_bit_643' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5697 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_661)   --->   "%select_ln91_622 = select i1 %icmp_ln82_640, i12 %tmp_67, i12 %tmp_66" [firmware/model_test.cpp:91]   --->   Operation 5697 'select' 'select_ln91_622' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5698 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_623 = select i1 %icmp_ln82_638, i12 %tmp_65, i12 %tmp_64" [firmware/model_test.cpp:91]   --->   Operation 5698 'select' 'select_ln91_623' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5699 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_662)   --->   "%select_ln91_624 = select i1 %icmp_ln82_636, i12 %tmp_63, i12 %tmp_62" [firmware/model_test.cpp:91]   --->   Operation 5699 'select' 'select_ln91_624' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5700 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_625 = select i1 %icmp_ln82_634, i12 %tmp_61, i12 %tmp_60" [firmware/model_test.cpp:91]   --->   Operation 5700 'select' 'select_ln91_625' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5701 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_663)   --->   "%select_ln91_626 = select i1 %icmp_ln82_632, i12 %tmp_59, i12 %tmp_58" [firmware/model_test.cpp:91]   --->   Operation 5701 'select' 'select_ln91_626' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5702 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_627 = select i1 %icmp_ln82_630, i12 %tmp_57, i12 %tmp_56" [firmware/model_test.cpp:91]   --->   Operation 5702 'select' 'select_ln91_627' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5703 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_664)   --->   "%select_ln91_628 = select i1 %icmp_ln82_628, i12 %tmp_55, i12 %tmp_54" [firmware/model_test.cpp:91]   --->   Operation 5703 'select' 'select_ln91_628' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5704 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_629 = select i1 %icmp_ln82_626, i12 %tmp_53, i12 %tmp_52" [firmware/model_test.cpp:91]   --->   Operation 5704 'select' 'select_ln91_629' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5705 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_661 = select i1 %or_ln82_730, i12 %select_ln91_622, i12 %select_ln91_623" [firmware/model_test.cpp:91]   --->   Operation 5705 'select' 'select_ln91_661' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5706 [1/1] (0.12ns)   --->   "%or_ln91_274 = or i1 %or_ln82_730, i1 %or_ln82_728" [firmware/model_test.cpp:91]   --->   Operation 5706 'or' 'or_ln91_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5707 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_662 = select i1 %or_ln82_726, i12 %select_ln91_624, i12 %select_ln91_625" [firmware/model_test.cpp:91]   --->   Operation 5707 'select' 'select_ln91_662' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5708 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_293)   --->   "%or_ln91_275 = or i1 %or_ln82_726, i1 %or_ln82_724" [firmware/model_test.cpp:91]   --->   Operation 5708 'or' 'or_ln91_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5709 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_663 = select i1 %or_ln82_722, i12 %select_ln91_626, i12 %select_ln91_627" [firmware/model_test.cpp:91]   --->   Operation 5709 'select' 'select_ln91_663' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5710 [1/1] (0.12ns)   --->   "%or_ln91_276 = or i1 %or_ln82_722, i1 %or_ln82_720" [firmware/model_test.cpp:91]   --->   Operation 5710 'or' 'or_ln91_276' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5711 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_664 = select i1 %or_ln82_718, i12 %select_ln91_628, i12 %select_ln91_629" [firmware/model_test.cpp:91]   --->   Operation 5711 'select' 'select_ln91_664' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5712 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_302)   --->   "%or_ln91_277 = or i1 %or_ln82_718, i1 %or_ln82_716" [firmware/model_test.cpp:91]   --->   Operation 5712 'or' 'or_ln91_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5713 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_691)   --->   "%select_ln91_681 = select i1 %or_ln91_274, i12 %select_ln91_661, i12 %select_ln91_662" [firmware/model_test.cpp:91]   --->   Operation 5713 'select' 'select_ln91_681' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5714 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_293 = or i1 %or_ln91_274, i1 %or_ln91_275" [firmware/model_test.cpp:91]   --->   Operation 5714 'or' 'or_ln91_293' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5715 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_682 = select i1 %or_ln91_276, i12 %select_ln91_663, i12 %select_ln91_664" [firmware/model_test.cpp:91]   --->   Operation 5715 'select' 'select_ln91_682' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5716 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_302)   --->   "%or_ln91_294 = or i1 %or_ln91_276, i1 %or_ln91_277" [firmware/model_test.cpp:91]   --->   Operation 5716 'or' 'or_ln91_294' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5717 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_691 = select i1 %or_ln91_293, i12 %select_ln91_681, i12 %select_ln91_682" [firmware/model_test.cpp:91]   --->   Operation 5717 'select' 'select_ln91_691' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5718 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_302 = or i1 %or_ln91_293, i1 %or_ln91_294" [firmware/model_test.cpp:91]   --->   Operation 5718 'or' 'or_ln91_302' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5719 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_696 = select i1 %or_ln91_302, i12 %select_ln91_691, i12 %select_ln91_692" [firmware/model_test.cpp:91]   --->   Operation 5719 'select' 'select_ln91_696' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5720 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_858)   --->   "%or_ln82_809 = or i1 %icmp_ln82_703, i1 %icmp_ln82_702" [firmware/model_test.cpp:82]   --->   Operation 5720 'or' 'or_ln82_809' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5721 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1584)   --->   "%select_ln82_1579 = select i1 %icmp_ln82_718, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5721 'select' 'select_ln82_1579' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5722 [1/1] (0.12ns)   --->   "%or_ln82_824 = or i1 %icmp_ln82_718, i1 %icmp_ln82_717" [firmware/model_test.cpp:82]   --->   Operation 5722 'or' 'or_ln82_824' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5723 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1584)   --->   "%select_ln82_1580 = select i1 %or_ln82_824, i4 %select_ln82_1579, i4 %select_ln82_1576" [firmware/model_test.cpp:82]   --->   Operation 5723 'select' 'select_ln82_1580' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5724 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_856)   --->   "%or_ln82_825 = or i1 %icmp_ln82_719, i1 %icmp_ln82_718" [firmware/model_test.cpp:82]   --->   Operation 5724 'or' 'or_ln82_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5725 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1584)   --->   "%select_ln82_1583 = select i1 %icmp_ln82_720, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5725 'select' 'select_ln82_1583' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5726 [1/1] (0.12ns)   --->   "%or_ln82_826 = or i1 %icmp_ln82_720, i1 %icmp_ln82_719" [firmware/model_test.cpp:82]   --->   Operation 5726 'or' 'or_ln82_826' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5727 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1584 = select i1 %or_ln82_826, i4 %select_ln82_1583, i4 %select_ln82_1580" [firmware/model_test.cpp:82]   --->   Operation 5727 'select' 'select_ln82_1584' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5728 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_856)   --->   "%or_ln82_827 = or i1 %icmp_ln82_721, i1 %icmp_ln82_720" [firmware/model_test.cpp:82]   --->   Operation 5728 'or' 'or_ln82_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5729 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1592)   --->   "%select_ln82_1587 = select i1 %icmp_ln82_722, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5729 'select' 'select_ln82_1587' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5730 [1/1] (0.12ns)   --->   "%or_ln82_828 = or i1 %icmp_ln82_722, i1 %icmp_ln82_721" [firmware/model_test.cpp:82]   --->   Operation 5730 'or' 'or_ln82_828' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5731 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1592)   --->   "%select_ln82_1588 = select i1 %or_ln82_828, i4 %select_ln82_1587, i4 %select_ln82_1584" [firmware/model_test.cpp:82]   --->   Operation 5731 'select' 'select_ln82_1588' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5732 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_842)   --->   "%or_ln82_829 = or i1 %icmp_ln82_723, i1 %icmp_ln82_722" [firmware/model_test.cpp:82]   --->   Operation 5732 'or' 'or_ln82_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5733 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1592)   --->   "%select_ln82_1591 = select i1 %icmp_ln82_724, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 5733 'select' 'select_ln82_1591' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5734 [1/1] (0.12ns)   --->   "%or_ln82_830 = or i1 %icmp_ln82_724, i1 %icmp_ln82_723" [firmware/model_test.cpp:82]   --->   Operation 5734 'or' 'or_ln82_830' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5735 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1592 = select i1 %or_ln82_830, i4 %select_ln82_1591, i4 %select_ln82_1588" [firmware/model_test.cpp:82]   --->   Operation 5735 'select' 'select_ln82_1592' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5736 [1/1] (0.12ns)   --->   "%or_ln82_831 = or i1 %icmp_ln82_725, i1 %icmp_ln82_724" [firmware/model_test.cpp:82]   --->   Operation 5736 'or' 'or_ln82_831' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5737 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1600)   --->   "%select_ln82_1595 = select i1 %icmp_ln82_726, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 5737 'select' 'select_ln82_1595' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5738 [1/1] (0.12ns)   --->   "%or_ln82_832 = or i1 %icmp_ln82_726, i1 %icmp_ln82_725" [firmware/model_test.cpp:82]   --->   Operation 5738 'or' 'or_ln82_832' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5739 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1600)   --->   "%select_ln82_1596 = select i1 %or_ln82_832, i4 %select_ln82_1595, i4 %select_ln82_1592" [firmware/model_test.cpp:82]   --->   Operation 5739 'select' 'select_ln82_1596' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5740 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_841)   --->   "%or_ln82_833 = or i1 %icmp_ln82_727, i1 %icmp_ln82_726" [firmware/model_test.cpp:82]   --->   Operation 5740 'or' 'or_ln82_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5741 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1600)   --->   "%select_ln82_1599 = select i1 %icmp_ln82_728, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5741 'select' 'select_ln82_1599' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5742 [1/1] (0.12ns)   --->   "%or_ln82_834 = or i1 %icmp_ln82_728, i1 %icmp_ln82_727" [firmware/model_test.cpp:82]   --->   Operation 5742 'or' 'or_ln82_834' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5743 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1600 = select i1 %or_ln82_834, i4 %select_ln82_1599, i4 %select_ln82_1596" [firmware/model_test.cpp:82]   --->   Operation 5743 'select' 'select_ln82_1600' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5744 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_728)   --->   "%xor_ln82_728 = xor i1 %icmp_ln82_728, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5744 'xor' 'xor_ln82_728' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5745 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_728 = and i1 %and_ln82_636, i1 %xor_ln82_728" [firmware/model_test.cpp:82]   --->   Operation 5745 'and' 'and_ln82_728' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5746 [1/1] (0.27ns)   --->   "%check_bit_729 = select i1 %icmp_ln82_728, i2 2, i2 %check_bit_728" [firmware/model_test.cpp:82]   --->   Operation 5746 'select' 'check_bit_729' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5747 [1/1] (0.00ns)   --->   "%zext_ln82_729 = zext i1 %and_ln82_637" [firmware/model_test.cpp:82]   --->   Operation 5747 'zext' 'zext_ln82_729' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5748 [1/1] (0.43ns)   --->   "%icmp_ln82_729 = icmp_eq  i2 %zext_ln82_729, i2 %check_bit_729" [firmware/model_test.cpp:82]   --->   Operation 5748 'icmp' 'icmp_ln82_729' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5749 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_841)   --->   "%or_ln82_835 = or i1 %icmp_ln82_729, i1 %icmp_ln82_728" [firmware/model_test.cpp:82]   --->   Operation 5749 'or' 'or_ln82_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5750 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_729)   --->   "%xor_ln82_729 = xor i1 %icmp_ln82_729, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5750 'xor' 'xor_ln82_729' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5751 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_729 = and i1 %and_ln82_637, i1 %xor_ln82_729" [firmware/model_test.cpp:82]   --->   Operation 5751 'and' 'and_ln82_729' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5752 [1/1] (0.27ns)   --->   "%check_bit_730 = select i1 %icmp_ln82_729, i2 2, i2 %check_bit_729" [firmware/model_test.cpp:82]   --->   Operation 5752 'select' 'check_bit_730' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5753 [1/1] (0.00ns)   --->   "%zext_ln82_730 = zext i1 %and_ln82_638" [firmware/model_test.cpp:82]   --->   Operation 5753 'zext' 'zext_ln82_730' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5754 [1/1] (0.43ns)   --->   "%icmp_ln82_730 = icmp_eq  i2 %zext_ln82_730, i2 %check_bit_730" [firmware/model_test.cpp:82]   --->   Operation 5754 'icmp' 'icmp_ln82_730' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5755 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1608)   --->   "%select_ln82_1603 = select i1 %icmp_ln82_730, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5755 'select' 'select_ln82_1603' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5756 [1/1] (0.12ns)   --->   "%or_ln82_836 = or i1 %icmp_ln82_730, i1 %icmp_ln82_729" [firmware/model_test.cpp:82]   --->   Operation 5756 'or' 'or_ln82_836' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5757 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1608)   --->   "%select_ln82_1604 = select i1 %or_ln82_836, i4 %select_ln82_1603, i4 %select_ln82_1600" [firmware/model_test.cpp:82]   --->   Operation 5757 'select' 'select_ln82_1604' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5758 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_730)   --->   "%xor_ln82_730 = xor i1 %icmp_ln82_730, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5758 'xor' 'xor_ln82_730' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5759 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_730 = and i1 %and_ln82_638, i1 %xor_ln82_730" [firmware/model_test.cpp:82]   --->   Operation 5759 'and' 'and_ln82_730' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5760 [1/1] (0.27ns)   --->   "%check_bit_731 = select i1 %icmp_ln82_730, i2 2, i2 %check_bit_730" [firmware/model_test.cpp:82]   --->   Operation 5760 'select' 'check_bit_731' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5761 [1/1] (0.00ns)   --->   "%zext_ln82_731 = zext i1 %and_ln82_639" [firmware/model_test.cpp:82]   --->   Operation 5761 'zext' 'zext_ln82_731' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5762 [1/1] (0.43ns)   --->   "%icmp_ln82_731 = icmp_eq  i2 %zext_ln82_731, i2 %check_bit_731" [firmware/model_test.cpp:82]   --->   Operation 5762 'icmp' 'icmp_ln82_731' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5763 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_850)   --->   "%or_ln82_837 = or i1 %icmp_ln82_731, i1 %icmp_ln82_730" [firmware/model_test.cpp:82]   --->   Operation 5763 'or' 'or_ln82_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5764 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_731)   --->   "%xor_ln82_731 = xor i1 %icmp_ln82_731, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5764 'xor' 'xor_ln82_731' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5765 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_731 = and i1 %and_ln82_639, i1 %xor_ln82_731" [firmware/model_test.cpp:82]   --->   Operation 5765 'and' 'and_ln82_731' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5766 [1/1] (0.27ns)   --->   "%check_bit_732 = select i1 %icmp_ln82_731, i2 2, i2 %check_bit_731" [firmware/model_test.cpp:82]   --->   Operation 5766 'select' 'check_bit_732' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5767 [1/1] (0.00ns)   --->   "%zext_ln82_732 = zext i1 %and_ln82_640" [firmware/model_test.cpp:82]   --->   Operation 5767 'zext' 'zext_ln82_732' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5768 [1/1] (0.43ns)   --->   "%icmp_ln82_732 = icmp_eq  i2 %zext_ln82_732, i2 %check_bit_732" [firmware/model_test.cpp:82]   --->   Operation 5768 'icmp' 'icmp_ln82_732' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5769 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1608)   --->   "%select_ln82_1607 = select i1 %icmp_ln82_732, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5769 'select' 'select_ln82_1607' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5770 [1/1] (0.12ns)   --->   "%or_ln82_838 = or i1 %icmp_ln82_732, i1 %icmp_ln82_731" [firmware/model_test.cpp:82]   --->   Operation 5770 'or' 'or_ln82_838' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5771 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1608 = select i1 %or_ln82_838, i4 %select_ln82_1607, i4 %select_ln82_1604" [firmware/model_test.cpp:82]   --->   Operation 5771 'select' 'select_ln82_1608' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5772 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_732)   --->   "%xor_ln82_732 = xor i1 %icmp_ln82_732, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5772 'xor' 'xor_ln82_732' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5773 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_732 = and i1 %and_ln82_640, i1 %xor_ln82_732" [firmware/model_test.cpp:82]   --->   Operation 5773 'and' 'and_ln82_732' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5774 [1/1] (0.27ns)   --->   "%check_bit_733 = select i1 %icmp_ln82_732, i2 2, i2 %check_bit_732" [firmware/model_test.cpp:82]   --->   Operation 5774 'select' 'check_bit_733' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5775 [1/1] (0.00ns)   --->   "%zext_ln82_733 = zext i1 %and_ln82_641" [firmware/model_test.cpp:82]   --->   Operation 5775 'zext' 'zext_ln82_733' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5776 [1/1] (0.43ns)   --->   "%icmp_ln82_733 = icmp_eq  i2 %zext_ln82_733, i2 %check_bit_733" [firmware/model_test.cpp:82]   --->   Operation 5776 'icmp' 'icmp_ln82_733' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5777 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_850)   --->   "%or_ln82_839 = or i1 %icmp_ln82_733, i1 %icmp_ln82_732" [firmware/model_test.cpp:82]   --->   Operation 5777 'or' 'or_ln82_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5778 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_850)   --->   "%or_ln82_840 = or i1 %or_ln82_839, i1 %or_ln82_837" [firmware/model_test.cpp:82]   --->   Operation 5778 'or' 'or_ln82_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5779 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_841 = or i1 %or_ln82_835, i1 %or_ln82_833" [firmware/model_test.cpp:82]   --->   Operation 5779 'or' 'or_ln82_841' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5780 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1617)   --->   "%select_ln82_1610 = select i1 %or_ln82_831, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 5780 'select' 'select_ln82_1610' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5781 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_842 = or i1 %or_ln82_831, i1 %or_ln82_829" [firmware/model_test.cpp:82]   --->   Operation 5781 'or' 'or_ln82_842' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5782 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_856)   --->   "%or_ln82_843 = or i1 %or_ln82_827, i1 %or_ln82_825" [firmware/model_test.cpp:82]   --->   Operation 5782 'or' 'or_ln82_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5783 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_858)   --->   "%or_ln82_847 = or i1 %or_ln82_811, i1 %or_ln82_809" [firmware/model_test.cpp:82]   --->   Operation 5783 'or' 'or_ln82_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5784 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_850 = or i1 %or_ln82_840, i1 %or_ln82_841" [firmware/model_test.cpp:82]   --->   Operation 5784 'or' 'or_ln82_850' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5785 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1617)   --->   "%select_ln82_1611 = select i1 %or_ln82_842, i2 %select_ln82_1610, i2 2" [firmware/model_test.cpp:82]   --->   Operation 5785 'select' 'select_ln82_1611' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5786 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_856)   --->   "%or_ln82_851 = or i1 %or_ln82_842, i1 %or_ln82_843" [firmware/model_test.cpp:82]   --->   Operation 5786 'or' 'or_ln82_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5787 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1615)   --->   "%select_ln82_1612 = select i1 %or_ln82_844, i3 6, i3 5" [firmware/model_test.cpp:82]   --->   Operation 5787 'select' 'select_ln82_1612' <Predicate = (or_ln82_852)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5788 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1615)   --->   "%or_ln82_853 = or i1 %or_ln82_846, i1 %or_ln82_811" [firmware/model_test.cpp:82]   --->   Operation 5788 'or' 'or_ln82_853' <Predicate = (!or_ln82_852)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5789 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1615)   --->   "%select_ln82_1613 = select i1 %or_ln82_853, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 5789 'select' 'select_ln82_1613' <Predicate = (!or_ln82_852)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5790 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_858)   --->   "%or_ln82_854 = or i1 %or_ln82_846, i1 %or_ln82_847" [firmware/model_test.cpp:82]   --->   Operation 5790 'or' 'or_ln82_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5791 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1617)   --->   "%select_ln82_1614 = select i1 %or_ln82_850, i2 3, i2 %select_ln82_1611" [firmware/model_test.cpp:82]   --->   Operation 5791 'select' 'select_ln82_1614' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5792 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1617)   --->   "%sext_ln82_7 = sext i2 %select_ln82_1614" [firmware/model_test.cpp:82]   --->   Operation 5792 'sext' 'sext_ln82_7' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5793 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_856 = or i1 %or_ln82_850, i1 %or_ln82_851" [firmware/model_test.cpp:82]   --->   Operation 5793 'or' 'or_ln82_856' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5794 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1615 = select i1 %or_ln82_852, i3 %select_ln82_1612, i3 %select_ln82_1613" [firmware/model_test.cpp:82]   --->   Operation 5794 'select' 'select_ln82_1615' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5795 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_858)   --->   "%or_ln82_857 = or i1 %or_ln82_852, i1 %or_ln82_854" [firmware/model_test.cpp:82]   --->   Operation 5795 'or' 'or_ln82_857' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5796 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1617 = select i1 %or_ln82_856, i3 %sext_ln82_7, i3 %select_ln82_1615" [firmware/model_test.cpp:82]   --->   Operation 5796 'select' 'select_ln82_1617' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5797 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_858 = or i1 %or_ln82_856, i1 %or_ln82_857" [firmware/model_test.cpp:82]   --->   Operation 5797 'or' 'or_ln82_858' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5798 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1618 = select i1 %or_ln82_858, i3 %select_ln82_1617, i3 %select_ln82_1616" [firmware/model_test.cpp:82]   --->   Operation 5798 'select' 'select_ln82_1618' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5799 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_733)   --->   "%xor_ln82_733 = xor i1 %icmp_ln82_733, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5799 'xor' 'xor_ln82_733' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5800 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_733 = and i1 %and_ln82_641, i1 %xor_ln82_733" [firmware/model_test.cpp:82]   --->   Operation 5800 'and' 'and_ln82_733' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5801 [1/1] (0.27ns)   --->   "%check_bit_734 = select i1 %icmp_ln82_733, i2 2, i2 %check_bit_733" [firmware/model_test.cpp:82]   --->   Operation 5801 'select' 'check_bit_734' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5802 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_758)   --->   "%select_ln91_719 = select i1 %icmp_ln82_732, i12 %tmp_67, i12 %tmp_66" [firmware/model_test.cpp:91]   --->   Operation 5802 'select' 'select_ln91_719' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5803 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_720 = select i1 %icmp_ln82_730, i12 %tmp_65, i12 %tmp_64" [firmware/model_test.cpp:91]   --->   Operation 5803 'select' 'select_ln91_720' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5804 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_759)   --->   "%select_ln91_721 = select i1 %icmp_ln82_728, i12 %tmp_63, i12 %tmp_62" [firmware/model_test.cpp:91]   --->   Operation 5804 'select' 'select_ln91_721' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5805 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_722 = select i1 %icmp_ln82_726, i12 %tmp_61, i12 %tmp_60" [firmware/model_test.cpp:91]   --->   Operation 5805 'select' 'select_ln91_722' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5806 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_760)   --->   "%select_ln91_723 = select i1 %icmp_ln82_724, i12 %tmp_59, i12 %tmp_58" [firmware/model_test.cpp:91]   --->   Operation 5806 'select' 'select_ln91_723' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5807 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_724 = select i1 %icmp_ln82_722, i12 %tmp_57, i12 %tmp_56" [firmware/model_test.cpp:91]   --->   Operation 5807 'select' 'select_ln91_724' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5808 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_761)   --->   "%select_ln91_725 = select i1 %icmp_ln82_720, i12 %tmp_55, i12 %tmp_54" [firmware/model_test.cpp:91]   --->   Operation 5808 'select' 'select_ln91_725' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5809 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_726 = select i1 %icmp_ln82_718, i12 %tmp_53, i12 %tmp_52" [firmware/model_test.cpp:91]   --->   Operation 5809 'select' 'select_ln91_726' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5810 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_758 = select i1 %or_ln82_838, i12 %select_ln91_719, i12 %select_ln91_720" [firmware/model_test.cpp:91]   --->   Operation 5810 'select' 'select_ln91_758' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5811 [1/1] (0.12ns)   --->   "%or_ln91_315 = or i1 %or_ln82_838, i1 %or_ln82_836" [firmware/model_test.cpp:91]   --->   Operation 5811 'or' 'or_ln91_315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5812 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_759 = select i1 %or_ln82_834, i12 %select_ln91_721, i12 %select_ln91_722" [firmware/model_test.cpp:91]   --->   Operation 5812 'select' 'select_ln91_759' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5813 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_334)   --->   "%or_ln91_316 = or i1 %or_ln82_834, i1 %or_ln82_832" [firmware/model_test.cpp:91]   --->   Operation 5813 'or' 'or_ln91_316' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5814 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_760 = select i1 %or_ln82_830, i12 %select_ln91_723, i12 %select_ln91_724" [firmware/model_test.cpp:91]   --->   Operation 5814 'select' 'select_ln91_760' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5815 [1/1] (0.12ns)   --->   "%or_ln91_317 = or i1 %or_ln82_830, i1 %or_ln82_828" [firmware/model_test.cpp:91]   --->   Operation 5815 'or' 'or_ln91_317' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5816 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_761 = select i1 %or_ln82_826, i12 %select_ln91_725, i12 %select_ln91_726" [firmware/model_test.cpp:91]   --->   Operation 5816 'select' 'select_ln91_761' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5817 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_343)   --->   "%or_ln91_318 = or i1 %or_ln82_826, i1 %or_ln82_824" [firmware/model_test.cpp:91]   --->   Operation 5817 'or' 'or_ln91_318' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5818 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_787)   --->   "%select_ln91_777 = select i1 %or_ln91_315, i12 %select_ln91_758, i12 %select_ln91_759" [firmware/model_test.cpp:91]   --->   Operation 5818 'select' 'select_ln91_777' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5819 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_334 = or i1 %or_ln91_315, i1 %or_ln91_316" [firmware/model_test.cpp:91]   --->   Operation 5819 'or' 'or_ln91_334' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5820 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_778 = select i1 %or_ln91_317, i12 %select_ln91_760, i12 %select_ln91_761" [firmware/model_test.cpp:91]   --->   Operation 5820 'select' 'select_ln91_778' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5821 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_343)   --->   "%or_ln91_335 = or i1 %or_ln91_317, i1 %or_ln91_318" [firmware/model_test.cpp:91]   --->   Operation 5821 'or' 'or_ln91_335' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5822 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_787 = select i1 %or_ln91_334, i12 %select_ln91_777, i12 %select_ln91_778" [firmware/model_test.cpp:91]   --->   Operation 5822 'select' 'select_ln91_787' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5823 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_343 = or i1 %or_ln91_334, i1 %or_ln91_335" [firmware/model_test.cpp:91]   --->   Operation 5823 'or' 'or_ln91_343' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5824 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_792 = select i1 %or_ln91_343, i12 %select_ln91_787, i12 %select_ln91_788" [firmware/model_test.cpp:91]   --->   Operation 5824 'select' 'select_ln91_792' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5825 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1790)   --->   "%select_ln82_1785 = select i1 %icmp_ln82_811, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5825 'select' 'select_ln82_1785' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5826 [1/1] (0.12ns)   --->   "%or_ln82_934 = or i1 %icmp_ln82_811, i1 %icmp_ln82_810" [firmware/model_test.cpp:82]   --->   Operation 5826 'or' 'or_ln82_934' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5827 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1790)   --->   "%select_ln82_1786 = select i1 %or_ln82_934, i4 %select_ln82_1785, i4 %select_ln82_1782" [firmware/model_test.cpp:82]   --->   Operation 5827 'select' 'select_ln82_1786' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5828 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1790)   --->   "%select_ln82_1789 = select i1 %icmp_ln82_813, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5828 'select' 'select_ln82_1789' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5829 [1/1] (0.12ns)   --->   "%or_ln82_936 = or i1 %icmp_ln82_813, i1 %icmp_ln82_812" [firmware/model_test.cpp:82]   --->   Operation 5829 'or' 'or_ln82_936' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5830 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1790 = select i1 %or_ln82_936, i4 %select_ln82_1789, i4 %select_ln82_1786" [firmware/model_test.cpp:82]   --->   Operation 5830 'select' 'select_ln82_1790' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5831 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_950)   --->   "%or_ln82_937 = or i1 %icmp_ln82_814, i1 %icmp_ln82_813" [firmware/model_test.cpp:82]   --->   Operation 5831 'or' 'or_ln82_937' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5832 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1798)   --->   "%select_ln82_1793 = select i1 %icmp_ln82_815, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 5832 'select' 'select_ln82_1793' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5833 [1/1] (0.12ns)   --->   "%or_ln82_938 = or i1 %icmp_ln82_815, i1 %icmp_ln82_814" [firmware/model_test.cpp:82]   --->   Operation 5833 'or' 'or_ln82_938' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5834 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1798)   --->   "%select_ln82_1794 = select i1 %or_ln82_938, i4 %select_ln82_1793, i4 %select_ln82_1790" [firmware/model_test.cpp:82]   --->   Operation 5834 'select' 'select_ln82_1794' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5835 [1/1] (0.12ns)   --->   "%or_ln82_939 = or i1 %icmp_ln82_816, i1 %icmp_ln82_815" [firmware/model_test.cpp:82]   --->   Operation 5835 'or' 'or_ln82_939' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5836 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1798)   --->   "%select_ln82_1797 = select i1 %icmp_ln82_817, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 5836 'select' 'select_ln82_1797' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5837 [1/1] (0.12ns)   --->   "%or_ln82_940 = or i1 %icmp_ln82_817, i1 %icmp_ln82_816" [firmware/model_test.cpp:82]   --->   Operation 5837 'or' 'or_ln82_940' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5838 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1798 = select i1 %or_ln82_940, i4 %select_ln82_1797, i4 %select_ln82_1794" [firmware/model_test.cpp:82]   --->   Operation 5838 'select' 'select_ln82_1798' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5839 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_907)   --->   "%xor_ln82_817 = xor i1 %icmp_ln82_817, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5839 'xor' 'xor_ln82_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5840 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_907)   --->   "%and_ln82_817 = and i1 %and_ln82_726, i1 %xor_ln82_817" [firmware/model_test.cpp:82]   --->   Operation 5840 'and' 'and_ln82_817' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5841 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_949)   --->   "%or_ln82_941 = or i1 %icmp_ln82_818, i1 %icmp_ln82_817" [firmware/model_test.cpp:82]   --->   Operation 5841 'or' 'or_ln82_941' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5842 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_908)   --->   "%xor_ln82_818 = xor i1 %icmp_ln82_818, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5842 'xor' 'xor_ln82_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5843 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_908)   --->   "%and_ln82_818 = and i1 %and_ln82_727, i1 %xor_ln82_818" [firmware/model_test.cpp:82]   --->   Operation 5843 'and' 'and_ln82_818' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5844 [1/1] (0.27ns)   --->   "%check_bit_819 = select i1 %icmp_ln82_818, i2 2, i2 %check_bit_818" [firmware/model_test.cpp:82]   --->   Operation 5844 'select' 'check_bit_819' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5845 [1/1] (0.00ns)   --->   "%zext_ln82_819 = zext i1 %and_ln82_728" [firmware/model_test.cpp:82]   --->   Operation 5845 'zext' 'zext_ln82_819' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5846 [1/1] (0.43ns)   --->   "%icmp_ln82_819 = icmp_eq  i2 %zext_ln82_819, i2 %check_bit_819" [firmware/model_test.cpp:82]   --->   Operation 5846 'icmp' 'icmp_ln82_819' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5847 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1806)   --->   "%select_ln82_1801 = select i1 %icmp_ln82_819, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5847 'select' 'select_ln82_1801' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5848 [1/1] (0.12ns)   --->   "%or_ln82_942 = or i1 %icmp_ln82_819, i1 %icmp_ln82_818" [firmware/model_test.cpp:82]   --->   Operation 5848 'or' 'or_ln82_942' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5849 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1806)   --->   "%select_ln82_1802 = select i1 %or_ln82_942, i4 %select_ln82_1801, i4 %select_ln82_1798" [firmware/model_test.cpp:82]   --->   Operation 5849 'select' 'select_ln82_1802' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5850 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_909)   --->   "%xor_ln82_819 = xor i1 %icmp_ln82_819, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5850 'xor' 'xor_ln82_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5851 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_909)   --->   "%and_ln82_819 = and i1 %and_ln82_728, i1 %xor_ln82_819" [firmware/model_test.cpp:82]   --->   Operation 5851 'and' 'and_ln82_819' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5852 [1/1] (0.27ns)   --->   "%check_bit_820 = select i1 %icmp_ln82_819, i2 2, i2 %check_bit_819" [firmware/model_test.cpp:82]   --->   Operation 5852 'select' 'check_bit_820' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5853 [1/1] (0.00ns)   --->   "%zext_ln82_820 = zext i1 %and_ln82_729" [firmware/model_test.cpp:82]   --->   Operation 5853 'zext' 'zext_ln82_820' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5854 [1/1] (0.43ns)   --->   "%icmp_ln82_820 = icmp_eq  i2 %zext_ln82_820, i2 %check_bit_820" [firmware/model_test.cpp:82]   --->   Operation 5854 'icmp' 'icmp_ln82_820' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5855 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_949)   --->   "%or_ln82_943 = or i1 %icmp_ln82_820, i1 %icmp_ln82_819" [firmware/model_test.cpp:82]   --->   Operation 5855 'or' 'or_ln82_943' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5856 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_910)   --->   "%xor_ln82_820 = xor i1 %icmp_ln82_820, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5856 'xor' 'xor_ln82_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5857 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_910)   --->   "%and_ln82_820 = and i1 %and_ln82_729, i1 %xor_ln82_820" [firmware/model_test.cpp:82]   --->   Operation 5857 'and' 'and_ln82_820' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5858 [1/1] (0.27ns)   --->   "%check_bit_821 = select i1 %icmp_ln82_820, i2 2, i2 %check_bit_820" [firmware/model_test.cpp:82]   --->   Operation 5858 'select' 'check_bit_821' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5859 [1/1] (0.00ns)   --->   "%zext_ln82_821 = zext i1 %and_ln82_730" [firmware/model_test.cpp:82]   --->   Operation 5859 'zext' 'zext_ln82_821' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5860 [1/1] (0.43ns)   --->   "%icmp_ln82_821 = icmp_eq  i2 %zext_ln82_821, i2 %check_bit_821" [firmware/model_test.cpp:82]   --->   Operation 5860 'icmp' 'icmp_ln82_821' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5861 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1806)   --->   "%select_ln82_1805 = select i1 %icmp_ln82_821, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5861 'select' 'select_ln82_1805' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5862 [1/1] (0.12ns)   --->   "%or_ln82_944 = or i1 %icmp_ln82_821, i1 %icmp_ln82_820" [firmware/model_test.cpp:82]   --->   Operation 5862 'or' 'or_ln82_944' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5863 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1806 = select i1 %or_ln82_944, i4 %select_ln82_1805, i4 %select_ln82_1802" [firmware/model_test.cpp:82]   --->   Operation 5863 'select' 'select_ln82_1806' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5864 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_911)   --->   "%xor_ln82_821 = xor i1 %icmp_ln82_821, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5864 'xor' 'xor_ln82_821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5865 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_911)   --->   "%and_ln82_821 = and i1 %and_ln82_730, i1 %xor_ln82_821" [firmware/model_test.cpp:82]   --->   Operation 5865 'and' 'and_ln82_821' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5866 [1/1] (0.27ns)   --->   "%check_bit_822 = select i1 %icmp_ln82_821, i2 2, i2 %check_bit_821" [firmware/model_test.cpp:82]   --->   Operation 5866 'select' 'check_bit_822' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5867 [1/1] (0.00ns)   --->   "%zext_ln82_822 = zext i1 %and_ln82_731" [firmware/model_test.cpp:82]   --->   Operation 5867 'zext' 'zext_ln82_822' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5868 [1/1] (0.43ns)   --->   "%icmp_ln82_822 = icmp_eq  i2 %zext_ln82_822, i2 %check_bit_822" [firmware/model_test.cpp:82]   --->   Operation 5868 'icmp' 'icmp_ln82_822' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5869 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_912)   --->   "%xor_ln82_822 = xor i1 %icmp_ln82_822, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5869 'xor' 'xor_ln82_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5870 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_912)   --->   "%and_ln82_822 = and i1 %and_ln82_731, i1 %xor_ln82_822" [firmware/model_test.cpp:82]   --->   Operation 5870 'and' 'and_ln82_822' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5871 [1/1] (0.27ns)   --->   "%check_bit_823 = select i1 %icmp_ln82_822, i2 2, i2 %check_bit_822" [firmware/model_test.cpp:82]   --->   Operation 5871 'select' 'check_bit_823' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5872 [1/1] (0.00ns)   --->   "%zext_ln82_823 = zext i1 %and_ln82_732" [firmware/model_test.cpp:82]   --->   Operation 5872 'zext' 'zext_ln82_823' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5873 [1/1] (0.43ns)   --->   "%icmp_ln82_823 = icmp_eq  i2 %zext_ln82_823, i2 %check_bit_823" [firmware/model_test.cpp:82]   --->   Operation 5873 'icmp' 'icmp_ln82_823' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5874 [1/1] (0.12ns)   --->   "%or_ln82_946 = or i1 %icmp_ln82_823, i1 %icmp_ln82_822" [firmware/model_test.cpp:82]   --->   Operation 5874 'or' 'or_ln82_946' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5875 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_949 = or i1 %or_ln82_943, i1 %or_ln82_941" [firmware/model_test.cpp:82]   --->   Operation 5875 'or' 'or_ln82_949' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5876 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_950 = or i1 %or_ln82_939, i1 %or_ln82_937" [firmware/model_test.cpp:82]   --->   Operation 5876 'or' 'or_ln82_950' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5877 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_853)   --->   "%select_ln91_815 = select i1 %icmp_ln82_823, i12 %tmp_67, i12 %tmp_66" [firmware/model_test.cpp:91]   --->   Operation 5877 'select' 'select_ln91_815' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5878 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_816 = select i1 %icmp_ln82_821, i12 %tmp_65, i12 %tmp_64" [firmware/model_test.cpp:91]   --->   Operation 5878 'select' 'select_ln91_816' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5879 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_854)   --->   "%select_ln91_817 = select i1 %icmp_ln82_819, i12 %tmp_63, i12 %tmp_62" [firmware/model_test.cpp:91]   --->   Operation 5879 'select' 'select_ln91_817' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5880 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_818 = select i1 %icmp_ln82_817, i12 %tmp_61, i12 %tmp_60" [firmware/model_test.cpp:91]   --->   Operation 5880 'select' 'select_ln91_818' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5881 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_855)   --->   "%select_ln91_819 = select i1 %icmp_ln82_815, i12 %tmp_59, i12 %tmp_58" [firmware/model_test.cpp:91]   --->   Operation 5881 'select' 'select_ln91_819' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5882 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_820 = select i1 %icmp_ln82_813, i12 %tmp_57, i12 %tmp_56" [firmware/model_test.cpp:91]   --->   Operation 5882 'select' 'select_ln91_820' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5883 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_856)   --->   "%select_ln91_821 = select i1 %icmp_ln82_811, i12 %tmp_55, i12 %tmp_54" [firmware/model_test.cpp:91]   --->   Operation 5883 'select' 'select_ln91_821' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5884 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_822 = select i1 %icmp_ln82_809, i12 %tmp_53, i12 %tmp_52" [firmware/model_test.cpp:91]   --->   Operation 5884 'select' 'select_ln91_822' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5885 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_853 = select i1 %or_ln82_946, i12 %select_ln91_815, i12 %select_ln91_816" [firmware/model_test.cpp:91]   --->   Operation 5885 'select' 'select_ln91_853' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5886 [1/1] (0.12ns)   --->   "%or_ln91_356 = or i1 %or_ln82_946, i1 %or_ln82_944" [firmware/model_test.cpp:91]   --->   Operation 5886 'or' 'or_ln91_356' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5887 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_854 = select i1 %or_ln82_942, i12 %select_ln91_817, i12 %select_ln91_818" [firmware/model_test.cpp:91]   --->   Operation 5887 'select' 'select_ln91_854' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5888 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_375)   --->   "%or_ln91_357 = or i1 %or_ln82_942, i1 %or_ln82_940" [firmware/model_test.cpp:91]   --->   Operation 5888 'or' 'or_ln91_357' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5889 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_855 = select i1 %or_ln82_938, i12 %select_ln91_819, i12 %select_ln91_820" [firmware/model_test.cpp:91]   --->   Operation 5889 'select' 'select_ln91_855' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5890 [1/1] (0.12ns)   --->   "%or_ln91_358 = or i1 %or_ln82_938, i1 %or_ln82_936" [firmware/model_test.cpp:91]   --->   Operation 5890 'or' 'or_ln91_358' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5891 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_856 = select i1 %or_ln82_934, i12 %select_ln91_821, i12 %select_ln91_822" [firmware/model_test.cpp:91]   --->   Operation 5891 'select' 'select_ln91_856' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5892 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_384)   --->   "%or_ln91_359 = or i1 %or_ln82_934, i1 %or_ln82_932" [firmware/model_test.cpp:91]   --->   Operation 5892 'or' 'or_ln91_359' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5893 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_882)   --->   "%select_ln91_872 = select i1 %or_ln91_356, i12 %select_ln91_853, i12 %select_ln91_854" [firmware/model_test.cpp:91]   --->   Operation 5893 'select' 'select_ln91_872' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5894 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_375 = or i1 %or_ln91_356, i1 %or_ln91_357" [firmware/model_test.cpp:91]   --->   Operation 5894 'or' 'or_ln91_375' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5895 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_873 = select i1 %or_ln91_358, i12 %select_ln91_855, i12 %select_ln91_856" [firmware/model_test.cpp:91]   --->   Operation 5895 'select' 'select_ln91_873' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5896 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_384)   --->   "%or_ln91_376 = or i1 %or_ln91_358, i1 %or_ln91_359" [firmware/model_test.cpp:91]   --->   Operation 5896 'or' 'or_ln91_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5897 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_882 = select i1 %or_ln91_375, i12 %select_ln91_872, i12 %select_ln91_873" [firmware/model_test.cpp:91]   --->   Operation 5897 'select' 'select_ln91_882' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5898 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_384 = or i1 %or_ln91_375, i1 %or_ln91_376" [firmware/model_test.cpp:91]   --->   Operation 5898 'or' 'or_ln91_384' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5899 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1990)   --->   "%select_ln82_1985 = select i1 %icmp_ln82_901, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5899 'select' 'select_ln82_1985' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5900 [1/1] (0.12ns)   --->   "%or_ln82_1041 = or i1 %icmp_ln82_901, i1 %icmp_ln82_900" [firmware/model_test.cpp:82]   --->   Operation 5900 'or' 'or_ln82_1041' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5901 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1990)   --->   "%select_ln82_1986 = select i1 %or_ln82_1041, i4 %select_ln82_1985, i4 %select_ln82_1982" [firmware/model_test.cpp:82]   --->   Operation 5901 'select' 'select_ln82_1986' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5902 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1990)   --->   "%select_ln82_1989 = select i1 %icmp_ln82_903, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5902 'select' 'select_ln82_1989' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5903 [1/1] (0.12ns)   --->   "%or_ln82_1043 = or i1 %icmp_ln82_903, i1 %icmp_ln82_902" [firmware/model_test.cpp:82]   --->   Operation 5903 'or' 'or_ln82_1043' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5904 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1990 = select i1 %or_ln82_1043, i4 %select_ln82_1989, i4 %select_ln82_1986" [firmware/model_test.cpp:82]   --->   Operation 5904 'select' 'select_ln82_1990' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5905 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1057)   --->   "%or_ln82_1044 = or i1 %icmp_ln82_904, i1 %icmp_ln82_903" [firmware/model_test.cpp:82]   --->   Operation 5905 'or' 'or_ln82_1044' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5906 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1998)   --->   "%select_ln82_1993 = select i1 %icmp_ln82_905, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 5906 'select' 'select_ln82_1993' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5907 [1/1] (0.12ns)   --->   "%or_ln82_1045 = or i1 %icmp_ln82_905, i1 %icmp_ln82_904" [firmware/model_test.cpp:82]   --->   Operation 5907 'or' 'or_ln82_1045' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5908 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1998)   --->   "%select_ln82_1994 = select i1 %or_ln82_1045, i4 %select_ln82_1993, i4 %select_ln82_1990" [firmware/model_test.cpp:82]   --->   Operation 5908 'select' 'select_ln82_1994' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5909 [1/1] (0.12ns)   --->   "%or_ln82_1046 = or i1 %icmp_ln82_906, i1 %icmp_ln82_905" [firmware/model_test.cpp:82]   --->   Operation 5909 'or' 'or_ln82_1046' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5910 [1/1] (0.27ns)   --->   "%check_bit_907 = select i1 %icmp_ln82_906, i2 2, i2 %check_bit_906" [firmware/model_test.cpp:82]   --->   Operation 5910 'select' 'check_bit_907' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5911 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_907)   --->   "%zext_ln82_907 = zext i1 %and_ln82_817" [firmware/model_test.cpp:82]   --->   Operation 5911 'zext' 'zext_ln82_907' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5912 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_907 = icmp_eq  i2 %zext_ln82_907, i2 %check_bit_907" [firmware/model_test.cpp:82]   --->   Operation 5912 'icmp' 'icmp_ln82_907' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5913 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1998)   --->   "%select_ln82_1997 = select i1 %icmp_ln82_907, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 5913 'select' 'select_ln82_1997' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5914 [1/1] (0.12ns)   --->   "%or_ln82_1047 = or i1 %icmp_ln82_907, i1 %icmp_ln82_906" [firmware/model_test.cpp:82]   --->   Operation 5914 'or' 'or_ln82_1047' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5915 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1998 = select i1 %or_ln82_1047, i4 %select_ln82_1997, i4 %select_ln82_1994" [firmware/model_test.cpp:82]   --->   Operation 5915 'select' 'select_ln82_1998' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5916 [1/1] (0.27ns)   --->   "%check_bit_908 = select i1 %icmp_ln82_907, i2 2, i2 %check_bit_907" [firmware/model_test.cpp:82]   --->   Operation 5916 'select' 'check_bit_908' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5917 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_908)   --->   "%zext_ln82_908 = zext i1 %and_ln82_818" [firmware/model_test.cpp:82]   --->   Operation 5917 'zext' 'zext_ln82_908' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5918 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_908 = icmp_eq  i2 %zext_ln82_908, i2 %check_bit_908" [firmware/model_test.cpp:82]   --->   Operation 5918 'icmp' 'icmp_ln82_908' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5919 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1056)   --->   "%or_ln82_1048 = or i1 %icmp_ln82_908, i1 %icmp_ln82_907" [firmware/model_test.cpp:82]   --->   Operation 5919 'or' 'or_ln82_1048' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5920 [1/1] (0.27ns)   --->   "%check_bit_909 = select i1 %icmp_ln82_908, i2 2, i2 %check_bit_908" [firmware/model_test.cpp:82]   --->   Operation 5920 'select' 'check_bit_909' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5921 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_909)   --->   "%zext_ln82_909 = zext i1 %and_ln82_819" [firmware/model_test.cpp:82]   --->   Operation 5921 'zext' 'zext_ln82_909' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5922 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_909 = icmp_eq  i2 %zext_ln82_909, i2 %check_bit_909" [firmware/model_test.cpp:82]   --->   Operation 5922 'icmp' 'icmp_ln82_909' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5923 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2006)   --->   "%select_ln82_2001 = select i1 %icmp_ln82_909, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 5923 'select' 'select_ln82_2001' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5924 [1/1] (0.12ns)   --->   "%or_ln82_1049 = or i1 %icmp_ln82_909, i1 %icmp_ln82_908" [firmware/model_test.cpp:82]   --->   Operation 5924 'or' 'or_ln82_1049' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5925 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2006)   --->   "%select_ln82_2002 = select i1 %or_ln82_1049, i4 %select_ln82_2001, i4 %select_ln82_1998" [firmware/model_test.cpp:82]   --->   Operation 5925 'select' 'select_ln82_2002' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5926 [1/1] (0.27ns)   --->   "%check_bit_910 = select i1 %icmp_ln82_909, i2 2, i2 %check_bit_909" [firmware/model_test.cpp:82]   --->   Operation 5926 'select' 'check_bit_910' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5927 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_910)   --->   "%zext_ln82_910 = zext i1 %and_ln82_820" [firmware/model_test.cpp:82]   --->   Operation 5927 'zext' 'zext_ln82_910' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5928 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_910 = icmp_eq  i2 %zext_ln82_910, i2 %check_bit_910" [firmware/model_test.cpp:82]   --->   Operation 5928 'icmp' 'icmp_ln82_910' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5929 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1056)   --->   "%or_ln82_1050 = or i1 %icmp_ln82_910, i1 %icmp_ln82_909" [firmware/model_test.cpp:82]   --->   Operation 5929 'or' 'or_ln82_1050' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5930 [1/1] (0.27ns)   --->   "%check_bit_911 = select i1 %icmp_ln82_910, i2 2, i2 %check_bit_910" [firmware/model_test.cpp:82]   --->   Operation 5930 'select' 'check_bit_911' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5931 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_911)   --->   "%zext_ln82_911 = zext i1 %and_ln82_821" [firmware/model_test.cpp:82]   --->   Operation 5931 'zext' 'zext_ln82_911' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5932 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_911 = icmp_eq  i2 %zext_ln82_911, i2 %check_bit_911" [firmware/model_test.cpp:82]   --->   Operation 5932 'icmp' 'icmp_ln82_911' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5933 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2006)   --->   "%select_ln82_2005 = select i1 %icmp_ln82_911, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5933 'select' 'select_ln82_2005' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5934 [1/1] (0.12ns)   --->   "%or_ln82_1051 = or i1 %icmp_ln82_911, i1 %icmp_ln82_910" [firmware/model_test.cpp:82]   --->   Operation 5934 'or' 'or_ln82_1051' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5935 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_2006 = select i1 %or_ln82_1051, i4 %select_ln82_2005, i4 %select_ln82_2002" [firmware/model_test.cpp:82]   --->   Operation 5935 'select' 'select_ln82_2006' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5936 [1/1] (0.27ns)   --->   "%check_bit_912 = select i1 %icmp_ln82_911, i2 2, i2 %check_bit_911" [firmware/model_test.cpp:82]   --->   Operation 5936 'select' 'check_bit_912' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5937 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_912)   --->   "%zext_ln82_912 = zext i1 %and_ln82_822" [firmware/model_test.cpp:82]   --->   Operation 5937 'zext' 'zext_ln82_912' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 5938 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_912 = icmp_eq  i2 %zext_ln82_912, i2 %check_bit_912" [firmware/model_test.cpp:82]   --->   Operation 5938 'icmp' 'icmp_ln82_912' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5939 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1056 = or i1 %or_ln82_1050, i1 %or_ln82_1048" [firmware/model_test.cpp:82]   --->   Operation 5939 'or' 'or_ln82_1056' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5940 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1057 = or i1 %or_ln82_1046, i1 %or_ln82_1044" [firmware/model_test.cpp:82]   --->   Operation 5940 'or' 'or_ln82_1057' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5941 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_911 = select i1 %icmp_ln82_911, i12 %tmp_65, i12 %tmp_64" [firmware/model_test.cpp:91]   --->   Operation 5941 'select' 'select_ln91_911' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5942 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_949)   --->   "%select_ln91_912 = select i1 %icmp_ln82_909, i12 %tmp_63, i12 %tmp_62" [firmware/model_test.cpp:91]   --->   Operation 5942 'select' 'select_ln91_912' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5943 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_913 = select i1 %icmp_ln82_907, i12 %tmp_61, i12 %tmp_60" [firmware/model_test.cpp:91]   --->   Operation 5943 'select' 'select_ln91_913' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5944 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_950)   --->   "%select_ln91_914 = select i1 %icmp_ln82_905, i12 %tmp_59, i12 %tmp_58" [firmware/model_test.cpp:91]   --->   Operation 5944 'select' 'select_ln91_914' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5945 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_915 = select i1 %icmp_ln82_903, i12 %tmp_57, i12 %tmp_56" [firmware/model_test.cpp:91]   --->   Operation 5945 'select' 'select_ln91_915' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5946 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_951)   --->   "%select_ln91_916 = select i1 %icmp_ln82_901, i12 %tmp_55, i12 %tmp_54" [firmware/model_test.cpp:91]   --->   Operation 5946 'select' 'select_ln91_916' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5947 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_917 = select i1 %icmp_ln82_899, i12 %tmp_53, i12 %tmp_52" [firmware/model_test.cpp:91]   --->   Operation 5947 'select' 'select_ln91_917' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5948 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_949 = select i1 %or_ln82_1049, i12 %select_ln91_912, i12 %select_ln91_913" [firmware/model_test.cpp:91]   --->   Operation 5948 'select' 'select_ln91_949' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5949 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_950 = select i1 %or_ln82_1045, i12 %select_ln91_914, i12 %select_ln91_915" [firmware/model_test.cpp:91]   --->   Operation 5949 'select' 'select_ln91_950' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5950 [1/1] (0.12ns)   --->   "%or_ln91_399 = or i1 %or_ln82_1045, i1 %or_ln82_1043" [firmware/model_test.cpp:91]   --->   Operation 5950 'or' 'or_ln91_399' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 5951 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_951 = select i1 %or_ln82_1041, i12 %select_ln91_916, i12 %select_ln91_917" [firmware/model_test.cpp:91]   --->   Operation 5951 'select' 'select_ln91_951' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_13 : Operation 5952 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_968 = select i1 %or_ln91_399, i12 %select_ln91_950, i12 %select_ln91_951" [firmware/model_test.cpp:91]   --->   Operation 5952 'select' 'select_ln91_968' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 14 <SV = 13> <Delay = 4.28>
ST_14 : Operation 5953 [1/1] (0.74ns)   --->   "%icmp_ln59_79 = icmp_ne  i12 %tmp_78, i12 0" [firmware/model_test.cpp:59]   --->   Operation 5953 'icmp' 'icmp_ln59_79' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5954 [1/1] (0.74ns)   --->   "%icmp_ln59_80 = icmp_ne  i12 %tmp_79, i12 0" [firmware/model_test.cpp:59]   --->   Operation 5954 'icmp' 'icmp_ln59_80' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5955 [1/1] (0.74ns)   --->   "%icmp_ln59_81 = icmp_ne  i12 %tmp_80, i12 0" [firmware/model_test.cpp:59]   --->   Operation 5955 'icmp' 'icmp_ln59_81' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5956 [1/1] (0.74ns)   --->   "%icmp_ln59_82 = icmp_ne  i12 %tmp_81, i12 0" [firmware/model_test.cpp:59]   --->   Operation 5956 'icmp' 'icmp_ln59_82' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5957 [1/1] (0.74ns)   --->   "%icmp_ln59_83 = icmp_ne  i12 %tmp_82, i12 0" [firmware/model_test.cpp:59]   --->   Operation 5957 'icmp' 'icmp_ln59_83' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5958 [1/1] (0.74ns)   --->   "%icmp_ln59_84 = icmp_ne  i12 %tmp_83, i12 0" [firmware/model_test.cpp:59]   --->   Operation 5958 'icmp' 'icmp_ln59_84' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5959 [1/1] (0.12ns)   --->   "%or_ln82_95 = or i1 %icmp_ln82_75, i1 %icmp_ln82_74" [firmware/model_test.cpp:82]   --->   Operation 5959 'or' 'or_ln82_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5960 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_170)   --->   "%select_ln82_164 = select i1 %icmp_ln82_75, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 5960 'select' 'select_ln82_164' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5961 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_170)   --->   "%select_ln82_165 = select i1 %or_ln82_95, i4 %select_ln82_164, i4 %select_ln82_161" [firmware/model_test.cpp:82]   --->   Operation 5961 'select' 'select_ln82_165' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5962 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_76)   --->   "%xor_ln82_76 = xor i1 %icmp_ln82_76, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5962 'xor' 'xor_ln82_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5963 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_76 = and i1 %icmp_ln59_77, i1 %xor_ln82_76" [firmware/model_test.cpp:82]   --->   Operation 5963 'and' 'and_ln82_76' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5964 [1/1] (0.27ns)   --->   "%check_bit_77 = select i1 %icmp_ln82_76, i2 2, i2 %check_bit_76" [firmware/model_test.cpp:82]   --->   Operation 5964 'select' 'check_bit_77' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5965 [1/1] (0.00ns)   --->   "%zext_ln82_77 = zext i1 %icmp_ln59_78" [firmware/model_test.cpp:82]   --->   Operation 5965 'zext' 'zext_ln82_77' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 5966 [1/1] (0.43ns)   --->   "%icmp_ln82_77 = icmp_eq  i2 %zext_ln82_77, i2 %check_bit_77" [firmware/model_test.cpp:82]   --->   Operation 5966 'icmp' 'icmp_ln82_77' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5967 [1/1] (0.12ns)   --->   "%or_ln82_96 = or i1 %icmp_ln82_77, i1 %icmp_ln82_76" [firmware/model_test.cpp:82]   --->   Operation 5967 'or' 'or_ln82_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5968 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_170)   --->   "%select_ln82_169 = select i1 %icmp_ln82_77, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 5968 'select' 'select_ln82_169' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5969 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_170 = select i1 %or_ln82_96, i4 %select_ln82_169, i4 %select_ln82_165" [firmware/model_test.cpp:82]   --->   Operation 5969 'select' 'select_ln82_170' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5970 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_77)   --->   "%xor_ln82_77 = xor i1 %icmp_ln82_77, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5970 'xor' 'xor_ln82_77' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5971 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_77 = and i1 %icmp_ln59_78, i1 %xor_ln82_77" [firmware/model_test.cpp:82]   --->   Operation 5971 'and' 'and_ln82_77' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5972 [1/1] (0.27ns)   --->   "%check_bit_78 = select i1 %icmp_ln82_77, i2 2, i2 %check_bit_77" [firmware/model_test.cpp:82]   --->   Operation 5972 'select' 'check_bit_78' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5973 [1/1] (0.00ns)   --->   "%zext_ln82_78 = zext i1 %icmp_ln59_79" [firmware/model_test.cpp:82]   --->   Operation 5973 'zext' 'zext_ln82_78' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 5974 [1/1] (0.43ns)   --->   "%icmp_ln82_78 = icmp_eq  i2 %zext_ln82_78, i2 %check_bit_78" [firmware/model_test.cpp:82]   --->   Operation 5974 'icmp' 'icmp_ln82_78' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5975 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_78)   --->   "%xor_ln82_78 = xor i1 %icmp_ln82_78, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5975 'xor' 'xor_ln82_78' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5976 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_78 = and i1 %icmp_ln59_79, i1 %xor_ln82_78" [firmware/model_test.cpp:82]   --->   Operation 5976 'and' 'and_ln82_78' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5977 [1/1] (0.27ns)   --->   "%check_bit_79 = select i1 %icmp_ln82_78, i2 2, i2 %check_bit_78" [firmware/model_test.cpp:82]   --->   Operation 5977 'select' 'check_bit_79' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5978 [1/1] (0.00ns)   --->   "%zext_ln82_79 = zext i1 %icmp_ln59_80" [firmware/model_test.cpp:82]   --->   Operation 5978 'zext' 'zext_ln82_79' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 5979 [1/1] (0.43ns)   --->   "%icmp_ln82_79 = icmp_eq  i2 %zext_ln82_79, i2 %check_bit_79" [firmware/model_test.cpp:82]   --->   Operation 5979 'icmp' 'icmp_ln82_79' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5980 [1/1] (0.12ns)   --->   "%or_ln82_98 = or i1 %icmp_ln82_79, i1 %icmp_ln82_78" [firmware/model_test.cpp:82]   --->   Operation 5980 'or' 'or_ln82_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5981 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_79)   --->   "%xor_ln82_79 = xor i1 %icmp_ln82_79, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5981 'xor' 'xor_ln82_79' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5982 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_79 = and i1 %icmp_ln59_80, i1 %xor_ln82_79" [firmware/model_test.cpp:82]   --->   Operation 5982 'and' 'and_ln82_79' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5983 [1/1] (0.27ns)   --->   "%check_bit_80 = select i1 %icmp_ln82_79, i2 2, i2 %check_bit_79" [firmware/model_test.cpp:82]   --->   Operation 5983 'select' 'check_bit_80' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5984 [1/1] (0.00ns)   --->   "%zext_ln82_80 = zext i1 %icmp_ln59_81" [firmware/model_test.cpp:82]   --->   Operation 5984 'zext' 'zext_ln82_80' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 5985 [1/1] (0.43ns)   --->   "%icmp_ln82_80 = icmp_eq  i2 %zext_ln82_80, i2 %check_bit_80" [firmware/model_test.cpp:82]   --->   Operation 5985 'icmp' 'icmp_ln82_80' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5986 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_80)   --->   "%xor_ln82_80 = xor i1 %icmp_ln82_80, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5986 'xor' 'xor_ln82_80' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5987 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_80 = and i1 %icmp_ln59_81, i1 %xor_ln82_80" [firmware/model_test.cpp:82]   --->   Operation 5987 'and' 'and_ln82_80' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5988 [1/1] (0.27ns)   --->   "%check_bit_81 = select i1 %icmp_ln82_80, i2 2, i2 %check_bit_80" [firmware/model_test.cpp:82]   --->   Operation 5988 'select' 'check_bit_81' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5989 [1/1] (0.00ns)   --->   "%zext_ln82_81 = zext i1 %icmp_ln59_82" [firmware/model_test.cpp:82]   --->   Operation 5989 'zext' 'zext_ln82_81' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 5990 [1/1] (0.43ns)   --->   "%icmp_ln82_81 = icmp_eq  i2 %zext_ln82_81, i2 %check_bit_81" [firmware/model_test.cpp:82]   --->   Operation 5990 'icmp' 'icmp_ln82_81' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5991 [1/1] (0.12ns)   --->   "%or_ln82_99 = or i1 %icmp_ln82_81, i1 %icmp_ln82_80" [firmware/model_test.cpp:82]   --->   Operation 5991 'or' 'or_ln82_99' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5992 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_81)   --->   "%xor_ln82_81 = xor i1 %icmp_ln82_81, i1 1" [firmware/model_test.cpp:82]   --->   Operation 5992 'xor' 'xor_ln82_81' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5993 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_81 = and i1 %icmp_ln59_82, i1 %xor_ln82_81" [firmware/model_test.cpp:82]   --->   Operation 5993 'and' 'and_ln82_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5994 [1/1] (0.27ns)   --->   "%check_bit_82 = select i1 %icmp_ln82_81, i2 2, i2 %check_bit_81" [firmware/model_test.cpp:82]   --->   Operation 5994 'select' 'check_bit_82' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 5995 [1/1] (0.00ns)   --->   "%zext_ln82_82 = zext i1 %icmp_ln59_83" [firmware/model_test.cpp:82]   --->   Operation 5995 'zext' 'zext_ln82_82' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 5996 [1/1] (0.43ns)   --->   "%icmp_ln82_82 = icmp_eq  i2 %zext_ln82_82, i2 %check_bit_82" [firmware/model_test.cpp:82]   --->   Operation 5996 'icmp' 'icmp_ln82_82' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5997 [1/1] (0.00ns)   --->   "%zext_ln82_173 = zext i1 %and_ln82_75" [firmware/model_test.cpp:82]   --->   Operation 5997 'zext' 'zext_ln82_173' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 5998 [1/1] (0.43ns)   --->   "%icmp_ln82_173 = icmp_eq  i2 %zext_ln82_173, i2 %check_bit_173" [firmware/model_test.cpp:82]   --->   Operation 5998 'icmp' 'icmp_ln82_173' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 5999 [1/1] (0.12ns)   --->   "%or_ln82_206 = or i1 %icmp_ln82_173, i1 %icmp_ln82_172" [firmware/model_test.cpp:82]   --->   Operation 5999 'or' 'or_ln82_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6000 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_385)   --->   "%select_ln82_379 = select i1 %icmp_ln82_173, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 6000 'select' 'select_ln82_379' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6001 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_385)   --->   "%select_ln82_380 = select i1 %or_ln82_206, i4 %select_ln82_379, i4 %select_ln82_376" [firmware/model_test.cpp:82]   --->   Operation 6001 'select' 'select_ln82_380' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6002 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_173)   --->   "%xor_ln82_173 = xor i1 %icmp_ln82_173, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6002 'xor' 'xor_ln82_173' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6003 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_173 = and i1 %and_ln82_75, i1 %xor_ln82_173" [firmware/model_test.cpp:82]   --->   Operation 6003 'and' 'and_ln82_173' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6004 [1/1] (0.27ns)   --->   "%check_bit_174 = select i1 %icmp_ln82_173, i2 2, i2 %check_bit_173" [firmware/model_test.cpp:82]   --->   Operation 6004 'select' 'check_bit_174' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6005 [1/1] (0.00ns)   --->   "%zext_ln82_174 = zext i1 %and_ln82_76" [firmware/model_test.cpp:82]   --->   Operation 6005 'zext' 'zext_ln82_174' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6006 [1/1] (0.43ns)   --->   "%icmp_ln82_174 = icmp_eq  i2 %zext_ln82_174, i2 %check_bit_174" [firmware/model_test.cpp:82]   --->   Operation 6006 'icmp' 'icmp_ln82_174' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6007 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_174)   --->   "%xor_ln82_174 = xor i1 %icmp_ln82_174, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6007 'xor' 'xor_ln82_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6008 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_174 = and i1 %and_ln82_76, i1 %xor_ln82_174" [firmware/model_test.cpp:82]   --->   Operation 6008 'and' 'and_ln82_174' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6009 [1/1] (0.27ns)   --->   "%check_bit_175 = select i1 %icmp_ln82_174, i2 2, i2 %check_bit_174" [firmware/model_test.cpp:82]   --->   Operation 6009 'select' 'check_bit_175' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6010 [1/1] (0.00ns)   --->   "%zext_ln82_175 = zext i1 %and_ln82_77" [firmware/model_test.cpp:82]   --->   Operation 6010 'zext' 'zext_ln82_175' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6011 [1/1] (0.43ns)   --->   "%icmp_ln82_175 = icmp_eq  i2 %zext_ln82_175, i2 %check_bit_175" [firmware/model_test.cpp:82]   --->   Operation 6011 'icmp' 'icmp_ln82_175' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6012 [1/1] (0.12ns)   --->   "%or_ln82_207 = or i1 %icmp_ln82_175, i1 %icmp_ln82_174" [firmware/model_test.cpp:82]   --->   Operation 6012 'or' 'or_ln82_207' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6013 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_385)   --->   "%select_ln82_384 = select i1 %icmp_ln82_175, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 6013 'select' 'select_ln82_384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6014 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_385 = select i1 %or_ln82_207, i4 %select_ln82_384, i4 %select_ln82_380" [firmware/model_test.cpp:82]   --->   Operation 6014 'select' 'select_ln82_385' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6015 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_175)   --->   "%xor_ln82_175 = xor i1 %icmp_ln82_175, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6015 'xor' 'xor_ln82_175' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6016 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_175 = and i1 %and_ln82_77, i1 %xor_ln82_175" [firmware/model_test.cpp:82]   --->   Operation 6016 'and' 'and_ln82_175' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6017 [1/1] (0.27ns)   --->   "%check_bit_176 = select i1 %icmp_ln82_175, i2 2, i2 %check_bit_175" [firmware/model_test.cpp:82]   --->   Operation 6017 'select' 'check_bit_176' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6018 [1/1] (0.00ns)   --->   "%zext_ln82_176 = zext i1 %and_ln82_78" [firmware/model_test.cpp:82]   --->   Operation 6018 'zext' 'zext_ln82_176' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6019 [1/1] (0.43ns)   --->   "%icmp_ln82_176 = icmp_eq  i2 %zext_ln82_176, i2 %check_bit_176" [firmware/model_test.cpp:82]   --->   Operation 6019 'icmp' 'icmp_ln82_176' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6020 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_176)   --->   "%xor_ln82_176 = xor i1 %icmp_ln82_176, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6020 'xor' 'xor_ln82_176' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6021 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_176 = and i1 %and_ln82_78, i1 %xor_ln82_176" [firmware/model_test.cpp:82]   --->   Operation 6021 'and' 'and_ln82_176' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6022 [1/1] (0.27ns)   --->   "%check_bit_177 = select i1 %icmp_ln82_176, i2 2, i2 %check_bit_176" [firmware/model_test.cpp:82]   --->   Operation 6022 'select' 'check_bit_177' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6023 [1/1] (0.00ns)   --->   "%zext_ln82_177 = zext i1 %and_ln82_79" [firmware/model_test.cpp:82]   --->   Operation 6023 'zext' 'zext_ln82_177' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6024 [1/1] (0.43ns)   --->   "%icmp_ln82_177 = icmp_eq  i2 %zext_ln82_177, i2 %check_bit_177" [firmware/model_test.cpp:82]   --->   Operation 6024 'icmp' 'icmp_ln82_177' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6025 [1/1] (0.12ns)   --->   "%or_ln82_209 = or i1 %icmp_ln82_177, i1 %icmp_ln82_176" [firmware/model_test.cpp:82]   --->   Operation 6025 'or' 'or_ln82_209' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6026 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_177)   --->   "%xor_ln82_177 = xor i1 %icmp_ln82_177, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6026 'xor' 'xor_ln82_177' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6027 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_177 = and i1 %and_ln82_79, i1 %xor_ln82_177" [firmware/model_test.cpp:82]   --->   Operation 6027 'and' 'and_ln82_177' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6028 [1/1] (0.27ns)   --->   "%check_bit_178 = select i1 %icmp_ln82_177, i2 2, i2 %check_bit_177" [firmware/model_test.cpp:82]   --->   Operation 6028 'select' 'check_bit_178' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6029 [1/1] (0.00ns)   --->   "%zext_ln82_178 = zext i1 %and_ln82_80" [firmware/model_test.cpp:82]   --->   Operation 6029 'zext' 'zext_ln82_178' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6030 [1/1] (0.43ns)   --->   "%icmp_ln82_178 = icmp_eq  i2 %zext_ln82_178, i2 %check_bit_178" [firmware/model_test.cpp:82]   --->   Operation 6030 'icmp' 'icmp_ln82_178' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6031 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_178)   --->   "%xor_ln82_178 = xor i1 %icmp_ln82_178, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6031 'xor' 'xor_ln82_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6032 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_178 = and i1 %and_ln82_80, i1 %xor_ln82_178" [firmware/model_test.cpp:82]   --->   Operation 6032 'and' 'and_ln82_178' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6033 [1/1] (0.27ns)   --->   "%check_bit_179 = select i1 %icmp_ln82_178, i2 2, i2 %check_bit_178" [firmware/model_test.cpp:82]   --->   Operation 6033 'select' 'check_bit_179' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6034 [1/1] (0.00ns)   --->   "%zext_ln82_269 = zext i1 %and_ln82_172" [firmware/model_test.cpp:82]   --->   Operation 6034 'zext' 'zext_ln82_269' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6035 [1/1] (0.43ns)   --->   "%icmp_ln82_269 = icmp_eq  i2 %zext_ln82_269, i2 %check_bit_269" [firmware/model_test.cpp:82]   --->   Operation 6035 'icmp' 'icmp_ln82_269' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6036 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_269)   --->   "%xor_ln82_269 = xor i1 %icmp_ln82_269, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6036 'xor' 'xor_ln82_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6037 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_269 = and i1 %and_ln82_172, i1 %xor_ln82_269" [firmware/model_test.cpp:82]   --->   Operation 6037 'and' 'and_ln82_269' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6038 [1/1] (0.27ns)   --->   "%check_bit_270 = select i1 %icmp_ln82_269, i2 2, i2 %check_bit_269" [firmware/model_test.cpp:82]   --->   Operation 6038 'select' 'check_bit_270' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6039 [1/1] (0.00ns)   --->   "%zext_ln82_270 = zext i1 %and_ln82_173" [firmware/model_test.cpp:82]   --->   Operation 6039 'zext' 'zext_ln82_270' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6040 [1/1] (0.43ns)   --->   "%icmp_ln82_270 = icmp_eq  i2 %zext_ln82_270, i2 %check_bit_270" [firmware/model_test.cpp:82]   --->   Operation 6040 'icmp' 'icmp_ln82_270' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6041 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_270)   --->   "%xor_ln82_270 = xor i1 %icmp_ln82_270, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6041 'xor' 'xor_ln82_270' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6042 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_270 = and i1 %and_ln82_173, i1 %xor_ln82_270" [firmware/model_test.cpp:82]   --->   Operation 6042 'and' 'and_ln82_270' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6043 [1/1] (0.27ns)   --->   "%check_bit_271 = select i1 %icmp_ln82_270, i2 2, i2 %check_bit_270" [firmware/model_test.cpp:82]   --->   Operation 6043 'select' 'check_bit_271' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6044 [1/1] (0.00ns)   --->   "%zext_ln82_271 = zext i1 %and_ln82_174" [firmware/model_test.cpp:82]   --->   Operation 6044 'zext' 'zext_ln82_271' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6045 [1/1] (0.43ns)   --->   "%icmp_ln82_271 = icmp_eq  i2 %zext_ln82_271, i2 %check_bit_271" [firmware/model_test.cpp:82]   --->   Operation 6045 'icmp' 'icmp_ln82_271' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6046 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_271)   --->   "%xor_ln82_271 = xor i1 %icmp_ln82_271, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6046 'xor' 'xor_ln82_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6047 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_271 = and i1 %and_ln82_174, i1 %xor_ln82_271" [firmware/model_test.cpp:82]   --->   Operation 6047 'and' 'and_ln82_271' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6048 [1/1] (0.27ns)   --->   "%check_bit_272 = select i1 %icmp_ln82_271, i2 2, i2 %check_bit_271" [firmware/model_test.cpp:82]   --->   Operation 6048 'select' 'check_bit_272' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6049 [1/1] (0.00ns)   --->   "%zext_ln82_272 = zext i1 %and_ln82_175" [firmware/model_test.cpp:82]   --->   Operation 6049 'zext' 'zext_ln82_272' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6050 [1/1] (0.43ns)   --->   "%icmp_ln82_272 = icmp_eq  i2 %zext_ln82_272, i2 %check_bit_272" [firmware/model_test.cpp:82]   --->   Operation 6050 'icmp' 'icmp_ln82_272' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6051 [1/1] (0.12ns)   --->   "%or_ln82_318 = or i1 %icmp_ln82_272, i1 %icmp_ln82_271" [firmware/model_test.cpp:82]   --->   Operation 6051 'or' 'or_ln82_318' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6052 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_272)   --->   "%xor_ln82_272 = xor i1 %icmp_ln82_272, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6052 'xor' 'xor_ln82_272' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6053 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_272 = and i1 %and_ln82_175, i1 %xor_ln82_272" [firmware/model_test.cpp:82]   --->   Operation 6053 'and' 'and_ln82_272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6054 [1/1] (0.27ns)   --->   "%check_bit_273 = select i1 %icmp_ln82_272, i2 2, i2 %check_bit_272" [firmware/model_test.cpp:82]   --->   Operation 6054 'select' 'check_bit_273' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6055 [1/1] (0.00ns)   --->   "%zext_ln82_273 = zext i1 %and_ln82_176" [firmware/model_test.cpp:82]   --->   Operation 6055 'zext' 'zext_ln82_273' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6056 [1/1] (0.43ns)   --->   "%icmp_ln82_273 = icmp_eq  i2 %zext_ln82_273, i2 %check_bit_273" [firmware/model_test.cpp:82]   --->   Operation 6056 'icmp' 'icmp_ln82_273' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6057 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_273)   --->   "%xor_ln82_273 = xor i1 %icmp_ln82_273, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6057 'xor' 'xor_ln82_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6058 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_273 = and i1 %and_ln82_176, i1 %xor_ln82_273" [firmware/model_test.cpp:82]   --->   Operation 6058 'and' 'and_ln82_273' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6059 [1/1] (0.27ns)   --->   "%check_bit_274 = select i1 %icmp_ln82_273, i2 2, i2 %check_bit_273" [firmware/model_test.cpp:82]   --->   Operation 6059 'select' 'check_bit_274' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6060 [1/1] (0.00ns)   --->   "%zext_ln82_274 = zext i1 %and_ln82_177" [firmware/model_test.cpp:82]   --->   Operation 6060 'zext' 'zext_ln82_274' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6061 [1/1] (0.43ns)   --->   "%icmp_ln82_274 = icmp_eq  i2 %zext_ln82_274, i2 %check_bit_274" [firmware/model_test.cpp:82]   --->   Operation 6061 'icmp' 'icmp_ln82_274' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6062 [1/1] (0.12ns)   --->   "%or_ln82_320 = or i1 %icmp_ln82_274, i1 %icmp_ln82_273" [firmware/model_test.cpp:82]   --->   Operation 6062 'or' 'or_ln82_320' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6063 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_274)   --->   "%xor_ln82_274 = xor i1 %icmp_ln82_274, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6063 'xor' 'xor_ln82_274' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6064 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_274 = and i1 %and_ln82_177, i1 %xor_ln82_274" [firmware/model_test.cpp:82]   --->   Operation 6064 'and' 'and_ln82_274' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6065 [1/1] (0.27ns)   --->   "%check_bit_275 = select i1 %icmp_ln82_274, i2 2, i2 %check_bit_274" [firmware/model_test.cpp:82]   --->   Operation 6065 'select' 'check_bit_275' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6066 [1/1] (0.00ns)   --->   "%zext_ln82_364 = zext i1 %and_ln82_268" [firmware/model_test.cpp:82]   --->   Operation 6066 'zext' 'zext_ln82_364' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6067 [1/1] (0.43ns)   --->   "%icmp_ln82_364 = icmp_eq  i2 %zext_ln82_364, i2 %check_bit_364" [firmware/model_test.cpp:82]   --->   Operation 6067 'icmp' 'icmp_ln82_364' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6068 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_364)   --->   "%xor_ln82_364 = xor i1 %icmp_ln82_364, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6068 'xor' 'xor_ln82_364' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6069 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_364 = and i1 %and_ln82_268, i1 %xor_ln82_364" [firmware/model_test.cpp:82]   --->   Operation 6069 'and' 'and_ln82_364' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6070 [1/1] (0.27ns)   --->   "%check_bit_365 = select i1 %icmp_ln82_364, i2 2, i2 %check_bit_364" [firmware/model_test.cpp:82]   --->   Operation 6070 'select' 'check_bit_365' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6071 [1/1] (0.00ns)   --->   "%zext_ln82_365 = zext i1 %and_ln82_269" [firmware/model_test.cpp:82]   --->   Operation 6071 'zext' 'zext_ln82_365' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6072 [1/1] (0.43ns)   --->   "%icmp_ln82_365 = icmp_eq  i2 %zext_ln82_365, i2 %check_bit_365" [firmware/model_test.cpp:82]   --->   Operation 6072 'icmp' 'icmp_ln82_365' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6073 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_365)   --->   "%xor_ln82_365 = xor i1 %icmp_ln82_365, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6073 'xor' 'xor_ln82_365' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6074 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_365 = and i1 %and_ln82_269, i1 %xor_ln82_365" [firmware/model_test.cpp:82]   --->   Operation 6074 'and' 'and_ln82_365' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6075 [1/1] (0.27ns)   --->   "%check_bit_366 = select i1 %icmp_ln82_365, i2 2, i2 %check_bit_365" [firmware/model_test.cpp:82]   --->   Operation 6075 'select' 'check_bit_366' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6076 [1/1] (0.00ns)   --->   "%zext_ln82_366 = zext i1 %and_ln82_270" [firmware/model_test.cpp:82]   --->   Operation 6076 'zext' 'zext_ln82_366' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6077 [1/1] (0.43ns)   --->   "%icmp_ln82_366 = icmp_eq  i2 %zext_ln82_366, i2 %check_bit_366" [firmware/model_test.cpp:82]   --->   Operation 6077 'icmp' 'icmp_ln82_366' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6078 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_366)   --->   "%xor_ln82_366 = xor i1 %icmp_ln82_366, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6078 'xor' 'xor_ln82_366' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6079 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_366 = and i1 %and_ln82_270, i1 %xor_ln82_366" [firmware/model_test.cpp:82]   --->   Operation 6079 'and' 'and_ln82_366' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6080 [1/1] (0.27ns)   --->   "%check_bit_367 = select i1 %icmp_ln82_366, i2 2, i2 %check_bit_366" [firmware/model_test.cpp:82]   --->   Operation 6080 'select' 'check_bit_367' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6081 [1/1] (0.00ns)   --->   "%zext_ln82_367 = zext i1 %and_ln82_271" [firmware/model_test.cpp:82]   --->   Operation 6081 'zext' 'zext_ln82_367' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6082 [1/1] (0.43ns)   --->   "%icmp_ln82_367 = icmp_eq  i2 %zext_ln82_367, i2 %check_bit_367" [firmware/model_test.cpp:82]   --->   Operation 6082 'icmp' 'icmp_ln82_367' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6083 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_367)   --->   "%xor_ln82_367 = xor i1 %icmp_ln82_367, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6083 'xor' 'xor_ln82_367' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6084 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_367 = and i1 %and_ln82_271, i1 %xor_ln82_367" [firmware/model_test.cpp:82]   --->   Operation 6084 'and' 'and_ln82_367' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6085 [1/1] (0.27ns)   --->   "%check_bit_368 = select i1 %icmp_ln82_367, i2 2, i2 %check_bit_367" [firmware/model_test.cpp:82]   --->   Operation 6085 'select' 'check_bit_368' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6086 [1/1] (0.00ns)   --->   "%zext_ln82_368 = zext i1 %and_ln82_272" [firmware/model_test.cpp:82]   --->   Operation 6086 'zext' 'zext_ln82_368' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6087 [1/1] (0.43ns)   --->   "%icmp_ln82_368 = icmp_eq  i2 %zext_ln82_368, i2 %check_bit_368" [firmware/model_test.cpp:82]   --->   Operation 6087 'icmp' 'icmp_ln82_368' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6088 [1/1] (0.12ns)   --->   "%or_ln82_428 = or i1 %icmp_ln82_368, i1 %icmp_ln82_367" [firmware/model_test.cpp:82]   --->   Operation 6088 'or' 'or_ln82_428' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6089 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_368)   --->   "%xor_ln82_368 = xor i1 %icmp_ln82_368, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6089 'xor' 'xor_ln82_368' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6090 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_368 = and i1 %and_ln82_272, i1 %xor_ln82_368" [firmware/model_test.cpp:82]   --->   Operation 6090 'and' 'and_ln82_368' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6091 [1/1] (0.27ns)   --->   "%check_bit_369 = select i1 %icmp_ln82_368, i2 2, i2 %check_bit_368" [firmware/model_test.cpp:82]   --->   Operation 6091 'select' 'check_bit_369' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6092 [1/1] (0.00ns)   --->   "%zext_ln82_369 = zext i1 %and_ln82_273" [firmware/model_test.cpp:82]   --->   Operation 6092 'zext' 'zext_ln82_369' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6093 [1/1] (0.43ns)   --->   "%icmp_ln82_369 = icmp_eq  i2 %zext_ln82_369, i2 %check_bit_369" [firmware/model_test.cpp:82]   --->   Operation 6093 'icmp' 'icmp_ln82_369' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6094 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_369)   --->   "%xor_ln82_369 = xor i1 %icmp_ln82_369, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6094 'xor' 'xor_ln82_369' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6095 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_369 = and i1 %and_ln82_273, i1 %xor_ln82_369" [firmware/model_test.cpp:82]   --->   Operation 6095 'and' 'and_ln82_369' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6096 [1/1] (0.27ns)   --->   "%check_bit_370 = select i1 %icmp_ln82_369, i2 2, i2 %check_bit_369" [firmware/model_test.cpp:82]   --->   Operation 6096 'select' 'check_bit_370' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6097 [1/1] (0.12ns)   --->   "%or_ln82_534 = or i1 %icmp_ln82_457, i1 %icmp_ln82_456" [firmware/model_test.cpp:82]   --->   Operation 6097 'or' 'or_ln82_534' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6098 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1012)   --->   "%select_ln82_1007 = select i1 %icmp_ln82_457, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 6098 'select' 'select_ln82_1007' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6099 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1012)   --->   "%select_ln82_1008 = select i1 %or_ln82_534, i4 %select_ln82_1007, i4 %select_ln82_1004" [firmware/model_test.cpp:82]   --->   Operation 6099 'select' 'select_ln82_1008' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6100 [1/1] (0.00ns)   --->   "%zext_ln82_458 = zext i1 %and_ln82_363" [firmware/model_test.cpp:82]   --->   Operation 6100 'zext' 'zext_ln82_458' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6101 [1/1] (0.43ns)   --->   "%icmp_ln82_458 = icmp_eq  i2 %zext_ln82_458, i2 %check_bit_458" [firmware/model_test.cpp:82]   --->   Operation 6101 'icmp' 'icmp_ln82_458' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6102 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_458)   --->   "%xor_ln82_458 = xor i1 %icmp_ln82_458, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6102 'xor' 'xor_ln82_458' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6103 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_458 = and i1 %and_ln82_363, i1 %xor_ln82_458" [firmware/model_test.cpp:82]   --->   Operation 6103 'and' 'and_ln82_458' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6104 [1/1] (0.27ns)   --->   "%check_bit_459 = select i1 %icmp_ln82_458, i2 2, i2 %check_bit_458" [firmware/model_test.cpp:82]   --->   Operation 6104 'select' 'check_bit_459' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6105 [1/1] (0.00ns)   --->   "%zext_ln82_459 = zext i1 %and_ln82_364" [firmware/model_test.cpp:82]   --->   Operation 6105 'zext' 'zext_ln82_459' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6106 [1/1] (0.43ns)   --->   "%icmp_ln82_459 = icmp_eq  i2 %zext_ln82_459, i2 %check_bit_459" [firmware/model_test.cpp:82]   --->   Operation 6106 'icmp' 'icmp_ln82_459' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6107 [1/1] (0.12ns)   --->   "%or_ln82_535 = or i1 %icmp_ln82_459, i1 %icmp_ln82_458" [firmware/model_test.cpp:82]   --->   Operation 6107 'or' 'or_ln82_535' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6108 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1012)   --->   "%select_ln82_1011 = select i1 %icmp_ln82_459, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 6108 'select' 'select_ln82_1011' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6109 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1012 = select i1 %or_ln82_535, i4 %select_ln82_1011, i4 %select_ln82_1008" [firmware/model_test.cpp:82]   --->   Operation 6109 'select' 'select_ln82_1012' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6110 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_459)   --->   "%xor_ln82_459 = xor i1 %icmp_ln82_459, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6110 'xor' 'xor_ln82_459' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6111 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_459 = and i1 %and_ln82_364, i1 %xor_ln82_459" [firmware/model_test.cpp:82]   --->   Operation 6111 'and' 'and_ln82_459' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6112 [1/1] (0.27ns)   --->   "%check_bit_460 = select i1 %icmp_ln82_459, i2 2, i2 %check_bit_459" [firmware/model_test.cpp:82]   --->   Operation 6112 'select' 'check_bit_460' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6113 [1/1] (0.00ns)   --->   "%zext_ln82_460 = zext i1 %and_ln82_365" [firmware/model_test.cpp:82]   --->   Operation 6113 'zext' 'zext_ln82_460' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6114 [1/1] (0.43ns)   --->   "%icmp_ln82_460 = icmp_eq  i2 %zext_ln82_460, i2 %check_bit_460" [firmware/model_test.cpp:82]   --->   Operation 6114 'icmp' 'icmp_ln82_460' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6115 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_460)   --->   "%xor_ln82_460 = xor i1 %icmp_ln82_460, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6115 'xor' 'xor_ln82_460' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6116 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_460 = and i1 %and_ln82_365, i1 %xor_ln82_460" [firmware/model_test.cpp:82]   --->   Operation 6116 'and' 'and_ln82_460' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6117 [1/1] (0.27ns)   --->   "%check_bit_461 = select i1 %icmp_ln82_460, i2 2, i2 %check_bit_460" [firmware/model_test.cpp:82]   --->   Operation 6117 'select' 'check_bit_461' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6118 [1/1] (0.00ns)   --->   "%zext_ln82_461 = zext i1 %and_ln82_366" [firmware/model_test.cpp:82]   --->   Operation 6118 'zext' 'zext_ln82_461' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6119 [1/1] (0.43ns)   --->   "%icmp_ln82_461 = icmp_eq  i2 %zext_ln82_461, i2 %check_bit_461" [firmware/model_test.cpp:82]   --->   Operation 6119 'icmp' 'icmp_ln82_461' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6120 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_461)   --->   "%xor_ln82_461 = xor i1 %icmp_ln82_461, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6120 'xor' 'xor_ln82_461' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6121 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_461 = and i1 %and_ln82_366, i1 %xor_ln82_461" [firmware/model_test.cpp:82]   --->   Operation 6121 'and' 'and_ln82_461' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6122 [1/1] (0.27ns)   --->   "%check_bit_462 = select i1 %icmp_ln82_461, i2 2, i2 %check_bit_461" [firmware/model_test.cpp:82]   --->   Operation 6122 'select' 'check_bit_462' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6123 [1/1] (0.00ns)   --->   "%zext_ln82_462 = zext i1 %and_ln82_367" [firmware/model_test.cpp:82]   --->   Operation 6123 'zext' 'zext_ln82_462' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6124 [1/1] (0.43ns)   --->   "%icmp_ln82_462 = icmp_eq  i2 %zext_ln82_462, i2 %check_bit_462" [firmware/model_test.cpp:82]   --->   Operation 6124 'icmp' 'icmp_ln82_462' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6125 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_462)   --->   "%xor_ln82_462 = xor i1 %icmp_ln82_462, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6125 'xor' 'xor_ln82_462' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6126 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_462 = and i1 %and_ln82_367, i1 %xor_ln82_462" [firmware/model_test.cpp:82]   --->   Operation 6126 'and' 'and_ln82_462' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6127 [1/1] (0.27ns)   --->   "%check_bit_463 = select i1 %icmp_ln82_462, i2 2, i2 %check_bit_462" [firmware/model_test.cpp:82]   --->   Operation 6127 'select' 'check_bit_463' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6128 [1/1] (0.00ns)   --->   "%zext_ln82_463 = zext i1 %and_ln82_368" [firmware/model_test.cpp:82]   --->   Operation 6128 'zext' 'zext_ln82_463' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6129 [1/1] (0.43ns)   --->   "%icmp_ln82_463 = icmp_eq  i2 %zext_ln82_463, i2 %check_bit_463" [firmware/model_test.cpp:82]   --->   Operation 6129 'icmp' 'icmp_ln82_463' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6130 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_463)   --->   "%xor_ln82_463 = xor i1 %icmp_ln82_463, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6130 'xor' 'xor_ln82_463' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6131 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_463 = and i1 %and_ln82_368, i1 %xor_ln82_463" [firmware/model_test.cpp:82]   --->   Operation 6131 'and' 'and_ln82_463' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6132 [1/1] (0.27ns)   --->   "%check_bit_464 = select i1 %icmp_ln82_463, i2 2, i2 %check_bit_463" [firmware/model_test.cpp:82]   --->   Operation 6132 'select' 'check_bit_464' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6133 [1/1] (0.00ns)   --->   "%zext_ln82_551 = zext i1 %and_ln82_457" [firmware/model_test.cpp:82]   --->   Operation 6133 'zext' 'zext_ln82_551' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6134 [1/1] (0.43ns)   --->   "%icmp_ln82_551 = icmp_eq  i2 %zext_ln82_551, i2 %check_bit_551" [firmware/model_test.cpp:82]   --->   Operation 6134 'icmp' 'icmp_ln82_551' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6135 [1/1] (0.12ns)   --->   "%or_ln82_643 = or i1 %icmp_ln82_551, i1 %icmp_ln82_550" [firmware/model_test.cpp:82]   --->   Operation 6135 'or' 'or_ln82_643' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6136 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1219)   --->   "%select_ln82_1214 = select i1 %icmp_ln82_551, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 6136 'select' 'select_ln82_1214' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6137 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1219)   --->   "%select_ln82_1215 = select i1 %or_ln82_643, i4 %select_ln82_1214, i4 %select_ln82_1211" [firmware/model_test.cpp:82]   --->   Operation 6137 'select' 'select_ln82_1215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6138 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_551)   --->   "%xor_ln82_551 = xor i1 %icmp_ln82_551, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6138 'xor' 'xor_ln82_551' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6139 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_551 = and i1 %and_ln82_457, i1 %xor_ln82_551" [firmware/model_test.cpp:82]   --->   Operation 6139 'and' 'and_ln82_551' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6140 [1/1] (0.27ns)   --->   "%check_bit_552 = select i1 %icmp_ln82_551, i2 2, i2 %check_bit_551" [firmware/model_test.cpp:82]   --->   Operation 6140 'select' 'check_bit_552' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6141 [1/1] (0.00ns)   --->   "%zext_ln82_552 = zext i1 %and_ln82_458" [firmware/model_test.cpp:82]   --->   Operation 6141 'zext' 'zext_ln82_552' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6142 [1/1] (0.43ns)   --->   "%icmp_ln82_552 = icmp_eq  i2 %zext_ln82_552, i2 %check_bit_552" [firmware/model_test.cpp:82]   --->   Operation 6142 'icmp' 'icmp_ln82_552' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6143 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_552)   --->   "%xor_ln82_552 = xor i1 %icmp_ln82_552, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6143 'xor' 'xor_ln82_552' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6144 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_552 = and i1 %and_ln82_458, i1 %xor_ln82_552" [firmware/model_test.cpp:82]   --->   Operation 6144 'and' 'and_ln82_552' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6145 [1/1] (0.27ns)   --->   "%check_bit_553 = select i1 %icmp_ln82_552, i2 2, i2 %check_bit_552" [firmware/model_test.cpp:82]   --->   Operation 6145 'select' 'check_bit_553' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6146 [1/1] (0.00ns)   --->   "%zext_ln82_553 = zext i1 %and_ln82_459" [firmware/model_test.cpp:82]   --->   Operation 6146 'zext' 'zext_ln82_553' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6147 [1/1] (0.43ns)   --->   "%icmp_ln82_553 = icmp_eq  i2 %zext_ln82_553, i2 %check_bit_553" [firmware/model_test.cpp:82]   --->   Operation 6147 'icmp' 'icmp_ln82_553' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6148 [1/1] (0.12ns)   --->   "%or_ln82_644 = or i1 %icmp_ln82_553, i1 %icmp_ln82_552" [firmware/model_test.cpp:82]   --->   Operation 6148 'or' 'or_ln82_644' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6149 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1219)   --->   "%select_ln82_1218 = select i1 %icmp_ln82_553, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 6149 'select' 'select_ln82_1218' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6150 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1219 = select i1 %or_ln82_644, i4 %select_ln82_1218, i4 %select_ln82_1215" [firmware/model_test.cpp:82]   --->   Operation 6150 'select' 'select_ln82_1219' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6151 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_553)   --->   "%xor_ln82_553 = xor i1 %icmp_ln82_553, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6151 'xor' 'xor_ln82_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6152 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_553 = and i1 %and_ln82_459, i1 %xor_ln82_553" [firmware/model_test.cpp:82]   --->   Operation 6152 'and' 'and_ln82_553' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6153 [1/1] (0.27ns)   --->   "%check_bit_554 = select i1 %icmp_ln82_553, i2 2, i2 %check_bit_553" [firmware/model_test.cpp:82]   --->   Operation 6153 'select' 'check_bit_554' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6154 [1/1] (0.00ns)   --->   "%zext_ln82_554 = zext i1 %and_ln82_460" [firmware/model_test.cpp:82]   --->   Operation 6154 'zext' 'zext_ln82_554' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6155 [1/1] (0.43ns)   --->   "%icmp_ln82_554 = icmp_eq  i2 %zext_ln82_554, i2 %check_bit_554" [firmware/model_test.cpp:82]   --->   Operation 6155 'icmp' 'icmp_ln82_554' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6156 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_554)   --->   "%xor_ln82_554 = xor i1 %icmp_ln82_554, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6156 'xor' 'xor_ln82_554' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6157 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_554 = and i1 %and_ln82_460, i1 %xor_ln82_554" [firmware/model_test.cpp:82]   --->   Operation 6157 'and' 'and_ln82_554' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6158 [1/1] (0.27ns)   --->   "%check_bit_555 = select i1 %icmp_ln82_554, i2 2, i2 %check_bit_554" [firmware/model_test.cpp:82]   --->   Operation 6158 'select' 'check_bit_555' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6159 [1/1] (0.00ns)   --->   "%zext_ln82_555 = zext i1 %and_ln82_461" [firmware/model_test.cpp:82]   --->   Operation 6159 'zext' 'zext_ln82_555' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6160 [1/1] (0.43ns)   --->   "%icmp_ln82_555 = icmp_eq  i2 %zext_ln82_555, i2 %check_bit_555" [firmware/model_test.cpp:82]   --->   Operation 6160 'icmp' 'icmp_ln82_555' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6161 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_555)   --->   "%xor_ln82_555 = xor i1 %icmp_ln82_555, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6161 'xor' 'xor_ln82_555' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6162 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_555 = and i1 %and_ln82_461, i1 %xor_ln82_555" [firmware/model_test.cpp:82]   --->   Operation 6162 'and' 'and_ln82_555' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6163 [1/1] (0.27ns)   --->   "%check_bit_556 = select i1 %icmp_ln82_555, i2 2, i2 %check_bit_555" [firmware/model_test.cpp:82]   --->   Operation 6163 'select' 'check_bit_556' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6164 [1/1] (0.00ns)   --->   "%zext_ln82_556 = zext i1 %and_ln82_462" [firmware/model_test.cpp:82]   --->   Operation 6164 'zext' 'zext_ln82_556' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6165 [1/1] (0.43ns)   --->   "%icmp_ln82_556 = icmp_eq  i2 %zext_ln82_556, i2 %check_bit_556" [firmware/model_test.cpp:82]   --->   Operation 6165 'icmp' 'icmp_ln82_556' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6166 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_556)   --->   "%xor_ln82_556 = xor i1 %icmp_ln82_556, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6166 'xor' 'xor_ln82_556' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6167 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_556 = and i1 %and_ln82_462, i1 %xor_ln82_556" [firmware/model_test.cpp:82]   --->   Operation 6167 'and' 'and_ln82_556' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6168 [1/1] (0.27ns)   --->   "%check_bit_557 = select i1 %icmp_ln82_556, i2 2, i2 %check_bit_556" [firmware/model_test.cpp:82]   --->   Operation 6168 'select' 'check_bit_557' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6169 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1421)   --->   "%select_ln82_1416 = select i1 %icmp_ln82_642, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 6169 'select' 'select_ln82_1416' <Predicate = (or_ln82_751)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6170 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1421)   --->   "%select_ln82_1417 = select i1 %or_ln82_751, i4 %select_ln82_1416, i4 %select_ln82_1404" [firmware/model_test.cpp:82]   --->   Operation 6170 'select' 'select_ln82_1417' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6171 [1/1] (0.00ns)   --->   "%zext_ln82_643 = zext i1 %and_ln82_550" [firmware/model_test.cpp:82]   --->   Operation 6171 'zext' 'zext_ln82_643' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6172 [1/1] (0.43ns)   --->   "%icmp_ln82_643 = icmp_eq  i2 %zext_ln82_643, i2 %check_bit_643" [firmware/model_test.cpp:82]   --->   Operation 6172 'icmp' 'icmp_ln82_643' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6173 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_643)   --->   "%xor_ln82_643 = xor i1 %icmp_ln82_643, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6173 'xor' 'xor_ln82_643' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6174 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_643 = and i1 %and_ln82_550, i1 %xor_ln82_643" [firmware/model_test.cpp:82]   --->   Operation 6174 'and' 'and_ln82_643' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6175 [1/1] (0.27ns)   --->   "%check_bit_644 = select i1 %icmp_ln82_643, i2 2, i2 %check_bit_643" [firmware/model_test.cpp:82]   --->   Operation 6175 'select' 'check_bit_644' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6176 [1/1] (0.00ns)   --->   "%zext_ln82_644 = zext i1 %and_ln82_551" [firmware/model_test.cpp:82]   --->   Operation 6176 'zext' 'zext_ln82_644' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6177 [1/1] (0.43ns)   --->   "%icmp_ln82_644 = icmp_eq  i2 %zext_ln82_644, i2 %check_bit_644" [firmware/model_test.cpp:82]   --->   Operation 6177 'icmp' 'icmp_ln82_644' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6178 [1/1] (0.12ns)   --->   "%or_ln82_752 = or i1 %icmp_ln82_644, i1 %icmp_ln82_643" [firmware/model_test.cpp:82]   --->   Operation 6178 'or' 'or_ln82_752' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6179 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1421)   --->   "%select_ln82_1420 = select i1 %icmp_ln82_644, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 6179 'select' 'select_ln82_1420' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6180 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1421 = select i1 %or_ln82_752, i4 %select_ln82_1420, i4 %select_ln82_1417" [firmware/model_test.cpp:82]   --->   Operation 6180 'select' 'select_ln82_1421' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6181 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_644)   --->   "%xor_ln82_644 = xor i1 %icmp_ln82_644, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6181 'xor' 'xor_ln82_644' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6182 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_644 = and i1 %and_ln82_551, i1 %xor_ln82_644" [firmware/model_test.cpp:82]   --->   Operation 6182 'and' 'and_ln82_644' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6183 [1/1] (0.27ns)   --->   "%check_bit_645 = select i1 %icmp_ln82_644, i2 2, i2 %check_bit_644" [firmware/model_test.cpp:82]   --->   Operation 6183 'select' 'check_bit_645' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6184 [1/1] (0.00ns)   --->   "%zext_ln82_645 = zext i1 %and_ln82_552" [firmware/model_test.cpp:82]   --->   Operation 6184 'zext' 'zext_ln82_645' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6185 [1/1] (0.43ns)   --->   "%icmp_ln82_645 = icmp_eq  i2 %zext_ln82_645, i2 %check_bit_645" [firmware/model_test.cpp:82]   --->   Operation 6185 'icmp' 'icmp_ln82_645' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6186 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_645)   --->   "%xor_ln82_645 = xor i1 %icmp_ln82_645, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6186 'xor' 'xor_ln82_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6187 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_645 = and i1 %and_ln82_552, i1 %xor_ln82_645" [firmware/model_test.cpp:82]   --->   Operation 6187 'and' 'and_ln82_645' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6188 [1/1] (0.27ns)   --->   "%check_bit_646 = select i1 %icmp_ln82_645, i2 2, i2 %check_bit_645" [firmware/model_test.cpp:82]   --->   Operation 6188 'select' 'check_bit_646' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6189 [1/1] (0.00ns)   --->   "%zext_ln82_646 = zext i1 %and_ln82_553" [firmware/model_test.cpp:82]   --->   Operation 6189 'zext' 'zext_ln82_646' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6190 [1/1] (0.43ns)   --->   "%icmp_ln82_646 = icmp_eq  i2 %zext_ln82_646, i2 %check_bit_646" [firmware/model_test.cpp:82]   --->   Operation 6190 'icmp' 'icmp_ln82_646' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6191 [1/1] (0.12ns)   --->   "%or_ln82_753 = or i1 %icmp_ln82_646, i1 %icmp_ln82_645" [firmware/model_test.cpp:82]   --->   Operation 6191 'or' 'or_ln82_753' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6192 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_646)   --->   "%xor_ln82_646 = xor i1 %icmp_ln82_646, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6192 'xor' 'xor_ln82_646' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6193 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_646 = and i1 %and_ln82_553, i1 %xor_ln82_646" [firmware/model_test.cpp:82]   --->   Operation 6193 'and' 'and_ln82_646' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6194 [1/1] (0.27ns)   --->   "%check_bit_647 = select i1 %icmp_ln82_646, i2 2, i2 %check_bit_646" [firmware/model_test.cpp:82]   --->   Operation 6194 'select' 'check_bit_647' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6195 [1/1] (0.00ns)   --->   "%zext_ln82_647 = zext i1 %and_ln82_554" [firmware/model_test.cpp:82]   --->   Operation 6195 'zext' 'zext_ln82_647' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6196 [1/1] (0.43ns)   --->   "%icmp_ln82_647 = icmp_eq  i2 %zext_ln82_647, i2 %check_bit_647" [firmware/model_test.cpp:82]   --->   Operation 6196 'icmp' 'icmp_ln82_647' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6197 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_647)   --->   "%xor_ln82_647 = xor i1 %icmp_ln82_647, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6197 'xor' 'xor_ln82_647' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6198 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_647 = and i1 %and_ln82_554, i1 %xor_ln82_647" [firmware/model_test.cpp:82]   --->   Operation 6198 'and' 'and_ln82_647' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6199 [1/1] (0.27ns)   --->   "%check_bit_648 = select i1 %icmp_ln82_647, i2 2, i2 %check_bit_647" [firmware/model_test.cpp:82]   --->   Operation 6199 'select' 'check_bit_648' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6200 [1/1] (0.00ns)   --->   "%zext_ln82_648 = zext i1 %and_ln82_555" [firmware/model_test.cpp:82]   --->   Operation 6200 'zext' 'zext_ln82_648' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6201 [1/1] (0.43ns)   --->   "%icmp_ln82_648 = icmp_eq  i2 %zext_ln82_648, i2 %check_bit_648" [firmware/model_test.cpp:82]   --->   Operation 6201 'icmp' 'icmp_ln82_648' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6202 [1/1] (0.27ns)   --->   "%check_bit_649 = select i1 %icmp_ln82_648, i2 2, i2 %check_bit_648" [firmware/model_test.cpp:82]   --->   Operation 6202 'select' 'check_bit_649' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6203 [1/1] (0.00ns)   --->   "%zext_ln82_734 = zext i1 %and_ln82_642" [firmware/model_test.cpp:82]   --->   Operation 6203 'zext' 'zext_ln82_734' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6204 [1/1] (0.43ns)   --->   "%icmp_ln82_734 = icmp_eq  i2 %zext_ln82_734, i2 %check_bit_734" [firmware/model_test.cpp:82]   --->   Operation 6204 'icmp' 'icmp_ln82_734' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6205 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1625)   --->   "%select_ln82_1620 = select i1 %icmp_ln82_734, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 6205 'select' 'select_ln82_1620' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6206 [1/1] (0.12ns)   --->   "%or_ln82_859 = or i1 %icmp_ln82_734, i1 %icmp_ln82_733" [firmware/model_test.cpp:82]   --->   Operation 6206 'or' 'or_ln82_859' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6207 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1625)   --->   "%select_ln82_1621 = select i1 %or_ln82_859, i4 %select_ln82_1620, i4 %select_ln82_1608" [firmware/model_test.cpp:82]   --->   Operation 6207 'select' 'select_ln82_1621' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6208 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_734)   --->   "%xor_ln82_734 = xor i1 %icmp_ln82_734, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6208 'xor' 'xor_ln82_734' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6209 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_734 = and i1 %and_ln82_642, i1 %xor_ln82_734" [firmware/model_test.cpp:82]   --->   Operation 6209 'and' 'and_ln82_734' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6210 [1/1] (0.27ns)   --->   "%check_bit_735 = select i1 %icmp_ln82_734, i2 2, i2 %check_bit_734" [firmware/model_test.cpp:82]   --->   Operation 6210 'select' 'check_bit_735' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6211 [1/1] (0.00ns)   --->   "%zext_ln82_735 = zext i1 %and_ln82_643" [firmware/model_test.cpp:82]   --->   Operation 6211 'zext' 'zext_ln82_735' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6212 [1/1] (0.43ns)   --->   "%icmp_ln82_735 = icmp_eq  i2 %zext_ln82_735, i2 %check_bit_735" [firmware/model_test.cpp:82]   --->   Operation 6212 'icmp' 'icmp_ln82_735' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6213 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_735)   --->   "%xor_ln82_735 = xor i1 %icmp_ln82_735, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6213 'xor' 'xor_ln82_735' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6214 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_735 = and i1 %and_ln82_643, i1 %xor_ln82_735" [firmware/model_test.cpp:82]   --->   Operation 6214 'and' 'and_ln82_735' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6215 [1/1] (0.27ns)   --->   "%check_bit_736 = select i1 %icmp_ln82_735, i2 2, i2 %check_bit_735" [firmware/model_test.cpp:82]   --->   Operation 6215 'select' 'check_bit_736' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6216 [1/1] (0.00ns)   --->   "%zext_ln82_736 = zext i1 %and_ln82_644" [firmware/model_test.cpp:82]   --->   Operation 6216 'zext' 'zext_ln82_736' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6217 [1/1] (0.43ns)   --->   "%icmp_ln82_736 = icmp_eq  i2 %zext_ln82_736, i2 %check_bit_736" [firmware/model_test.cpp:82]   --->   Operation 6217 'icmp' 'icmp_ln82_736' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6218 [1/1] (0.12ns)   --->   "%or_ln82_860 = or i1 %icmp_ln82_736, i1 %icmp_ln82_735" [firmware/model_test.cpp:82]   --->   Operation 6218 'or' 'or_ln82_860' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6219 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1625)   --->   "%select_ln82_1624 = select i1 %icmp_ln82_736, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 6219 'select' 'select_ln82_1624' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6220 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1625 = select i1 %or_ln82_860, i4 %select_ln82_1624, i4 %select_ln82_1621" [firmware/model_test.cpp:82]   --->   Operation 6220 'select' 'select_ln82_1625' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6221 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_736)   --->   "%xor_ln82_736 = xor i1 %icmp_ln82_736, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6221 'xor' 'xor_ln82_736' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6222 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_736 = and i1 %and_ln82_644, i1 %xor_ln82_736" [firmware/model_test.cpp:82]   --->   Operation 6222 'and' 'and_ln82_736' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6223 [1/1] (0.27ns)   --->   "%check_bit_737 = select i1 %icmp_ln82_736, i2 2, i2 %check_bit_736" [firmware/model_test.cpp:82]   --->   Operation 6223 'select' 'check_bit_737' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6224 [1/1] (0.00ns)   --->   "%zext_ln82_737 = zext i1 %and_ln82_645" [firmware/model_test.cpp:82]   --->   Operation 6224 'zext' 'zext_ln82_737' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6225 [1/1] (0.43ns)   --->   "%icmp_ln82_737 = icmp_eq  i2 %zext_ln82_737, i2 %check_bit_737" [firmware/model_test.cpp:82]   --->   Operation 6225 'icmp' 'icmp_ln82_737' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6226 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_737)   --->   "%xor_ln82_737 = xor i1 %icmp_ln82_737, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6226 'xor' 'xor_ln82_737' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6227 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_737 = and i1 %and_ln82_645, i1 %xor_ln82_737" [firmware/model_test.cpp:82]   --->   Operation 6227 'and' 'and_ln82_737' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6228 [1/1] (0.27ns)   --->   "%check_bit_738 = select i1 %icmp_ln82_737, i2 2, i2 %check_bit_737" [firmware/model_test.cpp:82]   --->   Operation 6228 'select' 'check_bit_738' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6229 [1/1] (0.00ns)   --->   "%zext_ln82_738 = zext i1 %and_ln82_646" [firmware/model_test.cpp:82]   --->   Operation 6229 'zext' 'zext_ln82_738' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6230 [1/1] (0.43ns)   --->   "%icmp_ln82_738 = icmp_eq  i2 %zext_ln82_738, i2 %check_bit_738" [firmware/model_test.cpp:82]   --->   Operation 6230 'icmp' 'icmp_ln82_738' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6231 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_738)   --->   "%xor_ln82_738 = xor i1 %icmp_ln82_738, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6231 'xor' 'xor_ln82_738' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6232 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_738 = and i1 %and_ln82_646, i1 %xor_ln82_738" [firmware/model_test.cpp:82]   --->   Operation 6232 'and' 'and_ln82_738' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6233 [1/1] (0.27ns)   --->   "%check_bit_739 = select i1 %icmp_ln82_738, i2 2, i2 %check_bit_738" [firmware/model_test.cpp:82]   --->   Operation 6233 'select' 'check_bit_739' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6234 [1/1] (0.00ns)   --->   "%zext_ln82_739 = zext i1 %and_ln82_647" [firmware/model_test.cpp:82]   --->   Operation 6234 'zext' 'zext_ln82_739' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6235 [1/1] (0.43ns)   --->   "%icmp_ln82_739 = icmp_eq  i2 %zext_ln82_739, i2 %check_bit_739" [firmware/model_test.cpp:82]   --->   Operation 6235 'icmp' 'icmp_ln82_739' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6236 [1/1] (0.27ns)   --->   "%check_bit_740 = select i1 %icmp_ln82_739, i2 2, i2 %check_bit_739" [firmware/model_test.cpp:82]   --->   Operation 6236 'select' 'check_bit_740' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6237 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_966)   --->   "%or_ln82_917 = or i1 %icmp_ln82_794, i1 %icmp_ln82_793" [firmware/model_test.cpp:82]   --->   Operation 6237 'or' 'or_ln82_917' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6238 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_964)   --->   "%or_ln82_933 = or i1 %icmp_ln82_810, i1 %icmp_ln82_809" [firmware/model_test.cpp:82]   --->   Operation 6238 'or' 'or_ln82_933' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6239 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_964)   --->   "%or_ln82_935 = or i1 %icmp_ln82_812, i1 %icmp_ln82_811" [firmware/model_test.cpp:82]   --->   Operation 6239 'or' 'or_ln82_935' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6240 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_958)   --->   "%or_ln82_945 = or i1 %icmp_ln82_822, i1 %icmp_ln82_821" [firmware/model_test.cpp:82]   --->   Operation 6240 'or' 'or_ln82_945' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6241 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1823)   --->   "%select_ln82_1809 = select i1 %icmp_ln82_823, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 6241 'select' 'select_ln82_1809' <Predicate = (or_ln82_946)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6242 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1823)   --->   "%select_ln82_1810 = select i1 %or_ln82_946, i4 %select_ln82_1809, i4 %select_ln82_1806" [firmware/model_test.cpp:82]   --->   Operation 6242 'select' 'select_ln82_1810' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6243 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_913)   --->   "%xor_ln82_823 = xor i1 %icmp_ln82_823, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6243 'xor' 'xor_ln82_823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6244 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_913)   --->   "%and_ln82_823 = and i1 %and_ln82_732, i1 %xor_ln82_823" [firmware/model_test.cpp:82]   --->   Operation 6244 'and' 'and_ln82_823' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6245 [1/1] (0.27ns)   --->   "%check_bit_824 = select i1 %icmp_ln82_823, i2 2, i2 %check_bit_823" [firmware/model_test.cpp:82]   --->   Operation 6245 'select' 'check_bit_824' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6246 [1/1] (0.00ns)   --->   "%zext_ln82_824 = zext i1 %and_ln82_733" [firmware/model_test.cpp:82]   --->   Operation 6246 'zext' 'zext_ln82_824' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6247 [1/1] (0.43ns)   --->   "%icmp_ln82_824 = icmp_eq  i2 %zext_ln82_824, i2 %check_bit_824" [firmware/model_test.cpp:82]   --->   Operation 6247 'icmp' 'icmp_ln82_824' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6248 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_958)   --->   "%or_ln82_947 = or i1 %icmp_ln82_824, i1 %icmp_ln82_823" [firmware/model_test.cpp:82]   --->   Operation 6248 'or' 'or_ln82_947' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6249 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_958)   --->   "%or_ln82_948 = or i1 %or_ln82_947, i1 %or_ln82_945" [firmware/model_test.cpp:82]   --->   Operation 6249 'or' 'or_ln82_948' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6250 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1819)   --->   "%select_ln82_1812 = select i1 %or_ln82_939, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 6250 'select' 'select_ln82_1812' <Predicate = (or_ln82_950)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6251 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_964)   --->   "%or_ln82_951 = or i1 %or_ln82_935, i1 %or_ln82_933" [firmware/model_test.cpp:82]   --->   Operation 6251 'or' 'or_ln82_951' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6252 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_966)   --->   "%or_ln82_955 = or i1 %or_ln82_919, i1 %or_ln82_917" [firmware/model_test.cpp:82]   --->   Operation 6252 'or' 'or_ln82_955' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6253 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_958 = or i1 %or_ln82_948, i1 %or_ln82_949" [firmware/model_test.cpp:82]   --->   Operation 6253 'or' 'or_ln82_958' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6254 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1819)   --->   "%select_ln82_1813 = select i1 %or_ln82_950, i2 %select_ln82_1812, i2 2" [firmware/model_test.cpp:82]   --->   Operation 6254 'select' 'select_ln82_1813' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6255 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_964)   --->   "%or_ln82_959 = or i1 %or_ln82_950, i1 %or_ln82_951" [firmware/model_test.cpp:82]   --->   Operation 6255 'or' 'or_ln82_959' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6256 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1817)   --->   "%select_ln82_1814 = select i1 %or_ln82_952, i3 6, i3 5" [firmware/model_test.cpp:82]   --->   Operation 6256 'select' 'select_ln82_1814' <Predicate = (or_ln82_960)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6257 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1817)   --->   "%or_ln82_961 = or i1 %or_ln82_954, i1 %or_ln82_919" [firmware/model_test.cpp:82]   --->   Operation 6257 'or' 'or_ln82_961' <Predicate = (!or_ln82_960)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6258 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1817)   --->   "%select_ln82_1815 = select i1 %or_ln82_961, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 6258 'select' 'select_ln82_1815' <Predicate = (!or_ln82_960)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6259 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_966)   --->   "%or_ln82_962 = or i1 %or_ln82_954, i1 %or_ln82_955" [firmware/model_test.cpp:82]   --->   Operation 6259 'or' 'or_ln82_962' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6260 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1819)   --->   "%select_ln82_1816 = select i1 %or_ln82_958, i2 3, i2 %select_ln82_1813" [firmware/model_test.cpp:82]   --->   Operation 6260 'select' 'select_ln82_1816' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6261 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1819)   --->   "%sext_ln82_8 = sext i2 %select_ln82_1816" [firmware/model_test.cpp:82]   --->   Operation 6261 'sext' 'sext_ln82_8' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6262 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_964 = or i1 %or_ln82_958, i1 %or_ln82_959" [firmware/model_test.cpp:82]   --->   Operation 6262 'or' 'or_ln82_964' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6263 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1817 = select i1 %or_ln82_960, i3 %select_ln82_1814, i3 %select_ln82_1815" [firmware/model_test.cpp:82]   --->   Operation 6263 'select' 'select_ln82_1817' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6264 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_966)   --->   "%or_ln82_965 = or i1 %or_ln82_960, i1 %or_ln82_962" [firmware/model_test.cpp:82]   --->   Operation 6264 'or' 'or_ln82_965' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6265 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1819 = select i1 %or_ln82_964, i3 %sext_ln82_8, i3 %select_ln82_1817" [firmware/model_test.cpp:82]   --->   Operation 6265 'select' 'select_ln82_1819' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6266 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_966 = or i1 %or_ln82_964, i1 %or_ln82_965" [firmware/model_test.cpp:82]   --->   Operation 6266 'or' 'or_ln82_966' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6267 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_1820 = select i1 %or_ln82_966, i3 %select_ln82_1819, i3 %select_ln82_1818" [firmware/model_test.cpp:82]   --->   Operation 6267 'select' 'select_ln82_1820' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6268 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_914)   --->   "%xor_ln82_824 = xor i1 %icmp_ln82_824, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6268 'xor' 'xor_ln82_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6269 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_914)   --->   "%and_ln82_824 = and i1 %and_ln82_733, i1 %xor_ln82_824" [firmware/model_test.cpp:82]   --->   Operation 6269 'and' 'and_ln82_824' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6270 [1/1] (0.27ns)   --->   "%check_bit_825 = select i1 %icmp_ln82_824, i2 2, i2 %check_bit_824" [firmware/model_test.cpp:82]   --->   Operation 6270 'select' 'check_bit_825' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6271 [1/1] (0.00ns)   --->   "%zext_ln82_825 = zext i1 %and_ln82_734" [firmware/model_test.cpp:82]   --->   Operation 6271 'zext' 'zext_ln82_825' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6272 [1/1] (0.43ns)   --->   "%icmp_ln82_825 = icmp_eq  i2 %zext_ln82_825, i2 %check_bit_825" [firmware/model_test.cpp:82]   --->   Operation 6272 'icmp' 'icmp_ln82_825' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6273 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1823)   --->   "%select_ln82_1822 = select i1 %icmp_ln82_825, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 6273 'select' 'select_ln82_1822' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6274 [1/1] (0.12ns)   --->   "%or_ln82_967 = or i1 %icmp_ln82_825, i1 %icmp_ln82_824" [firmware/model_test.cpp:82]   --->   Operation 6274 'or' 'or_ln82_967' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6275 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1823 = select i1 %or_ln82_967, i4 %select_ln82_1822, i4 %select_ln82_1810" [firmware/model_test.cpp:82]   --->   Operation 6275 'select' 'select_ln82_1823' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6276 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_915)   --->   "%xor_ln82_825 = xor i1 %icmp_ln82_825, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6276 'xor' 'xor_ln82_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6277 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_915)   --->   "%and_ln82_825 = and i1 %and_ln82_734, i1 %xor_ln82_825" [firmware/model_test.cpp:82]   --->   Operation 6277 'and' 'and_ln82_825' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6278 [1/1] (0.27ns)   --->   "%check_bit_826 = select i1 %icmp_ln82_825, i2 2, i2 %check_bit_825" [firmware/model_test.cpp:82]   --->   Operation 6278 'select' 'check_bit_826' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6279 [1/1] (0.00ns)   --->   "%zext_ln82_826 = zext i1 %and_ln82_735" [firmware/model_test.cpp:82]   --->   Operation 6279 'zext' 'zext_ln82_826' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6280 [1/1] (0.43ns)   --->   "%icmp_ln82_826 = icmp_eq  i2 %zext_ln82_826, i2 %check_bit_826" [firmware/model_test.cpp:82]   --->   Operation 6280 'icmp' 'icmp_ln82_826' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6281 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_916)   --->   "%xor_ln82_826 = xor i1 %icmp_ln82_826, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6281 'xor' 'xor_ln82_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6282 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_916)   --->   "%and_ln82_826 = and i1 %and_ln82_735, i1 %xor_ln82_826" [firmware/model_test.cpp:82]   --->   Operation 6282 'and' 'and_ln82_826' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6283 [1/1] (0.27ns)   --->   "%check_bit_827 = select i1 %icmp_ln82_826, i2 2, i2 %check_bit_826" [firmware/model_test.cpp:82]   --->   Operation 6283 'select' 'check_bit_827' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6284 [1/1] (0.00ns)   --->   "%zext_ln82_827 = zext i1 %and_ln82_736" [firmware/model_test.cpp:82]   --->   Operation 6284 'zext' 'zext_ln82_827' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6285 [1/1] (0.43ns)   --->   "%icmp_ln82_827 = icmp_eq  i2 %zext_ln82_827, i2 %check_bit_827" [firmware/model_test.cpp:82]   --->   Operation 6285 'icmp' 'icmp_ln82_827' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6286 [1/1] (0.12ns)   --->   "%or_ln82_968 = or i1 %icmp_ln82_827, i1 %icmp_ln82_826" [firmware/model_test.cpp:82]   --->   Operation 6286 'or' 'or_ln82_968' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6287 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_917)   --->   "%xor_ln82_827 = xor i1 %icmp_ln82_827, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6287 'xor' 'xor_ln82_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6288 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_917)   --->   "%and_ln82_827 = and i1 %and_ln82_736, i1 %xor_ln82_827" [firmware/model_test.cpp:82]   --->   Operation 6288 'and' 'and_ln82_827' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6289 [1/1] (0.27ns)   --->   "%check_bit_828 = select i1 %icmp_ln82_827, i2 2, i2 %check_bit_827" [firmware/model_test.cpp:82]   --->   Operation 6289 'select' 'check_bit_828' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6290 [1/1] (0.00ns)   --->   "%zext_ln82_828 = zext i1 %and_ln82_737" [firmware/model_test.cpp:82]   --->   Operation 6290 'zext' 'zext_ln82_828' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6291 [1/1] (0.43ns)   --->   "%icmp_ln82_828 = icmp_eq  i2 %zext_ln82_828, i2 %check_bit_828" [firmware/model_test.cpp:82]   --->   Operation 6291 'icmp' 'icmp_ln82_828' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6292 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_918)   --->   "%xor_ln82_828 = xor i1 %icmp_ln82_828, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6292 'xor' 'xor_ln82_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6293 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_918)   --->   "%and_ln82_828 = and i1 %and_ln82_737, i1 %xor_ln82_828" [firmware/model_test.cpp:82]   --->   Operation 6293 'and' 'and_ln82_828' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6294 [1/1] (0.27ns)   --->   "%check_bit_829 = select i1 %icmp_ln82_828, i2 2, i2 %check_bit_828" [firmware/model_test.cpp:82]   --->   Operation 6294 'select' 'check_bit_829' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6295 [1/1] (0.00ns)   --->   "%zext_ln82_829 = zext i1 %and_ln82_738" [firmware/model_test.cpp:82]   --->   Operation 6295 'zext' 'zext_ln82_829' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6296 [1/1] (0.43ns)   --->   "%icmp_ln82_829 = icmp_eq  i2 %zext_ln82_829, i2 %check_bit_829" [firmware/model_test.cpp:82]   --->   Operation 6296 'icmp' 'icmp_ln82_829' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6297 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_887 = select i1 %or_ln91_384, i12 %select_ln91_882, i12 %select_ln91_883" [firmware/model_test.cpp:91]   --->   Operation 6297 'select' 'select_ln91_887' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6298 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1073)   --->   "%or_ln82_1024 = or i1 %icmp_ln82_884, i1 %icmp_ln82_883" [firmware/model_test.cpp:82]   --->   Operation 6298 'or' 'or_ln82_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6299 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1071)   --->   "%or_ln82_1040 = or i1 %icmp_ln82_900, i1 %icmp_ln82_899" [firmware/model_test.cpp:82]   --->   Operation 6299 'or' 'or_ln82_1040' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6300 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1071)   --->   "%or_ln82_1042 = or i1 %icmp_ln82_902, i1 %icmp_ln82_901" [firmware/model_test.cpp:82]   --->   Operation 6300 'or' 'or_ln82_1042' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6301 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1065)   --->   "%or_ln82_1052 = or i1 %icmp_ln82_912, i1 %icmp_ln82_911" [firmware/model_test.cpp:82]   --->   Operation 6301 'or' 'or_ln82_1052' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6302 [1/1] (0.27ns)   --->   "%check_bit_913 = select i1 %icmp_ln82_912, i2 2, i2 %check_bit_912" [firmware/model_test.cpp:82]   --->   Operation 6302 'select' 'check_bit_913' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6303 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_913)   --->   "%zext_ln82_913 = zext i1 %and_ln82_823" [firmware/model_test.cpp:82]   --->   Operation 6303 'zext' 'zext_ln82_913' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6304 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_913 = icmp_eq  i2 %zext_ln82_913, i2 %check_bit_913" [firmware/model_test.cpp:82]   --->   Operation 6304 'icmp' 'icmp_ln82_913' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6305 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2023)   --->   "%select_ln82_2009 = select i1 %icmp_ln82_913, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 6305 'select' 'select_ln82_2009' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6306 [1/1] (0.12ns)   --->   "%or_ln82_1053 = or i1 %icmp_ln82_913, i1 %icmp_ln82_912" [firmware/model_test.cpp:82]   --->   Operation 6306 'or' 'or_ln82_1053' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6307 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2023)   --->   "%select_ln82_2010 = select i1 %or_ln82_1053, i4 %select_ln82_2009, i4 %select_ln82_2006" [firmware/model_test.cpp:82]   --->   Operation 6307 'select' 'select_ln82_2010' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6308 [1/1] (0.27ns)   --->   "%check_bit_914 = select i1 %icmp_ln82_913, i2 2, i2 %check_bit_913" [firmware/model_test.cpp:82]   --->   Operation 6308 'select' 'check_bit_914' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6309 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_914)   --->   "%zext_ln82_914 = zext i1 %and_ln82_824" [firmware/model_test.cpp:82]   --->   Operation 6309 'zext' 'zext_ln82_914' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6310 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_914 = icmp_eq  i2 %zext_ln82_914, i2 %check_bit_914" [firmware/model_test.cpp:82]   --->   Operation 6310 'icmp' 'icmp_ln82_914' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6311 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1065)   --->   "%or_ln82_1054 = or i1 %icmp_ln82_914, i1 %icmp_ln82_913" [firmware/model_test.cpp:82]   --->   Operation 6311 'or' 'or_ln82_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6312 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1065)   --->   "%or_ln82_1055 = or i1 %or_ln82_1054, i1 %or_ln82_1052" [firmware/model_test.cpp:82]   --->   Operation 6312 'or' 'or_ln82_1055' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6313 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2019)   --->   "%select_ln82_2012 = select i1 %or_ln82_1046, i2 3, i2 2" [firmware/model_test.cpp:82]   --->   Operation 6313 'select' 'select_ln82_2012' <Predicate = (or_ln82_1057)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6314 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1071)   --->   "%or_ln82_1058 = or i1 %or_ln82_1042, i1 %or_ln82_1040" [firmware/model_test.cpp:82]   --->   Operation 6314 'or' 'or_ln82_1058' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6315 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1073)   --->   "%or_ln82_1062 = or i1 %or_ln82_1026, i1 %or_ln82_1024" [firmware/model_test.cpp:82]   --->   Operation 6315 'or' 'or_ln82_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6316 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1065 = or i1 %or_ln82_1055, i1 %or_ln82_1056" [firmware/model_test.cpp:82]   --->   Operation 6316 'or' 'or_ln82_1065' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6317 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2019)   --->   "%select_ln82_2013 = select i1 %or_ln82_1057, i2 %select_ln82_2012, i2 2" [firmware/model_test.cpp:82]   --->   Operation 6317 'select' 'select_ln82_2013' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6318 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1071)   --->   "%or_ln82_1066 = or i1 %or_ln82_1057, i1 %or_ln82_1058" [firmware/model_test.cpp:82]   --->   Operation 6318 'or' 'or_ln82_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6319 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2017)   --->   "%select_ln82_2014 = select i1 %or_ln82_1059, i3 6, i3 5" [firmware/model_test.cpp:82]   --->   Operation 6319 'select' 'select_ln82_2014' <Predicate = (or_ln82_1067)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6320 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2017)   --->   "%or_ln82_1068 = or i1 %or_ln82_1061, i1 %or_ln82_1026" [firmware/model_test.cpp:82]   --->   Operation 6320 'or' 'or_ln82_1068' <Predicate = (!or_ln82_1067)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6321 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2017)   --->   "%select_ln82_2015 = select i1 %or_ln82_1068, i3 5, i3 4" [firmware/model_test.cpp:82]   --->   Operation 6321 'select' 'select_ln82_2015' <Predicate = (!or_ln82_1067)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6322 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1073)   --->   "%or_ln82_1069 = or i1 %or_ln82_1061, i1 %or_ln82_1062" [firmware/model_test.cpp:82]   --->   Operation 6322 'or' 'or_ln82_1069' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6323 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2019)   --->   "%select_ln82_2016 = select i1 %or_ln82_1065, i2 3, i2 %select_ln82_2013" [firmware/model_test.cpp:82]   --->   Operation 6323 'select' 'select_ln82_2016' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6324 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2019)   --->   "%sext_ln82_9 = sext i2 %select_ln82_2016" [firmware/model_test.cpp:82]   --->   Operation 6324 'sext' 'sext_ln82_9' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6325 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1071 = or i1 %or_ln82_1065, i1 %or_ln82_1066" [firmware/model_test.cpp:82]   --->   Operation 6325 'or' 'or_ln82_1071' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6326 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_2017 = select i1 %or_ln82_1067, i3 %select_ln82_2014, i3 %select_ln82_2015" [firmware/model_test.cpp:82]   --->   Operation 6326 'select' 'select_ln82_2017' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6327 [1/1] (0.00ns) (grouped into LUT with out node or_ln82_1073)   --->   "%or_ln82_1072 = or i1 %or_ln82_1067, i1 %or_ln82_1069" [firmware/model_test.cpp:82]   --->   Operation 6327 'or' 'or_ln82_1072' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6328 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_2019 = select i1 %or_ln82_1071, i3 %sext_ln82_9, i3 %select_ln82_2017" [firmware/model_test.cpp:82]   --->   Operation 6328 'select' 'select_ln82_2019' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6329 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln82_1073 = or i1 %or_ln82_1071, i1 %or_ln82_1072" [firmware/model_test.cpp:82]   --->   Operation 6329 'or' 'or_ln82_1073' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6330 [1/1] (0.27ns) (out node of the LUT)   --->   "%select_ln82_2020 = select i1 %or_ln82_1073, i3 %select_ln82_2019, i3 %select_ln82_2018" [firmware/model_test.cpp:82]   --->   Operation 6330 'select' 'select_ln82_2020' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6331 [1/1] (0.27ns)   --->   "%check_bit_915 = select i1 %icmp_ln82_914, i2 2, i2 %check_bit_914" [firmware/model_test.cpp:82]   --->   Operation 6331 'select' 'check_bit_915' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6332 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_915)   --->   "%zext_ln82_915 = zext i1 %and_ln82_825" [firmware/model_test.cpp:82]   --->   Operation 6332 'zext' 'zext_ln82_915' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6333 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_915 = icmp_eq  i2 %zext_ln82_915, i2 %check_bit_915" [firmware/model_test.cpp:82]   --->   Operation 6333 'icmp' 'icmp_ln82_915' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6334 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2023)   --->   "%select_ln82_2022 = select i1 %icmp_ln82_915, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 6334 'select' 'select_ln82_2022' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6335 [1/1] (0.12ns)   --->   "%or_ln82_1074 = or i1 %icmp_ln82_915, i1 %icmp_ln82_914" [firmware/model_test.cpp:82]   --->   Operation 6335 'or' 'or_ln82_1074' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6336 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_2023 = select i1 %or_ln82_1074, i4 %select_ln82_2022, i4 %select_ln82_2010" [firmware/model_test.cpp:82]   --->   Operation 6336 'select' 'select_ln82_2023' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6337 [1/1] (0.27ns)   --->   "%check_bit_916 = select i1 %icmp_ln82_915, i2 2, i2 %check_bit_915" [firmware/model_test.cpp:82]   --->   Operation 6337 'select' 'check_bit_916' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6338 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_916)   --->   "%zext_ln82_916 = zext i1 %and_ln82_826" [firmware/model_test.cpp:82]   --->   Operation 6338 'zext' 'zext_ln82_916' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6339 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_916 = icmp_eq  i2 %zext_ln82_916, i2 %check_bit_916" [firmware/model_test.cpp:82]   --->   Operation 6339 'icmp' 'icmp_ln82_916' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6340 [1/1] (0.27ns)   --->   "%check_bit_917 = select i1 %icmp_ln82_916, i2 2, i2 %check_bit_916" [firmware/model_test.cpp:82]   --->   Operation 6340 'select' 'check_bit_917' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6341 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_917)   --->   "%zext_ln82_917 = zext i1 %and_ln82_827" [firmware/model_test.cpp:82]   --->   Operation 6341 'zext' 'zext_ln82_917' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6342 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_917 = icmp_eq  i2 %zext_ln82_917, i2 %check_bit_917" [firmware/model_test.cpp:82]   --->   Operation 6342 'icmp' 'icmp_ln82_917' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6343 [1/1] (0.27ns)   --->   "%check_bit_918 = select i1 %icmp_ln82_917, i2 2, i2 %check_bit_917" [firmware/model_test.cpp:82]   --->   Operation 6343 'select' 'check_bit_918' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6344 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_918)   --->   "%zext_ln82_918 = zext i1 %and_ln82_828" [firmware/model_test.cpp:82]   --->   Operation 6344 'zext' 'zext_ln82_918' <Predicate = true> <Delay = 0.00>
ST_14 : Operation 6345 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_918 = icmp_eq  i2 %zext_ln82_918, i2 %check_bit_918" [firmware/model_test.cpp:82]   --->   Operation 6345 'icmp' 'icmp_ln82_918' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6346 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_948)   --->   "%select_ln91_910 = select i1 %icmp_ln82_913, i12 %tmp_67, i12 %tmp_66" [firmware/model_test.cpp:91]   --->   Operation 6346 'select' 'select_ln91_910' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6347 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_948 = select i1 %or_ln82_1053, i12 %select_ln91_910, i12 %select_ln91_911" [firmware/model_test.cpp:91]   --->   Operation 6347 'select' 'select_ln91_948' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6348 [1/1] (0.12ns)   --->   "%or_ln91_397 = or i1 %or_ln82_1053, i1 %or_ln82_1051" [firmware/model_test.cpp:91]   --->   Operation 6348 'or' 'or_ln91_397' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6349 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_415)   --->   "%or_ln91_398 = or i1 %or_ln82_1049, i1 %or_ln82_1047" [firmware/model_test.cpp:91]   --->   Operation 6349 'or' 'or_ln91_398' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6350 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_424)   --->   "%or_ln91_400 = or i1 %or_ln82_1041, i1 %or_ln82_1039" [firmware/model_test.cpp:91]   --->   Operation 6350 'or' 'or_ln91_400' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6351 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_976)   --->   "%select_ln91_967 = select i1 %or_ln91_397, i12 %select_ln91_948, i12 %select_ln91_949" [firmware/model_test.cpp:91]   --->   Operation 6351 'select' 'select_ln91_967' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6352 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_415 = or i1 %or_ln91_397, i1 %or_ln91_398" [firmware/model_test.cpp:91]   --->   Operation 6352 'or' 'or_ln91_415' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6353 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_424)   --->   "%or_ln91_416 = or i1 %or_ln91_399, i1 %or_ln91_400" [firmware/model_test.cpp:91]   --->   Operation 6353 'or' 'or_ln91_416' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6354 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_976 = select i1 %or_ln91_415, i12 %select_ln91_967, i12 %select_ln91_968" [firmware/model_test.cpp:91]   --->   Operation 6354 'select' 'select_ln91_976' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_14 : Operation 6355 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_424 = or i1 %or_ln91_415, i1 %or_ln91_416" [firmware/model_test.cpp:91]   --->   Operation 6355 'or' 'or_ln91_424' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_14 : Operation 6356 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_981 = select i1 %or_ln91_424, i12 %select_ln91_976, i12 %select_ln91_977" [firmware/model_test.cpp:91]   --->   Operation 6356 'select' 'select_ln91_981' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 15 <SV = 14> <Delay = 4.28>
ST_15 : Operation 6357 [1/1] (0.74ns)   --->   "%icmp_ln59_85 = icmp_ne  i12 %tmp_84, i12 0" [firmware/model_test.cpp:59]   --->   Operation 6357 'icmp' 'icmp_ln59_85' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6358 [1/1] (0.74ns)   --->   "%icmp_ln59_86 = icmp_ne  i12 %tmp_85, i12 0" [firmware/model_test.cpp:59]   --->   Operation 6358 'icmp' 'icmp_ln59_86' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6359 [1/1] (0.74ns)   --->   "%icmp_ln59_87 = icmp_ne  i12 %tmp_86, i12 0" [firmware/model_test.cpp:59]   --->   Operation 6359 'icmp' 'icmp_ln59_87' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6360 [1/1] (0.74ns)   --->   "%icmp_ln59_88 = icmp_ne  i12 %tmp_87, i12 0" [firmware/model_test.cpp:59]   --->   Operation 6360 'icmp' 'icmp_ln59_88' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6361 [1/1] (0.74ns)   --->   "%icmp_ln59_89 = icmp_ne  i12 %tmp_88, i12 0" [firmware/model_test.cpp:59]   --->   Operation 6361 'icmp' 'icmp_ln59_89' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6362 [1/1] (0.74ns)   --->   "%icmp_ln59_90 = icmp_ne  i12 %tmp_89, i12 0" [firmware/model_test.cpp:59]   --->   Operation 6362 'icmp' 'icmp_ln59_90' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6363 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_168)   --->   "%zext_ln70_3 = zext i3 %select_ln82_150" [firmware/model_test.cpp:70]   --->   Operation 6363 'zext' 'zext_ln70_3' <Predicate = (!or_ln82_98)> <Delay = 0.00>
ST_15 : Operation 6364 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_168)   --->   "%or_ln82_94 = or i1 %or_ln82_93, i1 %or_ln82_92" [firmware/model_test.cpp:82]   --->   Operation 6364 'or' 'or_ln82_94' <Predicate = (!or_ln82_98)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6365 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_168)   --->   "%or_ln82_97 = or i1 %or_ln82_96, i1 %or_ln82_95" [firmware/model_test.cpp:82]   --->   Operation 6365 'or' 'or_ln82_97' <Predicate = (!or_ln82_98)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6366 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_168)   --->   "%or_ln82_1095 = or i1 %or_ln82_97, i1 %or_ln82_94" [firmware/model_test.cpp:82]   --->   Operation 6366 'or' 'or_ln82_1095' <Predicate = (!or_ln82_98)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6367 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_168)   --->   "%or_ln82_1125 = or i1 %or_ln82_1095, i1 %icmp_ln82_69" [firmware/model_test.cpp:82]   --->   Operation 6367 'or' 'or_ln82_1125' <Predicate = (!or_ln82_98)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6368 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_168 = select i1 %or_ln82_1125, i4 8, i4 %zext_ln70_3" [firmware/model_test.cpp:82]   --->   Operation 6368 'select' 'select_ln82_168' <Predicate = (!or_ln82_98)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6369 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_191)   --->   "%select_ln82_173 = select i1 %icmp_ln82_79, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 6369 'select' 'select_ln82_173' <Predicate = (or_ln82_98)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6370 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_191)   --->   "%select_ln82_174 = select i1 %or_ln82_98, i4 %select_ln82_173, i4 %select_ln82_168" [firmware/model_test.cpp:82]   --->   Operation 6370 'select' 'select_ln82_174' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6371 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_180)   --->   "%select_ln82_175 = select i1 %icmp_ln82_79, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 6371 'select' 'select_ln82_175' <Predicate = (or_ln82_98 & !or_ln82_99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6372 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_180)   --->   "%select_ln82_176 = select i1 %or_ln82_98, i4 %select_ln82_175, i4 %select_ln82_170" [firmware/model_test.cpp:82]   --->   Operation 6372 'select' 'select_ln82_176' <Predicate = (!or_ln82_99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6373 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_180)   --->   "%select_ln82_179 = select i1 %icmp_ln82_81, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 6373 'select' 'select_ln82_179' <Predicate = (or_ln82_99)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6374 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_180 = select i1 %or_ln82_99, i4 %select_ln82_179, i4 %select_ln82_176" [firmware/model_test.cpp:82]   --->   Operation 6374 'select' 'select_ln82_180' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6375 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_82)   --->   "%xor_ln82_82 = xor i1 %icmp_ln82_82, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6375 'xor' 'xor_ln82_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6376 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_82 = and i1 %icmp_ln59_83, i1 %xor_ln82_82" [firmware/model_test.cpp:82]   --->   Operation 6376 'and' 'and_ln82_82' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6377 [1/1] (0.27ns)   --->   "%check_bit_83 = select i1 %icmp_ln82_82, i2 2, i2 %check_bit_82" [firmware/model_test.cpp:82]   --->   Operation 6377 'select' 'check_bit_83' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6378 [1/1] (0.00ns)   --->   "%zext_ln82_83 = zext i1 %icmp_ln59_84" [firmware/model_test.cpp:82]   --->   Operation 6378 'zext' 'zext_ln82_83' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6379 [1/1] (0.43ns)   --->   "%icmp_ln82_83 = icmp_eq  i2 %zext_ln82_83, i2 %check_bit_83" [firmware/model_test.cpp:82]   --->   Operation 6379 'icmp' 'icmp_ln82_83' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6380 [1/1] (0.12ns)   --->   "%or_ln82_100 = or i1 %icmp_ln82_83, i1 %icmp_ln82_82" [firmware/model_test.cpp:82]   --->   Operation 6380 'or' 'or_ln82_100' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6381 [1/1] (0.12ns)   --->   "%or_ln82_101 = or i1 %or_ln82_100, i1 %or_ln82_99" [firmware/model_test.cpp:82]   --->   Operation 6381 'or' 'or_ln82_101' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6382 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_188)   --->   "%select_ln82_183 = select i1 %icmp_ln82_83, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 6382 'select' 'select_ln82_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6383 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_188)   --->   "%select_ln82_184 = select i1 %or_ln82_100, i4 %select_ln82_183, i4 %select_ln82_180" [firmware/model_test.cpp:82]   --->   Operation 6383 'select' 'select_ln82_184' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6384 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_83)   --->   "%xor_ln82_83 = xor i1 %icmp_ln82_83, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6384 'xor' 'xor_ln82_83' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6385 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_83 = and i1 %icmp_ln59_84, i1 %xor_ln82_83" [firmware/model_test.cpp:82]   --->   Operation 6385 'and' 'and_ln82_83' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6386 [1/1] (0.27ns)   --->   "%check_bit_84 = select i1 %icmp_ln82_83, i2 2, i2 %check_bit_83" [firmware/model_test.cpp:82]   --->   Operation 6386 'select' 'check_bit_84' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6387 [1/1] (0.00ns)   --->   "%zext_ln82_84 = zext i1 %icmp_ln59_85" [firmware/model_test.cpp:82]   --->   Operation 6387 'zext' 'zext_ln82_84' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6388 [1/1] (0.43ns)   --->   "%icmp_ln82_84 = icmp_eq  i2 %zext_ln82_84, i2 %check_bit_84" [firmware/model_test.cpp:82]   --->   Operation 6388 'icmp' 'icmp_ln82_84' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6389 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_84)   --->   "%xor_ln82_84 = xor i1 %icmp_ln82_84, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6389 'xor' 'xor_ln82_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6390 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_84 = and i1 %icmp_ln59_85, i1 %xor_ln82_84" [firmware/model_test.cpp:82]   --->   Operation 6390 'and' 'and_ln82_84' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6391 [1/1] (0.27ns)   --->   "%check_bit_85 = select i1 %icmp_ln82_84, i2 2, i2 %check_bit_84" [firmware/model_test.cpp:82]   --->   Operation 6391 'select' 'check_bit_85' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6392 [1/1] (0.00ns)   --->   "%zext_ln82_85 = zext i1 %icmp_ln59_86" [firmware/model_test.cpp:82]   --->   Operation 6392 'zext' 'zext_ln82_85' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6393 [1/1] (0.43ns)   --->   "%icmp_ln82_85 = icmp_eq  i2 %zext_ln82_85, i2 %check_bit_85" [firmware/model_test.cpp:82]   --->   Operation 6393 'icmp' 'icmp_ln82_85' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6394 [1/1] (0.12ns)   --->   "%or_ln82_102 = or i1 %icmp_ln82_85, i1 %icmp_ln82_84" [firmware/model_test.cpp:82]   --->   Operation 6394 'or' 'or_ln82_102' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6395 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_188)   --->   "%select_ln82_187 = select i1 %icmp_ln82_85, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 6395 'select' 'select_ln82_187' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6396 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_188 = select i1 %or_ln82_102, i4 %select_ln82_187, i4 %select_ln82_184" [firmware/model_test.cpp:82]   --->   Operation 6396 'select' 'select_ln82_188' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6397 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_85)   --->   "%xor_ln82_85 = xor i1 %icmp_ln82_85, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6397 'xor' 'xor_ln82_85' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6398 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_85 = and i1 %icmp_ln59_86, i1 %xor_ln82_85" [firmware/model_test.cpp:82]   --->   Operation 6398 'and' 'and_ln82_85' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6399 [1/1] (0.27ns)   --->   "%check_bit_86 = select i1 %icmp_ln82_85, i2 2, i2 %check_bit_85" [firmware/model_test.cpp:82]   --->   Operation 6399 'select' 'check_bit_86' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6400 [1/1] (0.00ns)   --->   "%zext_ln82_86 = zext i1 %icmp_ln59_87" [firmware/model_test.cpp:82]   --->   Operation 6400 'zext' 'zext_ln82_86' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6401 [1/1] (0.43ns)   --->   "%icmp_ln82_86 = icmp_eq  i2 %zext_ln82_86, i2 %check_bit_86" [firmware/model_test.cpp:82]   --->   Operation 6401 'icmp' 'icmp_ln82_86' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6402 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_86)   --->   "%xor_ln82_86 = xor i1 %icmp_ln82_86, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6402 'xor' 'xor_ln82_86' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6403 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_86 = and i1 %icmp_ln59_87, i1 %xor_ln82_86" [firmware/model_test.cpp:82]   --->   Operation 6403 'and' 'and_ln82_86' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6404 [1/1] (0.27ns)   --->   "%check_bit_87 = select i1 %icmp_ln82_86, i2 2, i2 %check_bit_86" [firmware/model_test.cpp:82]   --->   Operation 6404 'select' 'check_bit_87' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6405 [1/1] (0.00ns)   --->   "%zext_ln82_87 = zext i1 %icmp_ln59_88" [firmware/model_test.cpp:82]   --->   Operation 6405 'zext' 'zext_ln82_87' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6406 [1/1] (0.43ns)   --->   "%icmp_ln82_87 = icmp_eq  i2 %zext_ln82_87, i2 %check_bit_87" [firmware/model_test.cpp:82]   --->   Operation 6406 'icmp' 'icmp_ln82_87' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6407 [1/1] (0.12ns)   --->   "%or_ln82_103 = or i1 %icmp_ln82_87, i1 %icmp_ln82_86" [firmware/model_test.cpp:82]   --->   Operation 6407 'or' 'or_ln82_103' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6408 [1/1] (0.12ns)   --->   "%or_ln82_104 = or i1 %or_ln82_103, i1 %or_ln82_102" [firmware/model_test.cpp:82]   --->   Operation 6408 'or' 'or_ln82_104' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6409 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_191)   --->   "%or_ln82_1096 = or i1 %or_ln82_104, i1 %or_ln82_101" [firmware/model_test.cpp:82]   --->   Operation 6409 'or' 'or_ln82_1096' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6410 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_191 = select i1 %or_ln82_1096, i4 9, i4 %select_ln82_174" [firmware/model_test.cpp:82]   --->   Operation 6410 'select' 'select_ln82_191' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6411 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_87)   --->   "%xor_ln82_87 = xor i1 %icmp_ln82_87, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6411 'xor' 'xor_ln82_87' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6412 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_87 = and i1 %icmp_ln59_88, i1 %xor_ln82_87" [firmware/model_test.cpp:82]   --->   Operation 6412 'and' 'and_ln82_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6413 [1/1] (0.27ns)   --->   "%check_bit_88 = select i1 %icmp_ln82_87, i2 2, i2 %check_bit_87" [firmware/model_test.cpp:82]   --->   Operation 6413 'select' 'check_bit_88' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6414 [1/1] (0.00ns)   --->   "%zext_ln82_88 = zext i1 %icmp_ln59_89" [firmware/model_test.cpp:82]   --->   Operation 6414 'zext' 'zext_ln82_88' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6415 [1/1] (0.43ns)   --->   "%icmp_ln82_88 = icmp_eq  i2 %zext_ln82_88, i2 %check_bit_88" [firmware/model_test.cpp:82]   --->   Operation 6415 'icmp' 'icmp_ln82_88' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6416 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_57)   --->   "%select_ln91_11 = select i1 %icmp_ln82_83, i12 %tmp_83, i12 %tmp_82" [firmware/model_test.cpp:91]   --->   Operation 6416 'select' 'select_ln91_11' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6417 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_12 = select i1 %icmp_ln82_81, i12 %tmp_81, i12 %tmp_80" [firmware/model_test.cpp:91]   --->   Operation 6417 'select' 'select_ln91_12' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6418 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_58)   --->   "%select_ln91_13 = select i1 %icmp_ln82_79, i12 %tmp_79, i12 %tmp_78" [firmware/model_test.cpp:91]   --->   Operation 6418 'select' 'select_ln91_13' <Predicate = (or_ln82_98)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6419 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_14 = select i1 %icmp_ln82_77, i12 %tmp_77, i12 %tmp_76" [firmware/model_test.cpp:91]   --->   Operation 6419 'select' 'select_ln91_14' <Predicate = (!or_ln82_98)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6420 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_59)   --->   "%select_ln91_15 = select i1 %icmp_ln82_75, i12 %tmp_75, i12 %tmp_74" [firmware/model_test.cpp:91]   --->   Operation 6420 'select' 'select_ln91_15' <Predicate = (or_ln82_95)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6421 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_16 = select i1 %icmp_ln82_73, i12 %tmp_73, i12 %tmp_72" [firmware/model_test.cpp:91]   --->   Operation 6421 'select' 'select_ln91_16' <Predicate = (!or_ln82_95)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6422 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_60)   --->   "%select_ln91_17 = select i1 %icmp_ln82_71, i12 %tmp_71, i12 %tmp_70" [firmware/model_test.cpp:91]   --->   Operation 6422 'select' 'select_ln91_17' <Predicate = (or_ln82_92)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6423 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_18 = select i1 %icmp_ln82_69, i12 %tmp_69, i12 %tmp_68" [firmware/model_test.cpp:91]   --->   Operation 6423 'select' 'select_ln91_18' <Predicate = (!or_ln82_92)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6424 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_57 = select i1 %or_ln82_100, i12 %select_ln91_11, i12 %select_ln91_12" [firmware/model_test.cpp:91]   --->   Operation 6424 'select' 'select_ln91_57' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6425 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_58 = select i1 %or_ln82_98, i12 %select_ln91_13, i12 %select_ln91_14" [firmware/model_test.cpp:91]   --->   Operation 6425 'select' 'select_ln91_58' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6426 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_26)   --->   "%or_ln91_4 = or i1 %or_ln82_98, i1 %or_ln82_96" [firmware/model_test.cpp:91]   --->   Operation 6426 'or' 'or_ln91_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6427 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_59 = select i1 %or_ln82_95, i12 %select_ln91_15, i12 %select_ln91_16" [firmware/model_test.cpp:91]   --->   Operation 6427 'select' 'select_ln91_59' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6428 [1/1] (0.12ns)   --->   "%or_ln91_5 = or i1 %or_ln82_95, i1 %or_ln82_93" [firmware/model_test.cpp:91]   --->   Operation 6428 'or' 'or_ln91_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6429 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_60 = select i1 %or_ln82_92, i12 %select_ln91_17, i12 %select_ln91_18" [firmware/model_test.cpp:91]   --->   Operation 6429 'select' 'select_ln91_60' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6430 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_92)   --->   "%select_ln91_80 = select i1 %or_ln82_101, i12 %select_ln91_57, i12 %select_ln91_58" [firmware/model_test.cpp:91]   --->   Operation 6430 'select' 'select_ln91_80' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6431 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_26 = or i1 %or_ln82_101, i1 %or_ln91_4" [firmware/model_test.cpp:91]   --->   Operation 6431 'or' 'or_ln91_26' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6432 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_81 = select i1 %or_ln91_5, i12 %select_ln91_59, i12 %select_ln91_60" [firmware/model_test.cpp:91]   --->   Operation 6432 'select' 'select_ln91_81' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6433 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_92 = select i1 %or_ln91_26, i12 %select_ln91_80, i12 %select_ln91_81" [firmware/model_test.cpp:91]   --->   Operation 6433 'select' 'select_ln91_92' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6434 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_383)   --->   "%zext_ln70_6 = zext i3 %select_ln82_365" [firmware/model_test.cpp:70]   --->   Operation 6434 'zext' 'zext_ln70_6' <Predicate = (!or_ln82_209)> <Delay = 0.00>
ST_15 : Operation 6435 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_383)   --->   "%or_ln82_205 = or i1 %or_ln82_204, i1 %or_ln82_203" [firmware/model_test.cpp:82]   --->   Operation 6435 'or' 'or_ln82_205' <Predicate = (!or_ln82_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6436 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_383)   --->   "%or_ln82_208 = or i1 %or_ln82_207, i1 %or_ln82_206" [firmware/model_test.cpp:82]   --->   Operation 6436 'or' 'or_ln82_208' <Predicate = (!or_ln82_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6437 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_383)   --->   "%or_ln82_1098 = or i1 %or_ln82_208, i1 %or_ln82_205" [firmware/model_test.cpp:82]   --->   Operation 6437 'or' 'or_ln82_1098' <Predicate = (!or_ln82_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6438 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_383)   --->   "%or_ln82_1126 = or i1 %or_ln82_1098, i1 %icmp_ln82_167" [firmware/model_test.cpp:82]   --->   Operation 6438 'or' 'or_ln82_1126' <Predicate = (!or_ln82_209)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6439 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_383 = select i1 %or_ln82_1126, i4 8, i4 %zext_ln70_6" [firmware/model_test.cpp:82]   --->   Operation 6439 'select' 'select_ln82_383' <Predicate = (!or_ln82_209)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6440 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_395)   --->   "%select_ln82_390 = select i1 %icmp_ln82_177, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 6440 'select' 'select_ln82_390' <Predicate = (or_ln82_209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6441 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_395)   --->   "%select_ln82_391 = select i1 %or_ln82_209, i4 %select_ln82_390, i4 %select_ln82_385" [firmware/model_test.cpp:82]   --->   Operation 6441 'select' 'select_ln82_391' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6442 [1/1] (0.00ns)   --->   "%zext_ln82_179 = zext i1 %and_ln82_81" [firmware/model_test.cpp:82]   --->   Operation 6442 'zext' 'zext_ln82_179' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6443 [1/1] (0.43ns)   --->   "%icmp_ln82_179 = icmp_eq  i2 %zext_ln82_179, i2 %check_bit_179" [firmware/model_test.cpp:82]   --->   Operation 6443 'icmp' 'icmp_ln82_179' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6444 [1/1] (0.12ns)   --->   "%or_ln82_210 = or i1 %icmp_ln82_179, i1 %icmp_ln82_178" [firmware/model_test.cpp:82]   --->   Operation 6444 'or' 'or_ln82_210' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6445 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_395)   --->   "%select_ln82_394 = select i1 %icmp_ln82_179, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 6445 'select' 'select_ln82_394' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6446 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_395 = select i1 %or_ln82_210, i4 %select_ln82_394, i4 %select_ln82_391" [firmware/model_test.cpp:82]   --->   Operation 6446 'select' 'select_ln82_395' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6447 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_179)   --->   "%xor_ln82_179 = xor i1 %icmp_ln82_179, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6447 'xor' 'xor_ln82_179' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6448 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_179 = and i1 %and_ln82_81, i1 %xor_ln82_179" [firmware/model_test.cpp:82]   --->   Operation 6448 'and' 'and_ln82_179' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6449 [1/1] (0.27ns)   --->   "%check_bit_180 = select i1 %icmp_ln82_179, i2 2, i2 %check_bit_179" [firmware/model_test.cpp:82]   --->   Operation 6449 'select' 'check_bit_180' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6450 [1/1] (0.00ns)   --->   "%zext_ln82_180 = zext i1 %and_ln82_82" [firmware/model_test.cpp:82]   --->   Operation 6450 'zext' 'zext_ln82_180' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6451 [1/1] (0.43ns)   --->   "%icmp_ln82_180 = icmp_eq  i2 %zext_ln82_180, i2 %check_bit_180" [firmware/model_test.cpp:82]   --->   Operation 6451 'icmp' 'icmp_ln82_180' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6452 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_180)   --->   "%xor_ln82_180 = xor i1 %icmp_ln82_180, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6452 'xor' 'xor_ln82_180' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6453 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_180 = and i1 %and_ln82_82, i1 %xor_ln82_180" [firmware/model_test.cpp:82]   --->   Operation 6453 'and' 'and_ln82_180' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6454 [1/1] (0.27ns)   --->   "%check_bit_181 = select i1 %icmp_ln82_180, i2 2, i2 %check_bit_180" [firmware/model_test.cpp:82]   --->   Operation 6454 'select' 'check_bit_181' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6455 [1/1] (0.00ns)   --->   "%zext_ln82_181 = zext i1 %and_ln82_83" [firmware/model_test.cpp:82]   --->   Operation 6455 'zext' 'zext_ln82_181' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6456 [1/1] (0.43ns)   --->   "%icmp_ln82_181 = icmp_eq  i2 %zext_ln82_181, i2 %check_bit_181" [firmware/model_test.cpp:82]   --->   Operation 6456 'icmp' 'icmp_ln82_181' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6457 [1/1] (0.12ns)   --->   "%or_ln82_211 = or i1 %icmp_ln82_181, i1 %icmp_ln82_180" [firmware/model_test.cpp:82]   --->   Operation 6457 'or' 'or_ln82_211' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6458 [1/1] (0.12ns)   --->   "%or_ln82_212 = or i1 %or_ln82_211, i1 %or_ln82_210" [firmware/model_test.cpp:82]   --->   Operation 6458 'or' 'or_ln82_212' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6459 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_403)   --->   "%select_ln82_398 = select i1 %icmp_ln82_181, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 6459 'select' 'select_ln82_398' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6460 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_403)   --->   "%select_ln82_399 = select i1 %or_ln82_211, i4 %select_ln82_398, i4 %select_ln82_395" [firmware/model_test.cpp:82]   --->   Operation 6460 'select' 'select_ln82_399' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6461 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_181)   --->   "%xor_ln82_181 = xor i1 %icmp_ln82_181, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6461 'xor' 'xor_ln82_181' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6462 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_181 = and i1 %and_ln82_83, i1 %xor_ln82_181" [firmware/model_test.cpp:82]   --->   Operation 6462 'and' 'and_ln82_181' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6463 [1/1] (0.27ns)   --->   "%check_bit_182 = select i1 %icmp_ln82_181, i2 2, i2 %check_bit_181" [firmware/model_test.cpp:82]   --->   Operation 6463 'select' 'check_bit_182' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6464 [1/1] (0.00ns)   --->   "%zext_ln82_182 = zext i1 %and_ln82_84" [firmware/model_test.cpp:82]   --->   Operation 6464 'zext' 'zext_ln82_182' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6465 [1/1] (0.43ns)   --->   "%icmp_ln82_182 = icmp_eq  i2 %zext_ln82_182, i2 %check_bit_182" [firmware/model_test.cpp:82]   --->   Operation 6465 'icmp' 'icmp_ln82_182' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6466 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_182)   --->   "%xor_ln82_182 = xor i1 %icmp_ln82_182, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6466 'xor' 'xor_ln82_182' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6467 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_182 = and i1 %and_ln82_84, i1 %xor_ln82_182" [firmware/model_test.cpp:82]   --->   Operation 6467 'and' 'and_ln82_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6468 [1/1] (0.27ns)   --->   "%check_bit_183 = select i1 %icmp_ln82_182, i2 2, i2 %check_bit_182" [firmware/model_test.cpp:82]   --->   Operation 6468 'select' 'check_bit_183' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6469 [1/1] (0.00ns)   --->   "%zext_ln82_183 = zext i1 %and_ln82_85" [firmware/model_test.cpp:82]   --->   Operation 6469 'zext' 'zext_ln82_183' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6470 [1/1] (0.43ns)   --->   "%icmp_ln82_183 = icmp_eq  i2 %zext_ln82_183, i2 %check_bit_183" [firmware/model_test.cpp:82]   --->   Operation 6470 'icmp' 'icmp_ln82_183' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6471 [1/1] (0.12ns)   --->   "%or_ln82_213 = or i1 %icmp_ln82_183, i1 %icmp_ln82_182" [firmware/model_test.cpp:82]   --->   Operation 6471 'or' 'or_ln82_213' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6472 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_403)   --->   "%select_ln82_402 = select i1 %icmp_ln82_183, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 6472 'select' 'select_ln82_402' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6473 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_403 = select i1 %or_ln82_213, i4 %select_ln82_402, i4 %select_ln82_399" [firmware/model_test.cpp:82]   --->   Operation 6473 'select' 'select_ln82_403' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6474 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_183)   --->   "%xor_ln82_183 = xor i1 %icmp_ln82_183, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6474 'xor' 'xor_ln82_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6475 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_183 = and i1 %and_ln82_85, i1 %xor_ln82_183" [firmware/model_test.cpp:82]   --->   Operation 6475 'and' 'and_ln82_183' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6476 [1/1] (0.27ns)   --->   "%check_bit_184 = select i1 %icmp_ln82_183, i2 2, i2 %check_bit_183" [firmware/model_test.cpp:82]   --->   Operation 6476 'select' 'check_bit_184' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6477 [1/1] (0.00ns)   --->   "%zext_ln82_184 = zext i1 %and_ln82_86" [firmware/model_test.cpp:82]   --->   Operation 6477 'zext' 'zext_ln82_184' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6478 [1/1] (0.43ns)   --->   "%icmp_ln82_184 = icmp_eq  i2 %zext_ln82_184, i2 %check_bit_184" [firmware/model_test.cpp:82]   --->   Operation 6478 'icmp' 'icmp_ln82_184' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6479 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_184)   --->   "%xor_ln82_184 = xor i1 %icmp_ln82_184, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6479 'xor' 'xor_ln82_184' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6480 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_184 = and i1 %and_ln82_86, i1 %xor_ln82_184" [firmware/model_test.cpp:82]   --->   Operation 6480 'and' 'and_ln82_184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6481 [1/1] (0.27ns)   --->   "%check_bit_185 = select i1 %icmp_ln82_184, i2 2, i2 %check_bit_184" [firmware/model_test.cpp:82]   --->   Operation 6481 'select' 'check_bit_185' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6482 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_160)   --->   "%select_ln91_114 = select i1 %icmp_ln82_181, i12 %tmp_83, i12 %tmp_82" [firmware/model_test.cpp:91]   --->   Operation 6482 'select' 'select_ln91_114' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6483 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_115 = select i1 %icmp_ln82_179, i12 %tmp_81, i12 %tmp_80" [firmware/model_test.cpp:91]   --->   Operation 6483 'select' 'select_ln91_115' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6484 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_161)   --->   "%select_ln91_116 = select i1 %icmp_ln82_177, i12 %tmp_79, i12 %tmp_78" [firmware/model_test.cpp:91]   --->   Operation 6484 'select' 'select_ln91_116' <Predicate = (or_ln82_209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6485 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_117 = select i1 %icmp_ln82_175, i12 %tmp_77, i12 %tmp_76" [firmware/model_test.cpp:91]   --->   Operation 6485 'select' 'select_ln91_117' <Predicate = (!or_ln82_209)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6486 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_162)   --->   "%select_ln91_118 = select i1 %icmp_ln82_173, i12 %tmp_75, i12 %tmp_74" [firmware/model_test.cpp:91]   --->   Operation 6486 'select' 'select_ln91_118' <Predicate = (or_ln82_206)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6487 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_119 = select i1 %icmp_ln82_171, i12 %tmp_73, i12 %tmp_72" [firmware/model_test.cpp:91]   --->   Operation 6487 'select' 'select_ln91_119' <Predicate = (!or_ln82_206)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6488 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_163)   --->   "%select_ln91_120 = select i1 %icmp_ln82_169, i12 %tmp_71, i12 %tmp_70" [firmware/model_test.cpp:91]   --->   Operation 6488 'select' 'select_ln91_120' <Predicate = (or_ln82_203)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6489 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_121 = select i1 %icmp_ln82_167, i12 %tmp_69, i12 %tmp_68" [firmware/model_test.cpp:91]   --->   Operation 6489 'select' 'select_ln91_121' <Predicate = (!or_ln82_203)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6490 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_160 = select i1 %or_ln82_211, i12 %select_ln91_114, i12 %select_ln91_115" [firmware/model_test.cpp:91]   --->   Operation 6490 'select' 'select_ln91_160' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6491 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_161 = select i1 %or_ln82_209, i12 %select_ln91_116, i12 %select_ln91_117" [firmware/model_test.cpp:91]   --->   Operation 6491 'select' 'select_ln91_161' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6492 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_71)   --->   "%or_ln91_50 = or i1 %or_ln82_209, i1 %or_ln82_207" [firmware/model_test.cpp:91]   --->   Operation 6492 'or' 'or_ln91_50' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6493 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_162 = select i1 %or_ln82_206, i12 %select_ln91_118, i12 %select_ln91_119" [firmware/model_test.cpp:91]   --->   Operation 6493 'select' 'select_ln91_162' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6494 [1/1] (0.12ns)   --->   "%or_ln91_51 = or i1 %or_ln82_206, i1 %or_ln82_204" [firmware/model_test.cpp:91]   --->   Operation 6494 'or' 'or_ln91_51' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6495 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_163 = select i1 %or_ln82_203, i12 %select_ln91_120, i12 %select_ln91_121" [firmware/model_test.cpp:91]   --->   Operation 6495 'select' 'select_ln91_163' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6496 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_194)   --->   "%select_ln91_183 = select i1 %or_ln82_212, i12 %select_ln91_160, i12 %select_ln91_161" [firmware/model_test.cpp:91]   --->   Operation 6496 'select' 'select_ln91_183' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6497 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_71 = or i1 %or_ln82_212, i1 %or_ln91_50" [firmware/model_test.cpp:91]   --->   Operation 6497 'or' 'or_ln91_71' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6498 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_184 = select i1 %or_ln91_51, i12 %select_ln91_162, i12 %select_ln91_163" [firmware/model_test.cpp:91]   --->   Operation 6498 'select' 'select_ln91_184' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6499 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_194 = select i1 %or_ln91_71, i12 %select_ln91_183, i12 %select_ln91_184" [firmware/model_test.cpp:91]   --->   Operation 6499 'select' 'select_ln91_194' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6500 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_597)   --->   "%zext_ln70_9 = zext i3 %select_ln82_579" [firmware/model_test.cpp:70]   --->   Operation 6500 'zext' 'zext_ln70_9' <Predicate = (!or_ln82_320)> <Delay = 0.00>
ST_15 : Operation 6501 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_586)   --->   "%select_ln82_581 = select i1 %icmp_ln82_264, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 6501 'select' 'select_ln82_581' <Predicate = (!or_ln82_318 & !or_ln82_320)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6502 [1/1] (0.12ns)   --->   "%or_ln82_313 = or i1 %icmp_ln82_264, i1 %icmp_ln82_263" [firmware/model_test.cpp:82]   --->   Operation 6502 'or' 'or_ln82_313' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6503 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_586)   --->   "%select_ln82_582 = select i1 %or_ln82_313, i4 %select_ln82_581, i4 %select_ln82_569" [firmware/model_test.cpp:82]   --->   Operation 6503 'select' 'select_ln82_582' <Predicate = (!or_ln82_318 & !or_ln82_320)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6504 [1/1] (0.12ns)   --->   "%or_ln82_314 = or i1 %icmp_ln82_266, i1 %icmp_ln82_265" [firmware/model_test.cpp:82]   --->   Operation 6504 'or' 'or_ln82_314' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6505 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_586)   --->   "%select_ln82_585 = select i1 %icmp_ln82_266, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 6505 'select' 'select_ln82_585' <Predicate = (!or_ln82_318 & !or_ln82_320)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6506 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_586 = select i1 %or_ln82_314, i4 %select_ln82_585, i4 %select_ln82_582" [firmware/model_test.cpp:82]   --->   Operation 6506 'select' 'select_ln82_586' <Predicate = (!or_ln82_318 & !or_ln82_320)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6507 [1/1] (0.12ns)   --->   "%or_ln82_315 = or i1 %icmp_ln82_268, i1 %icmp_ln82_267" [firmware/model_test.cpp:82]   --->   Operation 6507 'or' 'or_ln82_315' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6508 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_597)   --->   "%or_ln82_316 = or i1 %or_ln82_315, i1 %or_ln82_314" [firmware/model_test.cpp:82]   --->   Operation 6508 'or' 'or_ln82_316' <Predicate = (!or_ln82_320)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6509 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_594)   --->   "%select_ln82_589 = select i1 %icmp_ln82_268, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 6509 'select' 'select_ln82_589' <Predicate = (!or_ln82_318 & !or_ln82_320)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6510 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_594)   --->   "%select_ln82_590 = select i1 %or_ln82_315, i4 %select_ln82_589, i4 %select_ln82_586" [firmware/model_test.cpp:82]   --->   Operation 6510 'select' 'select_ln82_590' <Predicate = (!or_ln82_318 & !or_ln82_320)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6511 [1/1] (0.12ns)   --->   "%or_ln82_317 = or i1 %icmp_ln82_270, i1 %icmp_ln82_269" [firmware/model_test.cpp:82]   --->   Operation 6511 'or' 'or_ln82_317' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6512 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_594)   --->   "%select_ln82_593 = select i1 %icmp_ln82_270, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 6512 'select' 'select_ln82_593' <Predicate = (!or_ln82_318 & !or_ln82_320)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6513 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_594 = select i1 %or_ln82_317, i4 %select_ln82_593, i4 %select_ln82_590" [firmware/model_test.cpp:82]   --->   Operation 6513 'select' 'select_ln82_594' <Predicate = (!or_ln82_318 & !or_ln82_320)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6514 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_597)   --->   "%or_ln82_319 = or i1 %or_ln82_318, i1 %or_ln82_317" [firmware/model_test.cpp:82]   --->   Operation 6514 'or' 'or_ln82_319' <Predicate = (!or_ln82_320)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6515 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_597)   --->   "%or_ln82_1101 = or i1 %or_ln82_319, i1 %or_ln82_316" [firmware/model_test.cpp:82]   --->   Operation 6515 'or' 'or_ln82_1101' <Predicate = (!or_ln82_320)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6516 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_597)   --->   "%or_ln82_1127 = or i1 %or_ln82_1101, i1 %icmp_ln82_264" [firmware/model_test.cpp:82]   --->   Operation 6516 'or' 'or_ln82_1127' <Predicate = (!or_ln82_320)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6517 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_597 = select i1 %or_ln82_1127, i4 8, i4 %zext_ln70_9" [firmware/model_test.cpp:82]   --->   Operation 6517 'select' 'select_ln82_597' <Predicate = (!or_ln82_320)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6518 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_605)   --->   "%select_ln82_598 = select i1 %icmp_ln82_272, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 6518 'select' 'select_ln82_598' <Predicate = (or_ln82_318 & !or_ln82_320)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6519 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_605)   --->   "%select_ln82_599 = select i1 %or_ln82_318, i4 %select_ln82_598, i4 %select_ln82_594" [firmware/model_test.cpp:82]   --->   Operation 6519 'select' 'select_ln82_599' <Predicate = (!or_ln82_320)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6520 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_605)   --->   "%select_ln82_604 = select i1 %icmp_ln82_274, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 6520 'select' 'select_ln82_604' <Predicate = (or_ln82_320)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6521 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_605 = select i1 %or_ln82_320, i4 %select_ln82_604, i4 %select_ln82_599" [firmware/model_test.cpp:82]   --->   Operation 6521 'select' 'select_ln82_605' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6522 [1/1] (0.00ns)   --->   "%zext_ln82_275 = zext i1 %and_ln82_178" [firmware/model_test.cpp:82]   --->   Operation 6522 'zext' 'zext_ln82_275' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6523 [1/1] (0.43ns)   --->   "%icmp_ln82_275 = icmp_eq  i2 %zext_ln82_275, i2 %check_bit_275" [firmware/model_test.cpp:82]   --->   Operation 6523 'icmp' 'icmp_ln82_275' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6524 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_275)   --->   "%xor_ln82_275 = xor i1 %icmp_ln82_275, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6524 'xor' 'xor_ln82_275' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6525 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_275 = and i1 %and_ln82_178, i1 %xor_ln82_275" [firmware/model_test.cpp:82]   --->   Operation 6525 'and' 'and_ln82_275' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6526 [1/1] (0.27ns)   --->   "%check_bit_276 = select i1 %icmp_ln82_275, i2 2, i2 %check_bit_275" [firmware/model_test.cpp:82]   --->   Operation 6526 'select' 'check_bit_276' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6527 [1/1] (0.00ns)   --->   "%zext_ln82_276 = zext i1 %and_ln82_179" [firmware/model_test.cpp:82]   --->   Operation 6527 'zext' 'zext_ln82_276' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6528 [1/1] (0.43ns)   --->   "%icmp_ln82_276 = icmp_eq  i2 %zext_ln82_276, i2 %check_bit_276" [firmware/model_test.cpp:82]   --->   Operation 6528 'icmp' 'icmp_ln82_276' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6529 [1/1] (0.12ns)   --->   "%or_ln82_321 = or i1 %icmp_ln82_276, i1 %icmp_ln82_275" [firmware/model_test.cpp:82]   --->   Operation 6529 'or' 'or_ln82_321' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6530 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_613)   --->   "%select_ln82_608 = select i1 %icmp_ln82_276, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 6530 'select' 'select_ln82_608' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6531 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_613)   --->   "%select_ln82_609 = select i1 %or_ln82_321, i4 %select_ln82_608, i4 %select_ln82_605" [firmware/model_test.cpp:82]   --->   Operation 6531 'select' 'select_ln82_609' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6532 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_276)   --->   "%xor_ln82_276 = xor i1 %icmp_ln82_276, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6532 'xor' 'xor_ln82_276' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6533 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_276 = and i1 %and_ln82_179, i1 %xor_ln82_276" [firmware/model_test.cpp:82]   --->   Operation 6533 'and' 'and_ln82_276' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6534 [1/1] (0.27ns)   --->   "%check_bit_277 = select i1 %icmp_ln82_276, i2 2, i2 %check_bit_276" [firmware/model_test.cpp:82]   --->   Operation 6534 'select' 'check_bit_277' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6535 [1/1] (0.00ns)   --->   "%zext_ln82_277 = zext i1 %and_ln82_180" [firmware/model_test.cpp:82]   --->   Operation 6535 'zext' 'zext_ln82_277' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6536 [1/1] (0.43ns)   --->   "%icmp_ln82_277 = icmp_eq  i2 %zext_ln82_277, i2 %check_bit_277" [firmware/model_test.cpp:82]   --->   Operation 6536 'icmp' 'icmp_ln82_277' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6537 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_277)   --->   "%xor_ln82_277 = xor i1 %icmp_ln82_277, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6537 'xor' 'xor_ln82_277' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6538 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_277 = and i1 %and_ln82_180, i1 %xor_ln82_277" [firmware/model_test.cpp:82]   --->   Operation 6538 'and' 'and_ln82_277' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6539 [1/1] (0.27ns)   --->   "%check_bit_278 = select i1 %icmp_ln82_277, i2 2, i2 %check_bit_277" [firmware/model_test.cpp:82]   --->   Operation 6539 'select' 'check_bit_278' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6540 [1/1] (0.00ns)   --->   "%zext_ln82_278 = zext i1 %and_ln82_181" [firmware/model_test.cpp:82]   --->   Operation 6540 'zext' 'zext_ln82_278' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6541 [1/1] (0.43ns)   --->   "%icmp_ln82_278 = icmp_eq  i2 %zext_ln82_278, i2 %check_bit_278" [firmware/model_test.cpp:82]   --->   Operation 6541 'icmp' 'icmp_ln82_278' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6542 [1/1] (0.12ns)   --->   "%or_ln82_322 = or i1 %icmp_ln82_278, i1 %icmp_ln82_277" [firmware/model_test.cpp:82]   --->   Operation 6542 'or' 'or_ln82_322' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6543 [1/1] (0.12ns)   --->   "%or_ln82_323 = or i1 %or_ln82_322, i1 %or_ln82_321" [firmware/model_test.cpp:82]   --->   Operation 6543 'or' 'or_ln82_323' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6544 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_613)   --->   "%select_ln82_612 = select i1 %icmp_ln82_278, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 6544 'select' 'select_ln82_612' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6545 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_613 = select i1 %or_ln82_322, i4 %select_ln82_612, i4 %select_ln82_609" [firmware/model_test.cpp:82]   --->   Operation 6545 'select' 'select_ln82_613' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6546 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_278)   --->   "%xor_ln82_278 = xor i1 %icmp_ln82_278, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6546 'xor' 'xor_ln82_278' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6547 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_278 = and i1 %and_ln82_181, i1 %xor_ln82_278" [firmware/model_test.cpp:82]   --->   Operation 6547 'and' 'and_ln82_278' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6548 [1/1] (0.27ns)   --->   "%check_bit_279 = select i1 %icmp_ln82_278, i2 2, i2 %check_bit_278" [firmware/model_test.cpp:82]   --->   Operation 6548 'select' 'check_bit_279' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6549 [1/1] (0.00ns)   --->   "%zext_ln82_279 = zext i1 %and_ln82_182" [firmware/model_test.cpp:82]   --->   Operation 6549 'zext' 'zext_ln82_279' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6550 [1/1] (0.43ns)   --->   "%icmp_ln82_279 = icmp_eq  i2 %zext_ln82_279, i2 %check_bit_279" [firmware/model_test.cpp:82]   --->   Operation 6550 'icmp' 'icmp_ln82_279' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6551 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_279)   --->   "%xor_ln82_279 = xor i1 %icmp_ln82_279, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6551 'xor' 'xor_ln82_279' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6552 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_279 = and i1 %and_ln82_182, i1 %xor_ln82_279" [firmware/model_test.cpp:82]   --->   Operation 6552 'and' 'and_ln82_279' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6553 [1/1] (0.27ns)   --->   "%check_bit_280 = select i1 %icmp_ln82_279, i2 2, i2 %check_bit_279" [firmware/model_test.cpp:82]   --->   Operation 6553 'select' 'check_bit_280' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6554 [1/1] (0.00ns)   --->   "%zext_ln82_280 = zext i1 %and_ln82_183" [firmware/model_test.cpp:82]   --->   Operation 6554 'zext' 'zext_ln82_280' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6555 [1/1] (0.43ns)   --->   "%icmp_ln82_280 = icmp_eq  i2 %zext_ln82_280, i2 %check_bit_280" [firmware/model_test.cpp:82]   --->   Operation 6555 'icmp' 'icmp_ln82_280' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6556 [1/1] (0.12ns)   --->   "%or_ln82_324 = or i1 %icmp_ln82_280, i1 %icmp_ln82_279" [firmware/model_test.cpp:82]   --->   Operation 6556 'or' 'or_ln82_324' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6557 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_280)   --->   "%xor_ln82_280 = xor i1 %icmp_ln82_280, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6557 'xor' 'xor_ln82_280' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6558 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_280 = and i1 %and_ln82_183, i1 %xor_ln82_280" [firmware/model_test.cpp:82]   --->   Operation 6558 'and' 'and_ln82_280' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6559 [1/1] (0.27ns)   --->   "%check_bit_281 = select i1 %icmp_ln82_280, i2 2, i2 %check_bit_280" [firmware/model_test.cpp:82]   --->   Operation 6559 'select' 'check_bit_281' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6560 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_261)   --->   "%select_ln91_216 = select i1 %icmp_ln82_278, i12 %tmp_83, i12 %tmp_82" [firmware/model_test.cpp:91]   --->   Operation 6560 'select' 'select_ln91_216' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6561 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_217 = select i1 %icmp_ln82_276, i12 %tmp_81, i12 %tmp_80" [firmware/model_test.cpp:91]   --->   Operation 6561 'select' 'select_ln91_217' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6562 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_262)   --->   "%select_ln91_218 = select i1 %icmp_ln82_274, i12 %tmp_79, i12 %tmp_78" [firmware/model_test.cpp:91]   --->   Operation 6562 'select' 'select_ln91_218' <Predicate = (or_ln82_320)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6563 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_219 = select i1 %icmp_ln82_272, i12 %tmp_77, i12 %tmp_76" [firmware/model_test.cpp:91]   --->   Operation 6563 'select' 'select_ln91_219' <Predicate = (!or_ln82_320)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6564 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_263)   --->   "%select_ln91_220 = select i1 %icmp_ln82_270, i12 %tmp_75, i12 %tmp_74" [firmware/model_test.cpp:91]   --->   Operation 6564 'select' 'select_ln91_220' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6565 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_221 = select i1 %icmp_ln82_268, i12 %tmp_73, i12 %tmp_72" [firmware/model_test.cpp:91]   --->   Operation 6565 'select' 'select_ln91_221' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6566 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_264)   --->   "%select_ln91_222 = select i1 %icmp_ln82_266, i12 %tmp_71, i12 %tmp_70" [firmware/model_test.cpp:91]   --->   Operation 6566 'select' 'select_ln91_222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6567 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_223 = select i1 %icmp_ln82_264, i12 %tmp_69, i12 %tmp_68" [firmware/model_test.cpp:91]   --->   Operation 6567 'select' 'select_ln91_223' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6568 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_261 = select i1 %or_ln82_322, i12 %select_ln91_216, i12 %select_ln91_217" [firmware/model_test.cpp:91]   --->   Operation 6568 'select' 'select_ln91_261' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6569 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_262 = select i1 %or_ln82_320, i12 %select_ln91_218, i12 %select_ln91_219" [firmware/model_test.cpp:91]   --->   Operation 6569 'select' 'select_ln91_262' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6570 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_116)   --->   "%or_ln91_95 = or i1 %or_ln82_320, i1 %or_ln82_318" [firmware/model_test.cpp:91]   --->   Operation 6570 'or' 'or_ln91_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6571 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_263 = select i1 %or_ln82_317, i12 %select_ln91_220, i12 %select_ln91_221" [firmware/model_test.cpp:91]   --->   Operation 6571 'select' 'select_ln91_263' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6572 [1/1] (0.12ns)   --->   "%or_ln91_96 = or i1 %or_ln82_317, i1 %or_ln82_315" [firmware/model_test.cpp:91]   --->   Operation 6572 'or' 'or_ln91_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6573 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_264 = select i1 %or_ln82_314, i12 %select_ln91_222, i12 %select_ln91_223" [firmware/model_test.cpp:91]   --->   Operation 6573 'select' 'select_ln91_264' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6574 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_295)   --->   "%select_ln91_284 = select i1 %or_ln82_323, i12 %select_ln91_261, i12 %select_ln91_262" [firmware/model_test.cpp:91]   --->   Operation 6574 'select' 'select_ln91_284' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6575 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_116 = or i1 %or_ln82_323, i1 %or_ln91_95" [firmware/model_test.cpp:91]   --->   Operation 6575 'or' 'or_ln91_116' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6576 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_285 = select i1 %or_ln91_96, i12 %select_ln91_263, i12 %select_ln91_264" [firmware/model_test.cpp:91]   --->   Operation 6576 'select' 'select_ln91_285' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6577 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_295 = select i1 %or_ln91_116, i12 %select_ln91_284, i12 %select_ln91_285" [firmware/model_test.cpp:91]   --->   Operation 6577 'select' 'select_ln91_295' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6578 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_809)   --->   "%zext_ln70_12 = zext i3 %select_ln82_791" [firmware/model_test.cpp:70]   --->   Operation 6578 'zext' 'zext_ln70_12' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6579 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_798)   --->   "%select_ln82_793 = select i1 %icmp_ln82_360, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 6579 'select' 'select_ln82_793' <Predicate = (!or_ln82_428)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6580 [1/1] (0.12ns)   --->   "%or_ln82_423 = or i1 %icmp_ln82_360, i1 %icmp_ln82_359" [firmware/model_test.cpp:82]   --->   Operation 6580 'or' 'or_ln82_423' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6581 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_798)   --->   "%select_ln82_794 = select i1 %or_ln82_423, i4 %select_ln82_793, i4 %select_ln82_781" [firmware/model_test.cpp:82]   --->   Operation 6581 'select' 'select_ln82_794' <Predicate = (!or_ln82_428)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6582 [1/1] (0.12ns)   --->   "%or_ln82_424 = or i1 %icmp_ln82_362, i1 %icmp_ln82_361" [firmware/model_test.cpp:82]   --->   Operation 6582 'or' 'or_ln82_424' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6583 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_798)   --->   "%select_ln82_797 = select i1 %icmp_ln82_362, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 6583 'select' 'select_ln82_797' <Predicate = (!or_ln82_428)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6584 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_798 = select i1 %or_ln82_424, i4 %select_ln82_797, i4 %select_ln82_794" [firmware/model_test.cpp:82]   --->   Operation 6584 'select' 'select_ln82_798' <Predicate = (!or_ln82_428)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6585 [1/1] (0.12ns)   --->   "%or_ln82_425 = or i1 %icmp_ln82_364, i1 %icmp_ln82_363" [firmware/model_test.cpp:82]   --->   Operation 6585 'or' 'or_ln82_425' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6586 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_809)   --->   "%or_ln82_426 = or i1 %or_ln82_425, i1 %or_ln82_424" [firmware/model_test.cpp:82]   --->   Operation 6586 'or' 'or_ln82_426' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6587 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_806)   --->   "%select_ln82_801 = select i1 %icmp_ln82_364, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 6587 'select' 'select_ln82_801' <Predicate = (!or_ln82_428)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6588 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_806)   --->   "%select_ln82_802 = select i1 %or_ln82_425, i4 %select_ln82_801, i4 %select_ln82_798" [firmware/model_test.cpp:82]   --->   Operation 6588 'select' 'select_ln82_802' <Predicate = (!or_ln82_428)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6589 [1/1] (0.12ns)   --->   "%or_ln82_427 = or i1 %icmp_ln82_366, i1 %icmp_ln82_365" [firmware/model_test.cpp:82]   --->   Operation 6589 'or' 'or_ln82_427' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6590 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_806)   --->   "%select_ln82_805 = select i1 %icmp_ln82_366, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 6590 'select' 'select_ln82_805' <Predicate = (!or_ln82_428)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6591 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_806 = select i1 %or_ln82_427, i4 %select_ln82_805, i4 %select_ln82_802" [firmware/model_test.cpp:82]   --->   Operation 6591 'select' 'select_ln82_806' <Predicate = (!or_ln82_428)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6592 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_809)   --->   "%or_ln82_429 = or i1 %or_ln82_428, i1 %or_ln82_427" [firmware/model_test.cpp:82]   --->   Operation 6592 'or' 'or_ln82_429' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6593 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_809)   --->   "%or_ln82_1104 = or i1 %or_ln82_429, i1 %or_ln82_426" [firmware/model_test.cpp:82]   --->   Operation 6593 'or' 'or_ln82_1104' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6594 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_809)   --->   "%or_ln82_1128 = or i1 %or_ln82_1104, i1 %icmp_ln82_360" [firmware/model_test.cpp:82]   --->   Operation 6594 'or' 'or_ln82_1128' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6595 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_809 = select i1 %or_ln82_1128, i4 8, i4 %zext_ln70_12" [firmware/model_test.cpp:82]   --->   Operation 6595 'select' 'select_ln82_809' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6596 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_817)   --->   "%select_ln82_810 = select i1 %icmp_ln82_368, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 6596 'select' 'select_ln82_810' <Predicate = (or_ln82_428)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6597 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_817)   --->   "%select_ln82_811 = select i1 %or_ln82_428, i4 %select_ln82_810, i4 %select_ln82_806" [firmware/model_test.cpp:82]   --->   Operation 6597 'select' 'select_ln82_811' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6598 [1/1] (0.00ns)   --->   "%zext_ln82_370 = zext i1 %and_ln82_274" [firmware/model_test.cpp:82]   --->   Operation 6598 'zext' 'zext_ln82_370' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6599 [1/1] (0.43ns)   --->   "%icmp_ln82_370 = icmp_eq  i2 %zext_ln82_370, i2 %check_bit_370" [firmware/model_test.cpp:82]   --->   Operation 6599 'icmp' 'icmp_ln82_370' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6600 [1/1] (0.12ns)   --->   "%or_ln82_430 = or i1 %icmp_ln82_370, i1 %icmp_ln82_369" [firmware/model_test.cpp:82]   --->   Operation 6600 'or' 'or_ln82_430' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6601 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_817)   --->   "%select_ln82_816 = select i1 %icmp_ln82_370, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 6601 'select' 'select_ln82_816' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6602 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_817 = select i1 %or_ln82_430, i4 %select_ln82_816, i4 %select_ln82_811" [firmware/model_test.cpp:82]   --->   Operation 6602 'select' 'select_ln82_817' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6603 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_370)   --->   "%xor_ln82_370 = xor i1 %icmp_ln82_370, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6603 'xor' 'xor_ln82_370' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6604 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_370 = and i1 %and_ln82_274, i1 %xor_ln82_370" [firmware/model_test.cpp:82]   --->   Operation 6604 'and' 'and_ln82_370' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6605 [1/1] (0.27ns)   --->   "%check_bit_371 = select i1 %icmp_ln82_370, i2 2, i2 %check_bit_370" [firmware/model_test.cpp:82]   --->   Operation 6605 'select' 'check_bit_371' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6606 [1/1] (0.00ns)   --->   "%zext_ln82_371 = zext i1 %and_ln82_275" [firmware/model_test.cpp:82]   --->   Operation 6606 'zext' 'zext_ln82_371' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6607 [1/1] (0.43ns)   --->   "%icmp_ln82_371 = icmp_eq  i2 %zext_ln82_371, i2 %check_bit_371" [firmware/model_test.cpp:82]   --->   Operation 6607 'icmp' 'icmp_ln82_371' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6608 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_371)   --->   "%xor_ln82_371 = xor i1 %icmp_ln82_371, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6608 'xor' 'xor_ln82_371' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6609 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_371 = and i1 %and_ln82_275, i1 %xor_ln82_371" [firmware/model_test.cpp:82]   --->   Operation 6609 'and' 'and_ln82_371' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6610 [1/1] (0.27ns)   --->   "%check_bit_372 = select i1 %icmp_ln82_371, i2 2, i2 %check_bit_371" [firmware/model_test.cpp:82]   --->   Operation 6610 'select' 'check_bit_372' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6611 [1/1] (0.00ns)   --->   "%zext_ln82_372 = zext i1 %and_ln82_276" [firmware/model_test.cpp:82]   --->   Operation 6611 'zext' 'zext_ln82_372' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6612 [1/1] (0.43ns)   --->   "%icmp_ln82_372 = icmp_eq  i2 %zext_ln82_372, i2 %check_bit_372" [firmware/model_test.cpp:82]   --->   Operation 6612 'icmp' 'icmp_ln82_372' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6613 [1/1] (0.12ns)   --->   "%or_ln82_431 = or i1 %icmp_ln82_372, i1 %icmp_ln82_371" [firmware/model_test.cpp:82]   --->   Operation 6613 'or' 'or_ln82_431' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6614 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_825)   --->   "%select_ln82_820 = select i1 %icmp_ln82_372, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 6614 'select' 'select_ln82_820' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6615 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_825)   --->   "%select_ln82_821 = select i1 %or_ln82_431, i4 %select_ln82_820, i4 %select_ln82_817" [firmware/model_test.cpp:82]   --->   Operation 6615 'select' 'select_ln82_821' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6616 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_372)   --->   "%xor_ln82_372 = xor i1 %icmp_ln82_372, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6616 'xor' 'xor_ln82_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6617 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_372 = and i1 %and_ln82_276, i1 %xor_ln82_372" [firmware/model_test.cpp:82]   --->   Operation 6617 'and' 'and_ln82_372' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6618 [1/1] (0.27ns)   --->   "%check_bit_373 = select i1 %icmp_ln82_372, i2 2, i2 %check_bit_372" [firmware/model_test.cpp:82]   --->   Operation 6618 'select' 'check_bit_373' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6619 [1/1] (0.00ns)   --->   "%zext_ln82_373 = zext i1 %and_ln82_277" [firmware/model_test.cpp:82]   --->   Operation 6619 'zext' 'zext_ln82_373' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6620 [1/1] (0.43ns)   --->   "%icmp_ln82_373 = icmp_eq  i2 %zext_ln82_373, i2 %check_bit_373" [firmware/model_test.cpp:82]   --->   Operation 6620 'icmp' 'icmp_ln82_373' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6621 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_373)   --->   "%xor_ln82_373 = xor i1 %icmp_ln82_373, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6621 'xor' 'xor_ln82_373' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6622 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_373 = and i1 %and_ln82_277, i1 %xor_ln82_373" [firmware/model_test.cpp:82]   --->   Operation 6622 'and' 'and_ln82_373' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6623 [1/1] (0.27ns)   --->   "%check_bit_374 = select i1 %icmp_ln82_373, i2 2, i2 %check_bit_373" [firmware/model_test.cpp:82]   --->   Operation 6623 'select' 'check_bit_374' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6624 [1/1] (0.00ns)   --->   "%zext_ln82_374 = zext i1 %and_ln82_278" [firmware/model_test.cpp:82]   --->   Operation 6624 'zext' 'zext_ln82_374' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6625 [1/1] (0.43ns)   --->   "%icmp_ln82_374 = icmp_eq  i2 %zext_ln82_374, i2 %check_bit_374" [firmware/model_test.cpp:82]   --->   Operation 6625 'icmp' 'icmp_ln82_374' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6626 [1/1] (0.12ns)   --->   "%or_ln82_432 = or i1 %icmp_ln82_374, i1 %icmp_ln82_373" [firmware/model_test.cpp:82]   --->   Operation 6626 'or' 'or_ln82_432' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6627 [1/1] (0.12ns)   --->   "%or_ln82_433 = or i1 %or_ln82_432, i1 %or_ln82_431" [firmware/model_test.cpp:82]   --->   Operation 6627 'or' 'or_ln82_433' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6628 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_825)   --->   "%select_ln82_824 = select i1 %icmp_ln82_374, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 6628 'select' 'select_ln82_824' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6629 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_825 = select i1 %or_ln82_432, i4 %select_ln82_824, i4 %select_ln82_821" [firmware/model_test.cpp:82]   --->   Operation 6629 'select' 'select_ln82_825' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6630 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_374)   --->   "%xor_ln82_374 = xor i1 %icmp_ln82_374, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6630 'xor' 'xor_ln82_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6631 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_374 = and i1 %and_ln82_278, i1 %xor_ln82_374" [firmware/model_test.cpp:82]   --->   Operation 6631 'and' 'and_ln82_374' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6632 [1/1] (0.27ns)   --->   "%check_bit_375 = select i1 %icmp_ln82_374, i2 2, i2 %check_bit_374" [firmware/model_test.cpp:82]   --->   Operation 6632 'select' 'check_bit_375' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6633 [1/1] (0.00ns)   --->   "%zext_ln82_375 = zext i1 %and_ln82_279" [firmware/model_test.cpp:82]   --->   Operation 6633 'zext' 'zext_ln82_375' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6634 [1/1] (0.43ns)   --->   "%icmp_ln82_375 = icmp_eq  i2 %zext_ln82_375, i2 %check_bit_375" [firmware/model_test.cpp:82]   --->   Operation 6634 'icmp' 'icmp_ln82_375' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6635 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_375)   --->   "%xor_ln82_375 = xor i1 %icmp_ln82_375, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6635 'xor' 'xor_ln82_375' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6636 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_375 = and i1 %and_ln82_279, i1 %xor_ln82_375" [firmware/model_test.cpp:82]   --->   Operation 6636 'and' 'and_ln82_375' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6637 [1/1] (0.27ns)   --->   "%check_bit_376 = select i1 %icmp_ln82_375, i2 2, i2 %check_bit_375" [firmware/model_test.cpp:82]   --->   Operation 6637 'select' 'check_bit_376' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6638 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_362)   --->   "%select_ln91_317 = select i1 %icmp_ln82_374, i12 %tmp_83, i12 %tmp_82" [firmware/model_test.cpp:91]   --->   Operation 6638 'select' 'select_ln91_317' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6639 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_318 = select i1 %icmp_ln82_372, i12 %tmp_81, i12 %tmp_80" [firmware/model_test.cpp:91]   --->   Operation 6639 'select' 'select_ln91_318' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6640 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_363)   --->   "%select_ln91_319 = select i1 %icmp_ln82_370, i12 %tmp_79, i12 %tmp_78" [firmware/model_test.cpp:91]   --->   Operation 6640 'select' 'select_ln91_319' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6641 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_320 = select i1 %icmp_ln82_368, i12 %tmp_77, i12 %tmp_76" [firmware/model_test.cpp:91]   --->   Operation 6641 'select' 'select_ln91_320' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6642 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_364)   --->   "%select_ln91_321 = select i1 %icmp_ln82_366, i12 %tmp_75, i12 %tmp_74" [firmware/model_test.cpp:91]   --->   Operation 6642 'select' 'select_ln91_321' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6643 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_322 = select i1 %icmp_ln82_364, i12 %tmp_73, i12 %tmp_72" [firmware/model_test.cpp:91]   --->   Operation 6643 'select' 'select_ln91_322' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6644 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_365)   --->   "%select_ln91_323 = select i1 %icmp_ln82_362, i12 %tmp_71, i12 %tmp_70" [firmware/model_test.cpp:91]   --->   Operation 6644 'select' 'select_ln91_323' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6645 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_324 = select i1 %icmp_ln82_360, i12 %tmp_69, i12 %tmp_68" [firmware/model_test.cpp:91]   --->   Operation 6645 'select' 'select_ln91_324' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6646 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_362 = select i1 %or_ln82_432, i12 %select_ln91_317, i12 %select_ln91_318" [firmware/model_test.cpp:91]   --->   Operation 6646 'select' 'select_ln91_362' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6647 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_363 = select i1 %or_ln82_430, i12 %select_ln91_319, i12 %select_ln91_320" [firmware/model_test.cpp:91]   --->   Operation 6647 'select' 'select_ln91_363' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6648 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_161)   --->   "%or_ln91_140 = or i1 %or_ln82_430, i1 %or_ln82_428" [firmware/model_test.cpp:91]   --->   Operation 6648 'or' 'or_ln91_140' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6649 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_364 = select i1 %or_ln82_427, i12 %select_ln91_321, i12 %select_ln91_322" [firmware/model_test.cpp:91]   --->   Operation 6649 'select' 'select_ln91_364' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6650 [1/1] (0.12ns)   --->   "%or_ln91_141 = or i1 %or_ln82_427, i1 %or_ln82_425" [firmware/model_test.cpp:91]   --->   Operation 6650 'or' 'or_ln91_141' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6651 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_365 = select i1 %or_ln82_424, i12 %select_ln91_323, i12 %select_ln91_324" [firmware/model_test.cpp:91]   --->   Operation 6651 'select' 'select_ln91_365' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6652 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_395)   --->   "%select_ln91_384 = select i1 %or_ln82_433, i12 %select_ln91_362, i12 %select_ln91_363" [firmware/model_test.cpp:91]   --->   Operation 6652 'select' 'select_ln91_384' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6653 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_161 = or i1 %or_ln82_433, i1 %or_ln91_140" [firmware/model_test.cpp:91]   --->   Operation 6653 'or' 'or_ln91_161' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6654 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_385 = select i1 %or_ln91_141, i12 %select_ln91_364, i12 %select_ln91_365" [firmware/model_test.cpp:91]   --->   Operation 6654 'select' 'select_ln91_385' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6655 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_395 = select i1 %or_ln91_161, i12 %select_ln91_384, i12 %select_ln91_385" [firmware/model_test.cpp:91]   --->   Operation 6655 'select' 'select_ln91_395' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6656 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1019)   --->   "%zext_ln70_15 = zext i3 %select_ln82_1001" [firmware/model_test.cpp:70]   --->   Operation 6656 'zext' 'zext_ln70_15' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6657 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1019)   --->   "%or_ln82_536 = or i1 %or_ln82_535, i1 %or_ln82_534" [firmware/model_test.cpp:82]   --->   Operation 6657 'or' 'or_ln82_536' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6658 [1/1] (0.12ns)   --->   "%or_ln82_537 = or i1 %icmp_ln82_461, i1 %icmp_ln82_460" [firmware/model_test.cpp:82]   --->   Operation 6658 'or' 'or_ln82_537' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6659 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1021)   --->   "%select_ln82_1015 = select i1 %icmp_ln82_461, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 6659 'select' 'select_ln82_1015' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6660 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1021)   --->   "%select_ln82_1016 = select i1 %or_ln82_537, i4 %select_ln82_1015, i4 %select_ln82_1012" [firmware/model_test.cpp:82]   --->   Operation 6660 'select' 'select_ln82_1016' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6661 [1/1] (0.12ns)   --->   "%or_ln82_538 = or i1 %icmp_ln82_463, i1 %icmp_ln82_462" [firmware/model_test.cpp:82]   --->   Operation 6661 'or' 'or_ln82_538' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6662 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1019)   --->   "%or_ln82_539 = or i1 %or_ln82_538, i1 %or_ln82_537" [firmware/model_test.cpp:82]   --->   Operation 6662 'or' 'or_ln82_539' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6663 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1019)   --->   "%or_ln82_1107 = or i1 %or_ln82_539, i1 %or_ln82_536" [firmware/model_test.cpp:82]   --->   Operation 6663 'or' 'or_ln82_1107' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6664 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1019)   --->   "%or_ln82_1129 = or i1 %or_ln82_1107, i1 %icmp_ln82_455" [firmware/model_test.cpp:82]   --->   Operation 6664 'or' 'or_ln82_1129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6665 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1019 = select i1 %or_ln82_1129, i4 8, i4 %zext_ln70_15" [firmware/model_test.cpp:82]   --->   Operation 6665 'select' 'select_ln82_1019' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6666 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1021)   --->   "%select_ln82_1020 = select i1 %icmp_ln82_463, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 6666 'select' 'select_ln82_1020' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6667 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1021 = select i1 %or_ln82_538, i4 %select_ln82_1020, i4 %select_ln82_1016" [firmware/model_test.cpp:82]   --->   Operation 6667 'select' 'select_ln82_1021' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6668 [1/1] (0.00ns)   --->   "%zext_ln82_464 = zext i1 %and_ln82_369" [firmware/model_test.cpp:82]   --->   Operation 6668 'zext' 'zext_ln82_464' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6669 [1/1] (0.43ns)   --->   "%icmp_ln82_464 = icmp_eq  i2 %zext_ln82_464, i2 %check_bit_464" [firmware/model_test.cpp:82]   --->   Operation 6669 'icmp' 'icmp_ln82_464' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6670 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_464)   --->   "%xor_ln82_464 = xor i1 %icmp_ln82_464, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6670 'xor' 'xor_ln82_464' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6671 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_464 = and i1 %and_ln82_369, i1 %xor_ln82_464" [firmware/model_test.cpp:82]   --->   Operation 6671 'and' 'and_ln82_464' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6672 [1/1] (0.27ns)   --->   "%check_bit_465 = select i1 %icmp_ln82_464, i2 2, i2 %check_bit_464" [firmware/model_test.cpp:82]   --->   Operation 6672 'select' 'check_bit_465' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6673 [1/1] (0.00ns)   --->   "%zext_ln82_465 = zext i1 %and_ln82_370" [firmware/model_test.cpp:82]   --->   Operation 6673 'zext' 'zext_ln82_465' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6674 [1/1] (0.43ns)   --->   "%icmp_ln82_465 = icmp_eq  i2 %zext_ln82_465, i2 %check_bit_465" [firmware/model_test.cpp:82]   --->   Operation 6674 'icmp' 'icmp_ln82_465' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6675 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_465)   --->   "%xor_ln82_465 = xor i1 %icmp_ln82_465, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6675 'xor' 'xor_ln82_465' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6676 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_465 = and i1 %and_ln82_370, i1 %xor_ln82_465" [firmware/model_test.cpp:82]   --->   Operation 6676 'and' 'and_ln82_465' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6677 [1/1] (0.27ns)   --->   "%check_bit_466 = select i1 %icmp_ln82_465, i2 2, i2 %check_bit_465" [firmware/model_test.cpp:82]   --->   Operation 6677 'select' 'check_bit_466' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6678 [1/1] (0.00ns)   --->   "%zext_ln82_466 = zext i1 %and_ln82_371" [firmware/model_test.cpp:82]   --->   Operation 6678 'zext' 'zext_ln82_466' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6679 [1/1] (0.43ns)   --->   "%icmp_ln82_466 = icmp_eq  i2 %zext_ln82_466, i2 %check_bit_466" [firmware/model_test.cpp:82]   --->   Operation 6679 'icmp' 'icmp_ln82_466' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6680 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_466)   --->   "%xor_ln82_466 = xor i1 %icmp_ln82_466, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6680 'xor' 'xor_ln82_466' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6681 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_466 = and i1 %and_ln82_371, i1 %xor_ln82_466" [firmware/model_test.cpp:82]   --->   Operation 6681 'and' 'and_ln82_466' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6682 [1/1] (0.27ns)   --->   "%check_bit_467 = select i1 %icmp_ln82_466, i2 2, i2 %check_bit_466" [firmware/model_test.cpp:82]   --->   Operation 6682 'select' 'check_bit_467' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6683 [1/1] (0.00ns)   --->   "%zext_ln82_467 = zext i1 %and_ln82_372" [firmware/model_test.cpp:82]   --->   Operation 6683 'zext' 'zext_ln82_467' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6684 [1/1] (0.43ns)   --->   "%icmp_ln82_467 = icmp_eq  i2 %zext_ln82_467, i2 %check_bit_467" [firmware/model_test.cpp:82]   --->   Operation 6684 'icmp' 'icmp_ln82_467' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6685 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_467)   --->   "%xor_ln82_467 = xor i1 %icmp_ln82_467, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6685 'xor' 'xor_ln82_467' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6686 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_467 = and i1 %and_ln82_372, i1 %xor_ln82_467" [firmware/model_test.cpp:82]   --->   Operation 6686 'and' 'and_ln82_467' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6687 [1/1] (0.27ns)   --->   "%check_bit_468 = select i1 %icmp_ln82_467, i2 2, i2 %check_bit_467" [firmware/model_test.cpp:82]   --->   Operation 6687 'select' 'check_bit_468' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6688 [1/1] (0.00ns)   --->   "%zext_ln82_468 = zext i1 %and_ln82_373" [firmware/model_test.cpp:82]   --->   Operation 6688 'zext' 'zext_ln82_468' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6689 [1/1] (0.43ns)   --->   "%icmp_ln82_468 = icmp_eq  i2 %zext_ln82_468, i2 %check_bit_468" [firmware/model_test.cpp:82]   --->   Operation 6689 'icmp' 'icmp_ln82_468' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6690 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_468)   --->   "%xor_ln82_468 = xor i1 %icmp_ln82_468, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6690 'xor' 'xor_ln82_468' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6691 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_468 = and i1 %and_ln82_373, i1 %xor_ln82_468" [firmware/model_test.cpp:82]   --->   Operation 6691 'and' 'and_ln82_468' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6692 [1/1] (0.27ns)   --->   "%check_bit_469 = select i1 %icmp_ln82_468, i2 2, i2 %check_bit_468" [firmware/model_test.cpp:82]   --->   Operation 6692 'select' 'check_bit_469' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6693 [1/1] (0.00ns)   --->   "%zext_ln82_469 = zext i1 %and_ln82_374" [firmware/model_test.cpp:82]   --->   Operation 6693 'zext' 'zext_ln82_469' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6694 [1/1] (0.43ns)   --->   "%icmp_ln82_469 = icmp_eq  i2 %zext_ln82_469, i2 %check_bit_469" [firmware/model_test.cpp:82]   --->   Operation 6694 'icmp' 'icmp_ln82_469' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6695 [1/1] (0.12ns)   --->   "%or_ln82_542 = or i1 %icmp_ln82_469, i1 %icmp_ln82_468" [firmware/model_test.cpp:82]   --->   Operation 6695 'or' 'or_ln82_542' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6696 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_469)   --->   "%xor_ln82_469 = xor i1 %icmp_ln82_469, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6696 'xor' 'xor_ln82_469' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6697 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_469 = and i1 %and_ln82_374, i1 %xor_ln82_469" [firmware/model_test.cpp:82]   --->   Operation 6697 'and' 'and_ln82_469' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6698 [1/1] (0.27ns)   --->   "%check_bit_470 = select i1 %icmp_ln82_469, i2 2, i2 %check_bit_469" [firmware/model_test.cpp:82]   --->   Operation 6698 'select' 'check_bit_470' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6699 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_463)   --->   "%select_ln91_421 = select i1 %icmp_ln82_461, i12 %tmp_75, i12 %tmp_74" [firmware/model_test.cpp:91]   --->   Operation 6699 'select' 'select_ln91_421' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6700 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_422 = select i1 %icmp_ln82_459, i12 %tmp_73, i12 %tmp_72" [firmware/model_test.cpp:91]   --->   Operation 6700 'select' 'select_ln91_422' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6701 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_464)   --->   "%select_ln91_423 = select i1 %icmp_ln82_457, i12 %tmp_71, i12 %tmp_70" [firmware/model_test.cpp:91]   --->   Operation 6701 'select' 'select_ln91_423' <Predicate = (or_ln82_534)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6702 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_424 = select i1 %icmp_ln82_455, i12 %tmp_69, i12 %tmp_68" [firmware/model_test.cpp:91]   --->   Operation 6702 'select' 'select_ln91_424' <Predicate = (!or_ln82_534)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6703 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_463 = select i1 %or_ln82_537, i12 %select_ln91_421, i12 %select_ln91_422" [firmware/model_test.cpp:91]   --->   Operation 6703 'select' 'select_ln91_463' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6704 [1/1] (0.12ns)   --->   "%or_ln91_186 = or i1 %or_ln82_537, i1 %or_ln82_535" [firmware/model_test.cpp:91]   --->   Operation 6704 'or' 'or_ln91_186' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6705 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_464 = select i1 %or_ln82_534, i12 %select_ln91_423, i12 %select_ln91_424" [firmware/model_test.cpp:91]   --->   Operation 6705 'select' 'select_ln91_464' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6706 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_484 = select i1 %or_ln91_186, i12 %select_ln91_463, i12 %select_ln91_464" [firmware/model_test.cpp:91]   --->   Operation 6706 'select' 'select_ln91_484' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6707 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1226)   --->   "%zext_ln70_17 = zext i3 %select_ln82_1208" [firmware/model_test.cpp:70]   --->   Operation 6707 'zext' 'zext_ln70_17' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6708 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1226)   --->   "%or_ln82_645 = or i1 %or_ln82_644, i1 %or_ln82_643" [firmware/model_test.cpp:82]   --->   Operation 6708 'or' 'or_ln82_645' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6709 [1/1] (0.12ns)   --->   "%or_ln82_646 = or i1 %icmp_ln82_555, i1 %icmp_ln82_554" [firmware/model_test.cpp:82]   --->   Operation 6709 'or' 'or_ln82_646' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6710 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1228)   --->   "%select_ln82_1222 = select i1 %icmp_ln82_555, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 6710 'select' 'select_ln82_1222' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6711 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1228)   --->   "%select_ln82_1223 = select i1 %or_ln82_646, i4 %select_ln82_1222, i4 %select_ln82_1219" [firmware/model_test.cpp:82]   --->   Operation 6711 'select' 'select_ln82_1223' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6712 [1/1] (0.00ns)   --->   "%zext_ln82_557 = zext i1 %and_ln82_463" [firmware/model_test.cpp:82]   --->   Operation 6712 'zext' 'zext_ln82_557' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6713 [1/1] (0.43ns)   --->   "%icmp_ln82_557 = icmp_eq  i2 %zext_ln82_557, i2 %check_bit_557" [firmware/model_test.cpp:82]   --->   Operation 6713 'icmp' 'icmp_ln82_557' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6714 [1/1] (0.12ns)   --->   "%or_ln82_647 = or i1 %icmp_ln82_557, i1 %icmp_ln82_556" [firmware/model_test.cpp:82]   --->   Operation 6714 'or' 'or_ln82_647' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6715 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1226)   --->   "%or_ln82_648 = or i1 %or_ln82_647, i1 %or_ln82_646" [firmware/model_test.cpp:82]   --->   Operation 6715 'or' 'or_ln82_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6716 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1226)   --->   "%or_ln82_1110 = or i1 %or_ln82_648, i1 %or_ln82_645" [firmware/model_test.cpp:82]   --->   Operation 6716 'or' 'or_ln82_1110' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6717 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1226)   --->   "%or_ln82_1130 = or i1 %or_ln82_1110, i1 %icmp_ln82_549" [firmware/model_test.cpp:82]   --->   Operation 6717 'or' 'or_ln82_1130' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6718 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1226 = select i1 %or_ln82_1130, i4 8, i4 %zext_ln70_17" [firmware/model_test.cpp:82]   --->   Operation 6718 'select' 'select_ln82_1226' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6719 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1228)   --->   "%select_ln82_1227 = select i1 %icmp_ln82_557, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 6719 'select' 'select_ln82_1227' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6720 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1228 = select i1 %or_ln82_647, i4 %select_ln82_1227, i4 %select_ln82_1223" [firmware/model_test.cpp:82]   --->   Operation 6720 'select' 'select_ln82_1228' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6721 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_557)   --->   "%xor_ln82_557 = xor i1 %icmp_ln82_557, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6721 'xor' 'xor_ln82_557' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6722 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_557 = and i1 %and_ln82_463, i1 %xor_ln82_557" [firmware/model_test.cpp:82]   --->   Operation 6722 'and' 'and_ln82_557' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6723 [1/1] (0.27ns)   --->   "%check_bit_558 = select i1 %icmp_ln82_557, i2 2, i2 %check_bit_557" [firmware/model_test.cpp:82]   --->   Operation 6723 'select' 'check_bit_558' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6724 [1/1] (0.00ns)   --->   "%zext_ln82_558 = zext i1 %and_ln82_464" [firmware/model_test.cpp:82]   --->   Operation 6724 'zext' 'zext_ln82_558' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6725 [1/1] (0.43ns)   --->   "%icmp_ln82_558 = icmp_eq  i2 %zext_ln82_558, i2 %check_bit_558" [firmware/model_test.cpp:82]   --->   Operation 6725 'icmp' 'icmp_ln82_558' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6726 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_558)   --->   "%xor_ln82_558 = xor i1 %icmp_ln82_558, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6726 'xor' 'xor_ln82_558' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6727 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_558 = and i1 %and_ln82_464, i1 %xor_ln82_558" [firmware/model_test.cpp:82]   --->   Operation 6727 'and' 'and_ln82_558' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6728 [1/1] (0.27ns)   --->   "%check_bit_559 = select i1 %icmp_ln82_558, i2 2, i2 %check_bit_558" [firmware/model_test.cpp:82]   --->   Operation 6728 'select' 'check_bit_559' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6729 [1/1] (0.00ns)   --->   "%zext_ln82_559 = zext i1 %and_ln82_465" [firmware/model_test.cpp:82]   --->   Operation 6729 'zext' 'zext_ln82_559' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6730 [1/1] (0.43ns)   --->   "%icmp_ln82_559 = icmp_eq  i2 %zext_ln82_559, i2 %check_bit_559" [firmware/model_test.cpp:82]   --->   Operation 6730 'icmp' 'icmp_ln82_559' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6731 [1/1] (0.12ns)   --->   "%or_ln82_649 = or i1 %icmp_ln82_559, i1 %icmp_ln82_558" [firmware/model_test.cpp:82]   --->   Operation 6731 'or' 'or_ln82_649' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6732 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_559)   --->   "%xor_ln82_559 = xor i1 %icmp_ln82_559, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6732 'xor' 'xor_ln82_559' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6733 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_559 = and i1 %and_ln82_465, i1 %xor_ln82_559" [firmware/model_test.cpp:82]   --->   Operation 6733 'and' 'and_ln82_559' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6734 [1/1] (0.27ns)   --->   "%check_bit_560 = select i1 %icmp_ln82_559, i2 2, i2 %check_bit_559" [firmware/model_test.cpp:82]   --->   Operation 6734 'select' 'check_bit_560' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6735 [1/1] (0.00ns)   --->   "%zext_ln82_560 = zext i1 %and_ln82_466" [firmware/model_test.cpp:82]   --->   Operation 6735 'zext' 'zext_ln82_560' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6736 [1/1] (0.43ns)   --->   "%icmp_ln82_560 = icmp_eq  i2 %zext_ln82_560, i2 %check_bit_560" [firmware/model_test.cpp:82]   --->   Operation 6736 'icmp' 'icmp_ln82_560' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6737 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_560)   --->   "%xor_ln82_560 = xor i1 %icmp_ln82_560, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6737 'xor' 'xor_ln82_560' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6738 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_560 = and i1 %and_ln82_466, i1 %xor_ln82_560" [firmware/model_test.cpp:82]   --->   Operation 6738 'and' 'and_ln82_560' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6739 [1/1] (0.27ns)   --->   "%check_bit_561 = select i1 %icmp_ln82_560, i2 2, i2 %check_bit_560" [firmware/model_test.cpp:82]   --->   Operation 6739 'select' 'check_bit_561' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6740 [1/1] (0.00ns)   --->   "%zext_ln82_561 = zext i1 %and_ln82_467" [firmware/model_test.cpp:82]   --->   Operation 6740 'zext' 'zext_ln82_561' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6741 [1/1] (0.43ns)   --->   "%icmp_ln82_561 = icmp_eq  i2 %zext_ln82_561, i2 %check_bit_561" [firmware/model_test.cpp:82]   --->   Operation 6741 'icmp' 'icmp_ln82_561' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6742 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_561)   --->   "%xor_ln82_561 = xor i1 %icmp_ln82_561, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6742 'xor' 'xor_ln82_561' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6743 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_561 = and i1 %and_ln82_467, i1 %xor_ln82_561" [firmware/model_test.cpp:82]   --->   Operation 6743 'and' 'and_ln82_561' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6744 [1/1] (0.27ns)   --->   "%check_bit_562 = select i1 %icmp_ln82_561, i2 2, i2 %check_bit_561" [firmware/model_test.cpp:82]   --->   Operation 6744 'select' 'check_bit_562' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6745 [1/1] (0.00ns)   --->   "%zext_ln82_562 = zext i1 %and_ln82_468" [firmware/model_test.cpp:82]   --->   Operation 6745 'zext' 'zext_ln82_562' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6746 [1/1] (0.43ns)   --->   "%icmp_ln82_562 = icmp_eq  i2 %zext_ln82_562, i2 %check_bit_562" [firmware/model_test.cpp:82]   --->   Operation 6746 'icmp' 'icmp_ln82_562' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6747 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_562)   --->   "%xor_ln82_562 = xor i1 %icmp_ln82_562, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6747 'xor' 'xor_ln82_562' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6748 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_562 = and i1 %and_ln82_468, i1 %xor_ln82_562" [firmware/model_test.cpp:82]   --->   Operation 6748 'and' 'and_ln82_562' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6749 [1/1] (0.27ns)   --->   "%check_bit_563 = select i1 %icmp_ln82_562, i2 2, i2 %check_bit_562" [firmware/model_test.cpp:82]   --->   Operation 6749 'select' 'check_bit_563' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6750 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_562)   --->   "%select_ln91_520 = select i1 %icmp_ln82_555, i12 %tmp_75, i12 %tmp_74" [firmware/model_test.cpp:91]   --->   Operation 6750 'select' 'select_ln91_520' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6751 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_521 = select i1 %icmp_ln82_553, i12 %tmp_73, i12 %tmp_72" [firmware/model_test.cpp:91]   --->   Operation 6751 'select' 'select_ln91_521' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6752 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_563)   --->   "%select_ln91_522 = select i1 %icmp_ln82_551, i12 %tmp_71, i12 %tmp_70" [firmware/model_test.cpp:91]   --->   Operation 6752 'select' 'select_ln91_522' <Predicate = (or_ln82_643)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6753 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_523 = select i1 %icmp_ln82_549, i12 %tmp_69, i12 %tmp_68" [firmware/model_test.cpp:91]   --->   Operation 6753 'select' 'select_ln91_523' <Predicate = (!or_ln82_643)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6754 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_562 = select i1 %or_ln82_646, i12 %select_ln91_520, i12 %select_ln91_521" [firmware/model_test.cpp:91]   --->   Operation 6754 'select' 'select_ln91_562' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6755 [1/1] (0.12ns)   --->   "%or_ln91_231 = or i1 %or_ln82_646, i1 %or_ln82_644" [firmware/model_test.cpp:91]   --->   Operation 6755 'or' 'or_ln91_231' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6756 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_563 = select i1 %or_ln82_643, i12 %select_ln91_522, i12 %select_ln91_523" [firmware/model_test.cpp:91]   --->   Operation 6756 'select' 'select_ln91_563' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6757 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_583 = select i1 %or_ln91_231, i12 %select_ln91_562, i12 %select_ln91_563" [firmware/model_test.cpp:91]   --->   Operation 6757 'select' 'select_ln91_583' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6758 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1432)   --->   "%zext_ln70_19 = zext i3 %select_ln82_1414" [firmware/model_test.cpp:70]   --->   Operation 6758 'zext' 'zext_ln70_19' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6759 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1432)   --->   "%or_ln82_754 = or i1 %or_ln82_753, i1 %or_ln82_752" [firmware/model_test.cpp:82]   --->   Operation 6759 'or' 'or_ln82_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6760 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1429)   --->   "%select_ln82_1424 = select i1 %icmp_ln82_646, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 6760 'select' 'select_ln82_1424' <Predicate = (or_ln82_753)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6761 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1429)   --->   "%select_ln82_1425 = select i1 %or_ln82_753, i4 %select_ln82_1424, i4 %select_ln82_1421" [firmware/model_test.cpp:82]   --->   Operation 6761 'select' 'select_ln82_1425' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6762 [1/1] (0.12ns)   --->   "%or_ln82_755 = or i1 %icmp_ln82_648, i1 %icmp_ln82_647" [firmware/model_test.cpp:82]   --->   Operation 6762 'or' 'or_ln82_755' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6763 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1429)   --->   "%select_ln82_1428 = select i1 %icmp_ln82_648, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 6763 'select' 'select_ln82_1428' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6764 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1429 = select i1 %or_ln82_755, i4 %select_ln82_1428, i4 %select_ln82_1425" [firmware/model_test.cpp:82]   --->   Operation 6764 'select' 'select_ln82_1429' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6765 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_648)   --->   "%xor_ln82_648 = xor i1 %icmp_ln82_648, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6765 'xor' 'xor_ln82_648' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6766 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_648 = and i1 %and_ln82_555, i1 %xor_ln82_648" [firmware/model_test.cpp:82]   --->   Operation 6766 'and' 'and_ln82_648' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6767 [1/1] (0.00ns)   --->   "%zext_ln82_649 = zext i1 %and_ln82_556" [firmware/model_test.cpp:82]   --->   Operation 6767 'zext' 'zext_ln82_649' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6768 [1/1] (0.43ns)   --->   "%icmp_ln82_649 = icmp_eq  i2 %zext_ln82_649, i2 %check_bit_649" [firmware/model_test.cpp:82]   --->   Operation 6768 'icmp' 'icmp_ln82_649' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6769 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_649)   --->   "%xor_ln82_649 = xor i1 %icmp_ln82_649, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6769 'xor' 'xor_ln82_649' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6770 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_649 = and i1 %and_ln82_556, i1 %xor_ln82_649" [firmware/model_test.cpp:82]   --->   Operation 6770 'and' 'and_ln82_649' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6771 [1/1] (0.27ns)   --->   "%check_bit_650 = select i1 %icmp_ln82_649, i2 2, i2 %check_bit_649" [firmware/model_test.cpp:82]   --->   Operation 6771 'select' 'check_bit_650' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6772 [1/1] (0.00ns)   --->   "%zext_ln82_650 = zext i1 %and_ln82_557" [firmware/model_test.cpp:82]   --->   Operation 6772 'zext' 'zext_ln82_650' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6773 [1/1] (0.43ns)   --->   "%icmp_ln82_650 = icmp_eq  i2 %zext_ln82_650, i2 %check_bit_650" [firmware/model_test.cpp:82]   --->   Operation 6773 'icmp' 'icmp_ln82_650' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6774 [1/1] (0.12ns)   --->   "%or_ln82_756 = or i1 %icmp_ln82_650, i1 %icmp_ln82_649" [firmware/model_test.cpp:82]   --->   Operation 6774 'or' 'or_ln82_756' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6775 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1432)   --->   "%or_ln82_757 = or i1 %or_ln82_756, i1 %or_ln82_755" [firmware/model_test.cpp:82]   --->   Operation 6775 'or' 'or_ln82_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6776 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1432)   --->   "%or_ln82_1113 = or i1 %or_ln82_757, i1 %or_ln82_754" [firmware/model_test.cpp:82]   --->   Operation 6776 'or' 'or_ln82_1113' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6777 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1432)   --->   "%or_ln82_1131 = or i1 %or_ln82_1113, i1 %icmp_ln82_642" [firmware/model_test.cpp:82]   --->   Operation 6777 'or' 'or_ln82_1131' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6778 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1432 = select i1 %or_ln82_1131, i4 8, i4 %zext_ln70_19" [firmware/model_test.cpp:82]   --->   Operation 6778 'select' 'select_ln82_1432' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6779 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1440)   --->   "%select_ln82_1433 = select i1 %icmp_ln82_650, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 6779 'select' 'select_ln82_1433' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6780 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1440)   --->   "%select_ln82_1434 = select i1 %or_ln82_756, i4 %select_ln82_1433, i4 %select_ln82_1429" [firmware/model_test.cpp:82]   --->   Operation 6780 'select' 'select_ln82_1434' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6781 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_650)   --->   "%xor_ln82_650 = xor i1 %icmp_ln82_650, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6781 'xor' 'xor_ln82_650' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6782 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_650 = and i1 %and_ln82_557, i1 %xor_ln82_650" [firmware/model_test.cpp:82]   --->   Operation 6782 'and' 'and_ln82_650' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6783 [1/1] (0.27ns)   --->   "%check_bit_651 = select i1 %icmp_ln82_650, i2 2, i2 %check_bit_650" [firmware/model_test.cpp:82]   --->   Operation 6783 'select' 'check_bit_651' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6784 [1/1] (0.00ns)   --->   "%zext_ln82_651 = zext i1 %and_ln82_558" [firmware/model_test.cpp:82]   --->   Operation 6784 'zext' 'zext_ln82_651' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6785 [1/1] (0.43ns)   --->   "%icmp_ln82_651 = icmp_eq  i2 %zext_ln82_651, i2 %check_bit_651" [firmware/model_test.cpp:82]   --->   Operation 6785 'icmp' 'icmp_ln82_651' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6786 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_651)   --->   "%xor_ln82_651 = xor i1 %icmp_ln82_651, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6786 'xor' 'xor_ln82_651' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6787 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_651 = and i1 %and_ln82_558, i1 %xor_ln82_651" [firmware/model_test.cpp:82]   --->   Operation 6787 'and' 'and_ln82_651' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6788 [1/1] (0.27ns)   --->   "%check_bit_652 = select i1 %icmp_ln82_651, i2 2, i2 %check_bit_651" [firmware/model_test.cpp:82]   --->   Operation 6788 'select' 'check_bit_652' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6789 [1/1] (0.00ns)   --->   "%zext_ln82_652 = zext i1 %and_ln82_559" [firmware/model_test.cpp:82]   --->   Operation 6789 'zext' 'zext_ln82_652' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6790 [1/1] (0.43ns)   --->   "%icmp_ln82_652 = icmp_eq  i2 %zext_ln82_652, i2 %check_bit_652" [firmware/model_test.cpp:82]   --->   Operation 6790 'icmp' 'icmp_ln82_652' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6791 [1/1] (0.12ns)   --->   "%or_ln82_758 = or i1 %icmp_ln82_652, i1 %icmp_ln82_651" [firmware/model_test.cpp:82]   --->   Operation 6791 'or' 'or_ln82_758' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6792 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1440)   --->   "%select_ln82_1439 = select i1 %icmp_ln82_652, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 6792 'select' 'select_ln82_1439' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6793 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1440 = select i1 %or_ln82_758, i4 %select_ln82_1439, i4 %select_ln82_1434" [firmware/model_test.cpp:82]   --->   Operation 6793 'select' 'select_ln82_1440' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6794 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_652)   --->   "%xor_ln82_652 = xor i1 %icmp_ln82_652, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6794 'xor' 'xor_ln82_652' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6795 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_652 = and i1 %and_ln82_559, i1 %xor_ln82_652" [firmware/model_test.cpp:82]   --->   Operation 6795 'and' 'and_ln82_652' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6796 [1/1] (0.27ns)   --->   "%check_bit_653 = select i1 %icmp_ln82_652, i2 2, i2 %check_bit_652" [firmware/model_test.cpp:82]   --->   Operation 6796 'select' 'check_bit_653' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6797 [1/1] (0.00ns)   --->   "%zext_ln82_653 = zext i1 %and_ln82_560" [firmware/model_test.cpp:82]   --->   Operation 6797 'zext' 'zext_ln82_653' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6798 [1/1] (0.43ns)   --->   "%icmp_ln82_653 = icmp_eq  i2 %zext_ln82_653, i2 %check_bit_653" [firmware/model_test.cpp:82]   --->   Operation 6798 'icmp' 'icmp_ln82_653' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6799 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_653)   --->   "%xor_ln82_653 = xor i1 %icmp_ln82_653, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6799 'xor' 'xor_ln82_653' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6800 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_653 = and i1 %and_ln82_560, i1 %xor_ln82_653" [firmware/model_test.cpp:82]   --->   Operation 6800 'and' 'and_ln82_653' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6801 [1/1] (0.27ns)   --->   "%check_bit_654 = select i1 %icmp_ln82_653, i2 2, i2 %check_bit_653" [firmware/model_test.cpp:82]   --->   Operation 6801 'select' 'check_bit_654' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6802 [1/1] (0.00ns)   --->   "%zext_ln82_654 = zext i1 %and_ln82_561" [firmware/model_test.cpp:82]   --->   Operation 6802 'zext' 'zext_ln82_654' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6803 [1/1] (0.43ns)   --->   "%icmp_ln82_654 = icmp_eq  i2 %zext_ln82_654, i2 %check_bit_654" [firmware/model_test.cpp:82]   --->   Operation 6803 'icmp' 'icmp_ln82_654' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6804 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_654)   --->   "%xor_ln82_654 = xor i1 %icmp_ln82_654, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6804 'xor' 'xor_ln82_654' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6805 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_654 = and i1 %and_ln82_561, i1 %xor_ln82_654" [firmware/model_test.cpp:82]   --->   Operation 6805 'and' 'and_ln82_654' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6806 [1/1] (0.27ns)   --->   "%check_bit_655 = select i1 %icmp_ln82_654, i2 2, i2 %check_bit_654" [firmware/model_test.cpp:82]   --->   Operation 6806 'select' 'check_bit_655' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6807 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_659)   --->   "%select_ln91_618 = select i1 %icmp_ln82_648, i12 %tmp_75, i12 %tmp_74" [firmware/model_test.cpp:91]   --->   Operation 6807 'select' 'select_ln91_618' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6808 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_619 = select i1 %icmp_ln82_646, i12 %tmp_73, i12 %tmp_72" [firmware/model_test.cpp:91]   --->   Operation 6808 'select' 'select_ln91_619' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6809 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_660)   --->   "%select_ln91_620 = select i1 %icmp_ln82_644, i12 %tmp_71, i12 %tmp_70" [firmware/model_test.cpp:91]   --->   Operation 6809 'select' 'select_ln91_620' <Predicate = (or_ln82_752)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6810 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_621 = select i1 %icmp_ln82_642, i12 %tmp_69, i12 %tmp_68" [firmware/model_test.cpp:91]   --->   Operation 6810 'select' 'select_ln91_621' <Predicate = (!or_ln82_752)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6811 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_659 = select i1 %or_ln82_755, i12 %select_ln91_618, i12 %select_ln91_619" [firmware/model_test.cpp:91]   --->   Operation 6811 'select' 'select_ln91_659' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6812 [1/1] (0.12ns)   --->   "%or_ln91_272 = or i1 %or_ln82_755, i1 %or_ln82_753" [firmware/model_test.cpp:91]   --->   Operation 6812 'or' 'or_ln91_272' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6813 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_660 = select i1 %or_ln82_752, i12 %select_ln91_620, i12 %select_ln91_621" [firmware/model_test.cpp:91]   --->   Operation 6813 'select' 'select_ln91_660' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6814 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_680 = select i1 %or_ln91_272, i12 %select_ln91_659, i12 %select_ln91_660" [firmware/model_test.cpp:91]   --->   Operation 6814 'select' 'select_ln91_680' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6815 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1636)   --->   "%zext_ln70_21 = zext i3 %select_ln82_1618" [firmware/model_test.cpp:70]   --->   Operation 6815 'zext' 'zext_ln70_21' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6816 [1/1] (0.12ns)   --->   "%or_ln82_861 = or i1 %icmp_ln82_738, i1 %icmp_ln82_737" [firmware/model_test.cpp:82]   --->   Operation 6816 'or' 'or_ln82_861' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6817 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1636)   --->   "%or_ln82_862 = or i1 %or_ln82_861, i1 %or_ln82_860" [firmware/model_test.cpp:82]   --->   Operation 6817 'or' 'or_ln82_862' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6818 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1633)   --->   "%select_ln82_1628 = select i1 %icmp_ln82_738, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 6818 'select' 'select_ln82_1628' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6819 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1633)   --->   "%select_ln82_1629 = select i1 %or_ln82_861, i4 %select_ln82_1628, i4 %select_ln82_1625" [firmware/model_test.cpp:82]   --->   Operation 6819 'select' 'select_ln82_1629' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6820 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_739)   --->   "%xor_ln82_739 = xor i1 %icmp_ln82_739, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6820 'xor' 'xor_ln82_739' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6821 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_739 = and i1 %and_ln82_647, i1 %xor_ln82_739" [firmware/model_test.cpp:82]   --->   Operation 6821 'and' 'and_ln82_739' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6822 [1/1] (0.00ns)   --->   "%zext_ln82_740 = zext i1 %and_ln82_648" [firmware/model_test.cpp:82]   --->   Operation 6822 'zext' 'zext_ln82_740' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6823 [1/1] (0.43ns)   --->   "%icmp_ln82_740 = icmp_eq  i2 %zext_ln82_740, i2 %check_bit_740" [firmware/model_test.cpp:82]   --->   Operation 6823 'icmp' 'icmp_ln82_740' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6824 [1/1] (0.12ns)   --->   "%or_ln82_863 = or i1 %icmp_ln82_740, i1 %icmp_ln82_739" [firmware/model_test.cpp:82]   --->   Operation 6824 'or' 'or_ln82_863' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6825 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1633)   --->   "%select_ln82_1632 = select i1 %icmp_ln82_740, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 6825 'select' 'select_ln82_1632' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6826 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1633 = select i1 %or_ln82_863, i4 %select_ln82_1632, i4 %select_ln82_1629" [firmware/model_test.cpp:82]   --->   Operation 6826 'select' 'select_ln82_1633' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6827 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_740)   --->   "%xor_ln82_740 = xor i1 %icmp_ln82_740, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6827 'xor' 'xor_ln82_740' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6828 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_740 = and i1 %and_ln82_648, i1 %xor_ln82_740" [firmware/model_test.cpp:82]   --->   Operation 6828 'and' 'and_ln82_740' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6829 [1/1] (0.27ns)   --->   "%check_bit_741 = select i1 %icmp_ln82_740, i2 2, i2 %check_bit_740" [firmware/model_test.cpp:82]   --->   Operation 6829 'select' 'check_bit_741' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6830 [1/1] (0.00ns)   --->   "%zext_ln82_741 = zext i1 %and_ln82_649" [firmware/model_test.cpp:82]   --->   Operation 6830 'zext' 'zext_ln82_741' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6831 [1/1] (0.43ns)   --->   "%icmp_ln82_741 = icmp_eq  i2 %zext_ln82_741, i2 %check_bit_741" [firmware/model_test.cpp:82]   --->   Operation 6831 'icmp' 'icmp_ln82_741' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6832 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_741)   --->   "%xor_ln82_741 = xor i1 %icmp_ln82_741, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6832 'xor' 'xor_ln82_741' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6833 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_741 = and i1 %and_ln82_649, i1 %xor_ln82_741" [firmware/model_test.cpp:82]   --->   Operation 6833 'and' 'and_ln82_741' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6834 [1/1] (0.27ns)   --->   "%check_bit_742 = select i1 %icmp_ln82_741, i2 2, i2 %check_bit_741" [firmware/model_test.cpp:82]   --->   Operation 6834 'select' 'check_bit_742' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6835 [1/1] (0.00ns)   --->   "%zext_ln82_742 = zext i1 %and_ln82_650" [firmware/model_test.cpp:82]   --->   Operation 6835 'zext' 'zext_ln82_742' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6836 [1/1] (0.43ns)   --->   "%icmp_ln82_742 = icmp_eq  i2 %zext_ln82_742, i2 %check_bit_742" [firmware/model_test.cpp:82]   --->   Operation 6836 'icmp' 'icmp_ln82_742' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6837 [1/1] (0.12ns)   --->   "%or_ln82_864 = or i1 %icmp_ln82_742, i1 %icmp_ln82_741" [firmware/model_test.cpp:82]   --->   Operation 6837 'or' 'or_ln82_864' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6838 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1636)   --->   "%or_ln82_865 = or i1 %or_ln82_864, i1 %or_ln82_863" [firmware/model_test.cpp:82]   --->   Operation 6838 'or' 'or_ln82_865' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6839 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1636)   --->   "%or_ln82_1116 = or i1 %or_ln82_865, i1 %or_ln82_862" [firmware/model_test.cpp:82]   --->   Operation 6839 'or' 'or_ln82_1116' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6840 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1636)   --->   "%or_ln82_1132 = or i1 %or_ln82_1116, i1 %icmp_ln82_734" [firmware/model_test.cpp:82]   --->   Operation 6840 'or' 'or_ln82_1132' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6841 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1636 = select i1 %or_ln82_1132, i4 8, i4 %zext_ln70_21" [firmware/model_test.cpp:82]   --->   Operation 6841 'select' 'select_ln82_1636' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6842 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_742)   --->   "%xor_ln82_742 = xor i1 %icmp_ln82_742, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6842 'xor' 'xor_ln82_742' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6843 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_742 = and i1 %and_ln82_650, i1 %xor_ln82_742" [firmware/model_test.cpp:82]   --->   Operation 6843 'and' 'and_ln82_742' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6844 [1/1] (0.27ns)   --->   "%check_bit_743 = select i1 %icmp_ln82_742, i2 2, i2 %check_bit_742" [firmware/model_test.cpp:82]   --->   Operation 6844 'select' 'check_bit_743' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6845 [1/1] (0.00ns)   --->   "%zext_ln82_743 = zext i1 %and_ln82_651" [firmware/model_test.cpp:82]   --->   Operation 6845 'zext' 'zext_ln82_743' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6846 [1/1] (0.43ns)   --->   "%icmp_ln82_743 = icmp_eq  i2 %zext_ln82_743, i2 %check_bit_743" [firmware/model_test.cpp:82]   --->   Operation 6846 'icmp' 'icmp_ln82_743' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6847 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_743)   --->   "%xor_ln82_743 = xor i1 %icmp_ln82_743, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6847 'xor' 'xor_ln82_743' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6848 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_743 = and i1 %and_ln82_651, i1 %xor_ln82_743" [firmware/model_test.cpp:82]   --->   Operation 6848 'and' 'and_ln82_743' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6849 [1/1] (0.27ns)   --->   "%check_bit_744 = select i1 %icmp_ln82_743, i2 2, i2 %check_bit_743" [firmware/model_test.cpp:82]   --->   Operation 6849 'select' 'check_bit_744' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6850 [1/1] (0.00ns)   --->   "%zext_ln82_744 = zext i1 %and_ln82_652" [firmware/model_test.cpp:82]   --->   Operation 6850 'zext' 'zext_ln82_744' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6851 [1/1] (0.43ns)   --->   "%icmp_ln82_744 = icmp_eq  i2 %zext_ln82_744, i2 %check_bit_744" [firmware/model_test.cpp:82]   --->   Operation 6851 'icmp' 'icmp_ln82_744' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6852 [1/1] (0.12ns)   --->   "%or_ln82_866 = or i1 %icmp_ln82_744, i1 %icmp_ln82_743" [firmware/model_test.cpp:82]   --->   Operation 6852 'or' 'or_ln82_866' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6853 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_744)   --->   "%xor_ln82_744 = xor i1 %icmp_ln82_744, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6853 'xor' 'xor_ln82_744' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6854 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_744 = and i1 %and_ln82_652, i1 %xor_ln82_744" [firmware/model_test.cpp:82]   --->   Operation 6854 'and' 'and_ln82_744' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6855 [1/1] (0.27ns)   --->   "%check_bit_745 = select i1 %icmp_ln82_744, i2 2, i2 %check_bit_744" [firmware/model_test.cpp:82]   --->   Operation 6855 'select' 'check_bit_745' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6856 [1/1] (0.00ns)   --->   "%zext_ln82_745 = zext i1 %and_ln82_653" [firmware/model_test.cpp:82]   --->   Operation 6856 'zext' 'zext_ln82_745' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6857 [1/1] (0.43ns)   --->   "%icmp_ln82_745 = icmp_eq  i2 %zext_ln82_745, i2 %check_bit_745" [firmware/model_test.cpp:82]   --->   Operation 6857 'icmp' 'icmp_ln82_745' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6858 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_756)   --->   "%select_ln91_715 = select i1 %icmp_ln82_740, i12 %tmp_75, i12 %tmp_74" [firmware/model_test.cpp:91]   --->   Operation 6858 'select' 'select_ln91_715' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6859 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_716 = select i1 %icmp_ln82_738, i12 %tmp_73, i12 %tmp_72" [firmware/model_test.cpp:91]   --->   Operation 6859 'select' 'select_ln91_716' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6860 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_757)   --->   "%select_ln91_717 = select i1 %icmp_ln82_736, i12 %tmp_71, i12 %tmp_70" [firmware/model_test.cpp:91]   --->   Operation 6860 'select' 'select_ln91_717' <Predicate = (or_ln82_860)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6861 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_718 = select i1 %icmp_ln82_734, i12 %tmp_69, i12 %tmp_68" [firmware/model_test.cpp:91]   --->   Operation 6861 'select' 'select_ln91_718' <Predicate = (!or_ln82_860)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6862 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_756 = select i1 %or_ln82_863, i12 %select_ln91_715, i12 %select_ln91_716" [firmware/model_test.cpp:91]   --->   Operation 6862 'select' 'select_ln91_756' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6863 [1/1] (0.12ns)   --->   "%or_ln91_313 = or i1 %or_ln82_863, i1 %or_ln82_861" [firmware/model_test.cpp:91]   --->   Operation 6863 'or' 'or_ln91_313' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6864 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_757 = select i1 %or_ln82_860, i12 %select_ln91_717, i12 %select_ln91_718" [firmware/model_test.cpp:91]   --->   Operation 6864 'select' 'select_ln91_757' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6865 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_776 = select i1 %or_ln91_313, i12 %select_ln91_756, i12 %select_ln91_757" [firmware/model_test.cpp:91]   --->   Operation 6865 'select' 'select_ln91_776' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6866 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1838)   --->   "%zext_ln70_23 = zext i3 %select_ln82_1820" [firmware/model_test.cpp:70]   --->   Operation 6866 'zext' 'zext_ln70_23' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6867 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1831)   --->   "%select_ln82_1826 = select i1 %icmp_ln82_827, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 6867 'select' 'select_ln82_1826' <Predicate = (or_ln82_968)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6868 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1831)   --->   "%select_ln82_1827 = select i1 %or_ln82_968, i4 %select_ln82_1826, i4 %select_ln82_1823" [firmware/model_test.cpp:82]   --->   Operation 6868 'select' 'select_ln82_1827' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6869 [1/1] (0.12ns)   --->   "%or_ln82_969 = or i1 %icmp_ln82_829, i1 %icmp_ln82_828" [firmware/model_test.cpp:82]   --->   Operation 6869 'or' 'or_ln82_969' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6870 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1838)   --->   "%or_ln82_970 = or i1 %or_ln82_969, i1 %or_ln82_968" [firmware/model_test.cpp:82]   --->   Operation 6870 'or' 'or_ln82_970' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6871 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1831)   --->   "%select_ln82_1830 = select i1 %icmp_ln82_829, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 6871 'select' 'select_ln82_1830' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6872 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1831 = select i1 %or_ln82_969, i4 %select_ln82_1830, i4 %select_ln82_1827" [firmware/model_test.cpp:82]   --->   Operation 6872 'select' 'select_ln82_1831' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6873 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_919)   --->   "%xor_ln82_829 = xor i1 %icmp_ln82_829, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6873 'xor' 'xor_ln82_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6874 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_919)   --->   "%and_ln82_829 = and i1 %and_ln82_738, i1 %xor_ln82_829" [firmware/model_test.cpp:82]   --->   Operation 6874 'and' 'and_ln82_829' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6875 [1/1] (0.27ns)   --->   "%check_bit_830 = select i1 %icmp_ln82_829, i2 2, i2 %check_bit_829" [firmware/model_test.cpp:82]   --->   Operation 6875 'select' 'check_bit_830' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6876 [1/1] (0.00ns)   --->   "%zext_ln82_830 = zext i1 %and_ln82_739" [firmware/model_test.cpp:82]   --->   Operation 6876 'zext' 'zext_ln82_830' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6877 [1/1] (0.43ns)   --->   "%icmp_ln82_830 = icmp_eq  i2 %zext_ln82_830, i2 %check_bit_830" [firmware/model_test.cpp:82]   --->   Operation 6877 'icmp' 'icmp_ln82_830' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6878 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_920)   --->   "%xor_ln82_830 = xor i1 %icmp_ln82_830, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6878 'xor' 'xor_ln82_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6879 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_920)   --->   "%and_ln82_830 = and i1 %and_ln82_739, i1 %xor_ln82_830" [firmware/model_test.cpp:82]   --->   Operation 6879 'and' 'and_ln82_830' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6880 [1/1] (0.27ns)   --->   "%check_bit_831 = select i1 %icmp_ln82_830, i2 2, i2 %check_bit_830" [firmware/model_test.cpp:82]   --->   Operation 6880 'select' 'check_bit_831' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6881 [1/1] (0.00ns)   --->   "%zext_ln82_831 = zext i1 %and_ln82_740" [firmware/model_test.cpp:82]   --->   Operation 6881 'zext' 'zext_ln82_831' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6882 [1/1] (0.43ns)   --->   "%icmp_ln82_831 = icmp_eq  i2 %zext_ln82_831, i2 %check_bit_831" [firmware/model_test.cpp:82]   --->   Operation 6882 'icmp' 'icmp_ln82_831' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6883 [1/1] (0.12ns)   --->   "%or_ln82_971 = or i1 %icmp_ln82_831, i1 %icmp_ln82_830" [firmware/model_test.cpp:82]   --->   Operation 6883 'or' 'or_ln82_971' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6884 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1840)   --->   "%select_ln82_1834 = select i1 %icmp_ln82_831, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 6884 'select' 'select_ln82_1834' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6885 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1840)   --->   "%select_ln82_1835 = select i1 %or_ln82_971, i4 %select_ln82_1834, i4 %select_ln82_1831" [firmware/model_test.cpp:82]   --->   Operation 6885 'select' 'select_ln82_1835' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6886 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_921)   --->   "%xor_ln82_831 = xor i1 %icmp_ln82_831, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6886 'xor' 'xor_ln82_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6887 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_921)   --->   "%and_ln82_831 = and i1 %and_ln82_740, i1 %xor_ln82_831" [firmware/model_test.cpp:82]   --->   Operation 6887 'and' 'and_ln82_831' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6888 [1/1] (0.27ns)   --->   "%check_bit_832 = select i1 %icmp_ln82_831, i2 2, i2 %check_bit_831" [firmware/model_test.cpp:82]   --->   Operation 6888 'select' 'check_bit_832' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6889 [1/1] (0.00ns)   --->   "%zext_ln82_832 = zext i1 %and_ln82_741" [firmware/model_test.cpp:82]   --->   Operation 6889 'zext' 'zext_ln82_832' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6890 [1/1] (0.43ns)   --->   "%icmp_ln82_832 = icmp_eq  i2 %zext_ln82_832, i2 %check_bit_832" [firmware/model_test.cpp:82]   --->   Operation 6890 'icmp' 'icmp_ln82_832' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6891 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_922)   --->   "%xor_ln82_832 = xor i1 %icmp_ln82_832, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6891 'xor' 'xor_ln82_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6892 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_922)   --->   "%and_ln82_832 = and i1 %and_ln82_741, i1 %xor_ln82_832" [firmware/model_test.cpp:82]   --->   Operation 6892 'and' 'and_ln82_832' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6893 [1/1] (0.27ns)   --->   "%check_bit_833 = select i1 %icmp_ln82_832, i2 2, i2 %check_bit_832" [firmware/model_test.cpp:82]   --->   Operation 6893 'select' 'check_bit_833' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6894 [1/1] (0.00ns)   --->   "%zext_ln82_833 = zext i1 %and_ln82_742" [firmware/model_test.cpp:82]   --->   Operation 6894 'zext' 'zext_ln82_833' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6895 [1/1] (0.43ns)   --->   "%icmp_ln82_833 = icmp_eq  i2 %zext_ln82_833, i2 %check_bit_833" [firmware/model_test.cpp:82]   --->   Operation 6895 'icmp' 'icmp_ln82_833' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6896 [1/1] (0.12ns)   --->   "%or_ln82_972 = or i1 %icmp_ln82_833, i1 %icmp_ln82_832" [firmware/model_test.cpp:82]   --->   Operation 6896 'or' 'or_ln82_972' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6897 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1838)   --->   "%or_ln82_973 = or i1 %or_ln82_972, i1 %or_ln82_971" [firmware/model_test.cpp:82]   --->   Operation 6897 'or' 'or_ln82_973' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6898 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1838)   --->   "%or_ln82_1119 = or i1 %or_ln82_973, i1 %or_ln82_970" [firmware/model_test.cpp:82]   --->   Operation 6898 'or' 'or_ln82_1119' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6899 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1838)   --->   "%or_ln82_1133 = or i1 %or_ln82_1119, i1 %icmp_ln82_825" [firmware/model_test.cpp:82]   --->   Operation 6899 'or' 'or_ln82_1133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6900 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1838 = select i1 %or_ln82_1133, i4 8, i4 %zext_ln70_23" [firmware/model_test.cpp:82]   --->   Operation 6900 'select' 'select_ln82_1838' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6901 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1840)   --->   "%select_ln82_1839 = select i1 %icmp_ln82_833, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 6901 'select' 'select_ln82_1839' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6902 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1840 = select i1 %or_ln82_972, i4 %select_ln82_1839, i4 %select_ln82_1835" [firmware/model_test.cpp:82]   --->   Operation 6902 'select' 'select_ln82_1840' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6903 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_923)   --->   "%xor_ln82_833 = xor i1 %icmp_ln82_833, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6903 'xor' 'xor_ln82_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6904 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_923)   --->   "%and_ln82_833 = and i1 %and_ln82_742, i1 %xor_ln82_833" [firmware/model_test.cpp:82]   --->   Operation 6904 'and' 'and_ln82_833' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6905 [1/1] (0.27ns)   --->   "%check_bit_834 = select i1 %icmp_ln82_833, i2 2, i2 %check_bit_833" [firmware/model_test.cpp:82]   --->   Operation 6905 'select' 'check_bit_834' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6906 [1/1] (0.00ns)   --->   "%zext_ln82_834 = zext i1 %and_ln82_743" [firmware/model_test.cpp:82]   --->   Operation 6906 'zext' 'zext_ln82_834' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6907 [1/1] (0.43ns)   --->   "%icmp_ln82_834 = icmp_eq  i2 %zext_ln82_834, i2 %check_bit_834" [firmware/model_test.cpp:82]   --->   Operation 6907 'icmp' 'icmp_ln82_834' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6908 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_924)   --->   "%xor_ln82_834 = xor i1 %icmp_ln82_834, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6908 'xor' 'xor_ln82_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6909 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_924)   --->   "%and_ln82_834 = and i1 %and_ln82_743, i1 %xor_ln82_834" [firmware/model_test.cpp:82]   --->   Operation 6909 'and' 'and_ln82_834' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6910 [1/1] (0.27ns)   --->   "%check_bit_835 = select i1 %icmp_ln82_834, i2 2, i2 %check_bit_834" [firmware/model_test.cpp:82]   --->   Operation 6910 'select' 'check_bit_835' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6911 [1/1] (0.00ns)   --->   "%zext_ln82_835 = zext i1 %and_ln82_744" [firmware/model_test.cpp:82]   --->   Operation 6911 'zext' 'zext_ln82_835' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6912 [1/1] (0.43ns)   --->   "%icmp_ln82_835 = icmp_eq  i2 %zext_ln82_835, i2 %check_bit_835" [firmware/model_test.cpp:82]   --->   Operation 6912 'icmp' 'icmp_ln82_835' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6913 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_851)   --->   "%select_ln91_811 = select i1 %icmp_ln82_831, i12 %tmp_75, i12 %tmp_74" [firmware/model_test.cpp:91]   --->   Operation 6913 'select' 'select_ln91_811' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6914 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_812 = select i1 %icmp_ln82_829, i12 %tmp_73, i12 %tmp_72" [firmware/model_test.cpp:91]   --->   Operation 6914 'select' 'select_ln91_812' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6915 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_852)   --->   "%select_ln91_813 = select i1 %icmp_ln82_827, i12 %tmp_71, i12 %tmp_70" [firmware/model_test.cpp:91]   --->   Operation 6915 'select' 'select_ln91_813' <Predicate = (or_ln82_968)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6916 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_814 = select i1 %icmp_ln82_825, i12 %tmp_69, i12 %tmp_68" [firmware/model_test.cpp:91]   --->   Operation 6916 'select' 'select_ln91_814' <Predicate = (!or_ln82_968)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6917 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_851 = select i1 %or_ln82_971, i12 %select_ln91_811, i12 %select_ln91_812" [firmware/model_test.cpp:91]   --->   Operation 6917 'select' 'select_ln91_851' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6918 [1/1] (0.12ns)   --->   "%or_ln91_354 = or i1 %or_ln82_971, i1 %or_ln82_969" [firmware/model_test.cpp:91]   --->   Operation 6918 'or' 'or_ln91_354' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6919 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_852 = select i1 %or_ln82_968, i12 %select_ln91_813, i12 %select_ln91_814" [firmware/model_test.cpp:91]   --->   Operation 6919 'select' 'select_ln91_852' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6920 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_871 = select i1 %or_ln91_354, i12 %select_ln91_851, i12 %select_ln91_852" [firmware/model_test.cpp:91]   --->   Operation 6920 'select' 'select_ln91_871' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6921 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2038)   --->   "%zext_ln70_25 = zext i3 %select_ln82_2020" [firmware/model_test.cpp:70]   --->   Operation 6921 'zext' 'zext_ln70_25' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6922 [1/1] (0.12ns)   --->   "%or_ln82_1075 = or i1 %icmp_ln82_917, i1 %icmp_ln82_916" [firmware/model_test.cpp:82]   --->   Operation 6922 'or' 'or_ln82_1075' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6923 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2031)   --->   "%select_ln82_2026 = select i1 %icmp_ln82_917, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 6923 'select' 'select_ln82_2026' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6924 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2031)   --->   "%select_ln82_2027 = select i1 %or_ln82_1075, i4 %select_ln82_2026, i4 %select_ln82_2023" [firmware/model_test.cpp:82]   --->   Operation 6924 'select' 'select_ln82_2027' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6925 [1/1] (0.27ns)   --->   "%check_bit_919 = select i1 %icmp_ln82_918, i2 2, i2 %check_bit_918" [firmware/model_test.cpp:82]   --->   Operation 6925 'select' 'check_bit_919' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6926 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_919)   --->   "%zext_ln82_919 = zext i1 %and_ln82_829" [firmware/model_test.cpp:82]   --->   Operation 6926 'zext' 'zext_ln82_919' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6927 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_919 = icmp_eq  i2 %zext_ln82_919, i2 %check_bit_919" [firmware/model_test.cpp:82]   --->   Operation 6927 'icmp' 'icmp_ln82_919' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6928 [1/1] (0.12ns)   --->   "%or_ln82_1076 = or i1 %icmp_ln82_919, i1 %icmp_ln82_918" [firmware/model_test.cpp:82]   --->   Operation 6928 'or' 'or_ln82_1076' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6929 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2038)   --->   "%or_ln82_1077 = or i1 %or_ln82_1076, i1 %or_ln82_1075" [firmware/model_test.cpp:82]   --->   Operation 6929 'or' 'or_ln82_1077' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6930 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2031)   --->   "%select_ln82_2030 = select i1 %icmp_ln82_919, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 6930 'select' 'select_ln82_2030' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6931 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_2031 = select i1 %or_ln82_1076, i4 %select_ln82_2030, i4 %select_ln82_2027" [firmware/model_test.cpp:82]   --->   Operation 6931 'select' 'select_ln82_2031' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6932 [1/1] (0.27ns)   --->   "%check_bit_920 = select i1 %icmp_ln82_919, i2 2, i2 %check_bit_919" [firmware/model_test.cpp:82]   --->   Operation 6932 'select' 'check_bit_920' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6933 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_920)   --->   "%zext_ln82_920 = zext i1 %and_ln82_830" [firmware/model_test.cpp:82]   --->   Operation 6933 'zext' 'zext_ln82_920' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6934 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_920 = icmp_eq  i2 %zext_ln82_920, i2 %check_bit_920" [firmware/model_test.cpp:82]   --->   Operation 6934 'icmp' 'icmp_ln82_920' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6935 [1/1] (0.27ns)   --->   "%check_bit_921 = select i1 %icmp_ln82_920, i2 2, i2 %check_bit_920" [firmware/model_test.cpp:82]   --->   Operation 6935 'select' 'check_bit_921' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6936 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_921)   --->   "%zext_ln82_921 = zext i1 %and_ln82_831" [firmware/model_test.cpp:82]   --->   Operation 6936 'zext' 'zext_ln82_921' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6937 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_921 = icmp_eq  i2 %zext_ln82_921, i2 %check_bit_921" [firmware/model_test.cpp:82]   --->   Operation 6937 'icmp' 'icmp_ln82_921' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6938 [1/1] (0.12ns)   --->   "%or_ln82_1078 = or i1 %icmp_ln82_921, i1 %icmp_ln82_920" [firmware/model_test.cpp:82]   --->   Operation 6938 'or' 'or_ln82_1078' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6939 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2040)   --->   "%select_ln82_2034 = select i1 %icmp_ln82_921, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 6939 'select' 'select_ln82_2034' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6940 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2040)   --->   "%select_ln82_2035 = select i1 %or_ln82_1078, i4 %select_ln82_2034, i4 %select_ln82_2031" [firmware/model_test.cpp:82]   --->   Operation 6940 'select' 'select_ln82_2035' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6941 [1/1] (0.27ns)   --->   "%check_bit_922 = select i1 %icmp_ln82_921, i2 2, i2 %check_bit_921" [firmware/model_test.cpp:82]   --->   Operation 6941 'select' 'check_bit_922' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6942 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_922)   --->   "%zext_ln82_922 = zext i1 %and_ln82_832" [firmware/model_test.cpp:82]   --->   Operation 6942 'zext' 'zext_ln82_922' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6943 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_922 = icmp_eq  i2 %zext_ln82_922, i2 %check_bit_922" [firmware/model_test.cpp:82]   --->   Operation 6943 'icmp' 'icmp_ln82_922' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6944 [1/1] (0.27ns)   --->   "%check_bit_923 = select i1 %icmp_ln82_922, i2 2, i2 %check_bit_922" [firmware/model_test.cpp:82]   --->   Operation 6944 'select' 'check_bit_923' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6945 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_923)   --->   "%zext_ln82_923 = zext i1 %and_ln82_833" [firmware/model_test.cpp:82]   --->   Operation 6945 'zext' 'zext_ln82_923' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6946 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_923 = icmp_eq  i2 %zext_ln82_923, i2 %check_bit_923" [firmware/model_test.cpp:82]   --->   Operation 6946 'icmp' 'icmp_ln82_923' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6947 [1/1] (0.12ns)   --->   "%or_ln82_1079 = or i1 %icmp_ln82_923, i1 %icmp_ln82_922" [firmware/model_test.cpp:82]   --->   Operation 6947 'or' 'or_ln82_1079' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6948 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2038)   --->   "%or_ln82_1080 = or i1 %or_ln82_1079, i1 %or_ln82_1078" [firmware/model_test.cpp:82]   --->   Operation 6948 'or' 'or_ln82_1080' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6949 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2038)   --->   "%or_ln82_1122 = or i1 %or_ln82_1080, i1 %or_ln82_1077" [firmware/model_test.cpp:82]   --->   Operation 6949 'or' 'or_ln82_1122' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6950 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2038)   --->   "%or_ln82_1134 = or i1 %or_ln82_1122, i1 %icmp_ln82_915" [firmware/model_test.cpp:82]   --->   Operation 6950 'or' 'or_ln82_1134' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6951 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_2038 = select i1 %or_ln82_1134, i4 8, i4 %zext_ln70_25" [firmware/model_test.cpp:82]   --->   Operation 6951 'select' 'select_ln82_2038' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6952 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2040)   --->   "%select_ln82_2039 = select i1 %icmp_ln82_923, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 6952 'select' 'select_ln82_2039' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6953 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_2040 = select i1 %or_ln82_1079, i4 %select_ln82_2039, i4 %select_ln82_2035" [firmware/model_test.cpp:82]   --->   Operation 6953 'select' 'select_ln82_2040' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6954 [1/1] (0.27ns)   --->   "%check_bit_924 = select i1 %icmp_ln82_923, i2 2, i2 %check_bit_923" [firmware/model_test.cpp:82]   --->   Operation 6954 'select' 'check_bit_924' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6955 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_924)   --->   "%zext_ln82_924 = zext i1 %and_ln82_834" [firmware/model_test.cpp:82]   --->   Operation 6955 'zext' 'zext_ln82_924' <Predicate = true> <Delay = 0.00>
ST_15 : Operation 6956 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_924 = icmp_eq  i2 %zext_ln82_924, i2 %check_bit_924" [firmware/model_test.cpp:82]   --->   Operation 6956 'icmp' 'icmp_ln82_924' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6957 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_946)   --->   "%select_ln91_906 = select i1 %icmp_ln82_921, i12 %tmp_75, i12 %tmp_74" [firmware/model_test.cpp:91]   --->   Operation 6957 'select' 'select_ln91_906' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6958 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_907 = select i1 %icmp_ln82_919, i12 %tmp_73, i12 %tmp_72" [firmware/model_test.cpp:91]   --->   Operation 6958 'select' 'select_ln91_907' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6959 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_947)   --->   "%select_ln91_908 = select i1 %icmp_ln82_917, i12 %tmp_71, i12 %tmp_70" [firmware/model_test.cpp:91]   --->   Operation 6959 'select' 'select_ln91_908' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6960 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_909 = select i1 %icmp_ln82_915, i12 %tmp_69, i12 %tmp_68" [firmware/model_test.cpp:91]   --->   Operation 6960 'select' 'select_ln91_909' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6961 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_946 = select i1 %or_ln82_1078, i12 %select_ln91_906, i12 %select_ln91_907" [firmware/model_test.cpp:91]   --->   Operation 6961 'select' 'select_ln91_946' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6962 [1/1] (0.12ns)   --->   "%or_ln91_395 = or i1 %or_ln82_1078, i1 %or_ln82_1076" [firmware/model_test.cpp:91]   --->   Operation 6962 'or' 'or_ln91_395' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_15 : Operation 6963 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_947 = select i1 %or_ln82_1075, i12 %select_ln91_908, i12 %select_ln91_909" [firmware/model_test.cpp:91]   --->   Operation 6963 'select' 'select_ln91_947' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_15 : Operation 6964 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_966 = select i1 %or_ln91_395, i12 %select_ln91_946, i12 %select_ln91_947" [firmware/model_test.cpp:91]   --->   Operation 6964 'select' 'select_ln91_966' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 16 <SV = 15> <Delay = 4.29>
ST_16 : Operation 6965 [1/1] (0.74ns)   --->   "%icmp_ln59_91 = icmp_ne  i12 %tmp_90, i12 0" [firmware/model_test.cpp:59]   --->   Operation 6965 'icmp' 'icmp_ln59_91' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6966 [1/1] (0.74ns)   --->   "%icmp_ln59_92 = icmp_ne  i12 %tmp_91, i12 0" [firmware/model_test.cpp:59]   --->   Operation 6966 'icmp' 'icmp_ln59_92' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6967 [1/1] (0.74ns)   --->   "%icmp_ln59_93 = icmp_ne  i12 %tmp_92, i12 0" [firmware/model_test.cpp:59]   --->   Operation 6967 'icmp' 'icmp_ln59_93' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6968 [1/1] (0.74ns)   --->   "%icmp_ln59_94 = icmp_ne  i12 %tmp_93, i12 0" [firmware/model_test.cpp:59]   --->   Operation 6968 'icmp' 'icmp_ln59_94' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6969 [1/1] (0.74ns)   --->   "%icmp_ln59_95 = icmp_ne  i12 %tmp_94, i12 0" [firmware/model_test.cpp:59]   --->   Operation 6969 'icmp' 'icmp_ln59_95' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6970 [1/1] (0.74ns)   --->   "%icmp_ln59_96 = icmp_ne  i12 %tmp_95, i12 0" [firmware/model_test.cpp:59]   --->   Operation 6970 'icmp' 'icmp_ln59_96' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6971 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_199)   --->   "%select_ln82_192 = select i1 %icmp_ln82_87, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 6971 'select' 'select_ln82_192' <Predicate = (or_ln82_103)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 6972 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_199)   --->   "%select_ln82_193 = select i1 %or_ln82_103, i4 %select_ln82_192, i4 %select_ln82_188" [firmware/model_test.cpp:82]   --->   Operation 6972 'select' 'select_ln82_193' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 6973 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_88)   --->   "%xor_ln82_88 = xor i1 %icmp_ln82_88, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6973 'xor' 'xor_ln82_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6974 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_88 = and i1 %icmp_ln59_89, i1 %xor_ln82_88" [firmware/model_test.cpp:82]   --->   Operation 6974 'and' 'and_ln82_88' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6975 [1/1] (0.27ns)   --->   "%check_bit_89 = select i1 %icmp_ln82_88, i2 2, i2 %check_bit_88" [firmware/model_test.cpp:82]   --->   Operation 6975 'select' 'check_bit_89' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 6976 [1/1] (0.00ns)   --->   "%zext_ln82_89 = zext i1 %icmp_ln59_90" [firmware/model_test.cpp:82]   --->   Operation 6976 'zext' 'zext_ln82_89' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 6977 [1/1] (0.43ns)   --->   "%icmp_ln82_89 = icmp_eq  i2 %zext_ln82_89, i2 %check_bit_89" [firmware/model_test.cpp:82]   --->   Operation 6977 'icmp' 'icmp_ln82_89' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6978 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_197)   --->   "%select_ln82_196 = select i1 %icmp_ln82_89, i4 10, i4 9" [firmware/model_test.cpp:82]   --->   Operation 6978 'select' 'select_ln82_196' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 6979 [1/1] (0.12ns)   --->   "%or_ln82_105 = or i1 %icmp_ln82_89, i1 %icmp_ln82_88" [firmware/model_test.cpp:82]   --->   Operation 6979 'or' 'or_ln82_105' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6980 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_197 = select i1 %or_ln82_105, i4 %select_ln82_196, i4 %select_ln82_191" [firmware/model_test.cpp:82]   --->   Operation 6980 'select' 'select_ln82_197' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 6981 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_199)   --->   "%select_ln82_198 = select i1 %icmp_ln82_89, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 6981 'select' 'select_ln82_198' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 6982 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_199 = select i1 %or_ln82_105, i4 %select_ln82_198, i4 %select_ln82_193" [firmware/model_test.cpp:82]   --->   Operation 6982 'select' 'select_ln82_199' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 6983 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_89)   --->   "%xor_ln82_89 = xor i1 %icmp_ln82_89, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6983 'xor' 'xor_ln82_89' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6984 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_89 = and i1 %icmp_ln59_90, i1 %xor_ln82_89" [firmware/model_test.cpp:82]   --->   Operation 6984 'and' 'and_ln82_89' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6985 [1/1] (0.27ns)   --->   "%check_bit_90 = select i1 %icmp_ln82_89, i2 2, i2 %check_bit_89" [firmware/model_test.cpp:82]   --->   Operation 6985 'select' 'check_bit_90' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 6986 [1/1] (0.00ns)   --->   "%zext_ln82_90 = zext i1 %icmp_ln59_91" [firmware/model_test.cpp:82]   --->   Operation 6986 'zext' 'zext_ln82_90' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 6987 [1/1] (0.43ns)   --->   "%icmp_ln82_90 = icmp_eq  i2 %zext_ln82_90, i2 %check_bit_90" [firmware/model_test.cpp:82]   --->   Operation 6987 'icmp' 'icmp_ln82_90' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6988 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_90)   --->   "%xor_ln82_90 = xor i1 %icmp_ln82_90, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6988 'xor' 'xor_ln82_90' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6989 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_90 = and i1 %icmp_ln59_91, i1 %xor_ln82_90" [firmware/model_test.cpp:82]   --->   Operation 6989 'and' 'and_ln82_90' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6990 [1/1] (0.27ns)   --->   "%check_bit_91 = select i1 %icmp_ln82_90, i2 2, i2 %check_bit_90" [firmware/model_test.cpp:82]   --->   Operation 6990 'select' 'check_bit_91' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 6991 [1/1] (0.00ns)   --->   "%zext_ln82_91 = zext i1 %icmp_ln59_92" [firmware/model_test.cpp:82]   --->   Operation 6991 'zext' 'zext_ln82_91' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 6992 [1/1] (0.43ns)   --->   "%icmp_ln82_91 = icmp_eq  i2 %zext_ln82_91, i2 %check_bit_91" [firmware/model_test.cpp:82]   --->   Operation 6992 'icmp' 'icmp_ln82_91' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6993 [1/1] (0.12ns)   --->   "%or_ln82_106 = or i1 %icmp_ln82_91, i1 %icmp_ln82_90" [firmware/model_test.cpp:82]   --->   Operation 6993 'or' 'or_ln82_106' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6994 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_207)   --->   "%select_ln82_202 = select i1 %icmp_ln82_91, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 6994 'select' 'select_ln82_202' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 6995 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_207)   --->   "%select_ln82_203 = select i1 %or_ln82_106, i4 %select_ln82_202, i4 %select_ln82_199" [firmware/model_test.cpp:82]   --->   Operation 6995 'select' 'select_ln82_203' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 6996 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_91)   --->   "%xor_ln82_91 = xor i1 %icmp_ln82_91, i1 1" [firmware/model_test.cpp:82]   --->   Operation 6996 'xor' 'xor_ln82_91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6997 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_91 = and i1 %icmp_ln59_92, i1 %xor_ln82_91" [firmware/model_test.cpp:82]   --->   Operation 6997 'and' 'and_ln82_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 6998 [1/1] (0.27ns)   --->   "%check_bit_92 = select i1 %icmp_ln82_91, i2 2, i2 %check_bit_91" [firmware/model_test.cpp:82]   --->   Operation 6998 'select' 'check_bit_92' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 6999 [1/1] (0.00ns)   --->   "%zext_ln82_92 = zext i1 %icmp_ln59_93" [firmware/model_test.cpp:82]   --->   Operation 6999 'zext' 'zext_ln82_92' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7000 [1/1] (0.43ns)   --->   "%icmp_ln82_92 = icmp_eq  i2 %zext_ln82_92, i2 %check_bit_92" [firmware/model_test.cpp:82]   --->   Operation 7000 'icmp' 'icmp_ln82_92' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7001 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_92)   --->   "%xor_ln82_92 = xor i1 %icmp_ln82_92, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7001 'xor' 'xor_ln82_92' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7002 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_92 = and i1 %icmp_ln59_93, i1 %xor_ln82_92" [firmware/model_test.cpp:82]   --->   Operation 7002 'and' 'and_ln82_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7003 [1/1] (0.27ns)   --->   "%check_bit_93 = select i1 %icmp_ln82_92, i2 2, i2 %check_bit_92" [firmware/model_test.cpp:82]   --->   Operation 7003 'select' 'check_bit_93' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7004 [1/1] (0.00ns)   --->   "%zext_ln82_93 = zext i1 %icmp_ln59_94" [firmware/model_test.cpp:82]   --->   Operation 7004 'zext' 'zext_ln82_93' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7005 [1/1] (0.43ns)   --->   "%icmp_ln82_93 = icmp_eq  i2 %zext_ln82_93, i2 %check_bit_93" [firmware/model_test.cpp:82]   --->   Operation 7005 'icmp' 'icmp_ln82_93' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7006 [1/1] (0.12ns)   --->   "%or_ln82_107 = or i1 %icmp_ln82_93, i1 %icmp_ln82_92" [firmware/model_test.cpp:82]   --->   Operation 7006 'or' 'or_ln82_107' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7007 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_207)   --->   "%select_ln82_206 = select i1 %icmp_ln82_93, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 7007 'select' 'select_ln82_206' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7008 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_207 = select i1 %or_ln82_107, i4 %select_ln82_206, i4 %select_ln82_203" [firmware/model_test.cpp:82]   --->   Operation 7008 'select' 'select_ln82_207' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7009 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_93)   --->   "%xor_ln82_93 = xor i1 %icmp_ln82_93, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7009 'xor' 'xor_ln82_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7010 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_93 = and i1 %icmp_ln59_94, i1 %xor_ln82_93" [firmware/model_test.cpp:82]   --->   Operation 7010 'and' 'and_ln82_93' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7011 [1/1] (0.27ns)   --->   "%check_bit_94 = select i1 %icmp_ln82_93, i2 2, i2 %check_bit_93" [firmware/model_test.cpp:82]   --->   Operation 7011 'select' 'check_bit_94' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7012 [1/1] (0.00ns)   --->   "%zext_ln82_94 = zext i1 %icmp_ln59_95" [firmware/model_test.cpp:82]   --->   Operation 7012 'zext' 'zext_ln82_94' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7013 [1/1] (0.43ns)   --->   "%icmp_ln82_94 = icmp_eq  i2 %zext_ln82_94, i2 %check_bit_94" [firmware/model_test.cpp:82]   --->   Operation 7013 'icmp' 'icmp_ln82_94' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7014 [1/1] (0.12ns)   --->   "%or_ln91_3 = or i1 %or_ln82_106, i1 %or_ln82_105" [firmware/model_test.cpp:91]   --->   Operation 7014 'or' 'or_ln91_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7015 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_406)   --->   "%select_ln82_388 = select i1 %icmp_ln82_177, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7015 'select' 'select_ln82_388' <Predicate = (or_ln82_209)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7016 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_406)   --->   "%select_ln82_389 = select i1 %or_ln82_209, i4 %select_ln82_388, i4 %select_ln82_383" [firmware/model_test.cpp:82]   --->   Operation 7016 'select' 'select_ln82_389' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7017 [1/1] (0.00ns)   --->   "%zext_ln82_185 = zext i1 %and_ln82_87" [firmware/model_test.cpp:82]   --->   Operation 7017 'zext' 'zext_ln82_185' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7018 [1/1] (0.43ns)   --->   "%icmp_ln82_185 = icmp_eq  i2 %zext_ln82_185, i2 %check_bit_185" [firmware/model_test.cpp:82]   --->   Operation 7018 'icmp' 'icmp_ln82_185' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7019 [1/1] (0.12ns)   --->   "%or_ln82_214 = or i1 %icmp_ln82_185, i1 %icmp_ln82_184" [firmware/model_test.cpp:82]   --->   Operation 7019 'or' 'or_ln82_214' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7020 [1/1] (0.12ns)   --->   "%or_ln82_215 = or i1 %or_ln82_214, i1 %or_ln82_213" [firmware/model_test.cpp:82]   --->   Operation 7020 'or' 'or_ln82_215' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7021 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_406)   --->   "%or_ln82_1099 = or i1 %or_ln82_215, i1 %or_ln82_212" [firmware/model_test.cpp:82]   --->   Operation 7021 'or' 'or_ln82_1099' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7022 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_406 = select i1 %or_ln82_1099, i4 9, i4 %select_ln82_389" [firmware/model_test.cpp:82]   --->   Operation 7022 'select' 'select_ln82_406' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7023 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_414)   --->   "%select_ln82_407 = select i1 %icmp_ln82_185, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7023 'select' 'select_ln82_407' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7024 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_414)   --->   "%select_ln82_408 = select i1 %or_ln82_214, i4 %select_ln82_407, i4 %select_ln82_403" [firmware/model_test.cpp:82]   --->   Operation 7024 'select' 'select_ln82_408' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7025 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_185)   --->   "%xor_ln82_185 = xor i1 %icmp_ln82_185, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7025 'xor' 'xor_ln82_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7026 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_185 = and i1 %and_ln82_87, i1 %xor_ln82_185" [firmware/model_test.cpp:82]   --->   Operation 7026 'and' 'and_ln82_185' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7027 [1/1] (0.27ns)   --->   "%check_bit_186 = select i1 %icmp_ln82_185, i2 2, i2 %check_bit_185" [firmware/model_test.cpp:82]   --->   Operation 7027 'select' 'check_bit_186' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7028 [1/1] (0.00ns)   --->   "%zext_ln82_186 = zext i1 %and_ln82_88" [firmware/model_test.cpp:82]   --->   Operation 7028 'zext' 'zext_ln82_186' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7029 [1/1] (0.43ns)   --->   "%icmp_ln82_186 = icmp_eq  i2 %zext_ln82_186, i2 %check_bit_186" [firmware/model_test.cpp:82]   --->   Operation 7029 'icmp' 'icmp_ln82_186' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7030 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_186)   --->   "%xor_ln82_186 = xor i1 %icmp_ln82_186, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7030 'xor' 'xor_ln82_186' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7031 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_186 = and i1 %and_ln82_88, i1 %xor_ln82_186" [firmware/model_test.cpp:82]   --->   Operation 7031 'and' 'and_ln82_186' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7032 [1/1] (0.27ns)   --->   "%check_bit_187 = select i1 %icmp_ln82_186, i2 2, i2 %check_bit_186" [firmware/model_test.cpp:82]   --->   Operation 7032 'select' 'check_bit_187' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7033 [1/1] (0.00ns)   --->   "%zext_ln82_187 = zext i1 %and_ln82_89" [firmware/model_test.cpp:82]   --->   Operation 7033 'zext' 'zext_ln82_187' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7034 [1/1] (0.43ns)   --->   "%icmp_ln82_187 = icmp_eq  i2 %zext_ln82_187, i2 %check_bit_187" [firmware/model_test.cpp:82]   --->   Operation 7034 'icmp' 'icmp_ln82_187' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7035 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_412)   --->   "%select_ln82_411 = select i1 %icmp_ln82_187, i4 10, i4 9" [firmware/model_test.cpp:82]   --->   Operation 7035 'select' 'select_ln82_411' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7036 [1/1] (0.12ns)   --->   "%or_ln82_216 = or i1 %icmp_ln82_187, i1 %icmp_ln82_186" [firmware/model_test.cpp:82]   --->   Operation 7036 'or' 'or_ln82_216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7037 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_412 = select i1 %or_ln82_216, i4 %select_ln82_411, i4 %select_ln82_406" [firmware/model_test.cpp:82]   --->   Operation 7037 'select' 'select_ln82_412' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7038 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_414)   --->   "%select_ln82_413 = select i1 %icmp_ln82_187, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 7038 'select' 'select_ln82_413' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7039 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_414 = select i1 %or_ln82_216, i4 %select_ln82_413, i4 %select_ln82_408" [firmware/model_test.cpp:82]   --->   Operation 7039 'select' 'select_ln82_414' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7040 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_187)   --->   "%xor_ln82_187 = xor i1 %icmp_ln82_187, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7040 'xor' 'xor_ln82_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7041 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_187 = and i1 %and_ln82_89, i1 %xor_ln82_187" [firmware/model_test.cpp:82]   --->   Operation 7041 'and' 'and_ln82_187' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7042 [1/1] (0.27ns)   --->   "%check_bit_188 = select i1 %icmp_ln82_187, i2 2, i2 %check_bit_187" [firmware/model_test.cpp:82]   --->   Operation 7042 'select' 'check_bit_188' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7043 [1/1] (0.00ns)   --->   "%zext_ln82_188 = zext i1 %and_ln82_90" [firmware/model_test.cpp:82]   --->   Operation 7043 'zext' 'zext_ln82_188' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7044 [1/1] (0.43ns)   --->   "%icmp_ln82_188 = icmp_eq  i2 %zext_ln82_188, i2 %check_bit_188" [firmware/model_test.cpp:82]   --->   Operation 7044 'icmp' 'icmp_ln82_188' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7045 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_188)   --->   "%xor_ln82_188 = xor i1 %icmp_ln82_188, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7045 'xor' 'xor_ln82_188' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7046 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_188 = and i1 %and_ln82_90, i1 %xor_ln82_188" [firmware/model_test.cpp:82]   --->   Operation 7046 'and' 'and_ln82_188' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7047 [1/1] (0.27ns)   --->   "%check_bit_189 = select i1 %icmp_ln82_188, i2 2, i2 %check_bit_188" [firmware/model_test.cpp:82]   --->   Operation 7047 'select' 'check_bit_189' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7048 [1/1] (0.00ns)   --->   "%zext_ln82_189 = zext i1 %and_ln82_91" [firmware/model_test.cpp:82]   --->   Operation 7048 'zext' 'zext_ln82_189' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7049 [1/1] (0.43ns)   --->   "%icmp_ln82_189 = icmp_eq  i2 %zext_ln82_189, i2 %check_bit_189" [firmware/model_test.cpp:82]   --->   Operation 7049 'icmp' 'icmp_ln82_189' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7050 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_189)   --->   "%xor_ln82_189 = xor i1 %icmp_ln82_189, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7050 'xor' 'xor_ln82_189' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7051 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_189 = and i1 %and_ln82_91, i1 %xor_ln82_189" [firmware/model_test.cpp:82]   --->   Operation 7051 'and' 'and_ln82_189' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7052 [1/1] (0.27ns)   --->   "%check_bit_190 = select i1 %icmp_ln82_189, i2 2, i2 %check_bit_189" [firmware/model_test.cpp:82]   --->   Operation 7052 'select' 'check_bit_190' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7053 [1/1] (0.00ns)   --->   "%zext_ln82_190 = zext i1 %and_ln82_92" [firmware/model_test.cpp:82]   --->   Operation 7053 'zext' 'zext_ln82_190' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7054 [1/1] (0.43ns)   --->   "%icmp_ln82_190 = icmp_eq  i2 %zext_ln82_190, i2 %check_bit_190" [firmware/model_test.cpp:82]   --->   Operation 7054 'icmp' 'icmp_ln82_190' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7055 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_190)   --->   "%xor_ln82_190 = xor i1 %icmp_ln82_190, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7055 'xor' 'xor_ln82_190' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7056 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_190 = and i1 %and_ln82_92, i1 %xor_ln82_190" [firmware/model_test.cpp:82]   --->   Operation 7056 'and' 'and_ln82_190' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7057 [1/1] (0.27ns)   --->   "%check_bit_191 = select i1 %icmp_ln82_190, i2 2, i2 %check_bit_190" [firmware/model_test.cpp:82]   --->   Operation 7057 'select' 'check_bit_191' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7058 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_620)   --->   "%select_ln82_602 = select i1 %icmp_ln82_274, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7058 'select' 'select_ln82_602' <Predicate = (or_ln82_320)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7059 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_620)   --->   "%select_ln82_603 = select i1 %or_ln82_320, i4 %select_ln82_602, i4 %select_ln82_597" [firmware/model_test.cpp:82]   --->   Operation 7059 'select' 'select_ln82_603' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7060 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_622)   --->   "%select_ln82_616 = select i1 %icmp_ln82_280, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 7060 'select' 'select_ln82_616' <Predicate = (or_ln82_324)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7061 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_622)   --->   "%select_ln82_617 = select i1 %or_ln82_324, i4 %select_ln82_616, i4 %select_ln82_613" [firmware/model_test.cpp:82]   --->   Operation 7061 'select' 'select_ln82_617' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7062 [1/1] (0.00ns)   --->   "%zext_ln82_281 = zext i1 %and_ln82_184" [firmware/model_test.cpp:82]   --->   Operation 7062 'zext' 'zext_ln82_281' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7063 [1/1] (0.43ns)   --->   "%icmp_ln82_281 = icmp_eq  i2 %zext_ln82_281, i2 %check_bit_281" [firmware/model_test.cpp:82]   --->   Operation 7063 'icmp' 'icmp_ln82_281' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7064 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_281)   --->   "%xor_ln82_281 = xor i1 %icmp_ln82_281, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7064 'xor' 'xor_ln82_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7065 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_281 = and i1 %and_ln82_184, i1 %xor_ln82_281" [firmware/model_test.cpp:82]   --->   Operation 7065 'and' 'and_ln82_281' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7066 [1/1] (0.27ns)   --->   "%check_bit_282 = select i1 %icmp_ln82_281, i2 2, i2 %check_bit_281" [firmware/model_test.cpp:82]   --->   Operation 7066 'select' 'check_bit_282' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7067 [1/1] (0.00ns)   --->   "%zext_ln82_282 = zext i1 %and_ln82_185" [firmware/model_test.cpp:82]   --->   Operation 7067 'zext' 'zext_ln82_282' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7068 [1/1] (0.43ns)   --->   "%icmp_ln82_282 = icmp_eq  i2 %zext_ln82_282, i2 %check_bit_282" [firmware/model_test.cpp:82]   --->   Operation 7068 'icmp' 'icmp_ln82_282' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7069 [1/1] (0.12ns)   --->   "%or_ln82_325 = or i1 %icmp_ln82_282, i1 %icmp_ln82_281" [firmware/model_test.cpp:82]   --->   Operation 7069 'or' 'or_ln82_325' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7070 [1/1] (0.12ns)   --->   "%or_ln82_326 = or i1 %or_ln82_325, i1 %or_ln82_324" [firmware/model_test.cpp:82]   --->   Operation 7070 'or' 'or_ln82_326' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7071 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_620)   --->   "%or_ln82_1102 = or i1 %or_ln82_326, i1 %or_ln82_323" [firmware/model_test.cpp:82]   --->   Operation 7071 'or' 'or_ln82_1102' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7072 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_620 = select i1 %or_ln82_1102, i4 9, i4 %select_ln82_603" [firmware/model_test.cpp:82]   --->   Operation 7072 'select' 'select_ln82_620' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7073 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_622)   --->   "%select_ln82_621 = select i1 %icmp_ln82_282, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7073 'select' 'select_ln82_621' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7074 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_622 = select i1 %or_ln82_325, i4 %select_ln82_621, i4 %select_ln82_617" [firmware/model_test.cpp:82]   --->   Operation 7074 'select' 'select_ln82_622' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7075 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_282)   --->   "%xor_ln82_282 = xor i1 %icmp_ln82_282, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7075 'xor' 'xor_ln82_282' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7076 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_282 = and i1 %and_ln82_185, i1 %xor_ln82_282" [firmware/model_test.cpp:82]   --->   Operation 7076 'and' 'and_ln82_282' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7077 [1/1] (0.27ns)   --->   "%check_bit_283 = select i1 %icmp_ln82_282, i2 2, i2 %check_bit_282" [firmware/model_test.cpp:82]   --->   Operation 7077 'select' 'check_bit_283' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7078 [1/1] (0.00ns)   --->   "%zext_ln82_283 = zext i1 %and_ln82_186" [firmware/model_test.cpp:82]   --->   Operation 7078 'zext' 'zext_ln82_283' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7079 [1/1] (0.43ns)   --->   "%icmp_ln82_283 = icmp_eq  i2 %zext_ln82_283, i2 %check_bit_283" [firmware/model_test.cpp:82]   --->   Operation 7079 'icmp' 'icmp_ln82_283' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7080 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_283)   --->   "%xor_ln82_283 = xor i1 %icmp_ln82_283, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7080 'xor' 'xor_ln82_283' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7081 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_283 = and i1 %and_ln82_186, i1 %xor_ln82_283" [firmware/model_test.cpp:82]   --->   Operation 7081 'and' 'and_ln82_283' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7082 [1/1] (0.27ns)   --->   "%check_bit_284 = select i1 %icmp_ln82_283, i2 2, i2 %check_bit_283" [firmware/model_test.cpp:82]   --->   Operation 7082 'select' 'check_bit_284' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7083 [1/1] (0.00ns)   --->   "%zext_ln82_284 = zext i1 %and_ln82_187" [firmware/model_test.cpp:82]   --->   Operation 7083 'zext' 'zext_ln82_284' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7084 [1/1] (0.43ns)   --->   "%icmp_ln82_284 = icmp_eq  i2 %zext_ln82_284, i2 %check_bit_284" [firmware/model_test.cpp:82]   --->   Operation 7084 'icmp' 'icmp_ln82_284' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7085 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_626)   --->   "%select_ln82_625 = select i1 %icmp_ln82_284, i4 10, i4 9" [firmware/model_test.cpp:82]   --->   Operation 7085 'select' 'select_ln82_625' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7086 [1/1] (0.12ns)   --->   "%or_ln82_327 = or i1 %icmp_ln82_284, i1 %icmp_ln82_283" [firmware/model_test.cpp:82]   --->   Operation 7086 'or' 'or_ln82_327' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7087 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_626 = select i1 %or_ln82_327, i4 %select_ln82_625, i4 %select_ln82_620" [firmware/model_test.cpp:82]   --->   Operation 7087 'select' 'select_ln82_626' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7088 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_284)   --->   "%xor_ln82_284 = xor i1 %icmp_ln82_284, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7088 'xor' 'xor_ln82_284' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7089 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_284 = and i1 %and_ln82_187, i1 %xor_ln82_284" [firmware/model_test.cpp:82]   --->   Operation 7089 'and' 'and_ln82_284' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7090 [1/1] (0.27ns)   --->   "%check_bit_285 = select i1 %icmp_ln82_284, i2 2, i2 %check_bit_284" [firmware/model_test.cpp:82]   --->   Operation 7090 'select' 'check_bit_285' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7091 [1/1] (0.00ns)   --->   "%zext_ln82_285 = zext i1 %and_ln82_188" [firmware/model_test.cpp:82]   --->   Operation 7091 'zext' 'zext_ln82_285' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7092 [1/1] (0.43ns)   --->   "%icmp_ln82_285 = icmp_eq  i2 %zext_ln82_285, i2 %check_bit_285" [firmware/model_test.cpp:82]   --->   Operation 7092 'icmp' 'icmp_ln82_285' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7093 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_285)   --->   "%xor_ln82_285 = xor i1 %icmp_ln82_285, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7093 'xor' 'xor_ln82_285' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7094 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_285 = and i1 %and_ln82_188, i1 %xor_ln82_285" [firmware/model_test.cpp:82]   --->   Operation 7094 'and' 'and_ln82_285' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7095 [1/1] (0.27ns)   --->   "%check_bit_286 = select i1 %icmp_ln82_285, i2 2, i2 %check_bit_285" [firmware/model_test.cpp:82]   --->   Operation 7095 'select' 'check_bit_286' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7096 [1/1] (0.00ns)   --->   "%zext_ln82_286 = zext i1 %and_ln82_189" [firmware/model_test.cpp:82]   --->   Operation 7096 'zext' 'zext_ln82_286' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7097 [1/1] (0.43ns)   --->   "%icmp_ln82_286 = icmp_eq  i2 %zext_ln82_286, i2 %check_bit_286" [firmware/model_test.cpp:82]   --->   Operation 7097 'icmp' 'icmp_ln82_286' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7098 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_286)   --->   "%xor_ln82_286 = xor i1 %icmp_ln82_286, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7098 'xor' 'xor_ln82_286' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7099 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_286 = and i1 %and_ln82_189, i1 %xor_ln82_286" [firmware/model_test.cpp:82]   --->   Operation 7099 'and' 'and_ln82_286' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7100 [1/1] (0.27ns)   --->   "%check_bit_287 = select i1 %icmp_ln82_286, i2 2, i2 %check_bit_286" [firmware/model_test.cpp:82]   --->   Operation 7100 'select' 'check_bit_287' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7101 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_832)   --->   "%select_ln82_814 = select i1 %icmp_ln82_370, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7101 'select' 'select_ln82_814' <Predicate = (or_ln82_430)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7102 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_832)   --->   "%select_ln82_815 = select i1 %or_ln82_430, i4 %select_ln82_814, i4 %select_ln82_809" [firmware/model_test.cpp:82]   --->   Operation 7102 'select' 'select_ln82_815' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7103 [1/1] (0.00ns)   --->   "%zext_ln82_376 = zext i1 %and_ln82_280" [firmware/model_test.cpp:82]   --->   Operation 7103 'zext' 'zext_ln82_376' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7104 [1/1] (0.43ns)   --->   "%icmp_ln82_376 = icmp_eq  i2 %zext_ln82_376, i2 %check_bit_376" [firmware/model_test.cpp:82]   --->   Operation 7104 'icmp' 'icmp_ln82_376' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7105 [1/1] (0.12ns)   --->   "%or_ln82_434 = or i1 %icmp_ln82_376, i1 %icmp_ln82_375" [firmware/model_test.cpp:82]   --->   Operation 7105 'or' 'or_ln82_434' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7106 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_834)   --->   "%select_ln82_828 = select i1 %icmp_ln82_376, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 7106 'select' 'select_ln82_828' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7107 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_834)   --->   "%select_ln82_829 = select i1 %or_ln82_434, i4 %select_ln82_828, i4 %select_ln82_825" [firmware/model_test.cpp:82]   --->   Operation 7107 'select' 'select_ln82_829' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7108 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_376)   --->   "%xor_ln82_376 = xor i1 %icmp_ln82_376, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7108 'xor' 'xor_ln82_376' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7109 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_376 = and i1 %and_ln82_280, i1 %xor_ln82_376" [firmware/model_test.cpp:82]   --->   Operation 7109 'and' 'and_ln82_376' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7110 [1/1] (0.27ns)   --->   "%check_bit_377 = select i1 %icmp_ln82_376, i2 2, i2 %check_bit_376" [firmware/model_test.cpp:82]   --->   Operation 7110 'select' 'check_bit_377' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7111 [1/1] (0.00ns)   --->   "%zext_ln82_377 = zext i1 %and_ln82_281" [firmware/model_test.cpp:82]   --->   Operation 7111 'zext' 'zext_ln82_377' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7112 [1/1] (0.43ns)   --->   "%icmp_ln82_377 = icmp_eq  i2 %zext_ln82_377, i2 %check_bit_377" [firmware/model_test.cpp:82]   --->   Operation 7112 'icmp' 'icmp_ln82_377' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7113 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_377)   --->   "%xor_ln82_377 = xor i1 %icmp_ln82_377, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7113 'xor' 'xor_ln82_377' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7114 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_377 = and i1 %and_ln82_281, i1 %xor_ln82_377" [firmware/model_test.cpp:82]   --->   Operation 7114 'and' 'and_ln82_377' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7115 [1/1] (0.27ns)   --->   "%check_bit_378 = select i1 %icmp_ln82_377, i2 2, i2 %check_bit_377" [firmware/model_test.cpp:82]   --->   Operation 7115 'select' 'check_bit_378' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7116 [1/1] (0.00ns)   --->   "%zext_ln82_378 = zext i1 %and_ln82_282" [firmware/model_test.cpp:82]   --->   Operation 7116 'zext' 'zext_ln82_378' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7117 [1/1] (0.43ns)   --->   "%icmp_ln82_378 = icmp_eq  i2 %zext_ln82_378, i2 %check_bit_378" [firmware/model_test.cpp:82]   --->   Operation 7117 'icmp' 'icmp_ln82_378' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7118 [1/1] (0.12ns)   --->   "%or_ln82_435 = or i1 %icmp_ln82_378, i1 %icmp_ln82_377" [firmware/model_test.cpp:82]   --->   Operation 7118 'or' 'or_ln82_435' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7119 [1/1] (0.12ns)   --->   "%or_ln82_436 = or i1 %or_ln82_435, i1 %or_ln82_434" [firmware/model_test.cpp:82]   --->   Operation 7119 'or' 'or_ln82_436' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7120 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_832)   --->   "%or_ln82_1105 = or i1 %or_ln82_436, i1 %or_ln82_433" [firmware/model_test.cpp:82]   --->   Operation 7120 'or' 'or_ln82_1105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7121 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_832 = select i1 %or_ln82_1105, i4 9, i4 %select_ln82_815" [firmware/model_test.cpp:82]   --->   Operation 7121 'select' 'select_ln82_832' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7122 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_834)   --->   "%select_ln82_833 = select i1 %icmp_ln82_378, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7122 'select' 'select_ln82_833' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7123 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_834 = select i1 %or_ln82_435, i4 %select_ln82_833, i4 %select_ln82_829" [firmware/model_test.cpp:82]   --->   Operation 7123 'select' 'select_ln82_834' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7124 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_378)   --->   "%xor_ln82_378 = xor i1 %icmp_ln82_378, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7124 'xor' 'xor_ln82_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7125 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_378 = and i1 %and_ln82_282, i1 %xor_ln82_378" [firmware/model_test.cpp:82]   --->   Operation 7125 'and' 'and_ln82_378' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7126 [1/1] (0.27ns)   --->   "%check_bit_379 = select i1 %icmp_ln82_378, i2 2, i2 %check_bit_378" [firmware/model_test.cpp:82]   --->   Operation 7126 'select' 'check_bit_379' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7127 [1/1] (0.00ns)   --->   "%zext_ln82_379 = zext i1 %and_ln82_283" [firmware/model_test.cpp:82]   --->   Operation 7127 'zext' 'zext_ln82_379' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7128 [1/1] (0.43ns)   --->   "%icmp_ln82_379 = icmp_eq  i2 %zext_ln82_379, i2 %check_bit_379" [firmware/model_test.cpp:82]   --->   Operation 7128 'icmp' 'icmp_ln82_379' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7129 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_379)   --->   "%xor_ln82_379 = xor i1 %icmp_ln82_379, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7129 'xor' 'xor_ln82_379' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7130 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_379 = and i1 %and_ln82_283, i1 %xor_ln82_379" [firmware/model_test.cpp:82]   --->   Operation 7130 'and' 'and_ln82_379' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7131 [1/1] (0.27ns)   --->   "%check_bit_380 = select i1 %icmp_ln82_379, i2 2, i2 %check_bit_379" [firmware/model_test.cpp:82]   --->   Operation 7131 'select' 'check_bit_380' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7132 [1/1] (0.00ns)   --->   "%zext_ln82_380 = zext i1 %and_ln82_284" [firmware/model_test.cpp:82]   --->   Operation 7132 'zext' 'zext_ln82_380' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7133 [1/1] (0.43ns)   --->   "%icmp_ln82_380 = icmp_eq  i2 %zext_ln82_380, i2 %check_bit_380" [firmware/model_test.cpp:82]   --->   Operation 7133 'icmp' 'icmp_ln82_380' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7134 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_838)   --->   "%select_ln82_837 = select i1 %icmp_ln82_380, i4 10, i4 9" [firmware/model_test.cpp:82]   --->   Operation 7134 'select' 'select_ln82_837' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7135 [1/1] (0.12ns)   --->   "%or_ln82_437 = or i1 %icmp_ln82_380, i1 %icmp_ln82_379" [firmware/model_test.cpp:82]   --->   Operation 7135 'or' 'or_ln82_437' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7136 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_838 = select i1 %or_ln82_437, i4 %select_ln82_837, i4 %select_ln82_832" [firmware/model_test.cpp:82]   --->   Operation 7136 'select' 'select_ln82_838' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7137 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_380)   --->   "%xor_ln82_380 = xor i1 %icmp_ln82_380, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7137 'xor' 'xor_ln82_380' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7138 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_380 = and i1 %and_ln82_284, i1 %xor_ln82_380" [firmware/model_test.cpp:82]   --->   Operation 7138 'and' 'and_ln82_380' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7139 [1/1] (0.27ns)   --->   "%check_bit_381 = select i1 %icmp_ln82_380, i2 2, i2 %check_bit_380" [firmware/model_test.cpp:82]   --->   Operation 7139 'select' 'check_bit_381' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7140 [1/1] (0.00ns)   --->   "%zext_ln82_381 = zext i1 %and_ln82_285" [firmware/model_test.cpp:82]   --->   Operation 7140 'zext' 'zext_ln82_381' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7141 [1/1] (0.43ns)   --->   "%icmp_ln82_381 = icmp_eq  i2 %zext_ln82_381, i2 %check_bit_381" [firmware/model_test.cpp:82]   --->   Operation 7141 'icmp' 'icmp_ln82_381' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7142 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_381)   --->   "%xor_ln82_381 = xor i1 %icmp_ln82_381, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7142 'xor' 'xor_ln82_381' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7143 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_381 = and i1 %and_ln82_285, i1 %xor_ln82_381" [firmware/model_test.cpp:82]   --->   Operation 7143 'and' 'and_ln82_381' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7144 [1/1] (0.27ns)   --->   "%check_bit_382 = select i1 %icmp_ln82_381, i2 2, i2 %check_bit_381" [firmware/model_test.cpp:82]   --->   Operation 7144 'select' 'check_bit_382' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7145 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1042)   --->   "%select_ln82_1024 = select i1 %icmp_ln82_465, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7145 'select' 'select_ln82_1024' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7146 [1/1] (0.12ns)   --->   "%or_ln82_540 = or i1 %icmp_ln82_465, i1 %icmp_ln82_464" [firmware/model_test.cpp:82]   --->   Operation 7146 'or' 'or_ln82_540' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7147 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1042)   --->   "%select_ln82_1025 = select i1 %or_ln82_540, i4 %select_ln82_1024, i4 %select_ln82_1019" [firmware/model_test.cpp:82]   --->   Operation 7147 'select' 'select_ln82_1025' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7148 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1031)   --->   "%select_ln82_1026 = select i1 %icmp_ln82_465, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 7148 'select' 'select_ln82_1026' <Predicate = (!or_ln82_542)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7149 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1031)   --->   "%select_ln82_1027 = select i1 %or_ln82_540, i4 %select_ln82_1026, i4 %select_ln82_1021" [firmware/model_test.cpp:82]   --->   Operation 7149 'select' 'select_ln82_1027' <Predicate = (!or_ln82_542)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7150 [1/1] (0.12ns)   --->   "%or_ln82_541 = or i1 %icmp_ln82_467, i1 %icmp_ln82_466" [firmware/model_test.cpp:82]   --->   Operation 7150 'or' 'or_ln82_541' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7151 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1031)   --->   "%select_ln82_1030 = select i1 %icmp_ln82_467, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 7151 'select' 'select_ln82_1030' <Predicate = (!or_ln82_542)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7152 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1031 = select i1 %or_ln82_541, i4 %select_ln82_1030, i4 %select_ln82_1027" [firmware/model_test.cpp:82]   --->   Operation 7152 'select' 'select_ln82_1031' <Predicate = (!or_ln82_542)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7153 [1/1] (0.12ns)   --->   "%or_ln82_543 = or i1 %or_ln82_542, i1 %or_ln82_541" [firmware/model_test.cpp:82]   --->   Operation 7153 'or' 'or_ln82_543' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7154 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1039)   --->   "%select_ln82_1034 = select i1 %icmp_ln82_469, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 7154 'select' 'select_ln82_1034' <Predicate = (or_ln82_542)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7155 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1039)   --->   "%select_ln82_1035 = select i1 %or_ln82_542, i4 %select_ln82_1034, i4 %select_ln82_1031" [firmware/model_test.cpp:82]   --->   Operation 7155 'select' 'select_ln82_1035' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7156 [1/1] (0.00ns)   --->   "%zext_ln82_470 = zext i1 %and_ln82_375" [firmware/model_test.cpp:82]   --->   Operation 7156 'zext' 'zext_ln82_470' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7157 [1/1] (0.43ns)   --->   "%icmp_ln82_470 = icmp_eq  i2 %zext_ln82_470, i2 %check_bit_470" [firmware/model_test.cpp:82]   --->   Operation 7157 'icmp' 'icmp_ln82_470' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7158 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_470)   --->   "%xor_ln82_470 = xor i1 %icmp_ln82_470, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7158 'xor' 'xor_ln82_470' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7159 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_470 = and i1 %and_ln82_375, i1 %xor_ln82_470" [firmware/model_test.cpp:82]   --->   Operation 7159 'and' 'and_ln82_470' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7160 [1/1] (0.27ns)   --->   "%check_bit_471 = select i1 %icmp_ln82_470, i2 2, i2 %check_bit_470" [firmware/model_test.cpp:82]   --->   Operation 7160 'select' 'check_bit_471' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7161 [1/1] (0.00ns)   --->   "%zext_ln82_471 = zext i1 %and_ln82_376" [firmware/model_test.cpp:82]   --->   Operation 7161 'zext' 'zext_ln82_471' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7162 [1/1] (0.43ns)   --->   "%icmp_ln82_471 = icmp_eq  i2 %zext_ln82_471, i2 %check_bit_471" [firmware/model_test.cpp:82]   --->   Operation 7162 'icmp' 'icmp_ln82_471' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7163 [1/1] (0.12ns)   --->   "%or_ln82_544 = or i1 %icmp_ln82_471, i1 %icmp_ln82_470" [firmware/model_test.cpp:82]   --->   Operation 7163 'or' 'or_ln82_544' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7164 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1039)   --->   "%select_ln82_1038 = select i1 %icmp_ln82_471, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 7164 'select' 'select_ln82_1038' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7165 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1039 = select i1 %or_ln82_544, i4 %select_ln82_1038, i4 %select_ln82_1035" [firmware/model_test.cpp:82]   --->   Operation 7165 'select' 'select_ln82_1039' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7166 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_471)   --->   "%xor_ln82_471 = xor i1 %icmp_ln82_471, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7166 'xor' 'xor_ln82_471' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7167 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_471 = and i1 %and_ln82_376, i1 %xor_ln82_471" [firmware/model_test.cpp:82]   --->   Operation 7167 'and' 'and_ln82_471' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7168 [1/1] (0.27ns)   --->   "%check_bit_472 = select i1 %icmp_ln82_471, i2 2, i2 %check_bit_471" [firmware/model_test.cpp:82]   --->   Operation 7168 'select' 'check_bit_472' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7169 [1/1] (0.00ns)   --->   "%zext_ln82_472 = zext i1 %and_ln82_377" [firmware/model_test.cpp:82]   --->   Operation 7169 'zext' 'zext_ln82_472' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7170 [1/1] (0.43ns)   --->   "%icmp_ln82_472 = icmp_eq  i2 %zext_ln82_472, i2 %check_bit_472" [firmware/model_test.cpp:82]   --->   Operation 7170 'icmp' 'icmp_ln82_472' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7171 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_472)   --->   "%xor_ln82_472 = xor i1 %icmp_ln82_472, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7171 'xor' 'xor_ln82_472' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7172 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_472 = and i1 %and_ln82_377, i1 %xor_ln82_472" [firmware/model_test.cpp:82]   --->   Operation 7172 'and' 'and_ln82_472' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7173 [1/1] (0.27ns)   --->   "%check_bit_473 = select i1 %icmp_ln82_472, i2 2, i2 %check_bit_472" [firmware/model_test.cpp:82]   --->   Operation 7173 'select' 'check_bit_473' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7174 [1/1] (0.00ns)   --->   "%zext_ln82_473 = zext i1 %and_ln82_378" [firmware/model_test.cpp:82]   --->   Operation 7174 'zext' 'zext_ln82_473' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7175 [1/1] (0.43ns)   --->   "%icmp_ln82_473 = icmp_eq  i2 %zext_ln82_473, i2 %check_bit_473" [firmware/model_test.cpp:82]   --->   Operation 7175 'icmp' 'icmp_ln82_473' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7176 [1/1] (0.12ns)   --->   "%or_ln82_545 = or i1 %icmp_ln82_473, i1 %icmp_ln82_472" [firmware/model_test.cpp:82]   --->   Operation 7176 'or' 'or_ln82_545' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7177 [1/1] (0.12ns)   --->   "%or_ln82_546 = or i1 %or_ln82_545, i1 %or_ln82_544" [firmware/model_test.cpp:82]   --->   Operation 7177 'or' 'or_ln82_546' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7178 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1042)   --->   "%or_ln82_1108 = or i1 %or_ln82_546, i1 %or_ln82_543" [firmware/model_test.cpp:82]   --->   Operation 7178 'or' 'or_ln82_1108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7179 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1042 = select i1 %or_ln82_1108, i4 9, i4 %select_ln82_1025" [firmware/model_test.cpp:82]   --->   Operation 7179 'select' 'select_ln82_1042' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7180 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_473)   --->   "%xor_ln82_473 = xor i1 %icmp_ln82_473, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7180 'xor' 'xor_ln82_473' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7181 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_473 = and i1 %and_ln82_378, i1 %xor_ln82_473" [firmware/model_test.cpp:82]   --->   Operation 7181 'and' 'and_ln82_473' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7182 [1/1] (0.27ns)   --->   "%check_bit_474 = select i1 %icmp_ln82_473, i2 2, i2 %check_bit_473" [firmware/model_test.cpp:82]   --->   Operation 7182 'select' 'check_bit_474' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7183 [1/1] (0.00ns)   --->   "%zext_ln82_474 = zext i1 %and_ln82_379" [firmware/model_test.cpp:82]   --->   Operation 7183 'zext' 'zext_ln82_474' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7184 [1/1] (0.43ns)   --->   "%icmp_ln82_474 = icmp_eq  i2 %zext_ln82_474, i2 %check_bit_474" [firmware/model_test.cpp:82]   --->   Operation 7184 'icmp' 'icmp_ln82_474' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7185 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_474)   --->   "%xor_ln82_474 = xor i1 %icmp_ln82_474, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7185 'xor' 'xor_ln82_474' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7186 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_474 = and i1 %and_ln82_379, i1 %xor_ln82_474" [firmware/model_test.cpp:82]   --->   Operation 7186 'and' 'and_ln82_474' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7187 [1/1] (0.27ns)   --->   "%check_bit_475 = select i1 %icmp_ln82_474, i2 2, i2 %check_bit_474" [firmware/model_test.cpp:82]   --->   Operation 7187 'select' 'check_bit_475' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7188 [1/1] (0.00ns)   --->   "%zext_ln82_475 = zext i1 %and_ln82_380" [firmware/model_test.cpp:82]   --->   Operation 7188 'zext' 'zext_ln82_475' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7189 [1/1] (0.43ns)   --->   "%icmp_ln82_475 = icmp_eq  i2 %zext_ln82_475, i2 %check_bit_475" [firmware/model_test.cpp:82]   --->   Operation 7189 'icmp' 'icmp_ln82_475' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7190 [1/1] (0.12ns)   --->   "%or_ln82_547 = or i1 %icmp_ln82_475, i1 %icmp_ln82_474" [firmware/model_test.cpp:82]   --->   Operation 7190 'or' 'or_ln82_547' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7191 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_475)   --->   "%xor_ln82_475 = xor i1 %icmp_ln82_475, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7191 'xor' 'xor_ln82_475' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7192 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_475 = and i1 %and_ln82_380, i1 %xor_ln82_475" [firmware/model_test.cpp:82]   --->   Operation 7192 'and' 'and_ln82_475' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7193 [1/1] (0.27ns)   --->   "%check_bit_476 = select i1 %icmp_ln82_475, i2 2, i2 %check_bit_475" [firmware/model_test.cpp:82]   --->   Operation 7193 'select' 'check_bit_476' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7194 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_461)   --->   "%select_ln91_417 = select i1 %icmp_ln82_469, i12 %tmp_83, i12 %tmp_82" [firmware/model_test.cpp:91]   --->   Operation 7194 'select' 'select_ln91_417' <Predicate = (or_ln82_542)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7195 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_418 = select i1 %icmp_ln82_467, i12 %tmp_81, i12 %tmp_80" [firmware/model_test.cpp:91]   --->   Operation 7195 'select' 'select_ln91_418' <Predicate = (!or_ln82_542)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7196 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_462)   --->   "%select_ln91_419 = select i1 %icmp_ln82_465, i12 %tmp_79, i12 %tmp_78" [firmware/model_test.cpp:91]   --->   Operation 7196 'select' 'select_ln91_419' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7197 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_420 = select i1 %icmp_ln82_463, i12 %tmp_77, i12 %tmp_76" [firmware/model_test.cpp:91]   --->   Operation 7197 'select' 'select_ln91_420' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7198 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_461 = select i1 %or_ln82_542, i12 %select_ln91_417, i12 %select_ln91_418" [firmware/model_test.cpp:91]   --->   Operation 7198 'select' 'select_ln91_461' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7199 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_462 = select i1 %or_ln82_540, i12 %select_ln91_419, i12 %select_ln91_420" [firmware/model_test.cpp:91]   --->   Operation 7199 'select' 'select_ln91_462' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7200 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_206)   --->   "%or_ln91_185 = or i1 %or_ln82_540, i1 %or_ln82_538" [firmware/model_test.cpp:91]   --->   Operation 7200 'or' 'or_ln91_185' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7201 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_494)   --->   "%select_ln91_483 = select i1 %or_ln82_543, i12 %select_ln91_461, i12 %select_ln91_462" [firmware/model_test.cpp:91]   --->   Operation 7201 'select' 'select_ln91_483' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7202 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_206 = or i1 %or_ln82_543, i1 %or_ln91_185" [firmware/model_test.cpp:91]   --->   Operation 7202 'or' 'or_ln91_206' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7203 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_494 = select i1 %or_ln91_206, i12 %select_ln91_483, i12 %select_ln91_484" [firmware/model_test.cpp:91]   --->   Operation 7203 'select' 'select_ln91_494' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7204 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1249)   --->   "%select_ln82_1231 = select i1 %icmp_ln82_559, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7204 'select' 'select_ln82_1231' <Predicate = (or_ln82_649)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7205 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1249)   --->   "%select_ln82_1232 = select i1 %or_ln82_649, i4 %select_ln82_1231, i4 %select_ln82_1226" [firmware/model_test.cpp:82]   --->   Operation 7205 'select' 'select_ln82_1232' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7206 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1238)   --->   "%select_ln82_1233 = select i1 %icmp_ln82_559, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 7206 'select' 'select_ln82_1233' <Predicate = (or_ln82_649)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7207 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1238)   --->   "%select_ln82_1234 = select i1 %or_ln82_649, i4 %select_ln82_1233, i4 %select_ln82_1228" [firmware/model_test.cpp:82]   --->   Operation 7207 'select' 'select_ln82_1234' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7208 [1/1] (0.12ns)   --->   "%or_ln82_650 = or i1 %icmp_ln82_561, i1 %icmp_ln82_560" [firmware/model_test.cpp:82]   --->   Operation 7208 'or' 'or_ln82_650' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7209 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1238)   --->   "%select_ln82_1237 = select i1 %icmp_ln82_561, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 7209 'select' 'select_ln82_1237' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7210 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1238 = select i1 %or_ln82_650, i4 %select_ln82_1237, i4 %select_ln82_1234" [firmware/model_test.cpp:82]   --->   Operation 7210 'select' 'select_ln82_1238' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7211 [1/1] (0.00ns)   --->   "%zext_ln82_563 = zext i1 %and_ln82_469" [firmware/model_test.cpp:82]   --->   Operation 7211 'zext' 'zext_ln82_563' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7212 [1/1] (0.43ns)   --->   "%icmp_ln82_563 = icmp_eq  i2 %zext_ln82_563, i2 %check_bit_563" [firmware/model_test.cpp:82]   --->   Operation 7212 'icmp' 'icmp_ln82_563' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7213 [1/1] (0.12ns)   --->   "%or_ln82_651 = or i1 %icmp_ln82_563, i1 %icmp_ln82_562" [firmware/model_test.cpp:82]   --->   Operation 7213 'or' 'or_ln82_651' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7214 [1/1] (0.12ns)   --->   "%or_ln82_652 = or i1 %or_ln82_651, i1 %or_ln82_650" [firmware/model_test.cpp:82]   --->   Operation 7214 'or' 'or_ln82_652' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7215 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1246)   --->   "%select_ln82_1241 = select i1 %icmp_ln82_563, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 7215 'select' 'select_ln82_1241' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7216 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1246)   --->   "%select_ln82_1242 = select i1 %or_ln82_651, i4 %select_ln82_1241, i4 %select_ln82_1238" [firmware/model_test.cpp:82]   --->   Operation 7216 'select' 'select_ln82_1242' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7217 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_563)   --->   "%xor_ln82_563 = xor i1 %icmp_ln82_563, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7217 'xor' 'xor_ln82_563' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7218 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_563 = and i1 %and_ln82_469, i1 %xor_ln82_563" [firmware/model_test.cpp:82]   --->   Operation 7218 'and' 'and_ln82_563' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7219 [1/1] (0.27ns)   --->   "%check_bit_564 = select i1 %icmp_ln82_563, i2 2, i2 %check_bit_563" [firmware/model_test.cpp:82]   --->   Operation 7219 'select' 'check_bit_564' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7220 [1/1] (0.00ns)   --->   "%zext_ln82_564 = zext i1 %and_ln82_470" [firmware/model_test.cpp:82]   --->   Operation 7220 'zext' 'zext_ln82_564' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7221 [1/1] (0.43ns)   --->   "%icmp_ln82_564 = icmp_eq  i2 %zext_ln82_564, i2 %check_bit_564" [firmware/model_test.cpp:82]   --->   Operation 7221 'icmp' 'icmp_ln82_564' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7222 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_564)   --->   "%xor_ln82_564 = xor i1 %icmp_ln82_564, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7222 'xor' 'xor_ln82_564' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7223 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_564 = and i1 %and_ln82_470, i1 %xor_ln82_564" [firmware/model_test.cpp:82]   --->   Operation 7223 'and' 'and_ln82_564' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7224 [1/1] (0.27ns)   --->   "%check_bit_565 = select i1 %icmp_ln82_564, i2 2, i2 %check_bit_564" [firmware/model_test.cpp:82]   --->   Operation 7224 'select' 'check_bit_565' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7225 [1/1] (0.00ns)   --->   "%zext_ln82_565 = zext i1 %and_ln82_471" [firmware/model_test.cpp:82]   --->   Operation 7225 'zext' 'zext_ln82_565' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7226 [1/1] (0.43ns)   --->   "%icmp_ln82_565 = icmp_eq  i2 %zext_ln82_565, i2 %check_bit_565" [firmware/model_test.cpp:82]   --->   Operation 7226 'icmp' 'icmp_ln82_565' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7227 [1/1] (0.12ns)   --->   "%or_ln82_653 = or i1 %icmp_ln82_565, i1 %icmp_ln82_564" [firmware/model_test.cpp:82]   --->   Operation 7227 'or' 'or_ln82_653' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7228 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1246)   --->   "%select_ln82_1245 = select i1 %icmp_ln82_565, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 7228 'select' 'select_ln82_1245' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7229 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1246 = select i1 %or_ln82_653, i4 %select_ln82_1245, i4 %select_ln82_1242" [firmware/model_test.cpp:82]   --->   Operation 7229 'select' 'select_ln82_1246' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7230 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_565)   --->   "%xor_ln82_565 = xor i1 %icmp_ln82_565, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7230 'xor' 'xor_ln82_565' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7231 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_565 = and i1 %and_ln82_471, i1 %xor_ln82_565" [firmware/model_test.cpp:82]   --->   Operation 7231 'and' 'and_ln82_565' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7232 [1/1] (0.27ns)   --->   "%check_bit_566 = select i1 %icmp_ln82_565, i2 2, i2 %check_bit_565" [firmware/model_test.cpp:82]   --->   Operation 7232 'select' 'check_bit_566' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7233 [1/1] (0.00ns)   --->   "%zext_ln82_566 = zext i1 %and_ln82_472" [firmware/model_test.cpp:82]   --->   Operation 7233 'zext' 'zext_ln82_566' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7234 [1/1] (0.43ns)   --->   "%icmp_ln82_566 = icmp_eq  i2 %zext_ln82_566, i2 %check_bit_566" [firmware/model_test.cpp:82]   --->   Operation 7234 'icmp' 'icmp_ln82_566' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7235 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_566)   --->   "%xor_ln82_566 = xor i1 %icmp_ln82_566, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7235 'xor' 'xor_ln82_566' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7236 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_566 = and i1 %and_ln82_472, i1 %xor_ln82_566" [firmware/model_test.cpp:82]   --->   Operation 7236 'and' 'and_ln82_566' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7237 [1/1] (0.27ns)   --->   "%check_bit_567 = select i1 %icmp_ln82_566, i2 2, i2 %check_bit_566" [firmware/model_test.cpp:82]   --->   Operation 7237 'select' 'check_bit_567' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7238 [1/1] (0.00ns)   --->   "%zext_ln82_567 = zext i1 %and_ln82_473" [firmware/model_test.cpp:82]   --->   Operation 7238 'zext' 'zext_ln82_567' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7239 [1/1] (0.43ns)   --->   "%icmp_ln82_567 = icmp_eq  i2 %zext_ln82_567, i2 %check_bit_567" [firmware/model_test.cpp:82]   --->   Operation 7239 'icmp' 'icmp_ln82_567' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7240 [1/1] (0.12ns)   --->   "%or_ln82_654 = or i1 %icmp_ln82_567, i1 %icmp_ln82_566" [firmware/model_test.cpp:82]   --->   Operation 7240 'or' 'or_ln82_654' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7241 [1/1] (0.12ns)   --->   "%or_ln82_655 = or i1 %or_ln82_654, i1 %or_ln82_653" [firmware/model_test.cpp:82]   --->   Operation 7241 'or' 'or_ln82_655' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7242 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1249)   --->   "%or_ln82_1111 = or i1 %or_ln82_655, i1 %or_ln82_652" [firmware/model_test.cpp:82]   --->   Operation 7242 'or' 'or_ln82_1111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7243 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1249 = select i1 %or_ln82_1111, i4 9, i4 %select_ln82_1232" [firmware/model_test.cpp:82]   --->   Operation 7243 'select' 'select_ln82_1249' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7244 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_567)   --->   "%xor_ln82_567 = xor i1 %icmp_ln82_567, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7244 'xor' 'xor_ln82_567' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7245 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_567 = and i1 %and_ln82_473, i1 %xor_ln82_567" [firmware/model_test.cpp:82]   --->   Operation 7245 'and' 'and_ln82_567' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7246 [1/1] (0.27ns)   --->   "%check_bit_568 = select i1 %icmp_ln82_567, i2 2, i2 %check_bit_567" [firmware/model_test.cpp:82]   --->   Operation 7246 'select' 'check_bit_568' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7247 [1/1] (0.00ns)   --->   "%zext_ln82_568 = zext i1 %and_ln82_474" [firmware/model_test.cpp:82]   --->   Operation 7247 'zext' 'zext_ln82_568' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7248 [1/1] (0.43ns)   --->   "%icmp_ln82_568 = icmp_eq  i2 %zext_ln82_568, i2 %check_bit_568" [firmware/model_test.cpp:82]   --->   Operation 7248 'icmp' 'icmp_ln82_568' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7249 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_568)   --->   "%xor_ln82_568 = xor i1 %icmp_ln82_568, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7249 'xor' 'xor_ln82_568' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7250 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_568 = and i1 %and_ln82_474, i1 %xor_ln82_568" [firmware/model_test.cpp:82]   --->   Operation 7250 'and' 'and_ln82_568' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7251 [1/1] (0.27ns)   --->   "%check_bit_569 = select i1 %icmp_ln82_568, i2 2, i2 %check_bit_568" [firmware/model_test.cpp:82]   --->   Operation 7251 'select' 'check_bit_569' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7252 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_560)   --->   "%select_ln91_516 = select i1 %icmp_ln82_563, i12 %tmp_83, i12 %tmp_82" [firmware/model_test.cpp:91]   --->   Operation 7252 'select' 'select_ln91_516' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7253 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_517 = select i1 %icmp_ln82_561, i12 %tmp_81, i12 %tmp_80" [firmware/model_test.cpp:91]   --->   Operation 7253 'select' 'select_ln91_517' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7254 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_561)   --->   "%select_ln91_518 = select i1 %icmp_ln82_559, i12 %tmp_79, i12 %tmp_78" [firmware/model_test.cpp:91]   --->   Operation 7254 'select' 'select_ln91_518' <Predicate = (or_ln82_649)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7255 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_519 = select i1 %icmp_ln82_557, i12 %tmp_77, i12 %tmp_76" [firmware/model_test.cpp:91]   --->   Operation 7255 'select' 'select_ln91_519' <Predicate = (!or_ln82_649)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7256 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_560 = select i1 %or_ln82_651, i12 %select_ln91_516, i12 %select_ln91_517" [firmware/model_test.cpp:91]   --->   Operation 7256 'select' 'select_ln91_560' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7257 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_561 = select i1 %or_ln82_649, i12 %select_ln91_518, i12 %select_ln91_519" [firmware/model_test.cpp:91]   --->   Operation 7257 'select' 'select_ln91_561' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7258 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_250)   --->   "%or_ln91_230 = or i1 %or_ln82_649, i1 %or_ln82_647" [firmware/model_test.cpp:91]   --->   Operation 7258 'or' 'or_ln91_230' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7259 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_593)   --->   "%select_ln91_582 = select i1 %or_ln82_652, i12 %select_ln91_560, i12 %select_ln91_561" [firmware/model_test.cpp:91]   --->   Operation 7259 'select' 'select_ln91_582' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7260 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_250 = or i1 %or_ln82_652, i1 %or_ln91_230" [firmware/model_test.cpp:91]   --->   Operation 7260 'or' 'or_ln91_250' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7261 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_593 = select i1 %or_ln91_250, i12 %select_ln91_582, i12 %select_ln91_583" [firmware/model_test.cpp:91]   --->   Operation 7261 'select' 'select_ln91_593' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7262 [1/1] (0.12ns)   --->   "%or_ln82_759 = or i1 %icmp_ln82_654, i1 %icmp_ln82_653" [firmware/model_test.cpp:82]   --->   Operation 7262 'or' 'or_ln82_759' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7263 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1448)   --->   "%select_ln82_1443 = select i1 %icmp_ln82_654, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 7263 'select' 'select_ln82_1443' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7264 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1448)   --->   "%select_ln82_1444 = select i1 %or_ln82_759, i4 %select_ln82_1443, i4 %select_ln82_1440" [firmware/model_test.cpp:82]   --->   Operation 7264 'select' 'select_ln82_1444' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7265 [1/1] (0.00ns)   --->   "%zext_ln82_655 = zext i1 %and_ln82_562" [firmware/model_test.cpp:82]   --->   Operation 7265 'zext' 'zext_ln82_655' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7266 [1/1] (0.43ns)   --->   "%icmp_ln82_655 = icmp_eq  i2 %zext_ln82_655, i2 %check_bit_655" [firmware/model_test.cpp:82]   --->   Operation 7266 'icmp' 'icmp_ln82_655' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7267 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_655)   --->   "%xor_ln82_655 = xor i1 %icmp_ln82_655, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7267 'xor' 'xor_ln82_655' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7268 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_655 = and i1 %and_ln82_562, i1 %xor_ln82_655" [firmware/model_test.cpp:82]   --->   Operation 7268 'and' 'and_ln82_655' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7269 [1/1] (0.27ns)   --->   "%check_bit_656 = select i1 %icmp_ln82_655, i2 2, i2 %check_bit_655" [firmware/model_test.cpp:82]   --->   Operation 7269 'select' 'check_bit_656' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7270 [1/1] (0.00ns)   --->   "%zext_ln82_656 = zext i1 %and_ln82_563" [firmware/model_test.cpp:82]   --->   Operation 7270 'zext' 'zext_ln82_656' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7271 [1/1] (0.43ns)   --->   "%icmp_ln82_656 = icmp_eq  i2 %zext_ln82_656, i2 %check_bit_656" [firmware/model_test.cpp:82]   --->   Operation 7271 'icmp' 'icmp_ln82_656' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7272 [1/1] (0.12ns)   --->   "%or_ln82_760 = or i1 %icmp_ln82_656, i1 %icmp_ln82_655" [firmware/model_test.cpp:82]   --->   Operation 7272 'or' 'or_ln82_760' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7273 [1/1] (0.12ns)   --->   "%or_ln82_761 = or i1 %or_ln82_760, i1 %or_ln82_759" [firmware/model_test.cpp:82]   --->   Operation 7273 'or' 'or_ln82_761' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7274 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1448)   --->   "%select_ln82_1447 = select i1 %icmp_ln82_656, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 7274 'select' 'select_ln82_1447' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7275 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1448 = select i1 %or_ln82_760, i4 %select_ln82_1447, i4 %select_ln82_1444" [firmware/model_test.cpp:82]   --->   Operation 7275 'select' 'select_ln82_1448' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7276 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_656)   --->   "%xor_ln82_656 = xor i1 %icmp_ln82_656, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7276 'xor' 'xor_ln82_656' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7277 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_656 = and i1 %and_ln82_563, i1 %xor_ln82_656" [firmware/model_test.cpp:82]   --->   Operation 7277 'and' 'and_ln82_656' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7278 [1/1] (0.27ns)   --->   "%check_bit_657 = select i1 %icmp_ln82_656, i2 2, i2 %check_bit_656" [firmware/model_test.cpp:82]   --->   Operation 7278 'select' 'check_bit_657' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7279 [1/1] (0.00ns)   --->   "%zext_ln82_657 = zext i1 %and_ln82_564" [firmware/model_test.cpp:82]   --->   Operation 7279 'zext' 'zext_ln82_657' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7280 [1/1] (0.43ns)   --->   "%icmp_ln82_657 = icmp_eq  i2 %zext_ln82_657, i2 %check_bit_657" [firmware/model_test.cpp:82]   --->   Operation 7280 'icmp' 'icmp_ln82_657' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7281 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_657)   --->   "%xor_ln82_657 = xor i1 %icmp_ln82_657, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7281 'xor' 'xor_ln82_657' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7282 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_657 = and i1 %and_ln82_564, i1 %xor_ln82_657" [firmware/model_test.cpp:82]   --->   Operation 7282 'and' 'and_ln82_657' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7283 [1/1] (0.27ns)   --->   "%check_bit_658 = select i1 %icmp_ln82_657, i2 2, i2 %check_bit_657" [firmware/model_test.cpp:82]   --->   Operation 7283 'select' 'check_bit_658' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7284 [1/1] (0.00ns)   --->   "%zext_ln82_658 = zext i1 %and_ln82_565" [firmware/model_test.cpp:82]   --->   Operation 7284 'zext' 'zext_ln82_658' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7285 [1/1] (0.43ns)   --->   "%icmp_ln82_658 = icmp_eq  i2 %zext_ln82_658, i2 %check_bit_658" [firmware/model_test.cpp:82]   --->   Operation 7285 'icmp' 'icmp_ln82_658' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7286 [1/1] (0.12ns)   --->   "%or_ln82_762 = or i1 %icmp_ln82_658, i1 %icmp_ln82_657" [firmware/model_test.cpp:82]   --->   Operation 7286 'or' 'or_ln82_762' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7287 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_658)   --->   "%xor_ln82_658 = xor i1 %icmp_ln82_658, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7287 'xor' 'xor_ln82_658' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7288 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_658 = and i1 %and_ln82_565, i1 %xor_ln82_658" [firmware/model_test.cpp:82]   --->   Operation 7288 'and' 'and_ln82_658' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7289 [1/1] (0.27ns)   --->   "%check_bit_659 = select i1 %icmp_ln82_658, i2 2, i2 %check_bit_658" [firmware/model_test.cpp:82]   --->   Operation 7289 'select' 'check_bit_659' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7290 [1/1] (0.00ns)   --->   "%zext_ln82_659 = zext i1 %and_ln82_566" [firmware/model_test.cpp:82]   --->   Operation 7290 'zext' 'zext_ln82_659' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7291 [1/1] (0.43ns)   --->   "%icmp_ln82_659 = icmp_eq  i2 %zext_ln82_659, i2 %check_bit_659" [firmware/model_test.cpp:82]   --->   Operation 7291 'icmp' 'icmp_ln82_659' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7292 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_659)   --->   "%xor_ln82_659 = xor i1 %icmp_ln82_659, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7292 'xor' 'xor_ln82_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7293 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_659 = and i1 %and_ln82_566, i1 %xor_ln82_659" [firmware/model_test.cpp:82]   --->   Operation 7293 'and' 'and_ln82_659' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7294 [1/1] (0.27ns)   --->   "%check_bit_660 = select i1 %icmp_ln82_659, i2 2, i2 %check_bit_659" [firmware/model_test.cpp:82]   --->   Operation 7294 'select' 'check_bit_660' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7295 [1/1] (0.00ns)   --->   "%zext_ln82_660 = zext i1 %and_ln82_567" [firmware/model_test.cpp:82]   --->   Operation 7295 'zext' 'zext_ln82_660' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7296 [1/1] (0.43ns)   --->   "%icmp_ln82_660 = icmp_eq  i2 %zext_ln82_660, i2 %check_bit_660" [firmware/model_test.cpp:82]   --->   Operation 7296 'icmp' 'icmp_ln82_660' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7297 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_660)   --->   "%xor_ln82_660 = xor i1 %icmp_ln82_660, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7297 'xor' 'xor_ln82_660' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7298 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_660 = and i1 %and_ln82_567, i1 %xor_ln82_660" [firmware/model_test.cpp:82]   --->   Operation 7298 'and' 'and_ln82_660' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7299 [1/1] (0.27ns)   --->   "%check_bit_661 = select i1 %icmp_ln82_660, i2 2, i2 %check_bit_660" [firmware/model_test.cpp:82]   --->   Operation 7299 'select' 'check_bit_661' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7300 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_657)   --->   "%select_ln91_614 = select i1 %icmp_ln82_656, i12 %tmp_83, i12 %tmp_82" [firmware/model_test.cpp:91]   --->   Operation 7300 'select' 'select_ln91_614' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7301 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_615 = select i1 %icmp_ln82_654, i12 %tmp_81, i12 %tmp_80" [firmware/model_test.cpp:91]   --->   Operation 7301 'select' 'select_ln91_615' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7302 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_658)   --->   "%select_ln91_616 = select i1 %icmp_ln82_652, i12 %tmp_79, i12 %tmp_78" [firmware/model_test.cpp:91]   --->   Operation 7302 'select' 'select_ln91_616' <Predicate = (or_ln82_758)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7303 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_617 = select i1 %icmp_ln82_650, i12 %tmp_77, i12 %tmp_76" [firmware/model_test.cpp:91]   --->   Operation 7303 'select' 'select_ln91_617' <Predicate = (!or_ln82_758)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7304 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_657 = select i1 %or_ln82_760, i12 %select_ln91_614, i12 %select_ln91_615" [firmware/model_test.cpp:91]   --->   Operation 7304 'select' 'select_ln91_657' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7305 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_658 = select i1 %or_ln82_758, i12 %select_ln91_616, i12 %select_ln91_617" [firmware/model_test.cpp:91]   --->   Operation 7305 'select' 'select_ln91_658' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7306 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_291)   --->   "%or_ln91_271 = or i1 %or_ln82_758, i1 %or_ln82_756" [firmware/model_test.cpp:91]   --->   Operation 7306 'or' 'or_ln91_271' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7307 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_690)   --->   "%select_ln91_679 = select i1 %or_ln82_761, i12 %select_ln91_657, i12 %select_ln91_658" [firmware/model_test.cpp:91]   --->   Operation 7307 'select' 'select_ln91_679' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7308 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_291 = or i1 %or_ln82_761, i1 %or_ln91_271" [firmware/model_test.cpp:91]   --->   Operation 7308 'or' 'or_ln91_291' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7309 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_690 = select i1 %or_ln91_291, i12 %select_ln91_679, i12 %select_ln91_680" [firmware/model_test.cpp:91]   --->   Operation 7309 'select' 'select_ln91_690' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7310 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1644)   --->   "%select_ln82_1637 = select i1 %icmp_ln82_742, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7310 'select' 'select_ln82_1637' <Predicate = (or_ln82_864 & !or_ln82_866)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7311 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1644)   --->   "%select_ln82_1638 = select i1 %or_ln82_864, i4 %select_ln82_1637, i4 %select_ln82_1633" [firmware/model_test.cpp:82]   --->   Operation 7311 'select' 'select_ln82_1638' <Predicate = (!or_ln82_866)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7312 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1644)   --->   "%select_ln82_1643 = select i1 %icmp_ln82_744, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 7312 'select' 'select_ln82_1643' <Predicate = (or_ln82_866)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7313 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1644 = select i1 %or_ln82_866, i4 %select_ln82_1643, i4 %select_ln82_1638" [firmware/model_test.cpp:82]   --->   Operation 7313 'select' 'select_ln82_1644' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7314 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_745)   --->   "%xor_ln82_745 = xor i1 %icmp_ln82_745, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7314 'xor' 'xor_ln82_745' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7315 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_745 = and i1 %and_ln82_653, i1 %xor_ln82_745" [firmware/model_test.cpp:82]   --->   Operation 7315 'and' 'and_ln82_745' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7316 [1/1] (0.27ns)   --->   "%check_bit_746 = select i1 %icmp_ln82_745, i2 2, i2 %check_bit_745" [firmware/model_test.cpp:82]   --->   Operation 7316 'select' 'check_bit_746' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7317 [1/1] (0.00ns)   --->   "%zext_ln82_746 = zext i1 %and_ln82_654" [firmware/model_test.cpp:82]   --->   Operation 7317 'zext' 'zext_ln82_746' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7318 [1/1] (0.43ns)   --->   "%icmp_ln82_746 = icmp_eq  i2 %zext_ln82_746, i2 %check_bit_746" [firmware/model_test.cpp:82]   --->   Operation 7318 'icmp' 'icmp_ln82_746' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7319 [1/1] (0.12ns)   --->   "%or_ln82_867 = or i1 %icmp_ln82_746, i1 %icmp_ln82_745" [firmware/model_test.cpp:82]   --->   Operation 7319 'or' 'or_ln82_867' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7320 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1652)   --->   "%select_ln82_1647 = select i1 %icmp_ln82_746, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 7320 'select' 'select_ln82_1647' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7321 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1652)   --->   "%select_ln82_1648 = select i1 %or_ln82_867, i4 %select_ln82_1647, i4 %select_ln82_1644" [firmware/model_test.cpp:82]   --->   Operation 7321 'select' 'select_ln82_1648' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7322 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_746)   --->   "%xor_ln82_746 = xor i1 %icmp_ln82_746, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7322 'xor' 'xor_ln82_746' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7323 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_746 = and i1 %and_ln82_654, i1 %xor_ln82_746" [firmware/model_test.cpp:82]   --->   Operation 7323 'and' 'and_ln82_746' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7324 [1/1] (0.27ns)   --->   "%check_bit_747 = select i1 %icmp_ln82_746, i2 2, i2 %check_bit_746" [firmware/model_test.cpp:82]   --->   Operation 7324 'select' 'check_bit_747' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7325 [1/1] (0.00ns)   --->   "%zext_ln82_747 = zext i1 %and_ln82_655" [firmware/model_test.cpp:82]   --->   Operation 7325 'zext' 'zext_ln82_747' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7326 [1/1] (0.43ns)   --->   "%icmp_ln82_747 = icmp_eq  i2 %zext_ln82_747, i2 %check_bit_747" [firmware/model_test.cpp:82]   --->   Operation 7326 'icmp' 'icmp_ln82_747' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7327 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_747)   --->   "%xor_ln82_747 = xor i1 %icmp_ln82_747, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7327 'xor' 'xor_ln82_747' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7328 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_747 = and i1 %and_ln82_655, i1 %xor_ln82_747" [firmware/model_test.cpp:82]   --->   Operation 7328 'and' 'and_ln82_747' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7329 [1/1] (0.27ns)   --->   "%check_bit_748 = select i1 %icmp_ln82_747, i2 2, i2 %check_bit_747" [firmware/model_test.cpp:82]   --->   Operation 7329 'select' 'check_bit_748' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7330 [1/1] (0.00ns)   --->   "%zext_ln82_748 = zext i1 %and_ln82_656" [firmware/model_test.cpp:82]   --->   Operation 7330 'zext' 'zext_ln82_748' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7331 [1/1] (0.43ns)   --->   "%icmp_ln82_748 = icmp_eq  i2 %zext_ln82_748, i2 %check_bit_748" [firmware/model_test.cpp:82]   --->   Operation 7331 'icmp' 'icmp_ln82_748' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7332 [1/1] (0.12ns)   --->   "%or_ln82_868 = or i1 %icmp_ln82_748, i1 %icmp_ln82_747" [firmware/model_test.cpp:82]   --->   Operation 7332 'or' 'or_ln82_868' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7333 [1/1] (0.12ns)   --->   "%or_ln82_869 = or i1 %or_ln82_868, i1 %or_ln82_867" [firmware/model_test.cpp:82]   --->   Operation 7333 'or' 'or_ln82_869' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7334 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1652)   --->   "%select_ln82_1651 = select i1 %icmp_ln82_748, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 7334 'select' 'select_ln82_1651' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7335 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1652 = select i1 %or_ln82_868, i4 %select_ln82_1651, i4 %select_ln82_1648" [firmware/model_test.cpp:82]   --->   Operation 7335 'select' 'select_ln82_1652' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7336 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_748)   --->   "%xor_ln82_748 = xor i1 %icmp_ln82_748, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7336 'xor' 'xor_ln82_748' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7337 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_748 = and i1 %and_ln82_656, i1 %xor_ln82_748" [firmware/model_test.cpp:82]   --->   Operation 7337 'and' 'and_ln82_748' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7338 [1/1] (0.27ns)   --->   "%check_bit_749 = select i1 %icmp_ln82_748, i2 2, i2 %check_bit_748" [firmware/model_test.cpp:82]   --->   Operation 7338 'select' 'check_bit_749' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7339 [1/1] (0.00ns)   --->   "%zext_ln82_749 = zext i1 %and_ln82_657" [firmware/model_test.cpp:82]   --->   Operation 7339 'zext' 'zext_ln82_749' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7340 [1/1] (0.43ns)   --->   "%icmp_ln82_749 = icmp_eq  i2 %zext_ln82_749, i2 %check_bit_749" [firmware/model_test.cpp:82]   --->   Operation 7340 'icmp' 'icmp_ln82_749' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7341 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_749)   --->   "%xor_ln82_749 = xor i1 %icmp_ln82_749, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7341 'xor' 'xor_ln82_749' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7342 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_749 = and i1 %and_ln82_657, i1 %xor_ln82_749" [firmware/model_test.cpp:82]   --->   Operation 7342 'and' 'and_ln82_749' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7343 [1/1] (0.27ns)   --->   "%check_bit_750 = select i1 %icmp_ln82_749, i2 2, i2 %check_bit_749" [firmware/model_test.cpp:82]   --->   Operation 7343 'select' 'check_bit_750' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7344 [1/1] (0.00ns)   --->   "%zext_ln82_750 = zext i1 %and_ln82_658" [firmware/model_test.cpp:82]   --->   Operation 7344 'zext' 'zext_ln82_750' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7345 [1/1] (0.43ns)   --->   "%icmp_ln82_750 = icmp_eq  i2 %zext_ln82_750, i2 %check_bit_750" [firmware/model_test.cpp:82]   --->   Operation 7345 'icmp' 'icmp_ln82_750' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7346 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_750)   --->   "%xor_ln82_750 = xor i1 %icmp_ln82_750, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7346 'xor' 'xor_ln82_750' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7347 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_750 = and i1 %and_ln82_658, i1 %xor_ln82_750" [firmware/model_test.cpp:82]   --->   Operation 7347 'and' 'and_ln82_750' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7348 [1/1] (0.27ns)   --->   "%check_bit_751 = select i1 %icmp_ln82_750, i2 2, i2 %check_bit_750" [firmware/model_test.cpp:82]   --->   Operation 7348 'select' 'check_bit_751' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7349 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_754)   --->   "%select_ln91_711 = select i1 %icmp_ln82_748, i12 %tmp_83, i12 %tmp_82" [firmware/model_test.cpp:91]   --->   Operation 7349 'select' 'select_ln91_711' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7350 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_712 = select i1 %icmp_ln82_746, i12 %tmp_81, i12 %tmp_80" [firmware/model_test.cpp:91]   --->   Operation 7350 'select' 'select_ln91_712' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7351 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_755)   --->   "%select_ln91_713 = select i1 %icmp_ln82_744, i12 %tmp_79, i12 %tmp_78" [firmware/model_test.cpp:91]   --->   Operation 7351 'select' 'select_ln91_713' <Predicate = (or_ln82_866)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7352 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_714 = select i1 %icmp_ln82_742, i12 %tmp_77, i12 %tmp_76" [firmware/model_test.cpp:91]   --->   Operation 7352 'select' 'select_ln91_714' <Predicate = (!or_ln82_866)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7353 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_754 = select i1 %or_ln82_868, i12 %select_ln91_711, i12 %select_ln91_712" [firmware/model_test.cpp:91]   --->   Operation 7353 'select' 'select_ln91_754' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7354 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_755 = select i1 %or_ln82_866, i12 %select_ln91_713, i12 %select_ln91_714" [firmware/model_test.cpp:91]   --->   Operation 7354 'select' 'select_ln91_755' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7355 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_332)   --->   "%or_ln91_312 = or i1 %or_ln82_866, i1 %or_ln82_864" [firmware/model_test.cpp:91]   --->   Operation 7355 'or' 'or_ln91_312' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7356 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_786)   --->   "%select_ln91_775 = select i1 %or_ln82_869, i12 %select_ln91_754, i12 %select_ln91_755" [firmware/model_test.cpp:91]   --->   Operation 7356 'select' 'select_ln91_775' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7357 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_332 = or i1 %or_ln82_869, i1 %or_ln91_312" [firmware/model_test.cpp:91]   --->   Operation 7357 'or' 'or_ln91_332' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7358 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_786 = select i1 %or_ln91_332, i12 %select_ln91_775, i12 %select_ln91_776" [firmware/model_test.cpp:91]   --->   Operation 7358 'select' 'select_ln91_786' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7359 [1/1] (0.12ns)   --->   "%or_ln82_974 = or i1 %icmp_ln82_835, i1 %icmp_ln82_834" [firmware/model_test.cpp:82]   --->   Operation 7359 'or' 'or_ln82_974' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7360 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1850)   --->   "%select_ln82_1845 = select i1 %icmp_ln82_835, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 7360 'select' 'select_ln82_1845' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7361 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1850)   --->   "%select_ln82_1846 = select i1 %or_ln82_974, i4 %select_ln82_1845, i4 %select_ln82_1840" [firmware/model_test.cpp:82]   --->   Operation 7361 'select' 'select_ln82_1846' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7362 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_925)   --->   "%xor_ln82_835 = xor i1 %icmp_ln82_835, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7362 'xor' 'xor_ln82_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7363 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_925)   --->   "%and_ln82_835 = and i1 %and_ln82_744, i1 %xor_ln82_835" [firmware/model_test.cpp:82]   --->   Operation 7363 'and' 'and_ln82_835' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7364 [1/1] (0.27ns)   --->   "%check_bit_836 = select i1 %icmp_ln82_835, i2 2, i2 %check_bit_835" [firmware/model_test.cpp:82]   --->   Operation 7364 'select' 'check_bit_836' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7365 [1/1] (0.00ns)   --->   "%zext_ln82_836 = zext i1 %and_ln82_745" [firmware/model_test.cpp:82]   --->   Operation 7365 'zext' 'zext_ln82_836' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7366 [1/1] (0.43ns)   --->   "%icmp_ln82_836 = icmp_eq  i2 %zext_ln82_836, i2 %check_bit_836" [firmware/model_test.cpp:82]   --->   Operation 7366 'icmp' 'icmp_ln82_836' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7367 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_926)   --->   "%xor_ln82_836 = xor i1 %icmp_ln82_836, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7367 'xor' 'xor_ln82_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7368 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_926)   --->   "%and_ln82_836 = and i1 %and_ln82_745, i1 %xor_ln82_836" [firmware/model_test.cpp:82]   --->   Operation 7368 'and' 'and_ln82_836' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7369 [1/1] (0.27ns)   --->   "%check_bit_837 = select i1 %icmp_ln82_836, i2 2, i2 %check_bit_836" [firmware/model_test.cpp:82]   --->   Operation 7369 'select' 'check_bit_837' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7370 [1/1] (0.00ns)   --->   "%zext_ln82_837 = zext i1 %and_ln82_746" [firmware/model_test.cpp:82]   --->   Operation 7370 'zext' 'zext_ln82_837' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7371 [1/1] (0.43ns)   --->   "%icmp_ln82_837 = icmp_eq  i2 %zext_ln82_837, i2 %check_bit_837" [firmware/model_test.cpp:82]   --->   Operation 7371 'icmp' 'icmp_ln82_837' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7372 [1/1] (0.12ns)   --->   "%or_ln82_975 = or i1 %icmp_ln82_837, i1 %icmp_ln82_836" [firmware/model_test.cpp:82]   --->   Operation 7372 'or' 'or_ln82_975' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7373 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1850)   --->   "%select_ln82_1849 = select i1 %icmp_ln82_837, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 7373 'select' 'select_ln82_1849' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7374 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1850 = select i1 %or_ln82_975, i4 %select_ln82_1849, i4 %select_ln82_1846" [firmware/model_test.cpp:82]   --->   Operation 7374 'select' 'select_ln82_1850' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7375 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_927)   --->   "%xor_ln82_837 = xor i1 %icmp_ln82_837, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7375 'xor' 'xor_ln82_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7376 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_927)   --->   "%and_ln82_837 = and i1 %and_ln82_746, i1 %xor_ln82_837" [firmware/model_test.cpp:82]   --->   Operation 7376 'and' 'and_ln82_837' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7377 [1/1] (0.27ns)   --->   "%check_bit_838 = select i1 %icmp_ln82_837, i2 2, i2 %check_bit_837" [firmware/model_test.cpp:82]   --->   Operation 7377 'select' 'check_bit_838' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7378 [1/1] (0.00ns)   --->   "%zext_ln82_838 = zext i1 %and_ln82_747" [firmware/model_test.cpp:82]   --->   Operation 7378 'zext' 'zext_ln82_838' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7379 [1/1] (0.43ns)   --->   "%icmp_ln82_838 = icmp_eq  i2 %zext_ln82_838, i2 %check_bit_838" [firmware/model_test.cpp:82]   --->   Operation 7379 'icmp' 'icmp_ln82_838' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7380 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_928)   --->   "%xor_ln82_838 = xor i1 %icmp_ln82_838, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7380 'xor' 'xor_ln82_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7381 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_928)   --->   "%and_ln82_838 = and i1 %and_ln82_747, i1 %xor_ln82_838" [firmware/model_test.cpp:82]   --->   Operation 7381 'and' 'and_ln82_838' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7382 [1/1] (0.27ns)   --->   "%check_bit_839 = select i1 %icmp_ln82_838, i2 2, i2 %check_bit_838" [firmware/model_test.cpp:82]   --->   Operation 7382 'select' 'check_bit_839' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7383 [1/1] (0.00ns)   --->   "%zext_ln82_839 = zext i1 %and_ln82_748" [firmware/model_test.cpp:82]   --->   Operation 7383 'zext' 'zext_ln82_839' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7384 [1/1] (0.43ns)   --->   "%icmp_ln82_839 = icmp_eq  i2 %zext_ln82_839, i2 %check_bit_839" [firmware/model_test.cpp:82]   --->   Operation 7384 'icmp' 'icmp_ln82_839' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7385 [1/1] (0.12ns)   --->   "%or_ln82_976 = or i1 %icmp_ln82_839, i1 %icmp_ln82_838" [firmware/model_test.cpp:82]   --->   Operation 7385 'or' 'or_ln82_976' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7386 [1/1] (0.12ns)   --->   "%or_ln82_977 = or i1 %or_ln82_976, i1 %or_ln82_975" [firmware/model_test.cpp:82]   --->   Operation 7386 'or' 'or_ln82_977' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7387 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_929)   --->   "%xor_ln82_839 = xor i1 %icmp_ln82_839, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7387 'xor' 'xor_ln82_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7388 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_929)   --->   "%and_ln82_839 = and i1 %and_ln82_748, i1 %xor_ln82_839" [firmware/model_test.cpp:82]   --->   Operation 7388 'and' 'and_ln82_839' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7389 [1/1] (0.27ns)   --->   "%check_bit_840 = select i1 %icmp_ln82_839, i2 2, i2 %check_bit_839" [firmware/model_test.cpp:82]   --->   Operation 7389 'select' 'check_bit_840' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7390 [1/1] (0.00ns)   --->   "%zext_ln82_840 = zext i1 %and_ln82_749" [firmware/model_test.cpp:82]   --->   Operation 7390 'zext' 'zext_ln82_840' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7391 [1/1] (0.43ns)   --->   "%icmp_ln82_840 = icmp_eq  i2 %zext_ln82_840, i2 %check_bit_840" [firmware/model_test.cpp:82]   --->   Operation 7391 'icmp' 'icmp_ln82_840' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7392 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_930)   --->   "%xor_ln82_840 = xor i1 %icmp_ln82_840, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7392 'xor' 'xor_ln82_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7393 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_930)   --->   "%and_ln82_840 = and i1 %and_ln82_749, i1 %xor_ln82_840" [firmware/model_test.cpp:82]   --->   Operation 7393 'and' 'and_ln82_840' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7394 [1/1] (0.27ns)   --->   "%check_bit_841 = select i1 %icmp_ln82_840, i2 2, i2 %check_bit_840" [firmware/model_test.cpp:82]   --->   Operation 7394 'select' 'check_bit_841' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7395 [1/1] (0.00ns)   --->   "%zext_ln82_841 = zext i1 %and_ln82_750" [firmware/model_test.cpp:82]   --->   Operation 7395 'zext' 'zext_ln82_841' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7396 [1/1] (0.43ns)   --->   "%icmp_ln82_841 = icmp_eq  i2 %zext_ln82_841, i2 %check_bit_841" [firmware/model_test.cpp:82]   --->   Operation 7396 'icmp' 'icmp_ln82_841' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7397 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_849)   --->   "%select_ln91_807 = select i1 %icmp_ln82_839, i12 %tmp_83, i12 %tmp_82" [firmware/model_test.cpp:91]   --->   Operation 7397 'select' 'select_ln91_807' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7398 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_808 = select i1 %icmp_ln82_837, i12 %tmp_81, i12 %tmp_80" [firmware/model_test.cpp:91]   --->   Operation 7398 'select' 'select_ln91_808' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7399 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_850)   --->   "%select_ln91_809 = select i1 %icmp_ln82_835, i12 %tmp_79, i12 %tmp_78" [firmware/model_test.cpp:91]   --->   Operation 7399 'select' 'select_ln91_809' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7400 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_810 = select i1 %icmp_ln82_833, i12 %tmp_77, i12 %tmp_76" [firmware/model_test.cpp:91]   --->   Operation 7400 'select' 'select_ln91_810' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7401 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_849 = select i1 %or_ln82_976, i12 %select_ln91_807, i12 %select_ln91_808" [firmware/model_test.cpp:91]   --->   Operation 7401 'select' 'select_ln91_849' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7402 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_850 = select i1 %or_ln82_974, i12 %select_ln91_809, i12 %select_ln91_810" [firmware/model_test.cpp:91]   --->   Operation 7402 'select' 'select_ln91_850' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7403 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_373)   --->   "%or_ln91_353 = or i1 %or_ln82_974, i1 %or_ln82_972" [firmware/model_test.cpp:91]   --->   Operation 7403 'or' 'or_ln91_353' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7404 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_881)   --->   "%select_ln91_870 = select i1 %or_ln82_977, i12 %select_ln91_849, i12 %select_ln91_850" [firmware/model_test.cpp:91]   --->   Operation 7404 'select' 'select_ln91_870' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7405 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_373 = or i1 %or_ln82_977, i1 %or_ln91_353" [firmware/model_test.cpp:91]   --->   Operation 7405 'or' 'or_ln91_373' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7406 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_881 = select i1 %or_ln91_373, i12 %select_ln91_870, i12 %select_ln91_871" [firmware/model_test.cpp:91]   --->   Operation 7406 'select' 'select_ln91_881' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7407 [1/1] (0.27ns)   --->   "%check_bit_925 = select i1 %icmp_ln82_924, i2 2, i2 %check_bit_924" [firmware/model_test.cpp:82]   --->   Operation 7407 'select' 'check_bit_925' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7408 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_925)   --->   "%zext_ln82_925 = zext i1 %and_ln82_835" [firmware/model_test.cpp:82]   --->   Operation 7408 'zext' 'zext_ln82_925' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7409 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_925 = icmp_eq  i2 %zext_ln82_925, i2 %check_bit_925" [firmware/model_test.cpp:82]   --->   Operation 7409 'icmp' 'icmp_ln82_925' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7410 [1/1] (0.12ns)   --->   "%or_ln82_1081 = or i1 %icmp_ln82_925, i1 %icmp_ln82_924" [firmware/model_test.cpp:82]   --->   Operation 7410 'or' 'or_ln82_1081' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7411 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2050)   --->   "%select_ln82_2045 = select i1 %icmp_ln82_925, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 7411 'select' 'select_ln82_2045' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7412 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2050)   --->   "%select_ln82_2046 = select i1 %or_ln82_1081, i4 %select_ln82_2045, i4 %select_ln82_2040" [firmware/model_test.cpp:82]   --->   Operation 7412 'select' 'select_ln82_2046' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7413 [1/1] (0.27ns)   --->   "%check_bit_926 = select i1 %icmp_ln82_925, i2 2, i2 %check_bit_925" [firmware/model_test.cpp:82]   --->   Operation 7413 'select' 'check_bit_926' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7414 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_926)   --->   "%zext_ln82_926 = zext i1 %and_ln82_836" [firmware/model_test.cpp:82]   --->   Operation 7414 'zext' 'zext_ln82_926' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7415 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_926 = icmp_eq  i2 %zext_ln82_926, i2 %check_bit_926" [firmware/model_test.cpp:82]   --->   Operation 7415 'icmp' 'icmp_ln82_926' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7416 [1/1] (0.27ns)   --->   "%check_bit_927 = select i1 %icmp_ln82_926, i2 2, i2 %check_bit_926" [firmware/model_test.cpp:82]   --->   Operation 7416 'select' 'check_bit_927' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7417 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_927)   --->   "%zext_ln82_927 = zext i1 %and_ln82_837" [firmware/model_test.cpp:82]   --->   Operation 7417 'zext' 'zext_ln82_927' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7418 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_927 = icmp_eq  i2 %zext_ln82_927, i2 %check_bit_927" [firmware/model_test.cpp:82]   --->   Operation 7418 'icmp' 'icmp_ln82_927' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7419 [1/1] (0.12ns)   --->   "%or_ln82_1082 = or i1 %icmp_ln82_927, i1 %icmp_ln82_926" [firmware/model_test.cpp:82]   --->   Operation 7419 'or' 'or_ln82_1082' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7420 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2050)   --->   "%select_ln82_2049 = select i1 %icmp_ln82_927, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 7420 'select' 'select_ln82_2049' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7421 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_2050 = select i1 %or_ln82_1082, i4 %select_ln82_2049, i4 %select_ln82_2046" [firmware/model_test.cpp:82]   --->   Operation 7421 'select' 'select_ln82_2050' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7422 [1/1] (0.27ns)   --->   "%check_bit_928 = select i1 %icmp_ln82_927, i2 2, i2 %check_bit_927" [firmware/model_test.cpp:82]   --->   Operation 7422 'select' 'check_bit_928' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7423 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_928)   --->   "%zext_ln82_928 = zext i1 %and_ln82_838" [firmware/model_test.cpp:82]   --->   Operation 7423 'zext' 'zext_ln82_928' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7424 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_928 = icmp_eq  i2 %zext_ln82_928, i2 %check_bit_928" [firmware/model_test.cpp:82]   --->   Operation 7424 'icmp' 'icmp_ln82_928' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7425 [1/1] (0.27ns)   --->   "%check_bit_929 = select i1 %icmp_ln82_928, i2 2, i2 %check_bit_928" [firmware/model_test.cpp:82]   --->   Operation 7425 'select' 'check_bit_929' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7426 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_929)   --->   "%zext_ln82_929 = zext i1 %and_ln82_839" [firmware/model_test.cpp:82]   --->   Operation 7426 'zext' 'zext_ln82_929' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7427 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_929 = icmp_eq  i2 %zext_ln82_929, i2 %check_bit_929" [firmware/model_test.cpp:82]   --->   Operation 7427 'icmp' 'icmp_ln82_929' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7428 [1/1] (0.12ns)   --->   "%or_ln82_1083 = or i1 %icmp_ln82_929, i1 %icmp_ln82_928" [firmware/model_test.cpp:82]   --->   Operation 7428 'or' 'or_ln82_1083' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7429 [1/1] (0.12ns)   --->   "%or_ln82_1084 = or i1 %or_ln82_1083, i1 %or_ln82_1082" [firmware/model_test.cpp:82]   --->   Operation 7429 'or' 'or_ln82_1084' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7430 [1/1] (0.27ns)   --->   "%check_bit_930 = select i1 %icmp_ln82_929, i2 2, i2 %check_bit_929" [firmware/model_test.cpp:82]   --->   Operation 7430 'select' 'check_bit_930' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7431 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_930)   --->   "%zext_ln82_930 = zext i1 %and_ln82_840" [firmware/model_test.cpp:82]   --->   Operation 7431 'zext' 'zext_ln82_930' <Predicate = true> <Delay = 0.00>
ST_16 : Operation 7432 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_930 = icmp_eq  i2 %zext_ln82_930, i2 %check_bit_930" [firmware/model_test.cpp:82]   --->   Operation 7432 'icmp' 'icmp_ln82_930' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7433 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_944)   --->   "%select_ln91_902 = select i1 %icmp_ln82_929, i12 %tmp_83, i12 %tmp_82" [firmware/model_test.cpp:91]   --->   Operation 7433 'select' 'select_ln91_902' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7434 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_903 = select i1 %icmp_ln82_927, i12 %tmp_81, i12 %tmp_80" [firmware/model_test.cpp:91]   --->   Operation 7434 'select' 'select_ln91_903' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7435 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_945)   --->   "%select_ln91_904 = select i1 %icmp_ln82_925, i12 %tmp_79, i12 %tmp_78" [firmware/model_test.cpp:91]   --->   Operation 7435 'select' 'select_ln91_904' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7436 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_905 = select i1 %icmp_ln82_923, i12 %tmp_77, i12 %tmp_76" [firmware/model_test.cpp:91]   --->   Operation 7436 'select' 'select_ln91_905' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7437 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_944 = select i1 %or_ln82_1083, i12 %select_ln91_902, i12 %select_ln91_903" [firmware/model_test.cpp:91]   --->   Operation 7437 'select' 'select_ln91_944' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7438 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_945 = select i1 %or_ln82_1081, i12 %select_ln91_904, i12 %select_ln91_905" [firmware/model_test.cpp:91]   --->   Operation 7438 'select' 'select_ln91_945' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7439 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_413)   --->   "%or_ln91_394 = or i1 %or_ln82_1081, i1 %or_ln82_1079" [firmware/model_test.cpp:91]   --->   Operation 7439 'or' 'or_ln91_394' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7440 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_975)   --->   "%select_ln91_965 = select i1 %or_ln82_1084, i12 %select_ln91_944, i12 %select_ln91_945" [firmware/model_test.cpp:91]   --->   Operation 7440 'select' 'select_ln91_965' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_16 : Operation 7441 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_413 = or i1 %or_ln82_1084, i1 %or_ln91_394" [firmware/model_test.cpp:91]   --->   Operation 7441 'or' 'or_ln91_413' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_16 : Operation 7442 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_975 = select i1 %or_ln91_413, i12 %select_ln91_965, i12 %select_ln91_966" [firmware/model_test.cpp:91]   --->   Operation 7442 'select' 'select_ln91_975' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 17 <SV = 16> <Delay = 4.37>
ST_17 : Operation 7443 [1/1] (0.74ns)   --->   "%icmp_ln59_97 = icmp_ne  i12 %tmp_96, i12 0" [firmware/model_test.cpp:59]   --->   Operation 7443 'icmp' 'icmp_ln59_97' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7444 [1/1] (0.74ns)   --->   "%icmp_ln59_98 = icmp_ne  i12 %tmp_97, i12 0" [firmware/model_test.cpp:59]   --->   Operation 7444 'icmp' 'icmp_ln59_98' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7445 [1/1] (0.74ns)   --->   "%icmp_ln59_99 = icmp_ne  i12 %tmp_98, i12 0" [firmware/model_test.cpp:59]   --->   Operation 7445 'icmp' 'icmp_ln59_99' <Predicate = true> <Delay = 0.74> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.74> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7446 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_214)   --->   "%or_ln82_108 = or i1 %or_ln82_107, i1 %or_ln82_106" [firmware/model_test.cpp:82]   --->   Operation 7446 'or' 'or_ln82_108' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7447 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_94)   --->   "%xor_ln82_94 = xor i1 %icmp_ln82_94, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7447 'xor' 'xor_ln82_94' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7448 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_94 = and i1 %icmp_ln59_95, i1 %xor_ln82_94" [firmware/model_test.cpp:82]   --->   Operation 7448 'and' 'and_ln82_94' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7449 [1/1] (0.27ns)   --->   "%check_bit_95 = select i1 %icmp_ln82_94, i2 2, i2 %check_bit_94" [firmware/model_test.cpp:82]   --->   Operation 7449 'select' 'check_bit_95' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7450 [1/1] (0.00ns)   --->   "%zext_ln82_95 = zext i1 %icmp_ln59_96" [firmware/model_test.cpp:82]   --->   Operation 7450 'zext' 'zext_ln82_95' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7451 [1/1] (0.43ns)   --->   "%icmp_ln82_95 = icmp_eq  i2 %zext_ln82_95, i2 %check_bit_95" [firmware/model_test.cpp:82]   --->   Operation 7451 'icmp' 'icmp_ln82_95' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7452 [1/1] (0.12ns)   --->   "%or_ln82_109 = or i1 %icmp_ln82_95, i1 %icmp_ln82_94" [firmware/model_test.cpp:82]   --->   Operation 7452 'or' 'or_ln82_109' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7453 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_216)   --->   "%select_ln82_210 = select i1 %icmp_ln82_95, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 7453 'select' 'select_ln82_210' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7454 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_216)   --->   "%select_ln82_211 = select i1 %or_ln82_109, i4 %select_ln82_210, i4 %select_ln82_207" [firmware/model_test.cpp:82]   --->   Operation 7454 'select' 'select_ln82_211' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7455 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_95)   --->   "%xor_ln82_95 = xor i1 %icmp_ln82_95, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7455 'xor' 'xor_ln82_95' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7456 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_95 = and i1 %icmp_ln59_96, i1 %xor_ln82_95" [firmware/model_test.cpp:82]   --->   Operation 7456 'and' 'and_ln82_95' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7457 [1/1] (0.27ns)   --->   "%check_bit_96 = select i1 %icmp_ln82_95, i2 2, i2 %check_bit_95" [firmware/model_test.cpp:82]   --->   Operation 7457 'select' 'check_bit_96' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7458 [1/1] (0.00ns)   --->   "%zext_ln82_96 = zext i1 %icmp_ln59_97" [firmware/model_test.cpp:82]   --->   Operation 7458 'zext' 'zext_ln82_96' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7459 [1/1] (0.43ns)   --->   "%icmp_ln82_96 = icmp_eq  i2 %zext_ln82_96, i2 %check_bit_96" [firmware/model_test.cpp:82]   --->   Operation 7459 'icmp' 'icmp_ln82_96' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7460 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_96)   --->   "%xor_ln82_96 = xor i1 %icmp_ln82_96, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7460 'xor' 'xor_ln82_96' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7461 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_96 = and i1 %icmp_ln59_97, i1 %xor_ln82_96" [firmware/model_test.cpp:82]   --->   Operation 7461 'and' 'and_ln82_96' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7462 [1/1] (0.27ns)   --->   "%check_bit_97 = select i1 %icmp_ln82_96, i2 2, i2 %check_bit_96" [firmware/model_test.cpp:82]   --->   Operation 7462 'select' 'check_bit_97' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7463 [1/1] (0.00ns)   --->   "%zext_ln82_97 = zext i1 %icmp_ln59_98" [firmware/model_test.cpp:82]   --->   Operation 7463 'zext' 'zext_ln82_97' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7464 [1/1] (0.43ns)   --->   "%icmp_ln82_97 = icmp_eq  i2 %zext_ln82_97, i2 %check_bit_97" [firmware/model_test.cpp:82]   --->   Operation 7464 'icmp' 'icmp_ln82_97' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7465 [1/1] (0.12ns)   --->   "%or_ln82_110 = or i1 %icmp_ln82_97, i1 %icmp_ln82_96" [firmware/model_test.cpp:82]   --->   Operation 7465 'or' 'or_ln82_110' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7466 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_214)   --->   "%or_ln82_111 = or i1 %or_ln82_110, i1 %or_ln82_109" [firmware/model_test.cpp:82]   --->   Operation 7466 'or' 'or_ln82_111' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7467 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_214)   --->   "%or_ln82_1097 = or i1 %or_ln82_111, i1 %or_ln82_108" [firmware/model_test.cpp:82]   --->   Operation 7467 'or' 'or_ln82_1097' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7468 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_214 = select i1 %or_ln82_1097, i4 10, i4 %select_ln82_197" [firmware/model_test.cpp:82]   --->   Operation 7468 'select' 'select_ln82_214' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7469 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_216)   --->   "%select_ln82_215 = select i1 %icmp_ln82_97, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7469 'select' 'select_ln82_215' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7470 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_216 = select i1 %or_ln82_110, i4 %select_ln82_215, i4 %select_ln82_211" [firmware/model_test.cpp:82]   --->   Operation 7470 'select' 'select_ln82_216' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7471 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_97)   --->   "%xor_ln82_97 = xor i1 %icmp_ln82_97, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7471 'xor' 'xor_ln82_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7472 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_97 = and i1 %icmp_ln59_98, i1 %xor_ln82_97" [firmware/model_test.cpp:82]   --->   Operation 7472 'and' 'and_ln82_97' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7473 [1/1] (0.27ns)   --->   "%check_bit_98 = select i1 %icmp_ln82_97, i2 2, i2 %check_bit_97" [firmware/model_test.cpp:82]   --->   Operation 7473 'select' 'check_bit_98' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7474 [1/1] (0.00ns)   --->   "%zext_ln82_98 = zext i1 %icmp_ln59_99" [firmware/model_test.cpp:82]   --->   Operation 7474 'zext' 'zext_ln82_98' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7475 [1/1] (0.43ns)   --->   "%icmp_ln82_98 = icmp_eq  i2 %zext_ln82_98, i2 %check_bit_98" [firmware/model_test.cpp:82]   --->   Operation 7475 'icmp' 'icmp_ln82_98' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7476 [1/1] (0.12ns)   --->   "%xor_ln82_98 = xor i1 %icmp_ln82_98, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7476 'xor' 'xor_ln82_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7477 [1/1] (0.12ns)   --->   "%and_ln82_98 = and i1 %icmp_ln59_99, i1 %xor_ln82_98" [firmware/model_test.cpp:82]   --->   Operation 7477 'and' 'and_ln82_98' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7478 [1/1] (0.43ns)   --->   "%icmp_ln91_1 = icmp_eq  i2 %check_bit_98, i2 1" [firmware/model_test.cpp:91]   --->   Operation 7478 'icmp' 'icmp_ln91_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7479 [1/1] (0.12ns)   --->   "%and_ln91 = and i1 %icmp_ln91_1, i1 %xor_ln82_98" [firmware/model_test.cpp:91]   --->   Operation 7479 'and' 'and_ln91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7480 [1/1] (0.35ns)   --->   "%select_ln91 = select i1 %and_ln91, i4 0, i4 10" [firmware/model_test.cpp:91]   --->   Operation 7480 'select' 'select_ln91' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7481 [1/1] (0.12ns)   --->   "%or_ln91 = or i1 %and_ln91, i1 %icmp_ln82_98" [firmware/model_test.cpp:91]   --->   Operation 7481 'or' 'or_ln91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7482 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_1 = select i1 %or_ln91, i4 %select_ln91, i4 %select_ln82_214" [firmware/model_test.cpp:91]   --->   Operation 7482 'select' 'select_ln91_1' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7483 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_2 = select i1 %or_ln91, i4 %select_ln91, i4 %select_ln82_216" [firmware/model_test.cpp:91]   --->   Operation 7483 'select' 'select_ln91_2' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7484 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_53)   --->   "%select_ln91_3 = select i1 %and_ln91, i12 0, i12 %tmp_98" [firmware/model_test.cpp:91]   --->   Operation 7484 'select' 'select_ln91_3' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7485 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_53)   --->   "%select_ln91_4 = select i1 %icmp_ln82_97, i12 %tmp_97, i12 %tmp_96" [firmware/model_test.cpp:91]   --->   Operation 7485 'select' 'select_ln91_4' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7486 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_54)   --->   "%select_ln91_5 = select i1 %icmp_ln82_95, i12 %tmp_95, i12 %tmp_94" [firmware/model_test.cpp:91]   --->   Operation 7486 'select' 'select_ln91_5' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7487 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_6 = select i1 %icmp_ln82_93, i12 %tmp_93, i12 %tmp_92" [firmware/model_test.cpp:91]   --->   Operation 7487 'select' 'select_ln91_6' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7488 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_55)   --->   "%select_ln91_7 = select i1 %icmp_ln82_91, i12 %tmp_91, i12 %tmp_90" [firmware/model_test.cpp:91]   --->   Operation 7488 'select' 'select_ln91_7' <Predicate = (or_ln82_106 & or_ln91_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7489 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_8 = select i1 %icmp_ln82_89, i12 %tmp_89, i12 %tmp_88" [firmware/model_test.cpp:91]   --->   Operation 7489 'select' 'select_ln91_8' <Predicate = (!or_ln82_106 & or_ln91_3)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7490 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_56)   --->   "%select_ln91_9 = select i1 %icmp_ln82_87, i12 %tmp_87, i12 %tmp_86" [firmware/model_test.cpp:91]   --->   Operation 7490 'select' 'select_ln91_9' <Predicate = (or_ln82_103 & !or_ln91_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7491 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_10 = select i1 %icmp_ln82_85, i12 %tmp_85, i12 %tmp_84" [firmware/model_test.cpp:91]   --->   Operation 7491 'select' 'select_ln91_10' <Predicate = (!or_ln82_103 & !or_ln91_3)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7492 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_53 = select i1 %or_ln91, i12 %select_ln91_3, i12 %select_ln91_4" [firmware/model_test.cpp:91]   --->   Operation 7492 'select' 'select_ln91_53' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7493 [1/1] (0.12ns)   --->   "%or_ln91_1 = or i1 %or_ln91, i1 %or_ln82_110" [firmware/model_test.cpp:91]   --->   Operation 7493 'or' 'or_ln91_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7494 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_54 = select i1 %or_ln82_109, i12 %select_ln91_5, i12 %select_ln91_6" [firmware/model_test.cpp:91]   --->   Operation 7494 'select' 'select_ln91_54' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7495 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_24)   --->   "%or_ln91_2 = or i1 %or_ln82_109, i1 %or_ln82_107" [firmware/model_test.cpp:91]   --->   Operation 7495 'or' 'or_ln91_2' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7496 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_55 = select i1 %or_ln82_106, i12 %select_ln91_7, i12 %select_ln91_8" [firmware/model_test.cpp:91]   --->   Operation 7496 'select' 'select_ln91_55' <Predicate = (or_ln91_3)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7497 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_56 = select i1 %or_ln82_103, i12 %select_ln91_9, i12 %select_ln91_10" [firmware/model_test.cpp:91]   --->   Operation 7497 'select' 'select_ln91_56' <Predicate = (!or_ln91_3)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7498 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_42)   --->   "%or_ln91_6 = or i1 %or_ln82_92, i1 %or_ln82_91" [firmware/model_test.cpp:91]   --->   Operation 7498 'or' 'or_ln91_6' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7499 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_45)   --->   "%or_ln91_14 = or i1 %or_ln82_42, i1 %or_ln82_40" [firmware/model_test.cpp:91]   --->   Operation 7499 'or' 'or_ln91_14' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7500 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_91)   --->   "%select_ln91_78 = select i1 %or_ln91_1, i12 %select_ln91_53, i12 %select_ln91_54" [firmware/model_test.cpp:91]   --->   Operation 7500 'select' 'select_ln91_78' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7501 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_24 = or i1 %or_ln91_1, i1 %or_ln91_2" [firmware/model_test.cpp:91]   --->   Operation 7501 'or' 'or_ln91_24' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7502 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_79 = select i1 %or_ln91_3, i12 %select_ln91_55, i12 %select_ln91_56" [firmware/model_test.cpp:91]   --->   Operation 7502 'select' 'select_ln91_79' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7503 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_36)   --->   "%or_ln91_25 = or i1 %or_ln91_3, i1 %or_ln82_104" [firmware/model_test.cpp:91]   --->   Operation 7503 'or' 'or_ln91_25' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7504 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_42)   --->   "%or_ln91_27 = or i1 %or_ln91_5, i1 %or_ln91_6" [firmware/model_test.cpp:91]   --->   Operation 7504 'or' 'or_ln91_27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7505 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_45)   --->   "%or_ln91_31 = or i1 %or_ln91_13, i1 %or_ln91_14" [firmware/model_test.cpp:91]   --->   Operation 7505 'or' 'or_ln91_31' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7506 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_91 = select i1 %or_ln91_24, i12 %select_ln91_78, i12 %select_ln91_79" [firmware/model_test.cpp:91]   --->   Operation 7506 'select' 'select_ln91_91' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7507 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_36 = or i1 %or_ln91_24, i1 %or_ln91_25" [firmware/model_test.cpp:91]   --->   Operation 7507 'or' 'or_ln91_36' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7508 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_42)   --->   "%or_ln91_37 = or i1 %or_ln91_26, i1 %or_ln91_27" [firmware/model_test.cpp:91]   --->   Operation 7508 'or' 'or_ln91_37' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7509 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_45)   --->   "%or_ln91_39 = or i1 %or_ln91_30, i1 %or_ln91_31" [firmware/model_test.cpp:91]   --->   Operation 7509 'or' 'or_ln91_39' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7510 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_100)   --->   "%select_ln91_97 = select i1 %or_ln91_36, i12 %select_ln91_91, i12 %select_ln91_92" [firmware/model_test.cpp:91]   --->   Operation 7510 'select' 'select_ln91_97' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7511 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_42 = or i1 %or_ln91_36, i1 %or_ln91_37" [firmware/model_test.cpp:91]   --->   Operation 7511 'or' 'or_ln91_42' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7512 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_45)   --->   "%or_ln91_43 = or i1 %or_ln91_38, i1 %or_ln91_39" [firmware/model_test.cpp:91]   --->   Operation 7512 'or' 'or_ln91_43' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7513 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_100 = select i1 %or_ln91_42, i12 %select_ln91_97, i12 %select_ln91_98" [firmware/model_test.cpp:91]   --->   Operation 7513 'select' 'select_ln91_100' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7514 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_45 = or i1 %or_ln91_42, i1 %or_ln91_43" [firmware/model_test.cpp:91]   --->   Operation 7514 'or' 'or_ln91_45' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7515 [1/1] (0.12ns)   --->   "%or_ln82_217 = or i1 %icmp_ln82_189, i1 %icmp_ln82_188" [firmware/model_test.cpp:82]   --->   Operation 7515 'or' 'or_ln82_217' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7516 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_422)   --->   "%select_ln82_417 = select i1 %icmp_ln82_189, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 7516 'select' 'select_ln82_417' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7517 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_422)   --->   "%select_ln82_418 = select i1 %or_ln82_217, i4 %select_ln82_417, i4 %select_ln82_414" [firmware/model_test.cpp:82]   --->   Operation 7517 'select' 'select_ln82_418' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7518 [1/1] (0.00ns)   --->   "%zext_ln82_191 = zext i1 %and_ln82_93" [firmware/model_test.cpp:82]   --->   Operation 7518 'zext' 'zext_ln82_191' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7519 [1/1] (0.43ns)   --->   "%icmp_ln82_191 = icmp_eq  i2 %zext_ln82_191, i2 %check_bit_191" [firmware/model_test.cpp:82]   --->   Operation 7519 'icmp' 'icmp_ln82_191' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7520 [1/1] (0.12ns)   --->   "%or_ln82_218 = or i1 %icmp_ln82_191, i1 %icmp_ln82_190" [firmware/model_test.cpp:82]   --->   Operation 7520 'or' 'or_ln82_218' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7521 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_422)   --->   "%select_ln82_421 = select i1 %icmp_ln82_191, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 7521 'select' 'select_ln82_421' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7522 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_422 = select i1 %or_ln82_218, i4 %select_ln82_421, i4 %select_ln82_418" [firmware/model_test.cpp:82]   --->   Operation 7522 'select' 'select_ln82_422' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7523 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_191)   --->   "%xor_ln82_191 = xor i1 %icmp_ln82_191, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7523 'xor' 'xor_ln82_191' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7524 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_191 = and i1 %and_ln82_93, i1 %xor_ln82_191" [firmware/model_test.cpp:82]   --->   Operation 7524 'and' 'and_ln82_191' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7525 [1/1] (0.27ns)   --->   "%check_bit_192 = select i1 %icmp_ln82_191, i2 2, i2 %check_bit_191" [firmware/model_test.cpp:82]   --->   Operation 7525 'select' 'check_bit_192' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7526 [1/1] (0.00ns)   --->   "%zext_ln82_192 = zext i1 %and_ln82_94" [firmware/model_test.cpp:82]   --->   Operation 7526 'zext' 'zext_ln82_192' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7527 [1/1] (0.43ns)   --->   "%icmp_ln82_192 = icmp_eq  i2 %zext_ln82_192, i2 %check_bit_192" [firmware/model_test.cpp:82]   --->   Operation 7527 'icmp' 'icmp_ln82_192' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7528 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_192)   --->   "%xor_ln82_192 = xor i1 %icmp_ln82_192, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7528 'xor' 'xor_ln82_192' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7529 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_192 = and i1 %and_ln82_94, i1 %xor_ln82_192" [firmware/model_test.cpp:82]   --->   Operation 7529 'and' 'and_ln82_192' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7530 [1/1] (0.27ns)   --->   "%check_bit_193 = select i1 %icmp_ln82_192, i2 2, i2 %check_bit_192" [firmware/model_test.cpp:82]   --->   Operation 7530 'select' 'check_bit_193' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7531 [1/1] (0.00ns)   --->   "%zext_ln82_193 = zext i1 %and_ln82_95" [firmware/model_test.cpp:82]   --->   Operation 7531 'zext' 'zext_ln82_193' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7532 [1/1] (0.43ns)   --->   "%icmp_ln82_193 = icmp_eq  i2 %zext_ln82_193, i2 %check_bit_193" [firmware/model_test.cpp:82]   --->   Operation 7532 'icmp' 'icmp_ln82_193' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7533 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_193)   --->   "%xor_ln82_193 = xor i1 %icmp_ln82_193, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7533 'xor' 'xor_ln82_193' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7534 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_193 = and i1 %and_ln82_95, i1 %xor_ln82_193" [firmware/model_test.cpp:82]   --->   Operation 7534 'and' 'and_ln82_193' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7535 [1/1] (0.27ns)   --->   "%check_bit_194 = select i1 %icmp_ln82_193, i2 2, i2 %check_bit_193" [firmware/model_test.cpp:82]   --->   Operation 7535 'select' 'check_bit_194' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7536 [1/1] (0.00ns)   --->   "%zext_ln82_194 = zext i1 %and_ln82_96" [firmware/model_test.cpp:82]   --->   Operation 7536 'zext' 'zext_ln82_194' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7537 [1/1] (0.43ns)   --->   "%icmp_ln82_194 = icmp_eq  i2 %zext_ln82_194, i2 %check_bit_194" [firmware/model_test.cpp:82]   --->   Operation 7537 'icmp' 'icmp_ln82_194' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7538 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_194)   --->   "%xor_ln82_194 = xor i1 %icmp_ln82_194, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7538 'xor' 'xor_ln82_194' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7539 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_194 = and i1 %and_ln82_96, i1 %xor_ln82_194" [firmware/model_test.cpp:82]   --->   Operation 7539 'and' 'and_ln82_194' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7540 [1/1] (0.27ns)   --->   "%check_bit_195 = select i1 %icmp_ln82_194, i2 2, i2 %check_bit_194" [firmware/model_test.cpp:82]   --->   Operation 7540 'select' 'check_bit_195' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7541 [1/1] (0.00ns)   --->   "%zext_ln82_195 = zext i1 %and_ln82_97" [firmware/model_test.cpp:82]   --->   Operation 7541 'zext' 'zext_ln82_195' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7542 [1/1] (0.43ns)   --->   "%icmp_ln82_195 = icmp_eq  i2 %zext_ln82_195, i2 %check_bit_195" [firmware/model_test.cpp:82]   --->   Operation 7542 'icmp' 'icmp_ln82_195' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7543 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_195)   --->   "%xor_ln82_195 = xor i1 %icmp_ln82_195, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7543 'xor' 'xor_ln82_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7544 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_195 = and i1 %and_ln82_97, i1 %xor_ln82_195" [firmware/model_test.cpp:82]   --->   Operation 7544 'and' 'and_ln82_195' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7545 [1/1] (0.27ns)   --->   "%check_bit_196 = select i1 %icmp_ln82_195, i2 2, i2 %check_bit_195" [firmware/model_test.cpp:82]   --->   Operation 7545 'select' 'check_bit_196' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7546 [1/1] (0.00ns)   --->   "%zext_ln82_196 = zext i1 %and_ln82_98" [firmware/model_test.cpp:82]   --->   Operation 7546 'zext' 'zext_ln82_196' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7547 [1/1] (0.43ns)   --->   "%icmp_ln82_196 = icmp_eq  i2 %zext_ln82_196, i2 %check_bit_196" [firmware/model_test.cpp:82]   --->   Operation 7547 'icmp' 'icmp_ln82_196' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7548 [1/1] (0.12ns)   --->   "%xor_ln82_196 = xor i1 %icmp_ln82_196, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7548 'xor' 'xor_ln82_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7549 [1/1] (0.12ns)   --->   "%and_ln82_196 = and i1 %and_ln82_98, i1 %xor_ln82_196" [firmware/model_test.cpp:82]   --->   Operation 7549 'and' 'and_ln82_196' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7550 [1/1] (0.43ns)   --->   "%icmp_ln91 = icmp_eq  i2 %check_bit_196, i2 1" [firmware/model_test.cpp:91]   --->   Operation 7550 'icmp' 'icmp_ln91' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7551 [1/1] (0.12ns)   --->   "%and_ln91_1 = and i1 %icmp_ln91, i1 %xor_ln82_196" [firmware/model_test.cpp:91]   --->   Operation 7551 'and' 'and_ln91_1' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7552 [1/1] (0.12ns)   --->   "%or_ln91_46 = or i1 %and_ln91_1, i1 %icmp_ln82_196" [firmware/model_test.cpp:91]   --->   Operation 7552 'or' 'or_ln91_46' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7553 [1/1] (0.12ns)   --->   "%or_ln91_49 = or i1 %or_ln82_217, i1 %or_ln82_216" [firmware/model_test.cpp:91]   --->   Operation 7553 'or' 'or_ln91_49' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7554 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_632)   --->   "%select_ln82_627 = select i1 %icmp_ln82_284, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 7554 'select' 'select_ln82_627' <Predicate = (or_ln82_327)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7555 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_632)   --->   "%select_ln82_628 = select i1 %or_ln82_327, i4 %select_ln82_627, i4 %select_ln82_622" [firmware/model_test.cpp:82]   --->   Operation 7555 'select' 'select_ln82_628' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7556 [1/1] (0.12ns)   --->   "%or_ln82_328 = or i1 %icmp_ln82_286, i1 %icmp_ln82_285" [firmware/model_test.cpp:82]   --->   Operation 7556 'or' 'or_ln82_328' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7557 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_632)   --->   "%select_ln82_631 = select i1 %icmp_ln82_286, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 7557 'select' 'select_ln82_631' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7558 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_632 = select i1 %or_ln82_328, i4 %select_ln82_631, i4 %select_ln82_628" [firmware/model_test.cpp:82]   --->   Operation 7558 'select' 'select_ln82_632' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7559 [1/1] (0.00ns)   --->   "%zext_ln82_287 = zext i1 %and_ln82_190" [firmware/model_test.cpp:82]   --->   Operation 7559 'zext' 'zext_ln82_287' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7560 [1/1] (0.43ns)   --->   "%icmp_ln82_287 = icmp_eq  i2 %zext_ln82_287, i2 %check_bit_287" [firmware/model_test.cpp:82]   --->   Operation 7560 'icmp' 'icmp_ln82_287' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7561 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_287)   --->   "%xor_ln82_287 = xor i1 %icmp_ln82_287, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7561 'xor' 'xor_ln82_287' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7562 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_287 = and i1 %and_ln82_190, i1 %xor_ln82_287" [firmware/model_test.cpp:82]   --->   Operation 7562 'and' 'and_ln82_287' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7563 [1/1] (0.27ns)   --->   "%check_bit_288 = select i1 %icmp_ln82_287, i2 2, i2 %check_bit_287" [firmware/model_test.cpp:82]   --->   Operation 7563 'select' 'check_bit_288' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7564 [1/1] (0.00ns)   --->   "%zext_ln82_288 = zext i1 %and_ln82_191" [firmware/model_test.cpp:82]   --->   Operation 7564 'zext' 'zext_ln82_288' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7565 [1/1] (0.43ns)   --->   "%icmp_ln82_288 = icmp_eq  i2 %zext_ln82_288, i2 %check_bit_288" [firmware/model_test.cpp:82]   --->   Operation 7565 'icmp' 'icmp_ln82_288' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7566 [1/1] (0.12ns)   --->   "%or_ln82_329 = or i1 %icmp_ln82_288, i1 %icmp_ln82_287" [firmware/model_test.cpp:82]   --->   Operation 7566 'or' 'or_ln82_329' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7567 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_640)   --->   "%select_ln82_635 = select i1 %icmp_ln82_288, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 7567 'select' 'select_ln82_635' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7568 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_640)   --->   "%select_ln82_636 = select i1 %or_ln82_329, i4 %select_ln82_635, i4 %select_ln82_632" [firmware/model_test.cpp:82]   --->   Operation 7568 'select' 'select_ln82_636' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7569 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_288)   --->   "%xor_ln82_288 = xor i1 %icmp_ln82_288, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7569 'xor' 'xor_ln82_288' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7570 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_288 = and i1 %and_ln82_191, i1 %xor_ln82_288" [firmware/model_test.cpp:82]   --->   Operation 7570 'and' 'and_ln82_288' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7571 [1/1] (0.27ns)   --->   "%check_bit_289 = select i1 %icmp_ln82_288, i2 2, i2 %check_bit_288" [firmware/model_test.cpp:82]   --->   Operation 7571 'select' 'check_bit_289' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7572 [1/1] (0.00ns)   --->   "%zext_ln82_289 = zext i1 %and_ln82_192" [firmware/model_test.cpp:82]   --->   Operation 7572 'zext' 'zext_ln82_289' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7573 [1/1] (0.43ns)   --->   "%icmp_ln82_289 = icmp_eq  i2 %zext_ln82_289, i2 %check_bit_289" [firmware/model_test.cpp:82]   --->   Operation 7573 'icmp' 'icmp_ln82_289' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7574 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_289)   --->   "%xor_ln82_289 = xor i1 %icmp_ln82_289, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7574 'xor' 'xor_ln82_289' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7575 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_289 = and i1 %and_ln82_192, i1 %xor_ln82_289" [firmware/model_test.cpp:82]   --->   Operation 7575 'and' 'and_ln82_289' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7576 [1/1] (0.27ns)   --->   "%check_bit_290 = select i1 %icmp_ln82_289, i2 2, i2 %check_bit_289" [firmware/model_test.cpp:82]   --->   Operation 7576 'select' 'check_bit_290' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7577 [1/1] (0.00ns)   --->   "%zext_ln82_290 = zext i1 %and_ln82_193" [firmware/model_test.cpp:82]   --->   Operation 7577 'zext' 'zext_ln82_290' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7578 [1/1] (0.43ns)   --->   "%icmp_ln82_290 = icmp_eq  i2 %zext_ln82_290, i2 %check_bit_290" [firmware/model_test.cpp:82]   --->   Operation 7578 'icmp' 'icmp_ln82_290' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7579 [1/1] (0.12ns)   --->   "%or_ln82_331 = or i1 %icmp_ln82_290, i1 %icmp_ln82_289" [firmware/model_test.cpp:82]   --->   Operation 7579 'or' 'or_ln82_331' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7580 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_640)   --->   "%select_ln82_639 = select i1 %icmp_ln82_290, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 7580 'select' 'select_ln82_639' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7581 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_640 = select i1 %or_ln82_331, i4 %select_ln82_639, i4 %select_ln82_636" [firmware/model_test.cpp:82]   --->   Operation 7581 'select' 'select_ln82_640' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7582 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_290)   --->   "%xor_ln82_290 = xor i1 %icmp_ln82_290, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7582 'xor' 'xor_ln82_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7583 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_290 = and i1 %and_ln82_193, i1 %xor_ln82_290" [firmware/model_test.cpp:82]   --->   Operation 7583 'and' 'and_ln82_290' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7584 [1/1] (0.27ns)   --->   "%check_bit_291 = select i1 %icmp_ln82_290, i2 2, i2 %check_bit_290" [firmware/model_test.cpp:82]   --->   Operation 7584 'select' 'check_bit_291' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7585 [1/1] (0.00ns)   --->   "%zext_ln82_291 = zext i1 %and_ln82_194" [firmware/model_test.cpp:82]   --->   Operation 7585 'zext' 'zext_ln82_291' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7586 [1/1] (0.43ns)   --->   "%icmp_ln82_291 = icmp_eq  i2 %zext_ln82_291, i2 %check_bit_291" [firmware/model_test.cpp:82]   --->   Operation 7586 'icmp' 'icmp_ln82_291' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7587 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_291)   --->   "%xor_ln82_291 = xor i1 %icmp_ln82_291, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7587 'xor' 'xor_ln82_291' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7588 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_291 = and i1 %and_ln82_194, i1 %xor_ln82_291" [firmware/model_test.cpp:82]   --->   Operation 7588 'and' 'and_ln82_291' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7589 [1/1] (0.27ns)   --->   "%check_bit_292 = select i1 %icmp_ln82_291, i2 2, i2 %check_bit_291" [firmware/model_test.cpp:82]   --->   Operation 7589 'select' 'check_bit_292' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7590 [1/1] (0.00ns)   --->   "%zext_ln82_292 = zext i1 %and_ln82_195" [firmware/model_test.cpp:82]   --->   Operation 7590 'zext' 'zext_ln82_292' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7591 [1/1] (0.43ns)   --->   "%icmp_ln82_292 = icmp_eq  i2 %zext_ln82_292, i2 %check_bit_292" [firmware/model_test.cpp:82]   --->   Operation 7591 'icmp' 'icmp_ln82_292' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7592 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_292)   --->   "%xor_ln82_292 = xor i1 %icmp_ln82_292, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7592 'xor' 'xor_ln82_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7593 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_292 = and i1 %and_ln82_195, i1 %xor_ln82_292" [firmware/model_test.cpp:82]   --->   Operation 7593 'and' 'and_ln82_292' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7594 [1/1] (0.27ns)   --->   "%check_bit_293 = select i1 %icmp_ln82_292, i2 2, i2 %check_bit_292" [firmware/model_test.cpp:82]   --->   Operation 7594 'select' 'check_bit_293' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7595 [1/1] (0.12ns)   --->   "%or_ln91_94 = or i1 %or_ln82_328, i1 %or_ln82_327" [firmware/model_test.cpp:91]   --->   Operation 7595 'or' 'or_ln91_94' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7596 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_844)   --->   "%select_ln82_839 = select i1 %icmp_ln82_380, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 7596 'select' 'select_ln82_839' <Predicate = (or_ln82_437)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7597 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_844)   --->   "%select_ln82_840 = select i1 %or_ln82_437, i4 %select_ln82_839, i4 %select_ln82_834" [firmware/model_test.cpp:82]   --->   Operation 7597 'select' 'select_ln82_840' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7598 [1/1] (0.00ns)   --->   "%zext_ln82_382 = zext i1 %and_ln82_286" [firmware/model_test.cpp:82]   --->   Operation 7598 'zext' 'zext_ln82_382' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7599 [1/1] (0.43ns)   --->   "%icmp_ln82_382 = icmp_eq  i2 %zext_ln82_382, i2 %check_bit_382" [firmware/model_test.cpp:82]   --->   Operation 7599 'icmp' 'icmp_ln82_382' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7600 [1/1] (0.12ns)   --->   "%or_ln82_438 = or i1 %icmp_ln82_382, i1 %icmp_ln82_381" [firmware/model_test.cpp:82]   --->   Operation 7600 'or' 'or_ln82_438' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7601 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_844)   --->   "%select_ln82_843 = select i1 %icmp_ln82_382, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 7601 'select' 'select_ln82_843' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7602 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_844 = select i1 %or_ln82_438, i4 %select_ln82_843, i4 %select_ln82_840" [firmware/model_test.cpp:82]   --->   Operation 7602 'select' 'select_ln82_844' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7603 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_382)   --->   "%xor_ln82_382 = xor i1 %icmp_ln82_382, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7603 'xor' 'xor_ln82_382' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7604 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_382 = and i1 %and_ln82_286, i1 %xor_ln82_382" [firmware/model_test.cpp:82]   --->   Operation 7604 'and' 'and_ln82_382' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7605 [1/1] (0.27ns)   --->   "%check_bit_383 = select i1 %icmp_ln82_382, i2 2, i2 %check_bit_382" [firmware/model_test.cpp:82]   --->   Operation 7605 'select' 'check_bit_383' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7606 [1/1] (0.00ns)   --->   "%zext_ln82_383 = zext i1 %and_ln82_287" [firmware/model_test.cpp:82]   --->   Operation 7606 'zext' 'zext_ln82_383' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7607 [1/1] (0.43ns)   --->   "%icmp_ln82_383 = icmp_eq  i2 %zext_ln82_383, i2 %check_bit_383" [firmware/model_test.cpp:82]   --->   Operation 7607 'icmp' 'icmp_ln82_383' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7608 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_383)   --->   "%xor_ln82_383 = xor i1 %icmp_ln82_383, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7608 'xor' 'xor_ln82_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7609 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_383 = and i1 %and_ln82_287, i1 %xor_ln82_383" [firmware/model_test.cpp:82]   --->   Operation 7609 'and' 'and_ln82_383' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7610 [1/1] (0.27ns)   --->   "%check_bit_384 = select i1 %icmp_ln82_383, i2 2, i2 %check_bit_383" [firmware/model_test.cpp:82]   --->   Operation 7610 'select' 'check_bit_384' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7611 [1/1] (0.00ns)   --->   "%zext_ln82_384 = zext i1 %and_ln82_288" [firmware/model_test.cpp:82]   --->   Operation 7611 'zext' 'zext_ln82_384' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7612 [1/1] (0.43ns)   --->   "%icmp_ln82_384 = icmp_eq  i2 %zext_ln82_384, i2 %check_bit_384" [firmware/model_test.cpp:82]   --->   Operation 7612 'icmp' 'icmp_ln82_384' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7613 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_384)   --->   "%xor_ln82_384 = xor i1 %icmp_ln82_384, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7613 'xor' 'xor_ln82_384' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7614 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_384 = and i1 %and_ln82_288, i1 %xor_ln82_384" [firmware/model_test.cpp:82]   --->   Operation 7614 'and' 'and_ln82_384' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7615 [1/1] (0.27ns)   --->   "%check_bit_385 = select i1 %icmp_ln82_384, i2 2, i2 %check_bit_384" [firmware/model_test.cpp:82]   --->   Operation 7615 'select' 'check_bit_385' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7616 [1/1] (0.00ns)   --->   "%zext_ln82_385 = zext i1 %and_ln82_289" [firmware/model_test.cpp:82]   --->   Operation 7616 'zext' 'zext_ln82_385' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7617 [1/1] (0.43ns)   --->   "%icmp_ln82_385 = icmp_eq  i2 %zext_ln82_385, i2 %check_bit_385" [firmware/model_test.cpp:82]   --->   Operation 7617 'icmp' 'icmp_ln82_385' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7618 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_385)   --->   "%xor_ln82_385 = xor i1 %icmp_ln82_385, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7618 'xor' 'xor_ln82_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7619 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_385 = and i1 %and_ln82_289, i1 %xor_ln82_385" [firmware/model_test.cpp:82]   --->   Operation 7619 'and' 'and_ln82_385' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7620 [1/1] (0.27ns)   --->   "%check_bit_386 = select i1 %icmp_ln82_385, i2 2, i2 %check_bit_385" [firmware/model_test.cpp:82]   --->   Operation 7620 'select' 'check_bit_386' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7621 [1/1] (0.00ns)   --->   "%zext_ln82_386 = zext i1 %and_ln82_290" [firmware/model_test.cpp:82]   --->   Operation 7621 'zext' 'zext_ln82_386' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7622 [1/1] (0.43ns)   --->   "%icmp_ln82_386 = icmp_eq  i2 %zext_ln82_386, i2 %check_bit_386" [firmware/model_test.cpp:82]   --->   Operation 7622 'icmp' 'icmp_ln82_386' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7623 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_386)   --->   "%xor_ln82_386 = xor i1 %icmp_ln82_386, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7623 'xor' 'xor_ln82_386' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7624 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_386 = and i1 %and_ln82_290, i1 %xor_ln82_386" [firmware/model_test.cpp:82]   --->   Operation 7624 'and' 'and_ln82_386' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7625 [1/1] (0.27ns)   --->   "%check_bit_387 = select i1 %icmp_ln82_386, i2 2, i2 %check_bit_386" [firmware/model_test.cpp:82]   --->   Operation 7625 'select' 'check_bit_387' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7626 [1/1] (0.00ns)   --->   "%zext_ln82_387 = zext i1 %and_ln82_291" [firmware/model_test.cpp:82]   --->   Operation 7626 'zext' 'zext_ln82_387' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7627 [1/1] (0.43ns)   --->   "%icmp_ln82_387 = icmp_eq  i2 %zext_ln82_387, i2 %check_bit_387" [firmware/model_test.cpp:82]   --->   Operation 7627 'icmp' 'icmp_ln82_387' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7628 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_387)   --->   "%xor_ln82_387 = xor i1 %icmp_ln82_387, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7628 'xor' 'xor_ln82_387' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7629 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_387 = and i1 %and_ln82_291, i1 %xor_ln82_387" [firmware/model_test.cpp:82]   --->   Operation 7629 'and' 'and_ln82_387' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7630 [1/1] (0.27ns)   --->   "%check_bit_388 = select i1 %icmp_ln82_387, i2 2, i2 %check_bit_387" [firmware/model_test.cpp:82]   --->   Operation 7630 'select' 'check_bit_388' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7631 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1050)   --->   "%select_ln82_1043 = select i1 %icmp_ln82_473, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7631 'select' 'select_ln82_1043' <Predicate = (or_ln82_545 & !or_ln82_547)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7632 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1050)   --->   "%select_ln82_1044 = select i1 %or_ln82_545, i4 %select_ln82_1043, i4 %select_ln82_1039" [firmware/model_test.cpp:82]   --->   Operation 7632 'select' 'select_ln82_1044' <Predicate = (!or_ln82_547)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7633 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1048)   --->   "%select_ln82_1047 = select i1 %icmp_ln82_475, i4 10, i4 9" [firmware/model_test.cpp:82]   --->   Operation 7633 'select' 'select_ln82_1047' <Predicate = (or_ln82_547)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7634 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1048 = select i1 %or_ln82_547, i4 %select_ln82_1047, i4 %select_ln82_1042" [firmware/model_test.cpp:82]   --->   Operation 7634 'select' 'select_ln82_1048' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7635 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1050)   --->   "%select_ln82_1049 = select i1 %icmp_ln82_475, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 7635 'select' 'select_ln82_1049' <Predicate = (or_ln82_547)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7636 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1050 = select i1 %or_ln82_547, i4 %select_ln82_1049, i4 %select_ln82_1044" [firmware/model_test.cpp:82]   --->   Operation 7636 'select' 'select_ln82_1050' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7637 [1/1] (0.00ns)   --->   "%zext_ln82_476 = zext i1 %and_ln82_381" [firmware/model_test.cpp:82]   --->   Operation 7637 'zext' 'zext_ln82_476' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7638 [1/1] (0.43ns)   --->   "%icmp_ln82_476 = icmp_eq  i2 %zext_ln82_476, i2 %check_bit_476" [firmware/model_test.cpp:82]   --->   Operation 7638 'icmp' 'icmp_ln82_476' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7639 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_476)   --->   "%xor_ln82_476 = xor i1 %icmp_ln82_476, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7639 'xor' 'xor_ln82_476' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7640 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_476 = and i1 %and_ln82_381, i1 %xor_ln82_476" [firmware/model_test.cpp:82]   --->   Operation 7640 'and' 'and_ln82_476' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7641 [1/1] (0.27ns)   --->   "%check_bit_477 = select i1 %icmp_ln82_476, i2 2, i2 %check_bit_476" [firmware/model_test.cpp:82]   --->   Operation 7641 'select' 'check_bit_477' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7642 [1/1] (0.00ns)   --->   "%zext_ln82_477 = zext i1 %and_ln82_382" [firmware/model_test.cpp:82]   --->   Operation 7642 'zext' 'zext_ln82_477' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7643 [1/1] (0.43ns)   --->   "%icmp_ln82_477 = icmp_eq  i2 %zext_ln82_477, i2 %check_bit_477" [firmware/model_test.cpp:82]   --->   Operation 7643 'icmp' 'icmp_ln82_477' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7644 [1/1] (0.12ns)   --->   "%or_ln82_548 = or i1 %icmp_ln82_477, i1 %icmp_ln82_476" [firmware/model_test.cpp:82]   --->   Operation 7644 'or' 'or_ln82_548' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7645 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1058)   --->   "%select_ln82_1053 = select i1 %icmp_ln82_477, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 7645 'select' 'select_ln82_1053' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7646 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1058)   --->   "%select_ln82_1054 = select i1 %or_ln82_548, i4 %select_ln82_1053, i4 %select_ln82_1050" [firmware/model_test.cpp:82]   --->   Operation 7646 'select' 'select_ln82_1054' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7647 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_477)   --->   "%xor_ln82_477 = xor i1 %icmp_ln82_477, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7647 'xor' 'xor_ln82_477' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7648 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_477 = and i1 %and_ln82_382, i1 %xor_ln82_477" [firmware/model_test.cpp:82]   --->   Operation 7648 'and' 'and_ln82_477' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7649 [1/1] (0.27ns)   --->   "%check_bit_478 = select i1 %icmp_ln82_477, i2 2, i2 %check_bit_477" [firmware/model_test.cpp:82]   --->   Operation 7649 'select' 'check_bit_478' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7650 [1/1] (0.00ns)   --->   "%zext_ln82_478 = zext i1 %and_ln82_383" [firmware/model_test.cpp:82]   --->   Operation 7650 'zext' 'zext_ln82_478' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7651 [1/1] (0.43ns)   --->   "%icmp_ln82_478 = icmp_eq  i2 %zext_ln82_478, i2 %check_bit_478" [firmware/model_test.cpp:82]   --->   Operation 7651 'icmp' 'icmp_ln82_478' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7652 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_478)   --->   "%xor_ln82_478 = xor i1 %icmp_ln82_478, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7652 'xor' 'xor_ln82_478' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7653 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_478 = and i1 %and_ln82_383, i1 %xor_ln82_478" [firmware/model_test.cpp:82]   --->   Operation 7653 'and' 'and_ln82_478' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7654 [1/1] (0.27ns)   --->   "%check_bit_479 = select i1 %icmp_ln82_478, i2 2, i2 %check_bit_478" [firmware/model_test.cpp:82]   --->   Operation 7654 'select' 'check_bit_479' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7655 [1/1] (0.00ns)   --->   "%zext_ln82_479 = zext i1 %and_ln82_384" [firmware/model_test.cpp:82]   --->   Operation 7655 'zext' 'zext_ln82_479' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7656 [1/1] (0.43ns)   --->   "%icmp_ln82_479 = icmp_eq  i2 %zext_ln82_479, i2 %check_bit_479" [firmware/model_test.cpp:82]   --->   Operation 7656 'icmp' 'icmp_ln82_479' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7657 [1/1] (0.12ns)   --->   "%or_ln82_549 = or i1 %icmp_ln82_479, i1 %icmp_ln82_478" [firmware/model_test.cpp:82]   --->   Operation 7657 'or' 'or_ln82_549' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7658 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1058)   --->   "%select_ln82_1057 = select i1 %icmp_ln82_479, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 7658 'select' 'select_ln82_1057' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7659 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1058 = select i1 %or_ln82_549, i4 %select_ln82_1057, i4 %select_ln82_1054" [firmware/model_test.cpp:82]   --->   Operation 7659 'select' 'select_ln82_1058' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7660 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_479)   --->   "%xor_ln82_479 = xor i1 %icmp_ln82_479, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7660 'xor' 'xor_ln82_479' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7661 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_479 = and i1 %and_ln82_384, i1 %xor_ln82_479" [firmware/model_test.cpp:82]   --->   Operation 7661 'and' 'and_ln82_479' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7662 [1/1] (0.27ns)   --->   "%check_bit_480 = select i1 %icmp_ln82_479, i2 2, i2 %check_bit_479" [firmware/model_test.cpp:82]   --->   Operation 7662 'select' 'check_bit_480' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7663 [1/1] (0.00ns)   --->   "%zext_ln82_480 = zext i1 %and_ln82_385" [firmware/model_test.cpp:82]   --->   Operation 7663 'zext' 'zext_ln82_480' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7664 [1/1] (0.43ns)   --->   "%icmp_ln82_480 = icmp_eq  i2 %zext_ln82_480, i2 %check_bit_480" [firmware/model_test.cpp:82]   --->   Operation 7664 'icmp' 'icmp_ln82_480' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7665 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_480)   --->   "%xor_ln82_480 = xor i1 %icmp_ln82_480, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7665 'xor' 'xor_ln82_480' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7666 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_480 = and i1 %and_ln82_385, i1 %xor_ln82_480" [firmware/model_test.cpp:82]   --->   Operation 7666 'and' 'and_ln82_480' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7667 [1/1] (0.27ns)   --->   "%check_bit_481 = select i1 %icmp_ln82_480, i2 2, i2 %check_bit_480" [firmware/model_test.cpp:82]   --->   Operation 7667 'select' 'check_bit_481' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7668 [1/1] (0.00ns)   --->   "%zext_ln82_481 = zext i1 %and_ln82_386" [firmware/model_test.cpp:82]   --->   Operation 7668 'zext' 'zext_ln82_481' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7669 [1/1] (0.43ns)   --->   "%icmp_ln82_481 = icmp_eq  i2 %zext_ln82_481, i2 %check_bit_481" [firmware/model_test.cpp:82]   --->   Operation 7669 'icmp' 'icmp_ln82_481' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7670 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_481)   --->   "%xor_ln82_481 = xor i1 %icmp_ln82_481, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7670 'xor' 'xor_ln82_481' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7671 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_481 = and i1 %and_ln82_386, i1 %xor_ln82_481" [firmware/model_test.cpp:82]   --->   Operation 7671 'and' 'and_ln82_481' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7672 [1/1] (0.27ns)   --->   "%check_bit_482 = select i1 %icmp_ln82_481, i2 2, i2 %check_bit_481" [firmware/model_test.cpp:82]   --->   Operation 7672 'select' 'check_bit_482' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7673 [1/1] (0.12ns)   --->   "%or_ln91_184 = or i1 %or_ln82_548, i1 %or_ln82_547" [firmware/model_test.cpp:91]   --->   Operation 7673 'or' 'or_ln91_184' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7674 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1257)   --->   "%select_ln82_1250 = select i1 %icmp_ln82_567, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7674 'select' 'select_ln82_1250' <Predicate = (or_ln82_654)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7675 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1257)   --->   "%select_ln82_1251 = select i1 %or_ln82_654, i4 %select_ln82_1250, i4 %select_ln82_1246" [firmware/model_test.cpp:82]   --->   Operation 7675 'select' 'select_ln82_1251' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7676 [1/1] (0.00ns)   --->   "%zext_ln82_569 = zext i1 %and_ln82_475" [firmware/model_test.cpp:82]   --->   Operation 7676 'zext' 'zext_ln82_569' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7677 [1/1] (0.43ns)   --->   "%icmp_ln82_569 = icmp_eq  i2 %zext_ln82_569, i2 %check_bit_569" [firmware/model_test.cpp:82]   --->   Operation 7677 'icmp' 'icmp_ln82_569' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7678 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1255)   --->   "%select_ln82_1254 = select i1 %icmp_ln82_569, i4 10, i4 9" [firmware/model_test.cpp:82]   --->   Operation 7678 'select' 'select_ln82_1254' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7679 [1/1] (0.12ns)   --->   "%or_ln82_656 = or i1 %icmp_ln82_569, i1 %icmp_ln82_568" [firmware/model_test.cpp:82]   --->   Operation 7679 'or' 'or_ln82_656' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7680 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1255 = select i1 %or_ln82_656, i4 %select_ln82_1254, i4 %select_ln82_1249" [firmware/model_test.cpp:82]   --->   Operation 7680 'select' 'select_ln82_1255' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7681 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1257)   --->   "%select_ln82_1256 = select i1 %icmp_ln82_569, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 7681 'select' 'select_ln82_1256' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7682 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1257 = select i1 %or_ln82_656, i4 %select_ln82_1256, i4 %select_ln82_1251" [firmware/model_test.cpp:82]   --->   Operation 7682 'select' 'select_ln82_1257' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7683 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_569)   --->   "%xor_ln82_569 = xor i1 %icmp_ln82_569, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7683 'xor' 'xor_ln82_569' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7684 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_569 = and i1 %and_ln82_475, i1 %xor_ln82_569" [firmware/model_test.cpp:82]   --->   Operation 7684 'and' 'and_ln82_569' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7685 [1/1] (0.27ns)   --->   "%check_bit_570 = select i1 %icmp_ln82_569, i2 2, i2 %check_bit_569" [firmware/model_test.cpp:82]   --->   Operation 7685 'select' 'check_bit_570' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7686 [1/1] (0.00ns)   --->   "%zext_ln82_570 = zext i1 %and_ln82_476" [firmware/model_test.cpp:82]   --->   Operation 7686 'zext' 'zext_ln82_570' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7687 [1/1] (0.43ns)   --->   "%icmp_ln82_570 = icmp_eq  i2 %zext_ln82_570, i2 %check_bit_570" [firmware/model_test.cpp:82]   --->   Operation 7687 'icmp' 'icmp_ln82_570' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7688 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_570)   --->   "%xor_ln82_570 = xor i1 %icmp_ln82_570, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7688 'xor' 'xor_ln82_570' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7689 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_570 = and i1 %and_ln82_476, i1 %xor_ln82_570" [firmware/model_test.cpp:82]   --->   Operation 7689 'and' 'and_ln82_570' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7690 [1/1] (0.27ns)   --->   "%check_bit_571 = select i1 %icmp_ln82_570, i2 2, i2 %check_bit_570" [firmware/model_test.cpp:82]   --->   Operation 7690 'select' 'check_bit_571' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7691 [1/1] (0.00ns)   --->   "%zext_ln82_571 = zext i1 %and_ln82_477" [firmware/model_test.cpp:82]   --->   Operation 7691 'zext' 'zext_ln82_571' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7692 [1/1] (0.43ns)   --->   "%icmp_ln82_571 = icmp_eq  i2 %zext_ln82_571, i2 %check_bit_571" [firmware/model_test.cpp:82]   --->   Operation 7692 'icmp' 'icmp_ln82_571' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7693 [1/1] (0.12ns)   --->   "%or_ln82_657 = or i1 %icmp_ln82_571, i1 %icmp_ln82_570" [firmware/model_test.cpp:82]   --->   Operation 7693 'or' 'or_ln82_657' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7694 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1265)   --->   "%select_ln82_1260 = select i1 %icmp_ln82_571, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 7694 'select' 'select_ln82_1260' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7695 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1265)   --->   "%select_ln82_1261 = select i1 %or_ln82_657, i4 %select_ln82_1260, i4 %select_ln82_1257" [firmware/model_test.cpp:82]   --->   Operation 7695 'select' 'select_ln82_1261' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7696 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_571)   --->   "%xor_ln82_571 = xor i1 %icmp_ln82_571, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7696 'xor' 'xor_ln82_571' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7697 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_571 = and i1 %and_ln82_477, i1 %xor_ln82_571" [firmware/model_test.cpp:82]   --->   Operation 7697 'and' 'and_ln82_571' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7698 [1/1] (0.27ns)   --->   "%check_bit_572 = select i1 %icmp_ln82_571, i2 2, i2 %check_bit_571" [firmware/model_test.cpp:82]   --->   Operation 7698 'select' 'check_bit_572' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7699 [1/1] (0.00ns)   --->   "%zext_ln82_572 = zext i1 %and_ln82_478" [firmware/model_test.cpp:82]   --->   Operation 7699 'zext' 'zext_ln82_572' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7700 [1/1] (0.43ns)   --->   "%icmp_ln82_572 = icmp_eq  i2 %zext_ln82_572, i2 %check_bit_572" [firmware/model_test.cpp:82]   --->   Operation 7700 'icmp' 'icmp_ln82_572' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7701 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_572)   --->   "%xor_ln82_572 = xor i1 %icmp_ln82_572, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7701 'xor' 'xor_ln82_572' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7702 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_572 = and i1 %and_ln82_478, i1 %xor_ln82_572" [firmware/model_test.cpp:82]   --->   Operation 7702 'and' 'and_ln82_572' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7703 [1/1] (0.27ns)   --->   "%check_bit_573 = select i1 %icmp_ln82_572, i2 2, i2 %check_bit_572" [firmware/model_test.cpp:82]   --->   Operation 7703 'select' 'check_bit_573' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7704 [1/1] (0.00ns)   --->   "%zext_ln82_573 = zext i1 %and_ln82_479" [firmware/model_test.cpp:82]   --->   Operation 7704 'zext' 'zext_ln82_573' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7705 [1/1] (0.43ns)   --->   "%icmp_ln82_573 = icmp_eq  i2 %zext_ln82_573, i2 %check_bit_573" [firmware/model_test.cpp:82]   --->   Operation 7705 'icmp' 'icmp_ln82_573' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7706 [1/1] (0.12ns)   --->   "%or_ln82_658 = or i1 %icmp_ln82_573, i1 %icmp_ln82_572" [firmware/model_test.cpp:82]   --->   Operation 7706 'or' 'or_ln82_658' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7707 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1265)   --->   "%select_ln82_1264 = select i1 %icmp_ln82_573, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 7707 'select' 'select_ln82_1264' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7708 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1265 = select i1 %or_ln82_658, i4 %select_ln82_1264, i4 %select_ln82_1261" [firmware/model_test.cpp:82]   --->   Operation 7708 'select' 'select_ln82_1265' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7709 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_573)   --->   "%xor_ln82_573 = xor i1 %icmp_ln82_573, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7709 'xor' 'xor_ln82_573' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7710 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_573 = and i1 %and_ln82_479, i1 %xor_ln82_573" [firmware/model_test.cpp:82]   --->   Operation 7710 'and' 'and_ln82_573' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7711 [1/1] (0.27ns)   --->   "%check_bit_574 = select i1 %icmp_ln82_573, i2 2, i2 %check_bit_573" [firmware/model_test.cpp:82]   --->   Operation 7711 'select' 'check_bit_574' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7712 [1/1] (0.00ns)   --->   "%zext_ln82_574 = zext i1 %and_ln82_480" [firmware/model_test.cpp:82]   --->   Operation 7712 'zext' 'zext_ln82_574' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7713 [1/1] (0.43ns)   --->   "%icmp_ln82_574 = icmp_eq  i2 %zext_ln82_574, i2 %check_bit_574" [firmware/model_test.cpp:82]   --->   Operation 7713 'icmp' 'icmp_ln82_574' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7714 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_574)   --->   "%xor_ln82_574 = xor i1 %icmp_ln82_574, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7714 'xor' 'xor_ln82_574' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7715 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_574 = and i1 %and_ln82_480, i1 %xor_ln82_574" [firmware/model_test.cpp:82]   --->   Operation 7715 'and' 'and_ln82_574' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7716 [1/1] (0.27ns)   --->   "%check_bit_575 = select i1 %icmp_ln82_574, i2 2, i2 %check_bit_574" [firmware/model_test.cpp:82]   --->   Operation 7716 'select' 'check_bit_575' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7717 [1/1] (0.12ns)   --->   "%or_ln91_229 = or i1 %or_ln82_657, i1 %or_ln82_656" [firmware/model_test.cpp:91]   --->   Operation 7717 'or' 'or_ln91_229' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7718 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1455)   --->   "%select_ln82_1437 = select i1 %icmp_ln82_652, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7718 'select' 'select_ln82_1437' <Predicate = (or_ln82_758)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7719 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1455)   --->   "%select_ln82_1438 = select i1 %or_ln82_758, i4 %select_ln82_1437, i4 %select_ln82_1432" [firmware/model_test.cpp:82]   --->   Operation 7719 'select' 'select_ln82_1438' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7720 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1457)   --->   "%select_ln82_1451 = select i1 %icmp_ln82_658, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 7720 'select' 'select_ln82_1451' <Predicate = (or_ln82_762)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7721 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1457)   --->   "%select_ln82_1452 = select i1 %or_ln82_762, i4 %select_ln82_1451, i4 %select_ln82_1448" [firmware/model_test.cpp:82]   --->   Operation 7721 'select' 'select_ln82_1452' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7722 [1/1] (0.12ns)   --->   "%or_ln82_763 = or i1 %icmp_ln82_660, i1 %icmp_ln82_659" [firmware/model_test.cpp:82]   --->   Operation 7722 'or' 'or_ln82_763' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7723 [1/1] (0.12ns)   --->   "%or_ln82_764 = or i1 %or_ln82_763, i1 %or_ln82_762" [firmware/model_test.cpp:82]   --->   Operation 7723 'or' 'or_ln82_764' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7724 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1455)   --->   "%or_ln82_1114 = or i1 %or_ln82_764, i1 %or_ln82_761" [firmware/model_test.cpp:82]   --->   Operation 7724 'or' 'or_ln82_1114' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7725 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1455 = select i1 %or_ln82_1114, i4 9, i4 %select_ln82_1438" [firmware/model_test.cpp:82]   --->   Operation 7725 'select' 'select_ln82_1455' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7726 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1457)   --->   "%select_ln82_1456 = select i1 %icmp_ln82_660, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7726 'select' 'select_ln82_1456' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7727 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1457 = select i1 %or_ln82_763, i4 %select_ln82_1456, i4 %select_ln82_1452" [firmware/model_test.cpp:82]   --->   Operation 7727 'select' 'select_ln82_1457' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7728 [1/1] (0.00ns)   --->   "%zext_ln82_661 = zext i1 %and_ln82_568" [firmware/model_test.cpp:82]   --->   Operation 7728 'zext' 'zext_ln82_661' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7729 [1/1] (0.43ns)   --->   "%icmp_ln82_661 = icmp_eq  i2 %zext_ln82_661, i2 %check_bit_661" [firmware/model_test.cpp:82]   --->   Operation 7729 'icmp' 'icmp_ln82_661' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7730 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_661)   --->   "%xor_ln82_661 = xor i1 %icmp_ln82_661, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7730 'xor' 'xor_ln82_661' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7731 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_661 = and i1 %and_ln82_568, i1 %xor_ln82_661" [firmware/model_test.cpp:82]   --->   Operation 7731 'and' 'and_ln82_661' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7732 [1/1] (0.27ns)   --->   "%check_bit_662 = select i1 %icmp_ln82_661, i2 2, i2 %check_bit_661" [firmware/model_test.cpp:82]   --->   Operation 7732 'select' 'check_bit_662' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7733 [1/1] (0.00ns)   --->   "%zext_ln82_662 = zext i1 %and_ln82_569" [firmware/model_test.cpp:82]   --->   Operation 7733 'zext' 'zext_ln82_662' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7734 [1/1] (0.43ns)   --->   "%icmp_ln82_662 = icmp_eq  i2 %zext_ln82_662, i2 %check_bit_662" [firmware/model_test.cpp:82]   --->   Operation 7734 'icmp' 'icmp_ln82_662' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7735 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1461)   --->   "%select_ln82_1460 = select i1 %icmp_ln82_662, i4 10, i4 9" [firmware/model_test.cpp:82]   --->   Operation 7735 'select' 'select_ln82_1460' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7736 [1/1] (0.12ns)   --->   "%or_ln82_765 = or i1 %icmp_ln82_662, i1 %icmp_ln82_661" [firmware/model_test.cpp:82]   --->   Operation 7736 'or' 'or_ln82_765' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7737 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1461 = select i1 %or_ln82_765, i4 %select_ln82_1460, i4 %select_ln82_1455" [firmware/model_test.cpp:82]   --->   Operation 7737 'select' 'select_ln82_1461' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7738 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1467)   --->   "%select_ln82_1462 = select i1 %icmp_ln82_662, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 7738 'select' 'select_ln82_1462' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7739 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1467)   --->   "%select_ln82_1463 = select i1 %or_ln82_765, i4 %select_ln82_1462, i4 %select_ln82_1457" [firmware/model_test.cpp:82]   --->   Operation 7739 'select' 'select_ln82_1463' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7740 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_662)   --->   "%xor_ln82_662 = xor i1 %icmp_ln82_662, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7740 'xor' 'xor_ln82_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7741 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_662 = and i1 %and_ln82_569, i1 %xor_ln82_662" [firmware/model_test.cpp:82]   --->   Operation 7741 'and' 'and_ln82_662' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7742 [1/1] (0.27ns)   --->   "%check_bit_663 = select i1 %icmp_ln82_662, i2 2, i2 %check_bit_662" [firmware/model_test.cpp:82]   --->   Operation 7742 'select' 'check_bit_663' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7743 [1/1] (0.00ns)   --->   "%zext_ln82_663 = zext i1 %and_ln82_570" [firmware/model_test.cpp:82]   --->   Operation 7743 'zext' 'zext_ln82_663' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7744 [1/1] (0.43ns)   --->   "%icmp_ln82_663 = icmp_eq  i2 %zext_ln82_663, i2 %check_bit_663" [firmware/model_test.cpp:82]   --->   Operation 7744 'icmp' 'icmp_ln82_663' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7745 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_663)   --->   "%xor_ln82_663 = xor i1 %icmp_ln82_663, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7745 'xor' 'xor_ln82_663' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7746 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_663 = and i1 %and_ln82_570, i1 %xor_ln82_663" [firmware/model_test.cpp:82]   --->   Operation 7746 'and' 'and_ln82_663' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7747 [1/1] (0.27ns)   --->   "%check_bit_664 = select i1 %icmp_ln82_663, i2 2, i2 %check_bit_663" [firmware/model_test.cpp:82]   --->   Operation 7747 'select' 'check_bit_664' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7748 [1/1] (0.00ns)   --->   "%zext_ln82_664 = zext i1 %and_ln82_571" [firmware/model_test.cpp:82]   --->   Operation 7748 'zext' 'zext_ln82_664' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7749 [1/1] (0.43ns)   --->   "%icmp_ln82_664 = icmp_eq  i2 %zext_ln82_664, i2 %check_bit_664" [firmware/model_test.cpp:82]   --->   Operation 7749 'icmp' 'icmp_ln82_664' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7750 [1/1] (0.12ns)   --->   "%or_ln82_766 = or i1 %icmp_ln82_664, i1 %icmp_ln82_663" [firmware/model_test.cpp:82]   --->   Operation 7750 'or' 'or_ln82_766' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7751 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1467)   --->   "%select_ln82_1466 = select i1 %icmp_ln82_664, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 7751 'select' 'select_ln82_1466' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7752 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1467 = select i1 %or_ln82_766, i4 %select_ln82_1466, i4 %select_ln82_1463" [firmware/model_test.cpp:82]   --->   Operation 7752 'select' 'select_ln82_1467' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7753 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_664)   --->   "%xor_ln82_664 = xor i1 %icmp_ln82_664, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7753 'xor' 'xor_ln82_664' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7754 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_664 = and i1 %and_ln82_571, i1 %xor_ln82_664" [firmware/model_test.cpp:82]   --->   Operation 7754 'and' 'and_ln82_664' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7755 [1/1] (0.27ns)   --->   "%check_bit_665 = select i1 %icmp_ln82_664, i2 2, i2 %check_bit_664" [firmware/model_test.cpp:82]   --->   Operation 7755 'select' 'check_bit_665' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7756 [1/1] (0.00ns)   --->   "%zext_ln82_665 = zext i1 %and_ln82_572" [firmware/model_test.cpp:82]   --->   Operation 7756 'zext' 'zext_ln82_665' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7757 [1/1] (0.43ns)   --->   "%icmp_ln82_665 = icmp_eq  i2 %zext_ln82_665, i2 %check_bit_665" [firmware/model_test.cpp:82]   --->   Operation 7757 'icmp' 'icmp_ln82_665' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7758 [1/1] (0.27ns)   --->   "%check_bit_666 = select i1 %icmp_ln82_665, i2 2, i2 %check_bit_665" [firmware/model_test.cpp:82]   --->   Operation 7758 'select' 'check_bit_666' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7759 [1/1] (0.00ns)   --->   "%zext_ln82_666 = zext i1 %and_ln82_573" [firmware/model_test.cpp:82]   --->   Operation 7759 'zext' 'zext_ln82_666' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7760 [1/1] (0.43ns)   --->   "%icmp_ln82_666 = icmp_eq  i2 %zext_ln82_666, i2 %check_bit_666" [firmware/model_test.cpp:82]   --->   Operation 7760 'icmp' 'icmp_ln82_666' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7761 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_666)   --->   "%xor_ln82_666 = xor i1 %icmp_ln82_666, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7761 'xor' 'xor_ln82_666' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7762 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_666 = and i1 %and_ln82_573, i1 %xor_ln82_666" [firmware/model_test.cpp:82]   --->   Operation 7762 'and' 'and_ln82_666' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7763 [1/1] (0.27ns)   --->   "%check_bit_667 = select i1 %icmp_ln82_666, i2 2, i2 %check_bit_666" [firmware/model_test.cpp:82]   --->   Operation 7763 'select' 'check_bit_667' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7764 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1659)   --->   "%select_ln82_1641 = select i1 %icmp_ln82_744, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7764 'select' 'select_ln82_1641' <Predicate = (or_ln82_866)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7765 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1659)   --->   "%select_ln82_1642 = select i1 %or_ln82_866, i4 %select_ln82_1641, i4 %select_ln82_1636" [firmware/model_test.cpp:82]   --->   Operation 7765 'select' 'select_ln82_1642' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7766 [1/1] (0.12ns)   --->   "%or_ln82_870 = or i1 %icmp_ln82_750, i1 %icmp_ln82_749" [firmware/model_test.cpp:82]   --->   Operation 7766 'or' 'or_ln82_870' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7767 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1661)   --->   "%select_ln82_1655 = select i1 %icmp_ln82_750, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 7767 'select' 'select_ln82_1655' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7768 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1661)   --->   "%select_ln82_1656 = select i1 %or_ln82_870, i4 %select_ln82_1655, i4 %select_ln82_1652" [firmware/model_test.cpp:82]   --->   Operation 7768 'select' 'select_ln82_1656' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7769 [1/1] (0.00ns)   --->   "%zext_ln82_751 = zext i1 %and_ln82_659" [firmware/model_test.cpp:82]   --->   Operation 7769 'zext' 'zext_ln82_751' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7770 [1/1] (0.43ns)   --->   "%icmp_ln82_751 = icmp_eq  i2 %zext_ln82_751, i2 %check_bit_751" [firmware/model_test.cpp:82]   --->   Operation 7770 'icmp' 'icmp_ln82_751' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7771 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_751)   --->   "%xor_ln82_751 = xor i1 %icmp_ln82_751, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7771 'xor' 'xor_ln82_751' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7772 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_751 = and i1 %and_ln82_659, i1 %xor_ln82_751" [firmware/model_test.cpp:82]   --->   Operation 7772 'and' 'and_ln82_751' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7773 [1/1] (0.27ns)   --->   "%check_bit_752 = select i1 %icmp_ln82_751, i2 2, i2 %check_bit_751" [firmware/model_test.cpp:82]   --->   Operation 7773 'select' 'check_bit_752' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7774 [1/1] (0.00ns)   --->   "%zext_ln82_752 = zext i1 %and_ln82_660" [firmware/model_test.cpp:82]   --->   Operation 7774 'zext' 'zext_ln82_752' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7775 [1/1] (0.43ns)   --->   "%icmp_ln82_752 = icmp_eq  i2 %zext_ln82_752, i2 %check_bit_752" [firmware/model_test.cpp:82]   --->   Operation 7775 'icmp' 'icmp_ln82_752' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7776 [1/1] (0.12ns)   --->   "%or_ln82_871 = or i1 %icmp_ln82_752, i1 %icmp_ln82_751" [firmware/model_test.cpp:82]   --->   Operation 7776 'or' 'or_ln82_871' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7777 [1/1] (0.12ns)   --->   "%or_ln82_872 = or i1 %or_ln82_871, i1 %or_ln82_870" [firmware/model_test.cpp:82]   --->   Operation 7777 'or' 'or_ln82_872' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7778 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1659)   --->   "%or_ln82_1117 = or i1 %or_ln82_872, i1 %or_ln82_869" [firmware/model_test.cpp:82]   --->   Operation 7778 'or' 'or_ln82_1117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7779 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1659 = select i1 %or_ln82_1117, i4 9, i4 %select_ln82_1642" [firmware/model_test.cpp:82]   --->   Operation 7779 'select' 'select_ln82_1659' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7780 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1661)   --->   "%select_ln82_1660 = select i1 %icmp_ln82_752, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7780 'select' 'select_ln82_1660' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7781 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1661 = select i1 %or_ln82_871, i4 %select_ln82_1660, i4 %select_ln82_1656" [firmware/model_test.cpp:82]   --->   Operation 7781 'select' 'select_ln82_1661' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7782 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_752)   --->   "%xor_ln82_752 = xor i1 %icmp_ln82_752, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7782 'xor' 'xor_ln82_752' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7783 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_752 = and i1 %and_ln82_660, i1 %xor_ln82_752" [firmware/model_test.cpp:82]   --->   Operation 7783 'and' 'and_ln82_752' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7784 [1/1] (0.27ns)   --->   "%check_bit_753 = select i1 %icmp_ln82_752, i2 2, i2 %check_bit_752" [firmware/model_test.cpp:82]   --->   Operation 7784 'select' 'check_bit_753' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7785 [1/1] (0.00ns)   --->   "%zext_ln82_753 = zext i1 %and_ln82_661" [firmware/model_test.cpp:82]   --->   Operation 7785 'zext' 'zext_ln82_753' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7786 [1/1] (0.43ns)   --->   "%icmp_ln82_753 = icmp_eq  i2 %zext_ln82_753, i2 %check_bit_753" [firmware/model_test.cpp:82]   --->   Operation 7786 'icmp' 'icmp_ln82_753' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7787 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_753)   --->   "%xor_ln82_753 = xor i1 %icmp_ln82_753, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7787 'xor' 'xor_ln82_753' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7788 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_753 = and i1 %and_ln82_661, i1 %xor_ln82_753" [firmware/model_test.cpp:82]   --->   Operation 7788 'and' 'and_ln82_753' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7789 [1/1] (0.27ns)   --->   "%check_bit_754 = select i1 %icmp_ln82_753, i2 2, i2 %check_bit_753" [firmware/model_test.cpp:82]   --->   Operation 7789 'select' 'check_bit_754' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7790 [1/1] (0.00ns)   --->   "%zext_ln82_754 = zext i1 %and_ln82_662" [firmware/model_test.cpp:82]   --->   Operation 7790 'zext' 'zext_ln82_754' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7791 [1/1] (0.43ns)   --->   "%icmp_ln82_754 = icmp_eq  i2 %zext_ln82_754, i2 %check_bit_754" [firmware/model_test.cpp:82]   --->   Operation 7791 'icmp' 'icmp_ln82_754' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7792 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_754)   --->   "%xor_ln82_754 = xor i1 %icmp_ln82_754, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7792 'xor' 'xor_ln82_754' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7793 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_754 = and i1 %and_ln82_662, i1 %xor_ln82_754" [firmware/model_test.cpp:82]   --->   Operation 7793 'and' 'and_ln82_754' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7794 [1/1] (0.27ns)   --->   "%check_bit_755 = select i1 %icmp_ln82_754, i2 2, i2 %check_bit_754" [firmware/model_test.cpp:82]   --->   Operation 7794 'select' 'check_bit_755' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7795 [1/1] (0.00ns)   --->   "%zext_ln82_755 = zext i1 %and_ln82_663" [firmware/model_test.cpp:82]   --->   Operation 7795 'zext' 'zext_ln82_755' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7796 [1/1] (0.43ns)   --->   "%icmp_ln82_755 = icmp_eq  i2 %zext_ln82_755, i2 %check_bit_755" [firmware/model_test.cpp:82]   --->   Operation 7796 'icmp' 'icmp_ln82_755' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7797 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_755)   --->   "%xor_ln82_755 = xor i1 %icmp_ln82_755, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7797 'xor' 'xor_ln82_755' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7798 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_755 = and i1 %and_ln82_663, i1 %xor_ln82_755" [firmware/model_test.cpp:82]   --->   Operation 7798 'and' 'and_ln82_755' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7799 [1/1] (0.27ns)   --->   "%check_bit_756 = select i1 %icmp_ln82_755, i2 2, i2 %check_bit_755" [firmware/model_test.cpp:82]   --->   Operation 7799 'select' 'check_bit_756' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7800 [1/1] (0.00ns)   --->   "%zext_ln82_756 = zext i1 %and_ln82_664" [firmware/model_test.cpp:82]   --->   Operation 7800 'zext' 'zext_ln82_756' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7801 [1/1] (0.43ns)   --->   "%icmp_ln82_756 = icmp_eq  i2 %zext_ln82_756, i2 %check_bit_756" [firmware/model_test.cpp:82]   --->   Operation 7801 'icmp' 'icmp_ln82_756' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7802 [1/1] (0.12ns)   --->   "%or_ln82_874 = or i1 %icmp_ln82_756, i1 %icmp_ln82_755" [firmware/model_test.cpp:82]   --->   Operation 7802 'or' 'or_ln82_874' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7803 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_756)   --->   "%xor_ln82_756 = xor i1 %icmp_ln82_756, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7803 'xor' 'xor_ln82_756' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7804 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_756 = and i1 %and_ln82_664, i1 %xor_ln82_756" [firmware/model_test.cpp:82]   --->   Operation 7804 'and' 'and_ln82_756' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7805 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1861)   --->   "%select_ln82_1843 = select i1 %icmp_ln82_835, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7805 'select' 'select_ln82_1843' <Predicate = (or_ln82_974)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7806 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1861)   --->   "%select_ln82_1844 = select i1 %or_ln82_974, i4 %select_ln82_1843, i4 %select_ln82_1838" [firmware/model_test.cpp:82]   --->   Operation 7806 'select' 'select_ln82_1844' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7807 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1858)   --->   "%select_ln82_1853 = select i1 %icmp_ln82_839, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 7807 'select' 'select_ln82_1853' <Predicate = (or_ln82_976)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7808 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1858)   --->   "%select_ln82_1854 = select i1 %or_ln82_976, i4 %select_ln82_1853, i4 %select_ln82_1850" [firmware/model_test.cpp:82]   --->   Operation 7808 'select' 'select_ln82_1854' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7809 [1/1] (0.12ns)   --->   "%or_ln82_978 = or i1 %icmp_ln82_841, i1 %icmp_ln82_840" [firmware/model_test.cpp:82]   --->   Operation 7809 'or' 'or_ln82_978' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7810 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1858)   --->   "%select_ln82_1857 = select i1 %icmp_ln82_841, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 7810 'select' 'select_ln82_1857' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7811 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1858 = select i1 %or_ln82_978, i4 %select_ln82_1857, i4 %select_ln82_1854" [firmware/model_test.cpp:82]   --->   Operation 7811 'select' 'select_ln82_1858' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7812 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_931)   --->   "%xor_ln82_841 = xor i1 %icmp_ln82_841, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7812 'xor' 'xor_ln82_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7813 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_931)   --->   "%and_ln82_841 = and i1 %and_ln82_750, i1 %xor_ln82_841" [firmware/model_test.cpp:82]   --->   Operation 7813 'and' 'and_ln82_841' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7814 [1/1] (0.27ns)   --->   "%check_bit_842 = select i1 %icmp_ln82_841, i2 2, i2 %check_bit_841" [firmware/model_test.cpp:82]   --->   Operation 7814 'select' 'check_bit_842' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7815 [1/1] (0.00ns)   --->   "%zext_ln82_842 = zext i1 %and_ln82_751" [firmware/model_test.cpp:82]   --->   Operation 7815 'zext' 'zext_ln82_842' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7816 [1/1] (0.43ns)   --->   "%icmp_ln82_842 = icmp_eq  i2 %zext_ln82_842, i2 %check_bit_842" [firmware/model_test.cpp:82]   --->   Operation 7816 'icmp' 'icmp_ln82_842' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7817 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_932)   --->   "%xor_ln82_842 = xor i1 %icmp_ln82_842, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7817 'xor' 'xor_ln82_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7818 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_932)   --->   "%and_ln82_842 = and i1 %and_ln82_751, i1 %xor_ln82_842" [firmware/model_test.cpp:82]   --->   Operation 7818 'and' 'and_ln82_842' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7819 [1/1] (0.27ns)   --->   "%check_bit_843 = select i1 %icmp_ln82_842, i2 2, i2 %check_bit_842" [firmware/model_test.cpp:82]   --->   Operation 7819 'select' 'check_bit_843' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7820 [1/1] (0.00ns)   --->   "%zext_ln82_843 = zext i1 %and_ln82_752" [firmware/model_test.cpp:82]   --->   Operation 7820 'zext' 'zext_ln82_843' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7821 [1/1] (0.43ns)   --->   "%icmp_ln82_843 = icmp_eq  i2 %zext_ln82_843, i2 %check_bit_843" [firmware/model_test.cpp:82]   --->   Operation 7821 'icmp' 'icmp_ln82_843' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7822 [1/1] (0.12ns)   --->   "%or_ln82_979 = or i1 %icmp_ln82_843, i1 %icmp_ln82_842" [firmware/model_test.cpp:82]   --->   Operation 7822 'or' 'or_ln82_979' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7823 [1/1] (0.12ns)   --->   "%or_ln82_980 = or i1 %or_ln82_979, i1 %or_ln82_978" [firmware/model_test.cpp:82]   --->   Operation 7823 'or' 'or_ln82_980' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7824 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1861)   --->   "%or_ln82_1120 = or i1 %or_ln82_980, i1 %or_ln82_977" [firmware/model_test.cpp:82]   --->   Operation 7824 'or' 'or_ln82_1120' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7825 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1861 = select i1 %or_ln82_1120, i4 9, i4 %select_ln82_1844" [firmware/model_test.cpp:82]   --->   Operation 7825 'select' 'select_ln82_1861' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7826 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1869)   --->   "%select_ln82_1862 = select i1 %icmp_ln82_843, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7826 'select' 'select_ln82_1862' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7827 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1869)   --->   "%select_ln82_1863 = select i1 %or_ln82_979, i4 %select_ln82_1862, i4 %select_ln82_1858" [firmware/model_test.cpp:82]   --->   Operation 7827 'select' 'select_ln82_1863' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7828 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_933)   --->   "%xor_ln82_843 = xor i1 %icmp_ln82_843, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7828 'xor' 'xor_ln82_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7829 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_933)   --->   "%and_ln82_843 = and i1 %and_ln82_752, i1 %xor_ln82_843" [firmware/model_test.cpp:82]   --->   Operation 7829 'and' 'and_ln82_843' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7830 [1/1] (0.27ns)   --->   "%check_bit_844 = select i1 %icmp_ln82_843, i2 2, i2 %check_bit_843" [firmware/model_test.cpp:82]   --->   Operation 7830 'select' 'check_bit_844' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7831 [1/1] (0.00ns)   --->   "%zext_ln82_844 = zext i1 %and_ln82_753" [firmware/model_test.cpp:82]   --->   Operation 7831 'zext' 'zext_ln82_844' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7832 [1/1] (0.43ns)   --->   "%icmp_ln82_844 = icmp_eq  i2 %zext_ln82_844, i2 %check_bit_844" [firmware/model_test.cpp:82]   --->   Operation 7832 'icmp' 'icmp_ln82_844' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7833 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_934)   --->   "%xor_ln82_844 = xor i1 %icmp_ln82_844, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7833 'xor' 'xor_ln82_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7834 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_934)   --->   "%and_ln82_844 = and i1 %and_ln82_753, i1 %xor_ln82_844" [firmware/model_test.cpp:82]   --->   Operation 7834 'and' 'and_ln82_844' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7835 [1/1] (0.27ns)   --->   "%check_bit_845 = select i1 %icmp_ln82_844, i2 2, i2 %check_bit_844" [firmware/model_test.cpp:82]   --->   Operation 7835 'select' 'check_bit_845' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7836 [1/1] (0.00ns)   --->   "%zext_ln82_845 = zext i1 %and_ln82_754" [firmware/model_test.cpp:82]   --->   Operation 7836 'zext' 'zext_ln82_845' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7837 [1/1] (0.43ns)   --->   "%icmp_ln82_845 = icmp_eq  i2 %zext_ln82_845, i2 %check_bit_845" [firmware/model_test.cpp:82]   --->   Operation 7837 'icmp' 'icmp_ln82_845' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7838 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1867)   --->   "%select_ln82_1866 = select i1 %icmp_ln82_845, i4 10, i4 9" [firmware/model_test.cpp:82]   --->   Operation 7838 'select' 'select_ln82_1866' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7839 [1/1] (0.12ns)   --->   "%or_ln82_981 = or i1 %icmp_ln82_845, i1 %icmp_ln82_844" [firmware/model_test.cpp:82]   --->   Operation 7839 'or' 'or_ln82_981' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7840 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1867 = select i1 %or_ln82_981, i4 %select_ln82_1866, i4 %select_ln82_1861" [firmware/model_test.cpp:82]   --->   Operation 7840 'select' 'select_ln82_1867' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7841 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1869)   --->   "%select_ln82_1868 = select i1 %icmp_ln82_845, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 7841 'select' 'select_ln82_1868' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7842 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1869 = select i1 %or_ln82_981, i4 %select_ln82_1868, i4 %select_ln82_1863" [firmware/model_test.cpp:82]   --->   Operation 7842 'select' 'select_ln82_1869' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7843 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_935)   --->   "%xor_ln82_845 = xor i1 %icmp_ln82_845, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7843 'xor' 'xor_ln82_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7844 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_935)   --->   "%and_ln82_845 = and i1 %and_ln82_754, i1 %xor_ln82_845" [firmware/model_test.cpp:82]   --->   Operation 7844 'and' 'and_ln82_845' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7845 [1/1] (0.27ns)   --->   "%check_bit_846 = select i1 %icmp_ln82_845, i2 2, i2 %check_bit_845" [firmware/model_test.cpp:82]   --->   Operation 7845 'select' 'check_bit_846' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7846 [1/1] (0.00ns)   --->   "%zext_ln82_846 = zext i1 %and_ln82_755" [firmware/model_test.cpp:82]   --->   Operation 7846 'zext' 'zext_ln82_846' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7847 [1/1] (0.43ns)   --->   "%icmp_ln82_846 = icmp_eq  i2 %zext_ln82_846, i2 %check_bit_846" [firmware/model_test.cpp:82]   --->   Operation 7847 'icmp' 'icmp_ln82_846' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7848 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_936)   --->   "%xor_ln82_846 = xor i1 %icmp_ln82_846, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7848 'xor' 'xor_ln82_846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7849 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_936)   --->   "%and_ln82_846 = and i1 %and_ln82_755, i1 %xor_ln82_846" [firmware/model_test.cpp:82]   --->   Operation 7849 'and' 'and_ln82_846' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7850 [1/1] (0.27ns)   --->   "%check_bit_847 = select i1 %icmp_ln82_846, i2 2, i2 %check_bit_846" [firmware/model_test.cpp:82]   --->   Operation 7850 'select' 'check_bit_847' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7851 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2061)   --->   "%select_ln82_2043 = select i1 %icmp_ln82_925, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7851 'select' 'select_ln82_2043' <Predicate = (or_ln82_1081)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7852 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2061)   --->   "%select_ln82_2044 = select i1 %or_ln82_1081, i4 %select_ln82_2043, i4 %select_ln82_2038" [firmware/model_test.cpp:82]   --->   Operation 7852 'select' 'select_ln82_2044' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7853 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2058)   --->   "%select_ln82_2053 = select i1 %icmp_ln82_929, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 7853 'select' 'select_ln82_2053' <Predicate = (or_ln82_1083)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7854 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2058)   --->   "%select_ln82_2054 = select i1 %or_ln82_1083, i4 %select_ln82_2053, i4 %select_ln82_2050" [firmware/model_test.cpp:82]   --->   Operation 7854 'select' 'select_ln82_2054' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7855 [1/1] (0.27ns)   --->   "%check_bit_931 = select i1 %icmp_ln82_930, i2 2, i2 %check_bit_930" [firmware/model_test.cpp:82]   --->   Operation 7855 'select' 'check_bit_931' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7856 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_931)   --->   "%zext_ln82_931 = zext i1 %and_ln82_841" [firmware/model_test.cpp:82]   --->   Operation 7856 'zext' 'zext_ln82_931' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7857 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_931 = icmp_eq  i2 %zext_ln82_931, i2 %check_bit_931" [firmware/model_test.cpp:82]   --->   Operation 7857 'icmp' 'icmp_ln82_931' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7858 [1/1] (0.12ns)   --->   "%or_ln82_1085 = or i1 %icmp_ln82_931, i1 %icmp_ln82_930" [firmware/model_test.cpp:82]   --->   Operation 7858 'or' 'or_ln82_1085' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7859 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2058)   --->   "%select_ln82_2057 = select i1 %icmp_ln82_931, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 7859 'select' 'select_ln82_2057' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7860 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_2058 = select i1 %or_ln82_1085, i4 %select_ln82_2057, i4 %select_ln82_2054" [firmware/model_test.cpp:82]   --->   Operation 7860 'select' 'select_ln82_2058' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7861 [1/1] (0.27ns)   --->   "%check_bit_932 = select i1 %icmp_ln82_931, i2 2, i2 %check_bit_931" [firmware/model_test.cpp:82]   --->   Operation 7861 'select' 'check_bit_932' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7862 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_932)   --->   "%zext_ln82_932 = zext i1 %and_ln82_842" [firmware/model_test.cpp:82]   --->   Operation 7862 'zext' 'zext_ln82_932' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7863 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_932 = icmp_eq  i2 %zext_ln82_932, i2 %check_bit_932" [firmware/model_test.cpp:82]   --->   Operation 7863 'icmp' 'icmp_ln82_932' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7864 [1/1] (0.27ns)   --->   "%check_bit_933 = select i1 %icmp_ln82_932, i2 2, i2 %check_bit_932" [firmware/model_test.cpp:82]   --->   Operation 7864 'select' 'check_bit_933' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7865 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_933)   --->   "%zext_ln82_933 = zext i1 %and_ln82_843" [firmware/model_test.cpp:82]   --->   Operation 7865 'zext' 'zext_ln82_933' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7866 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_933 = icmp_eq  i2 %zext_ln82_933, i2 %check_bit_933" [firmware/model_test.cpp:82]   --->   Operation 7866 'icmp' 'icmp_ln82_933' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7867 [1/1] (0.12ns)   --->   "%or_ln82_1086 = or i1 %icmp_ln82_933, i1 %icmp_ln82_932" [firmware/model_test.cpp:82]   --->   Operation 7867 'or' 'or_ln82_1086' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7868 [1/1] (0.12ns)   --->   "%or_ln82_1087 = or i1 %or_ln82_1086, i1 %or_ln82_1085" [firmware/model_test.cpp:82]   --->   Operation 7868 'or' 'or_ln82_1087' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7869 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2061)   --->   "%or_ln82_1123 = or i1 %or_ln82_1087, i1 %or_ln82_1084" [firmware/model_test.cpp:82]   --->   Operation 7869 'or' 'or_ln82_1123' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7870 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_2061 = select i1 %or_ln82_1123, i4 9, i4 %select_ln82_2044" [firmware/model_test.cpp:82]   --->   Operation 7870 'select' 'select_ln82_2061' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7871 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2069)   --->   "%select_ln82_2062 = select i1 %icmp_ln82_933, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7871 'select' 'select_ln82_2062' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7872 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2069)   --->   "%select_ln82_2063 = select i1 %or_ln82_1086, i4 %select_ln82_2062, i4 %select_ln82_2058" [firmware/model_test.cpp:82]   --->   Operation 7872 'select' 'select_ln82_2063' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7873 [1/1] (0.27ns)   --->   "%check_bit_934 = select i1 %icmp_ln82_933, i2 2, i2 %check_bit_933" [firmware/model_test.cpp:82]   --->   Operation 7873 'select' 'check_bit_934' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7874 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_934)   --->   "%zext_ln82_934 = zext i1 %and_ln82_844" [firmware/model_test.cpp:82]   --->   Operation 7874 'zext' 'zext_ln82_934' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7875 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_934 = icmp_eq  i2 %zext_ln82_934, i2 %check_bit_934" [firmware/model_test.cpp:82]   --->   Operation 7875 'icmp' 'icmp_ln82_934' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7876 [1/1] (0.27ns)   --->   "%check_bit_935 = select i1 %icmp_ln82_934, i2 2, i2 %check_bit_934" [firmware/model_test.cpp:82]   --->   Operation 7876 'select' 'check_bit_935' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7877 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_935)   --->   "%zext_ln82_935 = zext i1 %and_ln82_845" [firmware/model_test.cpp:82]   --->   Operation 7877 'zext' 'zext_ln82_935' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7878 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_935 = icmp_eq  i2 %zext_ln82_935, i2 %check_bit_935" [firmware/model_test.cpp:82]   --->   Operation 7878 'icmp' 'icmp_ln82_935' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7879 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2067)   --->   "%select_ln82_2066 = select i1 %icmp_ln82_935, i4 10, i4 9" [firmware/model_test.cpp:82]   --->   Operation 7879 'select' 'select_ln82_2066' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7880 [1/1] (0.12ns)   --->   "%or_ln82_1088 = or i1 %icmp_ln82_935, i1 %icmp_ln82_934" [firmware/model_test.cpp:82]   --->   Operation 7880 'or' 'or_ln82_1088' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_17 : Operation 7881 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_2067 = select i1 %or_ln82_1088, i4 %select_ln82_2066, i4 %select_ln82_2061" [firmware/model_test.cpp:82]   --->   Operation 7881 'select' 'select_ln82_2067' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7882 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2069)   --->   "%select_ln82_2068 = select i1 %icmp_ln82_935, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 7882 'select' 'select_ln82_2068' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7883 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_2069 = select i1 %or_ln82_1088, i4 %select_ln82_2068, i4 %select_ln82_2063" [firmware/model_test.cpp:82]   --->   Operation 7883 'select' 'select_ln82_2069' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7884 [1/1] (0.27ns)   --->   "%check_bit_936 = select i1 %icmp_ln82_935, i2 2, i2 %check_bit_935" [firmware/model_test.cpp:82]   --->   Operation 7884 'select' 'check_bit_936' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_17 : Operation 7885 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_936)   --->   "%zext_ln82_936 = zext i1 %and_ln82_846" [firmware/model_test.cpp:82]   --->   Operation 7885 'zext' 'zext_ln82_936' <Predicate = true> <Delay = 0.00>
ST_17 : Operation 7886 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_936 = icmp_eq  i2 %zext_ln82_936, i2 %check_bit_936" [firmware/model_test.cpp:82]   --->   Operation 7886 'icmp' 'icmp_ln82_936' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 18 <SV = 17> <Delay = 4.27>
ST_18 : Operation 7887 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_102 = select i1 %or_ln91_45, i12 %select_ln91_100, i12 %select_ln91_101" [firmware/model_test.cpp:91]   --->   Operation 7887 'select' 'select_ln91_102' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7888 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_429)   --->   "%or_ln82_219 = or i1 %or_ln82_218, i1 %or_ln82_217" [firmware/model_test.cpp:82]   --->   Operation 7888 'or' 'or_ln82_219' <Predicate = (!or_ln91_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7889 [1/1] (0.12ns)   --->   "%or_ln82_220 = or i1 %icmp_ln82_193, i1 %icmp_ln82_192" [firmware/model_test.cpp:82]   --->   Operation 7889 'or' 'or_ln82_220' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7890 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_431)   --->   "%select_ln82_425 = select i1 %icmp_ln82_193, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 7890 'select' 'select_ln82_425' <Predicate = (!or_ln91_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7891 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_431)   --->   "%select_ln82_426 = select i1 %or_ln82_220, i4 %select_ln82_425, i4 %select_ln82_422" [firmware/model_test.cpp:82]   --->   Operation 7891 'select' 'select_ln82_426' <Predicate = (!or_ln91_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7892 [1/1] (0.12ns)   --->   "%or_ln82_221 = or i1 %icmp_ln82_195, i1 %icmp_ln82_194" [firmware/model_test.cpp:82]   --->   Operation 7892 'or' 'or_ln82_221' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7893 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_429)   --->   "%or_ln82_222 = or i1 %or_ln82_221, i1 %or_ln82_220" [firmware/model_test.cpp:82]   --->   Operation 7893 'or' 'or_ln82_222' <Predicate = (!or_ln91_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7894 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_429)   --->   "%or_ln82_1100 = or i1 %or_ln82_222, i1 %or_ln82_219" [firmware/model_test.cpp:82]   --->   Operation 7894 'or' 'or_ln82_1100' <Predicate = (!or_ln91_46)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7895 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_429 = select i1 %or_ln82_1100, i4 10, i4 %select_ln82_412" [firmware/model_test.cpp:82]   --->   Operation 7895 'select' 'select_ln82_429' <Predicate = (!or_ln91_46)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7896 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_431)   --->   "%select_ln82_430 = select i1 %icmp_ln82_195, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7896 'select' 'select_ln82_430' <Predicate = (!or_ln91_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7897 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_431 = select i1 %or_ln82_221, i4 %select_ln82_430, i4 %select_ln82_426" [firmware/model_test.cpp:82]   --->   Operation 7897 'select' 'select_ln82_431' <Predicate = (!or_ln91_46)> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7898 [1/1] (0.35ns)   --->   "%select_ln91_103 = select i1 %and_ln91_1, i4 0, i4 10" [firmware/model_test.cpp:91]   --->   Operation 7898 'select' 'select_ln91_103' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7899 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_104 = select i1 %or_ln91_46, i4 %select_ln91_103, i4 %select_ln82_429" [firmware/model_test.cpp:91]   --->   Operation 7899 'select' 'select_ln91_104' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7900 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_105 = select i1 %or_ln91_46, i4 %select_ln91_103, i4 %select_ln82_431" [firmware/model_test.cpp:91]   --->   Operation 7900 'select' 'select_ln91_105' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7901 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_156)   --->   "%select_ln91_106 = select i1 %and_ln91_1, i12 0, i12 %tmp_98" [firmware/model_test.cpp:91]   --->   Operation 7901 'select' 'select_ln91_106' <Predicate = (or_ln91_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7902 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_156)   --->   "%select_ln91_107 = select i1 %icmp_ln82_195, i12 %tmp_97, i12 %tmp_96" [firmware/model_test.cpp:91]   --->   Operation 7902 'select' 'select_ln91_107' <Predicate = (!or_ln91_46)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7903 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_157)   --->   "%select_ln91_108 = select i1 %icmp_ln82_193, i12 %tmp_95, i12 %tmp_94" [firmware/model_test.cpp:91]   --->   Operation 7903 'select' 'select_ln91_108' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7904 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_109 = select i1 %icmp_ln82_191, i12 %tmp_93, i12 %tmp_92" [firmware/model_test.cpp:91]   --->   Operation 7904 'select' 'select_ln91_109' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7905 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_158)   --->   "%select_ln91_110 = select i1 %icmp_ln82_189, i12 %tmp_91, i12 %tmp_90" [firmware/model_test.cpp:91]   --->   Operation 7905 'select' 'select_ln91_110' <Predicate = (or_ln82_217 & or_ln91_49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7906 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_111 = select i1 %icmp_ln82_187, i12 %tmp_89, i12 %tmp_88" [firmware/model_test.cpp:91]   --->   Operation 7906 'select' 'select_ln91_111' <Predicate = (!or_ln82_217 & or_ln91_49)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7907 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_159)   --->   "%select_ln91_112 = select i1 %icmp_ln82_185, i12 %tmp_87, i12 %tmp_86" [firmware/model_test.cpp:91]   --->   Operation 7907 'select' 'select_ln91_112' <Predicate = (or_ln82_214 & !or_ln91_49)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7908 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_113 = select i1 %icmp_ln82_183, i12 %tmp_85, i12 %tmp_84" [firmware/model_test.cpp:91]   --->   Operation 7908 'select' 'select_ln91_113' <Predicate = (!or_ln82_214 & !or_ln91_49)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7909 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_156 = select i1 %or_ln91_46, i12 %select_ln91_106, i12 %select_ln91_107" [firmware/model_test.cpp:91]   --->   Operation 7909 'select' 'select_ln91_156' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7910 [1/1] (0.12ns)   --->   "%or_ln91_47 = or i1 %or_ln91_46, i1 %or_ln82_221" [firmware/model_test.cpp:91]   --->   Operation 7910 'or' 'or_ln91_47' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7911 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_157 = select i1 %or_ln82_220, i12 %select_ln91_108, i12 %select_ln91_109" [firmware/model_test.cpp:91]   --->   Operation 7911 'select' 'select_ln91_157' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7912 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_69)   --->   "%or_ln91_48 = or i1 %or_ln82_220, i1 %or_ln82_218" [firmware/model_test.cpp:91]   --->   Operation 7912 'or' 'or_ln91_48' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7913 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_158 = select i1 %or_ln82_217, i12 %select_ln91_110, i12 %select_ln91_111" [firmware/model_test.cpp:91]   --->   Operation 7913 'select' 'select_ln91_158' <Predicate = (or_ln91_49)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7914 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_159 = select i1 %or_ln82_214, i12 %select_ln91_112, i12 %select_ln91_113" [firmware/model_test.cpp:91]   --->   Operation 7914 'select' 'select_ln91_159' <Predicate = (!or_ln91_49)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7915 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_87)   --->   "%or_ln91_52 = or i1 %or_ln82_203, i1 %or_ln82_202" [firmware/model_test.cpp:91]   --->   Operation 7915 'or' 'or_ln91_52' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7916 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_90)   --->   "%or_ln91_60 = or i1 %or_ln82_153, i1 %or_ln82_151" [firmware/model_test.cpp:91]   --->   Operation 7916 'or' 'or_ln91_60' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7917 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_193)   --->   "%select_ln91_181 = select i1 %or_ln91_47, i12 %select_ln91_156, i12 %select_ln91_157" [firmware/model_test.cpp:91]   --->   Operation 7917 'select' 'select_ln91_181' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7918 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_69 = or i1 %or_ln91_47, i1 %or_ln91_48" [firmware/model_test.cpp:91]   --->   Operation 7918 'or' 'or_ln91_69' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7919 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_182 = select i1 %or_ln91_49, i12 %select_ln91_158, i12 %select_ln91_159" [firmware/model_test.cpp:91]   --->   Operation 7919 'select' 'select_ln91_182' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7920 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_81)   --->   "%or_ln91_70 = or i1 %or_ln91_49, i1 %or_ln82_215" [firmware/model_test.cpp:91]   --->   Operation 7920 'or' 'or_ln91_70' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7921 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_87)   --->   "%or_ln91_72 = or i1 %or_ln91_51, i1 %or_ln91_52" [firmware/model_test.cpp:91]   --->   Operation 7921 'or' 'or_ln91_72' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7922 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_90)   --->   "%or_ln91_76 = or i1 %or_ln91_59, i1 %or_ln91_60" [firmware/model_test.cpp:91]   --->   Operation 7922 'or' 'or_ln91_76' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7923 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_193 = select i1 %or_ln91_69, i12 %select_ln91_181, i12 %select_ln91_182" [firmware/model_test.cpp:91]   --->   Operation 7923 'select' 'select_ln91_193' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7924 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_81 = or i1 %or_ln91_69, i1 %or_ln91_70" [firmware/model_test.cpp:91]   --->   Operation 7924 'or' 'or_ln91_81' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7925 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_87)   --->   "%or_ln91_82 = or i1 %or_ln91_71, i1 %or_ln91_72" [firmware/model_test.cpp:91]   --->   Operation 7925 'or' 'or_ln91_82' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7926 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_90)   --->   "%or_ln91_84 = or i1 %or_ln91_75, i1 %or_ln91_76" [firmware/model_test.cpp:91]   --->   Operation 7926 'or' 'or_ln91_84' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7927 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_202)   --->   "%select_ln91_199 = select i1 %or_ln91_81, i12 %select_ln91_193, i12 %select_ln91_194" [firmware/model_test.cpp:91]   --->   Operation 7927 'select' 'select_ln91_199' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7928 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_87 = or i1 %or_ln91_81, i1 %or_ln91_82" [firmware/model_test.cpp:91]   --->   Operation 7928 'or' 'or_ln91_87' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7929 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_90)   --->   "%or_ln91_88 = or i1 %or_ln91_83, i1 %or_ln91_84" [firmware/model_test.cpp:91]   --->   Operation 7929 'or' 'or_ln91_88' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7930 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_202 = select i1 %or_ln91_87, i12 %select_ln91_199, i12 %select_ln91_200" [firmware/model_test.cpp:91]   --->   Operation 7930 'select' 'select_ln91_202' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7931 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_90 = or i1 %or_ln91_87, i1 %or_ln91_88" [firmware/model_test.cpp:91]   --->   Operation 7931 'or' 'or_ln91_90' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7932 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_204 = select i1 %or_ln91_90, i12 %select_ln91_202, i12 %select_ln91_203" [firmware/model_test.cpp:91]   --->   Operation 7932 'select' 'select_ln91_204' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7933 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_643)   --->   "%or_ln82_330 = or i1 %or_ln82_329, i1 %or_ln82_328" [firmware/model_test.cpp:82]   --->   Operation 7933 'or' 'or_ln82_330' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7934 [1/1] (0.12ns)   --->   "%or_ln82_332 = or i1 %icmp_ln82_292, i1 %icmp_ln82_291" [firmware/model_test.cpp:82]   --->   Operation 7934 'or' 'or_ln82_332' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7935 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_643)   --->   "%or_ln82_333 = or i1 %or_ln82_332, i1 %or_ln82_331" [firmware/model_test.cpp:82]   --->   Operation 7935 'or' 'or_ln82_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7936 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_643)   --->   "%or_ln82_1103 = or i1 %or_ln82_333, i1 %or_ln82_330" [firmware/model_test.cpp:82]   --->   Operation 7936 'or' 'or_ln82_1103' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7937 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_643 = select i1 %or_ln82_1103, i4 10, i4 %select_ln82_626" [firmware/model_test.cpp:82]   --->   Operation 7937 'select' 'select_ln82_643' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7938 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_207)   --->   "%select_ln82_644 = select i1 %icmp_ln82_292, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7938 'select' 'select_ln82_644' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7939 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_207)   --->   "%select_ln82_645 = select i1 %or_ln82_332, i4 %select_ln82_644, i4 %select_ln82_640" [firmware/model_test.cpp:82]   --->   Operation 7939 'select' 'select_ln82_645' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7940 [1/1] (0.00ns)   --->   "%zext_ln82_293 = zext i1 %and_ln82_196" [firmware/model_test.cpp:82]   --->   Operation 7940 'zext' 'zext_ln82_293' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 7941 [1/1] (0.43ns)   --->   "%icmp_ln82_293 = icmp_eq  i2 %zext_ln82_293, i2 %check_bit_293" [firmware/model_test.cpp:82]   --->   Operation 7941 'icmp' 'icmp_ln82_293' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7942 [1/1] (0.12ns)   --->   "%xor_ln82_293 = xor i1 %icmp_ln82_293, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7942 'xor' 'xor_ln82_293' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7943 [1/1] (0.12ns)   --->   "%and_ln82_293 = and i1 %and_ln82_196, i1 %xor_ln82_293" [firmware/model_test.cpp:82]   --->   Operation 7943 'and' 'and_ln82_293' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7944 [1/1] (0.43ns)   --->   "%icmp_ln91_2 = icmp_eq  i2 %check_bit_293, i2 1" [firmware/model_test.cpp:91]   --->   Operation 7944 'icmp' 'icmp_ln91_2' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7945 [1/1] (0.12ns)   --->   "%and_ln91_2 = and i1 %icmp_ln91_2, i1 %xor_ln82_293" [firmware/model_test.cpp:91]   --->   Operation 7945 'and' 'and_ln91_2' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7946 [1/1] (0.35ns)   --->   "%select_ln91_205 = select i1 %and_ln91_2, i4 0, i4 10" [firmware/model_test.cpp:91]   --->   Operation 7946 'select' 'select_ln91_205' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7947 [1/1] (0.12ns)   --->   "%or_ln91_91 = or i1 %and_ln91_2, i1 %icmp_ln82_293" [firmware/model_test.cpp:91]   --->   Operation 7947 'or' 'or_ln91_91' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7948 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_206 = select i1 %or_ln91_91, i4 %select_ln91_205, i4 %select_ln82_643" [firmware/model_test.cpp:91]   --->   Operation 7948 'select' 'select_ln91_206' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7949 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_207 = select i1 %or_ln91_91, i4 %select_ln91_205, i4 %select_ln82_645" [firmware/model_test.cpp:91]   --->   Operation 7949 'select' 'select_ln91_207' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7950 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_257)   --->   "%select_ln91_208 = select i1 %and_ln91_2, i12 0, i12 %tmp_98" [firmware/model_test.cpp:91]   --->   Operation 7950 'select' 'select_ln91_208' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7951 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_257)   --->   "%select_ln91_209 = select i1 %icmp_ln82_292, i12 %tmp_97, i12 %tmp_96" [firmware/model_test.cpp:91]   --->   Operation 7951 'select' 'select_ln91_209' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7952 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_258)   --->   "%select_ln91_210 = select i1 %icmp_ln82_290, i12 %tmp_95, i12 %tmp_94" [firmware/model_test.cpp:91]   --->   Operation 7952 'select' 'select_ln91_210' <Predicate = (or_ln82_331)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7953 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_211 = select i1 %icmp_ln82_288, i12 %tmp_93, i12 %tmp_92" [firmware/model_test.cpp:91]   --->   Operation 7953 'select' 'select_ln91_211' <Predicate = (!or_ln82_331)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7954 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_259)   --->   "%select_ln91_212 = select i1 %icmp_ln82_286, i12 %tmp_91, i12 %tmp_90" [firmware/model_test.cpp:91]   --->   Operation 7954 'select' 'select_ln91_212' <Predicate = (or_ln82_328 & or_ln91_94)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7955 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_213 = select i1 %icmp_ln82_284, i12 %tmp_89, i12 %tmp_88" [firmware/model_test.cpp:91]   --->   Operation 7955 'select' 'select_ln91_213' <Predicate = (!or_ln82_328 & or_ln91_94)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7956 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_260)   --->   "%select_ln91_214 = select i1 %icmp_ln82_282, i12 %tmp_87, i12 %tmp_86" [firmware/model_test.cpp:91]   --->   Operation 7956 'select' 'select_ln91_214' <Predicate = (or_ln82_325 & !or_ln91_94)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7957 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_215 = select i1 %icmp_ln82_280, i12 %tmp_85, i12 %tmp_84" [firmware/model_test.cpp:91]   --->   Operation 7957 'select' 'select_ln91_215' <Predicate = (!or_ln82_325 & !or_ln91_94)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7958 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_257 = select i1 %or_ln91_91, i12 %select_ln91_208, i12 %select_ln91_209" [firmware/model_test.cpp:91]   --->   Operation 7958 'select' 'select_ln91_257' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7959 [1/1] (0.12ns)   --->   "%or_ln91_92 = or i1 %or_ln91_91, i1 %or_ln82_332" [firmware/model_test.cpp:91]   --->   Operation 7959 'or' 'or_ln91_92' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7960 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_258 = select i1 %or_ln82_331, i12 %select_ln91_210, i12 %select_ln91_211" [firmware/model_test.cpp:91]   --->   Operation 7960 'select' 'select_ln91_258' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7961 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_114)   --->   "%or_ln91_93 = or i1 %or_ln82_331, i1 %or_ln82_329" [firmware/model_test.cpp:91]   --->   Operation 7961 'or' 'or_ln91_93' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7962 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_259 = select i1 %or_ln82_328, i12 %select_ln91_212, i12 %select_ln91_213" [firmware/model_test.cpp:91]   --->   Operation 7962 'select' 'select_ln91_259' <Predicate = (or_ln91_94)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7963 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_260 = select i1 %or_ln82_325, i12 %select_ln91_214, i12 %select_ln91_215" [firmware/model_test.cpp:91]   --->   Operation 7963 'select' 'select_ln91_260' <Predicate = (!or_ln91_94)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7964 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_132)   --->   "%or_ln91_97 = or i1 %or_ln82_314, i1 %or_ln82_313" [firmware/model_test.cpp:91]   --->   Operation 7964 'or' 'or_ln91_97' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7965 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_135)   --->   "%or_ln91_105 = or i1 %or_ln82_264, i1 %or_ln82_262" [firmware/model_test.cpp:91]   --->   Operation 7965 'or' 'or_ln91_105' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7966 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_294)   --->   "%select_ln91_282 = select i1 %or_ln91_92, i12 %select_ln91_257, i12 %select_ln91_258" [firmware/model_test.cpp:91]   --->   Operation 7966 'select' 'select_ln91_282' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7967 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_114 = or i1 %or_ln91_92, i1 %or_ln91_93" [firmware/model_test.cpp:91]   --->   Operation 7967 'or' 'or_ln91_114' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7968 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_283 = select i1 %or_ln91_94, i12 %select_ln91_259, i12 %select_ln91_260" [firmware/model_test.cpp:91]   --->   Operation 7968 'select' 'select_ln91_283' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7969 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_126)   --->   "%or_ln91_115 = or i1 %or_ln91_94, i1 %or_ln82_326" [firmware/model_test.cpp:91]   --->   Operation 7969 'or' 'or_ln91_115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7970 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_132)   --->   "%or_ln91_117 = or i1 %or_ln91_96, i1 %or_ln91_97" [firmware/model_test.cpp:91]   --->   Operation 7970 'or' 'or_ln91_117' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7971 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_135)   --->   "%or_ln91_121 = or i1 %or_ln91_104, i1 %or_ln91_105" [firmware/model_test.cpp:91]   --->   Operation 7971 'or' 'or_ln91_121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7972 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_294 = select i1 %or_ln91_114, i12 %select_ln91_282, i12 %select_ln91_283" [firmware/model_test.cpp:91]   --->   Operation 7972 'select' 'select_ln91_294' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7973 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_126 = or i1 %or_ln91_114, i1 %or_ln91_115" [firmware/model_test.cpp:91]   --->   Operation 7973 'or' 'or_ln91_126' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7974 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_132)   --->   "%or_ln91_127 = or i1 %or_ln91_116, i1 %or_ln91_117" [firmware/model_test.cpp:91]   --->   Operation 7974 'or' 'or_ln91_127' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7975 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_135)   --->   "%or_ln91_129 = or i1 %or_ln91_120, i1 %or_ln91_121" [firmware/model_test.cpp:91]   --->   Operation 7975 'or' 'or_ln91_129' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7976 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_303)   --->   "%select_ln91_300 = select i1 %or_ln91_126, i12 %select_ln91_294, i12 %select_ln91_295" [firmware/model_test.cpp:91]   --->   Operation 7976 'select' 'select_ln91_300' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7977 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_132 = or i1 %or_ln91_126, i1 %or_ln91_127" [firmware/model_test.cpp:91]   --->   Operation 7977 'or' 'or_ln91_132' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7978 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_135)   --->   "%or_ln91_133 = or i1 %or_ln91_128, i1 %or_ln91_129" [firmware/model_test.cpp:91]   --->   Operation 7978 'or' 'or_ln91_133' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7979 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_303 = select i1 %or_ln91_132, i12 %select_ln91_300, i12 %select_ln91_301" [firmware/model_test.cpp:91]   --->   Operation 7979 'select' 'select_ln91_303' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7980 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_135 = or i1 %or_ln91_132, i1 %or_ln91_133" [firmware/model_test.cpp:91]   --->   Operation 7980 'or' 'or_ln91_135' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7981 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_305 = select i1 %or_ln91_135, i12 %select_ln91_303, i12 %select_ln91_304" [firmware/model_test.cpp:91]   --->   Operation 7981 'select' 'select_ln91_305' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7982 [1/1] (0.12ns)   --->   "%or_ln82_439 = or i1 %icmp_ln82_384, i1 %icmp_ln82_383" [firmware/model_test.cpp:82]   --->   Operation 7982 'or' 'or_ln82_439' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7983 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_855)   --->   "%or_ln82_440 = or i1 %or_ln82_439, i1 %or_ln82_438" [firmware/model_test.cpp:82]   --->   Operation 7983 'or' 'or_ln82_440' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7984 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_852)   --->   "%select_ln82_847 = select i1 %icmp_ln82_384, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 7984 'select' 'select_ln82_847' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7985 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_852)   --->   "%select_ln82_848 = select i1 %or_ln82_439, i4 %select_ln82_847, i4 %select_ln82_844" [firmware/model_test.cpp:82]   --->   Operation 7985 'select' 'select_ln82_848' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7986 [1/1] (0.12ns)   --->   "%or_ln82_441 = or i1 %icmp_ln82_386, i1 %icmp_ln82_385" [firmware/model_test.cpp:82]   --->   Operation 7986 'or' 'or_ln82_441' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7987 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_852)   --->   "%select_ln82_851 = select i1 %icmp_ln82_386, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 7987 'select' 'select_ln82_851' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7988 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_852 = select i1 %or_ln82_441, i4 %select_ln82_851, i4 %select_ln82_848" [firmware/model_test.cpp:82]   --->   Operation 7988 'select' 'select_ln82_852' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7989 [1/1] (0.00ns)   --->   "%zext_ln82_388 = zext i1 %and_ln82_292" [firmware/model_test.cpp:82]   --->   Operation 7989 'zext' 'zext_ln82_388' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 7990 [1/1] (0.43ns)   --->   "%icmp_ln82_388 = icmp_eq  i2 %zext_ln82_388, i2 %check_bit_388" [firmware/model_test.cpp:82]   --->   Operation 7990 'icmp' 'icmp_ln82_388' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7991 [1/1] (0.12ns)   --->   "%or_ln82_442 = or i1 %icmp_ln82_388, i1 %icmp_ln82_387" [firmware/model_test.cpp:82]   --->   Operation 7991 'or' 'or_ln82_442' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7992 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_855)   --->   "%or_ln82_443 = or i1 %or_ln82_442, i1 %or_ln82_441" [firmware/model_test.cpp:82]   --->   Operation 7992 'or' 'or_ln82_443' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7993 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_855)   --->   "%or_ln82_1106 = or i1 %or_ln82_443, i1 %or_ln82_440" [firmware/model_test.cpp:82]   --->   Operation 7993 'or' 'or_ln82_1106' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7994 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_855 = select i1 %or_ln82_1106, i4 10, i4 %select_ln82_838" [firmware/model_test.cpp:82]   --->   Operation 7994 'select' 'select_ln82_855' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7995 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_308)   --->   "%select_ln82_856 = select i1 %icmp_ln82_388, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 7995 'select' 'select_ln82_856' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7996 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_308)   --->   "%select_ln82_857 = select i1 %or_ln82_442, i4 %select_ln82_856, i4 %select_ln82_852" [firmware/model_test.cpp:82]   --->   Operation 7996 'select' 'select_ln82_857' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 7997 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_388)   --->   "%xor_ln82_388 = xor i1 %icmp_ln82_388, i1 1" [firmware/model_test.cpp:82]   --->   Operation 7997 'xor' 'xor_ln82_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7998 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_388 = and i1 %and_ln82_292, i1 %xor_ln82_388" [firmware/model_test.cpp:82]   --->   Operation 7998 'and' 'and_ln82_388' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 7999 [1/1] (0.27ns)   --->   "%check_bit_389 = select i1 %icmp_ln82_388, i2 2, i2 %check_bit_388" [firmware/model_test.cpp:82]   --->   Operation 7999 'select' 'check_bit_389' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8000 [1/1] (0.00ns)   --->   "%zext_ln82_389 = zext i1 %and_ln82_293" [firmware/model_test.cpp:82]   --->   Operation 8000 'zext' 'zext_ln82_389' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8001 [1/1] (0.43ns)   --->   "%icmp_ln82_389 = icmp_eq  i2 %zext_ln82_389, i2 %check_bit_389" [firmware/model_test.cpp:82]   --->   Operation 8001 'icmp' 'icmp_ln82_389' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8002 [1/1] (0.12ns)   --->   "%xor_ln82_389 = xor i1 %icmp_ln82_389, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8002 'xor' 'xor_ln82_389' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8003 [1/1] (0.12ns)   --->   "%and_ln82_389 = and i1 %and_ln82_293, i1 %xor_ln82_389" [firmware/model_test.cpp:82]   --->   Operation 8003 'and' 'and_ln82_389' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8004 [1/1] (0.43ns)   --->   "%icmp_ln91_3 = icmp_eq  i2 %check_bit_389, i2 1" [firmware/model_test.cpp:91]   --->   Operation 8004 'icmp' 'icmp_ln91_3' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8005 [1/1] (0.12ns)   --->   "%and_ln91_3 = and i1 %icmp_ln91_3, i1 %xor_ln82_389" [firmware/model_test.cpp:91]   --->   Operation 8005 'and' 'and_ln91_3' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8006 [1/1] (0.35ns)   --->   "%select_ln91_306 = select i1 %and_ln91_3, i4 0, i4 10" [firmware/model_test.cpp:91]   --->   Operation 8006 'select' 'select_ln91_306' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8007 [1/1] (0.12ns)   --->   "%or_ln91_136 = or i1 %and_ln91_3, i1 %icmp_ln82_389" [firmware/model_test.cpp:91]   --->   Operation 8007 'or' 'or_ln91_136' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8008 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_307 = select i1 %or_ln91_136, i4 %select_ln91_306, i4 %select_ln82_855" [firmware/model_test.cpp:91]   --->   Operation 8008 'select' 'select_ln91_307' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8009 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_308 = select i1 %or_ln91_136, i4 %select_ln91_306, i4 %select_ln82_857" [firmware/model_test.cpp:91]   --->   Operation 8009 'select' 'select_ln91_308' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8010 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_358)   --->   "%select_ln91_309 = select i1 %and_ln91_3, i12 0, i12 %tmp_98" [firmware/model_test.cpp:91]   --->   Operation 8010 'select' 'select_ln91_309' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8011 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_358)   --->   "%select_ln91_310 = select i1 %icmp_ln82_388, i12 %tmp_97, i12 %tmp_96" [firmware/model_test.cpp:91]   --->   Operation 8011 'select' 'select_ln91_310' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8012 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_359)   --->   "%select_ln91_311 = select i1 %icmp_ln82_386, i12 %tmp_95, i12 %tmp_94" [firmware/model_test.cpp:91]   --->   Operation 8012 'select' 'select_ln91_311' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8013 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_312 = select i1 %icmp_ln82_384, i12 %tmp_93, i12 %tmp_92" [firmware/model_test.cpp:91]   --->   Operation 8013 'select' 'select_ln91_312' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8014 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_360)   --->   "%select_ln91_313 = select i1 %icmp_ln82_382, i12 %tmp_91, i12 %tmp_90" [firmware/model_test.cpp:91]   --->   Operation 8014 'select' 'select_ln91_313' <Predicate = (or_ln82_438)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8015 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_314 = select i1 %icmp_ln82_380, i12 %tmp_89, i12 %tmp_88" [firmware/model_test.cpp:91]   --->   Operation 8015 'select' 'select_ln91_314' <Predicate = (!or_ln82_438)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8016 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_361)   --->   "%select_ln91_315 = select i1 %icmp_ln82_378, i12 %tmp_87, i12 %tmp_86" [firmware/model_test.cpp:91]   --->   Operation 8016 'select' 'select_ln91_315' <Predicate = (or_ln82_435)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8017 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_316 = select i1 %icmp_ln82_376, i12 %tmp_85, i12 %tmp_84" [firmware/model_test.cpp:91]   --->   Operation 8017 'select' 'select_ln91_316' <Predicate = (!or_ln82_435)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8018 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_358 = select i1 %or_ln91_136, i12 %select_ln91_309, i12 %select_ln91_310" [firmware/model_test.cpp:91]   --->   Operation 8018 'select' 'select_ln91_358' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8019 [1/1] (0.12ns)   --->   "%or_ln91_137 = or i1 %or_ln91_136, i1 %or_ln82_442" [firmware/model_test.cpp:91]   --->   Operation 8019 'or' 'or_ln91_137' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8020 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_359 = select i1 %or_ln82_441, i12 %select_ln91_311, i12 %select_ln91_312" [firmware/model_test.cpp:91]   --->   Operation 8020 'select' 'select_ln91_359' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8021 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_159)   --->   "%or_ln91_138 = or i1 %or_ln82_441, i1 %or_ln82_439" [firmware/model_test.cpp:91]   --->   Operation 8021 'or' 'or_ln91_138' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8022 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_360 = select i1 %or_ln82_438, i12 %select_ln91_313, i12 %select_ln91_314" [firmware/model_test.cpp:91]   --->   Operation 8022 'select' 'select_ln91_360' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8023 [1/1] (0.12ns)   --->   "%or_ln91_139 = or i1 %or_ln82_438, i1 %or_ln82_437" [firmware/model_test.cpp:91]   --->   Operation 8023 'or' 'or_ln91_139' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8024 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_361 = select i1 %or_ln82_435, i12 %select_ln91_315, i12 %select_ln91_316" [firmware/model_test.cpp:91]   --->   Operation 8024 'select' 'select_ln91_361' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8025 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_177)   --->   "%or_ln91_142 = or i1 %or_ln82_424, i1 %or_ln82_423" [firmware/model_test.cpp:91]   --->   Operation 8025 'or' 'or_ln91_142' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8026 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_180)   --->   "%or_ln91_150 = or i1 %or_ln82_374, i1 %or_ln82_372" [firmware/model_test.cpp:91]   --->   Operation 8026 'or' 'or_ln91_150' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8027 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_394)   --->   "%select_ln91_382 = select i1 %or_ln91_137, i12 %select_ln91_358, i12 %select_ln91_359" [firmware/model_test.cpp:91]   --->   Operation 8027 'select' 'select_ln91_382' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8028 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_159 = or i1 %or_ln91_137, i1 %or_ln91_138" [firmware/model_test.cpp:91]   --->   Operation 8028 'or' 'or_ln91_159' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8029 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_383 = select i1 %or_ln91_139, i12 %select_ln91_360, i12 %select_ln91_361" [firmware/model_test.cpp:91]   --->   Operation 8029 'select' 'select_ln91_383' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8030 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_171)   --->   "%or_ln91_160 = or i1 %or_ln91_139, i1 %or_ln82_436" [firmware/model_test.cpp:91]   --->   Operation 8030 'or' 'or_ln91_160' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8031 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_177)   --->   "%or_ln91_162 = or i1 %or_ln91_141, i1 %or_ln91_142" [firmware/model_test.cpp:91]   --->   Operation 8031 'or' 'or_ln91_162' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8032 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_180)   --->   "%or_ln91_166 = or i1 %or_ln91_149, i1 %or_ln91_150" [firmware/model_test.cpp:91]   --->   Operation 8032 'or' 'or_ln91_166' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8033 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_394 = select i1 %or_ln91_159, i12 %select_ln91_382, i12 %select_ln91_383" [firmware/model_test.cpp:91]   --->   Operation 8033 'select' 'select_ln91_394' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8034 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_171 = or i1 %or_ln91_159, i1 %or_ln91_160" [firmware/model_test.cpp:91]   --->   Operation 8034 'or' 'or_ln91_171' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8035 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_177)   --->   "%or_ln91_172 = or i1 %or_ln91_161, i1 %or_ln91_162" [firmware/model_test.cpp:91]   --->   Operation 8035 'or' 'or_ln91_172' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8036 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_180)   --->   "%or_ln91_174 = or i1 %or_ln91_165, i1 %or_ln91_166" [firmware/model_test.cpp:91]   --->   Operation 8036 'or' 'or_ln91_174' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8037 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_403)   --->   "%select_ln91_400 = select i1 %or_ln91_171, i12 %select_ln91_394, i12 %select_ln91_395" [firmware/model_test.cpp:91]   --->   Operation 8037 'select' 'select_ln91_400' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8038 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_177 = or i1 %or_ln91_171, i1 %or_ln91_172" [firmware/model_test.cpp:91]   --->   Operation 8038 'or' 'or_ln91_177' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8039 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_180)   --->   "%or_ln91_178 = or i1 %or_ln91_173, i1 %or_ln91_174" [firmware/model_test.cpp:91]   --->   Operation 8039 'or' 'or_ln91_178' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8040 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_403 = select i1 %or_ln91_177, i12 %select_ln91_400, i12 %select_ln91_401" [firmware/model_test.cpp:91]   --->   Operation 8040 'select' 'select_ln91_403' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8041 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_180 = or i1 %or_ln91_177, i1 %or_ln91_178" [firmware/model_test.cpp:91]   --->   Operation 8041 'or' 'or_ln91_180' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8042 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_405 = select i1 %or_ln91_180, i12 %select_ln91_403, i12 %select_ln91_404" [firmware/model_test.cpp:91]   --->   Operation 8042 'select' 'select_ln91_405' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8043 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1065)   --->   "%or_ln82_550 = or i1 %or_ln82_549, i1 %or_ln82_548" [firmware/model_test.cpp:82]   --->   Operation 8043 'or' 'or_ln82_550' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8044 [1/1] (0.12ns)   --->   "%or_ln82_551 = or i1 %icmp_ln82_481, i1 %icmp_ln82_480" [firmware/model_test.cpp:82]   --->   Operation 8044 'or' 'or_ln82_551' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8045 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1067)   --->   "%select_ln82_1061 = select i1 %icmp_ln82_481, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 8045 'select' 'select_ln82_1061' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8046 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1067)   --->   "%select_ln82_1062 = select i1 %or_ln82_551, i4 %select_ln82_1061, i4 %select_ln82_1058" [firmware/model_test.cpp:82]   --->   Operation 8046 'select' 'select_ln82_1062' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8047 [1/1] (0.00ns)   --->   "%zext_ln82_482 = zext i1 %and_ln82_387" [firmware/model_test.cpp:82]   --->   Operation 8047 'zext' 'zext_ln82_482' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8048 [1/1] (0.43ns)   --->   "%icmp_ln82_482 = icmp_eq  i2 %zext_ln82_482, i2 %check_bit_482" [firmware/model_test.cpp:82]   --->   Operation 8048 'icmp' 'icmp_ln82_482' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8049 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_482)   --->   "%xor_ln82_482 = xor i1 %icmp_ln82_482, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8049 'xor' 'xor_ln82_482' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8050 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_482 = and i1 %and_ln82_387, i1 %xor_ln82_482" [firmware/model_test.cpp:82]   --->   Operation 8050 'and' 'and_ln82_482' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8051 [1/1] (0.27ns)   --->   "%check_bit_483 = select i1 %icmp_ln82_482, i2 2, i2 %check_bit_482" [firmware/model_test.cpp:82]   --->   Operation 8051 'select' 'check_bit_483' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8052 [1/1] (0.00ns)   --->   "%zext_ln82_483 = zext i1 %and_ln82_388" [firmware/model_test.cpp:82]   --->   Operation 8052 'zext' 'zext_ln82_483' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8053 [1/1] (0.43ns)   --->   "%icmp_ln82_483 = icmp_eq  i2 %zext_ln82_483, i2 %check_bit_483" [firmware/model_test.cpp:82]   --->   Operation 8053 'icmp' 'icmp_ln82_483' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8054 [1/1] (0.12ns)   --->   "%or_ln82_552 = or i1 %icmp_ln82_483, i1 %icmp_ln82_482" [firmware/model_test.cpp:82]   --->   Operation 8054 'or' 'or_ln82_552' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8055 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1065)   --->   "%or_ln82_553 = or i1 %or_ln82_552, i1 %or_ln82_551" [firmware/model_test.cpp:82]   --->   Operation 8055 'or' 'or_ln82_553' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8056 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1065)   --->   "%or_ln82_1109 = or i1 %or_ln82_553, i1 %or_ln82_550" [firmware/model_test.cpp:82]   --->   Operation 8056 'or' 'or_ln82_1109' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8057 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1065 = select i1 %or_ln82_1109, i4 10, i4 %select_ln82_1048" [firmware/model_test.cpp:82]   --->   Operation 8057 'select' 'select_ln82_1065' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8058 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1067)   --->   "%select_ln82_1066 = select i1 %icmp_ln82_483, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 8058 'select' 'select_ln82_1066' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8059 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1067 = select i1 %or_ln82_552, i4 %select_ln82_1066, i4 %select_ln82_1062" [firmware/model_test.cpp:82]   --->   Operation 8059 'select' 'select_ln82_1067' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8060 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_483)   --->   "%xor_ln82_483 = xor i1 %icmp_ln82_483, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8060 'xor' 'xor_ln82_483' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8061 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_483 = and i1 %and_ln82_388, i1 %xor_ln82_483" [firmware/model_test.cpp:82]   --->   Operation 8061 'and' 'and_ln82_483' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8062 [1/1] (0.27ns)   --->   "%check_bit_484 = select i1 %icmp_ln82_483, i2 2, i2 %check_bit_483" [firmware/model_test.cpp:82]   --->   Operation 8062 'select' 'check_bit_484' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8063 [1/1] (0.00ns)   --->   "%zext_ln82_484 = zext i1 %and_ln82_389" [firmware/model_test.cpp:82]   --->   Operation 8063 'zext' 'zext_ln82_484' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8064 [1/1] (0.43ns)   --->   "%icmp_ln82_484 = icmp_eq  i2 %zext_ln82_484, i2 %check_bit_484" [firmware/model_test.cpp:82]   --->   Operation 8064 'icmp' 'icmp_ln82_484' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8065 [1/1] (0.12ns)   --->   "%xor_ln82_484 = xor i1 %icmp_ln82_484, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8065 'xor' 'xor_ln82_484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8066 [1/1] (0.12ns)   --->   "%and_ln82_484 = and i1 %and_ln82_389, i1 %xor_ln82_484" [firmware/model_test.cpp:82]   --->   Operation 8066 'and' 'and_ln82_484' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8067 [1/1] (0.43ns)   --->   "%icmp_ln91_4 = icmp_eq  i2 %check_bit_484, i2 1" [firmware/model_test.cpp:91]   --->   Operation 8067 'icmp' 'icmp_ln91_4' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8068 [1/1] (0.12ns)   --->   "%and_ln91_4 = and i1 %icmp_ln91_4, i1 %xor_ln82_484" [firmware/model_test.cpp:91]   --->   Operation 8068 'and' 'and_ln91_4' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8069 [1/1] (0.35ns)   --->   "%select_ln91_406 = select i1 %and_ln91_4, i4 0, i4 10" [firmware/model_test.cpp:91]   --->   Operation 8069 'select' 'select_ln91_406' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8070 [1/1] (0.12ns)   --->   "%or_ln91_181 = or i1 %and_ln91_4, i1 %icmp_ln82_484" [firmware/model_test.cpp:91]   --->   Operation 8070 'or' 'or_ln91_181' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8071 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_407 = select i1 %or_ln91_181, i4 %select_ln91_406, i4 %select_ln82_1065" [firmware/model_test.cpp:91]   --->   Operation 8071 'select' 'select_ln91_407' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8072 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_408 = select i1 %or_ln91_181, i4 %select_ln91_406, i4 %select_ln82_1067" [firmware/model_test.cpp:91]   --->   Operation 8072 'select' 'select_ln91_408' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8073 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_457)   --->   "%select_ln91_409 = select i1 %and_ln91_4, i12 0, i12 %tmp_98" [firmware/model_test.cpp:91]   --->   Operation 8073 'select' 'select_ln91_409' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8074 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_457)   --->   "%select_ln91_410 = select i1 %icmp_ln82_483, i12 %tmp_97, i12 %tmp_96" [firmware/model_test.cpp:91]   --->   Operation 8074 'select' 'select_ln91_410' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8075 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_458)   --->   "%select_ln91_411 = select i1 %icmp_ln82_481, i12 %tmp_95, i12 %tmp_94" [firmware/model_test.cpp:91]   --->   Operation 8075 'select' 'select_ln91_411' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8076 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_412 = select i1 %icmp_ln82_479, i12 %tmp_93, i12 %tmp_92" [firmware/model_test.cpp:91]   --->   Operation 8076 'select' 'select_ln91_412' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8077 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_459)   --->   "%select_ln91_413 = select i1 %icmp_ln82_477, i12 %tmp_91, i12 %tmp_90" [firmware/model_test.cpp:91]   --->   Operation 8077 'select' 'select_ln91_413' <Predicate = (or_ln82_548 & or_ln91_184)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8078 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_414 = select i1 %icmp_ln82_475, i12 %tmp_89, i12 %tmp_88" [firmware/model_test.cpp:91]   --->   Operation 8078 'select' 'select_ln91_414' <Predicate = (!or_ln82_548 & or_ln91_184)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8079 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_460)   --->   "%select_ln91_415 = select i1 %icmp_ln82_473, i12 %tmp_87, i12 %tmp_86" [firmware/model_test.cpp:91]   --->   Operation 8079 'select' 'select_ln91_415' <Predicate = (or_ln82_545 & !or_ln91_184)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8080 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_416 = select i1 %icmp_ln82_471, i12 %tmp_85, i12 %tmp_84" [firmware/model_test.cpp:91]   --->   Operation 8080 'select' 'select_ln91_416' <Predicate = (!or_ln82_545 & !or_ln91_184)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8081 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_457 = select i1 %or_ln91_181, i12 %select_ln91_409, i12 %select_ln91_410" [firmware/model_test.cpp:91]   --->   Operation 8081 'select' 'select_ln91_457' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8082 [1/1] (0.12ns)   --->   "%or_ln91_182 = or i1 %or_ln91_181, i1 %or_ln82_552" [firmware/model_test.cpp:91]   --->   Operation 8082 'or' 'or_ln91_182' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8083 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_458 = select i1 %or_ln82_551, i12 %select_ln91_411, i12 %select_ln91_412" [firmware/model_test.cpp:91]   --->   Operation 8083 'select' 'select_ln91_458' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8084 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_204)   --->   "%or_ln91_183 = or i1 %or_ln82_551, i1 %or_ln82_549" [firmware/model_test.cpp:91]   --->   Operation 8084 'or' 'or_ln91_183' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8085 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_459 = select i1 %or_ln82_548, i12 %select_ln91_413, i12 %select_ln91_414" [firmware/model_test.cpp:91]   --->   Operation 8085 'select' 'select_ln91_459' <Predicate = (or_ln91_184)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8086 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_460 = select i1 %or_ln82_545, i12 %select_ln91_415, i12 %select_ln91_416" [firmware/model_test.cpp:91]   --->   Operation 8086 'select' 'select_ln91_460' <Predicate = (!or_ln91_184)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8087 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_222)   --->   "%or_ln91_187 = or i1 %or_ln82_534, i1 %or_ln82_533" [firmware/model_test.cpp:91]   --->   Operation 8087 'or' 'or_ln91_187' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8088 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_225)   --->   "%or_ln91_195 = or i1 %or_ln82_484, i1 %or_ln82_482" [firmware/model_test.cpp:91]   --->   Operation 8088 'or' 'or_ln91_195' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8089 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_493)   --->   "%select_ln91_481 = select i1 %or_ln91_182, i12 %select_ln91_457, i12 %select_ln91_458" [firmware/model_test.cpp:91]   --->   Operation 8089 'select' 'select_ln91_481' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8090 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_204 = or i1 %or_ln91_182, i1 %or_ln91_183" [firmware/model_test.cpp:91]   --->   Operation 8090 'or' 'or_ln91_204' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8091 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_482 = select i1 %or_ln91_184, i12 %select_ln91_459, i12 %select_ln91_460" [firmware/model_test.cpp:91]   --->   Operation 8091 'select' 'select_ln91_482' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8092 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_216)   --->   "%or_ln91_205 = or i1 %or_ln91_184, i1 %or_ln82_546" [firmware/model_test.cpp:91]   --->   Operation 8092 'or' 'or_ln91_205' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8093 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_222)   --->   "%or_ln91_207 = or i1 %or_ln91_186, i1 %or_ln91_187" [firmware/model_test.cpp:91]   --->   Operation 8093 'or' 'or_ln91_207' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8094 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_225)   --->   "%or_ln91_211 = or i1 %or_ln91_194, i1 %or_ln91_195" [firmware/model_test.cpp:91]   --->   Operation 8094 'or' 'or_ln91_211' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8095 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_493 = select i1 %or_ln91_204, i12 %select_ln91_481, i12 %select_ln91_482" [firmware/model_test.cpp:91]   --->   Operation 8095 'select' 'select_ln91_493' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8096 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_216 = or i1 %or_ln91_204, i1 %or_ln91_205" [firmware/model_test.cpp:91]   --->   Operation 8096 'or' 'or_ln91_216' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8097 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_222)   --->   "%or_ln91_217 = or i1 %or_ln91_206, i1 %or_ln91_207" [firmware/model_test.cpp:91]   --->   Operation 8097 'or' 'or_ln91_217' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8098 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_225)   --->   "%or_ln91_219 = or i1 %or_ln91_210, i1 %or_ln91_211" [firmware/model_test.cpp:91]   --->   Operation 8098 'or' 'or_ln91_219' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8099 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_502)   --->   "%select_ln91_499 = select i1 %or_ln91_216, i12 %select_ln91_493, i12 %select_ln91_494" [firmware/model_test.cpp:91]   --->   Operation 8099 'select' 'select_ln91_499' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8100 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_222 = or i1 %or_ln91_216, i1 %or_ln91_217" [firmware/model_test.cpp:91]   --->   Operation 8100 'or' 'or_ln91_222' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8101 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_225)   --->   "%or_ln91_223 = or i1 %or_ln91_218, i1 %or_ln91_219" [firmware/model_test.cpp:91]   --->   Operation 8101 'or' 'or_ln91_223' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8102 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_502 = select i1 %or_ln91_222, i12 %select_ln91_499, i12 %select_ln91_500" [firmware/model_test.cpp:91]   --->   Operation 8102 'select' 'select_ln91_502' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8103 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_225 = or i1 %or_ln91_222, i1 %or_ln91_223" [firmware/model_test.cpp:91]   --->   Operation 8103 'or' 'or_ln91_225' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8104 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_504 = select i1 %or_ln91_225, i12 %select_ln91_502, i12 %select_ln91_503" [firmware/model_test.cpp:91]   --->   Operation 8104 'select' 'select_ln91_504' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8105 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1272)   --->   "%or_ln82_659 = or i1 %or_ln82_658, i1 %or_ln82_657" [firmware/model_test.cpp:82]   --->   Operation 8105 'or' 'or_ln82_659' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8106 [1/1] (0.00ns)   --->   "%zext_ln82_575 = zext i1 %and_ln82_481" [firmware/model_test.cpp:82]   --->   Operation 8106 'zext' 'zext_ln82_575' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8107 [1/1] (0.43ns)   --->   "%icmp_ln82_575 = icmp_eq  i2 %zext_ln82_575, i2 %check_bit_575" [firmware/model_test.cpp:82]   --->   Operation 8107 'icmp' 'icmp_ln82_575' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8108 [1/1] (0.12ns)   --->   "%or_ln82_660 = or i1 %icmp_ln82_575, i1 %icmp_ln82_574" [firmware/model_test.cpp:82]   --->   Operation 8108 'or' 'or_ln82_660' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8109 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1274)   --->   "%select_ln82_1268 = select i1 %icmp_ln82_575, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 8109 'select' 'select_ln82_1268' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8110 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1274)   --->   "%select_ln82_1269 = select i1 %or_ln82_660, i4 %select_ln82_1268, i4 %select_ln82_1265" [firmware/model_test.cpp:82]   --->   Operation 8110 'select' 'select_ln82_1269' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8111 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_575)   --->   "%xor_ln82_575 = xor i1 %icmp_ln82_575, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8111 'xor' 'xor_ln82_575' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8112 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_575 = and i1 %and_ln82_481, i1 %xor_ln82_575" [firmware/model_test.cpp:82]   --->   Operation 8112 'and' 'and_ln82_575' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8113 [1/1] (0.27ns)   --->   "%check_bit_576 = select i1 %icmp_ln82_575, i2 2, i2 %check_bit_575" [firmware/model_test.cpp:82]   --->   Operation 8113 'select' 'check_bit_576' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8114 [1/1] (0.00ns)   --->   "%zext_ln82_576 = zext i1 %and_ln82_482" [firmware/model_test.cpp:82]   --->   Operation 8114 'zext' 'zext_ln82_576' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8115 [1/1] (0.43ns)   --->   "%icmp_ln82_576 = icmp_eq  i2 %zext_ln82_576, i2 %check_bit_576" [firmware/model_test.cpp:82]   --->   Operation 8115 'icmp' 'icmp_ln82_576' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8116 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_576)   --->   "%xor_ln82_576 = xor i1 %icmp_ln82_576, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8116 'xor' 'xor_ln82_576' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8117 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_576 = and i1 %and_ln82_482, i1 %xor_ln82_576" [firmware/model_test.cpp:82]   --->   Operation 8117 'and' 'and_ln82_576' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8118 [1/1] (0.27ns)   --->   "%check_bit_577 = select i1 %icmp_ln82_576, i2 2, i2 %check_bit_576" [firmware/model_test.cpp:82]   --->   Operation 8118 'select' 'check_bit_577' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8119 [1/1] (0.00ns)   --->   "%zext_ln82_577 = zext i1 %and_ln82_483" [firmware/model_test.cpp:82]   --->   Operation 8119 'zext' 'zext_ln82_577' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8120 [1/1] (0.43ns)   --->   "%icmp_ln82_577 = icmp_eq  i2 %zext_ln82_577, i2 %check_bit_577" [firmware/model_test.cpp:82]   --->   Operation 8120 'icmp' 'icmp_ln82_577' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8121 [1/1] (0.12ns)   --->   "%or_ln82_661 = or i1 %icmp_ln82_577, i1 %icmp_ln82_576" [firmware/model_test.cpp:82]   --->   Operation 8121 'or' 'or_ln82_661' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8122 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1272)   --->   "%or_ln82_662 = or i1 %or_ln82_661, i1 %or_ln82_660" [firmware/model_test.cpp:82]   --->   Operation 8122 'or' 'or_ln82_662' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8123 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1272)   --->   "%or_ln82_1112 = or i1 %or_ln82_662, i1 %or_ln82_659" [firmware/model_test.cpp:82]   --->   Operation 8123 'or' 'or_ln82_1112' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8124 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1272 = select i1 %or_ln82_1112, i4 10, i4 %select_ln82_1255" [firmware/model_test.cpp:82]   --->   Operation 8124 'select' 'select_ln82_1272' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8125 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1274)   --->   "%select_ln82_1273 = select i1 %icmp_ln82_577, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 8125 'select' 'select_ln82_1273' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8126 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1274 = select i1 %or_ln82_661, i4 %select_ln82_1273, i4 %select_ln82_1269" [firmware/model_test.cpp:82]   --->   Operation 8126 'select' 'select_ln82_1274' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8127 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_577)   --->   "%xor_ln82_577 = xor i1 %icmp_ln82_577, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8127 'xor' 'xor_ln82_577' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8128 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_577 = and i1 %and_ln82_483, i1 %xor_ln82_577" [firmware/model_test.cpp:82]   --->   Operation 8128 'and' 'and_ln82_577' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8129 [1/1] (0.27ns)   --->   "%check_bit_578 = select i1 %icmp_ln82_577, i2 2, i2 %check_bit_577" [firmware/model_test.cpp:82]   --->   Operation 8129 'select' 'check_bit_578' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8130 [1/1] (0.00ns)   --->   "%zext_ln82_578 = zext i1 %and_ln82_484" [firmware/model_test.cpp:82]   --->   Operation 8130 'zext' 'zext_ln82_578' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8131 [1/1] (0.43ns)   --->   "%icmp_ln82_578 = icmp_eq  i2 %zext_ln82_578, i2 %check_bit_578" [firmware/model_test.cpp:82]   --->   Operation 8131 'icmp' 'icmp_ln82_578' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8132 [1/1] (0.12ns)   --->   "%xor_ln82_578 = xor i1 %icmp_ln82_578, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8132 'xor' 'xor_ln82_578' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8133 [1/1] (0.12ns)   --->   "%and_ln82_578 = and i1 %and_ln82_484, i1 %xor_ln82_578" [firmware/model_test.cpp:82]   --->   Operation 8133 'and' 'and_ln82_578' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8134 [1/1] (0.43ns)   --->   "%icmp_ln91_5 = icmp_eq  i2 %check_bit_578, i2 1" [firmware/model_test.cpp:91]   --->   Operation 8134 'icmp' 'icmp_ln91_5' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8135 [1/1] (0.12ns)   --->   "%and_ln91_5 = and i1 %icmp_ln91_5, i1 %xor_ln82_578" [firmware/model_test.cpp:91]   --->   Operation 8135 'and' 'and_ln91_5' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8136 [1/1] (0.35ns)   --->   "%select_ln91_505 = select i1 %and_ln91_5, i4 0, i4 10" [firmware/model_test.cpp:91]   --->   Operation 8136 'select' 'select_ln91_505' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8137 [1/1] (0.12ns)   --->   "%or_ln91_226 = or i1 %and_ln91_5, i1 %icmp_ln82_578" [firmware/model_test.cpp:91]   --->   Operation 8137 'or' 'or_ln91_226' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8138 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_506 = select i1 %or_ln91_226, i4 %select_ln91_505, i4 %select_ln82_1272" [firmware/model_test.cpp:91]   --->   Operation 8138 'select' 'select_ln91_506' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8139 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_507 = select i1 %or_ln91_226, i4 %select_ln91_505, i4 %select_ln82_1274" [firmware/model_test.cpp:91]   --->   Operation 8139 'select' 'select_ln91_507' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8140 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_556)   --->   "%select_ln91_508 = select i1 %and_ln91_5, i12 0, i12 %tmp_98" [firmware/model_test.cpp:91]   --->   Operation 8140 'select' 'select_ln91_508' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8141 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_556)   --->   "%select_ln91_509 = select i1 %icmp_ln82_577, i12 %tmp_97, i12 %tmp_96" [firmware/model_test.cpp:91]   --->   Operation 8141 'select' 'select_ln91_509' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8142 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_557)   --->   "%select_ln91_510 = select i1 %icmp_ln82_575, i12 %tmp_95, i12 %tmp_94" [firmware/model_test.cpp:91]   --->   Operation 8142 'select' 'select_ln91_510' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8143 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_511 = select i1 %icmp_ln82_573, i12 %tmp_93, i12 %tmp_92" [firmware/model_test.cpp:91]   --->   Operation 8143 'select' 'select_ln91_511' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8144 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_558)   --->   "%select_ln91_512 = select i1 %icmp_ln82_571, i12 %tmp_91, i12 %tmp_90" [firmware/model_test.cpp:91]   --->   Operation 8144 'select' 'select_ln91_512' <Predicate = (or_ln82_657 & or_ln91_229)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8145 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_513 = select i1 %icmp_ln82_569, i12 %tmp_89, i12 %tmp_88" [firmware/model_test.cpp:91]   --->   Operation 8145 'select' 'select_ln91_513' <Predicate = (!or_ln82_657 & or_ln91_229)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8146 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_559)   --->   "%select_ln91_514 = select i1 %icmp_ln82_567, i12 %tmp_87, i12 %tmp_86" [firmware/model_test.cpp:91]   --->   Operation 8146 'select' 'select_ln91_514' <Predicate = (or_ln82_654 & !or_ln91_229)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8147 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_515 = select i1 %icmp_ln82_565, i12 %tmp_85, i12 %tmp_84" [firmware/model_test.cpp:91]   --->   Operation 8147 'select' 'select_ln91_515' <Predicate = (!or_ln82_654 & !or_ln91_229)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8148 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_556 = select i1 %or_ln91_226, i12 %select_ln91_508, i12 %select_ln91_509" [firmware/model_test.cpp:91]   --->   Operation 8148 'select' 'select_ln91_556' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8149 [1/1] (0.12ns)   --->   "%or_ln91_227 = or i1 %or_ln91_226, i1 %or_ln82_661" [firmware/model_test.cpp:91]   --->   Operation 8149 'or' 'or_ln91_227' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8150 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_557 = select i1 %or_ln82_660, i12 %select_ln91_510, i12 %select_ln91_511" [firmware/model_test.cpp:91]   --->   Operation 8150 'select' 'select_ln91_557' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8151 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_248)   --->   "%or_ln91_228 = or i1 %or_ln82_660, i1 %or_ln82_658" [firmware/model_test.cpp:91]   --->   Operation 8151 'or' 'or_ln91_228' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8152 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_558 = select i1 %or_ln82_657, i12 %select_ln91_512, i12 %select_ln91_513" [firmware/model_test.cpp:91]   --->   Operation 8152 'select' 'select_ln91_558' <Predicate = (or_ln91_229)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8153 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_559 = select i1 %or_ln82_654, i12 %select_ln91_514, i12 %select_ln91_515" [firmware/model_test.cpp:91]   --->   Operation 8153 'select' 'select_ln91_559' <Predicate = (!or_ln91_229)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8154 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_264)   --->   "%or_ln91_232 = or i1 %or_ln82_643, i1 %or_ln82_642" [firmware/model_test.cpp:91]   --->   Operation 8154 'or' 'or_ln91_232' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8155 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_266)   --->   "%or_ln91_240 = or i1 %or_ln82_593, i1 %or_ln82_591" [firmware/model_test.cpp:91]   --->   Operation 8155 'or' 'or_ln91_240' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8156 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_592)   --->   "%select_ln91_580 = select i1 %or_ln91_227, i12 %select_ln91_556, i12 %select_ln91_557" [firmware/model_test.cpp:91]   --->   Operation 8156 'select' 'select_ln91_580' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8157 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_248 = or i1 %or_ln91_227, i1 %or_ln91_228" [firmware/model_test.cpp:91]   --->   Operation 8157 'or' 'or_ln91_248' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8158 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_581 = select i1 %or_ln91_229, i12 %select_ln91_558, i12 %select_ln91_559" [firmware/model_test.cpp:91]   --->   Operation 8158 'select' 'select_ln91_581' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8159 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_259)   --->   "%or_ln91_249 = or i1 %or_ln91_229, i1 %or_ln82_655" [firmware/model_test.cpp:91]   --->   Operation 8159 'or' 'or_ln91_249' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8160 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_264)   --->   "%or_ln91_251 = or i1 %or_ln91_231, i1 %or_ln91_232" [firmware/model_test.cpp:91]   --->   Operation 8160 'or' 'or_ln91_251' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8161 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_266)   --->   "%or_ln91_255 = or i1 %or_ln91_239, i1 %or_ln91_240" [firmware/model_test.cpp:91]   --->   Operation 8161 'or' 'or_ln91_255' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8162 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_592 = select i1 %or_ln91_248, i12 %select_ln91_580, i12 %select_ln91_581" [firmware/model_test.cpp:91]   --->   Operation 8162 'select' 'select_ln91_592' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8163 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_259 = or i1 %or_ln91_248, i1 %or_ln91_249" [firmware/model_test.cpp:91]   --->   Operation 8163 'or' 'or_ln91_259' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8164 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_264)   --->   "%or_ln91_260 = or i1 %or_ln91_250, i1 %or_ln91_251" [firmware/model_test.cpp:91]   --->   Operation 8164 'or' 'or_ln91_260' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8165 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_266)   --->   "%or_ln91_262 = or i1 %or_ln91_254, i1 %or_ln91_255" [firmware/model_test.cpp:91]   --->   Operation 8165 'or' 'or_ln91_262' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8166 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_601)   --->   "%select_ln91_598 = select i1 %or_ln91_259, i12 %select_ln91_592, i12 %select_ln91_593" [firmware/model_test.cpp:91]   --->   Operation 8166 'select' 'select_ln91_598' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8167 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_264 = or i1 %or_ln91_259, i1 %or_ln91_260" [firmware/model_test.cpp:91]   --->   Operation 8167 'or' 'or_ln91_264' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8168 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_266)   --->   "%or_ln91_265 = or i1 %or_ln91_261, i1 %or_ln91_262" [firmware/model_test.cpp:91]   --->   Operation 8168 'or' 'or_ln91_265' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8169 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_601 = select i1 %or_ln91_264, i12 %select_ln91_598, i12 %select_ln91_599" [firmware/model_test.cpp:91]   --->   Operation 8169 'select' 'select_ln91_601' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8170 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_266 = or i1 %or_ln91_264, i1 %or_ln91_265" [firmware/model_test.cpp:91]   --->   Operation 8170 'or' 'or_ln91_266' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8171 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_602 = select i1 %or_ln91_266, i12 %select_ln91_601, i12 %select_ln91_600" [firmware/model_test.cpp:91]   --->   Operation 8171 'select' 'select_ln91_602' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8172 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_665)   --->   "%xor_ln82_665 = xor i1 %icmp_ln82_665, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8172 'xor' 'xor_ln82_665' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8173 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_665 = and i1 %and_ln82_572, i1 %xor_ln82_665" [firmware/model_test.cpp:82]   --->   Operation 8173 'and' 'and_ln82_665' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8174 [1/1] (0.12ns)   --->   "%or_ln82_767 = or i1 %icmp_ln82_666, i1 %icmp_ln82_665" [firmware/model_test.cpp:82]   --->   Operation 8174 'or' 'or_ln82_767' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8175 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1478)   --->   "%or_ln82_768 = or i1 %or_ln82_767, i1 %or_ln82_766" [firmware/model_test.cpp:82]   --->   Operation 8175 'or' 'or_ln82_768' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8176 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1475)   --->   "%select_ln82_1470 = select i1 %icmp_ln82_666, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 8176 'select' 'select_ln82_1470' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8177 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1475)   --->   "%select_ln82_1471 = select i1 %or_ln82_767, i4 %select_ln82_1470, i4 %select_ln82_1467" [firmware/model_test.cpp:82]   --->   Operation 8177 'select' 'select_ln82_1471' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8178 [1/1] (0.00ns)   --->   "%zext_ln82_667 = zext i1 %and_ln82_574" [firmware/model_test.cpp:82]   --->   Operation 8178 'zext' 'zext_ln82_667' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8179 [1/1] (0.43ns)   --->   "%icmp_ln82_667 = icmp_eq  i2 %zext_ln82_667, i2 %check_bit_667" [firmware/model_test.cpp:82]   --->   Operation 8179 'icmp' 'icmp_ln82_667' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8180 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_667)   --->   "%xor_ln82_667 = xor i1 %icmp_ln82_667, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8180 'xor' 'xor_ln82_667' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8181 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_667 = and i1 %and_ln82_574, i1 %xor_ln82_667" [firmware/model_test.cpp:82]   --->   Operation 8181 'and' 'and_ln82_667' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8182 [1/1] (0.27ns)   --->   "%check_bit_668 = select i1 %icmp_ln82_667, i2 2, i2 %check_bit_667" [firmware/model_test.cpp:82]   --->   Operation 8182 'select' 'check_bit_668' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8183 [1/1] (0.00ns)   --->   "%zext_ln82_668 = zext i1 %and_ln82_575" [firmware/model_test.cpp:82]   --->   Operation 8183 'zext' 'zext_ln82_668' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8184 [1/1] (0.43ns)   --->   "%icmp_ln82_668 = icmp_eq  i2 %zext_ln82_668, i2 %check_bit_668" [firmware/model_test.cpp:82]   --->   Operation 8184 'icmp' 'icmp_ln82_668' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8185 [1/1] (0.12ns)   --->   "%or_ln82_769 = or i1 %icmp_ln82_668, i1 %icmp_ln82_667" [firmware/model_test.cpp:82]   --->   Operation 8185 'or' 'or_ln82_769' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8186 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1475)   --->   "%select_ln82_1474 = select i1 %icmp_ln82_668, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 8186 'select' 'select_ln82_1474' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8187 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1475 = select i1 %or_ln82_769, i4 %select_ln82_1474, i4 %select_ln82_1471" [firmware/model_test.cpp:82]   --->   Operation 8187 'select' 'select_ln82_1475' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8188 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_668)   --->   "%xor_ln82_668 = xor i1 %icmp_ln82_668, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8188 'xor' 'xor_ln82_668' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8189 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_668 = and i1 %and_ln82_575, i1 %xor_ln82_668" [firmware/model_test.cpp:82]   --->   Operation 8189 'and' 'and_ln82_668' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8190 [1/1] (0.27ns)   --->   "%check_bit_669 = select i1 %icmp_ln82_668, i2 2, i2 %check_bit_668" [firmware/model_test.cpp:82]   --->   Operation 8190 'select' 'check_bit_669' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8191 [1/1] (0.00ns)   --->   "%zext_ln82_669 = zext i1 %and_ln82_576" [firmware/model_test.cpp:82]   --->   Operation 8191 'zext' 'zext_ln82_669' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8192 [1/1] (0.43ns)   --->   "%icmp_ln82_669 = icmp_eq  i2 %zext_ln82_669, i2 %check_bit_669" [firmware/model_test.cpp:82]   --->   Operation 8192 'icmp' 'icmp_ln82_669' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8193 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_669)   --->   "%xor_ln82_669 = xor i1 %icmp_ln82_669, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8193 'xor' 'xor_ln82_669' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8194 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_669 = and i1 %and_ln82_576, i1 %xor_ln82_669" [firmware/model_test.cpp:82]   --->   Operation 8194 'and' 'and_ln82_669' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8195 [1/1] (0.27ns)   --->   "%check_bit_670 = select i1 %icmp_ln82_669, i2 2, i2 %check_bit_669" [firmware/model_test.cpp:82]   --->   Operation 8195 'select' 'check_bit_670' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8196 [1/1] (0.00ns)   --->   "%zext_ln82_670 = zext i1 %and_ln82_577" [firmware/model_test.cpp:82]   --->   Operation 8196 'zext' 'zext_ln82_670' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8197 [1/1] (0.43ns)   --->   "%icmp_ln82_670 = icmp_eq  i2 %zext_ln82_670, i2 %check_bit_670" [firmware/model_test.cpp:82]   --->   Operation 8197 'icmp' 'icmp_ln82_670' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8198 [1/1] (0.12ns)   --->   "%or_ln82_770 = or i1 %icmp_ln82_670, i1 %icmp_ln82_669" [firmware/model_test.cpp:82]   --->   Operation 8198 'or' 'or_ln82_770' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8199 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1478)   --->   "%or_ln82_771 = or i1 %or_ln82_770, i1 %or_ln82_769" [firmware/model_test.cpp:82]   --->   Operation 8199 'or' 'or_ln82_771' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8200 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1478)   --->   "%or_ln82_1115 = or i1 %or_ln82_771, i1 %or_ln82_768" [firmware/model_test.cpp:82]   --->   Operation 8200 'or' 'or_ln82_1115' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8201 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1478 = select i1 %or_ln82_1115, i4 10, i4 %select_ln82_1461" [firmware/model_test.cpp:82]   --->   Operation 8201 'select' 'select_ln82_1478' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8202 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_605)   --->   "%select_ln82_1479 = select i1 %icmp_ln82_670, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 8202 'select' 'select_ln82_1479' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8203 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_605)   --->   "%select_ln82_1480 = select i1 %or_ln82_770, i4 %select_ln82_1479, i4 %select_ln82_1475" [firmware/model_test.cpp:82]   --->   Operation 8203 'select' 'select_ln82_1480' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8204 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_670)   --->   "%xor_ln82_670 = xor i1 %icmp_ln82_670, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8204 'xor' 'xor_ln82_670' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8205 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_670 = and i1 %and_ln82_577, i1 %xor_ln82_670" [firmware/model_test.cpp:82]   --->   Operation 8205 'and' 'and_ln82_670' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8206 [1/1] (0.27ns)   --->   "%check_bit_671 = select i1 %icmp_ln82_670, i2 2, i2 %check_bit_670" [firmware/model_test.cpp:82]   --->   Operation 8206 'select' 'check_bit_671' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8207 [1/1] (0.00ns)   --->   "%zext_ln82_671 = zext i1 %and_ln82_578" [firmware/model_test.cpp:82]   --->   Operation 8207 'zext' 'zext_ln82_671' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8208 [1/1] (0.43ns)   --->   "%icmp_ln82_671 = icmp_eq  i2 %zext_ln82_671, i2 %check_bit_671" [firmware/model_test.cpp:82]   --->   Operation 8208 'icmp' 'icmp_ln82_671' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8209 [1/1] (0.12ns)   --->   "%xor_ln82_671 = xor i1 %icmp_ln82_671, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8209 'xor' 'xor_ln82_671' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8210 [1/1] (0.12ns)   --->   "%and_ln82_671 = and i1 %and_ln82_578, i1 %xor_ln82_671" [firmware/model_test.cpp:82]   --->   Operation 8210 'and' 'and_ln82_671' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8211 [1/1] (0.43ns)   --->   "%icmp_ln91_6 = icmp_eq  i2 %check_bit_671, i2 1" [firmware/model_test.cpp:91]   --->   Operation 8211 'icmp' 'icmp_ln91_6' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8212 [1/1] (0.12ns)   --->   "%and_ln91_6 = and i1 %icmp_ln91_6, i1 %xor_ln82_671" [firmware/model_test.cpp:91]   --->   Operation 8212 'and' 'and_ln91_6' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8213 [1/1] (0.35ns)   --->   "%select_ln91_603 = select i1 %and_ln91_6, i4 0, i4 10" [firmware/model_test.cpp:91]   --->   Operation 8213 'select' 'select_ln91_603' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8214 [1/1] (0.12ns)   --->   "%or_ln91_267 = or i1 %and_ln91_6, i1 %icmp_ln82_671" [firmware/model_test.cpp:91]   --->   Operation 8214 'or' 'or_ln91_267' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8215 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_604 = select i1 %or_ln91_267, i4 %select_ln91_603, i4 %select_ln82_1478" [firmware/model_test.cpp:91]   --->   Operation 8215 'select' 'select_ln91_604' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8216 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_605 = select i1 %or_ln91_267, i4 %select_ln91_603, i4 %select_ln82_1480" [firmware/model_test.cpp:91]   --->   Operation 8216 'select' 'select_ln91_605' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8217 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_653)   --->   "%select_ln91_606 = select i1 %and_ln91_6, i12 0, i12 %tmp_98" [firmware/model_test.cpp:91]   --->   Operation 8217 'select' 'select_ln91_606' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8218 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_653)   --->   "%select_ln91_607 = select i1 %icmp_ln82_670, i12 %tmp_97, i12 %tmp_96" [firmware/model_test.cpp:91]   --->   Operation 8218 'select' 'select_ln91_607' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8219 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_654)   --->   "%select_ln91_608 = select i1 %icmp_ln82_668, i12 %tmp_95, i12 %tmp_94" [firmware/model_test.cpp:91]   --->   Operation 8219 'select' 'select_ln91_608' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8220 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_609 = select i1 %icmp_ln82_666, i12 %tmp_93, i12 %tmp_92" [firmware/model_test.cpp:91]   --->   Operation 8220 'select' 'select_ln91_609' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8221 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_655)   --->   "%select_ln91_610 = select i1 %icmp_ln82_664, i12 %tmp_91, i12 %tmp_90" [firmware/model_test.cpp:91]   --->   Operation 8221 'select' 'select_ln91_610' <Predicate = (or_ln82_766)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8222 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_611 = select i1 %icmp_ln82_662, i12 %tmp_89, i12 %tmp_88" [firmware/model_test.cpp:91]   --->   Operation 8222 'select' 'select_ln91_611' <Predicate = (!or_ln82_766)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8223 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_656)   --->   "%select_ln91_612 = select i1 %icmp_ln82_660, i12 %tmp_87, i12 %tmp_86" [firmware/model_test.cpp:91]   --->   Operation 8223 'select' 'select_ln91_612' <Predicate = (or_ln82_763)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8224 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_613 = select i1 %icmp_ln82_658, i12 %tmp_85, i12 %tmp_84" [firmware/model_test.cpp:91]   --->   Operation 8224 'select' 'select_ln91_613' <Predicate = (!or_ln82_763)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8225 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_653 = select i1 %or_ln91_267, i12 %select_ln91_606, i12 %select_ln91_607" [firmware/model_test.cpp:91]   --->   Operation 8225 'select' 'select_ln91_653' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8226 [1/1] (0.12ns)   --->   "%or_ln91_268 = or i1 %or_ln91_267, i1 %or_ln82_770" [firmware/model_test.cpp:91]   --->   Operation 8226 'or' 'or_ln91_268' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8227 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_654 = select i1 %or_ln82_769, i12 %select_ln91_608, i12 %select_ln91_609" [firmware/model_test.cpp:91]   --->   Operation 8227 'select' 'select_ln91_654' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8228 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_289)   --->   "%or_ln91_269 = or i1 %or_ln82_769, i1 %or_ln82_767" [firmware/model_test.cpp:91]   --->   Operation 8228 'or' 'or_ln91_269' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8229 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_655 = select i1 %or_ln82_766, i12 %select_ln91_610, i12 %select_ln91_611" [firmware/model_test.cpp:91]   --->   Operation 8229 'select' 'select_ln91_655' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8230 [1/1] (0.12ns)   --->   "%or_ln91_270 = or i1 %or_ln82_766, i1 %or_ln82_765" [firmware/model_test.cpp:91]   --->   Operation 8230 'or' 'or_ln91_270' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8231 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_656 = select i1 %or_ln82_763, i12 %select_ln91_612, i12 %select_ln91_613" [firmware/model_test.cpp:91]   --->   Operation 8231 'select' 'select_ln91_656' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8232 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_305)   --->   "%or_ln91_273 = or i1 %or_ln82_752, i1 %or_ln82_751" [firmware/model_test.cpp:91]   --->   Operation 8232 'or' 'or_ln91_273' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8233 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_307)   --->   "%or_ln91_281 = or i1 %or_ln82_702, i1 %or_ln82_700" [firmware/model_test.cpp:91]   --->   Operation 8233 'or' 'or_ln91_281' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8234 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_689)   --->   "%select_ln91_677 = select i1 %or_ln91_268, i12 %select_ln91_653, i12 %select_ln91_654" [firmware/model_test.cpp:91]   --->   Operation 8234 'select' 'select_ln91_677' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8235 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_289 = or i1 %or_ln91_268, i1 %or_ln91_269" [firmware/model_test.cpp:91]   --->   Operation 8235 'or' 'or_ln91_289' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8236 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_678 = select i1 %or_ln91_270, i12 %select_ln91_655, i12 %select_ln91_656" [firmware/model_test.cpp:91]   --->   Operation 8236 'select' 'select_ln91_678' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8237 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_300)   --->   "%or_ln91_290 = or i1 %or_ln91_270, i1 %or_ln82_764" [firmware/model_test.cpp:91]   --->   Operation 8237 'or' 'or_ln91_290' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8238 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_305)   --->   "%or_ln91_292 = or i1 %or_ln91_272, i1 %or_ln91_273" [firmware/model_test.cpp:91]   --->   Operation 8238 'or' 'or_ln91_292' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8239 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_307)   --->   "%or_ln91_296 = or i1 %or_ln91_280, i1 %or_ln91_281" [firmware/model_test.cpp:91]   --->   Operation 8239 'or' 'or_ln91_296' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8240 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_689 = select i1 %or_ln91_289, i12 %select_ln91_677, i12 %select_ln91_678" [firmware/model_test.cpp:91]   --->   Operation 8240 'select' 'select_ln91_689' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8241 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_300 = or i1 %or_ln91_289, i1 %or_ln91_290" [firmware/model_test.cpp:91]   --->   Operation 8241 'or' 'or_ln91_300' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8242 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_305)   --->   "%or_ln91_301 = or i1 %or_ln91_291, i1 %or_ln91_292" [firmware/model_test.cpp:91]   --->   Operation 8242 'or' 'or_ln91_301' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8243 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_307)   --->   "%or_ln91_303 = or i1 %or_ln91_295, i1 %or_ln91_296" [firmware/model_test.cpp:91]   --->   Operation 8243 'or' 'or_ln91_303' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8244 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_305 = or i1 %or_ln91_300, i1 %or_ln91_301" [firmware/model_test.cpp:91]   --->   Operation 8244 'or' 'or_ln91_305' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8245 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_307)   --->   "%or_ln91_306 = or i1 %or_ln91_302, i1 %or_ln91_303" [firmware/model_test.cpp:91]   --->   Operation 8245 'or' 'or_ln91_306' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8246 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_307 = or i1 %or_ln91_305, i1 %or_ln91_306" [firmware/model_test.cpp:91]   --->   Operation 8246 'or' 'or_ln91_307' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8247 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1665)   --->   "%select_ln82_1664 = select i1 %icmp_ln82_754, i4 10, i4 9" [firmware/model_test.cpp:82]   --->   Operation 8247 'select' 'select_ln82_1664' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8248 [1/1] (0.12ns)   --->   "%or_ln82_873 = or i1 %icmp_ln82_754, i1 %icmp_ln82_753" [firmware/model_test.cpp:82]   --->   Operation 8248 'or' 'or_ln82_873' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8249 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1665 = select i1 %or_ln82_873, i4 %select_ln82_1664, i4 %select_ln82_1659" [firmware/model_test.cpp:82]   --->   Operation 8249 'select' 'select_ln82_1665' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8250 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1671)   --->   "%select_ln82_1666 = select i1 %icmp_ln82_754, i4 1, i4 10" [firmware/model_test.cpp:82]   --->   Operation 8250 'select' 'select_ln82_1666' <Predicate = (!or_ln82_874)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8251 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1671)   --->   "%select_ln82_1667 = select i1 %or_ln82_873, i4 %select_ln82_1666, i4 %select_ln82_1661" [firmware/model_test.cpp:82]   --->   Operation 8251 'select' 'select_ln82_1667' <Predicate = (!or_ln82_874)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8252 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1671)   --->   "%select_ln82_1670 = select i1 %icmp_ln82_756, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 8252 'select' 'select_ln82_1670' <Predicate = (or_ln82_874)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8253 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1671 = select i1 %or_ln82_874, i4 %select_ln82_1670, i4 %select_ln82_1667" [firmware/model_test.cpp:82]   --->   Operation 8253 'select' 'select_ln82_1671' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8254 [1/1] (0.27ns)   --->   "%check_bit_757 = select i1 %icmp_ln82_756, i2 2, i2 %check_bit_756" [firmware/model_test.cpp:82]   --->   Operation 8254 'select' 'check_bit_757' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8255 [1/1] (0.00ns)   --->   "%zext_ln82_757 = zext i1 %and_ln82_665" [firmware/model_test.cpp:82]   --->   Operation 8255 'zext' 'zext_ln82_757' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8256 [1/1] (0.43ns)   --->   "%icmp_ln82_757 = icmp_eq  i2 %zext_ln82_757, i2 %check_bit_757" [firmware/model_test.cpp:82]   --->   Operation 8256 'icmp' 'icmp_ln82_757' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8257 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_757)   --->   "%xor_ln82_757 = xor i1 %icmp_ln82_757, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8257 'xor' 'xor_ln82_757' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8258 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_757 = and i1 %and_ln82_665, i1 %xor_ln82_757" [firmware/model_test.cpp:82]   --->   Operation 8258 'and' 'and_ln82_757' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8259 [1/1] (0.27ns)   --->   "%check_bit_758 = select i1 %icmp_ln82_757, i2 2, i2 %check_bit_757" [firmware/model_test.cpp:82]   --->   Operation 8259 'select' 'check_bit_758' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8260 [1/1] (0.00ns)   --->   "%zext_ln82_758 = zext i1 %and_ln82_666" [firmware/model_test.cpp:82]   --->   Operation 8260 'zext' 'zext_ln82_758' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8261 [1/1] (0.43ns)   --->   "%icmp_ln82_758 = icmp_eq  i2 %zext_ln82_758, i2 %check_bit_758" [firmware/model_test.cpp:82]   --->   Operation 8261 'icmp' 'icmp_ln82_758' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8262 [1/1] (0.12ns)   --->   "%or_ln82_875 = or i1 %icmp_ln82_758, i1 %icmp_ln82_757" [firmware/model_test.cpp:82]   --->   Operation 8262 'or' 'or_ln82_875' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8263 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1679)   --->   "%select_ln82_1674 = select i1 %icmp_ln82_758, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 8263 'select' 'select_ln82_1674' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8264 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1679)   --->   "%select_ln82_1675 = select i1 %or_ln82_875, i4 %select_ln82_1674, i4 %select_ln82_1671" [firmware/model_test.cpp:82]   --->   Operation 8264 'select' 'select_ln82_1675' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8265 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_758)   --->   "%xor_ln82_758 = xor i1 %icmp_ln82_758, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8265 'xor' 'xor_ln82_758' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8266 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_758 = and i1 %and_ln82_666, i1 %xor_ln82_758" [firmware/model_test.cpp:82]   --->   Operation 8266 'and' 'and_ln82_758' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8267 [1/1] (0.27ns)   --->   "%check_bit_759 = select i1 %icmp_ln82_758, i2 2, i2 %check_bit_758" [firmware/model_test.cpp:82]   --->   Operation 8267 'select' 'check_bit_759' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8268 [1/1] (0.00ns)   --->   "%zext_ln82_759 = zext i1 %and_ln82_667" [firmware/model_test.cpp:82]   --->   Operation 8268 'zext' 'zext_ln82_759' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8269 [1/1] (0.43ns)   --->   "%icmp_ln82_759 = icmp_eq  i2 %zext_ln82_759, i2 %check_bit_759" [firmware/model_test.cpp:82]   --->   Operation 8269 'icmp' 'icmp_ln82_759' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8270 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_759)   --->   "%xor_ln82_759 = xor i1 %icmp_ln82_759, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8270 'xor' 'xor_ln82_759' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8271 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_759 = and i1 %and_ln82_667, i1 %xor_ln82_759" [firmware/model_test.cpp:82]   --->   Operation 8271 'and' 'and_ln82_759' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8272 [1/1] (0.27ns)   --->   "%check_bit_760 = select i1 %icmp_ln82_759, i2 2, i2 %check_bit_759" [firmware/model_test.cpp:82]   --->   Operation 8272 'select' 'check_bit_760' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8273 [1/1] (0.00ns)   --->   "%zext_ln82_760 = zext i1 %and_ln82_668" [firmware/model_test.cpp:82]   --->   Operation 8273 'zext' 'zext_ln82_760' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8274 [1/1] (0.43ns)   --->   "%icmp_ln82_760 = icmp_eq  i2 %zext_ln82_760, i2 %check_bit_760" [firmware/model_test.cpp:82]   --->   Operation 8274 'icmp' 'icmp_ln82_760' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8275 [1/1] (0.12ns)   --->   "%or_ln82_877 = or i1 %icmp_ln82_760, i1 %icmp_ln82_759" [firmware/model_test.cpp:82]   --->   Operation 8275 'or' 'or_ln82_877' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8276 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1679)   --->   "%select_ln82_1678 = select i1 %icmp_ln82_760, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 8276 'select' 'select_ln82_1678' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8277 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1679 = select i1 %or_ln82_877, i4 %select_ln82_1678, i4 %select_ln82_1675" [firmware/model_test.cpp:82]   --->   Operation 8277 'select' 'select_ln82_1679' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8278 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_760)   --->   "%xor_ln82_760 = xor i1 %icmp_ln82_760, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8278 'xor' 'xor_ln82_760' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8279 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_760 = and i1 %and_ln82_668, i1 %xor_ln82_760" [firmware/model_test.cpp:82]   --->   Operation 8279 'and' 'and_ln82_760' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8280 [1/1] (0.27ns)   --->   "%check_bit_761 = select i1 %icmp_ln82_760, i2 2, i2 %check_bit_760" [firmware/model_test.cpp:82]   --->   Operation 8280 'select' 'check_bit_761' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8281 [1/1] (0.00ns)   --->   "%zext_ln82_761 = zext i1 %and_ln82_669" [firmware/model_test.cpp:82]   --->   Operation 8281 'zext' 'zext_ln82_761' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8282 [1/1] (0.43ns)   --->   "%icmp_ln82_761 = icmp_eq  i2 %zext_ln82_761, i2 %check_bit_761" [firmware/model_test.cpp:82]   --->   Operation 8282 'icmp' 'icmp_ln82_761' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8283 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_761)   --->   "%xor_ln82_761 = xor i1 %icmp_ln82_761, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8283 'xor' 'xor_ln82_761' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8284 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_761 = and i1 %and_ln82_669, i1 %xor_ln82_761" [firmware/model_test.cpp:82]   --->   Operation 8284 'and' 'and_ln82_761' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8285 [1/1] (0.27ns)   --->   "%check_bit_762 = select i1 %icmp_ln82_761, i2 2, i2 %check_bit_761" [firmware/model_test.cpp:82]   --->   Operation 8285 'select' 'check_bit_762' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8286 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_751)   --->   "%select_ln91_705 = select i1 %icmp_ln82_760, i12 %tmp_95, i12 %tmp_94" [firmware/model_test.cpp:91]   --->   Operation 8286 'select' 'select_ln91_705' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8287 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_706 = select i1 %icmp_ln82_758, i12 %tmp_93, i12 %tmp_92" [firmware/model_test.cpp:91]   --->   Operation 8287 'select' 'select_ln91_706' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8288 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_752)   --->   "%select_ln91_707 = select i1 %icmp_ln82_756, i12 %tmp_91, i12 %tmp_90" [firmware/model_test.cpp:91]   --->   Operation 8288 'select' 'select_ln91_707' <Predicate = (or_ln82_874)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8289 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_708 = select i1 %icmp_ln82_754, i12 %tmp_89, i12 %tmp_88" [firmware/model_test.cpp:91]   --->   Operation 8289 'select' 'select_ln91_708' <Predicate = (!or_ln82_874)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8290 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_753)   --->   "%select_ln91_709 = select i1 %icmp_ln82_752, i12 %tmp_87, i12 %tmp_86" [firmware/model_test.cpp:91]   --->   Operation 8290 'select' 'select_ln91_709' <Predicate = (or_ln82_871)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8291 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_710 = select i1 %icmp_ln82_750, i12 %tmp_85, i12 %tmp_84" [firmware/model_test.cpp:91]   --->   Operation 8291 'select' 'select_ln91_710' <Predicate = (!or_ln82_871)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8292 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_751 = select i1 %or_ln82_877, i12 %select_ln91_705, i12 %select_ln91_706" [firmware/model_test.cpp:91]   --->   Operation 8292 'select' 'select_ln91_751' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8293 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_752 = select i1 %or_ln82_874, i12 %select_ln91_707, i12 %select_ln91_708" [firmware/model_test.cpp:91]   --->   Operation 8293 'select' 'select_ln91_752' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8294 [1/1] (0.12ns)   --->   "%or_ln91_311 = or i1 %or_ln82_874, i1 %or_ln82_873" [firmware/model_test.cpp:91]   --->   Operation 8294 'or' 'or_ln91_311' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8295 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_753 = select i1 %or_ln82_871, i12 %select_ln91_709, i12 %select_ln91_710" [firmware/model_test.cpp:91]   --->   Operation 8295 'select' 'select_ln91_753' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8296 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_774 = select i1 %or_ln91_311, i12 %select_ln91_752, i12 %select_ln91_753" [firmware/model_test.cpp:91]   --->   Operation 8296 'select' 'select_ln91_774' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8297 [1/1] (0.00ns)   --->   "%zext_ln82_847 = zext i1 %and_ln82_756" [firmware/model_test.cpp:82]   --->   Operation 8297 'zext' 'zext_ln82_847' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8298 [1/1] (0.43ns)   --->   "%icmp_ln82_847 = icmp_eq  i2 %zext_ln82_847, i2 %check_bit_847" [firmware/model_test.cpp:82]   --->   Operation 8298 'icmp' 'icmp_ln82_847' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8299 [1/1] (0.12ns)   --->   "%or_ln82_982 = or i1 %icmp_ln82_847, i1 %icmp_ln82_846" [firmware/model_test.cpp:82]   --->   Operation 8299 'or' 'or_ln82_982' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8300 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1877)   --->   "%select_ln82_1872 = select i1 %icmp_ln82_847, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 8300 'select' 'select_ln82_1872' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8301 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1877)   --->   "%select_ln82_1873 = select i1 %or_ln82_982, i4 %select_ln82_1872, i4 %select_ln82_1869" [firmware/model_test.cpp:82]   --->   Operation 8301 'select' 'select_ln82_1873' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8302 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_937)   --->   "%xor_ln82_847 = xor i1 %icmp_ln82_847, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8302 'xor' 'xor_ln82_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8303 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_937)   --->   "%and_ln82_847 = and i1 %and_ln82_756, i1 %xor_ln82_847" [firmware/model_test.cpp:82]   --->   Operation 8303 'and' 'and_ln82_847' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8304 [1/1] (0.27ns)   --->   "%check_bit_848 = select i1 %icmp_ln82_847, i2 2, i2 %check_bit_847" [firmware/model_test.cpp:82]   --->   Operation 8304 'select' 'check_bit_848' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8305 [1/1] (0.00ns)   --->   "%zext_ln82_848 = zext i1 %and_ln82_757" [firmware/model_test.cpp:82]   --->   Operation 8305 'zext' 'zext_ln82_848' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8306 [1/1] (0.43ns)   --->   "%icmp_ln82_848 = icmp_eq  i2 %zext_ln82_848, i2 %check_bit_848" [firmware/model_test.cpp:82]   --->   Operation 8306 'icmp' 'icmp_ln82_848' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8307 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_938)   --->   "%xor_ln82_848 = xor i1 %icmp_ln82_848, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8307 'xor' 'xor_ln82_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8308 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_938)   --->   "%and_ln82_848 = and i1 %and_ln82_757, i1 %xor_ln82_848" [firmware/model_test.cpp:82]   --->   Operation 8308 'and' 'and_ln82_848' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8309 [1/1] (0.27ns)   --->   "%check_bit_849 = select i1 %icmp_ln82_848, i2 2, i2 %check_bit_848" [firmware/model_test.cpp:82]   --->   Operation 8309 'select' 'check_bit_849' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8310 [1/1] (0.00ns)   --->   "%zext_ln82_849 = zext i1 %and_ln82_758" [firmware/model_test.cpp:82]   --->   Operation 8310 'zext' 'zext_ln82_849' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8311 [1/1] (0.43ns)   --->   "%icmp_ln82_849 = icmp_eq  i2 %zext_ln82_849, i2 %check_bit_849" [firmware/model_test.cpp:82]   --->   Operation 8311 'icmp' 'icmp_ln82_849' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8312 [1/1] (0.12ns)   --->   "%or_ln82_983 = or i1 %icmp_ln82_849, i1 %icmp_ln82_848" [firmware/model_test.cpp:82]   --->   Operation 8312 'or' 'or_ln82_983' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8313 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1877)   --->   "%select_ln82_1876 = select i1 %icmp_ln82_849, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 8313 'select' 'select_ln82_1876' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8314 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1877 = select i1 %or_ln82_983, i4 %select_ln82_1876, i4 %select_ln82_1873" [firmware/model_test.cpp:82]   --->   Operation 8314 'select' 'select_ln82_1877' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8315 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_939)   --->   "%xor_ln82_849 = xor i1 %icmp_ln82_849, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8315 'xor' 'xor_ln82_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8316 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_939)   --->   "%and_ln82_849 = and i1 %and_ln82_758, i1 %xor_ln82_849" [firmware/model_test.cpp:82]   --->   Operation 8316 'and' 'and_ln82_849' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8317 [1/1] (0.27ns)   --->   "%check_bit_850 = select i1 %icmp_ln82_849, i2 2, i2 %check_bit_849" [firmware/model_test.cpp:82]   --->   Operation 8317 'select' 'check_bit_850' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8318 [1/1] (0.00ns)   --->   "%zext_ln82_850 = zext i1 %and_ln82_759" [firmware/model_test.cpp:82]   --->   Operation 8318 'zext' 'zext_ln82_850' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8319 [1/1] (0.43ns)   --->   "%icmp_ln82_850 = icmp_eq  i2 %zext_ln82_850, i2 %check_bit_850" [firmware/model_test.cpp:82]   --->   Operation 8319 'icmp' 'icmp_ln82_850' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8320 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_940)   --->   "%xor_ln82_850 = xor i1 %icmp_ln82_850, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8320 'xor' 'xor_ln82_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8321 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_940)   --->   "%and_ln82_850 = and i1 %and_ln82_759, i1 %xor_ln82_850" [firmware/model_test.cpp:82]   --->   Operation 8321 'and' 'and_ln82_850' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8322 [1/1] (0.27ns)   --->   "%check_bit_851 = select i1 %icmp_ln82_850, i2 2, i2 %check_bit_850" [firmware/model_test.cpp:82]   --->   Operation 8322 'select' 'check_bit_851' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8323 [1/1] (0.00ns)   --->   "%zext_ln82_851 = zext i1 %and_ln82_760" [firmware/model_test.cpp:82]   --->   Operation 8323 'zext' 'zext_ln82_851' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8324 [1/1] (0.43ns)   --->   "%icmp_ln82_851 = icmp_eq  i2 %zext_ln82_851, i2 %check_bit_851" [firmware/model_test.cpp:82]   --->   Operation 8324 'icmp' 'icmp_ln82_851' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8325 [1/1] (0.12ns)   --->   "%or_ln82_985 = or i1 %icmp_ln82_851, i1 %icmp_ln82_850" [firmware/model_test.cpp:82]   --->   Operation 8325 'or' 'or_ln82_985' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8326 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_941)   --->   "%xor_ln82_851 = xor i1 %icmp_ln82_851, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8326 'xor' 'xor_ln82_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8327 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_941)   --->   "%and_ln82_851 = and i1 %and_ln82_760, i1 %xor_ln82_851" [firmware/model_test.cpp:82]   --->   Operation 8327 'and' 'and_ln82_851' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8328 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_846)   --->   "%select_ln91_801 = select i1 %icmp_ln82_851, i12 %tmp_95, i12 %tmp_94" [firmware/model_test.cpp:91]   --->   Operation 8328 'select' 'select_ln91_801' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8329 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_802 = select i1 %icmp_ln82_849, i12 %tmp_93, i12 %tmp_92" [firmware/model_test.cpp:91]   --->   Operation 8329 'select' 'select_ln91_802' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8330 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_847)   --->   "%select_ln91_803 = select i1 %icmp_ln82_847, i12 %tmp_91, i12 %tmp_90" [firmware/model_test.cpp:91]   --->   Operation 8330 'select' 'select_ln91_803' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8331 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_804 = select i1 %icmp_ln82_845, i12 %tmp_89, i12 %tmp_88" [firmware/model_test.cpp:91]   --->   Operation 8331 'select' 'select_ln91_804' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8332 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_848)   --->   "%select_ln91_805 = select i1 %icmp_ln82_843, i12 %tmp_87, i12 %tmp_86" [firmware/model_test.cpp:91]   --->   Operation 8332 'select' 'select_ln91_805' <Predicate = (or_ln82_979)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8333 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_806 = select i1 %icmp_ln82_841, i12 %tmp_85, i12 %tmp_84" [firmware/model_test.cpp:91]   --->   Operation 8333 'select' 'select_ln91_806' <Predicate = (!or_ln82_979)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8334 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_846 = select i1 %or_ln82_985, i12 %select_ln91_801, i12 %select_ln91_802" [firmware/model_test.cpp:91]   --->   Operation 8334 'select' 'select_ln91_846' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8335 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_847 = select i1 %or_ln82_982, i12 %select_ln91_803, i12 %select_ln91_804" [firmware/model_test.cpp:91]   --->   Operation 8335 'select' 'select_ln91_847' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8336 [1/1] (0.12ns)   --->   "%or_ln91_352 = or i1 %or_ln82_982, i1 %or_ln82_981" [firmware/model_test.cpp:91]   --->   Operation 8336 'or' 'or_ln91_352' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8337 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_848 = select i1 %or_ln82_979, i12 %select_ln91_805, i12 %select_ln91_806" [firmware/model_test.cpp:91]   --->   Operation 8337 'select' 'select_ln91_848' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8338 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_869 = select i1 %or_ln91_352, i12 %select_ln91_847, i12 %select_ln91_848" [firmware/model_test.cpp:91]   --->   Operation 8338 'select' 'select_ln91_869' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8339 [1/1] (0.27ns)   --->   "%check_bit_937 = select i1 %icmp_ln82_936, i2 2, i2 %check_bit_936" [firmware/model_test.cpp:82]   --->   Operation 8339 'select' 'check_bit_937' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8340 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_937)   --->   "%zext_ln82_937 = zext i1 %and_ln82_847" [firmware/model_test.cpp:82]   --->   Operation 8340 'zext' 'zext_ln82_937' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8341 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_937 = icmp_eq  i2 %zext_ln82_937, i2 %check_bit_937" [firmware/model_test.cpp:82]   --->   Operation 8341 'icmp' 'icmp_ln82_937' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8342 [1/1] (0.12ns)   --->   "%or_ln82_1089 = or i1 %icmp_ln82_937, i1 %icmp_ln82_936" [firmware/model_test.cpp:82]   --->   Operation 8342 'or' 'or_ln82_1089' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8343 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2077)   --->   "%select_ln82_2072 = select i1 %icmp_ln82_937, i4 3, i4 2" [firmware/model_test.cpp:82]   --->   Operation 8343 'select' 'select_ln82_2072' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8344 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2077)   --->   "%select_ln82_2073 = select i1 %or_ln82_1089, i4 %select_ln82_2072, i4 %select_ln82_2069" [firmware/model_test.cpp:82]   --->   Operation 8344 'select' 'select_ln82_2073' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8345 [1/1] (0.27ns)   --->   "%check_bit_938 = select i1 %icmp_ln82_937, i2 2, i2 %check_bit_937" [firmware/model_test.cpp:82]   --->   Operation 8345 'select' 'check_bit_938' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8346 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_938)   --->   "%zext_ln82_938 = zext i1 %and_ln82_848" [firmware/model_test.cpp:82]   --->   Operation 8346 'zext' 'zext_ln82_938' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8347 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_938 = icmp_eq  i2 %zext_ln82_938, i2 %check_bit_938" [firmware/model_test.cpp:82]   --->   Operation 8347 'icmp' 'icmp_ln82_938' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8348 [1/1] (0.27ns)   --->   "%check_bit_939 = select i1 %icmp_ln82_938, i2 2, i2 %check_bit_938" [firmware/model_test.cpp:82]   --->   Operation 8348 'select' 'check_bit_939' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8349 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_939)   --->   "%zext_ln82_939 = zext i1 %and_ln82_849" [firmware/model_test.cpp:82]   --->   Operation 8349 'zext' 'zext_ln82_939' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8350 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_939 = icmp_eq  i2 %zext_ln82_939, i2 %check_bit_939" [firmware/model_test.cpp:82]   --->   Operation 8350 'icmp' 'icmp_ln82_939' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8351 [1/1] (0.12ns)   --->   "%or_ln82_1090 = or i1 %icmp_ln82_939, i1 %icmp_ln82_938" [firmware/model_test.cpp:82]   --->   Operation 8351 'or' 'or_ln82_1090' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8352 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2077)   --->   "%select_ln82_2076 = select i1 %icmp_ln82_939, i4 5, i4 4" [firmware/model_test.cpp:82]   --->   Operation 8352 'select' 'select_ln82_2076' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8353 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_2077 = select i1 %or_ln82_1090, i4 %select_ln82_2076, i4 %select_ln82_2073" [firmware/model_test.cpp:82]   --->   Operation 8353 'select' 'select_ln82_2077' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8354 [1/1] (0.27ns)   --->   "%check_bit_940 = select i1 %icmp_ln82_939, i2 2, i2 %check_bit_939" [firmware/model_test.cpp:82]   --->   Operation 8354 'select' 'check_bit_940' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8355 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_940)   --->   "%zext_ln82_940 = zext i1 %and_ln82_850" [firmware/model_test.cpp:82]   --->   Operation 8355 'zext' 'zext_ln82_940' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8356 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_940 = icmp_eq  i2 %zext_ln82_940, i2 %check_bit_940" [firmware/model_test.cpp:82]   --->   Operation 8356 'icmp' 'icmp_ln82_940' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8357 [1/1] (0.27ns)   --->   "%check_bit_941 = select i1 %icmp_ln82_940, i2 2, i2 %check_bit_940" [firmware/model_test.cpp:82]   --->   Operation 8357 'select' 'check_bit_941' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8358 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_941)   --->   "%zext_ln82_941 = zext i1 %and_ln82_851" [firmware/model_test.cpp:82]   --->   Operation 8358 'zext' 'zext_ln82_941' <Predicate = true> <Delay = 0.00>
ST_18 : Operation 8359 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_941 = icmp_eq  i2 %zext_ln82_941, i2 %check_bit_941" [firmware/model_test.cpp:82]   --->   Operation 8359 'icmp' 'icmp_ln82_941' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8360 [1/1] (0.12ns)   --->   "%or_ln82_1092 = or i1 %icmp_ln82_941, i1 %icmp_ln82_940" [firmware/model_test.cpp:82]   --->   Operation 8360 'or' 'or_ln82_1092' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8361 [1/1] (0.27ns)   --->   "%check_bit_942 = select i1 %icmp_ln82_941, i2 2, i2 %check_bit_941" [firmware/model_test.cpp:82]   --->   Operation 8361 'select' 'check_bit_942' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8362 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_941)   --->   "%select_ln91_896 = select i1 %icmp_ln82_941, i12 %tmp_95, i12 %tmp_94" [firmware/model_test.cpp:91]   --->   Operation 8362 'select' 'select_ln91_896' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8363 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_897 = select i1 %icmp_ln82_939, i12 %tmp_93, i12 %tmp_92" [firmware/model_test.cpp:91]   --->   Operation 8363 'select' 'select_ln91_897' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8364 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_942)   --->   "%select_ln91_898 = select i1 %icmp_ln82_937, i12 %tmp_91, i12 %tmp_90" [firmware/model_test.cpp:91]   --->   Operation 8364 'select' 'select_ln91_898' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8365 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_899 = select i1 %icmp_ln82_935, i12 %tmp_89, i12 %tmp_88" [firmware/model_test.cpp:91]   --->   Operation 8365 'select' 'select_ln91_899' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8366 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_943)   --->   "%select_ln91_900 = select i1 %icmp_ln82_933, i12 %tmp_87, i12 %tmp_86" [firmware/model_test.cpp:91]   --->   Operation 8366 'select' 'select_ln91_900' <Predicate = (or_ln82_1086)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8367 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_901 = select i1 %icmp_ln82_931, i12 %tmp_85, i12 %tmp_84" [firmware/model_test.cpp:91]   --->   Operation 8367 'select' 'select_ln91_901' <Predicate = (!or_ln82_1086)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8368 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_941 = select i1 %or_ln82_1092, i12 %select_ln91_896, i12 %select_ln91_897" [firmware/model_test.cpp:91]   --->   Operation 8368 'select' 'select_ln91_941' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8369 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_942 = select i1 %or_ln82_1089, i12 %select_ln91_898, i12 %select_ln91_899" [firmware/model_test.cpp:91]   --->   Operation 8369 'select' 'select_ln91_942' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8370 [1/1] (0.12ns)   --->   "%or_ln91_393 = or i1 %or_ln82_1089, i1 %or_ln82_1088" [firmware/model_test.cpp:91]   --->   Operation 8370 'or' 'or_ln91_393' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_18 : Operation 8371 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_943 = select i1 %or_ln82_1086, i12 %select_ln91_900, i12 %select_ln91_901" [firmware/model_test.cpp:91]   --->   Operation 8371 'select' 'select_ln91_943' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_18 : Operation 8372 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_964 = select i1 %or_ln91_393, i12 %select_ln91_942, i12 %select_ln91_943" [firmware/model_test.cpp:91]   --->   Operation 8372 'select' 'select_ln91_964' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 19 <SV = 18> <Delay = 4.14>
ST_19 : Operation 8373 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_698)   --->   "%select_ln91_695 = select i1 %or_ln91_300, i12 %select_ln91_689, i12 %select_ln91_690" [firmware/model_test.cpp:91]   --->   Operation 8373 'select' 'select_ln91_695' <Predicate = (or_ln91_305 & or_ln91_307)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8374 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_698 = select i1 %or_ln91_305, i12 %select_ln91_695, i12 %select_ln91_696" [firmware/model_test.cpp:91]   --->   Operation 8374 'select' 'select_ln91_698' <Predicate = (or_ln91_307)> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8375 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_699 = select i1 %or_ln91_307, i12 %select_ln91_698, i12 %select_ln91_697" [firmware/model_test.cpp:91]   --->   Operation 8375 'select' 'select_ln91_699' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8376 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1682)   --->   "%or_ln82_876 = or i1 %or_ln82_875, i1 %or_ln82_874" [firmware/model_test.cpp:82]   --->   Operation 8376 'or' 'or_ln82_876' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8377 [1/1] (0.00ns)   --->   "%zext_ln82_762 = zext i1 %and_ln82_670" [firmware/model_test.cpp:82]   --->   Operation 8377 'zext' 'zext_ln82_762' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8378 [1/1] (0.43ns)   --->   "%icmp_ln82_762 = icmp_eq  i2 %zext_ln82_762, i2 %check_bit_762" [firmware/model_test.cpp:82]   --->   Operation 8378 'icmp' 'icmp_ln82_762' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8379 [1/1] (0.12ns)   --->   "%or_ln82_878 = or i1 %icmp_ln82_762, i1 %icmp_ln82_761" [firmware/model_test.cpp:82]   --->   Operation 8379 'or' 'or_ln82_878' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8380 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1682)   --->   "%or_ln82_879 = or i1 %or_ln82_878, i1 %or_ln82_877" [firmware/model_test.cpp:82]   --->   Operation 8380 'or' 'or_ln82_879' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8381 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1682)   --->   "%or_ln82_1118 = or i1 %or_ln82_879, i1 %or_ln82_876" [firmware/model_test.cpp:82]   --->   Operation 8381 'or' 'or_ln82_1118' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8382 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1682 = select i1 %or_ln82_1118, i4 10, i4 %select_ln82_1665" [firmware/model_test.cpp:82]   --->   Operation 8382 'select' 'select_ln82_1682' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8383 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_702)   --->   "%select_ln82_1683 = select i1 %icmp_ln82_762, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 8383 'select' 'select_ln82_1683' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8384 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_702)   --->   "%select_ln82_1684 = select i1 %or_ln82_878, i4 %select_ln82_1683, i4 %select_ln82_1679" [firmware/model_test.cpp:82]   --->   Operation 8384 'select' 'select_ln82_1684' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8385 [1/1] (0.00ns) (grouped into LUT with out node and_ln82_762)   --->   "%xor_ln82_762 = xor i1 %icmp_ln82_762, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8385 'xor' 'xor_ln82_762' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8386 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln82_762 = and i1 %and_ln82_670, i1 %xor_ln82_762" [firmware/model_test.cpp:82]   --->   Operation 8386 'and' 'and_ln82_762' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8387 [1/1] (0.27ns)   --->   "%check_bit_763 = select i1 %icmp_ln82_762, i2 2, i2 %check_bit_762" [firmware/model_test.cpp:82]   --->   Operation 8387 'select' 'check_bit_763' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8388 [1/1] (0.00ns)   --->   "%zext_ln82_763 = zext i1 %and_ln82_671" [firmware/model_test.cpp:82]   --->   Operation 8388 'zext' 'zext_ln82_763' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8389 [1/1] (0.43ns)   --->   "%icmp_ln82_763 = icmp_eq  i2 %zext_ln82_763, i2 %check_bit_763" [firmware/model_test.cpp:82]   --->   Operation 8389 'icmp' 'icmp_ln82_763' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8390 [1/1] (0.12ns)   --->   "%xor_ln82_763 = xor i1 %icmp_ln82_763, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8390 'xor' 'xor_ln82_763' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8391 [1/1] (0.12ns)   --->   "%and_ln82_763 = and i1 %and_ln82_671, i1 %xor_ln82_763" [firmware/model_test.cpp:82]   --->   Operation 8391 'and' 'and_ln82_763' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8392 [1/1] (0.43ns)   --->   "%icmp_ln91_7 = icmp_eq  i2 %check_bit_763, i2 1" [firmware/model_test.cpp:91]   --->   Operation 8392 'icmp' 'icmp_ln91_7' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8393 [1/1] (0.12ns)   --->   "%and_ln91_7 = and i1 %icmp_ln91_7, i1 %xor_ln82_763" [firmware/model_test.cpp:91]   --->   Operation 8393 'and' 'and_ln91_7' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8394 [1/1] (0.35ns)   --->   "%select_ln91_700 = select i1 %and_ln91_7, i4 0, i4 10" [firmware/model_test.cpp:91]   --->   Operation 8394 'select' 'select_ln91_700' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8395 [1/1] (0.12ns)   --->   "%or_ln91_308 = or i1 %and_ln91_7, i1 %icmp_ln82_763" [firmware/model_test.cpp:91]   --->   Operation 8395 'or' 'or_ln91_308' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8396 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_701 = select i1 %or_ln91_308, i4 %select_ln91_700, i4 %select_ln82_1682" [firmware/model_test.cpp:91]   --->   Operation 8396 'select' 'select_ln91_701' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8397 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_702 = select i1 %or_ln91_308, i4 %select_ln91_700, i4 %select_ln82_1684" [firmware/model_test.cpp:91]   --->   Operation 8397 'select' 'select_ln91_702' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8398 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_750)   --->   "%select_ln91_703 = select i1 %and_ln91_7, i12 0, i12 %tmp_98" [firmware/model_test.cpp:91]   --->   Operation 8398 'select' 'select_ln91_703' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8399 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_750)   --->   "%select_ln91_704 = select i1 %icmp_ln82_762, i12 %tmp_97, i12 %tmp_96" [firmware/model_test.cpp:91]   --->   Operation 8399 'select' 'select_ln91_704' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8400 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_750 = select i1 %or_ln91_308, i12 %select_ln91_703, i12 %select_ln91_704" [firmware/model_test.cpp:91]   --->   Operation 8400 'select' 'select_ln91_750' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8401 [1/1] (0.12ns)   --->   "%or_ln91_309 = or i1 %or_ln91_308, i1 %or_ln82_878" [firmware/model_test.cpp:91]   --->   Operation 8401 'or' 'or_ln91_309' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8402 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_330)   --->   "%or_ln91_310 = or i1 %or_ln82_877, i1 %or_ln82_875" [firmware/model_test.cpp:91]   --->   Operation 8402 'or' 'or_ln91_310' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8403 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_346)   --->   "%or_ln91_314 = or i1 %or_ln82_860, i1 %or_ln82_859" [firmware/model_test.cpp:91]   --->   Operation 8403 'or' 'or_ln91_314' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8404 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_348)   --->   "%or_ln91_322 = or i1 %or_ln82_810, i1 %or_ln82_808" [firmware/model_test.cpp:91]   --->   Operation 8404 'or' 'or_ln91_322' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8405 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_785)   --->   "%select_ln91_773 = select i1 %or_ln91_309, i12 %select_ln91_750, i12 %select_ln91_751" [firmware/model_test.cpp:91]   --->   Operation 8405 'select' 'select_ln91_773' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8406 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_330 = or i1 %or_ln91_309, i1 %or_ln91_310" [firmware/model_test.cpp:91]   --->   Operation 8406 'or' 'or_ln91_330' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8407 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_341)   --->   "%or_ln91_331 = or i1 %or_ln91_311, i1 %or_ln82_872" [firmware/model_test.cpp:91]   --->   Operation 8407 'or' 'or_ln91_331' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8408 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_346)   --->   "%or_ln91_333 = or i1 %or_ln91_313, i1 %or_ln91_314" [firmware/model_test.cpp:91]   --->   Operation 8408 'or' 'or_ln91_333' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8409 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_348)   --->   "%or_ln91_337 = or i1 %or_ln91_321, i1 %or_ln91_322" [firmware/model_test.cpp:91]   --->   Operation 8409 'or' 'or_ln91_337' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8410 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_785 = select i1 %or_ln91_330, i12 %select_ln91_773, i12 %select_ln91_774" [firmware/model_test.cpp:91]   --->   Operation 8410 'select' 'select_ln91_785' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8411 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_341 = or i1 %or_ln91_330, i1 %or_ln91_331" [firmware/model_test.cpp:91]   --->   Operation 8411 'or' 'or_ln91_341' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8412 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_346)   --->   "%or_ln91_342 = or i1 %or_ln91_332, i1 %or_ln91_333" [firmware/model_test.cpp:91]   --->   Operation 8412 'or' 'or_ln91_342' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8413 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_348)   --->   "%or_ln91_344 = or i1 %or_ln91_336, i1 %or_ln91_337" [firmware/model_test.cpp:91]   --->   Operation 8413 'or' 'or_ln91_344' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8414 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_794)   --->   "%select_ln91_791 = select i1 %or_ln91_341, i12 %select_ln91_785, i12 %select_ln91_786" [firmware/model_test.cpp:91]   --->   Operation 8414 'select' 'select_ln91_791' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8415 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_346 = or i1 %or_ln91_341, i1 %or_ln91_342" [firmware/model_test.cpp:91]   --->   Operation 8415 'or' 'or_ln91_346' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8416 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_348)   --->   "%or_ln91_347 = or i1 %or_ln91_343, i1 %or_ln91_344" [firmware/model_test.cpp:91]   --->   Operation 8416 'or' 'or_ln91_347' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8417 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_794 = select i1 %or_ln91_346, i12 %select_ln91_791, i12 %select_ln91_792" [firmware/model_test.cpp:91]   --->   Operation 8417 'select' 'select_ln91_794' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8418 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_348 = or i1 %or_ln91_346, i1 %or_ln91_347" [firmware/model_test.cpp:91]   --->   Operation 8418 'or' 'or_ln91_348' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8419 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_795 = select i1 %or_ln91_348, i12 %select_ln91_794, i12 %select_ln91_793" [firmware/model_test.cpp:91]   --->   Operation 8419 'select' 'select_ln91_795' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8420 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1884)   --->   "%or_ln82_984 = or i1 %or_ln82_983, i1 %or_ln82_982" [firmware/model_test.cpp:82]   --->   Operation 8420 'or' 'or_ln82_984' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8421 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1886)   --->   "%select_ln82_1880 = select i1 %icmp_ln82_851, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 8421 'select' 'select_ln82_1880' <Predicate = (or_ln82_985)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8422 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1886)   --->   "%select_ln82_1881 = select i1 %or_ln82_985, i4 %select_ln82_1880, i4 %select_ln82_1877" [firmware/model_test.cpp:82]   --->   Operation 8422 'select' 'select_ln82_1881' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8423 [1/1] (0.27ns)   --->   "%check_bit_852 = select i1 %icmp_ln82_851, i2 2, i2 %check_bit_851" [firmware/model_test.cpp:82]   --->   Operation 8423 'select' 'check_bit_852' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8424 [1/1] (0.00ns)   --->   "%zext_ln82_852 = zext i1 %and_ln82_761" [firmware/model_test.cpp:82]   --->   Operation 8424 'zext' 'zext_ln82_852' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8425 [1/1] (0.43ns)   --->   "%icmp_ln82_852 = icmp_eq  i2 %zext_ln82_852, i2 %check_bit_852" [firmware/model_test.cpp:82]   --->   Operation 8425 'icmp' 'icmp_ln82_852' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8426 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_942)   --->   "%xor_ln82_852 = xor i1 %icmp_ln82_852, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8426 'xor' 'xor_ln82_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8427 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_942)   --->   "%and_ln82_852 = and i1 %and_ln82_761, i1 %xor_ln82_852" [firmware/model_test.cpp:82]   --->   Operation 8427 'and' 'and_ln82_852' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8428 [1/1] (0.27ns)   --->   "%check_bit_853 = select i1 %icmp_ln82_852, i2 2, i2 %check_bit_852" [firmware/model_test.cpp:82]   --->   Operation 8428 'select' 'check_bit_853' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8429 [1/1] (0.00ns)   --->   "%zext_ln82_853 = zext i1 %and_ln82_762" [firmware/model_test.cpp:82]   --->   Operation 8429 'zext' 'zext_ln82_853' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8430 [1/1] (0.43ns)   --->   "%icmp_ln82_853 = icmp_eq  i2 %zext_ln82_853, i2 %check_bit_853" [firmware/model_test.cpp:82]   --->   Operation 8430 'icmp' 'icmp_ln82_853' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8431 [1/1] (0.12ns)   --->   "%or_ln82_986 = or i1 %icmp_ln82_853, i1 %icmp_ln82_852" [firmware/model_test.cpp:82]   --->   Operation 8431 'or' 'or_ln82_986' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8432 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1884)   --->   "%or_ln82_987 = or i1 %or_ln82_986, i1 %or_ln82_985" [firmware/model_test.cpp:82]   --->   Operation 8432 'or' 'or_ln82_987' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8433 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1884)   --->   "%or_ln82_1121 = or i1 %or_ln82_987, i1 %or_ln82_984" [firmware/model_test.cpp:82]   --->   Operation 8433 'or' 'or_ln82_1121' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8434 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1884 = select i1 %or_ln82_1121, i4 10, i4 %select_ln82_1867" [firmware/model_test.cpp:82]   --->   Operation 8434 'select' 'select_ln82_1884' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8435 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_1886)   --->   "%select_ln82_1885 = select i1 %icmp_ln82_853, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 8435 'select' 'select_ln82_1885' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8436 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_1886 = select i1 %or_ln82_986, i4 %select_ln82_1885, i4 %select_ln82_1881" [firmware/model_test.cpp:82]   --->   Operation 8436 'select' 'select_ln82_1886' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8437 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_943)   --->   "%xor_ln82_853 = xor i1 %icmp_ln82_853, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8437 'xor' 'xor_ln82_853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8438 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_943)   --->   "%and_ln82_853 = and i1 %and_ln82_762, i1 %xor_ln82_853" [firmware/model_test.cpp:82]   --->   Operation 8438 'and' 'and_ln82_853' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8439 [1/1] (0.27ns)   --->   "%check_bit_854 = select i1 %icmp_ln82_853, i2 2, i2 %check_bit_853" [firmware/model_test.cpp:82]   --->   Operation 8439 'select' 'check_bit_854' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8440 [1/1] (0.00ns)   --->   "%zext_ln82_854 = zext i1 %and_ln82_763" [firmware/model_test.cpp:82]   --->   Operation 8440 'zext' 'zext_ln82_854' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8441 [1/1] (0.43ns)   --->   "%icmp_ln82_854 = icmp_eq  i2 %zext_ln82_854, i2 %check_bit_854" [firmware/model_test.cpp:82]   --->   Operation 8441 'icmp' 'icmp_ln82_854' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8442 [1/1] (0.12ns)   --->   "%xor_ln82_854 = xor i1 %icmp_ln82_854, i1 1" [firmware/model_test.cpp:82]   --->   Operation 8442 'xor' 'xor_ln82_854' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8443 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_944)   --->   "%and_ln82_854 = and i1 %and_ln82_763, i1 %xor_ln82_854" [firmware/model_test.cpp:82]   --->   Operation 8443 'and' 'and_ln82_854' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8444 [1/1] (0.43ns)   --->   "%icmp_ln91_8 = icmp_eq  i2 %check_bit_854, i2 1" [firmware/model_test.cpp:91]   --->   Operation 8444 'icmp' 'icmp_ln91_8' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8445 [1/1] (0.12ns)   --->   "%and_ln91_8 = and i1 %icmp_ln91_8, i1 %xor_ln82_854" [firmware/model_test.cpp:91]   --->   Operation 8445 'and' 'and_ln91_8' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8446 [1/1] (0.35ns)   --->   "%select_ln91_796 = select i1 %and_ln91_8, i4 0, i4 10" [firmware/model_test.cpp:91]   --->   Operation 8446 'select' 'select_ln91_796' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8447 [1/1] (0.12ns)   --->   "%or_ln91_349 = or i1 %and_ln91_8, i1 %icmp_ln82_854" [firmware/model_test.cpp:91]   --->   Operation 8447 'or' 'or_ln91_349' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8448 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_797 = select i1 %or_ln91_349, i4 %select_ln91_796, i4 %select_ln82_1884" [firmware/model_test.cpp:91]   --->   Operation 8448 'select' 'select_ln91_797' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8449 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_798 = select i1 %or_ln91_349, i4 %select_ln91_796, i4 %select_ln82_1886" [firmware/model_test.cpp:91]   --->   Operation 8449 'select' 'select_ln91_798' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8450 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_845)   --->   "%select_ln91_799 = select i1 %and_ln91_8, i12 0, i12 %tmp_98" [firmware/model_test.cpp:91]   --->   Operation 8450 'select' 'select_ln91_799' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8451 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_845)   --->   "%select_ln91_800 = select i1 %icmp_ln82_853, i12 %tmp_97, i12 %tmp_96" [firmware/model_test.cpp:91]   --->   Operation 8451 'select' 'select_ln91_800' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8452 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_845 = select i1 %or_ln91_349, i12 %select_ln91_799, i12 %select_ln91_800" [firmware/model_test.cpp:91]   --->   Operation 8452 'select' 'select_ln91_845' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8453 [1/1] (0.12ns)   --->   "%or_ln91_350 = or i1 %or_ln91_349, i1 %or_ln82_986" [firmware/model_test.cpp:91]   --->   Operation 8453 'or' 'or_ln91_350' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8454 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_371)   --->   "%or_ln91_351 = or i1 %or_ln82_985, i1 %or_ln82_983" [firmware/model_test.cpp:91]   --->   Operation 8454 'or' 'or_ln91_351' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8455 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_387)   --->   "%or_ln91_355 = or i1 %or_ln82_968, i1 %or_ln82_967" [firmware/model_test.cpp:91]   --->   Operation 8455 'or' 'or_ln91_355' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8456 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_389)   --->   "%or_ln91_363 = or i1 %or_ln82_918, i1 %or_ln82_916" [firmware/model_test.cpp:91]   --->   Operation 8456 'or' 'or_ln91_363' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8457 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_880)   --->   "%select_ln91_868 = select i1 %or_ln91_350, i12 %select_ln91_845, i12 %select_ln91_846" [firmware/model_test.cpp:91]   --->   Operation 8457 'select' 'select_ln91_868' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8458 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_371 = or i1 %or_ln91_350, i1 %or_ln91_351" [firmware/model_test.cpp:91]   --->   Operation 8458 'or' 'or_ln91_371' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8459 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_382)   --->   "%or_ln91_372 = or i1 %or_ln91_352, i1 %or_ln82_980" [firmware/model_test.cpp:91]   --->   Operation 8459 'or' 'or_ln91_372' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8460 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_387)   --->   "%or_ln91_374 = or i1 %or_ln91_354, i1 %or_ln91_355" [firmware/model_test.cpp:91]   --->   Operation 8460 'or' 'or_ln91_374' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8461 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_389)   --->   "%or_ln91_378 = or i1 %or_ln91_362, i1 %or_ln91_363" [firmware/model_test.cpp:91]   --->   Operation 8461 'or' 'or_ln91_378' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8462 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_880 = select i1 %or_ln91_371, i12 %select_ln91_868, i12 %select_ln91_869" [firmware/model_test.cpp:91]   --->   Operation 8462 'select' 'select_ln91_880' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8463 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_382 = or i1 %or_ln91_371, i1 %or_ln91_372" [firmware/model_test.cpp:91]   --->   Operation 8463 'or' 'or_ln91_382' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8464 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_387)   --->   "%or_ln91_383 = or i1 %or_ln91_373, i1 %or_ln91_374" [firmware/model_test.cpp:91]   --->   Operation 8464 'or' 'or_ln91_383' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8465 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_389)   --->   "%or_ln91_385 = or i1 %or_ln91_377, i1 %or_ln91_378" [firmware/model_test.cpp:91]   --->   Operation 8465 'or' 'or_ln91_385' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8466 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_889)   --->   "%select_ln91_886 = select i1 %or_ln91_382, i12 %select_ln91_880, i12 %select_ln91_881" [firmware/model_test.cpp:91]   --->   Operation 8466 'select' 'select_ln91_886' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8467 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_387 = or i1 %or_ln91_382, i1 %or_ln91_383" [firmware/model_test.cpp:91]   --->   Operation 8467 'or' 'or_ln91_387' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8468 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_389)   --->   "%or_ln91_388 = or i1 %or_ln91_384, i1 %or_ln91_385" [firmware/model_test.cpp:91]   --->   Operation 8468 'or' 'or_ln91_388' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8469 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_889 = select i1 %or_ln91_387, i12 %select_ln91_886, i12 %select_ln91_887" [firmware/model_test.cpp:91]   --->   Operation 8469 'select' 'select_ln91_889' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8470 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_389 = or i1 %or_ln91_387, i1 %or_ln91_388" [firmware/model_test.cpp:91]   --->   Operation 8470 'or' 'or_ln91_389' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8471 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_890 = select i1 %or_ln91_389, i12 %select_ln91_889, i12 %select_ln91_888" [firmware/model_test.cpp:91]   --->   Operation 8471 'select' 'select_ln91_890' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8472 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2084)   --->   "%or_ln82_1091 = or i1 %or_ln82_1090, i1 %or_ln82_1089" [firmware/model_test.cpp:82]   --->   Operation 8472 'or' 'or_ln82_1091' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8473 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2086)   --->   "%select_ln82_2080 = select i1 %icmp_ln82_941, i4 7, i4 6" [firmware/model_test.cpp:82]   --->   Operation 8473 'select' 'select_ln82_2080' <Predicate = (or_ln82_1092)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8474 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2086)   --->   "%select_ln82_2081 = select i1 %or_ln82_1092, i4 %select_ln82_2080, i4 %select_ln82_2077" [firmware/model_test.cpp:82]   --->   Operation 8474 'select' 'select_ln82_2081' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8475 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_942)   --->   "%zext_ln82_942 = zext i1 %and_ln82_852" [firmware/model_test.cpp:82]   --->   Operation 8475 'zext' 'zext_ln82_942' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8476 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_942 = icmp_eq  i2 %zext_ln82_942, i2 %check_bit_942" [firmware/model_test.cpp:82]   --->   Operation 8476 'icmp' 'icmp_ln82_942' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8477 [1/1] (0.27ns)   --->   "%check_bit_943 = select i1 %icmp_ln82_942, i2 2, i2 %check_bit_942" [firmware/model_test.cpp:82]   --->   Operation 8477 'select' 'check_bit_943' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8478 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_943)   --->   "%zext_ln82_943 = zext i1 %and_ln82_853" [firmware/model_test.cpp:82]   --->   Operation 8478 'zext' 'zext_ln82_943' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8479 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_943 = icmp_eq  i2 %zext_ln82_943, i2 %check_bit_943" [firmware/model_test.cpp:82]   --->   Operation 8479 'icmp' 'icmp_ln82_943' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8480 [1/1] (0.12ns)   --->   "%or_ln82_1093 = or i1 %icmp_ln82_943, i1 %icmp_ln82_942" [firmware/model_test.cpp:82]   --->   Operation 8480 'or' 'or_ln82_1093' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8481 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2084)   --->   "%or_ln82_1094 = or i1 %or_ln82_1093, i1 %or_ln82_1092" [firmware/model_test.cpp:82]   --->   Operation 8481 'or' 'or_ln82_1094' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8482 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2084)   --->   "%or_ln82_1124 = or i1 %or_ln82_1094, i1 %or_ln82_1091" [firmware/model_test.cpp:82]   --->   Operation 8482 'or' 'or_ln82_1124' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8483 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_2084 = select i1 %or_ln82_1124, i4 10, i4 %select_ln82_2067" [firmware/model_test.cpp:82]   --->   Operation 8483 'select' 'select_ln82_2084' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8484 [1/1] (0.00ns) (grouped into LUT with out node select_ln82_2086)   --->   "%select_ln82_2085 = select i1 %icmp_ln82_943, i4 9, i4 8" [firmware/model_test.cpp:82]   --->   Operation 8484 'select' 'select_ln82_2085' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8485 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln82_2086 = select i1 %or_ln82_1093, i4 %select_ln82_2085, i4 %select_ln82_2081" [firmware/model_test.cpp:82]   --->   Operation 8485 'select' 'select_ln82_2086' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8486 [1/1] (0.27ns)   --->   "%check_bit_944 = select i1 %icmp_ln82_943, i2 2, i2 %check_bit_943" [firmware/model_test.cpp:82]   --->   Operation 8486 'select' 'check_bit_944' <Predicate = true> <Delay = 0.27> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.27> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8487 [1/1] (0.00ns) (grouped into LUT with out node icmp_ln82_944)   --->   "%zext_ln82_944 = zext i1 %and_ln82_854" [firmware/model_test.cpp:82]   --->   Operation 8487 'zext' 'zext_ln82_944' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8488 [1/1] (0.43ns) (out node of the LUT)   --->   "%icmp_ln82_944 = icmp_eq  i2 %zext_ln82_944, i2 %check_bit_944" [firmware/model_test.cpp:82]   --->   Operation 8488 'icmp' 'icmp_ln82_944' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8489 [1/1] (0.43ns)   --->   "%icmp_ln91_9 = icmp_eq  i2 %check_bit_944, i2 1" [firmware/model_test.cpp:91]   --->   Operation 8489 'icmp' 'icmp_ln91_9' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8490 [1/1] (0.00ns) (grouped into LUT with out node and_ln91_9)   --->   "%xor_ln91 = xor i1 %icmp_ln82_944, i1 1" [firmware/model_test.cpp:91]   --->   Operation 8490 'xor' 'xor_ln91' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8491 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln91_9 = and i1 %icmp_ln91_9, i1 %xor_ln91" [firmware/model_test.cpp:91]   --->   Operation 8491 'and' 'and_ln91_9' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8492 [1/1] (0.35ns)   --->   "%select_ln91_891 = select i1 %and_ln91_9, i4 0, i4 10" [firmware/model_test.cpp:91]   --->   Operation 8492 'select' 'select_ln91_891' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8493 [1/1] (0.12ns)   --->   "%or_ln91_390 = or i1 %and_ln91_9, i1 %icmp_ln82_944" [firmware/model_test.cpp:91]   --->   Operation 8493 'or' 'or_ln91_390' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8494 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_892 = select i1 %or_ln91_390, i4 %select_ln91_891, i4 %select_ln82_2084" [firmware/model_test.cpp:91]   --->   Operation 8494 'select' 'select_ln91_892' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8495 [1/1] (0.35ns) (out node of the LUT)   --->   "%select_ln91_893 = select i1 %or_ln91_390, i4 %select_ln91_891, i4 %select_ln82_2086" [firmware/model_test.cpp:91]   --->   Operation 8495 'select' 'select_ln91_893' <Predicate = true> <Delay = 0.35> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.35> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8496 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_940)   --->   "%select_ln91_894 = select i1 %and_ln91_9, i12 0, i12 %tmp_98" [firmware/model_test.cpp:91]   --->   Operation 8496 'select' 'select_ln91_894' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8497 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_940)   --->   "%select_ln91_895 = select i1 %icmp_ln82_943, i12 %tmp_97, i12 %tmp_96" [firmware/model_test.cpp:91]   --->   Operation 8497 'select' 'select_ln91_895' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8498 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_940 = select i1 %or_ln91_390, i12 %select_ln91_894, i12 %select_ln91_895" [firmware/model_test.cpp:91]   --->   Operation 8498 'select' 'select_ln91_940' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8499 [1/1] (0.12ns)   --->   "%or_ln91_391 = or i1 %or_ln91_390, i1 %or_ln82_1093" [firmware/model_test.cpp:91]   --->   Operation 8499 'or' 'or_ln91_391' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8500 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_411)   --->   "%or_ln91_392 = or i1 %or_ln82_1092, i1 %or_ln82_1090" [firmware/model_test.cpp:91]   --->   Operation 8500 'or' 'or_ln91_392' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8501 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_427)   --->   "%or_ln91_396 = or i1 %or_ln82_1075, i1 %or_ln82_1074" [firmware/model_test.cpp:91]   --->   Operation 8501 'or' 'or_ln91_396' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8502 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_429)   --->   "%or_ln91_404 = or i1 %or_ln82_1025, i1 %or_ln82_1023" [firmware/model_test.cpp:91]   --->   Operation 8502 'or' 'or_ln91_404' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8503 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_974)   --->   "%select_ln91_963 = select i1 %or_ln91_391, i12 %select_ln91_940, i12 %select_ln91_941" [firmware/model_test.cpp:91]   --->   Operation 8503 'select' 'select_ln91_963' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8504 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_411 = or i1 %or_ln91_391, i1 %or_ln91_392" [firmware/model_test.cpp:91]   --->   Operation 8504 'or' 'or_ln91_411' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8505 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_422)   --->   "%or_ln91_412 = or i1 %or_ln91_393, i1 %or_ln82_1087" [firmware/model_test.cpp:91]   --->   Operation 8505 'or' 'or_ln91_412' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8506 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_427)   --->   "%or_ln91_414 = or i1 %or_ln91_395, i1 %or_ln91_396" [firmware/model_test.cpp:91]   --->   Operation 8506 'or' 'or_ln91_414' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8507 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_429)   --->   "%or_ln91_418 = or i1 %or_ln91_403, i1 %or_ln91_404" [firmware/model_test.cpp:91]   --->   Operation 8507 'or' 'or_ln91_418' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8508 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_974 = select i1 %or_ln91_411, i12 %select_ln91_963, i12 %select_ln91_964" [firmware/model_test.cpp:91]   --->   Operation 8508 'select' 'select_ln91_974' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8509 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_422 = or i1 %or_ln91_411, i1 %or_ln91_412" [firmware/model_test.cpp:91]   --->   Operation 8509 'or' 'or_ln91_422' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8510 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_427)   --->   "%or_ln91_423 = or i1 %or_ln91_413, i1 %or_ln91_414" [firmware/model_test.cpp:91]   --->   Operation 8510 'or' 'or_ln91_423' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8511 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_429)   --->   "%or_ln91_425 = or i1 %or_ln91_417, i1 %or_ln91_418" [firmware/model_test.cpp:91]   --->   Operation 8511 'or' 'or_ln91_425' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8512 [1/1] (0.00ns) (grouped into LUT with out node select_ln91_983)   --->   "%select_ln91_980 = select i1 %or_ln91_422, i12 %select_ln91_974, i12 %select_ln91_975" [firmware/model_test.cpp:91]   --->   Operation 8512 'select' 'select_ln91_980' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8513 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_427 = or i1 %or_ln91_422, i1 %or_ln91_423" [firmware/model_test.cpp:91]   --->   Operation 8513 'or' 'or_ln91_427' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8514 [1/1] (0.00ns) (grouped into LUT with out node or_ln91_429)   --->   "%or_ln91_428 = or i1 %or_ln91_424, i1 %or_ln91_425" [firmware/model_test.cpp:91]   --->   Operation 8514 'or' 'or_ln91_428' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8515 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_983 = select i1 %or_ln91_427, i12 %select_ln91_980, i12 %select_ln91_981" [firmware/model_test.cpp:91]   --->   Operation 8515 'select' 'select_ln91_983' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8516 [1/1] (0.12ns) (out node of the LUT)   --->   "%or_ln91_429 = or i1 %or_ln91_427, i1 %or_ln91_428" [firmware/model_test.cpp:91]   --->   Operation 8516 'or' 'or_ln91_429' <Predicate = true> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_19 : Operation 8517 [1/1] (0.29ns) (out node of the LUT)   --->   "%select_ln91_984 = select i1 %or_ln91_429, i12 %select_ln91_983, i12 %select_ln91_982" [firmware/model_test.cpp:91]   --->   Operation 8517 'select' 'select_ln91_984' <Predicate = true> <Delay = 0.29> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.29> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_19 : Operation 8518 [1/1] (0.00ns)   --->   "%mrv = insertvalue i200 <undef>, i4 %select_ln91_1" [firmware/model_test.cpp:97]   --->   Operation 8518 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8519 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i200 %mrv, i4 %select_ln91_2" [firmware/model_test.cpp:97]   --->   Operation 8519 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8520 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i200 %mrv_1, i4 %select_ln91_104" [firmware/model_test.cpp:97]   --->   Operation 8520 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8521 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i200 %mrv_2, i4 %select_ln91_105" [firmware/model_test.cpp:97]   --->   Operation 8521 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8522 [1/1] (0.00ns)   --->   "%mrv_4 = insertvalue i200 %mrv_3, i4 %select_ln91_206" [firmware/model_test.cpp:97]   --->   Operation 8522 'insertvalue' 'mrv_4' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8523 [1/1] (0.00ns)   --->   "%mrv_5 = insertvalue i200 %mrv_4, i4 %select_ln91_207" [firmware/model_test.cpp:97]   --->   Operation 8523 'insertvalue' 'mrv_5' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8524 [1/1] (0.00ns)   --->   "%mrv_6 = insertvalue i200 %mrv_5, i4 %select_ln91_307" [firmware/model_test.cpp:97]   --->   Operation 8524 'insertvalue' 'mrv_6' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8525 [1/1] (0.00ns)   --->   "%mrv_7 = insertvalue i200 %mrv_6, i4 %select_ln91_308" [firmware/model_test.cpp:97]   --->   Operation 8525 'insertvalue' 'mrv_7' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8526 [1/1] (0.00ns)   --->   "%mrv_8 = insertvalue i200 %mrv_7, i4 %select_ln91_407" [firmware/model_test.cpp:97]   --->   Operation 8526 'insertvalue' 'mrv_8' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8527 [1/1] (0.00ns)   --->   "%mrv_9 = insertvalue i200 %mrv_8, i4 %select_ln91_408" [firmware/model_test.cpp:97]   --->   Operation 8527 'insertvalue' 'mrv_9' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8528 [1/1] (0.00ns)   --->   "%mrv_s = insertvalue i200 %mrv_9, i4 %select_ln91_506" [firmware/model_test.cpp:97]   --->   Operation 8528 'insertvalue' 'mrv_s' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8529 [1/1] (0.00ns)   --->   "%mrv_10 = insertvalue i200 %mrv_s, i4 %select_ln91_507" [firmware/model_test.cpp:97]   --->   Operation 8529 'insertvalue' 'mrv_10' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8530 [1/1] (0.00ns)   --->   "%mrv_11 = insertvalue i200 %mrv_10, i4 %select_ln91_604" [firmware/model_test.cpp:97]   --->   Operation 8530 'insertvalue' 'mrv_11' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8531 [1/1] (0.00ns)   --->   "%mrv_12 = insertvalue i200 %mrv_11, i4 %select_ln91_605" [firmware/model_test.cpp:97]   --->   Operation 8531 'insertvalue' 'mrv_12' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8532 [1/1] (0.00ns)   --->   "%mrv_13 = insertvalue i200 %mrv_12, i4 %select_ln91_701" [firmware/model_test.cpp:97]   --->   Operation 8532 'insertvalue' 'mrv_13' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8533 [1/1] (0.00ns)   --->   "%mrv_14 = insertvalue i200 %mrv_13, i4 %select_ln91_702" [firmware/model_test.cpp:97]   --->   Operation 8533 'insertvalue' 'mrv_14' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8534 [1/1] (0.00ns)   --->   "%mrv_15 = insertvalue i200 %mrv_14, i4 %select_ln91_797" [firmware/model_test.cpp:97]   --->   Operation 8534 'insertvalue' 'mrv_15' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8535 [1/1] (0.00ns)   --->   "%mrv_16 = insertvalue i200 %mrv_15, i4 %select_ln91_798" [firmware/model_test.cpp:97]   --->   Operation 8535 'insertvalue' 'mrv_16' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8536 [1/1] (0.00ns)   --->   "%mrv_17 = insertvalue i200 %mrv_16, i4 %select_ln91_892" [firmware/model_test.cpp:97]   --->   Operation 8536 'insertvalue' 'mrv_17' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8537 [1/1] (0.00ns)   --->   "%mrv_18 = insertvalue i200 %mrv_17, i4 %select_ln91_893" [firmware/model_test.cpp:97]   --->   Operation 8537 'insertvalue' 'mrv_18' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8538 [1/1] (0.00ns)   --->   "%mrv_19 = insertvalue i200 %mrv_18, i12 %select_ln91_102" [firmware/model_test.cpp:97]   --->   Operation 8538 'insertvalue' 'mrv_19' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8539 [1/1] (0.00ns)   --->   "%mrv_20 = insertvalue i200 %mrv_19, i12 %select_ln91_204" [firmware/model_test.cpp:97]   --->   Operation 8539 'insertvalue' 'mrv_20' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8540 [1/1] (0.00ns)   --->   "%mrv_21 = insertvalue i200 %mrv_20, i12 %select_ln91_305" [firmware/model_test.cpp:97]   --->   Operation 8540 'insertvalue' 'mrv_21' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8541 [1/1] (0.00ns)   --->   "%mrv_22 = insertvalue i200 %mrv_21, i12 %select_ln91_405" [firmware/model_test.cpp:97]   --->   Operation 8541 'insertvalue' 'mrv_22' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8542 [1/1] (0.00ns)   --->   "%mrv_23 = insertvalue i200 %mrv_22, i12 %select_ln91_504" [firmware/model_test.cpp:97]   --->   Operation 8542 'insertvalue' 'mrv_23' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8543 [1/1] (0.00ns)   --->   "%mrv_24 = insertvalue i200 %mrv_23, i12 %select_ln91_602" [firmware/model_test.cpp:97]   --->   Operation 8543 'insertvalue' 'mrv_24' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8544 [1/1] (0.00ns)   --->   "%mrv_25 = insertvalue i200 %mrv_24, i12 %select_ln91_699" [firmware/model_test.cpp:97]   --->   Operation 8544 'insertvalue' 'mrv_25' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8545 [1/1] (0.00ns)   --->   "%mrv_26 = insertvalue i200 %mrv_25, i12 %select_ln91_795" [firmware/model_test.cpp:97]   --->   Operation 8545 'insertvalue' 'mrv_26' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8546 [1/1] (0.00ns)   --->   "%mrv_27 = insertvalue i200 %mrv_26, i12 %select_ln91_890" [firmware/model_test.cpp:97]   --->   Operation 8546 'insertvalue' 'mrv_27' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8547 [1/1] (0.00ns)   --->   "%mrv_28 = insertvalue i200 %mrv_27, i12 %select_ln91_984" [firmware/model_test.cpp:97]   --->   Operation 8547 'insertvalue' 'mrv_28' <Predicate = true> <Delay = 0.00>
ST_19 : Operation 8548 [1/1] (0.00ns)   --->   "%ret_ln97 = ret i200 %mrv_28" [firmware/model_test.cpp:97]   --->   Operation 8548 'ret' 'ret_ln97' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 5.000ns, clock uncertainty: 0.625ns.

 <State 1>: 4.315ns
The critical path consists of the following:
	wire read operation ('x_in_read', firmware/model_test.cpp:59) on port 'x_in' (firmware/model_test.cpp:59) [2]  (0.000 ns)
	'icmp' operation ('icmp_ln59', firmware/model_test.cpp:59) [4]  (0.745 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [203]  (0.278 ns)
	'icmp' operation ('icmp_ln82', firmware/model_test.cpp:82) [205]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [208]  (0.278 ns)
	'icmp' operation ('icmp_ln82_1', firmware/model_test.cpp:82) [210]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [216]  (0.278 ns)
	'icmp' operation ('icmp_ln82_2', firmware/model_test.cpp:82) [219]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [222]  (0.278 ns)
	'icmp' operation ('icmp_ln82_3', firmware/model_test.cpp:82) [224]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [230]  (0.278 ns)
	'icmp' operation ('icmp_ln82_4', firmware/model_test.cpp:82) [232]  (0.436 ns)

 <State 2>: 4.284ns
The critical path consists of the following:
	'select' operation ('check_bit', firmware/model_test.cpp:82) [235]  (0.278 ns)
	'icmp' operation ('icmp_ln82_5', firmware/model_test.cpp:82) [237]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [243]  (0.278 ns)
	'icmp' operation ('icmp_ln82_6', firmware/model_test.cpp:82) [246]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [249]  (0.278 ns)
	'icmp' operation ('icmp_ln82_7', firmware/model_test.cpp:82) [251]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [257]  (0.278 ns)
	'icmp' operation ('icmp_ln82_8', firmware/model_test.cpp:82) [259]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [262]  (0.278 ns)
	'icmp' operation ('icmp_ln82_9', firmware/model_test.cpp:82) [264]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [270]  (0.278 ns)
	'icmp' operation ('icmp_ln82_10', firmware/model_test.cpp:82) [272]  (0.436 ns)

 <State 3>: 4.284ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln82_393', firmware/model_test.cpp:82) [3716]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [3722]  (0.278 ns)
	'icmp' operation ('icmp_ln82_394', firmware/model_test.cpp:82) [3724]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [3727]  (0.278 ns)
	'icmp' operation ('icmp_ln82_395', firmware/model_test.cpp:82) [3729]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [3735]  (0.278 ns)
	'icmp' operation ('icmp_ln82_396', firmware/model_test.cpp:82) [3737]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [3741]  (0.278 ns)
	'icmp' operation ('icmp_ln82_397', firmware/model_test.cpp:82) [3743]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [3749]  (0.278 ns)
	'icmp' operation ('icmp_ln82_398', firmware/model_test.cpp:82) [3751]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [3755]  (0.278 ns)

 <State 4>: 4.286ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln82_675', firmware/model_test.cpp:82) [6245]  (0.436 ns)
	'xor' operation ('xor_ln82_675', firmware/model_test.cpp:82) [6247]  (0.000 ns)
	'and' operation ('and_ln82_675', firmware/model_test.cpp:82) [6248]  (0.122 ns)
	'icmp' operation ('icmp_ln82_766', firmware/model_test.cpp:82) [7065]  (0.436 ns)
	'xor' operation ('xor_ln82_766', firmware/model_test.cpp:82) [7067]  (0.000 ns)
	'and' operation ('and_ln82_766', firmware/model_test.cpp:82) [7068]  (0.000 ns)
	'icmp' operation ('icmp_ln82_856', firmware/model_test.cpp:82) [7875]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [7877]  (0.278 ns)
	'icmp' operation ('icmp_ln82_857', firmware/model_test.cpp:82) [7879]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [7883]  (0.278 ns)
	'icmp' operation ('icmp_ln82_858', firmware/model_test.cpp:82) [7885]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [7887]  (0.278 ns)
	'icmp' operation ('icmp_ln82_859', firmware/model_test.cpp:82) [7889]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [7893]  (0.278 ns)
	'icmp' operation ('icmp_ln82_860', firmware/model_test.cpp:82) [7895]  (0.436 ns)

 <State 5>: 4.311ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln82_771', firmware/model_test.cpp:82) [7099]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [7105]  (0.278 ns)
	'icmp' operation ('icmp_ln82_772', firmware/model_test.cpp:82) [7107]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [7111]  (0.278 ns)
	'icmp' operation ('icmp_ln82_773', firmware/model_test.cpp:82) [7113]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [7119]  (0.278 ns)
	'icmp' operation ('icmp_ln82_774', firmware/model_test.cpp:82) [7121]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [7125]  (0.278 ns)
	'icmp' operation ('icmp_ln82_775', firmware/model_test.cpp:82) [7127]  (0.436 ns)
	'or' operation ('or_ln82_890', firmware/model_test.cpp:82) [7129]  (0.122 ns)
	'select' operation ('select_ln91_865', firmware/model_test.cpp:91) [7821]  (0.299 ns)
	'select' operation ('select_ln91_878', firmware/model_test.cpp:91) [7847]  (0.299 ns)
	'select' operation ('select_ln91_885', firmware/model_test.cpp:91) [7860]  (0.299 ns)

 <State 6>: 4.372ns
The critical path consists of the following:
	'select' operation ('check_bit', firmware/model_test.cpp:82) [4679]  (0.278 ns)
	'icmp' operation ('icmp_ln82_504', firmware/model_test.cpp:82) [4681]  (0.436 ns)
	'xor' operation ('xor_ln82_504', firmware/model_test.cpp:82) [4683]  (0.000 ns)
	'and' operation ('and_ln82_504', firmware/model_test.cpp:82) [4684]  (0.122 ns)
	'icmp' operation ('icmp_ln82_597', firmware/model_test.cpp:82) [5516]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [5520]  (0.278 ns)
	'icmp' operation ('icmp_ln82_598', firmware/model_test.cpp:82) [5522]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [5528]  (0.278 ns)
	'icmp' operation ('icmp_ln82_599', firmware/model_test.cpp:82) [5530]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [5534]  (0.278 ns)
	'icmp' operation ('icmp_ln82_600', firmware/model_test.cpp:82) [5536]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [5542]  (0.278 ns)
	'icmp' operation ('icmp_ln82_601', firmware/model_test.cpp:82) [5544]  (0.436 ns)
	'or' operation ('or_ln82_683', firmware/model_test.cpp:82) [5545]  (0.000 ns)
	'or' operation ('or_ln82_684', firmware/model_test.cpp:82) [5546]  (0.000 ns)
	'or' operation ('or_ln82_689', firmware/model_test.cpp:82) [5552]  (0.122 ns)
	'or' operation ('or_ln82_691', firmware/model_test.cpp:82) [5557]  (0.122 ns)

 <State 7>: 4.290ns
The critical path consists of the following:
	'select' operation ('check_bit', firmware/model_test.cpp:82) [3895]  (0.278 ns)
	'icmp' operation ('icmp_ln82_417', firmware/model_test.cpp:82) [3897]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [3903]  (0.278 ns)
	'icmp' operation ('icmp_ln82_418', firmware/model_test.cpp:82) [3905]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [3909]  (0.278 ns)
	'icmp' operation ('icmp_ln82_419', firmware/model_test.cpp:82) [3911]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [3917]  (0.278 ns)
	'icmp' operation ('icmp_ln82_420', firmware/model_test.cpp:82) [3919]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [3923]  (0.278 ns)
	'icmp' operation ('icmp_ln82_421', firmware/model_test.cpp:82) [3925]  (0.436 ns)
	'or' operation ('or_ln82_480', firmware/model_test.cpp:82) [3927]  (0.122 ns)
	'select' operation ('select_ln91_473', firmware/model_test.cpp:91) [4487]  (0.299 ns)
	'select' operation ('select_ln91_489', firmware/model_test.cpp:91) [4519]  (0.000 ns)
	'select' operation ('select_ln91_497', firmware/model_test.cpp:91) [4535]  (0.299 ns)

 <State 8>: 4.311ns
The critical path consists of the following:
	'xor' operation ('xor_ln82_787', firmware/model_test.cpp:82) [7229]  (0.000 ns)
	'and' operation ('and_ln82_787', firmware/model_test.cpp:82) [7230]  (0.000 ns)
	'icmp' operation ('icmp_ln82_877', firmware/model_test.cpp:82) [7993]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [7997]  (0.278 ns)
	'icmp' operation ('icmp_ln82_878', firmware/model_test.cpp:82) [7999]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [8001]  (0.278 ns)
	'icmp' operation ('icmp_ln82_879', firmware/model_test.cpp:82) [8003]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [8007]  (0.278 ns)
	'icmp' operation ('icmp_ln82_880', firmware/model_test.cpp:82) [8009]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [8011]  (0.278 ns)
	'icmp' operation ('icmp_ln82_881', firmware/model_test.cpp:82) [8013]  (0.436 ns)
	'or' operation ('or_ln82_1021', firmware/model_test.cpp:82) [8015]  (0.122 ns)
	'select' operation ('select_ln91_956', firmware/model_test.cpp:91) [8446]  (0.299 ns)
	'select' operation ('select_ln91_971', firmware/model_test.cpp:91) [8475]  (0.000 ns)
	'select' operation ('select_ln91_978', firmware/model_test.cpp:91) [8489]  (0.299 ns)
	'select' operation ('select_ln91_982', firmware/model_test.cpp:91) [8496]  (0.299 ns)

 <State 9>: 4.284ns
The critical path consists of the following:
	'select' operation ('check_bit', firmware/model_test.cpp:82) [542]  (0.278 ns)
	'icmp' operation ('icmp_ln82_47', firmware/model_test.cpp:82) [544]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [550]  (0.278 ns)
	'icmp' operation ('icmp_ln82_48', firmware/model_test.cpp:82) [552]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [556]  (0.278 ns)
	'icmp' operation ('icmp_ln82_49', firmware/model_test.cpp:82) [558]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [564]  (0.278 ns)
	'icmp' operation ('icmp_ln82_50', firmware/model_test.cpp:82) [566]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [570]  (0.278 ns)
	'icmp' operation ('icmp_ln82_51', firmware/model_test.cpp:82) [572]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [578]  (0.278 ns)
	'icmp' operation ('icmp_ln82_52', firmware/model_test.cpp:82) [580]  (0.436 ns)

 <State 10>: 4.290ns
The critical path consists of the following:
	'select' operation ('check_bit', firmware/model_test.cpp:82) [5688]  (0.278 ns)
	'icmp' operation ('icmp_ln82_620', firmware/model_test.cpp:82) [5690]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [5696]  (0.278 ns)
	'icmp' operation ('icmp_ln82_621', firmware/model_test.cpp:82) [5698]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [5702]  (0.278 ns)
	'icmp' operation ('icmp_ln82_622', firmware/model_test.cpp:82) [5704]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [5710]  (0.278 ns)
	'icmp' operation ('icmp_ln82_623', firmware/model_test.cpp:82) [5712]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [5716]  (0.278 ns)
	'icmp' operation ('icmp_ln82_624', firmware/model_test.cpp:82) [5718]  (0.436 ns)
	'or' operation ('or_ln82_714', firmware/model_test.cpp:82) [5720]  (0.122 ns)
	'select' operation ('select_ln91_665', firmware/model_test.cpp:91) [6159]  (0.299 ns)
	'select' operation ('select_ln91_683', firmware/model_test.cpp:91) [6194]  (0.000 ns)
	'select' operation ('select_ln91_692', firmware/model_test.cpp:91) [6211]  (0.299 ns)

 <State 11>: 4.284ns
The critical path consists of the following:
	'select' operation ('check_bit', firmware/model_test.cpp:82) [626]  (0.278 ns)
	'icmp' operation ('icmp_ln82_59', firmware/model_test.cpp:82) [628]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [634]  (0.278 ns)
	'icmp' operation ('icmp_ln82_60', firmware/model_test.cpp:82) [636]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [640]  (0.278 ns)
	'icmp' operation ('icmp_ln82_61', firmware/model_test.cpp:82) [642]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [648]  (0.278 ns)
	'icmp' operation ('icmp_ln82_62', firmware/model_test.cpp:82) [650]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [654]  (0.278 ns)
	'icmp' operation ('icmp_ln82_63', firmware/model_test.cpp:82) [656]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [662]  (0.278 ns)
	'icmp' operation ('icmp_ln82_64', firmware/model_test.cpp:82) [664]  (0.436 ns)

 <State 12>: 4.370ns
The critical path consists of the following:
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1540]  (0.278 ns)
	'icmp' operation ('icmp_ln82_162', firmware/model_test.cpp:82) [1542]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1546]  (0.278 ns)
	'icmp' operation ('icmp_ln82_163', firmware/model_test.cpp:82) [1548]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1554]  (0.278 ns)
	'icmp' operation ('icmp_ln82_164', firmware/model_test.cpp:82) [1556]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1560]  (0.278 ns)
	'icmp' operation ('icmp_ln82_165', firmware/model_test.cpp:82) [1562]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1568]  (0.278 ns)
	'icmp' operation ('icmp_ln82_166', firmware/model_test.cpp:82) [1570]  (0.436 ns)
	'or' operation ('or_ln82_182', firmware/model_test.cpp:82) [1571]  (0.000 ns)
	'or' operation ('or_ln82_183', firmware/model_test.cpp:82) [1572]  (0.000 ns)
	'or' operation ('or_ln82_193', firmware/model_test.cpp:82) [1583]  (0.122 ns)
	'or' operation ('or_ln82_199', firmware/model_test.cpp:82) [1594]  (0.122 ns)
	'select' operation ('select_ln82_364', firmware/model_test.cpp:82) [1598]  (0.278 ns)
	'select' operation ('select_ln82_365', firmware/model_test.cpp:82) [1600]  (0.278 ns)

 <State 13>: 4.370ns
The critical path consists of the following:
	'select' operation ('check_bit', firmware/model_test.cpp:82) [6635]  (0.278 ns)
	'icmp' operation ('icmp_ln82_729', firmware/model_test.cpp:82) [6637]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [6641]  (0.278 ns)
	'icmp' operation ('icmp_ln82_730', firmware/model_test.cpp:82) [6643]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [6649]  (0.278 ns)
	'icmp' operation ('icmp_ln82_731', firmware/model_test.cpp:82) [6651]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [6655]  (0.278 ns)
	'icmp' operation ('icmp_ln82_732', firmware/model_test.cpp:82) [6657]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [6663]  (0.278 ns)
	'icmp' operation ('icmp_ln82_733', firmware/model_test.cpp:82) [6665]  (0.436 ns)
	'or' operation ('or_ln82_839', firmware/model_test.cpp:82) [6666]  (0.000 ns)
	'or' operation ('or_ln82_840', firmware/model_test.cpp:82) [6667]  (0.000 ns)
	'or' operation ('or_ln82_850', firmware/model_test.cpp:82) [6678]  (0.122 ns)
	'or' operation ('or_ln82_856', firmware/model_test.cpp:82) [6689]  (0.122 ns)
	'select' operation ('select_ln82_1617', firmware/model_test.cpp:82) [6693]  (0.278 ns)
	'select' operation ('select_ln82_1618', firmware/model_test.cpp:82) [6695]  (0.278 ns)

 <State 14>: 4.284ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln82_173', firmware/model_test.cpp:82) [1646]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1652]  (0.278 ns)
	'icmp' operation ('icmp_ln82_174', firmware/model_test.cpp:82) [1654]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1657]  (0.278 ns)
	'icmp' operation ('icmp_ln82_175', firmware/model_test.cpp:82) [1659]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1669]  (0.278 ns)
	'icmp' operation ('icmp_ln82_176', firmware/model_test.cpp:82) [1671]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1674]  (0.278 ns)
	'icmp' operation ('icmp_ln82_177', firmware/model_test.cpp:82) [1676]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1684]  (0.278 ns)
	'icmp' operation ('icmp_ln82_178', firmware/model_test.cpp:82) [1686]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1689]  (0.278 ns)

 <State 15>: 4.284ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln82_179', firmware/model_test.cpp:82) [1691]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1697]  (0.278 ns)
	'icmp' operation ('icmp_ln82_180', firmware/model_test.cpp:82) [1699]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1702]  (0.278 ns)
	'icmp' operation ('icmp_ln82_181', firmware/model_test.cpp:82) [1704]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1711]  (0.278 ns)
	'icmp' operation ('icmp_ln82_182', firmware/model_test.cpp:82) [1713]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1716]  (0.278 ns)
	'icmp' operation ('icmp_ln82_183', firmware/model_test.cpp:82) [1718]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1724]  (0.278 ns)
	'icmp' operation ('icmp_ln82_184', firmware/model_test.cpp:82) [1726]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1729]  (0.278 ns)

 <State 16>: 4.290ns
The critical path consists of the following:
	'select' operation ('check_bit', firmware/model_test.cpp:82) [8261]  (0.278 ns)
	'icmp' operation ('icmp_ln82_925', firmware/model_test.cpp:82) [8263]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [8269]  (0.278 ns)
	'icmp' operation ('icmp_ln82_926', firmware/model_test.cpp:82) [8271]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [8272]  (0.278 ns)
	'icmp' operation ('icmp_ln82_927', firmware/model_test.cpp:82) [8274]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [8278]  (0.278 ns)
	'icmp' operation ('icmp_ln82_928', firmware/model_test.cpp:82) [8280]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [8281]  (0.278 ns)
	'icmp' operation ('icmp_ln82_929', firmware/model_test.cpp:82) [8283]  (0.436 ns)
	'or' operation ('or_ln82_1083', firmware/model_test.cpp:82) [8284]  (0.122 ns)
	'select' operation ('select_ln91_944', firmware/model_test.cpp:91) [8423]  (0.299 ns)
	'select' operation ('select_ln91_965', firmware/model_test.cpp:91) [8463]  (0.000 ns)
	'select' operation ('select_ln91_975', firmware/model_test.cpp:91) [8483]  (0.299 ns)

 <State 17>: 4.372ns
The critical path consists of the following:
	'icmp' operation ('icmp_ln82_191', firmware/model_test.cpp:82) [1775]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1782]  (0.278 ns)
	'icmp' operation ('icmp_ln82_192', firmware/model_test.cpp:82) [1784]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1787]  (0.278 ns)
	'icmp' operation ('icmp_ln82_193', firmware/model_test.cpp:82) [1789]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1795]  (0.278 ns)
	'icmp' operation ('icmp_ln82_194', firmware/model_test.cpp:82) [1797]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1800]  (0.278 ns)
	'icmp' operation ('icmp_ln82_195', firmware/model_test.cpp:82) [1802]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [1811]  (0.278 ns)
	'icmp' operation ('icmp_ln82_196', firmware/model_test.cpp:82) [1813]  (0.436 ns)
	'xor' operation ('xor_ln82_196', firmware/model_test.cpp:82) [1814]  (0.122 ns)
	'and' operation ('and_ln91_1', firmware/model_test.cpp:91) [1817]  (0.122 ns)
	'or' operation ('or_ln91_46', firmware/model_test.cpp:91) [1819]  (0.122 ns)

 <State 18>: 4.271ns
The critical path consists of the following:
	'select' operation ('check_bit', firmware/model_test.cpp:82) [6863]  (0.278 ns)
	'icmp' operation ('icmp_ln82_757', firmware/model_test.cpp:82) [6865]  (0.436 ns)
	'xor' operation ('xor_ln82_757', firmware/model_test.cpp:82) [6866]  (0.000 ns)
	'and' operation ('and_ln82_757', firmware/model_test.cpp:82) [6867]  (0.122 ns)
	'icmp' operation ('icmp_ln82_848', firmware/model_test.cpp:82) [7685]  (0.436 ns)
	'xor' operation ('xor_ln82_848', firmware/model_test.cpp:82) [7686]  (0.000 ns)
	'and' operation ('and_ln82_848', firmware/model_test.cpp:82) [7687]  (0.000 ns)
	'icmp' operation ('icmp_ln82_938', firmware/model_test.cpp:82) [8331]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [8332]  (0.278 ns)
	'icmp' operation ('icmp_ln82_939', firmware/model_test.cpp:82) [8334]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [8339]  (0.278 ns)
	'icmp' operation ('icmp_ln82_940', firmware/model_test.cpp:82) [8341]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [8342]  (0.278 ns)
	'icmp' operation ('icmp_ln82_941', firmware/model_test.cpp:82) [8344]  (0.436 ns)
	'or' operation ('or_ln82_1092', firmware/model_test.cpp:82) [8345]  (0.122 ns)
	'select' operation ('select_ln91_941', firmware/model_test.cpp:91) [8418]  (0.299 ns)

 <State 19>: 4.140ns
The critical path consists of the following:
	'select' operation ('check_bit', firmware/model_test.cpp:82) [7710]  (0.278 ns)
	'icmp' operation ('icmp_ln82_852', firmware/model_test.cpp:82) [7712]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [7715]  (0.278 ns)
	'icmp' operation ('icmp_ln82_853', firmware/model_test.cpp:82) [7717]  (0.436 ns)
	'select' operation ('check_bit', firmware/model_test.cpp:82) [7726]  (0.278 ns)
	'icmp' operation ('icmp_ln82_854', firmware/model_test.cpp:82) [7728]  (0.436 ns)
	'xor' operation ('xor_ln82_854', firmware/model_test.cpp:82) [7729]  (0.122 ns)
	'and' operation ('and_ln82_854', firmware/model_test.cpp:82) [7730]  (0.000 ns)
	'icmp' operation ('icmp_ln82_944', firmware/model_test.cpp:82) [8362]  (0.436 ns)
	'xor' operation ('xor_ln91', firmware/model_test.cpp:91) [8364]  (0.000 ns)
	'and' operation ('and_ln91_9', firmware/model_test.cpp:91) [8365]  (0.122 ns)
	'or' operation ('or_ln91_390', firmware/model_test.cpp:91) [8367]  (0.122 ns)
	'select' operation ('select_ln91_940', firmware/model_test.cpp:91) [8416]  (0.299 ns)
	'select' operation ('select_ln91_963', firmware/model_test.cpp:91) [8459]  (0.000 ns)
	'select' operation ('select_ln91_974', firmware/model_test.cpp:91) [8481]  (0.299 ns)
	'select' operation ('select_ln91_980', firmware/model_test.cpp:91) [8492]  (0.000 ns)
	'select' operation ('select_ln91_983', firmware/model_test.cpp:91) [8497]  (0.299 ns)
	'select' operation ('select_ln91_984', firmware/model_test.cpp:91) [8499]  (0.299 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13
	State 14
	State 15
	State 16
	State 17
	State 18
	State 19


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
