![counterworking](https://github.com/yamsubash/ES_VHDL/assets/149253579/ef634c97-71dc-47fe-a77f-ba54dd05958b)# Counter using VHDL
## 2079 Ashwin
Design a 3-bit up counter using T flipflop using structural modeling in VHDL.

## Circuit Diagram
![counterworking](https://github.com/yamsubash/ES_VHDL/assets/149253579/f35ba108-2510-49cf-90e2-7c77f5fbb58c)


## State Diagram
![counters](https://github.com/yamsubash/ES_VHDL/assets/149253579/dc419f93-1452-40e9-8e37-3d488063c405)


## OUTPUT
![COUNTER](https://github.com/yamsubash/ES_VHDL/assets/149253579/92a7dd7e-7e43-4929-acba-6843109b64bc)
