INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/Xiling/vivado 2018/llab3/lab3_2/lab3_2.srcs/sources_1/imports/new/lab3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module lab3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/Xiling/vivado 2018/llab3/lab3_2/lab3_2.srcs/sim_1/new/tb3_2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module tb3_2
INFO: [VRFC 10-2263] Analyzing Verilog file "D:/Project/Xiling/vivado 2018/llab3/lab3_2/lab3_2.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
