#
# This file is part of LiteEth.
#
# Copyright (c) 2015-2020 Florent Kermarrec <florent@enjoy-digital.fr>
# Copyright (c) 2015-2017 Sebastien Bourdeauducq <sb@m-labs.hk>
# Copyright (c) 2017-2018 whitequark <whitequark@whitequark.org>
# SPDX-License-Identifier: BSD-2-Clause

from liteeth.common import *
from liteeth.mac import gap, preamble, crc, padding, last_be
from liteeth.phy.model import LiteEthPHYModel

from migen.genlib.cdc import PulseSynchronizer

from litex.soc.interconnect.stream import BufferizeEndpoints, DIR_SOURCE, DIR_SINK

# MAC Core -----------------------------------------------------------------------------------------

class LiteEthMACCore(Module, AutoCSR):
    def __init__(self, phy, dw,
                 with_preamble_crc = True,
                 sys_data_path     = True,
                 with_padding      = True):
        core_dw = dw

        if core_dw < phy.dw:
            raise ValueError("Core data width({}) must be larger than PHY data width({})".format(core_dw, phy.dw))

        rx_pipeline = [phy]
        tx_pipeline = [phy]

        if sys_data_path:
            self.data_path_converter(tx_pipeline, rx_pipeline, core_dw, phy.dw)
            cd_tx = cd_rx = "sys"
            dw = core_dw
        else:
            cd_tx = "eth_tx"
            cd_rx = "eth_rx"
            dw = phy.dw

        # Interpacket gap
        tx_gap_inserter = gap.LiteEthMACGap(dw)
        self.submodules += ClockDomainsRenamer(cd_tx)(tx_gap_inserter)
        tx_pipeline += [tx_gap_inserter]

        # Preamble / CRC
        if isinstance(phy, LiteEthPHYModel):
            # In simulation, avoid CRC/Preamble to enable direct connection
            # to the Ethernet tap.
            self._preamble_crc = CSRStatus(reset=1)
        elif with_preamble_crc:
            self._preamble_crc = CSRStatus(reset=1)

            # Preamble insert/check
            preamble_inserter = preamble.LiteEthMACPreambleInserter(dw)
            preamble_checker  = preamble.LiteEthMACPreambleChecker(dw)
            self.submodules += ClockDomainsRenamer(cd_tx)(preamble_inserter)
            self.submodules += ClockDomainsRenamer(cd_rx)(preamble_checker)
            tx_pipeline += [preamble_inserter]
            rx_pipeline += [preamble_checker]
            self.submodules.ps_preamble_error = PulseSynchronizer(cd_rx, "sys")


            # Preamble error counter
            self.preamble_errors = CSRStatus(32)
            self.comb += self.ps_preamble_error.i.eq(preamble_checker.error),
            self.sync += If(self.ps_preamble_error.o,
                            self.preamble_errors.status.eq(self.preamble_errors.status + 1)),

            # CRC insert/check
            crc32_inserter = BufferizeEndpoints({"sink": DIR_SINK})(crc.LiteEthMACCRC32Inserter(eth_phy_description(dw)))
            crc32_checker  = BufferizeEndpoints({"sink": DIR_SINK})(crc.LiteEthMACCRC32Checker(eth_phy_description(dw)))
            self.submodules += ClockDomainsRenamer(cd_tx)(crc32_inserter)
            self.submodules += ClockDomainsRenamer(cd_rx)(crc32_checker)

            tx_pipeline += [crc32_inserter]
            rx_pipeline += [crc32_checker]

            # CRC error counter
            self.crc_errors = CSRStatus(32)
            self.submodules.ps_crc_error = PulseSynchronizer(cd_rx, "sys")
            self.comb += self.ps_crc_error.i.eq(crc32_checker.error),
            self.sync += If(self.ps_crc_error.o,
                            self.crc_errors.status.eq(self.crc_errors.status + 1)),

        # Padding
        if with_padding:
            padding_inserter = padding.LiteEthMACPaddingInserter(dw, 60)
            padding_checker  = padding.LiteEthMACPaddingChecker(dw, 60)
            self.submodules += ClockDomainsRenamer(cd_tx)(padding_inserter)
            self.submodules += ClockDomainsRenamer(cd_rx)(padding_checker)
            tx_pipeline += [padding_inserter]
            rx_pipeline += [padding_checker]

        if not sys_data_path:
            self.data_path_converter(tx_pipeline, rx_pipeline, core_dw, phy.dw)

        # Graph
        self.submodules.tx_pipeline = stream.Pipeline(*reversed(tx_pipeline))
        self.submodules.rx_pipeline = stream.Pipeline(*rx_pipeline)

        self.sink, self.source = self.tx_pipeline.sink, self.rx_pipeline.source

    def data_path_converter(self, tx_pipeline, rx_pipeline, dw, phy_dw):
        # Delimiters
        if dw != 8:
            tx_last_be = last_be.LiteEthMACTXLastBE(phy_dw)
            rx_last_be = last_be.LiteEthMACRXLastBE(phy_dw)
            self.submodules += ClockDomainsRenamer("eth_tx")(tx_last_be)
            self.submodules += ClockDomainsRenamer("eth_rx")(rx_last_be)
            tx_pipeline += [tx_last_be]
            rx_pipeline += [rx_last_be]

        # Converters
        if dw != phy_dw:
            tx_converter = stream.StrideConverter(
                description_from = eth_phy_description(dw),
                description_to   = eth_phy_description(phy_dw))
            rx_converter = stream.StrideConverter(
                description_from = eth_phy_description(phy_dw),
                description_to   = eth_phy_description(dw))
            self.submodules += ClockDomainsRenamer("eth_tx")(tx_converter)
            self.submodules += ClockDomainsRenamer("eth_rx")(rx_converter)
            tx_pipeline += [tx_converter]
            rx_pipeline += [rx_converter]

        # Cross Domain Crossing
        tx_cdc = stream.ClockDomainCrossing(eth_phy_description(dw), cd_from="sys",    cd_to="eth_tx", depth=32)
        rx_cdc = stream.ClockDomainCrossing(eth_phy_description(dw), cd_from="eth_rx", cd_to="sys",    depth=32)
        self.submodules += tx_cdc, rx_cdc
        tx_pipeline += [tx_cdc]
        rx_pipeline += [rx_cdc]
