<!-- Compiled by morty-0.9.0 / 2026-01-29 16:51:54.417118274 +00:00 -->

<html>
<link rel="stylesheet" type="text/css" href="static/rustdoc.css">
<link rel="stylesheet" type="text/css" href="static/light.css">
<link rel="stylesheet" type="text/css" href="static/svdoc.css">
<body>
<section id="main" class="content"><h1 class="fqn">Module <a class="module">axi_to_mem_banked_intf</a></h1>
<div class="docblock">
<p>AXI4+ATOP interface wrapper for <code>axi_to_mem</code></p>
</div>
<h2 id="parameters" class="section-header"><a href="#parameters">Parameters</a></h2>
<h3 id="parameter.AXI_ID_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ID_WIDTH">AXI_ID_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>AXI4+ATOP ID width</p>
</div><h3 id="parameter.AXI_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_ADDR_WIDTH">AXI_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>AXI4+ATOP address width</p>
</div><h3 id="parameter.AXI_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_DATA_WIDTH">AXI_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>AXI4+ATOP data width</p>
</div><h3 id="parameter.AXI_USER_WIDTH" class="impl"><code class="in-band"><a href="#parameter.AXI_USER_WIDTH">AXI_USER_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>AXI4+ATOP user width</p>
</div><h3 id="parameter.MEM_NUM_BANKS" class="impl"><code class="in-band"><a href="#parameter.MEM_NUM_BANKS">MEM_NUM_BANKS</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Number of memory banks / macros</p>
<p>Has to satisfy:</p>
<ul>
<li>
<p>MemNumBanks &gt;= 2 * AxiDataWidth / MemDataWidth</p>
</li>
<li>
<p>MemNumBanks is a power of 2.</p>
</li>
</ul>
</div><h3 id="parameter.MEM_ADDR_WIDTH" class="impl"><code class="in-band"><a href="#parameter.MEM_ADDR_WIDTH">MEM_ADDR_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Address width of an individual memory bank.</p>
</div><h3 id="parameter.MEM_DATA_WIDTH" class="impl"><code class="in-band"><a href="#parameter.MEM_DATA_WIDTH">MEM_DATA_WIDTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Data width of the memory macros.</p>
<p>Has to satisfy:</p>
<ul>
<li>AxiDataWidth % MemDataWidth = 0</li>
</ul>
</div><h3 id="parameter.MEM_LATENCY" class="impl"><code class="in-band"><a href="#parameter.MEM_LATENCY">MEM_LATENCY</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Read latency of the connected memory in cycles</p>
</div><h3 id="parameter.HIDE_STRB" class="impl"><code class="in-band"><a href="#parameter.HIDE_STRB">HIDE_STRB</a><span class="type-annotation">: bit</span></code></h3><div class="docblock">
<p>Hide write requests if the strb == â€™0</p>
</div><h3 id="parameter.OUT_FIFO_DEPTH" class="impl"><code class="in-band"><a href="#parameter.OUT_FIFO_DEPTH">OUT_FIFO_DEPTH</a><span class="type-annotation">: int unsigned</span></code></h3><div class="docblock">
<p>Depth of output fifo/fall_through_register. Increase for asymmetric backpressure (contention) on banks.</p>
</div><h3 id="parameter.mem_addr_t" class="impl"><code class="in-band"><a href="#parameter.mem_addr_t">mem_addr_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.mem_atop_t" class="impl"><code class="in-band"><a href="#parameter.mem_atop_t">mem_atop_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.mem_data_t" class="impl"><code class="in-band"><a href="#parameter.mem_data_t">mem_data_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h3 id="parameter.mem_strb_t" class="impl"><code class="in-band"><a href="#parameter.mem_strb_t">mem_strb_t</a><span class="type-annotation">: type</span></code></h3><div class="docblock">
</div><h2 id="ports" class="section-header"><a href="#ports">Ports</a></h2>
<h3 id="port.clk_i" class="impl"><code class="in-band"><a href="#port.clk_i">clk_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Clock</p>
</div><h3 id="port.rst_ni" class="impl"><code class="in-band"><a href="#port.rst_ni">rst_ni</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Asynchronous reset, active low</p>
</div><h3 id="port.test_i" class="impl"><code class="in-band"><a href="#port.test_i">test_i</a><span class="type-annotation">: input  logic</span></code></h3><div class="docblock">
<p>Testmode enable</p>
</div><h3 id="port.slv" class="impl"><code class="in-band"><a href="#port.slv">slv</a><span class="type-annotation">: AXI_BUS.Slave</span></code></h3><div class="docblock">
<p>AXI4+ATOP slave port</p>
</div><h3 id="port.mem_req_o" class="impl"><code class="in-band"><a href="#port.mem_req_o">mem_req_o</a><span class="type-annotation">: output logic      [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock">
<p>Memory bank request</p>
</div><h3 id="port.mem_gnt_i" class="impl"><code class="in-band"><a href="#port.mem_gnt_i">mem_gnt_i</a><span class="type-annotation">: input  logic      [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock">
<p>Memory request grant</p>
</div><h3 id="port.mem_add_o" class="impl"><code class="in-band"><a href="#port.mem_add_o">mem_add_o</a><span class="type-annotation">: output mem_addr_t [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock">
<p>Request address</p>
</div><h3 id="port.mem_we_o" class="impl"><code class="in-band"><a href="#port.mem_we_o">mem_we_o</a><span class="type-annotation">: output logic      [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock">
<p>Write request enable, active high</p>
</div><h3 id="port.mem_wdata_o" class="impl"><code class="in-band"><a href="#port.mem_wdata_o">mem_wdata_o</a><span class="type-annotation">: output mem_data_t [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock">
<p>Write data</p>
</div><h3 id="port.mem_be_o" class="impl"><code class="in-band"><a href="#port.mem_be_o">mem_be_o</a><span class="type-annotation">: output mem_strb_t [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock">
<p>Write data byte enable, active high</p>
</div><h3 id="port.mem_atop_o" class="impl"><code class="in-band"><a href="#port.mem_atop_o">mem_atop_o</a><span class="type-annotation">: output mem_atop_t [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock">
<p>Atomic operation</p>
</div><h3 id="port.mem_rdata_i" class="impl"><code class="in-band"><a href="#port.mem_rdata_i">mem_rdata_i</a><span class="type-annotation">: input  mem_data_t [MEM_NUM_BANKS-1:0]</span></code></h3><div class="docblock">
<p>Read data response</p>
</div><h3 id="port.axi_to_mem_busy_o" class="impl"><code class="in-band"><a href="#port.axi_to_mem_busy_o">axi_to_mem_busy_o</a><span class="type-annotation">: output logic      [1:0]</span></code></h3><div class="docblock">
<p>Status output, busy flag of <code>axi_to_mem</code></p>
</div><h2 id="types" class="section-header"><a href="#types">Types<a></h2>
<table>
<tr><td><a class="type" href="type.id_t.html">id_t</a></td><td></td></tr><tr><td><a class="type" href="type.addr_t.html">addr_t</a></td><td></td></tr><tr><td><a class="type" href="type.data_t.html">data_t</a></td><td></td></tr><tr><td><a class="type" href="type.strb_t.html">strb_t</a></td><td></td></tr><tr><td><a class="type" href="type.user_t.html">user_t</a></td><td></td></tr><tr><td><a class="type" href="type.aw_chan_t.html">aw_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.w_chan_t.html">w_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.b_chan_t.html">b_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.ar_chan_t.html">ar_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.r_chan_t.html">r_chan_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_req_t.html">axi_req_t</a></td><td></td></tr><tr><td><a class="type" href="type.axi_resp_t.html">axi_resp_t</a></td><td></td></tr></table>
<h2 id="signals" class="section-header"><a href="#signals">Signals</a></h2>
<h3 id="signal.mem_axi_req" class="impl"><code class="in-band"><a href="#signal.mem_axi_req">mem_axi_req</a><span class="type-annotation">: axi_req_t</span></code></h3><div class="docblock">
</div><h3 id="signal.mem_axi_resp" class="impl"><code class="in-band"><a href="#signal.mem_axi_resp">mem_axi_resp</a><span class="type-annotation">: axi_resp_t</span></code></h3><div class="docblock">
</div></section>
</body>
</html>
