Analysis & Synthesis report for calculette_v3
Fri Sep 24 20:19:56 2021
Quartus Prime Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. User-Specified and Inferred Latches
  9. Registers Removed During Synthesis
 10. General Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for Inferred Entity Instance: multi4bits:multi0|lpm_mult:Mult0
 13. Parameter Settings for Inferred Entity Instance: multi4bits:multi0|lpm_mult:Mult1
 14. Parameter Settings for Inferred Entity Instance: hdmi_de10:hdmi_out0|result_img:res_img|lpm_divide:Div0
 15. lpm_mult Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "hdmi_de10:hdmi_out0|result_img:res_img"
 17. Port Connectivity Checks: "hdmi_de10:hdmi_out0"
 18. Post-Synthesis Netlist Statistics for Top Partition
 19. Elapsed Time Per Partition
 20. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2018  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Fri Sep 24 20:19:56 2021       ;
; Quartus Prime Version              ; 18.1.0 Build 625 09/12/2018 SJ Lite Edition ;
; Revision Name                      ; calculette_v3                               ;
; Top-level Entity Name              ; calculator4bits                             ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 340                                         ;
;     Total combinational functions  ; 323                                         ;
;     Dedicated logic registers      ; 48                                          ;
; Total registers                    ; 48                                          ;
; Total pins                         ; 73                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 0                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; calculator4bits    ; calculette_v3      ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Type of Retiming Performed During Resynthesis                    ; Full               ;                    ;
; Resynthesis Optimization Effort                                  ; Normal             ;                    ;
; Physical Synthesis Level for Resynthesis                         ; Normal             ;                    ;
; Use Generated Physical Constraints File                          ; On                 ;                    ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processors 2-4         ;   0.0%      ;
+----------------------------+-------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                              ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                          ; Library ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+
; choix_afficheur.vhd              ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/choix_afficheur.vhd    ;         ;
; calculette.vhd                   ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd         ;         ;
; add_4bits.vhd                    ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/add_4bits.vhd          ;         ;
; multi_4bits.vhd                  ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd        ;         ;
; controlAdd.vhd                   ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/controlAdd.vhd         ;         ;
; controlMulti.vhd                 ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/controlMulti.vhd       ;         ;
; preCLA.vhd                       ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/preCLA.vhd             ;         ;
; hdmi.vhd                         ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi.vhd               ;         ;
; hdmi_de10.vhd                    ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi_de10.vhd          ;         ;
; 7segments.vhd                    ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/7segments.vhd          ;         ;
; sep_diz_unit.vhd                 ; yes             ; User VHDL File               ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd       ;         ;
; lpm_mult.tdf                     ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/lpm_mult.tdf         ;         ;
; aglobal181.inc                   ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/aglobal181.inc       ;         ;
; lpm_add_sub.inc                  ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/lpm_add_sub.inc      ;         ;
; multcore.inc                     ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/multcore.inc         ;         ;
; bypassff.inc                     ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/bypassff.inc         ;         ;
; altshift.inc                     ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/altshift.inc         ;         ;
; db/mult_9js.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_9js.tdf        ;         ;
; db/mult_6cs.tdf                  ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf        ;         ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/lpm_divide.tdf       ;         ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/abs_divider.inc      ;         ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; d:/intel-fpga-complet/intel-fpga/quartus/libraries/megafunctions/sign_div_unsign.inc  ;         ;
; db/lpm_divide_v9o.tdf            ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/lpm_divide_v9o.tdf  ;         ;
; db/abs_divider_4ag.tdf           ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/abs_divider_4ag.tdf ;         ;
; db/alt_u_div_see.tdf             ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/alt_u_div_see.tdf   ;         ;
; db/add_sub_t3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/add_sub_t3c.tdf     ;         ;
; db/add_sub_u3c.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/add_sub_u3c.tdf     ;         ;
; db/lpm_abs_o99.tdf               ; yes             ; Auto-Generated Megafunction  ; C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/lpm_abs_o99.tdf     ;         ;
+----------------------------------+-----------------+------------------------------+---------------------------------------------------------------------------------------+---------+


+--------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                              ;
+---------------------------------------------+----------------------------+
; Resource                                    ; Usage                      ;
+---------------------------------------------+----------------------------+
; Estimated Total logic elements              ; 340                        ;
;                                             ;                            ;
; Total combinational functions               ; 323                        ;
; Logic element usage by number of LUT inputs ;                            ;
;     -- 4 input functions                    ; 159                        ;
;     -- 3 input functions                    ; 94                         ;
;     -- <=2 input functions                  ; 70                         ;
;                                             ;                            ;
; Logic elements by mode                      ;                            ;
;     -- normal mode                          ; 246                        ;
;     -- arithmetic mode                      ; 77                         ;
;                                             ;                            ;
; Total registers                             ; 48                         ;
;     -- Dedicated logic registers            ; 48                         ;
;     -- I/O registers                        ; 0                          ;
;                                             ;                            ;
; I/O pins                                    ; 73                         ;
;                                             ;                            ;
; Embedded Multiplier 9-bit elements          ; 0                          ;
;                                             ;                            ;
; Maximum fan-out node                        ; hdmi_de10:hdmi_out0|clk_25 ;
; Maximum fan-out                             ; 43                         ;
; Total fan-out                               ; 1260                       ;
; Average fan-out                             ; 2.44                       ;
+---------------------------------------------+----------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                       ;
+---------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; Compilation Hierarchy Node                  ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                                                                                  ; Entity Name      ; Library Name ;
+---------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
; |calculator4bits                            ; 323 (2)             ; 48 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 73   ; 0            ; 0          ; |calculator4bits                                                                                                                                     ; calculator4bits  ; work         ;
;    |ErorControlAdd:controlAdd|              ; 2 (2)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|ErorControlAdd:controlAdd                                                                                                           ; ErorControlAdd   ; work         ;
;    |ErorControlMulti:controlMulti|          ; 4 (4)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|ErorControlMulti:controlMulti                                                                                                       ; ErorControlMulti ; work         ;
;    |add4bits:add0|                          ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|add4bits:add0                                                                                                                       ; add4bits         ; work         ;
;    |choix_display:choix_d0|                 ; 10 (10)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|choix_display:choix_d0                                                                                                              ; choix_display    ; work         ;
;    |hdmi_de10:hdmi_out0|                    ; 241 (5)             ; 48 (6)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|hdmi_de10:hdmi_out0                                                                                                                 ; hdmi_de10        ; work         ;
;       |result_img:res_img|                  ; 236 (206)           ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|hdmi_de10:hdmi_out0|result_img:res_img                                                                                              ; result_img       ; work         ;
;          |lpm_divide:Div0|                  ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|hdmi_de10:hdmi_out0|result_img:res_img|lpm_divide:Div0                                                                              ; lpm_divide       ; work         ;
;             |lpm_divide_v9o:auto_generated| ; 30 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|hdmi_de10:hdmi_out0|result_img:res_img|lpm_divide:Div0|lpm_divide_v9o:auto_generated                                                ; lpm_divide_v9o   ; work         ;
;                |abs_divider_4ag:divider|    ; 30 (8)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|hdmi_de10:hdmi_out0|result_img:res_img|lpm_divide:Div0|lpm_divide_v9o:auto_generated|abs_divider_4ag:divider                        ; abs_divider_4ag  ; work         ;
;                   |alt_u_div_see:divider|   ; 17 (17)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|hdmi_de10:hdmi_out0|result_img:res_img|lpm_divide:Div0|lpm_divide_v9o:auto_generated|abs_divider_4ag:divider|alt_u_div_see:divider  ; alt_u_div_see    ; work         ;
;                   |lpm_abs_o99:my_abs_num|  ; 5 (5)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|hdmi_de10:hdmi_out0|result_img:res_img|lpm_divide:Div0|lpm_divide_v9o:auto_generated|abs_divider_4ag:divider|lpm_abs_o99:my_abs_num ; lpm_abs_o99      ; work         ;
;    |multi4bits:multi0|                      ; 59 (1)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|multi4bits:multi0                                                                                                                   ; multi4bits       ; work         ;
;       |lpm_mult:Mult0|                      ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|multi4bits:multi0|lpm_mult:Mult0                                                                                                    ; lpm_mult         ; work         ;
;          |mult_9js:auto_generated|          ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|multi4bits:multi0|lpm_mult:Mult0|mult_9js:auto_generated                                                                            ; mult_9js         ; work         ;
;       |lpm_mult:Mult1|                      ; 29 (0)              ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|multi4bits:multi0|lpm_mult:Mult1                                                                                                    ; lpm_mult         ; work         ;
;          |mult_6cs:auto_generated|          ; 29 (29)             ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |calculator4bits|multi4bits:multi0|lpm_mult:Mult1|mult_6cs:auto_generated                                                                            ; mult_6cs         ; work         ;
+---------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------------------------+
; User-Specified and Inferred Latches                                                               ;
+----------------------------------------------------+---------------------+------------------------+
; Latch Name                                         ; Latch Enable Signal ; Free of Timing Hazards ;
+----------------------------------------------------+---------------------+------------------------+
; eror                                               ; CLA                 ; yes                    ;
; Number of user-specified and inferred latches = 1  ;                     ;                        ;
+----------------------------------------------------+---------------------+------------------------+
Note: All latches listed above may not be present at the end of synthesis due to various synthesis optimizations.


+----------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                   ;
+--------------------------------------------------------+-------------------------------------------------------------+
; Register name                                          ; Reason for Removal                                          ;
+--------------------------------------------------------+-------------------------------------------------------------+
; hdmi_de10:hdmi_out0|result_img:res_img|rgb2[4,14,23]   ; Merged with hdmi_de10:hdmi_out0|result_img:res_img|rgb2[6]  ;
; hdmi_de10:hdmi_out0|result_img:res_img|rgb2[20,22]     ; Merged with hdmi_de10:hdmi_out0|result_img:res_img|rgb2[13] ;
; hdmi_de10:hdmi_out0|result_img:res_img|rgb2[5,7,15,21] ; Merged with hdmi_de10:hdmi_out0|result_img:res_img|rgb2[12] ;
; Total Number of Removed Registers = 9                  ;                                                             ;
+--------------------------------------------------------+-------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 48    ;
; Number of registers using Synchronous Clear  ; 21    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 0     ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 12    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                   ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |calculator4bits|hdmi_de10:hdmi_out0|result_img:res_img|h_count[0] ;
; 4:1                ; 10 bits   ; 20 LEs        ; 10 LEs               ; 10 LEs                 ; Yes        ; |calculator4bits|hdmi_de10:hdmi_out0|result_img:res_img|v_count[2] ;
; 12:1               ; 2 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; Yes        ; |calculator4bits|hdmi_de10:hdmi_out0|result_img:res_img|rgb2[12]   ;
; 6:1                ; 4 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; No         ; |calculator4bits|choix_display:choix_d0|Mux1                       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+--------------------------------------------------------------------+


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multi4bits:multi0|lpm_mult:Mult0 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 4        ; Untyped               ;
; LPM_WIDTHB                                     ; 4        ; Untyped               ;
; LPM_WIDTHP                                     ; 8        ; Untyped               ;
; LPM_WIDTHR                                     ; 8        ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; UNSIGNED ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_9js ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: multi4bits:multi0|lpm_mult:Mult1 ;
+------------------------------------------------+----------+-----------------------+
; Parameter Name                                 ; Value    ; Type                  ;
+------------------------------------------------+----------+-----------------------+
; AUTO_CARRY_CHAINS                              ; ON       ; AUTO_CARRY            ;
; IGNORE_CARRY_BUFFERS                           ; OFF      ; IGNORE_CARRY          ;
; AUTO_CASCADE_CHAINS                            ; ON       ; AUTO_CASCADE          ;
; IGNORE_CASCADE_BUFFERS                         ; OFF      ; IGNORE_CASCADE        ;
; LPM_WIDTHA                                     ; 4        ; Untyped               ;
; LPM_WIDTHB                                     ; 4        ; Untyped               ;
; LPM_WIDTHP                                     ; 8        ; Untyped               ;
; LPM_WIDTHR                                     ; 8        ; Untyped               ;
; LPM_WIDTHS                                     ; 1        ; Untyped               ;
; LPM_REPRESENTATION                             ; SIGNED   ; Untyped               ;
; LPM_PIPELINE                                   ; 0        ; Untyped               ;
; LATENCY                                        ; 0        ; Untyped               ;
; INPUT_A_IS_CONSTANT                            ; NO       ; Untyped               ;
; INPUT_B_IS_CONSTANT                            ; NO       ; Untyped               ;
; USE_EAB                                        ; OFF      ; Untyped               ;
; MAXIMIZE_SPEED                                 ; 5        ; Untyped               ;
; DEVICE_FAMILY                                  ; MAX 10   ; Untyped               ;
; CARRY_CHAIN                                    ; MANUAL   ; Untyped               ;
; APEX20K_TECHNOLOGY_MAPPER                      ; LUT      ; TECH_MAPPER_APEX20K   ;
; DEDICATED_MULTIPLIER_CIRCUITRY                 ; AUTO     ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_INPUT_WIDTH_FOR_AUTO  ; 0        ; Untyped               ;
; DEDICATED_MULTIPLIER_MIN_OUTPUT_WIDTH_FOR_AUTO ; 0        ; Untyped               ;
; CBXI_PARAMETER                                 ; mult_6cs ; Untyped               ;
; INPUT_A_FIXED_VALUE                            ; Bx       ; Untyped               ;
; INPUT_B_FIXED_VALUE                            ; Bx       ; Untyped               ;
; USE_AHDL_IMPLEMENTATION                        ; OFF      ; Untyped               ;
+------------------------------------------------+----------+-----------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: hdmi_de10:hdmi_out0|result_img:res_img|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------------------------+
; Parameter Name         ; Value          ; Type                                                          ;
+------------------------+----------------+---------------------------------------------------------------+
; LPM_WIDTHN             ; 5              ; Untyped                                                       ;
; LPM_WIDTHD             ; 5              ; Untyped                                                       ;
; LPM_NREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_DREPRESENTATION    ; SIGNED         ; Untyped                                                       ;
; LPM_PIPELINE           ; 0              ; Untyped                                                       ;
; LPM_REMAINDERPOSITIVE  ; FALSE          ; Untyped                                                       ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                                       ;
; CBXI_PARAMETER         ; lpm_divide_v9o ; Untyped                                                       ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                                       ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                                       ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                                    ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                                  ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                                  ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                                                ;
+------------------------+----------------+---------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------+
; lpm_mult Parameter Settings by Entity Instance                           ;
+---------------------------------------+----------------------------------+
; Name                                  ; Value                            ;
+---------------------------------------+----------------------------------+
; Number of entity instances            ; 2                                ;
; Entity Instance                       ; multi4bits:multi0|lpm_mult:Mult0 ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 8                                ;
;     -- LPM_REPRESENTATION             ; UNSIGNED                         ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
; Entity Instance                       ; multi4bits:multi0|lpm_mult:Mult1 ;
;     -- LPM_WIDTHA                     ; 4                                ;
;     -- LPM_WIDTHB                     ; 4                                ;
;     -- LPM_WIDTHP                     ; 8                                ;
;     -- LPM_REPRESENTATION             ; SIGNED                           ;
;     -- INPUT_A_IS_CONSTANT            ; NO                               ;
;     -- INPUT_B_IS_CONSTANT            ; NO                               ;
;     -- USE_EAB                        ; OFF                              ;
;     -- DEDICATED_MULTIPLIER_CIRCUITRY ; AUTO                             ;
;     -- INPUT_A_FIXED_VALUE            ; Bx                               ;
;     -- INPUT_B_FIXED_VALUE            ; Bx                               ;
+---------------------------------------+----------------------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_de10:hdmi_out0|result_img:res_img"                                                    ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; Port        ; Type   ; Severity ; Details                                                                             ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+
; de_out      ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; r_out[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; g_out[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; b_out[3..0] ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+-------------+--------+----------+-------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "hdmi_de10:hdmi_out0"                                                                   ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; res_out ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 73                          ;
; cycloneiii_ff         ; 48                          ;
;     ENA               ; 2                           ;
;     ENA SCLR          ; 10                          ;
;     SCLR              ; 11                          ;
;     plain             ; 25                          ;
; cycloneiii_lcell_comb ; 325                         ;
;     arith             ; 77                          ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 29                          ;
;         3 data inputs ; 46                          ;
;     normal            ; 248                         ;
;         0 data inputs ; 9                           ;
;         1 data inputs ; 2                           ;
;         2 data inputs ; 30                          ;
;         3 data inputs ; 48                          ;
;         4 data inputs ; 159                         ;
;                       ;                             ;
; Max LUT depth         ; 28.90                       ;
; Average LUT depth     ; 17.91                       ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition
    Info: Processing started: Fri Sep 24 20:19:43 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off calculette_v3 -c calculette_v3
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file choix_afficheur.vhd
    Info (12022): Found design unit 1: choix_display-archi_choix_display File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/choix_afficheur.vhd Line: 11
    Info (12023): Found entity 1: choix_display File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/choix_afficheur.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file calculette.vhd
    Info (12022): Found design unit 1: calculator4bits-behavioral File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 28
    Info (12023): Found entity 1: calculator4bits File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file add_4bits.vhd
    Info (12022): Found design unit 1: add4bits-archi_add4bits File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/add_4bits.vhd Line: 12
    Info (12023): Found entity 1: add4bits File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/add_4bits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file multi_4bits.vhd
    Info (12022): Found design unit 1: multi4bits-archi_multi4bits File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd Line: 12
    Info (12023): Found entity 1: multi4bits File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file controladd.vhd
    Info (12022): Found design unit 1: ErorControlAdd-archi_errorAdd File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/controlAdd.vhd Line: 9
    Info (12023): Found entity 1: ErorControlAdd File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/controlAdd.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file controlmulti.vhd
    Info (12022): Found design unit 1: ErorControlMulti-archi_errorMulti File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/controlMulti.vhd Line: 11
    Info (12023): Found entity 1: ErorControlMulti File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/controlMulti.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file precla.vhd
    Info (12022): Found design unit 1: preCLA-archi_preCLA File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/preCLA.vhd Line: 11
    Info (12023): Found entity 1: preCLA File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/preCLA.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdmi.vhd
    Info (12022): Found design unit 1: result_img-behavioral File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi.vhd Line: 20
    Info (12023): Found entity 1: result_img File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file hdmi_de10.vhd
    Info (12022): Found design unit 1: hdmi_de10-archi_hdmi_de10 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi_de10.vhd Line: 20
    Info (12023): Found entity 1: hdmi_de10 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi_de10.vhd Line: 6
Info (12021): Found 2 design units, including 1 entities, in source file 7segments.vhd
    Info (12022): Found design unit 1: seg7-archi_seg7 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/7segments.vhd Line: 11
    Info (12023): Found entity 1: seg7 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/7segments.vhd Line: 4
Info (12021): Found 2 design units, including 1 entities, in source file sep_diz_unit.vhd
    Info (12022): Found design unit 1: separateur_diz_unit-archi_sep_diz_unit File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd Line: 12
    Info (12023): Found entity 1: separateur_diz_unit File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd Line: 5
Info (12127): Elaborating entity "calculator4bits" for the top level hierarchy
Warning (10541): VHDL Signal Declaration warning at calculette.vhd(30): used implicit default value for signal "ResCLA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 30
Warning (10541): VHDL Signal Declaration warning at calculette.vhd(37): used implicit default value for signal "erorCLA" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 37
Warning (10631): VHDL Process Statement warning at calculette.vhd(103): inferring latch(es) for signal or variable "eror", which holds its previous value in one or more paths through the process File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 103
Info (10041): Inferred latch for "eror" at calculette.vhd(103) File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 103
Info (12129): Elaborating entity "add4bits" using architecture "A:archi_add4bits" for hierarchy "add4bits:add0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 49
Info (12128): Elaborating entity "ErorControlAdd" for hierarchy "ErorControlAdd:controlAdd" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 59
Info (12128): Elaborating entity "multi4bits" for hierarchy "multi4bits:multi0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 79
Warning (10492): VHDL Process Statement warning at multi_4bits.vhd(26): signal "mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd Line: 26
Info (12128): Elaborating entity "ErorControlMulti" for hierarchy "ErorControlMulti:controlMulti" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 88
Info (12128): Elaborating entity "choix_display" for hierarchy "choix_display:choix_d0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 115
Info (12128): Elaborating entity "separateur_diz_unit" for hierarchy "separateur_diz_unit:sepA" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 129
Warning (10541): VHDL Signal Declaration warning at sep_diz_unit.vhd(8): used implicit default value for signal "dizaine" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd Line: 8
Warning (10541): VHDL Signal Declaration warning at sep_diz_unit.vhd(8): used implicit default value for signal "unite" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations. File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd Line: 8
Warning (10036): Verilog HDL or VHDL warning at sep_diz_unit.vhd(16): object "unit" assigned a value but never read File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd Line: 16
Warning (10492): VHDL Process Statement warning at sep_diz_unit.vhd(18): signal "mode" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/sep_diz_unit.vhd Line: 18
Info (12128): Elaborating entity "seg7" for hierarchy "seg7:ledA0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 156
Info (12128): Elaborating entity "hdmi_de10" for hierarchy "hdmi_de10:hdmi_out0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 199
Info (12129): Elaborating entity "result_img" using architecture "A:behavioral" for hierarchy "hdmi_de10:hdmi_out0|result_img:res_img" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi_de10.vhd Line: 45
Info (278001): Inferred 3 megafunctions from design logic
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "multi4bits:multi0|Mult0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd Line: 30
    Info (278003): Inferred multiplier megafunction ("lpm_mult") from the following logic: "multi4bits:multi0|Mult1" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd Line: 35
    Info (278004): Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "hdmi_de10:hdmi_out0|result_img:res_img|Div0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi.vhd Line: 97
Info (12130): Elaborated megafunction instantiation "multi4bits:multi0|lpm_mult:Mult0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd Line: 30
Info (12133): Instantiated megafunction "multi4bits:multi0|lpm_mult:Mult0" with the following parameter: File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd Line: 30
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_WIDTHR" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "UNSIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_9js.tdf
    Info (12023): Found entity 1: mult_9js File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_9js.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "multi4bits:multi0|lpm_mult:Mult1" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd Line: 35
Info (12133): Instantiated megafunction "multi4bits:multi0|lpm_mult:Mult1" with the following parameter: File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/multi_4bits.vhd Line: 35
    Info (12134): Parameter "LPM_WIDTHA" = "4"
    Info (12134): Parameter "LPM_WIDTHB" = "4"
    Info (12134): Parameter "LPM_WIDTHP" = "8"
    Info (12134): Parameter "LPM_WIDTHR" = "8"
    Info (12134): Parameter "LPM_WIDTHS" = "1"
    Info (12134): Parameter "LPM_REPRESENTATION" = "SIGNED"
    Info (12134): Parameter "INPUT_A_IS_CONSTANT" = "NO"
    Info (12134): Parameter "INPUT_B_IS_CONSTANT" = "NO"
    Info (12134): Parameter "MAXIMIZE_SPEED" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/mult_6cs.tdf
    Info (12023): Found entity 1: mult_6cs File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_6cs.tdf Line: 28
Info (12130): Elaborated megafunction instantiation "hdmi_de10:hdmi_out0|result_img:res_img|lpm_divide:Div0" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi.vhd Line: 97
Info (12133): Instantiated megafunction "hdmi_de10:hdmi_out0|result_img:res_img|lpm_divide:Div0" with the following parameter: File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/hdmi.vhd Line: 97
    Info (12134): Parameter "LPM_WIDTHN" = "5"
    Info (12134): Parameter "LPM_WIDTHD" = "5"
    Info (12134): Parameter "LPM_NREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_DREPRESENTATION" = "SIGNED"
    Info (12134): Parameter "LPM_HINT" = "LPM_REMAINDERPOSITIVE=FALSE"
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_divide_v9o.tdf
    Info (12023): Found entity 1: lpm_divide_v9o File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/lpm_divide_v9o.tdf Line: 24
Info (12021): Found 1 design units, including 1 entities, in source file db/abs_divider_4ag.tdf
    Info (12023): Found entity 1: abs_divider_4ag File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/abs_divider_4ag.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/alt_u_div_see.tdf
    Info (12023): Found entity 1: alt_u_div_see File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/alt_u_div_see.tdf Line: 26
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_t3c.tdf
    Info (12023): Found entity 1: add_sub_t3c File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/add_sub_t3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/add_sub_u3c.tdf
    Info (12023): Found entity 1: add_sub_u3c File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/add_sub_u3c.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/lpm_abs_o99.tdf
    Info (12023): Found entity 1: lpm_abs_o99 File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/lpm_abs_o99.tdf Line: 24
Warning (14284): Synthesized away the following node(s):
    Warning (14285): Synthesized away the following LCELL buffer node(s):
        Warning (14320): Synthesized away node "multi4bits:multi0|lpm_mult:Mult0|mult_9js:auto_generated|le5a[4]" File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/db/mult_9js.tdf Line: 42
Info (13014): Ignored 84 buffer(s)
    Info (13016): Ignored 10 CARRY_SUM buffer(s)
    Info (13019): Ignored 74 SOFT buffer(s)
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX0[0]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 12
    Warning (13410): Pin "HEX0[1]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 12
    Warning (13410): Pin "HEX0[2]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 12
    Warning (13410): Pin "HEX0[3]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 12
    Warning (13410): Pin "HEX0[4]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 12
    Warning (13410): Pin "HEX0[5]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 12
    Warning (13410): Pin "HEX0[6]" is stuck at VCC File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 12
    Warning (13410): Pin "HEX1[0]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 13
    Warning (13410): Pin "HEX1[1]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 13
    Warning (13410): Pin "HEX1[2]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 13
    Warning (13410): Pin "HEX1[3]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 13
    Warning (13410): Pin "HEX1[4]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 13
    Warning (13410): Pin "HEX1[5]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 13
    Warning (13410): Pin "HEX1[6]" is stuck at VCC File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 13
    Warning (13410): Pin "HEX2[0]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 14
    Warning (13410): Pin "HEX2[1]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 14
    Warning (13410): Pin "HEX2[2]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 14
    Warning (13410): Pin "HEX2[3]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 14
    Warning (13410): Pin "HEX2[4]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 14
    Warning (13410): Pin "HEX2[5]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 14
    Warning (13410): Pin "HEX2[6]" is stuck at VCC File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 14
    Warning (13410): Pin "HEX3[0]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 15
    Warning (13410): Pin "HEX3[1]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 15
    Warning (13410): Pin "HEX3[2]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 15
    Warning (13410): Pin "HEX3[3]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 15
    Warning (13410): Pin "HEX3[4]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 15
    Warning (13410): Pin "HEX3[5]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 15
    Warning (13410): Pin "HEX3[6]" is stuck at VCC File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 15
    Warning (13410): Pin "HEX4[0]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 16
    Warning (13410): Pin "HEX4[1]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 16
    Warning (13410): Pin "HEX4[2]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 16
    Warning (13410): Pin "HEX4[3]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 16
    Warning (13410): Pin "HEX4[4]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 16
    Warning (13410): Pin "HEX4[5]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 16
    Warning (13410): Pin "HEX4[6]" is stuck at VCC File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 16
    Warning (13410): Pin "HEX5[0]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 17
    Warning (13410): Pin "HEX5[1]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 17
    Warning (13410): Pin "HEX5[2]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 17
    Warning (13410): Pin "HEX5[3]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 17
    Warning (13410): Pin "HEX5[4]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 17
    Warning (13410): Pin "HEX5[5]" is stuck at GND File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 17
    Warning (13410): Pin "HEX5[6]" is stuck at VCC File: C:/Users/33610/Documents/MyProjects-FPGA/Projet-VHDL/Projet V3/calculette.vhd Line: 17
Info (286030): Timing-Driven Synthesis is running
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Info (21057): Implemented 413 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 13 input pins
    Info (21059): Implemented 60 output pins
    Info (21061): Implemented 340 logic cells
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 55 warnings
    Info: Peak virtual memory: 4802 megabytes
    Info: Processing ended: Fri Sep 24 20:19:56 2021
    Info: Elapsed time: 00:00:13
    Info: Total CPU time (on all processors): 00:00:24


