// Seed: 675800857
module module_0 (
    output tri0 id_0,
    input  wire id_1,
    input  tri0 id_2
);
  assign id_0 = -1'd0 ? id_1 : id_1 ? id_1 : 1'b0;
  tri0 id_4 = 1;
endmodule
module module_1 (
    input  uwire id_0,
    output wand  id_1,
    output logic id_2,
    output logic id_3,
    input  tri1  id_4
);
  reg id_6 = id_0;
  initial id_6 = #(id_4) id_6;
  always @(posedge -1 && -1 && 1'b0 && -1 && id_4)
    if (1) begin : LABEL_0
      id_2 <= "";
    end
  wire id_7 = id_7;
  module_0 modCall_1 (
      id_1,
      id_4,
      id_4
  );
  assign modCall_1.id_1 = 0;
  always @(1 or -1) id_3 <= id_4;
endmodule
