

================================================================
== Vivado HLS Report for 'pointwise_conv2d_fix'
================================================================
* Date:           Fri Dec 27 12:09:31 2019

* Version:        2019.1 (Build 2552052 on Fri May 24 15:28:33 MDT 2019)
* Project:        HLS
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  20.00|    12.988|        5.00|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |                     |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name      | min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1             |    ?|    ?|         ?|          -|          -|    16|    no    |
        | + Loop 1.1          |    ?|    ?|         ?|          -|          -|    28|    no    |
        |  ++ Loop 1.1.1      |    ?|    ?|         ?|          -|          -|    28|    no    |
        |   +++ Loop 1.1.1.1  |    ?|    ?|        11|          -|          -|     ?|    no    |
        +---------------------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|     16|       0|   1241|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      -|       -|      -|    -|
|Memory           |        0|      -|      43|      8|    -|
|Multiplexer      |        -|      -|       -|   1165|    -|
|Register         |        -|      -|     370|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|     16|     413|   2414|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|      7|   ~0   |      4|    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP48E: 
    N/A

    * Memory: 
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |          Memory         |                   Module                   | BRAM_18K| FF | LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |SeparableConv2D_0_b_s_U  |pointwise_conv2d_fix_SeparableConv2D_0_b_s  |        0|  13|   4|    0|    16|   13|     1|          208|
    |SeparableConv2D_0_w_s_U  |pointwise_conv2d_fix_SeparableConv2D_0_w_s  |        0|  30|   4|    0|    16|   15|     1|          240|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+
    |Total                    |                                            |        0|  43|   8|    0|    32|   28|     2|          448|
    +-------------------------+--------------------------------------------+---------+----+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +------------------------+----------+-------+---+----+------------+------------+
    |      Variable Name     | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +------------------------+----------+-------+---+----+------------+------------+
    |grp_fu_3633_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3634_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3637_p2          |     *    |      1|  0|   6|          16|          10|
    |grp_fu_3642_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3646_p2          |     *    |      1|  0|   6|          16|          10|
    |grp_fu_3647_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3649_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3655_p2          |     *    |      1|  0|   6|          16|          10|
    |grp_fu_3656_p2          |     *    |      1|  0|   6|          16|          15|
    |grp_fu_3659_p2          |     *    |      1|  0|   6|          16|          10|
    |grp_fu_3660_p2          |     *    |      1|  0|   6|          16|          10|
    |grp_fu_3662_p2          |     *    |      1|  0|   7|          17|          15|
    |grp_fu_3663_p2          |     *    |      1|  0|   6|          16|          10|
    |grp_fu_3664_p2          |     *    |      1|  0|   6|          16|          15|
    |mul_ln23_12_fu_3648_p2  |     *    |      1|  0|   6|          16|          10|
    |mul_ln23_3_fu_3635_p2   |     *    |      1|  0|   6|          16|          15|
    |add_ln16_fu_500_p2      |     +    |      0|  0|  19|          14|          10|
    |add_ln23_18_fu_499_p2   |     +    |      0|  0|  34|          27|          27|
    |add_ln23_36_fu_478_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_37_fu_484_p2   |     +    |      0|  0|  23|          16|          16|
    |add_ln23_fu_497_p2      |     +    |      0|  0|  13|          11|          11|
    |add_ln30_fu_474_p2      |     +    |      0|  0|  21|          15|          15|
    |grp_fu_469_p2           |     +    |      0|  0|  34|          27|          27|
    |grp_fu_470_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_471_p2           |     +    |      0|  0|  34|          27|          27|
    |grp_fu_472_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_473_p2           |     +    |      0|  0|  34|          27|          27|
    |grp_fu_475_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_476_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_477_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_479_p2           |     +    |      0|  0|  34|          27|          27|
    |grp_fu_480_p2           |     +    |      0|  0|  34|          27|          27|
    |grp_fu_481_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_483_p2           |     +    |      0|  0|  34|          27|          27|
    |grp_fu_485_p2           |     +    |      0|  0|  34|          27|          27|
    |grp_fu_487_p2           |     +    |      0|  0|  34|          27|          27|
    |grp_fu_488_p2           |     +    |      0|  0|  23|          16|          16|
    |grp_fu_489_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_490_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_491_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_492_p2           |     +    |      0|  0|  34|          27|          27|
    |grp_fu_493_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_494_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_495_p2           |     +    |      0|  0|  24|          17|          17|
    |grp_fu_496_p2           |     +    |      0|  0|  23|          16|          16|
    |out_d_fu_498_p2         |     +    |      0|  0|  15|           5|           1|
    |out_h_fu_482_p2         |     +    |      0|  0|  15|           5|           1|
    |out_w_fu_486_p2         |     +    |      0|  0|  15|           5|           1|
    |sub_ln23_fu_6973_p2     |     -    |      0|  0|  13|          11|          11|
    |icmp_ln16_fu_6924_p2    |   icmp   |      0|  0|  11|           5|           6|
    |icmp_ln17_fu_6943_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln18_fu_6979_p2    |   icmp   |      0|  0|  11|           5|           4|
    |icmp_ln20_1_fu_7040_p2  |   icmp   |      0|  0|  13|          16|           1|
    |icmp_ln20_fu_6994_p2    |   icmp   |      0|  0|  13|          16|           1|
    |or_ln20_10_fu_7446_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_11_fu_7496_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_12_fu_7526_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_13_fu_7576_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_14_fu_7606_p2   |    or    |      0|  0|  16|          16|           4|
    |or_ln20_1_fu_7096_p2    |    or    |      0|  0|  16|          16|           2|
    |or_ln20_2_fu_7126_p2    |    or    |      0|  0|  16|          16|           2|
    |or_ln20_3_fu_7176_p2    |    or    |      0|  0|  16|          16|           3|
    |or_ln20_4_fu_7206_p2    |    or    |      0|  0|  16|          16|           3|
    |or_ln20_5_fu_7256_p2    |    or    |      0|  0|  16|          16|           3|
    |or_ln20_6_fu_7286_p2    |    or    |      0|  0|  16|          16|           3|
    |or_ln20_7_fu_7336_p2    |    or    |      0|  0|  16|          16|           4|
    |or_ln20_8_fu_7366_p2    |    or    |      0|  0|  16|          16|           4|
    |or_ln20_9_fu_7416_p2    |    or    |      0|  0|  16|          16|           4|
    |or_ln20_fu_7034_p2      |    or    |      0|  0|  16|          16|           1|
    |select_ln27_fu_7679_p3  |  select  |      0|  0|  15|           1|           1|
    +------------------------+----------+-------+---+----+------------+------------+
    |Total                   |          |     16|  0|1241|        1148|         858|
    +------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------+----+-----------+-----+-----------+
    |              Name              | LUT| Input Size| Bits| Total Bits|
    +--------------------------------+----+-----------+-----+-----------+
    |SeparableConv2D_0_w_s_address0  |  47|         10|    4|         40|
    |SeparableConv2D_0_w_s_address1  |  41|          8|    4|         32|
    |ap_NS_fsm                       |  89|         18|    1|         18|
    |buffer_0_0_reg_437              |   9|          2|   16|         32|
    |grp_fu_3633_p0                  |  15|          3|   16|         48|
    |grp_fu_3633_p1                  |  15|          3|   15|         45|
    |grp_fu_3634_p0                  |  15|          3|   16|         48|
    |grp_fu_3634_p1                  |  15|          3|   15|         45|
    |grp_fu_3637_p0                  |  21|          4|   16|         64|
    |grp_fu_3642_p0                  |  15|          3|   16|         48|
    |grp_fu_3642_p1                  |  15|          3|   15|         45|
    |grp_fu_3646_p0                  |  15|          3|   16|         48|
    |grp_fu_3647_p0                  |  15|          3|   16|         48|
    |grp_fu_3647_p1                  |  15|          3|   15|         45|
    |grp_fu_3649_p0                  |  15|          3|   16|         48|
    |grp_fu_3649_p1                  |  15|          3|   15|         45|
    |grp_fu_3655_p0                  |  15|          3|   16|         48|
    |grp_fu_3656_p0                  |  15|          3|   16|         48|
    |grp_fu_3656_p1                  |  15|          3|   15|         45|
    |grp_fu_3659_p0                  |  15|          3|   16|         48|
    |grp_fu_3660_p0                  |  15|          3|   16|         48|
    |grp_fu_3662_p0                  |  21|          4|   17|         68|
    |grp_fu_3662_p1                  |  15|          3|   15|         45|
    |grp_fu_3663_p0                  |  15|          3|   16|         48|
    |grp_fu_3664_p0                  |  15|          3|   16|         48|
    |grp_fu_3664_p1                  |  15|          3|   15|         45|
    |grp_fu_469_p0                   |  15|          3|   27|         81|
    |grp_fu_469_p1                   |  15|          3|   27|         81|
    |grp_fu_470_p0                   |  15|          3|   17|         51|
    |grp_fu_470_p1                   |  15|          3|   17|         51|
    |grp_fu_472_p0                   |  15|          3|   17|         51|
    |grp_fu_472_p1                   |  15|          3|   17|         51|
    |grp_fu_473_p0                   |  15|          3|   27|         81|
    |grp_fu_473_p1                   |  15|          3|   27|         81|
    |grp_fu_475_p1                   |  15|          3|   17|         51|
    |grp_fu_476_p0                   |  15|          3|   16|         48|
    |grp_fu_476_p1                   |  15|          3|   16|         48|
    |grp_fu_477_p1                   |  15|          3|   17|         51|
    |grp_fu_479_p0                   |  15|          3|   27|         81|
    |grp_fu_481_p0                   |  15|          3|   17|         51|
    |grp_fu_481_p1                   |  15|          3|   17|         51|
    |grp_fu_487_p0                   |  15|          3|   27|         81|
    |grp_fu_487_p1                   |  15|          3|   27|         81|
    |grp_fu_488_p0                   |  15|          3|   16|         48|
    |grp_fu_488_p1                   |  15|          3|   16|         48|
    |grp_fu_489_p0                   |  15|          3|   17|         51|
    |grp_fu_489_p1                   |  15|          3|   17|         51|
    |grp_fu_490_p0                   |  15|          3|   17|         51|
    |grp_fu_490_p1                   |  15|          3|   17|         51|
    |grp_fu_491_p1                   |  15|          3|   17|         51|
    |grp_fu_492_p0                   |  15|          3|   27|         81|
    |grp_fu_493_p0                   |  15|          3|   17|         51|
    |grp_fu_493_p1                   |  15|          3|   17|         51|
    |grp_fu_494_p1                   |  15|          3|   17|         51|
    |grp_fu_495_p0                   |  15|          3|   17|         51|
    |grp_fu_495_p1                   |  15|          3|   17|         51|
    |grp_fu_496_p0                   |  15|          3|   16|         48|
    |grp_fu_496_p1                   |  15|          3|   16|         48|
    |in_d_0_0_reg_447                |   9|          2|   16|         32|
    |input_r_address0                |  47|         10|   14|        140|
    |input_r_address1                |  41|          8|   14|        112|
    |out_d_0_reg_392                 |   9|          2|    5|         10|
    |out_h_0_reg_415                 |   9|          2|    5|         10|
    |out_w_0_reg_426                 |   9|          2|    5|         10|
    |phi_mul_reg_404                 |   9|          2|   14|         28|
    |reg_2440                        |   9|          2|   16|         32|
    |reg_459                         |  15|          3|   16|         48|
    +--------------------------------+----+-----------+-----+-----------+
    |Total                           |1165|        235| 1093|       3466|
    +--------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |add_ln16_reg_831      |  14|   0|   14|          0|
    |add_ln23_34_reg_1426  |  16|   0|   16|          0|
    |add_ln23_36_reg_2434  |  16|   0|   16|          0|
    |add_ln23_37_reg_2431  |  16|   0|   16|          0|
    |add_ln23_39_reg_2169  |  16|   0|   16|          0|
    |add_ln23_3_reg_1429   |  16|   0|   16|          0|
    |add_ln23_40_reg_2849  |  16|   0|   16|          0|
    |add_ln23_43_reg_3057  |  16|   0|   16|          0|
    |add_ln23_44_reg_3054  |  16|   0|   16|          0|
    |add_ln23_46_reg_3331  |  16|   0|   16|          0|
    |add_ln30_reg_1708     |  15|   0|   15|          0|
    |ap_CS_fsm             |  17|   0|   17|          0|
    |buffer_0_0_reg_437    |  16|   0|   16|          0|
    |icmp_ln20_reg_7760    |   1|   0|    1|          0|
    |in_d_0_0_reg_447      |  16|   0|   16|          0|
    |out_d_0_reg_392       |   5|   0|    5|          0|
    |out_d_reg_836         |   5|   0|    5|          0|
    |out_h_0_reg_415       |   5|   0|    5|          0|
    |out_h_reg_999         |   5|   0|    5|          0|
    |out_w_0_reg_426       |   5|   0|    5|          0|
    |out_w_reg_1252        |   5|   0|    5|          0|
    |phi_mul_reg_404       |  14|   0|   14|          0|
    |reg_2440              |  16|   0|   16|          0|
    |reg_459               |  16|   0|   16|          0|
    |sext_ln19_reg_7730    |  16|   0|   16|          0|
    |sext_ln23_reg_7746    |  27|   0|   27|          0|
    |sub_ln23_reg_7738     |   9|   0|   11|          2|
    |zext_ln16_reg_7701    |  14|   0|   15|          1|
    |zext_ln30_1_reg_7714  |   5|   0|   17|         12|
    +----------------------+----+----+-----+-----------+
    |Total                 | 370|   0|  385|         15|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+----------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-------------------+-----+-----+------------+----------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_start           |  in |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_done            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_idle            | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|ap_ready           | out |    1| ap_ctrl_hs | pointwise_conv2d_fix | return value |
|input_r_address0   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |        input_r       |     array    |
|input_r_address1   | out |   14|  ap_memory |        input_r       |     array    |
|input_r_ce1        | out |    1|  ap_memory |        input_r       |     array    |
|input_r_q1         |  in |   16|  ap_memory |        input_r       |     array    |
|output_r_address0  | out |   14|  ap_memory |       output_r       |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r       |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r       |     array    |
+-------------------+-----+-----+------------+----------------------+--------------+

