/***************************************************************************
 *     Copyright (c) 1999-2013, Broadcom Corporation
 *     All Rights Reserved
 *     Confidential Property of Broadcom Corporation
 *
 *
 * THIS SOFTWARE MAY ONLY BE USED SUBJECT TO AN EXECUTED SOFTWARE LICENSE
 * AGREEMENT  BETWEEN THE USER AND BROADCOM.  YOU HAVE NO RIGHT TO USE OR
 * EXPLOIT THIS MATERIAL EXCEPT SUBJECT TO THE TERMS OF SUCH AN AGREEMENT.
 *
 * $brcm_Workfile: $
 * $brcm_Revision: $
 * $brcm_Date: $
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 *
 * Date:           Generated on              Mon Sep 23 09:50:36 2013
 *                 Full Compile MD5 Checksum fcccce298b546dd6a1f4cbad288478da
 *                   (minus title and desc)  
 *                 MD5 Checksum              211556602e37a33262598b3d5eeba81c
 *
 * Compiled with:  RDB Utility               combo_header.pl
 *                 RDB Parser                3.0
 *                 unknown                   unknown
 *                 Perl Interpreter          5.008008
 *                 Operating System          linux
 *
 * Revision History:
 *
 * $brcm_Log: $
 * 
 ***************************************************************************/

#ifndef BCHP_XPT_WDMA_PM_CONTROL_H__
#define BCHP_XPT_WDMA_PM_CONTROL_H__

/***************************************************************************
 *XPT_WDMA_PM_CONTROL
 ***************************************************************************/
#define BCHP_XPT_WDMA_PM_CONTROL_INTERVAL        0x00a68500 /* Performance Monitor Interval (108 MHz clocks) */
#define BCHP_XPT_WDMA_PM_CONTROL_STATS_GUARD     0x00a68504 /* Performance Monitor Stats Guard */
#define BCHP_XPT_WDMA_PM_CONTROL_MODE            0x00a68508 /* Performance Monitor Mode of operation */
#define BCHP_XPT_WDMA_PM_CONTROL_ARM             0x00a6850c /* ARM Bit */
#define BCHP_XPT_WDMA_PM_CONTROL_READY           0x00a68510 /* READY Bit */

/***************************************************************************
 *INTERVAL - Performance Monitor Interval (108 MHz clocks)
 ***************************************************************************/
/* XPT_WDMA_PM_CONTROL :: INTERVAL :: PM_INTERVAL [31:00] */
#define BCHP_XPT_WDMA_PM_CONTROL_INTERVAL_PM_INTERVAL_MASK         0xffffffff
#define BCHP_XPT_WDMA_PM_CONTROL_INTERVAL_PM_INTERVAL_SHIFT        0
#define BCHP_XPT_WDMA_PM_CONTROL_INTERVAL_PM_INTERVAL_DEFAULT      0x066ff300

/***************************************************************************
 *STATS_GUARD - Performance Monitor Stats Guard
 ***************************************************************************/
/* XPT_WDMA_PM_CONTROL :: STATS_GUARD :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_CONTROL_STATS_GUARD_reserved0_MASK        0xfffffffe
#define BCHP_XPT_WDMA_PM_CONTROL_STATS_GUARD_reserved0_SHIFT       1

/* XPT_WDMA_PM_CONTROL :: STATS_GUARD :: STATS_GUARD [00:00] */
#define BCHP_XPT_WDMA_PM_CONTROL_STATS_GUARD_STATS_GUARD_MASK      0x00000001
#define BCHP_XPT_WDMA_PM_CONTROL_STATS_GUARD_STATS_GUARD_SHIFT     0
#define BCHP_XPT_WDMA_PM_CONTROL_STATS_GUARD_STATS_GUARD_DEFAULT   0x00000000

/***************************************************************************
 *MODE - Performance Monitor Mode of operation
 ***************************************************************************/
/* XPT_WDMA_PM_CONTROL :: MODE :: reserved0 [31:02] */
#define BCHP_XPT_WDMA_PM_CONTROL_MODE_reserved0_MASK               0xfffffffc
#define BCHP_XPT_WDMA_PM_CONTROL_MODE_reserved0_SHIFT              2

/* XPT_WDMA_PM_CONTROL :: MODE :: MODE [01:00] */
#define BCHP_XPT_WDMA_PM_CONTROL_MODE_MODE_MASK                    0x00000003
#define BCHP_XPT_WDMA_PM_CONTROL_MODE_MODE_SHIFT                   0
#define BCHP_XPT_WDMA_PM_CONTROL_MODE_MODE_DEFAULT                 0x00000000
#define BCHP_XPT_WDMA_PM_CONTROL_MODE_MODE_NORMAL                  0
#define BCHP_XPT_WDMA_PM_CONTROL_MODE_MODE_WATERMARK               1
#define BCHP_XPT_WDMA_PM_CONTROL_MODE_MODE_ONE_SHOT                2
#define BCHP_XPT_WDMA_PM_CONTROL_MODE_MODE_COUNTER                 3

/***************************************************************************
 *ARM - ARM Bit
 ***************************************************************************/
/* XPT_WDMA_PM_CONTROL :: ARM :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_CONTROL_ARM_reserved0_MASK                0xfffffffe
#define BCHP_XPT_WDMA_PM_CONTROL_ARM_reserved0_SHIFT               1

/* XPT_WDMA_PM_CONTROL :: ARM :: ARM [00:00] */
#define BCHP_XPT_WDMA_PM_CONTROL_ARM_ARM_MASK                      0x00000001
#define BCHP_XPT_WDMA_PM_CONTROL_ARM_ARM_SHIFT                     0
#define BCHP_XPT_WDMA_PM_CONTROL_ARM_ARM_DEFAULT                   0x00000000

/***************************************************************************
 *READY - READY Bit
 ***************************************************************************/
/* XPT_WDMA_PM_CONTROL :: READY :: reserved0 [31:01] */
#define BCHP_XPT_WDMA_PM_CONTROL_READY_reserved0_MASK              0xfffffffe
#define BCHP_XPT_WDMA_PM_CONTROL_READY_reserved0_SHIFT             1

/* XPT_WDMA_PM_CONTROL :: READY :: READY [00:00] */
#define BCHP_XPT_WDMA_PM_CONTROL_READY_READY_MASK                  0x00000001
#define BCHP_XPT_WDMA_PM_CONTROL_READY_READY_SHIFT                 0
#define BCHP_XPT_WDMA_PM_CONTROL_READY_READY_DEFAULT               0x00000000

#endif /* #ifndef BCHP_XPT_WDMA_PM_CONTROL_H__ */

/* End of File */
