Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.2 (win64) Build 1266856 Fri Jun 26 16:35:25 MDT 2015
| Date         : Sat Jul 02 11:52:35 2016
| Host         : WIN-K3K4L7S5779 running 64-bit Service Pack 1  (build 7601)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file One_Cycle_timing_summary_routed.rpt -rpx One_Cycle_timing_summary_routed.rpx
| Design       : One_Cycle
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.14 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: DigitClk/ClkOutput_reg/C (HIGH)

 There are 1197 register/latch pins with no clock driven by root clock pin: SysClk/ClkOutput_reg/C (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 53 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.571        0.000                      0                   66        0.096        0.000                      0                   66        4.500        0.000                       0                    67  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.571        0.000                      0                   66        0.096        0.000                      0                   66        4.500        0.000                       0                    67  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.571ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.096ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.571ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.443ns  (logic 2.155ns (48.499%)  route 2.288ns (51.501%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.710     5.068    DigitClk/CLK
    SLICE_X0Y100         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          1.169     6.693    DigitClk/count_reg_n_0_[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.273 r  DigitClk/count_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.273    DigitClk/count_reg[4]_i_2__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  DigitClk/count_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.387    DigitClk/count_reg[8]_i_2__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  DigitClk/count_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    DigitClk/count_reg[12]_i_2__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  DigitClk/count_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     7.616    DigitClk/count_reg[16]_i_2__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  DigitClk/count_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.730    DigitClk/count_reg[20]_i_2__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  DigitClk/count_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.844    DigitClk/count_reg[24]_i_2__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.066 r  DigitClk/count_reg[28]_i_2__0/O[0]
                         net (fo=1, routed)           1.119     9.185    DigitClk/count_reg[28]_i_2__0_n_7
    SLICE_X0Y101         LUT3 (Prop_lut3_I2_O)        0.327     9.512 r  DigitClk/count[25]_i_1__0/O
                         net (fo=1, routed)           0.000     9.512    DigitClk/count[25]
    SLICE_X0Y101         FDCE                                         r  DigitClk/count_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.590    14.775    DigitClk/CLK
    SLICE_X0Y101         FDCE                                         r  DigitClk/count_reg[25]/C
                         clock pessimism              0.268    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X0Y101         FDCE (Setup_fdce_C_D)        0.075    15.083    DigitClk/count_reg[25]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.512    
  -------------------------------------------------------------------
                         slack                                  5.571    

Slack (MET) :             5.594ns  (required time - arrival time)
  Source:                 SysClk/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.423ns  (logic 1.024ns (23.150%)  route 3.399ns (76.850%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.725     5.084    SysClk/CLK
    SLICE_X6Y97          FDCE                                         r  SysClk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.478     5.562 r  SysClk/count_reg[6]/Q
                         net (fo=2, routed)           0.874     6.436    SysClk/count[6]
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.298     6.734 r  SysClk/count[31]_i_6/O
                         net (fo=1, routed)           1.093     7.827    SysClk/count[31]_i_6_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.951 r  SysClk/count[31]_i_2/O
                         net (fo=33, routed)          1.432     9.383    SysClk/count[31]_i_2_n_0
    SLICE_X6Y95          LUT3 (Prop_lut3_I0_O)        0.124     9.507 r  SysClk/count[7]_i_1/O
                         net (fo=1, routed)           0.000     9.507    SysClk/count_0[7]
    SLICE_X6Y95          FDCE                                         r  SysClk/count_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.603    14.789    SysClk/CLK
    SLICE_X6Y95          FDCE                                         r  SysClk/count_reg[7]/C
                         clock pessimism              0.269    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X6Y95          FDCE (Setup_fdce_C_D)        0.079    15.101    SysClk/count_reg[7]
  -------------------------------------------------------------------
                         required time                         15.101    
                         arrival time                          -9.507    
  -------------------------------------------------------------------
                         slack                                  5.594    

Slack (MET) :             5.604ns  (required time - arrival time)
  Source:                 SysClk/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.452ns  (logic 1.053ns (23.651%)  route 3.399ns (76.349%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.725     5.084    SysClk/CLK
    SLICE_X6Y97          FDCE                                         r  SysClk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.478     5.562 r  SysClk/count_reg[6]/Q
                         net (fo=2, routed)           0.874     6.436    SysClk/count[6]
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.298     6.734 r  SysClk/count[31]_i_6/O
                         net (fo=1, routed)           1.093     7.827    SysClk/count[31]_i_6_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.951 r  SysClk/count[31]_i_2/O
                         net (fo=33, routed)          1.432     9.383    SysClk/count[31]_i_2_n_0
    SLICE_X6Y95          LUT3 (Prop_lut3_I0_O)        0.153     9.536 r  SysClk/count[8]_i_1/O
                         net (fo=1, routed)           0.000     9.536    SysClk/count_0[8]
    SLICE_X6Y95          FDCE                                         r  SysClk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.603    14.789    SysClk/CLK
    SLICE_X6Y95          FDCE                                         r  SysClk/count_reg[8]/C
                         clock pessimism              0.269    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X6Y95          FDCE (Setup_fdce_C_D)        0.118    15.140    SysClk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         15.140    
                         arrival time                          -9.536    
  -------------------------------------------------------------------
                         slack                                  5.604    

Slack (MET) :             5.634ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.335ns  (logic 0.964ns (22.235%)  route 3.371ns (77.764%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.726     5.085    DigitClk/CLK
    SLICE_X0Y98          FDCE                                         r  DigitClk/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  DigitClk/count_reg[9]/Q
                         net (fo=2, routed)           0.688     6.192    DigitClk/count_reg_n_0_[9]
    SLICE_X0Y98          LUT6 (Prop_lut6_I1_O)        0.297     6.489 r  DigitClk/count[31]_i_6__0/O
                         net (fo=1, routed)           1.095     7.584    DigitClk/count[31]_i_6__0_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.708 r  DigitClk/count[31]_i_2__0/O
                         net (fo=33, routed)          1.588     9.296    DigitClk/count[31]_i_2__0_n_0
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.124     9.420 r  DigitClk/count[2]_i_1__0/O
                         net (fo=1, routed)           0.000     9.420    DigitClk/count[2]
    SLICE_X0Y96          FDCE                                         r  DigitClk/count_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.605    14.791    DigitClk/CLK
    SLICE_X0Y96          FDCE                                         r  DigitClk/count_reg[2]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.031    15.054    DigitClk/count_reg[2]
  -------------------------------------------------------------------
                         required time                         15.054    
                         arrival time                          -9.420    
  -------------------------------------------------------------------
                         slack                                  5.634    

Slack (MET) :             5.644ns  (required time - arrival time)
  Source:                 SysClk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[29]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.213ns  (logic 2.528ns (59.999%)  route 1.685ns (40.001%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.724     5.083    SysClk/CLK
    SLICE_X6Y95          FDCE                                         r  SysClk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.561 r  SysClk/count_reg[2]/Q
                         net (fo=2, routed)           0.818     6.379    SysClk/count[2]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     7.224 r  SysClk/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.224    SysClk/count_reg[4]_i_2_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  SysClk/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.338    SysClk/count_reg[8]_i_2_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  SysClk/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    SysClk/count_reg[12]_i_2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  SysClk/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.566    SysClk/count_reg[16]_i_2_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  SysClk/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.680    SysClk/count_reg[20]_i_2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  SysClk/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.794    SysClk/count_reg[24]_i_2_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.908 r  SysClk/count_reg[28]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.908    SysClk/count_reg[28]_i_2_n_0
    SLICE_X5Y102         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.130 r  SysClk/count_reg[31]_i_3/O[0]
                         net (fo=1, routed)           0.867     8.997    SysClk/data0[29]
    SLICE_X4Y102         LUT3 (Prop_lut3_I2_O)        0.299     9.296 r  SysClk/count[29]_i_1/O
                         net (fo=1, routed)           0.000     9.296    SysClk/count_0[29]
    SLICE_X4Y102         FDCE                                         r  SysClk/count_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    14.773    SysClk/CLK
    SLICE_X4Y102         FDCE                                         r  SysClk/count_reg[29]/C
                         clock pessimism              0.173    14.946    
                         clock uncertainty           -0.035    14.911    
    SLICE_X4Y102         FDCE (Setup_fdce_C_D)        0.029    14.940    SysClk/count_reg[29]
  -------------------------------------------------------------------
                         required time                         14.940    
                         arrival time                          -9.296    
  -------------------------------------------------------------------
                         slack                                  5.644    

Slack (MET) :             5.650ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[9]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.363ns  (logic 0.992ns (22.735%)  route 3.371ns (77.265%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.791ns = ( 14.791 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.726     5.085    DigitClk/CLK
    SLICE_X0Y98          FDCE                                         r  DigitClk/count_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y98          FDCE (Prop_fdce_C_Q)         0.419     5.504 r  DigitClk/count_reg[9]/Q
                         net (fo=2, routed)           0.688     6.192    DigitClk/count_reg_n_0_[9]
    SLICE_X0Y98          LUT6 (Prop_lut6_I1_O)        0.297     6.489 r  DigitClk/count[31]_i_6__0/O
                         net (fo=1, routed)           1.095     7.584    DigitClk/count[31]_i_6__0_n_0
    SLICE_X0Y101         LUT6 (Prop_lut6_I2_O)        0.124     7.708 r  DigitClk/count[31]_i_2__0/O
                         net (fo=33, routed)          1.588     9.296    DigitClk/count[31]_i_2__0_n_0
    SLICE_X0Y96          LUT3 (Prop_lut3_I0_O)        0.152     9.448 r  DigitClk/count[3]_i_1__0/O
                         net (fo=1, routed)           0.000     9.448    DigitClk/count[3]
    SLICE_X0Y96          FDCE                                         r  DigitClk/count_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.605    14.791    DigitClk/CLK
    SLICE_X0Y96          FDCE                                         r  DigitClk/count_reg[3]/C
                         clock pessimism              0.268    15.059    
                         clock uncertainty           -0.035    15.023    
    SLICE_X0Y96          FDCE (Setup_fdce_C_D)        0.075    15.098    DigitClk/count_reg[3]
  -------------------------------------------------------------------
                         required time                         15.098    
                         arrival time                          -9.448    
  -------------------------------------------------------------------
                         slack                                  5.650    

Slack (MET) :             5.684ns  (required time - arrival time)
  Source:                 SysClk/count_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[28]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.219ns  (logic 2.537ns (60.133%)  route 1.682ns (39.867%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.137ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.083ns
    Clock Pessimism Removal (CPR):    0.173ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.724     5.083    SysClk/CLK
    SLICE_X6Y95          FDCE                                         r  SysClk/count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y95          FDCE (Prop_fdce_C_Q)         0.478     5.561 r  SysClk/count_reg[2]/Q
                         net (fo=2, routed)           0.818     6.379    SysClk/count[2]
    SLICE_X5Y95          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.845     7.224 r  SysClk/count_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.224    SysClk/count_reg[4]_i_2_n_0
    SLICE_X5Y96          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.338 r  SysClk/count_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.338    SysClk/count_reg[8]_i_2_n_0
    SLICE_X5Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.452 r  SysClk/count_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.452    SysClk/count_reg[12]_i_2_n_0
    SLICE_X5Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.566 r  SysClk/count_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.566    SysClk/count_reg[16]_i_2_n_0
    SLICE_X5Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.680 r  SysClk/count_reg[20]_i_2/CO[3]
                         net (fo=1, routed)           0.001     7.680    SysClk/count_reg[20]_i_2_n_0
    SLICE_X5Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.794 r  SysClk/count_reg[24]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.794    SysClk/count_reg[24]_i_2_n_0
    SLICE_X5Y101         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.107 r  SysClk/count_reg[28]_i_2/O[3]
                         net (fo=1, routed)           0.863     8.971    SysClk/data0[28]
    SLICE_X4Y101         LUT3 (Prop_lut3_I2_O)        0.331     9.302 r  SysClk/count[28]_i_1/O
                         net (fo=1, routed)           0.000     9.302    SysClk/count_0[28]
    SLICE_X4Y101         FDCE                                         r  SysClk/count_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.588    14.773    SysClk/CLK
    SLICE_X4Y101         FDCE                                         r  SysClk/count_reg[28]/C
                         clock pessimism              0.173    14.946    
                         clock uncertainty           -0.035    14.911    
    SLICE_X4Y101         FDCE (Setup_fdce_C_D)        0.075    14.986    SysClk/count_reg[28]
  -------------------------------------------------------------------
                         required time                         14.986    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.684    

Slack (MET) :             5.740ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.275ns  (logic 2.291ns (53.593%)  route 1.984ns (46.407%))
  Logic Levels:           9  (CARRY4=8 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.710     5.068    DigitClk/CLK
    SLICE_X0Y100         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          1.169     6.693    DigitClk/count_reg_n_0_[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.273 r  DigitClk/count_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.273    DigitClk/count_reg[4]_i_2__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  DigitClk/count_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.387    DigitClk/count_reg[8]_i_2__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  DigitClk/count_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    DigitClk/count_reg[12]_i_2__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  DigitClk/count_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     7.616    DigitClk/count_reg[16]_i_2__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  DigitClk/count_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.730    DigitClk/count_reg[20]_i_2__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  DigitClk/count_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.844    DigitClk/count_reg[24]_i_2__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.958 r  DigitClk/count_reg[28]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.958    DigitClk/count_reg[28]_i_2__0_n_0
    SLICE_X1Y103         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.197 r  DigitClk/count_reg[31]_i_3__0/O[2]
                         net (fo=1, routed)           0.814     9.011    DigitClk/count_reg[31]_i_3__0_n_5
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.332     9.343 r  DigitClk/count[31]_i_1__0/O
                         net (fo=1, routed)           0.000     9.343    DigitClk/count[31]
    SLICE_X0Y102         FDCE                                         r  DigitClk/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.590    14.775    DigitClk/CLK
    SLICE_X0Y102         FDCE                                         r  DigitClk/count_reg[31]/C
                         clock pessimism              0.268    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.075    15.083    DigitClk/count_reg[31]
  -------------------------------------------------------------------
                         required time                         15.083    
                         arrival time                          -9.343    
  -------------------------------------------------------------------
                         slack                                  5.740    

Slack (MET) :             5.741ns  (required time - arrival time)
  Source:                 SysClk/count_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.274ns  (logic 1.024ns (23.957%)  route 3.250ns (76.043%))
  Logic Levels:           3  (LUT3=1 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.789ns = ( 14.789 - 10.000 ) 
    Source Clock Delay      (SCD):    5.084ns
    Clock Pessimism Removal (CPR):    0.269ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.725     5.084    SysClk/CLK
    SLICE_X6Y97          FDCE                                         r  SysClk/count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.478     5.562 r  SysClk/count_reg[6]/Q
                         net (fo=2, routed)           0.874     6.436    SysClk/count[6]
    SLICE_X7Y97          LUT6 (Prop_lut6_I3_O)        0.298     6.734 r  SysClk/count[31]_i_6/O
                         net (fo=1, routed)           1.093     7.827    SysClk/count[31]_i_6_n_0
    SLICE_X6Y100         LUT6 (Prop_lut6_I2_O)        0.124     7.951 r  SysClk/count[31]_i_2/O
                         net (fo=33, routed)          1.283     9.234    SysClk/count[31]_i_2_n_0
    SLICE_X6Y95          LUT3 (Prop_lut3_I0_O)        0.124     9.358 r  SysClk/count[1]_i_1/O
                         net (fo=1, routed)           0.000     9.358    SysClk/count_0[1]
    SLICE_X6Y95          FDCE                                         r  SysClk/count_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.603    14.789    SysClk/CLK
    SLICE_X6Y95          FDCE                                         r  SysClk/count_reg[1]/C
                         clock pessimism              0.269    15.058    
                         clock uncertainty           -0.035    15.022    
    SLICE_X6Y95          FDCE (Setup_fdce_C_D)        0.077    15.099    SysClk/count_reg[1]
  -------------------------------------------------------------------
                         required time                         15.099    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  5.741    

Slack (MET) :             5.754ns  (required time - arrival time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[26]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.215ns  (logic 2.243ns (53.221%)  route 1.971ns (46.779%))
  Logic Levels:           8  (CARRY4=7 LUT3=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns = ( 14.775 - 10.000 ) 
    Source Clock Delay      (SCD):    5.068ns
    Clock Pessimism Removal (CPR):    0.268ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.780     3.262    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.358 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.710     5.068    DigitClk/CLK
    SLICE_X0Y100         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.456     5.524 r  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          1.169     6.693    DigitClk/count_reg_n_0_[0]
    SLICE_X1Y96          CARRY4 (Prop_carry4_CYINIT_CO[3])
                                                      0.580     7.273 r  DigitClk/count_reg[4]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.273    DigitClk/count_reg[4]_i_2__0_n_0
    SLICE_X1Y97          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.387 r  DigitClk/count_reg[8]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.387    DigitClk/count_reg[8]_i_2__0_n_0
    SLICE_X1Y98          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.501 r  DigitClk/count_reg[12]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.501    DigitClk/count_reg[12]_i_2__0_n_0
    SLICE_X1Y99          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.615 r  DigitClk/count_reg[16]_i_2__0/CO[3]
                         net (fo=1, routed)           0.001     7.616    DigitClk/count_reg[16]_i_2__0_n_0
    SLICE_X1Y100         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.730 r  DigitClk/count_reg[20]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.730    DigitClk/count_reg[20]_i_2__0_n_0
    SLICE_X1Y101         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.844 r  DigitClk/count_reg[24]_i_2__0/CO[3]
                         net (fo=1, routed)           0.000     7.844    DigitClk/count_reg[24]_i_2__0_n_0
    SLICE_X1Y102         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.178 r  DigitClk/count_reg[28]_i_2__0/O[1]
                         net (fo=1, routed)           0.802     8.980    DigitClk/count_reg[28]_i_2__0_n_6
    SLICE_X0Y102         LUT3 (Prop_lut3_I2_O)        0.303     9.283 r  DigitClk/count[26]_i_1__0/O
                         net (fo=1, routed)           0.000     9.283    DigitClk/count[26]
    SLICE_X0Y102         FDCE                                         r  DigitClk/count_reg[26]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.683    13.094    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.185 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          1.590    14.775    DigitClk/CLK
    SLICE_X0Y102         FDCE                                         r  DigitClk/count_reg[26]/C
                         clock pessimism              0.268    15.043    
                         clock uncertainty           -0.035    15.008    
    SLICE_X0Y102         FDCE (Setup_fdce_C_D)        0.029    15.037    DigitClk/count_reg[26]
  -------------------------------------------------------------------
                         required time                         15.037    
                         arrival time                          -9.283    
  -------------------------------------------------------------------
                         slack                                  5.754    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[15]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.482ns  (logic 0.187ns (38.823%)  route 0.295ns (61.177%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.432    DigitClk/CLK
    SLICE_X0Y100         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          0.295     1.868    DigitClk/count_reg_n_0_[0]
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.046     1.914 r  DigitClk/count[15]_i_1__0/O
                         net (fo=1, routed)           0.000     1.914    DigitClk/count[15]
    SLICE_X0Y99          FDCE                                         r  DigitClk/count_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.878     1.947    DigitClk/CLK
    SLICE_X0Y99          FDCE                                         r  DigitClk/count_reg[15]/C
                         clock pessimism             -0.235     1.711    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.107     1.818    DigitClk/count_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           1.914    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[14]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.481ns  (logic 0.186ns (38.696%)  route 0.295ns (61.304%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.432    DigitClk/CLK
    SLICE_X0Y100         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          0.295     1.868    DigitClk/count_reg_n_0_[0]
    SLICE_X0Y99          LUT3 (Prop_lut3_I1_O)        0.045     1.913 r  DigitClk/count[14]_i_1__0/O
                         net (fo=1, routed)           0.000     1.913    DigitClk/count[14]
    SLICE_X0Y99          FDCE                                         r  DigitClk/count_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.878     1.947    DigitClk/CLK
    SLICE_X0Y99          FDCE                                         r  DigitClk/count_reg[14]/C
                         clock pessimism             -0.235     1.711    
    SLICE_X0Y99          FDCE (Hold_fdce_C_D)         0.091     1.802    DigitClk/count_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.802    
                         arrival time                           1.913    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[9]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.567ns  (logic 0.183ns (32.262%)  route 0.384ns (67.738%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.432    DigitClk/CLK
    SLICE_X0Y100         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          0.384     1.958    DigitClk/count_reg_n_0_[0]
    SLICE_X0Y98          LUT3 (Prop_lut3_I1_O)        0.042     2.000 r  DigitClk/count[9]_i_1__0/O
                         net (fo=1, routed)           0.000     2.000    DigitClk/count[9]
    SLICE_X0Y98          FDCE                                         r  DigitClk/count_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.878     1.947    DigitClk/CLK
    SLICE_X0Y98          FDCE                                         r  DigitClk/count_reg[9]/C
                         clock pessimism             -0.235     1.711    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.107     1.818    DigitClk/count_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.818    
                         arrival time                           2.000    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[8]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.186ns (32.619%)  route 0.384ns (67.381%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.279ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.235ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.432    DigitClk/CLK
    SLICE_X0Y100         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          0.384     1.958    DigitClk/count_reg_n_0_[0]
    SLICE_X0Y98          LUT3 (Prop_lut3_I1_O)        0.045     2.003 r  DigitClk/count[8]_i_1__0/O
                         net (fo=1, routed)           0.000     2.003    DigitClk/count[8]
    SLICE_X0Y98          FDCE                                         r  DigitClk/count_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.878     1.947    DigitClk/CLK
    SLICE_X0Y98          FDCE                                         r  DigitClk/count_reg[8]/C
                         clock pessimism             -0.235     1.711    
    SLICE_X0Y98          FDCE (Hold_fdce_C_D)         0.092     1.803    DigitClk/count_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.803    
                         arrival time                           2.003    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.371ns  (logic 0.189ns (50.886%)  route 0.182ns (49.114%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.432    DigitClk/CLK
    SLICE_X0Y100         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          0.182     1.756    DigitClk/count_reg_n_0_[0]
    SLICE_X2Y101         LUT3 (Prop_lut3_I1_O)        0.048     1.804 r  DigitClk/count[23]_i_1__0/O
                         net (fo=1, routed)           0.000     1.804    DigitClk/count[23]
    SLICE_X2Y101         FDCE                                         r  DigitClk/count_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     1.941    DigitClk/CLK
    SLICE_X2Y101         FDCE                                         r  DigitClk/count_reg[23]/C
                         clock pessimism             -0.492     1.448    
    SLICE_X2Y101         FDCE (Hold_fdce_C_D)         0.131     1.579    DigitClk/count_reg[23]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.232ns  (arrival time - required time)
  Source:                 DigitClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/count_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.186ns (50.486%)  route 0.182ns (49.514%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.941ns
    Source Clock Delay      (SCD):    1.432ns
    Clock Pessimism Removal (CPR):    0.492ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.599     1.432    DigitClk/CLK
    SLICE_X0Y100         FDCE                                         r  DigitClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y100         FDCE (Prop_fdce_C_Q)         0.141     1.573 r  DigitClk/count_reg[0]/Q
                         net (fo=34, routed)          0.182     1.756    DigitClk/count_reg_n_0_[0]
    SLICE_X2Y101         LUT3 (Prop_lut3_I1_O)        0.045     1.801 r  DigitClk/count[22]_i_1__0/O
                         net (fo=1, routed)           0.000     1.801    DigitClk/count[22]
    SLICE_X2Y101         FDCE                                         r  DigitClk/count_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.871     1.941    DigitClk/CLK
    SLICE_X2Y101         FDCE                                         r  DigitClk/count_reg[22]/C
                         clock pessimism             -0.492     1.448    
    SLICE_X2Y101         FDCE (Hold_fdce_C_D)         0.120     1.568    DigitClk/count_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.568    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.232    

Slack (MET) :             0.279ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[30]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.402ns  (logic 0.189ns (47.023%)  route 0.213ns (52.977%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.490ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.431    SysClk/CLK
    SLICE_X4Y101         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.213     1.785    SysClk/count[0]
    SLICE_X4Y102         LUT3 (Prop_lut3_I1_O)        0.048     1.833 r  SysClk/count[30]_i_1/O
                         net (fo=1, routed)           0.000     1.833    SysClk/count_0[30]
    SLICE_X4Y102         FDCE                                         r  SysClk/count_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.868     1.938    SysClk/CLK
    SLICE_X4Y102         FDCE                                         r  SysClk/count_reg[30]/C
                         clock pessimism             -0.490     1.447    
    SLICE_X4Y102         FDCE (Hold_fdce_C_D)         0.107     1.554    SysClk/count_reg[30]
  -------------------------------------------------------------------
                         required time                         -1.554    
                         arrival time                           1.833    
  -------------------------------------------------------------------
                         slack                                  0.279    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 SysClk/ClkOutput_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/ClkOutput_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.400ns  (logic 0.209ns (52.249%)  route 0.191ns (47.751%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.604     1.437    SysClk/CLK
    SLICE_X6Y97          FDCE                                         r  SysClk/ClkOutput_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y97          FDCE (Prop_fdce_C_Q)         0.164     1.601 r  SysClk/ClkOutput_reg/Q
                         net (fo=3, routed)           0.191     1.792    SysClk/ClkCycle_OBUF
    SLICE_X6Y97          LUT3 (Prop_lut3_I2_O)        0.045     1.837 r  SysClk/ClkOutput_i_1/O
                         net (fo=1, routed)           0.000     1.837    SysClk/ClkOutput_i_1_n_0
    SLICE_X6Y97          FDCE                                         r  SysClk/ClkOutput_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.875     1.944    SysClk/CLK
    SLICE_X6Y97          FDCE                                         r  SysClk/ClkOutput_reg/C
                         clock pessimism             -0.506     1.437    
    SLICE_X6Y97          FDCE (Hold_fdce_C_D)         0.120     1.557    SysClk/ClkOutput_reg
  -------------------------------------------------------------------
                         required time                         -1.557    
                         arrival time                           1.837    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.282ns  (arrival time - required time)
  Source:                 DigitClk/ClkOutput_reg/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            DigitClk/ClkOutput_reg/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.186ns (49.871%)  route 0.187ns (50.129%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    1.437ns
    Clock Pessimism Removal (CPR):    0.508ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.604     1.437    DigitClk/CLK
    SLICE_X0Y96          FDCE                                         r  DigitClk/ClkOutput_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y96          FDCE (Prop_fdce_C_Q)         0.141     1.578 r  DigitClk/ClkOutput_reg/Q
                         net (fo=5, routed)           0.187     1.765    DigitClk/clk
    SLICE_X0Y96          LUT3 (Prop_lut3_I2_O)        0.045     1.810 r  DigitClk/ClkOutput_i_1__0/O
                         net (fo=1, routed)           0.000     1.810    DigitClk/ClkOutput_i_1__0_n_0
    SLICE_X0Y96          FDCE                                         r  DigitClk/ClkOutput_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.877     1.946    DigitClk/CLK
    SLICE_X0Y96          FDCE                                         r  DigitClk/ClkOutput_reg/C
                         clock pessimism             -0.508     1.437    
    SLICE_X0Y96          FDCE (Hold_fdce_C_D)         0.091     1.528    DigitClk/ClkOutput_reg
  -------------------------------------------------------------------
                         required time                         -1.528    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.282    

Slack (MET) :             0.286ns  (arrival time - required time)
  Source:                 SysClk/count_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SysClk/count_reg[31]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.184ns (46.789%)  route 0.209ns (53.211%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.938ns
    Source Clock Delay      (SCD):    1.431ns
    Clock Pessimism Removal (CPR):    0.506ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.558     0.808    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.834 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.598     1.431    SysClk/CLK
    SLICE_X4Y101         FDCE                                         r  SysClk/count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y101         FDCE (Prop_fdce_C_Q)         0.141     1.572 r  SysClk/count_reg[0]/Q
                         net (fo=34, routed)          0.209     1.782    SysClk/count[0]
    SLICE_X4Y101         LUT3 (Prop_lut3_I1_O)        0.043     1.825 r  SysClk/count[31]_i_1/O
                         net (fo=1, routed)           0.000     1.825    SysClk/count_0[31]
    SLICE_X4Y101         FDCE                                         r  SysClk/count_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.603     1.040    clk_OUT_LED_OBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.069 r  clk_OUT_LED_OBUF_BUFG_inst/O
                         net (fo=67, routed)          0.868     1.938    SysClk/CLK
    SLICE_X4Y101         FDCE                                         r  SysClk/count_reg[31]/C
                         clock pessimism             -0.506     1.431    
    SLICE_X4Y101         FDCE (Hold_fdce_C_D)         0.107     1.538    SysClk/count_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.538    
                         arrival time                           1.825    
  -------------------------------------------------------------------
                         slack                                  0.286    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_OUT_LED_OBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y96     DigitClk/ClkOutput_reg/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    DigitClk/count_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     DigitClk/count_reg[10]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     DigitClk/count_reg[11]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     DigitClk/count_reg[12]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y98     DigitClk/count_reg[13]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     DigitClk/count_reg[14]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y99     DigitClk/count_reg[15]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y100    DigitClk/count_reg[16]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     DigitClk/ClkOutput_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     DigitClk/count_reg[10]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     DigitClk/count_reg[10]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     DigitClk/count_reg[11]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     DigitClk/count_reg[11]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     DigitClk/count_reg[12]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     DigitClk/count_reg[12]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     DigitClk/count_reg[13]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y98     DigitClk/count_reg[13]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y99     DigitClk/count_reg[14]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     DigitClk/ClkOutput_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    DigitClk/count_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    DigitClk/count_reg[16]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    DigitClk/count_reg[17]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    DigitClk/count_reg[18]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y100    DigitClk/count_reg[19]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y96     DigitClk/count_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    DigitClk/count_reg[20]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y101    DigitClk/count_reg[21]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X2Y101    DigitClk/count_reg[22]/C



