
*** Running vivado
    with args -log task_design_1_blk_mem_gen_0_0.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source task_design_1_blk_mem_gen_0_0.tcl


****** Vivado v2016.4 (64-bit)
  **** SW Build 1756540 on Mon Jan 23 19:11:23 MST 2017
  **** IP Build 1755317 on Mon Jan 23 20:30:07 MST 2017
    ** Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.

source task_design_1_blk_mem_gen_0_0.tcl -notrace
Starting RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:12 . Memory (MB): peak = 294.094 ; gain = 84.797
INFO: [Synth 8-638] synthesizing module 'task_design_1_blk_mem_gen_0_0' [c:/CR/Projeto/Task_53/Task_53.srcs/sources_1/bd/task_design_1/ip/task_design_1_blk_mem_gen_0_0/synth/task_design_1_blk_mem_gen_0_0.vhd:67]
INFO: [Synth 8-256] done synthesizing module 'task_design_1_blk_mem_gen_0_0' (9#1) [c:/CR/Projeto/Task_53/Task_53.srcs/sources_1/bd/task_design_1/ip/task_design_1_blk_mem_gen_0_0/synth/task_design_1_blk_mem_gen_0_0.vhd:67]
Finished RTL Elaboration : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 493.031 ; gain = 283.734
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:01:07 ; elapsed = 00:01:12 . Memory (MB): peak = 493.031 ; gain = 283.734
INFO: [Device 21-403] Loading part xc7a100tcsg324-3
Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 560.313 ; gain = 0.000
Finished Constraint Validation : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 560.313 ; gain = 351.016
Finished Loading Part and Timing Information : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 560.313 ; gain = 351.016
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:01:19 ; elapsed = 00:01:25 . Memory (MB): peak = 560.313 ; gain = 351.016
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:01:20 ; elapsed = 00:01:25 . Memory (MB): peak = 560.313 ; gain = 351.016
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:20 ; elapsed = 00:01:26 . Memory (MB): peak = 560.313 ; gain = 351.016
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 580.676 ; gain = 371.379
Finished Timing Optimization : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 580.676 ; gain = 371.379
Finished Technology Mapping : Time (s): cpu = 00:01:34 ; elapsed = 00:01:40 . Memory (MB): peak = 591.273 ; gain = 381.977
Finished IO Insertion : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 591.273 ; gain = 381.977
Finished Renaming Generated Instances : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 591.273 ; gain = 381.977
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 591.273 ; gain = 381.977
Finished Renaming Generated Ports : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 591.273 ; gain = 381.977
Finished Handling Custom Attributes : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 591.273 ; gain = 381.977
Finished Renaming Generated Nets : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 591.273 ; gain = 381.977

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |RAMB18E1 |     1|
+------+---------+------+
Finished Writing Synthesis Report : Time (s): cpu = 00:01:35 ; elapsed = 00:01:40 . Memory (MB): peak = 591.273 ; gain = 381.977
synth_design: Time (s): cpu = 00:01:34 ; elapsed = 00:01:38 . Memory (MB): peak = 622.133 ; gain = 406.004
