#! /c/iverilog/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_001F7D10 .scope module, "fullAdder" "fullAdder" 2 2;
 .timescale 0 0;
L_001FDEE8 .functor OR 1, L_001F8E48, L_001F4738, C4<0>, C4<0>;
v001F8D48_0 .net "c", 0 0, L_001FDEE8; 1 drivers
v001FD5C0_0 .net "c1", 0 0, L_001F8E48; 1 drivers
v001FD828_0 .net "c2", 0 0, L_001F4738; 1 drivers
v001FD300_0 .net "cin", 0 0, C4<z>; 0 drivers
v001FD510_0 .net "op1", 0 0, C4<z>; 0 drivers
v001FD7D0_0 .net "op2", 0 0, C4<z>; 0 drivers
v001FD618_0 .net "s", 0 0, L_001F8EB8; 1 drivers
v001FD460_0 .net "s1", 0 0, L_001F8DA0; 1 drivers
S_001F8370 .scope module, "ha1" "halfAdder" 2 6, 3 1, S_001F7D10;
 .timescale 0 0;
L_001F8DA0 .functor XOR 1, C4<z>, C4<z>, C4<0>, C4<0>;
L_001F8E48 .functor AND 1, C4<z>, C4<z>, C4<1>, C4<1>;
v001F3280_0 .alias "a", 0 0, v001FD510_0;
v001F32D8_0 .alias "b", 0 0, v001FD7D0_0;
v001F3330_0 .alias "c", 0 0, v001FD5C0_0;
v001F8CF0_0 .alias "s", 0 0, v001FD460_0;
S_001F7FB8 .scope module, "ha2" "halfAdder" 2 7, 3 1, S_001F7D10;
 .timescale 0 0;
L_001F8EB8 .functor XOR 1, C4<z>, L_001F8DA0, C4<0>, C4<0>;
L_001F4738 .functor AND 1, C4<z>, L_001F8DA0, C4<1>, C4<1>;
v001F4630_0 .alias "a", 0 0, v001FD300_0;
v001F4688_0 .alias "b", 0 0, v001FD460_0;
v001F46E0_0 .alias "c", 0 0, v001FD828_0;
v001F3228_0 .alias "s", 0 0, v001FD618_0;
# The file index is used to find the file name in the following table.
:file_names 4;
    "N/A";
    "<interactive>";
    "fullAdder.v";
    "./halfAdder.v";
