\doxysection{NVIC\+\_\+\+Type Struct Reference}
\label{struct_n_v_i_c___type}\index{NVIC\_Type@{NVIC\_Type}}


Structure type to access the Nested Vectored Interrupt Controller (NVIC).  




{\ttfamily \#include $<$core\+\_\+cm4.\+h$>$}

\doxysubsubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ISER} [8]
\item 
uint32\+\_\+t \textbf{ RESERVED0} [24]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ICER} [8]
\item 
uint32\+\_\+t \textbf{ RSERVED1} [24]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ISPR} [8]
\item 
uint32\+\_\+t \textbf{ RESERVED2} [24]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ ICPR} [8]
\item 
uint32\+\_\+t \textbf{ RESERVED3} [24]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint32\+\_\+t \textbf{ IABR} [8]
\item 
uint32\+\_\+t \textbf{ RESERVED4} [56]
\item 
\textbf{ \+\_\+\+\_\+\+IO} uint8\+\_\+t \textbf{ IP} [240]
\item 
uint32\+\_\+t \textbf{ RESERVED5} [644]
\item 
\textbf{ \+\_\+\+\_\+O} uint32\+\_\+t \textbf{ STIR}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}
Structure type to access the Nested Vectored Interrupt Controller (NVIC). 

The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
Inc/\textbf{ core\+\_\+cm4.\+h}\end{DoxyCompactItemize}
