





set_property LOCK_PINS {I0:A5 I1:A6} [get_cells design_1_i/Test_CRO_0/inst/Enable_A]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A1]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A2]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A3]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A4]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A5]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A6]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A7]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A8]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A9]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A10]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A11]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A12]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A13]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A14]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A15]
set_property LOCK_PINS {I0:A2 I1:A1} [get_cells design_1_i/Test_CRO_0/inst/MUX_A16]

set_property LOCK_PINS {I0:A6 I1:A5} [get_cells design_1_i/Test_CRO_0/inst/Enable_B]
set_property LOCK_PINS {I0:A1 I1:A2 I3:A5} [get_cells design_1_i/Test_CRO_0/inst/MUX_B1]
set_property LOCK_PINS {I0:A1 I1:A5} [get_cells design_1_i/Test_CRO_0/inst/MUX_B2]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B3]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B4]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B5]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B6]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B7]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B8]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B9]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B10]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B11]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B12]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B13]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B14]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B15]
set_property LOCK_PINS {I0:A1 I1:A2} [get_cells design_1_i/Test_CRO_0/inst/MUX_B16]


#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B0]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B1]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B2]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B3]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B4]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B5]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B6]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B7]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B8]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B9]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B10]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B11]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B12]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B13]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B14]
#set_property FIXED_ROUTE { { CLBLL_LL_B CLBLL_LOGIC_OUTS13  { SL1BEG1 FAN_ALT2 FAN_BOUNCE2 IMUX8 CLBLL_LL_A5 }  SE2BEG1 WL1BEG0 IMUX24 CLBLL_LL_B5 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/B15]


#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A0]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A1]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A2]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A3]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A4]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A5]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A6]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A7]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A8]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A9]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A10]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A11]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A12]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A13]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A14]
#set_property FIXED_ROUTE { { CLBLL_LL_A CLBLL_LOGIC_OUTS12 SL1BEG0  { IMUX1 CLBLL_LL_A3 }  IMUX17 CLBLL_LL_B3 }  } [get_nets design_1_i/CRO_PUF_AND_COUNTER_3_0/inst/A15]


#set_property LOCK_PINS {I0:A4 I1:A5} [get_cells design_1_i/test_paths_0/inst/MUX_A2_test]
#set_property LOCK_PINS {I0:A5 I1:A4} [get_cells design_1_i/test_paths_0/inst/MUX_B2_test]

#set_property FIXED_ROUTE { { CLBLM_M_B CLBLM_LOGIC_OUTS13 SL1BEG1 FAN_ALT2 FAN_BOUNCE2  { IMUX8 CLBLM_M_A5 }  IMUX24 CLBLM_M_B5 }  } [get_nets design_1_i/test_paths_0/inst/B1]
#set_property FIXED_ROUTE { { CLBLM_M_A CLBLM_LOGIC_OUTS12 SR1BEG1  { IMUX11 CLBLM_M_A4 }  IMUX27 CLBLM_M_B4 }  } [get_nets design_1_i/test_paths_0/inst/A1]


#set_max_delay -through [get_nets {{design_1_i/Test_CRO_0/inst/A[0]} {design_1_i/Test_CRO_0/inst/A[1]}}] 0.500
#set_min_delay -through [get_nets {{design_1_i/Test_CRO_0/inst/A[0]} {design_1_i/Test_CRO_0/inst/A[1]}}] 0.490

set_property FIXED_ROUTE { { CLBLM_L_A CLBLM_LOGIC_OUTS8 SR1BEG1 IMUX3 CLBLM_L_A2 }  } [get_nets {design_1_i/Test_CRO_0/inst/A1[0]}]
set_property BEL A6LUT [get_cells design_1_i/Test_CRO_0/inst/MUX_A1]
set_property BEL A6LUT [get_cells design_1_i/Test_CRO_0/inst/MUX_A2]
set_property LOC SLICE_X25Y23 [get_cells design_1_i/Test_CRO_0/inst/MUX_A1]
set_property LOC SLICE_X25Y22 [get_cells design_1_i/Test_CRO_0/inst/MUX_A2]
