<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>LLVM: llvm::ARMBaseInstrInfo Class Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<script type="text/x-mathjax-config">
  MathJax.Hub.Config({
    extensions: ["tex2jax.js"],
    jax: ["input/TeX","output/HTML-CSS"],
});
</script><script type="text/javascript" src="http://cdn.mathjax.org/mathjax/latest/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">LLVM
   &#160;<span id="projectnumber">10.0.0</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',false,false,'search.php','Search');
});
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="namespacellvm.html">llvm</a></li><li class="navelem"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html">ARMBaseInstrInfo</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#pub-methods">Public Member Functions</a> &#124;
<a href="#pub-static-methods">Static Public Member Functions</a> &#124;
<a href="#pro-methods">Protected Member Functions</a> &#124;
<a href="classllvm_1_1ARMBaseInstrInfo-members.html">List of all members</a>  </div>
  <div class="headertitle">
<div class="title">llvm::ARMBaseInstrInfo Class Reference<span class="mlabels"><span class="mlabel">abstract</span></span></div>  </div>
</div><!--header-->
<div class="contents">

<p><code>#include &quot;<a class="el" href="ARMBaseInstrInfo_8h_source.html">Target/ARM/ARMBaseInstrInfo.h</a>&quot;</code></p>
<div class="dynheader">
Inheritance diagram for llvm::ARMBaseInstrInfo:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1ARMBaseInstrInfo__inherit__graph.svg" width="491" height="187"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<div class="dynheader">
Collaboration diagram for llvm::ARMBaseInstrInfo:</div>
<div class="dyncontent">
<div class="center"><iframe scrolling="no" frameborder="0" src="classllvm_1_1ARMBaseInstrInfo__coll__graph.svg" width="174" height="112"><p><b>This browser is not able to show SVG: try Firefox, Chrome, Safari, or Opera instead.</b></p></iframe>
</div>
<center><span class="legend">[<a href="graph_legend.html">legend</a>]</span></center></div>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-methods"></a>
Public Member Functions</h2></td></tr>
<tr class="memitem:a324c804be47df2ecc6a140dc77f886bf"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a324c804be47df2ecc6a140dc77f886bf">hasNOP</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a324c804be47df2ecc6a140dc77f886bf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4600f410854a2540949d8bfb93c9c348"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">getUnindexedOpcode</a> (<a class="el" href="classunsigned.html">unsigned</a> Opc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="separator:a4600f410854a2540949d8bfb93c9c348"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a4a56aca1de4d2a1803737110206c47eb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a4a56aca1de4d2a1803737110206c47eb">convertToThreeAddress</a> (<a class="el" href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">MachineFunction::iterator</a> &amp;MFI, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *LV) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a4a56aca1de4d2a1803737110206c47eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aead1976618a69142c927e6abe9b307f5"><td class="memItemLeft" align="right" valign="top">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> =0</td></tr>
<tr class="separator:aead1976618a69142c927e6abe9b307f5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6eee7070fff6a9c948e5896bb155e3ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a6eee7070fff6a9c948e5896bb155e3ab">getSubtarget</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6eee7070fff6a9c948e5896bb155e3ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b4105078d9414276e67bb58a5f27306"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a1b4105078d9414276e67bb58a5f27306">CreateTargetHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *STI, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a1b4105078d9414276e67bb58a5f27306"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a624af1a09f6ec191f88dfd2b26c3e54a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a624af1a09f6ec191f88dfd2b26c3e54a">CreateTargetPostRAHazardRecognizer</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *II, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *DAG) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a624af1a09f6ec191f88dfd2b26c3e54a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9c27deca75181d5b0986eb74bc38a1b1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a9c27deca75181d5b0986eb74bc38a1b1">analyzeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;FBB, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classbool.html">bool</a> AllowModify=<a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a9c27deca75181d5b0986eb74bc38a1b1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6769b286c60f2ddb73d5c01ab2951f9f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a6769b286c60f2ddb73d5c01ab2951f9f">removeBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, int *BytesRemoved=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a6769b286c60f2ddb73d5c01ab2951f9f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa2351273089a9b61efc8258cc7778093"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aa2351273089a9b61efc8258cc7778093">insertBranch</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *TBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *FBB, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Cond, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, int *BytesAdded=nullptr) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aa2351273089a9b61efc8258cc7778093"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1b0989b431ac4ebde3936d535004cb88"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a1b0989b431ac4ebde3936d535004cb88">reverseBranchCondition</a> (<a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a1b0989b431ac4ebde3936d535004cb88"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82cd49093b0102e0d11c6a3e60731ea5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a82cd49093b0102e0d11c6a3e60731ea5">isPredicated</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a82cd49093b0102e0d11c6a3e60731ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a704420ac69ea3ab0e4dbb6f0769ee29a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a704420ac69ea3ab0e4dbb6f0769ee29a">getPredicate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a704420ac69ea3ab0e4dbb6f0769ee29a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6d61a8fec7e62b7b19947fe5820860d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac6d61a8fec7e62b7b19947fe5820860d">PredicateInstruction</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac6d61a8fec7e62b7b19947fe5820860d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac0158188ba4a3924c0284491250b3474"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac0158188ba4a3924c0284491250b3474">SubsumesPredicate</a> (<a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred1, <a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; Pred2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ac0158188ba4a3924c0284491250b3474"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7f7d2d9c972d5b2756a04e22b194fd90"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7f7d2d9c972d5b2756a04e22b194fd90">DefinesPredicate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Pred) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7f7d2d9c972d5b2756a04e22b194fd90"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8845a1756d587750a29c60cb382aa4e4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a8845a1756d587750a29c60cb382aa4e4">isPredicable</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a8845a1756d587750a29c60cb382aa4e4"><td class="mdescLeft">&#160;</td><td class="mdescRight">isPredicable - Return true if the specified instruction can be predicated.  <a href="#a8845a1756d587750a29c60cb382aa4e4">More...</a><br /></td></tr>
<tr class="separator:a8845a1756d587750a29c60cb382aa4e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7b9224464691cac5c21fb64c140c9957"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7b9224464691cac5c21fb64c140c9957">isAddrMode3OpImm</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7b9224464691cac5c21fb64c140c9957"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a58232ab068af02447fe7ed4d8bc04bd5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a58232ab068af02447fe7ed4d8bc04bd5">isAddrMode3OpMinusReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a58232ab068af02447fe7ed4d8bc04bd5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d6b50586c6d9ae77f7294920382c365"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7d6b50586c6d9ae77f7294920382c365">isLdstScaledReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a7d6b50586c6d9ae77f7294920382c365"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9eea907c314c2427934e68e16a46cf57"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a9eea907c314c2427934e68e16a46cf57">isLdstScaledRegNotPlusLsl2</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9eea907c314c2427934e68e16a46cf57"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad72bbe2381d08b2e0bb74f88fc05ae51"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad72bbe2381d08b2e0bb74f88fc05ae51">isLdstSoMinusReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad72bbe2381d08b2e0bb74f88fc05ae51"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad186b6631d6b9048445d2034eb58f0b7"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad186b6631d6b9048445d2034eb58f0b7">isAm2ScaledReg</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Op) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:ad186b6631d6b9048445d2034eb58f0b7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f0b3068c26928cdc77a4250f73fb34a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a6f0b3068c26928cdc77a4250f73fb34a">isLDMBaseRegInList</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a6f0b3068c26928cdc77a4250f73fb34a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a47f7f8a180a8ec53b3a5512a035d174e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a47f7f8a180a8ec53b3a5512a035d174e">getLDMVariableDefsSize</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a47f7f8a180a8ec53b3a5512a035d174e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6395fc391c48db81db6a83fef912ac07"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a6395fc391c48db81db6a83fef912ac07">getInstSizeInBytes</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a6395fc391c48db81db6a83fef912ac07"><td class="mdescLeft">&#160;</td><td class="mdescRight">GetInstSize - Returns the size of the specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>.  <a href="#a6395fc391c48db81db6a83fef912ac07">More...</a><br /></td></tr>
<tr class="separator:a6395fc391c48db81db6a83fef912ac07"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7ead1391feda8ed6ce0a1ba30122340f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7ead1391feda8ed6ce0a1ba30122340f">isLoadFromStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7ead1391feda8ed6ce0a1ba30122340f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3ef446a11654fd9a45853aa1efd29d72"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3ef446a11654fd9a45853aa1efd29d72">isStoreToStackSlot</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3ef446a11654fd9a45853aa1efd29d72"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a04416122daee6ebdebae0a2b61dc4423"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a04416122daee6ebdebae0a2b61dc4423">isLoadFromStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a04416122daee6ebdebae0a2b61dc4423"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acbf7b5fa8848e1abd4a6c991cd6da64f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#acbf7b5fa8848e1abd4a6c991cd6da64f">isStoreToStackSlotPostFE</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, int &amp;FrameIndex) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:acbf7b5fa8848e1abd4a6c991cd6da64f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e907f70e18fb67696cf3430f77c7149"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a9e907f70e18fb67696cf3430f77c7149">copyToCPSR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a9e907f70e18fb67696cf3430f77c7149"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acf6de9364e750aa1c6f072cf746e26be"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#acf6de9364e750aa1c6f072cf746e26be">copyFromCPSR</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classbool.html">bool</a> KillSrc, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;Subtarget) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:acf6de9364e750aa1c6f072cf746e26be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a02776b2fa1dd9f5d835e3c3832643e9b"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a02776b2fa1dd9f5d835e3c3832643e9b">copyPhysReg</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="MD5_8cpp.html#ac0eafdc9ee161b71e7af98af736952fd">I</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;DL, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> DestReg, <a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a> SrcReg, <a class="el" href="classbool.html">bool</a> KillSrc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a02776b2fa1dd9f5d835e3c3832643e9b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0ad9487a0d4aa007a5d851ca141f8ac1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a0ad9487a0d4aa007a5d851ca141f8ac1">storeRegToStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MBBI, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classbool.html">bool</a> isKill, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a0ad9487a0d4aa007a5d851ca141f8ac1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3b22fcc0d7dad53d3f9458e12b85dd09"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3b22fcc0d7dad53d3f9458e12b85dd09">loadRegFromStackSlot</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> MBBI, <a class="el" href="classunsigned.html">unsigned</a> DestReg, int FrameIndex, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *RC, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3b22fcc0d7dad53d3f9458e12b85dd09"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abe2c3303ec55393902e579d316051289"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#abe2c3303ec55393902e579d316051289">expandPostRAPseudo</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abe2c3303ec55393902e579d316051289"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afe08501833a78c86e99338e6fef0137c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#afe08501833a78c86e99338e6fef0137c">shouldSink</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:afe08501833a78c86e99338e6fef0137c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a01e7fb3f9a4a27fef3923283389756c1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a01e7fb3f9a4a27fef3923283389756c1">reMaterialize</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> DestReg, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a01e7fb3f9a4a27fef3923283389756c1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7a4e4e4a8fa157eb9945d44717359bb1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7a4e4e4a8fa157eb9945d44717359bb1">duplicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> InsertBefore, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;Orig) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a7a4e4e4a8fa157eb9945d44717359bb1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a396ce0a5b70320d155c9959a080d543f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a396ce0a5b70320d155c9959a080d543f">AddDReg</a> (<a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;MIB, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classunsigned.html">unsigned</a> SubIdx, <a class="el" href="classunsigned.html">unsigned</a> State, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a396ce0a5b70320d155c9959a080d543f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5a480d1fb65446ff93ffc9f140e213ab"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5a480d1fb65446ff93ffc9f140e213ab">produceSameValue</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI0, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;MI1, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5a480d1fb65446ff93ffc9f140e213ab"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1ec5f3b915078525275298dc021f58c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ab1ec5f3b915078525275298dc021f58c">areLoadsFromSameBasePtr</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t &amp;Offset1, int64_t &amp;Offset2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ab1ec5f3b915078525275298dc021f58c"><td class="mdescLeft">&#160;</td><td class="mdescRight">areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address.  <a href="#ab1ec5f3b915078525275298dc021f58c">More...</a><br /></td></tr>
<tr class="separator:ab1ec5f3b915078525275298dc021f58c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac624f59926b6618a1da5645cae8bc2c5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ac624f59926b6618a1da5645cae8bc2c5">shouldScheduleLoadsNear</a> (<a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load1, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *Load2, int64_t Offset1, int64_t Offset2, <a class="el" href="classunsigned.html">unsigned</a> NumLoads) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ac624f59926b6618a1da5645cae8bc2c5"><td class="mdescLeft">&#160;</td><td class="mdescRight">shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled togther.  <a href="#ac624f59926b6618a1da5645cae8bc2c5">More...</a><br /></td></tr>
<tr class="separator:ac624f59926b6618a1da5645cae8bc2c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8309c88679a02fd91da5aa351a737e8d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a8309c88679a02fd91da5aa351a737e8d">isSchedulingBoundary</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *MBB, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a8309c88679a02fd91da5aa351a737e8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3790c110e8f9d3ffde8dfde05bd53edb"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3790c110e8f9d3ffde8dfde05bd53edb">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCycles, <a class="el" href="classunsigned.html">unsigned</a> ExtraPredCycles, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a3790c110e8f9d3ffde8dfde05bd53edb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b272a39b33a4e8ab2ac4acb2e64d583"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5b272a39b33a4e8ab2ac4acb2e64d583">isProfitableToIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classunsigned.html">unsigned</a> NumT, <a class="el" href="classunsigned.html">unsigned</a> ExtraT, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB, <a class="el" href="classunsigned.html">unsigned</a> NumF, <a class="el" href="classunsigned.html">unsigned</a> ExtraF, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5b272a39b33a4e8ab2ac4acb2e64d583"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a55e712ae067b39367dd8df27c7fa5b39"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a55e712ae067b39367dd8df27c7fa5b39">isProfitableToDupForIfCvt</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;MBB, <a class="el" href="classunsigned.html">unsigned</a> NumCycles, <a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a> Probability) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a55e712ae067b39367dd8df27c7fa5b39"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e67eded3410916d5eb1b9710d9edb50"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a9e67eded3410916d5eb1b9710d9edb50">extraSizeToPredicateInstructions</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;MF, <a class="el" href="classunsigned.html">unsigned</a> NumInsts) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a9e67eded3410916d5eb1b9710d9edb50"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc518a7d70c64758e7102bd60baab4bd"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#abc518a7d70c64758e7102bd60baab4bd">predictBranchSizeForIfCvt</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:abc518a7d70c64758e7102bd60baab4bd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad537aedc883659240d215cd8613f7f9e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad537aedc883659240d215cd8613f7f9e">isProfitableToUnpredicate</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;TMBB, <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;FMBB) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ad537aedc883659240d215cd8613f7f9e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7205eae5bcb820874106e3b3e37d149c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7205eae5bcb820874106e3b3e37d149c">analyzeCompare</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg, <a class="el" href="classunsigned.html">unsigned</a> &amp;SrcReg2, int &amp;CmpMask, int &amp;CmpValue) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a7205eae5bcb820874106e3b3e37d149c"><td class="mdescLeft">&#160;</td><td class="mdescRight">analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue.  <a href="#a7205eae5bcb820874106e3b3e37d149c">More...</a><br /></td></tr>
<tr class="separator:a7205eae5bcb820874106e3b3e37d149c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61d975bae0275d3737380e196b484b74"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a61d975bae0275d3737380e196b484b74">optimizeCompareInstr</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;CmpInstr, <a class="el" href="classunsigned.html">unsigned</a> SrcReg, <a class="el" href="classunsigned.html">unsigned</a> SrcReg2, int CmpMask, int CmpValue, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a61d975bae0275d3737380e196b484b74"><td class="mdescLeft">&#160;</td><td class="mdescRight">optimizeCompareInstr - Convert the instruction to set the zero flag so that we can remove a "comparison with zero"; Remove a redundant CMP instruction if the flags can be updated in the same way by an earlier instruction such as SUB.  <a href="#a61d975bae0275d3737380e196b484b74">More...</a><br /></td></tr>
<tr class="separator:a61d975bae0275d3737380e196b484b74"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af882e4e0e248f1f833eb8f4e00b06c62"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af882e4e0e248f1f833eb8f4e00b06c62">analyzeSelect</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;Cond, <a class="el" href="classunsigned.html">unsigned</a> &amp;TrueOp, <a class="el" href="classunsigned.html">unsigned</a> &amp;FalseOp, <a class="el" href="classbool.html">bool</a> &amp;Optimizable) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:af882e4e0e248f1f833eb8f4e00b06c62"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adc8ce01d6b1046fd856de9c663a0871f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#adc8ce01d6b1046fd856de9c663a0871f">optimizeSelect</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&gt; &amp;SeenMIs, <a class="el" href="classbool.html">bool</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:adc8ce01d6b1046fd856de9c663a0871f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1e41f859a963d4258d78795e08297f7a"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a1e41f859a963d4258d78795e08297f7a">FoldImmediate</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="classunsigned.html">unsigned</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>, <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *<a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#aacd2ab195054a3e6a74bfbb9d5d571c8">MRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a1e41f859a963d4258d78795e08297f7a"><td class="mdescLeft">&#160;</td><td class="mdescRight">FoldImmediate - 'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction.  <a href="#a1e41f859a963d4258d78795e08297f7a">More...</a><br /></td></tr>
<tr class="separator:a1e41f859a963d4258d78795e08297f7a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a41289ca8ad61ff8ab86bc82a0afd8e1c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a41289ca8ad61ff8ab86bc82a0afd8e1c">getNumMicroOps</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a41289ca8ad61ff8ab86bc82a0afd8e1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9e5fe767e3d27e618ad4a592d8c57a8e"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a9e5fe767e3d27e618ad4a592d8c57a8e">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#ad3ece0ac2421637044624c9b01c42466">DefMI</a>, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="AArch64ExpandPseudoInsts_8cpp.html#a6cf2f8996b1e9aaf2d7a435aaa62382f">UseMI</a>, <a class="el" href="classunsigned.html">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a9e5fe767e3d27e618ad4a592d8c57a8e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2c3cc6e10ea067022e67d75342eb5e6c"><td class="memItemLeft" align="right" valign="top">int&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a2c3cc6e10ea067022e67d75342eb5e6c">getOperandLatency</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *ItinData, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *DefNode, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *UseNode, <a class="el" href="classunsigned.html">unsigned</a> UseIdx) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a2c3cc6e10ea067022e67d75342eb5e6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad0d0b95162803bce3077da0508daa9a7"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classuint16__t.html">uint16_t</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ad0d0b95162803bce3077da0508daa9a7">getExecutionDomain</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:ad0d0b95162803bce3077da0508daa9a7"><td class="mdescLeft">&#160;</td><td class="mdescRight">VFP/NEON execution domains.  <a href="#ad0d0b95162803bce3077da0508daa9a7">More...</a><br /></td></tr>
<tr class="separator:ad0d0b95162803bce3077da0508daa9a7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5b3180edf81915b106633986034d7a01"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5b3180edf81915b106633986034d7a01">setExecutionDomain</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> Domain) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5b3180edf81915b106633986034d7a01"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51539193cc8ad7ae2884993bbb57ddea"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a51539193cc8ad7ae2884993bbb57ddea">getPartialRegUpdateClearance</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a51539193cc8ad7ae2884993bbb57ddea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec0904aef5bec338f4fea047c49455aa"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aec0904aef5bec338f4fea047c49455aa">breakPartialRegDependency</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;, <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *<a class="el" href="MachineSink_8cpp.html#a0f36ed1bc17fc1aa97fe291c439a0698">TRI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:aec0904aef5bec338f4fea047c49455aa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a54d24a65d052560ecdc9cbd2194a5730"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a54d24a65d052560ecdc9cbd2194a5730">getNumLDMAddresses</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a54d24a65d052560ecdc9cbd2194a5730"><td class="mdescLeft">&#160;</td><td class="mdescRight">Get the number of addresses by LDM or VLDM or zero for unknown.  <a href="#a54d24a65d052560ecdc9cbd2194a5730">More...</a><br /></td></tr>
<tr class="separator:a54d24a65d052560ecdc9cbd2194a5730"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31eba269056d6cd7830101118d1d9547"><td class="memItemLeft" align="right" valign="top">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a31eba269056d6cd7830101118d1d9547">decomposeMachineOperandsTargetFlags</a> (<a class="el" href="classunsigned.html">unsigned</a> TF) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a31eba269056d6cd7830101118d1d9547"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3b8142ae1da479687097277072cf97d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#ae3b8142ae1da479687097277072cf97d">getSerializableDirectMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:ae3b8142ae1da479687097277072cf97d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5cd1f16c5f15b23dfbd3f66027fc4dc1"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5cd1f16c5f15b23dfbd3f66027fc4dc1">getSerializableBitmaskMachineOperandTargetFlags</a> () <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a5cd1f16c5f15b23dfbd3f66027fc4dc1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adea3c2409dae7b27a172ba7a8b6d17b5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#adea3c2409dae7b27a172ba7a8b6d17b5">isFpMLxInstruction</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adea3c2409dae7b27a172ba7a8b6d17b5"><td class="mdescLeft">&#160;</td><td class="mdescRight">isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS instruction.  <a href="#adea3c2409dae7b27a172ba7a8b6d17b5">More...</a><br /></td></tr>
<tr class="separator:adea3c2409dae7b27a172ba7a8b6d17b5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a168380fa7a6b64cf46cdb6a249137966"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a168380fa7a6b64cf46cdb6a249137966">isFpMLxInstruction</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode, <a class="el" href="classunsigned.html">unsigned</a> &amp;MulOpc, <a class="el" href="classunsigned.html">unsigned</a> &amp;AddSubOpc, <a class="el" href="classbool.html">bool</a> &amp;NegAcc, <a class="el" href="classbool.html">bool</a> &amp;HasLane) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a168380fa7a6b64cf46cdb6a249137966"><td class="mdescLeft">&#160;</td><td class="mdescRight">isFpMLxInstruction - This version also returns the multiply opcode and the addition / subtraction opcode to expand to.  <a href="#a168380fa7a6b64cf46cdb6a249137966">More...</a><br /></td></tr>
<tr class="separator:a168380fa7a6b64cf46cdb6a249137966"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3191456b85282bb1bb504bcc48856d1f"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a3191456b85282bb1bb504bcc48856d1f">canCauseFpMLxStall</a> (<a class="el" href="classunsigned.html">unsigned</a> Opcode) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a3191456b85282bb1bb504bcc48856d1f"><td class="mdescLeft">&#160;</td><td class="mdescRight">canCauseFpMLxStall - Return true if an instruction of the specified opcode will cause stalls when scheduled after (within 4-cycle window) a fp MLA / MLS instruction.  <a href="#a3191456b85282bb1bb504bcc48856d1f">More...</a><br /></td></tr>
<tr class="separator:a3191456b85282bb1bb504bcc48856d1f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf279a75270e2561fb5ce6d4128ad4f4"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#adf279a75270e2561fb5ce6d4128ad4f4">isSwiftFastImmShift</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:adf279a75270e2561fb5ce6d4128ad4f4"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns true if the instruction has a shift by immediate that can be executed in one cycle less.  <a href="#adf279a75270e2561fb5ce6d4128ad4f4">More...</a><br /></td></tr>
<tr class="separator:adf279a75270e2561fb5ce6d4128ad4f4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a3ea3c557d071ba55dbd5fbd1fcc8be"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a8a3ea3c557d071ba55dbd5fbd1fcc8be">getFramePred</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="memdesc:a8a3ea3c557d071ba55dbd5fbd1fcc8be"><td class="mdescLeft">&#160;</td><td class="mdescRight">Returns predicate register associated with the given frame instruction.  <a href="#a8a3ea3c557d071ba55dbd5fbd1fcc8be">More...</a><br /></td></tr>
<tr class="separator:a8a3ea3c557d071ba55dbd5fbd1fcc8be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a91b025b08707893bd71784e373d78e6d"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a91b025b08707893bd71784e373d78e6d">isAddImmediate</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classllvm_1_1Register.html">Register</a> <a class="el" href="MachineSink_8cpp.html#a359e1ff26f6d466d927a61aae45b05c3">Reg</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="separator:a91b025b08707893bd71784e373d78e6d"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pub-static-methods"></a>
Static Public Member Functions</h2></td></tr>
<tr class="memitem:a05e40e0592f6a3d97d6a86534e42f955"><td class="memItemLeft" align="right" valign="top">static <a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a05e40e0592f6a3d97d6a86534e42f955">isCPSRDefined</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>)</td></tr>
<tr class="separator:a05e40e0592f6a3d97d6a86534e42f955"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="pro-methods"></a>
Protected Member Functions</h2></td></tr>
<tr class="memitem:a7e82ffc3423eb67eef1e1a43f0b75ce7"><td class="memItemLeft" align="right" valign="top">&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a7e82ffc3423eb67eef1e1a43f0b75ce7">ARMBaseInstrInfo</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;STI)</td></tr>
<tr class="separator:a7e82ffc3423eb67eef1e1a43f0b75ce7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83de3f9ab24662688a50952de742a4dd"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a83de3f9ab24662688a50952de742a4dd">expandLoadStackGuardBase</a> (<a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a> <a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> LoadImmOpc, <a class="el" href="classunsigned.html">unsigned</a> LoadOpc) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a></td></tr>
<tr class="separator:a83de3f9ab24662688a50952de742a4dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aba7f60edec8e7b982c598aa278f9420c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aba7f60edec8e7b982c598aa278f9420c">getRegSequenceLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &gt; &amp;InputRegs) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:aba7f60edec8e7b982c598aa278f9420c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a REG_SEQUENCE for the given <code>MI</code> and <code>DefIdx</code>.  <a href="#aba7f60edec8e7b982c598aa278f9420c">More...</a><br /></td></tr>
<tr class="separator:aba7f60edec8e7b982c598aa278f9420c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afc76a889f289a0e841775d80aa0338ba"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#afc76a889f289a0e841775d80aa0338ba">getExtractSubregLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &amp;InputReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:afc76a889f289a0e841775d80aa0338ba"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a EXTRACT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>.  <a href="#afc76a889f289a0e841775d80aa0338ba">More...</a><br /></td></tr>
<tr class="separator:afc76a889f289a0e841775d80aa0338ba"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc8556ad731efc2f7a407169624d812e"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classbool.html">bool</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#abc8556ad731efc2f7a407169624d812e">getInsertSubregLikeInputs</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classunsigned.html">unsigned</a> DefIdx, <a class="el" href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">RegSubRegPair</a> &amp;BaseReg, <a class="el" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &amp;InsertedReg) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:abc8556ad731efc2f7a407169624d812e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Build the equivalent inputs of a INSERT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>.  <a href="#abc8556ad731efc2f7a407169624d812e">More...</a><br /></td></tr>
<tr class="separator:abc8556ad731efc2f7a407169624d812e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af76e71e7ea189719baa6f8819724fac5"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#af76e71e7ea189719baa6f8819724fac5">commuteInstructionImpl</a> (<a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>, <a class="el" href="classbool.html">bool</a> NewMI, <a class="el" href="classunsigned.html">unsigned</a> OpIdx1, <a class="el" href="classunsigned.html">unsigned</a> OpIdx2) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:af76e71e7ea189719baa6f8819724fac5"><td class="mdescLeft">&#160;</td><td class="mdescRight">Commutes the operands in the given instruction.  <a href="#af76e71e7ea189719baa6f8819724fac5">More...</a><br /></td></tr>
<tr class="separator:af76e71e7ea189719baa6f8819724fac5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5f980b4f1b8eb48ba77ce0a596a83cbc"><td class="memItemLeft" align="right" valign="top"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt;&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a5f980b4f1b8eb48ba77ce0a596a83cbc">isCopyInstrImpl</a> (<a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;<a class="el" href="IRTranslator_8cpp.html#abe44dfdea65b4f7e11e0a608ab708b76">MI</a>) <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> override</td></tr>
<tr class="memdesc:a5f980b4f1b8eb48ba77ce0a596a83cbc"><td class="mdescLeft">&#160;</td><td class="mdescRight">If the specific machine instruction is an instruction that moves/copies value from one register to another register return destination and source registers as machine operands.  <a href="#a5f980b4f1b8eb48ba77ce0a596a83cbc">More...</a><br /></td></tr>
<tr class="separator:a5f980b4f1b8eb48ba77ce0a596a83cbc"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<div class="textblock">
<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00035">35</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>
</div><h2 class="groupheader">Constructor &amp; Destructor Documentation</h2>
<a id="a7e82ffc3423eb67eef1e1a43f0b75ce7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7e82ffc3423eb67eef1e1a43f0b75ce7">&#9670;&nbsp;</a></span>ARMBaseInstrInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">ARMBaseInstrInfo::ARMBaseInstrInfo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>STI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">explicit</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00109">109</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="STLExtras_8h_source.html#l01027">llvm::array_lengthof()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SmallSet_8h_source.html#l00180">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="DenseMap_8h_source.html#l00195">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::insert()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00079">ARM_MLxEntry::MLxOpc</a>.</p>

</div>
</div>
<h2 class="groupheader">Member Function Documentation</h2>
<a id="a396ce0a5b70320d155c9959a080d543f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a396ce0a5b70320d155c9959a080d543f">&#9670;&nbsp;</a></span>AddDReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp; ARMBaseInstrInfo::AddDReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstrBuilder.html">MachineInstrBuilder</a> &amp;&#160;</td>
          <td class="paramname"><em>MIB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>State</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01013">1013</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00979">llvm::TargetRegisterInfo::getSubReg()</a>, <a class="el" href="Register_8h_source.html#l00063">llvm::Register::isPhysicalRegister()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01025">storeRegToStackSlot()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00178">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01266">loadRegFromStackSlot()</a>, <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00135">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01025">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="a9c27deca75181d5b0986eb74bc38a1b1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9c27deca75181d5b0986eb74bc38a1b1">&#9670;&nbsp;</a></span>analyzeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::analyzeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&amp;&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>AllowModify</em> = <code><a class="el" href="LoadStoreVectorizer_8cpp.html#a1321ae04c732793cd2d0ee2db36636ca">false</a></code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00311">311</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00121">getSubtarget()</a>.</p>

</div>
</div>
<a id="a7205eae5bcb820874106e3b3e37d149c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7205eae5bcb820874106e3b3e37d149c">&#9670;&nbsp;</a></span>analyzeCompare()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::analyzeCompare </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>CmpValue</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>analyzeCompare - For a comparison instruction, return the source registers in SrcReg and SrcReg2 if having two register operands, and the value it compares against in CmpValue. </p>
<p>Return true if the comparison instruction can be analyzed. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02674">2674</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03161">shouldSink()</a>.</p>

</div>
</div>
<a id="af882e4e0e248f1f833eb8f4e00b06c62"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af882e4e0e248f1f833eb8f4e00b06c62">&#9670;&nbsp;</a></span>analyzeSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::analyzeSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>TrueOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>FalseOp</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>Optimizable</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02209">2209</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="ab1ec5f3b915078525275298dc021f58c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1ec5f3b915078525275298dc021f58c">&#9670;&nbsp;</a></span>areLoadsFromSameBasePtr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::areLoadsFromSameBasePtr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t &amp;&#160;</td>
          <td class="paramname"><em>Offset2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>areLoadsFromSameBasePtr - This is used by the pre-regalloc scheduler to determine if two loads are loading from the same base address. </p>
<p>It should only return true if the base pointers are the same and the only differences between the two addresses is the offset. It also returns the offsets by reference.</p>
<p>It should only return true if the base pointers are the same and the only differences between the two addresses is the offset. It also returns the offsets by reference.</p>
<p>FIXME: remove this in favor of the <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a> interface once pre-RA-sched is permanently disabled. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01835">1835</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00713">llvm::SDNode::isMachineOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="aec0904aef5bec338f4fea047c49455aa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec0904aef5bec338f4fea047c49455aa">&#9670;&nbsp;</a></span>breakPartialRegDependency()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::breakPartialRegDependency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05192">5192</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01785">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="MachineInstr_8h_source.html#l01218">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00250">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="Register_8h_source.html#l00063">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00649">llvm::MCRegisterInfo::isSuperRegister()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00465">llvm::predOps()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="a3191456b85282bb1bb504bcc48856d1f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3191456b85282bb1bb504bcc48856d1f">&#9670;&nbsp;</a></span>canCauseFpMLxStall()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ARMBaseInstrInfo::canCauseFpMLxStall </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>canCauseFpMLxStall - Return true if an instruction of the specified opcode will cause stalls when scheduled after (within 4-cycle window) a fp MLA / MLS instruction. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00437">437</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SmallSet_8h_source.html#l00164">llvm::SmallSet&lt; T, N, C &gt;::count()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05230">isSwiftFastImmShift()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00034">llvm::ARMHazardRecognizer::getHazardType()</a>.</p>

</div>
</div>
<a id="af76e71e7ea189719baa6f8819724fac5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af76e71e7ea189719baa6f8819724fac5">&#9670;&nbsp;</a></span>commuteInstructionImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::commuteInstructionImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>NewMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpIdx2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Commutes the operands in the given instruction. </p>
<p>The commutable operands are specified by their indices OpIdx1 and OpIdx2.</p>
<p>Do not call this method for a non-commutable instruction or for non-commutable pair of operand indices OpIdx1 and OpIdx2. Even though the instruction is commutable, the method may still fail to commute the operands, null pointer is returned in such cases. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02145">2145</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="TargetInstrInfo_8cpp_source.html#l00157">llvm::TargetInstrInfo::commuteInstructionImpl()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01020">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02122">llvm::getInstrPredicate()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00048">llvm::ARMCC::getOppositeCondition()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00400">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00419">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="MachineOperand_8h_source.html#l00331">llvm::MachineOperand::isCPI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00383">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00373">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00335">llvm::MachineOperand::isJTI()</a>, <a class="el" href="Register_8h_source.html#l00063">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00654">isPredicable()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01162">llvm::MachineInstr::isSafeToMove()</a>, <a class="el" href="MachineOperand_8h_source.html#l00439">llvm::MachineOperand::isTied()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, and <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>.</p>

</div>
</div>
<a id="a4a56aca1de4d2a1803737110206c47eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4a56aca1de4d2a1803737110206c47eb">&#9670;&nbsp;</a></span>convertToThreeAddress()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::convertToThreeAddress </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineFunction.html#aaba82c71ffdca966cad10eae0992fff9">MachineFunction::iterator</a> &amp;&#160;</td>
          <td class="paramname"><em>MFI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1LiveVariables.html">LiveVariables</a> *&#160;</td>
          <td class="paramname"><em>LV</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00141">141</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00188">llvm::ARMII::AddrMode2</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00189">llvm::ARMII::AddrMode3</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00299">llvm::ARMII::AddrModeMask</a>, <a class="el" href="LiveVariables_8h_source.html#l00237">llvm::LiveVariables::addVirtualRegisterDead()</a>, <a class="el" href="LiveVariables_8h_source.html#l00201">llvm::LiveVariables::addVirtualRegisterKilled()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00473">llvm::condCodeOp()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="ARMBaseInstrInfo_8cpp.html#ac0d783c80fd0f6ac590557c9d09bf5b4">EnableARM3Addr</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00405">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00408">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00411">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00436">llvm::ARM_AM::getAM3Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00437">llvm::ARM_AM::getAM3Op()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00235">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00163">llvm::ARM_AM::getSOImmVal()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00112">llvm::ARM_AM::getSORegOpc()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#a4600f410854a2540949d8bfb93c9c348">getUnindexedOpcode()</a>, <a class="el" href="LiveVariables_8cpp_source.html#l00085">llvm::LiveVariables::getVarInfo()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00305">llvm::ARMII::IndexModeMask</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00180">llvm::ARMII::IndexModePost</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00179">llvm::ARMII::IndexModePre</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00304">llvm::ARMII::IndexModeShift</a>, <a class="el" href="MachineOperand_8h_source.html#l00383">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00373">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00388">llvm::MachineOperand::isKill()</a>, <a class="el" href="ARCInstrInfo_8cpp_source.html#l00053">isLoad()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00368">llvm::MachineOperand::isUse()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="LiveVariables_8h_source.html#l00089">llvm::LiveVariables::VarInfo::Kills</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MachineInstr_8h_source.html#l00869">llvm::MachineInstr::mayStore()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00465">llvm::predOps()</a>, <a class="el" href="MachineInstr_8h_source.html#l01188">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="LiveVariables_8h_source.html#l00094">llvm::LiveVariables::VarInfo::removeKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00504">llvm::MachineOperand::setIsDead()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00038">llvm::ARM_AM::sub</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00196">llvm::MCInstrDesc::TSFlags</a>, and <a class="el" href="SIInstrInfo_8cpp_source.html#l06318">VI</a>.</p>

</div>
</div>
<a id="acf6de9364e750aa1c6f072cf746e26be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acf6de9364e750aa1c6f072cf746e26be">&#9670;&nbsp;</a></span>copyFromCPSR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::copyFromCPSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00768">768</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00476">llvm::getKillRegState()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00770">llvm::ARMSubtarget::isMClass()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00765">llvm::ARMSubtarget::isThumb()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00465">llvm::predOps()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00830">copyPhysReg()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a02776b2fa1dd9f5d835e3c3832643e9b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a02776b2fa1dd9f5d835e3c3832643e9b">&#9670;&nbsp;</a></span>copyPhysReg()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::copyPhysReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MCRegister.html">MCRegister</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00830">830</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01933">llvm::MachineInstr::addRegisterDefined()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01785">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00813">llvm::addUnpredicatedMveVpredROp()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00473">llvm::condCodeOp()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00768">copyFromCPSR()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00788">copyToCPSR()</a>, <a class="el" href="SmallSet_8h_source.html#l00164">llvm::SmallSet&lt; T, N, C &gt;::count()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00476">llvm::getKillRegState()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00979">llvm::TargetRegisterInfo::getSubReg()</a>, <a class="el" href="SmallSet_8h_source.html#l00180">llvm::SmallSet&lt; T, N, C &gt;::insert()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00465">llvm::predOps()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00380">llvm::TargetRegisterInfo::regsOverlap()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, and <a class="el" href="ARMISelLowering_8h_source.html#l00112">llvm::ARMISD::VMOVSR</a>.</p>

<p class="reference">Referenced by <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00121">llvm::Thumb2InstrInfo::copyPhysReg()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a9e907f70e18fb67696cf3430f77c7149"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e907f70e18fb67696cf3430f77c7149">&#9670;&nbsp;</a></span>copyToCPSR()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::copyToCPSR </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>I</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>KillSrc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a> &amp;&#160;</td>
          <td class="paramname"><em>Subtarget</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00788">788</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00476">llvm::getKillRegState()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00770">llvm::ARMSubtarget::isMClass()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00765">llvm::ARMSubtarget::isThumb()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00465">llvm::predOps()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00830">copyPhysReg()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a1b4105078d9414276e67bb58a5f27306"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b4105078d9414276e67bb58a5f27306">&#9670;&nbsp;</a></span>CreateTargetHazardRecognizer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * ARMBaseInstrInfo::CreateTargetHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetSubtargetInfo.html">TargetSubtargetInfo</a> *&#160;</td>
          <td class="paramname"><em>STI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00123">123</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01012">llvm::TargetInstrInfo::CreateTargetHazardRecognizer()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00134">CreateTargetPostRAHazardRecognizer()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00121">getSubtarget()</a>.</p>

</div>
</div>
<a id="a624af1a09f6ec191f88dfd2b26c3e54a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a624af1a09f6ec191f88dfd2b26c3e54a">&#9670;&nbsp;</a></span>CreateTargetPostRAHazardRecognizer()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ScheduleHazardRecognizer.html">ScheduleHazardRecognizer</a> * ARMBaseInstrInfo::CreateTargetPostRAHazardRecognizer </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>II</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ScheduleDAG.html">ScheduleDAG</a> *&#160;</td>
          <td class="paramname"><em>DAG</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00134">134</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l01026">llvm::TargetInstrInfo::CreateTargetPostRAHazardRecognizer()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00608">llvm::ARMSubtarget::hasVFP2Base()</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00768">llvm::ARMSubtarget::isThumb2()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00123">CreateTargetHazardRecognizer()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00121">getSubtarget()</a>.</p>

</div>
</div>
<a id="a31eba269056d6cd7830101118d1d9547"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31eba269056d6cd7830101118d1d9547">&#9670;&nbsp;</a></span>decomposeMachineOperandsTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="classunsigned.html">unsigned</a> &gt; ARMBaseInstrInfo::decomposeMachineOperandsTargetFlags </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>TF</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05320">5320</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BitmaskEnum_8h_source.html#l00080">llvm::BitmaskEnumDetail::Mask()</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00254">llvm::ARMII::MO_OPTION_MASK</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="a7f7d2d9c972d5b2756a04e22b194fd90"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7f7d2d9c972d5b2756a04e22b194fd90">&#9670;&nbsp;</a></span>DefinesPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::DefinesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">std::vector&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00545">545</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00615">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00373">llvm::MachineOperand::isDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00343">llvm::MachineOperand::isRegMask()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a7a4e4e4a8fa157eb9945d44717359bb1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7a4e4e4a8fa157eb9945d44717359bb1">&#9670;&nbsp;</a></span>duplicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp; ARMBaseInstrInfo::duplicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>InsertBefore</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Orig</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01717">1717</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="TargetInstrInfo_8cpp_source.html#l00425">llvm::TargetInstrInfo::duplicate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01646">duplicateCPV()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, and <a class="el" href="MD5_8cpp_source.html#l00058">I</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a83de3f9ab24662688a50952de742a4dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83de3f9ab24662688a50952de742a4dd">&#9670;&nbsp;</a></span>expandLoadStackGuardBase()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::expandLoadStackGuardBase </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LoadImmOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>LoadOpc</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04762">4762</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00168">llvm::MachineInstrBuilder::addGlobalAddress()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00993">llvm::MachinePointerInfo::getGOT()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Kill</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00284">llvm::ARMII::MO_NONLAZY</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00141">llvm::MachineMemOperand::MODereferenceable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00143">llvm::MachineMemOperand::MOInvariant</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00133">llvm::MachineMemOperand::MOLoad</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00465">llvm::predOps()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMInstrInfo_8cpp_source.html#l00051">llvm::ARMInstrInfo::getUnindexedOpcode()</a>, <a class="el" href="Thumb1InstrInfo_8cpp_source.html#l00106">llvm::Thumb1InstrInfo::loadRegFromStackSlot()</a>, and <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00178">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="abe2c3303ec55393902e579d316051289"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abe2c3303ec55393902e579d316051289">&#9670;&nbsp;</a></span>expandPostRAPseudo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::expandPostRAPseudo </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01564">1564</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8cpp_source.html#l01785">llvm::MachineInstr::addRegisterKilled()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="Debug_8cpp_source.html#l00132">llvm::dbgs()</a>, <a class="el" href="MachineInstr_8h_source.html#l01218">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01155">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00992">llvm::MachineInstr::findRegisterDefOperandIdx()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00516">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00121">getSubtarget()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, <a class="el" href="MachineInstr_8h_source.html#l01115">llvm::MachineInstr::isCopy()</a>, <a class="el" href="MachineOperand_8h_source.html#l00383">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00388">llvm::MachineOperand::isKill()</a>, <a class="el" href="Debug_8h_source.html#l00122">LLVM_DEBUG</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00250">llvm::ARMISD::MEMCPY</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00465">llvm::predOps()</a>, <a class="el" href="MachineInstr_8h_source.html#l01188">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00295">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01559">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00498">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="MachineOperand_8h_source.html#l00509">llvm::MachineOperand::setIsUndef()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a9e67eded3410916d5eb1b9710d9edb50"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e67eded3410916d5eb1b9710d9edb50">&#9670;&nbsp;</a></span>extraSizeToPredicateInstructions()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::extraSizeToPredicateInstructions </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumInsts</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02080">2080</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MathExtras_8h_source.html#l00731">llvm::divideCeil()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="a1e41f859a963d4258d78795e08297f7a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1e41f859a963d4258d78795e08297f7a">&#9670;&nbsp;</a></span>FoldImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::FoldImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Reg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>FoldImmediate - 'Reg' is known to be defined by a move immediate instruction, try to fold the immediate into the use instruction. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03179">3179</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00154">llvm::MachineOperand::ChangeToImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00473">llvm::condCodeOp()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00158">llvm::MachineRegisterInfo::createVirtualRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00669">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00476">llvm::getKillRegState()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00235">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00193">llvm::ARM_AM::getSOImmTwoPartFirst()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00199">llvm::ARM_AM::getSOImmTwoPartSecond()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00354">llvm::ARM_AM::getT2SOImmTwoPartFirst()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00371">llvm::ARM_AM::getT2SOImmTwoPartSecond()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00419">llvm::MachineRegisterInfo::hasOneNonDBGUse()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00267">llvm::MCInstrDesc::hasOptionalDef()</a>, <a class="el" href="MachineOperand_8h_source.html#l00383">llvm::MachineOperand::isDead()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00388">llvm::MachineOperand::isKill()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00180">llvm::ARM_AM::isSOImmTwoPartVal()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00327">llvm::ARM_AM::isT2SOImmTwoPartVal()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00465">llvm::predOps()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="MachineInstr_8h_source.html#l01559">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00498">llvm::MachineOperand::setIsKill()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00058">llvm::MachineRegisterInfo::setRegClass()</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">UseMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="ad0d0b95162803bce3077da0508daa9a7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad0d0b95162803bce3077da0508daa9a7">&#9670;&nbsp;</a></span>getExecutionDomain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">std::pair&lt; <a class="el" href="classuint16__t.html">uint16_t</a>, <a class="el" href="classuint16__t.html">uint16_t</a> &gt; ARMBaseInstrInfo::getExecutionDomain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>VFP/NEON execution domains. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04833">4833</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00402">llvm::ARMII::DomainMask</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00405">llvm::ARMII::DomainNEON</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00406">llvm::ARMII::DomainNEONA8</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00404">llvm::ARMII::DomainVFP</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04824">ExeGeneric</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04826">ExeNEON</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04825">ExeVFP</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00482">isPredicated()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00196">llvm::MCInstrDesc::TSFlags</a>, and <a class="el" href="ARMISelLowering_8h_source.html#l00112">llvm::ARMISD::VMOVSR</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="afc76a889f289a0e841775d80aa0338ba"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afc76a889f289a0e841775d80aa0338ba">&#9670;&nbsp;</a></span>getExtractSubregLikeInputs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::getExtractSubregLikeInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &amp;&#160;</td>
          <td class="paramname"><em>InputReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build the equivalent inputs of a EXTRACT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] InputReg of the equivalent EXTRACT_SUBREG. E.g., EXTRACT_SUBREG %1:sub1, sub0, sub1 would produce:</p><ul>
<li>%1:sub1, sub0</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isExtractSubregLike(). </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05271">5271</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00250">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00363">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00831">llvm::MachineInstr::isExtractSubregLike()</a>, <a class="el" href="MachineOperand_8h_source.html#l00393">llvm::MachineOperand::isUndef()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00451">llvm::TargetInstrInfo::RegSubRegPair::Reg</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00469">llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00452">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a>, and <a class="el" href="ARMISelLowering_8h_source.html#l00110">llvm::ARMISD::VMOVRRD</a>.</p>

</div>
</div>
<a id="a8a3ea3c557d071ba55dbd5fbd1fcc8be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a3ea3c557d071ba55dbd5fbd1fcc8be">&#9670;&nbsp;</a></span>getFramePred()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> llvm::ARMBaseInstrInfo::getFramePred </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Returns predicate register associated with the given frame instruction. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00446">446</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05348">isAddImmediate()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMFrameLowering_8cpp_source.html#l02133">llvm::ARMFrameLowering::getCalleeSaves()</a>.</p>

</div>
</div>
<a id="abc8556ad731efc2f7a407169624d812e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc8556ad731efc2f7a407169624d812e">&#9670;&nbsp;</a></span>getInsertSubregLikeInputs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::getInsertSubregLikeInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="PeepholeOptimizer_8cpp.html#a16005492b382a6a76abae848b4af2b83">RegSubRegPair</a> &amp;&#160;</td>
          <td class="paramname"><em>BaseReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &amp;&#160;</td>
          <td class="paramname"><em>InsertedReg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build the equivalent inputs of a INSERT_SUBREG for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] BaseReg and <code></code>[out] InsertedReg contain the equivalent inputs of INSERT_SUBREG. E.g., INSERT_SUBREG %0:sub0, %1:sub1, sub3 would produce:</p><ul>
<li>BaseReg: %0:sub0</li>
<li>InsertedReg: %1:sub1, sub3</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isInsertSubregLike(). </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05294">5294</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00250">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00363">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00845">llvm::MachineInstr::isInsertSubregLike()</a>, <a class="el" href="MachineOperand_8h_source.html#l00393">llvm::MachineOperand::isUndef()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00451">llvm::TargetInstrInfo::RegSubRegPair::Reg</a>, <a class="el" href="TargetInstrInfo_8h_source.html#l00469">llvm::TargetInstrInfo::RegSubRegPairAndIdx::SubIdx</a>, and <a class="el" href="TargetInstrInfo_8h_source.html#l00452">llvm::TargetInstrInfo::RegSubRegPair::SubReg</a>.</p>

</div>
</div>
<a id="a6395fc391c48db81db6a83fef912ac07"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6395fc391c48db81db6a83fef912ac07">&#9670;&nbsp;</a></span>getInstSizeInBytes()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::getInstSizeInBytes </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>GetInstSize - Returns the size of the specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>. </p>
<p>GetInstSize - Return the size of the specified <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a>. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00700">700</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Alignment_8h_source.html#l00163">llvm::alignTo()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="Target_2TargetMachine_8h_source.html#l00189">llvm::TargetMachine::getMCAsmInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00623">llvm::MCInstrDesc::getSize()</a>, <a class="el" href="MachineOperand_8h_source.html#l00606">llvm::MachineOperand::getSymbolName()</a>, <a class="el" href="MachineFunction_8h_source.html#l00465">llvm::MachineFunction::getTarget()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00725">llvm::ISD::INLINEASM</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00728">llvm::ISD::INLINEASM_BR</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00202">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00143">llvm::ARMFunctionInfo::isThumbFunction()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBasicBlockInfo_8cpp_source.html#l00047">llvm::ARMBasicBlockUtils::computeBlockSize()</a>, <a class="el" href="ARMFrameLowering_8cpp_source.html#l01487">EstimateFunctionSizeInBytes()</a>, <a class="el" href="ARMBasicBlockInfo_8cpp_source.html#l00075">llvm::ARMBasicBlockUtils::getOffsetOf()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>, <a class="el" href="ARMConstantIslandPass_8cpp_source.html#l01177">getUnconditionalBrDisp()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02089">predictBranchSizeForIfCvt()</a>, and <a class="el" href="ARMConstantIslandPass_8cpp_source.html#l02118">RemoveDeadAddBetweenLEAAndJT()</a>.</p>

</div>
</div>
<a id="a47f7f8a180a8ec53b3a5512a035d174e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a47f7f8a180a8ec53b3a5512a035d174e">&#9670;&nbsp;</a></span>getLDMVariableDefsSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::getLDMVariableDefsSize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03793">3793</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00250">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00235">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00228">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00164">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00202">llvm::InstrItineraryData::getOperandLatency()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04248">getOperandLatency()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00619">llvm::MCInstrDesc::getSchedClass()</a>, and <a class="el" href="MCInstrItineraries_8h_source.html#l00181">llvm::InstrItineraryData::hasPipelineForwarding()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a54d24a65d052560ecdc9cbd2194a5730"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a54d24a65d052560ecdc9cbd2194a5730">&#9670;&nbsp;</a></span>getNumLDMAddresses()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::getNumLDMAddresses </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Get the number of addresses by LDM or VLDM or zero for unknown. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03575">3575</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstr_8h_source.html#l00567">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MachineInstr_8h_source.html#l00574">llvm::MachineInstr::memoperands_end()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="a41289ca8ad61ff8ab86bc82a0afd8e1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a41289ca8ad61ff8ab86bc82a0afd8e1c">&#9670;&nbsp;</a></span>getNumMicroOps()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::getNumMicroOps </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03629">3629</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMSubtarget_8h_source.html#l00122">llvm::ARMSubtarget::DoubleIssue</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00125">llvm::ARMSubtarget::DoubleIssueCheckUnalignedAccess</a>, <a class="el" href="WinCOFFObjectWriter_8cpp_source.html#l00258">getAlignment()</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00225">llvm::InstrItineraryData::getNumMicroOps()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03590">getNumMicroOpsSingleIssuePlusExtras()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03327">getNumMicroOpsSwiftLdSt()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00235">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00228">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00164">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00619">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MachineInstr_8h_source.html#l00582">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00123">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00436">llvm::MCInstrDesc::mayLoad()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00442">llvm::MCInstrDesc::mayStore()</a>, <a class="el" href="MachineInstr_8h_source.html#l00567">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00127">llvm::ARMSubtarget::SingleIssue</a>, and <a class="el" href="ARMSubtarget_8h_source.html#l00130">llvm::ARMSubtarget::SingleIssuePlusExtras</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04345">getOperandLatency()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="a9e5fe767e3d27e618ad4a592d8c57a8e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9e5fe767e3d27e618ad4a592d8c57a8e">&#9670;&nbsp;</a></span>getOperandLatency() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ARMBaseInstrInfo::getOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>DefMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>UseMI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04248">4248</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04070">adjustDefLatency()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">DefMI</a>, <a class="el" href="ARMISelLowering_8h_source.html#l00090">llvm::ARMISD::FMSTAT</a>, <a class="el" href="WinCOFFObjectWriter_8cpp_source.html#l00258">getAlignment()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04015">getBundledDefMI()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04038">getBundledUseMI()</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="Function_8h_source.html#l00323">llvm::Function::hasFnAttribute()</a>, <a class="el" href="MachineInstr_8h_source.html#l00582">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00706">llvm::MachineInstr::isBranch()</a>, <a class="el" href="MachineInstr_8h_source.html#l01111">llvm::MachineInstr::isBundle()</a>, <a class="el" href="MachineInstr_8h_source.html#l01129">llvm::MachineInstr::isCopyLike()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00123">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="MachineOperand_8h_source.html#l00378">llvm::MachineOperand::isImplicit()</a>, <a class="el" href="MachineInstr_8h_source.html#l01084">llvm::MachineInstr::isImplicitDef()</a>, <a class="el" href="MachineInstr_8h_source.html#l01099">llvm::MachineInstr::isInsertSubreg()</a>, <a class="el" href="MachineInstr_8h_source.html#l01107">llvm::MachineInstr::isRegSequence()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00034">llvm::Latency</a>, <a class="el" href="MachineInstr_8h_source.html#l00567">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">UseMI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03793">getLDMVariableDefsSize()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04345">getOperandLatency()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="a2c3cc6e10ea067022e67d75342eb5e6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2c3cc6e10ea067022e67d75342eb5e6c">&#9670;&nbsp;</a></span>getOperandLatency() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">int ARMBaseInstrInfo::getOperandLatency </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1InstrItineraryData.html">InstrItineraryData</a> *&#160;</td>
          <td class="paramname"><em>ItinData</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>DefNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>UseNode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>UseIdx</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04345">4345</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04070">adjustDefLatency()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="WinCOFFObjectWriter_8cpp_source.html#l00258">getAlignment()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00405">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00411">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00225">llvm::InstrItineraryData::getNumMicroOps()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03629">getNumMicroOps()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00228">llvm::MCInstrDesc::getOpcode()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00938">llvm::SDNode::getOperand()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00164">llvm::InstrItineraryData::getOperandCycle()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04248">getOperandLatency()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00619">llvm::MCInstrDesc::getSchedClass()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00146">llvm::InstrItineraryData::getStageLatency()</a>, <a class="el" href="MCInstrDesc_8cpp_source.html#l00044">llvm::MCInstrDesc::hasImplicitDefOfPhysReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00582">llvm::MachineInstr::hasOneMemOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00202">llvm::MachineBasicBlock::instr_end()</a>, <a class="el" href="MachineInstr_8h_source.html#l01111">llvm::MachineInstr::isBundle()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00286">llvm::MCInstrDesc::isCall()</a>, <a class="el" href="MachineInstr_8h_source.html#l01129">llvm::MachineInstr::isCopyLike()</a>, <a class="el" href="MCInstrItineraries_8h_source.html#l00123">llvm::InstrItineraryData::isEmpty()</a>, <a class="el" href="MachineInstr_8h_source.html#l01084">llvm::MachineInstr::isImplicitDef()</a>, <a class="el" href="MachineInstr_8h_source.html#l01099">llvm::MachineInstr::isInsertSubreg()</a>, <a class="el" href="SelectionDAGNodes_8h_source.html#l00713">llvm::SDNode::isMachineOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l01107">llvm::MachineInstr::isRegSequence()</a>, <a class="el" href="SIMachineScheduler_8h_source.html#l00034">llvm::Latency</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00031">llvm::ARM_AM::lsr</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00436">llvm::MCInstrDesc::mayLoad()</a>, <a class="el" href="MachineInstr_8h_source.html#l00856">llvm::MachineInstr::mayLoad()</a>, <a class="el" href="MachineInstr_8h_source.html#l00567">llvm::MachineInstr::memoperands_begin()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00190">llvm::MCInstrDesc::Opcode</a>, and <a class="el" href="LoopUnswitch_8cpp.html#a815e638c738b221b797674c5c63524bb">Threshold</a>.</p>

</div>
</div>
<a id="a51539193cc8ad7ae2884993bbb57ddea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51539193cc8ad7ae2884993bbb57ddea">&#9670;&nbsp;</a></span>getPartialRegUpdateClearance()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::getPartialRegUpdateClearance </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>OpNum</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05131">5131</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp.html#a1112b818386ec01ddfdf3a5d0024eb17">contains()</a>, <a class="el" href="MachineInstr_8h_source.html#l01218">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00943">llvm::MachineInstr::findRegisterUseOperandIdx()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00516">llvm::TargetRegisterInfo::getMatchingSuperReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00363">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="MachineOperand_8h_source.html#l00456">llvm::MachineOperand::readsReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l01196">llvm::MachineInstr::readsVirtualRegister()</a>, and <a class="el" href="ARMISelLowering_8h_source.html#l00112">llvm::ARMISD::VMOVSR</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="a704420ac69ea3ab0e4dbb6f0769ee29a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a704420ac69ea3ab0e4dbb6f0769ee29a">&#9670;&nbsp;</a></span>getPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="namespacellvm_1_1ARMCC.html#ac8391dd6b8083baa870dee5142ff22b6">ARMCC::CondCodes</a> llvm::ARMBaseInstrInfo::getPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">149</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01013">AddDReg()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01835">areLoadsFromSameBasePtr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00768">copyFromCPSR()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00830">copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00788">copyToCPSR()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00545">DefinesPredicate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01717">duplicate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01564">expandPostRAPseudo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01020">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="ISDOpcodes_8h_source.html#l00063">llvm::ISD::FrameIndex</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00700">getInstSizeInBytes()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03793">getLDMVariableDefsSize()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00567">isAddrMode3OpImm()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00575">isAddrMode3OpMinusReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00616">isAm2ScaledReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00560">isCPSRDefined()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03783">isLDMBaseRegInList()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00587">isLdstScaledReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00595">isLdstScaledRegNotPlusLsl2()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00609">isLdstSoMinusReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01439">isLoadFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01495">isLoadFromStackSlotPostFE()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00654">isPredicable()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01990">isProfitableToIfCvt()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01946">isSchedulingBoundary()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01202">isStoreToStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01252">isStoreToStackSlotPostFE()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01266">loadRegFromStackSlot()</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00498">PredicateInstruction()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01741">produceSameValue()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01689">reMaterialize()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01916">shouldScheduleLoadsNear()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03161">shouldSink()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01025">storeRegToStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00519">SubsumesPredicate()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

</div>
</div>
<a id="aead1976618a69142c927e6abe9b307f5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aead1976618a69142c927e6abe9b307f5">&#9670;&nbsp;</a></span>getRegisterInfo()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMBaseRegisterInfo.html">ARMBaseRegisterInfo</a>&amp; llvm::ARMBaseInstrInfo::getRegisterInfo </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a70e6ac787bfed18b213ebf0b1494a4d4">llvm::Thumb2InstrInfo</a>, <a class="el" href="classllvm_1_1ARMInstrInfo.html#ab57afa00f4e80b550f241a85f6c7edec">llvm::ARMInstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#a2f57eac6bf0525785b6cc2a3c16a2c0a">llvm::Thumb1InstrInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMExpandPseudoInsts_8cpp_source.html#l01035">addExclusiveRegPair()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00830">copyPhysReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01564">expandPostRAPseudo()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00034">llvm::ARMHazardRecognizer::getHazardType()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04248">getOperandLatency()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01495">isLoadFromStackSlotPostFE()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01990">isProfitableToIfCvt()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01266">loadRegFromStackSlot()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02881">optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02089">predictBranchSizeForIfCvt()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04923">setExecutionDomain()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01025">storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="aba7f60edec8e7b982c598aa278f9420c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aba7f60edec8e7b982c598aa278f9420c">&#9670;&nbsp;</a></span>getRegSequenceLikeInputs()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::getRegSequenceLikeInputs </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DefIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="PeepholeOptimizer_8cpp.html#ad153312ce0e21a9c411b560bd535b1b7">RegSubRegPairAndIdx</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>InputRegs</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Build the equivalent inputs of a REG_SEQUENCE for the given <code>MI</code> and <code>DefIdx</code>. </p>
<p><code></code>[out] InputRegs of the equivalent REG_SEQUENCE. Each element of the list is modeled as &lt;Reg:SubReg, SubIdx&gt;. E.g., REG_SEQUENCE %1:sub1, sub0, %2, sub1 would produce two elements:</p><ul>
<li>%1:sub1, sub0</li>
<li>%2&lt;:0&gt;, sub1</li>
</ul>
<dl class="section return"><dt>Returns</dt><dd>true if it is possible to build such an input sequence with the pair <code>MI</code>, <code>DefIdx</code>. False otherwise.</dd></dl>
<dl class="section pre"><dt>Precondition</dt><dd>MI.isRegSequenceLike(). </dd></dl>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05244">5244</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00250">llvm::MCInstrDesc::getNumDefs()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00363">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00816">llvm::MachineInstr::isRegSequenceLike()</a>, <a class="el" href="MachineOperand_8h_source.html#l00393">llvm::MachineOperand::isUndef()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, and <a class="el" href="ARMISelLowering_8h_source.html#l00111">llvm::ARMISD::VMOVDRR</a>.</p>

</div>
</div>
<a id="a5cd1f16c5f15b23dfbd3f66027fc4dc1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5cd1f16c5f15b23dfbd3f66027fc4dc1">&#9670;&nbsp;</a></span>getSerializableBitmaskMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt; ARMBaseInstrInfo::getSerializableBitmaskMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05335">5335</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00460">llvm::makeArrayRef()</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00611">llvm::AArch64II::MO_COFFSTUB</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00632">llvm::AArch64II::MO_DLLIMPORT</a>, <a class="el" href="AArch64BaseInfo_8h_source.html#l00616">llvm::AArch64II::MO_GOT</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00284">llvm::ARMII::MO_NONLAZY</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00266">llvm::ARMII::MO_SBREL</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00277">llvm::ARMII::MO_SECREL</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="ae3b8142ae1da479687097277072cf97d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3b8142ae1da479687097277072cf97d">&#9670;&nbsp;</a></span>getSerializableDirectMachineOperandTargetFlags()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; std::pair&lt; <a class="el" href="classunsigned.html">unsigned</a>, <a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classchar.html">char</a> * &gt; &gt; ARMBaseInstrInfo::getSerializableDirectMachineOperandTargetFlags </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05326">5326</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ArrayRef_8h_source.html#l00460">llvm::makeArrayRef()</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00250">llvm::ARMII::MO_HI16</a>, and <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00246">llvm::ARMII::MO_LO16</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="a6eee7070fff6a9c948e5896bb155e3ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6eee7070fff6a9c948e5896bb155e3ab">&#9670;&nbsp;</a></span>getSubtarget()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1ARMSubtarget.html">ARMSubtarget</a>&amp; llvm::ARMBaseInstrInfo::getSubtarget </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00121">121</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00311">analyzeBranch()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00123">CreateTargetHazardRecognizer()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00134">CreateTargetPostRAHazardRecognizer()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01564">expandPostRAPseudo()</a>, <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00034">llvm::ARMHazardRecognizer::getHazardType()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00654">isPredicable()</a>, <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00233">selectMergeValues()</a>, and <a class="el" href="ARMInstructionSelector_8cpp_source.html#l00264">selectUnmergeValues()</a>.</p>

</div>
</div>
<a id="a4600f410854a2540949d8bfb93c9c348"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a4600f410854a2540949d8bfb93c9c348">&#9670;&nbsp;</a></span>getUnindexedOpcode()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">virtual <a class="el" href="classunsigned.html">unsigned</a> llvm::ARMBaseInstrInfo::getUnindexedOpcode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opc</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">pure virtual</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>Implemented in <a class="el" href="classllvm_1_1Thumb2InstrInfo.html#a3a7781860533882f9664b7b44e241a7d">llvm::Thumb2InstrInfo</a>, <a class="el" href="classllvm_1_1ARMInstrInfo.html#aa19a827b32320fe4086bf2ec9801f835">llvm::ARMInstrInfo</a>, and <a class="el" href="classllvm_1_1Thumb1InstrInfo.html#aa2040e85554cd2338608849d197e5693">llvm::Thumb1InstrInfo</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00141">convertToThreeAddress()</a>.</p>

</div>
</div>
<a id="a324c804be47df2ecc6a140dc77f886bf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a324c804be47df2ecc6a140dc77f886bf">&#9670;&nbsp;</a></span>hasNOP()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::hasNOP </td>
          <td>(</td>
          <td class="paramname"></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05226">5226</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMInstrInfo_8cpp_source.html#l00035">llvm::ARMInstrInfo::getNoop()</a>.</p>

</div>
</div>
<a id="aa2351273089a9b61efc8258cc7778093"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa2351273089a9b61efc8258cc7778093">&#9670;&nbsp;</a></span>insertBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::insertBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>TBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>FBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Cond</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1DebugLoc.html">DebugLoc</a> &amp;&#160;</td>
          <td class="paramname"><em>DL</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>BytesAdded</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00428">428</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a91b025b08707893bd71784e373d78e6d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a91b025b08707893bd71784e373d78e6d">&#9670;&nbsp;</a></span>isAddImmediate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1RegImmPair.html">RegImmPair</a> &gt; ARMBaseInstrInfo::isAddImmediate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1Register.html">Register</a>&#160;</td>
          <td class="paramname"><em>Reg</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05348">5348</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, and <a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::None</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00446">getFramePred()</a>.</p>

</div>
</div>
<a id="a7b9224464691cac5c21fb64c140c9957"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7b9224464691cac5c21fb64c140c9957">&#9670;&nbsp;</a></span>isAddrMode3OpImm()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isAddrMode3OpImm </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00567">567</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a58232ab068af02447fe7ed4d8bc04bd5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a58232ab068af02447fe7ed4d8bc04bd5">&#9670;&nbsp;</a></span>isAddrMode3OpMinusReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isAddrMode3OpMinusReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00575">575</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00437">llvm::ARM_AM::getAM3Op()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00038">llvm::ARM_AM::sub</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="ad186b6631d6b9048445d2034eb58f0b7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad186b6631d6b9048445d2034eb58f0b7">&#9670;&nbsp;</a></span>isAm2ScaledReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isAm2ScaledReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00616">616</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMAddressingModes_8h_source.html#l00411">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00028">llvm::ARM_AM::no_shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a5f980b4f1b8eb48ba77ce0a596a83cbc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5f980b4f1b8eb48ba77ce0a596a83cbc">&#9670;&nbsp;</a></span>isCopyInstrImpl()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1Optional.html">Optional</a>&lt; <a class="el" href="structllvm_1_1DestSourcePair.html">DestSourcePair</a> &gt; ARMBaseInstrInfo::isCopyInstrImpl </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span><span class="mlabel">protected</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>If the specific machine instruction is an instruction that moves/copies value from one register to another register return destination and source registers as machine operands. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00997">997</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineInstr_8h_source.html#l00755">llvm::MachineInstr::isMoveReg()</a>, and <a class="el" href="namespacellvm.html#a1d0ac37acc2482f8794195f5042b61b5a6adf97f83acf6453d4a6a4b1070f3754">llvm::None</a>.</p>

</div>
</div>
<a id="a05e40e0592f6a3d97d6a86534e42f955"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05e40e0592f6a3d97d6a86534e42f955">&#9670;&nbsp;</a></span>isCPSRDefined()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isCPSRDefined </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">static</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00560">560</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00492">llvm::MachineInstr::operands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00622">isEligibleForITBlock()</a>.</p>

</div>
</div>
<a id="adea3c2409dae7b27a172ba7a8b6d17b5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adea3c2409dae7b27a172ba7a8b6d17b5">&#9670;&nbsp;</a></span>isFpMLxInstruction() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ARMBaseInstrInfo::isFpMLxInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isFpMLxInstruction - Return true if the specified opcode is a fp MLA / MLS instruction. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00423">423</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="DenseMap_8h_source.html#l00145">llvm::DenseMapBase&lt; DerivedT, KeyT, ValueT, KeyInfoT, BucketT &gt;::count()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMHazardRecognizer_8cpp_source.html#l00034">llvm::ARMHazardRecognizer::getHazardType()</a>.</p>

</div>
</div>
<a id="a168380fa7a6b64cf46cdb6a249137966"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a168380fa7a6b64cf46cdb6a249137966">&#9670;&nbsp;</a></span>isFpMLxInstruction() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isFpMLxInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Opcode</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>MulOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a> &amp;&#160;</td>
          <td class="paramname"><em>AddSubOpc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>NegAcc</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a> &amp;&#160;</td>
          <td class="paramname"><em>HasLane</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>isFpMLxInstruction - This version also returns the multiply opcode and the addition / subtraction opcode to expand to. </p>
<p>Return true for 'HasLane' for the MLX instructions with an extra lane operand. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04797">4797</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00081">ARM_MLxEntry::AddSubOpc</a>, <a class="el" href="DenseMap_8h_source.html#l00082">llvm::DenseMapBase&lt; DenseMap&lt; KeyT, ValueT, KeyInfoT, BucketT &gt;, KeyT, ValueT, KeyInfoT, BucketT &gt;::end()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00083">ARM_MLxEntry::HasLane</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00080">ARM_MLxEntry::MulOpc</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00082">ARM_MLxEntry::NegAcc</a>.</p>

</div>
</div>
<a id="a6f0b3068c26928cdc77a4250f73fb34a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f0b3068c26928cdc77a4250f73fb34a">&#9670;&nbsp;</a></span>isLDMBaseRegInList()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isLDMBaseRegInList </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03783">3783</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a7d6b50586c6d9ae77f7294920382c365"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d6b50586c6d9ae77f7294920382c365">&#9670;&nbsp;</a></span>isLdstScaledReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isLdstScaledReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00587">587</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMAddressingModes_8h_source.html#l00411">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00028">llvm::ARM_AM::no_shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a9eea907c314c2427934e68e16a46cf57"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9eea907c314c2427934e68e16a46cf57">&#9670;&nbsp;</a></span>isLdstScaledRegNotPlusLsl2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isLdstScaledRegNotPlusLsl2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00595">595</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMAddressingModes_8h_source.html#l00039">llvm::ARM_AM::add</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00405">llvm::ARM_AM::getAM2Offset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00408">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00411">llvm::ARM_AM::getAM2ShiftOpc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00028">llvm::ARM_AM::no_shift</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="ad72bbe2381d08b2e0bb74f88fc05ae51"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad72bbe2381d08b2e0bb74f88fc05ae51">&#9670;&nbsp;</a></span>isLdstSoMinusReg()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isLdstSoMinusReg </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Op</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00609">609</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMAddressingModes_8h_source.html#l00408">llvm::ARM_AM::getAM2Op()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00038">llvm::ARM_AM::sub</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a7ead1391feda8ed6ce0a1ba30122340f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7ead1391feda8ed6ce0a1ba30122340f">&#9670;&nbsp;</a></span>isLoadFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::isLoadFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01439">1439</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00555">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00363">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a04416122daee6ebdebae0a2b61dc4423"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a04416122daee6ebdebae0a2b61dc4423">&#9670;&nbsp;</a></span>isLoadFromStackSlotPostFE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::isLoadFromStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01495">1495</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="FileCheck_8cpp_source.html#l00208">add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01155">llvm::MachineBasicBlock::erase()</a>, <a class="el" href="SmallVector_8h_source.html#l00157">llvm::SmallVectorTemplateCommon&lt; T &gt;::front()</a>, <a class="el" href="MCRegisterInfo_8h_source.html#l00546">llvm::MCRegisterInfo::getEncodingValue()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00046">llvm::RegState::Kill</a>, <a class="el" href="MachineInstr_8h_source.html#l00856">llvm::MachineInstr::mayLoad()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00465">llvm::predOps()</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01139">Reg</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="STLExtras_8h_source.html#l01114">llvm::sort()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a8845a1756d587750a29c60cb382aa4e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8845a1756d587750a29c60cb382aa4e4">&#9670;&nbsp;</a></span>isPredicable()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isPredicable </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>isPredicable - Return true if the specified instruction can be predicated. </p>
<p>By default, this returns true for every instruction with a PredicateOperand. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00654">654</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00402">llvm::ARMII::DomainMask</a>, <a class="el" href="MCTargetDesc_2ARMBaseInfo_8h_source.html#l00405">llvm::ARMII::DomainNEON</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineFunction_8h_source.html#l00567">llvm::MachineFunction::getInfo()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00121">getSubtarget()</a>, <a class="el" href="MachineInstr_8h_source.html#l01111">llvm::MachineInstr::isBundle()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00622">isEligibleForITBlock()</a>, <a class="el" href="MachineInstr_8h_source.html#l00736">llvm::MachineInstr::isPredicable()</a>, <a class="el" href="ARMMachineFunctionInfo_8h_source.html#l00145">llvm::ARMFunctionInfo::isThumb2Function()</a>, <a class="el" href="ARMFeatures_8h_source.html#l00024">llvm::isV8EligibleForIT()</a>, <a class="el" href="ARMSubtarget_8h_source.html#l00801">llvm::ARMSubtarget::restrictIT()</a>, and <a class="el" href="MCInstrDesc_8h_source.html#l00196">llvm::MCInstrDesc::TSFlags</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02145">commuteInstructionImpl()</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a82cd49093b0102e0d11c6a3e60731ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82cd49093b0102e0d11c6a3e60731ea5">&#9670;&nbsp;</a></span>isPredicated()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isPredicated </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00482">482</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01020">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="ilist__node_8h_source.html#l00081">llvm::ilist_node_impl&lt; OptionsT &gt;::getIterator()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00202">llvm::MachineBasicBlock::instr_end()</a>, and <a class="el" href="MachineInstr_8h_source.html#l01111">llvm::MachineInstr::isBundle()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04833">getExecutionDomain()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02881">optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04923">setExecutionDomain()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03161">shouldSink()</a>.</p>

</div>
</div>
<a id="a55e712ae067b39367dd8df27c7fa5b39"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a55e712ae067b39367dd8df27c7fa5b39">&#9670;&nbsp;</a></span>isProfitableToDupForIfCvt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> llvm::ARMBaseInstrInfo::isProfitableToDupForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">inline</span><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">273</a> of file <a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02674">analyzeCompare()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02209">analyzeSelect()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05192">breakPartialRegDependency()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05320">decomposeMachineOperandsTargetFlags()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">DefMI</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02080">extraSizeToPredicateInstructions()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03179">FoldImmediate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04833">getExecutionDomain()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03575">getNumLDMAddresses()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03629">getNumMicroOps()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04248">getOperandLatency()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05131">getPartialRegUpdateClearance()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05335">getSerializableBitmaskMachineOperandTargetFlags()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05326">getSerializableDirectMachineOperandTargetFlags()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02112">isProfitableToUnpredicate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02881">optimizeCompareInstr()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02231">optimizeSelect()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02089">predictBranchSizeForIfCvt()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04923">setExecutionDomain()</a>, <a class="el" href="HexagonCopyToCombine_8cpp_source.html#l00127">TII</a>, and <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00092">UseMI</a>.</p>

</div>
</div>
<a id="a3790c110e8f9d3ffde8dfde05bd53edb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3790c110e8f9d3ffde8dfde05bd53edb">&#9670;&nbsp;</a></span>isProfitableToIfCvt() <span class="overload">[1/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraPredCycles</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01990">1990</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineBasicBlock_8h_source.html#l00188">llvm::MachineBasicBlock::empty()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05386">llvm::findCMPToFoldIntoCBZ()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="Function_8h_source.html#l00633">llvm::Function::hasOptSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00264">llvm::MachineBasicBlock::pred_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00220">llvm::MachineBasicBlock::rbegin()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>, and <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01946">isSchedulingBoundary()</a>.</p>

</div>
</div>
<a id="a5b272a39b33a4e8ab2ac4acb2e64d583"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b272a39b33a4e8ab2ac4acb2e64d583">&#9670;&nbsp;</a></span>isProfitableToIfCvt() <span class="overload">[2/2]</span></h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isProfitableToIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraT</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>ExtraF</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1BranchProbability.html">BranchProbability</a>&#160;</td>
          <td class="paramname"><em>Probability</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02016">2016</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="BranchProbability_8h_source.html#l00069">llvm::BranchProbability::getCompl()</a>, <a class="el" href="MachineFunction_8h_source.html#l00456">llvm::MachineFunction::getFunction()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="Function_8h_source.html#l00630">llvm::Function::hasMinSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00276">llvm::MachineBasicBlock::pred_size()</a>, and <a class="el" href="BranchProbability_8cpp_source.html#l00106">llvm::BranchProbability::scale()</a>.</p>

</div>
</div>
<a id="ad537aedc883659240d215cd8613f7f9e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad537aedc883659240d215cd8613f7f9e">&#9670;&nbsp;</a></span>isProfitableToUnpredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isProfitableToUnpredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>TMBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>FMBB</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02112">2112</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="a8309c88679a02fd91da5aa351a737e8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8309c88679a02fd91da5aa351a737e8d">&#9670;&nbsp;</a></span>isSchedulingBoundary()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isSchedulingBoundary </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> *&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineFunction.html">MachineFunction</a> &amp;&#160;</td>
          <td class="paramname"><em>MF</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01946">1946</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8h_source.html#l01218">llvm::MachineInstr::definesRegister()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineInstr_8h_source.html#l00682">llvm::MachineInstr::isCall()</a>, <a class="el" href="MachineInstr_8h_source.html#l01059">llvm::MachineInstr::isDebugInstr()</a>, <a class="el" href="MachineInstr_8h_source.html#l01055">llvm::MachineInstr::isPosition()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01990">isProfitableToIfCvt()</a>, <a class="el" href="MachineInstr_8h_source.html#l00698">llvm::MachineInstr::isTerminator()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a3ef446a11654fd9a45853aa1efd29d72"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3ef446a11654fd9a45853aa1efd29d72">&#9670;&nbsp;</a></span>isStoreToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::isStoreToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01202">1202</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineOperand_8h_source.html#l00555">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00363">llvm::MachineOperand::getSubReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00329">llvm::MachineOperand::isFI()</a>, <a class="el" href="MachineOperand_8h_source.html#l00321">llvm::MachineOperand::isImm()</a>, and <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="acbf7b5fa8848e1abd4a6c991cd6da64f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acbf7b5fa8848e1abd4a6c991cd6da64f">&#9670;&nbsp;</a></span>isStoreToStackSlotPostFE()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::isStoreToStackSlotPostFE </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int &amp;&#160;</td>
          <td class="paramname"><em>FrameIndex</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01252">1252</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SmallVector_8h_source.html#l00157">llvm::SmallVectorTemplateCommon&lt; T &gt;::front()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01266">loadRegFromStackSlot()</a>, <a class="el" href="MachineInstr_8h_source.html#l00869">llvm::MachineInstr::mayStore()</a>, and <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="adf279a75270e2561fb5ce6d4128ad4f4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf279a75270e2561fb5ce6d4128ad4f4">&#9670;&nbsp;</a></span>isSwiftFastImmShift()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::isSwiftFastImmShift </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Returns true if the instruction has a shift by immediate that can be executed in one cycle less. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05230">5230</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00115">llvm::ARM_AM::getSORegOffset()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00116">llvm::ARM_AM::getSORegShOp()</a>, <a class="el" href="ARMAddressingModes_8h_source.html#l00030">llvm::ARM_AM::lsl</a>, and <a class="el" href="ARMAddressingModes_8h_source.html#l00031">llvm::ARM_AM::lsr</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00437">canCauseFpMLxStall()</a>.</p>

</div>
</div>
<a id="a3b22fcc0d7dad53d3f9458e12b85dd09"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3b22fcc0d7dad53d3f9458e12b85dd09">&#9670;&nbsp;</a></span>loadRegFromStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::loadRegFromStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01266">1266</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01013">AddDReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00143">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00193">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00808">llvm::addUnpredicatedMveVpredNOp()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="AMDGPUMetadata_8h_source.html#l00164">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00416">llvm::ARMBaseRegisterInfo::canRealignStack()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00053">llvm::RegState::DefineNoRead</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00984">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00415">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00464">llvm::MachineFrameInfo::getObjectAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00450">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00277">llvm::TargetRegisterInfo::getSpillSize()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00054">llvm::RegState::ImplicitDefine</a>, <a class="el" href="Register_8h_source.html#l00063">llvm::Register::isPhysicalRegister()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00133">llvm::MachineMemOperand::MOLoad</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00465">llvm::predOps()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01252">isStoreToStackSlotPostFE()</a>, and <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00178">llvm::Thumb2InstrInfo::loadRegFromStackSlot()</a>.</p>

</div>
</div>
<a id="a61d975bae0275d3737380e196b484b74"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61d975bae0275d3737380e196b484b74">&#9670;&nbsp;</a></span>optimizeCompareInstr()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::optimizeCompareInstr </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>CmpInstr</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CmpMask</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>CmpValue</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>optimizeCompareInstr - Convert the instruction to set the zero flag so that we can remove a "comparison with zero"; Remove a redundant CMP instruction if the flags can be updated in the same way by an earlier instruction such as SUB. </p>
<p>optimizeCompareInstr - Convert the instruction supplying the argument to the comparison into one that sets the zero bit in the flags register; Remove a redundant Compare instruction if an earlier instruction can set the flags in the same way as Compare.</p>
<p>E.g. SUBrr(r1,r2) and CMPrr(r1,r2). We also handle the case where two operands are swapped: SUBrr(r1,r2) and CMPrr(r2,r1), by updating the condition code of instructions which use the flags. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02881">2881</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="BuiltinGCs_8cpp.html#a7abf5fb4071cb25dbce06dfb5ee3c937">B</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01917">llvm::MachineInstr::clearRegisterDeads()</a>, <a class="el" href="MachineOperand_8h_source.html#l00615">llvm::MachineOperand::clobbersPhysReg()</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="BuiltinGCs_8cpp.html#a6742d2e0a668baf1196ec69e158d5f15">E</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00031">llvm::ARMCC::EQ</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00669">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="HexagonShuffler_8cpp_source.html#l00220">first</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00041">llvm::ARMCC::GE</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02729">getCmpToAddCondition()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="X86InstrInfo_8cpp_source.html#l02243">getSwappedCondition()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00411">llvm::MachineRegisterInfo::getUniqueVRegDef()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00043">llvm::ARMCC::GT</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00039">llvm::ARMCC::HI</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00033">llvm::ARMCC::HS</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01168">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="MachineOperand_8h_source.html#l00373">llvm::MachineOperand::isDef()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02806">isOptimizeCompareCandidate()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00482">isPredicated()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02745">isRedundantFlagInstr()</a>, <a class="el" href="MachineOperand_8h_source.html#l00319">llvm::MachineOperand::isReg()</a>, <a class="el" href="MachineOperand_8h_source.html#l00343">llvm::MachineOperand::isRegMask()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02711">isSuitableForMask()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::LE</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00034">llvm::ARMCC::LO</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00040">llvm::ARMCC::LS</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00042">llvm::ARMCC::LT</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00035">llvm::ARMCC::MI</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01226">llvm::MachineInstr::modifiesRegister()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00032">llvm::ARMCC::NE</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00036">llvm::ARMCC::PL</a>, <a class="el" href="SmallVector_8h_source.html#l00211">llvm::SmallVectorTemplateBase&lt; T &gt;::push_back()</a>, <a class="el" href="MachineInstr_8h_source.html#l01188">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00659">llvm::MachineInstr::removeFromParent()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00099">llvm::MachineOperand::setIsDef()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>, <a class="el" href="SIInstrInfo_8cpp_source.html#l06317">SI</a>, <a class="el" href="SmallVector_8h_source.html#l00052">llvm::SmallVectorBase::size()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00280">llvm::MachineBasicBlock::succ_begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00282">llvm::MachineBasicBlock::succ_end()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00467">llvm::MachineRegisterInfo::use_instr_begin()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00470">llvm::MachineRegisterInfo::use_instr_end()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00038">llvm::ARMCC::VC</a>, and <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00037">llvm::ARMCC::VS</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="adc8ce01d6b1046fd856de9c663a0871f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adc8ce01d6b1046fd856de9c663a0871f">&#9670;&nbsp;</a></span>optimizeSelect()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> * ARMBaseInstrInfo::optimizeSelect </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallPtrSetImpl.html">SmallPtrSetImpl</a>&lt; <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> *&gt; &amp;&#160;</td>
          <td class="paramname"><em>SeenMIs</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>PreferFalse</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02231">2231</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01132">llvm::MachineInstr::clearKillInfo()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00473">llvm::condCodeOp()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00085">llvm::MachineRegisterInfo::constrainRegClass()</a>, <a class="el" href="AArch64ExpandPseudoInsts_8cpp_source.html#l00093">DefMI</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00377">llvm::SmallPtrSetImpl&lt; PtrType &gt;::erase()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00669">llvm::MachineInstr::eraseFromParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00535">llvm::MachineOperand::getImm()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00048">llvm::ARMCC::getOppositeCondition()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8h_source.html#l00631">llvm::MachineRegisterInfo::getRegClass()</a>, <a class="el" href="MachineFunction_8h_source.html#l00479">llvm::MachineFunction::getRegInfo()</a>, <a class="el" href="MachineInstr_8h_source.html#l00662">llvm::MachineInstr::hasOptionalDef()</a>, <a class="el" href="SmallPtrSet_8h_source.html#l00370">llvm::SmallPtrSetImpl&lt; PtrType &gt;::insert()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="AArch64AdvSIMDScalarPass_8cpp_source.html#l00105">MRI</a>, <a class="el" href="MachineOperand_8h_source.html#l00493">llvm::MachineOperand::setImplicit()</a>, and <a class="el" href="MachineInstr_8cpp_source.html#l01050">llvm::MachineInstr::tieOperands()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="ac6d61a8fec7e62b7b19947fe5820860d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6d61a8fec7e62b7b19947fe5820860d">&#9670;&nbsp;</a></span>PredicateInstruction()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::PredicateInstruction </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00498">498</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstr_8cpp_source.html#l01020">llvm::MachineInstr::findFirstPredOperandIdx()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02134">llvm::getMatchingCondBranchOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MipsDisassembler_8cpp_source.html#l00580">getReg()</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00352">llvm::isUncondBranchOpcode()</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="MachineInstr_8h_source.html#l01559">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00653">llvm::MachineOperand::setImm()</a>, and <a class="el" href="MachineOperand_8cpp_source.html#l00053">llvm::MachineOperand::setReg()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="abc518a7d70c64758e7102bd60baab4bd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc518a7d70c64758e7102bd60baab4bd">&#9670;&nbsp;</a></span>predictBranchSizeForIfCvt()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::predictBranchSizeForIfCvt </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02089">2089</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l05386">llvm::findCMPToFoldIntoCBZ()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00700">getInstSizeInBytes()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, and <a class="el" href="Profile_8cpp_source.html#l00046">Size</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="a5a480d1fb65446ff93ffc9f140e213ab"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5a480d1fb65446ff93ffc9f140e213ab">&#9670;&nbsp;</a></span>produceSameValue()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::produceSameValue </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI0</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineRegisterInfo.html">MachineRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>MRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01741">1741</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineConstantPool_8h_source.html#l00070">llvm::MachineConstantPoolEntry::ConstVal</a>, <a class="el" href="MathExtras_8h_source.html#l00057">llvm::numbers::e</a>, <a class="el" href="MachineFunction_8h_source.html#l00501">llvm::MachineFunction::getConstantPool()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00149">llvm::MachineConstantPool::getConstants()</a>, <a class="el" href="MachineOperand_8h_source.html#l00561">llvm::MachineOperand::getGlobal()</a>, <a class="el" href="MachineOperand_8h_source.html#l00555">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00429">llvm::MachineInstr::getNumOperands()</a>, <a class="el" href="MachineOperand_8h_source.html#l00598">llvm::MachineOperand::getOffset()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineRegisterInfo_8cpp_source.html#l00400">llvm::MachineRegisterInfo::getVRegDef()</a>, <a class="el" href="ARMConstantPoolValue_8cpp_source.html#l00087">llvm::ARMConstantPoolValue::hasSameValue()</a>, <a class="el" href="MachineInstr_8h_source.html#l00995">llvm::MachineInstr::IgnoreVRegDefs</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00275">llvm::MachineOperand::isIdenticalTo()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00584">llvm::MachineInstr::isIdenticalTo()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00092">llvm::MachineConstantPoolEntry::isMachineConstantPoolEntry()</a>, <a class="el" href="Register_8h_source.html#l00069">llvm::Register::isVirtualRegister()</a>, <a class="el" href="MachineConstantPool_8h_source.html#l00071">llvm::MachineConstantPoolEntry::MachineCPVal</a>, and <a class="el" href="classllvm_1_1MachineConstantPoolEntry.html#a29d08ed841547789ff8d3aa96913b286">llvm::MachineConstantPoolEntry::Val</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a01e7fb3f9a4a27fef3923283389756c1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a01e7fb3f9a4a27fef3923283389756c1">&#9670;&nbsp;</a></span>reMaterialize()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::reMaterialize </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>DestReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SubIdx</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>Orig</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> &amp;&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01689">1689</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00149">llvm::MachineInstrBuilder::addConstantPoolIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00351">llvm::MachineFunction::CloneMachineInstr()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00204">llvm::MachineInstrBuilder::cloneMemRefs()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01646">duplicateCPV()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineOperand_8h_source.html#l00555">llvm::MachineOperand::getIndex()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l01168">llvm::MachineBasicBlock::insert()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l01139">llvm::MachineInstr::substituteRegister()</a>, and <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a6769b286c60f2ddb73d5c01ab2951f9f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6769b286c60f2ddb73d5c01ab2951f9f">&#9670;&nbsp;</a></span>removeBranch()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classunsigned.html">unsigned</a> ARMBaseInstrInfo::removeBranch </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int *&#160;</td>
          <td class="paramname"><em>BytesRemoved</em> = <code>nullptr</code>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00401">401</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00216">llvm::MachineBasicBlock::begin()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineBasicBlock_8cpp_source.html#l00223">llvm::MachineBasicBlock::getLastNonDebugInstr()</a>, <a class="el" href="MD5_8cpp_source.html#l00058">I</a>, <a class="el" href="AArch64InstrInfo_8h_source.html#l00354">llvm::isCondBranchOpcode()</a>, and <a class="el" href="AArch64InstrInfo_8h_source.html#l00352">llvm::isUncondBranchOpcode()</a>.</p>

</div>
</div>
<a id="a1b0989b431ac4ebde3936d535004cb88"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1b0989b431ac4ebde3936d535004cb88">&#9670;&nbsp;</a></span>reverseBranchCondition()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::reverseBranchCondition </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SmallVectorImpl.html">SmallVectorImpl</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt; &amp;&#160;</td>
          <td class="paramname"><em>Cond</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00476">476</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

</div>
</div>
<a id="a5b3180edf81915b106633986034d7a01"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5b3180edf81915b106633986034d7a01">&#9670;&nbsp;</a></span>setExecutionDomain()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::setExecutionDomain </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>Domain</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04923">4923</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00044">llvm::RegState::Define</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04826">ExeNEON</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04866">getCorrespondingDRegAndLane()</a>, <a class="el" href="MachineInstr_8h_source.html#l00400">llvm::MachineInstr::getDebugLoc()</a>, <a class="el" href="MachineInstr_8h_source.html#l00423">llvm::MachineInstr::getDesc()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l04896">getImplicitSPRUseForDPRUse()</a>, <a class="el" href="MCInstrDesc_8h_source.html#l00235">llvm::MCInstrDesc::getNumOperands()</a>, <a class="el" href="MachineInstr_8h_source.html#l00426">llvm::MachineInstr::getOpcode()</a>, <a class="el" href="MachineInstr_8h_source.html#l00431">llvm::MachineInstr::getOperand()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="MachineOperand_8h_source.html#l00358">llvm::MachineOperand::getReg()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00482">llvm::getUndefRegState()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00045">llvm::RegState::Implicit</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00482">isPredicated()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00465">llvm::predOps()</a>, <a class="el" href="MachineInstr_8h_source.html#l01188">llvm::MachineInstr::readsRegister()</a>, <a class="el" href="MachineInstr_8cpp_source.html#l00295">llvm::MachineInstr::RemoveOperand()</a>, <a class="el" href="MachineInstr_8h_source.html#l01559">llvm::MachineInstr::setDesc()</a>, <a class="el" href="MachineSink_8cpp_source.html#l01140">TRI</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00048">llvm::RegState::Undef</a>, and <a class="el" href="ARMISelLowering_8h_source.html#l00112">llvm::ARMISD::VMOVSR</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00273">isProfitableToDupForIfCvt()</a>.</p>

</div>
</div>
<a id="ac624f59926b6618a1da5645cae8bc2c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac624f59926b6618a1da5645cae8bc2c5">&#9670;&nbsp;</a></span>shouldScheduleLoadsNear()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::shouldScheduleLoadsNear </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1SDNode.html">SDNode</a> *&#160;</td>
          <td class="paramname"><em>Load2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int64_t&#160;</td>
          <td class="paramname"><em>Offset2</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>NumLoads</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p>shouldScheduleLoadsNear - This is a used by the pre-regalloc scheduler to determine (in conjunction with areLoadsFromSameBasePtr) if two loads should be scheduled togther. </p>
<p>On some targets if two loads are loading from addresses in the same cache line, it's better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it's desirable to schedule the two loads together. "NumLoads" is the number of loads that have already been scheduled after Load1.</p>
<p>On some targets if two loads are loading from addresses in the same cache line, it's better if they are scheduled together. This function takes two integers that represent the load offsets from the common base address. It returns true if it decides it's desirable to schedule the two loads together. "NumLoads" is the number of loads that have already been scheduled after Load1.</p>
<p>FIXME: remove this in favor of the <a class="el" href="classllvm_1_1MachineInstr.html" title="Representation of each machine instruction. ">MachineInstr</a> interface once pre-RA-sched is permanently disabled. </p>

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01916">1916</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="SILowerControlFlow_8cpp.html#a4868c5d81c5ccc98c47aeab6244346a0">assert()</a>, and <a class="el" href="SelectionDAGNodes_8h_source.html#l00718">llvm::SDNode::getMachineOpcode()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="afe08501833a78c86e99338e6fef0137c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afe08501833a78c86e99338e6fef0137c">&#9670;&nbsp;</a></span>shouldSink()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::shouldSink </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1MachineInstr.html">MachineInstr</a> &amp;&#160;</td>
          <td class="paramname"><em>MI</em></td><td>)</td>
          <td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l03161">3161</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02674">analyzeCompare()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00218">llvm::MachineBasicBlock::end()</a>, <a class="el" href="MachineInstr_8h_source.html#l00271">llvm::MachineInstr::getParent()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00482">isPredicated()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l02745">isRedundantFlagInstr()</a>, and <a class="el" href="IRTranslator_8cpp_source.html#l00093">MI</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<a id="a0ad9487a0d4aa007a5d851ca141f8ac1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0ad9487a0d4aa007a5d851ca141f8ac1">&#9670;&nbsp;</a></span>storeRegToStackSlot()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname">void ARMBaseInstrInfo::storeRegToStackSlot </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html">MachineBasicBlock</a> &amp;&#160;</td>
          <td class="paramname"><em>MBB</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1MachineBasicBlock.html#ae34c996b58df9b9ce6695a0c8b70c533">MachineBasicBlock::iterator</a>&#160;</td>
          <td class="paramname"><em>MBBI</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classunsigned.html">unsigned</a>&#160;</td>
          <td class="paramname"><em>SrcReg</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classbool.html">bool</a>&#160;</td>
          <td class="paramname"><em>isKill</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">int&#160;</td>
          <td class="paramname"><em>FrameIndex</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterClass.html">TargetRegisterClass</a> *&#160;</td>
          <td class="paramname"><em>RC</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="AArch64PromoteConstant_8cpp.html#a90f8350fecae261c25be85d38b451bff">const</a> <a class="el" href="classllvm_1_1TargetRegisterInfo.html">TargetRegisterInfo</a> *&#160;</td>
          <td class="paramname"><em>TRI</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01025">1025</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="MachineInstrBuilder_8h_source.html#l00215">llvm::MachineInstrBuilder::add()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01013">AddDReg()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00143">llvm::MachineInstrBuilder::addFrameIndex()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00122">llvm::MachineInstrBuilder::addImm()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00193">llvm::MachineInstrBuilder::addMemOperand()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00088">llvm::MachineInstrBuilder::addReg()</a>, <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00808">llvm::addUnpredicatedMveVpredNOp()</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="AMDGPUMetadata_8h_source.html#l00164">llvm::AMDGPU::HSAMD::Kernel::Arg::Key::Align</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00316">llvm::BuildMI()</a>, <a class="el" href="ARMBaseRegisterInfo_8cpp_source.html#l00416">llvm::ARMBaseRegisterInfo::canRealignStack()</a>, <a class="el" href="MachineOperand_8cpp_source.html#l00984">llvm::MachinePointerInfo::getFixedStack()</a>, <a class="el" href="MachineFunction_8h_source.html#l00485">llvm::MachineFunction::getFrameInfo()</a>, <a class="el" href="MachineInstrBuilder_8h_source.html#l00476">llvm::getKillRegState()</a>, <a class="el" href="MachineFunction_8cpp_source.html#l00415">llvm::MachineFunction::getMachineMemOperand()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00464">llvm::MachineFrameInfo::getObjectAlignment()</a>, <a class="el" href="MachineFrameInfo_8h_source.html#l00450">llvm::MachineFrameInfo::getObjectSize()</a>, <a class="el" href="MachineBasicBlock_8h_source.html#l00173">llvm::MachineBasicBlock::getParent()</a>, <a class="el" href="classllvm_1_1ARMBaseInstrInfo.html#aead1976618a69142c927e6abe9b307f5">getRegisterInfo()</a>, <a class="el" href="TargetRegisterInfo_8h_source.html#l00277">llvm::TargetRegisterInfo::getSpillSize()</a>, <a class="el" href="Support_2ErrorHandling_8h_source.html#l00135">llvm_unreachable</a>, <a class="el" href="MachineMemOperand_8h_source.html#l00135">llvm::MachineMemOperand::MOStore</a>, and <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00465">llvm::predOps()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l01013">AddDReg()</a>, <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>, and <a class="el" href="Thumb2InstrInfo_8cpp_source.html#l00135">llvm::Thumb2InstrInfo::storeRegToStackSlot()</a>.</p>

</div>
</div>
<a id="ac0158188ba4a3924c0284491250b3474"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac0158188ba4a3924c0284491250b3474">&#9670;&nbsp;</a></span>SubsumesPredicate()</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="classbool.html">bool</a> ARMBaseInstrInfo::SubsumesPredicate </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred1</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype"><a class="el" href="classllvm_1_1ArrayRef.html">ArrayRef</a>&lt; <a class="el" href="classllvm_1_1MachineOperand.html">MachineOperand</a> &gt;&#160;</td>
          <td class="paramname"><em>Pred2</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td> const</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">override</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="ARMBaseInstrInfo_8cpp_source.html#l00519">519</a> of file <a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a>.</p>

<p class="reference">References <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00045">llvm::ARMCC::AL</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00031">llvm::ARMCC::EQ</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00041">llvm::ARMCC::GE</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00043">llvm::ARMCC::GT</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00039">llvm::ARMCC::HI</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00033">llvm::ARMCC::HS</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00044">llvm::ARMCC::LE</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00034">llvm::ARMCC::LO</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00040">llvm::ARMCC::LS</a>, <a class="el" href="Utils_2ARMBaseInfo_8h_source.html#l00042">llvm::ARMCC::LT</a>, and <a class="el" href="ArrayRef_8h_source.html#l00158">llvm::ArrayRef&lt; T &gt;::size()</a>.</p>

<p class="reference">Referenced by <a class="el" href="ARMBaseInstrInfo_8h_source.html#l00149">getPredicate()</a>.</p>

</div>
</div>
<hr/>The documentation for this class was generated from the following files:<ul>
<li>lib/Target/ARM/<a class="el" href="ARMBaseInstrInfo_8h_source.html">ARMBaseInstrInfo.h</a></li>
<li>lib/Target/ARM/<a class="el" href="ARMBaseInstrInfo_8cpp_source.html">ARMBaseInstrInfo.cpp</a></li>
</ul>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Tue Mar 24 2020 13:16:20 for LLVM by &#160;<a href="http://www.doxygen.org/index.html">
<img class="footer" src="doxygen.png" alt="doxygen"/>
</a> 1.8.13
</small></address>
</body>
</html>
