
mai_led_volt_app4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00012d2c  08000190  08000190  00001190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0005a7e0  08012ec0  08012ec0  00013ec0  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0806d6a0  0806d6a0  0006f2d0  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0806d6a0  0806d6a0  0006e6a0  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0806d6a8  0806d6a8  0006f2d0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0806d6a8  0806d6a8  0006e6a8  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0806d6ac  0806d6ac  0006e6ac  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002d0  20000000  0806d6b0  0006f000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  0006f2d0  2**0
                  CONTENTS
 10 .bss          0001a054  200002d0  200002d0  0006f2d0  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  2001a324  2001a324  0006f2d0  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  0006f2d0  2**0
                  CONTENTS, READONLY
 13 .debug_info   00025d1b  00000000  00000000  0006f300  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 00005c11  00000000  00000000  0009501b  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001e60  00000000  00000000  0009ac30  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 000016bc  00000000  00000000  0009ca90  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  00026153  00000000  00000000  0009e14c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   00024e9e  00000000  00000000  000c429f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    000d3cf0  00000000  00000000  000e913d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .comment      000000bc  00000000  00000000  001bce2d  2**0
                  CONTENTS, READONLY
 21 .debug_frame  00009834  00000000  00000000  001bceec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 00000070  00000000  00000000  001c6720  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_loc    00000e41  00000000  00000000  001c6790  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_ranges 00000098  00000000  00000000  001c75d1  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	@ (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	@ (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	@ (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	200002d0 	.word	0x200002d0
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08012ea4 	.word	0x08012ea4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	@ (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	@ (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	@ (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	200002d4 	.word	0x200002d4
 80001cc:	08012ea4 	.word	0x08012ea4

080001d0 <strcmp>:
 80001d0:	f810 2b01 	ldrb.w	r2, [r0], #1
 80001d4:	f811 3b01 	ldrb.w	r3, [r1], #1
 80001d8:	2a01      	cmp	r2, #1
 80001da:	bf28      	it	cs
 80001dc:	429a      	cmpcs	r2, r3
 80001de:	d0f7      	beq.n	80001d0 <strcmp>
 80001e0:	1ad0      	subs	r0, r2, r3
 80001e2:	4770      	bx	lr
	...

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	@ 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <strlen>:
 8000290:	4603      	mov	r3, r0
 8000292:	f813 2b01 	ldrb.w	r2, [r3], #1
 8000296:	2a00      	cmp	r2, #0
 8000298:	d1fb      	bne.n	8000292 <strlen+0x2>
 800029a:	1a18      	subs	r0, r3, r0
 800029c:	3801      	subs	r0, #1
 800029e:	4770      	bx	lr

080002a0 <__aeabi_drsub>:
 80002a0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002a4:	e002      	b.n	80002ac <__adddf3>
 80002a6:	bf00      	nop

080002a8 <__aeabi_dsub>:
 80002a8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002ac <__adddf3>:
 80002ac:	b530      	push	{r4, r5, lr}
 80002ae:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002b2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002b6:	ea94 0f05 	teq	r4, r5
 80002ba:	bf08      	it	eq
 80002bc:	ea90 0f02 	teqeq	r0, r2
 80002c0:	bf1f      	itttt	ne
 80002c2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002c6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ca:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002ce:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002d2:	f000 80e2 	beq.w	800049a <__adddf3+0x1ee>
 80002d6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002da:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002de:	bfb8      	it	lt
 80002e0:	426d      	neglt	r5, r5
 80002e2:	dd0c      	ble.n	80002fe <__adddf3+0x52>
 80002e4:	442c      	add	r4, r5
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	ea82 0000 	eor.w	r0, r2, r0
 80002f2:	ea83 0101 	eor.w	r1, r3, r1
 80002f6:	ea80 0202 	eor.w	r2, r0, r2
 80002fa:	ea81 0303 	eor.w	r3, r1, r3
 80002fe:	2d36      	cmp	r5, #54	@ 0x36
 8000300:	bf88      	it	hi
 8000302:	bd30      	pophi	{r4, r5, pc}
 8000304:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000308:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800030c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000310:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000314:	d002      	beq.n	800031c <__adddf3+0x70>
 8000316:	4240      	negs	r0, r0
 8000318:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800031c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000320:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000324:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000328:	d002      	beq.n	8000330 <__adddf3+0x84>
 800032a:	4252      	negs	r2, r2
 800032c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000330:	ea94 0f05 	teq	r4, r5
 8000334:	f000 80a7 	beq.w	8000486 <__adddf3+0x1da>
 8000338:	f1a4 0401 	sub.w	r4, r4, #1
 800033c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000340:	db0d      	blt.n	800035e <__adddf3+0xb2>
 8000342:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000346:	fa22 f205 	lsr.w	r2, r2, r5
 800034a:	1880      	adds	r0, r0, r2
 800034c:	f141 0100 	adc.w	r1, r1, #0
 8000350:	fa03 f20e 	lsl.w	r2, r3, lr
 8000354:	1880      	adds	r0, r0, r2
 8000356:	fa43 f305 	asr.w	r3, r3, r5
 800035a:	4159      	adcs	r1, r3
 800035c:	e00e      	b.n	800037c <__adddf3+0xd0>
 800035e:	f1a5 0520 	sub.w	r5, r5, #32
 8000362:	f10e 0e20 	add.w	lr, lr, #32
 8000366:	2a01      	cmp	r2, #1
 8000368:	fa03 fc0e 	lsl.w	ip, r3, lr
 800036c:	bf28      	it	cs
 800036e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000372:	fa43 f305 	asr.w	r3, r3, r5
 8000376:	18c0      	adds	r0, r0, r3
 8000378:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800037c:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 8000380:	d507      	bpl.n	8000392 <__adddf3+0xe6>
 8000382:	f04f 0e00 	mov.w	lr, #0
 8000386:	f1dc 0c00 	rsbs	ip, ip, #0
 800038a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800038e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000392:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 8000396:	d31b      	bcc.n	80003d0 <__adddf3+0x124>
 8000398:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 800039c:	d30c      	bcc.n	80003b8 <__adddf3+0x10c>
 800039e:	0849      	lsrs	r1, r1, #1
 80003a0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003a4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003a8:	f104 0401 	add.w	r4, r4, #1
 80003ac:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003b0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003b4:	f080 809a 	bcs.w	80004ec <__adddf3+0x240>
 80003b8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003bc:	bf08      	it	eq
 80003be:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003c2:	f150 0000 	adcs.w	r0, r0, #0
 80003c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ca:	ea41 0105 	orr.w	r1, r1, r5
 80003ce:	bd30      	pop	{r4, r5, pc}
 80003d0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003d4:	4140      	adcs	r0, r0
 80003d6:	eb41 0101 	adc.w	r1, r1, r1
 80003da:	3c01      	subs	r4, #1
 80003dc:	bf28      	it	cs
 80003de:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 80003e2:	d2e9      	bcs.n	80003b8 <__adddf3+0x10c>
 80003e4:	f091 0f00 	teq	r1, #0
 80003e8:	bf04      	itt	eq
 80003ea:	4601      	moveq	r1, r0
 80003ec:	2000      	moveq	r0, #0
 80003ee:	fab1 f381 	clz	r3, r1
 80003f2:	bf08      	it	eq
 80003f4:	3320      	addeq	r3, #32
 80003f6:	f1a3 030b 	sub.w	r3, r3, #11
 80003fa:	f1b3 0220 	subs.w	r2, r3, #32
 80003fe:	da0c      	bge.n	800041a <__adddf3+0x16e>
 8000400:	320c      	adds	r2, #12
 8000402:	dd08      	ble.n	8000416 <__adddf3+0x16a>
 8000404:	f102 0c14 	add.w	ip, r2, #20
 8000408:	f1c2 020c 	rsb	r2, r2, #12
 800040c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000410:	fa21 f102 	lsr.w	r1, r1, r2
 8000414:	e00c      	b.n	8000430 <__adddf3+0x184>
 8000416:	f102 0214 	add.w	r2, r2, #20
 800041a:	bfd8      	it	le
 800041c:	f1c2 0c20 	rsble	ip, r2, #32
 8000420:	fa01 f102 	lsl.w	r1, r1, r2
 8000424:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000428:	bfdc      	itt	le
 800042a:	ea41 010c 	orrle.w	r1, r1, ip
 800042e:	4090      	lslle	r0, r2
 8000430:	1ae4      	subs	r4, r4, r3
 8000432:	bfa2      	ittt	ge
 8000434:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000438:	4329      	orrge	r1, r5
 800043a:	bd30      	popge	{r4, r5, pc}
 800043c:	ea6f 0404 	mvn.w	r4, r4
 8000440:	3c1f      	subs	r4, #31
 8000442:	da1c      	bge.n	800047e <__adddf3+0x1d2>
 8000444:	340c      	adds	r4, #12
 8000446:	dc0e      	bgt.n	8000466 <__adddf3+0x1ba>
 8000448:	f104 0414 	add.w	r4, r4, #20
 800044c:	f1c4 0220 	rsb	r2, r4, #32
 8000450:	fa20 f004 	lsr.w	r0, r0, r4
 8000454:	fa01 f302 	lsl.w	r3, r1, r2
 8000458:	ea40 0003 	orr.w	r0, r0, r3
 800045c:	fa21 f304 	lsr.w	r3, r1, r4
 8000460:	ea45 0103 	orr.w	r1, r5, r3
 8000464:	bd30      	pop	{r4, r5, pc}
 8000466:	f1c4 040c 	rsb	r4, r4, #12
 800046a:	f1c4 0220 	rsb	r2, r4, #32
 800046e:	fa20 f002 	lsr.w	r0, r0, r2
 8000472:	fa01 f304 	lsl.w	r3, r1, r4
 8000476:	ea40 0003 	orr.w	r0, r0, r3
 800047a:	4629      	mov	r1, r5
 800047c:	bd30      	pop	{r4, r5, pc}
 800047e:	fa21 f004 	lsr.w	r0, r1, r4
 8000482:	4629      	mov	r1, r5
 8000484:	bd30      	pop	{r4, r5, pc}
 8000486:	f094 0f00 	teq	r4, #0
 800048a:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 800048e:	bf06      	itte	eq
 8000490:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 8000494:	3401      	addeq	r4, #1
 8000496:	3d01      	subne	r5, #1
 8000498:	e74e      	b.n	8000338 <__adddf3+0x8c>
 800049a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800049e:	bf18      	it	ne
 80004a0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004a4:	d029      	beq.n	80004fa <__adddf3+0x24e>
 80004a6:	ea94 0f05 	teq	r4, r5
 80004aa:	bf08      	it	eq
 80004ac:	ea90 0f02 	teqeq	r0, r2
 80004b0:	d005      	beq.n	80004be <__adddf3+0x212>
 80004b2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004b6:	bf04      	itt	eq
 80004b8:	4619      	moveq	r1, r3
 80004ba:	4610      	moveq	r0, r2
 80004bc:	bd30      	pop	{r4, r5, pc}
 80004be:	ea91 0f03 	teq	r1, r3
 80004c2:	bf1e      	ittt	ne
 80004c4:	2100      	movne	r1, #0
 80004c6:	2000      	movne	r0, #0
 80004c8:	bd30      	popne	{r4, r5, pc}
 80004ca:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004ce:	d105      	bne.n	80004dc <__adddf3+0x230>
 80004d0:	0040      	lsls	r0, r0, #1
 80004d2:	4149      	adcs	r1, r1
 80004d4:	bf28      	it	cs
 80004d6:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 80004da:	bd30      	pop	{r4, r5, pc}
 80004dc:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 80004e0:	bf3c      	itt	cc
 80004e2:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 80004e6:	bd30      	popcc	{r4, r5, pc}
 80004e8:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80004ec:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 80004f0:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80004f4:	f04f 0000 	mov.w	r0, #0
 80004f8:	bd30      	pop	{r4, r5, pc}
 80004fa:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004fe:	bf1a      	itte	ne
 8000500:	4619      	movne	r1, r3
 8000502:	4610      	movne	r0, r2
 8000504:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000508:	bf1c      	itt	ne
 800050a:	460b      	movne	r3, r1
 800050c:	4602      	movne	r2, r0
 800050e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000512:	bf06      	itte	eq
 8000514:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000518:	ea91 0f03 	teqeq	r1, r3
 800051c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000520:	bd30      	pop	{r4, r5, pc}
 8000522:	bf00      	nop

08000524 <__aeabi_ui2d>:
 8000524:	f090 0f00 	teq	r0, #0
 8000528:	bf04      	itt	eq
 800052a:	2100      	moveq	r1, #0
 800052c:	4770      	bxeq	lr
 800052e:	b530      	push	{r4, r5, lr}
 8000530:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000534:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000538:	f04f 0500 	mov.w	r5, #0
 800053c:	f04f 0100 	mov.w	r1, #0
 8000540:	e750      	b.n	80003e4 <__adddf3+0x138>
 8000542:	bf00      	nop

08000544 <__aeabi_i2d>:
 8000544:	f090 0f00 	teq	r0, #0
 8000548:	bf04      	itt	eq
 800054a:	2100      	moveq	r1, #0
 800054c:	4770      	bxeq	lr
 800054e:	b530      	push	{r4, r5, lr}
 8000550:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000554:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000558:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800055c:	bf48      	it	mi
 800055e:	4240      	negmi	r0, r0
 8000560:	f04f 0100 	mov.w	r1, #0
 8000564:	e73e      	b.n	80003e4 <__adddf3+0x138>
 8000566:	bf00      	nop

08000568 <__aeabi_f2d>:
 8000568:	0042      	lsls	r2, r0, #1
 800056a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800056e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000572:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000576:	bf1f      	itttt	ne
 8000578:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 800057c:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 8000580:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 8000584:	4770      	bxne	lr
 8000586:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 800058a:	bf08      	it	eq
 800058c:	4770      	bxeq	lr
 800058e:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 8000592:	bf04      	itt	eq
 8000594:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 8000598:	4770      	bxeq	lr
 800059a:	b530      	push	{r4, r5, lr}
 800059c:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005a0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005a4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005a8:	e71c      	b.n	80003e4 <__adddf3+0x138>
 80005aa:	bf00      	nop

080005ac <__aeabi_ul2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f04f 0500 	mov.w	r5, #0
 80005ba:	e00a      	b.n	80005d2 <__aeabi_l2d+0x16>

080005bc <__aeabi_l2d>:
 80005bc:	ea50 0201 	orrs.w	r2, r0, r1
 80005c0:	bf08      	it	eq
 80005c2:	4770      	bxeq	lr
 80005c4:	b530      	push	{r4, r5, lr}
 80005c6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005ca:	d502      	bpl.n	80005d2 <__aeabi_l2d+0x16>
 80005cc:	4240      	negs	r0, r0
 80005ce:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005d2:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005d6:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005da:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005de:	f43f aed8 	beq.w	8000392 <__adddf3+0xe6>
 80005e2:	f04f 0203 	mov.w	r2, #3
 80005e6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005ea:	bf18      	it	ne
 80005ec:	3203      	addne	r2, #3
 80005ee:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005f2:	bf18      	it	ne
 80005f4:	3203      	addne	r2, #3
 80005f6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005fa:	f1c2 0320 	rsb	r3, r2, #32
 80005fe:	fa00 fc03 	lsl.w	ip, r0, r3
 8000602:	fa20 f002 	lsr.w	r0, r0, r2
 8000606:	fa01 fe03 	lsl.w	lr, r1, r3
 800060a:	ea40 000e 	orr.w	r0, r0, lr
 800060e:	fa21 f102 	lsr.w	r1, r1, r2
 8000612:	4414      	add	r4, r2
 8000614:	e6bd      	b.n	8000392 <__adddf3+0xe6>
 8000616:	bf00      	nop

08000618 <__aeabi_dmul>:
 8000618:	b570      	push	{r4, r5, r6, lr}
 800061a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800061e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000622:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000626:	bf1d      	ittte	ne
 8000628:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800062c:	ea94 0f0c 	teqne	r4, ip
 8000630:	ea95 0f0c 	teqne	r5, ip
 8000634:	f000 f8de 	bleq	80007f4 <__aeabi_dmul+0x1dc>
 8000638:	442c      	add	r4, r5
 800063a:	ea81 0603 	eor.w	r6, r1, r3
 800063e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000642:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000646:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800064a:	bf18      	it	ne
 800064c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000650:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000654:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000658:	d038      	beq.n	80006cc <__aeabi_dmul+0xb4>
 800065a:	fba0 ce02 	umull	ip, lr, r0, r2
 800065e:	f04f 0500 	mov.w	r5, #0
 8000662:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000666:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800066a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800066e:	f04f 0600 	mov.w	r6, #0
 8000672:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000676:	f09c 0f00 	teq	ip, #0
 800067a:	bf18      	it	ne
 800067c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000680:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 8000684:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 8000688:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 800068c:	d204      	bcs.n	8000698 <__aeabi_dmul+0x80>
 800068e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000692:	416d      	adcs	r5, r5
 8000694:	eb46 0606 	adc.w	r6, r6, r6
 8000698:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800069c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006a0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006a4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006a8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006ac:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006b0:	bf88      	it	hi
 80006b2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006b6:	d81e      	bhi.n	80006f6 <__aeabi_dmul+0xde>
 80006b8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006bc:	bf08      	it	eq
 80006be:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006c2:	f150 0000 	adcs.w	r0, r0, #0
 80006c6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ca:	bd70      	pop	{r4, r5, r6, pc}
 80006cc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 80006d0:	ea46 0101 	orr.w	r1, r6, r1
 80006d4:	ea40 0002 	orr.w	r0, r0, r2
 80006d8:	ea81 0103 	eor.w	r1, r1, r3
 80006dc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006e0:	bfc2      	ittt	gt
 80006e2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006e6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006ea:	bd70      	popgt	{r4, r5, r6, pc}
 80006ec:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006f0:	f04f 0e00 	mov.w	lr, #0
 80006f4:	3c01      	subs	r4, #1
 80006f6:	f300 80ab 	bgt.w	8000850 <__aeabi_dmul+0x238>
 80006fa:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 80006fe:	bfde      	ittt	le
 8000700:	2000      	movle	r0, #0
 8000702:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000706:	bd70      	pople	{r4, r5, r6, pc}
 8000708:	f1c4 0400 	rsb	r4, r4, #0
 800070c:	3c20      	subs	r4, #32
 800070e:	da35      	bge.n	800077c <__aeabi_dmul+0x164>
 8000710:	340c      	adds	r4, #12
 8000712:	dc1b      	bgt.n	800074c <__aeabi_dmul+0x134>
 8000714:	f104 0414 	add.w	r4, r4, #20
 8000718:	f1c4 0520 	rsb	r5, r4, #32
 800071c:	fa00 f305 	lsl.w	r3, r0, r5
 8000720:	fa20 f004 	lsr.w	r0, r0, r4
 8000724:	fa01 f205 	lsl.w	r2, r1, r5
 8000728:	ea40 0002 	orr.w	r0, r0, r2
 800072c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000730:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000734:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000738:	fa21 f604 	lsr.w	r6, r1, r4
 800073c:	eb42 0106 	adc.w	r1, r2, r6
 8000740:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000744:	bf08      	it	eq
 8000746:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800074a:	bd70      	pop	{r4, r5, r6, pc}
 800074c:	f1c4 040c 	rsb	r4, r4, #12
 8000750:	f1c4 0520 	rsb	r5, r4, #32
 8000754:	fa00 f304 	lsl.w	r3, r0, r4
 8000758:	fa20 f005 	lsr.w	r0, r0, r5
 800075c:	fa01 f204 	lsl.w	r2, r1, r4
 8000760:	ea40 0002 	orr.w	r0, r0, r2
 8000764:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000768:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800076c:	f141 0100 	adc.w	r1, r1, #0
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 0520 	rsb	r5, r4, #32
 8000780:	fa00 f205 	lsl.w	r2, r0, r5
 8000784:	ea4e 0e02 	orr.w	lr, lr, r2
 8000788:	fa20 f304 	lsr.w	r3, r0, r4
 800078c:	fa01 f205 	lsl.w	r2, r1, r5
 8000790:	ea43 0302 	orr.w	r3, r3, r2
 8000794:	fa21 f004 	lsr.w	r0, r1, r4
 8000798:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 800079c:	fa21 f204 	lsr.w	r2, r1, r4
 80007a0:	ea20 0002 	bic.w	r0, r0, r2
 80007a4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007a8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007ac:	bf08      	it	eq
 80007ae:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007b2:	bd70      	pop	{r4, r5, r6, pc}
 80007b4:	f094 0f00 	teq	r4, #0
 80007b8:	d10f      	bne.n	80007da <__aeabi_dmul+0x1c2>
 80007ba:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007be:	0040      	lsls	r0, r0, #1
 80007c0:	eb41 0101 	adc.w	r1, r1, r1
 80007c4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007c8:	bf08      	it	eq
 80007ca:	3c01      	subeq	r4, #1
 80007cc:	d0f7      	beq.n	80007be <__aeabi_dmul+0x1a6>
 80007ce:	ea41 0106 	orr.w	r1, r1, r6
 80007d2:	f095 0f00 	teq	r5, #0
 80007d6:	bf18      	it	ne
 80007d8:	4770      	bxne	lr
 80007da:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 80007de:	0052      	lsls	r2, r2, #1
 80007e0:	eb43 0303 	adc.w	r3, r3, r3
 80007e4:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 80007e8:	bf08      	it	eq
 80007ea:	3d01      	subeq	r5, #1
 80007ec:	d0f7      	beq.n	80007de <__aeabi_dmul+0x1c6>
 80007ee:	ea43 0306 	orr.w	r3, r3, r6
 80007f2:	4770      	bx	lr
 80007f4:	ea94 0f0c 	teq	r4, ip
 80007f8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007fc:	bf18      	it	ne
 80007fe:	ea95 0f0c 	teqne	r5, ip
 8000802:	d00c      	beq.n	800081e <__aeabi_dmul+0x206>
 8000804:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000808:	bf18      	it	ne
 800080a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800080e:	d1d1      	bne.n	80007b4 <__aeabi_dmul+0x19c>
 8000810:	ea81 0103 	eor.w	r1, r1, r3
 8000814:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000818:	f04f 0000 	mov.w	r0, #0
 800081c:	bd70      	pop	{r4, r5, r6, pc}
 800081e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000822:	bf06      	itte	eq
 8000824:	4610      	moveq	r0, r2
 8000826:	4619      	moveq	r1, r3
 8000828:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800082c:	d019      	beq.n	8000862 <__aeabi_dmul+0x24a>
 800082e:	ea94 0f0c 	teq	r4, ip
 8000832:	d102      	bne.n	800083a <__aeabi_dmul+0x222>
 8000834:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000838:	d113      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800083a:	ea95 0f0c 	teq	r5, ip
 800083e:	d105      	bne.n	800084c <__aeabi_dmul+0x234>
 8000840:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000844:	bf1c      	itt	ne
 8000846:	4610      	movne	r0, r2
 8000848:	4619      	movne	r1, r3
 800084a:	d10a      	bne.n	8000862 <__aeabi_dmul+0x24a>
 800084c:	ea81 0103 	eor.w	r1, r1, r3
 8000850:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000854:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000858:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800085c:	f04f 0000 	mov.w	r0, #0
 8000860:	bd70      	pop	{r4, r5, r6, pc}
 8000862:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000866:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800086a:	bd70      	pop	{r4, r5, r6, pc}

0800086c <__aeabi_ddiv>:
 800086c:	b570      	push	{r4, r5, r6, lr}
 800086e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 8000872:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000876:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800087a:	bf1d      	ittte	ne
 800087c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000880:	ea94 0f0c 	teqne	r4, ip
 8000884:	ea95 0f0c 	teqne	r5, ip
 8000888:	f000 f8a7 	bleq	80009da <__aeabi_ddiv+0x16e>
 800088c:	eba4 0405 	sub.w	r4, r4, r5
 8000890:	ea81 0e03 	eor.w	lr, r1, r3
 8000894:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000898:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800089c:	f000 8088 	beq.w	80009b0 <__aeabi_ddiv+0x144>
 80008a0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008a4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008a8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008ac:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008b0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008b4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008b8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008bc:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008c0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008c4:	429d      	cmp	r5, r3
 80008c6:	bf08      	it	eq
 80008c8:	4296      	cmpeq	r6, r2
 80008ca:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008ce:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 80008d2:	d202      	bcs.n	80008da <__aeabi_ddiv+0x6e>
 80008d4:	085b      	lsrs	r3, r3, #1
 80008d6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008da:	1ab6      	subs	r6, r6, r2
 80008dc:	eb65 0503 	sbc.w	r5, r5, r3
 80008e0:	085b      	lsrs	r3, r3, #1
 80008e2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008e6:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 80008ea:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 80008ee:	ebb6 0e02 	subs.w	lr, r6, r2
 80008f2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008f6:	bf22      	ittt	cs
 80008f8:	1ab6      	subcs	r6, r6, r2
 80008fa:	4675      	movcs	r5, lr
 80008fc:	ea40 000c 	orrcs.w	r0, r0, ip
 8000900:	085b      	lsrs	r3, r3, #1
 8000902:	ea4f 0232 	mov.w	r2, r2, rrx
 8000906:	ebb6 0e02 	subs.w	lr, r6, r2
 800090a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800090e:	bf22      	ittt	cs
 8000910:	1ab6      	subcs	r6, r6, r2
 8000912:	4675      	movcs	r5, lr
 8000914:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000918:	085b      	lsrs	r3, r3, #1
 800091a:	ea4f 0232 	mov.w	r2, r2, rrx
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000948:	ea55 0e06 	orrs.w	lr, r5, r6
 800094c:	d018      	beq.n	8000980 <__aeabi_ddiv+0x114>
 800094e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000952:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000956:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800095a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800095e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000962:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000966:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800096a:	d1c0      	bne.n	80008ee <__aeabi_ddiv+0x82>
 800096c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000970:	d10b      	bne.n	800098a <__aeabi_ddiv+0x11e>
 8000972:	ea41 0100 	orr.w	r1, r1, r0
 8000976:	f04f 0000 	mov.w	r0, #0
 800097a:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 800097e:	e7b6      	b.n	80008ee <__aeabi_ddiv+0x82>
 8000980:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000984:	bf04      	itt	eq
 8000986:	4301      	orreq	r1, r0
 8000988:	2000      	moveq	r0, #0
 800098a:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 800098e:	bf88      	it	hi
 8000990:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000994:	f63f aeaf 	bhi.w	80006f6 <__aeabi_dmul+0xde>
 8000998:	ebb5 0c03 	subs.w	ip, r5, r3
 800099c:	bf04      	itt	eq
 800099e:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009a2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009a6:	f150 0000 	adcs.w	r0, r0, #0
 80009aa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009ae:	bd70      	pop	{r4, r5, r6, pc}
 80009b0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009b4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009b8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009bc:	bfc2      	ittt	gt
 80009be:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009c2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009c6:	bd70      	popgt	{r4, r5, r6, pc}
 80009c8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009cc:	f04f 0e00 	mov.w	lr, #0
 80009d0:	3c01      	subs	r4, #1
 80009d2:	e690      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009d4:	ea45 0e06 	orr.w	lr, r5, r6
 80009d8:	e68d      	b.n	80006f6 <__aeabi_dmul+0xde>
 80009da:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009de:	ea94 0f0c 	teq	r4, ip
 80009e2:	bf08      	it	eq
 80009e4:	ea95 0f0c 	teqeq	r5, ip
 80009e8:	f43f af3b 	beq.w	8000862 <__aeabi_dmul+0x24a>
 80009ec:	ea94 0f0c 	teq	r4, ip
 80009f0:	d10a      	bne.n	8000a08 <__aeabi_ddiv+0x19c>
 80009f2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009f6:	f47f af34 	bne.w	8000862 <__aeabi_dmul+0x24a>
 80009fa:	ea95 0f0c 	teq	r5, ip
 80009fe:	f47f af25 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a02:	4610      	mov	r0, r2
 8000a04:	4619      	mov	r1, r3
 8000a06:	e72c      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a08:	ea95 0f0c 	teq	r5, ip
 8000a0c:	d106      	bne.n	8000a1c <__aeabi_ddiv+0x1b0>
 8000a0e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a12:	f43f aefd 	beq.w	8000810 <__aeabi_dmul+0x1f8>
 8000a16:	4610      	mov	r0, r2
 8000a18:	4619      	mov	r1, r3
 8000a1a:	e722      	b.n	8000862 <__aeabi_dmul+0x24a>
 8000a1c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a20:	bf18      	it	ne
 8000a22:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a26:	f47f aec5 	bne.w	80007b4 <__aeabi_dmul+0x19c>
 8000a2a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a2e:	f47f af0d 	bne.w	800084c <__aeabi_dmul+0x234>
 8000a32:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a36:	f47f aeeb 	bne.w	8000810 <__aeabi_dmul+0x1f8>
 8000a3a:	e712      	b.n	8000862 <__aeabi_dmul+0x24a>

08000a3c <__gedf2>:
 8000a3c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a40:	e006      	b.n	8000a50 <__cmpdf2+0x4>
 8000a42:	bf00      	nop

08000a44 <__ledf2>:
 8000a44:	f04f 0c01 	mov.w	ip, #1
 8000a48:	e002      	b.n	8000a50 <__cmpdf2+0x4>
 8000a4a:	bf00      	nop

08000a4c <__cmpdf2>:
 8000a4c:	f04f 0c01 	mov.w	ip, #1
 8000a50:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a54:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a58:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a60:	bf18      	it	ne
 8000a62:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a66:	d01b      	beq.n	8000aa0 <__cmpdf2+0x54>
 8000a68:	b001      	add	sp, #4
 8000a6a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a6e:	bf0c      	ite	eq
 8000a70:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a74:	ea91 0f03 	teqne	r1, r3
 8000a78:	bf02      	ittt	eq
 8000a7a:	ea90 0f02 	teqeq	r0, r2
 8000a7e:	2000      	moveq	r0, #0
 8000a80:	4770      	bxeq	lr
 8000a82:	f110 0f00 	cmn.w	r0, #0
 8000a86:	ea91 0f03 	teq	r1, r3
 8000a8a:	bf58      	it	pl
 8000a8c:	4299      	cmppl	r1, r3
 8000a8e:	bf08      	it	eq
 8000a90:	4290      	cmpeq	r0, r2
 8000a92:	bf2c      	ite	cs
 8000a94:	17d8      	asrcs	r0, r3, #31
 8000a96:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a9a:	f040 0001 	orr.w	r0, r0, #1
 8000a9e:	4770      	bx	lr
 8000aa0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d102      	bne.n	8000ab0 <__cmpdf2+0x64>
 8000aaa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000aae:	d107      	bne.n	8000ac0 <__cmpdf2+0x74>
 8000ab0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ab8:	d1d6      	bne.n	8000a68 <__cmpdf2+0x1c>
 8000aba:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000abe:	d0d3      	beq.n	8000a68 <__cmpdf2+0x1c>
 8000ac0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ac4:	4770      	bx	lr
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdrcmple>:
 8000ac8:	4684      	mov	ip, r0
 8000aca:	4610      	mov	r0, r2
 8000acc:	4662      	mov	r2, ip
 8000ace:	468c      	mov	ip, r1
 8000ad0:	4619      	mov	r1, r3
 8000ad2:	4663      	mov	r3, ip
 8000ad4:	e000      	b.n	8000ad8 <__aeabi_cdcmpeq>
 8000ad6:	bf00      	nop

08000ad8 <__aeabi_cdcmpeq>:
 8000ad8:	b501      	push	{r0, lr}
 8000ada:	f7ff ffb7 	bl	8000a4c <__cmpdf2>
 8000ade:	2800      	cmp	r0, #0
 8000ae0:	bf48      	it	mi
 8000ae2:	f110 0f00 	cmnmi.w	r0, #0
 8000ae6:	bd01      	pop	{r0, pc}

08000ae8 <__aeabi_dcmpeq>:
 8000ae8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000aec:	f7ff fff4 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000af0:	bf0c      	ite	eq
 8000af2:	2001      	moveq	r0, #1
 8000af4:	2000      	movne	r0, #0
 8000af6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afa:	bf00      	nop

08000afc <__aeabi_dcmplt>:
 8000afc:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b00:	f7ff ffea 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b04:	bf34      	ite	cc
 8000b06:	2001      	movcc	r0, #1
 8000b08:	2000      	movcs	r0, #0
 8000b0a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b0e:	bf00      	nop

08000b10 <__aeabi_dcmple>:
 8000b10:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b14:	f7ff ffe0 	bl	8000ad8 <__aeabi_cdcmpeq>
 8000b18:	bf94      	ite	ls
 8000b1a:	2001      	movls	r0, #1
 8000b1c:	2000      	movhi	r0, #0
 8000b1e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b22:	bf00      	nop

08000b24 <__aeabi_dcmpge>:
 8000b24:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b28:	f7ff ffce 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b2c:	bf94      	ite	ls
 8000b2e:	2001      	movls	r0, #1
 8000b30:	2000      	movhi	r0, #0
 8000b32:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b36:	bf00      	nop

08000b38 <__aeabi_dcmpgt>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff ffc4 	bl	8000ac8 <__aeabi_cdrcmple>
 8000b40:	bf34      	ite	cc
 8000b42:	2001      	movcc	r0, #1
 8000b44:	2000      	movcs	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmpun>:
 8000b4c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x10>
 8000b56:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b5a:	d10a      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b5c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b60:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b64:	d102      	bne.n	8000b6c <__aeabi_dcmpun+0x20>
 8000b66:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b6a:	d102      	bne.n	8000b72 <__aeabi_dcmpun+0x26>
 8000b6c:	f04f 0000 	mov.w	r0, #0
 8000b70:	4770      	bx	lr
 8000b72:	f04f 0001 	mov.w	r0, #1
 8000b76:	4770      	bx	lr

08000b78 <__aeabi_d2iz>:
 8000b78:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b7c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000b80:	d215      	bcs.n	8000bae <__aeabi_d2iz+0x36>
 8000b82:	d511      	bpl.n	8000ba8 <__aeabi_d2iz+0x30>
 8000b84:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000b88:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b8c:	d912      	bls.n	8000bb4 <__aeabi_d2iz+0x3c>
 8000b8e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b92:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000b96:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b9a:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000b9e:	fa23 f002 	lsr.w	r0, r3, r2
 8000ba2:	bf18      	it	ne
 8000ba4:	4240      	negne	r0, r0
 8000ba6:	4770      	bx	lr
 8000ba8:	f04f 0000 	mov.w	r0, #0
 8000bac:	4770      	bx	lr
 8000bae:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bb2:	d105      	bne.n	8000bc0 <__aeabi_d2iz+0x48>
 8000bb4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000bb8:	bf08      	it	eq
 8000bba:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bbe:	4770      	bx	lr
 8000bc0:	f04f 0000 	mov.w	r0, #0
 8000bc4:	4770      	bx	lr
 8000bc6:	bf00      	nop

08000bc8 <__aeabi_d2uiz>:
 8000bc8:	004a      	lsls	r2, r1, #1
 8000bca:	d211      	bcs.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d211      	bcs.n	8000bf6 <__aeabi_d2uiz+0x2e>
 8000bd2:	d50d      	bpl.n	8000bf0 <__aeabi_d2uiz+0x28>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d40e      	bmi.n	8000bfc <__aeabi_d2uiz+0x34>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	fa23 f002 	lsr.w	r0, r3, r2
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bfa:	d102      	bne.n	8000c02 <__aeabi_d2uiz+0x3a>
 8000bfc:	f04f 30ff 	mov.w	r0, #4294967295
 8000c00:	4770      	bx	lr
 8000c02:	f04f 0000 	mov.w	r0, #0
 8000c06:	4770      	bx	lr

08000c08 <__aeabi_d2f>:
 8000c08:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c0c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c10:	bf24      	itt	cs
 8000c12:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c16:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c1a:	d90d      	bls.n	8000c38 <__aeabi_d2f+0x30>
 8000c1c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c20:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c24:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c28:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c2c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c30:	bf08      	it	eq
 8000c32:	f020 0001 	biceq.w	r0, r0, #1
 8000c36:	4770      	bx	lr
 8000c38:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c3c:	d121      	bne.n	8000c82 <__aeabi_d2f+0x7a>
 8000c3e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c42:	bfbc      	itt	lt
 8000c44:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c48:	4770      	bxlt	lr
 8000c4a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c4e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c52:	f1c2 0218 	rsb	r2, r2, #24
 8000c56:	f1c2 0c20 	rsb	ip, r2, #32
 8000c5a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c5e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c62:	bf18      	it	ne
 8000c64:	f040 0001 	orrne.w	r0, r0, #1
 8000c68:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c6c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c70:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c74:	ea40 000c 	orr.w	r0, r0, ip
 8000c78:	fa23 f302 	lsr.w	r3, r3, r2
 8000c7c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c80:	e7cc      	b.n	8000c1c <__aeabi_d2f+0x14>
 8000c82:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c86:	d107      	bne.n	8000c98 <__aeabi_d2f+0x90>
 8000c88:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c8c:	bf1e      	ittt	ne
 8000c8e:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000c92:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000c96:	4770      	bxne	lr
 8000c98:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000c9c:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000ca0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000ca4:	4770      	bx	lr
 8000ca6:	bf00      	nop

08000ca8 <__aeabi_uldivmod>:
 8000ca8:	b953      	cbnz	r3, 8000cc0 <__aeabi_uldivmod+0x18>
 8000caa:	b94a      	cbnz	r2, 8000cc0 <__aeabi_uldivmod+0x18>
 8000cac:	2900      	cmp	r1, #0
 8000cae:	bf08      	it	eq
 8000cb0:	2800      	cmpeq	r0, #0
 8000cb2:	bf1c      	itt	ne
 8000cb4:	f04f 31ff 	movne.w	r1, #4294967295
 8000cb8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cbc:	f000 b9be 	b.w	800103c <__aeabi_idiv0>
 8000cc0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cc4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cc8:	f000 f83c 	bl	8000d44 <__udivmoddi4>
 8000ccc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cd0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cd4:	b004      	add	sp, #16
 8000cd6:	4770      	bx	lr

08000cd8 <__aeabi_d2lz>:
 8000cd8:	b538      	push	{r3, r4, r5, lr}
 8000cda:	2200      	movs	r2, #0
 8000cdc:	2300      	movs	r3, #0
 8000cde:	4604      	mov	r4, r0
 8000ce0:	460d      	mov	r5, r1
 8000ce2:	f7ff ff0b 	bl	8000afc <__aeabi_dcmplt>
 8000ce6:	b928      	cbnz	r0, 8000cf4 <__aeabi_d2lz+0x1c>
 8000ce8:	4620      	mov	r0, r4
 8000cea:	4629      	mov	r1, r5
 8000cec:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000cf0:	f000 b80a 	b.w	8000d08 <__aeabi_d2ulz>
 8000cf4:	4620      	mov	r0, r4
 8000cf6:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000cfa:	f000 f805 	bl	8000d08 <__aeabi_d2ulz>
 8000cfe:	4240      	negs	r0, r0
 8000d00:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d04:	bd38      	pop	{r3, r4, r5, pc}
 8000d06:	bf00      	nop

08000d08 <__aeabi_d2ulz>:
 8000d08:	b5d0      	push	{r4, r6, r7, lr}
 8000d0a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d3c <__aeabi_d2ulz+0x34>)
 8000d0c:	2200      	movs	r2, #0
 8000d0e:	4606      	mov	r6, r0
 8000d10:	460f      	mov	r7, r1
 8000d12:	f7ff fc81 	bl	8000618 <__aeabi_dmul>
 8000d16:	f7ff ff57 	bl	8000bc8 <__aeabi_d2uiz>
 8000d1a:	4604      	mov	r4, r0
 8000d1c:	f7ff fc02 	bl	8000524 <__aeabi_ui2d>
 8000d20:	4b07      	ldr	r3, [pc, #28]	@ (8000d40 <__aeabi_d2ulz+0x38>)
 8000d22:	2200      	movs	r2, #0
 8000d24:	f7ff fc78 	bl	8000618 <__aeabi_dmul>
 8000d28:	4602      	mov	r2, r0
 8000d2a:	460b      	mov	r3, r1
 8000d2c:	4630      	mov	r0, r6
 8000d2e:	4639      	mov	r1, r7
 8000d30:	f7ff faba 	bl	80002a8 <__aeabi_dsub>
 8000d34:	f7ff ff48 	bl	8000bc8 <__aeabi_d2uiz>
 8000d38:	4621      	mov	r1, r4
 8000d3a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d3c:	3df00000 	.word	0x3df00000
 8000d40:	41f00000 	.word	0x41f00000

08000d44 <__udivmoddi4>:
 8000d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d48:	9d08      	ldr	r5, [sp, #32]
 8000d4a:	468e      	mov	lr, r1
 8000d4c:	4604      	mov	r4, r0
 8000d4e:	4688      	mov	r8, r1
 8000d50:	2b00      	cmp	r3, #0
 8000d52:	d14a      	bne.n	8000dea <__udivmoddi4+0xa6>
 8000d54:	428a      	cmp	r2, r1
 8000d56:	4617      	mov	r7, r2
 8000d58:	d962      	bls.n	8000e20 <__udivmoddi4+0xdc>
 8000d5a:	fab2 f682 	clz	r6, r2
 8000d5e:	b14e      	cbz	r6, 8000d74 <__udivmoddi4+0x30>
 8000d60:	f1c6 0320 	rsb	r3, r6, #32
 8000d64:	fa01 f806 	lsl.w	r8, r1, r6
 8000d68:	fa20 f303 	lsr.w	r3, r0, r3
 8000d6c:	40b7      	lsls	r7, r6
 8000d6e:	ea43 0808 	orr.w	r8, r3, r8
 8000d72:	40b4      	lsls	r4, r6
 8000d74:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d78:	fa1f fc87 	uxth.w	ip, r7
 8000d7c:	fbb8 f1fe 	udiv	r1, r8, lr
 8000d80:	0c23      	lsrs	r3, r4, #16
 8000d82:	fb0e 8811 	mls	r8, lr, r1, r8
 8000d86:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000d8a:	fb01 f20c 	mul.w	r2, r1, ip
 8000d8e:	429a      	cmp	r2, r3
 8000d90:	d909      	bls.n	8000da6 <__udivmoddi4+0x62>
 8000d92:	18fb      	adds	r3, r7, r3
 8000d94:	f101 30ff 	add.w	r0, r1, #4294967295
 8000d98:	f080 80ea 	bcs.w	8000f70 <__udivmoddi4+0x22c>
 8000d9c:	429a      	cmp	r2, r3
 8000d9e:	f240 80e7 	bls.w	8000f70 <__udivmoddi4+0x22c>
 8000da2:	3902      	subs	r1, #2
 8000da4:	443b      	add	r3, r7
 8000da6:	1a9a      	subs	r2, r3, r2
 8000da8:	b2a3      	uxth	r3, r4
 8000daa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dae:	fb0e 2210 	mls	r2, lr, r0, r2
 8000db2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000db6:	fb00 fc0c 	mul.w	ip, r0, ip
 8000dba:	459c      	cmp	ip, r3
 8000dbc:	d909      	bls.n	8000dd2 <__udivmoddi4+0x8e>
 8000dbe:	18fb      	adds	r3, r7, r3
 8000dc0:	f100 32ff 	add.w	r2, r0, #4294967295
 8000dc4:	f080 80d6 	bcs.w	8000f74 <__udivmoddi4+0x230>
 8000dc8:	459c      	cmp	ip, r3
 8000dca:	f240 80d3 	bls.w	8000f74 <__udivmoddi4+0x230>
 8000dce:	443b      	add	r3, r7
 8000dd0:	3802      	subs	r0, #2
 8000dd2:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000dd6:	eba3 030c 	sub.w	r3, r3, ip
 8000dda:	2100      	movs	r1, #0
 8000ddc:	b11d      	cbz	r5, 8000de6 <__udivmoddi4+0xa2>
 8000dde:	40f3      	lsrs	r3, r6
 8000de0:	2200      	movs	r2, #0
 8000de2:	e9c5 3200 	strd	r3, r2, [r5]
 8000de6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dea:	428b      	cmp	r3, r1
 8000dec:	d905      	bls.n	8000dfa <__udivmoddi4+0xb6>
 8000dee:	b10d      	cbz	r5, 8000df4 <__udivmoddi4+0xb0>
 8000df0:	e9c5 0100 	strd	r0, r1, [r5]
 8000df4:	2100      	movs	r1, #0
 8000df6:	4608      	mov	r0, r1
 8000df8:	e7f5      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000dfa:	fab3 f183 	clz	r1, r3
 8000dfe:	2900      	cmp	r1, #0
 8000e00:	d146      	bne.n	8000e90 <__udivmoddi4+0x14c>
 8000e02:	4573      	cmp	r3, lr
 8000e04:	d302      	bcc.n	8000e0c <__udivmoddi4+0xc8>
 8000e06:	4282      	cmp	r2, r0
 8000e08:	f200 8105 	bhi.w	8001016 <__udivmoddi4+0x2d2>
 8000e0c:	1a84      	subs	r4, r0, r2
 8000e0e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e12:	2001      	movs	r0, #1
 8000e14:	4690      	mov	r8, r2
 8000e16:	2d00      	cmp	r5, #0
 8000e18:	d0e5      	beq.n	8000de6 <__udivmoddi4+0xa2>
 8000e1a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e1e:	e7e2      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000e20:	2a00      	cmp	r2, #0
 8000e22:	f000 8090 	beq.w	8000f46 <__udivmoddi4+0x202>
 8000e26:	fab2 f682 	clz	r6, r2
 8000e2a:	2e00      	cmp	r6, #0
 8000e2c:	f040 80a4 	bne.w	8000f78 <__udivmoddi4+0x234>
 8000e30:	1a8a      	subs	r2, r1, r2
 8000e32:	0c03      	lsrs	r3, r0, #16
 8000e34:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e38:	b280      	uxth	r0, r0
 8000e3a:	b2bc      	uxth	r4, r7
 8000e3c:	2101      	movs	r1, #1
 8000e3e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e42:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e46:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e4a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e4e:	429a      	cmp	r2, r3
 8000e50:	d907      	bls.n	8000e62 <__udivmoddi4+0x11e>
 8000e52:	18fb      	adds	r3, r7, r3
 8000e54:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000e58:	d202      	bcs.n	8000e60 <__udivmoddi4+0x11c>
 8000e5a:	429a      	cmp	r2, r3
 8000e5c:	f200 80e0 	bhi.w	8001020 <__udivmoddi4+0x2dc>
 8000e60:	46c4      	mov	ip, r8
 8000e62:	1a9b      	subs	r3, r3, r2
 8000e64:	fbb3 f2fe 	udiv	r2, r3, lr
 8000e68:	fb0e 3312 	mls	r3, lr, r2, r3
 8000e6c:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000e70:	fb02 f404 	mul.w	r4, r2, r4
 8000e74:	429c      	cmp	r4, r3
 8000e76:	d907      	bls.n	8000e88 <__udivmoddi4+0x144>
 8000e78:	18fb      	adds	r3, r7, r3
 8000e7a:	f102 30ff 	add.w	r0, r2, #4294967295
 8000e7e:	d202      	bcs.n	8000e86 <__udivmoddi4+0x142>
 8000e80:	429c      	cmp	r4, r3
 8000e82:	f200 80ca 	bhi.w	800101a <__udivmoddi4+0x2d6>
 8000e86:	4602      	mov	r2, r0
 8000e88:	1b1b      	subs	r3, r3, r4
 8000e8a:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000e8e:	e7a5      	b.n	8000ddc <__udivmoddi4+0x98>
 8000e90:	f1c1 0620 	rsb	r6, r1, #32
 8000e94:	408b      	lsls	r3, r1
 8000e96:	fa22 f706 	lsr.w	r7, r2, r6
 8000e9a:	431f      	orrs	r7, r3
 8000e9c:	fa0e f401 	lsl.w	r4, lr, r1
 8000ea0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ea4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ea8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000eac:	4323      	orrs	r3, r4
 8000eae:	fa00 f801 	lsl.w	r8, r0, r1
 8000eb2:	fa1f fc87 	uxth.w	ip, r7
 8000eb6:	fbbe f0f9 	udiv	r0, lr, r9
 8000eba:	0c1c      	lsrs	r4, r3, #16
 8000ebc:	fb09 ee10 	mls	lr, r9, r0, lr
 8000ec0:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000ec4:	fb00 fe0c 	mul.w	lr, r0, ip
 8000ec8:	45a6      	cmp	lr, r4
 8000eca:	fa02 f201 	lsl.w	r2, r2, r1
 8000ece:	d909      	bls.n	8000ee4 <__udivmoddi4+0x1a0>
 8000ed0:	193c      	adds	r4, r7, r4
 8000ed2:	f100 3aff 	add.w	sl, r0, #4294967295
 8000ed6:	f080 809c 	bcs.w	8001012 <__udivmoddi4+0x2ce>
 8000eda:	45a6      	cmp	lr, r4
 8000edc:	f240 8099 	bls.w	8001012 <__udivmoddi4+0x2ce>
 8000ee0:	3802      	subs	r0, #2
 8000ee2:	443c      	add	r4, r7
 8000ee4:	eba4 040e 	sub.w	r4, r4, lr
 8000ee8:	fa1f fe83 	uxth.w	lr, r3
 8000eec:	fbb4 f3f9 	udiv	r3, r4, r9
 8000ef0:	fb09 4413 	mls	r4, r9, r3, r4
 8000ef4:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ef8:	fb03 fc0c 	mul.w	ip, r3, ip
 8000efc:	45a4      	cmp	ip, r4
 8000efe:	d908      	bls.n	8000f12 <__udivmoddi4+0x1ce>
 8000f00:	193c      	adds	r4, r7, r4
 8000f02:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f06:	f080 8082 	bcs.w	800100e <__udivmoddi4+0x2ca>
 8000f0a:	45a4      	cmp	ip, r4
 8000f0c:	d97f      	bls.n	800100e <__udivmoddi4+0x2ca>
 8000f0e:	3b02      	subs	r3, #2
 8000f10:	443c      	add	r4, r7
 8000f12:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f16:	eba4 040c 	sub.w	r4, r4, ip
 8000f1a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f1e:	4564      	cmp	r4, ip
 8000f20:	4673      	mov	r3, lr
 8000f22:	46e1      	mov	r9, ip
 8000f24:	d362      	bcc.n	8000fec <__udivmoddi4+0x2a8>
 8000f26:	d05f      	beq.n	8000fe8 <__udivmoddi4+0x2a4>
 8000f28:	b15d      	cbz	r5, 8000f42 <__udivmoddi4+0x1fe>
 8000f2a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f2e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f32:	fa04 f606 	lsl.w	r6, r4, r6
 8000f36:	fa22 f301 	lsr.w	r3, r2, r1
 8000f3a:	431e      	orrs	r6, r3
 8000f3c:	40cc      	lsrs	r4, r1
 8000f3e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f42:	2100      	movs	r1, #0
 8000f44:	e74f      	b.n	8000de6 <__udivmoddi4+0xa2>
 8000f46:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f4a:	0c01      	lsrs	r1, r0, #16
 8000f4c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000f50:	b280      	uxth	r0, r0
 8000f52:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000f56:	463b      	mov	r3, r7
 8000f58:	4638      	mov	r0, r7
 8000f5a:	463c      	mov	r4, r7
 8000f5c:	46b8      	mov	r8, r7
 8000f5e:	46be      	mov	lr, r7
 8000f60:	2620      	movs	r6, #32
 8000f62:	fbb1 f1f7 	udiv	r1, r1, r7
 8000f66:	eba2 0208 	sub.w	r2, r2, r8
 8000f6a:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000f6e:	e766      	b.n	8000e3e <__udivmoddi4+0xfa>
 8000f70:	4601      	mov	r1, r0
 8000f72:	e718      	b.n	8000da6 <__udivmoddi4+0x62>
 8000f74:	4610      	mov	r0, r2
 8000f76:	e72c      	b.n	8000dd2 <__udivmoddi4+0x8e>
 8000f78:	f1c6 0220 	rsb	r2, r6, #32
 8000f7c:	fa2e f302 	lsr.w	r3, lr, r2
 8000f80:	40b7      	lsls	r7, r6
 8000f82:	40b1      	lsls	r1, r6
 8000f84:	fa20 f202 	lsr.w	r2, r0, r2
 8000f88:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000f8c:	430a      	orrs	r2, r1
 8000f8e:	fbb3 f8fe 	udiv	r8, r3, lr
 8000f92:	b2bc      	uxth	r4, r7
 8000f94:	fb0e 3318 	mls	r3, lr, r8, r3
 8000f98:	0c11      	lsrs	r1, r2, #16
 8000f9a:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000f9e:	fb08 f904 	mul.w	r9, r8, r4
 8000fa2:	40b0      	lsls	r0, r6
 8000fa4:	4589      	cmp	r9, r1
 8000fa6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000faa:	b280      	uxth	r0, r0
 8000fac:	d93e      	bls.n	800102c <__udivmoddi4+0x2e8>
 8000fae:	1879      	adds	r1, r7, r1
 8000fb0:	f108 3cff 	add.w	ip, r8, #4294967295
 8000fb4:	d201      	bcs.n	8000fba <__udivmoddi4+0x276>
 8000fb6:	4589      	cmp	r9, r1
 8000fb8:	d81f      	bhi.n	8000ffa <__udivmoddi4+0x2b6>
 8000fba:	eba1 0109 	sub.w	r1, r1, r9
 8000fbe:	fbb1 f9fe 	udiv	r9, r1, lr
 8000fc2:	fb09 f804 	mul.w	r8, r9, r4
 8000fc6:	fb0e 1119 	mls	r1, lr, r9, r1
 8000fca:	b292      	uxth	r2, r2
 8000fcc:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000fd0:	4542      	cmp	r2, r8
 8000fd2:	d229      	bcs.n	8001028 <__udivmoddi4+0x2e4>
 8000fd4:	18ba      	adds	r2, r7, r2
 8000fd6:	f109 31ff 	add.w	r1, r9, #4294967295
 8000fda:	d2c4      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fdc:	4542      	cmp	r2, r8
 8000fde:	d2c2      	bcs.n	8000f66 <__udivmoddi4+0x222>
 8000fe0:	f1a9 0102 	sub.w	r1, r9, #2
 8000fe4:	443a      	add	r2, r7
 8000fe6:	e7be      	b.n	8000f66 <__udivmoddi4+0x222>
 8000fe8:	45f0      	cmp	r8, lr
 8000fea:	d29d      	bcs.n	8000f28 <__udivmoddi4+0x1e4>
 8000fec:	ebbe 0302 	subs.w	r3, lr, r2
 8000ff0:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ff4:	3801      	subs	r0, #1
 8000ff6:	46e1      	mov	r9, ip
 8000ff8:	e796      	b.n	8000f28 <__udivmoddi4+0x1e4>
 8000ffa:	eba7 0909 	sub.w	r9, r7, r9
 8000ffe:	4449      	add	r1, r9
 8001000:	f1a8 0c02 	sub.w	ip, r8, #2
 8001004:	fbb1 f9fe 	udiv	r9, r1, lr
 8001008:	fb09 f804 	mul.w	r8, r9, r4
 800100c:	e7db      	b.n	8000fc6 <__udivmoddi4+0x282>
 800100e:	4673      	mov	r3, lr
 8001010:	e77f      	b.n	8000f12 <__udivmoddi4+0x1ce>
 8001012:	4650      	mov	r0, sl
 8001014:	e766      	b.n	8000ee4 <__udivmoddi4+0x1a0>
 8001016:	4608      	mov	r0, r1
 8001018:	e6fd      	b.n	8000e16 <__udivmoddi4+0xd2>
 800101a:	443b      	add	r3, r7
 800101c:	3a02      	subs	r2, #2
 800101e:	e733      	b.n	8000e88 <__udivmoddi4+0x144>
 8001020:	f1ac 0c02 	sub.w	ip, ip, #2
 8001024:	443b      	add	r3, r7
 8001026:	e71c      	b.n	8000e62 <__udivmoddi4+0x11e>
 8001028:	4649      	mov	r1, r9
 800102a:	e79c      	b.n	8000f66 <__udivmoddi4+0x222>
 800102c:	eba1 0109 	sub.w	r1, r1, r9
 8001030:	46c4      	mov	ip, r8
 8001032:	fbb1 f9fe 	udiv	r9, r1, lr
 8001036:	fb09 f804 	mul.w	r8, r9, r4
 800103a:	e7c4      	b.n	8000fc6 <__udivmoddi4+0x282>

0800103c <__aeabi_idiv0>:
 800103c:	4770      	bx	lr
 800103e:	bf00      	nop

08001040 <SendUSBDebugMessage>:

/**
  * @brief     USB
  * @param message  
  */
void SendUSBDebugMessage(const char *message) {
 8001040:	b580      	push	{r7, lr}
 8001042:	b084      	sub	sp, #16
 8001044:	af02      	add	r7, sp, #8
 8001046:	6078      	str	r0, [r7, #4]
    if (USB_CONNECTED()) {
 8001048:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800104c:	4810      	ldr	r0, [pc, #64]	@ (8001090 <SendUSBDebugMessage+0x50>)
 800104e:	f003 fe71 	bl	8004d34 <HAL_GPIO_ReadPin>
 8001052:	4603      	mov	r3, r0
 8001054:	2b00      	cmp	r3, #0
 8001056:	d017      	beq.n	8001088 <SendUSBDebugMessage+0x48>
        snprintf(usb_msg, sizeof(usb_msg), "[%lu] %s\r\n", HAL_GetTick(), message);
 8001058:	f003 f804 	bl	8004064 <HAL_GetTick>
 800105c:	4602      	mov	r2, r0
 800105e:	687b      	ldr	r3, [r7, #4]
 8001060:	9300      	str	r3, [sp, #0]
 8001062:	4613      	mov	r3, r2
 8001064:	4a0b      	ldr	r2, [pc, #44]	@ (8001094 <SendUSBDebugMessage+0x54>)
 8001066:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800106a:	480b      	ldr	r0, [pc, #44]	@ (8001098 <SendUSBDebugMessage+0x58>)
 800106c:	f00e fc32 	bl	800f8d4 <sniprintf>
        CDC_Transmit_FS((uint8_t*)usb_msg, strlen(usb_msg));
 8001070:	4809      	ldr	r0, [pc, #36]	@ (8001098 <SendUSBDebugMessage+0x58>)
 8001072:	f7ff f90d 	bl	8000290 <strlen>
 8001076:	4603      	mov	r3, r0
 8001078:	b29b      	uxth	r3, r3
 800107a:	4619      	mov	r1, r3
 800107c:	4806      	ldr	r0, [pc, #24]	@ (8001098 <SendUSBDebugMessage+0x58>)
 800107e:	f00c f809 	bl	800d094 <CDC_Transmit_FS>
        HAL_Delay(10); //     USB
 8001082:	200a      	movs	r0, #10
 8001084:	f002 fffa 	bl	800407c <HAL_Delay>
    }
}
 8001088:	bf00      	nop
 800108a:	3708      	adds	r7, #8
 800108c:	46bd      	mov	sp, r7
 800108e:	bd80      	pop	{r7, pc}
 8001090:	40020000 	.word	0x40020000
 8001094:	08012ec0 	.word	0x08012ec0
 8001098:	20000438 	.word	0x20000438

0800109c <GenerateStartPulse>:

/**
  * @brief     
  * @note   200    PD6
  */
void GenerateStartPulse(void) {
 800109c:	b580      	push	{r7, lr}
 800109e:	b082      	sub	sp, #8
 80010a0:	af00      	add	r7, sp, #0
    //     PD6
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_SET);
 80010a2:	2201      	movs	r2, #1
 80010a4:	2140      	movs	r1, #64	@ 0x40
 80010a6:	480a      	ldr	r0, [pc, #40]	@ (80010d0 <GenerateStartPulse+0x34>)
 80010a8:	f003 fe5c 	bl	8004d64 <HAL_GPIO_WritePin>

    //     200 
    for(volatile int i = 0; i < 34; i++);
 80010ac:	2300      	movs	r3, #0
 80010ae:	607b      	str	r3, [r7, #4]
 80010b0:	e002      	b.n	80010b8 <GenerateStartPulse+0x1c>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	3301      	adds	r3, #1
 80010b6:	607b      	str	r3, [r7, #4]
 80010b8:	687b      	ldr	r3, [r7, #4]
 80010ba:	2b21      	cmp	r3, #33	@ 0x21
 80010bc:	ddf9      	ble.n	80010b2 <GenerateStartPulse+0x16>

    //     PD6
    HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_RESET);
 80010be:	2200      	movs	r2, #0
 80010c0:	2140      	movs	r1, #64	@ 0x40
 80010c2:	4803      	ldr	r0, [pc, #12]	@ (80010d0 <GenerateStartPulse+0x34>)
 80010c4:	f003 fe4e 	bl	8004d64 <HAL_GPIO_WritePin>

}
 80010c8:	bf00      	nop
 80010ca:	3708      	adds	r7, #8
 80010cc:	46bd      	mov	sp, r7
 80010ce:	bd80      	pop	{r7, pc}
 80010d0:	40020c00 	.word	0x40020c00

080010d4 <ProcessUSBCommand>:

/**
  * @brief    USB -  !
  * @param cmd  
  */
void ProcessUSBCommand(uint8_t cmd) {
 80010d4:	b480      	push	{r7}
 80010d6:	b083      	sub	sp, #12
 80010d8:	af00      	add	r7, sp, #0
 80010da:	4603      	mov	r3, r0
 80010dc:	71fb      	strb	r3, [r7, #7]
    switch(cmd) {
 80010de:	79fb      	ldrb	r3, [r7, #7]
 80010e0:	2b31      	cmp	r3, #49	@ 0x31
            break;

        default:
            //  
          //  SendUSBDebugMessage("Unknown command received");
            break;
 80010e2:	bf00      	nop
    }
}
 80010e4:	bf00      	nop
 80010e6:	370c      	adds	r7, #12
 80010e8:	46bd      	mov	sp, r7
 80010ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ee:	4770      	bx	lr

080010f0 <ParseParameters>:

/**
  * @brief    
  * @param params_str    ( "SETPARAMS=")
  */
void ParseParameters(const char* params_str) {
 80010f0:	b580      	push	{r7, lr}
 80010f2:	b0d2      	sub	sp, #328	@ 0x148
 80010f4:	af00      	add	r7, sp, #0
 80010f6:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 80010fa:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 80010fe:	6018      	str	r0, [r3, #0]
    char buffer[USB_RX_BUFFER_SIZE];
    strncpy(buffer, params_str, sizeof(buffer) - 1);
 8001100:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 8001104:	f5a3 73a2 	sub.w	r3, r3, #324	@ 0x144
 8001108:	f107 000c 	add.w	r0, r7, #12
 800110c:	f240 122b 	movw	r2, #299	@ 0x12b
 8001110:	6819      	ldr	r1, [r3, #0]
 8001112:	f00e fce2 	bl	800fada <strncpy>
    buffer[sizeof(buffer) - 1] = '\0';
 8001116:	f507 73a4 	add.w	r3, r7, #328	@ 0x148
 800111a:	f5a3 739e 	sub.w	r3, r3, #316	@ 0x13c
 800111e:	2200      	movs	r2, #0
 8001120:	f883 212b 	strb.w	r2, [r3, #299]	@ 0x12b

    //    (   )
    if (!parameters_initialized) {
 8001124:	4bb5      	ldr	r3, [pc, #724]	@ (80013fc <ParseParameters+0x30c>)
 8001126:	781b      	ldrb	r3, [r3, #0]
 8001128:	f083 0301 	eor.w	r3, r3, #1
 800112c:	b2db      	uxtb	r3, r3
 800112e:	2b00      	cmp	r3, #0
 8001130:	d001      	beq.n	8001136 <ParseParameters+0x46>
        LoadParametersFromFlash();
 8001132:	f002 fb3b 	bl	80037ac <LoadParametersFromFlash>
    }

    //   gain  
   old_gain = params.gain;
 8001136:	4bb2      	ldr	r3, [pc, #712]	@ (8001400 <ParseParameters+0x310>)
 8001138:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800113a:	4ab2      	ldr	r2, [pc, #712]	@ (8001404 <ParseParameters+0x314>)
 800113c:	6013      	str	r3, [r2, #0]

    char* token = strtok(buffer, "|");
 800113e:	f107 030c 	add.w	r3, r7, #12
 8001142:	49b1      	ldr	r1, [pc, #708]	@ (8001408 <ParseParameters+0x318>)
 8001144:	4618      	mov	r0, r3
 8001146:	f00e fcdb 	bl	800fb00 <strtok>
 800114a:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144

    while (token != NULL) {
 800114e:	e144      	b.n	80013da <ParseParameters+0x2ea>
        char* equals_sign = strchr(token, '=');
 8001150:	213d      	movs	r1, #61	@ 0x3d
 8001152:	f8d7 0144 	ldr.w	r0, [r7, #324]	@ 0x144
 8001156:	f00e fc8e 	bl	800fa76 <strchr>
 800115a:	f8c7 0140 	str.w	r0, [r7, #320]	@ 0x140
        if (equals_sign != NULL) {
 800115e:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 8001162:	2b00      	cmp	r3, #0
 8001164:	f000 8133 	beq.w	80013ce <ParseParameters+0x2de>
            *equals_sign = '\0'; //     
 8001168:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800116c:	2200      	movs	r2, #0
 800116e:	701a      	strb	r2, [r3, #0]
            char* param_name = token;
 8001170:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 8001174:	f8c7 313c 	str.w	r3, [r7, #316]	@ 0x13c
            char* param_value = equals_sign + 1;
 8001178:	f8d7 3140 	ldr.w	r3, [r7, #320]	@ 0x140
 800117c:	3301      	adds	r3, #1
 800117e:	f8c7 3138 	str.w	r3, [r7, #312]	@ 0x138

            //  
            if (strcmp(param_name, "wave_speed") == 0) {
 8001182:	49a2      	ldr	r1, [pc, #648]	@ (800140c <ParseParameters+0x31c>)
 8001184:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8001188:	f7ff f822 	bl	80001d0 <strcmp>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d10d      	bne.n	80011ae <ParseParameters+0xbe>
                params.wave_speed = atof(param_value);
 8001192:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8001196:	f00c fda5 	bl	800dce4 <atof>
 800119a:	ec53 2b10 	vmov	r2, r3, d0
 800119e:	4610      	mov	r0, r2
 80011a0:	4619      	mov	r1, r3
 80011a2:	f7ff fd31 	bl	8000c08 <__aeabi_d2f>
 80011a6:	4603      	mov	r3, r0
 80011a8:	4a95      	ldr	r2, [pc, #596]	@ (8001400 <ParseParameters+0x310>)
 80011aa:	6053      	str	r3, [r2, #4]
 80011ac:	e10f      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "threshold") == 0) {
 80011ae:	4998      	ldr	r1, [pc, #608]	@ (8001410 <ParseParameters+0x320>)
 80011b0:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 80011b4:	f7ff f80c 	bl	80001d0 <strcmp>
 80011b8:	4603      	mov	r3, r0
 80011ba:	2b00      	cmp	r3, #0
 80011bc:	d10d      	bne.n	80011da <ParseParameters+0xea>
                params.threshold = atof(param_value);
 80011be:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 80011c2:	f00c fd8f 	bl	800dce4 <atof>
 80011c6:	ec53 2b10 	vmov	r2, r3, d0
 80011ca:	4610      	mov	r0, r2
 80011cc:	4619      	mov	r1, r3
 80011ce:	f7ff fd1b 	bl	8000c08 <__aeabi_d2f>
 80011d2:	4603      	mov	r3, r0
 80011d4:	4a8a      	ldr	r2, [pc, #552]	@ (8001400 <ParseParameters+0x310>)
 80011d6:	6193      	str	r3, [r2, #24]
 80011d8:	e0f9      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "threshold_zero_crossing") == 0) {
 80011da:	498e      	ldr	r1, [pc, #568]	@ (8001414 <ParseParameters+0x324>)
 80011dc:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 80011e0:	f7fe fff6 	bl	80001d0 <strcmp>
 80011e4:	4603      	mov	r3, r0
 80011e6:	2b00      	cmp	r3, #0
 80011e8:	d10d      	bne.n	8001206 <ParseParameters+0x116>
                params.threshold_zero_crossing = atof(param_value);
 80011ea:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 80011ee:	f00c fd79 	bl	800dce4 <atof>
 80011f2:	ec53 2b10 	vmov	r2, r3, d0
 80011f6:	4610      	mov	r0, r2
 80011f8:	4619      	mov	r1, r3
 80011fa:	f7ff fd05 	bl	8000c08 <__aeabi_d2f>
 80011fe:	4603      	mov	r3, r0
 8001200:	4a7f      	ldr	r2, [pc, #508]	@ (8001400 <ParseParameters+0x310>)
 8001202:	61d3      	str	r3, [r2, #28]
 8001204:	e0e3      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "start_index") == 0) {
 8001206:	4984      	ldr	r1, [pc, #528]	@ (8001418 <ParseParameters+0x328>)
 8001208:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 800120c:	f7fe ffe0 	bl	80001d0 <strcmp>
 8001210:	4603      	mov	r3, r0
 8001212:	2b00      	cmp	r3, #0
 8001214:	d108      	bne.n	8001228 <ParseParameters+0x138>
                params.start_index = atoi(param_value);
 8001216:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 800121a:	f00c fd66 	bl	800dcea <atoi>
 800121e:	4603      	mov	r3, r0
 8001220:	461a      	mov	r2, r3
 8001222:	4b77      	ldr	r3, [pc, #476]	@ (8001400 <ParseParameters+0x310>)
 8001224:	601a      	str	r2, [r3, #0]
 8001226:	e0d2      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "probe_length") == 0) {
 8001228:	497c      	ldr	r1, [pc, #496]	@ (800141c <ParseParameters+0x32c>)
 800122a:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 800122e:	f7fe ffcf 	bl	80001d0 <strcmp>
 8001232:	4603      	mov	r3, r0
 8001234:	2b00      	cmp	r3, #0
 8001236:	d108      	bne.n	800124a <ParseParameters+0x15a>
                params.probe_length = atoi(param_value);
 8001238:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 800123c:	f00c fd55 	bl	800dcea <atoi>
 8001240:	4603      	mov	r3, r0
 8001242:	461a      	mov	r2, r3
 8001244:	4b6e      	ldr	r3, [pc, #440]	@ (8001400 <ParseParameters+0x310>)
 8001246:	621a      	str	r2, [r3, #32]
 8001248:	e0c1      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "strobe_left1") == 0) {
 800124a:	4975      	ldr	r1, [pc, #468]	@ (8001420 <ParseParameters+0x330>)
 800124c:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8001250:	f7fe ffbe 	bl	80001d0 <strcmp>
 8001254:	4603      	mov	r3, r0
 8001256:	2b00      	cmp	r3, #0
 8001258:	d108      	bne.n	800126c <ParseParameters+0x17c>
                params.first_left_strobe = atoi(param_value);
 800125a:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 800125e:	f00c fd44 	bl	800dcea <atoi>
 8001262:	4603      	mov	r3, r0
 8001264:	461a      	mov	r2, r3
 8001266:	4b66      	ldr	r3, [pc, #408]	@ (8001400 <ParseParameters+0x310>)
 8001268:	609a      	str	r2, [r3, #8]
 800126a:	e0b0      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "strobe_right1") == 0) {
 800126c:	496d      	ldr	r1, [pc, #436]	@ (8001424 <ParseParameters+0x334>)
 800126e:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8001272:	f7fe ffad 	bl	80001d0 <strcmp>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d108      	bne.n	800128e <ParseParameters+0x19e>
                params.first_right_strobe = atoi(param_value);
 800127c:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8001280:	f00c fd33 	bl	800dcea <atoi>
 8001284:	4603      	mov	r3, r0
 8001286:	461a      	mov	r2, r3
 8001288:	4b5d      	ldr	r3, [pc, #372]	@ (8001400 <ParseParameters+0x310>)
 800128a:	60da      	str	r2, [r3, #12]
 800128c:	e09f      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "strobe_left2") == 0) {
 800128e:	4966      	ldr	r1, [pc, #408]	@ (8001428 <ParseParameters+0x338>)
 8001290:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8001294:	f7fe ff9c 	bl	80001d0 <strcmp>
 8001298:	4603      	mov	r3, r0
 800129a:	2b00      	cmp	r3, #0
 800129c:	d108      	bne.n	80012b0 <ParseParameters+0x1c0>
                params.second_left_strobe = atoi(param_value);
 800129e:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 80012a2:	f00c fd22 	bl	800dcea <atoi>
 80012a6:	4603      	mov	r3, r0
 80012a8:	461a      	mov	r2, r3
 80012aa:	4b55      	ldr	r3, [pc, #340]	@ (8001400 <ParseParameters+0x310>)
 80012ac:	611a      	str	r2, [r3, #16]
 80012ae:	e08e      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "strobe_right2") == 0) {
 80012b0:	495e      	ldr	r1, [pc, #376]	@ (800142c <ParseParameters+0x33c>)
 80012b2:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 80012b6:	f7fe ff8b 	bl	80001d0 <strcmp>
 80012ba:	4603      	mov	r3, r0
 80012bc:	2b00      	cmp	r3, #0
 80012be:	d108      	bne.n	80012d2 <ParseParameters+0x1e2>
                params.second_right_strobe = atoi(param_value);
 80012c0:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 80012c4:	f00c fd11 	bl	800dcea <atoi>
 80012c8:	4603      	mov	r3, r0
 80012ca:	461a      	mov	r2, r3
 80012cc:	4b4c      	ldr	r3, [pc, #304]	@ (8001400 <ParseParameters+0x310>)
 80012ce:	615a      	str	r2, [r3, #20]
 80012d0:	e07d      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "method") == 0) {
 80012d2:	4957      	ldr	r1, [pc, #348]	@ (8001430 <ParseParameters+0x340>)
 80012d4:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 80012d8:	f7fe ff7a 	bl	80001d0 <strcmp>
 80012dc:	4603      	mov	r3, r0
 80012de:	2b00      	cmp	r3, #0
 80012e0:	d108      	bne.n	80012f4 <ParseParameters+0x204>
                params.method = atoi(param_value);
 80012e2:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 80012e6:	f00c fd00 	bl	800dcea <atoi>
 80012ea:	4603      	mov	r3, r0
 80012ec:	461a      	mov	r2, r3
 80012ee:	4b44      	ldr	r3, [pc, #272]	@ (8001400 <ParseParameters+0x310>)
 80012f0:	625a      	str	r2, [r3, #36]	@ 0x24
 80012f2:	e06c      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "end_index") == 0) {
 80012f4:	494f      	ldr	r1, [pc, #316]	@ (8001434 <ParseParameters+0x344>)
 80012f6:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 80012fa:	f7fe ff69 	bl	80001d0 <strcmp>
 80012fe:	4603      	mov	r3, r0
 8001300:	2b00      	cmp	r3, #0
 8001302:	d108      	bne.n	8001316 <ParseParameters+0x226>
                params.end_index = atoi(param_value);
 8001304:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8001308:	f00c fcef 	bl	800dcea <atoi>
 800130c:	4603      	mov	r3, r0
 800130e:	461a      	mov	r2, r3
 8001310:	4b3b      	ldr	r3, [pc, #236]	@ (8001400 <ParseParameters+0x310>)
 8001312:	629a      	str	r2, [r3, #40]	@ 0x28
 8001314:	e05b      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "cycle_number") == 0) {
 8001316:	4948      	ldr	r1, [pc, #288]	@ (8001438 <ParseParameters+0x348>)
 8001318:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 800131c:	f7fe ff58 	bl	80001d0 <strcmp>
 8001320:	4603      	mov	r3, r0
 8001322:	2b00      	cmp	r3, #0
 8001324:	d108      	bne.n	8001338 <ParseParameters+0x248>
                params.cycle_number = atoi(param_value);
 8001326:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 800132a:	f00c fcde 	bl	800dcea <atoi>
 800132e:	4603      	mov	r3, r0
 8001330:	461a      	mov	r2, r3
 8001332:	4b33      	ldr	r3, [pc, #204]	@ (8001400 <ParseParameters+0x310>)
 8001334:	62da      	str	r2, [r3, #44]	@ 0x2c
 8001336:	e04a      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "sensor_number") == 0) {
 8001338:	4940      	ldr	r1, [pc, #256]	@ (800143c <ParseParameters+0x34c>)
 800133a:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 800133e:	f7fe ff47 	bl	80001d0 <strcmp>
 8001342:	4603      	mov	r3, r0
 8001344:	2b00      	cmp	r3, #0
 8001346:	d10a      	bne.n	800135e <ParseParameters+0x26e>
                strncpy(params.sensor_number, param_value, sizeof(params.sensor_number) - 1);
 8001348:	2204      	movs	r2, #4
 800134a:	f8d7 1138 	ldr.w	r1, [r7, #312]	@ 0x138
 800134e:	483c      	ldr	r0, [pc, #240]	@ (8001440 <ParseParameters+0x350>)
 8001350:	f00e fbc3 	bl	800fada <strncpy>
                params.sensor_number[sizeof(params.sensor_number) - 1] = '\0';
 8001354:	4b2a      	ldr	r3, [pc, #168]	@ (8001400 <ParseParameters+0x310>)
 8001356:	2200      	movs	r2, #0
 8001358:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
 800135c:	e037      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "gain") == 0) {
 800135e:	4939      	ldr	r1, [pc, #228]	@ (8001444 <ParseParameters+0x354>)
 8001360:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8001364:	f7fe ff34 	bl	80001d0 <strcmp>
 8001368:	4603      	mov	r3, r0
 800136a:	2b00      	cmp	r3, #0
 800136c:	d10d      	bne.n	800138a <ParseParameters+0x29a>
                params.gain = atof(param_value);
 800136e:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 8001372:	f00c fcb7 	bl	800dce4 <atof>
 8001376:	ec53 2b10 	vmov	r2, r3, d0
 800137a:	4610      	mov	r0, r2
 800137c:	4619      	mov	r1, r3
 800137e:	f7ff fc43 	bl	8000c08 <__aeabi_d2f>
 8001382:	4603      	mov	r3, r0
 8001384:	4a1e      	ldr	r2, [pc, #120]	@ (8001400 <ParseParameters+0x310>)
 8001386:	6393      	str	r3, [r2, #56]	@ 0x38
 8001388:	e021      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "start_date") == 0) {
 800138a:	492f      	ldr	r1, [pc, #188]	@ (8001448 <ParseParameters+0x358>)
 800138c:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 8001390:	f7fe ff1e 	bl	80001d0 <strcmp>
 8001394:	4603      	mov	r3, r0
 8001396:	2b00      	cmp	r3, #0
 8001398:	d109      	bne.n	80013ae <ParseParameters+0x2be>
                //  start_date    (  Flash)
                strncpy(start_date, param_value, sizeof(start_date) - 1);
 800139a:	2213      	movs	r2, #19
 800139c:	f8d7 1138 	ldr.w	r1, [r7, #312]	@ 0x138
 80013a0:	482a      	ldr	r0, [pc, #168]	@ (800144c <ParseParameters+0x35c>)
 80013a2:	f00e fb9a 	bl	800fada <strncpy>
                start_date[sizeof(start_date) - 1] = '\0';
 80013a6:	4b29      	ldr	r3, [pc, #164]	@ (800144c <ParseParameters+0x35c>)
 80013a8:	2200      	movs	r2, #0
 80013aa:	74da      	strb	r2, [r3, #19]
 80013ac:	e00f      	b.n	80013ce <ParseParameters+0x2de>
            } else if (strcmp(param_name, "period") == 0) {
 80013ae:	4928      	ldr	r1, [pc, #160]	@ (8001450 <ParseParameters+0x360>)
 80013b0:	f8d7 013c 	ldr.w	r0, [r7, #316]	@ 0x13c
 80013b4:	f7fe ff0c 	bl	80001d0 <strcmp>
 80013b8:	4603      	mov	r3, r0
 80013ba:	2b00      	cmp	r3, #0
 80013bc:	d107      	bne.n	80013ce <ParseParameters+0x2de>
                //  period    (  Flash)
                period = atoi(param_value);
 80013be:	f8d7 0138 	ldr.w	r0, [r7, #312]	@ 0x138
 80013c2:	f00c fc92 	bl	800dcea <atoi>
 80013c6:	4603      	mov	r3, r0
 80013c8:	461a      	mov	r2, r3
 80013ca:	4b22      	ldr	r3, [pc, #136]	@ (8001454 <ParseParameters+0x364>)
 80013cc:	601a      	str	r2, [r3, #0]
            }
        }
        token = strtok(NULL, "|");
 80013ce:	490e      	ldr	r1, [pc, #56]	@ (8001408 <ParseParameters+0x318>)
 80013d0:	2000      	movs	r0, #0
 80013d2:	f00e fb95 	bl	800fb00 <strtok>
 80013d6:	f8c7 0144 	str.w	r0, [r7, #324]	@ 0x144
    while (token != NULL) {
 80013da:	f8d7 3144 	ldr.w	r3, [r7, #324]	@ 0x144
 80013de:	2b00      	cmp	r3, #0
 80013e0:	f47f aeb6 	bne.w	8001150 <ParseParameters+0x60>
    }


    //     Flash ( start_date  period)
    SaveParametersToFlash();
 80013e4:	f002 fa10 	bl	8003808 <SaveParametersToFlash>

    //       UART
    SendDateTimeToBackupMCU();
 80013e8:	f000 f8ca 	bl	8001580 <SendDateTimeToBackupMCU>

    //     
    calculate_thickness_requested = true;
 80013ec:	4b1a      	ldr	r3, [pc, #104]	@ (8001458 <ParseParameters+0x368>)
 80013ee:	2201      	movs	r2, #1
 80013f0:	701a      	strb	r2, [r3, #0]
}
 80013f2:	bf00      	nop
 80013f4:	f507 77a4 	add.w	r7, r7, #328	@ 0x148
 80013f8:	46bd      	mov	sp, r7
 80013fa:	bd80      	pop	{r7, pc}
 80013fc:	2000a6b8 	.word	0x2000a6b8
 8001400:	2000a678 	.word	0x2000a678
 8001404:	20000850 	.word	0x20000850
 8001408:	08012ecc 	.word	0x08012ecc
 800140c:	08012ed0 	.word	0x08012ed0
 8001410:	08012edc 	.word	0x08012edc
 8001414:	08012ee8 	.word	0x08012ee8
 8001418:	08012f00 	.word	0x08012f00
 800141c:	08012f0c 	.word	0x08012f0c
 8001420:	08012f1c 	.word	0x08012f1c
 8001424:	08012f2c 	.word	0x08012f2c
 8001428:	08012f3c 	.word	0x08012f3c
 800142c:	08012f4c 	.word	0x08012f4c
 8001430:	08012f5c 	.word	0x08012f5c
 8001434:	08012f64 	.word	0x08012f64
 8001438:	08012f70 	.word	0x08012f70
 800143c:	08012f80 	.word	0x08012f80
 8001440:	2000a6a8 	.word	0x2000a6a8
 8001444:	08012f90 	.word	0x08012f90
 8001448:	08012f98 	.word	0x08012f98
 800144c:	20000838 	.word	0x20000838
 8001450:	08012fa4 	.word	0x08012fa4
 8001454:	2000084c 	.word	0x2000084c
 8001458:	2000a6b9 	.word	0x2000a6b9

0800145c <SendParametersResponse>:

/**
  * @brief      
  */
void SendParametersResponse(void) {
 800145c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001460:	b0a1      	sub	sp, #132	@ 0x84
 8001462:	af16      	add	r7, sp, #88	@ 0x58
    if (!parameters_initialized) {
 8001464:	4b3e      	ldr	r3, [pc, #248]	@ (8001560 <SendParametersResponse+0x104>)
 8001466:	781b      	ldrb	r3, [r3, #0]
 8001468:	f083 0301 	eor.w	r3, r3, #1
 800146c:	b2db      	uxtb	r3, r3
 800146e:	2b00      	cmp	r3, #0
 8001470:	d171      	bne.n	8001556 <SendParametersResponse+0xfa>
      //  SendUSBDebugMessage("Parameters not initialized yet");
        return;
    }
    uint8_t usb_status = USB_CONNECTED();
 8001472:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001476:	483b      	ldr	r0, [pc, #236]	@ (8001564 <SendParametersResponse+0x108>)
 8001478:	f003 fc5c 	bl	8004d34 <HAL_GPIO_ReadPin>
 800147c:	4603      	mov	r3, r0
 800147e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
    snprintf(usb_msg, sizeof(usb_msg),
        "wave_speed=%.1f|threshold=%.1f|threshold_zero_crossing=%.1f|"
        "start_index=%lu|probe_length=%lu|strobe_left1=%lu|strobe_right1=%lu|"
        "strobe_left2=%lu|strobe_right2=%lu|method=%lu|end_index=%lu|cycle_number=%lu|"
        "sensor_number=%s|gain=%.1f|start_date=%s|period=%lu;USB:%u\r\n",
        params.wave_speed, params.threshold, params.threshold_zero_crossing,
 8001482:	4b39      	ldr	r3, [pc, #228]	@ (8001568 <SendParametersResponse+0x10c>)
 8001484:	685b      	ldr	r3, [r3, #4]
    snprintf(usb_msg, sizeof(usb_msg),
 8001486:	4618      	mov	r0, r3
 8001488:	f7ff f86e 	bl	8000568 <__aeabi_f2d>
 800148c:	4604      	mov	r4, r0
 800148e:	460d      	mov	r5, r1
        params.wave_speed, params.threshold, params.threshold_zero_crossing,
 8001490:	4b35      	ldr	r3, [pc, #212]	@ (8001568 <SendParametersResponse+0x10c>)
 8001492:	699b      	ldr	r3, [r3, #24]
    snprintf(usb_msg, sizeof(usb_msg),
 8001494:	4618      	mov	r0, r3
 8001496:	f7ff f867 	bl	8000568 <__aeabi_f2d>
 800149a:	4680      	mov	r8, r0
 800149c:	4689      	mov	r9, r1
        params.wave_speed, params.threshold, params.threshold_zero_crossing,
 800149e:	4b32      	ldr	r3, [pc, #200]	@ (8001568 <SendParametersResponse+0x10c>)
 80014a0:	69db      	ldr	r3, [r3, #28]
    snprintf(usb_msg, sizeof(usb_msg),
 80014a2:	4618      	mov	r0, r3
 80014a4:	f7ff f860 	bl	8000568 <__aeabi_f2d>
 80014a8:	4682      	mov	sl, r0
 80014aa:	468b      	mov	fp, r1
 80014ac:	4b2e      	ldr	r3, [pc, #184]	@ (8001568 <SendParametersResponse+0x10c>)
 80014ae:	681b      	ldr	r3, [r3, #0]
 80014b0:	61fb      	str	r3, [r7, #28]
 80014b2:	4b2d      	ldr	r3, [pc, #180]	@ (8001568 <SendParametersResponse+0x10c>)
 80014b4:	6a1a      	ldr	r2, [r3, #32]
 80014b6:	61ba      	str	r2, [r7, #24]
 80014b8:	4b2b      	ldr	r3, [pc, #172]	@ (8001568 <SendParametersResponse+0x10c>)
 80014ba:	6899      	ldr	r1, [r3, #8]
 80014bc:	6179      	str	r1, [r7, #20]
 80014be:	4b2a      	ldr	r3, [pc, #168]	@ (8001568 <SendParametersResponse+0x10c>)
 80014c0:	68d8      	ldr	r0, [r3, #12]
 80014c2:	6138      	str	r0, [r7, #16]
 80014c4:	4b28      	ldr	r3, [pc, #160]	@ (8001568 <SendParametersResponse+0x10c>)
 80014c6:	691e      	ldr	r6, [r3, #16]
 80014c8:	60fe      	str	r6, [r7, #12]
 80014ca:	4b27      	ldr	r3, [pc, #156]	@ (8001568 <SendParametersResponse+0x10c>)
 80014cc:	695b      	ldr	r3, [r3, #20]
 80014ce:	60bb      	str	r3, [r7, #8]
 80014d0:	4b25      	ldr	r3, [pc, #148]	@ (8001568 <SendParametersResponse+0x10c>)
 80014d2:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80014d4:	607a      	str	r2, [r7, #4]
 80014d6:	4b24      	ldr	r3, [pc, #144]	@ (8001568 <SendParametersResponse+0x10c>)
 80014d8:	6a99      	ldr	r1, [r3, #40]	@ 0x28
 80014da:	6039      	str	r1, [r7, #0]
 80014dc:	4b22      	ldr	r3, [pc, #136]	@ (8001568 <SendParametersResponse+0x10c>)
 80014de:	6ade      	ldr	r6, [r3, #44]	@ 0x2c
        params.start_index, params.probe_length, params.first_left_strobe, params.first_right_strobe,
        params.second_left_strobe, params.second_right_strobe, params.method, params.end_index, params.cycle_number,
        params.sensor_number, params.gain, start_date, period, usb_status);
 80014e0:	4b21      	ldr	r3, [pc, #132]	@ (8001568 <SendParametersResponse+0x10c>)
 80014e2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
    snprintf(usb_msg, sizeof(usb_msg),
 80014e4:	4618      	mov	r0, r3
 80014e6:	f7ff f83f 	bl	8000568 <__aeabi_f2d>
 80014ea:	4b20      	ldr	r3, [pc, #128]	@ (800156c <SendParametersResponse+0x110>)
 80014ec:	681a      	ldr	r2, [r3, #0]
 80014ee:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80014f2:	9314      	str	r3, [sp, #80]	@ 0x50
 80014f4:	9213      	str	r2, [sp, #76]	@ 0x4c
 80014f6:	4b1e      	ldr	r3, [pc, #120]	@ (8001570 <SendParametersResponse+0x114>)
 80014f8:	9312      	str	r3, [sp, #72]	@ 0x48
 80014fa:	e9cd 0110 	strd	r0, r1, [sp, #64]	@ 0x40
 80014fe:	4b1d      	ldr	r3, [pc, #116]	@ (8001574 <SendParametersResponse+0x118>)
 8001500:	930f      	str	r3, [sp, #60]	@ 0x3c
 8001502:	960e      	str	r6, [sp, #56]	@ 0x38
 8001504:	6839      	ldr	r1, [r7, #0]
 8001506:	910d      	str	r1, [sp, #52]	@ 0x34
 8001508:	687a      	ldr	r2, [r7, #4]
 800150a:	920c      	str	r2, [sp, #48]	@ 0x30
 800150c:	68bb      	ldr	r3, [r7, #8]
 800150e:	930b      	str	r3, [sp, #44]	@ 0x2c
 8001510:	68fe      	ldr	r6, [r7, #12]
 8001512:	960a      	str	r6, [sp, #40]	@ 0x28
 8001514:	6938      	ldr	r0, [r7, #16]
 8001516:	9009      	str	r0, [sp, #36]	@ 0x24
 8001518:	6979      	ldr	r1, [r7, #20]
 800151a:	9108      	str	r1, [sp, #32]
 800151c:	69ba      	ldr	r2, [r7, #24]
 800151e:	9207      	str	r2, [sp, #28]
 8001520:	69fb      	ldr	r3, [r7, #28]
 8001522:	9306      	str	r3, [sp, #24]
 8001524:	e9cd ab04 	strd	sl, fp, [sp, #16]
 8001528:	e9cd 8902 	strd	r8, r9, [sp, #8]
 800152c:	e9cd 4500 	strd	r4, r5, [sp]
 8001530:	4a11      	ldr	r2, [pc, #68]	@ (8001578 <SendParametersResponse+0x11c>)
 8001532:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001536:	4811      	ldr	r0, [pc, #68]	@ (800157c <SendParametersResponse+0x120>)
 8001538:	f00e f9cc 	bl	800f8d4 <sniprintf>

    CDC_Transmit_FS((uint8_t*)usb_msg, strlen(usb_msg));
 800153c:	480f      	ldr	r0, [pc, #60]	@ (800157c <SendParametersResponse+0x120>)
 800153e:	f7fe fea7 	bl	8000290 <strlen>
 8001542:	4603      	mov	r3, r0
 8001544:	b29b      	uxth	r3, r3
 8001546:	4619      	mov	r1, r3
 8001548:	480c      	ldr	r0, [pc, #48]	@ (800157c <SendParametersResponse+0x120>)
 800154a:	f00b fda3 	bl	800d094 <CDC_Transmit_FS>
    HAL_Delay(10);
 800154e:	200a      	movs	r0, #10
 8001550:	f002 fd94 	bl	800407c <HAL_Delay>
 8001554:	e000      	b.n	8001558 <SendParametersResponse+0xfc>
        return;
 8001556:	bf00      	nop
}
 8001558:	372c      	adds	r7, #44	@ 0x2c
 800155a:	46bd      	mov	sp, r7
 800155c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001560:	2000a6b8 	.word	0x2000a6b8
 8001564:	40020000 	.word	0x40020000
 8001568:	2000a678 	.word	0x2000a678
 800156c:	2000084c 	.word	0x2000084c
 8001570:	20000838 	.word	0x20000838
 8001574:	2000a6a8 	.word	0x2000a6a8
 8001578:	08012fac 	.word	0x08012fac
 800157c:	20000438 	.word	0x20000438

08001580 <SendDateTimeToBackupMCU>:

/**
  * @brief  /       UART
  */
//   
void SendDateTimeToBackupMCU(void) {
 8001580:	b580      	push	{r7, lr}
 8001582:	b086      	sub	sp, #24
 8001584:	af04      	add	r7, sp, #16
    //     
    if (strlen(start_date) > 0 && period > 0) {
 8001586:	4b18      	ldr	r3, [pc, #96]	@ (80015e8 <SendDateTimeToBackupMCU+0x68>)
 8001588:	781b      	ldrb	r3, [r3, #0]
 800158a:	2b00      	cmp	r3, #0
 800158c:	d028      	beq.n	80015e0 <SendDateTimeToBackupMCU+0x60>
 800158e:	4b17      	ldr	r3, [pc, #92]	@ (80015ec <SendDateTimeToBackupMCU+0x6c>)
 8001590:	681b      	ldr	r3, [r3, #0]
 8001592:	2b00      	cmp	r3, #0
 8001594:	d024      	beq.n	80015e0 <SendDateTimeToBackupMCU+0x60>
        //   USB 
        uint8_t usb_status = USB_CONNECTED();
 8001596:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800159a:	4815      	ldr	r0, [pc, #84]	@ (80015f0 <SendDateTimeToBackupMCU+0x70>)
 800159c:	f003 fbca 	bl	8004d34 <HAL_GPIO_ReadPin>
 80015a0:	4603      	mov	r3, r0
 80015a2:	71fb      	strb	r3, [r7, #7]

        //    : "DATE:YYYY-MM-DD;TIME:HH:MM:SS;PERIOD:XXXXX;USB:X"
        snprintf(uart_tx_buf, UART_TX_BUF_SIZE,
 80015a4:	4913      	ldr	r1, [pc, #76]	@ (80015f4 <SendDateTimeToBackupMCU+0x74>)
 80015a6:	4b11      	ldr	r3, [pc, #68]	@ (80015ec <SendDateTimeToBackupMCU+0x6c>)
 80015a8:	681b      	ldr	r3, [r3, #0]
 80015aa:	79fa      	ldrb	r2, [r7, #7]
 80015ac:	9202      	str	r2, [sp, #8]
 80015ae:	9301      	str	r3, [sp, #4]
 80015b0:	9100      	str	r1, [sp, #0]
 80015b2:	4b0d      	ldr	r3, [pc, #52]	@ (80015e8 <SendDateTimeToBackupMCU+0x68>)
 80015b4:	4a10      	ldr	r2, [pc, #64]	@ (80015f8 <SendDateTimeToBackupMCU+0x78>)
 80015b6:	2180      	movs	r1, #128	@ 0x80
 80015b8:	4810      	ldr	r0, [pc, #64]	@ (80015fc <SendDateTimeToBackupMCU+0x7c>)
 80015ba:	f00e f98b 	bl	800f8d4 <sniprintf>
                 "DATE:%.10s;TIME:%.8s;PERIOD:%lu;USB:%u\r\n",
                 start_date, start_date + 11, period, usb_status);

        //   UART
        HAL_UART_Transmit(&huart1, (uint8_t*)uart_tx_buf, strlen(uart_tx_buf), 100);
 80015be:	480f      	ldr	r0, [pc, #60]	@ (80015fc <SendDateTimeToBackupMCU+0x7c>)
 80015c0:	f7fe fe66 	bl	8000290 <strlen>
 80015c4:	4603      	mov	r3, r0
 80015c6:	b29a      	uxth	r2, r3
 80015c8:	2364      	movs	r3, #100	@ 0x64
 80015ca:	490c      	ldr	r1, [pc, #48]	@ (80015fc <SendDateTimeToBackupMCU+0x7c>)
 80015cc:	480c      	ldr	r0, [pc, #48]	@ (8001600 <SendDateTimeToBackupMCU+0x80>)
 80015ce:	f006 fc43 	bl	8007e58 <HAL_UART_Transmit>

        //    USB
        snprintf(usb_msg, sizeof(usb_msg), "Sent to backup MCU: %s", uart_tx_buf);
 80015d2:	4b0a      	ldr	r3, [pc, #40]	@ (80015fc <SendDateTimeToBackupMCU+0x7c>)
 80015d4:	4a0b      	ldr	r2, [pc, #44]	@ (8001604 <SendDateTimeToBackupMCU+0x84>)
 80015d6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80015da:	480b      	ldr	r0, [pc, #44]	@ (8001608 <SendDateTimeToBackupMCU+0x88>)
 80015dc:	f00e f97a 	bl	800f8d4 <sniprintf>
       // SendUSBDebugMessage(usb_msg);
    } else {
       // SendUSBDebugMessage("No date/time data to send to backup MCU");
    }
}
 80015e0:	bf00      	nop
 80015e2:	3708      	adds	r7, #8
 80015e4:	46bd      	mov	sp, r7
 80015e6:	bd80      	pop	{r7, pc}
 80015e8:	20000838 	.word	0x20000838
 80015ec:	2000084c 	.word	0x2000084c
 80015f0:	40020000 	.word	0x40020000
 80015f4:	20000843 	.word	0x20000843
 80015f8:	080130b8 	.word	0x080130b8
 80015fc:	20000854 	.word	0x20000854
 8001600:	200003a0 	.word	0x200003a0
 8001604:	080130e4 	.word	0x080130e4
 8001608:	20000438 	.word	0x20000438

0800160c <ProcessUARTCommand>:
/**
  * @brief       UART
  * @param data   
  * @param len  
  */
void ProcessUARTCommand(uint8_t* data, uint8_t len) {
 800160c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8001610:	b0c1      	sub	sp, #260	@ 0x104
 8001612:	af1e      	add	r7, sp, #120	@ 0x78
 8001614:	64f8      	str	r0, [r7, #76]	@ 0x4c
 8001616:	460b      	mov	r3, r1
 8001618:	f887 304b 	strb.w	r3, [r7, #75]	@ 0x4b
    //  DAC  gain 

    HAL_Delay(150);
 800161c:	2096      	movs	r0, #150	@ 0x96
 800161e:	f002 fd2d 	bl	800407c <HAL_Delay>

    //   
    FPGA_LoadConfig();
 8001622:	f000 fe6f 	bl	8002304 <FPGA_LoadConfig>

    //   
    HAL_Delay(10);
 8001626:	200a      	movs	r0, #10
 8001628:	f002 fd28 	bl	800407c <HAL_Delay>

	ReadFPGAData(); //     : START +   + 
 800162c:	f000 ffe6 	bl	80025fc <ReadFPGAData>

	    if (fpga_data.data_ready) {
 8001630:	4b68      	ldr	r3, [pc, #416]	@ (80017d4 <ProcessUARTCommand+0x1c8>)
 8001632:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8001636:	f893 3710 	ldrb.w	r3, [r3, #1808]	@ 0x710
 800163a:	2b00      	cmp	r3, #0
 800163c:	d031      	beq.n	80016a2 <ProcessUARTCommand+0x96>

	        //      
	        if (parameters_initialized && averaging_complete) {
 800163e:	4b66      	ldr	r3, [pc, #408]	@ (80017d8 <ProcessUARTCommand+0x1cc>)
 8001640:	781b      	ldrb	r3, [r3, #0]
 8001642:	2b00      	cmp	r3, #0
 8001644:	d025      	beq.n	8001692 <ProcessUARTCommand+0x86>
 8001646:	4b65      	ldr	r3, [pc, #404]	@ (80017dc <ProcessUARTCommand+0x1d0>)
 8001648:	781b      	ldrb	r3, [r3, #0]
 800164a:	2b00      	cmp	r3, #0
 800164c:	d021      	beq.n	8001692 <ProcessUARTCommand+0x86>
	            calculate_thickness_requested = true;
 800164e:	4b64      	ldr	r3, [pc, #400]	@ (80017e0 <ProcessUARTCommand+0x1d4>)
 8001650:	2201      	movs	r2, #1
 8001652:	701a      	strb	r2, [r3, #0]

	            uint32_t start_time = HAL_GetTick();
 8001654:	f002 fd06 	bl	8004064 <HAL_GetTick>
 8001658:	f8c7 0084 	str.w	r0, [r7, #132]	@ 0x84
	            while (calculate_thickness_requested && (HAL_GetTick() - start_time) < 5000) {
 800165c:	e00b      	b.n	8001676 <ProcessUARTCommand+0x6a>
	                if (calculate_thickness_requested) {
 800165e:	4b60      	ldr	r3, [pc, #384]	@ (80017e0 <ProcessUARTCommand+0x1d4>)
 8001660:	781b      	ldrb	r3, [r3, #0]
 8001662:	2b00      	cmp	r3, #0
 8001664:	d004      	beq.n	8001670 <ProcessUARTCommand+0x64>
	                    calculate_thickness_requested = false;
 8001666:	4b5e      	ldr	r3, [pc, #376]	@ (80017e0 <ProcessUARTCommand+0x1d4>)
 8001668:	2200      	movs	r2, #0
 800166a:	701a      	strb	r2, [r3, #0]
	                    ProcessDataByMethod(); //   averaged_fpga_data
 800166c:	f002 fbf6 	bl	8003e5c <ProcessDataByMethod>
	                }
	                HAL_Delay(10);
 8001670:	200a      	movs	r0, #10
 8001672:	f002 fd03 	bl	800407c <HAL_Delay>
	            while (calculate_thickness_requested && (HAL_GetTick() - start_time) < 5000) {
 8001676:	4b5a      	ldr	r3, [pc, #360]	@ (80017e0 <ProcessUARTCommand+0x1d4>)
 8001678:	781b      	ldrb	r3, [r3, #0]
 800167a:	2b00      	cmp	r3, #0
 800167c:	d009      	beq.n	8001692 <ProcessUARTCommand+0x86>
 800167e:	f002 fcf1 	bl	8004064 <HAL_GetTick>
 8001682:	4602      	mov	r2, r0
 8001684:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8001688:	1ad3      	subs	r3, r2, r3
 800168a:	f241 3287 	movw	r2, #4999	@ 0x1387
 800168e:	4293      	cmp	r3, r2
 8001690:	d9e5      	bls.n	800165e <ProcessUARTCommand+0x52>
	            }
	        }
	      //  SendUSBDebugMessage("Averaged data received from FPGA:");
	        PrintDataToUSB();
 8001692:	f000 fd91 	bl	80021b8 <PrintDataToUSB>
	        fpga_data.data_ready = false;
 8001696:	4b4f      	ldr	r3, [pc, #316]	@ (80017d4 <ProcessUARTCommand+0x1c8>)
 8001698:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800169c:	2200      	movs	r2, #0
 800169e:	f883 2710 	strb.w	r2, [r3, #1808]	@ 0x710
	    }
    //     
    char* date_ptr = strstr((char*)data, "DATE:");
 80016a2:	4950      	ldr	r1, [pc, #320]	@ (80017e4 <ProcessUARTCommand+0x1d8>)
 80016a4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80016a6:	f00e fa87 	bl	800fbb8 <strstr>
 80016aa:	f8c7 0080 	str.w	r0, [r7, #128]	@ 0x80
    char* time_ptr = strstr((char*)data, ";TIME:");
 80016ae:	494e      	ldr	r1, [pc, #312]	@ (80017e8 <ProcessUARTCommand+0x1dc>)
 80016b0:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80016b2:	f00e fa81 	bl	800fbb8 <strstr>
 80016b6:	67f8      	str	r0, [r7, #124]	@ 0x7c
    char* period_ptr = strstr((char*)data, ";PERIOD:");
 80016b8:	494c      	ldr	r1, [pc, #304]	@ (80017ec <ProcessUARTCommand+0x1e0>)
 80016ba:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80016bc:	f00e fa7c 	bl	800fbb8 <strstr>
 80016c0:	67b8      	str	r0, [r7, #120]	@ 0x78
    char* voltage_ptr = strstr((char*)data, ";VOLTAGE:");
 80016c2:	494b      	ldr	r1, [pc, #300]	@ (80017f0 <ProcessUARTCommand+0x1e4>)
 80016c4:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80016c6:	f00e fa77 	bl	800fbb8 <strstr>
 80016ca:	6778      	str	r0, [r7, #116]	@ 0x74
    char* temp_ptr = strstr((char*)data, ";TEMP:");
 80016cc:	4949      	ldr	r1, [pc, #292]	@ (80017f4 <ProcessUARTCommand+0x1e8>)
 80016ce:	6cf8      	ldr	r0, [r7, #76]	@ 0x4c
 80016d0:	f00e fa72 	bl	800fbb8 <strstr>
 80016d4:	6738      	str	r0, [r7, #112]	@ 0x70

    //    
    int year = 0, month = 0, day = 0, hour = 0, min = 0, sec = 0;
 80016d6:	2300      	movs	r3, #0
 80016d8:	66bb      	str	r3, [r7, #104]	@ 0x68
 80016da:	2300      	movs	r3, #0
 80016dc:	667b      	str	r3, [r7, #100]	@ 0x64
 80016de:	2300      	movs	r3, #0
 80016e0:	663b      	str	r3, [r7, #96]	@ 0x60
 80016e2:	2300      	movs	r3, #0
 80016e4:	65fb      	str	r3, [r7, #92]	@ 0x5c
 80016e6:	2300      	movs	r3, #0
 80016e8:	65bb      	str	r3, [r7, #88]	@ 0x58
 80016ea:	2300      	movs	r3, #0
 80016ec:	657b      	str	r3, [r7, #84]	@ 0x54
    uint32_t received_period = 0;
 80016ee:	2300      	movs	r3, #0
 80016f0:	653b      	str	r3, [r7, #80]	@ 0x50
    received_voltage = 0.0f;
 80016f2:	4b41      	ldr	r3, [pc, #260]	@ (80017f8 <ProcessUARTCommand+0x1ec>)
 80016f4:	f04f 0200 	mov.w	r2, #0
 80016f8:	601a      	str	r2, [r3, #0]
    received_temp = 0.0f;
 80016fa:	4b40      	ldr	r3, [pc, #256]	@ (80017fc <ProcessUARTCommand+0x1f0>)
 80016fc:	f04f 0200 	mov.w	r2, #0
 8001700:	601a      	str	r2, [r3, #0]

    //   
    if(date_ptr) sscanf(date_ptr, "DATE:%d-%d-%d", &year, &month, &day);
 8001702:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8001706:	2b00      	cmp	r3, #0
 8001708:	d00c      	beq.n	8001724 <ProcessUARTCommand+0x118>
 800170a:	f107 0164 	add.w	r1, r7, #100	@ 0x64
 800170e:	f107 0268 	add.w	r2, r7, #104	@ 0x68
 8001712:	f107 0360 	add.w	r3, r7, #96	@ 0x60
 8001716:	9300      	str	r3, [sp, #0]
 8001718:	460b      	mov	r3, r1
 800171a:	4939      	ldr	r1, [pc, #228]	@ (8001800 <ProcessUARTCommand+0x1f4>)
 800171c:	f8d7 0080 	ldr.w	r0, [r7, #128]	@ 0x80
 8001720:	f00e f930 	bl	800f984 <siscanf>
    if(time_ptr) sscanf(time_ptr, ";TIME:%d:%d:%d", &hour, &min, &sec);
 8001724:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8001726:	2b00      	cmp	r3, #0
 8001728:	d00b      	beq.n	8001742 <ProcessUARTCommand+0x136>
 800172a:	f107 0158 	add.w	r1, r7, #88	@ 0x58
 800172e:	f107 025c 	add.w	r2, r7, #92	@ 0x5c
 8001732:	f107 0354 	add.w	r3, r7, #84	@ 0x54
 8001736:	9300      	str	r3, [sp, #0]
 8001738:	460b      	mov	r3, r1
 800173a:	4932      	ldr	r1, [pc, #200]	@ (8001804 <ProcessUARTCommand+0x1f8>)
 800173c:	6ff8      	ldr	r0, [r7, #124]	@ 0x7c
 800173e:	f00e f921 	bl	800f984 <siscanf>
    if(period_ptr) sscanf(period_ptr, ";PERIOD:%lu", &received_period);
 8001742:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8001744:	2b00      	cmp	r3, #0
 8001746:	d006      	beq.n	8001756 <ProcessUARTCommand+0x14a>
 8001748:	f107 0350 	add.w	r3, r7, #80	@ 0x50
 800174c:	461a      	mov	r2, r3
 800174e:	492e      	ldr	r1, [pc, #184]	@ (8001808 <ProcessUARTCommand+0x1fc>)
 8001750:	6fb8      	ldr	r0, [r7, #120]	@ 0x78
 8001752:	f00e f917 	bl	800f984 <siscanf>
    if(voltage_ptr) sscanf(voltage_ptr, ";VOLTAGE:%f", &received_voltage);
 8001756:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8001758:	2b00      	cmp	r3, #0
 800175a:	d004      	beq.n	8001766 <ProcessUARTCommand+0x15a>
 800175c:	4a26      	ldr	r2, [pc, #152]	@ (80017f8 <ProcessUARTCommand+0x1ec>)
 800175e:	492b      	ldr	r1, [pc, #172]	@ (800180c <ProcessUARTCommand+0x200>)
 8001760:	6f78      	ldr	r0, [r7, #116]	@ 0x74
 8001762:	f00e f90f 	bl	800f984 <siscanf>
    if(temp_ptr) sscanf(temp_ptr, ";TEMP:%f", &received_temp);
 8001766:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8001768:	2b00      	cmp	r3, #0
 800176a:	d004      	beq.n	8001776 <ProcessUARTCommand+0x16a>
 800176c:	4a23      	ldr	r2, [pc, #140]	@ (80017fc <ProcessUARTCommand+0x1f0>)
 800176e:	4928      	ldr	r1, [pc, #160]	@ (8001810 <ProcessUARTCommand+0x204>)
 8001770:	6f38      	ldr	r0, [r7, #112]	@ 0x70
 8001772:	f00e f907 	bl	800f984 <siscanf>

    //   
    snprintf(start_date, sizeof(start_date), "%04d-%02d-%02d %02d:%02d:%02d",
 8001776:	6ebd      	ldr	r5, [r7, #104]	@ 0x68
 8001778:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800177a:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800177c:	6df9      	ldr	r1, [r7, #92]	@ 0x5c
 800177e:	6db8      	ldr	r0, [r7, #88]	@ 0x58
 8001780:	6d7c      	ldr	r4, [r7, #84]	@ 0x54
 8001782:	9404      	str	r4, [sp, #16]
 8001784:	9003      	str	r0, [sp, #12]
 8001786:	9102      	str	r1, [sp, #8]
 8001788:	9201      	str	r2, [sp, #4]
 800178a:	9300      	str	r3, [sp, #0]
 800178c:	462b      	mov	r3, r5
 800178e:	4a21      	ldr	r2, [pc, #132]	@ (8001814 <ProcessUARTCommand+0x208>)
 8001790:	2114      	movs	r1, #20
 8001792:	4821      	ldr	r0, [pc, #132]	@ (8001818 <ProcessUARTCommand+0x20c>)
 8001794:	f00e f89e 	bl	800f8d4 <sniprintf>
            year, month, day, hour, min, sec);
    period = received_period;
 8001798:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800179a:	4a20      	ldr	r2, [pc, #128]	@ (800181c <ProcessUARTCommand+0x210>)
 800179c:	6013      	str	r3, [r2, #0]

    //   
    thermocouple_temperature = Get_Thermocouple_Temperature();
 800179e:	f001 ff9f 	bl	80036e0 <Get_Thermocouple_Temperature>
 80017a2:	eef0 7a40 	vmov.f32	s15, s0
 80017a6:	4b1e      	ldr	r3, [pc, #120]	@ (8001820 <ProcessUARTCommand+0x214>)
 80017a8:	edc3 7a00 	vstr	s15, [r3]

    //   (   )
    if (thickness_value == 0.0f && parameters_initialized) {
 80017ac:	4b1d      	ldr	r3, [pc, #116]	@ (8001824 <ProcessUARTCommand+0x218>)
 80017ae:	edd3 7a00 	vldr	s15, [r3]
 80017b2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80017b6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80017ba:	d14e      	bne.n	800185a <ProcessUARTCommand+0x24e>
 80017bc:	4b06      	ldr	r3, [pc, #24]	@ (80017d8 <ProcessUARTCommand+0x1cc>)
 80017be:	781b      	ldrb	r3, [r3, #0]
 80017c0:	2b00      	cmp	r3, #0
 80017c2:	d04a      	beq.n	800185a <ProcessUARTCommand+0x24e>
        calculate_thickness_requested = true;
 80017c4:	4b06      	ldr	r3, [pc, #24]	@ (80017e0 <ProcessUARTCommand+0x1d4>)
 80017c6:	2201      	movs	r2, #1
 80017c8:	701a      	strb	r2, [r3, #0]

        uint32_t start_time = HAL_GetTick();
 80017ca:	f002 fc4b 	bl	8004064 <HAL_GetTick>
 80017ce:	66f8      	str	r0, [r7, #108]	@ 0x6c
        while (calculate_thickness_requested && (HAL_GetTick() - start_time) < 5000) {
 80017d0:	e036      	b.n	8001840 <ProcessUARTCommand+0x234>
 80017d2:	bf00      	nop
 80017d4:	20000a1c 	.word	0x20000a1c
 80017d8:	2000a6b8 	.word	0x2000a6b8
 80017dc:	2000a664 	.word	0x2000a664
 80017e0:	2000a6b9 	.word	0x2000a6b9
 80017e4:	080130fc 	.word	0x080130fc
 80017e8:	08013104 	.word	0x08013104
 80017ec:	0801310c 	.word	0x0801310c
 80017f0:	08013118 	.word	0x08013118
 80017f4:	08013124 	.word	0x08013124
 80017f8:	20000a10 	.word	0x20000a10
 80017fc:	20000a14 	.word	0x20000a14
 8001800:	0801312c 	.word	0x0801312c
 8001804:	0801313c 	.word	0x0801313c
 8001808:	0801314c 	.word	0x0801314c
 800180c:	08013158 	.word	0x08013158
 8001810:	08013164 	.word	0x08013164
 8001814:	08013170 	.word	0x08013170
 8001818:	20000838 	.word	0x20000838
 800181c:	2000084c 	.word	0x2000084c
 8001820:	2000a670 	.word	0x2000a670
 8001824:	2000a6bc 	.word	0x2000a6bc
            if (calculate_thickness_requested) {
 8001828:	4b4e      	ldr	r3, [pc, #312]	@ (8001964 <ProcessUARTCommand+0x358>)
 800182a:	781b      	ldrb	r3, [r3, #0]
 800182c:	2b00      	cmp	r3, #0
 800182e:	d004      	beq.n	800183a <ProcessUARTCommand+0x22e>
                calculate_thickness_requested = false;
 8001830:	4b4c      	ldr	r3, [pc, #304]	@ (8001964 <ProcessUARTCommand+0x358>)
 8001832:	2200      	movs	r2, #0
 8001834:	701a      	strb	r2, [r3, #0]
                ProcessDataByMethod();
 8001836:	f002 fb11 	bl	8003e5c <ProcessDataByMethod>
            }
            HAL_Delay(10);
 800183a:	200a      	movs	r0, #10
 800183c:	f002 fc1e 	bl	800407c <HAL_Delay>
        while (calculate_thickness_requested && (HAL_GetTick() - start_time) < 5000) {
 8001840:	4b48      	ldr	r3, [pc, #288]	@ (8001964 <ProcessUARTCommand+0x358>)
 8001842:	781b      	ldrb	r3, [r3, #0]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d008      	beq.n	800185a <ProcessUARTCommand+0x24e>
 8001848:	f002 fc0c 	bl	8004064 <HAL_GetTick>
 800184c:	4602      	mov	r2, r0
 800184e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8001850:	1ad3      	subs	r3, r2, r3
 8001852:	f241 3287 	movw	r2, #4999	@ 0x1387
 8001856:	4293      	cmp	r3, r2
 8001858:	d9e6      	bls.n	8001828 <ProcessUARTCommand+0x21c>
        }
    }

    //     USB
    if(thermocouple_error) {
 800185a:	4b43      	ldr	r3, [pc, #268]	@ (8001968 <ProcessUARTCommand+0x35c>)
 800185c:	781b      	ldrb	r3, [r3, #0]
 800185e:	2b00      	cmp	r3, #0
 8001860:	f000 8096 	beq.w	8001990 <ProcessUARTCommand+0x384>
        snprintf(usb_msg, sizeof(usb_msg),
 8001864:	4b41      	ldr	r3, [pc, #260]	@ (800196c <ProcessUARTCommand+0x360>)
 8001866:	681b      	ldr	r3, [r3, #0]
 8001868:	647b      	str	r3, [r7, #68]	@ 0x44
 800186a:	4b41      	ldr	r3, [pc, #260]	@ (8001970 <ProcessUARTCommand+0x364>)
 800186c:	681b      	ldr	r3, [r3, #0]
 800186e:	4618      	mov	r0, r3
 8001870:	f7fe fe7a 	bl	8000568 <__aeabi_f2d>
 8001874:	4682      	mov	sl, r0
 8001876:	468b      	mov	fp, r1
 8001878:	4b3e      	ldr	r3, [pc, #248]	@ (8001974 <ProcessUARTCommand+0x368>)
 800187a:	681b      	ldr	r3, [r3, #0]
 800187c:	4618      	mov	r0, r3
 800187e:	f7fe fe73 	bl	8000568 <__aeabi_f2d>
 8001882:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
 8001886:	4b3c      	ldr	r3, [pc, #240]	@ (8001978 <ProcessUARTCommand+0x36c>)
 8001888:	681b      	ldr	r3, [r3, #0]
 800188a:	4618      	mov	r0, r3
 800188c:	f7fe fe6c 	bl	8000568 <__aeabi_f2d>
 8001890:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
                "%s|%lu|%.4f|%.2f|ERROR|%.3f|%.1f|%.1f|%.1f|%lu|%lu|%lu|%lu|%lu|%lu|%lu|%lu|%s|%.1f|%s|%lu\r\n",
                start_date, period, received_voltage, received_temp, thickness_value,
                params.wave_speed, params.threshold, params.threshold_zero_crossing,
 8001894:	4b39      	ldr	r3, [pc, #228]	@ (800197c <ProcessUARTCommand+0x370>)
 8001896:	685b      	ldr	r3, [r3, #4]
        snprintf(usb_msg, sizeof(usb_msg),
 8001898:	4618      	mov	r0, r3
 800189a:	f7fe fe65 	bl	8000568 <__aeabi_f2d>
 800189e:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
                params.wave_speed, params.threshold, params.threshold_zero_crossing,
 80018a2:	4b36      	ldr	r3, [pc, #216]	@ (800197c <ProcessUARTCommand+0x370>)
 80018a4:	699b      	ldr	r3, [r3, #24]
        snprintf(usb_msg, sizeof(usb_msg),
 80018a6:	4618      	mov	r0, r3
 80018a8:	f7fe fe5e 	bl	8000568 <__aeabi_f2d>
 80018ac:	e9c7 0108 	strd	r0, r1, [r7, #32]
                params.wave_speed, params.threshold, params.threshold_zero_crossing,
 80018b0:	4b32      	ldr	r3, [pc, #200]	@ (800197c <ProcessUARTCommand+0x370>)
 80018b2:	69db      	ldr	r3, [r3, #28]
        snprintf(usb_msg, sizeof(usb_msg),
 80018b4:	4618      	mov	r0, r3
 80018b6:	f7fe fe57 	bl	8000568 <__aeabi_f2d>
 80018ba:	4680      	mov	r8, r0
 80018bc:	4689      	mov	r9, r1
 80018be:	4b2f      	ldr	r3, [pc, #188]	@ (800197c <ProcessUARTCommand+0x370>)
 80018c0:	681a      	ldr	r2, [r3, #0]
 80018c2:	61ba      	str	r2, [r7, #24]
 80018c4:	4b2d      	ldr	r3, [pc, #180]	@ (800197c <ProcessUARTCommand+0x370>)
 80018c6:	6a19      	ldr	r1, [r3, #32]
 80018c8:	6439      	str	r1, [r7, #64]	@ 0x40
 80018ca:	4b2c      	ldr	r3, [pc, #176]	@ (800197c <ProcessUARTCommand+0x370>)
 80018cc:	689c      	ldr	r4, [r3, #8]
 80018ce:	617c      	str	r4, [r7, #20]
 80018d0:	4b2a      	ldr	r3, [pc, #168]	@ (800197c <ProcessUARTCommand+0x370>)
 80018d2:	68dd      	ldr	r5, [r3, #12]
 80018d4:	613d      	str	r5, [r7, #16]
 80018d6:	4b29      	ldr	r3, [pc, #164]	@ (800197c <ProcessUARTCommand+0x370>)
 80018d8:	691e      	ldr	r6, [r3, #16]
 80018da:	60fe      	str	r6, [r7, #12]
 80018dc:	4b27      	ldr	r3, [pc, #156]	@ (800197c <ProcessUARTCommand+0x370>)
 80018de:	695b      	ldr	r3, [r3, #20]
 80018e0:	60bb      	str	r3, [r7, #8]
 80018e2:	4b26      	ldr	r3, [pc, #152]	@ (800197c <ProcessUARTCommand+0x370>)
 80018e4:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 80018e6:	4b25      	ldr	r3, [pc, #148]	@ (800197c <ProcessUARTCommand+0x370>)
 80018e8:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
 80018ea:	4b24      	ldr	r3, [pc, #144]	@ (800197c <ProcessUARTCommand+0x370>)
 80018ec:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
                params.start_index, params.probe_length, params.first_left_strobe,
                params.first_right_strobe, params.second_left_strobe, params.second_right_strobe,
                params.method, params.end_index, params.cycle_number, params.sensor_number,
                params.gain, start_date, period);
 80018ee:	4b23      	ldr	r3, [pc, #140]	@ (800197c <ProcessUARTCommand+0x370>)
 80018f0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
        snprintf(usb_msg, sizeof(usb_msg),
 80018f2:	4618      	mov	r0, r3
 80018f4:	f7fe fe38 	bl	8000568 <__aeabi_f2d>
 80018f8:	4b1c      	ldr	r3, [pc, #112]	@ (800196c <ProcessUARTCommand+0x360>)
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	931b      	str	r3, [sp, #108]	@ 0x6c
 80018fe:	4b20      	ldr	r3, [pc, #128]	@ (8001980 <ProcessUARTCommand+0x374>)
 8001900:	931a      	str	r3, [sp, #104]	@ 0x68
 8001902:	e9cd 0118 	strd	r0, r1, [sp, #96]	@ 0x60
 8001906:	4b1f      	ldr	r3, [pc, #124]	@ (8001984 <ProcessUARTCommand+0x378>)
 8001908:	9317      	str	r3, [sp, #92]	@ 0x5c
 800190a:	9416      	str	r4, [sp, #88]	@ 0x58
 800190c:	9515      	str	r5, [sp, #84]	@ 0x54
 800190e:	9614      	str	r6, [sp, #80]	@ 0x50
 8001910:	68bb      	ldr	r3, [r7, #8]
 8001912:	9313      	str	r3, [sp, #76]	@ 0x4c
 8001914:	68fe      	ldr	r6, [r7, #12]
 8001916:	9612      	str	r6, [sp, #72]	@ 0x48
 8001918:	693d      	ldr	r5, [r7, #16]
 800191a:	9511      	str	r5, [sp, #68]	@ 0x44
 800191c:	697c      	ldr	r4, [r7, #20]
 800191e:	9410      	str	r4, [sp, #64]	@ 0x40
 8001920:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8001922:	910f      	str	r1, [sp, #60]	@ 0x3c
 8001924:	69ba      	ldr	r2, [r7, #24]
 8001926:	920e      	str	r2, [sp, #56]	@ 0x38
 8001928:	e9cd 890c 	strd	r8, r9, [sp, #48]	@ 0x30
 800192c:	ed97 7b08 	vldr	d7, [r7, #32]
 8001930:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8001934:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8001938:	ed8d 7b08 	vstr	d7, [sp, #32]
 800193c:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8001940:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001944:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8001948:	ed8d 7b04 	vstr	d7, [sp, #16]
 800194c:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8001950:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001952:	9300      	str	r3, [sp, #0]
 8001954:	4b0a      	ldr	r3, [pc, #40]	@ (8001980 <ProcessUARTCommand+0x374>)
 8001956:	4a0c      	ldr	r2, [pc, #48]	@ (8001988 <ProcessUARTCommand+0x37c>)
 8001958:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800195c:	480b      	ldr	r0, [pc, #44]	@ (800198c <ProcessUARTCommand+0x380>)
 800195e:	f00d ffb9 	bl	800f8d4 <sniprintf>
 8001962:	e09f      	b.n	8001aa4 <ProcessUARTCommand+0x498>
 8001964:	2000a6b9 	.word	0x2000a6b9
 8001968:	2000a674 	.word	0x2000a674
 800196c:	2000084c 	.word	0x2000084c
 8001970:	20000a10 	.word	0x20000a10
 8001974:	20000a14 	.word	0x20000a14
 8001978:	2000a6bc 	.word	0x2000a6bc
 800197c:	2000a678 	.word	0x2000a678
 8001980:	20000838 	.word	0x20000838
 8001984:	2000a6a8 	.word	0x2000a6a8
 8001988:	08013190 	.word	0x08013190
 800198c:	20000438 	.word	0x20000438
    } else {
        snprintf(usb_msg, sizeof(usb_msg),
 8001990:	4b56      	ldr	r3, [pc, #344]	@ (8001aec <ProcessUARTCommand+0x4e0>)
 8001992:	681b      	ldr	r3, [r3, #0]
 8001994:	647b      	str	r3, [r7, #68]	@ 0x44
 8001996:	4b56      	ldr	r3, [pc, #344]	@ (8001af0 <ProcessUARTCommand+0x4e4>)
 8001998:	681b      	ldr	r3, [r3, #0]
 800199a:	4618      	mov	r0, r3
 800199c:	f7fe fde4 	bl	8000568 <__aeabi_f2d>
 80019a0:	e9c7 010e 	strd	r0, r1, [r7, #56]	@ 0x38
 80019a4:	4b53      	ldr	r3, [pc, #332]	@ (8001af4 <ProcessUARTCommand+0x4e8>)
 80019a6:	681b      	ldr	r3, [r3, #0]
 80019a8:	4618      	mov	r0, r3
 80019aa:	f7fe fddd 	bl	8000568 <__aeabi_f2d>
 80019ae:	e9c7 010c 	strd	r0, r1, [r7, #48]	@ 0x30
 80019b2:	4b51      	ldr	r3, [pc, #324]	@ (8001af8 <ProcessUARTCommand+0x4ec>)
 80019b4:	681b      	ldr	r3, [r3, #0]
 80019b6:	4618      	mov	r0, r3
 80019b8:	f7fe fdd6 	bl	8000568 <__aeabi_f2d>
 80019bc:	e9c7 010a 	strd	r0, r1, [r7, #40]	@ 0x28
 80019c0:	4b4e      	ldr	r3, [pc, #312]	@ (8001afc <ProcessUARTCommand+0x4f0>)
 80019c2:	681b      	ldr	r3, [r3, #0]
 80019c4:	4618      	mov	r0, r3
 80019c6:	f7fe fdcf 	bl	8000568 <__aeabi_f2d>
 80019ca:	e9c7 0108 	strd	r0, r1, [r7, #32]
                "%s|%lu|%.4f|%.2f|%.2f|%.3f|%.1f|%.1f|%.1f|%lu|%lu|%lu|%lu|%lu|%lu|%lu|%lu|%s|%.1f|%s|%lu\r\n",
                start_date, period, received_voltage, received_temp, thermocouple_temperature,
                thickness_value, params.wave_speed, params.threshold, params.threshold_zero_crossing,
 80019ce:	4b4c      	ldr	r3, [pc, #304]	@ (8001b00 <ProcessUARTCommand+0x4f4>)
 80019d0:	685b      	ldr	r3, [r3, #4]
        snprintf(usb_msg, sizeof(usb_msg),
 80019d2:	4618      	mov	r0, r3
 80019d4:	f7fe fdc8 	bl	8000568 <__aeabi_f2d>
 80019d8:	e9c7 0106 	strd	r0, r1, [r7, #24]
                thickness_value, params.wave_speed, params.threshold, params.threshold_zero_crossing,
 80019dc:	4b48      	ldr	r3, [pc, #288]	@ (8001b00 <ProcessUARTCommand+0x4f4>)
 80019de:	699b      	ldr	r3, [r3, #24]
        snprintf(usb_msg, sizeof(usb_msg),
 80019e0:	4618      	mov	r0, r3
 80019e2:	f7fe fdc1 	bl	8000568 <__aeabi_f2d>
 80019e6:	4682      	mov	sl, r0
 80019e8:	468b      	mov	fp, r1
                thickness_value, params.wave_speed, params.threshold, params.threshold_zero_crossing,
 80019ea:	4b45      	ldr	r3, [pc, #276]	@ (8001b00 <ProcessUARTCommand+0x4f4>)
 80019ec:	69db      	ldr	r3, [r3, #28]
        snprintf(usb_msg, sizeof(usb_msg),
 80019ee:	4618      	mov	r0, r3
 80019f0:	f7fe fdba 	bl	8000568 <__aeabi_f2d>
 80019f4:	4680      	mov	r8, r0
 80019f6:	4689      	mov	r9, r1
 80019f8:	4b41      	ldr	r3, [pc, #260]	@ (8001b00 <ProcessUARTCommand+0x4f4>)
 80019fa:	681a      	ldr	r2, [r3, #0]
 80019fc:	643a      	str	r2, [r7, #64]	@ 0x40
 80019fe:	4b40      	ldr	r3, [pc, #256]	@ (8001b00 <ProcessUARTCommand+0x4f4>)
 8001a00:	6a19      	ldr	r1, [r3, #32]
 8001a02:	6179      	str	r1, [r7, #20]
 8001a04:	4b3e      	ldr	r3, [pc, #248]	@ (8001b00 <ProcessUARTCommand+0x4f4>)
 8001a06:	689c      	ldr	r4, [r3, #8]
 8001a08:	613c      	str	r4, [r7, #16]
 8001a0a:	4b3d      	ldr	r3, [pc, #244]	@ (8001b00 <ProcessUARTCommand+0x4f4>)
 8001a0c:	68dd      	ldr	r5, [r3, #12]
 8001a0e:	60fd      	str	r5, [r7, #12]
 8001a10:	4b3b      	ldr	r3, [pc, #236]	@ (8001b00 <ProcessUARTCommand+0x4f4>)
 8001a12:	691e      	ldr	r6, [r3, #16]
 8001a14:	60be      	str	r6, [r7, #8]
 8001a16:	4b3a      	ldr	r3, [pc, #232]	@ (8001b00 <ProcessUARTCommand+0x4f4>)
 8001a18:	695b      	ldr	r3, [r3, #20]
 8001a1a:	607b      	str	r3, [r7, #4]
 8001a1c:	4b38      	ldr	r3, [pc, #224]	@ (8001b00 <ProcessUARTCommand+0x4f4>)
 8001a1e:	6a5e      	ldr	r6, [r3, #36]	@ 0x24
 8001a20:	4b37      	ldr	r3, [pc, #220]	@ (8001b00 <ProcessUARTCommand+0x4f4>)
 8001a22:	6a9d      	ldr	r5, [r3, #40]	@ 0x28
 8001a24:	4b36      	ldr	r3, [pc, #216]	@ (8001b00 <ProcessUARTCommand+0x4f4>)
 8001a26:	6adc      	ldr	r4, [r3, #44]	@ 0x2c
                params.start_index, params.probe_length, params.first_left_strobe,
                params.first_right_strobe, params.second_left_strobe, params.second_right_strobe,
                params.method, params.end_index, params.cycle_number, params.sensor_number,
                params.gain, start_date, period);
 8001a28:	4b35      	ldr	r3, [pc, #212]	@ (8001b00 <ProcessUARTCommand+0x4f4>)
 8001a2a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
        snprintf(usb_msg, sizeof(usb_msg),
 8001a2c:	4618      	mov	r0, r3
 8001a2e:	f7fe fd9b 	bl	8000568 <__aeabi_f2d>
 8001a32:	4b2e      	ldr	r3, [pc, #184]	@ (8001aec <ProcessUARTCommand+0x4e0>)
 8001a34:	681b      	ldr	r3, [r3, #0]
 8001a36:	931d      	str	r3, [sp, #116]	@ 0x74
 8001a38:	4b32      	ldr	r3, [pc, #200]	@ (8001b04 <ProcessUARTCommand+0x4f8>)
 8001a3a:	931c      	str	r3, [sp, #112]	@ 0x70
 8001a3c:	e9cd 011a 	strd	r0, r1, [sp, #104]	@ 0x68
 8001a40:	4b31      	ldr	r3, [pc, #196]	@ (8001b08 <ProcessUARTCommand+0x4fc>)
 8001a42:	9319      	str	r3, [sp, #100]	@ 0x64
 8001a44:	9418      	str	r4, [sp, #96]	@ 0x60
 8001a46:	9517      	str	r5, [sp, #92]	@ 0x5c
 8001a48:	9616      	str	r6, [sp, #88]	@ 0x58
 8001a4a:	687b      	ldr	r3, [r7, #4]
 8001a4c:	9315      	str	r3, [sp, #84]	@ 0x54
 8001a4e:	68be      	ldr	r6, [r7, #8]
 8001a50:	9614      	str	r6, [sp, #80]	@ 0x50
 8001a52:	68fd      	ldr	r5, [r7, #12]
 8001a54:	9513      	str	r5, [sp, #76]	@ 0x4c
 8001a56:	693c      	ldr	r4, [r7, #16]
 8001a58:	9412      	str	r4, [sp, #72]	@ 0x48
 8001a5a:	6979      	ldr	r1, [r7, #20]
 8001a5c:	9111      	str	r1, [sp, #68]	@ 0x44
 8001a5e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8001a60:	9210      	str	r2, [sp, #64]	@ 0x40
 8001a62:	e9cd 890e 	strd	r8, r9, [sp, #56]	@ 0x38
 8001a66:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8001a6a:	ed97 7b06 	vldr	d7, [r7, #24]
 8001a6e:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 8001a72:	ed97 7b08 	vldr	d7, [r7, #32]
 8001a76:	ed8d 7b08 	vstr	d7, [sp, #32]
 8001a7a:	ed97 7b0a 	vldr	d7, [r7, #40]	@ 0x28
 8001a7e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8001a82:	ed97 7b0c 	vldr	d7, [r7, #48]	@ 0x30
 8001a86:	ed8d 7b04 	vstr	d7, [sp, #16]
 8001a8a:	ed97 7b0e 	vldr	d7, [r7, #56]	@ 0x38
 8001a8e:	ed8d 7b02 	vstr	d7, [sp, #8]
 8001a92:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8001a94:	9300      	str	r3, [sp, #0]
 8001a96:	4b1b      	ldr	r3, [pc, #108]	@ (8001b04 <ProcessUARTCommand+0x4f8>)
 8001a98:	4a1c      	ldr	r2, [pc, #112]	@ (8001b0c <ProcessUARTCommand+0x500>)
 8001a9a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001a9e:	481c      	ldr	r0, [pc, #112]	@ (8001b10 <ProcessUARTCommand+0x504>)
 8001aa0:	f00d ff18 	bl	800f8d4 <sniprintf>
    }

    CDC_Transmit_FS((uint8_t*)usb_msg, strlen(usb_msg));
 8001aa4:	481a      	ldr	r0, [pc, #104]	@ (8001b10 <ProcessUARTCommand+0x504>)
 8001aa6:	f7fe fbf3 	bl	8000290 <strlen>
 8001aaa:	4603      	mov	r3, r0
 8001aac:	b29b      	uxth	r3, r3
 8001aae:	4619      	mov	r1, r3
 8001ab0:	4817      	ldr	r0, [pc, #92]	@ (8001b10 <ProcessUARTCommand+0x504>)
 8001ab2:	f00b faef 	bl	800d094 <CDC_Transmit_FS>
    HAL_Delay(10);
 8001ab6:	200a      	movs	r0, #10
 8001ab8:	f002 fae0 	bl	800407c <HAL_Delay>
    HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 8001abc:	2200      	movs	r2, #0
 8001abe:	2120      	movs	r1, #32
 8001ac0:	4814      	ldr	r0, [pc, #80]	@ (8001b14 <ProcessUARTCommand+0x508>)
 8001ac2:	f003 f94f 	bl	8004d64 <HAL_GPIO_WritePin>
    HAL_Delay(100);
 8001ac6:	2064      	movs	r0, #100	@ 0x64
 8001ac8:	f002 fad8 	bl	800407c <HAL_Delay>
    SendMeasurementDataViaLoRa();
 8001acc:	f000 f826 	bl	8001b1c <SendMeasurementDataViaLoRa>
    HAL_Delay(2000);
 8001ad0:	f44f 60fa 	mov.w	r0, #2000	@ 0x7d0
 8001ad4:	f002 fad2 	bl	800407c <HAL_Delay>
    SendTestDataViaLoRa();
 8001ad8:	f000 fb10 	bl	80020fc <SendTestDataViaLoRa>

    //      COMPLETE
    SendUARTResponse(COMPLETE_STRING);
 8001adc:	480e      	ldr	r0, [pc, #56]	@ (8001b18 <ProcessUARTCommand+0x50c>)
 8001ade:	f000 fb53 	bl	8002188 <SendUARTResponse>

}
 8001ae2:	bf00      	nop
 8001ae4:	378c      	adds	r7, #140	@ 0x8c
 8001ae6:	46bd      	mov	sp, r7
 8001ae8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8001aec:	2000084c 	.word	0x2000084c
 8001af0:	20000a10 	.word	0x20000a10
 8001af4:	20000a14 	.word	0x20000a14
 8001af8:	2000a670 	.word	0x2000a670
 8001afc:	2000a6bc 	.word	0x2000a6bc
 8001b00:	2000a678 	.word	0x2000a678
 8001b04:	20000838 	.word	0x20000838
 8001b08:	2000a6a8 	.word	0x2000a6a8
 8001b0c:	080131ec 	.word	0x080131ec
 8001b10:	20000438 	.word	0x20000438
 8001b14:	40021000 	.word	0x40021000
 8001b18:	08013248 	.word	0x08013248

08001b1c <SendMeasurementDataViaLoRa>:


/**
  * @brief     LoRa
  */
void SendMeasurementDataViaLoRa(void) {
 8001b1c:	b580      	push	{r7, lr}
 8001b1e:	b0b0      	sub	sp, #192	@ 0xc0
 8001b20:	af00      	add	r7, sp, #0


    //    
    uint8_t lora_data[128] = {0};
 8001b22:	f107 033c 	add.w	r3, r7, #60	@ 0x3c
 8001b26:	2280      	movs	r2, #128	@ 0x80
 8001b28:	2100      	movs	r1, #0
 8001b2a:	4618      	mov	r0, r3
 8001b2c:	f00d ff9b 	bl	800fa66 <memset>
    uint8_t data_index = 0;
 8001b30:	2300      	movs	r3, #0
 8001b32:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  period (4 ) -  
    memcpy(&lora_data[data_index], &period, sizeof(uint32_t));
 8001b36:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001b3a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001b3e:	4413      	add	r3, r2
 8001b40:	4ac1      	ldr	r2, [pc, #772]	@ (8001e48 <SendMeasurementDataViaLoRa+0x32c>)
 8001b42:	6812      	ldr	r2, [r2, #0]
 8001b44:	601a      	str	r2, [r3, #0]
    data_index += sizeof(uint32_t);
 8001b46:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001b4a:	3304      	adds	r3, #4
 8001b4c:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  received_voltage (4 ) -  ProcessUARTCommand
    float voltage = received_voltage;
 8001b50:	4bbe      	ldr	r3, [pc, #760]	@ (8001e4c <SendMeasurementDataViaLoRa+0x330>)
 8001b52:	681b      	ldr	r3, [r3, #0]
 8001b54:	63bb      	str	r3, [r7, #56]	@ 0x38
    memcpy(&lora_data[data_index], &voltage, sizeof(float));
 8001b56:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001b5a:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001b5e:	4413      	add	r3, r2
 8001b60:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 8001b62:	601a      	str	r2, [r3, #0]
    data_index += sizeof(float);
 8001b64:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001b68:	3304      	adds	r3, #4
 8001b6a:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  received_temp (4 ) -  ProcessUARTCommand
    float temp = received_temp;
 8001b6e:	4bb8      	ldr	r3, [pc, #736]	@ (8001e50 <SendMeasurementDataViaLoRa+0x334>)
 8001b70:	681b      	ldr	r3, [r3, #0]
 8001b72:	637b      	str	r3, [r7, #52]	@ 0x34
    memcpy(&lora_data[data_index], &temp, sizeof(float));
 8001b74:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001b78:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001b7c:	4413      	add	r3, r2
 8001b7e:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8001b80:	601a      	str	r2, [r3, #0]
    data_index += sizeof(float);
 8001b82:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001b86:	3304      	adds	r3, #4
 8001b88:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  thermocouple_temperature (4 ) -  
    memcpy(&lora_data[data_index], &thermocouple_temperature, sizeof(float));
 8001b8c:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001b90:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001b94:	4413      	add	r3, r2
 8001b96:	4aaf      	ldr	r2, [pc, #700]	@ (8001e54 <SendMeasurementDataViaLoRa+0x338>)
 8001b98:	6812      	ldr	r2, [r2, #0]
 8001b9a:	601a      	str	r2, [r3, #0]
    data_index += sizeof(float);
 8001b9c:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001ba0:	3304      	adds	r3, #4
 8001ba2:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  thickness_value (4 ) -  
    memcpy(&lora_data[data_index], &thickness_value, sizeof(float));
 8001ba6:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001baa:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001bae:	4413      	add	r3, r2
 8001bb0:	4aa9      	ldr	r2, [pc, #676]	@ (8001e58 <SendMeasurementDataViaLoRa+0x33c>)
 8001bb2:	6812      	ldr	r2, [r2, #0]
 8001bb4:	601a      	str	r2, [r3, #0]
    data_index += sizeof(float);
 8001bb6:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001bba:	3304      	adds	r3, #4
 8001bbc:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  wave_speed (4 ) -  
    float wave_speed = params.wave_speed;
 8001bc0:	4ba6      	ldr	r3, [pc, #664]	@ (8001e5c <SendMeasurementDataViaLoRa+0x340>)
 8001bc2:	685b      	ldr	r3, [r3, #4]
 8001bc4:	633b      	str	r3, [r7, #48]	@ 0x30
    memcpy(&lora_data[data_index], &wave_speed, sizeof(float));
 8001bc6:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001bca:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001bce:	4413      	add	r3, r2
 8001bd0:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8001bd2:	601a      	str	r2, [r3, #0]
    data_index += sizeof(float);
 8001bd4:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001bd8:	3304      	adds	r3, #4
 8001bda:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  threshold (4 ) -  
    float threshold = params.threshold;
 8001bde:	4b9f      	ldr	r3, [pc, #636]	@ (8001e5c <SendMeasurementDataViaLoRa+0x340>)
 8001be0:	699b      	ldr	r3, [r3, #24]
 8001be2:	62fb      	str	r3, [r7, #44]	@ 0x2c
    memcpy(&lora_data[data_index], &threshold, sizeof(float));
 8001be4:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001be8:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001bec:	4413      	add	r3, r2
 8001bee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8001bf0:	601a      	str	r2, [r3, #0]
    data_index += sizeof(float);
 8001bf2:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001bf6:	3304      	adds	r3, #4
 8001bf8:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  threshold_zero_crossing (4 ) -  
    float threshold_zero = params.threshold_zero_crossing;
 8001bfc:	4b97      	ldr	r3, [pc, #604]	@ (8001e5c <SendMeasurementDataViaLoRa+0x340>)
 8001bfe:	69db      	ldr	r3, [r3, #28]
 8001c00:	62bb      	str	r3, [r7, #40]	@ 0x28
    memcpy(&lora_data[data_index], &threshold_zero, sizeof(float));
 8001c02:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001c06:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001c0a:	4413      	add	r3, r2
 8001c0c:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8001c0e:	601a      	str	r2, [r3, #0]
    data_index += sizeof(float);
 8001c10:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001c14:	3304      	adds	r3, #4
 8001c16:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  start_index (4 ) -  
    uint32_t start_idx = params.start_index;
 8001c1a:	4b90      	ldr	r3, [pc, #576]	@ (8001e5c <SendMeasurementDataViaLoRa+0x340>)
 8001c1c:	681b      	ldr	r3, [r3, #0]
 8001c1e:	627b      	str	r3, [r7, #36]	@ 0x24
    memcpy(&lora_data[data_index], &start_idx, sizeof(uint32_t));
 8001c20:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001c24:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001c28:	4413      	add	r3, r2
 8001c2a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8001c2c:	601a      	str	r2, [r3, #0]
    data_index += sizeof(uint32_t);
 8001c2e:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001c32:	3304      	adds	r3, #4
 8001c34:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  probe_length (4 ) -  
    uint32_t probe_len = params.probe_length;
 8001c38:	4b88      	ldr	r3, [pc, #544]	@ (8001e5c <SendMeasurementDataViaLoRa+0x340>)
 8001c3a:	6a1b      	ldr	r3, [r3, #32]
 8001c3c:	623b      	str	r3, [r7, #32]
    memcpy(&lora_data[data_index], &probe_len, sizeof(uint32_t));
 8001c3e:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001c42:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001c46:	4413      	add	r3, r2
 8001c48:	6a3a      	ldr	r2, [r7, #32]
 8001c4a:	601a      	str	r2, [r3, #0]
    data_index += sizeof(uint32_t);
 8001c4c:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001c50:	3304      	adds	r3, #4
 8001c52:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  first_left_strobe (4 ) -  
    uint32_t strobe_l1 = params.first_left_strobe;
 8001c56:	4b81      	ldr	r3, [pc, #516]	@ (8001e5c <SendMeasurementDataViaLoRa+0x340>)
 8001c58:	689b      	ldr	r3, [r3, #8]
 8001c5a:	61fb      	str	r3, [r7, #28]
    memcpy(&lora_data[data_index], &strobe_l1, sizeof(uint32_t));
 8001c5c:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001c60:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001c64:	4413      	add	r3, r2
 8001c66:	69fa      	ldr	r2, [r7, #28]
 8001c68:	601a      	str	r2, [r3, #0]
    data_index += sizeof(uint32_t);
 8001c6a:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001c6e:	3304      	adds	r3, #4
 8001c70:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  first_right_strobe (4 ) -  
    uint32_t strobe_r1 = params.first_right_strobe;
 8001c74:	4b79      	ldr	r3, [pc, #484]	@ (8001e5c <SendMeasurementDataViaLoRa+0x340>)
 8001c76:	68db      	ldr	r3, [r3, #12]
 8001c78:	61bb      	str	r3, [r7, #24]
    memcpy(&lora_data[data_index], &strobe_r1, sizeof(uint32_t));
 8001c7a:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001c7e:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001c82:	4413      	add	r3, r2
 8001c84:	69ba      	ldr	r2, [r7, #24]
 8001c86:	601a      	str	r2, [r3, #0]
    data_index += sizeof(uint32_t);
 8001c88:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001c8c:	3304      	adds	r3, #4
 8001c8e:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  second_left_strobe (4 ) -  
    uint32_t strobe_l2 = params.second_left_strobe;
 8001c92:	4b72      	ldr	r3, [pc, #456]	@ (8001e5c <SendMeasurementDataViaLoRa+0x340>)
 8001c94:	691b      	ldr	r3, [r3, #16]
 8001c96:	617b      	str	r3, [r7, #20]
    memcpy(&lora_data[data_index], &strobe_l2, sizeof(uint32_t));
 8001c98:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001c9c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001ca0:	4413      	add	r3, r2
 8001ca2:	697a      	ldr	r2, [r7, #20]
 8001ca4:	601a      	str	r2, [r3, #0]
    data_index += sizeof(uint32_t);
 8001ca6:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001caa:	3304      	adds	r3, #4
 8001cac:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  second_right_strobe (4 ) -  
    uint32_t strobe_r2 = params.second_right_strobe;
 8001cb0:	4b6a      	ldr	r3, [pc, #424]	@ (8001e5c <SendMeasurementDataViaLoRa+0x340>)
 8001cb2:	695b      	ldr	r3, [r3, #20]
 8001cb4:	613b      	str	r3, [r7, #16]
    memcpy(&lora_data[data_index], &strobe_r2, sizeof(uint32_t));
 8001cb6:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001cba:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001cbe:	4413      	add	r3, r2
 8001cc0:	693a      	ldr	r2, [r7, #16]
 8001cc2:	601a      	str	r2, [r3, #0]
    data_index += sizeof(uint32_t);
 8001cc4:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001cc8:	3304      	adds	r3, #4
 8001cca:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  method (4 ) -  
    uint32_t method = params.method;
 8001cce:	4b63      	ldr	r3, [pc, #396]	@ (8001e5c <SendMeasurementDataViaLoRa+0x340>)
 8001cd0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8001cd2:	60fb      	str	r3, [r7, #12]
    memcpy(&lora_data[data_index], &method, sizeof(uint32_t));
 8001cd4:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001cd8:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001cdc:	4413      	add	r3, r2
 8001cde:	68fa      	ldr	r2, [r7, #12]
 8001ce0:	601a      	str	r2, [r3, #0]
    data_index += sizeof(uint32_t);
 8001ce2:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001ce6:	3304      	adds	r3, #4
 8001ce8:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  end_index (4 ) -  
    uint32_t end_idx = params.end_index;
 8001cec:	4b5b      	ldr	r3, [pc, #364]	@ (8001e5c <SendMeasurementDataViaLoRa+0x340>)
 8001cee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8001cf0:	60bb      	str	r3, [r7, #8]
    memcpy(&lora_data[data_index], &end_idx, sizeof(uint32_t));
 8001cf2:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001cf6:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001cfa:	4413      	add	r3, r2
 8001cfc:	68ba      	ldr	r2, [r7, #8]
 8001cfe:	601a      	str	r2, [r3, #0]
    data_index += sizeof(uint32_t);
 8001d00:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001d04:	3304      	adds	r3, #4
 8001d06:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  cycle_number (4 ) -  
    uint32_t cycle_num = params.cycle_number;
 8001d0a:	4b54      	ldr	r3, [pc, #336]	@ (8001e5c <SendMeasurementDataViaLoRa+0x340>)
 8001d0c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8001d0e:	607b      	str	r3, [r7, #4]
    memcpy(&lora_data[data_index], &cycle_num, sizeof(uint32_t));
 8001d10:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001d14:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001d18:	4413      	add	r3, r2
 8001d1a:	687a      	ldr	r2, [r7, #4]
 8001d1c:	601a      	str	r2, [r3, #0]
    data_index += sizeof(uint32_t);
 8001d1e:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001d22:	3304      	adds	r3, #4
 8001d24:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  sensor_number ( 16 ) -  
    uint8_t sensor_len = strlen(params.sensor_number);
 8001d28:	484d      	ldr	r0, [pc, #308]	@ (8001e60 <SendMeasurementDataViaLoRa+0x344>)
 8001d2a:	f7fe fab1 	bl	8000290 <strlen>
 8001d2e:	4603      	mov	r3, r0
 8001d30:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
    if (sensor_len > 15) sensor_len = 15;
 8001d34:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8001d38:	2b0f      	cmp	r3, #15
 8001d3a:	d902      	bls.n	8001d42 <SendMeasurementDataViaLoRa+0x226>
 8001d3c:	230f      	movs	r3, #15
 8001d3e:	f887 30bf 	strb.w	r3, [r7, #191]	@ 0xbf
    lora_data[data_index++] = sensor_len;
 8001d42:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001d46:	1c5a      	adds	r2, r3, #1
 8001d48:	f887 20be 	strb.w	r2, [r7, #190]	@ 0xbe
 8001d4c:	33c0      	adds	r3, #192	@ 0xc0
 8001d4e:	443b      	add	r3, r7
 8001d50:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8001d54:	f803 2c84 	strb.w	r2, [r3, #-132]
    memcpy(&lora_data[data_index], params.sensor_number, sensor_len);
 8001d58:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001d5c:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001d60:	4413      	add	r3, r2
 8001d62:	f897 20bf 	ldrb.w	r2, [r7, #191]	@ 0xbf
 8001d66:	493e      	ldr	r1, [pc, #248]	@ (8001e60 <SendMeasurementDataViaLoRa+0x344>)
 8001d68:	4618      	mov	r0, r3
 8001d6a:	f00d ffb2 	bl	800fcd2 <memcpy>
    data_index += sensor_len;
 8001d6e:	f897 20be 	ldrb.w	r2, [r7, #190]	@ 0xbe
 8001d72:	f897 30bf 	ldrb.w	r3, [r7, #191]	@ 0xbf
 8001d76:	4413      	add	r3, r2
 8001d78:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //  gain (4 ) -  
    float gain = params.gain;
 8001d7c:	4b37      	ldr	r3, [pc, #220]	@ (8001e5c <SendMeasurementDataViaLoRa+0x340>)
 8001d7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001d80:	603b      	str	r3, [r7, #0]
    memcpy(&lora_data[data_index], &gain, sizeof(float));
 8001d82:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001d86:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001d8a:	4413      	add	r3, r2
 8001d8c:	683a      	ldr	r2, [r7, #0]
 8001d8e:	601a      	str	r2, [r3, #0]
    data_index += sizeof(float);
 8001d90:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001d94:	3304      	adds	r3, #4
 8001d96:	f887 30be 	strb.w	r3, [r7, #190]	@ 0xbe

    //   
    uint8_t total_length = data_index;
 8001d9a:	f897 30be 	ldrb.w	r3, [r7, #190]	@ 0xbe
 8001d9e:	f887 30bd 	strb.w	r3, [r7, #189]	@ 0xbd

    //    LoRa
    sx126x_set_tx_params(&radio, pa_power, SX126X_RAMP_800_US);  // : SX126X_RAMP_200_US
 8001da2:	4b30      	ldr	r3, [pc, #192]	@ (8001e64 <SendMeasurementDataViaLoRa+0x348>)
 8001da4:	f993 3000 	ldrsb.w	r3, [r3]
 8001da8:	2205      	movs	r2, #5
 8001daa:	4619      	mov	r1, r3
 8001dac:	482e      	ldr	r0, [pc, #184]	@ (8001e68 <SendMeasurementDataViaLoRa+0x34c>)
 8001dae:	f008 fe42 	bl	800aa36 <sx126x_set_tx_params>

    // ,   
    while (HAL_GPIO_ReadPin(sx1262_busy_port, sx1262_busy_pin) == GPIO_PIN_SET) {
 8001db2:	e002      	b.n	8001dba <SendMeasurementDataViaLoRa+0x29e>
        HAL_Delay(1);
 8001db4:	2001      	movs	r0, #1
 8001db6:	f002 f961 	bl	800407c <HAL_Delay>
    while (HAL_GPIO_ReadPin(sx1262_busy_port, sx1262_busy_pin) == GPIO_PIN_SET) {
 8001dba:	2110      	movs	r1, #16
 8001dbc:	482b      	ldr	r0, [pc, #172]	@ (8001e6c <SendMeasurementDataViaLoRa+0x350>)
 8001dbe:	f002 ffb9 	bl	8004d34 <HAL_GPIO_ReadPin>
 8001dc2:	4603      	mov	r3, r0
 8001dc4:	2b01      	cmp	r3, #1
 8001dc6:	d0f5      	beq.n	8001db4 <SendMeasurementDataViaLoRa+0x298>
    }

    //      LoRa
    sx126x_status_t status = sx126x_write_buffer(&radio, 0, lora_data, total_length);
 8001dc8:	f897 30bd 	ldrb.w	r3, [r7, #189]	@ 0xbd
 8001dcc:	f107 023c 	add.w	r2, r7, #60	@ 0x3c
 8001dd0:	2100      	movs	r1, #0
 8001dd2:	4825      	ldr	r0, [pc, #148]	@ (8001e68 <SendMeasurementDataViaLoRa+0x34c>)
 8001dd4:	f008 fd63 	bl	800a89e <sx126x_write_buffer>
 8001dd8:	4603      	mov	r3, r0
 8001dda:	f887 30bc 	strb.w	r3, [r7, #188]	@ 0xbc
    if (status != SX126X_STATUS_OK) {
 8001dde:	f897 30bc 	ldrb.w	r3, [r7, #188]	@ 0xbc
 8001de2:	2b00      	cmp	r3, #0
 8001de4:	d129      	bne.n	8001e3a <SendMeasurementDataViaLoRa+0x31e>
       // SendUSBDebugMessage("LoRa write buffer failed for measurement data");
        return;
    }

    //      
    pkt_params.pld_len_in_bytes = total_length;
 8001de6:	4a22      	ldr	r2, [pc, #136]	@ (8001e70 <SendMeasurementDataViaLoRa+0x354>)
 8001de8:	f897 30bd 	ldrb.w	r3, [r7, #189]	@ 0xbd
 8001dec:	70d3      	strb	r3, [r2, #3]
    status = sx126x_set_lora_pkt_params(&radio, &pkt_params);
 8001dee:	4920      	ldr	r1, [pc, #128]	@ (8001e70 <SendMeasurementDataViaLoRa+0x354>)
 8001df0:	481d      	ldr	r0, [pc, #116]	@ (8001e68 <SendMeasurementDataViaLoRa+0x34c>)
 8001df2:	f008 fe6e 	bl	800aad2 <sx126x_set_lora_pkt_params>
 8001df6:	4603      	mov	r3, r0
 8001df8:	f887 30bc 	strb.w	r3, [r7, #188]	@ 0xbc
    if (status != SX126X_STATUS_OK) {
 8001dfc:	f897 30bc 	ldrb.w	r3, [r7, #188]	@ 0xbc
 8001e00:	2b00      	cmp	r3, #0
 8001e02:	d11c      	bne.n	8001e3e <SendMeasurementDataViaLoRa+0x322>
     //   SendUSBDebugMessage("LoRa set packet params failed");
        return;
    }

    //  
    status = sx126x_set_tx(&radio, SX126X_MAX_TIMEOUT_IN_MS);
 8001e04:	491b      	ldr	r1, [pc, #108]	@ (8001e74 <SendMeasurementDataViaLoRa+0x358>)
 8001e06:	4818      	ldr	r0, [pc, #96]	@ (8001e68 <SendMeasurementDataViaLoRa+0x34c>)
 8001e08:	f008 fc78 	bl	800a6fc <sx126x_set_tx>
 8001e0c:	4603      	mov	r3, r0
 8001e0e:	f887 30bc 	strb.w	r3, [r7, #188]	@ 0xbc
    if (status != SX126X_STATUS_OK) {
 8001e12:	f897 30bc 	ldrb.w	r3, [r7, #188]	@ 0xbc
 8001e16:	2b00      	cmp	r3, #0
 8001e18:	d003      	beq.n	8001e22 <SendMeasurementDataViaLoRa+0x306>
      SendUSBDebugMessage("LoRa transmission failed for measurement data");
 8001e1a:	4817      	ldr	r0, [pc, #92]	@ (8001e78 <SendMeasurementDataViaLoRa+0x35c>)
 8001e1c:	f7ff f910 	bl	8001040 <SendUSBDebugMessage>
 8001e20:	e00e      	b.n	8001e40 <SendMeasurementDataViaLoRa+0x324>
    } else {
        snprintf(usb_msg, sizeof(usb_msg), "LoRa measurement data sent (%d bytes)", total_length);
 8001e22:	f897 30bd 	ldrb.w	r3, [r7, #189]	@ 0xbd
 8001e26:	4a15      	ldr	r2, [pc, #84]	@ (8001e7c <SendMeasurementDataViaLoRa+0x360>)
 8001e28:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001e2c:	4814      	ldr	r0, [pc, #80]	@ (8001e80 <SendMeasurementDataViaLoRa+0x364>)
 8001e2e:	f00d fd51 	bl	800f8d4 <sniprintf>
       SendUSBDebugMessage(usb_msg);
 8001e32:	4813      	ldr	r0, [pc, #76]	@ (8001e80 <SendMeasurementDataViaLoRa+0x364>)
 8001e34:	f7ff f904 	bl	8001040 <SendUSBDebugMessage>
 8001e38:	e002      	b.n	8001e40 <SendMeasurementDataViaLoRa+0x324>
        return;
 8001e3a:	bf00      	nop
 8001e3c:	e000      	b.n	8001e40 <SendMeasurementDataViaLoRa+0x324>
        return;
 8001e3e:	bf00      	nop
    }
}
 8001e40:	37c0      	adds	r7, #192	@ 0xc0
 8001e42:	46bd      	mov	sp, r7
 8001e44:	bd80      	pop	{r7, pc}
 8001e46:	bf00      	nop
 8001e48:	2000084c 	.word	0x2000084c
 8001e4c:	20000a10 	.word	0x20000a10
 8001e50:	20000a14 	.word	0x20000a14
 8001e54:	2000a670 	.word	0x2000a670
 8001e58:	2000a6bc 	.word	0x2000a6bc
 8001e5c:	2000a678 	.word	0x2000a678
 8001e60:	2000a6a8 	.word	0x2000a6a8
 8001e64:	20000000 	.word	0x20000000
 8001e68:	200009e0 	.word	0x200009e0
 8001e6c:	40020800 	.word	0x40020800
 8001e70:	20000a00 	.word	0x20000a00
 8001e74:	0003ffff 	.word	0x0003ffff
 8001e78:	08013254 	.word	0x08013254
 8001e7c:	08013284 	.word	0x08013284
 8001e80:	20000438 	.word	0x20000438

08001e84 <HAL_UART_RxCpltCallback>:
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8001e84:	b580      	push	{r7, lr}
 8001e86:	b082      	sub	sp, #8
 8001e88:	af00      	add	r7, sp, #0
 8001e8a:	6078      	str	r0, [r7, #4]
    if(huart->Instance == USART1) {
 8001e8c:	687b      	ldr	r3, [r7, #4]
 8001e8e:	681b      	ldr	r3, [r3, #0]
 8001e90:	4a21      	ldr	r2, [pc, #132]	@ (8001f18 <HAL_UART_RxCpltCallback+0x94>)
 8001e92:	4293      	cmp	r3, r2
 8001e94:	d13b      	bne.n	8001f0e <HAL_UART_RxCpltCallback+0x8a>
        uart_last_rx_time = HAL_GetTick();
 8001e96:	f002 f8e5 	bl	8004064 <HAL_GetTick>
 8001e9a:	4603      	mov	r3, r0
 8001e9c:	4a1f      	ldr	r2, [pc, #124]	@ (8001f1c <HAL_UART_RxCpltCallback+0x98>)
 8001e9e:	6013      	str	r3, [r2, #0]

        if(uart_rx_buf[uart_rx_pos] == '\n' || uart_rx_pos >= UART_RX_BUF_SIZE-1) {
 8001ea0:	4b1f      	ldr	r3, [pc, #124]	@ (8001f20 <HAL_UART_RxCpltCallback+0x9c>)
 8001ea2:	781b      	ldrb	r3, [r3, #0]
 8001ea4:	461a      	mov	r2, r3
 8001ea6:	4b1f      	ldr	r3, [pc, #124]	@ (8001f24 <HAL_UART_RxCpltCallback+0xa0>)
 8001ea8:	5c9b      	ldrb	r3, [r3, r2]
 8001eaa:	2b0a      	cmp	r3, #10
 8001eac:	d003      	beq.n	8001eb6 <HAL_UART_RxCpltCallback+0x32>
 8001eae:	4b1c      	ldr	r3, [pc, #112]	@ (8001f20 <HAL_UART_RxCpltCallback+0x9c>)
 8001eb0:	781b      	ldrb	r3, [r3, #0]
 8001eb2:	2b7e      	cmp	r3, #126	@ 0x7e
 8001eb4:	d91b      	bls.n	8001eee <HAL_UART_RxCpltCallback+0x6a>
            //      
            memcpy((void*)uart_rx_data, uart_rx_buf, uart_rx_pos);
 8001eb6:	4b1a      	ldr	r3, [pc, #104]	@ (8001f20 <HAL_UART_RxCpltCallback+0x9c>)
 8001eb8:	781b      	ldrb	r3, [r3, #0]
 8001eba:	461a      	mov	r2, r3
 8001ebc:	4919      	ldr	r1, [pc, #100]	@ (8001f24 <HAL_UART_RxCpltCallback+0xa0>)
 8001ebe:	481a      	ldr	r0, [pc, #104]	@ (8001f28 <HAL_UART_RxCpltCallback+0xa4>)
 8001ec0:	f00d ff07 	bl	800fcd2 <memcpy>
            uart_rx_len = uart_rx_pos;
 8001ec4:	4b16      	ldr	r3, [pc, #88]	@ (8001f20 <HAL_UART_RxCpltCallback+0x9c>)
 8001ec6:	781a      	ldrb	r2, [r3, #0]
 8001ec8:	4b18      	ldr	r3, [pc, #96]	@ (8001f2c <HAL_UART_RxCpltCallback+0xa8>)
 8001eca:	701a      	strb	r2, [r3, #0]
            uart_message_received = 1;
 8001ecc:	4b18      	ldr	r3, [pc, #96]	@ (8001f30 <HAL_UART_RxCpltCallback+0xac>)
 8001ece:	2201      	movs	r2, #1
 8001ed0:	701a      	strb	r2, [r3, #0]

            uart_rx_pos = 0;
 8001ed2:	4b13      	ldr	r3, [pc, #76]	@ (8001f20 <HAL_UART_RxCpltCallback+0x9c>)
 8001ed4:	2200      	movs	r2, #0
 8001ed6:	701a      	strb	r2, [r3, #0]
            memset(uart_rx_buf, 0, sizeof(uart_rx_buf));
 8001ed8:	2280      	movs	r2, #128	@ 0x80
 8001eda:	2100      	movs	r1, #0
 8001edc:	4811      	ldr	r0, [pc, #68]	@ (8001f24 <HAL_UART_RxCpltCallback+0xa0>)
 8001ede:	f00d fdc2 	bl	800fa66 <memset>

            //     
            HAL_UART_Receive_IT(&huart1, (uint8_t*)uart_rx_buf, 1);
 8001ee2:	2201      	movs	r2, #1
 8001ee4:	490f      	ldr	r1, [pc, #60]	@ (8001f24 <HAL_UART_RxCpltCallback+0xa0>)
 8001ee6:	4813      	ldr	r0, [pc, #76]	@ (8001f34 <HAL_UART_RxCpltCallback+0xb0>)
 8001ee8:	f006 f841 	bl	8007f6e <HAL_UART_Receive_IT>
        } else {
            uart_rx_pos++;
            HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_buf[uart_rx_pos], 1);
        }
    }
}
 8001eec:	e00f      	b.n	8001f0e <HAL_UART_RxCpltCallback+0x8a>
            uart_rx_pos++;
 8001eee:	4b0c      	ldr	r3, [pc, #48]	@ (8001f20 <HAL_UART_RxCpltCallback+0x9c>)
 8001ef0:	781b      	ldrb	r3, [r3, #0]
 8001ef2:	3301      	adds	r3, #1
 8001ef4:	b2da      	uxtb	r2, r3
 8001ef6:	4b0a      	ldr	r3, [pc, #40]	@ (8001f20 <HAL_UART_RxCpltCallback+0x9c>)
 8001ef8:	701a      	strb	r2, [r3, #0]
            HAL_UART_Receive_IT(&huart1, (uint8_t*)&uart_rx_buf[uart_rx_pos], 1);
 8001efa:	4b09      	ldr	r3, [pc, #36]	@ (8001f20 <HAL_UART_RxCpltCallback+0x9c>)
 8001efc:	781b      	ldrb	r3, [r3, #0]
 8001efe:	461a      	mov	r2, r3
 8001f00:	4b08      	ldr	r3, [pc, #32]	@ (8001f24 <HAL_UART_RxCpltCallback+0xa0>)
 8001f02:	4413      	add	r3, r2
 8001f04:	2201      	movs	r2, #1
 8001f06:	4619      	mov	r1, r3
 8001f08:	480a      	ldr	r0, [pc, #40]	@ (8001f34 <HAL_UART_RxCpltCallback+0xb0>)
 8001f0a:	f006 f830 	bl	8007f6e <HAL_UART_Receive_IT>
}
 8001f0e:	bf00      	nop
 8001f10:	3708      	adds	r7, #8
 8001f12:	46bd      	mov	sp, r7
 8001f14:	bd80      	pop	{r7, pc}
 8001f16:	bf00      	nop
 8001f18:	40011000 	.word	0x40011000
 8001f1c:	20000958 	.word	0x20000958
 8001f20:	20000954 	.word	0x20000954
 8001f24:	200008d4 	.word	0x200008d4
 8001f28:	2000095c 	.word	0x2000095c
 8001f2c:	200009dc 	.word	0x200009dc
 8001f30:	200009dd 	.word	0x200009dd
 8001f34:	200003a0 	.word	0x200003a0

08001f38 <InitializeLoRa>:

/**
  * @brief   LoRa
  */
bool InitializeLoRa(void) {
 8001f38:	b580      	push	{r7, lr}
 8001f3a:	b084      	sub	sp, #16
 8001f3c:	af02      	add	r7, sp, #8
	 // Initialize radio context
	    radio.cs_port = sx1262_cs_port;
 8001f3e:	4b64      	ldr	r3, [pc, #400]	@ (80020d0 <InitializeLoRa+0x198>)
 8001f40:	4a64      	ldr	r2, [pc, #400]	@ (80020d4 <InitializeLoRa+0x19c>)
 8001f42:	601a      	str	r2, [r3, #0]
	    radio.cs_pin = sx1262_cs_pin;
 8001f44:	4b62      	ldr	r3, [pc, #392]	@ (80020d0 <InitializeLoRa+0x198>)
 8001f46:	f44f 5280 	mov.w	r2, #4096	@ 0x1000
 8001f4a:	809a      	strh	r2, [r3, #4]
	    radio.busy_port = sx1262_busy_port;
 8001f4c:	4b60      	ldr	r3, [pc, #384]	@ (80020d0 <InitializeLoRa+0x198>)
 8001f4e:	4a62      	ldr	r2, [pc, #392]	@ (80020d8 <InitializeLoRa+0x1a0>)
 8001f50:	609a      	str	r2, [r3, #8]
	    radio.busy_pin = sx1262_busy_pin;
 8001f52:	4b5f      	ldr	r3, [pc, #380]	@ (80020d0 <InitializeLoRa+0x198>)
 8001f54:	2210      	movs	r2, #16
 8001f56:	819a      	strh	r2, [r3, #12]
	    radio.reset_port = sx1262_reset_port;
 8001f58:	4b5d      	ldr	r3, [pc, #372]	@ (80020d0 <InitializeLoRa+0x198>)
 8001f5a:	4a5f      	ldr	r2, [pc, #380]	@ (80020d8 <InitializeLoRa+0x1a0>)
 8001f5c:	611a      	str	r2, [r3, #16]
	    radio.reset_pin = sx1262_reset_pin;
 8001f5e:	4b5c      	ldr	r3, [pc, #368]	@ (80020d0 <InitializeLoRa+0x198>)
 8001f60:	2280      	movs	r2, #128	@ 0x80
 8001f62:	829a      	strh	r2, [r3, #20]
	    radio.hspi = &hspi2;
 8001f64:	4b5a      	ldr	r3, [pc, #360]	@ (80020d0 <InitializeLoRa+0x198>)
 8001f66:	4a5d      	ldr	r2, [pc, #372]	@ (80020dc <InitializeLoRa+0x1a4>)
 8001f68:	619a      	str	r2, [r3, #24]

	    // ===  1:    ===
	    lora_params.sf = SX126X_LORA_SF9;          // : SX126X_LORA_SF12
 8001f6a:	4b5d      	ldr	r3, [pc, #372]	@ (80020e0 <InitializeLoRa+0x1a8>)
 8001f6c:	2209      	movs	r2, #9
 8001f6e:	701a      	strb	r2, [r3, #0]
	    lora_params.bw = SX126X_LORA_BW_125;       // : SX126X_LORA_BW_125 ()
 8001f70:	4b5b      	ldr	r3, [pc, #364]	@ (80020e0 <InitializeLoRa+0x1a8>)
 8001f72:	2204      	movs	r2, #4
 8001f74:	705a      	strb	r2, [r3, #1]
	    lora_params.cr = SX126X_LORA_CR_4_5;       // : SX126X_LORA_CR_4_7
 8001f76:	4b5a      	ldr	r3, [pc, #360]	@ (80020e0 <InitializeLoRa+0x1a8>)
 8001f78:	2201      	movs	r2, #1
 8001f7a:	709a      	strb	r2, [r3, #2]
	    lora_params.ldro = 0x00;                   // : 0
 8001f7c:	4b58      	ldr	r3, [pc, #352]	@ (80020e0 <InitializeLoRa+0x1a8>)
 8001f7e:	2200      	movs	r2, #0
 8001f80:	70da      	strb	r2, [r3, #3]

	    // ===  2:    ===
	    pkt_params.preamble_len_in_symb = 12;      //   
 8001f82:	4b58      	ldr	r3, [pc, #352]	@ (80020e4 <InitializeLoRa+0x1ac>)
 8001f84:	220c      	movs	r2, #12
 8001f86:	801a      	strh	r2, [r3, #0]
	    pkt_params.header_type = SX126X_LORA_PKT_EXPLICIT; // 
 8001f88:	4b56      	ldr	r3, [pc, #344]	@ (80020e4 <InitializeLoRa+0x1ac>)
 8001f8a:	2200      	movs	r2, #0
 8001f8c:	709a      	strb	r2, [r3, #2]
	    pkt_params.pld_len_in_bytes = 128;         // 
 8001f8e:	4b55      	ldr	r3, [pc, #340]	@ (80020e4 <InitializeLoRa+0x1ac>)
 8001f90:	2280      	movs	r2, #128	@ 0x80
 8001f92:	70da      	strb	r2, [r3, #3]
	    pkt_params.crc_is_on = 0x01;               // : false
 8001f94:	4b53      	ldr	r3, [pc, #332]	@ (80020e4 <InitializeLoRa+0x1ac>)
 8001f96:	2201      	movs	r2, #1
 8001f98:	711a      	strb	r2, [r3, #4]
	    pkt_params.invert_iq_is_on = 0x00;         // : false
 8001f9a:	4b52      	ldr	r3, [pc, #328]	@ (80020e4 <InitializeLoRa+0x1ac>)
 8001f9c:	2200      	movs	r2, #0
 8001f9e:	715a      	strb	r2, [r3, #5]

	    // ===  3:     ===
	    pa_params.pa_duty_cycle = 0x04;            // 
 8001fa0:	4b51      	ldr	r3, [pc, #324]	@ (80020e8 <InitializeLoRa+0x1b0>)
 8001fa2:	2204      	movs	r2, #4
 8001fa4:	701a      	strb	r2, [r3, #0]
	    pa_params.hp_max = 0x07;                   // 
 8001fa6:	4b50      	ldr	r3, [pc, #320]	@ (80020e8 <InitializeLoRa+0x1b0>)
 8001fa8:	2207      	movs	r2, #7
 8001faa:	705a      	strb	r2, [r3, #1]
	    pa_params.device_sel = 0x00;               // 
 8001fac:	4b4e      	ldr	r3, [pc, #312]	@ (80020e8 <InitializeLoRa+0x1b0>)
 8001fae:	2200      	movs	r2, #0
 8001fb0:	709a      	strb	r2, [r3, #2]
	    pa_params.pa_lut = 0x01;                   // 
 8001fb2:	4b4d      	ldr	r3, [pc, #308]	@ (80020e8 <InitializeLoRa+0x1b0>)
 8001fb4:	2201      	movs	r2, #1
 8001fb6:	70da      	strb	r2, [r3, #3]

	    // ===  4:     ===
	    pa_power = 20;                             // : 10 (20 dBm  10 dBm)
 8001fb8:	4b4c      	ldr	r3, [pc, #304]	@ (80020ec <InitializeLoRa+0x1b4>)
 8001fba:	2214      	movs	r2, #20
 8001fbc:	701a      	strb	r2, [r3, #0]
	    frequency = 868900000U;                    // : 868000000U (868.9 MHz  868.0 MHz)
 8001fbe:	4b4c      	ldr	r3, [pc, #304]	@ (80020f0 <InitializeLoRa+0x1b8>)
 8001fc0:	4a4c      	ldr	r2, [pc, #304]	@ (80020f4 <InitializeLoRa+0x1bc>)
 8001fc2:	601a      	str	r2, [r3, #0]

	    // ===  5:    ===
	    sx126x_status_t status = sx126x_hal_reset(&radio);
 8001fc4:	4842      	ldr	r0, [pc, #264]	@ (80020d0 <InitializeLoRa+0x198>)
 8001fc6:	f008 ff69 	bl	800ae9c <sx126x_hal_reset>
 8001fca:	4603      	mov	r3, r0
 8001fcc:	71fb      	strb	r3, [r7, #7]
	    if (status != SX126X_STATUS_OK) {
 8001fce:	79fb      	ldrb	r3, [r7, #7]
 8001fd0:	2b00      	cmp	r3, #0
 8001fd2:	d001      	beq.n	8001fd8 <InitializeLoRa+0xa0>
	       // SendUSBDebugMessage("LoRa reset failed");
	        return false;
 8001fd4:	2300      	movs	r3, #0
 8001fd6:	e077      	b.n	80020c8 <InitializeLoRa+0x190>
	    }

	    sx126x_hal_wakeup(&radio);
 8001fd8:	483d      	ldr	r0, [pc, #244]	@ (80020d0 <InitializeLoRa+0x198>)
 8001fda:	f008 ff83 	bl	800aee4 <sx126x_hal_wakeup>
	    HAL_Delay(10);
 8001fde:	200a      	movs	r0, #10
 8001fe0:	f002 f84c 	bl	800407c <HAL_Delay>

	    sx126x_set_standby(&radio, SX126X_STANDBY_CFG_RC);
 8001fe4:	2100      	movs	r1, #0
 8001fe6:	483a      	ldr	r0, [pc, #232]	@ (80020d0 <InitializeLoRa+0x198>)
 8001fe8:	f008 fb70 	bl	800a6cc <sx126x_set_standby>
	    HAL_Delay(10);
 8001fec:	200a      	movs	r0, #10
 8001fee:	f002 f845 	bl	800407c <HAL_Delay>

	    // ===  6:   TCXO ===
	    sx126x_set_dio3_as_tcxo_ctrl(&radio, SX126X_TCXO_CTRL_2_4V, 5);
 8001ff2:	2205      	movs	r2, #5
 8001ff4:	2104      	movs	r1, #4
 8001ff6:	4836      	ldr	r0, [pc, #216]	@ (80020d0 <InitializeLoRa+0x198>)
 8001ff8:	f008 fcab 	bl	800a952 <sx126x_set_dio3_as_tcxo_ctrl>
	    HAL_Delay(10);
 8001ffc:	200a      	movs	r0, #10
 8001ffe:	f002 f83d 	bl	800407c <HAL_Delay>

	    // ===  7:   ===
	    sx126x_cal(&radio, 0xFF);
 8002002:	21ff      	movs	r1, #255	@ 0xff
 8002004:	4832      	ldr	r0, [pc, #200]	@ (80020d0 <InitializeLoRa+0x198>)
 8002006:	f008 fbc9 	bl	800a79c <sx126x_cal>
	    HAL_Delay(10);
 800200a:	200a      	movs	r0, #10
 800200c:	f002 f836 	bl	800407c <HAL_Delay>

	    sx126x_set_standby(&radio, SX126X_STANDBY_CFG_XOSC);
 8002010:	2101      	movs	r1, #1
 8002012:	482f      	ldr	r0, [pc, #188]	@ (80020d0 <InitializeLoRa+0x198>)
 8002014:	f008 fb5a 	bl	800a6cc <sx126x_set_standby>
	    HAL_Delay(10);
 8002018:	200a      	movs	r0, #10
 800201a:	f002 f82f 	bl	800407c <HAL_Delay>

	    // ===  8:  DCDC   LDO ===
	    sx126x_set_reg_mode(&radio, SX126X_REG_MODE_DCDC);  // : SX126X_REG_MODE_LDO
 800201e:	2101      	movs	r1, #1
 8002020:	482b      	ldr	r0, [pc, #172]	@ (80020d0 <InitializeLoRa+0x198>)
 8002022:	f008 fba3 	bl	800a76c <sx126x_set_reg_mode>
	    HAL_Delay(10);
 8002026:	200a      	movs	r0, #10
 8002028:	f002 f828 	bl	800407c <HAL_Delay>

	    sx126x_set_pkt_type(&radio, SX126X_PKT_TYPE_LORA);
 800202c:	2101      	movs	r1, #1
 800202e:	4828      	ldr	r0, [pc, #160]	@ (80020d0 <InitializeLoRa+0x198>)
 8002030:	f008 fce9 	bl	800aa06 <sx126x_set_pkt_type>
	    HAL_Delay(10);
 8002034:	200a      	movs	r0, #10
 8002036:	f002 f821 	bl	800407c <HAL_Delay>

	    sx126x_set_lora_mod_params(&radio, &lora_params);
 800203a:	4929      	ldr	r1, [pc, #164]	@ (80020e0 <InitializeLoRa+0x1a8>)
 800203c:	4824      	ldr	r0, [pc, #144]	@ (80020d0 <InitializeLoRa+0x198>)
 800203e:	f008 fd16 	bl	800aa6e <sx126x_set_lora_mod_params>
	    HAL_Delay(10);
 8002042:	200a      	movs	r0, #10
 8002044:	f002 f81a 	bl	800407c <HAL_Delay>

	    sx126x_set_lora_pkt_params(&radio, &pkt_params);
 8002048:	4926      	ldr	r1, [pc, #152]	@ (80020e4 <InitializeLoRa+0x1ac>)
 800204a:	4821      	ldr	r0, [pc, #132]	@ (80020d0 <InitializeLoRa+0x198>)
 800204c:	f008 fd41 	bl	800aad2 <sx126x_set_lora_pkt_params>
	    HAL_Delay(10);
 8002050:	200a      	movs	r0, #10
 8002052:	f002 f813 	bl	800407c <HAL_Delay>

	    // ===  9:  sync word ===
	    sx126x_set_lora_sync_word(&radio, 0x12);           // : 0x12 ()
 8002056:	2112      	movs	r1, #18
 8002058:	481d      	ldr	r0, [pc, #116]	@ (80020d0 <InitializeLoRa+0x198>)
 800205a:	f008 fdeb 	bl	800ac34 <sx126x_set_lora_sync_word>
	    HAL_Delay(10);
 800205e:	200a      	movs	r0, #10
 8002060:	f002 f80c 	bl	800407c <HAL_Delay>

	    sx126x_set_rf_freq(&radio, frequency);
 8002064:	4b22      	ldr	r3, [pc, #136]	@ (80020f0 <InitializeLoRa+0x1b8>)
 8002066:	681b      	ldr	r3, [r3, #0]
 8002068:	4619      	mov	r1, r3
 800206a:	4819      	ldr	r0, [pc, #100]	@ (80020d0 <InitializeLoRa+0x198>)
 800206c:	f008 fc95 	bl	800a99a <sx126x_set_rf_freq>
	    HAL_Delay(10);
 8002070:	200a      	movs	r0, #10
 8002072:	f002 f803 	bl	800407c <HAL_Delay>

	    sx126x_set_pa_cfg(&radio, &pa_params);
 8002076:	491c      	ldr	r1, [pc, #112]	@ (80020e8 <InitializeLoRa+0x1b0>)
 8002078:	4815      	ldr	r0, [pc, #84]	@ (80020d0 <InitializeLoRa+0x198>)
 800207a:	f008 fba7 	bl	800a7cc <sx126x_set_pa_cfg>
	    HAL_Delay(10);
 800207e:	200a      	movs	r0, #10
 8002080:	f001 fffc 	bl	800407c <HAL_Delay>

	    // ===  10:   TX ===
	    sx126x_set_tx_params(&radio, pa_power, SX126X_RAMP_800_US);  // : SX126X_RAMP_200_US
 8002084:	4b19      	ldr	r3, [pc, #100]	@ (80020ec <InitializeLoRa+0x1b4>)
 8002086:	f993 3000 	ldrsb.w	r3, [r3]
 800208a:	2205      	movs	r2, #5
 800208c:	4619      	mov	r1, r3
 800208e:	4810      	ldr	r0, [pc, #64]	@ (80020d0 <InitializeLoRa+0x198>)
 8002090:	f008 fcd1 	bl	800aa36 <sx126x_set_tx_params>
	    HAL_Delay(10);
 8002094:	200a      	movs	r0, #10
 8002096:	f001 fff1 	bl	800407c <HAL_Delay>

	    sx126x_set_buffer_base_address(&radio, 0x00, 0x00);
 800209a:	2200      	movs	r2, #0
 800209c:	2100      	movs	r1, #0
 800209e:	480c      	ldr	r0, [pc, #48]	@ (80020d0 <InitializeLoRa+0x198>)
 80020a0:	f008 fd79 	bl	800ab96 <sx126x_set_buffer_base_address>
	    HAL_Delay(10);
 80020a4:	200a      	movs	r0, #10
 80020a6:	f001 ffe9 	bl	800407c <HAL_Delay>

	    sx126x_set_dio_irq_params(&radio,
 80020aa:	2300      	movs	r3, #0
 80020ac:	9300      	str	r3, [sp, #0]
 80020ae:	2300      	movs	r3, #0
 80020b0:	2203      	movs	r2, #3
 80020b2:	2103      	movs	r1, #3
 80020b4:	4806      	ldr	r0, [pc, #24]	@ (80020d0 <InitializeLoRa+0x198>)
 80020b6:	f008 fc0f 	bl	800a8d8 <sx126x_set_dio_irq_params>
	            SX126X_IRQ_TX_DONE | SX126X_IRQ_RX_DONE,
	            SX126X_IRQ_TX_DONE | SX126X_IRQ_RX_DONE,
	            SX126X_IRQ_NONE,
	            SX126X_IRQ_NONE);
	    HAL_Delay(100);
 80020ba:	2064      	movs	r0, #100	@ 0x64
 80020bc:	f001 ffde 	bl	800407c <HAL_Delay>

	    lora_initialized = true;
 80020c0:	4b0d      	ldr	r3, [pc, #52]	@ (80020f8 <InitializeLoRa+0x1c0>)
 80020c2:	2201      	movs	r2, #1
 80020c4:	701a      	strb	r2, [r3, #0]
	  //  SendUSBDebugMessage("LoRa module initialized successfully with SF9/125kHz/868.9MHz");
	    return true;
 80020c6:	2301      	movs	r3, #1
}
 80020c8:	4618      	mov	r0, r3
 80020ca:	3708      	adds	r7, #8
 80020cc:	46bd      	mov	sp, r7
 80020ce:	bd80      	pop	{r7, pc}
 80020d0:	200009e0 	.word	0x200009e0
 80020d4:	40020400 	.word	0x40020400
 80020d8:	40020800 	.word	0x40020800
 80020dc:	20000300 	.word	0x20000300
 80020e0:	200009fc 	.word	0x200009fc
 80020e4:	20000a00 	.word	0x20000a00
 80020e8:	20000a08 	.word	0x20000a08
 80020ec:	20000000 	.word	0x20000000
 80020f0:	20000004 	.word	0x20000004
 80020f4:	33ca5ca0 	.word	0x33ca5ca0
 80020f8:	20000a0c 	.word	0x20000a0c

080020fc <SendTestDataViaLoRa>:

/**
  * @brief    LoRa
  */
void SendTestDataViaLoRa(void) {
 80020fc:	b580      	push	{r7, lr}
 80020fe:	b082      	sub	sp, #8
 8002100:	af00      	add	r7, sp, #0
    if (!lora_initialized) {
 8002102:	4b1c      	ldr	r3, [pc, #112]	@ (8002174 <SendTestDataViaLoRa+0x78>)
 8002104:	781b      	ldrb	r3, [r3, #0]
 8002106:	f083 0301 	eor.w	r3, r3, #1
 800210a:	b2db      	uxtb	r3, r3
 800210c:	2b00      	cmp	r3, #0
 800210e:	d007      	beq.n	8002120 <SendTestDataViaLoRa+0x24>
        if (!InitializeLoRa()) {
 8002110:	f7ff ff12 	bl	8001f38 <InitializeLoRa>
 8002114:	4603      	mov	r3, r0
 8002116:	f083 0301 	eor.w	r3, r3, #1
 800211a:	b2db      	uxtb	r3, r3
 800211c:	2b00      	cmp	r3, #0
 800211e:	d123      	bne.n	8002168 <SendTestDataViaLoRa+0x6c>
            return;
        }
    }

    //    - 5  (: 1,2,3,4,5)
    const uint8_t test_data[] = {1};
 8002120:	2301      	movs	r3, #1
 8002122:	713b      	strb	r3, [r7, #4]

    sx126x_set_tx_params(&radio, pa_power, SX126X_RAMP_800_US);  // : SX126X_RAMP_200_US
 8002124:	4b14      	ldr	r3, [pc, #80]	@ (8002178 <SendTestDataViaLoRa+0x7c>)
 8002126:	f993 3000 	ldrsb.w	r3, [r3]
 800212a:	2205      	movs	r2, #5
 800212c:	4619      	mov	r1, r3
 800212e:	4813      	ldr	r0, [pc, #76]	@ (800217c <SendTestDataViaLoRa+0x80>)
 8002130:	f008 fc81 	bl	800aa36 <sx126x_set_tx_params>

    // Wait while module is busy
    while (HAL_GPIO_ReadPin(sx1262_busy_port, sx1262_busy_pin) == GPIO_PIN_SET);
 8002134:	bf00      	nop
 8002136:	2110      	movs	r1, #16
 8002138:	4811      	ldr	r0, [pc, #68]	@ (8002180 <SendTestDataViaLoRa+0x84>)
 800213a:	f002 fdfb 	bl	8004d34 <HAL_GPIO_ReadPin>
 800213e:	4603      	mov	r3, r0
 8002140:	2b01      	cmp	r3, #1
 8002142:	d0f8      	beq.n	8002136 <SendTestDataViaLoRa+0x3a>

    // Write data to buffer
    sx126x_status_t status = sx126x_write_buffer(&radio, 0, test_data, sizeof(test_data));
 8002144:	1d3a      	adds	r2, r7, #4
 8002146:	2301      	movs	r3, #1
 8002148:	2100      	movs	r1, #0
 800214a:	480c      	ldr	r0, [pc, #48]	@ (800217c <SendTestDataViaLoRa+0x80>)
 800214c:	f008 fba7 	bl	800a89e <sx126x_write_buffer>
 8002150:	4603      	mov	r3, r0
 8002152:	71fb      	strb	r3, [r7, #7]
    if (status != SX126X_STATUS_OK) {
 8002154:	79fb      	ldrb	r3, [r7, #7]
 8002156:	2b00      	cmp	r3, #0
 8002158:	d108      	bne.n	800216c <SendTestDataViaLoRa+0x70>
      //  SendUSBDebugMessage("LoRa write buffer failed");
        return;
    }

    // Start transmission
    status = sx126x_set_tx(&radio, SX126X_MAX_TIMEOUT_IN_MS);
 800215a:	490a      	ldr	r1, [pc, #40]	@ (8002184 <SendTestDataViaLoRa+0x88>)
 800215c:	4807      	ldr	r0, [pc, #28]	@ (800217c <SendTestDataViaLoRa+0x80>)
 800215e:	f008 facd 	bl	800a6fc <sx126x_set_tx>
 8002162:	4603      	mov	r3, r0
 8002164:	71fb      	strb	r3, [r7, #7]
 8002166:	e002      	b.n	800216e <SendTestDataViaLoRa+0x72>
            return;
 8002168:	bf00      	nop
 800216a:	e000      	b.n	800216e <SendTestDataViaLoRa+0x72>
        return;
 800216c:	bf00      	nop
    if (status != SX126X_STATUS_OK) {
     //   SendUSBDebugMessage("LoRa transmission failed");
    } else {
      //  SendUSBDebugMessage("LoRa test data sent successfully");
    }
}
 800216e:	3708      	adds	r7, #8
 8002170:	46bd      	mov	sp, r7
 8002172:	bd80      	pop	{r7, pc}
 8002174:	20000a0c 	.word	0x20000a0c
 8002178:	20000000 	.word	0x20000000
 800217c:	200009e0 	.word	0x200009e0
 8002180:	40020800 	.word	0x40020800
 8002184:	0003ffff 	.word	0x0003ffff

08002188 <SendUARTResponse>:

/**
  * @brief    UART
  */
void SendUARTResponse(const char* response)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	b082      	sub	sp, #8
 800218c:	af00      	add	r7, sp, #0
 800218e:	6078      	str	r0, [r7, #4]
    HAL_UART_Transmit(&huart1, (uint8_t*)response, strlen(response), 100);
 8002190:	6878      	ldr	r0, [r7, #4]
 8002192:	f7fe f87d 	bl	8000290 <strlen>
 8002196:	4603      	mov	r3, r0
 8002198:	b29a      	uxth	r2, r3
 800219a:	2364      	movs	r3, #100	@ 0x64
 800219c:	6879      	ldr	r1, [r7, #4]
 800219e:	4805      	ldr	r0, [pc, #20]	@ (80021b4 <SendUARTResponse+0x2c>)
 80021a0:	f005 fe5a 	bl	8007e58 <HAL_UART_Transmit>
    HAL_Delay(10);
 80021a4:	200a      	movs	r0, #10
 80021a6:	f001 ff69 	bl	800407c <HAL_Delay>
}
 80021aa:	bf00      	nop
 80021ac:	3708      	adds	r7, #8
 80021ae:	46bd      	mov	sp, r7
 80021b0:	bd80      	pop	{r7, pc}
 80021b2:	bf00      	nop
 80021b4:	200003a0 	.word	0x200003a0

080021b8 <PrintDataToUSB>:


/**
  * @brief     USB CDC
  */
void PrintDataToUSB(void) {
 80021b8:	b580      	push	{r7, lr}
 80021ba:	b0a6      	sub	sp, #152	@ 0x98
 80021bc:	af02      	add	r7, sp, #8
    if (!fpga_data.data_ready) return;
 80021be:	4b49      	ldr	r3, [pc, #292]	@ (80022e4 <PrintDataToUSB+0x12c>)
 80021c0:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 80021c4:	f893 3710 	ldrb.w	r3, [r3, #1808]	@ 0x710
 80021c8:	f083 0301 	eor.w	r3, r3, #1
 80021cc:	b2db      	uxtb	r3, r3
 80021ce:	2b00      	cmp	r3, #0
 80021d0:	f040 8084 	bne.w	80022dc <PrintDataToUSB+0x124>

    //      
    snprintf(usb_msg, sizeof(usb_msg), "Averaged FPGA Data [%lu cycles, 0-%d]:\r\n",
 80021d4:	4b44      	ldr	r3, [pc, #272]	@ (80022e8 <PrintDataToUSB+0x130>)
 80021d6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80021d8:	f241 3287 	movw	r2, #4999	@ 0x1387
 80021dc:	9200      	str	r2, [sp, #0]
 80021de:	4a43      	ldr	r2, [pc, #268]	@ (80022ec <PrintDataToUSB+0x134>)
 80021e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80021e4:	4842      	ldr	r0, [pc, #264]	@ (80022f0 <PrintDataToUSB+0x138>)
 80021e6:	f00d fb75 	bl	800f8d4 <sniprintf>
             params.cycle_number, DATA_SIZE-1);
    CDC_Transmit_FS((uint8_t*)usb_msg, strlen(usb_msg));
 80021ea:	4841      	ldr	r0, [pc, #260]	@ (80022f0 <PrintDataToUSB+0x138>)
 80021ec:	f7fe f850 	bl	8000290 <strlen>
 80021f0:	4603      	mov	r3, r0
 80021f2:	b29b      	uxth	r3, r3
 80021f4:	4619      	mov	r1, r3
 80021f6:	483e      	ldr	r0, [pc, #248]	@ (80022f0 <PrintDataToUSB+0x138>)
 80021f8:	f00a ff4c 	bl	800d094 <CDC_Transmit_FS>
    HAL_Delay(10);
 80021fc:	200a      	movs	r0, #10
 80021fe:	f001 ff3d 	bl	800407c <HAL_Delay>

    //    
    char data_line[128] = "";
 8002202:	f107 030c 	add.w	r3, r7, #12
 8002206:	2280      	movs	r2, #128	@ 0x80
 8002208:	2100      	movs	r1, #0
 800220a:	4618      	mov	r0, r3
 800220c:	f00d fc2b 	bl	800fa66 <memset>
    for (int i = 0; i < DATA_SIZE; i++) {
 8002210:	2300      	movs	r3, #0
 8002212:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8002216:	e05a      	b.n	80022ce <PrintDataToUSB+0x116>
        char val_str[12];
        snprintf(val_str, sizeof(val_str), "%6.1f ", averaged_fpga_data[i]); //   float
 8002218:	4a36      	ldr	r2, [pc, #216]	@ (80022f4 <PrintDataToUSB+0x13c>)
 800221a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800221e:	009b      	lsls	r3, r3, #2
 8002220:	4413      	add	r3, r2
 8002222:	681b      	ldr	r3, [r3, #0]
 8002224:	4618      	mov	r0, r3
 8002226:	f7fe f99f 	bl	8000568 <__aeabi_f2d>
 800222a:	4602      	mov	r2, r0
 800222c:	460b      	mov	r3, r1
 800222e:	4638      	mov	r0, r7
 8002230:	e9cd 2300 	strd	r2, r3, [sp]
 8002234:	4a30      	ldr	r2, [pc, #192]	@ (80022f8 <PrintDataToUSB+0x140>)
 8002236:	210c      	movs	r1, #12
 8002238:	f00d fb4c 	bl	800f8d4 <sniprintf>
        strncat(data_line, val_str, sizeof(data_line) - strlen(data_line) - 1);
 800223c:	f107 030c 	add.w	r3, r7, #12
 8002240:	4618      	mov	r0, r3
 8002242:	f7fe f825 	bl	8000290 <strlen>
 8002246:	4603      	mov	r3, r0
 8002248:	f1c3 027f 	rsb	r2, r3, #127	@ 0x7f
 800224c:	4639      	mov	r1, r7
 800224e:	f107 030c 	add.w	r3, r7, #12
 8002252:	4618      	mov	r0, r3
 8002254:	f00d fc1c 	bl	800fa90 <strncat>

        //       
        if ((i+1) % VALUES_PER_LINE == 0 || i == DATA_SIZE-1) {
 8002258:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800225c:	1c59      	adds	r1, r3, #1
 800225e:	4b27      	ldr	r3, [pc, #156]	@ (80022fc <PrintDataToUSB+0x144>)
 8002260:	fb83 2301 	smull	r2, r3, r3, r1
 8002264:	109a      	asrs	r2, r3, #2
 8002266:	17cb      	asrs	r3, r1, #31
 8002268:	1ad2      	subs	r2, r2, r3
 800226a:	4613      	mov	r3, r2
 800226c:	009b      	lsls	r3, r3, #2
 800226e:	4413      	add	r3, r2
 8002270:	005b      	lsls	r3, r3, #1
 8002272:	1aca      	subs	r2, r1, r3
 8002274:	2a00      	cmp	r2, #0
 8002276:	d005      	beq.n	8002284 <PrintDataToUSB+0xcc>
 8002278:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800227c:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002280:	4293      	cmp	r3, r2
 8002282:	d11f      	bne.n	80022c4 <PrintDataToUSB+0x10c>
            strncat(data_line, "\r\n", sizeof(data_line) - strlen(data_line) - 1);
 8002284:	f107 030c 	add.w	r3, r7, #12
 8002288:	4618      	mov	r0, r3
 800228a:	f7fe f801 	bl	8000290 <strlen>
 800228e:	4603      	mov	r3, r0
 8002290:	f1c3 027f 	rsb	r2, r3, #127	@ 0x7f
 8002294:	f107 030c 	add.w	r3, r7, #12
 8002298:	4919      	ldr	r1, [pc, #100]	@ (8002300 <PrintDataToUSB+0x148>)
 800229a:	4618      	mov	r0, r3
 800229c:	f00d fbf8 	bl	800fa90 <strncat>
            CDC_Transmit_FS((uint8_t*)data_line, strlen(data_line));
 80022a0:	f107 030c 	add.w	r3, r7, #12
 80022a4:	4618      	mov	r0, r3
 80022a6:	f7fd fff3 	bl	8000290 <strlen>
 80022aa:	4603      	mov	r3, r0
 80022ac:	b29a      	uxth	r2, r3
 80022ae:	f107 030c 	add.w	r3, r7, #12
 80022b2:	4611      	mov	r1, r2
 80022b4:	4618      	mov	r0, r3
 80022b6:	f00a feed 	bl	800d094 <CDC_Transmit_FS>
            HAL_Delay(10);
 80022ba:	200a      	movs	r0, #10
 80022bc:	f001 fede 	bl	800407c <HAL_Delay>
            data_line[0] = '\0'; //  
 80022c0:	2300      	movs	r3, #0
 80022c2:	733b      	strb	r3, [r7, #12]
    for (int i = 0; i < DATA_SIZE; i++) {
 80022c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022c8:	3301      	adds	r3, #1
 80022ca:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 80022ce:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80022d2:	f241 3287 	movw	r2, #4999	@ 0x1387
 80022d6:	4293      	cmp	r3, r2
 80022d8:	dd9e      	ble.n	8002218 <PrintDataToUSB+0x60>
 80022da:	e000      	b.n	80022de <PrintDataToUSB+0x126>
    if (!fpga_data.data_ready) return;
 80022dc:	bf00      	nop
        }
    }
}
 80022de:	3790      	adds	r7, #144	@ 0x90
 80022e0:	46bd      	mov	sp, r7
 80022e2:	bd80      	pop	{r7, pc}
 80022e4:	20000a1c 	.word	0x20000a1c
 80022e8:	2000a678 	.word	0x2000a678
 80022ec:	080132ac 	.word	0x080132ac
 80022f0:	20000438 	.word	0x20000438
 80022f4:	20005844 	.word	0x20005844
 80022f8:	080132d8 	.word	0x080132d8
 80022fc:	66666667 	.word	0x66666667
 8002300:	080132e0 	.word	0x080132e0

08002304 <FPGA_LoadConfig>:
/**
  * @brief    
  * @param config_data    
  * @param size   
  */
void FPGA_LoadConfig(void) {
 8002304:	b580      	push	{r7, lr}
 8002306:	b08e      	sub	sp, #56	@ 0x38
 8002308:	af00      	add	r7, sp, #0
	 GPIO_InitTypeDef GPIO_InitStruct = {0};
 800230a:	1d3b      	adds	r3, r7, #4
 800230c:	2200      	movs	r2, #0
 800230e:	601a      	str	r2, [r3, #0]
 8002310:	605a      	str	r2, [r3, #4]
 8002312:	609a      	str	r2, [r3, #8]
 8002314:	60da      	str	r2, [r3, #12]
 8002316:	611a      	str	r2, [r3, #16]

	    // 1.   (  )
	    GPIO_InitStruct.Pin = GPIO_PIN_8 | GPIO_PIN_9 | GPIO_PIN_10 | GPIO_PIN_11;
 8002318:	f44f 6370 	mov.w	r3, #3840	@ 0xf00
 800231c:	607b      	str	r3, [r7, #4]
	    GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800231e:	2301      	movs	r3, #1
 8002320:	60bb      	str	r3, [r7, #8]
	    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002322:	2300      	movs	r3, #0
 8002324:	60fb      	str	r3, [r7, #12]
	    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002326:	2303      	movs	r3, #3
 8002328:	613b      	str	r3, [r7, #16]
	    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800232a:	1d3b      	adds	r3, r7, #4
 800232c:	4619      	mov	r1, r3
 800232e:	4895      	ldr	r0, [pc, #596]	@ (8002584 <FPGA_LoadConfig+0x280>)
 8002330:	f002 fb64 	bl	80049fc <HAL_GPIO_Init>

	    GPIO_InitStruct.Pin = GPIO_PIN_15;
 8002334:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8002338:	607b      	str	r3, [r7, #4]
	    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800233a:	1d3b      	adds	r3, r7, #4
 800233c:	4619      	mov	r1, r3
 800233e:	4892      	ldr	r0, [pc, #584]	@ (8002588 <FPGA_LoadConfig+0x284>)
 8002340:	f002 fb5c 	bl	80049fc <HAL_GPIO_Init>

	    GPIO_InitStruct.Pin = GPIO_PIN_8;
 8002344:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002348:	607b      	str	r3, [r7, #4]
	    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800234a:	1d3b      	adds	r3, r7, #4
 800234c:	4619      	mov	r1, r3
 800234e:	488f      	ldr	r0, [pc, #572]	@ (800258c <FPGA_LoadConfig+0x288>)
 8002350:	f002 fb54 	bl	80049fc <HAL_GPIO_Init>

	    // 2.   
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);   // TH_CS = 1
 8002354:	2201      	movs	r2, #1
 8002356:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800235a:	488a      	ldr	r0, [pc, #552]	@ (8002584 <FPGA_LoadConfig+0x280>)
 800235c:	f002 fd02 	bl	8004d64 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);   // CE = 1
 8002360:	2201      	movs	r2, #1
 8002362:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002366:	4887      	ldr	r0, [pc, #540]	@ (8002584 <FPGA_LoadConfig+0x280>)
 8002368:	f002 fcfc 	bl	8004d64 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET); // CLK = 0
 800236c:	2200      	movs	r2, #0
 800236e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002372:	4884      	ldr	r0, [pc, #528]	@ (8002584 <FPGA_LoadConfig+0x280>)
 8002374:	f002 fcf6 	bl	8004d64 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_11, GPIO_PIN_RESET); // DATA = 0
 8002378:	2200      	movs	r2, #0
 800237a:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800237e:	4881      	ldr	r0, [pc, #516]	@ (8002584 <FPGA_LoadConfig+0x280>)
 8002380:	f002 fcf0 	bl	8004d64 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET); // nCONFIG = 0
 8002384:	2200      	movs	r2, #0
 8002386:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800238a:	487f      	ldr	r0, [pc, #508]	@ (8002588 <FPGA_LoadConfig+0x284>)
 800238c:	f002 fcea 	bl	8004d64 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_SET);   // CSO = 1
 8002390:	2201      	movs	r2, #1
 8002392:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002396:	487d      	ldr	r0, [pc, #500]	@ (800258c <FPGA_LoadConfig+0x288>)
 8002398:	f002 fce4 	bl	8004d64 <HAL_GPIO_WritePin>

	    // 3. :        
	    HAL_Delay(100); //  100   
 800239c:	2064      	movs	r0, #100	@ 0x64
 800239e:	f001 fe6d 	bl	800407c <HAL_Delay>

	    // 4.     
	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_RESET); // nCONFIG = 0
 80023a2:	2200      	movs	r2, #0
 80023a4:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023a8:	4877      	ldr	r0, [pc, #476]	@ (8002588 <FPGA_LoadConfig+0x284>)
 80023aa:	f002 fcdb 	bl	8004d64 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_RESET);  // CE = 0
 80023ae:	2200      	movs	r2, #0
 80023b0:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80023b4:	4873      	ldr	r0, [pc, #460]	@ (8002584 <FPGA_LoadConfig+0x280>)
 80023b6:	f002 fcd5 	bl	8004d64 <HAL_GPIO_WritePin>
	    HAL_Delay(5); //   5  ( 1 )
 80023ba:	2005      	movs	r0, #5
 80023bc:	f001 fe5e 	bl	800407c <HAL_Delay>

	    // 5.  
	    HAL_GPIO_WritePin(GPIOA, GPIO_PIN_15, GPIO_PIN_SET);   // nCONFIG = 1
 80023c0:	2201      	movs	r2, #1
 80023c2:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80023c6:	4870      	ldr	r0, [pc, #448]	@ (8002588 <FPGA_LoadConfig+0x284>)
 80023c8:	f002 fccc 	bl	8004d64 <HAL_GPIO_WritePin>

	    // 6.    ()
	    HAL_Delay(3); //   3 
 80023cc:	2003      	movs	r0, #3
 80023ce:	f001 fe55 	bl	800407c <HAL_Delay>

	    // 7.    ( )
	    const uint8_t *config_data = fpga_config;
 80023d2:	4b6f      	ldr	r3, [pc, #444]	@ (8002590 <FPGA_LoadConfig+0x28c>)
 80023d4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	    uint32_t config_size = sizeof(fpga_config);
 80023d6:	4b6f      	ldr	r3, [pc, #444]	@ (8002594 <FPGA_LoadConfig+0x290>)
 80023d8:	62bb      	str	r3, [r7, #40]	@ 0x28

	    GPIO_TypeDef* data_port = GPIOC;
 80023da:	4b6a      	ldr	r3, [pc, #424]	@ (8002584 <FPGA_LoadConfig+0x280>)
 80023dc:	627b      	str	r3, [r7, #36]	@ 0x24
	    GPIO_TypeDef* clk_port = GPIOC;
 80023de:	4b69      	ldr	r3, [pc, #420]	@ (8002584 <FPGA_LoadConfig+0x280>)
 80023e0:	623b      	str	r3, [r7, #32]
	    uint16_t data_pin = GPIO_PIN_11;
 80023e2:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 80023e6:	83fb      	strh	r3, [r7, #30]
	    uint16_t clk_pin = GPIO_PIN_10;
 80023e8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80023ec:	83bb      	strh	r3, [r7, #28]

	    for (uint32_t i = 0; i < config_size; i++) {
 80023ee:	2300      	movs	r3, #0
 80023f0:	637b      	str	r3, [r7, #52]	@ 0x34
 80023f2:	e0be      	b.n	8002572 <FPGA_LoadConfig+0x26e>
	        uint8_t byte = config_data[i];
 80023f4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80023f6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80023f8:	4413      	add	r3, r2
 80023fa:	781b      	ldrb	r3, [r3, #0]
 80023fc:	76fb      	strb	r3, [r7, #27]

	        //     (  )
	        //  0
	        if (byte & 0x01) data_port->BSRR = data_pin;
 80023fe:	7efb      	ldrb	r3, [r7, #27]
 8002400:	f003 0301 	and.w	r3, r3, #1
 8002404:	2b00      	cmp	r3, #0
 8002406:	d003      	beq.n	8002410 <FPGA_LoadConfig+0x10c>
 8002408:	8bfa      	ldrh	r2, [r7, #30]
 800240a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800240c:	619a      	str	r2, [r3, #24]
 800240e:	e003      	b.n	8002418 <FPGA_LoadConfig+0x114>
	        else data_port->BSRR = (uint32_t)data_pin << 16;
 8002410:	8bfb      	ldrh	r3, [r7, #30]
 8002412:	041a      	lsls	r2, r3, #16
 8002414:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002416:	619a      	str	r2, [r3, #24]
	        __NOP(); __NOP();
 8002418:	bf00      	nop
 800241a:	bf00      	nop
	        clk_port->BSRR = clk_pin;
 800241c:	8bba      	ldrh	r2, [r7, #28]
 800241e:	6a3b      	ldr	r3, [r7, #32]
 8002420:	619a      	str	r2, [r3, #24]
	        __NOP();
 8002422:	bf00      	nop
	        clk_port->BSRR = (uint32_t)clk_pin << 16;
 8002424:	8bbb      	ldrh	r3, [r7, #28]
 8002426:	041a      	lsls	r2, r3, #16
 8002428:	6a3b      	ldr	r3, [r7, #32]
 800242a:	619a      	str	r2, [r3, #24]

	        //  1
	        if (byte & 0x02) data_port->BSRR = data_pin;
 800242c:	7efb      	ldrb	r3, [r7, #27]
 800242e:	f003 0302 	and.w	r3, r3, #2
 8002432:	2b00      	cmp	r3, #0
 8002434:	d003      	beq.n	800243e <FPGA_LoadConfig+0x13a>
 8002436:	8bfa      	ldrh	r2, [r7, #30]
 8002438:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800243a:	619a      	str	r2, [r3, #24]
 800243c:	e003      	b.n	8002446 <FPGA_LoadConfig+0x142>
	        else data_port->BSRR = (uint32_t)data_pin << 16;
 800243e:	8bfb      	ldrh	r3, [r7, #30]
 8002440:	041a      	lsls	r2, r3, #16
 8002442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002444:	619a      	str	r2, [r3, #24]
	        __NOP(); __NOP();
 8002446:	bf00      	nop
 8002448:	bf00      	nop
	        clk_port->BSRR = clk_pin;
 800244a:	8bba      	ldrh	r2, [r7, #28]
 800244c:	6a3b      	ldr	r3, [r7, #32]
 800244e:	619a      	str	r2, [r3, #24]
	        __NOP();
 8002450:	bf00      	nop
	        clk_port->BSRR = (uint32_t)clk_pin << 16;
 8002452:	8bbb      	ldrh	r3, [r7, #28]
 8002454:	041a      	lsls	r2, r3, #16
 8002456:	6a3b      	ldr	r3, [r7, #32]
 8002458:	619a      	str	r2, [r3, #24]

	        //  2
	        if (byte & 0x04) data_port->BSRR = data_pin;
 800245a:	7efb      	ldrb	r3, [r7, #27]
 800245c:	f003 0304 	and.w	r3, r3, #4
 8002460:	2b00      	cmp	r3, #0
 8002462:	d003      	beq.n	800246c <FPGA_LoadConfig+0x168>
 8002464:	8bfa      	ldrh	r2, [r7, #30]
 8002466:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002468:	619a      	str	r2, [r3, #24]
 800246a:	e003      	b.n	8002474 <FPGA_LoadConfig+0x170>
	        else data_port->BSRR = (uint32_t)data_pin << 16;
 800246c:	8bfb      	ldrh	r3, [r7, #30]
 800246e:	041a      	lsls	r2, r3, #16
 8002470:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002472:	619a      	str	r2, [r3, #24]
	        __NOP(); __NOP();
 8002474:	bf00      	nop
 8002476:	bf00      	nop
	        clk_port->BSRR = clk_pin;
 8002478:	8bba      	ldrh	r2, [r7, #28]
 800247a:	6a3b      	ldr	r3, [r7, #32]
 800247c:	619a      	str	r2, [r3, #24]
	        __NOP();
 800247e:	bf00      	nop
	        clk_port->BSRR = (uint32_t)clk_pin << 16;
 8002480:	8bbb      	ldrh	r3, [r7, #28]
 8002482:	041a      	lsls	r2, r3, #16
 8002484:	6a3b      	ldr	r3, [r7, #32]
 8002486:	619a      	str	r2, [r3, #24]

	        //  3
	        if (byte & 0x08) data_port->BSRR = data_pin;
 8002488:	7efb      	ldrb	r3, [r7, #27]
 800248a:	f003 0308 	and.w	r3, r3, #8
 800248e:	2b00      	cmp	r3, #0
 8002490:	d003      	beq.n	800249a <FPGA_LoadConfig+0x196>
 8002492:	8bfa      	ldrh	r2, [r7, #30]
 8002494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002496:	619a      	str	r2, [r3, #24]
 8002498:	e003      	b.n	80024a2 <FPGA_LoadConfig+0x19e>
	        else data_port->BSRR = (uint32_t)data_pin << 16;
 800249a:	8bfb      	ldrh	r3, [r7, #30]
 800249c:	041a      	lsls	r2, r3, #16
 800249e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024a0:	619a      	str	r2, [r3, #24]
	        __NOP(); __NOP();
 80024a2:	bf00      	nop
 80024a4:	bf00      	nop
	        clk_port->BSRR = clk_pin;
 80024a6:	8bba      	ldrh	r2, [r7, #28]
 80024a8:	6a3b      	ldr	r3, [r7, #32]
 80024aa:	619a      	str	r2, [r3, #24]
	        __NOP();
 80024ac:	bf00      	nop
	        clk_port->BSRR = (uint32_t)clk_pin << 16;
 80024ae:	8bbb      	ldrh	r3, [r7, #28]
 80024b0:	041a      	lsls	r2, r3, #16
 80024b2:	6a3b      	ldr	r3, [r7, #32]
 80024b4:	619a      	str	r2, [r3, #24]

	        //  4
	        if (byte & 0x10) data_port->BSRR = data_pin;
 80024b6:	7efb      	ldrb	r3, [r7, #27]
 80024b8:	f003 0310 	and.w	r3, r3, #16
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d003      	beq.n	80024c8 <FPGA_LoadConfig+0x1c4>
 80024c0:	8bfa      	ldrh	r2, [r7, #30]
 80024c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024c4:	619a      	str	r2, [r3, #24]
 80024c6:	e003      	b.n	80024d0 <FPGA_LoadConfig+0x1cc>
	        else data_port->BSRR = (uint32_t)data_pin << 16;
 80024c8:	8bfb      	ldrh	r3, [r7, #30]
 80024ca:	041a      	lsls	r2, r3, #16
 80024cc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024ce:	619a      	str	r2, [r3, #24]
	        __NOP(); __NOP();
 80024d0:	bf00      	nop
 80024d2:	bf00      	nop
	        clk_port->BSRR = clk_pin;
 80024d4:	8bba      	ldrh	r2, [r7, #28]
 80024d6:	6a3b      	ldr	r3, [r7, #32]
 80024d8:	619a      	str	r2, [r3, #24]
	        __NOP();
 80024da:	bf00      	nop
	        clk_port->BSRR = (uint32_t)clk_pin << 16;
 80024dc:	8bbb      	ldrh	r3, [r7, #28]
 80024de:	041a      	lsls	r2, r3, #16
 80024e0:	6a3b      	ldr	r3, [r7, #32]
 80024e2:	619a      	str	r2, [r3, #24]

	        //  5
	        if (byte & 0x20) data_port->BSRR = data_pin;
 80024e4:	7efb      	ldrb	r3, [r7, #27]
 80024e6:	f003 0320 	and.w	r3, r3, #32
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d003      	beq.n	80024f6 <FPGA_LoadConfig+0x1f2>
 80024ee:	8bfa      	ldrh	r2, [r7, #30]
 80024f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024f2:	619a      	str	r2, [r3, #24]
 80024f4:	e003      	b.n	80024fe <FPGA_LoadConfig+0x1fa>
	        else data_port->BSRR = (uint32_t)data_pin << 16;
 80024f6:	8bfb      	ldrh	r3, [r7, #30]
 80024f8:	041a      	lsls	r2, r3, #16
 80024fa:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80024fc:	619a      	str	r2, [r3, #24]
	        __NOP(); __NOP();
 80024fe:	bf00      	nop
 8002500:	bf00      	nop
	        clk_port->BSRR = clk_pin;
 8002502:	8bba      	ldrh	r2, [r7, #28]
 8002504:	6a3b      	ldr	r3, [r7, #32]
 8002506:	619a      	str	r2, [r3, #24]
	        __NOP();
 8002508:	bf00      	nop
	        clk_port->BSRR = (uint32_t)clk_pin << 16;
 800250a:	8bbb      	ldrh	r3, [r7, #28]
 800250c:	041a      	lsls	r2, r3, #16
 800250e:	6a3b      	ldr	r3, [r7, #32]
 8002510:	619a      	str	r2, [r3, #24]

	        //  6
	        if (byte & 0x40) data_port->BSRR = data_pin;
 8002512:	7efb      	ldrb	r3, [r7, #27]
 8002514:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002518:	2b00      	cmp	r3, #0
 800251a:	d003      	beq.n	8002524 <FPGA_LoadConfig+0x220>
 800251c:	8bfa      	ldrh	r2, [r7, #30]
 800251e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002520:	619a      	str	r2, [r3, #24]
 8002522:	e003      	b.n	800252c <FPGA_LoadConfig+0x228>
	        else data_port->BSRR = (uint32_t)data_pin << 16;
 8002524:	8bfb      	ldrh	r3, [r7, #30]
 8002526:	041a      	lsls	r2, r3, #16
 8002528:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800252a:	619a      	str	r2, [r3, #24]
	        __NOP(); __NOP();
 800252c:	bf00      	nop
 800252e:	bf00      	nop
	        clk_port->BSRR = clk_pin;
 8002530:	8bba      	ldrh	r2, [r7, #28]
 8002532:	6a3b      	ldr	r3, [r7, #32]
 8002534:	619a      	str	r2, [r3, #24]
	        __NOP();
 8002536:	bf00      	nop
	        clk_port->BSRR = (uint32_t)clk_pin << 16;
 8002538:	8bbb      	ldrh	r3, [r7, #28]
 800253a:	041a      	lsls	r2, r3, #16
 800253c:	6a3b      	ldr	r3, [r7, #32]
 800253e:	619a      	str	r2, [r3, #24]

	        //  7
	        if (byte & 0x80) data_port->BSRR = data_pin;
 8002540:	f997 301b 	ldrsb.w	r3, [r7, #27]
 8002544:	2b00      	cmp	r3, #0
 8002546:	da03      	bge.n	8002550 <FPGA_LoadConfig+0x24c>
 8002548:	8bfa      	ldrh	r2, [r7, #30]
 800254a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800254c:	619a      	str	r2, [r3, #24]
 800254e:	e003      	b.n	8002558 <FPGA_LoadConfig+0x254>
	        else data_port->BSRR = (uint32_t)data_pin << 16;
 8002550:	8bfb      	ldrh	r3, [r7, #30]
 8002552:	041a      	lsls	r2, r3, #16
 8002554:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002556:	619a      	str	r2, [r3, #24]
	        __NOP(); __NOP();
 8002558:	bf00      	nop
 800255a:	bf00      	nop
	        clk_port->BSRR = clk_pin;
 800255c:	8bba      	ldrh	r2, [r7, #28]
 800255e:	6a3b      	ldr	r3, [r7, #32]
 8002560:	619a      	str	r2, [r3, #24]
	        __NOP();
 8002562:	bf00      	nop
	        clk_port->BSRR = (uint32_t)clk_pin << 16;
 8002564:	8bbb      	ldrh	r3, [r7, #28]
 8002566:	041a      	lsls	r2, r3, #16
 8002568:	6a3b      	ldr	r3, [r7, #32]
 800256a:	619a      	str	r2, [r3, #24]
	    for (uint32_t i = 0; i < config_size; i++) {
 800256c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800256e:	3301      	adds	r3, #1
 8002570:	637b      	str	r3, [r7, #52]	@ 0x34
 8002572:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 8002574:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002576:	429a      	cmp	r2, r3
 8002578:	f4ff af3c 	bcc.w	80023f4 <FPGA_LoadConfig+0xf0>
	    }

	    // 8.   (   )
	    for (int i = 0; i < 12; i++) { //   12
 800257c:	2300      	movs	r3, #0
 800257e:	633b      	str	r3, [r7, #48]	@ 0x30
 8002580:	e018      	b.n	80025b4 <FPGA_LoadConfig+0x2b0>
 8002582:	bf00      	nop
 8002584:	40020800 	.word	0x40020800
 8002588:	40020000 	.word	0x40020000
 800258c:	40020400 	.word	0x40020400
 8002590:	08013408 	.word	0x08013408
 8002594:	00059d8b 	.word	0x00059d8b
	        clk_port->BSRR = clk_pin;
 8002598:	8bba      	ldrh	r2, [r7, #28]
 800259a:	6a3b      	ldr	r3, [r7, #32]
 800259c:	619a      	str	r2, [r3, #24]
	        __NOP(); __NOP();
 800259e:	bf00      	nop
 80025a0:	bf00      	nop
	        clk_port->BSRR = (uint32_t)clk_pin << 16;
 80025a2:	8bbb      	ldrh	r3, [r7, #28]
 80025a4:	041a      	lsls	r2, r3, #16
 80025a6:	6a3b      	ldr	r3, [r7, #32]
 80025a8:	619a      	str	r2, [r3, #24]
	        __NOP(); __NOP();
 80025aa:	bf00      	nop
 80025ac:	bf00      	nop
	    for (int i = 0; i < 12; i++) { //   12
 80025ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025b0:	3301      	adds	r3, #1
 80025b2:	633b      	str	r3, [r7, #48]	@ 0x30
 80025b4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80025b6:	2b0b      	cmp	r3, #11
 80025b8:	ddee      	ble.n	8002598 <FPGA_LoadConfig+0x294>
	    }

	    // 9.     
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_9, GPIO_PIN_SET);   // CE = 1
 80025ba:	2201      	movs	r2, #1
 80025bc:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80025c0:	480c      	ldr	r0, [pc, #48]	@ (80025f4 <FPGA_LoadConfig+0x2f0>)
 80025c2:	f002 fbcf 	bl	8004d64 <HAL_GPIO_WritePin>
	    HAL_Delay(3); //   3 
 80025c6:	2003      	movs	r0, #3
 80025c8:	f001 fd58 	bl	800407c <HAL_Delay>

	    // 10.  
	    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);  // TH_CS = 0
 80025cc:	2200      	movs	r2, #0
 80025ce:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025d2:	4808      	ldr	r0, [pc, #32]	@ (80025f4 <FPGA_LoadConfig+0x2f0>)
 80025d4:	f002 fbc6 	bl	8004d64 <HAL_GPIO_WritePin>
	    HAL_GPIO_WritePin(GPIOB, GPIO_PIN_8, GPIO_PIN_RESET);  // CSO = 0
 80025d8:	2200      	movs	r2, #0
 80025da:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80025de:	4806      	ldr	r0, [pc, #24]	@ (80025f8 <FPGA_LoadConfig+0x2f4>)
 80025e0:	f002 fbc0 	bl	8004d64 <HAL_GPIO_WritePin>

	    // 11.    
	    HAL_Delay(5); //   5 
 80025e4:	2005      	movs	r0, #5
 80025e6:	f001 fd49 	bl	800407c <HAL_Delay>
}
 80025ea:	bf00      	nop
 80025ec:	3738      	adds	r7, #56	@ 0x38
 80025ee:	46bd      	mov	sp, r7
 80025f0:	bd80      	pop	{r7, pc}
 80025f2:	bf00      	nop
 80025f4:	40020800 	.word	0x40020800
 80025f8:	40020400 	.word	0x40020400

080025fc <ReadFPGAData>:


/**
  * @brief          
  */
void ReadFPGAData(void) {
 80025fc:	b580      	push	{r7, lr}
 80025fe:	b08c      	sub	sp, #48	@ 0x30
 8002600:	af02      	add	r7, sp, #8
    //    
    memset(averaged_fpga_data, 0, sizeof(averaged_fpga_data));
 8002602:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002606:	2100      	movs	r1, #0
 8002608:	4891      	ldr	r0, [pc, #580]	@ (8002850 <ReadFPGAData+0x254>)
 800260a:	f00d fa2c 	bl	800fa66 <memset>
    averaging_complete = false;
 800260e:	4b91      	ldr	r3, [pc, #580]	@ (8002854 <ReadFPGAData+0x258>)
 8002610:	2200      	movs	r2, #0
 8002612:	701a      	strb	r2, [r3, #0]

    //     
    uint32_t cycles = params.cycle_number;
 8002614:	4b90      	ldr	r3, [pc, #576]	@ (8002858 <ReadFPGAData+0x25c>)
 8002616:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8002618:	627b      	str	r3, [r7, #36]	@ 0x24
    float threshold = params.threshold; //    
 800261a:	4b8f      	ldr	r3, [pc, #572]	@ (8002858 <ReadFPGAData+0x25c>)
 800261c:	699b      	ldr	r3, [r3, #24]
 800261e:	60bb      	str	r3, [r7, #8]

    if (cycles == 0) {
 8002620:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002622:	2b00      	cmp	r3, #0
 8002624:	d101      	bne.n	800262a <ReadFPGAData+0x2e>
        cycles = 1; //   
 8002626:	2301      	movs	r3, #1
 8002628:	627b      	str	r3, [r7, #36]	@ 0x24
    }

    snprintf(usb_msg, sizeof(usb_msg), "Starting %lu averaging cycles with threshold: %.1f", cycles, threshold);
 800262a:	68b8      	ldr	r0, [r7, #8]
 800262c:	f7fd ff9c 	bl	8000568 <__aeabi_f2d>
 8002630:	4602      	mov	r2, r0
 8002632:	460b      	mov	r3, r1
 8002634:	e9cd 2300 	strd	r2, r3, [sp]
 8002638:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800263a:	4a88      	ldr	r2, [pc, #544]	@ (800285c <ReadFPGAData+0x260>)
 800263c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8002640:	4887      	ldr	r0, [pc, #540]	@ (8002860 <ReadFPGAData+0x264>)
 8002642:	f00d f947 	bl	800f8d4 <sniprintf>
   // SendUSBDebugMessage(usb_msg);

    uint32_t valid_cycles = 0; //    (  )
 8002646:	2300      	movs	r3, #0
 8002648:	623b      	str	r3, [r7, #32]

    for (uint32_t cycle = 0; cycle < cycles; cycle++) {
 800264a:	2300      	movs	r3, #0
 800264c:	61fb      	str	r3, [r7, #28]
 800264e:	e0b7      	b.n	80027c0 <ReadFPGAData+0x1c4>
        //  START    
        GenerateStartPulse();
 8002650:	f7fe fd24 	bl	800109c <GenerateStartPulse>

        //      
        HAL_Delay(1);
 8002654:	2001      	movs	r0, #1
 8002656:	f001 fd11 	bl	800407c <HAL_Delay>

        bool threshold_exceeded = false; //   
 800265a:	2300      	movs	r3, #0
 800265c:	76fb      	strb	r3, [r7, #27]
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 800265e:	b672      	cpsid	i
}
 8002660:	bf00      	nop

        //        
        __disable_irq(); //     

        for (int i = 0; i < DATA_SIZE; i++) {
 8002662:	2300      	movs	r3, #0
 8002664:	617b      	str	r3, [r7, #20]
 8002666:	e02e      	b.n	80026c6 <ReadFPGAData+0xca>
            //   -       
            uint16_t value = fpga_reg[0];
 8002668:	4b7e      	ldr	r3, [pc, #504]	@ (8002864 <ReadFPGAData+0x268>)
 800266a:	681b      	ldr	r3, [r3, #0]
 800266c:	881b      	ldrh	r3, [r3, #0]
 800266e:	80fb      	strh	r3, [r7, #6]
            uint16_t raw_value = value & 0x0FFF - 2048; //  12- 
 8002670:	88fb      	ldrh	r3, [r7, #6]
 8002672:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8002676:	80bb      	strh	r3, [r7, #4]

            //   ( )
            if (abs((int16_t)raw_value) > threshold) { // 2048 -    12- 
 8002678:	f9b7 3004 	ldrsh.w	r3, [r7, #4]
 800267c:	2b00      	cmp	r3, #0
 800267e:	bfb8      	it	lt
 8002680:	425b      	neglt	r3, r3
 8002682:	b29b      	uxth	r3, r3
 8002684:	ee07 3a90 	vmov	s15, r3
 8002688:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 800268c:	ed97 7a02 	vldr	s14, [r7, #8]
 8002690:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8002694:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002698:	d504      	bpl.n	80026a4 <ReadFPGAData+0xa8>
                threshold_exceeded = true;
 800269a:	2301      	movs	r3, #1
 800269c:	76fb      	strb	r3, [r7, #27]
  __ASM volatile ("cpsie i" : : : "memory");
 800269e:	b662      	cpsie	i
}
 80026a0:	bf00      	nop
                __enable_irq(); //    
                break; //     
 80026a2:	e015      	b.n	80026d0 <ReadFPGAData+0xd4>
            }

            temp_fpga_buffer[i] = raw_value;
 80026a4:	4970      	ldr	r1, [pc, #448]	@ (8002868 <ReadFPGAData+0x26c>)
 80026a6:	697b      	ldr	r3, [r7, #20]
 80026a8:	88ba      	ldrh	r2, [r7, #4]
 80026aa:	f821 2013 	strh.w	r2, [r1, r3, lsl #1]

            //      
            for(volatile int j = 0; j < 10; j++);
 80026ae:	2300      	movs	r3, #0
 80026b0:	603b      	str	r3, [r7, #0]
 80026b2:	e002      	b.n	80026ba <ReadFPGAData+0xbe>
 80026b4:	683b      	ldr	r3, [r7, #0]
 80026b6:	3301      	adds	r3, #1
 80026b8:	603b      	str	r3, [r7, #0]
 80026ba:	683b      	ldr	r3, [r7, #0]
 80026bc:	2b09      	cmp	r3, #9
 80026be:	ddf9      	ble.n	80026b4 <ReadFPGAData+0xb8>
        for (int i = 0; i < DATA_SIZE; i++) {
 80026c0:	697b      	ldr	r3, [r7, #20]
 80026c2:	3301      	adds	r3, #1
 80026c4:	617b      	str	r3, [r7, #20]
 80026c6:	697b      	ldr	r3, [r7, #20]
 80026c8:	f241 3287 	movw	r2, #4999	@ 0x1387
 80026cc:	4293      	cmp	r3, r2
 80026ce:	ddcb      	ble.n	8002668 <ReadFPGAData+0x6c>
  __ASM volatile ("cpsie i" : : : "memory");
 80026d0:	b662      	cpsie	i
}
 80026d2:	bf00      	nop
        }

        __enable_irq(); //   

        //   ,   
        if (threshold_exceeded) {
 80026d4:	7efb      	ldrb	r3, [r7, #27]
 80026d6:	2b00      	cmp	r3, #0
 80026d8:	d008      	beq.n	80026ec <ReadFPGAData+0xf0>
            snprintf(usb_msg, sizeof(usb_msg), "Cycle %lu skipped - threshold exceeded", cycle + 1);
 80026da:	69fb      	ldr	r3, [r7, #28]
 80026dc:	3301      	adds	r3, #1
 80026de:	4a63      	ldr	r2, [pc, #396]	@ (800286c <ReadFPGAData+0x270>)
 80026e0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80026e4:	485e      	ldr	r0, [pc, #376]	@ (8002860 <ReadFPGAData+0x264>)
 80026e6:	f00d f8f5 	bl	800f8d4 <sniprintf>
           // SendUSBDebugMessage(usb_msg);
            continue; //     
 80026ea:	e066      	b.n	80027ba <ReadFPGAData+0x1be>
        }

        //      
        valid_cycles++;
 80026ec:	6a3b      	ldr	r3, [r7, #32]
 80026ee:	3301      	adds	r3, #1
 80026f0:	623b      	str	r3, [r7, #32]
        for (int i = 0; i < DATA_SIZE; i++) {
 80026f2:	2300      	movs	r3, #0
 80026f4:	613b      	str	r3, [r7, #16]
 80026f6:	e039      	b.n	800276c <ReadFPGAData+0x170>
            //    -  ,  - 
            if (valid_cycles == 1) {
 80026f8:	6a3b      	ldr	r3, [r7, #32]
 80026fa:	2b01      	cmp	r3, #1
 80026fc:	d10e      	bne.n	800271c <ReadFPGAData+0x120>
                averaged_fpga_data[i] = (float)temp_fpga_buffer[i];
 80026fe:	4a5a      	ldr	r2, [pc, #360]	@ (8002868 <ReadFPGAData+0x26c>)
 8002700:	693b      	ldr	r3, [r7, #16]
 8002702:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002706:	ee07 3a90 	vmov	s15, r3
 800270a:	eef8 7a67 	vcvt.f32.u32	s15, s15
 800270e:	4a50      	ldr	r2, [pc, #320]	@ (8002850 <ReadFPGAData+0x254>)
 8002710:	693b      	ldr	r3, [r7, #16]
 8002712:	009b      	lsls	r3, r3, #2
 8002714:	4413      	add	r3, r2
 8002716:	edc3 7a00 	vstr	s15, [r3]
 800271a:	e024      	b.n	8002766 <ReadFPGAData+0x16a>
            } else {
                // : ( *  + ) / ( + 1)
                averaged_fpga_data[i] = (averaged_fpga_data[i] * (valid_cycles - 1) + (float)temp_fpga_buffer[i]) / valid_cycles;
 800271c:	4a4c      	ldr	r2, [pc, #304]	@ (8002850 <ReadFPGAData+0x254>)
 800271e:	693b      	ldr	r3, [r7, #16]
 8002720:	009b      	lsls	r3, r3, #2
 8002722:	4413      	add	r3, r2
 8002724:	ed93 7a00 	vldr	s14, [r3]
 8002728:	6a3b      	ldr	r3, [r7, #32]
 800272a:	3b01      	subs	r3, #1
 800272c:	ee07 3a90 	vmov	s15, r3
 8002730:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002734:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002738:	4a4b      	ldr	r2, [pc, #300]	@ (8002868 <ReadFPGAData+0x26c>)
 800273a:	693b      	ldr	r3, [r7, #16]
 800273c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8002740:	ee07 3a90 	vmov	s15, r3
 8002744:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8002748:	ee77 6a27 	vadd.f32	s13, s14, s15
 800274c:	6a3b      	ldr	r3, [r7, #32]
 800274e:	ee07 3a90 	vmov	s15, r3
 8002752:	eeb8 7a67 	vcvt.f32.u32	s14, s15
 8002756:	eec6 7a87 	vdiv.f32	s15, s13, s14
 800275a:	4a3d      	ldr	r2, [pc, #244]	@ (8002850 <ReadFPGAData+0x254>)
 800275c:	693b      	ldr	r3, [r7, #16]
 800275e:	009b      	lsls	r3, r3, #2
 8002760:	4413      	add	r3, r2
 8002762:	edc3 7a00 	vstr	s15, [r3]
        for (int i = 0; i < DATA_SIZE; i++) {
 8002766:	693b      	ldr	r3, [r7, #16]
 8002768:	3301      	adds	r3, #1
 800276a:	613b      	str	r3, [r7, #16]
 800276c:	693b      	ldr	r3, [r7, #16]
 800276e:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002772:	4293      	cmp	r3, r2
 8002774:	ddc0      	ble.n	80026f8 <ReadFPGAData+0xfc>
            }
        }

        // :    USB
        if ((cycle + 1) % 10 == 0 || cycle == cycles - 1) {
 8002776:	69fb      	ldr	r3, [r7, #28]
 8002778:	1c59      	adds	r1, r3, #1
 800277a:	4b3d      	ldr	r3, [pc, #244]	@ (8002870 <ReadFPGAData+0x274>)
 800277c:	fba3 2301 	umull	r2, r3, r3, r1
 8002780:	08da      	lsrs	r2, r3, #3
 8002782:	4613      	mov	r3, r2
 8002784:	009b      	lsls	r3, r3, #2
 8002786:	4413      	add	r3, r2
 8002788:	005b      	lsls	r3, r3, #1
 800278a:	1aca      	subs	r2, r1, r3
 800278c:	2a00      	cmp	r2, #0
 800278e:	d004      	beq.n	800279a <ReadFPGAData+0x19e>
 8002790:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002792:	3b01      	subs	r3, #1
 8002794:	69fa      	ldr	r2, [r7, #28]
 8002796:	429a      	cmp	r2, r3
 8002798:	d10c      	bne.n	80027b4 <ReadFPGAData+0x1b8>
            snprintf(usb_msg, sizeof(usb_msg), "Averaging progress: %lu/%lu cycles, valid: %lu",
 800279a:	69fb      	ldr	r3, [r7, #28]
 800279c:	1c5a      	adds	r2, r3, #1
 800279e:	6a3b      	ldr	r3, [r7, #32]
 80027a0:	9301      	str	r3, [sp, #4]
 80027a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027a4:	9300      	str	r3, [sp, #0]
 80027a6:	4613      	mov	r3, r2
 80027a8:	4a32      	ldr	r2, [pc, #200]	@ (8002874 <ReadFPGAData+0x278>)
 80027aa:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80027ae:	482c      	ldr	r0, [pc, #176]	@ (8002860 <ReadFPGAData+0x264>)
 80027b0:	f00d f890 	bl	800f8d4 <sniprintf>
                     cycle + 1, cycles, valid_cycles);
          //  SendUSBDebugMessage(usb_msg);
        }

        //    
        HAL_Delay(10);
 80027b4:	200a      	movs	r0, #10
 80027b6:	f001 fc61 	bl	800407c <HAL_Delay>
    for (uint32_t cycle = 0; cycle < cycles; cycle++) {
 80027ba:	69fb      	ldr	r3, [r7, #28]
 80027bc:	3301      	adds	r3, #1
 80027be:	61fb      	str	r3, [r7, #28]
 80027c0:	69fa      	ldr	r2, [r7, #28]
 80027c2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80027c4:	429a      	cmp	r2, r3
 80027c6:	f4ff af43 	bcc.w	8002650 <ReadFPGAData+0x54>
    }

    //           
    if (valid_cycles > 0) {
 80027ca:	6a3b      	ldr	r3, [r7, #32]
 80027cc:	2b00      	cmp	r3, #0
 80027ce:	d032      	beq.n	8002836 <ReadFPGAData+0x23a>
        for (int i = 0; i < DATA_SIZE; i++) {
 80027d0:	2300      	movs	r3, #0
 80027d2:	60fb      	str	r3, [r7, #12]
 80027d4:	e011      	b.n	80027fa <ReadFPGAData+0x1fe>
            fpga_data.data[i] = (uint16_t)averaged_fpga_data[i]; //   uint16_t   
 80027d6:	4a1e      	ldr	r2, [pc, #120]	@ (8002850 <ReadFPGAData+0x254>)
 80027d8:	68fb      	ldr	r3, [r7, #12]
 80027da:	009b      	lsls	r3, r3, #2
 80027dc:	4413      	add	r3, r2
 80027de:	edd3 7a00 	vldr	s15, [r3]
 80027e2:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80027e6:	ee17 3a90 	vmov	r3, s15
 80027ea:	b299      	uxth	r1, r3
 80027ec:	4a22      	ldr	r2, [pc, #136]	@ (8002878 <ReadFPGAData+0x27c>)
 80027ee:	68fb      	ldr	r3, [r7, #12]
 80027f0:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
        for (int i = 0; i < DATA_SIZE; i++) {
 80027f4:	68fb      	ldr	r3, [r7, #12]
 80027f6:	3301      	adds	r3, #1
 80027f8:	60fb      	str	r3, [r7, #12]
 80027fa:	68fb      	ldr	r3, [r7, #12]
 80027fc:	f241 3287 	movw	r2, #4999	@ 0x1387
 8002800:	4293      	cmp	r3, r2
 8002802:	dde8      	ble.n	80027d6 <ReadFPGAData+0x1da>
        }
        fpga_data.data_count = DATA_SIZE;
 8002804:	4b1c      	ldr	r3, [pc, #112]	@ (8002878 <ReadFPGAData+0x27c>)
 8002806:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800280a:	2288      	movs	r2, #136	@ 0x88
 800280c:	f883 2711 	strb.w	r2, [r3, #1809]	@ 0x711
        fpga_data.data_ready = true;
 8002810:	4b19      	ldr	r3, [pc, #100]	@ (8002878 <ReadFPGAData+0x27c>)
 8002812:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 8002816:	2201      	movs	r2, #1
 8002818:	f883 2710 	strb.w	r2, [r3, #1808]	@ 0x710
        averaging_complete = true;
 800281c:	4b0d      	ldr	r3, [pc, #52]	@ (8002854 <ReadFPGAData+0x258>)
 800281e:	2201      	movs	r2, #1
 8002820:	701a      	strb	r2, [r3, #0]

        snprintf(usb_msg, sizeof(usb_msg), "Averaging completed: %lu valid cycles out of %lu", valid_cycles, cycles);
 8002822:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002824:	9300      	str	r3, [sp, #0]
 8002826:	6a3b      	ldr	r3, [r7, #32]
 8002828:	4a14      	ldr	r2, [pc, #80]	@ (800287c <ReadFPGAData+0x280>)
 800282a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800282e:	480c      	ldr	r0, [pc, #48]	@ (8002860 <ReadFPGAData+0x264>)
 8002830:	f00d f850 	bl	800f8d4 <sniprintf>
    } else {
        fpga_data.data_ready = false;
        averaging_complete = false;
       // SendUSBDebugMessage("Averaging failed: no valid cycles (all exceeded threshold)");
    }
}
 8002834:	e008      	b.n	8002848 <ReadFPGAData+0x24c>
        fpga_data.data_ready = false;
 8002836:	4b10      	ldr	r3, [pc, #64]	@ (8002878 <ReadFPGAData+0x27c>)
 8002838:	f503 5300 	add.w	r3, r3, #8192	@ 0x2000
 800283c:	2200      	movs	r2, #0
 800283e:	f883 2710 	strb.w	r2, [r3, #1808]	@ 0x710
        averaging_complete = false;
 8002842:	4b04      	ldr	r3, [pc, #16]	@ (8002854 <ReadFPGAData+0x258>)
 8002844:	2200      	movs	r2, #0
 8002846:	701a      	strb	r2, [r3, #0]
}
 8002848:	bf00      	nop
 800284a:	3728      	adds	r7, #40	@ 0x28
 800284c:	46bd      	mov	sp, r7
 800284e:	bd80      	pop	{r7, pc}
 8002850:	20005844 	.word	0x20005844
 8002854:	2000a664 	.word	0x2000a664
 8002858:	2000a678 	.word	0x2000a678
 800285c:	080132e4 	.word	0x080132e4
 8002860:	20000438 	.word	0x20000438
 8002864:	20003130 	.word	0x20003130
 8002868:	20003134 	.word	0x20003134
 800286c:	08013318 	.word	0x08013318
 8002870:	cccccccd 	.word	0xcccccccd
 8002874:	08013340 	.word	0x08013340
 8002878:	20000a1c 	.word	0x20000a1c
 800287c:	08013370 	.word	0x08013370

08002880 <Set_DAC_Voltage>:

void Set_DAC_Voltage(float voltage) {
 8002880:	b580      	push	{r7, lr}
 8002882:	b084      	sub	sp, #16
 8002884:	af00      	add	r7, sp, #0
 8002886:	ed87 0a01 	vstr	s0, [r7, #4]
    if (voltage < 0) voltage = 0;
 800288a:	edd7 7a01 	vldr	s15, [r7, #4]
 800288e:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8002892:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002896:	d502      	bpl.n	800289e <Set_DAC_Voltage+0x1e>
 8002898:	f04f 0300 	mov.w	r3, #0
 800289c:	607b      	str	r3, [r7, #4]
    if (voltage > 1) voltage = 1;
 800289e:	edd7 7a01 	vldr	s15, [r7, #4]
 80028a2:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 80028a6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80028aa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80028ae:	dd02      	ble.n	80028b6 <Set_DAC_Voltage+0x36>
 80028b0:	f04f 537e 	mov.w	r3, #1065353216	@ 0x3f800000
 80028b4:	607b      	str	r3, [r7, #4]

    uint32_t dac_value = (voltage / 3.3f) * 4095;
 80028b6:	ed97 7a01 	vldr	s14, [r7, #4]
 80028ba:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 80028f8 <Set_DAC_Voltage+0x78>
 80028be:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80028c2:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 80028fc <Set_DAC_Voltage+0x7c>
 80028c6:	ee67 7a87 	vmul.f32	s15, s15, s14
 80028ca:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 80028ce:	ee17 3a90 	vmov	r3, s15
 80028d2:	60fb      	str	r3, [r7, #12]
    HAL_DAC_SetValue(&hdac, DAC_CHANNEL_1, DAC_ALIGN_12B_R, dac_value);
 80028d4:	68fb      	ldr	r3, [r7, #12]
 80028d6:	2200      	movs	r2, #0
 80028d8:	2100      	movs	r1, #0
 80028da:	4809      	ldr	r0, [pc, #36]	@ (8002900 <Set_DAC_Voltage+0x80>)
 80028dc:	f001 fd7c 	bl	80043d8 <HAL_DAC_SetValue>
    HAL_DAC_Start(&hdac, DAC_CHANNEL_1);
 80028e0:	2100      	movs	r1, #0
 80028e2:	4807      	ldr	r0, [pc, #28]	@ (8002900 <Set_DAC_Voltage+0x80>)
 80028e4:	f001 fd21 	bl	800432a <HAL_DAC_Start>
    dac_voltage = voltage;
 80028e8:	4a06      	ldr	r2, [pc, #24]	@ (8002904 <Set_DAC_Voltage+0x84>)
 80028ea:	687b      	ldr	r3, [r7, #4]
 80028ec:	6013      	str	r3, [r2, #0]
}
 80028ee:	bf00      	nop
 80028f0:	3710      	adds	r7, #16
 80028f2:	46bd      	mov	sp, r7
 80028f4:	bd80      	pop	{r7, pc}
 80028f6:	bf00      	nop
 80028f8:	40533333 	.word	0x40533333
 80028fc:	457ff000 	.word	0x457ff000
 8002900:	200002ec 	.word	0x200002ec
 8002904:	20000a18 	.word	0x20000a18

08002908 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002908:	b580      	push	{r7, lr}
 800290a:	b084      	sub	sp, #16
 800290c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 800290e:	f001 fb43 	bl	8003f98 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8002912:	f000 f929 	bl	8002b68 <SystemClock_Config>

  /* USER CODE BEGIN SysInit */
  //      
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002916:	2300      	movs	r3, #0
 8002918:	60fb      	str	r3, [r7, #12]
 800291a:	4b7d      	ldr	r3, [pc, #500]	@ (8002b10 <main+0x208>)
 800291c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800291e:	4a7c      	ldr	r2, [pc, #496]	@ (8002b10 <main+0x208>)
 8002920:	f043 0301 	orr.w	r3, r3, #1
 8002924:	6313      	str	r3, [r2, #48]	@ 0x30
 8002926:	4b7a      	ldr	r3, [pc, #488]	@ (8002b10 <main+0x208>)
 8002928:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800292a:	f003 0301 	and.w	r3, r3, #1
 800292e:	60fb      	str	r3, [r7, #12]
 8002930:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002932:	2300      	movs	r3, #0
 8002934:	60bb      	str	r3, [r7, #8]
 8002936:	4b76      	ldr	r3, [pc, #472]	@ (8002b10 <main+0x208>)
 8002938:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800293a:	4a75      	ldr	r2, [pc, #468]	@ (8002b10 <main+0x208>)
 800293c:	f043 0302 	orr.w	r3, r3, #2
 8002940:	6313      	str	r3, [r2, #48]	@ 0x30
 8002942:	4b73      	ldr	r3, [pc, #460]	@ (8002b10 <main+0x208>)
 8002944:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002946:	f003 0302 	and.w	r3, r3, #2
 800294a:	60bb      	str	r3, [r7, #8]
 800294c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800294e:	2300      	movs	r3, #0
 8002950:	607b      	str	r3, [r7, #4]
 8002952:	4b6f      	ldr	r3, [pc, #444]	@ (8002b10 <main+0x208>)
 8002954:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002956:	4a6e      	ldr	r2, [pc, #440]	@ (8002b10 <main+0x208>)
 8002958:	f043 0304 	orr.w	r3, r3, #4
 800295c:	6313      	str	r3, [r2, #48]	@ 0x30
 800295e:	4b6c      	ldr	r3, [pc, #432]	@ (8002b10 <main+0x208>)
 8002960:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002962:	f003 0304 	and.w	r3, r3, #4
 8002966:	607b      	str	r3, [r7, #4]
 8002968:	687b      	ldr	r3, [r7, #4]


  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800296a:	f000 fa3f 	bl	8002dec <MX_GPIO_Init>
  MX_USART1_UART_Init();
 800296e:	f000 fa13 	bl	8002d98 <MX_USART1_UART_Init>
  MX_USB_DEVICE_Init();
 8002972:	f00a fad1 	bl	800cf18 <MX_USB_DEVICE_Init>
  MX_DAC_Init();
 8002976:	f000 f961 	bl	8002c3c <MX_DAC_Init>
  MX_TIM3_Init();
 800297a:	f000 f9bf 	bl	8002cfc <MX_TIM3_Init>
  MX_FSMC_Init();
 800297e:	f000 fb2f 	bl	8002fe0 <MX_FSMC_Init>
  MX_SPI2_Init();
 8002982:	f000 f985 	bl	8002c90 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */

  //   
  HAL_Delay(150);
 8002986:	2096      	movs	r0, #150	@ 0x96
 8002988:	f001 fb78 	bl	800407c <HAL_Delay>


  	      //   
  	      FPGA_LoadConfig();
 800298c:	f7ff fcba 	bl	8002304 <FPGA_LoadConfig>

  	      //   
  	      HAL_Delay(100);
 8002990:	2064      	movs	r0, #100	@ 0x64
 8002992:	f001 fb73 	bl	800407c <HAL_Delay>
	  HAL_TIM_Base_Start(&htim3);
 8002996:	485f      	ldr	r0, [pc, #380]	@ (8002b14 <main+0x20c>)
 8002998:	f004 fdec 	bl	8007574 <HAL_TIM_Base_Start>
	  srand(HAL_GetTick());
 800299c:	f001 fb62 	bl	8004064 <HAL_GetTick>
 80029a0:	4603      	mov	r3, r0
 80029a2:	4618      	mov	r0, r3
 80029a4:	f00b f9a6 	bl	800dcf4 <srand>

	  HAL_UART_Receive_IT(&huart1, (uint8_t*)uart_rx_buf, 1);
 80029a8:	2201      	movs	r2, #1
 80029aa:	495b      	ldr	r1, [pc, #364]	@ (8002b18 <main+0x210>)
 80029ac:	485b      	ldr	r0, [pc, #364]	@ (8002b1c <main+0x214>)
 80029ae:	f005 fade 	bl	8007f6e <HAL_UART_Receive_IT>

	  //     
	  fpga_reg = (volatile uint16_t *)FPGA_BASE_ADDRESS;
 80029b2:	4b5b      	ldr	r3, [pc, #364]	@ (8002b20 <main+0x218>)
 80029b4:	f04f 42c0 	mov.w	r2, #1610612736	@ 0x60000000
 80029b8:	601a      	str	r2, [r3, #0]

	  //    
	  memset(&fpga_data, 0, sizeof(fpga_data));
 80029ba:	f242 7212 	movw	r2, #10002	@ 0x2712
 80029be:	2100      	movs	r1, #0
 80029c0:	4858      	ldr	r0, [pc, #352]	@ (8002b24 <main+0x21c>)
 80029c2:	f00d f850 	bl	800fa66 <memset>
	  HAL_Delay(1000);
 80029c6:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80029ca:	f001 fb57 	bl	800407c <HAL_Delay>
	  //       
	  HAL_Delay(1000);
 80029ce:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80029d2:	f001 fb53 	bl	800407c <HAL_Delay>
	  LoadParametersFromFlash();
 80029d6:	f000 fee9 	bl	80037ac <LoadParametersFromFlash>
	  HAL_Delay(1000);
 80029da:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 80029de:	f001 fb4d 	bl	800407c <HAL_Delay>

	  if (parameters_initialized) {
 80029e2:	4b51      	ldr	r3, [pc, #324]	@ (8002b28 <main+0x220>)
 80029e4:	781b      	ldrb	r3, [r3, #0]
 80029e6:	2b00      	cmp	r3, #0
 80029e8:	d006      	beq.n	80029f8 <main+0xf0>
	      Set_DAC_Voltage(params.gain);
 80029ea:	4b50      	ldr	r3, [pc, #320]	@ (8002b2c <main+0x224>)
 80029ec:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 80029f0:	eeb0 0a67 	vmov.f32	s0, s15
 80029f4:	f7ff ff44 	bl	8002880 <Set_DAC_Voltage>
	  }

	  InitializeLoRa();
 80029f8:	f7ff fa9e 	bl	8001f38 <InitializeLoRa>

	  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_SET);
 80029fc:	2201      	movs	r2, #1
 80029fe:	2120      	movs	r1, #32
 8002a00:	484b      	ldr	r0, [pc, #300]	@ (8002b30 <main+0x228>)
 8002a02:	f002 f9af 	bl	8004d64 <HAL_GPIO_WritePin>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
	  while (1) {
		  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_5);
 8002a06:	2120      	movs	r1, #32
 8002a08:	4849      	ldr	r0, [pc, #292]	@ (8002b30 <main+0x228>)
 8002a0a:	f002 f9c4 	bl	8004d96 <HAL_GPIO_TogglePin>
		  HAL_Delay(1000);
 8002a0e:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 8002a12:	f001 fb33 	bl	800407c <HAL_Delay>
		  if (params.gain != old_gain) {
 8002a16:	4b45      	ldr	r3, [pc, #276]	@ (8002b2c <main+0x224>)
 8002a18:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 8002a1c:	4b45      	ldr	r3, [pc, #276]	@ (8002b34 <main+0x22c>)
 8002a1e:	edd3 7a00 	vldr	s15, [r3]
 8002a22:	eeb4 7a67 	vcmp.f32	s14, s15
 8002a26:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8002a2a:	d00a      	beq.n	8002a42 <main+0x13a>
		          Set_DAC_Voltage(params.gain);
 8002a2c:	4b3f      	ldr	r3, [pc, #252]	@ (8002b2c <main+0x224>)
 8002a2e:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002a32:	eeb0 0a67 	vmov.f32	s0, s15
 8002a36:	f7ff ff23 	bl	8002880 <Set_DAC_Voltage>
		          old_gain = params.gain;
 8002a3a:	4b3c      	ldr	r3, [pc, #240]	@ (8002b2c <main+0x224>)
 8002a3c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8002a3e:	4a3d      	ldr	r2, [pc, #244]	@ (8002b34 <main+0x22c>)
 8002a40:	6013      	str	r3, [r2, #0]
		      }


	      if (new_data_received) {
 8002a42:	4b3d      	ldr	r3, [pc, #244]	@ (8002b38 <main+0x230>)
 8002a44:	781b      	ldrb	r3, [r3, #0]
 8002a46:	b2db      	uxtb	r3, r3
 8002a48:	2b00      	cmp	r3, #0
 8002a4a:	d028      	beq.n	8002a9e <main+0x196>

	          uart_message_received = 0;
 8002a4c:	4b3b      	ldr	r3, [pc, #236]	@ (8002b3c <main+0x234>)
 8002a4e:	2200      	movs	r2, #0
 8002a50:	701a      	strb	r2, [r3, #0]

	          if (strncmp((char*)usb_rx_buffer, "SETPARAMS=", 10) == 0) {
 8002a52:	220a      	movs	r2, #10
 8002a54:	493a      	ldr	r1, [pc, #232]	@ (8002b40 <main+0x238>)
 8002a56:	483b      	ldr	r0, [pc, #236]	@ (8002b44 <main+0x23c>)
 8002a58:	f00d f82d 	bl	800fab6 <strncmp>
 8002a5c:	4603      	mov	r3, r0
 8002a5e:	2b00      	cmp	r3, #0
 8002a60:	d106      	bne.n	8002a70 <main+0x168>
	              ParseParameters((char*)usb_rx_buffer + 10);
 8002a62:	4b39      	ldr	r3, [pc, #228]	@ (8002b48 <main+0x240>)
 8002a64:	4618      	mov	r0, r3
 8002a66:	f7fe fb43 	bl	80010f0 <ParseParameters>
	              SendParametersResponse();
 8002a6a:	f7fe fcf7 	bl	800145c <SendParametersResponse>
 8002a6e:	e00a      	b.n	8002a86 <main+0x17e>
	          }
	          else if (strncmp((char*)usb_rx_buffer, "1", 1) == 0) {
 8002a70:	4b34      	ldr	r3, [pc, #208]	@ (8002b44 <main+0x23c>)
 8002a72:	781b      	ldrb	r3, [r3, #0]
 8002a74:	b2da      	uxtb	r2, r3
 8002a76:	4b35      	ldr	r3, [pc, #212]	@ (8002b4c <main+0x244>)
 8002a78:	781b      	ldrb	r3, [r3, #0]
 8002a7a:	1ad3      	subs	r3, r2, r3
 8002a7c:	2b00      	cmp	r3, #0
 8002a7e:	d102      	bne.n	8002a86 <main+0x17e>
	              ProcessUSBCommand('1');
 8002a80:	2031      	movs	r0, #49	@ 0x31
 8002a82:	f7fe fb27 	bl	80010d4 <ProcessUSBCommand>
	          }
	          memset((void*)usb_rx_buffer, 0, USB_RX_BUFFER_SIZE);
 8002a86:	f44f 7296 	mov.w	r2, #300	@ 0x12c
 8002a8a:	2100      	movs	r1, #0
 8002a8c:	482d      	ldr	r0, [pc, #180]	@ (8002b44 <main+0x23c>)
 8002a8e:	f00c ffea 	bl	800fa66 <memset>
	          usb_rx_index = 0;
 8002a92:	4b2f      	ldr	r3, [pc, #188]	@ (8002b50 <main+0x248>)
 8002a94:	2200      	movs	r2, #0
 8002a96:	801a      	strh	r2, [r3, #0]
	          new_data_received = 0;
 8002a98:	4b27      	ldr	r3, [pc, #156]	@ (8002b38 <main+0x230>)
 8002a9a:	2200      	movs	r2, #0
 8002a9c:	701a      	strb	r2, [r3, #0]
	      }

	      // ,     
	      if (calculate_thickness_requested && parameters_initialized) {
 8002a9e:	4b2d      	ldr	r3, [pc, #180]	@ (8002b54 <main+0x24c>)
 8002aa0:	781b      	ldrb	r3, [r3, #0]
 8002aa2:	2b00      	cmp	r3, #0
 8002aa4:	d008      	beq.n	8002ab8 <main+0x1b0>
 8002aa6:	4b20      	ldr	r3, [pc, #128]	@ (8002b28 <main+0x220>)
 8002aa8:	781b      	ldrb	r3, [r3, #0]
 8002aaa:	2b00      	cmp	r3, #0
 8002aac:	d004      	beq.n	8002ab8 <main+0x1b0>
	          calculate_thickness_requested = false;
 8002aae:	4b29      	ldr	r3, [pc, #164]	@ (8002b54 <main+0x24c>)
 8002ab0:	2200      	movs	r2, #0
 8002ab2:	701a      	strb	r2, [r3, #0]
	          ProcessDataByMethod();
 8002ab4:	f001 f9d2 	bl	8003e5c <ProcessDataByMethod>
	          //SendUSBDebugMessage("Thickness calculation completed");
	      }

	      //  UART   
	      if(uart_message_received) {
 8002ab8:	4b20      	ldr	r3, [pc, #128]	@ (8002b3c <main+0x234>)
 8002aba:	781b      	ldrb	r3, [r3, #0]
 8002abc:	b2db      	uxtb	r3, r3
 8002abe:	2b00      	cmp	r3, #0
 8002ac0:	d009      	beq.n	8002ad6 <main+0x1ce>


	          uart_message_received = 0;
 8002ac2:	4b1e      	ldr	r3, [pc, #120]	@ (8002b3c <main+0x234>)
 8002ac4:	2200      	movs	r2, #0
 8002ac6:	701a      	strb	r2, [r3, #0]
	          ProcessUARTCommand((uint8_t*)uart_rx_data, uart_rx_len);
 8002ac8:	4b23      	ldr	r3, [pc, #140]	@ (8002b58 <main+0x250>)
 8002aca:	781b      	ldrb	r3, [r3, #0]
 8002acc:	b2db      	uxtb	r3, r3
 8002ace:	4619      	mov	r1, r3
 8002ad0:	4822      	ldr	r0, [pc, #136]	@ (8002b5c <main+0x254>)
 8002ad2:	f7fe fd9b 	bl	800160c <ProcessUARTCommand>
	      }

	      //  UART 
	      if(uart_rx_pos > 0 && (HAL_GetTick() - uart_last_rx_time) > UART_RX_TIMEOUT_MS) {
 8002ad6:	4b22      	ldr	r3, [pc, #136]	@ (8002b60 <main+0x258>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	2b00      	cmp	r3, #0
 8002adc:	d014      	beq.n	8002b08 <main+0x200>
 8002ade:	f001 fac1 	bl	8004064 <HAL_GetTick>
 8002ae2:	4602      	mov	r2, r0
 8002ae4:	4b1f      	ldr	r3, [pc, #124]	@ (8002b64 <main+0x25c>)
 8002ae6:	681b      	ldr	r3, [r3, #0]
 8002ae8:	1ad3      	subs	r3, r2, r3
 8002aea:	2b64      	cmp	r3, #100	@ 0x64
 8002aec:	d90c      	bls.n	8002b08 <main+0x200>
	          uart_rx_pos = 0;
 8002aee:	4b1c      	ldr	r3, [pc, #112]	@ (8002b60 <main+0x258>)
 8002af0:	2200      	movs	r2, #0
 8002af2:	701a      	strb	r2, [r3, #0]
	          memset(uart_rx_buf, 0, sizeof(uart_rx_buf));
 8002af4:	2280      	movs	r2, #128	@ 0x80
 8002af6:	2100      	movs	r1, #0
 8002af8:	4807      	ldr	r0, [pc, #28]	@ (8002b18 <main+0x210>)
 8002afa:	f00c ffb4 	bl	800fa66 <memset>
	          HAL_UART_Receive_IT(&huart1, (uint8_t*)uart_rx_buf, 1);
 8002afe:	2201      	movs	r2, #1
 8002b00:	4905      	ldr	r1, [pc, #20]	@ (8002b18 <main+0x210>)
 8002b02:	4806      	ldr	r0, [pc, #24]	@ (8002b1c <main+0x214>)
 8002b04:	f005 fa33 	bl	8007f6e <HAL_UART_Receive_IT>
	      }

	      HAL_Delay(10);
 8002b08:	200a      	movs	r0, #10
 8002b0a:	f001 fab7 	bl	800407c <HAL_Delay>
		  HAL_GPIO_TogglePin(GPIOE, GPIO_PIN_5);
 8002b0e:	e77a      	b.n	8002a06 <main+0xfe>
 8002b10:	40023800 	.word	0x40023800
 8002b14:	20000358 	.word	0x20000358
 8002b18:	200008d4 	.word	0x200008d4
 8002b1c:	200003a0 	.word	0x200003a0
 8002b20:	20003130 	.word	0x20003130
 8002b24:	20000a1c 	.word	0x20000a1c
 8002b28:	2000a6b8 	.word	0x2000a6b8
 8002b2c:	2000a678 	.word	0x2000a678
 8002b30:	40021000 	.word	0x40021000
 8002b34:	20000850 	.word	0x20000850
 8002b38:	200188d2 	.word	0x200188d2
 8002b3c:	200009dd 	.word	0x200009dd
 8002b40:	080133a4 	.word	0x080133a4
 8002b44:	200187a4 	.word	0x200187a4
 8002b48:	200187ae 	.word	0x200187ae
 8002b4c:	080133b0 	.word	0x080133b0
 8002b50:	200188d0 	.word	0x200188d0
 8002b54:	2000a6b9 	.word	0x2000a6b9
 8002b58:	200009dc 	.word	0x200009dc
 8002b5c:	2000095c 	.word	0x2000095c
 8002b60:	20000954 	.word	0x20000954
 8002b64:	20000958 	.word	0x20000958

08002b68 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002b68:	b580      	push	{r7, lr}
 8002b6a:	b094      	sub	sp, #80	@ 0x50
 8002b6c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002b6e:	f107 0320 	add.w	r3, r7, #32
 8002b72:	2230      	movs	r2, #48	@ 0x30
 8002b74:	2100      	movs	r1, #0
 8002b76:	4618      	mov	r0, r3
 8002b78:	f00c ff75 	bl	800fa66 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002b7c:	f107 030c 	add.w	r3, r7, #12
 8002b80:	2200      	movs	r2, #0
 8002b82:	601a      	str	r2, [r3, #0]
 8002b84:	605a      	str	r2, [r3, #4]
 8002b86:	609a      	str	r2, [r3, #8]
 8002b88:	60da      	str	r2, [r3, #12]
 8002b8a:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002b8c:	2300      	movs	r3, #0
 8002b8e:	60bb      	str	r3, [r7, #8]
 8002b90:	4b28      	ldr	r3, [pc, #160]	@ (8002c34 <SystemClock_Config+0xcc>)
 8002b92:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002b94:	4a27      	ldr	r2, [pc, #156]	@ (8002c34 <SystemClock_Config+0xcc>)
 8002b96:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002b9a:	6413      	str	r3, [r2, #64]	@ 0x40
 8002b9c:	4b25      	ldr	r3, [pc, #148]	@ (8002c34 <SystemClock_Config+0xcc>)
 8002b9e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8002ba0:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002ba4:	60bb      	str	r3, [r7, #8]
 8002ba6:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8002ba8:	2300      	movs	r3, #0
 8002baa:	607b      	str	r3, [r7, #4]
 8002bac:	4b22      	ldr	r3, [pc, #136]	@ (8002c38 <SystemClock_Config+0xd0>)
 8002bae:	681b      	ldr	r3, [r3, #0]
 8002bb0:	4a21      	ldr	r2, [pc, #132]	@ (8002c38 <SystemClock_Config+0xd0>)
 8002bb2:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8002bb6:	6013      	str	r3, [r2, #0]
 8002bb8:	4b1f      	ldr	r3, [pc, #124]	@ (8002c38 <SystemClock_Config+0xd0>)
 8002bba:	681b      	ldr	r3, [r3, #0]
 8002bbc:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8002bc0:	607b      	str	r3, [r7, #4]
 8002bc2:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 8002bc4:	2301      	movs	r3, #1
 8002bc6:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 8002bc8:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 8002bcc:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002bce:	2302      	movs	r3, #2
 8002bd0:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 8002bd2:	f44f 0380 	mov.w	r3, #4194304	@ 0x400000
 8002bd6:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 8002bd8:	2308      	movs	r3, #8
 8002bda:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002bdc:	f44f 73a8 	mov.w	r3, #336	@ 0x150
 8002be0:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002be2:	2302      	movs	r3, #2
 8002be4:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002be6:	2307      	movs	r3, #7
 8002be8:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002bea:	f107 0320 	add.w	r3, r7, #32
 8002bee:	4618      	mov	r0, r3
 8002bf0:	f003 fb3e 	bl	8006270 <HAL_RCC_OscConfig>
 8002bf4:	4603      	mov	r3, r0
 8002bf6:	2b00      	cmp	r3, #0
 8002bf8:	d001      	beq.n	8002bfe <SystemClock_Config+0x96>
  {
    Error_Handler();
 8002bfa:	f000 fa4f 	bl	800309c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002bfe:	230f      	movs	r3, #15
 8002c00:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002c02:	2302      	movs	r3, #2
 8002c04:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002c06:	2300      	movs	r3, #0
 8002c08:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8002c0a:	f44f 53a0 	mov.w	r3, #5120	@ 0x1400
 8002c0e:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 8002c10:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002c14:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 8002c16:	f107 030c 	add.w	r3, r7, #12
 8002c1a:	2105      	movs	r1, #5
 8002c1c:	4618      	mov	r0, r3
 8002c1e:	f003 fd9f 	bl	8006760 <HAL_RCC_ClockConfig>
 8002c22:	4603      	mov	r3, r0
 8002c24:	2b00      	cmp	r3, #0
 8002c26:	d001      	beq.n	8002c2c <SystemClock_Config+0xc4>
  {
    Error_Handler();
 8002c28:	f000 fa38 	bl	800309c <Error_Handler>
  }
}
 8002c2c:	bf00      	nop
 8002c2e:	3750      	adds	r7, #80	@ 0x50
 8002c30:	46bd      	mov	sp, r7
 8002c32:	bd80      	pop	{r7, pc}
 8002c34:	40023800 	.word	0x40023800
 8002c38:	40007000 	.word	0x40007000

08002c3c <MX_DAC_Init>:
  * @brief DAC Initialization Function
  * @param None
  * @retval None
  */
static void MX_DAC_Init(void)
{
 8002c3c:	b580      	push	{r7, lr}
 8002c3e:	b082      	sub	sp, #8
 8002c40:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN DAC_Init 0 */

  /* USER CODE END DAC_Init 0 */

  DAC_ChannelConfTypeDef sConfig = {0};
 8002c42:	463b      	mov	r3, r7
 8002c44:	2200      	movs	r2, #0
 8002c46:	601a      	str	r2, [r3, #0]
 8002c48:	605a      	str	r2, [r3, #4]

  /* USER CODE END DAC_Init 1 */

  /** DAC Initialization
  */
  hdac.Instance = DAC;
 8002c4a:	4b0f      	ldr	r3, [pc, #60]	@ (8002c88 <MX_DAC_Init+0x4c>)
 8002c4c:	4a0f      	ldr	r2, [pc, #60]	@ (8002c8c <MX_DAC_Init+0x50>)
 8002c4e:	601a      	str	r2, [r3, #0]
  if (HAL_DAC_Init(&hdac) != HAL_OK)
 8002c50:	480d      	ldr	r0, [pc, #52]	@ (8002c88 <MX_DAC_Init+0x4c>)
 8002c52:	f001 fb48 	bl	80042e6 <HAL_DAC_Init>
 8002c56:	4603      	mov	r3, r0
 8002c58:	2b00      	cmp	r3, #0
 8002c5a:	d001      	beq.n	8002c60 <MX_DAC_Init+0x24>
  {
    Error_Handler();
 8002c5c:	f000 fa1e 	bl	800309c <Error_Handler>
  }

  /** DAC channel OUT1 config
  */
  sConfig.DAC_Trigger = DAC_TRIGGER_NONE;
 8002c60:	2300      	movs	r3, #0
 8002c62:	603b      	str	r3, [r7, #0]
  sConfig.DAC_OutputBuffer = DAC_OUTPUTBUFFER_ENABLE;
 8002c64:	2300      	movs	r3, #0
 8002c66:	607b      	str	r3, [r7, #4]
  if (HAL_DAC_ConfigChannel(&hdac, &sConfig, DAC_CHANNEL_1) != HAL_OK)
 8002c68:	463b      	mov	r3, r7
 8002c6a:	2200      	movs	r2, #0
 8002c6c:	4619      	mov	r1, r3
 8002c6e:	4806      	ldr	r0, [pc, #24]	@ (8002c88 <MX_DAC_Init+0x4c>)
 8002c70:	f001 fbdc 	bl	800442c <HAL_DAC_ConfigChannel>
 8002c74:	4603      	mov	r3, r0
 8002c76:	2b00      	cmp	r3, #0
 8002c78:	d001      	beq.n	8002c7e <MX_DAC_Init+0x42>
  {
    Error_Handler();
 8002c7a:	f000 fa0f 	bl	800309c <Error_Handler>
  }
  /* USER CODE BEGIN DAC_Init 2 */

  /* USER CODE END DAC_Init 2 */

}
 8002c7e:	bf00      	nop
 8002c80:	3708      	adds	r7, #8
 8002c82:	46bd      	mov	sp, r7
 8002c84:	bd80      	pop	{r7, pc}
 8002c86:	bf00      	nop
 8002c88:	200002ec 	.word	0x200002ec
 8002c8c:	40007400 	.word	0x40007400

08002c90 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8002c90:	b580      	push	{r7, lr}
 8002c92:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  hspi2.Instance = SPI2;
 8002c94:	4b17      	ldr	r3, [pc, #92]	@ (8002cf4 <MX_SPI2_Init+0x64>)
 8002c96:	4a18      	ldr	r2, [pc, #96]	@ (8002cf8 <MX_SPI2_Init+0x68>)
 8002c98:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8002c9a:	4b16      	ldr	r3, [pc, #88]	@ (8002cf4 <MX_SPI2_Init+0x64>)
 8002c9c:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8002ca0:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 8002ca2:	4b14      	ldr	r3, [pc, #80]	@ (8002cf4 <MX_SPI2_Init+0x64>)
 8002ca4:	2200      	movs	r2, #0
 8002ca6:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8002ca8:	4b12      	ldr	r3, [pc, #72]	@ (8002cf4 <MX_SPI2_Init+0x64>)
 8002caa:	2200      	movs	r2, #0
 8002cac:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8002cae:	4b11      	ldr	r3, [pc, #68]	@ (8002cf4 <MX_SPI2_Init+0x64>)
 8002cb0:	2200      	movs	r2, #0
 8002cb2:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 8002cb4:	4b0f      	ldr	r3, [pc, #60]	@ (8002cf4 <MX_SPI2_Init+0x64>)
 8002cb6:	2200      	movs	r2, #0
 8002cb8:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8002cba:	4b0e      	ldr	r3, [pc, #56]	@ (8002cf4 <MX_SPI2_Init+0x64>)
 8002cbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8002cc0:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8002cc2:	4b0c      	ldr	r3, [pc, #48]	@ (8002cf4 <MX_SPI2_Init+0x64>)
 8002cc4:	2200      	movs	r2, #0
 8002cc6:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 8002cc8:	4b0a      	ldr	r3, [pc, #40]	@ (8002cf4 <MX_SPI2_Init+0x64>)
 8002cca:	2200      	movs	r2, #0
 8002ccc:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 8002cce:	4b09      	ldr	r3, [pc, #36]	@ (8002cf4 <MX_SPI2_Init+0x64>)
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8002cd4:	4b07      	ldr	r3, [pc, #28]	@ (8002cf4 <MX_SPI2_Init+0x64>)
 8002cd6:	2200      	movs	r2, #0
 8002cd8:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 10;
 8002cda:	4b06      	ldr	r3, [pc, #24]	@ (8002cf4 <MX_SPI2_Init+0x64>)
 8002cdc:	220a      	movs	r2, #10
 8002cde:	62da      	str	r2, [r3, #44]	@ 0x2c
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 8002ce0:	4804      	ldr	r0, [pc, #16]	@ (8002cf4 <MX_SPI2_Init+0x64>)
 8002ce2:	f003 ff5d 	bl	8006ba0 <HAL_SPI_Init>
 8002ce6:	4603      	mov	r3, r0
 8002ce8:	2b00      	cmp	r3, #0
 8002cea:	d001      	beq.n	8002cf0 <MX_SPI2_Init+0x60>
  {
    Error_Handler();
 8002cec:	f000 f9d6 	bl	800309c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8002cf0:	bf00      	nop
 8002cf2:	bd80      	pop	{r7, pc}
 8002cf4:	20000300 	.word	0x20000300
 8002cf8:	40003800 	.word	0x40003800

08002cfc <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b086      	sub	sp, #24
 8002d00:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8002d02:	f107 0308 	add.w	r3, r7, #8
 8002d06:	2200      	movs	r2, #0
 8002d08:	601a      	str	r2, [r3, #0]
 8002d0a:	605a      	str	r2, [r3, #4]
 8002d0c:	609a      	str	r2, [r3, #8]
 8002d0e:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002d10:	463b      	mov	r3, r7
 8002d12:	2200      	movs	r2, #0
 8002d14:	601a      	str	r2, [r3, #0]
 8002d16:	605a      	str	r2, [r3, #4]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002d18:	4b1d      	ldr	r3, [pc, #116]	@ (8002d90 <MX_TIM3_Init+0x94>)
 8002d1a:	4a1e      	ldr	r2, [pc, #120]	@ (8002d94 <MX_TIM3_Init+0x98>)
 8002d1c:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 167;
 8002d1e:	4b1c      	ldr	r3, [pc, #112]	@ (8002d90 <MX_TIM3_Init+0x94>)
 8002d20:	22a7      	movs	r2, #167	@ 0xa7
 8002d22:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002d24:	4b1a      	ldr	r3, [pc, #104]	@ (8002d90 <MX_TIM3_Init+0x94>)
 8002d26:	2200      	movs	r2, #0
 8002d28:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8002d2a:	4b19      	ldr	r3, [pc, #100]	@ (8002d90 <MX_TIM3_Init+0x94>)
 8002d2c:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8002d30:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8002d32:	4b17      	ldr	r3, [pc, #92]	@ (8002d90 <MX_TIM3_Init+0x94>)
 8002d34:	2200      	movs	r2, #0
 8002d36:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002d38:	4b15      	ldr	r3, [pc, #84]	@ (8002d90 <MX_TIM3_Init+0x94>)
 8002d3a:	2280      	movs	r2, #128	@ 0x80
 8002d3c:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8002d3e:	4814      	ldr	r0, [pc, #80]	@ (8002d90 <MX_TIM3_Init+0x94>)
 8002d40:	f004 fbc8 	bl	80074d4 <HAL_TIM_Base_Init>
 8002d44:	4603      	mov	r3, r0
 8002d46:	2b00      	cmp	r3, #0
 8002d48:	d001      	beq.n	8002d4e <MX_TIM3_Init+0x52>
  {
    Error_Handler();
 8002d4a:	f000 f9a7 	bl	800309c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8002d4e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002d52:	60bb      	str	r3, [r7, #8]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002d54:	f107 0308 	add.w	r3, r7, #8
 8002d58:	4619      	mov	r1, r3
 8002d5a:	480d      	ldr	r0, [pc, #52]	@ (8002d90 <MX_TIM3_Init+0x94>)
 8002d5c:	f004 fd62 	bl	8007824 <HAL_TIM_ConfigClockSource>
 8002d60:	4603      	mov	r3, r0
 8002d62:	2b00      	cmp	r3, #0
 8002d64:	d001      	beq.n	8002d6a <MX_TIM3_Init+0x6e>
  {
    Error_Handler();
 8002d66:	f000 f999 	bl	800309c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002d6a:	2300      	movs	r3, #0
 8002d6c:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002d6e:	2300      	movs	r3, #0
 8002d70:	607b      	str	r3, [r7, #4]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8002d72:	463b      	mov	r3, r7
 8002d74:	4619      	mov	r1, r3
 8002d76:	4806      	ldr	r0, [pc, #24]	@ (8002d90 <MX_TIM3_Init+0x94>)
 8002d78:	f004 ff8e 	bl	8007c98 <HAL_TIMEx_MasterConfigSynchronization>
 8002d7c:	4603      	mov	r3, r0
 8002d7e:	2b00      	cmp	r3, #0
 8002d80:	d001      	beq.n	8002d86 <MX_TIM3_Init+0x8a>
  {
    Error_Handler();
 8002d82:	f000 f98b 	bl	800309c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8002d86:	bf00      	nop
 8002d88:	3718      	adds	r7, #24
 8002d8a:	46bd      	mov	sp, r7
 8002d8c:	bd80      	pop	{r7, pc}
 8002d8e:	bf00      	nop
 8002d90:	20000358 	.word	0x20000358
 8002d94:	40000400 	.word	0x40000400

08002d98 <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 8002d98:	b580      	push	{r7, lr}
 8002d9a:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 8002d9c:	4b11      	ldr	r3, [pc, #68]	@ (8002de4 <MX_USART1_UART_Init+0x4c>)
 8002d9e:	4a12      	ldr	r2, [pc, #72]	@ (8002de8 <MX_USART1_UART_Init+0x50>)
 8002da0:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 9600;
 8002da2:	4b10      	ldr	r3, [pc, #64]	@ (8002de4 <MX_USART1_UART_Init+0x4c>)
 8002da4:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8002da8:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 8002daa:	4b0e      	ldr	r3, [pc, #56]	@ (8002de4 <MX_USART1_UART_Init+0x4c>)
 8002dac:	2200      	movs	r2, #0
 8002dae:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8002db0:	4b0c      	ldr	r3, [pc, #48]	@ (8002de4 <MX_USART1_UART_Init+0x4c>)
 8002db2:	2200      	movs	r2, #0
 8002db4:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 8002db6:	4b0b      	ldr	r3, [pc, #44]	@ (8002de4 <MX_USART1_UART_Init+0x4c>)
 8002db8:	2200      	movs	r2, #0
 8002dba:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8002dbc:	4b09      	ldr	r3, [pc, #36]	@ (8002de4 <MX_USART1_UART_Init+0x4c>)
 8002dbe:	220c      	movs	r2, #12
 8002dc0:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002dc2:	4b08      	ldr	r3, [pc, #32]	@ (8002de4 <MX_USART1_UART_Init+0x4c>)
 8002dc4:	2200      	movs	r2, #0
 8002dc6:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 8002dc8:	4b06      	ldr	r3, [pc, #24]	@ (8002de4 <MX_USART1_UART_Init+0x4c>)
 8002dca:	2200      	movs	r2, #0
 8002dcc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8002dce:	4805      	ldr	r0, [pc, #20]	@ (8002de4 <MX_USART1_UART_Init+0x4c>)
 8002dd0:	f004 fff2 	bl	8007db8 <HAL_UART_Init>
 8002dd4:	4603      	mov	r3, r0
 8002dd6:	2b00      	cmp	r3, #0
 8002dd8:	d001      	beq.n	8002dde <MX_USART1_UART_Init+0x46>
  {
    Error_Handler();
 8002dda:	f000 f95f 	bl	800309c <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8002dde:	bf00      	nop
 8002de0:	bd80      	pop	{r7, pc}
 8002de2:	bf00      	nop
 8002de4:	200003a0 	.word	0x200003a0
 8002de8:	40011000 	.word	0x40011000

08002dec <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002dec:	b580      	push	{r7, lr}
 8002dee:	b08c      	sub	sp, #48	@ 0x30
 8002df0:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002df2:	f107 031c 	add.w	r3, r7, #28
 8002df6:	2200      	movs	r2, #0
 8002df8:	601a      	str	r2, [r3, #0]
 8002dfa:	605a      	str	r2, [r3, #4]
 8002dfc:	609a      	str	r2, [r3, #8]
 8002dfe:	60da      	str	r2, [r3, #12]
 8002e00:	611a      	str	r2, [r3, #16]
  /* USER CODE BEGIN MX_GPIO_Init_1 */

  /* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8002e02:	2300      	movs	r3, #0
 8002e04:	61bb      	str	r3, [r7, #24]
 8002e06:	4b70      	ldr	r3, [pc, #448]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e0a:	4a6f      	ldr	r2, [pc, #444]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e0c:	f043 0310 	orr.w	r3, r3, #16
 8002e10:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e12:	4b6d      	ldr	r3, [pc, #436]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e14:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e16:	f003 0310 	and.w	r3, r3, #16
 8002e1a:	61bb      	str	r3, [r7, #24]
 8002e1c:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8002e1e:	2300      	movs	r3, #0
 8002e20:	617b      	str	r3, [r7, #20]
 8002e22:	4b69      	ldr	r3, [pc, #420]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e24:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e26:	4a68      	ldr	r2, [pc, #416]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8002e2c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e2e:	4b66      	ldr	r3, [pc, #408]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e30:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e32:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002e36:	617b      	str	r3, [r7, #20]
 8002e38:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e3a:	2300      	movs	r3, #0
 8002e3c:	613b      	str	r3, [r7, #16]
 8002e3e:	4b62      	ldr	r3, [pc, #392]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e40:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e42:	4a61      	ldr	r2, [pc, #388]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e44:	f043 0301 	orr.w	r3, r3, #1
 8002e48:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e4a:	4b5f      	ldr	r3, [pc, #380]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e4c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e4e:	f003 0301 	and.w	r3, r3, #1
 8002e52:	613b      	str	r3, [r7, #16]
 8002e54:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002e56:	2300      	movs	r3, #0
 8002e58:	60fb      	str	r3, [r7, #12]
 8002e5a:	4b5b      	ldr	r3, [pc, #364]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e5c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e5e:	4a5a      	ldr	r2, [pc, #360]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e60:	f043 0304 	orr.w	r3, r3, #4
 8002e64:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e66:	4b58      	ldr	r3, [pc, #352]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e68:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e6a:	f003 0304 	and.w	r3, r3, #4
 8002e6e:	60fb      	str	r3, [r7, #12]
 8002e70:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8002e72:	2300      	movs	r3, #0
 8002e74:	60bb      	str	r3, [r7, #8]
 8002e76:	4b54      	ldr	r3, [pc, #336]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e78:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e7a:	4a53      	ldr	r2, [pc, #332]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e7c:	f043 0302 	orr.w	r3, r3, #2
 8002e80:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e82:	4b51      	ldr	r3, [pc, #324]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e84:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e86:	f003 0302 	and.w	r3, r3, #2
 8002e8a:	60bb      	str	r3, [r7, #8]
 8002e8c:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 8002e8e:	2300      	movs	r3, #0
 8002e90:	607b      	str	r3, [r7, #4]
 8002e92:	4b4d      	ldr	r3, [pc, #308]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e94:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002e96:	4a4c      	ldr	r2, [pc, #304]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002e98:	f043 0308 	orr.w	r3, r3, #8
 8002e9c:	6313      	str	r3, [r2, #48]	@ 0x30
 8002e9e:	4b4a      	ldr	r3, [pc, #296]	@ (8002fc8 <MX_GPIO_Init+0x1dc>)
 8002ea0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	607b      	str	r3, [r7, #4]
 8002ea8:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOE, GPIO_PIN_5, GPIO_PIN_RESET);
 8002eaa:	2200      	movs	r2, #0
 8002eac:	2120      	movs	r1, #32
 8002eae:	4847      	ldr	r0, [pc, #284]	@ (8002fcc <MX_GPIO_Init+0x1e0>)
 8002eb0:	f001 ff58 	bl	8004d64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_5|GPIO_PIN_15, GPIO_PIN_RESET);
 8002eb4:	2200      	movs	r2, #0
 8002eb6:	f248 0120 	movw	r1, #32800	@ 0x8020
 8002eba:	4845      	ldr	r0, [pc, #276]	@ (8002fd0 <MX_GPIO_Init+0x1e4>)
 8002ebc:	f001 ff52 	bl	8004d64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_8|GPIO_PIN_9, GPIO_PIN_RESET);
 8002ec0:	2200      	movs	r2, #0
 8002ec2:	f44f 5198 	mov.w	r1, #4864	@ 0x1300
 8002ec6:	4843      	ldr	r0, [pc, #268]	@ (8002fd4 <MX_GPIO_Init+0x1e8>)
 8002ec8:	f001 ff4c 	bl	8004d64 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8002ecc:	2200      	movs	r2, #0
 8002ece:	f44f 617c 	mov.w	r1, #4032	@ 0xfc0
 8002ed2:	4841      	ldr	r0, [pc, #260]	@ (8002fd8 <MX_GPIO_Init+0x1ec>)
 8002ed4:	f001 ff46 	bl	8004d64 <HAL_GPIO_WritePin>
                          |GPIO_PIN_10|GPIO_PIN_11, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, GPIO_PIN_6, GPIO_PIN_RESET);
 8002ed8:	2200      	movs	r2, #0
 8002eda:	2140      	movs	r1, #64	@ 0x40
 8002edc:	483f      	ldr	r0, [pc, #252]	@ (8002fdc <MX_GPIO_Init+0x1f0>)
 8002ede:	f001 ff41 	bl	8004d64 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PE2 PE1 */
  GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_1;
 8002ee2:	2306      	movs	r3, #6
 8002ee4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002ee6:	2300      	movs	r3, #0
 8002ee8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002eea:	2300      	movs	r3, #0
 8002eec:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002eee:	f107 031c 	add.w	r3, r7, #28
 8002ef2:	4619      	mov	r1, r3
 8002ef4:	4835      	ldr	r0, [pc, #212]	@ (8002fcc <MX_GPIO_Init+0x1e0>)
 8002ef6:	f001 fd81 	bl	80049fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PE5 */
  GPIO_InitStruct.Pin = GPIO_PIN_5;
 8002efa:	2320      	movs	r3, #32
 8002efc:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002efe:	2301      	movs	r3, #1
 8002f00:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f02:	2300      	movs	r3, #0
 8002f04:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f06:	2300      	movs	r3, #0
 8002f08:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8002f0a:	f107 031c 	add.w	r3, r7, #28
 8002f0e:	4619      	mov	r1, r3
 8002f10:	482e      	ldr	r0, [pc, #184]	@ (8002fcc <MX_GPIO_Init+0x1e0>)
 8002f12:	f001 fd73 	bl	80049fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PA5 PA15 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_15;
 8002f16:	f248 0320 	movw	r3, #32800	@ 0x8020
 8002f1a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f1c:	2301      	movs	r3, #1
 8002f1e:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f20:	2300      	movs	r3, #0
 8002f22:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f24:	2300      	movs	r3, #0
 8002f26:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f28:	f107 031c 	add.w	r3, r7, #28
 8002f2c:	4619      	mov	r1, r3
 8002f2e:	4828      	ldr	r0, [pc, #160]	@ (8002fd0 <MX_GPIO_Init+0x1e4>)
 8002f30:	f001 fd64 	bl	80049fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PC4 */
  GPIO_InitStruct.Pin = GPIO_PIN_4;
 8002f34:	2310      	movs	r3, #16
 8002f36:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f38:	2300      	movs	r3, #0
 8002f3a:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f3c:	2300      	movs	r3, #0
 8002f3e:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f40:	f107 031c 	add.w	r3, r7, #28
 8002f44:	4619      	mov	r1, r3
 8002f46:	4824      	ldr	r0, [pc, #144]	@ (8002fd8 <MX_GPIO_Init+0x1ec>)
 8002f48:	f001 fd58 	bl	80049fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB8 PB9 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_8|GPIO_PIN_9;
 8002f4c:	f44f 5398 	mov.w	r3, #4864	@ 0x1300
 8002f50:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f52:	2301      	movs	r3, #1
 8002f54:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f56:	2300      	movs	r3, #0
 8002f58:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f5a:	2300      	movs	r3, #0
 8002f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f5e:	f107 031c 	add.w	r3, r7, #28
 8002f62:	4619      	mov	r1, r3
 8002f64:	481b      	ldr	r0, [pc, #108]	@ (8002fd4 <MX_GPIO_Init+0x1e8>)
 8002f66:	f001 fd49 	bl	80049fc <HAL_GPIO_Init>

  /*Configure GPIO pins : PC6 PC7 PC8 PC9
                           PC10 PC11 */
  GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9
 8002f6a:	f44f 637c 	mov.w	r3, #4032	@ 0xfc0
 8002f6e:	61fb      	str	r3, [r7, #28]
                          |GPIO_PIN_10|GPIO_PIN_11;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002f70:	2301      	movs	r3, #1
 8002f72:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f74:	2300      	movs	r3, #0
 8002f76:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f78:	2300      	movs	r3, #0
 8002f7a:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002f7c:	f107 031c 	add.w	r3, r7, #28
 8002f80:	4619      	mov	r1, r3
 8002f82:	4815      	ldr	r0, [pc, #84]	@ (8002fd8 <MX_GPIO_Init+0x1ec>)
 8002f84:	f001 fd3a 	bl	80049fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PA9 */
  GPIO_InitStruct.Pin = GPIO_PIN_9;
 8002f88:	f44f 7300 	mov.w	r3, #512	@ 0x200
 8002f8c:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002f8e:	2300      	movs	r3, #0
 8002f90:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f92:	2300      	movs	r3, #0
 8002f94:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002f96:	f107 031c 	add.w	r3, r7, #28
 8002f9a:	4619      	mov	r1, r3
 8002f9c:	480c      	ldr	r0, [pc, #48]	@ (8002fd0 <MX_GPIO_Init+0x1e4>)
 8002f9e:	f001 fd2d 	bl	80049fc <HAL_GPIO_Init>

  /*Configure GPIO pin : PD6 */
  GPIO_InitStruct.Pin = GPIO_PIN_6;
 8002fa2:	2340      	movs	r3, #64	@ 0x40
 8002fa4:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002fa6:	2301      	movs	r3, #1
 8002fa8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002faa:	2300      	movs	r3, #0
 8002fac:	627b      	str	r3, [r7, #36]	@ 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002fae:	2300      	movs	r3, #0
 8002fb0:	62bb      	str	r3, [r7, #40]	@ 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8002fb2:	f107 031c 	add.w	r3, r7, #28
 8002fb6:	4619      	mov	r1, r3
 8002fb8:	4808      	ldr	r0, [pc, #32]	@ (8002fdc <MX_GPIO_Init+0x1f0>)
 8002fba:	f001 fd1f 	bl	80049fc <HAL_GPIO_Init>

  /* USER CODE BEGIN MX_GPIO_Init_2 */

  /* USER CODE END MX_GPIO_Init_2 */
}
 8002fbe:	bf00      	nop
 8002fc0:	3730      	adds	r7, #48	@ 0x30
 8002fc2:	46bd      	mov	sp, r7
 8002fc4:	bd80      	pop	{r7, pc}
 8002fc6:	bf00      	nop
 8002fc8:	40023800 	.word	0x40023800
 8002fcc:	40021000 	.word	0x40021000
 8002fd0:	40020000 	.word	0x40020000
 8002fd4:	40020400 	.word	0x40020400
 8002fd8:	40020800 	.word	0x40020800
 8002fdc:	40020c00 	.word	0x40020c00

08002fe0 <MX_FSMC_Init>:

/* FSMC initialization function */
static void MX_FSMC_Init(void)
{
 8002fe0:	b580      	push	{r7, lr}
 8002fe2:	b088      	sub	sp, #32
 8002fe4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN FSMC_Init 0 */

  /* USER CODE END FSMC_Init 0 */

  FSMC_NORSRAM_TimingTypeDef Timing = {0};
 8002fe6:	1d3b      	adds	r3, r7, #4
 8002fe8:	2200      	movs	r2, #0
 8002fea:	601a      	str	r2, [r3, #0]
 8002fec:	605a      	str	r2, [r3, #4]
 8002fee:	609a      	str	r2, [r3, #8]
 8002ff0:	60da      	str	r2, [r3, #12]
 8002ff2:	611a      	str	r2, [r3, #16]
 8002ff4:	615a      	str	r2, [r3, #20]
 8002ff6:	619a      	str	r2, [r3, #24]

  /* USER CODE END FSMC_Init 1 */

  /** Perform the SRAM1 memory initialization sequence
  */
  hsram1.Instance = FSMC_NORSRAM_DEVICE;
 8002ff8:	4b26      	ldr	r3, [pc, #152]	@ (8003094 <MX_FSMC_Init+0xb4>)
 8002ffa:	f04f 4220 	mov.w	r2, #2684354560	@ 0xa0000000
 8002ffe:	601a      	str	r2, [r3, #0]
  hsram1.Extended = FSMC_NORSRAM_EXTENDED_DEVICE;
 8003000:	4b24      	ldr	r3, [pc, #144]	@ (8003094 <MX_FSMC_Init+0xb4>)
 8003002:	4a25      	ldr	r2, [pc, #148]	@ (8003098 <MX_FSMC_Init+0xb8>)
 8003004:	605a      	str	r2, [r3, #4]
  /* hsram1.Init */
  hsram1.Init.NSBank = FSMC_NORSRAM_BANK1;
 8003006:	4b23      	ldr	r3, [pc, #140]	@ (8003094 <MX_FSMC_Init+0xb4>)
 8003008:	2200      	movs	r2, #0
 800300a:	609a      	str	r2, [r3, #8]
  hsram1.Init.DataAddressMux = FSMC_DATA_ADDRESS_MUX_ENABLE;
 800300c:	4b21      	ldr	r3, [pc, #132]	@ (8003094 <MX_FSMC_Init+0xb4>)
 800300e:	2202      	movs	r2, #2
 8003010:	60da      	str	r2, [r3, #12]
  hsram1.Init.MemoryType = FSMC_MEMORY_TYPE_PSRAM;
 8003012:	4b20      	ldr	r3, [pc, #128]	@ (8003094 <MX_FSMC_Init+0xb4>)
 8003014:	2204      	movs	r2, #4
 8003016:	611a      	str	r2, [r3, #16]
  hsram1.Init.MemoryDataWidth = FSMC_NORSRAM_MEM_BUS_WIDTH_16;
 8003018:	4b1e      	ldr	r3, [pc, #120]	@ (8003094 <MX_FSMC_Init+0xb4>)
 800301a:	2210      	movs	r2, #16
 800301c:	615a      	str	r2, [r3, #20]
  hsram1.Init.BurstAccessMode = FSMC_BURST_ACCESS_MODE_DISABLE;
 800301e:	4b1d      	ldr	r3, [pc, #116]	@ (8003094 <MX_FSMC_Init+0xb4>)
 8003020:	2200      	movs	r2, #0
 8003022:	619a      	str	r2, [r3, #24]
  hsram1.Init.WaitSignalPolarity = FSMC_WAIT_SIGNAL_POLARITY_LOW;
 8003024:	4b1b      	ldr	r3, [pc, #108]	@ (8003094 <MX_FSMC_Init+0xb4>)
 8003026:	2200      	movs	r2, #0
 8003028:	61da      	str	r2, [r3, #28]
  hsram1.Init.WrapMode = FSMC_WRAP_MODE_DISABLE;
 800302a:	4b1a      	ldr	r3, [pc, #104]	@ (8003094 <MX_FSMC_Init+0xb4>)
 800302c:	2200      	movs	r2, #0
 800302e:	621a      	str	r2, [r3, #32]
  hsram1.Init.WaitSignalActive = FSMC_WAIT_TIMING_BEFORE_WS;
 8003030:	4b18      	ldr	r3, [pc, #96]	@ (8003094 <MX_FSMC_Init+0xb4>)
 8003032:	2200      	movs	r2, #0
 8003034:	625a      	str	r2, [r3, #36]	@ 0x24
  hsram1.Init.WriteOperation = FSMC_WRITE_OPERATION_DISABLE;
 8003036:	4b17      	ldr	r3, [pc, #92]	@ (8003094 <MX_FSMC_Init+0xb4>)
 8003038:	2200      	movs	r2, #0
 800303a:	629a      	str	r2, [r3, #40]	@ 0x28
  hsram1.Init.WaitSignal = FSMC_WAIT_SIGNAL_DISABLE;
 800303c:	4b15      	ldr	r3, [pc, #84]	@ (8003094 <MX_FSMC_Init+0xb4>)
 800303e:	2200      	movs	r2, #0
 8003040:	62da      	str	r2, [r3, #44]	@ 0x2c
  hsram1.Init.ExtendedMode = FSMC_EXTENDED_MODE_DISABLE;
 8003042:	4b14      	ldr	r3, [pc, #80]	@ (8003094 <MX_FSMC_Init+0xb4>)
 8003044:	2200      	movs	r2, #0
 8003046:	631a      	str	r2, [r3, #48]	@ 0x30
  hsram1.Init.AsynchronousWait = FSMC_ASYNCHRONOUS_WAIT_DISABLE;
 8003048:	4b12      	ldr	r3, [pc, #72]	@ (8003094 <MX_FSMC_Init+0xb4>)
 800304a:	2200      	movs	r2, #0
 800304c:	635a      	str	r2, [r3, #52]	@ 0x34
  hsram1.Init.WriteBurst = FSMC_WRITE_BURST_DISABLE;
 800304e:	4b11      	ldr	r3, [pc, #68]	@ (8003094 <MX_FSMC_Init+0xb4>)
 8003050:	2200      	movs	r2, #0
 8003052:	639a      	str	r2, [r3, #56]	@ 0x38
  hsram1.Init.PageSize = FSMC_PAGE_SIZE_NONE;
 8003054:	4b0f      	ldr	r3, [pc, #60]	@ (8003094 <MX_FSMC_Init+0xb4>)
 8003056:	2200      	movs	r2, #0
 8003058:	645a      	str	r2, [r3, #68]	@ 0x44
  /* Timing */
  Timing.AddressSetupTime = 15;
 800305a:	230f      	movs	r3, #15
 800305c:	607b      	str	r3, [r7, #4]
  Timing.AddressHoldTime = 15;
 800305e:	230f      	movs	r3, #15
 8003060:	60bb      	str	r3, [r7, #8]
  Timing.DataSetupTime = 255;
 8003062:	23ff      	movs	r3, #255	@ 0xff
 8003064:	60fb      	str	r3, [r7, #12]
  Timing.BusTurnAroundDuration = 15;
 8003066:	230f      	movs	r3, #15
 8003068:	613b      	str	r3, [r7, #16]
  Timing.CLKDivision = 16;
 800306a:	2310      	movs	r3, #16
 800306c:	617b      	str	r3, [r7, #20]
  Timing.DataLatency = 17;
 800306e:	2311      	movs	r3, #17
 8003070:	61bb      	str	r3, [r7, #24]
  Timing.AccessMode = FSMC_ACCESS_MODE_A;
 8003072:	2300      	movs	r3, #0
 8003074:	61fb      	str	r3, [r7, #28]
  /* ExtTiming */

  if (HAL_SRAM_Init(&hsram1, &Timing, NULL) != HAL_OK)
 8003076:	1d3b      	adds	r3, r7, #4
 8003078:	2200      	movs	r2, #0
 800307a:	4619      	mov	r1, r3
 800307c:	4805      	ldr	r0, [pc, #20]	@ (8003094 <MX_FSMC_Init+0xb4>)
 800307e:	f004 f9e1 	bl	8007444 <HAL_SRAM_Init>
 8003082:	4603      	mov	r3, r0
 8003084:	2b00      	cmp	r3, #0
 8003086:	d001      	beq.n	800308c <MX_FSMC_Init+0xac>
  {
    Error_Handler( );
 8003088:	f000 f808 	bl	800309c <Error_Handler>
  }

  /* USER CODE BEGIN FSMC_Init 2 */

  /* USER CODE END FSMC_Init 2 */
}
 800308c:	bf00      	nop
 800308e:	3720      	adds	r7, #32
 8003090:	46bd      	mov	sp, r7
 8003092:	bd80      	pop	{r7, pc}
 8003094:	200003e8 	.word	0x200003e8
 8003098:	a0000104 	.word	0xa0000104

0800309c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800309c:	b480      	push	{r7}
 800309e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  while (1)
 80030a0:	bf00      	nop
 80030a2:	e7fd      	b.n	80030a0 <Error_Handler+0x4>

080030a4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80030a4:	b480      	push	{r7}
 80030a6:	b083      	sub	sp, #12
 80030a8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80030aa:	2300      	movs	r3, #0
 80030ac:	607b      	str	r3, [r7, #4]
 80030ae:	4b10      	ldr	r3, [pc, #64]	@ (80030f0 <HAL_MspInit+0x4c>)
 80030b0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030b2:	4a0f      	ldr	r2, [pc, #60]	@ (80030f0 <HAL_MspInit+0x4c>)
 80030b4:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80030b8:	6453      	str	r3, [r2, #68]	@ 0x44
 80030ba:	4b0d      	ldr	r3, [pc, #52]	@ (80030f0 <HAL_MspInit+0x4c>)
 80030bc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80030be:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80030c2:	607b      	str	r3, [r7, #4]
 80030c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80030c6:	2300      	movs	r3, #0
 80030c8:	603b      	str	r3, [r7, #0]
 80030ca:	4b09      	ldr	r3, [pc, #36]	@ (80030f0 <HAL_MspInit+0x4c>)
 80030cc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030ce:	4a08      	ldr	r2, [pc, #32]	@ (80030f0 <HAL_MspInit+0x4c>)
 80030d0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80030d4:	6413      	str	r3, [r2, #64]	@ 0x40
 80030d6:	4b06      	ldr	r3, [pc, #24]	@ (80030f0 <HAL_MspInit+0x4c>)
 80030d8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80030da:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80030de:	603b      	str	r3, [r7, #0]
 80030e0:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80030e2:	bf00      	nop
 80030e4:	370c      	adds	r7, #12
 80030e6:	46bd      	mov	sp, r7
 80030e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030ec:	4770      	bx	lr
 80030ee:	bf00      	nop
 80030f0:	40023800 	.word	0x40023800

080030f4 <HAL_DAC_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hdac: DAC handle pointer
  * @retval None
  */
void HAL_DAC_MspInit(DAC_HandleTypeDef* hdac)
{
 80030f4:	b580      	push	{r7, lr}
 80030f6:	b08a      	sub	sp, #40	@ 0x28
 80030f8:	af00      	add	r7, sp, #0
 80030fa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80030fc:	f107 0314 	add.w	r3, r7, #20
 8003100:	2200      	movs	r2, #0
 8003102:	601a      	str	r2, [r3, #0]
 8003104:	605a      	str	r2, [r3, #4]
 8003106:	609a      	str	r2, [r3, #8]
 8003108:	60da      	str	r2, [r3, #12]
 800310a:	611a      	str	r2, [r3, #16]
  if(hdac->Instance==DAC)
 800310c:	687b      	ldr	r3, [r7, #4]
 800310e:	681b      	ldr	r3, [r3, #0]
 8003110:	4a17      	ldr	r2, [pc, #92]	@ (8003170 <HAL_DAC_MspInit+0x7c>)
 8003112:	4293      	cmp	r3, r2
 8003114:	d127      	bne.n	8003166 <HAL_DAC_MspInit+0x72>
  {
    /* USER CODE BEGIN DAC_MspInit 0 */

    /* USER CODE END DAC_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_DAC_CLK_ENABLE();
 8003116:	2300      	movs	r3, #0
 8003118:	613b      	str	r3, [r7, #16]
 800311a:	4b16      	ldr	r3, [pc, #88]	@ (8003174 <HAL_DAC_MspInit+0x80>)
 800311c:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800311e:	4a15      	ldr	r2, [pc, #84]	@ (8003174 <HAL_DAC_MspInit+0x80>)
 8003120:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8003124:	6413      	str	r3, [r2, #64]	@ 0x40
 8003126:	4b13      	ldr	r3, [pc, #76]	@ (8003174 <HAL_DAC_MspInit+0x80>)
 8003128:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800312a:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 800312e:	613b      	str	r3, [r7, #16]
 8003130:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8003132:	2300      	movs	r3, #0
 8003134:	60fb      	str	r3, [r7, #12]
 8003136:	4b0f      	ldr	r3, [pc, #60]	@ (8003174 <HAL_DAC_MspInit+0x80>)
 8003138:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800313a:	4a0e      	ldr	r2, [pc, #56]	@ (8003174 <HAL_DAC_MspInit+0x80>)
 800313c:	f043 0301 	orr.w	r3, r3, #1
 8003140:	6313      	str	r3, [r2, #48]	@ 0x30
 8003142:	4b0c      	ldr	r3, [pc, #48]	@ (8003174 <HAL_DAC_MspInit+0x80>)
 8003144:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8003146:	f003 0301 	and.w	r3, r3, #1
 800314a:	60fb      	str	r3, [r7, #12]
 800314c:	68fb      	ldr	r3, [r7, #12]
    /**DAC GPIO Configuration
    PA4     ------> DAC_OUT1
    */
    GPIO_InitStruct.Pin = GPIO_PIN_4;
 800314e:	2310      	movs	r3, #16
 8003150:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 8003152:	2303      	movs	r3, #3
 8003154:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003156:	2300      	movs	r3, #0
 8003158:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800315a:	f107 0314 	add.w	r3, r7, #20
 800315e:	4619      	mov	r1, r3
 8003160:	4805      	ldr	r0, [pc, #20]	@ (8003178 <HAL_DAC_MspInit+0x84>)
 8003162:	f001 fc4b 	bl	80049fc <HAL_GPIO_Init>

    /* USER CODE END DAC_MspInit 1 */

  }

}
 8003166:	bf00      	nop
 8003168:	3728      	adds	r7, #40	@ 0x28
 800316a:	46bd      	mov	sp, r7
 800316c:	bd80      	pop	{r7, pc}
 800316e:	bf00      	nop
 8003170:	40007400 	.word	0x40007400
 8003174:	40023800 	.word	0x40023800
 8003178:	40020000 	.word	0x40020000

0800317c <HAL_SPI_MspInit>:
  * This function configures the hardware resources used in this example
  * @param hspi: SPI handle pointer
  * @retval None
  */
void HAL_SPI_MspInit(SPI_HandleTypeDef* hspi)
{
 800317c:	b580      	push	{r7, lr}
 800317e:	b08a      	sub	sp, #40	@ 0x28
 8003180:	af00      	add	r7, sp, #0
 8003182:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003184:	f107 0314 	add.w	r3, r7, #20
 8003188:	2200      	movs	r2, #0
 800318a:	601a      	str	r2, [r3, #0]
 800318c:	605a      	str	r2, [r3, #4]
 800318e:	609a      	str	r2, [r3, #8]
 8003190:	60da      	str	r2, [r3, #12]
 8003192:	611a      	str	r2, [r3, #16]
  if(hspi->Instance==SPI2)
 8003194:	687b      	ldr	r3, [r7, #4]
 8003196:	681b      	ldr	r3, [r3, #0]
 8003198:	4a19      	ldr	r2, [pc, #100]	@ (8003200 <HAL_SPI_MspInit+0x84>)
 800319a:	4293      	cmp	r3, r2
 800319c:	d12c      	bne.n	80031f8 <HAL_SPI_MspInit+0x7c>
  {
    /* USER CODE BEGIN SPI2_MspInit 0 */

    /* USER CODE END SPI2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 800319e:	2300      	movs	r3, #0
 80031a0:	613b      	str	r3, [r7, #16]
 80031a2:	4b18      	ldr	r3, [pc, #96]	@ (8003204 <HAL_SPI_MspInit+0x88>)
 80031a4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031a6:	4a17      	ldr	r2, [pc, #92]	@ (8003204 <HAL_SPI_MspInit+0x88>)
 80031a8:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80031ac:	6413      	str	r3, [r2, #64]	@ 0x40
 80031ae:	4b15      	ldr	r3, [pc, #84]	@ (8003204 <HAL_SPI_MspInit+0x88>)
 80031b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80031b2:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 80031b6:	613b      	str	r3, [r7, #16]
 80031b8:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 80031ba:	2300      	movs	r3, #0
 80031bc:	60fb      	str	r3, [r7, #12]
 80031be:	4b11      	ldr	r3, [pc, #68]	@ (8003204 <HAL_SPI_MspInit+0x88>)
 80031c0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031c2:	4a10      	ldr	r2, [pc, #64]	@ (8003204 <HAL_SPI_MspInit+0x88>)
 80031c4:	f043 0302 	orr.w	r3, r3, #2
 80031c8:	6313      	str	r3, [r2, #48]	@ 0x30
 80031ca:	4b0e      	ldr	r3, [pc, #56]	@ (8003204 <HAL_SPI_MspInit+0x88>)
 80031cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80031ce:	f003 0302 	and.w	r3, r3, #2
 80031d2:	60fb      	str	r3, [r7, #12]
 80031d4:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 80031d6:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 80031da:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80031dc:	2302      	movs	r3, #2
 80031de:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80031e0:	2300      	movs	r3, #0
 80031e2:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80031e4:	2303      	movs	r3, #3
 80031e6:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80031e8:	2305      	movs	r3, #5
 80031ea:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80031ec:	f107 0314 	add.w	r3, r7, #20
 80031f0:	4619      	mov	r1, r3
 80031f2:	4805      	ldr	r0, [pc, #20]	@ (8003208 <HAL_SPI_MspInit+0x8c>)
 80031f4:	f001 fc02 	bl	80049fc <HAL_GPIO_Init>

    /* USER CODE END SPI2_MspInit 1 */

  }

}
 80031f8:	bf00      	nop
 80031fa:	3728      	adds	r7, #40	@ 0x28
 80031fc:	46bd      	mov	sp, r7
 80031fe:	bd80      	pop	{r7, pc}
 8003200:	40003800 	.word	0x40003800
 8003204:	40023800 	.word	0x40023800
 8003208:	40020400 	.word	0x40020400

0800320c <HAL_TIM_Base_MspInit>:
  * This function configures the hardware resources used in this example
  * @param htim_base: TIM_Base handle pointer
  * @retval None
  */
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 800320c:	b580      	push	{r7, lr}
 800320e:	b084      	sub	sp, #16
 8003210:	af00      	add	r7, sp, #0
 8003212:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM3)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	681b      	ldr	r3, [r3, #0]
 8003218:	4a0e      	ldr	r2, [pc, #56]	@ (8003254 <HAL_TIM_Base_MspInit+0x48>)
 800321a:	4293      	cmp	r3, r2
 800321c:	d115      	bne.n	800324a <HAL_TIM_Base_MspInit+0x3e>
  {
    /* USER CODE BEGIN TIM3_MspInit 0 */

    /* USER CODE END TIM3_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 800321e:	2300      	movs	r3, #0
 8003220:	60fb      	str	r3, [r7, #12]
 8003222:	4b0d      	ldr	r3, [pc, #52]	@ (8003258 <HAL_TIM_Base_MspInit+0x4c>)
 8003224:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003226:	4a0c      	ldr	r2, [pc, #48]	@ (8003258 <HAL_TIM_Base_MspInit+0x4c>)
 8003228:	f043 0302 	orr.w	r3, r3, #2
 800322c:	6413      	str	r3, [r2, #64]	@ 0x40
 800322e:	4b0a      	ldr	r3, [pc, #40]	@ (8003258 <HAL_TIM_Base_MspInit+0x4c>)
 8003230:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003232:	f003 0302 	and.w	r3, r3, #2
 8003236:	60fb      	str	r3, [r7, #12]
 8003238:	68fb      	ldr	r3, [r7, #12]
    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 0, 0);
 800323a:	2200      	movs	r2, #0
 800323c:	2100      	movs	r1, #0
 800323e:	201d      	movs	r0, #29
 8003240:	f001 f81b 	bl	800427a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 8003244:	201d      	movs	r0, #29
 8003246:	f001 f834 	bl	80042b2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END TIM3_MspInit 1 */

  }

}
 800324a:	bf00      	nop
 800324c:	3710      	adds	r7, #16
 800324e:	46bd      	mov	sp, r7
 8003250:	bd80      	pop	{r7, pc}
 8003252:	bf00      	nop
 8003254:	40000400 	.word	0x40000400
 8003258:	40023800 	.word	0x40023800

0800325c <HAL_UART_MspInit>:
  * This function configures the hardware resources used in this example
  * @param huart: UART handle pointer
  * @retval None
  */
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800325c:	b580      	push	{r7, lr}
 800325e:	b08a      	sub	sp, #40	@ 0x28
 8003260:	af00      	add	r7, sp, #0
 8003262:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8003264:	f107 0314 	add.w	r3, r7, #20
 8003268:	2200      	movs	r2, #0
 800326a:	601a      	str	r2, [r3, #0]
 800326c:	605a      	str	r2, [r3, #4]
 800326e:	609a      	str	r2, [r3, #8]
 8003270:	60da      	str	r2, [r3, #12]
 8003272:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART1)
 8003274:	687b      	ldr	r3, [r7, #4]
 8003276:	681b      	ldr	r3, [r3, #0]
 8003278:	4a1d      	ldr	r2, [pc, #116]	@ (80032f0 <HAL_UART_MspInit+0x94>)
 800327a:	4293      	cmp	r3, r2
 800327c:	d133      	bne.n	80032e6 <HAL_UART_MspInit+0x8a>
  {
    /* USER CODE BEGIN USART1_MspInit 0 */

    /* USER CODE END USART1_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 800327e:	2300      	movs	r3, #0
 8003280:	613b      	str	r3, [r7, #16]
 8003282:	4b1c      	ldr	r3, [pc, #112]	@ (80032f4 <HAL_UART_MspInit+0x98>)
 8003284:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003286:	4a1b      	ldr	r2, [pc, #108]	@ (80032f4 <HAL_UART_MspInit+0x98>)
 8003288:	f043 0310 	orr.w	r3, r3, #16
 800328c:	6453      	str	r3, [r2, #68]	@ 0x44
 800328e:	4b19      	ldr	r3, [pc, #100]	@ (80032f4 <HAL_UART_MspInit+0x98>)
 8003290:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8003292:	f003 0310 	and.w	r3, r3, #16
 8003296:	613b      	str	r3, [r7, #16]
 8003298:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800329a:	2300      	movs	r3, #0
 800329c:	60fb      	str	r3, [r7, #12]
 800329e:	4b15      	ldr	r3, [pc, #84]	@ (80032f4 <HAL_UART_MspInit+0x98>)
 80032a0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032a2:	4a14      	ldr	r2, [pc, #80]	@ (80032f4 <HAL_UART_MspInit+0x98>)
 80032a4:	f043 0302 	orr.w	r3, r3, #2
 80032a8:	6313      	str	r3, [r2, #48]	@ 0x30
 80032aa:	4b12      	ldr	r3, [pc, #72]	@ (80032f4 <HAL_UART_MspInit+0x98>)
 80032ac:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80032ae:	f003 0302 	and.w	r3, r3, #2
 80032b2:	60fb      	str	r3, [r7, #12]
 80032b4:	68fb      	ldr	r3, [r7, #12]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 80032b6:	23c0      	movs	r3, #192	@ 0xc0
 80032b8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80032ba:	2302      	movs	r3, #2
 80032bc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80032be:	2300      	movs	r3, #0
 80032c0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80032c2:	2303      	movs	r3, #3
 80032c4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80032c6:	2307      	movs	r3, #7
 80032c8:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80032ca:	f107 0314 	add.w	r3, r7, #20
 80032ce:	4619      	mov	r1, r3
 80032d0:	4809      	ldr	r0, [pc, #36]	@ (80032f8 <HAL_UART_MspInit+0x9c>)
 80032d2:	f001 fb93 	bl	80049fc <HAL_GPIO_Init>

    /* USART1 interrupt Init */
    HAL_NVIC_SetPriority(USART1_IRQn, 0, 0);
 80032d6:	2200      	movs	r2, #0
 80032d8:	2100      	movs	r1, #0
 80032da:	2025      	movs	r0, #37	@ 0x25
 80032dc:	f000 ffcd 	bl	800427a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART1_IRQn);
 80032e0:	2025      	movs	r0, #37	@ 0x25
 80032e2:	f000 ffe6 	bl	80042b2 <HAL_NVIC_EnableIRQ>

    /* USER CODE END USART1_MspInit 1 */

  }

}
 80032e6:	bf00      	nop
 80032e8:	3728      	adds	r7, #40	@ 0x28
 80032ea:	46bd      	mov	sp, r7
 80032ec:	bd80      	pop	{r7, pc}
 80032ee:	bf00      	nop
 80032f0:	40011000 	.word	0x40011000
 80032f4:	40023800 	.word	0x40023800
 80032f8:	40020400 	.word	0x40020400

080032fc <HAL_FSMC_MspInit>:

}

static uint32_t FSMC_Initialized = 0;

static void HAL_FSMC_MspInit(void){
 80032fc:	b580      	push	{r7, lr}
 80032fe:	b086      	sub	sp, #24
 8003300:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FSMC_MspInit 0 */

  /* USER CODE END FSMC_MspInit 0 */
  GPIO_InitTypeDef GPIO_InitStruct ={0};
 8003302:	1d3b      	adds	r3, r7, #4
 8003304:	2200      	movs	r2, #0
 8003306:	601a      	str	r2, [r3, #0]
 8003308:	605a      	str	r2, [r3, #4]
 800330a:	609a      	str	r2, [r3, #8]
 800330c:	60da      	str	r2, [r3, #12]
 800330e:	611a      	str	r2, [r3, #16]
  if (FSMC_Initialized) {
 8003310:	4b1c      	ldr	r3, [pc, #112]	@ (8003384 <HAL_FSMC_MspInit+0x88>)
 8003312:	681b      	ldr	r3, [r3, #0]
 8003314:	2b00      	cmp	r3, #0
 8003316:	d131      	bne.n	800337c <HAL_FSMC_MspInit+0x80>
    return;
  }
  FSMC_Initialized = 1;
 8003318:	4b1a      	ldr	r3, [pc, #104]	@ (8003384 <HAL_FSMC_MspInit+0x88>)
 800331a:	2201      	movs	r2, #1
 800331c:	601a      	str	r2, [r3, #0]

  /* Peripheral clock enable */
  __HAL_RCC_FSMC_CLK_ENABLE();
 800331e:	2300      	movs	r3, #0
 8003320:	603b      	str	r3, [r7, #0]
 8003322:	4b19      	ldr	r3, [pc, #100]	@ (8003388 <HAL_FSMC_MspInit+0x8c>)
 8003324:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003326:	4a18      	ldr	r2, [pc, #96]	@ (8003388 <HAL_FSMC_MspInit+0x8c>)
 8003328:	f043 0301 	orr.w	r3, r3, #1
 800332c:	6393      	str	r3, [r2, #56]	@ 0x38
 800332e:	4b16      	ldr	r3, [pc, #88]	@ (8003388 <HAL_FSMC_MspInit+0x8c>)
 8003330:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003332:	f003 0301 	and.w	r3, r3, #1
 8003336:	603b      	str	r3, [r7, #0]
 8003338:	683b      	ldr	r3, [r7, #0]
  PD1   ------> FSMC_DA3
  PD4   ------> FSMC_NOE
  PD5   ------> FSMC_NWE
  PD7   ------> FSMC_NE1
  */
  GPIO_InitStruct.Pin = GPIO_PIN_7|GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10
 800333a:	f64f 7380 	movw	r3, #65408	@ 0xff80
 800333e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13|GPIO_PIN_14
                          |GPIO_PIN_15;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003340:	2302      	movs	r3, #2
 8003342:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003344:	2300      	movs	r3, #0
 8003346:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003348:	2303      	movs	r3, #3
 800334a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800334c:	230c      	movs	r3, #12
 800334e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8003350:	1d3b      	adds	r3, r7, #4
 8003352:	4619      	mov	r1, r3
 8003354:	480d      	ldr	r0, [pc, #52]	@ (800338c <HAL_FSMC_MspInit+0x90>)
 8003356:	f001 fb51 	bl	80049fc <HAL_GPIO_Init>

  GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9|GPIO_PIN_10|GPIO_PIN_11
 800335a:	f64d 73b3 	movw	r3, #57267	@ 0xdfb3
 800335e:	607b      	str	r3, [r7, #4]
                          |GPIO_PIN_12|GPIO_PIN_14|GPIO_PIN_15|GPIO_PIN_0
                          |GPIO_PIN_1|GPIO_PIN_4|GPIO_PIN_5|GPIO_PIN_7;
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8003360:	2302      	movs	r3, #2
 8003362:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003364:	2300      	movs	r3, #0
 8003366:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8003368:	2303      	movs	r3, #3
 800336a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = GPIO_AF12_FSMC;
 800336c:	230c      	movs	r3, #12
 800336e:	617b      	str	r3, [r7, #20]
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 8003370:	1d3b      	adds	r3, r7, #4
 8003372:	4619      	mov	r1, r3
 8003374:	4806      	ldr	r0, [pc, #24]	@ (8003390 <HAL_FSMC_MspInit+0x94>)
 8003376:	f001 fb41 	bl	80049fc <HAL_GPIO_Init>
 800337a:	e000      	b.n	800337e <HAL_FSMC_MspInit+0x82>
    return;
 800337c:	bf00      	nop

  /* USER CODE BEGIN FSMC_MspInit 1 */

  /* USER CODE END FSMC_MspInit 1 */
}
 800337e:	3718      	adds	r7, #24
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}
 8003384:	2000a668 	.word	0x2000a668
 8003388:	40023800 	.word	0x40023800
 800338c:	40021000 	.word	0x40021000
 8003390:	40020c00 	.word	0x40020c00

08003394 <HAL_SRAM_MspInit>:

void HAL_SRAM_MspInit(SRAM_HandleTypeDef* hsram){
 8003394:	b580      	push	{r7, lr}
 8003396:	b082      	sub	sp, #8
 8003398:	af00      	add	r7, sp, #0
 800339a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN SRAM_MspInit 0 */

  /* USER CODE END SRAM_MspInit 0 */
  HAL_FSMC_MspInit();
 800339c:	f7ff ffae 	bl	80032fc <HAL_FSMC_MspInit>
  /* USER CODE BEGIN SRAM_MspInit 1 */

  /* USER CODE END SRAM_MspInit 1 */
}
 80033a0:	bf00      	nop
 80033a2:	3708      	adds	r7, #8
 80033a4:	46bd      	mov	sp, r7
 80033a6:	bd80      	pop	{r7, pc}

080033a8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80033a8:	b480      	push	{r7}
 80033aa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80033ac:	bf00      	nop
 80033ae:	e7fd      	b.n	80033ac <NMI_Handler+0x4>

080033b0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80033b0:	b480      	push	{r7}
 80033b2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80033b4:	bf00      	nop
 80033b6:	e7fd      	b.n	80033b4 <HardFault_Handler+0x4>

080033b8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80033b8:	b480      	push	{r7}
 80033ba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80033bc:	bf00      	nop
 80033be:	e7fd      	b.n	80033bc <MemManage_Handler+0x4>

080033c0 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80033c0:	b480      	push	{r7}
 80033c2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80033c4:	bf00      	nop
 80033c6:	e7fd      	b.n	80033c4 <BusFault_Handler+0x4>

080033c8 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80033c8:	b480      	push	{r7}
 80033ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80033cc:	bf00      	nop
 80033ce:	e7fd      	b.n	80033cc <UsageFault_Handler+0x4>

080033d0 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80033d0:	b480      	push	{r7}
 80033d2:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80033d4:	bf00      	nop
 80033d6:	46bd      	mov	sp, r7
 80033d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033dc:	4770      	bx	lr

080033de <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80033de:	b480      	push	{r7}
 80033e0:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80033e2:	bf00      	nop
 80033e4:	46bd      	mov	sp, r7
 80033e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ea:	4770      	bx	lr

080033ec <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80033ec:	b480      	push	{r7}
 80033ee:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80033f0:	bf00      	nop
 80033f2:	46bd      	mov	sp, r7
 80033f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033f8:	4770      	bx	lr

080033fa <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 80033fa:	b580      	push	{r7, lr}
 80033fc:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 80033fe:	f000 fe1d 	bl	800403c <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8003402:	bf00      	nop
 8003404:	bd80      	pop	{r7, pc}
	...

08003408 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8003408:	b580      	push	{r7, lr}
 800340a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 800340c:	4802      	ldr	r0, [pc, #8]	@ (8003418 <TIM3_IRQHandler+0x10>)
 800340e:	f004 f919 	bl	8007644 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 8003412:	bf00      	nop
 8003414:	bd80      	pop	{r7, pc}
 8003416:	bf00      	nop
 8003418:	20000358 	.word	0x20000358

0800341c <USART1_IRQHandler>:

/**
  * @brief This function handles USART1 global interrupt.
  */
void USART1_IRQHandler(void)
{
 800341c:	b580      	push	{r7, lr}
 800341e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART1_IRQn 0 */

  /* USER CODE END USART1_IRQn 0 */
  HAL_UART_IRQHandler(&huart1);
 8003420:	4802      	ldr	r0, [pc, #8]	@ (800342c <USART1_IRQHandler+0x10>)
 8003422:	f004 fdc9 	bl	8007fb8 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART1_IRQn 1 */

  /* USER CODE END USART1_IRQn 1 */
}
 8003426:	bf00      	nop
 8003428:	bd80      	pop	{r7, pc}
 800342a:	bf00      	nop
 800342c:	200003a0 	.word	0x200003a0

08003430 <OTG_FS_IRQHandler>:

/**
  * @brief This function handles USB On The Go FS global interrupt.
  */
void OTG_FS_IRQHandler(void)
{
 8003430:	b580      	push	{r7, lr}
 8003432:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN OTG_FS_IRQn 0 */

  /* USER CODE END OTG_FS_IRQn 0 */
  HAL_PCD_IRQHandler(&hpcd_USB_OTG_FS);
 8003434:	4802      	ldr	r0, [pc, #8]	@ (8003440 <OTG_FS_IRQHandler+0x10>)
 8003436:	f001 fe0c 	bl	8005052 <HAL_PCD_IRQHandler>
  /* USER CODE BEGIN OTG_FS_IRQn 1 */

  /* USER CODE END OTG_FS_IRQn 1 */
}
 800343a:	bf00      	nop
 800343c:	bd80      	pop	{r7, pc}
 800343e:	bf00      	nop
 8003440:	20019ad4 	.word	0x20019ad4

08003444 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8003444:	b480      	push	{r7}
 8003446:	af00      	add	r7, sp, #0
  return 1;
 8003448:	2301      	movs	r3, #1
}
 800344a:	4618      	mov	r0, r3
 800344c:	46bd      	mov	sp, r7
 800344e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003452:	4770      	bx	lr

08003454 <_kill>:

int _kill(int pid, int sig)
{
 8003454:	b580      	push	{r7, lr}
 8003456:	b082      	sub	sp, #8
 8003458:	af00      	add	r7, sp, #0
 800345a:	6078      	str	r0, [r7, #4]
 800345c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800345e:	f00c fc0b 	bl	800fc78 <__errno>
 8003462:	4603      	mov	r3, r0
 8003464:	2216      	movs	r2, #22
 8003466:	601a      	str	r2, [r3, #0]
  return -1;
 8003468:	f04f 33ff 	mov.w	r3, #4294967295
}
 800346c:	4618      	mov	r0, r3
 800346e:	3708      	adds	r7, #8
 8003470:	46bd      	mov	sp, r7
 8003472:	bd80      	pop	{r7, pc}

08003474 <_exit>:

void _exit (int status)
{
 8003474:	b580      	push	{r7, lr}
 8003476:	b082      	sub	sp, #8
 8003478:	af00      	add	r7, sp, #0
 800347a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800347c:	f04f 31ff 	mov.w	r1, #4294967295
 8003480:	6878      	ldr	r0, [r7, #4]
 8003482:	f7ff ffe7 	bl	8003454 <_kill>
  while (1) {}    /* Make sure we hang here */
 8003486:	bf00      	nop
 8003488:	e7fd      	b.n	8003486 <_exit+0x12>

0800348a <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 800348a:	b580      	push	{r7, lr}
 800348c:	b086      	sub	sp, #24
 800348e:	af00      	add	r7, sp, #0
 8003490:	60f8      	str	r0, [r7, #12]
 8003492:	60b9      	str	r1, [r7, #8]
 8003494:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8003496:	2300      	movs	r3, #0
 8003498:	617b      	str	r3, [r7, #20]
 800349a:	e00a      	b.n	80034b2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 800349c:	f3af 8000 	nop.w
 80034a0:	4601      	mov	r1, r0
 80034a2:	68bb      	ldr	r3, [r7, #8]
 80034a4:	1c5a      	adds	r2, r3, #1
 80034a6:	60ba      	str	r2, [r7, #8]
 80034a8:	b2ca      	uxtb	r2, r1
 80034aa:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034ac:	697b      	ldr	r3, [r7, #20]
 80034ae:	3301      	adds	r3, #1
 80034b0:	617b      	str	r3, [r7, #20]
 80034b2:	697a      	ldr	r2, [r7, #20]
 80034b4:	687b      	ldr	r3, [r7, #4]
 80034b6:	429a      	cmp	r2, r3
 80034b8:	dbf0      	blt.n	800349c <_read+0x12>
  }

  return len;
 80034ba:	687b      	ldr	r3, [r7, #4]
}
 80034bc:	4618      	mov	r0, r3
 80034be:	3718      	adds	r7, #24
 80034c0:	46bd      	mov	sp, r7
 80034c2:	bd80      	pop	{r7, pc}

080034c4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80034c4:	b580      	push	{r7, lr}
 80034c6:	b086      	sub	sp, #24
 80034c8:	af00      	add	r7, sp, #0
 80034ca:	60f8      	str	r0, [r7, #12]
 80034cc:	60b9      	str	r1, [r7, #8]
 80034ce:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034d0:	2300      	movs	r3, #0
 80034d2:	617b      	str	r3, [r7, #20]
 80034d4:	e009      	b.n	80034ea <_write+0x26>
  {
    __io_putchar(*ptr++);
 80034d6:	68bb      	ldr	r3, [r7, #8]
 80034d8:	1c5a      	adds	r2, r3, #1
 80034da:	60ba      	str	r2, [r7, #8]
 80034dc:	781b      	ldrb	r3, [r3, #0]
 80034de:	4618      	mov	r0, r3
 80034e0:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80034e4:	697b      	ldr	r3, [r7, #20]
 80034e6:	3301      	adds	r3, #1
 80034e8:	617b      	str	r3, [r7, #20]
 80034ea:	697a      	ldr	r2, [r7, #20]
 80034ec:	687b      	ldr	r3, [r7, #4]
 80034ee:	429a      	cmp	r2, r3
 80034f0:	dbf1      	blt.n	80034d6 <_write+0x12>
  }
  return len;
 80034f2:	687b      	ldr	r3, [r7, #4]
}
 80034f4:	4618      	mov	r0, r3
 80034f6:	3718      	adds	r7, #24
 80034f8:	46bd      	mov	sp, r7
 80034fa:	bd80      	pop	{r7, pc}

080034fc <_close>:

int _close(int file)
{
 80034fc:	b480      	push	{r7}
 80034fe:	b083      	sub	sp, #12
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8003504:	f04f 33ff 	mov.w	r3, #4294967295
}
 8003508:	4618      	mov	r0, r3
 800350a:	370c      	adds	r7, #12
 800350c:	46bd      	mov	sp, r7
 800350e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003512:	4770      	bx	lr

08003514 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8003514:	b480      	push	{r7}
 8003516:	b083      	sub	sp, #12
 8003518:	af00      	add	r7, sp, #0
 800351a:	6078      	str	r0, [r7, #4]
 800351c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800351e:	683b      	ldr	r3, [r7, #0]
 8003520:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8003524:	605a      	str	r2, [r3, #4]
  return 0;
 8003526:	2300      	movs	r3, #0
}
 8003528:	4618      	mov	r0, r3
 800352a:	370c      	adds	r7, #12
 800352c:	46bd      	mov	sp, r7
 800352e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003532:	4770      	bx	lr

08003534 <_isatty>:

int _isatty(int file)
{
 8003534:	b480      	push	{r7}
 8003536:	b083      	sub	sp, #12
 8003538:	af00      	add	r7, sp, #0
 800353a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800353c:	2301      	movs	r3, #1
}
 800353e:	4618      	mov	r0, r3
 8003540:	370c      	adds	r7, #12
 8003542:	46bd      	mov	sp, r7
 8003544:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003548:	4770      	bx	lr

0800354a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800354a:	b480      	push	{r7}
 800354c:	b085      	sub	sp, #20
 800354e:	af00      	add	r7, sp, #0
 8003550:	60f8      	str	r0, [r7, #12]
 8003552:	60b9      	str	r1, [r7, #8]
 8003554:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8003556:	2300      	movs	r3, #0
}
 8003558:	4618      	mov	r0, r3
 800355a:	3714      	adds	r7, #20
 800355c:	46bd      	mov	sp, r7
 800355e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003562:	4770      	bx	lr

08003564 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8003564:	b580      	push	{r7, lr}
 8003566:	b086      	sub	sp, #24
 8003568:	af00      	add	r7, sp, #0
 800356a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800356c:	4a14      	ldr	r2, [pc, #80]	@ (80035c0 <_sbrk+0x5c>)
 800356e:	4b15      	ldr	r3, [pc, #84]	@ (80035c4 <_sbrk+0x60>)
 8003570:	1ad3      	subs	r3, r2, r3
 8003572:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8003574:	697b      	ldr	r3, [r7, #20]
 8003576:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8003578:	4b13      	ldr	r3, [pc, #76]	@ (80035c8 <_sbrk+0x64>)
 800357a:	681b      	ldr	r3, [r3, #0]
 800357c:	2b00      	cmp	r3, #0
 800357e:	d102      	bne.n	8003586 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8003580:	4b11      	ldr	r3, [pc, #68]	@ (80035c8 <_sbrk+0x64>)
 8003582:	4a12      	ldr	r2, [pc, #72]	@ (80035cc <_sbrk+0x68>)
 8003584:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8003586:	4b10      	ldr	r3, [pc, #64]	@ (80035c8 <_sbrk+0x64>)
 8003588:	681a      	ldr	r2, [r3, #0]
 800358a:	687b      	ldr	r3, [r7, #4]
 800358c:	4413      	add	r3, r2
 800358e:	693a      	ldr	r2, [r7, #16]
 8003590:	429a      	cmp	r2, r3
 8003592:	d207      	bcs.n	80035a4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8003594:	f00c fb70 	bl	800fc78 <__errno>
 8003598:	4603      	mov	r3, r0
 800359a:	220c      	movs	r2, #12
 800359c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800359e:	f04f 33ff 	mov.w	r3, #4294967295
 80035a2:	e009      	b.n	80035b8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80035a4:	4b08      	ldr	r3, [pc, #32]	@ (80035c8 <_sbrk+0x64>)
 80035a6:	681b      	ldr	r3, [r3, #0]
 80035a8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80035aa:	4b07      	ldr	r3, [pc, #28]	@ (80035c8 <_sbrk+0x64>)
 80035ac:	681a      	ldr	r2, [r3, #0]
 80035ae:	687b      	ldr	r3, [r7, #4]
 80035b0:	4413      	add	r3, r2
 80035b2:	4a05      	ldr	r2, [pc, #20]	@ (80035c8 <_sbrk+0x64>)
 80035b4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80035b6:	68fb      	ldr	r3, [r7, #12]
}
 80035b8:	4618      	mov	r0, r3
 80035ba:	3718      	adds	r7, #24
 80035bc:	46bd      	mov	sp, r7
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	20020000 	.word	0x20020000
 80035c4:	00000400 	.word	0x00000400
 80035c8:	2000a66c 	.word	0x2000a66c
 80035cc:	2001a328 	.word	0x2001a328

080035d0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 80035d0:	b480      	push	{r7}
 80035d2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 80035d4:	4b06      	ldr	r3, [pc, #24]	@ (80035f0 <SystemInit+0x20>)
 80035d6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80035da:	4a05      	ldr	r2, [pc, #20]	@ (80035f0 <SystemInit+0x20>)
 80035dc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 80035e0:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 80035e4:	bf00      	nop
 80035e6:	46bd      	mov	sp, r7
 80035e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ec:	4770      	bx	lr
 80035ee:	bf00      	nop
 80035f0:	e000ed00 	.word	0xe000ed00

080035f4 <Read_Thermocouple_Temperature>:
bool thermocouple_error = false;

/**
  * @brief     
  */
uint16_t Read_Thermocouple_Temperature(void) {
 80035f4:	b580      	push	{r7, lr}
 80035f6:	b08a      	sub	sp, #40	@ 0x28
 80035f8:	af00      	add	r7, sp, #0
    GPIO_InitTypeDef GPIO_InitStruct = {0};
 80035fa:	f107 0310 	add.w	r3, r7, #16
 80035fe:	2200      	movs	r2, #0
 8003600:	601a      	str	r2, [r3, #0]
 8003602:	605a      	str	r2, [r3, #4]
 8003604:	609a      	str	r2, [r3, #8]
 8003606:	60da      	str	r2, [r3, #12]
 8003608:	611a      	str	r2, [r3, #16]
    uint16_t raw_data = 0;
 800360a:	2300      	movs	r3, #0
 800360c:	84fb      	strh	r3, [r7, #38]	@ 0x26

    //  PC11 (DATA)  
    GPIO_InitStruct.Pin = GPIO_PIN_11;
 800360e:	f44f 6300 	mov.w	r3, #2048	@ 0x800
 8003612:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8003614:	2300      	movs	r3, #0
 8003616:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8003618:	2300      	movs	r3, #0
 800361a:	61bb      	str	r3, [r7, #24]
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800361c:	f107 0310 	add.w	r3, r7, #16
 8003620:	4619      	mov	r1, r3
 8003622:	482e      	ldr	r0, [pc, #184]	@ (80036dc <Read_Thermocouple_Temperature+0xe8>)
 8003624:	f001 f9ea 	bl	80049fc <HAL_GPIO_Init>

    //  
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_RESET);
 8003628:	2200      	movs	r2, #0
 800362a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800362e:	482b      	ldr	r0, [pc, #172]	@ (80036dc <Read_Thermocouple_Temperature+0xe8>)
 8003630:	f001 fb98 	bl	8004d64 <HAL_GPIO_WritePin>

    for(volatile int i = 0; i < 10; i++);
 8003634:	2300      	movs	r3, #0
 8003636:	60fb      	str	r3, [r7, #12]
 8003638:	e002      	b.n	8003640 <Read_Thermocouple_Temperature+0x4c>
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	3301      	adds	r3, #1
 800363e:	60fb      	str	r3, [r7, #12]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	2b09      	cmp	r3, #9
 8003644:	ddf9      	ble.n	800363a <Read_Thermocouple_Temperature+0x46>

    //  16  
    for(uint8_t i = 0; i < 16; i++) {
 8003646:	2300      	movs	r3, #0
 8003648:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 800364c:	e037      	b.n	80036be <Read_Thermocouple_Temperature+0xca>
        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_SET);
 800364e:	2201      	movs	r2, #1
 8003650:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003654:	4821      	ldr	r0, [pc, #132]	@ (80036dc <Read_Thermocouple_Temperature+0xe8>)
 8003656:	f001 fb85 	bl	8004d64 <HAL_GPIO_WritePin>
        for(volatile int j = 0; j < 5; j++);
 800365a:	2300      	movs	r3, #0
 800365c:	60bb      	str	r3, [r7, #8]
 800365e:	e002      	b.n	8003666 <Read_Thermocouple_Temperature+0x72>
 8003660:	68bb      	ldr	r3, [r7, #8]
 8003662:	3301      	adds	r3, #1
 8003664:	60bb      	str	r3, [r7, #8]
 8003666:	68bb      	ldr	r3, [r7, #8]
 8003668:	2b04      	cmp	r3, #4
 800366a:	ddf9      	ble.n	8003660 <Read_Thermocouple_Temperature+0x6c>

        if(HAL_GPIO_ReadPin(GPIOC, GPIO_PIN_11)) {
 800366c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003670:	481a      	ldr	r0, [pc, #104]	@ (80036dc <Read_Thermocouple_Temperature+0xe8>)
 8003672:	f001 fb5f 	bl	8004d34 <HAL_GPIO_ReadPin>
 8003676:	4603      	mov	r3, r0
 8003678:	2b00      	cmp	r3, #0
 800367a:	d00c      	beq.n	8003696 <Read_Thermocouple_Temperature+0xa2>
            raw_data |= (1 << (15 - i));
 800367c:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 8003680:	f1c3 030f 	rsb	r3, r3, #15
 8003684:	2201      	movs	r2, #1
 8003686:	fa02 f303 	lsl.w	r3, r2, r3
 800368a:	b21a      	sxth	r2, r3
 800368c:	f9b7 3026 	ldrsh.w	r3, [r7, #38]	@ 0x26
 8003690:	4313      	orrs	r3, r2
 8003692:	b21b      	sxth	r3, r3
 8003694:	84fb      	strh	r3, [r7, #38]	@ 0x26
        }

        HAL_GPIO_WritePin(GPIOC, GPIO_PIN_10, GPIO_PIN_RESET);
 8003696:	2200      	movs	r2, #0
 8003698:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800369c:	480f      	ldr	r0, [pc, #60]	@ (80036dc <Read_Thermocouple_Temperature+0xe8>)
 800369e:	f001 fb61 	bl	8004d64 <HAL_GPIO_WritePin>
        for(volatile int j = 0; j < 5; j++);
 80036a2:	2300      	movs	r3, #0
 80036a4:	607b      	str	r3, [r7, #4]
 80036a6:	e002      	b.n	80036ae <Read_Thermocouple_Temperature+0xba>
 80036a8:	687b      	ldr	r3, [r7, #4]
 80036aa:	3301      	adds	r3, #1
 80036ac:	607b      	str	r3, [r7, #4]
 80036ae:	687b      	ldr	r3, [r7, #4]
 80036b0:	2b04      	cmp	r3, #4
 80036b2:	ddf9      	ble.n	80036a8 <Read_Thermocouple_Temperature+0xb4>
    for(uint8_t i = 0; i < 16; i++) {
 80036b4:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80036b8:	3301      	adds	r3, #1
 80036ba:	f887 3025 	strb.w	r3, [r7, #37]	@ 0x25
 80036be:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80036c2:	2b0f      	cmp	r3, #15
 80036c4:	d9c3      	bls.n	800364e <Read_Thermocouple_Temperature+0x5a>
    }

    //  
    HAL_GPIO_WritePin(GPIOC, GPIO_PIN_8, GPIO_PIN_SET);
 80036c6:	2201      	movs	r2, #1
 80036c8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80036cc:	4803      	ldr	r0, [pc, #12]	@ (80036dc <Read_Thermocouple_Temperature+0xe8>)
 80036ce:	f001 fb49 	bl	8004d64 <HAL_GPIO_WritePin>

    return raw_data;
 80036d2:	8cfb      	ldrh	r3, [r7, #38]	@ 0x26
}
 80036d4:	4618      	mov	r0, r3
 80036d6:	3728      	adds	r7, #40	@ 0x28
 80036d8:	46bd      	mov	sp, r7
 80036da:	bd80      	pop	{r7, pc}
 80036dc:	40020800 	.word	0x40020800

080036e0 <Get_Thermocouple_Temperature>:

/**
  * @brief      
  */
float Get_Thermocouple_Temperature(void) {
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b082      	sub	sp, #8
 80036e4:	af00      	add	r7, sp, #0
    uint16_t raw_data = Read_Thermocouple_Temperature();
 80036e6:	f7ff ff85 	bl	80035f4 <Read_Thermocouple_Temperature>
 80036ea:	4603      	mov	r3, r0
 80036ec:	80fb      	strh	r3, [r7, #6]

    //    
    if(raw_data & 0x04) {
 80036ee:	88fb      	ldrh	r3, [r7, #6]
 80036f0:	f003 0304 	and.w	r3, r3, #4
 80036f4:	2b00      	cmp	r3, #0
 80036f6:	d005      	beq.n	8003704 <Get_Thermocouple_Temperature+0x24>
        thermocouple_error = true;
 80036f8:	4b0e      	ldr	r3, [pc, #56]	@ (8003734 <Get_Thermocouple_Temperature+0x54>)
 80036fa:	2201      	movs	r2, #1
 80036fc:	701a      	strb	r2, [r3, #0]
        return -999.0f;
 80036fe:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8003738 <Get_Thermocouple_Temperature+0x58>
 8003702:	e012      	b.n	800372a <Get_Thermocouple_Temperature+0x4a>
    }

    thermocouple_error = false;
 8003704:	4b0b      	ldr	r3, [pc, #44]	@ (8003734 <Get_Thermocouple_Temperature+0x54>)
 8003706:	2200      	movs	r2, #0
 8003708:	701a      	strb	r2, [r3, #0]

    //  12-  
    raw_data >>= 3;
 800370a:	88fb      	ldrh	r3, [r7, #6]
 800370c:	08db      	lsrs	r3, r3, #3
 800370e:	80fb      	strh	r3, [r7, #6]
    raw_data &= 0x0FFF;
 8003710:	88fb      	ldrh	r3, [r7, #6]
 8003712:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003716:	80fb      	strh	r3, [r7, #6]

    //   
    return (float)raw_data * 0.25f;
 8003718:	88fb      	ldrh	r3, [r7, #6]
 800371a:	ee07 3a90 	vmov	s15, r3
 800371e:	eef8 7a67 	vcvt.f32.u32	s15, s15
 8003722:	eeb5 7a00 	vmov.f32	s14, #80	@ 0x3e800000  0.250
 8003726:	ee67 7a87 	vmul.f32	s15, s15, s14
}
 800372a:	eeb0 0a67 	vmov.f32	s0, s15
 800372e:	3708      	adds	r7, #8
 8003730:	46bd      	mov	sp, r7
 8003732:	bd80      	pop	{r7, pc}
 8003734:	2000a674 	.word	0x2000a674
 8003738:	c479c000 	.word	0xc479c000

0800373c <CalculateCRC32>:
void SendUSBDebugMessage(const char *message);

/**
  * @brief  CRC32    
  */
uint32_t CalculateCRC32(const uint8_t *data, size_t length) {
 800373c:	b480      	push	{r7}
 800373e:	b087      	sub	sp, #28
 8003740:	af00      	add	r7, sp, #0
 8003742:	6078      	str	r0, [r7, #4]
 8003744:	6039      	str	r1, [r7, #0]
    uint32_t crc = 0xFFFFFFFF;
 8003746:	f04f 33ff 	mov.w	r3, #4294967295
 800374a:	617b      	str	r3, [r7, #20]
    for (size_t i = 0; i < length; i++) {
 800374c:	2300      	movs	r3, #0
 800374e:	613b      	str	r3, [r7, #16]
 8003750:	e01d      	b.n	800378e <CalculateCRC32+0x52>
        crc ^= data[i];
 8003752:	687a      	ldr	r2, [r7, #4]
 8003754:	693b      	ldr	r3, [r7, #16]
 8003756:	4413      	add	r3, r2
 8003758:	781b      	ldrb	r3, [r3, #0]
 800375a:	461a      	mov	r2, r3
 800375c:	697b      	ldr	r3, [r7, #20]
 800375e:	4053      	eors	r3, r2
 8003760:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 8; j++) {
 8003762:	2300      	movs	r3, #0
 8003764:	60fb      	str	r3, [r7, #12]
 8003766:	e00c      	b.n	8003782 <CalculateCRC32+0x46>
            crc = (crc >> 1) ^ (0xEDB88320 & -(crc & 1));
 8003768:	697b      	ldr	r3, [r7, #20]
 800376a:	085a      	lsrs	r2, r3, #1
 800376c:	697b      	ldr	r3, [r7, #20]
 800376e:	f003 0301 	and.w	r3, r3, #1
 8003772:	4259      	negs	r1, r3
 8003774:	4b0c      	ldr	r3, [pc, #48]	@ (80037a8 <CalculateCRC32+0x6c>)
 8003776:	400b      	ands	r3, r1
 8003778:	4053      	eors	r3, r2
 800377a:	617b      	str	r3, [r7, #20]
        for (int j = 0; j < 8; j++) {
 800377c:	68fb      	ldr	r3, [r7, #12]
 800377e:	3301      	adds	r3, #1
 8003780:	60fb      	str	r3, [r7, #12]
 8003782:	68fb      	ldr	r3, [r7, #12]
 8003784:	2b07      	cmp	r3, #7
 8003786:	ddef      	ble.n	8003768 <CalculateCRC32+0x2c>
    for (size_t i = 0; i < length; i++) {
 8003788:	693b      	ldr	r3, [r7, #16]
 800378a:	3301      	adds	r3, #1
 800378c:	613b      	str	r3, [r7, #16]
 800378e:	693a      	ldr	r2, [r7, #16]
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	429a      	cmp	r2, r3
 8003794:	d3dd      	bcc.n	8003752 <CalculateCRC32+0x16>
        }
    }
    return ~crc;
 8003796:	697b      	ldr	r3, [r7, #20]
 8003798:	43db      	mvns	r3, r3
}
 800379a:	4618      	mov	r0, r3
 800379c:	371c      	adds	r7, #28
 800379e:	46bd      	mov	sp, r7
 80037a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037a4:	4770      	bx	lr
 80037a6:	bf00      	nop
 80037a8:	edb88320 	.word	0xedb88320

080037ac <LoadParametersFromFlash>:

/**
  * @brief    Flash 
  */
void LoadParametersFromFlash(void) {
 80037ac:	b5b0      	push	{r4, r5, r7, lr}
 80037ae:	b082      	sub	sp, #8
 80037b0:	af00      	add	r7, sp, #0
    Parameters_t* flash_params = (Parameters_t*)PARAMS_FLASH_ADDRESS;
 80037b2:	4b12      	ldr	r3, [pc, #72]	@ (80037fc <LoadParametersFromFlash+0x50>)
 80037b4:	607b      	str	r3, [r7, #4]
    uint32_t calculated_crc = CalculateCRC32((uint8_t*)flash_params, sizeof(Parameters_t) - sizeof(uint32_t));
 80037b6:	213c      	movs	r1, #60	@ 0x3c
 80037b8:	6878      	ldr	r0, [r7, #4]
 80037ba:	f7ff ffbf 	bl	800373c <CalculateCRC32>
 80037be:	6038      	str	r0, [r7, #0]

    if (flash_params->crc == calculated_crc) {
 80037c0:	687b      	ldr	r3, [r7, #4]
 80037c2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80037c4:	683a      	ldr	r2, [r7, #0]
 80037c6:	429a      	cmp	r2, r3
 80037c8:	d111      	bne.n	80037ee <LoadParametersFromFlash+0x42>
        params = *flash_params;
 80037ca:	4a0d      	ldr	r2, [pc, #52]	@ (8003800 <LoadParametersFromFlash+0x54>)
 80037cc:	687b      	ldr	r3, [r7, #4]
 80037ce:	4614      	mov	r4, r2
 80037d0:	461d      	mov	r5, r3
 80037d2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037d4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037d6:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037d8:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037da:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 80037dc:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 80037de:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
 80037e2:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
        parameters_initialized = true;
 80037e6:	4b07      	ldr	r3, [pc, #28]	@ (8003804 <LoadParametersFromFlash+0x58>)
 80037e8:	2201      	movs	r2, #1
 80037ea:	701a      	strb	r2, [r3, #0]
       // SendUSBDebugMessage("Parameters loaded from Flash memory");
    } else {
        InitializeParameters();
     //   SendUSBDebugMessage("Flash data corrupted, using default parameters");
    }
}
 80037ec:	e001      	b.n	80037f2 <LoadParametersFromFlash+0x46>
        InitializeParameters();
 80037ee:	f000 f847 	bl	8003880 <InitializeParameters>
}
 80037f2:	bf00      	nop
 80037f4:	3708      	adds	r7, #8
 80037f6:	46bd      	mov	sp, r7
 80037f8:	bdb0      	pop	{r4, r5, r7, pc}
 80037fa:	bf00      	nop
 80037fc:	08080000 	.word	0x08080000
 8003800:	2000a678 	.word	0x2000a678
 8003804:	2000a6b8 	.word	0x2000a6b8

08003808 <SaveParametersToFlash>:

/**
  * @brief    Flash 
  */
void SaveParametersToFlash(void) {
 8003808:	b5b0      	push	{r4, r5, r7, lr}
 800380a:	b084      	sub	sp, #16
 800380c:	af00      	add	r7, sp, #0
    HAL_FLASH_Unlock();
 800380e:	f000 ff4b 	bl	80046a8 <HAL_FLASH_Unlock>
    params.crc = CalculateCRC32((uint8_t*)&params, sizeof(Parameters_t) - sizeof(uint32_t));
 8003812:	213c      	movs	r1, #60	@ 0x3c
 8003814:	4818      	ldr	r0, [pc, #96]	@ (8003878 <SaveParametersToFlash+0x70>)
 8003816:	f7ff ff91 	bl	800373c <CalculateCRC32>
 800381a:	4603      	mov	r3, r0
 800381c:	4a16      	ldr	r2, [pc, #88]	@ (8003878 <SaveParametersToFlash+0x70>)
 800381e:	63d3      	str	r3, [r2, #60]	@ 0x3c

    FLASH_Erase_Sector(FLASH_SECTOR_11, VOLTAGE_RANGE_3);
 8003820:	2102      	movs	r1, #2
 8003822:	200b      	movs	r0, #11
 8003824:	f001 f8a2 	bl	800496c <FLASH_Erase_Sector>

    uint32_t* source = (uint32_t*)&params;
 8003828:	4b13      	ldr	r3, [pc, #76]	@ (8003878 <SaveParametersToFlash+0x70>)
 800382a:	60fb      	str	r3, [r7, #12]
    uint32_t* destination = (uint32_t*)PARAMS_FLASH_ADDRESS;
 800382c:	4b13      	ldr	r3, [pc, #76]	@ (800387c <SaveParametersToFlash+0x74>)
 800382e:	60bb      	str	r3, [r7, #8]
    uint32_t words = sizeof(Parameters_t) / sizeof(uint32_t);
 8003830:	2310      	movs	r3, #16
 8003832:	603b      	str	r3, [r7, #0]

    for (uint32_t i = 0; i < words; i++) {
 8003834:	2300      	movs	r3, #0
 8003836:	607b      	str	r3, [r7, #4]
 8003838:	e013      	b.n	8003862 <SaveParametersToFlash+0x5a>
        HAL_FLASH_Program(FLASH_TYPEPROGRAM_WORD, (uint32_t)destination, *source);
 800383a:	68b9      	ldr	r1, [r7, #8]
 800383c:	68fb      	ldr	r3, [r7, #12]
 800383e:	681b      	ldr	r3, [r3, #0]
 8003840:	2200      	movs	r2, #0
 8003842:	461c      	mov	r4, r3
 8003844:	4615      	mov	r5, r2
 8003846:	4622      	mov	r2, r4
 8003848:	462b      	mov	r3, r5
 800384a:	2002      	movs	r0, #2
 800384c:	f000 feda 	bl	8004604 <HAL_FLASH_Program>
        source++;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	3304      	adds	r3, #4
 8003854:	60fb      	str	r3, [r7, #12]
        destination++;
 8003856:	68bb      	ldr	r3, [r7, #8]
 8003858:	3304      	adds	r3, #4
 800385a:	60bb      	str	r3, [r7, #8]
    for (uint32_t i = 0; i < words; i++) {
 800385c:	687b      	ldr	r3, [r7, #4]
 800385e:	3301      	adds	r3, #1
 8003860:	607b      	str	r3, [r7, #4]
 8003862:	687a      	ldr	r2, [r7, #4]
 8003864:	683b      	ldr	r3, [r7, #0]
 8003866:	429a      	cmp	r2, r3
 8003868:	d3e7      	bcc.n	800383a <SaveParametersToFlash+0x32>
    }

    HAL_FLASH_Lock();
 800386a:	f000 ff3f 	bl	80046ec <HAL_FLASH_Lock>
  //  SendUSBDebugMessage("Parameters saved to Flash memory");
}
 800386e:	bf00      	nop
 8003870:	3710      	adds	r7, #16
 8003872:	46bd      	mov	sp, r7
 8003874:	bdb0      	pop	{r4, r5, r7, pc}
 8003876:	bf00      	nop
 8003878:	2000a678 	.word	0x2000a678
 800387c:	08080000 	.word	0x08080000

08003880 <InitializeParameters>:

/**
  * @brief     
  */
void InitializeParameters(void) {
 8003880:	b580      	push	{r7, lr}
 8003882:	af00      	add	r7, sp, #0
    params.start_index = 100;
 8003884:	4b1b      	ldr	r3, [pc, #108]	@ (80038f4 <InitializeParameters+0x74>)
 8003886:	2264      	movs	r2, #100	@ 0x64
 8003888:	601a      	str	r2, [r3, #0]
    params.wave_speed = 3200.0f;
 800388a:	4b1a      	ldr	r3, [pc, #104]	@ (80038f4 <InitializeParameters+0x74>)
 800388c:	4a1a      	ldr	r2, [pc, #104]	@ (80038f8 <InitializeParameters+0x78>)
 800388e:	605a      	str	r2, [r3, #4]
    params.first_left_strobe = 20;
 8003890:	4b18      	ldr	r3, [pc, #96]	@ (80038f4 <InitializeParameters+0x74>)
 8003892:	2214      	movs	r2, #20
 8003894:	609a      	str	r2, [r3, #8]
    params.first_right_strobe = 120;
 8003896:	4b17      	ldr	r3, [pc, #92]	@ (80038f4 <InitializeParameters+0x74>)
 8003898:	2278      	movs	r2, #120	@ 0x78
 800389a:	60da      	str	r2, [r3, #12]
    params.second_left_strobe = 140;
 800389c:	4b15      	ldr	r3, [pc, #84]	@ (80038f4 <InitializeParameters+0x74>)
 800389e:	228c      	movs	r2, #140	@ 0x8c
 80038a0:	611a      	str	r2, [r3, #16]
    params.second_right_strobe = 240;
 80038a2:	4b14      	ldr	r3, [pc, #80]	@ (80038f4 <InitializeParameters+0x74>)
 80038a4:	22f0      	movs	r2, #240	@ 0xf0
 80038a6:	615a      	str	r2, [r3, #20]
    params.threshold = 2080.0f;
 80038a8:	4b12      	ldr	r3, [pc, #72]	@ (80038f4 <InitializeParameters+0x74>)
 80038aa:	4a14      	ldr	r2, [pc, #80]	@ (80038fc <InitializeParameters+0x7c>)
 80038ac:	619a      	str	r2, [r3, #24]
    params.threshold_zero_crossing = 600.0f;
 80038ae:	4b11      	ldr	r3, [pc, #68]	@ (80038f4 <InitializeParameters+0x74>)
 80038b0:	4a13      	ldr	r2, [pc, #76]	@ (8003900 <InitializeParameters+0x80>)
 80038b2:	61da      	str	r2, [r3, #28]
    params.probe_length = 400;
 80038b4:	4b0f      	ldr	r3, [pc, #60]	@ (80038f4 <InitializeParameters+0x74>)
 80038b6:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80038ba:	621a      	str	r2, [r3, #32]
    params.method = 1;
 80038bc:	4b0d      	ldr	r3, [pc, #52]	@ (80038f4 <InitializeParameters+0x74>)
 80038be:	2201      	movs	r2, #1
 80038c0:	625a      	str	r2, [r3, #36]	@ 0x24
    params.end_index = 400;
 80038c2:	4b0c      	ldr	r3, [pc, #48]	@ (80038f4 <InitializeParameters+0x74>)
 80038c4:	f44f 72c8 	mov.w	r2, #400	@ 0x190
 80038c8:	629a      	str	r2, [r3, #40]	@ 0x28
    params.cycle_number = 10;
 80038ca:	4b0a      	ldr	r3, [pc, #40]	@ (80038f4 <InitializeParameters+0x74>)
 80038cc:	220a      	movs	r2, #10
 80038ce:	62da      	str	r2, [r3, #44]	@ 0x2c
    strncpy(params.sensor_number, "0001", sizeof(params.sensor_number));
 80038d0:	4b08      	ldr	r3, [pc, #32]	@ (80038f4 <InitializeParameters+0x74>)
 80038d2:	4a0c      	ldr	r2, [pc, #48]	@ (8003904 <InitializeParameters+0x84>)
 80038d4:	631a      	str	r2, [r3, #48]	@ 0x30
 80038d6:	2200      	movs	r2, #0
 80038d8:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    params.gain = 1.0f;
 80038dc:	4b05      	ldr	r3, [pc, #20]	@ (80038f4 <InitializeParameters+0x74>)
 80038de:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80038e2:	639a      	str	r2, [r3, #56]	@ 0x38

    parameters_initialized = true;
 80038e4:	4b08      	ldr	r3, [pc, #32]	@ (8003908 <InitializeParameters+0x88>)
 80038e6:	2201      	movs	r2, #1
 80038e8:	701a      	strb	r2, [r3, #0]
    SaveParametersToFlash();
 80038ea:	f7ff ff8d 	bl	8003808 <SaveParametersToFlash>
   // SendUSBDebugMessage("Parameters initialized with defaults and saved to Flash");
}
 80038ee:	bf00      	nop
 80038f0:	bd80      	pop	{r7, pc}
 80038f2:	bf00      	nop
 80038f4:	2000a678 	.word	0x2000a678
 80038f8:	45480000 	.word	0x45480000
 80038fc:	45020000 	.word	0x45020000
 8003900:	44160000 	.word	0x44160000
 8003904:	31303030 	.word	0x31303030
 8003908:	2000a6b8 	.word	0x2000a6b8

0800390c <NormalizeData>:
}

/**
  * @brief  
  */
void NormalizeData(void) {
 800390c:	b580      	push	{r7, lr}
 800390e:	f5ad 4d8f 	sub.w	sp, sp, #18304	@ 0x4780
 8003912:	b09a      	sub	sp, #104	@ 0x68
 8003914:	af00      	add	r7, sp, #0
    float32_t mean, std_dev;
    float32_t subtracted_mean[DATA_VALUES_COUNT];

    arm_mean_f32(normalized_data, DATA_VALUES_COUNT, &mean);
 8003916:	f507 438f 	add.w	r3, r7, #18304	@ 0x4780
 800391a:	f103 0364 	add.w	r3, r3, #100	@ 0x64
 800391e:	461a      	mov	r2, r3
 8003920:	f241 11f8 	movw	r1, #4600	@ 0x11f8
 8003924:	4828      	ldr	r0, [pc, #160]	@ (80039c8 <NormalizeData+0xbc>)
 8003926:	f00a f865 	bl	800d9f4 <arm_mean_f32>
    arm_offset_f32(normalized_data, -mean, subtracted_mean, DATA_VALUES_COUNT);
 800392a:	f507 438f 	add.w	r3, r7, #18304	@ 0x4780
 800392e:	f103 0364 	add.w	r3, r3, #100	@ 0x64
 8003932:	edd3 7a00 	vldr	s15, [r3]
 8003936:	eef1 7a67 	vneg.f32	s15, s15
 800393a:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800393e:	3b68      	subs	r3, #104	@ 0x68
 8003940:	f241 12f8 	movw	r2, #4600	@ 0x11f8
 8003944:	4619      	mov	r1, r3
 8003946:	eeb0 0a67 	vmov.f32	s0, s15
 800394a:	481f      	ldr	r0, [pc, #124]	@ (80039c8 <NormalizeData+0xbc>)
 800394c:	f00a f8d6 	bl	800dafc <arm_offset_f32>
    arm_std_f32(subtracted_mean, DATA_VALUES_COUNT, &std_dev);
 8003950:	f507 428f 	add.w	r2, r7, #18304	@ 0x4780
 8003954:	f102 0260 	add.w	r2, r2, #96	@ 0x60
 8003958:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 800395c:	3b68      	subs	r3, #104	@ 0x68
 800395e:	f241 11f8 	movw	r1, #4600	@ 0x11f8
 8003962:	4618      	mov	r0, r3
 8003964:	f00a f824 	bl	800d9b0 <arm_std_f32>

    if (std_dev != 0.0f) {
 8003968:	f507 438f 	add.w	r3, r7, #18304	@ 0x4780
 800396c:	f103 0360 	add.w	r3, r3, #96	@ 0x60
 8003970:	edd3 7a00 	vldr	s15, [r3]
 8003974:	eef5 7a40 	vcmp.f32	s15, #0.0
 8003978:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800397c:	d015      	beq.n	80039aa <NormalizeData+0x9e>
        arm_scale_f32(subtracted_mean, 1.0f/std_dev, normalized_data, DATA_VALUES_COUNT);
 800397e:	f507 438f 	add.w	r3, r7, #18304	@ 0x4780
 8003982:	f103 0360 	add.w	r3, r3, #96	@ 0x60
 8003986:	edd3 7a00 	vldr	s15, [r3]
 800398a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 800398e:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 8003992:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 8003996:	3b68      	subs	r3, #104	@ 0x68
 8003998:	f241 12f8 	movw	r2, #4600	@ 0x11f8
 800399c:	490a      	ldr	r1, [pc, #40]	@ (80039c8 <NormalizeData+0xbc>)
 800399e:	eeb0 0a47 	vmov.f32	s0, s14
 80039a2:	4618      	mov	r0, r3
 80039a4:	f00a f864 	bl	800da70 <arm_scale_f32>
    } else {
        arm_copy_f32(subtracted_mean, normalized_data, DATA_VALUES_COUNT);
    }
}
 80039a8:	e008      	b.n	80039bc <NormalizeData+0xb0>
        arm_copy_f32(subtracted_mean, normalized_data, DATA_VALUES_COUNT);
 80039aa:	f107 0368 	add.w	r3, r7, #104	@ 0x68
 80039ae:	3b68      	subs	r3, #104	@ 0x68
 80039b0:	f241 12f8 	movw	r2, #4600	@ 0x11f8
 80039b4:	4904      	ldr	r1, [pc, #16]	@ (80039c8 <NormalizeData+0xbc>)
 80039b6:	4618      	mov	r0, r3
 80039b8:	f009 ffc8 	bl	800d94c <arm_copy_f32>
}
 80039bc:	bf00      	nop
 80039be:	f507 478f 	add.w	r7, r7, #18304	@ 0x4780
 80039c2:	3768      	adds	r7, #104	@ 0x68
 80039c4:	46bd      	mov	sp, r7
 80039c6:	bd80      	pop	{r7, pc}
 80039c8:	2000a6c0 	.word	0x2000a6c0

080039cc <CalculateAutocorrelation>:

/**
  * @brief   
  */
void CalculateAutocorrelation(void) {
 80039cc:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 80039d0:	b086      	sub	sp, #24
 80039d2:	af00      	add	r7, sp, #0
    for (uint32_t lag = 0; lag < DATA_VALUES_COUNT; lag++) {
 80039d4:	2300      	movs	r3, #0
 80039d6:	617b      	str	r3, [r7, #20]
 80039d8:	e053      	b.n	8003a82 <CalculateAutocorrelation+0xb6>
        double sum = 0.0;
 80039da:	f04f 0200 	mov.w	r2, #0
 80039de:	f04f 0300 	mov.w	r3, #0
 80039e2:	e9c7 2302 	strd	r2, r3, [r7, #8]
        uint32_t count = DATA_VALUES_COUNT - lag;
 80039e6:	697b      	ldr	r3, [r7, #20]
 80039e8:	f5c3 538f 	rsb	r3, r3, #4576	@ 0x11e0
 80039ec:	3318      	adds	r3, #24
 80039ee:	603b      	str	r3, [r7, #0]

        for (uint32_t i = 0; i < count; i++) {
 80039f0:	2300      	movs	r3, #0
 80039f2:	607b      	str	r3, [r7, #4]
 80039f4:	e026      	b.n	8003a44 <CalculateAutocorrelation+0x78>
            sum += (double)normalized_data[i] * (double)normalized_data[i + lag];
 80039f6:	4a28      	ldr	r2, [pc, #160]	@ (8003a98 <CalculateAutocorrelation+0xcc>)
 80039f8:	687b      	ldr	r3, [r7, #4]
 80039fa:	009b      	lsls	r3, r3, #2
 80039fc:	4413      	add	r3, r2
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	4618      	mov	r0, r3
 8003a02:	f7fc fdb1 	bl	8000568 <__aeabi_f2d>
 8003a06:	4680      	mov	r8, r0
 8003a08:	4689      	mov	r9, r1
 8003a0a:	687a      	ldr	r2, [r7, #4]
 8003a0c:	697b      	ldr	r3, [r7, #20]
 8003a0e:	4413      	add	r3, r2
 8003a10:	4a21      	ldr	r2, [pc, #132]	@ (8003a98 <CalculateAutocorrelation+0xcc>)
 8003a12:	009b      	lsls	r3, r3, #2
 8003a14:	4413      	add	r3, r2
 8003a16:	681b      	ldr	r3, [r3, #0]
 8003a18:	4618      	mov	r0, r3
 8003a1a:	f7fc fda5 	bl	8000568 <__aeabi_f2d>
 8003a1e:	4602      	mov	r2, r0
 8003a20:	460b      	mov	r3, r1
 8003a22:	4640      	mov	r0, r8
 8003a24:	4649      	mov	r1, r9
 8003a26:	f7fc fdf7 	bl	8000618 <__aeabi_dmul>
 8003a2a:	4602      	mov	r2, r0
 8003a2c:	460b      	mov	r3, r1
 8003a2e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003a32:	f7fc fc3b 	bl	80002ac <__adddf3>
 8003a36:	4602      	mov	r2, r0
 8003a38:	460b      	mov	r3, r1
 8003a3a:	e9c7 2302 	strd	r2, r3, [r7, #8]
        for (uint32_t i = 0; i < count; i++) {
 8003a3e:	687b      	ldr	r3, [r7, #4]
 8003a40:	3301      	adds	r3, #1
 8003a42:	607b      	str	r3, [r7, #4]
 8003a44:	687a      	ldr	r2, [r7, #4]
 8003a46:	683b      	ldr	r3, [r7, #0]
 8003a48:	429a      	cmp	r2, r3
 8003a4a:	d3d4      	bcc.n	80039f6 <CalculateAutocorrelation+0x2a>
        }

        autocorrelation_result[lag] = (float32_t)fabs(sum / count);
 8003a4c:	6838      	ldr	r0, [r7, #0]
 8003a4e:	f7fc fd69 	bl	8000524 <__aeabi_ui2d>
 8003a52:	4602      	mov	r2, r0
 8003a54:	460b      	mov	r3, r1
 8003a56:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8003a5a:	f7fc ff07 	bl	800086c <__aeabi_ddiv>
 8003a5e:	4602      	mov	r2, r0
 8003a60:	460b      	mov	r3, r1
 8003a62:	4614      	mov	r4, r2
 8003a64:	f023 4500 	bic.w	r5, r3, #2147483648	@ 0x80000000
 8003a68:	4620      	mov	r0, r4
 8003a6a:	4629      	mov	r1, r5
 8003a6c:	f7fd f8cc 	bl	8000c08 <__aeabi_d2f>
 8003a70:	4602      	mov	r2, r0
 8003a72:	490a      	ldr	r1, [pc, #40]	@ (8003a9c <CalculateAutocorrelation+0xd0>)
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	009b      	lsls	r3, r3, #2
 8003a78:	440b      	add	r3, r1
 8003a7a:	601a      	str	r2, [r3, #0]
    for (uint32_t lag = 0; lag < DATA_VALUES_COUNT; lag++) {
 8003a7c:	697b      	ldr	r3, [r7, #20]
 8003a7e:	3301      	adds	r3, #1
 8003a80:	617b      	str	r3, [r7, #20]
 8003a82:	697b      	ldr	r3, [r7, #20]
 8003a84:	f241 12f7 	movw	r2, #4599	@ 0x11f7
 8003a88:	4293      	cmp	r3, r2
 8003a8a:	d9a6      	bls.n	80039da <CalculateAutocorrelation+0xe>
    }
}
 8003a8c:	bf00      	nop
 8003a8e:	bf00      	nop
 8003a90:	3718      	adds	r7, #24
 8003a92:	46bd      	mov	sp, r7
 8003a94:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8003a98:	2000a6c0 	.word	0x2000a6c0
 8003a9c:	2000eea0 	.word	0x2000eea0

08003aa0 <FindMaxAutocorrelationIndex>:

/**
  * @brief    
  */
uint32_t FindMaxAutocorrelationIndex(void) {
 8003aa0:	b480      	push	{r7}
 8003aa2:	b085      	sub	sp, #20
 8003aa4:	af00      	add	r7, sp, #0
    if (!parameters_initialized) {
 8003aa6:	4b1f      	ldr	r3, [pc, #124]	@ (8003b24 <FindMaxAutocorrelationIndex+0x84>)
 8003aa8:	781b      	ldrb	r3, [r3, #0]
 8003aaa:	f083 0301 	eor.w	r3, r3, #1
 8003aae:	b2db      	uxtb	r3, r3
 8003ab0:	2b00      	cmp	r3, #0
 8003ab2:	d001      	beq.n	8003ab8 <FindMaxAutocorrelationIndex+0x18>
       // SendUSBDebugMessage("Parameters not initialized for ACF");
        return 0;
 8003ab4:	2300      	movs	r3, #0
 8003ab6:	e02e      	b.n	8003b16 <FindMaxAutocorrelationIndex+0x76>
    }

    float32_t max_value = 0.0f;
 8003ab8:	f04f 0300 	mov.w	r3, #0
 8003abc:	60fb      	str	r3, [r7, #12]
    uint32_t max_idx = params.start_index;
 8003abe:	4b1a      	ldr	r3, [pc, #104]	@ (8003b28 <FindMaxAutocorrelationIndex+0x88>)
 8003ac0:	681b      	ldr	r3, [r3, #0]
 8003ac2:	60bb      	str	r3, [r7, #8]
    uint32_t search_end = (params.end_index < DATA_VALUES_COUNT) ? params.end_index : DATA_VALUES_COUNT - 1;
 8003ac4:	4b18      	ldr	r3, [pc, #96]	@ (8003b28 <FindMaxAutocorrelationIndex+0x88>)
 8003ac6:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003ac8:	f241 12f7 	movw	r2, #4599	@ 0x11f7
 8003acc:	4293      	cmp	r3, r2
 8003ace:	bf28      	it	cs
 8003ad0:	4613      	movcs	r3, r2
 8003ad2:	603b      	str	r3, [r7, #0]

    for (uint32_t i = params.start_index; i < search_end; i++) {
 8003ad4:	4b14      	ldr	r3, [pc, #80]	@ (8003b28 <FindMaxAutocorrelationIndex+0x88>)
 8003ad6:	681b      	ldr	r3, [r3, #0]
 8003ad8:	607b      	str	r3, [r7, #4]
 8003ada:	e017      	b.n	8003b0c <FindMaxAutocorrelationIndex+0x6c>
        if (autocorrelation_result[i] > max_value) {
 8003adc:	4a13      	ldr	r2, [pc, #76]	@ (8003b2c <FindMaxAutocorrelationIndex+0x8c>)
 8003ade:	687b      	ldr	r3, [r7, #4]
 8003ae0:	009b      	lsls	r3, r3, #2
 8003ae2:	4413      	add	r3, r2
 8003ae4:	edd3 7a00 	vldr	s15, [r3]
 8003ae8:	ed97 7a03 	vldr	s14, [r7, #12]
 8003aec:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003af0:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003af4:	d507      	bpl.n	8003b06 <FindMaxAutocorrelationIndex+0x66>
            max_value = autocorrelation_result[i];
 8003af6:	4a0d      	ldr	r2, [pc, #52]	@ (8003b2c <FindMaxAutocorrelationIndex+0x8c>)
 8003af8:	687b      	ldr	r3, [r7, #4]
 8003afa:	009b      	lsls	r3, r3, #2
 8003afc:	4413      	add	r3, r2
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	60fb      	str	r3, [r7, #12]
            max_idx = i;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	60bb      	str	r3, [r7, #8]
    for (uint32_t i = params.start_index; i < search_end; i++) {
 8003b06:	687b      	ldr	r3, [r7, #4]
 8003b08:	3301      	adds	r3, #1
 8003b0a:	607b      	str	r3, [r7, #4]
 8003b0c:	687a      	ldr	r2, [r7, #4]
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	429a      	cmp	r2, r3
 8003b12:	d3e3      	bcc.n	8003adc <FindMaxAutocorrelationIndex+0x3c>
        }
    }

    return max_idx;
 8003b14:	68bb      	ldr	r3, [r7, #8]
}
 8003b16:	4618      	mov	r0, r3
 8003b18:	3714      	adds	r7, #20
 8003b1a:	46bd      	mov	sp, r7
 8003b1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b20:	4770      	bx	lr
 8003b22:	bf00      	nop
 8003b24:	2000a6b8 	.word	0x2000a6b8
 8003b28:	2000a678 	.word	0x2000a678
 8003b2c:	2000eea0 	.word	0x2000eea0

08003b30 <CalculateZeroCrossingThickness>:

/**
  * @brief      
  */
void CalculateZeroCrossingThickness(const float32_t* data) {
 8003b30:	b480      	push	{r7}
 8003b32:	b08b      	sub	sp, #44	@ 0x2c
 8003b34:	af00      	add	r7, sp, #0
 8003b36:	6078      	str	r0, [r7, #4]
    if (!parameters_initialized) {
 8003b38:	4b4c      	ldr	r3, [pc, #304]	@ (8003c6c <CalculateZeroCrossingThickness+0x13c>)
 8003b3a:	781b      	ldrb	r3, [r3, #0]
 8003b3c:	f083 0301 	eor.w	r3, r3, #1
 8003b40:	b2db      	uxtb	r3, r3
 8003b42:	2b00      	cmp	r3, #0
 8003b44:	f040 808c 	bne.w	8003c60 <CalculateZeroCrossingThickness+0x130>
       // SendUSBDebugMessage("Parameters not initialized for zero crossing");
        return;
    }

    float one_point_mm = 1.0f / (params.wave_speed * 1000.0f * frequency_ns);
 8003b48:	4b49      	ldr	r3, [pc, #292]	@ (8003c70 <CalculateZeroCrossingThickness+0x140>)
 8003b4a:	edd3 7a01 	vldr	s15, [r3, #4]
 8003b4e:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8003c74 <CalculateZeroCrossingThickness+0x144>
 8003b52:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003b56:	4b48      	ldr	r3, [pc, #288]	@ (8003c78 <CalculateZeroCrossingThickness+0x148>)
 8003b58:	edd3 7a00 	vldr	s15, [r3]
 8003b5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b60:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003b64:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003b68:	edc7 7a04 	vstr	s15, [r7, #16]
    uint32_t first_above_threshold_index = 0;
 8003b6c:	2300      	movs	r3, #0
 8003b6e:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t zero_crossing_index = 0;
 8003b70:	2300      	movs	r3, #0
 8003b72:	623b      	str	r3, [r7, #32]
    bool found_threshold = false;
 8003b74:	2300      	movs	r3, #0
 8003b76:	77fb      	strb	r3, [r7, #31]

    for (uint32_t i = 0; i < FINAL_DATA_SIZE; i++) {
 8003b78:	2300      	movs	r3, #0
 8003b7a:	61bb      	str	r3, [r7, #24]
 8003b7c:	e015      	b.n	8003baa <CalculateZeroCrossingThickness+0x7a>
        if (data[i] >= params.threshold_zero_crossing) {
 8003b7e:	69bb      	ldr	r3, [r7, #24]
 8003b80:	009b      	lsls	r3, r3, #2
 8003b82:	687a      	ldr	r2, [r7, #4]
 8003b84:	4413      	add	r3, r2
 8003b86:	ed93 7a00 	vldr	s14, [r3]
 8003b8a:	4b39      	ldr	r3, [pc, #228]	@ (8003c70 <CalculateZeroCrossingThickness+0x140>)
 8003b8c:	edd3 7a07 	vldr	s15, [r3, #28]
 8003b90:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003b94:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003b98:	db04      	blt.n	8003ba4 <CalculateZeroCrossingThickness+0x74>
            first_above_threshold_index = i;
 8003b9a:	69bb      	ldr	r3, [r7, #24]
 8003b9c:	627b      	str	r3, [r7, #36]	@ 0x24
            found_threshold = true;
 8003b9e:	2301      	movs	r3, #1
 8003ba0:	77fb      	strb	r3, [r7, #31]
            break;
 8003ba2:	e007      	b.n	8003bb4 <CalculateZeroCrossingThickness+0x84>
    for (uint32_t i = 0; i < FINAL_DATA_SIZE; i++) {
 8003ba4:	69bb      	ldr	r3, [r7, #24]
 8003ba6:	3301      	adds	r3, #1
 8003ba8:	61bb      	str	r3, [r7, #24]
 8003baa:	69bb      	ldr	r3, [r7, #24]
 8003bac:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003bb0:	4293      	cmp	r3, r2
 8003bb2:	d9e4      	bls.n	8003b7e <CalculateZeroCrossingThickness+0x4e>
        }
    }

    if (!found_threshold) {
 8003bb4:	7ffb      	ldrb	r3, [r7, #31]
 8003bb6:	f083 0301 	eor.w	r3, r3, #1
 8003bba:	b2db      	uxtb	r3, r3
 8003bbc:	2b00      	cmp	r3, #0
 8003bbe:	d004      	beq.n	8003bca <CalculateZeroCrossingThickness+0x9a>
      //  SendUSBDebugMessage("Zero crossing: threshold not found");
        thickness_value = 0.0f;
 8003bc0:	4b2e      	ldr	r3, [pc, #184]	@ (8003c7c <CalculateZeroCrossingThickness+0x14c>)
 8003bc2:	f04f 0200 	mov.w	r2, #0
 8003bc6:	601a      	str	r2, [r3, #0]
        return;
 8003bc8:	e04b      	b.n	8003c62 <CalculateZeroCrossingThickness+0x132>
    }

    bool sign_positive = (data[first_above_threshold_index] >= 0);
 8003bca:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003bcc:	009b      	lsls	r3, r3, #2
 8003bce:	687a      	ldr	r2, [r7, #4]
 8003bd0:	4413      	add	r3, r2
 8003bd2:	edd3 7a00 	vldr	s15, [r3]
 8003bd6:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003bda:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003bde:	bfac      	ite	ge
 8003be0:	2301      	movge	r3, #1
 8003be2:	2300      	movlt	r3, #0
 8003be4:	73fb      	strb	r3, [r7, #15]
    for (uint32_t i = first_above_threshold_index + 1; i < FINAL_DATA_SIZE; i++) {
 8003be6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8003be8:	3301      	adds	r3, #1
 8003bea:	617b      	str	r3, [r7, #20]
 8003bec:	e017      	b.n	8003c1e <CalculateZeroCrossingThickness+0xee>
        bool current_sign_positive = (data[i] >= 0);
 8003bee:	697b      	ldr	r3, [r7, #20]
 8003bf0:	009b      	lsls	r3, r3, #2
 8003bf2:	687a      	ldr	r2, [r7, #4]
 8003bf4:	4413      	add	r3, r2
 8003bf6:	edd3 7a00 	vldr	s15, [r3]
 8003bfa:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 8003bfe:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c02:	bfac      	ite	ge
 8003c04:	2301      	movge	r3, #1
 8003c06:	2300      	movlt	r3, #0
 8003c08:	73bb      	strb	r3, [r7, #14]
        if (current_sign_positive != sign_positive) {
 8003c0a:	7bba      	ldrb	r2, [r7, #14]
 8003c0c:	7bfb      	ldrb	r3, [r7, #15]
 8003c0e:	429a      	cmp	r2, r3
 8003c10:	d002      	beq.n	8003c18 <CalculateZeroCrossingThickness+0xe8>
            zero_crossing_index = i;
 8003c12:	697b      	ldr	r3, [r7, #20]
 8003c14:	623b      	str	r3, [r7, #32]
            break;
 8003c16:	e007      	b.n	8003c28 <CalculateZeroCrossingThickness+0xf8>
    for (uint32_t i = first_above_threshold_index + 1; i < FINAL_DATA_SIZE; i++) {
 8003c18:	697b      	ldr	r3, [r7, #20]
 8003c1a:	3301      	adds	r3, #1
 8003c1c:	617b      	str	r3, [r7, #20]
 8003c1e:	697b      	ldr	r3, [r7, #20]
 8003c20:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003c24:	4293      	cmp	r3, r2
 8003c26:	d9e2      	bls.n	8003bee <CalculateZeroCrossingThickness+0xbe>
        }
    }

    if (zero_crossing_index == 0) {
 8003c28:	6a3b      	ldr	r3, [r7, #32]
 8003c2a:	2b00      	cmp	r3, #0
 8003c2c:	d104      	bne.n	8003c38 <CalculateZeroCrossingThickness+0x108>
        //SendUSBDebugMessage("Zero crossing: zero crossing not found");
        thickness_value = 0.0f;
 8003c2e:	4b13      	ldr	r3, [pc, #76]	@ (8003c7c <CalculateZeroCrossingThickness+0x14c>)
 8003c30:	f04f 0200 	mov.w	r2, #0
 8003c34:	601a      	str	r2, [r3, #0]
        return;
 8003c36:	e014      	b.n	8003c62 <CalculateZeroCrossingThickness+0x132>
    }

    uint32_t final_index = zero_crossing_index + params.probe_length;
 8003c38:	4b0d      	ldr	r3, [pc, #52]	@ (8003c70 <CalculateZeroCrossingThickness+0x140>)
 8003c3a:	6a1b      	ldr	r3, [r3, #32]
 8003c3c:	6a3a      	ldr	r2, [r7, #32]
 8003c3e:	4413      	add	r3, r2
 8003c40:	60bb      	str	r3, [r7, #8]
    thickness_value = final_index / (2.0f * one_point_mm);
 8003c42:	68bb      	ldr	r3, [r7, #8]
 8003c44:	ee07 3a90 	vmov	s15, r3
 8003c48:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003c4c:	edd7 7a04 	vldr	s15, [r7, #16]
 8003c50:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003c54:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003c58:	4b08      	ldr	r3, [pc, #32]	@ (8003c7c <CalculateZeroCrossingThickness+0x14c>)
 8003c5a:	edc3 7a00 	vstr	s15, [r3]
 8003c5e:	e000      	b.n	8003c62 <CalculateZeroCrossingThickness+0x132>
        return;
 8003c60:	bf00      	nop
}
 8003c62:	372c      	adds	r7, #44	@ 0x2c
 8003c64:	46bd      	mov	sp, r7
 8003c66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c6a:	4770      	bx	lr
 8003c6c:	2000a6b8 	.word	0x2000a6b8
 8003c70:	2000a678 	.word	0x2000a678
 8003c74:	447a0000 	.word	0x447a0000
 8003c78:	2000000c 	.word	0x2000000c
 8003c7c:	2000a6bc 	.word	0x2000a6bc

08003c80 <CalculateStrobeThickness>:

/**
  * @brief     
  */
void CalculateStrobeThickness(const float32_t* data) {
 8003c80:	b480      	push	{r7}
 8003c82:	b08b      	sub	sp, #44	@ 0x2c
 8003c84:	af00      	add	r7, sp, #0
 8003c86:	6078      	str	r0, [r7, #4]
    if (!parameters_initialized) {
 8003c88:	4b50      	ldr	r3, [pc, #320]	@ (8003dcc <CalculateStrobeThickness+0x14c>)
 8003c8a:	781b      	ldrb	r3, [r3, #0]
 8003c8c:	f083 0301 	eor.w	r3, r3, #1
 8003c90:	b2db      	uxtb	r3, r3
 8003c92:	2b00      	cmp	r3, #0
 8003c94:	f040 8094 	bne.w	8003dc0 <CalculateStrobeThickness+0x140>
      //  SendUSBDebugMessage("Parameters not initialized for strobe method");
        return;
    }

    float one_point_mm = 1.0f / (params.wave_speed * 1000.0f * frequency_ns);
 8003c98:	4b4d      	ldr	r3, [pc, #308]	@ (8003dd0 <CalculateStrobeThickness+0x150>)
 8003c9a:	edd3 7a01 	vldr	s15, [r3, #4]
 8003c9e:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 8003dd4 <CalculateStrobeThickness+0x154>
 8003ca2:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003ca6:	4b4c      	ldr	r3, [pc, #304]	@ (8003dd8 <CalculateStrobeThickness+0x158>)
 8003ca8:	edd3 7a00 	vldr	s15, [r3]
 8003cac:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003cb0:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003cb4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003cb8:	edc7 7a03 	vstr	s15, [r7, #12]
    float32_t max_value_first = -FLT_MAX;
 8003cbc:	f46f 0300 	mvn.w	r3, #8388608	@ 0x800000
 8003cc0:	627b      	str	r3, [r7, #36]	@ 0x24
    uint32_t max_index_first = params.first_left_strobe;
 8003cc2:	4b43      	ldr	r3, [pc, #268]	@ (8003dd0 <CalculateStrobeThickness+0x150>)
 8003cc4:	689b      	ldr	r3, [r3, #8]
 8003cc6:	623b      	str	r3, [r7, #32]
    float32_t max_value_second = -FLT_MAX;
 8003cc8:	f46f 0300 	mvn.w	r3, #8388608	@ 0x800000
 8003ccc:	61fb      	str	r3, [r7, #28]
    uint32_t max_index_second = params.second_left_strobe;
 8003cce:	4b40      	ldr	r3, [pc, #256]	@ (8003dd0 <CalculateStrobeThickness+0x150>)
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	61bb      	str	r3, [r7, #24]

    for (uint32_t i = params.first_left_strobe; i <= params.first_right_strobe; i++) {
 8003cd4:	4b3e      	ldr	r3, [pc, #248]	@ (8003dd0 <CalculateStrobeThickness+0x150>)
 8003cd6:	689b      	ldr	r3, [r3, #8]
 8003cd8:	617b      	str	r3, [r7, #20]
 8003cda:	e01c      	b.n	8003d16 <CalculateStrobeThickness+0x96>
        if (i < FINAL_DATA_SIZE && data[i] > max_value_first) {
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003ce2:	4293      	cmp	r3, r2
 8003ce4:	d814      	bhi.n	8003d10 <CalculateStrobeThickness+0x90>
 8003ce6:	697b      	ldr	r3, [r7, #20]
 8003ce8:	009b      	lsls	r3, r3, #2
 8003cea:	687a      	ldr	r2, [r7, #4]
 8003cec:	4413      	add	r3, r2
 8003cee:	edd3 7a00 	vldr	s15, [r3]
 8003cf2:	ed97 7a09 	vldr	s14, [r7, #36]	@ 0x24
 8003cf6:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003cfa:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003cfe:	d507      	bpl.n	8003d10 <CalculateStrobeThickness+0x90>
            max_value_first = data[i];
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	009b      	lsls	r3, r3, #2
 8003d04:	687a      	ldr	r2, [r7, #4]
 8003d06:	4413      	add	r3, r2
 8003d08:	681b      	ldr	r3, [r3, #0]
 8003d0a:	627b      	str	r3, [r7, #36]	@ 0x24
            max_index_first = i;
 8003d0c:	697b      	ldr	r3, [r7, #20]
 8003d0e:	623b      	str	r3, [r7, #32]
    for (uint32_t i = params.first_left_strobe; i <= params.first_right_strobe; i++) {
 8003d10:	697b      	ldr	r3, [r7, #20]
 8003d12:	3301      	adds	r3, #1
 8003d14:	617b      	str	r3, [r7, #20]
 8003d16:	4b2e      	ldr	r3, [pc, #184]	@ (8003dd0 <CalculateStrobeThickness+0x150>)
 8003d18:	68db      	ldr	r3, [r3, #12]
 8003d1a:	697a      	ldr	r2, [r7, #20]
 8003d1c:	429a      	cmp	r2, r3
 8003d1e:	d9dd      	bls.n	8003cdc <CalculateStrobeThickness+0x5c>
        }
    }

    for (uint32_t i = params.second_left_strobe; i <= params.second_right_strobe; i++) {
 8003d20:	4b2b      	ldr	r3, [pc, #172]	@ (8003dd0 <CalculateStrobeThickness+0x150>)
 8003d22:	691b      	ldr	r3, [r3, #16]
 8003d24:	613b      	str	r3, [r7, #16]
 8003d26:	e01c      	b.n	8003d62 <CalculateStrobeThickness+0xe2>
        if (i < FINAL_DATA_SIZE && data[i] > max_value_second) {
 8003d28:	693b      	ldr	r3, [r7, #16]
 8003d2a:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003d2e:	4293      	cmp	r3, r2
 8003d30:	d814      	bhi.n	8003d5c <CalculateStrobeThickness+0xdc>
 8003d32:	693b      	ldr	r3, [r7, #16]
 8003d34:	009b      	lsls	r3, r3, #2
 8003d36:	687a      	ldr	r2, [r7, #4]
 8003d38:	4413      	add	r3, r2
 8003d3a:	edd3 7a00 	vldr	s15, [r3]
 8003d3e:	ed97 7a07 	vldr	s14, [r7, #28]
 8003d42:	eeb4 7ae7 	vcmpe.f32	s14, s15
 8003d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d4a:	d507      	bpl.n	8003d5c <CalculateStrobeThickness+0xdc>
            max_value_second = data[i];
 8003d4c:	693b      	ldr	r3, [r7, #16]
 8003d4e:	009b      	lsls	r3, r3, #2
 8003d50:	687a      	ldr	r2, [r7, #4]
 8003d52:	4413      	add	r3, r2
 8003d54:	681b      	ldr	r3, [r3, #0]
 8003d56:	61fb      	str	r3, [r7, #28]
            max_index_second = i;
 8003d58:	693b      	ldr	r3, [r7, #16]
 8003d5a:	61bb      	str	r3, [r7, #24]
    for (uint32_t i = params.second_left_strobe; i <= params.second_right_strobe; i++) {
 8003d5c:	693b      	ldr	r3, [r7, #16]
 8003d5e:	3301      	adds	r3, #1
 8003d60:	613b      	str	r3, [r7, #16]
 8003d62:	4b1b      	ldr	r3, [pc, #108]	@ (8003dd0 <CalculateStrobeThickness+0x150>)
 8003d64:	695b      	ldr	r3, [r3, #20]
 8003d66:	693a      	ldr	r2, [r7, #16]
 8003d68:	429a      	cmp	r2, r3
 8003d6a:	d9dd      	bls.n	8003d28 <CalculateStrobeThickness+0xa8>
        }
    }

    if (max_value_first == -FLT_MAX || max_value_second == -FLT_MAX) {
 8003d6c:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003d70:	ed9f 7a1a 	vldr	s14, [pc, #104]	@ 8003ddc <CalculateStrobeThickness+0x15c>
 8003d74:	eef4 7a47 	vcmp.f32	s15, s14
 8003d78:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d7c:	d008      	beq.n	8003d90 <CalculateStrobeThickness+0x110>
 8003d7e:	edd7 7a07 	vldr	s15, [r7, #28]
 8003d82:	ed9f 7a16 	vldr	s14, [pc, #88]	@ 8003ddc <CalculateStrobeThickness+0x15c>
 8003d86:	eef4 7a47 	vcmp.f32	s15, s14
 8003d8a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d8e:	d104      	bne.n	8003d9a <CalculateStrobeThickness+0x11a>
       // SendUSBDebugMessage("Strobe method: max values not found");
        thickness_value = 0.0f;
 8003d90:	4b13      	ldr	r3, [pc, #76]	@ (8003de0 <CalculateStrobeThickness+0x160>)
 8003d92:	f04f 0200 	mov.w	r2, #0
 8003d96:	601a      	str	r2, [r3, #0]
        return;
 8003d98:	e013      	b.n	8003dc2 <CalculateStrobeThickness+0x142>
    }

    uint32_t index_difference = max_index_second - max_index_first;
 8003d9a:	69ba      	ldr	r2, [r7, #24]
 8003d9c:	6a3b      	ldr	r3, [r7, #32]
 8003d9e:	1ad3      	subs	r3, r2, r3
 8003da0:	60bb      	str	r3, [r7, #8]
    thickness_value = index_difference / (2.0f * one_point_mm);
 8003da2:	68bb      	ldr	r3, [r7, #8]
 8003da4:	ee07 3a90 	vmov	s15, r3
 8003da8:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003dac:	edd7 7a03 	vldr	s15, [r7, #12]
 8003db0:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003db4:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003db8:	4b09      	ldr	r3, [pc, #36]	@ (8003de0 <CalculateStrobeThickness+0x160>)
 8003dba:	edc3 7a00 	vstr	s15, [r3]
 8003dbe:	e000      	b.n	8003dc2 <CalculateStrobeThickness+0x142>
        return;
 8003dc0:	bf00      	nop
}
 8003dc2:	372c      	adds	r7, #44	@ 0x2c
 8003dc4:	46bd      	mov	sp, r7
 8003dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dca:	4770      	bx	lr
 8003dcc:	2000a6b8 	.word	0x2000a6b8
 8003dd0:	2000a678 	.word	0x2000a678
 8003dd4:	447a0000 	.word	0x447a0000
 8003dd8:	2000000c 	.word	0x2000000c
 8003ddc:	ff7fffff 	.word	0xff7fffff
 8003de0:	2000a6bc 	.word	0x2000a6bc

08003de4 <CalculateAndSendACFThickness>:

/**
  * @brief    
  */
void CalculateAndSendACFThickness(void) {
 8003de4:	b580      	push	{r7, lr}
 8003de6:	b082      	sub	sp, #8
 8003de8:	af00      	add	r7, sp, #0
    if (!parameters_initialized) {
 8003dea:	4b17      	ldr	r3, [pc, #92]	@ (8003e48 <CalculateAndSendACFThickness+0x64>)
 8003dec:	781b      	ldrb	r3, [r3, #0]
 8003dee:	f083 0301 	eor.w	r3, r3, #1
 8003df2:	b2db      	uxtb	r3, r3
 8003df4:	2b00      	cmp	r3, #0
 8003df6:	d123      	bne.n	8003e40 <CalculateAndSendACFThickness+0x5c>
     //   SendUSBDebugMessage("Parameters not initialized for ACF thickness calculation");
        return;
    }

    float one_point_mm = 1.0f / (params.wave_speed * 1000.0f * frequency_ns);
 8003df8:	4b14      	ldr	r3, [pc, #80]	@ (8003e4c <CalculateAndSendACFThickness+0x68>)
 8003dfa:	edd3 7a01 	vldr	s15, [r3, #4]
 8003dfe:	ed9f 7a14 	vldr	s14, [pc, #80]	@ 8003e50 <CalculateAndSendACFThickness+0x6c>
 8003e02:	ee27 7a87 	vmul.f32	s14, s15, s14
 8003e06:	4b13      	ldr	r3, [pc, #76]	@ (8003e54 <CalculateAndSendACFThickness+0x70>)
 8003e08:	edd3 7a00 	vldr	s15, [r3]
 8003e0c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003e10:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003e14:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e18:	edc7 7a01 	vstr	s15, [r7, #4]
    uint32_t max_index = FindMaxAutocorrelationIndex();
 8003e1c:	f7ff fe40 	bl	8003aa0 <FindMaxAutocorrelationIndex>
 8003e20:	6038      	str	r0, [r7, #0]
    thickness_value = max_index / (2.0f * one_point_mm);
 8003e22:	683b      	ldr	r3, [r7, #0]
 8003e24:	ee07 3a90 	vmov	s15, r3
 8003e28:	eef8 6a67 	vcvt.f32.u32	s13, s15
 8003e2c:	edd7 7a01 	vldr	s15, [r7, #4]
 8003e30:	ee37 7aa7 	vadd.f32	s14, s15, s15
 8003e34:	eec6 7a87 	vdiv.f32	s15, s13, s14
 8003e38:	4b07      	ldr	r3, [pc, #28]	@ (8003e58 <CalculateAndSendACFThickness+0x74>)
 8003e3a:	edc3 7a00 	vstr	s15, [r3]
 8003e3e:	e000      	b.n	8003e42 <CalculateAndSendACFThickness+0x5e>
        return;
 8003e40:	bf00      	nop
}
 8003e42:	3708      	adds	r7, #8
 8003e44:	46bd      	mov	sp, r7
 8003e46:	bd80      	pop	{r7, pc}
 8003e48:	2000a6b8 	.word	0x2000a6b8
 8003e4c:	2000a678 	.word	0x2000a678
 8003e50:	447a0000 	.word	0x447a0000
 8003e54:	2000000c 	.word	0x2000000c
 8003e58:	2000a6bc 	.word	0x2000a6bc

08003e5c <ProcessDataByMethod>:

/**
  * @brief       
  */
void ProcessDataByMethod(void) {
 8003e5c:	b580      	push	{r7, lr}
 8003e5e:	b084      	sub	sp, #16
 8003e60:	af00      	add	r7, sp, #0
    if (!parameters_initialized) {
 8003e62:	4b31      	ldr	r3, [pc, #196]	@ (8003f28 <ProcessDataByMethod+0xcc>)
 8003e64:	781b      	ldrb	r3, [r3, #0]
 8003e66:	f083 0301 	eor.w	r3, r3, #1
 8003e6a:	b2db      	uxtb	r3, r3
 8003e6c:	2b00      	cmp	r3, #0
 8003e6e:	d154      	bne.n	8003f1a <ProcessDataByMethod+0xbe>
     //   SendUSBDebugMessage("Parameters not initialized");
        return;
    }

    // ,        FPGA
    if (!averaging_complete) {
 8003e70:	4b2e      	ldr	r3, [pc, #184]	@ (8003f2c <ProcessDataByMethod+0xd0>)
 8003e72:	781b      	ldrb	r3, [r3, #0]
 8003e74:	f083 0301 	eor.w	r3, r3, #1
 8003e78:	b2db      	uxtb	r3, r3
 8003e7a:	2b00      	cmp	r3, #0
 8003e7c:	d004      	beq.n	8003e88 <ProcessDataByMethod+0x2c>
      //  SendUSBDebugMessage("Averaging not complete, cannot calculate thickness");
        thickness_value = 0.0f;
 8003e7e:	4b2c      	ldr	r3, [pc, #176]	@ (8003f30 <ProcessDataByMethod+0xd4>)
 8003e80:	f04f 0200 	mov.w	r2, #0
 8003e84:	601a      	str	r2, [r3, #0]
        return;
 8003e86:	e04b      	b.n	8003f20 <ProcessDataByMethod+0xc4>
    }

    //      FPGA
    uint32_t copy_size = (DATA_SIZE < FINAL_DATA_SIZE) ? DATA_SIZE : FINAL_DATA_SIZE;
 8003e88:	f241 3388 	movw	r3, #5000	@ 0x1388
 8003e8c:	607b      	str	r3, [r7, #4]
    for (uint32_t i = 0; i < copy_size; i++) {
 8003e8e:	2300      	movs	r3, #0
 8003e90:	60fb      	str	r3, [r7, #12]
 8003e92:	e00c      	b.n	8003eae <ProcessDataByMethod+0x52>
        final_data[i] = averaged_fpga_data[i];
 8003e94:	4a27      	ldr	r2, [pc, #156]	@ (8003f34 <ProcessDataByMethod+0xd8>)
 8003e96:	68fb      	ldr	r3, [r7, #12]
 8003e98:	009b      	lsls	r3, r3, #2
 8003e9a:	4413      	add	r3, r2
 8003e9c:	681a      	ldr	r2, [r3, #0]
 8003e9e:	4926      	ldr	r1, [pc, #152]	@ (8003f38 <ProcessDataByMethod+0xdc>)
 8003ea0:	68fb      	ldr	r3, [r7, #12]
 8003ea2:	009b      	lsls	r3, r3, #2
 8003ea4:	440b      	add	r3, r1
 8003ea6:	601a      	str	r2, [r3, #0]
    for (uint32_t i = 0; i < copy_size; i++) {
 8003ea8:	68fb      	ldr	r3, [r7, #12]
 8003eaa:	3301      	adds	r3, #1
 8003eac:	60fb      	str	r3, [r7, #12]
 8003eae:	68fa      	ldr	r2, [r7, #12]
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	429a      	cmp	r2, r3
 8003eb4:	d3ee      	bcc.n	8003e94 <ProcessDataByMethod+0x38>
    }

    //     
    for (uint32_t i = copy_size; i < FINAL_DATA_SIZE; i++) {
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	60bb      	str	r3, [r7, #8]
 8003eba:	e009      	b.n	8003ed0 <ProcessDataByMethod+0x74>
        final_data[i] = 0.0f;
 8003ebc:	4a1e      	ldr	r2, [pc, #120]	@ (8003f38 <ProcessDataByMethod+0xdc>)
 8003ebe:	68bb      	ldr	r3, [r7, #8]
 8003ec0:	009b      	lsls	r3, r3, #2
 8003ec2:	4413      	add	r3, r2
 8003ec4:	f04f 0200 	mov.w	r2, #0
 8003ec8:	601a      	str	r2, [r3, #0]
    for (uint32_t i = copy_size; i < FINAL_DATA_SIZE; i++) {
 8003eca:	68bb      	ldr	r3, [r7, #8]
 8003ecc:	3301      	adds	r3, #1
 8003ece:	60bb      	str	r3, [r7, #8]
 8003ed0:	68bb      	ldr	r3, [r7, #8]
 8003ed2:	f241 3287 	movw	r2, #4999	@ 0x1387
 8003ed6:	4293      	cmp	r3, r2
 8003ed8:	d9f0      	bls.n	8003ebc <ProcessDataByMethod+0x60>
    }

    //       
    switch (params.method) {
 8003eda:	4b18      	ldr	r3, [pc, #96]	@ (8003f3c <ProcessDataByMethod+0xe0>)
 8003edc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003ede:	2b02      	cmp	r3, #2
 8003ee0:	d017      	beq.n	8003f12 <ProcessDataByMethod+0xb6>
 8003ee2:	2b02      	cmp	r3, #2
 8003ee4:	d81b      	bhi.n	8003f1e <ProcessDataByMethod+0xc2>
 8003ee6:	2b00      	cmp	r3, #0
 8003ee8:	d002      	beq.n	8003ef0 <ProcessDataByMethod+0x94>
 8003eea:	2b01      	cmp	r3, #1
 8003eec:	d00d      	beq.n	8003f0a <ProcessDataByMethod+0xae>
            CalculateStrobeThickness(final_data);
            break;

        default:
         //   SendUSBDebugMessage("Unknown method specified");
            break;
 8003eee:	e016      	b.n	8003f1e <ProcessDataByMethod+0xc2>
            arm_copy_f32(final_data, normalized_data, DATA_VALUES_COUNT);
 8003ef0:	f241 12f8 	movw	r2, #4600	@ 0x11f8
 8003ef4:	4912      	ldr	r1, [pc, #72]	@ (8003f40 <ProcessDataByMethod+0xe4>)
 8003ef6:	4810      	ldr	r0, [pc, #64]	@ (8003f38 <ProcessDataByMethod+0xdc>)
 8003ef8:	f009 fd28 	bl	800d94c <arm_copy_f32>
            NormalizeData();
 8003efc:	f7ff fd06 	bl	800390c <NormalizeData>
            CalculateAutocorrelation();
 8003f00:	f7ff fd64 	bl	80039cc <CalculateAutocorrelation>
            CalculateAndSendACFThickness();
 8003f04:	f7ff ff6e 	bl	8003de4 <CalculateAndSendACFThickness>
            break;
 8003f08:	e00a      	b.n	8003f20 <ProcessDataByMethod+0xc4>
            CalculateZeroCrossingThickness(final_data);
 8003f0a:	480b      	ldr	r0, [pc, #44]	@ (8003f38 <ProcessDataByMethod+0xdc>)
 8003f0c:	f7ff fe10 	bl	8003b30 <CalculateZeroCrossingThickness>
            break;
 8003f10:	e006      	b.n	8003f20 <ProcessDataByMethod+0xc4>
            CalculateStrobeThickness(final_data);
 8003f12:	4809      	ldr	r0, [pc, #36]	@ (8003f38 <ProcessDataByMethod+0xdc>)
 8003f14:	f7ff feb4 	bl	8003c80 <CalculateStrobeThickness>
            break;
 8003f18:	e002      	b.n	8003f20 <ProcessDataByMethod+0xc4>
        return;
 8003f1a:	bf00      	nop
 8003f1c:	e000      	b.n	8003f20 <ProcessDataByMethod+0xc4>
            break;
 8003f1e:	bf00      	nop
    }
}
 8003f20:	3710      	adds	r7, #16
 8003f22:	46bd      	mov	sp, r7
 8003f24:	bd80      	pop	{r7, pc}
 8003f26:	bf00      	nop
 8003f28:	2000a6b8 	.word	0x2000a6b8
 8003f2c:	2000a664 	.word	0x2000a664
 8003f30:	2000a6bc 	.word	0x2000a6bc
 8003f34:	20005844 	.word	0x20005844
 8003f38:	20013680 	.word	0x20013680
 8003f3c:	2000a678 	.word	0x2000a678
 8003f40:	2000a6c0 	.word	0x2000a6c0

08003f44 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8003f44:	f8df d034 	ldr.w	sp, [pc, #52]	@ 8003f7c <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 8003f48:	f7ff fb42 	bl	80035d0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8003f4c:	480c      	ldr	r0, [pc, #48]	@ (8003f80 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8003f4e:	490d      	ldr	r1, [pc, #52]	@ (8003f84 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8003f50:	4a0d      	ldr	r2, [pc, #52]	@ (8003f88 <LoopFillZerobss+0x1a>)
  movs r3, #0
 8003f52:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8003f54:	e002      	b.n	8003f5c <LoopCopyDataInit>

08003f56 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8003f56:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8003f58:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8003f5a:	3304      	adds	r3, #4

08003f5c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8003f5c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8003f5e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8003f60:	d3f9      	bcc.n	8003f56 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8003f62:	4a0a      	ldr	r2, [pc, #40]	@ (8003f8c <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8003f64:	4c0a      	ldr	r4, [pc, #40]	@ (8003f90 <LoopFillZerobss+0x22>)
  movs r3, #0
 8003f66:	2300      	movs	r3, #0
  b LoopFillZerobss
 8003f68:	e001      	b.n	8003f6e <LoopFillZerobss>

08003f6a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8003f6a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8003f6c:	3204      	adds	r2, #4

08003f6e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8003f6e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8003f70:	d3fb      	bcc.n	8003f6a <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8003f72:	f00b fe87 	bl	800fc84 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8003f76:	f7fe fcc7 	bl	8002908 <main>
  bx  lr    
 8003f7a:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8003f7c:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8003f80:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8003f84:	200002d0 	.word	0x200002d0
  ldr r2, =_sidata
 8003f88:	0806d6b0 	.word	0x0806d6b0
  ldr r2, =_sbss
 8003f8c:	200002d0 	.word	0x200002d0
  ldr r4, =_ebss
 8003f90:	2001a324 	.word	0x2001a324

08003f94 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8003f94:	e7fe      	b.n	8003f94 <ADC_IRQHandler>
	...

08003f98 <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8003f98:	b580      	push	{r7, lr}
 8003f9a:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003f9c:	4b0e      	ldr	r3, [pc, #56]	@ (8003fd8 <HAL_Init+0x40>)
 8003f9e:	681b      	ldr	r3, [r3, #0]
 8003fa0:	4a0d      	ldr	r2, [pc, #52]	@ (8003fd8 <HAL_Init+0x40>)
 8003fa2:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003fa6:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8003fa8:	4b0b      	ldr	r3, [pc, #44]	@ (8003fd8 <HAL_Init+0x40>)
 8003faa:	681b      	ldr	r3, [r3, #0]
 8003fac:	4a0a      	ldr	r2, [pc, #40]	@ (8003fd8 <HAL_Init+0x40>)
 8003fae:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003fb2:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8003fb4:	4b08      	ldr	r3, [pc, #32]	@ (8003fd8 <HAL_Init+0x40>)
 8003fb6:	681b      	ldr	r3, [r3, #0]
 8003fb8:	4a07      	ldr	r2, [pc, #28]	@ (8003fd8 <HAL_Init+0x40>)
 8003fba:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8003fbe:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8003fc0:	2003      	movs	r0, #3
 8003fc2:	f000 f94f 	bl	8004264 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8003fc6:	200f      	movs	r0, #15
 8003fc8:	f000 f808 	bl	8003fdc <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8003fcc:	f7ff f86a 	bl	80030a4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8003fd0:	2300      	movs	r3, #0
}
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	bd80      	pop	{r7, pc}
 8003fd6:	bf00      	nop
 8003fd8:	40023c00 	.word	0x40023c00

08003fdc <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8003fdc:	b580      	push	{r7, lr}
 8003fde:	b082      	sub	sp, #8
 8003fe0:	af00      	add	r7, sp, #0
 8003fe2:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8003fe4:	4b12      	ldr	r3, [pc, #72]	@ (8004030 <HAL_InitTick+0x54>)
 8003fe6:	681a      	ldr	r2, [r3, #0]
 8003fe8:	4b12      	ldr	r3, [pc, #72]	@ (8004034 <HAL_InitTick+0x58>)
 8003fea:	781b      	ldrb	r3, [r3, #0]
 8003fec:	4619      	mov	r1, r3
 8003fee:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8003ff2:	fbb3 f3f1 	udiv	r3, r3, r1
 8003ff6:	fbb2 f3f3 	udiv	r3, r2, r3
 8003ffa:	4618      	mov	r0, r3
 8003ffc:	f000 f967 	bl	80042ce <HAL_SYSTICK_Config>
 8004000:	4603      	mov	r3, r0
 8004002:	2b00      	cmp	r3, #0
 8004004:	d001      	beq.n	800400a <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8004006:	2301      	movs	r3, #1
 8004008:	e00e      	b.n	8004028 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	2b0f      	cmp	r3, #15
 800400e:	d80a      	bhi.n	8004026 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8004010:	2200      	movs	r2, #0
 8004012:	6879      	ldr	r1, [r7, #4]
 8004014:	f04f 30ff 	mov.w	r0, #4294967295
 8004018:	f000 f92f 	bl	800427a <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 800401c:	4a06      	ldr	r2, [pc, #24]	@ (8004038 <HAL_InitTick+0x5c>)
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8004022:	2300      	movs	r3, #0
 8004024:	e000      	b.n	8004028 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8004026:	2301      	movs	r3, #1
}
 8004028:	4618      	mov	r0, r3
 800402a:	3708      	adds	r7, #8
 800402c:	46bd      	mov	sp, r7
 800402e:	bd80      	pop	{r7, pc}
 8004030:	20000008 	.word	0x20000008
 8004034:	20000014 	.word	0x20000014
 8004038:	20000010 	.word	0x20000010

0800403c <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 800403c:	b480      	push	{r7}
 800403e:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8004040:	4b06      	ldr	r3, [pc, #24]	@ (800405c <HAL_IncTick+0x20>)
 8004042:	781b      	ldrb	r3, [r3, #0]
 8004044:	461a      	mov	r2, r3
 8004046:	4b06      	ldr	r3, [pc, #24]	@ (8004060 <HAL_IncTick+0x24>)
 8004048:	681b      	ldr	r3, [r3, #0]
 800404a:	4413      	add	r3, r2
 800404c:	4a04      	ldr	r2, [pc, #16]	@ (8004060 <HAL_IncTick+0x24>)
 800404e:	6013      	str	r3, [r2, #0]
}
 8004050:	bf00      	nop
 8004052:	46bd      	mov	sp, r7
 8004054:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004058:	4770      	bx	lr
 800405a:	bf00      	nop
 800405c:	20000014 	.word	0x20000014
 8004060:	200184a0 	.word	0x200184a0

08004064 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8004064:	b480      	push	{r7}
 8004066:	af00      	add	r7, sp, #0
  return uwTick;
 8004068:	4b03      	ldr	r3, [pc, #12]	@ (8004078 <HAL_GetTick+0x14>)
 800406a:	681b      	ldr	r3, [r3, #0]
}
 800406c:	4618      	mov	r0, r3
 800406e:	46bd      	mov	sp, r7
 8004070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004074:	4770      	bx	lr
 8004076:	bf00      	nop
 8004078:	200184a0 	.word	0x200184a0

0800407c <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 800407c:	b580      	push	{r7, lr}
 800407e:	b084      	sub	sp, #16
 8004080:	af00      	add	r7, sp, #0
 8004082:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8004084:	f7ff ffee 	bl	8004064 <HAL_GetTick>
 8004088:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800408a:	687b      	ldr	r3, [r7, #4]
 800408c:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 800408e:	68fb      	ldr	r3, [r7, #12]
 8004090:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004094:	d005      	beq.n	80040a2 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8004096:	4b0a      	ldr	r3, [pc, #40]	@ (80040c0 <HAL_Delay+0x44>)
 8004098:	781b      	ldrb	r3, [r3, #0]
 800409a:	461a      	mov	r2, r3
 800409c:	68fb      	ldr	r3, [r7, #12]
 800409e:	4413      	add	r3, r2
 80040a0:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80040a2:	bf00      	nop
 80040a4:	f7ff ffde 	bl	8004064 <HAL_GetTick>
 80040a8:	4602      	mov	r2, r0
 80040aa:	68bb      	ldr	r3, [r7, #8]
 80040ac:	1ad3      	subs	r3, r2, r3
 80040ae:	68fa      	ldr	r2, [r7, #12]
 80040b0:	429a      	cmp	r2, r3
 80040b2:	d8f7      	bhi.n	80040a4 <HAL_Delay+0x28>
  {
  }
}
 80040b4:	bf00      	nop
 80040b6:	bf00      	nop
 80040b8:	3710      	adds	r7, #16
 80040ba:	46bd      	mov	sp, r7
 80040bc:	bd80      	pop	{r7, pc}
 80040be:	bf00      	nop
 80040c0:	20000014 	.word	0x20000014

080040c4 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80040c4:	b480      	push	{r7}
 80040c6:	b085      	sub	sp, #20
 80040c8:	af00      	add	r7, sp, #0
 80040ca:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	f003 0307 	and.w	r3, r3, #7
 80040d2:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80040d4:	4b0c      	ldr	r3, [pc, #48]	@ (8004108 <__NVIC_SetPriorityGrouping+0x44>)
 80040d6:	68db      	ldr	r3, [r3, #12]
 80040d8:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80040da:	68ba      	ldr	r2, [r7, #8]
 80040dc:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80040e0:	4013      	ands	r3, r2
 80040e2:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80040e4:	68fb      	ldr	r3, [r7, #12]
 80040e6:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80040e8:	68bb      	ldr	r3, [r7, #8]
 80040ea:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80040ec:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80040f0:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80040f4:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80040f6:	4a04      	ldr	r2, [pc, #16]	@ (8004108 <__NVIC_SetPriorityGrouping+0x44>)
 80040f8:	68bb      	ldr	r3, [r7, #8]
 80040fa:	60d3      	str	r3, [r2, #12]
}
 80040fc:	bf00      	nop
 80040fe:	3714      	adds	r7, #20
 8004100:	46bd      	mov	sp, r7
 8004102:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004106:	4770      	bx	lr
 8004108:	e000ed00 	.word	0xe000ed00

0800410c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800410c:	b480      	push	{r7}
 800410e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8004110:	4b04      	ldr	r3, [pc, #16]	@ (8004124 <__NVIC_GetPriorityGrouping+0x18>)
 8004112:	68db      	ldr	r3, [r3, #12]
 8004114:	0a1b      	lsrs	r3, r3, #8
 8004116:	f003 0307 	and.w	r3, r3, #7
}
 800411a:	4618      	mov	r0, r3
 800411c:	46bd      	mov	sp, r7
 800411e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004122:	4770      	bx	lr
 8004124:	e000ed00 	.word	0xe000ed00

08004128 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8004128:	b480      	push	{r7}
 800412a:	b083      	sub	sp, #12
 800412c:	af00      	add	r7, sp, #0
 800412e:	4603      	mov	r3, r0
 8004130:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004132:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004136:	2b00      	cmp	r3, #0
 8004138:	db0b      	blt.n	8004152 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800413a:	79fb      	ldrb	r3, [r7, #7]
 800413c:	f003 021f 	and.w	r2, r3, #31
 8004140:	4907      	ldr	r1, [pc, #28]	@ (8004160 <__NVIC_EnableIRQ+0x38>)
 8004142:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004146:	095b      	lsrs	r3, r3, #5
 8004148:	2001      	movs	r0, #1
 800414a:	fa00 f202 	lsl.w	r2, r0, r2
 800414e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8004152:	bf00      	nop
 8004154:	370c      	adds	r7, #12
 8004156:	46bd      	mov	sp, r7
 8004158:	f85d 7b04 	ldr.w	r7, [sp], #4
 800415c:	4770      	bx	lr
 800415e:	bf00      	nop
 8004160:	e000e100 	.word	0xe000e100

08004164 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8004164:	b480      	push	{r7}
 8004166:	b083      	sub	sp, #12
 8004168:	af00      	add	r7, sp, #0
 800416a:	4603      	mov	r3, r0
 800416c:	6039      	str	r1, [r7, #0]
 800416e:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8004170:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004174:	2b00      	cmp	r3, #0
 8004176:	db0a      	blt.n	800418e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8004178:	683b      	ldr	r3, [r7, #0]
 800417a:	b2da      	uxtb	r2, r3
 800417c:	490c      	ldr	r1, [pc, #48]	@ (80041b0 <__NVIC_SetPriority+0x4c>)
 800417e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8004182:	0112      	lsls	r2, r2, #4
 8004184:	b2d2      	uxtb	r2, r2
 8004186:	440b      	add	r3, r1
 8004188:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800418c:	e00a      	b.n	80041a4 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800418e:	683b      	ldr	r3, [r7, #0]
 8004190:	b2da      	uxtb	r2, r3
 8004192:	4908      	ldr	r1, [pc, #32]	@ (80041b4 <__NVIC_SetPriority+0x50>)
 8004194:	79fb      	ldrb	r3, [r7, #7]
 8004196:	f003 030f 	and.w	r3, r3, #15
 800419a:	3b04      	subs	r3, #4
 800419c:	0112      	lsls	r2, r2, #4
 800419e:	b2d2      	uxtb	r2, r2
 80041a0:	440b      	add	r3, r1
 80041a2:	761a      	strb	r2, [r3, #24]
}
 80041a4:	bf00      	nop
 80041a6:	370c      	adds	r7, #12
 80041a8:	46bd      	mov	sp, r7
 80041aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041ae:	4770      	bx	lr
 80041b0:	e000e100 	.word	0xe000e100
 80041b4:	e000ed00 	.word	0xe000ed00

080041b8 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80041b8:	b480      	push	{r7}
 80041ba:	b089      	sub	sp, #36	@ 0x24
 80041bc:	af00      	add	r7, sp, #0
 80041be:	60f8      	str	r0, [r7, #12]
 80041c0:	60b9      	str	r1, [r7, #8]
 80041c2:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80041c4:	68fb      	ldr	r3, [r7, #12]
 80041c6:	f003 0307 	and.w	r3, r3, #7
 80041ca:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80041cc:	69fb      	ldr	r3, [r7, #28]
 80041ce:	f1c3 0307 	rsb	r3, r3, #7
 80041d2:	2b04      	cmp	r3, #4
 80041d4:	bf28      	it	cs
 80041d6:	2304      	movcs	r3, #4
 80041d8:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80041da:	69fb      	ldr	r3, [r7, #28]
 80041dc:	3304      	adds	r3, #4
 80041de:	2b06      	cmp	r3, #6
 80041e0:	d902      	bls.n	80041e8 <NVIC_EncodePriority+0x30>
 80041e2:	69fb      	ldr	r3, [r7, #28]
 80041e4:	3b03      	subs	r3, #3
 80041e6:	e000      	b.n	80041ea <NVIC_EncodePriority+0x32>
 80041e8:	2300      	movs	r3, #0
 80041ea:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80041ec:	f04f 32ff 	mov.w	r2, #4294967295
 80041f0:	69bb      	ldr	r3, [r7, #24]
 80041f2:	fa02 f303 	lsl.w	r3, r2, r3
 80041f6:	43da      	mvns	r2, r3
 80041f8:	68bb      	ldr	r3, [r7, #8]
 80041fa:	401a      	ands	r2, r3
 80041fc:	697b      	ldr	r3, [r7, #20]
 80041fe:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8004200:	f04f 31ff 	mov.w	r1, #4294967295
 8004204:	697b      	ldr	r3, [r7, #20]
 8004206:	fa01 f303 	lsl.w	r3, r1, r3
 800420a:	43d9      	mvns	r1, r3
 800420c:	687b      	ldr	r3, [r7, #4]
 800420e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8004210:	4313      	orrs	r3, r2
         );
}
 8004212:	4618      	mov	r0, r3
 8004214:	3724      	adds	r7, #36	@ 0x24
 8004216:	46bd      	mov	sp, r7
 8004218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800421c:	4770      	bx	lr
	...

08004220 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8004220:	b580      	push	{r7, lr}
 8004222:	b082      	sub	sp, #8
 8004224:	af00      	add	r7, sp, #0
 8004226:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8004228:	687b      	ldr	r3, [r7, #4]
 800422a:	3b01      	subs	r3, #1
 800422c:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004230:	d301      	bcc.n	8004236 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8004232:	2301      	movs	r3, #1
 8004234:	e00f      	b.n	8004256 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8004236:	4a0a      	ldr	r2, [pc, #40]	@ (8004260 <SysTick_Config+0x40>)
 8004238:	687b      	ldr	r3, [r7, #4]
 800423a:	3b01      	subs	r3, #1
 800423c:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 800423e:	210f      	movs	r1, #15
 8004240:	f04f 30ff 	mov.w	r0, #4294967295
 8004244:	f7ff ff8e 	bl	8004164 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8004248:	4b05      	ldr	r3, [pc, #20]	@ (8004260 <SysTick_Config+0x40>)
 800424a:	2200      	movs	r2, #0
 800424c:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 800424e:	4b04      	ldr	r3, [pc, #16]	@ (8004260 <SysTick_Config+0x40>)
 8004250:	2207      	movs	r2, #7
 8004252:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8004254:	2300      	movs	r3, #0
}
 8004256:	4618      	mov	r0, r3
 8004258:	3708      	adds	r7, #8
 800425a:	46bd      	mov	sp, r7
 800425c:	bd80      	pop	{r7, pc}
 800425e:	bf00      	nop
 8004260:	e000e010 	.word	0xe000e010

08004264 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8004264:	b580      	push	{r7, lr}
 8004266:	b082      	sub	sp, #8
 8004268:	af00      	add	r7, sp, #0
 800426a:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 800426c:	6878      	ldr	r0, [r7, #4]
 800426e:	f7ff ff29 	bl	80040c4 <__NVIC_SetPriorityGrouping>
}
 8004272:	bf00      	nop
 8004274:	3708      	adds	r7, #8
 8004276:	46bd      	mov	sp, r7
 8004278:	bd80      	pop	{r7, pc}

0800427a <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800427a:	b580      	push	{r7, lr}
 800427c:	b086      	sub	sp, #24
 800427e:	af00      	add	r7, sp, #0
 8004280:	4603      	mov	r3, r0
 8004282:	60b9      	str	r1, [r7, #8]
 8004284:	607a      	str	r2, [r7, #4]
 8004286:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8004288:	2300      	movs	r3, #0
 800428a:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 800428c:	f7ff ff3e 	bl	800410c <__NVIC_GetPriorityGrouping>
 8004290:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8004292:	687a      	ldr	r2, [r7, #4]
 8004294:	68b9      	ldr	r1, [r7, #8]
 8004296:	6978      	ldr	r0, [r7, #20]
 8004298:	f7ff ff8e 	bl	80041b8 <NVIC_EncodePriority>
 800429c:	4602      	mov	r2, r0
 800429e:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80042a2:	4611      	mov	r1, r2
 80042a4:	4618      	mov	r0, r3
 80042a6:	f7ff ff5d 	bl	8004164 <__NVIC_SetPriority>
}
 80042aa:	bf00      	nop
 80042ac:	3718      	adds	r7, #24
 80042ae:	46bd      	mov	sp, r7
 80042b0:	bd80      	pop	{r7, pc}

080042b2 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80042b2:	b580      	push	{r7, lr}
 80042b4:	b082      	sub	sp, #8
 80042b6:	af00      	add	r7, sp, #0
 80042b8:	4603      	mov	r3, r0
 80042ba:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80042bc:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80042c0:	4618      	mov	r0, r3
 80042c2:	f7ff ff31 	bl	8004128 <__NVIC_EnableIRQ>
}
 80042c6:	bf00      	nop
 80042c8:	3708      	adds	r7, #8
 80042ca:	46bd      	mov	sp, r7
 80042cc:	bd80      	pop	{r7, pc}

080042ce <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80042ce:	b580      	push	{r7, lr}
 80042d0:	b082      	sub	sp, #8
 80042d2:	af00      	add	r7, sp, #0
 80042d4:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80042d6:	6878      	ldr	r0, [r7, #4]
 80042d8:	f7ff ffa2 	bl	8004220 <SysTick_Config>
 80042dc:	4603      	mov	r3, r0
}
 80042de:	4618      	mov	r0, r3
 80042e0:	3708      	adds	r7, #8
 80042e2:	46bd      	mov	sp, r7
 80042e4:	bd80      	pop	{r7, pc}

080042e6 <HAL_DAC_Init>:
  * @param  hdac pointer to a DAC_HandleTypeDef structure that contains
  *         the configuration information for the specified DAC.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Init(DAC_HandleTypeDef *hdac)
{
 80042e6:	b580      	push	{r7, lr}
 80042e8:	b082      	sub	sp, #8
 80042ea:	af00      	add	r7, sp, #0
 80042ec:	6078      	str	r0, [r7, #4]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80042ee:	687b      	ldr	r3, [r7, #4]
 80042f0:	2b00      	cmp	r3, #0
 80042f2:	d101      	bne.n	80042f8 <HAL_DAC_Init+0x12>
  {
    return HAL_ERROR;
 80042f4:	2301      	movs	r3, #1
 80042f6:	e014      	b.n	8004322 <HAL_DAC_Init+0x3c>
  }
  /* Check the parameters */
  assert_param(IS_DAC_ALL_INSTANCE(hdac->Instance));

  if (hdac->State == HAL_DAC_STATE_RESET)
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	791b      	ldrb	r3, [r3, #4]
 80042fc:	b2db      	uxtb	r3, r3
 80042fe:	2b00      	cmp	r3, #0
 8004300:	d105      	bne.n	800430e <HAL_DAC_Init+0x28>
      hdac->MspInitCallback             = HAL_DAC_MspInit;
    }
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */

    /* Allocate lock resource and initialize it */
    hdac->Lock = HAL_UNLOCKED;
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	2200      	movs	r2, #0
 8004306:	715a      	strb	r2, [r3, #5]
#if (USE_HAL_DAC_REGISTER_CALLBACKS == 1)
    /* Init the low level hardware */
    hdac->MspInitCallback(hdac);
#else
    /* Init the low level hardware */
    HAL_DAC_MspInit(hdac);
 8004308:	6878      	ldr	r0, [r7, #4]
 800430a:	f7fe fef3 	bl	80030f4 <HAL_DAC_MspInit>
#endif /* USE_HAL_DAC_REGISTER_CALLBACKS */
  }

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_BUSY;
 800430e:	687b      	ldr	r3, [r7, #4]
 8004310:	2202      	movs	r2, #2
 8004312:	711a      	strb	r2, [r3, #4]

  /* Set DAC error code to none */
  hdac->ErrorCode = HAL_DAC_ERROR_NONE;
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2200      	movs	r2, #0
 8004318:	611a      	str	r2, [r3, #16]

  /* Initialize the DAC state*/
  hdac->State = HAL_DAC_STATE_READY;
 800431a:	687b      	ldr	r3, [r7, #4]
 800431c:	2201      	movs	r2, #1
 800431e:	711a      	strb	r2, [r3, #4]

  /* Return function status */
  return HAL_OK;
 8004320:	2300      	movs	r3, #0
}
 8004322:	4618      	mov	r0, r3
 8004324:	3708      	adds	r7, #8
 8004326:	46bd      	mov	sp, r7
 8004328:	bd80      	pop	{r7, pc}

0800432a <HAL_DAC_Start>:
  *            @arg DAC_CHANNEL_1: DAC Channel1 selected
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_Start(DAC_HandleTypeDef *hdac, uint32_t Channel)
{
 800432a:	b480      	push	{r7}
 800432c:	b083      	sub	sp, #12
 800432e:	af00      	add	r7, sp, #0
 8004330:	6078      	str	r0, [r7, #4]
 8004332:	6039      	str	r1, [r7, #0]
  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 8004334:	687b      	ldr	r3, [r7, #4]
 8004336:	2b00      	cmp	r3, #0
 8004338:	d101      	bne.n	800433e <HAL_DAC_Start+0x14>
  {
    return HAL_ERROR;
 800433a:	2301      	movs	r3, #1
 800433c:	e046      	b.n	80043cc <HAL_DAC_Start+0xa2>

  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800433e:	687b      	ldr	r3, [r7, #4]
 8004340:	795b      	ldrb	r3, [r3, #5]
 8004342:	2b01      	cmp	r3, #1
 8004344:	d101      	bne.n	800434a <HAL_DAC_Start+0x20>
 8004346:	2302      	movs	r3, #2
 8004348:	e040      	b.n	80043cc <HAL_DAC_Start+0xa2>
 800434a:	687b      	ldr	r3, [r7, #4]
 800434c:	2201      	movs	r2, #1
 800434e:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 8004350:	687b      	ldr	r3, [r7, #4]
 8004352:	2202      	movs	r2, #2
 8004354:	711a      	strb	r2, [r3, #4]

  /* Enable the Peripheral */
  __HAL_DAC_ENABLE(hdac, Channel);
 8004356:	687b      	ldr	r3, [r7, #4]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	6819      	ldr	r1, [r3, #0]
 800435c:	683b      	ldr	r3, [r7, #0]
 800435e:	f003 0310 	and.w	r3, r3, #16
 8004362:	2201      	movs	r2, #1
 8004364:	409a      	lsls	r2, r3
 8004366:	687b      	ldr	r3, [r7, #4]
 8004368:	681b      	ldr	r3, [r3, #0]
 800436a:	430a      	orrs	r2, r1
 800436c:	601a      	str	r2, [r3, #0]

  if (Channel == DAC_CHANNEL_1)
 800436e:	683b      	ldr	r3, [r7, #0]
 8004370:	2b00      	cmp	r3, #0
 8004372:	d10f      	bne.n	8004394 <HAL_DAC_Start+0x6a>
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN1 | DAC_CR_TSEL1)) == DAC_TRIGGER_SOFTWARE)
 8004374:	687b      	ldr	r3, [r7, #4]
 8004376:	681b      	ldr	r3, [r3, #0]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	f003 033c 	and.w	r3, r3, #60	@ 0x3c
 800437e:	2b3c      	cmp	r3, #60	@ 0x3c
 8004380:	d11d      	bne.n	80043be <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion */
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG1);
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	681b      	ldr	r3, [r3, #0]
 8004386:	685a      	ldr	r2, [r3, #4]
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	f042 0201 	orr.w	r2, r2, #1
 8004390:	605a      	str	r2, [r3, #4]
 8004392:	e014      	b.n	80043be <HAL_DAC_Start+0x94>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    /* Check if software trigger enabled */
    if ((hdac->Instance->CR & (DAC_CR_TEN2 | DAC_CR_TSEL2)) == (DAC_TRIGGER_SOFTWARE << (Channel & 0x10UL)))
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	681b      	ldr	r3, [r3, #0]
 800439a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800439e:	683b      	ldr	r3, [r7, #0]
 80043a0:	f003 0310 	and.w	r3, r3, #16
 80043a4:	213c      	movs	r1, #60	@ 0x3c
 80043a6:	fa01 f303 	lsl.w	r3, r1, r3
 80043aa:	429a      	cmp	r2, r3
 80043ac:	d107      	bne.n	80043be <HAL_DAC_Start+0x94>
    {
      /* Enable the selected DAC software conversion*/
      SET_BIT(hdac->Instance->SWTRIGR, DAC_SWTRIGR_SWTRIG2);
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	681b      	ldr	r3, [r3, #0]
 80043b2:	685a      	ldr	r2, [r3, #4]
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f042 0202 	orr.w	r2, r2, #2
 80043bc:	605a      	str	r2, [r3, #4]
    }
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80043be:	687b      	ldr	r3, [r7, #4]
 80043c0:	2201      	movs	r2, #1
 80043c2:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80043c4:	687b      	ldr	r3, [r7, #4]
 80043c6:	2200      	movs	r2, #0
 80043c8:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return HAL_OK;
 80043ca:	2300      	movs	r3, #0
}
 80043cc:	4618      	mov	r0, r3
 80043ce:	370c      	adds	r7, #12
 80043d0:	46bd      	mov	sp, r7
 80043d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d6:	4770      	bx	lr

080043d8 <HAL_DAC_SetValue>:
  *            @arg DAC_ALIGN_12B_R: 12bit right data alignment selected
  * @param  Data Data to be loaded in the selected data holding register.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_SetValue(DAC_HandleTypeDef *hdac, uint32_t Channel, uint32_t Alignment, uint32_t Data)
{
 80043d8:	b480      	push	{r7}
 80043da:	b087      	sub	sp, #28
 80043dc:	af00      	add	r7, sp, #0
 80043de:	60f8      	str	r0, [r7, #12]
 80043e0:	60b9      	str	r1, [r7, #8]
 80043e2:	607a      	str	r2, [r7, #4]
 80043e4:	603b      	str	r3, [r7, #0]
  __IO uint32_t tmp = 0UL;
 80043e6:	2300      	movs	r3, #0
 80043e8:	617b      	str	r3, [r7, #20]

  /* Check the DAC peripheral handle */
  if (hdac == NULL)
 80043ea:	68fb      	ldr	r3, [r7, #12]
 80043ec:	2b00      	cmp	r3, #0
 80043ee:	d101      	bne.n	80043f4 <HAL_DAC_SetValue+0x1c>
  {
    return HAL_ERROR;
 80043f0:	2301      	movs	r3, #1
 80043f2:	e015      	b.n	8004420 <HAL_DAC_SetValue+0x48>
  /* Check the parameters */
  assert_param(IS_DAC_CHANNEL(Channel));
  assert_param(IS_DAC_ALIGN(Alignment));
  assert_param(IS_DAC_DATA(Data));

  tmp = (uint32_t)hdac->Instance;
 80043f4:	68fb      	ldr	r3, [r7, #12]
 80043f6:	681b      	ldr	r3, [r3, #0]
 80043f8:	617b      	str	r3, [r7, #20]
  if (Channel == DAC_CHANNEL_1)
 80043fa:	68bb      	ldr	r3, [r7, #8]
 80043fc:	2b00      	cmp	r3, #0
 80043fe:	d105      	bne.n	800440c <HAL_DAC_SetValue+0x34>
  {
    tmp += DAC_DHR12R1_ALIGNMENT(Alignment);
 8004400:	697a      	ldr	r2, [r7, #20]
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	4413      	add	r3, r2
 8004406:	3308      	adds	r3, #8
 8004408:	617b      	str	r3, [r7, #20]
 800440a:	e004      	b.n	8004416 <HAL_DAC_SetValue+0x3e>
  }
#if defined(DAC_CHANNEL2_SUPPORT)
  else
  {
    tmp += DAC_DHR12R2_ALIGNMENT(Alignment);
 800440c:	697a      	ldr	r2, [r7, #20]
 800440e:	687b      	ldr	r3, [r7, #4]
 8004410:	4413      	add	r3, r2
 8004412:	3314      	adds	r3, #20
 8004414:	617b      	str	r3, [r7, #20]
  }
#endif /* DAC_CHANNEL2_SUPPORT */

  /* Set the DAC channel selected data holding register */
  *(__IO uint32_t *) tmp = Data;
 8004416:	697b      	ldr	r3, [r7, #20]
 8004418:	461a      	mov	r2, r3
 800441a:	683b      	ldr	r3, [r7, #0]
 800441c:	6013      	str	r3, [r2, #0]

  /* Return function status */
  return HAL_OK;
 800441e:	2300      	movs	r3, #0
}
 8004420:	4618      	mov	r0, r3
 8004422:	371c      	adds	r7, #28
 8004424:	46bd      	mov	sp, r7
 8004426:	f85d 7b04 	ldr.w	r7, [sp], #4
 800442a:	4770      	bx	lr

0800442c <HAL_DAC_ConfigChannel>:
  *            @arg DAC_CHANNEL_2: DAC Channel2 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DAC_ConfigChannel(DAC_HandleTypeDef *hdac,
                                        const DAC_ChannelConfTypeDef *sConfig, uint32_t Channel)
{
 800442c:	b480      	push	{r7}
 800442e:	b089      	sub	sp, #36	@ 0x24
 8004430:	af00      	add	r7, sp, #0
 8004432:	60f8      	str	r0, [r7, #12]
 8004434:	60b9      	str	r1, [r7, #8]
 8004436:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8004438:	2300      	movs	r3, #0
 800443a:	77fb      	strb	r3, [r7, #31]
  uint32_t tmpreg1;
  uint32_t tmpreg2;

  /* Check the DAC peripheral handle and channel configuration struct */
  if ((hdac == NULL) || (sConfig == NULL))
 800443c:	68fb      	ldr	r3, [r7, #12]
 800443e:	2b00      	cmp	r3, #0
 8004440:	d002      	beq.n	8004448 <HAL_DAC_ConfigChannel+0x1c>
 8004442:	68bb      	ldr	r3, [r7, #8]
 8004444:	2b00      	cmp	r3, #0
 8004446:	d101      	bne.n	800444c <HAL_DAC_ConfigChannel+0x20>
  {
    return HAL_ERROR;
 8004448:	2301      	movs	r3, #1
 800444a:	e042      	b.n	80044d2 <HAL_DAC_ConfigChannel+0xa6>
  assert_param(IS_DAC_TRIGGER(sConfig->DAC_Trigger));
  assert_param(IS_DAC_OUTPUT_BUFFER_STATE(sConfig->DAC_OutputBuffer));
  assert_param(IS_DAC_CHANNEL(Channel));

  /* Process locked */
  __HAL_LOCK(hdac);
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	795b      	ldrb	r3, [r3, #5]
 8004450:	2b01      	cmp	r3, #1
 8004452:	d101      	bne.n	8004458 <HAL_DAC_ConfigChannel+0x2c>
 8004454:	2302      	movs	r3, #2
 8004456:	e03c      	b.n	80044d2 <HAL_DAC_ConfigChannel+0xa6>
 8004458:	68fb      	ldr	r3, [r7, #12]
 800445a:	2201      	movs	r2, #1
 800445c:	715a      	strb	r2, [r3, #5]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_BUSY;
 800445e:	68fb      	ldr	r3, [r7, #12]
 8004460:	2202      	movs	r2, #2
 8004462:	711a      	strb	r2, [r3, #4]

  /* Get the DAC CR value */
  tmpreg1 = hdac->Instance->CR;
 8004464:	68fb      	ldr	r3, [r7, #12]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	681b      	ldr	r3, [r3, #0]
 800446a:	61bb      	str	r3, [r7, #24]
  /* Clear BOFFx, TENx, TSELx, WAVEx and MAMPx bits */
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
               << (Channel & 0x10UL));
 800446c:	687b      	ldr	r3, [r7, #4]
 800446e:	f003 0310 	and.w	r3, r3, #16
 8004472:	f640 72fe 	movw	r2, #4094	@ 0xffe
 8004476:	fa02 f303 	lsl.w	r3, r2, r3
  tmpreg1 &= ~(((uint32_t)(DAC_CR_MAMP1 | DAC_CR_WAVE1 | DAC_CR_TSEL1 | DAC_CR_TEN1 | DAC_CR_BOFF1))
 800447a:	43db      	mvns	r3, r3
 800447c:	69ba      	ldr	r2, [r7, #24]
 800447e:	4013      	ands	r3, r2
 8004480:	61bb      	str	r3, [r7, #24]
  /* Configure for the selected DAC channel: buffer output, trigger */
  /* Set TSELx and TENx bits according to DAC_Trigger value */
  /* Set BOFFx bit according to DAC_OutputBuffer value */
  tmpreg2 = (sConfig->DAC_Trigger | sConfig->DAC_OutputBuffer);
 8004482:	68bb      	ldr	r3, [r7, #8]
 8004484:	681a      	ldr	r2, [r3, #0]
 8004486:	68bb      	ldr	r3, [r7, #8]
 8004488:	685b      	ldr	r3, [r3, #4]
 800448a:	4313      	orrs	r3, r2
 800448c:	617b      	str	r3, [r7, #20]
  /* Calculate CR register value depending on DAC_Channel */
  tmpreg1 |= tmpreg2 << (Channel & 0x10UL);
 800448e:	687b      	ldr	r3, [r7, #4]
 8004490:	f003 0310 	and.w	r3, r3, #16
 8004494:	697a      	ldr	r2, [r7, #20]
 8004496:	fa02 f303 	lsl.w	r3, r2, r3
 800449a:	69ba      	ldr	r2, [r7, #24]
 800449c:	4313      	orrs	r3, r2
 800449e:	61bb      	str	r3, [r7, #24]
  /* Write to DAC CR */
  hdac->Instance->CR = tmpreg1;
 80044a0:	68fb      	ldr	r3, [r7, #12]
 80044a2:	681b      	ldr	r3, [r3, #0]
 80044a4:	69ba      	ldr	r2, [r7, #24]
 80044a6:	601a      	str	r2, [r3, #0]
  /* Disable wave generation */
  CLEAR_BIT(hdac->Instance->CR, (DAC_CR_WAVE1 << (Channel & 0x10UL)));
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	681b      	ldr	r3, [r3, #0]
 80044ac:	6819      	ldr	r1, [r3, #0]
 80044ae:	687b      	ldr	r3, [r7, #4]
 80044b0:	f003 0310 	and.w	r3, r3, #16
 80044b4:	22c0      	movs	r2, #192	@ 0xc0
 80044b6:	fa02 f303 	lsl.w	r3, r2, r3
 80044ba:	43da      	mvns	r2, r3
 80044bc:	68fb      	ldr	r3, [r7, #12]
 80044be:	681b      	ldr	r3, [r3, #0]
 80044c0:	400a      	ands	r2, r1
 80044c2:	601a      	str	r2, [r3, #0]

  /* Change DAC state */
  hdac->State = HAL_DAC_STATE_READY;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2201      	movs	r2, #1
 80044c8:	711a      	strb	r2, [r3, #4]

  /* Process unlocked */
  __HAL_UNLOCK(hdac);
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2200      	movs	r2, #0
 80044ce:	715a      	strb	r2, [r3, #5]

  /* Return function status */
  return status;
 80044d0:	7ffb      	ldrb	r3, [r7, #31]
}
 80044d2:	4618      	mov	r0, r3
 80044d4:	3724      	adds	r7, #36	@ 0x24
 80044d6:	46bd      	mov	sp, r7
 80044d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044dc:	4770      	bx	lr

080044de <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80044de:	b580      	push	{r7, lr}
 80044e0:	b084      	sub	sp, #16
 80044e2:	af00      	add	r7, sp, #0
 80044e4:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 80044e6:	687b      	ldr	r3, [r7, #4]
 80044e8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80044ea:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 80044ec:	f7ff fdba 	bl	8004064 <HAL_GetTick>
 80044f0:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80044f8:	b2db      	uxtb	r3, r3
 80044fa:	2b02      	cmp	r3, #2
 80044fc:	d008      	beq.n	8004510 <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80044fe:	687b      	ldr	r3, [r7, #4]
 8004500:	2280      	movs	r2, #128	@ 0x80
 8004502:	655a      	str	r2, [r3, #84]	@ 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8004504:	687b      	ldr	r3, [r7, #4]
 8004506:	2200      	movs	r2, #0
 8004508:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
    
    return HAL_ERROR;
 800450c:	2301      	movs	r3, #1
 800450e:	e052      	b.n	80045b6 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 8004510:	687b      	ldr	r3, [r7, #4]
 8004512:	681b      	ldr	r3, [r3, #0]
 8004514:	681a      	ldr	r2, [r3, #0]
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	681b      	ldr	r3, [r3, #0]
 800451a:	f022 0216 	bic.w	r2, r2, #22
 800451e:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 8004520:	687b      	ldr	r3, [r7, #4]
 8004522:	681b      	ldr	r3, [r3, #0]
 8004524:	695a      	ldr	r2, [r3, #20]
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800452e:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8004534:	2b00      	cmp	r3, #0
 8004536:	d103      	bne.n	8004540 <HAL_DMA_Abort+0x62>
 8004538:	687b      	ldr	r3, [r7, #4]
 800453a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800453c:	2b00      	cmp	r3, #0
 800453e:	d007      	beq.n	8004550 <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 8004540:	687b      	ldr	r3, [r7, #4]
 8004542:	681b      	ldr	r3, [r3, #0]
 8004544:	681a      	ldr	r2, [r3, #0]
 8004546:	687b      	ldr	r3, [r7, #4]
 8004548:	681b      	ldr	r3, [r3, #0]
 800454a:	f022 0208 	bic.w	r2, r2, #8
 800454e:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8004550:	687b      	ldr	r3, [r7, #4]
 8004552:	681b      	ldr	r3, [r3, #0]
 8004554:	681a      	ldr	r2, [r3, #0]
 8004556:	687b      	ldr	r3, [r7, #4]
 8004558:	681b      	ldr	r3, [r3, #0]
 800455a:	f022 0201 	bic.w	r2, r2, #1
 800455e:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 8004560:	e013      	b.n	800458a <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 8004562:	f7ff fd7f 	bl	8004064 <HAL_GetTick>
 8004566:	4602      	mov	r2, r0
 8004568:	68bb      	ldr	r3, [r7, #8]
 800456a:	1ad3      	subs	r3, r2, r3
 800456c:	2b05      	cmp	r3, #5
 800456e:	d90c      	bls.n	800458a <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 8004570:	687b      	ldr	r3, [r7, #4]
 8004572:	2220      	movs	r2, #32
 8004574:	655a      	str	r2, [r3, #84]	@ 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8004576:	687b      	ldr	r3, [r7, #4]
 8004578:	2203      	movs	r2, #3
 800457a:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800457e:	687b      	ldr	r3, [r7, #4]
 8004580:	2200      	movs	r2, #0
 8004582:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
        
        return HAL_TIMEOUT;
 8004586:	2303      	movs	r3, #3
 8004588:	e015      	b.n	80045b6 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800458a:	687b      	ldr	r3, [r7, #4]
 800458c:	681b      	ldr	r3, [r3, #0]
 800458e:	681b      	ldr	r3, [r3, #0]
 8004590:	f003 0301 	and.w	r3, r3, #1
 8004594:	2b00      	cmp	r3, #0
 8004596:	d1e4      	bne.n	8004562 <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 8004598:	687b      	ldr	r3, [r7, #4]
 800459a:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800459c:	223f      	movs	r2, #63	@ 0x3f
 800459e:	409a      	lsls	r2, r3
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80045a4:	687b      	ldr	r3, [r7, #4]
 80045a6:	2201      	movs	r2, #1
 80045a8:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80045ac:	687b      	ldr	r3, [r7, #4]
 80045ae:	2200      	movs	r2, #0
 80045b0:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
  }
  return HAL_OK;
 80045b4:	2300      	movs	r3, #0
}
 80045b6:	4618      	mov	r0, r3
 80045b8:	3710      	adds	r7, #16
 80045ba:	46bd      	mov	sp, r7
 80045bc:	bd80      	pop	{r7, pc}

080045be <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80045be:	b480      	push	{r7}
 80045c0:	b083      	sub	sp, #12
 80045c2:	af00      	add	r7, sp, #0
 80045c4:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80045c6:	687b      	ldr	r3, [r7, #4]
 80045c8:	f893 3035 	ldrb.w	r3, [r3, #53]	@ 0x35
 80045cc:	b2db      	uxtb	r3, r3
 80045ce:	2b02      	cmp	r3, #2
 80045d0:	d004      	beq.n	80045dc <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80045d2:	687b      	ldr	r3, [r7, #4]
 80045d4:	2280      	movs	r2, #128	@ 0x80
 80045d6:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_ERROR;
 80045d8:	2301      	movs	r3, #1
 80045da:	e00c      	b.n	80045f6 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80045dc:	687b      	ldr	r3, [r7, #4]
 80045de:	2205      	movs	r2, #5
 80045e0:	f883 2035 	strb.w	r2, [r3, #53]	@ 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	681b      	ldr	r3, [r3, #0]
 80045e8:	681a      	ldr	r2, [r3, #0]
 80045ea:	687b      	ldr	r3, [r7, #4]
 80045ec:	681b      	ldr	r3, [r3, #0]
 80045ee:	f022 0201 	bic.w	r2, r2, #1
 80045f2:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 80045f4:	2300      	movs	r3, #0
}
 80045f6:	4618      	mov	r0, r3
 80045f8:	370c      	adds	r7, #12
 80045fa:	46bd      	mov	sp, r7
 80045fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004600:	4770      	bx	lr
	...

08004604 <HAL_FLASH_Program>:
  * @param  Data specifies the data to be programmed
  *
  * @retval HAL_StatusTypeDef HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Program(uint32_t TypeProgram, uint32_t Address, uint64_t Data)
{
 8004604:	b580      	push	{r7, lr}
 8004606:	b086      	sub	sp, #24
 8004608:	af00      	add	r7, sp, #0
 800460a:	60f8      	str	r0, [r7, #12]
 800460c:	60b9      	str	r1, [r7, #8]
 800460e:	e9c7 2300 	strd	r2, r3, [r7]
  HAL_StatusTypeDef status;

  /* Process Locked */
  __HAL_LOCK(&pFlash);
 8004612:	4b23      	ldr	r3, [pc, #140]	@ (80046a0 <HAL_FLASH_Program+0x9c>)
 8004614:	7e1b      	ldrb	r3, [r3, #24]
 8004616:	2b01      	cmp	r3, #1
 8004618:	d101      	bne.n	800461e <HAL_FLASH_Program+0x1a>
 800461a:	2302      	movs	r3, #2
 800461c:	e03b      	b.n	8004696 <HAL_FLASH_Program+0x92>
 800461e:	4b20      	ldr	r3, [pc, #128]	@ (80046a0 <HAL_FLASH_Program+0x9c>)
 8004620:	2201      	movs	r2, #1
 8004622:	761a      	strb	r2, [r3, #24]

  /* Check the parameters */
  assert_param(IS_FLASH_TYPEPROGRAM(TypeProgram));

  /* Wait for last operation to be completed */
  status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004624:	f24c 3050 	movw	r0, #50000	@ 0xc350
 8004628:	f000 f870 	bl	800470c <FLASH_WaitForLastOperation>
 800462c:	4603      	mov	r3, r0
 800462e:	75fb      	strb	r3, [r7, #23]

  if (status == HAL_OK)
 8004630:	7dfb      	ldrb	r3, [r7, #23]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d12b      	bne.n	800468e <HAL_FLASH_Program+0x8a>
  {
    if (TypeProgram == FLASH_TYPEPROGRAM_BYTE)
 8004636:	68fb      	ldr	r3, [r7, #12]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d105      	bne.n	8004648 <HAL_FLASH_Program+0x44>
    {
      /*Program byte (8-bit) at a specified address.*/
      FLASH_Program_Byte(Address, (uint8_t) Data);
 800463c:	783b      	ldrb	r3, [r7, #0]
 800463e:	4619      	mov	r1, r3
 8004640:	68b8      	ldr	r0, [r7, #8]
 8004642:	f000 f91b 	bl	800487c <FLASH_Program_Byte>
 8004646:	e016      	b.n	8004676 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_HALFWORD)
 8004648:	68fb      	ldr	r3, [r7, #12]
 800464a:	2b01      	cmp	r3, #1
 800464c:	d105      	bne.n	800465a <HAL_FLASH_Program+0x56>
    {
      /*Program halfword (16-bit) at a specified address.*/
      FLASH_Program_HalfWord(Address, (uint16_t) Data);
 800464e:	883b      	ldrh	r3, [r7, #0]
 8004650:	4619      	mov	r1, r3
 8004652:	68b8      	ldr	r0, [r7, #8]
 8004654:	f000 f8ee 	bl	8004834 <FLASH_Program_HalfWord>
 8004658:	e00d      	b.n	8004676 <HAL_FLASH_Program+0x72>
    }
    else if (TypeProgram == FLASH_TYPEPROGRAM_WORD)
 800465a:	68fb      	ldr	r3, [r7, #12]
 800465c:	2b02      	cmp	r3, #2
 800465e:	d105      	bne.n	800466c <HAL_FLASH_Program+0x68>
    {
      /*Program word (32-bit) at a specified address.*/
      FLASH_Program_Word(Address, (uint32_t) Data);
 8004660:	683b      	ldr	r3, [r7, #0]
 8004662:	4619      	mov	r1, r3
 8004664:	68b8      	ldr	r0, [r7, #8]
 8004666:	f000 f8c3 	bl	80047f0 <FLASH_Program_Word>
 800466a:	e004      	b.n	8004676 <HAL_FLASH_Program+0x72>
    }
    else
    {
      /*Program double word (64-bit) at a specified address.*/
      FLASH_Program_DoubleWord(Address, Data);
 800466c:	e9d7 2300 	ldrd	r2, r3, [r7]
 8004670:	68b8      	ldr	r0, [r7, #8]
 8004672:	f000 f88b 	bl	800478c <FLASH_Program_DoubleWord>
    }

    /* Wait for last operation to be completed */
    status = FLASH_WaitForLastOperation((uint32_t)FLASH_TIMEOUT_VALUE);
 8004676:	f24c 3050 	movw	r0, #50000	@ 0xc350
 800467a:	f000 f847 	bl	800470c <FLASH_WaitForLastOperation>
 800467e:	4603      	mov	r3, r0
 8004680:	75fb      	strb	r3, [r7, #23]

    /* If the program operation is completed, disable the PG Bit */
    FLASH->CR &= (~FLASH_CR_PG);
 8004682:	4b08      	ldr	r3, [pc, #32]	@ (80046a4 <HAL_FLASH_Program+0xa0>)
 8004684:	691b      	ldr	r3, [r3, #16]
 8004686:	4a07      	ldr	r2, [pc, #28]	@ (80046a4 <HAL_FLASH_Program+0xa0>)
 8004688:	f023 0301 	bic.w	r3, r3, #1
 800468c:	6113      	str	r3, [r2, #16]
  }

  /* Process Unlocked */
  __HAL_UNLOCK(&pFlash);
 800468e:	4b04      	ldr	r3, [pc, #16]	@ (80046a0 <HAL_FLASH_Program+0x9c>)
 8004690:	2200      	movs	r2, #0
 8004692:	761a      	strb	r2, [r3, #24]

  return status;
 8004694:	7dfb      	ldrb	r3, [r7, #23]
}
 8004696:	4618      	mov	r0, r3
 8004698:	3718      	adds	r7, #24
 800469a:	46bd      	mov	sp, r7
 800469c:	bd80      	pop	{r7, pc}
 800469e:	bf00      	nop
 80046a0:	200184a4 	.word	0x200184a4
 80046a4:	40023c00 	.word	0x40023c00

080046a8 <HAL_FLASH_Unlock>:
/**
  * @brief  Unlock the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Unlock(void)
{
 80046a8:	b480      	push	{r7}
 80046aa:	b083      	sub	sp, #12
 80046ac:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef status = HAL_OK;
 80046ae:	2300      	movs	r3, #0
 80046b0:	71fb      	strb	r3, [r7, #7]

  if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80046b2:	4b0b      	ldr	r3, [pc, #44]	@ (80046e0 <HAL_FLASH_Unlock+0x38>)
 80046b4:	691b      	ldr	r3, [r3, #16]
 80046b6:	2b00      	cmp	r3, #0
 80046b8:	da0b      	bge.n	80046d2 <HAL_FLASH_Unlock+0x2a>
  {
    /* Authorize the FLASH Registers access */
    WRITE_REG(FLASH->KEYR, FLASH_KEY1);
 80046ba:	4b09      	ldr	r3, [pc, #36]	@ (80046e0 <HAL_FLASH_Unlock+0x38>)
 80046bc:	4a09      	ldr	r2, [pc, #36]	@ (80046e4 <HAL_FLASH_Unlock+0x3c>)
 80046be:	605a      	str	r2, [r3, #4]
    WRITE_REG(FLASH->KEYR, FLASH_KEY2);
 80046c0:	4b07      	ldr	r3, [pc, #28]	@ (80046e0 <HAL_FLASH_Unlock+0x38>)
 80046c2:	4a09      	ldr	r2, [pc, #36]	@ (80046e8 <HAL_FLASH_Unlock+0x40>)
 80046c4:	605a      	str	r2, [r3, #4]

    /* Verify Flash is unlocked */
    if (READ_BIT(FLASH->CR, FLASH_CR_LOCK) != RESET)
 80046c6:	4b06      	ldr	r3, [pc, #24]	@ (80046e0 <HAL_FLASH_Unlock+0x38>)
 80046c8:	691b      	ldr	r3, [r3, #16]
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	da01      	bge.n	80046d2 <HAL_FLASH_Unlock+0x2a>
    {
      status = HAL_ERROR;
 80046ce:	2301      	movs	r3, #1
 80046d0:	71fb      	strb	r3, [r7, #7]
    }
  }

  return status;
 80046d2:	79fb      	ldrb	r3, [r7, #7]
}
 80046d4:	4618      	mov	r0, r3
 80046d6:	370c      	adds	r7, #12
 80046d8:	46bd      	mov	sp, r7
 80046da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046de:	4770      	bx	lr
 80046e0:	40023c00 	.word	0x40023c00
 80046e4:	45670123 	.word	0x45670123
 80046e8:	cdef89ab 	.word	0xcdef89ab

080046ec <HAL_FLASH_Lock>:
/**
  * @brief  Locks the FLASH control register access
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_FLASH_Lock(void)
{
 80046ec:	b480      	push	{r7}
 80046ee:	af00      	add	r7, sp, #0
  /* Set the LOCK Bit to lock the FLASH Registers access */
  FLASH->CR |= FLASH_CR_LOCK;
 80046f0:	4b05      	ldr	r3, [pc, #20]	@ (8004708 <HAL_FLASH_Lock+0x1c>)
 80046f2:	691b      	ldr	r3, [r3, #16]
 80046f4:	4a04      	ldr	r2, [pc, #16]	@ (8004708 <HAL_FLASH_Lock+0x1c>)
 80046f6:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 80046fa:	6113      	str	r3, [r2, #16]

  return HAL_OK;
 80046fc:	2300      	movs	r3, #0
}
 80046fe:	4618      	mov	r0, r3
 8004700:	46bd      	mov	sp, r7
 8004702:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004706:	4770      	bx	lr
 8004708:	40023c00 	.word	0x40023c00

0800470c <FLASH_WaitForLastOperation>:
  * @brief  Wait for a FLASH operation to complete.
  * @param  Timeout maximum flash operationtimeout
  * @retval HAL Status
  */
HAL_StatusTypeDef FLASH_WaitForLastOperation(uint32_t Timeout)
{
 800470c:	b580      	push	{r7, lr}
 800470e:	b084      	sub	sp, #16
 8004710:	af00      	add	r7, sp, #0
 8004712:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = 0U;
 8004714:	2300      	movs	r3, #0
 8004716:	60fb      	str	r3, [r7, #12]

  /* Clear Error Code */
  pFlash.ErrorCode = HAL_FLASH_ERROR_NONE;
 8004718:	4b1a      	ldr	r3, [pc, #104]	@ (8004784 <FLASH_WaitForLastOperation+0x78>)
 800471a:	2200      	movs	r2, #0
 800471c:	61da      	str	r2, [r3, #28]

  /* Wait for the FLASH operation to complete by polling on BUSY flag to be reset.
     Even if the FLASH operation fails, the BUSY flag will be reset and an error
     flag will be set */
  /* Get tick */
  tickstart = HAL_GetTick();
 800471e:	f7ff fca1 	bl	8004064 <HAL_GetTick>
 8004722:	60f8      	str	r0, [r7, #12]

  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8004724:	e010      	b.n	8004748 <FLASH_WaitForLastOperation+0x3c>
  {
    if (Timeout != HAL_MAX_DELAY)
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	f1b3 3fff 	cmp.w	r3, #4294967295
 800472c:	d00c      	beq.n	8004748 <FLASH_WaitForLastOperation+0x3c>
    {
      if ((Timeout == 0U) || ((HAL_GetTick() - tickstart) > Timeout))
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	2b00      	cmp	r3, #0
 8004732:	d007      	beq.n	8004744 <FLASH_WaitForLastOperation+0x38>
 8004734:	f7ff fc96 	bl	8004064 <HAL_GetTick>
 8004738:	4602      	mov	r2, r0
 800473a:	68fb      	ldr	r3, [r7, #12]
 800473c:	1ad3      	subs	r3, r2, r3
 800473e:	687a      	ldr	r2, [r7, #4]
 8004740:	429a      	cmp	r2, r3
 8004742:	d201      	bcs.n	8004748 <FLASH_WaitForLastOperation+0x3c>
      {
        return HAL_TIMEOUT;
 8004744:	2303      	movs	r3, #3
 8004746:	e019      	b.n	800477c <FLASH_WaitForLastOperation+0x70>
  while (__HAL_FLASH_GET_FLAG(FLASH_FLAG_BSY) != RESET)
 8004748:	4b0f      	ldr	r3, [pc, #60]	@ (8004788 <FLASH_WaitForLastOperation+0x7c>)
 800474a:	68db      	ldr	r3, [r3, #12]
 800474c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004750:	2b00      	cmp	r3, #0
 8004752:	d1e8      	bne.n	8004726 <FLASH_WaitForLastOperation+0x1a>
      }
    }
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP) != RESET)
 8004754:	4b0c      	ldr	r3, [pc, #48]	@ (8004788 <FLASH_WaitForLastOperation+0x7c>)
 8004756:	68db      	ldr	r3, [r3, #12]
 8004758:	f003 0301 	and.w	r3, r3, #1
 800475c:	2b00      	cmp	r3, #0
 800475e:	d002      	beq.n	8004766 <FLASH_WaitForLastOperation+0x5a>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8004760:	4b09      	ldr	r3, [pc, #36]	@ (8004788 <FLASH_WaitForLastOperation+0x7c>)
 8004762:	2201      	movs	r2, #1
 8004764:	60da      	str	r2, [r3, #12]
  }
#if defined(FLASH_SR_RDERR)
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR | FLASH_FLAG_RDERR)) != RESET)
#else
  if (__HAL_FLASH_GET_FLAG((FLASH_FLAG_OPERR | FLASH_FLAG_WRPERR | FLASH_FLAG_PGAERR | \
 8004766:	4b08      	ldr	r3, [pc, #32]	@ (8004788 <FLASH_WaitForLastOperation+0x7c>)
 8004768:	68db      	ldr	r3, [r3, #12]
 800476a:	f003 03f2 	and.w	r3, r3, #242	@ 0xf2
 800476e:	2b00      	cmp	r3, #0
 8004770:	d003      	beq.n	800477a <FLASH_WaitForLastOperation+0x6e>
                            FLASH_FLAG_PGPERR | FLASH_FLAG_PGSERR)) != RESET)
#endif /* FLASH_SR_RDERR */
  {
    /*Save the error code*/
    FLASH_SetErrorCode();
 8004772:	f000 f8a5 	bl	80048c0 <FLASH_SetErrorCode>
    return HAL_ERROR;
 8004776:	2301      	movs	r3, #1
 8004778:	e000      	b.n	800477c <FLASH_WaitForLastOperation+0x70>
  }

  /* If there is no error flag set */
  return HAL_OK;
 800477a:	2300      	movs	r3, #0

}
 800477c:	4618      	mov	r0, r3
 800477e:	3710      	adds	r7, #16
 8004780:	46bd      	mov	sp, r7
 8004782:	bd80      	pop	{r7, pc}
 8004784:	200184a4 	.word	0x200184a4
 8004788:	40023c00 	.word	0x40023c00

0800478c <FLASH_Program_DoubleWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_DoubleWord(uint32_t Address, uint64_t Data)
{
 800478c:	b480      	push	{r7}
 800478e:	b085      	sub	sp, #20
 8004790:	af00      	add	r7, sp, #0
 8004792:	60f8      	str	r0, [r7, #12]
 8004794:	e9c7 2300 	strd	r2, r3, [r7]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004798:	4b14      	ldr	r3, [pc, #80]	@ (80047ec <FLASH_Program_DoubleWord+0x60>)
 800479a:	691b      	ldr	r3, [r3, #16]
 800479c:	4a13      	ldr	r2, [pc, #76]	@ (80047ec <FLASH_Program_DoubleWord+0x60>)
 800479e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80047a2:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_DOUBLE_WORD;
 80047a4:	4b11      	ldr	r3, [pc, #68]	@ (80047ec <FLASH_Program_DoubleWord+0x60>)
 80047a6:	691b      	ldr	r3, [r3, #16]
 80047a8:	4a10      	ldr	r2, [pc, #64]	@ (80047ec <FLASH_Program_DoubleWord+0x60>)
 80047aa:	f443 7340 	orr.w	r3, r3, #768	@ 0x300
 80047ae:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 80047b0:	4b0e      	ldr	r3, [pc, #56]	@ (80047ec <FLASH_Program_DoubleWord+0x60>)
 80047b2:	691b      	ldr	r3, [r3, #16]
 80047b4:	4a0d      	ldr	r2, [pc, #52]	@ (80047ec <FLASH_Program_DoubleWord+0x60>)
 80047b6:	f043 0301 	orr.w	r3, r3, #1
 80047ba:	6113      	str	r3, [r2, #16]

  /* Program first word */
  *(__IO uint32_t *)Address = (uint32_t)Data;
 80047bc:	68fb      	ldr	r3, [r7, #12]
 80047be:	683a      	ldr	r2, [r7, #0]
 80047c0:	601a      	str	r2, [r3, #0]
  __ASM volatile ("isb 0xF":::"memory");
 80047c2:	f3bf 8f6f 	isb	sy
}
 80047c6:	bf00      	nop
  /* Barrier to ensure programming is performed in 2 steps, in right order
    (independently of compiler optimization behavior) */
  __ISB();

  /* Program second word */
  *(__IO uint32_t *)(Address + 4) = (uint32_t)(Data >> 32);
 80047c8:	e9d7 0100 	ldrd	r0, r1, [r7]
 80047cc:	f04f 0200 	mov.w	r2, #0
 80047d0:	f04f 0300 	mov.w	r3, #0
 80047d4:	000a      	movs	r2, r1
 80047d6:	2300      	movs	r3, #0
 80047d8:	68f9      	ldr	r1, [r7, #12]
 80047da:	3104      	adds	r1, #4
 80047dc:	4613      	mov	r3, r2
 80047de:	600b      	str	r3, [r1, #0]
}
 80047e0:	bf00      	nop
 80047e2:	3714      	adds	r7, #20
 80047e4:	46bd      	mov	sp, r7
 80047e6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80047ea:	4770      	bx	lr
 80047ec:	40023c00 	.word	0x40023c00

080047f0 <FLASH_Program_Word>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Word(uint32_t Address, uint32_t Data)
{
 80047f0:	b480      	push	{r7}
 80047f2:	b083      	sub	sp, #12
 80047f4:	af00      	add	r7, sp, #0
 80047f6:	6078      	str	r0, [r7, #4]
 80047f8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80047fa:	4b0d      	ldr	r3, [pc, #52]	@ (8004830 <FLASH_Program_Word+0x40>)
 80047fc:	691b      	ldr	r3, [r3, #16]
 80047fe:	4a0c      	ldr	r2, [pc, #48]	@ (8004830 <FLASH_Program_Word+0x40>)
 8004800:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004804:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_WORD;
 8004806:	4b0a      	ldr	r3, [pc, #40]	@ (8004830 <FLASH_Program_Word+0x40>)
 8004808:	691b      	ldr	r3, [r3, #16]
 800480a:	4a09      	ldr	r2, [pc, #36]	@ (8004830 <FLASH_Program_Word+0x40>)
 800480c:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8004810:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004812:	4b07      	ldr	r3, [pc, #28]	@ (8004830 <FLASH_Program_Word+0x40>)
 8004814:	691b      	ldr	r3, [r3, #16]
 8004816:	4a06      	ldr	r2, [pc, #24]	@ (8004830 <FLASH_Program_Word+0x40>)
 8004818:	f043 0301 	orr.w	r3, r3, #1
 800481c:	6113      	str	r3, [r2, #16]

  *(__IO uint32_t *)Address = Data;
 800481e:	687b      	ldr	r3, [r7, #4]
 8004820:	683a      	ldr	r2, [r7, #0]
 8004822:	601a      	str	r2, [r3, #0]
}
 8004824:	bf00      	nop
 8004826:	370c      	adds	r7, #12
 8004828:	46bd      	mov	sp, r7
 800482a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800482e:	4770      	bx	lr
 8004830:	40023c00 	.word	0x40023c00

08004834 <FLASH_Program_HalfWord>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_HalfWord(uint32_t Address, uint16_t Data)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	460b      	mov	r3, r1
 800483e:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004840:	4b0d      	ldr	r3, [pc, #52]	@ (8004878 <FLASH_Program_HalfWord+0x44>)
 8004842:	691b      	ldr	r3, [r3, #16]
 8004844:	4a0c      	ldr	r2, [pc, #48]	@ (8004878 <FLASH_Program_HalfWord+0x44>)
 8004846:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800484a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_HALF_WORD;
 800484c:	4b0a      	ldr	r3, [pc, #40]	@ (8004878 <FLASH_Program_HalfWord+0x44>)
 800484e:	691b      	ldr	r3, [r3, #16]
 8004850:	4a09      	ldr	r2, [pc, #36]	@ (8004878 <FLASH_Program_HalfWord+0x44>)
 8004852:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8004856:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 8004858:	4b07      	ldr	r3, [pc, #28]	@ (8004878 <FLASH_Program_HalfWord+0x44>)
 800485a:	691b      	ldr	r3, [r3, #16]
 800485c:	4a06      	ldr	r2, [pc, #24]	@ (8004878 <FLASH_Program_HalfWord+0x44>)
 800485e:	f043 0301 	orr.w	r3, r3, #1
 8004862:	6113      	str	r3, [r2, #16]

  *(__IO uint16_t *)Address = Data;
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	887a      	ldrh	r2, [r7, #2]
 8004868:	801a      	strh	r2, [r3, #0]
}
 800486a:	bf00      	nop
 800486c:	370c      	adds	r7, #12
 800486e:	46bd      	mov	sp, r7
 8004870:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004874:	4770      	bx	lr
 8004876:	bf00      	nop
 8004878:	40023c00 	.word	0x40023c00

0800487c <FLASH_Program_Byte>:
  * @param  Address specifies the address to be programmed.
  * @param  Data specifies the data to be programmed.
  * @retval None
  */
static void FLASH_Program_Byte(uint32_t Address, uint8_t Data)
{
 800487c:	b480      	push	{r7}
 800487e:	b083      	sub	sp, #12
 8004880:	af00      	add	r7, sp, #0
 8004882:	6078      	str	r0, [r7, #4]
 8004884:	460b      	mov	r3, r1
 8004886:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_FLASH_ADDRESS(Address));

  /* If the previous operation is completed, proceed to program the new data */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 8004888:	4b0c      	ldr	r3, [pc, #48]	@ (80048bc <FLASH_Program_Byte+0x40>)
 800488a:	691b      	ldr	r3, [r3, #16]
 800488c:	4a0b      	ldr	r2, [pc, #44]	@ (80048bc <FLASH_Program_Byte+0x40>)
 800488e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8004892:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_PSIZE_BYTE;
 8004894:	4b09      	ldr	r3, [pc, #36]	@ (80048bc <FLASH_Program_Byte+0x40>)
 8004896:	4a09      	ldr	r2, [pc, #36]	@ (80048bc <FLASH_Program_Byte+0x40>)
 8004898:	691b      	ldr	r3, [r3, #16]
 800489a:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_PG;
 800489c:	4b07      	ldr	r3, [pc, #28]	@ (80048bc <FLASH_Program_Byte+0x40>)
 800489e:	691b      	ldr	r3, [r3, #16]
 80048a0:	4a06      	ldr	r2, [pc, #24]	@ (80048bc <FLASH_Program_Byte+0x40>)
 80048a2:	f043 0301 	orr.w	r3, r3, #1
 80048a6:	6113      	str	r3, [r2, #16]

  *(__IO uint8_t *)Address = Data;
 80048a8:	687b      	ldr	r3, [r7, #4]
 80048aa:	78fa      	ldrb	r2, [r7, #3]
 80048ac:	701a      	strb	r2, [r3, #0]
}
 80048ae:	bf00      	nop
 80048b0:	370c      	adds	r7, #12
 80048b2:	46bd      	mov	sp, r7
 80048b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80048b8:	4770      	bx	lr
 80048ba:	bf00      	nop
 80048bc:	40023c00 	.word	0x40023c00

080048c0 <FLASH_SetErrorCode>:
/**
  * @brief  Set the specific FLASH error flag.
  * @retval None
  */
static void FLASH_SetErrorCode(void)
{
 80048c0:	b480      	push	{r7}
 80048c2:	af00      	add	r7, sp, #0
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_WRPERR) != RESET)
 80048c4:	4b27      	ldr	r3, [pc, #156]	@ (8004964 <FLASH_SetErrorCode+0xa4>)
 80048c6:	68db      	ldr	r3, [r3, #12]
 80048c8:	f003 0310 	and.w	r3, r3, #16
 80048cc:	2b00      	cmp	r3, #0
 80048ce:	d008      	beq.n	80048e2 <FLASH_SetErrorCode+0x22>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_WRP;
 80048d0:	4b25      	ldr	r3, [pc, #148]	@ (8004968 <FLASH_SetErrorCode+0xa8>)
 80048d2:	69db      	ldr	r3, [r3, #28]
 80048d4:	f043 0310 	orr.w	r3, r3, #16
 80048d8:	4a23      	ldr	r2, [pc, #140]	@ (8004968 <FLASH_SetErrorCode+0xa8>)
 80048da:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH write protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_WRPERR);
 80048dc:	4b21      	ldr	r3, [pc, #132]	@ (8004964 <FLASH_SetErrorCode+0xa4>)
 80048de:	2210      	movs	r2, #16
 80048e0:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGAERR) != RESET)
 80048e2:	4b20      	ldr	r3, [pc, #128]	@ (8004964 <FLASH_SetErrorCode+0xa4>)
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	f003 0320 	and.w	r3, r3, #32
 80048ea:	2b00      	cmp	r3, #0
 80048ec:	d008      	beq.n	8004900 <FLASH_SetErrorCode+0x40>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGA;
 80048ee:	4b1e      	ldr	r3, [pc, #120]	@ (8004968 <FLASH_SetErrorCode+0xa8>)
 80048f0:	69db      	ldr	r3, [r3, #28]
 80048f2:	f043 0308 	orr.w	r3, r3, #8
 80048f6:	4a1c      	ldr	r2, [pc, #112]	@ (8004968 <FLASH_SetErrorCode+0xa8>)
 80048f8:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming alignment error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGAERR);
 80048fa:	4b1a      	ldr	r3, [pc, #104]	@ (8004964 <FLASH_SetErrorCode+0xa4>)
 80048fc:	2220      	movs	r2, #32
 80048fe:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGPERR) != RESET)
 8004900:	4b18      	ldr	r3, [pc, #96]	@ (8004964 <FLASH_SetErrorCode+0xa4>)
 8004902:	68db      	ldr	r3, [r3, #12]
 8004904:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8004908:	2b00      	cmp	r3, #0
 800490a:	d008      	beq.n	800491e <FLASH_SetErrorCode+0x5e>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGP;
 800490c:	4b16      	ldr	r3, [pc, #88]	@ (8004968 <FLASH_SetErrorCode+0xa8>)
 800490e:	69db      	ldr	r3, [r3, #28]
 8004910:	f043 0304 	orr.w	r3, r3, #4
 8004914:	4a14      	ldr	r2, [pc, #80]	@ (8004968 <FLASH_SetErrorCode+0xa8>)
 8004916:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming parallelism error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGPERR);
 8004918:	4b12      	ldr	r3, [pc, #72]	@ (8004964 <FLASH_SetErrorCode+0xa4>)
 800491a:	2240      	movs	r2, #64	@ 0x40
 800491c:	60da      	str	r2, [r3, #12]
  }

  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_PGSERR) != RESET)
 800491e:	4b11      	ldr	r3, [pc, #68]	@ (8004964 <FLASH_SetErrorCode+0xa4>)
 8004920:	68db      	ldr	r3, [r3, #12]
 8004922:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8004926:	2b00      	cmp	r3, #0
 8004928:	d008      	beq.n	800493c <FLASH_SetErrorCode+0x7c>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_PGS;
 800492a:	4b0f      	ldr	r3, [pc, #60]	@ (8004968 <FLASH_SetErrorCode+0xa8>)
 800492c:	69db      	ldr	r3, [r3, #28]
 800492e:	f043 0302 	orr.w	r3, r3, #2
 8004932:	4a0d      	ldr	r2, [pc, #52]	@ (8004968 <FLASH_SetErrorCode+0xa8>)
 8004934:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Programming sequence error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_PGSERR);
 8004936:	4b0b      	ldr	r3, [pc, #44]	@ (8004964 <FLASH_SetErrorCode+0xa4>)
 8004938:	2280      	movs	r2, #128	@ 0x80
 800493a:	60da      	str	r2, [r3, #12]

    /* Clear FLASH Proprietary readout protection error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_RDERR);
  }
#endif /* FLASH_SR_RDERR */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_OPERR) != RESET)
 800493c:	4b09      	ldr	r3, [pc, #36]	@ (8004964 <FLASH_SetErrorCode+0xa4>)
 800493e:	68db      	ldr	r3, [r3, #12]
 8004940:	f003 0302 	and.w	r3, r3, #2
 8004944:	2b00      	cmp	r3, #0
 8004946:	d008      	beq.n	800495a <FLASH_SetErrorCode+0x9a>
  {
    pFlash.ErrorCode |= HAL_FLASH_ERROR_OPERATION;
 8004948:	4b07      	ldr	r3, [pc, #28]	@ (8004968 <FLASH_SetErrorCode+0xa8>)
 800494a:	69db      	ldr	r3, [r3, #28]
 800494c:	f043 0320 	orr.w	r3, r3, #32
 8004950:	4a05      	ldr	r2, [pc, #20]	@ (8004968 <FLASH_SetErrorCode+0xa8>)
 8004952:	61d3      	str	r3, [r2, #28]

    /* Clear FLASH Operation error pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_OPERR);
 8004954:	4b03      	ldr	r3, [pc, #12]	@ (8004964 <FLASH_SetErrorCode+0xa4>)
 8004956:	2202      	movs	r2, #2
 8004958:	60da      	str	r2, [r3, #12]
  }
}
 800495a:	bf00      	nop
 800495c:	46bd      	mov	sp, r7
 800495e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004962:	4770      	bx	lr
 8004964:	40023c00 	.word	0x40023c00
 8004968:	200184a4 	.word	0x200184a4

0800496c <FLASH_Erase_Sector>:
  *                                  the operation will be done by double word (64-bit)
  *
  * @retval None
  */
void FLASH_Erase_Sector(uint32_t Sector, uint8_t VoltageRange)
{
 800496c:	b480      	push	{r7}
 800496e:	b085      	sub	sp, #20
 8004970:	af00      	add	r7, sp, #0
 8004972:	6078      	str	r0, [r7, #4]
 8004974:	460b      	mov	r3, r1
 8004976:	70fb      	strb	r3, [r7, #3]
  uint32_t tmp_psize = 0U;
 8004978:	2300      	movs	r3, #0
 800497a:	60fb      	str	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_FLASH_SECTOR(Sector));
  assert_param(IS_VOLTAGERANGE(VoltageRange));

  if (VoltageRange == FLASH_VOLTAGE_RANGE_1)
 800497c:	78fb      	ldrb	r3, [r7, #3]
 800497e:	2b00      	cmp	r3, #0
 8004980:	d102      	bne.n	8004988 <FLASH_Erase_Sector+0x1c>
  {
    tmp_psize = FLASH_PSIZE_BYTE;
 8004982:	2300      	movs	r3, #0
 8004984:	60fb      	str	r3, [r7, #12]
 8004986:	e010      	b.n	80049aa <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_2)
 8004988:	78fb      	ldrb	r3, [r7, #3]
 800498a:	2b01      	cmp	r3, #1
 800498c:	d103      	bne.n	8004996 <FLASH_Erase_Sector+0x2a>
  {
    tmp_psize = FLASH_PSIZE_HALF_WORD;
 800498e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8004992:	60fb      	str	r3, [r7, #12]
 8004994:	e009      	b.n	80049aa <FLASH_Erase_Sector+0x3e>
  }
  else if (VoltageRange == FLASH_VOLTAGE_RANGE_3)
 8004996:	78fb      	ldrb	r3, [r7, #3]
 8004998:	2b02      	cmp	r3, #2
 800499a:	d103      	bne.n	80049a4 <FLASH_Erase_Sector+0x38>
  {
    tmp_psize = FLASH_PSIZE_WORD;
 800499c:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80049a0:	60fb      	str	r3, [r7, #12]
 80049a2:	e002      	b.n	80049aa <FLASH_Erase_Sector+0x3e>
  }
  else
  {
    tmp_psize = FLASH_PSIZE_DOUBLE_WORD;
 80049a4:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80049a8:	60fb      	str	r3, [r7, #12]
  }

  /* If the previous operation is completed, proceed to erase the sector */
  CLEAR_BIT(FLASH->CR, FLASH_CR_PSIZE);
 80049aa:	4b13      	ldr	r3, [pc, #76]	@ (80049f8 <FLASH_Erase_Sector+0x8c>)
 80049ac:	691b      	ldr	r3, [r3, #16]
 80049ae:	4a12      	ldr	r2, [pc, #72]	@ (80049f8 <FLASH_Erase_Sector+0x8c>)
 80049b0:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80049b4:	6113      	str	r3, [r2, #16]
  FLASH->CR |= tmp_psize;
 80049b6:	4b10      	ldr	r3, [pc, #64]	@ (80049f8 <FLASH_Erase_Sector+0x8c>)
 80049b8:	691a      	ldr	r2, [r3, #16]
 80049ba:	490f      	ldr	r1, [pc, #60]	@ (80049f8 <FLASH_Erase_Sector+0x8c>)
 80049bc:	68fb      	ldr	r3, [r7, #12]
 80049be:	4313      	orrs	r3, r2
 80049c0:	610b      	str	r3, [r1, #16]
  CLEAR_BIT(FLASH->CR, FLASH_CR_SNB);
 80049c2:	4b0d      	ldr	r3, [pc, #52]	@ (80049f8 <FLASH_Erase_Sector+0x8c>)
 80049c4:	691b      	ldr	r3, [r3, #16]
 80049c6:	4a0c      	ldr	r2, [pc, #48]	@ (80049f8 <FLASH_Erase_Sector+0x8c>)
 80049c8:	f023 0378 	bic.w	r3, r3, #120	@ 0x78
 80049cc:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_SER | (Sector << FLASH_CR_SNB_Pos);
 80049ce:	4b0a      	ldr	r3, [pc, #40]	@ (80049f8 <FLASH_Erase_Sector+0x8c>)
 80049d0:	691a      	ldr	r2, [r3, #16]
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	00db      	lsls	r3, r3, #3
 80049d6:	4313      	orrs	r3, r2
 80049d8:	4a07      	ldr	r2, [pc, #28]	@ (80049f8 <FLASH_Erase_Sector+0x8c>)
 80049da:	f043 0302 	orr.w	r3, r3, #2
 80049de:	6113      	str	r3, [r2, #16]
  FLASH->CR |= FLASH_CR_STRT;
 80049e0:	4b05      	ldr	r3, [pc, #20]	@ (80049f8 <FLASH_Erase_Sector+0x8c>)
 80049e2:	691b      	ldr	r3, [r3, #16]
 80049e4:	4a04      	ldr	r2, [pc, #16]	@ (80049f8 <FLASH_Erase_Sector+0x8c>)
 80049e6:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80049ea:	6113      	str	r3, [r2, #16]
}
 80049ec:	bf00      	nop
 80049ee:	3714      	adds	r7, #20
 80049f0:	46bd      	mov	sp, r7
 80049f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80049f6:	4770      	bx	lr
 80049f8:	40023c00 	.word	0x40023c00

080049fc <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 80049fc:	b480      	push	{r7}
 80049fe:	b089      	sub	sp, #36	@ 0x24
 8004a00:	af00      	add	r7, sp, #0
 8004a02:	6078      	str	r0, [r7, #4]
 8004a04:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8004a06:	2300      	movs	r3, #0
 8004a08:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8004a0a:	2300      	movs	r3, #0
 8004a0c:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8004a0e:	2300      	movs	r3, #0
 8004a10:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004a12:	2300      	movs	r3, #0
 8004a14:	61fb      	str	r3, [r7, #28]
 8004a16:	e16b      	b.n	8004cf0 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8004a18:	2201      	movs	r2, #1
 8004a1a:	69fb      	ldr	r3, [r7, #28]
 8004a1c:	fa02 f303 	lsl.w	r3, r2, r3
 8004a20:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8004a22:	683b      	ldr	r3, [r7, #0]
 8004a24:	681b      	ldr	r3, [r3, #0]
 8004a26:	697a      	ldr	r2, [r7, #20]
 8004a28:	4013      	ands	r3, r2
 8004a2a:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8004a2c:	693a      	ldr	r2, [r7, #16]
 8004a2e:	697b      	ldr	r3, [r7, #20]
 8004a30:	429a      	cmp	r2, r3
 8004a32:	f040 815a 	bne.w	8004cea <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a36:	683b      	ldr	r3, [r7, #0]
 8004a38:	685b      	ldr	r3, [r3, #4]
 8004a3a:	f003 0303 	and.w	r3, r3, #3
 8004a3e:	2b01      	cmp	r3, #1
 8004a40:	d005      	beq.n	8004a4e <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004a42:	683b      	ldr	r3, [r7, #0]
 8004a44:	685b      	ldr	r3, [r3, #4]
 8004a46:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8004a4a:	2b02      	cmp	r3, #2
 8004a4c:	d130      	bne.n	8004ab0 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	689b      	ldr	r3, [r3, #8]
 8004a52:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8004a54:	69fb      	ldr	r3, [r7, #28]
 8004a56:	005b      	lsls	r3, r3, #1
 8004a58:	2203      	movs	r2, #3
 8004a5a:	fa02 f303 	lsl.w	r3, r2, r3
 8004a5e:	43db      	mvns	r3, r3
 8004a60:	69ba      	ldr	r2, [r7, #24]
 8004a62:	4013      	ands	r3, r2
 8004a64:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8004a66:	683b      	ldr	r3, [r7, #0]
 8004a68:	68da      	ldr	r2, [r3, #12]
 8004a6a:	69fb      	ldr	r3, [r7, #28]
 8004a6c:	005b      	lsls	r3, r3, #1
 8004a6e:	fa02 f303 	lsl.w	r3, r2, r3
 8004a72:	69ba      	ldr	r2, [r7, #24]
 8004a74:	4313      	orrs	r3, r2
 8004a76:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8004a78:	687b      	ldr	r3, [r7, #4]
 8004a7a:	69ba      	ldr	r2, [r7, #24]
 8004a7c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8004a7e:	687b      	ldr	r3, [r7, #4]
 8004a80:	685b      	ldr	r3, [r3, #4]
 8004a82:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8004a84:	2201      	movs	r2, #1
 8004a86:	69fb      	ldr	r3, [r7, #28]
 8004a88:	fa02 f303 	lsl.w	r3, r2, r3
 8004a8c:	43db      	mvns	r3, r3
 8004a8e:	69ba      	ldr	r2, [r7, #24]
 8004a90:	4013      	ands	r3, r2
 8004a92:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8004a94:	683b      	ldr	r3, [r7, #0]
 8004a96:	685b      	ldr	r3, [r3, #4]
 8004a98:	091b      	lsrs	r3, r3, #4
 8004a9a:	f003 0201 	and.w	r2, r3, #1
 8004a9e:	69fb      	ldr	r3, [r7, #28]
 8004aa0:	fa02 f303 	lsl.w	r3, r2, r3
 8004aa4:	69ba      	ldr	r2, [r7, #24]
 8004aa6:	4313      	orrs	r3, r2
 8004aa8:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8004aaa:	687b      	ldr	r3, [r7, #4]
 8004aac:	69ba      	ldr	r2, [r7, #24]
 8004aae:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8004ab0:	683b      	ldr	r3, [r7, #0]
 8004ab2:	685b      	ldr	r3, [r3, #4]
 8004ab4:	f003 0303 	and.w	r3, r3, #3
 8004ab8:	2b03      	cmp	r3, #3
 8004aba:	d017      	beq.n	8004aec <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8004ac2:	69fb      	ldr	r3, [r7, #28]
 8004ac4:	005b      	lsls	r3, r3, #1
 8004ac6:	2203      	movs	r2, #3
 8004ac8:	fa02 f303 	lsl.w	r3, r2, r3
 8004acc:	43db      	mvns	r3, r3
 8004ace:	69ba      	ldr	r2, [r7, #24]
 8004ad0:	4013      	ands	r3, r2
 8004ad2:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8004ad4:	683b      	ldr	r3, [r7, #0]
 8004ad6:	689a      	ldr	r2, [r3, #8]
 8004ad8:	69fb      	ldr	r3, [r7, #28]
 8004ada:	005b      	lsls	r3, r3, #1
 8004adc:	fa02 f303 	lsl.w	r3, r2, r3
 8004ae0:	69ba      	ldr	r2, [r7, #24]
 8004ae2:	4313      	orrs	r3, r2
 8004ae4:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	69ba      	ldr	r2, [r7, #24]
 8004aea:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8004aec:	683b      	ldr	r3, [r7, #0]
 8004aee:	685b      	ldr	r3, [r3, #4]
 8004af0:	f003 0303 	and.w	r3, r3, #3
 8004af4:	2b02      	cmp	r3, #2
 8004af6:	d123      	bne.n	8004b40 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8004af8:	69fb      	ldr	r3, [r7, #28]
 8004afa:	08da      	lsrs	r2, r3, #3
 8004afc:	687b      	ldr	r3, [r7, #4]
 8004afe:	3208      	adds	r2, #8
 8004b00:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8004b04:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8004b06:	69fb      	ldr	r3, [r7, #28]
 8004b08:	f003 0307 	and.w	r3, r3, #7
 8004b0c:	009b      	lsls	r3, r3, #2
 8004b0e:	220f      	movs	r2, #15
 8004b10:	fa02 f303 	lsl.w	r3, r2, r3
 8004b14:	43db      	mvns	r3, r3
 8004b16:	69ba      	ldr	r2, [r7, #24]
 8004b18:	4013      	ands	r3, r2
 8004b1a:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8004b1c:	683b      	ldr	r3, [r7, #0]
 8004b1e:	691a      	ldr	r2, [r3, #16]
 8004b20:	69fb      	ldr	r3, [r7, #28]
 8004b22:	f003 0307 	and.w	r3, r3, #7
 8004b26:	009b      	lsls	r3, r3, #2
 8004b28:	fa02 f303 	lsl.w	r3, r2, r3
 8004b2c:	69ba      	ldr	r2, [r7, #24]
 8004b2e:	4313      	orrs	r3, r2
 8004b30:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8004b32:	69fb      	ldr	r3, [r7, #28]
 8004b34:	08da      	lsrs	r2, r3, #3
 8004b36:	687b      	ldr	r3, [r7, #4]
 8004b38:	3208      	adds	r2, #8
 8004b3a:	69b9      	ldr	r1, [r7, #24]
 8004b3c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	681b      	ldr	r3, [r3, #0]
 8004b44:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8004b46:	69fb      	ldr	r3, [r7, #28]
 8004b48:	005b      	lsls	r3, r3, #1
 8004b4a:	2203      	movs	r2, #3
 8004b4c:	fa02 f303 	lsl.w	r3, r2, r3
 8004b50:	43db      	mvns	r3, r3
 8004b52:	69ba      	ldr	r2, [r7, #24]
 8004b54:	4013      	ands	r3, r2
 8004b56:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8004b58:	683b      	ldr	r3, [r7, #0]
 8004b5a:	685b      	ldr	r3, [r3, #4]
 8004b5c:	f003 0203 	and.w	r2, r3, #3
 8004b60:	69fb      	ldr	r3, [r7, #28]
 8004b62:	005b      	lsls	r3, r3, #1
 8004b64:	fa02 f303 	lsl.w	r3, r2, r3
 8004b68:	69ba      	ldr	r2, [r7, #24]
 8004b6a:	4313      	orrs	r3, r2
 8004b6c:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	69ba      	ldr	r2, [r7, #24]
 8004b72:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8004b74:	683b      	ldr	r3, [r7, #0]
 8004b76:	685b      	ldr	r3, [r3, #4]
 8004b78:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8004b7c:	2b00      	cmp	r3, #0
 8004b7e:	f000 80b4 	beq.w	8004cea <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004b82:	2300      	movs	r3, #0
 8004b84:	60fb      	str	r3, [r7, #12]
 8004b86:	4b60      	ldr	r3, [pc, #384]	@ (8004d08 <HAL_GPIO_Init+0x30c>)
 8004b88:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b8a:	4a5f      	ldr	r2, [pc, #380]	@ (8004d08 <HAL_GPIO_Init+0x30c>)
 8004b8c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004b90:	6453      	str	r3, [r2, #68]	@ 0x44
 8004b92:	4b5d      	ldr	r3, [pc, #372]	@ (8004d08 <HAL_GPIO_Init+0x30c>)
 8004b94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b96:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004b9a:	60fb      	str	r3, [r7, #12]
 8004b9c:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8004b9e:	4a5b      	ldr	r2, [pc, #364]	@ (8004d0c <HAL_GPIO_Init+0x310>)
 8004ba0:	69fb      	ldr	r3, [r7, #28]
 8004ba2:	089b      	lsrs	r3, r3, #2
 8004ba4:	3302      	adds	r3, #2
 8004ba6:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004baa:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8004bac:	69fb      	ldr	r3, [r7, #28]
 8004bae:	f003 0303 	and.w	r3, r3, #3
 8004bb2:	009b      	lsls	r3, r3, #2
 8004bb4:	220f      	movs	r2, #15
 8004bb6:	fa02 f303 	lsl.w	r3, r2, r3
 8004bba:	43db      	mvns	r3, r3
 8004bbc:	69ba      	ldr	r2, [r7, #24]
 8004bbe:	4013      	ands	r3, r2
 8004bc0:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8004bc2:	687b      	ldr	r3, [r7, #4]
 8004bc4:	4a52      	ldr	r2, [pc, #328]	@ (8004d10 <HAL_GPIO_Init+0x314>)
 8004bc6:	4293      	cmp	r3, r2
 8004bc8:	d02b      	beq.n	8004c22 <HAL_GPIO_Init+0x226>
 8004bca:	687b      	ldr	r3, [r7, #4]
 8004bcc:	4a51      	ldr	r2, [pc, #324]	@ (8004d14 <HAL_GPIO_Init+0x318>)
 8004bce:	4293      	cmp	r3, r2
 8004bd0:	d025      	beq.n	8004c1e <HAL_GPIO_Init+0x222>
 8004bd2:	687b      	ldr	r3, [r7, #4]
 8004bd4:	4a50      	ldr	r2, [pc, #320]	@ (8004d18 <HAL_GPIO_Init+0x31c>)
 8004bd6:	4293      	cmp	r3, r2
 8004bd8:	d01f      	beq.n	8004c1a <HAL_GPIO_Init+0x21e>
 8004bda:	687b      	ldr	r3, [r7, #4]
 8004bdc:	4a4f      	ldr	r2, [pc, #316]	@ (8004d1c <HAL_GPIO_Init+0x320>)
 8004bde:	4293      	cmp	r3, r2
 8004be0:	d019      	beq.n	8004c16 <HAL_GPIO_Init+0x21a>
 8004be2:	687b      	ldr	r3, [r7, #4]
 8004be4:	4a4e      	ldr	r2, [pc, #312]	@ (8004d20 <HAL_GPIO_Init+0x324>)
 8004be6:	4293      	cmp	r3, r2
 8004be8:	d013      	beq.n	8004c12 <HAL_GPIO_Init+0x216>
 8004bea:	687b      	ldr	r3, [r7, #4]
 8004bec:	4a4d      	ldr	r2, [pc, #308]	@ (8004d24 <HAL_GPIO_Init+0x328>)
 8004bee:	4293      	cmp	r3, r2
 8004bf0:	d00d      	beq.n	8004c0e <HAL_GPIO_Init+0x212>
 8004bf2:	687b      	ldr	r3, [r7, #4]
 8004bf4:	4a4c      	ldr	r2, [pc, #304]	@ (8004d28 <HAL_GPIO_Init+0x32c>)
 8004bf6:	4293      	cmp	r3, r2
 8004bf8:	d007      	beq.n	8004c0a <HAL_GPIO_Init+0x20e>
 8004bfa:	687b      	ldr	r3, [r7, #4]
 8004bfc:	4a4b      	ldr	r2, [pc, #300]	@ (8004d2c <HAL_GPIO_Init+0x330>)
 8004bfe:	4293      	cmp	r3, r2
 8004c00:	d101      	bne.n	8004c06 <HAL_GPIO_Init+0x20a>
 8004c02:	2307      	movs	r3, #7
 8004c04:	e00e      	b.n	8004c24 <HAL_GPIO_Init+0x228>
 8004c06:	2308      	movs	r3, #8
 8004c08:	e00c      	b.n	8004c24 <HAL_GPIO_Init+0x228>
 8004c0a:	2306      	movs	r3, #6
 8004c0c:	e00a      	b.n	8004c24 <HAL_GPIO_Init+0x228>
 8004c0e:	2305      	movs	r3, #5
 8004c10:	e008      	b.n	8004c24 <HAL_GPIO_Init+0x228>
 8004c12:	2304      	movs	r3, #4
 8004c14:	e006      	b.n	8004c24 <HAL_GPIO_Init+0x228>
 8004c16:	2303      	movs	r3, #3
 8004c18:	e004      	b.n	8004c24 <HAL_GPIO_Init+0x228>
 8004c1a:	2302      	movs	r3, #2
 8004c1c:	e002      	b.n	8004c24 <HAL_GPIO_Init+0x228>
 8004c1e:	2301      	movs	r3, #1
 8004c20:	e000      	b.n	8004c24 <HAL_GPIO_Init+0x228>
 8004c22:	2300      	movs	r3, #0
 8004c24:	69fa      	ldr	r2, [r7, #28]
 8004c26:	f002 0203 	and.w	r2, r2, #3
 8004c2a:	0092      	lsls	r2, r2, #2
 8004c2c:	4093      	lsls	r3, r2
 8004c2e:	69ba      	ldr	r2, [r7, #24]
 8004c30:	4313      	orrs	r3, r2
 8004c32:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8004c34:	4935      	ldr	r1, [pc, #212]	@ (8004d0c <HAL_GPIO_Init+0x310>)
 8004c36:	69fb      	ldr	r3, [r7, #28]
 8004c38:	089b      	lsrs	r3, r3, #2
 8004c3a:	3302      	adds	r3, #2
 8004c3c:	69ba      	ldr	r2, [r7, #24]
 8004c3e:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8004c42:	4b3b      	ldr	r3, [pc, #236]	@ (8004d30 <HAL_GPIO_Init+0x334>)
 8004c44:	689b      	ldr	r3, [r3, #8]
 8004c46:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c48:	693b      	ldr	r3, [r7, #16]
 8004c4a:	43db      	mvns	r3, r3
 8004c4c:	69ba      	ldr	r2, [r7, #24]
 8004c4e:	4013      	ands	r3, r2
 8004c50:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8004c52:	683b      	ldr	r3, [r7, #0]
 8004c54:	685b      	ldr	r3, [r3, #4]
 8004c56:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8004c5a:	2b00      	cmp	r3, #0
 8004c5c:	d003      	beq.n	8004c66 <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8004c5e:	69ba      	ldr	r2, [r7, #24]
 8004c60:	693b      	ldr	r3, [r7, #16]
 8004c62:	4313      	orrs	r3, r2
 8004c64:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8004c66:	4a32      	ldr	r2, [pc, #200]	@ (8004d30 <HAL_GPIO_Init+0x334>)
 8004c68:	69bb      	ldr	r3, [r7, #24]
 8004c6a:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8004c6c:	4b30      	ldr	r3, [pc, #192]	@ (8004d30 <HAL_GPIO_Init+0x334>)
 8004c6e:	68db      	ldr	r3, [r3, #12]
 8004c70:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c72:	693b      	ldr	r3, [r7, #16]
 8004c74:	43db      	mvns	r3, r3
 8004c76:	69ba      	ldr	r2, [r7, #24]
 8004c78:	4013      	ands	r3, r2
 8004c7a:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8004c7c:	683b      	ldr	r3, [r7, #0]
 8004c7e:	685b      	ldr	r3, [r3, #4]
 8004c80:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8004c84:	2b00      	cmp	r3, #0
 8004c86:	d003      	beq.n	8004c90 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8004c88:	69ba      	ldr	r2, [r7, #24]
 8004c8a:	693b      	ldr	r3, [r7, #16]
 8004c8c:	4313      	orrs	r3, r2
 8004c8e:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8004c90:	4a27      	ldr	r2, [pc, #156]	@ (8004d30 <HAL_GPIO_Init+0x334>)
 8004c92:	69bb      	ldr	r3, [r7, #24]
 8004c94:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8004c96:	4b26      	ldr	r3, [pc, #152]	@ (8004d30 <HAL_GPIO_Init+0x334>)
 8004c98:	685b      	ldr	r3, [r3, #4]
 8004c9a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004c9c:	693b      	ldr	r3, [r7, #16]
 8004c9e:	43db      	mvns	r3, r3
 8004ca0:	69ba      	ldr	r2, [r7, #24]
 8004ca2:	4013      	ands	r3, r2
 8004ca4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8004ca6:	683b      	ldr	r3, [r7, #0]
 8004ca8:	685b      	ldr	r3, [r3, #4]
 8004caa:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8004cae:	2b00      	cmp	r3, #0
 8004cb0:	d003      	beq.n	8004cba <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8004cb2:	69ba      	ldr	r2, [r7, #24]
 8004cb4:	693b      	ldr	r3, [r7, #16]
 8004cb6:	4313      	orrs	r3, r2
 8004cb8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8004cba:	4a1d      	ldr	r2, [pc, #116]	@ (8004d30 <HAL_GPIO_Init+0x334>)
 8004cbc:	69bb      	ldr	r3, [r7, #24]
 8004cbe:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8004cc0:	4b1b      	ldr	r3, [pc, #108]	@ (8004d30 <HAL_GPIO_Init+0x334>)
 8004cc2:	681b      	ldr	r3, [r3, #0]
 8004cc4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8004cc6:	693b      	ldr	r3, [r7, #16]
 8004cc8:	43db      	mvns	r3, r3
 8004cca:	69ba      	ldr	r2, [r7, #24]
 8004ccc:	4013      	ands	r3, r2
 8004cce:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8004cd0:	683b      	ldr	r3, [r7, #0]
 8004cd2:	685b      	ldr	r3, [r3, #4]
 8004cd4:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8004cd8:	2b00      	cmp	r3, #0
 8004cda:	d003      	beq.n	8004ce4 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8004cdc:	69ba      	ldr	r2, [r7, #24]
 8004cde:	693b      	ldr	r3, [r7, #16]
 8004ce0:	4313      	orrs	r3, r2
 8004ce2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8004ce4:	4a12      	ldr	r2, [pc, #72]	@ (8004d30 <HAL_GPIO_Init+0x334>)
 8004ce6:	69bb      	ldr	r3, [r7, #24]
 8004ce8:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8004cea:	69fb      	ldr	r3, [r7, #28]
 8004cec:	3301      	adds	r3, #1
 8004cee:	61fb      	str	r3, [r7, #28]
 8004cf0:	69fb      	ldr	r3, [r7, #28]
 8004cf2:	2b0f      	cmp	r3, #15
 8004cf4:	f67f ae90 	bls.w	8004a18 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8004cf8:	bf00      	nop
 8004cfa:	bf00      	nop
 8004cfc:	3724      	adds	r7, #36	@ 0x24
 8004cfe:	46bd      	mov	sp, r7
 8004d00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d04:	4770      	bx	lr
 8004d06:	bf00      	nop
 8004d08:	40023800 	.word	0x40023800
 8004d0c:	40013800 	.word	0x40013800
 8004d10:	40020000 	.word	0x40020000
 8004d14:	40020400 	.word	0x40020400
 8004d18:	40020800 	.word	0x40020800
 8004d1c:	40020c00 	.word	0x40020c00
 8004d20:	40021000 	.word	0x40021000
 8004d24:	40021400 	.word	0x40021400
 8004d28:	40021800 	.word	0x40021800
 8004d2c:	40021c00 	.word	0x40021c00
 8004d30:	40013c00 	.word	0x40013c00

08004d34 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004d34:	b480      	push	{r7}
 8004d36:	b085      	sub	sp, #20
 8004d38:	af00      	add	r7, sp, #0
 8004d3a:	6078      	str	r0, [r7, #4]
 8004d3c:	460b      	mov	r3, r1
 8004d3e:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8004d40:	687b      	ldr	r3, [r7, #4]
 8004d42:	691a      	ldr	r2, [r3, #16]
 8004d44:	887b      	ldrh	r3, [r7, #2]
 8004d46:	4013      	ands	r3, r2
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	d002      	beq.n	8004d52 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8004d4c:	2301      	movs	r3, #1
 8004d4e:	73fb      	strb	r3, [r7, #15]
 8004d50:	e001      	b.n	8004d56 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8004d52:	2300      	movs	r3, #0
 8004d54:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8004d56:	7bfb      	ldrb	r3, [r7, #15]
}
 8004d58:	4618      	mov	r0, r3
 8004d5a:	3714      	adds	r7, #20
 8004d5c:	46bd      	mov	sp, r7
 8004d5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d62:	4770      	bx	lr

08004d64 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8004d64:	b480      	push	{r7}
 8004d66:	b083      	sub	sp, #12
 8004d68:	af00      	add	r7, sp, #0
 8004d6a:	6078      	str	r0, [r7, #4]
 8004d6c:	460b      	mov	r3, r1
 8004d6e:	807b      	strh	r3, [r7, #2]
 8004d70:	4613      	mov	r3, r2
 8004d72:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8004d74:	787b      	ldrb	r3, [r7, #1]
 8004d76:	2b00      	cmp	r3, #0
 8004d78:	d003      	beq.n	8004d82 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8004d7a:	887a      	ldrh	r2, [r7, #2]
 8004d7c:	687b      	ldr	r3, [r7, #4]
 8004d7e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8004d80:	e003      	b.n	8004d8a <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8004d82:	887b      	ldrh	r3, [r7, #2]
 8004d84:	041a      	lsls	r2, r3, #16
 8004d86:	687b      	ldr	r3, [r7, #4]
 8004d88:	619a      	str	r2, [r3, #24]
}
 8004d8a:	bf00      	nop
 8004d8c:	370c      	adds	r7, #12
 8004d8e:	46bd      	mov	sp, r7
 8004d90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004d94:	4770      	bx	lr

08004d96 <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8004d96:	b480      	push	{r7}
 8004d98:	b085      	sub	sp, #20
 8004d9a:	af00      	add	r7, sp, #0
 8004d9c:	6078      	str	r0, [r7, #4]
 8004d9e:	460b      	mov	r3, r1
 8004da0:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8004da2:	687b      	ldr	r3, [r7, #4]
 8004da4:	695b      	ldr	r3, [r3, #20]
 8004da6:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8004da8:	887a      	ldrh	r2, [r7, #2]
 8004daa:	68fb      	ldr	r3, [r7, #12]
 8004dac:	4013      	ands	r3, r2
 8004dae:	041a      	lsls	r2, r3, #16
 8004db0:	68fb      	ldr	r3, [r7, #12]
 8004db2:	43d9      	mvns	r1, r3
 8004db4:	887b      	ldrh	r3, [r7, #2]
 8004db6:	400b      	ands	r3, r1
 8004db8:	431a      	orrs	r2, r3
 8004dba:	687b      	ldr	r3, [r7, #4]
 8004dbc:	619a      	str	r2, [r3, #24]
}
 8004dbe:	bf00      	nop
 8004dc0:	3714      	adds	r7, #20
 8004dc2:	46bd      	mov	sp, r7
 8004dc4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dc8:	4770      	bx	lr

08004dca <HAL_PCD_Init>:
  *         parameters in the PCD_InitTypeDef and initialize the associated handle.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Init(PCD_HandleTypeDef *hpcd)
{
 8004dca:	b580      	push	{r7, lr}
 8004dcc:	b086      	sub	sp, #24
 8004dce:	af02      	add	r7, sp, #8
 8004dd0:	6078      	str	r0, [r7, #4]
  const USB_OTG_GlobalTypeDef *USBx;
#endif /* defined (USB_OTG_FS) */
  uint8_t i;

  /* Check the PCD handle allocation */
  if (hpcd == NULL)
 8004dd2:	687b      	ldr	r3, [r7, #4]
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d101      	bne.n	8004ddc <HAL_PCD_Init+0x12>
  {
    return HAL_ERROR;
 8004dd8:	2301      	movs	r3, #1
 8004dda:	e101      	b.n	8004fe0 <HAL_PCD_Init+0x216>

  /* Check the parameters */
  assert_param(IS_PCD_ALL_INSTANCE(hpcd->Instance));

#if defined (USB_OTG_FS)
  USBx = hpcd->Instance;
 8004ddc:	687b      	ldr	r3, [r7, #4]
 8004dde:	681b      	ldr	r3, [r3, #0]
 8004de0:	60bb      	str	r3, [r7, #8]
#endif /* defined (USB_OTG_FS) */

  if (hpcd->State == HAL_PCD_STATE_RESET)
 8004de2:	687b      	ldr	r3, [r7, #4]
 8004de4:	f893 3495 	ldrb.w	r3, [r3, #1173]	@ 0x495
 8004de8:	b2db      	uxtb	r3, r3
 8004dea:	2b00      	cmp	r3, #0
 8004dec:	d106      	bne.n	8004dfc <HAL_PCD_Init+0x32>
  {
    /* Allocate lock resource and initialize it */
    hpcd->Lock = HAL_UNLOCKED;
 8004dee:	687b      	ldr	r3, [r7, #4]
 8004df0:	2200      	movs	r2, #0
 8004df2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

    /* Init the low level hardware */
    hpcd->MspInitCallback(hpcd);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_PCD_MspInit(hpcd);
 8004df6:	6878      	ldr	r0, [r7, #4]
 8004df8:	f008 fa94 	bl	800d324 <HAL_PCD_MspInit>
#endif /* (USE_HAL_PCD_REGISTER_CALLBACKS) */
  }

  hpcd->State = HAL_PCD_STATE_BUSY;
 8004dfc:	687b      	ldr	r3, [r7, #4]
 8004dfe:	2203      	movs	r2, #3
 8004e00:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495

#if defined (USB_OTG_FS)
  /* Disable DMA mode for FS instance */
  if (USBx == USB_OTG_FS)
 8004e04:	68bb      	ldr	r3, [r7, #8]
 8004e06:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8004e0a:	d102      	bne.n	8004e12 <HAL_PCD_Init+0x48>
  {
    hpcd->Init.dma_enable = 0U;
 8004e0c:	687b      	ldr	r3, [r7, #4]
 8004e0e:	2200      	movs	r2, #0
 8004e10:	719a      	strb	r2, [r3, #6]
  }
#endif /* defined (USB_OTG_FS) */

  /* Disable the Interrupts */
  __HAL_PCD_DISABLE(hpcd);
 8004e12:	687b      	ldr	r3, [r7, #4]
 8004e14:	681b      	ldr	r3, [r3, #0]
 8004e16:	4618      	mov	r0, r3
 8004e18:	f004 fa21 	bl	800925e <USB_DisableGlobalInt>

  /*Init the Core (common init.) */
  if (USB_CoreInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004e1c:	687b      	ldr	r3, [r7, #4]
 8004e1e:	6818      	ldr	r0, [r3, #0]
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	7c1a      	ldrb	r2, [r3, #16]
 8004e24:	f88d 2000 	strb.w	r2, [sp]
 8004e28:	3304      	adds	r3, #4
 8004e2a:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004e2c:	f004 f900 	bl	8009030 <USB_CoreInit>
 8004e30:	4603      	mov	r3, r0
 8004e32:	2b00      	cmp	r3, #0
 8004e34:	d005      	beq.n	8004e42 <HAL_PCD_Init+0x78>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e36:	687b      	ldr	r3, [r7, #4]
 8004e38:	2202      	movs	r2, #2
 8004e3a:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004e3e:	2301      	movs	r3, #1
 8004e40:	e0ce      	b.n	8004fe0 <HAL_PCD_Init+0x216>
  }

  /* Force Device Mode */
  if (USB_SetCurrentMode(hpcd->Instance, USB_DEVICE_MODE) != HAL_OK)
 8004e42:	687b      	ldr	r3, [r7, #4]
 8004e44:	681b      	ldr	r3, [r3, #0]
 8004e46:	2100      	movs	r1, #0
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f004 fa19 	bl	8009280 <USB_SetCurrentMode>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d005      	beq.n	8004e60 <HAL_PCD_Init+0x96>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	2202      	movs	r2, #2
 8004e58:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	e0bf      	b.n	8004fe0 <HAL_PCD_Init+0x216>
  }

  /* Init endpoints structures */
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004e60:	2300      	movs	r3, #0
 8004e62:	73fb      	strb	r3, [r7, #15]
 8004e64:	e04a      	b.n	8004efc <HAL_PCD_Init+0x132>
  {
    /* Init ep structure */
    hpcd->IN_ep[i].is_in = 1U;
 8004e66:	7bfa      	ldrb	r2, [r7, #15]
 8004e68:	6879      	ldr	r1, [r7, #4]
 8004e6a:	4613      	mov	r3, r2
 8004e6c:	00db      	lsls	r3, r3, #3
 8004e6e:	4413      	add	r3, r2
 8004e70:	009b      	lsls	r3, r3, #2
 8004e72:	440b      	add	r3, r1
 8004e74:	3315      	adds	r3, #21
 8004e76:	2201      	movs	r2, #1
 8004e78:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].num = i;
 8004e7a:	7bfa      	ldrb	r2, [r7, #15]
 8004e7c:	6879      	ldr	r1, [r7, #4]
 8004e7e:	4613      	mov	r3, r2
 8004e80:	00db      	lsls	r3, r3, #3
 8004e82:	4413      	add	r3, r2
 8004e84:	009b      	lsls	r3, r3, #2
 8004e86:	440b      	add	r3, r1
 8004e88:	3314      	adds	r3, #20
 8004e8a:	7bfa      	ldrb	r2, [r7, #15]
 8004e8c:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].tx_fifo_num = i;
 8004e8e:	7bfa      	ldrb	r2, [r7, #15]
 8004e90:	7bfb      	ldrb	r3, [r7, #15]
 8004e92:	b298      	uxth	r0, r3
 8004e94:	6879      	ldr	r1, [r7, #4]
 8004e96:	4613      	mov	r3, r2
 8004e98:	00db      	lsls	r3, r3, #3
 8004e9a:	4413      	add	r3, r2
 8004e9c:	009b      	lsls	r3, r3, #2
 8004e9e:	440b      	add	r3, r1
 8004ea0:	332e      	adds	r3, #46	@ 0x2e
 8004ea2:	4602      	mov	r2, r0
 8004ea4:	801a      	strh	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->IN_ep[i].type = EP_TYPE_CTRL;
 8004ea6:	7bfa      	ldrb	r2, [r7, #15]
 8004ea8:	6879      	ldr	r1, [r7, #4]
 8004eaa:	4613      	mov	r3, r2
 8004eac:	00db      	lsls	r3, r3, #3
 8004eae:	4413      	add	r3, r2
 8004eb0:	009b      	lsls	r3, r3, #2
 8004eb2:	440b      	add	r3, r1
 8004eb4:	3318      	adds	r3, #24
 8004eb6:	2200      	movs	r2, #0
 8004eb8:	701a      	strb	r2, [r3, #0]
    hpcd->IN_ep[i].maxpacket = 0U;
 8004eba:	7bfa      	ldrb	r2, [r7, #15]
 8004ebc:	6879      	ldr	r1, [r7, #4]
 8004ebe:	4613      	mov	r3, r2
 8004ec0:	00db      	lsls	r3, r3, #3
 8004ec2:	4413      	add	r3, r2
 8004ec4:	009b      	lsls	r3, r3, #2
 8004ec6:	440b      	add	r3, r1
 8004ec8:	331c      	adds	r3, #28
 8004eca:	2200      	movs	r2, #0
 8004ecc:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_buff = 0U;
 8004ece:	7bfa      	ldrb	r2, [r7, #15]
 8004ed0:	6879      	ldr	r1, [r7, #4]
 8004ed2:	4613      	mov	r3, r2
 8004ed4:	00db      	lsls	r3, r3, #3
 8004ed6:	4413      	add	r3, r2
 8004ed8:	009b      	lsls	r3, r3, #2
 8004eda:	440b      	add	r3, r1
 8004edc:	3320      	adds	r3, #32
 8004ede:	2200      	movs	r2, #0
 8004ee0:	601a      	str	r2, [r3, #0]
    hpcd->IN_ep[i].xfer_len = 0U;
 8004ee2:	7bfa      	ldrb	r2, [r7, #15]
 8004ee4:	6879      	ldr	r1, [r7, #4]
 8004ee6:	4613      	mov	r3, r2
 8004ee8:	00db      	lsls	r3, r3, #3
 8004eea:	4413      	add	r3, r2
 8004eec:	009b      	lsls	r3, r3, #2
 8004eee:	440b      	add	r3, r1
 8004ef0:	3324      	adds	r3, #36	@ 0x24
 8004ef2:	2200      	movs	r2, #0
 8004ef4:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004ef6:	7bfb      	ldrb	r3, [r7, #15]
 8004ef8:	3301      	adds	r3, #1
 8004efa:	73fb      	strb	r3, [r7, #15]
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	791b      	ldrb	r3, [r3, #4]
 8004f00:	7bfa      	ldrb	r2, [r7, #15]
 8004f02:	429a      	cmp	r2, r3
 8004f04:	d3af      	bcc.n	8004e66 <HAL_PCD_Init+0x9c>
  }

  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f06:	2300      	movs	r3, #0
 8004f08:	73fb      	strb	r3, [r7, #15]
 8004f0a:	e044      	b.n	8004f96 <HAL_PCD_Init+0x1cc>
  {
    hpcd->OUT_ep[i].is_in = 0U;
 8004f0c:	7bfa      	ldrb	r2, [r7, #15]
 8004f0e:	6879      	ldr	r1, [r7, #4]
 8004f10:	4613      	mov	r3, r2
 8004f12:	00db      	lsls	r3, r3, #3
 8004f14:	4413      	add	r3, r2
 8004f16:	009b      	lsls	r3, r3, #2
 8004f18:	440b      	add	r3, r1
 8004f1a:	f203 2355 	addw	r3, r3, #597	@ 0x255
 8004f1e:	2200      	movs	r2, #0
 8004f20:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].num = i;
 8004f22:	7bfa      	ldrb	r2, [r7, #15]
 8004f24:	6879      	ldr	r1, [r7, #4]
 8004f26:	4613      	mov	r3, r2
 8004f28:	00db      	lsls	r3, r3, #3
 8004f2a:	4413      	add	r3, r2
 8004f2c:	009b      	lsls	r3, r3, #2
 8004f2e:	440b      	add	r3, r1
 8004f30:	f503 7315 	add.w	r3, r3, #596	@ 0x254
 8004f34:	7bfa      	ldrb	r2, [r7, #15]
 8004f36:	701a      	strb	r2, [r3, #0]
    /* Control until ep is activated */
    hpcd->OUT_ep[i].type = EP_TYPE_CTRL;
 8004f38:	7bfa      	ldrb	r2, [r7, #15]
 8004f3a:	6879      	ldr	r1, [r7, #4]
 8004f3c:	4613      	mov	r3, r2
 8004f3e:	00db      	lsls	r3, r3, #3
 8004f40:	4413      	add	r3, r2
 8004f42:	009b      	lsls	r3, r3, #2
 8004f44:	440b      	add	r3, r1
 8004f46:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 8004f4a:	2200      	movs	r2, #0
 8004f4c:	701a      	strb	r2, [r3, #0]
    hpcd->OUT_ep[i].maxpacket = 0U;
 8004f4e:	7bfa      	ldrb	r2, [r7, #15]
 8004f50:	6879      	ldr	r1, [r7, #4]
 8004f52:	4613      	mov	r3, r2
 8004f54:	00db      	lsls	r3, r3, #3
 8004f56:	4413      	add	r3, r2
 8004f58:	009b      	lsls	r3, r3, #2
 8004f5a:	440b      	add	r3, r1
 8004f5c:	f503 7317 	add.w	r3, r3, #604	@ 0x25c
 8004f60:	2200      	movs	r2, #0
 8004f62:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_buff = 0U;
 8004f64:	7bfa      	ldrb	r2, [r7, #15]
 8004f66:	6879      	ldr	r1, [r7, #4]
 8004f68:	4613      	mov	r3, r2
 8004f6a:	00db      	lsls	r3, r3, #3
 8004f6c:	4413      	add	r3, r2
 8004f6e:	009b      	lsls	r3, r3, #2
 8004f70:	440b      	add	r3, r1
 8004f72:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 8004f76:	2200      	movs	r2, #0
 8004f78:	601a      	str	r2, [r3, #0]
    hpcd->OUT_ep[i].xfer_len = 0U;
 8004f7a:	7bfa      	ldrb	r2, [r7, #15]
 8004f7c:	6879      	ldr	r1, [r7, #4]
 8004f7e:	4613      	mov	r3, r2
 8004f80:	00db      	lsls	r3, r3, #3
 8004f82:	4413      	add	r3, r2
 8004f84:	009b      	lsls	r3, r3, #2
 8004f86:	440b      	add	r3, r1
 8004f88:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 8004f8c:	2200      	movs	r2, #0
 8004f8e:	601a      	str	r2, [r3, #0]
  for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 8004f90:	7bfb      	ldrb	r3, [r7, #15]
 8004f92:	3301      	adds	r3, #1
 8004f94:	73fb      	strb	r3, [r7, #15]
 8004f96:	687b      	ldr	r3, [r7, #4]
 8004f98:	791b      	ldrb	r3, [r3, #4]
 8004f9a:	7bfa      	ldrb	r2, [r7, #15]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d3b5      	bcc.n	8004f0c <HAL_PCD_Init+0x142>
  }

  /* Init Device */
  if (USB_DevInit(hpcd->Instance, hpcd->Init) != HAL_OK)
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	6818      	ldr	r0, [r3, #0]
 8004fa4:	687b      	ldr	r3, [r7, #4]
 8004fa6:	7c1a      	ldrb	r2, [r3, #16]
 8004fa8:	f88d 2000 	strb.w	r2, [sp]
 8004fac:	3304      	adds	r3, #4
 8004fae:	cb0e      	ldmia	r3, {r1, r2, r3}
 8004fb0:	f004 f9b2 	bl	8009318 <USB_DevInit>
 8004fb4:	4603      	mov	r3, r0
 8004fb6:	2b00      	cmp	r3, #0
 8004fb8:	d005      	beq.n	8004fc6 <HAL_PCD_Init+0x1fc>
  {
    hpcd->State = HAL_PCD_STATE_ERROR;
 8004fba:	687b      	ldr	r3, [r7, #4]
 8004fbc:	2202      	movs	r2, #2
 8004fbe:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    return HAL_ERROR;
 8004fc2:	2301      	movs	r3, #1
 8004fc4:	e00c      	b.n	8004fe0 <HAL_PCD_Init+0x216>
  }

  hpcd->USB_Address = 0U;
 8004fc6:	687b      	ldr	r3, [r7, #4]
 8004fc8:	2200      	movs	r2, #0
 8004fca:	745a      	strb	r2, [r3, #17]
  hpcd->State = HAL_PCD_STATE_READY;
 8004fcc:	687b      	ldr	r3, [r7, #4]
 8004fce:	2201      	movs	r2, #1
 8004fd0:	f883 2495 	strb.w	r2, [r3, #1173]	@ 0x495
    (void)HAL_PCDEx_ActivateLPM(hpcd);
  }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
  (void)USB_DevDisconnect(hpcd->Instance);
 8004fd4:	687b      	ldr	r3, [r7, #4]
 8004fd6:	681b      	ldr	r3, [r3, #0]
 8004fd8:	4618      	mov	r0, r3
 8004fda:	f005 f9fc 	bl	800a3d6 <USB_DevDisconnect>

  return HAL_OK;
 8004fde:	2300      	movs	r3, #0
}
 8004fe0:	4618      	mov	r0, r3
 8004fe2:	3710      	adds	r7, #16
 8004fe4:	46bd      	mov	sp, r7
 8004fe6:	bd80      	pop	{r7, pc}

08004fe8 <HAL_PCD_Start>:
  * @brief  Start the USB device
  * @param  hpcd PCD handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_Start(PCD_HandleTypeDef *hpcd)
{
 8004fe8:	b580      	push	{r7, lr}
 8004fea:	b084      	sub	sp, #16
 8004fec:	af00      	add	r7, sp, #0
 8004fee:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8004ff0:	687b      	ldr	r3, [r7, #4]
 8004ff2:	681b      	ldr	r3, [r3, #0]
 8004ff4:	60fb      	str	r3, [r7, #12]

  __HAL_LOCK(hpcd);
 8004ff6:	687b      	ldr	r3, [r7, #4]
 8004ff8:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8004ffc:	2b01      	cmp	r3, #1
 8004ffe:	d101      	bne.n	8005004 <HAL_PCD_Start+0x1c>
 8005000:	2302      	movs	r3, #2
 8005002:	e022      	b.n	800504a <HAL_PCD_Start+0x62>
 8005004:	687b      	ldr	r3, [r7, #4]
 8005006:	2201      	movs	r2, #1
 8005008:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800500c:	68fb      	ldr	r3, [r7, #12]
 800500e:	68db      	ldr	r3, [r3, #12]
 8005010:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8005014:	2b00      	cmp	r3, #0
 8005016:	d009      	beq.n	800502c <HAL_PCD_Start+0x44>
      (hpcd->Init.battery_charging_enable == 1U))
 8005018:	687b      	ldr	r3, [r7, #4]
 800501a:	7b5b      	ldrb	r3, [r3, #13]
  if (((USBx->GUSBCFG & USB_OTG_GUSBCFG_PHYSEL) != 0U) &&
 800501c:	2b01      	cmp	r3, #1
 800501e:	d105      	bne.n	800502c <HAL_PCD_Start+0x44>
  {
    /* Enable USB Transceiver */
    USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 8005020:	68fb      	ldr	r3, [r7, #12]
 8005022:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8005024:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 8005028:	68fb      	ldr	r3, [r7, #12]
 800502a:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  __HAL_PCD_ENABLE(hpcd);
 800502c:	687b      	ldr	r3, [r7, #4]
 800502e:	681b      	ldr	r3, [r3, #0]
 8005030:	4618      	mov	r0, r3
 8005032:	f004 f903 	bl	800923c <USB_EnableGlobalInt>
  (void)USB_DevConnect(hpcd->Instance);
 8005036:	687b      	ldr	r3, [r7, #4]
 8005038:	681b      	ldr	r3, [r3, #0]
 800503a:	4618      	mov	r0, r3
 800503c:	f005 f9aa 	bl	800a394 <USB_DevConnect>
  __HAL_UNLOCK(hpcd);
 8005040:	687b      	ldr	r3, [r7, #4]
 8005042:	2200      	movs	r2, #0
 8005044:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005048:	2300      	movs	r3, #0
}
 800504a:	4618      	mov	r0, r3
 800504c:	3710      	adds	r7, #16
 800504e:	46bd      	mov	sp, r7
 8005050:	bd80      	pop	{r7, pc}

08005052 <HAL_PCD_IRQHandler>:
  * @brief  Handles PCD interrupt request.
  * @param  hpcd PCD handle
  * @retval HAL status
  */
void HAL_PCD_IRQHandler(PCD_HandleTypeDef *hpcd)
{
 8005052:	b590      	push	{r4, r7, lr}
 8005054:	b08d      	sub	sp, #52	@ 0x34
 8005056:	af00      	add	r7, sp, #0
 8005058:	6078      	str	r0, [r7, #4]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 800505a:	687b      	ldr	r3, [r7, #4]
 800505c:	681b      	ldr	r3, [r3, #0]
 800505e:	623b      	str	r3, [r7, #32]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005060:	6a3b      	ldr	r3, [r7, #32]
 8005062:	61fb      	str	r3, [r7, #28]
  uint32_t epnum;
  uint32_t fifoemptymsk;
  uint32_t RegVal;

  /* ensure that we are in device mode */
  if (USB_GetMode(hpcd->Instance) == USB_OTG_MODE_DEVICE)
 8005064:	687b      	ldr	r3, [r7, #4]
 8005066:	681b      	ldr	r3, [r3, #0]
 8005068:	4618      	mov	r0, r3
 800506a:	f005 fa68 	bl	800a53e <USB_GetMode>
 800506e:	4603      	mov	r3, r0
 8005070:	2b00      	cmp	r3, #0
 8005072:	f040 848c 	bne.w	800598e <HAL_PCD_IRQHandler+0x93c>
  {
    /* avoid spurious interrupt */
    if (__HAL_PCD_IS_INVALID_INTERRUPT(hpcd))
 8005076:	687b      	ldr	r3, [r7, #4]
 8005078:	681b      	ldr	r3, [r3, #0]
 800507a:	4618      	mov	r0, r3
 800507c:	f005 f9cc 	bl	800a418 <USB_ReadInterrupts>
 8005080:	4603      	mov	r3, r0
 8005082:	2b00      	cmp	r3, #0
 8005084:	f000 8482 	beq.w	800598c <HAL_PCD_IRQHandler+0x93a>
    {
      return;
    }

    /* store current frame number */
    hpcd->FrameNumber = (USBx_DEVICE->DSTS & USB_OTG_DSTS_FNSOF_Msk) >> USB_OTG_DSTS_FNSOF_Pos;
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800508e:	689b      	ldr	r3, [r3, #8]
 8005090:	0a1b      	lsrs	r3, r3, #8
 8005092:	f3c3 020d 	ubfx	r2, r3, #0, #14
 8005096:	687b      	ldr	r3, [r7, #4]
 8005098:	f8c3 24d4 	str.w	r2, [r3, #1236]	@ 0x4d4

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_MMIS))
 800509c:	687b      	ldr	r3, [r7, #4]
 800509e:	681b      	ldr	r3, [r3, #0]
 80050a0:	4618      	mov	r0, r3
 80050a2:	f005 f9b9 	bl	800a418 <USB_ReadInterrupts>
 80050a6:	4603      	mov	r3, r0
 80050a8:	f003 0302 	and.w	r3, r3, #2
 80050ac:	2b02      	cmp	r3, #2
 80050ae:	d107      	bne.n	80050c0 <HAL_PCD_IRQHandler+0x6e>
    {
      /* incorrect mode, acknowledge the interrupt */
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_MMIS);
 80050b0:	687b      	ldr	r3, [r7, #4]
 80050b2:	681b      	ldr	r3, [r3, #0]
 80050b4:	695a      	ldr	r2, [r3, #20]
 80050b6:	687b      	ldr	r3, [r7, #4]
 80050b8:	681b      	ldr	r3, [r3, #0]
 80050ba:	f002 0202 	and.w	r2, r2, #2
 80050be:	615a      	str	r2, [r3, #20]
    }

    /* Handle RxQLevel Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_RXFLVL))
 80050c0:	687b      	ldr	r3, [r7, #4]
 80050c2:	681b      	ldr	r3, [r3, #0]
 80050c4:	4618      	mov	r0, r3
 80050c6:	f005 f9a7 	bl	800a418 <USB_ReadInterrupts>
 80050ca:	4603      	mov	r3, r0
 80050cc:	f003 0310 	and.w	r3, r3, #16
 80050d0:	2b10      	cmp	r3, #16
 80050d2:	d161      	bne.n	8005198 <HAL_PCD_IRQHandler+0x146>
    {
      USB_MASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 80050d4:	687b      	ldr	r3, [r7, #4]
 80050d6:	681b      	ldr	r3, [r3, #0]
 80050d8:	699a      	ldr	r2, [r3, #24]
 80050da:	687b      	ldr	r3, [r7, #4]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	f022 0210 	bic.w	r2, r2, #16
 80050e2:	619a      	str	r2, [r3, #24]

      RegVal = USBx->GRXSTSP;
 80050e4:	6a3b      	ldr	r3, [r7, #32]
 80050e6:	6a1b      	ldr	r3, [r3, #32]
 80050e8:	61bb      	str	r3, [r7, #24]

      ep = &hpcd->OUT_ep[RegVal & USB_OTG_GRXSTSP_EPNUM];
 80050ea:	69bb      	ldr	r3, [r7, #24]
 80050ec:	f003 020f 	and.w	r2, r3, #15
 80050f0:	4613      	mov	r3, r2
 80050f2:	00db      	lsls	r3, r3, #3
 80050f4:	4413      	add	r3, r2
 80050f6:	009b      	lsls	r3, r3, #2
 80050f8:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 80050fc:	687a      	ldr	r2, [r7, #4]
 80050fe:	4413      	add	r3, r2
 8005100:	3304      	adds	r3, #4
 8005102:	617b      	str	r3, [r7, #20]

      if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) ==  STS_DATA_UPDT)
 8005104:	69bb      	ldr	r3, [r7, #24]
 8005106:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 800510a:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800510e:	d124      	bne.n	800515a <HAL_PCD_IRQHandler+0x108>
      {
        if ((RegVal & USB_OTG_GRXSTSP_BCNT) != 0U)
 8005110:	69ba      	ldr	r2, [r7, #24]
 8005112:	f647 73f0 	movw	r3, #32752	@ 0x7ff0
 8005116:	4013      	ands	r3, r2
 8005118:	2b00      	cmp	r3, #0
 800511a:	d035      	beq.n	8005188 <HAL_PCD_IRQHandler+0x136>
        {
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 800511c:	697b      	ldr	r3, [r7, #20]
 800511e:	68d9      	ldr	r1, [r3, #12]
                               (uint16_t)((RegVal & USB_OTG_GRXSTSP_BCNT) >> 4));
 8005120:	69bb      	ldr	r3, [r7, #24]
 8005122:	091b      	lsrs	r3, r3, #4
 8005124:	b29b      	uxth	r3, r3
          (void)USB_ReadPacket(USBx, ep->xfer_buff,
 8005126:	f3c3 030a 	ubfx	r3, r3, #0, #11
 800512a:	b29b      	uxth	r3, r3
 800512c:	461a      	mov	r2, r3
 800512e:	6a38      	ldr	r0, [r7, #32]
 8005130:	f004 ffde 	bl	800a0f0 <USB_ReadPacket>

          ep->xfer_buff += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005134:	697b      	ldr	r3, [r7, #20]
 8005136:	68da      	ldr	r2, [r3, #12]
 8005138:	69bb      	ldr	r3, [r7, #24]
 800513a:	091b      	lsrs	r3, r3, #4
 800513c:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005140:	441a      	add	r2, r3
 8005142:	697b      	ldr	r3, [r7, #20]
 8005144:	60da      	str	r2, [r3, #12]
          ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005146:	697b      	ldr	r3, [r7, #20]
 8005148:	695a      	ldr	r2, [r3, #20]
 800514a:	69bb      	ldr	r3, [r7, #24]
 800514c:	091b      	lsrs	r3, r3, #4
 800514e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005152:	441a      	add	r2, r3
 8005154:	697b      	ldr	r3, [r7, #20]
 8005156:	615a      	str	r2, [r3, #20]
 8005158:	e016      	b.n	8005188 <HAL_PCD_IRQHandler+0x136>
        }
      }
      else if (((RegVal & USB_OTG_GRXSTSP_PKTSTS) >> 17) == STS_SETUP_UPDT)
 800515a:	69bb      	ldr	r3, [r7, #24]
 800515c:	f403 13f0 	and.w	r3, r3, #1966080	@ 0x1e0000
 8005160:	f5b3 2f40 	cmp.w	r3, #786432	@ 0xc0000
 8005164:	d110      	bne.n	8005188 <HAL_PCD_IRQHandler+0x136>
      {
        (void)USB_ReadPacket(USBx, (uint8_t *)hpcd->Setup, 8U);
 8005166:	687b      	ldr	r3, [r7, #4]
 8005168:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800516c:	2208      	movs	r2, #8
 800516e:	4619      	mov	r1, r3
 8005170:	6a38      	ldr	r0, [r7, #32]
 8005172:	f004 ffbd 	bl	800a0f0 <USB_ReadPacket>
        ep->xfer_count += (RegVal & USB_OTG_GRXSTSP_BCNT) >> 4;
 8005176:	697b      	ldr	r3, [r7, #20]
 8005178:	695a      	ldr	r2, [r3, #20]
 800517a:	69bb      	ldr	r3, [r7, #24]
 800517c:	091b      	lsrs	r3, r3, #4
 800517e:	f3c3 030a 	ubfx	r3, r3, #0, #11
 8005182:	441a      	add	r2, r3
 8005184:	697b      	ldr	r3, [r7, #20]
 8005186:	615a      	str	r2, [r3, #20]
      else
      {
        /* ... */
      }

      USB_UNMASK_INTERRUPT(hpcd->Instance, USB_OTG_GINTSTS_RXFLVL);
 8005188:	687b      	ldr	r3, [r7, #4]
 800518a:	681b      	ldr	r3, [r3, #0]
 800518c:	699a      	ldr	r2, [r3, #24]
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	f042 0210 	orr.w	r2, r2, #16
 8005196:	619a      	str	r2, [r3, #24]
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OEPINT))
 8005198:	687b      	ldr	r3, [r7, #4]
 800519a:	681b      	ldr	r3, [r3, #0]
 800519c:	4618      	mov	r0, r3
 800519e:	f005 f93b 	bl	800a418 <USB_ReadInterrupts>
 80051a2:	4603      	mov	r3, r0
 80051a4:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 80051a8:	f5b3 2f00 	cmp.w	r3, #524288	@ 0x80000
 80051ac:	f040 80a7 	bne.w	80052fe <HAL_PCD_IRQHandler+0x2ac>
    {
      epnum = 0U;
 80051b0:	2300      	movs	r3, #0
 80051b2:	627b      	str	r3, [r7, #36]	@ 0x24

      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllOutEpInterrupt(hpcd->Instance);
 80051b4:	687b      	ldr	r3, [r7, #4]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	4618      	mov	r0, r3
 80051ba:	f005 f940 	bl	800a43e <USB_ReadDevAllOutEpInterrupt>
 80051be:	62b8      	str	r0, [r7, #40]	@ 0x28

      while (ep_intr != 0U)
 80051c0:	e099      	b.n	80052f6 <HAL_PCD_IRQHandler+0x2a4>
      {
        if ((ep_intr & 0x1U) != 0U)
 80051c2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80051c4:	f003 0301 	and.w	r3, r3, #1
 80051c8:	2b00      	cmp	r3, #0
 80051ca:	f000 808e 	beq.w	80052ea <HAL_PCD_IRQHandler+0x298>
        {
          epint = USB_ReadDevOutEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 80051ce:	687b      	ldr	r3, [r7, #4]
 80051d0:	681b      	ldr	r3, [r3, #0]
 80051d2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80051d4:	b2d2      	uxtb	r2, r2
 80051d6:	4611      	mov	r1, r2
 80051d8:	4618      	mov	r0, r3
 80051da:	f005 f964 	bl	800a4a6 <USB_ReadDevOutEPInterrupt>
 80051de:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DOEPINT_XFRC) == USB_OTG_DOEPINT_XFRC)
 80051e0:	693b      	ldr	r3, [r7, #16]
 80051e2:	f003 0301 	and.w	r3, r3, #1
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d00c      	beq.n	8005204 <HAL_PCD_IRQHandler+0x1b2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_XFRC);
 80051ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80051ec:	015a      	lsls	r2, r3, #5
 80051ee:	69fb      	ldr	r3, [r7, #28]
 80051f0:	4413      	add	r3, r2
 80051f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80051f6:	461a      	mov	r2, r3
 80051f8:	2301      	movs	r3, #1
 80051fa:	6093      	str	r3, [r2, #8]
            (void)PCD_EP_OutXfrComplete_int(hpcd, epnum);
 80051fc:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80051fe:	6878      	ldr	r0, [r7, #4]
 8005200:	f000 fea4 	bl	8005f4c <PCD_EP_OutXfrComplete_int>
          }

          if ((epint & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP)
 8005204:	693b      	ldr	r3, [r7, #16]
 8005206:	f003 0308 	and.w	r3, r3, #8
 800520a:	2b00      	cmp	r3, #0
 800520c:	d00c      	beq.n	8005228 <HAL_PCD_IRQHandler+0x1d6>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STUP);
 800520e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005210:	015a      	lsls	r2, r3, #5
 8005212:	69fb      	ldr	r3, [r7, #28]
 8005214:	4413      	add	r3, r2
 8005216:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800521a:	461a      	mov	r2, r3
 800521c:	2308      	movs	r3, #8
 800521e:	6093      	str	r3, [r2, #8]
            /* Class B setup phase done for previous decoded setup */
            (void)PCD_EP_OutSetupPacket_int(hpcd, epnum);
 8005220:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005222:	6878      	ldr	r0, [r7, #4]
 8005224:	f000 ff7a 	bl	800611c <PCD_EP_OutSetupPacket_int>
          }

          if ((epint & USB_OTG_DOEPINT_OTEPDIS) == USB_OTG_DOEPINT_OTEPDIS)
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	f003 0310 	and.w	r3, r3, #16
 800522e:	2b00      	cmp	r3, #0
 8005230:	d008      	beq.n	8005244 <HAL_PCD_IRQHandler+0x1f2>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPDIS);
 8005232:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005234:	015a      	lsls	r2, r3, #5
 8005236:	69fb      	ldr	r3, [r7, #28]
 8005238:	4413      	add	r3, r2
 800523a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800523e:	461a      	mov	r2, r3
 8005240:	2310      	movs	r3, #16
 8005242:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT Endpoint disable interrupt */
          if ((epint & USB_OTG_DOEPINT_EPDISD) == USB_OTG_DOEPINT_EPDISD)
 8005244:	693b      	ldr	r3, [r7, #16]
 8005246:	f003 0302 	and.w	r3, r3, #2
 800524a:	2b00      	cmp	r3, #0
 800524c:	d030      	beq.n	80052b0 <HAL_PCD_IRQHandler+0x25e>
          {
            if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == USB_OTG_GINTSTS_BOUTNAKEFF)
 800524e:	6a3b      	ldr	r3, [r7, #32]
 8005250:	695b      	ldr	r3, [r3, #20]
 8005252:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005256:	2b80      	cmp	r3, #128	@ 0x80
 8005258:	d109      	bne.n	800526e <HAL_PCD_IRQHandler+0x21c>
            {
              USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGONAK;
 800525a:	69fb      	ldr	r3, [r7, #28]
 800525c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005260:	685b      	ldr	r3, [r3, #4]
 8005262:	69fa      	ldr	r2, [r7, #28]
 8005264:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005268:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 800526c:	6053      	str	r3, [r2, #4]
            }

            ep = &hpcd->OUT_ep[epnum];
 800526e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005270:	4613      	mov	r3, r2
 8005272:	00db      	lsls	r3, r3, #3
 8005274:	4413      	add	r3, r2
 8005276:	009b      	lsls	r3, r3, #2
 8005278:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 800527c:	687a      	ldr	r2, [r7, #4]
 800527e:	4413      	add	r3, r2
 8005280:	3304      	adds	r3, #4
 8005282:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	78db      	ldrb	r3, [r3, #3]
 8005288:	2b01      	cmp	r3, #1
 800528a:	d108      	bne.n	800529e <HAL_PCD_IRQHandler+0x24c>
            {
              ep->is_iso_incomplete = 0U;
 800528c:	697b      	ldr	r3, [r7, #20]
 800528e:	2200      	movs	r2, #0
 8005290:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOOUTIncompleteCallback(hpcd, (uint8_t)epnum);
 8005292:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005294:	b2db      	uxtb	r3, r3
 8005296:	4619      	mov	r1, r3
 8005298:	6878      	ldr	r0, [r7, #4]
 800529a:	f008 f949 	bl	800d530 <HAL_PCD_ISOOUTIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_EPDISD);
 800529e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052a0:	015a      	lsls	r2, r3, #5
 80052a2:	69fb      	ldr	r3, [r7, #28]
 80052a4:	4413      	add	r3, r2
 80052a6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052aa:	461a      	mov	r2, r3
 80052ac:	2302      	movs	r3, #2
 80052ae:	6093      	str	r3, [r2, #8]
          }

          /* Clear Status Phase Received interrupt */
          if ((epint & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80052b0:	693b      	ldr	r3, [r7, #16]
 80052b2:	f003 0320 	and.w	r3, r3, #32
 80052b6:	2b00      	cmp	r3, #0
 80052b8:	d008      	beq.n	80052cc <HAL_PCD_IRQHandler+0x27a>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80052ba:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052bc:	015a      	lsls	r2, r3, #5
 80052be:	69fb      	ldr	r3, [r7, #28]
 80052c0:	4413      	add	r3, r2
 80052c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052c6:	461a      	mov	r2, r3
 80052c8:	2320      	movs	r3, #32
 80052ca:	6093      	str	r3, [r2, #8]
          }

          /* Clear OUT NAK interrupt */
          if ((epint & USB_OTG_DOEPINT_NAK) == USB_OTG_DOEPINT_NAK)
 80052cc:	693b      	ldr	r3, [r7, #16]
 80052ce:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80052d2:	2b00      	cmp	r3, #0
 80052d4:	d009      	beq.n	80052ea <HAL_PCD_IRQHandler+0x298>
          {
            CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_NAK);
 80052d6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052d8:	015a      	lsls	r2, r3, #5
 80052da:	69fb      	ldr	r3, [r7, #28]
 80052dc:	4413      	add	r3, r2
 80052de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80052e2:	461a      	mov	r2, r3
 80052e4:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 80052e8:	6093      	str	r3, [r2, #8]
          }
        }
        epnum++;
 80052ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80052ec:	3301      	adds	r3, #1
 80052ee:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80052f0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052f2:	085b      	lsrs	r3, r3, #1
 80052f4:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80052f6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80052f8:	2b00      	cmp	r3, #0
 80052fa:	f47f af62 	bne.w	80051c2 <HAL_PCD_IRQHandler+0x170>
      }
    }

    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IEPINT))
 80052fe:	687b      	ldr	r3, [r7, #4]
 8005300:	681b      	ldr	r3, [r3, #0]
 8005302:	4618      	mov	r0, r3
 8005304:	f005 f888 	bl	800a418 <USB_ReadInterrupts>
 8005308:	4603      	mov	r3, r0
 800530a:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 800530e:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 8005312:	f040 80db 	bne.w	80054cc <HAL_PCD_IRQHandler+0x47a>
    {
      /* Read in the device interrupt bits */
      ep_intr = USB_ReadDevAllInEpInterrupt(hpcd->Instance);
 8005316:	687b      	ldr	r3, [r7, #4]
 8005318:	681b      	ldr	r3, [r3, #0]
 800531a:	4618      	mov	r0, r3
 800531c:	f005 f8a9 	bl	800a472 <USB_ReadDevAllInEpInterrupt>
 8005320:	62b8      	str	r0, [r7, #40]	@ 0x28

      epnum = 0U;
 8005322:	2300      	movs	r3, #0
 8005324:	627b      	str	r3, [r7, #36]	@ 0x24

      while (ep_intr != 0U)
 8005326:	e0cd      	b.n	80054c4 <HAL_PCD_IRQHandler+0x472>
      {
        if ((ep_intr & 0x1U) != 0U) /* In ITR */
 8005328:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800532a:	f003 0301 	and.w	r3, r3, #1
 800532e:	2b00      	cmp	r3, #0
 8005330:	f000 80c2 	beq.w	80054b8 <HAL_PCD_IRQHandler+0x466>
        {
          epint = USB_ReadDevInEPInterrupt(hpcd->Instance, (uint8_t)epnum);
 8005334:	687b      	ldr	r3, [r7, #4]
 8005336:	681b      	ldr	r3, [r3, #0]
 8005338:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800533a:	b2d2      	uxtb	r2, r2
 800533c:	4611      	mov	r1, r2
 800533e:	4618      	mov	r0, r3
 8005340:	f005 f8cf 	bl	800a4e2 <USB_ReadDevInEPInterrupt>
 8005344:	6138      	str	r0, [r7, #16]

          if ((epint & USB_OTG_DIEPINT_XFRC) == USB_OTG_DIEPINT_XFRC)
 8005346:	693b      	ldr	r3, [r7, #16]
 8005348:	f003 0301 	and.w	r3, r3, #1
 800534c:	2b00      	cmp	r3, #0
 800534e:	d057      	beq.n	8005400 <HAL_PCD_IRQHandler+0x3ae>
          {
            fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005350:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005352:	f003 030f 	and.w	r3, r3, #15
 8005356:	2201      	movs	r2, #1
 8005358:	fa02 f303 	lsl.w	r3, r2, r3
 800535c:	60fb      	str	r3, [r7, #12]
            USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 800535e:	69fb      	ldr	r3, [r7, #28]
 8005360:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005364:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	43db      	mvns	r3, r3
 800536a:	69f9      	ldr	r1, [r7, #28]
 800536c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005370:	4013      	ands	r3, r2
 8005372:	634b      	str	r3, [r1, #52]	@ 0x34

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_XFRC);
 8005374:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005376:	015a      	lsls	r2, r3, #5
 8005378:	69fb      	ldr	r3, [r7, #28]
 800537a:	4413      	add	r3, r2
 800537c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005380:	461a      	mov	r2, r3
 8005382:	2301      	movs	r3, #1
 8005384:	6093      	str	r3, [r2, #8]

            if (hpcd->Init.dma_enable == 1U)
 8005386:	687b      	ldr	r3, [r7, #4]
 8005388:	799b      	ldrb	r3, [r3, #6]
 800538a:	2b01      	cmp	r3, #1
 800538c:	d132      	bne.n	80053f4 <HAL_PCD_IRQHandler+0x3a2>
            {
              hpcd->IN_ep[epnum].xfer_buff += hpcd->IN_ep[epnum].maxpacket;
 800538e:	6879      	ldr	r1, [r7, #4]
 8005390:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005392:	4613      	mov	r3, r2
 8005394:	00db      	lsls	r3, r3, #3
 8005396:	4413      	add	r3, r2
 8005398:	009b      	lsls	r3, r3, #2
 800539a:	440b      	add	r3, r1
 800539c:	3320      	adds	r3, #32
 800539e:	6819      	ldr	r1, [r3, #0]
 80053a0:	6878      	ldr	r0, [r7, #4]
 80053a2:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053a4:	4613      	mov	r3, r2
 80053a6:	00db      	lsls	r3, r3, #3
 80053a8:	4413      	add	r3, r2
 80053aa:	009b      	lsls	r3, r3, #2
 80053ac:	4403      	add	r3, r0
 80053ae:	331c      	adds	r3, #28
 80053b0:	681b      	ldr	r3, [r3, #0]
 80053b2:	4419      	add	r1, r3
 80053b4:	6878      	ldr	r0, [r7, #4]
 80053b6:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053b8:	4613      	mov	r3, r2
 80053ba:	00db      	lsls	r3, r3, #3
 80053bc:	4413      	add	r3, r2
 80053be:	009b      	lsls	r3, r3, #2
 80053c0:	4403      	add	r3, r0
 80053c2:	3320      	adds	r3, #32
 80053c4:	6019      	str	r1, [r3, #0]

              /* this is ZLP, so prepare EP0 for next setup */
              if ((epnum == 0U) && (hpcd->IN_ep[epnum].xfer_len == 0U))
 80053c6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053c8:	2b00      	cmp	r3, #0
 80053ca:	d113      	bne.n	80053f4 <HAL_PCD_IRQHandler+0x3a2>
 80053cc:	6879      	ldr	r1, [r7, #4]
 80053ce:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80053d0:	4613      	mov	r3, r2
 80053d2:	00db      	lsls	r3, r3, #3
 80053d4:	4413      	add	r3, r2
 80053d6:	009b      	lsls	r3, r3, #2
 80053d8:	440b      	add	r3, r1
 80053da:	3324      	adds	r3, #36	@ 0x24
 80053dc:	681b      	ldr	r3, [r3, #0]
 80053de:	2b00      	cmp	r3, #0
 80053e0:	d108      	bne.n	80053f4 <HAL_PCD_IRQHandler+0x3a2>
              {
                /* prepare to rx more setup packets */
                (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 80053e2:	687b      	ldr	r3, [r7, #4]
 80053e4:	6818      	ldr	r0, [r3, #0]
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80053ec:	461a      	mov	r2, r3
 80053ee:	2101      	movs	r1, #1
 80053f0:	f005 f8d6 	bl	800a5a0 <USB_EP0_OutStart>
            }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
            hpcd->DataInStageCallback(hpcd, (uint8_t)epnum);
#else
            HAL_PCD_DataInStageCallback(hpcd, (uint8_t)epnum);
 80053f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80053f6:	b2db      	uxtb	r3, r3
 80053f8:	4619      	mov	r1, r3
 80053fa:	6878      	ldr	r0, [r7, #4]
 80053fc:	f008 f813 	bl	800d426 <HAL_PCD_DataInStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
          }
          if ((epint & USB_OTG_DIEPINT_TOC) == USB_OTG_DIEPINT_TOC)
 8005400:	693b      	ldr	r3, [r7, #16]
 8005402:	f003 0308 	and.w	r3, r3, #8
 8005406:	2b00      	cmp	r3, #0
 8005408:	d008      	beq.n	800541c <HAL_PCD_IRQHandler+0x3ca>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_TOC);
 800540a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800540c:	015a      	lsls	r2, r3, #5
 800540e:	69fb      	ldr	r3, [r7, #28]
 8005410:	4413      	add	r3, r2
 8005412:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005416:	461a      	mov	r2, r3
 8005418:	2308      	movs	r3, #8
 800541a:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_ITTXFE) == USB_OTG_DIEPINT_ITTXFE)
 800541c:	693b      	ldr	r3, [r7, #16]
 800541e:	f003 0310 	and.w	r3, r3, #16
 8005422:	2b00      	cmp	r3, #0
 8005424:	d008      	beq.n	8005438 <HAL_PCD_IRQHandler+0x3e6>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_ITTXFE);
 8005426:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005428:	015a      	lsls	r2, r3, #5
 800542a:	69fb      	ldr	r3, [r7, #28]
 800542c:	4413      	add	r3, r2
 800542e:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005432:	461a      	mov	r2, r3
 8005434:	2310      	movs	r3, #16
 8005436:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_INEPNE) == USB_OTG_DIEPINT_INEPNE)
 8005438:	693b      	ldr	r3, [r7, #16]
 800543a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800543e:	2b00      	cmp	r3, #0
 8005440:	d008      	beq.n	8005454 <HAL_PCD_IRQHandler+0x402>
          {
            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_INEPNE);
 8005442:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005444:	015a      	lsls	r2, r3, #5
 8005446:	69fb      	ldr	r3, [r7, #28]
 8005448:	4413      	add	r3, r2
 800544a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800544e:	461a      	mov	r2, r3
 8005450:	2340      	movs	r3, #64	@ 0x40
 8005452:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_EPDISD) == USB_OTG_DIEPINT_EPDISD)
 8005454:	693b      	ldr	r3, [r7, #16]
 8005456:	f003 0302 	and.w	r3, r3, #2
 800545a:	2b00      	cmp	r3, #0
 800545c:	d023      	beq.n	80054a6 <HAL_PCD_IRQHandler+0x454>
          {
            (void)USB_FlushTxFifo(USBx, epnum);
 800545e:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 8005460:	6a38      	ldr	r0, [r7, #32]
 8005462:	f004 f8bd 	bl	80095e0 <USB_FlushTxFifo>

            ep = &hpcd->IN_ep[epnum];
 8005466:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8005468:	4613      	mov	r3, r2
 800546a:	00db      	lsls	r3, r3, #3
 800546c:	4413      	add	r3, r2
 800546e:	009b      	lsls	r3, r3, #2
 8005470:	3310      	adds	r3, #16
 8005472:	687a      	ldr	r2, [r7, #4]
 8005474:	4413      	add	r3, r2
 8005476:	3304      	adds	r3, #4
 8005478:	617b      	str	r3, [r7, #20]

            if (ep->is_iso_incomplete == 1U)
 800547a:	697b      	ldr	r3, [r7, #20]
 800547c:	78db      	ldrb	r3, [r3, #3]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d108      	bne.n	8005494 <HAL_PCD_IRQHandler+0x442>
            {
              ep->is_iso_incomplete = 0U;
 8005482:	697b      	ldr	r3, [r7, #20]
 8005484:	2200      	movs	r2, #0
 8005486:	70da      	strb	r2, [r3, #3]

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
              hpcd->ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
#else
              HAL_PCD_ISOINIncompleteCallback(hpcd, (uint8_t)epnum);
 8005488:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800548a:	b2db      	uxtb	r3, r3
 800548c:	4619      	mov	r1, r3
 800548e:	6878      	ldr	r0, [r7, #4]
 8005490:	f008 f860 	bl	800d554 <HAL_PCD_ISOINIncompleteCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
            }

            CLEAR_IN_EP_INTR(epnum, USB_OTG_DIEPINT_EPDISD);
 8005494:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005496:	015a      	lsls	r2, r3, #5
 8005498:	69fb      	ldr	r3, [r7, #28]
 800549a:	4413      	add	r3, r2
 800549c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80054a0:	461a      	mov	r2, r3
 80054a2:	2302      	movs	r3, #2
 80054a4:	6093      	str	r3, [r2, #8]
          }
          if ((epint & USB_OTG_DIEPINT_TXFE) == USB_OTG_DIEPINT_TXFE)
 80054a6:	693b      	ldr	r3, [r7, #16]
 80054a8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80054ac:	2b00      	cmp	r3, #0
 80054ae:	d003      	beq.n	80054b8 <HAL_PCD_IRQHandler+0x466>
          {
            (void)PCD_WriteEmptyTxFifo(hpcd, epnum);
 80054b0:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 80054b2:	6878      	ldr	r0, [r7, #4]
 80054b4:	f000 fcbd 	bl	8005e32 <PCD_WriteEmptyTxFifo>
          }
        }
        epnum++;
 80054b8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80054ba:	3301      	adds	r3, #1
 80054bc:	627b      	str	r3, [r7, #36]	@ 0x24
        ep_intr >>= 1U;
 80054be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c0:	085b      	lsrs	r3, r3, #1
 80054c2:	62bb      	str	r3, [r7, #40]	@ 0x28
      while (ep_intr != 0U)
 80054c4:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	f47f af2e 	bne.w	8005328 <HAL_PCD_IRQHandler+0x2d6>
      }
    }

    /* Handle Resume Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT))
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	4618      	mov	r0, r3
 80054d2:	f004 ffa1 	bl	800a418 <USB_ReadInterrupts>
 80054d6:	4603      	mov	r3, r0
 80054d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80054dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80054e0:	d122      	bne.n	8005528 <HAL_PCD_IRQHandler+0x4d6>
    {
      /* Clear the Remote Wake-up Signaling */
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 80054e2:	69fb      	ldr	r3, [r7, #28]
 80054e4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80054e8:	685b      	ldr	r3, [r3, #4]
 80054ea:	69fa      	ldr	r2, [r7, #28]
 80054ec:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80054f0:	f023 0301 	bic.w	r3, r3, #1
 80054f4:	6053      	str	r3, [r2, #4]

      if (hpcd->LPM_State == LPM_L1)
 80054f6:	687b      	ldr	r3, [r7, #4]
 80054f8:	f893 34cc 	ldrb.w	r3, [r3, #1228]	@ 0x4cc
 80054fc:	2b01      	cmp	r3, #1
 80054fe:	d108      	bne.n	8005512 <HAL_PCD_IRQHandler+0x4c0>
      {
        hpcd->LPM_State = LPM_L0;
 8005500:	687b      	ldr	r3, [r7, #4]
 8005502:	2200      	movs	r2, #0
 8005504:	f883 24cc 	strb.w	r2, [r3, #1228]	@ 0x4cc

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->LPMCallback(hpcd, PCD_LPM_L0_ACTIVE);
#else
        HAL_PCDEx_LPM_Callback(hpcd, PCD_LPM_L0_ACTIVE);
 8005508:	2100      	movs	r1, #0
 800550a:	6878      	ldr	r0, [r7, #4]
 800550c:	f000 fea4 	bl	8006258 <HAL_PCDEx_LPM_Callback>
 8005510:	e002      	b.n	8005518 <HAL_PCD_IRQHandler+0x4c6>
      else
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->ResumeCallback(hpcd);
#else
        HAL_PCD_ResumeCallback(hpcd);
 8005512:	6878      	ldr	r0, [r7, #4]
 8005514:	f007 fffe 	bl	800d514 <HAL_PCD_ResumeCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_WKUINT);
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	681b      	ldr	r3, [r3, #0]
 800551c:	695a      	ldr	r2, [r3, #20]
 800551e:	687b      	ldr	r3, [r7, #4]
 8005520:	681b      	ldr	r3, [r3, #0]
 8005522:	f002 4200 	and.w	r2, r2, #2147483648	@ 0x80000000
 8005526:	615a      	str	r2, [r3, #20]
    }

    /* Handle Suspend Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP))
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	681b      	ldr	r3, [r3, #0]
 800552c:	4618      	mov	r0, r3
 800552e:	f004 ff73 	bl	800a418 <USB_ReadInterrupts>
 8005532:	4603      	mov	r3, r0
 8005534:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8005538:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800553c:	d112      	bne.n	8005564 <HAL_PCD_IRQHandler+0x512>
    {
      if ((USBx_DEVICE->DSTS & USB_OTG_DSTS_SUSPSTS) == USB_OTG_DSTS_SUSPSTS)
 800553e:	69fb      	ldr	r3, [r7, #28]
 8005540:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005544:	689b      	ldr	r3, [r3, #8]
 8005546:	f003 0301 	and.w	r3, r3, #1
 800554a:	2b01      	cmp	r3, #1
 800554c:	d102      	bne.n	8005554 <HAL_PCD_IRQHandler+0x502>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->SuspendCallback(hpcd);
#else
        HAL_PCD_SuspendCallback(hpcd);
 800554e:	6878      	ldr	r0, [r7, #4]
 8005550:	f007 ffba 	bl	800d4c8 <HAL_PCD_SuspendCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBSUSP);
 8005554:	687b      	ldr	r3, [r7, #4]
 8005556:	681b      	ldr	r3, [r3, #0]
 8005558:	695a      	ldr	r2, [r3, #20]
 800555a:	687b      	ldr	r3, [r7, #4]
 800555c:	681b      	ldr	r3, [r3, #0]
 800555e:	f402 6200 	and.w	r2, r2, #2048	@ 0x800
 8005562:	615a      	str	r2, [r3, #20]
    }
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */
    /* Handle Reset Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_USBRST))
 8005564:	687b      	ldr	r3, [r7, #4]
 8005566:	681b      	ldr	r3, [r3, #0]
 8005568:	4618      	mov	r0, r3
 800556a:	f004 ff55 	bl	800a418 <USB_ReadInterrupts>
 800556e:	4603      	mov	r3, r0
 8005570:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005574:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8005578:	f040 80b7 	bne.w	80056ea <HAL_PCD_IRQHandler+0x698>
    {
      USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_RWUSIG;
 800557c:	69fb      	ldr	r3, [r7, #28]
 800557e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005582:	685b      	ldr	r3, [r3, #4]
 8005584:	69fa      	ldr	r2, [r7, #28]
 8005586:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800558a:	f023 0301 	bic.w	r3, r3, #1
 800558e:	6053      	str	r3, [r2, #4]
      (void)USB_FlushTxFifo(hpcd->Instance, 0x10U);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	681b      	ldr	r3, [r3, #0]
 8005594:	2110      	movs	r1, #16
 8005596:	4618      	mov	r0, r3
 8005598:	f004 f822 	bl	80095e0 <USB_FlushTxFifo>

      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800559c:	2300      	movs	r3, #0
 800559e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 80055a0:	e046      	b.n	8005630 <HAL_PCD_IRQHandler+0x5de>
      {
        USBx_INEP(i)->DIEPINT = 0xFB7FU;
 80055a2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055a4:	015a      	lsls	r2, r3, #5
 80055a6:	69fb      	ldr	r3, [r7, #28]
 80055a8:	4413      	add	r3, r2
 80055aa:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055ae:	461a      	mov	r2, r3
 80055b0:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80055b4:	6093      	str	r3, [r2, #8]
        USBx_INEP(i)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 80055b6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055b8:	015a      	lsls	r2, r3, #5
 80055ba:	69fb      	ldr	r3, [r7, #28]
 80055bc:	4413      	add	r3, r2
 80055be:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80055c2:	681b      	ldr	r3, [r3, #0]
 80055c4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055c6:	0151      	lsls	r1, r2, #5
 80055c8:	69fa      	ldr	r2, [r7, #28]
 80055ca:	440a      	add	r2, r1
 80055cc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80055d0:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 80055d4:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPINT = 0xFB7FU;
 80055d6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055d8:	015a      	lsls	r2, r3, #5
 80055da:	69fb      	ldr	r3, [r7, #28]
 80055dc:	4413      	add	r3, r2
 80055de:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055e2:	461a      	mov	r2, r3
 80055e4:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80055e8:	6093      	str	r3, [r2, #8]
        USBx_OUTEP(i)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 80055ea:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80055ec:	015a      	lsls	r2, r3, #5
 80055ee:	69fb      	ldr	r3, [r7, #28]
 80055f0:	4413      	add	r3, r2
 80055f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80055f6:	681b      	ldr	r3, [r3, #0]
 80055f8:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80055fa:	0151      	lsls	r1, r2, #5
 80055fc:	69fa      	ldr	r2, [r7, #28]
 80055fe:	440a      	add	r2, r1
 8005600:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005604:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 8005608:	6013      	str	r3, [r2, #0]
        USBx_OUTEP(i)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 800560a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800560c:	015a      	lsls	r2, r3, #5
 800560e:	69fb      	ldr	r3, [r7, #28]
 8005610:	4413      	add	r3, r2
 8005612:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005616:	681b      	ldr	r3, [r3, #0]
 8005618:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800561a:	0151      	lsls	r1, r2, #5
 800561c:	69fa      	ldr	r2, [r7, #28]
 800561e:	440a      	add	r2, r1
 8005620:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8005624:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8005628:	6013      	str	r3, [r2, #0]
      for (i = 0U; i < hpcd->Init.dev_endpoints; i++)
 800562a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800562c:	3301      	adds	r3, #1
 800562e:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8005630:	687b      	ldr	r3, [r7, #4]
 8005632:	791b      	ldrb	r3, [r3, #4]
 8005634:	461a      	mov	r2, r3
 8005636:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8005638:	4293      	cmp	r3, r2
 800563a:	d3b2      	bcc.n	80055a2 <HAL_PCD_IRQHandler+0x550>
      }
      USBx_DEVICE->DAINTMSK |= 0x10001U;
 800563c:	69fb      	ldr	r3, [r7, #28]
 800563e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005642:	69db      	ldr	r3, [r3, #28]
 8005644:	69fa      	ldr	r2, [r7, #28]
 8005646:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800564a:	f043 1301 	orr.w	r3, r3, #65537	@ 0x10001
 800564e:	61d3      	str	r3, [r2, #28]

      if (hpcd->Init.use_dedicated_ep1 != 0U)
 8005650:	687b      	ldr	r3, [r7, #4]
 8005652:	7bdb      	ldrb	r3, [r3, #15]
 8005654:	2b00      	cmp	r3, #0
 8005656:	d016      	beq.n	8005686 <HAL_PCD_IRQHandler+0x634>
      {
        USBx_DEVICE->DOUTEP1MSK |= USB_OTG_DOEPMSK_STUPM |
 8005658:	69fb      	ldr	r3, [r7, #28]
 800565a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800565e:	f8d3 3084 	ldr.w	r3, [r3, #132]	@ 0x84
 8005662:	69fa      	ldr	r2, [r7, #28]
 8005664:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005668:	f043 030b 	orr.w	r3, r3, #11
 800566c:	f8c2 3084 	str.w	r3, [r2, #132]	@ 0x84
                                   USB_OTG_DOEPMSK_XFRCM |
                                   USB_OTG_DOEPMSK_EPDM;

        USBx_DEVICE->DINEP1MSK |= USB_OTG_DIEPMSK_TOM |
 8005670:	69fb      	ldr	r3, [r7, #28]
 8005672:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005676:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005678:	69fa      	ldr	r2, [r7, #28]
 800567a:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800567e:	f043 030b 	orr.w	r3, r3, #11
 8005682:	6453      	str	r3, [r2, #68]	@ 0x44
 8005684:	e015      	b.n	80056b2 <HAL_PCD_IRQHandler+0x660>
                                  USB_OTG_DIEPMSK_XFRCM |
                                  USB_OTG_DIEPMSK_EPDM;
      }
      else
      {
        USBx_DEVICE->DOEPMSK |= USB_OTG_DOEPMSK_STUPM |
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800568c:	695b      	ldr	r3, [r3, #20]
 800568e:	69fa      	ldr	r2, [r7, #28]
 8005690:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8005694:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8005698:	f043 032b 	orr.w	r3, r3, #43	@ 0x2b
 800569c:	6153      	str	r3, [r2, #20]
                                USB_OTG_DOEPMSK_XFRCM |
                                USB_OTG_DOEPMSK_EPDM |
                                USB_OTG_DOEPMSK_OTEPSPRM |
                                USB_OTG_DOEPMSK_NAKM;

        USBx_DEVICE->DIEPMSK |= USB_OTG_DIEPMSK_TOM |
 800569e:	69fb      	ldr	r3, [r7, #28]
 80056a0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056a4:	691b      	ldr	r3, [r3, #16]
 80056a6:	69fa      	ldr	r2, [r7, #28]
 80056a8:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056ac:	f043 030b 	orr.w	r3, r3, #11
 80056b0:	6113      	str	r3, [r2, #16]
                                USB_OTG_DIEPMSK_XFRCM |
                                USB_OTG_DIEPMSK_EPDM;
      }

      /* Set Default Address to 0 */
      USBx_DEVICE->DCFG &= ~USB_OTG_DCFG_DAD;
 80056b2:	69fb      	ldr	r3, [r7, #28]
 80056b4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	69fa      	ldr	r2, [r7, #28]
 80056bc:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80056c0:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 80056c4:	6013      	str	r3, [r2, #0]

      /* setup EP0 to receive SETUP packets */
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6818      	ldr	r0, [r3, #0]
 80056ca:	687b      	ldr	r3, [r7, #4]
 80056cc:	7999      	ldrb	r1, [r3, #6]
                             (uint8_t *)hpcd->Setup);
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
      (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable,
 80056d4:	461a      	mov	r2, r3
 80056d6:	f004 ff63 	bl	800a5a0 <USB_EP0_OutStart>

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_USBRST);
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	681b      	ldr	r3, [r3, #0]
 80056de:	695a      	ldr	r2, [r3, #20]
 80056e0:	687b      	ldr	r3, [r7, #4]
 80056e2:	681b      	ldr	r3, [r3, #0]
 80056e4:	f402 5280 	and.w	r2, r2, #4096	@ 0x1000
 80056e8:	615a      	str	r2, [r3, #20]
    }

    /* Handle Enumeration done Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE))
 80056ea:	687b      	ldr	r3, [r7, #4]
 80056ec:	681b      	ldr	r3, [r3, #0]
 80056ee:	4618      	mov	r0, r3
 80056f0:	f004 fe92 	bl	800a418 <USB_ReadInterrupts>
 80056f4:	4603      	mov	r3, r0
 80056f6:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 80056fa:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 80056fe:	d123      	bne.n	8005748 <HAL_PCD_IRQHandler+0x6f6>
    {
      (void)USB_ActivateSetup(hpcd->Instance);
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	681b      	ldr	r3, [r3, #0]
 8005704:	4618      	mov	r0, r3
 8005706:	f004 ff28 	bl	800a55a <USB_ActivateSetup>
      hpcd->Init.speed = USB_GetDevSpeed(hpcd->Instance);
 800570a:	687b      	ldr	r3, [r7, #4]
 800570c:	681b      	ldr	r3, [r3, #0]
 800570e:	4618      	mov	r0, r3
 8005710:	f003 ffdf 	bl	80096d2 <USB_GetDevSpeed>
 8005714:	4603      	mov	r3, r0
 8005716:	461a      	mov	r2, r3
 8005718:	687b      	ldr	r3, [r7, #4]
 800571a:	71da      	strb	r2, [r3, #7]

      /* Set USB Turnaround time */
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800571c:	687b      	ldr	r3, [r7, #4]
 800571e:	681c      	ldr	r4, [r3, #0]
 8005720:	f001 fa0a 	bl	8006b38 <HAL_RCC_GetHCLKFreq>
 8005724:	4601      	mov	r1, r0
                                  HAL_RCC_GetHCLKFreq(),
                                  (uint8_t)hpcd->Init.speed);
 8005726:	687b      	ldr	r3, [r7, #4]
 8005728:	79db      	ldrb	r3, [r3, #7]
      (void)USB_SetTurnaroundTime(hpcd->Instance,
 800572a:	461a      	mov	r2, r3
 800572c:	4620      	mov	r0, r4
 800572e:	f003 fce3 	bl	80090f8 <USB_SetTurnaroundTime>

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ResetCallback(hpcd);
#else
      HAL_PCD_ResetCallback(hpcd);
 8005732:	6878      	ldr	r0, [r7, #4]
 8005734:	f007 fe9f 	bl	800d476 <HAL_PCD_ResetCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_ENUMDNE);
 8005738:	687b      	ldr	r3, [r7, #4]
 800573a:	681b      	ldr	r3, [r3, #0]
 800573c:	695a      	ldr	r2, [r3, #20]
 800573e:	687b      	ldr	r3, [r7, #4]
 8005740:	681b      	ldr	r3, [r3, #0]
 8005742:	f402 5200 	and.w	r2, r2, #8192	@ 0x2000
 8005746:	615a      	str	r2, [r3, #20]
    }

    /* Handle SOF Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SOF))
 8005748:	687b      	ldr	r3, [r7, #4]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4618      	mov	r0, r3
 800574e:	f004 fe63 	bl	800a418 <USB_ReadInterrupts>
 8005752:	4603      	mov	r3, r0
 8005754:	f003 0308 	and.w	r3, r3, #8
 8005758:	2b08      	cmp	r3, #8
 800575a:	d10a      	bne.n	8005772 <HAL_PCD_IRQHandler+0x720>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->SOFCallback(hpcd);
#else
      HAL_PCD_SOFCallback(hpcd);
 800575c:	6878      	ldr	r0, [r7, #4]
 800575e:	f007 fe7c 	bl	800d45a <HAL_PCD_SOFCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SOF);
 8005762:	687b      	ldr	r3, [r7, #4]
 8005764:	681b      	ldr	r3, [r3, #0]
 8005766:	695a      	ldr	r2, [r3, #20]
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	681b      	ldr	r3, [r3, #0]
 800576c:	f002 0208 	and.w	r2, r2, #8
 8005770:	615a      	str	r2, [r3, #20]
    }

    /* Handle Global OUT NAK effective Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_BOUTNAKEFF))
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	4618      	mov	r0, r3
 8005778:	f004 fe4e 	bl	800a418 <USB_ReadInterrupts>
 800577c:	4603      	mov	r3, r0
 800577e:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8005782:	2b80      	cmp	r3, #128	@ 0x80
 8005784:	d123      	bne.n	80057ce <HAL_PCD_IRQHandler+0x77c>
    {
      USBx->GINTMSK &= ~USB_OTG_GINTMSK_GONAKEFFM;
 8005786:	6a3b      	ldr	r3, [r7, #32]
 8005788:	699b      	ldr	r3, [r3, #24]
 800578a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800578e:	6a3b      	ldr	r3, [r7, #32]
 8005790:	619a      	str	r2, [r3, #24]

      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005792:	2301      	movs	r3, #1
 8005794:	627b      	str	r3, [r7, #36]	@ 0x24
 8005796:	e014      	b.n	80057c2 <HAL_PCD_IRQHandler+0x770>
      {
        if (hpcd->OUT_ep[epnum].is_iso_incomplete == 1U)
 8005798:	6879      	ldr	r1, [r7, #4]
 800579a:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800579c:	4613      	mov	r3, r2
 800579e:	00db      	lsls	r3, r3, #3
 80057a0:	4413      	add	r3, r2
 80057a2:	009b      	lsls	r3, r3, #2
 80057a4:	440b      	add	r3, r1
 80057a6:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80057aa:	781b      	ldrb	r3, [r3, #0]
 80057ac:	2b01      	cmp	r3, #1
 80057ae:	d105      	bne.n	80057bc <HAL_PCD_IRQHandler+0x76a>
        {
          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)epnum);
 80057b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057b2:	b2db      	uxtb	r3, r3
 80057b4:	4619      	mov	r1, r3
 80057b6:	6878      	ldr	r0, [r7, #4]
 80057b8:	f000 fb0a 	bl	8005dd0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80057bc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057be:	3301      	adds	r3, #1
 80057c0:	627b      	str	r3, [r7, #36]	@ 0x24
 80057c2:	687b      	ldr	r3, [r7, #4]
 80057c4:	791b      	ldrb	r3, [r3, #4]
 80057c6:	461a      	mov	r2, r3
 80057c8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ca:	4293      	cmp	r3, r2
 80057cc:	d3e4      	bcc.n	8005798 <HAL_PCD_IRQHandler+0x746>
        }
      }
    }

    /* Handle Incomplete ISO IN Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR))
 80057ce:	687b      	ldr	r3, [r7, #4]
 80057d0:	681b      	ldr	r3, [r3, #0]
 80057d2:	4618      	mov	r0, r3
 80057d4:	f004 fe20 	bl	800a418 <USB_ReadInterrupts>
 80057d8:	4603      	mov	r3, r0
 80057da:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 80057de:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80057e2:	d13c      	bne.n	800585e <HAL_PCD_IRQHandler+0x80c>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 80057e4:	2301      	movs	r3, #1
 80057e6:	627b      	str	r3, [r7, #36]	@ 0x24
 80057e8:	e02b      	b.n	8005842 <HAL_PCD_IRQHandler+0x7f0>
      {
        RegVal = USBx_INEP(epnum)->DIEPCTL;
 80057ea:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80057ec:	015a      	lsls	r2, r3, #5
 80057ee:	69fb      	ldr	r3, [r7, #28]
 80057f0:	4413      	add	r3, r2
 80057f2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	61bb      	str	r3, [r7, #24]

        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 80057fa:	6879      	ldr	r1, [r7, #4]
 80057fc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80057fe:	4613      	mov	r3, r2
 8005800:	00db      	lsls	r3, r3, #3
 8005802:	4413      	add	r3, r2
 8005804:	009b      	lsls	r3, r3, #2
 8005806:	440b      	add	r3, r1
 8005808:	3318      	adds	r3, #24
 800580a:	781b      	ldrb	r3, [r3, #0]
 800580c:	2b01      	cmp	r3, #1
 800580e:	d115      	bne.n	800583c <HAL_PCD_IRQHandler+0x7ea>
            ((RegVal & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA))
 8005810:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->IN_ep[epnum].type == EP_TYPE_ISOC) &&
 8005812:	2b00      	cmp	r3, #0
 8005814:	da12      	bge.n	800583c <HAL_PCD_IRQHandler+0x7ea>
        {
          hpcd->IN_ep[epnum].is_iso_incomplete = 1U;
 8005816:	6879      	ldr	r1, [r7, #4]
 8005818:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800581a:	4613      	mov	r3, r2
 800581c:	00db      	lsls	r3, r3, #3
 800581e:	4413      	add	r3, r2
 8005820:	009b      	lsls	r3, r3, #2
 8005822:	440b      	add	r3, r1
 8005824:	3317      	adds	r3, #23
 8005826:	2201      	movs	r2, #1
 8005828:	701a      	strb	r2, [r3, #0]

          /* Abort current transaction and disable the EP */
          (void)HAL_PCD_EP_Abort(hpcd, (uint8_t)(epnum | 0x80U));
 800582a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800582c:	b2db      	uxtb	r3, r3
 800582e:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8005832:	b2db      	uxtb	r3, r3
 8005834:	4619      	mov	r1, r3
 8005836:	6878      	ldr	r0, [r7, #4]
 8005838:	f000 faca 	bl	8005dd0 <HAL_PCD_EP_Abort>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 800583c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800583e:	3301      	adds	r3, #1
 8005840:	627b      	str	r3, [r7, #36]	@ 0x24
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	791b      	ldrb	r3, [r3, #4]
 8005846:	461a      	mov	r2, r3
 8005848:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800584a:	4293      	cmp	r3, r2
 800584c:	d3cd      	bcc.n	80057ea <HAL_PCD_IRQHandler+0x798>
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_IISOIXFR);
 800584e:	687b      	ldr	r3, [r7, #4]
 8005850:	681b      	ldr	r3, [r3, #0]
 8005852:	695a      	ldr	r2, [r3, #20]
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	f402 1280 	and.w	r2, r2, #1048576	@ 0x100000
 800585c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Incomplete ISO OUT Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT))
 800585e:	687b      	ldr	r3, [r7, #4]
 8005860:	681b      	ldr	r3, [r3, #0]
 8005862:	4618      	mov	r0, r3
 8005864:	f004 fdd8 	bl	800a418 <USB_ReadInterrupts>
 8005868:	4603      	mov	r3, r0
 800586a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800586e:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 8005872:	d156      	bne.n	8005922 <HAL_PCD_IRQHandler+0x8d0>
    {
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005874:	2301      	movs	r3, #1
 8005876:	627b      	str	r3, [r7, #36]	@ 0x24
 8005878:	e045      	b.n	8005906 <HAL_PCD_IRQHandler+0x8b4>
      {
        RegVal = USBx_OUTEP(epnum)->DOEPCTL;
 800587a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800587c:	015a      	lsls	r2, r3, #5
 800587e:	69fb      	ldr	r3, [r7, #28]
 8005880:	4413      	add	r3, r2
 8005882:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	61bb      	str	r3, [r7, #24]

        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 800588a:	6879      	ldr	r1, [r7, #4]
 800588c:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800588e:	4613      	mov	r3, r2
 8005890:	00db      	lsls	r3, r3, #3
 8005892:	4413      	add	r3, r2
 8005894:	009b      	lsls	r3, r3, #2
 8005896:	440b      	add	r3, r1
 8005898:	f503 7316 	add.w	r3, r3, #600	@ 0x258
 800589c:	781b      	ldrb	r3, [r3, #0]
 800589e:	2b01      	cmp	r3, #1
 80058a0:	d12e      	bne.n	8005900 <HAL_PCD_IRQHandler+0x8ae>
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80058a2:	69bb      	ldr	r3, [r7, #24]
        if ((hpcd->OUT_ep[epnum].type == EP_TYPE_ISOC) &&
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	da2b      	bge.n	8005900 <HAL_PCD_IRQHandler+0x8ae>
            (((RegVal & (0x1U << 16)) >> 16U) == (hpcd->FrameNumber & 0x1U)))
 80058a8:	69bb      	ldr	r3, [r7, #24]
 80058aa:	0c1a      	lsrs	r2, r3, #16
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	f8d3 34d4 	ldr.w	r3, [r3, #1236]	@ 0x4d4
 80058b2:	4053      	eors	r3, r2
 80058b4:	f003 0301 	and.w	r3, r3, #1
            ((RegVal & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA) &&
 80058b8:	2b00      	cmp	r3, #0
 80058ba:	d121      	bne.n	8005900 <HAL_PCD_IRQHandler+0x8ae>
        {
          hpcd->OUT_ep[epnum].is_iso_incomplete = 1U;
 80058bc:	6879      	ldr	r1, [r7, #4]
 80058be:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80058c0:	4613      	mov	r3, r2
 80058c2:	00db      	lsls	r3, r3, #3
 80058c4:	4413      	add	r3, r2
 80058c6:	009b      	lsls	r3, r3, #2
 80058c8:	440b      	add	r3, r1
 80058ca:	f203 2357 	addw	r3, r3, #599	@ 0x257
 80058ce:	2201      	movs	r2, #1
 80058d0:	701a      	strb	r2, [r3, #0]

          USBx->GINTMSK |= USB_OTG_GINTMSK_GONAKEFFM;
 80058d2:	6a3b      	ldr	r3, [r7, #32]
 80058d4:	699b      	ldr	r3, [r3, #24]
 80058d6:	f043 0280 	orr.w	r2, r3, #128	@ 0x80
 80058da:	6a3b      	ldr	r3, [r7, #32]
 80058dc:	619a      	str	r2, [r3, #24]

          if ((USBx->GINTSTS & USB_OTG_GINTSTS_BOUTNAKEFF) == 0U)
 80058de:	6a3b      	ldr	r3, [r7, #32]
 80058e0:	695b      	ldr	r3, [r3, #20]
 80058e2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80058e6:	2b00      	cmp	r3, #0
 80058e8:	d10a      	bne.n	8005900 <HAL_PCD_IRQHandler+0x8ae>
          {
            USBx_DEVICE->DCTL |= USB_OTG_DCTL_SGONAK;
 80058ea:	69fb      	ldr	r3, [r7, #28]
 80058ec:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80058f0:	685b      	ldr	r3, [r3, #4]
 80058f2:	69fa      	ldr	r2, [r7, #28]
 80058f4:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 80058f8:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80058fc:	6053      	str	r3, [r2, #4]
            break;
 80058fe:	e008      	b.n	8005912 <HAL_PCD_IRQHandler+0x8c0>
      for (epnum = 1U; epnum < hpcd->Init.dev_endpoints; epnum++)
 8005900:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8005902:	3301      	adds	r3, #1
 8005904:	627b      	str	r3, [r7, #36]	@ 0x24
 8005906:	687b      	ldr	r3, [r7, #4]
 8005908:	791b      	ldrb	r3, [r3, #4]
 800590a:	461a      	mov	r2, r3
 800590c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800590e:	4293      	cmp	r3, r2
 8005910:	d3b3      	bcc.n	800587a <HAL_PCD_IRQHandler+0x828>
          }
        }
      }

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_PXFR_INCOMPISOOUT);
 8005912:	687b      	ldr	r3, [r7, #4]
 8005914:	681b      	ldr	r3, [r3, #0]
 8005916:	695a      	ldr	r2, [r3, #20]
 8005918:	687b      	ldr	r3, [r7, #4]
 800591a:	681b      	ldr	r3, [r3, #0]
 800591c:	f402 1200 	and.w	r2, r2, #2097152	@ 0x200000
 8005920:	615a      	str	r2, [r3, #20]
    }

    /* Handle Connection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT))
 8005922:	687b      	ldr	r3, [r7, #4]
 8005924:	681b      	ldr	r3, [r3, #0]
 8005926:	4618      	mov	r0, r3
 8005928:	f004 fd76 	bl	800a418 <USB_ReadInterrupts>
 800592c:	4603      	mov	r3, r0
 800592e:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8005932:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8005936:	d10a      	bne.n	800594e <HAL_PCD_IRQHandler+0x8fc>
    {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->ConnectCallback(hpcd);
#else
      HAL_PCD_ConnectCallback(hpcd);
 8005938:	6878      	ldr	r0, [r7, #4]
 800593a:	f007 fe1d 	bl	800d578 <HAL_PCD_ConnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

      __HAL_PCD_CLEAR_FLAG(hpcd, USB_OTG_GINTSTS_SRQINT);
 800593e:	687b      	ldr	r3, [r7, #4]
 8005940:	681b      	ldr	r3, [r3, #0]
 8005942:	695a      	ldr	r2, [r3, #20]
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	f002 4280 	and.w	r2, r2, #1073741824	@ 0x40000000
 800594c:	615a      	str	r2, [r3, #20]
    }

    /* Handle Disconnection event Interrupt */
    if (__HAL_PCD_GET_FLAG(hpcd, USB_OTG_GINTSTS_OTGINT))
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	681b      	ldr	r3, [r3, #0]
 8005952:	4618      	mov	r0, r3
 8005954:	f004 fd60 	bl	800a418 <USB_ReadInterrupts>
 8005958:	4603      	mov	r3, r0
 800595a:	f003 0304 	and.w	r3, r3, #4
 800595e:	2b04      	cmp	r3, #4
 8005960:	d115      	bne.n	800598e <HAL_PCD_IRQHandler+0x93c>
    {
      RegVal = hpcd->Instance->GOTGINT;
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	685b      	ldr	r3, [r3, #4]
 8005968:	61bb      	str	r3, [r7, #24]

      if ((RegVal & USB_OTG_GOTGINT_SEDET) == USB_OTG_GOTGINT_SEDET)
 800596a:	69bb      	ldr	r3, [r7, #24]
 800596c:	f003 0304 	and.w	r3, r3, #4
 8005970:	2b00      	cmp	r3, #0
 8005972:	d002      	beq.n	800597a <HAL_PCD_IRQHandler+0x928>
      {
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DisconnectCallback(hpcd);
#else
        HAL_PCD_DisconnectCallback(hpcd);
 8005974:	6878      	ldr	r0, [r7, #4]
 8005976:	f007 fe0d 	bl	800d594 <HAL_PCD_DisconnectCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
      hpcd->Instance->GOTGINT |= RegVal;
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	681b      	ldr	r3, [r3, #0]
 800597e:	6859      	ldr	r1, [r3, #4]
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	681b      	ldr	r3, [r3, #0]
 8005984:	69ba      	ldr	r2, [r7, #24]
 8005986:	430a      	orrs	r2, r1
 8005988:	605a      	str	r2, [r3, #4]
 800598a:	e000      	b.n	800598e <HAL_PCD_IRQHandler+0x93c>
      return;
 800598c:	bf00      	nop
    }
  }
}
 800598e:	3734      	adds	r7, #52	@ 0x34
 8005990:	46bd      	mov	sp, r7
 8005992:	bd90      	pop	{r4, r7, pc}

08005994 <HAL_PCD_SetAddress>:
  * @param  hpcd PCD handle
  * @param  address new device address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_SetAddress(PCD_HandleTypeDef *hpcd, uint8_t address)
{
 8005994:	b580      	push	{r7, lr}
 8005996:	b082      	sub	sp, #8
 8005998:	af00      	add	r7, sp, #0
 800599a:	6078      	str	r0, [r7, #4]
 800599c:	460b      	mov	r3, r1
 800599e:	70fb      	strb	r3, [r7, #3]
  __HAL_LOCK(hpcd);
 80059a0:	687b      	ldr	r3, [r7, #4]
 80059a2:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 80059a6:	2b01      	cmp	r3, #1
 80059a8:	d101      	bne.n	80059ae <HAL_PCD_SetAddress+0x1a>
 80059aa:	2302      	movs	r3, #2
 80059ac:	e012      	b.n	80059d4 <HAL_PCD_SetAddress+0x40>
 80059ae:	687b      	ldr	r3, [r7, #4]
 80059b0:	2201      	movs	r2, #1
 80059b2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  hpcd->USB_Address = address;
 80059b6:	687b      	ldr	r3, [r7, #4]
 80059b8:	78fa      	ldrb	r2, [r7, #3]
 80059ba:	745a      	strb	r2, [r3, #17]
  (void)USB_SetDevAddress(hpcd->Instance, address);
 80059bc:	687b      	ldr	r3, [r7, #4]
 80059be:	681b      	ldr	r3, [r3, #0]
 80059c0:	78fa      	ldrb	r2, [r7, #3]
 80059c2:	4611      	mov	r1, r2
 80059c4:	4618      	mov	r0, r3
 80059c6:	f004 fcbf 	bl	800a348 <USB_SetDevAddress>
  __HAL_UNLOCK(hpcd);
 80059ca:	687b      	ldr	r3, [r7, #4]
 80059cc:	2200      	movs	r2, #0
 80059ce:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 80059d2:	2300      	movs	r3, #0
}
 80059d4:	4618      	mov	r0, r3
 80059d6:	3708      	adds	r7, #8
 80059d8:	46bd      	mov	sp, r7
 80059da:	bd80      	pop	{r7, pc}

080059dc <HAL_PCD_EP_Open>:
  * @param  ep_type endpoint type
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Open(PCD_HandleTypeDef *hpcd, uint8_t ep_addr,
                                  uint16_t ep_mps, uint8_t ep_type)
{
 80059dc:	b580      	push	{r7, lr}
 80059de:	b084      	sub	sp, #16
 80059e0:	af00      	add	r7, sp, #0
 80059e2:	6078      	str	r0, [r7, #4]
 80059e4:	4608      	mov	r0, r1
 80059e6:	4611      	mov	r1, r2
 80059e8:	461a      	mov	r2, r3
 80059ea:	4603      	mov	r3, r0
 80059ec:	70fb      	strb	r3, [r7, #3]
 80059ee:	460b      	mov	r3, r1
 80059f0:	803b      	strh	r3, [r7, #0]
 80059f2:	4613      	mov	r3, r2
 80059f4:	70bb      	strb	r3, [r7, #2]
  HAL_StatusTypeDef ret = HAL_OK;
 80059f6:	2300      	movs	r3, #0
 80059f8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 80059fa:	f997 3003 	ldrsb.w	r3, [r7, #3]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	da0f      	bge.n	8005a22 <HAL_PCD_EP_Open+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005a02:	78fb      	ldrb	r3, [r7, #3]
 8005a04:	f003 020f 	and.w	r2, r3, #15
 8005a08:	4613      	mov	r3, r2
 8005a0a:	00db      	lsls	r3, r3, #3
 8005a0c:	4413      	add	r3, r2
 8005a0e:	009b      	lsls	r3, r3, #2
 8005a10:	3310      	adds	r3, #16
 8005a12:	687a      	ldr	r2, [r7, #4]
 8005a14:	4413      	add	r3, r2
 8005a16:	3304      	adds	r3, #4
 8005a18:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005a1a:	68fb      	ldr	r3, [r7, #12]
 8005a1c:	2201      	movs	r2, #1
 8005a1e:	705a      	strb	r2, [r3, #1]
 8005a20:	e00f      	b.n	8005a42 <HAL_PCD_EP_Open+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005a22:	78fb      	ldrb	r3, [r7, #3]
 8005a24:	f003 020f 	and.w	r2, r3, #15
 8005a28:	4613      	mov	r3, r2
 8005a2a:	00db      	lsls	r3, r3, #3
 8005a2c:	4413      	add	r3, r2
 8005a2e:	009b      	lsls	r3, r3, #2
 8005a30:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005a34:	687a      	ldr	r2, [r7, #4]
 8005a36:	4413      	add	r3, r2
 8005a38:	3304      	adds	r3, #4
 8005a3a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	2200      	movs	r2, #0
 8005a40:	705a      	strb	r2, [r3, #1]
  }

  ep->num = ep_addr & EP_ADDR_MSK;
 8005a42:	78fb      	ldrb	r3, [r7, #3]
 8005a44:	f003 030f 	and.w	r3, r3, #15
 8005a48:	b2da      	uxtb	r2, r3
 8005a4a:	68fb      	ldr	r3, [r7, #12]
 8005a4c:	701a      	strb	r2, [r3, #0]
  ep->maxpacket = (uint32_t)ep_mps & 0x7FFU;
 8005a4e:	883b      	ldrh	r3, [r7, #0]
 8005a50:	f3c3 020a 	ubfx	r2, r3, #0, #11
 8005a54:	68fb      	ldr	r3, [r7, #12]
 8005a56:	609a      	str	r2, [r3, #8]
  ep->type = ep_type;
 8005a58:	68fb      	ldr	r3, [r7, #12]
 8005a5a:	78ba      	ldrb	r2, [r7, #2]
 8005a5c:	711a      	strb	r2, [r3, #4]

  if (ep->is_in != 0U)
 8005a5e:	68fb      	ldr	r3, [r7, #12]
 8005a60:	785b      	ldrb	r3, [r3, #1]
 8005a62:	2b00      	cmp	r3, #0
 8005a64:	d004      	beq.n	8005a70 <HAL_PCD_EP_Open+0x94>
  {
    /* Assign a Tx FIFO */
    ep->tx_fifo_num = ep->num;
 8005a66:	68fb      	ldr	r3, [r7, #12]
 8005a68:	781b      	ldrb	r3, [r3, #0]
 8005a6a:	461a      	mov	r2, r3
 8005a6c:	68fb      	ldr	r3, [r7, #12]
 8005a6e:	835a      	strh	r2, [r3, #26]
  }

  /* Set initial data PID. */
  if (ep_type == EP_TYPE_BULK)
 8005a70:	78bb      	ldrb	r3, [r7, #2]
 8005a72:	2b02      	cmp	r3, #2
 8005a74:	d102      	bne.n	8005a7c <HAL_PCD_EP_Open+0xa0>
  {
    ep->data_pid_start = 0U;
 8005a76:	68fb      	ldr	r3, [r7, #12]
 8005a78:	2200      	movs	r2, #0
 8005a7a:	715a      	strb	r2, [r3, #5]
  }

  __HAL_LOCK(hpcd);
 8005a7c:	687b      	ldr	r3, [r7, #4]
 8005a7e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005a82:	2b01      	cmp	r3, #1
 8005a84:	d101      	bne.n	8005a8a <HAL_PCD_EP_Open+0xae>
 8005a86:	2302      	movs	r3, #2
 8005a88:	e00e      	b.n	8005aa8 <HAL_PCD_EP_Open+0xcc>
 8005a8a:	687b      	ldr	r3, [r7, #4]
 8005a8c:	2201      	movs	r2, #1
 8005a8e:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_ActivateEndpoint(hpcd->Instance, ep);
 8005a92:	687b      	ldr	r3, [r7, #4]
 8005a94:	681b      	ldr	r3, [r3, #0]
 8005a96:	68f9      	ldr	r1, [r7, #12]
 8005a98:	4618      	mov	r0, r3
 8005a9a:	f003 fe3f 	bl	800971c <USB_ActivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005a9e:	687b      	ldr	r3, [r7, #4]
 8005aa0:	2200      	movs	r2, #0
 8005aa2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return ret;
 8005aa6:	7afb      	ldrb	r3, [r7, #11]
}
 8005aa8:	4618      	mov	r0, r3
 8005aaa:	3710      	adds	r7, #16
 8005aac:	46bd      	mov	sp, r7
 8005aae:	bd80      	pop	{r7, pc}

08005ab0 <HAL_PCD_EP_Close>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Close(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005ab0:	b580      	push	{r7, lr}
 8005ab2:	b084      	sub	sp, #16
 8005ab4:	af00      	add	r7, sp, #0
 8005ab6:	6078      	str	r0, [r7, #4]
 8005ab8:	460b      	mov	r3, r1
 8005aba:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if ((ep_addr & 0x80U) == 0x80U)
 8005abc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005ac0:	2b00      	cmp	r3, #0
 8005ac2:	da0f      	bge.n	8005ae4 <HAL_PCD_EP_Close+0x34>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005ac4:	78fb      	ldrb	r3, [r7, #3]
 8005ac6:	f003 020f 	and.w	r2, r3, #15
 8005aca:	4613      	mov	r3, r2
 8005acc:	00db      	lsls	r3, r3, #3
 8005ace:	4413      	add	r3, r2
 8005ad0:	009b      	lsls	r3, r3, #2
 8005ad2:	3310      	adds	r3, #16
 8005ad4:	687a      	ldr	r2, [r7, #4]
 8005ad6:	4413      	add	r3, r2
 8005ad8:	3304      	adds	r3, #4
 8005ada:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005adc:	68fb      	ldr	r3, [r7, #12]
 8005ade:	2201      	movs	r2, #1
 8005ae0:	705a      	strb	r2, [r3, #1]
 8005ae2:	e00f      	b.n	8005b04 <HAL_PCD_EP_Close+0x54>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005ae4:	78fb      	ldrb	r3, [r7, #3]
 8005ae6:	f003 020f 	and.w	r2, r3, #15
 8005aea:	4613      	mov	r3, r2
 8005aec:	00db      	lsls	r3, r3, #3
 8005aee:	4413      	add	r3, r2
 8005af0:	009b      	lsls	r3, r3, #2
 8005af2:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005af6:	687a      	ldr	r2, [r7, #4]
 8005af8:	4413      	add	r3, r2
 8005afa:	3304      	adds	r3, #4
 8005afc:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005afe:	68fb      	ldr	r3, [r7, #12]
 8005b00:	2200      	movs	r2, #0
 8005b02:	705a      	strb	r2, [r3, #1]
  }
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b04:	78fb      	ldrb	r3, [r7, #3]
 8005b06:	f003 030f 	and.w	r3, r3, #15
 8005b0a:	b2da      	uxtb	r2, r3
 8005b0c:	68fb      	ldr	r3, [r7, #12]
 8005b0e:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005b10:	687b      	ldr	r3, [r7, #4]
 8005b12:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005b16:	2b01      	cmp	r3, #1
 8005b18:	d101      	bne.n	8005b1e <HAL_PCD_EP_Close+0x6e>
 8005b1a:	2302      	movs	r3, #2
 8005b1c:	e00e      	b.n	8005b3c <HAL_PCD_EP_Close+0x8c>
 8005b1e:	687b      	ldr	r3, [r7, #4]
 8005b20:	2201      	movs	r2, #1
 8005b22:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_DeactivateEndpoint(hpcd->Instance, ep);
 8005b26:	687b      	ldr	r3, [r7, #4]
 8005b28:	681b      	ldr	r3, [r3, #0]
 8005b2a:	68f9      	ldr	r1, [r7, #12]
 8005b2c:	4618      	mov	r0, r3
 8005b2e:	f003 fe7d 	bl	800982c <USB_DeactivateEndpoint>
  __HAL_UNLOCK(hpcd);
 8005b32:	687b      	ldr	r3, [r7, #4]
 8005b34:	2200      	movs	r2, #0
 8005b36:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  return HAL_OK;
 8005b3a:	2300      	movs	r3, #0
}
 8005b3c:	4618      	mov	r0, r3
 8005b3e:	3710      	adds	r7, #16
 8005b40:	46bd      	mov	sp, r7
 8005b42:	bd80      	pop	{r7, pc}

08005b44 <HAL_PCD_EP_Receive>:
  * @param  pBuf pointer to the reception buffer
  * @param  len amount of data to be received
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Receive(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005b44:	b580      	push	{r7, lr}
 8005b46:	b086      	sub	sp, #24
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	60f8      	str	r0, [r7, #12]
 8005b4c:	607a      	str	r2, [r7, #4]
 8005b4e:	603b      	str	r3, [r7, #0]
 8005b50:	460b      	mov	r3, r1
 8005b52:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005b54:	7afb      	ldrb	r3, [r7, #11]
 8005b56:	f003 020f 	and.w	r2, r3, #15
 8005b5a:	4613      	mov	r3, r2
 8005b5c:	00db      	lsls	r3, r3, #3
 8005b5e:	4413      	add	r3, r2
 8005b60:	009b      	lsls	r3, r3, #2
 8005b62:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005b66:	68fa      	ldr	r2, [r7, #12]
 8005b68:	4413      	add	r3, r2
 8005b6a:	3304      	adds	r3, #4
 8005b6c:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005b6e:	697b      	ldr	r3, [r7, #20]
 8005b70:	687a      	ldr	r2, [r7, #4]
 8005b72:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005b74:	697b      	ldr	r3, [r7, #20]
 8005b76:	683a      	ldr	r2, [r7, #0]
 8005b78:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005b7a:	697b      	ldr	r3, [r7, #20]
 8005b7c:	2200      	movs	r2, #0
 8005b7e:	615a      	str	r2, [r3, #20]
  ep->is_in = 0U;
 8005b80:	697b      	ldr	r3, [r7, #20]
 8005b82:	2200      	movs	r2, #0
 8005b84:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005b86:	7afb      	ldrb	r3, [r7, #11]
 8005b88:	f003 030f 	and.w	r3, r3, #15
 8005b8c:	b2da      	uxtb	r2, r3
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005b92:	68fb      	ldr	r3, [r7, #12]
 8005b94:	799b      	ldrb	r3, [r3, #6]
 8005b96:	2b01      	cmp	r3, #1
 8005b98:	d102      	bne.n	8005ba0 <HAL_PCD_EP_Receive+0x5c>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005b9a:	687a      	ldr	r2, [r7, #4]
 8005b9c:	697b      	ldr	r3, [r7, #20]
 8005b9e:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005ba0:	68fb      	ldr	r3, [r7, #12]
 8005ba2:	6818      	ldr	r0, [r3, #0]
 8005ba4:	68fb      	ldr	r3, [r7, #12]
 8005ba6:	799b      	ldrb	r3, [r3, #6]
 8005ba8:	461a      	mov	r2, r3
 8005baa:	6979      	ldr	r1, [r7, #20]
 8005bac:	f003 ff1a 	bl	80099e4 <USB_EPStartXfer>

  return HAL_OK;
 8005bb0:	2300      	movs	r3, #0
}
 8005bb2:	4618      	mov	r0, r3
 8005bb4:	3718      	adds	r7, #24
 8005bb6:	46bd      	mov	sp, r7
 8005bb8:	bd80      	pop	{r7, pc}

08005bba <HAL_PCD_EP_GetRxCount>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval Data Size
  */
uint32_t HAL_PCD_EP_GetRxCount(PCD_HandleTypeDef const *hpcd, uint8_t ep_addr)
{
 8005bba:	b480      	push	{r7}
 8005bbc:	b083      	sub	sp, #12
 8005bbe:	af00      	add	r7, sp, #0
 8005bc0:	6078      	str	r0, [r7, #4]
 8005bc2:	460b      	mov	r3, r1
 8005bc4:	70fb      	strb	r3, [r7, #3]
  return hpcd->OUT_ep[ep_addr & EP_ADDR_MSK].xfer_count;
 8005bc6:	78fb      	ldrb	r3, [r7, #3]
 8005bc8:	f003 020f 	and.w	r2, r3, #15
 8005bcc:	6879      	ldr	r1, [r7, #4]
 8005bce:	4613      	mov	r3, r2
 8005bd0:	00db      	lsls	r3, r3, #3
 8005bd2:	4413      	add	r3, r2
 8005bd4:	009b      	lsls	r3, r3, #2
 8005bd6:	440b      	add	r3, r1
 8005bd8:	f503 731a 	add.w	r3, r3, #616	@ 0x268
 8005bdc:	681b      	ldr	r3, [r3, #0]
}
 8005bde:	4618      	mov	r0, r3
 8005be0:	370c      	adds	r7, #12
 8005be2:	46bd      	mov	sp, r7
 8005be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005be8:	4770      	bx	lr

08005bea <HAL_PCD_EP_Transmit>:
  * @param  pBuf pointer to the transmission buffer
  * @param  len amount of data to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_Transmit(PCD_HandleTypeDef *hpcd, uint8_t ep_addr, uint8_t *pBuf, uint32_t len)
{
 8005bea:	b580      	push	{r7, lr}
 8005bec:	b086      	sub	sp, #24
 8005bee:	af00      	add	r7, sp, #0
 8005bf0:	60f8      	str	r0, [r7, #12]
 8005bf2:	607a      	str	r2, [r7, #4]
 8005bf4:	603b      	str	r3, [r7, #0]
 8005bf6:	460b      	mov	r3, r1
 8005bf8:	72fb      	strb	r3, [r7, #11]
  PCD_EPTypeDef *ep;

  ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005bfa:	7afb      	ldrb	r3, [r7, #11]
 8005bfc:	f003 020f 	and.w	r2, r3, #15
 8005c00:	4613      	mov	r3, r2
 8005c02:	00db      	lsls	r3, r3, #3
 8005c04:	4413      	add	r3, r2
 8005c06:	009b      	lsls	r3, r3, #2
 8005c08:	3310      	adds	r3, #16
 8005c0a:	68fa      	ldr	r2, [r7, #12]
 8005c0c:	4413      	add	r3, r2
 8005c0e:	3304      	adds	r3, #4
 8005c10:	617b      	str	r3, [r7, #20]

  /*setup and start the Xfer */
  ep->xfer_buff = pBuf;
 8005c12:	697b      	ldr	r3, [r7, #20]
 8005c14:	687a      	ldr	r2, [r7, #4]
 8005c16:	60da      	str	r2, [r3, #12]
  ep->xfer_len = len;
 8005c18:	697b      	ldr	r3, [r7, #20]
 8005c1a:	683a      	ldr	r2, [r7, #0]
 8005c1c:	611a      	str	r2, [r3, #16]
  ep->xfer_count = 0U;
 8005c1e:	697b      	ldr	r3, [r7, #20]
 8005c20:	2200      	movs	r2, #0
 8005c22:	615a      	str	r2, [r3, #20]
  ep->is_in = 1U;
 8005c24:	697b      	ldr	r3, [r7, #20]
 8005c26:	2201      	movs	r2, #1
 8005c28:	705a      	strb	r2, [r3, #1]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005c2a:	7afb      	ldrb	r3, [r7, #11]
 8005c2c:	f003 030f 	and.w	r3, r3, #15
 8005c30:	b2da      	uxtb	r2, r3
 8005c32:	697b      	ldr	r3, [r7, #20]
 8005c34:	701a      	strb	r2, [r3, #0]

  if (hpcd->Init.dma_enable == 1U)
 8005c36:	68fb      	ldr	r3, [r7, #12]
 8005c38:	799b      	ldrb	r3, [r3, #6]
 8005c3a:	2b01      	cmp	r3, #1
 8005c3c:	d102      	bne.n	8005c44 <HAL_PCD_EP_Transmit+0x5a>
  {
    ep->dma_addr = (uint32_t)pBuf;
 8005c3e:	687a      	ldr	r2, [r7, #4]
 8005c40:	697b      	ldr	r3, [r7, #20]
 8005c42:	61da      	str	r2, [r3, #28]
  }

  (void)USB_EPStartXfer(hpcd->Instance, ep, (uint8_t)hpcd->Init.dma_enable);
 8005c44:	68fb      	ldr	r3, [r7, #12]
 8005c46:	6818      	ldr	r0, [r3, #0]
 8005c48:	68fb      	ldr	r3, [r7, #12]
 8005c4a:	799b      	ldrb	r3, [r3, #6]
 8005c4c:	461a      	mov	r2, r3
 8005c4e:	6979      	ldr	r1, [r7, #20]
 8005c50:	f003 fec8 	bl	80099e4 <USB_EPStartXfer>

  return HAL_OK;
 8005c54:	2300      	movs	r3, #0
}
 8005c56:	4618      	mov	r0, r3
 8005c58:	3718      	adds	r7, #24
 8005c5a:	46bd      	mov	sp, r7
 8005c5c:	bd80      	pop	{r7, pc}

08005c5e <HAL_PCD_EP_SetStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_SetStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005c5e:	b580      	push	{r7, lr}
 8005c60:	b084      	sub	sp, #16
 8005c62:	af00      	add	r7, sp, #0
 8005c64:	6078      	str	r0, [r7, #4]
 8005c66:	460b      	mov	r3, r1
 8005c68:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & EP_ADDR_MSK) > hpcd->Init.dev_endpoints)
 8005c6a:	78fb      	ldrb	r3, [r7, #3]
 8005c6c:	f003 030f 	and.w	r3, r3, #15
 8005c70:	687a      	ldr	r2, [r7, #4]
 8005c72:	7912      	ldrb	r2, [r2, #4]
 8005c74:	4293      	cmp	r3, r2
 8005c76:	d901      	bls.n	8005c7c <HAL_PCD_EP_SetStall+0x1e>
  {
    return HAL_ERROR;
 8005c78:	2301      	movs	r3, #1
 8005c7a:	e04f      	b.n	8005d1c <HAL_PCD_EP_SetStall+0xbe>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005c7c:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005c80:	2b00      	cmp	r3, #0
 8005c82:	da0f      	bge.n	8005ca4 <HAL_PCD_EP_SetStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005c84:	78fb      	ldrb	r3, [r7, #3]
 8005c86:	f003 020f 	and.w	r2, r3, #15
 8005c8a:	4613      	mov	r3, r2
 8005c8c:	00db      	lsls	r3, r3, #3
 8005c8e:	4413      	add	r3, r2
 8005c90:	009b      	lsls	r3, r3, #2
 8005c92:	3310      	adds	r3, #16
 8005c94:	687a      	ldr	r2, [r7, #4]
 8005c96:	4413      	add	r3, r2
 8005c98:	3304      	adds	r3, #4
 8005c9a:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005c9c:	68fb      	ldr	r3, [r7, #12]
 8005c9e:	2201      	movs	r2, #1
 8005ca0:	705a      	strb	r2, [r3, #1]
 8005ca2:	e00d      	b.n	8005cc0 <HAL_PCD_EP_SetStall+0x62>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr];
 8005ca4:	78fa      	ldrb	r2, [r7, #3]
 8005ca6:	4613      	mov	r3, r2
 8005ca8:	00db      	lsls	r3, r3, #3
 8005caa:	4413      	add	r3, r2
 8005cac:	009b      	lsls	r3, r3, #2
 8005cae:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005cb2:	687a      	ldr	r2, [r7, #4]
 8005cb4:	4413      	add	r3, r2
 8005cb6:	3304      	adds	r3, #4
 8005cb8:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005cba:	68fb      	ldr	r3, [r7, #12]
 8005cbc:	2200      	movs	r2, #0
 8005cbe:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 1U;
 8005cc0:	68fb      	ldr	r3, [r7, #12]
 8005cc2:	2201      	movs	r2, #1
 8005cc4:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005cc6:	78fb      	ldrb	r3, [r7, #3]
 8005cc8:	f003 030f 	and.w	r3, r3, #15
 8005ccc:	b2da      	uxtb	r2, r3
 8005cce:	68fb      	ldr	r3, [r7, #12]
 8005cd0:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005cd2:	687b      	ldr	r3, [r7, #4]
 8005cd4:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005cd8:	2b01      	cmp	r3, #1
 8005cda:	d101      	bne.n	8005ce0 <HAL_PCD_EP_SetStall+0x82>
 8005cdc:	2302      	movs	r3, #2
 8005cde:	e01d      	b.n	8005d1c <HAL_PCD_EP_SetStall+0xbe>
 8005ce0:	687b      	ldr	r3, [r7, #4]
 8005ce2:	2201      	movs	r2, #1
 8005ce4:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  (void)USB_EPSetStall(hpcd->Instance, ep);
 8005ce8:	687b      	ldr	r3, [r7, #4]
 8005cea:	681b      	ldr	r3, [r3, #0]
 8005cec:	68f9      	ldr	r1, [r7, #12]
 8005cee:	4618      	mov	r0, r3
 8005cf0:	f004 fa56 	bl	800a1a0 <USB_EPSetStall>

  if ((ep_addr & EP_ADDR_MSK) == 0U)
 8005cf4:	78fb      	ldrb	r3, [r7, #3]
 8005cf6:	f003 030f 	and.w	r3, r3, #15
 8005cfa:	2b00      	cmp	r3, #0
 8005cfc:	d109      	bne.n	8005d12 <HAL_PCD_EP_SetStall+0xb4>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, (uint8_t)hpcd->Init.dma_enable, (uint8_t *)hpcd->Setup);
 8005cfe:	687b      	ldr	r3, [r7, #4]
 8005d00:	6818      	ldr	r0, [r3, #0]
 8005d02:	687b      	ldr	r3, [r7, #4]
 8005d04:	7999      	ldrb	r1, [r3, #6]
 8005d06:	687b      	ldr	r3, [r7, #4]
 8005d08:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8005d0c:	461a      	mov	r2, r3
 8005d0e:	f004 fc47 	bl	800a5a0 <USB_EP0_OutStart>
  }

  __HAL_UNLOCK(hpcd);
 8005d12:	687b      	ldr	r3, [r7, #4]
 8005d14:	2200      	movs	r2, #0
 8005d16:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005d1a:	2300      	movs	r3, #0
}
 8005d1c:	4618      	mov	r0, r3
 8005d1e:	3710      	adds	r7, #16
 8005d20:	46bd      	mov	sp, r7
 8005d22:	bd80      	pop	{r7, pc}

08005d24 <HAL_PCD_EP_ClrStall>:
  * @param  hpcd PCD handle
  * @param  ep_addr endpoint address
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCD_EP_ClrStall(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005d24:	b580      	push	{r7, lr}
 8005d26:	b084      	sub	sp, #16
 8005d28:	af00      	add	r7, sp, #0
 8005d2a:	6078      	str	r0, [r7, #4]
 8005d2c:	460b      	mov	r3, r1
 8005d2e:	70fb      	strb	r3, [r7, #3]
  PCD_EPTypeDef *ep;

  if (((uint32_t)ep_addr & 0x0FU) > hpcd->Init.dev_endpoints)
 8005d30:	78fb      	ldrb	r3, [r7, #3]
 8005d32:	f003 030f 	and.w	r3, r3, #15
 8005d36:	687a      	ldr	r2, [r7, #4]
 8005d38:	7912      	ldrb	r2, [r2, #4]
 8005d3a:	4293      	cmp	r3, r2
 8005d3c:	d901      	bls.n	8005d42 <HAL_PCD_EP_ClrStall+0x1e>
  {
    return HAL_ERROR;
 8005d3e:	2301      	movs	r3, #1
 8005d40:	e042      	b.n	8005dc8 <HAL_PCD_EP_ClrStall+0xa4>
  }

  if ((0x80U & ep_addr) == 0x80U)
 8005d42:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005d46:	2b00      	cmp	r3, #0
 8005d48:	da0f      	bge.n	8005d6a <HAL_PCD_EP_ClrStall+0x46>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005d4a:	78fb      	ldrb	r3, [r7, #3]
 8005d4c:	f003 020f 	and.w	r2, r3, #15
 8005d50:	4613      	mov	r3, r2
 8005d52:	00db      	lsls	r3, r3, #3
 8005d54:	4413      	add	r3, r2
 8005d56:	009b      	lsls	r3, r3, #2
 8005d58:	3310      	adds	r3, #16
 8005d5a:	687a      	ldr	r2, [r7, #4]
 8005d5c:	4413      	add	r3, r2
 8005d5e:	3304      	adds	r3, #4
 8005d60:	60fb      	str	r3, [r7, #12]
    ep->is_in = 1U;
 8005d62:	68fb      	ldr	r3, [r7, #12]
 8005d64:	2201      	movs	r2, #1
 8005d66:	705a      	strb	r2, [r3, #1]
 8005d68:	e00f      	b.n	8005d8a <HAL_PCD_EP_ClrStall+0x66>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005d6a:	78fb      	ldrb	r3, [r7, #3]
 8005d6c:	f003 020f 	and.w	r2, r3, #15
 8005d70:	4613      	mov	r3, r2
 8005d72:	00db      	lsls	r3, r3, #3
 8005d74:	4413      	add	r3, r2
 8005d76:	009b      	lsls	r3, r3, #2
 8005d78:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005d7c:	687a      	ldr	r2, [r7, #4]
 8005d7e:	4413      	add	r3, r2
 8005d80:	3304      	adds	r3, #4
 8005d82:	60fb      	str	r3, [r7, #12]
    ep->is_in = 0U;
 8005d84:	68fb      	ldr	r3, [r7, #12]
 8005d86:	2200      	movs	r2, #0
 8005d88:	705a      	strb	r2, [r3, #1]
  }

  ep->is_stall = 0U;
 8005d8a:	68fb      	ldr	r3, [r7, #12]
 8005d8c:	2200      	movs	r2, #0
 8005d8e:	709a      	strb	r2, [r3, #2]
  ep->num = ep_addr & EP_ADDR_MSK;
 8005d90:	78fb      	ldrb	r3, [r7, #3]
 8005d92:	f003 030f 	and.w	r3, r3, #15
 8005d96:	b2da      	uxtb	r2, r3
 8005d98:	68fb      	ldr	r3, [r7, #12]
 8005d9a:	701a      	strb	r2, [r3, #0]

  __HAL_LOCK(hpcd);
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	f893 3494 	ldrb.w	r3, [r3, #1172]	@ 0x494
 8005da2:	2b01      	cmp	r3, #1
 8005da4:	d101      	bne.n	8005daa <HAL_PCD_EP_ClrStall+0x86>
 8005da6:	2302      	movs	r3, #2
 8005da8:	e00e      	b.n	8005dc8 <HAL_PCD_EP_ClrStall+0xa4>
 8005daa:	687b      	ldr	r3, [r7, #4]
 8005dac:	2201      	movs	r2, #1
 8005dae:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494
  (void)USB_EPClearStall(hpcd->Instance, ep);
 8005db2:	687b      	ldr	r3, [r7, #4]
 8005db4:	681b      	ldr	r3, [r3, #0]
 8005db6:	68f9      	ldr	r1, [r7, #12]
 8005db8:	4618      	mov	r0, r3
 8005dba:	f004 fa5f 	bl	800a27c <USB_EPClearStall>
  __HAL_UNLOCK(hpcd);
 8005dbe:	687b      	ldr	r3, [r7, #4]
 8005dc0:	2200      	movs	r2, #0
 8005dc2:	f883 2494 	strb.w	r2, [r3, #1172]	@ 0x494

  return HAL_OK;
 8005dc6:	2300      	movs	r3, #0
}
 8005dc8:	4618      	mov	r0, r3
 8005dca:	3710      	adds	r7, #16
 8005dcc:	46bd      	mov	sp, r7
 8005dce:	bd80      	pop	{r7, pc}

08005dd0 <HAL_PCD_EP_Abort>:
   * @param  hpcd PCD handle
   * @param  ep_addr endpoint address
   * @retval HAL status
   */
HAL_StatusTypeDef HAL_PCD_EP_Abort(PCD_HandleTypeDef *hpcd, uint8_t ep_addr)
{
 8005dd0:	b580      	push	{r7, lr}
 8005dd2:	b084      	sub	sp, #16
 8005dd4:	af00      	add	r7, sp, #0
 8005dd6:	6078      	str	r0, [r7, #4]
 8005dd8:	460b      	mov	r3, r1
 8005dda:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef ret;
  PCD_EPTypeDef *ep;

  if ((0x80U & ep_addr) == 0x80U)
 8005ddc:	f997 3003 	ldrsb.w	r3, [r7, #3]
 8005de0:	2b00      	cmp	r3, #0
 8005de2:	da0c      	bge.n	8005dfe <HAL_PCD_EP_Abort+0x2e>
  {
    ep = &hpcd->IN_ep[ep_addr & EP_ADDR_MSK];
 8005de4:	78fb      	ldrb	r3, [r7, #3]
 8005de6:	f003 020f 	and.w	r2, r3, #15
 8005dea:	4613      	mov	r3, r2
 8005dec:	00db      	lsls	r3, r3, #3
 8005dee:	4413      	add	r3, r2
 8005df0:	009b      	lsls	r3, r3, #2
 8005df2:	3310      	adds	r3, #16
 8005df4:	687a      	ldr	r2, [r7, #4]
 8005df6:	4413      	add	r3, r2
 8005df8:	3304      	adds	r3, #4
 8005dfa:	60fb      	str	r3, [r7, #12]
 8005dfc:	e00c      	b.n	8005e18 <HAL_PCD_EP_Abort+0x48>
  }
  else
  {
    ep = &hpcd->OUT_ep[ep_addr & EP_ADDR_MSK];
 8005dfe:	78fb      	ldrb	r3, [r7, #3]
 8005e00:	f003 020f 	and.w	r2, r3, #15
 8005e04:	4613      	mov	r3, r2
 8005e06:	00db      	lsls	r3, r3, #3
 8005e08:	4413      	add	r3, r2
 8005e0a:	009b      	lsls	r3, r3, #2
 8005e0c:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8005e10:	687a      	ldr	r2, [r7, #4]
 8005e12:	4413      	add	r3, r2
 8005e14:	3304      	adds	r3, #4
 8005e16:	60fb      	str	r3, [r7, #12]
  }

  /* Stop Xfer */
  ret = USB_EPStopXfer(hpcd->Instance, ep);
 8005e18:	687b      	ldr	r3, [r7, #4]
 8005e1a:	681b      	ldr	r3, [r3, #0]
 8005e1c:	68f9      	ldr	r1, [r7, #12]
 8005e1e:	4618      	mov	r0, r3
 8005e20:	f004 f87e 	bl	8009f20 <USB_EPStopXfer>
 8005e24:	4603      	mov	r3, r0
 8005e26:	72fb      	strb	r3, [r7, #11]

  return ret;
 8005e28:	7afb      	ldrb	r3, [r7, #11]
}
 8005e2a:	4618      	mov	r0, r3
 8005e2c:	3710      	adds	r7, #16
 8005e2e:	46bd      	mov	sp, r7
 8005e30:	bd80      	pop	{r7, pc}

08005e32 <PCD_WriteEmptyTxFifo>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_WriteEmptyTxFifo(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005e32:	b580      	push	{r7, lr}
 8005e34:	b08a      	sub	sp, #40	@ 0x28
 8005e36:	af02      	add	r7, sp, #8
 8005e38:	6078      	str	r0, [r7, #4]
 8005e3a:	6039      	str	r1, [r7, #0]
  USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005e42:	697b      	ldr	r3, [r7, #20]
 8005e44:	613b      	str	r3, [r7, #16]
  USB_OTG_EPTypeDef *ep;
  uint32_t len;
  uint32_t len32b;
  uint32_t fifoemptymsk;

  ep = &hpcd->IN_ep[epnum];
 8005e46:	683a      	ldr	r2, [r7, #0]
 8005e48:	4613      	mov	r3, r2
 8005e4a:	00db      	lsls	r3, r3, #3
 8005e4c:	4413      	add	r3, r2
 8005e4e:	009b      	lsls	r3, r3, #2
 8005e50:	3310      	adds	r3, #16
 8005e52:	687a      	ldr	r2, [r7, #4]
 8005e54:	4413      	add	r3, r2
 8005e56:	3304      	adds	r3, #4
 8005e58:	60fb      	str	r3, [r7, #12]

  if (ep->xfer_count > ep->xfer_len)
 8005e5a:	68fb      	ldr	r3, [r7, #12]
 8005e5c:	695a      	ldr	r2, [r3, #20]
 8005e5e:	68fb      	ldr	r3, [r7, #12]
 8005e60:	691b      	ldr	r3, [r3, #16]
 8005e62:	429a      	cmp	r2, r3
 8005e64:	d901      	bls.n	8005e6a <PCD_WriteEmptyTxFifo+0x38>
  {
    return HAL_ERROR;
 8005e66:	2301      	movs	r3, #1
 8005e68:	e06b      	b.n	8005f42 <PCD_WriteEmptyTxFifo+0x110>
  }

  len = ep->xfer_len - ep->xfer_count;
 8005e6a:	68fb      	ldr	r3, [r7, #12]
 8005e6c:	691a      	ldr	r2, [r3, #16]
 8005e6e:	68fb      	ldr	r3, [r7, #12]
 8005e70:	695b      	ldr	r3, [r3, #20]
 8005e72:	1ad3      	subs	r3, r2, r3
 8005e74:	61fb      	str	r3, [r7, #28]

  if (len > ep->maxpacket)
 8005e76:	68fb      	ldr	r3, [r7, #12]
 8005e78:	689b      	ldr	r3, [r3, #8]
 8005e7a:	69fa      	ldr	r2, [r7, #28]
 8005e7c:	429a      	cmp	r2, r3
 8005e7e:	d902      	bls.n	8005e86 <PCD_WriteEmptyTxFifo+0x54>
  {
    len = ep->maxpacket;
 8005e80:	68fb      	ldr	r3, [r7, #12]
 8005e82:	689b      	ldr	r3, [r3, #8]
 8005e84:	61fb      	str	r3, [r7, #28]
  }

  len32b = (len + 3U) / 4U;
 8005e86:	69fb      	ldr	r3, [r7, #28]
 8005e88:	3303      	adds	r3, #3
 8005e8a:	089b      	lsrs	r3, r3, #2
 8005e8c:	61bb      	str	r3, [r7, #24]

  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005e8e:	e02a      	b.n	8005ee6 <PCD_WriteEmptyTxFifo+0xb4>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
  {
    /* Write the FIFO */
    len = ep->xfer_len - ep->xfer_count;
 8005e90:	68fb      	ldr	r3, [r7, #12]
 8005e92:	691a      	ldr	r2, [r3, #16]
 8005e94:	68fb      	ldr	r3, [r7, #12]
 8005e96:	695b      	ldr	r3, [r3, #20]
 8005e98:	1ad3      	subs	r3, r2, r3
 8005e9a:	61fb      	str	r3, [r7, #28]

    if (len > ep->maxpacket)
 8005e9c:	68fb      	ldr	r3, [r7, #12]
 8005e9e:	689b      	ldr	r3, [r3, #8]
 8005ea0:	69fa      	ldr	r2, [r7, #28]
 8005ea2:	429a      	cmp	r2, r3
 8005ea4:	d902      	bls.n	8005eac <PCD_WriteEmptyTxFifo+0x7a>
    {
      len = ep->maxpacket;
 8005ea6:	68fb      	ldr	r3, [r7, #12]
 8005ea8:	689b      	ldr	r3, [r3, #8]
 8005eaa:	61fb      	str	r3, [r7, #28]
    }
    len32b = (len + 3U) / 4U;
 8005eac:	69fb      	ldr	r3, [r7, #28]
 8005eae:	3303      	adds	r3, #3
 8005eb0:	089b      	lsrs	r3, r3, #2
 8005eb2:	61bb      	str	r3, [r7, #24]

    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005eb4:	68fb      	ldr	r3, [r7, #12]
 8005eb6:	68d9      	ldr	r1, [r3, #12]
 8005eb8:	683b      	ldr	r3, [r7, #0]
 8005eba:	b2da      	uxtb	r2, r3
 8005ebc:	69fb      	ldr	r3, [r7, #28]
 8005ebe:	b298      	uxth	r0, r3
                          (uint8_t)hpcd->Init.dma_enable);
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	799b      	ldrb	r3, [r3, #6]
    (void)USB_WritePacket(USBx, ep->xfer_buff, (uint8_t)epnum, (uint16_t)len,
 8005ec4:	9300      	str	r3, [sp, #0]
 8005ec6:	4603      	mov	r3, r0
 8005ec8:	6978      	ldr	r0, [r7, #20]
 8005eca:	f004 f8d3 	bl	800a074 <USB_WritePacket>

    ep->xfer_buff  += len;
 8005ece:	68fb      	ldr	r3, [r7, #12]
 8005ed0:	68da      	ldr	r2, [r3, #12]
 8005ed2:	69fb      	ldr	r3, [r7, #28]
 8005ed4:	441a      	add	r2, r3
 8005ed6:	68fb      	ldr	r3, [r7, #12]
 8005ed8:	60da      	str	r2, [r3, #12]
    ep->xfer_count += len;
 8005eda:	68fb      	ldr	r3, [r7, #12]
 8005edc:	695a      	ldr	r2, [r3, #20]
 8005ede:	69fb      	ldr	r3, [r7, #28]
 8005ee0:	441a      	add	r2, r3
 8005ee2:	68fb      	ldr	r3, [r7, #12]
 8005ee4:	615a      	str	r2, [r3, #20]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005ee6:	683b      	ldr	r3, [r7, #0]
 8005ee8:	015a      	lsls	r2, r3, #5
 8005eea:	693b      	ldr	r3, [r7, #16]
 8005eec:	4413      	add	r3, r2
 8005eee:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8005ef2:	699b      	ldr	r3, [r3, #24]
 8005ef4:	b29b      	uxth	r3, r3
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005ef6:	69ba      	ldr	r2, [r7, #24]
 8005ef8:	429a      	cmp	r2, r3
 8005efa:	d809      	bhi.n	8005f10 <PCD_WriteEmptyTxFifo+0xde>
 8005efc:	68fb      	ldr	r3, [r7, #12]
 8005efe:	695a      	ldr	r2, [r3, #20]
 8005f00:	68fb      	ldr	r3, [r7, #12]
 8005f02:	691b      	ldr	r3, [r3, #16]
  while (((USBx_INEP(epnum)->DTXFSTS & USB_OTG_DTXFSTS_INEPTFSAV) >= len32b) &&
 8005f04:	429a      	cmp	r2, r3
 8005f06:	d203      	bcs.n	8005f10 <PCD_WriteEmptyTxFifo+0xde>
         (ep->xfer_count < ep->xfer_len) && (ep->xfer_len != 0U))
 8005f08:	68fb      	ldr	r3, [r7, #12]
 8005f0a:	691b      	ldr	r3, [r3, #16]
 8005f0c:	2b00      	cmp	r3, #0
 8005f0e:	d1bf      	bne.n	8005e90 <PCD_WriteEmptyTxFifo+0x5e>
  }

  if (ep->xfer_len <= ep->xfer_count)
 8005f10:	68fb      	ldr	r3, [r7, #12]
 8005f12:	691a      	ldr	r2, [r3, #16]
 8005f14:	68fb      	ldr	r3, [r7, #12]
 8005f16:	695b      	ldr	r3, [r3, #20]
 8005f18:	429a      	cmp	r2, r3
 8005f1a:	d811      	bhi.n	8005f40 <PCD_WriteEmptyTxFifo+0x10e>
  {
    fifoemptymsk = (uint32_t)(0x1UL << (epnum & EP_ADDR_MSK));
 8005f1c:	683b      	ldr	r3, [r7, #0]
 8005f1e:	f003 030f 	and.w	r3, r3, #15
 8005f22:	2201      	movs	r2, #1
 8005f24:	fa02 f303 	lsl.w	r3, r2, r3
 8005f28:	60bb      	str	r3, [r7, #8]
    USBx_DEVICE->DIEPEMPMSK &= ~fifoemptymsk;
 8005f2a:	693b      	ldr	r3, [r7, #16]
 8005f2c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8005f30:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005f32:	68bb      	ldr	r3, [r7, #8]
 8005f34:	43db      	mvns	r3, r3
 8005f36:	6939      	ldr	r1, [r7, #16]
 8005f38:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8005f3c:	4013      	ands	r3, r2
 8005f3e:	634b      	str	r3, [r1, #52]	@ 0x34
  }

  return HAL_OK;
 8005f40:	2300      	movs	r3, #0
}
 8005f42:	4618      	mov	r0, r3
 8005f44:	3720      	adds	r7, #32
 8005f46:	46bd      	mov	sp, r7
 8005f48:	bd80      	pop	{r7, pc}
	...

08005f4c <PCD_EP_OutXfrComplete_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutXfrComplete_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 8005f4c:	b580      	push	{r7, lr}
 8005f4e:	b088      	sub	sp, #32
 8005f50:	af00      	add	r7, sp, #0
 8005f52:	6078      	str	r0, [r7, #4]
 8005f54:	6039      	str	r1, [r7, #0]
  USB_OTG_EPTypeDef *ep;
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8005f56:	687b      	ldr	r3, [r7, #4]
 8005f58:	681b      	ldr	r3, [r3, #0]
 8005f5a:	61fb      	str	r3, [r7, #28]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8005f5c:	69fb      	ldr	r3, [r7, #28]
 8005f5e:	61bb      	str	r3, [r7, #24]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8005f60:	69fb      	ldr	r3, [r7, #28]
 8005f62:	333c      	adds	r3, #60	@ 0x3c
 8005f64:	3304      	adds	r3, #4
 8005f66:	681b      	ldr	r3, [r3, #0]
 8005f68:	617b      	str	r3, [r7, #20]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 8005f6a:	683b      	ldr	r3, [r7, #0]
 8005f6c:	015a      	lsls	r2, r3, #5
 8005f6e:	69bb      	ldr	r3, [r7, #24]
 8005f70:	4413      	add	r3, r2
 8005f72:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005f76:	689b      	ldr	r3, [r3, #8]
 8005f78:	613b      	str	r3, [r7, #16]

  if (hpcd->Init.dma_enable == 1U)
 8005f7a:	687b      	ldr	r3, [r7, #4]
 8005f7c:	799b      	ldrb	r3, [r3, #6]
 8005f7e:	2b01      	cmp	r3, #1
 8005f80:	d17b      	bne.n	800607a <PCD_EP_OutXfrComplete_int+0x12e>
  {
    if ((DoepintReg & USB_OTG_DOEPINT_STUP) == USB_OTG_DOEPINT_STUP) /* Class C */
 8005f82:	693b      	ldr	r3, [r7, #16]
 8005f84:	f003 0308 	and.w	r3, r3, #8
 8005f88:	2b00      	cmp	r3, #0
 8005f8a:	d015      	beq.n	8005fb8 <PCD_EP_OutXfrComplete_int+0x6c>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f8c:	697b      	ldr	r3, [r7, #20]
 8005f8e:	4a61      	ldr	r2, [pc, #388]	@ (8006114 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005f90:	4293      	cmp	r3, r2
 8005f92:	f240 80b9 	bls.w	8006108 <PCD_EP_OutXfrComplete_int+0x1bc>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005f96:	693b      	ldr	r3, [r7, #16]
 8005f98:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005f9c:	2b00      	cmp	r3, #0
 8005f9e:	f000 80b3 	beq.w	8006108 <PCD_EP_OutXfrComplete_int+0x1bc>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005fa2:	683b      	ldr	r3, [r7, #0]
 8005fa4:	015a      	lsls	r2, r3, #5
 8005fa6:	69bb      	ldr	r3, [r7, #24]
 8005fa8:	4413      	add	r3, r2
 8005faa:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fae:	461a      	mov	r2, r3
 8005fb0:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8005fb4:	6093      	str	r3, [r2, #8]
 8005fb6:	e0a7      	b.n	8006108 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
    }
    else if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR) /* Class E */
 8005fb8:	693b      	ldr	r3, [r7, #16]
 8005fba:	f003 0320 	and.w	r3, r3, #32
 8005fbe:	2b00      	cmp	r3, #0
 8005fc0:	d009      	beq.n	8005fd6 <PCD_EP_OutXfrComplete_int+0x8a>
    {
      CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	015a      	lsls	r2, r3, #5
 8005fc6:	69bb      	ldr	r3, [r7, #24]
 8005fc8:	4413      	add	r3, r2
 8005fca:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8005fce:	461a      	mov	r2, r3
 8005fd0:	2320      	movs	r3, #32
 8005fd2:	6093      	str	r3, [r2, #8]
 8005fd4:	e098      	b.n	8006108 <PCD_EP_OutXfrComplete_int+0x1bc>
    }
    else if ((DoepintReg & (USB_OTG_DOEPINT_STUP | USB_OTG_DOEPINT_OTEPSPR)) == 0U)
 8005fd6:	693b      	ldr	r3, [r7, #16]
 8005fd8:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8005fdc:	2b00      	cmp	r3, #0
 8005fde:	f040 8093 	bne.w	8006108 <PCD_EP_OutXfrComplete_int+0x1bc>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005fe2:	697b      	ldr	r3, [r7, #20]
 8005fe4:	4a4b      	ldr	r2, [pc, #300]	@ (8006114 <PCD_EP_OutXfrComplete_int+0x1c8>)
 8005fe6:	4293      	cmp	r3, r2
 8005fe8:	d90f      	bls.n	800600a <PCD_EP_OutXfrComplete_int+0xbe>
          ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8005fea:	693b      	ldr	r3, [r7, #16]
 8005fec:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
      if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d00a      	beq.n	800600a <PCD_EP_OutXfrComplete_int+0xbe>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 8005ff4:	683b      	ldr	r3, [r7, #0]
 8005ff6:	015a      	lsls	r2, r3, #5
 8005ff8:	69bb      	ldr	r3, [r7, #24]
 8005ffa:	4413      	add	r3, r2
 8005ffc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006000:	461a      	mov	r2, r3
 8006002:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8006006:	6093      	str	r3, [r2, #8]
 8006008:	e07e      	b.n	8006108 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        ep = &hpcd->OUT_ep[epnum];
 800600a:	683a      	ldr	r2, [r7, #0]
 800600c:	4613      	mov	r3, r2
 800600e:	00db      	lsls	r3, r3, #3
 8006010:	4413      	add	r3, r2
 8006012:	009b      	lsls	r3, r3, #2
 8006014:	f503 7314 	add.w	r3, r3, #592	@ 0x250
 8006018:	687a      	ldr	r2, [r7, #4]
 800601a:	4413      	add	r3, r2
 800601c:	3304      	adds	r3, #4
 800601e:	60fb      	str	r3, [r7, #12]

        /* out data packet received over EP */
        ep->xfer_count = ep->xfer_size - (USBx_OUTEP(epnum)->DOEPTSIZ & USB_OTG_DOEPTSIZ_XFRSIZ);
 8006020:	68fb      	ldr	r3, [r7, #12]
 8006022:	6a1a      	ldr	r2, [r3, #32]
 8006024:	683b      	ldr	r3, [r7, #0]
 8006026:	0159      	lsls	r1, r3, #5
 8006028:	69bb      	ldr	r3, [r7, #24]
 800602a:	440b      	add	r3, r1
 800602c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006030:	691b      	ldr	r3, [r3, #16]
 8006032:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006036:	1ad2      	subs	r2, r2, r3
 8006038:	68fb      	ldr	r3, [r7, #12]
 800603a:	615a      	str	r2, [r3, #20]

        if (epnum == 0U)
 800603c:	683b      	ldr	r3, [r7, #0]
 800603e:	2b00      	cmp	r3, #0
 8006040:	d114      	bne.n	800606c <PCD_EP_OutXfrComplete_int+0x120>
        {
          if (ep->xfer_len == 0U)
 8006042:	68fb      	ldr	r3, [r7, #12]
 8006044:	691b      	ldr	r3, [r3, #16]
 8006046:	2b00      	cmp	r3, #0
 8006048:	d109      	bne.n	800605e <PCD_EP_OutXfrComplete_int+0x112>
          {
            /* this is ZLP, so prepare EP0 for next setup */
            (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 800604a:	687b      	ldr	r3, [r7, #4]
 800604c:	6818      	ldr	r0, [r3, #0]
 800604e:	687b      	ldr	r3, [r7, #4]
 8006050:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006054:	461a      	mov	r2, r3
 8006056:	2101      	movs	r1, #1
 8006058:	f004 faa2 	bl	800a5a0 <USB_EP0_OutStart>
 800605c:	e006      	b.n	800606c <PCD_EP_OutXfrComplete_int+0x120>
          }
          else
          {
            ep->xfer_buff += ep->xfer_count;
 800605e:	68fb      	ldr	r3, [r7, #12]
 8006060:	68da      	ldr	r2, [r3, #12]
 8006062:	68fb      	ldr	r3, [r7, #12]
 8006064:	695b      	ldr	r3, [r3, #20]
 8006066:	441a      	add	r2, r3
 8006068:	68fb      	ldr	r3, [r7, #12]
 800606a:	60da      	str	r2, [r3, #12]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 800606c:	683b      	ldr	r3, [r7, #0]
 800606e:	b2db      	uxtb	r3, r3
 8006070:	4619      	mov	r1, r3
 8006072:	6878      	ldr	r0, [r7, #4]
 8006074:	f007 f9bc 	bl	800d3f0 <HAL_PCD_DataOutStageCallback>
 8006078:	e046      	b.n	8006108 <PCD_EP_OutXfrComplete_int+0x1bc>
      /* ... */
    }
  }
  else
  {
    if (gSNPSiD == USB_OTG_CORE_ID_310A)
 800607a:	697b      	ldr	r3, [r7, #20]
 800607c:	4a26      	ldr	r2, [pc, #152]	@ (8006118 <PCD_EP_OutXfrComplete_int+0x1cc>)
 800607e:	4293      	cmp	r3, r2
 8006080:	d124      	bne.n	80060cc <PCD_EP_OutXfrComplete_int+0x180>
    {
      /* StupPktRcvd = 1 this is a setup packet */
      if ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX)
 8006082:	693b      	ldr	r3, [r7, #16]
 8006084:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8006088:	2b00      	cmp	r3, #0
 800608a:	d00a      	beq.n	80060a2 <PCD_EP_OutXfrComplete_int+0x156>
      {
        CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	015a      	lsls	r2, r3, #5
 8006090:	69bb      	ldr	r3, [r7, #24]
 8006092:	4413      	add	r3, r2
 8006094:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006098:	461a      	mov	r2, r3
 800609a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800609e:	6093      	str	r3, [r2, #8]
 80060a0:	e032      	b.n	8006108 <PCD_EP_OutXfrComplete_int+0x1bc>
      }
      else
      {
        if ((DoepintReg & USB_OTG_DOEPINT_OTEPSPR) == USB_OTG_DOEPINT_OTEPSPR)
 80060a2:	693b      	ldr	r3, [r7, #16]
 80060a4:	f003 0320 	and.w	r3, r3, #32
 80060a8:	2b00      	cmp	r3, #0
 80060aa:	d008      	beq.n	80060be <PCD_EP_OutXfrComplete_int+0x172>
        {
          CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_OTEPSPR);
 80060ac:	683b      	ldr	r3, [r7, #0]
 80060ae:	015a      	lsls	r2, r3, #5
 80060b0:	69bb      	ldr	r3, [r7, #24]
 80060b2:	4413      	add	r3, r2
 80060b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80060b8:	461a      	mov	r2, r3
 80060ba:	2320      	movs	r3, #32
 80060bc:	6093      	str	r3, [r2, #8]
        }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
        hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
        HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80060be:	683b      	ldr	r3, [r7, #0]
 80060c0:	b2db      	uxtb	r3, r3
 80060c2:	4619      	mov	r1, r3
 80060c4:	6878      	ldr	r0, [r7, #4]
 80060c6:	f007 f993 	bl	800d3f0 <HAL_PCD_DataOutStageCallback>
 80060ca:	e01d      	b.n	8006108 <PCD_EP_OutXfrComplete_int+0x1bc>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
      }
    }
    else
    {
      if ((epnum == 0U) && (hpcd->OUT_ep[epnum].xfer_len == 0U))
 80060cc:	683b      	ldr	r3, [r7, #0]
 80060ce:	2b00      	cmp	r3, #0
 80060d0:	d114      	bne.n	80060fc <PCD_EP_OutXfrComplete_int+0x1b0>
 80060d2:	6879      	ldr	r1, [r7, #4]
 80060d4:	683a      	ldr	r2, [r7, #0]
 80060d6:	4613      	mov	r3, r2
 80060d8:	00db      	lsls	r3, r3, #3
 80060da:	4413      	add	r3, r2
 80060dc:	009b      	lsls	r3, r3, #2
 80060de:	440b      	add	r3, r1
 80060e0:	f503 7319 	add.w	r3, r3, #612	@ 0x264
 80060e4:	681b      	ldr	r3, [r3, #0]
 80060e6:	2b00      	cmp	r3, #0
 80060e8:	d108      	bne.n	80060fc <PCD_EP_OutXfrComplete_int+0x1b0>
      {
        /* this is ZLP, so prepare EP0 for next setup */
        (void)USB_EP0_OutStart(hpcd->Instance, 0U, (uint8_t *)hpcd->Setup);
 80060ea:	687b      	ldr	r3, [r7, #4]
 80060ec:	6818      	ldr	r0, [r3, #0]
 80060ee:	687b      	ldr	r3, [r7, #4]
 80060f0:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 80060f4:	461a      	mov	r2, r3
 80060f6:	2100      	movs	r1, #0
 80060f8:	f004 fa52 	bl	800a5a0 <USB_EP0_OutStart>
      }

#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
      hpcd->DataOutStageCallback(hpcd, (uint8_t)epnum);
#else
      HAL_PCD_DataOutStageCallback(hpcd, (uint8_t)epnum);
 80060fc:	683b      	ldr	r3, [r7, #0]
 80060fe:	b2db      	uxtb	r3, r3
 8006100:	4619      	mov	r1, r3
 8006102:	6878      	ldr	r0, [r7, #4]
 8006104:	f007 f974 	bl	800d3f0 <HAL_PCD_DataOutStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
    }
  }

  return HAL_OK;
 8006108:	2300      	movs	r3, #0
}
 800610a:	4618      	mov	r0, r3
 800610c:	3720      	adds	r7, #32
 800610e:	46bd      	mov	sp, r7
 8006110:	bd80      	pop	{r7, pc}
 8006112:	bf00      	nop
 8006114:	4f54300a 	.word	0x4f54300a
 8006118:	4f54310a 	.word	0x4f54310a

0800611c <PCD_EP_OutSetupPacket_int>:
  * @param  hpcd PCD handle
  * @param  epnum endpoint number
  * @retval HAL status
  */
static HAL_StatusTypeDef PCD_EP_OutSetupPacket_int(PCD_HandleTypeDef *hpcd, uint32_t epnum)
{
 800611c:	b580      	push	{r7, lr}
 800611e:	b086      	sub	sp, #24
 8006120:	af00      	add	r7, sp, #0
 8006122:	6078      	str	r0, [r7, #4]
 8006124:	6039      	str	r1, [r7, #0]
  const USB_OTG_GlobalTypeDef *USBx = hpcd->Instance;
 8006126:	687b      	ldr	r3, [r7, #4]
 8006128:	681b      	ldr	r3, [r3, #0]
 800612a:	617b      	str	r3, [r7, #20]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800612c:	697b      	ldr	r3, [r7, #20]
 800612e:	613b      	str	r3, [r7, #16]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 8006130:	697b      	ldr	r3, [r7, #20]
 8006132:	333c      	adds	r3, #60	@ 0x3c
 8006134:	3304      	adds	r3, #4
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	60fb      	str	r3, [r7, #12]
  uint32_t DoepintReg = USBx_OUTEP(epnum)->DOEPINT;
 800613a:	683b      	ldr	r3, [r7, #0]
 800613c:	015a      	lsls	r2, r3, #5
 800613e:	693b      	ldr	r3, [r7, #16]
 8006140:	4413      	add	r3, r2
 8006142:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006146:	689b      	ldr	r3, [r3, #8]
 8006148:	60bb      	str	r3, [r7, #8]

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 800614a:	68fb      	ldr	r3, [r7, #12]
 800614c:	4a15      	ldr	r2, [pc, #84]	@ (80061a4 <PCD_EP_OutSetupPacket_int+0x88>)
 800614e:	4293      	cmp	r3, r2
 8006150:	d90e      	bls.n	8006170 <PCD_EP_OutSetupPacket_int+0x54>
      ((DoepintReg & USB_OTG_DOEPINT_STPKTRX) == USB_OTG_DOEPINT_STPKTRX))
 8006152:	68bb      	ldr	r3, [r7, #8]
 8006154:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
  if ((gSNPSiD > USB_OTG_CORE_ID_300A) &&
 8006158:	2b00      	cmp	r3, #0
 800615a:	d009      	beq.n	8006170 <PCD_EP_OutSetupPacket_int+0x54>
  {
    CLEAR_OUT_EP_INTR(epnum, USB_OTG_DOEPINT_STPKTRX);
 800615c:	683b      	ldr	r3, [r7, #0]
 800615e:	015a      	lsls	r2, r3, #5
 8006160:	693b      	ldr	r3, [r7, #16]
 8006162:	4413      	add	r3, r2
 8006164:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8006168:	461a      	mov	r2, r3
 800616a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800616e:	6093      	str	r3, [r2, #8]

  /* Inform the upper layer that a setup packet is available */
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
  hpcd->SetupStageCallback(hpcd);
#else
  HAL_PCD_SetupStageCallback(hpcd);
 8006170:	6878      	ldr	r0, [r7, #4]
 8006172:	f007 f92b 	bl	800d3cc <HAL_PCD_SetupStageCallback>
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */

  if ((gSNPSiD > USB_OTG_CORE_ID_300A) && (hpcd->Init.dma_enable == 1U))
 8006176:	68fb      	ldr	r3, [r7, #12]
 8006178:	4a0a      	ldr	r2, [pc, #40]	@ (80061a4 <PCD_EP_OutSetupPacket_int+0x88>)
 800617a:	4293      	cmp	r3, r2
 800617c:	d90c      	bls.n	8006198 <PCD_EP_OutSetupPacket_int+0x7c>
 800617e:	687b      	ldr	r3, [r7, #4]
 8006180:	799b      	ldrb	r3, [r3, #6]
 8006182:	2b01      	cmp	r3, #1
 8006184:	d108      	bne.n	8006198 <PCD_EP_OutSetupPacket_int+0x7c>
  {
    (void)USB_EP0_OutStart(hpcd->Instance, 1U, (uint8_t *)hpcd->Setup);
 8006186:	687b      	ldr	r3, [r7, #4]
 8006188:	6818      	ldr	r0, [r3, #0]
 800618a:	687b      	ldr	r3, [r7, #4]
 800618c:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 8006190:	461a      	mov	r2, r3
 8006192:	2101      	movs	r1, #1
 8006194:	f004 fa04 	bl	800a5a0 <USB_EP0_OutStart>
  }

  return HAL_OK;
 8006198:	2300      	movs	r3, #0
}
 800619a:	4618      	mov	r0, r3
 800619c:	3718      	adds	r7, #24
 800619e:	46bd      	mov	sp, r7
 80061a0:	bd80      	pop	{r7, pc}
 80061a2:	bf00      	nop
 80061a4:	4f54300a 	.word	0x4f54300a

080061a8 <HAL_PCDEx_SetTxFiFo>:
  * @param  fifo The number of Tx fifo
  * @param  size Fifo size
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetTxFiFo(PCD_HandleTypeDef *hpcd, uint8_t fifo, uint16_t size)
{
 80061a8:	b480      	push	{r7}
 80061aa:	b085      	sub	sp, #20
 80061ac:	af00      	add	r7, sp, #0
 80061ae:	6078      	str	r0, [r7, #4]
 80061b0:	460b      	mov	r3, r1
 80061b2:	70fb      	strb	r3, [r7, #3]
 80061b4:	4613      	mov	r3, r2
 80061b6:	803b      	strh	r3, [r7, #0]
         --> Txn should be configured with the minimum space of 16 words
     The FIFO is used optimally when used TxFIFOs are allocated in the top
         of the FIFO.Ex: use EP1 and EP2 as IN instead of EP1 and EP3 as IN ones.
     When DMA is used 3n * FIFO locations should be reserved for internal DMA registers */

  Tx_Offset = hpcd->Instance->GRXFSIZ;
 80061b8:	687b      	ldr	r3, [r7, #4]
 80061ba:	681b      	ldr	r3, [r3, #0]
 80061bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80061be:	60bb      	str	r3, [r7, #8]

  if (fifo == 0U)
 80061c0:	78fb      	ldrb	r3, [r7, #3]
 80061c2:	2b00      	cmp	r3, #0
 80061c4:	d107      	bne.n	80061d6 <HAL_PCDEx_SetTxFiFo+0x2e>
  {
    hpcd->Instance->DIEPTXF0_HNPTXFSIZ = ((uint32_t)size << 16) | Tx_Offset;
 80061c6:	883b      	ldrh	r3, [r7, #0]
 80061c8:	0419      	lsls	r1, r3, #16
 80061ca:	687b      	ldr	r3, [r7, #4]
 80061cc:	681b      	ldr	r3, [r3, #0]
 80061ce:	68ba      	ldr	r2, [r7, #8]
 80061d0:	430a      	orrs	r2, r1
 80061d2:	629a      	str	r2, [r3, #40]	@ 0x28
 80061d4:	e028      	b.n	8006228 <HAL_PCDEx_SetTxFiFo+0x80>
  }
  else
  {
    Tx_Offset += (hpcd->Instance->DIEPTXF0_HNPTXFSIZ) >> 16;
 80061d6:	687b      	ldr	r3, [r7, #4]
 80061d8:	681b      	ldr	r3, [r3, #0]
 80061da:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80061dc:	0c1b      	lsrs	r3, r3, #16
 80061de:	68ba      	ldr	r2, [r7, #8]
 80061e0:	4413      	add	r3, r2
 80061e2:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 80061e4:	2300      	movs	r3, #0
 80061e6:	73fb      	strb	r3, [r7, #15]
 80061e8:	e00d      	b.n	8006206 <HAL_PCDEx_SetTxFiFo+0x5e>
    {
      Tx_Offset += (hpcd->Instance->DIEPTXF[i] >> 16);
 80061ea:	687b      	ldr	r3, [r7, #4]
 80061ec:	681a      	ldr	r2, [r3, #0]
 80061ee:	7bfb      	ldrb	r3, [r7, #15]
 80061f0:	3340      	adds	r3, #64	@ 0x40
 80061f2:	009b      	lsls	r3, r3, #2
 80061f4:	4413      	add	r3, r2
 80061f6:	685b      	ldr	r3, [r3, #4]
 80061f8:	0c1b      	lsrs	r3, r3, #16
 80061fa:	68ba      	ldr	r2, [r7, #8]
 80061fc:	4413      	add	r3, r2
 80061fe:	60bb      	str	r3, [r7, #8]
    for (i = 0U; i < (fifo - 1U); i++)
 8006200:	7bfb      	ldrb	r3, [r7, #15]
 8006202:	3301      	adds	r3, #1
 8006204:	73fb      	strb	r3, [r7, #15]
 8006206:	7bfa      	ldrb	r2, [r7, #15]
 8006208:	78fb      	ldrb	r3, [r7, #3]
 800620a:	3b01      	subs	r3, #1
 800620c:	429a      	cmp	r2, r3
 800620e:	d3ec      	bcc.n	80061ea <HAL_PCDEx_SetTxFiFo+0x42>
    }

    /* Multiply Tx_Size by 2 to get higher performance */
    hpcd->Instance->DIEPTXF[fifo - 1U] = ((uint32_t)size << 16) | Tx_Offset;
 8006210:	883b      	ldrh	r3, [r7, #0]
 8006212:	0418      	lsls	r0, r3, #16
 8006214:	687b      	ldr	r3, [r7, #4]
 8006216:	6819      	ldr	r1, [r3, #0]
 8006218:	78fb      	ldrb	r3, [r7, #3]
 800621a:	3b01      	subs	r3, #1
 800621c:	68ba      	ldr	r2, [r7, #8]
 800621e:	4302      	orrs	r2, r0
 8006220:	3340      	adds	r3, #64	@ 0x40
 8006222:	009b      	lsls	r3, r3, #2
 8006224:	440b      	add	r3, r1
 8006226:	605a      	str	r2, [r3, #4]
  }

  return HAL_OK;
 8006228:	2300      	movs	r3, #0
}
 800622a:	4618      	mov	r0, r3
 800622c:	3714      	adds	r7, #20
 800622e:	46bd      	mov	sp, r7
 8006230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006234:	4770      	bx	lr

08006236 <HAL_PCDEx_SetRxFiFo>:
  * @param  hpcd PCD handle
  * @param  size Size of Rx fifo
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_PCDEx_SetRxFiFo(PCD_HandleTypeDef *hpcd, uint16_t size)
{
 8006236:	b480      	push	{r7}
 8006238:	b083      	sub	sp, #12
 800623a:	af00      	add	r7, sp, #0
 800623c:	6078      	str	r0, [r7, #4]
 800623e:	460b      	mov	r3, r1
 8006240:	807b      	strh	r3, [r7, #2]
  hpcd->Instance->GRXFSIZ = size;
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	887a      	ldrh	r2, [r7, #2]
 8006248:	625a      	str	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 800624a:	2300      	movs	r3, #0
}
 800624c:	4618      	mov	r0, r3
 800624e:	370c      	adds	r7, #12
 8006250:	46bd      	mov	sp, r7
 8006252:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006256:	4770      	bx	lr

08006258 <HAL_PCDEx_LPM_Callback>:
  * @param  hpcd PCD handle
  * @param  msg LPM message
  * @retval HAL status
  */
__weak void HAL_PCDEx_LPM_Callback(PCD_HandleTypeDef *hpcd, PCD_LPM_MsgTypeDef msg)
{
 8006258:	b480      	push	{r7}
 800625a:	b083      	sub	sp, #12
 800625c:	af00      	add	r7, sp, #0
 800625e:	6078      	str	r0, [r7, #4]
 8006260:	460b      	mov	r3, r1
 8006262:	70fb      	strb	r3, [r7, #3]
  UNUSED(msg);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_PCDEx_LPM_Callback could be implemented in the user file
   */
}
 8006264:	bf00      	nop
 8006266:	370c      	adds	r7, #12
 8006268:	46bd      	mov	sp, r7
 800626a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800626e:	4770      	bx	lr

08006270 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(const RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8006270:	b580      	push	{r7, lr}
 8006272:	b086      	sub	sp, #24
 8006274:	af00      	add	r7, sp, #0
 8006276:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;
  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8006278:	687b      	ldr	r3, [r7, #4]
 800627a:	2b00      	cmp	r3, #0
 800627c:	d101      	bne.n	8006282 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800627e:	2301      	movs	r3, #1
 8006280:	e267      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8006282:	687b      	ldr	r3, [r7, #4]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	f003 0301 	and.w	r3, r3, #1
 800628a:	2b00      	cmp	r3, #0
 800628c:	d075      	beq.n	800637a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 800628e:	4b88      	ldr	r3, [pc, #544]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 8006290:	689b      	ldr	r3, [r3, #8]
 8006292:	f003 030c 	and.w	r3, r3, #12
 8006296:	2b04      	cmp	r3, #4
 8006298:	d00c      	beq.n	80062b4 <HAL_RCC_OscConfig+0x44>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 800629a:	4b85      	ldr	r3, [pc, #532]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 800629c:	689b      	ldr	r3, [r3, #8]
 800629e:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) || \
 80062a2:	2b08      	cmp	r3, #8
 80062a4:	d112      	bne.n	80062cc <HAL_RCC_OscConfig+0x5c>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80062a6:	4b82      	ldr	r3, [pc, #520]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 80062a8:	685b      	ldr	r3, [r3, #4]
 80062aa:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80062ae:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80062b2:	d10b      	bne.n	80062cc <HAL_RCC_OscConfig+0x5c>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80062b4:	4b7e      	ldr	r3, [pc, #504]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 80062b6:	681b      	ldr	r3, [r3, #0]
 80062b8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80062bc:	2b00      	cmp	r3, #0
 80062be:	d05b      	beq.n	8006378 <HAL_RCC_OscConfig+0x108>
 80062c0:	687b      	ldr	r3, [r7, #4]
 80062c2:	685b      	ldr	r3, [r3, #4]
 80062c4:	2b00      	cmp	r3, #0
 80062c6:	d157      	bne.n	8006378 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80062c8:	2301      	movs	r3, #1
 80062ca:	e242      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80062cc:	687b      	ldr	r3, [r7, #4]
 80062ce:	685b      	ldr	r3, [r3, #4]
 80062d0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80062d4:	d106      	bne.n	80062e4 <HAL_RCC_OscConfig+0x74>
 80062d6:	4b76      	ldr	r3, [pc, #472]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 80062d8:	681b      	ldr	r3, [r3, #0]
 80062da:	4a75      	ldr	r2, [pc, #468]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 80062dc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062e0:	6013      	str	r3, [r2, #0]
 80062e2:	e01d      	b.n	8006320 <HAL_RCC_OscConfig+0xb0>
 80062e4:	687b      	ldr	r3, [r7, #4]
 80062e6:	685b      	ldr	r3, [r3, #4]
 80062e8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80062ec:	d10c      	bne.n	8006308 <HAL_RCC_OscConfig+0x98>
 80062ee:	4b70      	ldr	r3, [pc, #448]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 80062f0:	681b      	ldr	r3, [r3, #0]
 80062f2:	4a6f      	ldr	r2, [pc, #444]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 80062f4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80062f8:	6013      	str	r3, [r2, #0]
 80062fa:	4b6d      	ldr	r3, [pc, #436]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 80062fc:	681b      	ldr	r3, [r3, #0]
 80062fe:	4a6c      	ldr	r2, [pc, #432]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 8006300:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8006304:	6013      	str	r3, [r2, #0]
 8006306:	e00b      	b.n	8006320 <HAL_RCC_OscConfig+0xb0>
 8006308:	4b69      	ldr	r3, [pc, #420]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 800630a:	681b      	ldr	r3, [r3, #0]
 800630c:	4a68      	ldr	r2, [pc, #416]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 800630e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006312:	6013      	str	r3, [r2, #0]
 8006314:	4b66      	ldr	r3, [pc, #408]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 8006316:	681b      	ldr	r3, [r3, #0]
 8006318:	4a65      	ldr	r2, [pc, #404]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 800631a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800631e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if ((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8006320:	687b      	ldr	r3, [r7, #4]
 8006322:	685b      	ldr	r3, [r3, #4]
 8006324:	2b00      	cmp	r3, #0
 8006326:	d013      	beq.n	8006350 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006328:	f7fd fe9c 	bl	8004064 <HAL_GetTick>
 800632c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800632e:	e008      	b.n	8006342 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006330:	f7fd fe98 	bl	8004064 <HAL_GetTick>
 8006334:	4602      	mov	r2, r0
 8006336:	693b      	ldr	r3, [r7, #16]
 8006338:	1ad3      	subs	r3, r2, r3
 800633a:	2b64      	cmp	r3, #100	@ 0x64
 800633c:	d901      	bls.n	8006342 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800633e:	2303      	movs	r3, #3
 8006340:	e207      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8006342:	4b5b      	ldr	r3, [pc, #364]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 8006344:	681b      	ldr	r3, [r3, #0]
 8006346:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800634a:	2b00      	cmp	r3, #0
 800634c:	d0f0      	beq.n	8006330 <HAL_RCC_OscConfig+0xc0>
 800634e:	e014      	b.n	800637a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006350:	f7fd fe88 	bl	8004064 <HAL_GetTick>
 8006354:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8006356:	e008      	b.n	800636a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8006358:	f7fd fe84 	bl	8004064 <HAL_GetTick>
 800635c:	4602      	mov	r2, r0
 800635e:	693b      	ldr	r3, [r7, #16]
 8006360:	1ad3      	subs	r3, r2, r3
 8006362:	2b64      	cmp	r3, #100	@ 0x64
 8006364:	d901      	bls.n	800636a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8006366:	2303      	movs	r3, #3
 8006368:	e1f3      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800636a:	4b51      	ldr	r3, [pc, #324]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 800636c:	681b      	ldr	r3, [r3, #0]
 800636e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006372:	2b00      	cmp	r3, #0
 8006374:	d1f0      	bne.n	8006358 <HAL_RCC_OscConfig+0xe8>
 8006376:	e000      	b.n	800637a <HAL_RCC_OscConfig+0x10a>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8006378:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800637a:	687b      	ldr	r3, [r7, #4]
 800637c:	681b      	ldr	r3, [r3, #0]
 800637e:	f003 0302 	and.w	r3, r3, #2
 8006382:	2b00      	cmp	r3, #0
 8006384:	d063      	beq.n	800644e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 8006386:	4b4a      	ldr	r3, [pc, #296]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 8006388:	689b      	ldr	r3, [r3, #8]
 800638a:	f003 030c 	and.w	r3, r3, #12
 800638e:	2b00      	cmp	r3, #0
 8006390:	d00b      	beq.n	80063aa <HAL_RCC_OscConfig+0x13a>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8006392:	4b47      	ldr	r3, [pc, #284]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 8006394:	689b      	ldr	r3, [r3, #8]
 8006396:	f003 030c 	and.w	r3, r3, #12
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) || \
 800639a:	2b08      	cmp	r3, #8
 800639c:	d11c      	bne.n	80063d8 <HAL_RCC_OscConfig+0x168>
        ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 800639e:	4b44      	ldr	r3, [pc, #272]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 80063a0:	685b      	ldr	r3, [r3, #4]
 80063a2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 80063a6:	2b00      	cmp	r3, #0
 80063a8:	d116      	bne.n	80063d8 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063aa:	4b41      	ldr	r3, [pc, #260]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 0302 	and.w	r3, r3, #2
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d005      	beq.n	80063c2 <HAL_RCC_OscConfig+0x152>
 80063b6:	687b      	ldr	r3, [r7, #4]
 80063b8:	68db      	ldr	r3, [r3, #12]
 80063ba:	2b01      	cmp	r3, #1
 80063bc:	d001      	beq.n	80063c2 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80063be:	2301      	movs	r3, #1
 80063c0:	e1c7      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80063c2:	4b3b      	ldr	r3, [pc, #236]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 80063c4:	681b      	ldr	r3, [r3, #0]
 80063c6:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 80063ca:	687b      	ldr	r3, [r7, #4]
 80063cc:	691b      	ldr	r3, [r3, #16]
 80063ce:	00db      	lsls	r3, r3, #3
 80063d0:	4937      	ldr	r1, [pc, #220]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 80063d2:	4313      	orrs	r3, r2
 80063d4:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80063d6:	e03a      	b.n	800644e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if ((RCC_OscInitStruct->HSIState) != RCC_HSI_OFF)
 80063d8:	687b      	ldr	r3, [r7, #4]
 80063da:	68db      	ldr	r3, [r3, #12]
 80063dc:	2b00      	cmp	r3, #0
 80063de:	d020      	beq.n	8006422 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80063e0:	4b34      	ldr	r3, [pc, #208]	@ (80064b4 <HAL_RCC_OscConfig+0x244>)
 80063e2:	2201      	movs	r2, #1
 80063e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80063e6:	f7fd fe3d 	bl	8004064 <HAL_GetTick>
 80063ea:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 80063ec:	e008      	b.n	8006400 <HAL_RCC_OscConfig+0x190>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80063ee:	f7fd fe39 	bl	8004064 <HAL_GetTick>
 80063f2:	4602      	mov	r2, r0
 80063f4:	693b      	ldr	r3, [r7, #16]
 80063f6:	1ad3      	subs	r3, r2, r3
 80063f8:	2b02      	cmp	r3, #2
 80063fa:	d901      	bls.n	8006400 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 80063fc:	2303      	movs	r3, #3
 80063fe:	e1a8      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8006400:	4b2b      	ldr	r3, [pc, #172]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 8006402:	681b      	ldr	r3, [r3, #0]
 8006404:	f003 0302 	and.w	r3, r3, #2
 8006408:	2b00      	cmp	r3, #0
 800640a:	d0f0      	beq.n	80063ee <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 800640c:	4b28      	ldr	r3, [pc, #160]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8006414:	687b      	ldr	r3, [r7, #4]
 8006416:	691b      	ldr	r3, [r3, #16]
 8006418:	00db      	lsls	r3, r3, #3
 800641a:	4925      	ldr	r1, [pc, #148]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 800641c:	4313      	orrs	r3, r2
 800641e:	600b      	str	r3, [r1, #0]
 8006420:	e015      	b.n	800644e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8006422:	4b24      	ldr	r3, [pc, #144]	@ (80064b4 <HAL_RCC_OscConfig+0x244>)
 8006424:	2200      	movs	r2, #0
 8006426:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8006428:	f7fd fe1c 	bl	8004064 <HAL_GetTick>
 800642c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800642e:	e008      	b.n	8006442 <HAL_RCC_OscConfig+0x1d2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8006430:	f7fd fe18 	bl	8004064 <HAL_GetTick>
 8006434:	4602      	mov	r2, r0
 8006436:	693b      	ldr	r3, [r7, #16]
 8006438:	1ad3      	subs	r3, r2, r3
 800643a:	2b02      	cmp	r3, #2
 800643c:	d901      	bls.n	8006442 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800643e:	2303      	movs	r3, #3
 8006440:	e187      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8006442:	4b1b      	ldr	r3, [pc, #108]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 8006444:	681b      	ldr	r3, [r3, #0]
 8006446:	f003 0302 	and.w	r3, r3, #2
 800644a:	2b00      	cmp	r3, #0
 800644c:	d1f0      	bne.n	8006430 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800644e:	687b      	ldr	r3, [r7, #4]
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	f003 0308 	and.w	r3, r3, #8
 8006456:	2b00      	cmp	r3, #0
 8006458:	d036      	beq.n	80064c8 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if ((RCC_OscInitStruct->LSIState) != RCC_LSI_OFF)
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	695b      	ldr	r3, [r3, #20]
 800645e:	2b00      	cmp	r3, #0
 8006460:	d016      	beq.n	8006490 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8006462:	4b15      	ldr	r3, [pc, #84]	@ (80064b8 <HAL_RCC_OscConfig+0x248>)
 8006464:	2201      	movs	r2, #1
 8006466:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8006468:	f7fd fdfc 	bl	8004064 <HAL_GetTick>
 800646c:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800646e:	e008      	b.n	8006482 <HAL_RCC_OscConfig+0x212>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8006470:	f7fd fdf8 	bl	8004064 <HAL_GetTick>
 8006474:	4602      	mov	r2, r0
 8006476:	693b      	ldr	r3, [r7, #16]
 8006478:	1ad3      	subs	r3, r2, r3
 800647a:	2b02      	cmp	r3, #2
 800647c:	d901      	bls.n	8006482 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800647e:	2303      	movs	r3, #3
 8006480:	e167      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8006482:	4b0b      	ldr	r3, [pc, #44]	@ (80064b0 <HAL_RCC_OscConfig+0x240>)
 8006484:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8006486:	f003 0302 	and.w	r3, r3, #2
 800648a:	2b00      	cmp	r3, #0
 800648c:	d0f0      	beq.n	8006470 <HAL_RCC_OscConfig+0x200>
 800648e:	e01b      	b.n	80064c8 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8006490:	4b09      	ldr	r3, [pc, #36]	@ (80064b8 <HAL_RCC_OscConfig+0x248>)
 8006492:	2200      	movs	r2, #0
 8006494:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8006496:	f7fd fde5 	bl	8004064 <HAL_GetTick>
 800649a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 800649c:	e00e      	b.n	80064bc <HAL_RCC_OscConfig+0x24c>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800649e:	f7fd fde1 	bl	8004064 <HAL_GetTick>
 80064a2:	4602      	mov	r2, r0
 80064a4:	693b      	ldr	r3, [r7, #16]
 80064a6:	1ad3      	subs	r3, r2, r3
 80064a8:	2b02      	cmp	r3, #2
 80064aa:	d907      	bls.n	80064bc <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 80064ac:	2303      	movs	r3, #3
 80064ae:	e150      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
 80064b0:	40023800 	.word	0x40023800
 80064b4:	42470000 	.word	0x42470000
 80064b8:	42470e80 	.word	0x42470e80
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80064bc:	4b88      	ldr	r3, [pc, #544]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 80064be:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 80064c0:	f003 0302 	and.w	r3, r3, #2
 80064c4:	2b00      	cmp	r3, #0
 80064c6:	d1ea      	bne.n	800649e <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80064c8:	687b      	ldr	r3, [r7, #4]
 80064ca:	681b      	ldr	r3, [r3, #0]
 80064cc:	f003 0304 	and.w	r3, r3, #4
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	f000 8097 	beq.w	8006604 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 80064d6:	2300      	movs	r3, #0
 80064d8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 80064da:	4b81      	ldr	r3, [pc, #516]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 80064dc:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064de:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064e2:	2b00      	cmp	r3, #0
 80064e4:	d10f      	bne.n	8006506 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80064e6:	2300      	movs	r3, #0
 80064e8:	60bb      	str	r3, [r7, #8]
 80064ea:	4b7d      	ldr	r3, [pc, #500]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 80064ec:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064ee:	4a7c      	ldr	r2, [pc, #496]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 80064f0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80064f4:	6413      	str	r3, [r2, #64]	@ 0x40
 80064f6:	4b7a      	ldr	r3, [pc, #488]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 80064f8:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80064fa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80064fe:	60bb      	str	r3, [r7, #8]
 8006500:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8006502:	2301      	movs	r3, #1
 8006504:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006506:	4b77      	ldr	r3, [pc, #476]	@ (80066e4 <HAL_RCC_OscConfig+0x474>)
 8006508:	681b      	ldr	r3, [r3, #0]
 800650a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800650e:	2b00      	cmp	r3, #0
 8006510:	d118      	bne.n	8006544 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8006512:	4b74      	ldr	r3, [pc, #464]	@ (80066e4 <HAL_RCC_OscConfig+0x474>)
 8006514:	681b      	ldr	r3, [r3, #0]
 8006516:	4a73      	ldr	r2, [pc, #460]	@ (80066e4 <HAL_RCC_OscConfig+0x474>)
 8006518:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800651c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800651e:	f7fd fda1 	bl	8004064 <HAL_GetTick>
 8006522:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006524:	e008      	b.n	8006538 <HAL_RCC_OscConfig+0x2c8>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006526:	f7fd fd9d 	bl	8004064 <HAL_GetTick>
 800652a:	4602      	mov	r2, r0
 800652c:	693b      	ldr	r3, [r7, #16]
 800652e:	1ad3      	subs	r3, r2, r3
 8006530:	2b02      	cmp	r3, #2
 8006532:	d901      	bls.n	8006538 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8006534:	2303      	movs	r3, #3
 8006536:	e10c      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8006538:	4b6a      	ldr	r3, [pc, #424]	@ (80066e4 <HAL_RCC_OscConfig+0x474>)
 800653a:	681b      	ldr	r3, [r3, #0]
 800653c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006540:	2b00      	cmp	r3, #0
 8006542:	d0f0      	beq.n	8006526 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8006544:	687b      	ldr	r3, [r7, #4]
 8006546:	689b      	ldr	r3, [r3, #8]
 8006548:	2b01      	cmp	r3, #1
 800654a:	d106      	bne.n	800655a <HAL_RCC_OscConfig+0x2ea>
 800654c:	4b64      	ldr	r3, [pc, #400]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 800654e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006550:	4a63      	ldr	r2, [pc, #396]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 8006552:	f043 0301 	orr.w	r3, r3, #1
 8006556:	6713      	str	r3, [r2, #112]	@ 0x70
 8006558:	e01c      	b.n	8006594 <HAL_RCC_OscConfig+0x324>
 800655a:	687b      	ldr	r3, [r7, #4]
 800655c:	689b      	ldr	r3, [r3, #8]
 800655e:	2b05      	cmp	r3, #5
 8006560:	d10c      	bne.n	800657c <HAL_RCC_OscConfig+0x30c>
 8006562:	4b5f      	ldr	r3, [pc, #380]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 8006564:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006566:	4a5e      	ldr	r2, [pc, #376]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 8006568:	f043 0304 	orr.w	r3, r3, #4
 800656c:	6713      	str	r3, [r2, #112]	@ 0x70
 800656e:	4b5c      	ldr	r3, [pc, #368]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 8006570:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006572:	4a5b      	ldr	r2, [pc, #364]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 8006574:	f043 0301 	orr.w	r3, r3, #1
 8006578:	6713      	str	r3, [r2, #112]	@ 0x70
 800657a:	e00b      	b.n	8006594 <HAL_RCC_OscConfig+0x324>
 800657c:	4b58      	ldr	r3, [pc, #352]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 800657e:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 8006580:	4a57      	ldr	r2, [pc, #348]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 8006582:	f023 0301 	bic.w	r3, r3, #1
 8006586:	6713      	str	r3, [r2, #112]	@ 0x70
 8006588:	4b55      	ldr	r3, [pc, #340]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 800658a:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 800658c:	4a54      	ldr	r2, [pc, #336]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 800658e:	f023 0304 	bic.w	r3, r3, #4
 8006592:	6713      	str	r3, [r2, #112]	@ 0x70
    /* Check the LSE State */
    if ((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8006594:	687b      	ldr	r3, [r7, #4]
 8006596:	689b      	ldr	r3, [r3, #8]
 8006598:	2b00      	cmp	r3, #0
 800659a:	d015      	beq.n	80065c8 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800659c:	f7fd fd62 	bl	8004064 <HAL_GetTick>
 80065a0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065a2:	e00a      	b.n	80065ba <HAL_RCC_OscConfig+0x34a>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065a4:	f7fd fd5e 	bl	8004064 <HAL_GetTick>
 80065a8:	4602      	mov	r2, r0
 80065aa:	693b      	ldr	r3, [r7, #16]
 80065ac:	1ad3      	subs	r3, r2, r3
 80065ae:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065b2:	4293      	cmp	r3, r2
 80065b4:	d901      	bls.n	80065ba <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 80065b6:	2303      	movs	r3, #3
 80065b8:	e0cb      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80065ba:	4b49      	ldr	r3, [pc, #292]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 80065bc:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065be:	f003 0302 	and.w	r3, r3, #2
 80065c2:	2b00      	cmp	r3, #0
 80065c4:	d0ee      	beq.n	80065a4 <HAL_RCC_OscConfig+0x334>
 80065c6:	e014      	b.n	80065f2 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80065c8:	f7fd fd4c 	bl	8004064 <HAL_GetTick>
 80065cc:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065ce:	e00a      	b.n	80065e6 <HAL_RCC_OscConfig+0x376>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80065d0:	f7fd fd48 	bl	8004064 <HAL_GetTick>
 80065d4:	4602      	mov	r2, r0
 80065d6:	693b      	ldr	r3, [r7, #16]
 80065d8:	1ad3      	subs	r3, r2, r3
 80065da:	f241 3288 	movw	r2, #5000	@ 0x1388
 80065de:	4293      	cmp	r3, r2
 80065e0:	d901      	bls.n	80065e6 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 80065e2:	2303      	movs	r3, #3
 80065e4:	e0b5      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80065e6:	4b3e      	ldr	r3, [pc, #248]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 80065e8:	6f1b      	ldr	r3, [r3, #112]	@ 0x70
 80065ea:	f003 0302 	and.w	r3, r3, #2
 80065ee:	2b00      	cmp	r3, #0
 80065f0:	d1ee      	bne.n	80065d0 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80065f2:	7dfb      	ldrb	r3, [r7, #23]
 80065f4:	2b01      	cmp	r3, #1
 80065f6:	d105      	bne.n	8006604 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80065f8:	4b39      	ldr	r3, [pc, #228]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 80065fa:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80065fc:	4a38      	ldr	r2, [pc, #224]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 80065fe:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006602:	6413      	str	r3, [r2, #64]	@ 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8006604:	687b      	ldr	r3, [r7, #4]
 8006606:	699b      	ldr	r3, [r3, #24]
 8006608:	2b00      	cmp	r3, #0
 800660a:	f000 80a1 	beq.w	8006750 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800660e:	4b34      	ldr	r3, [pc, #208]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 8006610:	689b      	ldr	r3, [r3, #8]
 8006612:	f003 030c 	and.w	r3, r3, #12
 8006616:	2b08      	cmp	r3, #8
 8006618:	d05c      	beq.n	80066d4 <HAL_RCC_OscConfig+0x464>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800661a:	687b      	ldr	r3, [r7, #4]
 800661c:	699b      	ldr	r3, [r3, #24]
 800661e:	2b02      	cmp	r3, #2
 8006620:	d141      	bne.n	80066a6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8006622:	4b31      	ldr	r3, [pc, #196]	@ (80066e8 <HAL_RCC_OscConfig+0x478>)
 8006624:	2200      	movs	r2, #0
 8006626:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8006628:	f7fd fd1c 	bl	8004064 <HAL_GetTick>
 800662c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800662e:	e008      	b.n	8006642 <HAL_RCC_OscConfig+0x3d2>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006630:	f7fd fd18 	bl	8004064 <HAL_GetTick>
 8006634:	4602      	mov	r2, r0
 8006636:	693b      	ldr	r3, [r7, #16]
 8006638:	1ad3      	subs	r3, r2, r3
 800663a:	2b02      	cmp	r3, #2
 800663c:	d901      	bls.n	8006642 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800663e:	2303      	movs	r3, #3
 8006640:	e087      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8006642:	4b27      	ldr	r3, [pc, #156]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 8006644:	681b      	ldr	r3, [r3, #0]
 8006646:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800664a:	2b00      	cmp	r3, #0
 800664c:	d1f0      	bne.n	8006630 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800664e:	687b      	ldr	r3, [r7, #4]
 8006650:	69da      	ldr	r2, [r3, #28]
 8006652:	687b      	ldr	r3, [r7, #4]
 8006654:	6a1b      	ldr	r3, [r3, #32]
 8006656:	431a      	orrs	r2, r3
 8006658:	687b      	ldr	r3, [r7, #4]
 800665a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800665c:	019b      	lsls	r3, r3, #6
 800665e:	431a      	orrs	r2, r3
 8006660:	687b      	ldr	r3, [r7, #4]
 8006662:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006664:	085b      	lsrs	r3, r3, #1
 8006666:	3b01      	subs	r3, #1
 8006668:	041b      	lsls	r3, r3, #16
 800666a:	431a      	orrs	r2, r3
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006670:	061b      	lsls	r3, r3, #24
 8006672:	491b      	ldr	r1, [pc, #108]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 8006674:	4313      	orrs	r3, r2
 8006676:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8006678:	4b1b      	ldr	r3, [pc, #108]	@ (80066e8 <HAL_RCC_OscConfig+0x478>)
 800667a:	2201      	movs	r2, #1
 800667c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800667e:	f7fd fcf1 	bl	8004064 <HAL_GetTick>
 8006682:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006684:	e008      	b.n	8006698 <HAL_RCC_OscConfig+0x428>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8006686:	f7fd fced 	bl	8004064 <HAL_GetTick>
 800668a:	4602      	mov	r2, r0
 800668c:	693b      	ldr	r3, [r7, #16]
 800668e:	1ad3      	subs	r3, r2, r3
 8006690:	2b02      	cmp	r3, #2
 8006692:	d901      	bls.n	8006698 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8006694:	2303      	movs	r3, #3
 8006696:	e05c      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8006698:	4b11      	ldr	r3, [pc, #68]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 800669a:	681b      	ldr	r3, [r3, #0]
 800669c:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066a0:	2b00      	cmp	r3, #0
 80066a2:	d0f0      	beq.n	8006686 <HAL_RCC_OscConfig+0x416>
 80066a4:	e054      	b.n	8006750 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80066a6:	4b10      	ldr	r3, [pc, #64]	@ (80066e8 <HAL_RCC_OscConfig+0x478>)
 80066a8:	2200      	movs	r2, #0
 80066aa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80066ac:	f7fd fcda 	bl	8004064 <HAL_GetTick>
 80066b0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066b2:	e008      	b.n	80066c6 <HAL_RCC_OscConfig+0x456>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80066b4:	f7fd fcd6 	bl	8004064 <HAL_GetTick>
 80066b8:	4602      	mov	r2, r0
 80066ba:	693b      	ldr	r3, [r7, #16]
 80066bc:	1ad3      	subs	r3, r2, r3
 80066be:	2b02      	cmp	r3, #2
 80066c0:	d901      	bls.n	80066c6 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 80066c2:	2303      	movs	r3, #3
 80066c4:	e045      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80066c6:	4b06      	ldr	r3, [pc, #24]	@ (80066e0 <HAL_RCC_OscConfig+0x470>)
 80066c8:	681b      	ldr	r3, [r3, #0]
 80066ca:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80066ce:	2b00      	cmp	r3, #0
 80066d0:	d1f0      	bne.n	80066b4 <HAL_RCC_OscConfig+0x444>
 80066d2:	e03d      	b.n	8006750 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80066d4:	687b      	ldr	r3, [r7, #4]
 80066d6:	699b      	ldr	r3, [r3, #24]
 80066d8:	2b01      	cmp	r3, #1
 80066da:	d107      	bne.n	80066ec <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 80066dc:	2301      	movs	r3, #1
 80066de:	e038      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
 80066e0:	40023800 	.word	0x40023800
 80066e4:	40007000 	.word	0x40007000
 80066e8:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 80066ec:	4b1b      	ldr	r3, [pc, #108]	@ (800675c <HAL_RCC_OscConfig+0x4ec>)
 80066ee:	685b      	ldr	r3, [r3, #4]
 80066f0:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 80066f2:	687b      	ldr	r3, [r7, #4]
 80066f4:	699b      	ldr	r3, [r3, #24]
 80066f6:	2b01      	cmp	r3, #1
 80066f8:	d028      	beq.n	800674c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80066fa:	68fb      	ldr	r3, [r7, #12]
 80066fc:	f403 0280 	and.w	r2, r3, #4194304	@ 0x400000
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8006704:	429a      	cmp	r2, r3
 8006706:	d121      	bne.n	800674c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006708:	68fb      	ldr	r3, [r7, #12]
 800670a:	f003 023f 	and.w	r2, r3, #63	@ 0x3f
 800670e:	687b      	ldr	r3, [r7, #4]
 8006710:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8006712:	429a      	cmp	r2, r3
 8006714:	d11a      	bne.n	800674c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006716:	68fa      	ldr	r2, [r7, #12]
 8006718:	f647 73c0 	movw	r3, #32704	@ 0x7fc0
 800671c:	4013      	ands	r3, r2
 800671e:	687a      	ldr	r2, [r7, #4]
 8006720:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8006722:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8006724:	4293      	cmp	r3, r2
 8006726:	d111      	bne.n	800674c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006728:	68fb      	ldr	r3, [r7, #12]
 800672a:	f403 3240 	and.w	r2, r3, #196608	@ 0x30000
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006732:	085b      	lsrs	r3, r3, #1
 8006734:	3b01      	subs	r3, #1
 8006736:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8006738:	429a      	cmp	r2, r3
 800673a:	d107      	bne.n	800674c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800673c:	68fb      	ldr	r3, [r7, #12]
 800673e:	f003 6270 	and.w	r2, r3, #251658240	@ 0xf000000
 8006742:	687b      	ldr	r3, [r7, #4]
 8006744:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006746:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8006748:	429a      	cmp	r2, r3
 800674a:	d001      	beq.n	8006750 <HAL_RCC_OscConfig+0x4e0>
#endif /* RCC_PLLCFGR_PLLR */
        {
          return HAL_ERROR;
 800674c:	2301      	movs	r3, #1
 800674e:	e000      	b.n	8006752 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8006750:	2300      	movs	r3, #0
}
 8006752:	4618      	mov	r0, r3
 8006754:	3718      	adds	r7, #24
 8006756:	46bd      	mov	sp, r7
 8006758:	bd80      	pop	{r7, pc}
 800675a:	bf00      	nop
 800675c:	40023800 	.word	0x40023800

08006760 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(const RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8006760:	b580      	push	{r7, lr}
 8006762:	b084      	sub	sp, #16
 8006764:	af00      	add	r7, sp, #0
 8006766:	6078      	str	r0, [r7, #4]
 8006768:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 800676a:	687b      	ldr	r3, [r7, #4]
 800676c:	2b00      	cmp	r3, #0
 800676e:	d101      	bne.n	8006774 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8006770:	2301      	movs	r3, #1
 8006772:	e0cc      	b.n	800690e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8006774:	4b68      	ldr	r3, [pc, #416]	@ (8006918 <HAL_RCC_ClockConfig+0x1b8>)
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f003 0307 	and.w	r3, r3, #7
 800677c:	683a      	ldr	r2, [r7, #0]
 800677e:	429a      	cmp	r2, r3
 8006780:	d90c      	bls.n	800679c <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8006782:	4b65      	ldr	r3, [pc, #404]	@ (8006918 <HAL_RCC_ClockConfig+0x1b8>)
 8006784:	683a      	ldr	r2, [r7, #0]
 8006786:	b2d2      	uxtb	r2, r2
 8006788:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800678a:	4b63      	ldr	r3, [pc, #396]	@ (8006918 <HAL_RCC_ClockConfig+0x1b8>)
 800678c:	681b      	ldr	r3, [r3, #0]
 800678e:	f003 0307 	and.w	r3, r3, #7
 8006792:	683a      	ldr	r2, [r7, #0]
 8006794:	429a      	cmp	r2, r3
 8006796:	d001      	beq.n	800679c <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8006798:	2301      	movs	r3, #1
 800679a:	e0b8      	b.n	800690e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 800679c:	687b      	ldr	r3, [r7, #4]
 800679e:	681b      	ldr	r3, [r3, #0]
 80067a0:	f003 0302 	and.w	r3, r3, #2
 80067a4:	2b00      	cmp	r3, #0
 80067a6:	d020      	beq.n	80067ea <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	681b      	ldr	r3, [r3, #0]
 80067ac:	f003 0304 	and.w	r3, r3, #4
 80067b0:	2b00      	cmp	r3, #0
 80067b2:	d005      	beq.n	80067c0 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80067b4:	4b59      	ldr	r3, [pc, #356]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 80067b6:	689b      	ldr	r3, [r3, #8]
 80067b8:	4a58      	ldr	r2, [pc, #352]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 80067ba:	f443 53e0 	orr.w	r3, r3, #7168	@ 0x1c00
 80067be:	6093      	str	r3, [r2, #8]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	681b      	ldr	r3, [r3, #0]
 80067c4:	f003 0308 	and.w	r3, r3, #8
 80067c8:	2b00      	cmp	r3, #0
 80067ca:	d005      	beq.n	80067d8 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80067cc:	4b53      	ldr	r3, [pc, #332]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 80067ce:	689b      	ldr	r3, [r3, #8]
 80067d0:	4a52      	ldr	r2, [pc, #328]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 80067d2:	f443 4360 	orr.w	r3, r3, #57344	@ 0xe000
 80067d6:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80067d8:	4b50      	ldr	r3, [pc, #320]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 80067da:	689b      	ldr	r3, [r3, #8]
 80067dc:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	689b      	ldr	r3, [r3, #8]
 80067e4:	494d      	ldr	r1, [pc, #308]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 80067e6:	4313      	orrs	r3, r2
 80067e8:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80067ea:	687b      	ldr	r3, [r7, #4]
 80067ec:	681b      	ldr	r3, [r3, #0]
 80067ee:	f003 0301 	and.w	r3, r3, #1
 80067f2:	2b00      	cmp	r3, #0
 80067f4:	d044      	beq.n	8006880 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80067f6:	687b      	ldr	r3, [r7, #4]
 80067f8:	685b      	ldr	r3, [r3, #4]
 80067fa:	2b01      	cmp	r3, #1
 80067fc:	d107      	bne.n	800680e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 80067fe:	4b47      	ldr	r3, [pc, #284]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 8006800:	681b      	ldr	r3, [r3, #0]
 8006802:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8006806:	2b00      	cmp	r3, #0
 8006808:	d119      	bne.n	800683e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800680a:	2301      	movs	r3, #1
 800680c:	e07f      	b.n	800690e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800680e:	687b      	ldr	r3, [r7, #4]
 8006810:	685b      	ldr	r3, [r3, #4]
 8006812:	2b02      	cmp	r3, #2
 8006814:	d003      	beq.n	800681e <HAL_RCC_ClockConfig+0xbe>
             (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8006816:	687b      	ldr	r3, [r7, #4]
 8006818:	685b      	ldr	r3, [r3, #4]
    else if ((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800681a:	2b03      	cmp	r3, #3
 800681c:	d107      	bne.n	800682e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800681e:	4b3f      	ldr	r3, [pc, #252]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 8006820:	681b      	ldr	r3, [r3, #0]
 8006822:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8006826:	2b00      	cmp	r3, #0
 8006828:	d109      	bne.n	800683e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800682a:	2301      	movs	r3, #1
 800682c:	e06f      	b.n	800690e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800682e:	4b3b      	ldr	r3, [pc, #236]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 8006830:	681b      	ldr	r3, [r3, #0]
 8006832:	f003 0302 	and.w	r3, r3, #2
 8006836:	2b00      	cmp	r3, #0
 8006838:	d101      	bne.n	800683e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e067      	b.n	800690e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800683e:	4b37      	ldr	r3, [pc, #220]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 8006840:	689b      	ldr	r3, [r3, #8]
 8006842:	f023 0203 	bic.w	r2, r3, #3
 8006846:	687b      	ldr	r3, [r7, #4]
 8006848:	685b      	ldr	r3, [r3, #4]
 800684a:	4934      	ldr	r1, [pc, #208]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 800684c:	4313      	orrs	r3, r2
 800684e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8006850:	f7fd fc08 	bl	8004064 <HAL_GetTick>
 8006854:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8006856:	e00a      	b.n	800686e <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8006858:	f7fd fc04 	bl	8004064 <HAL_GetTick>
 800685c:	4602      	mov	r2, r0
 800685e:	68fb      	ldr	r3, [r7, #12]
 8006860:	1ad3      	subs	r3, r2, r3
 8006862:	f241 3288 	movw	r2, #5000	@ 0x1388
 8006866:	4293      	cmp	r3, r2
 8006868:	d901      	bls.n	800686e <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 800686a:	2303      	movs	r3, #3
 800686c:	e04f      	b.n	800690e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800686e:	4b2b      	ldr	r3, [pc, #172]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 8006870:	689b      	ldr	r3, [r3, #8]
 8006872:	f003 020c 	and.w	r2, r3, #12
 8006876:	687b      	ldr	r3, [r7, #4]
 8006878:	685b      	ldr	r3, [r3, #4]
 800687a:	009b      	lsls	r3, r3, #2
 800687c:	429a      	cmp	r2, r3
 800687e:	d1eb      	bne.n	8006858 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8006880:	4b25      	ldr	r3, [pc, #148]	@ (8006918 <HAL_RCC_ClockConfig+0x1b8>)
 8006882:	681b      	ldr	r3, [r3, #0]
 8006884:	f003 0307 	and.w	r3, r3, #7
 8006888:	683a      	ldr	r2, [r7, #0]
 800688a:	429a      	cmp	r2, r3
 800688c:	d20c      	bcs.n	80068a8 <HAL_RCC_ClockConfig+0x148>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800688e:	4b22      	ldr	r3, [pc, #136]	@ (8006918 <HAL_RCC_ClockConfig+0x1b8>)
 8006890:	683a      	ldr	r2, [r7, #0]
 8006892:	b2d2      	uxtb	r2, r2
 8006894:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8006896:	4b20      	ldr	r3, [pc, #128]	@ (8006918 <HAL_RCC_ClockConfig+0x1b8>)
 8006898:	681b      	ldr	r3, [r3, #0]
 800689a:	f003 0307 	and.w	r3, r3, #7
 800689e:	683a      	ldr	r2, [r7, #0]
 80068a0:	429a      	cmp	r2, r3
 80068a2:	d001      	beq.n	80068a8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80068a4:	2301      	movs	r3, #1
 80068a6:	e032      	b.n	800690e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80068a8:	687b      	ldr	r3, [r7, #4]
 80068aa:	681b      	ldr	r3, [r3, #0]
 80068ac:	f003 0304 	and.w	r3, r3, #4
 80068b0:	2b00      	cmp	r3, #0
 80068b2:	d008      	beq.n	80068c6 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80068b4:	4b19      	ldr	r3, [pc, #100]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 80068b6:	689b      	ldr	r3, [r3, #8]
 80068b8:	f423 52e0 	bic.w	r2, r3, #7168	@ 0x1c00
 80068bc:	687b      	ldr	r3, [r7, #4]
 80068be:	68db      	ldr	r3, [r3, #12]
 80068c0:	4916      	ldr	r1, [pc, #88]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 80068c2:	4313      	orrs	r3, r2
 80068c4:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80068c6:	687b      	ldr	r3, [r7, #4]
 80068c8:	681b      	ldr	r3, [r3, #0]
 80068ca:	f003 0308 	and.w	r3, r3, #8
 80068ce:	2b00      	cmp	r3, #0
 80068d0:	d009      	beq.n	80068e6 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80068d2:	4b12      	ldr	r3, [pc, #72]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 80068d4:	689b      	ldr	r3, [r3, #8]
 80068d6:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80068da:	687b      	ldr	r3, [r7, #4]
 80068dc:	691b      	ldr	r3, [r3, #16]
 80068de:	00db      	lsls	r3, r3, #3
 80068e0:	490e      	ldr	r1, [pc, #56]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 80068e2:	4313      	orrs	r3, r2
 80068e4:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 80068e6:	f000 f821 	bl	800692c <HAL_RCC_GetSysClockFreq>
 80068ea:	4602      	mov	r2, r0
 80068ec:	4b0b      	ldr	r3, [pc, #44]	@ (800691c <HAL_RCC_ClockConfig+0x1bc>)
 80068ee:	689b      	ldr	r3, [r3, #8]
 80068f0:	091b      	lsrs	r3, r3, #4
 80068f2:	f003 030f 	and.w	r3, r3, #15
 80068f6:	490a      	ldr	r1, [pc, #40]	@ (8006920 <HAL_RCC_ClockConfig+0x1c0>)
 80068f8:	5ccb      	ldrb	r3, [r1, r3]
 80068fa:	fa22 f303 	lsr.w	r3, r2, r3
 80068fe:	4a09      	ldr	r2, [pc, #36]	@ (8006924 <HAL_RCC_ClockConfig+0x1c4>)
 8006900:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick(uwTickPrio);
 8006902:	4b09      	ldr	r3, [pc, #36]	@ (8006928 <HAL_RCC_ClockConfig+0x1c8>)
 8006904:	681b      	ldr	r3, [r3, #0]
 8006906:	4618      	mov	r0, r3
 8006908:	f7fd fb68 	bl	8003fdc <HAL_InitTick>

  return HAL_OK;
 800690c:	2300      	movs	r3, #0
}
 800690e:	4618      	mov	r0, r3
 8006910:	3710      	adds	r7, #16
 8006912:	46bd      	mov	sp, r7
 8006914:	bd80      	pop	{r7, pc}
 8006916:	bf00      	nop
 8006918:	40023c00 	.word	0x40023c00
 800691c:	40023800 	.word	0x40023800
 8006920:	0806d194 	.word	0x0806d194
 8006924:	20000008 	.word	0x20000008
 8006928:	20000010 	.word	0x20000010

0800692c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800692c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8006930:	b094      	sub	sp, #80	@ 0x50
 8006932:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U;
 8006934:	2300      	movs	r3, #0
 8006936:	647b      	str	r3, [r7, #68]	@ 0x44
  uint32_t pllvco = 0U;
 8006938:	2300      	movs	r3, #0
 800693a:	64fb      	str	r3, [r7, #76]	@ 0x4c
  uint32_t pllp = 0U;
 800693c:	2300      	movs	r3, #0
 800693e:	643b      	str	r3, [r7, #64]	@ 0x40
  uint32_t sysclockfreq = 0U;
 8006940:	2300      	movs	r3, #0
 8006942:	64bb      	str	r3, [r7, #72]	@ 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8006944:	4b79      	ldr	r3, [pc, #484]	@ (8006b2c <HAL_RCC_GetSysClockFreq+0x200>)
 8006946:	689b      	ldr	r3, [r3, #8]
 8006948:	f003 030c 	and.w	r3, r3, #12
 800694c:	2b08      	cmp	r3, #8
 800694e:	d00d      	beq.n	800696c <HAL_RCC_GetSysClockFreq+0x40>
 8006950:	2b08      	cmp	r3, #8
 8006952:	f200 80e1 	bhi.w	8006b18 <HAL_RCC_GetSysClockFreq+0x1ec>
 8006956:	2b00      	cmp	r3, #0
 8006958:	d002      	beq.n	8006960 <HAL_RCC_GetSysClockFreq+0x34>
 800695a:	2b04      	cmp	r3, #4
 800695c:	d003      	beq.n	8006966 <HAL_RCC_GetSysClockFreq+0x3a>
 800695e:	e0db      	b.n	8006b18 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8006960:	4b73      	ldr	r3, [pc, #460]	@ (8006b30 <HAL_RCC_GetSysClockFreq+0x204>)
 8006962:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006964:	e0db      	b.n	8006b1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8006966:	4b73      	ldr	r3, [pc, #460]	@ (8006b34 <HAL_RCC_GetSysClockFreq+0x208>)
 8006968:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 800696a:	e0d8      	b.n	8006b1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 800696c:	4b6f      	ldr	r3, [pc, #444]	@ (8006b2c <HAL_RCC_GetSysClockFreq+0x200>)
 800696e:	685b      	ldr	r3, [r3, #4]
 8006970:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8006974:	647b      	str	r3, [r7, #68]	@ 0x44
      if (__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8006976:	4b6d      	ldr	r3, [pc, #436]	@ (8006b2c <HAL_RCC_GetSysClockFreq+0x200>)
 8006978:	685b      	ldr	r3, [r3, #4]
 800697a:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800697e:	2b00      	cmp	r3, #0
 8006980:	d063      	beq.n	8006a4a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSE_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006982:	4b6a      	ldr	r3, [pc, #424]	@ (8006b2c <HAL_RCC_GetSysClockFreq+0x200>)
 8006984:	685b      	ldr	r3, [r3, #4]
 8006986:	099b      	lsrs	r3, r3, #6
 8006988:	2200      	movs	r2, #0
 800698a:	63bb      	str	r3, [r7, #56]	@ 0x38
 800698c:	63fa      	str	r2, [r7, #60]	@ 0x3c
 800698e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8006990:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8006994:	633b      	str	r3, [r7, #48]	@ 0x30
 8006996:	2300      	movs	r3, #0
 8006998:	637b      	str	r3, [r7, #52]	@ 0x34
 800699a:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	@ 0x30
 800699e:	4622      	mov	r2, r4
 80069a0:	462b      	mov	r3, r5
 80069a2:	f04f 0000 	mov.w	r0, #0
 80069a6:	f04f 0100 	mov.w	r1, #0
 80069aa:	0159      	lsls	r1, r3, #5
 80069ac:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80069b0:	0150      	lsls	r0, r2, #5
 80069b2:	4602      	mov	r2, r0
 80069b4:	460b      	mov	r3, r1
 80069b6:	4621      	mov	r1, r4
 80069b8:	1a51      	subs	r1, r2, r1
 80069ba:	6139      	str	r1, [r7, #16]
 80069bc:	4629      	mov	r1, r5
 80069be:	eb63 0301 	sbc.w	r3, r3, r1
 80069c2:	617b      	str	r3, [r7, #20]
 80069c4:	f04f 0200 	mov.w	r2, #0
 80069c8:	f04f 0300 	mov.w	r3, #0
 80069cc:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80069d0:	4659      	mov	r1, fp
 80069d2:	018b      	lsls	r3, r1, #6
 80069d4:	4651      	mov	r1, sl
 80069d6:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80069da:	4651      	mov	r1, sl
 80069dc:	018a      	lsls	r2, r1, #6
 80069de:	4651      	mov	r1, sl
 80069e0:	ebb2 0801 	subs.w	r8, r2, r1
 80069e4:	4659      	mov	r1, fp
 80069e6:	eb63 0901 	sbc.w	r9, r3, r1
 80069ea:	f04f 0200 	mov.w	r2, #0
 80069ee:	f04f 0300 	mov.w	r3, #0
 80069f2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80069f6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80069fa:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80069fe:	4690      	mov	r8, r2
 8006a00:	4699      	mov	r9, r3
 8006a02:	4623      	mov	r3, r4
 8006a04:	eb18 0303 	adds.w	r3, r8, r3
 8006a08:	60bb      	str	r3, [r7, #8]
 8006a0a:	462b      	mov	r3, r5
 8006a0c:	eb49 0303 	adc.w	r3, r9, r3
 8006a10:	60fb      	str	r3, [r7, #12]
 8006a12:	f04f 0200 	mov.w	r2, #0
 8006a16:	f04f 0300 	mov.w	r3, #0
 8006a1a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8006a1e:	4629      	mov	r1, r5
 8006a20:	024b      	lsls	r3, r1, #9
 8006a22:	4621      	mov	r1, r4
 8006a24:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8006a28:	4621      	mov	r1, r4
 8006a2a:	024a      	lsls	r2, r1, #9
 8006a2c:	4610      	mov	r0, r2
 8006a2e:	4619      	mov	r1, r3
 8006a30:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006a32:	2200      	movs	r2, #0
 8006a34:	62bb      	str	r3, [r7, #40]	@ 0x28
 8006a36:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8006a38:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8006a3c:	f7fa f934 	bl	8000ca8 <__aeabi_uldivmod>
 8006a40:	4602      	mov	r2, r0
 8006a42:	460b      	mov	r3, r1
 8006a44:	4613      	mov	r3, r2
 8006a46:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8006a48:	e058      	b.n	8006afc <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t)((((uint64_t) HSI_VALUE * ((uint64_t)((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8006a4a:	4b38      	ldr	r3, [pc, #224]	@ (8006b2c <HAL_RCC_GetSysClockFreq+0x200>)
 8006a4c:	685b      	ldr	r3, [r3, #4]
 8006a4e:	099b      	lsrs	r3, r3, #6
 8006a50:	2200      	movs	r2, #0
 8006a52:	4618      	mov	r0, r3
 8006a54:	4611      	mov	r1, r2
 8006a56:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8006a5a:	623b      	str	r3, [r7, #32]
 8006a5c:	2300      	movs	r3, #0
 8006a5e:	627b      	str	r3, [r7, #36]	@ 0x24
 8006a60:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 8006a64:	4642      	mov	r2, r8
 8006a66:	464b      	mov	r3, r9
 8006a68:	f04f 0000 	mov.w	r0, #0
 8006a6c:	f04f 0100 	mov.w	r1, #0
 8006a70:	0159      	lsls	r1, r3, #5
 8006a72:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8006a76:	0150      	lsls	r0, r2, #5
 8006a78:	4602      	mov	r2, r0
 8006a7a:	460b      	mov	r3, r1
 8006a7c:	4641      	mov	r1, r8
 8006a7e:	ebb2 0a01 	subs.w	sl, r2, r1
 8006a82:	4649      	mov	r1, r9
 8006a84:	eb63 0b01 	sbc.w	fp, r3, r1
 8006a88:	f04f 0200 	mov.w	r2, #0
 8006a8c:	f04f 0300 	mov.w	r3, #0
 8006a90:	ea4f 138b 	mov.w	r3, fp, lsl #6
 8006a94:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 8006a98:	ea4f 128a 	mov.w	r2, sl, lsl #6
 8006a9c:	ebb2 040a 	subs.w	r4, r2, sl
 8006aa0:	eb63 050b 	sbc.w	r5, r3, fp
 8006aa4:	f04f 0200 	mov.w	r2, #0
 8006aa8:	f04f 0300 	mov.w	r3, #0
 8006aac:	00eb      	lsls	r3, r5, #3
 8006aae:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8006ab2:	00e2      	lsls	r2, r4, #3
 8006ab4:	4614      	mov	r4, r2
 8006ab6:	461d      	mov	r5, r3
 8006ab8:	4643      	mov	r3, r8
 8006aba:	18e3      	adds	r3, r4, r3
 8006abc:	603b      	str	r3, [r7, #0]
 8006abe:	464b      	mov	r3, r9
 8006ac0:	eb45 0303 	adc.w	r3, r5, r3
 8006ac4:	607b      	str	r3, [r7, #4]
 8006ac6:	f04f 0200 	mov.w	r2, #0
 8006aca:	f04f 0300 	mov.w	r3, #0
 8006ace:	e9d7 4500 	ldrd	r4, r5, [r7]
 8006ad2:	4629      	mov	r1, r5
 8006ad4:	028b      	lsls	r3, r1, #10
 8006ad6:	4621      	mov	r1, r4
 8006ad8:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 8006adc:	4621      	mov	r1, r4
 8006ade:	028a      	lsls	r2, r1, #10
 8006ae0:	4610      	mov	r0, r2
 8006ae2:	4619      	mov	r1, r3
 8006ae4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8006ae6:	2200      	movs	r2, #0
 8006ae8:	61bb      	str	r3, [r7, #24]
 8006aea:	61fa      	str	r2, [r7, #28]
 8006aec:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8006af0:	f7fa f8da 	bl	8000ca8 <__aeabi_uldivmod>
 8006af4:	4602      	mov	r2, r0
 8006af6:	460b      	mov	r3, r1
 8006af8:	4613      	mov	r3, r2
 8006afa:	64fb      	str	r3, [r7, #76]	@ 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) * 2U);
 8006afc:	4b0b      	ldr	r3, [pc, #44]	@ (8006b2c <HAL_RCC_GetSysClockFreq+0x200>)
 8006afe:	685b      	ldr	r3, [r3, #4]
 8006b00:	0c1b      	lsrs	r3, r3, #16
 8006b02:	f003 0303 	and.w	r3, r3, #3
 8006b06:	3301      	adds	r3, #1
 8006b08:	005b      	lsls	r3, r3, #1
 8006b0a:	643b      	str	r3, [r7, #64]	@ 0x40

      sysclockfreq = pllvco / pllp;
 8006b0c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 8006b0e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 8006b10:	fbb2 f3f3 	udiv	r3, r2, r3
 8006b14:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006b16:	e002      	b.n	8006b1e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8006b18:	4b05      	ldr	r3, [pc, #20]	@ (8006b30 <HAL_RCC_GetSysClockFreq+0x204>)
 8006b1a:	64bb      	str	r3, [r7, #72]	@ 0x48
      break;
 8006b1c:	bf00      	nop
    }
  }
  return sysclockfreq;
 8006b1e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
}
 8006b20:	4618      	mov	r0, r3
 8006b22:	3750      	adds	r7, #80	@ 0x50
 8006b24:	46bd      	mov	sp, r7
 8006b26:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8006b2a:	bf00      	nop
 8006b2c:	40023800 	.word	0x40023800
 8006b30:	00f42400 	.word	0x00f42400
 8006b34:	007a1200 	.word	0x007a1200

08006b38 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8006b38:	b480      	push	{r7}
 8006b3a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8006b3c:	4b03      	ldr	r3, [pc, #12]	@ (8006b4c <HAL_RCC_GetHCLKFreq+0x14>)
 8006b3e:	681b      	ldr	r3, [r3, #0]
}
 8006b40:	4618      	mov	r0, r3
 8006b42:	46bd      	mov	sp, r7
 8006b44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006b48:	4770      	bx	lr
 8006b4a:	bf00      	nop
 8006b4c:	20000008 	.word	0x20000008

08006b50 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8006b50:	b580      	push	{r7, lr}
 8006b52:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos]);
 8006b54:	f7ff fff0 	bl	8006b38 <HAL_RCC_GetHCLKFreq>
 8006b58:	4602      	mov	r2, r0
 8006b5a:	4b05      	ldr	r3, [pc, #20]	@ (8006b70 <HAL_RCC_GetPCLK1Freq+0x20>)
 8006b5c:	689b      	ldr	r3, [r3, #8]
 8006b5e:	0a9b      	lsrs	r3, r3, #10
 8006b60:	f003 0307 	and.w	r3, r3, #7
 8006b64:	4903      	ldr	r1, [pc, #12]	@ (8006b74 <HAL_RCC_GetPCLK1Freq+0x24>)
 8006b66:	5ccb      	ldrb	r3, [r1, r3]
 8006b68:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b6c:	4618      	mov	r0, r3
 8006b6e:	bd80      	pop	{r7, pc}
 8006b70:	40023800 	.word	0x40023800
 8006b74:	0806d1a4 	.word	0x0806d1a4

08006b78 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006b78:	b580      	push	{r7, lr}
 8006b7a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos]);
 8006b7c:	f7ff ffdc 	bl	8006b38 <HAL_RCC_GetHCLKFreq>
 8006b80:	4602      	mov	r2, r0
 8006b82:	4b05      	ldr	r3, [pc, #20]	@ (8006b98 <HAL_RCC_GetPCLK2Freq+0x20>)
 8006b84:	689b      	ldr	r3, [r3, #8]
 8006b86:	0b5b      	lsrs	r3, r3, #13
 8006b88:	f003 0307 	and.w	r3, r3, #7
 8006b8c:	4903      	ldr	r1, [pc, #12]	@ (8006b9c <HAL_RCC_GetPCLK2Freq+0x24>)
 8006b8e:	5ccb      	ldrb	r3, [r1, r3]
 8006b90:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006b94:	4618      	mov	r0, r3
 8006b96:	bd80      	pop	{r7, pc}
 8006b98:	40023800 	.word	0x40023800
 8006b9c:	0806d1a4 	.word	0x0806d1a4

08006ba0 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 8006ba0:	b580      	push	{r7, lr}
 8006ba2:	b082      	sub	sp, #8
 8006ba4:	af00      	add	r7, sp, #0
 8006ba6:	6078      	str	r0, [r7, #4]
  /* Check the SPI handle allocation */
  if (hspi == NULL)
 8006ba8:	687b      	ldr	r3, [r7, #4]
 8006baa:	2b00      	cmp	r3, #0
 8006bac:	d101      	bne.n	8006bb2 <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 8006bae:	2301      	movs	r3, #1
 8006bb0:	e07b      	b.n	8006caa <HAL_SPI_Init+0x10a>
  assert_param(IS_SPI_DATASIZE(hspi->Init.DataSize));
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006bb6:	2b00      	cmp	r3, #0
 8006bb8:	d108      	bne.n	8006bcc <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8006bba:	687b      	ldr	r3, [r7, #4]
 8006bbc:	685b      	ldr	r3, [r3, #4]
 8006bbe:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006bc2:	d009      	beq.n	8006bd8 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 8006bc4:	687b      	ldr	r3, [r7, #4]
 8006bc6:	2200      	movs	r2, #0
 8006bc8:	61da      	str	r2, [r3, #28]
 8006bca:	e005      	b.n	8006bd8 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8006bcc:	687b      	ldr	r3, [r7, #4]
 8006bce:	2200      	movs	r2, #0
 8006bd0:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 8006bd2:	687b      	ldr	r3, [r7, #4]
 8006bd4:	2200      	movs	r2, #0
 8006bd6:	615a      	str	r2, [r3, #20]
  if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	2200      	movs	r2, #0
 8006bdc:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8006bde:	687b      	ldr	r3, [r7, #4]
 8006be0:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006be4:	b2db      	uxtb	r3, r3
 8006be6:	2b00      	cmp	r3, #0
 8006be8:	d106      	bne.n	8006bf8 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8006bea:	687b      	ldr	r3, [r7, #4]
 8006bec:	2200      	movs	r2, #0
 8006bee:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 8006bf2:	6878      	ldr	r0, [r7, #4]
 8006bf4:	f7fc fac2 	bl	800317c <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8006bf8:	687b      	ldr	r3, [r7, #4]
 8006bfa:	2202      	movs	r2, #2
 8006bfc:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8006c00:	687b      	ldr	r3, [r7, #4]
 8006c02:	681b      	ldr	r3, [r3, #0]
 8006c04:	681a      	ldr	r2, [r3, #0]
 8006c06:	687b      	ldr	r3, [r7, #4]
 8006c08:	681b      	ldr	r3, [r3, #0]
 8006c0a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006c0e:	601a      	str	r2, [r3, #0]

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Data size, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8006c10:	687b      	ldr	r3, [r7, #4]
 8006c12:	685b      	ldr	r3, [r3, #4]
 8006c14:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8006c18:	687b      	ldr	r3, [r7, #4]
 8006c1a:	689b      	ldr	r3, [r3, #8]
 8006c1c:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8006c20:	431a      	orrs	r2, r3
 8006c22:	687b      	ldr	r3, [r7, #4]
 8006c24:	68db      	ldr	r3, [r3, #12]
 8006c26:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8006c2a:	431a      	orrs	r2, r3
 8006c2c:	687b      	ldr	r3, [r7, #4]
 8006c2e:	691b      	ldr	r3, [r3, #16]
 8006c30:	f003 0302 	and.w	r3, r3, #2
 8006c34:	431a      	orrs	r2, r3
 8006c36:	687b      	ldr	r3, [r7, #4]
 8006c38:	695b      	ldr	r3, [r3, #20]
 8006c3a:	f003 0301 	and.w	r3, r3, #1
 8006c3e:	431a      	orrs	r2, r3
 8006c40:	687b      	ldr	r3, [r7, #4]
 8006c42:	699b      	ldr	r3, [r3, #24]
 8006c44:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8006c48:	431a      	orrs	r2, r3
 8006c4a:	687b      	ldr	r3, [r7, #4]
 8006c4c:	69db      	ldr	r3, [r3, #28]
 8006c4e:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 8006c52:	431a      	orrs	r2, r3
 8006c54:	687b      	ldr	r3, [r7, #4]
 8006c56:	6a1b      	ldr	r3, [r3, #32]
 8006c58:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006c5c:	ea42 0103 	orr.w	r1, r2, r3
 8006c60:	687b      	ldr	r3, [r7, #4]
 8006c62:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006c64:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 8006c68:	687b      	ldr	r3, [r7, #4]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	430a      	orrs	r2, r1
 8006c6e:	601a      	str	r2, [r3, #0]
                                  (hspi->Init.BaudRatePrescaler & SPI_CR1_BR_Msk) |
                                  (hspi->Init.FirstBit  & SPI_CR1_LSBFIRST) |
                                  (hspi->Init.CRCCalculation & SPI_CR1_CRCEN)));

  /* Configure : NSS management, TI Mode */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) | (hspi->Init.TIMode & SPI_CR2_FRF)));
 8006c70:	687b      	ldr	r3, [r7, #4]
 8006c72:	699b      	ldr	r3, [r3, #24]
 8006c74:	0c1b      	lsrs	r3, r3, #16
 8006c76:	f003 0104 	and.w	r1, r3, #4
 8006c7a:	687b      	ldr	r3, [r7, #4]
 8006c7c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006c7e:	f003 0210 	and.w	r2, r3, #16
 8006c82:	687b      	ldr	r3, [r7, #4]
 8006c84:	681b      	ldr	r3, [r3, #0]
 8006c86:	430a      	orrs	r2, r1
 8006c88:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8006c8a:	687b      	ldr	r3, [r7, #4]
 8006c8c:	681b      	ldr	r3, [r3, #0]
 8006c8e:	69da      	ldr	r2, [r3, #28]
 8006c90:	687b      	ldr	r3, [r7, #4]
 8006c92:	681b      	ldr	r3, [r3, #0]
 8006c94:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8006c98:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8006c9a:	687b      	ldr	r3, [r7, #4]
 8006c9c:	2200      	movs	r2, #0
 8006c9e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->State     = HAL_SPI_STATE_READY;
 8006ca0:	687b      	ldr	r3, [r7, #4]
 8006ca2:	2201      	movs	r2, #1
 8006ca4:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

  return HAL_OK;
 8006ca8:	2300      	movs	r3, #0
}
 8006caa:	4618      	mov	r0, r3
 8006cac:	3708      	adds	r7, #8
 8006cae:	46bd      	mov	sp, r7
 8006cb0:	bd80      	pop	{r7, pc}

08006cb2 <HAL_SPI_Transmit>:
  * @param  Size amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Transmit(SPI_HandleTypeDef *hspi, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8006cb2:	b580      	push	{r7, lr}
 8006cb4:	b088      	sub	sp, #32
 8006cb6:	af00      	add	r7, sp, #0
 8006cb8:	60f8      	str	r0, [r7, #12]
 8006cba:	60b9      	str	r1, [r7, #8]
 8006cbc:	603b      	str	r3, [r7, #0]
 8006cbe:	4613      	mov	r3, r2
 8006cc0:	80fb      	strh	r3, [r7, #6]

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES_OR_1LINE(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006cc2:	f7fd f9cf 	bl	8004064 <HAL_GetTick>
 8006cc6:	61f8      	str	r0, [r7, #28]
  initial_TxXferCount = Size;
 8006cc8:	88fb      	ldrh	r3, [r7, #6]
 8006cca:	837b      	strh	r3, [r7, #26]

  if (hspi->State != HAL_SPI_STATE_READY)
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006cd2:	b2db      	uxtb	r3, r3
 8006cd4:	2b01      	cmp	r3, #1
 8006cd6:	d001      	beq.n	8006cdc <HAL_SPI_Transmit+0x2a>
  {
    return HAL_BUSY;
 8006cd8:	2302      	movs	r3, #2
 8006cda:	e12a      	b.n	8006f32 <HAL_SPI_Transmit+0x280>
  }

  if ((pData == NULL) || (Size == 0U))
 8006cdc:	68bb      	ldr	r3, [r7, #8]
 8006cde:	2b00      	cmp	r3, #0
 8006ce0:	d002      	beq.n	8006ce8 <HAL_SPI_Transmit+0x36>
 8006ce2:	88fb      	ldrh	r3, [r7, #6]
 8006ce4:	2b00      	cmp	r3, #0
 8006ce6:	d101      	bne.n	8006cec <HAL_SPI_Transmit+0x3a>
  {
    return HAL_ERROR;
 8006ce8:	2301      	movs	r3, #1
 8006cea:	e122      	b.n	8006f32 <HAL_SPI_Transmit+0x280>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006cec:	68fb      	ldr	r3, [r7, #12]
 8006cee:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006cf2:	2b01      	cmp	r3, #1
 8006cf4:	d101      	bne.n	8006cfa <HAL_SPI_Transmit+0x48>
 8006cf6:	2302      	movs	r3, #2
 8006cf8:	e11b      	b.n	8006f32 <HAL_SPI_Transmit+0x280>
 8006cfa:	68fb      	ldr	r3, [r7, #12]
 8006cfc:	2201      	movs	r2, #1
 8006cfe:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Set the transaction information */
  hspi->State       = HAL_SPI_STATE_BUSY_TX;
 8006d02:	68fb      	ldr	r3, [r7, #12]
 8006d04:	2203      	movs	r2, #3
 8006d06:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006d0a:	68fb      	ldr	r3, [r7, #12]
 8006d0c:	2200      	movs	r2, #0
 8006d0e:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pTxBuffPtr  = (const uint8_t *)pData;
 8006d10:	68fb      	ldr	r3, [r7, #12]
 8006d12:	68ba      	ldr	r2, [r7, #8]
 8006d14:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferSize  = Size;
 8006d16:	68fb      	ldr	r3, [r7, #12]
 8006d18:	88fa      	ldrh	r2, [r7, #6]
 8006d1a:	869a      	strh	r2, [r3, #52]	@ 0x34
  hspi->TxXferCount = Size;
 8006d1c:	68fb      	ldr	r3, [r7, #12]
 8006d1e:	88fa      	ldrh	r2, [r7, #6]
 8006d20:	86da      	strh	r2, [r3, #54]	@ 0x36

  /*Init field not used in handle to zero */
  hspi->pRxBuffPtr  = (uint8_t *)NULL;
 8006d22:	68fb      	ldr	r3, [r7, #12]
 8006d24:	2200      	movs	r2, #0
 8006d26:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferSize  = 0U;
 8006d28:	68fb      	ldr	r3, [r7, #12]
 8006d2a:	2200      	movs	r2, #0
 8006d2c:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->RxXferCount = 0U;
 8006d2e:	68fb      	ldr	r3, [r7, #12]
 8006d30:	2200      	movs	r2, #0
 8006d32:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxISR       = NULL;
 8006d34:	68fb      	ldr	r3, [r7, #12]
 8006d36:	2200      	movs	r2, #0
 8006d38:	645a      	str	r2, [r3, #68]	@ 0x44
  hspi->RxISR       = NULL;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	2200      	movs	r2, #0
 8006d3e:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Configure communication direction : 1Line */
  if (hspi->Init.Direction == SPI_DIRECTION_1LINE)
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	689b      	ldr	r3, [r3, #8]
 8006d44:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8006d48:	d10f      	bne.n	8006d6a <HAL_SPI_Transmit+0xb8>
  {
    /* Disable SPI Peripheral before set 1Line direction (BIDIOE bit) */
    __HAL_SPI_DISABLE(hspi);
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	68fb      	ldr	r3, [r7, #12]
 8006d52:	681b      	ldr	r3, [r3, #0]
 8006d54:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8006d58:	601a      	str	r2, [r3, #0]
    SPI_1LINE_TX(hspi);
 8006d5a:	68fb      	ldr	r3, [r7, #12]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	681a      	ldr	r2, [r3, #0]
 8006d60:	68fb      	ldr	r3, [r7, #12]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8006d68:	601a      	str	r2, [r3, #0]
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	681b      	ldr	r3, [r3, #0]
 8006d70:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006d74:	2b40      	cmp	r3, #64	@ 0x40
 8006d76:	d007      	beq.n	8006d88 <HAL_SPI_Transmit+0xd6>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8006d78:	68fb      	ldr	r3, [r7, #12]
 8006d7a:	681b      	ldr	r3, [r3, #0]
 8006d7c:	681a      	ldr	r2, [r3, #0]
 8006d7e:	68fb      	ldr	r3, [r7, #12]
 8006d80:	681b      	ldr	r3, [r3, #0]
 8006d82:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8006d86:	601a      	str	r2, [r3, #0]
  }

  /* Transmit data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8006d88:	68fb      	ldr	r3, [r7, #12]
 8006d8a:	68db      	ldr	r3, [r3, #12]
 8006d8c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8006d90:	d152      	bne.n	8006e38 <HAL_SPI_Transmit+0x186>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006d92:	68fb      	ldr	r3, [r7, #12]
 8006d94:	685b      	ldr	r3, [r3, #4]
 8006d96:	2b00      	cmp	r3, #0
 8006d98:	d002      	beq.n	8006da0 <HAL_SPI_Transmit+0xee>
 8006d9a:	8b7b      	ldrh	r3, [r7, #26]
 8006d9c:	2b01      	cmp	r3, #1
 8006d9e:	d145      	bne.n	8006e2c <HAL_SPI_Transmit+0x17a>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006da4:	881a      	ldrh	r2, [r3, #0]
 8006da6:	68fb      	ldr	r3, [r7, #12]
 8006da8:	681b      	ldr	r3, [r3, #0]
 8006daa:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006db0:	1c9a      	adds	r2, r3, #2
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006db6:	68fb      	ldr	r3, [r7, #12]
 8006db8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006dba:	b29b      	uxth	r3, r3
 8006dbc:	3b01      	subs	r3, #1
 8006dbe:	b29a      	uxth	r2, r3
 8006dc0:	68fb      	ldr	r3, [r7, #12]
 8006dc2:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    /* Transmit data in 16 Bit mode */
    while (hspi->TxXferCount > 0U)
 8006dc4:	e032      	b.n	8006e2c <HAL_SPI_Transmit+0x17a>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006dc6:	68fb      	ldr	r3, [r7, #12]
 8006dc8:	681b      	ldr	r3, [r3, #0]
 8006dca:	689b      	ldr	r3, [r3, #8]
 8006dcc:	f003 0302 	and.w	r3, r3, #2
 8006dd0:	2b02      	cmp	r3, #2
 8006dd2:	d112      	bne.n	8006dfa <HAL_SPI_Transmit+0x148>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8006dd4:	68fb      	ldr	r3, [r7, #12]
 8006dd6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006dd8:	881a      	ldrh	r2, [r3, #0]
 8006dda:	68fb      	ldr	r3, [r7, #12]
 8006ddc:	681b      	ldr	r3, [r3, #0]
 8006dde:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006de4:	1c9a      	adds	r2, r3, #2
 8006de6:	68fb      	ldr	r3, [r7, #12]
 8006de8:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006dea:	68fb      	ldr	r3, [r7, #12]
 8006dec:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006dee:	b29b      	uxth	r3, r3
 8006df0:	3b01      	subs	r3, #1
 8006df2:	b29a      	uxth	r2, r3
 8006df4:	68fb      	ldr	r3, [r7, #12]
 8006df6:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006df8:	e018      	b.n	8006e2c <HAL_SPI_Transmit+0x17a>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006dfa:	f7fd f933 	bl	8004064 <HAL_GetTick>
 8006dfe:	4602      	mov	r2, r0
 8006e00:	69fb      	ldr	r3, [r7, #28]
 8006e02:	1ad3      	subs	r3, r2, r3
 8006e04:	683a      	ldr	r2, [r7, #0]
 8006e06:	429a      	cmp	r2, r3
 8006e08:	d803      	bhi.n	8006e12 <HAL_SPI_Transmit+0x160>
 8006e0a:	683b      	ldr	r3, [r7, #0]
 8006e0c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006e10:	d102      	bne.n	8006e18 <HAL_SPI_Transmit+0x166>
 8006e12:	683b      	ldr	r3, [r7, #0]
 8006e14:	2b00      	cmp	r3, #0
 8006e16:	d109      	bne.n	8006e2c <HAL_SPI_Transmit+0x17a>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	2201      	movs	r2, #1
 8006e1c:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006e20:	68fb      	ldr	r3, [r7, #12]
 8006e22:	2200      	movs	r2, #0
 8006e24:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006e28:	2303      	movs	r3, #3
 8006e2a:	e082      	b.n	8006f32 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006e2c:	68fb      	ldr	r3, [r7, #12]
 8006e2e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e30:	b29b      	uxth	r3, r3
 8006e32:	2b00      	cmp	r3, #0
 8006e34:	d1c7      	bne.n	8006dc6 <HAL_SPI_Transmit+0x114>
 8006e36:	e053      	b.n	8006ee0 <HAL_SPI_Transmit+0x22e>
    }
  }
  /* Transmit data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8006e38:	68fb      	ldr	r3, [r7, #12]
 8006e3a:	685b      	ldr	r3, [r3, #4]
 8006e3c:	2b00      	cmp	r3, #0
 8006e3e:	d002      	beq.n	8006e46 <HAL_SPI_Transmit+0x194>
 8006e40:	8b7b      	ldrh	r3, [r7, #26]
 8006e42:	2b01      	cmp	r3, #1
 8006e44:	d147      	bne.n	8006ed6 <HAL_SPI_Transmit+0x224>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006e46:	68fb      	ldr	r3, [r7, #12]
 8006e48:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e4a:	68fb      	ldr	r3, [r7, #12]
 8006e4c:	681b      	ldr	r3, [r3, #0]
 8006e4e:	330c      	adds	r3, #12
 8006e50:	7812      	ldrb	r2, [r2, #0]
 8006e52:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 8006e54:	68fb      	ldr	r3, [r7, #12]
 8006e56:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e58:	1c5a      	adds	r2, r3, #1
 8006e5a:	68fb      	ldr	r3, [r7, #12]
 8006e5c:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8006e5e:	68fb      	ldr	r3, [r7, #12]
 8006e60:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e62:	b29b      	uxth	r3, r3
 8006e64:	3b01      	subs	r3, #1
 8006e66:	b29a      	uxth	r2, r3
 8006e68:	68fb      	ldr	r3, [r7, #12]
 8006e6a:	86da      	strh	r2, [r3, #54]	@ 0x36
    }
    while (hspi->TxXferCount > 0U)
 8006e6c:	e033      	b.n	8006ed6 <HAL_SPI_Transmit+0x224>
    {
      /* Wait until TXE flag is set to send data */
      if (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE))
 8006e6e:	68fb      	ldr	r3, [r7, #12]
 8006e70:	681b      	ldr	r3, [r3, #0]
 8006e72:	689b      	ldr	r3, [r3, #8]
 8006e74:	f003 0302 	and.w	r3, r3, #2
 8006e78:	2b02      	cmp	r3, #2
 8006e7a:	d113      	bne.n	8006ea4 <HAL_SPI_Transmit+0x1f2>
      {
        *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 8006e7c:	68fb      	ldr	r3, [r7, #12]
 8006e7e:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8006e80:	68fb      	ldr	r3, [r7, #12]
 8006e82:	681b      	ldr	r3, [r3, #0]
 8006e84:	330c      	adds	r3, #12
 8006e86:	7812      	ldrb	r2, [r2, #0]
 8006e88:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr += sizeof(uint8_t);
 8006e8a:	68fb      	ldr	r3, [r7, #12]
 8006e8c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006e8e:	1c5a      	adds	r2, r3, #1
 8006e90:	68fb      	ldr	r3, [r7, #12]
 8006e92:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 8006e94:	68fb      	ldr	r3, [r7, #12]
 8006e96:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006e98:	b29b      	uxth	r3, r3
 8006e9a:	3b01      	subs	r3, #1
 8006e9c:	b29a      	uxth	r2, r3
 8006e9e:	68fb      	ldr	r3, [r7, #12]
 8006ea0:	86da      	strh	r2, [r3, #54]	@ 0x36
 8006ea2:	e018      	b.n	8006ed6 <HAL_SPI_Transmit+0x224>
      }
      else
      {
        /* Timeout management */
        if ((((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY)) || (Timeout == 0U))
 8006ea4:	f7fd f8de 	bl	8004064 <HAL_GetTick>
 8006ea8:	4602      	mov	r2, r0
 8006eaa:	69fb      	ldr	r3, [r7, #28]
 8006eac:	1ad3      	subs	r3, r2, r3
 8006eae:	683a      	ldr	r2, [r7, #0]
 8006eb0:	429a      	cmp	r2, r3
 8006eb2:	d803      	bhi.n	8006ebc <HAL_SPI_Transmit+0x20a>
 8006eb4:	683b      	ldr	r3, [r7, #0]
 8006eb6:	f1b3 3fff 	cmp.w	r3, #4294967295
 8006eba:	d102      	bne.n	8006ec2 <HAL_SPI_Transmit+0x210>
 8006ebc:	683b      	ldr	r3, [r7, #0]
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d109      	bne.n	8006ed6 <HAL_SPI_Transmit+0x224>
        {
          hspi->State = HAL_SPI_STATE_READY;
 8006ec2:	68fb      	ldr	r3, [r7, #12]
 8006ec4:	2201      	movs	r2, #1
 8006ec6:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
          __HAL_UNLOCK(hspi);
 8006eca:	68fb      	ldr	r3, [r7, #12]
 8006ecc:	2200      	movs	r2, #0
 8006ece:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
          return HAL_TIMEOUT;
 8006ed2:	2303      	movs	r3, #3
 8006ed4:	e02d      	b.n	8006f32 <HAL_SPI_Transmit+0x280>
    while (hspi->TxXferCount > 0U)
 8006ed6:	68fb      	ldr	r3, [r7, #12]
 8006ed8:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8006eda:	b29b      	uxth	r3, r3
 8006edc:	2b00      	cmp	r3, #0
 8006ede:	d1c6      	bne.n	8006e6e <HAL_SPI_Transmit+0x1bc>
    SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8006ee0:	69fa      	ldr	r2, [r7, #28]
 8006ee2:	6839      	ldr	r1, [r7, #0]
 8006ee4:	68f8      	ldr	r0, [r7, #12]
 8006ee6:	f000 fa59 	bl	800739c <SPI_EndRxTxTransaction>
 8006eea:	4603      	mov	r3, r0
 8006eec:	2b00      	cmp	r3, #0
 8006eee:	d002      	beq.n	8006ef6 <HAL_SPI_Transmit+0x244>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8006ef0:	68fb      	ldr	r3, [r7, #12]
 8006ef2:	2220      	movs	r2, #32
 8006ef4:	655a      	str	r2, [r3, #84]	@ 0x54
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8006ef6:	68fb      	ldr	r3, [r7, #12]
 8006ef8:	689b      	ldr	r3, [r3, #8]
 8006efa:	2b00      	cmp	r3, #0
 8006efc:	d10a      	bne.n	8006f14 <HAL_SPI_Transmit+0x262>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8006efe:	2300      	movs	r3, #0
 8006f00:	617b      	str	r3, [r7, #20]
 8006f02:	68fb      	ldr	r3, [r7, #12]
 8006f04:	681b      	ldr	r3, [r3, #0]
 8006f06:	68db      	ldr	r3, [r3, #12]
 8006f08:	617b      	str	r3, [r7, #20]
 8006f0a:	68fb      	ldr	r3, [r7, #12]
 8006f0c:	681b      	ldr	r3, [r3, #0]
 8006f0e:	689b      	ldr	r3, [r3, #8]
 8006f10:	617b      	str	r3, [r7, #20]
 8006f12:	697b      	ldr	r3, [r7, #20]
  }

  hspi->State = HAL_SPI_STATE_READY;
 8006f14:	68fb      	ldr	r3, [r7, #12]
 8006f16:	2201      	movs	r2, #1
 8006f18:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Process Unlocked */
  __HAL_UNLOCK(hspi);
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	2200      	movs	r2, #0
 8006f20:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8006f24:	68fb      	ldr	r3, [r7, #12]
 8006f26:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006f28:	2b00      	cmp	r3, #0
 8006f2a:	d001      	beq.n	8006f30 <HAL_SPI_Transmit+0x27e>
  {
    return HAL_ERROR;
 8006f2c:	2301      	movs	r3, #1
 8006f2e:	e000      	b.n	8006f32 <HAL_SPI_Transmit+0x280>
  }
  else
  {
    return HAL_OK;
 8006f30:	2300      	movs	r3, #0
  }
}
 8006f32:	4618      	mov	r0, r3
 8006f34:	3720      	adds	r7, #32
 8006f36:	46bd      	mov	sp, r7
 8006f38:	bd80      	pop	{r7, pc}

08006f3a <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration in ms
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 8006f3a:	b580      	push	{r7, lr}
 8006f3c:	b08a      	sub	sp, #40	@ 0x28
 8006f3e:	af00      	add	r7, sp, #0
 8006f40:	60f8      	str	r0, [r7, #12]
 8006f42:	60b9      	str	r1, [r7, #8]
 8006f44:	607a      	str	r2, [r7, #4]
 8006f46:	807b      	strh	r3, [r7, #2]
#if (USE_SPI_CRC != 0U)
  __IO uint32_t tmpreg = 0U;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 8006f48:	2301      	movs	r3, #1
 8006f4a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8006f4c:	f7fd f88a 	bl	8004064 <HAL_GetTick>
 8006f50:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8006f52:	68fb      	ldr	r3, [r7, #12]
 8006f54:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006f58:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 8006f5a:	68fb      	ldr	r3, [r7, #12]
 8006f5c:	685b      	ldr	r3, [r3, #4]
 8006f5e:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8006f60:	887b      	ldrh	r3, [r7, #2]
 8006f62:	82fb      	strh	r3, [r7, #22]

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 8006f64:	7ffb      	ldrb	r3, [r7, #31]
 8006f66:	2b01      	cmp	r3, #1
 8006f68:	d00c      	beq.n	8006f84 <HAL_SPI_TransmitReceive+0x4a>
 8006f6a:	69bb      	ldr	r3, [r7, #24]
 8006f6c:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8006f70:	d106      	bne.n	8006f80 <HAL_SPI_TransmitReceive+0x46>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 8006f72:	68fb      	ldr	r3, [r7, #12]
 8006f74:	689b      	ldr	r3, [r3, #8]
 8006f76:	2b00      	cmp	r3, #0
 8006f78:	d102      	bne.n	8006f80 <HAL_SPI_TransmitReceive+0x46>
 8006f7a:	7ffb      	ldrb	r3, [r7, #31]
 8006f7c:	2b04      	cmp	r3, #4
 8006f7e:	d001      	beq.n	8006f84 <HAL_SPI_TransmitReceive+0x4a>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8006f80:	2302      	movs	r3, #2
 8006f82:	e17f      	b.n	8007284 <HAL_SPI_TransmitReceive+0x34a>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 8006f84:	68bb      	ldr	r3, [r7, #8]
 8006f86:	2b00      	cmp	r3, #0
 8006f88:	d005      	beq.n	8006f96 <HAL_SPI_TransmitReceive+0x5c>
 8006f8a:	687b      	ldr	r3, [r7, #4]
 8006f8c:	2b00      	cmp	r3, #0
 8006f8e:	d002      	beq.n	8006f96 <HAL_SPI_TransmitReceive+0x5c>
 8006f90:	887b      	ldrh	r3, [r7, #2]
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d101      	bne.n	8006f9a <HAL_SPI_TransmitReceive+0x60>
  {
    return HAL_ERROR;
 8006f96:	2301      	movs	r3, #1
 8006f98:	e174      	b.n	8007284 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 8006f9a:	68fb      	ldr	r3, [r7, #12]
 8006f9c:	f893 3050 	ldrb.w	r3, [r3, #80]	@ 0x50
 8006fa0:	2b01      	cmp	r3, #1
 8006fa2:	d101      	bne.n	8006fa8 <HAL_SPI_TransmitReceive+0x6e>
 8006fa4:	2302      	movs	r3, #2
 8006fa6:	e16d      	b.n	8007284 <HAL_SPI_TransmitReceive+0x34a>
 8006fa8:	68fb      	ldr	r3, [r7, #12]
 8006faa:	2201      	movs	r2, #1
 8006fac:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 8006fb0:	68fb      	ldr	r3, [r7, #12]
 8006fb2:	f893 3051 	ldrb.w	r3, [r3, #81]	@ 0x51
 8006fb6:	b2db      	uxtb	r3, r3
 8006fb8:	2b04      	cmp	r3, #4
 8006fba:	d003      	beq.n	8006fc4 <HAL_SPI_TransmitReceive+0x8a>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 8006fbc:	68fb      	ldr	r3, [r7, #12]
 8006fbe:	2205      	movs	r2, #5
 8006fc0:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 8006fc4:	68fb      	ldr	r3, [r7, #12]
 8006fc6:	2200      	movs	r2, #0
 8006fc8:	655a      	str	r2, [r3, #84]	@ 0x54
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 8006fca:	68fb      	ldr	r3, [r7, #12]
 8006fcc:	687a      	ldr	r2, [r7, #4]
 8006fce:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->RxXferCount = Size;
 8006fd0:	68fb      	ldr	r3, [r7, #12]
 8006fd2:	887a      	ldrh	r2, [r7, #2]
 8006fd4:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->RxXferSize  = Size;
 8006fd6:	68fb      	ldr	r3, [r7, #12]
 8006fd8:	887a      	ldrh	r2, [r7, #2]
 8006fda:	879a      	strh	r2, [r3, #60]	@ 0x3c
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 8006fdc:	68fb      	ldr	r3, [r7, #12]
 8006fde:	68ba      	ldr	r2, [r7, #8]
 8006fe0:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi->TxXferCount = Size;
 8006fe2:	68fb      	ldr	r3, [r7, #12]
 8006fe4:	887a      	ldrh	r2, [r7, #2]
 8006fe6:	86da      	strh	r2, [r3, #54]	@ 0x36
  hspi->TxXferSize  = Size;
 8006fe8:	68fb      	ldr	r3, [r7, #12]
 8006fea:	887a      	ldrh	r2, [r7, #2]
 8006fec:	869a      	strh	r2, [r3, #52]	@ 0x34

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 8006fee:	68fb      	ldr	r3, [r7, #12]
 8006ff0:	2200      	movs	r2, #0
 8006ff2:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->TxISR       = NULL;
 8006ff4:	68fb      	ldr	r3, [r7, #12]
 8006ff6:	2200      	movs	r2, #0
 8006ff8:	645a      	str	r2, [r3, #68]	@ 0x44
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8006ffa:	68fb      	ldr	r3, [r7, #12]
 8006ffc:	681b      	ldr	r3, [r3, #0]
 8006ffe:	681b      	ldr	r3, [r3, #0]
 8007000:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007004:	2b40      	cmp	r3, #64	@ 0x40
 8007006:	d007      	beq.n	8007018 <HAL_SPI_TransmitReceive+0xde>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8007008:	68fb      	ldr	r3, [r7, #12]
 800700a:	681b      	ldr	r3, [r3, #0]
 800700c:	681a      	ldr	r2, [r3, #0]
 800700e:	68fb      	ldr	r3, [r7, #12]
 8007010:	681b      	ldr	r3, [r3, #0]
 8007012:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8007016:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize == SPI_DATASIZE_16BIT)
 8007018:	68fb      	ldr	r3, [r7, #12]
 800701a:	68db      	ldr	r3, [r3, #12]
 800701c:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8007020:	d17e      	bne.n	8007120 <HAL_SPI_TransmitReceive+0x1e6>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007022:	68fb      	ldr	r3, [r7, #12]
 8007024:	685b      	ldr	r3, [r3, #4]
 8007026:	2b00      	cmp	r3, #0
 8007028:	d002      	beq.n	8007030 <HAL_SPI_TransmitReceive+0xf6>
 800702a:	8afb      	ldrh	r3, [r7, #22]
 800702c:	2b01      	cmp	r3, #1
 800702e:	d16c      	bne.n	800710a <HAL_SPI_TransmitReceive+0x1d0>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007030:	68fb      	ldr	r3, [r7, #12]
 8007032:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007034:	881a      	ldrh	r2, [r3, #0]
 8007036:	68fb      	ldr	r3, [r7, #12]
 8007038:	681b      	ldr	r3, [r3, #0]
 800703a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800703c:	68fb      	ldr	r3, [r7, #12]
 800703e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007040:	1c9a      	adds	r2, r3, #2
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007046:	68fb      	ldr	r3, [r7, #12]
 8007048:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800704a:	b29b      	uxth	r3, r3
 800704c:	3b01      	subs	r3, #1
 800704e:	b29a      	uxth	r2, r3
 8007050:	68fb      	ldr	r3, [r7, #12]
 8007052:	86da      	strh	r2, [r3, #54]	@ 0x36
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007054:	e059      	b.n	800710a <HAL_SPI_TransmitReceive+0x1d0>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007056:	68fb      	ldr	r3, [r7, #12]
 8007058:	681b      	ldr	r3, [r3, #0]
 800705a:	689b      	ldr	r3, [r3, #8]
 800705c:	f003 0302 	and.w	r3, r3, #2
 8007060:	2b02      	cmp	r3, #2
 8007062:	d11b      	bne.n	800709c <HAL_SPI_TransmitReceive+0x162>
 8007064:	68fb      	ldr	r3, [r7, #12]
 8007066:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007068:	b29b      	uxth	r3, r3
 800706a:	2b00      	cmp	r3, #0
 800706c:	d016      	beq.n	800709c <HAL_SPI_TransmitReceive+0x162>
 800706e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007070:	2b01      	cmp	r3, #1
 8007072:	d113      	bne.n	800709c <HAL_SPI_TransmitReceive+0x162>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8007074:	68fb      	ldr	r3, [r7, #12]
 8007076:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007078:	881a      	ldrh	r2, [r3, #0]
 800707a:	68fb      	ldr	r3, [r7, #12]
 800707c:	681b      	ldr	r3, [r3, #0]
 800707e:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 8007080:	68fb      	ldr	r3, [r7, #12]
 8007082:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007084:	1c9a      	adds	r2, r3, #2
 8007086:	68fb      	ldr	r3, [r7, #12]
 8007088:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800708a:	68fb      	ldr	r3, [r7, #12]
 800708c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800708e:	b29b      	uxth	r3, r3
 8007090:	3b01      	subs	r3, #1
 8007092:	b29a      	uxth	r2, r3
 8007094:	68fb      	ldr	r3, [r7, #12]
 8007096:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8007098:	2300      	movs	r3, #0
 800709a:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800709c:	68fb      	ldr	r3, [r7, #12]
 800709e:	681b      	ldr	r3, [r3, #0]
 80070a0:	689b      	ldr	r3, [r3, #8]
 80070a2:	f003 0301 	and.w	r3, r3, #1
 80070a6:	2b01      	cmp	r3, #1
 80070a8:	d119      	bne.n	80070de <HAL_SPI_TransmitReceive+0x1a4>
 80070aa:	68fb      	ldr	r3, [r7, #12]
 80070ac:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070ae:	b29b      	uxth	r3, r3
 80070b0:	2b00      	cmp	r3, #0
 80070b2:	d014      	beq.n	80070de <HAL_SPI_TransmitReceive+0x1a4>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80070b4:	68fb      	ldr	r3, [r7, #12]
 80070b6:	681b      	ldr	r3, [r3, #0]
 80070b8:	68da      	ldr	r2, [r3, #12]
 80070ba:	68fb      	ldr	r3, [r7, #12]
 80070bc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070be:	b292      	uxth	r2, r2
 80070c0:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 80070c2:	68fb      	ldr	r3, [r7, #12]
 80070c4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80070c6:	1c9a      	adds	r2, r3, #2
 80070c8:	68fb      	ldr	r3, [r7, #12]
 80070ca:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80070cc:	68fb      	ldr	r3, [r7, #12]
 80070ce:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80070d0:	b29b      	uxth	r3, r3
 80070d2:	3b01      	subs	r3, #1
 80070d4:	b29a      	uxth	r2, r3
 80070d6:	68fb      	ldr	r3, [r7, #12]
 80070d8:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80070da:	2301      	movs	r3, #1
 80070dc:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 80070de:	f7fc ffc1 	bl	8004064 <HAL_GetTick>
 80070e2:	4602      	mov	r2, r0
 80070e4:	6a3b      	ldr	r3, [r7, #32]
 80070e6:	1ad3      	subs	r3, r2, r3
 80070e8:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80070ea:	429a      	cmp	r2, r3
 80070ec:	d80d      	bhi.n	800710a <HAL_SPI_TransmitReceive+0x1d0>
 80070ee:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80070f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80070f4:	d009      	beq.n	800710a <HAL_SPI_TransmitReceive+0x1d0>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80070f6:	68fb      	ldr	r3, [r7, #12]
 80070f8:	2201      	movs	r2, #1
 80070fa:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 80070fe:	68fb      	ldr	r3, [r7, #12]
 8007100:	2200      	movs	r2, #0
 8007102:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 8007106:	2303      	movs	r3, #3
 8007108:	e0bc      	b.n	8007284 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800710a:	68fb      	ldr	r3, [r7, #12]
 800710c:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800710e:	b29b      	uxth	r3, r3
 8007110:	2b00      	cmp	r3, #0
 8007112:	d1a0      	bne.n	8007056 <HAL_SPI_TransmitReceive+0x11c>
 8007114:	68fb      	ldr	r3, [r7, #12]
 8007116:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007118:	b29b      	uxth	r3, r3
 800711a:	2b00      	cmp	r3, #0
 800711c:	d19b      	bne.n	8007056 <HAL_SPI_TransmitReceive+0x11c>
 800711e:	e082      	b.n	8007226 <HAL_SPI_TransmitReceive+0x2ec>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8007120:	68fb      	ldr	r3, [r7, #12]
 8007122:	685b      	ldr	r3, [r3, #4]
 8007124:	2b00      	cmp	r3, #0
 8007126:	d002      	beq.n	800712e <HAL_SPI_TransmitReceive+0x1f4>
 8007128:	8afb      	ldrh	r3, [r7, #22]
 800712a:	2b01      	cmp	r3, #1
 800712c:	d171      	bne.n	8007212 <HAL_SPI_TransmitReceive+0x2d8>
    {
      *((__IO uint8_t *)&hspi->Instance->DR) = *((const uint8_t *)hspi->pTxBuffPtr);
 800712e:	68fb      	ldr	r3, [r7, #12]
 8007130:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007132:	68fb      	ldr	r3, [r7, #12]
 8007134:	681b      	ldr	r3, [r3, #0]
 8007136:	330c      	adds	r3, #12
 8007138:	7812      	ldrb	r2, [r2, #0]
 800713a:	701a      	strb	r2, [r3, #0]
      hspi->pTxBuffPtr += sizeof(uint8_t);
 800713c:	68fb      	ldr	r3, [r7, #12]
 800713e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007140:	1c5a      	adds	r2, r3, #1
 8007142:	68fb      	ldr	r3, [r7, #12]
 8007144:	631a      	str	r2, [r3, #48]	@ 0x30
      hspi->TxXferCount--;
 8007146:	68fb      	ldr	r3, [r7, #12]
 8007148:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 800714a:	b29b      	uxth	r3, r3
 800714c:	3b01      	subs	r3, #1
 800714e:	b29a      	uxth	r2, r3
 8007150:	68fb      	ldr	r3, [r7, #12]
 8007152:	86da      	strh	r2, [r3, #54]	@ 0x36
      {
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007154:	e05d      	b.n	8007212 <HAL_SPI_TransmitReceive+0x2d8>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8007156:	68fb      	ldr	r3, [r7, #12]
 8007158:	681b      	ldr	r3, [r3, #0]
 800715a:	689b      	ldr	r3, [r3, #8]
 800715c:	f003 0302 	and.w	r3, r3, #2
 8007160:	2b02      	cmp	r3, #2
 8007162:	d11c      	bne.n	800719e <HAL_SPI_TransmitReceive+0x264>
 8007164:	68fb      	ldr	r3, [r7, #12]
 8007166:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007168:	b29b      	uxth	r3, r3
 800716a:	2b00      	cmp	r3, #0
 800716c:	d017      	beq.n	800719e <HAL_SPI_TransmitReceive+0x264>
 800716e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007170:	2b01      	cmp	r3, #1
 8007172:	d114      	bne.n	800719e <HAL_SPI_TransmitReceive+0x264>
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 8007174:	68fb      	ldr	r3, [r7, #12]
 8007176:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8007178:	68fb      	ldr	r3, [r7, #12]
 800717a:	681b      	ldr	r3, [r3, #0]
 800717c:	330c      	adds	r3, #12
 800717e:	7812      	ldrb	r2, [r2, #0]
 8007180:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 8007182:	68fb      	ldr	r3, [r7, #12]
 8007184:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007186:	1c5a      	adds	r2, r3, #1
 8007188:	68fb      	ldr	r3, [r7, #12]
 800718a:	631a      	str	r2, [r3, #48]	@ 0x30
        hspi->TxXferCount--;
 800718c:	68fb      	ldr	r3, [r7, #12]
 800718e:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007190:	b29b      	uxth	r3, r3
 8007192:	3b01      	subs	r3, #1
 8007194:	b29a      	uxth	r2, r3
 8007196:	68fb      	ldr	r3, [r7, #12]
 8007198:	86da      	strh	r2, [r3, #54]	@ 0x36
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 800719a:	2300      	movs	r3, #0
 800719c:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 800719e:	68fb      	ldr	r3, [r7, #12]
 80071a0:	681b      	ldr	r3, [r3, #0]
 80071a2:	689b      	ldr	r3, [r3, #8]
 80071a4:	f003 0301 	and.w	r3, r3, #1
 80071a8:	2b01      	cmp	r3, #1
 80071aa:	d119      	bne.n	80071e0 <HAL_SPI_TransmitReceive+0x2a6>
 80071ac:	68fb      	ldr	r3, [r7, #12]
 80071ae:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071b0:	b29b      	uxth	r3, r3
 80071b2:	2b00      	cmp	r3, #0
 80071b4:	d014      	beq.n	80071e0 <HAL_SPI_TransmitReceive+0x2a6>
      {
        (*(uint8_t *)hspi->pRxBuffPtr) = hspi->Instance->DR;
 80071b6:	68fb      	ldr	r3, [r7, #12]
 80071b8:	681b      	ldr	r3, [r3, #0]
 80071ba:	68da      	ldr	r2, [r3, #12]
 80071bc:	68fb      	ldr	r3, [r7, #12]
 80071be:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071c0:	b2d2      	uxtb	r2, r2
 80071c2:	701a      	strb	r2, [r3, #0]
        hspi->pRxBuffPtr++;
 80071c4:	68fb      	ldr	r3, [r7, #12]
 80071c6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80071c8:	1c5a      	adds	r2, r3, #1
 80071ca:	68fb      	ldr	r3, [r7, #12]
 80071cc:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->RxXferCount--;
 80071ce:	68fb      	ldr	r3, [r7, #12]
 80071d0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80071d2:	b29b      	uxth	r3, r3
 80071d4:	3b01      	subs	r3, #1
 80071d6:	b29a      	uxth	r2, r3
 80071d8:	68fb      	ldr	r3, [r7, #12]
 80071da:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80071dc:	2301      	movs	r3, #1
 80071de:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80071e0:	f7fc ff40 	bl	8004064 <HAL_GetTick>
 80071e4:	4602      	mov	r2, r0
 80071e6:	6a3b      	ldr	r3, [r7, #32]
 80071e8:	1ad3      	subs	r3, r2, r3
 80071ea:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80071ec:	429a      	cmp	r2, r3
 80071ee:	d803      	bhi.n	80071f8 <HAL_SPI_TransmitReceive+0x2be>
 80071f0:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071f2:	f1b3 3fff 	cmp.w	r3, #4294967295
 80071f6:	d102      	bne.n	80071fe <HAL_SPI_TransmitReceive+0x2c4>
 80071f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80071fa:	2b00      	cmp	r3, #0
 80071fc:	d109      	bne.n	8007212 <HAL_SPI_TransmitReceive+0x2d8>
      {
        hspi->State = HAL_SPI_STATE_READY;
 80071fe:	68fb      	ldr	r3, [r7, #12]
 8007200:	2201      	movs	r2, #1
 8007202:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
        __HAL_UNLOCK(hspi);
 8007206:	68fb      	ldr	r3, [r7, #12]
 8007208:	2200      	movs	r2, #0
 800720a:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
        return HAL_TIMEOUT;
 800720e:	2303      	movs	r3, #3
 8007210:	e038      	b.n	8007284 <HAL_SPI_TransmitReceive+0x34a>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8007212:	68fb      	ldr	r3, [r7, #12]
 8007214:	8edb      	ldrh	r3, [r3, #54]	@ 0x36
 8007216:	b29b      	uxth	r3, r3
 8007218:	2b00      	cmp	r3, #0
 800721a:	d19c      	bne.n	8007156 <HAL_SPI_TransmitReceive+0x21c>
 800721c:	68fb      	ldr	r3, [r7, #12]
 800721e:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8007220:	b29b      	uxth	r3, r3
 8007222:	2b00      	cmp	r3, #0
 8007224:	d197      	bne.n	8007156 <HAL_SPI_TransmitReceive+0x21c>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8007226:	6a3a      	ldr	r2, [r7, #32]
 8007228:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800722a:	68f8      	ldr	r0, [r7, #12]
 800722c:	f000 f8b6 	bl	800739c <SPI_EndRxTxTransaction>
 8007230:	4603      	mov	r3, r0
 8007232:	2b00      	cmp	r3, #0
 8007234:	d008      	beq.n	8007248 <HAL_SPI_TransmitReceive+0x30e>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8007236:	68fb      	ldr	r3, [r7, #12]
 8007238:	2220      	movs	r2, #32
 800723a:	655a      	str	r2, [r3, #84]	@ 0x54
    __HAL_UNLOCK(hspi);
 800723c:	68fb      	ldr	r3, [r7, #12]
 800723e:	2200      	movs	r2, #0
 8007240:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
    return HAL_ERROR;
 8007244:	2301      	movs	r3, #1
 8007246:	e01d      	b.n	8007284 <HAL_SPI_TransmitReceive+0x34a>
  }

  /* Clear overrun flag in 2 Lines communication mode because received is not read */
  if (hspi->Init.Direction == SPI_DIRECTION_2LINES)
 8007248:	68fb      	ldr	r3, [r7, #12]
 800724a:	689b      	ldr	r3, [r3, #8]
 800724c:	2b00      	cmp	r3, #0
 800724e:	d10a      	bne.n	8007266 <HAL_SPI_TransmitReceive+0x32c>
  {
    __HAL_SPI_CLEAR_OVRFLAG(hspi);
 8007250:	2300      	movs	r3, #0
 8007252:	613b      	str	r3, [r7, #16]
 8007254:	68fb      	ldr	r3, [r7, #12]
 8007256:	681b      	ldr	r3, [r3, #0]
 8007258:	68db      	ldr	r3, [r3, #12]
 800725a:	613b      	str	r3, [r7, #16]
 800725c:	68fb      	ldr	r3, [r7, #12]
 800725e:	681b      	ldr	r3, [r3, #0]
 8007260:	689b      	ldr	r3, [r3, #8]
 8007262:	613b      	str	r3, [r7, #16]
 8007264:	693b      	ldr	r3, [r7, #16]
  }


  hspi->State = HAL_SPI_STATE_READY;
 8007266:	68fb      	ldr	r3, [r7, #12]
 8007268:	2201      	movs	r2, #1
 800726a:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800726e:	68fb      	ldr	r3, [r7, #12]
 8007270:	2200      	movs	r2, #0
 8007272:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8007276:	68fb      	ldr	r3, [r7, #12]
 8007278:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800727a:	2b00      	cmp	r3, #0
 800727c:	d001      	beq.n	8007282 <HAL_SPI_TransmitReceive+0x348>
  {
    return HAL_ERROR;
 800727e:	2301      	movs	r3, #1
 8007280:	e000      	b.n	8007284 <HAL_SPI_TransmitReceive+0x34a>
  }
  else
  {
    return HAL_OK;
 8007282:	2300      	movs	r3, #0
  }
}
 8007284:	4618      	mov	r0, r3
 8007286:	3728      	adds	r7, #40	@ 0x28
 8007288:	46bd      	mov	sp, r7
 800728a:	bd80      	pop	{r7, pc}

0800728c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800728c:	b580      	push	{r7, lr}
 800728e:	b088      	sub	sp, #32
 8007290:	af00      	add	r7, sp, #0
 8007292:	60f8      	str	r0, [r7, #12]
 8007294:	60b9      	str	r1, [r7, #8]
 8007296:	603b      	str	r3, [r7, #0]
 8007298:	4613      	mov	r3, r2
 800729a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800729c:	f7fc fee2 	bl	8004064 <HAL_GetTick>
 80072a0:	4602      	mov	r2, r0
 80072a2:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80072a4:	1a9b      	subs	r3, r3, r2
 80072a6:	683a      	ldr	r2, [r7, #0]
 80072a8:	4413      	add	r3, r2
 80072aa:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 80072ac:	f7fc feda 	bl	8004064 <HAL_GetTick>
 80072b0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80072b2:	4b39      	ldr	r3, [pc, #228]	@ (8007398 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80072b4:	681b      	ldr	r3, [r3, #0]
 80072b6:	015b      	lsls	r3, r3, #5
 80072b8:	0d1b      	lsrs	r3, r3, #20
 80072ba:	69fa      	ldr	r2, [r7, #28]
 80072bc:	fb02 f303 	mul.w	r3, r2, r3
 80072c0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80072c2:	e055      	b.n	8007370 <SPI_WaitFlagStateUntilTimeout+0xe4>
  {
    if (Timeout != HAL_MAX_DELAY)
 80072c4:	683b      	ldr	r3, [r7, #0]
 80072c6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80072ca:	d051      	beq.n	8007370 <SPI_WaitFlagStateUntilTimeout+0xe4>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80072cc:	f7fc feca 	bl	8004064 <HAL_GetTick>
 80072d0:	4602      	mov	r2, r0
 80072d2:	69bb      	ldr	r3, [r7, #24]
 80072d4:	1ad3      	subs	r3, r2, r3
 80072d6:	69fa      	ldr	r2, [r7, #28]
 80072d8:	429a      	cmp	r2, r3
 80072da:	d902      	bls.n	80072e2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80072dc:	69fb      	ldr	r3, [r7, #28]
 80072de:	2b00      	cmp	r3, #0
 80072e0:	d13d      	bne.n	800735e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80072e2:	68fb      	ldr	r3, [r7, #12]
 80072e4:	681b      	ldr	r3, [r3, #0]
 80072e6:	685a      	ldr	r2, [r3, #4]
 80072e8:	68fb      	ldr	r3, [r7, #12]
 80072ea:	681b      	ldr	r3, [r3, #0]
 80072ec:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80072f0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80072f2:	68fb      	ldr	r3, [r7, #12]
 80072f4:	685b      	ldr	r3, [r3, #4]
 80072f6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80072fa:	d111      	bne.n	8007320 <SPI_WaitFlagStateUntilTimeout+0x94>
 80072fc:	68fb      	ldr	r3, [r7, #12]
 80072fe:	689b      	ldr	r3, [r3, #8]
 8007300:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007304:	d004      	beq.n	8007310 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8007306:	68fb      	ldr	r3, [r7, #12]
 8007308:	689b      	ldr	r3, [r3, #8]
 800730a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800730e:	d107      	bne.n	8007320 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8007310:	68fb      	ldr	r3, [r7, #12]
 8007312:	681b      	ldr	r3, [r3, #0]
 8007314:	681a      	ldr	r2, [r3, #0]
 8007316:	68fb      	ldr	r3, [r7, #12]
 8007318:	681b      	ldr	r3, [r3, #0]
 800731a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800731e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8007320:	68fb      	ldr	r3, [r7, #12]
 8007322:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007324:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007328:	d10f      	bne.n	800734a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800732a:	68fb      	ldr	r3, [r7, #12]
 800732c:	681b      	ldr	r3, [r3, #0]
 800732e:	681a      	ldr	r2, [r3, #0]
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	681b      	ldr	r3, [r3, #0]
 8007334:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007338:	601a      	str	r2, [r3, #0]
 800733a:	68fb      	ldr	r3, [r7, #12]
 800733c:	681b      	ldr	r3, [r3, #0]
 800733e:	681a      	ldr	r2, [r3, #0]
 8007340:	68fb      	ldr	r3, [r7, #12]
 8007342:	681b      	ldr	r3, [r3, #0]
 8007344:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007348:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800734a:	68fb      	ldr	r3, [r7, #12]
 800734c:	2201      	movs	r2, #1
 800734e:	f883 2051 	strb.w	r2, [r3, #81]	@ 0x51

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	2200      	movs	r2, #0
 8007356:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50

        return HAL_TIMEOUT;
 800735a:	2303      	movs	r3, #3
 800735c:	e018      	b.n	8007390 <SPI_WaitFlagStateUntilTimeout+0x104>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800735e:	697b      	ldr	r3, [r7, #20]
 8007360:	2b00      	cmp	r3, #0
 8007362:	d102      	bne.n	800736a <SPI_WaitFlagStateUntilTimeout+0xde>
      {
        tmp_timeout = 0U;
 8007364:	2300      	movs	r3, #0
 8007366:	61fb      	str	r3, [r7, #28]
 8007368:	e002      	b.n	8007370 <SPI_WaitFlagStateUntilTimeout+0xe4>
      }
      else
      {
        count--;
 800736a:	697b      	ldr	r3, [r7, #20]
 800736c:	3b01      	subs	r3, #1
 800736e:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 8007370:	68fb      	ldr	r3, [r7, #12]
 8007372:	681b      	ldr	r3, [r3, #0]
 8007374:	689a      	ldr	r2, [r3, #8]
 8007376:	68bb      	ldr	r3, [r7, #8]
 8007378:	4013      	ands	r3, r2
 800737a:	68ba      	ldr	r2, [r7, #8]
 800737c:	429a      	cmp	r2, r3
 800737e:	bf0c      	ite	eq
 8007380:	2301      	moveq	r3, #1
 8007382:	2300      	movne	r3, #0
 8007384:	b2db      	uxtb	r3, r3
 8007386:	461a      	mov	r2, r3
 8007388:	79fb      	ldrb	r3, [r7, #7]
 800738a:	429a      	cmp	r2, r3
 800738c:	d19a      	bne.n	80072c4 <SPI_WaitFlagStateUntilTimeout+0x38>
      }
    }
  }

  return HAL_OK;
 800738e:	2300      	movs	r3, #0
}
 8007390:	4618      	mov	r0, r3
 8007392:	3720      	adds	r7, #32
 8007394:	46bd      	mov	sp, r7
 8007396:	bd80      	pop	{r7, pc}
 8007398:	20000008 	.word	0x20000008

0800739c <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 800739c:	b580      	push	{r7, lr}
 800739e:	b088      	sub	sp, #32
 80073a0:	af02      	add	r7, sp, #8
 80073a2:	60f8      	str	r0, [r7, #12]
 80073a4:	60b9      	str	r1, [r7, #8]
 80073a6:	607a      	str	r2, [r7, #4]
  __IO uint32_t count;

  /* Wait until TXE flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_TXE, SET, Timeout, Tickstart) != HAL_OK)
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	9300      	str	r3, [sp, #0]
 80073ac:	68bb      	ldr	r3, [r7, #8]
 80073ae:	2201      	movs	r2, #1
 80073b0:	2102      	movs	r1, #2
 80073b2:	68f8      	ldr	r0, [r7, #12]
 80073b4:	f7ff ff6a 	bl	800728c <SPI_WaitFlagStateUntilTimeout>
 80073b8:	4603      	mov	r3, r0
 80073ba:	2b00      	cmp	r3, #0
 80073bc:	d007      	beq.n	80073ce <SPI_EndRxTxTransaction+0x32>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80073c2:	f043 0220 	orr.w	r2, r3, #32
 80073c6:	68fb      	ldr	r3, [r7, #12]
 80073c8:	655a      	str	r2, [r3, #84]	@ 0x54
    return HAL_TIMEOUT;
 80073ca:	2303      	movs	r3, #3
 80073cc:	e032      	b.n	8007434 <SPI_EndRxTxTransaction+0x98>
  }

  /* Timeout in us */
  count = SPI_BSY_FLAG_WORKAROUND_TIMEOUT * (SystemCoreClock / 24U / 1000000U);
 80073ce:	4b1b      	ldr	r3, [pc, #108]	@ (800743c <SPI_EndRxTxTransaction+0xa0>)
 80073d0:	681b      	ldr	r3, [r3, #0]
 80073d2:	4a1b      	ldr	r2, [pc, #108]	@ (8007440 <SPI_EndRxTxTransaction+0xa4>)
 80073d4:	fba2 2303 	umull	r2, r3, r2, r3
 80073d8:	0d5b      	lsrs	r3, r3, #21
 80073da:	f44f 727a 	mov.w	r2, #1000	@ 0x3e8
 80073de:	fb02 f303 	mul.w	r3, r2, r3
 80073e2:	617b      	str	r3, [r7, #20]
  /* Erratasheet: BSY bit may stay high at the end of a data transfer in Slave mode */
  if (hspi->Init.Mode == SPI_MODE_MASTER)
 80073e4:	68fb      	ldr	r3, [r7, #12]
 80073e6:	685b      	ldr	r3, [r3, #4]
 80073e8:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80073ec:	d112      	bne.n	8007414 <SPI_EndRxTxTransaction+0x78>
  {
    /* Control the BSY flag */
    if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80073ee:	687b      	ldr	r3, [r7, #4]
 80073f0:	9300      	str	r3, [sp, #0]
 80073f2:	68bb      	ldr	r3, [r7, #8]
 80073f4:	2200      	movs	r2, #0
 80073f6:	2180      	movs	r1, #128	@ 0x80
 80073f8:	68f8      	ldr	r0, [r7, #12]
 80073fa:	f7ff ff47 	bl	800728c <SPI_WaitFlagStateUntilTimeout>
 80073fe:	4603      	mov	r3, r0
 8007400:	2b00      	cmp	r3, #0
 8007402:	d016      	beq.n	8007432 <SPI_EndRxTxTransaction+0x96>
    {
      SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8007404:	68fb      	ldr	r3, [r7, #12]
 8007406:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007408:	f043 0220 	orr.w	r2, r3, #32
 800740c:	68fb      	ldr	r3, [r7, #12]
 800740e:	655a      	str	r2, [r3, #84]	@ 0x54
      return HAL_TIMEOUT;
 8007410:	2303      	movs	r3, #3
 8007412:	e00f      	b.n	8007434 <SPI_EndRxTxTransaction+0x98>
    * User have to calculate the timeout value to fit with the time of 1 byte transfer.
    * This time is directly link with the SPI clock from Master device.
    */
    do
    {
      if (count == 0U)
 8007414:	697b      	ldr	r3, [r7, #20]
 8007416:	2b00      	cmp	r3, #0
 8007418:	d00a      	beq.n	8007430 <SPI_EndRxTxTransaction+0x94>
      {
        break;
      }
      count--;
 800741a:	697b      	ldr	r3, [r7, #20]
 800741c:	3b01      	subs	r3, #1
 800741e:	617b      	str	r3, [r7, #20]
    } while (__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_BSY) != RESET);
 8007420:	68fb      	ldr	r3, [r7, #12]
 8007422:	681b      	ldr	r3, [r3, #0]
 8007424:	689b      	ldr	r3, [r3, #8]
 8007426:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800742a:	2b80      	cmp	r3, #128	@ 0x80
 800742c:	d0f2      	beq.n	8007414 <SPI_EndRxTxTransaction+0x78>
 800742e:	e000      	b.n	8007432 <SPI_EndRxTxTransaction+0x96>
        break;
 8007430:	bf00      	nop
  }

  return HAL_OK;
 8007432:	2300      	movs	r3, #0
}
 8007434:	4618      	mov	r0, r3
 8007436:	3718      	adds	r7, #24
 8007438:	46bd      	mov	sp, r7
 800743a:	bd80      	pop	{r7, pc}
 800743c:	20000008 	.word	0x20000008
 8007440:	165e9f81 	.word	0x165e9f81

08007444 <HAL_SRAM_Init>:
  * @param  ExtTiming Pointer to SRAM extended mode timing structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SRAM_Init(SRAM_HandleTypeDef *hsram, FMC_NORSRAM_TimingTypeDef *Timing,
                                FMC_NORSRAM_TimingTypeDef *ExtTiming)
{
 8007444:	b580      	push	{r7, lr}
 8007446:	b084      	sub	sp, #16
 8007448:	af00      	add	r7, sp, #0
 800744a:	60f8      	str	r0, [r7, #12]
 800744c:	60b9      	str	r1, [r7, #8]
 800744e:	607a      	str	r2, [r7, #4]
  /* Check the SRAM handle parameter */
  if (hsram == NULL)
 8007450:	68fb      	ldr	r3, [r7, #12]
 8007452:	2b00      	cmp	r3, #0
 8007454:	d101      	bne.n	800745a <HAL_SRAM_Init+0x16>
  {
    return HAL_ERROR;
 8007456:	2301      	movs	r3, #1
 8007458:	e038      	b.n	80074cc <HAL_SRAM_Init+0x88>
  }

  if (hsram->State == HAL_SRAM_STATE_RESET)
 800745a:	68fb      	ldr	r3, [r7, #12]
 800745c:	f893 3049 	ldrb.w	r3, [r3, #73]	@ 0x49
 8007460:	b2db      	uxtb	r3, r3
 8007462:	2b00      	cmp	r3, #0
 8007464:	d106      	bne.n	8007474 <HAL_SRAM_Init+0x30>
  {
    /* Allocate lock resource and initialize it */
    hsram->Lock = HAL_UNLOCKED;
 8007466:	68fb      	ldr	r3, [r7, #12]
 8007468:	2200      	movs	r2, #0
 800746a:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

    /* Init the low level hardware */
    hsram->MspInitCallback(hsram);
#else
    /* Initialize the low level hardware (MSP) */
    HAL_SRAM_MspInit(hsram);
 800746e:	68f8      	ldr	r0, [r7, #12]
 8007470:	f7fb ff90 	bl	8003394 <HAL_SRAM_MspInit>
#endif /* USE_HAL_SRAM_REGISTER_CALLBACKS */
  }

  /* Initialize SRAM control Interface */
  (void)FMC_NORSRAM_Init(hsram->Instance, &(hsram->Init));
 8007474:	68fb      	ldr	r3, [r7, #12]
 8007476:	681a      	ldr	r2, [r3, #0]
 8007478:	68fb      	ldr	r3, [r7, #12]
 800747a:	3308      	adds	r3, #8
 800747c:	4619      	mov	r1, r3
 800747e:	4610      	mov	r0, r2
 8007480:	f001 fd06 	bl	8008e90 <FSMC_NORSRAM_Init>

  /* Initialize SRAM timing Interface */
  (void)FMC_NORSRAM_Timing_Init(hsram->Instance, Timing, hsram->Init.NSBank);
 8007484:	68fb      	ldr	r3, [r7, #12]
 8007486:	6818      	ldr	r0, [r3, #0]
 8007488:	68fb      	ldr	r3, [r7, #12]
 800748a:	689b      	ldr	r3, [r3, #8]
 800748c:	461a      	mov	r2, r3
 800748e:	68b9      	ldr	r1, [r7, #8]
 8007490:	f001 fd68 	bl	8008f64 <FSMC_NORSRAM_Timing_Init>

  /* Initialize SRAM extended mode timing Interface */
  (void)FMC_NORSRAM_Extended_Timing_Init(hsram->Extended, ExtTiming, hsram->Init.NSBank,
 8007494:	68fb      	ldr	r3, [r7, #12]
 8007496:	6858      	ldr	r0, [r3, #4]
 8007498:	68fb      	ldr	r3, [r7, #12]
 800749a:	689a      	ldr	r2, [r3, #8]
 800749c:	68fb      	ldr	r3, [r7, #12]
 800749e:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80074a0:	6879      	ldr	r1, [r7, #4]
 80074a2:	f001 fd8d 	bl	8008fc0 <FSMC_NORSRAM_Extended_Timing_Init>
                                         hsram->Init.ExtendedMode);

  /* Enable the NORSRAM device */
  __FMC_NORSRAM_ENABLE(hsram->Instance, hsram->Init.NSBank);
 80074a6:	68fb      	ldr	r3, [r7, #12]
 80074a8:	681b      	ldr	r3, [r3, #0]
 80074aa:	68fa      	ldr	r2, [r7, #12]
 80074ac:	6892      	ldr	r2, [r2, #8]
 80074ae:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 80074b2:	68fb      	ldr	r3, [r7, #12]
 80074b4:	681b      	ldr	r3, [r3, #0]
 80074b6:	68fa      	ldr	r2, [r7, #12]
 80074b8:	6892      	ldr	r2, [r2, #8]
 80074ba:	f041 0101 	orr.w	r1, r1, #1
 80074be:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Initialize the SRAM controller state */
  hsram->State = HAL_SRAM_STATE_READY;
 80074c2:	68fb      	ldr	r3, [r7, #12]
 80074c4:	2201      	movs	r2, #1
 80074c6:	f883 2049 	strb.w	r2, [r3, #73]	@ 0x49

  return HAL_OK;
 80074ca:	2300      	movs	r3, #0
}
 80074cc:	4618      	mov	r0, r3
 80074ce:	3710      	adds	r7, #16
 80074d0:	46bd      	mov	sp, r7
 80074d2:	bd80      	pop	{r7, pc}

080074d4 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80074d4:	b580      	push	{r7, lr}
 80074d6:	b082      	sub	sp, #8
 80074d8:	af00      	add	r7, sp, #0
 80074da:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	2b00      	cmp	r3, #0
 80074e0:	d101      	bne.n	80074e6 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80074e2:	2301      	movs	r3, #1
 80074e4:	e041      	b.n	800756a <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80074e6:	687b      	ldr	r3, [r7, #4]
 80074e8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80074ec:	b2db      	uxtb	r3, r3
 80074ee:	2b00      	cmp	r3, #0
 80074f0:	d106      	bne.n	8007500 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80074f2:	687b      	ldr	r3, [r7, #4]
 80074f4:	2200      	movs	r2, #0
 80074f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 80074fa:	6878      	ldr	r0, [r7, #4]
 80074fc:	f7fb fe86 	bl	800320c <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	2202      	movs	r2, #2
 8007504:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8007508:	687b      	ldr	r3, [r7, #4]
 800750a:	681a      	ldr	r2, [r3, #0]
 800750c:	687b      	ldr	r3, [r7, #4]
 800750e:	3304      	adds	r3, #4
 8007510:	4619      	mov	r1, r3
 8007512:	4610      	mov	r0, r2
 8007514:	f000 fa80 	bl	8007a18 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8007518:	687b      	ldr	r3, [r7, #4]
 800751a:	2201      	movs	r2, #1
 800751c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	2201      	movs	r2, #1
 8007524:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	2201      	movs	r2, #1
 800752c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8007530:	687b      	ldr	r3, [r7, #4]
 8007532:	2201      	movs	r2, #1
 8007534:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	2201      	movs	r2, #1
 800753c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	2201      	movs	r2, #1
 8007544:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	2201      	movs	r2, #1
 800754c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	2201      	movs	r2, #1
 8007554:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	2201      	movs	r2, #1
 800755c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8007560:	687b      	ldr	r3, [r7, #4]
 8007562:	2201      	movs	r2, #1
 8007564:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8007568:	2300      	movs	r3, #0
}
 800756a:	4618      	mov	r0, r3
 800756c:	3708      	adds	r7, #8
 800756e:	46bd      	mov	sp, r7
 8007570:	bd80      	pop	{r7, pc}
	...

08007574 <HAL_TIM_Base_Start>:
  * @brief  Starts the TIM Base generation.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start(TIM_HandleTypeDef *htim)
{
 8007574:	b480      	push	{r7}
 8007576:	b085      	sub	sp, #20
 8007578:	af00      	add	r7, sp, #0
 800757a:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 800757c:	687b      	ldr	r3, [r7, #4]
 800757e:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8007582:	b2db      	uxtb	r3, r3
 8007584:	2b01      	cmp	r3, #1
 8007586:	d001      	beq.n	800758c <HAL_TIM_Base_Start+0x18>
  {
    return HAL_ERROR;
 8007588:	2301      	movs	r3, #1
 800758a:	e046      	b.n	800761a <HAL_TIM_Base_Start+0xa6>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	2202      	movs	r2, #2
 8007590:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007594:	687b      	ldr	r3, [r7, #4]
 8007596:	681b      	ldr	r3, [r3, #0]
 8007598:	4a23      	ldr	r2, [pc, #140]	@ (8007628 <HAL_TIM_Base_Start+0xb4>)
 800759a:	4293      	cmp	r3, r2
 800759c:	d022      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80075a6:	d01d      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	681b      	ldr	r3, [r3, #0]
 80075ac:	4a1f      	ldr	r2, [pc, #124]	@ (800762c <HAL_TIM_Base_Start+0xb8>)
 80075ae:	4293      	cmp	r3, r2
 80075b0:	d018      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 80075b2:	687b      	ldr	r3, [r7, #4]
 80075b4:	681b      	ldr	r3, [r3, #0]
 80075b6:	4a1e      	ldr	r2, [pc, #120]	@ (8007630 <HAL_TIM_Base_Start+0xbc>)
 80075b8:	4293      	cmp	r3, r2
 80075ba:	d013      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	681b      	ldr	r3, [r3, #0]
 80075c0:	4a1c      	ldr	r2, [pc, #112]	@ (8007634 <HAL_TIM_Base_Start+0xc0>)
 80075c2:	4293      	cmp	r3, r2
 80075c4:	d00e      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 80075c6:	687b      	ldr	r3, [r7, #4]
 80075c8:	681b      	ldr	r3, [r3, #0]
 80075ca:	4a1b      	ldr	r2, [pc, #108]	@ (8007638 <HAL_TIM_Base_Start+0xc4>)
 80075cc:	4293      	cmp	r3, r2
 80075ce:	d009      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	681b      	ldr	r3, [r3, #0]
 80075d4:	4a19      	ldr	r2, [pc, #100]	@ (800763c <HAL_TIM_Base_Start+0xc8>)
 80075d6:	4293      	cmp	r3, r2
 80075d8:	d004      	beq.n	80075e4 <HAL_TIM_Base_Start+0x70>
 80075da:	687b      	ldr	r3, [r7, #4]
 80075dc:	681b      	ldr	r3, [r3, #0]
 80075de:	4a18      	ldr	r2, [pc, #96]	@ (8007640 <HAL_TIM_Base_Start+0xcc>)
 80075e0:	4293      	cmp	r3, r2
 80075e2:	d111      	bne.n	8007608 <HAL_TIM_Base_Start+0x94>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 80075e4:	687b      	ldr	r3, [r7, #4]
 80075e6:	681b      	ldr	r3, [r3, #0]
 80075e8:	689b      	ldr	r3, [r3, #8]
 80075ea:	f003 0307 	and.w	r3, r3, #7
 80075ee:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 80075f0:	68fb      	ldr	r3, [r7, #12]
 80075f2:	2b06      	cmp	r3, #6
 80075f4:	d010      	beq.n	8007618 <HAL_TIM_Base_Start+0xa4>
    {
      __HAL_TIM_ENABLE(htim);
 80075f6:	687b      	ldr	r3, [r7, #4]
 80075f8:	681b      	ldr	r3, [r3, #0]
 80075fa:	681a      	ldr	r2, [r3, #0]
 80075fc:	687b      	ldr	r3, [r7, #4]
 80075fe:	681b      	ldr	r3, [r3, #0]
 8007600:	f042 0201 	orr.w	r2, r2, #1
 8007604:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8007606:	e007      	b.n	8007618 <HAL_TIM_Base_Start+0xa4>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8007608:	687b      	ldr	r3, [r7, #4]
 800760a:	681b      	ldr	r3, [r3, #0]
 800760c:	681a      	ldr	r2, [r3, #0]
 800760e:	687b      	ldr	r3, [r7, #4]
 8007610:	681b      	ldr	r3, [r3, #0]
 8007612:	f042 0201 	orr.w	r2, r2, #1
 8007616:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8007618:	2300      	movs	r3, #0
}
 800761a:	4618      	mov	r0, r3
 800761c:	3714      	adds	r7, #20
 800761e:	46bd      	mov	sp, r7
 8007620:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007624:	4770      	bx	lr
 8007626:	bf00      	nop
 8007628:	40010000 	.word	0x40010000
 800762c:	40000400 	.word	0x40000400
 8007630:	40000800 	.word	0x40000800
 8007634:	40000c00 	.word	0x40000c00
 8007638:	40010400 	.word	0x40010400
 800763c:	40014000 	.word	0x40014000
 8007640:	40001800 	.word	0x40001800

08007644 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8007644:	b580      	push	{r7, lr}
 8007646:	b084      	sub	sp, #16
 8007648:	af00      	add	r7, sp, #0
 800764a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800764c:	687b      	ldr	r3, [r7, #4]
 800764e:	681b      	ldr	r3, [r3, #0]
 8007650:	68db      	ldr	r3, [r3, #12]
 8007652:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	691b      	ldr	r3, [r3, #16]
 800765a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800765c:	68bb      	ldr	r3, [r7, #8]
 800765e:	f003 0302 	and.w	r3, r3, #2
 8007662:	2b00      	cmp	r3, #0
 8007664:	d020      	beq.n	80076a8 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8007666:	68fb      	ldr	r3, [r7, #12]
 8007668:	f003 0302 	and.w	r3, r3, #2
 800766c:	2b00      	cmp	r3, #0
 800766e:	d01b      	beq.n	80076a8 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8007670:	687b      	ldr	r3, [r7, #4]
 8007672:	681b      	ldr	r3, [r3, #0]
 8007674:	f06f 0202 	mvn.w	r2, #2
 8007678:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	2201      	movs	r2, #1
 800767e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8007680:	687b      	ldr	r3, [r7, #4]
 8007682:	681b      	ldr	r3, [r3, #0]
 8007684:	699b      	ldr	r3, [r3, #24]
 8007686:	f003 0303 	and.w	r3, r3, #3
 800768a:	2b00      	cmp	r3, #0
 800768c:	d003      	beq.n	8007696 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800768e:	6878      	ldr	r0, [r7, #4]
 8007690:	f000 f9a3 	bl	80079da <HAL_TIM_IC_CaptureCallback>
 8007694:	e005      	b.n	80076a2 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8007696:	6878      	ldr	r0, [r7, #4]
 8007698:	f000 f995 	bl	80079c6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800769c:	6878      	ldr	r0, [r7, #4]
 800769e:	f000 f9a6 	bl	80079ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076a2:	687b      	ldr	r3, [r7, #4]
 80076a4:	2200      	movs	r2, #0
 80076a6:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80076a8:	68bb      	ldr	r3, [r7, #8]
 80076aa:	f003 0304 	and.w	r3, r3, #4
 80076ae:	2b00      	cmp	r3, #0
 80076b0:	d020      	beq.n	80076f4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	f003 0304 	and.w	r3, r3, #4
 80076b8:	2b00      	cmp	r3, #0
 80076ba:	d01b      	beq.n	80076f4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80076bc:	687b      	ldr	r3, [r7, #4]
 80076be:	681b      	ldr	r3, [r3, #0]
 80076c0:	f06f 0204 	mvn.w	r2, #4
 80076c4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80076c6:	687b      	ldr	r3, [r7, #4]
 80076c8:	2202      	movs	r2, #2
 80076ca:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80076cc:	687b      	ldr	r3, [r7, #4]
 80076ce:	681b      	ldr	r3, [r3, #0]
 80076d0:	699b      	ldr	r3, [r3, #24]
 80076d2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80076d6:	2b00      	cmp	r3, #0
 80076d8:	d003      	beq.n	80076e2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 80076da:	6878      	ldr	r0, [r7, #4]
 80076dc:	f000 f97d 	bl	80079da <HAL_TIM_IC_CaptureCallback>
 80076e0:	e005      	b.n	80076ee <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 80076e2:	6878      	ldr	r0, [r7, #4]
 80076e4:	f000 f96f 	bl	80079c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 80076e8:	6878      	ldr	r0, [r7, #4]
 80076ea:	f000 f980 	bl	80079ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80076ee:	687b      	ldr	r3, [r7, #4]
 80076f0:	2200      	movs	r2, #0
 80076f2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 80076f4:	68bb      	ldr	r3, [r7, #8]
 80076f6:	f003 0308 	and.w	r3, r3, #8
 80076fa:	2b00      	cmp	r3, #0
 80076fc:	d020      	beq.n	8007740 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 80076fe:	68fb      	ldr	r3, [r7, #12]
 8007700:	f003 0308 	and.w	r3, r3, #8
 8007704:	2b00      	cmp	r3, #0
 8007706:	d01b      	beq.n	8007740 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8007708:	687b      	ldr	r3, [r7, #4]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	f06f 0208 	mvn.w	r2, #8
 8007710:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8007712:	687b      	ldr	r3, [r7, #4]
 8007714:	2204      	movs	r2, #4
 8007716:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8007718:	687b      	ldr	r3, [r7, #4]
 800771a:	681b      	ldr	r3, [r3, #0]
 800771c:	69db      	ldr	r3, [r3, #28]
 800771e:	f003 0303 	and.w	r3, r3, #3
 8007722:	2b00      	cmp	r3, #0
 8007724:	d003      	beq.n	800772e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007726:	6878      	ldr	r0, [r7, #4]
 8007728:	f000 f957 	bl	80079da <HAL_TIM_IC_CaptureCallback>
 800772c:	e005      	b.n	800773a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800772e:	6878      	ldr	r0, [r7, #4]
 8007730:	f000 f949 	bl	80079c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007734:	6878      	ldr	r0, [r7, #4]
 8007736:	f000 f95a 	bl	80079ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800773a:	687b      	ldr	r3, [r7, #4]
 800773c:	2200      	movs	r2, #0
 800773e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8007740:	68bb      	ldr	r3, [r7, #8]
 8007742:	f003 0310 	and.w	r3, r3, #16
 8007746:	2b00      	cmp	r3, #0
 8007748:	d020      	beq.n	800778c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	f003 0310 	and.w	r3, r3, #16
 8007750:	2b00      	cmp	r3, #0
 8007752:	d01b      	beq.n	800778c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8007754:	687b      	ldr	r3, [r7, #4]
 8007756:	681b      	ldr	r3, [r3, #0]
 8007758:	f06f 0210 	mvn.w	r2, #16
 800775c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800775e:	687b      	ldr	r3, [r7, #4]
 8007760:	2208      	movs	r2, #8
 8007762:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8007764:	687b      	ldr	r3, [r7, #4]
 8007766:	681b      	ldr	r3, [r3, #0]
 8007768:	69db      	ldr	r3, [r3, #28]
 800776a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800776e:	2b00      	cmp	r3, #0
 8007770:	d003      	beq.n	800777a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8007772:	6878      	ldr	r0, [r7, #4]
 8007774:	f000 f931 	bl	80079da <HAL_TIM_IC_CaptureCallback>
 8007778:	e005      	b.n	8007786 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800777a:	6878      	ldr	r0, [r7, #4]
 800777c:	f000 f923 	bl	80079c6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8007780:	6878      	ldr	r0, [r7, #4]
 8007782:	f000 f934 	bl	80079ee <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8007786:	687b      	ldr	r3, [r7, #4]
 8007788:	2200      	movs	r2, #0
 800778a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800778c:	68bb      	ldr	r3, [r7, #8]
 800778e:	f003 0301 	and.w	r3, r3, #1
 8007792:	2b00      	cmp	r3, #0
 8007794:	d00c      	beq.n	80077b0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8007796:	68fb      	ldr	r3, [r7, #12]
 8007798:	f003 0301 	and.w	r3, r3, #1
 800779c:	2b00      	cmp	r3, #0
 800779e:	d007      	beq.n	80077b0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 80077a0:	687b      	ldr	r3, [r7, #4]
 80077a2:	681b      	ldr	r3, [r3, #0]
 80077a4:	f06f 0201 	mvn.w	r2, #1
 80077a8:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 80077aa:	6878      	ldr	r0, [r7, #4]
 80077ac:	f000 f901 	bl	80079b2 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 80077b0:	68bb      	ldr	r3, [r7, #8]
 80077b2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077b6:	2b00      	cmp	r3, #0
 80077b8:	d00c      	beq.n	80077d4 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 80077ba:	68fb      	ldr	r3, [r7, #12]
 80077bc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80077c0:	2b00      	cmp	r3, #0
 80077c2:	d007      	beq.n	80077d4 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 80077c4:	687b      	ldr	r3, [r7, #4]
 80077c6:	681b      	ldr	r3, [r3, #0]
 80077c8:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 80077cc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 80077ce:	6878      	ldr	r0, [r7, #4]
 80077d0:	f000 fae8 	bl	8007da4 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 80077d4:	68bb      	ldr	r3, [r7, #8]
 80077d6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077da:	2b00      	cmp	r3, #0
 80077dc:	d00c      	beq.n	80077f8 <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 80077de:	68fb      	ldr	r3, [r7, #12]
 80077e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80077e4:	2b00      	cmp	r3, #0
 80077e6:	d007      	beq.n	80077f8 <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 80077e8:	687b      	ldr	r3, [r7, #4]
 80077ea:	681b      	ldr	r3, [r3, #0]
 80077ec:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 80077f0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 80077f2:	6878      	ldr	r0, [r7, #4]
 80077f4:	f000 f905 	bl	8007a02 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 80077f8:	68bb      	ldr	r3, [r7, #8]
 80077fa:	f003 0320 	and.w	r3, r3, #32
 80077fe:	2b00      	cmp	r3, #0
 8007800:	d00c      	beq.n	800781c <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8007802:	68fb      	ldr	r3, [r7, #12]
 8007804:	f003 0320 	and.w	r3, r3, #32
 8007808:	2b00      	cmp	r3, #0
 800780a:	d007      	beq.n	800781c <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800780c:	687b      	ldr	r3, [r7, #4]
 800780e:	681b      	ldr	r3, [r3, #0]
 8007810:	f06f 0220 	mvn.w	r2, #32
 8007814:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8007816:	6878      	ldr	r0, [r7, #4]
 8007818:	f000 faba 	bl	8007d90 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800781c:	bf00      	nop
 800781e:	3710      	adds	r7, #16
 8007820:	46bd      	mov	sp, r7
 8007822:	bd80      	pop	{r7, pc}

08007824 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8007824:	b580      	push	{r7, lr}
 8007826:	b084      	sub	sp, #16
 8007828:	af00      	add	r7, sp, #0
 800782a:	6078      	str	r0, [r7, #4]
 800782c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800782e:	2300      	movs	r3, #0
 8007830:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8007832:	687b      	ldr	r3, [r7, #4]
 8007834:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007838:	2b01      	cmp	r3, #1
 800783a:	d101      	bne.n	8007840 <HAL_TIM_ConfigClockSource+0x1c>
 800783c:	2302      	movs	r3, #2
 800783e:	e0b4      	b.n	80079aa <HAL_TIM_ConfigClockSource+0x186>
 8007840:	687b      	ldr	r3, [r7, #4]
 8007842:	2201      	movs	r2, #1
 8007844:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8007848:	687b      	ldr	r3, [r7, #4]
 800784a:	2202      	movs	r2, #2
 800784c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8007850:	687b      	ldr	r3, [r7, #4]
 8007852:	681b      	ldr	r3, [r3, #0]
 8007854:	689b      	ldr	r3, [r3, #8]
 8007856:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8007858:	68bb      	ldr	r3, [r7, #8]
 800785a:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800785e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007860:	68bb      	ldr	r3, [r7, #8]
 8007862:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007866:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8007868:	687b      	ldr	r3, [r7, #4]
 800786a:	681b      	ldr	r3, [r3, #0]
 800786c:	68ba      	ldr	r2, [r7, #8]
 800786e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8007870:	683b      	ldr	r3, [r7, #0]
 8007872:	681b      	ldr	r3, [r3, #0]
 8007874:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8007878:	d03e      	beq.n	80078f8 <HAL_TIM_ConfigClockSource+0xd4>
 800787a:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800787e:	f200 8087 	bhi.w	8007990 <HAL_TIM_ConfigClockSource+0x16c>
 8007882:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007886:	f000 8086 	beq.w	8007996 <HAL_TIM_ConfigClockSource+0x172>
 800788a:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800788e:	d87f      	bhi.n	8007990 <HAL_TIM_ConfigClockSource+0x16c>
 8007890:	2b70      	cmp	r3, #112	@ 0x70
 8007892:	d01a      	beq.n	80078ca <HAL_TIM_ConfigClockSource+0xa6>
 8007894:	2b70      	cmp	r3, #112	@ 0x70
 8007896:	d87b      	bhi.n	8007990 <HAL_TIM_ConfigClockSource+0x16c>
 8007898:	2b60      	cmp	r3, #96	@ 0x60
 800789a:	d050      	beq.n	800793e <HAL_TIM_ConfigClockSource+0x11a>
 800789c:	2b60      	cmp	r3, #96	@ 0x60
 800789e:	d877      	bhi.n	8007990 <HAL_TIM_ConfigClockSource+0x16c>
 80078a0:	2b50      	cmp	r3, #80	@ 0x50
 80078a2:	d03c      	beq.n	800791e <HAL_TIM_ConfigClockSource+0xfa>
 80078a4:	2b50      	cmp	r3, #80	@ 0x50
 80078a6:	d873      	bhi.n	8007990 <HAL_TIM_ConfigClockSource+0x16c>
 80078a8:	2b40      	cmp	r3, #64	@ 0x40
 80078aa:	d058      	beq.n	800795e <HAL_TIM_ConfigClockSource+0x13a>
 80078ac:	2b40      	cmp	r3, #64	@ 0x40
 80078ae:	d86f      	bhi.n	8007990 <HAL_TIM_ConfigClockSource+0x16c>
 80078b0:	2b30      	cmp	r3, #48	@ 0x30
 80078b2:	d064      	beq.n	800797e <HAL_TIM_ConfigClockSource+0x15a>
 80078b4:	2b30      	cmp	r3, #48	@ 0x30
 80078b6:	d86b      	bhi.n	8007990 <HAL_TIM_ConfigClockSource+0x16c>
 80078b8:	2b20      	cmp	r3, #32
 80078ba:	d060      	beq.n	800797e <HAL_TIM_ConfigClockSource+0x15a>
 80078bc:	2b20      	cmp	r3, #32
 80078be:	d867      	bhi.n	8007990 <HAL_TIM_ConfigClockSource+0x16c>
 80078c0:	2b00      	cmp	r3, #0
 80078c2:	d05c      	beq.n	800797e <HAL_TIM_ConfigClockSource+0x15a>
 80078c4:	2b10      	cmp	r3, #16
 80078c6:	d05a      	beq.n	800797e <HAL_TIM_ConfigClockSource+0x15a>
 80078c8:	e062      	b.n	8007990 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078ca:	687b      	ldr	r3, [r7, #4]
 80078cc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80078ce:	683b      	ldr	r3, [r7, #0]
 80078d0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 80078d2:	683b      	ldr	r3, [r7, #0]
 80078d4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 80078d6:	683b      	ldr	r3, [r7, #0]
 80078d8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 80078da:	f000 f9bd 	bl	8007c58 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	689b      	ldr	r3, [r3, #8]
 80078e4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 80078e6:	68bb      	ldr	r3, [r7, #8]
 80078e8:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 80078ec:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 80078ee:	687b      	ldr	r3, [r7, #4]
 80078f0:	681b      	ldr	r3, [r3, #0]
 80078f2:	68ba      	ldr	r2, [r7, #8]
 80078f4:	609a      	str	r2, [r3, #8]
      break;
 80078f6:	e04f      	b.n	8007998 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 80078f8:	687b      	ldr	r3, [r7, #4]
 80078fa:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 80078fc:	683b      	ldr	r3, [r7, #0]
 80078fe:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8007900:	683b      	ldr	r3, [r7, #0]
 8007902:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8007904:	683b      	ldr	r3, [r7, #0]
 8007906:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8007908:	f000 f9a6 	bl	8007c58 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800790c:	687b      	ldr	r3, [r7, #4]
 800790e:	681b      	ldr	r3, [r3, #0]
 8007910:	689a      	ldr	r2, [r3, #8]
 8007912:	687b      	ldr	r3, [r7, #4]
 8007914:	681b      	ldr	r3, [r3, #0]
 8007916:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800791a:	609a      	str	r2, [r3, #8]
      break;
 800791c:	e03c      	b.n	8007998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800791e:	687b      	ldr	r3, [r7, #4]
 8007920:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007922:	683b      	ldr	r3, [r7, #0]
 8007924:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007926:	683b      	ldr	r3, [r7, #0]
 8007928:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800792a:	461a      	mov	r2, r3
 800792c:	f000 f91a 	bl	8007b64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8007930:	687b      	ldr	r3, [r7, #4]
 8007932:	681b      	ldr	r3, [r3, #0]
 8007934:	2150      	movs	r1, #80	@ 0x50
 8007936:	4618      	mov	r0, r3
 8007938:	f000 f973 	bl	8007c22 <TIM_ITRx_SetConfig>
      break;
 800793c:	e02c      	b.n	8007998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800793e:	687b      	ldr	r3, [r7, #4]
 8007940:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007942:	683b      	ldr	r3, [r7, #0]
 8007944:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007946:	683b      	ldr	r3, [r7, #0]
 8007948:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800794a:	461a      	mov	r2, r3
 800794c:	f000 f939 	bl	8007bc2 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8007950:	687b      	ldr	r3, [r7, #4]
 8007952:	681b      	ldr	r3, [r3, #0]
 8007954:	2160      	movs	r1, #96	@ 0x60
 8007956:	4618      	mov	r0, r3
 8007958:	f000 f963 	bl	8007c22 <TIM_ITRx_SetConfig>
      break;
 800795c:	e01c      	b.n	8007998 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800795e:	687b      	ldr	r3, [r7, #4]
 8007960:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8007962:	683b      	ldr	r3, [r7, #0]
 8007964:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8007966:	683b      	ldr	r3, [r7, #0]
 8007968:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800796a:	461a      	mov	r2, r3
 800796c:	f000 f8fa 	bl	8007b64 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8007970:	687b      	ldr	r3, [r7, #4]
 8007972:	681b      	ldr	r3, [r3, #0]
 8007974:	2140      	movs	r1, #64	@ 0x40
 8007976:	4618      	mov	r0, r3
 8007978:	f000 f953 	bl	8007c22 <TIM_ITRx_SetConfig>
      break;
 800797c:	e00c      	b.n	8007998 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800797e:	687b      	ldr	r3, [r7, #4]
 8007980:	681a      	ldr	r2, [r3, #0]
 8007982:	683b      	ldr	r3, [r7, #0]
 8007984:	681b      	ldr	r3, [r3, #0]
 8007986:	4619      	mov	r1, r3
 8007988:	4610      	mov	r0, r2
 800798a:	f000 f94a 	bl	8007c22 <TIM_ITRx_SetConfig>
      break;
 800798e:	e003      	b.n	8007998 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8007990:	2301      	movs	r3, #1
 8007992:	73fb      	strb	r3, [r7, #15]
      break;
 8007994:	e000      	b.n	8007998 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8007996:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8007998:	687b      	ldr	r3, [r7, #4]
 800799a:	2201      	movs	r2, #1
 800799c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80079a0:	687b      	ldr	r3, [r7, #4]
 80079a2:	2200      	movs	r2, #0
 80079a4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 80079a8:	7bfb      	ldrb	r3, [r7, #15]
}
 80079aa:	4618      	mov	r0, r3
 80079ac:	3710      	adds	r7, #16
 80079ae:	46bd      	mov	sp, r7
 80079b0:	bd80      	pop	{r7, pc}

080079b2 <HAL_TIM_PeriodElapsedCallback>:
  * @brief  Period elapsed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079b2:	b480      	push	{r7}
 80079b4:	b083      	sub	sp, #12
 80079b6:	af00      	add	r7, sp, #0
 80079b8:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PeriodElapsedCallback could be implemented in the user file
   */
}
 80079ba:	bf00      	nop
 80079bc:	370c      	adds	r7, #12
 80079be:	46bd      	mov	sp, r7
 80079c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079c4:	4770      	bx	lr

080079c6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 80079c6:	b480      	push	{r7}
 80079c8:	b083      	sub	sp, #12
 80079ca:	af00      	add	r7, sp, #0
 80079cc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 80079ce:	bf00      	nop
 80079d0:	370c      	adds	r7, #12
 80079d2:	46bd      	mov	sp, r7
 80079d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079d8:	4770      	bx	lr

080079da <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 80079da:	b480      	push	{r7}
 80079dc:	b083      	sub	sp, #12
 80079de:	af00      	add	r7, sp, #0
 80079e0:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 80079e2:	bf00      	nop
 80079e4:	370c      	adds	r7, #12
 80079e6:	46bd      	mov	sp, r7
 80079e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80079ec:	4770      	bx	lr

080079ee <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 80079ee:	b480      	push	{r7}
 80079f0:	b083      	sub	sp, #12
 80079f2:	af00      	add	r7, sp, #0
 80079f4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 80079f6:	bf00      	nop
 80079f8:	370c      	adds	r7, #12
 80079fa:	46bd      	mov	sp, r7
 80079fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a00:	4770      	bx	lr

08007a02 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8007a02:	b480      	push	{r7}
 8007a04:	b083      	sub	sp, #12
 8007a06:	af00      	add	r7, sp, #0
 8007a08:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8007a0a:	bf00      	nop
 8007a0c:	370c      	adds	r7, #12
 8007a0e:	46bd      	mov	sp, r7
 8007a10:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a14:	4770      	bx	lr
	...

08007a18 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8007a18:	b480      	push	{r7}
 8007a1a:	b085      	sub	sp, #20
 8007a1c:	af00      	add	r7, sp, #0
 8007a1e:	6078      	str	r0, [r7, #4]
 8007a20:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8007a22:	687b      	ldr	r3, [r7, #4]
 8007a24:	681b      	ldr	r3, [r3, #0]
 8007a26:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8007a28:	687b      	ldr	r3, [r7, #4]
 8007a2a:	4a43      	ldr	r2, [pc, #268]	@ (8007b38 <TIM_Base_SetConfig+0x120>)
 8007a2c:	4293      	cmp	r3, r2
 8007a2e:	d013      	beq.n	8007a58 <TIM_Base_SetConfig+0x40>
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a36:	d00f      	beq.n	8007a58 <TIM_Base_SetConfig+0x40>
 8007a38:	687b      	ldr	r3, [r7, #4]
 8007a3a:	4a40      	ldr	r2, [pc, #256]	@ (8007b3c <TIM_Base_SetConfig+0x124>)
 8007a3c:	4293      	cmp	r3, r2
 8007a3e:	d00b      	beq.n	8007a58 <TIM_Base_SetConfig+0x40>
 8007a40:	687b      	ldr	r3, [r7, #4]
 8007a42:	4a3f      	ldr	r2, [pc, #252]	@ (8007b40 <TIM_Base_SetConfig+0x128>)
 8007a44:	4293      	cmp	r3, r2
 8007a46:	d007      	beq.n	8007a58 <TIM_Base_SetConfig+0x40>
 8007a48:	687b      	ldr	r3, [r7, #4]
 8007a4a:	4a3e      	ldr	r2, [pc, #248]	@ (8007b44 <TIM_Base_SetConfig+0x12c>)
 8007a4c:	4293      	cmp	r3, r2
 8007a4e:	d003      	beq.n	8007a58 <TIM_Base_SetConfig+0x40>
 8007a50:	687b      	ldr	r3, [r7, #4]
 8007a52:	4a3d      	ldr	r2, [pc, #244]	@ (8007b48 <TIM_Base_SetConfig+0x130>)
 8007a54:	4293      	cmp	r3, r2
 8007a56:	d108      	bne.n	8007a6a <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8007a58:	68fb      	ldr	r3, [r7, #12]
 8007a5a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007a5e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8007a60:	683b      	ldr	r3, [r7, #0]
 8007a62:	685b      	ldr	r3, [r3, #4]
 8007a64:	68fa      	ldr	r2, [r7, #12]
 8007a66:	4313      	orrs	r3, r2
 8007a68:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8007a6a:	687b      	ldr	r3, [r7, #4]
 8007a6c:	4a32      	ldr	r2, [pc, #200]	@ (8007b38 <TIM_Base_SetConfig+0x120>)
 8007a6e:	4293      	cmp	r3, r2
 8007a70:	d02b      	beq.n	8007aca <TIM_Base_SetConfig+0xb2>
 8007a72:	687b      	ldr	r3, [r7, #4]
 8007a74:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007a78:	d027      	beq.n	8007aca <TIM_Base_SetConfig+0xb2>
 8007a7a:	687b      	ldr	r3, [r7, #4]
 8007a7c:	4a2f      	ldr	r2, [pc, #188]	@ (8007b3c <TIM_Base_SetConfig+0x124>)
 8007a7e:	4293      	cmp	r3, r2
 8007a80:	d023      	beq.n	8007aca <TIM_Base_SetConfig+0xb2>
 8007a82:	687b      	ldr	r3, [r7, #4]
 8007a84:	4a2e      	ldr	r2, [pc, #184]	@ (8007b40 <TIM_Base_SetConfig+0x128>)
 8007a86:	4293      	cmp	r3, r2
 8007a88:	d01f      	beq.n	8007aca <TIM_Base_SetConfig+0xb2>
 8007a8a:	687b      	ldr	r3, [r7, #4]
 8007a8c:	4a2d      	ldr	r2, [pc, #180]	@ (8007b44 <TIM_Base_SetConfig+0x12c>)
 8007a8e:	4293      	cmp	r3, r2
 8007a90:	d01b      	beq.n	8007aca <TIM_Base_SetConfig+0xb2>
 8007a92:	687b      	ldr	r3, [r7, #4]
 8007a94:	4a2c      	ldr	r2, [pc, #176]	@ (8007b48 <TIM_Base_SetConfig+0x130>)
 8007a96:	4293      	cmp	r3, r2
 8007a98:	d017      	beq.n	8007aca <TIM_Base_SetConfig+0xb2>
 8007a9a:	687b      	ldr	r3, [r7, #4]
 8007a9c:	4a2b      	ldr	r2, [pc, #172]	@ (8007b4c <TIM_Base_SetConfig+0x134>)
 8007a9e:	4293      	cmp	r3, r2
 8007aa0:	d013      	beq.n	8007aca <TIM_Base_SetConfig+0xb2>
 8007aa2:	687b      	ldr	r3, [r7, #4]
 8007aa4:	4a2a      	ldr	r2, [pc, #168]	@ (8007b50 <TIM_Base_SetConfig+0x138>)
 8007aa6:	4293      	cmp	r3, r2
 8007aa8:	d00f      	beq.n	8007aca <TIM_Base_SetConfig+0xb2>
 8007aaa:	687b      	ldr	r3, [r7, #4]
 8007aac:	4a29      	ldr	r2, [pc, #164]	@ (8007b54 <TIM_Base_SetConfig+0x13c>)
 8007aae:	4293      	cmp	r3, r2
 8007ab0:	d00b      	beq.n	8007aca <TIM_Base_SetConfig+0xb2>
 8007ab2:	687b      	ldr	r3, [r7, #4]
 8007ab4:	4a28      	ldr	r2, [pc, #160]	@ (8007b58 <TIM_Base_SetConfig+0x140>)
 8007ab6:	4293      	cmp	r3, r2
 8007ab8:	d007      	beq.n	8007aca <TIM_Base_SetConfig+0xb2>
 8007aba:	687b      	ldr	r3, [r7, #4]
 8007abc:	4a27      	ldr	r2, [pc, #156]	@ (8007b5c <TIM_Base_SetConfig+0x144>)
 8007abe:	4293      	cmp	r3, r2
 8007ac0:	d003      	beq.n	8007aca <TIM_Base_SetConfig+0xb2>
 8007ac2:	687b      	ldr	r3, [r7, #4]
 8007ac4:	4a26      	ldr	r2, [pc, #152]	@ (8007b60 <TIM_Base_SetConfig+0x148>)
 8007ac6:	4293      	cmp	r3, r2
 8007ac8:	d108      	bne.n	8007adc <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8007aca:	68fb      	ldr	r3, [r7, #12]
 8007acc:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007ad0:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8007ad2:	683b      	ldr	r3, [r7, #0]
 8007ad4:	68db      	ldr	r3, [r3, #12]
 8007ad6:	68fa      	ldr	r2, [r7, #12]
 8007ad8:	4313      	orrs	r3, r2
 8007ada:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8007adc:	68fb      	ldr	r3, [r7, #12]
 8007ade:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8007ae2:	683b      	ldr	r3, [r7, #0]
 8007ae4:	695b      	ldr	r3, [r3, #20]
 8007ae6:	4313      	orrs	r3, r2
 8007ae8:	60fb      	str	r3, [r7, #12]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8007aea:	683b      	ldr	r3, [r7, #0]
 8007aec:	689a      	ldr	r2, [r3, #8]
 8007aee:	687b      	ldr	r3, [r7, #4]
 8007af0:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8007af2:	683b      	ldr	r3, [r7, #0]
 8007af4:	681a      	ldr	r2, [r3, #0]
 8007af6:	687b      	ldr	r3, [r7, #4]
 8007af8:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8007afa:	687b      	ldr	r3, [r7, #4]
 8007afc:	4a0e      	ldr	r2, [pc, #56]	@ (8007b38 <TIM_Base_SetConfig+0x120>)
 8007afe:	4293      	cmp	r3, r2
 8007b00:	d003      	beq.n	8007b0a <TIM_Base_SetConfig+0xf2>
 8007b02:	687b      	ldr	r3, [r7, #4]
 8007b04:	4a10      	ldr	r2, [pc, #64]	@ (8007b48 <TIM_Base_SetConfig+0x130>)
 8007b06:	4293      	cmp	r3, r2
 8007b08:	d103      	bne.n	8007b12 <TIM_Base_SetConfig+0xfa>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8007b0a:	683b      	ldr	r3, [r7, #0]
 8007b0c:	691a      	ldr	r2, [r3, #16]
 8007b0e:	687b      	ldr	r3, [r7, #4]
 8007b10:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Disable Update Event (UEV) with Update Generation (UG)
     by changing Update Request Source (URS) to avoid Update flag (UIF) */
  SET_BIT(TIMx->CR1, TIM_CR1_URS);
 8007b12:	687b      	ldr	r3, [r7, #4]
 8007b14:	681b      	ldr	r3, [r3, #0]
 8007b16:	f043 0204 	orr.w	r2, r3, #4
 8007b1a:	687b      	ldr	r3, [r7, #4]
 8007b1c:	601a      	str	r2, [r3, #0]

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8007b1e:	687b      	ldr	r3, [r7, #4]
 8007b20:	2201      	movs	r2, #1
 8007b22:	615a      	str	r2, [r3, #20]

  TIMx->CR1 = tmpcr1;
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	68fa      	ldr	r2, [r7, #12]
 8007b28:	601a      	str	r2, [r3, #0]
}
 8007b2a:	bf00      	nop
 8007b2c:	3714      	adds	r7, #20
 8007b2e:	46bd      	mov	sp, r7
 8007b30:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007b34:	4770      	bx	lr
 8007b36:	bf00      	nop
 8007b38:	40010000 	.word	0x40010000
 8007b3c:	40000400 	.word	0x40000400
 8007b40:	40000800 	.word	0x40000800
 8007b44:	40000c00 	.word	0x40000c00
 8007b48:	40010400 	.word	0x40010400
 8007b4c:	40014000 	.word	0x40014000
 8007b50:	40014400 	.word	0x40014400
 8007b54:	40014800 	.word	0x40014800
 8007b58:	40001800 	.word	0x40001800
 8007b5c:	40001c00 	.word	0x40001c00
 8007b60:	40002000 	.word	0x40002000

08007b64 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007b64:	b480      	push	{r7}
 8007b66:	b087      	sub	sp, #28
 8007b68:	af00      	add	r7, sp, #0
 8007b6a:	60f8      	str	r0, [r7, #12]
 8007b6c:	60b9      	str	r1, [r7, #8]
 8007b6e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8007b70:	68fb      	ldr	r3, [r7, #12]
 8007b72:	6a1b      	ldr	r3, [r3, #32]
 8007b74:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8007b76:	68fb      	ldr	r3, [r7, #12]
 8007b78:	6a1b      	ldr	r3, [r3, #32]
 8007b7a:	f023 0201 	bic.w	r2, r3, #1
 8007b7e:	68fb      	ldr	r3, [r7, #12]
 8007b80:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007b82:	68fb      	ldr	r3, [r7, #12]
 8007b84:	699b      	ldr	r3, [r3, #24]
 8007b86:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 8007b88:	693b      	ldr	r3, [r7, #16]
 8007b8a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8007b8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	011b      	lsls	r3, r3, #4
 8007b94:	693a      	ldr	r2, [r7, #16]
 8007b96:	4313      	orrs	r3, r2
 8007b98:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 8007b9a:	697b      	ldr	r3, [r7, #20]
 8007b9c:	f023 030a 	bic.w	r3, r3, #10
 8007ba0:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8007ba2:	697a      	ldr	r2, [r7, #20]
 8007ba4:	68bb      	ldr	r3, [r7, #8]
 8007ba6:	4313      	orrs	r3, r2
 8007ba8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 8007baa:	68fb      	ldr	r3, [r7, #12]
 8007bac:	693a      	ldr	r2, [r7, #16]
 8007bae:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007bb0:	68fb      	ldr	r3, [r7, #12]
 8007bb2:	697a      	ldr	r2, [r7, #20]
 8007bb4:	621a      	str	r2, [r3, #32]
}
 8007bb6:	bf00      	nop
 8007bb8:	371c      	adds	r7, #28
 8007bba:	46bd      	mov	sp, r7
 8007bbc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007bc0:	4770      	bx	lr

08007bc2 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8007bc2:	b480      	push	{r7}
 8007bc4:	b087      	sub	sp, #28
 8007bc6:	af00      	add	r7, sp, #0
 8007bc8:	60f8      	str	r0, [r7, #12]
 8007bca:	60b9      	str	r1, [r7, #8]
 8007bcc:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	6a1b      	ldr	r3, [r3, #32]
 8007bd2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8007bd4:	68fb      	ldr	r3, [r7, #12]
 8007bd6:	6a1b      	ldr	r3, [r3, #32]
 8007bd8:	f023 0210 	bic.w	r2, r3, #16
 8007bdc:	68fb      	ldr	r3, [r7, #12]
 8007bde:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8007be0:	68fb      	ldr	r3, [r7, #12]
 8007be2:	699b      	ldr	r3, [r3, #24]
 8007be4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8007be6:	693b      	ldr	r3, [r7, #16]
 8007be8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8007bec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8007bee:	687b      	ldr	r3, [r7, #4]
 8007bf0:	031b      	lsls	r3, r3, #12
 8007bf2:	693a      	ldr	r2, [r7, #16]
 8007bf4:	4313      	orrs	r3, r2
 8007bf6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8007bf8:	697b      	ldr	r3, [r7, #20]
 8007bfa:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8007bfe:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8007c00:	68bb      	ldr	r3, [r7, #8]
 8007c02:	011b      	lsls	r3, r3, #4
 8007c04:	697a      	ldr	r2, [r7, #20]
 8007c06:	4313      	orrs	r3, r2
 8007c08:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8007c0a:	68fb      	ldr	r3, [r7, #12]
 8007c0c:	693a      	ldr	r2, [r7, #16]
 8007c0e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8007c10:	68fb      	ldr	r3, [r7, #12]
 8007c12:	697a      	ldr	r2, [r7, #20]
 8007c14:	621a      	str	r2, [r3, #32]
}
 8007c16:	bf00      	nop
 8007c18:	371c      	adds	r7, #28
 8007c1a:	46bd      	mov	sp, r7
 8007c1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c20:	4770      	bx	lr

08007c22 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 8007c22:	b480      	push	{r7}
 8007c24:	b085      	sub	sp, #20
 8007c26:	af00      	add	r7, sp, #0
 8007c28:	6078      	str	r0, [r7, #4]
 8007c2a:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8007c2c:	687b      	ldr	r3, [r7, #4]
 8007c2e:	689b      	ldr	r3, [r3, #8]
 8007c30:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 8007c32:	68fb      	ldr	r3, [r7, #12]
 8007c34:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007c38:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8007c3a:	683a      	ldr	r2, [r7, #0]
 8007c3c:	68fb      	ldr	r3, [r7, #12]
 8007c3e:	4313      	orrs	r3, r2
 8007c40:	f043 0307 	orr.w	r3, r3, #7
 8007c44:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c46:	687b      	ldr	r3, [r7, #4]
 8007c48:	68fa      	ldr	r2, [r7, #12]
 8007c4a:	609a      	str	r2, [r3, #8]
}
 8007c4c:	bf00      	nop
 8007c4e:	3714      	adds	r7, #20
 8007c50:	46bd      	mov	sp, r7
 8007c52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c56:	4770      	bx	lr

08007c58 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8007c58:	b480      	push	{r7}
 8007c5a:	b087      	sub	sp, #28
 8007c5c:	af00      	add	r7, sp, #0
 8007c5e:	60f8      	str	r0, [r7, #12]
 8007c60:	60b9      	str	r1, [r7, #8]
 8007c62:	607a      	str	r2, [r7, #4]
 8007c64:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	689b      	ldr	r3, [r3, #8]
 8007c6a:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8007c6c:	697b      	ldr	r3, [r7, #20]
 8007c6e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8007c72:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8007c74:	683b      	ldr	r3, [r7, #0]
 8007c76:	021a      	lsls	r2, r3, #8
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	431a      	orrs	r2, r3
 8007c7c:	68bb      	ldr	r3, [r7, #8]
 8007c7e:	4313      	orrs	r3, r2
 8007c80:	697a      	ldr	r2, [r7, #20]
 8007c82:	4313      	orrs	r3, r2
 8007c84:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8007c86:	68fb      	ldr	r3, [r7, #12]
 8007c88:	697a      	ldr	r2, [r7, #20]
 8007c8a:	609a      	str	r2, [r3, #8]
}
 8007c8c:	bf00      	nop
 8007c8e:	371c      	adds	r7, #28
 8007c90:	46bd      	mov	sp, r7
 8007c92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007c96:	4770      	bx	lr

08007c98 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8007c98:	b480      	push	{r7}
 8007c9a:	b085      	sub	sp, #20
 8007c9c:	af00      	add	r7, sp, #0
 8007c9e:	6078      	str	r0, [r7, #4]
 8007ca0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8007ca2:	687b      	ldr	r3, [r7, #4]
 8007ca4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8007ca8:	2b01      	cmp	r3, #1
 8007caa:	d101      	bne.n	8007cb0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8007cac:	2302      	movs	r3, #2
 8007cae:	e05a      	b.n	8007d66 <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8007cb0:	687b      	ldr	r3, [r7, #4]
 8007cb2:	2201      	movs	r2, #1
 8007cb4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8007cb8:	687b      	ldr	r3, [r7, #4]
 8007cba:	2202      	movs	r2, #2
 8007cbc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8007cc0:	687b      	ldr	r3, [r7, #4]
 8007cc2:	681b      	ldr	r3, [r3, #0]
 8007cc4:	685b      	ldr	r3, [r3, #4]
 8007cc6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8007cc8:	687b      	ldr	r3, [r7, #4]
 8007cca:	681b      	ldr	r3, [r3, #0]
 8007ccc:	689b      	ldr	r3, [r3, #8]
 8007cce:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8007cd0:	68fb      	ldr	r3, [r7, #12]
 8007cd2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007cd6:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8007cd8:	683b      	ldr	r3, [r7, #0]
 8007cda:	681b      	ldr	r3, [r3, #0]
 8007cdc:	68fa      	ldr	r2, [r7, #12]
 8007cde:	4313      	orrs	r3, r2
 8007ce0:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007ce2:	687b      	ldr	r3, [r7, #4]
 8007ce4:	681b      	ldr	r3, [r3, #0]
 8007ce6:	68fa      	ldr	r2, [r7, #12]
 8007ce8:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8007cea:	687b      	ldr	r3, [r7, #4]
 8007cec:	681b      	ldr	r3, [r3, #0]
 8007cee:	4a21      	ldr	r2, [pc, #132]	@ (8007d74 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8007cf0:	4293      	cmp	r3, r2
 8007cf2:	d022      	beq.n	8007d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cf4:	687b      	ldr	r3, [r7, #4]
 8007cf6:	681b      	ldr	r3, [r3, #0]
 8007cf8:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8007cfc:	d01d      	beq.n	8007d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	4a1d      	ldr	r2, [pc, #116]	@ (8007d78 <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8007d04:	4293      	cmp	r3, r2
 8007d06:	d018      	beq.n	8007d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d08:	687b      	ldr	r3, [r7, #4]
 8007d0a:	681b      	ldr	r3, [r3, #0]
 8007d0c:	4a1b      	ldr	r2, [pc, #108]	@ (8007d7c <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8007d0e:	4293      	cmp	r3, r2
 8007d10:	d013      	beq.n	8007d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d12:	687b      	ldr	r3, [r7, #4]
 8007d14:	681b      	ldr	r3, [r3, #0]
 8007d16:	4a1a      	ldr	r2, [pc, #104]	@ (8007d80 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 8007d18:	4293      	cmp	r3, r2
 8007d1a:	d00e      	beq.n	8007d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d1c:	687b      	ldr	r3, [r7, #4]
 8007d1e:	681b      	ldr	r3, [r3, #0]
 8007d20:	4a18      	ldr	r2, [pc, #96]	@ (8007d84 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8007d22:	4293      	cmp	r3, r2
 8007d24:	d009      	beq.n	8007d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d26:	687b      	ldr	r3, [r7, #4]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	4a17      	ldr	r2, [pc, #92]	@ (8007d88 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007d2c:	4293      	cmp	r3, r2
 8007d2e:	d004      	beq.n	8007d3a <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8007d30:	687b      	ldr	r3, [r7, #4]
 8007d32:	681b      	ldr	r3, [r3, #0]
 8007d34:	4a15      	ldr	r2, [pc, #84]	@ (8007d8c <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 8007d36:	4293      	cmp	r3, r2
 8007d38:	d10c      	bne.n	8007d54 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007d3a:	68bb      	ldr	r3, [r7, #8]
 8007d3c:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007d40:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007d42:	683b      	ldr	r3, [r7, #0]
 8007d44:	685b      	ldr	r3, [r3, #4]
 8007d46:	68ba      	ldr	r2, [r7, #8]
 8007d48:	4313      	orrs	r3, r2
 8007d4a:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 8007d4c:	687b      	ldr	r3, [r7, #4]
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	68ba      	ldr	r2, [r7, #8]
 8007d52:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007d54:	687b      	ldr	r3, [r7, #4]
 8007d56:	2201      	movs	r2, #1
 8007d58:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	2200      	movs	r2, #0
 8007d60:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007d64:	2300      	movs	r3, #0
}
 8007d66:	4618      	mov	r0, r3
 8007d68:	3714      	adds	r7, #20
 8007d6a:	46bd      	mov	sp, r7
 8007d6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007d70:	4770      	bx	lr
 8007d72:	bf00      	nop
 8007d74:	40010000 	.word	0x40010000
 8007d78:	40000400 	.word	0x40000400
 8007d7c:	40000800 	.word	0x40000800
 8007d80:	40000c00 	.word	0x40000c00
 8007d84:	40010400 	.word	0x40010400
 8007d88:	40014000 	.word	0x40014000
 8007d8c:	40001800 	.word	0x40001800

08007d90 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8007d90:	b480      	push	{r7}
 8007d92:	b083      	sub	sp, #12
 8007d94:	af00      	add	r7, sp, #0
 8007d96:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8007d98:	bf00      	nop
 8007d9a:	370c      	adds	r7, #12
 8007d9c:	46bd      	mov	sp, r7
 8007d9e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007da2:	4770      	bx	lr

08007da4 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8007da4:	b480      	push	{r7}
 8007da6:	b083      	sub	sp, #12
 8007da8:	af00      	add	r7, sp, #0
 8007daa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8007dac:	bf00      	nop
 8007dae:	370c      	adds	r7, #12
 8007db0:	46bd      	mov	sp, r7
 8007db2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007db6:	4770      	bx	lr

08007db8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007db8:	b580      	push	{r7, lr}
 8007dba:	b082      	sub	sp, #8
 8007dbc:	af00      	add	r7, sp, #0
 8007dbe:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	2b00      	cmp	r3, #0
 8007dc4:	d101      	bne.n	8007dca <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007dc6:	2301      	movs	r3, #1
 8007dc8:	e042      	b.n	8007e50 <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8007dca:	687b      	ldr	r3, [r7, #4]
 8007dcc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007dd0:	b2db      	uxtb	r3, r3
 8007dd2:	2b00      	cmp	r3, #0
 8007dd4:	d106      	bne.n	8007de4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007dd6:	687b      	ldr	r3, [r7, #4]
 8007dd8:	2200      	movs	r2, #0
 8007dda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8007dde:	6878      	ldr	r0, [r7, #4]
 8007de0:	f7fb fa3c 	bl	800325c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007de4:	687b      	ldr	r3, [r7, #4]
 8007de6:	2224      	movs	r2, #36	@ 0x24
 8007de8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8007dec:	687b      	ldr	r3, [r7, #4]
 8007dee:	681b      	ldr	r3, [r3, #0]
 8007df0:	68da      	ldr	r2, [r3, #12]
 8007df2:	687b      	ldr	r3, [r7, #4]
 8007df4:	681b      	ldr	r3, [r3, #0]
 8007df6:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8007dfa:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8007dfc:	6878      	ldr	r0, [r7, #4]
 8007dfe:	f000 fdd3 	bl	80089a8 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8007e02:	687b      	ldr	r3, [r7, #4]
 8007e04:	681b      	ldr	r3, [r3, #0]
 8007e06:	691a      	ldr	r2, [r3, #16]
 8007e08:	687b      	ldr	r3, [r7, #4]
 8007e0a:	681b      	ldr	r3, [r3, #0]
 8007e0c:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 8007e10:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8007e12:	687b      	ldr	r3, [r7, #4]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	695a      	ldr	r2, [r3, #20]
 8007e18:	687b      	ldr	r3, [r7, #4]
 8007e1a:	681b      	ldr	r3, [r3, #0]
 8007e1c:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 8007e20:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	681b      	ldr	r3, [r3, #0]
 8007e26:	68da      	ldr	r2, [r3, #12]
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8007e30:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e32:	687b      	ldr	r3, [r7, #4]
 8007e34:	2200      	movs	r2, #0
 8007e36:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->gState = HAL_UART_STATE_READY;
 8007e38:	687b      	ldr	r3, [r7, #4]
 8007e3a:	2220      	movs	r2, #32
 8007e3c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  huart->RxState = HAL_UART_STATE_READY;
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	2220      	movs	r2, #32
 8007e44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8007e48:	687b      	ldr	r3, [r7, #4]
 8007e4a:	2200      	movs	r2, #0
 8007e4c:	635a      	str	r2, [r3, #52]	@ 0x34

  return HAL_OK;
 8007e4e:	2300      	movs	r3, #0
}
 8007e50:	4618      	mov	r0, r3
 8007e52:	3708      	adds	r7, #8
 8007e54:	46bd      	mov	sp, r7
 8007e56:	bd80      	pop	{r7, pc}

08007e58 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8007e58:	b580      	push	{r7, lr}
 8007e5a:	b08a      	sub	sp, #40	@ 0x28
 8007e5c:	af02      	add	r7, sp, #8
 8007e5e:	60f8      	str	r0, [r7, #12]
 8007e60:	60b9      	str	r1, [r7, #8]
 8007e62:	603b      	str	r3, [r7, #0]
 8007e64:	4613      	mov	r3, r2
 8007e66:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 8007e68:	2300      	movs	r3, #0
 8007e6a:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007e6c:	68fb      	ldr	r3, [r7, #12]
 8007e6e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007e72:	b2db      	uxtb	r3, r3
 8007e74:	2b20      	cmp	r3, #32
 8007e76:	d175      	bne.n	8007f64 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 8007e78:	68bb      	ldr	r3, [r7, #8]
 8007e7a:	2b00      	cmp	r3, #0
 8007e7c:	d002      	beq.n	8007e84 <HAL_UART_Transmit+0x2c>
 8007e7e:	88fb      	ldrh	r3, [r7, #6]
 8007e80:	2b00      	cmp	r3, #0
 8007e82:	d101      	bne.n	8007e88 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 8007e84:	2301      	movs	r3, #1
 8007e86:	e06e      	b.n	8007f66 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007e88:	68fb      	ldr	r3, [r7, #12]
 8007e8a:	2200      	movs	r2, #0
 8007e8c:	645a      	str	r2, [r3, #68]	@ 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	2221      	movs	r2, #33	@ 0x21
 8007e92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007e96:	f7fc f8e5 	bl	8004064 <HAL_GetTick>
 8007e9a:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 8007e9c:	68fb      	ldr	r3, [r7, #12]
 8007e9e:	88fa      	ldrh	r2, [r7, #6]
 8007ea0:	849a      	strh	r2, [r3, #36]	@ 0x24
    huart->TxXferCount = Size;
 8007ea2:	68fb      	ldr	r3, [r7, #12]
 8007ea4:	88fa      	ldrh	r2, [r7, #6]
 8007ea6:	84da      	strh	r2, [r3, #38]	@ 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007ea8:	68fb      	ldr	r3, [r7, #12]
 8007eaa:	689b      	ldr	r3, [r3, #8]
 8007eac:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007eb0:	d108      	bne.n	8007ec4 <HAL_UART_Transmit+0x6c>
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	691b      	ldr	r3, [r3, #16]
 8007eb6:	2b00      	cmp	r3, #0
 8007eb8:	d104      	bne.n	8007ec4 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 8007eba:	2300      	movs	r3, #0
 8007ebc:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 8007ebe:	68bb      	ldr	r3, [r7, #8]
 8007ec0:	61bb      	str	r3, [r7, #24]
 8007ec2:	e003      	b.n	8007ecc <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007ec4:	68bb      	ldr	r3, [r7, #8]
 8007ec6:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007ec8:	2300      	movs	r3, #0
 8007eca:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8007ecc:	e02e      	b.n	8007f2c <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 8007ece:	683b      	ldr	r3, [r7, #0]
 8007ed0:	9300      	str	r3, [sp, #0]
 8007ed2:	697b      	ldr	r3, [r7, #20]
 8007ed4:	2200      	movs	r2, #0
 8007ed6:	2180      	movs	r1, #128	@ 0x80
 8007ed8:	68f8      	ldr	r0, [r7, #12]
 8007eda:	f000 fb37 	bl	800854c <UART_WaitOnFlagUntilTimeout>
 8007ede:	4603      	mov	r3, r0
 8007ee0:	2b00      	cmp	r3, #0
 8007ee2:	d005      	beq.n	8007ef0 <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8007ee4:	68fb      	ldr	r3, [r7, #12]
 8007ee6:	2220      	movs	r2, #32
 8007ee8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        return HAL_TIMEOUT;
 8007eec:	2303      	movs	r3, #3
 8007eee:	e03a      	b.n	8007f66 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 8007ef0:	69fb      	ldr	r3, [r7, #28]
 8007ef2:	2b00      	cmp	r3, #0
 8007ef4:	d10b      	bne.n	8007f0e <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007ef6:	69bb      	ldr	r3, [r7, #24]
 8007ef8:	881b      	ldrh	r3, [r3, #0]
 8007efa:	461a      	mov	r2, r3
 8007efc:	68fb      	ldr	r3, [r7, #12]
 8007efe:	681b      	ldr	r3, [r3, #0]
 8007f00:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8007f04:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8007f06:	69bb      	ldr	r3, [r7, #24]
 8007f08:	3302      	adds	r3, #2
 8007f0a:	61bb      	str	r3, [r7, #24]
 8007f0c:	e007      	b.n	8007f1e <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 8007f0e:	69fb      	ldr	r3, [r7, #28]
 8007f10:	781a      	ldrb	r2, [r3, #0]
 8007f12:	68fb      	ldr	r3, [r7, #12]
 8007f14:	681b      	ldr	r3, [r3, #0]
 8007f16:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8007f18:	69fb      	ldr	r3, [r7, #28]
 8007f1a:	3301      	adds	r3, #1
 8007f1c:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 8007f1e:	68fb      	ldr	r3, [r7, #12]
 8007f20:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007f22:	b29b      	uxth	r3, r3
 8007f24:	3b01      	subs	r3, #1
 8007f26:	b29a      	uxth	r2, r3
 8007f28:	68fb      	ldr	r3, [r7, #12]
 8007f2a:	84da      	strh	r2, [r3, #38]	@ 0x26
    while (huart->TxXferCount > 0U)
 8007f2c:	68fb      	ldr	r3, [r7, #12]
 8007f2e:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 8007f30:	b29b      	uxth	r3, r3
 8007f32:	2b00      	cmp	r3, #0
 8007f34:	d1cb      	bne.n	8007ece <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8007f36:	683b      	ldr	r3, [r7, #0]
 8007f38:	9300      	str	r3, [sp, #0]
 8007f3a:	697b      	ldr	r3, [r7, #20]
 8007f3c:	2200      	movs	r2, #0
 8007f3e:	2140      	movs	r1, #64	@ 0x40
 8007f40:	68f8      	ldr	r0, [r7, #12]
 8007f42:	f000 fb03 	bl	800854c <UART_WaitOnFlagUntilTimeout>
 8007f46:	4603      	mov	r3, r0
 8007f48:	2b00      	cmp	r3, #0
 8007f4a:	d005      	beq.n	8007f58 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8007f4c:	68fb      	ldr	r3, [r7, #12]
 8007f4e:	2220      	movs	r2, #32
 8007f50:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      return HAL_TIMEOUT;
 8007f54:	2303      	movs	r3, #3
 8007f56:	e006      	b.n	8007f66 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8007f58:	68fb      	ldr	r3, [r7, #12]
 8007f5a:	2220      	movs	r2, #32
 8007f5c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    return HAL_OK;
 8007f60:	2300      	movs	r3, #0
 8007f62:	e000      	b.n	8007f66 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 8007f64:	2302      	movs	r3, #2
  }
}
 8007f66:	4618      	mov	r0, r3
 8007f68:	3720      	adds	r7, #32
 8007f6a:	46bd      	mov	sp, r7
 8007f6c:	bd80      	pop	{r7, pc}

08007f6e <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8007f6e:	b580      	push	{r7, lr}
 8007f70:	b084      	sub	sp, #16
 8007f72:	af00      	add	r7, sp, #0
 8007f74:	60f8      	str	r0, [r7, #12]
 8007f76:	60b9      	str	r1, [r7, #8]
 8007f78:	4613      	mov	r3, r2
 8007f7a:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8007f7c:	68fb      	ldr	r3, [r7, #12]
 8007f7e:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007f82:	b2db      	uxtb	r3, r3
 8007f84:	2b20      	cmp	r3, #32
 8007f86:	d112      	bne.n	8007fae <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8007f88:	68bb      	ldr	r3, [r7, #8]
 8007f8a:	2b00      	cmp	r3, #0
 8007f8c:	d002      	beq.n	8007f94 <HAL_UART_Receive_IT+0x26>
 8007f8e:	88fb      	ldrh	r3, [r7, #6]
 8007f90:	2b00      	cmp	r3, #0
 8007f92:	d101      	bne.n	8007f98 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 8007f94:	2301      	movs	r3, #1
 8007f96:	e00b      	b.n	8007fb0 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f98:	68fb      	ldr	r3, [r7, #12]
 8007f9a:	2200      	movs	r2, #0
 8007f9c:	631a      	str	r2, [r3, #48]	@ 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8007f9e:	88fb      	ldrh	r3, [r7, #6]
 8007fa0:	461a      	mov	r2, r3
 8007fa2:	68b9      	ldr	r1, [r7, #8]
 8007fa4:	68f8      	ldr	r0, [r7, #12]
 8007fa6:	f000 fb2a 	bl	80085fe <UART_Start_Receive_IT>
 8007faa:	4603      	mov	r3, r0
 8007fac:	e000      	b.n	8007fb0 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8007fae:	2302      	movs	r3, #2
  }
}
 8007fb0:	4618      	mov	r0, r3
 8007fb2:	3710      	adds	r7, #16
 8007fb4:	46bd      	mov	sp, r7
 8007fb6:	bd80      	pop	{r7, pc}

08007fb8 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007fb8:	b580      	push	{r7, lr}
 8007fba:	b0ba      	sub	sp, #232	@ 0xe8
 8007fbc:	af00      	add	r7, sp, #0
 8007fbe:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8007fc0:	687b      	ldr	r3, [r7, #4]
 8007fc2:	681b      	ldr	r3, [r3, #0]
 8007fc4:	681b      	ldr	r3, [r3, #0]
 8007fc6:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007fca:	687b      	ldr	r3, [r7, #4]
 8007fcc:	681b      	ldr	r3, [r3, #0]
 8007fce:	68db      	ldr	r3, [r3, #12]
 8007fd0:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007fd4:	687b      	ldr	r3, [r7, #4]
 8007fd6:	681b      	ldr	r3, [r3, #0]
 8007fd8:	695b      	ldr	r3, [r3, #20]
 8007fda:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc
  uint32_t errorflags = 0x00U;
 8007fde:	2300      	movs	r3, #0
 8007fe0:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  uint32_t dmarequest = 0x00U;
 8007fe4:	2300      	movs	r3, #0
 8007fe6:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8007fea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fee:	f003 030f 	and.w	r3, r3, #15
 8007ff2:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == RESET)
 8007ff6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007ffa:	2b00      	cmp	r3, #0
 8007ffc:	d10f      	bne.n	800801e <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8007ffe:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008002:	f003 0320 	and.w	r3, r3, #32
 8008006:	2b00      	cmp	r3, #0
 8008008:	d009      	beq.n	800801e <HAL_UART_IRQHandler+0x66>
 800800a:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800800e:	f003 0320 	and.w	r3, r3, #32
 8008012:	2b00      	cmp	r3, #0
 8008014:	d003      	beq.n	800801e <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 8008016:	6878      	ldr	r0, [r7, #4]
 8008018:	f000 fc07 	bl	800882a <UART_Receive_IT>
      return;
 800801c:	e273      	b.n	8008506 <HAL_UART_IRQHandler+0x54e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 800801e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8008022:	2b00      	cmp	r3, #0
 8008024:	f000 80de 	beq.w	80081e4 <HAL_UART_IRQHandler+0x22c>
 8008028:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800802c:	f003 0301 	and.w	r3, r3, #1
 8008030:	2b00      	cmp	r3, #0
 8008032:	d106      	bne.n	8008042 <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 8008034:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008038:	f403 7390 	and.w	r3, r3, #288	@ 0x120
 800803c:	2b00      	cmp	r3, #0
 800803e:	f000 80d1 	beq.w	80081e4 <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 8008042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008046:	f003 0301 	and.w	r3, r3, #1
 800804a:	2b00      	cmp	r3, #0
 800804c:	d00b      	beq.n	8008066 <HAL_UART_IRQHandler+0xae>
 800804e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008052:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008056:	2b00      	cmp	r3, #0
 8008058:	d005      	beq.n	8008066 <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800805a:	687b      	ldr	r3, [r7, #4]
 800805c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800805e:	f043 0201 	orr.w	r2, r3, #1
 8008062:	687b      	ldr	r3, [r7, #4]
 8008064:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8008066:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800806a:	f003 0304 	and.w	r3, r3, #4
 800806e:	2b00      	cmp	r3, #0
 8008070:	d00b      	beq.n	800808a <HAL_UART_IRQHandler+0xd2>
 8008072:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008076:	f003 0301 	and.w	r3, r3, #1
 800807a:	2b00      	cmp	r3, #0
 800807c:	d005      	beq.n	800808a <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800807e:	687b      	ldr	r3, [r7, #4]
 8008080:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008082:	f043 0202 	orr.w	r2, r3, #2
 8008086:	687b      	ldr	r3, [r7, #4]
 8008088:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800808a:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800808e:	f003 0302 	and.w	r3, r3, #2
 8008092:	2b00      	cmp	r3, #0
 8008094:	d00b      	beq.n	80080ae <HAL_UART_IRQHandler+0xf6>
 8008096:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800809a:	f003 0301 	and.w	r3, r3, #1
 800809e:	2b00      	cmp	r3, #0
 80080a0:	d005      	beq.n	80080ae <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 80080a2:	687b      	ldr	r3, [r7, #4]
 80080a4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080a6:	f043 0204 	orr.w	r2, r3, #4
 80080aa:	687b      	ldr	r3, [r7, #4]
 80080ac:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 80080ae:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080b2:	f003 0308 	and.w	r3, r3, #8
 80080b6:	2b00      	cmp	r3, #0
 80080b8:	d011      	beq.n	80080de <HAL_UART_IRQHandler+0x126>
 80080ba:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080be:	f003 0320 	and.w	r3, r3, #32
 80080c2:	2b00      	cmp	r3, #0
 80080c4:	d105      	bne.n	80080d2 <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 80080c6:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 80080ca:	f003 0301 	and.w	r3, r3, #1
 80080ce:	2b00      	cmp	r3, #0
 80080d0:	d005      	beq.n	80080de <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 80080d2:	687b      	ldr	r3, [r7, #4]
 80080d4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080d6:	f043 0208 	orr.w	r2, r3, #8
 80080da:	687b      	ldr	r3, [r7, #4]
 80080dc:	645a      	str	r2, [r3, #68]	@ 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 80080de:	687b      	ldr	r3, [r7, #4]
 80080e0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80080e2:	2b00      	cmp	r3, #0
 80080e4:	f000 820a 	beq.w	80084fc <HAL_UART_IRQHandler+0x544>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80080e8:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80080ec:	f003 0320 	and.w	r3, r3, #32
 80080f0:	2b00      	cmp	r3, #0
 80080f2:	d008      	beq.n	8008106 <HAL_UART_IRQHandler+0x14e>
 80080f4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80080f8:	f003 0320 	and.w	r3, r3, #32
 80080fc:	2b00      	cmp	r3, #0
 80080fe:	d002      	beq.n	8008106 <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 8008100:	6878      	ldr	r0, [r7, #4]
 8008102:	f000 fb92 	bl	800882a <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 8008106:	687b      	ldr	r3, [r7, #4]
 8008108:	681b      	ldr	r3, [r3, #0]
 800810a:	695b      	ldr	r3, [r3, #20]
 800810c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008110:	2b40      	cmp	r3, #64	@ 0x40
 8008112:	bf0c      	ite	eq
 8008114:	2301      	moveq	r3, #1
 8008116:	2300      	movne	r3, #0
 8008118:	b2db      	uxtb	r3, r3
 800811a:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 800811e:	687b      	ldr	r3, [r7, #4]
 8008120:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8008122:	f003 0308 	and.w	r3, r3, #8
 8008126:	2b00      	cmp	r3, #0
 8008128:	d103      	bne.n	8008132 <HAL_UART_IRQHandler+0x17a>
 800812a:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800812e:	2b00      	cmp	r3, #0
 8008130:	d04f      	beq.n	80081d2 <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8008132:	6878      	ldr	r0, [r7, #4]
 8008134:	f000 fa9d 	bl	8008672 <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008138:	687b      	ldr	r3, [r7, #4]
 800813a:	681b      	ldr	r3, [r3, #0]
 800813c:	695b      	ldr	r3, [r3, #20]
 800813e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008142:	2b40      	cmp	r3, #64	@ 0x40
 8008144:	d141      	bne.n	80081ca <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8008146:	687b      	ldr	r3, [r7, #4]
 8008148:	681b      	ldr	r3, [r3, #0]
 800814a:	3314      	adds	r3, #20
 800814c:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008150:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8008154:	e853 3f00 	ldrex	r3, [r3]
 8008158:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800815c:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8008160:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008164:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008168:	687b      	ldr	r3, [r7, #4]
 800816a:	681b      	ldr	r3, [r3, #0]
 800816c:	3314      	adds	r3, #20
 800816e:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8008172:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8008176:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800817a:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800817e:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8008182:	e841 2300 	strex	r3, r2, [r1]
 8008186:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800818a:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800818e:	2b00      	cmp	r3, #0
 8008190:	d1d9      	bne.n	8008146 <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 8008192:	687b      	ldr	r3, [r7, #4]
 8008194:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008196:	2b00      	cmp	r3, #0
 8008198:	d013      	beq.n	80081c2 <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800819a:	687b      	ldr	r3, [r7, #4]
 800819c:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 800819e:	4a8a      	ldr	r2, [pc, #552]	@ (80083c8 <HAL_UART_IRQHandler+0x410>)
 80081a0:	651a      	str	r2, [r3, #80]	@ 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 80081a2:	687b      	ldr	r3, [r7, #4]
 80081a4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081a6:	4618      	mov	r0, r3
 80081a8:	f7fc fa09 	bl	80045be <HAL_DMA_Abort_IT>
 80081ac:	4603      	mov	r3, r0
 80081ae:	2b00      	cmp	r3, #0
 80081b0:	d016      	beq.n	80081e0 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 80081b2:	687b      	ldr	r3, [r7, #4]
 80081b4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80081b6:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 80081b8:	687a      	ldr	r2, [r7, #4]
 80081ba:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 80081bc:	4610      	mov	r0, r2
 80081be:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081c0:	e00e      	b.n	80081e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 80081c2:	6878      	ldr	r0, [r7, #4]
 80081c4:	f000 f9ac 	bl	8008520 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081c8:	e00a      	b.n	80081e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 80081ca:	6878      	ldr	r0, [r7, #4]
 80081cc:	f000 f9a8 	bl	8008520 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081d0:	e006      	b.n	80081e0 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 80081d2:	6878      	ldr	r0, [r7, #4]
 80081d4:	f000 f9a4 	bl	8008520 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 80081d8:	687b      	ldr	r3, [r7, #4]
 80081da:	2200      	movs	r2, #0
 80081dc:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }
    return;
 80081de:	e18d      	b.n	80084fc <HAL_UART_IRQHandler+0x544>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80081e0:	bf00      	nop
    return;
 80081e2:	e18b      	b.n	80084fc <HAL_UART_IRQHandler+0x544>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80081e4:	687b      	ldr	r3, [r7, #4]
 80081e6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80081e8:	2b01      	cmp	r3, #1
 80081ea:	f040 8167 	bne.w	80084bc <HAL_UART_IRQHandler+0x504>
      && ((isrflags & USART_SR_IDLE) != 0U)
 80081ee:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80081f2:	f003 0310 	and.w	r3, r3, #16
 80081f6:	2b00      	cmp	r3, #0
 80081f8:	f000 8160 	beq.w	80084bc <HAL_UART_IRQHandler+0x504>
      && ((cr1its & USART_CR1_IDLEIE) != 0U))
 80081fc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008200:	f003 0310 	and.w	r3, r3, #16
 8008204:	2b00      	cmp	r3, #0
 8008206:	f000 8159 	beq.w	80084bc <HAL_UART_IRQHandler+0x504>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 800820a:	2300      	movs	r3, #0
 800820c:	60bb      	str	r3, [r7, #8]
 800820e:	687b      	ldr	r3, [r7, #4]
 8008210:	681b      	ldr	r3, [r3, #0]
 8008212:	681b      	ldr	r3, [r3, #0]
 8008214:	60bb      	str	r3, [r7, #8]
 8008216:	687b      	ldr	r3, [r7, #4]
 8008218:	681b      	ldr	r3, [r3, #0]
 800821a:	685b      	ldr	r3, [r3, #4]
 800821c:	60bb      	str	r3, [r7, #8]
 800821e:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8008220:	687b      	ldr	r3, [r7, #4]
 8008222:	681b      	ldr	r3, [r3, #0]
 8008224:	695b      	ldr	r3, [r3, #20]
 8008226:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800822a:	2b40      	cmp	r3, #64	@ 0x40
 800822c:	f040 80ce 	bne.w	80083cc <HAL_UART_IRQHandler+0x414>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8008230:	687b      	ldr	r3, [r7, #4]
 8008232:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008234:	681b      	ldr	r3, [r3, #0]
 8008236:	685b      	ldr	r3, [r3, #4]
 8008238:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800823c:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8008240:	2b00      	cmp	r3, #0
 8008242:	f000 80a9 	beq.w	8008398 <HAL_UART_IRQHandler+0x3e0>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8008246:	687b      	ldr	r3, [r7, #4]
 8008248:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800824a:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800824e:	429a      	cmp	r2, r3
 8008250:	f080 80a2 	bcs.w	8008398 <HAL_UART_IRQHandler+0x3e0>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8008254:	687b      	ldr	r3, [r7, #4]
 8008256:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800825a:	85da      	strh	r2, [r3, #46]	@ 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 800825c:	687b      	ldr	r3, [r7, #4]
 800825e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008260:	69db      	ldr	r3, [r3, #28]
 8008262:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 8008266:	f000 8088 	beq.w	800837a <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800826a:	687b      	ldr	r3, [r7, #4]
 800826c:	681b      	ldr	r3, [r3, #0]
 800826e:	330c      	adds	r3, #12
 8008270:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008274:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8008278:	e853 3f00 	ldrex	r3, [r3]
 800827c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8008280:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8008284:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008288:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800828c:	687b      	ldr	r3, [r7, #4]
 800828e:	681b      	ldr	r3, [r3, #0]
 8008290:	330c      	adds	r3, #12
 8008292:	f8d7 20b8 	ldr.w	r2, [r7, #184]	@ 0xb8
 8008296:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 800829a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800829e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 80082a2:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 80082a6:	e841 2300 	strex	r3, r2, [r1]
 80082aa:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 80082ae:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80082b2:	2b00      	cmp	r3, #0
 80082b4:	d1d9      	bne.n	800826a <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80082b6:	687b      	ldr	r3, [r7, #4]
 80082b8:	681b      	ldr	r3, [r3, #0]
 80082ba:	3314      	adds	r3, #20
 80082bc:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082be:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80082c0:	e853 3f00 	ldrex	r3, [r3]
 80082c4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 80082c6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 80082c8:	f023 0301 	bic.w	r3, r3, #1
 80082cc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 80082d0:	687b      	ldr	r3, [r7, #4]
 80082d2:	681b      	ldr	r3, [r3, #0]
 80082d4:	3314      	adds	r3, #20
 80082d6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 80082da:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 80082de:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80082e0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 80082e2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 80082e6:	e841 2300 	strex	r3, r2, [r1]
 80082ea:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 80082ec:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 80082ee:	2b00      	cmp	r3, #0
 80082f0:	d1e1      	bne.n	80082b6 <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80082f2:	687b      	ldr	r3, [r7, #4]
 80082f4:	681b      	ldr	r3, [r3, #0]
 80082f6:	3314      	adds	r3, #20
 80082f8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80082fa:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 80082fc:	e853 3f00 	ldrex	r3, [r3]
 8008300:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8008302:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8008304:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008308:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800830c:	687b      	ldr	r3, [r7, #4]
 800830e:	681b      	ldr	r3, [r3, #0]
 8008310:	3314      	adds	r3, #20
 8008312:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8008316:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8008318:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800831a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800831c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800831e:	e841 2300 	strex	r3, r2, [r1]
 8008322:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8008324:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8008326:	2b00      	cmp	r3, #0
 8008328:	d1e3      	bne.n	80082f2 <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800832a:	687b      	ldr	r3, [r7, #4]
 800832c:	2220      	movs	r2, #32
 800832e:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008332:	687b      	ldr	r3, [r7, #4]
 8008334:	2200      	movs	r2, #0
 8008336:	631a      	str	r2, [r3, #48]	@ 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	681b      	ldr	r3, [r3, #0]
 800833c:	330c      	adds	r3, #12
 800833e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008340:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008342:	e853 3f00 	ldrex	r3, [r3]
 8008346:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8008348:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800834a:	f023 0310 	bic.w	r3, r3, #16
 800834e:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8008352:	687b      	ldr	r3, [r7, #4]
 8008354:	681b      	ldr	r3, [r3, #0]
 8008356:	330c      	adds	r3, #12
 8008358:	f8d7 20ac 	ldr.w	r2, [r7, #172]	@ 0xac
 800835c:	65ba      	str	r2, [r7, #88]	@ 0x58
 800835e:	657b      	str	r3, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008360:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8008362:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8008364:	e841 2300 	strex	r3, r2, [r1]
 8008368:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800836a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800836c:	2b00      	cmp	r3, #0
 800836e:	d1e3      	bne.n	8008338 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8008370:	687b      	ldr	r3, [r7, #4]
 8008372:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008374:	4618      	mov	r0, r3
 8008376:	f7fc f8b2 	bl	80044de <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800837a:	687b      	ldr	r3, [r7, #4]
 800837c:	2202      	movs	r2, #2
 800837e:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8008380:	687b      	ldr	r3, [r7, #4]
 8008382:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 8008384:	687b      	ldr	r3, [r7, #4]
 8008386:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 8008388:	b29b      	uxth	r3, r3
 800838a:	1ad3      	subs	r3, r2, r3
 800838c:	b29b      	uxth	r3, r3
 800838e:	4619      	mov	r1, r3
 8008390:	6878      	ldr	r0, [r7, #4]
 8008392:	f000 f8cf 	bl	8008534 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8008396:	e0b3      	b.n	8008500 <HAL_UART_IRQHandler+0x548>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8008398:	687b      	ldr	r3, [r7, #4]
 800839a:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 800839c:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 80083a0:	429a      	cmp	r2, r3
 80083a2:	f040 80ad 	bne.w	8008500 <HAL_UART_IRQHandler+0x548>
          if (huart->hdmarx->Init.Mode == DMA_CIRCULAR)
 80083a6:	687b      	ldr	r3, [r7, #4]
 80083a8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80083aa:	69db      	ldr	r3, [r3, #28]
 80083ac:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 80083b0:	f040 80a6 	bne.w	8008500 <HAL_UART_IRQHandler+0x548>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80083b4:	687b      	ldr	r3, [r7, #4]
 80083b6:	2202      	movs	r2, #2
 80083b8:	635a      	str	r2, [r3, #52]	@ 0x34
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 80083ba:	687b      	ldr	r3, [r7, #4]
 80083bc:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 80083be:	4619      	mov	r1, r3
 80083c0:	6878      	ldr	r0, [r7, #4]
 80083c2:	f000 f8b7 	bl	8008534 <HAL_UARTEx_RxEventCallback>
      return;
 80083c6:	e09b      	b.n	8008500 <HAL_UART_IRQHandler+0x548>
 80083c8:	08008739 	.word	0x08008739
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 80083cc:	687b      	ldr	r3, [r7, #4]
 80083ce:	8d9a      	ldrh	r2, [r3, #44]	@ 0x2c
 80083d0:	687b      	ldr	r3, [r7, #4]
 80083d2:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80083d4:	b29b      	uxth	r3, r3
 80083d6:	1ad3      	subs	r3, r2, r3
 80083d8:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 80083dc:	687b      	ldr	r3, [r7, #4]
 80083de:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80083e0:	b29b      	uxth	r3, r3
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	f000 808e 	beq.w	8008504 <HAL_UART_IRQHandler+0x54c>
          && (nb_rx_data > 0U))
 80083e8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80083ec:	2b00      	cmp	r3, #0
 80083ee:	f000 8089 	beq.w	8008504 <HAL_UART_IRQHandler+0x54c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	330c      	adds	r3, #12
 80083f8:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80083fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80083fc:	e853 3f00 	ldrex	r3, [r3]
 8008400:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008402:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008404:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008408:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800840c:	687b      	ldr	r3, [r7, #4]
 800840e:	681b      	ldr	r3, [r3, #0]
 8008410:	330c      	adds	r3, #12
 8008412:	f8d7 20c8 	ldr.w	r2, [r7, #200]	@ 0xc8
 8008416:	647a      	str	r2, [r7, #68]	@ 0x44
 8008418:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800841a:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800841c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800841e:	e841 2300 	strex	r3, r2, [r1]
 8008422:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8008424:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008426:	2b00      	cmp	r3, #0
 8008428:	d1e3      	bne.n	80083f2 <HAL_UART_IRQHandler+0x43a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800842a:	687b      	ldr	r3, [r7, #4]
 800842c:	681b      	ldr	r3, [r3, #0]
 800842e:	3314      	adds	r3, #20
 8008430:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008432:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008434:	e853 3f00 	ldrex	r3, [r3]
 8008438:	623b      	str	r3, [r7, #32]
   return(result);
 800843a:	6a3b      	ldr	r3, [r7, #32]
 800843c:	f023 0301 	bic.w	r3, r3, #1
 8008440:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8008444:	687b      	ldr	r3, [r7, #4]
 8008446:	681b      	ldr	r3, [r3, #0]
 8008448:	3314      	adds	r3, #20
 800844a:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800844e:	633a      	str	r2, [r7, #48]	@ 0x30
 8008450:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008452:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008454:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008456:	e841 2300 	strex	r3, r2, [r1]
 800845a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800845c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800845e:	2b00      	cmp	r3, #0
 8008460:	d1e3      	bne.n	800842a <HAL_UART_IRQHandler+0x472>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8008462:	687b      	ldr	r3, [r7, #4]
 8008464:	2220      	movs	r2, #32
 8008466:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800846a:	687b      	ldr	r3, [r7, #4]
 800846c:	2200      	movs	r2, #0
 800846e:	631a      	str	r2, [r3, #48]	@ 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008470:	687b      	ldr	r3, [r7, #4]
 8008472:	681b      	ldr	r3, [r3, #0]
 8008474:	330c      	adds	r3, #12
 8008476:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008478:	693b      	ldr	r3, [r7, #16]
 800847a:	e853 3f00 	ldrex	r3, [r3]
 800847e:	60fb      	str	r3, [r7, #12]
   return(result);
 8008480:	68fb      	ldr	r3, [r7, #12]
 8008482:	f023 0310 	bic.w	r3, r3, #16
 8008486:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800848a:	687b      	ldr	r3, [r7, #4]
 800848c:	681b      	ldr	r3, [r3, #0]
 800848e:	330c      	adds	r3, #12
 8008490:	f8d7 20c0 	ldr.w	r2, [r7, #192]	@ 0xc0
 8008494:	61fa      	str	r2, [r7, #28]
 8008496:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008498:	69b9      	ldr	r1, [r7, #24]
 800849a:	69fa      	ldr	r2, [r7, #28]
 800849c:	e841 2300 	strex	r3, r2, [r1]
 80084a0:	617b      	str	r3, [r7, #20]
   return(result);
 80084a2:	697b      	ldr	r3, [r7, #20]
 80084a4:	2b00      	cmp	r3, #0
 80084a6:	d1e3      	bne.n	8008470 <HAL_UART_IRQHandler+0x4b8>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 80084a8:	687b      	ldr	r3, [r7, #4]
 80084aa:	2202      	movs	r2, #2
 80084ac:	635a      	str	r2, [r3, #52]	@ 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 80084ae:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 80084b2:	4619      	mov	r1, r3
 80084b4:	6878      	ldr	r0, [r7, #4]
 80084b6:	f000 f83d 	bl	8008534 <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 80084ba:	e023      	b.n	8008504 <HAL_UART_IRQHandler+0x54c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 80084bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084c0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084c4:	2b00      	cmp	r3, #0
 80084c6:	d009      	beq.n	80084dc <HAL_UART_IRQHandler+0x524>
 80084c8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084cc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80084d0:	2b00      	cmp	r3, #0
 80084d2:	d003      	beq.n	80084dc <HAL_UART_IRQHandler+0x524>
  {
    UART_Transmit_IT(huart);
 80084d4:	6878      	ldr	r0, [r7, #4]
 80084d6:	f000 f940 	bl	800875a <UART_Transmit_IT>
    return;
 80084da:	e014      	b.n	8008506 <HAL_UART_IRQHandler+0x54e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 80084dc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 80084e0:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084e4:	2b00      	cmp	r3, #0
 80084e6:	d00e      	beq.n	8008506 <HAL_UART_IRQHandler+0x54e>
 80084e8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 80084ec:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80084f0:	2b00      	cmp	r3, #0
 80084f2:	d008      	beq.n	8008506 <HAL_UART_IRQHandler+0x54e>
  {
    UART_EndTransmit_IT(huart);
 80084f4:	6878      	ldr	r0, [r7, #4]
 80084f6:	f000 f980 	bl	80087fa <UART_EndTransmit_IT>
    return;
 80084fa:	e004      	b.n	8008506 <HAL_UART_IRQHandler+0x54e>
    return;
 80084fc:	bf00      	nop
 80084fe:	e002      	b.n	8008506 <HAL_UART_IRQHandler+0x54e>
      return;
 8008500:	bf00      	nop
 8008502:	e000      	b.n	8008506 <HAL_UART_IRQHandler+0x54e>
      return;
 8008504:	bf00      	nop
  }
}
 8008506:	37e8      	adds	r7, #232	@ 0xe8
 8008508:	46bd      	mov	sp, r7
 800850a:	bd80      	pop	{r7, pc}

0800850c <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800850c:	b480      	push	{r7}
 800850e:	b083      	sub	sp, #12
 8008510:	af00      	add	r7, sp, #0
 8008512:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8008514:	bf00      	nop
 8008516:	370c      	adds	r7, #12
 8008518:	46bd      	mov	sp, r7
 800851a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800851e:	4770      	bx	lr

08008520 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8008520:	b480      	push	{r7}
 8008522:	b083      	sub	sp, #12
 8008524:	af00      	add	r7, sp, #0
 8008526:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8008528:	bf00      	nop
 800852a:	370c      	adds	r7, #12
 800852c:	46bd      	mov	sp, r7
 800852e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008532:	4770      	bx	lr

08008534 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8008534:	b480      	push	{r7}
 8008536:	b083      	sub	sp, #12
 8008538:	af00      	add	r7, sp, #0
 800853a:	6078      	str	r0, [r7, #4]
 800853c:	460b      	mov	r3, r1
 800853e:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8008540:	bf00      	nop
 8008542:	370c      	adds	r7, #12
 8008544:	46bd      	mov	sp, r7
 8008546:	f85d 7b04 	ldr.w	r7, [sp], #4
 800854a:	4770      	bx	lr

0800854c <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 800854c:	b580      	push	{r7, lr}
 800854e:	b086      	sub	sp, #24
 8008550:	af00      	add	r7, sp, #0
 8008552:	60f8      	str	r0, [r7, #12]
 8008554:	60b9      	str	r1, [r7, #8]
 8008556:	603b      	str	r3, [r7, #0]
 8008558:	4613      	mov	r3, r2
 800855a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800855c:	e03b      	b.n	80085d6 <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800855e:	6a3b      	ldr	r3, [r7, #32]
 8008560:	f1b3 3fff 	cmp.w	r3, #4294967295
 8008564:	d037      	beq.n	80085d6 <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008566:	f7fb fd7d 	bl	8004064 <HAL_GetTick>
 800856a:	4602      	mov	r2, r0
 800856c:	683b      	ldr	r3, [r7, #0]
 800856e:	1ad3      	subs	r3, r2, r3
 8008570:	6a3a      	ldr	r2, [r7, #32]
 8008572:	429a      	cmp	r2, r3
 8008574:	d302      	bcc.n	800857c <UART_WaitOnFlagUntilTimeout+0x30>
 8008576:	6a3b      	ldr	r3, [r7, #32]
 8008578:	2b00      	cmp	r3, #0
 800857a:	d101      	bne.n	8008580 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800857c:	2303      	movs	r3, #3
 800857e:	e03a      	b.n	80085f6 <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8008580:	68fb      	ldr	r3, [r7, #12]
 8008582:	681b      	ldr	r3, [r3, #0]
 8008584:	68db      	ldr	r3, [r3, #12]
 8008586:	f003 0304 	and.w	r3, r3, #4
 800858a:	2b00      	cmp	r3, #0
 800858c:	d023      	beq.n	80085d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 800858e:	68bb      	ldr	r3, [r7, #8]
 8008590:	2b80      	cmp	r3, #128	@ 0x80
 8008592:	d020      	beq.n	80085d6 <UART_WaitOnFlagUntilTimeout+0x8a>
 8008594:	68bb      	ldr	r3, [r7, #8]
 8008596:	2b40      	cmp	r3, #64	@ 0x40
 8008598:	d01d      	beq.n	80085d6 <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800859a:	68fb      	ldr	r3, [r7, #12]
 800859c:	681b      	ldr	r3, [r3, #0]
 800859e:	681b      	ldr	r3, [r3, #0]
 80085a0:	f003 0308 	and.w	r3, r3, #8
 80085a4:	2b08      	cmp	r3, #8
 80085a6:	d116      	bne.n	80085d6 <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 80085a8:	2300      	movs	r3, #0
 80085aa:	617b      	str	r3, [r7, #20]
 80085ac:	68fb      	ldr	r3, [r7, #12]
 80085ae:	681b      	ldr	r3, [r3, #0]
 80085b0:	681b      	ldr	r3, [r3, #0]
 80085b2:	617b      	str	r3, [r7, #20]
 80085b4:	68fb      	ldr	r3, [r7, #12]
 80085b6:	681b      	ldr	r3, [r3, #0]
 80085b8:	685b      	ldr	r3, [r3, #4]
 80085ba:	617b      	str	r3, [r7, #20]
 80085bc:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80085be:	68f8      	ldr	r0, [r7, #12]
 80085c0:	f000 f857 	bl	8008672 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 80085c4:	68fb      	ldr	r3, [r7, #12]
 80085c6:	2208      	movs	r2, #8
 80085c8:	645a      	str	r2, [r3, #68]	@ 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80085ca:	68fb      	ldr	r3, [r7, #12]
 80085cc:	2200      	movs	r2, #0
 80085ce:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 80085d2:	2301      	movs	r3, #1
 80085d4:	e00f      	b.n	80085f6 <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80085d6:	68fb      	ldr	r3, [r7, #12]
 80085d8:	681b      	ldr	r3, [r3, #0]
 80085da:	681a      	ldr	r2, [r3, #0]
 80085dc:	68bb      	ldr	r3, [r7, #8]
 80085de:	4013      	ands	r3, r2
 80085e0:	68ba      	ldr	r2, [r7, #8]
 80085e2:	429a      	cmp	r2, r3
 80085e4:	bf0c      	ite	eq
 80085e6:	2301      	moveq	r3, #1
 80085e8:	2300      	movne	r3, #0
 80085ea:	b2db      	uxtb	r3, r3
 80085ec:	461a      	mov	r2, r3
 80085ee:	79fb      	ldrb	r3, [r7, #7]
 80085f0:	429a      	cmp	r2, r3
 80085f2:	d0b4      	beq.n	800855e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80085f4:	2300      	movs	r3, #0
}
 80085f6:	4618      	mov	r0, r3
 80085f8:	3718      	adds	r7, #24
 80085fa:	46bd      	mov	sp, r7
 80085fc:	bd80      	pop	{r7, pc}

080085fe <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 80085fe:	b480      	push	{r7}
 8008600:	b085      	sub	sp, #20
 8008602:	af00      	add	r7, sp, #0
 8008604:	60f8      	str	r0, [r7, #12]
 8008606:	60b9      	str	r1, [r7, #8]
 8008608:	4613      	mov	r3, r2
 800860a:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 800860c:	68fb      	ldr	r3, [r7, #12]
 800860e:	68ba      	ldr	r2, [r7, #8]
 8008610:	629a      	str	r2, [r3, #40]	@ 0x28
  huart->RxXferSize = Size;
 8008612:	68fb      	ldr	r3, [r7, #12]
 8008614:	88fa      	ldrh	r2, [r7, #6]
 8008616:	859a      	strh	r2, [r3, #44]	@ 0x2c
  huart->RxXferCount = Size;
 8008618:	68fb      	ldr	r3, [r7, #12]
 800861a:	88fa      	ldrh	r2, [r7, #6]
 800861c:	85da      	strh	r2, [r3, #46]	@ 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800861e:	68fb      	ldr	r3, [r7, #12]
 8008620:	2200      	movs	r2, #0
 8008622:	645a      	str	r2, [r3, #68]	@ 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8008624:	68fb      	ldr	r3, [r7, #12]
 8008626:	2222      	movs	r2, #34	@ 0x22
 8008628:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 800862c:	68fb      	ldr	r3, [r7, #12]
 800862e:	691b      	ldr	r3, [r3, #16]
 8008630:	2b00      	cmp	r3, #0
 8008632:	d007      	beq.n	8008644 <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8008634:	68fb      	ldr	r3, [r7, #12]
 8008636:	681b      	ldr	r3, [r3, #0]
 8008638:	68da      	ldr	r2, [r3, #12]
 800863a:	68fb      	ldr	r3, [r7, #12]
 800863c:	681b      	ldr	r3, [r3, #0]
 800863e:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8008642:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8008644:	68fb      	ldr	r3, [r7, #12]
 8008646:	681b      	ldr	r3, [r3, #0]
 8008648:	695a      	ldr	r2, [r3, #20]
 800864a:	68fb      	ldr	r3, [r7, #12]
 800864c:	681b      	ldr	r3, [r3, #0]
 800864e:	f042 0201 	orr.w	r2, r2, #1
 8008652:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8008654:	68fb      	ldr	r3, [r7, #12]
 8008656:	681b      	ldr	r3, [r3, #0]
 8008658:	68da      	ldr	r2, [r3, #12]
 800865a:	68fb      	ldr	r3, [r7, #12]
 800865c:	681b      	ldr	r3, [r3, #0]
 800865e:	f042 0220 	orr.w	r2, r2, #32
 8008662:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8008664:	2300      	movs	r3, #0
}
 8008666:	4618      	mov	r0, r3
 8008668:	3714      	adds	r7, #20
 800866a:	46bd      	mov	sp, r7
 800866c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008670:	4770      	bx	lr

08008672 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8008672:	b480      	push	{r7}
 8008674:	b095      	sub	sp, #84	@ 0x54
 8008676:	af00      	add	r7, sp, #0
 8008678:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	681b      	ldr	r3, [r3, #0]
 800867e:	330c      	adds	r3, #12
 8008680:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008682:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008684:	e853 3f00 	ldrex	r3, [r3]
 8008688:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800868a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800868c:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008690:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	330c      	adds	r3, #12
 8008698:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800869a:	643a      	str	r2, [r7, #64]	@ 0x40
 800869c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800869e:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 80086a0:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 80086a2:	e841 2300 	strex	r3, r2, [r1]
 80086a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 80086a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80086aa:	2b00      	cmp	r3, #0
 80086ac:	d1e5      	bne.n	800867a <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 80086ae:	687b      	ldr	r3, [r7, #4]
 80086b0:	681b      	ldr	r3, [r3, #0]
 80086b2:	3314      	adds	r3, #20
 80086b4:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086b6:	6a3b      	ldr	r3, [r7, #32]
 80086b8:	e853 3f00 	ldrex	r3, [r3]
 80086bc:	61fb      	str	r3, [r7, #28]
   return(result);
 80086be:	69fb      	ldr	r3, [r7, #28]
 80086c0:	f023 0301 	bic.w	r3, r3, #1
 80086c4:	64bb      	str	r3, [r7, #72]	@ 0x48
 80086c6:	687b      	ldr	r3, [r7, #4]
 80086c8:	681b      	ldr	r3, [r3, #0]
 80086ca:	3314      	adds	r3, #20
 80086cc:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80086ce:	62fa      	str	r2, [r7, #44]	@ 0x2c
 80086d0:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80086d2:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80086d4:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 80086d6:	e841 2300 	strex	r3, r2, [r1]
 80086da:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 80086dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80086de:	2b00      	cmp	r3, #0
 80086e0:	d1e5      	bne.n	80086ae <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 80086e2:	687b      	ldr	r3, [r7, #4]
 80086e4:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80086e6:	2b01      	cmp	r3, #1
 80086e8:	d119      	bne.n	800871e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	330c      	adds	r3, #12
 80086f0:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80086f2:	68fb      	ldr	r3, [r7, #12]
 80086f4:	e853 3f00 	ldrex	r3, [r3]
 80086f8:	60bb      	str	r3, [r7, #8]
   return(result);
 80086fa:	68bb      	ldr	r3, [r7, #8]
 80086fc:	f023 0310 	bic.w	r3, r3, #16
 8008700:	647b      	str	r3, [r7, #68]	@ 0x44
 8008702:	687b      	ldr	r3, [r7, #4]
 8008704:	681b      	ldr	r3, [r3, #0]
 8008706:	330c      	adds	r3, #12
 8008708:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800870a:	61ba      	str	r2, [r7, #24]
 800870c:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800870e:	6979      	ldr	r1, [r7, #20]
 8008710:	69ba      	ldr	r2, [r7, #24]
 8008712:	e841 2300 	strex	r3, r2, [r1]
 8008716:	613b      	str	r3, [r7, #16]
   return(result);
 8008718:	693b      	ldr	r3, [r7, #16]
 800871a:	2b00      	cmp	r3, #0
 800871c:	d1e5      	bne.n	80086ea <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800871e:	687b      	ldr	r3, [r7, #4]
 8008720:	2220      	movs	r2, #32
 8008722:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008726:	687b      	ldr	r3, [r7, #4]
 8008728:	2200      	movs	r2, #0
 800872a:	631a      	str	r2, [r3, #48]	@ 0x30
}
 800872c:	bf00      	nop
 800872e:	3754      	adds	r7, #84	@ 0x54
 8008730:	46bd      	mov	sp, r7
 8008732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008736:	4770      	bx	lr

08008738 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008738:	b580      	push	{r7, lr}
 800873a:	b084      	sub	sp, #16
 800873c:	af00      	add	r7, sp, #0
 800873e:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8008740:	687b      	ldr	r3, [r7, #4]
 8008742:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008744:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8008746:	68fb      	ldr	r3, [r7, #12]
 8008748:	2200      	movs	r2, #0
 800874a:	85da      	strh	r2, [r3, #46]	@ 0x2e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800874c:	68f8      	ldr	r0, [r7, #12]
 800874e:	f7ff fee7 	bl	8008520 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008752:	bf00      	nop
 8008754:	3710      	adds	r7, #16
 8008756:	46bd      	mov	sp, r7
 8008758:	bd80      	pop	{r7, pc}

0800875a <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 800875a:	b480      	push	{r7}
 800875c:	b085      	sub	sp, #20
 800875e:	af00      	add	r7, sp, #0
 8008760:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8008762:	687b      	ldr	r3, [r7, #4]
 8008764:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8008768:	b2db      	uxtb	r3, r3
 800876a:	2b21      	cmp	r3, #33	@ 0x21
 800876c:	d13e      	bne.n	80087ec <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800876e:	687b      	ldr	r3, [r7, #4]
 8008770:	689b      	ldr	r3, [r3, #8]
 8008772:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008776:	d114      	bne.n	80087a2 <UART_Transmit_IT+0x48>
 8008778:	687b      	ldr	r3, [r7, #4]
 800877a:	691b      	ldr	r3, [r3, #16]
 800877c:	2b00      	cmp	r3, #0
 800877e:	d110      	bne.n	80087a2 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	6a1b      	ldr	r3, [r3, #32]
 8008784:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8008786:	68fb      	ldr	r3, [r7, #12]
 8008788:	881b      	ldrh	r3, [r3, #0]
 800878a:	461a      	mov	r2, r3
 800878c:	687b      	ldr	r3, [r7, #4]
 800878e:	681b      	ldr	r3, [r3, #0]
 8008790:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8008794:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8008796:	687b      	ldr	r3, [r7, #4]
 8008798:	6a1b      	ldr	r3, [r3, #32]
 800879a:	1c9a      	adds	r2, r3, #2
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	621a      	str	r2, [r3, #32]
 80087a0:	e008      	b.n	80087b4 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 80087a2:	687b      	ldr	r3, [r7, #4]
 80087a4:	6a1b      	ldr	r3, [r3, #32]
 80087a6:	1c59      	adds	r1, r3, #1
 80087a8:	687a      	ldr	r2, [r7, #4]
 80087aa:	6211      	str	r1, [r2, #32]
 80087ac:	781a      	ldrb	r2, [r3, #0]
 80087ae:	687b      	ldr	r3, [r7, #4]
 80087b0:	681b      	ldr	r3, [r3, #0]
 80087b2:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 80087b4:	687b      	ldr	r3, [r7, #4]
 80087b6:	8cdb      	ldrh	r3, [r3, #38]	@ 0x26
 80087b8:	b29b      	uxth	r3, r3
 80087ba:	3b01      	subs	r3, #1
 80087bc:	b29b      	uxth	r3, r3
 80087be:	687a      	ldr	r2, [r7, #4]
 80087c0:	4619      	mov	r1, r3
 80087c2:	84d1      	strh	r1, [r2, #38]	@ 0x26
 80087c4:	2b00      	cmp	r3, #0
 80087c6:	d10f      	bne.n	80087e8 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	681b      	ldr	r3, [r3, #0]
 80087cc:	68da      	ldr	r2, [r3, #12]
 80087ce:	687b      	ldr	r3, [r7, #4]
 80087d0:	681b      	ldr	r3, [r3, #0]
 80087d2:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 80087d6:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	681b      	ldr	r3, [r3, #0]
 80087dc:	68da      	ldr	r2, [r3, #12]
 80087de:	687b      	ldr	r3, [r7, #4]
 80087e0:	681b      	ldr	r3, [r3, #0]
 80087e2:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 80087e6:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 80087e8:	2300      	movs	r3, #0
 80087ea:	e000      	b.n	80087ee <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 80087ec:	2302      	movs	r3, #2
  }
}
 80087ee:	4618      	mov	r0, r3
 80087f0:	3714      	adds	r7, #20
 80087f2:	46bd      	mov	sp, r7
 80087f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087f8:	4770      	bx	lr

080087fa <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 80087fa:	b580      	push	{r7, lr}
 80087fc:	b082      	sub	sp, #8
 80087fe:	af00      	add	r7, sp, #0
 8008800:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8008802:	687b      	ldr	r3, [r7, #4]
 8008804:	681b      	ldr	r3, [r3, #0]
 8008806:	68da      	ldr	r2, [r3, #12]
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8008810:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008812:	687b      	ldr	r3, [r7, #4]
 8008814:	2220      	movs	r2, #32
 8008816:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800881a:	6878      	ldr	r0, [r7, #4]
 800881c:	f7ff fe76 	bl	800850c <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8008820:	2300      	movs	r3, #0
}
 8008822:	4618      	mov	r0, r3
 8008824:	3708      	adds	r7, #8
 8008826:	46bd      	mov	sp, r7
 8008828:	bd80      	pop	{r7, pc}

0800882a <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 800882a:	b580      	push	{r7, lr}
 800882c:	b08c      	sub	sp, #48	@ 0x30
 800882e:	af00      	add	r7, sp, #0
 8008830:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits = NULL;
 8008832:	2300      	movs	r3, #0
 8008834:	62fb      	str	r3, [r7, #44]	@ 0x2c
  uint16_t *pdata16bits = NULL;
 8008836:	2300      	movs	r3, #0
 8008838:	62bb      	str	r3, [r7, #40]	@ 0x28

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800883a:	687b      	ldr	r3, [r7, #4]
 800883c:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8008840:	b2db      	uxtb	r3, r3
 8008842:	2b22      	cmp	r3, #34	@ 0x22
 8008844:	f040 80aa 	bne.w	800899c <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8008848:	687b      	ldr	r3, [r7, #4]
 800884a:	689b      	ldr	r3, [r3, #8]
 800884c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8008850:	d115      	bne.n	800887e <UART_Receive_IT+0x54>
 8008852:	687b      	ldr	r3, [r7, #4]
 8008854:	691b      	ldr	r3, [r3, #16]
 8008856:	2b00      	cmp	r3, #0
 8008858:	d111      	bne.n	800887e <UART_Receive_IT+0x54>
    {
      /* Unused pdata8bits */
      UNUSED(pdata8bits);
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 800885a:	687b      	ldr	r3, [r7, #4]
 800885c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800885e:	62bb      	str	r3, [r7, #40]	@ 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	685b      	ldr	r3, [r3, #4]
 8008866:	b29b      	uxth	r3, r3
 8008868:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800886c:	b29a      	uxth	r2, r3
 800886e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8008870:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8008872:	687b      	ldr	r3, [r7, #4]
 8008874:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008876:	1c9a      	adds	r2, r3, #2
 8008878:	687b      	ldr	r3, [r7, #4]
 800887a:	629a      	str	r2, [r3, #40]	@ 0x28
 800887c:	e024      	b.n	80088c8 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 800887e:	687b      	ldr	r3, [r7, #4]
 8008880:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008882:	62fb      	str	r3, [r7, #44]	@ 0x2c
      /* Unused pdata16bits */
      UNUSED(pdata16bits);

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8008884:	687b      	ldr	r3, [r7, #4]
 8008886:	689b      	ldr	r3, [r3, #8]
 8008888:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800888c:	d007      	beq.n	800889e <UART_Receive_IT+0x74>
 800888e:	687b      	ldr	r3, [r7, #4]
 8008890:	689b      	ldr	r3, [r3, #8]
 8008892:	2b00      	cmp	r3, #0
 8008894:	d10a      	bne.n	80088ac <UART_Receive_IT+0x82>
 8008896:	687b      	ldr	r3, [r7, #4]
 8008898:	691b      	ldr	r3, [r3, #16]
 800889a:	2b00      	cmp	r3, #0
 800889c:	d106      	bne.n	80088ac <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 800889e:	687b      	ldr	r3, [r7, #4]
 80088a0:	681b      	ldr	r3, [r3, #0]
 80088a2:	685b      	ldr	r3, [r3, #4]
 80088a4:	b2da      	uxtb	r2, r3
 80088a6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088a8:	701a      	strb	r2, [r3, #0]
 80088aa:	e008      	b.n	80088be <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 80088ac:	687b      	ldr	r3, [r7, #4]
 80088ae:	681b      	ldr	r3, [r3, #0]
 80088b0:	685b      	ldr	r3, [r3, #4]
 80088b2:	b2db      	uxtb	r3, r3
 80088b4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80088b8:	b2da      	uxtb	r2, r3
 80088ba:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80088bc:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 80088be:	687b      	ldr	r3, [r7, #4]
 80088c0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80088c2:	1c5a      	adds	r2, r3, #1
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	629a      	str	r2, [r3, #40]	@ 0x28
    }

    if (--huart->RxXferCount == 0U)
 80088c8:	687b      	ldr	r3, [r7, #4]
 80088ca:	8ddb      	ldrh	r3, [r3, #46]	@ 0x2e
 80088cc:	b29b      	uxth	r3, r3
 80088ce:	3b01      	subs	r3, #1
 80088d0:	b29b      	uxth	r3, r3
 80088d2:	687a      	ldr	r2, [r7, #4]
 80088d4:	4619      	mov	r1, r3
 80088d6:	85d1      	strh	r1, [r2, #46]	@ 0x2e
 80088d8:	2b00      	cmp	r3, #0
 80088da:	d15d      	bne.n	8008998 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 80088dc:	687b      	ldr	r3, [r7, #4]
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	68da      	ldr	r2, [r3, #12]
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	681b      	ldr	r3, [r3, #0]
 80088e6:	f022 0220 	bic.w	r2, r2, #32
 80088ea:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 80088ec:	687b      	ldr	r3, [r7, #4]
 80088ee:	681b      	ldr	r3, [r3, #0]
 80088f0:	68da      	ldr	r2, [r3, #12]
 80088f2:	687b      	ldr	r3, [r7, #4]
 80088f4:	681b      	ldr	r3, [r3, #0]
 80088f6:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 80088fa:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 80088fc:	687b      	ldr	r3, [r7, #4]
 80088fe:	681b      	ldr	r3, [r3, #0]
 8008900:	695a      	ldr	r2, [r3, #20]
 8008902:	687b      	ldr	r3, [r7, #4]
 8008904:	681b      	ldr	r3, [r3, #0]
 8008906:	f022 0201 	bic.w	r2, r2, #1
 800890a:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800890c:	687b      	ldr	r3, [r7, #4]
 800890e:	2220      	movs	r2, #32
 8008910:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8008914:	687b      	ldr	r3, [r7, #4]
 8008916:	2200      	movs	r2, #0
 8008918:	635a      	str	r2, [r3, #52]	@ 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800891a:	687b      	ldr	r3, [r7, #4]
 800891c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800891e:	2b01      	cmp	r3, #1
 8008920:	d135      	bne.n	800898e <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008922:	687b      	ldr	r3, [r7, #4]
 8008924:	2200      	movs	r2, #0
 8008926:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008928:	687b      	ldr	r3, [r7, #4]
 800892a:	681b      	ldr	r3, [r3, #0]
 800892c:	330c      	adds	r3, #12
 800892e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008930:	697b      	ldr	r3, [r7, #20]
 8008932:	e853 3f00 	ldrex	r3, [r3]
 8008936:	613b      	str	r3, [r7, #16]
   return(result);
 8008938:	693b      	ldr	r3, [r7, #16]
 800893a:	f023 0310 	bic.w	r3, r3, #16
 800893e:	627b      	str	r3, [r7, #36]	@ 0x24
 8008940:	687b      	ldr	r3, [r7, #4]
 8008942:	681b      	ldr	r3, [r3, #0]
 8008944:	330c      	adds	r3, #12
 8008946:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8008948:	623a      	str	r2, [r7, #32]
 800894a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800894c:	69f9      	ldr	r1, [r7, #28]
 800894e:	6a3a      	ldr	r2, [r7, #32]
 8008950:	e841 2300 	strex	r3, r2, [r1]
 8008954:	61bb      	str	r3, [r7, #24]
   return(result);
 8008956:	69bb      	ldr	r3, [r7, #24]
 8008958:	2b00      	cmp	r3, #0
 800895a:	d1e5      	bne.n	8008928 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	681b      	ldr	r3, [r3, #0]
 8008962:	f003 0310 	and.w	r3, r3, #16
 8008966:	2b10      	cmp	r3, #16
 8008968:	d10a      	bne.n	8008980 <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 800896a:	2300      	movs	r3, #0
 800896c:	60fb      	str	r3, [r7, #12]
 800896e:	687b      	ldr	r3, [r7, #4]
 8008970:	681b      	ldr	r3, [r3, #0]
 8008972:	681b      	ldr	r3, [r3, #0]
 8008974:	60fb      	str	r3, [r7, #12]
 8008976:	687b      	ldr	r3, [r7, #4]
 8008978:	681b      	ldr	r3, [r3, #0]
 800897a:	685b      	ldr	r3, [r3, #4]
 800897c:	60fb      	str	r3, [r7, #12]
 800897e:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8008980:	687b      	ldr	r3, [r7, #4]
 8008982:	8d9b      	ldrh	r3, [r3, #44]	@ 0x2c
 8008984:	4619      	mov	r1, r3
 8008986:	6878      	ldr	r0, [r7, #4]
 8008988:	f7ff fdd4 	bl	8008534 <HAL_UARTEx_RxEventCallback>
 800898c:	e002      	b.n	8008994 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800898e:	6878      	ldr	r0, [r7, #4]
 8008990:	f7f9 fa78 	bl	8001e84 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8008994:	2300      	movs	r3, #0
 8008996:	e002      	b.n	800899e <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8008998:	2300      	movs	r3, #0
 800899a:	e000      	b.n	800899e <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800899c:	2302      	movs	r3, #2
  }
}
 800899e:	4618      	mov	r0, r3
 80089a0:	3730      	adds	r7, #48	@ 0x30
 80089a2:	46bd      	mov	sp, r7
 80089a4:	bd80      	pop	{r7, pc}
	...

080089a8 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 80089a8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80089ac:	b0c0      	sub	sp, #256	@ 0x100
 80089ae:	af00      	add	r7, sp, #0
 80089b0:	f8c7 00f4 	str.w	r0, [r7, #244]	@ 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 80089b4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	691b      	ldr	r3, [r3, #16]
 80089bc:	f423 5040 	bic.w	r0, r3, #12288	@ 0x3000
 80089c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089c4:	68d9      	ldr	r1, [r3, #12]
 80089c6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089ca:	681a      	ldr	r2, [r3, #0]
 80089cc:	ea40 0301 	orr.w	r3, r0, r1
 80089d0:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 80089d2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089d6:	689a      	ldr	r2, [r3, #8]
 80089d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089dc:	691b      	ldr	r3, [r3, #16]
 80089de:	431a      	orrs	r2, r3
 80089e0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089e4:	695b      	ldr	r3, [r3, #20]
 80089e6:	431a      	orrs	r2, r3
 80089e8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089ec:	69db      	ldr	r3, [r3, #28]
 80089ee:	4313      	orrs	r3, r2
 80089f0:	f8c7 30f8 	str.w	r3, [r7, #248]	@ 0xf8
  MODIFY_REG(huart->Instance->CR1,
 80089f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 80089f8:	681b      	ldr	r3, [r3, #0]
 80089fa:	68db      	ldr	r3, [r3, #12]
 80089fc:	f423 4116 	bic.w	r1, r3, #38400	@ 0x9600
 8008a00:	f021 010c 	bic.w	r1, r1, #12
 8008a04:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a08:	681a      	ldr	r2, [r3, #0]
 8008a0a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	@ 0xf8
 8008a0e:	430b      	orrs	r3, r1
 8008a10:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 8008a12:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a16:	681b      	ldr	r3, [r3, #0]
 8008a18:	695b      	ldr	r3, [r3, #20]
 8008a1a:	f423 7040 	bic.w	r0, r3, #768	@ 0x300
 8008a1e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a22:	6999      	ldr	r1, [r3, #24]
 8008a24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a28:	681a      	ldr	r2, [r3, #0]
 8008a2a:	ea40 0301 	orr.w	r3, r0, r1
 8008a2e:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 8008a30:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a34:	681a      	ldr	r2, [r3, #0]
 8008a36:	4b8f      	ldr	r3, [pc, #572]	@ (8008c74 <UART_SetConfig+0x2cc>)
 8008a38:	429a      	cmp	r2, r3
 8008a3a:	d005      	beq.n	8008a48 <UART_SetConfig+0xa0>
 8008a3c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a40:	681a      	ldr	r2, [r3, #0]
 8008a42:	4b8d      	ldr	r3, [pc, #564]	@ (8008c78 <UART_SetConfig+0x2d0>)
 8008a44:	429a      	cmp	r2, r3
 8008a46:	d104      	bne.n	8008a52 <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 8008a48:	f7fe f896 	bl	8006b78 <HAL_RCC_GetPCLK2Freq>
 8008a4c:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
 8008a50:	e003      	b.n	8008a5a <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 8008a52:	f7fe f87d 	bl	8006b50 <HAL_RCC_GetPCLK1Freq>
 8008a56:	f8c7 00fc 	str.w	r0, [r7, #252]	@ 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8008a5a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008a5e:	69db      	ldr	r3, [r3, #28]
 8008a60:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8008a64:	f040 810c 	bne.w	8008c80 <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8008a68:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008a6c:	2200      	movs	r2, #0
 8008a6e:	f8c7 30e8 	str.w	r3, [r7, #232]	@ 0xe8
 8008a72:	f8c7 20ec 	str.w	r2, [r7, #236]	@ 0xec
 8008a76:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	@ 0xe8
 8008a7a:	4622      	mov	r2, r4
 8008a7c:	462b      	mov	r3, r5
 8008a7e:	1891      	adds	r1, r2, r2
 8008a80:	65b9      	str	r1, [r7, #88]	@ 0x58
 8008a82:	415b      	adcs	r3, r3
 8008a84:	65fb      	str	r3, [r7, #92]	@ 0x5c
 8008a86:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	@ 0x58
 8008a8a:	4621      	mov	r1, r4
 8008a8c:	eb12 0801 	adds.w	r8, r2, r1
 8008a90:	4629      	mov	r1, r5
 8008a92:	eb43 0901 	adc.w	r9, r3, r1
 8008a96:	f04f 0200 	mov.w	r2, #0
 8008a9a:	f04f 0300 	mov.w	r3, #0
 8008a9e:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8008aa2:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8008aa6:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8008aaa:	4690      	mov	r8, r2
 8008aac:	4699      	mov	r9, r3
 8008aae:	4623      	mov	r3, r4
 8008ab0:	eb18 0303 	adds.w	r3, r8, r3
 8008ab4:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
 8008ab8:	462b      	mov	r3, r5
 8008aba:	eb49 0303 	adc.w	r3, r9, r3
 8008abe:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
 8008ac2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008ac6:	685b      	ldr	r3, [r3, #4]
 8008ac8:	2200      	movs	r2, #0
 8008aca:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
 8008ace:	f8c7 20dc 	str.w	r2, [r7, #220]	@ 0xdc
 8008ad2:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	@ 0xd8
 8008ad6:	460b      	mov	r3, r1
 8008ad8:	18db      	adds	r3, r3, r3
 8008ada:	653b      	str	r3, [r7, #80]	@ 0x50
 8008adc:	4613      	mov	r3, r2
 8008ade:	eb42 0303 	adc.w	r3, r2, r3
 8008ae2:	657b      	str	r3, [r7, #84]	@ 0x54
 8008ae4:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	@ 0x50
 8008ae8:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	@ 0xe0
 8008aec:	f7f8 f8dc 	bl	8000ca8 <__aeabi_uldivmod>
 8008af0:	4602      	mov	r2, r0
 8008af2:	460b      	mov	r3, r1
 8008af4:	4b61      	ldr	r3, [pc, #388]	@ (8008c7c <UART_SetConfig+0x2d4>)
 8008af6:	fba3 2302 	umull	r2, r3, r3, r2
 8008afa:	095b      	lsrs	r3, r3, #5
 8008afc:	011c      	lsls	r4, r3, #4
 8008afe:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008b02:	2200      	movs	r2, #0
 8008b04:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8008b08:	f8c7 20d4 	str.w	r2, [r7, #212]	@ 0xd4
 8008b0c:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	@ 0xd0
 8008b10:	4642      	mov	r2, r8
 8008b12:	464b      	mov	r3, r9
 8008b14:	1891      	adds	r1, r2, r2
 8008b16:	64b9      	str	r1, [r7, #72]	@ 0x48
 8008b18:	415b      	adcs	r3, r3
 8008b1a:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008b1c:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	@ 0x48
 8008b20:	4641      	mov	r1, r8
 8008b22:	eb12 0a01 	adds.w	sl, r2, r1
 8008b26:	4649      	mov	r1, r9
 8008b28:	eb43 0b01 	adc.w	fp, r3, r1
 8008b2c:	f04f 0200 	mov.w	r2, #0
 8008b30:	f04f 0300 	mov.w	r3, #0
 8008b34:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 8008b38:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 8008b3c:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 8008b40:	4692      	mov	sl, r2
 8008b42:	469b      	mov	fp, r3
 8008b44:	4643      	mov	r3, r8
 8008b46:	eb1a 0303 	adds.w	r3, sl, r3
 8008b4a:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8008b4e:	464b      	mov	r3, r9
 8008b50:	eb4b 0303 	adc.w	r3, fp, r3
 8008b54:	f8c7 30cc 	str.w	r3, [r7, #204]	@ 0xcc
 8008b58:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008b5c:	685b      	ldr	r3, [r3, #4]
 8008b5e:	2200      	movs	r2, #0
 8008b60:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8008b64:	f8c7 20c4 	str.w	r2, [r7, #196]	@ 0xc4
 8008b68:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	@ 0xc0
 8008b6c:	460b      	mov	r3, r1
 8008b6e:	18db      	adds	r3, r3, r3
 8008b70:	643b      	str	r3, [r7, #64]	@ 0x40
 8008b72:	4613      	mov	r3, r2
 8008b74:	eb42 0303 	adc.w	r3, r2, r3
 8008b78:	647b      	str	r3, [r7, #68]	@ 0x44
 8008b7a:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	@ 0x40
 8008b7e:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	@ 0xc8
 8008b82:	f7f8 f891 	bl	8000ca8 <__aeabi_uldivmod>
 8008b86:	4602      	mov	r2, r0
 8008b88:	460b      	mov	r3, r1
 8008b8a:	4611      	mov	r1, r2
 8008b8c:	4b3b      	ldr	r3, [pc, #236]	@ (8008c7c <UART_SetConfig+0x2d4>)
 8008b8e:	fba3 2301 	umull	r2, r3, r3, r1
 8008b92:	095b      	lsrs	r3, r3, #5
 8008b94:	2264      	movs	r2, #100	@ 0x64
 8008b96:	fb02 f303 	mul.w	r3, r2, r3
 8008b9a:	1acb      	subs	r3, r1, r3
 8008b9c:	00db      	lsls	r3, r3, #3
 8008b9e:	f103 0232 	add.w	r2, r3, #50	@ 0x32
 8008ba2:	4b36      	ldr	r3, [pc, #216]	@ (8008c7c <UART_SetConfig+0x2d4>)
 8008ba4:	fba3 2302 	umull	r2, r3, r3, r2
 8008ba8:	095b      	lsrs	r3, r3, #5
 8008baa:	005b      	lsls	r3, r3, #1
 8008bac:	f403 73f8 	and.w	r3, r3, #496	@ 0x1f0
 8008bb0:	441c      	add	r4, r3
 8008bb2:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008bb6:	2200      	movs	r2, #0
 8008bb8:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8008bbc:	f8c7 20bc 	str.w	r2, [r7, #188]	@ 0xbc
 8008bc0:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	@ 0xb8
 8008bc4:	4642      	mov	r2, r8
 8008bc6:	464b      	mov	r3, r9
 8008bc8:	1891      	adds	r1, r2, r2
 8008bca:	63b9      	str	r1, [r7, #56]	@ 0x38
 8008bcc:	415b      	adcs	r3, r3
 8008bce:	63fb      	str	r3, [r7, #60]	@ 0x3c
 8008bd0:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	@ 0x38
 8008bd4:	4641      	mov	r1, r8
 8008bd6:	1851      	adds	r1, r2, r1
 8008bd8:	6339      	str	r1, [r7, #48]	@ 0x30
 8008bda:	4649      	mov	r1, r9
 8008bdc:	414b      	adcs	r3, r1
 8008bde:	637b      	str	r3, [r7, #52]	@ 0x34
 8008be0:	f04f 0200 	mov.w	r2, #0
 8008be4:	f04f 0300 	mov.w	r3, #0
 8008be8:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	@ 0x30
 8008bec:	4659      	mov	r1, fp
 8008bee:	00cb      	lsls	r3, r1, #3
 8008bf0:	4651      	mov	r1, sl
 8008bf2:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008bf6:	4651      	mov	r1, sl
 8008bf8:	00ca      	lsls	r2, r1, #3
 8008bfa:	4610      	mov	r0, r2
 8008bfc:	4619      	mov	r1, r3
 8008bfe:	4603      	mov	r3, r0
 8008c00:	4642      	mov	r2, r8
 8008c02:	189b      	adds	r3, r3, r2
 8008c04:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8008c08:	464b      	mov	r3, r9
 8008c0a:	460a      	mov	r2, r1
 8008c0c:	eb42 0303 	adc.w	r3, r2, r3
 8008c10:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8008c14:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c18:	685b      	ldr	r3, [r3, #4]
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
 8008c20:	f8c7 20ac 	str.w	r2, [r7, #172]	@ 0xac
 8008c24:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	@ 0xa8
 8008c28:	460b      	mov	r3, r1
 8008c2a:	18db      	adds	r3, r3, r3
 8008c2c:	62bb      	str	r3, [r7, #40]	@ 0x28
 8008c2e:	4613      	mov	r3, r2
 8008c30:	eb42 0303 	adc.w	r3, r2, r3
 8008c34:	62fb      	str	r3, [r7, #44]	@ 0x2c
 8008c36:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	@ 0x28
 8008c3a:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	@ 0xb0
 8008c3e:	f7f8 f833 	bl	8000ca8 <__aeabi_uldivmod>
 8008c42:	4602      	mov	r2, r0
 8008c44:	460b      	mov	r3, r1
 8008c46:	4b0d      	ldr	r3, [pc, #52]	@ (8008c7c <UART_SetConfig+0x2d4>)
 8008c48:	fba3 1302 	umull	r1, r3, r3, r2
 8008c4c:	095b      	lsrs	r3, r3, #5
 8008c4e:	2164      	movs	r1, #100	@ 0x64
 8008c50:	fb01 f303 	mul.w	r3, r1, r3
 8008c54:	1ad3      	subs	r3, r2, r3
 8008c56:	00db      	lsls	r3, r3, #3
 8008c58:	3332      	adds	r3, #50	@ 0x32
 8008c5a:	4a08      	ldr	r2, [pc, #32]	@ (8008c7c <UART_SetConfig+0x2d4>)
 8008c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8008c60:	095b      	lsrs	r3, r3, #5
 8008c62:	f003 0207 	and.w	r2, r3, #7
 8008c66:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008c6a:	681b      	ldr	r3, [r3, #0]
 8008c6c:	4422      	add	r2, r4
 8008c6e:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 8008c70:	e106      	b.n	8008e80 <UART_SetConfig+0x4d8>
 8008c72:	bf00      	nop
 8008c74:	40011000 	.word	0x40011000
 8008c78:	40011400 	.word	0x40011400
 8008c7c:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 8008c80:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008c84:	2200      	movs	r2, #0
 8008c86:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
 8008c8a:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8008c8e:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	@ 0xa0
 8008c92:	4642      	mov	r2, r8
 8008c94:	464b      	mov	r3, r9
 8008c96:	1891      	adds	r1, r2, r2
 8008c98:	6239      	str	r1, [r7, #32]
 8008c9a:	415b      	adcs	r3, r3
 8008c9c:	627b      	str	r3, [r7, #36]	@ 0x24
 8008c9e:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 8008ca2:	4641      	mov	r1, r8
 8008ca4:	1854      	adds	r4, r2, r1
 8008ca6:	4649      	mov	r1, r9
 8008ca8:	eb43 0501 	adc.w	r5, r3, r1
 8008cac:	f04f 0200 	mov.w	r2, #0
 8008cb0:	f04f 0300 	mov.w	r3, #0
 8008cb4:	00eb      	lsls	r3, r5, #3
 8008cb6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8008cba:	00e2      	lsls	r2, r4, #3
 8008cbc:	4614      	mov	r4, r2
 8008cbe:	461d      	mov	r5, r3
 8008cc0:	4643      	mov	r3, r8
 8008cc2:	18e3      	adds	r3, r4, r3
 8008cc4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 8008cc8:	464b      	mov	r3, r9
 8008cca:	eb45 0303 	adc.w	r3, r5, r3
 8008cce:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 8008cd2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008cd6:	685b      	ldr	r3, [r3, #4]
 8008cd8:	2200      	movs	r2, #0
 8008cda:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 8008cde:	f8c7 2094 	str.w	r2, [r7, #148]	@ 0x94
 8008ce2:	f04f 0200 	mov.w	r2, #0
 8008ce6:	f04f 0300 	mov.w	r3, #0
 8008cea:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	@ 0x90
 8008cee:	4629      	mov	r1, r5
 8008cf0:	008b      	lsls	r3, r1, #2
 8008cf2:	4621      	mov	r1, r4
 8008cf4:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008cf8:	4621      	mov	r1, r4
 8008cfa:	008a      	lsls	r2, r1, #2
 8008cfc:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	@ 0x98
 8008d00:	f7f7 ffd2 	bl	8000ca8 <__aeabi_uldivmod>
 8008d04:	4602      	mov	r2, r0
 8008d06:	460b      	mov	r3, r1
 8008d08:	4b60      	ldr	r3, [pc, #384]	@ (8008e8c <UART_SetConfig+0x4e4>)
 8008d0a:	fba3 2302 	umull	r2, r3, r3, r2
 8008d0e:	095b      	lsrs	r3, r3, #5
 8008d10:	011c      	lsls	r4, r3, #4
 8008d12:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008d16:	2200      	movs	r2, #0
 8008d18:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 8008d1c:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8008d20:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	@ 0x88
 8008d24:	4642      	mov	r2, r8
 8008d26:	464b      	mov	r3, r9
 8008d28:	1891      	adds	r1, r2, r2
 8008d2a:	61b9      	str	r1, [r7, #24]
 8008d2c:	415b      	adcs	r3, r3
 8008d2e:	61fb      	str	r3, [r7, #28]
 8008d30:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8008d34:	4641      	mov	r1, r8
 8008d36:	1851      	adds	r1, r2, r1
 8008d38:	6139      	str	r1, [r7, #16]
 8008d3a:	4649      	mov	r1, r9
 8008d3c:	414b      	adcs	r3, r1
 8008d3e:	617b      	str	r3, [r7, #20]
 8008d40:	f04f 0200 	mov.w	r2, #0
 8008d44:	f04f 0300 	mov.w	r3, #0
 8008d48:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8008d4c:	4659      	mov	r1, fp
 8008d4e:	00cb      	lsls	r3, r1, #3
 8008d50:	4651      	mov	r1, sl
 8008d52:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008d56:	4651      	mov	r1, sl
 8008d58:	00ca      	lsls	r2, r1, #3
 8008d5a:	4610      	mov	r0, r2
 8008d5c:	4619      	mov	r1, r3
 8008d5e:	4603      	mov	r3, r0
 8008d60:	4642      	mov	r2, r8
 8008d62:	189b      	adds	r3, r3, r2
 8008d64:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 8008d68:	464b      	mov	r3, r9
 8008d6a:	460a      	mov	r2, r1
 8008d6c:	eb42 0303 	adc.w	r3, r2, r3
 8008d70:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 8008d74:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008d78:	685b      	ldr	r3, [r3, #4]
 8008d7a:	2200      	movs	r2, #0
 8008d7c:	67bb      	str	r3, [r7, #120]	@ 0x78
 8008d7e:	67fa      	str	r2, [r7, #124]	@ 0x7c
 8008d80:	f04f 0200 	mov.w	r2, #0
 8008d84:	f04f 0300 	mov.w	r3, #0
 8008d88:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	@ 0x78
 8008d8c:	4649      	mov	r1, r9
 8008d8e:	008b      	lsls	r3, r1, #2
 8008d90:	4641      	mov	r1, r8
 8008d92:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008d96:	4641      	mov	r1, r8
 8008d98:	008a      	lsls	r2, r1, #2
 8008d9a:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	@ 0x80
 8008d9e:	f7f7 ff83 	bl	8000ca8 <__aeabi_uldivmod>
 8008da2:	4602      	mov	r2, r0
 8008da4:	460b      	mov	r3, r1
 8008da6:	4611      	mov	r1, r2
 8008da8:	4b38      	ldr	r3, [pc, #224]	@ (8008e8c <UART_SetConfig+0x4e4>)
 8008daa:	fba3 2301 	umull	r2, r3, r3, r1
 8008dae:	095b      	lsrs	r3, r3, #5
 8008db0:	2264      	movs	r2, #100	@ 0x64
 8008db2:	fb02 f303 	mul.w	r3, r2, r3
 8008db6:	1acb      	subs	r3, r1, r3
 8008db8:	011b      	lsls	r3, r3, #4
 8008dba:	3332      	adds	r3, #50	@ 0x32
 8008dbc:	4a33      	ldr	r2, [pc, #204]	@ (8008e8c <UART_SetConfig+0x4e4>)
 8008dbe:	fba2 2303 	umull	r2, r3, r2, r3
 8008dc2:	095b      	lsrs	r3, r3, #5
 8008dc4:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008dc8:	441c      	add	r4, r3
 8008dca:	f8d7 30fc 	ldr.w	r3, [r7, #252]	@ 0xfc
 8008dce:	2200      	movs	r2, #0
 8008dd0:	673b      	str	r3, [r7, #112]	@ 0x70
 8008dd2:	677a      	str	r2, [r7, #116]	@ 0x74
 8008dd4:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	@ 0x70
 8008dd8:	4642      	mov	r2, r8
 8008dda:	464b      	mov	r3, r9
 8008ddc:	1891      	adds	r1, r2, r2
 8008dde:	60b9      	str	r1, [r7, #8]
 8008de0:	415b      	adcs	r3, r3
 8008de2:	60fb      	str	r3, [r7, #12]
 8008de4:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8008de8:	4641      	mov	r1, r8
 8008dea:	1851      	adds	r1, r2, r1
 8008dec:	6039      	str	r1, [r7, #0]
 8008dee:	4649      	mov	r1, r9
 8008df0:	414b      	adcs	r3, r1
 8008df2:	607b      	str	r3, [r7, #4]
 8008df4:	f04f 0200 	mov.w	r2, #0
 8008df8:	f04f 0300 	mov.w	r3, #0
 8008dfc:	e9d7 ab00 	ldrd	sl, fp, [r7]
 8008e00:	4659      	mov	r1, fp
 8008e02:	00cb      	lsls	r3, r1, #3
 8008e04:	4651      	mov	r1, sl
 8008e06:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8008e0a:	4651      	mov	r1, sl
 8008e0c:	00ca      	lsls	r2, r1, #3
 8008e0e:	4610      	mov	r0, r2
 8008e10:	4619      	mov	r1, r3
 8008e12:	4603      	mov	r3, r0
 8008e14:	4642      	mov	r2, r8
 8008e16:	189b      	adds	r3, r3, r2
 8008e18:	66bb      	str	r3, [r7, #104]	@ 0x68
 8008e1a:	464b      	mov	r3, r9
 8008e1c:	460a      	mov	r2, r1
 8008e1e:	eb42 0303 	adc.w	r3, r2, r3
 8008e22:	66fb      	str	r3, [r7, #108]	@ 0x6c
 8008e24:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e28:	685b      	ldr	r3, [r3, #4]
 8008e2a:	2200      	movs	r2, #0
 8008e2c:	663b      	str	r3, [r7, #96]	@ 0x60
 8008e2e:	667a      	str	r2, [r7, #100]	@ 0x64
 8008e30:	f04f 0200 	mov.w	r2, #0
 8008e34:	f04f 0300 	mov.w	r3, #0
 8008e38:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	@ 0x60
 8008e3c:	4649      	mov	r1, r9
 8008e3e:	008b      	lsls	r3, r1, #2
 8008e40:	4641      	mov	r1, r8
 8008e42:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8008e46:	4641      	mov	r1, r8
 8008e48:	008a      	lsls	r2, r1, #2
 8008e4a:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	@ 0x68
 8008e4e:	f7f7 ff2b 	bl	8000ca8 <__aeabi_uldivmod>
 8008e52:	4602      	mov	r2, r0
 8008e54:	460b      	mov	r3, r1
 8008e56:	4b0d      	ldr	r3, [pc, #52]	@ (8008e8c <UART_SetConfig+0x4e4>)
 8008e58:	fba3 1302 	umull	r1, r3, r3, r2
 8008e5c:	095b      	lsrs	r3, r3, #5
 8008e5e:	2164      	movs	r1, #100	@ 0x64
 8008e60:	fb01 f303 	mul.w	r3, r1, r3
 8008e64:	1ad3      	subs	r3, r2, r3
 8008e66:	011b      	lsls	r3, r3, #4
 8008e68:	3332      	adds	r3, #50	@ 0x32
 8008e6a:	4a08      	ldr	r2, [pc, #32]	@ (8008e8c <UART_SetConfig+0x4e4>)
 8008e6c:	fba2 2303 	umull	r2, r3, r2, r3
 8008e70:	095b      	lsrs	r3, r3, #5
 8008e72:	f003 020f 	and.w	r2, r3, #15
 8008e76:	f8d7 30f4 	ldr.w	r3, [r7, #244]	@ 0xf4
 8008e7a:	681b      	ldr	r3, [r3, #0]
 8008e7c:	4422      	add	r2, r4
 8008e7e:	609a      	str	r2, [r3, #8]
}
 8008e80:	bf00      	nop
 8008e82:	f507 7780 	add.w	r7, r7, #256	@ 0x100
 8008e86:	46bd      	mov	sp, r7
 8008e88:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008e8c:	51eb851f 	.word	0x51eb851f

08008e90 <FSMC_NORSRAM_Init>:
  * @param  Init Pointer to NORSRAM Initialization structure
  * @retval HAL status
  */
HAL_StatusTypeDef  FSMC_NORSRAM_Init(FSMC_NORSRAM_TypeDef *Device,
                                     const FSMC_NORSRAM_InitTypeDef *Init)
{
 8008e90:	b480      	push	{r7}
 8008e92:	b087      	sub	sp, #28
 8008e94:	af00      	add	r7, sp, #0
 8008e96:	6078      	str	r0, [r7, #4]
 8008e98:	6039      	str	r1, [r7, #0]
  assert_param(IS_FSMC_WRITE_FIFO(Init->WriteFifo));
#endif /* FSMC_BCR1_WFDIS */
  assert_param(IS_FSMC_PAGESIZE(Init->PageSize));

  /* Disable NORSRAM Device */
  __FSMC_NORSRAM_DISABLE(Device, Init->NSBank);
 8008e9a:	683b      	ldr	r3, [r7, #0]
 8008e9c:	681a      	ldr	r2, [r3, #0]
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8008ea4:	683a      	ldr	r2, [r7, #0]
 8008ea6:	6812      	ldr	r2, [r2, #0]
 8008ea8:	f023 0101 	bic.w	r1, r3, #1
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

  /* Set NORSRAM device control parameters */
  if (Init->MemoryType == FSMC_MEMORY_TYPE_NOR)
 8008eb2:	683b      	ldr	r3, [r7, #0]
 8008eb4:	689b      	ldr	r3, [r3, #8]
 8008eb6:	2b08      	cmp	r3, #8
 8008eb8:	d102      	bne.n	8008ec0 <FSMC_NORSRAM_Init+0x30>
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_ENABLE;
 8008eba:	2340      	movs	r3, #64	@ 0x40
 8008ebc:	617b      	str	r3, [r7, #20]
 8008ebe:	e001      	b.n	8008ec4 <FSMC_NORSRAM_Init+0x34>
  }
  else
  {
    flashaccess = FSMC_NORSRAM_FLASH_ACCESS_DISABLE;
 8008ec0:	2300      	movs	r3, #0
 8008ec2:	617b      	str	r3, [r7, #20]
  }

  btcr_reg = (flashaccess                   | \
              Init->DataAddressMux          | \
 8008ec4:	683b      	ldr	r3, [r7, #0]
 8008ec6:	685a      	ldr	r2, [r3, #4]
  btcr_reg = (flashaccess                   | \
 8008ec8:	697b      	ldr	r3, [r7, #20]
 8008eca:	431a      	orrs	r2, r3
              Init->MemoryType              | \
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	689b      	ldr	r3, [r3, #8]
              Init->DataAddressMux          | \
 8008ed0:	431a      	orrs	r2, r3
              Init->MemoryDataWidth         | \
 8008ed2:	683b      	ldr	r3, [r7, #0]
 8008ed4:	68db      	ldr	r3, [r3, #12]
              Init->MemoryType              | \
 8008ed6:	431a      	orrs	r2, r3
              Init->BurstAccessMode         | \
 8008ed8:	683b      	ldr	r3, [r7, #0]
 8008eda:	691b      	ldr	r3, [r3, #16]
              Init->MemoryDataWidth         | \
 8008edc:	431a      	orrs	r2, r3
              Init->WaitSignalPolarity      | \
 8008ede:	683b      	ldr	r3, [r7, #0]
 8008ee0:	695b      	ldr	r3, [r3, #20]
              Init->BurstAccessMode         | \
 8008ee2:	431a      	orrs	r2, r3
              Init->WaitSignalActive        | \
 8008ee4:	683b      	ldr	r3, [r7, #0]
 8008ee6:	69db      	ldr	r3, [r3, #28]
              Init->WaitSignalPolarity      | \
 8008ee8:	431a      	orrs	r2, r3
              Init->WriteOperation          | \
 8008eea:	683b      	ldr	r3, [r7, #0]
 8008eec:	6a1b      	ldr	r3, [r3, #32]
              Init->WaitSignalActive        | \
 8008eee:	431a      	orrs	r2, r3
              Init->WaitSignal              | \
 8008ef0:	683b      	ldr	r3, [r7, #0]
 8008ef2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
              Init->WriteOperation          | \
 8008ef4:	431a      	orrs	r2, r3
              Init->ExtendedMode            | \
 8008ef6:	683b      	ldr	r3, [r7, #0]
 8008ef8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
              Init->WaitSignal              | \
 8008efa:	431a      	orrs	r2, r3
              Init->AsynchronousWait        | \
 8008efc:	683b      	ldr	r3, [r7, #0]
 8008efe:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
              Init->ExtendedMode            | \
 8008f00:	431a      	orrs	r2, r3
              Init->WriteBurst);
 8008f02:	683b      	ldr	r3, [r7, #0]
 8008f04:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
  btcr_reg = (flashaccess                   | \
 8008f06:	4313      	orrs	r3, r2
 8008f08:	613b      	str	r3, [r7, #16]

#if defined(FSMC_BCR1_WRAPMOD)
  btcr_reg |= Init->WrapMode;
 8008f0a:	683b      	ldr	r3, [r7, #0]
 8008f0c:	699b      	ldr	r3, [r3, #24]
 8008f0e:	693a      	ldr	r2, [r7, #16]
 8008f10:	4313      	orrs	r3, r2
 8008f12:	613b      	str	r3, [r7, #16]
  btcr_reg |= Init->ContinuousClock;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  btcr_reg |= Init->WriteFifo;
#endif /* FSMC_BCR1_WFDIS */
  btcr_reg |= Init->PageSize;
 8008f14:	683b      	ldr	r3, [r7, #0]
 8008f16:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008f18:	693a      	ldr	r2, [r7, #16]
 8008f1a:	4313      	orrs	r3, r2
 8008f1c:	613b      	str	r3, [r7, #16]

  mask = (FSMC_BCR1_MBKEN                |
 8008f1e:	4b10      	ldr	r3, [pc, #64]	@ (8008f60 <FSMC_NORSRAM_Init+0xd0>)
 8008f20:	60fb      	str	r3, [r7, #12]
          FSMC_BCR1_EXTMOD               |
          FSMC_BCR1_ASYNCWAIT            |
          FSMC_BCR1_CBURSTRW);

#if defined(FSMC_BCR1_WRAPMOD)
  mask |= FSMC_BCR1_WRAPMOD;
 8008f22:	68fb      	ldr	r3, [r7, #12]
 8008f24:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8008f28:	60fb      	str	r3, [r7, #12]
  mask |= FSMC_BCR1_CCLKEN;
#endif /* FSMC_BCR1_CCLKEN */
#if defined(FSMC_BCR1_WFDIS)
  mask |= FSMC_BCR1_WFDIS;
#endif /* FSMC_BCR1_WFDIS */
  mask |= FSMC_BCR1_CPSIZE;
 8008f2a:	68fb      	ldr	r3, [r7, #12]
 8008f2c:	f443 23e0 	orr.w	r3, r3, #458752	@ 0x70000
 8008f30:	60fb      	str	r3, [r7, #12]

  MODIFY_REG(Device->BTCR[Init->NSBank], mask, btcr_reg);
 8008f32:	683b      	ldr	r3, [r7, #0]
 8008f34:	681a      	ldr	r2, [r3, #0]
 8008f36:	687b      	ldr	r3, [r7, #4]
 8008f38:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008f3c:	68fb      	ldr	r3, [r7, #12]
 8008f3e:	43db      	mvns	r3, r3
 8008f40:	ea02 0103 	and.w	r1, r2, r3
 8008f44:	683b      	ldr	r3, [r7, #0]
 8008f46:	681a      	ldr	r2, [r3, #0]
 8008f48:	693b      	ldr	r3, [r7, #16]
 8008f4a:	4319      	orrs	r1, r3
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    /* Configure Write FIFO mode when Write Fifo is enabled for bank2..4 */
    SET_BIT(Device->BTCR[FSMC_NORSRAM_BANK1], (uint32_t)(Init->WriteFifo));
  }
#endif /* FSMC_BCR1_WFDIS */

  return HAL_OK;
 8008f52:	2300      	movs	r3, #0
}
 8008f54:	4618      	mov	r0, r3
 8008f56:	371c      	adds	r7, #28
 8008f58:	46bd      	mov	sp, r7
 8008f5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f5e:	4770      	bx	lr
 8008f60:	0008fb7f 	.word	0x0008fb7f

08008f64 <FSMC_NORSRAM_Timing_Init>:
  * @param  Bank NORSRAM bank number
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Timing_Init(FSMC_NORSRAM_TypeDef *Device,
                                           const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank)
{
 8008f64:	b480      	push	{r7}
 8008f66:	b085      	sub	sp, #20
 8008f68:	af00      	add	r7, sp, #0
 8008f6a:	60f8      	str	r0, [r7, #12]
 8008f6c:	60b9      	str	r1, [r7, #8]
 8008f6e:	607a      	str	r2, [r7, #4]
  assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
  assert_param(IS_FSMC_NORSRAM_BANK(Bank));

  /* Set FSMC_NORSRAM device timing parameters */
  Device->BTCR[Bank + 1U] =
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8008f70:	68bb      	ldr	r3, [r7, #8]
 8008f72:	681a      	ldr	r2, [r3, #0]
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8008f74:	68bb      	ldr	r3, [r7, #8]
 8008f76:	685b      	ldr	r3, [r3, #4]
 8008f78:	011b      	lsls	r3, r3, #4
    (Timing->AddressSetupTime << FSMC_BTR1_ADDSET_Pos) |
 8008f7a:	431a      	orrs	r2, r3
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8008f7c:	68bb      	ldr	r3, [r7, #8]
 8008f7e:	689b      	ldr	r3, [r3, #8]
 8008f80:	021b      	lsls	r3, r3, #8
    (Timing->AddressHoldTime << FSMC_BTR1_ADDHLD_Pos) |
 8008f82:	431a      	orrs	r2, r3
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8008f84:	68bb      	ldr	r3, [r7, #8]
 8008f86:	68db      	ldr	r3, [r3, #12]
 8008f88:	041b      	lsls	r3, r3, #16
    (Timing->DataSetupTime << FSMC_BTR1_DATAST_Pos) |
 8008f8a:	431a      	orrs	r2, r3
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8008f8c:	68bb      	ldr	r3, [r7, #8]
 8008f8e:	691b      	ldr	r3, [r3, #16]
 8008f90:	3b01      	subs	r3, #1
 8008f92:	051b      	lsls	r3, r3, #20
    (Timing->BusTurnAroundDuration << FSMC_BTR1_BUSTURN_Pos) |
 8008f94:	431a      	orrs	r2, r3
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8008f96:	68bb      	ldr	r3, [r7, #8]
 8008f98:	695b      	ldr	r3, [r3, #20]
 8008f9a:	3b02      	subs	r3, #2
 8008f9c:	061b      	lsls	r3, r3, #24
    ((Timing->CLKDivision - 1U) << FSMC_BTR1_CLKDIV_Pos) |
 8008f9e:	ea42 0103 	orr.w	r1, r2, r3
    Timing->AccessMode;
 8008fa2:	68bb      	ldr	r3, [r7, #8]
 8008fa4:	699b      	ldr	r3, [r3, #24]
  Device->BTCR[Bank + 1U] =
 8008fa6:	687a      	ldr	r2, [r7, #4]
 8008fa8:	3201      	adds	r2, #1
    ((Timing->DataLatency - 2U) << FSMC_BTR1_DATLAT_Pos) |
 8008faa:	4319      	orrs	r1, r3
  Device->BTCR[Bank + 1U] =
 8008fac:	68fb      	ldr	r3, [r7, #12]
 8008fae:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    tmpr |= (uint32_t)(((Timing->CLKDivision) - 1U) << FSMC_BTR1_CLKDIV_Pos);
    MODIFY_REG(Device->BTCR[FSMC_NORSRAM_BANK1 + 1U], FSMC_BTR1_CLKDIV, tmpr);
  }

#endif /* FSMC_BCR1_CCLKEN */
  return HAL_OK;
 8008fb2:	2300      	movs	r3, #0
}
 8008fb4:	4618      	mov	r0, r3
 8008fb6:	3714      	adds	r7, #20
 8008fb8:	46bd      	mov	sp, r7
 8008fba:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008fbe:	4770      	bx	lr

08008fc0 <FSMC_NORSRAM_Extended_Timing_Init>:
  * @retval HAL status
  */
HAL_StatusTypeDef FSMC_NORSRAM_Extended_Timing_Init(FSMC_NORSRAM_EXTENDED_TypeDef *Device,
                                                    const FSMC_NORSRAM_TimingTypeDef *Timing, uint32_t Bank,
                                                    uint32_t ExtendedMode)
{
 8008fc0:	b480      	push	{r7}
 8008fc2:	b085      	sub	sp, #20
 8008fc4:	af00      	add	r7, sp, #0
 8008fc6:	60f8      	str	r0, [r7, #12]
 8008fc8:	60b9      	str	r1, [r7, #8]
 8008fca:	607a      	str	r2, [r7, #4]
 8008fcc:	603b      	str	r3, [r7, #0]
  /* Check the parameters */
  assert_param(IS_FSMC_EXTENDED_MODE(ExtendedMode));

  /* Set NORSRAM device timing register for write configuration, if extended mode is used */
  if (ExtendedMode == FSMC_EXTENDED_MODE_ENABLE)
 8008fce:	683b      	ldr	r3, [r7, #0]
 8008fd0:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8008fd4:	d11d      	bne.n	8009012 <FSMC_NORSRAM_Extended_Timing_Init+0x52>
    assert_param(IS_FSMC_TURNAROUND_TIME(Timing->BusTurnAroundDuration));
    assert_param(IS_FSMC_ACCESS_MODE(Timing->AccessMode));
    assert_param(IS_FSMC_NORSRAM_BANK(Bank));

    /* Set NORSRAM device timing register for write configuration, if extended mode is used */
    MODIFY_REG(Device->BWTR[Bank], BWTR_CLEAR_MASK, (Timing->AddressSetupTime                                    |
 8008fd6:	68fb      	ldr	r3, [r7, #12]
 8008fd8:	687a      	ldr	r2, [r7, #4]
 8008fda:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8008fde:	4b13      	ldr	r3, [pc, #76]	@ (800902c <FSMC_NORSRAM_Extended_Timing_Init+0x6c>)
 8008fe0:	4013      	ands	r3, r2
 8008fe2:	68ba      	ldr	r2, [r7, #8]
 8008fe4:	6811      	ldr	r1, [r2, #0]
 8008fe6:	68ba      	ldr	r2, [r7, #8]
 8008fe8:	6852      	ldr	r2, [r2, #4]
 8008fea:	0112      	lsls	r2, r2, #4
 8008fec:	4311      	orrs	r1, r2
 8008fee:	68ba      	ldr	r2, [r7, #8]
 8008ff0:	6892      	ldr	r2, [r2, #8]
 8008ff2:	0212      	lsls	r2, r2, #8
 8008ff4:	4311      	orrs	r1, r2
 8008ff6:	68ba      	ldr	r2, [r7, #8]
 8008ff8:	6992      	ldr	r2, [r2, #24]
 8008ffa:	4311      	orrs	r1, r2
 8008ffc:	68ba      	ldr	r2, [r7, #8]
 8008ffe:	68d2      	ldr	r2, [r2, #12]
 8009000:	0412      	lsls	r2, r2, #16
 8009002:	430a      	orrs	r2, r1
 8009004:	ea43 0102 	orr.w	r1, r3, r2
 8009008:	68fb      	ldr	r3, [r7, #12]
 800900a:	687a      	ldr	r2, [r7, #4]
 800900c:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
 8009010:	e005      	b.n	800901e <FSMC_NORSRAM_Extended_Timing_Init+0x5e>
                                                     Timing->AccessMode                                          |
                                                     ((Timing->BusTurnAroundDuration)  << FSMC_BWTR1_BUSTURN_Pos)));
  }
  else
  {
    Device->BWTR[Bank] = 0x0FFFFFFFU;
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	687a      	ldr	r2, [r7, #4]
 8009016:	f06f 4170 	mvn.w	r1, #4026531840	@ 0xf0000000
 800901a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  }

  return HAL_OK;
 800901e:	2300      	movs	r3, #0
}
 8009020:	4618      	mov	r0, r3
 8009022:	3714      	adds	r7, #20
 8009024:	46bd      	mov	sp, r7
 8009026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800902a:	4770      	bx	lr
 800902c:	cff00000 	.word	0xcff00000

08009030 <USB_CoreInit>:
  * @param  cfg pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_CoreInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009030:	b084      	sub	sp, #16
 8009032:	b580      	push	{r7, lr}
 8009034:	b084      	sub	sp, #16
 8009036:	af00      	add	r7, sp, #0
 8009038:	6078      	str	r0, [r7, #4]
 800903a:	f107 001c 	add.w	r0, r7, #28
 800903e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret;
  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 8009042:	f897 3021 	ldrb.w	r3, [r7, #33]	@ 0x21
 8009046:	2b01      	cmp	r3, #1
 8009048:	d123      	bne.n	8009092 <USB_CoreInit+0x62>
  {
    USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 800904a:	687b      	ldr	r3, [r7, #4]
 800904c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800904e:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	639a      	str	r2, [r3, #56]	@ 0x38

    /* Init The ULPI Interface */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_TSDPS | USB_OTG_GUSBCFG_ULPIFSLS | USB_OTG_GUSBCFG_PHYSEL);
 8009056:	687b      	ldr	r3, [r7, #4]
 8009058:	68db      	ldr	r3, [r3, #12]
 800905a:	f423 0384 	bic.w	r3, r3, #4325376	@ 0x420000
 800905e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8009062:	687a      	ldr	r2, [r7, #4]
 8009064:	60d3      	str	r3, [r2, #12]

    /* Select vbus source */
    USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_ULPIEVBUSD | USB_OTG_GUSBCFG_ULPIEVBUSI);
 8009066:	687b      	ldr	r3, [r7, #4]
 8009068:	68db      	ldr	r3, [r3, #12]
 800906a:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 800906e:	687b      	ldr	r3, [r7, #4]
 8009070:	60da      	str	r2, [r3, #12]
    if (cfg.use_external_vbus == 1U)
 8009072:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 8009076:	2b01      	cmp	r3, #1
 8009078:	d105      	bne.n	8009086 <USB_CoreInit+0x56>
    {
      USBx->GUSBCFG |= USB_OTG_GUSBCFG_ULPIEVBUSD;
 800907a:	687b      	ldr	r3, [r7, #4]
 800907c:	68db      	ldr	r3, [r3, #12]
 800907e:	f443 1280 	orr.w	r2, r3, #1048576	@ 0x100000
 8009082:	687b      	ldr	r3, [r7, #4]
 8009084:	60da      	str	r2, [r3, #12]
    }

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 8009086:	6878      	ldr	r0, [r7, #4]
 8009088:	f001 fae8 	bl	800a65c <USB_CoreReset>
 800908c:	4603      	mov	r3, r0
 800908e:	73fb      	strb	r3, [r7, #15]
 8009090:	e01b      	b.n	80090ca <USB_CoreInit+0x9a>
  }
  else /* FS interface (embedded Phy) */
  {
    /* Select FS Embedded PHY */
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_PHYSEL;
 8009092:	687b      	ldr	r3, [r7, #4]
 8009094:	68db      	ldr	r3, [r3, #12]
 8009096:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 800909a:	687b      	ldr	r3, [r7, #4]
 800909c:	60da      	str	r2, [r3, #12]

    /* Reset after a PHY select */
    ret = USB_CoreReset(USBx);
 800909e:	6878      	ldr	r0, [r7, #4]
 80090a0:	f001 fadc 	bl	800a65c <USB_CoreReset>
 80090a4:	4603      	mov	r3, r0
 80090a6:	73fb      	strb	r3, [r7, #15]

    if (cfg.battery_charging_enable == 0U)
 80090a8:	f897 3025 	ldrb.w	r3, [r7, #37]	@ 0x25
 80090ac:	2b00      	cmp	r3, #0
 80090ae:	d106      	bne.n	80090be <USB_CoreInit+0x8e>
    {
      /* Activate the USB Transceiver */
      USBx->GCCFG |= USB_OTG_GCCFG_PWRDWN;
 80090b0:	687b      	ldr	r3, [r7, #4]
 80090b2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090b4:	f443 3280 	orr.w	r2, r3, #65536	@ 0x10000
 80090b8:	687b      	ldr	r3, [r7, #4]
 80090ba:	639a      	str	r2, [r3, #56]	@ 0x38
 80090bc:	e005      	b.n	80090ca <USB_CoreInit+0x9a>
    }
    else
    {
      /* Deactivate the USB Transceiver */
      USBx->GCCFG &= ~(USB_OTG_GCCFG_PWRDWN);
 80090be:	687b      	ldr	r3, [r7, #4]
 80090c0:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80090c2:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 80090c6:	687b      	ldr	r3, [r7, #4]
 80090c8:	639a      	str	r2, [r3, #56]	@ 0x38
    }
  }

  if (cfg.dma_enable == 1U)
 80090ca:	7fbb      	ldrb	r3, [r7, #30]
 80090cc:	2b01      	cmp	r3, #1
 80090ce:	d10b      	bne.n	80090e8 <USB_CoreInit+0xb8>
  {
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_HBSTLEN_2;
 80090d0:	687b      	ldr	r3, [r7, #4]
 80090d2:	689b      	ldr	r3, [r3, #8]
 80090d4:	f043 0206 	orr.w	r2, r3, #6
 80090d8:	687b      	ldr	r3, [r7, #4]
 80090da:	609a      	str	r2, [r3, #8]
    USBx->GAHBCFG |= USB_OTG_GAHBCFG_DMAEN;
 80090dc:	687b      	ldr	r3, [r7, #4]
 80090de:	689b      	ldr	r3, [r3, #8]
 80090e0:	f043 0220 	orr.w	r2, r3, #32
 80090e4:	687b      	ldr	r3, [r7, #4]
 80090e6:	609a      	str	r2, [r3, #8]
  }

  return ret;
 80090e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80090ea:	4618      	mov	r0, r3
 80090ec:	3710      	adds	r7, #16
 80090ee:	46bd      	mov	sp, r7
 80090f0:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80090f4:	b004      	add	sp, #16
 80090f6:	4770      	bx	lr

080090f8 <USB_SetTurnaroundTime>:
  * @param  hclk: AHB clock frequency
  * @retval USB turnaround time In PHY Clocks number
  */
HAL_StatusTypeDef USB_SetTurnaroundTime(USB_OTG_GlobalTypeDef *USBx,
                                        uint32_t hclk, uint8_t speed)
{
 80090f8:	b480      	push	{r7}
 80090fa:	b087      	sub	sp, #28
 80090fc:	af00      	add	r7, sp, #0
 80090fe:	60f8      	str	r0, [r7, #12]
 8009100:	60b9      	str	r1, [r7, #8]
 8009102:	4613      	mov	r3, r2
 8009104:	71fb      	strb	r3, [r7, #7]

  /* The USBTRD is configured according to the tables below, depending on AHB frequency
  used by application. In the low AHB frequency range it is used to stretch enough the USB response
  time to IN tokens, the USB turnaround time, so to compensate for the longer AHB read access
  latency to the Data FIFO */
  if (speed == USBD_FS_SPEED)
 8009106:	79fb      	ldrb	r3, [r7, #7]
 8009108:	2b02      	cmp	r3, #2
 800910a:	d165      	bne.n	80091d8 <USB_SetTurnaroundTime+0xe0>
  {
    if ((hclk >= 14200000U) && (hclk < 15000000U))
 800910c:	68bb      	ldr	r3, [r7, #8]
 800910e:	4a41      	ldr	r2, [pc, #260]	@ (8009214 <USB_SetTurnaroundTime+0x11c>)
 8009110:	4293      	cmp	r3, r2
 8009112:	d906      	bls.n	8009122 <USB_SetTurnaroundTime+0x2a>
 8009114:	68bb      	ldr	r3, [r7, #8]
 8009116:	4a40      	ldr	r2, [pc, #256]	@ (8009218 <USB_SetTurnaroundTime+0x120>)
 8009118:	4293      	cmp	r3, r2
 800911a:	d202      	bcs.n	8009122 <USB_SetTurnaroundTime+0x2a>
    {
      /* hclk Clock Range between 14.2-15 MHz */
      UsbTrd = 0xFU;
 800911c:	230f      	movs	r3, #15
 800911e:	617b      	str	r3, [r7, #20]
 8009120:	e062      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 15000000U) && (hclk < 16000000U))
 8009122:	68bb      	ldr	r3, [r7, #8]
 8009124:	4a3c      	ldr	r2, [pc, #240]	@ (8009218 <USB_SetTurnaroundTime+0x120>)
 8009126:	4293      	cmp	r3, r2
 8009128:	d306      	bcc.n	8009138 <USB_SetTurnaroundTime+0x40>
 800912a:	68bb      	ldr	r3, [r7, #8]
 800912c:	4a3b      	ldr	r2, [pc, #236]	@ (800921c <USB_SetTurnaroundTime+0x124>)
 800912e:	4293      	cmp	r3, r2
 8009130:	d202      	bcs.n	8009138 <USB_SetTurnaroundTime+0x40>
    {
      /* hclk Clock Range between 15-16 MHz */
      UsbTrd = 0xEU;
 8009132:	230e      	movs	r3, #14
 8009134:	617b      	str	r3, [r7, #20]
 8009136:	e057      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 16000000U) && (hclk < 17200000U))
 8009138:	68bb      	ldr	r3, [r7, #8]
 800913a:	4a38      	ldr	r2, [pc, #224]	@ (800921c <USB_SetTurnaroundTime+0x124>)
 800913c:	4293      	cmp	r3, r2
 800913e:	d306      	bcc.n	800914e <USB_SetTurnaroundTime+0x56>
 8009140:	68bb      	ldr	r3, [r7, #8]
 8009142:	4a37      	ldr	r2, [pc, #220]	@ (8009220 <USB_SetTurnaroundTime+0x128>)
 8009144:	4293      	cmp	r3, r2
 8009146:	d202      	bcs.n	800914e <USB_SetTurnaroundTime+0x56>
    {
      /* hclk Clock Range between 16-17.2 MHz */
      UsbTrd = 0xDU;
 8009148:	230d      	movs	r3, #13
 800914a:	617b      	str	r3, [r7, #20]
 800914c:	e04c      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 17200000U) && (hclk < 18500000U))
 800914e:	68bb      	ldr	r3, [r7, #8]
 8009150:	4a33      	ldr	r2, [pc, #204]	@ (8009220 <USB_SetTurnaroundTime+0x128>)
 8009152:	4293      	cmp	r3, r2
 8009154:	d306      	bcc.n	8009164 <USB_SetTurnaroundTime+0x6c>
 8009156:	68bb      	ldr	r3, [r7, #8]
 8009158:	4a32      	ldr	r2, [pc, #200]	@ (8009224 <USB_SetTurnaroundTime+0x12c>)
 800915a:	4293      	cmp	r3, r2
 800915c:	d802      	bhi.n	8009164 <USB_SetTurnaroundTime+0x6c>
    {
      /* hclk Clock Range between 17.2-18.5 MHz */
      UsbTrd = 0xCU;
 800915e:	230c      	movs	r3, #12
 8009160:	617b      	str	r3, [r7, #20]
 8009162:	e041      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 18500000U) && (hclk < 20000000U))
 8009164:	68bb      	ldr	r3, [r7, #8]
 8009166:	4a2f      	ldr	r2, [pc, #188]	@ (8009224 <USB_SetTurnaroundTime+0x12c>)
 8009168:	4293      	cmp	r3, r2
 800916a:	d906      	bls.n	800917a <USB_SetTurnaroundTime+0x82>
 800916c:	68bb      	ldr	r3, [r7, #8]
 800916e:	4a2e      	ldr	r2, [pc, #184]	@ (8009228 <USB_SetTurnaroundTime+0x130>)
 8009170:	4293      	cmp	r3, r2
 8009172:	d802      	bhi.n	800917a <USB_SetTurnaroundTime+0x82>
    {
      /* hclk Clock Range between 18.5-20 MHz */
      UsbTrd = 0xBU;
 8009174:	230b      	movs	r3, #11
 8009176:	617b      	str	r3, [r7, #20]
 8009178:	e036      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 20000000U) && (hclk < 21800000U))
 800917a:	68bb      	ldr	r3, [r7, #8]
 800917c:	4a2a      	ldr	r2, [pc, #168]	@ (8009228 <USB_SetTurnaroundTime+0x130>)
 800917e:	4293      	cmp	r3, r2
 8009180:	d906      	bls.n	8009190 <USB_SetTurnaroundTime+0x98>
 8009182:	68bb      	ldr	r3, [r7, #8]
 8009184:	4a29      	ldr	r2, [pc, #164]	@ (800922c <USB_SetTurnaroundTime+0x134>)
 8009186:	4293      	cmp	r3, r2
 8009188:	d802      	bhi.n	8009190 <USB_SetTurnaroundTime+0x98>
    {
      /* hclk Clock Range between 20-21.8 MHz */
      UsbTrd = 0xAU;
 800918a:	230a      	movs	r3, #10
 800918c:	617b      	str	r3, [r7, #20]
 800918e:	e02b      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 21800000U) && (hclk < 24000000U))
 8009190:	68bb      	ldr	r3, [r7, #8]
 8009192:	4a26      	ldr	r2, [pc, #152]	@ (800922c <USB_SetTurnaroundTime+0x134>)
 8009194:	4293      	cmp	r3, r2
 8009196:	d906      	bls.n	80091a6 <USB_SetTurnaroundTime+0xae>
 8009198:	68bb      	ldr	r3, [r7, #8]
 800919a:	4a25      	ldr	r2, [pc, #148]	@ (8009230 <USB_SetTurnaroundTime+0x138>)
 800919c:	4293      	cmp	r3, r2
 800919e:	d202      	bcs.n	80091a6 <USB_SetTurnaroundTime+0xae>
    {
      /* hclk Clock Range between 21.8-24 MHz */
      UsbTrd = 0x9U;
 80091a0:	2309      	movs	r3, #9
 80091a2:	617b      	str	r3, [r7, #20]
 80091a4:	e020      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 24000000U) && (hclk < 27700000U))
 80091a6:	68bb      	ldr	r3, [r7, #8]
 80091a8:	4a21      	ldr	r2, [pc, #132]	@ (8009230 <USB_SetTurnaroundTime+0x138>)
 80091aa:	4293      	cmp	r3, r2
 80091ac:	d306      	bcc.n	80091bc <USB_SetTurnaroundTime+0xc4>
 80091ae:	68bb      	ldr	r3, [r7, #8]
 80091b0:	4a20      	ldr	r2, [pc, #128]	@ (8009234 <USB_SetTurnaroundTime+0x13c>)
 80091b2:	4293      	cmp	r3, r2
 80091b4:	d802      	bhi.n	80091bc <USB_SetTurnaroundTime+0xc4>
    {
      /* hclk Clock Range between 24-27.7 MHz */
      UsbTrd = 0x8U;
 80091b6:	2308      	movs	r3, #8
 80091b8:	617b      	str	r3, [r7, #20]
 80091ba:	e015      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else if ((hclk >= 27700000U) && (hclk < 32000000U))
 80091bc:	68bb      	ldr	r3, [r7, #8]
 80091be:	4a1d      	ldr	r2, [pc, #116]	@ (8009234 <USB_SetTurnaroundTime+0x13c>)
 80091c0:	4293      	cmp	r3, r2
 80091c2:	d906      	bls.n	80091d2 <USB_SetTurnaroundTime+0xda>
 80091c4:	68bb      	ldr	r3, [r7, #8]
 80091c6:	4a1c      	ldr	r2, [pc, #112]	@ (8009238 <USB_SetTurnaroundTime+0x140>)
 80091c8:	4293      	cmp	r3, r2
 80091ca:	d202      	bcs.n	80091d2 <USB_SetTurnaroundTime+0xda>
    {
      /* hclk Clock Range between 27.7-32 MHz */
      UsbTrd = 0x7U;
 80091cc:	2307      	movs	r3, #7
 80091ce:	617b      	str	r3, [r7, #20]
 80091d0:	e00a      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
    else /* if(hclk >= 32000000) */
    {
      /* hclk Clock Range between 32-200 MHz */
      UsbTrd = 0x6U;
 80091d2:	2306      	movs	r3, #6
 80091d4:	617b      	str	r3, [r7, #20]
 80091d6:	e007      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
    }
  }
  else if (speed == USBD_HS_SPEED)
 80091d8:	79fb      	ldrb	r3, [r7, #7]
 80091da:	2b00      	cmp	r3, #0
 80091dc:	d102      	bne.n	80091e4 <USB_SetTurnaroundTime+0xec>
  {
    UsbTrd = USBD_HS_TRDT_VALUE;
 80091de:	2309      	movs	r3, #9
 80091e0:	617b      	str	r3, [r7, #20]
 80091e2:	e001      	b.n	80091e8 <USB_SetTurnaroundTime+0xf0>
  }
  else
  {
    UsbTrd = USBD_DEFAULT_TRDT_VALUE;
 80091e4:	2309      	movs	r3, #9
 80091e6:	617b      	str	r3, [r7, #20]
  }

  USBx->GUSBCFG &= ~USB_OTG_GUSBCFG_TRDT;
 80091e8:	68fb      	ldr	r3, [r7, #12]
 80091ea:	68db      	ldr	r3, [r3, #12]
 80091ec:	f423 5270 	bic.w	r2, r3, #15360	@ 0x3c00
 80091f0:	68fb      	ldr	r3, [r7, #12]
 80091f2:	60da      	str	r2, [r3, #12]
  USBx->GUSBCFG |= (uint32_t)((UsbTrd << 10) & USB_OTG_GUSBCFG_TRDT);
 80091f4:	68fb      	ldr	r3, [r7, #12]
 80091f6:	68da      	ldr	r2, [r3, #12]
 80091f8:	697b      	ldr	r3, [r7, #20]
 80091fa:	029b      	lsls	r3, r3, #10
 80091fc:	f403 5370 	and.w	r3, r3, #15360	@ 0x3c00
 8009200:	431a      	orrs	r2, r3
 8009202:	68fb      	ldr	r3, [r7, #12]
 8009204:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8009206:	2300      	movs	r3, #0
}
 8009208:	4618      	mov	r0, r3
 800920a:	371c      	adds	r7, #28
 800920c:	46bd      	mov	sp, r7
 800920e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009212:	4770      	bx	lr
 8009214:	00d8acbf 	.word	0x00d8acbf
 8009218:	00e4e1c0 	.word	0x00e4e1c0
 800921c:	00f42400 	.word	0x00f42400
 8009220:	01067380 	.word	0x01067380
 8009224:	011a499f 	.word	0x011a499f
 8009228:	01312cff 	.word	0x01312cff
 800922c:	014ca43f 	.word	0x014ca43f
 8009230:	016e3600 	.word	0x016e3600
 8009234:	01a6ab1f 	.word	0x01a6ab1f
 8009238:	01e84800 	.word	0x01e84800

0800923c <USB_EnableGlobalInt>:
  *         Enables the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EnableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800923c:	b480      	push	{r7}
 800923e:	b083      	sub	sp, #12
 8009240:	af00      	add	r7, sp, #0
 8009242:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG |= USB_OTG_GAHBCFG_GINT;
 8009244:	687b      	ldr	r3, [r7, #4]
 8009246:	689b      	ldr	r3, [r3, #8]
 8009248:	f043 0201 	orr.w	r2, r3, #1
 800924c:	687b      	ldr	r3, [r7, #4]
 800924e:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009250:	2300      	movs	r3, #0
}
 8009252:	4618      	mov	r0, r3
 8009254:	370c      	adds	r7, #12
 8009256:	46bd      	mov	sp, r7
 8009258:	f85d 7b04 	ldr.w	r7, [sp], #4
 800925c:	4770      	bx	lr

0800925e <USB_DisableGlobalInt>:
  *         Disable the controller's Global Int in the AHB Config reg
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DisableGlobalInt(USB_OTG_GlobalTypeDef *USBx)
{
 800925e:	b480      	push	{r7}
 8009260:	b083      	sub	sp, #12
 8009262:	af00      	add	r7, sp, #0
 8009264:	6078      	str	r0, [r7, #4]
  USBx->GAHBCFG &= ~USB_OTG_GAHBCFG_GINT;
 8009266:	687b      	ldr	r3, [r7, #4]
 8009268:	689b      	ldr	r3, [r3, #8]
 800926a:	f023 0201 	bic.w	r2, r3, #1
 800926e:	687b      	ldr	r3, [r7, #4]
 8009270:	609a      	str	r2, [r3, #8]
  return HAL_OK;
 8009272:	2300      	movs	r3, #0
}
 8009274:	4618      	mov	r0, r3
 8009276:	370c      	adds	r7, #12
 8009278:	46bd      	mov	sp, r7
 800927a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800927e:	4770      	bx	lr

08009280 <USB_SetCurrentMode>:
  *            @arg USB_DEVICE_MODE Peripheral mode
  *            @arg USB_HOST_MODE Host mode
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetCurrentMode(USB_OTG_GlobalTypeDef *USBx, USB_OTG_ModeTypeDef mode)
{
 8009280:	b580      	push	{r7, lr}
 8009282:	b084      	sub	sp, #16
 8009284:	af00      	add	r7, sp, #0
 8009286:	6078      	str	r0, [r7, #4]
 8009288:	460b      	mov	r3, r1
 800928a:	70fb      	strb	r3, [r7, #3]
  uint32_t ms = 0U;
 800928c:	2300      	movs	r3, #0
 800928e:	60fb      	str	r3, [r7, #12]

  USBx->GUSBCFG &= ~(USB_OTG_GUSBCFG_FHMOD | USB_OTG_GUSBCFG_FDMOD);
 8009290:	687b      	ldr	r3, [r7, #4]
 8009292:	68db      	ldr	r3, [r3, #12]
 8009294:	f023 42c0 	bic.w	r2, r3, #1610612736	@ 0x60000000
 8009298:	687b      	ldr	r3, [r7, #4]
 800929a:	60da      	str	r2, [r3, #12]

  if (mode == USB_HOST_MODE)
 800929c:	78fb      	ldrb	r3, [r7, #3]
 800929e:	2b01      	cmp	r3, #1
 80092a0:	d115      	bne.n	80092ce <USB_SetCurrentMode+0x4e>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FHMOD;
 80092a2:	687b      	ldr	r3, [r7, #4]
 80092a4:	68db      	ldr	r3, [r3, #12]
 80092a6:	f043 5200 	orr.w	r2, r3, #536870912	@ 0x20000000
 80092aa:	687b      	ldr	r3, [r7, #4]
 80092ac:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80092ae:	200a      	movs	r0, #10
 80092b0:	f7fa fee4 	bl	800407c <HAL_Delay>
      ms += 10U;
 80092b4:	68fb      	ldr	r3, [r7, #12]
 80092b6:	330a      	adds	r3, #10
 80092b8:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_HOST_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80092ba:	6878      	ldr	r0, [r7, #4]
 80092bc:	f001 f93f 	bl	800a53e <USB_GetMode>
 80092c0:	4603      	mov	r3, r0
 80092c2:	2b01      	cmp	r3, #1
 80092c4:	d01e      	beq.n	8009304 <USB_SetCurrentMode+0x84>
 80092c6:	68fb      	ldr	r3, [r7, #12]
 80092c8:	2bc7      	cmp	r3, #199	@ 0xc7
 80092ca:	d9f0      	bls.n	80092ae <USB_SetCurrentMode+0x2e>
 80092cc:	e01a      	b.n	8009304 <USB_SetCurrentMode+0x84>
  }
  else if (mode == USB_DEVICE_MODE)
 80092ce:	78fb      	ldrb	r3, [r7, #3]
 80092d0:	2b00      	cmp	r3, #0
 80092d2:	d115      	bne.n	8009300 <USB_SetCurrentMode+0x80>
  {
    USBx->GUSBCFG |= USB_OTG_GUSBCFG_FDMOD;
 80092d4:	687b      	ldr	r3, [r7, #4]
 80092d6:	68db      	ldr	r3, [r3, #12]
 80092d8:	f043 4280 	orr.w	r2, r3, #1073741824	@ 0x40000000
 80092dc:	687b      	ldr	r3, [r7, #4]
 80092de:	60da      	str	r2, [r3, #12]

    do
    {
      HAL_Delay(10U);
 80092e0:	200a      	movs	r0, #10
 80092e2:	f7fa fecb 	bl	800407c <HAL_Delay>
      ms += 10U;
 80092e6:	68fb      	ldr	r3, [r7, #12]
 80092e8:	330a      	adds	r3, #10
 80092ea:	60fb      	str	r3, [r7, #12]
    } while ((USB_GetMode(USBx) != (uint32_t)USB_DEVICE_MODE) && (ms < HAL_USB_CURRENT_MODE_MAX_DELAY_MS));
 80092ec:	6878      	ldr	r0, [r7, #4]
 80092ee:	f001 f926 	bl	800a53e <USB_GetMode>
 80092f2:	4603      	mov	r3, r0
 80092f4:	2b00      	cmp	r3, #0
 80092f6:	d005      	beq.n	8009304 <USB_SetCurrentMode+0x84>
 80092f8:	68fb      	ldr	r3, [r7, #12]
 80092fa:	2bc7      	cmp	r3, #199	@ 0xc7
 80092fc:	d9f0      	bls.n	80092e0 <USB_SetCurrentMode+0x60>
 80092fe:	e001      	b.n	8009304 <USB_SetCurrentMode+0x84>
  }
  else
  {
    return HAL_ERROR;
 8009300:	2301      	movs	r3, #1
 8009302:	e005      	b.n	8009310 <USB_SetCurrentMode+0x90>
  }

  if (ms == HAL_USB_CURRENT_MODE_MAX_DELAY_MS)
 8009304:	68fb      	ldr	r3, [r7, #12]
 8009306:	2bc8      	cmp	r3, #200	@ 0xc8
 8009308:	d101      	bne.n	800930e <USB_SetCurrentMode+0x8e>
  {
    return HAL_ERROR;
 800930a:	2301      	movs	r3, #1
 800930c:	e000      	b.n	8009310 <USB_SetCurrentMode+0x90>
  }

  return HAL_OK;
 800930e:	2300      	movs	r3, #0
}
 8009310:	4618      	mov	r0, r3
 8009312:	3710      	adds	r7, #16
 8009314:	46bd      	mov	sp, r7
 8009316:	bd80      	pop	{r7, pc}

08009318 <USB_DevInit>:
  * @param  cfg   pointer to a USB_OTG_CfgTypeDef structure that contains
  *         the configuration information for the specified USBx peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevInit(USB_OTG_GlobalTypeDef *USBx, USB_OTG_CfgTypeDef cfg)
{
 8009318:	b084      	sub	sp, #16
 800931a:	b580      	push	{r7, lr}
 800931c:	b086      	sub	sp, #24
 800931e:	af00      	add	r7, sp, #0
 8009320:	6078      	str	r0, [r7, #4]
 8009322:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 8009326:	e880 000e 	stmia.w	r0, {r1, r2, r3}
  HAL_StatusTypeDef ret = HAL_OK;
 800932a:	2300      	movs	r3, #0
 800932c:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800932e:	687b      	ldr	r3, [r7, #4]
 8009330:	60fb      	str	r3, [r7, #12]
  uint32_t i;

  for (i = 0U; i < 15U; i++)
 8009332:	2300      	movs	r3, #0
 8009334:	613b      	str	r3, [r7, #16]
 8009336:	e009      	b.n	800934c <USB_DevInit+0x34>
  {
    USBx->DIEPTXF[i] = 0U;
 8009338:	687a      	ldr	r2, [r7, #4]
 800933a:	693b      	ldr	r3, [r7, #16]
 800933c:	3340      	adds	r3, #64	@ 0x40
 800933e:	009b      	lsls	r3, r3, #2
 8009340:	4413      	add	r3, r2
 8009342:	2200      	movs	r2, #0
 8009344:	605a      	str	r2, [r3, #4]
  for (i = 0U; i < 15U; i++)
 8009346:	693b      	ldr	r3, [r7, #16]
 8009348:	3301      	adds	r3, #1
 800934a:	613b      	str	r3, [r7, #16]
 800934c:	693b      	ldr	r3, [r7, #16]
 800934e:	2b0e      	cmp	r3, #14
 8009350:	d9f2      	bls.n	8009338 <USB_DevInit+0x20>
    /* Enable HW VBUS sensing */
    USBx->GCCFG |= USB_OTG_GCCFG_VBDEN;
  }
#else
  /* VBUS Sensing setup */
  if (cfg.vbus_sensing_enable == 0U)
 8009352:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8009356:	2b00      	cmp	r3, #0
 8009358:	d11c      	bne.n	8009394 <USB_DevInit+0x7c>
  {
    /*
     * Disable HW VBUS sensing. VBUS is internally considered to be always
     * at VBUS-Valid level (5V).
     */
    USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800935a:	68fb      	ldr	r3, [r7, #12]
 800935c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009360:	685b      	ldr	r3, [r3, #4]
 8009362:	68fa      	ldr	r2, [r7, #12]
 8009364:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 8009368:	f043 0302 	orr.w	r3, r3, #2
 800936c:	6053      	str	r3, [r2, #4]
    USBx->GCCFG |= USB_OTG_GCCFG_NOVBUSSENS;
 800936e:	687b      	ldr	r3, [r7, #4]
 8009370:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009372:	f443 1200 	orr.w	r2, r3, #2097152	@ 0x200000
 8009376:	687b      	ldr	r3, [r7, #4]
 8009378:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSBSEN;
 800937a:	687b      	ldr	r3, [r7, #4]
 800937c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800937e:	f423 2200 	bic.w	r2, r3, #524288	@ 0x80000
 8009382:	687b      	ldr	r3, [r7, #4]
 8009384:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG &= ~USB_OTG_GCCFG_VBUSASEN;
 8009386:	687b      	ldr	r3, [r7, #4]
 8009388:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800938a:	f423 2280 	bic.w	r2, r3, #262144	@ 0x40000
 800938e:	687b      	ldr	r3, [r7, #4]
 8009390:	639a      	str	r2, [r3, #56]	@ 0x38
 8009392:	e00b      	b.n	80093ac <USB_DevInit+0x94>
  }
  else
  {
    /* Enable HW VBUS sensing */
    USBx->GCCFG &= ~USB_OTG_GCCFG_NOVBUSSENS;
 8009394:	687b      	ldr	r3, [r7, #4]
 8009396:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009398:	f423 1200 	bic.w	r2, r3, #2097152	@ 0x200000
 800939c:	687b      	ldr	r3, [r7, #4]
 800939e:	639a      	str	r2, [r3, #56]	@ 0x38
    USBx->GCCFG |= USB_OTG_GCCFG_VBUSBSEN;
 80093a0:	687b      	ldr	r3, [r7, #4]
 80093a2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093a4:	f443 2200 	orr.w	r2, r3, #524288	@ 0x80000
 80093a8:	687b      	ldr	r3, [r7, #4]
 80093aa:	639a      	str	r2, [r3, #56]	@ 0x38
#endif /* defined(STM32F446xx) || defined(STM32F469xx) || defined(STM32F479xx) || defined(STM32F412Zx) ||
          defined(STM32F412Vx) || defined(STM32F412Rx) || defined(STM32F412Cx) || defined(STM32F413xx) ||
          defined(STM32F423xx) */

  /* Restart the Phy Clock */
  USBx_PCGCCTL = 0U;
 80093ac:	68fb      	ldr	r3, [r7, #12]
 80093ae:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80093b2:	461a      	mov	r2, r3
 80093b4:	2300      	movs	r3, #0
 80093b6:	6013      	str	r3, [r2, #0]

  if (cfg.phy_itface == USB_OTG_ULPI_PHY)
 80093b8:	f897 3029 	ldrb.w	r3, [r7, #41]	@ 0x29
 80093bc:	2b01      	cmp	r3, #1
 80093be:	d10d      	bne.n	80093dc <USB_DevInit+0xc4>
  {
    if (cfg.speed == USBD_HS_SPEED)
 80093c0:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80093c4:	2b00      	cmp	r3, #0
 80093c6:	d104      	bne.n	80093d2 <USB_DevInit+0xba>
    {
      /* Set Core speed to High speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH);
 80093c8:	2100      	movs	r1, #0
 80093ca:	6878      	ldr	r0, [r7, #4]
 80093cc:	f000 f968 	bl	80096a0 <USB_SetDevSpeed>
 80093d0:	e008      	b.n	80093e4 <USB_DevInit+0xcc>
    }
    else
    {
      /* Set Core speed to Full speed mode */
      (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_HIGH_IN_FULL);
 80093d2:	2101      	movs	r1, #1
 80093d4:	6878      	ldr	r0, [r7, #4]
 80093d6:	f000 f963 	bl	80096a0 <USB_SetDevSpeed>
 80093da:	e003      	b.n	80093e4 <USB_DevInit+0xcc>
    }
  }
  else
  {
    /* Set Core speed to Full speed mode */
    (void)USB_SetDevSpeed(USBx, USB_OTG_SPEED_FULL);
 80093dc:	2103      	movs	r1, #3
 80093de:	6878      	ldr	r0, [r7, #4]
 80093e0:	f000 f95e 	bl	80096a0 <USB_SetDevSpeed>
  }

  /* Flush the FIFOs */
  if (USB_FlushTxFifo(USBx, 0x10U) != HAL_OK) /* all Tx FIFOs */
 80093e4:	2110      	movs	r1, #16
 80093e6:	6878      	ldr	r0, [r7, #4]
 80093e8:	f000 f8fa 	bl	80095e0 <USB_FlushTxFifo>
 80093ec:	4603      	mov	r3, r0
 80093ee:	2b00      	cmp	r3, #0
 80093f0:	d001      	beq.n	80093f6 <USB_DevInit+0xde>
  {
    ret = HAL_ERROR;
 80093f2:	2301      	movs	r3, #1
 80093f4:	75fb      	strb	r3, [r7, #23]
  }

  if (USB_FlushRxFifo(USBx) != HAL_OK)
 80093f6:	6878      	ldr	r0, [r7, #4]
 80093f8:	f000 f924 	bl	8009644 <USB_FlushRxFifo>
 80093fc:	4603      	mov	r3, r0
 80093fe:	2b00      	cmp	r3, #0
 8009400:	d001      	beq.n	8009406 <USB_DevInit+0xee>
  {
    ret = HAL_ERROR;
 8009402:	2301      	movs	r3, #1
 8009404:	75fb      	strb	r3, [r7, #23]
  }

  /* Clear all pending Device Interrupts */
  USBx_DEVICE->DIEPMSK = 0U;
 8009406:	68fb      	ldr	r3, [r7, #12]
 8009408:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800940c:	461a      	mov	r2, r3
 800940e:	2300      	movs	r3, #0
 8009410:	6113      	str	r3, [r2, #16]
  USBx_DEVICE->DOEPMSK = 0U;
 8009412:	68fb      	ldr	r3, [r7, #12]
 8009414:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009418:	461a      	mov	r2, r3
 800941a:	2300      	movs	r3, #0
 800941c:	6153      	str	r3, [r2, #20]
  USBx_DEVICE->DAINTMSK = 0U;
 800941e:	68fb      	ldr	r3, [r7, #12]
 8009420:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009424:	461a      	mov	r2, r3
 8009426:	2300      	movs	r3, #0
 8009428:	61d3      	str	r3, [r2, #28]

  for (i = 0U; i < cfg.dev_endpoints; i++)
 800942a:	2300      	movs	r3, #0
 800942c:	613b      	str	r3, [r7, #16]
 800942e:	e043      	b.n	80094b8 <USB_DevInit+0x1a0>
  {
    if ((USBx_INEP(i)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009430:	693b      	ldr	r3, [r7, #16]
 8009432:	015a      	lsls	r2, r3, #5
 8009434:	68fb      	ldr	r3, [r7, #12]
 8009436:	4413      	add	r3, r2
 8009438:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800943c:	681b      	ldr	r3, [r3, #0]
 800943e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009442:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009446:	d118      	bne.n	800947a <USB_DevInit+0x162>
    {
      if (i == 0U)
 8009448:	693b      	ldr	r3, [r7, #16]
 800944a:	2b00      	cmp	r3, #0
 800944c:	d10a      	bne.n	8009464 <USB_DevInit+0x14c>
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_SNAK;
 800944e:	693b      	ldr	r3, [r7, #16]
 8009450:	015a      	lsls	r2, r3, #5
 8009452:	68fb      	ldr	r3, [r7, #12]
 8009454:	4413      	add	r3, r2
 8009456:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800945a:	461a      	mov	r2, r3
 800945c:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 8009460:	6013      	str	r3, [r2, #0]
 8009462:	e013      	b.n	800948c <USB_DevInit+0x174>
      }
      else
      {
        USBx_INEP(i)->DIEPCTL = USB_OTG_DIEPCTL_EPDIS | USB_OTG_DIEPCTL_SNAK;
 8009464:	693b      	ldr	r3, [r7, #16]
 8009466:	015a      	lsls	r2, r3, #5
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	4413      	add	r3, r2
 800946c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009470:	461a      	mov	r2, r3
 8009472:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009476:	6013      	str	r3, [r2, #0]
 8009478:	e008      	b.n	800948c <USB_DevInit+0x174>
      }
    }
    else
    {
      USBx_INEP(i)->DIEPCTL = 0U;
 800947a:	693b      	ldr	r3, [r7, #16]
 800947c:	015a      	lsls	r2, r3, #5
 800947e:	68fb      	ldr	r3, [r7, #12]
 8009480:	4413      	add	r3, r2
 8009482:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009486:	461a      	mov	r2, r3
 8009488:	2300      	movs	r3, #0
 800948a:	6013      	str	r3, [r2, #0]
    }

    USBx_INEP(i)->DIEPTSIZ = 0U;
 800948c:	693b      	ldr	r3, [r7, #16]
 800948e:	015a      	lsls	r2, r3, #5
 8009490:	68fb      	ldr	r3, [r7, #12]
 8009492:	4413      	add	r3, r2
 8009494:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009498:	461a      	mov	r2, r3
 800949a:	2300      	movs	r3, #0
 800949c:	6113      	str	r3, [r2, #16]
    USBx_INEP(i)->DIEPINT  = 0xFB7FU;
 800949e:	693b      	ldr	r3, [r7, #16]
 80094a0:	015a      	lsls	r2, r3, #5
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	4413      	add	r3, r2
 80094a6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80094aa:	461a      	mov	r2, r3
 80094ac:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 80094b0:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 80094b2:	693b      	ldr	r3, [r7, #16]
 80094b4:	3301      	adds	r3, #1
 80094b6:	613b      	str	r3, [r7, #16]
 80094b8:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 80094bc:	461a      	mov	r2, r3
 80094be:	693b      	ldr	r3, [r7, #16]
 80094c0:	4293      	cmp	r3, r2
 80094c2:	d3b5      	bcc.n	8009430 <USB_DevInit+0x118>
  }

  for (i = 0U; i < cfg.dev_endpoints; i++)
 80094c4:	2300      	movs	r3, #0
 80094c6:	613b      	str	r3, [r7, #16]
 80094c8:	e043      	b.n	8009552 <USB_DevInit+0x23a>
  {
    if ((USBx_OUTEP(i)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 80094ca:	693b      	ldr	r3, [r7, #16]
 80094cc:	015a      	lsls	r2, r3, #5
 80094ce:	68fb      	ldr	r3, [r7, #12]
 80094d0:	4413      	add	r3, r2
 80094d2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094d6:	681b      	ldr	r3, [r3, #0]
 80094d8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 80094dc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 80094e0:	d118      	bne.n	8009514 <USB_DevInit+0x1fc>
    {
      if (i == 0U)
 80094e2:	693b      	ldr	r3, [r7, #16]
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d10a      	bne.n	80094fe <USB_DevInit+0x1e6>
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_SNAK;
 80094e8:	693b      	ldr	r3, [r7, #16]
 80094ea:	015a      	lsls	r2, r3, #5
 80094ec:	68fb      	ldr	r3, [r7, #12]
 80094ee:	4413      	add	r3, r2
 80094f0:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80094f4:	461a      	mov	r2, r3
 80094f6:	f04f 6300 	mov.w	r3, #134217728	@ 0x8000000
 80094fa:	6013      	str	r3, [r2, #0]
 80094fc:	e013      	b.n	8009526 <USB_DevInit+0x20e>
      }
      else
      {
        USBx_OUTEP(i)->DOEPCTL = USB_OTG_DOEPCTL_EPDIS | USB_OTG_DOEPCTL_SNAK;
 80094fe:	693b      	ldr	r3, [r7, #16]
 8009500:	015a      	lsls	r2, r3, #5
 8009502:	68fb      	ldr	r3, [r7, #12]
 8009504:	4413      	add	r3, r2
 8009506:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800950a:	461a      	mov	r2, r3
 800950c:	f04f 4390 	mov.w	r3, #1207959552	@ 0x48000000
 8009510:	6013      	str	r3, [r2, #0]
 8009512:	e008      	b.n	8009526 <USB_DevInit+0x20e>
      }
    }
    else
    {
      USBx_OUTEP(i)->DOEPCTL = 0U;
 8009514:	693b      	ldr	r3, [r7, #16]
 8009516:	015a      	lsls	r2, r3, #5
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	4413      	add	r3, r2
 800951c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009520:	461a      	mov	r2, r3
 8009522:	2300      	movs	r3, #0
 8009524:	6013      	str	r3, [r2, #0]
    }

    USBx_OUTEP(i)->DOEPTSIZ = 0U;
 8009526:	693b      	ldr	r3, [r7, #16]
 8009528:	015a      	lsls	r2, r3, #5
 800952a:	68fb      	ldr	r3, [r7, #12]
 800952c:	4413      	add	r3, r2
 800952e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009532:	461a      	mov	r2, r3
 8009534:	2300      	movs	r3, #0
 8009536:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(i)->DOEPINT  = 0xFB7FU;
 8009538:	693b      	ldr	r3, [r7, #16]
 800953a:	015a      	lsls	r2, r3, #5
 800953c:	68fb      	ldr	r3, [r7, #12]
 800953e:	4413      	add	r3, r2
 8009540:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009544:	461a      	mov	r2, r3
 8009546:	f64f 337f 	movw	r3, #64383	@ 0xfb7f
 800954a:	6093      	str	r3, [r2, #8]
  for (i = 0U; i < cfg.dev_endpoints; i++)
 800954c:	693b      	ldr	r3, [r7, #16]
 800954e:	3301      	adds	r3, #1
 8009550:	613b      	str	r3, [r7, #16]
 8009552:	f897 3024 	ldrb.w	r3, [r7, #36]	@ 0x24
 8009556:	461a      	mov	r2, r3
 8009558:	693b      	ldr	r3, [r7, #16]
 800955a:	4293      	cmp	r3, r2
 800955c:	d3b5      	bcc.n	80094ca <USB_DevInit+0x1b2>
  }

  USBx_DEVICE->DIEPMSK &= ~(USB_OTG_DIEPMSK_TXFURM);
 800955e:	68fb      	ldr	r3, [r7, #12]
 8009560:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009564:	691b      	ldr	r3, [r3, #16]
 8009566:	68fa      	ldr	r2, [r7, #12]
 8009568:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800956c:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8009570:	6113      	str	r3, [r2, #16]

  /* Disable all interrupts. */
  USBx->GINTMSK = 0U;
 8009572:	687b      	ldr	r3, [r7, #4]
 8009574:	2200      	movs	r2, #0
 8009576:	619a      	str	r2, [r3, #24]

  /* Clear any pending interrupts */
  USBx->GINTSTS = 0xBFFFFFFFU;
 8009578:	687b      	ldr	r3, [r7, #4]
 800957a:	f06f 4280 	mvn.w	r2, #1073741824	@ 0x40000000
 800957e:	615a      	str	r2, [r3, #20]

  /* Enable the common interrupts */
  if (cfg.dma_enable == 0U)
 8009580:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8009584:	2b00      	cmp	r3, #0
 8009586:	d105      	bne.n	8009594 <USB_DevInit+0x27c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_RXFLVLM;
 8009588:	687b      	ldr	r3, [r7, #4]
 800958a:	699b      	ldr	r3, [r3, #24]
 800958c:	f043 0210 	orr.w	r2, r3, #16
 8009590:	687b      	ldr	r3, [r7, #4]
 8009592:	619a      	str	r2, [r3, #24]
  }

  /* Enable interrupts matching to the Device mode ONLY */
  USBx->GINTMSK |= USB_OTG_GINTMSK_USBSUSPM | USB_OTG_GINTMSK_USBRST |
 8009594:	687b      	ldr	r3, [r7, #4]
 8009596:	699a      	ldr	r2, [r3, #24]
 8009598:	4b10      	ldr	r3, [pc, #64]	@ (80095dc <USB_DevInit+0x2c4>)
 800959a:	4313      	orrs	r3, r2
 800959c:	687a      	ldr	r2, [r7, #4]
 800959e:	6193      	str	r3, [r2, #24]
                   USB_OTG_GINTMSK_ENUMDNEM | USB_OTG_GINTMSK_IEPINT |
                   USB_OTG_GINTMSK_OEPINT   | USB_OTG_GINTMSK_IISOIXFRM |
                   USB_OTG_GINTMSK_PXFRM_IISOOXFRM | USB_OTG_GINTMSK_WUIM;

  if (cfg.Sof_enable != 0U)
 80095a0:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
 80095a4:	2b00      	cmp	r3, #0
 80095a6:	d005      	beq.n	80095b4 <USB_DevInit+0x29c>
  {
    USBx->GINTMSK |= USB_OTG_GINTMSK_SOFM;
 80095a8:	687b      	ldr	r3, [r7, #4]
 80095aa:	699b      	ldr	r3, [r3, #24]
 80095ac:	f043 0208 	orr.w	r2, r3, #8
 80095b0:	687b      	ldr	r3, [r7, #4]
 80095b2:	619a      	str	r2, [r3, #24]
  }

  if (cfg.vbus_sensing_enable == 1U)
 80095b4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 80095b8:	2b01      	cmp	r3, #1
 80095ba:	d107      	bne.n	80095cc <USB_DevInit+0x2b4>
  {
    USBx->GINTMSK |= (USB_OTG_GINTMSK_SRQIM | USB_OTG_GINTMSK_OTGINT);
 80095bc:	687b      	ldr	r3, [r7, #4]
 80095be:	699b      	ldr	r3, [r3, #24]
 80095c0:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80095c4:	f043 0304 	orr.w	r3, r3, #4
 80095c8:	687a      	ldr	r2, [r7, #4]
 80095ca:	6193      	str	r3, [r2, #24]
  }

  return ret;
 80095cc:	7dfb      	ldrb	r3, [r7, #23]
}
 80095ce:	4618      	mov	r0, r3
 80095d0:	3718      	adds	r7, #24
 80095d2:	46bd      	mov	sp, r7
 80095d4:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 80095d8:	b004      	add	sp, #16
 80095da:	4770      	bx	lr
 80095dc:	803c3800 	.word	0x803c3800

080095e0 <USB_FlushTxFifo>:
  *         This parameter can be a value from 1 to 15
            15 means Flush all Tx FIFOs
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushTxFifo(USB_OTG_GlobalTypeDef *USBx, uint32_t num)
{
 80095e0:	b480      	push	{r7}
 80095e2:	b085      	sub	sp, #20
 80095e4:	af00      	add	r7, sp, #0
 80095e6:	6078      	str	r0, [r7, #4]
 80095e8:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 80095ea:	2300      	movs	r3, #0
 80095ec:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 80095ee:	68fb      	ldr	r3, [r7, #12]
 80095f0:	3301      	adds	r3, #1
 80095f2:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 80095f4:	68fb      	ldr	r3, [r7, #12]
 80095f6:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 80095fa:	d901      	bls.n	8009600 <USB_FlushTxFifo+0x20>
    {
      return HAL_TIMEOUT;
 80095fc:	2303      	movs	r3, #3
 80095fe:	e01b      	b.n	8009638 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009600:	687b      	ldr	r3, [r7, #4]
 8009602:	691b      	ldr	r3, [r3, #16]
 8009604:	2b00      	cmp	r3, #0
 8009606:	daf2      	bge.n	80095ee <USB_FlushTxFifo+0xe>

  /* Flush TX Fifo */
  count = 0U;
 8009608:	2300      	movs	r3, #0
 800960a:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = (USB_OTG_GRSTCTL_TXFFLSH | (num << 6));
 800960c:	683b      	ldr	r3, [r7, #0]
 800960e:	019b      	lsls	r3, r3, #6
 8009610:	f043 0220 	orr.w	r2, r3, #32
 8009614:	687b      	ldr	r3, [r7, #4]
 8009616:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009618:	68fb      	ldr	r3, [r7, #12]
 800961a:	3301      	adds	r3, #1
 800961c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800961e:	68fb      	ldr	r3, [r7, #12]
 8009620:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009624:	d901      	bls.n	800962a <USB_FlushTxFifo+0x4a>
    {
      return HAL_TIMEOUT;
 8009626:	2303      	movs	r3, #3
 8009628:	e006      	b.n	8009638 <USB_FlushTxFifo+0x58>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_TXFFLSH) == USB_OTG_GRSTCTL_TXFFLSH);
 800962a:	687b      	ldr	r3, [r7, #4]
 800962c:	691b      	ldr	r3, [r3, #16]
 800962e:	f003 0320 	and.w	r3, r3, #32
 8009632:	2b20      	cmp	r3, #32
 8009634:	d0f0      	beq.n	8009618 <USB_FlushTxFifo+0x38>

  return HAL_OK;
 8009636:	2300      	movs	r3, #0
}
 8009638:	4618      	mov	r0, r3
 800963a:	3714      	adds	r7, #20
 800963c:	46bd      	mov	sp, r7
 800963e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009642:	4770      	bx	lr

08009644 <USB_FlushRxFifo>:
  * @brief  USB_FlushRxFifo  Flush Rx FIFO
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_FlushRxFifo(USB_OTG_GlobalTypeDef *USBx)
{
 8009644:	b480      	push	{r7}
 8009646:	b085      	sub	sp, #20
 8009648:	af00      	add	r7, sp, #0
 800964a:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800964c:	2300      	movs	r3, #0
 800964e:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 8009650:	68fb      	ldr	r3, [r7, #12]
 8009652:	3301      	adds	r3, #1
 8009654:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800965c:	d901      	bls.n	8009662 <USB_FlushRxFifo+0x1e>
    {
      return HAL_TIMEOUT;
 800965e:	2303      	movs	r3, #3
 8009660:	e018      	b.n	8009694 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 8009662:	687b      	ldr	r3, [r7, #4]
 8009664:	691b      	ldr	r3, [r3, #16]
 8009666:	2b00      	cmp	r3, #0
 8009668:	daf2      	bge.n	8009650 <USB_FlushRxFifo+0xc>

  /* Flush RX Fifo */
  count = 0U;
 800966a:	2300      	movs	r3, #0
 800966c:	60fb      	str	r3, [r7, #12]
  USBx->GRSTCTL = USB_OTG_GRSTCTL_RXFFLSH;
 800966e:	687b      	ldr	r3, [r7, #4]
 8009670:	2210      	movs	r2, #16
 8009672:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 8009674:	68fb      	ldr	r3, [r7, #12]
 8009676:	3301      	adds	r3, #1
 8009678:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800967a:	68fb      	ldr	r3, [r7, #12]
 800967c:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 8009680:	d901      	bls.n	8009686 <USB_FlushRxFifo+0x42>
    {
      return HAL_TIMEOUT;
 8009682:	2303      	movs	r3, #3
 8009684:	e006      	b.n	8009694 <USB_FlushRxFifo+0x50>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_RXFFLSH) == USB_OTG_GRSTCTL_RXFFLSH);
 8009686:	687b      	ldr	r3, [r7, #4]
 8009688:	691b      	ldr	r3, [r3, #16]
 800968a:	f003 0310 	and.w	r3, r3, #16
 800968e:	2b10      	cmp	r3, #16
 8009690:	d0f0      	beq.n	8009674 <USB_FlushRxFifo+0x30>

  return HAL_OK;
 8009692:	2300      	movs	r3, #0
}
 8009694:	4618      	mov	r0, r3
 8009696:	3714      	adds	r7, #20
 8009698:	46bd      	mov	sp, r7
 800969a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800969e:	4770      	bx	lr

080096a0 <USB_SetDevSpeed>:
  *            @arg USB_OTG_SPEED_HIGH_IN_FULL: High speed core in Full Speed mode
  *            @arg USB_OTG_SPEED_FULL: Full speed mode
  * @retval  Hal status
  */
HAL_StatusTypeDef USB_SetDevSpeed(const USB_OTG_GlobalTypeDef *USBx, uint8_t speed)
{
 80096a0:	b480      	push	{r7}
 80096a2:	b085      	sub	sp, #20
 80096a4:	af00      	add	r7, sp, #0
 80096a6:	6078      	str	r0, [r7, #4]
 80096a8:	460b      	mov	r3, r1
 80096aa:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096ac:	687b      	ldr	r3, [r7, #4]
 80096ae:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG |= speed;
 80096b0:	68fb      	ldr	r3, [r7, #12]
 80096b2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096b6:	681a      	ldr	r2, [r3, #0]
 80096b8:	78fb      	ldrb	r3, [r7, #3]
 80096ba:	68f9      	ldr	r1, [r7, #12]
 80096bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80096c0:	4313      	orrs	r3, r2
 80096c2:	600b      	str	r3, [r1, #0]
  return HAL_OK;
 80096c4:	2300      	movs	r3, #0
}
 80096c6:	4618      	mov	r0, r3
 80096c8:	3714      	adds	r7, #20
 80096ca:	46bd      	mov	sp, r7
 80096cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80096d0:	4770      	bx	lr

080096d2 <USB_GetDevSpeed>:
  *          This parameter can be one of these values:
  *            @arg USBD_HS_SPEED: High speed mode
  *            @arg USBD_FS_SPEED: Full speed mode
  */
uint8_t USB_GetDevSpeed(const USB_OTG_GlobalTypeDef *USBx)
{
 80096d2:	b480      	push	{r7}
 80096d4:	b087      	sub	sp, #28
 80096d6:	af00      	add	r7, sp, #0
 80096d8:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80096da:	687b      	ldr	r3, [r7, #4]
 80096dc:	613b      	str	r3, [r7, #16]
  uint8_t speed;
  uint32_t DevEnumSpeed = USBx_DEVICE->DSTS & USB_OTG_DSTS_ENUMSPD;
 80096de:	693b      	ldr	r3, [r7, #16]
 80096e0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80096e4:	689b      	ldr	r3, [r3, #8]
 80096e6:	f003 0306 	and.w	r3, r3, #6
 80096ea:	60fb      	str	r3, [r7, #12]

  if (DevEnumSpeed == DSTS_ENUMSPD_HS_PHY_30MHZ_OR_60MHZ)
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	2b00      	cmp	r3, #0
 80096f0:	d102      	bne.n	80096f8 <USB_GetDevSpeed+0x26>
  {
    speed = USBD_HS_SPEED;
 80096f2:	2300      	movs	r3, #0
 80096f4:	75fb      	strb	r3, [r7, #23]
 80096f6:	e00a      	b.n	800970e <USB_GetDevSpeed+0x3c>
  }
  else if ((DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_30MHZ_OR_60MHZ) ||
 80096f8:	68fb      	ldr	r3, [r7, #12]
 80096fa:	2b02      	cmp	r3, #2
 80096fc:	d002      	beq.n	8009704 <USB_GetDevSpeed+0x32>
 80096fe:	68fb      	ldr	r3, [r7, #12]
 8009700:	2b06      	cmp	r3, #6
 8009702:	d102      	bne.n	800970a <USB_GetDevSpeed+0x38>
           (DevEnumSpeed == DSTS_ENUMSPD_FS_PHY_48MHZ))
  {
    speed = USBD_FS_SPEED;
 8009704:	2302      	movs	r3, #2
 8009706:	75fb      	strb	r3, [r7, #23]
 8009708:	e001      	b.n	800970e <USB_GetDevSpeed+0x3c>
  }
  else
  {
    speed = 0xFU;
 800970a:	230f      	movs	r3, #15
 800970c:	75fb      	strb	r3, [r7, #23]
  }

  return speed;
 800970e:	7dfb      	ldrb	r3, [r7, #23]
}
 8009710:	4618      	mov	r0, r3
 8009712:	371c      	adds	r7, #28
 8009714:	46bd      	mov	sp, r7
 8009716:	f85d 7b04 	ldr.w	r7, [sp], #4
 800971a:	4770      	bx	lr

0800971c <USB_ActivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800971c:	b480      	push	{r7}
 800971e:	b085      	sub	sp, #20
 8009720:	af00      	add	r7, sp, #0
 8009722:	6078      	str	r0, [r7, #4]
 8009724:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800972a:	683b      	ldr	r3, [r7, #0]
 800972c:	781b      	ldrb	r3, [r3, #0]
 800972e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 8009730:	683b      	ldr	r3, [r7, #0]
 8009732:	785b      	ldrb	r3, [r3, #1]
 8009734:	2b01      	cmp	r3, #1
 8009736:	d13a      	bne.n	80097ae <USB_ActivateEndpoint+0x92>
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK));
 8009738:	68fb      	ldr	r3, [r7, #12]
 800973a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800973e:	69da      	ldr	r2, [r3, #28]
 8009740:	683b      	ldr	r3, [r7, #0]
 8009742:	781b      	ldrb	r3, [r3, #0]
 8009744:	f003 030f 	and.w	r3, r3, #15
 8009748:	2101      	movs	r1, #1
 800974a:	fa01 f303 	lsl.w	r3, r1, r3
 800974e:	b29b      	uxth	r3, r3
 8009750:	68f9      	ldr	r1, [r7, #12]
 8009752:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009756:	4313      	orrs	r3, r2
 8009758:	61cb      	str	r3, [r1, #28]

    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_USBAEP) == 0U)
 800975a:	68bb      	ldr	r3, [r7, #8]
 800975c:	015a      	lsls	r2, r3, #5
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	4413      	add	r3, r2
 8009762:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009766:	681b      	ldr	r3, [r3, #0]
 8009768:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800976c:	2b00      	cmp	r3, #0
 800976e:	d155      	bne.n	800981c <USB_ActivateEndpoint+0x100>
    {
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009770:	68bb      	ldr	r3, [r7, #8]
 8009772:	015a      	lsls	r2, r3, #5
 8009774:	68fb      	ldr	r3, [r7, #12]
 8009776:	4413      	add	r3, r2
 8009778:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800977c:	681a      	ldr	r2, [r3, #0]
 800977e:	683b      	ldr	r3, [r7, #0]
 8009780:	689b      	ldr	r3, [r3, #8]
 8009782:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 8009786:	683b      	ldr	r3, [r7, #0]
 8009788:	791b      	ldrb	r3, [r3, #4]
 800978a:	049b      	lsls	r3, r3, #18
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 800978c:	4319      	orrs	r1, r3
                                   ((uint32_t)ep->type << 18) | (epnum << 22) |
 800978e:	68bb      	ldr	r3, [r7, #8]
 8009790:	059b      	lsls	r3, r3, #22
 8009792:	430b      	orrs	r3, r1
      USBx_INEP(epnum)->DIEPCTL |= (ep->maxpacket & USB_OTG_DIEPCTL_MPSIZ) |
 8009794:	4313      	orrs	r3, r2
 8009796:	68ba      	ldr	r2, [r7, #8]
 8009798:	0151      	lsls	r1, r2, #5
 800979a:	68fa      	ldr	r2, [r7, #12]
 800979c:	440a      	add	r2, r1
 800979e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 80097a2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80097a6:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80097aa:	6013      	str	r3, [r2, #0]
 80097ac:	e036      	b.n	800981c <USB_ActivateEndpoint+0x100>
                                   USB_OTG_DIEPCTL_USBAEP;
    }
  }
  else
  {
    USBx_DEVICE->DAINTMSK |= USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16);
 80097ae:	68fb      	ldr	r3, [r7, #12]
 80097b0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80097b4:	69da      	ldr	r2, [r3, #28]
 80097b6:	683b      	ldr	r3, [r7, #0]
 80097b8:	781b      	ldrb	r3, [r3, #0]
 80097ba:	f003 030f 	and.w	r3, r3, #15
 80097be:	2101      	movs	r1, #1
 80097c0:	fa01 f303 	lsl.w	r3, r1, r3
 80097c4:	041b      	lsls	r3, r3, #16
 80097c6:	68f9      	ldr	r1, [r7, #12]
 80097c8:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80097cc:	4313      	orrs	r3, r2
 80097ce:	61cb      	str	r3, [r1, #28]

    if (((USBx_OUTEP(epnum)->DOEPCTL) & USB_OTG_DOEPCTL_USBAEP) == 0U)
 80097d0:	68bb      	ldr	r3, [r7, #8]
 80097d2:	015a      	lsls	r2, r3, #5
 80097d4:	68fb      	ldr	r3, [r7, #12]
 80097d6:	4413      	add	r3, r2
 80097d8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097dc:	681b      	ldr	r3, [r3, #0]
 80097de:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80097e2:	2b00      	cmp	r3, #0
 80097e4:	d11a      	bne.n	800981c <USB_ActivateEndpoint+0x100>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 80097e6:	68bb      	ldr	r3, [r7, #8]
 80097e8:	015a      	lsls	r2, r3, #5
 80097ea:	68fb      	ldr	r3, [r7, #12]
 80097ec:	4413      	add	r3, r2
 80097ee:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80097f2:	681a      	ldr	r2, [r3, #0]
 80097f4:	683b      	ldr	r3, [r7, #0]
 80097f6:	689b      	ldr	r3, [r3, #8]
 80097f8:	f3c3 010a 	ubfx	r1, r3, #0, #11
                                    ((uint32_t)ep->type << 18) |
 80097fc:	683b      	ldr	r3, [r7, #0]
 80097fe:	791b      	ldrb	r3, [r3, #4]
 8009800:	049b      	lsls	r3, r3, #18
      USBx_OUTEP(epnum)->DOEPCTL |= (ep->maxpacket & USB_OTG_DOEPCTL_MPSIZ) |
 8009802:	430b      	orrs	r3, r1
 8009804:	4313      	orrs	r3, r2
 8009806:	68ba      	ldr	r2, [r7, #8]
 8009808:	0151      	lsls	r1, r2, #5
 800980a:	68fa      	ldr	r2, [r7, #12]
 800980c:	440a      	add	r2, r1
 800980e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009812:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009816:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800981a:	6013      	str	r3, [r2, #0]
                                    USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_USBAEP;
    }
  }
  return HAL_OK;
 800981c:	2300      	movs	r3, #0
}
 800981e:	4618      	mov	r0, r3
 8009820:	3714      	adds	r7, #20
 8009822:	46bd      	mov	sp, r7
 8009824:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009828:	4770      	bx	lr
	...

0800982c <USB_DeactivateEndpoint>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DeactivateEndpoint(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800982c:	b480      	push	{r7}
 800982e:	b085      	sub	sp, #20
 8009830:	af00      	add	r7, sp, #0
 8009832:	6078      	str	r0, [r7, #4]
 8009834:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009836:	687b      	ldr	r3, [r7, #4]
 8009838:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800983a:	683b      	ldr	r3, [r7, #0]
 800983c:	781b      	ldrb	r3, [r3, #0]
 800983e:	60bb      	str	r3, [r7, #8]

  /* Read DEPCTLn register */
  if (ep->is_in == 1U)
 8009840:	683b      	ldr	r3, [r7, #0]
 8009842:	785b      	ldrb	r3, [r3, #1]
 8009844:	2b01      	cmp	r3, #1
 8009846:	d161      	bne.n	800990c <USB_DeactivateEndpoint+0xe0>
  {
    if ((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009848:	68bb      	ldr	r3, [r7, #8]
 800984a:	015a      	lsls	r2, r3, #5
 800984c:	68fb      	ldr	r3, [r7, #12]
 800984e:	4413      	add	r3, r2
 8009850:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009854:	681b      	ldr	r3, [r3, #0]
 8009856:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800985a:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800985e:	d11f      	bne.n	80098a0 <USB_DeactivateEndpoint+0x74>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SNAK;
 8009860:	68bb      	ldr	r3, [r7, #8]
 8009862:	015a      	lsls	r2, r3, #5
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	4413      	add	r3, r2
 8009868:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	68ba      	ldr	r2, [r7, #8]
 8009870:	0151      	lsls	r1, r2, #5
 8009872:	68fa      	ldr	r2, [r7, #12]
 8009874:	440a      	add	r2, r1
 8009876:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800987a:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800987e:	6013      	str	r3, [r2, #0]
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_EPDIS;
 8009880:	68bb      	ldr	r3, [r7, #8]
 8009882:	015a      	lsls	r2, r3, #5
 8009884:	68fb      	ldr	r3, [r7, #12]
 8009886:	4413      	add	r3, r2
 8009888:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800988c:	681b      	ldr	r3, [r3, #0]
 800988e:	68ba      	ldr	r2, [r7, #8]
 8009890:	0151      	lsls	r1, r2, #5
 8009892:	68fa      	ldr	r2, [r7, #12]
 8009894:	440a      	add	r2, r1
 8009896:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800989a:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800989e:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80098a0:	68fb      	ldr	r3, [r7, #12]
 80098a2:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098a6:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 80098a8:	683b      	ldr	r3, [r7, #0]
 80098aa:	781b      	ldrb	r3, [r3, #0]
 80098ac:	f003 030f 	and.w	r3, r3, #15
 80098b0:	2101      	movs	r1, #1
 80098b2:	fa01 f303 	lsl.w	r3, r1, r3
 80098b6:	b29b      	uxth	r3, r3
 80098b8:	43db      	mvns	r3, r3
 80098ba:	68f9      	ldr	r1, [r7, #12]
 80098bc:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80098c0:	4013      	ands	r3, r2
 80098c2:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_IEPM & (uint32_t)(1UL << (ep->num & EP_ADDR_MSK)));
 80098c4:	68fb      	ldr	r3, [r7, #12]
 80098c6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 80098ca:	69da      	ldr	r2, [r3, #28]
 80098cc:	683b      	ldr	r3, [r7, #0]
 80098ce:	781b      	ldrb	r3, [r3, #0]
 80098d0:	f003 030f 	and.w	r3, r3, #15
 80098d4:	2101      	movs	r1, #1
 80098d6:	fa01 f303 	lsl.w	r3, r1, r3
 80098da:	b29b      	uxth	r3, r3
 80098dc:	43db      	mvns	r3, r3
 80098de:	68f9      	ldr	r1, [r7, #12]
 80098e0:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80098e4:	4013      	ands	r3, r2
 80098e6:	61cb      	str	r3, [r1, #28]
    USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_USBAEP |
 80098e8:	68bb      	ldr	r3, [r7, #8]
 80098ea:	015a      	lsls	r2, r3, #5
 80098ec:	68fb      	ldr	r3, [r7, #12]
 80098ee:	4413      	add	r3, r2
 80098f0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 80098f4:	681a      	ldr	r2, [r3, #0]
 80098f6:	68bb      	ldr	r3, [r7, #8]
 80098f8:	0159      	lsls	r1, r3, #5
 80098fa:	68fb      	ldr	r3, [r7, #12]
 80098fc:	440b      	add	r3, r1
 80098fe:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009902:	4619      	mov	r1, r3
 8009904:	4b35      	ldr	r3, [pc, #212]	@ (80099dc <USB_DeactivateEndpoint+0x1b0>)
 8009906:	4013      	ands	r3, r2
 8009908:	600b      	str	r3, [r1, #0]
 800990a:	e060      	b.n	80099ce <USB_DeactivateEndpoint+0x1a2>
                                   USB_OTG_DIEPCTL_SD0PID_SEVNFRM |
                                   USB_OTG_DIEPCTL_EPTYP);
  }
  else
  {
    if ((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800990c:	68bb      	ldr	r3, [r7, #8]
 800990e:	015a      	lsls	r2, r3, #5
 8009910:	68fb      	ldr	r3, [r7, #12]
 8009912:	4413      	add	r3, r2
 8009914:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009918:	681b      	ldr	r3, [r3, #0]
 800991a:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800991e:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009922:	d11f      	bne.n	8009964 <USB_DeactivateEndpoint+0x138>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SNAK;
 8009924:	68bb      	ldr	r3, [r7, #8]
 8009926:	015a      	lsls	r2, r3, #5
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	4413      	add	r3, r2
 800992c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009930:	681b      	ldr	r3, [r3, #0]
 8009932:	68ba      	ldr	r2, [r7, #8]
 8009934:	0151      	lsls	r1, r2, #5
 8009936:	68fa      	ldr	r2, [r7, #12]
 8009938:	440a      	add	r2, r1
 800993a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800993e:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009942:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_EPDIS;
 8009944:	68bb      	ldr	r3, [r7, #8]
 8009946:	015a      	lsls	r2, r3, #5
 8009948:	68fb      	ldr	r3, [r7, #12]
 800994a:	4413      	add	r3, r2
 800994c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009950:	681b      	ldr	r3, [r3, #0]
 8009952:	68ba      	ldr	r2, [r7, #8]
 8009954:	0151      	lsls	r1, r2, #5
 8009956:	68fa      	ldr	r2, [r7, #12]
 8009958:	440a      	add	r2, r1
 800995a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800995e:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009962:	6013      	str	r3, [r2, #0]
    }

    USBx_DEVICE->DEACHMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009964:	68fb      	ldr	r3, [r7, #12]
 8009966:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800996a:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800996c:	683b      	ldr	r3, [r7, #0]
 800996e:	781b      	ldrb	r3, [r3, #0]
 8009970:	f003 030f 	and.w	r3, r3, #15
 8009974:	2101      	movs	r1, #1
 8009976:	fa01 f303 	lsl.w	r3, r1, r3
 800997a:	041b      	lsls	r3, r3, #16
 800997c:	43db      	mvns	r3, r3
 800997e:	68f9      	ldr	r1, [r7, #12]
 8009980:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009984:	4013      	ands	r3, r2
 8009986:	63cb      	str	r3, [r1, #60]	@ 0x3c
    USBx_DEVICE->DAINTMSK &= ~(USB_OTG_DAINTMSK_OEPM & ((uint32_t)(1UL << (ep->num & EP_ADDR_MSK)) << 16));
 8009988:	68fb      	ldr	r3, [r7, #12]
 800998a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800998e:	69da      	ldr	r2, [r3, #28]
 8009990:	683b      	ldr	r3, [r7, #0]
 8009992:	781b      	ldrb	r3, [r3, #0]
 8009994:	f003 030f 	and.w	r3, r3, #15
 8009998:	2101      	movs	r1, #1
 800999a:	fa01 f303 	lsl.w	r3, r1, r3
 800999e:	041b      	lsls	r3, r3, #16
 80099a0:	43db      	mvns	r3, r3
 80099a2:	68f9      	ldr	r1, [r7, #12]
 80099a4:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 80099a8:	4013      	ands	r3, r2
 80099aa:	61cb      	str	r3, [r1, #28]
    USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_USBAEP |
 80099ac:	68bb      	ldr	r3, [r7, #8]
 80099ae:	015a      	lsls	r2, r3, #5
 80099b0:	68fb      	ldr	r3, [r7, #12]
 80099b2:	4413      	add	r3, r2
 80099b4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099b8:	681a      	ldr	r2, [r3, #0]
 80099ba:	68bb      	ldr	r3, [r7, #8]
 80099bc:	0159      	lsls	r1, r3, #5
 80099be:	68fb      	ldr	r3, [r7, #12]
 80099c0:	440b      	add	r3, r1
 80099c2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 80099c6:	4619      	mov	r1, r3
 80099c8:	4b05      	ldr	r3, [pc, #20]	@ (80099e0 <USB_DeactivateEndpoint+0x1b4>)
 80099ca:	4013      	ands	r3, r2
 80099cc:	600b      	str	r3, [r1, #0]
                                    USB_OTG_DOEPCTL_MPSIZ |
                                    USB_OTG_DOEPCTL_SD0PID_SEVNFRM |
                                    USB_OTG_DOEPCTL_EPTYP);
  }

  return HAL_OK;
 80099ce:	2300      	movs	r3, #0
}
 80099d0:	4618      	mov	r0, r3
 80099d2:	3714      	adds	r7, #20
 80099d4:	46bd      	mov	sp, r7
 80099d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80099da:	4770      	bx	lr
 80099dc:	ec337800 	.word	0xec337800
 80099e0:	eff37800 	.word	0xeff37800

080099e4 <USB_EPStartXfer>:
  *           0 : DMA feature not used
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPStartXfer(USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep, uint8_t dma)
{
 80099e4:	b580      	push	{r7, lr}
 80099e6:	b08a      	sub	sp, #40	@ 0x28
 80099e8:	af02      	add	r7, sp, #8
 80099ea:	60f8      	str	r0, [r7, #12]
 80099ec:	60b9      	str	r1, [r7, #8]
 80099ee:	4613      	mov	r3, r2
 80099f0:	71fb      	strb	r3, [r7, #7]
  uint32_t USBx_BASE = (uint32_t)USBx;
 80099f2:	68fb      	ldr	r3, [r7, #12]
 80099f4:	61fb      	str	r3, [r7, #28]
  uint32_t epnum = (uint32_t)ep->num;
 80099f6:	68bb      	ldr	r3, [r7, #8]
 80099f8:	781b      	ldrb	r3, [r3, #0]
 80099fa:	61bb      	str	r3, [r7, #24]
  uint16_t pktcnt;

  /* IN endpoint */
  if (ep->is_in == 1U)
 80099fc:	68bb      	ldr	r3, [r7, #8]
 80099fe:	785b      	ldrb	r3, [r3, #1]
 8009a00:	2b01      	cmp	r3, #1
 8009a02:	f040 817f 	bne.w	8009d04 <USB_EPStartXfer+0x320>
  {
    /* Zero Length Packet? */
    if (ep->xfer_len == 0U)
 8009a06:	68bb      	ldr	r3, [r7, #8]
 8009a08:	691b      	ldr	r3, [r3, #16]
 8009a0a:	2b00      	cmp	r3, #0
 8009a0c:	d132      	bne.n	8009a74 <USB_EPStartXfer+0x90>
    {
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a0e:	69bb      	ldr	r3, [r7, #24]
 8009a10:	015a      	lsls	r2, r3, #5
 8009a12:	69fb      	ldr	r3, [r7, #28]
 8009a14:	4413      	add	r3, r2
 8009a16:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a1a:	691b      	ldr	r3, [r3, #16]
 8009a1c:	69ba      	ldr	r2, [r7, #24]
 8009a1e:	0151      	lsls	r1, r2, #5
 8009a20:	69fa      	ldr	r2, [r7, #28]
 8009a22:	440a      	add	r2, r1
 8009a24:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a28:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009a2c:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009a30:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009a32:	69bb      	ldr	r3, [r7, #24]
 8009a34:	015a      	lsls	r2, r3, #5
 8009a36:	69fb      	ldr	r3, [r7, #28]
 8009a38:	4413      	add	r3, r2
 8009a3a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a3e:	691b      	ldr	r3, [r3, #16]
 8009a40:	69ba      	ldr	r2, [r7, #24]
 8009a42:	0151      	lsls	r1, r2, #5
 8009a44:	69fa      	ldr	r2, [r7, #28]
 8009a46:	440a      	add	r2, r1
 8009a48:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a4c:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009a50:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009a52:	69bb      	ldr	r3, [r7, #24]
 8009a54:	015a      	lsls	r2, r3, #5
 8009a56:	69fb      	ldr	r3, [r7, #28]
 8009a58:	4413      	add	r3, r2
 8009a5a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a5e:	691b      	ldr	r3, [r3, #16]
 8009a60:	69ba      	ldr	r2, [r7, #24]
 8009a62:	0151      	lsls	r1, r2, #5
 8009a64:	69fa      	ldr	r2, [r7, #28]
 8009a66:	440a      	add	r2, r1
 8009a68:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a6c:	0cdb      	lsrs	r3, r3, #19
 8009a6e:	04db      	lsls	r3, r3, #19
 8009a70:	6113      	str	r3, [r2, #16]
 8009a72:	e097      	b.n	8009ba4 <USB_EPStartXfer+0x1c0>
      /* Program the transfer size and packet count
      * as follows: xfersize = N * maxpacket +
      * short_packet pktcnt = N + (short_packet
      * exist ? 1 : 0)
      */
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_XFRSIZ);
 8009a74:	69bb      	ldr	r3, [r7, #24]
 8009a76:	015a      	lsls	r2, r3, #5
 8009a78:	69fb      	ldr	r3, [r7, #28]
 8009a7a:	4413      	add	r3, r2
 8009a7c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009a80:	691b      	ldr	r3, [r3, #16]
 8009a82:	69ba      	ldr	r2, [r7, #24]
 8009a84:	0151      	lsls	r1, r2, #5
 8009a86:	69fa      	ldr	r2, [r7, #28]
 8009a88:	440a      	add	r2, r1
 8009a8a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009a8e:	0cdb      	lsrs	r3, r3, #19
 8009a90:	04db      	lsls	r3, r3, #19
 8009a92:	6113      	str	r3, [r2, #16]
      USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_PKTCNT);
 8009a94:	69bb      	ldr	r3, [r7, #24]
 8009a96:	015a      	lsls	r2, r3, #5
 8009a98:	69fb      	ldr	r3, [r7, #28]
 8009a9a:	4413      	add	r3, r2
 8009a9c:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009aa0:	691b      	ldr	r3, [r3, #16]
 8009aa2:	69ba      	ldr	r2, [r7, #24]
 8009aa4:	0151      	lsls	r1, r2, #5
 8009aa6:	69fa      	ldr	r2, [r7, #28]
 8009aa8:	440a      	add	r2, r1
 8009aaa:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009aae:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009ab2:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009ab6:	6113      	str	r3, [r2, #16]

      if (epnum == 0U)
 8009ab8:	69bb      	ldr	r3, [r7, #24]
 8009aba:	2b00      	cmp	r3, #0
 8009abc:	d11a      	bne.n	8009af4 <USB_EPStartXfer+0x110>
      {
        if (ep->xfer_len > ep->maxpacket)
 8009abe:	68bb      	ldr	r3, [r7, #8]
 8009ac0:	691a      	ldr	r2, [r3, #16]
 8009ac2:	68bb      	ldr	r3, [r7, #8]
 8009ac4:	689b      	ldr	r3, [r3, #8]
 8009ac6:	429a      	cmp	r2, r3
 8009ac8:	d903      	bls.n	8009ad2 <USB_EPStartXfer+0xee>
        {
          ep->xfer_len = ep->maxpacket;
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	689a      	ldr	r2, [r3, #8]
 8009ace:	68bb      	ldr	r3, [r7, #8]
 8009ad0:	611a      	str	r2, [r3, #16]
        }

        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & (1U << 19));
 8009ad2:	69bb      	ldr	r3, [r7, #24]
 8009ad4:	015a      	lsls	r2, r3, #5
 8009ad6:	69fb      	ldr	r3, [r7, #28]
 8009ad8:	4413      	add	r3, r2
 8009ada:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009ade:	691b      	ldr	r3, [r3, #16]
 8009ae0:	69ba      	ldr	r2, [r7, #24]
 8009ae2:	0151      	lsls	r1, r2, #5
 8009ae4:	69fa      	ldr	r2, [r7, #28]
 8009ae6:	440a      	add	r2, r1
 8009ae8:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009aec:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009af0:	6113      	str	r3, [r2, #16]
 8009af2:	e044      	b.n	8009b7e <USB_EPStartXfer+0x19a>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009af4:	68bb      	ldr	r3, [r7, #8]
 8009af6:	691a      	ldr	r2, [r3, #16]
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	689b      	ldr	r3, [r3, #8]
 8009afc:	4413      	add	r3, r2
 8009afe:	1e5a      	subs	r2, r3, #1
 8009b00:	68bb      	ldr	r3, [r7, #8]
 8009b02:	689b      	ldr	r3, [r3, #8]
 8009b04:	fbb2 f3f3 	udiv	r3, r2, r3
 8009b08:	82fb      	strh	r3, [r7, #22]
        USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19));
 8009b0a:	69bb      	ldr	r3, [r7, #24]
 8009b0c:	015a      	lsls	r2, r3, #5
 8009b0e:	69fb      	ldr	r3, [r7, #28]
 8009b10:	4413      	add	r3, r2
 8009b12:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b16:	691a      	ldr	r2, [r3, #16]
 8009b18:	8afb      	ldrh	r3, [r7, #22]
 8009b1a:	04d9      	lsls	r1, r3, #19
 8009b1c:	4ba4      	ldr	r3, [pc, #656]	@ (8009db0 <USB_EPStartXfer+0x3cc>)
 8009b1e:	400b      	ands	r3, r1
 8009b20:	69b9      	ldr	r1, [r7, #24]
 8009b22:	0148      	lsls	r0, r1, #5
 8009b24:	69f9      	ldr	r1, [r7, #28]
 8009b26:	4401      	add	r1, r0
 8009b28:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009b2c:	4313      	orrs	r3, r2
 8009b2e:	610b      	str	r3, [r1, #16]

        if (ep->type == EP_TYPE_ISOC)
 8009b30:	68bb      	ldr	r3, [r7, #8]
 8009b32:	791b      	ldrb	r3, [r3, #4]
 8009b34:	2b01      	cmp	r3, #1
 8009b36:	d122      	bne.n	8009b7e <USB_EPStartXfer+0x19a>
        {
          USBx_INEP(epnum)->DIEPTSIZ &= ~(USB_OTG_DIEPTSIZ_MULCNT);
 8009b38:	69bb      	ldr	r3, [r7, #24]
 8009b3a:	015a      	lsls	r2, r3, #5
 8009b3c:	69fb      	ldr	r3, [r7, #28]
 8009b3e:	4413      	add	r3, r2
 8009b40:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b44:	691b      	ldr	r3, [r3, #16]
 8009b46:	69ba      	ldr	r2, [r7, #24]
 8009b48:	0151      	lsls	r1, r2, #5
 8009b4a:	69fa      	ldr	r2, [r7, #28]
 8009b4c:	440a      	add	r2, r1
 8009b4e:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009b52:	f023 43c0 	bic.w	r3, r3, #1610612736	@ 0x60000000
 8009b56:	6113      	str	r3, [r2, #16]
          USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_MULCNT & ((uint32_t)pktcnt << 29));
 8009b58:	69bb      	ldr	r3, [r7, #24]
 8009b5a:	015a      	lsls	r2, r3, #5
 8009b5c:	69fb      	ldr	r3, [r7, #28]
 8009b5e:	4413      	add	r3, r2
 8009b60:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b64:	691a      	ldr	r2, [r3, #16]
 8009b66:	8afb      	ldrh	r3, [r7, #22]
 8009b68:	075b      	lsls	r3, r3, #29
 8009b6a:	f003 43c0 	and.w	r3, r3, #1610612736	@ 0x60000000
 8009b6e:	69b9      	ldr	r1, [r7, #24]
 8009b70:	0148      	lsls	r0, r1, #5
 8009b72:	69f9      	ldr	r1, [r7, #28]
 8009b74:	4401      	add	r1, r0
 8009b76:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009b7a:	4313      	orrs	r3, r2
 8009b7c:	610b      	str	r3, [r1, #16]
        }
      }

      USBx_INEP(epnum)->DIEPTSIZ |= (USB_OTG_DIEPTSIZ_XFRSIZ & ep->xfer_len);
 8009b7e:	69bb      	ldr	r3, [r7, #24]
 8009b80:	015a      	lsls	r2, r3, #5
 8009b82:	69fb      	ldr	r3, [r7, #28]
 8009b84:	4413      	add	r3, r2
 8009b86:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009b8a:	691a      	ldr	r2, [r3, #16]
 8009b8c:	68bb      	ldr	r3, [r7, #8]
 8009b8e:	691b      	ldr	r3, [r3, #16]
 8009b90:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009b94:	69b9      	ldr	r1, [r7, #24]
 8009b96:	0148      	lsls	r0, r1, #5
 8009b98:	69f9      	ldr	r1, [r7, #28]
 8009b9a:	4401      	add	r1, r0
 8009b9c:	f501 6110 	add.w	r1, r1, #2304	@ 0x900
 8009ba0:	4313      	orrs	r3, r2
 8009ba2:	610b      	str	r3, [r1, #16]
    }

    if (dma == 1U)
 8009ba4:	79fb      	ldrb	r3, [r7, #7]
 8009ba6:	2b01      	cmp	r3, #1
 8009ba8:	d14b      	bne.n	8009c42 <USB_EPStartXfer+0x25e>
    {
      if ((uint32_t)ep->dma_addr != 0U)
 8009baa:	68bb      	ldr	r3, [r7, #8]
 8009bac:	69db      	ldr	r3, [r3, #28]
 8009bae:	2b00      	cmp	r3, #0
 8009bb0:	d009      	beq.n	8009bc6 <USB_EPStartXfer+0x1e2>
      {
        USBx_INEP(epnum)->DIEPDMA = (uint32_t)(ep->dma_addr);
 8009bb2:	69bb      	ldr	r3, [r7, #24]
 8009bb4:	015a      	lsls	r2, r3, #5
 8009bb6:	69fb      	ldr	r3, [r7, #28]
 8009bb8:	4413      	add	r3, r2
 8009bba:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bbe:	461a      	mov	r2, r3
 8009bc0:	68bb      	ldr	r3, [r7, #8]
 8009bc2:	69db      	ldr	r3, [r3, #28]
 8009bc4:	6153      	str	r3, [r2, #20]
      }

      if (ep->type == EP_TYPE_ISOC)
 8009bc6:	68bb      	ldr	r3, [r7, #8]
 8009bc8:	791b      	ldrb	r3, [r3, #4]
 8009bca:	2b01      	cmp	r3, #1
 8009bcc:	d128      	bne.n	8009c20 <USB_EPStartXfer+0x23c>
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009bce:	69fb      	ldr	r3, [r7, #28]
 8009bd0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009bd4:	689b      	ldr	r3, [r3, #8]
 8009bd6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009bda:	2b00      	cmp	r3, #0
 8009bdc:	d110      	bne.n	8009c00 <USB_EPStartXfer+0x21c>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009bde:	69bb      	ldr	r3, [r7, #24]
 8009be0:	015a      	lsls	r2, r3, #5
 8009be2:	69fb      	ldr	r3, [r7, #28]
 8009be4:	4413      	add	r3, r2
 8009be6:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009bea:	681b      	ldr	r3, [r3, #0]
 8009bec:	69ba      	ldr	r2, [r7, #24]
 8009bee:	0151      	lsls	r1, r2, #5
 8009bf0:	69fa      	ldr	r2, [r7, #28]
 8009bf2:	440a      	add	r2, r1
 8009bf4:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009bf8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009bfc:	6013      	str	r3, [r2, #0]
 8009bfe:	e00f      	b.n	8009c20 <USB_EPStartXfer+0x23c>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009c00:	69bb      	ldr	r3, [r7, #24]
 8009c02:	015a      	lsls	r2, r3, #5
 8009c04:	69fb      	ldr	r3, [r7, #28]
 8009c06:	4413      	add	r3, r2
 8009c08:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c0c:	681b      	ldr	r3, [r3, #0]
 8009c0e:	69ba      	ldr	r2, [r7, #24]
 8009c10:	0151      	lsls	r1, r2, #5
 8009c12:	69fa      	ldr	r2, [r7, #28]
 8009c14:	440a      	add	r2, r1
 8009c16:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c1a:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009c1e:	6013      	str	r3, [r2, #0]
        }
      }

      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c20:	69bb      	ldr	r3, [r7, #24]
 8009c22:	015a      	lsls	r2, r3, #5
 8009c24:	69fb      	ldr	r3, [r7, #28]
 8009c26:	4413      	add	r3, r2
 8009c28:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c2c:	681b      	ldr	r3, [r3, #0]
 8009c2e:	69ba      	ldr	r2, [r7, #24]
 8009c30:	0151      	lsls	r1, r2, #5
 8009c32:	69fa      	ldr	r2, [r7, #28]
 8009c34:	440a      	add	r2, r1
 8009c36:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c3a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009c3e:	6013      	str	r3, [r2, #0]
 8009c40:	e166      	b.n	8009f10 <USB_EPStartXfer+0x52c>
    }
    else
    {
      /* EP enable, IN data in FIFO */
      USBx_INEP(epnum)->DIEPCTL |= (USB_OTG_DIEPCTL_CNAK | USB_OTG_DIEPCTL_EPENA);
 8009c42:	69bb      	ldr	r3, [r7, #24]
 8009c44:	015a      	lsls	r2, r3, #5
 8009c46:	69fb      	ldr	r3, [r7, #28]
 8009c48:	4413      	add	r3, r2
 8009c4a:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009c4e:	681b      	ldr	r3, [r3, #0]
 8009c50:	69ba      	ldr	r2, [r7, #24]
 8009c52:	0151      	lsls	r1, r2, #5
 8009c54:	69fa      	ldr	r2, [r7, #28]
 8009c56:	440a      	add	r2, r1
 8009c58:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009c5c:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009c60:	6013      	str	r3, [r2, #0]

      if (ep->type != EP_TYPE_ISOC)
 8009c62:	68bb      	ldr	r3, [r7, #8]
 8009c64:	791b      	ldrb	r3, [r3, #4]
 8009c66:	2b01      	cmp	r3, #1
 8009c68:	d015      	beq.n	8009c96 <USB_EPStartXfer+0x2b2>
      {
        /* Enable the Tx FIFO Empty Interrupt for this EP */
        if (ep->xfer_len > 0U)
 8009c6a:	68bb      	ldr	r3, [r7, #8]
 8009c6c:	691b      	ldr	r3, [r3, #16]
 8009c6e:	2b00      	cmp	r3, #0
 8009c70:	f000 814e 	beq.w	8009f10 <USB_EPStartXfer+0x52c>
        {
          USBx_DEVICE->DIEPEMPMSK |= 1UL << (ep->num & EP_ADDR_MSK);
 8009c74:	69fb      	ldr	r3, [r7, #28]
 8009c76:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c7a:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8009c7c:	68bb      	ldr	r3, [r7, #8]
 8009c7e:	781b      	ldrb	r3, [r3, #0]
 8009c80:	f003 030f 	and.w	r3, r3, #15
 8009c84:	2101      	movs	r1, #1
 8009c86:	fa01 f303 	lsl.w	r3, r1, r3
 8009c8a:	69f9      	ldr	r1, [r7, #28]
 8009c8c:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 8009c90:	4313      	orrs	r3, r2
 8009c92:	634b      	str	r3, [r1, #52]	@ 0x34
 8009c94:	e13c      	b.n	8009f10 <USB_EPStartXfer+0x52c>
        }
      }
      else
      {
        if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009c96:	69fb      	ldr	r3, [r7, #28]
 8009c98:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009c9c:	689b      	ldr	r3, [r3, #8]
 8009c9e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009ca2:	2b00      	cmp	r3, #0
 8009ca4:	d110      	bne.n	8009cc8 <USB_EPStartXfer+0x2e4>
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SODDFRM;
 8009ca6:	69bb      	ldr	r3, [r7, #24]
 8009ca8:	015a      	lsls	r2, r3, #5
 8009caa:	69fb      	ldr	r3, [r7, #28]
 8009cac:	4413      	add	r3, r2
 8009cae:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cb2:	681b      	ldr	r3, [r3, #0]
 8009cb4:	69ba      	ldr	r2, [r7, #24]
 8009cb6:	0151      	lsls	r1, r2, #5
 8009cb8:	69fa      	ldr	r2, [r7, #28]
 8009cba:	440a      	add	r2, r1
 8009cbc:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009cc0:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009cc4:	6013      	str	r3, [r2, #0]
 8009cc6:	e00f      	b.n	8009ce8 <USB_EPStartXfer+0x304>
        }
        else
        {
          USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM;
 8009cc8:	69bb      	ldr	r3, [r7, #24]
 8009cca:	015a      	lsls	r2, r3, #5
 8009ccc:	69fb      	ldr	r3, [r7, #28]
 8009cce:	4413      	add	r3, r2
 8009cd0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	69ba      	ldr	r2, [r7, #24]
 8009cd8:	0151      	lsls	r1, r2, #5
 8009cda:	69fa      	ldr	r2, [r7, #28]
 8009cdc:	440a      	add	r2, r1
 8009cde:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009ce2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009ce6:	6013      	str	r3, [r2, #0]
        }

        (void)USB_WritePacket(USBx, ep->xfer_buff, ep->num, (uint16_t)ep->xfer_len, dma);
 8009ce8:	68bb      	ldr	r3, [r7, #8]
 8009cea:	68d9      	ldr	r1, [r3, #12]
 8009cec:	68bb      	ldr	r3, [r7, #8]
 8009cee:	781a      	ldrb	r2, [r3, #0]
 8009cf0:	68bb      	ldr	r3, [r7, #8]
 8009cf2:	691b      	ldr	r3, [r3, #16]
 8009cf4:	b298      	uxth	r0, r3
 8009cf6:	79fb      	ldrb	r3, [r7, #7]
 8009cf8:	9300      	str	r3, [sp, #0]
 8009cfa:	4603      	mov	r3, r0
 8009cfc:	68f8      	ldr	r0, [r7, #12]
 8009cfe:	f000 f9b9 	bl	800a074 <USB_WritePacket>
 8009d02:	e105      	b.n	8009f10 <USB_EPStartXfer+0x52c>
  {
    /* Program the transfer size and packet count as follows:
    * pktcnt = N
    * xfersize = N * maxpacket
    */
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_XFRSIZ);
 8009d04:	69bb      	ldr	r3, [r7, #24]
 8009d06:	015a      	lsls	r2, r3, #5
 8009d08:	69fb      	ldr	r3, [r7, #28]
 8009d0a:	4413      	add	r3, r2
 8009d0c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d10:	691b      	ldr	r3, [r3, #16]
 8009d12:	69ba      	ldr	r2, [r7, #24]
 8009d14:	0151      	lsls	r1, r2, #5
 8009d16:	69fa      	ldr	r2, [r7, #28]
 8009d18:	440a      	add	r2, r1
 8009d1a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d1e:	0cdb      	lsrs	r3, r3, #19
 8009d20:	04db      	lsls	r3, r3, #19
 8009d22:	6113      	str	r3, [r2, #16]
    USBx_OUTEP(epnum)->DOEPTSIZ &= ~(USB_OTG_DOEPTSIZ_PKTCNT);
 8009d24:	69bb      	ldr	r3, [r7, #24]
 8009d26:	015a      	lsls	r2, r3, #5
 8009d28:	69fb      	ldr	r3, [r7, #28]
 8009d2a:	4413      	add	r3, r2
 8009d2c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d30:	691b      	ldr	r3, [r3, #16]
 8009d32:	69ba      	ldr	r2, [r7, #24]
 8009d34:	0151      	lsls	r1, r2, #5
 8009d36:	69fa      	ldr	r2, [r7, #28]
 8009d38:	440a      	add	r2, r1
 8009d3a:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009d3e:	f023 53ff 	bic.w	r3, r3, #534773760	@ 0x1fe00000
 8009d42:	f423 13c0 	bic.w	r3, r3, #1572864	@ 0x180000
 8009d46:	6113      	str	r3, [r2, #16]

    if (epnum == 0U)
 8009d48:	69bb      	ldr	r3, [r7, #24]
 8009d4a:	2b00      	cmp	r3, #0
 8009d4c:	d132      	bne.n	8009db4 <USB_EPStartXfer+0x3d0>
    {
      if (ep->xfer_len > 0U)
 8009d4e:	68bb      	ldr	r3, [r7, #8]
 8009d50:	691b      	ldr	r3, [r3, #16]
 8009d52:	2b00      	cmp	r3, #0
 8009d54:	d003      	beq.n	8009d5e <USB_EPStartXfer+0x37a>
      {
        ep->xfer_len = ep->maxpacket;
 8009d56:	68bb      	ldr	r3, [r7, #8]
 8009d58:	689a      	ldr	r2, [r3, #8]
 8009d5a:	68bb      	ldr	r3, [r7, #8]
 8009d5c:	611a      	str	r2, [r3, #16]
      }

      /* Store transfer size, for EP0 this is equal to endpoint max packet size */
      ep->xfer_size = ep->maxpacket;
 8009d5e:	68bb      	ldr	r3, [r7, #8]
 8009d60:	689a      	ldr	r2, [r3, #8]
 8009d62:	68bb      	ldr	r3, [r7, #8]
 8009d64:	621a      	str	r2, [r3, #32]

      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size);
 8009d66:	69bb      	ldr	r3, [r7, #24]
 8009d68:	015a      	lsls	r2, r3, #5
 8009d6a:	69fb      	ldr	r3, [r7, #28]
 8009d6c:	4413      	add	r3, r2
 8009d6e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d72:	691a      	ldr	r2, [r3, #16]
 8009d74:	68bb      	ldr	r3, [r7, #8]
 8009d76:	6a1b      	ldr	r3, [r3, #32]
 8009d78:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009d7c:	69b9      	ldr	r1, [r7, #24]
 8009d7e:	0148      	lsls	r0, r1, #5
 8009d80:	69f9      	ldr	r1, [r7, #28]
 8009d82:	4401      	add	r1, r0
 8009d84:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009d88:	4313      	orrs	r3, r2
 8009d8a:	610b      	str	r3, [r1, #16]
      USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009d8c:	69bb      	ldr	r3, [r7, #24]
 8009d8e:	015a      	lsls	r2, r3, #5
 8009d90:	69fb      	ldr	r3, [r7, #28]
 8009d92:	4413      	add	r3, r2
 8009d94:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009d98:	691b      	ldr	r3, [r3, #16]
 8009d9a:	69ba      	ldr	r2, [r7, #24]
 8009d9c:	0151      	lsls	r1, r2, #5
 8009d9e:	69fa      	ldr	r2, [r7, #28]
 8009da0:	440a      	add	r2, r1
 8009da2:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009da6:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009daa:	6113      	str	r3, [r2, #16]
 8009dac:	e062      	b.n	8009e74 <USB_EPStartXfer+0x490>
 8009dae:	bf00      	nop
 8009db0:	1ff80000 	.word	0x1ff80000
    }
    else
    {
      if (ep->xfer_len == 0U)
 8009db4:	68bb      	ldr	r3, [r7, #8]
 8009db6:	691b      	ldr	r3, [r3, #16]
 8009db8:	2b00      	cmp	r3, #0
 8009dba:	d123      	bne.n	8009e04 <USB_EPStartXfer+0x420>
      {
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_XFRSIZ & ep->maxpacket);
 8009dbc:	69bb      	ldr	r3, [r7, #24]
 8009dbe:	015a      	lsls	r2, r3, #5
 8009dc0:	69fb      	ldr	r3, [r7, #28]
 8009dc2:	4413      	add	r3, r2
 8009dc4:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009dc8:	691a      	ldr	r2, [r3, #16]
 8009dca:	68bb      	ldr	r3, [r7, #8]
 8009dcc:	689b      	ldr	r3, [r3, #8]
 8009dce:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009dd2:	69b9      	ldr	r1, [r7, #24]
 8009dd4:	0148      	lsls	r0, r1, #5
 8009dd6:	69f9      	ldr	r1, [r7, #28]
 8009dd8:	4401      	add	r1, r0
 8009dda:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009dde:	4313      	orrs	r3, r2
 8009de0:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 8009de2:	69bb      	ldr	r3, [r7, #24]
 8009de4:	015a      	lsls	r2, r3, #5
 8009de6:	69fb      	ldr	r3, [r7, #28]
 8009de8:	4413      	add	r3, r2
 8009dea:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009dee:	691b      	ldr	r3, [r3, #16]
 8009df0:	69ba      	ldr	r2, [r7, #24]
 8009df2:	0151      	lsls	r1, r2, #5
 8009df4:	69fa      	ldr	r2, [r7, #28]
 8009df6:	440a      	add	r2, r1
 8009df8:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009dfc:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8009e00:	6113      	str	r3, [r2, #16]
 8009e02:	e037      	b.n	8009e74 <USB_EPStartXfer+0x490>
      }
      else
      {
        pktcnt = (uint16_t)((ep->xfer_len + ep->maxpacket - 1U) / ep->maxpacket);
 8009e04:	68bb      	ldr	r3, [r7, #8]
 8009e06:	691a      	ldr	r2, [r3, #16]
 8009e08:	68bb      	ldr	r3, [r7, #8]
 8009e0a:	689b      	ldr	r3, [r3, #8]
 8009e0c:	4413      	add	r3, r2
 8009e0e:	1e5a      	subs	r2, r3, #1
 8009e10:	68bb      	ldr	r3, [r7, #8]
 8009e12:	689b      	ldr	r3, [r3, #8]
 8009e14:	fbb2 f3f3 	udiv	r3, r2, r3
 8009e18:	82fb      	strh	r3, [r7, #22]
        ep->xfer_size = ep->maxpacket * pktcnt;
 8009e1a:	68bb      	ldr	r3, [r7, #8]
 8009e1c:	689b      	ldr	r3, [r3, #8]
 8009e1e:	8afa      	ldrh	r2, [r7, #22]
 8009e20:	fb03 f202 	mul.w	r2, r3, r2
 8009e24:	68bb      	ldr	r3, [r7, #8]
 8009e26:	621a      	str	r2, [r3, #32]

        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_PKTCNT & ((uint32_t)pktcnt << 19);
 8009e28:	69bb      	ldr	r3, [r7, #24]
 8009e2a:	015a      	lsls	r2, r3, #5
 8009e2c:	69fb      	ldr	r3, [r7, #28]
 8009e2e:	4413      	add	r3, r2
 8009e30:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e34:	691a      	ldr	r2, [r3, #16]
 8009e36:	8afb      	ldrh	r3, [r7, #22]
 8009e38:	04d9      	lsls	r1, r3, #19
 8009e3a:	4b38      	ldr	r3, [pc, #224]	@ (8009f1c <USB_EPStartXfer+0x538>)
 8009e3c:	400b      	ands	r3, r1
 8009e3e:	69b9      	ldr	r1, [r7, #24]
 8009e40:	0148      	lsls	r0, r1, #5
 8009e42:	69f9      	ldr	r1, [r7, #28]
 8009e44:	4401      	add	r1, r0
 8009e46:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009e4a:	4313      	orrs	r3, r2
 8009e4c:	610b      	str	r3, [r1, #16]
        USBx_OUTEP(epnum)->DOEPTSIZ |= USB_OTG_DOEPTSIZ_XFRSIZ & ep->xfer_size;
 8009e4e:	69bb      	ldr	r3, [r7, #24]
 8009e50:	015a      	lsls	r2, r3, #5
 8009e52:	69fb      	ldr	r3, [r7, #28]
 8009e54:	4413      	add	r3, r2
 8009e56:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e5a:	691a      	ldr	r2, [r3, #16]
 8009e5c:	68bb      	ldr	r3, [r7, #8]
 8009e5e:	6a1b      	ldr	r3, [r3, #32]
 8009e60:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8009e64:	69b9      	ldr	r1, [r7, #24]
 8009e66:	0148      	lsls	r0, r1, #5
 8009e68:	69f9      	ldr	r1, [r7, #28]
 8009e6a:	4401      	add	r1, r0
 8009e6c:	f501 6130 	add.w	r1, r1, #2816	@ 0xb00
 8009e70:	4313      	orrs	r3, r2
 8009e72:	610b      	str	r3, [r1, #16]
      }
    }

    if (dma == 1U)
 8009e74:	79fb      	ldrb	r3, [r7, #7]
 8009e76:	2b01      	cmp	r3, #1
 8009e78:	d10d      	bne.n	8009e96 <USB_EPStartXfer+0x4b2>
    {
      if ((uint32_t)ep->xfer_buff != 0U)
 8009e7a:	68bb      	ldr	r3, [r7, #8]
 8009e7c:	68db      	ldr	r3, [r3, #12]
 8009e7e:	2b00      	cmp	r3, #0
 8009e80:	d009      	beq.n	8009e96 <USB_EPStartXfer+0x4b2>
      {
        USBx_OUTEP(epnum)->DOEPDMA = (uint32_t)(ep->xfer_buff);
 8009e82:	68bb      	ldr	r3, [r7, #8]
 8009e84:	68d9      	ldr	r1, [r3, #12]
 8009e86:	69bb      	ldr	r3, [r7, #24]
 8009e88:	015a      	lsls	r2, r3, #5
 8009e8a:	69fb      	ldr	r3, [r7, #28]
 8009e8c:	4413      	add	r3, r2
 8009e8e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009e92:	460a      	mov	r2, r1
 8009e94:	615a      	str	r2, [r3, #20]
      }
    }

    if (ep->type == EP_TYPE_ISOC)
 8009e96:	68bb      	ldr	r3, [r7, #8]
 8009e98:	791b      	ldrb	r3, [r3, #4]
 8009e9a:	2b01      	cmp	r3, #1
 8009e9c:	d128      	bne.n	8009ef0 <USB_EPStartXfer+0x50c>
    {
      if ((USBx_DEVICE->DSTS & (1U << 8)) == 0U)
 8009e9e:	69fb      	ldr	r3, [r7, #28]
 8009ea0:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 8009ea4:	689b      	ldr	r3, [r3, #8]
 8009ea6:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8009eaa:	2b00      	cmp	r3, #0
 8009eac:	d110      	bne.n	8009ed0 <USB_EPStartXfer+0x4ec>
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SODDFRM;
 8009eae:	69bb      	ldr	r3, [r7, #24]
 8009eb0:	015a      	lsls	r2, r3, #5
 8009eb2:	69fb      	ldr	r3, [r7, #28]
 8009eb4:	4413      	add	r3, r2
 8009eb6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009eba:	681b      	ldr	r3, [r3, #0]
 8009ebc:	69ba      	ldr	r2, [r7, #24]
 8009ebe:	0151      	lsls	r1, r2, #5
 8009ec0:	69fa      	ldr	r2, [r7, #28]
 8009ec2:	440a      	add	r2, r1
 8009ec4:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009ec8:	f043 5300 	orr.w	r3, r3, #536870912	@ 0x20000000
 8009ecc:	6013      	str	r3, [r2, #0]
 8009ece:	e00f      	b.n	8009ef0 <USB_EPStartXfer+0x50c>
      }
      else
      {
        USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM;
 8009ed0:	69bb      	ldr	r3, [r7, #24]
 8009ed2:	015a      	lsls	r2, r3, #5
 8009ed4:	69fb      	ldr	r3, [r7, #28]
 8009ed6:	4413      	add	r3, r2
 8009ed8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009edc:	681b      	ldr	r3, [r3, #0]
 8009ede:	69ba      	ldr	r2, [r7, #24]
 8009ee0:	0151      	lsls	r1, r2, #5
 8009ee2:	69fa      	ldr	r2, [r7, #28]
 8009ee4:	440a      	add	r2, r1
 8009ee6:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009eea:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8009eee:	6013      	str	r3, [r2, #0]
      }
    }
    /* EP enable */
    USBx_OUTEP(epnum)->DOEPCTL |= (USB_OTG_DOEPCTL_CNAK | USB_OTG_DOEPCTL_EPENA);
 8009ef0:	69bb      	ldr	r3, [r7, #24]
 8009ef2:	015a      	lsls	r2, r3, #5
 8009ef4:	69fb      	ldr	r3, [r7, #28]
 8009ef6:	4413      	add	r3, r2
 8009ef8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009efc:	681b      	ldr	r3, [r3, #0]
 8009efe:	69ba      	ldr	r2, [r7, #24]
 8009f00:	0151      	lsls	r1, r2, #5
 8009f02:	69fa      	ldr	r2, [r7, #28]
 8009f04:	440a      	add	r2, r1
 8009f06:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 8009f0a:	f043 4304 	orr.w	r3, r3, #2214592512	@ 0x84000000
 8009f0e:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 8009f10:	2300      	movs	r3, #0
}
 8009f12:	4618      	mov	r0, r3
 8009f14:	3720      	adds	r7, #32
 8009f16:	46bd      	mov	sp, r7
 8009f18:	bd80      	pop	{r7, pc}
 8009f1a:	bf00      	nop
 8009f1c:	1ff80000 	.word	0x1ff80000

08009f20 <USB_EPStopXfer>:
   * @param  USBx  usb device instance
   * @param  ep pointer to endpoint structure
   * @retval HAL status
   */
HAL_StatusTypeDef USB_EPStopXfer(const USB_OTG_GlobalTypeDef *USBx, USB_OTG_EPTypeDef *ep)
{
 8009f20:	b480      	push	{r7}
 8009f22:	b087      	sub	sp, #28
 8009f24:	af00      	add	r7, sp, #0
 8009f26:	6078      	str	r0, [r7, #4]
 8009f28:	6039      	str	r1, [r7, #0]
  __IO uint32_t count = 0U;
 8009f2a:	2300      	movs	r3, #0
 8009f2c:	60fb      	str	r3, [r7, #12]
  HAL_StatusTypeDef ret = HAL_OK;
 8009f2e:	2300      	movs	r3, #0
 8009f30:	75fb      	strb	r3, [r7, #23]
  uint32_t USBx_BASE = (uint32_t)USBx;
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	613b      	str	r3, [r7, #16]

  /* IN endpoint */
  if (ep->is_in == 1U)
 8009f36:	683b      	ldr	r3, [r7, #0]
 8009f38:	785b      	ldrb	r3, [r3, #1]
 8009f3a:	2b01      	cmp	r3, #1
 8009f3c:	d14a      	bne.n	8009fd4 <USB_EPStopXfer+0xb4>
  {
    /* EP enable, IN data in FIFO */
    if (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) == USB_OTG_DIEPCTL_EPENA)
 8009f3e:	683b      	ldr	r3, [r7, #0]
 8009f40:	781b      	ldrb	r3, [r3, #0]
 8009f42:	015a      	lsls	r2, r3, #5
 8009f44:	693b      	ldr	r3, [r7, #16]
 8009f46:	4413      	add	r3, r2
 8009f48:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f4c:	681b      	ldr	r3, [r3, #0]
 8009f4e:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009f52:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009f56:	f040 8086 	bne.w	800a066 <USB_EPStopXfer+0x146>
    {
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_SNAK);
 8009f5a:	683b      	ldr	r3, [r7, #0]
 8009f5c:	781b      	ldrb	r3, [r3, #0]
 8009f5e:	015a      	lsls	r2, r3, #5
 8009f60:	693b      	ldr	r3, [r7, #16]
 8009f62:	4413      	add	r3, r2
 8009f64:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f68:	681b      	ldr	r3, [r3, #0]
 8009f6a:	683a      	ldr	r2, [r7, #0]
 8009f6c:	7812      	ldrb	r2, [r2, #0]
 8009f6e:	0151      	lsls	r1, r2, #5
 8009f70:	693a      	ldr	r2, [r7, #16]
 8009f72:	440a      	add	r2, r1
 8009f74:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f78:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 8009f7c:	6013      	str	r3, [r2, #0]
      USBx_INEP(ep->num)->DIEPCTL |= (USB_OTG_DIEPCTL_EPDIS);
 8009f7e:	683b      	ldr	r3, [r7, #0]
 8009f80:	781b      	ldrb	r3, [r3, #0]
 8009f82:	015a      	lsls	r2, r3, #5
 8009f84:	693b      	ldr	r3, [r7, #16]
 8009f86:	4413      	add	r3, r2
 8009f88:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009f8c:	681b      	ldr	r3, [r3, #0]
 8009f8e:	683a      	ldr	r2, [r7, #0]
 8009f90:	7812      	ldrb	r2, [r2, #0]
 8009f92:	0151      	lsls	r1, r2, #5
 8009f94:	693a      	ldr	r2, [r7, #16]
 8009f96:	440a      	add	r2, r1
 8009f98:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 8009f9c:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 8009fa0:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 8009fa2:	68fb      	ldr	r3, [r7, #12]
 8009fa4:	3301      	adds	r3, #1
 8009fa6:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 8009fa8:	68fb      	ldr	r3, [r7, #12]
 8009faa:	f242 7210 	movw	r2, #10000	@ 0x2710
 8009fae:	4293      	cmp	r3, r2
 8009fb0:	d902      	bls.n	8009fb8 <USB_EPStopXfer+0x98>
        {
          ret = HAL_ERROR;
 8009fb2:	2301      	movs	r3, #1
 8009fb4:	75fb      	strb	r3, [r7, #23]
          break;
 8009fb6:	e056      	b.n	800a066 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_INEP(ep->num)->DIEPCTL) & USB_OTG_DIEPCTL_EPENA) ==  USB_OTG_DIEPCTL_EPENA);
 8009fb8:	683b      	ldr	r3, [r7, #0]
 8009fba:	781b      	ldrb	r3, [r3, #0]
 8009fbc:	015a      	lsls	r2, r3, #5
 8009fbe:	693b      	ldr	r3, [r7, #16]
 8009fc0:	4413      	add	r3, r2
 8009fc2:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 8009fc6:	681b      	ldr	r3, [r3, #0]
 8009fc8:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009fcc:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009fd0:	d0e7      	beq.n	8009fa2 <USB_EPStopXfer+0x82>
 8009fd2:	e048      	b.n	800a066 <USB_EPStopXfer+0x146>
    }
  }
  else /* OUT endpoint */
  {
    if (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	781b      	ldrb	r3, [r3, #0]
 8009fd8:	015a      	lsls	r2, r3, #5
 8009fda:	693b      	ldr	r3, [r7, #16]
 8009fdc:	4413      	add	r3, r2
 8009fde:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009fe2:	681b      	ldr	r3, [r3, #0]
 8009fe4:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 8009fe8:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8009fec:	d13b      	bne.n	800a066 <USB_EPStopXfer+0x146>
    {
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_SNAK);
 8009fee:	683b      	ldr	r3, [r7, #0]
 8009ff0:	781b      	ldrb	r3, [r3, #0]
 8009ff2:	015a      	lsls	r2, r3, #5
 8009ff4:	693b      	ldr	r3, [r7, #16]
 8009ff6:	4413      	add	r3, r2
 8009ff8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 8009ffc:	681b      	ldr	r3, [r3, #0]
 8009ffe:	683a      	ldr	r2, [r7, #0]
 800a000:	7812      	ldrb	r2, [r2, #0]
 800a002:	0151      	lsls	r1, r2, #5
 800a004:	693a      	ldr	r2, [r7, #16]
 800a006:	440a      	add	r2, r1
 800a008:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a00c:	f043 6300 	orr.w	r3, r3, #134217728	@ 0x8000000
 800a010:	6013      	str	r3, [r2, #0]
      USBx_OUTEP(ep->num)->DOEPCTL |= (USB_OTG_DOEPCTL_EPDIS);
 800a012:	683b      	ldr	r3, [r7, #0]
 800a014:	781b      	ldrb	r3, [r3, #0]
 800a016:	015a      	lsls	r2, r3, #5
 800a018:	693b      	ldr	r3, [r7, #16]
 800a01a:	4413      	add	r3, r2
 800a01c:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a020:	681b      	ldr	r3, [r3, #0]
 800a022:	683a      	ldr	r2, [r7, #0]
 800a024:	7812      	ldrb	r2, [r2, #0]
 800a026:	0151      	lsls	r1, r2, #5
 800a028:	693a      	ldr	r2, [r7, #16]
 800a02a:	440a      	add	r2, r1
 800a02c:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a030:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 800a034:	6013      	str	r3, [r2, #0]

      do
      {
        count++;
 800a036:	68fb      	ldr	r3, [r7, #12]
 800a038:	3301      	adds	r3, #1
 800a03a:	60fb      	str	r3, [r7, #12]

        if (count > 10000U)
 800a03c:	68fb      	ldr	r3, [r7, #12]
 800a03e:	f242 7210 	movw	r2, #10000	@ 0x2710
 800a042:	4293      	cmp	r3, r2
 800a044:	d902      	bls.n	800a04c <USB_EPStopXfer+0x12c>
        {
          ret = HAL_ERROR;
 800a046:	2301      	movs	r3, #1
 800a048:	75fb      	strb	r3, [r7, #23]
          break;
 800a04a:	e00c      	b.n	800a066 <USB_EPStopXfer+0x146>
        }
      } while (((USBx_OUTEP(ep->num)->DOEPCTL) & USB_OTG_DOEPCTL_EPENA) ==  USB_OTG_DOEPCTL_EPENA);
 800a04c:	683b      	ldr	r3, [r7, #0]
 800a04e:	781b      	ldrb	r3, [r3, #0]
 800a050:	015a      	lsls	r2, r3, #5
 800a052:	693b      	ldr	r3, [r7, #16]
 800a054:	4413      	add	r3, r2
 800a056:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a05a:	681b      	ldr	r3, [r3, #0]
 800a05c:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a060:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a064:	d0e7      	beq.n	800a036 <USB_EPStopXfer+0x116>
    }
  }

  return ret;
 800a066:	7dfb      	ldrb	r3, [r7, #23]
}
 800a068:	4618      	mov	r0, r3
 800a06a:	371c      	adds	r7, #28
 800a06c:	46bd      	mov	sp, r7
 800a06e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a072:	4770      	bx	lr

0800a074 <USB_WritePacket>:
  *           1 : DMA feature used
  * @retval HAL status
  */
HAL_StatusTypeDef USB_WritePacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *src,
                                  uint8_t ch_ep_num, uint16_t len, uint8_t dma)
{
 800a074:	b480      	push	{r7}
 800a076:	b089      	sub	sp, #36	@ 0x24
 800a078:	af00      	add	r7, sp, #0
 800a07a:	60f8      	str	r0, [r7, #12]
 800a07c:	60b9      	str	r1, [r7, #8]
 800a07e:	4611      	mov	r1, r2
 800a080:	461a      	mov	r2, r3
 800a082:	460b      	mov	r3, r1
 800a084:	71fb      	strb	r3, [r7, #7]
 800a086:	4613      	mov	r3, r2
 800a088:	80bb      	strh	r3, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a08a:	68fb      	ldr	r3, [r7, #12]
 800a08c:	617b      	str	r3, [r7, #20]
  uint8_t *pSrc = src;
 800a08e:	68bb      	ldr	r3, [r7, #8]
 800a090:	61fb      	str	r3, [r7, #28]
  uint32_t count32b;
  uint32_t i;

  if (dma == 0U)
 800a092:	f897 3028 	ldrb.w	r3, [r7, #40]	@ 0x28
 800a096:	2b00      	cmp	r3, #0
 800a098:	d123      	bne.n	800a0e2 <USB_WritePacket+0x6e>
  {
    count32b = ((uint32_t)len + 3U) / 4U;
 800a09a:	88bb      	ldrh	r3, [r7, #4]
 800a09c:	3303      	adds	r3, #3
 800a09e:	089b      	lsrs	r3, r3, #2
 800a0a0:	613b      	str	r3, [r7, #16]
    for (i = 0U; i < count32b; i++)
 800a0a2:	2300      	movs	r3, #0
 800a0a4:	61bb      	str	r3, [r7, #24]
 800a0a6:	e018      	b.n	800a0da <USB_WritePacket+0x66>
    {
      USBx_DFIFO((uint32_t)ch_ep_num) = __UNALIGNED_UINT32_READ(pSrc);
 800a0a8:	79fb      	ldrb	r3, [r7, #7]
 800a0aa:	031a      	lsls	r2, r3, #12
 800a0ac:	697b      	ldr	r3, [r7, #20]
 800a0ae:	4413      	add	r3, r2
 800a0b0:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a0b4:	461a      	mov	r2, r3
 800a0b6:	69fb      	ldr	r3, [r7, #28]
 800a0b8:	681b      	ldr	r3, [r3, #0]
 800a0ba:	6013      	str	r3, [r2, #0]
      pSrc++;
 800a0bc:	69fb      	ldr	r3, [r7, #28]
 800a0be:	3301      	adds	r3, #1
 800a0c0:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a0c2:	69fb      	ldr	r3, [r7, #28]
 800a0c4:	3301      	adds	r3, #1
 800a0c6:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a0c8:	69fb      	ldr	r3, [r7, #28]
 800a0ca:	3301      	adds	r3, #1
 800a0cc:	61fb      	str	r3, [r7, #28]
      pSrc++;
 800a0ce:	69fb      	ldr	r3, [r7, #28]
 800a0d0:	3301      	adds	r3, #1
 800a0d2:	61fb      	str	r3, [r7, #28]
    for (i = 0U; i < count32b; i++)
 800a0d4:	69bb      	ldr	r3, [r7, #24]
 800a0d6:	3301      	adds	r3, #1
 800a0d8:	61bb      	str	r3, [r7, #24]
 800a0da:	69ba      	ldr	r2, [r7, #24]
 800a0dc:	693b      	ldr	r3, [r7, #16]
 800a0de:	429a      	cmp	r2, r3
 800a0e0:	d3e2      	bcc.n	800a0a8 <USB_WritePacket+0x34>
    }
  }

  return HAL_OK;
 800a0e2:	2300      	movs	r3, #0
}
 800a0e4:	4618      	mov	r0, r3
 800a0e6:	3724      	adds	r7, #36	@ 0x24
 800a0e8:	46bd      	mov	sp, r7
 800a0ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a0ee:	4770      	bx	lr

0800a0f0 <USB_ReadPacket>:
  * @param  dest  source pointer
  * @param  len  Number of bytes to read
  * @retval pointer to destination buffer
  */
void *USB_ReadPacket(const USB_OTG_GlobalTypeDef *USBx, uint8_t *dest, uint16_t len)
{
 800a0f0:	b480      	push	{r7}
 800a0f2:	b08b      	sub	sp, #44	@ 0x2c
 800a0f4:	af00      	add	r7, sp, #0
 800a0f6:	60f8      	str	r0, [r7, #12]
 800a0f8:	60b9      	str	r1, [r7, #8]
 800a0fa:	4613      	mov	r3, r2
 800a0fc:	80fb      	strh	r3, [r7, #6]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a0fe:	68fb      	ldr	r3, [r7, #12]
 800a100:	61bb      	str	r3, [r7, #24]
  uint8_t *pDest = dest;
 800a102:	68bb      	ldr	r3, [r7, #8]
 800a104:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t pData;
  uint32_t i;
  uint32_t count32b = (uint32_t)len >> 2U;
 800a106:	88fb      	ldrh	r3, [r7, #6]
 800a108:	089b      	lsrs	r3, r3, #2
 800a10a:	b29b      	uxth	r3, r3
 800a10c:	617b      	str	r3, [r7, #20]
  uint16_t remaining_bytes = len % 4U;
 800a10e:	88fb      	ldrh	r3, [r7, #6]
 800a110:	f003 0303 	and.w	r3, r3, #3
 800a114:	83fb      	strh	r3, [r7, #30]

  for (i = 0U; i < count32b; i++)
 800a116:	2300      	movs	r3, #0
 800a118:	623b      	str	r3, [r7, #32]
 800a11a:	e014      	b.n	800a146 <USB_ReadPacket+0x56>
  {
    __UNALIGNED_UINT32_WRITE(pDest, USBx_DFIFO(0U));
 800a11c:	69bb      	ldr	r3, [r7, #24]
 800a11e:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a122:	681a      	ldr	r2, [r3, #0]
 800a124:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a126:	601a      	str	r2, [r3, #0]
    pDest++;
 800a128:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a12a:	3301      	adds	r3, #1
 800a12c:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a12e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a130:	3301      	adds	r3, #1
 800a132:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a134:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a136:	3301      	adds	r3, #1
 800a138:	627b      	str	r3, [r7, #36]	@ 0x24
    pDest++;
 800a13a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a13c:	3301      	adds	r3, #1
 800a13e:	627b      	str	r3, [r7, #36]	@ 0x24
  for (i = 0U; i < count32b; i++)
 800a140:	6a3b      	ldr	r3, [r7, #32]
 800a142:	3301      	adds	r3, #1
 800a144:	623b      	str	r3, [r7, #32]
 800a146:	6a3a      	ldr	r2, [r7, #32]
 800a148:	697b      	ldr	r3, [r7, #20]
 800a14a:	429a      	cmp	r2, r3
 800a14c:	d3e6      	bcc.n	800a11c <USB_ReadPacket+0x2c>
  }

  /* When Number of data is not word aligned, read the remaining byte */
  if (remaining_bytes != 0U)
 800a14e:	8bfb      	ldrh	r3, [r7, #30]
 800a150:	2b00      	cmp	r3, #0
 800a152:	d01e      	beq.n	800a192 <USB_ReadPacket+0xa2>
  {
    i = 0U;
 800a154:	2300      	movs	r3, #0
 800a156:	623b      	str	r3, [r7, #32]
    __UNALIGNED_UINT32_WRITE(&pData, USBx_DFIFO(0U));
 800a158:	69bb      	ldr	r3, [r7, #24]
 800a15a:	f503 5380 	add.w	r3, r3, #4096	@ 0x1000
 800a15e:	461a      	mov	r2, r3
 800a160:	f107 0310 	add.w	r3, r7, #16
 800a164:	6812      	ldr	r2, [r2, #0]
 800a166:	601a      	str	r2, [r3, #0]

    do
    {
      *(uint8_t *)pDest = (uint8_t)(pData >> (8U * (uint8_t)(i)));
 800a168:	693a      	ldr	r2, [r7, #16]
 800a16a:	6a3b      	ldr	r3, [r7, #32]
 800a16c:	b2db      	uxtb	r3, r3
 800a16e:	00db      	lsls	r3, r3, #3
 800a170:	fa22 f303 	lsr.w	r3, r2, r3
 800a174:	b2da      	uxtb	r2, r3
 800a176:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a178:	701a      	strb	r2, [r3, #0]
      i++;
 800a17a:	6a3b      	ldr	r3, [r7, #32]
 800a17c:	3301      	adds	r3, #1
 800a17e:	623b      	str	r3, [r7, #32]
      pDest++;
 800a180:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a182:	3301      	adds	r3, #1
 800a184:	627b      	str	r3, [r7, #36]	@ 0x24
      remaining_bytes--;
 800a186:	8bfb      	ldrh	r3, [r7, #30]
 800a188:	3b01      	subs	r3, #1
 800a18a:	83fb      	strh	r3, [r7, #30]
    } while (remaining_bytes != 0U);
 800a18c:	8bfb      	ldrh	r3, [r7, #30]
 800a18e:	2b00      	cmp	r3, #0
 800a190:	d1ea      	bne.n	800a168 <USB_ReadPacket+0x78>
  }

  return ((void *)pDest);
 800a192:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
}
 800a194:	4618      	mov	r0, r3
 800a196:	372c      	adds	r7, #44	@ 0x2c
 800a198:	46bd      	mov	sp, r7
 800a19a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a19e:	4770      	bx	lr

0800a1a0 <USB_EPSetStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPSetStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a1a0:	b480      	push	{r7}
 800a1a2:	b085      	sub	sp, #20
 800a1a4:	af00      	add	r7, sp, #0
 800a1a6:	6078      	str	r0, [r7, #4]
 800a1a8:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a1aa:	687b      	ldr	r3, [r7, #4]
 800a1ac:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a1ae:	683b      	ldr	r3, [r7, #0]
 800a1b0:	781b      	ldrb	r3, [r3, #0]
 800a1b2:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a1b4:	683b      	ldr	r3, [r7, #0]
 800a1b6:	785b      	ldrb	r3, [r3, #1]
 800a1b8:	2b01      	cmp	r3, #1
 800a1ba:	d12c      	bne.n	800a216 <USB_EPSetStall+0x76>
  {
    if (((USBx_INEP(epnum)->DIEPCTL & USB_OTG_DIEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a1bc:	68bb      	ldr	r3, [r7, #8]
 800a1be:	015a      	lsls	r2, r3, #5
 800a1c0:	68fb      	ldr	r3, [r7, #12]
 800a1c2:	4413      	add	r3, r2
 800a1c4:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1c8:	681b      	ldr	r3, [r3, #0]
 800a1ca:	2b00      	cmp	r3, #0
 800a1cc:	db12      	blt.n	800a1f4 <USB_EPSetStall+0x54>
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	2b00      	cmp	r3, #0
 800a1d2:	d00f      	beq.n	800a1f4 <USB_EPSetStall+0x54>
    {
      USBx_INEP(epnum)->DIEPCTL &= ~(USB_OTG_DIEPCTL_EPDIS);
 800a1d4:	68bb      	ldr	r3, [r7, #8]
 800a1d6:	015a      	lsls	r2, r3, #5
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	4413      	add	r3, r2
 800a1dc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a1e0:	681b      	ldr	r3, [r3, #0]
 800a1e2:	68ba      	ldr	r2, [r7, #8]
 800a1e4:	0151      	lsls	r1, r2, #5
 800a1e6:	68fa      	ldr	r2, [r7, #12]
 800a1e8:	440a      	add	r2, r1
 800a1ea:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a1ee:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a1f2:	6013      	str	r3, [r2, #0]
    }
    USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_STALL;
 800a1f4:	68bb      	ldr	r3, [r7, #8]
 800a1f6:	015a      	lsls	r2, r3, #5
 800a1f8:	68fb      	ldr	r3, [r7, #12]
 800a1fa:	4413      	add	r3, r2
 800a1fc:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a200:	681b      	ldr	r3, [r3, #0]
 800a202:	68ba      	ldr	r2, [r7, #8]
 800a204:	0151      	lsls	r1, r2, #5
 800a206:	68fa      	ldr	r2, [r7, #12]
 800a208:	440a      	add	r2, r1
 800a20a:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a20e:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a212:	6013      	str	r3, [r2, #0]
 800a214:	e02b      	b.n	800a26e <USB_EPSetStall+0xce>
  }
  else
  {
    if (((USBx_OUTEP(epnum)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == 0U) && (epnum != 0U))
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	015a      	lsls	r2, r3, #5
 800a21a:	68fb      	ldr	r3, [r7, #12]
 800a21c:	4413      	add	r3, r2
 800a21e:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a222:	681b      	ldr	r3, [r3, #0]
 800a224:	2b00      	cmp	r3, #0
 800a226:	db12      	blt.n	800a24e <USB_EPSetStall+0xae>
 800a228:	68bb      	ldr	r3, [r7, #8]
 800a22a:	2b00      	cmp	r3, #0
 800a22c:	d00f      	beq.n	800a24e <USB_EPSetStall+0xae>
    {
      USBx_OUTEP(epnum)->DOEPCTL &= ~(USB_OTG_DOEPCTL_EPDIS);
 800a22e:	68bb      	ldr	r3, [r7, #8]
 800a230:	015a      	lsls	r2, r3, #5
 800a232:	68fb      	ldr	r3, [r7, #12]
 800a234:	4413      	add	r3, r2
 800a236:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a23a:	681b      	ldr	r3, [r3, #0]
 800a23c:	68ba      	ldr	r2, [r7, #8]
 800a23e:	0151      	lsls	r1, r2, #5
 800a240:	68fa      	ldr	r2, [r7, #12]
 800a242:	440a      	add	r2, r1
 800a244:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a248:	f023 4380 	bic.w	r3, r3, #1073741824	@ 0x40000000
 800a24c:	6013      	str	r3, [r2, #0]
    }
    USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_STALL;
 800a24e:	68bb      	ldr	r3, [r7, #8]
 800a250:	015a      	lsls	r2, r3, #5
 800a252:	68fb      	ldr	r3, [r7, #12]
 800a254:	4413      	add	r3, r2
 800a256:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a25a:	681b      	ldr	r3, [r3, #0]
 800a25c:	68ba      	ldr	r2, [r7, #8]
 800a25e:	0151      	lsls	r1, r2, #5
 800a260:	68fa      	ldr	r2, [r7, #12]
 800a262:	440a      	add	r2, r1
 800a264:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a268:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 800a26c:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a26e:	2300      	movs	r3, #0
}
 800a270:	4618      	mov	r0, r3
 800a272:	3714      	adds	r7, #20
 800a274:	46bd      	mov	sp, r7
 800a276:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a27a:	4770      	bx	lr

0800a27c <USB_EPClearStall>:
  * @param  USBx  Selected device
  * @param  ep pointer to endpoint structure
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EPClearStall(const USB_OTG_GlobalTypeDef *USBx, const USB_OTG_EPTypeDef *ep)
{
 800a27c:	b480      	push	{r7}
 800a27e:	b085      	sub	sp, #20
 800a280:	af00      	add	r7, sp, #0
 800a282:	6078      	str	r0, [r7, #4]
 800a284:	6039      	str	r1, [r7, #0]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	60fb      	str	r3, [r7, #12]
  uint32_t epnum = (uint32_t)ep->num;
 800a28a:	683b      	ldr	r3, [r7, #0]
 800a28c:	781b      	ldrb	r3, [r3, #0]
 800a28e:	60bb      	str	r3, [r7, #8]

  if (ep->is_in == 1U)
 800a290:	683b      	ldr	r3, [r7, #0]
 800a292:	785b      	ldrb	r3, [r3, #1]
 800a294:	2b01      	cmp	r3, #1
 800a296:	d128      	bne.n	800a2ea <USB_EPClearStall+0x6e>
  {
    USBx_INEP(epnum)->DIEPCTL &= ~USB_OTG_DIEPCTL_STALL;
 800a298:	68bb      	ldr	r3, [r7, #8]
 800a29a:	015a      	lsls	r2, r3, #5
 800a29c:	68fb      	ldr	r3, [r7, #12]
 800a29e:	4413      	add	r3, r2
 800a2a0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2a4:	681b      	ldr	r3, [r3, #0]
 800a2a6:	68ba      	ldr	r2, [r7, #8]
 800a2a8:	0151      	lsls	r1, r2, #5
 800a2aa:	68fa      	ldr	r2, [r7, #12]
 800a2ac:	440a      	add	r2, r1
 800a2ae:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2b2:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a2b6:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a2b8:	683b      	ldr	r3, [r7, #0]
 800a2ba:	791b      	ldrb	r3, [r3, #4]
 800a2bc:	2b03      	cmp	r3, #3
 800a2be:	d003      	beq.n	800a2c8 <USB_EPClearStall+0x4c>
 800a2c0:	683b      	ldr	r3, [r7, #0]
 800a2c2:	791b      	ldrb	r3, [r3, #4]
 800a2c4:	2b02      	cmp	r3, #2
 800a2c6:	d138      	bne.n	800a33a <USB_EPClearStall+0xbe>
    {
      USBx_INEP(epnum)->DIEPCTL |= USB_OTG_DIEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a2c8:	68bb      	ldr	r3, [r7, #8]
 800a2ca:	015a      	lsls	r2, r3, #5
 800a2cc:	68fb      	ldr	r3, [r7, #12]
 800a2ce:	4413      	add	r3, r2
 800a2d0:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a2d4:	681b      	ldr	r3, [r3, #0]
 800a2d6:	68ba      	ldr	r2, [r7, #8]
 800a2d8:	0151      	lsls	r1, r2, #5
 800a2da:	68fa      	ldr	r2, [r7, #12]
 800a2dc:	440a      	add	r2, r1
 800a2de:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a2e2:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a2e6:	6013      	str	r3, [r2, #0]
 800a2e8:	e027      	b.n	800a33a <USB_EPClearStall+0xbe>
    }
  }
  else
  {
    USBx_OUTEP(epnum)->DOEPCTL &= ~USB_OTG_DOEPCTL_STALL;
 800a2ea:	68bb      	ldr	r3, [r7, #8]
 800a2ec:	015a      	lsls	r2, r3, #5
 800a2ee:	68fb      	ldr	r3, [r7, #12]
 800a2f0:	4413      	add	r3, r2
 800a2f2:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a2f6:	681b      	ldr	r3, [r3, #0]
 800a2f8:	68ba      	ldr	r2, [r7, #8]
 800a2fa:	0151      	lsls	r1, r2, #5
 800a2fc:	68fa      	ldr	r2, [r7, #12]
 800a2fe:	440a      	add	r2, r1
 800a300:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a304:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800a308:	6013      	str	r3, [r2, #0]
    if ((ep->type == EP_TYPE_INTR) || (ep->type == EP_TYPE_BULK))
 800a30a:	683b      	ldr	r3, [r7, #0]
 800a30c:	791b      	ldrb	r3, [r3, #4]
 800a30e:	2b03      	cmp	r3, #3
 800a310:	d003      	beq.n	800a31a <USB_EPClearStall+0x9e>
 800a312:	683b      	ldr	r3, [r7, #0]
 800a314:	791b      	ldrb	r3, [r3, #4]
 800a316:	2b02      	cmp	r3, #2
 800a318:	d10f      	bne.n	800a33a <USB_EPClearStall+0xbe>
    {
      USBx_OUTEP(epnum)->DOEPCTL |= USB_OTG_DOEPCTL_SD0PID_SEVNFRM; /* DATA0 */
 800a31a:	68bb      	ldr	r3, [r7, #8]
 800a31c:	015a      	lsls	r2, r3, #5
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	4413      	add	r3, r2
 800a322:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a326:	681b      	ldr	r3, [r3, #0]
 800a328:	68ba      	ldr	r2, [r7, #8]
 800a32a:	0151      	lsls	r1, r2, #5
 800a32c:	68fa      	ldr	r2, [r7, #12]
 800a32e:	440a      	add	r2, r1
 800a330:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a334:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800a338:	6013      	str	r3, [r2, #0]
    }
  }
  return HAL_OK;
 800a33a:	2300      	movs	r3, #0
}
 800a33c:	4618      	mov	r0, r3
 800a33e:	3714      	adds	r7, #20
 800a340:	46bd      	mov	sp, r7
 800a342:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a346:	4770      	bx	lr

0800a348 <USB_SetDevAddress>:
  * @param  address  new device address to be assigned
  *          This parameter can be a value from 0 to 255
  * @retval HAL status
  */
HAL_StatusTypeDef USB_SetDevAddress(const USB_OTG_GlobalTypeDef *USBx, uint8_t address)
{
 800a348:	b480      	push	{r7}
 800a34a:	b085      	sub	sp, #20
 800a34c:	af00      	add	r7, sp, #0
 800a34e:	6078      	str	r0, [r7, #4]
 800a350:	460b      	mov	r3, r1
 800a352:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a354:	687b      	ldr	r3, [r7, #4]
 800a356:	60fb      	str	r3, [r7, #12]

  USBx_DEVICE->DCFG &= ~(USB_OTG_DCFG_DAD);
 800a358:	68fb      	ldr	r3, [r7, #12]
 800a35a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	68fa      	ldr	r2, [r7, #12]
 800a362:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a366:	f423 63fe 	bic.w	r3, r3, #2032	@ 0x7f0
 800a36a:	6013      	str	r3, [r2, #0]
  USBx_DEVICE->DCFG |= ((uint32_t)address << 4) & USB_OTG_DCFG_DAD;
 800a36c:	68fb      	ldr	r3, [r7, #12]
 800a36e:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a372:	681a      	ldr	r2, [r3, #0]
 800a374:	78fb      	ldrb	r3, [r7, #3]
 800a376:	011b      	lsls	r3, r3, #4
 800a378:	f403 63fe 	and.w	r3, r3, #2032	@ 0x7f0
 800a37c:	68f9      	ldr	r1, [r7, #12]
 800a37e:	f501 6100 	add.w	r1, r1, #2048	@ 0x800
 800a382:	4313      	orrs	r3, r2
 800a384:	600b      	str	r3, [r1, #0]

  return HAL_OK;
 800a386:	2300      	movs	r3, #0
}
 800a388:	4618      	mov	r0, r3
 800a38a:	3714      	adds	r7, #20
 800a38c:	46bd      	mov	sp, r7
 800a38e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a392:	4770      	bx	lr

0800a394 <USB_DevConnect>:
  * @brief  USB_DevConnect : Connect the USB device by enabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevConnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a394:	b480      	push	{r7}
 800a396:	b085      	sub	sp, #20
 800a398:	af00      	add	r7, sp, #0
 800a39a:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a39c:	687b      	ldr	r3, [r7, #4]
 800a39e:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a3a0:	68fb      	ldr	r3, [r7, #12]
 800a3a2:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a3a6:	681b      	ldr	r3, [r3, #0]
 800a3a8:	68fa      	ldr	r2, [r7, #12]
 800a3aa:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a3ae:	f023 0303 	bic.w	r3, r3, #3
 800a3b2:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL &= ~USB_OTG_DCTL_SDIS;
 800a3b4:	68fb      	ldr	r3, [r7, #12]
 800a3b6:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3ba:	685b      	ldr	r3, [r3, #4]
 800a3bc:	68fa      	ldr	r2, [r7, #12]
 800a3be:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a3c2:	f023 0302 	bic.w	r3, r3, #2
 800a3c6:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a3c8:	2300      	movs	r3, #0
}
 800a3ca:	4618      	mov	r0, r3
 800a3cc:	3714      	adds	r7, #20
 800a3ce:	46bd      	mov	sp, r7
 800a3d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3d4:	4770      	bx	lr

0800a3d6 <USB_DevDisconnect>:
  * @brief  USB_DevDisconnect : Disconnect the USB device by disabling Rpu
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_DevDisconnect(const USB_OTG_GlobalTypeDef *USBx)
{
 800a3d6:	b480      	push	{r7}
 800a3d8:	b085      	sub	sp, #20
 800a3da:	af00      	add	r7, sp, #0
 800a3dc:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a3de:	687b      	ldr	r3, [r7, #4]
 800a3e0:	60fb      	str	r3, [r7, #12]

  /* In case phy is stopped, ensure to ungate and restore the phy CLK */
  USBx_PCGCCTL &= ~(USB_OTG_PCGCCTL_STOPCLK | USB_OTG_PCGCCTL_GATECLK);
 800a3e2:	68fb      	ldr	r3, [r7, #12]
 800a3e4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800a3e8:	681b      	ldr	r3, [r3, #0]
 800a3ea:	68fa      	ldr	r2, [r7, #12]
 800a3ec:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800a3f0:	f023 0303 	bic.w	r3, r3, #3
 800a3f4:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_SDIS;
 800a3f6:	68fb      	ldr	r3, [r7, #12]
 800a3f8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a3fc:	685b      	ldr	r3, [r3, #4]
 800a3fe:	68fa      	ldr	r2, [r7, #12]
 800a400:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a404:	f043 0302 	orr.w	r3, r3, #2
 800a408:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a40a:	2300      	movs	r3, #0
}
 800a40c:	4618      	mov	r0, r3
 800a40e:	3714      	adds	r7, #20
 800a410:	46bd      	mov	sp, r7
 800a412:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a416:	4770      	bx	lr

0800a418 <USB_ReadInterrupts>:
  * @brief  USB_ReadInterrupts: return the global USB interrupt status
  * @param  USBx  Selected device
  * @retval USB Global Interrupt status
  */
uint32_t USB_ReadInterrupts(USB_OTG_GlobalTypeDef const *USBx)
{
 800a418:	b480      	push	{r7}
 800a41a:	b085      	sub	sp, #20
 800a41c:	af00      	add	r7, sp, #0
 800a41e:	6078      	str	r0, [r7, #4]
  uint32_t tmpreg;

  tmpreg = USBx->GINTSTS;
 800a420:	687b      	ldr	r3, [r7, #4]
 800a422:	695b      	ldr	r3, [r3, #20]
 800a424:	60fb      	str	r3, [r7, #12]
  tmpreg &= USBx->GINTMSK;
 800a426:	687b      	ldr	r3, [r7, #4]
 800a428:	699b      	ldr	r3, [r3, #24]
 800a42a:	68fa      	ldr	r2, [r7, #12]
 800a42c:	4013      	ands	r3, r2
 800a42e:	60fb      	str	r3, [r7, #12]

  return tmpreg;
 800a430:	68fb      	ldr	r3, [r7, #12]
}
 800a432:	4618      	mov	r0, r3
 800a434:	3714      	adds	r7, #20
 800a436:	46bd      	mov	sp, r7
 800a438:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a43c:	4770      	bx	lr

0800a43e <USB_ReadDevAllOutEpInterrupt>:
  * @brief  USB_ReadDevAllOutEpInterrupt: return the USB device OUT endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device OUT EP interrupt status
  */
uint32_t USB_ReadDevAllOutEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a43e:	b480      	push	{r7}
 800a440:	b085      	sub	sp, #20
 800a442:	af00      	add	r7, sp, #0
 800a444:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a446:	687b      	ldr	r3, [r7, #4]
 800a448:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a450:	699b      	ldr	r3, [r3, #24]
 800a452:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a454:	68fb      	ldr	r3, [r7, #12]
 800a456:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a45a:	69db      	ldr	r3, [r3, #28]
 800a45c:	68ba      	ldr	r2, [r7, #8]
 800a45e:	4013      	ands	r3, r2
 800a460:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xffff0000U) >> 16);
 800a462:	68bb      	ldr	r3, [r7, #8]
 800a464:	0c1b      	lsrs	r3, r3, #16
}
 800a466:	4618      	mov	r0, r3
 800a468:	3714      	adds	r7, #20
 800a46a:	46bd      	mov	sp, r7
 800a46c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a470:	4770      	bx	lr

0800a472 <USB_ReadDevAllInEpInterrupt>:
  * @brief  USB_ReadDevAllInEpInterrupt: return the USB device IN endpoints interrupt status
  * @param  USBx  Selected device
  * @retval USB Device IN EP interrupt status
  */
uint32_t USB_ReadDevAllInEpInterrupt(const USB_OTG_GlobalTypeDef *USBx)
{
 800a472:	b480      	push	{r7}
 800a474:	b085      	sub	sp, #20
 800a476:	af00      	add	r7, sp, #0
 800a478:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a47a:	687b      	ldr	r3, [r7, #4]
 800a47c:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_DEVICE->DAINT;
 800a47e:	68fb      	ldr	r3, [r7, #12]
 800a480:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a484:	699b      	ldr	r3, [r3, #24]
 800a486:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DAINTMSK;
 800a488:	68fb      	ldr	r3, [r7, #12]
 800a48a:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a48e:	69db      	ldr	r3, [r3, #28]
 800a490:	68ba      	ldr	r2, [r7, #8]
 800a492:	4013      	ands	r3, r2
 800a494:	60bb      	str	r3, [r7, #8]

  return ((tmpreg & 0xFFFFU));
 800a496:	68bb      	ldr	r3, [r7, #8]
 800a498:	b29b      	uxth	r3, r3
}
 800a49a:	4618      	mov	r0, r3
 800a49c:	3714      	adds	r7, #20
 800a49e:	46bd      	mov	sp, r7
 800a4a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4a4:	4770      	bx	lr

0800a4a6 <USB_ReadDevOutEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device OUT EP Interrupt register
  */
uint32_t USB_ReadDevOutEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a4a6:	b480      	push	{r7}
 800a4a8:	b085      	sub	sp, #20
 800a4aa:	af00      	add	r7, sp, #0
 800a4ac:	6078      	str	r0, [r7, #4]
 800a4ae:	460b      	mov	r3, r1
 800a4b0:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4b2:	687b      	ldr	r3, [r7, #4]
 800a4b4:	60fb      	str	r3, [r7, #12]
  uint32_t tmpreg;

  tmpreg  = USBx_OUTEP((uint32_t)epnum)->DOEPINT;
 800a4b6:	78fb      	ldrb	r3, [r7, #3]
 800a4b8:	015a      	lsls	r2, r3, #5
 800a4ba:	68fb      	ldr	r3, [r7, #12]
 800a4bc:	4413      	add	r3, r2
 800a4be:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a4c2:	689b      	ldr	r3, [r3, #8]
 800a4c4:	60bb      	str	r3, [r7, #8]
  tmpreg &= USBx_DEVICE->DOEPMSK;
 800a4c6:	68fb      	ldr	r3, [r7, #12]
 800a4c8:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4cc:	695b      	ldr	r3, [r3, #20]
 800a4ce:	68ba      	ldr	r2, [r7, #8]
 800a4d0:	4013      	ands	r3, r2
 800a4d2:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a4d4:	68bb      	ldr	r3, [r7, #8]
}
 800a4d6:	4618      	mov	r0, r3
 800a4d8:	3714      	adds	r7, #20
 800a4da:	46bd      	mov	sp, r7
 800a4dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a4e0:	4770      	bx	lr

0800a4e2 <USB_ReadDevInEPInterrupt>:
  * @param  epnum  endpoint number
  *          This parameter can be a value from 0 to 15
  * @retval Device IN EP Interrupt register
  */
uint32_t USB_ReadDevInEPInterrupt(const USB_OTG_GlobalTypeDef *USBx, uint8_t epnum)
{
 800a4e2:	b480      	push	{r7}
 800a4e4:	b087      	sub	sp, #28
 800a4e6:	af00      	add	r7, sp, #0
 800a4e8:	6078      	str	r0, [r7, #4]
 800a4ea:	460b      	mov	r3, r1
 800a4ec:	70fb      	strb	r3, [r7, #3]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a4ee:	687b      	ldr	r3, [r7, #4]
 800a4f0:	617b      	str	r3, [r7, #20]
  uint32_t tmpreg;
  uint32_t msk;
  uint32_t emp;

  msk = USBx_DEVICE->DIEPMSK;
 800a4f2:	697b      	ldr	r3, [r7, #20]
 800a4f4:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a4f8:	691b      	ldr	r3, [r3, #16]
 800a4fa:	613b      	str	r3, [r7, #16]
  emp = USBx_DEVICE->DIEPEMPMSK;
 800a4fc:	697b      	ldr	r3, [r7, #20]
 800a4fe:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a502:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800a504:	60fb      	str	r3, [r7, #12]
  msk |= ((emp >> (epnum & EP_ADDR_MSK)) & 0x1U) << 7;
 800a506:	78fb      	ldrb	r3, [r7, #3]
 800a508:	f003 030f 	and.w	r3, r3, #15
 800a50c:	68fa      	ldr	r2, [r7, #12]
 800a50e:	fa22 f303 	lsr.w	r3, r2, r3
 800a512:	01db      	lsls	r3, r3, #7
 800a514:	b2db      	uxtb	r3, r3
 800a516:	693a      	ldr	r2, [r7, #16]
 800a518:	4313      	orrs	r3, r2
 800a51a:	613b      	str	r3, [r7, #16]
  tmpreg = USBx_INEP((uint32_t)epnum)->DIEPINT & msk;
 800a51c:	78fb      	ldrb	r3, [r7, #3]
 800a51e:	015a      	lsls	r2, r3, #5
 800a520:	697b      	ldr	r3, [r7, #20]
 800a522:	4413      	add	r3, r2
 800a524:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a528:	689b      	ldr	r3, [r3, #8]
 800a52a:	693a      	ldr	r2, [r7, #16]
 800a52c:	4013      	ands	r3, r2
 800a52e:	60bb      	str	r3, [r7, #8]

  return tmpreg;
 800a530:	68bb      	ldr	r3, [r7, #8]
}
 800a532:	4618      	mov	r0, r3
 800a534:	371c      	adds	r7, #28
 800a536:	46bd      	mov	sp, r7
 800a538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a53c:	4770      	bx	lr

0800a53e <USB_GetMode>:
  *          This parameter can be one of these values:
  *           1 : Host
  *           0 : Device
  */
uint32_t USB_GetMode(const USB_OTG_GlobalTypeDef *USBx)
{
 800a53e:	b480      	push	{r7}
 800a540:	b083      	sub	sp, #12
 800a542:	af00      	add	r7, sp, #0
 800a544:	6078      	str	r0, [r7, #4]
  return ((USBx->GINTSTS) & 0x1U);
 800a546:	687b      	ldr	r3, [r7, #4]
 800a548:	695b      	ldr	r3, [r3, #20]
 800a54a:	f003 0301 	and.w	r3, r3, #1
}
 800a54e:	4618      	mov	r0, r3
 800a550:	370c      	adds	r7, #12
 800a552:	46bd      	mov	sp, r7
 800a554:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a558:	4770      	bx	lr

0800a55a <USB_ActivateSetup>:
  * @brief  Activate EP0 for Setup transactions
  * @param  USBx  Selected device
  * @retval HAL status
  */
HAL_StatusTypeDef USB_ActivateSetup(const USB_OTG_GlobalTypeDef *USBx)
{
 800a55a:	b480      	push	{r7}
 800a55c:	b085      	sub	sp, #20
 800a55e:	af00      	add	r7, sp, #0
 800a560:	6078      	str	r0, [r7, #4]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a562:	687b      	ldr	r3, [r7, #4]
 800a564:	60fb      	str	r3, [r7, #12]

  /* Set the MPS of the IN EP0 to 64 bytes */
  USBx_INEP(0U)->DIEPCTL &= ~USB_OTG_DIEPCTL_MPSIZ;
 800a566:	68fb      	ldr	r3, [r7, #12]
 800a568:	f503 6310 	add.w	r3, r3, #2304	@ 0x900
 800a56c:	681b      	ldr	r3, [r3, #0]
 800a56e:	68fa      	ldr	r2, [r7, #12]
 800a570:	f502 6210 	add.w	r2, r2, #2304	@ 0x900
 800a574:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 800a578:	f023 0307 	bic.w	r3, r3, #7
 800a57c:	6013      	str	r3, [r2, #0]

  USBx_DEVICE->DCTL |= USB_OTG_DCTL_CGINAK;
 800a57e:	68fb      	ldr	r3, [r7, #12]
 800a580:	f503 6300 	add.w	r3, r3, #2048	@ 0x800
 800a584:	685b      	ldr	r3, [r3, #4]
 800a586:	68fa      	ldr	r2, [r7, #12]
 800a588:	f502 6200 	add.w	r2, r2, #2048	@ 0x800
 800a58c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800a590:	6053      	str	r3, [r2, #4]

  return HAL_OK;
 800a592:	2300      	movs	r3, #0
}
 800a594:	4618      	mov	r0, r3
 800a596:	3714      	adds	r7, #20
 800a598:	46bd      	mov	sp, r7
 800a59a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a59e:	4770      	bx	lr

0800a5a0 <USB_EP0_OutStart>:
  *           1 : DMA feature used
  * @param  psetup  pointer to setup packet
  * @retval HAL status
  */
HAL_StatusTypeDef USB_EP0_OutStart(const USB_OTG_GlobalTypeDef *USBx, uint8_t dma, const uint8_t *psetup)
{
 800a5a0:	b480      	push	{r7}
 800a5a2:	b087      	sub	sp, #28
 800a5a4:	af00      	add	r7, sp, #0
 800a5a6:	60f8      	str	r0, [r7, #12]
 800a5a8:	460b      	mov	r3, r1
 800a5aa:	607a      	str	r2, [r7, #4]
 800a5ac:	72fb      	strb	r3, [r7, #11]
  uint32_t USBx_BASE = (uint32_t)USBx;
 800a5ae:	68fb      	ldr	r3, [r7, #12]
 800a5b0:	617b      	str	r3, [r7, #20]
  uint32_t gSNPSiD = *(__IO const uint32_t *)(&USBx->CID + 0x1U);
 800a5b2:	68fb      	ldr	r3, [r7, #12]
 800a5b4:	333c      	adds	r3, #60	@ 0x3c
 800a5b6:	3304      	adds	r3, #4
 800a5b8:	681b      	ldr	r3, [r3, #0]
 800a5ba:	613b      	str	r3, [r7, #16]

  if (gSNPSiD > USB_OTG_CORE_ID_300A)
 800a5bc:	693b      	ldr	r3, [r7, #16]
 800a5be:	4a26      	ldr	r2, [pc, #152]	@ (800a658 <USB_EP0_OutStart+0xb8>)
 800a5c0:	4293      	cmp	r3, r2
 800a5c2:	d90a      	bls.n	800a5da <USB_EP0_OutStart+0x3a>
  {
    if ((USBx_OUTEP(0U)->DOEPCTL & USB_OTG_DOEPCTL_EPENA) == USB_OTG_DOEPCTL_EPENA)
 800a5c4:	697b      	ldr	r3, [r7, #20]
 800a5c6:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5ca:	681b      	ldr	r3, [r3, #0]
 800a5cc:	f003 4300 	and.w	r3, r3, #2147483648	@ 0x80000000
 800a5d0:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 800a5d4:	d101      	bne.n	800a5da <USB_EP0_OutStart+0x3a>
    {
      return HAL_OK;
 800a5d6:	2300      	movs	r3, #0
 800a5d8:	e037      	b.n	800a64a <USB_EP0_OutStart+0xaa>
    }
  }

  USBx_OUTEP(0U)->DOEPTSIZ = 0U;
 800a5da:	697b      	ldr	r3, [r7, #20]
 800a5dc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5e0:	461a      	mov	r2, r3
 800a5e2:	2300      	movs	r3, #0
 800a5e4:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (USB_OTG_DOEPTSIZ_PKTCNT & (1U << 19));
 800a5e6:	697b      	ldr	r3, [r7, #20]
 800a5e8:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a5ec:	691b      	ldr	r3, [r3, #16]
 800a5ee:	697a      	ldr	r2, [r7, #20]
 800a5f0:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a5f4:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 800a5f8:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |= (3U * 8U);
 800a5fa:	697b      	ldr	r3, [r7, #20]
 800a5fc:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a600:	691b      	ldr	r3, [r3, #16]
 800a602:	697a      	ldr	r2, [r7, #20]
 800a604:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a608:	f043 0318 	orr.w	r3, r3, #24
 800a60c:	6113      	str	r3, [r2, #16]
  USBx_OUTEP(0U)->DOEPTSIZ |=  USB_OTG_DOEPTSIZ_STUPCNT;
 800a60e:	697b      	ldr	r3, [r7, #20]
 800a610:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a614:	691b      	ldr	r3, [r3, #16]
 800a616:	697a      	ldr	r2, [r7, #20]
 800a618:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a61c:	f043 43c0 	orr.w	r3, r3, #1610612736	@ 0x60000000
 800a620:	6113      	str	r3, [r2, #16]

  if (dma == 1U)
 800a622:	7afb      	ldrb	r3, [r7, #11]
 800a624:	2b01      	cmp	r3, #1
 800a626:	d10f      	bne.n	800a648 <USB_EP0_OutStart+0xa8>
  {
    USBx_OUTEP(0U)->DOEPDMA = (uint32_t)psetup;
 800a628:	697b      	ldr	r3, [r7, #20]
 800a62a:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a62e:	461a      	mov	r2, r3
 800a630:	687b      	ldr	r3, [r7, #4]
 800a632:	6153      	str	r3, [r2, #20]
    /* EP enable */
    USBx_OUTEP(0U)->DOEPCTL |= USB_OTG_DOEPCTL_EPENA | USB_OTG_DOEPCTL_USBAEP;
 800a634:	697b      	ldr	r3, [r7, #20]
 800a636:	f503 6330 	add.w	r3, r3, #2816	@ 0xb00
 800a63a:	681b      	ldr	r3, [r3, #0]
 800a63c:	697a      	ldr	r2, [r7, #20]
 800a63e:	f502 6230 	add.w	r2, r2, #2816	@ 0xb00
 800a642:	f043 2380 	orr.w	r3, r3, #2147516416	@ 0x80008000
 800a646:	6013      	str	r3, [r2, #0]
  }

  return HAL_OK;
 800a648:	2300      	movs	r3, #0
}
 800a64a:	4618      	mov	r0, r3
 800a64c:	371c      	adds	r7, #28
 800a64e:	46bd      	mov	sp, r7
 800a650:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a654:	4770      	bx	lr
 800a656:	bf00      	nop
 800a658:	4f54300a 	.word	0x4f54300a

0800a65c <USB_CoreReset>:
  * @brief  Reset the USB Core (needed after USB clock settings change)
  * @param  USBx  Selected device
  * @retval HAL status
  */
static HAL_StatusTypeDef USB_CoreReset(USB_OTG_GlobalTypeDef *USBx)
{
 800a65c:	b480      	push	{r7}
 800a65e:	b085      	sub	sp, #20
 800a660:	af00      	add	r7, sp, #0
 800a662:	6078      	str	r0, [r7, #4]
  __IO uint32_t count = 0U;
 800a664:	2300      	movs	r3, #0
 800a666:	60fb      	str	r3, [r7, #12]

  /* Wait for AHB master IDLE state. */
  do
  {
    count++;
 800a668:	68fb      	ldr	r3, [r7, #12]
 800a66a:	3301      	adds	r3, #1
 800a66c:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a66e:	68fb      	ldr	r3, [r7, #12]
 800a670:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a674:	d901      	bls.n	800a67a <USB_CoreReset+0x1e>
    {
      return HAL_TIMEOUT;
 800a676:	2303      	movs	r3, #3
 800a678:	e022      	b.n	800a6c0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_AHBIDL) == 0U);
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	691b      	ldr	r3, [r3, #16]
 800a67e:	2b00      	cmp	r3, #0
 800a680:	daf2      	bge.n	800a668 <USB_CoreReset+0xc>

  count = 10U;
 800a682:	230a      	movs	r3, #10
 800a684:	60fb      	str	r3, [r7, #12]

  /* few cycles before setting core reset */
  while (count > 0U)
 800a686:	e002      	b.n	800a68e <USB_CoreReset+0x32>
  {
    count--;
 800a688:	68fb      	ldr	r3, [r7, #12]
 800a68a:	3b01      	subs	r3, #1
 800a68c:	60fb      	str	r3, [r7, #12]
  while (count > 0U)
 800a68e:	68fb      	ldr	r3, [r7, #12]
 800a690:	2b00      	cmp	r3, #0
 800a692:	d1f9      	bne.n	800a688 <USB_CoreReset+0x2c>
  }

  /* Core Soft Reset */
  USBx->GRSTCTL |= USB_OTG_GRSTCTL_CSRST;
 800a694:	687b      	ldr	r3, [r7, #4]
 800a696:	691b      	ldr	r3, [r3, #16]
 800a698:	f043 0201 	orr.w	r2, r3, #1
 800a69c:	687b      	ldr	r3, [r7, #4]
 800a69e:	611a      	str	r2, [r3, #16]

  do
  {
    count++;
 800a6a0:	68fb      	ldr	r3, [r7, #12]
 800a6a2:	3301      	adds	r3, #1
 800a6a4:	60fb      	str	r3, [r7, #12]

    if (count > HAL_USB_TIMEOUT)
 800a6a6:	68fb      	ldr	r3, [r7, #12]
 800a6a8:	f1b3 6f70 	cmp.w	r3, #251658240	@ 0xf000000
 800a6ac:	d901      	bls.n	800a6b2 <USB_CoreReset+0x56>
    {
      return HAL_TIMEOUT;
 800a6ae:	2303      	movs	r3, #3
 800a6b0:	e006      	b.n	800a6c0 <USB_CoreReset+0x64>
    }
  } while ((USBx->GRSTCTL & USB_OTG_GRSTCTL_CSRST) == USB_OTG_GRSTCTL_CSRST);
 800a6b2:	687b      	ldr	r3, [r7, #4]
 800a6b4:	691b      	ldr	r3, [r3, #16]
 800a6b6:	f003 0301 	and.w	r3, r3, #1
 800a6ba:	2b01      	cmp	r3, #1
 800a6bc:	d0f0      	beq.n	800a6a0 <USB_CoreReset+0x44>

  return HAL_OK;
 800a6be:	2300      	movs	r3, #0
}
 800a6c0:	4618      	mov	r0, r3
 800a6c2:	3714      	adds	r7, #20
 800a6c4:	46bd      	mov	sp, r7
 800a6c6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ca:	4770      	bx	lr

0800a6cc <sx126x_set_standby>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_SLEEP, 0, 0 );
}

sx126x_status_t sx126x_set_standby( const void* context, const sx126x_standby_cfg_t cfg )
{
 800a6cc:	b580      	push	{r7, lr}
 800a6ce:	b086      	sub	sp, #24
 800a6d0:	af02      	add	r7, sp, #8
 800a6d2:	6078      	str	r0, [r7, #4]
 800a6d4:	460b      	mov	r3, r1
 800a6d6:	70fb      	strb	r3, [r7, #3]
    const uint8_t buf[SX126X_SIZE_SET_STANDBY] = {
 800a6d8:	2380      	movs	r3, #128	@ 0x80
 800a6da:	733b      	strb	r3, [r7, #12]
 800a6dc:	78fb      	ldrb	r3, [r7, #3]
 800a6de:	737b      	strb	r3, [r7, #13]
        SX126X_SET_STANDBY,
        ( uint8_t ) cfg,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_STANDBY, 0, 0 );
 800a6e0:	f107 010c 	add.w	r1, r7, #12
 800a6e4:	2300      	movs	r3, #0
 800a6e6:	9300      	str	r3, [sp, #0]
 800a6e8:	2300      	movs	r3, #0
 800a6ea:	2202      	movs	r2, #2
 800a6ec:	6878      	ldr	r0, [r7, #4]
 800a6ee:	f000 fb1a 	bl	800ad26 <sx126x_hal_write>
 800a6f2:	4603      	mov	r3, r0
}
 800a6f4:	4618      	mov	r0, r3
 800a6f6:	3710      	adds	r7, #16
 800a6f8:	46bd      	mov	sp, r7
 800a6fa:	bd80      	pop	{r7, pc}

0800a6fc <sx126x_set_tx>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_FS, 0, 0 );
}

sx126x_status_t sx126x_set_tx( const void* context, const uint32_t timeout_in_ms )
{
 800a6fc:	b580      	push	{r7, lr}
 800a6fe:	b084      	sub	sp, #16
 800a700:	af00      	add	r7, sp, #0
 800a702:	6078      	str	r0, [r7, #4]
 800a704:	6039      	str	r1, [r7, #0]
    if( timeout_in_ms > SX126X_MAX_TIMEOUT_IN_MS )
 800a706:	683b      	ldr	r3, [r7, #0]
 800a708:	f5b3 2f80 	cmp.w	r3, #262144	@ 0x40000
 800a70c:	d301      	bcc.n	800a712 <sx126x_set_tx+0x16>
    {
        return SX126X_STATUS_UNKNOWN_VALUE;
 800a70e:	2302      	movs	r3, #2
 800a710:	e008      	b.n	800a724 <sx126x_set_tx+0x28>
    }

    const uint32_t timeout_in_rtc_step = sx126x_convert_timeout_in_ms_to_rtc_step( timeout_in_ms );
 800a712:	6838      	ldr	r0, [r7, #0]
 800a714:	f000 fa82 	bl	800ac1c <sx126x_convert_timeout_in_ms_to_rtc_step>
 800a718:	60f8      	str	r0, [r7, #12]

    return sx126x_set_tx_with_timeout_in_rtc_step( context, timeout_in_rtc_step );
 800a71a:	68f9      	ldr	r1, [r7, #12]
 800a71c:	6878      	ldr	r0, [r7, #4]
 800a71e:	f000 f805 	bl	800a72c <sx126x_set_tx_with_timeout_in_rtc_step>
 800a722:	4603      	mov	r3, r0
}
 800a724:	4618      	mov	r0, r3
 800a726:	3710      	adds	r7, #16
 800a728:	46bd      	mov	sp, r7
 800a72a:	bd80      	pop	{r7, pc}

0800a72c <sx126x_set_tx_with_timeout_in_rtc_step>:

sx126x_status_t sx126x_set_tx_with_timeout_in_rtc_step( const void* context, const uint32_t timeout_in_rtc_step )
{
 800a72c:	b580      	push	{r7, lr}
 800a72e:	b086      	sub	sp, #24
 800a730:	af02      	add	r7, sp, #8
 800a732:	6078      	str	r0, [r7, #4]
 800a734:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_SET_TX] = {
 800a736:	2383      	movs	r3, #131	@ 0x83
 800a738:	733b      	strb	r3, [r7, #12]
        SX126X_SET_TX,
        ( uint8_t )( timeout_in_rtc_step >> 16 ),
 800a73a:	683b      	ldr	r3, [r7, #0]
 800a73c:	0c1b      	lsrs	r3, r3, #16
 800a73e:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_TX] = {
 800a740:	737b      	strb	r3, [r7, #13]
        ( uint8_t )( timeout_in_rtc_step >> 8 ),
 800a742:	683b      	ldr	r3, [r7, #0]
 800a744:	0a1b      	lsrs	r3, r3, #8
 800a746:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_TX] = {
 800a748:	73bb      	strb	r3, [r7, #14]
        ( uint8_t )( timeout_in_rtc_step >> 0 ),
 800a74a:	683b      	ldr	r3, [r7, #0]
 800a74c:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_TX] = {
 800a74e:	73fb      	strb	r3, [r7, #15]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX, 0, 0 );
 800a750:	f107 010c 	add.w	r1, r7, #12
 800a754:	2300      	movs	r3, #0
 800a756:	9300      	str	r3, [sp, #0]
 800a758:	2300      	movs	r3, #0
 800a75a:	2204      	movs	r2, #4
 800a75c:	6878      	ldr	r0, [r7, #4]
 800a75e:	f000 fae2 	bl	800ad26 <sx126x_hal_write>
 800a762:	4603      	mov	r3, r0
}
 800a764:	4618      	mov	r0, r3
 800a766:	3710      	adds	r7, #16
 800a768:	46bd      	mov	sp, r7
 800a76a:	bd80      	pop	{r7, pc}

0800a76c <sx126x_set_reg_mode>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_INFINITE_PREAMBLE, 0, 0 );
}

sx126x_status_t sx126x_set_reg_mode( const void* context, const sx126x_reg_mod_t mode )
{
 800a76c:	b580      	push	{r7, lr}
 800a76e:	b086      	sub	sp, #24
 800a770:	af02      	add	r7, sp, #8
 800a772:	6078      	str	r0, [r7, #4]
 800a774:	460b      	mov	r3, r1
 800a776:	70fb      	strb	r3, [r7, #3]
    const uint8_t buf[SX126X_SIZE_SET_REGULATOR_MODE] = {
 800a778:	2396      	movs	r3, #150	@ 0x96
 800a77a:	733b      	strb	r3, [r7, #12]
 800a77c:	78fb      	ldrb	r3, [r7, #3]
 800a77e:	737b      	strb	r3, [r7, #13]
        SX126X_SET_REGULATOR_MODE,
        ( uint8_t ) mode,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_REGULATOR_MODE, 0, 0 );
 800a780:	f107 010c 	add.w	r1, r7, #12
 800a784:	2300      	movs	r3, #0
 800a786:	9300      	str	r3, [sp, #0]
 800a788:	2300      	movs	r3, #0
 800a78a:	2202      	movs	r2, #2
 800a78c:	6878      	ldr	r0, [r7, #4]
 800a78e:	f000 faca 	bl	800ad26 <sx126x_hal_write>
 800a792:	4603      	mov	r3, r0
}
 800a794:	4618      	mov	r0, r3
 800a796:	3710      	adds	r7, #16
 800a798:	46bd      	mov	sp, r7
 800a79a:	bd80      	pop	{r7, pc}

0800a79c <sx126x_cal>:

sx126x_status_t sx126x_cal( const void* context, const sx126x_cal_mask_t param )
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b086      	sub	sp, #24
 800a7a0:	af02      	add	r7, sp, #8
 800a7a2:	6078      	str	r0, [r7, #4]
 800a7a4:	460b      	mov	r3, r1
 800a7a6:	70fb      	strb	r3, [r7, #3]
    const uint8_t buf[SX126X_SIZE_CALIBRATE] = {
 800a7a8:	2389      	movs	r3, #137	@ 0x89
 800a7aa:	733b      	strb	r3, [r7, #12]
 800a7ac:	78fb      	ldrb	r3, [r7, #3]
 800a7ae:	737b      	strb	r3, [r7, #13]
        SX126X_CALIBRATE,
        ( uint8_t ) param,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_CALIBRATE, 0, 0 );
 800a7b0:	f107 010c 	add.w	r1, r7, #12
 800a7b4:	2300      	movs	r3, #0
 800a7b6:	9300      	str	r3, [sp, #0]
 800a7b8:	2300      	movs	r3, #0
 800a7ba:	2202      	movs	r2, #2
 800a7bc:	6878      	ldr	r0, [r7, #4]
 800a7be:	f000 fab2 	bl	800ad26 <sx126x_hal_write>
 800a7c2:	4603      	mov	r3, r0
}
 800a7c4:	4618      	mov	r0, r3
 800a7c6:	3710      	adds	r7, #16
 800a7c8:	46bd      	mov	sp, r7
 800a7ca:	bd80      	pop	{r7, pc}

0800a7cc <sx126x_set_pa_cfg>:

    return sx126x_cal_img( context, freq1, freq2 );
}

sx126x_status_t sx126x_set_pa_cfg( const void* context, const sx126x_pa_cfg_params_t* params )
{
 800a7cc:	b580      	push	{r7, lr}
 800a7ce:	b086      	sub	sp, #24
 800a7d0:	af02      	add	r7, sp, #8
 800a7d2:	6078      	str	r0, [r7, #4]
 800a7d4:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 800a7d6:	2395      	movs	r3, #149	@ 0x95
 800a7d8:	723b      	strb	r3, [r7, #8]
        SX126X_SET_PA_CFG, params->pa_duty_cycle, params->hp_max, params->device_sel, params->pa_lut,
 800a7da:	683b      	ldr	r3, [r7, #0]
 800a7dc:	781b      	ldrb	r3, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 800a7de:	727b      	strb	r3, [r7, #9]
        SX126X_SET_PA_CFG, params->pa_duty_cycle, params->hp_max, params->device_sel, params->pa_lut,
 800a7e0:	683b      	ldr	r3, [r7, #0]
 800a7e2:	785b      	ldrb	r3, [r3, #1]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 800a7e4:	72bb      	strb	r3, [r7, #10]
        SX126X_SET_PA_CFG, params->pa_duty_cycle, params->hp_max, params->device_sel, params->pa_lut,
 800a7e6:	683b      	ldr	r3, [r7, #0]
 800a7e8:	789b      	ldrb	r3, [r3, #2]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 800a7ea:	72fb      	strb	r3, [r7, #11]
        SX126X_SET_PA_CFG, params->pa_duty_cycle, params->hp_max, params->device_sel, params->pa_lut,
 800a7ec:	683b      	ldr	r3, [r7, #0]
 800a7ee:	78db      	ldrb	r3, [r3, #3]
    const uint8_t buf[SX126X_SIZE_SET_PA_CFG] = {
 800a7f0:	733b      	strb	r3, [r7, #12]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PA_CFG, 0, 0 );
 800a7f2:	f107 0108 	add.w	r1, r7, #8
 800a7f6:	2300      	movs	r3, #0
 800a7f8:	9300      	str	r3, [sp, #0]
 800a7fa:	2300      	movs	r3, #0
 800a7fc:	2205      	movs	r2, #5
 800a7fe:	6878      	ldr	r0, [r7, #4]
 800a800:	f000 fa91 	bl	800ad26 <sx126x_hal_write>
 800a804:	4603      	mov	r3, r0
}
 800a806:	4618      	mov	r0, r3
 800a808:	3710      	adds	r7, #16
 800a80a:	46bd      	mov	sp, r7
 800a80c:	bd80      	pop	{r7, pc}

0800a80e <sx126x_write_register>:
// Registers and buffer Access
//

sx126x_status_t sx126x_write_register( const void* context, const uint16_t address, const uint8_t* buffer,
                                       const uint8_t size )
{
 800a80e:	b580      	push	{r7, lr}
 800a810:	b088      	sub	sp, #32
 800a812:	af02      	add	r7, sp, #8
 800a814:	60f8      	str	r0, [r7, #12]
 800a816:	607a      	str	r2, [r7, #4]
 800a818:	461a      	mov	r2, r3
 800a81a:	460b      	mov	r3, r1
 800a81c:	817b      	strh	r3, [r7, #10]
 800a81e:	4613      	mov	r3, r2
 800a820:	727b      	strb	r3, [r7, #9]
    const uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = {
 800a822:	230d      	movs	r3, #13
 800a824:	753b      	strb	r3, [r7, #20]
        SX126X_WRITE_REGISTER,
        ( uint8_t )( address >> 8 ),
 800a826:	897b      	ldrh	r3, [r7, #10]
 800a828:	0a1b      	lsrs	r3, r3, #8
 800a82a:	b29b      	uxth	r3, r3
 800a82c:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = {
 800a82e:	757b      	strb	r3, [r7, #21]
        ( uint8_t )( address >> 0 ),
 800a830:	897b      	ldrh	r3, [r7, #10]
 800a832:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_WRITE_REGISTER] = {
 800a834:	75bb      	strb	r3, [r7, #22]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_REGISTER, buffer, size );
 800a836:	7a7b      	ldrb	r3, [r7, #9]
 800a838:	b29b      	uxth	r3, r3
 800a83a:	f107 0114 	add.w	r1, r7, #20
 800a83e:	9300      	str	r3, [sp, #0]
 800a840:	687b      	ldr	r3, [r7, #4]
 800a842:	2203      	movs	r2, #3
 800a844:	68f8      	ldr	r0, [r7, #12]
 800a846:	f000 fa6e 	bl	800ad26 <sx126x_hal_write>
 800a84a:	4603      	mov	r3, r0
}
 800a84c:	4618      	mov	r0, r3
 800a84e:	3718      	adds	r7, #24
 800a850:	46bd      	mov	sp, r7
 800a852:	bd80      	pop	{r7, pc}

0800a854 <sx126x_read_register>:

sx126x_status_t sx126x_read_register( const void* context, const uint16_t address, uint8_t* buffer, const uint8_t size )
{
 800a854:	b580      	push	{r7, lr}
 800a856:	b088      	sub	sp, #32
 800a858:	af02      	add	r7, sp, #8
 800a85a:	60f8      	str	r0, [r7, #12]
 800a85c:	607a      	str	r2, [r7, #4]
 800a85e:	461a      	mov	r2, r3
 800a860:	460b      	mov	r3, r1
 800a862:	817b      	strh	r3, [r7, #10]
 800a864:	4613      	mov	r3, r2
 800a866:	727b      	strb	r3, [r7, #9]
    const uint8_t buf[SX126X_SIZE_READ_REGISTER] = {
 800a868:	231d      	movs	r3, #29
 800a86a:	753b      	strb	r3, [r7, #20]
        SX126X_READ_REGISTER,
        ( uint8_t )( address >> 8 ),
 800a86c:	897b      	ldrh	r3, [r7, #10]
 800a86e:	0a1b      	lsrs	r3, r3, #8
 800a870:	b29b      	uxth	r3, r3
 800a872:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_READ_REGISTER] = {
 800a874:	757b      	strb	r3, [r7, #21]
        ( uint8_t )( address >> 0 ),
 800a876:	897b      	ldrh	r3, [r7, #10]
 800a878:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_READ_REGISTER] = {
 800a87a:	75bb      	strb	r3, [r7, #22]
 800a87c:	2300      	movs	r3, #0
 800a87e:	75fb      	strb	r3, [r7, #23]
        SX126X_NOP,
    };

    return ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_READ_REGISTER, buffer, size );
 800a880:	7a7b      	ldrb	r3, [r7, #9]
 800a882:	b29b      	uxth	r3, r3
 800a884:	f107 0114 	add.w	r1, r7, #20
 800a888:	9300      	str	r3, [sp, #0]
 800a88a:	687b      	ldr	r3, [r7, #4]
 800a88c:	2204      	movs	r2, #4
 800a88e:	68f8      	ldr	r0, [r7, #12]
 800a890:	f000 faa4 	bl	800addc <sx126x_hal_read>
 800a894:	4603      	mov	r3, r0
}
 800a896:	4618      	mov	r0, r3
 800a898:	3718      	adds	r7, #24
 800a89a:	46bd      	mov	sp, r7
 800a89c:	bd80      	pop	{r7, pc}

0800a89e <sx126x_write_buffer>:

sx126x_status_t sx126x_write_buffer( const void* context, const uint8_t offset, const uint8_t* buffer,
                                     const uint8_t size )
{
 800a89e:	b580      	push	{r7, lr}
 800a8a0:	b088      	sub	sp, #32
 800a8a2:	af02      	add	r7, sp, #8
 800a8a4:	60f8      	str	r0, [r7, #12]
 800a8a6:	607a      	str	r2, [r7, #4]
 800a8a8:	461a      	mov	r2, r3
 800a8aa:	460b      	mov	r3, r1
 800a8ac:	72fb      	strb	r3, [r7, #11]
 800a8ae:	4613      	mov	r3, r2
 800a8b0:	72bb      	strb	r3, [r7, #10]
    const uint8_t buf[SX126X_SIZE_WRITE_BUFFER] = {
 800a8b2:	230e      	movs	r3, #14
 800a8b4:	753b      	strb	r3, [r7, #20]
 800a8b6:	7afb      	ldrb	r3, [r7, #11]
 800a8b8:	757b      	strb	r3, [r7, #21]
        SX126X_WRITE_BUFFER,
        offset,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_WRITE_BUFFER, buffer, size );
 800a8ba:	7abb      	ldrb	r3, [r7, #10]
 800a8bc:	b29b      	uxth	r3, r3
 800a8be:	f107 0114 	add.w	r1, r7, #20
 800a8c2:	9300      	str	r3, [sp, #0]
 800a8c4:	687b      	ldr	r3, [r7, #4]
 800a8c6:	2202      	movs	r2, #2
 800a8c8:	68f8      	ldr	r0, [r7, #12]
 800a8ca:	f000 fa2c 	bl	800ad26 <sx126x_hal_write>
 800a8ce:	4603      	mov	r3, r0
}
 800a8d0:	4618      	mov	r0, r3
 800a8d2:	3718      	adds	r7, #24
 800a8d4:	46bd      	mov	sp, r7
 800a8d6:	bd80      	pop	{r7, pc}

0800a8d8 <sx126x_set_dio_irq_params>:
//
// DIO and IRQ Control Functions
//
sx126x_status_t sx126x_set_dio_irq_params( const void* context, const uint16_t irq_mask, const uint16_t dio1_mask,
                                           const uint16_t dio2_mask, const uint16_t dio3_mask )
{
 800a8d8:	b580      	push	{r7, lr}
 800a8da:	b08a      	sub	sp, #40	@ 0x28
 800a8dc:	af02      	add	r7, sp, #8
 800a8de:	60f8      	str	r0, [r7, #12]
 800a8e0:	4608      	mov	r0, r1
 800a8e2:	4611      	mov	r1, r2
 800a8e4:	461a      	mov	r2, r3
 800a8e6:	4603      	mov	r3, r0
 800a8e8:	817b      	strh	r3, [r7, #10]
 800a8ea:	460b      	mov	r3, r1
 800a8ec:	813b      	strh	r3, [r7, #8]
 800a8ee:	4613      	mov	r3, r2
 800a8f0:	80fb      	strh	r3, [r7, #6]
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 800a8f2:	2308      	movs	r3, #8
 800a8f4:	753b      	strb	r3, [r7, #20]
        SX126X_SET_DIO_IRQ_PARAMS,     ( uint8_t )( irq_mask >> 8 ),  ( uint8_t )( irq_mask >> 0 ),
 800a8f6:	897b      	ldrh	r3, [r7, #10]
 800a8f8:	0a1b      	lsrs	r3, r3, #8
 800a8fa:	b29b      	uxth	r3, r3
 800a8fc:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 800a8fe:	757b      	strb	r3, [r7, #21]
        SX126X_SET_DIO_IRQ_PARAMS,     ( uint8_t )( irq_mask >> 8 ),  ( uint8_t )( irq_mask >> 0 ),
 800a900:	897b      	ldrh	r3, [r7, #10]
 800a902:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 800a904:	75bb      	strb	r3, [r7, #22]
        ( uint8_t )( dio1_mask >> 8 ), ( uint8_t )( dio1_mask >> 0 ), ( uint8_t )( dio2_mask >> 8 ),
 800a906:	893b      	ldrh	r3, [r7, #8]
 800a908:	0a1b      	lsrs	r3, r3, #8
 800a90a:	b29b      	uxth	r3, r3
 800a90c:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 800a90e:	75fb      	strb	r3, [r7, #23]
        ( uint8_t )( dio1_mask >> 8 ), ( uint8_t )( dio1_mask >> 0 ), ( uint8_t )( dio2_mask >> 8 ),
 800a910:	893b      	ldrh	r3, [r7, #8]
 800a912:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 800a914:	763b      	strb	r3, [r7, #24]
        ( uint8_t )( dio1_mask >> 8 ), ( uint8_t )( dio1_mask >> 0 ), ( uint8_t )( dio2_mask >> 8 ),
 800a916:	88fb      	ldrh	r3, [r7, #6]
 800a918:	0a1b      	lsrs	r3, r3, #8
 800a91a:	b29b      	uxth	r3, r3
 800a91c:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 800a91e:	767b      	strb	r3, [r7, #25]
        ( uint8_t )( dio2_mask >> 0 ), ( uint8_t )( dio3_mask >> 8 ), ( uint8_t )( dio3_mask >> 0 ),
 800a920:	88fb      	ldrh	r3, [r7, #6]
 800a922:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 800a924:	76bb      	strb	r3, [r7, #26]
        ( uint8_t )( dio2_mask >> 0 ), ( uint8_t )( dio3_mask >> 8 ), ( uint8_t )( dio3_mask >> 0 ),
 800a926:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a928:	0a1b      	lsrs	r3, r3, #8
 800a92a:	b29b      	uxth	r3, r3
 800a92c:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 800a92e:	76fb      	strb	r3, [r7, #27]
        ( uint8_t )( dio2_mask >> 0 ), ( uint8_t )( dio3_mask >> 8 ), ( uint8_t )( dio3_mask >> 0 ),
 800a930:	8d3b      	ldrh	r3, [r7, #40]	@ 0x28
 800a932:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO_IRQ_PARAMS] = {
 800a934:	773b      	strb	r3, [r7, #28]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO_IRQ_PARAMS, 0, 0 );
 800a936:	f107 0114 	add.w	r1, r7, #20
 800a93a:	2300      	movs	r3, #0
 800a93c:	9300      	str	r3, [sp, #0]
 800a93e:	2300      	movs	r3, #0
 800a940:	2209      	movs	r2, #9
 800a942:	68f8      	ldr	r0, [r7, #12]
 800a944:	f000 f9ef 	bl	800ad26 <sx126x_hal_write>
 800a948:	4603      	mov	r3, r0
}
 800a94a:	4618      	mov	r0, r3
 800a94c:	3720      	adds	r7, #32
 800a94e:	46bd      	mov	sp, r7
 800a950:	bd80      	pop	{r7, pc}

0800a952 <sx126x_set_dio3_as_tcxo_ctrl>:
    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO2_AS_RF_SWITCH_CTRL, 0, 0 );
}

sx126x_status_t sx126x_set_dio3_as_tcxo_ctrl( const void* context, const sx126x_tcxo_ctrl_voltages_t tcxo_voltage,
                                              const uint32_t timeout )
{
 800a952:	b580      	push	{r7, lr}
 800a954:	b088      	sub	sp, #32
 800a956:	af02      	add	r7, sp, #8
 800a958:	60f8      	str	r0, [r7, #12]
 800a95a:	460b      	mov	r3, r1
 800a95c:	607a      	str	r2, [r7, #4]
 800a95e:	72fb      	strb	r3, [r7, #11]
    const uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = {
 800a960:	2397      	movs	r3, #151	@ 0x97
 800a962:	743b      	strb	r3, [r7, #16]
 800a964:	7afb      	ldrb	r3, [r7, #11]
 800a966:	747b      	strb	r3, [r7, #17]
        SX126X_SET_DIO3_AS_TCXO_CTRL, ( uint8_t ) tcxo_voltage,    ( uint8_t )( timeout >> 16 ),
 800a968:	687b      	ldr	r3, [r7, #4]
 800a96a:	0c1b      	lsrs	r3, r3, #16
 800a96c:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = {
 800a96e:	74bb      	strb	r3, [r7, #18]
        ( uint8_t )( timeout >> 8 ),  ( uint8_t )( timeout >> 0 ),
 800a970:	687b      	ldr	r3, [r7, #4]
 800a972:	0a1b      	lsrs	r3, r3, #8
 800a974:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = {
 800a976:	74fb      	strb	r3, [r7, #19]
        ( uint8_t )( timeout >> 8 ),  ( uint8_t )( timeout >> 0 ),
 800a978:	687b      	ldr	r3, [r7, #4]
 800a97a:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL] = {
 800a97c:	753b      	strb	r3, [r7, #20]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_DIO3_AS_TCXO_CTRL, 0, 0 );
 800a97e:	f107 0110 	add.w	r1, r7, #16
 800a982:	2300      	movs	r3, #0
 800a984:	9300      	str	r3, [sp, #0]
 800a986:	2300      	movs	r3, #0
 800a988:	2205      	movs	r2, #5
 800a98a:	68f8      	ldr	r0, [r7, #12]
 800a98c:	f000 f9cb 	bl	800ad26 <sx126x_hal_write>
 800a990:	4603      	mov	r3, r0
}
 800a992:	4618      	mov	r0, r3
 800a994:	3718      	adds	r7, #24
 800a996:	46bd      	mov	sp, r7
 800a998:	bd80      	pop	{r7, pc}

0800a99a <sx126x_set_rf_freq>:
//
// RF Modulation and Packet-Related Functions
//

sx126x_status_t sx126x_set_rf_freq( const void* context, const uint32_t freq_in_hz )
{
 800a99a:	b580      	push	{r7, lr}
 800a99c:	b084      	sub	sp, #16
 800a99e:	af00      	add	r7, sp, #0
 800a9a0:	6078      	str	r0, [r7, #4]
 800a9a2:	6039      	str	r1, [r7, #0]
    const uint32_t freq = sx126x_convert_freq_in_hz_to_pll_step( freq_in_hz );
 800a9a4:	6838      	ldr	r0, [r7, #0]
 800a9a6:	f000 f913 	bl	800abd0 <sx126x_convert_freq_in_hz_to_pll_step>
 800a9aa:	60f8      	str	r0, [r7, #12]

    return sx126x_set_rf_freq_in_pll_steps( context, freq );
 800a9ac:	68f9      	ldr	r1, [r7, #12]
 800a9ae:	6878      	ldr	r0, [r7, #4]
 800a9b0:	f000 f805 	bl	800a9be <sx126x_set_rf_freq_in_pll_steps>
 800a9b4:	4603      	mov	r3, r0
}
 800a9b6:	4618      	mov	r0, r3
 800a9b8:	3710      	adds	r7, #16
 800a9ba:	46bd      	mov	sp, r7
 800a9bc:	bd80      	pop	{r7, pc}

0800a9be <sx126x_set_rf_freq_in_pll_steps>:

sx126x_status_t sx126x_set_rf_freq_in_pll_steps( const void* context, const uint32_t freq )
{
 800a9be:	b580      	push	{r7, lr}
 800a9c0:	b086      	sub	sp, #24
 800a9c2:	af02      	add	r7, sp, #8
 800a9c4:	6078      	str	r0, [r7, #4]
 800a9c6:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 800a9c8:	2386      	movs	r3, #134	@ 0x86
 800a9ca:	723b      	strb	r3, [r7, #8]
        SX126X_SET_RF_FREQUENCY,  ( uint8_t )( freq >> 24 ), ( uint8_t )( freq >> 16 ),
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	0e1b      	lsrs	r3, r3, #24
 800a9d0:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 800a9d2:	727b      	strb	r3, [r7, #9]
        SX126X_SET_RF_FREQUENCY,  ( uint8_t )( freq >> 24 ), ( uint8_t )( freq >> 16 ),
 800a9d4:	683b      	ldr	r3, [r7, #0]
 800a9d6:	0c1b      	lsrs	r3, r3, #16
 800a9d8:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 800a9da:	72bb      	strb	r3, [r7, #10]
        ( uint8_t )( freq >> 8 ), ( uint8_t )( freq >> 0 ),
 800a9dc:	683b      	ldr	r3, [r7, #0]
 800a9de:	0a1b      	lsrs	r3, r3, #8
 800a9e0:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 800a9e2:	72fb      	strb	r3, [r7, #11]
        ( uint8_t )( freq >> 8 ), ( uint8_t )( freq >> 0 ),
 800a9e4:	683b      	ldr	r3, [r7, #0]
 800a9e6:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_RF_FREQUENCY] = {
 800a9e8:	733b      	strb	r3, [r7, #12]
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_RF_FREQUENCY, 0, 0 );
 800a9ea:	f107 0108 	add.w	r1, r7, #8
 800a9ee:	2300      	movs	r3, #0
 800a9f0:	9300      	str	r3, [sp, #0]
 800a9f2:	2300      	movs	r3, #0
 800a9f4:	2205      	movs	r2, #5
 800a9f6:	6878      	ldr	r0, [r7, #4]
 800a9f8:	f000 f995 	bl	800ad26 <sx126x_hal_write>
 800a9fc:	4603      	mov	r3, r0
}
 800a9fe:	4618      	mov	r0, r3
 800aa00:	3710      	adds	r7, #16
 800aa02:	46bd      	mov	sp, r7
 800aa04:	bd80      	pop	{r7, pc}

0800aa06 <sx126x_set_pkt_type>:

sx126x_status_t sx126x_set_pkt_type( const void* context, const sx126x_pkt_type_t pkt_type )
{
 800aa06:	b580      	push	{r7, lr}
 800aa08:	b086      	sub	sp, #24
 800aa0a:	af02      	add	r7, sp, #8
 800aa0c:	6078      	str	r0, [r7, #4]
 800aa0e:	460b      	mov	r3, r1
 800aa10:	70fb      	strb	r3, [r7, #3]
    const uint8_t buf[SX126X_SIZE_SET_PKT_TYPE] = {
 800aa12:	238a      	movs	r3, #138	@ 0x8a
 800aa14:	733b      	strb	r3, [r7, #12]
 800aa16:	78fb      	ldrb	r3, [r7, #3]
 800aa18:	737b      	strb	r3, [r7, #13]
        SX126X_SET_PKT_TYPE,
        ( uint8_t ) pkt_type,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_TYPE, 0, 0 );
 800aa1a:	f107 010c 	add.w	r1, r7, #12
 800aa1e:	2300      	movs	r3, #0
 800aa20:	9300      	str	r3, [sp, #0]
 800aa22:	2300      	movs	r3, #0
 800aa24:	2202      	movs	r2, #2
 800aa26:	6878      	ldr	r0, [r7, #4]
 800aa28:	f000 f97d 	bl	800ad26 <sx126x_hal_write>
 800aa2c:	4603      	mov	r3, r0
}
 800aa2e:	4618      	mov	r0, r3
 800aa30:	3710      	adds	r7, #16
 800aa32:	46bd      	mov	sp, r7
 800aa34:	bd80      	pop	{r7, pc}

0800aa36 <sx126x_set_tx_params>:

    return ( sx126x_status_t ) sx126x_hal_read( context, buf, SX126X_SIZE_GET_PKT_TYPE, ( uint8_t* ) pkt_type, 1 );
}

sx126x_status_t sx126x_set_tx_params( const void* context, const int8_t pwr_in_dbm, const sx126x_ramp_time_t ramp_time )
{
 800aa36:	b580      	push	{r7, lr}
 800aa38:	b086      	sub	sp, #24
 800aa3a:	af02      	add	r7, sp, #8
 800aa3c:	6078      	str	r0, [r7, #4]
 800aa3e:	460b      	mov	r3, r1
 800aa40:	70fb      	strb	r3, [r7, #3]
 800aa42:	4613      	mov	r3, r2
 800aa44:	70bb      	strb	r3, [r7, #2]
    const uint8_t buf[SX126X_SIZE_SET_TX_PARAMS] = {
 800aa46:	238e      	movs	r3, #142	@ 0x8e
 800aa48:	733b      	strb	r3, [r7, #12]
        SX126X_SET_TX_PARAMS,
        ( uint8_t ) pwr_in_dbm,
 800aa4a:	78fb      	ldrb	r3, [r7, #3]
    const uint8_t buf[SX126X_SIZE_SET_TX_PARAMS] = {
 800aa4c:	737b      	strb	r3, [r7, #13]
 800aa4e:	78bb      	ldrb	r3, [r7, #2]
 800aa50:	73bb      	strb	r3, [r7, #14]
        ( uint8_t ) ramp_time,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_TX_PARAMS, 0, 0 );
 800aa52:	f107 010c 	add.w	r1, r7, #12
 800aa56:	2300      	movs	r3, #0
 800aa58:	9300      	str	r3, [sp, #0]
 800aa5a:	2300      	movs	r3, #0
 800aa5c:	2203      	movs	r2, #3
 800aa5e:	6878      	ldr	r0, [r7, #4]
 800aa60:	f000 f961 	bl	800ad26 <sx126x_hal_write>
 800aa64:	4603      	mov	r3, r0
}
 800aa66:	4618      	mov	r0, r3
 800aa68:	3710      	adds	r7, #16
 800aa6a:	46bd      	mov	sp, r7
 800aa6c:	bd80      	pop	{r7, pc}

0800aa6e <sx126x_set_lora_mod_params>:

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_MODULATION_PARAMS_BPSK, 0, 0 );
}

sx126x_status_t sx126x_set_lora_mod_params( const void* context, const sx126x_mod_params_lora_t* params )
{
 800aa6e:	b580      	push	{r7, lr}
 800aa70:	b086      	sub	sp, #24
 800aa72:	af02      	add	r7, sp, #8
 800aa74:	6078      	str	r0, [r7, #4]
 800aa76:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 800aa78:	238b      	movs	r3, #139	@ 0x8b
 800aa7a:	723b      	strb	r3, [r7, #8]
        SX126X_SET_MODULATION_PARAMS, ( uint8_t )( params->sf ), ( uint8_t )( params->bw ),
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	781b      	ldrb	r3, [r3, #0]
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 800aa80:	727b      	strb	r3, [r7, #9]
        SX126X_SET_MODULATION_PARAMS, ( uint8_t )( params->sf ), ( uint8_t )( params->bw ),
 800aa82:	683b      	ldr	r3, [r7, #0]
 800aa84:	785b      	ldrb	r3, [r3, #1]
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 800aa86:	72bb      	strb	r3, [r7, #10]
        ( uint8_t )( params->cr ),    params->ldro & 0x01,
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	789b      	ldrb	r3, [r3, #2]
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 800aa8c:	72fb      	strb	r3, [r7, #11]
        ( uint8_t )( params->cr ),    params->ldro & 0x01,
 800aa8e:	683b      	ldr	r3, [r7, #0]
 800aa90:	78db      	ldrb	r3, [r3, #3]
 800aa92:	f003 0301 	and.w	r3, r3, #1
 800aa96:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_MODULATION_PARAMS_LORA] = {
 800aa98:	733b      	strb	r3, [r7, #12]
    };

    sx126x_status_t status =
        ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_MODULATION_PARAMS_LORA, 0, 0 );
 800aa9a:	f107 0108 	add.w	r1, r7, #8
 800aa9e:	2300      	movs	r3, #0
 800aaa0:	9300      	str	r3, [sp, #0]
 800aaa2:	2300      	movs	r3, #0
 800aaa4:	2205      	movs	r2, #5
 800aaa6:	6878      	ldr	r0, [r7, #4]
 800aaa8:	f000 f93d 	bl	800ad26 <sx126x_hal_write>
 800aaac:	4603      	mov	r3, r0
 800aaae:	73fb      	strb	r3, [r7, #15]

    if( status == SX126X_STATUS_OK )
 800aab0:	7bfb      	ldrb	r3, [r7, #15]
 800aab2:	2b00      	cmp	r3, #0
 800aab4:	d108      	bne.n	800aac8 <sx126x_set_lora_mod_params+0x5a>
    {
        // WORKAROUND - Modulation Quality with 500 kHz LoRa Bandwidth, see datasheet DS_SX1261-2_V1.2 15.1
        status = sx126x_tx_modulation_workaround( context, SX126X_PKT_TYPE_LORA, params->bw );
 800aab6:	683b      	ldr	r3, [r7, #0]
 800aab8:	785b      	ldrb	r3, [r3, #1]
 800aaba:	461a      	mov	r2, r3
 800aabc:	2101      	movs	r1, #1
 800aabe:	6878      	ldr	r0, [r7, #4]
 800aac0:	f000 f8f4 	bl	800acac <sx126x_tx_modulation_workaround>
 800aac4:	4603      	mov	r3, r0
 800aac6:	73fb      	strb	r3, [r7, #15]
        // WORKAROUND END
    }

    return status;
 800aac8:	7bfb      	ldrb	r3, [r7, #15]
}
 800aaca:	4618      	mov	r0, r3
 800aacc:	3710      	adds	r7, #16
 800aace:	46bd      	mov	sp, r7
 800aad0:	bd80      	pop	{r7, pc}

0800aad2 <sx126x_set_lora_pkt_params>:

    return sx126x_write_register( context, 0x00F0, buf2, sizeof( buf2 ) );
}

sx126x_status_t sx126x_set_lora_pkt_params( const void* context, const sx126x_pkt_params_lora_t* params )
{
 800aad2:	b580      	push	{r7, lr}
 800aad4:	b088      	sub	sp, #32
 800aad6:	af02      	add	r7, sp, #8
 800aad8:	6078      	str	r0, [r7, #4]
 800aada:	6039      	str	r1, [r7, #0]
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 800aadc:	238c      	movs	r3, #140	@ 0x8c
 800aade:	743b      	strb	r3, [r7, #16]
        SX126X_SET_PKT_PARAMS,
        ( uint8_t )( params->preamble_len_in_symb >> 8 ),
 800aae0:	683b      	ldr	r3, [r7, #0]
 800aae2:	881b      	ldrh	r3, [r3, #0]
 800aae4:	0a1b      	lsrs	r3, r3, #8
 800aae6:	b29b      	uxth	r3, r3
 800aae8:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 800aaea:	747b      	strb	r3, [r7, #17]
        ( uint8_t )( params->preamble_len_in_symb >> 0 ),
 800aaec:	683b      	ldr	r3, [r7, #0]
 800aaee:	881b      	ldrh	r3, [r3, #0]
 800aaf0:	b2db      	uxtb	r3, r3
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 800aaf2:	74bb      	strb	r3, [r7, #18]
        ( uint8_t )( params->header_type ),
 800aaf4:	683b      	ldr	r3, [r7, #0]
 800aaf6:	789b      	ldrb	r3, [r3, #2]
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 800aaf8:	74fb      	strb	r3, [r7, #19]
        params->pld_len_in_bytes,
 800aafa:	683b      	ldr	r3, [r7, #0]
 800aafc:	78db      	ldrb	r3, [r3, #3]
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 800aafe:	753b      	strb	r3, [r7, #20]
        ( uint8_t )( params->crc_is_on ? 1 : 0 ),
 800ab00:	683b      	ldr	r3, [r7, #0]
 800ab02:	791b      	ldrb	r3, [r3, #4]
 800ab04:	2b00      	cmp	r3, #0
 800ab06:	d001      	beq.n	800ab0c <sx126x_set_lora_pkt_params+0x3a>
 800ab08:	2301      	movs	r3, #1
 800ab0a:	e000      	b.n	800ab0e <sx126x_set_lora_pkt_params+0x3c>
 800ab0c:	2300      	movs	r3, #0
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 800ab0e:	757b      	strb	r3, [r7, #21]
        ( uint8_t )( params->invert_iq_is_on ? 1 : 0 ),
 800ab10:	683b      	ldr	r3, [r7, #0]
 800ab12:	795b      	ldrb	r3, [r3, #5]
 800ab14:	2b00      	cmp	r3, #0
 800ab16:	d001      	beq.n	800ab1c <sx126x_set_lora_pkt_params+0x4a>
 800ab18:	2301      	movs	r3, #1
 800ab1a:	e000      	b.n	800ab1e <sx126x_set_lora_pkt_params+0x4c>
 800ab1c:	2300      	movs	r3, #0
    const uint8_t buf[SX126X_SIZE_SET_PKT_PARAMS_LORA] = {
 800ab1e:	75bb      	strb	r3, [r7, #22]
    };

    sx126x_status_t status =
        ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_PKT_PARAMS_LORA, 0, 0 );
 800ab20:	f107 0110 	add.w	r1, r7, #16
 800ab24:	2300      	movs	r3, #0
 800ab26:	9300      	str	r3, [sp, #0]
 800ab28:	2300      	movs	r3, #0
 800ab2a:	2207      	movs	r2, #7
 800ab2c:	6878      	ldr	r0, [r7, #4]
 800ab2e:	f000 f8fa 	bl	800ad26 <sx126x_hal_write>
 800ab32:	4603      	mov	r3, r0
 800ab34:	75fb      	strb	r3, [r7, #23]

    // WORKAROUND - Optimizing the Inverted IQ Operation, see datasheet DS_SX1261-2_V1.2 15.4
    if( status == SX126X_STATUS_OK )
 800ab36:	7dfb      	ldrb	r3, [r7, #23]
 800ab38:	2b00      	cmp	r3, #0
 800ab3a:	d127      	bne.n	800ab8c <sx126x_set_lora_pkt_params+0xba>
    {
        uint8_t reg_value = 0;
 800ab3c:	2300      	movs	r3, #0
 800ab3e:	73fb      	strb	r3, [r7, #15]

        status = sx126x_read_register( context, SX126X_REG_IQ_POLARITY, &reg_value, 1 );
 800ab40:	f107 020f 	add.w	r2, r7, #15
 800ab44:	2301      	movs	r3, #1
 800ab46:	f240 7136 	movw	r1, #1846	@ 0x736
 800ab4a:	6878      	ldr	r0, [r7, #4]
 800ab4c:	f7ff fe82 	bl	800a854 <sx126x_read_register>
 800ab50:	4603      	mov	r3, r0
 800ab52:	75fb      	strb	r3, [r7, #23]
        if( status == SX126X_STATUS_OK )
 800ab54:	7dfb      	ldrb	r3, [r7, #23]
 800ab56:	2b00      	cmp	r3, #0
 800ab58:	d118      	bne.n	800ab8c <sx126x_set_lora_pkt_params+0xba>
        {
            if( params->invert_iq_is_on == true )
 800ab5a:	683b      	ldr	r3, [r7, #0]
 800ab5c:	795b      	ldrb	r3, [r3, #5]
 800ab5e:	2b00      	cmp	r3, #0
 800ab60:	d005      	beq.n	800ab6e <sx126x_set_lora_pkt_params+0x9c>
            {
                reg_value &= ~( 1 << 2 );  // Bit 2 set to 0 when using inverted IQ polarity
 800ab62:	7bfb      	ldrb	r3, [r7, #15]
 800ab64:	f023 0304 	bic.w	r3, r3, #4
 800ab68:	b2db      	uxtb	r3, r3
 800ab6a:	73fb      	strb	r3, [r7, #15]
 800ab6c:	e004      	b.n	800ab78 <sx126x_set_lora_pkt_params+0xa6>
            }
            else
            {
                reg_value |= ( 1 << 2 );  // Bit 2 set to 1 when using standard IQ polarity
 800ab6e:	7bfb      	ldrb	r3, [r7, #15]
 800ab70:	f043 0304 	orr.w	r3, r3, #4
 800ab74:	b2db      	uxtb	r3, r3
 800ab76:	73fb      	strb	r3, [r7, #15]
            }
            status = sx126x_write_register( context, SX126X_REG_IQ_POLARITY, &reg_value, 1 );
 800ab78:	f107 020f 	add.w	r2, r7, #15
 800ab7c:	2301      	movs	r3, #1
 800ab7e:	f240 7136 	movw	r1, #1846	@ 0x736
 800ab82:	6878      	ldr	r0, [r7, #4]
 800ab84:	f7ff fe43 	bl	800a80e <sx126x_write_register>
 800ab88:	4603      	mov	r3, r0
 800ab8a:	75fb      	strb	r3, [r7, #23]
        }
    }
    // WORKAROUND END

    return status;
 800ab8c:	7dfb      	ldrb	r3, [r7, #23]
}
 800ab8e:	4618      	mov	r0, r3
 800ab90:	3718      	adds	r7, #24
 800ab92:	46bd      	mov	sp, r7
 800ab94:	bd80      	pop	{r7, pc}

0800ab96 <sx126x_set_buffer_base_address>:
    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_CAD_PARAMS, 0, 0 );
}

sx126x_status_t sx126x_set_buffer_base_address( const void* context, const uint8_t tx_base_address,
                                                const uint8_t rx_base_address )
{
 800ab96:	b580      	push	{r7, lr}
 800ab98:	b086      	sub	sp, #24
 800ab9a:	af02      	add	r7, sp, #8
 800ab9c:	6078      	str	r0, [r7, #4]
 800ab9e:	460b      	mov	r3, r1
 800aba0:	70fb      	strb	r3, [r7, #3]
 800aba2:	4613      	mov	r3, r2
 800aba4:	70bb      	strb	r3, [r7, #2]
    const uint8_t buf[SX126X_SIZE_SET_BUFFER_BASE_ADDRESS] = {
 800aba6:	238f      	movs	r3, #143	@ 0x8f
 800aba8:	733b      	strb	r3, [r7, #12]
 800abaa:	78fb      	ldrb	r3, [r7, #3]
 800abac:	737b      	strb	r3, [r7, #13]
 800abae:	78bb      	ldrb	r3, [r7, #2]
 800abb0:	73bb      	strb	r3, [r7, #14]
        SX126X_SET_BUFFER_BASE_ADDRESS,
        tx_base_address,
        rx_base_address,
    };

    return ( sx126x_status_t ) sx126x_hal_write( context, buf, SX126X_SIZE_SET_BUFFER_BASE_ADDRESS, 0, 0 );
 800abb2:	f107 010c 	add.w	r1, r7, #12
 800abb6:	2300      	movs	r3, #0
 800abb8:	9300      	str	r3, [sp, #0]
 800abba:	2300      	movs	r3, #0
 800abbc:	2203      	movs	r2, #3
 800abbe:	6878      	ldr	r0, [r7, #4]
 800abc0:	f000 f8b1 	bl	800ad26 <sx126x_hal_write>
 800abc4:	4603      	mov	r3, r0
}
 800abc6:	4618      	mov	r0, r3
 800abc8:	3710      	adds	r7, #16
 800abca:	46bd      	mov	sp, r7
 800abcc:	bd80      	pop	{r7, pc}
	...

0800abd0 <sx126x_convert_freq_in_hz_to_pll_step>:

    return status;
}

uint32_t sx126x_convert_freq_in_hz_to_pll_step( uint32_t freq_in_hz )
{
 800abd0:	b480      	push	{r7}
 800abd2:	b085      	sub	sp, #20
 800abd4:	af00      	add	r7, sp, #0
 800abd6:	6078      	str	r0, [r7, #4]
    uint32_t steps_int;
    uint32_t steps_frac;

    // Get integer and fractional parts of the frequency computed with a PLL step scaled value
    steps_int  = freq_in_hz / SX126X_PLL_STEP_SCALED;
 800abd8:	687b      	ldr	r3, [r7, #4]
 800abda:	4a0f      	ldr	r2, [pc, #60]	@ (800ac18 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 800abdc:	fba2 2303 	umull	r2, r3, r2, r3
 800abe0:	0b1b      	lsrs	r3, r3, #12
 800abe2:	60fb      	str	r3, [r7, #12]
    steps_frac = freq_in_hz - ( steps_int * SX126X_PLL_STEP_SCALED );
 800abe4:	68fb      	ldr	r3, [r7, #12]
 800abe6:	f643 5209 	movw	r2, #15625	@ 0x3d09
 800abea:	fb02 f303 	mul.w	r3, r2, r3
 800abee:	687a      	ldr	r2, [r7, #4]
 800abf0:	1ad3      	subs	r3, r2, r3
 800abf2:	60bb      	str	r3, [r7, #8]

    // Apply the scaling factor to retrieve a frequency in Hz (+ ceiling)
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 800abf4:	68fb      	ldr	r3, [r7, #12]
 800abf6:	039a      	lsls	r2, r3, #14
           ( ( ( steps_frac << SX126X_PLL_STEP_SHIFT_AMOUNT ) + ( SX126X_PLL_STEP_SCALED >> 1 ) ) /
 800abf8:	68bb      	ldr	r3, [r7, #8]
 800abfa:	039b      	lsls	r3, r3, #14
 800abfc:	f503 53f4 	add.w	r3, r3, #7808	@ 0x1e80
 800ac00:	3304      	adds	r3, #4
 800ac02:	4905      	ldr	r1, [pc, #20]	@ (800ac18 <sx126x_convert_freq_in_hz_to_pll_step+0x48>)
 800ac04:	fba1 1303 	umull	r1, r3, r1, r3
 800ac08:	0b1b      	lsrs	r3, r3, #12
    return ( steps_int << SX126X_PLL_STEP_SHIFT_AMOUNT ) +
 800ac0a:	4413      	add	r3, r2
             SX126X_PLL_STEP_SCALED );
}
 800ac0c:	4618      	mov	r0, r3
 800ac0e:	3714      	adds	r7, #20
 800ac10:	46bd      	mov	sp, r7
 800ac12:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac16:	4770      	bx	lr
 800ac18:	431bde83 	.word	0x431bde83

0800ac1c <sx126x_convert_timeout_in_ms_to_rtc_step>:

uint32_t sx126x_convert_timeout_in_ms_to_rtc_step( uint32_t timeout_in_ms )
{
 800ac1c:	b480      	push	{r7}
 800ac1e:	b083      	sub	sp, #12
 800ac20:	af00      	add	r7, sp, #0
 800ac22:	6078      	str	r0, [r7, #4]
    return ( uint32_t )( timeout_in_ms * ( SX126X_RTC_FREQ_IN_HZ / 1000 ) );
 800ac24:	687b      	ldr	r3, [r7, #4]
 800ac26:	019b      	lsls	r3, r3, #6
}
 800ac28:	4618      	mov	r0, r3
 800ac2a:	370c      	adds	r7, #12
 800ac2c:	46bd      	mov	sp, r7
 800ac2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac32:	4770      	bx	lr

0800ac34 <sx126x_set_lora_sync_word>:

    return status;
}

sx126x_status_t sx126x_set_lora_sync_word( const void* context, const uint8_t sync_word )
{
 800ac34:	b580      	push	{r7, lr}
 800ac36:	b084      	sub	sp, #16
 800ac38:	af00      	add	r7, sp, #0
 800ac3a:	6078      	str	r0, [r7, #4]
 800ac3c:	460b      	mov	r3, r1
 800ac3e:	70fb      	strb	r3, [r7, #3]
    uint8_t buffer[2] = { 0x00 };
 800ac40:	2300      	movs	r3, #0
 800ac42:	81bb      	strh	r3, [r7, #12]

    sx126x_status_t status = sx126x_read_register( context, SX126X_REG_LR_SYNCWORD, buffer, 2 );
 800ac44:	f107 020c 	add.w	r2, r7, #12
 800ac48:	2302      	movs	r3, #2
 800ac4a:	f44f 61e8 	mov.w	r1, #1856	@ 0x740
 800ac4e:	6878      	ldr	r0, [r7, #4]
 800ac50:	f7ff fe00 	bl	800a854 <sx126x_read_register>
 800ac54:	4603      	mov	r3, r0
 800ac56:	73fb      	strb	r3, [r7, #15]

    if( status == SX126X_STATUS_OK )
 800ac58:	7bfb      	ldrb	r3, [r7, #15]
 800ac5a:	2b00      	cmp	r3, #0
 800ac5c:	d121      	bne.n	800aca2 <sx126x_set_lora_sync_word+0x6e>
    {
        buffer[0] = ( buffer[0] & ~0xF0 ) + ( sync_word & 0xF0 );
 800ac5e:	7b3b      	ldrb	r3, [r7, #12]
 800ac60:	b25b      	sxtb	r3, r3
 800ac62:	f003 030f 	and.w	r3, r3, #15
 800ac66:	b25a      	sxtb	r2, r3
 800ac68:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800ac6c:	f023 030f 	bic.w	r3, r3, #15
 800ac70:	b25b      	sxtb	r3, r3
 800ac72:	4313      	orrs	r3, r2
 800ac74:	b25b      	sxtb	r3, r3
 800ac76:	b2db      	uxtb	r3, r3
 800ac78:	733b      	strb	r3, [r7, #12]
        buffer[1] = ( buffer[1] & ~0xF0 ) + ( ( sync_word & 0x0F ) << 4 );
 800ac7a:	7b7b      	ldrb	r3, [r7, #13]
 800ac7c:	f003 030f 	and.w	r3, r3, #15
 800ac80:	b2da      	uxtb	r2, r3
 800ac82:	78fb      	ldrb	r3, [r7, #3]
 800ac84:	011b      	lsls	r3, r3, #4
 800ac86:	b2db      	uxtb	r3, r3
 800ac88:	4413      	add	r3, r2
 800ac8a:	b2db      	uxtb	r3, r3
 800ac8c:	737b      	strb	r3, [r7, #13]

        status = sx126x_write_register( context, SX126X_REG_LR_SYNCWORD, buffer, 2 );
 800ac8e:	f107 020c 	add.w	r2, r7, #12
 800ac92:	2302      	movs	r3, #2
 800ac94:	f44f 61e8 	mov.w	r1, #1856	@ 0x740
 800ac98:	6878      	ldr	r0, [r7, #4]
 800ac9a:	f7ff fdb8 	bl	800a80e <sx126x_write_register>
 800ac9e:	4603      	mov	r3, r0
 800aca0:	73fb      	strb	r3, [r7, #15]
    }

    return status;
 800aca2:	7bfb      	ldrb	r3, [r7, #15]
}
 800aca4:	4618      	mov	r0, r3
 800aca6:	3710      	adds	r7, #16
 800aca8:	46bd      	mov	sp, r7
 800acaa:	bd80      	pop	{r7, pc}

0800acac <sx126x_tx_modulation_workaround>:
 * --- PRIVATE FUNCTIONS DEFINITION --------------------------------------------
 */

static sx126x_status_t sx126x_tx_modulation_workaround( const void* context, sx126x_pkt_type_t pkt_type,
                                                        sx126x_lora_bw_t bw )
{
 800acac:	b580      	push	{r7, lr}
 800acae:	b084      	sub	sp, #16
 800acb0:	af00      	add	r7, sp, #0
 800acb2:	6078      	str	r0, [r7, #4]
 800acb4:	460b      	mov	r3, r1
 800acb6:	70fb      	strb	r3, [r7, #3]
 800acb8:	4613      	mov	r3, r2
 800acba:	70bb      	strb	r3, [r7, #2]
    uint8_t reg_value = 0;
 800acbc:	2300      	movs	r3, #0
 800acbe:	73bb      	strb	r3, [r7, #14]

    sx126x_status_t status = sx126x_read_register( context, SX126X_REG_TX_MODULATION, &reg_value, 1 );
 800acc0:	f107 020e 	add.w	r2, r7, #14
 800acc4:	2301      	movs	r3, #1
 800acc6:	f640 0189 	movw	r1, #2185	@ 0x889
 800acca:	6878      	ldr	r0, [r7, #4]
 800accc:	f7ff fdc2 	bl	800a854 <sx126x_read_register>
 800acd0:	4603      	mov	r3, r0
 800acd2:	73fb      	strb	r3, [r7, #15]

    if( status == SX126X_STATUS_OK )
 800acd4:	7bfb      	ldrb	r3, [r7, #15]
 800acd6:	2b00      	cmp	r3, #0
 800acd8:	d120      	bne.n	800ad1c <sx126x_tx_modulation_workaround+0x70>
    {
        if( pkt_type == SX126X_PKT_TYPE_LORA )
 800acda:	78fb      	ldrb	r3, [r7, #3]
 800acdc:	2b01      	cmp	r3, #1
 800acde:	d10e      	bne.n	800acfe <sx126x_tx_modulation_workaround+0x52>
        {
            if( bw == SX126X_LORA_BW_500 )
 800ace0:	78bb      	ldrb	r3, [r7, #2]
 800ace2:	2b06      	cmp	r3, #6
 800ace4:	d105      	bne.n	800acf2 <sx126x_tx_modulation_workaround+0x46>
            {
                reg_value &= ~( 1 << 2 );  // Bit 2 set to 0 if the LoRa BW = 500 kHz
 800ace6:	7bbb      	ldrb	r3, [r7, #14]
 800ace8:	f023 0304 	bic.w	r3, r3, #4
 800acec:	b2db      	uxtb	r3, r3
 800acee:	73bb      	strb	r3, [r7, #14]
 800acf0:	e00a      	b.n	800ad08 <sx126x_tx_modulation_workaround+0x5c>
            }
            else
            {
                reg_value |= ( 1 << 2 );  // Bit 2 set to 1 for any other LoRa BW
 800acf2:	7bbb      	ldrb	r3, [r7, #14]
 800acf4:	f043 0304 	orr.w	r3, r3, #4
 800acf8:	b2db      	uxtb	r3, r3
 800acfa:	73bb      	strb	r3, [r7, #14]
 800acfc:	e004      	b.n	800ad08 <sx126x_tx_modulation_workaround+0x5c>
            }
        }
        else
        {
            reg_value |= ( 1 << 2 );  // Bit 2 set to 1 for any (G)FSK configuration
 800acfe:	7bbb      	ldrb	r3, [r7, #14]
 800ad00:	f043 0304 	orr.w	r3, r3, #4
 800ad04:	b2db      	uxtb	r3, r3
 800ad06:	73bb      	strb	r3, [r7, #14]
        }

        status = sx126x_write_register( context, SX126X_REG_TX_MODULATION, &reg_value, 1 );
 800ad08:	f107 020e 	add.w	r2, r7, #14
 800ad0c:	2301      	movs	r3, #1
 800ad0e:	f640 0189 	movw	r1, #2185	@ 0x889
 800ad12:	6878      	ldr	r0, [r7, #4]
 800ad14:	f7ff fd7b 	bl	800a80e <sx126x_write_register>
 800ad18:	4603      	mov	r3, r0
 800ad1a:	73fb      	strb	r3, [r7, #15]
    }
    return status;
 800ad1c:	7bfb      	ldrb	r3, [r7, #15]
}
 800ad1e:	4618      	mov	r0, r3
 800ad20:	3710      	adds	r7, #16
 800ad22:	46bd      	mov	sp, r7
 800ad24:	bd80      	pop	{r7, pc}

0800ad26 <sx126x_hal_write>:
 *
 * @returns Operation status
 */
sx126x_hal_status_t sx126x_hal_write(const void *context,
		const uint8_t *command, const uint16_t command_length,
		const uint8_t *data, const uint16_t data_length) {
 800ad26:	b580      	push	{r7, lr}
 800ad28:	b086      	sub	sp, #24
 800ad2a:	af00      	add	r7, sp, #0
 800ad2c:	60f8      	str	r0, [r7, #12]
 800ad2e:	60b9      	str	r1, [r7, #8]
 800ad30:	603b      	str	r3, [r7, #0]
 800ad32:	4613      	mov	r3, r2
 800ad34:	80fb      	strh	r3, [r7, #6]
	// Cast context
	sx126x_context *ctx = (sx126x_context*) context;
 800ad36:	68fb      	ldr	r3, [r7, #12]
 800ad38:	617b      	str	r3, [r7, #20]

	//Poll the tranmsitters busy pin (active high)
	while (HAL_GPIO_ReadPin(ctx->busy_port, ctx->busy_pin) == GPIO_PIN_SET) {
 800ad3a:	bf00      	nop
 800ad3c:	697b      	ldr	r3, [r7, #20]
 800ad3e:	689a      	ldr	r2, [r3, #8]
 800ad40:	697b      	ldr	r3, [r7, #20]
 800ad42:	899b      	ldrh	r3, [r3, #12]
 800ad44:	4619      	mov	r1, r3
 800ad46:	4610      	mov	r0, r2
 800ad48:	f7f9 fff4 	bl	8004d34 <HAL_GPIO_ReadPin>
 800ad4c:	4603      	mov	r3, r0
 800ad4e:	2b01      	cmp	r3, #1
 800ad50:	d0f4      	beq.n	800ad3c <sx126x_hal_write+0x16>
	}

	// Activate chip select (active low)
	HAL_GPIO_WritePin(ctx->cs_port, ctx->cs_pin, GPIO_PIN_RESET);
 800ad52:	697b      	ldr	r3, [r7, #20]
 800ad54:	6818      	ldr	r0, [r3, #0]
 800ad56:	697b      	ldr	r3, [r7, #20]
 800ad58:	889b      	ldrh	r3, [r3, #4]
 800ad5a:	2200      	movs	r2, #0
 800ad5c:	4619      	mov	r1, r3
 800ad5e:	f7fa f801 	bl	8004d64 <HAL_GPIO_WritePin>

	if (HAL_SPI_Transmit(ctx->hspi, (uint8_t*) command, command_length,
 800ad62:	697b      	ldr	r3, [r7, #20]
 800ad64:	6998      	ldr	r0, [r3, #24]
 800ad66:	88fa      	ldrh	r2, [r7, #6]
 800ad68:	f04f 33ff 	mov.w	r3, #4294967295
 800ad6c:	68b9      	ldr	r1, [r7, #8]
 800ad6e:	f7fb ffa0 	bl	8006cb2 <HAL_SPI_Transmit>
 800ad72:	4603      	mov	r3, r0
 800ad74:	2b00      	cmp	r3, #0
 800ad76:	d009      	beq.n	800ad8c <sx126x_hal_write+0x66>
	HAL_MAX_DELAY) != HAL_OK) {
		HAL_GPIO_WritePin(ctx->cs_port, ctx->cs_pin, GPIO_PIN_SET);
 800ad78:	697b      	ldr	r3, [r7, #20]
 800ad7a:	6818      	ldr	r0, [r3, #0]
 800ad7c:	697b      	ldr	r3, [r7, #20]
 800ad7e:	889b      	ldrh	r3, [r3, #4]
 800ad80:	2201      	movs	r2, #1
 800ad82:	4619      	mov	r1, r3
 800ad84:	f7f9 ffee 	bl	8004d64 <HAL_GPIO_WritePin>
		return SX126X_HAL_STATUS_ERROR;
 800ad88:	2303      	movs	r3, #3
 800ad8a:	e023      	b.n	800add4 <sx126x_hal_write+0xae>
	}

	// Transmit data
	if (data != NULL && data_length > 0) {
 800ad8c:	683b      	ldr	r3, [r7, #0]
 800ad8e:	2b00      	cmp	r3, #0
 800ad90:	d017      	beq.n	800adc2 <sx126x_hal_write+0x9c>
 800ad92:	8c3b      	ldrh	r3, [r7, #32]
 800ad94:	2b00      	cmp	r3, #0
 800ad96:	d014      	beq.n	800adc2 <sx126x_hal_write+0x9c>
		if (HAL_SPI_Transmit(ctx->hspi, (uint8_t*) data, data_length,
 800ad98:	697b      	ldr	r3, [r7, #20]
 800ad9a:	6998      	ldr	r0, [r3, #24]
 800ad9c:	8c3a      	ldrh	r2, [r7, #32]
 800ad9e:	f04f 33ff 	mov.w	r3, #4294967295
 800ada2:	6839      	ldr	r1, [r7, #0]
 800ada4:	f7fb ff85 	bl	8006cb2 <HAL_SPI_Transmit>
 800ada8:	4603      	mov	r3, r0
 800adaa:	2b00      	cmp	r3, #0
 800adac:	d009      	beq.n	800adc2 <sx126x_hal_write+0x9c>
		HAL_MAX_DELAY) != HAL_OK) {
			HAL_GPIO_WritePin(ctx->cs_port, ctx->cs_pin, GPIO_PIN_SET);
 800adae:	697b      	ldr	r3, [r7, #20]
 800adb0:	6818      	ldr	r0, [r3, #0]
 800adb2:	697b      	ldr	r3, [r7, #20]
 800adb4:	889b      	ldrh	r3, [r3, #4]
 800adb6:	2201      	movs	r2, #1
 800adb8:	4619      	mov	r1, r3
 800adba:	f7f9 ffd3 	bl	8004d64 <HAL_GPIO_WritePin>
			return SX126X_HAL_STATUS_ERROR;
 800adbe:	2303      	movs	r3, #3
 800adc0:	e008      	b.n	800add4 <sx126x_hal_write+0xae>
		}
	}

	// Deactivate chip select
	HAL_GPIO_WritePin(ctx->cs_port, ctx->cs_pin, GPIO_PIN_SET);
 800adc2:	697b      	ldr	r3, [r7, #20]
 800adc4:	6818      	ldr	r0, [r3, #0]
 800adc6:	697b      	ldr	r3, [r7, #20]
 800adc8:	889b      	ldrh	r3, [r3, #4]
 800adca:	2201      	movs	r2, #1
 800adcc:	4619      	mov	r1, r3
 800adce:	f7f9 ffc9 	bl	8004d64 <HAL_GPIO_WritePin>

	return SX126X_HAL_STATUS_OK;
 800add2:	2300      	movs	r3, #0

}
 800add4:	4618      	mov	r0, r3
 800add6:	3718      	adds	r7, #24
 800add8:	46bd      	mov	sp, r7
 800adda:	bd80      	pop	{r7, pc}

0800addc <sx126x_hal_read>:
 *
 * @returns Operation status
 */
sx126x_hal_status_t sx126x_hal_read(const void *context, const uint8_t *command,
		const uint16_t command_length, uint8_t *data,
		const uint16_t data_length) {
 800addc:	b580      	push	{r7, lr}
 800adde:	b088      	sub	sp, #32
 800ade0:	af02      	add	r7, sp, #8
 800ade2:	60f8      	str	r0, [r7, #12]
 800ade4:	60b9      	str	r1, [r7, #8]
 800ade6:	603b      	str	r3, [r7, #0]
 800ade8:	4613      	mov	r3, r2
 800adea:	80fb      	strh	r3, [r7, #6]

	// Cast context to the struct type
	sx126x_context *ctx = (sx126x_context*) context;
 800adec:	68fb      	ldr	r3, [r7, #12]
 800adee:	617b      	str	r3, [r7, #20]

	// Activate chip select (active low)
	while (HAL_GPIO_ReadPin(ctx->busy_port, ctx->busy_pin) == GPIO_PIN_SET) {
 800adf0:	bf00      	nop
 800adf2:	697b      	ldr	r3, [r7, #20]
 800adf4:	689a      	ldr	r2, [r3, #8]
 800adf6:	697b      	ldr	r3, [r7, #20]
 800adf8:	899b      	ldrh	r3, [r3, #12]
 800adfa:	4619      	mov	r1, r3
 800adfc:	4610      	mov	r0, r2
 800adfe:	f7f9 ff99 	bl	8004d34 <HAL_GPIO_ReadPin>
 800ae02:	4603      	mov	r3, r0
 800ae04:	2b01      	cmp	r3, #1
 800ae06:	d0f4      	beq.n	800adf2 <sx126x_hal_read+0x16>
	}

	HAL_GPIO_WritePin(ctx->cs_port, ctx->cs_pin, GPIO_PIN_RESET);
 800ae08:	697b      	ldr	r3, [r7, #20]
 800ae0a:	6818      	ldr	r0, [r3, #0]
 800ae0c:	697b      	ldr	r3, [r7, #20]
 800ae0e:	889b      	ldrh	r3, [r3, #4]
 800ae10:	2200      	movs	r2, #0
 800ae12:	4619      	mov	r1, r3
 800ae14:	f7f9 ffa6 	bl	8004d64 <HAL_GPIO_WritePin>

	if (HAL_SPI_Transmit(ctx->hspi, (uint8_t*) command, command_length,
 800ae18:	697b      	ldr	r3, [r7, #20]
 800ae1a:	6998      	ldr	r0, [r3, #24]
 800ae1c:	88fa      	ldrh	r2, [r7, #6]
 800ae1e:	f04f 33ff 	mov.w	r3, #4294967295
 800ae22:	68b9      	ldr	r1, [r7, #8]
 800ae24:	f7fb ff45 	bl	8006cb2 <HAL_SPI_Transmit>
 800ae28:	4603      	mov	r3, r0
 800ae2a:	2b00      	cmp	r3, #0
 800ae2c:	d009      	beq.n	800ae42 <sx126x_hal_read+0x66>
	HAL_MAX_DELAY) != HAL_OK) {
		HAL_GPIO_WritePin(ctx->cs_port, ctx->cs_pin, GPIO_PIN_SET); // CS high when fail
 800ae2e:	697b      	ldr	r3, [r7, #20]
 800ae30:	6818      	ldr	r0, [r3, #0]
 800ae32:	697b      	ldr	r3, [r7, #20]
 800ae34:	889b      	ldrh	r3, [r3, #4]
 800ae36:	2201      	movs	r2, #1
 800ae38:	4619      	mov	r1, r3
 800ae3a:	f7f9 ff93 	bl	8004d64 <HAL_GPIO_WritePin>
		return SX126X_HAL_STATUS_ERROR;
 800ae3e:	2303      	movs	r3, #3
 800ae40:	e028      	b.n	800ae94 <sx126x_hal_read+0xb8>
	}

	// Receive data
	if (data != NULL && data_length > 0) {
 800ae42:	683b      	ldr	r3, [r7, #0]
 800ae44:	2b00      	cmp	r3, #0
 800ae46:	d01c      	beq.n	800ae82 <sx126x_hal_read+0xa6>
 800ae48:	8c3b      	ldrh	r3, [r7, #32]
 800ae4a:	2b00      	cmp	r3, #0
 800ae4c:	d019      	beq.n	800ae82 <sx126x_hal_read+0xa6>
		uint8_t dummy_byte = SX126X_NOP;
 800ae4e:	2300      	movs	r3, #0
 800ae50:	74fb      	strb	r3, [r7, #19]
		if (HAL_SPI_TransmitReceive(ctx->hspi, &dummy_byte, data, data_length,
 800ae52:	697b      	ldr	r3, [r7, #20]
 800ae54:	6998      	ldr	r0, [r3, #24]
 800ae56:	8c3b      	ldrh	r3, [r7, #32]
 800ae58:	f107 0113 	add.w	r1, r7, #19
 800ae5c:	f04f 32ff 	mov.w	r2, #4294967295
 800ae60:	9200      	str	r2, [sp, #0]
 800ae62:	683a      	ldr	r2, [r7, #0]
 800ae64:	f7fc f869 	bl	8006f3a <HAL_SPI_TransmitReceive>
 800ae68:	4603      	mov	r3, r0
 800ae6a:	2b00      	cmp	r3, #0
 800ae6c:	d009      	beq.n	800ae82 <sx126x_hal_read+0xa6>
		HAL_MAX_DELAY) != HAL_OK) {
			HAL_GPIO_WritePin(ctx->cs_port, ctx->cs_pin, GPIO_PIN_SET); // CS high when fail
 800ae6e:	697b      	ldr	r3, [r7, #20]
 800ae70:	6818      	ldr	r0, [r3, #0]
 800ae72:	697b      	ldr	r3, [r7, #20]
 800ae74:	889b      	ldrh	r3, [r3, #4]
 800ae76:	2201      	movs	r2, #1
 800ae78:	4619      	mov	r1, r3
 800ae7a:	f7f9 ff73 	bl	8004d64 <HAL_GPIO_WritePin>
			return SX126X_HAL_STATUS_ERROR;
 800ae7e:	2303      	movs	r3, #3
 800ae80:	e008      	b.n	800ae94 <sx126x_hal_read+0xb8>
		}
	}

	// Deactivate chip select (active high)
	HAL_GPIO_WritePin(ctx->cs_port, ctx->cs_pin, GPIO_PIN_SET);
 800ae82:	697b      	ldr	r3, [r7, #20]
 800ae84:	6818      	ldr	r0, [r3, #0]
 800ae86:	697b      	ldr	r3, [r7, #20]
 800ae88:	889b      	ldrh	r3, [r3, #4]
 800ae8a:	2201      	movs	r2, #1
 800ae8c:	4619      	mov	r1, r3
 800ae8e:	f7f9 ff69 	bl	8004d64 <HAL_GPIO_WritePin>

	return SX126X_HAL_STATUS_OK;
 800ae92:	2300      	movs	r3, #0
}
 800ae94:	4618      	mov	r0, r3
 800ae96:	3718      	adds	r7, #24
 800ae98:	46bd      	mov	sp, r7
 800ae9a:	bd80      	pop	{r7, pc}

0800ae9c <sx126x_hal_reset>:
 *
 * @param [in] context Radio implementation parameters
 *
 * @returns Operation status
 */
sx126x_hal_status_t sx126x_hal_reset(const void *context) {
 800ae9c:	b580      	push	{r7, lr}
 800ae9e:	b084      	sub	sp, #16
 800aea0:	af00      	add	r7, sp, #0
 800aea2:	6078      	str	r0, [r7, #4]
	sx126x_context *ctx = (sx126x_context*) context;
 800aea4:	687b      	ldr	r3, [r7, #4]
 800aea6:	60fb      	str	r3, [r7, #12]

	HAL_Delay(10U);
 800aea8:	200a      	movs	r0, #10
 800aeaa:	f7f9 f8e7 	bl	800407c <HAL_Delay>
	HAL_GPIO_WritePin(ctx->reset_port, ctx->reset_pin, GPIO_PIN_RESET);
 800aeae:	68fb      	ldr	r3, [r7, #12]
 800aeb0:	6918      	ldr	r0, [r3, #16]
 800aeb2:	68fb      	ldr	r3, [r7, #12]
 800aeb4:	8a9b      	ldrh	r3, [r3, #20]
 800aeb6:	2200      	movs	r2, #0
 800aeb8:	4619      	mov	r1, r3
 800aeba:	f7f9 ff53 	bl	8004d64 <HAL_GPIO_WritePin>
	HAL_Delay(20U);
 800aebe:	2014      	movs	r0, #20
 800aec0:	f7f9 f8dc 	bl	800407c <HAL_Delay>
	HAL_GPIO_WritePin(ctx->reset_port, ctx->reset_pin, GPIO_PIN_SET);
 800aec4:	68fb      	ldr	r3, [r7, #12]
 800aec6:	6918      	ldr	r0, [r3, #16]
 800aec8:	68fb      	ldr	r3, [r7, #12]
 800aeca:	8a9b      	ldrh	r3, [r3, #20]
 800aecc:	2201      	movs	r2, #1
 800aece:	4619      	mov	r1, r3
 800aed0:	f7f9 ff48 	bl	8004d64 <HAL_GPIO_WritePin>
	HAL_Delay(10U);
 800aed4:	200a      	movs	r0, #10
 800aed6:	f7f9 f8d1 	bl	800407c <HAL_Delay>

	return SX126X_HAL_STATUS_OK;
 800aeda:	2300      	movs	r3, #0
}
 800aedc:	4618      	mov	r0, r3
 800aede:	3710      	adds	r7, #16
 800aee0:	46bd      	mov	sp, r7
 800aee2:	bd80      	pop	{r7, pc}

0800aee4 <sx126x_hal_wakeup>:
 *
 * @param [in] context Radio implementation parameters
 *
 * @returns Operation status
 */
sx126x_hal_status_t sx126x_hal_wakeup(const void *context) {
 800aee4:	b580      	push	{r7, lr}
 800aee6:	b084      	sub	sp, #16
 800aee8:	af00      	add	r7, sp, #0
 800aeea:	6078      	str	r0, [r7, #4]
	sx126x_context *ctx = (sx126x_context*) context;
 800aeec:	687b      	ldr	r3, [r7, #4]
 800aeee:	60fb      	str	r3, [r7, #12]

	HAL_GPIO_WritePin(ctx->cs_port, ctx->cs_pin, GPIO_PIN_RESET);
 800aef0:	68fb      	ldr	r3, [r7, #12]
 800aef2:	6818      	ldr	r0, [r3, #0]
 800aef4:	68fb      	ldr	r3, [r7, #12]
 800aef6:	889b      	ldrh	r3, [r3, #4]
 800aef8:	2200      	movs	r2, #0
 800aefa:	4619      	mov	r1, r3
 800aefc:	f7f9 ff32 	bl	8004d64 <HAL_GPIO_WritePin>

	uint8_t nop_cmd = 0x00;
 800af00:	2300      	movs	r3, #0
 800af02:	72fb      	strb	r3, [r7, #11]

	HAL_SPI_Transmit(ctx->hspi, &nop_cmd, 1, HAL_MAX_DELAY);
 800af04:	68fb      	ldr	r3, [r7, #12]
 800af06:	6998      	ldr	r0, [r3, #24]
 800af08:	f107 010b 	add.w	r1, r7, #11
 800af0c:	f04f 33ff 	mov.w	r3, #4294967295
 800af10:	2201      	movs	r2, #1
 800af12:	f7fb fece 	bl	8006cb2 <HAL_SPI_Transmit>

	HAL_Delay(3500);
 800af16:	f640 50ac 	movw	r0, #3500	@ 0xdac
 800af1a:	f7f9 f8af 	bl	800407c <HAL_Delay>

	HAL_GPIO_WritePin(ctx->cs_port, ctx->cs_pin, GPIO_PIN_SET);
 800af1e:	68fb      	ldr	r3, [r7, #12]
 800af20:	6818      	ldr	r0, [r3, #0]
 800af22:	68fb      	ldr	r3, [r7, #12]
 800af24:	889b      	ldrh	r3, [r3, #4]
 800af26:	2201      	movs	r2, #1
 800af28:	4619      	mov	r1, r3
 800af2a:	f7f9 ff1b 	bl	8004d64 <HAL_GPIO_WritePin>

	return SX126X_HAL_STATUS_OK;
 800af2e:	2300      	movs	r3, #0
}
 800af30:	4618      	mov	r0, r3
 800af32:	3710      	adds	r7, #16
 800af34:	46bd      	mov	sp, r7
 800af36:	bd80      	pop	{r7, pc}

0800af38 <USBD_CDC_Init>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_Init(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800af38:	b580      	push	{r7, lr}
 800af3a:	b084      	sub	sp, #16
 800af3c:	af00      	add	r7, sp, #0
 800af3e:	6078      	str	r0, [r7, #4]
 800af40:	460b      	mov	r3, r1
 800af42:	70fb      	strb	r3, [r7, #3]
  UNUSED(cfgidx);
  USBD_CDC_HandleTypeDef *hcdc;

  hcdc = (USBD_CDC_HandleTypeDef *)USBD_malloc(sizeof(USBD_CDC_HandleTypeDef));
 800af44:	f44f 7007 	mov.w	r0, #540	@ 0x21c
 800af48:	f002 fcbc 	bl	800d8c4 <USBD_static_malloc>
 800af4c:	60f8      	str	r0, [r7, #12]

  if (hcdc == NULL)
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	2b00      	cmp	r3, #0
 800af52:	d109      	bne.n	800af68 <USBD_CDC_Init+0x30>
  {
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800af54:	687b      	ldr	r3, [r7, #4]
 800af56:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af5a:	687b      	ldr	r3, [r7, #4]
 800af5c:	32b0      	adds	r2, #176	@ 0xb0
 800af5e:	2100      	movs	r1, #0
 800af60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    return (uint8_t)USBD_EMEM;
 800af64:	2302      	movs	r3, #2
 800af66:	e0d4      	b.n	800b112 <USBD_CDC_Init+0x1da>
  }

  (void)USBD_memset(hcdc, 0, sizeof(USBD_CDC_HandleTypeDef));
 800af68:	f44f 7207 	mov.w	r2, #540	@ 0x21c
 800af6c:	2100      	movs	r1, #0
 800af6e:	68f8      	ldr	r0, [r7, #12]
 800af70:	f004 fd79 	bl	800fa66 <memset>

  pdev->pClassDataCmsit[pdev->classId] = (void *)hcdc;
 800af74:	687b      	ldr	r3, [r7, #4]
 800af76:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af7a:	687b      	ldr	r3, [r7, #4]
 800af7c:	32b0      	adds	r2, #176	@ 0xb0
 800af7e:	68f9      	ldr	r1, [r7, #12]
 800af80:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
  pdev->pClassData = pdev->pClassDataCmsit[pdev->classId];
 800af84:	687b      	ldr	r3, [r7, #4]
 800af86:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800af8a:	687b      	ldr	r3, [r7, #4]
 800af8c:	32b0      	adds	r2, #176	@ 0xb0
 800af8e:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800af92:	687b      	ldr	r3, [r7, #4]
 800af94:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800af98:	687b      	ldr	r3, [r7, #4]
 800af9a:	7c1b      	ldrb	r3, [r3, #16]
 800af9c:	2b00      	cmp	r3, #0
 800af9e:	d138      	bne.n	800b012 <USBD_CDC_Init+0xda>
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800afa0:	4b5e      	ldr	r3, [pc, #376]	@ (800b11c <USBD_CDC_Init+0x1e4>)
 800afa2:	7819      	ldrb	r1, [r3, #0]
 800afa4:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800afa8:	2202      	movs	r2, #2
 800afaa:	6878      	ldr	r0, [r7, #4]
 800afac:	f002 fb67 	bl	800d67e <USBD_LL_OpenEP>
                         CDC_DATA_HS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800afb0:	4b5a      	ldr	r3, [pc, #360]	@ (800b11c <USBD_CDC_Init+0x1e4>)
 800afb2:	781b      	ldrb	r3, [r3, #0]
 800afb4:	f003 020f 	and.w	r2, r3, #15
 800afb8:	6879      	ldr	r1, [r7, #4]
 800afba:	4613      	mov	r3, r2
 800afbc:	009b      	lsls	r3, r3, #2
 800afbe:	4413      	add	r3, r2
 800afc0:	009b      	lsls	r3, r3, #2
 800afc2:	440b      	add	r3, r1
 800afc4:	3323      	adds	r3, #35	@ 0x23
 800afc6:	2201      	movs	r2, #1
 800afc8:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800afca:	4b55      	ldr	r3, [pc, #340]	@ (800b120 <USBD_CDC_Init+0x1e8>)
 800afcc:	7819      	ldrb	r1, [r3, #0]
 800afce:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800afd2:	2202      	movs	r2, #2
 800afd4:	6878      	ldr	r0, [r7, #4]
 800afd6:	f002 fb52 	bl	800d67e <USBD_LL_OpenEP>
                         CDC_DATA_HS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800afda:	4b51      	ldr	r3, [pc, #324]	@ (800b120 <USBD_CDC_Init+0x1e8>)
 800afdc:	781b      	ldrb	r3, [r3, #0]
 800afde:	f003 020f 	and.w	r2, r3, #15
 800afe2:	6879      	ldr	r1, [r7, #4]
 800afe4:	4613      	mov	r3, r2
 800afe6:	009b      	lsls	r3, r3, #2
 800afe8:	4413      	add	r3, r2
 800afea:	009b      	lsls	r3, r3, #2
 800afec:	440b      	add	r3, r1
 800afee:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800aff2:	2201      	movs	r2, #1
 800aff4:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CDC CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_HS_BINTERVAL;
 800aff6:	4b4b      	ldr	r3, [pc, #300]	@ (800b124 <USBD_CDC_Init+0x1ec>)
 800aff8:	781b      	ldrb	r3, [r3, #0]
 800affa:	f003 020f 	and.w	r2, r3, #15
 800affe:	6879      	ldr	r1, [r7, #4]
 800b000:	4613      	mov	r3, r2
 800b002:	009b      	lsls	r3, r3, #2
 800b004:	4413      	add	r3, r2
 800b006:	009b      	lsls	r3, r3, #2
 800b008:	440b      	add	r3, r1
 800b00a:	331c      	adds	r3, #28
 800b00c:	2210      	movs	r2, #16
 800b00e:	601a      	str	r2, [r3, #0]
 800b010:	e035      	b.n	800b07e <USBD_CDC_Init+0x146>
  }
  else
  {
    /* Open EP IN */
    (void)USBD_LL_OpenEP(pdev, CDCInEpAdd, USBD_EP_TYPE_BULK,
 800b012:	4b42      	ldr	r3, [pc, #264]	@ (800b11c <USBD_CDC_Init+0x1e4>)
 800b014:	7819      	ldrb	r1, [r3, #0]
 800b016:	2340      	movs	r3, #64	@ 0x40
 800b018:	2202      	movs	r2, #2
 800b01a:	6878      	ldr	r0, [r7, #4]
 800b01c:	f002 fb2f 	bl	800d67e <USBD_LL_OpenEP>
                         CDC_DATA_FS_IN_PACKET_SIZE);

    pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 1U;
 800b020:	4b3e      	ldr	r3, [pc, #248]	@ (800b11c <USBD_CDC_Init+0x1e4>)
 800b022:	781b      	ldrb	r3, [r3, #0]
 800b024:	f003 020f 	and.w	r2, r3, #15
 800b028:	6879      	ldr	r1, [r7, #4]
 800b02a:	4613      	mov	r3, r2
 800b02c:	009b      	lsls	r3, r3, #2
 800b02e:	4413      	add	r3, r2
 800b030:	009b      	lsls	r3, r3, #2
 800b032:	440b      	add	r3, r1
 800b034:	3323      	adds	r3, #35	@ 0x23
 800b036:	2201      	movs	r2, #1
 800b038:	701a      	strb	r2, [r3, #0]

    /* Open EP OUT */
    (void)USBD_LL_OpenEP(pdev, CDCOutEpAdd, USBD_EP_TYPE_BULK,
 800b03a:	4b39      	ldr	r3, [pc, #228]	@ (800b120 <USBD_CDC_Init+0x1e8>)
 800b03c:	7819      	ldrb	r1, [r3, #0]
 800b03e:	2340      	movs	r3, #64	@ 0x40
 800b040:	2202      	movs	r2, #2
 800b042:	6878      	ldr	r0, [r7, #4]
 800b044:	f002 fb1b 	bl	800d67e <USBD_LL_OpenEP>
                         CDC_DATA_FS_OUT_PACKET_SIZE);

    pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 1U;
 800b048:	4b35      	ldr	r3, [pc, #212]	@ (800b120 <USBD_CDC_Init+0x1e8>)
 800b04a:	781b      	ldrb	r3, [r3, #0]
 800b04c:	f003 020f 	and.w	r2, r3, #15
 800b050:	6879      	ldr	r1, [r7, #4]
 800b052:	4613      	mov	r3, r2
 800b054:	009b      	lsls	r3, r3, #2
 800b056:	4413      	add	r3, r2
 800b058:	009b      	lsls	r3, r3, #2
 800b05a:	440b      	add	r3, r1
 800b05c:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b060:	2201      	movs	r2, #1
 800b062:	701a      	strb	r2, [r3, #0]

    /* Set bInterval for CMD Endpoint */
    pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = CDC_FS_BINTERVAL;
 800b064:	4b2f      	ldr	r3, [pc, #188]	@ (800b124 <USBD_CDC_Init+0x1ec>)
 800b066:	781b      	ldrb	r3, [r3, #0]
 800b068:	f003 020f 	and.w	r2, r3, #15
 800b06c:	6879      	ldr	r1, [r7, #4]
 800b06e:	4613      	mov	r3, r2
 800b070:	009b      	lsls	r3, r3, #2
 800b072:	4413      	add	r3, r2
 800b074:	009b      	lsls	r3, r3, #2
 800b076:	440b      	add	r3, r1
 800b078:	331c      	adds	r3, #28
 800b07a:	2210      	movs	r2, #16
 800b07c:	601a      	str	r2, [r3, #0]
  }

  /* Open Command IN EP */
  (void)USBD_LL_OpenEP(pdev, CDCCmdEpAdd, USBD_EP_TYPE_INTR, CDC_CMD_PACKET_SIZE);
 800b07e:	4b29      	ldr	r3, [pc, #164]	@ (800b124 <USBD_CDC_Init+0x1ec>)
 800b080:	7819      	ldrb	r1, [r3, #0]
 800b082:	2308      	movs	r3, #8
 800b084:	2203      	movs	r2, #3
 800b086:	6878      	ldr	r0, [r7, #4]
 800b088:	f002 faf9 	bl	800d67e <USBD_LL_OpenEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 1U;
 800b08c:	4b25      	ldr	r3, [pc, #148]	@ (800b124 <USBD_CDC_Init+0x1ec>)
 800b08e:	781b      	ldrb	r3, [r3, #0]
 800b090:	f003 020f 	and.w	r2, r3, #15
 800b094:	6879      	ldr	r1, [r7, #4]
 800b096:	4613      	mov	r3, r2
 800b098:	009b      	lsls	r3, r3, #2
 800b09a:	4413      	add	r3, r2
 800b09c:	009b      	lsls	r3, r3, #2
 800b09e:	440b      	add	r3, r1
 800b0a0:	3323      	adds	r3, #35	@ 0x23
 800b0a2:	2201      	movs	r2, #1
 800b0a4:	701a      	strb	r2, [r3, #0]

  hcdc->RxBuffer = NULL;
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	2200      	movs	r2, #0
 800b0aa:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  /* Init  physical Interface components */
  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Init();
 800b0ae:	687b      	ldr	r3, [r7, #4]
 800b0b0:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b0b4:	687a      	ldr	r2, [r7, #4]
 800b0b6:	33b0      	adds	r3, #176	@ 0xb0
 800b0b8:	009b      	lsls	r3, r3, #2
 800b0ba:	4413      	add	r3, r2
 800b0bc:	685b      	ldr	r3, [r3, #4]
 800b0be:	681b      	ldr	r3, [r3, #0]
 800b0c0:	4798      	blx	r3

  /* Init Xfer states */
  hcdc->TxState = 0U;
 800b0c2:	68fb      	ldr	r3, [r7, #12]
 800b0c4:	2200      	movs	r2, #0
 800b0c6:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214
  hcdc->RxState = 0U;
 800b0ca:	68fb      	ldr	r3, [r7, #12]
 800b0cc:	2200      	movs	r2, #0
 800b0ce:	f8c3 2218 	str.w	r2, [r3, #536]	@ 0x218

  if (hcdc->RxBuffer == NULL)
 800b0d2:	68fb      	ldr	r3, [r7, #12]
 800b0d4:	f8d3 3204 	ldr.w	r3, [r3, #516]	@ 0x204
 800b0d8:	2b00      	cmp	r3, #0
 800b0da:	d101      	bne.n	800b0e0 <USBD_CDC_Init+0x1a8>
  {
    return (uint8_t)USBD_EMEM;
 800b0dc:	2302      	movs	r3, #2
 800b0de:	e018      	b.n	800b112 <USBD_CDC_Init+0x1da>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	7c1b      	ldrb	r3, [r3, #16]
 800b0e4:	2b00      	cmp	r3, #0
 800b0e6:	d10a      	bne.n	800b0fe <USBD_CDC_Init+0x1c6>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b0e8:	4b0d      	ldr	r3, [pc, #52]	@ (800b120 <USBD_CDC_Init+0x1e8>)
 800b0ea:	7819      	ldrb	r1, [r3, #0]
 800b0ec:	68fb      	ldr	r3, [r7, #12]
 800b0ee:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b0f2:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b0f6:	6878      	ldr	r0, [r7, #4]
 800b0f8:	f002 fbb0 	bl	800d85c <USBD_LL_PrepareReceive>
 800b0fc:	e008      	b.n	800b110 <USBD_CDC_Init+0x1d8>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b0fe:	4b08      	ldr	r3, [pc, #32]	@ (800b120 <USBD_CDC_Init+0x1e8>)
 800b100:	7819      	ldrb	r1, [r3, #0]
 800b102:	68fb      	ldr	r3, [r7, #12]
 800b104:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b108:	2340      	movs	r3, #64	@ 0x40
 800b10a:	6878      	ldr	r0, [r7, #4]
 800b10c:	f002 fba6 	bl	800d85c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b110:	2300      	movs	r3, #0
}
 800b112:	4618      	mov	r0, r3
 800b114:	3710      	adds	r7, #16
 800b116:	46bd      	mov	sp, r7
 800b118:	bd80      	pop	{r7, pc}
 800b11a:	bf00      	nop
 800b11c:	2000009f 	.word	0x2000009f
 800b120:	200000a0 	.word	0x200000a0
 800b124:	200000a1 	.word	0x200000a1

0800b128 <USBD_CDC_DeInit>:
  * @param  pdev: device instance
  * @param  cfgidx: Configuration index
  * @retval status
  */
static uint8_t USBD_CDC_DeInit(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b128:	b580      	push	{r7, lr}
 800b12a:	b082      	sub	sp, #8
 800b12c:	af00      	add	r7, sp, #0
 800b12e:	6078      	str	r0, [r7, #4]
 800b130:	460b      	mov	r3, r1
 800b132:	70fb      	strb	r3, [r7, #3]
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
  CDCCmdEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_INTR, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  /* Close EP IN */
  (void)USBD_LL_CloseEP(pdev, CDCInEpAdd);
 800b134:	4b3a      	ldr	r3, [pc, #232]	@ (800b220 <USBD_CDC_DeInit+0xf8>)
 800b136:	781b      	ldrb	r3, [r3, #0]
 800b138:	4619      	mov	r1, r3
 800b13a:	6878      	ldr	r0, [r7, #4]
 800b13c:	f002 fac5 	bl	800d6ca <USBD_LL_CloseEP>
  pdev->ep_in[CDCInEpAdd & 0xFU].is_used = 0U;
 800b140:	4b37      	ldr	r3, [pc, #220]	@ (800b220 <USBD_CDC_DeInit+0xf8>)
 800b142:	781b      	ldrb	r3, [r3, #0]
 800b144:	f003 020f 	and.w	r2, r3, #15
 800b148:	6879      	ldr	r1, [r7, #4]
 800b14a:	4613      	mov	r3, r2
 800b14c:	009b      	lsls	r3, r3, #2
 800b14e:	4413      	add	r3, r2
 800b150:	009b      	lsls	r3, r3, #2
 800b152:	440b      	add	r3, r1
 800b154:	3323      	adds	r3, #35	@ 0x23
 800b156:	2200      	movs	r2, #0
 800b158:	701a      	strb	r2, [r3, #0]

  /* Close EP OUT */
  (void)USBD_LL_CloseEP(pdev, CDCOutEpAdd);
 800b15a:	4b32      	ldr	r3, [pc, #200]	@ (800b224 <USBD_CDC_DeInit+0xfc>)
 800b15c:	781b      	ldrb	r3, [r3, #0]
 800b15e:	4619      	mov	r1, r3
 800b160:	6878      	ldr	r0, [r7, #4]
 800b162:	f002 fab2 	bl	800d6ca <USBD_LL_CloseEP>
  pdev->ep_out[CDCOutEpAdd & 0xFU].is_used = 0U;
 800b166:	4b2f      	ldr	r3, [pc, #188]	@ (800b224 <USBD_CDC_DeInit+0xfc>)
 800b168:	781b      	ldrb	r3, [r3, #0]
 800b16a:	f003 020f 	and.w	r2, r3, #15
 800b16e:	6879      	ldr	r1, [r7, #4]
 800b170:	4613      	mov	r3, r2
 800b172:	009b      	lsls	r3, r3, #2
 800b174:	4413      	add	r3, r2
 800b176:	009b      	lsls	r3, r3, #2
 800b178:	440b      	add	r3, r1
 800b17a:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800b17e:	2200      	movs	r2, #0
 800b180:	701a      	strb	r2, [r3, #0]

  /* Close Command IN EP */
  (void)USBD_LL_CloseEP(pdev, CDCCmdEpAdd);
 800b182:	4b29      	ldr	r3, [pc, #164]	@ (800b228 <USBD_CDC_DeInit+0x100>)
 800b184:	781b      	ldrb	r3, [r3, #0]
 800b186:	4619      	mov	r1, r3
 800b188:	6878      	ldr	r0, [r7, #4]
 800b18a:	f002 fa9e 	bl	800d6ca <USBD_LL_CloseEP>
  pdev->ep_in[CDCCmdEpAdd & 0xFU].is_used = 0U;
 800b18e:	4b26      	ldr	r3, [pc, #152]	@ (800b228 <USBD_CDC_DeInit+0x100>)
 800b190:	781b      	ldrb	r3, [r3, #0]
 800b192:	f003 020f 	and.w	r2, r3, #15
 800b196:	6879      	ldr	r1, [r7, #4]
 800b198:	4613      	mov	r3, r2
 800b19a:	009b      	lsls	r3, r3, #2
 800b19c:	4413      	add	r3, r2
 800b19e:	009b      	lsls	r3, r3, #2
 800b1a0:	440b      	add	r3, r1
 800b1a2:	3323      	adds	r3, #35	@ 0x23
 800b1a4:	2200      	movs	r2, #0
 800b1a6:	701a      	strb	r2, [r3, #0]
  pdev->ep_in[CDCCmdEpAdd & 0xFU].bInterval = 0U;
 800b1a8:	4b1f      	ldr	r3, [pc, #124]	@ (800b228 <USBD_CDC_DeInit+0x100>)
 800b1aa:	781b      	ldrb	r3, [r3, #0]
 800b1ac:	f003 020f 	and.w	r2, r3, #15
 800b1b0:	6879      	ldr	r1, [r7, #4]
 800b1b2:	4613      	mov	r3, r2
 800b1b4:	009b      	lsls	r3, r3, #2
 800b1b6:	4413      	add	r3, r2
 800b1b8:	009b      	lsls	r3, r3, #2
 800b1ba:	440b      	add	r3, r1
 800b1bc:	331c      	adds	r3, #28
 800b1be:	2200      	movs	r2, #0
 800b1c0:	601a      	str	r2, [r3, #0]

  /* DeInit  physical Interface components */
  if (pdev->pClassDataCmsit[pdev->classId] != NULL)
 800b1c2:	687b      	ldr	r3, [r7, #4]
 800b1c4:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1c8:	687b      	ldr	r3, [r7, #4]
 800b1ca:	32b0      	adds	r2, #176	@ 0xb0
 800b1cc:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1d0:	2b00      	cmp	r3, #0
 800b1d2:	d01f      	beq.n	800b214 <USBD_CDC_DeInit+0xec>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->DeInit();
 800b1d4:	687b      	ldr	r3, [r7, #4]
 800b1d6:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b1da:	687a      	ldr	r2, [r7, #4]
 800b1dc:	33b0      	adds	r3, #176	@ 0xb0
 800b1de:	009b      	lsls	r3, r3, #2
 800b1e0:	4413      	add	r3, r2
 800b1e2:	685b      	ldr	r3, [r3, #4]
 800b1e4:	685b      	ldr	r3, [r3, #4]
 800b1e6:	4798      	blx	r3
    (void)USBD_free(pdev->pClassDataCmsit[pdev->classId]);
 800b1e8:	687b      	ldr	r3, [r7, #4]
 800b1ea:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b1ee:	687b      	ldr	r3, [r7, #4]
 800b1f0:	32b0      	adds	r2, #176	@ 0xb0
 800b1f2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b1f6:	4618      	mov	r0, r3
 800b1f8:	f002 fb72 	bl	800d8e0 <USBD_static_free>
    pdev->pClassDataCmsit[pdev->classId] = NULL;
 800b1fc:	687b      	ldr	r3, [r7, #4]
 800b1fe:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b202:	687b      	ldr	r3, [r7, #4]
 800b204:	32b0      	adds	r2, #176	@ 0xb0
 800b206:	2100      	movs	r1, #0
 800b208:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
    pdev->pClassData = NULL;
 800b20c:	687b      	ldr	r3, [r7, #4]
 800b20e:	2200      	movs	r2, #0
 800b210:	f8c3 22bc 	str.w	r2, [r3, #700]	@ 0x2bc
  }

  return (uint8_t)USBD_OK;
 800b214:	2300      	movs	r3, #0
}
 800b216:	4618      	mov	r0, r3
 800b218:	3708      	adds	r7, #8
 800b21a:	46bd      	mov	sp, r7
 800b21c:	bd80      	pop	{r7, pc}
 800b21e:	bf00      	nop
 800b220:	2000009f 	.word	0x2000009f
 800b224:	200000a0 	.word	0x200000a0
 800b228:	200000a1 	.word	0x200000a1

0800b22c <USBD_CDC_Setup>:
  * @param  req: usb requests
  * @retval status
  */
static uint8_t USBD_CDC_Setup(USBD_HandleTypeDef *pdev,
                              USBD_SetupReqTypedef *req)
{
 800b22c:	b580      	push	{r7, lr}
 800b22e:	b086      	sub	sp, #24
 800b230:	af00      	add	r7, sp, #0
 800b232:	6078      	str	r0, [r7, #4]
 800b234:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b236:	687b      	ldr	r3, [r7, #4]
 800b238:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b23c:	687b      	ldr	r3, [r7, #4]
 800b23e:	32b0      	adds	r2, #176	@ 0xb0
 800b240:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b244:	613b      	str	r3, [r7, #16]
  uint16_t len;
  uint8_t ifalt = 0U;
 800b246:	2300      	movs	r3, #0
 800b248:	737b      	strb	r3, [r7, #13]
  uint16_t status_info = 0U;
 800b24a:	2300      	movs	r3, #0
 800b24c:	817b      	strh	r3, [r7, #10]
  USBD_StatusTypeDef ret = USBD_OK;
 800b24e:	2300      	movs	r3, #0
 800b250:	75fb      	strb	r3, [r7, #23]

  if (hcdc == NULL)
 800b252:	693b      	ldr	r3, [r7, #16]
 800b254:	2b00      	cmp	r3, #0
 800b256:	d101      	bne.n	800b25c <USBD_CDC_Setup+0x30>
  {
    return (uint8_t)USBD_FAIL;
 800b258:	2303      	movs	r3, #3
 800b25a:	e0bf      	b.n	800b3dc <USBD_CDC_Setup+0x1b0>
  }

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800b25c:	683b      	ldr	r3, [r7, #0]
 800b25e:	781b      	ldrb	r3, [r3, #0]
 800b260:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800b264:	2b00      	cmp	r3, #0
 800b266:	d050      	beq.n	800b30a <USBD_CDC_Setup+0xde>
 800b268:	2b20      	cmp	r3, #32
 800b26a:	f040 80af 	bne.w	800b3cc <USBD_CDC_Setup+0x1a0>
  {
    case USB_REQ_TYPE_CLASS:
      if (req->wLength != 0U)
 800b26e:	683b      	ldr	r3, [r7, #0]
 800b270:	88db      	ldrh	r3, [r3, #6]
 800b272:	2b00      	cmp	r3, #0
 800b274:	d03a      	beq.n	800b2ec <USBD_CDC_Setup+0xc0>
      {
        if ((req->bmRequest & 0x80U) != 0U)
 800b276:	683b      	ldr	r3, [r7, #0]
 800b278:	781b      	ldrb	r3, [r3, #0]
 800b27a:	b25b      	sxtb	r3, r3
 800b27c:	2b00      	cmp	r3, #0
 800b27e:	da1b      	bge.n	800b2b8 <USBD_CDC_Setup+0x8c>
        {
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b280:	687b      	ldr	r3, [r7, #4]
 800b282:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b286:	687a      	ldr	r2, [r7, #4]
 800b288:	33b0      	adds	r3, #176	@ 0xb0
 800b28a:	009b      	lsls	r3, r3, #2
 800b28c:	4413      	add	r3, r2
 800b28e:	685b      	ldr	r3, [r3, #4]
 800b290:	689b      	ldr	r3, [r3, #8]
 800b292:	683a      	ldr	r2, [r7, #0]
 800b294:	7850      	ldrb	r0, [r2, #1]
                                                                           (uint8_t *)hcdc->data,
 800b296:	6939      	ldr	r1, [r7, #16]
          ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b298:	683a      	ldr	r2, [r7, #0]
 800b29a:	88d2      	ldrh	r2, [r2, #6]
 800b29c:	4798      	blx	r3
                                                                           req->wLength);

          len = MIN(CDC_REQ_MAX_DATA_SIZE, req->wLength);
 800b29e:	683b      	ldr	r3, [r7, #0]
 800b2a0:	88db      	ldrh	r3, [r3, #6]
 800b2a2:	2b07      	cmp	r3, #7
 800b2a4:	bf28      	it	cs
 800b2a6:	2307      	movcs	r3, #7
 800b2a8:	81fb      	strh	r3, [r7, #14]
          (void)USBD_CtlSendData(pdev, (uint8_t *)hcdc->data, len);
 800b2aa:	693b      	ldr	r3, [r7, #16]
 800b2ac:	89fa      	ldrh	r2, [r7, #14]
 800b2ae:	4619      	mov	r1, r3
 800b2b0:	6878      	ldr	r0, [r7, #4]
 800b2b2:	f001 fda9 	bl	800ce08 <USBD_CtlSendData>
      else
      {
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
                                                                         (uint8_t *)req, 0U);
      }
      break;
 800b2b6:	e090      	b.n	800b3da <USBD_CDC_Setup+0x1ae>
          hcdc->CmdOpCode = req->bRequest;
 800b2b8:	683b      	ldr	r3, [r7, #0]
 800b2ba:	785a      	ldrb	r2, [r3, #1]
 800b2bc:	693b      	ldr	r3, [r7, #16]
 800b2be:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
          hcdc->CmdLength = (uint8_t)MIN(req->wLength, USB_MAX_EP0_SIZE);
 800b2c2:	683b      	ldr	r3, [r7, #0]
 800b2c4:	88db      	ldrh	r3, [r3, #6]
 800b2c6:	2b3f      	cmp	r3, #63	@ 0x3f
 800b2c8:	d803      	bhi.n	800b2d2 <USBD_CDC_Setup+0xa6>
 800b2ca:	683b      	ldr	r3, [r7, #0]
 800b2cc:	88db      	ldrh	r3, [r3, #6]
 800b2ce:	b2da      	uxtb	r2, r3
 800b2d0:	e000      	b.n	800b2d4 <USBD_CDC_Setup+0xa8>
 800b2d2:	2240      	movs	r2, #64	@ 0x40
 800b2d4:	693b      	ldr	r3, [r7, #16]
 800b2d6:	f883 2201 	strb.w	r2, [r3, #513]	@ 0x201
          (void)USBD_CtlPrepareRx(pdev, (uint8_t *)hcdc->data, hcdc->CmdLength);
 800b2da:	6939      	ldr	r1, [r7, #16]
 800b2dc:	693b      	ldr	r3, [r7, #16]
 800b2de:	f893 3201 	ldrb.w	r3, [r3, #513]	@ 0x201
 800b2e2:	461a      	mov	r2, r3
 800b2e4:	6878      	ldr	r0, [r7, #4]
 800b2e6:	f001 fdbe 	bl	800ce66 <USBD_CtlPrepareRx>
      break;
 800b2ea:	e076      	b.n	800b3da <USBD_CDC_Setup+0x1ae>
        ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(req->bRequest,
 800b2ec:	687b      	ldr	r3, [r7, #4]
 800b2ee:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b2f2:	687a      	ldr	r2, [r7, #4]
 800b2f4:	33b0      	adds	r3, #176	@ 0xb0
 800b2f6:	009b      	lsls	r3, r3, #2
 800b2f8:	4413      	add	r3, r2
 800b2fa:	685b      	ldr	r3, [r3, #4]
 800b2fc:	689b      	ldr	r3, [r3, #8]
 800b2fe:	683a      	ldr	r2, [r7, #0]
 800b300:	7850      	ldrb	r0, [r2, #1]
 800b302:	2200      	movs	r2, #0
 800b304:	6839      	ldr	r1, [r7, #0]
 800b306:	4798      	blx	r3
      break;
 800b308:	e067      	b.n	800b3da <USBD_CDC_Setup+0x1ae>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800b30a:	683b      	ldr	r3, [r7, #0]
 800b30c:	785b      	ldrb	r3, [r3, #1]
 800b30e:	2b0b      	cmp	r3, #11
 800b310:	d851      	bhi.n	800b3b6 <USBD_CDC_Setup+0x18a>
 800b312:	a201      	add	r2, pc, #4	@ (adr r2, 800b318 <USBD_CDC_Setup+0xec>)
 800b314:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800b318:	0800b349 	.word	0x0800b349
 800b31c:	0800b3c5 	.word	0x0800b3c5
 800b320:	0800b3b7 	.word	0x0800b3b7
 800b324:	0800b3b7 	.word	0x0800b3b7
 800b328:	0800b3b7 	.word	0x0800b3b7
 800b32c:	0800b3b7 	.word	0x0800b3b7
 800b330:	0800b3b7 	.word	0x0800b3b7
 800b334:	0800b3b7 	.word	0x0800b3b7
 800b338:	0800b3b7 	.word	0x0800b3b7
 800b33c:	0800b3b7 	.word	0x0800b3b7
 800b340:	0800b373 	.word	0x0800b373
 800b344:	0800b39d 	.word	0x0800b39d
      {
        case USB_REQ_GET_STATUS:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b348:	687b      	ldr	r3, [r7, #4]
 800b34a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b34e:	b2db      	uxtb	r3, r3
 800b350:	2b03      	cmp	r3, #3
 800b352:	d107      	bne.n	800b364 <USBD_CDC_Setup+0x138>
          {
            (void)USBD_CtlSendData(pdev, (uint8_t *)&status_info, 2U);
 800b354:	f107 030a 	add.w	r3, r7, #10
 800b358:	2202      	movs	r2, #2
 800b35a:	4619      	mov	r1, r3
 800b35c:	6878      	ldr	r0, [r7, #4]
 800b35e:	f001 fd53 	bl	800ce08 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b362:	e032      	b.n	800b3ca <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b364:	6839      	ldr	r1, [r7, #0]
 800b366:	6878      	ldr	r0, [r7, #4]
 800b368:	f001 fcd1 	bl	800cd0e <USBD_CtlError>
            ret = USBD_FAIL;
 800b36c:	2303      	movs	r3, #3
 800b36e:	75fb      	strb	r3, [r7, #23]
          break;
 800b370:	e02b      	b.n	800b3ca <USBD_CDC_Setup+0x19e>

        case USB_REQ_GET_INTERFACE:
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800b372:	687b      	ldr	r3, [r7, #4]
 800b374:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b378:	b2db      	uxtb	r3, r3
 800b37a:	2b03      	cmp	r3, #3
 800b37c:	d107      	bne.n	800b38e <USBD_CDC_Setup+0x162>
          {
            (void)USBD_CtlSendData(pdev, &ifalt, 1U);
 800b37e:	f107 030d 	add.w	r3, r7, #13
 800b382:	2201      	movs	r2, #1
 800b384:	4619      	mov	r1, r3
 800b386:	6878      	ldr	r0, [r7, #4]
 800b388:	f001 fd3e 	bl	800ce08 <USBD_CtlSendData>
          else
          {
            USBD_CtlError(pdev, req);
            ret = USBD_FAIL;
          }
          break;
 800b38c:	e01d      	b.n	800b3ca <USBD_CDC_Setup+0x19e>
            USBD_CtlError(pdev, req);
 800b38e:	6839      	ldr	r1, [r7, #0]
 800b390:	6878      	ldr	r0, [r7, #4]
 800b392:	f001 fcbc 	bl	800cd0e <USBD_CtlError>
            ret = USBD_FAIL;
 800b396:	2303      	movs	r3, #3
 800b398:	75fb      	strb	r3, [r7, #23]
          break;
 800b39a:	e016      	b.n	800b3ca <USBD_CDC_Setup+0x19e>

        case USB_REQ_SET_INTERFACE:
          if (pdev->dev_state != USBD_STATE_CONFIGURED)
 800b39c:	687b      	ldr	r3, [r7, #4]
 800b39e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800b3a2:	b2db      	uxtb	r3, r3
 800b3a4:	2b03      	cmp	r3, #3
 800b3a6:	d00f      	beq.n	800b3c8 <USBD_CDC_Setup+0x19c>
          {
            USBD_CtlError(pdev, req);
 800b3a8:	6839      	ldr	r1, [r7, #0]
 800b3aa:	6878      	ldr	r0, [r7, #4]
 800b3ac:	f001 fcaf 	bl	800cd0e <USBD_CtlError>
            ret = USBD_FAIL;
 800b3b0:	2303      	movs	r3, #3
 800b3b2:	75fb      	strb	r3, [r7, #23]
          }
          break;
 800b3b4:	e008      	b.n	800b3c8 <USBD_CDC_Setup+0x19c>

        case USB_REQ_CLEAR_FEATURE:
          break;

        default:
          USBD_CtlError(pdev, req);
 800b3b6:	6839      	ldr	r1, [r7, #0]
 800b3b8:	6878      	ldr	r0, [r7, #4]
 800b3ba:	f001 fca8 	bl	800cd0e <USBD_CtlError>
          ret = USBD_FAIL;
 800b3be:	2303      	movs	r3, #3
 800b3c0:	75fb      	strb	r3, [r7, #23]
          break;
 800b3c2:	e002      	b.n	800b3ca <USBD_CDC_Setup+0x19e>
          break;
 800b3c4:	bf00      	nop
 800b3c6:	e008      	b.n	800b3da <USBD_CDC_Setup+0x1ae>
          break;
 800b3c8:	bf00      	nop
      }
      break;
 800b3ca:	e006      	b.n	800b3da <USBD_CDC_Setup+0x1ae>

    default:
      USBD_CtlError(pdev, req);
 800b3cc:	6839      	ldr	r1, [r7, #0]
 800b3ce:	6878      	ldr	r0, [r7, #4]
 800b3d0:	f001 fc9d 	bl	800cd0e <USBD_CtlError>
      ret = USBD_FAIL;
 800b3d4:	2303      	movs	r3, #3
 800b3d6:	75fb      	strb	r3, [r7, #23]
      break;
 800b3d8:	bf00      	nop
  }

  return (uint8_t)ret;
 800b3da:	7dfb      	ldrb	r3, [r7, #23]
}
 800b3dc:	4618      	mov	r0, r3
 800b3de:	3718      	adds	r7, #24
 800b3e0:	46bd      	mov	sp, r7
 800b3e2:	bd80      	pop	{r7, pc}

0800b3e4 <USBD_CDC_DataIn>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataIn(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b3e4:	b580      	push	{r7, lr}
 800b3e6:	b084      	sub	sp, #16
 800b3e8:	af00      	add	r7, sp, #0
 800b3ea:	6078      	str	r0, [r7, #4]
 800b3ec:	460b      	mov	r3, r1
 800b3ee:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc;
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef *)pdev->pData;
 800b3f0:	687b      	ldr	r3, [r7, #4]
 800b3f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800b3f6:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b3f8:	687b      	ldr	r3, [r7, #4]
 800b3fa:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b3fe:	687b      	ldr	r3, [r7, #4]
 800b400:	32b0      	adds	r2, #176	@ 0xb0
 800b402:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b406:	2b00      	cmp	r3, #0
 800b408:	d101      	bne.n	800b40e <USBD_CDC_DataIn+0x2a>
  {
    return (uint8_t)USBD_FAIL;
 800b40a:	2303      	movs	r3, #3
 800b40c:	e065      	b.n	800b4da <USBD_CDC_DataIn+0xf6>
  }

  hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b40e:	687b      	ldr	r3, [r7, #4]
 800b410:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b414:	687b      	ldr	r3, [r7, #4]
 800b416:	32b0      	adds	r2, #176	@ 0xb0
 800b418:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b41c:	60bb      	str	r3, [r7, #8]

  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b41e:	78fb      	ldrb	r3, [r7, #3]
 800b420:	f003 020f 	and.w	r2, r3, #15
 800b424:	6879      	ldr	r1, [r7, #4]
 800b426:	4613      	mov	r3, r2
 800b428:	009b      	lsls	r3, r3, #2
 800b42a:	4413      	add	r3, r2
 800b42c:	009b      	lsls	r3, r3, #2
 800b42e:	440b      	add	r3, r1
 800b430:	3314      	adds	r3, #20
 800b432:	681b      	ldr	r3, [r3, #0]
 800b434:	2b00      	cmp	r3, #0
 800b436:	d02f      	beq.n	800b498 <USBD_CDC_DataIn+0xb4>
      ((pdev->ep_in[epnum & 0xFU].total_length % hpcd->IN_ep[epnum & 0xFU].maxpacket) == 0U))
 800b438:	78fb      	ldrb	r3, [r7, #3]
 800b43a:	f003 020f 	and.w	r2, r3, #15
 800b43e:	6879      	ldr	r1, [r7, #4]
 800b440:	4613      	mov	r3, r2
 800b442:	009b      	lsls	r3, r3, #2
 800b444:	4413      	add	r3, r2
 800b446:	009b      	lsls	r3, r3, #2
 800b448:	440b      	add	r3, r1
 800b44a:	3314      	adds	r3, #20
 800b44c:	681a      	ldr	r2, [r3, #0]
 800b44e:	78fb      	ldrb	r3, [r7, #3]
 800b450:	f003 010f 	and.w	r1, r3, #15
 800b454:	68f8      	ldr	r0, [r7, #12]
 800b456:	460b      	mov	r3, r1
 800b458:	00db      	lsls	r3, r3, #3
 800b45a:	440b      	add	r3, r1
 800b45c:	009b      	lsls	r3, r3, #2
 800b45e:	4403      	add	r3, r0
 800b460:	331c      	adds	r3, #28
 800b462:	681b      	ldr	r3, [r3, #0]
 800b464:	fbb2 f1f3 	udiv	r1, r2, r3
 800b468:	fb01 f303 	mul.w	r3, r1, r3
 800b46c:	1ad3      	subs	r3, r2, r3
  if ((pdev->ep_in[epnum & 0xFU].total_length > 0U) &&
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d112      	bne.n	800b498 <USBD_CDC_DataIn+0xb4>
  {
    /* Update the packet total length */
    pdev->ep_in[epnum & 0xFU].total_length = 0U;
 800b472:	78fb      	ldrb	r3, [r7, #3]
 800b474:	f003 020f 	and.w	r2, r3, #15
 800b478:	6879      	ldr	r1, [r7, #4]
 800b47a:	4613      	mov	r3, r2
 800b47c:	009b      	lsls	r3, r3, #2
 800b47e:	4413      	add	r3, r2
 800b480:	009b      	lsls	r3, r3, #2
 800b482:	440b      	add	r3, r1
 800b484:	3314      	adds	r3, #20
 800b486:	2200      	movs	r2, #0
 800b488:	601a      	str	r2, [r3, #0]

    /* Send ZLP */
    (void)USBD_LL_Transmit(pdev, epnum, NULL, 0U);
 800b48a:	78f9      	ldrb	r1, [r7, #3]
 800b48c:	2300      	movs	r3, #0
 800b48e:	2200      	movs	r2, #0
 800b490:	6878      	ldr	r0, [r7, #4]
 800b492:	f002 f9c2 	bl	800d81a <USBD_LL_Transmit>
 800b496:	e01f      	b.n	800b4d8 <USBD_CDC_DataIn+0xf4>
  }
  else
  {
    hcdc->TxState = 0U;
 800b498:	68bb      	ldr	r3, [r7, #8]
 800b49a:	2200      	movs	r2, #0
 800b49c:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    if (((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt != NULL)
 800b4a0:	687b      	ldr	r3, [r7, #4]
 800b4a2:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b4a6:	687a      	ldr	r2, [r7, #4]
 800b4a8:	33b0      	adds	r3, #176	@ 0xb0
 800b4aa:	009b      	lsls	r3, r3, #2
 800b4ac:	4413      	add	r3, r2
 800b4ae:	685b      	ldr	r3, [r3, #4]
 800b4b0:	691b      	ldr	r3, [r3, #16]
 800b4b2:	2b00      	cmp	r3, #0
 800b4b4:	d010      	beq.n	800b4d8 <USBD_CDC_DataIn+0xf4>
    {
      ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->TransmitCplt(hcdc->TxBuffer, &hcdc->TxLength, epnum);
 800b4b6:	687b      	ldr	r3, [r7, #4]
 800b4b8:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b4bc:	687a      	ldr	r2, [r7, #4]
 800b4be:	33b0      	adds	r3, #176	@ 0xb0
 800b4c0:	009b      	lsls	r3, r3, #2
 800b4c2:	4413      	add	r3, r2
 800b4c4:	685b      	ldr	r3, [r3, #4]
 800b4c6:	691b      	ldr	r3, [r3, #16]
 800b4c8:	68ba      	ldr	r2, [r7, #8]
 800b4ca:	f8d2 0208 	ldr.w	r0, [r2, #520]	@ 0x208
 800b4ce:	68ba      	ldr	r2, [r7, #8]
 800b4d0:	f502 7104 	add.w	r1, r2, #528	@ 0x210
 800b4d4:	78fa      	ldrb	r2, [r7, #3]
 800b4d6:	4798      	blx	r3
    }
  }

  return (uint8_t)USBD_OK;
 800b4d8:	2300      	movs	r3, #0
}
 800b4da:	4618      	mov	r0, r3
 800b4dc:	3710      	adds	r7, #16
 800b4de:	46bd      	mov	sp, r7
 800b4e0:	bd80      	pop	{r7, pc}

0800b4e2 <USBD_CDC_DataOut>:
  * @param  pdev: device instance
  * @param  epnum: endpoint number
  * @retval status
  */
static uint8_t USBD_CDC_DataOut(USBD_HandleTypeDef *pdev, uint8_t epnum)
{
 800b4e2:	b580      	push	{r7, lr}
 800b4e4:	b084      	sub	sp, #16
 800b4e6:	af00      	add	r7, sp, #0
 800b4e8:	6078      	str	r0, [r7, #4]
 800b4ea:	460b      	mov	r3, r1
 800b4ec:	70fb      	strb	r3, [r7, #3]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b4ee:	687b      	ldr	r3, [r7, #4]
 800b4f0:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b4f4:	687b      	ldr	r3, [r7, #4]
 800b4f6:	32b0      	adds	r2, #176	@ 0xb0
 800b4f8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b4fc:	60fb      	str	r3, [r7, #12]

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b4fe:	687b      	ldr	r3, [r7, #4]
 800b500:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b504:	687b      	ldr	r3, [r7, #4]
 800b506:	32b0      	adds	r2, #176	@ 0xb0
 800b508:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b50c:	2b00      	cmp	r3, #0
 800b50e:	d101      	bne.n	800b514 <USBD_CDC_DataOut+0x32>
  {
    return (uint8_t)USBD_FAIL;
 800b510:	2303      	movs	r3, #3
 800b512:	e01a      	b.n	800b54a <USBD_CDC_DataOut+0x68>
  }

  /* Get the received data length */
  hcdc->RxLength = USBD_LL_GetRxDataSize(pdev, epnum);
 800b514:	78fb      	ldrb	r3, [r7, #3]
 800b516:	4619      	mov	r1, r3
 800b518:	6878      	ldr	r0, [r7, #4]
 800b51a:	f002 f9c0 	bl	800d89e <USBD_LL_GetRxDataSize>
 800b51e:	4602      	mov	r2, r0
 800b520:	68fb      	ldr	r3, [r7, #12]
 800b522:	f8c3 220c 	str.w	r2, [r3, #524]	@ 0x20c

  /* USB data will be immediately processed, this allow next USB traffic being
  NAKed till the end of the application Xfer */

  ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Receive(hcdc->RxBuffer, &hcdc->RxLength);
 800b526:	687b      	ldr	r3, [r7, #4]
 800b528:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b52c:	687a      	ldr	r2, [r7, #4]
 800b52e:	33b0      	adds	r3, #176	@ 0xb0
 800b530:	009b      	lsls	r3, r3, #2
 800b532:	4413      	add	r3, r2
 800b534:	685b      	ldr	r3, [r3, #4]
 800b536:	68db      	ldr	r3, [r3, #12]
 800b538:	68fa      	ldr	r2, [r7, #12]
 800b53a:	f8d2 0204 	ldr.w	r0, [r2, #516]	@ 0x204
 800b53e:	68fa      	ldr	r2, [r7, #12]
 800b540:	f502 7203 	add.w	r2, r2, #524	@ 0x20c
 800b544:	4611      	mov	r1, r2
 800b546:	4798      	blx	r3

  return (uint8_t)USBD_OK;
 800b548:	2300      	movs	r3, #0
}
 800b54a:	4618      	mov	r0, r3
 800b54c:	3710      	adds	r7, #16
 800b54e:	46bd      	mov	sp, r7
 800b550:	bd80      	pop	{r7, pc}

0800b552 <USBD_CDC_EP0_RxReady>:
  *         Handle EP0 Rx Ready event
  * @param  pdev: device instance
  * @retval status
  */
static uint8_t USBD_CDC_EP0_RxReady(USBD_HandleTypeDef *pdev)
{
 800b552:	b580      	push	{r7, lr}
 800b554:	b084      	sub	sp, #16
 800b556:	af00      	add	r7, sp, #0
 800b558:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b55a:	687b      	ldr	r3, [r7, #4]
 800b55c:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b560:	687b      	ldr	r3, [r7, #4]
 800b562:	32b0      	adds	r2, #176	@ 0xb0
 800b564:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b568:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b56a:	68fb      	ldr	r3, [r7, #12]
 800b56c:	2b00      	cmp	r3, #0
 800b56e:	d101      	bne.n	800b574 <USBD_CDC_EP0_RxReady+0x22>
  {
    return (uint8_t)USBD_FAIL;
 800b570:	2303      	movs	r3, #3
 800b572:	e024      	b.n	800b5be <USBD_CDC_EP0_RxReady+0x6c>
  }

  if ((pdev->pUserData[pdev->classId] != NULL) && (hcdc->CmdOpCode != 0xFFU))
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b57a:	687a      	ldr	r2, [r7, #4]
 800b57c:	33b0      	adds	r3, #176	@ 0xb0
 800b57e:	009b      	lsls	r3, r3, #2
 800b580:	4413      	add	r3, r2
 800b582:	685b      	ldr	r3, [r3, #4]
 800b584:	2b00      	cmp	r3, #0
 800b586:	d019      	beq.n	800b5bc <USBD_CDC_EP0_RxReady+0x6a>
 800b588:	68fb      	ldr	r3, [r7, #12]
 800b58a:	f893 3200 	ldrb.w	r3, [r3, #512]	@ 0x200
 800b58e:	2bff      	cmp	r3, #255	@ 0xff
 800b590:	d014      	beq.n	800b5bc <USBD_CDC_EP0_RxReady+0x6a>
  {
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b592:	687b      	ldr	r3, [r7, #4]
 800b594:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b598:	687a      	ldr	r2, [r7, #4]
 800b59a:	33b0      	adds	r3, #176	@ 0xb0
 800b59c:	009b      	lsls	r3, r3, #2
 800b59e:	4413      	add	r3, r2
 800b5a0:	685b      	ldr	r3, [r3, #4]
 800b5a2:	689b      	ldr	r3, [r3, #8]
 800b5a4:	68fa      	ldr	r2, [r7, #12]
 800b5a6:	f892 0200 	ldrb.w	r0, [r2, #512]	@ 0x200
                                                                     (uint8_t *)hcdc->data,
 800b5aa:	68f9      	ldr	r1, [r7, #12]
                                                                     (uint16_t)hcdc->CmdLength);
 800b5ac:	68fa      	ldr	r2, [r7, #12]
 800b5ae:	f892 2201 	ldrb.w	r2, [r2, #513]	@ 0x201
    ((USBD_CDC_ItfTypeDef *)pdev->pUserData[pdev->classId])->Control(hcdc->CmdOpCode,
 800b5b2:	4798      	blx	r3
    hcdc->CmdOpCode = 0xFFU;
 800b5b4:	68fb      	ldr	r3, [r7, #12]
 800b5b6:	22ff      	movs	r2, #255	@ 0xff
 800b5b8:	f883 2200 	strb.w	r2, [r3, #512]	@ 0x200
  }

  return (uint8_t)USBD_OK;
 800b5bc:	2300      	movs	r3, #0
}
 800b5be:	4618      	mov	r0, r3
 800b5c0:	3710      	adds	r7, #16
 800b5c2:	46bd      	mov	sp, r7
 800b5c4:	bd80      	pop	{r7, pc}
	...

0800b5c8 <USBD_CDC_GetFSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetFSCfgDesc(uint16_t *length)
{
 800b5c8:	b580      	push	{r7, lr}
 800b5ca:	b086      	sub	sp, #24
 800b5cc:	af00      	add	r7, sp, #0
 800b5ce:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b5d0:	2182      	movs	r1, #130	@ 0x82
 800b5d2:	4818      	ldr	r0, [pc, #96]	@ (800b634 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b5d4:	f000 fd62 	bl	800c09c <USBD_GetEpDesc>
 800b5d8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b5da:	2101      	movs	r1, #1
 800b5dc:	4815      	ldr	r0, [pc, #84]	@ (800b634 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b5de:	f000 fd5d 	bl	800c09c <USBD_GetEpDesc>
 800b5e2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b5e4:	2181      	movs	r1, #129	@ 0x81
 800b5e6:	4813      	ldr	r0, [pc, #76]	@ (800b634 <USBD_CDC_GetFSCfgDesc+0x6c>)
 800b5e8:	f000 fd58 	bl	800c09c <USBD_GetEpDesc>
 800b5ec:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b5ee:	697b      	ldr	r3, [r7, #20]
 800b5f0:	2b00      	cmp	r3, #0
 800b5f2:	d002      	beq.n	800b5fa <USBD_CDC_GetFSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b5f4:	697b      	ldr	r3, [r7, #20]
 800b5f6:	2210      	movs	r2, #16
 800b5f8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b5fa:	693b      	ldr	r3, [r7, #16]
 800b5fc:	2b00      	cmp	r3, #0
 800b5fe:	d006      	beq.n	800b60e <USBD_CDC_GetFSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b600:	693b      	ldr	r3, [r7, #16]
 800b602:	2200      	movs	r2, #0
 800b604:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b608:	711a      	strb	r2, [r3, #4]
 800b60a:	2200      	movs	r2, #0
 800b60c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b60e:	68fb      	ldr	r3, [r7, #12]
 800b610:	2b00      	cmp	r3, #0
 800b612:	d006      	beq.n	800b622 <USBD_CDC_GetFSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b614:	68fb      	ldr	r3, [r7, #12]
 800b616:	2200      	movs	r2, #0
 800b618:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b61c:	711a      	strb	r2, [r3, #4]
 800b61e:	2200      	movs	r2, #0
 800b620:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	2243      	movs	r2, #67	@ 0x43
 800b626:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b628:	4b02      	ldr	r3, [pc, #8]	@ (800b634 <USBD_CDC_GetFSCfgDesc+0x6c>)
}
 800b62a:	4618      	mov	r0, r3
 800b62c:	3718      	adds	r7, #24
 800b62e:	46bd      	mov	sp, r7
 800b630:	bd80      	pop	{r7, pc}
 800b632:	bf00      	nop
 800b634:	2000005c 	.word	0x2000005c

0800b638 <USBD_CDC_GetHSCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetHSCfgDesc(uint16_t *length)
{
 800b638:	b580      	push	{r7, lr}
 800b63a:	b086      	sub	sp, #24
 800b63c:	af00      	add	r7, sp, #0
 800b63e:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b640:	2182      	movs	r1, #130	@ 0x82
 800b642:	4818      	ldr	r0, [pc, #96]	@ (800b6a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b644:	f000 fd2a 	bl	800c09c <USBD_GetEpDesc>
 800b648:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b64a:	2101      	movs	r1, #1
 800b64c:	4815      	ldr	r0, [pc, #84]	@ (800b6a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b64e:	f000 fd25 	bl	800c09c <USBD_GetEpDesc>
 800b652:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b654:	2181      	movs	r1, #129	@ 0x81
 800b656:	4813      	ldr	r0, [pc, #76]	@ (800b6a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
 800b658:	f000 fd20 	bl	800c09c <USBD_GetEpDesc>
 800b65c:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b65e:	697b      	ldr	r3, [r7, #20]
 800b660:	2b00      	cmp	r3, #0
 800b662:	d002      	beq.n	800b66a <USBD_CDC_GetHSCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_HS_BINTERVAL;
 800b664:	697b      	ldr	r3, [r7, #20]
 800b666:	2210      	movs	r2, #16
 800b668:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b66a:	693b      	ldr	r3, [r7, #16]
 800b66c:	2b00      	cmp	r3, #0
 800b66e:	d006      	beq.n	800b67e <USBD_CDC_GetHSCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b670:	693b      	ldr	r3, [r7, #16]
 800b672:	2200      	movs	r2, #0
 800b674:	711a      	strb	r2, [r3, #4]
 800b676:	2200      	movs	r2, #0
 800b678:	f042 0202 	orr.w	r2, r2, #2
 800b67c:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b67e:	68fb      	ldr	r3, [r7, #12]
 800b680:	2b00      	cmp	r3, #0
 800b682:	d006      	beq.n	800b692 <USBD_CDC_GetHSCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_HS_MAX_PACKET_SIZE;
 800b684:	68fb      	ldr	r3, [r7, #12]
 800b686:	2200      	movs	r2, #0
 800b688:	711a      	strb	r2, [r3, #4]
 800b68a:	2200      	movs	r2, #0
 800b68c:	f042 0202 	orr.w	r2, r2, #2
 800b690:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	2243      	movs	r2, #67	@ 0x43
 800b696:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b698:	4b02      	ldr	r3, [pc, #8]	@ (800b6a4 <USBD_CDC_GetHSCfgDesc+0x6c>)
}
 800b69a:	4618      	mov	r0, r3
 800b69c:	3718      	adds	r7, #24
 800b69e:	46bd      	mov	sp, r7
 800b6a0:	bd80      	pop	{r7, pc}
 800b6a2:	bf00      	nop
 800b6a4:	2000005c 	.word	0x2000005c

0800b6a8 <USBD_CDC_GetOtherSpeedCfgDesc>:
  *         Return configuration descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
static uint8_t *USBD_CDC_GetOtherSpeedCfgDesc(uint16_t *length)
{
 800b6a8:	b580      	push	{r7, lr}
 800b6aa:	b086      	sub	sp, #24
 800b6ac:	af00      	add	r7, sp, #0
 800b6ae:	6078      	str	r0, [r7, #4]
  USBD_EpDescTypeDef *pEpCmdDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_CMD_EP);
 800b6b0:	2182      	movs	r1, #130	@ 0x82
 800b6b2:	4818      	ldr	r0, [pc, #96]	@ (800b714 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b6b4:	f000 fcf2 	bl	800c09c <USBD_GetEpDesc>
 800b6b8:	6178      	str	r0, [r7, #20]
  USBD_EpDescTypeDef *pEpOutDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_OUT_EP);
 800b6ba:	2101      	movs	r1, #1
 800b6bc:	4815      	ldr	r0, [pc, #84]	@ (800b714 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b6be:	f000 fced 	bl	800c09c <USBD_GetEpDesc>
 800b6c2:	6138      	str	r0, [r7, #16]
  USBD_EpDescTypeDef *pEpInDesc = USBD_GetEpDesc(USBD_CDC_CfgDesc, CDC_IN_EP);
 800b6c4:	2181      	movs	r1, #129	@ 0x81
 800b6c6:	4813      	ldr	r0, [pc, #76]	@ (800b714 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
 800b6c8:	f000 fce8 	bl	800c09c <USBD_GetEpDesc>
 800b6cc:	60f8      	str	r0, [r7, #12]

  if (pEpCmdDesc != NULL)
 800b6ce:	697b      	ldr	r3, [r7, #20]
 800b6d0:	2b00      	cmp	r3, #0
 800b6d2:	d002      	beq.n	800b6da <USBD_CDC_GetOtherSpeedCfgDesc+0x32>
  {
    pEpCmdDesc->bInterval = CDC_FS_BINTERVAL;
 800b6d4:	697b      	ldr	r3, [r7, #20]
 800b6d6:	2210      	movs	r2, #16
 800b6d8:	719a      	strb	r2, [r3, #6]
  }

  if (pEpOutDesc != NULL)
 800b6da:	693b      	ldr	r3, [r7, #16]
 800b6dc:	2b00      	cmp	r3, #0
 800b6de:	d006      	beq.n	800b6ee <USBD_CDC_GetOtherSpeedCfgDesc+0x46>
  {
    pEpOutDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b6e0:	693b      	ldr	r3, [r7, #16]
 800b6e2:	2200      	movs	r2, #0
 800b6e4:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b6e8:	711a      	strb	r2, [r3, #4]
 800b6ea:	2200      	movs	r2, #0
 800b6ec:	715a      	strb	r2, [r3, #5]
  }

  if (pEpInDesc != NULL)
 800b6ee:	68fb      	ldr	r3, [r7, #12]
 800b6f0:	2b00      	cmp	r3, #0
 800b6f2:	d006      	beq.n	800b702 <USBD_CDC_GetOtherSpeedCfgDesc+0x5a>
  {
    pEpInDesc->wMaxPacketSize = CDC_DATA_FS_MAX_PACKET_SIZE;
 800b6f4:	68fb      	ldr	r3, [r7, #12]
 800b6f6:	2200      	movs	r2, #0
 800b6f8:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 800b6fc:	711a      	strb	r2, [r3, #4]
 800b6fe:	2200      	movs	r2, #0
 800b700:	715a      	strb	r2, [r3, #5]
  }

  *length = (uint16_t)sizeof(USBD_CDC_CfgDesc);
 800b702:	687b      	ldr	r3, [r7, #4]
 800b704:	2243      	movs	r2, #67	@ 0x43
 800b706:	801a      	strh	r2, [r3, #0]
  return USBD_CDC_CfgDesc;
 800b708:	4b02      	ldr	r3, [pc, #8]	@ (800b714 <USBD_CDC_GetOtherSpeedCfgDesc+0x6c>)
}
 800b70a:	4618      	mov	r0, r3
 800b70c:	3718      	adds	r7, #24
 800b70e:	46bd      	mov	sp, r7
 800b710:	bd80      	pop	{r7, pc}
 800b712:	bf00      	nop
 800b714:	2000005c 	.word	0x2000005c

0800b718 <USBD_CDC_GetDeviceQualifierDescriptor>:
  *         return Device Qualifier descriptor
  * @param  length : pointer data length
  * @retval pointer to descriptor buffer
  */
uint8_t *USBD_CDC_GetDeviceQualifierDescriptor(uint16_t *length)
{
 800b718:	b480      	push	{r7}
 800b71a:	b083      	sub	sp, #12
 800b71c:	af00      	add	r7, sp, #0
 800b71e:	6078      	str	r0, [r7, #4]
  *length = (uint16_t)sizeof(USBD_CDC_DeviceQualifierDesc);
 800b720:	687b      	ldr	r3, [r7, #4]
 800b722:	220a      	movs	r2, #10
 800b724:	801a      	strh	r2, [r3, #0]

  return USBD_CDC_DeviceQualifierDesc;
 800b726:	4b03      	ldr	r3, [pc, #12]	@ (800b734 <USBD_CDC_GetDeviceQualifierDescriptor+0x1c>)
}
 800b728:	4618      	mov	r0, r3
 800b72a:	370c      	adds	r7, #12
 800b72c:	46bd      	mov	sp, r7
 800b72e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b732:	4770      	bx	lr
 800b734:	20000018 	.word	0x20000018

0800b738 <USBD_CDC_RegisterInterface>:
  * @param  fops: CD  Interface callback
  * @retval status
  */
uint8_t USBD_CDC_RegisterInterface(USBD_HandleTypeDef *pdev,
                                   USBD_CDC_ItfTypeDef *fops)
{
 800b738:	b480      	push	{r7}
 800b73a:	b083      	sub	sp, #12
 800b73c:	af00      	add	r7, sp, #0
 800b73e:	6078      	str	r0, [r7, #4]
 800b740:	6039      	str	r1, [r7, #0]
  if (fops == NULL)
 800b742:	683b      	ldr	r3, [r7, #0]
 800b744:	2b00      	cmp	r3, #0
 800b746:	d101      	bne.n	800b74c <USBD_CDC_RegisterInterface+0x14>
  {
    return (uint8_t)USBD_FAIL;
 800b748:	2303      	movs	r3, #3
 800b74a:	e009      	b.n	800b760 <USBD_CDC_RegisterInterface+0x28>
  }

  pdev->pUserData[pdev->classId] = fops;
 800b74c:	687b      	ldr	r3, [r7, #4]
 800b74e:	f8d3 32d4 	ldr.w	r3, [r3, #724]	@ 0x2d4
 800b752:	687a      	ldr	r2, [r7, #4]
 800b754:	33b0      	adds	r3, #176	@ 0xb0
 800b756:	009b      	lsls	r3, r3, #2
 800b758:	4413      	add	r3, r2
 800b75a:	683a      	ldr	r2, [r7, #0]
 800b75c:	605a      	str	r2, [r3, #4]

  return (uint8_t)USBD_OK;
 800b75e:	2300      	movs	r3, #0
}
 800b760:	4618      	mov	r0, r3
 800b762:	370c      	adds	r7, #12
 800b764:	46bd      	mov	sp, r7
 800b766:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b76a:	4770      	bx	lr

0800b76c <USBD_CDC_SetTxBuffer>:
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_SetTxBuffer(USBD_HandleTypeDef *pdev,
                             uint8_t *pbuff, uint32_t length)
{
 800b76c:	b480      	push	{r7}
 800b76e:	b087      	sub	sp, #28
 800b770:	af00      	add	r7, sp, #0
 800b772:	60f8      	str	r0, [r7, #12]
 800b774:	60b9      	str	r1, [r7, #8]
 800b776:	607a      	str	r2, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b778:	68fb      	ldr	r3, [r7, #12]
 800b77a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b77e:	68fb      	ldr	r3, [r7, #12]
 800b780:	32b0      	adds	r2, #176	@ 0xb0
 800b782:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b786:	617b      	str	r3, [r7, #20]
#endif /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b788:	697b      	ldr	r3, [r7, #20]
 800b78a:	2b00      	cmp	r3, #0
 800b78c:	d101      	bne.n	800b792 <USBD_CDC_SetTxBuffer+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b78e:	2303      	movs	r3, #3
 800b790:	e008      	b.n	800b7a4 <USBD_CDC_SetTxBuffer+0x38>
  }

  hcdc->TxBuffer = pbuff;
 800b792:	697b      	ldr	r3, [r7, #20]
 800b794:	68ba      	ldr	r2, [r7, #8]
 800b796:	f8c3 2208 	str.w	r2, [r3, #520]	@ 0x208
  hcdc->TxLength = length;
 800b79a:	697b      	ldr	r3, [r7, #20]
 800b79c:	687a      	ldr	r2, [r7, #4]
 800b79e:	f8c3 2210 	str.w	r2, [r3, #528]	@ 0x210

  return (uint8_t)USBD_OK;
 800b7a2:	2300      	movs	r3, #0
}
 800b7a4:	4618      	mov	r0, r3
 800b7a6:	371c      	adds	r7, #28
 800b7a8:	46bd      	mov	sp, r7
 800b7aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7ae:	4770      	bx	lr

0800b7b0 <USBD_CDC_SetRxBuffer>:
  * @param  pdev: device instance
  * @param  pbuff: Rx Buffer
  * @retval status
  */
uint8_t USBD_CDC_SetRxBuffer(USBD_HandleTypeDef *pdev, uint8_t *pbuff)
{
 800b7b0:	b480      	push	{r7}
 800b7b2:	b085      	sub	sp, #20
 800b7b4:	af00      	add	r7, sp, #0
 800b7b6:	6078      	str	r0, [r7, #4]
 800b7b8:	6039      	str	r1, [r7, #0]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b7ba:	687b      	ldr	r3, [r7, #4]
 800b7bc:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b7c0:	687b      	ldr	r3, [r7, #4]
 800b7c2:	32b0      	adds	r2, #176	@ 0xb0
 800b7c4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b7c8:	60fb      	str	r3, [r7, #12]

  if (hcdc == NULL)
 800b7ca:	68fb      	ldr	r3, [r7, #12]
 800b7cc:	2b00      	cmp	r3, #0
 800b7ce:	d101      	bne.n	800b7d4 <USBD_CDC_SetRxBuffer+0x24>
  {
    return (uint8_t)USBD_FAIL;
 800b7d0:	2303      	movs	r3, #3
 800b7d2:	e004      	b.n	800b7de <USBD_CDC_SetRxBuffer+0x2e>
  }

  hcdc->RxBuffer = pbuff;
 800b7d4:	68fb      	ldr	r3, [r7, #12]
 800b7d6:	683a      	ldr	r2, [r7, #0]
 800b7d8:	f8c3 2204 	str.w	r2, [r3, #516]	@ 0x204

  return (uint8_t)USBD_OK;
 800b7dc:	2300      	movs	r3, #0
}
 800b7de:	4618      	mov	r0, r3
 800b7e0:	3714      	adds	r7, #20
 800b7e2:	46bd      	mov	sp, r7
 800b7e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b7e8:	4770      	bx	lr
	...

0800b7ec <USBD_CDC_TransmitPacket>:
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev, uint8_t ClassId)
{
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[ClassId];
#else
uint8_t USBD_CDC_TransmitPacket(USBD_HandleTypeDef *pdev)
{
 800b7ec:	b580      	push	{r7, lr}
 800b7ee:	b084      	sub	sp, #16
 800b7f0:	af00      	add	r7, sp, #0
 800b7f2:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b7f4:	687b      	ldr	r3, [r7, #4]
 800b7f6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b7fa:	687b      	ldr	r3, [r7, #4]
 800b7fc:	32b0      	adds	r2, #176	@ 0xb0
 800b7fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b802:	60bb      	str	r3, [r7, #8]
#endif  /* USE_USBD_COMPOSITE */

  USBD_StatusTypeDef ret = USBD_BUSY;
 800b804:	2301      	movs	r3, #1
 800b806:	73fb      	strb	r3, [r7, #15]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCInEpAdd  = USBD_CoreGetEPAdd(pdev, USBD_EP_IN, USBD_EP_TYPE_BULK, ClassId);
#endif  /* USE_USBD_COMPOSITE */

  if (hcdc == NULL)
 800b808:	68bb      	ldr	r3, [r7, #8]
 800b80a:	2b00      	cmp	r3, #0
 800b80c:	d101      	bne.n	800b812 <USBD_CDC_TransmitPacket+0x26>
  {
    return (uint8_t)USBD_FAIL;
 800b80e:	2303      	movs	r3, #3
 800b810:	e025      	b.n	800b85e <USBD_CDC_TransmitPacket+0x72>
  }

  if (hcdc->TxState == 0U)
 800b812:	68bb      	ldr	r3, [r7, #8]
 800b814:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800b818:	2b00      	cmp	r3, #0
 800b81a:	d11f      	bne.n	800b85c <USBD_CDC_TransmitPacket+0x70>
  {
    /* Tx Transfer in progress */
    hcdc->TxState = 1U;
 800b81c:	68bb      	ldr	r3, [r7, #8]
 800b81e:	2201      	movs	r2, #1
 800b820:	f8c3 2214 	str.w	r2, [r3, #532]	@ 0x214

    /* Update the packet total length */
    pdev->ep_in[CDCInEpAdd & 0xFU].total_length = hcdc->TxLength;
 800b824:	4b10      	ldr	r3, [pc, #64]	@ (800b868 <USBD_CDC_TransmitPacket+0x7c>)
 800b826:	781b      	ldrb	r3, [r3, #0]
 800b828:	f003 020f 	and.w	r2, r3, #15
 800b82c:	68bb      	ldr	r3, [r7, #8]
 800b82e:	f8d3 1210 	ldr.w	r1, [r3, #528]	@ 0x210
 800b832:	6878      	ldr	r0, [r7, #4]
 800b834:	4613      	mov	r3, r2
 800b836:	009b      	lsls	r3, r3, #2
 800b838:	4413      	add	r3, r2
 800b83a:	009b      	lsls	r3, r3, #2
 800b83c:	4403      	add	r3, r0
 800b83e:	3314      	adds	r3, #20
 800b840:	6019      	str	r1, [r3, #0]

    /* Transmit next packet */
    (void)USBD_LL_Transmit(pdev, CDCInEpAdd, hcdc->TxBuffer, hcdc->TxLength);
 800b842:	4b09      	ldr	r3, [pc, #36]	@ (800b868 <USBD_CDC_TransmitPacket+0x7c>)
 800b844:	7819      	ldrb	r1, [r3, #0]
 800b846:	68bb      	ldr	r3, [r7, #8]
 800b848:	f8d3 2208 	ldr.w	r2, [r3, #520]	@ 0x208
 800b84c:	68bb      	ldr	r3, [r7, #8]
 800b84e:	f8d3 3210 	ldr.w	r3, [r3, #528]	@ 0x210
 800b852:	6878      	ldr	r0, [r7, #4]
 800b854:	f001 ffe1 	bl	800d81a <USBD_LL_Transmit>

    ret = USBD_OK;
 800b858:	2300      	movs	r3, #0
 800b85a:	73fb      	strb	r3, [r7, #15]
  }

  return (uint8_t)ret;
 800b85c:	7bfb      	ldrb	r3, [r7, #15]
}
 800b85e:	4618      	mov	r0, r3
 800b860:	3710      	adds	r7, #16
 800b862:	46bd      	mov	sp, r7
 800b864:	bd80      	pop	{r7, pc}
 800b866:	bf00      	nop
 800b868:	2000009f 	.word	0x2000009f

0800b86c <USBD_CDC_ReceivePacket>:
  *         prepare OUT Endpoint for reception
  * @param  pdev: device instance
  * @retval status
  */
uint8_t USBD_CDC_ReceivePacket(USBD_HandleTypeDef *pdev)
{
 800b86c:	b580      	push	{r7, lr}
 800b86e:	b084      	sub	sp, #16
 800b870:	af00      	add	r7, sp, #0
 800b872:	6078      	str	r0, [r7, #4]
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef *)pdev->pClassDataCmsit[pdev->classId];
 800b874:	687b      	ldr	r3, [r7, #4]
 800b876:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b87a:	687b      	ldr	r3, [r7, #4]
 800b87c:	32b0      	adds	r2, #176	@ 0xb0
 800b87e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b882:	60fb      	str	r3, [r7, #12]
#ifdef USE_USBD_COMPOSITE
  /* Get the Endpoints addresses allocated for this class instance */
  CDCOutEpAdd = USBD_CoreGetEPAdd(pdev, USBD_EP_OUT, USBD_EP_TYPE_BULK, (uint8_t)pdev->classId);
#endif /* USE_USBD_COMPOSITE */

  if (pdev->pClassDataCmsit[pdev->classId] == NULL)
 800b884:	687b      	ldr	r3, [r7, #4]
 800b886:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b88a:	687b      	ldr	r3, [r7, #4]
 800b88c:	32b0      	adds	r2, #176	@ 0xb0
 800b88e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b892:	2b00      	cmp	r3, #0
 800b894:	d101      	bne.n	800b89a <USBD_CDC_ReceivePacket+0x2e>
  {
    return (uint8_t)USBD_FAIL;
 800b896:	2303      	movs	r3, #3
 800b898:	e018      	b.n	800b8cc <USBD_CDC_ReceivePacket+0x60>
  }

  if (pdev->dev_speed == USBD_SPEED_HIGH)
 800b89a:	687b      	ldr	r3, [r7, #4]
 800b89c:	7c1b      	ldrb	r3, [r3, #16]
 800b89e:	2b00      	cmp	r3, #0
 800b8a0:	d10a      	bne.n	800b8b8 <USBD_CDC_ReceivePacket+0x4c>
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b8a2:	4b0c      	ldr	r3, [pc, #48]	@ (800b8d4 <USBD_CDC_ReceivePacket+0x68>)
 800b8a4:	7819      	ldrb	r1, [r3, #0]
 800b8a6:	68fb      	ldr	r3, [r7, #12]
 800b8a8:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b8ac:	f44f 7300 	mov.w	r3, #512	@ 0x200
 800b8b0:	6878      	ldr	r0, [r7, #4]
 800b8b2:	f001 ffd3 	bl	800d85c <USBD_LL_PrepareReceive>
 800b8b6:	e008      	b.n	800b8ca <USBD_CDC_ReceivePacket+0x5e>
                                 CDC_DATA_HS_OUT_PACKET_SIZE);
  }
  else
  {
    /* Prepare Out endpoint to receive next packet */
    (void)USBD_LL_PrepareReceive(pdev, CDCOutEpAdd, hcdc->RxBuffer,
 800b8b8:	4b06      	ldr	r3, [pc, #24]	@ (800b8d4 <USBD_CDC_ReceivePacket+0x68>)
 800b8ba:	7819      	ldrb	r1, [r3, #0]
 800b8bc:	68fb      	ldr	r3, [r7, #12]
 800b8be:	f8d3 2204 	ldr.w	r2, [r3, #516]	@ 0x204
 800b8c2:	2340      	movs	r3, #64	@ 0x40
 800b8c4:	6878      	ldr	r0, [r7, #4]
 800b8c6:	f001 ffc9 	bl	800d85c <USBD_LL_PrepareReceive>
                                 CDC_DATA_FS_OUT_PACKET_SIZE);
  }

  return (uint8_t)USBD_OK;
 800b8ca:	2300      	movs	r3, #0
}
 800b8cc:	4618      	mov	r0, r3
 800b8ce:	3710      	adds	r7, #16
 800b8d0:	46bd      	mov	sp, r7
 800b8d2:	bd80      	pop	{r7, pc}
 800b8d4:	200000a0 	.word	0x200000a0

0800b8d8 <USBD_Init>:
  * @param  id: Low level core index
  * @retval status: USBD Status
  */
USBD_StatusTypeDef USBD_Init(USBD_HandleTypeDef *pdev,
                             USBD_DescriptorsTypeDef *pdesc, uint8_t id)
{
 800b8d8:	b580      	push	{r7, lr}
 800b8da:	b086      	sub	sp, #24
 800b8dc:	af00      	add	r7, sp, #0
 800b8de:	60f8      	str	r0, [r7, #12]
 800b8e0:	60b9      	str	r1, [r7, #8]
 800b8e2:	4613      	mov	r3, r2
 800b8e4:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef ret;

  /* Check whether the USB Host handle is valid */
  if (pdev == NULL)
 800b8e6:	68fb      	ldr	r3, [r7, #12]
 800b8e8:	2b00      	cmp	r3, #0
 800b8ea:	d101      	bne.n	800b8f0 <USBD_Init+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Device handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b8ec:	2303      	movs	r3, #3
 800b8ee:	e01f      	b.n	800b930 <USBD_Init+0x58>
    pdev->NumClasses = 0;
    pdev->classId = 0;
  }
#else
  /* Unlink previous class*/
  pdev->pClass[0] = NULL;
 800b8f0:	68fb      	ldr	r3, [r7, #12]
 800b8f2:	2200      	movs	r2, #0
 800b8f4:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  pdev->pUserData[0] = NULL;
 800b8f8:	68fb      	ldr	r3, [r7, #12]
 800b8fa:	2200      	movs	r2, #0
 800b8fc:	f8c3 22c4 	str.w	r2, [r3, #708]	@ 0x2c4
#endif /* USE_USBD_COMPOSITE */

  pdev->pConfDesc = NULL;
 800b900:	68fb      	ldr	r3, [r7, #12]
 800b902:	2200      	movs	r2, #0
 800b904:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0

  /* Assign USBD Descriptors */
  if (pdesc != NULL)
 800b908:	68bb      	ldr	r3, [r7, #8]
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d003      	beq.n	800b916 <USBD_Init+0x3e>
  {
    pdev->pDesc = pdesc;
 800b90e:	68fb      	ldr	r3, [r7, #12]
 800b910:	68ba      	ldr	r2, [r7, #8]
 800b912:	f8c3 22b4 	str.w	r2, [r3, #692]	@ 0x2b4
  }

  /* Set Device initial State */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800b916:	68fb      	ldr	r3, [r7, #12]
 800b918:	2201      	movs	r2, #1
 800b91a:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->id = id;
 800b91e:	68fb      	ldr	r3, [r7, #12]
 800b920:	79fa      	ldrb	r2, [r7, #7]
 800b922:	701a      	strb	r2, [r3, #0]

  /* Initialize low level driver */
  ret = USBD_LL_Init(pdev);
 800b924:	68f8      	ldr	r0, [r7, #12]
 800b926:	f001 fe43 	bl	800d5b0 <USBD_LL_Init>
 800b92a:	4603      	mov	r3, r0
 800b92c:	75fb      	strb	r3, [r7, #23]

  return ret;
 800b92e:	7dfb      	ldrb	r3, [r7, #23]
}
 800b930:	4618      	mov	r0, r3
 800b932:	3718      	adds	r7, #24
 800b934:	46bd      	mov	sp, r7
 800b936:	bd80      	pop	{r7, pc}

0800b938 <USBD_RegisterClass>:
  * @param  pdev: Device Handle
  * @param  pclass: Class handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_RegisterClass(USBD_HandleTypeDef *pdev, USBD_ClassTypeDef *pclass)
{
 800b938:	b580      	push	{r7, lr}
 800b93a:	b084      	sub	sp, #16
 800b93c:	af00      	add	r7, sp, #0
 800b93e:	6078      	str	r0, [r7, #4]
 800b940:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800b942:	2300      	movs	r3, #0
 800b944:	81fb      	strh	r3, [r7, #14]

  if (pclass == NULL)
 800b946:	683b      	ldr	r3, [r7, #0]
 800b948:	2b00      	cmp	r3, #0
 800b94a:	d101      	bne.n	800b950 <USBD_RegisterClass+0x18>
  {
#if (USBD_DEBUG_LEVEL > 1U)
    USBD_ErrLog("Invalid Class handle");
#endif /* (USBD_DEBUG_LEVEL > 1U) */
    return USBD_FAIL;
 800b94c:	2303      	movs	r3, #3
 800b94e:	e025      	b.n	800b99c <USBD_RegisterClass+0x64>
  }

  /* link the class to the USB Device handle */
  pdev->pClass[0] = pclass;
 800b950:	687b      	ldr	r3, [r7, #4]
 800b952:	683a      	ldr	r2, [r7, #0]
 800b954:	f8c3 22b8 	str.w	r2, [r3, #696]	@ 0x2b8
  if (pdev->pClass[pdev->classId]->GetHSConfigDescriptor != NULL)
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetHSConfigDescriptor(&len);
  }
#else /* Default USE_USB_FS */
  if (pdev->pClass[pdev->classId]->GetFSConfigDescriptor != NULL)
 800b958:	687b      	ldr	r3, [r7, #4]
 800b95a:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b95e:	687b      	ldr	r3, [r7, #4]
 800b960:	32ae      	adds	r2, #174	@ 0xae
 800b962:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b966:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b968:	2b00      	cmp	r3, #0
 800b96a:	d00f      	beq.n	800b98c <USBD_RegisterClass+0x54>
  {
    pdev->pConfDesc = (void *)pdev->pClass[pdev->classId]->GetFSConfigDescriptor(&len);
 800b96c:	687b      	ldr	r3, [r7, #4]
 800b96e:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800b972:	687b      	ldr	r3, [r7, #4]
 800b974:	32ae      	adds	r2, #174	@ 0xae
 800b976:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800b97a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800b97c:	f107 020e 	add.w	r2, r7, #14
 800b980:	4610      	mov	r0, r2
 800b982:	4798      	blx	r3
 800b984:	4602      	mov	r2, r0
 800b986:	687b      	ldr	r3, [r7, #4]
 800b988:	f8c3 22d0 	str.w	r2, [r3, #720]	@ 0x2d0
  }
#endif /* USE_USB_FS */

  /* Increment the NumClasses */
  pdev->NumClasses++;
 800b98c:	687b      	ldr	r3, [r7, #4]
 800b98e:	f8d3 32d8 	ldr.w	r3, [r3, #728]	@ 0x2d8
 800b992:	1c5a      	adds	r2, r3, #1
 800b994:	687b      	ldr	r3, [r7, #4]
 800b996:	f8c3 22d8 	str.w	r2, [r3, #728]	@ 0x2d8

  return USBD_OK;
 800b99a:	2300      	movs	r3, #0
}
 800b99c:	4618      	mov	r0, r3
 800b99e:	3710      	adds	r7, #16
 800b9a0:	46bd      	mov	sp, r7
 800b9a2:	bd80      	pop	{r7, pc}

0800b9a4 <USBD_Start>:
  *         Start the USB Device Core.
  * @param  pdev: Device Handle
  * @retval USBD Status
  */
USBD_StatusTypeDef USBD_Start(USBD_HandleTypeDef *pdev)
{
 800b9a4:	b580      	push	{r7, lr}
 800b9a6:	b082      	sub	sp, #8
 800b9a8:	af00      	add	r7, sp, #0
 800b9aa:	6078      	str	r0, [r7, #4]
#ifdef USE_USBD_COMPOSITE
  pdev->classId = 0U;
#endif /* USE_USBD_COMPOSITE */

  /* Start the low level driver  */
  return USBD_LL_Start(pdev);
 800b9ac:	6878      	ldr	r0, [r7, #4]
 800b9ae:	f001 fe4b 	bl	800d648 <USBD_LL_Start>
 800b9b2:	4603      	mov	r3, r0
}
 800b9b4:	4618      	mov	r0, r3
 800b9b6:	3708      	adds	r7, #8
 800b9b8:	46bd      	mov	sp, r7
 800b9ba:	bd80      	pop	{r7, pc}

0800b9bc <USBD_RunTestMode>:
  *         Launch test mode process
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_RunTestMode(USBD_HandleTypeDef *pdev)
{
 800b9bc:	b480      	push	{r7}
 800b9be:	b083      	sub	sp, #12
 800b9c0:	af00      	add	r7, sp, #0
 800b9c2:	6078      	str	r0, [r7, #4]
  return ret;
#else
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800b9c4:	2300      	movs	r3, #0
#endif /* USBD_HS_TESTMODE_ENABLE */
}
 800b9c6:	4618      	mov	r0, r3
 800b9c8:	370c      	adds	r7, #12
 800b9ca:	46bd      	mov	sp, r7
 800b9cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b9d0:	4770      	bx	lr

0800b9d2 <USBD_SetClassConfig>:
  * @param  cfgidx: configuration index
  * @retval status
  */

USBD_StatusTypeDef USBD_SetClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800b9d2:	b580      	push	{r7, lr}
 800b9d4:	b084      	sub	sp, #16
 800b9d6:	af00      	add	r7, sp, #0
 800b9d8:	6078      	str	r0, [r7, #4]
 800b9da:	460b      	mov	r3, r1
 800b9dc:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800b9de:	2300      	movs	r3, #0
 800b9e0:	73fb      	strb	r3, [r7, #15]
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800b9e2:	687b      	ldr	r3, [r7, #4]
 800b9e4:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b9e8:	2b00      	cmp	r3, #0
 800b9ea:	d009      	beq.n	800ba00 <USBD_SetClassConfig+0x2e>
  {
    /* Set configuration and Start the Class */
    ret = (USBD_StatusTypeDef)pdev->pClass[0]->Init(pdev, cfgidx);
 800b9ec:	687b      	ldr	r3, [r7, #4]
 800b9ee:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800b9f2:	681b      	ldr	r3, [r3, #0]
 800b9f4:	78fa      	ldrb	r2, [r7, #3]
 800b9f6:	4611      	mov	r1, r2
 800b9f8:	6878      	ldr	r0, [r7, #4]
 800b9fa:	4798      	blx	r3
 800b9fc:	4603      	mov	r3, r0
 800b9fe:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ba00:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba02:	4618      	mov	r0, r3
 800ba04:	3710      	adds	r7, #16
 800ba06:	46bd      	mov	sp, r7
 800ba08:	bd80      	pop	{r7, pc}

0800ba0a <USBD_ClrClassConfig>:
  * @param  pdev: device instance
  * @param  cfgidx: configuration index
  * @retval status
  */
USBD_StatusTypeDef USBD_ClrClassConfig(USBD_HandleTypeDef *pdev, uint8_t cfgidx)
{
 800ba0a:	b580      	push	{r7, lr}
 800ba0c:	b084      	sub	sp, #16
 800ba0e:	af00      	add	r7, sp, #0
 800ba10:	6078      	str	r0, [r7, #4]
 800ba12:	460b      	mov	r3, r1
 800ba14:	70fb      	strb	r3, [r7, #3]
  USBD_StatusTypeDef ret = USBD_OK;
 800ba16:	2300      	movs	r3, #0
 800ba18:	73fb      	strb	r3, [r7, #15]
      }
    }
  }
#else
  /* Clear configuration  and De-initialize the Class process */
  if (pdev->pClass[0]->DeInit(pdev, cfgidx) != 0U)
 800ba1a:	687b      	ldr	r3, [r7, #4]
 800ba1c:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800ba20:	685b      	ldr	r3, [r3, #4]
 800ba22:	78fa      	ldrb	r2, [r7, #3]
 800ba24:	4611      	mov	r1, r2
 800ba26:	6878      	ldr	r0, [r7, #4]
 800ba28:	4798      	blx	r3
 800ba2a:	4603      	mov	r3, r0
 800ba2c:	2b00      	cmp	r3, #0
 800ba2e:	d001      	beq.n	800ba34 <USBD_ClrClassConfig+0x2a>
  {
    ret = USBD_FAIL;
 800ba30:	2303      	movs	r3, #3
 800ba32:	73fb      	strb	r3, [r7, #15]
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800ba34:	7bfb      	ldrb	r3, [r7, #15]
}
 800ba36:	4618      	mov	r0, r3
 800ba38:	3710      	adds	r7, #16
 800ba3a:	46bd      	mov	sp, r7
 800ba3c:	bd80      	pop	{r7, pc}

0800ba3e <USBD_LL_SetupStage>:
  * @param  pdev: device instance
  * @param  psetup: setup packet buffer pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetupStage(USBD_HandleTypeDef *pdev, uint8_t *psetup)
{
 800ba3e:	b580      	push	{r7, lr}
 800ba40:	b084      	sub	sp, #16
 800ba42:	af00      	add	r7, sp, #0
 800ba44:	6078      	str	r0, [r7, #4]
 800ba46:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret;

  USBD_ParseSetupRequest(&pdev->request, psetup);
 800ba48:	687b      	ldr	r3, [r7, #4]
 800ba4a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ba4e:	6839      	ldr	r1, [r7, #0]
 800ba50:	4618      	mov	r0, r3
 800ba52:	f001 f922 	bl	800cc9a <USBD_ParseSetupRequest>

  pdev->ep0_state = USBD_EP0_SETUP;
 800ba56:	687b      	ldr	r3, [r7, #4]
 800ba58:	2201      	movs	r2, #1
 800ba5a:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  pdev->ep0_data_len = pdev->request.wLength;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	f8b3 32b0 	ldrh.w	r3, [r3, #688]	@ 0x2b0
 800ba64:	461a      	mov	r2, r3
 800ba66:	687b      	ldr	r3, [r7, #4]
 800ba68:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

  switch (pdev->request.bmRequest & 0x1FU)
 800ba6c:	687b      	ldr	r3, [r7, #4]
 800ba6e:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800ba72:	f003 031f 	and.w	r3, r3, #31
 800ba76:	2b02      	cmp	r3, #2
 800ba78:	d01a      	beq.n	800bab0 <USBD_LL_SetupStage+0x72>
 800ba7a:	2b02      	cmp	r3, #2
 800ba7c:	d822      	bhi.n	800bac4 <USBD_LL_SetupStage+0x86>
 800ba7e:	2b00      	cmp	r3, #0
 800ba80:	d002      	beq.n	800ba88 <USBD_LL_SetupStage+0x4a>
 800ba82:	2b01      	cmp	r3, #1
 800ba84:	d00a      	beq.n	800ba9c <USBD_LL_SetupStage+0x5e>
 800ba86:	e01d      	b.n	800bac4 <USBD_LL_SetupStage+0x86>
  {
    case USB_REQ_RECIPIENT_DEVICE:
      ret = USBD_StdDevReq(pdev, &pdev->request);
 800ba88:	687b      	ldr	r3, [r7, #4]
 800ba8a:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800ba8e:	4619      	mov	r1, r3
 800ba90:	6878      	ldr	r0, [r7, #4]
 800ba92:	f000 fb77 	bl	800c184 <USBD_StdDevReq>
 800ba96:	4603      	mov	r3, r0
 800ba98:	73fb      	strb	r3, [r7, #15]
      break;
 800ba9a:	e020      	b.n	800bade <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_INTERFACE:
      ret = USBD_StdItfReq(pdev, &pdev->request);
 800ba9c:	687b      	ldr	r3, [r7, #4]
 800ba9e:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800baa2:	4619      	mov	r1, r3
 800baa4:	6878      	ldr	r0, [r7, #4]
 800baa6:	f000 fbdf 	bl	800c268 <USBD_StdItfReq>
 800baaa:	4603      	mov	r3, r0
 800baac:	73fb      	strb	r3, [r7, #15]
      break;
 800baae:	e016      	b.n	800bade <USBD_LL_SetupStage+0xa0>

    case USB_REQ_RECIPIENT_ENDPOINT:
      ret = USBD_StdEPReq(pdev, &pdev->request);
 800bab0:	687b      	ldr	r3, [r7, #4]
 800bab2:	f203 23aa 	addw	r3, r3, #682	@ 0x2aa
 800bab6:	4619      	mov	r1, r3
 800bab8:	6878      	ldr	r0, [r7, #4]
 800baba:	f000 fc41 	bl	800c340 <USBD_StdEPReq>
 800babe:	4603      	mov	r3, r0
 800bac0:	73fb      	strb	r3, [r7, #15]
      break;
 800bac2:	e00c      	b.n	800bade <USBD_LL_SetupStage+0xa0>

    default:
      ret = USBD_LL_StallEP(pdev, (pdev->request.bmRequest & 0x80U));
 800bac4:	687b      	ldr	r3, [r7, #4]
 800bac6:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800baca:	f023 037f 	bic.w	r3, r3, #127	@ 0x7f
 800bace:	b2db      	uxtb	r3, r3
 800bad0:	4619      	mov	r1, r3
 800bad2:	6878      	ldr	r0, [r7, #4]
 800bad4:	f001 fe18 	bl	800d708 <USBD_LL_StallEP>
 800bad8:	4603      	mov	r3, r0
 800bada:	73fb      	strb	r3, [r7, #15]
      break;
 800badc:	bf00      	nop
  }

  return ret;
 800bade:	7bfb      	ldrb	r3, [r7, #15]
}
 800bae0:	4618      	mov	r0, r3
 800bae2:	3710      	adds	r7, #16
 800bae4:	46bd      	mov	sp, r7
 800bae6:	bd80      	pop	{r7, pc}

0800bae8 <USBD_LL_DataOutStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataOutStage(USBD_HandleTypeDef *pdev,
                                        uint8_t epnum, uint8_t *pdata)
{
 800bae8:	b580      	push	{r7, lr}
 800baea:	b086      	sub	sp, #24
 800baec:	af00      	add	r7, sp, #0
 800baee:	60f8      	str	r0, [r7, #12]
 800baf0:	460b      	mov	r3, r1
 800baf2:	607a      	str	r2, [r7, #4]
 800baf4:	72fb      	strb	r3, [r7, #11]
  USBD_EndpointTypeDef *pep;
  USBD_StatusTypeDef ret = USBD_OK;
 800baf6:	2300      	movs	r3, #0
 800baf8:	75fb      	strb	r3, [r7, #23]
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800bafa:	7afb      	ldrb	r3, [r7, #11]
 800bafc:	2b00      	cmp	r3, #0
 800bafe:	d177      	bne.n	800bbf0 <USBD_LL_DataOutStage+0x108>
  {
    pep = &pdev->ep_out[0];
 800bb00:	68fb      	ldr	r3, [r7, #12]
 800bb02:	f503 73aa 	add.w	r3, r3, #340	@ 0x154
 800bb06:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_OUT)
 800bb08:	68fb      	ldr	r3, [r7, #12]
 800bb0a:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bb0e:	2b03      	cmp	r3, #3
 800bb10:	f040 80a1 	bne.w	800bc56 <USBD_LL_DataOutStage+0x16e>
    {
      if (pep->rem_length > pep->maxpacket)
 800bb14:	693b      	ldr	r3, [r7, #16]
 800bb16:	685b      	ldr	r3, [r3, #4]
 800bb18:	693a      	ldr	r2, [r7, #16]
 800bb1a:	8992      	ldrh	r2, [r2, #12]
 800bb1c:	4293      	cmp	r3, r2
 800bb1e:	d91c      	bls.n	800bb5a <USBD_LL_DataOutStage+0x72>
      {
        pep->rem_length -= pep->maxpacket;
 800bb20:	693b      	ldr	r3, [r7, #16]
 800bb22:	685b      	ldr	r3, [r3, #4]
 800bb24:	693a      	ldr	r2, [r7, #16]
 800bb26:	8992      	ldrh	r2, [r2, #12]
 800bb28:	1a9a      	subs	r2, r3, r2
 800bb2a:	693b      	ldr	r3, [r7, #16]
 800bb2c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800bb2e:	693b      	ldr	r3, [r7, #16]
 800bb30:	691b      	ldr	r3, [r3, #16]
 800bb32:	693a      	ldr	r2, [r7, #16]
 800bb34:	8992      	ldrh	r2, [r2, #12]
 800bb36:	441a      	add	r2, r3
 800bb38:	693b      	ldr	r3, [r7, #16]
 800bb3a:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueRx(pdev, pep->pbuffer, MAX(pep->rem_length, pep->maxpacket));
 800bb3c:	693b      	ldr	r3, [r7, #16]
 800bb3e:	6919      	ldr	r1, [r3, #16]
 800bb40:	693b      	ldr	r3, [r7, #16]
 800bb42:	899b      	ldrh	r3, [r3, #12]
 800bb44:	461a      	mov	r2, r3
 800bb46:	693b      	ldr	r3, [r7, #16]
 800bb48:	685b      	ldr	r3, [r3, #4]
 800bb4a:	4293      	cmp	r3, r2
 800bb4c:	bf38      	it	cc
 800bb4e:	4613      	movcc	r3, r2
 800bb50:	461a      	mov	r2, r3
 800bb52:	68f8      	ldr	r0, [r7, #12]
 800bb54:	f001 f9a8 	bl	800cea8 <USBD_CtlContinueRx>
 800bb58:	e07d      	b.n	800bc56 <USBD_LL_DataOutStage+0x16e>
      }
      else
      {
        /* Find the class ID relative to the current request */
        switch (pdev->request.bmRequest & 0x1FU)
 800bb5a:	68fb      	ldr	r3, [r7, #12]
 800bb5c:	f893 32aa 	ldrb.w	r3, [r3, #682]	@ 0x2aa
 800bb60:	f003 031f 	and.w	r3, r3, #31
 800bb64:	2b02      	cmp	r3, #2
 800bb66:	d014      	beq.n	800bb92 <USBD_LL_DataOutStage+0xaa>
 800bb68:	2b02      	cmp	r3, #2
 800bb6a:	d81d      	bhi.n	800bba8 <USBD_LL_DataOutStage+0xc0>
 800bb6c:	2b00      	cmp	r3, #0
 800bb6e:	d002      	beq.n	800bb76 <USBD_LL_DataOutStage+0x8e>
 800bb70:	2b01      	cmp	r3, #1
 800bb72:	d003      	beq.n	800bb7c <USBD_LL_DataOutStage+0x94>
 800bb74:	e018      	b.n	800bba8 <USBD_LL_DataOutStage+0xc0>
        {
          case USB_REQ_RECIPIENT_DEVICE:
            /* Device requests must be managed by the first instantiated class
               (or duplicated by all classes for simplicity) */
            idx = 0U;
 800bb76:	2300      	movs	r3, #0
 800bb78:	75bb      	strb	r3, [r7, #22]
            break;
 800bb7a:	e018      	b.n	800bbae <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_INTERFACE:
            idx = USBD_CoreFindIF(pdev, LOBYTE(pdev->request.wIndex));
 800bb7c:	68fb      	ldr	r3, [r7, #12]
 800bb7e:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800bb82:	b2db      	uxtb	r3, r3
 800bb84:	4619      	mov	r1, r3
 800bb86:	68f8      	ldr	r0, [r7, #12]
 800bb88:	f000 fa6e 	bl	800c068 <USBD_CoreFindIF>
 800bb8c:	4603      	mov	r3, r0
 800bb8e:	75bb      	strb	r3, [r7, #22]
            break;
 800bb90:	e00d      	b.n	800bbae <USBD_LL_DataOutStage+0xc6>

          case USB_REQ_RECIPIENT_ENDPOINT:
            idx = USBD_CoreFindEP(pdev, LOBYTE(pdev->request.wIndex));
 800bb92:	68fb      	ldr	r3, [r7, #12]
 800bb94:	f8b3 32ae 	ldrh.w	r3, [r3, #686]	@ 0x2ae
 800bb98:	b2db      	uxtb	r3, r3
 800bb9a:	4619      	mov	r1, r3
 800bb9c:	68f8      	ldr	r0, [r7, #12]
 800bb9e:	f000 fa70 	bl	800c082 <USBD_CoreFindEP>
 800bba2:	4603      	mov	r3, r0
 800bba4:	75bb      	strb	r3, [r7, #22]
            break;
 800bba6:	e002      	b.n	800bbae <USBD_LL_DataOutStage+0xc6>

          default:
            /* Back to the first class in case of doubt */
            idx = 0U;
 800bba8:	2300      	movs	r3, #0
 800bbaa:	75bb      	strb	r3, [r7, #22]
            break;
 800bbac:	bf00      	nop
        }

        if (idx < USBD_MAX_SUPPORTED_CLASS)
 800bbae:	7dbb      	ldrb	r3, [r7, #22]
 800bbb0:	2b00      	cmp	r3, #0
 800bbb2:	d119      	bne.n	800bbe8 <USBD_LL_DataOutStage+0x100>
        {
          /* Setup the class ID and route the request to the relative class function */
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bbb4:	68fb      	ldr	r3, [r7, #12]
 800bbb6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bbba:	b2db      	uxtb	r3, r3
 800bbbc:	2b03      	cmp	r3, #3
 800bbbe:	d113      	bne.n	800bbe8 <USBD_LL_DataOutStage+0x100>
          {
            if (pdev->pClass[idx]->EP0_RxReady != NULL)
 800bbc0:	7dba      	ldrb	r2, [r7, #22]
 800bbc2:	68fb      	ldr	r3, [r7, #12]
 800bbc4:	32ae      	adds	r2, #174	@ 0xae
 800bbc6:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbca:	691b      	ldr	r3, [r3, #16]
 800bbcc:	2b00      	cmp	r3, #0
 800bbce:	d00b      	beq.n	800bbe8 <USBD_LL_DataOutStage+0x100>
            {
              pdev->classId = idx;
 800bbd0:	7dba      	ldrb	r2, [r7, #22]
 800bbd2:	68fb      	ldr	r3, [r7, #12]
 800bbd4:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[idx]->EP0_RxReady(pdev);
 800bbd8:	7dba      	ldrb	r2, [r7, #22]
 800bbda:	68fb      	ldr	r3, [r7, #12]
 800bbdc:	32ae      	adds	r2, #174	@ 0xae
 800bbde:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bbe2:	691b      	ldr	r3, [r3, #16]
 800bbe4:	68f8      	ldr	r0, [r7, #12]
 800bbe6:	4798      	blx	r3
            }
          }
        }

        (void)USBD_CtlSendStatus(pdev);
 800bbe8:	68f8      	ldr	r0, [r7, #12]
 800bbea:	f001 f96e 	bl	800ceca <USBD_CtlSendStatus>
 800bbee:	e032      	b.n	800bc56 <USBD_LL_DataOutStage+0x16e>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, (epnum & 0x7FU));
 800bbf0:	7afb      	ldrb	r3, [r7, #11]
 800bbf2:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800bbf6:	b2db      	uxtb	r3, r3
 800bbf8:	4619      	mov	r1, r3
 800bbfa:	68f8      	ldr	r0, [r7, #12]
 800bbfc:	f000 fa41 	bl	800c082 <USBD_CoreFindEP>
 800bc00:	4603      	mov	r3, r0
 800bc02:	75bb      	strb	r3, [r7, #22]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bc04:	7dbb      	ldrb	r3, [r7, #22]
 800bc06:	2bff      	cmp	r3, #255	@ 0xff
 800bc08:	d025      	beq.n	800bc56 <USBD_LL_DataOutStage+0x16e>
 800bc0a:	7dbb      	ldrb	r3, [r7, #22]
 800bc0c:	2b00      	cmp	r3, #0
 800bc0e:	d122      	bne.n	800bc56 <USBD_LL_DataOutStage+0x16e>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bc10:	68fb      	ldr	r3, [r7, #12]
 800bc12:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bc16:	b2db      	uxtb	r3, r3
 800bc18:	2b03      	cmp	r3, #3
 800bc1a:	d117      	bne.n	800bc4c <USBD_LL_DataOutStage+0x164>
      {
        if (pdev->pClass[idx]->DataOut != NULL)
 800bc1c:	7dba      	ldrb	r2, [r7, #22]
 800bc1e:	68fb      	ldr	r3, [r7, #12]
 800bc20:	32ae      	adds	r2, #174	@ 0xae
 800bc22:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc26:	699b      	ldr	r3, [r3, #24]
 800bc28:	2b00      	cmp	r3, #0
 800bc2a:	d00f      	beq.n	800bc4c <USBD_LL_DataOutStage+0x164>
        {
          pdev->classId = idx;
 800bc2c:	7dba      	ldrb	r2, [r7, #22]
 800bc2e:	68fb      	ldr	r3, [r7, #12]
 800bc30:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataOut(pdev, epnum);
 800bc34:	7dba      	ldrb	r2, [r7, #22]
 800bc36:	68fb      	ldr	r3, [r7, #12]
 800bc38:	32ae      	adds	r2, #174	@ 0xae
 800bc3a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bc3e:	699b      	ldr	r3, [r3, #24]
 800bc40:	7afa      	ldrb	r2, [r7, #11]
 800bc42:	4611      	mov	r1, r2
 800bc44:	68f8      	ldr	r0, [r7, #12]
 800bc46:	4798      	blx	r3
 800bc48:	4603      	mov	r3, r0
 800bc4a:	75fb      	strb	r3, [r7, #23]
        }
      }
      if (ret != USBD_OK)
 800bc4c:	7dfb      	ldrb	r3, [r7, #23]
 800bc4e:	2b00      	cmp	r3, #0
 800bc50:	d001      	beq.n	800bc56 <USBD_LL_DataOutStage+0x16e>
      {
        return ret;
 800bc52:	7dfb      	ldrb	r3, [r7, #23]
 800bc54:	e000      	b.n	800bc58 <USBD_LL_DataOutStage+0x170>
      }
    }
  }

  return USBD_OK;
 800bc56:	2300      	movs	r3, #0
}
 800bc58:	4618      	mov	r0, r3
 800bc5a:	3718      	adds	r7, #24
 800bc5c:	46bd      	mov	sp, r7
 800bc5e:	bd80      	pop	{r7, pc}

0800bc60 <USBD_LL_DataInStage>:
  * @param  pdata: data pointer
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DataInStage(USBD_HandleTypeDef *pdev,
                                       uint8_t epnum, uint8_t *pdata)
{
 800bc60:	b580      	push	{r7, lr}
 800bc62:	b086      	sub	sp, #24
 800bc64:	af00      	add	r7, sp, #0
 800bc66:	60f8      	str	r0, [r7, #12]
 800bc68:	460b      	mov	r3, r1
 800bc6a:	607a      	str	r2, [r7, #4]
 800bc6c:	72fb      	strb	r3, [r7, #11]
  USBD_StatusTypeDef ret;
  uint8_t idx;

  UNUSED(pdata);

  if (epnum == 0U)
 800bc6e:	7afb      	ldrb	r3, [r7, #11]
 800bc70:	2b00      	cmp	r3, #0
 800bc72:	d178      	bne.n	800bd66 <USBD_LL_DataInStage+0x106>
  {
    pep = &pdev->ep_in[0];
 800bc74:	68fb      	ldr	r3, [r7, #12]
 800bc76:	3314      	adds	r3, #20
 800bc78:	613b      	str	r3, [r7, #16]

    if (pdev->ep0_state == USBD_EP0_DATA_IN)
 800bc7a:	68fb      	ldr	r3, [r7, #12]
 800bc7c:	f8d3 3294 	ldr.w	r3, [r3, #660]	@ 0x294
 800bc80:	2b02      	cmp	r3, #2
 800bc82:	d163      	bne.n	800bd4c <USBD_LL_DataInStage+0xec>
    {
      if (pep->rem_length > pep->maxpacket)
 800bc84:	693b      	ldr	r3, [r7, #16]
 800bc86:	685b      	ldr	r3, [r3, #4]
 800bc88:	693a      	ldr	r2, [r7, #16]
 800bc8a:	8992      	ldrh	r2, [r2, #12]
 800bc8c:	4293      	cmp	r3, r2
 800bc8e:	d91c      	bls.n	800bcca <USBD_LL_DataInStage+0x6a>
      {
        pep->rem_length -= pep->maxpacket;
 800bc90:	693b      	ldr	r3, [r7, #16]
 800bc92:	685b      	ldr	r3, [r3, #4]
 800bc94:	693a      	ldr	r2, [r7, #16]
 800bc96:	8992      	ldrh	r2, [r2, #12]
 800bc98:	1a9a      	subs	r2, r3, r2
 800bc9a:	693b      	ldr	r3, [r7, #16]
 800bc9c:	605a      	str	r2, [r3, #4]
        pep->pbuffer += pep->maxpacket;
 800bc9e:	693b      	ldr	r3, [r7, #16]
 800bca0:	691b      	ldr	r3, [r3, #16]
 800bca2:	693a      	ldr	r2, [r7, #16]
 800bca4:	8992      	ldrh	r2, [r2, #12]
 800bca6:	441a      	add	r2, r3
 800bca8:	693b      	ldr	r3, [r7, #16]
 800bcaa:	611a      	str	r2, [r3, #16]

        (void)USBD_CtlContinueSendData(pdev, pep->pbuffer, pep->rem_length);
 800bcac:	693b      	ldr	r3, [r7, #16]
 800bcae:	6919      	ldr	r1, [r3, #16]
 800bcb0:	693b      	ldr	r3, [r7, #16]
 800bcb2:	685b      	ldr	r3, [r3, #4]
 800bcb4:	461a      	mov	r2, r3
 800bcb6:	68f8      	ldr	r0, [r7, #12]
 800bcb8:	f001 f8c4 	bl	800ce44 <USBD_CtlContinueSendData>

        /* Prepare endpoint for premature end of transfer */
        (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bcbc:	2300      	movs	r3, #0
 800bcbe:	2200      	movs	r2, #0
 800bcc0:	2100      	movs	r1, #0
 800bcc2:	68f8      	ldr	r0, [r7, #12]
 800bcc4:	f001 fdca 	bl	800d85c <USBD_LL_PrepareReceive>
 800bcc8:	e040      	b.n	800bd4c <USBD_LL_DataInStage+0xec>
      }
      else
      {
        /* last packet is MPS multiple, so send ZLP packet */
        if ((pep->maxpacket == pep->rem_length) &&
 800bcca:	693b      	ldr	r3, [r7, #16]
 800bccc:	899b      	ldrh	r3, [r3, #12]
 800bcce:	461a      	mov	r2, r3
 800bcd0:	693b      	ldr	r3, [r7, #16]
 800bcd2:	685b      	ldr	r3, [r3, #4]
 800bcd4:	429a      	cmp	r2, r3
 800bcd6:	d11c      	bne.n	800bd12 <USBD_LL_DataInStage+0xb2>
            (pep->total_length >= pep->maxpacket) &&
 800bcd8:	693b      	ldr	r3, [r7, #16]
 800bcda:	681b      	ldr	r3, [r3, #0]
 800bcdc:	693a      	ldr	r2, [r7, #16]
 800bcde:	8992      	ldrh	r2, [r2, #12]
        if ((pep->maxpacket == pep->rem_length) &&
 800bce0:	4293      	cmp	r3, r2
 800bce2:	d316      	bcc.n	800bd12 <USBD_LL_DataInStage+0xb2>
            (pep->total_length < pdev->ep0_data_len))
 800bce4:	693b      	ldr	r3, [r7, #16]
 800bce6:	681a      	ldr	r2, [r3, #0]
 800bce8:	68fb      	ldr	r3, [r7, #12]
 800bcea:	f8d3 3298 	ldr.w	r3, [r3, #664]	@ 0x298
            (pep->total_length >= pep->maxpacket) &&
 800bcee:	429a      	cmp	r2, r3
 800bcf0:	d20f      	bcs.n	800bd12 <USBD_LL_DataInStage+0xb2>
        {
          (void)USBD_CtlContinueSendData(pdev, NULL, 0U);
 800bcf2:	2200      	movs	r2, #0
 800bcf4:	2100      	movs	r1, #0
 800bcf6:	68f8      	ldr	r0, [r7, #12]
 800bcf8:	f001 f8a4 	bl	800ce44 <USBD_CtlContinueSendData>
          pdev->ep0_data_len = 0U;
 800bcfc:	68fb      	ldr	r3, [r7, #12]
 800bcfe:	2200      	movs	r2, #0
 800bd00:	f8c3 2298 	str.w	r2, [r3, #664]	@ 0x298

          /* Prepare endpoint for premature end of transfer */
          (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800bd04:	2300      	movs	r3, #0
 800bd06:	2200      	movs	r2, #0
 800bd08:	2100      	movs	r1, #0
 800bd0a:	68f8      	ldr	r0, [r7, #12]
 800bd0c:	f001 fda6 	bl	800d85c <USBD_LL_PrepareReceive>
 800bd10:	e01c      	b.n	800bd4c <USBD_LL_DataInStage+0xec>
        }
        else
        {
          if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd12:	68fb      	ldr	r3, [r7, #12]
 800bd14:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd18:	b2db      	uxtb	r3, r3
 800bd1a:	2b03      	cmp	r3, #3
 800bd1c:	d10f      	bne.n	800bd3e <USBD_LL_DataInStage+0xde>
          {
            if (pdev->pClass[0]->EP0_TxSent != NULL)
 800bd1e:	68fb      	ldr	r3, [r7, #12]
 800bd20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bd24:	68db      	ldr	r3, [r3, #12]
 800bd26:	2b00      	cmp	r3, #0
 800bd28:	d009      	beq.n	800bd3e <USBD_LL_DataInStage+0xde>
            {
              pdev->classId = 0U;
 800bd2a:	68fb      	ldr	r3, [r7, #12]
 800bd2c:	2200      	movs	r2, #0
 800bd2e:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
              pdev->pClass[0]->EP0_TxSent(pdev);
 800bd32:	68fb      	ldr	r3, [r7, #12]
 800bd34:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bd38:	68db      	ldr	r3, [r3, #12]
 800bd3a:	68f8      	ldr	r0, [r7, #12]
 800bd3c:	4798      	blx	r3
            }
          }
          (void)USBD_LL_StallEP(pdev, 0x80U);
 800bd3e:	2180      	movs	r1, #128	@ 0x80
 800bd40:	68f8      	ldr	r0, [r7, #12]
 800bd42:	f001 fce1 	bl	800d708 <USBD_LL_StallEP>
          (void)USBD_CtlReceiveStatus(pdev);
 800bd46:	68f8      	ldr	r0, [r7, #12]
 800bd48:	f001 f8d2 	bl	800cef0 <USBD_CtlReceiveStatus>
        }
      }
    }

    if (pdev->dev_test_mode != 0U)
 800bd4c:	68fb      	ldr	r3, [r7, #12]
 800bd4e:	f893 32a0 	ldrb.w	r3, [r3, #672]	@ 0x2a0
 800bd52:	2b00      	cmp	r3, #0
 800bd54:	d03a      	beq.n	800bdcc <USBD_LL_DataInStage+0x16c>
    {
      (void)USBD_RunTestMode(pdev);
 800bd56:	68f8      	ldr	r0, [r7, #12]
 800bd58:	f7ff fe30 	bl	800b9bc <USBD_RunTestMode>
      pdev->dev_test_mode = 0U;
 800bd5c:	68fb      	ldr	r3, [r7, #12]
 800bd5e:	2200      	movs	r2, #0
 800bd60:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
 800bd64:	e032      	b.n	800bdcc <USBD_LL_DataInStage+0x16c>
    }
  }
  else
  {
    /* Get the class index relative to this interface */
    idx = USBD_CoreFindEP(pdev, ((uint8_t)epnum | 0x80U));
 800bd66:	7afb      	ldrb	r3, [r7, #11]
 800bd68:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 800bd6c:	b2db      	uxtb	r3, r3
 800bd6e:	4619      	mov	r1, r3
 800bd70:	68f8      	ldr	r0, [r7, #12]
 800bd72:	f000 f986 	bl	800c082 <USBD_CoreFindEP>
 800bd76:	4603      	mov	r3, r0
 800bd78:	75fb      	strb	r3, [r7, #23]

    if (((uint16_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800bd7a:	7dfb      	ldrb	r3, [r7, #23]
 800bd7c:	2bff      	cmp	r3, #255	@ 0xff
 800bd7e:	d025      	beq.n	800bdcc <USBD_LL_DataInStage+0x16c>
 800bd80:	7dfb      	ldrb	r3, [r7, #23]
 800bd82:	2b00      	cmp	r3, #0
 800bd84:	d122      	bne.n	800bdcc <USBD_LL_DataInStage+0x16c>
    {
      /* Call the class data out function to manage the request */
      if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bd86:	68fb      	ldr	r3, [r7, #12]
 800bd88:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bd8c:	b2db      	uxtb	r3, r3
 800bd8e:	2b03      	cmp	r3, #3
 800bd90:	d11c      	bne.n	800bdcc <USBD_LL_DataInStage+0x16c>
      {
        if (pdev->pClass[idx]->DataIn != NULL)
 800bd92:	7dfa      	ldrb	r2, [r7, #23]
 800bd94:	68fb      	ldr	r3, [r7, #12]
 800bd96:	32ae      	adds	r2, #174	@ 0xae
 800bd98:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bd9c:	695b      	ldr	r3, [r3, #20]
 800bd9e:	2b00      	cmp	r3, #0
 800bda0:	d014      	beq.n	800bdcc <USBD_LL_DataInStage+0x16c>
        {
          pdev->classId = idx;
 800bda2:	7dfa      	ldrb	r2, [r7, #23]
 800bda4:	68fb      	ldr	r3, [r7, #12]
 800bda6:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->DataIn(pdev, epnum);
 800bdaa:	7dfa      	ldrb	r2, [r7, #23]
 800bdac:	68fb      	ldr	r3, [r7, #12]
 800bdae:	32ae      	adds	r2, #174	@ 0xae
 800bdb0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bdb4:	695b      	ldr	r3, [r3, #20]
 800bdb6:	7afa      	ldrb	r2, [r7, #11]
 800bdb8:	4611      	mov	r1, r2
 800bdba:	68f8      	ldr	r0, [r7, #12]
 800bdbc:	4798      	blx	r3
 800bdbe:	4603      	mov	r3, r0
 800bdc0:	75bb      	strb	r3, [r7, #22]

          if (ret != USBD_OK)
 800bdc2:	7dbb      	ldrb	r3, [r7, #22]
 800bdc4:	2b00      	cmp	r3, #0
 800bdc6:	d001      	beq.n	800bdcc <USBD_LL_DataInStage+0x16c>
          {
            return ret;
 800bdc8:	7dbb      	ldrb	r3, [r7, #22]
 800bdca:	e000      	b.n	800bdce <USBD_LL_DataInStage+0x16e>
        }
      }
    }
  }

  return USBD_OK;
 800bdcc:	2300      	movs	r3, #0
}
 800bdce:	4618      	mov	r0, r3
 800bdd0:	3718      	adds	r7, #24
 800bdd2:	46bd      	mov	sp, r7
 800bdd4:	bd80      	pop	{r7, pc}

0800bdd6 <USBD_LL_Reset>:
  *         Handle Reset event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Reset(USBD_HandleTypeDef *pdev)
{
 800bdd6:	b580      	push	{r7, lr}
 800bdd8:	b084      	sub	sp, #16
 800bdda:	af00      	add	r7, sp, #0
 800bddc:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef ret = USBD_OK;
 800bdde:	2300      	movs	r3, #0
 800bde0:	73fb      	strb	r3, [r7, #15]

  /* Upon Reset call user call back */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800bde2:	687b      	ldr	r3, [r7, #4]
 800bde4:	2201      	movs	r2, #1
 800bde6:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  pdev->ep0_state = USBD_EP0_IDLE;
 800bdea:	687b      	ldr	r3, [r7, #4]
 800bdec:	2200      	movs	r2, #0
 800bdee:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->dev_config = 0U;
 800bdf2:	687b      	ldr	r3, [r7, #4]
 800bdf4:	2200      	movs	r2, #0
 800bdf6:	605a      	str	r2, [r3, #4]
  pdev->dev_remote_wakeup = 0U;
 800bdf8:	687b      	ldr	r3, [r7, #4]
 800bdfa:	2200      	movs	r2, #0
 800bdfc:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
  pdev->dev_test_mode = 0U;
 800be00:	687b      	ldr	r3, [r7, #4]
 800be02:	2200      	movs	r2, #0
 800be04:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
      }
    }
  }
#else

  if (pdev->pClass[0] != NULL)
 800be08:	687b      	ldr	r3, [r7, #4]
 800be0a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be0e:	2b00      	cmp	r3, #0
 800be10:	d014      	beq.n	800be3c <USBD_LL_Reset+0x66>
  {
    if (pdev->pClass[0]->DeInit != NULL)
 800be12:	687b      	ldr	r3, [r7, #4]
 800be14:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be18:	685b      	ldr	r3, [r3, #4]
 800be1a:	2b00      	cmp	r3, #0
 800be1c:	d00e      	beq.n	800be3c <USBD_LL_Reset+0x66>
    {
      if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != USBD_OK)
 800be1e:	687b      	ldr	r3, [r7, #4]
 800be20:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800be24:	685b      	ldr	r3, [r3, #4]
 800be26:	687a      	ldr	r2, [r7, #4]
 800be28:	6852      	ldr	r2, [r2, #4]
 800be2a:	b2d2      	uxtb	r2, r2
 800be2c:	4611      	mov	r1, r2
 800be2e:	6878      	ldr	r0, [r7, #4]
 800be30:	4798      	blx	r3
 800be32:	4603      	mov	r3, r0
 800be34:	2b00      	cmp	r3, #0
 800be36:	d001      	beq.n	800be3c <USBD_LL_Reset+0x66>
      {
        ret = USBD_FAIL;
 800be38:	2303      	movs	r3, #3
 800be3a:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  /* Open EP0 OUT */
  (void)USBD_LL_OpenEP(pdev, 0x00U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800be3c:	2340      	movs	r3, #64	@ 0x40
 800be3e:	2200      	movs	r2, #0
 800be40:	2100      	movs	r1, #0
 800be42:	6878      	ldr	r0, [r7, #4]
 800be44:	f001 fc1b 	bl	800d67e <USBD_LL_OpenEP>
  pdev->ep_out[0x00U & 0xFU].is_used = 1U;
 800be48:	687b      	ldr	r3, [r7, #4]
 800be4a:	2201      	movs	r2, #1
 800be4c:	f883 2163 	strb.w	r2, [r3, #355]	@ 0x163

  pdev->ep_out[0].maxpacket = USB_MAX_EP0_SIZE;
 800be50:	687b      	ldr	r3, [r7, #4]
 800be52:	2240      	movs	r2, #64	@ 0x40
 800be54:	f8a3 2160 	strh.w	r2, [r3, #352]	@ 0x160

  /* Open EP0 IN */
  (void)USBD_LL_OpenEP(pdev, 0x80U, USBD_EP_TYPE_CTRL, USB_MAX_EP0_SIZE);
 800be58:	2340      	movs	r3, #64	@ 0x40
 800be5a:	2200      	movs	r2, #0
 800be5c:	2180      	movs	r1, #128	@ 0x80
 800be5e:	6878      	ldr	r0, [r7, #4]
 800be60:	f001 fc0d 	bl	800d67e <USBD_LL_OpenEP>
  pdev->ep_in[0x80U & 0xFU].is_used = 1U;
 800be64:	687b      	ldr	r3, [r7, #4]
 800be66:	2201      	movs	r2, #1
 800be68:	f883 2023 	strb.w	r2, [r3, #35]	@ 0x23

  pdev->ep_in[0].maxpacket = USB_MAX_EP0_SIZE;
 800be6c:	687b      	ldr	r3, [r7, #4]
 800be6e:	2240      	movs	r2, #64	@ 0x40
 800be70:	841a      	strh	r2, [r3, #32]

  return ret;
 800be72:	7bfb      	ldrb	r3, [r7, #15]
}
 800be74:	4618      	mov	r0, r3
 800be76:	3710      	adds	r7, #16
 800be78:	46bd      	mov	sp, r7
 800be7a:	bd80      	pop	{r7, pc}

0800be7c <USBD_LL_SetSpeed>:
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SetSpeed(USBD_HandleTypeDef *pdev,
                                    USBD_SpeedTypeDef speed)
{
 800be7c:	b480      	push	{r7}
 800be7e:	b083      	sub	sp, #12
 800be80:	af00      	add	r7, sp, #0
 800be82:	6078      	str	r0, [r7, #4]
 800be84:	460b      	mov	r3, r1
 800be86:	70fb      	strb	r3, [r7, #3]
  pdev->dev_speed = speed;
 800be88:	687b      	ldr	r3, [r7, #4]
 800be8a:	78fa      	ldrb	r2, [r7, #3]
 800be8c:	741a      	strb	r2, [r3, #16]

  return USBD_OK;
 800be8e:	2300      	movs	r3, #0
}
 800be90:	4618      	mov	r0, r3
 800be92:	370c      	adds	r7, #12
 800be94:	46bd      	mov	sp, r7
 800be96:	f85d 7b04 	ldr.w	r7, [sp], #4
 800be9a:	4770      	bx	lr

0800be9c <USBD_LL_Suspend>:
  *         Handle Suspend event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Suspend(USBD_HandleTypeDef *pdev)
{
 800be9c:	b480      	push	{r7}
 800be9e:	b083      	sub	sp, #12
 800bea0:	af00      	add	r7, sp, #0
 800bea2:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state != USBD_STATE_SUSPENDED)
 800bea4:	687b      	ldr	r3, [r7, #4]
 800bea6:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800beaa:	b2db      	uxtb	r3, r3
 800beac:	2b04      	cmp	r3, #4
 800beae:	d006      	beq.n	800bebe <USBD_LL_Suspend+0x22>
  {
    pdev->dev_old_state = pdev->dev_state;
 800beb0:	687b      	ldr	r3, [r7, #4]
 800beb2:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800beb6:	b2da      	uxtb	r2, r3
 800beb8:	687b      	ldr	r3, [r7, #4]
 800beba:	f883 229d 	strb.w	r2, [r3, #669]	@ 0x29d
  }

  pdev->dev_state = USBD_STATE_SUSPENDED;
 800bebe:	687b      	ldr	r3, [r7, #4]
 800bec0:	2204      	movs	r2, #4
 800bec2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c

  return USBD_OK;
 800bec6:	2300      	movs	r3, #0
}
 800bec8:	4618      	mov	r0, r3
 800beca:	370c      	adds	r7, #12
 800becc:	46bd      	mov	sp, r7
 800bece:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bed2:	4770      	bx	lr

0800bed4 <USBD_LL_Resume>:
  *         Handle Resume event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_Resume(USBD_HandleTypeDef *pdev)
{
 800bed4:	b480      	push	{r7}
 800bed6:	b083      	sub	sp, #12
 800bed8:	af00      	add	r7, sp, #0
 800beda:	6078      	str	r0, [r7, #4]
  if (pdev->dev_state == USBD_STATE_SUSPENDED)
 800bedc:	687b      	ldr	r3, [r7, #4]
 800bede:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bee2:	b2db      	uxtb	r3, r3
 800bee4:	2b04      	cmp	r3, #4
 800bee6:	d106      	bne.n	800bef6 <USBD_LL_Resume+0x22>
  {
    pdev->dev_state = pdev->dev_old_state;
 800bee8:	687b      	ldr	r3, [r7, #4]
 800beea:	f893 329d 	ldrb.w	r3, [r3, #669]	@ 0x29d
 800beee:	b2da      	uxtb	r2, r3
 800bef0:	687b      	ldr	r3, [r7, #4]
 800bef2:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
  }

  return USBD_OK;
 800bef6:	2300      	movs	r3, #0
}
 800bef8:	4618      	mov	r0, r3
 800befa:	370c      	adds	r7, #12
 800befc:	46bd      	mov	sp, r7
 800befe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bf02:	4770      	bx	lr

0800bf04 <USBD_LL_SOF>:
  *         Handle SOF event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_SOF(USBD_HandleTypeDef *pdev)
{
 800bf04:	b580      	push	{r7, lr}
 800bf06:	b082      	sub	sp, #8
 800bf08:	af00      	add	r7, sp, #0
 800bf0a:	6078      	str	r0, [r7, #4]
  /* The SOF event can be distributed for all classes that support it */
  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf0c:	687b      	ldr	r3, [r7, #4]
 800bf0e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf12:	b2db      	uxtb	r3, r3
 800bf14:	2b03      	cmp	r3, #3
 800bf16:	d110      	bne.n	800bf3a <USBD_LL_SOF+0x36>
          }
        }
      }
    }
#else
    if (pdev->pClass[0] != NULL)
 800bf18:	687b      	ldr	r3, [r7, #4]
 800bf1a:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf1e:	2b00      	cmp	r3, #0
 800bf20:	d00b      	beq.n	800bf3a <USBD_LL_SOF+0x36>
    {
      if (pdev->pClass[0]->SOF != NULL)
 800bf22:	687b      	ldr	r3, [r7, #4]
 800bf24:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf28:	69db      	ldr	r3, [r3, #28]
 800bf2a:	2b00      	cmp	r3, #0
 800bf2c:	d005      	beq.n	800bf3a <USBD_LL_SOF+0x36>
      {
        (void)pdev->pClass[0]->SOF(pdev);
 800bf2e:	687b      	ldr	r3, [r7, #4]
 800bf30:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800bf34:	69db      	ldr	r3, [r3, #28]
 800bf36:	6878      	ldr	r0, [r7, #4]
 800bf38:	4798      	blx	r3
      }
    }
#endif /* USE_USBD_COMPOSITE */
  }

  return USBD_OK;
 800bf3a:	2300      	movs	r3, #0
}
 800bf3c:	4618      	mov	r0, r3
 800bf3e:	3708      	adds	r7, #8
 800bf40:	46bd      	mov	sp, r7
 800bf42:	bd80      	pop	{r7, pc}

0800bf44 <USBD_LL_IsoINIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoINIncomplete(USBD_HandleTypeDef *pdev,
                                           uint8_t epnum)
{
 800bf44:	b580      	push	{r7, lr}
 800bf46:	b082      	sub	sp, #8
 800bf48:	af00      	add	r7, sp, #0
 800bf4a:	6078      	str	r0, [r7, #4]
 800bf4c:	460b      	mov	r3, r1
 800bf4e:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bf50:	687b      	ldr	r3, [r7, #4]
 800bf52:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf56:	687b      	ldr	r3, [r7, #4]
 800bf58:	32ae      	adds	r2, #174	@ 0xae
 800bf5a:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf5e:	2b00      	cmp	r3, #0
 800bf60:	d101      	bne.n	800bf66 <USBD_LL_IsoINIncomplete+0x22>
  {
    return USBD_FAIL;
 800bf62:	2303      	movs	r3, #3
 800bf64:	e01c      	b.n	800bfa0 <USBD_LL_IsoINIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bf66:	687b      	ldr	r3, [r7, #4]
 800bf68:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bf6c:	b2db      	uxtb	r3, r3
 800bf6e:	2b03      	cmp	r3, #3
 800bf70:	d115      	bne.n	800bf9e <USBD_LL_IsoINIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoINIncomplete != NULL)
 800bf72:	687b      	ldr	r3, [r7, #4]
 800bf74:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf78:	687b      	ldr	r3, [r7, #4]
 800bf7a:	32ae      	adds	r2, #174	@ 0xae
 800bf7c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf80:	6a1b      	ldr	r3, [r3, #32]
 800bf82:	2b00      	cmp	r3, #0
 800bf84:	d00b      	beq.n	800bf9e <USBD_LL_IsoINIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoINIncomplete(pdev, epnum);
 800bf86:	687b      	ldr	r3, [r7, #4]
 800bf88:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bf8c:	687b      	ldr	r3, [r7, #4]
 800bf8e:	32ae      	adds	r2, #174	@ 0xae
 800bf90:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bf94:	6a1b      	ldr	r3, [r3, #32]
 800bf96:	78fa      	ldrb	r2, [r7, #3]
 800bf98:	4611      	mov	r1, r2
 800bf9a:	6878      	ldr	r0, [r7, #4]
 800bf9c:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800bf9e:	2300      	movs	r3, #0
}
 800bfa0:	4618      	mov	r0, r3
 800bfa2:	3708      	adds	r7, #8
 800bfa4:	46bd      	mov	sp, r7
 800bfa6:	bd80      	pop	{r7, pc}

0800bfa8 <USBD_LL_IsoOUTIncomplete>:
  * @param  epnum: Endpoint number
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_IsoOUTIncomplete(USBD_HandleTypeDef *pdev,
                                            uint8_t epnum)
{
 800bfa8:	b580      	push	{r7, lr}
 800bfaa:	b082      	sub	sp, #8
 800bfac:	af00      	add	r7, sp, #0
 800bfae:	6078      	str	r0, [r7, #4]
 800bfb0:	460b      	mov	r3, r1
 800bfb2:	70fb      	strb	r3, [r7, #3]
  if (pdev->pClass[pdev->classId] == NULL)
 800bfb4:	687b      	ldr	r3, [r7, #4]
 800bfb6:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfba:	687b      	ldr	r3, [r7, #4]
 800bfbc:	32ae      	adds	r2, #174	@ 0xae
 800bfbe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	d101      	bne.n	800bfca <USBD_LL_IsoOUTIncomplete+0x22>
  {
    return USBD_FAIL;
 800bfc6:	2303      	movs	r3, #3
 800bfc8:	e01c      	b.n	800c004 <USBD_LL_IsoOUTIncomplete+0x5c>
  }

  if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800bfca:	687b      	ldr	r3, [r7, #4]
 800bfcc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800bfd0:	b2db      	uxtb	r3, r3
 800bfd2:	2b03      	cmp	r3, #3
 800bfd4:	d115      	bne.n	800c002 <USBD_LL_IsoOUTIncomplete+0x5a>
  {
    if (pdev->pClass[pdev->classId]->IsoOUTIncomplete != NULL)
 800bfd6:	687b      	ldr	r3, [r7, #4]
 800bfd8:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bfdc:	687b      	ldr	r3, [r7, #4]
 800bfde:	32ae      	adds	r2, #174	@ 0xae
 800bfe0:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bfe4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bfe6:	2b00      	cmp	r3, #0
 800bfe8:	d00b      	beq.n	800c002 <USBD_LL_IsoOUTIncomplete+0x5a>
    {
      (void)pdev->pClass[pdev->classId]->IsoOUTIncomplete(pdev, epnum);
 800bfea:	687b      	ldr	r3, [r7, #4]
 800bfec:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800bff0:	687b      	ldr	r3, [r7, #4]
 800bff2:	32ae      	adds	r2, #174	@ 0xae
 800bff4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800bff8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bffa:	78fa      	ldrb	r2, [r7, #3]
 800bffc:	4611      	mov	r1, r2
 800bffe:	6878      	ldr	r0, [r7, #4]
 800c000:	4798      	blx	r3
    }
  }

  return USBD_OK;
 800c002:	2300      	movs	r3, #0
}
 800c004:	4618      	mov	r0, r3
 800c006:	3708      	adds	r7, #8
 800c008:	46bd      	mov	sp, r7
 800c00a:	bd80      	pop	{r7, pc}

0800c00c <USBD_LL_DevConnected>:
  *         Handle device connection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevConnected(USBD_HandleTypeDef *pdev)
{
 800c00c:	b480      	push	{r7}
 800c00e:	b083      	sub	sp, #12
 800c010:	af00      	add	r7, sp, #0
 800c012:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument compilation warning */
  UNUSED(pdev);

  return USBD_OK;
 800c014:	2300      	movs	r3, #0
}
 800c016:	4618      	mov	r0, r3
 800c018:	370c      	adds	r7, #12
 800c01a:	46bd      	mov	sp, r7
 800c01c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c020:	4770      	bx	lr

0800c022 <USBD_LL_DevDisconnected>:
  *         Handle device disconnection event
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_LL_DevDisconnected(USBD_HandleTypeDef *pdev)
{
 800c022:	b580      	push	{r7, lr}
 800c024:	b084      	sub	sp, #16
 800c026:	af00      	add	r7, sp, #0
 800c028:	6078      	str	r0, [r7, #4]
  USBD_StatusTypeDef   ret = USBD_OK;
 800c02a:	2300      	movs	r3, #0
 800c02c:	73fb      	strb	r3, [r7, #15]

  /* Free Class Resources */
  pdev->dev_state = USBD_STATE_DEFAULT;
 800c02e:	687b      	ldr	r3, [r7, #4]
 800c030:	2201      	movs	r2, #1
 800c032:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        }
      }
    }
  }
#else
  if (pdev->pClass[0] != NULL)
 800c036:	687b      	ldr	r3, [r7, #4]
 800c038:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c03c:	2b00      	cmp	r3, #0
 800c03e:	d00e      	beq.n	800c05e <USBD_LL_DevDisconnected+0x3c>
  {
    if (pdev->pClass[0]->DeInit(pdev, (uint8_t)pdev->dev_config) != 0U)
 800c040:	687b      	ldr	r3, [r7, #4]
 800c042:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c046:	685b      	ldr	r3, [r3, #4]
 800c048:	687a      	ldr	r2, [r7, #4]
 800c04a:	6852      	ldr	r2, [r2, #4]
 800c04c:	b2d2      	uxtb	r2, r2
 800c04e:	4611      	mov	r1, r2
 800c050:	6878      	ldr	r0, [r7, #4]
 800c052:	4798      	blx	r3
 800c054:	4603      	mov	r3, r0
 800c056:	2b00      	cmp	r3, #0
 800c058:	d001      	beq.n	800c05e <USBD_LL_DevDisconnected+0x3c>
    {
      ret = USBD_FAIL;
 800c05a:	2303      	movs	r3, #3
 800c05c:	73fb      	strb	r3, [r7, #15]
    }
  }
#endif /* USE_USBD_COMPOSITE */

  return ret;
 800c05e:	7bfb      	ldrb	r3, [r7, #15]
}
 800c060:	4618      	mov	r0, r3
 800c062:	3710      	adds	r7, #16
 800c064:	46bd      	mov	sp, r7
 800c066:	bd80      	pop	{r7, pc}

0800c068 <USBD_CoreFindIF>:
  * @param  pdev: device instance
  * @param  index : selected interface number
  * @retval index of the class using the selected interface number. OxFF if no class found.
  */
uint8_t USBD_CoreFindIF(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c068:	b480      	push	{r7}
 800c06a:	b083      	sub	sp, #12
 800c06c:	af00      	add	r7, sp, #0
 800c06e:	6078      	str	r0, [r7, #4]
 800c070:	460b      	mov	r3, r1
 800c072:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c074:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c076:	4618      	mov	r0, r3
 800c078:	370c      	adds	r7, #12
 800c07a:	46bd      	mov	sp, r7
 800c07c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c080:	4770      	bx	lr

0800c082 <USBD_CoreFindEP>:
  * @param  pdev: device instance
  * @param  index : selected endpoint number
  * @retval index of the class using the selected endpoint number. 0xFF if no class found.
  */
uint8_t USBD_CoreFindEP(USBD_HandleTypeDef *pdev, uint8_t index)
{
 800c082:	b480      	push	{r7}
 800c084:	b083      	sub	sp, #12
 800c086:	af00      	add	r7, sp, #0
 800c088:	6078      	str	r0, [r7, #4]
 800c08a:	460b      	mov	r3, r1
 800c08c:	70fb      	strb	r3, [r7, #3]
  return 0xFFU;
#else
  UNUSED(pdev);
  UNUSED(index);

  return 0x00U;
 800c08e:	2300      	movs	r3, #0
#endif /* USE_USBD_COMPOSITE */
}
 800c090:	4618      	mov	r0, r3
 800c092:	370c      	adds	r7, #12
 800c094:	46bd      	mov	sp, r7
 800c096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c09a:	4770      	bx	lr

0800c09c <USBD_GetEpDesc>:
  * @param  pConfDesc:  pointer to Bos descriptor
  * @param  EpAddr:  endpoint address
  * @retval pointer to video endpoint descriptor
  */
void *USBD_GetEpDesc(uint8_t *pConfDesc, uint8_t EpAddr)
{
 800c09c:	b580      	push	{r7, lr}
 800c09e:	b086      	sub	sp, #24
 800c0a0:	af00      	add	r7, sp, #0
 800c0a2:	6078      	str	r0, [r7, #4]
 800c0a4:	460b      	mov	r3, r1
 800c0a6:	70fb      	strb	r3, [r7, #3]
  USBD_DescHeaderTypeDef *pdesc = (USBD_DescHeaderTypeDef *)(void *)pConfDesc;
 800c0a8:	687b      	ldr	r3, [r7, #4]
 800c0aa:	617b      	str	r3, [r7, #20]
  USBD_ConfigDescTypeDef *desc = (USBD_ConfigDescTypeDef *)(void *)pConfDesc;
 800c0ac:	687b      	ldr	r3, [r7, #4]
 800c0ae:	60fb      	str	r3, [r7, #12]
  USBD_EpDescTypeDef *pEpDesc = NULL;
 800c0b0:	2300      	movs	r3, #0
 800c0b2:	613b      	str	r3, [r7, #16]
  uint16_t ptr;

  if (desc->wTotalLength > desc->bLength)
 800c0b4:	68fb      	ldr	r3, [r7, #12]
 800c0b6:	885b      	ldrh	r3, [r3, #2]
 800c0b8:	b29b      	uxth	r3, r3
 800c0ba:	68fa      	ldr	r2, [r7, #12]
 800c0bc:	7812      	ldrb	r2, [r2, #0]
 800c0be:	4293      	cmp	r3, r2
 800c0c0:	d91f      	bls.n	800c102 <USBD_GetEpDesc+0x66>
  {
    ptr = desc->bLength;
 800c0c2:	68fb      	ldr	r3, [r7, #12]
 800c0c4:	781b      	ldrb	r3, [r3, #0]
 800c0c6:	817b      	strh	r3, [r7, #10]

    while (ptr < desc->wTotalLength)
 800c0c8:	e013      	b.n	800c0f2 <USBD_GetEpDesc+0x56>
    {
      pdesc = USBD_GetNextDesc((uint8_t *)pdesc, &ptr);
 800c0ca:	f107 030a 	add.w	r3, r7, #10
 800c0ce:	4619      	mov	r1, r3
 800c0d0:	6978      	ldr	r0, [r7, #20]
 800c0d2:	f000 f81b 	bl	800c10c <USBD_GetNextDesc>
 800c0d6:	6178      	str	r0, [r7, #20]

      if (pdesc->bDescriptorType == USB_DESC_TYPE_ENDPOINT)
 800c0d8:	697b      	ldr	r3, [r7, #20]
 800c0da:	785b      	ldrb	r3, [r3, #1]
 800c0dc:	2b05      	cmp	r3, #5
 800c0de:	d108      	bne.n	800c0f2 <USBD_GetEpDesc+0x56>
      {
        pEpDesc = (USBD_EpDescTypeDef *)(void *)pdesc;
 800c0e0:	697b      	ldr	r3, [r7, #20]
 800c0e2:	613b      	str	r3, [r7, #16]

        if (pEpDesc->bEndpointAddress == EpAddr)
 800c0e4:	693b      	ldr	r3, [r7, #16]
 800c0e6:	789b      	ldrb	r3, [r3, #2]
 800c0e8:	78fa      	ldrb	r2, [r7, #3]
 800c0ea:	429a      	cmp	r2, r3
 800c0ec:	d008      	beq.n	800c100 <USBD_GetEpDesc+0x64>
        {
          break;
        }
        else
        {
          pEpDesc = NULL;
 800c0ee:	2300      	movs	r3, #0
 800c0f0:	613b      	str	r3, [r7, #16]
    while (ptr < desc->wTotalLength)
 800c0f2:	68fb      	ldr	r3, [r7, #12]
 800c0f4:	885b      	ldrh	r3, [r3, #2]
 800c0f6:	b29a      	uxth	r2, r3
 800c0f8:	897b      	ldrh	r3, [r7, #10]
 800c0fa:	429a      	cmp	r2, r3
 800c0fc:	d8e5      	bhi.n	800c0ca <USBD_GetEpDesc+0x2e>
 800c0fe:	e000      	b.n	800c102 <USBD_GetEpDesc+0x66>
          break;
 800c100:	bf00      	nop
        }
      }
    }
  }

  return (void *)pEpDesc;
 800c102:	693b      	ldr	r3, [r7, #16]
}
 800c104:	4618      	mov	r0, r3
 800c106:	3718      	adds	r7, #24
 800c108:	46bd      	mov	sp, r7
 800c10a:	bd80      	pop	{r7, pc}

0800c10c <USBD_GetNextDesc>:
  * @param  buf: Buffer where the descriptor is available
  * @param  ptr: data pointer inside the descriptor
  * @retval next header
  */
USBD_DescHeaderTypeDef *USBD_GetNextDesc(uint8_t *pbuf, uint16_t *ptr)
{
 800c10c:	b480      	push	{r7}
 800c10e:	b085      	sub	sp, #20
 800c110:	af00      	add	r7, sp, #0
 800c112:	6078      	str	r0, [r7, #4]
 800c114:	6039      	str	r1, [r7, #0]
  USBD_DescHeaderTypeDef *pnext = (USBD_DescHeaderTypeDef *)(void *)pbuf;
 800c116:	687b      	ldr	r3, [r7, #4]
 800c118:	60fb      	str	r3, [r7, #12]

  *ptr += pnext->bLength;
 800c11a:	683b      	ldr	r3, [r7, #0]
 800c11c:	881b      	ldrh	r3, [r3, #0]
 800c11e:	68fa      	ldr	r2, [r7, #12]
 800c120:	7812      	ldrb	r2, [r2, #0]
 800c122:	4413      	add	r3, r2
 800c124:	b29a      	uxth	r2, r3
 800c126:	683b      	ldr	r3, [r7, #0]
 800c128:	801a      	strh	r2, [r3, #0]
  pnext = (USBD_DescHeaderTypeDef *)(void *)(pbuf + pnext->bLength);
 800c12a:	68fb      	ldr	r3, [r7, #12]
 800c12c:	781b      	ldrb	r3, [r3, #0]
 800c12e:	461a      	mov	r2, r3
 800c130:	687b      	ldr	r3, [r7, #4]
 800c132:	4413      	add	r3, r2
 800c134:	60fb      	str	r3, [r7, #12]

  return (pnext);
 800c136:	68fb      	ldr	r3, [r7, #12]
}
 800c138:	4618      	mov	r0, r3
 800c13a:	3714      	adds	r7, #20
 800c13c:	46bd      	mov	sp, r7
 800c13e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c142:	4770      	bx	lr

0800c144 <SWAPBYTE>:

/** @defgroup USBD_DEF_Exported_Macros
  * @{
  */
__STATIC_INLINE uint16_t SWAPBYTE(uint8_t *addr)
{
 800c144:	b480      	push	{r7}
 800c146:	b087      	sub	sp, #28
 800c148:	af00      	add	r7, sp, #0
 800c14a:	6078      	str	r0, [r7, #4]
  uint16_t _SwapVal;
  uint16_t _Byte1;
  uint16_t _Byte2;
  uint8_t *_pbuff = addr;
 800c14c:	687b      	ldr	r3, [r7, #4]
 800c14e:	617b      	str	r3, [r7, #20]

  _Byte1 = *(uint8_t *)_pbuff;
 800c150:	697b      	ldr	r3, [r7, #20]
 800c152:	781b      	ldrb	r3, [r3, #0]
 800c154:	827b      	strh	r3, [r7, #18]
  _pbuff++;
 800c156:	697b      	ldr	r3, [r7, #20]
 800c158:	3301      	adds	r3, #1
 800c15a:	617b      	str	r3, [r7, #20]
  _Byte2 = *(uint8_t *)_pbuff;
 800c15c:	697b      	ldr	r3, [r7, #20]
 800c15e:	781b      	ldrb	r3, [r3, #0]
 800c160:	823b      	strh	r3, [r7, #16]

  _SwapVal = (_Byte2 << 8) | _Byte1;
 800c162:	f9b7 3010 	ldrsh.w	r3, [r7, #16]
 800c166:	021b      	lsls	r3, r3, #8
 800c168:	b21a      	sxth	r2, r3
 800c16a:	f9b7 3012 	ldrsh.w	r3, [r7, #18]
 800c16e:	4313      	orrs	r3, r2
 800c170:	b21b      	sxth	r3, r3
 800c172:	81fb      	strh	r3, [r7, #14]

  return _SwapVal;
 800c174:	89fb      	ldrh	r3, [r7, #14]
}
 800c176:	4618      	mov	r0, r3
 800c178:	371c      	adds	r7, #28
 800c17a:	46bd      	mov	sp, r7
 800c17c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c180:	4770      	bx	lr
	...

0800c184 <USBD_StdDevReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdDevReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c184:	b580      	push	{r7, lr}
 800c186:	b084      	sub	sp, #16
 800c188:	af00      	add	r7, sp, #0
 800c18a:	6078      	str	r0, [r7, #4]
 800c18c:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c18e:	2300      	movs	r3, #0
 800c190:	73fb      	strb	r3, [r7, #15]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c192:	683b      	ldr	r3, [r7, #0]
 800c194:	781b      	ldrb	r3, [r3, #0]
 800c196:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c19a:	2b40      	cmp	r3, #64	@ 0x40
 800c19c:	d005      	beq.n	800c1aa <USBD_StdDevReq+0x26>
 800c19e:	2b40      	cmp	r3, #64	@ 0x40
 800c1a0:	d857      	bhi.n	800c252 <USBD_StdDevReq+0xce>
 800c1a2:	2b00      	cmp	r3, #0
 800c1a4:	d00f      	beq.n	800c1c6 <USBD_StdDevReq+0x42>
 800c1a6:	2b20      	cmp	r3, #32
 800c1a8:	d153      	bne.n	800c252 <USBD_StdDevReq+0xce>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      ret = (USBD_StatusTypeDef)pdev->pClass[pdev->classId]->Setup(pdev, req);
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	f8d3 22d4 	ldr.w	r2, [r3, #724]	@ 0x2d4
 800c1b0:	687b      	ldr	r3, [r7, #4]
 800c1b2:	32ae      	adds	r2, #174	@ 0xae
 800c1b4:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c1b8:	689b      	ldr	r3, [r3, #8]
 800c1ba:	6839      	ldr	r1, [r7, #0]
 800c1bc:	6878      	ldr	r0, [r7, #4]
 800c1be:	4798      	blx	r3
 800c1c0:	4603      	mov	r3, r0
 800c1c2:	73fb      	strb	r3, [r7, #15]
      break;
 800c1c4:	e04a      	b.n	800c25c <USBD_StdDevReq+0xd8>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c1c6:	683b      	ldr	r3, [r7, #0]
 800c1c8:	785b      	ldrb	r3, [r3, #1]
 800c1ca:	2b09      	cmp	r3, #9
 800c1cc:	d83b      	bhi.n	800c246 <USBD_StdDevReq+0xc2>
 800c1ce:	a201      	add	r2, pc, #4	@ (adr r2, 800c1d4 <USBD_StdDevReq+0x50>)
 800c1d0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c1d4:	0800c229 	.word	0x0800c229
 800c1d8:	0800c23d 	.word	0x0800c23d
 800c1dc:	0800c247 	.word	0x0800c247
 800c1e0:	0800c233 	.word	0x0800c233
 800c1e4:	0800c247 	.word	0x0800c247
 800c1e8:	0800c207 	.word	0x0800c207
 800c1ec:	0800c1fd 	.word	0x0800c1fd
 800c1f0:	0800c247 	.word	0x0800c247
 800c1f4:	0800c21f 	.word	0x0800c21f
 800c1f8:	0800c211 	.word	0x0800c211
      {
        case USB_REQ_GET_DESCRIPTOR:
          USBD_GetDescriptor(pdev, req);
 800c1fc:	6839      	ldr	r1, [r7, #0]
 800c1fe:	6878      	ldr	r0, [r7, #4]
 800c200:	f000 fa3e 	bl	800c680 <USBD_GetDescriptor>
          break;
 800c204:	e024      	b.n	800c250 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_ADDRESS:
          USBD_SetAddress(pdev, req);
 800c206:	6839      	ldr	r1, [r7, #0]
 800c208:	6878      	ldr	r0, [r7, #4]
 800c20a:	f000 fba3 	bl	800c954 <USBD_SetAddress>
          break;
 800c20e:	e01f      	b.n	800c250 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_CONFIGURATION:
          ret = USBD_SetConfig(pdev, req);
 800c210:	6839      	ldr	r1, [r7, #0]
 800c212:	6878      	ldr	r0, [r7, #4]
 800c214:	f000 fbe2 	bl	800c9dc <USBD_SetConfig>
 800c218:	4603      	mov	r3, r0
 800c21a:	73fb      	strb	r3, [r7, #15]
          break;
 800c21c:	e018      	b.n	800c250 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_CONFIGURATION:
          USBD_GetConfig(pdev, req);
 800c21e:	6839      	ldr	r1, [r7, #0]
 800c220:	6878      	ldr	r0, [r7, #4]
 800c222:	f000 fc85 	bl	800cb30 <USBD_GetConfig>
          break;
 800c226:	e013      	b.n	800c250 <USBD_StdDevReq+0xcc>

        case USB_REQ_GET_STATUS:
          USBD_GetStatus(pdev, req);
 800c228:	6839      	ldr	r1, [r7, #0]
 800c22a:	6878      	ldr	r0, [r7, #4]
 800c22c:	f000 fcb6 	bl	800cb9c <USBD_GetStatus>
          break;
 800c230:	e00e      	b.n	800c250 <USBD_StdDevReq+0xcc>

        case USB_REQ_SET_FEATURE:
          USBD_SetFeature(pdev, req);
 800c232:	6839      	ldr	r1, [r7, #0]
 800c234:	6878      	ldr	r0, [r7, #4]
 800c236:	f000 fce5 	bl	800cc04 <USBD_SetFeature>
          break;
 800c23a:	e009      	b.n	800c250 <USBD_StdDevReq+0xcc>

        case USB_REQ_CLEAR_FEATURE:
          USBD_ClrFeature(pdev, req);
 800c23c:	6839      	ldr	r1, [r7, #0]
 800c23e:	6878      	ldr	r0, [r7, #4]
 800c240:	f000 fd09 	bl	800cc56 <USBD_ClrFeature>
          break;
 800c244:	e004      	b.n	800c250 <USBD_StdDevReq+0xcc>

        default:
          USBD_CtlError(pdev, req);
 800c246:	6839      	ldr	r1, [r7, #0]
 800c248:	6878      	ldr	r0, [r7, #4]
 800c24a:	f000 fd60 	bl	800cd0e <USBD_CtlError>
          break;
 800c24e:	bf00      	nop
      }
      break;
 800c250:	e004      	b.n	800c25c <USBD_StdDevReq+0xd8>

    default:
      USBD_CtlError(pdev, req);
 800c252:	6839      	ldr	r1, [r7, #0]
 800c254:	6878      	ldr	r0, [r7, #4]
 800c256:	f000 fd5a 	bl	800cd0e <USBD_CtlError>
      break;
 800c25a:	bf00      	nop
  }

  return ret;
 800c25c:	7bfb      	ldrb	r3, [r7, #15]
}
 800c25e:	4618      	mov	r0, r3
 800c260:	3710      	adds	r7, #16
 800c262:	46bd      	mov	sp, r7
 800c264:	bd80      	pop	{r7, pc}
 800c266:	bf00      	nop

0800c268 <USBD_StdItfReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdItfReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c268:	b580      	push	{r7, lr}
 800c26a:	b084      	sub	sp, #16
 800c26c:	af00      	add	r7, sp, #0
 800c26e:	6078      	str	r0, [r7, #4]
 800c270:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c272:	2300      	movs	r3, #0
 800c274:	73fb      	strb	r3, [r7, #15]
  uint8_t idx;

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c276:	683b      	ldr	r3, [r7, #0]
 800c278:	781b      	ldrb	r3, [r3, #0]
 800c27a:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c27e:	2b40      	cmp	r3, #64	@ 0x40
 800c280:	d005      	beq.n	800c28e <USBD_StdItfReq+0x26>
 800c282:	2b40      	cmp	r3, #64	@ 0x40
 800c284:	d852      	bhi.n	800c32c <USBD_StdItfReq+0xc4>
 800c286:	2b00      	cmp	r3, #0
 800c288:	d001      	beq.n	800c28e <USBD_StdItfReq+0x26>
 800c28a:	2b20      	cmp	r3, #32
 800c28c:	d14e      	bne.n	800c32c <USBD_StdItfReq+0xc4>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
    case USB_REQ_TYPE_STANDARD:
      switch (pdev->dev_state)
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c294:	b2db      	uxtb	r3, r3
 800c296:	3b01      	subs	r3, #1
 800c298:	2b02      	cmp	r3, #2
 800c29a:	d840      	bhi.n	800c31e <USBD_StdItfReq+0xb6>
      {
        case USBD_STATE_DEFAULT:
        case USBD_STATE_ADDRESSED:
        case USBD_STATE_CONFIGURED:

          if (LOBYTE(req->wIndex) <= USBD_MAX_NUM_INTERFACES)
 800c29c:	683b      	ldr	r3, [r7, #0]
 800c29e:	889b      	ldrh	r3, [r3, #4]
 800c2a0:	b2db      	uxtb	r3, r3
 800c2a2:	2b01      	cmp	r3, #1
 800c2a4:	d836      	bhi.n	800c314 <USBD_StdItfReq+0xac>
          {
            /* Get the class index relative to this interface */
            idx = USBD_CoreFindIF(pdev, LOBYTE(req->wIndex));
 800c2a6:	683b      	ldr	r3, [r7, #0]
 800c2a8:	889b      	ldrh	r3, [r3, #4]
 800c2aa:	b2db      	uxtb	r3, r3
 800c2ac:	4619      	mov	r1, r3
 800c2ae:	6878      	ldr	r0, [r7, #4]
 800c2b0:	f7ff feda 	bl	800c068 <USBD_CoreFindIF>
 800c2b4:	4603      	mov	r3, r0
 800c2b6:	73bb      	strb	r3, [r7, #14]
            if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c2b8:	7bbb      	ldrb	r3, [r7, #14]
 800c2ba:	2bff      	cmp	r3, #255	@ 0xff
 800c2bc:	d01d      	beq.n	800c2fa <USBD_StdItfReq+0x92>
 800c2be:	7bbb      	ldrb	r3, [r7, #14]
 800c2c0:	2b00      	cmp	r3, #0
 800c2c2:	d11a      	bne.n	800c2fa <USBD_StdItfReq+0x92>
            {
              /* Call the class data out function to manage the request */
              if (pdev->pClass[idx]->Setup != NULL)
 800c2c4:	7bba      	ldrb	r2, [r7, #14]
 800c2c6:	687b      	ldr	r3, [r7, #4]
 800c2c8:	32ae      	adds	r2, #174	@ 0xae
 800c2ca:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2ce:	689b      	ldr	r3, [r3, #8]
 800c2d0:	2b00      	cmp	r3, #0
 800c2d2:	d00f      	beq.n	800c2f4 <USBD_StdItfReq+0x8c>
              {
                pdev->classId = idx;
 800c2d4:	7bba      	ldrb	r2, [r7, #14]
 800c2d6:	687b      	ldr	r3, [r7, #4]
 800c2d8:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c2dc:	7bba      	ldrb	r2, [r7, #14]
 800c2de:	687b      	ldr	r3, [r7, #4]
 800c2e0:	32ae      	adds	r2, #174	@ 0xae
 800c2e2:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c2e6:	689b      	ldr	r3, [r3, #8]
 800c2e8:	6839      	ldr	r1, [r7, #0]
 800c2ea:	6878      	ldr	r0, [r7, #4]
 800c2ec:	4798      	blx	r3
 800c2ee:	4603      	mov	r3, r0
 800c2f0:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c2f2:	e004      	b.n	800c2fe <USBD_StdItfReq+0x96>
              }
              else
              {
                /* should never reach this condition */
                ret = USBD_FAIL;
 800c2f4:	2303      	movs	r3, #3
 800c2f6:	73fb      	strb	r3, [r7, #15]
              if (pdev->pClass[idx]->Setup != NULL)
 800c2f8:	e001      	b.n	800c2fe <USBD_StdItfReq+0x96>
              }
            }
            else
            {
              /* No relative interface found */
              ret = USBD_FAIL;
 800c2fa:	2303      	movs	r3, #3
 800c2fc:	73fb      	strb	r3, [r7, #15]
            }

            if ((req->wLength == 0U) && (ret == USBD_OK))
 800c2fe:	683b      	ldr	r3, [r7, #0]
 800c300:	88db      	ldrh	r3, [r3, #6]
 800c302:	2b00      	cmp	r3, #0
 800c304:	d110      	bne.n	800c328 <USBD_StdItfReq+0xc0>
 800c306:	7bfb      	ldrb	r3, [r7, #15]
 800c308:	2b00      	cmp	r3, #0
 800c30a:	d10d      	bne.n	800c328 <USBD_StdItfReq+0xc0>
            {
              (void)USBD_CtlSendStatus(pdev);
 800c30c:	6878      	ldr	r0, [r7, #4]
 800c30e:	f000 fddc 	bl	800ceca <USBD_CtlSendStatus>
          }
          else
          {
            USBD_CtlError(pdev, req);
          }
          break;
 800c312:	e009      	b.n	800c328 <USBD_StdItfReq+0xc0>
            USBD_CtlError(pdev, req);
 800c314:	6839      	ldr	r1, [r7, #0]
 800c316:	6878      	ldr	r0, [r7, #4]
 800c318:	f000 fcf9 	bl	800cd0e <USBD_CtlError>
          break;
 800c31c:	e004      	b.n	800c328 <USBD_StdItfReq+0xc0>

        default:
          USBD_CtlError(pdev, req);
 800c31e:	6839      	ldr	r1, [r7, #0]
 800c320:	6878      	ldr	r0, [r7, #4]
 800c322:	f000 fcf4 	bl	800cd0e <USBD_CtlError>
          break;
 800c326:	e000      	b.n	800c32a <USBD_StdItfReq+0xc2>
          break;
 800c328:	bf00      	nop
      }
      break;
 800c32a:	e004      	b.n	800c336 <USBD_StdItfReq+0xce>

    default:
      USBD_CtlError(pdev, req);
 800c32c:	6839      	ldr	r1, [r7, #0]
 800c32e:	6878      	ldr	r0, [r7, #4]
 800c330:	f000 fced 	bl	800cd0e <USBD_CtlError>
      break;
 800c334:	bf00      	nop
  }

  return ret;
 800c336:	7bfb      	ldrb	r3, [r7, #15]
}
 800c338:	4618      	mov	r0, r3
 800c33a:	3710      	adds	r7, #16
 800c33c:	46bd      	mov	sp, r7
 800c33e:	bd80      	pop	{r7, pc}

0800c340 <USBD_StdEPReq>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
USBD_StatusTypeDef USBD_StdEPReq(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c340:	b580      	push	{r7, lr}
 800c342:	b084      	sub	sp, #16
 800c344:	af00      	add	r7, sp, #0
 800c346:	6078      	str	r0, [r7, #4]
 800c348:	6039      	str	r1, [r7, #0]
  USBD_EndpointTypeDef *pep;
  uint8_t ep_addr;
  uint8_t idx;
  USBD_StatusTypeDef ret = USBD_OK;
 800c34a:	2300      	movs	r3, #0
 800c34c:	73fb      	strb	r3, [r7, #15]

  ep_addr = LOBYTE(req->wIndex);
 800c34e:	683b      	ldr	r3, [r7, #0]
 800c350:	889b      	ldrh	r3, [r3, #4]
 800c352:	73bb      	strb	r3, [r7, #14]

  switch (req->bmRequest & USB_REQ_TYPE_MASK)
 800c354:	683b      	ldr	r3, [r7, #0]
 800c356:	781b      	ldrb	r3, [r3, #0]
 800c358:	f003 0360 	and.w	r3, r3, #96	@ 0x60
 800c35c:	2b40      	cmp	r3, #64	@ 0x40
 800c35e:	d007      	beq.n	800c370 <USBD_StdEPReq+0x30>
 800c360:	2b40      	cmp	r3, #64	@ 0x40
 800c362:	f200 8181 	bhi.w	800c668 <USBD_StdEPReq+0x328>
 800c366:	2b00      	cmp	r3, #0
 800c368:	d02a      	beq.n	800c3c0 <USBD_StdEPReq+0x80>
 800c36a:	2b20      	cmp	r3, #32
 800c36c:	f040 817c 	bne.w	800c668 <USBD_StdEPReq+0x328>
  {
    case USB_REQ_TYPE_CLASS:
    case USB_REQ_TYPE_VENDOR:
      /* Get the class index relative to this endpoint */
      idx = USBD_CoreFindEP(pdev, ep_addr);
 800c370:	7bbb      	ldrb	r3, [r7, #14]
 800c372:	4619      	mov	r1, r3
 800c374:	6878      	ldr	r0, [r7, #4]
 800c376:	f7ff fe84 	bl	800c082 <USBD_CoreFindEP>
 800c37a:	4603      	mov	r3, r0
 800c37c:	737b      	strb	r3, [r7, #13]
      if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c37e:	7b7b      	ldrb	r3, [r7, #13]
 800c380:	2bff      	cmp	r3, #255	@ 0xff
 800c382:	f000 8176 	beq.w	800c672 <USBD_StdEPReq+0x332>
 800c386:	7b7b      	ldrb	r3, [r7, #13]
 800c388:	2b00      	cmp	r3, #0
 800c38a:	f040 8172 	bne.w	800c672 <USBD_StdEPReq+0x332>
      {
        pdev->classId = idx;
 800c38e:	7b7a      	ldrb	r2, [r7, #13]
 800c390:	687b      	ldr	r3, [r7, #4]
 800c392:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
        /* Call the class data out function to manage the request */
        if (pdev->pClass[idx]->Setup != NULL)
 800c396:	7b7a      	ldrb	r2, [r7, #13]
 800c398:	687b      	ldr	r3, [r7, #4]
 800c39a:	32ae      	adds	r2, #174	@ 0xae
 800c39c:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3a0:	689b      	ldr	r3, [r3, #8]
 800c3a2:	2b00      	cmp	r3, #0
 800c3a4:	f000 8165 	beq.w	800c672 <USBD_StdEPReq+0x332>
        {
          ret = (USBD_StatusTypeDef)pdev->pClass[idx]->Setup(pdev, req);
 800c3a8:	7b7a      	ldrb	r2, [r7, #13]
 800c3aa:	687b      	ldr	r3, [r7, #4]
 800c3ac:	32ae      	adds	r2, #174	@ 0xae
 800c3ae:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c3b2:	689b      	ldr	r3, [r3, #8]
 800c3b4:	6839      	ldr	r1, [r7, #0]
 800c3b6:	6878      	ldr	r0, [r7, #4]
 800c3b8:	4798      	blx	r3
 800c3ba:	4603      	mov	r3, r0
 800c3bc:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 800c3be:	e158      	b.n	800c672 <USBD_StdEPReq+0x332>

    case USB_REQ_TYPE_STANDARD:
      switch (req->bRequest)
 800c3c0:	683b      	ldr	r3, [r7, #0]
 800c3c2:	785b      	ldrb	r3, [r3, #1]
 800c3c4:	2b03      	cmp	r3, #3
 800c3c6:	d008      	beq.n	800c3da <USBD_StdEPReq+0x9a>
 800c3c8:	2b03      	cmp	r3, #3
 800c3ca:	f300 8147 	bgt.w	800c65c <USBD_StdEPReq+0x31c>
 800c3ce:	2b00      	cmp	r3, #0
 800c3d0:	f000 809b 	beq.w	800c50a <USBD_StdEPReq+0x1ca>
 800c3d4:	2b01      	cmp	r3, #1
 800c3d6:	d03c      	beq.n	800c452 <USBD_StdEPReq+0x112>
 800c3d8:	e140      	b.n	800c65c <USBD_StdEPReq+0x31c>
      {
        case USB_REQ_SET_FEATURE:
          switch (pdev->dev_state)
 800c3da:	687b      	ldr	r3, [r7, #4]
 800c3dc:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c3e0:	b2db      	uxtb	r3, r3
 800c3e2:	2b02      	cmp	r3, #2
 800c3e4:	d002      	beq.n	800c3ec <USBD_StdEPReq+0xac>
 800c3e6:	2b03      	cmp	r3, #3
 800c3e8:	d016      	beq.n	800c418 <USBD_StdEPReq+0xd8>
 800c3ea:	e02c      	b.n	800c446 <USBD_StdEPReq+0x106>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c3ec:	7bbb      	ldrb	r3, [r7, #14]
 800c3ee:	2b00      	cmp	r3, #0
 800c3f0:	d00d      	beq.n	800c40e <USBD_StdEPReq+0xce>
 800c3f2:	7bbb      	ldrb	r3, [r7, #14]
 800c3f4:	2b80      	cmp	r3, #128	@ 0x80
 800c3f6:	d00a      	beq.n	800c40e <USBD_StdEPReq+0xce>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c3f8:	7bbb      	ldrb	r3, [r7, #14]
 800c3fa:	4619      	mov	r1, r3
 800c3fc:	6878      	ldr	r0, [r7, #4]
 800c3fe:	f001 f983 	bl	800d708 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c402:	2180      	movs	r1, #128	@ 0x80
 800c404:	6878      	ldr	r0, [r7, #4]
 800c406:	f001 f97f 	bl	800d708 <USBD_LL_StallEP>
 800c40a:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c40c:	e020      	b.n	800c450 <USBD_StdEPReq+0x110>
                USBD_CtlError(pdev, req);
 800c40e:	6839      	ldr	r1, [r7, #0]
 800c410:	6878      	ldr	r0, [r7, #4]
 800c412:	f000 fc7c 	bl	800cd0e <USBD_CtlError>
              break;
 800c416:	e01b      	b.n	800c450 <USBD_StdEPReq+0x110>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c418:	683b      	ldr	r3, [r7, #0]
 800c41a:	885b      	ldrh	r3, [r3, #2]
 800c41c:	2b00      	cmp	r3, #0
 800c41e:	d10e      	bne.n	800c43e <USBD_StdEPReq+0xfe>
              {
                if ((ep_addr != 0x00U) && (ep_addr != 0x80U) && (req->wLength == 0x00U))
 800c420:	7bbb      	ldrb	r3, [r7, #14]
 800c422:	2b00      	cmp	r3, #0
 800c424:	d00b      	beq.n	800c43e <USBD_StdEPReq+0xfe>
 800c426:	7bbb      	ldrb	r3, [r7, #14]
 800c428:	2b80      	cmp	r3, #128	@ 0x80
 800c42a:	d008      	beq.n	800c43e <USBD_StdEPReq+0xfe>
 800c42c:	683b      	ldr	r3, [r7, #0]
 800c42e:	88db      	ldrh	r3, [r3, #6]
 800c430:	2b00      	cmp	r3, #0
 800c432:	d104      	bne.n	800c43e <USBD_StdEPReq+0xfe>
                {
                  (void)USBD_LL_StallEP(pdev, ep_addr);
 800c434:	7bbb      	ldrb	r3, [r7, #14]
 800c436:	4619      	mov	r1, r3
 800c438:	6878      	ldr	r0, [r7, #4]
 800c43a:	f001 f965 	bl	800d708 <USBD_LL_StallEP>
                }
              }
              (void)USBD_CtlSendStatus(pdev);
 800c43e:	6878      	ldr	r0, [r7, #4]
 800c440:	f000 fd43 	bl	800ceca <USBD_CtlSendStatus>

              break;
 800c444:	e004      	b.n	800c450 <USBD_StdEPReq+0x110>

            default:
              USBD_CtlError(pdev, req);
 800c446:	6839      	ldr	r1, [r7, #0]
 800c448:	6878      	ldr	r0, [r7, #4]
 800c44a:	f000 fc60 	bl	800cd0e <USBD_CtlError>
              break;
 800c44e:	bf00      	nop
          }
          break;
 800c450:	e109      	b.n	800c666 <USBD_StdEPReq+0x326>

        case USB_REQ_CLEAR_FEATURE:

          switch (pdev->dev_state)
 800c452:	687b      	ldr	r3, [r7, #4]
 800c454:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c458:	b2db      	uxtb	r3, r3
 800c45a:	2b02      	cmp	r3, #2
 800c45c:	d002      	beq.n	800c464 <USBD_StdEPReq+0x124>
 800c45e:	2b03      	cmp	r3, #3
 800c460:	d016      	beq.n	800c490 <USBD_StdEPReq+0x150>
 800c462:	e04b      	b.n	800c4fc <USBD_StdEPReq+0x1bc>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c464:	7bbb      	ldrb	r3, [r7, #14]
 800c466:	2b00      	cmp	r3, #0
 800c468:	d00d      	beq.n	800c486 <USBD_StdEPReq+0x146>
 800c46a:	7bbb      	ldrb	r3, [r7, #14]
 800c46c:	2b80      	cmp	r3, #128	@ 0x80
 800c46e:	d00a      	beq.n	800c486 <USBD_StdEPReq+0x146>
              {
                (void)USBD_LL_StallEP(pdev, ep_addr);
 800c470:	7bbb      	ldrb	r3, [r7, #14]
 800c472:	4619      	mov	r1, r3
 800c474:	6878      	ldr	r0, [r7, #4]
 800c476:	f001 f947 	bl	800d708 <USBD_LL_StallEP>
                (void)USBD_LL_StallEP(pdev, 0x80U);
 800c47a:	2180      	movs	r1, #128	@ 0x80
 800c47c:	6878      	ldr	r0, [r7, #4]
 800c47e:	f001 f943 	bl	800d708 <USBD_LL_StallEP>
 800c482:	bf00      	nop
              }
              else
              {
                USBD_CtlError(pdev, req);
              }
              break;
 800c484:	e040      	b.n	800c508 <USBD_StdEPReq+0x1c8>
                USBD_CtlError(pdev, req);
 800c486:	6839      	ldr	r1, [r7, #0]
 800c488:	6878      	ldr	r0, [r7, #4]
 800c48a:	f000 fc40 	bl	800cd0e <USBD_CtlError>
              break;
 800c48e:	e03b      	b.n	800c508 <USBD_StdEPReq+0x1c8>

            case USBD_STATE_CONFIGURED:
              if (req->wValue == USB_FEATURE_EP_HALT)
 800c490:	683b      	ldr	r3, [r7, #0]
 800c492:	885b      	ldrh	r3, [r3, #2]
 800c494:	2b00      	cmp	r3, #0
 800c496:	d136      	bne.n	800c506 <USBD_StdEPReq+0x1c6>
              {
                if ((ep_addr & 0x7FU) != 0x00U)
 800c498:	7bbb      	ldrb	r3, [r7, #14]
 800c49a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c49e:	2b00      	cmp	r3, #0
 800c4a0:	d004      	beq.n	800c4ac <USBD_StdEPReq+0x16c>
                {
                  (void)USBD_LL_ClearStallEP(pdev, ep_addr);
 800c4a2:	7bbb      	ldrb	r3, [r7, #14]
 800c4a4:	4619      	mov	r1, r3
 800c4a6:	6878      	ldr	r0, [r7, #4]
 800c4a8:	f001 f94d 	bl	800d746 <USBD_LL_ClearStallEP>
                }
                (void)USBD_CtlSendStatus(pdev);
 800c4ac:	6878      	ldr	r0, [r7, #4]
 800c4ae:	f000 fd0c 	bl	800ceca <USBD_CtlSendStatus>

                /* Get the class index relative to this interface */
                idx = USBD_CoreFindEP(pdev, ep_addr);
 800c4b2:	7bbb      	ldrb	r3, [r7, #14]
 800c4b4:	4619      	mov	r1, r3
 800c4b6:	6878      	ldr	r0, [r7, #4]
 800c4b8:	f7ff fde3 	bl	800c082 <USBD_CoreFindEP>
 800c4bc:	4603      	mov	r3, r0
 800c4be:	737b      	strb	r3, [r7, #13]
                if (((uint8_t)idx != 0xFFU) && (idx < USBD_MAX_SUPPORTED_CLASS))
 800c4c0:	7b7b      	ldrb	r3, [r7, #13]
 800c4c2:	2bff      	cmp	r3, #255	@ 0xff
 800c4c4:	d01f      	beq.n	800c506 <USBD_StdEPReq+0x1c6>
 800c4c6:	7b7b      	ldrb	r3, [r7, #13]
 800c4c8:	2b00      	cmp	r3, #0
 800c4ca:	d11c      	bne.n	800c506 <USBD_StdEPReq+0x1c6>
                {
                  pdev->classId = idx;
 800c4cc:	7b7a      	ldrb	r2, [r7, #13]
 800c4ce:	687b      	ldr	r3, [r7, #4]
 800c4d0:	f8c3 22d4 	str.w	r2, [r3, #724]	@ 0x2d4
                  /* Call the class data out function to manage the request */
                  if (pdev->pClass[idx]->Setup != NULL)
 800c4d4:	7b7a      	ldrb	r2, [r7, #13]
 800c4d6:	687b      	ldr	r3, [r7, #4]
 800c4d8:	32ae      	adds	r2, #174	@ 0xae
 800c4da:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4de:	689b      	ldr	r3, [r3, #8]
 800c4e0:	2b00      	cmp	r3, #0
 800c4e2:	d010      	beq.n	800c506 <USBD_StdEPReq+0x1c6>
                  {
                    ret = (USBD_StatusTypeDef)(pdev->pClass[idx]->Setup(pdev, req));
 800c4e4:	7b7a      	ldrb	r2, [r7, #13]
 800c4e6:	687b      	ldr	r3, [r7, #4]
 800c4e8:	32ae      	adds	r2, #174	@ 0xae
 800c4ea:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800c4ee:	689b      	ldr	r3, [r3, #8]
 800c4f0:	6839      	ldr	r1, [r7, #0]
 800c4f2:	6878      	ldr	r0, [r7, #4]
 800c4f4:	4798      	blx	r3
 800c4f6:	4603      	mov	r3, r0
 800c4f8:	73fb      	strb	r3, [r7, #15]
                  }
                }
              }
              break;
 800c4fa:	e004      	b.n	800c506 <USBD_StdEPReq+0x1c6>

            default:
              USBD_CtlError(pdev, req);
 800c4fc:	6839      	ldr	r1, [r7, #0]
 800c4fe:	6878      	ldr	r0, [r7, #4]
 800c500:	f000 fc05 	bl	800cd0e <USBD_CtlError>
              break;
 800c504:	e000      	b.n	800c508 <USBD_StdEPReq+0x1c8>
              break;
 800c506:	bf00      	nop
          }
          break;
 800c508:	e0ad      	b.n	800c666 <USBD_StdEPReq+0x326>

        case USB_REQ_GET_STATUS:
          switch (pdev->dev_state)
 800c50a:	687b      	ldr	r3, [r7, #4]
 800c50c:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c510:	b2db      	uxtb	r3, r3
 800c512:	2b02      	cmp	r3, #2
 800c514:	d002      	beq.n	800c51c <USBD_StdEPReq+0x1dc>
 800c516:	2b03      	cmp	r3, #3
 800c518:	d033      	beq.n	800c582 <USBD_StdEPReq+0x242>
 800c51a:	e099      	b.n	800c650 <USBD_StdEPReq+0x310>
          {
            case USBD_STATE_ADDRESSED:
              if ((ep_addr != 0x00U) && (ep_addr != 0x80U))
 800c51c:	7bbb      	ldrb	r3, [r7, #14]
 800c51e:	2b00      	cmp	r3, #0
 800c520:	d007      	beq.n	800c532 <USBD_StdEPReq+0x1f2>
 800c522:	7bbb      	ldrb	r3, [r7, #14]
 800c524:	2b80      	cmp	r3, #128	@ 0x80
 800c526:	d004      	beq.n	800c532 <USBD_StdEPReq+0x1f2>
              {
                USBD_CtlError(pdev, req);
 800c528:	6839      	ldr	r1, [r7, #0]
 800c52a:	6878      	ldr	r0, [r7, #4]
 800c52c:	f000 fbef 	bl	800cd0e <USBD_CtlError>
                break;
 800c530:	e093      	b.n	800c65a <USBD_StdEPReq+0x31a>
              }
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c532:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c536:	2b00      	cmp	r3, #0
 800c538:	da0b      	bge.n	800c552 <USBD_StdEPReq+0x212>
 800c53a:	7bbb      	ldrb	r3, [r7, #14]
 800c53c:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c540:	4613      	mov	r3, r2
 800c542:	009b      	lsls	r3, r3, #2
 800c544:	4413      	add	r3, r2
 800c546:	009b      	lsls	r3, r3, #2
 800c548:	3310      	adds	r3, #16
 800c54a:	687a      	ldr	r2, [r7, #4]
 800c54c:	4413      	add	r3, r2
 800c54e:	3304      	adds	r3, #4
 800c550:	e00b      	b.n	800c56a <USBD_StdEPReq+0x22a>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c552:	7bbb      	ldrb	r3, [r7, #14]
 800c554:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c558:	4613      	mov	r3, r2
 800c55a:	009b      	lsls	r3, r3, #2
 800c55c:	4413      	add	r3, r2
 800c55e:	009b      	lsls	r3, r3, #2
 800c560:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c564:	687a      	ldr	r2, [r7, #4]
 800c566:	4413      	add	r3, r2
 800c568:	3304      	adds	r3, #4
 800c56a:	60bb      	str	r3, [r7, #8]

              pep->status = 0x0000U;
 800c56c:	68bb      	ldr	r3, [r7, #8]
 800c56e:	2200      	movs	r2, #0
 800c570:	739a      	strb	r2, [r3, #14]

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c572:	68bb      	ldr	r3, [r7, #8]
 800c574:	330e      	adds	r3, #14
 800c576:	2202      	movs	r2, #2
 800c578:	4619      	mov	r1, r3
 800c57a:	6878      	ldr	r0, [r7, #4]
 800c57c:	f000 fc44 	bl	800ce08 <USBD_CtlSendData>
              break;
 800c580:	e06b      	b.n	800c65a <USBD_StdEPReq+0x31a>

            case USBD_STATE_CONFIGURED:
              if ((ep_addr & 0x80U) == 0x80U)
 800c582:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c586:	2b00      	cmp	r3, #0
 800c588:	da11      	bge.n	800c5ae <USBD_StdEPReq+0x26e>
              {
                if (pdev->ep_in[ep_addr & 0xFU].is_used == 0U)
 800c58a:	7bbb      	ldrb	r3, [r7, #14]
 800c58c:	f003 020f 	and.w	r2, r3, #15
 800c590:	6879      	ldr	r1, [r7, #4]
 800c592:	4613      	mov	r3, r2
 800c594:	009b      	lsls	r3, r3, #2
 800c596:	4413      	add	r3, r2
 800c598:	009b      	lsls	r3, r3, #2
 800c59a:	440b      	add	r3, r1
 800c59c:	3323      	adds	r3, #35	@ 0x23
 800c59e:	781b      	ldrb	r3, [r3, #0]
 800c5a0:	2b00      	cmp	r3, #0
 800c5a2:	d117      	bne.n	800c5d4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c5a4:	6839      	ldr	r1, [r7, #0]
 800c5a6:	6878      	ldr	r0, [r7, #4]
 800c5a8:	f000 fbb1 	bl	800cd0e <USBD_CtlError>
                  break;
 800c5ac:	e055      	b.n	800c65a <USBD_StdEPReq+0x31a>
                }
              }
              else
              {
                if (pdev->ep_out[ep_addr & 0xFU].is_used == 0U)
 800c5ae:	7bbb      	ldrb	r3, [r7, #14]
 800c5b0:	f003 020f 	and.w	r2, r3, #15
 800c5b4:	6879      	ldr	r1, [r7, #4]
 800c5b6:	4613      	mov	r3, r2
 800c5b8:	009b      	lsls	r3, r3, #2
 800c5ba:	4413      	add	r3, r2
 800c5bc:	009b      	lsls	r3, r3, #2
 800c5be:	440b      	add	r3, r1
 800c5c0:	f203 1363 	addw	r3, r3, #355	@ 0x163
 800c5c4:	781b      	ldrb	r3, [r3, #0]
 800c5c6:	2b00      	cmp	r3, #0
 800c5c8:	d104      	bne.n	800c5d4 <USBD_StdEPReq+0x294>
                {
                  USBD_CtlError(pdev, req);
 800c5ca:	6839      	ldr	r1, [r7, #0]
 800c5cc:	6878      	ldr	r0, [r7, #4]
 800c5ce:	f000 fb9e 	bl	800cd0e <USBD_CtlError>
                  break;
 800c5d2:	e042      	b.n	800c65a <USBD_StdEPReq+0x31a>
                }
              }

              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c5d4:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800c5d8:	2b00      	cmp	r3, #0
 800c5da:	da0b      	bge.n	800c5f4 <USBD_StdEPReq+0x2b4>
 800c5dc:	7bbb      	ldrb	r3, [r7, #14]
 800c5de:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800c5e2:	4613      	mov	r3, r2
 800c5e4:	009b      	lsls	r3, r3, #2
 800c5e6:	4413      	add	r3, r2
 800c5e8:	009b      	lsls	r3, r3, #2
 800c5ea:	3310      	adds	r3, #16
 800c5ec:	687a      	ldr	r2, [r7, #4]
 800c5ee:	4413      	add	r3, r2
 800c5f0:	3304      	adds	r3, #4
 800c5f2:	e00b      	b.n	800c60c <USBD_StdEPReq+0x2cc>
                    &pdev->ep_out[ep_addr & 0x7FU];
 800c5f4:	7bbb      	ldrb	r3, [r7, #14]
 800c5f6:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
              pep = ((ep_addr & 0x80U) == 0x80U) ? &pdev->ep_in[ep_addr & 0x7FU] : \
 800c5fa:	4613      	mov	r3, r2
 800c5fc:	009b      	lsls	r3, r3, #2
 800c5fe:	4413      	add	r3, r2
 800c600:	009b      	lsls	r3, r3, #2
 800c602:	f503 73a8 	add.w	r3, r3, #336	@ 0x150
 800c606:	687a      	ldr	r2, [r7, #4]
 800c608:	4413      	add	r3, r2
 800c60a:	3304      	adds	r3, #4
 800c60c:	60bb      	str	r3, [r7, #8]

              if ((ep_addr == 0x00U) || (ep_addr == 0x80U))
 800c60e:	7bbb      	ldrb	r3, [r7, #14]
 800c610:	2b00      	cmp	r3, #0
 800c612:	d002      	beq.n	800c61a <USBD_StdEPReq+0x2da>
 800c614:	7bbb      	ldrb	r3, [r7, #14]
 800c616:	2b80      	cmp	r3, #128	@ 0x80
 800c618:	d103      	bne.n	800c622 <USBD_StdEPReq+0x2e2>
              {
                pep->status = 0x0000U;
 800c61a:	68bb      	ldr	r3, [r7, #8]
 800c61c:	2200      	movs	r2, #0
 800c61e:	739a      	strb	r2, [r3, #14]
 800c620:	e00e      	b.n	800c640 <USBD_StdEPReq+0x300>
              }
              else if (USBD_LL_IsStallEP(pdev, ep_addr) != 0U)
 800c622:	7bbb      	ldrb	r3, [r7, #14]
 800c624:	4619      	mov	r1, r3
 800c626:	6878      	ldr	r0, [r7, #4]
 800c628:	f001 f8ac 	bl	800d784 <USBD_LL_IsStallEP>
 800c62c:	4603      	mov	r3, r0
 800c62e:	2b00      	cmp	r3, #0
 800c630:	d003      	beq.n	800c63a <USBD_StdEPReq+0x2fa>
              {
                pep->status = 0x0001U;
 800c632:	68bb      	ldr	r3, [r7, #8]
 800c634:	2201      	movs	r2, #1
 800c636:	739a      	strb	r2, [r3, #14]
 800c638:	e002      	b.n	800c640 <USBD_StdEPReq+0x300>
              }
              else
              {
                pep->status = 0x0000U;
 800c63a:	68bb      	ldr	r3, [r7, #8]
 800c63c:	2200      	movs	r2, #0
 800c63e:	739a      	strb	r2, [r3, #14]
              }

              (void)USBD_CtlSendData(pdev, (uint8_t *)&pep->status, 2U);
 800c640:	68bb      	ldr	r3, [r7, #8]
 800c642:	330e      	adds	r3, #14
 800c644:	2202      	movs	r2, #2
 800c646:	4619      	mov	r1, r3
 800c648:	6878      	ldr	r0, [r7, #4]
 800c64a:	f000 fbdd 	bl	800ce08 <USBD_CtlSendData>
              break;
 800c64e:	e004      	b.n	800c65a <USBD_StdEPReq+0x31a>

            default:
              USBD_CtlError(pdev, req);
 800c650:	6839      	ldr	r1, [r7, #0]
 800c652:	6878      	ldr	r0, [r7, #4]
 800c654:	f000 fb5b 	bl	800cd0e <USBD_CtlError>
              break;
 800c658:	bf00      	nop
          }
          break;
 800c65a:	e004      	b.n	800c666 <USBD_StdEPReq+0x326>

        default:
          USBD_CtlError(pdev, req);
 800c65c:	6839      	ldr	r1, [r7, #0]
 800c65e:	6878      	ldr	r0, [r7, #4]
 800c660:	f000 fb55 	bl	800cd0e <USBD_CtlError>
          break;
 800c664:	bf00      	nop
      }
      break;
 800c666:	e005      	b.n	800c674 <USBD_StdEPReq+0x334>

    default:
      USBD_CtlError(pdev, req);
 800c668:	6839      	ldr	r1, [r7, #0]
 800c66a:	6878      	ldr	r0, [r7, #4]
 800c66c:	f000 fb4f 	bl	800cd0e <USBD_CtlError>
      break;
 800c670:	e000      	b.n	800c674 <USBD_StdEPReq+0x334>
      break;
 800c672:	bf00      	nop
  }

  return ret;
 800c674:	7bfb      	ldrb	r3, [r7, #15]
}
 800c676:	4618      	mov	r0, r3
 800c678:	3710      	adds	r7, #16
 800c67a:	46bd      	mov	sp, r7
 800c67c:	bd80      	pop	{r7, pc}
	...

0800c680 <USBD_GetDescriptor>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetDescriptor(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c680:	b580      	push	{r7, lr}
 800c682:	b084      	sub	sp, #16
 800c684:	af00      	add	r7, sp, #0
 800c686:	6078      	str	r0, [r7, #4]
 800c688:	6039      	str	r1, [r7, #0]
  uint16_t len = 0U;
 800c68a:	2300      	movs	r3, #0
 800c68c:	813b      	strh	r3, [r7, #8]
  uint8_t *pbuf = NULL;
 800c68e:	2300      	movs	r3, #0
 800c690:	60fb      	str	r3, [r7, #12]
  uint8_t err = 0U;
 800c692:	2300      	movs	r3, #0
 800c694:	72fb      	strb	r3, [r7, #11]

  switch (req->wValue >> 8)
 800c696:	683b      	ldr	r3, [r7, #0]
 800c698:	885b      	ldrh	r3, [r3, #2]
 800c69a:	0a1b      	lsrs	r3, r3, #8
 800c69c:	b29b      	uxth	r3, r3
 800c69e:	3b01      	subs	r3, #1
 800c6a0:	2b06      	cmp	r3, #6
 800c6a2:	f200 8128 	bhi.w	800c8f6 <USBD_GetDescriptor+0x276>
 800c6a6:	a201      	add	r2, pc, #4	@ (adr r2, 800c6ac <USBD_GetDescriptor+0x2c>)
 800c6a8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c6ac:	0800c6c9 	.word	0x0800c6c9
 800c6b0:	0800c6e1 	.word	0x0800c6e1
 800c6b4:	0800c721 	.word	0x0800c721
 800c6b8:	0800c8f7 	.word	0x0800c8f7
 800c6bc:	0800c8f7 	.word	0x0800c8f7
 800c6c0:	0800c897 	.word	0x0800c897
 800c6c4:	0800c8c3 	.word	0x0800c8c3
        err++;
      }
      break;
#endif /* (USBD_LPM_ENABLED == 1U) || (USBD_CLASS_BOS_ENABLED == 1U) */
    case USB_DESC_TYPE_DEVICE:
      pbuf = pdev->pDesc->GetDeviceDescriptor(pdev->dev_speed, &len);
 800c6c8:	687b      	ldr	r3, [r7, #4]
 800c6ca:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c6ce:	681b      	ldr	r3, [r3, #0]
 800c6d0:	687a      	ldr	r2, [r7, #4]
 800c6d2:	7c12      	ldrb	r2, [r2, #16]
 800c6d4:	f107 0108 	add.w	r1, r7, #8
 800c6d8:	4610      	mov	r0, r2
 800c6da:	4798      	blx	r3
 800c6dc:	60f8      	str	r0, [r7, #12]
      break;
 800c6de:	e112      	b.n	800c906 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c6e0:	687b      	ldr	r3, [r7, #4]
 800c6e2:	7c1b      	ldrb	r3, [r3, #16]
 800c6e4:	2b00      	cmp	r3, #0
 800c6e6:	d10d      	bne.n	800c704 <USBD_GetDescriptor+0x84>
          pbuf = (uint8_t *)USBD_CMPSIT.GetHSConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetHSConfigDescriptor(&len);
 800c6e8:	687b      	ldr	r3, [r7, #4]
 800c6ea:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c6ee:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c6f0:	f107 0208 	add.w	r2, r7, #8
 800c6f4:	4610      	mov	r0, r2
 800c6f6:	4798      	blx	r3
 800c6f8:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c6fa:	68fb      	ldr	r3, [r7, #12]
 800c6fc:	3301      	adds	r3, #1
 800c6fe:	2202      	movs	r2, #2
 800c700:	701a      	strb	r2, [r3, #0]
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
        }
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
      }
      break;
 800c702:	e100      	b.n	800c906 <USBD_GetDescriptor+0x286>
          pbuf = (uint8_t *)pdev->pClass[0]->GetFSConfigDescriptor(&len);
 800c704:	687b      	ldr	r3, [r7, #4]
 800c706:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c70a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800c70c:	f107 0208 	add.w	r2, r7, #8
 800c710:	4610      	mov	r0, r2
 800c712:	4798      	blx	r3
 800c714:	60f8      	str	r0, [r7, #12]
        pbuf[1] = USB_DESC_TYPE_CONFIGURATION;
 800c716:	68fb      	ldr	r3, [r7, #12]
 800c718:	3301      	adds	r3, #1
 800c71a:	2202      	movs	r2, #2
 800c71c:	701a      	strb	r2, [r3, #0]
      break;
 800c71e:	e0f2      	b.n	800c906 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_STRING:
      switch ((uint8_t)(req->wValue))
 800c720:	683b      	ldr	r3, [r7, #0]
 800c722:	885b      	ldrh	r3, [r3, #2]
 800c724:	b2db      	uxtb	r3, r3
 800c726:	2b05      	cmp	r3, #5
 800c728:	f200 80ac 	bhi.w	800c884 <USBD_GetDescriptor+0x204>
 800c72c:	a201      	add	r2, pc, #4	@ (adr r2, 800c734 <USBD_GetDescriptor+0xb4>)
 800c72e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c732:	bf00      	nop
 800c734:	0800c74d 	.word	0x0800c74d
 800c738:	0800c781 	.word	0x0800c781
 800c73c:	0800c7b5 	.word	0x0800c7b5
 800c740:	0800c7e9 	.word	0x0800c7e9
 800c744:	0800c81d 	.word	0x0800c81d
 800c748:	0800c851 	.word	0x0800c851
      {
        case USBD_IDX_LANGID_STR:
          if (pdev->pDesc->GetLangIDStrDescriptor != NULL)
 800c74c:	687b      	ldr	r3, [r7, #4]
 800c74e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c752:	685b      	ldr	r3, [r3, #4]
 800c754:	2b00      	cmp	r3, #0
 800c756:	d00b      	beq.n	800c770 <USBD_GetDescriptor+0xf0>
          {
            pbuf = pdev->pDesc->GetLangIDStrDescriptor(pdev->dev_speed, &len);
 800c758:	687b      	ldr	r3, [r7, #4]
 800c75a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c75e:	685b      	ldr	r3, [r3, #4]
 800c760:	687a      	ldr	r2, [r7, #4]
 800c762:	7c12      	ldrb	r2, [r2, #16]
 800c764:	f107 0108 	add.w	r1, r7, #8
 800c768:	4610      	mov	r0, r2
 800c76a:	4798      	blx	r3
 800c76c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c76e:	e091      	b.n	800c894 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c770:	6839      	ldr	r1, [r7, #0]
 800c772:	6878      	ldr	r0, [r7, #4]
 800c774:	f000 facb 	bl	800cd0e <USBD_CtlError>
            err++;
 800c778:	7afb      	ldrb	r3, [r7, #11]
 800c77a:	3301      	adds	r3, #1
 800c77c:	72fb      	strb	r3, [r7, #11]
          break;
 800c77e:	e089      	b.n	800c894 <USBD_GetDescriptor+0x214>

        case USBD_IDX_MFC_STR:
          if (pdev->pDesc->GetManufacturerStrDescriptor != NULL)
 800c780:	687b      	ldr	r3, [r7, #4]
 800c782:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c786:	689b      	ldr	r3, [r3, #8]
 800c788:	2b00      	cmp	r3, #0
 800c78a:	d00b      	beq.n	800c7a4 <USBD_GetDescriptor+0x124>
          {
            pbuf = pdev->pDesc->GetManufacturerStrDescriptor(pdev->dev_speed, &len);
 800c78c:	687b      	ldr	r3, [r7, #4]
 800c78e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c792:	689b      	ldr	r3, [r3, #8]
 800c794:	687a      	ldr	r2, [r7, #4]
 800c796:	7c12      	ldrb	r2, [r2, #16]
 800c798:	f107 0108 	add.w	r1, r7, #8
 800c79c:	4610      	mov	r0, r2
 800c79e:	4798      	blx	r3
 800c7a0:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c7a2:	e077      	b.n	800c894 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c7a4:	6839      	ldr	r1, [r7, #0]
 800c7a6:	6878      	ldr	r0, [r7, #4]
 800c7a8:	f000 fab1 	bl	800cd0e <USBD_CtlError>
            err++;
 800c7ac:	7afb      	ldrb	r3, [r7, #11]
 800c7ae:	3301      	adds	r3, #1
 800c7b0:	72fb      	strb	r3, [r7, #11]
          break;
 800c7b2:	e06f      	b.n	800c894 <USBD_GetDescriptor+0x214>

        case USBD_IDX_PRODUCT_STR:
          if (pdev->pDesc->GetProductStrDescriptor != NULL)
 800c7b4:	687b      	ldr	r3, [r7, #4]
 800c7b6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7ba:	68db      	ldr	r3, [r3, #12]
 800c7bc:	2b00      	cmp	r3, #0
 800c7be:	d00b      	beq.n	800c7d8 <USBD_GetDescriptor+0x158>
          {
            pbuf = pdev->pDesc->GetProductStrDescriptor(pdev->dev_speed, &len);
 800c7c0:	687b      	ldr	r3, [r7, #4]
 800c7c2:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7c6:	68db      	ldr	r3, [r3, #12]
 800c7c8:	687a      	ldr	r2, [r7, #4]
 800c7ca:	7c12      	ldrb	r2, [r2, #16]
 800c7cc:	f107 0108 	add.w	r1, r7, #8
 800c7d0:	4610      	mov	r0, r2
 800c7d2:	4798      	blx	r3
 800c7d4:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c7d6:	e05d      	b.n	800c894 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c7d8:	6839      	ldr	r1, [r7, #0]
 800c7da:	6878      	ldr	r0, [r7, #4]
 800c7dc:	f000 fa97 	bl	800cd0e <USBD_CtlError>
            err++;
 800c7e0:	7afb      	ldrb	r3, [r7, #11]
 800c7e2:	3301      	adds	r3, #1
 800c7e4:	72fb      	strb	r3, [r7, #11]
          break;
 800c7e6:	e055      	b.n	800c894 <USBD_GetDescriptor+0x214>

        case USBD_IDX_SERIAL_STR:
          if (pdev->pDesc->GetSerialStrDescriptor != NULL)
 800c7e8:	687b      	ldr	r3, [r7, #4]
 800c7ea:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7ee:	691b      	ldr	r3, [r3, #16]
 800c7f0:	2b00      	cmp	r3, #0
 800c7f2:	d00b      	beq.n	800c80c <USBD_GetDescriptor+0x18c>
          {
            pbuf = pdev->pDesc->GetSerialStrDescriptor(pdev->dev_speed, &len);
 800c7f4:	687b      	ldr	r3, [r7, #4]
 800c7f6:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c7fa:	691b      	ldr	r3, [r3, #16]
 800c7fc:	687a      	ldr	r2, [r7, #4]
 800c7fe:	7c12      	ldrb	r2, [r2, #16]
 800c800:	f107 0108 	add.w	r1, r7, #8
 800c804:	4610      	mov	r0, r2
 800c806:	4798      	blx	r3
 800c808:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c80a:	e043      	b.n	800c894 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c80c:	6839      	ldr	r1, [r7, #0]
 800c80e:	6878      	ldr	r0, [r7, #4]
 800c810:	f000 fa7d 	bl	800cd0e <USBD_CtlError>
            err++;
 800c814:	7afb      	ldrb	r3, [r7, #11]
 800c816:	3301      	adds	r3, #1
 800c818:	72fb      	strb	r3, [r7, #11]
          break;
 800c81a:	e03b      	b.n	800c894 <USBD_GetDescriptor+0x214>

        case USBD_IDX_CONFIG_STR:
          if (pdev->pDesc->GetConfigurationStrDescriptor != NULL)
 800c81c:	687b      	ldr	r3, [r7, #4]
 800c81e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c822:	695b      	ldr	r3, [r3, #20]
 800c824:	2b00      	cmp	r3, #0
 800c826:	d00b      	beq.n	800c840 <USBD_GetDescriptor+0x1c0>
          {
            pbuf = pdev->pDesc->GetConfigurationStrDescriptor(pdev->dev_speed, &len);
 800c828:	687b      	ldr	r3, [r7, #4]
 800c82a:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c82e:	695b      	ldr	r3, [r3, #20]
 800c830:	687a      	ldr	r2, [r7, #4]
 800c832:	7c12      	ldrb	r2, [r2, #16]
 800c834:	f107 0108 	add.w	r1, r7, #8
 800c838:	4610      	mov	r0, r2
 800c83a:	4798      	blx	r3
 800c83c:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c83e:	e029      	b.n	800c894 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c840:	6839      	ldr	r1, [r7, #0]
 800c842:	6878      	ldr	r0, [r7, #4]
 800c844:	f000 fa63 	bl	800cd0e <USBD_CtlError>
            err++;
 800c848:	7afb      	ldrb	r3, [r7, #11]
 800c84a:	3301      	adds	r3, #1
 800c84c:	72fb      	strb	r3, [r7, #11]
          break;
 800c84e:	e021      	b.n	800c894 <USBD_GetDescriptor+0x214>

        case USBD_IDX_INTERFACE_STR:
          if (pdev->pDesc->GetInterfaceStrDescriptor != NULL)
 800c850:	687b      	ldr	r3, [r7, #4]
 800c852:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c856:	699b      	ldr	r3, [r3, #24]
 800c858:	2b00      	cmp	r3, #0
 800c85a:	d00b      	beq.n	800c874 <USBD_GetDescriptor+0x1f4>
          {
            pbuf = pdev->pDesc->GetInterfaceStrDescriptor(pdev->dev_speed, &len);
 800c85c:	687b      	ldr	r3, [r7, #4]
 800c85e:	f8d3 32b4 	ldr.w	r3, [r3, #692]	@ 0x2b4
 800c862:	699b      	ldr	r3, [r3, #24]
 800c864:	687a      	ldr	r2, [r7, #4]
 800c866:	7c12      	ldrb	r2, [r2, #16]
 800c868:	f107 0108 	add.w	r1, r7, #8
 800c86c:	4610      	mov	r0, r2
 800c86e:	4798      	blx	r3
 800c870:	60f8      	str	r0, [r7, #12]
          else
          {
            USBD_CtlError(pdev, req);
            err++;
          }
          break;
 800c872:	e00f      	b.n	800c894 <USBD_GetDescriptor+0x214>
            USBD_CtlError(pdev, req);
 800c874:	6839      	ldr	r1, [r7, #0]
 800c876:	6878      	ldr	r0, [r7, #4]
 800c878:	f000 fa49 	bl	800cd0e <USBD_CtlError>
            err++;
 800c87c:	7afb      	ldrb	r3, [r7, #11]
 800c87e:	3301      	adds	r3, #1
 800c880:	72fb      	strb	r3, [r7, #11]
          break;
 800c882:	e007      	b.n	800c894 <USBD_GetDescriptor+0x214>
            err++;
          }
#endif /* USBD_SUPPORT_USER_STRING_DESC  */

#if ((USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U))
          USBD_CtlError(pdev, req);
 800c884:	6839      	ldr	r1, [r7, #0]
 800c886:	6878      	ldr	r0, [r7, #4]
 800c888:	f000 fa41 	bl	800cd0e <USBD_CtlError>
          err++;
 800c88c:	7afb      	ldrb	r3, [r7, #11]
 800c88e:	3301      	adds	r3, #1
 800c890:	72fb      	strb	r3, [r7, #11]
#endif /* (USBD_CLASS_USER_STRING_DESC == 0U) && (USBD_SUPPORT_USER_STRING_DESC == 0U) */
          break;
 800c892:	bf00      	nop
      }
      break;
 800c894:	e037      	b.n	800c906 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_DEVICE_QUALIFIER:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c896:	687b      	ldr	r3, [r7, #4]
 800c898:	7c1b      	ldrb	r3, [r3, #16]
 800c89a:	2b00      	cmp	r3, #0
 800c89c:	d109      	bne.n	800c8b2 <USBD_GetDescriptor+0x232>
          pbuf = (uint8_t *)USBD_CMPSIT.GetDeviceQualifierDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetDeviceQualifierDescriptor(&len);
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c8a4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800c8a6:	f107 0208 	add.w	r2, r7, #8
 800c8aa:	4610      	mov	r0, r2
 800c8ac:	4798      	blx	r3
 800c8ae:	60f8      	str	r0, [r7, #12]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c8b0:	e029      	b.n	800c906 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c8b2:	6839      	ldr	r1, [r7, #0]
 800c8b4:	6878      	ldr	r0, [r7, #4]
 800c8b6:	f000 fa2a 	bl	800cd0e <USBD_CtlError>
        err++;
 800c8ba:	7afb      	ldrb	r3, [r7, #11]
 800c8bc:	3301      	adds	r3, #1
 800c8be:	72fb      	strb	r3, [r7, #11]
      break;
 800c8c0:	e021      	b.n	800c906 <USBD_GetDescriptor+0x286>

    case USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION:
      if (pdev->dev_speed == USBD_SPEED_HIGH)
 800c8c2:	687b      	ldr	r3, [r7, #4]
 800c8c4:	7c1b      	ldrb	r3, [r3, #16]
 800c8c6:	2b00      	cmp	r3, #0
 800c8c8:	d10d      	bne.n	800c8e6 <USBD_GetDescriptor+0x266>
          pbuf = (uint8_t *)USBD_CMPSIT.GetOtherSpeedConfigDescriptor(&len);
        }
        else
#endif /* USE_USBD_COMPOSITE */
        {
          pbuf = (uint8_t *)pdev->pClass[0]->GetOtherSpeedConfigDescriptor(&len);
 800c8ca:	687b      	ldr	r3, [r7, #4]
 800c8cc:	f8d3 32b8 	ldr.w	r3, [r3, #696]	@ 0x2b8
 800c8d0:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800c8d2:	f107 0208 	add.w	r2, r7, #8
 800c8d6:	4610      	mov	r0, r2
 800c8d8:	4798      	blx	r3
 800c8da:	60f8      	str	r0, [r7, #12]
        }
        pbuf[1] = USB_DESC_TYPE_OTHER_SPEED_CONFIGURATION;
 800c8dc:	68fb      	ldr	r3, [r7, #12]
 800c8de:	3301      	adds	r3, #1
 800c8e0:	2207      	movs	r2, #7
 800c8e2:	701a      	strb	r2, [r3, #0]
      else
      {
        USBD_CtlError(pdev, req);
        err++;
      }
      break;
 800c8e4:	e00f      	b.n	800c906 <USBD_GetDescriptor+0x286>
        USBD_CtlError(pdev, req);
 800c8e6:	6839      	ldr	r1, [r7, #0]
 800c8e8:	6878      	ldr	r0, [r7, #4]
 800c8ea:	f000 fa10 	bl	800cd0e <USBD_CtlError>
        err++;
 800c8ee:	7afb      	ldrb	r3, [r7, #11]
 800c8f0:	3301      	adds	r3, #1
 800c8f2:	72fb      	strb	r3, [r7, #11]
      break;
 800c8f4:	e007      	b.n	800c906 <USBD_GetDescriptor+0x286>

    default:
      USBD_CtlError(pdev, req);
 800c8f6:	6839      	ldr	r1, [r7, #0]
 800c8f8:	6878      	ldr	r0, [r7, #4]
 800c8fa:	f000 fa08 	bl	800cd0e <USBD_CtlError>
      err++;
 800c8fe:	7afb      	ldrb	r3, [r7, #11]
 800c900:	3301      	adds	r3, #1
 800c902:	72fb      	strb	r3, [r7, #11]
      break;
 800c904:	bf00      	nop
  }

  if (err != 0U)
 800c906:	7afb      	ldrb	r3, [r7, #11]
 800c908:	2b00      	cmp	r3, #0
 800c90a:	d11e      	bne.n	800c94a <USBD_GetDescriptor+0x2ca>
  {
    return;
  }

  if (req->wLength != 0U)
 800c90c:	683b      	ldr	r3, [r7, #0]
 800c90e:	88db      	ldrh	r3, [r3, #6]
 800c910:	2b00      	cmp	r3, #0
 800c912:	d016      	beq.n	800c942 <USBD_GetDescriptor+0x2c2>
  {
    if (len != 0U)
 800c914:	893b      	ldrh	r3, [r7, #8]
 800c916:	2b00      	cmp	r3, #0
 800c918:	d00e      	beq.n	800c938 <USBD_GetDescriptor+0x2b8>
    {
      len = MIN(len, req->wLength);
 800c91a:	683b      	ldr	r3, [r7, #0]
 800c91c:	88da      	ldrh	r2, [r3, #6]
 800c91e:	893b      	ldrh	r3, [r7, #8]
 800c920:	4293      	cmp	r3, r2
 800c922:	bf28      	it	cs
 800c924:	4613      	movcs	r3, r2
 800c926:	b29b      	uxth	r3, r3
 800c928:	813b      	strh	r3, [r7, #8]
      (void)USBD_CtlSendData(pdev, pbuf, len);
 800c92a:	893b      	ldrh	r3, [r7, #8]
 800c92c:	461a      	mov	r2, r3
 800c92e:	68f9      	ldr	r1, [r7, #12]
 800c930:	6878      	ldr	r0, [r7, #4]
 800c932:	f000 fa69 	bl	800ce08 <USBD_CtlSendData>
 800c936:	e009      	b.n	800c94c <USBD_GetDescriptor+0x2cc>
    }
    else
    {
      USBD_CtlError(pdev, req);
 800c938:	6839      	ldr	r1, [r7, #0]
 800c93a:	6878      	ldr	r0, [r7, #4]
 800c93c:	f000 f9e7 	bl	800cd0e <USBD_CtlError>
 800c940:	e004      	b.n	800c94c <USBD_GetDescriptor+0x2cc>
    }
  }
  else
  {
    (void)USBD_CtlSendStatus(pdev);
 800c942:	6878      	ldr	r0, [r7, #4]
 800c944:	f000 fac1 	bl	800ceca <USBD_CtlSendStatus>
 800c948:	e000      	b.n	800c94c <USBD_GetDescriptor+0x2cc>
    return;
 800c94a:	bf00      	nop
  }
}
 800c94c:	3710      	adds	r7, #16
 800c94e:	46bd      	mov	sp, r7
 800c950:	bd80      	pop	{r7, pc}
 800c952:	bf00      	nop

0800c954 <USBD_SetAddress>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetAddress(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c954:	b580      	push	{r7, lr}
 800c956:	b084      	sub	sp, #16
 800c958:	af00      	add	r7, sp, #0
 800c95a:	6078      	str	r0, [r7, #4]
 800c95c:	6039      	str	r1, [r7, #0]
  uint8_t  dev_addr;

  if ((req->wIndex == 0U) && (req->wLength == 0U) && (req->wValue < 128U))
 800c95e:	683b      	ldr	r3, [r7, #0]
 800c960:	889b      	ldrh	r3, [r3, #4]
 800c962:	2b00      	cmp	r3, #0
 800c964:	d131      	bne.n	800c9ca <USBD_SetAddress+0x76>
 800c966:	683b      	ldr	r3, [r7, #0]
 800c968:	88db      	ldrh	r3, [r3, #6]
 800c96a:	2b00      	cmp	r3, #0
 800c96c:	d12d      	bne.n	800c9ca <USBD_SetAddress+0x76>
 800c96e:	683b      	ldr	r3, [r7, #0]
 800c970:	885b      	ldrh	r3, [r3, #2]
 800c972:	2b7f      	cmp	r3, #127	@ 0x7f
 800c974:	d829      	bhi.n	800c9ca <USBD_SetAddress+0x76>
  {
    dev_addr = (uint8_t)(req->wValue) & 0x7FU;
 800c976:	683b      	ldr	r3, [r7, #0]
 800c978:	885b      	ldrh	r3, [r3, #2]
 800c97a:	b2db      	uxtb	r3, r3
 800c97c:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800c980:	73fb      	strb	r3, [r7, #15]

    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c982:	687b      	ldr	r3, [r7, #4]
 800c984:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800c988:	b2db      	uxtb	r3, r3
 800c98a:	2b03      	cmp	r3, #3
 800c98c:	d104      	bne.n	800c998 <USBD_SetAddress+0x44>
    {
      USBD_CtlError(pdev, req);
 800c98e:	6839      	ldr	r1, [r7, #0]
 800c990:	6878      	ldr	r0, [r7, #4]
 800c992:	f000 f9bc 	bl	800cd0e <USBD_CtlError>
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c996:	e01d      	b.n	800c9d4 <USBD_SetAddress+0x80>
    }
    else
    {
      pdev->dev_address = dev_addr;
 800c998:	687b      	ldr	r3, [r7, #4]
 800c99a:	7bfa      	ldrb	r2, [r7, #15]
 800c99c:	f883 229e 	strb.w	r2, [r3, #670]	@ 0x29e
      (void)USBD_LL_SetUSBAddress(pdev, dev_addr);
 800c9a0:	7bfb      	ldrb	r3, [r7, #15]
 800c9a2:	4619      	mov	r1, r3
 800c9a4:	6878      	ldr	r0, [r7, #4]
 800c9a6:	f000 ff19 	bl	800d7dc <USBD_LL_SetUSBAddress>
      (void)USBD_CtlSendStatus(pdev);
 800c9aa:	6878      	ldr	r0, [r7, #4]
 800c9ac:	f000 fa8d 	bl	800ceca <USBD_CtlSendStatus>

      if (dev_addr != 0U)
 800c9b0:	7bfb      	ldrb	r3, [r7, #15]
 800c9b2:	2b00      	cmp	r3, #0
 800c9b4:	d004      	beq.n	800c9c0 <USBD_SetAddress+0x6c>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800c9b6:	687b      	ldr	r3, [r7, #4]
 800c9b8:	2202      	movs	r2, #2
 800c9ba:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9be:	e009      	b.n	800c9d4 <USBD_SetAddress+0x80>
      }
      else
      {
        pdev->dev_state = USBD_STATE_DEFAULT;
 800c9c0:	687b      	ldr	r3, [r7, #4]
 800c9c2:	2201      	movs	r2, #1
 800c9c4:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
    if (pdev->dev_state == USBD_STATE_CONFIGURED)
 800c9c8:	e004      	b.n	800c9d4 <USBD_SetAddress+0x80>
      }
    }
  }
  else
  {
    USBD_CtlError(pdev, req);
 800c9ca:	6839      	ldr	r1, [r7, #0]
 800c9cc:	6878      	ldr	r0, [r7, #4]
 800c9ce:	f000 f99e 	bl	800cd0e <USBD_CtlError>
  }
}
 800c9d2:	bf00      	nop
 800c9d4:	bf00      	nop
 800c9d6:	3710      	adds	r7, #16
 800c9d8:	46bd      	mov	sp, r7
 800c9da:	bd80      	pop	{r7, pc}

0800c9dc <USBD_SetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval status
  */
static USBD_StatusTypeDef USBD_SetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800c9dc:	b580      	push	{r7, lr}
 800c9de:	b084      	sub	sp, #16
 800c9e0:	af00      	add	r7, sp, #0
 800c9e2:	6078      	str	r0, [r7, #4]
 800c9e4:	6039      	str	r1, [r7, #0]
  USBD_StatusTypeDef ret = USBD_OK;
 800c9e6:	2300      	movs	r3, #0
 800c9e8:	73fb      	strb	r3, [r7, #15]
  static uint8_t cfgidx;

  cfgidx = (uint8_t)(req->wValue);
 800c9ea:	683b      	ldr	r3, [r7, #0]
 800c9ec:	885b      	ldrh	r3, [r3, #2]
 800c9ee:	b2da      	uxtb	r2, r3
 800c9f0:	4b4e      	ldr	r3, [pc, #312]	@ (800cb2c <USBD_SetConfig+0x150>)
 800c9f2:	701a      	strb	r2, [r3, #0]

  if (cfgidx > USBD_MAX_NUM_CONFIGURATION)
 800c9f4:	4b4d      	ldr	r3, [pc, #308]	@ (800cb2c <USBD_SetConfig+0x150>)
 800c9f6:	781b      	ldrb	r3, [r3, #0]
 800c9f8:	2b01      	cmp	r3, #1
 800c9fa:	d905      	bls.n	800ca08 <USBD_SetConfig+0x2c>
  {
    USBD_CtlError(pdev, req);
 800c9fc:	6839      	ldr	r1, [r7, #0]
 800c9fe:	6878      	ldr	r0, [r7, #4]
 800ca00:	f000 f985 	bl	800cd0e <USBD_CtlError>
    return USBD_FAIL;
 800ca04:	2303      	movs	r3, #3
 800ca06:	e08c      	b.n	800cb22 <USBD_SetConfig+0x146>
  }

  switch (pdev->dev_state)
 800ca08:	687b      	ldr	r3, [r7, #4]
 800ca0a:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800ca0e:	b2db      	uxtb	r3, r3
 800ca10:	2b02      	cmp	r3, #2
 800ca12:	d002      	beq.n	800ca1a <USBD_SetConfig+0x3e>
 800ca14:	2b03      	cmp	r3, #3
 800ca16:	d029      	beq.n	800ca6c <USBD_SetConfig+0x90>
 800ca18:	e075      	b.n	800cb06 <USBD_SetConfig+0x12a>
  {
    case USBD_STATE_ADDRESSED:
      if (cfgidx != 0U)
 800ca1a:	4b44      	ldr	r3, [pc, #272]	@ (800cb2c <USBD_SetConfig+0x150>)
 800ca1c:	781b      	ldrb	r3, [r3, #0]
 800ca1e:	2b00      	cmp	r3, #0
 800ca20:	d020      	beq.n	800ca64 <USBD_SetConfig+0x88>
      {
        pdev->dev_config = cfgidx;
 800ca22:	4b42      	ldr	r3, [pc, #264]	@ (800cb2c <USBD_SetConfig+0x150>)
 800ca24:	781b      	ldrb	r3, [r3, #0]
 800ca26:	461a      	mov	r2, r3
 800ca28:	687b      	ldr	r3, [r7, #4]
 800ca2a:	605a      	str	r2, [r3, #4]

        ret = USBD_SetClassConfig(pdev, cfgidx);
 800ca2c:	4b3f      	ldr	r3, [pc, #252]	@ (800cb2c <USBD_SetConfig+0x150>)
 800ca2e:	781b      	ldrb	r3, [r3, #0]
 800ca30:	4619      	mov	r1, r3
 800ca32:	6878      	ldr	r0, [r7, #4]
 800ca34:	f7fe ffcd 	bl	800b9d2 <USBD_SetClassConfig>
 800ca38:	4603      	mov	r3, r0
 800ca3a:	73fb      	strb	r3, [r7, #15]

        if (ret != USBD_OK)
 800ca3c:	7bfb      	ldrb	r3, [r7, #15]
 800ca3e:	2b00      	cmp	r3, #0
 800ca40:	d008      	beq.n	800ca54 <USBD_SetConfig+0x78>
        {
          USBD_CtlError(pdev, req);
 800ca42:	6839      	ldr	r1, [r7, #0]
 800ca44:	6878      	ldr	r0, [r7, #4]
 800ca46:	f000 f962 	bl	800cd0e <USBD_CtlError>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	2202      	movs	r2, #2
 800ca4e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ca52:	e065      	b.n	800cb20 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800ca54:	6878      	ldr	r0, [r7, #4]
 800ca56:	f000 fa38 	bl	800ceca <USBD_CtlSendStatus>
          pdev->dev_state = USBD_STATE_CONFIGURED;
 800ca5a:	687b      	ldr	r3, [r7, #4]
 800ca5c:	2203      	movs	r2, #3
 800ca5e:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800ca62:	e05d      	b.n	800cb20 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800ca64:	6878      	ldr	r0, [r7, #4]
 800ca66:	f000 fa30 	bl	800ceca <USBD_CtlSendStatus>
      break;
 800ca6a:	e059      	b.n	800cb20 <USBD_SetConfig+0x144>

    case USBD_STATE_CONFIGURED:
      if (cfgidx == 0U)
 800ca6c:	4b2f      	ldr	r3, [pc, #188]	@ (800cb2c <USBD_SetConfig+0x150>)
 800ca6e:	781b      	ldrb	r3, [r3, #0]
 800ca70:	2b00      	cmp	r3, #0
 800ca72:	d112      	bne.n	800ca9a <USBD_SetConfig+0xbe>
      {
        pdev->dev_state = USBD_STATE_ADDRESSED;
 800ca74:	687b      	ldr	r3, [r7, #4]
 800ca76:	2202      	movs	r2, #2
 800ca78:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
        pdev->dev_config = cfgidx;
 800ca7c:	4b2b      	ldr	r3, [pc, #172]	@ (800cb2c <USBD_SetConfig+0x150>)
 800ca7e:	781b      	ldrb	r3, [r3, #0]
 800ca80:	461a      	mov	r2, r3
 800ca82:	687b      	ldr	r3, [r7, #4]
 800ca84:	605a      	str	r2, [r3, #4]
        (void)USBD_ClrClassConfig(pdev, cfgidx);
 800ca86:	4b29      	ldr	r3, [pc, #164]	@ (800cb2c <USBD_SetConfig+0x150>)
 800ca88:	781b      	ldrb	r3, [r3, #0]
 800ca8a:	4619      	mov	r1, r3
 800ca8c:	6878      	ldr	r0, [r7, #4]
 800ca8e:	f7fe ffbc 	bl	800ba0a <USBD_ClrClassConfig>
        (void)USBD_CtlSendStatus(pdev);
 800ca92:	6878      	ldr	r0, [r7, #4]
 800ca94:	f000 fa19 	bl	800ceca <USBD_CtlSendStatus>
      }
      else
      {
        (void)USBD_CtlSendStatus(pdev);
      }
      break;
 800ca98:	e042      	b.n	800cb20 <USBD_SetConfig+0x144>
      else if (cfgidx != pdev->dev_config)
 800ca9a:	4b24      	ldr	r3, [pc, #144]	@ (800cb2c <USBD_SetConfig+0x150>)
 800ca9c:	781b      	ldrb	r3, [r3, #0]
 800ca9e:	461a      	mov	r2, r3
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	685b      	ldr	r3, [r3, #4]
 800caa4:	429a      	cmp	r2, r3
 800caa6:	d02a      	beq.n	800cafe <USBD_SetConfig+0x122>
        (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800caa8:	687b      	ldr	r3, [r7, #4]
 800caaa:	685b      	ldr	r3, [r3, #4]
 800caac:	b2db      	uxtb	r3, r3
 800caae:	4619      	mov	r1, r3
 800cab0:	6878      	ldr	r0, [r7, #4]
 800cab2:	f7fe ffaa 	bl	800ba0a <USBD_ClrClassConfig>
        pdev->dev_config = cfgidx;
 800cab6:	4b1d      	ldr	r3, [pc, #116]	@ (800cb2c <USBD_SetConfig+0x150>)
 800cab8:	781b      	ldrb	r3, [r3, #0]
 800caba:	461a      	mov	r2, r3
 800cabc:	687b      	ldr	r3, [r7, #4]
 800cabe:	605a      	str	r2, [r3, #4]
        ret = USBD_SetClassConfig(pdev, cfgidx);
 800cac0:	4b1a      	ldr	r3, [pc, #104]	@ (800cb2c <USBD_SetConfig+0x150>)
 800cac2:	781b      	ldrb	r3, [r3, #0]
 800cac4:	4619      	mov	r1, r3
 800cac6:	6878      	ldr	r0, [r7, #4]
 800cac8:	f7fe ff83 	bl	800b9d2 <USBD_SetClassConfig>
 800cacc:	4603      	mov	r3, r0
 800cace:	73fb      	strb	r3, [r7, #15]
        if (ret != USBD_OK)
 800cad0:	7bfb      	ldrb	r3, [r7, #15]
 800cad2:	2b00      	cmp	r3, #0
 800cad4:	d00f      	beq.n	800caf6 <USBD_SetConfig+0x11a>
          USBD_CtlError(pdev, req);
 800cad6:	6839      	ldr	r1, [r7, #0]
 800cad8:	6878      	ldr	r0, [r7, #4]
 800cada:	f000 f918 	bl	800cd0e <USBD_CtlError>
          (void)USBD_ClrClassConfig(pdev, (uint8_t)pdev->dev_config);
 800cade:	687b      	ldr	r3, [r7, #4]
 800cae0:	685b      	ldr	r3, [r3, #4]
 800cae2:	b2db      	uxtb	r3, r3
 800cae4:	4619      	mov	r1, r3
 800cae6:	6878      	ldr	r0, [r7, #4]
 800cae8:	f7fe ff8f 	bl	800ba0a <USBD_ClrClassConfig>
          pdev->dev_state = USBD_STATE_ADDRESSED;
 800caec:	687b      	ldr	r3, [r7, #4]
 800caee:	2202      	movs	r2, #2
 800caf0:	f883 229c 	strb.w	r2, [r3, #668]	@ 0x29c
      break;
 800caf4:	e014      	b.n	800cb20 <USBD_SetConfig+0x144>
          (void)USBD_CtlSendStatus(pdev);
 800caf6:	6878      	ldr	r0, [r7, #4]
 800caf8:	f000 f9e7 	bl	800ceca <USBD_CtlSendStatus>
      break;
 800cafc:	e010      	b.n	800cb20 <USBD_SetConfig+0x144>
        (void)USBD_CtlSendStatus(pdev);
 800cafe:	6878      	ldr	r0, [r7, #4]
 800cb00:	f000 f9e3 	bl	800ceca <USBD_CtlSendStatus>
      break;
 800cb04:	e00c      	b.n	800cb20 <USBD_SetConfig+0x144>

    default:
      USBD_CtlError(pdev, req);
 800cb06:	6839      	ldr	r1, [r7, #0]
 800cb08:	6878      	ldr	r0, [r7, #4]
 800cb0a:	f000 f900 	bl	800cd0e <USBD_CtlError>
      (void)USBD_ClrClassConfig(pdev, cfgidx);
 800cb0e:	4b07      	ldr	r3, [pc, #28]	@ (800cb2c <USBD_SetConfig+0x150>)
 800cb10:	781b      	ldrb	r3, [r3, #0]
 800cb12:	4619      	mov	r1, r3
 800cb14:	6878      	ldr	r0, [r7, #4]
 800cb16:	f7fe ff78 	bl	800ba0a <USBD_ClrClassConfig>
      ret = USBD_FAIL;
 800cb1a:	2303      	movs	r3, #3
 800cb1c:	73fb      	strb	r3, [r7, #15]
      break;
 800cb1e:	bf00      	nop
  }

  return ret;
 800cb20:	7bfb      	ldrb	r3, [r7, #15]
}
 800cb22:	4618      	mov	r0, r3
 800cb24:	3710      	adds	r7, #16
 800cb26:	46bd      	mov	sp, r7
 800cb28:	bd80      	pop	{r7, pc}
 800cb2a:	bf00      	nop
 800cb2c:	200184c4 	.word	0x200184c4

0800cb30 <USBD_GetConfig>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetConfig(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb30:	b580      	push	{r7, lr}
 800cb32:	b082      	sub	sp, #8
 800cb34:	af00      	add	r7, sp, #0
 800cb36:	6078      	str	r0, [r7, #4]
 800cb38:	6039      	str	r1, [r7, #0]
  if (req->wLength != 1U)
 800cb3a:	683b      	ldr	r3, [r7, #0]
 800cb3c:	88db      	ldrh	r3, [r3, #6]
 800cb3e:	2b01      	cmp	r3, #1
 800cb40:	d004      	beq.n	800cb4c <USBD_GetConfig+0x1c>
  {
    USBD_CtlError(pdev, req);
 800cb42:	6839      	ldr	r1, [r7, #0]
 800cb44:	6878      	ldr	r0, [r7, #4]
 800cb46:	f000 f8e2 	bl	800cd0e <USBD_CtlError>
      default:
        USBD_CtlError(pdev, req);
        break;
    }
  }
}
 800cb4a:	e023      	b.n	800cb94 <USBD_GetConfig+0x64>
    switch (pdev->dev_state)
 800cb4c:	687b      	ldr	r3, [r7, #4]
 800cb4e:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cb52:	b2db      	uxtb	r3, r3
 800cb54:	2b02      	cmp	r3, #2
 800cb56:	dc02      	bgt.n	800cb5e <USBD_GetConfig+0x2e>
 800cb58:	2b00      	cmp	r3, #0
 800cb5a:	dc03      	bgt.n	800cb64 <USBD_GetConfig+0x34>
 800cb5c:	e015      	b.n	800cb8a <USBD_GetConfig+0x5a>
 800cb5e:	2b03      	cmp	r3, #3
 800cb60:	d00b      	beq.n	800cb7a <USBD_GetConfig+0x4a>
 800cb62:	e012      	b.n	800cb8a <USBD_GetConfig+0x5a>
        pdev->dev_default_config = 0U;
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	2200      	movs	r2, #0
 800cb68:	609a      	str	r2, [r3, #8]
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_default_config, 1U);
 800cb6a:	687b      	ldr	r3, [r7, #4]
 800cb6c:	3308      	adds	r3, #8
 800cb6e:	2201      	movs	r2, #1
 800cb70:	4619      	mov	r1, r3
 800cb72:	6878      	ldr	r0, [r7, #4]
 800cb74:	f000 f948 	bl	800ce08 <USBD_CtlSendData>
        break;
 800cb78:	e00c      	b.n	800cb94 <USBD_GetConfig+0x64>
        (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config, 1U);
 800cb7a:	687b      	ldr	r3, [r7, #4]
 800cb7c:	3304      	adds	r3, #4
 800cb7e:	2201      	movs	r2, #1
 800cb80:	4619      	mov	r1, r3
 800cb82:	6878      	ldr	r0, [r7, #4]
 800cb84:	f000 f940 	bl	800ce08 <USBD_CtlSendData>
        break;
 800cb88:	e004      	b.n	800cb94 <USBD_GetConfig+0x64>
        USBD_CtlError(pdev, req);
 800cb8a:	6839      	ldr	r1, [r7, #0]
 800cb8c:	6878      	ldr	r0, [r7, #4]
 800cb8e:	f000 f8be 	bl	800cd0e <USBD_CtlError>
        break;
 800cb92:	bf00      	nop
}
 800cb94:	bf00      	nop
 800cb96:	3708      	adds	r7, #8
 800cb98:	46bd      	mov	sp, r7
 800cb9a:	bd80      	pop	{r7, pc}

0800cb9c <USBD_GetStatus>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_GetStatus(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cb9c:	b580      	push	{r7, lr}
 800cb9e:	b082      	sub	sp, #8
 800cba0:	af00      	add	r7, sp, #0
 800cba2:	6078      	str	r0, [r7, #4]
 800cba4:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cba6:	687b      	ldr	r3, [r7, #4]
 800cba8:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cbac:	b2db      	uxtb	r3, r3
 800cbae:	3b01      	subs	r3, #1
 800cbb0:	2b02      	cmp	r3, #2
 800cbb2:	d81e      	bhi.n	800cbf2 <USBD_GetStatus+0x56>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wLength != 0x2U)
 800cbb4:	683b      	ldr	r3, [r7, #0]
 800cbb6:	88db      	ldrh	r3, [r3, #6]
 800cbb8:	2b02      	cmp	r3, #2
 800cbba:	d004      	beq.n	800cbc6 <USBD_GetStatus+0x2a>
      {
        USBD_CtlError(pdev, req);
 800cbbc:	6839      	ldr	r1, [r7, #0]
 800cbbe:	6878      	ldr	r0, [r7, #4]
 800cbc0:	f000 f8a5 	bl	800cd0e <USBD_CtlError>
        break;
 800cbc4:	e01a      	b.n	800cbfc <USBD_GetStatus+0x60>
      }

#if (USBD_SELF_POWERED == 1U)
      pdev->dev_config_status = USB_CONFIG_SELF_POWERED;
 800cbc6:	687b      	ldr	r3, [r7, #4]
 800cbc8:	2201      	movs	r2, #1
 800cbca:	60da      	str	r2, [r3, #12]
#else
      pdev->dev_config_status = 0U;
#endif /* USBD_SELF_POWERED */

      if (pdev->dev_remote_wakeup != 0U)
 800cbcc:	687b      	ldr	r3, [r7, #4]
 800cbce:	f8d3 32a4 	ldr.w	r3, [r3, #676]	@ 0x2a4
 800cbd2:	2b00      	cmp	r3, #0
 800cbd4:	d005      	beq.n	800cbe2 <USBD_GetStatus+0x46>
      {
        pdev->dev_config_status |= USB_CONFIG_REMOTE_WAKEUP;
 800cbd6:	687b      	ldr	r3, [r7, #4]
 800cbd8:	68db      	ldr	r3, [r3, #12]
 800cbda:	f043 0202 	orr.w	r2, r3, #2
 800cbde:	687b      	ldr	r3, [r7, #4]
 800cbe0:	60da      	str	r2, [r3, #12]
      }

      (void)USBD_CtlSendData(pdev, (uint8_t *)&pdev->dev_config_status, 2U);
 800cbe2:	687b      	ldr	r3, [r7, #4]
 800cbe4:	330c      	adds	r3, #12
 800cbe6:	2202      	movs	r2, #2
 800cbe8:	4619      	mov	r1, r3
 800cbea:	6878      	ldr	r0, [r7, #4]
 800cbec:	f000 f90c 	bl	800ce08 <USBD_CtlSendData>
      break;
 800cbf0:	e004      	b.n	800cbfc <USBD_GetStatus+0x60>

    default:
      USBD_CtlError(pdev, req);
 800cbf2:	6839      	ldr	r1, [r7, #0]
 800cbf4:	6878      	ldr	r0, [r7, #4]
 800cbf6:	f000 f88a 	bl	800cd0e <USBD_CtlError>
      break;
 800cbfa:	bf00      	nop
  }
}
 800cbfc:	bf00      	nop
 800cbfe:	3708      	adds	r7, #8
 800cc00:	46bd      	mov	sp, r7
 800cc02:	bd80      	pop	{r7, pc}

0800cc04 <USBD_SetFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_SetFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc04:	b580      	push	{r7, lr}
 800cc06:	b082      	sub	sp, #8
 800cc08:	af00      	add	r7, sp, #0
 800cc0a:	6078      	str	r0, [r7, #4]
 800cc0c:	6039      	str	r1, [r7, #0]
  if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cc0e:	683b      	ldr	r3, [r7, #0]
 800cc10:	885b      	ldrh	r3, [r3, #2]
 800cc12:	2b01      	cmp	r3, #1
 800cc14:	d107      	bne.n	800cc26 <USBD_SetFeature+0x22>
  {
    pdev->dev_remote_wakeup = 1U;
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	2201      	movs	r2, #1
 800cc1a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
    (void)USBD_CtlSendStatus(pdev);
 800cc1e:	6878      	ldr	r0, [r7, #4]
 800cc20:	f000 f953 	bl	800ceca <USBD_CtlSendStatus>
  }
  else
  {
    USBD_CtlError(pdev, req);
  }
}
 800cc24:	e013      	b.n	800cc4e <USBD_SetFeature+0x4a>
  else if (req->wValue == USB_FEATURE_TEST_MODE)
 800cc26:	683b      	ldr	r3, [r7, #0]
 800cc28:	885b      	ldrh	r3, [r3, #2]
 800cc2a:	2b02      	cmp	r3, #2
 800cc2c:	d10b      	bne.n	800cc46 <USBD_SetFeature+0x42>
    pdev->dev_test_mode = (uint8_t)(req->wIndex >> 8);
 800cc2e:	683b      	ldr	r3, [r7, #0]
 800cc30:	889b      	ldrh	r3, [r3, #4]
 800cc32:	0a1b      	lsrs	r3, r3, #8
 800cc34:	b29b      	uxth	r3, r3
 800cc36:	b2da      	uxtb	r2, r3
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	f883 22a0 	strb.w	r2, [r3, #672]	@ 0x2a0
    (void)USBD_CtlSendStatus(pdev);
 800cc3e:	6878      	ldr	r0, [r7, #4]
 800cc40:	f000 f943 	bl	800ceca <USBD_CtlSendStatus>
}
 800cc44:	e003      	b.n	800cc4e <USBD_SetFeature+0x4a>
    USBD_CtlError(pdev, req);
 800cc46:	6839      	ldr	r1, [r7, #0]
 800cc48:	6878      	ldr	r0, [r7, #4]
 800cc4a:	f000 f860 	bl	800cd0e <USBD_CtlError>
}
 800cc4e:	bf00      	nop
 800cc50:	3708      	adds	r7, #8
 800cc52:	46bd      	mov	sp, r7
 800cc54:	bd80      	pop	{r7, pc}

0800cc56 <USBD_ClrFeature>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
static void USBD_ClrFeature(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cc56:	b580      	push	{r7, lr}
 800cc58:	b082      	sub	sp, #8
 800cc5a:	af00      	add	r7, sp, #0
 800cc5c:	6078      	str	r0, [r7, #4]
 800cc5e:	6039      	str	r1, [r7, #0]
  switch (pdev->dev_state)
 800cc60:	687b      	ldr	r3, [r7, #4]
 800cc62:	f893 329c 	ldrb.w	r3, [r3, #668]	@ 0x29c
 800cc66:	b2db      	uxtb	r3, r3
 800cc68:	3b01      	subs	r3, #1
 800cc6a:	2b02      	cmp	r3, #2
 800cc6c:	d80b      	bhi.n	800cc86 <USBD_ClrFeature+0x30>
  {
    case USBD_STATE_DEFAULT:
    case USBD_STATE_ADDRESSED:
    case USBD_STATE_CONFIGURED:
      if (req->wValue == USB_FEATURE_REMOTE_WAKEUP)
 800cc6e:	683b      	ldr	r3, [r7, #0]
 800cc70:	885b      	ldrh	r3, [r3, #2]
 800cc72:	2b01      	cmp	r3, #1
 800cc74:	d10c      	bne.n	800cc90 <USBD_ClrFeature+0x3a>
      {
        pdev->dev_remote_wakeup = 0U;
 800cc76:	687b      	ldr	r3, [r7, #4]
 800cc78:	2200      	movs	r2, #0
 800cc7a:	f8c3 22a4 	str.w	r2, [r3, #676]	@ 0x2a4
        (void)USBD_CtlSendStatus(pdev);
 800cc7e:	6878      	ldr	r0, [r7, #4]
 800cc80:	f000 f923 	bl	800ceca <USBD_CtlSendStatus>
      }
      break;
 800cc84:	e004      	b.n	800cc90 <USBD_ClrFeature+0x3a>

    default:
      USBD_CtlError(pdev, req);
 800cc86:	6839      	ldr	r1, [r7, #0]
 800cc88:	6878      	ldr	r0, [r7, #4]
 800cc8a:	f000 f840 	bl	800cd0e <USBD_CtlError>
      break;
 800cc8e:	e000      	b.n	800cc92 <USBD_ClrFeature+0x3c>
      break;
 800cc90:	bf00      	nop
  }
}
 800cc92:	bf00      	nop
 800cc94:	3708      	adds	r7, #8
 800cc96:	46bd      	mov	sp, r7
 800cc98:	bd80      	pop	{r7, pc}

0800cc9a <USBD_ParseSetupRequest>:
  * @param  req: usb request
  * @param  pdata: setup data pointer
  * @retval None
  */
void USBD_ParseSetupRequest(USBD_SetupReqTypedef *req, uint8_t *pdata)
{
 800cc9a:	b580      	push	{r7, lr}
 800cc9c:	b084      	sub	sp, #16
 800cc9e:	af00      	add	r7, sp, #0
 800cca0:	6078      	str	r0, [r7, #4]
 800cca2:	6039      	str	r1, [r7, #0]
  uint8_t *pbuff = pdata;
 800cca4:	683b      	ldr	r3, [r7, #0]
 800cca6:	60fb      	str	r3, [r7, #12]

  req->bmRequest = *(uint8_t *)(pbuff);
 800cca8:	68fb      	ldr	r3, [r7, #12]
 800ccaa:	781a      	ldrb	r2, [r3, #0]
 800ccac:	687b      	ldr	r3, [r7, #4]
 800ccae:	701a      	strb	r2, [r3, #0]

  pbuff++;
 800ccb0:	68fb      	ldr	r3, [r7, #12]
 800ccb2:	3301      	adds	r3, #1
 800ccb4:	60fb      	str	r3, [r7, #12]
  req->bRequest = *(uint8_t *)(pbuff);
 800ccb6:	68fb      	ldr	r3, [r7, #12]
 800ccb8:	781a      	ldrb	r2, [r3, #0]
 800ccba:	687b      	ldr	r3, [r7, #4]
 800ccbc:	705a      	strb	r2, [r3, #1]

  pbuff++;
 800ccbe:	68fb      	ldr	r3, [r7, #12]
 800ccc0:	3301      	adds	r3, #1
 800ccc2:	60fb      	str	r3, [r7, #12]
  req->wValue = SWAPBYTE(pbuff);
 800ccc4:	68f8      	ldr	r0, [r7, #12]
 800ccc6:	f7ff fa3d 	bl	800c144 <SWAPBYTE>
 800ccca:	4603      	mov	r3, r0
 800cccc:	461a      	mov	r2, r3
 800ccce:	687b      	ldr	r3, [r7, #4]
 800ccd0:	805a      	strh	r2, [r3, #2]

  pbuff++;
 800ccd2:	68fb      	ldr	r3, [r7, #12]
 800ccd4:	3301      	adds	r3, #1
 800ccd6:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ccd8:	68fb      	ldr	r3, [r7, #12]
 800ccda:	3301      	adds	r3, #1
 800ccdc:	60fb      	str	r3, [r7, #12]
  req->wIndex = SWAPBYTE(pbuff);
 800ccde:	68f8      	ldr	r0, [r7, #12]
 800cce0:	f7ff fa30 	bl	800c144 <SWAPBYTE>
 800cce4:	4603      	mov	r3, r0
 800cce6:	461a      	mov	r2, r3
 800cce8:	687b      	ldr	r3, [r7, #4]
 800ccea:	809a      	strh	r2, [r3, #4]

  pbuff++;
 800ccec:	68fb      	ldr	r3, [r7, #12]
 800ccee:	3301      	adds	r3, #1
 800ccf0:	60fb      	str	r3, [r7, #12]
  pbuff++;
 800ccf2:	68fb      	ldr	r3, [r7, #12]
 800ccf4:	3301      	adds	r3, #1
 800ccf6:	60fb      	str	r3, [r7, #12]
  req->wLength = SWAPBYTE(pbuff);
 800ccf8:	68f8      	ldr	r0, [r7, #12]
 800ccfa:	f7ff fa23 	bl	800c144 <SWAPBYTE>
 800ccfe:	4603      	mov	r3, r0
 800cd00:	461a      	mov	r2, r3
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	80da      	strh	r2, [r3, #6]
}
 800cd06:	bf00      	nop
 800cd08:	3710      	adds	r7, #16
 800cd0a:	46bd      	mov	sp, r7
 800cd0c:	bd80      	pop	{r7, pc}

0800cd0e <USBD_CtlError>:
  * @param  pdev: device instance
  * @param  req: usb request
  * @retval None
  */
void USBD_CtlError(USBD_HandleTypeDef *pdev, USBD_SetupReqTypedef *req)
{
 800cd0e:	b580      	push	{r7, lr}
 800cd10:	b082      	sub	sp, #8
 800cd12:	af00      	add	r7, sp, #0
 800cd14:	6078      	str	r0, [r7, #4]
 800cd16:	6039      	str	r1, [r7, #0]
  UNUSED(req);

  (void)USBD_LL_StallEP(pdev, 0x80U);
 800cd18:	2180      	movs	r1, #128	@ 0x80
 800cd1a:	6878      	ldr	r0, [r7, #4]
 800cd1c:	f000 fcf4 	bl	800d708 <USBD_LL_StallEP>
  (void)USBD_LL_StallEP(pdev, 0U);
 800cd20:	2100      	movs	r1, #0
 800cd22:	6878      	ldr	r0, [r7, #4]
 800cd24:	f000 fcf0 	bl	800d708 <USBD_LL_StallEP>
}
 800cd28:	bf00      	nop
 800cd2a:	3708      	adds	r7, #8
 800cd2c:	46bd      	mov	sp, r7
 800cd2e:	bd80      	pop	{r7, pc}

0800cd30 <USBD_GetString>:
  * @param  unicode : Formatted string buffer (unicode)
  * @param  len : descriptor length
  * @retval None
  */
void USBD_GetString(uint8_t *desc, uint8_t *unicode, uint16_t *len)
{
 800cd30:	b580      	push	{r7, lr}
 800cd32:	b086      	sub	sp, #24
 800cd34:	af00      	add	r7, sp, #0
 800cd36:	60f8      	str	r0, [r7, #12]
 800cd38:	60b9      	str	r1, [r7, #8]
 800cd3a:	607a      	str	r2, [r7, #4]
  uint8_t idx = 0U;
 800cd3c:	2300      	movs	r3, #0
 800cd3e:	75fb      	strb	r3, [r7, #23]
  uint8_t *pdesc;

  if (desc == NULL)
 800cd40:	68fb      	ldr	r3, [r7, #12]
 800cd42:	2b00      	cmp	r3, #0
 800cd44:	d042      	beq.n	800cdcc <USBD_GetString+0x9c>
  {
    return;
  }

  pdesc = desc;
 800cd46:	68fb      	ldr	r3, [r7, #12]
 800cd48:	613b      	str	r3, [r7, #16]
  *len = MIN(USBD_MAX_STR_DESC_SIZ, ((uint16_t)USBD_GetLen(pdesc) * 2U) + 2U);
 800cd4a:	6938      	ldr	r0, [r7, #16]
 800cd4c:	f000 f842 	bl	800cdd4 <USBD_GetLen>
 800cd50:	4603      	mov	r3, r0
 800cd52:	3301      	adds	r3, #1
 800cd54:	005b      	lsls	r3, r3, #1
 800cd56:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800cd5a:	d808      	bhi.n	800cd6e <USBD_GetString+0x3e>
 800cd5c:	6938      	ldr	r0, [r7, #16]
 800cd5e:	f000 f839 	bl	800cdd4 <USBD_GetLen>
 800cd62:	4603      	mov	r3, r0
 800cd64:	3301      	adds	r3, #1
 800cd66:	b29b      	uxth	r3, r3
 800cd68:	005b      	lsls	r3, r3, #1
 800cd6a:	b29a      	uxth	r2, r3
 800cd6c:	e001      	b.n	800cd72 <USBD_GetString+0x42>
 800cd6e:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800cd72:	687b      	ldr	r3, [r7, #4]
 800cd74:	801a      	strh	r2, [r3, #0]

  unicode[idx] = *(uint8_t *)len;
 800cd76:	7dfb      	ldrb	r3, [r7, #23]
 800cd78:	68ba      	ldr	r2, [r7, #8]
 800cd7a:	4413      	add	r3, r2
 800cd7c:	687a      	ldr	r2, [r7, #4]
 800cd7e:	7812      	ldrb	r2, [r2, #0]
 800cd80:	701a      	strb	r2, [r3, #0]
  idx++;
 800cd82:	7dfb      	ldrb	r3, [r7, #23]
 800cd84:	3301      	adds	r3, #1
 800cd86:	75fb      	strb	r3, [r7, #23]
  unicode[idx] = USB_DESC_TYPE_STRING;
 800cd88:	7dfb      	ldrb	r3, [r7, #23]
 800cd8a:	68ba      	ldr	r2, [r7, #8]
 800cd8c:	4413      	add	r3, r2
 800cd8e:	2203      	movs	r2, #3
 800cd90:	701a      	strb	r2, [r3, #0]
  idx++;
 800cd92:	7dfb      	ldrb	r3, [r7, #23]
 800cd94:	3301      	adds	r3, #1
 800cd96:	75fb      	strb	r3, [r7, #23]

  while (*pdesc != (uint8_t)'\0')
 800cd98:	e013      	b.n	800cdc2 <USBD_GetString+0x92>
  {
    unicode[idx] = *pdesc;
 800cd9a:	7dfb      	ldrb	r3, [r7, #23]
 800cd9c:	68ba      	ldr	r2, [r7, #8]
 800cd9e:	4413      	add	r3, r2
 800cda0:	693a      	ldr	r2, [r7, #16]
 800cda2:	7812      	ldrb	r2, [r2, #0]
 800cda4:	701a      	strb	r2, [r3, #0]
    pdesc++;
 800cda6:	693b      	ldr	r3, [r7, #16]
 800cda8:	3301      	adds	r3, #1
 800cdaa:	613b      	str	r3, [r7, #16]
    idx++;
 800cdac:	7dfb      	ldrb	r3, [r7, #23]
 800cdae:	3301      	adds	r3, #1
 800cdb0:	75fb      	strb	r3, [r7, #23]

    unicode[idx] = 0U;
 800cdb2:	7dfb      	ldrb	r3, [r7, #23]
 800cdb4:	68ba      	ldr	r2, [r7, #8]
 800cdb6:	4413      	add	r3, r2
 800cdb8:	2200      	movs	r2, #0
 800cdba:	701a      	strb	r2, [r3, #0]
    idx++;
 800cdbc:	7dfb      	ldrb	r3, [r7, #23]
 800cdbe:	3301      	adds	r3, #1
 800cdc0:	75fb      	strb	r3, [r7, #23]
  while (*pdesc != (uint8_t)'\0')
 800cdc2:	693b      	ldr	r3, [r7, #16]
 800cdc4:	781b      	ldrb	r3, [r3, #0]
 800cdc6:	2b00      	cmp	r3, #0
 800cdc8:	d1e7      	bne.n	800cd9a <USBD_GetString+0x6a>
 800cdca:	e000      	b.n	800cdce <USBD_GetString+0x9e>
    return;
 800cdcc:	bf00      	nop
  }
}
 800cdce:	3718      	adds	r7, #24
 800cdd0:	46bd      	mov	sp, r7
 800cdd2:	bd80      	pop	{r7, pc}

0800cdd4 <USBD_GetLen>:
  *         return the string length
   * @param  buf : pointer to the ascii string buffer
  * @retval string length
  */
static uint8_t USBD_GetLen(uint8_t *buf)
{
 800cdd4:	b480      	push	{r7}
 800cdd6:	b085      	sub	sp, #20
 800cdd8:	af00      	add	r7, sp, #0
 800cdda:	6078      	str	r0, [r7, #4]
  uint8_t  len = 0U;
 800cddc:	2300      	movs	r3, #0
 800cdde:	73fb      	strb	r3, [r7, #15]
  uint8_t *pbuff = buf;
 800cde0:	687b      	ldr	r3, [r7, #4]
 800cde2:	60bb      	str	r3, [r7, #8]

  while (*pbuff != (uint8_t)'\0')
 800cde4:	e005      	b.n	800cdf2 <USBD_GetLen+0x1e>
  {
    len++;
 800cde6:	7bfb      	ldrb	r3, [r7, #15]
 800cde8:	3301      	adds	r3, #1
 800cdea:	73fb      	strb	r3, [r7, #15]
    pbuff++;
 800cdec:	68bb      	ldr	r3, [r7, #8]
 800cdee:	3301      	adds	r3, #1
 800cdf0:	60bb      	str	r3, [r7, #8]
  while (*pbuff != (uint8_t)'\0')
 800cdf2:	68bb      	ldr	r3, [r7, #8]
 800cdf4:	781b      	ldrb	r3, [r3, #0]
 800cdf6:	2b00      	cmp	r3, #0
 800cdf8:	d1f5      	bne.n	800cde6 <USBD_GetLen+0x12>
  }

  return len;
 800cdfa:	7bfb      	ldrb	r3, [r7, #15]
}
 800cdfc:	4618      	mov	r0, r3
 800cdfe:	3714      	adds	r7, #20
 800ce00:	46bd      	mov	sp, r7
 800ce02:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ce06:	4770      	bx	lr

0800ce08 <USBD_CtlSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendData(USBD_HandleTypeDef *pdev,
                                    uint8_t *pbuf, uint32_t len)
{
 800ce08:	b580      	push	{r7, lr}
 800ce0a:	b084      	sub	sp, #16
 800ce0c:	af00      	add	r7, sp, #0
 800ce0e:	60f8      	str	r0, [r7, #12]
 800ce10:	60b9      	str	r1, [r7, #8]
 800ce12:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_IN;
 800ce14:	68fb      	ldr	r3, [r7, #12]
 800ce16:	2202      	movs	r2, #2
 800ce18:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_in[0].total_length = len;
 800ce1c:	68fb      	ldr	r3, [r7, #12]
 800ce1e:	687a      	ldr	r2, [r7, #4]
 800ce20:	615a      	str	r2, [r3, #20]
  pdev->ep_in[0].pbuffer = pbuf;
 800ce22:	68fb      	ldr	r3, [r7, #12]
 800ce24:	68ba      	ldr	r2, [r7, #8]
 800ce26:	625a      	str	r2, [r3, #36]	@ 0x24

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_in[0].rem_length = 0U;
#else
  pdev->ep_in[0].rem_length = len;
 800ce28:	68fb      	ldr	r3, [r7, #12]
 800ce2a:	687a      	ldr	r2, [r7, #4]
 800ce2c:	619a      	str	r2, [r3, #24]
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ce2e:	687b      	ldr	r3, [r7, #4]
 800ce30:	68ba      	ldr	r2, [r7, #8]
 800ce32:	2100      	movs	r1, #0
 800ce34:	68f8      	ldr	r0, [r7, #12]
 800ce36:	f000 fcf0 	bl	800d81a <USBD_LL_Transmit>

  return USBD_OK;
 800ce3a:	2300      	movs	r3, #0
}
 800ce3c:	4618      	mov	r0, r3
 800ce3e:	3710      	adds	r7, #16
 800ce40:	46bd      	mov	sp, r7
 800ce42:	bd80      	pop	{r7, pc}

0800ce44 <USBD_CtlContinueSendData>:
  * @param  len: length of data to be sent
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueSendData(USBD_HandleTypeDef *pdev,
                                            uint8_t *pbuf, uint32_t len)
{
 800ce44:	b580      	push	{r7, lr}
 800ce46:	b084      	sub	sp, #16
 800ce48:	af00      	add	r7, sp, #0
 800ce4a:	60f8      	str	r0, [r7, #12]
 800ce4c:	60b9      	str	r1, [r7, #8]
 800ce4e:	607a      	str	r2, [r7, #4]
  /* Start the next transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, pbuf, len);
 800ce50:	687b      	ldr	r3, [r7, #4]
 800ce52:	68ba      	ldr	r2, [r7, #8]
 800ce54:	2100      	movs	r1, #0
 800ce56:	68f8      	ldr	r0, [r7, #12]
 800ce58:	f000 fcdf 	bl	800d81a <USBD_LL_Transmit>

  return USBD_OK;
 800ce5c:	2300      	movs	r3, #0
}
 800ce5e:	4618      	mov	r0, r3
 800ce60:	3710      	adds	r7, #16
 800ce62:	46bd      	mov	sp, r7
 800ce64:	bd80      	pop	{r7, pc}

0800ce66 <USBD_CtlPrepareRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlPrepareRx(USBD_HandleTypeDef *pdev,
                                     uint8_t *pbuf, uint32_t len)
{
 800ce66:	b580      	push	{r7, lr}
 800ce68:	b084      	sub	sp, #16
 800ce6a:	af00      	add	r7, sp, #0
 800ce6c:	60f8      	str	r0, [r7, #12]
 800ce6e:	60b9      	str	r1, [r7, #8]
 800ce70:	607a      	str	r2, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_DATA_OUT;
 800ce72:	68fb      	ldr	r3, [r7, #12]
 800ce74:	2203      	movs	r2, #3
 800ce76:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294
  pdev->ep_out[0].total_length = len;
 800ce7a:	68fb      	ldr	r3, [r7, #12]
 800ce7c:	687a      	ldr	r2, [r7, #4]
 800ce7e:	f8c3 2154 	str.w	r2, [r3, #340]	@ 0x154
  pdev->ep_out[0].pbuffer = pbuf;
 800ce82:	68fb      	ldr	r3, [r7, #12]
 800ce84:	68ba      	ldr	r2, [r7, #8]
 800ce86:	f8c3 2164 	str.w	r2, [r3, #356]	@ 0x164

#ifdef USBD_AVOID_PACKET_SPLIT_MPS
  pdev->ep_out[0].rem_length = 0U;
#else
  pdev->ep_out[0].rem_length = len;
 800ce8a:	68fb      	ldr	r3, [r7, #12]
 800ce8c:	687a      	ldr	r2, [r7, #4]
 800ce8e:	f8c3 2158 	str.w	r2, [r3, #344]	@ 0x158
#endif /* USBD_AVOID_PACKET_SPLIT_MPS */

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ce92:	687b      	ldr	r3, [r7, #4]
 800ce94:	68ba      	ldr	r2, [r7, #8]
 800ce96:	2100      	movs	r1, #0
 800ce98:	68f8      	ldr	r0, [r7, #12]
 800ce9a:	f000 fcdf 	bl	800d85c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800ce9e:	2300      	movs	r3, #0
}
 800cea0:	4618      	mov	r0, r3
 800cea2:	3710      	adds	r7, #16
 800cea4:	46bd      	mov	sp, r7
 800cea6:	bd80      	pop	{r7, pc}

0800cea8 <USBD_CtlContinueRx>:
  * @param  len: length of data to be received
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlContinueRx(USBD_HandleTypeDef *pdev,
                                      uint8_t *pbuf, uint32_t len)
{
 800cea8:	b580      	push	{r7, lr}
 800ceaa:	b084      	sub	sp, #16
 800ceac:	af00      	add	r7, sp, #0
 800ceae:	60f8      	str	r0, [r7, #12]
 800ceb0:	60b9      	str	r1, [r7, #8]
 800ceb2:	607a      	str	r2, [r7, #4]
  (void)USBD_LL_PrepareReceive(pdev, 0U, pbuf, len);
 800ceb4:	687b      	ldr	r3, [r7, #4]
 800ceb6:	68ba      	ldr	r2, [r7, #8]
 800ceb8:	2100      	movs	r1, #0
 800ceba:	68f8      	ldr	r0, [r7, #12]
 800cebc:	f000 fcce 	bl	800d85c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cec0:	2300      	movs	r3, #0
}
 800cec2:	4618      	mov	r0, r3
 800cec4:	3710      	adds	r7, #16
 800cec6:	46bd      	mov	sp, r7
 800cec8:	bd80      	pop	{r7, pc}

0800ceca <USBD_CtlSendStatus>:
  *         send zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlSendStatus(USBD_HandleTypeDef *pdev)
{
 800ceca:	b580      	push	{r7, lr}
 800cecc:	b082      	sub	sp, #8
 800cece:	af00      	add	r7, sp, #0
 800ced0:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_IN;
 800ced2:	687b      	ldr	r3, [r7, #4]
 800ced4:	2204      	movs	r2, #4
 800ced6:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_Transmit(pdev, 0x00U, NULL, 0U);
 800ceda:	2300      	movs	r3, #0
 800cedc:	2200      	movs	r2, #0
 800cede:	2100      	movs	r1, #0
 800cee0:	6878      	ldr	r0, [r7, #4]
 800cee2:	f000 fc9a 	bl	800d81a <USBD_LL_Transmit>

  return USBD_OK;
 800cee6:	2300      	movs	r3, #0
}
 800cee8:	4618      	mov	r0, r3
 800ceea:	3708      	adds	r7, #8
 800ceec:	46bd      	mov	sp, r7
 800ceee:	bd80      	pop	{r7, pc}

0800cef0 <USBD_CtlReceiveStatus>:
  *         receive zero lzngth packet on the ctl pipe
  * @param  pdev: device instance
  * @retval status
  */
USBD_StatusTypeDef USBD_CtlReceiveStatus(USBD_HandleTypeDef *pdev)
{
 800cef0:	b580      	push	{r7, lr}
 800cef2:	b082      	sub	sp, #8
 800cef4:	af00      	add	r7, sp, #0
 800cef6:	6078      	str	r0, [r7, #4]
  /* Set EP0 State */
  pdev->ep0_state = USBD_EP0_STATUS_OUT;
 800cef8:	687b      	ldr	r3, [r7, #4]
 800cefa:	2205      	movs	r2, #5
 800cefc:	f8c3 2294 	str.w	r2, [r3, #660]	@ 0x294

  /* Start the transfer */
  (void)USBD_LL_PrepareReceive(pdev, 0U, NULL, 0U);
 800cf00:	2300      	movs	r3, #0
 800cf02:	2200      	movs	r2, #0
 800cf04:	2100      	movs	r1, #0
 800cf06:	6878      	ldr	r0, [r7, #4]
 800cf08:	f000 fca8 	bl	800d85c <USBD_LL_PrepareReceive>

  return USBD_OK;
 800cf0c:	2300      	movs	r3, #0
}
 800cf0e:	4618      	mov	r0, r3
 800cf10:	3708      	adds	r7, #8
 800cf12:	46bd      	mov	sp, r7
 800cf14:	bd80      	pop	{r7, pc}
	...

0800cf18 <MX_USB_DEVICE_Init>:
/**
  * Init USB device Library, add supported class and start the library
  * @retval None
  */
void MX_USB_DEVICE_Init(void)
{
 800cf18:	b580      	push	{r7, lr}
 800cf1a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USB_DEVICE_Init_PreTreatment */

  /* USER CODE END USB_DEVICE_Init_PreTreatment */

  /* Init Device Library, add supported class and start the library. */
  if (USBD_Init(&hUsbDeviceFS, &FS_Desc, DEVICE_FS) != USBD_OK)
 800cf1c:	2200      	movs	r2, #0
 800cf1e:	4912      	ldr	r1, [pc, #72]	@ (800cf68 <MX_USB_DEVICE_Init+0x50>)
 800cf20:	4812      	ldr	r0, [pc, #72]	@ (800cf6c <MX_USB_DEVICE_Init+0x54>)
 800cf22:	f7fe fcd9 	bl	800b8d8 <USBD_Init>
 800cf26:	4603      	mov	r3, r0
 800cf28:	2b00      	cmp	r3, #0
 800cf2a:	d001      	beq.n	800cf30 <MX_USB_DEVICE_Init+0x18>
  {
    Error_Handler();
 800cf2c:	f7f6 f8b6 	bl	800309c <Error_Handler>
  }
  if (USBD_RegisterClass(&hUsbDeviceFS, &USBD_CDC) != USBD_OK)
 800cf30:	490f      	ldr	r1, [pc, #60]	@ (800cf70 <MX_USB_DEVICE_Init+0x58>)
 800cf32:	480e      	ldr	r0, [pc, #56]	@ (800cf6c <MX_USB_DEVICE_Init+0x54>)
 800cf34:	f7fe fd00 	bl	800b938 <USBD_RegisterClass>
 800cf38:	4603      	mov	r3, r0
 800cf3a:	2b00      	cmp	r3, #0
 800cf3c:	d001      	beq.n	800cf42 <MX_USB_DEVICE_Init+0x2a>
  {
    Error_Handler();
 800cf3e:	f7f6 f8ad 	bl	800309c <Error_Handler>
  }
  if (USBD_CDC_RegisterInterface(&hUsbDeviceFS, &USBD_Interface_fops_FS) != USBD_OK)
 800cf42:	490c      	ldr	r1, [pc, #48]	@ (800cf74 <MX_USB_DEVICE_Init+0x5c>)
 800cf44:	4809      	ldr	r0, [pc, #36]	@ (800cf6c <MX_USB_DEVICE_Init+0x54>)
 800cf46:	f7fe fbf7 	bl	800b738 <USBD_CDC_RegisterInterface>
 800cf4a:	4603      	mov	r3, r0
 800cf4c:	2b00      	cmp	r3, #0
 800cf4e:	d001      	beq.n	800cf54 <MX_USB_DEVICE_Init+0x3c>
  {
    Error_Handler();
 800cf50:	f7f6 f8a4 	bl	800309c <Error_Handler>
  }
  if (USBD_Start(&hUsbDeviceFS) != USBD_OK)
 800cf54:	4805      	ldr	r0, [pc, #20]	@ (800cf6c <MX_USB_DEVICE_Init+0x54>)
 800cf56:	f7fe fd25 	bl	800b9a4 <USBD_Start>
 800cf5a:	4603      	mov	r3, r0
 800cf5c:	2b00      	cmp	r3, #0
 800cf5e:	d001      	beq.n	800cf64 <MX_USB_DEVICE_Init+0x4c>
  {
    Error_Handler();
 800cf60:	f7f6 f89c 	bl	800309c <Error_Handler>
  }

  /* USER CODE BEGIN USB_DEVICE_Init_PostTreatment */

  /* USER CODE END USB_DEVICE_Init_PostTreatment */
}
 800cf64:	bf00      	nop
 800cf66:	bd80      	pop	{r7, pc}
 800cf68:	200000b8 	.word	0x200000b8
 800cf6c:	200184c8 	.word	0x200184c8
 800cf70:	20000024 	.word	0x20000024
 800cf74:	200000a4 	.word	0x200000a4

0800cf78 <CDC_Init_FS>:
/**
  * @brief  Initializes the CDC media low layer over the FS USB IP
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Init_FS(void)
{
 800cf78:	b580      	push	{r7, lr}
 800cf7a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 3 */
  /* Set Application Buffers */
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, UserTxBufferFS, 0);
 800cf7c:	2200      	movs	r2, #0
 800cf7e:	4905      	ldr	r1, [pc, #20]	@ (800cf94 <CDC_Init_FS+0x1c>)
 800cf80:	4805      	ldr	r0, [pc, #20]	@ (800cf98 <CDC_Init_FS+0x20>)
 800cf82:	f7fe fbf3 	bl	800b76c <USBD_CDC_SetTxBuffer>
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, UserRxBufferFS);
 800cf86:	4905      	ldr	r1, [pc, #20]	@ (800cf9c <CDC_Init_FS+0x24>)
 800cf88:	4803      	ldr	r0, [pc, #12]	@ (800cf98 <CDC_Init_FS+0x20>)
 800cf8a:	f7fe fc11 	bl	800b7b0 <USBD_CDC_SetRxBuffer>
  return (USBD_OK);
 800cf8e:	2300      	movs	r3, #0
  /* USER CODE END 3 */
}
 800cf90:	4618      	mov	r0, r3
 800cf92:	bd80      	pop	{r7, pc}
 800cf94:	200190d4 	.word	0x200190d4
 800cf98:	200184c8 	.word	0x200184c8
 800cf9c:	200188d4 	.word	0x200188d4

0800cfa0 <CDC_DeInit_FS>:
/**
  * @brief  DeInitializes the CDC media low layer
  * @retval USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_DeInit_FS(void)
{
 800cfa0:	b480      	push	{r7}
 800cfa2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN 4 */
  return (USBD_OK);
 800cfa4:	2300      	movs	r3, #0
  /* USER CODE END 4 */
}
 800cfa6:	4618      	mov	r0, r3
 800cfa8:	46bd      	mov	sp, r7
 800cfaa:	f85d 7b04 	ldr.w	r7, [sp], #4
 800cfae:	4770      	bx	lr

0800cfb0 <CDC_Control_FS>:
  * @param  pbuf: Buffer containing command data (request parameters)
  * @param  length: Number of data to be sent (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Control_FS(uint8_t cmd, uint8_t* pbuf, uint16_t length)
{
 800cfb0:	b480      	push	{r7}
 800cfb2:	b083      	sub	sp, #12
 800cfb4:	af00      	add	r7, sp, #0
 800cfb6:	4603      	mov	r3, r0
 800cfb8:	6039      	str	r1, [r7, #0]
 800cfba:	71fb      	strb	r3, [r7, #7]
 800cfbc:	4613      	mov	r3, r2
 800cfbe:	80bb      	strh	r3, [r7, #4]
  /* USER CODE BEGIN 5 */
  switch(cmd)
 800cfc0:	79fb      	ldrb	r3, [r7, #7]
 800cfc2:	2b23      	cmp	r3, #35	@ 0x23
 800cfc4:	d84a      	bhi.n	800d05c <CDC_Control_FS+0xac>
 800cfc6:	a201      	add	r2, pc, #4	@ (adr r2, 800cfcc <CDC_Control_FS+0x1c>)
 800cfc8:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800cfcc:	0800d05d 	.word	0x0800d05d
 800cfd0:	0800d05d 	.word	0x0800d05d
 800cfd4:	0800d05d 	.word	0x0800d05d
 800cfd8:	0800d05d 	.word	0x0800d05d
 800cfdc:	0800d05d 	.word	0x0800d05d
 800cfe0:	0800d05d 	.word	0x0800d05d
 800cfe4:	0800d05d 	.word	0x0800d05d
 800cfe8:	0800d05d 	.word	0x0800d05d
 800cfec:	0800d05d 	.word	0x0800d05d
 800cff0:	0800d05d 	.word	0x0800d05d
 800cff4:	0800d05d 	.word	0x0800d05d
 800cff8:	0800d05d 	.word	0x0800d05d
 800cffc:	0800d05d 	.word	0x0800d05d
 800d000:	0800d05d 	.word	0x0800d05d
 800d004:	0800d05d 	.word	0x0800d05d
 800d008:	0800d05d 	.word	0x0800d05d
 800d00c:	0800d05d 	.word	0x0800d05d
 800d010:	0800d05d 	.word	0x0800d05d
 800d014:	0800d05d 	.word	0x0800d05d
 800d018:	0800d05d 	.word	0x0800d05d
 800d01c:	0800d05d 	.word	0x0800d05d
 800d020:	0800d05d 	.word	0x0800d05d
 800d024:	0800d05d 	.word	0x0800d05d
 800d028:	0800d05d 	.word	0x0800d05d
 800d02c:	0800d05d 	.word	0x0800d05d
 800d030:	0800d05d 	.word	0x0800d05d
 800d034:	0800d05d 	.word	0x0800d05d
 800d038:	0800d05d 	.word	0x0800d05d
 800d03c:	0800d05d 	.word	0x0800d05d
 800d040:	0800d05d 	.word	0x0800d05d
 800d044:	0800d05d 	.word	0x0800d05d
 800d048:	0800d05d 	.word	0x0800d05d
 800d04c:	0800d05d 	.word	0x0800d05d
 800d050:	0800d05d 	.word	0x0800d05d
 800d054:	0800d05d 	.word	0x0800d05d
 800d058:	0800d05d 	.word	0x0800d05d
    case CDC_SEND_BREAK:

    break;

  default:
    break;
 800d05c:	bf00      	nop
  }

  return (USBD_OK);
 800d05e:	2300      	movs	r3, #0
  /* USER CODE END 5 */
}
 800d060:	4618      	mov	r0, r3
 800d062:	370c      	adds	r7, #12
 800d064:	46bd      	mov	sp, r7
 800d066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d06a:	4770      	bx	lr

0800d06c <CDC_Receive_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_Receive_FS(uint8_t* Buf, uint32_t *Len)
{
 800d06c:	b580      	push	{r7, lr}
 800d06e:	b082      	sub	sp, #8
 800d070:	af00      	add	r7, sp, #0
 800d072:	6078      	str	r0, [r7, #4]
 800d074:	6039      	str	r1, [r7, #0]
  /* USER CODE BEGIN 6 */
  USBD_CDC_SetRxBuffer(&hUsbDeviceFS, &Buf[0]);
 800d076:	6879      	ldr	r1, [r7, #4]
 800d078:	4805      	ldr	r0, [pc, #20]	@ (800d090 <CDC_Receive_FS+0x24>)
 800d07a:	f7fe fb99 	bl	800b7b0 <USBD_CDC_SetRxBuffer>
  USBD_CDC_ReceivePacket(&hUsbDeviceFS);
 800d07e:	4804      	ldr	r0, [pc, #16]	@ (800d090 <CDC_Receive_FS+0x24>)
 800d080:	f7fe fbf4 	bl	800b86c <USBD_CDC_ReceivePacket>
  return (USBD_OK);
 800d084:	2300      	movs	r3, #0
  /* USER CODE END 6 */
}
 800d086:	4618      	mov	r0, r3
 800d088:	3708      	adds	r7, #8
 800d08a:	46bd      	mov	sp, r7
 800d08c:	bd80      	pop	{r7, pc}
 800d08e:	bf00      	nop
 800d090:	200184c8 	.word	0x200184c8

0800d094 <CDC_Transmit_FS>:
  * @param  Buf: Buffer of data to be sent
  * @param  Len: Number of data to be sent (in bytes)
  * @retval USBD_OK if all operations are OK else USBD_FAIL or USBD_BUSY
  */
uint8_t CDC_Transmit_FS(uint8_t* Buf, uint16_t Len)
{
 800d094:	b580      	push	{r7, lr}
 800d096:	b084      	sub	sp, #16
 800d098:	af00      	add	r7, sp, #0
 800d09a:	6078      	str	r0, [r7, #4]
 800d09c:	460b      	mov	r3, r1
 800d09e:	807b      	strh	r3, [r7, #2]
  uint8_t result = USBD_OK;
 800d0a0:	2300      	movs	r3, #0
 800d0a2:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN 7 */
  USBD_CDC_HandleTypeDef *hcdc = (USBD_CDC_HandleTypeDef*)hUsbDeviceFS.pClassData;
 800d0a4:	4b0d      	ldr	r3, [pc, #52]	@ (800d0dc <CDC_Transmit_FS+0x48>)
 800d0a6:	f8d3 32bc 	ldr.w	r3, [r3, #700]	@ 0x2bc
 800d0aa:	60bb      	str	r3, [r7, #8]
  if (hcdc->TxState != 0){
 800d0ac:	68bb      	ldr	r3, [r7, #8]
 800d0ae:	f8d3 3214 	ldr.w	r3, [r3, #532]	@ 0x214
 800d0b2:	2b00      	cmp	r3, #0
 800d0b4:	d001      	beq.n	800d0ba <CDC_Transmit_FS+0x26>
    return USBD_BUSY;
 800d0b6:	2301      	movs	r3, #1
 800d0b8:	e00b      	b.n	800d0d2 <CDC_Transmit_FS+0x3e>
  }
  USBD_CDC_SetTxBuffer(&hUsbDeviceFS, Buf, Len);
 800d0ba:	887b      	ldrh	r3, [r7, #2]
 800d0bc:	461a      	mov	r2, r3
 800d0be:	6879      	ldr	r1, [r7, #4]
 800d0c0:	4806      	ldr	r0, [pc, #24]	@ (800d0dc <CDC_Transmit_FS+0x48>)
 800d0c2:	f7fe fb53 	bl	800b76c <USBD_CDC_SetTxBuffer>
  result = USBD_CDC_TransmitPacket(&hUsbDeviceFS);
 800d0c6:	4805      	ldr	r0, [pc, #20]	@ (800d0dc <CDC_Transmit_FS+0x48>)
 800d0c8:	f7fe fb90 	bl	800b7ec <USBD_CDC_TransmitPacket>
 800d0cc:	4603      	mov	r3, r0
 800d0ce:	73fb      	strb	r3, [r7, #15]
  /* USER CODE END 7 */
  return result;
 800d0d0:	7bfb      	ldrb	r3, [r7, #15]
}
 800d0d2:	4618      	mov	r0, r3
 800d0d4:	3710      	adds	r7, #16
 800d0d6:	46bd      	mov	sp, r7
 800d0d8:	bd80      	pop	{r7, pc}
 800d0da:	bf00      	nop
 800d0dc:	200184c8 	.word	0x200184c8

0800d0e0 <CDC_TransmitCplt_FS>:
  * @param  Buf: Buffer of data to be received
  * @param  Len: Number of data received (in bytes)
  * @retval Result of the operation: USBD_OK if all operations are OK else USBD_FAIL
  */
static int8_t CDC_TransmitCplt_FS(uint8_t *Buf, uint32_t *Len, uint8_t epnum)
{
 800d0e0:	b480      	push	{r7}
 800d0e2:	b087      	sub	sp, #28
 800d0e4:	af00      	add	r7, sp, #0
 800d0e6:	60f8      	str	r0, [r7, #12]
 800d0e8:	60b9      	str	r1, [r7, #8]
 800d0ea:	4613      	mov	r3, r2
 800d0ec:	71fb      	strb	r3, [r7, #7]
  uint8_t result = USBD_OK;
 800d0ee:	2300      	movs	r3, #0
 800d0f0:	75fb      	strb	r3, [r7, #23]
  /* USER CODE BEGIN 13 */
  UNUSED(Buf);
  UNUSED(Len);
  UNUSED(epnum);
  /* USER CODE END 13 */
  return result;
 800d0f2:	f997 3017 	ldrsb.w	r3, [r7, #23]
}
 800d0f6:	4618      	mov	r0, r3
 800d0f8:	371c      	adds	r7, #28
 800d0fa:	46bd      	mov	sp, r7
 800d0fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d100:	4770      	bx	lr
	...

0800d104 <USBD_FS_DeviceDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_DeviceDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d104:	b480      	push	{r7}
 800d106:	b083      	sub	sp, #12
 800d108:	af00      	add	r7, sp, #0
 800d10a:	4603      	mov	r3, r0
 800d10c:	6039      	str	r1, [r7, #0]
 800d10e:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_FS_DeviceDesc);
 800d110:	683b      	ldr	r3, [r7, #0]
 800d112:	2212      	movs	r2, #18
 800d114:	801a      	strh	r2, [r3, #0]
  return USBD_FS_DeviceDesc;
 800d116:	4b03      	ldr	r3, [pc, #12]	@ (800d124 <USBD_FS_DeviceDescriptor+0x20>)
}
 800d118:	4618      	mov	r0, r3
 800d11a:	370c      	adds	r7, #12
 800d11c:	46bd      	mov	sp, r7
 800d11e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d122:	4770      	bx	lr
 800d124:	200000d4 	.word	0x200000d4

0800d128 <USBD_FS_LangIDStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_LangIDStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d128:	b480      	push	{r7}
 800d12a:	b083      	sub	sp, #12
 800d12c:	af00      	add	r7, sp, #0
 800d12e:	4603      	mov	r3, r0
 800d130:	6039      	str	r1, [r7, #0]
 800d132:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = sizeof(USBD_LangIDDesc);
 800d134:	683b      	ldr	r3, [r7, #0]
 800d136:	2204      	movs	r2, #4
 800d138:	801a      	strh	r2, [r3, #0]
  return USBD_LangIDDesc;
 800d13a:	4b03      	ldr	r3, [pc, #12]	@ (800d148 <USBD_FS_LangIDStrDescriptor+0x20>)
}
 800d13c:	4618      	mov	r0, r3
 800d13e:	370c      	adds	r7, #12
 800d140:	46bd      	mov	sp, r7
 800d142:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d146:	4770      	bx	lr
 800d148:	200000e8 	.word	0x200000e8

0800d14c <USBD_FS_ProductStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ProductStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d14c:	b580      	push	{r7, lr}
 800d14e:	b082      	sub	sp, #8
 800d150:	af00      	add	r7, sp, #0
 800d152:	4603      	mov	r3, r0
 800d154:	6039      	str	r1, [r7, #0]
 800d156:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d158:	79fb      	ldrb	r3, [r7, #7]
 800d15a:	2b00      	cmp	r3, #0
 800d15c:	d105      	bne.n	800d16a <USBD_FS_ProductStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d15e:	683a      	ldr	r2, [r7, #0]
 800d160:	4907      	ldr	r1, [pc, #28]	@ (800d180 <USBD_FS_ProductStrDescriptor+0x34>)
 800d162:	4808      	ldr	r0, [pc, #32]	@ (800d184 <USBD_FS_ProductStrDescriptor+0x38>)
 800d164:	f7ff fde4 	bl	800cd30 <USBD_GetString>
 800d168:	e004      	b.n	800d174 <USBD_FS_ProductStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_PRODUCT_STRING_FS, USBD_StrDesc, length);
 800d16a:	683a      	ldr	r2, [r7, #0]
 800d16c:	4904      	ldr	r1, [pc, #16]	@ (800d180 <USBD_FS_ProductStrDescriptor+0x34>)
 800d16e:	4805      	ldr	r0, [pc, #20]	@ (800d184 <USBD_FS_ProductStrDescriptor+0x38>)
 800d170:	f7ff fdde 	bl	800cd30 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d174:	4b02      	ldr	r3, [pc, #8]	@ (800d180 <USBD_FS_ProductStrDescriptor+0x34>)
}
 800d176:	4618      	mov	r0, r3
 800d178:	3708      	adds	r7, #8
 800d17a:	46bd      	mov	sp, r7
 800d17c:	bd80      	pop	{r7, pc}
 800d17e:	bf00      	nop
 800d180:	200198d4 	.word	0x200198d4
 800d184:	080133b4 	.word	0x080133b4

0800d188 <USBD_FS_ManufacturerStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ManufacturerStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d188:	b580      	push	{r7, lr}
 800d18a:	b082      	sub	sp, #8
 800d18c:	af00      	add	r7, sp, #0
 800d18e:	4603      	mov	r3, r0
 800d190:	6039      	str	r1, [r7, #0]
 800d192:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  USBD_GetString((uint8_t *)USBD_MANUFACTURER_STRING, USBD_StrDesc, length);
 800d194:	683a      	ldr	r2, [r7, #0]
 800d196:	4904      	ldr	r1, [pc, #16]	@ (800d1a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
 800d198:	4804      	ldr	r0, [pc, #16]	@ (800d1ac <USBD_FS_ManufacturerStrDescriptor+0x24>)
 800d19a:	f7ff fdc9 	bl	800cd30 <USBD_GetString>
  return USBD_StrDesc;
 800d19e:	4b02      	ldr	r3, [pc, #8]	@ (800d1a8 <USBD_FS_ManufacturerStrDescriptor+0x20>)
}
 800d1a0:	4618      	mov	r0, r3
 800d1a2:	3708      	adds	r7, #8
 800d1a4:	46bd      	mov	sp, r7
 800d1a6:	bd80      	pop	{r7, pc}
 800d1a8:	200198d4 	.word	0x200198d4
 800d1ac:	080133cc 	.word	0x080133cc

0800d1b0 <USBD_FS_SerialStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_SerialStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d1b0:	b580      	push	{r7, lr}
 800d1b2:	b082      	sub	sp, #8
 800d1b4:	af00      	add	r7, sp, #0
 800d1b6:	4603      	mov	r3, r0
 800d1b8:	6039      	str	r1, [r7, #0]
 800d1ba:	71fb      	strb	r3, [r7, #7]
  UNUSED(speed);
  *length = USB_SIZ_STRING_SERIAL;
 800d1bc:	683b      	ldr	r3, [r7, #0]
 800d1be:	221a      	movs	r2, #26
 800d1c0:	801a      	strh	r2, [r3, #0]

  /* Update the serial number string descriptor with the data from the unique
   * ID */
  Get_SerialNum();
 800d1c2:	f000 f843 	bl	800d24c <Get_SerialNum>
  /* USER CODE BEGIN USBD_FS_SerialStrDescriptor */

  /* USER CODE END USBD_FS_SerialStrDescriptor */
  return (uint8_t *) USBD_StringSerial;
 800d1c6:	4b02      	ldr	r3, [pc, #8]	@ (800d1d0 <USBD_FS_SerialStrDescriptor+0x20>)
}
 800d1c8:	4618      	mov	r0, r3
 800d1ca:	3708      	adds	r7, #8
 800d1cc:	46bd      	mov	sp, r7
 800d1ce:	bd80      	pop	{r7, pc}
 800d1d0:	200000ec 	.word	0x200000ec

0800d1d4 <USBD_FS_ConfigStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_ConfigStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d1d4:	b580      	push	{r7, lr}
 800d1d6:	b082      	sub	sp, #8
 800d1d8:	af00      	add	r7, sp, #0
 800d1da:	4603      	mov	r3, r0
 800d1dc:	6039      	str	r1, [r7, #0]
 800d1de:	71fb      	strb	r3, [r7, #7]
  if(speed == USBD_SPEED_HIGH)
 800d1e0:	79fb      	ldrb	r3, [r7, #7]
 800d1e2:	2b00      	cmp	r3, #0
 800d1e4:	d105      	bne.n	800d1f2 <USBD_FS_ConfigStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d1e6:	683a      	ldr	r2, [r7, #0]
 800d1e8:	4907      	ldr	r1, [pc, #28]	@ (800d208 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d1ea:	4808      	ldr	r0, [pc, #32]	@ (800d20c <USBD_FS_ConfigStrDescriptor+0x38>)
 800d1ec:	f7ff fda0 	bl	800cd30 <USBD_GetString>
 800d1f0:	e004      	b.n	800d1fc <USBD_FS_ConfigStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_CONFIGURATION_STRING_FS, USBD_StrDesc, length);
 800d1f2:	683a      	ldr	r2, [r7, #0]
 800d1f4:	4904      	ldr	r1, [pc, #16]	@ (800d208 <USBD_FS_ConfigStrDescriptor+0x34>)
 800d1f6:	4805      	ldr	r0, [pc, #20]	@ (800d20c <USBD_FS_ConfigStrDescriptor+0x38>)
 800d1f8:	f7ff fd9a 	bl	800cd30 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d1fc:	4b02      	ldr	r3, [pc, #8]	@ (800d208 <USBD_FS_ConfigStrDescriptor+0x34>)
}
 800d1fe:	4618      	mov	r0, r3
 800d200:	3708      	adds	r7, #8
 800d202:	46bd      	mov	sp, r7
 800d204:	bd80      	pop	{r7, pc}
 800d206:	bf00      	nop
 800d208:	200198d4 	.word	0x200198d4
 800d20c:	080133e0 	.word	0x080133e0

0800d210 <USBD_FS_InterfaceStrDescriptor>:
  * @param  speed : Current device speed
  * @param  length : Pointer to data length variable
  * @retval Pointer to descriptor buffer
  */
uint8_t * USBD_FS_InterfaceStrDescriptor(USBD_SpeedTypeDef speed, uint16_t *length)
{
 800d210:	b580      	push	{r7, lr}
 800d212:	b082      	sub	sp, #8
 800d214:	af00      	add	r7, sp, #0
 800d216:	4603      	mov	r3, r0
 800d218:	6039      	str	r1, [r7, #0]
 800d21a:	71fb      	strb	r3, [r7, #7]
  if(speed == 0)
 800d21c:	79fb      	ldrb	r3, [r7, #7]
 800d21e:	2b00      	cmp	r3, #0
 800d220:	d105      	bne.n	800d22e <USBD_FS_InterfaceStrDescriptor+0x1e>
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d222:	683a      	ldr	r2, [r7, #0]
 800d224:	4907      	ldr	r1, [pc, #28]	@ (800d244 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d226:	4808      	ldr	r0, [pc, #32]	@ (800d248 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d228:	f7ff fd82 	bl	800cd30 <USBD_GetString>
 800d22c:	e004      	b.n	800d238 <USBD_FS_InterfaceStrDescriptor+0x28>
  }
  else
  {
    USBD_GetString((uint8_t *)USBD_INTERFACE_STRING_FS, USBD_StrDesc, length);
 800d22e:	683a      	ldr	r2, [r7, #0]
 800d230:	4904      	ldr	r1, [pc, #16]	@ (800d244 <USBD_FS_InterfaceStrDescriptor+0x34>)
 800d232:	4805      	ldr	r0, [pc, #20]	@ (800d248 <USBD_FS_InterfaceStrDescriptor+0x38>)
 800d234:	f7ff fd7c 	bl	800cd30 <USBD_GetString>
  }
  return USBD_StrDesc;
 800d238:	4b02      	ldr	r3, [pc, #8]	@ (800d244 <USBD_FS_InterfaceStrDescriptor+0x34>)
}
 800d23a:	4618      	mov	r0, r3
 800d23c:	3708      	adds	r7, #8
 800d23e:	46bd      	mov	sp, r7
 800d240:	bd80      	pop	{r7, pc}
 800d242:	bf00      	nop
 800d244:	200198d4 	.word	0x200198d4
 800d248:	080133ec 	.word	0x080133ec

0800d24c <Get_SerialNum>:
  * @brief  Create the serial number string descriptor
  * @param  None
  * @retval None
  */
static void Get_SerialNum(void)
{
 800d24c:	b580      	push	{r7, lr}
 800d24e:	b084      	sub	sp, #16
 800d250:	af00      	add	r7, sp, #0
  uint32_t deviceserial0;
  uint32_t deviceserial1;
  uint32_t deviceserial2;

  deviceserial0 = *(uint32_t *) DEVICE_ID1;
 800d252:	4b0f      	ldr	r3, [pc, #60]	@ (800d290 <Get_SerialNum+0x44>)
 800d254:	681b      	ldr	r3, [r3, #0]
 800d256:	60fb      	str	r3, [r7, #12]
  deviceserial1 = *(uint32_t *) DEVICE_ID2;
 800d258:	4b0e      	ldr	r3, [pc, #56]	@ (800d294 <Get_SerialNum+0x48>)
 800d25a:	681b      	ldr	r3, [r3, #0]
 800d25c:	60bb      	str	r3, [r7, #8]
  deviceserial2 = *(uint32_t *) DEVICE_ID3;
 800d25e:	4b0e      	ldr	r3, [pc, #56]	@ (800d298 <Get_SerialNum+0x4c>)
 800d260:	681b      	ldr	r3, [r3, #0]
 800d262:	607b      	str	r3, [r7, #4]

  deviceserial0 += deviceserial2;
 800d264:	68fa      	ldr	r2, [r7, #12]
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	4413      	add	r3, r2
 800d26a:	60fb      	str	r3, [r7, #12]

  if (deviceserial0 != 0)
 800d26c:	68fb      	ldr	r3, [r7, #12]
 800d26e:	2b00      	cmp	r3, #0
 800d270:	d009      	beq.n	800d286 <Get_SerialNum+0x3a>
  {
    IntToUnicode(deviceserial0, &USBD_StringSerial[2], 8);
 800d272:	2208      	movs	r2, #8
 800d274:	4909      	ldr	r1, [pc, #36]	@ (800d29c <Get_SerialNum+0x50>)
 800d276:	68f8      	ldr	r0, [r7, #12]
 800d278:	f000 f814 	bl	800d2a4 <IntToUnicode>
    IntToUnicode(deviceserial1, &USBD_StringSerial[18], 4);
 800d27c:	2204      	movs	r2, #4
 800d27e:	4908      	ldr	r1, [pc, #32]	@ (800d2a0 <Get_SerialNum+0x54>)
 800d280:	68b8      	ldr	r0, [r7, #8]
 800d282:	f000 f80f 	bl	800d2a4 <IntToUnicode>
  }
}
 800d286:	bf00      	nop
 800d288:	3710      	adds	r7, #16
 800d28a:	46bd      	mov	sp, r7
 800d28c:	bd80      	pop	{r7, pc}
 800d28e:	bf00      	nop
 800d290:	1fff7a10 	.word	0x1fff7a10
 800d294:	1fff7a14 	.word	0x1fff7a14
 800d298:	1fff7a18 	.word	0x1fff7a18
 800d29c:	200000ee 	.word	0x200000ee
 800d2a0:	200000fe 	.word	0x200000fe

0800d2a4 <IntToUnicode>:
  * @param  pbuf: pointer to the buffer
  * @param  len: buffer length
  * @retval None
  */
static void IntToUnicode(uint32_t value, uint8_t * pbuf, uint8_t len)
{
 800d2a4:	b480      	push	{r7}
 800d2a6:	b087      	sub	sp, #28
 800d2a8:	af00      	add	r7, sp, #0
 800d2aa:	60f8      	str	r0, [r7, #12]
 800d2ac:	60b9      	str	r1, [r7, #8]
 800d2ae:	4613      	mov	r3, r2
 800d2b0:	71fb      	strb	r3, [r7, #7]
  uint8_t idx = 0;
 800d2b2:	2300      	movs	r3, #0
 800d2b4:	75fb      	strb	r3, [r7, #23]

  for (idx = 0; idx < len; idx++)
 800d2b6:	2300      	movs	r3, #0
 800d2b8:	75fb      	strb	r3, [r7, #23]
 800d2ba:	e027      	b.n	800d30c <IntToUnicode+0x68>
  {
    if (((value >> 28)) < 0xA)
 800d2bc:	68fb      	ldr	r3, [r7, #12]
 800d2be:	0f1b      	lsrs	r3, r3, #28
 800d2c0:	2b09      	cmp	r3, #9
 800d2c2:	d80b      	bhi.n	800d2dc <IntToUnicode+0x38>
    {
      pbuf[2 * idx] = (value >> 28) + '0';
 800d2c4:	68fb      	ldr	r3, [r7, #12]
 800d2c6:	0f1b      	lsrs	r3, r3, #28
 800d2c8:	b2da      	uxtb	r2, r3
 800d2ca:	7dfb      	ldrb	r3, [r7, #23]
 800d2cc:	005b      	lsls	r3, r3, #1
 800d2ce:	4619      	mov	r1, r3
 800d2d0:	68bb      	ldr	r3, [r7, #8]
 800d2d2:	440b      	add	r3, r1
 800d2d4:	3230      	adds	r2, #48	@ 0x30
 800d2d6:	b2d2      	uxtb	r2, r2
 800d2d8:	701a      	strb	r2, [r3, #0]
 800d2da:	e00a      	b.n	800d2f2 <IntToUnicode+0x4e>
    }
    else
    {
      pbuf[2 * idx] = (value >> 28) + 'A' - 10;
 800d2dc:	68fb      	ldr	r3, [r7, #12]
 800d2de:	0f1b      	lsrs	r3, r3, #28
 800d2e0:	b2da      	uxtb	r2, r3
 800d2e2:	7dfb      	ldrb	r3, [r7, #23]
 800d2e4:	005b      	lsls	r3, r3, #1
 800d2e6:	4619      	mov	r1, r3
 800d2e8:	68bb      	ldr	r3, [r7, #8]
 800d2ea:	440b      	add	r3, r1
 800d2ec:	3237      	adds	r2, #55	@ 0x37
 800d2ee:	b2d2      	uxtb	r2, r2
 800d2f0:	701a      	strb	r2, [r3, #0]
    }

    value = value << 4;
 800d2f2:	68fb      	ldr	r3, [r7, #12]
 800d2f4:	011b      	lsls	r3, r3, #4
 800d2f6:	60fb      	str	r3, [r7, #12]

    pbuf[2 * idx + 1] = 0;
 800d2f8:	7dfb      	ldrb	r3, [r7, #23]
 800d2fa:	005b      	lsls	r3, r3, #1
 800d2fc:	3301      	adds	r3, #1
 800d2fe:	68ba      	ldr	r2, [r7, #8]
 800d300:	4413      	add	r3, r2
 800d302:	2200      	movs	r2, #0
 800d304:	701a      	strb	r2, [r3, #0]
  for (idx = 0; idx < len; idx++)
 800d306:	7dfb      	ldrb	r3, [r7, #23]
 800d308:	3301      	adds	r3, #1
 800d30a:	75fb      	strb	r3, [r7, #23]
 800d30c:	7dfa      	ldrb	r2, [r7, #23]
 800d30e:	79fb      	ldrb	r3, [r7, #7]
 800d310:	429a      	cmp	r2, r3
 800d312:	d3d3      	bcc.n	800d2bc <IntToUnicode+0x18>
  }
}
 800d314:	bf00      	nop
 800d316:	bf00      	nop
 800d318:	371c      	adds	r7, #28
 800d31a:	46bd      	mov	sp, r7
 800d31c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d320:	4770      	bx	lr
	...

0800d324 <HAL_PCD_MspInit>:
                       LL Driver Callbacks (PCD -> USB Device Library)
*******************************************************************************/
/* MSP Init */

void HAL_PCD_MspInit(PCD_HandleTypeDef* pcdHandle)
{
 800d324:	b580      	push	{r7, lr}
 800d326:	b08a      	sub	sp, #40	@ 0x28
 800d328:	af00      	add	r7, sp, #0
 800d32a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800d32c:	f107 0314 	add.w	r3, r7, #20
 800d330:	2200      	movs	r2, #0
 800d332:	601a      	str	r2, [r3, #0]
 800d334:	605a      	str	r2, [r3, #4]
 800d336:	609a      	str	r2, [r3, #8]
 800d338:	60da      	str	r2, [r3, #12]
 800d33a:	611a      	str	r2, [r3, #16]
  if(pcdHandle->Instance==USB_OTG_FS)
 800d33c:	687b      	ldr	r3, [r7, #4]
 800d33e:	681b      	ldr	r3, [r3, #0]
 800d340:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800d344:	d13a      	bne.n	800d3bc <HAL_PCD_MspInit+0x98>
  {
  /* USER CODE BEGIN USB_OTG_FS_MspInit 0 */

  /* USER CODE END USB_OTG_FS_MspInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 800d346:	2300      	movs	r3, #0
 800d348:	613b      	str	r3, [r7, #16]
 800d34a:	4b1e      	ldr	r3, [pc, #120]	@ (800d3c4 <HAL_PCD_MspInit+0xa0>)
 800d34c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d34e:	4a1d      	ldr	r2, [pc, #116]	@ (800d3c4 <HAL_PCD_MspInit+0xa0>)
 800d350:	f043 0301 	orr.w	r3, r3, #1
 800d354:	6313      	str	r3, [r2, #48]	@ 0x30
 800d356:	4b1b      	ldr	r3, [pc, #108]	@ (800d3c4 <HAL_PCD_MspInit+0xa0>)
 800d358:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800d35a:	f003 0301 	and.w	r3, r3, #1
 800d35e:	613b      	str	r3, [r7, #16]
 800d360:	693b      	ldr	r3, [r7, #16]
    /**USB_OTG_FS GPIO Configuration
    PA11     ------> USB_OTG_FS_DM
    PA12     ------> USB_OTG_FS_DP
    */
    GPIO_InitStruct.Pin = GPIO_PIN_11|GPIO_PIN_12;
 800d362:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 800d366:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800d368:	2302      	movs	r3, #2
 800d36a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800d36c:	2300      	movs	r3, #0
 800d36e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800d370:	2303      	movs	r3, #3
 800d372:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800d374:	230a      	movs	r3, #10
 800d376:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800d378:	f107 0314 	add.w	r3, r7, #20
 800d37c:	4619      	mov	r1, r3
 800d37e:	4812      	ldr	r0, [pc, #72]	@ (800d3c8 <HAL_PCD_MspInit+0xa4>)
 800d380:	f7f7 fb3c 	bl	80049fc <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_USB_OTG_FS_CLK_ENABLE();
 800d384:	4b0f      	ldr	r3, [pc, #60]	@ (800d3c4 <HAL_PCD_MspInit+0xa0>)
 800d386:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800d388:	4a0e      	ldr	r2, [pc, #56]	@ (800d3c4 <HAL_PCD_MspInit+0xa0>)
 800d38a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d38e:	6353      	str	r3, [r2, #52]	@ 0x34
 800d390:	2300      	movs	r3, #0
 800d392:	60fb      	str	r3, [r7, #12]
 800d394:	4b0b      	ldr	r3, [pc, #44]	@ (800d3c4 <HAL_PCD_MspInit+0xa0>)
 800d396:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d398:	4a0a      	ldr	r2, [pc, #40]	@ (800d3c4 <HAL_PCD_MspInit+0xa0>)
 800d39a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800d39e:	6453      	str	r3, [r2, #68]	@ 0x44
 800d3a0:	4b08      	ldr	r3, [pc, #32]	@ (800d3c4 <HAL_PCD_MspInit+0xa0>)
 800d3a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800d3a4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800d3a8:	60fb      	str	r3, [r7, #12]
 800d3aa:	68fb      	ldr	r3, [r7, #12]

    /* Peripheral interrupt init */
    HAL_NVIC_SetPriority(OTG_FS_IRQn, 0, 0);
 800d3ac:	2200      	movs	r2, #0
 800d3ae:	2100      	movs	r1, #0
 800d3b0:	2043      	movs	r0, #67	@ 0x43
 800d3b2:	f7f6 ff62 	bl	800427a <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(OTG_FS_IRQn);
 800d3b6:	2043      	movs	r0, #67	@ 0x43
 800d3b8:	f7f6 ff7b 	bl	80042b2 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN USB_OTG_FS_MspInit 1 */

  /* USER CODE END USB_OTG_FS_MspInit 1 */
  }
}
 800d3bc:	bf00      	nop
 800d3be:	3728      	adds	r7, #40	@ 0x28
 800d3c0:	46bd      	mov	sp, r7
 800d3c2:	bd80      	pop	{r7, pc}
 800d3c4:	40023800 	.word	0x40023800
 800d3c8:	40020000 	.word	0x40020000

0800d3cc <HAL_PCD_SetupStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SetupStageCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d3cc:	b580      	push	{r7, lr}
 800d3ce:	b082      	sub	sp, #8
 800d3d0:	af00      	add	r7, sp, #0
 800d3d2:	6078      	str	r0, [r7, #4]
  USBD_LL_SetupStage((USBD_HandleTypeDef*)hpcd->pData, (uint8_t *)hpcd->Setup);
 800d3d4:	687b      	ldr	r3, [r7, #4]
 800d3d6:	f8d3 24e0 	ldr.w	r2, [r3, #1248]	@ 0x4e0
 800d3da:	687b      	ldr	r3, [r7, #4]
 800d3dc:	f203 439c 	addw	r3, r3, #1180	@ 0x49c
 800d3e0:	4619      	mov	r1, r3
 800d3e2:	4610      	mov	r0, r2
 800d3e4:	f7fe fb2b 	bl	800ba3e <USBD_LL_SetupStage>
}
 800d3e8:	bf00      	nop
 800d3ea:	3708      	adds	r7, #8
 800d3ec:	46bd      	mov	sp, r7
 800d3ee:	bd80      	pop	{r7, pc}

0800d3f0 <HAL_PCD_DataOutStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataOutStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d3f0:	b580      	push	{r7, lr}
 800d3f2:	b082      	sub	sp, #8
 800d3f4:	af00      	add	r7, sp, #0
 800d3f6:	6078      	str	r0, [r7, #4]
 800d3f8:	460b      	mov	r3, r1
 800d3fa:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataOutStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->OUT_ep[epnum].xfer_buff);
 800d3fc:	687b      	ldr	r3, [r7, #4]
 800d3fe:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d402:	78fa      	ldrb	r2, [r7, #3]
 800d404:	6879      	ldr	r1, [r7, #4]
 800d406:	4613      	mov	r3, r2
 800d408:	00db      	lsls	r3, r3, #3
 800d40a:	4413      	add	r3, r2
 800d40c:	009b      	lsls	r3, r3, #2
 800d40e:	440b      	add	r3, r1
 800d410:	f503 7318 	add.w	r3, r3, #608	@ 0x260
 800d414:	681a      	ldr	r2, [r3, #0]
 800d416:	78fb      	ldrb	r3, [r7, #3]
 800d418:	4619      	mov	r1, r3
 800d41a:	f7fe fb65 	bl	800bae8 <USBD_LL_DataOutStage>
}
 800d41e:	bf00      	nop
 800d420:	3708      	adds	r7, #8
 800d422:	46bd      	mov	sp, r7
 800d424:	bd80      	pop	{r7, pc}

0800d426 <HAL_PCD_DataInStageCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_DataInStageCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d426:	b580      	push	{r7, lr}
 800d428:	b082      	sub	sp, #8
 800d42a:	af00      	add	r7, sp, #0
 800d42c:	6078      	str	r0, [r7, #4]
 800d42e:	460b      	mov	r3, r1
 800d430:	70fb      	strb	r3, [r7, #3]
  USBD_LL_DataInStage((USBD_HandleTypeDef*)hpcd->pData, epnum, hpcd->IN_ep[epnum].xfer_buff);
 800d432:	687b      	ldr	r3, [r7, #4]
 800d434:	f8d3 04e0 	ldr.w	r0, [r3, #1248]	@ 0x4e0
 800d438:	78fa      	ldrb	r2, [r7, #3]
 800d43a:	6879      	ldr	r1, [r7, #4]
 800d43c:	4613      	mov	r3, r2
 800d43e:	00db      	lsls	r3, r3, #3
 800d440:	4413      	add	r3, r2
 800d442:	009b      	lsls	r3, r3, #2
 800d444:	440b      	add	r3, r1
 800d446:	3320      	adds	r3, #32
 800d448:	681a      	ldr	r2, [r3, #0]
 800d44a:	78fb      	ldrb	r3, [r7, #3]
 800d44c:	4619      	mov	r1, r3
 800d44e:	f7fe fc07 	bl	800bc60 <USBD_LL_DataInStage>
}
 800d452:	bf00      	nop
 800d454:	3708      	adds	r7, #8
 800d456:	46bd      	mov	sp, r7
 800d458:	bd80      	pop	{r7, pc}

0800d45a <HAL_PCD_SOFCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SOFCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d45a:	b580      	push	{r7, lr}
 800d45c:	b082      	sub	sp, #8
 800d45e:	af00      	add	r7, sp, #0
 800d460:	6078      	str	r0, [r7, #4]
  USBD_LL_SOF((USBD_HandleTypeDef*)hpcd->pData);
 800d462:	687b      	ldr	r3, [r7, #4]
 800d464:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d468:	4618      	mov	r0, r3
 800d46a:	f7fe fd4b 	bl	800bf04 <USBD_LL_SOF>
}
 800d46e:	bf00      	nop
 800d470:	3708      	adds	r7, #8
 800d472:	46bd      	mov	sp, r7
 800d474:	bd80      	pop	{r7, pc}

0800d476 <HAL_PCD_ResetCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResetCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d476:	b580      	push	{r7, lr}
 800d478:	b084      	sub	sp, #16
 800d47a:	af00      	add	r7, sp, #0
 800d47c:	6078      	str	r0, [r7, #4]
  USBD_SpeedTypeDef speed = USBD_SPEED_FULL;
 800d47e:	2301      	movs	r3, #1
 800d480:	73fb      	strb	r3, [r7, #15]

  if ( hpcd->Init.speed == PCD_SPEED_HIGH)
 800d482:	687b      	ldr	r3, [r7, #4]
 800d484:	79db      	ldrb	r3, [r3, #7]
 800d486:	2b00      	cmp	r3, #0
 800d488:	d102      	bne.n	800d490 <HAL_PCD_ResetCallback+0x1a>
  {
    speed = USBD_SPEED_HIGH;
 800d48a:	2300      	movs	r3, #0
 800d48c:	73fb      	strb	r3, [r7, #15]
 800d48e:	e008      	b.n	800d4a2 <HAL_PCD_ResetCallback+0x2c>
  }
  else if ( hpcd->Init.speed == PCD_SPEED_FULL)
 800d490:	687b      	ldr	r3, [r7, #4]
 800d492:	79db      	ldrb	r3, [r3, #7]
 800d494:	2b02      	cmp	r3, #2
 800d496:	d102      	bne.n	800d49e <HAL_PCD_ResetCallback+0x28>
  {
    speed = USBD_SPEED_FULL;
 800d498:	2301      	movs	r3, #1
 800d49a:	73fb      	strb	r3, [r7, #15]
 800d49c:	e001      	b.n	800d4a2 <HAL_PCD_ResetCallback+0x2c>
  }
  else
  {
    Error_Handler();
 800d49e:	f7f5 fdfd 	bl	800309c <Error_Handler>
  }
    /* Set Speed. */
  USBD_LL_SetSpeed((USBD_HandleTypeDef*)hpcd->pData, speed);
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d4a8:	7bfa      	ldrb	r2, [r7, #15]
 800d4aa:	4611      	mov	r1, r2
 800d4ac:	4618      	mov	r0, r3
 800d4ae:	f7fe fce5 	bl	800be7c <USBD_LL_SetSpeed>

  /* Reset Device. */
  USBD_LL_Reset((USBD_HandleTypeDef*)hpcd->pData);
 800d4b2:	687b      	ldr	r3, [r7, #4]
 800d4b4:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d4b8:	4618      	mov	r0, r3
 800d4ba:	f7fe fc8c 	bl	800bdd6 <USBD_LL_Reset>
}
 800d4be:	bf00      	nop
 800d4c0:	3710      	adds	r7, #16
 800d4c2:	46bd      	mov	sp, r7
 800d4c4:	bd80      	pop	{r7, pc}
	...

0800d4c8 <HAL_PCD_SuspendCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_SuspendCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d4c8:	b580      	push	{r7, lr}
 800d4ca:	b082      	sub	sp, #8
 800d4cc:	af00      	add	r7, sp, #0
 800d4ce:	6078      	str	r0, [r7, #4]
  /* Inform USB library that core enters in suspend Mode. */
  USBD_LL_Suspend((USBD_HandleTypeDef*)hpcd->pData);
 800d4d0:	687b      	ldr	r3, [r7, #4]
 800d4d2:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d4d6:	4618      	mov	r0, r3
 800d4d8:	f7fe fce0 	bl	800be9c <USBD_LL_Suspend>
  __HAL_PCD_GATE_PHYCLOCK(hpcd);
 800d4dc:	687b      	ldr	r3, [r7, #4]
 800d4de:	681b      	ldr	r3, [r3, #0]
 800d4e0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 800d4e4:	681b      	ldr	r3, [r3, #0]
 800d4e6:	687a      	ldr	r2, [r7, #4]
 800d4e8:	6812      	ldr	r2, [r2, #0]
 800d4ea:	f502 6260 	add.w	r2, r2, #3584	@ 0xe00
 800d4ee:	f043 0301 	orr.w	r3, r3, #1
 800d4f2:	6013      	str	r3, [r2, #0]
  /* Enter in STOP mode. */
  /* USER CODE BEGIN 2 */
  if (hpcd->Init.low_power_enable)
 800d4f4:	687b      	ldr	r3, [r7, #4]
 800d4f6:	7adb      	ldrb	r3, [r3, #11]
 800d4f8:	2b00      	cmp	r3, #0
 800d4fa:	d005      	beq.n	800d508 <HAL_PCD_SuspendCallback+0x40>
  {
    /* Set SLEEPDEEP bit and SleepOnExit of Cortex System Control Register. */
    SCB->SCR |= (uint32_t)((uint32_t)(SCB_SCR_SLEEPDEEP_Msk | SCB_SCR_SLEEPONEXIT_Msk));
 800d4fc:	4b04      	ldr	r3, [pc, #16]	@ (800d510 <HAL_PCD_SuspendCallback+0x48>)
 800d4fe:	691b      	ldr	r3, [r3, #16]
 800d500:	4a03      	ldr	r2, [pc, #12]	@ (800d510 <HAL_PCD_SuspendCallback+0x48>)
 800d502:	f043 0306 	orr.w	r3, r3, #6
 800d506:	6113      	str	r3, [r2, #16]
  }
  /* USER CODE END 2 */
}
 800d508:	bf00      	nop
 800d50a:	3708      	adds	r7, #8
 800d50c:	46bd      	mov	sp, r7
 800d50e:	bd80      	pop	{r7, pc}
 800d510:	e000ed00 	.word	0xe000ed00

0800d514 <HAL_PCD_ResumeCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ResumeCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d514:	b580      	push	{r7, lr}
 800d516:	b082      	sub	sp, #8
 800d518:	af00      	add	r7, sp, #0
 800d51a:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN 3 */

  /* USER CODE END 3 */
  USBD_LL_Resume((USBD_HandleTypeDef*)hpcd->pData);
 800d51c:	687b      	ldr	r3, [r7, #4]
 800d51e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d522:	4618      	mov	r0, r3
 800d524:	f7fe fcd6 	bl	800bed4 <USBD_LL_Resume>
}
 800d528:	bf00      	nop
 800d52a:	3708      	adds	r7, #8
 800d52c:	46bd      	mov	sp, r7
 800d52e:	bd80      	pop	{r7, pc}

0800d530 <HAL_PCD_ISOOUTIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOOUTIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d530:	b580      	push	{r7, lr}
 800d532:	b082      	sub	sp, #8
 800d534:	af00      	add	r7, sp, #0
 800d536:	6078      	str	r0, [r7, #4]
 800d538:	460b      	mov	r3, r1
 800d53a:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoOUTIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d53c:	687b      	ldr	r3, [r7, #4]
 800d53e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d542:	78fa      	ldrb	r2, [r7, #3]
 800d544:	4611      	mov	r1, r2
 800d546:	4618      	mov	r0, r3
 800d548:	f7fe fd2e 	bl	800bfa8 <USBD_LL_IsoOUTIncomplete>
}
 800d54c:	bf00      	nop
 800d54e:	3708      	adds	r7, #8
 800d550:	46bd      	mov	sp, r7
 800d552:	bd80      	pop	{r7, pc}

0800d554 <HAL_PCD_ISOINIncompleteCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#else
void HAL_PCD_ISOINIncompleteCallback(PCD_HandleTypeDef *hpcd, uint8_t epnum)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d554:	b580      	push	{r7, lr}
 800d556:	b082      	sub	sp, #8
 800d558:	af00      	add	r7, sp, #0
 800d55a:	6078      	str	r0, [r7, #4]
 800d55c:	460b      	mov	r3, r1
 800d55e:	70fb      	strb	r3, [r7, #3]
  USBD_LL_IsoINIncomplete((USBD_HandleTypeDef*)hpcd->pData, epnum);
 800d560:	687b      	ldr	r3, [r7, #4]
 800d562:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d566:	78fa      	ldrb	r2, [r7, #3]
 800d568:	4611      	mov	r1, r2
 800d56a:	4618      	mov	r0, r3
 800d56c:	f7fe fcea 	bl	800bf44 <USBD_LL_IsoINIncomplete>
}
 800d570:	bf00      	nop
 800d572:	3708      	adds	r7, #8
 800d574:	46bd      	mov	sp, r7
 800d576:	bd80      	pop	{r7, pc}

0800d578 <HAL_PCD_ConnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_ConnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d578:	b580      	push	{r7, lr}
 800d57a:	b082      	sub	sp, #8
 800d57c:	af00      	add	r7, sp, #0
 800d57e:	6078      	str	r0, [r7, #4]
  USBD_LL_DevConnected((USBD_HandleTypeDef*)hpcd->pData);
 800d580:	687b      	ldr	r3, [r7, #4]
 800d582:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d586:	4618      	mov	r0, r3
 800d588:	f7fe fd40 	bl	800c00c <USBD_LL_DevConnected>
}
 800d58c:	bf00      	nop
 800d58e:	3708      	adds	r7, #8
 800d590:	46bd      	mov	sp, r7
 800d592:	bd80      	pop	{r7, pc}

0800d594 <HAL_PCD_DisconnectCallback>:
#if (USE_HAL_PCD_REGISTER_CALLBACKS == 1U)
static void PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#else
void HAL_PCD_DisconnectCallback(PCD_HandleTypeDef *hpcd)
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
{
 800d594:	b580      	push	{r7, lr}
 800d596:	b082      	sub	sp, #8
 800d598:	af00      	add	r7, sp, #0
 800d59a:	6078      	str	r0, [r7, #4]
  USBD_LL_DevDisconnected((USBD_HandleTypeDef*)hpcd->pData);
 800d59c:	687b      	ldr	r3, [r7, #4]
 800d59e:	f8d3 34e0 	ldr.w	r3, [r3, #1248]	@ 0x4e0
 800d5a2:	4618      	mov	r0, r3
 800d5a4:	f7fe fd3d 	bl	800c022 <USBD_LL_DevDisconnected>
}
 800d5a8:	bf00      	nop
 800d5aa:	3708      	adds	r7, #8
 800d5ac:	46bd      	mov	sp, r7
 800d5ae:	bd80      	pop	{r7, pc}

0800d5b0 <USBD_LL_Init>:
  * @brief  Initializes the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Init(USBD_HandleTypeDef *pdev)
{
 800d5b0:	b580      	push	{r7, lr}
 800d5b2:	b082      	sub	sp, #8
 800d5b4:	af00      	add	r7, sp, #0
 800d5b6:	6078      	str	r0, [r7, #4]
  /* Init USB Ip. */
  if (pdev->id == DEVICE_FS) {
 800d5b8:	687b      	ldr	r3, [r7, #4]
 800d5ba:	781b      	ldrb	r3, [r3, #0]
 800d5bc:	2b00      	cmp	r3, #0
 800d5be:	d13c      	bne.n	800d63a <USBD_LL_Init+0x8a>
  /* Link the driver to the stack. */
  hpcd_USB_OTG_FS.pData = pdev;
 800d5c0:	4a20      	ldr	r2, [pc, #128]	@ (800d644 <USBD_LL_Init+0x94>)
 800d5c2:	687b      	ldr	r3, [r7, #4]
 800d5c4:	f8c2 34e0 	str.w	r3, [r2, #1248]	@ 0x4e0
  pdev->pData = &hpcd_USB_OTG_FS;
 800d5c8:	687b      	ldr	r3, [r7, #4]
 800d5ca:	4a1e      	ldr	r2, [pc, #120]	@ (800d644 <USBD_LL_Init+0x94>)
 800d5cc:	f8c3 22c8 	str.w	r2, [r3, #712]	@ 0x2c8

  hpcd_USB_OTG_FS.Instance = USB_OTG_FS;
 800d5d0:	4b1c      	ldr	r3, [pc, #112]	@ (800d644 <USBD_LL_Init+0x94>)
 800d5d2:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800d5d6:	601a      	str	r2, [r3, #0]
  hpcd_USB_OTG_FS.Init.dev_endpoints = 4;
 800d5d8:	4b1a      	ldr	r3, [pc, #104]	@ (800d644 <USBD_LL_Init+0x94>)
 800d5da:	2204      	movs	r2, #4
 800d5dc:	711a      	strb	r2, [r3, #4]
  hpcd_USB_OTG_FS.Init.speed = PCD_SPEED_FULL;
 800d5de:	4b19      	ldr	r3, [pc, #100]	@ (800d644 <USBD_LL_Init+0x94>)
 800d5e0:	2202      	movs	r2, #2
 800d5e2:	71da      	strb	r2, [r3, #7]
  hpcd_USB_OTG_FS.Init.dma_enable = DISABLE;
 800d5e4:	4b17      	ldr	r3, [pc, #92]	@ (800d644 <USBD_LL_Init+0x94>)
 800d5e6:	2200      	movs	r2, #0
 800d5e8:	719a      	strb	r2, [r3, #6]
  hpcd_USB_OTG_FS.Init.phy_itface = PCD_PHY_EMBEDDED;
 800d5ea:	4b16      	ldr	r3, [pc, #88]	@ (800d644 <USBD_LL_Init+0x94>)
 800d5ec:	2202      	movs	r2, #2
 800d5ee:	725a      	strb	r2, [r3, #9]
  hpcd_USB_OTG_FS.Init.Sof_enable = DISABLE;
 800d5f0:	4b14      	ldr	r3, [pc, #80]	@ (800d644 <USBD_LL_Init+0x94>)
 800d5f2:	2200      	movs	r2, #0
 800d5f4:	729a      	strb	r2, [r3, #10]
  hpcd_USB_OTG_FS.Init.low_power_enable = DISABLE;
 800d5f6:	4b13      	ldr	r3, [pc, #76]	@ (800d644 <USBD_LL_Init+0x94>)
 800d5f8:	2200      	movs	r2, #0
 800d5fa:	72da      	strb	r2, [r3, #11]
  hpcd_USB_OTG_FS.Init.lpm_enable = DISABLE;
 800d5fc:	4b11      	ldr	r3, [pc, #68]	@ (800d644 <USBD_LL_Init+0x94>)
 800d5fe:	2200      	movs	r2, #0
 800d600:	731a      	strb	r2, [r3, #12]
  hpcd_USB_OTG_FS.Init.vbus_sensing_enable = DISABLE;
 800d602:	4b10      	ldr	r3, [pc, #64]	@ (800d644 <USBD_LL_Init+0x94>)
 800d604:	2200      	movs	r2, #0
 800d606:	739a      	strb	r2, [r3, #14]
  hpcd_USB_OTG_FS.Init.use_dedicated_ep1 = DISABLE;
 800d608:	4b0e      	ldr	r3, [pc, #56]	@ (800d644 <USBD_LL_Init+0x94>)
 800d60a:	2200      	movs	r2, #0
 800d60c:	73da      	strb	r2, [r3, #15]
  if (HAL_PCD_Init(&hpcd_USB_OTG_FS) != HAL_OK)
 800d60e:	480d      	ldr	r0, [pc, #52]	@ (800d644 <USBD_LL_Init+0x94>)
 800d610:	f7f7 fbdb 	bl	8004dca <HAL_PCD_Init>
 800d614:	4603      	mov	r3, r0
 800d616:	2b00      	cmp	r3, #0
 800d618:	d001      	beq.n	800d61e <USBD_LL_Init+0x6e>
  {
    Error_Handler( );
 800d61a:	f7f5 fd3f 	bl	800309c <Error_Handler>
  HAL_PCD_RegisterDataOutStageCallback(&hpcd_USB_OTG_FS, PCD_DataOutStageCallback);
  HAL_PCD_RegisterDataInStageCallback(&hpcd_USB_OTG_FS, PCD_DataInStageCallback);
  HAL_PCD_RegisterIsoOutIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOOUTIncompleteCallback);
  HAL_PCD_RegisterIsoInIncpltCallback(&hpcd_USB_OTG_FS, PCD_ISOINIncompleteCallback);
#endif /* USE_HAL_PCD_REGISTER_CALLBACKS */
  HAL_PCDEx_SetRxFiFo(&hpcd_USB_OTG_FS, 0x80);
 800d61e:	2180      	movs	r1, #128	@ 0x80
 800d620:	4808      	ldr	r0, [pc, #32]	@ (800d644 <USBD_LL_Init+0x94>)
 800d622:	f7f8 fe08 	bl	8006236 <HAL_PCDEx_SetRxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 0, 0x40);
 800d626:	2240      	movs	r2, #64	@ 0x40
 800d628:	2100      	movs	r1, #0
 800d62a:	4806      	ldr	r0, [pc, #24]	@ (800d644 <USBD_LL_Init+0x94>)
 800d62c:	f7f8 fdbc 	bl	80061a8 <HAL_PCDEx_SetTxFiFo>
  HAL_PCDEx_SetTxFiFo(&hpcd_USB_OTG_FS, 1, 0x80);
 800d630:	2280      	movs	r2, #128	@ 0x80
 800d632:	2101      	movs	r1, #1
 800d634:	4803      	ldr	r0, [pc, #12]	@ (800d644 <USBD_LL_Init+0x94>)
 800d636:	f7f8 fdb7 	bl	80061a8 <HAL_PCDEx_SetTxFiFo>
  }
  return USBD_OK;
 800d63a:	2300      	movs	r3, #0
}
 800d63c:	4618      	mov	r0, r3
 800d63e:	3708      	adds	r7, #8
 800d640:	46bd      	mov	sp, r7
 800d642:	bd80      	pop	{r7, pc}
 800d644:	20019ad4 	.word	0x20019ad4

0800d648 <USBD_LL_Start>:
  * @brief  Starts the low level portion of the device driver.
  * @param  pdev: Device handle
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Start(USBD_HandleTypeDef *pdev)
{
 800d648:	b580      	push	{r7, lr}
 800d64a:	b084      	sub	sp, #16
 800d64c:	af00      	add	r7, sp, #0
 800d64e:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d650:	2300      	movs	r3, #0
 800d652:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d654:	2300      	movs	r3, #0
 800d656:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_Start(pdev->pData);
 800d658:	687b      	ldr	r3, [r7, #4]
 800d65a:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d65e:	4618      	mov	r0, r3
 800d660:	f7f7 fcc2 	bl	8004fe8 <HAL_PCD_Start>
 800d664:	4603      	mov	r3, r0
 800d666:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d668:	7bfb      	ldrb	r3, [r7, #15]
 800d66a:	4618      	mov	r0, r3
 800d66c:	f000 f942 	bl	800d8f4 <USBD_Get_USB_Status>
 800d670:	4603      	mov	r3, r0
 800d672:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d674:	7bbb      	ldrb	r3, [r7, #14]
}
 800d676:	4618      	mov	r0, r3
 800d678:	3710      	adds	r7, #16
 800d67a:	46bd      	mov	sp, r7
 800d67c:	bd80      	pop	{r7, pc}

0800d67e <USBD_LL_OpenEP>:
  * @param  ep_type: Endpoint type
  * @param  ep_mps: Endpoint max packet size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_OpenEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t ep_type, uint16_t ep_mps)
{
 800d67e:	b580      	push	{r7, lr}
 800d680:	b084      	sub	sp, #16
 800d682:	af00      	add	r7, sp, #0
 800d684:	6078      	str	r0, [r7, #4]
 800d686:	4608      	mov	r0, r1
 800d688:	4611      	mov	r1, r2
 800d68a:	461a      	mov	r2, r3
 800d68c:	4603      	mov	r3, r0
 800d68e:	70fb      	strb	r3, [r7, #3]
 800d690:	460b      	mov	r3, r1
 800d692:	70bb      	strb	r3, [r7, #2]
 800d694:	4613      	mov	r3, r2
 800d696:	803b      	strh	r3, [r7, #0]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d698:	2300      	movs	r3, #0
 800d69a:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d69c:	2300      	movs	r3, #0
 800d69e:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Open(pdev->pData, ep_addr, ep_mps, ep_type);
 800d6a0:	687b      	ldr	r3, [r7, #4]
 800d6a2:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d6a6:	78bb      	ldrb	r3, [r7, #2]
 800d6a8:	883a      	ldrh	r2, [r7, #0]
 800d6aa:	78f9      	ldrb	r1, [r7, #3]
 800d6ac:	f7f8 f996 	bl	80059dc <HAL_PCD_EP_Open>
 800d6b0:	4603      	mov	r3, r0
 800d6b2:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d6b4:	7bfb      	ldrb	r3, [r7, #15]
 800d6b6:	4618      	mov	r0, r3
 800d6b8:	f000 f91c 	bl	800d8f4 <USBD_Get_USB_Status>
 800d6bc:	4603      	mov	r3, r0
 800d6be:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d6c0:	7bbb      	ldrb	r3, [r7, #14]
}
 800d6c2:	4618      	mov	r0, r3
 800d6c4:	3710      	adds	r7, #16
 800d6c6:	46bd      	mov	sp, r7
 800d6c8:	bd80      	pop	{r7, pc}

0800d6ca <USBD_LL_CloseEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_CloseEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d6ca:	b580      	push	{r7, lr}
 800d6cc:	b084      	sub	sp, #16
 800d6ce:	af00      	add	r7, sp, #0
 800d6d0:	6078      	str	r0, [r7, #4]
 800d6d2:	460b      	mov	r3, r1
 800d6d4:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d6d6:	2300      	movs	r3, #0
 800d6d8:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d6da:	2300      	movs	r3, #0
 800d6dc:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_Close(pdev->pData, ep_addr);
 800d6de:	687b      	ldr	r3, [r7, #4]
 800d6e0:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d6e4:	78fa      	ldrb	r2, [r7, #3]
 800d6e6:	4611      	mov	r1, r2
 800d6e8:	4618      	mov	r0, r3
 800d6ea:	f7f8 f9e1 	bl	8005ab0 <HAL_PCD_EP_Close>
 800d6ee:	4603      	mov	r3, r0
 800d6f0:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d6f2:	7bfb      	ldrb	r3, [r7, #15]
 800d6f4:	4618      	mov	r0, r3
 800d6f6:	f000 f8fd 	bl	800d8f4 <USBD_Get_USB_Status>
 800d6fa:	4603      	mov	r3, r0
 800d6fc:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d6fe:	7bbb      	ldrb	r3, [r7, #14]
}
 800d700:	4618      	mov	r0, r3
 800d702:	3710      	adds	r7, #16
 800d704:	46bd      	mov	sp, r7
 800d706:	bd80      	pop	{r7, pc}

0800d708 <USBD_LL_StallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_StallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d708:	b580      	push	{r7, lr}
 800d70a:	b084      	sub	sp, #16
 800d70c:	af00      	add	r7, sp, #0
 800d70e:	6078      	str	r0, [r7, #4]
 800d710:	460b      	mov	r3, r1
 800d712:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d714:	2300      	movs	r3, #0
 800d716:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d718:	2300      	movs	r3, #0
 800d71a:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_SetStall(pdev->pData, ep_addr);
 800d71c:	687b      	ldr	r3, [r7, #4]
 800d71e:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d722:	78fa      	ldrb	r2, [r7, #3]
 800d724:	4611      	mov	r1, r2
 800d726:	4618      	mov	r0, r3
 800d728:	f7f8 fa99 	bl	8005c5e <HAL_PCD_EP_SetStall>
 800d72c:	4603      	mov	r3, r0
 800d72e:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d730:	7bfb      	ldrb	r3, [r7, #15]
 800d732:	4618      	mov	r0, r3
 800d734:	f000 f8de 	bl	800d8f4 <USBD_Get_USB_Status>
 800d738:	4603      	mov	r3, r0
 800d73a:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d73c:	7bbb      	ldrb	r3, [r7, #14]
}
 800d73e:	4618      	mov	r0, r3
 800d740:	3710      	adds	r7, #16
 800d742:	46bd      	mov	sp, r7
 800d744:	bd80      	pop	{r7, pc}

0800d746 <USBD_LL_ClearStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_ClearStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d746:	b580      	push	{r7, lr}
 800d748:	b084      	sub	sp, #16
 800d74a:	af00      	add	r7, sp, #0
 800d74c:	6078      	str	r0, [r7, #4]
 800d74e:	460b      	mov	r3, r1
 800d750:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d752:	2300      	movs	r3, #0
 800d754:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d756:	2300      	movs	r3, #0
 800d758:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_EP_ClrStall(pdev->pData, ep_addr);
 800d75a:	687b      	ldr	r3, [r7, #4]
 800d75c:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d760:	78fa      	ldrb	r2, [r7, #3]
 800d762:	4611      	mov	r1, r2
 800d764:	4618      	mov	r0, r3
 800d766:	f7f8 fadd 	bl	8005d24 <HAL_PCD_EP_ClrStall>
 800d76a:	4603      	mov	r3, r0
 800d76c:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d76e:	7bfb      	ldrb	r3, [r7, #15]
 800d770:	4618      	mov	r0, r3
 800d772:	f000 f8bf 	bl	800d8f4 <USBD_Get_USB_Status>
 800d776:	4603      	mov	r3, r0
 800d778:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d77a:	7bbb      	ldrb	r3, [r7, #14]
}
 800d77c:	4618      	mov	r0, r3
 800d77e:	3710      	adds	r7, #16
 800d780:	46bd      	mov	sp, r7
 800d782:	bd80      	pop	{r7, pc}

0800d784 <USBD_LL_IsStallEP>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Stall (1: Yes, 0: No)
  */
uint8_t USBD_LL_IsStallEP(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d784:	b480      	push	{r7}
 800d786:	b085      	sub	sp, #20
 800d788:	af00      	add	r7, sp, #0
 800d78a:	6078      	str	r0, [r7, #4]
 800d78c:	460b      	mov	r3, r1
 800d78e:	70fb      	strb	r3, [r7, #3]
  PCD_HandleTypeDef *hpcd = (PCD_HandleTypeDef*) pdev->pData;
 800d790:	687b      	ldr	r3, [r7, #4]
 800d792:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d796:	60fb      	str	r3, [r7, #12]

  if((ep_addr & 0x80) == 0x80)
 800d798:	f997 3003 	ldrsb.w	r3, [r7, #3]
 800d79c:	2b00      	cmp	r3, #0
 800d79e:	da0b      	bge.n	800d7b8 <USBD_LL_IsStallEP+0x34>
  {
    return hpcd->IN_ep[ep_addr & 0x7F].is_stall;
 800d7a0:	78fb      	ldrb	r3, [r7, #3]
 800d7a2:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d7a6:	68f9      	ldr	r1, [r7, #12]
 800d7a8:	4613      	mov	r3, r2
 800d7aa:	00db      	lsls	r3, r3, #3
 800d7ac:	4413      	add	r3, r2
 800d7ae:	009b      	lsls	r3, r3, #2
 800d7b0:	440b      	add	r3, r1
 800d7b2:	3316      	adds	r3, #22
 800d7b4:	781b      	ldrb	r3, [r3, #0]
 800d7b6:	e00b      	b.n	800d7d0 <USBD_LL_IsStallEP+0x4c>
  }
  else
  {
    return hpcd->OUT_ep[ep_addr & 0x7F].is_stall;
 800d7b8:	78fb      	ldrb	r3, [r7, #3]
 800d7ba:	f003 027f 	and.w	r2, r3, #127	@ 0x7f
 800d7be:	68f9      	ldr	r1, [r7, #12]
 800d7c0:	4613      	mov	r3, r2
 800d7c2:	00db      	lsls	r3, r3, #3
 800d7c4:	4413      	add	r3, r2
 800d7c6:	009b      	lsls	r3, r3, #2
 800d7c8:	440b      	add	r3, r1
 800d7ca:	f203 2356 	addw	r3, r3, #598	@ 0x256
 800d7ce:	781b      	ldrb	r3, [r3, #0]
  }
}
 800d7d0:	4618      	mov	r0, r3
 800d7d2:	3714      	adds	r7, #20
 800d7d4:	46bd      	mov	sp, r7
 800d7d6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d7da:	4770      	bx	lr

0800d7dc <USBD_LL_SetUSBAddress>:
  * @param  pdev: Device handle
  * @param  dev_addr: Device address
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_SetUSBAddress(USBD_HandleTypeDef *pdev, uint8_t dev_addr)
{
 800d7dc:	b580      	push	{r7, lr}
 800d7de:	b084      	sub	sp, #16
 800d7e0:	af00      	add	r7, sp, #0
 800d7e2:	6078      	str	r0, [r7, #4]
 800d7e4:	460b      	mov	r3, r1
 800d7e6:	70fb      	strb	r3, [r7, #3]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	73fb      	strb	r3, [r7, #15]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d7ec:	2300      	movs	r3, #0
 800d7ee:	73bb      	strb	r3, [r7, #14]

  hal_status = HAL_PCD_SetAddress(pdev->pData, dev_addr);
 800d7f0:	687b      	ldr	r3, [r7, #4]
 800d7f2:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d7f6:	78fa      	ldrb	r2, [r7, #3]
 800d7f8:	4611      	mov	r1, r2
 800d7fa:	4618      	mov	r0, r3
 800d7fc:	f7f8 f8ca 	bl	8005994 <HAL_PCD_SetAddress>
 800d800:	4603      	mov	r3, r0
 800d802:	73fb      	strb	r3, [r7, #15]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d804:	7bfb      	ldrb	r3, [r7, #15]
 800d806:	4618      	mov	r0, r3
 800d808:	f000 f874 	bl	800d8f4 <USBD_Get_USB_Status>
 800d80c:	4603      	mov	r3, r0
 800d80e:	73bb      	strb	r3, [r7, #14]

  return usb_status;
 800d810:	7bbb      	ldrb	r3, [r7, #14]
}
 800d812:	4618      	mov	r0, r3
 800d814:	3710      	adds	r7, #16
 800d816:	46bd      	mov	sp, r7
 800d818:	bd80      	pop	{r7, pc}

0800d81a <USBD_LL_Transmit>:
  * @param  pbuf: Pointer to data to be sent
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_Transmit(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d81a:	b580      	push	{r7, lr}
 800d81c:	b086      	sub	sp, #24
 800d81e:	af00      	add	r7, sp, #0
 800d820:	60f8      	str	r0, [r7, #12]
 800d822:	607a      	str	r2, [r7, #4]
 800d824:	603b      	str	r3, [r7, #0]
 800d826:	460b      	mov	r3, r1
 800d828:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d82a:	2300      	movs	r3, #0
 800d82c:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d82e:	2300      	movs	r3, #0
 800d830:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Transmit(pdev->pData, ep_addr, pbuf, size);
 800d832:	68fb      	ldr	r3, [r7, #12]
 800d834:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d838:	7af9      	ldrb	r1, [r7, #11]
 800d83a:	683b      	ldr	r3, [r7, #0]
 800d83c:	687a      	ldr	r2, [r7, #4]
 800d83e:	f7f8 f9d4 	bl	8005bea <HAL_PCD_EP_Transmit>
 800d842:	4603      	mov	r3, r0
 800d844:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d846:	7dfb      	ldrb	r3, [r7, #23]
 800d848:	4618      	mov	r0, r3
 800d84a:	f000 f853 	bl	800d8f4 <USBD_Get_USB_Status>
 800d84e:	4603      	mov	r3, r0
 800d850:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d852:	7dbb      	ldrb	r3, [r7, #22]
}
 800d854:	4618      	mov	r0, r3
 800d856:	3718      	adds	r7, #24
 800d858:	46bd      	mov	sp, r7
 800d85a:	bd80      	pop	{r7, pc}

0800d85c <USBD_LL_PrepareReceive>:
  * @param  pbuf: Pointer to data to be received
  * @param  size: Data size
  * @retval USBD status
  */
USBD_StatusTypeDef USBD_LL_PrepareReceive(USBD_HandleTypeDef *pdev, uint8_t ep_addr, uint8_t *pbuf, uint32_t size)
{
 800d85c:	b580      	push	{r7, lr}
 800d85e:	b086      	sub	sp, #24
 800d860:	af00      	add	r7, sp, #0
 800d862:	60f8      	str	r0, [r7, #12]
 800d864:	607a      	str	r2, [r7, #4]
 800d866:	603b      	str	r3, [r7, #0]
 800d868:	460b      	mov	r3, r1
 800d86a:	72fb      	strb	r3, [r7, #11]
  HAL_StatusTypeDef hal_status = HAL_OK;
 800d86c:	2300      	movs	r3, #0
 800d86e:	75fb      	strb	r3, [r7, #23]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d870:	2300      	movs	r3, #0
 800d872:	75bb      	strb	r3, [r7, #22]

  hal_status = HAL_PCD_EP_Receive(pdev->pData, ep_addr, pbuf, size);
 800d874:	68fb      	ldr	r3, [r7, #12]
 800d876:	f8d3 02c8 	ldr.w	r0, [r3, #712]	@ 0x2c8
 800d87a:	7af9      	ldrb	r1, [r7, #11]
 800d87c:	683b      	ldr	r3, [r7, #0]
 800d87e:	687a      	ldr	r2, [r7, #4]
 800d880:	f7f8 f960 	bl	8005b44 <HAL_PCD_EP_Receive>
 800d884:	4603      	mov	r3, r0
 800d886:	75fb      	strb	r3, [r7, #23]

  usb_status =  USBD_Get_USB_Status(hal_status);
 800d888:	7dfb      	ldrb	r3, [r7, #23]
 800d88a:	4618      	mov	r0, r3
 800d88c:	f000 f832 	bl	800d8f4 <USBD_Get_USB_Status>
 800d890:	4603      	mov	r3, r0
 800d892:	75bb      	strb	r3, [r7, #22]

  return usb_status;
 800d894:	7dbb      	ldrb	r3, [r7, #22]
}
 800d896:	4618      	mov	r0, r3
 800d898:	3718      	adds	r7, #24
 800d89a:	46bd      	mov	sp, r7
 800d89c:	bd80      	pop	{r7, pc}

0800d89e <USBD_LL_GetRxDataSize>:
  * @param  pdev: Device handle
  * @param  ep_addr: Endpoint number
  * @retval Received Data Size
  */
uint32_t USBD_LL_GetRxDataSize(USBD_HandleTypeDef *pdev, uint8_t ep_addr)
{
 800d89e:	b580      	push	{r7, lr}
 800d8a0:	b082      	sub	sp, #8
 800d8a2:	af00      	add	r7, sp, #0
 800d8a4:	6078      	str	r0, [r7, #4]
 800d8a6:	460b      	mov	r3, r1
 800d8a8:	70fb      	strb	r3, [r7, #3]
  return HAL_PCD_EP_GetRxCount((PCD_HandleTypeDef*) pdev->pData, ep_addr);
 800d8aa:	687b      	ldr	r3, [r7, #4]
 800d8ac:	f8d3 32c8 	ldr.w	r3, [r3, #712]	@ 0x2c8
 800d8b0:	78fa      	ldrb	r2, [r7, #3]
 800d8b2:	4611      	mov	r1, r2
 800d8b4:	4618      	mov	r0, r3
 800d8b6:	f7f8 f980 	bl	8005bba <HAL_PCD_EP_GetRxCount>
 800d8ba:	4603      	mov	r3, r0
}
 800d8bc:	4618      	mov	r0, r3
 800d8be:	3708      	adds	r7, #8
 800d8c0:	46bd      	mov	sp, r7
 800d8c2:	bd80      	pop	{r7, pc}

0800d8c4 <USBD_static_malloc>:
  * @brief  Static single allocation.
  * @param  size: Size of allocated memory
  * @retval None
  */
void *USBD_static_malloc(uint32_t size)
{
 800d8c4:	b480      	push	{r7}
 800d8c6:	b083      	sub	sp, #12
 800d8c8:	af00      	add	r7, sp, #0
 800d8ca:	6078      	str	r0, [r7, #4]
  static uint32_t mem[(sizeof(USBD_CDC_HandleTypeDef)/4)+1];/* On 32-bit boundary */
  return mem;
 800d8cc:	4b03      	ldr	r3, [pc, #12]	@ (800d8dc <USBD_static_malloc+0x18>)
}
 800d8ce:	4618      	mov	r0, r3
 800d8d0:	370c      	adds	r7, #12
 800d8d2:	46bd      	mov	sp, r7
 800d8d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8d8:	4770      	bx	lr
 800d8da:	bf00      	nop
 800d8dc:	20019fb8 	.word	0x20019fb8

0800d8e0 <USBD_static_free>:
  * @brief  Dummy memory free
  * @param  p: Pointer to allocated  memory address
  * @retval None
  */
void USBD_static_free(void *p)
{
 800d8e0:	b480      	push	{r7}
 800d8e2:	b083      	sub	sp, #12
 800d8e4:	af00      	add	r7, sp, #0
 800d8e6:	6078      	str	r0, [r7, #4]

}
 800d8e8:	bf00      	nop
 800d8ea:	370c      	adds	r7, #12
 800d8ec:	46bd      	mov	sp, r7
 800d8ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d8f2:	4770      	bx	lr

0800d8f4 <USBD_Get_USB_Status>:
  * @brief  Returns the USB status depending on the HAL status:
  * @param  hal_status: HAL status
  * @retval USB status
  */
USBD_StatusTypeDef USBD_Get_USB_Status(HAL_StatusTypeDef hal_status)
{
 800d8f4:	b480      	push	{r7}
 800d8f6:	b085      	sub	sp, #20
 800d8f8:	af00      	add	r7, sp, #0
 800d8fa:	4603      	mov	r3, r0
 800d8fc:	71fb      	strb	r3, [r7, #7]
  USBD_StatusTypeDef usb_status = USBD_OK;
 800d8fe:	2300      	movs	r3, #0
 800d900:	73fb      	strb	r3, [r7, #15]

  switch (hal_status)
 800d902:	79fb      	ldrb	r3, [r7, #7]
 800d904:	2b03      	cmp	r3, #3
 800d906:	d817      	bhi.n	800d938 <USBD_Get_USB_Status+0x44>
 800d908:	a201      	add	r2, pc, #4	@ (adr r2, 800d910 <USBD_Get_USB_Status+0x1c>)
 800d90a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800d90e:	bf00      	nop
 800d910:	0800d921 	.word	0x0800d921
 800d914:	0800d927 	.word	0x0800d927
 800d918:	0800d92d 	.word	0x0800d92d
 800d91c:	0800d933 	.word	0x0800d933
  {
    case HAL_OK :
      usb_status = USBD_OK;
 800d920:	2300      	movs	r3, #0
 800d922:	73fb      	strb	r3, [r7, #15]
    break;
 800d924:	e00b      	b.n	800d93e <USBD_Get_USB_Status+0x4a>
    case HAL_ERROR :
      usb_status = USBD_FAIL;
 800d926:	2303      	movs	r3, #3
 800d928:	73fb      	strb	r3, [r7, #15]
    break;
 800d92a:	e008      	b.n	800d93e <USBD_Get_USB_Status+0x4a>
    case HAL_BUSY :
      usb_status = USBD_BUSY;
 800d92c:	2301      	movs	r3, #1
 800d92e:	73fb      	strb	r3, [r7, #15]
    break;
 800d930:	e005      	b.n	800d93e <USBD_Get_USB_Status+0x4a>
    case HAL_TIMEOUT :
      usb_status = USBD_FAIL;
 800d932:	2303      	movs	r3, #3
 800d934:	73fb      	strb	r3, [r7, #15]
    break;
 800d936:	e002      	b.n	800d93e <USBD_Get_USB_Status+0x4a>
    default :
      usb_status = USBD_FAIL;
 800d938:	2303      	movs	r3, #3
 800d93a:	73fb      	strb	r3, [r7, #15]
    break;
 800d93c:	bf00      	nop
  }
  return usb_status;
 800d93e:	7bfb      	ldrb	r3, [r7, #15]
}
 800d940:	4618      	mov	r0, r3
 800d942:	3714      	adds	r7, #20
 800d944:	46bd      	mov	sp, r7
 800d946:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d94a:	4770      	bx	lr

0800d94c <arm_copy_f32>:
 800d94c:	b4f0      	push	{r4, r5, r6, r7}
 800d94e:	0897      	lsrs	r7, r2, #2
 800d950:	d01e      	beq.n	800d990 <arm_copy_f32+0x44>
 800d952:	f100 0410 	add.w	r4, r0, #16
 800d956:	f101 0310 	add.w	r3, r1, #16
 800d95a:	463d      	mov	r5, r7
 800d95c:	f854 6c10 	ldr.w	r6, [r4, #-16]
 800d960:	f843 6c10 	str.w	r6, [r3, #-16]
 800d964:	f854 6c0c 	ldr.w	r6, [r4, #-12]
 800d968:	f843 6c0c 	str.w	r6, [r3, #-12]
 800d96c:	f854 6c08 	ldr.w	r6, [r4, #-8]
 800d970:	f843 6c08 	str.w	r6, [r3, #-8]
 800d974:	f854 6c04 	ldr.w	r6, [r4, #-4]
 800d978:	f843 6c04 	str.w	r6, [r3, #-4]
 800d97c:	3d01      	subs	r5, #1
 800d97e:	f104 0410 	add.w	r4, r4, #16
 800d982:	f103 0310 	add.w	r3, r3, #16
 800d986:	d1e9      	bne.n	800d95c <arm_copy_f32+0x10>
 800d988:	eb00 1007 	add.w	r0, r0, r7, lsl #4
 800d98c:	eb01 1107 	add.w	r1, r1, r7, lsl #4
 800d990:	f012 0203 	ands.w	r2, r2, #3
 800d994:	d009      	beq.n	800d9aa <arm_copy_f32+0x5e>
 800d996:	6803      	ldr	r3, [r0, #0]
 800d998:	600b      	str	r3, [r1, #0]
 800d99a:	3a01      	subs	r2, #1
 800d99c:	d005      	beq.n	800d9aa <arm_copy_f32+0x5e>
 800d99e:	6843      	ldr	r3, [r0, #4]
 800d9a0:	604b      	str	r3, [r1, #4]
 800d9a2:	2a01      	cmp	r2, #1
 800d9a4:	bf1c      	itt	ne
 800d9a6:	6883      	ldrne	r3, [r0, #8]
 800d9a8:	608b      	strne	r3, [r1, #8]
 800d9aa:	bcf0      	pop	{r4, r5, r6, r7}
 800d9ac:	4770      	bx	lr
 800d9ae:	bf00      	nop

0800d9b0 <arm_std_f32>:
 800d9b0:	b510      	push	{r4, lr}
 800d9b2:	ed2d 8b02 	vpush	{d8}
 800d9b6:	b082      	sub	sp, #8
 800d9b8:	4614      	mov	r4, r2
 800d9ba:	aa01      	add	r2, sp, #4
 800d9bc:	f000 f8e4 	bl	800db88 <arm_var_f32>
 800d9c0:	ed9d 0a01 	vldr	s0, [sp, #4]
 800d9c4:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 800d9c8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9cc:	db0c      	blt.n	800d9e8 <arm_std_f32+0x38>
 800d9ce:	eeb5 0a40 	vcmp.f32	s0, #0.0
 800d9d2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800d9d6:	eeb1 8ac0 	vsqrt.f32	s16, s0
 800d9da:	d408      	bmi.n	800d9ee <arm_std_f32+0x3e>
 800d9dc:	ed84 8a00 	vstr	s16, [r4]
 800d9e0:	b002      	add	sp, #8
 800d9e2:	ecbd 8b02 	vpop	{d8}
 800d9e6:	bd10      	pop	{r4, pc}
 800d9e8:	2300      	movs	r3, #0
 800d9ea:	6023      	str	r3, [r4, #0]
 800d9ec:	e7f8      	b.n	800d9e0 <arm_std_f32+0x30>
 800d9ee:	f005 fa37 	bl	8012e60 <sqrtf>
 800d9f2:	e7f3      	b.n	800d9dc <arm_std_f32+0x2c>

0800d9f4 <arm_mean_f32>:
 800d9f4:	b430      	push	{r4, r5}
 800d9f6:	088d      	lsrs	r5, r1, #2
 800d9f8:	eddf 7a1c 	vldr	s15, [pc, #112]	@ 800da6c <arm_mean_f32+0x78>
 800d9fc:	d018      	beq.n	800da30 <arm_mean_f32+0x3c>
 800d9fe:	f100 0310 	add.w	r3, r0, #16
 800da02:	462c      	mov	r4, r5
 800da04:	ed53 5a04 	vldr	s11, [r3, #-16]
 800da08:	ed13 6a03 	vldr	s12, [r3, #-12]
 800da0c:	ed53 6a02 	vldr	s13, [r3, #-8]
 800da10:	ed13 7a01 	vldr	s14, [r3, #-4]
 800da14:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800da18:	3c01      	subs	r4, #1
 800da1a:	ee77 7a86 	vadd.f32	s15, s15, s12
 800da1e:	f103 0310 	add.w	r3, r3, #16
 800da22:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800da26:	ee77 7a87 	vadd.f32	s15, s15, s14
 800da2a:	d1eb      	bne.n	800da04 <arm_mean_f32+0x10>
 800da2c:	eb00 1005 	add.w	r0, r0, r5, lsl #4
 800da30:	f011 0303 	ands.w	r3, r1, #3
 800da34:	d00f      	beq.n	800da56 <arm_mean_f32+0x62>
 800da36:	ed90 7a00 	vldr	s14, [r0]
 800da3a:	3b01      	subs	r3, #1
 800da3c:	ee77 7a87 	vadd.f32	s15, s15, s14
 800da40:	d009      	beq.n	800da56 <arm_mean_f32+0x62>
 800da42:	ed90 7a01 	vldr	s14, [r0, #4]
 800da46:	2b01      	cmp	r3, #1
 800da48:	ee77 7a87 	vadd.f32	s15, s15, s14
 800da4c:	bf1c      	itt	ne
 800da4e:	ed90 7a02 	vldrne	s14, [r0, #8]
 800da52:	ee77 7a87 	vaddne.f32	s15, s15, s14
 800da56:	ee07 1a10 	vmov	s14, r1
 800da5a:	eeb8 7a47 	vcvt.f32.u32	s14, s14
 800da5e:	bc30      	pop	{r4, r5}
 800da60:	eec7 6a87 	vdiv.f32	s13, s15, s14
 800da64:	edc2 6a00 	vstr	s13, [r2]
 800da68:	4770      	bx	lr
 800da6a:	bf00      	nop
 800da6c:	00000000 	.word	0x00000000

0800da70 <arm_scale_f32>:
 800da70:	b470      	push	{r4, r5, r6}
 800da72:	0896      	lsrs	r6, r2, #2
 800da74:	d026      	beq.n	800dac4 <arm_scale_f32+0x54>
 800da76:	f100 0410 	add.w	r4, r0, #16
 800da7a:	f101 0310 	add.w	r3, r1, #16
 800da7e:	4635      	mov	r5, r6
 800da80:	ed14 6a03 	vldr	s12, [r4, #-12]
 800da84:	ed54 6a02 	vldr	s13, [r4, #-8]
 800da88:	ed14 7a01 	vldr	s14, [r4, #-4]
 800da8c:	ed54 7a04 	vldr	s15, [r4, #-16]
 800da90:	ee20 6a06 	vmul.f32	s12, s0, s12
 800da94:	ee60 6a26 	vmul.f32	s13, s0, s13
 800da98:	ee20 7a07 	vmul.f32	s14, s0, s14
 800da9c:	ee67 7a80 	vmul.f32	s15, s15, s0
 800daa0:	3d01      	subs	r5, #1
 800daa2:	ed03 6a03 	vstr	s12, [r3, #-12]
 800daa6:	ed43 6a02 	vstr	s13, [r3, #-8]
 800daaa:	ed03 7a01 	vstr	s14, [r3, #-4]
 800daae:	ed43 7a04 	vstr	s15, [r3, #-16]
 800dab2:	f104 0410 	add.w	r4, r4, #16
 800dab6:	f103 0310 	add.w	r3, r3, #16
 800daba:	d1e1      	bne.n	800da80 <arm_scale_f32+0x10>
 800dabc:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 800dac0:	eb01 1106 	add.w	r1, r1, r6, lsl #4
 800dac4:	f012 0203 	ands.w	r2, r2, #3
 800dac8:	d015      	beq.n	800daf6 <arm_scale_f32+0x86>
 800daca:	edd0 7a00 	vldr	s15, [r0]
 800dace:	ee67 7a80 	vmul.f32	s15, s15, s0
 800dad2:	3a01      	subs	r2, #1
 800dad4:	edc1 7a00 	vstr	s15, [r1]
 800dad8:	d00d      	beq.n	800daf6 <arm_scale_f32+0x86>
 800dada:	edd0 7a01 	vldr	s15, [r0, #4]
 800dade:	ee67 7a80 	vmul.f32	s15, s15, s0
 800dae2:	2a01      	cmp	r2, #1
 800dae4:	edc1 7a01 	vstr	s15, [r1, #4]
 800dae8:	d005      	beq.n	800daf6 <arm_scale_f32+0x86>
 800daea:	edd0 7a02 	vldr	s15, [r0, #8]
 800daee:	ee27 0a80 	vmul.f32	s0, s15, s0
 800daf2:	ed81 0a02 	vstr	s0, [r1, #8]
 800daf6:	bc70      	pop	{r4, r5, r6}
 800daf8:	4770      	bx	lr
 800dafa:	bf00      	nop

0800dafc <arm_offset_f32>:
 800dafc:	b470      	push	{r4, r5, r6}
 800dafe:	0896      	lsrs	r6, r2, #2
 800db00:	d026      	beq.n	800db50 <arm_offset_f32+0x54>
 800db02:	f100 0410 	add.w	r4, r0, #16
 800db06:	f101 0310 	add.w	r3, r1, #16
 800db0a:	4635      	mov	r5, r6
 800db0c:	ed54 7a04 	vldr	s15, [r4, #-16]
 800db10:	ee77 7a80 	vadd.f32	s15, s15, s0
 800db14:	3d01      	subs	r5, #1
 800db16:	ed43 7a04 	vstr	s15, [r3, #-16]
 800db1a:	ed54 7a03 	vldr	s15, [r4, #-12]
 800db1e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800db22:	f104 0410 	add.w	r4, r4, #16
 800db26:	ed43 7a03 	vstr	s15, [r3, #-12]
 800db2a:	ed54 7a06 	vldr	s15, [r4, #-24]	@ 0xffffffe8
 800db2e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800db32:	f103 0310 	add.w	r3, r3, #16
 800db36:	ed43 7a06 	vstr	s15, [r3, #-24]	@ 0xffffffe8
 800db3a:	ed54 7a05 	vldr	s15, [r4, #-20]	@ 0xffffffec
 800db3e:	ee77 7a80 	vadd.f32	s15, s15, s0
 800db42:	ed43 7a05 	vstr	s15, [r3, #-20]	@ 0xffffffec
 800db46:	d1e1      	bne.n	800db0c <arm_offset_f32+0x10>
 800db48:	eb00 1006 	add.w	r0, r0, r6, lsl #4
 800db4c:	eb01 1106 	add.w	r1, r1, r6, lsl #4
 800db50:	f012 0203 	ands.w	r2, r2, #3
 800db54:	d015      	beq.n	800db82 <arm_offset_f32+0x86>
 800db56:	edd0 7a00 	vldr	s15, [r0]
 800db5a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800db5e:	3a01      	subs	r2, #1
 800db60:	edc1 7a00 	vstr	s15, [r1]
 800db64:	d00d      	beq.n	800db82 <arm_offset_f32+0x86>
 800db66:	edd0 7a01 	vldr	s15, [r0, #4]
 800db6a:	ee77 7a80 	vadd.f32	s15, s15, s0
 800db6e:	2a01      	cmp	r2, #1
 800db70:	edc1 7a01 	vstr	s15, [r1, #4]
 800db74:	d005      	beq.n	800db82 <arm_offset_f32+0x86>
 800db76:	edd0 7a02 	vldr	s15, [r0, #8]
 800db7a:	ee37 0a80 	vadd.f32	s0, s15, s0
 800db7e:	ed81 0a02 	vstr	s0, [r1, #8]
 800db82:	bc70      	pop	{r4, r5, r6}
 800db84:	4770      	bx	lr
 800db86:	bf00      	nop

0800db88 <arm_var_f32>:
 800db88:	2901      	cmp	r1, #1
 800db8a:	f240 809a 	bls.w	800dcc2 <arm_var_f32+0x13a>
 800db8e:	b4f0      	push	{r4, r5, r6, r7}
 800db90:	088d      	lsrs	r5, r1, #2
 800db92:	f000 80a0 	beq.w	800dcd6 <arm_var_f32+0x14e>
 800db96:	f100 0310 	add.w	r3, r0, #16
 800db9a:	eddf 7a51 	vldr	s15, [pc, #324]	@ 800dce0 <arm_var_f32+0x158>
 800db9e:	461c      	mov	r4, r3
 800dba0:	462e      	mov	r6, r5
 800dba2:	ed54 5a04 	vldr	s11, [r4, #-16]
 800dba6:	ed14 6a03 	vldr	s12, [r4, #-12]
 800dbaa:	ed54 6a02 	vldr	s13, [r4, #-8]
 800dbae:	ed14 7a01 	vldr	s14, [r4, #-4]
 800dbb2:	ee77 7aa5 	vadd.f32	s15, s15, s11
 800dbb6:	3e01      	subs	r6, #1
 800dbb8:	ee77 7a86 	vadd.f32	s15, s15, s12
 800dbbc:	f104 0410 	add.w	r4, r4, #16
 800dbc0:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dbc4:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dbc8:	d1eb      	bne.n	800dba2 <arm_var_f32+0x1a>
 800dbca:	f011 0403 	ands.w	r4, r1, #3
 800dbce:	ea4f 1705 	mov.w	r7, r5, lsl #4
 800dbd2:	eb00 1605 	add.w	r6, r0, r5, lsl #4
 800dbd6:	d077      	beq.n	800dcc8 <arm_var_f32+0x140>
 800dbd8:	ed96 7a00 	vldr	s14, [r6]
 800dbdc:	1e63      	subs	r3, r4, #1
 800dbde:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dbe2:	d063      	beq.n	800dcac <arm_var_f32+0x124>
 800dbe4:	ed96 7a01 	vldr	s14, [r6, #4]
 800dbe8:	2b01      	cmp	r3, #1
 800dbea:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dbee:	d05d      	beq.n	800dcac <arm_var_f32+0x124>
 800dbf0:	ed96 7a02 	vldr	s14, [r6, #8]
 800dbf4:	ee06 1a90 	vmov	s13, r1
 800dbf8:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dbfc:	eef8 4a66 	vcvt.f32.u32	s9, s13
 800dc00:	ee87 5aa4 	vdiv.f32	s10, s15, s9
 800dc04:	2d00      	cmp	r5, #0
 800dc06:	d059      	beq.n	800dcbc <arm_var_f32+0x134>
 800dc08:	f100 0310 	add.w	r3, r0, #16
 800dc0c:	012f      	lsls	r7, r5, #4
 800dc0e:	4629      	mov	r1, r5
 800dc10:	eddf 7a33 	vldr	s15, [pc, #204]	@ 800dce0 <arm_var_f32+0x158>
 800dc14:	ed13 6a04 	vldr	s12, [r3, #-16]
 800dc18:	ed53 6a03 	vldr	s13, [r3, #-12]
 800dc1c:	ed13 7a02 	vldr	s14, [r3, #-8]
 800dc20:	ed53 5a01 	vldr	s11, [r3, #-4]
 800dc24:	ee36 6a45 	vsub.f32	s12, s12, s10
 800dc28:	ee76 6ac5 	vsub.f32	s13, s13, s10
 800dc2c:	ee26 6a06 	vmul.f32	s12, s12, s12
 800dc30:	ee66 6aa6 	vmul.f32	s13, s13, s13
 800dc34:	ee36 6a27 	vadd.f32	s12, s12, s15
 800dc38:	ee77 7a45 	vsub.f32	s15, s14, s10
 800dc3c:	ee76 6a86 	vadd.f32	s13, s13, s12
 800dc40:	ee67 7aa7 	vmul.f32	s15, s15, s15
 800dc44:	ee35 6ac5 	vsub.f32	s12, s11, s10
 800dc48:	ee77 7aa6 	vadd.f32	s15, s15, s13
 800dc4c:	ee26 6a06 	vmul.f32	s12, s12, s12
 800dc50:	3901      	subs	r1, #1
 800dc52:	ee76 7a27 	vadd.f32	s15, s12, s15
 800dc56:	f103 0310 	add.w	r3, r3, #16
 800dc5a:	d1db      	bne.n	800dc14 <arm_var_f32+0x8c>
 800dc5c:	4438      	add	r0, r7
 800dc5e:	b1dc      	cbz	r4, 800dc98 <arm_var_f32+0x110>
 800dc60:	1e63      	subs	r3, r4, #1
 800dc62:	ed90 7a00 	vldr	s14, [r0]
 800dc66:	ee37 7a45 	vsub.f32	s14, s14, s10
 800dc6a:	ee27 7a07 	vmul.f32	s14, s14, s14
 800dc6e:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dc72:	b18b      	cbz	r3, 800dc98 <arm_var_f32+0x110>
 800dc74:	ed90 7a01 	vldr	s14, [r0, #4]
 800dc78:	ee37 7a45 	vsub.f32	s14, s14, s10
 800dc7c:	2b01      	cmp	r3, #1
 800dc7e:	ee27 7a07 	vmul.f32	s14, s14, s14
 800dc82:	ee77 7a87 	vadd.f32	s15, s15, s14
 800dc86:	d007      	beq.n	800dc98 <arm_var_f32+0x110>
 800dc88:	ed90 7a02 	vldr	s14, [r0, #8]
 800dc8c:	ee37 5a45 	vsub.f32	s10, s14, s10
 800dc90:	ee25 5a05 	vmul.f32	s10, s10, s10
 800dc94:	ee77 7a85 	vadd.f32	s15, s15, s10
 800dc98:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800dc9c:	ee74 4ac7 	vsub.f32	s9, s9, s14
 800dca0:	bcf0      	pop	{r4, r5, r6, r7}
 800dca2:	ee87 7aa4 	vdiv.f32	s14, s15, s9
 800dca6:	ed82 7a00 	vstr	s14, [r2]
 800dcaa:	4770      	bx	lr
 800dcac:	ee07 1a10 	vmov	s14, r1
 800dcb0:	eef8 4a47 	vcvt.f32.u32	s9, s14
 800dcb4:	ee87 5aa4 	vdiv.f32	s10, s15, s9
 800dcb8:	2d00      	cmp	r5, #0
 800dcba:	d1a5      	bne.n	800dc08 <arm_var_f32+0x80>
 800dcbc:	eddf 7a08 	vldr	s15, [pc, #32]	@ 800dce0 <arm_var_f32+0x158>
 800dcc0:	e7cf      	b.n	800dc62 <arm_var_f32+0xda>
 800dcc2:	2300      	movs	r3, #0
 800dcc4:	6013      	str	r3, [r2, #0]
 800dcc6:	4770      	bx	lr
 800dcc8:	ee07 1a10 	vmov	s14, r1
 800dccc:	eef8 4a47 	vcvt.f32.u32	s9, s14
 800dcd0:	ee87 5aa4 	vdiv.f32	s10, s15, s9
 800dcd4:	e79b      	b.n	800dc0e <arm_var_f32+0x86>
 800dcd6:	eddf 7a02 	vldr	s15, [pc, #8]	@ 800dce0 <arm_var_f32+0x158>
 800dcda:	4606      	mov	r6, r0
 800dcdc:	460c      	mov	r4, r1
 800dcde:	e77b      	b.n	800dbd8 <arm_var_f32+0x50>
 800dce0:	00000000 	.word	0x00000000

0800dce4 <atof>:
 800dce4:	2100      	movs	r1, #0
 800dce6:	f000 be3d 	b.w	800e964 <strtod>

0800dcea <atoi>:
 800dcea:	220a      	movs	r2, #10
 800dcec:	2100      	movs	r1, #0
 800dcee:	f000 bec1 	b.w	800ea74 <strtol>
	...

0800dcf4 <srand>:
 800dcf4:	b538      	push	{r3, r4, r5, lr}
 800dcf6:	4b10      	ldr	r3, [pc, #64]	@ (800dd38 <srand+0x44>)
 800dcf8:	681d      	ldr	r5, [r3, #0]
 800dcfa:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800dcfc:	4604      	mov	r4, r0
 800dcfe:	b9b3      	cbnz	r3, 800dd2e <srand+0x3a>
 800dd00:	2018      	movs	r0, #24
 800dd02:	f003 f9fd 	bl	8011100 <malloc>
 800dd06:	4602      	mov	r2, r0
 800dd08:	6328      	str	r0, [r5, #48]	@ 0x30
 800dd0a:	b920      	cbnz	r0, 800dd16 <srand+0x22>
 800dd0c:	4b0b      	ldr	r3, [pc, #44]	@ (800dd3c <srand+0x48>)
 800dd0e:	480c      	ldr	r0, [pc, #48]	@ (800dd40 <srand+0x4c>)
 800dd10:	2146      	movs	r1, #70	@ 0x46
 800dd12:	f001 fffb 	bl	800fd0c <__assert_func>
 800dd16:	490b      	ldr	r1, [pc, #44]	@ (800dd44 <srand+0x50>)
 800dd18:	4b0b      	ldr	r3, [pc, #44]	@ (800dd48 <srand+0x54>)
 800dd1a:	e9c0 1300 	strd	r1, r3, [r0]
 800dd1e:	4b0b      	ldr	r3, [pc, #44]	@ (800dd4c <srand+0x58>)
 800dd20:	6083      	str	r3, [r0, #8]
 800dd22:	230b      	movs	r3, #11
 800dd24:	8183      	strh	r3, [r0, #12]
 800dd26:	2100      	movs	r1, #0
 800dd28:	2001      	movs	r0, #1
 800dd2a:	e9c2 0104 	strd	r0, r1, [r2, #16]
 800dd2e:	6b2b      	ldr	r3, [r5, #48]	@ 0x30
 800dd30:	2200      	movs	r2, #0
 800dd32:	611c      	str	r4, [r3, #16]
 800dd34:	615a      	str	r2, [r3, #20]
 800dd36:	bd38      	pop	{r3, r4, r5, pc}
 800dd38:	20000280 	.word	0x20000280
 800dd3c:	0806d1ac 	.word	0x0806d1ac
 800dd40:	0806d1c3 	.word	0x0806d1c3
 800dd44:	abcd330e 	.word	0xabcd330e
 800dd48:	e66d1234 	.word	0xe66d1234
 800dd4c:	0005deec 	.word	0x0005deec

0800dd50 <sulp>:
 800dd50:	b570      	push	{r4, r5, r6, lr}
 800dd52:	4604      	mov	r4, r0
 800dd54:	460d      	mov	r5, r1
 800dd56:	ec45 4b10 	vmov	d0, r4, r5
 800dd5a:	4616      	mov	r6, r2
 800dd5c:	f003 fe04 	bl	8011968 <__ulp>
 800dd60:	ec51 0b10 	vmov	r0, r1, d0
 800dd64:	b17e      	cbz	r6, 800dd86 <sulp+0x36>
 800dd66:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800dd6a:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800dd6e:	2b00      	cmp	r3, #0
 800dd70:	dd09      	ble.n	800dd86 <sulp+0x36>
 800dd72:	051b      	lsls	r3, r3, #20
 800dd74:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 800dd78:	2400      	movs	r4, #0
 800dd7a:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 800dd7e:	4622      	mov	r2, r4
 800dd80:	462b      	mov	r3, r5
 800dd82:	f7f2 fc49 	bl	8000618 <__aeabi_dmul>
 800dd86:	ec41 0b10 	vmov	d0, r0, r1
 800dd8a:	bd70      	pop	{r4, r5, r6, pc}
 800dd8c:	0000      	movs	r0, r0
	...

0800dd90 <_strtod_l>:
 800dd90:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800dd94:	b09f      	sub	sp, #124	@ 0x7c
 800dd96:	460c      	mov	r4, r1
 800dd98:	9217      	str	r2, [sp, #92]	@ 0x5c
 800dd9a:	2200      	movs	r2, #0
 800dd9c:	921a      	str	r2, [sp, #104]	@ 0x68
 800dd9e:	9005      	str	r0, [sp, #20]
 800dda0:	f04f 0a00 	mov.w	sl, #0
 800dda4:	f04f 0b00 	mov.w	fp, #0
 800dda8:	460a      	mov	r2, r1
 800ddaa:	9219      	str	r2, [sp, #100]	@ 0x64
 800ddac:	7811      	ldrb	r1, [r2, #0]
 800ddae:	292b      	cmp	r1, #43	@ 0x2b
 800ddb0:	d04a      	beq.n	800de48 <_strtod_l+0xb8>
 800ddb2:	d838      	bhi.n	800de26 <_strtod_l+0x96>
 800ddb4:	290d      	cmp	r1, #13
 800ddb6:	d832      	bhi.n	800de1e <_strtod_l+0x8e>
 800ddb8:	2908      	cmp	r1, #8
 800ddba:	d832      	bhi.n	800de22 <_strtod_l+0x92>
 800ddbc:	2900      	cmp	r1, #0
 800ddbe:	d03b      	beq.n	800de38 <_strtod_l+0xa8>
 800ddc0:	2200      	movs	r2, #0
 800ddc2:	920e      	str	r2, [sp, #56]	@ 0x38
 800ddc4:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 800ddc6:	782a      	ldrb	r2, [r5, #0]
 800ddc8:	2a30      	cmp	r2, #48	@ 0x30
 800ddca:	f040 80b2 	bne.w	800df32 <_strtod_l+0x1a2>
 800ddce:	786a      	ldrb	r2, [r5, #1]
 800ddd0:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800ddd4:	2a58      	cmp	r2, #88	@ 0x58
 800ddd6:	d16e      	bne.n	800deb6 <_strtod_l+0x126>
 800ddd8:	9302      	str	r3, [sp, #8]
 800ddda:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800dddc:	9301      	str	r3, [sp, #4]
 800ddde:	ab1a      	add	r3, sp, #104	@ 0x68
 800dde0:	9300      	str	r3, [sp, #0]
 800dde2:	4a8f      	ldr	r2, [pc, #572]	@ (800e020 <_strtod_l+0x290>)
 800dde4:	9805      	ldr	r0, [sp, #20]
 800dde6:	ab1b      	add	r3, sp, #108	@ 0x6c
 800dde8:	a919      	add	r1, sp, #100	@ 0x64
 800ddea:	f002 feb7 	bl	8010b5c <__gethex>
 800ddee:	f010 060f 	ands.w	r6, r0, #15
 800ddf2:	4604      	mov	r4, r0
 800ddf4:	d005      	beq.n	800de02 <_strtod_l+0x72>
 800ddf6:	2e06      	cmp	r6, #6
 800ddf8:	d128      	bne.n	800de4c <_strtod_l+0xbc>
 800ddfa:	3501      	adds	r5, #1
 800ddfc:	2300      	movs	r3, #0
 800ddfe:	9519      	str	r5, [sp, #100]	@ 0x64
 800de00:	930e      	str	r3, [sp, #56]	@ 0x38
 800de02:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800de04:	2b00      	cmp	r3, #0
 800de06:	f040 858e 	bne.w	800e926 <_strtod_l+0xb96>
 800de0a:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 800de0c:	b1cb      	cbz	r3, 800de42 <_strtod_l+0xb2>
 800de0e:	4652      	mov	r2, sl
 800de10:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 800de14:	ec43 2b10 	vmov	d0, r2, r3
 800de18:	b01f      	add	sp, #124	@ 0x7c
 800de1a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800de1e:	2920      	cmp	r1, #32
 800de20:	d1ce      	bne.n	800ddc0 <_strtod_l+0x30>
 800de22:	3201      	adds	r2, #1
 800de24:	e7c1      	b.n	800ddaa <_strtod_l+0x1a>
 800de26:	292d      	cmp	r1, #45	@ 0x2d
 800de28:	d1ca      	bne.n	800ddc0 <_strtod_l+0x30>
 800de2a:	2101      	movs	r1, #1
 800de2c:	910e      	str	r1, [sp, #56]	@ 0x38
 800de2e:	1c51      	adds	r1, r2, #1
 800de30:	9119      	str	r1, [sp, #100]	@ 0x64
 800de32:	7852      	ldrb	r2, [r2, #1]
 800de34:	2a00      	cmp	r2, #0
 800de36:	d1c5      	bne.n	800ddc4 <_strtod_l+0x34>
 800de38:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 800de3a:	9419      	str	r4, [sp, #100]	@ 0x64
 800de3c:	2b00      	cmp	r3, #0
 800de3e:	f040 8570 	bne.w	800e922 <_strtod_l+0xb92>
 800de42:	4652      	mov	r2, sl
 800de44:	465b      	mov	r3, fp
 800de46:	e7e5      	b.n	800de14 <_strtod_l+0x84>
 800de48:	2100      	movs	r1, #0
 800de4a:	e7ef      	b.n	800de2c <_strtod_l+0x9c>
 800de4c:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800de4e:	b13a      	cbz	r2, 800de60 <_strtod_l+0xd0>
 800de50:	2135      	movs	r1, #53	@ 0x35
 800de52:	a81c      	add	r0, sp, #112	@ 0x70
 800de54:	f003 fe82 	bl	8011b5c <__copybits>
 800de58:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800de5a:	9805      	ldr	r0, [sp, #20]
 800de5c:	f003 fa58 	bl	8011310 <_Bfree>
 800de60:	3e01      	subs	r6, #1
 800de62:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 800de64:	2e04      	cmp	r6, #4
 800de66:	d806      	bhi.n	800de76 <_strtod_l+0xe6>
 800de68:	e8df f006 	tbb	[pc, r6]
 800de6c:	201d0314 	.word	0x201d0314
 800de70:	14          	.byte	0x14
 800de71:	00          	.byte	0x00
 800de72:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 800de76:	05e1      	lsls	r1, r4, #23
 800de78:	bf48      	it	mi
 800de7a:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 800de7e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800de82:	0d1b      	lsrs	r3, r3, #20
 800de84:	051b      	lsls	r3, r3, #20
 800de86:	2b00      	cmp	r3, #0
 800de88:	d1bb      	bne.n	800de02 <_strtod_l+0x72>
 800de8a:	f001 fef5 	bl	800fc78 <__errno>
 800de8e:	2322      	movs	r3, #34	@ 0x22
 800de90:	6003      	str	r3, [r0, #0]
 800de92:	e7b6      	b.n	800de02 <_strtod_l+0x72>
 800de94:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 800de98:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 800de9c:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 800dea0:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800dea4:	e7e7      	b.n	800de76 <_strtod_l+0xe6>
 800dea6:	f8df b180 	ldr.w	fp, [pc, #384]	@ 800e028 <_strtod_l+0x298>
 800deaa:	e7e4      	b.n	800de76 <_strtod_l+0xe6>
 800deac:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 800deb0:	f04f 3aff 	mov.w	sl, #4294967295
 800deb4:	e7df      	b.n	800de76 <_strtod_l+0xe6>
 800deb6:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800deb8:	1c5a      	adds	r2, r3, #1
 800deba:	9219      	str	r2, [sp, #100]	@ 0x64
 800debc:	785b      	ldrb	r3, [r3, #1]
 800debe:	2b30      	cmp	r3, #48	@ 0x30
 800dec0:	d0f9      	beq.n	800deb6 <_strtod_l+0x126>
 800dec2:	2b00      	cmp	r3, #0
 800dec4:	d09d      	beq.n	800de02 <_strtod_l+0x72>
 800dec6:	2301      	movs	r3, #1
 800dec8:	2700      	movs	r7, #0
 800deca:	9308      	str	r3, [sp, #32]
 800decc:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800dece:	930c      	str	r3, [sp, #48]	@ 0x30
 800ded0:	970b      	str	r7, [sp, #44]	@ 0x2c
 800ded2:	46b9      	mov	r9, r7
 800ded4:	220a      	movs	r2, #10
 800ded6:	9819      	ldr	r0, [sp, #100]	@ 0x64
 800ded8:	7805      	ldrb	r5, [r0, #0]
 800deda:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 800dede:	b2d9      	uxtb	r1, r3
 800dee0:	2909      	cmp	r1, #9
 800dee2:	d928      	bls.n	800df36 <_strtod_l+0x1a6>
 800dee4:	494f      	ldr	r1, [pc, #316]	@ (800e024 <_strtod_l+0x294>)
 800dee6:	2201      	movs	r2, #1
 800dee8:	f001 fde5 	bl	800fab6 <strncmp>
 800deec:	2800      	cmp	r0, #0
 800deee:	d032      	beq.n	800df56 <_strtod_l+0x1c6>
 800def0:	2000      	movs	r0, #0
 800def2:	462a      	mov	r2, r5
 800def4:	900a      	str	r0, [sp, #40]	@ 0x28
 800def6:	464d      	mov	r5, r9
 800def8:	4603      	mov	r3, r0
 800defa:	2a65      	cmp	r2, #101	@ 0x65
 800defc:	d001      	beq.n	800df02 <_strtod_l+0x172>
 800defe:	2a45      	cmp	r2, #69	@ 0x45
 800df00:	d114      	bne.n	800df2c <_strtod_l+0x19c>
 800df02:	b91d      	cbnz	r5, 800df0c <_strtod_l+0x17c>
 800df04:	9a08      	ldr	r2, [sp, #32]
 800df06:	4302      	orrs	r2, r0
 800df08:	d096      	beq.n	800de38 <_strtod_l+0xa8>
 800df0a:	2500      	movs	r5, #0
 800df0c:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 800df0e:	1c62      	adds	r2, r4, #1
 800df10:	9219      	str	r2, [sp, #100]	@ 0x64
 800df12:	7862      	ldrb	r2, [r4, #1]
 800df14:	2a2b      	cmp	r2, #43	@ 0x2b
 800df16:	d07a      	beq.n	800e00e <_strtod_l+0x27e>
 800df18:	2a2d      	cmp	r2, #45	@ 0x2d
 800df1a:	d07e      	beq.n	800e01a <_strtod_l+0x28a>
 800df1c:	f04f 0c00 	mov.w	ip, #0
 800df20:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 800df24:	2909      	cmp	r1, #9
 800df26:	f240 8085 	bls.w	800e034 <_strtod_l+0x2a4>
 800df2a:	9419      	str	r4, [sp, #100]	@ 0x64
 800df2c:	f04f 0800 	mov.w	r8, #0
 800df30:	e0a5      	b.n	800e07e <_strtod_l+0x2ee>
 800df32:	2300      	movs	r3, #0
 800df34:	e7c8      	b.n	800dec8 <_strtod_l+0x138>
 800df36:	f1b9 0f08 	cmp.w	r9, #8
 800df3a:	bfd8      	it	le
 800df3c:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 800df3e:	f100 0001 	add.w	r0, r0, #1
 800df42:	bfda      	itte	le
 800df44:	fb02 3301 	mlale	r3, r2, r1, r3
 800df48:	930b      	strle	r3, [sp, #44]	@ 0x2c
 800df4a:	fb02 3707 	mlagt	r7, r2, r7, r3
 800df4e:	f109 0901 	add.w	r9, r9, #1
 800df52:	9019      	str	r0, [sp, #100]	@ 0x64
 800df54:	e7bf      	b.n	800ded6 <_strtod_l+0x146>
 800df56:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800df58:	1c5a      	adds	r2, r3, #1
 800df5a:	9219      	str	r2, [sp, #100]	@ 0x64
 800df5c:	785a      	ldrb	r2, [r3, #1]
 800df5e:	f1b9 0f00 	cmp.w	r9, #0
 800df62:	d03b      	beq.n	800dfdc <_strtod_l+0x24c>
 800df64:	900a      	str	r0, [sp, #40]	@ 0x28
 800df66:	464d      	mov	r5, r9
 800df68:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 800df6c:	2b09      	cmp	r3, #9
 800df6e:	d912      	bls.n	800df96 <_strtod_l+0x206>
 800df70:	2301      	movs	r3, #1
 800df72:	e7c2      	b.n	800defa <_strtod_l+0x16a>
 800df74:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800df76:	1c5a      	adds	r2, r3, #1
 800df78:	9219      	str	r2, [sp, #100]	@ 0x64
 800df7a:	785a      	ldrb	r2, [r3, #1]
 800df7c:	3001      	adds	r0, #1
 800df7e:	2a30      	cmp	r2, #48	@ 0x30
 800df80:	d0f8      	beq.n	800df74 <_strtod_l+0x1e4>
 800df82:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 800df86:	2b08      	cmp	r3, #8
 800df88:	f200 84d2 	bhi.w	800e930 <_strtod_l+0xba0>
 800df8c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800df8e:	900a      	str	r0, [sp, #40]	@ 0x28
 800df90:	2000      	movs	r0, #0
 800df92:	930c      	str	r3, [sp, #48]	@ 0x30
 800df94:	4605      	mov	r5, r0
 800df96:	3a30      	subs	r2, #48	@ 0x30
 800df98:	f100 0301 	add.w	r3, r0, #1
 800df9c:	d018      	beq.n	800dfd0 <_strtod_l+0x240>
 800df9e:	990a      	ldr	r1, [sp, #40]	@ 0x28
 800dfa0:	4419      	add	r1, r3
 800dfa2:	910a      	str	r1, [sp, #40]	@ 0x28
 800dfa4:	462e      	mov	r6, r5
 800dfa6:	f04f 0e0a 	mov.w	lr, #10
 800dfaa:	1c71      	adds	r1, r6, #1
 800dfac:	eba1 0c05 	sub.w	ip, r1, r5
 800dfb0:	4563      	cmp	r3, ip
 800dfb2:	dc15      	bgt.n	800dfe0 <_strtod_l+0x250>
 800dfb4:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 800dfb8:	182b      	adds	r3, r5, r0
 800dfba:	2b08      	cmp	r3, #8
 800dfbc:	f105 0501 	add.w	r5, r5, #1
 800dfc0:	4405      	add	r5, r0
 800dfc2:	dc1a      	bgt.n	800dffa <_strtod_l+0x26a>
 800dfc4:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800dfc6:	230a      	movs	r3, #10
 800dfc8:	fb03 2301 	mla	r3, r3, r1, r2
 800dfcc:	930b      	str	r3, [sp, #44]	@ 0x2c
 800dfce:	2300      	movs	r3, #0
 800dfd0:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800dfd2:	1c51      	adds	r1, r2, #1
 800dfd4:	9119      	str	r1, [sp, #100]	@ 0x64
 800dfd6:	7852      	ldrb	r2, [r2, #1]
 800dfd8:	4618      	mov	r0, r3
 800dfda:	e7c5      	b.n	800df68 <_strtod_l+0x1d8>
 800dfdc:	4648      	mov	r0, r9
 800dfde:	e7ce      	b.n	800df7e <_strtod_l+0x1ee>
 800dfe0:	2e08      	cmp	r6, #8
 800dfe2:	dc05      	bgt.n	800dff0 <_strtod_l+0x260>
 800dfe4:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 800dfe6:	fb0e f606 	mul.w	r6, lr, r6
 800dfea:	960b      	str	r6, [sp, #44]	@ 0x2c
 800dfec:	460e      	mov	r6, r1
 800dfee:	e7dc      	b.n	800dfaa <_strtod_l+0x21a>
 800dff0:	2910      	cmp	r1, #16
 800dff2:	bfd8      	it	le
 800dff4:	fb0e f707 	mulle.w	r7, lr, r7
 800dff8:	e7f8      	b.n	800dfec <_strtod_l+0x25c>
 800dffa:	2b0f      	cmp	r3, #15
 800dffc:	bfdc      	itt	le
 800dffe:	230a      	movle	r3, #10
 800e000:	fb03 2707 	mlale	r7, r3, r7, r2
 800e004:	e7e3      	b.n	800dfce <_strtod_l+0x23e>
 800e006:	2300      	movs	r3, #0
 800e008:	930a      	str	r3, [sp, #40]	@ 0x28
 800e00a:	2301      	movs	r3, #1
 800e00c:	e77a      	b.n	800df04 <_strtod_l+0x174>
 800e00e:	f04f 0c00 	mov.w	ip, #0
 800e012:	1ca2      	adds	r2, r4, #2
 800e014:	9219      	str	r2, [sp, #100]	@ 0x64
 800e016:	78a2      	ldrb	r2, [r4, #2]
 800e018:	e782      	b.n	800df20 <_strtod_l+0x190>
 800e01a:	f04f 0c01 	mov.w	ip, #1
 800e01e:	e7f8      	b.n	800e012 <_strtod_l+0x282>
 800e020:	0806d464 	.word	0x0806d464
 800e024:	0806d21b 	.word	0x0806d21b
 800e028:	7ff00000 	.word	0x7ff00000
 800e02c:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e02e:	1c51      	adds	r1, r2, #1
 800e030:	9119      	str	r1, [sp, #100]	@ 0x64
 800e032:	7852      	ldrb	r2, [r2, #1]
 800e034:	2a30      	cmp	r2, #48	@ 0x30
 800e036:	d0f9      	beq.n	800e02c <_strtod_l+0x29c>
 800e038:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 800e03c:	2908      	cmp	r1, #8
 800e03e:	f63f af75 	bhi.w	800df2c <_strtod_l+0x19c>
 800e042:	3a30      	subs	r2, #48	@ 0x30
 800e044:	9209      	str	r2, [sp, #36]	@ 0x24
 800e046:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e048:	920f      	str	r2, [sp, #60]	@ 0x3c
 800e04a:	f04f 080a 	mov.w	r8, #10
 800e04e:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 800e050:	1c56      	adds	r6, r2, #1
 800e052:	9619      	str	r6, [sp, #100]	@ 0x64
 800e054:	7852      	ldrb	r2, [r2, #1]
 800e056:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 800e05a:	f1be 0f09 	cmp.w	lr, #9
 800e05e:	d939      	bls.n	800e0d4 <_strtod_l+0x344>
 800e060:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 800e062:	1a76      	subs	r6, r6, r1
 800e064:	2e08      	cmp	r6, #8
 800e066:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 800e06a:	dc03      	bgt.n	800e074 <_strtod_l+0x2e4>
 800e06c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e06e:	4588      	cmp	r8, r1
 800e070:	bfa8      	it	ge
 800e072:	4688      	movge	r8, r1
 800e074:	f1bc 0f00 	cmp.w	ip, #0
 800e078:	d001      	beq.n	800e07e <_strtod_l+0x2ee>
 800e07a:	f1c8 0800 	rsb	r8, r8, #0
 800e07e:	2d00      	cmp	r5, #0
 800e080:	d14e      	bne.n	800e120 <_strtod_l+0x390>
 800e082:	9908      	ldr	r1, [sp, #32]
 800e084:	4308      	orrs	r0, r1
 800e086:	f47f aebc 	bne.w	800de02 <_strtod_l+0x72>
 800e08a:	2b00      	cmp	r3, #0
 800e08c:	f47f aed4 	bne.w	800de38 <_strtod_l+0xa8>
 800e090:	2a69      	cmp	r2, #105	@ 0x69
 800e092:	d028      	beq.n	800e0e6 <_strtod_l+0x356>
 800e094:	dc25      	bgt.n	800e0e2 <_strtod_l+0x352>
 800e096:	2a49      	cmp	r2, #73	@ 0x49
 800e098:	d025      	beq.n	800e0e6 <_strtod_l+0x356>
 800e09a:	2a4e      	cmp	r2, #78	@ 0x4e
 800e09c:	f47f aecc 	bne.w	800de38 <_strtod_l+0xa8>
 800e0a0:	499a      	ldr	r1, [pc, #616]	@ (800e30c <_strtod_l+0x57c>)
 800e0a2:	a819      	add	r0, sp, #100	@ 0x64
 800e0a4:	f002 ff7c 	bl	8010fa0 <__match>
 800e0a8:	2800      	cmp	r0, #0
 800e0aa:	f43f aec5 	beq.w	800de38 <_strtod_l+0xa8>
 800e0ae:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e0b0:	781b      	ldrb	r3, [r3, #0]
 800e0b2:	2b28      	cmp	r3, #40	@ 0x28
 800e0b4:	d12e      	bne.n	800e114 <_strtod_l+0x384>
 800e0b6:	4996      	ldr	r1, [pc, #600]	@ (800e310 <_strtod_l+0x580>)
 800e0b8:	aa1c      	add	r2, sp, #112	@ 0x70
 800e0ba:	a819      	add	r0, sp, #100	@ 0x64
 800e0bc:	f002 ff84 	bl	8010fc8 <__hexnan>
 800e0c0:	2805      	cmp	r0, #5
 800e0c2:	d127      	bne.n	800e114 <_strtod_l+0x384>
 800e0c4:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 800e0c6:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 800e0ca:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 800e0ce:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 800e0d2:	e696      	b.n	800de02 <_strtod_l+0x72>
 800e0d4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800e0d6:	fb08 2101 	mla	r1, r8, r1, r2
 800e0da:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 800e0de:	9209      	str	r2, [sp, #36]	@ 0x24
 800e0e0:	e7b5      	b.n	800e04e <_strtod_l+0x2be>
 800e0e2:	2a6e      	cmp	r2, #110	@ 0x6e
 800e0e4:	e7da      	b.n	800e09c <_strtod_l+0x30c>
 800e0e6:	498b      	ldr	r1, [pc, #556]	@ (800e314 <_strtod_l+0x584>)
 800e0e8:	a819      	add	r0, sp, #100	@ 0x64
 800e0ea:	f002 ff59 	bl	8010fa0 <__match>
 800e0ee:	2800      	cmp	r0, #0
 800e0f0:	f43f aea2 	beq.w	800de38 <_strtod_l+0xa8>
 800e0f4:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e0f6:	4988      	ldr	r1, [pc, #544]	@ (800e318 <_strtod_l+0x588>)
 800e0f8:	3b01      	subs	r3, #1
 800e0fa:	a819      	add	r0, sp, #100	@ 0x64
 800e0fc:	9319      	str	r3, [sp, #100]	@ 0x64
 800e0fe:	f002 ff4f 	bl	8010fa0 <__match>
 800e102:	b910      	cbnz	r0, 800e10a <_strtod_l+0x37a>
 800e104:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e106:	3301      	adds	r3, #1
 800e108:	9319      	str	r3, [sp, #100]	@ 0x64
 800e10a:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 800e328 <_strtod_l+0x598>
 800e10e:	f04f 0a00 	mov.w	sl, #0
 800e112:	e676      	b.n	800de02 <_strtod_l+0x72>
 800e114:	4881      	ldr	r0, [pc, #516]	@ (800e31c <_strtod_l+0x58c>)
 800e116:	f001 fdeb 	bl	800fcf0 <nan>
 800e11a:	ec5b ab10 	vmov	sl, fp, d0
 800e11e:	e670      	b.n	800de02 <_strtod_l+0x72>
 800e120:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e122:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 800e124:	eba8 0303 	sub.w	r3, r8, r3
 800e128:	f1b9 0f00 	cmp.w	r9, #0
 800e12c:	bf08      	it	eq
 800e12e:	46a9      	moveq	r9, r5
 800e130:	2d10      	cmp	r5, #16
 800e132:	9309      	str	r3, [sp, #36]	@ 0x24
 800e134:	462c      	mov	r4, r5
 800e136:	bfa8      	it	ge
 800e138:	2410      	movge	r4, #16
 800e13a:	f7f2 f9f3 	bl	8000524 <__aeabi_ui2d>
 800e13e:	2d09      	cmp	r5, #9
 800e140:	4682      	mov	sl, r0
 800e142:	468b      	mov	fp, r1
 800e144:	dc13      	bgt.n	800e16e <_strtod_l+0x3de>
 800e146:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e148:	2b00      	cmp	r3, #0
 800e14a:	f43f ae5a 	beq.w	800de02 <_strtod_l+0x72>
 800e14e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e150:	dd78      	ble.n	800e244 <_strtod_l+0x4b4>
 800e152:	2b16      	cmp	r3, #22
 800e154:	dc5f      	bgt.n	800e216 <_strtod_l+0x486>
 800e156:	4972      	ldr	r1, [pc, #456]	@ (800e320 <_strtod_l+0x590>)
 800e158:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e15c:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e160:	4652      	mov	r2, sl
 800e162:	465b      	mov	r3, fp
 800e164:	f7f2 fa58 	bl	8000618 <__aeabi_dmul>
 800e168:	4682      	mov	sl, r0
 800e16a:	468b      	mov	fp, r1
 800e16c:	e649      	b.n	800de02 <_strtod_l+0x72>
 800e16e:	4b6c      	ldr	r3, [pc, #432]	@ (800e320 <_strtod_l+0x590>)
 800e170:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800e174:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 800e178:	f7f2 fa4e 	bl	8000618 <__aeabi_dmul>
 800e17c:	4682      	mov	sl, r0
 800e17e:	4638      	mov	r0, r7
 800e180:	468b      	mov	fp, r1
 800e182:	f7f2 f9cf 	bl	8000524 <__aeabi_ui2d>
 800e186:	4602      	mov	r2, r0
 800e188:	460b      	mov	r3, r1
 800e18a:	4650      	mov	r0, sl
 800e18c:	4659      	mov	r1, fp
 800e18e:	f7f2 f88d 	bl	80002ac <__adddf3>
 800e192:	2d0f      	cmp	r5, #15
 800e194:	4682      	mov	sl, r0
 800e196:	468b      	mov	fp, r1
 800e198:	ddd5      	ble.n	800e146 <_strtod_l+0x3b6>
 800e19a:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e19c:	1b2c      	subs	r4, r5, r4
 800e19e:	441c      	add	r4, r3
 800e1a0:	2c00      	cmp	r4, #0
 800e1a2:	f340 8093 	ble.w	800e2cc <_strtod_l+0x53c>
 800e1a6:	f014 030f 	ands.w	r3, r4, #15
 800e1aa:	d00a      	beq.n	800e1c2 <_strtod_l+0x432>
 800e1ac:	495c      	ldr	r1, [pc, #368]	@ (800e320 <_strtod_l+0x590>)
 800e1ae:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 800e1b2:	4652      	mov	r2, sl
 800e1b4:	465b      	mov	r3, fp
 800e1b6:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e1ba:	f7f2 fa2d 	bl	8000618 <__aeabi_dmul>
 800e1be:	4682      	mov	sl, r0
 800e1c0:	468b      	mov	fp, r1
 800e1c2:	f034 040f 	bics.w	r4, r4, #15
 800e1c6:	d073      	beq.n	800e2b0 <_strtod_l+0x520>
 800e1c8:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 800e1cc:	dd49      	ble.n	800e262 <_strtod_l+0x4d2>
 800e1ce:	2400      	movs	r4, #0
 800e1d0:	46a0      	mov	r8, r4
 800e1d2:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e1d4:	46a1      	mov	r9, r4
 800e1d6:	9a05      	ldr	r2, [sp, #20]
 800e1d8:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 800e328 <_strtod_l+0x598>
 800e1dc:	2322      	movs	r3, #34	@ 0x22
 800e1de:	6013      	str	r3, [r2, #0]
 800e1e0:	f04f 0a00 	mov.w	sl, #0
 800e1e4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e1e6:	2b00      	cmp	r3, #0
 800e1e8:	f43f ae0b 	beq.w	800de02 <_strtod_l+0x72>
 800e1ec:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e1ee:	9805      	ldr	r0, [sp, #20]
 800e1f0:	f003 f88e 	bl	8011310 <_Bfree>
 800e1f4:	9805      	ldr	r0, [sp, #20]
 800e1f6:	4649      	mov	r1, r9
 800e1f8:	f003 f88a 	bl	8011310 <_Bfree>
 800e1fc:	9805      	ldr	r0, [sp, #20]
 800e1fe:	4641      	mov	r1, r8
 800e200:	f003 f886 	bl	8011310 <_Bfree>
 800e204:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800e206:	9805      	ldr	r0, [sp, #20]
 800e208:	f003 f882 	bl	8011310 <_Bfree>
 800e20c:	9805      	ldr	r0, [sp, #20]
 800e20e:	4621      	mov	r1, r4
 800e210:	f003 f87e 	bl	8011310 <_Bfree>
 800e214:	e5f5      	b.n	800de02 <_strtod_l+0x72>
 800e216:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e218:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 800e21c:	4293      	cmp	r3, r2
 800e21e:	dbbc      	blt.n	800e19a <_strtod_l+0x40a>
 800e220:	4c3f      	ldr	r4, [pc, #252]	@ (800e320 <_strtod_l+0x590>)
 800e222:	f1c5 050f 	rsb	r5, r5, #15
 800e226:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 800e22a:	4652      	mov	r2, sl
 800e22c:	465b      	mov	r3, fp
 800e22e:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e232:	f7f2 f9f1 	bl	8000618 <__aeabi_dmul>
 800e236:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e238:	1b5d      	subs	r5, r3, r5
 800e23a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 800e23e:	e9d4 2300 	ldrd	r2, r3, [r4]
 800e242:	e78f      	b.n	800e164 <_strtod_l+0x3d4>
 800e244:	3316      	adds	r3, #22
 800e246:	dba8      	blt.n	800e19a <_strtod_l+0x40a>
 800e248:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e24a:	eba3 0808 	sub.w	r8, r3, r8
 800e24e:	4b34      	ldr	r3, [pc, #208]	@ (800e320 <_strtod_l+0x590>)
 800e250:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 800e254:	e9d8 2300 	ldrd	r2, r3, [r8]
 800e258:	4650      	mov	r0, sl
 800e25a:	4659      	mov	r1, fp
 800e25c:	f7f2 fb06 	bl	800086c <__aeabi_ddiv>
 800e260:	e782      	b.n	800e168 <_strtod_l+0x3d8>
 800e262:	2300      	movs	r3, #0
 800e264:	4f2f      	ldr	r7, [pc, #188]	@ (800e324 <_strtod_l+0x594>)
 800e266:	1124      	asrs	r4, r4, #4
 800e268:	4650      	mov	r0, sl
 800e26a:	4659      	mov	r1, fp
 800e26c:	461e      	mov	r6, r3
 800e26e:	2c01      	cmp	r4, #1
 800e270:	dc21      	bgt.n	800e2b6 <_strtod_l+0x526>
 800e272:	b10b      	cbz	r3, 800e278 <_strtod_l+0x4e8>
 800e274:	4682      	mov	sl, r0
 800e276:	468b      	mov	fp, r1
 800e278:	492a      	ldr	r1, [pc, #168]	@ (800e324 <_strtod_l+0x594>)
 800e27a:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 800e27e:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 800e282:	4652      	mov	r2, sl
 800e284:	465b      	mov	r3, fp
 800e286:	e9d1 0100 	ldrd	r0, r1, [r1]
 800e28a:	f7f2 f9c5 	bl	8000618 <__aeabi_dmul>
 800e28e:	4b26      	ldr	r3, [pc, #152]	@ (800e328 <_strtod_l+0x598>)
 800e290:	460a      	mov	r2, r1
 800e292:	400b      	ands	r3, r1
 800e294:	4925      	ldr	r1, [pc, #148]	@ (800e32c <_strtod_l+0x59c>)
 800e296:	428b      	cmp	r3, r1
 800e298:	4682      	mov	sl, r0
 800e29a:	d898      	bhi.n	800e1ce <_strtod_l+0x43e>
 800e29c:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 800e2a0:	428b      	cmp	r3, r1
 800e2a2:	bf86      	itte	hi
 800e2a4:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 800e330 <_strtod_l+0x5a0>
 800e2a8:	f04f 3aff 	movhi.w	sl, #4294967295
 800e2ac:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 800e2b0:	2300      	movs	r3, #0
 800e2b2:	9308      	str	r3, [sp, #32]
 800e2b4:	e076      	b.n	800e3a4 <_strtod_l+0x614>
 800e2b6:	07e2      	lsls	r2, r4, #31
 800e2b8:	d504      	bpl.n	800e2c4 <_strtod_l+0x534>
 800e2ba:	e9d7 2300 	ldrd	r2, r3, [r7]
 800e2be:	f7f2 f9ab 	bl	8000618 <__aeabi_dmul>
 800e2c2:	2301      	movs	r3, #1
 800e2c4:	3601      	adds	r6, #1
 800e2c6:	1064      	asrs	r4, r4, #1
 800e2c8:	3708      	adds	r7, #8
 800e2ca:	e7d0      	b.n	800e26e <_strtod_l+0x4de>
 800e2cc:	d0f0      	beq.n	800e2b0 <_strtod_l+0x520>
 800e2ce:	4264      	negs	r4, r4
 800e2d0:	f014 020f 	ands.w	r2, r4, #15
 800e2d4:	d00a      	beq.n	800e2ec <_strtod_l+0x55c>
 800e2d6:	4b12      	ldr	r3, [pc, #72]	@ (800e320 <_strtod_l+0x590>)
 800e2d8:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800e2dc:	4650      	mov	r0, sl
 800e2de:	4659      	mov	r1, fp
 800e2e0:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e2e4:	f7f2 fac2 	bl	800086c <__aeabi_ddiv>
 800e2e8:	4682      	mov	sl, r0
 800e2ea:	468b      	mov	fp, r1
 800e2ec:	1124      	asrs	r4, r4, #4
 800e2ee:	d0df      	beq.n	800e2b0 <_strtod_l+0x520>
 800e2f0:	2c1f      	cmp	r4, #31
 800e2f2:	dd1f      	ble.n	800e334 <_strtod_l+0x5a4>
 800e2f4:	2400      	movs	r4, #0
 800e2f6:	46a0      	mov	r8, r4
 800e2f8:	940b      	str	r4, [sp, #44]	@ 0x2c
 800e2fa:	46a1      	mov	r9, r4
 800e2fc:	9a05      	ldr	r2, [sp, #20]
 800e2fe:	2322      	movs	r3, #34	@ 0x22
 800e300:	f04f 0a00 	mov.w	sl, #0
 800e304:	f04f 0b00 	mov.w	fp, #0
 800e308:	6013      	str	r3, [r2, #0]
 800e30a:	e76b      	b.n	800e1e4 <_strtod_l+0x454>
 800e30c:	0806d22a 	.word	0x0806d22a
 800e310:	0806d450 	.word	0x0806d450
 800e314:	0806d222 	.word	0x0806d222
 800e318:	0806d2f5 	.word	0x0806d2f5
 800e31c:	0806d2f1 	.word	0x0806d2f1
 800e320:	0806d5d8 	.word	0x0806d5d8
 800e324:	0806d5b0 	.word	0x0806d5b0
 800e328:	7ff00000 	.word	0x7ff00000
 800e32c:	7ca00000 	.word	0x7ca00000
 800e330:	7fefffff 	.word	0x7fefffff
 800e334:	f014 0310 	ands.w	r3, r4, #16
 800e338:	bf18      	it	ne
 800e33a:	236a      	movne	r3, #106	@ 0x6a
 800e33c:	4ea9      	ldr	r6, [pc, #676]	@ (800e5e4 <_strtod_l+0x854>)
 800e33e:	9308      	str	r3, [sp, #32]
 800e340:	4650      	mov	r0, sl
 800e342:	4659      	mov	r1, fp
 800e344:	2300      	movs	r3, #0
 800e346:	07e7      	lsls	r7, r4, #31
 800e348:	d504      	bpl.n	800e354 <_strtod_l+0x5c4>
 800e34a:	e9d6 2300 	ldrd	r2, r3, [r6]
 800e34e:	f7f2 f963 	bl	8000618 <__aeabi_dmul>
 800e352:	2301      	movs	r3, #1
 800e354:	1064      	asrs	r4, r4, #1
 800e356:	f106 0608 	add.w	r6, r6, #8
 800e35a:	d1f4      	bne.n	800e346 <_strtod_l+0x5b6>
 800e35c:	b10b      	cbz	r3, 800e362 <_strtod_l+0x5d2>
 800e35e:	4682      	mov	sl, r0
 800e360:	468b      	mov	fp, r1
 800e362:	9b08      	ldr	r3, [sp, #32]
 800e364:	b1b3      	cbz	r3, 800e394 <_strtod_l+0x604>
 800e366:	f3cb 520a 	ubfx	r2, fp, #20, #11
 800e36a:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 800e36e:	2b00      	cmp	r3, #0
 800e370:	4659      	mov	r1, fp
 800e372:	dd0f      	ble.n	800e394 <_strtod_l+0x604>
 800e374:	2b1f      	cmp	r3, #31
 800e376:	dd56      	ble.n	800e426 <_strtod_l+0x696>
 800e378:	2b34      	cmp	r3, #52	@ 0x34
 800e37a:	bfde      	ittt	le
 800e37c:	f04f 33ff 	movle.w	r3, #4294967295
 800e380:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 800e384:	4093      	lslle	r3, r2
 800e386:	f04f 0a00 	mov.w	sl, #0
 800e38a:	bfcc      	ite	gt
 800e38c:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 800e390:	ea03 0b01 	andle.w	fp, r3, r1
 800e394:	2200      	movs	r2, #0
 800e396:	2300      	movs	r3, #0
 800e398:	4650      	mov	r0, sl
 800e39a:	4659      	mov	r1, fp
 800e39c:	f7f2 fba4 	bl	8000ae8 <__aeabi_dcmpeq>
 800e3a0:	2800      	cmp	r0, #0
 800e3a2:	d1a7      	bne.n	800e2f4 <_strtod_l+0x564>
 800e3a4:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e3a6:	9300      	str	r3, [sp, #0]
 800e3a8:	990c      	ldr	r1, [sp, #48]	@ 0x30
 800e3aa:	9805      	ldr	r0, [sp, #20]
 800e3ac:	462b      	mov	r3, r5
 800e3ae:	464a      	mov	r2, r9
 800e3b0:	f003 f816 	bl	80113e0 <__s2b>
 800e3b4:	900b      	str	r0, [sp, #44]	@ 0x2c
 800e3b6:	2800      	cmp	r0, #0
 800e3b8:	f43f af09 	beq.w	800e1ce <_strtod_l+0x43e>
 800e3bc:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800e3be:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e3c0:	2a00      	cmp	r2, #0
 800e3c2:	eba3 0308 	sub.w	r3, r3, r8
 800e3c6:	bfa8      	it	ge
 800e3c8:	2300      	movge	r3, #0
 800e3ca:	9312      	str	r3, [sp, #72]	@ 0x48
 800e3cc:	2400      	movs	r4, #0
 800e3ce:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 800e3d2:	9316      	str	r3, [sp, #88]	@ 0x58
 800e3d4:	46a0      	mov	r8, r4
 800e3d6:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e3d8:	9805      	ldr	r0, [sp, #20]
 800e3da:	6859      	ldr	r1, [r3, #4]
 800e3dc:	f002 ff58 	bl	8011290 <_Balloc>
 800e3e0:	4681      	mov	r9, r0
 800e3e2:	2800      	cmp	r0, #0
 800e3e4:	f43f aef7 	beq.w	800e1d6 <_strtod_l+0x446>
 800e3e8:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800e3ea:	691a      	ldr	r2, [r3, #16]
 800e3ec:	3202      	adds	r2, #2
 800e3ee:	f103 010c 	add.w	r1, r3, #12
 800e3f2:	0092      	lsls	r2, r2, #2
 800e3f4:	300c      	adds	r0, #12
 800e3f6:	f001 fc6c 	bl	800fcd2 <memcpy>
 800e3fa:	ec4b ab10 	vmov	d0, sl, fp
 800e3fe:	9805      	ldr	r0, [sp, #20]
 800e400:	aa1c      	add	r2, sp, #112	@ 0x70
 800e402:	a91b      	add	r1, sp, #108	@ 0x6c
 800e404:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 800e408:	f003 fb1e 	bl	8011a48 <__d2b>
 800e40c:	901a      	str	r0, [sp, #104]	@ 0x68
 800e40e:	2800      	cmp	r0, #0
 800e410:	f43f aee1 	beq.w	800e1d6 <_strtod_l+0x446>
 800e414:	9805      	ldr	r0, [sp, #20]
 800e416:	2101      	movs	r1, #1
 800e418:	f003 f878 	bl	801150c <__i2b>
 800e41c:	4680      	mov	r8, r0
 800e41e:	b948      	cbnz	r0, 800e434 <_strtod_l+0x6a4>
 800e420:	f04f 0800 	mov.w	r8, #0
 800e424:	e6d7      	b.n	800e1d6 <_strtod_l+0x446>
 800e426:	f04f 32ff 	mov.w	r2, #4294967295
 800e42a:	fa02 f303 	lsl.w	r3, r2, r3
 800e42e:	ea03 0a0a 	and.w	sl, r3, sl
 800e432:	e7af      	b.n	800e394 <_strtod_l+0x604>
 800e434:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 800e436:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 800e438:	2d00      	cmp	r5, #0
 800e43a:	bfab      	itete	ge
 800e43c:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 800e43e:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 800e440:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 800e442:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 800e444:	bfac      	ite	ge
 800e446:	18ef      	addge	r7, r5, r3
 800e448:	1b5e      	sublt	r6, r3, r5
 800e44a:	9b08      	ldr	r3, [sp, #32]
 800e44c:	1aed      	subs	r5, r5, r3
 800e44e:	4415      	add	r5, r2
 800e450:	4b65      	ldr	r3, [pc, #404]	@ (800e5e8 <_strtod_l+0x858>)
 800e452:	3d01      	subs	r5, #1
 800e454:	429d      	cmp	r5, r3
 800e456:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 800e45a:	da50      	bge.n	800e4fe <_strtod_l+0x76e>
 800e45c:	1b5b      	subs	r3, r3, r5
 800e45e:	2b1f      	cmp	r3, #31
 800e460:	eba2 0203 	sub.w	r2, r2, r3
 800e464:	f04f 0101 	mov.w	r1, #1
 800e468:	dc3d      	bgt.n	800e4e6 <_strtod_l+0x756>
 800e46a:	fa01 f303 	lsl.w	r3, r1, r3
 800e46e:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e470:	2300      	movs	r3, #0
 800e472:	9310      	str	r3, [sp, #64]	@ 0x40
 800e474:	18bd      	adds	r5, r7, r2
 800e476:	9b08      	ldr	r3, [sp, #32]
 800e478:	42af      	cmp	r7, r5
 800e47a:	4416      	add	r6, r2
 800e47c:	441e      	add	r6, r3
 800e47e:	463b      	mov	r3, r7
 800e480:	bfa8      	it	ge
 800e482:	462b      	movge	r3, r5
 800e484:	42b3      	cmp	r3, r6
 800e486:	bfa8      	it	ge
 800e488:	4633      	movge	r3, r6
 800e48a:	2b00      	cmp	r3, #0
 800e48c:	bfc2      	ittt	gt
 800e48e:	1aed      	subgt	r5, r5, r3
 800e490:	1af6      	subgt	r6, r6, r3
 800e492:	1aff      	subgt	r7, r7, r3
 800e494:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 800e496:	2b00      	cmp	r3, #0
 800e498:	dd16      	ble.n	800e4c8 <_strtod_l+0x738>
 800e49a:	4641      	mov	r1, r8
 800e49c:	9805      	ldr	r0, [sp, #20]
 800e49e:	461a      	mov	r2, r3
 800e4a0:	f003 f8ec 	bl	801167c <__pow5mult>
 800e4a4:	4680      	mov	r8, r0
 800e4a6:	2800      	cmp	r0, #0
 800e4a8:	d0ba      	beq.n	800e420 <_strtod_l+0x690>
 800e4aa:	4601      	mov	r1, r0
 800e4ac:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 800e4ae:	9805      	ldr	r0, [sp, #20]
 800e4b0:	f003 f842 	bl	8011538 <__multiply>
 800e4b4:	900a      	str	r0, [sp, #40]	@ 0x28
 800e4b6:	2800      	cmp	r0, #0
 800e4b8:	f43f ae8d 	beq.w	800e1d6 <_strtod_l+0x446>
 800e4bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e4be:	9805      	ldr	r0, [sp, #20]
 800e4c0:	f002 ff26 	bl	8011310 <_Bfree>
 800e4c4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e4c6:	931a      	str	r3, [sp, #104]	@ 0x68
 800e4c8:	2d00      	cmp	r5, #0
 800e4ca:	dc1d      	bgt.n	800e508 <_strtod_l+0x778>
 800e4cc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800e4ce:	2b00      	cmp	r3, #0
 800e4d0:	dd23      	ble.n	800e51a <_strtod_l+0x78a>
 800e4d2:	4649      	mov	r1, r9
 800e4d4:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 800e4d6:	9805      	ldr	r0, [sp, #20]
 800e4d8:	f003 f8d0 	bl	801167c <__pow5mult>
 800e4dc:	4681      	mov	r9, r0
 800e4de:	b9e0      	cbnz	r0, 800e51a <_strtod_l+0x78a>
 800e4e0:	f04f 0900 	mov.w	r9, #0
 800e4e4:	e677      	b.n	800e1d6 <_strtod_l+0x446>
 800e4e6:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 800e4ea:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 800e4ee:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 800e4f2:	35e2      	adds	r5, #226	@ 0xe2
 800e4f4:	fa01 f305 	lsl.w	r3, r1, r5
 800e4f8:	9310      	str	r3, [sp, #64]	@ 0x40
 800e4fa:	9113      	str	r1, [sp, #76]	@ 0x4c
 800e4fc:	e7ba      	b.n	800e474 <_strtod_l+0x6e4>
 800e4fe:	2300      	movs	r3, #0
 800e500:	9310      	str	r3, [sp, #64]	@ 0x40
 800e502:	2301      	movs	r3, #1
 800e504:	9313      	str	r3, [sp, #76]	@ 0x4c
 800e506:	e7b5      	b.n	800e474 <_strtod_l+0x6e4>
 800e508:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e50a:	9805      	ldr	r0, [sp, #20]
 800e50c:	462a      	mov	r2, r5
 800e50e:	f003 f90f 	bl	8011730 <__lshift>
 800e512:	901a      	str	r0, [sp, #104]	@ 0x68
 800e514:	2800      	cmp	r0, #0
 800e516:	d1d9      	bne.n	800e4cc <_strtod_l+0x73c>
 800e518:	e65d      	b.n	800e1d6 <_strtod_l+0x446>
 800e51a:	2e00      	cmp	r6, #0
 800e51c:	dd07      	ble.n	800e52e <_strtod_l+0x79e>
 800e51e:	4649      	mov	r1, r9
 800e520:	9805      	ldr	r0, [sp, #20]
 800e522:	4632      	mov	r2, r6
 800e524:	f003 f904 	bl	8011730 <__lshift>
 800e528:	4681      	mov	r9, r0
 800e52a:	2800      	cmp	r0, #0
 800e52c:	d0d8      	beq.n	800e4e0 <_strtod_l+0x750>
 800e52e:	2f00      	cmp	r7, #0
 800e530:	dd08      	ble.n	800e544 <_strtod_l+0x7b4>
 800e532:	4641      	mov	r1, r8
 800e534:	9805      	ldr	r0, [sp, #20]
 800e536:	463a      	mov	r2, r7
 800e538:	f003 f8fa 	bl	8011730 <__lshift>
 800e53c:	4680      	mov	r8, r0
 800e53e:	2800      	cmp	r0, #0
 800e540:	f43f ae49 	beq.w	800e1d6 <_strtod_l+0x446>
 800e544:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e546:	9805      	ldr	r0, [sp, #20]
 800e548:	464a      	mov	r2, r9
 800e54a:	f003 f979 	bl	8011840 <__mdiff>
 800e54e:	4604      	mov	r4, r0
 800e550:	2800      	cmp	r0, #0
 800e552:	f43f ae40 	beq.w	800e1d6 <_strtod_l+0x446>
 800e556:	68c3      	ldr	r3, [r0, #12]
 800e558:	930f      	str	r3, [sp, #60]	@ 0x3c
 800e55a:	2300      	movs	r3, #0
 800e55c:	60c3      	str	r3, [r0, #12]
 800e55e:	4641      	mov	r1, r8
 800e560:	f003 f952 	bl	8011808 <__mcmp>
 800e564:	2800      	cmp	r0, #0
 800e566:	da45      	bge.n	800e5f4 <_strtod_l+0x864>
 800e568:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e56a:	ea53 030a 	orrs.w	r3, r3, sl
 800e56e:	d16b      	bne.n	800e648 <_strtod_l+0x8b8>
 800e570:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e574:	2b00      	cmp	r3, #0
 800e576:	d167      	bne.n	800e648 <_strtod_l+0x8b8>
 800e578:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e57c:	0d1b      	lsrs	r3, r3, #20
 800e57e:	051b      	lsls	r3, r3, #20
 800e580:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e584:	d960      	bls.n	800e648 <_strtod_l+0x8b8>
 800e586:	6963      	ldr	r3, [r4, #20]
 800e588:	b913      	cbnz	r3, 800e590 <_strtod_l+0x800>
 800e58a:	6923      	ldr	r3, [r4, #16]
 800e58c:	2b01      	cmp	r3, #1
 800e58e:	dd5b      	ble.n	800e648 <_strtod_l+0x8b8>
 800e590:	4621      	mov	r1, r4
 800e592:	2201      	movs	r2, #1
 800e594:	9805      	ldr	r0, [sp, #20]
 800e596:	f003 f8cb 	bl	8011730 <__lshift>
 800e59a:	4641      	mov	r1, r8
 800e59c:	4604      	mov	r4, r0
 800e59e:	f003 f933 	bl	8011808 <__mcmp>
 800e5a2:	2800      	cmp	r0, #0
 800e5a4:	dd50      	ble.n	800e648 <_strtod_l+0x8b8>
 800e5a6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e5aa:	9a08      	ldr	r2, [sp, #32]
 800e5ac:	0d1b      	lsrs	r3, r3, #20
 800e5ae:	051b      	lsls	r3, r3, #20
 800e5b0:	2a00      	cmp	r2, #0
 800e5b2:	d06a      	beq.n	800e68a <_strtod_l+0x8fa>
 800e5b4:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 800e5b8:	d867      	bhi.n	800e68a <_strtod_l+0x8fa>
 800e5ba:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 800e5be:	f67f ae9d 	bls.w	800e2fc <_strtod_l+0x56c>
 800e5c2:	4b0a      	ldr	r3, [pc, #40]	@ (800e5ec <_strtod_l+0x85c>)
 800e5c4:	4650      	mov	r0, sl
 800e5c6:	4659      	mov	r1, fp
 800e5c8:	2200      	movs	r2, #0
 800e5ca:	f7f2 f825 	bl	8000618 <__aeabi_dmul>
 800e5ce:	4b08      	ldr	r3, [pc, #32]	@ (800e5f0 <_strtod_l+0x860>)
 800e5d0:	400b      	ands	r3, r1
 800e5d2:	4682      	mov	sl, r0
 800e5d4:	468b      	mov	fp, r1
 800e5d6:	2b00      	cmp	r3, #0
 800e5d8:	f47f ae08 	bne.w	800e1ec <_strtod_l+0x45c>
 800e5dc:	9a05      	ldr	r2, [sp, #20]
 800e5de:	2322      	movs	r3, #34	@ 0x22
 800e5e0:	6013      	str	r3, [r2, #0]
 800e5e2:	e603      	b.n	800e1ec <_strtod_l+0x45c>
 800e5e4:	0806d478 	.word	0x0806d478
 800e5e8:	fffffc02 	.word	0xfffffc02
 800e5ec:	39500000 	.word	0x39500000
 800e5f0:	7ff00000 	.word	0x7ff00000
 800e5f4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e5f8:	d165      	bne.n	800e6c6 <_strtod_l+0x936>
 800e5fa:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 800e5fc:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800e600:	b35a      	cbz	r2, 800e65a <_strtod_l+0x8ca>
 800e602:	4a9f      	ldr	r2, [pc, #636]	@ (800e880 <_strtod_l+0xaf0>)
 800e604:	4293      	cmp	r3, r2
 800e606:	d12b      	bne.n	800e660 <_strtod_l+0x8d0>
 800e608:	9b08      	ldr	r3, [sp, #32]
 800e60a:	4651      	mov	r1, sl
 800e60c:	b303      	cbz	r3, 800e650 <_strtod_l+0x8c0>
 800e60e:	4b9d      	ldr	r3, [pc, #628]	@ (800e884 <_strtod_l+0xaf4>)
 800e610:	465a      	mov	r2, fp
 800e612:	4013      	ands	r3, r2
 800e614:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 800e618:	f04f 32ff 	mov.w	r2, #4294967295
 800e61c:	d81b      	bhi.n	800e656 <_strtod_l+0x8c6>
 800e61e:	0d1b      	lsrs	r3, r3, #20
 800e620:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 800e624:	fa02 f303 	lsl.w	r3, r2, r3
 800e628:	4299      	cmp	r1, r3
 800e62a:	d119      	bne.n	800e660 <_strtod_l+0x8d0>
 800e62c:	4b96      	ldr	r3, [pc, #600]	@ (800e888 <_strtod_l+0xaf8>)
 800e62e:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e630:	429a      	cmp	r2, r3
 800e632:	d102      	bne.n	800e63a <_strtod_l+0x8aa>
 800e634:	3101      	adds	r1, #1
 800e636:	f43f adce 	beq.w	800e1d6 <_strtod_l+0x446>
 800e63a:	4b92      	ldr	r3, [pc, #584]	@ (800e884 <_strtod_l+0xaf4>)
 800e63c:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e63e:	401a      	ands	r2, r3
 800e640:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 800e644:	f04f 0a00 	mov.w	sl, #0
 800e648:	9b08      	ldr	r3, [sp, #32]
 800e64a:	2b00      	cmp	r3, #0
 800e64c:	d1b9      	bne.n	800e5c2 <_strtod_l+0x832>
 800e64e:	e5cd      	b.n	800e1ec <_strtod_l+0x45c>
 800e650:	f04f 33ff 	mov.w	r3, #4294967295
 800e654:	e7e8      	b.n	800e628 <_strtod_l+0x898>
 800e656:	4613      	mov	r3, r2
 800e658:	e7e6      	b.n	800e628 <_strtod_l+0x898>
 800e65a:	ea53 030a 	orrs.w	r3, r3, sl
 800e65e:	d0a2      	beq.n	800e5a6 <_strtod_l+0x816>
 800e660:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800e662:	b1db      	cbz	r3, 800e69c <_strtod_l+0x90c>
 800e664:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800e666:	4213      	tst	r3, r2
 800e668:	d0ee      	beq.n	800e648 <_strtod_l+0x8b8>
 800e66a:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e66c:	9a08      	ldr	r2, [sp, #32]
 800e66e:	4650      	mov	r0, sl
 800e670:	4659      	mov	r1, fp
 800e672:	b1bb      	cbz	r3, 800e6a4 <_strtod_l+0x914>
 800e674:	f7ff fb6c 	bl	800dd50 <sulp>
 800e678:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e67c:	ec53 2b10 	vmov	r2, r3, d0
 800e680:	f7f1 fe14 	bl	80002ac <__adddf3>
 800e684:	4682      	mov	sl, r0
 800e686:	468b      	mov	fp, r1
 800e688:	e7de      	b.n	800e648 <_strtod_l+0x8b8>
 800e68a:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 800e68e:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 800e692:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800e696:	f04f 3aff 	mov.w	sl, #4294967295
 800e69a:	e7d5      	b.n	800e648 <_strtod_l+0x8b8>
 800e69c:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 800e69e:	ea13 0f0a 	tst.w	r3, sl
 800e6a2:	e7e1      	b.n	800e668 <_strtod_l+0x8d8>
 800e6a4:	f7ff fb54 	bl	800dd50 <sulp>
 800e6a8:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e6ac:	ec53 2b10 	vmov	r2, r3, d0
 800e6b0:	f7f1 fdfa 	bl	80002a8 <__aeabi_dsub>
 800e6b4:	2200      	movs	r2, #0
 800e6b6:	2300      	movs	r3, #0
 800e6b8:	4682      	mov	sl, r0
 800e6ba:	468b      	mov	fp, r1
 800e6bc:	f7f2 fa14 	bl	8000ae8 <__aeabi_dcmpeq>
 800e6c0:	2800      	cmp	r0, #0
 800e6c2:	d0c1      	beq.n	800e648 <_strtod_l+0x8b8>
 800e6c4:	e61a      	b.n	800e2fc <_strtod_l+0x56c>
 800e6c6:	4641      	mov	r1, r8
 800e6c8:	4620      	mov	r0, r4
 800e6ca:	f003 fa15 	bl	8011af8 <__ratio>
 800e6ce:	ec57 6b10 	vmov	r6, r7, d0
 800e6d2:	2200      	movs	r2, #0
 800e6d4:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 800e6d8:	4630      	mov	r0, r6
 800e6da:	4639      	mov	r1, r7
 800e6dc:	f7f2 fa18 	bl	8000b10 <__aeabi_dcmple>
 800e6e0:	2800      	cmp	r0, #0
 800e6e2:	d06f      	beq.n	800e7c4 <_strtod_l+0xa34>
 800e6e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e6e6:	2b00      	cmp	r3, #0
 800e6e8:	d17a      	bne.n	800e7e0 <_strtod_l+0xa50>
 800e6ea:	f1ba 0f00 	cmp.w	sl, #0
 800e6ee:	d158      	bne.n	800e7a2 <_strtod_l+0xa12>
 800e6f0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e6f2:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800e6f6:	2b00      	cmp	r3, #0
 800e6f8:	d15a      	bne.n	800e7b0 <_strtod_l+0xa20>
 800e6fa:	4b64      	ldr	r3, [pc, #400]	@ (800e88c <_strtod_l+0xafc>)
 800e6fc:	2200      	movs	r2, #0
 800e6fe:	4630      	mov	r0, r6
 800e700:	4639      	mov	r1, r7
 800e702:	f7f2 f9fb 	bl	8000afc <__aeabi_dcmplt>
 800e706:	2800      	cmp	r0, #0
 800e708:	d159      	bne.n	800e7be <_strtod_l+0xa2e>
 800e70a:	4630      	mov	r0, r6
 800e70c:	4639      	mov	r1, r7
 800e70e:	4b60      	ldr	r3, [pc, #384]	@ (800e890 <_strtod_l+0xb00>)
 800e710:	2200      	movs	r2, #0
 800e712:	f7f1 ff81 	bl	8000618 <__aeabi_dmul>
 800e716:	4606      	mov	r6, r0
 800e718:	460f      	mov	r7, r1
 800e71a:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 800e71e:	9606      	str	r6, [sp, #24]
 800e720:	9307      	str	r3, [sp, #28]
 800e722:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e726:	4d57      	ldr	r5, [pc, #348]	@ (800e884 <_strtod_l+0xaf4>)
 800e728:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e72c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e72e:	401d      	ands	r5, r3
 800e730:	4b58      	ldr	r3, [pc, #352]	@ (800e894 <_strtod_l+0xb04>)
 800e732:	429d      	cmp	r5, r3
 800e734:	f040 80b2 	bne.w	800e89c <_strtod_l+0xb0c>
 800e738:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e73a:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 800e73e:	ec4b ab10 	vmov	d0, sl, fp
 800e742:	f003 f911 	bl	8011968 <__ulp>
 800e746:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 800e74a:	ec51 0b10 	vmov	r0, r1, d0
 800e74e:	f7f1 ff63 	bl	8000618 <__aeabi_dmul>
 800e752:	4652      	mov	r2, sl
 800e754:	465b      	mov	r3, fp
 800e756:	f7f1 fda9 	bl	80002ac <__adddf3>
 800e75a:	460b      	mov	r3, r1
 800e75c:	4949      	ldr	r1, [pc, #292]	@ (800e884 <_strtod_l+0xaf4>)
 800e75e:	4a4e      	ldr	r2, [pc, #312]	@ (800e898 <_strtod_l+0xb08>)
 800e760:	4019      	ands	r1, r3
 800e762:	4291      	cmp	r1, r2
 800e764:	4682      	mov	sl, r0
 800e766:	d942      	bls.n	800e7ee <_strtod_l+0xa5e>
 800e768:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800e76a:	4b47      	ldr	r3, [pc, #284]	@ (800e888 <_strtod_l+0xaf8>)
 800e76c:	429a      	cmp	r2, r3
 800e76e:	d103      	bne.n	800e778 <_strtod_l+0x9e8>
 800e770:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800e772:	3301      	adds	r3, #1
 800e774:	f43f ad2f 	beq.w	800e1d6 <_strtod_l+0x446>
 800e778:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 800e888 <_strtod_l+0xaf8>
 800e77c:	f04f 3aff 	mov.w	sl, #4294967295
 800e780:	991a      	ldr	r1, [sp, #104]	@ 0x68
 800e782:	9805      	ldr	r0, [sp, #20]
 800e784:	f002 fdc4 	bl	8011310 <_Bfree>
 800e788:	9805      	ldr	r0, [sp, #20]
 800e78a:	4649      	mov	r1, r9
 800e78c:	f002 fdc0 	bl	8011310 <_Bfree>
 800e790:	9805      	ldr	r0, [sp, #20]
 800e792:	4641      	mov	r1, r8
 800e794:	f002 fdbc 	bl	8011310 <_Bfree>
 800e798:	9805      	ldr	r0, [sp, #20]
 800e79a:	4621      	mov	r1, r4
 800e79c:	f002 fdb8 	bl	8011310 <_Bfree>
 800e7a0:	e619      	b.n	800e3d6 <_strtod_l+0x646>
 800e7a2:	f1ba 0f01 	cmp.w	sl, #1
 800e7a6:	d103      	bne.n	800e7b0 <_strtod_l+0xa20>
 800e7a8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800e7aa:	2b00      	cmp	r3, #0
 800e7ac:	f43f ada6 	beq.w	800e2fc <_strtod_l+0x56c>
 800e7b0:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 800e860 <_strtod_l+0xad0>
 800e7b4:	4f35      	ldr	r7, [pc, #212]	@ (800e88c <_strtod_l+0xafc>)
 800e7b6:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e7ba:	2600      	movs	r6, #0
 800e7bc:	e7b1      	b.n	800e722 <_strtod_l+0x992>
 800e7be:	4f34      	ldr	r7, [pc, #208]	@ (800e890 <_strtod_l+0xb00>)
 800e7c0:	2600      	movs	r6, #0
 800e7c2:	e7aa      	b.n	800e71a <_strtod_l+0x98a>
 800e7c4:	4b32      	ldr	r3, [pc, #200]	@ (800e890 <_strtod_l+0xb00>)
 800e7c6:	4630      	mov	r0, r6
 800e7c8:	4639      	mov	r1, r7
 800e7ca:	2200      	movs	r2, #0
 800e7cc:	f7f1 ff24 	bl	8000618 <__aeabi_dmul>
 800e7d0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e7d2:	4606      	mov	r6, r0
 800e7d4:	460f      	mov	r7, r1
 800e7d6:	2b00      	cmp	r3, #0
 800e7d8:	d09f      	beq.n	800e71a <_strtod_l+0x98a>
 800e7da:	e9cd 6706 	strd	r6, r7, [sp, #24]
 800e7de:	e7a0      	b.n	800e722 <_strtod_l+0x992>
 800e7e0:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 800e868 <_strtod_l+0xad8>
 800e7e4:	ed8d 7b06 	vstr	d7, [sp, #24]
 800e7e8:	ec57 6b17 	vmov	r6, r7, d7
 800e7ec:	e799      	b.n	800e722 <_strtod_l+0x992>
 800e7ee:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 800e7f2:	9b08      	ldr	r3, [sp, #32]
 800e7f4:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 800e7f8:	2b00      	cmp	r3, #0
 800e7fa:	d1c1      	bne.n	800e780 <_strtod_l+0x9f0>
 800e7fc:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 800e800:	0d1b      	lsrs	r3, r3, #20
 800e802:	051b      	lsls	r3, r3, #20
 800e804:	429d      	cmp	r5, r3
 800e806:	d1bb      	bne.n	800e780 <_strtod_l+0x9f0>
 800e808:	4630      	mov	r0, r6
 800e80a:	4639      	mov	r1, r7
 800e80c:	f7f2 fa64 	bl	8000cd8 <__aeabi_d2lz>
 800e810:	f7f1 fed4 	bl	80005bc <__aeabi_l2d>
 800e814:	4602      	mov	r2, r0
 800e816:	460b      	mov	r3, r1
 800e818:	4630      	mov	r0, r6
 800e81a:	4639      	mov	r1, r7
 800e81c:	f7f1 fd44 	bl	80002a8 <__aeabi_dsub>
 800e820:	460b      	mov	r3, r1
 800e822:	4602      	mov	r2, r0
 800e824:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 800e828:	f3cb 0613 	ubfx	r6, fp, #0, #20
 800e82c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e82e:	ea46 060a 	orr.w	r6, r6, sl
 800e832:	431e      	orrs	r6, r3
 800e834:	d06f      	beq.n	800e916 <_strtod_l+0xb86>
 800e836:	a30e      	add	r3, pc, #56	@ (adr r3, 800e870 <_strtod_l+0xae0>)
 800e838:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e83c:	f7f2 f95e 	bl	8000afc <__aeabi_dcmplt>
 800e840:	2800      	cmp	r0, #0
 800e842:	f47f acd3 	bne.w	800e1ec <_strtod_l+0x45c>
 800e846:	a30c      	add	r3, pc, #48	@ (adr r3, 800e878 <_strtod_l+0xae8>)
 800e848:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e84c:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 800e850:	f7f2 f972 	bl	8000b38 <__aeabi_dcmpgt>
 800e854:	2800      	cmp	r0, #0
 800e856:	d093      	beq.n	800e780 <_strtod_l+0x9f0>
 800e858:	e4c8      	b.n	800e1ec <_strtod_l+0x45c>
 800e85a:	bf00      	nop
 800e85c:	f3af 8000 	nop.w
 800e860:	00000000 	.word	0x00000000
 800e864:	bff00000 	.word	0xbff00000
 800e868:	00000000 	.word	0x00000000
 800e86c:	3ff00000 	.word	0x3ff00000
 800e870:	94a03595 	.word	0x94a03595
 800e874:	3fdfffff 	.word	0x3fdfffff
 800e878:	35afe535 	.word	0x35afe535
 800e87c:	3fe00000 	.word	0x3fe00000
 800e880:	000fffff 	.word	0x000fffff
 800e884:	7ff00000 	.word	0x7ff00000
 800e888:	7fefffff 	.word	0x7fefffff
 800e88c:	3ff00000 	.word	0x3ff00000
 800e890:	3fe00000 	.word	0x3fe00000
 800e894:	7fe00000 	.word	0x7fe00000
 800e898:	7c9fffff 	.word	0x7c9fffff
 800e89c:	9b08      	ldr	r3, [sp, #32]
 800e89e:	b323      	cbz	r3, 800e8ea <_strtod_l+0xb5a>
 800e8a0:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 800e8a4:	d821      	bhi.n	800e8ea <_strtod_l+0xb5a>
 800e8a6:	a328      	add	r3, pc, #160	@ (adr r3, 800e948 <_strtod_l+0xbb8>)
 800e8a8:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e8ac:	4630      	mov	r0, r6
 800e8ae:	4639      	mov	r1, r7
 800e8b0:	f7f2 f92e 	bl	8000b10 <__aeabi_dcmple>
 800e8b4:	b1a0      	cbz	r0, 800e8e0 <_strtod_l+0xb50>
 800e8b6:	4639      	mov	r1, r7
 800e8b8:	4630      	mov	r0, r6
 800e8ba:	f7f2 f985 	bl	8000bc8 <__aeabi_d2uiz>
 800e8be:	2801      	cmp	r0, #1
 800e8c0:	bf38      	it	cc
 800e8c2:	2001      	movcc	r0, #1
 800e8c4:	f7f1 fe2e 	bl	8000524 <__aeabi_ui2d>
 800e8c8:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 800e8ca:	4606      	mov	r6, r0
 800e8cc:	460f      	mov	r7, r1
 800e8ce:	b9fb      	cbnz	r3, 800e910 <_strtod_l+0xb80>
 800e8d0:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 800e8d4:	9014      	str	r0, [sp, #80]	@ 0x50
 800e8d6:	9315      	str	r3, [sp, #84]	@ 0x54
 800e8d8:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 800e8dc:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 800e8e0:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800e8e2:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 800e8e6:	1b5b      	subs	r3, r3, r5
 800e8e8:	9311      	str	r3, [sp, #68]	@ 0x44
 800e8ea:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 800e8ee:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 800e8f2:	f003 f839 	bl	8011968 <__ulp>
 800e8f6:	4650      	mov	r0, sl
 800e8f8:	ec53 2b10 	vmov	r2, r3, d0
 800e8fc:	4659      	mov	r1, fp
 800e8fe:	f7f1 fe8b 	bl	8000618 <__aeabi_dmul>
 800e902:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 800e906:	f7f1 fcd1 	bl	80002ac <__adddf3>
 800e90a:	4682      	mov	sl, r0
 800e90c:	468b      	mov	fp, r1
 800e90e:	e770      	b.n	800e7f2 <_strtod_l+0xa62>
 800e910:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 800e914:	e7e0      	b.n	800e8d8 <_strtod_l+0xb48>
 800e916:	a30e      	add	r3, pc, #56	@ (adr r3, 800e950 <_strtod_l+0xbc0>)
 800e918:	e9d3 2300 	ldrd	r2, r3, [r3]
 800e91c:	f7f2 f8ee 	bl	8000afc <__aeabi_dcmplt>
 800e920:	e798      	b.n	800e854 <_strtod_l+0xac4>
 800e922:	2300      	movs	r3, #0
 800e924:	930e      	str	r3, [sp, #56]	@ 0x38
 800e926:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 800e928:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 800e92a:	6013      	str	r3, [r2, #0]
 800e92c:	f7ff ba6d 	b.w	800de0a <_strtod_l+0x7a>
 800e930:	2a65      	cmp	r2, #101	@ 0x65
 800e932:	f43f ab68 	beq.w	800e006 <_strtod_l+0x276>
 800e936:	2a45      	cmp	r2, #69	@ 0x45
 800e938:	f43f ab65 	beq.w	800e006 <_strtod_l+0x276>
 800e93c:	2301      	movs	r3, #1
 800e93e:	f7ff bba0 	b.w	800e082 <_strtod_l+0x2f2>
 800e942:	bf00      	nop
 800e944:	f3af 8000 	nop.w
 800e948:	ffc00000 	.word	0xffc00000
 800e94c:	41dfffff 	.word	0x41dfffff
 800e950:	94a03595 	.word	0x94a03595
 800e954:	3fcfffff 	.word	0x3fcfffff

0800e958 <_strtod_r>:
 800e958:	4b01      	ldr	r3, [pc, #4]	@ (800e960 <_strtod_r+0x8>)
 800e95a:	f7ff ba19 	b.w	800dd90 <_strtod_l>
 800e95e:	bf00      	nop
 800e960:	20000114 	.word	0x20000114

0800e964 <strtod>:
 800e964:	460a      	mov	r2, r1
 800e966:	4601      	mov	r1, r0
 800e968:	4802      	ldr	r0, [pc, #8]	@ (800e974 <strtod+0x10>)
 800e96a:	4b03      	ldr	r3, [pc, #12]	@ (800e978 <strtod+0x14>)
 800e96c:	6800      	ldr	r0, [r0, #0]
 800e96e:	f7ff ba0f 	b.w	800dd90 <_strtod_l>
 800e972:	bf00      	nop
 800e974:	20000280 	.word	0x20000280
 800e978:	20000114 	.word	0x20000114

0800e97c <_strtol_l.isra.0>:
 800e97c:	2b24      	cmp	r3, #36	@ 0x24
 800e97e:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800e982:	4686      	mov	lr, r0
 800e984:	4690      	mov	r8, r2
 800e986:	d801      	bhi.n	800e98c <_strtol_l.isra.0+0x10>
 800e988:	2b01      	cmp	r3, #1
 800e98a:	d106      	bne.n	800e99a <_strtol_l.isra.0+0x1e>
 800e98c:	f001 f974 	bl	800fc78 <__errno>
 800e990:	2316      	movs	r3, #22
 800e992:	6003      	str	r3, [r0, #0]
 800e994:	2000      	movs	r0, #0
 800e996:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800e99a:	4834      	ldr	r0, [pc, #208]	@ (800ea6c <_strtol_l.isra.0+0xf0>)
 800e99c:	460d      	mov	r5, r1
 800e99e:	462a      	mov	r2, r5
 800e9a0:	f815 4b01 	ldrb.w	r4, [r5], #1
 800e9a4:	5d06      	ldrb	r6, [r0, r4]
 800e9a6:	f016 0608 	ands.w	r6, r6, #8
 800e9aa:	d1f8      	bne.n	800e99e <_strtol_l.isra.0+0x22>
 800e9ac:	2c2d      	cmp	r4, #45	@ 0x2d
 800e9ae:	d110      	bne.n	800e9d2 <_strtol_l.isra.0+0x56>
 800e9b0:	782c      	ldrb	r4, [r5, #0]
 800e9b2:	2601      	movs	r6, #1
 800e9b4:	1c95      	adds	r5, r2, #2
 800e9b6:	f033 0210 	bics.w	r2, r3, #16
 800e9ba:	d115      	bne.n	800e9e8 <_strtol_l.isra.0+0x6c>
 800e9bc:	2c30      	cmp	r4, #48	@ 0x30
 800e9be:	d10d      	bne.n	800e9dc <_strtol_l.isra.0+0x60>
 800e9c0:	782a      	ldrb	r2, [r5, #0]
 800e9c2:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 800e9c6:	2a58      	cmp	r2, #88	@ 0x58
 800e9c8:	d108      	bne.n	800e9dc <_strtol_l.isra.0+0x60>
 800e9ca:	786c      	ldrb	r4, [r5, #1]
 800e9cc:	3502      	adds	r5, #2
 800e9ce:	2310      	movs	r3, #16
 800e9d0:	e00a      	b.n	800e9e8 <_strtol_l.isra.0+0x6c>
 800e9d2:	2c2b      	cmp	r4, #43	@ 0x2b
 800e9d4:	bf04      	itt	eq
 800e9d6:	782c      	ldrbeq	r4, [r5, #0]
 800e9d8:	1c95      	addeq	r5, r2, #2
 800e9da:	e7ec      	b.n	800e9b6 <_strtol_l.isra.0+0x3a>
 800e9dc:	2b00      	cmp	r3, #0
 800e9de:	d1f6      	bne.n	800e9ce <_strtol_l.isra.0+0x52>
 800e9e0:	2c30      	cmp	r4, #48	@ 0x30
 800e9e2:	bf14      	ite	ne
 800e9e4:	230a      	movne	r3, #10
 800e9e6:	2308      	moveq	r3, #8
 800e9e8:	f106 4c00 	add.w	ip, r6, #2147483648	@ 0x80000000
 800e9ec:	f10c 3cff 	add.w	ip, ip, #4294967295
 800e9f0:	2200      	movs	r2, #0
 800e9f2:	fbbc f9f3 	udiv	r9, ip, r3
 800e9f6:	4610      	mov	r0, r2
 800e9f8:	fb03 ca19 	mls	sl, r3, r9, ip
 800e9fc:	f1a4 0730 	sub.w	r7, r4, #48	@ 0x30
 800ea00:	2f09      	cmp	r7, #9
 800ea02:	d80f      	bhi.n	800ea24 <_strtol_l.isra.0+0xa8>
 800ea04:	463c      	mov	r4, r7
 800ea06:	42a3      	cmp	r3, r4
 800ea08:	dd1b      	ble.n	800ea42 <_strtol_l.isra.0+0xc6>
 800ea0a:	1c57      	adds	r7, r2, #1
 800ea0c:	d007      	beq.n	800ea1e <_strtol_l.isra.0+0xa2>
 800ea0e:	4581      	cmp	r9, r0
 800ea10:	d314      	bcc.n	800ea3c <_strtol_l.isra.0+0xc0>
 800ea12:	d101      	bne.n	800ea18 <_strtol_l.isra.0+0x9c>
 800ea14:	45a2      	cmp	sl, r4
 800ea16:	db11      	blt.n	800ea3c <_strtol_l.isra.0+0xc0>
 800ea18:	fb00 4003 	mla	r0, r0, r3, r4
 800ea1c:	2201      	movs	r2, #1
 800ea1e:	f815 4b01 	ldrb.w	r4, [r5], #1
 800ea22:	e7eb      	b.n	800e9fc <_strtol_l.isra.0+0x80>
 800ea24:	f1a4 0741 	sub.w	r7, r4, #65	@ 0x41
 800ea28:	2f19      	cmp	r7, #25
 800ea2a:	d801      	bhi.n	800ea30 <_strtol_l.isra.0+0xb4>
 800ea2c:	3c37      	subs	r4, #55	@ 0x37
 800ea2e:	e7ea      	b.n	800ea06 <_strtol_l.isra.0+0x8a>
 800ea30:	f1a4 0761 	sub.w	r7, r4, #97	@ 0x61
 800ea34:	2f19      	cmp	r7, #25
 800ea36:	d804      	bhi.n	800ea42 <_strtol_l.isra.0+0xc6>
 800ea38:	3c57      	subs	r4, #87	@ 0x57
 800ea3a:	e7e4      	b.n	800ea06 <_strtol_l.isra.0+0x8a>
 800ea3c:	f04f 32ff 	mov.w	r2, #4294967295
 800ea40:	e7ed      	b.n	800ea1e <_strtol_l.isra.0+0xa2>
 800ea42:	1c53      	adds	r3, r2, #1
 800ea44:	d108      	bne.n	800ea58 <_strtol_l.isra.0+0xdc>
 800ea46:	2322      	movs	r3, #34	@ 0x22
 800ea48:	f8ce 3000 	str.w	r3, [lr]
 800ea4c:	4660      	mov	r0, ip
 800ea4e:	f1b8 0f00 	cmp.w	r8, #0
 800ea52:	d0a0      	beq.n	800e996 <_strtol_l.isra.0+0x1a>
 800ea54:	1e69      	subs	r1, r5, #1
 800ea56:	e006      	b.n	800ea66 <_strtol_l.isra.0+0xea>
 800ea58:	b106      	cbz	r6, 800ea5c <_strtol_l.isra.0+0xe0>
 800ea5a:	4240      	negs	r0, r0
 800ea5c:	f1b8 0f00 	cmp.w	r8, #0
 800ea60:	d099      	beq.n	800e996 <_strtol_l.isra.0+0x1a>
 800ea62:	2a00      	cmp	r2, #0
 800ea64:	d1f6      	bne.n	800ea54 <_strtol_l.isra.0+0xd8>
 800ea66:	f8c8 1000 	str.w	r1, [r8]
 800ea6a:	e794      	b.n	800e996 <_strtol_l.isra.0+0x1a>
 800ea6c:	0806d4a1 	.word	0x0806d4a1

0800ea70 <_strtol_r>:
 800ea70:	f7ff bf84 	b.w	800e97c <_strtol_l.isra.0>

0800ea74 <strtol>:
 800ea74:	4613      	mov	r3, r2
 800ea76:	460a      	mov	r2, r1
 800ea78:	4601      	mov	r1, r0
 800ea7a:	4802      	ldr	r0, [pc, #8]	@ (800ea84 <strtol+0x10>)
 800ea7c:	6800      	ldr	r0, [r0, #0]
 800ea7e:	f7ff bf7d 	b.w	800e97c <_strtol_l.isra.0>
 800ea82:	bf00      	nop
 800ea84:	20000280 	.word	0x20000280

0800ea88 <__cvt>:
 800ea88:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ea8c:	ec57 6b10 	vmov	r6, r7, d0
 800ea90:	2f00      	cmp	r7, #0
 800ea92:	460c      	mov	r4, r1
 800ea94:	4619      	mov	r1, r3
 800ea96:	463b      	mov	r3, r7
 800ea98:	bfbb      	ittet	lt
 800ea9a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ea9e:	461f      	movlt	r7, r3
 800eaa0:	2300      	movge	r3, #0
 800eaa2:	232d      	movlt	r3, #45	@ 0x2d
 800eaa4:	700b      	strb	r3, [r1, #0]
 800eaa6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800eaa8:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800eaac:	4691      	mov	r9, r2
 800eaae:	f023 0820 	bic.w	r8, r3, #32
 800eab2:	bfbc      	itt	lt
 800eab4:	4632      	movlt	r2, r6
 800eab6:	4616      	movlt	r6, r2
 800eab8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800eabc:	d005      	beq.n	800eaca <__cvt+0x42>
 800eabe:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800eac2:	d100      	bne.n	800eac6 <__cvt+0x3e>
 800eac4:	3401      	adds	r4, #1
 800eac6:	2102      	movs	r1, #2
 800eac8:	e000      	b.n	800eacc <__cvt+0x44>
 800eaca:	2103      	movs	r1, #3
 800eacc:	ab03      	add	r3, sp, #12
 800eace:	9301      	str	r3, [sp, #4]
 800ead0:	ab02      	add	r3, sp, #8
 800ead2:	9300      	str	r3, [sp, #0]
 800ead4:	ec47 6b10 	vmov	d0, r6, r7
 800ead8:	4653      	mov	r3, sl
 800eada:	4622      	mov	r2, r4
 800eadc:	f001 f9bc 	bl	800fe58 <_dtoa_r>
 800eae0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800eae4:	4605      	mov	r5, r0
 800eae6:	d119      	bne.n	800eb1c <__cvt+0x94>
 800eae8:	f019 0f01 	tst.w	r9, #1
 800eaec:	d00e      	beq.n	800eb0c <__cvt+0x84>
 800eaee:	eb00 0904 	add.w	r9, r0, r4
 800eaf2:	2200      	movs	r2, #0
 800eaf4:	2300      	movs	r3, #0
 800eaf6:	4630      	mov	r0, r6
 800eaf8:	4639      	mov	r1, r7
 800eafa:	f7f1 fff5 	bl	8000ae8 <__aeabi_dcmpeq>
 800eafe:	b108      	cbz	r0, 800eb04 <__cvt+0x7c>
 800eb00:	f8cd 900c 	str.w	r9, [sp, #12]
 800eb04:	2230      	movs	r2, #48	@ 0x30
 800eb06:	9b03      	ldr	r3, [sp, #12]
 800eb08:	454b      	cmp	r3, r9
 800eb0a:	d31e      	bcc.n	800eb4a <__cvt+0xc2>
 800eb0c:	9b03      	ldr	r3, [sp, #12]
 800eb0e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800eb10:	1b5b      	subs	r3, r3, r5
 800eb12:	4628      	mov	r0, r5
 800eb14:	6013      	str	r3, [r2, #0]
 800eb16:	b004      	add	sp, #16
 800eb18:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800eb1c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800eb20:	eb00 0904 	add.w	r9, r0, r4
 800eb24:	d1e5      	bne.n	800eaf2 <__cvt+0x6a>
 800eb26:	7803      	ldrb	r3, [r0, #0]
 800eb28:	2b30      	cmp	r3, #48	@ 0x30
 800eb2a:	d10a      	bne.n	800eb42 <__cvt+0xba>
 800eb2c:	2200      	movs	r2, #0
 800eb2e:	2300      	movs	r3, #0
 800eb30:	4630      	mov	r0, r6
 800eb32:	4639      	mov	r1, r7
 800eb34:	f7f1 ffd8 	bl	8000ae8 <__aeabi_dcmpeq>
 800eb38:	b918      	cbnz	r0, 800eb42 <__cvt+0xba>
 800eb3a:	f1c4 0401 	rsb	r4, r4, #1
 800eb3e:	f8ca 4000 	str.w	r4, [sl]
 800eb42:	f8da 3000 	ldr.w	r3, [sl]
 800eb46:	4499      	add	r9, r3
 800eb48:	e7d3      	b.n	800eaf2 <__cvt+0x6a>
 800eb4a:	1c59      	adds	r1, r3, #1
 800eb4c:	9103      	str	r1, [sp, #12]
 800eb4e:	701a      	strb	r2, [r3, #0]
 800eb50:	e7d9      	b.n	800eb06 <__cvt+0x7e>

0800eb52 <__exponent>:
 800eb52:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800eb54:	2900      	cmp	r1, #0
 800eb56:	bfba      	itte	lt
 800eb58:	4249      	neglt	r1, r1
 800eb5a:	232d      	movlt	r3, #45	@ 0x2d
 800eb5c:	232b      	movge	r3, #43	@ 0x2b
 800eb5e:	2909      	cmp	r1, #9
 800eb60:	7002      	strb	r2, [r0, #0]
 800eb62:	7043      	strb	r3, [r0, #1]
 800eb64:	dd29      	ble.n	800ebba <__exponent+0x68>
 800eb66:	f10d 0307 	add.w	r3, sp, #7
 800eb6a:	461d      	mov	r5, r3
 800eb6c:	270a      	movs	r7, #10
 800eb6e:	461a      	mov	r2, r3
 800eb70:	fbb1 f6f7 	udiv	r6, r1, r7
 800eb74:	fb07 1416 	mls	r4, r7, r6, r1
 800eb78:	3430      	adds	r4, #48	@ 0x30
 800eb7a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800eb7e:	460c      	mov	r4, r1
 800eb80:	2c63      	cmp	r4, #99	@ 0x63
 800eb82:	f103 33ff 	add.w	r3, r3, #4294967295
 800eb86:	4631      	mov	r1, r6
 800eb88:	dcf1      	bgt.n	800eb6e <__exponent+0x1c>
 800eb8a:	3130      	adds	r1, #48	@ 0x30
 800eb8c:	1e94      	subs	r4, r2, #2
 800eb8e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800eb92:	1c41      	adds	r1, r0, #1
 800eb94:	4623      	mov	r3, r4
 800eb96:	42ab      	cmp	r3, r5
 800eb98:	d30a      	bcc.n	800ebb0 <__exponent+0x5e>
 800eb9a:	f10d 0309 	add.w	r3, sp, #9
 800eb9e:	1a9b      	subs	r3, r3, r2
 800eba0:	42ac      	cmp	r4, r5
 800eba2:	bf88      	it	hi
 800eba4:	2300      	movhi	r3, #0
 800eba6:	3302      	adds	r3, #2
 800eba8:	4403      	add	r3, r0
 800ebaa:	1a18      	subs	r0, r3, r0
 800ebac:	b003      	add	sp, #12
 800ebae:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800ebb0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800ebb4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800ebb8:	e7ed      	b.n	800eb96 <__exponent+0x44>
 800ebba:	2330      	movs	r3, #48	@ 0x30
 800ebbc:	3130      	adds	r1, #48	@ 0x30
 800ebbe:	7083      	strb	r3, [r0, #2]
 800ebc0:	70c1      	strb	r1, [r0, #3]
 800ebc2:	1d03      	adds	r3, r0, #4
 800ebc4:	e7f1      	b.n	800ebaa <__exponent+0x58>
	...

0800ebc8 <_printf_float>:
 800ebc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800ebcc:	b08d      	sub	sp, #52	@ 0x34
 800ebce:	460c      	mov	r4, r1
 800ebd0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800ebd4:	4616      	mov	r6, r2
 800ebd6:	461f      	mov	r7, r3
 800ebd8:	4605      	mov	r5, r0
 800ebda:	f001 f803 	bl	800fbe4 <_localeconv_r>
 800ebde:	6803      	ldr	r3, [r0, #0]
 800ebe0:	9304      	str	r3, [sp, #16]
 800ebe2:	4618      	mov	r0, r3
 800ebe4:	f7f1 fb54 	bl	8000290 <strlen>
 800ebe8:	2300      	movs	r3, #0
 800ebea:	930a      	str	r3, [sp, #40]	@ 0x28
 800ebec:	f8d8 3000 	ldr.w	r3, [r8]
 800ebf0:	9005      	str	r0, [sp, #20]
 800ebf2:	3307      	adds	r3, #7
 800ebf4:	f023 0307 	bic.w	r3, r3, #7
 800ebf8:	f103 0208 	add.w	r2, r3, #8
 800ebfc:	f894 a018 	ldrb.w	sl, [r4, #24]
 800ec00:	f8d4 b000 	ldr.w	fp, [r4]
 800ec04:	f8c8 2000 	str.w	r2, [r8]
 800ec08:	e9d3 8900 	ldrd	r8, r9, [r3]
 800ec0c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ec10:	9307      	str	r3, [sp, #28]
 800ec12:	f8cd 8018 	str.w	r8, [sp, #24]
 800ec16:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ec1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ec1e:	4b9c      	ldr	r3, [pc, #624]	@ (800ee90 <_printf_float+0x2c8>)
 800ec20:	f04f 32ff 	mov.w	r2, #4294967295
 800ec24:	f7f1 ff92 	bl	8000b4c <__aeabi_dcmpun>
 800ec28:	bb70      	cbnz	r0, 800ec88 <_printf_float+0xc0>
 800ec2a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ec2e:	4b98      	ldr	r3, [pc, #608]	@ (800ee90 <_printf_float+0x2c8>)
 800ec30:	f04f 32ff 	mov.w	r2, #4294967295
 800ec34:	f7f1 ff6c 	bl	8000b10 <__aeabi_dcmple>
 800ec38:	bb30      	cbnz	r0, 800ec88 <_printf_float+0xc0>
 800ec3a:	2200      	movs	r2, #0
 800ec3c:	2300      	movs	r3, #0
 800ec3e:	4640      	mov	r0, r8
 800ec40:	4649      	mov	r1, r9
 800ec42:	f7f1 ff5b 	bl	8000afc <__aeabi_dcmplt>
 800ec46:	b110      	cbz	r0, 800ec4e <_printf_float+0x86>
 800ec48:	232d      	movs	r3, #45	@ 0x2d
 800ec4a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ec4e:	4a91      	ldr	r2, [pc, #580]	@ (800ee94 <_printf_float+0x2cc>)
 800ec50:	4b91      	ldr	r3, [pc, #580]	@ (800ee98 <_printf_float+0x2d0>)
 800ec52:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ec56:	bf8c      	ite	hi
 800ec58:	4690      	movhi	r8, r2
 800ec5a:	4698      	movls	r8, r3
 800ec5c:	2303      	movs	r3, #3
 800ec5e:	6123      	str	r3, [r4, #16]
 800ec60:	f02b 0304 	bic.w	r3, fp, #4
 800ec64:	6023      	str	r3, [r4, #0]
 800ec66:	f04f 0900 	mov.w	r9, #0
 800ec6a:	9700      	str	r7, [sp, #0]
 800ec6c:	4633      	mov	r3, r6
 800ec6e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ec70:	4621      	mov	r1, r4
 800ec72:	4628      	mov	r0, r5
 800ec74:	f000 f9d2 	bl	800f01c <_printf_common>
 800ec78:	3001      	adds	r0, #1
 800ec7a:	f040 808d 	bne.w	800ed98 <_printf_float+0x1d0>
 800ec7e:	f04f 30ff 	mov.w	r0, #4294967295
 800ec82:	b00d      	add	sp, #52	@ 0x34
 800ec84:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ec88:	4642      	mov	r2, r8
 800ec8a:	464b      	mov	r3, r9
 800ec8c:	4640      	mov	r0, r8
 800ec8e:	4649      	mov	r1, r9
 800ec90:	f7f1 ff5c 	bl	8000b4c <__aeabi_dcmpun>
 800ec94:	b140      	cbz	r0, 800eca8 <_printf_float+0xe0>
 800ec96:	464b      	mov	r3, r9
 800ec98:	2b00      	cmp	r3, #0
 800ec9a:	bfbc      	itt	lt
 800ec9c:	232d      	movlt	r3, #45	@ 0x2d
 800ec9e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800eca2:	4a7e      	ldr	r2, [pc, #504]	@ (800ee9c <_printf_float+0x2d4>)
 800eca4:	4b7e      	ldr	r3, [pc, #504]	@ (800eea0 <_printf_float+0x2d8>)
 800eca6:	e7d4      	b.n	800ec52 <_printf_float+0x8a>
 800eca8:	6863      	ldr	r3, [r4, #4]
 800ecaa:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ecae:	9206      	str	r2, [sp, #24]
 800ecb0:	1c5a      	adds	r2, r3, #1
 800ecb2:	d13b      	bne.n	800ed2c <_printf_float+0x164>
 800ecb4:	2306      	movs	r3, #6
 800ecb6:	6063      	str	r3, [r4, #4]
 800ecb8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800ecbc:	2300      	movs	r3, #0
 800ecbe:	6022      	str	r2, [r4, #0]
 800ecc0:	9303      	str	r3, [sp, #12]
 800ecc2:	ab0a      	add	r3, sp, #40	@ 0x28
 800ecc4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800ecc8:	ab09      	add	r3, sp, #36	@ 0x24
 800ecca:	9300      	str	r3, [sp, #0]
 800eccc:	6861      	ldr	r1, [r4, #4]
 800ecce:	ec49 8b10 	vmov	d0, r8, r9
 800ecd2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800ecd6:	4628      	mov	r0, r5
 800ecd8:	f7ff fed6 	bl	800ea88 <__cvt>
 800ecdc:	9b06      	ldr	r3, [sp, #24]
 800ecde:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800ece0:	2b47      	cmp	r3, #71	@ 0x47
 800ece2:	4680      	mov	r8, r0
 800ece4:	d129      	bne.n	800ed3a <_printf_float+0x172>
 800ece6:	1cc8      	adds	r0, r1, #3
 800ece8:	db02      	blt.n	800ecf0 <_printf_float+0x128>
 800ecea:	6863      	ldr	r3, [r4, #4]
 800ecec:	4299      	cmp	r1, r3
 800ecee:	dd41      	ble.n	800ed74 <_printf_float+0x1ac>
 800ecf0:	f1aa 0a02 	sub.w	sl, sl, #2
 800ecf4:	fa5f fa8a 	uxtb.w	sl, sl
 800ecf8:	3901      	subs	r1, #1
 800ecfa:	4652      	mov	r2, sl
 800ecfc:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800ed00:	9109      	str	r1, [sp, #36]	@ 0x24
 800ed02:	f7ff ff26 	bl	800eb52 <__exponent>
 800ed06:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800ed08:	1813      	adds	r3, r2, r0
 800ed0a:	2a01      	cmp	r2, #1
 800ed0c:	4681      	mov	r9, r0
 800ed0e:	6123      	str	r3, [r4, #16]
 800ed10:	dc02      	bgt.n	800ed18 <_printf_float+0x150>
 800ed12:	6822      	ldr	r2, [r4, #0]
 800ed14:	07d2      	lsls	r2, r2, #31
 800ed16:	d501      	bpl.n	800ed1c <_printf_float+0x154>
 800ed18:	3301      	adds	r3, #1
 800ed1a:	6123      	str	r3, [r4, #16]
 800ed1c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ed20:	2b00      	cmp	r3, #0
 800ed22:	d0a2      	beq.n	800ec6a <_printf_float+0xa2>
 800ed24:	232d      	movs	r3, #45	@ 0x2d
 800ed26:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ed2a:	e79e      	b.n	800ec6a <_printf_float+0xa2>
 800ed2c:	9a06      	ldr	r2, [sp, #24]
 800ed2e:	2a47      	cmp	r2, #71	@ 0x47
 800ed30:	d1c2      	bne.n	800ecb8 <_printf_float+0xf0>
 800ed32:	2b00      	cmp	r3, #0
 800ed34:	d1c0      	bne.n	800ecb8 <_printf_float+0xf0>
 800ed36:	2301      	movs	r3, #1
 800ed38:	e7bd      	b.n	800ecb6 <_printf_float+0xee>
 800ed3a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ed3e:	d9db      	bls.n	800ecf8 <_printf_float+0x130>
 800ed40:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ed44:	d118      	bne.n	800ed78 <_printf_float+0x1b0>
 800ed46:	2900      	cmp	r1, #0
 800ed48:	6863      	ldr	r3, [r4, #4]
 800ed4a:	dd0b      	ble.n	800ed64 <_printf_float+0x19c>
 800ed4c:	6121      	str	r1, [r4, #16]
 800ed4e:	b913      	cbnz	r3, 800ed56 <_printf_float+0x18e>
 800ed50:	6822      	ldr	r2, [r4, #0]
 800ed52:	07d0      	lsls	r0, r2, #31
 800ed54:	d502      	bpl.n	800ed5c <_printf_float+0x194>
 800ed56:	3301      	adds	r3, #1
 800ed58:	440b      	add	r3, r1
 800ed5a:	6123      	str	r3, [r4, #16]
 800ed5c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ed5e:	f04f 0900 	mov.w	r9, #0
 800ed62:	e7db      	b.n	800ed1c <_printf_float+0x154>
 800ed64:	b913      	cbnz	r3, 800ed6c <_printf_float+0x1a4>
 800ed66:	6822      	ldr	r2, [r4, #0]
 800ed68:	07d2      	lsls	r2, r2, #31
 800ed6a:	d501      	bpl.n	800ed70 <_printf_float+0x1a8>
 800ed6c:	3302      	adds	r3, #2
 800ed6e:	e7f4      	b.n	800ed5a <_printf_float+0x192>
 800ed70:	2301      	movs	r3, #1
 800ed72:	e7f2      	b.n	800ed5a <_printf_float+0x192>
 800ed74:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ed78:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ed7a:	4299      	cmp	r1, r3
 800ed7c:	db05      	blt.n	800ed8a <_printf_float+0x1c2>
 800ed7e:	6823      	ldr	r3, [r4, #0]
 800ed80:	6121      	str	r1, [r4, #16]
 800ed82:	07d8      	lsls	r0, r3, #31
 800ed84:	d5ea      	bpl.n	800ed5c <_printf_float+0x194>
 800ed86:	1c4b      	adds	r3, r1, #1
 800ed88:	e7e7      	b.n	800ed5a <_printf_float+0x192>
 800ed8a:	2900      	cmp	r1, #0
 800ed8c:	bfd4      	ite	le
 800ed8e:	f1c1 0202 	rsble	r2, r1, #2
 800ed92:	2201      	movgt	r2, #1
 800ed94:	4413      	add	r3, r2
 800ed96:	e7e0      	b.n	800ed5a <_printf_float+0x192>
 800ed98:	6823      	ldr	r3, [r4, #0]
 800ed9a:	055a      	lsls	r2, r3, #21
 800ed9c:	d407      	bmi.n	800edae <_printf_float+0x1e6>
 800ed9e:	6923      	ldr	r3, [r4, #16]
 800eda0:	4642      	mov	r2, r8
 800eda2:	4631      	mov	r1, r6
 800eda4:	4628      	mov	r0, r5
 800eda6:	47b8      	blx	r7
 800eda8:	3001      	adds	r0, #1
 800edaa:	d12b      	bne.n	800ee04 <_printf_float+0x23c>
 800edac:	e767      	b.n	800ec7e <_printf_float+0xb6>
 800edae:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800edb2:	f240 80dd 	bls.w	800ef70 <_printf_float+0x3a8>
 800edb6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800edba:	2200      	movs	r2, #0
 800edbc:	2300      	movs	r3, #0
 800edbe:	f7f1 fe93 	bl	8000ae8 <__aeabi_dcmpeq>
 800edc2:	2800      	cmp	r0, #0
 800edc4:	d033      	beq.n	800ee2e <_printf_float+0x266>
 800edc6:	4a37      	ldr	r2, [pc, #220]	@ (800eea4 <_printf_float+0x2dc>)
 800edc8:	2301      	movs	r3, #1
 800edca:	4631      	mov	r1, r6
 800edcc:	4628      	mov	r0, r5
 800edce:	47b8      	blx	r7
 800edd0:	3001      	adds	r0, #1
 800edd2:	f43f af54 	beq.w	800ec7e <_printf_float+0xb6>
 800edd6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800edda:	4543      	cmp	r3, r8
 800eddc:	db02      	blt.n	800ede4 <_printf_float+0x21c>
 800edde:	6823      	ldr	r3, [r4, #0]
 800ede0:	07d8      	lsls	r0, r3, #31
 800ede2:	d50f      	bpl.n	800ee04 <_printf_float+0x23c>
 800ede4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ede8:	4631      	mov	r1, r6
 800edea:	4628      	mov	r0, r5
 800edec:	47b8      	blx	r7
 800edee:	3001      	adds	r0, #1
 800edf0:	f43f af45 	beq.w	800ec7e <_printf_float+0xb6>
 800edf4:	f04f 0900 	mov.w	r9, #0
 800edf8:	f108 38ff 	add.w	r8, r8, #4294967295
 800edfc:	f104 0a1a 	add.w	sl, r4, #26
 800ee00:	45c8      	cmp	r8, r9
 800ee02:	dc09      	bgt.n	800ee18 <_printf_float+0x250>
 800ee04:	6823      	ldr	r3, [r4, #0]
 800ee06:	079b      	lsls	r3, r3, #30
 800ee08:	f100 8103 	bmi.w	800f012 <_printf_float+0x44a>
 800ee0c:	68e0      	ldr	r0, [r4, #12]
 800ee0e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ee10:	4298      	cmp	r0, r3
 800ee12:	bfb8      	it	lt
 800ee14:	4618      	movlt	r0, r3
 800ee16:	e734      	b.n	800ec82 <_printf_float+0xba>
 800ee18:	2301      	movs	r3, #1
 800ee1a:	4652      	mov	r2, sl
 800ee1c:	4631      	mov	r1, r6
 800ee1e:	4628      	mov	r0, r5
 800ee20:	47b8      	blx	r7
 800ee22:	3001      	adds	r0, #1
 800ee24:	f43f af2b 	beq.w	800ec7e <_printf_float+0xb6>
 800ee28:	f109 0901 	add.w	r9, r9, #1
 800ee2c:	e7e8      	b.n	800ee00 <_printf_float+0x238>
 800ee2e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee30:	2b00      	cmp	r3, #0
 800ee32:	dc39      	bgt.n	800eea8 <_printf_float+0x2e0>
 800ee34:	4a1b      	ldr	r2, [pc, #108]	@ (800eea4 <_printf_float+0x2dc>)
 800ee36:	2301      	movs	r3, #1
 800ee38:	4631      	mov	r1, r6
 800ee3a:	4628      	mov	r0, r5
 800ee3c:	47b8      	blx	r7
 800ee3e:	3001      	adds	r0, #1
 800ee40:	f43f af1d 	beq.w	800ec7e <_printf_float+0xb6>
 800ee44:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800ee48:	ea59 0303 	orrs.w	r3, r9, r3
 800ee4c:	d102      	bne.n	800ee54 <_printf_float+0x28c>
 800ee4e:	6823      	ldr	r3, [r4, #0]
 800ee50:	07d9      	lsls	r1, r3, #31
 800ee52:	d5d7      	bpl.n	800ee04 <_printf_float+0x23c>
 800ee54:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ee58:	4631      	mov	r1, r6
 800ee5a:	4628      	mov	r0, r5
 800ee5c:	47b8      	blx	r7
 800ee5e:	3001      	adds	r0, #1
 800ee60:	f43f af0d 	beq.w	800ec7e <_printf_float+0xb6>
 800ee64:	f04f 0a00 	mov.w	sl, #0
 800ee68:	f104 0b1a 	add.w	fp, r4, #26
 800ee6c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ee6e:	425b      	negs	r3, r3
 800ee70:	4553      	cmp	r3, sl
 800ee72:	dc01      	bgt.n	800ee78 <_printf_float+0x2b0>
 800ee74:	464b      	mov	r3, r9
 800ee76:	e793      	b.n	800eda0 <_printf_float+0x1d8>
 800ee78:	2301      	movs	r3, #1
 800ee7a:	465a      	mov	r2, fp
 800ee7c:	4631      	mov	r1, r6
 800ee7e:	4628      	mov	r0, r5
 800ee80:	47b8      	blx	r7
 800ee82:	3001      	adds	r0, #1
 800ee84:	f43f aefb 	beq.w	800ec7e <_printf_float+0xb6>
 800ee88:	f10a 0a01 	add.w	sl, sl, #1
 800ee8c:	e7ee      	b.n	800ee6c <_printf_float+0x2a4>
 800ee8e:	bf00      	nop
 800ee90:	7fefffff 	.word	0x7fefffff
 800ee94:	0806d221 	.word	0x0806d221
 800ee98:	0806d21d 	.word	0x0806d21d
 800ee9c:	0806d229 	.word	0x0806d229
 800eea0:	0806d225 	.word	0x0806d225
 800eea4:	0806d448 	.word	0x0806d448
 800eea8:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800eeaa:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800eeae:	4553      	cmp	r3, sl
 800eeb0:	bfa8      	it	ge
 800eeb2:	4653      	movge	r3, sl
 800eeb4:	2b00      	cmp	r3, #0
 800eeb6:	4699      	mov	r9, r3
 800eeb8:	dc36      	bgt.n	800ef28 <_printf_float+0x360>
 800eeba:	f04f 0b00 	mov.w	fp, #0
 800eebe:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eec2:	f104 021a 	add.w	r2, r4, #26
 800eec6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800eec8:	9306      	str	r3, [sp, #24]
 800eeca:	eba3 0309 	sub.w	r3, r3, r9
 800eece:	455b      	cmp	r3, fp
 800eed0:	dc31      	bgt.n	800ef36 <_printf_float+0x36e>
 800eed2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eed4:	459a      	cmp	sl, r3
 800eed6:	dc3a      	bgt.n	800ef4e <_printf_float+0x386>
 800eed8:	6823      	ldr	r3, [r4, #0]
 800eeda:	07da      	lsls	r2, r3, #31
 800eedc:	d437      	bmi.n	800ef4e <_printf_float+0x386>
 800eede:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800eee0:	ebaa 0903 	sub.w	r9, sl, r3
 800eee4:	9b06      	ldr	r3, [sp, #24]
 800eee6:	ebaa 0303 	sub.w	r3, sl, r3
 800eeea:	4599      	cmp	r9, r3
 800eeec:	bfa8      	it	ge
 800eeee:	4699      	movge	r9, r3
 800eef0:	f1b9 0f00 	cmp.w	r9, #0
 800eef4:	dc33      	bgt.n	800ef5e <_printf_float+0x396>
 800eef6:	f04f 0800 	mov.w	r8, #0
 800eefa:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800eefe:	f104 0b1a 	add.w	fp, r4, #26
 800ef02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800ef04:	ebaa 0303 	sub.w	r3, sl, r3
 800ef08:	eba3 0309 	sub.w	r3, r3, r9
 800ef0c:	4543      	cmp	r3, r8
 800ef0e:	f77f af79 	ble.w	800ee04 <_printf_float+0x23c>
 800ef12:	2301      	movs	r3, #1
 800ef14:	465a      	mov	r2, fp
 800ef16:	4631      	mov	r1, r6
 800ef18:	4628      	mov	r0, r5
 800ef1a:	47b8      	blx	r7
 800ef1c:	3001      	adds	r0, #1
 800ef1e:	f43f aeae 	beq.w	800ec7e <_printf_float+0xb6>
 800ef22:	f108 0801 	add.w	r8, r8, #1
 800ef26:	e7ec      	b.n	800ef02 <_printf_float+0x33a>
 800ef28:	4642      	mov	r2, r8
 800ef2a:	4631      	mov	r1, r6
 800ef2c:	4628      	mov	r0, r5
 800ef2e:	47b8      	blx	r7
 800ef30:	3001      	adds	r0, #1
 800ef32:	d1c2      	bne.n	800eeba <_printf_float+0x2f2>
 800ef34:	e6a3      	b.n	800ec7e <_printf_float+0xb6>
 800ef36:	2301      	movs	r3, #1
 800ef38:	4631      	mov	r1, r6
 800ef3a:	4628      	mov	r0, r5
 800ef3c:	9206      	str	r2, [sp, #24]
 800ef3e:	47b8      	blx	r7
 800ef40:	3001      	adds	r0, #1
 800ef42:	f43f ae9c 	beq.w	800ec7e <_printf_float+0xb6>
 800ef46:	9a06      	ldr	r2, [sp, #24]
 800ef48:	f10b 0b01 	add.w	fp, fp, #1
 800ef4c:	e7bb      	b.n	800eec6 <_printf_float+0x2fe>
 800ef4e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef52:	4631      	mov	r1, r6
 800ef54:	4628      	mov	r0, r5
 800ef56:	47b8      	blx	r7
 800ef58:	3001      	adds	r0, #1
 800ef5a:	d1c0      	bne.n	800eede <_printf_float+0x316>
 800ef5c:	e68f      	b.n	800ec7e <_printf_float+0xb6>
 800ef5e:	9a06      	ldr	r2, [sp, #24]
 800ef60:	464b      	mov	r3, r9
 800ef62:	4442      	add	r2, r8
 800ef64:	4631      	mov	r1, r6
 800ef66:	4628      	mov	r0, r5
 800ef68:	47b8      	blx	r7
 800ef6a:	3001      	adds	r0, #1
 800ef6c:	d1c3      	bne.n	800eef6 <_printf_float+0x32e>
 800ef6e:	e686      	b.n	800ec7e <_printf_float+0xb6>
 800ef70:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800ef74:	f1ba 0f01 	cmp.w	sl, #1
 800ef78:	dc01      	bgt.n	800ef7e <_printf_float+0x3b6>
 800ef7a:	07db      	lsls	r3, r3, #31
 800ef7c:	d536      	bpl.n	800efec <_printf_float+0x424>
 800ef7e:	2301      	movs	r3, #1
 800ef80:	4642      	mov	r2, r8
 800ef82:	4631      	mov	r1, r6
 800ef84:	4628      	mov	r0, r5
 800ef86:	47b8      	blx	r7
 800ef88:	3001      	adds	r0, #1
 800ef8a:	f43f ae78 	beq.w	800ec7e <_printf_float+0xb6>
 800ef8e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800ef92:	4631      	mov	r1, r6
 800ef94:	4628      	mov	r0, r5
 800ef96:	47b8      	blx	r7
 800ef98:	3001      	adds	r0, #1
 800ef9a:	f43f ae70 	beq.w	800ec7e <_printf_float+0xb6>
 800ef9e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800efa2:	2200      	movs	r2, #0
 800efa4:	2300      	movs	r3, #0
 800efa6:	f10a 3aff 	add.w	sl, sl, #4294967295
 800efaa:	f7f1 fd9d 	bl	8000ae8 <__aeabi_dcmpeq>
 800efae:	b9c0      	cbnz	r0, 800efe2 <_printf_float+0x41a>
 800efb0:	4653      	mov	r3, sl
 800efb2:	f108 0201 	add.w	r2, r8, #1
 800efb6:	4631      	mov	r1, r6
 800efb8:	4628      	mov	r0, r5
 800efba:	47b8      	blx	r7
 800efbc:	3001      	adds	r0, #1
 800efbe:	d10c      	bne.n	800efda <_printf_float+0x412>
 800efc0:	e65d      	b.n	800ec7e <_printf_float+0xb6>
 800efc2:	2301      	movs	r3, #1
 800efc4:	465a      	mov	r2, fp
 800efc6:	4631      	mov	r1, r6
 800efc8:	4628      	mov	r0, r5
 800efca:	47b8      	blx	r7
 800efcc:	3001      	adds	r0, #1
 800efce:	f43f ae56 	beq.w	800ec7e <_printf_float+0xb6>
 800efd2:	f108 0801 	add.w	r8, r8, #1
 800efd6:	45d0      	cmp	r8, sl
 800efd8:	dbf3      	blt.n	800efc2 <_printf_float+0x3fa>
 800efda:	464b      	mov	r3, r9
 800efdc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800efe0:	e6df      	b.n	800eda2 <_printf_float+0x1da>
 800efe2:	f04f 0800 	mov.w	r8, #0
 800efe6:	f104 0b1a 	add.w	fp, r4, #26
 800efea:	e7f4      	b.n	800efd6 <_printf_float+0x40e>
 800efec:	2301      	movs	r3, #1
 800efee:	4642      	mov	r2, r8
 800eff0:	e7e1      	b.n	800efb6 <_printf_float+0x3ee>
 800eff2:	2301      	movs	r3, #1
 800eff4:	464a      	mov	r2, r9
 800eff6:	4631      	mov	r1, r6
 800eff8:	4628      	mov	r0, r5
 800effa:	47b8      	blx	r7
 800effc:	3001      	adds	r0, #1
 800effe:	f43f ae3e 	beq.w	800ec7e <_printf_float+0xb6>
 800f002:	f108 0801 	add.w	r8, r8, #1
 800f006:	68e3      	ldr	r3, [r4, #12]
 800f008:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800f00a:	1a5b      	subs	r3, r3, r1
 800f00c:	4543      	cmp	r3, r8
 800f00e:	dcf0      	bgt.n	800eff2 <_printf_float+0x42a>
 800f010:	e6fc      	b.n	800ee0c <_printf_float+0x244>
 800f012:	f04f 0800 	mov.w	r8, #0
 800f016:	f104 0919 	add.w	r9, r4, #25
 800f01a:	e7f4      	b.n	800f006 <_printf_float+0x43e>

0800f01c <_printf_common>:
 800f01c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800f020:	4616      	mov	r6, r2
 800f022:	4698      	mov	r8, r3
 800f024:	688a      	ldr	r2, [r1, #8]
 800f026:	690b      	ldr	r3, [r1, #16]
 800f028:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800f02c:	4293      	cmp	r3, r2
 800f02e:	bfb8      	it	lt
 800f030:	4613      	movlt	r3, r2
 800f032:	6033      	str	r3, [r6, #0]
 800f034:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800f038:	4607      	mov	r7, r0
 800f03a:	460c      	mov	r4, r1
 800f03c:	b10a      	cbz	r2, 800f042 <_printf_common+0x26>
 800f03e:	3301      	adds	r3, #1
 800f040:	6033      	str	r3, [r6, #0]
 800f042:	6823      	ldr	r3, [r4, #0]
 800f044:	0699      	lsls	r1, r3, #26
 800f046:	bf42      	ittt	mi
 800f048:	6833      	ldrmi	r3, [r6, #0]
 800f04a:	3302      	addmi	r3, #2
 800f04c:	6033      	strmi	r3, [r6, #0]
 800f04e:	6825      	ldr	r5, [r4, #0]
 800f050:	f015 0506 	ands.w	r5, r5, #6
 800f054:	d106      	bne.n	800f064 <_printf_common+0x48>
 800f056:	f104 0a19 	add.w	sl, r4, #25
 800f05a:	68e3      	ldr	r3, [r4, #12]
 800f05c:	6832      	ldr	r2, [r6, #0]
 800f05e:	1a9b      	subs	r3, r3, r2
 800f060:	42ab      	cmp	r3, r5
 800f062:	dc26      	bgt.n	800f0b2 <_printf_common+0x96>
 800f064:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800f068:	6822      	ldr	r2, [r4, #0]
 800f06a:	3b00      	subs	r3, #0
 800f06c:	bf18      	it	ne
 800f06e:	2301      	movne	r3, #1
 800f070:	0692      	lsls	r2, r2, #26
 800f072:	d42b      	bmi.n	800f0cc <_printf_common+0xb0>
 800f074:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800f078:	4641      	mov	r1, r8
 800f07a:	4638      	mov	r0, r7
 800f07c:	47c8      	blx	r9
 800f07e:	3001      	adds	r0, #1
 800f080:	d01e      	beq.n	800f0c0 <_printf_common+0xa4>
 800f082:	6823      	ldr	r3, [r4, #0]
 800f084:	6922      	ldr	r2, [r4, #16]
 800f086:	f003 0306 	and.w	r3, r3, #6
 800f08a:	2b04      	cmp	r3, #4
 800f08c:	bf02      	ittt	eq
 800f08e:	68e5      	ldreq	r5, [r4, #12]
 800f090:	6833      	ldreq	r3, [r6, #0]
 800f092:	1aed      	subeq	r5, r5, r3
 800f094:	68a3      	ldr	r3, [r4, #8]
 800f096:	bf0c      	ite	eq
 800f098:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800f09c:	2500      	movne	r5, #0
 800f09e:	4293      	cmp	r3, r2
 800f0a0:	bfc4      	itt	gt
 800f0a2:	1a9b      	subgt	r3, r3, r2
 800f0a4:	18ed      	addgt	r5, r5, r3
 800f0a6:	2600      	movs	r6, #0
 800f0a8:	341a      	adds	r4, #26
 800f0aa:	42b5      	cmp	r5, r6
 800f0ac:	d11a      	bne.n	800f0e4 <_printf_common+0xc8>
 800f0ae:	2000      	movs	r0, #0
 800f0b0:	e008      	b.n	800f0c4 <_printf_common+0xa8>
 800f0b2:	2301      	movs	r3, #1
 800f0b4:	4652      	mov	r2, sl
 800f0b6:	4641      	mov	r1, r8
 800f0b8:	4638      	mov	r0, r7
 800f0ba:	47c8      	blx	r9
 800f0bc:	3001      	adds	r0, #1
 800f0be:	d103      	bne.n	800f0c8 <_printf_common+0xac>
 800f0c0:	f04f 30ff 	mov.w	r0, #4294967295
 800f0c4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f0c8:	3501      	adds	r5, #1
 800f0ca:	e7c6      	b.n	800f05a <_printf_common+0x3e>
 800f0cc:	18e1      	adds	r1, r4, r3
 800f0ce:	1c5a      	adds	r2, r3, #1
 800f0d0:	2030      	movs	r0, #48	@ 0x30
 800f0d2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800f0d6:	4422      	add	r2, r4
 800f0d8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800f0dc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800f0e0:	3302      	adds	r3, #2
 800f0e2:	e7c7      	b.n	800f074 <_printf_common+0x58>
 800f0e4:	2301      	movs	r3, #1
 800f0e6:	4622      	mov	r2, r4
 800f0e8:	4641      	mov	r1, r8
 800f0ea:	4638      	mov	r0, r7
 800f0ec:	47c8      	blx	r9
 800f0ee:	3001      	adds	r0, #1
 800f0f0:	d0e6      	beq.n	800f0c0 <_printf_common+0xa4>
 800f0f2:	3601      	adds	r6, #1
 800f0f4:	e7d9      	b.n	800f0aa <_printf_common+0x8e>
	...

0800f0f8 <_printf_i>:
 800f0f8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800f0fc:	7e0f      	ldrb	r7, [r1, #24]
 800f0fe:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800f100:	2f78      	cmp	r7, #120	@ 0x78
 800f102:	4691      	mov	r9, r2
 800f104:	4680      	mov	r8, r0
 800f106:	460c      	mov	r4, r1
 800f108:	469a      	mov	sl, r3
 800f10a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800f10e:	d807      	bhi.n	800f120 <_printf_i+0x28>
 800f110:	2f62      	cmp	r7, #98	@ 0x62
 800f112:	d80a      	bhi.n	800f12a <_printf_i+0x32>
 800f114:	2f00      	cmp	r7, #0
 800f116:	f000 80d1 	beq.w	800f2bc <_printf_i+0x1c4>
 800f11a:	2f58      	cmp	r7, #88	@ 0x58
 800f11c:	f000 80b8 	beq.w	800f290 <_printf_i+0x198>
 800f120:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f124:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800f128:	e03a      	b.n	800f1a0 <_printf_i+0xa8>
 800f12a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800f12e:	2b15      	cmp	r3, #21
 800f130:	d8f6      	bhi.n	800f120 <_printf_i+0x28>
 800f132:	a101      	add	r1, pc, #4	@ (adr r1, 800f138 <_printf_i+0x40>)
 800f134:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800f138:	0800f191 	.word	0x0800f191
 800f13c:	0800f1a5 	.word	0x0800f1a5
 800f140:	0800f121 	.word	0x0800f121
 800f144:	0800f121 	.word	0x0800f121
 800f148:	0800f121 	.word	0x0800f121
 800f14c:	0800f121 	.word	0x0800f121
 800f150:	0800f1a5 	.word	0x0800f1a5
 800f154:	0800f121 	.word	0x0800f121
 800f158:	0800f121 	.word	0x0800f121
 800f15c:	0800f121 	.word	0x0800f121
 800f160:	0800f121 	.word	0x0800f121
 800f164:	0800f2a3 	.word	0x0800f2a3
 800f168:	0800f1cf 	.word	0x0800f1cf
 800f16c:	0800f25d 	.word	0x0800f25d
 800f170:	0800f121 	.word	0x0800f121
 800f174:	0800f121 	.word	0x0800f121
 800f178:	0800f2c5 	.word	0x0800f2c5
 800f17c:	0800f121 	.word	0x0800f121
 800f180:	0800f1cf 	.word	0x0800f1cf
 800f184:	0800f121 	.word	0x0800f121
 800f188:	0800f121 	.word	0x0800f121
 800f18c:	0800f265 	.word	0x0800f265
 800f190:	6833      	ldr	r3, [r6, #0]
 800f192:	1d1a      	adds	r2, r3, #4
 800f194:	681b      	ldr	r3, [r3, #0]
 800f196:	6032      	str	r2, [r6, #0]
 800f198:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800f19c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800f1a0:	2301      	movs	r3, #1
 800f1a2:	e09c      	b.n	800f2de <_printf_i+0x1e6>
 800f1a4:	6833      	ldr	r3, [r6, #0]
 800f1a6:	6820      	ldr	r0, [r4, #0]
 800f1a8:	1d19      	adds	r1, r3, #4
 800f1aa:	6031      	str	r1, [r6, #0]
 800f1ac:	0606      	lsls	r6, r0, #24
 800f1ae:	d501      	bpl.n	800f1b4 <_printf_i+0xbc>
 800f1b0:	681d      	ldr	r5, [r3, #0]
 800f1b2:	e003      	b.n	800f1bc <_printf_i+0xc4>
 800f1b4:	0645      	lsls	r5, r0, #25
 800f1b6:	d5fb      	bpl.n	800f1b0 <_printf_i+0xb8>
 800f1b8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800f1bc:	2d00      	cmp	r5, #0
 800f1be:	da03      	bge.n	800f1c8 <_printf_i+0xd0>
 800f1c0:	232d      	movs	r3, #45	@ 0x2d
 800f1c2:	426d      	negs	r5, r5
 800f1c4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f1c8:	4858      	ldr	r0, [pc, #352]	@ (800f32c <_printf_i+0x234>)
 800f1ca:	230a      	movs	r3, #10
 800f1cc:	e011      	b.n	800f1f2 <_printf_i+0xfa>
 800f1ce:	6821      	ldr	r1, [r4, #0]
 800f1d0:	6833      	ldr	r3, [r6, #0]
 800f1d2:	0608      	lsls	r0, r1, #24
 800f1d4:	f853 5b04 	ldr.w	r5, [r3], #4
 800f1d8:	d402      	bmi.n	800f1e0 <_printf_i+0xe8>
 800f1da:	0649      	lsls	r1, r1, #25
 800f1dc:	bf48      	it	mi
 800f1de:	b2ad      	uxthmi	r5, r5
 800f1e0:	2f6f      	cmp	r7, #111	@ 0x6f
 800f1e2:	4852      	ldr	r0, [pc, #328]	@ (800f32c <_printf_i+0x234>)
 800f1e4:	6033      	str	r3, [r6, #0]
 800f1e6:	bf14      	ite	ne
 800f1e8:	230a      	movne	r3, #10
 800f1ea:	2308      	moveq	r3, #8
 800f1ec:	2100      	movs	r1, #0
 800f1ee:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800f1f2:	6866      	ldr	r6, [r4, #4]
 800f1f4:	60a6      	str	r6, [r4, #8]
 800f1f6:	2e00      	cmp	r6, #0
 800f1f8:	db05      	blt.n	800f206 <_printf_i+0x10e>
 800f1fa:	6821      	ldr	r1, [r4, #0]
 800f1fc:	432e      	orrs	r6, r5
 800f1fe:	f021 0104 	bic.w	r1, r1, #4
 800f202:	6021      	str	r1, [r4, #0]
 800f204:	d04b      	beq.n	800f29e <_printf_i+0x1a6>
 800f206:	4616      	mov	r6, r2
 800f208:	fbb5 f1f3 	udiv	r1, r5, r3
 800f20c:	fb03 5711 	mls	r7, r3, r1, r5
 800f210:	5dc7      	ldrb	r7, [r0, r7]
 800f212:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800f216:	462f      	mov	r7, r5
 800f218:	42bb      	cmp	r3, r7
 800f21a:	460d      	mov	r5, r1
 800f21c:	d9f4      	bls.n	800f208 <_printf_i+0x110>
 800f21e:	2b08      	cmp	r3, #8
 800f220:	d10b      	bne.n	800f23a <_printf_i+0x142>
 800f222:	6823      	ldr	r3, [r4, #0]
 800f224:	07df      	lsls	r7, r3, #31
 800f226:	d508      	bpl.n	800f23a <_printf_i+0x142>
 800f228:	6923      	ldr	r3, [r4, #16]
 800f22a:	6861      	ldr	r1, [r4, #4]
 800f22c:	4299      	cmp	r1, r3
 800f22e:	bfde      	ittt	le
 800f230:	2330      	movle	r3, #48	@ 0x30
 800f232:	f806 3c01 	strble.w	r3, [r6, #-1]
 800f236:	f106 36ff 	addle.w	r6, r6, #4294967295
 800f23a:	1b92      	subs	r2, r2, r6
 800f23c:	6122      	str	r2, [r4, #16]
 800f23e:	f8cd a000 	str.w	sl, [sp]
 800f242:	464b      	mov	r3, r9
 800f244:	aa03      	add	r2, sp, #12
 800f246:	4621      	mov	r1, r4
 800f248:	4640      	mov	r0, r8
 800f24a:	f7ff fee7 	bl	800f01c <_printf_common>
 800f24e:	3001      	adds	r0, #1
 800f250:	d14a      	bne.n	800f2e8 <_printf_i+0x1f0>
 800f252:	f04f 30ff 	mov.w	r0, #4294967295
 800f256:	b004      	add	sp, #16
 800f258:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800f25c:	6823      	ldr	r3, [r4, #0]
 800f25e:	f043 0320 	orr.w	r3, r3, #32
 800f262:	6023      	str	r3, [r4, #0]
 800f264:	4832      	ldr	r0, [pc, #200]	@ (800f330 <_printf_i+0x238>)
 800f266:	2778      	movs	r7, #120	@ 0x78
 800f268:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800f26c:	6823      	ldr	r3, [r4, #0]
 800f26e:	6831      	ldr	r1, [r6, #0]
 800f270:	061f      	lsls	r7, r3, #24
 800f272:	f851 5b04 	ldr.w	r5, [r1], #4
 800f276:	d402      	bmi.n	800f27e <_printf_i+0x186>
 800f278:	065f      	lsls	r7, r3, #25
 800f27a:	bf48      	it	mi
 800f27c:	b2ad      	uxthmi	r5, r5
 800f27e:	6031      	str	r1, [r6, #0]
 800f280:	07d9      	lsls	r1, r3, #31
 800f282:	bf44      	itt	mi
 800f284:	f043 0320 	orrmi.w	r3, r3, #32
 800f288:	6023      	strmi	r3, [r4, #0]
 800f28a:	b11d      	cbz	r5, 800f294 <_printf_i+0x19c>
 800f28c:	2310      	movs	r3, #16
 800f28e:	e7ad      	b.n	800f1ec <_printf_i+0xf4>
 800f290:	4826      	ldr	r0, [pc, #152]	@ (800f32c <_printf_i+0x234>)
 800f292:	e7e9      	b.n	800f268 <_printf_i+0x170>
 800f294:	6823      	ldr	r3, [r4, #0]
 800f296:	f023 0320 	bic.w	r3, r3, #32
 800f29a:	6023      	str	r3, [r4, #0]
 800f29c:	e7f6      	b.n	800f28c <_printf_i+0x194>
 800f29e:	4616      	mov	r6, r2
 800f2a0:	e7bd      	b.n	800f21e <_printf_i+0x126>
 800f2a2:	6833      	ldr	r3, [r6, #0]
 800f2a4:	6825      	ldr	r5, [r4, #0]
 800f2a6:	6961      	ldr	r1, [r4, #20]
 800f2a8:	1d18      	adds	r0, r3, #4
 800f2aa:	6030      	str	r0, [r6, #0]
 800f2ac:	062e      	lsls	r6, r5, #24
 800f2ae:	681b      	ldr	r3, [r3, #0]
 800f2b0:	d501      	bpl.n	800f2b6 <_printf_i+0x1be>
 800f2b2:	6019      	str	r1, [r3, #0]
 800f2b4:	e002      	b.n	800f2bc <_printf_i+0x1c4>
 800f2b6:	0668      	lsls	r0, r5, #25
 800f2b8:	d5fb      	bpl.n	800f2b2 <_printf_i+0x1ba>
 800f2ba:	8019      	strh	r1, [r3, #0]
 800f2bc:	2300      	movs	r3, #0
 800f2be:	6123      	str	r3, [r4, #16]
 800f2c0:	4616      	mov	r6, r2
 800f2c2:	e7bc      	b.n	800f23e <_printf_i+0x146>
 800f2c4:	6833      	ldr	r3, [r6, #0]
 800f2c6:	1d1a      	adds	r2, r3, #4
 800f2c8:	6032      	str	r2, [r6, #0]
 800f2ca:	681e      	ldr	r6, [r3, #0]
 800f2cc:	6862      	ldr	r2, [r4, #4]
 800f2ce:	2100      	movs	r1, #0
 800f2d0:	4630      	mov	r0, r6
 800f2d2:	f7f0 ff8d 	bl	80001f0 <memchr>
 800f2d6:	b108      	cbz	r0, 800f2dc <_printf_i+0x1e4>
 800f2d8:	1b80      	subs	r0, r0, r6
 800f2da:	6060      	str	r0, [r4, #4]
 800f2dc:	6863      	ldr	r3, [r4, #4]
 800f2de:	6123      	str	r3, [r4, #16]
 800f2e0:	2300      	movs	r3, #0
 800f2e2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800f2e6:	e7aa      	b.n	800f23e <_printf_i+0x146>
 800f2e8:	6923      	ldr	r3, [r4, #16]
 800f2ea:	4632      	mov	r2, r6
 800f2ec:	4649      	mov	r1, r9
 800f2ee:	4640      	mov	r0, r8
 800f2f0:	47d0      	blx	sl
 800f2f2:	3001      	adds	r0, #1
 800f2f4:	d0ad      	beq.n	800f252 <_printf_i+0x15a>
 800f2f6:	6823      	ldr	r3, [r4, #0]
 800f2f8:	079b      	lsls	r3, r3, #30
 800f2fa:	d413      	bmi.n	800f324 <_printf_i+0x22c>
 800f2fc:	68e0      	ldr	r0, [r4, #12]
 800f2fe:	9b03      	ldr	r3, [sp, #12]
 800f300:	4298      	cmp	r0, r3
 800f302:	bfb8      	it	lt
 800f304:	4618      	movlt	r0, r3
 800f306:	e7a6      	b.n	800f256 <_printf_i+0x15e>
 800f308:	2301      	movs	r3, #1
 800f30a:	4632      	mov	r2, r6
 800f30c:	4649      	mov	r1, r9
 800f30e:	4640      	mov	r0, r8
 800f310:	47d0      	blx	sl
 800f312:	3001      	adds	r0, #1
 800f314:	d09d      	beq.n	800f252 <_printf_i+0x15a>
 800f316:	3501      	adds	r5, #1
 800f318:	68e3      	ldr	r3, [r4, #12]
 800f31a:	9903      	ldr	r1, [sp, #12]
 800f31c:	1a5b      	subs	r3, r3, r1
 800f31e:	42ab      	cmp	r3, r5
 800f320:	dcf2      	bgt.n	800f308 <_printf_i+0x210>
 800f322:	e7eb      	b.n	800f2fc <_printf_i+0x204>
 800f324:	2500      	movs	r5, #0
 800f326:	f104 0619 	add.w	r6, r4, #25
 800f32a:	e7f5      	b.n	800f318 <_printf_i+0x220>
 800f32c:	0806d22d 	.word	0x0806d22d
 800f330:	0806d23e 	.word	0x0806d23e

0800f334 <_scanf_float>:
 800f334:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800f338:	b087      	sub	sp, #28
 800f33a:	4691      	mov	r9, r2
 800f33c:	9303      	str	r3, [sp, #12]
 800f33e:	688b      	ldr	r3, [r1, #8]
 800f340:	1e5a      	subs	r2, r3, #1
 800f342:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 800f346:	bf81      	itttt	hi
 800f348:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 800f34c:	eb03 0b05 	addhi.w	fp, r3, r5
 800f350:	f240 135d 	movwhi	r3, #349	@ 0x15d
 800f354:	608b      	strhi	r3, [r1, #8]
 800f356:	680b      	ldr	r3, [r1, #0]
 800f358:	460a      	mov	r2, r1
 800f35a:	f04f 0500 	mov.w	r5, #0
 800f35e:	f443 63f0 	orr.w	r3, r3, #1920	@ 0x780
 800f362:	f842 3b1c 	str.w	r3, [r2], #28
 800f366:	e9cd 5504 	strd	r5, r5, [sp, #16]
 800f36a:	4680      	mov	r8, r0
 800f36c:	460c      	mov	r4, r1
 800f36e:	bf98      	it	ls
 800f370:	f04f 0b00 	movls.w	fp, #0
 800f374:	9201      	str	r2, [sp, #4]
 800f376:	4616      	mov	r6, r2
 800f378:	46aa      	mov	sl, r5
 800f37a:	462f      	mov	r7, r5
 800f37c:	9502      	str	r5, [sp, #8]
 800f37e:	68a2      	ldr	r2, [r4, #8]
 800f380:	b15a      	cbz	r2, 800f39a <_scanf_float+0x66>
 800f382:	f8d9 3000 	ldr.w	r3, [r9]
 800f386:	781b      	ldrb	r3, [r3, #0]
 800f388:	2b4e      	cmp	r3, #78	@ 0x4e
 800f38a:	d863      	bhi.n	800f454 <_scanf_float+0x120>
 800f38c:	2b40      	cmp	r3, #64	@ 0x40
 800f38e:	d83b      	bhi.n	800f408 <_scanf_float+0xd4>
 800f390:	f1a3 012b 	sub.w	r1, r3, #43	@ 0x2b
 800f394:	b2c8      	uxtb	r0, r1
 800f396:	280e      	cmp	r0, #14
 800f398:	d939      	bls.n	800f40e <_scanf_float+0xda>
 800f39a:	b11f      	cbz	r7, 800f3a4 <_scanf_float+0x70>
 800f39c:	6823      	ldr	r3, [r4, #0]
 800f39e:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800f3a2:	6023      	str	r3, [r4, #0]
 800f3a4:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f3a8:	f1ba 0f01 	cmp.w	sl, #1
 800f3ac:	f200 8114 	bhi.w	800f5d8 <_scanf_float+0x2a4>
 800f3b0:	9b01      	ldr	r3, [sp, #4]
 800f3b2:	429e      	cmp	r6, r3
 800f3b4:	f200 8105 	bhi.w	800f5c2 <_scanf_float+0x28e>
 800f3b8:	2001      	movs	r0, #1
 800f3ba:	b007      	add	sp, #28
 800f3bc:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800f3c0:	f1a3 0261 	sub.w	r2, r3, #97	@ 0x61
 800f3c4:	2a0d      	cmp	r2, #13
 800f3c6:	d8e8      	bhi.n	800f39a <_scanf_float+0x66>
 800f3c8:	a101      	add	r1, pc, #4	@ (adr r1, 800f3d0 <_scanf_float+0x9c>)
 800f3ca:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800f3ce:	bf00      	nop
 800f3d0:	0800f519 	.word	0x0800f519
 800f3d4:	0800f39b 	.word	0x0800f39b
 800f3d8:	0800f39b 	.word	0x0800f39b
 800f3dc:	0800f39b 	.word	0x0800f39b
 800f3e0:	0800f575 	.word	0x0800f575
 800f3e4:	0800f54f 	.word	0x0800f54f
 800f3e8:	0800f39b 	.word	0x0800f39b
 800f3ec:	0800f39b 	.word	0x0800f39b
 800f3f0:	0800f527 	.word	0x0800f527
 800f3f4:	0800f39b 	.word	0x0800f39b
 800f3f8:	0800f39b 	.word	0x0800f39b
 800f3fc:	0800f39b 	.word	0x0800f39b
 800f400:	0800f39b 	.word	0x0800f39b
 800f404:	0800f4e3 	.word	0x0800f4e3
 800f408:	f1a3 0241 	sub.w	r2, r3, #65	@ 0x41
 800f40c:	e7da      	b.n	800f3c4 <_scanf_float+0x90>
 800f40e:	290e      	cmp	r1, #14
 800f410:	d8c3      	bhi.n	800f39a <_scanf_float+0x66>
 800f412:	a001      	add	r0, pc, #4	@ (adr r0, 800f418 <_scanf_float+0xe4>)
 800f414:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 800f418:	0800f4d3 	.word	0x0800f4d3
 800f41c:	0800f39b 	.word	0x0800f39b
 800f420:	0800f4d3 	.word	0x0800f4d3
 800f424:	0800f563 	.word	0x0800f563
 800f428:	0800f39b 	.word	0x0800f39b
 800f42c:	0800f475 	.word	0x0800f475
 800f430:	0800f4b9 	.word	0x0800f4b9
 800f434:	0800f4b9 	.word	0x0800f4b9
 800f438:	0800f4b9 	.word	0x0800f4b9
 800f43c:	0800f4b9 	.word	0x0800f4b9
 800f440:	0800f4b9 	.word	0x0800f4b9
 800f444:	0800f4b9 	.word	0x0800f4b9
 800f448:	0800f4b9 	.word	0x0800f4b9
 800f44c:	0800f4b9 	.word	0x0800f4b9
 800f450:	0800f4b9 	.word	0x0800f4b9
 800f454:	2b6e      	cmp	r3, #110	@ 0x6e
 800f456:	d809      	bhi.n	800f46c <_scanf_float+0x138>
 800f458:	2b60      	cmp	r3, #96	@ 0x60
 800f45a:	d8b1      	bhi.n	800f3c0 <_scanf_float+0x8c>
 800f45c:	2b54      	cmp	r3, #84	@ 0x54
 800f45e:	d07b      	beq.n	800f558 <_scanf_float+0x224>
 800f460:	2b59      	cmp	r3, #89	@ 0x59
 800f462:	d19a      	bne.n	800f39a <_scanf_float+0x66>
 800f464:	2d07      	cmp	r5, #7
 800f466:	d198      	bne.n	800f39a <_scanf_float+0x66>
 800f468:	2508      	movs	r5, #8
 800f46a:	e02f      	b.n	800f4cc <_scanf_float+0x198>
 800f46c:	2b74      	cmp	r3, #116	@ 0x74
 800f46e:	d073      	beq.n	800f558 <_scanf_float+0x224>
 800f470:	2b79      	cmp	r3, #121	@ 0x79
 800f472:	e7f6      	b.n	800f462 <_scanf_float+0x12e>
 800f474:	6821      	ldr	r1, [r4, #0]
 800f476:	05c8      	lsls	r0, r1, #23
 800f478:	d51e      	bpl.n	800f4b8 <_scanf_float+0x184>
 800f47a:	f021 0180 	bic.w	r1, r1, #128	@ 0x80
 800f47e:	6021      	str	r1, [r4, #0]
 800f480:	3701      	adds	r7, #1
 800f482:	f1bb 0f00 	cmp.w	fp, #0
 800f486:	d003      	beq.n	800f490 <_scanf_float+0x15c>
 800f488:	3201      	adds	r2, #1
 800f48a:	f10b 3bff 	add.w	fp, fp, #4294967295
 800f48e:	60a2      	str	r2, [r4, #8]
 800f490:	68a3      	ldr	r3, [r4, #8]
 800f492:	3b01      	subs	r3, #1
 800f494:	60a3      	str	r3, [r4, #8]
 800f496:	6923      	ldr	r3, [r4, #16]
 800f498:	3301      	adds	r3, #1
 800f49a:	6123      	str	r3, [r4, #16]
 800f49c:	f8d9 3004 	ldr.w	r3, [r9, #4]
 800f4a0:	3b01      	subs	r3, #1
 800f4a2:	2b00      	cmp	r3, #0
 800f4a4:	f8c9 3004 	str.w	r3, [r9, #4]
 800f4a8:	f340 8082 	ble.w	800f5b0 <_scanf_float+0x27c>
 800f4ac:	f8d9 3000 	ldr.w	r3, [r9]
 800f4b0:	3301      	adds	r3, #1
 800f4b2:	f8c9 3000 	str.w	r3, [r9]
 800f4b6:	e762      	b.n	800f37e <_scanf_float+0x4a>
 800f4b8:	eb1a 0105 	adds.w	r1, sl, r5
 800f4bc:	f47f af6d 	bne.w	800f39a <_scanf_float+0x66>
 800f4c0:	6822      	ldr	r2, [r4, #0]
 800f4c2:	f422 72c0 	bic.w	r2, r2, #384	@ 0x180
 800f4c6:	6022      	str	r2, [r4, #0]
 800f4c8:	460d      	mov	r5, r1
 800f4ca:	468a      	mov	sl, r1
 800f4cc:	f806 3b01 	strb.w	r3, [r6], #1
 800f4d0:	e7de      	b.n	800f490 <_scanf_float+0x15c>
 800f4d2:	6822      	ldr	r2, [r4, #0]
 800f4d4:	0610      	lsls	r0, r2, #24
 800f4d6:	f57f af60 	bpl.w	800f39a <_scanf_float+0x66>
 800f4da:	f022 0280 	bic.w	r2, r2, #128	@ 0x80
 800f4de:	6022      	str	r2, [r4, #0]
 800f4e0:	e7f4      	b.n	800f4cc <_scanf_float+0x198>
 800f4e2:	f1ba 0f00 	cmp.w	sl, #0
 800f4e6:	d10c      	bne.n	800f502 <_scanf_float+0x1ce>
 800f4e8:	b977      	cbnz	r7, 800f508 <_scanf_float+0x1d4>
 800f4ea:	6822      	ldr	r2, [r4, #0]
 800f4ec:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f4f0:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f4f4:	d108      	bne.n	800f508 <_scanf_float+0x1d4>
 800f4f6:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f4fa:	6022      	str	r2, [r4, #0]
 800f4fc:	f04f 0a01 	mov.w	sl, #1
 800f500:	e7e4      	b.n	800f4cc <_scanf_float+0x198>
 800f502:	f1ba 0f02 	cmp.w	sl, #2
 800f506:	d050      	beq.n	800f5aa <_scanf_float+0x276>
 800f508:	2d01      	cmp	r5, #1
 800f50a:	d002      	beq.n	800f512 <_scanf_float+0x1de>
 800f50c:	2d04      	cmp	r5, #4
 800f50e:	f47f af44 	bne.w	800f39a <_scanf_float+0x66>
 800f512:	3501      	adds	r5, #1
 800f514:	b2ed      	uxtb	r5, r5
 800f516:	e7d9      	b.n	800f4cc <_scanf_float+0x198>
 800f518:	f1ba 0f01 	cmp.w	sl, #1
 800f51c:	f47f af3d 	bne.w	800f39a <_scanf_float+0x66>
 800f520:	f04f 0a02 	mov.w	sl, #2
 800f524:	e7d2      	b.n	800f4cc <_scanf_float+0x198>
 800f526:	b975      	cbnz	r5, 800f546 <_scanf_float+0x212>
 800f528:	2f00      	cmp	r7, #0
 800f52a:	f47f af37 	bne.w	800f39c <_scanf_float+0x68>
 800f52e:	6822      	ldr	r2, [r4, #0]
 800f530:	f402 61e0 	and.w	r1, r2, #1792	@ 0x700
 800f534:	f5b1 6fe0 	cmp.w	r1, #1792	@ 0x700
 800f538:	f040 8103 	bne.w	800f742 <_scanf_float+0x40e>
 800f53c:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f540:	6022      	str	r2, [r4, #0]
 800f542:	2501      	movs	r5, #1
 800f544:	e7c2      	b.n	800f4cc <_scanf_float+0x198>
 800f546:	2d03      	cmp	r5, #3
 800f548:	d0e3      	beq.n	800f512 <_scanf_float+0x1de>
 800f54a:	2d05      	cmp	r5, #5
 800f54c:	e7df      	b.n	800f50e <_scanf_float+0x1da>
 800f54e:	2d02      	cmp	r5, #2
 800f550:	f47f af23 	bne.w	800f39a <_scanf_float+0x66>
 800f554:	2503      	movs	r5, #3
 800f556:	e7b9      	b.n	800f4cc <_scanf_float+0x198>
 800f558:	2d06      	cmp	r5, #6
 800f55a:	f47f af1e 	bne.w	800f39a <_scanf_float+0x66>
 800f55e:	2507      	movs	r5, #7
 800f560:	e7b4      	b.n	800f4cc <_scanf_float+0x198>
 800f562:	6822      	ldr	r2, [r4, #0]
 800f564:	0591      	lsls	r1, r2, #22
 800f566:	f57f af18 	bpl.w	800f39a <_scanf_float+0x66>
 800f56a:	f422 7220 	bic.w	r2, r2, #640	@ 0x280
 800f56e:	6022      	str	r2, [r4, #0]
 800f570:	9702      	str	r7, [sp, #8]
 800f572:	e7ab      	b.n	800f4cc <_scanf_float+0x198>
 800f574:	6822      	ldr	r2, [r4, #0]
 800f576:	f402 61a0 	and.w	r1, r2, #1280	@ 0x500
 800f57a:	f5b1 6f80 	cmp.w	r1, #1024	@ 0x400
 800f57e:	d005      	beq.n	800f58c <_scanf_float+0x258>
 800f580:	0550      	lsls	r0, r2, #21
 800f582:	f57f af0a 	bpl.w	800f39a <_scanf_float+0x66>
 800f586:	2f00      	cmp	r7, #0
 800f588:	f000 80db 	beq.w	800f742 <_scanf_float+0x40e>
 800f58c:	0591      	lsls	r1, r2, #22
 800f58e:	bf58      	it	pl
 800f590:	9902      	ldrpl	r1, [sp, #8]
 800f592:	f422 62f0 	bic.w	r2, r2, #1920	@ 0x780
 800f596:	bf58      	it	pl
 800f598:	1a79      	subpl	r1, r7, r1
 800f59a:	f442 72c0 	orr.w	r2, r2, #384	@ 0x180
 800f59e:	bf58      	it	pl
 800f5a0:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800f5a4:	6022      	str	r2, [r4, #0]
 800f5a6:	2700      	movs	r7, #0
 800f5a8:	e790      	b.n	800f4cc <_scanf_float+0x198>
 800f5aa:	f04f 0a03 	mov.w	sl, #3
 800f5ae:	e78d      	b.n	800f4cc <_scanf_float+0x198>
 800f5b0:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 800f5b4:	4649      	mov	r1, r9
 800f5b6:	4640      	mov	r0, r8
 800f5b8:	4798      	blx	r3
 800f5ba:	2800      	cmp	r0, #0
 800f5bc:	f43f aedf 	beq.w	800f37e <_scanf_float+0x4a>
 800f5c0:	e6eb      	b.n	800f39a <_scanf_float+0x66>
 800f5c2:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f5c6:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f5ca:	464a      	mov	r2, r9
 800f5cc:	4640      	mov	r0, r8
 800f5ce:	4798      	blx	r3
 800f5d0:	6923      	ldr	r3, [r4, #16]
 800f5d2:	3b01      	subs	r3, #1
 800f5d4:	6123      	str	r3, [r4, #16]
 800f5d6:	e6eb      	b.n	800f3b0 <_scanf_float+0x7c>
 800f5d8:	1e6b      	subs	r3, r5, #1
 800f5da:	2b06      	cmp	r3, #6
 800f5dc:	d824      	bhi.n	800f628 <_scanf_float+0x2f4>
 800f5de:	2d02      	cmp	r5, #2
 800f5e0:	d836      	bhi.n	800f650 <_scanf_float+0x31c>
 800f5e2:	9b01      	ldr	r3, [sp, #4]
 800f5e4:	429e      	cmp	r6, r3
 800f5e6:	f67f aee7 	bls.w	800f3b8 <_scanf_float+0x84>
 800f5ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f5ee:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f5f2:	464a      	mov	r2, r9
 800f5f4:	4640      	mov	r0, r8
 800f5f6:	4798      	blx	r3
 800f5f8:	6923      	ldr	r3, [r4, #16]
 800f5fa:	3b01      	subs	r3, #1
 800f5fc:	6123      	str	r3, [r4, #16]
 800f5fe:	e7f0      	b.n	800f5e2 <_scanf_float+0x2ae>
 800f600:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f604:	f81b 1d01 	ldrb.w	r1, [fp, #-1]!
 800f608:	464a      	mov	r2, r9
 800f60a:	4640      	mov	r0, r8
 800f60c:	4798      	blx	r3
 800f60e:	6923      	ldr	r3, [r4, #16]
 800f610:	3b01      	subs	r3, #1
 800f612:	6123      	str	r3, [r4, #16]
 800f614:	f10a 3aff 	add.w	sl, sl, #4294967295
 800f618:	fa5f fa8a 	uxtb.w	sl, sl
 800f61c:	f1ba 0f02 	cmp.w	sl, #2
 800f620:	d1ee      	bne.n	800f600 <_scanf_float+0x2cc>
 800f622:	3d03      	subs	r5, #3
 800f624:	b2ed      	uxtb	r5, r5
 800f626:	1b76      	subs	r6, r6, r5
 800f628:	6823      	ldr	r3, [r4, #0]
 800f62a:	05da      	lsls	r2, r3, #23
 800f62c:	d530      	bpl.n	800f690 <_scanf_float+0x35c>
 800f62e:	055b      	lsls	r3, r3, #21
 800f630:	d511      	bpl.n	800f656 <_scanf_float+0x322>
 800f632:	9b01      	ldr	r3, [sp, #4]
 800f634:	429e      	cmp	r6, r3
 800f636:	f67f aebf 	bls.w	800f3b8 <_scanf_float+0x84>
 800f63a:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f63e:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800f642:	464a      	mov	r2, r9
 800f644:	4640      	mov	r0, r8
 800f646:	4798      	blx	r3
 800f648:	6923      	ldr	r3, [r4, #16]
 800f64a:	3b01      	subs	r3, #1
 800f64c:	6123      	str	r3, [r4, #16]
 800f64e:	e7f0      	b.n	800f632 <_scanf_float+0x2fe>
 800f650:	46aa      	mov	sl, r5
 800f652:	46b3      	mov	fp, r6
 800f654:	e7de      	b.n	800f614 <_scanf_float+0x2e0>
 800f656:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 800f65a:	6923      	ldr	r3, [r4, #16]
 800f65c:	2965      	cmp	r1, #101	@ 0x65
 800f65e:	f103 33ff 	add.w	r3, r3, #4294967295
 800f662:	f106 35ff 	add.w	r5, r6, #4294967295
 800f666:	6123      	str	r3, [r4, #16]
 800f668:	d00c      	beq.n	800f684 <_scanf_float+0x350>
 800f66a:	2945      	cmp	r1, #69	@ 0x45
 800f66c:	d00a      	beq.n	800f684 <_scanf_float+0x350>
 800f66e:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f672:	464a      	mov	r2, r9
 800f674:	4640      	mov	r0, r8
 800f676:	4798      	blx	r3
 800f678:	6923      	ldr	r3, [r4, #16]
 800f67a:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 800f67e:	3b01      	subs	r3, #1
 800f680:	1eb5      	subs	r5, r6, #2
 800f682:	6123      	str	r3, [r4, #16]
 800f684:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 800f688:	464a      	mov	r2, r9
 800f68a:	4640      	mov	r0, r8
 800f68c:	4798      	blx	r3
 800f68e:	462e      	mov	r6, r5
 800f690:	6822      	ldr	r2, [r4, #0]
 800f692:	f012 0210 	ands.w	r2, r2, #16
 800f696:	d001      	beq.n	800f69c <_scanf_float+0x368>
 800f698:	2000      	movs	r0, #0
 800f69a:	e68e      	b.n	800f3ba <_scanf_float+0x86>
 800f69c:	7032      	strb	r2, [r6, #0]
 800f69e:	6823      	ldr	r3, [r4, #0]
 800f6a0:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800f6a4:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800f6a8:	d125      	bne.n	800f6f6 <_scanf_float+0x3c2>
 800f6aa:	9b02      	ldr	r3, [sp, #8]
 800f6ac:	429f      	cmp	r7, r3
 800f6ae:	d00a      	beq.n	800f6c6 <_scanf_float+0x392>
 800f6b0:	1bda      	subs	r2, r3, r7
 800f6b2:	f204 136f 	addw	r3, r4, #367	@ 0x16f
 800f6b6:	429e      	cmp	r6, r3
 800f6b8:	bf28      	it	cs
 800f6ba:	f504 76b7 	addcs.w	r6, r4, #366	@ 0x16e
 800f6be:	4922      	ldr	r1, [pc, #136]	@ (800f748 <_scanf_float+0x414>)
 800f6c0:	4630      	mov	r0, r6
 800f6c2:	f000 f93d 	bl	800f940 <siprintf>
 800f6c6:	9901      	ldr	r1, [sp, #4]
 800f6c8:	2200      	movs	r2, #0
 800f6ca:	4640      	mov	r0, r8
 800f6cc:	f7ff f944 	bl	800e958 <_strtod_r>
 800f6d0:	9b03      	ldr	r3, [sp, #12]
 800f6d2:	6821      	ldr	r1, [r4, #0]
 800f6d4:	681b      	ldr	r3, [r3, #0]
 800f6d6:	f011 0f02 	tst.w	r1, #2
 800f6da:	ec57 6b10 	vmov	r6, r7, d0
 800f6de:	f103 0204 	add.w	r2, r3, #4
 800f6e2:	d015      	beq.n	800f710 <_scanf_float+0x3dc>
 800f6e4:	9903      	ldr	r1, [sp, #12]
 800f6e6:	600a      	str	r2, [r1, #0]
 800f6e8:	681b      	ldr	r3, [r3, #0]
 800f6ea:	e9c3 6700 	strd	r6, r7, [r3]
 800f6ee:	68e3      	ldr	r3, [r4, #12]
 800f6f0:	3301      	adds	r3, #1
 800f6f2:	60e3      	str	r3, [r4, #12]
 800f6f4:	e7d0      	b.n	800f698 <_scanf_float+0x364>
 800f6f6:	9b04      	ldr	r3, [sp, #16]
 800f6f8:	2b00      	cmp	r3, #0
 800f6fa:	d0e4      	beq.n	800f6c6 <_scanf_float+0x392>
 800f6fc:	9905      	ldr	r1, [sp, #20]
 800f6fe:	230a      	movs	r3, #10
 800f700:	3101      	adds	r1, #1
 800f702:	4640      	mov	r0, r8
 800f704:	f7ff f9b4 	bl	800ea70 <_strtol_r>
 800f708:	9b04      	ldr	r3, [sp, #16]
 800f70a:	9e05      	ldr	r6, [sp, #20]
 800f70c:	1ac2      	subs	r2, r0, r3
 800f70e:	e7d0      	b.n	800f6b2 <_scanf_float+0x37e>
 800f710:	f011 0f04 	tst.w	r1, #4
 800f714:	9903      	ldr	r1, [sp, #12]
 800f716:	600a      	str	r2, [r1, #0]
 800f718:	d1e6      	bne.n	800f6e8 <_scanf_float+0x3b4>
 800f71a:	681d      	ldr	r5, [r3, #0]
 800f71c:	4632      	mov	r2, r6
 800f71e:	463b      	mov	r3, r7
 800f720:	4630      	mov	r0, r6
 800f722:	4639      	mov	r1, r7
 800f724:	f7f1 fa12 	bl	8000b4c <__aeabi_dcmpun>
 800f728:	b128      	cbz	r0, 800f736 <_scanf_float+0x402>
 800f72a:	4808      	ldr	r0, [pc, #32]	@ (800f74c <_scanf_float+0x418>)
 800f72c:	f000 fae8 	bl	800fd00 <nanf>
 800f730:	ed85 0a00 	vstr	s0, [r5]
 800f734:	e7db      	b.n	800f6ee <_scanf_float+0x3ba>
 800f736:	4630      	mov	r0, r6
 800f738:	4639      	mov	r1, r7
 800f73a:	f7f1 fa65 	bl	8000c08 <__aeabi_d2f>
 800f73e:	6028      	str	r0, [r5, #0]
 800f740:	e7d5      	b.n	800f6ee <_scanf_float+0x3ba>
 800f742:	2700      	movs	r7, #0
 800f744:	e62e      	b.n	800f3a4 <_scanf_float+0x70>
 800f746:	bf00      	nop
 800f748:	0806d24f 	.word	0x0806d24f
 800f74c:	0806d2f1 	.word	0x0806d2f1

0800f750 <std>:
 800f750:	2300      	movs	r3, #0
 800f752:	b510      	push	{r4, lr}
 800f754:	4604      	mov	r4, r0
 800f756:	e9c0 3300 	strd	r3, r3, [r0]
 800f75a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800f75e:	6083      	str	r3, [r0, #8]
 800f760:	8181      	strh	r1, [r0, #12]
 800f762:	6643      	str	r3, [r0, #100]	@ 0x64
 800f764:	81c2      	strh	r2, [r0, #14]
 800f766:	6183      	str	r3, [r0, #24]
 800f768:	4619      	mov	r1, r3
 800f76a:	2208      	movs	r2, #8
 800f76c:	305c      	adds	r0, #92	@ 0x5c
 800f76e:	f000 f97a 	bl	800fa66 <memset>
 800f772:	4b0d      	ldr	r3, [pc, #52]	@ (800f7a8 <std+0x58>)
 800f774:	6263      	str	r3, [r4, #36]	@ 0x24
 800f776:	4b0d      	ldr	r3, [pc, #52]	@ (800f7ac <std+0x5c>)
 800f778:	62a3      	str	r3, [r4, #40]	@ 0x28
 800f77a:	4b0d      	ldr	r3, [pc, #52]	@ (800f7b0 <std+0x60>)
 800f77c:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800f77e:	4b0d      	ldr	r3, [pc, #52]	@ (800f7b4 <std+0x64>)
 800f780:	6323      	str	r3, [r4, #48]	@ 0x30
 800f782:	4b0d      	ldr	r3, [pc, #52]	@ (800f7b8 <std+0x68>)
 800f784:	6224      	str	r4, [r4, #32]
 800f786:	429c      	cmp	r4, r3
 800f788:	d006      	beq.n	800f798 <std+0x48>
 800f78a:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800f78e:	4294      	cmp	r4, r2
 800f790:	d002      	beq.n	800f798 <std+0x48>
 800f792:	33d0      	adds	r3, #208	@ 0xd0
 800f794:	429c      	cmp	r4, r3
 800f796:	d105      	bne.n	800f7a4 <std+0x54>
 800f798:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800f79c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f7a0:	f000 ba94 	b.w	800fccc <__retarget_lock_init_recursive>
 800f7a4:	bd10      	pop	{r4, pc}
 800f7a6:	bf00      	nop
 800f7a8:	0800f9dd 	.word	0x0800f9dd
 800f7ac:	0800fa03 	.word	0x0800fa03
 800f7b0:	0800fa3b 	.word	0x0800fa3b
 800f7b4:	0800fa5f 	.word	0x0800fa5f
 800f7b8:	2001a1d8 	.word	0x2001a1d8

0800f7bc <stdio_exit_handler>:
 800f7bc:	4a02      	ldr	r2, [pc, #8]	@ (800f7c8 <stdio_exit_handler+0xc>)
 800f7be:	4903      	ldr	r1, [pc, #12]	@ (800f7cc <stdio_exit_handler+0x10>)
 800f7c0:	4803      	ldr	r0, [pc, #12]	@ (800f7d0 <stdio_exit_handler+0x14>)
 800f7c2:	f000 b869 	b.w	800f898 <_fwalk_sglue>
 800f7c6:	bf00      	nop
 800f7c8:	20000108 	.word	0x20000108
 800f7cc:	080125f1 	.word	0x080125f1
 800f7d0:	20000284 	.word	0x20000284

0800f7d4 <cleanup_stdio>:
 800f7d4:	6841      	ldr	r1, [r0, #4]
 800f7d6:	4b0c      	ldr	r3, [pc, #48]	@ (800f808 <cleanup_stdio+0x34>)
 800f7d8:	4299      	cmp	r1, r3
 800f7da:	b510      	push	{r4, lr}
 800f7dc:	4604      	mov	r4, r0
 800f7de:	d001      	beq.n	800f7e4 <cleanup_stdio+0x10>
 800f7e0:	f002 ff06 	bl	80125f0 <_fflush_r>
 800f7e4:	68a1      	ldr	r1, [r4, #8]
 800f7e6:	4b09      	ldr	r3, [pc, #36]	@ (800f80c <cleanup_stdio+0x38>)
 800f7e8:	4299      	cmp	r1, r3
 800f7ea:	d002      	beq.n	800f7f2 <cleanup_stdio+0x1e>
 800f7ec:	4620      	mov	r0, r4
 800f7ee:	f002 feff 	bl	80125f0 <_fflush_r>
 800f7f2:	68e1      	ldr	r1, [r4, #12]
 800f7f4:	4b06      	ldr	r3, [pc, #24]	@ (800f810 <cleanup_stdio+0x3c>)
 800f7f6:	4299      	cmp	r1, r3
 800f7f8:	d004      	beq.n	800f804 <cleanup_stdio+0x30>
 800f7fa:	4620      	mov	r0, r4
 800f7fc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f800:	f002 bef6 	b.w	80125f0 <_fflush_r>
 800f804:	bd10      	pop	{r4, pc}
 800f806:	bf00      	nop
 800f808:	2001a1d8 	.word	0x2001a1d8
 800f80c:	2001a240 	.word	0x2001a240
 800f810:	2001a2a8 	.word	0x2001a2a8

0800f814 <global_stdio_init.part.0>:
 800f814:	b510      	push	{r4, lr}
 800f816:	4b0b      	ldr	r3, [pc, #44]	@ (800f844 <global_stdio_init.part.0+0x30>)
 800f818:	4c0b      	ldr	r4, [pc, #44]	@ (800f848 <global_stdio_init.part.0+0x34>)
 800f81a:	4a0c      	ldr	r2, [pc, #48]	@ (800f84c <global_stdio_init.part.0+0x38>)
 800f81c:	601a      	str	r2, [r3, #0]
 800f81e:	4620      	mov	r0, r4
 800f820:	2200      	movs	r2, #0
 800f822:	2104      	movs	r1, #4
 800f824:	f7ff ff94 	bl	800f750 <std>
 800f828:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800f82c:	2201      	movs	r2, #1
 800f82e:	2109      	movs	r1, #9
 800f830:	f7ff ff8e 	bl	800f750 <std>
 800f834:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800f838:	2202      	movs	r2, #2
 800f83a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f83e:	2112      	movs	r1, #18
 800f840:	f7ff bf86 	b.w	800f750 <std>
 800f844:	2001a310 	.word	0x2001a310
 800f848:	2001a1d8 	.word	0x2001a1d8
 800f84c:	0800f7bd 	.word	0x0800f7bd

0800f850 <__sfp_lock_acquire>:
 800f850:	4801      	ldr	r0, [pc, #4]	@ (800f858 <__sfp_lock_acquire+0x8>)
 800f852:	f000 ba3c 	b.w	800fcce <__retarget_lock_acquire_recursive>
 800f856:	bf00      	nop
 800f858:	2001a319 	.word	0x2001a319

0800f85c <__sfp_lock_release>:
 800f85c:	4801      	ldr	r0, [pc, #4]	@ (800f864 <__sfp_lock_release+0x8>)
 800f85e:	f000 ba37 	b.w	800fcd0 <__retarget_lock_release_recursive>
 800f862:	bf00      	nop
 800f864:	2001a319 	.word	0x2001a319

0800f868 <__sinit>:
 800f868:	b510      	push	{r4, lr}
 800f86a:	4604      	mov	r4, r0
 800f86c:	f7ff fff0 	bl	800f850 <__sfp_lock_acquire>
 800f870:	6a23      	ldr	r3, [r4, #32]
 800f872:	b11b      	cbz	r3, 800f87c <__sinit+0x14>
 800f874:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f878:	f7ff bff0 	b.w	800f85c <__sfp_lock_release>
 800f87c:	4b04      	ldr	r3, [pc, #16]	@ (800f890 <__sinit+0x28>)
 800f87e:	6223      	str	r3, [r4, #32]
 800f880:	4b04      	ldr	r3, [pc, #16]	@ (800f894 <__sinit+0x2c>)
 800f882:	681b      	ldr	r3, [r3, #0]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d1f5      	bne.n	800f874 <__sinit+0xc>
 800f888:	f7ff ffc4 	bl	800f814 <global_stdio_init.part.0>
 800f88c:	e7f2      	b.n	800f874 <__sinit+0xc>
 800f88e:	bf00      	nop
 800f890:	0800f7d5 	.word	0x0800f7d5
 800f894:	2001a310 	.word	0x2001a310

0800f898 <_fwalk_sglue>:
 800f898:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800f89c:	4607      	mov	r7, r0
 800f89e:	4688      	mov	r8, r1
 800f8a0:	4614      	mov	r4, r2
 800f8a2:	2600      	movs	r6, #0
 800f8a4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800f8a8:	f1b9 0901 	subs.w	r9, r9, #1
 800f8ac:	d505      	bpl.n	800f8ba <_fwalk_sglue+0x22>
 800f8ae:	6824      	ldr	r4, [r4, #0]
 800f8b0:	2c00      	cmp	r4, #0
 800f8b2:	d1f7      	bne.n	800f8a4 <_fwalk_sglue+0xc>
 800f8b4:	4630      	mov	r0, r6
 800f8b6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800f8ba:	89ab      	ldrh	r3, [r5, #12]
 800f8bc:	2b01      	cmp	r3, #1
 800f8be:	d907      	bls.n	800f8d0 <_fwalk_sglue+0x38>
 800f8c0:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800f8c4:	3301      	adds	r3, #1
 800f8c6:	d003      	beq.n	800f8d0 <_fwalk_sglue+0x38>
 800f8c8:	4629      	mov	r1, r5
 800f8ca:	4638      	mov	r0, r7
 800f8cc:	47c0      	blx	r8
 800f8ce:	4306      	orrs	r6, r0
 800f8d0:	3568      	adds	r5, #104	@ 0x68
 800f8d2:	e7e9      	b.n	800f8a8 <_fwalk_sglue+0x10>

0800f8d4 <sniprintf>:
 800f8d4:	b40c      	push	{r2, r3}
 800f8d6:	b530      	push	{r4, r5, lr}
 800f8d8:	4b18      	ldr	r3, [pc, #96]	@ (800f93c <sniprintf+0x68>)
 800f8da:	1e0c      	subs	r4, r1, #0
 800f8dc:	681d      	ldr	r5, [r3, #0]
 800f8de:	b09d      	sub	sp, #116	@ 0x74
 800f8e0:	da08      	bge.n	800f8f4 <sniprintf+0x20>
 800f8e2:	238b      	movs	r3, #139	@ 0x8b
 800f8e4:	602b      	str	r3, [r5, #0]
 800f8e6:	f04f 30ff 	mov.w	r0, #4294967295
 800f8ea:	b01d      	add	sp, #116	@ 0x74
 800f8ec:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800f8f0:	b002      	add	sp, #8
 800f8f2:	4770      	bx	lr
 800f8f4:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800f8f8:	f8ad 3014 	strh.w	r3, [sp, #20]
 800f8fc:	f04f 0300 	mov.w	r3, #0
 800f900:	931b      	str	r3, [sp, #108]	@ 0x6c
 800f902:	bf14      	ite	ne
 800f904:	f104 33ff 	addne.w	r3, r4, #4294967295
 800f908:	4623      	moveq	r3, r4
 800f90a:	9304      	str	r3, [sp, #16]
 800f90c:	9307      	str	r3, [sp, #28]
 800f90e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f912:	9002      	str	r0, [sp, #8]
 800f914:	9006      	str	r0, [sp, #24]
 800f916:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f91a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800f91c:	ab21      	add	r3, sp, #132	@ 0x84
 800f91e:	a902      	add	r1, sp, #8
 800f920:	4628      	mov	r0, r5
 800f922:	9301      	str	r3, [sp, #4]
 800f924:	f002 f9c6 	bl	8011cb4 <_svfiprintf_r>
 800f928:	1c43      	adds	r3, r0, #1
 800f92a:	bfbc      	itt	lt
 800f92c:	238b      	movlt	r3, #139	@ 0x8b
 800f92e:	602b      	strlt	r3, [r5, #0]
 800f930:	2c00      	cmp	r4, #0
 800f932:	d0da      	beq.n	800f8ea <sniprintf+0x16>
 800f934:	9b02      	ldr	r3, [sp, #8]
 800f936:	2200      	movs	r2, #0
 800f938:	701a      	strb	r2, [r3, #0]
 800f93a:	e7d6      	b.n	800f8ea <sniprintf+0x16>
 800f93c:	20000280 	.word	0x20000280

0800f940 <siprintf>:
 800f940:	b40e      	push	{r1, r2, r3}
 800f942:	b510      	push	{r4, lr}
 800f944:	b09d      	sub	sp, #116	@ 0x74
 800f946:	ab1f      	add	r3, sp, #124	@ 0x7c
 800f948:	9002      	str	r0, [sp, #8]
 800f94a:	9006      	str	r0, [sp, #24]
 800f94c:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 800f950:	480a      	ldr	r0, [pc, #40]	@ (800f97c <siprintf+0x3c>)
 800f952:	9107      	str	r1, [sp, #28]
 800f954:	9104      	str	r1, [sp, #16]
 800f956:	490a      	ldr	r1, [pc, #40]	@ (800f980 <siprintf+0x40>)
 800f958:	f853 2b04 	ldr.w	r2, [r3], #4
 800f95c:	9105      	str	r1, [sp, #20]
 800f95e:	2400      	movs	r4, #0
 800f960:	a902      	add	r1, sp, #8
 800f962:	6800      	ldr	r0, [r0, #0]
 800f964:	9301      	str	r3, [sp, #4]
 800f966:	941b      	str	r4, [sp, #108]	@ 0x6c
 800f968:	f002 f9a4 	bl	8011cb4 <_svfiprintf_r>
 800f96c:	9b02      	ldr	r3, [sp, #8]
 800f96e:	701c      	strb	r4, [r3, #0]
 800f970:	b01d      	add	sp, #116	@ 0x74
 800f972:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800f976:	b003      	add	sp, #12
 800f978:	4770      	bx	lr
 800f97a:	bf00      	nop
 800f97c:	20000280 	.word	0x20000280
 800f980:	ffff0208 	.word	0xffff0208

0800f984 <siscanf>:
 800f984:	b40e      	push	{r1, r2, r3}
 800f986:	b570      	push	{r4, r5, r6, lr}
 800f988:	b09d      	sub	sp, #116	@ 0x74
 800f98a:	ac21      	add	r4, sp, #132	@ 0x84
 800f98c:	2500      	movs	r5, #0
 800f98e:	f44f 7201 	mov.w	r2, #516	@ 0x204
 800f992:	f854 6b04 	ldr.w	r6, [r4], #4
 800f996:	f8ad 2014 	strh.w	r2, [sp, #20]
 800f99a:	951b      	str	r5, [sp, #108]	@ 0x6c
 800f99c:	9002      	str	r0, [sp, #8]
 800f99e:	9006      	str	r0, [sp, #24]
 800f9a0:	f7f0 fc76 	bl	8000290 <strlen>
 800f9a4:	4b0b      	ldr	r3, [pc, #44]	@ (800f9d4 <siscanf+0x50>)
 800f9a6:	9003      	str	r0, [sp, #12]
 800f9a8:	9007      	str	r0, [sp, #28]
 800f9aa:	480b      	ldr	r0, [pc, #44]	@ (800f9d8 <siscanf+0x54>)
 800f9ac:	930b      	str	r3, [sp, #44]	@ 0x2c
 800f9ae:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800f9b2:	f8ad 3016 	strh.w	r3, [sp, #22]
 800f9b6:	4632      	mov	r2, r6
 800f9b8:	4623      	mov	r3, r4
 800f9ba:	a902      	add	r1, sp, #8
 800f9bc:	6800      	ldr	r0, [r0, #0]
 800f9be:	950f      	str	r5, [sp, #60]	@ 0x3c
 800f9c0:	9514      	str	r5, [sp, #80]	@ 0x50
 800f9c2:	9401      	str	r4, [sp, #4]
 800f9c4:	f002 facc 	bl	8011f60 <__ssvfiscanf_r>
 800f9c8:	b01d      	add	sp, #116	@ 0x74
 800f9ca:	e8bd 4070 	ldmia.w	sp!, {r4, r5, r6, lr}
 800f9ce:	b003      	add	sp, #12
 800f9d0:	4770      	bx	lr
 800f9d2:	bf00      	nop
 800f9d4:	0800f9ff 	.word	0x0800f9ff
 800f9d8:	20000280 	.word	0x20000280

0800f9dc <__sread>:
 800f9dc:	b510      	push	{r4, lr}
 800f9de:	460c      	mov	r4, r1
 800f9e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800f9e4:	f000 f924 	bl	800fc30 <_read_r>
 800f9e8:	2800      	cmp	r0, #0
 800f9ea:	bfab      	itete	ge
 800f9ec:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800f9ee:	89a3      	ldrhlt	r3, [r4, #12]
 800f9f0:	181b      	addge	r3, r3, r0
 800f9f2:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800f9f6:	bfac      	ite	ge
 800f9f8:	6563      	strge	r3, [r4, #84]	@ 0x54
 800f9fa:	81a3      	strhlt	r3, [r4, #12]
 800f9fc:	bd10      	pop	{r4, pc}

0800f9fe <__seofread>:
 800f9fe:	2000      	movs	r0, #0
 800fa00:	4770      	bx	lr

0800fa02 <__swrite>:
 800fa02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fa06:	461f      	mov	r7, r3
 800fa08:	898b      	ldrh	r3, [r1, #12]
 800fa0a:	05db      	lsls	r3, r3, #23
 800fa0c:	4605      	mov	r5, r0
 800fa0e:	460c      	mov	r4, r1
 800fa10:	4616      	mov	r6, r2
 800fa12:	d505      	bpl.n	800fa20 <__swrite+0x1e>
 800fa14:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa18:	2302      	movs	r3, #2
 800fa1a:	2200      	movs	r2, #0
 800fa1c:	f000 f8f6 	bl	800fc0c <_lseek_r>
 800fa20:	89a3      	ldrh	r3, [r4, #12]
 800fa22:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800fa26:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800fa2a:	81a3      	strh	r3, [r4, #12]
 800fa2c:	4632      	mov	r2, r6
 800fa2e:	463b      	mov	r3, r7
 800fa30:	4628      	mov	r0, r5
 800fa32:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fa36:	f000 b90d 	b.w	800fc54 <_write_r>

0800fa3a <__sseek>:
 800fa3a:	b510      	push	{r4, lr}
 800fa3c:	460c      	mov	r4, r1
 800fa3e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa42:	f000 f8e3 	bl	800fc0c <_lseek_r>
 800fa46:	1c43      	adds	r3, r0, #1
 800fa48:	89a3      	ldrh	r3, [r4, #12]
 800fa4a:	bf15      	itete	ne
 800fa4c:	6560      	strne	r0, [r4, #84]	@ 0x54
 800fa4e:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800fa52:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800fa56:	81a3      	strheq	r3, [r4, #12]
 800fa58:	bf18      	it	ne
 800fa5a:	81a3      	strhne	r3, [r4, #12]
 800fa5c:	bd10      	pop	{r4, pc}

0800fa5e <__sclose>:
 800fa5e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800fa62:	f000 b8c3 	b.w	800fbec <_close_r>

0800fa66 <memset>:
 800fa66:	4402      	add	r2, r0
 800fa68:	4603      	mov	r3, r0
 800fa6a:	4293      	cmp	r3, r2
 800fa6c:	d100      	bne.n	800fa70 <memset+0xa>
 800fa6e:	4770      	bx	lr
 800fa70:	f803 1b01 	strb.w	r1, [r3], #1
 800fa74:	e7f9      	b.n	800fa6a <memset+0x4>

0800fa76 <strchr>:
 800fa76:	b2c9      	uxtb	r1, r1
 800fa78:	4603      	mov	r3, r0
 800fa7a:	4618      	mov	r0, r3
 800fa7c:	f813 2b01 	ldrb.w	r2, [r3], #1
 800fa80:	b112      	cbz	r2, 800fa88 <strchr+0x12>
 800fa82:	428a      	cmp	r2, r1
 800fa84:	d1f9      	bne.n	800fa7a <strchr+0x4>
 800fa86:	4770      	bx	lr
 800fa88:	2900      	cmp	r1, #0
 800fa8a:	bf18      	it	ne
 800fa8c:	2000      	movne	r0, #0
 800fa8e:	4770      	bx	lr

0800fa90 <strncat>:
 800fa90:	b530      	push	{r4, r5, lr}
 800fa92:	4604      	mov	r4, r0
 800fa94:	7825      	ldrb	r5, [r4, #0]
 800fa96:	4623      	mov	r3, r4
 800fa98:	3401      	adds	r4, #1
 800fa9a:	2d00      	cmp	r5, #0
 800fa9c:	d1fa      	bne.n	800fa94 <strncat+0x4>
 800fa9e:	3a01      	subs	r2, #1
 800faa0:	d304      	bcc.n	800faac <strncat+0x1c>
 800faa2:	f811 4b01 	ldrb.w	r4, [r1], #1
 800faa6:	f803 4b01 	strb.w	r4, [r3], #1
 800faaa:	b904      	cbnz	r4, 800faae <strncat+0x1e>
 800faac:	bd30      	pop	{r4, r5, pc}
 800faae:	2a00      	cmp	r2, #0
 800fab0:	d1f5      	bne.n	800fa9e <strncat+0xe>
 800fab2:	701a      	strb	r2, [r3, #0]
 800fab4:	e7f3      	b.n	800fa9e <strncat+0xe>

0800fab6 <strncmp>:
 800fab6:	b510      	push	{r4, lr}
 800fab8:	b16a      	cbz	r2, 800fad6 <strncmp+0x20>
 800faba:	3901      	subs	r1, #1
 800fabc:	1884      	adds	r4, r0, r2
 800fabe:	f810 2b01 	ldrb.w	r2, [r0], #1
 800fac2:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 800fac6:	429a      	cmp	r2, r3
 800fac8:	d103      	bne.n	800fad2 <strncmp+0x1c>
 800faca:	42a0      	cmp	r0, r4
 800facc:	d001      	beq.n	800fad2 <strncmp+0x1c>
 800face:	2a00      	cmp	r2, #0
 800fad0:	d1f5      	bne.n	800fabe <strncmp+0x8>
 800fad2:	1ad0      	subs	r0, r2, r3
 800fad4:	bd10      	pop	{r4, pc}
 800fad6:	4610      	mov	r0, r2
 800fad8:	e7fc      	b.n	800fad4 <strncmp+0x1e>

0800fada <strncpy>:
 800fada:	b510      	push	{r4, lr}
 800fadc:	3901      	subs	r1, #1
 800fade:	4603      	mov	r3, r0
 800fae0:	b132      	cbz	r2, 800faf0 <strncpy+0x16>
 800fae2:	f811 4f01 	ldrb.w	r4, [r1, #1]!
 800fae6:	f803 4b01 	strb.w	r4, [r3], #1
 800faea:	3a01      	subs	r2, #1
 800faec:	2c00      	cmp	r4, #0
 800faee:	d1f7      	bne.n	800fae0 <strncpy+0x6>
 800faf0:	441a      	add	r2, r3
 800faf2:	2100      	movs	r1, #0
 800faf4:	4293      	cmp	r3, r2
 800faf6:	d100      	bne.n	800fafa <strncpy+0x20>
 800faf8:	bd10      	pop	{r4, pc}
 800fafa:	f803 1b01 	strb.w	r1, [r3], #1
 800fafe:	e7f9      	b.n	800faf4 <strncpy+0x1a>

0800fb00 <strtok>:
 800fb00:	4b16      	ldr	r3, [pc, #88]	@ (800fb5c <strtok+0x5c>)
 800fb02:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800fb06:	681f      	ldr	r7, [r3, #0]
 800fb08:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 800fb0a:	4605      	mov	r5, r0
 800fb0c:	460e      	mov	r6, r1
 800fb0e:	b9ec      	cbnz	r4, 800fb4c <strtok+0x4c>
 800fb10:	2050      	movs	r0, #80	@ 0x50
 800fb12:	f001 faf5 	bl	8011100 <malloc>
 800fb16:	4602      	mov	r2, r0
 800fb18:	6478      	str	r0, [r7, #68]	@ 0x44
 800fb1a:	b920      	cbnz	r0, 800fb26 <strtok+0x26>
 800fb1c:	4b10      	ldr	r3, [pc, #64]	@ (800fb60 <strtok+0x60>)
 800fb1e:	4811      	ldr	r0, [pc, #68]	@ (800fb64 <strtok+0x64>)
 800fb20:	215b      	movs	r1, #91	@ 0x5b
 800fb22:	f000 f8f3 	bl	800fd0c <__assert_func>
 800fb26:	e9c0 4400 	strd	r4, r4, [r0]
 800fb2a:	e9c0 4402 	strd	r4, r4, [r0, #8]
 800fb2e:	e9c0 4404 	strd	r4, r4, [r0, #16]
 800fb32:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 800fb36:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 800fb3a:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 800fb3e:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 800fb42:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 800fb46:	6184      	str	r4, [r0, #24]
 800fb48:	7704      	strb	r4, [r0, #28]
 800fb4a:	6244      	str	r4, [r0, #36]	@ 0x24
 800fb4c:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800fb4e:	4631      	mov	r1, r6
 800fb50:	4628      	mov	r0, r5
 800fb52:	2301      	movs	r3, #1
 800fb54:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800fb58:	f000 b806 	b.w	800fb68 <__strtok_r>
 800fb5c:	20000280 	.word	0x20000280
 800fb60:	0806d1ac 	.word	0x0806d1ac
 800fb64:	0806d254 	.word	0x0806d254

0800fb68 <__strtok_r>:
 800fb68:	b5f0      	push	{r4, r5, r6, r7, lr}
 800fb6a:	4604      	mov	r4, r0
 800fb6c:	b908      	cbnz	r0, 800fb72 <__strtok_r+0xa>
 800fb6e:	6814      	ldr	r4, [r2, #0]
 800fb70:	b144      	cbz	r4, 800fb84 <__strtok_r+0x1c>
 800fb72:	4620      	mov	r0, r4
 800fb74:	f814 5b01 	ldrb.w	r5, [r4], #1
 800fb78:	460f      	mov	r7, r1
 800fb7a:	f817 6b01 	ldrb.w	r6, [r7], #1
 800fb7e:	b91e      	cbnz	r6, 800fb88 <__strtok_r+0x20>
 800fb80:	b965      	cbnz	r5, 800fb9c <__strtok_r+0x34>
 800fb82:	6015      	str	r5, [r2, #0]
 800fb84:	2000      	movs	r0, #0
 800fb86:	e005      	b.n	800fb94 <__strtok_r+0x2c>
 800fb88:	42b5      	cmp	r5, r6
 800fb8a:	d1f6      	bne.n	800fb7a <__strtok_r+0x12>
 800fb8c:	2b00      	cmp	r3, #0
 800fb8e:	d1f0      	bne.n	800fb72 <__strtok_r+0xa>
 800fb90:	6014      	str	r4, [r2, #0]
 800fb92:	7003      	strb	r3, [r0, #0]
 800fb94:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800fb96:	461c      	mov	r4, r3
 800fb98:	e00c      	b.n	800fbb4 <__strtok_r+0x4c>
 800fb9a:	b91d      	cbnz	r5, 800fba4 <__strtok_r+0x3c>
 800fb9c:	4627      	mov	r7, r4
 800fb9e:	f814 3b01 	ldrb.w	r3, [r4], #1
 800fba2:	460e      	mov	r6, r1
 800fba4:	f816 5b01 	ldrb.w	r5, [r6], #1
 800fba8:	42ab      	cmp	r3, r5
 800fbaa:	d1f6      	bne.n	800fb9a <__strtok_r+0x32>
 800fbac:	2b00      	cmp	r3, #0
 800fbae:	d0f2      	beq.n	800fb96 <__strtok_r+0x2e>
 800fbb0:	2300      	movs	r3, #0
 800fbb2:	703b      	strb	r3, [r7, #0]
 800fbb4:	6014      	str	r4, [r2, #0]
 800fbb6:	e7ed      	b.n	800fb94 <__strtok_r+0x2c>

0800fbb8 <strstr>:
 800fbb8:	780a      	ldrb	r2, [r1, #0]
 800fbba:	b570      	push	{r4, r5, r6, lr}
 800fbbc:	b96a      	cbnz	r2, 800fbda <strstr+0x22>
 800fbbe:	bd70      	pop	{r4, r5, r6, pc}
 800fbc0:	429a      	cmp	r2, r3
 800fbc2:	d109      	bne.n	800fbd8 <strstr+0x20>
 800fbc4:	460c      	mov	r4, r1
 800fbc6:	4605      	mov	r5, r0
 800fbc8:	f814 3f01 	ldrb.w	r3, [r4, #1]!
 800fbcc:	2b00      	cmp	r3, #0
 800fbce:	d0f6      	beq.n	800fbbe <strstr+0x6>
 800fbd0:	f815 6f01 	ldrb.w	r6, [r5, #1]!
 800fbd4:	429e      	cmp	r6, r3
 800fbd6:	d0f7      	beq.n	800fbc8 <strstr+0x10>
 800fbd8:	3001      	adds	r0, #1
 800fbda:	7803      	ldrb	r3, [r0, #0]
 800fbdc:	2b00      	cmp	r3, #0
 800fbde:	d1ef      	bne.n	800fbc0 <strstr+0x8>
 800fbe0:	4618      	mov	r0, r3
 800fbe2:	e7ec      	b.n	800fbbe <strstr+0x6>

0800fbe4 <_localeconv_r>:
 800fbe4:	4800      	ldr	r0, [pc, #0]	@ (800fbe8 <_localeconv_r+0x4>)
 800fbe6:	4770      	bx	lr
 800fbe8:	20000204 	.word	0x20000204

0800fbec <_close_r>:
 800fbec:	b538      	push	{r3, r4, r5, lr}
 800fbee:	4d06      	ldr	r5, [pc, #24]	@ (800fc08 <_close_r+0x1c>)
 800fbf0:	2300      	movs	r3, #0
 800fbf2:	4604      	mov	r4, r0
 800fbf4:	4608      	mov	r0, r1
 800fbf6:	602b      	str	r3, [r5, #0]
 800fbf8:	f7f3 fc80 	bl	80034fc <_close>
 800fbfc:	1c43      	adds	r3, r0, #1
 800fbfe:	d102      	bne.n	800fc06 <_close_r+0x1a>
 800fc00:	682b      	ldr	r3, [r5, #0]
 800fc02:	b103      	cbz	r3, 800fc06 <_close_r+0x1a>
 800fc04:	6023      	str	r3, [r4, #0]
 800fc06:	bd38      	pop	{r3, r4, r5, pc}
 800fc08:	2001a314 	.word	0x2001a314

0800fc0c <_lseek_r>:
 800fc0c:	b538      	push	{r3, r4, r5, lr}
 800fc0e:	4d07      	ldr	r5, [pc, #28]	@ (800fc2c <_lseek_r+0x20>)
 800fc10:	4604      	mov	r4, r0
 800fc12:	4608      	mov	r0, r1
 800fc14:	4611      	mov	r1, r2
 800fc16:	2200      	movs	r2, #0
 800fc18:	602a      	str	r2, [r5, #0]
 800fc1a:	461a      	mov	r2, r3
 800fc1c:	f7f3 fc95 	bl	800354a <_lseek>
 800fc20:	1c43      	adds	r3, r0, #1
 800fc22:	d102      	bne.n	800fc2a <_lseek_r+0x1e>
 800fc24:	682b      	ldr	r3, [r5, #0]
 800fc26:	b103      	cbz	r3, 800fc2a <_lseek_r+0x1e>
 800fc28:	6023      	str	r3, [r4, #0]
 800fc2a:	bd38      	pop	{r3, r4, r5, pc}
 800fc2c:	2001a314 	.word	0x2001a314

0800fc30 <_read_r>:
 800fc30:	b538      	push	{r3, r4, r5, lr}
 800fc32:	4d07      	ldr	r5, [pc, #28]	@ (800fc50 <_read_r+0x20>)
 800fc34:	4604      	mov	r4, r0
 800fc36:	4608      	mov	r0, r1
 800fc38:	4611      	mov	r1, r2
 800fc3a:	2200      	movs	r2, #0
 800fc3c:	602a      	str	r2, [r5, #0]
 800fc3e:	461a      	mov	r2, r3
 800fc40:	f7f3 fc23 	bl	800348a <_read>
 800fc44:	1c43      	adds	r3, r0, #1
 800fc46:	d102      	bne.n	800fc4e <_read_r+0x1e>
 800fc48:	682b      	ldr	r3, [r5, #0]
 800fc4a:	b103      	cbz	r3, 800fc4e <_read_r+0x1e>
 800fc4c:	6023      	str	r3, [r4, #0]
 800fc4e:	bd38      	pop	{r3, r4, r5, pc}
 800fc50:	2001a314 	.word	0x2001a314

0800fc54 <_write_r>:
 800fc54:	b538      	push	{r3, r4, r5, lr}
 800fc56:	4d07      	ldr	r5, [pc, #28]	@ (800fc74 <_write_r+0x20>)
 800fc58:	4604      	mov	r4, r0
 800fc5a:	4608      	mov	r0, r1
 800fc5c:	4611      	mov	r1, r2
 800fc5e:	2200      	movs	r2, #0
 800fc60:	602a      	str	r2, [r5, #0]
 800fc62:	461a      	mov	r2, r3
 800fc64:	f7f3 fc2e 	bl	80034c4 <_write>
 800fc68:	1c43      	adds	r3, r0, #1
 800fc6a:	d102      	bne.n	800fc72 <_write_r+0x1e>
 800fc6c:	682b      	ldr	r3, [r5, #0]
 800fc6e:	b103      	cbz	r3, 800fc72 <_write_r+0x1e>
 800fc70:	6023      	str	r3, [r4, #0]
 800fc72:	bd38      	pop	{r3, r4, r5, pc}
 800fc74:	2001a314 	.word	0x2001a314

0800fc78 <__errno>:
 800fc78:	4b01      	ldr	r3, [pc, #4]	@ (800fc80 <__errno+0x8>)
 800fc7a:	6818      	ldr	r0, [r3, #0]
 800fc7c:	4770      	bx	lr
 800fc7e:	bf00      	nop
 800fc80:	20000280 	.word	0x20000280

0800fc84 <__libc_init_array>:
 800fc84:	b570      	push	{r4, r5, r6, lr}
 800fc86:	4d0d      	ldr	r5, [pc, #52]	@ (800fcbc <__libc_init_array+0x38>)
 800fc88:	4c0d      	ldr	r4, [pc, #52]	@ (800fcc0 <__libc_init_array+0x3c>)
 800fc8a:	1b64      	subs	r4, r4, r5
 800fc8c:	10a4      	asrs	r4, r4, #2
 800fc8e:	2600      	movs	r6, #0
 800fc90:	42a6      	cmp	r6, r4
 800fc92:	d109      	bne.n	800fca8 <__libc_init_array+0x24>
 800fc94:	4d0b      	ldr	r5, [pc, #44]	@ (800fcc4 <__libc_init_array+0x40>)
 800fc96:	4c0c      	ldr	r4, [pc, #48]	@ (800fcc8 <__libc_init_array+0x44>)
 800fc98:	f003 f904 	bl	8012ea4 <_init>
 800fc9c:	1b64      	subs	r4, r4, r5
 800fc9e:	10a4      	asrs	r4, r4, #2
 800fca0:	2600      	movs	r6, #0
 800fca2:	42a6      	cmp	r6, r4
 800fca4:	d105      	bne.n	800fcb2 <__libc_init_array+0x2e>
 800fca6:	bd70      	pop	{r4, r5, r6, pc}
 800fca8:	f855 3b04 	ldr.w	r3, [r5], #4
 800fcac:	4798      	blx	r3
 800fcae:	3601      	adds	r6, #1
 800fcb0:	e7ee      	b.n	800fc90 <__libc_init_array+0xc>
 800fcb2:	f855 3b04 	ldr.w	r3, [r5], #4
 800fcb6:	4798      	blx	r3
 800fcb8:	3601      	adds	r6, #1
 800fcba:	e7f2      	b.n	800fca2 <__libc_init_array+0x1e>
 800fcbc:	0806d6a8 	.word	0x0806d6a8
 800fcc0:	0806d6a8 	.word	0x0806d6a8
 800fcc4:	0806d6a8 	.word	0x0806d6a8
 800fcc8:	0806d6ac 	.word	0x0806d6ac

0800fccc <__retarget_lock_init_recursive>:
 800fccc:	4770      	bx	lr

0800fcce <__retarget_lock_acquire_recursive>:
 800fcce:	4770      	bx	lr

0800fcd0 <__retarget_lock_release_recursive>:
 800fcd0:	4770      	bx	lr

0800fcd2 <memcpy>:
 800fcd2:	440a      	add	r2, r1
 800fcd4:	4291      	cmp	r1, r2
 800fcd6:	f100 33ff 	add.w	r3, r0, #4294967295
 800fcda:	d100      	bne.n	800fcde <memcpy+0xc>
 800fcdc:	4770      	bx	lr
 800fcde:	b510      	push	{r4, lr}
 800fce0:	f811 4b01 	ldrb.w	r4, [r1], #1
 800fce4:	f803 4f01 	strb.w	r4, [r3, #1]!
 800fce8:	4291      	cmp	r1, r2
 800fcea:	d1f9      	bne.n	800fce0 <memcpy+0xe>
 800fcec:	bd10      	pop	{r4, pc}
	...

0800fcf0 <nan>:
 800fcf0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 800fcf8 <nan+0x8>
 800fcf4:	4770      	bx	lr
 800fcf6:	bf00      	nop
 800fcf8:	00000000 	.word	0x00000000
 800fcfc:	7ff80000 	.word	0x7ff80000

0800fd00 <nanf>:
 800fd00:	ed9f 0a01 	vldr	s0, [pc, #4]	@ 800fd08 <nanf+0x8>
 800fd04:	4770      	bx	lr
 800fd06:	bf00      	nop
 800fd08:	7fc00000 	.word	0x7fc00000

0800fd0c <__assert_func>:
 800fd0c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800fd0e:	4614      	mov	r4, r2
 800fd10:	461a      	mov	r2, r3
 800fd12:	4b09      	ldr	r3, [pc, #36]	@ (800fd38 <__assert_func+0x2c>)
 800fd14:	681b      	ldr	r3, [r3, #0]
 800fd16:	4605      	mov	r5, r0
 800fd18:	68d8      	ldr	r0, [r3, #12]
 800fd1a:	b14c      	cbz	r4, 800fd30 <__assert_func+0x24>
 800fd1c:	4b07      	ldr	r3, [pc, #28]	@ (800fd3c <__assert_func+0x30>)
 800fd1e:	9100      	str	r1, [sp, #0]
 800fd20:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800fd24:	4906      	ldr	r1, [pc, #24]	@ (800fd40 <__assert_func+0x34>)
 800fd26:	462b      	mov	r3, r5
 800fd28:	f002 fc8a 	bl	8012640 <fiprintf>
 800fd2c:	f002 fd38 	bl	80127a0 <abort>
 800fd30:	4b04      	ldr	r3, [pc, #16]	@ (800fd44 <__assert_func+0x38>)
 800fd32:	461c      	mov	r4, r3
 800fd34:	e7f3      	b.n	800fd1e <__assert_func+0x12>
 800fd36:	bf00      	nop
 800fd38:	20000280 	.word	0x20000280
 800fd3c:	0806d2b6 	.word	0x0806d2b6
 800fd40:	0806d2c3 	.word	0x0806d2c3
 800fd44:	0806d2f1 	.word	0x0806d2f1

0800fd48 <quorem>:
 800fd48:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fd4c:	6903      	ldr	r3, [r0, #16]
 800fd4e:	690c      	ldr	r4, [r1, #16]
 800fd50:	42a3      	cmp	r3, r4
 800fd52:	4607      	mov	r7, r0
 800fd54:	db7e      	blt.n	800fe54 <quorem+0x10c>
 800fd56:	3c01      	subs	r4, #1
 800fd58:	f101 0814 	add.w	r8, r1, #20
 800fd5c:	00a3      	lsls	r3, r4, #2
 800fd5e:	f100 0514 	add.w	r5, r0, #20
 800fd62:	9300      	str	r3, [sp, #0]
 800fd64:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fd68:	9301      	str	r3, [sp, #4]
 800fd6a:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800fd6e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fd72:	3301      	adds	r3, #1
 800fd74:	429a      	cmp	r2, r3
 800fd76:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800fd7a:	fbb2 f6f3 	udiv	r6, r2, r3
 800fd7e:	d32e      	bcc.n	800fdde <quorem+0x96>
 800fd80:	f04f 0a00 	mov.w	sl, #0
 800fd84:	46c4      	mov	ip, r8
 800fd86:	46ae      	mov	lr, r5
 800fd88:	46d3      	mov	fp, sl
 800fd8a:	f85c 3b04 	ldr.w	r3, [ip], #4
 800fd8e:	b298      	uxth	r0, r3
 800fd90:	fb06 a000 	mla	r0, r6, r0, sl
 800fd94:	0c02      	lsrs	r2, r0, #16
 800fd96:	0c1b      	lsrs	r3, r3, #16
 800fd98:	fb06 2303 	mla	r3, r6, r3, r2
 800fd9c:	f8de 2000 	ldr.w	r2, [lr]
 800fda0:	b280      	uxth	r0, r0
 800fda2:	b292      	uxth	r2, r2
 800fda4:	1a12      	subs	r2, r2, r0
 800fda6:	445a      	add	r2, fp
 800fda8:	f8de 0000 	ldr.w	r0, [lr]
 800fdac:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800fdb0:	b29b      	uxth	r3, r3
 800fdb2:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800fdb6:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800fdba:	b292      	uxth	r2, r2
 800fdbc:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800fdc0:	45e1      	cmp	r9, ip
 800fdc2:	f84e 2b04 	str.w	r2, [lr], #4
 800fdc6:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800fdca:	d2de      	bcs.n	800fd8a <quorem+0x42>
 800fdcc:	9b00      	ldr	r3, [sp, #0]
 800fdce:	58eb      	ldr	r3, [r5, r3]
 800fdd0:	b92b      	cbnz	r3, 800fdde <quorem+0x96>
 800fdd2:	9b01      	ldr	r3, [sp, #4]
 800fdd4:	3b04      	subs	r3, #4
 800fdd6:	429d      	cmp	r5, r3
 800fdd8:	461a      	mov	r2, r3
 800fdda:	d32f      	bcc.n	800fe3c <quorem+0xf4>
 800fddc:	613c      	str	r4, [r7, #16]
 800fdde:	4638      	mov	r0, r7
 800fde0:	f001 fd12 	bl	8011808 <__mcmp>
 800fde4:	2800      	cmp	r0, #0
 800fde6:	db25      	blt.n	800fe34 <quorem+0xec>
 800fde8:	4629      	mov	r1, r5
 800fdea:	2000      	movs	r0, #0
 800fdec:	f858 2b04 	ldr.w	r2, [r8], #4
 800fdf0:	f8d1 c000 	ldr.w	ip, [r1]
 800fdf4:	fa1f fe82 	uxth.w	lr, r2
 800fdf8:	fa1f f38c 	uxth.w	r3, ip
 800fdfc:	eba3 030e 	sub.w	r3, r3, lr
 800fe00:	4403      	add	r3, r0
 800fe02:	0c12      	lsrs	r2, r2, #16
 800fe04:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800fe08:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800fe0c:	b29b      	uxth	r3, r3
 800fe0e:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800fe12:	45c1      	cmp	r9, r8
 800fe14:	f841 3b04 	str.w	r3, [r1], #4
 800fe18:	ea4f 4022 	mov.w	r0, r2, asr #16
 800fe1c:	d2e6      	bcs.n	800fdec <quorem+0xa4>
 800fe1e:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800fe22:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800fe26:	b922      	cbnz	r2, 800fe32 <quorem+0xea>
 800fe28:	3b04      	subs	r3, #4
 800fe2a:	429d      	cmp	r5, r3
 800fe2c:	461a      	mov	r2, r3
 800fe2e:	d30b      	bcc.n	800fe48 <quorem+0x100>
 800fe30:	613c      	str	r4, [r7, #16]
 800fe32:	3601      	adds	r6, #1
 800fe34:	4630      	mov	r0, r6
 800fe36:	b003      	add	sp, #12
 800fe38:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800fe3c:	6812      	ldr	r2, [r2, #0]
 800fe3e:	3b04      	subs	r3, #4
 800fe40:	2a00      	cmp	r2, #0
 800fe42:	d1cb      	bne.n	800fddc <quorem+0x94>
 800fe44:	3c01      	subs	r4, #1
 800fe46:	e7c6      	b.n	800fdd6 <quorem+0x8e>
 800fe48:	6812      	ldr	r2, [r2, #0]
 800fe4a:	3b04      	subs	r3, #4
 800fe4c:	2a00      	cmp	r2, #0
 800fe4e:	d1ef      	bne.n	800fe30 <quorem+0xe8>
 800fe50:	3c01      	subs	r4, #1
 800fe52:	e7ea      	b.n	800fe2a <quorem+0xe2>
 800fe54:	2000      	movs	r0, #0
 800fe56:	e7ee      	b.n	800fe36 <quorem+0xee>

0800fe58 <_dtoa_r>:
 800fe58:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800fe5c:	69c7      	ldr	r7, [r0, #28]
 800fe5e:	b097      	sub	sp, #92	@ 0x5c
 800fe60:	ed8d 0b04 	vstr	d0, [sp, #16]
 800fe64:	ec55 4b10 	vmov	r4, r5, d0
 800fe68:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800fe6a:	9107      	str	r1, [sp, #28]
 800fe6c:	4681      	mov	r9, r0
 800fe6e:	920c      	str	r2, [sp, #48]	@ 0x30
 800fe70:	9311      	str	r3, [sp, #68]	@ 0x44
 800fe72:	b97f      	cbnz	r7, 800fe94 <_dtoa_r+0x3c>
 800fe74:	2010      	movs	r0, #16
 800fe76:	f001 f943 	bl	8011100 <malloc>
 800fe7a:	4602      	mov	r2, r0
 800fe7c:	f8c9 001c 	str.w	r0, [r9, #28]
 800fe80:	b920      	cbnz	r0, 800fe8c <_dtoa_r+0x34>
 800fe82:	4ba9      	ldr	r3, [pc, #676]	@ (8010128 <_dtoa_r+0x2d0>)
 800fe84:	21ef      	movs	r1, #239	@ 0xef
 800fe86:	48a9      	ldr	r0, [pc, #676]	@ (801012c <_dtoa_r+0x2d4>)
 800fe88:	f7ff ff40 	bl	800fd0c <__assert_func>
 800fe8c:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800fe90:	6007      	str	r7, [r0, #0]
 800fe92:	60c7      	str	r7, [r0, #12]
 800fe94:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800fe98:	6819      	ldr	r1, [r3, #0]
 800fe9a:	b159      	cbz	r1, 800feb4 <_dtoa_r+0x5c>
 800fe9c:	685a      	ldr	r2, [r3, #4]
 800fe9e:	604a      	str	r2, [r1, #4]
 800fea0:	2301      	movs	r3, #1
 800fea2:	4093      	lsls	r3, r2
 800fea4:	608b      	str	r3, [r1, #8]
 800fea6:	4648      	mov	r0, r9
 800fea8:	f001 fa32 	bl	8011310 <_Bfree>
 800feac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800feb0:	2200      	movs	r2, #0
 800feb2:	601a      	str	r2, [r3, #0]
 800feb4:	1e2b      	subs	r3, r5, #0
 800feb6:	bfb9      	ittee	lt
 800feb8:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800febc:	9305      	strlt	r3, [sp, #20]
 800febe:	2300      	movge	r3, #0
 800fec0:	6033      	strge	r3, [r6, #0]
 800fec2:	9f05      	ldr	r7, [sp, #20]
 800fec4:	4b9a      	ldr	r3, [pc, #616]	@ (8010130 <_dtoa_r+0x2d8>)
 800fec6:	bfbc      	itt	lt
 800fec8:	2201      	movlt	r2, #1
 800feca:	6032      	strlt	r2, [r6, #0]
 800fecc:	43bb      	bics	r3, r7
 800fece:	d112      	bne.n	800fef6 <_dtoa_r+0x9e>
 800fed0:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800fed2:	f242 730f 	movw	r3, #9999	@ 0x270f
 800fed6:	6013      	str	r3, [r2, #0]
 800fed8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800fedc:	4323      	orrs	r3, r4
 800fede:	f000 855a 	beq.w	8010996 <_dtoa_r+0xb3e>
 800fee2:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800fee4:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 8010144 <_dtoa_r+0x2ec>
 800fee8:	2b00      	cmp	r3, #0
 800feea:	f000 855c 	beq.w	80109a6 <_dtoa_r+0xb4e>
 800feee:	f10a 0303 	add.w	r3, sl, #3
 800fef2:	f000 bd56 	b.w	80109a2 <_dtoa_r+0xb4a>
 800fef6:	ed9d 7b04 	vldr	d7, [sp, #16]
 800fefa:	2200      	movs	r2, #0
 800fefc:	ec51 0b17 	vmov	r0, r1, d7
 800ff00:	2300      	movs	r3, #0
 800ff02:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800ff06:	f7f0 fdef 	bl	8000ae8 <__aeabi_dcmpeq>
 800ff0a:	4680      	mov	r8, r0
 800ff0c:	b158      	cbz	r0, 800ff26 <_dtoa_r+0xce>
 800ff0e:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800ff10:	2301      	movs	r3, #1
 800ff12:	6013      	str	r3, [r2, #0]
 800ff14:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800ff16:	b113      	cbz	r3, 800ff1e <_dtoa_r+0xc6>
 800ff18:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800ff1a:	4b86      	ldr	r3, [pc, #536]	@ (8010134 <_dtoa_r+0x2dc>)
 800ff1c:	6013      	str	r3, [r2, #0]
 800ff1e:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8010148 <_dtoa_r+0x2f0>
 800ff22:	f000 bd40 	b.w	80109a6 <_dtoa_r+0xb4e>
 800ff26:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800ff2a:	aa14      	add	r2, sp, #80	@ 0x50
 800ff2c:	a915      	add	r1, sp, #84	@ 0x54
 800ff2e:	4648      	mov	r0, r9
 800ff30:	f001 fd8a 	bl	8011a48 <__d2b>
 800ff34:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800ff38:	9002      	str	r0, [sp, #8]
 800ff3a:	2e00      	cmp	r6, #0
 800ff3c:	d078      	beq.n	8010030 <_dtoa_r+0x1d8>
 800ff3e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800ff40:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800ff44:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800ff48:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ff4c:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800ff50:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800ff54:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800ff58:	4619      	mov	r1, r3
 800ff5a:	2200      	movs	r2, #0
 800ff5c:	4b76      	ldr	r3, [pc, #472]	@ (8010138 <_dtoa_r+0x2e0>)
 800ff5e:	f7f0 f9a3 	bl	80002a8 <__aeabi_dsub>
 800ff62:	a36b      	add	r3, pc, #428	@ (adr r3, 8010110 <_dtoa_r+0x2b8>)
 800ff64:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff68:	f7f0 fb56 	bl	8000618 <__aeabi_dmul>
 800ff6c:	a36a      	add	r3, pc, #424	@ (adr r3, 8010118 <_dtoa_r+0x2c0>)
 800ff6e:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff72:	f7f0 f99b 	bl	80002ac <__adddf3>
 800ff76:	4604      	mov	r4, r0
 800ff78:	4630      	mov	r0, r6
 800ff7a:	460d      	mov	r5, r1
 800ff7c:	f7f0 fae2 	bl	8000544 <__aeabi_i2d>
 800ff80:	a367      	add	r3, pc, #412	@ (adr r3, 8010120 <_dtoa_r+0x2c8>)
 800ff82:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ff86:	f7f0 fb47 	bl	8000618 <__aeabi_dmul>
 800ff8a:	4602      	mov	r2, r0
 800ff8c:	460b      	mov	r3, r1
 800ff8e:	4620      	mov	r0, r4
 800ff90:	4629      	mov	r1, r5
 800ff92:	f7f0 f98b 	bl	80002ac <__adddf3>
 800ff96:	4604      	mov	r4, r0
 800ff98:	460d      	mov	r5, r1
 800ff9a:	f7f0 fded 	bl	8000b78 <__aeabi_d2iz>
 800ff9e:	2200      	movs	r2, #0
 800ffa0:	4607      	mov	r7, r0
 800ffa2:	2300      	movs	r3, #0
 800ffa4:	4620      	mov	r0, r4
 800ffa6:	4629      	mov	r1, r5
 800ffa8:	f7f0 fda8 	bl	8000afc <__aeabi_dcmplt>
 800ffac:	b140      	cbz	r0, 800ffc0 <_dtoa_r+0x168>
 800ffae:	4638      	mov	r0, r7
 800ffb0:	f7f0 fac8 	bl	8000544 <__aeabi_i2d>
 800ffb4:	4622      	mov	r2, r4
 800ffb6:	462b      	mov	r3, r5
 800ffb8:	f7f0 fd96 	bl	8000ae8 <__aeabi_dcmpeq>
 800ffbc:	b900      	cbnz	r0, 800ffc0 <_dtoa_r+0x168>
 800ffbe:	3f01      	subs	r7, #1
 800ffc0:	2f16      	cmp	r7, #22
 800ffc2:	d852      	bhi.n	801006a <_dtoa_r+0x212>
 800ffc4:	4b5d      	ldr	r3, [pc, #372]	@ (801013c <_dtoa_r+0x2e4>)
 800ffc6:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800ffca:	e9d3 2300 	ldrd	r2, r3, [r3]
 800ffce:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800ffd2:	f7f0 fd93 	bl	8000afc <__aeabi_dcmplt>
 800ffd6:	2800      	cmp	r0, #0
 800ffd8:	d049      	beq.n	801006e <_dtoa_r+0x216>
 800ffda:	3f01      	subs	r7, #1
 800ffdc:	2300      	movs	r3, #0
 800ffde:	9310      	str	r3, [sp, #64]	@ 0x40
 800ffe0:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800ffe2:	1b9b      	subs	r3, r3, r6
 800ffe4:	1e5a      	subs	r2, r3, #1
 800ffe6:	bf45      	ittet	mi
 800ffe8:	f1c3 0301 	rsbmi	r3, r3, #1
 800ffec:	9300      	strmi	r3, [sp, #0]
 800ffee:	2300      	movpl	r3, #0
 800fff0:	2300      	movmi	r3, #0
 800fff2:	9206      	str	r2, [sp, #24]
 800fff4:	bf54      	ite	pl
 800fff6:	9300      	strpl	r3, [sp, #0]
 800fff8:	9306      	strmi	r3, [sp, #24]
 800fffa:	2f00      	cmp	r7, #0
 800fffc:	db39      	blt.n	8010072 <_dtoa_r+0x21a>
 800fffe:	9b06      	ldr	r3, [sp, #24]
 8010000:	970d      	str	r7, [sp, #52]	@ 0x34
 8010002:	443b      	add	r3, r7
 8010004:	9306      	str	r3, [sp, #24]
 8010006:	2300      	movs	r3, #0
 8010008:	9308      	str	r3, [sp, #32]
 801000a:	9b07      	ldr	r3, [sp, #28]
 801000c:	2b09      	cmp	r3, #9
 801000e:	d863      	bhi.n	80100d8 <_dtoa_r+0x280>
 8010010:	2b05      	cmp	r3, #5
 8010012:	bfc4      	itt	gt
 8010014:	3b04      	subgt	r3, #4
 8010016:	9307      	strgt	r3, [sp, #28]
 8010018:	9b07      	ldr	r3, [sp, #28]
 801001a:	f1a3 0302 	sub.w	r3, r3, #2
 801001e:	bfcc      	ite	gt
 8010020:	2400      	movgt	r4, #0
 8010022:	2401      	movle	r4, #1
 8010024:	2b03      	cmp	r3, #3
 8010026:	d863      	bhi.n	80100f0 <_dtoa_r+0x298>
 8010028:	e8df f003 	tbb	[pc, r3]
 801002c:	2b375452 	.word	0x2b375452
 8010030:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 8010034:	441e      	add	r6, r3
 8010036:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 801003a:	2b20      	cmp	r3, #32
 801003c:	bfc1      	itttt	gt
 801003e:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 8010042:	409f      	lslgt	r7, r3
 8010044:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8010048:	fa24 f303 	lsrgt.w	r3, r4, r3
 801004c:	bfd6      	itet	le
 801004e:	f1c3 0320 	rsble	r3, r3, #32
 8010052:	ea47 0003 	orrgt.w	r0, r7, r3
 8010056:	fa04 f003 	lslle.w	r0, r4, r3
 801005a:	f7f0 fa63 	bl	8000524 <__aeabi_ui2d>
 801005e:	2201      	movs	r2, #1
 8010060:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 8010064:	3e01      	subs	r6, #1
 8010066:	9212      	str	r2, [sp, #72]	@ 0x48
 8010068:	e776      	b.n	800ff58 <_dtoa_r+0x100>
 801006a:	2301      	movs	r3, #1
 801006c:	e7b7      	b.n	800ffde <_dtoa_r+0x186>
 801006e:	9010      	str	r0, [sp, #64]	@ 0x40
 8010070:	e7b6      	b.n	800ffe0 <_dtoa_r+0x188>
 8010072:	9b00      	ldr	r3, [sp, #0]
 8010074:	1bdb      	subs	r3, r3, r7
 8010076:	9300      	str	r3, [sp, #0]
 8010078:	427b      	negs	r3, r7
 801007a:	9308      	str	r3, [sp, #32]
 801007c:	2300      	movs	r3, #0
 801007e:	930d      	str	r3, [sp, #52]	@ 0x34
 8010080:	e7c3      	b.n	801000a <_dtoa_r+0x1b2>
 8010082:	2301      	movs	r3, #1
 8010084:	9309      	str	r3, [sp, #36]	@ 0x24
 8010086:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8010088:	eb07 0b03 	add.w	fp, r7, r3
 801008c:	f10b 0301 	add.w	r3, fp, #1
 8010090:	2b01      	cmp	r3, #1
 8010092:	9303      	str	r3, [sp, #12]
 8010094:	bfb8      	it	lt
 8010096:	2301      	movlt	r3, #1
 8010098:	e006      	b.n	80100a8 <_dtoa_r+0x250>
 801009a:	2301      	movs	r3, #1
 801009c:	9309      	str	r3, [sp, #36]	@ 0x24
 801009e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80100a0:	2b00      	cmp	r3, #0
 80100a2:	dd28      	ble.n	80100f6 <_dtoa_r+0x29e>
 80100a4:	469b      	mov	fp, r3
 80100a6:	9303      	str	r3, [sp, #12]
 80100a8:	f8d9 001c 	ldr.w	r0, [r9, #28]
 80100ac:	2100      	movs	r1, #0
 80100ae:	2204      	movs	r2, #4
 80100b0:	f102 0514 	add.w	r5, r2, #20
 80100b4:	429d      	cmp	r5, r3
 80100b6:	d926      	bls.n	8010106 <_dtoa_r+0x2ae>
 80100b8:	6041      	str	r1, [r0, #4]
 80100ba:	4648      	mov	r0, r9
 80100bc:	f001 f8e8 	bl	8011290 <_Balloc>
 80100c0:	4682      	mov	sl, r0
 80100c2:	2800      	cmp	r0, #0
 80100c4:	d142      	bne.n	801014c <_dtoa_r+0x2f4>
 80100c6:	4b1e      	ldr	r3, [pc, #120]	@ (8010140 <_dtoa_r+0x2e8>)
 80100c8:	4602      	mov	r2, r0
 80100ca:	f240 11af 	movw	r1, #431	@ 0x1af
 80100ce:	e6da      	b.n	800fe86 <_dtoa_r+0x2e>
 80100d0:	2300      	movs	r3, #0
 80100d2:	e7e3      	b.n	801009c <_dtoa_r+0x244>
 80100d4:	2300      	movs	r3, #0
 80100d6:	e7d5      	b.n	8010084 <_dtoa_r+0x22c>
 80100d8:	2401      	movs	r4, #1
 80100da:	2300      	movs	r3, #0
 80100dc:	9307      	str	r3, [sp, #28]
 80100de:	9409      	str	r4, [sp, #36]	@ 0x24
 80100e0:	f04f 3bff 	mov.w	fp, #4294967295
 80100e4:	2200      	movs	r2, #0
 80100e6:	f8cd b00c 	str.w	fp, [sp, #12]
 80100ea:	2312      	movs	r3, #18
 80100ec:	920c      	str	r2, [sp, #48]	@ 0x30
 80100ee:	e7db      	b.n	80100a8 <_dtoa_r+0x250>
 80100f0:	2301      	movs	r3, #1
 80100f2:	9309      	str	r3, [sp, #36]	@ 0x24
 80100f4:	e7f4      	b.n	80100e0 <_dtoa_r+0x288>
 80100f6:	f04f 0b01 	mov.w	fp, #1
 80100fa:	f8cd b00c 	str.w	fp, [sp, #12]
 80100fe:	465b      	mov	r3, fp
 8010100:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 8010104:	e7d0      	b.n	80100a8 <_dtoa_r+0x250>
 8010106:	3101      	adds	r1, #1
 8010108:	0052      	lsls	r2, r2, #1
 801010a:	e7d1      	b.n	80100b0 <_dtoa_r+0x258>
 801010c:	f3af 8000 	nop.w
 8010110:	636f4361 	.word	0x636f4361
 8010114:	3fd287a7 	.word	0x3fd287a7
 8010118:	8b60c8b3 	.word	0x8b60c8b3
 801011c:	3fc68a28 	.word	0x3fc68a28
 8010120:	509f79fb 	.word	0x509f79fb
 8010124:	3fd34413 	.word	0x3fd34413
 8010128:	0806d1ac 	.word	0x0806d1ac
 801012c:	0806d2ff 	.word	0x0806d2ff
 8010130:	7ff00000 	.word	0x7ff00000
 8010134:	0806d449 	.word	0x0806d449
 8010138:	3ff80000 	.word	0x3ff80000
 801013c:	0806d5d8 	.word	0x0806d5d8
 8010140:	0806d357 	.word	0x0806d357
 8010144:	0806d2fb 	.word	0x0806d2fb
 8010148:	0806d448 	.word	0x0806d448
 801014c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8010150:	6018      	str	r0, [r3, #0]
 8010152:	9b03      	ldr	r3, [sp, #12]
 8010154:	2b0e      	cmp	r3, #14
 8010156:	f200 80a1 	bhi.w	801029c <_dtoa_r+0x444>
 801015a:	2c00      	cmp	r4, #0
 801015c:	f000 809e 	beq.w	801029c <_dtoa_r+0x444>
 8010160:	2f00      	cmp	r7, #0
 8010162:	dd33      	ble.n	80101cc <_dtoa_r+0x374>
 8010164:	4b9c      	ldr	r3, [pc, #624]	@ (80103d8 <_dtoa_r+0x580>)
 8010166:	f007 020f 	and.w	r2, r7, #15
 801016a:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 801016e:	ed93 7b00 	vldr	d7, [r3]
 8010172:	05f8      	lsls	r0, r7, #23
 8010174:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8010178:	ea4f 1427 	mov.w	r4, r7, asr #4
 801017c:	d516      	bpl.n	80101ac <_dtoa_r+0x354>
 801017e:	4b97      	ldr	r3, [pc, #604]	@ (80103dc <_dtoa_r+0x584>)
 8010180:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8010184:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8010188:	f7f0 fb70 	bl	800086c <__aeabi_ddiv>
 801018c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010190:	f004 040f 	and.w	r4, r4, #15
 8010194:	2603      	movs	r6, #3
 8010196:	4d91      	ldr	r5, [pc, #580]	@ (80103dc <_dtoa_r+0x584>)
 8010198:	b954      	cbnz	r4, 80101b0 <_dtoa_r+0x358>
 801019a:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801019e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80101a2:	f7f0 fb63 	bl	800086c <__aeabi_ddiv>
 80101a6:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80101aa:	e028      	b.n	80101fe <_dtoa_r+0x3a6>
 80101ac:	2602      	movs	r6, #2
 80101ae:	e7f2      	b.n	8010196 <_dtoa_r+0x33e>
 80101b0:	07e1      	lsls	r1, r4, #31
 80101b2:	d508      	bpl.n	80101c6 <_dtoa_r+0x36e>
 80101b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80101b8:	e9d5 2300 	ldrd	r2, r3, [r5]
 80101bc:	f7f0 fa2c 	bl	8000618 <__aeabi_dmul>
 80101c0:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80101c4:	3601      	adds	r6, #1
 80101c6:	1064      	asrs	r4, r4, #1
 80101c8:	3508      	adds	r5, #8
 80101ca:	e7e5      	b.n	8010198 <_dtoa_r+0x340>
 80101cc:	f000 80af 	beq.w	801032e <_dtoa_r+0x4d6>
 80101d0:	427c      	negs	r4, r7
 80101d2:	4b81      	ldr	r3, [pc, #516]	@ (80103d8 <_dtoa_r+0x580>)
 80101d4:	4d81      	ldr	r5, [pc, #516]	@ (80103dc <_dtoa_r+0x584>)
 80101d6:	f004 020f 	and.w	r2, r4, #15
 80101da:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80101de:	e9d3 2300 	ldrd	r2, r3, [r3]
 80101e2:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80101e6:	f7f0 fa17 	bl	8000618 <__aeabi_dmul>
 80101ea:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80101ee:	1124      	asrs	r4, r4, #4
 80101f0:	2300      	movs	r3, #0
 80101f2:	2602      	movs	r6, #2
 80101f4:	2c00      	cmp	r4, #0
 80101f6:	f040 808f 	bne.w	8010318 <_dtoa_r+0x4c0>
 80101fa:	2b00      	cmp	r3, #0
 80101fc:	d1d3      	bne.n	80101a6 <_dtoa_r+0x34e>
 80101fe:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8010200:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8010204:	2b00      	cmp	r3, #0
 8010206:	f000 8094 	beq.w	8010332 <_dtoa_r+0x4da>
 801020a:	4b75      	ldr	r3, [pc, #468]	@ (80103e0 <_dtoa_r+0x588>)
 801020c:	2200      	movs	r2, #0
 801020e:	4620      	mov	r0, r4
 8010210:	4629      	mov	r1, r5
 8010212:	f7f0 fc73 	bl	8000afc <__aeabi_dcmplt>
 8010216:	2800      	cmp	r0, #0
 8010218:	f000 808b 	beq.w	8010332 <_dtoa_r+0x4da>
 801021c:	9b03      	ldr	r3, [sp, #12]
 801021e:	2b00      	cmp	r3, #0
 8010220:	f000 8087 	beq.w	8010332 <_dtoa_r+0x4da>
 8010224:	f1bb 0f00 	cmp.w	fp, #0
 8010228:	dd34      	ble.n	8010294 <_dtoa_r+0x43c>
 801022a:	4620      	mov	r0, r4
 801022c:	4b6d      	ldr	r3, [pc, #436]	@ (80103e4 <_dtoa_r+0x58c>)
 801022e:	2200      	movs	r2, #0
 8010230:	4629      	mov	r1, r5
 8010232:	f7f0 f9f1 	bl	8000618 <__aeabi_dmul>
 8010236:	e9cd 0104 	strd	r0, r1, [sp, #16]
 801023a:	f107 38ff 	add.w	r8, r7, #4294967295
 801023e:	3601      	adds	r6, #1
 8010240:	465c      	mov	r4, fp
 8010242:	4630      	mov	r0, r6
 8010244:	f7f0 f97e 	bl	8000544 <__aeabi_i2d>
 8010248:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 801024c:	f7f0 f9e4 	bl	8000618 <__aeabi_dmul>
 8010250:	4b65      	ldr	r3, [pc, #404]	@ (80103e8 <_dtoa_r+0x590>)
 8010252:	2200      	movs	r2, #0
 8010254:	f7f0 f82a 	bl	80002ac <__adddf3>
 8010258:	4605      	mov	r5, r0
 801025a:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 801025e:	2c00      	cmp	r4, #0
 8010260:	d16a      	bne.n	8010338 <_dtoa_r+0x4e0>
 8010262:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010266:	4b61      	ldr	r3, [pc, #388]	@ (80103ec <_dtoa_r+0x594>)
 8010268:	2200      	movs	r2, #0
 801026a:	f7f0 f81d 	bl	80002a8 <__aeabi_dsub>
 801026e:	4602      	mov	r2, r0
 8010270:	460b      	mov	r3, r1
 8010272:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010276:	462a      	mov	r2, r5
 8010278:	4633      	mov	r3, r6
 801027a:	f7f0 fc5d 	bl	8000b38 <__aeabi_dcmpgt>
 801027e:	2800      	cmp	r0, #0
 8010280:	f040 8298 	bne.w	80107b4 <_dtoa_r+0x95c>
 8010284:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010288:	462a      	mov	r2, r5
 801028a:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 801028e:	f7f0 fc35 	bl	8000afc <__aeabi_dcmplt>
 8010292:	bb38      	cbnz	r0, 80102e4 <_dtoa_r+0x48c>
 8010294:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8010298:	e9cd 3404 	strd	r3, r4, [sp, #16]
 801029c:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 801029e:	2b00      	cmp	r3, #0
 80102a0:	f2c0 8157 	blt.w	8010552 <_dtoa_r+0x6fa>
 80102a4:	2f0e      	cmp	r7, #14
 80102a6:	f300 8154 	bgt.w	8010552 <_dtoa_r+0x6fa>
 80102aa:	4b4b      	ldr	r3, [pc, #300]	@ (80103d8 <_dtoa_r+0x580>)
 80102ac:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80102b0:	ed93 7b00 	vldr	d7, [r3]
 80102b4:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80102b6:	2b00      	cmp	r3, #0
 80102b8:	ed8d 7b00 	vstr	d7, [sp]
 80102bc:	f280 80e5 	bge.w	801048a <_dtoa_r+0x632>
 80102c0:	9b03      	ldr	r3, [sp, #12]
 80102c2:	2b00      	cmp	r3, #0
 80102c4:	f300 80e1 	bgt.w	801048a <_dtoa_r+0x632>
 80102c8:	d10c      	bne.n	80102e4 <_dtoa_r+0x48c>
 80102ca:	4b48      	ldr	r3, [pc, #288]	@ (80103ec <_dtoa_r+0x594>)
 80102cc:	2200      	movs	r2, #0
 80102ce:	ec51 0b17 	vmov	r0, r1, d7
 80102d2:	f7f0 f9a1 	bl	8000618 <__aeabi_dmul>
 80102d6:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80102da:	f7f0 fc23 	bl	8000b24 <__aeabi_dcmpge>
 80102de:	2800      	cmp	r0, #0
 80102e0:	f000 8266 	beq.w	80107b0 <_dtoa_r+0x958>
 80102e4:	2400      	movs	r4, #0
 80102e6:	4625      	mov	r5, r4
 80102e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80102ea:	4656      	mov	r6, sl
 80102ec:	ea6f 0803 	mvn.w	r8, r3
 80102f0:	2700      	movs	r7, #0
 80102f2:	4621      	mov	r1, r4
 80102f4:	4648      	mov	r0, r9
 80102f6:	f001 f80b 	bl	8011310 <_Bfree>
 80102fa:	2d00      	cmp	r5, #0
 80102fc:	f000 80bd 	beq.w	801047a <_dtoa_r+0x622>
 8010300:	b12f      	cbz	r7, 801030e <_dtoa_r+0x4b6>
 8010302:	42af      	cmp	r7, r5
 8010304:	d003      	beq.n	801030e <_dtoa_r+0x4b6>
 8010306:	4639      	mov	r1, r7
 8010308:	4648      	mov	r0, r9
 801030a:	f001 f801 	bl	8011310 <_Bfree>
 801030e:	4629      	mov	r1, r5
 8010310:	4648      	mov	r0, r9
 8010312:	f000 fffd 	bl	8011310 <_Bfree>
 8010316:	e0b0      	b.n	801047a <_dtoa_r+0x622>
 8010318:	07e2      	lsls	r2, r4, #31
 801031a:	d505      	bpl.n	8010328 <_dtoa_r+0x4d0>
 801031c:	e9d5 2300 	ldrd	r2, r3, [r5]
 8010320:	f7f0 f97a 	bl	8000618 <__aeabi_dmul>
 8010324:	3601      	adds	r6, #1
 8010326:	2301      	movs	r3, #1
 8010328:	1064      	asrs	r4, r4, #1
 801032a:	3508      	adds	r5, #8
 801032c:	e762      	b.n	80101f4 <_dtoa_r+0x39c>
 801032e:	2602      	movs	r6, #2
 8010330:	e765      	b.n	80101fe <_dtoa_r+0x3a6>
 8010332:	9c03      	ldr	r4, [sp, #12]
 8010334:	46b8      	mov	r8, r7
 8010336:	e784      	b.n	8010242 <_dtoa_r+0x3ea>
 8010338:	4b27      	ldr	r3, [pc, #156]	@ (80103d8 <_dtoa_r+0x580>)
 801033a:	9909      	ldr	r1, [sp, #36]	@ 0x24
 801033c:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010340:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8010344:	4454      	add	r4, sl
 8010346:	2900      	cmp	r1, #0
 8010348:	d054      	beq.n	80103f4 <_dtoa_r+0x59c>
 801034a:	4929      	ldr	r1, [pc, #164]	@ (80103f0 <_dtoa_r+0x598>)
 801034c:	2000      	movs	r0, #0
 801034e:	f7f0 fa8d 	bl	800086c <__aeabi_ddiv>
 8010352:	4633      	mov	r3, r6
 8010354:	462a      	mov	r2, r5
 8010356:	f7ef ffa7 	bl	80002a8 <__aeabi_dsub>
 801035a:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 801035e:	4656      	mov	r6, sl
 8010360:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010364:	f7f0 fc08 	bl	8000b78 <__aeabi_d2iz>
 8010368:	4605      	mov	r5, r0
 801036a:	f7f0 f8eb 	bl	8000544 <__aeabi_i2d>
 801036e:	4602      	mov	r2, r0
 8010370:	460b      	mov	r3, r1
 8010372:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010376:	f7ef ff97 	bl	80002a8 <__aeabi_dsub>
 801037a:	3530      	adds	r5, #48	@ 0x30
 801037c:	4602      	mov	r2, r0
 801037e:	460b      	mov	r3, r1
 8010380:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8010384:	f806 5b01 	strb.w	r5, [r6], #1
 8010388:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 801038c:	f7f0 fbb6 	bl	8000afc <__aeabi_dcmplt>
 8010390:	2800      	cmp	r0, #0
 8010392:	d172      	bne.n	801047a <_dtoa_r+0x622>
 8010394:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8010398:	4911      	ldr	r1, [pc, #68]	@ (80103e0 <_dtoa_r+0x588>)
 801039a:	2000      	movs	r0, #0
 801039c:	f7ef ff84 	bl	80002a8 <__aeabi_dsub>
 80103a0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 80103a4:	f7f0 fbaa 	bl	8000afc <__aeabi_dcmplt>
 80103a8:	2800      	cmp	r0, #0
 80103aa:	f040 80b4 	bne.w	8010516 <_dtoa_r+0x6be>
 80103ae:	42a6      	cmp	r6, r4
 80103b0:	f43f af70 	beq.w	8010294 <_dtoa_r+0x43c>
 80103b4:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80103b8:	4b0a      	ldr	r3, [pc, #40]	@ (80103e4 <_dtoa_r+0x58c>)
 80103ba:	2200      	movs	r2, #0
 80103bc:	f7f0 f92c 	bl	8000618 <__aeabi_dmul>
 80103c0:	4b08      	ldr	r3, [pc, #32]	@ (80103e4 <_dtoa_r+0x58c>)
 80103c2:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80103c6:	2200      	movs	r2, #0
 80103c8:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 80103cc:	f7f0 f924 	bl	8000618 <__aeabi_dmul>
 80103d0:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80103d4:	e7c4      	b.n	8010360 <_dtoa_r+0x508>
 80103d6:	bf00      	nop
 80103d8:	0806d5d8 	.word	0x0806d5d8
 80103dc:	0806d5b0 	.word	0x0806d5b0
 80103e0:	3ff00000 	.word	0x3ff00000
 80103e4:	40240000 	.word	0x40240000
 80103e8:	401c0000 	.word	0x401c0000
 80103ec:	40140000 	.word	0x40140000
 80103f0:	3fe00000 	.word	0x3fe00000
 80103f4:	4631      	mov	r1, r6
 80103f6:	4628      	mov	r0, r5
 80103f8:	f7f0 f90e 	bl	8000618 <__aeabi_dmul>
 80103fc:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8010400:	9413      	str	r4, [sp, #76]	@ 0x4c
 8010402:	4656      	mov	r6, sl
 8010404:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010408:	f7f0 fbb6 	bl	8000b78 <__aeabi_d2iz>
 801040c:	4605      	mov	r5, r0
 801040e:	f7f0 f899 	bl	8000544 <__aeabi_i2d>
 8010412:	4602      	mov	r2, r0
 8010414:	460b      	mov	r3, r1
 8010416:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801041a:	f7ef ff45 	bl	80002a8 <__aeabi_dsub>
 801041e:	3530      	adds	r5, #48	@ 0x30
 8010420:	f806 5b01 	strb.w	r5, [r6], #1
 8010424:	4602      	mov	r2, r0
 8010426:	460b      	mov	r3, r1
 8010428:	42a6      	cmp	r6, r4
 801042a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801042e:	f04f 0200 	mov.w	r2, #0
 8010432:	d124      	bne.n	801047e <_dtoa_r+0x626>
 8010434:	4baf      	ldr	r3, [pc, #700]	@ (80106f4 <_dtoa_r+0x89c>)
 8010436:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 801043a:	f7ef ff37 	bl	80002ac <__adddf3>
 801043e:	4602      	mov	r2, r0
 8010440:	460b      	mov	r3, r1
 8010442:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010446:	f7f0 fb77 	bl	8000b38 <__aeabi_dcmpgt>
 801044a:	2800      	cmp	r0, #0
 801044c:	d163      	bne.n	8010516 <_dtoa_r+0x6be>
 801044e:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8010452:	49a8      	ldr	r1, [pc, #672]	@ (80106f4 <_dtoa_r+0x89c>)
 8010454:	2000      	movs	r0, #0
 8010456:	f7ef ff27 	bl	80002a8 <__aeabi_dsub>
 801045a:	4602      	mov	r2, r0
 801045c:	460b      	mov	r3, r1
 801045e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8010462:	f7f0 fb4b 	bl	8000afc <__aeabi_dcmplt>
 8010466:	2800      	cmp	r0, #0
 8010468:	f43f af14 	beq.w	8010294 <_dtoa_r+0x43c>
 801046c:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 801046e:	1e73      	subs	r3, r6, #1
 8010470:	9313      	str	r3, [sp, #76]	@ 0x4c
 8010472:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8010476:	2b30      	cmp	r3, #48	@ 0x30
 8010478:	d0f8      	beq.n	801046c <_dtoa_r+0x614>
 801047a:	4647      	mov	r7, r8
 801047c:	e03b      	b.n	80104f6 <_dtoa_r+0x69e>
 801047e:	4b9e      	ldr	r3, [pc, #632]	@ (80106f8 <_dtoa_r+0x8a0>)
 8010480:	f7f0 f8ca 	bl	8000618 <__aeabi_dmul>
 8010484:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8010488:	e7bc      	b.n	8010404 <_dtoa_r+0x5ac>
 801048a:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 801048e:	4656      	mov	r6, sl
 8010490:	e9dd 2300 	ldrd	r2, r3, [sp]
 8010494:	4620      	mov	r0, r4
 8010496:	4629      	mov	r1, r5
 8010498:	f7f0 f9e8 	bl	800086c <__aeabi_ddiv>
 801049c:	f7f0 fb6c 	bl	8000b78 <__aeabi_d2iz>
 80104a0:	4680      	mov	r8, r0
 80104a2:	f7f0 f84f 	bl	8000544 <__aeabi_i2d>
 80104a6:	e9dd 2300 	ldrd	r2, r3, [sp]
 80104aa:	f7f0 f8b5 	bl	8000618 <__aeabi_dmul>
 80104ae:	4602      	mov	r2, r0
 80104b0:	460b      	mov	r3, r1
 80104b2:	4620      	mov	r0, r4
 80104b4:	4629      	mov	r1, r5
 80104b6:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 80104ba:	f7ef fef5 	bl	80002a8 <__aeabi_dsub>
 80104be:	f806 4b01 	strb.w	r4, [r6], #1
 80104c2:	9d03      	ldr	r5, [sp, #12]
 80104c4:	eba6 040a 	sub.w	r4, r6, sl
 80104c8:	42a5      	cmp	r5, r4
 80104ca:	4602      	mov	r2, r0
 80104cc:	460b      	mov	r3, r1
 80104ce:	d133      	bne.n	8010538 <_dtoa_r+0x6e0>
 80104d0:	f7ef feec 	bl	80002ac <__adddf3>
 80104d4:	e9dd 2300 	ldrd	r2, r3, [sp]
 80104d8:	4604      	mov	r4, r0
 80104da:	460d      	mov	r5, r1
 80104dc:	f7f0 fb2c 	bl	8000b38 <__aeabi_dcmpgt>
 80104e0:	b9c0      	cbnz	r0, 8010514 <_dtoa_r+0x6bc>
 80104e2:	e9dd 2300 	ldrd	r2, r3, [sp]
 80104e6:	4620      	mov	r0, r4
 80104e8:	4629      	mov	r1, r5
 80104ea:	f7f0 fafd 	bl	8000ae8 <__aeabi_dcmpeq>
 80104ee:	b110      	cbz	r0, 80104f6 <_dtoa_r+0x69e>
 80104f0:	f018 0f01 	tst.w	r8, #1
 80104f4:	d10e      	bne.n	8010514 <_dtoa_r+0x6bc>
 80104f6:	9902      	ldr	r1, [sp, #8]
 80104f8:	4648      	mov	r0, r9
 80104fa:	f000 ff09 	bl	8011310 <_Bfree>
 80104fe:	2300      	movs	r3, #0
 8010500:	7033      	strb	r3, [r6, #0]
 8010502:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8010504:	3701      	adds	r7, #1
 8010506:	601f      	str	r7, [r3, #0]
 8010508:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 801050a:	2b00      	cmp	r3, #0
 801050c:	f000 824b 	beq.w	80109a6 <_dtoa_r+0xb4e>
 8010510:	601e      	str	r6, [r3, #0]
 8010512:	e248      	b.n	80109a6 <_dtoa_r+0xb4e>
 8010514:	46b8      	mov	r8, r7
 8010516:	4633      	mov	r3, r6
 8010518:	461e      	mov	r6, r3
 801051a:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 801051e:	2a39      	cmp	r2, #57	@ 0x39
 8010520:	d106      	bne.n	8010530 <_dtoa_r+0x6d8>
 8010522:	459a      	cmp	sl, r3
 8010524:	d1f8      	bne.n	8010518 <_dtoa_r+0x6c0>
 8010526:	2230      	movs	r2, #48	@ 0x30
 8010528:	f108 0801 	add.w	r8, r8, #1
 801052c:	f88a 2000 	strb.w	r2, [sl]
 8010530:	781a      	ldrb	r2, [r3, #0]
 8010532:	3201      	adds	r2, #1
 8010534:	701a      	strb	r2, [r3, #0]
 8010536:	e7a0      	b.n	801047a <_dtoa_r+0x622>
 8010538:	4b6f      	ldr	r3, [pc, #444]	@ (80106f8 <_dtoa_r+0x8a0>)
 801053a:	2200      	movs	r2, #0
 801053c:	f7f0 f86c 	bl	8000618 <__aeabi_dmul>
 8010540:	2200      	movs	r2, #0
 8010542:	2300      	movs	r3, #0
 8010544:	4604      	mov	r4, r0
 8010546:	460d      	mov	r5, r1
 8010548:	f7f0 face 	bl	8000ae8 <__aeabi_dcmpeq>
 801054c:	2800      	cmp	r0, #0
 801054e:	d09f      	beq.n	8010490 <_dtoa_r+0x638>
 8010550:	e7d1      	b.n	80104f6 <_dtoa_r+0x69e>
 8010552:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010554:	2a00      	cmp	r2, #0
 8010556:	f000 80ea 	beq.w	801072e <_dtoa_r+0x8d6>
 801055a:	9a07      	ldr	r2, [sp, #28]
 801055c:	2a01      	cmp	r2, #1
 801055e:	f300 80cd 	bgt.w	80106fc <_dtoa_r+0x8a4>
 8010562:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8010564:	2a00      	cmp	r2, #0
 8010566:	f000 80c1 	beq.w	80106ec <_dtoa_r+0x894>
 801056a:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 801056e:	9c08      	ldr	r4, [sp, #32]
 8010570:	9e00      	ldr	r6, [sp, #0]
 8010572:	9a00      	ldr	r2, [sp, #0]
 8010574:	441a      	add	r2, r3
 8010576:	9200      	str	r2, [sp, #0]
 8010578:	9a06      	ldr	r2, [sp, #24]
 801057a:	2101      	movs	r1, #1
 801057c:	441a      	add	r2, r3
 801057e:	4648      	mov	r0, r9
 8010580:	9206      	str	r2, [sp, #24]
 8010582:	f000 ffc3 	bl	801150c <__i2b>
 8010586:	4605      	mov	r5, r0
 8010588:	b166      	cbz	r6, 80105a4 <_dtoa_r+0x74c>
 801058a:	9b06      	ldr	r3, [sp, #24]
 801058c:	2b00      	cmp	r3, #0
 801058e:	dd09      	ble.n	80105a4 <_dtoa_r+0x74c>
 8010590:	42b3      	cmp	r3, r6
 8010592:	9a00      	ldr	r2, [sp, #0]
 8010594:	bfa8      	it	ge
 8010596:	4633      	movge	r3, r6
 8010598:	1ad2      	subs	r2, r2, r3
 801059a:	9200      	str	r2, [sp, #0]
 801059c:	9a06      	ldr	r2, [sp, #24]
 801059e:	1af6      	subs	r6, r6, r3
 80105a0:	1ad3      	subs	r3, r2, r3
 80105a2:	9306      	str	r3, [sp, #24]
 80105a4:	9b08      	ldr	r3, [sp, #32]
 80105a6:	b30b      	cbz	r3, 80105ec <_dtoa_r+0x794>
 80105a8:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80105aa:	2b00      	cmp	r3, #0
 80105ac:	f000 80c6 	beq.w	801073c <_dtoa_r+0x8e4>
 80105b0:	2c00      	cmp	r4, #0
 80105b2:	f000 80c0 	beq.w	8010736 <_dtoa_r+0x8de>
 80105b6:	4629      	mov	r1, r5
 80105b8:	4622      	mov	r2, r4
 80105ba:	4648      	mov	r0, r9
 80105bc:	f001 f85e 	bl	801167c <__pow5mult>
 80105c0:	9a02      	ldr	r2, [sp, #8]
 80105c2:	4601      	mov	r1, r0
 80105c4:	4605      	mov	r5, r0
 80105c6:	4648      	mov	r0, r9
 80105c8:	f000 ffb6 	bl	8011538 <__multiply>
 80105cc:	9902      	ldr	r1, [sp, #8]
 80105ce:	4680      	mov	r8, r0
 80105d0:	4648      	mov	r0, r9
 80105d2:	f000 fe9d 	bl	8011310 <_Bfree>
 80105d6:	9b08      	ldr	r3, [sp, #32]
 80105d8:	1b1b      	subs	r3, r3, r4
 80105da:	9308      	str	r3, [sp, #32]
 80105dc:	f000 80b1 	beq.w	8010742 <_dtoa_r+0x8ea>
 80105e0:	9a08      	ldr	r2, [sp, #32]
 80105e2:	4641      	mov	r1, r8
 80105e4:	4648      	mov	r0, r9
 80105e6:	f001 f849 	bl	801167c <__pow5mult>
 80105ea:	9002      	str	r0, [sp, #8]
 80105ec:	2101      	movs	r1, #1
 80105ee:	4648      	mov	r0, r9
 80105f0:	f000 ff8c 	bl	801150c <__i2b>
 80105f4:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80105f6:	4604      	mov	r4, r0
 80105f8:	2b00      	cmp	r3, #0
 80105fa:	f000 81d8 	beq.w	80109ae <_dtoa_r+0xb56>
 80105fe:	461a      	mov	r2, r3
 8010600:	4601      	mov	r1, r0
 8010602:	4648      	mov	r0, r9
 8010604:	f001 f83a 	bl	801167c <__pow5mult>
 8010608:	9b07      	ldr	r3, [sp, #28]
 801060a:	2b01      	cmp	r3, #1
 801060c:	4604      	mov	r4, r0
 801060e:	f300 809f 	bgt.w	8010750 <_dtoa_r+0x8f8>
 8010612:	9b04      	ldr	r3, [sp, #16]
 8010614:	2b00      	cmp	r3, #0
 8010616:	f040 8097 	bne.w	8010748 <_dtoa_r+0x8f0>
 801061a:	9b05      	ldr	r3, [sp, #20]
 801061c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8010620:	2b00      	cmp	r3, #0
 8010622:	f040 8093 	bne.w	801074c <_dtoa_r+0x8f4>
 8010626:	9b05      	ldr	r3, [sp, #20]
 8010628:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801062c:	0d1b      	lsrs	r3, r3, #20
 801062e:	051b      	lsls	r3, r3, #20
 8010630:	b133      	cbz	r3, 8010640 <_dtoa_r+0x7e8>
 8010632:	9b00      	ldr	r3, [sp, #0]
 8010634:	3301      	adds	r3, #1
 8010636:	9300      	str	r3, [sp, #0]
 8010638:	9b06      	ldr	r3, [sp, #24]
 801063a:	3301      	adds	r3, #1
 801063c:	9306      	str	r3, [sp, #24]
 801063e:	2301      	movs	r3, #1
 8010640:	9308      	str	r3, [sp, #32]
 8010642:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8010644:	2b00      	cmp	r3, #0
 8010646:	f000 81b8 	beq.w	80109ba <_dtoa_r+0xb62>
 801064a:	6923      	ldr	r3, [r4, #16]
 801064c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010650:	6918      	ldr	r0, [r3, #16]
 8010652:	f000 ff0f 	bl	8011474 <__hi0bits>
 8010656:	f1c0 0020 	rsb	r0, r0, #32
 801065a:	9b06      	ldr	r3, [sp, #24]
 801065c:	4418      	add	r0, r3
 801065e:	f010 001f 	ands.w	r0, r0, #31
 8010662:	f000 8082 	beq.w	801076a <_dtoa_r+0x912>
 8010666:	f1c0 0320 	rsb	r3, r0, #32
 801066a:	2b04      	cmp	r3, #4
 801066c:	dd73      	ble.n	8010756 <_dtoa_r+0x8fe>
 801066e:	9b00      	ldr	r3, [sp, #0]
 8010670:	f1c0 001c 	rsb	r0, r0, #28
 8010674:	4403      	add	r3, r0
 8010676:	9300      	str	r3, [sp, #0]
 8010678:	9b06      	ldr	r3, [sp, #24]
 801067a:	4403      	add	r3, r0
 801067c:	4406      	add	r6, r0
 801067e:	9306      	str	r3, [sp, #24]
 8010680:	9b00      	ldr	r3, [sp, #0]
 8010682:	2b00      	cmp	r3, #0
 8010684:	dd05      	ble.n	8010692 <_dtoa_r+0x83a>
 8010686:	9902      	ldr	r1, [sp, #8]
 8010688:	461a      	mov	r2, r3
 801068a:	4648      	mov	r0, r9
 801068c:	f001 f850 	bl	8011730 <__lshift>
 8010690:	9002      	str	r0, [sp, #8]
 8010692:	9b06      	ldr	r3, [sp, #24]
 8010694:	2b00      	cmp	r3, #0
 8010696:	dd05      	ble.n	80106a4 <_dtoa_r+0x84c>
 8010698:	4621      	mov	r1, r4
 801069a:	461a      	mov	r2, r3
 801069c:	4648      	mov	r0, r9
 801069e:	f001 f847 	bl	8011730 <__lshift>
 80106a2:	4604      	mov	r4, r0
 80106a4:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80106a6:	2b00      	cmp	r3, #0
 80106a8:	d061      	beq.n	801076e <_dtoa_r+0x916>
 80106aa:	9802      	ldr	r0, [sp, #8]
 80106ac:	4621      	mov	r1, r4
 80106ae:	f001 f8ab 	bl	8011808 <__mcmp>
 80106b2:	2800      	cmp	r0, #0
 80106b4:	da5b      	bge.n	801076e <_dtoa_r+0x916>
 80106b6:	2300      	movs	r3, #0
 80106b8:	9902      	ldr	r1, [sp, #8]
 80106ba:	220a      	movs	r2, #10
 80106bc:	4648      	mov	r0, r9
 80106be:	f000 fe49 	bl	8011354 <__multadd>
 80106c2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80106c4:	9002      	str	r0, [sp, #8]
 80106c6:	f107 38ff 	add.w	r8, r7, #4294967295
 80106ca:	2b00      	cmp	r3, #0
 80106cc:	f000 8177 	beq.w	80109be <_dtoa_r+0xb66>
 80106d0:	4629      	mov	r1, r5
 80106d2:	2300      	movs	r3, #0
 80106d4:	220a      	movs	r2, #10
 80106d6:	4648      	mov	r0, r9
 80106d8:	f000 fe3c 	bl	8011354 <__multadd>
 80106dc:	f1bb 0f00 	cmp.w	fp, #0
 80106e0:	4605      	mov	r5, r0
 80106e2:	dc6f      	bgt.n	80107c4 <_dtoa_r+0x96c>
 80106e4:	9b07      	ldr	r3, [sp, #28]
 80106e6:	2b02      	cmp	r3, #2
 80106e8:	dc49      	bgt.n	801077e <_dtoa_r+0x926>
 80106ea:	e06b      	b.n	80107c4 <_dtoa_r+0x96c>
 80106ec:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80106ee:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 80106f2:	e73c      	b.n	801056e <_dtoa_r+0x716>
 80106f4:	3fe00000 	.word	0x3fe00000
 80106f8:	40240000 	.word	0x40240000
 80106fc:	9b03      	ldr	r3, [sp, #12]
 80106fe:	1e5c      	subs	r4, r3, #1
 8010700:	9b08      	ldr	r3, [sp, #32]
 8010702:	42a3      	cmp	r3, r4
 8010704:	db09      	blt.n	801071a <_dtoa_r+0x8c2>
 8010706:	1b1c      	subs	r4, r3, r4
 8010708:	9b03      	ldr	r3, [sp, #12]
 801070a:	2b00      	cmp	r3, #0
 801070c:	f6bf af30 	bge.w	8010570 <_dtoa_r+0x718>
 8010710:	9b00      	ldr	r3, [sp, #0]
 8010712:	9a03      	ldr	r2, [sp, #12]
 8010714:	1a9e      	subs	r6, r3, r2
 8010716:	2300      	movs	r3, #0
 8010718:	e72b      	b.n	8010572 <_dtoa_r+0x71a>
 801071a:	9b08      	ldr	r3, [sp, #32]
 801071c:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 801071e:	9408      	str	r4, [sp, #32]
 8010720:	1ae3      	subs	r3, r4, r3
 8010722:	441a      	add	r2, r3
 8010724:	9e00      	ldr	r6, [sp, #0]
 8010726:	9b03      	ldr	r3, [sp, #12]
 8010728:	920d      	str	r2, [sp, #52]	@ 0x34
 801072a:	2400      	movs	r4, #0
 801072c:	e721      	b.n	8010572 <_dtoa_r+0x71a>
 801072e:	9c08      	ldr	r4, [sp, #32]
 8010730:	9e00      	ldr	r6, [sp, #0]
 8010732:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8010734:	e728      	b.n	8010588 <_dtoa_r+0x730>
 8010736:	f8dd 8008 	ldr.w	r8, [sp, #8]
 801073a:	e751      	b.n	80105e0 <_dtoa_r+0x788>
 801073c:	9a08      	ldr	r2, [sp, #32]
 801073e:	9902      	ldr	r1, [sp, #8]
 8010740:	e750      	b.n	80105e4 <_dtoa_r+0x78c>
 8010742:	f8cd 8008 	str.w	r8, [sp, #8]
 8010746:	e751      	b.n	80105ec <_dtoa_r+0x794>
 8010748:	2300      	movs	r3, #0
 801074a:	e779      	b.n	8010640 <_dtoa_r+0x7e8>
 801074c:	9b04      	ldr	r3, [sp, #16]
 801074e:	e777      	b.n	8010640 <_dtoa_r+0x7e8>
 8010750:	2300      	movs	r3, #0
 8010752:	9308      	str	r3, [sp, #32]
 8010754:	e779      	b.n	801064a <_dtoa_r+0x7f2>
 8010756:	d093      	beq.n	8010680 <_dtoa_r+0x828>
 8010758:	9a00      	ldr	r2, [sp, #0]
 801075a:	331c      	adds	r3, #28
 801075c:	441a      	add	r2, r3
 801075e:	9200      	str	r2, [sp, #0]
 8010760:	9a06      	ldr	r2, [sp, #24]
 8010762:	441a      	add	r2, r3
 8010764:	441e      	add	r6, r3
 8010766:	9206      	str	r2, [sp, #24]
 8010768:	e78a      	b.n	8010680 <_dtoa_r+0x828>
 801076a:	4603      	mov	r3, r0
 801076c:	e7f4      	b.n	8010758 <_dtoa_r+0x900>
 801076e:	9b03      	ldr	r3, [sp, #12]
 8010770:	2b00      	cmp	r3, #0
 8010772:	46b8      	mov	r8, r7
 8010774:	dc20      	bgt.n	80107b8 <_dtoa_r+0x960>
 8010776:	469b      	mov	fp, r3
 8010778:	9b07      	ldr	r3, [sp, #28]
 801077a:	2b02      	cmp	r3, #2
 801077c:	dd1e      	ble.n	80107bc <_dtoa_r+0x964>
 801077e:	f1bb 0f00 	cmp.w	fp, #0
 8010782:	f47f adb1 	bne.w	80102e8 <_dtoa_r+0x490>
 8010786:	4621      	mov	r1, r4
 8010788:	465b      	mov	r3, fp
 801078a:	2205      	movs	r2, #5
 801078c:	4648      	mov	r0, r9
 801078e:	f000 fde1 	bl	8011354 <__multadd>
 8010792:	4601      	mov	r1, r0
 8010794:	4604      	mov	r4, r0
 8010796:	9802      	ldr	r0, [sp, #8]
 8010798:	f001 f836 	bl	8011808 <__mcmp>
 801079c:	2800      	cmp	r0, #0
 801079e:	f77f ada3 	ble.w	80102e8 <_dtoa_r+0x490>
 80107a2:	4656      	mov	r6, sl
 80107a4:	2331      	movs	r3, #49	@ 0x31
 80107a6:	f806 3b01 	strb.w	r3, [r6], #1
 80107aa:	f108 0801 	add.w	r8, r8, #1
 80107ae:	e59f      	b.n	80102f0 <_dtoa_r+0x498>
 80107b0:	9c03      	ldr	r4, [sp, #12]
 80107b2:	46b8      	mov	r8, r7
 80107b4:	4625      	mov	r5, r4
 80107b6:	e7f4      	b.n	80107a2 <_dtoa_r+0x94a>
 80107b8:	f8dd b00c 	ldr.w	fp, [sp, #12]
 80107bc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80107be:	2b00      	cmp	r3, #0
 80107c0:	f000 8101 	beq.w	80109c6 <_dtoa_r+0xb6e>
 80107c4:	2e00      	cmp	r6, #0
 80107c6:	dd05      	ble.n	80107d4 <_dtoa_r+0x97c>
 80107c8:	4629      	mov	r1, r5
 80107ca:	4632      	mov	r2, r6
 80107cc:	4648      	mov	r0, r9
 80107ce:	f000 ffaf 	bl	8011730 <__lshift>
 80107d2:	4605      	mov	r5, r0
 80107d4:	9b08      	ldr	r3, [sp, #32]
 80107d6:	2b00      	cmp	r3, #0
 80107d8:	d05c      	beq.n	8010894 <_dtoa_r+0xa3c>
 80107da:	6869      	ldr	r1, [r5, #4]
 80107dc:	4648      	mov	r0, r9
 80107de:	f000 fd57 	bl	8011290 <_Balloc>
 80107e2:	4606      	mov	r6, r0
 80107e4:	b928      	cbnz	r0, 80107f2 <_dtoa_r+0x99a>
 80107e6:	4b82      	ldr	r3, [pc, #520]	@ (80109f0 <_dtoa_r+0xb98>)
 80107e8:	4602      	mov	r2, r0
 80107ea:	f240 21ef 	movw	r1, #751	@ 0x2ef
 80107ee:	f7ff bb4a 	b.w	800fe86 <_dtoa_r+0x2e>
 80107f2:	692a      	ldr	r2, [r5, #16]
 80107f4:	3202      	adds	r2, #2
 80107f6:	0092      	lsls	r2, r2, #2
 80107f8:	f105 010c 	add.w	r1, r5, #12
 80107fc:	300c      	adds	r0, #12
 80107fe:	f7ff fa68 	bl	800fcd2 <memcpy>
 8010802:	2201      	movs	r2, #1
 8010804:	4631      	mov	r1, r6
 8010806:	4648      	mov	r0, r9
 8010808:	f000 ff92 	bl	8011730 <__lshift>
 801080c:	f10a 0301 	add.w	r3, sl, #1
 8010810:	9300      	str	r3, [sp, #0]
 8010812:	eb0a 030b 	add.w	r3, sl, fp
 8010816:	9308      	str	r3, [sp, #32]
 8010818:	9b04      	ldr	r3, [sp, #16]
 801081a:	f003 0301 	and.w	r3, r3, #1
 801081e:	462f      	mov	r7, r5
 8010820:	9306      	str	r3, [sp, #24]
 8010822:	4605      	mov	r5, r0
 8010824:	9b00      	ldr	r3, [sp, #0]
 8010826:	9802      	ldr	r0, [sp, #8]
 8010828:	4621      	mov	r1, r4
 801082a:	f103 3bff 	add.w	fp, r3, #4294967295
 801082e:	f7ff fa8b 	bl	800fd48 <quorem>
 8010832:	4603      	mov	r3, r0
 8010834:	3330      	adds	r3, #48	@ 0x30
 8010836:	9003      	str	r0, [sp, #12]
 8010838:	4639      	mov	r1, r7
 801083a:	9802      	ldr	r0, [sp, #8]
 801083c:	9309      	str	r3, [sp, #36]	@ 0x24
 801083e:	f000 ffe3 	bl	8011808 <__mcmp>
 8010842:	462a      	mov	r2, r5
 8010844:	9004      	str	r0, [sp, #16]
 8010846:	4621      	mov	r1, r4
 8010848:	4648      	mov	r0, r9
 801084a:	f000 fff9 	bl	8011840 <__mdiff>
 801084e:	68c2      	ldr	r2, [r0, #12]
 8010850:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010852:	4606      	mov	r6, r0
 8010854:	bb02      	cbnz	r2, 8010898 <_dtoa_r+0xa40>
 8010856:	4601      	mov	r1, r0
 8010858:	9802      	ldr	r0, [sp, #8]
 801085a:	f000 ffd5 	bl	8011808 <__mcmp>
 801085e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010860:	4602      	mov	r2, r0
 8010862:	4631      	mov	r1, r6
 8010864:	4648      	mov	r0, r9
 8010866:	920c      	str	r2, [sp, #48]	@ 0x30
 8010868:	9309      	str	r3, [sp, #36]	@ 0x24
 801086a:	f000 fd51 	bl	8011310 <_Bfree>
 801086e:	9b07      	ldr	r3, [sp, #28]
 8010870:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8010872:	9e00      	ldr	r6, [sp, #0]
 8010874:	ea42 0103 	orr.w	r1, r2, r3
 8010878:	9b06      	ldr	r3, [sp, #24]
 801087a:	4319      	orrs	r1, r3
 801087c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 801087e:	d10d      	bne.n	801089c <_dtoa_r+0xa44>
 8010880:	2b39      	cmp	r3, #57	@ 0x39
 8010882:	d027      	beq.n	80108d4 <_dtoa_r+0xa7c>
 8010884:	9a04      	ldr	r2, [sp, #16]
 8010886:	2a00      	cmp	r2, #0
 8010888:	dd01      	ble.n	801088e <_dtoa_r+0xa36>
 801088a:	9b03      	ldr	r3, [sp, #12]
 801088c:	3331      	adds	r3, #49	@ 0x31
 801088e:	f88b 3000 	strb.w	r3, [fp]
 8010892:	e52e      	b.n	80102f2 <_dtoa_r+0x49a>
 8010894:	4628      	mov	r0, r5
 8010896:	e7b9      	b.n	801080c <_dtoa_r+0x9b4>
 8010898:	2201      	movs	r2, #1
 801089a:	e7e2      	b.n	8010862 <_dtoa_r+0xa0a>
 801089c:	9904      	ldr	r1, [sp, #16]
 801089e:	2900      	cmp	r1, #0
 80108a0:	db04      	blt.n	80108ac <_dtoa_r+0xa54>
 80108a2:	9807      	ldr	r0, [sp, #28]
 80108a4:	4301      	orrs	r1, r0
 80108a6:	9806      	ldr	r0, [sp, #24]
 80108a8:	4301      	orrs	r1, r0
 80108aa:	d120      	bne.n	80108ee <_dtoa_r+0xa96>
 80108ac:	2a00      	cmp	r2, #0
 80108ae:	ddee      	ble.n	801088e <_dtoa_r+0xa36>
 80108b0:	9902      	ldr	r1, [sp, #8]
 80108b2:	9300      	str	r3, [sp, #0]
 80108b4:	2201      	movs	r2, #1
 80108b6:	4648      	mov	r0, r9
 80108b8:	f000 ff3a 	bl	8011730 <__lshift>
 80108bc:	4621      	mov	r1, r4
 80108be:	9002      	str	r0, [sp, #8]
 80108c0:	f000 ffa2 	bl	8011808 <__mcmp>
 80108c4:	2800      	cmp	r0, #0
 80108c6:	9b00      	ldr	r3, [sp, #0]
 80108c8:	dc02      	bgt.n	80108d0 <_dtoa_r+0xa78>
 80108ca:	d1e0      	bne.n	801088e <_dtoa_r+0xa36>
 80108cc:	07da      	lsls	r2, r3, #31
 80108ce:	d5de      	bpl.n	801088e <_dtoa_r+0xa36>
 80108d0:	2b39      	cmp	r3, #57	@ 0x39
 80108d2:	d1da      	bne.n	801088a <_dtoa_r+0xa32>
 80108d4:	2339      	movs	r3, #57	@ 0x39
 80108d6:	f88b 3000 	strb.w	r3, [fp]
 80108da:	4633      	mov	r3, r6
 80108dc:	461e      	mov	r6, r3
 80108de:	3b01      	subs	r3, #1
 80108e0:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 80108e4:	2a39      	cmp	r2, #57	@ 0x39
 80108e6:	d04e      	beq.n	8010986 <_dtoa_r+0xb2e>
 80108e8:	3201      	adds	r2, #1
 80108ea:	701a      	strb	r2, [r3, #0]
 80108ec:	e501      	b.n	80102f2 <_dtoa_r+0x49a>
 80108ee:	2a00      	cmp	r2, #0
 80108f0:	dd03      	ble.n	80108fa <_dtoa_r+0xaa2>
 80108f2:	2b39      	cmp	r3, #57	@ 0x39
 80108f4:	d0ee      	beq.n	80108d4 <_dtoa_r+0xa7c>
 80108f6:	3301      	adds	r3, #1
 80108f8:	e7c9      	b.n	801088e <_dtoa_r+0xa36>
 80108fa:	9a00      	ldr	r2, [sp, #0]
 80108fc:	9908      	ldr	r1, [sp, #32]
 80108fe:	f802 3c01 	strb.w	r3, [r2, #-1]
 8010902:	428a      	cmp	r2, r1
 8010904:	d028      	beq.n	8010958 <_dtoa_r+0xb00>
 8010906:	9902      	ldr	r1, [sp, #8]
 8010908:	2300      	movs	r3, #0
 801090a:	220a      	movs	r2, #10
 801090c:	4648      	mov	r0, r9
 801090e:	f000 fd21 	bl	8011354 <__multadd>
 8010912:	42af      	cmp	r7, r5
 8010914:	9002      	str	r0, [sp, #8]
 8010916:	f04f 0300 	mov.w	r3, #0
 801091a:	f04f 020a 	mov.w	r2, #10
 801091e:	4639      	mov	r1, r7
 8010920:	4648      	mov	r0, r9
 8010922:	d107      	bne.n	8010934 <_dtoa_r+0xadc>
 8010924:	f000 fd16 	bl	8011354 <__multadd>
 8010928:	4607      	mov	r7, r0
 801092a:	4605      	mov	r5, r0
 801092c:	9b00      	ldr	r3, [sp, #0]
 801092e:	3301      	adds	r3, #1
 8010930:	9300      	str	r3, [sp, #0]
 8010932:	e777      	b.n	8010824 <_dtoa_r+0x9cc>
 8010934:	f000 fd0e 	bl	8011354 <__multadd>
 8010938:	4629      	mov	r1, r5
 801093a:	4607      	mov	r7, r0
 801093c:	2300      	movs	r3, #0
 801093e:	220a      	movs	r2, #10
 8010940:	4648      	mov	r0, r9
 8010942:	f000 fd07 	bl	8011354 <__multadd>
 8010946:	4605      	mov	r5, r0
 8010948:	e7f0      	b.n	801092c <_dtoa_r+0xad4>
 801094a:	f1bb 0f00 	cmp.w	fp, #0
 801094e:	bfcc      	ite	gt
 8010950:	465e      	movgt	r6, fp
 8010952:	2601      	movle	r6, #1
 8010954:	4456      	add	r6, sl
 8010956:	2700      	movs	r7, #0
 8010958:	9902      	ldr	r1, [sp, #8]
 801095a:	9300      	str	r3, [sp, #0]
 801095c:	2201      	movs	r2, #1
 801095e:	4648      	mov	r0, r9
 8010960:	f000 fee6 	bl	8011730 <__lshift>
 8010964:	4621      	mov	r1, r4
 8010966:	9002      	str	r0, [sp, #8]
 8010968:	f000 ff4e 	bl	8011808 <__mcmp>
 801096c:	2800      	cmp	r0, #0
 801096e:	dcb4      	bgt.n	80108da <_dtoa_r+0xa82>
 8010970:	d102      	bne.n	8010978 <_dtoa_r+0xb20>
 8010972:	9b00      	ldr	r3, [sp, #0]
 8010974:	07db      	lsls	r3, r3, #31
 8010976:	d4b0      	bmi.n	80108da <_dtoa_r+0xa82>
 8010978:	4633      	mov	r3, r6
 801097a:	461e      	mov	r6, r3
 801097c:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8010980:	2a30      	cmp	r2, #48	@ 0x30
 8010982:	d0fa      	beq.n	801097a <_dtoa_r+0xb22>
 8010984:	e4b5      	b.n	80102f2 <_dtoa_r+0x49a>
 8010986:	459a      	cmp	sl, r3
 8010988:	d1a8      	bne.n	80108dc <_dtoa_r+0xa84>
 801098a:	2331      	movs	r3, #49	@ 0x31
 801098c:	f108 0801 	add.w	r8, r8, #1
 8010990:	f88a 3000 	strb.w	r3, [sl]
 8010994:	e4ad      	b.n	80102f2 <_dtoa_r+0x49a>
 8010996:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8010998:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80109f4 <_dtoa_r+0xb9c>
 801099c:	b11b      	cbz	r3, 80109a6 <_dtoa_r+0xb4e>
 801099e:	f10a 0308 	add.w	r3, sl, #8
 80109a2:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 80109a4:	6013      	str	r3, [r2, #0]
 80109a6:	4650      	mov	r0, sl
 80109a8:	b017      	add	sp, #92	@ 0x5c
 80109aa:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80109ae:	9b07      	ldr	r3, [sp, #28]
 80109b0:	2b01      	cmp	r3, #1
 80109b2:	f77f ae2e 	ble.w	8010612 <_dtoa_r+0x7ba>
 80109b6:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80109b8:	9308      	str	r3, [sp, #32]
 80109ba:	2001      	movs	r0, #1
 80109bc:	e64d      	b.n	801065a <_dtoa_r+0x802>
 80109be:	f1bb 0f00 	cmp.w	fp, #0
 80109c2:	f77f aed9 	ble.w	8010778 <_dtoa_r+0x920>
 80109c6:	4656      	mov	r6, sl
 80109c8:	9802      	ldr	r0, [sp, #8]
 80109ca:	4621      	mov	r1, r4
 80109cc:	f7ff f9bc 	bl	800fd48 <quorem>
 80109d0:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80109d4:	f806 3b01 	strb.w	r3, [r6], #1
 80109d8:	eba6 020a 	sub.w	r2, r6, sl
 80109dc:	4593      	cmp	fp, r2
 80109de:	ddb4      	ble.n	801094a <_dtoa_r+0xaf2>
 80109e0:	9902      	ldr	r1, [sp, #8]
 80109e2:	2300      	movs	r3, #0
 80109e4:	220a      	movs	r2, #10
 80109e6:	4648      	mov	r0, r9
 80109e8:	f000 fcb4 	bl	8011354 <__multadd>
 80109ec:	9002      	str	r0, [sp, #8]
 80109ee:	e7eb      	b.n	80109c8 <_dtoa_r+0xb70>
 80109f0:	0806d357 	.word	0x0806d357
 80109f4:	0806d2f2 	.word	0x0806d2f2

080109f8 <_free_r>:
 80109f8:	b538      	push	{r3, r4, r5, lr}
 80109fa:	4605      	mov	r5, r0
 80109fc:	2900      	cmp	r1, #0
 80109fe:	d041      	beq.n	8010a84 <_free_r+0x8c>
 8010a00:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8010a04:	1f0c      	subs	r4, r1, #4
 8010a06:	2b00      	cmp	r3, #0
 8010a08:	bfb8      	it	lt
 8010a0a:	18e4      	addlt	r4, r4, r3
 8010a0c:	f000 fc34 	bl	8011278 <__malloc_lock>
 8010a10:	4a1d      	ldr	r2, [pc, #116]	@ (8010a88 <_free_r+0x90>)
 8010a12:	6813      	ldr	r3, [r2, #0]
 8010a14:	b933      	cbnz	r3, 8010a24 <_free_r+0x2c>
 8010a16:	6063      	str	r3, [r4, #4]
 8010a18:	6014      	str	r4, [r2, #0]
 8010a1a:	4628      	mov	r0, r5
 8010a1c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8010a20:	f000 bc30 	b.w	8011284 <__malloc_unlock>
 8010a24:	42a3      	cmp	r3, r4
 8010a26:	d908      	bls.n	8010a3a <_free_r+0x42>
 8010a28:	6820      	ldr	r0, [r4, #0]
 8010a2a:	1821      	adds	r1, r4, r0
 8010a2c:	428b      	cmp	r3, r1
 8010a2e:	bf01      	itttt	eq
 8010a30:	6819      	ldreq	r1, [r3, #0]
 8010a32:	685b      	ldreq	r3, [r3, #4]
 8010a34:	1809      	addeq	r1, r1, r0
 8010a36:	6021      	streq	r1, [r4, #0]
 8010a38:	e7ed      	b.n	8010a16 <_free_r+0x1e>
 8010a3a:	461a      	mov	r2, r3
 8010a3c:	685b      	ldr	r3, [r3, #4]
 8010a3e:	b10b      	cbz	r3, 8010a44 <_free_r+0x4c>
 8010a40:	42a3      	cmp	r3, r4
 8010a42:	d9fa      	bls.n	8010a3a <_free_r+0x42>
 8010a44:	6811      	ldr	r1, [r2, #0]
 8010a46:	1850      	adds	r0, r2, r1
 8010a48:	42a0      	cmp	r0, r4
 8010a4a:	d10b      	bne.n	8010a64 <_free_r+0x6c>
 8010a4c:	6820      	ldr	r0, [r4, #0]
 8010a4e:	4401      	add	r1, r0
 8010a50:	1850      	adds	r0, r2, r1
 8010a52:	4283      	cmp	r3, r0
 8010a54:	6011      	str	r1, [r2, #0]
 8010a56:	d1e0      	bne.n	8010a1a <_free_r+0x22>
 8010a58:	6818      	ldr	r0, [r3, #0]
 8010a5a:	685b      	ldr	r3, [r3, #4]
 8010a5c:	6053      	str	r3, [r2, #4]
 8010a5e:	4408      	add	r0, r1
 8010a60:	6010      	str	r0, [r2, #0]
 8010a62:	e7da      	b.n	8010a1a <_free_r+0x22>
 8010a64:	d902      	bls.n	8010a6c <_free_r+0x74>
 8010a66:	230c      	movs	r3, #12
 8010a68:	602b      	str	r3, [r5, #0]
 8010a6a:	e7d6      	b.n	8010a1a <_free_r+0x22>
 8010a6c:	6820      	ldr	r0, [r4, #0]
 8010a6e:	1821      	adds	r1, r4, r0
 8010a70:	428b      	cmp	r3, r1
 8010a72:	bf04      	itt	eq
 8010a74:	6819      	ldreq	r1, [r3, #0]
 8010a76:	685b      	ldreq	r3, [r3, #4]
 8010a78:	6063      	str	r3, [r4, #4]
 8010a7a:	bf04      	itt	eq
 8010a7c:	1809      	addeq	r1, r1, r0
 8010a7e:	6021      	streq	r1, [r4, #0]
 8010a80:	6054      	str	r4, [r2, #4]
 8010a82:	e7ca      	b.n	8010a1a <_free_r+0x22>
 8010a84:	bd38      	pop	{r3, r4, r5, pc}
 8010a86:	bf00      	nop
 8010a88:	2001a320 	.word	0x2001a320

08010a8c <rshift>:
 8010a8c:	6903      	ldr	r3, [r0, #16]
 8010a8e:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 8010a92:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8010a96:	ea4f 1261 	mov.w	r2, r1, asr #5
 8010a9a:	f100 0414 	add.w	r4, r0, #20
 8010a9e:	dd45      	ble.n	8010b2c <rshift+0xa0>
 8010aa0:	f011 011f 	ands.w	r1, r1, #31
 8010aa4:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8010aa8:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8010aac:	d10c      	bne.n	8010ac8 <rshift+0x3c>
 8010aae:	f100 0710 	add.w	r7, r0, #16
 8010ab2:	4629      	mov	r1, r5
 8010ab4:	42b1      	cmp	r1, r6
 8010ab6:	d334      	bcc.n	8010b22 <rshift+0x96>
 8010ab8:	1a9b      	subs	r3, r3, r2
 8010aba:	009b      	lsls	r3, r3, #2
 8010abc:	1eea      	subs	r2, r5, #3
 8010abe:	4296      	cmp	r6, r2
 8010ac0:	bf38      	it	cc
 8010ac2:	2300      	movcc	r3, #0
 8010ac4:	4423      	add	r3, r4
 8010ac6:	e015      	b.n	8010af4 <rshift+0x68>
 8010ac8:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 8010acc:	f1c1 0820 	rsb	r8, r1, #32
 8010ad0:	40cf      	lsrs	r7, r1
 8010ad2:	f105 0e04 	add.w	lr, r5, #4
 8010ad6:	46a1      	mov	r9, r4
 8010ad8:	4576      	cmp	r6, lr
 8010ada:	46f4      	mov	ip, lr
 8010adc:	d815      	bhi.n	8010b0a <rshift+0x7e>
 8010ade:	1a9a      	subs	r2, r3, r2
 8010ae0:	0092      	lsls	r2, r2, #2
 8010ae2:	3a04      	subs	r2, #4
 8010ae4:	3501      	adds	r5, #1
 8010ae6:	42ae      	cmp	r6, r5
 8010ae8:	bf38      	it	cc
 8010aea:	2200      	movcc	r2, #0
 8010aec:	18a3      	adds	r3, r4, r2
 8010aee:	50a7      	str	r7, [r4, r2]
 8010af0:	b107      	cbz	r7, 8010af4 <rshift+0x68>
 8010af2:	3304      	adds	r3, #4
 8010af4:	1b1a      	subs	r2, r3, r4
 8010af6:	42a3      	cmp	r3, r4
 8010af8:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8010afc:	bf08      	it	eq
 8010afe:	2300      	moveq	r3, #0
 8010b00:	6102      	str	r2, [r0, #16]
 8010b02:	bf08      	it	eq
 8010b04:	6143      	streq	r3, [r0, #20]
 8010b06:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8010b0a:	f8dc c000 	ldr.w	ip, [ip]
 8010b0e:	fa0c fc08 	lsl.w	ip, ip, r8
 8010b12:	ea4c 0707 	orr.w	r7, ip, r7
 8010b16:	f849 7b04 	str.w	r7, [r9], #4
 8010b1a:	f85e 7b04 	ldr.w	r7, [lr], #4
 8010b1e:	40cf      	lsrs	r7, r1
 8010b20:	e7da      	b.n	8010ad8 <rshift+0x4c>
 8010b22:	f851 cb04 	ldr.w	ip, [r1], #4
 8010b26:	f847 cf04 	str.w	ip, [r7, #4]!
 8010b2a:	e7c3      	b.n	8010ab4 <rshift+0x28>
 8010b2c:	4623      	mov	r3, r4
 8010b2e:	e7e1      	b.n	8010af4 <rshift+0x68>

08010b30 <__hexdig_fun>:
 8010b30:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 8010b34:	2b09      	cmp	r3, #9
 8010b36:	d802      	bhi.n	8010b3e <__hexdig_fun+0xe>
 8010b38:	3820      	subs	r0, #32
 8010b3a:	b2c0      	uxtb	r0, r0
 8010b3c:	4770      	bx	lr
 8010b3e:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 8010b42:	2b05      	cmp	r3, #5
 8010b44:	d801      	bhi.n	8010b4a <__hexdig_fun+0x1a>
 8010b46:	3847      	subs	r0, #71	@ 0x47
 8010b48:	e7f7      	b.n	8010b3a <__hexdig_fun+0xa>
 8010b4a:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8010b4e:	2b05      	cmp	r3, #5
 8010b50:	d801      	bhi.n	8010b56 <__hexdig_fun+0x26>
 8010b52:	3827      	subs	r0, #39	@ 0x27
 8010b54:	e7f1      	b.n	8010b3a <__hexdig_fun+0xa>
 8010b56:	2000      	movs	r0, #0
 8010b58:	4770      	bx	lr
	...

08010b5c <__gethex>:
 8010b5c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b60:	b085      	sub	sp, #20
 8010b62:	468a      	mov	sl, r1
 8010b64:	9302      	str	r3, [sp, #8]
 8010b66:	680b      	ldr	r3, [r1, #0]
 8010b68:	9001      	str	r0, [sp, #4]
 8010b6a:	4690      	mov	r8, r2
 8010b6c:	1c9c      	adds	r4, r3, #2
 8010b6e:	46a1      	mov	r9, r4
 8010b70:	f814 0b01 	ldrb.w	r0, [r4], #1
 8010b74:	2830      	cmp	r0, #48	@ 0x30
 8010b76:	d0fa      	beq.n	8010b6e <__gethex+0x12>
 8010b78:	eba9 0303 	sub.w	r3, r9, r3
 8010b7c:	f1a3 0b02 	sub.w	fp, r3, #2
 8010b80:	f7ff ffd6 	bl	8010b30 <__hexdig_fun>
 8010b84:	4605      	mov	r5, r0
 8010b86:	2800      	cmp	r0, #0
 8010b88:	d168      	bne.n	8010c5c <__gethex+0x100>
 8010b8a:	49a0      	ldr	r1, [pc, #640]	@ (8010e0c <__gethex+0x2b0>)
 8010b8c:	2201      	movs	r2, #1
 8010b8e:	4648      	mov	r0, r9
 8010b90:	f7fe ff91 	bl	800fab6 <strncmp>
 8010b94:	4607      	mov	r7, r0
 8010b96:	2800      	cmp	r0, #0
 8010b98:	d167      	bne.n	8010c6a <__gethex+0x10e>
 8010b9a:	f899 0001 	ldrb.w	r0, [r9, #1]
 8010b9e:	4626      	mov	r6, r4
 8010ba0:	f7ff ffc6 	bl	8010b30 <__hexdig_fun>
 8010ba4:	2800      	cmp	r0, #0
 8010ba6:	d062      	beq.n	8010c6e <__gethex+0x112>
 8010ba8:	4623      	mov	r3, r4
 8010baa:	7818      	ldrb	r0, [r3, #0]
 8010bac:	2830      	cmp	r0, #48	@ 0x30
 8010bae:	4699      	mov	r9, r3
 8010bb0:	f103 0301 	add.w	r3, r3, #1
 8010bb4:	d0f9      	beq.n	8010baa <__gethex+0x4e>
 8010bb6:	f7ff ffbb 	bl	8010b30 <__hexdig_fun>
 8010bba:	fab0 f580 	clz	r5, r0
 8010bbe:	096d      	lsrs	r5, r5, #5
 8010bc0:	f04f 0b01 	mov.w	fp, #1
 8010bc4:	464a      	mov	r2, r9
 8010bc6:	4616      	mov	r6, r2
 8010bc8:	3201      	adds	r2, #1
 8010bca:	7830      	ldrb	r0, [r6, #0]
 8010bcc:	f7ff ffb0 	bl	8010b30 <__hexdig_fun>
 8010bd0:	2800      	cmp	r0, #0
 8010bd2:	d1f8      	bne.n	8010bc6 <__gethex+0x6a>
 8010bd4:	498d      	ldr	r1, [pc, #564]	@ (8010e0c <__gethex+0x2b0>)
 8010bd6:	2201      	movs	r2, #1
 8010bd8:	4630      	mov	r0, r6
 8010bda:	f7fe ff6c 	bl	800fab6 <strncmp>
 8010bde:	2800      	cmp	r0, #0
 8010be0:	d13f      	bne.n	8010c62 <__gethex+0x106>
 8010be2:	b944      	cbnz	r4, 8010bf6 <__gethex+0x9a>
 8010be4:	1c74      	adds	r4, r6, #1
 8010be6:	4622      	mov	r2, r4
 8010be8:	4616      	mov	r6, r2
 8010bea:	3201      	adds	r2, #1
 8010bec:	7830      	ldrb	r0, [r6, #0]
 8010bee:	f7ff ff9f 	bl	8010b30 <__hexdig_fun>
 8010bf2:	2800      	cmp	r0, #0
 8010bf4:	d1f8      	bne.n	8010be8 <__gethex+0x8c>
 8010bf6:	1ba4      	subs	r4, r4, r6
 8010bf8:	00a7      	lsls	r7, r4, #2
 8010bfa:	7833      	ldrb	r3, [r6, #0]
 8010bfc:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 8010c00:	2b50      	cmp	r3, #80	@ 0x50
 8010c02:	d13e      	bne.n	8010c82 <__gethex+0x126>
 8010c04:	7873      	ldrb	r3, [r6, #1]
 8010c06:	2b2b      	cmp	r3, #43	@ 0x2b
 8010c08:	d033      	beq.n	8010c72 <__gethex+0x116>
 8010c0a:	2b2d      	cmp	r3, #45	@ 0x2d
 8010c0c:	d034      	beq.n	8010c78 <__gethex+0x11c>
 8010c0e:	1c71      	adds	r1, r6, #1
 8010c10:	2400      	movs	r4, #0
 8010c12:	7808      	ldrb	r0, [r1, #0]
 8010c14:	f7ff ff8c 	bl	8010b30 <__hexdig_fun>
 8010c18:	1e43      	subs	r3, r0, #1
 8010c1a:	b2db      	uxtb	r3, r3
 8010c1c:	2b18      	cmp	r3, #24
 8010c1e:	d830      	bhi.n	8010c82 <__gethex+0x126>
 8010c20:	f1a0 0210 	sub.w	r2, r0, #16
 8010c24:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8010c28:	f7ff ff82 	bl	8010b30 <__hexdig_fun>
 8010c2c:	f100 3cff 	add.w	ip, r0, #4294967295
 8010c30:	fa5f fc8c 	uxtb.w	ip, ip
 8010c34:	f1bc 0f18 	cmp.w	ip, #24
 8010c38:	f04f 030a 	mov.w	r3, #10
 8010c3c:	d91e      	bls.n	8010c7c <__gethex+0x120>
 8010c3e:	b104      	cbz	r4, 8010c42 <__gethex+0xe6>
 8010c40:	4252      	negs	r2, r2
 8010c42:	4417      	add	r7, r2
 8010c44:	f8ca 1000 	str.w	r1, [sl]
 8010c48:	b1ed      	cbz	r5, 8010c86 <__gethex+0x12a>
 8010c4a:	f1bb 0f00 	cmp.w	fp, #0
 8010c4e:	bf0c      	ite	eq
 8010c50:	2506      	moveq	r5, #6
 8010c52:	2500      	movne	r5, #0
 8010c54:	4628      	mov	r0, r5
 8010c56:	b005      	add	sp, #20
 8010c58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010c5c:	2500      	movs	r5, #0
 8010c5e:	462c      	mov	r4, r5
 8010c60:	e7b0      	b.n	8010bc4 <__gethex+0x68>
 8010c62:	2c00      	cmp	r4, #0
 8010c64:	d1c7      	bne.n	8010bf6 <__gethex+0x9a>
 8010c66:	4627      	mov	r7, r4
 8010c68:	e7c7      	b.n	8010bfa <__gethex+0x9e>
 8010c6a:	464e      	mov	r6, r9
 8010c6c:	462f      	mov	r7, r5
 8010c6e:	2501      	movs	r5, #1
 8010c70:	e7c3      	b.n	8010bfa <__gethex+0x9e>
 8010c72:	2400      	movs	r4, #0
 8010c74:	1cb1      	adds	r1, r6, #2
 8010c76:	e7cc      	b.n	8010c12 <__gethex+0xb6>
 8010c78:	2401      	movs	r4, #1
 8010c7a:	e7fb      	b.n	8010c74 <__gethex+0x118>
 8010c7c:	fb03 0002 	mla	r0, r3, r2, r0
 8010c80:	e7ce      	b.n	8010c20 <__gethex+0xc4>
 8010c82:	4631      	mov	r1, r6
 8010c84:	e7de      	b.n	8010c44 <__gethex+0xe8>
 8010c86:	eba6 0309 	sub.w	r3, r6, r9
 8010c8a:	3b01      	subs	r3, #1
 8010c8c:	4629      	mov	r1, r5
 8010c8e:	2b07      	cmp	r3, #7
 8010c90:	dc0a      	bgt.n	8010ca8 <__gethex+0x14c>
 8010c92:	9801      	ldr	r0, [sp, #4]
 8010c94:	f000 fafc 	bl	8011290 <_Balloc>
 8010c98:	4604      	mov	r4, r0
 8010c9a:	b940      	cbnz	r0, 8010cae <__gethex+0x152>
 8010c9c:	4b5c      	ldr	r3, [pc, #368]	@ (8010e10 <__gethex+0x2b4>)
 8010c9e:	4602      	mov	r2, r0
 8010ca0:	21e4      	movs	r1, #228	@ 0xe4
 8010ca2:	485c      	ldr	r0, [pc, #368]	@ (8010e14 <__gethex+0x2b8>)
 8010ca4:	f7ff f832 	bl	800fd0c <__assert_func>
 8010ca8:	3101      	adds	r1, #1
 8010caa:	105b      	asrs	r3, r3, #1
 8010cac:	e7ef      	b.n	8010c8e <__gethex+0x132>
 8010cae:	f100 0a14 	add.w	sl, r0, #20
 8010cb2:	2300      	movs	r3, #0
 8010cb4:	4655      	mov	r5, sl
 8010cb6:	469b      	mov	fp, r3
 8010cb8:	45b1      	cmp	r9, r6
 8010cba:	d337      	bcc.n	8010d2c <__gethex+0x1d0>
 8010cbc:	f845 bb04 	str.w	fp, [r5], #4
 8010cc0:	eba5 050a 	sub.w	r5, r5, sl
 8010cc4:	10ad      	asrs	r5, r5, #2
 8010cc6:	6125      	str	r5, [r4, #16]
 8010cc8:	4658      	mov	r0, fp
 8010cca:	f000 fbd3 	bl	8011474 <__hi0bits>
 8010cce:	016d      	lsls	r5, r5, #5
 8010cd0:	f8d8 6000 	ldr.w	r6, [r8]
 8010cd4:	1a2d      	subs	r5, r5, r0
 8010cd6:	42b5      	cmp	r5, r6
 8010cd8:	dd54      	ble.n	8010d84 <__gethex+0x228>
 8010cda:	1bad      	subs	r5, r5, r6
 8010cdc:	4629      	mov	r1, r5
 8010cde:	4620      	mov	r0, r4
 8010ce0:	f000 ff5f 	bl	8011ba2 <__any_on>
 8010ce4:	4681      	mov	r9, r0
 8010ce6:	b178      	cbz	r0, 8010d08 <__gethex+0x1ac>
 8010ce8:	1e6b      	subs	r3, r5, #1
 8010cea:	1159      	asrs	r1, r3, #5
 8010cec:	f003 021f 	and.w	r2, r3, #31
 8010cf0:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 8010cf4:	f04f 0901 	mov.w	r9, #1
 8010cf8:	fa09 f202 	lsl.w	r2, r9, r2
 8010cfc:	420a      	tst	r2, r1
 8010cfe:	d003      	beq.n	8010d08 <__gethex+0x1ac>
 8010d00:	454b      	cmp	r3, r9
 8010d02:	dc36      	bgt.n	8010d72 <__gethex+0x216>
 8010d04:	f04f 0902 	mov.w	r9, #2
 8010d08:	4629      	mov	r1, r5
 8010d0a:	4620      	mov	r0, r4
 8010d0c:	f7ff febe 	bl	8010a8c <rshift>
 8010d10:	442f      	add	r7, r5
 8010d12:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010d16:	42bb      	cmp	r3, r7
 8010d18:	da42      	bge.n	8010da0 <__gethex+0x244>
 8010d1a:	9801      	ldr	r0, [sp, #4]
 8010d1c:	4621      	mov	r1, r4
 8010d1e:	f000 faf7 	bl	8011310 <_Bfree>
 8010d22:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010d24:	2300      	movs	r3, #0
 8010d26:	6013      	str	r3, [r2, #0]
 8010d28:	25a3      	movs	r5, #163	@ 0xa3
 8010d2a:	e793      	b.n	8010c54 <__gethex+0xf8>
 8010d2c:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8010d30:	2a2e      	cmp	r2, #46	@ 0x2e
 8010d32:	d012      	beq.n	8010d5a <__gethex+0x1fe>
 8010d34:	2b20      	cmp	r3, #32
 8010d36:	d104      	bne.n	8010d42 <__gethex+0x1e6>
 8010d38:	f845 bb04 	str.w	fp, [r5], #4
 8010d3c:	f04f 0b00 	mov.w	fp, #0
 8010d40:	465b      	mov	r3, fp
 8010d42:	7830      	ldrb	r0, [r6, #0]
 8010d44:	9303      	str	r3, [sp, #12]
 8010d46:	f7ff fef3 	bl	8010b30 <__hexdig_fun>
 8010d4a:	9b03      	ldr	r3, [sp, #12]
 8010d4c:	f000 000f 	and.w	r0, r0, #15
 8010d50:	4098      	lsls	r0, r3
 8010d52:	ea4b 0b00 	orr.w	fp, fp, r0
 8010d56:	3304      	adds	r3, #4
 8010d58:	e7ae      	b.n	8010cb8 <__gethex+0x15c>
 8010d5a:	45b1      	cmp	r9, r6
 8010d5c:	d8ea      	bhi.n	8010d34 <__gethex+0x1d8>
 8010d5e:	492b      	ldr	r1, [pc, #172]	@ (8010e0c <__gethex+0x2b0>)
 8010d60:	9303      	str	r3, [sp, #12]
 8010d62:	2201      	movs	r2, #1
 8010d64:	4630      	mov	r0, r6
 8010d66:	f7fe fea6 	bl	800fab6 <strncmp>
 8010d6a:	9b03      	ldr	r3, [sp, #12]
 8010d6c:	2800      	cmp	r0, #0
 8010d6e:	d1e1      	bne.n	8010d34 <__gethex+0x1d8>
 8010d70:	e7a2      	b.n	8010cb8 <__gethex+0x15c>
 8010d72:	1ea9      	subs	r1, r5, #2
 8010d74:	4620      	mov	r0, r4
 8010d76:	f000 ff14 	bl	8011ba2 <__any_on>
 8010d7a:	2800      	cmp	r0, #0
 8010d7c:	d0c2      	beq.n	8010d04 <__gethex+0x1a8>
 8010d7e:	f04f 0903 	mov.w	r9, #3
 8010d82:	e7c1      	b.n	8010d08 <__gethex+0x1ac>
 8010d84:	da09      	bge.n	8010d9a <__gethex+0x23e>
 8010d86:	1b75      	subs	r5, r6, r5
 8010d88:	4621      	mov	r1, r4
 8010d8a:	9801      	ldr	r0, [sp, #4]
 8010d8c:	462a      	mov	r2, r5
 8010d8e:	f000 fccf 	bl	8011730 <__lshift>
 8010d92:	1b7f      	subs	r7, r7, r5
 8010d94:	4604      	mov	r4, r0
 8010d96:	f100 0a14 	add.w	sl, r0, #20
 8010d9a:	f04f 0900 	mov.w	r9, #0
 8010d9e:	e7b8      	b.n	8010d12 <__gethex+0x1b6>
 8010da0:	f8d8 5004 	ldr.w	r5, [r8, #4]
 8010da4:	42bd      	cmp	r5, r7
 8010da6:	dd6f      	ble.n	8010e88 <__gethex+0x32c>
 8010da8:	1bed      	subs	r5, r5, r7
 8010daa:	42ae      	cmp	r6, r5
 8010dac:	dc34      	bgt.n	8010e18 <__gethex+0x2bc>
 8010dae:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010db2:	2b02      	cmp	r3, #2
 8010db4:	d022      	beq.n	8010dfc <__gethex+0x2a0>
 8010db6:	2b03      	cmp	r3, #3
 8010db8:	d024      	beq.n	8010e04 <__gethex+0x2a8>
 8010dba:	2b01      	cmp	r3, #1
 8010dbc:	d115      	bne.n	8010dea <__gethex+0x28e>
 8010dbe:	42ae      	cmp	r6, r5
 8010dc0:	d113      	bne.n	8010dea <__gethex+0x28e>
 8010dc2:	2e01      	cmp	r6, #1
 8010dc4:	d10b      	bne.n	8010dde <__gethex+0x282>
 8010dc6:	9a02      	ldr	r2, [sp, #8]
 8010dc8:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8010dcc:	6013      	str	r3, [r2, #0]
 8010dce:	2301      	movs	r3, #1
 8010dd0:	6123      	str	r3, [r4, #16]
 8010dd2:	f8ca 3000 	str.w	r3, [sl]
 8010dd6:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010dd8:	2562      	movs	r5, #98	@ 0x62
 8010dda:	601c      	str	r4, [r3, #0]
 8010ddc:	e73a      	b.n	8010c54 <__gethex+0xf8>
 8010dde:	1e71      	subs	r1, r6, #1
 8010de0:	4620      	mov	r0, r4
 8010de2:	f000 fede 	bl	8011ba2 <__any_on>
 8010de6:	2800      	cmp	r0, #0
 8010de8:	d1ed      	bne.n	8010dc6 <__gethex+0x26a>
 8010dea:	9801      	ldr	r0, [sp, #4]
 8010dec:	4621      	mov	r1, r4
 8010dee:	f000 fa8f 	bl	8011310 <_Bfree>
 8010df2:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8010df4:	2300      	movs	r3, #0
 8010df6:	6013      	str	r3, [r2, #0]
 8010df8:	2550      	movs	r5, #80	@ 0x50
 8010dfa:	e72b      	b.n	8010c54 <__gethex+0xf8>
 8010dfc:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010dfe:	2b00      	cmp	r3, #0
 8010e00:	d1f3      	bne.n	8010dea <__gethex+0x28e>
 8010e02:	e7e0      	b.n	8010dc6 <__gethex+0x26a>
 8010e04:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e06:	2b00      	cmp	r3, #0
 8010e08:	d1dd      	bne.n	8010dc6 <__gethex+0x26a>
 8010e0a:	e7ee      	b.n	8010dea <__gethex+0x28e>
 8010e0c:	0806d21b 	.word	0x0806d21b
 8010e10:	0806d357 	.word	0x0806d357
 8010e14:	0806d368 	.word	0x0806d368
 8010e18:	1e6f      	subs	r7, r5, #1
 8010e1a:	f1b9 0f00 	cmp.w	r9, #0
 8010e1e:	d130      	bne.n	8010e82 <__gethex+0x326>
 8010e20:	b127      	cbz	r7, 8010e2c <__gethex+0x2d0>
 8010e22:	4639      	mov	r1, r7
 8010e24:	4620      	mov	r0, r4
 8010e26:	f000 febc 	bl	8011ba2 <__any_on>
 8010e2a:	4681      	mov	r9, r0
 8010e2c:	117a      	asrs	r2, r7, #5
 8010e2e:	2301      	movs	r3, #1
 8010e30:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 8010e34:	f007 071f 	and.w	r7, r7, #31
 8010e38:	40bb      	lsls	r3, r7
 8010e3a:	4213      	tst	r3, r2
 8010e3c:	4629      	mov	r1, r5
 8010e3e:	4620      	mov	r0, r4
 8010e40:	bf18      	it	ne
 8010e42:	f049 0902 	orrne.w	r9, r9, #2
 8010e46:	f7ff fe21 	bl	8010a8c <rshift>
 8010e4a:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8010e4e:	1b76      	subs	r6, r6, r5
 8010e50:	2502      	movs	r5, #2
 8010e52:	f1b9 0f00 	cmp.w	r9, #0
 8010e56:	d047      	beq.n	8010ee8 <__gethex+0x38c>
 8010e58:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8010e5c:	2b02      	cmp	r3, #2
 8010e5e:	d015      	beq.n	8010e8c <__gethex+0x330>
 8010e60:	2b03      	cmp	r3, #3
 8010e62:	d017      	beq.n	8010e94 <__gethex+0x338>
 8010e64:	2b01      	cmp	r3, #1
 8010e66:	d109      	bne.n	8010e7c <__gethex+0x320>
 8010e68:	f019 0f02 	tst.w	r9, #2
 8010e6c:	d006      	beq.n	8010e7c <__gethex+0x320>
 8010e6e:	f8da 3000 	ldr.w	r3, [sl]
 8010e72:	ea49 0903 	orr.w	r9, r9, r3
 8010e76:	f019 0f01 	tst.w	r9, #1
 8010e7a:	d10e      	bne.n	8010e9a <__gethex+0x33e>
 8010e7c:	f045 0510 	orr.w	r5, r5, #16
 8010e80:	e032      	b.n	8010ee8 <__gethex+0x38c>
 8010e82:	f04f 0901 	mov.w	r9, #1
 8010e86:	e7d1      	b.n	8010e2c <__gethex+0x2d0>
 8010e88:	2501      	movs	r5, #1
 8010e8a:	e7e2      	b.n	8010e52 <__gethex+0x2f6>
 8010e8c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e8e:	f1c3 0301 	rsb	r3, r3, #1
 8010e92:	930f      	str	r3, [sp, #60]	@ 0x3c
 8010e94:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8010e96:	2b00      	cmp	r3, #0
 8010e98:	d0f0      	beq.n	8010e7c <__gethex+0x320>
 8010e9a:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8010e9e:	f104 0314 	add.w	r3, r4, #20
 8010ea2:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8010ea6:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8010eaa:	f04f 0c00 	mov.w	ip, #0
 8010eae:	4618      	mov	r0, r3
 8010eb0:	f853 2b04 	ldr.w	r2, [r3], #4
 8010eb4:	f1b2 3fff 	cmp.w	r2, #4294967295
 8010eb8:	d01b      	beq.n	8010ef2 <__gethex+0x396>
 8010eba:	3201      	adds	r2, #1
 8010ebc:	6002      	str	r2, [r0, #0]
 8010ebe:	2d02      	cmp	r5, #2
 8010ec0:	f104 0314 	add.w	r3, r4, #20
 8010ec4:	d13c      	bne.n	8010f40 <__gethex+0x3e4>
 8010ec6:	f8d8 2000 	ldr.w	r2, [r8]
 8010eca:	3a01      	subs	r2, #1
 8010ecc:	42b2      	cmp	r2, r6
 8010ece:	d109      	bne.n	8010ee4 <__gethex+0x388>
 8010ed0:	1171      	asrs	r1, r6, #5
 8010ed2:	2201      	movs	r2, #1
 8010ed4:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 8010ed8:	f006 061f 	and.w	r6, r6, #31
 8010edc:	fa02 f606 	lsl.w	r6, r2, r6
 8010ee0:	421e      	tst	r6, r3
 8010ee2:	d13a      	bne.n	8010f5a <__gethex+0x3fe>
 8010ee4:	f045 0520 	orr.w	r5, r5, #32
 8010ee8:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010eea:	601c      	str	r4, [r3, #0]
 8010eec:	9b02      	ldr	r3, [sp, #8]
 8010eee:	601f      	str	r7, [r3, #0]
 8010ef0:	e6b0      	b.n	8010c54 <__gethex+0xf8>
 8010ef2:	4299      	cmp	r1, r3
 8010ef4:	f843 cc04 	str.w	ip, [r3, #-4]
 8010ef8:	d8d9      	bhi.n	8010eae <__gethex+0x352>
 8010efa:	68a3      	ldr	r3, [r4, #8]
 8010efc:	459b      	cmp	fp, r3
 8010efe:	db17      	blt.n	8010f30 <__gethex+0x3d4>
 8010f00:	6861      	ldr	r1, [r4, #4]
 8010f02:	9801      	ldr	r0, [sp, #4]
 8010f04:	3101      	adds	r1, #1
 8010f06:	f000 f9c3 	bl	8011290 <_Balloc>
 8010f0a:	4681      	mov	r9, r0
 8010f0c:	b918      	cbnz	r0, 8010f16 <__gethex+0x3ba>
 8010f0e:	4b1a      	ldr	r3, [pc, #104]	@ (8010f78 <__gethex+0x41c>)
 8010f10:	4602      	mov	r2, r0
 8010f12:	2184      	movs	r1, #132	@ 0x84
 8010f14:	e6c5      	b.n	8010ca2 <__gethex+0x146>
 8010f16:	6922      	ldr	r2, [r4, #16]
 8010f18:	3202      	adds	r2, #2
 8010f1a:	f104 010c 	add.w	r1, r4, #12
 8010f1e:	0092      	lsls	r2, r2, #2
 8010f20:	300c      	adds	r0, #12
 8010f22:	f7fe fed6 	bl	800fcd2 <memcpy>
 8010f26:	4621      	mov	r1, r4
 8010f28:	9801      	ldr	r0, [sp, #4]
 8010f2a:	f000 f9f1 	bl	8011310 <_Bfree>
 8010f2e:	464c      	mov	r4, r9
 8010f30:	6923      	ldr	r3, [r4, #16]
 8010f32:	1c5a      	adds	r2, r3, #1
 8010f34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8010f38:	6122      	str	r2, [r4, #16]
 8010f3a:	2201      	movs	r2, #1
 8010f3c:	615a      	str	r2, [r3, #20]
 8010f3e:	e7be      	b.n	8010ebe <__gethex+0x362>
 8010f40:	6922      	ldr	r2, [r4, #16]
 8010f42:	455a      	cmp	r2, fp
 8010f44:	dd0b      	ble.n	8010f5e <__gethex+0x402>
 8010f46:	2101      	movs	r1, #1
 8010f48:	4620      	mov	r0, r4
 8010f4a:	f7ff fd9f 	bl	8010a8c <rshift>
 8010f4e:	f8d8 3008 	ldr.w	r3, [r8, #8]
 8010f52:	3701      	adds	r7, #1
 8010f54:	42bb      	cmp	r3, r7
 8010f56:	f6ff aee0 	blt.w	8010d1a <__gethex+0x1be>
 8010f5a:	2501      	movs	r5, #1
 8010f5c:	e7c2      	b.n	8010ee4 <__gethex+0x388>
 8010f5e:	f016 061f 	ands.w	r6, r6, #31
 8010f62:	d0fa      	beq.n	8010f5a <__gethex+0x3fe>
 8010f64:	4453      	add	r3, sl
 8010f66:	f1c6 0620 	rsb	r6, r6, #32
 8010f6a:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8010f6e:	f000 fa81 	bl	8011474 <__hi0bits>
 8010f72:	42b0      	cmp	r0, r6
 8010f74:	dbe7      	blt.n	8010f46 <__gethex+0x3ea>
 8010f76:	e7f0      	b.n	8010f5a <__gethex+0x3fe>
 8010f78:	0806d357 	.word	0x0806d357

08010f7c <L_shift>:
 8010f7c:	f1c2 0208 	rsb	r2, r2, #8
 8010f80:	0092      	lsls	r2, r2, #2
 8010f82:	b570      	push	{r4, r5, r6, lr}
 8010f84:	f1c2 0620 	rsb	r6, r2, #32
 8010f88:	6843      	ldr	r3, [r0, #4]
 8010f8a:	6804      	ldr	r4, [r0, #0]
 8010f8c:	fa03 f506 	lsl.w	r5, r3, r6
 8010f90:	432c      	orrs	r4, r5
 8010f92:	40d3      	lsrs	r3, r2
 8010f94:	6004      	str	r4, [r0, #0]
 8010f96:	f840 3f04 	str.w	r3, [r0, #4]!
 8010f9a:	4288      	cmp	r0, r1
 8010f9c:	d3f4      	bcc.n	8010f88 <L_shift+0xc>
 8010f9e:	bd70      	pop	{r4, r5, r6, pc}

08010fa0 <__match>:
 8010fa0:	b530      	push	{r4, r5, lr}
 8010fa2:	6803      	ldr	r3, [r0, #0]
 8010fa4:	3301      	adds	r3, #1
 8010fa6:	f811 4b01 	ldrb.w	r4, [r1], #1
 8010faa:	b914      	cbnz	r4, 8010fb2 <__match+0x12>
 8010fac:	6003      	str	r3, [r0, #0]
 8010fae:	2001      	movs	r0, #1
 8010fb0:	bd30      	pop	{r4, r5, pc}
 8010fb2:	f813 2b01 	ldrb.w	r2, [r3], #1
 8010fb6:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 8010fba:	2d19      	cmp	r5, #25
 8010fbc:	bf98      	it	ls
 8010fbe:	3220      	addls	r2, #32
 8010fc0:	42a2      	cmp	r2, r4
 8010fc2:	d0f0      	beq.n	8010fa6 <__match+0x6>
 8010fc4:	2000      	movs	r0, #0
 8010fc6:	e7f3      	b.n	8010fb0 <__match+0x10>

08010fc8 <__hexnan>:
 8010fc8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010fcc:	680b      	ldr	r3, [r1, #0]
 8010fce:	6801      	ldr	r1, [r0, #0]
 8010fd0:	115e      	asrs	r6, r3, #5
 8010fd2:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 8010fd6:	f013 031f 	ands.w	r3, r3, #31
 8010fda:	b087      	sub	sp, #28
 8010fdc:	bf18      	it	ne
 8010fde:	3604      	addne	r6, #4
 8010fe0:	2500      	movs	r5, #0
 8010fe2:	1f37      	subs	r7, r6, #4
 8010fe4:	4682      	mov	sl, r0
 8010fe6:	4690      	mov	r8, r2
 8010fe8:	9301      	str	r3, [sp, #4]
 8010fea:	f846 5c04 	str.w	r5, [r6, #-4]
 8010fee:	46b9      	mov	r9, r7
 8010ff0:	463c      	mov	r4, r7
 8010ff2:	9502      	str	r5, [sp, #8]
 8010ff4:	46ab      	mov	fp, r5
 8010ff6:	784a      	ldrb	r2, [r1, #1]
 8010ff8:	1c4b      	adds	r3, r1, #1
 8010ffa:	9303      	str	r3, [sp, #12]
 8010ffc:	b342      	cbz	r2, 8011050 <__hexnan+0x88>
 8010ffe:	4610      	mov	r0, r2
 8011000:	9105      	str	r1, [sp, #20]
 8011002:	9204      	str	r2, [sp, #16]
 8011004:	f7ff fd94 	bl	8010b30 <__hexdig_fun>
 8011008:	2800      	cmp	r0, #0
 801100a:	d151      	bne.n	80110b0 <__hexnan+0xe8>
 801100c:	9a04      	ldr	r2, [sp, #16]
 801100e:	9905      	ldr	r1, [sp, #20]
 8011010:	2a20      	cmp	r2, #32
 8011012:	d818      	bhi.n	8011046 <__hexnan+0x7e>
 8011014:	9b02      	ldr	r3, [sp, #8]
 8011016:	459b      	cmp	fp, r3
 8011018:	dd13      	ble.n	8011042 <__hexnan+0x7a>
 801101a:	454c      	cmp	r4, r9
 801101c:	d206      	bcs.n	801102c <__hexnan+0x64>
 801101e:	2d07      	cmp	r5, #7
 8011020:	dc04      	bgt.n	801102c <__hexnan+0x64>
 8011022:	462a      	mov	r2, r5
 8011024:	4649      	mov	r1, r9
 8011026:	4620      	mov	r0, r4
 8011028:	f7ff ffa8 	bl	8010f7c <L_shift>
 801102c:	4544      	cmp	r4, r8
 801102e:	d952      	bls.n	80110d6 <__hexnan+0x10e>
 8011030:	2300      	movs	r3, #0
 8011032:	f1a4 0904 	sub.w	r9, r4, #4
 8011036:	f844 3c04 	str.w	r3, [r4, #-4]
 801103a:	f8cd b008 	str.w	fp, [sp, #8]
 801103e:	464c      	mov	r4, r9
 8011040:	461d      	mov	r5, r3
 8011042:	9903      	ldr	r1, [sp, #12]
 8011044:	e7d7      	b.n	8010ff6 <__hexnan+0x2e>
 8011046:	2a29      	cmp	r2, #41	@ 0x29
 8011048:	d157      	bne.n	80110fa <__hexnan+0x132>
 801104a:	3102      	adds	r1, #2
 801104c:	f8ca 1000 	str.w	r1, [sl]
 8011050:	f1bb 0f00 	cmp.w	fp, #0
 8011054:	d051      	beq.n	80110fa <__hexnan+0x132>
 8011056:	454c      	cmp	r4, r9
 8011058:	d206      	bcs.n	8011068 <__hexnan+0xa0>
 801105a:	2d07      	cmp	r5, #7
 801105c:	dc04      	bgt.n	8011068 <__hexnan+0xa0>
 801105e:	462a      	mov	r2, r5
 8011060:	4649      	mov	r1, r9
 8011062:	4620      	mov	r0, r4
 8011064:	f7ff ff8a 	bl	8010f7c <L_shift>
 8011068:	4544      	cmp	r4, r8
 801106a:	d936      	bls.n	80110da <__hexnan+0x112>
 801106c:	f1a8 0204 	sub.w	r2, r8, #4
 8011070:	4623      	mov	r3, r4
 8011072:	f853 1b04 	ldr.w	r1, [r3], #4
 8011076:	f842 1f04 	str.w	r1, [r2, #4]!
 801107a:	429f      	cmp	r7, r3
 801107c:	d2f9      	bcs.n	8011072 <__hexnan+0xaa>
 801107e:	1b3b      	subs	r3, r7, r4
 8011080:	f023 0303 	bic.w	r3, r3, #3
 8011084:	3304      	adds	r3, #4
 8011086:	3401      	adds	r4, #1
 8011088:	3e03      	subs	r6, #3
 801108a:	42b4      	cmp	r4, r6
 801108c:	bf88      	it	hi
 801108e:	2304      	movhi	r3, #4
 8011090:	4443      	add	r3, r8
 8011092:	2200      	movs	r2, #0
 8011094:	f843 2b04 	str.w	r2, [r3], #4
 8011098:	429f      	cmp	r7, r3
 801109a:	d2fb      	bcs.n	8011094 <__hexnan+0xcc>
 801109c:	683b      	ldr	r3, [r7, #0]
 801109e:	b91b      	cbnz	r3, 80110a8 <__hexnan+0xe0>
 80110a0:	4547      	cmp	r7, r8
 80110a2:	d128      	bne.n	80110f6 <__hexnan+0x12e>
 80110a4:	2301      	movs	r3, #1
 80110a6:	603b      	str	r3, [r7, #0]
 80110a8:	2005      	movs	r0, #5
 80110aa:	b007      	add	sp, #28
 80110ac:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80110b0:	3501      	adds	r5, #1
 80110b2:	2d08      	cmp	r5, #8
 80110b4:	f10b 0b01 	add.w	fp, fp, #1
 80110b8:	dd06      	ble.n	80110c8 <__hexnan+0x100>
 80110ba:	4544      	cmp	r4, r8
 80110bc:	d9c1      	bls.n	8011042 <__hexnan+0x7a>
 80110be:	2300      	movs	r3, #0
 80110c0:	f844 3c04 	str.w	r3, [r4, #-4]
 80110c4:	2501      	movs	r5, #1
 80110c6:	3c04      	subs	r4, #4
 80110c8:	6822      	ldr	r2, [r4, #0]
 80110ca:	f000 000f 	and.w	r0, r0, #15
 80110ce:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80110d2:	6020      	str	r0, [r4, #0]
 80110d4:	e7b5      	b.n	8011042 <__hexnan+0x7a>
 80110d6:	2508      	movs	r5, #8
 80110d8:	e7b3      	b.n	8011042 <__hexnan+0x7a>
 80110da:	9b01      	ldr	r3, [sp, #4]
 80110dc:	2b00      	cmp	r3, #0
 80110de:	d0dd      	beq.n	801109c <__hexnan+0xd4>
 80110e0:	f1c3 0320 	rsb	r3, r3, #32
 80110e4:	f04f 32ff 	mov.w	r2, #4294967295
 80110e8:	40da      	lsrs	r2, r3
 80110ea:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80110ee:	4013      	ands	r3, r2
 80110f0:	f846 3c04 	str.w	r3, [r6, #-4]
 80110f4:	e7d2      	b.n	801109c <__hexnan+0xd4>
 80110f6:	3f04      	subs	r7, #4
 80110f8:	e7d0      	b.n	801109c <__hexnan+0xd4>
 80110fa:	2004      	movs	r0, #4
 80110fc:	e7d5      	b.n	80110aa <__hexnan+0xe2>
	...

08011100 <malloc>:
 8011100:	4b02      	ldr	r3, [pc, #8]	@ (801110c <malloc+0xc>)
 8011102:	4601      	mov	r1, r0
 8011104:	6818      	ldr	r0, [r3, #0]
 8011106:	f000 b825 	b.w	8011154 <_malloc_r>
 801110a:	bf00      	nop
 801110c:	20000280 	.word	0x20000280

08011110 <sbrk_aligned>:
 8011110:	b570      	push	{r4, r5, r6, lr}
 8011112:	4e0f      	ldr	r6, [pc, #60]	@ (8011150 <sbrk_aligned+0x40>)
 8011114:	460c      	mov	r4, r1
 8011116:	6831      	ldr	r1, [r6, #0]
 8011118:	4605      	mov	r5, r0
 801111a:	b911      	cbnz	r1, 8011122 <sbrk_aligned+0x12>
 801111c:	f001 fb30 	bl	8012780 <_sbrk_r>
 8011120:	6030      	str	r0, [r6, #0]
 8011122:	4621      	mov	r1, r4
 8011124:	4628      	mov	r0, r5
 8011126:	f001 fb2b 	bl	8012780 <_sbrk_r>
 801112a:	1c43      	adds	r3, r0, #1
 801112c:	d103      	bne.n	8011136 <sbrk_aligned+0x26>
 801112e:	f04f 34ff 	mov.w	r4, #4294967295
 8011132:	4620      	mov	r0, r4
 8011134:	bd70      	pop	{r4, r5, r6, pc}
 8011136:	1cc4      	adds	r4, r0, #3
 8011138:	f024 0403 	bic.w	r4, r4, #3
 801113c:	42a0      	cmp	r0, r4
 801113e:	d0f8      	beq.n	8011132 <sbrk_aligned+0x22>
 8011140:	1a21      	subs	r1, r4, r0
 8011142:	4628      	mov	r0, r5
 8011144:	f001 fb1c 	bl	8012780 <_sbrk_r>
 8011148:	3001      	adds	r0, #1
 801114a:	d1f2      	bne.n	8011132 <sbrk_aligned+0x22>
 801114c:	e7ef      	b.n	801112e <sbrk_aligned+0x1e>
 801114e:	bf00      	nop
 8011150:	2001a31c 	.word	0x2001a31c

08011154 <_malloc_r>:
 8011154:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011158:	1ccd      	adds	r5, r1, #3
 801115a:	f025 0503 	bic.w	r5, r5, #3
 801115e:	3508      	adds	r5, #8
 8011160:	2d0c      	cmp	r5, #12
 8011162:	bf38      	it	cc
 8011164:	250c      	movcc	r5, #12
 8011166:	2d00      	cmp	r5, #0
 8011168:	4606      	mov	r6, r0
 801116a:	db01      	blt.n	8011170 <_malloc_r+0x1c>
 801116c:	42a9      	cmp	r1, r5
 801116e:	d904      	bls.n	801117a <_malloc_r+0x26>
 8011170:	230c      	movs	r3, #12
 8011172:	6033      	str	r3, [r6, #0]
 8011174:	2000      	movs	r0, #0
 8011176:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 801117a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8011250 <_malloc_r+0xfc>
 801117e:	f000 f87b 	bl	8011278 <__malloc_lock>
 8011182:	f8d8 3000 	ldr.w	r3, [r8]
 8011186:	461c      	mov	r4, r3
 8011188:	bb44      	cbnz	r4, 80111dc <_malloc_r+0x88>
 801118a:	4629      	mov	r1, r5
 801118c:	4630      	mov	r0, r6
 801118e:	f7ff ffbf 	bl	8011110 <sbrk_aligned>
 8011192:	1c43      	adds	r3, r0, #1
 8011194:	4604      	mov	r4, r0
 8011196:	d158      	bne.n	801124a <_malloc_r+0xf6>
 8011198:	f8d8 4000 	ldr.w	r4, [r8]
 801119c:	4627      	mov	r7, r4
 801119e:	2f00      	cmp	r7, #0
 80111a0:	d143      	bne.n	801122a <_malloc_r+0xd6>
 80111a2:	2c00      	cmp	r4, #0
 80111a4:	d04b      	beq.n	801123e <_malloc_r+0xea>
 80111a6:	6823      	ldr	r3, [r4, #0]
 80111a8:	4639      	mov	r1, r7
 80111aa:	4630      	mov	r0, r6
 80111ac:	eb04 0903 	add.w	r9, r4, r3
 80111b0:	f001 fae6 	bl	8012780 <_sbrk_r>
 80111b4:	4581      	cmp	r9, r0
 80111b6:	d142      	bne.n	801123e <_malloc_r+0xea>
 80111b8:	6821      	ldr	r1, [r4, #0]
 80111ba:	1a6d      	subs	r5, r5, r1
 80111bc:	4629      	mov	r1, r5
 80111be:	4630      	mov	r0, r6
 80111c0:	f7ff ffa6 	bl	8011110 <sbrk_aligned>
 80111c4:	3001      	adds	r0, #1
 80111c6:	d03a      	beq.n	801123e <_malloc_r+0xea>
 80111c8:	6823      	ldr	r3, [r4, #0]
 80111ca:	442b      	add	r3, r5
 80111cc:	6023      	str	r3, [r4, #0]
 80111ce:	f8d8 3000 	ldr.w	r3, [r8]
 80111d2:	685a      	ldr	r2, [r3, #4]
 80111d4:	bb62      	cbnz	r2, 8011230 <_malloc_r+0xdc>
 80111d6:	f8c8 7000 	str.w	r7, [r8]
 80111da:	e00f      	b.n	80111fc <_malloc_r+0xa8>
 80111dc:	6822      	ldr	r2, [r4, #0]
 80111de:	1b52      	subs	r2, r2, r5
 80111e0:	d420      	bmi.n	8011224 <_malloc_r+0xd0>
 80111e2:	2a0b      	cmp	r2, #11
 80111e4:	d917      	bls.n	8011216 <_malloc_r+0xc2>
 80111e6:	1961      	adds	r1, r4, r5
 80111e8:	42a3      	cmp	r3, r4
 80111ea:	6025      	str	r5, [r4, #0]
 80111ec:	bf18      	it	ne
 80111ee:	6059      	strne	r1, [r3, #4]
 80111f0:	6863      	ldr	r3, [r4, #4]
 80111f2:	bf08      	it	eq
 80111f4:	f8c8 1000 	streq.w	r1, [r8]
 80111f8:	5162      	str	r2, [r4, r5]
 80111fa:	604b      	str	r3, [r1, #4]
 80111fc:	4630      	mov	r0, r6
 80111fe:	f000 f841 	bl	8011284 <__malloc_unlock>
 8011202:	f104 000b 	add.w	r0, r4, #11
 8011206:	1d23      	adds	r3, r4, #4
 8011208:	f020 0007 	bic.w	r0, r0, #7
 801120c:	1ac2      	subs	r2, r0, r3
 801120e:	bf1c      	itt	ne
 8011210:	1a1b      	subne	r3, r3, r0
 8011212:	50a3      	strne	r3, [r4, r2]
 8011214:	e7af      	b.n	8011176 <_malloc_r+0x22>
 8011216:	6862      	ldr	r2, [r4, #4]
 8011218:	42a3      	cmp	r3, r4
 801121a:	bf0c      	ite	eq
 801121c:	f8c8 2000 	streq.w	r2, [r8]
 8011220:	605a      	strne	r2, [r3, #4]
 8011222:	e7eb      	b.n	80111fc <_malloc_r+0xa8>
 8011224:	4623      	mov	r3, r4
 8011226:	6864      	ldr	r4, [r4, #4]
 8011228:	e7ae      	b.n	8011188 <_malloc_r+0x34>
 801122a:	463c      	mov	r4, r7
 801122c:	687f      	ldr	r7, [r7, #4]
 801122e:	e7b6      	b.n	801119e <_malloc_r+0x4a>
 8011230:	461a      	mov	r2, r3
 8011232:	685b      	ldr	r3, [r3, #4]
 8011234:	42a3      	cmp	r3, r4
 8011236:	d1fb      	bne.n	8011230 <_malloc_r+0xdc>
 8011238:	2300      	movs	r3, #0
 801123a:	6053      	str	r3, [r2, #4]
 801123c:	e7de      	b.n	80111fc <_malloc_r+0xa8>
 801123e:	230c      	movs	r3, #12
 8011240:	6033      	str	r3, [r6, #0]
 8011242:	4630      	mov	r0, r6
 8011244:	f000 f81e 	bl	8011284 <__malloc_unlock>
 8011248:	e794      	b.n	8011174 <_malloc_r+0x20>
 801124a:	6005      	str	r5, [r0, #0]
 801124c:	e7d6      	b.n	80111fc <_malloc_r+0xa8>
 801124e:	bf00      	nop
 8011250:	2001a320 	.word	0x2001a320

08011254 <__ascii_mbtowc>:
 8011254:	b082      	sub	sp, #8
 8011256:	b901      	cbnz	r1, 801125a <__ascii_mbtowc+0x6>
 8011258:	a901      	add	r1, sp, #4
 801125a:	b142      	cbz	r2, 801126e <__ascii_mbtowc+0x1a>
 801125c:	b14b      	cbz	r3, 8011272 <__ascii_mbtowc+0x1e>
 801125e:	7813      	ldrb	r3, [r2, #0]
 8011260:	600b      	str	r3, [r1, #0]
 8011262:	7812      	ldrb	r2, [r2, #0]
 8011264:	1e10      	subs	r0, r2, #0
 8011266:	bf18      	it	ne
 8011268:	2001      	movne	r0, #1
 801126a:	b002      	add	sp, #8
 801126c:	4770      	bx	lr
 801126e:	4610      	mov	r0, r2
 8011270:	e7fb      	b.n	801126a <__ascii_mbtowc+0x16>
 8011272:	f06f 0001 	mvn.w	r0, #1
 8011276:	e7f8      	b.n	801126a <__ascii_mbtowc+0x16>

08011278 <__malloc_lock>:
 8011278:	4801      	ldr	r0, [pc, #4]	@ (8011280 <__malloc_lock+0x8>)
 801127a:	f7fe bd28 	b.w	800fcce <__retarget_lock_acquire_recursive>
 801127e:	bf00      	nop
 8011280:	2001a318 	.word	0x2001a318

08011284 <__malloc_unlock>:
 8011284:	4801      	ldr	r0, [pc, #4]	@ (801128c <__malloc_unlock+0x8>)
 8011286:	f7fe bd23 	b.w	800fcd0 <__retarget_lock_release_recursive>
 801128a:	bf00      	nop
 801128c:	2001a318 	.word	0x2001a318

08011290 <_Balloc>:
 8011290:	b570      	push	{r4, r5, r6, lr}
 8011292:	69c6      	ldr	r6, [r0, #28]
 8011294:	4604      	mov	r4, r0
 8011296:	460d      	mov	r5, r1
 8011298:	b976      	cbnz	r6, 80112b8 <_Balloc+0x28>
 801129a:	2010      	movs	r0, #16
 801129c:	f7ff ff30 	bl	8011100 <malloc>
 80112a0:	4602      	mov	r2, r0
 80112a2:	61e0      	str	r0, [r4, #28]
 80112a4:	b920      	cbnz	r0, 80112b0 <_Balloc+0x20>
 80112a6:	4b18      	ldr	r3, [pc, #96]	@ (8011308 <_Balloc+0x78>)
 80112a8:	4818      	ldr	r0, [pc, #96]	@ (801130c <_Balloc+0x7c>)
 80112aa:	216b      	movs	r1, #107	@ 0x6b
 80112ac:	f7fe fd2e 	bl	800fd0c <__assert_func>
 80112b0:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80112b4:	6006      	str	r6, [r0, #0]
 80112b6:	60c6      	str	r6, [r0, #12]
 80112b8:	69e6      	ldr	r6, [r4, #28]
 80112ba:	68f3      	ldr	r3, [r6, #12]
 80112bc:	b183      	cbz	r3, 80112e0 <_Balloc+0x50>
 80112be:	69e3      	ldr	r3, [r4, #28]
 80112c0:	68db      	ldr	r3, [r3, #12]
 80112c2:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80112c6:	b9b8      	cbnz	r0, 80112f8 <_Balloc+0x68>
 80112c8:	2101      	movs	r1, #1
 80112ca:	fa01 f605 	lsl.w	r6, r1, r5
 80112ce:	1d72      	adds	r2, r6, #5
 80112d0:	0092      	lsls	r2, r2, #2
 80112d2:	4620      	mov	r0, r4
 80112d4:	f001 fa6b 	bl	80127ae <_calloc_r>
 80112d8:	b160      	cbz	r0, 80112f4 <_Balloc+0x64>
 80112da:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80112de:	e00e      	b.n	80112fe <_Balloc+0x6e>
 80112e0:	2221      	movs	r2, #33	@ 0x21
 80112e2:	2104      	movs	r1, #4
 80112e4:	4620      	mov	r0, r4
 80112e6:	f001 fa62 	bl	80127ae <_calloc_r>
 80112ea:	69e3      	ldr	r3, [r4, #28]
 80112ec:	60f0      	str	r0, [r6, #12]
 80112ee:	68db      	ldr	r3, [r3, #12]
 80112f0:	2b00      	cmp	r3, #0
 80112f2:	d1e4      	bne.n	80112be <_Balloc+0x2e>
 80112f4:	2000      	movs	r0, #0
 80112f6:	bd70      	pop	{r4, r5, r6, pc}
 80112f8:	6802      	ldr	r2, [r0, #0]
 80112fa:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80112fe:	2300      	movs	r3, #0
 8011300:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8011304:	e7f7      	b.n	80112f6 <_Balloc+0x66>
 8011306:	bf00      	nop
 8011308:	0806d1ac 	.word	0x0806d1ac
 801130c:	0806d3c8 	.word	0x0806d3c8

08011310 <_Bfree>:
 8011310:	b570      	push	{r4, r5, r6, lr}
 8011312:	69c6      	ldr	r6, [r0, #28]
 8011314:	4605      	mov	r5, r0
 8011316:	460c      	mov	r4, r1
 8011318:	b976      	cbnz	r6, 8011338 <_Bfree+0x28>
 801131a:	2010      	movs	r0, #16
 801131c:	f7ff fef0 	bl	8011100 <malloc>
 8011320:	4602      	mov	r2, r0
 8011322:	61e8      	str	r0, [r5, #28]
 8011324:	b920      	cbnz	r0, 8011330 <_Bfree+0x20>
 8011326:	4b09      	ldr	r3, [pc, #36]	@ (801134c <_Bfree+0x3c>)
 8011328:	4809      	ldr	r0, [pc, #36]	@ (8011350 <_Bfree+0x40>)
 801132a:	218f      	movs	r1, #143	@ 0x8f
 801132c:	f7fe fcee 	bl	800fd0c <__assert_func>
 8011330:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8011334:	6006      	str	r6, [r0, #0]
 8011336:	60c6      	str	r6, [r0, #12]
 8011338:	b13c      	cbz	r4, 801134a <_Bfree+0x3a>
 801133a:	69eb      	ldr	r3, [r5, #28]
 801133c:	6862      	ldr	r2, [r4, #4]
 801133e:	68db      	ldr	r3, [r3, #12]
 8011340:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8011344:	6021      	str	r1, [r4, #0]
 8011346:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 801134a:	bd70      	pop	{r4, r5, r6, pc}
 801134c:	0806d1ac 	.word	0x0806d1ac
 8011350:	0806d3c8 	.word	0x0806d3c8

08011354 <__multadd>:
 8011354:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8011358:	690d      	ldr	r5, [r1, #16]
 801135a:	4607      	mov	r7, r0
 801135c:	460c      	mov	r4, r1
 801135e:	461e      	mov	r6, r3
 8011360:	f101 0c14 	add.w	ip, r1, #20
 8011364:	2000      	movs	r0, #0
 8011366:	f8dc 3000 	ldr.w	r3, [ip]
 801136a:	b299      	uxth	r1, r3
 801136c:	fb02 6101 	mla	r1, r2, r1, r6
 8011370:	0c1e      	lsrs	r6, r3, #16
 8011372:	0c0b      	lsrs	r3, r1, #16
 8011374:	fb02 3306 	mla	r3, r2, r6, r3
 8011378:	b289      	uxth	r1, r1
 801137a:	3001      	adds	r0, #1
 801137c:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8011380:	4285      	cmp	r5, r0
 8011382:	f84c 1b04 	str.w	r1, [ip], #4
 8011386:	ea4f 4613 	mov.w	r6, r3, lsr #16
 801138a:	dcec      	bgt.n	8011366 <__multadd+0x12>
 801138c:	b30e      	cbz	r6, 80113d2 <__multadd+0x7e>
 801138e:	68a3      	ldr	r3, [r4, #8]
 8011390:	42ab      	cmp	r3, r5
 8011392:	dc19      	bgt.n	80113c8 <__multadd+0x74>
 8011394:	6861      	ldr	r1, [r4, #4]
 8011396:	4638      	mov	r0, r7
 8011398:	3101      	adds	r1, #1
 801139a:	f7ff ff79 	bl	8011290 <_Balloc>
 801139e:	4680      	mov	r8, r0
 80113a0:	b928      	cbnz	r0, 80113ae <__multadd+0x5a>
 80113a2:	4602      	mov	r2, r0
 80113a4:	4b0c      	ldr	r3, [pc, #48]	@ (80113d8 <__multadd+0x84>)
 80113a6:	480d      	ldr	r0, [pc, #52]	@ (80113dc <__multadd+0x88>)
 80113a8:	21ba      	movs	r1, #186	@ 0xba
 80113aa:	f7fe fcaf 	bl	800fd0c <__assert_func>
 80113ae:	6922      	ldr	r2, [r4, #16]
 80113b0:	3202      	adds	r2, #2
 80113b2:	f104 010c 	add.w	r1, r4, #12
 80113b6:	0092      	lsls	r2, r2, #2
 80113b8:	300c      	adds	r0, #12
 80113ba:	f7fe fc8a 	bl	800fcd2 <memcpy>
 80113be:	4621      	mov	r1, r4
 80113c0:	4638      	mov	r0, r7
 80113c2:	f7ff ffa5 	bl	8011310 <_Bfree>
 80113c6:	4644      	mov	r4, r8
 80113c8:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 80113cc:	3501      	adds	r5, #1
 80113ce:	615e      	str	r6, [r3, #20]
 80113d0:	6125      	str	r5, [r4, #16]
 80113d2:	4620      	mov	r0, r4
 80113d4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80113d8:	0806d357 	.word	0x0806d357
 80113dc:	0806d3c8 	.word	0x0806d3c8

080113e0 <__s2b>:
 80113e0:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80113e4:	460c      	mov	r4, r1
 80113e6:	4615      	mov	r5, r2
 80113e8:	461f      	mov	r7, r3
 80113ea:	2209      	movs	r2, #9
 80113ec:	3308      	adds	r3, #8
 80113ee:	4606      	mov	r6, r0
 80113f0:	fb93 f3f2 	sdiv	r3, r3, r2
 80113f4:	2100      	movs	r1, #0
 80113f6:	2201      	movs	r2, #1
 80113f8:	429a      	cmp	r2, r3
 80113fa:	db09      	blt.n	8011410 <__s2b+0x30>
 80113fc:	4630      	mov	r0, r6
 80113fe:	f7ff ff47 	bl	8011290 <_Balloc>
 8011402:	b940      	cbnz	r0, 8011416 <__s2b+0x36>
 8011404:	4602      	mov	r2, r0
 8011406:	4b19      	ldr	r3, [pc, #100]	@ (801146c <__s2b+0x8c>)
 8011408:	4819      	ldr	r0, [pc, #100]	@ (8011470 <__s2b+0x90>)
 801140a:	21d3      	movs	r1, #211	@ 0xd3
 801140c:	f7fe fc7e 	bl	800fd0c <__assert_func>
 8011410:	0052      	lsls	r2, r2, #1
 8011412:	3101      	adds	r1, #1
 8011414:	e7f0      	b.n	80113f8 <__s2b+0x18>
 8011416:	9b08      	ldr	r3, [sp, #32]
 8011418:	6143      	str	r3, [r0, #20]
 801141a:	2d09      	cmp	r5, #9
 801141c:	f04f 0301 	mov.w	r3, #1
 8011420:	6103      	str	r3, [r0, #16]
 8011422:	dd16      	ble.n	8011452 <__s2b+0x72>
 8011424:	f104 0909 	add.w	r9, r4, #9
 8011428:	46c8      	mov	r8, r9
 801142a:	442c      	add	r4, r5
 801142c:	f818 3b01 	ldrb.w	r3, [r8], #1
 8011430:	4601      	mov	r1, r0
 8011432:	3b30      	subs	r3, #48	@ 0x30
 8011434:	220a      	movs	r2, #10
 8011436:	4630      	mov	r0, r6
 8011438:	f7ff ff8c 	bl	8011354 <__multadd>
 801143c:	45a0      	cmp	r8, r4
 801143e:	d1f5      	bne.n	801142c <__s2b+0x4c>
 8011440:	f1a5 0408 	sub.w	r4, r5, #8
 8011444:	444c      	add	r4, r9
 8011446:	1b2d      	subs	r5, r5, r4
 8011448:	1963      	adds	r3, r4, r5
 801144a:	42bb      	cmp	r3, r7
 801144c:	db04      	blt.n	8011458 <__s2b+0x78>
 801144e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011452:	340a      	adds	r4, #10
 8011454:	2509      	movs	r5, #9
 8011456:	e7f6      	b.n	8011446 <__s2b+0x66>
 8011458:	f814 3b01 	ldrb.w	r3, [r4], #1
 801145c:	4601      	mov	r1, r0
 801145e:	3b30      	subs	r3, #48	@ 0x30
 8011460:	220a      	movs	r2, #10
 8011462:	4630      	mov	r0, r6
 8011464:	f7ff ff76 	bl	8011354 <__multadd>
 8011468:	e7ee      	b.n	8011448 <__s2b+0x68>
 801146a:	bf00      	nop
 801146c:	0806d357 	.word	0x0806d357
 8011470:	0806d3c8 	.word	0x0806d3c8

08011474 <__hi0bits>:
 8011474:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8011478:	4603      	mov	r3, r0
 801147a:	bf36      	itet	cc
 801147c:	0403      	lslcc	r3, r0, #16
 801147e:	2000      	movcs	r0, #0
 8011480:	2010      	movcc	r0, #16
 8011482:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8011486:	bf3c      	itt	cc
 8011488:	021b      	lslcc	r3, r3, #8
 801148a:	3008      	addcc	r0, #8
 801148c:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8011490:	bf3c      	itt	cc
 8011492:	011b      	lslcc	r3, r3, #4
 8011494:	3004      	addcc	r0, #4
 8011496:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 801149a:	bf3c      	itt	cc
 801149c:	009b      	lslcc	r3, r3, #2
 801149e:	3002      	addcc	r0, #2
 80114a0:	2b00      	cmp	r3, #0
 80114a2:	db05      	blt.n	80114b0 <__hi0bits+0x3c>
 80114a4:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 80114a8:	f100 0001 	add.w	r0, r0, #1
 80114ac:	bf08      	it	eq
 80114ae:	2020      	moveq	r0, #32
 80114b0:	4770      	bx	lr

080114b2 <__lo0bits>:
 80114b2:	6803      	ldr	r3, [r0, #0]
 80114b4:	4602      	mov	r2, r0
 80114b6:	f013 0007 	ands.w	r0, r3, #7
 80114ba:	d00b      	beq.n	80114d4 <__lo0bits+0x22>
 80114bc:	07d9      	lsls	r1, r3, #31
 80114be:	d421      	bmi.n	8011504 <__lo0bits+0x52>
 80114c0:	0798      	lsls	r0, r3, #30
 80114c2:	bf49      	itett	mi
 80114c4:	085b      	lsrmi	r3, r3, #1
 80114c6:	089b      	lsrpl	r3, r3, #2
 80114c8:	2001      	movmi	r0, #1
 80114ca:	6013      	strmi	r3, [r2, #0]
 80114cc:	bf5c      	itt	pl
 80114ce:	6013      	strpl	r3, [r2, #0]
 80114d0:	2002      	movpl	r0, #2
 80114d2:	4770      	bx	lr
 80114d4:	b299      	uxth	r1, r3
 80114d6:	b909      	cbnz	r1, 80114dc <__lo0bits+0x2a>
 80114d8:	0c1b      	lsrs	r3, r3, #16
 80114da:	2010      	movs	r0, #16
 80114dc:	b2d9      	uxtb	r1, r3
 80114de:	b909      	cbnz	r1, 80114e4 <__lo0bits+0x32>
 80114e0:	3008      	adds	r0, #8
 80114e2:	0a1b      	lsrs	r3, r3, #8
 80114e4:	0719      	lsls	r1, r3, #28
 80114e6:	bf04      	itt	eq
 80114e8:	091b      	lsreq	r3, r3, #4
 80114ea:	3004      	addeq	r0, #4
 80114ec:	0799      	lsls	r1, r3, #30
 80114ee:	bf04      	itt	eq
 80114f0:	089b      	lsreq	r3, r3, #2
 80114f2:	3002      	addeq	r0, #2
 80114f4:	07d9      	lsls	r1, r3, #31
 80114f6:	d403      	bmi.n	8011500 <__lo0bits+0x4e>
 80114f8:	085b      	lsrs	r3, r3, #1
 80114fa:	f100 0001 	add.w	r0, r0, #1
 80114fe:	d003      	beq.n	8011508 <__lo0bits+0x56>
 8011500:	6013      	str	r3, [r2, #0]
 8011502:	4770      	bx	lr
 8011504:	2000      	movs	r0, #0
 8011506:	4770      	bx	lr
 8011508:	2020      	movs	r0, #32
 801150a:	4770      	bx	lr

0801150c <__i2b>:
 801150c:	b510      	push	{r4, lr}
 801150e:	460c      	mov	r4, r1
 8011510:	2101      	movs	r1, #1
 8011512:	f7ff febd 	bl	8011290 <_Balloc>
 8011516:	4602      	mov	r2, r0
 8011518:	b928      	cbnz	r0, 8011526 <__i2b+0x1a>
 801151a:	4b05      	ldr	r3, [pc, #20]	@ (8011530 <__i2b+0x24>)
 801151c:	4805      	ldr	r0, [pc, #20]	@ (8011534 <__i2b+0x28>)
 801151e:	f240 1145 	movw	r1, #325	@ 0x145
 8011522:	f7fe fbf3 	bl	800fd0c <__assert_func>
 8011526:	2301      	movs	r3, #1
 8011528:	6144      	str	r4, [r0, #20]
 801152a:	6103      	str	r3, [r0, #16]
 801152c:	bd10      	pop	{r4, pc}
 801152e:	bf00      	nop
 8011530:	0806d357 	.word	0x0806d357
 8011534:	0806d3c8 	.word	0x0806d3c8

08011538 <__multiply>:
 8011538:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801153c:	4617      	mov	r7, r2
 801153e:	690a      	ldr	r2, [r1, #16]
 8011540:	693b      	ldr	r3, [r7, #16]
 8011542:	429a      	cmp	r2, r3
 8011544:	bfa8      	it	ge
 8011546:	463b      	movge	r3, r7
 8011548:	4689      	mov	r9, r1
 801154a:	bfa4      	itt	ge
 801154c:	460f      	movge	r7, r1
 801154e:	4699      	movge	r9, r3
 8011550:	693d      	ldr	r5, [r7, #16]
 8011552:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8011556:	68bb      	ldr	r3, [r7, #8]
 8011558:	6879      	ldr	r1, [r7, #4]
 801155a:	eb05 060a 	add.w	r6, r5, sl
 801155e:	42b3      	cmp	r3, r6
 8011560:	b085      	sub	sp, #20
 8011562:	bfb8      	it	lt
 8011564:	3101      	addlt	r1, #1
 8011566:	f7ff fe93 	bl	8011290 <_Balloc>
 801156a:	b930      	cbnz	r0, 801157a <__multiply+0x42>
 801156c:	4602      	mov	r2, r0
 801156e:	4b41      	ldr	r3, [pc, #260]	@ (8011674 <__multiply+0x13c>)
 8011570:	4841      	ldr	r0, [pc, #260]	@ (8011678 <__multiply+0x140>)
 8011572:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8011576:	f7fe fbc9 	bl	800fd0c <__assert_func>
 801157a:	f100 0414 	add.w	r4, r0, #20
 801157e:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8011582:	4623      	mov	r3, r4
 8011584:	2200      	movs	r2, #0
 8011586:	4573      	cmp	r3, lr
 8011588:	d320      	bcc.n	80115cc <__multiply+0x94>
 801158a:	f107 0814 	add.w	r8, r7, #20
 801158e:	f109 0114 	add.w	r1, r9, #20
 8011592:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8011596:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 801159a:	9302      	str	r3, [sp, #8]
 801159c:	1beb      	subs	r3, r5, r7
 801159e:	3b15      	subs	r3, #21
 80115a0:	f023 0303 	bic.w	r3, r3, #3
 80115a4:	3304      	adds	r3, #4
 80115a6:	3715      	adds	r7, #21
 80115a8:	42bd      	cmp	r5, r7
 80115aa:	bf38      	it	cc
 80115ac:	2304      	movcc	r3, #4
 80115ae:	9301      	str	r3, [sp, #4]
 80115b0:	9b02      	ldr	r3, [sp, #8]
 80115b2:	9103      	str	r1, [sp, #12]
 80115b4:	428b      	cmp	r3, r1
 80115b6:	d80c      	bhi.n	80115d2 <__multiply+0x9a>
 80115b8:	2e00      	cmp	r6, #0
 80115ba:	dd03      	ble.n	80115c4 <__multiply+0x8c>
 80115bc:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 80115c0:	2b00      	cmp	r3, #0
 80115c2:	d055      	beq.n	8011670 <__multiply+0x138>
 80115c4:	6106      	str	r6, [r0, #16]
 80115c6:	b005      	add	sp, #20
 80115c8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80115cc:	f843 2b04 	str.w	r2, [r3], #4
 80115d0:	e7d9      	b.n	8011586 <__multiply+0x4e>
 80115d2:	f8b1 a000 	ldrh.w	sl, [r1]
 80115d6:	f1ba 0f00 	cmp.w	sl, #0
 80115da:	d01f      	beq.n	801161c <__multiply+0xe4>
 80115dc:	46c4      	mov	ip, r8
 80115de:	46a1      	mov	r9, r4
 80115e0:	2700      	movs	r7, #0
 80115e2:	f85c 2b04 	ldr.w	r2, [ip], #4
 80115e6:	f8d9 3000 	ldr.w	r3, [r9]
 80115ea:	fa1f fb82 	uxth.w	fp, r2
 80115ee:	b29b      	uxth	r3, r3
 80115f0:	fb0a 330b 	mla	r3, sl, fp, r3
 80115f4:	443b      	add	r3, r7
 80115f6:	f8d9 7000 	ldr.w	r7, [r9]
 80115fa:	0c12      	lsrs	r2, r2, #16
 80115fc:	0c3f      	lsrs	r7, r7, #16
 80115fe:	fb0a 7202 	mla	r2, sl, r2, r7
 8011602:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8011606:	b29b      	uxth	r3, r3
 8011608:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 801160c:	4565      	cmp	r5, ip
 801160e:	f849 3b04 	str.w	r3, [r9], #4
 8011612:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8011616:	d8e4      	bhi.n	80115e2 <__multiply+0xaa>
 8011618:	9b01      	ldr	r3, [sp, #4]
 801161a:	50e7      	str	r7, [r4, r3]
 801161c:	9b03      	ldr	r3, [sp, #12]
 801161e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8011622:	3104      	adds	r1, #4
 8011624:	f1b9 0f00 	cmp.w	r9, #0
 8011628:	d020      	beq.n	801166c <__multiply+0x134>
 801162a:	6823      	ldr	r3, [r4, #0]
 801162c:	4647      	mov	r7, r8
 801162e:	46a4      	mov	ip, r4
 8011630:	f04f 0a00 	mov.w	sl, #0
 8011634:	f8b7 b000 	ldrh.w	fp, [r7]
 8011638:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 801163c:	fb09 220b 	mla	r2, r9, fp, r2
 8011640:	4452      	add	r2, sl
 8011642:	b29b      	uxth	r3, r3
 8011644:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8011648:	f84c 3b04 	str.w	r3, [ip], #4
 801164c:	f857 3b04 	ldr.w	r3, [r7], #4
 8011650:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011654:	f8bc 3000 	ldrh.w	r3, [ip]
 8011658:	fb09 330a 	mla	r3, r9, sl, r3
 801165c:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8011660:	42bd      	cmp	r5, r7
 8011662:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8011666:	d8e5      	bhi.n	8011634 <__multiply+0xfc>
 8011668:	9a01      	ldr	r2, [sp, #4]
 801166a:	50a3      	str	r3, [r4, r2]
 801166c:	3404      	adds	r4, #4
 801166e:	e79f      	b.n	80115b0 <__multiply+0x78>
 8011670:	3e01      	subs	r6, #1
 8011672:	e7a1      	b.n	80115b8 <__multiply+0x80>
 8011674:	0806d357 	.word	0x0806d357
 8011678:	0806d3c8 	.word	0x0806d3c8

0801167c <__pow5mult>:
 801167c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8011680:	4615      	mov	r5, r2
 8011682:	f012 0203 	ands.w	r2, r2, #3
 8011686:	4607      	mov	r7, r0
 8011688:	460e      	mov	r6, r1
 801168a:	d007      	beq.n	801169c <__pow5mult+0x20>
 801168c:	4c25      	ldr	r4, [pc, #148]	@ (8011724 <__pow5mult+0xa8>)
 801168e:	3a01      	subs	r2, #1
 8011690:	2300      	movs	r3, #0
 8011692:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8011696:	f7ff fe5d 	bl	8011354 <__multadd>
 801169a:	4606      	mov	r6, r0
 801169c:	10ad      	asrs	r5, r5, #2
 801169e:	d03d      	beq.n	801171c <__pow5mult+0xa0>
 80116a0:	69fc      	ldr	r4, [r7, #28]
 80116a2:	b97c      	cbnz	r4, 80116c4 <__pow5mult+0x48>
 80116a4:	2010      	movs	r0, #16
 80116a6:	f7ff fd2b 	bl	8011100 <malloc>
 80116aa:	4602      	mov	r2, r0
 80116ac:	61f8      	str	r0, [r7, #28]
 80116ae:	b928      	cbnz	r0, 80116bc <__pow5mult+0x40>
 80116b0:	4b1d      	ldr	r3, [pc, #116]	@ (8011728 <__pow5mult+0xac>)
 80116b2:	481e      	ldr	r0, [pc, #120]	@ (801172c <__pow5mult+0xb0>)
 80116b4:	f240 11b3 	movw	r1, #435	@ 0x1b3
 80116b8:	f7fe fb28 	bl	800fd0c <__assert_func>
 80116bc:	e9c0 4401 	strd	r4, r4, [r0, #4]
 80116c0:	6004      	str	r4, [r0, #0]
 80116c2:	60c4      	str	r4, [r0, #12]
 80116c4:	f8d7 801c 	ldr.w	r8, [r7, #28]
 80116c8:	f8d8 4008 	ldr.w	r4, [r8, #8]
 80116cc:	b94c      	cbnz	r4, 80116e2 <__pow5mult+0x66>
 80116ce:	f240 2171 	movw	r1, #625	@ 0x271
 80116d2:	4638      	mov	r0, r7
 80116d4:	f7ff ff1a 	bl	801150c <__i2b>
 80116d8:	2300      	movs	r3, #0
 80116da:	f8c8 0008 	str.w	r0, [r8, #8]
 80116de:	4604      	mov	r4, r0
 80116e0:	6003      	str	r3, [r0, #0]
 80116e2:	f04f 0900 	mov.w	r9, #0
 80116e6:	07eb      	lsls	r3, r5, #31
 80116e8:	d50a      	bpl.n	8011700 <__pow5mult+0x84>
 80116ea:	4631      	mov	r1, r6
 80116ec:	4622      	mov	r2, r4
 80116ee:	4638      	mov	r0, r7
 80116f0:	f7ff ff22 	bl	8011538 <__multiply>
 80116f4:	4631      	mov	r1, r6
 80116f6:	4680      	mov	r8, r0
 80116f8:	4638      	mov	r0, r7
 80116fa:	f7ff fe09 	bl	8011310 <_Bfree>
 80116fe:	4646      	mov	r6, r8
 8011700:	106d      	asrs	r5, r5, #1
 8011702:	d00b      	beq.n	801171c <__pow5mult+0xa0>
 8011704:	6820      	ldr	r0, [r4, #0]
 8011706:	b938      	cbnz	r0, 8011718 <__pow5mult+0x9c>
 8011708:	4622      	mov	r2, r4
 801170a:	4621      	mov	r1, r4
 801170c:	4638      	mov	r0, r7
 801170e:	f7ff ff13 	bl	8011538 <__multiply>
 8011712:	6020      	str	r0, [r4, #0]
 8011714:	f8c0 9000 	str.w	r9, [r0]
 8011718:	4604      	mov	r4, r0
 801171a:	e7e4      	b.n	80116e6 <__pow5mult+0x6a>
 801171c:	4630      	mov	r0, r6
 801171e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8011722:	bf00      	nop
 8011724:	0806d5a4 	.word	0x0806d5a4
 8011728:	0806d1ac 	.word	0x0806d1ac
 801172c:	0806d3c8 	.word	0x0806d3c8

08011730 <__lshift>:
 8011730:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011734:	460c      	mov	r4, r1
 8011736:	6849      	ldr	r1, [r1, #4]
 8011738:	6923      	ldr	r3, [r4, #16]
 801173a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 801173e:	68a3      	ldr	r3, [r4, #8]
 8011740:	4607      	mov	r7, r0
 8011742:	4691      	mov	r9, r2
 8011744:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8011748:	f108 0601 	add.w	r6, r8, #1
 801174c:	42b3      	cmp	r3, r6
 801174e:	db0b      	blt.n	8011768 <__lshift+0x38>
 8011750:	4638      	mov	r0, r7
 8011752:	f7ff fd9d 	bl	8011290 <_Balloc>
 8011756:	4605      	mov	r5, r0
 8011758:	b948      	cbnz	r0, 801176e <__lshift+0x3e>
 801175a:	4602      	mov	r2, r0
 801175c:	4b28      	ldr	r3, [pc, #160]	@ (8011800 <__lshift+0xd0>)
 801175e:	4829      	ldr	r0, [pc, #164]	@ (8011804 <__lshift+0xd4>)
 8011760:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8011764:	f7fe fad2 	bl	800fd0c <__assert_func>
 8011768:	3101      	adds	r1, #1
 801176a:	005b      	lsls	r3, r3, #1
 801176c:	e7ee      	b.n	801174c <__lshift+0x1c>
 801176e:	2300      	movs	r3, #0
 8011770:	f100 0114 	add.w	r1, r0, #20
 8011774:	f100 0210 	add.w	r2, r0, #16
 8011778:	4618      	mov	r0, r3
 801177a:	4553      	cmp	r3, sl
 801177c:	db33      	blt.n	80117e6 <__lshift+0xb6>
 801177e:	6920      	ldr	r0, [r4, #16]
 8011780:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8011784:	f104 0314 	add.w	r3, r4, #20
 8011788:	f019 091f 	ands.w	r9, r9, #31
 801178c:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8011790:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8011794:	d02b      	beq.n	80117ee <__lshift+0xbe>
 8011796:	f1c9 0e20 	rsb	lr, r9, #32
 801179a:	468a      	mov	sl, r1
 801179c:	2200      	movs	r2, #0
 801179e:	6818      	ldr	r0, [r3, #0]
 80117a0:	fa00 f009 	lsl.w	r0, r0, r9
 80117a4:	4310      	orrs	r0, r2
 80117a6:	f84a 0b04 	str.w	r0, [sl], #4
 80117aa:	f853 2b04 	ldr.w	r2, [r3], #4
 80117ae:	459c      	cmp	ip, r3
 80117b0:	fa22 f20e 	lsr.w	r2, r2, lr
 80117b4:	d8f3      	bhi.n	801179e <__lshift+0x6e>
 80117b6:	ebac 0304 	sub.w	r3, ip, r4
 80117ba:	3b15      	subs	r3, #21
 80117bc:	f023 0303 	bic.w	r3, r3, #3
 80117c0:	3304      	adds	r3, #4
 80117c2:	f104 0015 	add.w	r0, r4, #21
 80117c6:	4560      	cmp	r0, ip
 80117c8:	bf88      	it	hi
 80117ca:	2304      	movhi	r3, #4
 80117cc:	50ca      	str	r2, [r1, r3]
 80117ce:	b10a      	cbz	r2, 80117d4 <__lshift+0xa4>
 80117d0:	f108 0602 	add.w	r6, r8, #2
 80117d4:	3e01      	subs	r6, #1
 80117d6:	4638      	mov	r0, r7
 80117d8:	612e      	str	r6, [r5, #16]
 80117da:	4621      	mov	r1, r4
 80117dc:	f7ff fd98 	bl	8011310 <_Bfree>
 80117e0:	4628      	mov	r0, r5
 80117e2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80117e6:	f842 0f04 	str.w	r0, [r2, #4]!
 80117ea:	3301      	adds	r3, #1
 80117ec:	e7c5      	b.n	801177a <__lshift+0x4a>
 80117ee:	3904      	subs	r1, #4
 80117f0:	f853 2b04 	ldr.w	r2, [r3], #4
 80117f4:	f841 2f04 	str.w	r2, [r1, #4]!
 80117f8:	459c      	cmp	ip, r3
 80117fa:	d8f9      	bhi.n	80117f0 <__lshift+0xc0>
 80117fc:	e7ea      	b.n	80117d4 <__lshift+0xa4>
 80117fe:	bf00      	nop
 8011800:	0806d357 	.word	0x0806d357
 8011804:	0806d3c8 	.word	0x0806d3c8

08011808 <__mcmp>:
 8011808:	690a      	ldr	r2, [r1, #16]
 801180a:	4603      	mov	r3, r0
 801180c:	6900      	ldr	r0, [r0, #16]
 801180e:	1a80      	subs	r0, r0, r2
 8011810:	b530      	push	{r4, r5, lr}
 8011812:	d10e      	bne.n	8011832 <__mcmp+0x2a>
 8011814:	3314      	adds	r3, #20
 8011816:	3114      	adds	r1, #20
 8011818:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 801181c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8011820:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8011824:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8011828:	4295      	cmp	r5, r2
 801182a:	d003      	beq.n	8011834 <__mcmp+0x2c>
 801182c:	d205      	bcs.n	801183a <__mcmp+0x32>
 801182e:	f04f 30ff 	mov.w	r0, #4294967295
 8011832:	bd30      	pop	{r4, r5, pc}
 8011834:	42a3      	cmp	r3, r4
 8011836:	d3f3      	bcc.n	8011820 <__mcmp+0x18>
 8011838:	e7fb      	b.n	8011832 <__mcmp+0x2a>
 801183a:	2001      	movs	r0, #1
 801183c:	e7f9      	b.n	8011832 <__mcmp+0x2a>
	...

08011840 <__mdiff>:
 8011840:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011844:	4689      	mov	r9, r1
 8011846:	4606      	mov	r6, r0
 8011848:	4611      	mov	r1, r2
 801184a:	4648      	mov	r0, r9
 801184c:	4614      	mov	r4, r2
 801184e:	f7ff ffdb 	bl	8011808 <__mcmp>
 8011852:	1e05      	subs	r5, r0, #0
 8011854:	d112      	bne.n	801187c <__mdiff+0x3c>
 8011856:	4629      	mov	r1, r5
 8011858:	4630      	mov	r0, r6
 801185a:	f7ff fd19 	bl	8011290 <_Balloc>
 801185e:	4602      	mov	r2, r0
 8011860:	b928      	cbnz	r0, 801186e <__mdiff+0x2e>
 8011862:	4b3f      	ldr	r3, [pc, #252]	@ (8011960 <__mdiff+0x120>)
 8011864:	f240 2137 	movw	r1, #567	@ 0x237
 8011868:	483e      	ldr	r0, [pc, #248]	@ (8011964 <__mdiff+0x124>)
 801186a:	f7fe fa4f 	bl	800fd0c <__assert_func>
 801186e:	2301      	movs	r3, #1
 8011870:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8011874:	4610      	mov	r0, r2
 8011876:	b003      	add	sp, #12
 8011878:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 801187c:	bfbc      	itt	lt
 801187e:	464b      	movlt	r3, r9
 8011880:	46a1      	movlt	r9, r4
 8011882:	4630      	mov	r0, r6
 8011884:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8011888:	bfba      	itte	lt
 801188a:	461c      	movlt	r4, r3
 801188c:	2501      	movlt	r5, #1
 801188e:	2500      	movge	r5, #0
 8011890:	f7ff fcfe 	bl	8011290 <_Balloc>
 8011894:	4602      	mov	r2, r0
 8011896:	b918      	cbnz	r0, 80118a0 <__mdiff+0x60>
 8011898:	4b31      	ldr	r3, [pc, #196]	@ (8011960 <__mdiff+0x120>)
 801189a:	f240 2145 	movw	r1, #581	@ 0x245
 801189e:	e7e3      	b.n	8011868 <__mdiff+0x28>
 80118a0:	f8d9 7010 	ldr.w	r7, [r9, #16]
 80118a4:	6926      	ldr	r6, [r4, #16]
 80118a6:	60c5      	str	r5, [r0, #12]
 80118a8:	f109 0310 	add.w	r3, r9, #16
 80118ac:	f109 0514 	add.w	r5, r9, #20
 80118b0:	f104 0e14 	add.w	lr, r4, #20
 80118b4:	f100 0b14 	add.w	fp, r0, #20
 80118b8:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 80118bc:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 80118c0:	9301      	str	r3, [sp, #4]
 80118c2:	46d9      	mov	r9, fp
 80118c4:	f04f 0c00 	mov.w	ip, #0
 80118c8:	9b01      	ldr	r3, [sp, #4]
 80118ca:	f85e 0b04 	ldr.w	r0, [lr], #4
 80118ce:	f853 af04 	ldr.w	sl, [r3, #4]!
 80118d2:	9301      	str	r3, [sp, #4]
 80118d4:	fa1f f38a 	uxth.w	r3, sl
 80118d8:	4619      	mov	r1, r3
 80118da:	b283      	uxth	r3, r0
 80118dc:	1acb      	subs	r3, r1, r3
 80118de:	0c00      	lsrs	r0, r0, #16
 80118e0:	4463      	add	r3, ip
 80118e2:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 80118e6:	eb00 4023 	add.w	r0, r0, r3, asr #16
 80118ea:	b29b      	uxth	r3, r3
 80118ec:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 80118f0:	4576      	cmp	r6, lr
 80118f2:	f849 3b04 	str.w	r3, [r9], #4
 80118f6:	ea4f 4c20 	mov.w	ip, r0, asr #16
 80118fa:	d8e5      	bhi.n	80118c8 <__mdiff+0x88>
 80118fc:	1b33      	subs	r3, r6, r4
 80118fe:	3b15      	subs	r3, #21
 8011900:	f023 0303 	bic.w	r3, r3, #3
 8011904:	3415      	adds	r4, #21
 8011906:	3304      	adds	r3, #4
 8011908:	42a6      	cmp	r6, r4
 801190a:	bf38      	it	cc
 801190c:	2304      	movcc	r3, #4
 801190e:	441d      	add	r5, r3
 8011910:	445b      	add	r3, fp
 8011912:	461e      	mov	r6, r3
 8011914:	462c      	mov	r4, r5
 8011916:	4544      	cmp	r4, r8
 8011918:	d30e      	bcc.n	8011938 <__mdiff+0xf8>
 801191a:	f108 0103 	add.w	r1, r8, #3
 801191e:	1b49      	subs	r1, r1, r5
 8011920:	f021 0103 	bic.w	r1, r1, #3
 8011924:	3d03      	subs	r5, #3
 8011926:	45a8      	cmp	r8, r5
 8011928:	bf38      	it	cc
 801192a:	2100      	movcc	r1, #0
 801192c:	440b      	add	r3, r1
 801192e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011932:	b191      	cbz	r1, 801195a <__mdiff+0x11a>
 8011934:	6117      	str	r7, [r2, #16]
 8011936:	e79d      	b.n	8011874 <__mdiff+0x34>
 8011938:	f854 1b04 	ldr.w	r1, [r4], #4
 801193c:	46e6      	mov	lr, ip
 801193e:	0c08      	lsrs	r0, r1, #16
 8011940:	fa1c fc81 	uxtah	ip, ip, r1
 8011944:	4471      	add	r1, lr
 8011946:	eb00 402c 	add.w	r0, r0, ip, asr #16
 801194a:	b289      	uxth	r1, r1
 801194c:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8011950:	f846 1b04 	str.w	r1, [r6], #4
 8011954:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8011958:	e7dd      	b.n	8011916 <__mdiff+0xd6>
 801195a:	3f01      	subs	r7, #1
 801195c:	e7e7      	b.n	801192e <__mdiff+0xee>
 801195e:	bf00      	nop
 8011960:	0806d357 	.word	0x0806d357
 8011964:	0806d3c8 	.word	0x0806d3c8

08011968 <__ulp>:
 8011968:	b082      	sub	sp, #8
 801196a:	ed8d 0b00 	vstr	d0, [sp]
 801196e:	9a01      	ldr	r2, [sp, #4]
 8011970:	4b0f      	ldr	r3, [pc, #60]	@ (80119b0 <__ulp+0x48>)
 8011972:	4013      	ands	r3, r2
 8011974:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8011978:	2b00      	cmp	r3, #0
 801197a:	dc08      	bgt.n	801198e <__ulp+0x26>
 801197c:	425b      	negs	r3, r3
 801197e:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 8011982:	ea4f 5223 	mov.w	r2, r3, asr #20
 8011986:	da04      	bge.n	8011992 <__ulp+0x2a>
 8011988:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 801198c:	4113      	asrs	r3, r2
 801198e:	2200      	movs	r2, #0
 8011990:	e008      	b.n	80119a4 <__ulp+0x3c>
 8011992:	f1a2 0314 	sub.w	r3, r2, #20
 8011996:	2b1e      	cmp	r3, #30
 8011998:	bfda      	itte	le
 801199a:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 801199e:	40da      	lsrle	r2, r3
 80119a0:	2201      	movgt	r2, #1
 80119a2:	2300      	movs	r3, #0
 80119a4:	4619      	mov	r1, r3
 80119a6:	4610      	mov	r0, r2
 80119a8:	ec41 0b10 	vmov	d0, r0, r1
 80119ac:	b002      	add	sp, #8
 80119ae:	4770      	bx	lr
 80119b0:	7ff00000 	.word	0x7ff00000

080119b4 <__b2d>:
 80119b4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80119b8:	6906      	ldr	r6, [r0, #16]
 80119ba:	f100 0814 	add.w	r8, r0, #20
 80119be:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80119c2:	1f37      	subs	r7, r6, #4
 80119c4:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80119c8:	4610      	mov	r0, r2
 80119ca:	f7ff fd53 	bl	8011474 <__hi0bits>
 80119ce:	f1c0 0320 	rsb	r3, r0, #32
 80119d2:	280a      	cmp	r0, #10
 80119d4:	600b      	str	r3, [r1, #0]
 80119d6:	491b      	ldr	r1, [pc, #108]	@ (8011a44 <__b2d+0x90>)
 80119d8:	dc15      	bgt.n	8011a06 <__b2d+0x52>
 80119da:	f1c0 0c0b 	rsb	ip, r0, #11
 80119de:	fa22 f30c 	lsr.w	r3, r2, ip
 80119e2:	45b8      	cmp	r8, r7
 80119e4:	ea43 0501 	orr.w	r5, r3, r1
 80119e8:	bf34      	ite	cc
 80119ea:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80119ee:	2300      	movcs	r3, #0
 80119f0:	3015      	adds	r0, #21
 80119f2:	fa02 f000 	lsl.w	r0, r2, r0
 80119f6:	fa23 f30c 	lsr.w	r3, r3, ip
 80119fa:	4303      	orrs	r3, r0
 80119fc:	461c      	mov	r4, r3
 80119fe:	ec45 4b10 	vmov	d0, r4, r5
 8011a02:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8011a06:	45b8      	cmp	r8, r7
 8011a08:	bf3a      	itte	cc
 8011a0a:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 8011a0e:	f1a6 0708 	subcc.w	r7, r6, #8
 8011a12:	2300      	movcs	r3, #0
 8011a14:	380b      	subs	r0, #11
 8011a16:	d012      	beq.n	8011a3e <__b2d+0x8a>
 8011a18:	f1c0 0120 	rsb	r1, r0, #32
 8011a1c:	fa23 f401 	lsr.w	r4, r3, r1
 8011a20:	4082      	lsls	r2, r0
 8011a22:	4322      	orrs	r2, r4
 8011a24:	4547      	cmp	r7, r8
 8011a26:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8011a2a:	bf8c      	ite	hi
 8011a2c:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8011a30:	2200      	movls	r2, #0
 8011a32:	4083      	lsls	r3, r0
 8011a34:	40ca      	lsrs	r2, r1
 8011a36:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8011a3a:	4313      	orrs	r3, r2
 8011a3c:	e7de      	b.n	80119fc <__b2d+0x48>
 8011a3e:	ea42 0501 	orr.w	r5, r2, r1
 8011a42:	e7db      	b.n	80119fc <__b2d+0x48>
 8011a44:	3ff00000 	.word	0x3ff00000

08011a48 <__d2b>:
 8011a48:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8011a4c:	460f      	mov	r7, r1
 8011a4e:	2101      	movs	r1, #1
 8011a50:	ec59 8b10 	vmov	r8, r9, d0
 8011a54:	4616      	mov	r6, r2
 8011a56:	f7ff fc1b 	bl	8011290 <_Balloc>
 8011a5a:	4604      	mov	r4, r0
 8011a5c:	b930      	cbnz	r0, 8011a6c <__d2b+0x24>
 8011a5e:	4602      	mov	r2, r0
 8011a60:	4b23      	ldr	r3, [pc, #140]	@ (8011af0 <__d2b+0xa8>)
 8011a62:	4824      	ldr	r0, [pc, #144]	@ (8011af4 <__d2b+0xac>)
 8011a64:	f240 310f 	movw	r1, #783	@ 0x30f
 8011a68:	f7fe f950 	bl	800fd0c <__assert_func>
 8011a6c:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8011a70:	f3c9 0313 	ubfx	r3, r9, #0, #20
 8011a74:	b10d      	cbz	r5, 8011a7a <__d2b+0x32>
 8011a76:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8011a7a:	9301      	str	r3, [sp, #4]
 8011a7c:	f1b8 0300 	subs.w	r3, r8, #0
 8011a80:	d023      	beq.n	8011aca <__d2b+0x82>
 8011a82:	4668      	mov	r0, sp
 8011a84:	9300      	str	r3, [sp, #0]
 8011a86:	f7ff fd14 	bl	80114b2 <__lo0bits>
 8011a8a:	e9dd 1200 	ldrd	r1, r2, [sp]
 8011a8e:	b1d0      	cbz	r0, 8011ac6 <__d2b+0x7e>
 8011a90:	f1c0 0320 	rsb	r3, r0, #32
 8011a94:	fa02 f303 	lsl.w	r3, r2, r3
 8011a98:	430b      	orrs	r3, r1
 8011a9a:	40c2      	lsrs	r2, r0
 8011a9c:	6163      	str	r3, [r4, #20]
 8011a9e:	9201      	str	r2, [sp, #4]
 8011aa0:	9b01      	ldr	r3, [sp, #4]
 8011aa2:	61a3      	str	r3, [r4, #24]
 8011aa4:	2b00      	cmp	r3, #0
 8011aa6:	bf0c      	ite	eq
 8011aa8:	2201      	moveq	r2, #1
 8011aaa:	2202      	movne	r2, #2
 8011aac:	6122      	str	r2, [r4, #16]
 8011aae:	b1a5      	cbz	r5, 8011ada <__d2b+0x92>
 8011ab0:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 8011ab4:	4405      	add	r5, r0
 8011ab6:	603d      	str	r5, [r7, #0]
 8011ab8:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 8011abc:	6030      	str	r0, [r6, #0]
 8011abe:	4620      	mov	r0, r4
 8011ac0:	b003      	add	sp, #12
 8011ac2:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8011ac6:	6161      	str	r1, [r4, #20]
 8011ac8:	e7ea      	b.n	8011aa0 <__d2b+0x58>
 8011aca:	a801      	add	r0, sp, #4
 8011acc:	f7ff fcf1 	bl	80114b2 <__lo0bits>
 8011ad0:	9b01      	ldr	r3, [sp, #4]
 8011ad2:	6163      	str	r3, [r4, #20]
 8011ad4:	3020      	adds	r0, #32
 8011ad6:	2201      	movs	r2, #1
 8011ad8:	e7e8      	b.n	8011aac <__d2b+0x64>
 8011ada:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8011ade:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 8011ae2:	6038      	str	r0, [r7, #0]
 8011ae4:	6918      	ldr	r0, [r3, #16]
 8011ae6:	f7ff fcc5 	bl	8011474 <__hi0bits>
 8011aea:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8011aee:	e7e5      	b.n	8011abc <__d2b+0x74>
 8011af0:	0806d357 	.word	0x0806d357
 8011af4:	0806d3c8 	.word	0x0806d3c8

08011af8 <__ratio>:
 8011af8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011afc:	b085      	sub	sp, #20
 8011afe:	e9cd 1000 	strd	r1, r0, [sp]
 8011b02:	a902      	add	r1, sp, #8
 8011b04:	f7ff ff56 	bl	80119b4 <__b2d>
 8011b08:	9800      	ldr	r0, [sp, #0]
 8011b0a:	a903      	add	r1, sp, #12
 8011b0c:	ec55 4b10 	vmov	r4, r5, d0
 8011b10:	f7ff ff50 	bl	80119b4 <__b2d>
 8011b14:	9b01      	ldr	r3, [sp, #4]
 8011b16:	6919      	ldr	r1, [r3, #16]
 8011b18:	9b00      	ldr	r3, [sp, #0]
 8011b1a:	691b      	ldr	r3, [r3, #16]
 8011b1c:	1ac9      	subs	r1, r1, r3
 8011b1e:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 8011b22:	1a9b      	subs	r3, r3, r2
 8011b24:	ec5b ab10 	vmov	sl, fp, d0
 8011b28:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8011b2c:	2b00      	cmp	r3, #0
 8011b2e:	bfce      	itee	gt
 8011b30:	462a      	movgt	r2, r5
 8011b32:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 8011b36:	465a      	movle	r2, fp
 8011b38:	462f      	mov	r7, r5
 8011b3a:	46d9      	mov	r9, fp
 8011b3c:	bfcc      	ite	gt
 8011b3e:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 8011b42:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 8011b46:	464b      	mov	r3, r9
 8011b48:	4652      	mov	r2, sl
 8011b4a:	4620      	mov	r0, r4
 8011b4c:	4639      	mov	r1, r7
 8011b4e:	f7ee fe8d 	bl	800086c <__aeabi_ddiv>
 8011b52:	ec41 0b10 	vmov	d0, r0, r1
 8011b56:	b005      	add	sp, #20
 8011b58:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08011b5c <__copybits>:
 8011b5c:	3901      	subs	r1, #1
 8011b5e:	b570      	push	{r4, r5, r6, lr}
 8011b60:	1149      	asrs	r1, r1, #5
 8011b62:	6914      	ldr	r4, [r2, #16]
 8011b64:	3101      	adds	r1, #1
 8011b66:	f102 0314 	add.w	r3, r2, #20
 8011b6a:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8011b6e:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 8011b72:	1f05      	subs	r5, r0, #4
 8011b74:	42a3      	cmp	r3, r4
 8011b76:	d30c      	bcc.n	8011b92 <__copybits+0x36>
 8011b78:	1aa3      	subs	r3, r4, r2
 8011b7a:	3b11      	subs	r3, #17
 8011b7c:	f023 0303 	bic.w	r3, r3, #3
 8011b80:	3211      	adds	r2, #17
 8011b82:	42a2      	cmp	r2, r4
 8011b84:	bf88      	it	hi
 8011b86:	2300      	movhi	r3, #0
 8011b88:	4418      	add	r0, r3
 8011b8a:	2300      	movs	r3, #0
 8011b8c:	4288      	cmp	r0, r1
 8011b8e:	d305      	bcc.n	8011b9c <__copybits+0x40>
 8011b90:	bd70      	pop	{r4, r5, r6, pc}
 8011b92:	f853 6b04 	ldr.w	r6, [r3], #4
 8011b96:	f845 6f04 	str.w	r6, [r5, #4]!
 8011b9a:	e7eb      	b.n	8011b74 <__copybits+0x18>
 8011b9c:	f840 3b04 	str.w	r3, [r0], #4
 8011ba0:	e7f4      	b.n	8011b8c <__copybits+0x30>

08011ba2 <__any_on>:
 8011ba2:	f100 0214 	add.w	r2, r0, #20
 8011ba6:	6900      	ldr	r0, [r0, #16]
 8011ba8:	114b      	asrs	r3, r1, #5
 8011baa:	4298      	cmp	r0, r3
 8011bac:	b510      	push	{r4, lr}
 8011bae:	db11      	blt.n	8011bd4 <__any_on+0x32>
 8011bb0:	dd0a      	ble.n	8011bc8 <__any_on+0x26>
 8011bb2:	f011 011f 	ands.w	r1, r1, #31
 8011bb6:	d007      	beq.n	8011bc8 <__any_on+0x26>
 8011bb8:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 8011bbc:	fa24 f001 	lsr.w	r0, r4, r1
 8011bc0:	fa00 f101 	lsl.w	r1, r0, r1
 8011bc4:	428c      	cmp	r4, r1
 8011bc6:	d10b      	bne.n	8011be0 <__any_on+0x3e>
 8011bc8:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 8011bcc:	4293      	cmp	r3, r2
 8011bce:	d803      	bhi.n	8011bd8 <__any_on+0x36>
 8011bd0:	2000      	movs	r0, #0
 8011bd2:	bd10      	pop	{r4, pc}
 8011bd4:	4603      	mov	r3, r0
 8011bd6:	e7f7      	b.n	8011bc8 <__any_on+0x26>
 8011bd8:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 8011bdc:	2900      	cmp	r1, #0
 8011bde:	d0f5      	beq.n	8011bcc <__any_on+0x2a>
 8011be0:	2001      	movs	r0, #1
 8011be2:	e7f6      	b.n	8011bd2 <__any_on+0x30>

08011be4 <__ascii_wctomb>:
 8011be4:	4603      	mov	r3, r0
 8011be6:	4608      	mov	r0, r1
 8011be8:	b141      	cbz	r1, 8011bfc <__ascii_wctomb+0x18>
 8011bea:	2aff      	cmp	r2, #255	@ 0xff
 8011bec:	d904      	bls.n	8011bf8 <__ascii_wctomb+0x14>
 8011bee:	228a      	movs	r2, #138	@ 0x8a
 8011bf0:	601a      	str	r2, [r3, #0]
 8011bf2:	f04f 30ff 	mov.w	r0, #4294967295
 8011bf6:	4770      	bx	lr
 8011bf8:	700a      	strb	r2, [r1, #0]
 8011bfa:	2001      	movs	r0, #1
 8011bfc:	4770      	bx	lr

08011bfe <__ssputs_r>:
 8011bfe:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c02:	688e      	ldr	r6, [r1, #8]
 8011c04:	461f      	mov	r7, r3
 8011c06:	42be      	cmp	r6, r7
 8011c08:	680b      	ldr	r3, [r1, #0]
 8011c0a:	4682      	mov	sl, r0
 8011c0c:	460c      	mov	r4, r1
 8011c0e:	4690      	mov	r8, r2
 8011c10:	d82d      	bhi.n	8011c6e <__ssputs_r+0x70>
 8011c12:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8011c16:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8011c1a:	d026      	beq.n	8011c6a <__ssputs_r+0x6c>
 8011c1c:	6965      	ldr	r5, [r4, #20]
 8011c1e:	6909      	ldr	r1, [r1, #16]
 8011c20:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 8011c24:	eba3 0901 	sub.w	r9, r3, r1
 8011c28:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8011c2c:	1c7b      	adds	r3, r7, #1
 8011c2e:	444b      	add	r3, r9
 8011c30:	106d      	asrs	r5, r5, #1
 8011c32:	429d      	cmp	r5, r3
 8011c34:	bf38      	it	cc
 8011c36:	461d      	movcc	r5, r3
 8011c38:	0553      	lsls	r3, r2, #21
 8011c3a:	d527      	bpl.n	8011c8c <__ssputs_r+0x8e>
 8011c3c:	4629      	mov	r1, r5
 8011c3e:	f7ff fa89 	bl	8011154 <_malloc_r>
 8011c42:	4606      	mov	r6, r0
 8011c44:	b360      	cbz	r0, 8011ca0 <__ssputs_r+0xa2>
 8011c46:	6921      	ldr	r1, [r4, #16]
 8011c48:	464a      	mov	r2, r9
 8011c4a:	f7fe f842 	bl	800fcd2 <memcpy>
 8011c4e:	89a3      	ldrh	r3, [r4, #12]
 8011c50:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 8011c54:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8011c58:	81a3      	strh	r3, [r4, #12]
 8011c5a:	6126      	str	r6, [r4, #16]
 8011c5c:	6165      	str	r5, [r4, #20]
 8011c5e:	444e      	add	r6, r9
 8011c60:	eba5 0509 	sub.w	r5, r5, r9
 8011c64:	6026      	str	r6, [r4, #0]
 8011c66:	60a5      	str	r5, [r4, #8]
 8011c68:	463e      	mov	r6, r7
 8011c6a:	42be      	cmp	r6, r7
 8011c6c:	d900      	bls.n	8011c70 <__ssputs_r+0x72>
 8011c6e:	463e      	mov	r6, r7
 8011c70:	6820      	ldr	r0, [r4, #0]
 8011c72:	4632      	mov	r2, r6
 8011c74:	4641      	mov	r1, r8
 8011c76:	f000 fd68 	bl	801274a <memmove>
 8011c7a:	68a3      	ldr	r3, [r4, #8]
 8011c7c:	1b9b      	subs	r3, r3, r6
 8011c7e:	60a3      	str	r3, [r4, #8]
 8011c80:	6823      	ldr	r3, [r4, #0]
 8011c82:	4433      	add	r3, r6
 8011c84:	6023      	str	r3, [r4, #0]
 8011c86:	2000      	movs	r0, #0
 8011c88:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011c8c:	462a      	mov	r2, r5
 8011c8e:	f000 fda2 	bl	80127d6 <_realloc_r>
 8011c92:	4606      	mov	r6, r0
 8011c94:	2800      	cmp	r0, #0
 8011c96:	d1e0      	bne.n	8011c5a <__ssputs_r+0x5c>
 8011c98:	6921      	ldr	r1, [r4, #16]
 8011c9a:	4650      	mov	r0, sl
 8011c9c:	f7fe feac 	bl	80109f8 <_free_r>
 8011ca0:	230c      	movs	r3, #12
 8011ca2:	f8ca 3000 	str.w	r3, [sl]
 8011ca6:	89a3      	ldrh	r3, [r4, #12]
 8011ca8:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8011cac:	81a3      	strh	r3, [r4, #12]
 8011cae:	f04f 30ff 	mov.w	r0, #4294967295
 8011cb2:	e7e9      	b.n	8011c88 <__ssputs_r+0x8a>

08011cb4 <_svfiprintf_r>:
 8011cb4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011cb8:	4698      	mov	r8, r3
 8011cba:	898b      	ldrh	r3, [r1, #12]
 8011cbc:	061b      	lsls	r3, r3, #24
 8011cbe:	b09d      	sub	sp, #116	@ 0x74
 8011cc0:	4607      	mov	r7, r0
 8011cc2:	460d      	mov	r5, r1
 8011cc4:	4614      	mov	r4, r2
 8011cc6:	d510      	bpl.n	8011cea <_svfiprintf_r+0x36>
 8011cc8:	690b      	ldr	r3, [r1, #16]
 8011cca:	b973      	cbnz	r3, 8011cea <_svfiprintf_r+0x36>
 8011ccc:	2140      	movs	r1, #64	@ 0x40
 8011cce:	f7ff fa41 	bl	8011154 <_malloc_r>
 8011cd2:	6028      	str	r0, [r5, #0]
 8011cd4:	6128      	str	r0, [r5, #16]
 8011cd6:	b930      	cbnz	r0, 8011ce6 <_svfiprintf_r+0x32>
 8011cd8:	230c      	movs	r3, #12
 8011cda:	603b      	str	r3, [r7, #0]
 8011cdc:	f04f 30ff 	mov.w	r0, #4294967295
 8011ce0:	b01d      	add	sp, #116	@ 0x74
 8011ce2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8011ce6:	2340      	movs	r3, #64	@ 0x40
 8011ce8:	616b      	str	r3, [r5, #20]
 8011cea:	2300      	movs	r3, #0
 8011cec:	9309      	str	r3, [sp, #36]	@ 0x24
 8011cee:	2320      	movs	r3, #32
 8011cf0:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 8011cf4:	f8cd 800c 	str.w	r8, [sp, #12]
 8011cf8:	2330      	movs	r3, #48	@ 0x30
 8011cfa:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8011e98 <_svfiprintf_r+0x1e4>
 8011cfe:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 8011d02:	f04f 0901 	mov.w	r9, #1
 8011d06:	4623      	mov	r3, r4
 8011d08:	469a      	mov	sl, r3
 8011d0a:	f813 2b01 	ldrb.w	r2, [r3], #1
 8011d0e:	b10a      	cbz	r2, 8011d14 <_svfiprintf_r+0x60>
 8011d10:	2a25      	cmp	r2, #37	@ 0x25
 8011d12:	d1f9      	bne.n	8011d08 <_svfiprintf_r+0x54>
 8011d14:	ebba 0b04 	subs.w	fp, sl, r4
 8011d18:	d00b      	beq.n	8011d32 <_svfiprintf_r+0x7e>
 8011d1a:	465b      	mov	r3, fp
 8011d1c:	4622      	mov	r2, r4
 8011d1e:	4629      	mov	r1, r5
 8011d20:	4638      	mov	r0, r7
 8011d22:	f7ff ff6c 	bl	8011bfe <__ssputs_r>
 8011d26:	3001      	adds	r0, #1
 8011d28:	f000 80a7 	beq.w	8011e7a <_svfiprintf_r+0x1c6>
 8011d2c:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011d2e:	445a      	add	r2, fp
 8011d30:	9209      	str	r2, [sp, #36]	@ 0x24
 8011d32:	f89a 3000 	ldrb.w	r3, [sl]
 8011d36:	2b00      	cmp	r3, #0
 8011d38:	f000 809f 	beq.w	8011e7a <_svfiprintf_r+0x1c6>
 8011d3c:	2300      	movs	r3, #0
 8011d3e:	f04f 32ff 	mov.w	r2, #4294967295
 8011d42:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8011d46:	f10a 0a01 	add.w	sl, sl, #1
 8011d4a:	9304      	str	r3, [sp, #16]
 8011d4c:	9307      	str	r3, [sp, #28]
 8011d4e:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8011d52:	931a      	str	r3, [sp, #104]	@ 0x68
 8011d54:	4654      	mov	r4, sl
 8011d56:	2205      	movs	r2, #5
 8011d58:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011d5c:	484e      	ldr	r0, [pc, #312]	@ (8011e98 <_svfiprintf_r+0x1e4>)
 8011d5e:	f7ee fa47 	bl	80001f0 <memchr>
 8011d62:	9a04      	ldr	r2, [sp, #16]
 8011d64:	b9d8      	cbnz	r0, 8011d9e <_svfiprintf_r+0xea>
 8011d66:	06d0      	lsls	r0, r2, #27
 8011d68:	bf44      	itt	mi
 8011d6a:	2320      	movmi	r3, #32
 8011d6c:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011d70:	0711      	lsls	r1, r2, #28
 8011d72:	bf44      	itt	mi
 8011d74:	232b      	movmi	r3, #43	@ 0x2b
 8011d76:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8011d7a:	f89a 3000 	ldrb.w	r3, [sl]
 8011d7e:	2b2a      	cmp	r3, #42	@ 0x2a
 8011d80:	d015      	beq.n	8011dae <_svfiprintf_r+0xfa>
 8011d82:	9a07      	ldr	r2, [sp, #28]
 8011d84:	4654      	mov	r4, sl
 8011d86:	2000      	movs	r0, #0
 8011d88:	f04f 0c0a 	mov.w	ip, #10
 8011d8c:	4621      	mov	r1, r4
 8011d8e:	f811 3b01 	ldrb.w	r3, [r1], #1
 8011d92:	3b30      	subs	r3, #48	@ 0x30
 8011d94:	2b09      	cmp	r3, #9
 8011d96:	d94b      	bls.n	8011e30 <_svfiprintf_r+0x17c>
 8011d98:	b1b0      	cbz	r0, 8011dc8 <_svfiprintf_r+0x114>
 8011d9a:	9207      	str	r2, [sp, #28]
 8011d9c:	e014      	b.n	8011dc8 <_svfiprintf_r+0x114>
 8011d9e:	eba0 0308 	sub.w	r3, r0, r8
 8011da2:	fa09 f303 	lsl.w	r3, r9, r3
 8011da6:	4313      	orrs	r3, r2
 8011da8:	9304      	str	r3, [sp, #16]
 8011daa:	46a2      	mov	sl, r4
 8011dac:	e7d2      	b.n	8011d54 <_svfiprintf_r+0xa0>
 8011dae:	9b03      	ldr	r3, [sp, #12]
 8011db0:	1d19      	adds	r1, r3, #4
 8011db2:	681b      	ldr	r3, [r3, #0]
 8011db4:	9103      	str	r1, [sp, #12]
 8011db6:	2b00      	cmp	r3, #0
 8011db8:	bfbb      	ittet	lt
 8011dba:	425b      	neglt	r3, r3
 8011dbc:	f042 0202 	orrlt.w	r2, r2, #2
 8011dc0:	9307      	strge	r3, [sp, #28]
 8011dc2:	9307      	strlt	r3, [sp, #28]
 8011dc4:	bfb8      	it	lt
 8011dc6:	9204      	strlt	r2, [sp, #16]
 8011dc8:	7823      	ldrb	r3, [r4, #0]
 8011dca:	2b2e      	cmp	r3, #46	@ 0x2e
 8011dcc:	d10a      	bne.n	8011de4 <_svfiprintf_r+0x130>
 8011dce:	7863      	ldrb	r3, [r4, #1]
 8011dd0:	2b2a      	cmp	r3, #42	@ 0x2a
 8011dd2:	d132      	bne.n	8011e3a <_svfiprintf_r+0x186>
 8011dd4:	9b03      	ldr	r3, [sp, #12]
 8011dd6:	1d1a      	adds	r2, r3, #4
 8011dd8:	681b      	ldr	r3, [r3, #0]
 8011dda:	9203      	str	r2, [sp, #12]
 8011ddc:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8011de0:	3402      	adds	r4, #2
 8011de2:	9305      	str	r3, [sp, #20]
 8011de4:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8011ea8 <_svfiprintf_r+0x1f4>
 8011de8:	7821      	ldrb	r1, [r4, #0]
 8011dea:	2203      	movs	r2, #3
 8011dec:	4650      	mov	r0, sl
 8011dee:	f7ee f9ff 	bl	80001f0 <memchr>
 8011df2:	b138      	cbz	r0, 8011e04 <_svfiprintf_r+0x150>
 8011df4:	9b04      	ldr	r3, [sp, #16]
 8011df6:	eba0 000a 	sub.w	r0, r0, sl
 8011dfa:	2240      	movs	r2, #64	@ 0x40
 8011dfc:	4082      	lsls	r2, r0
 8011dfe:	4313      	orrs	r3, r2
 8011e00:	3401      	adds	r4, #1
 8011e02:	9304      	str	r3, [sp, #16]
 8011e04:	f814 1b01 	ldrb.w	r1, [r4], #1
 8011e08:	4824      	ldr	r0, [pc, #144]	@ (8011e9c <_svfiprintf_r+0x1e8>)
 8011e0a:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8011e0e:	2206      	movs	r2, #6
 8011e10:	f7ee f9ee 	bl	80001f0 <memchr>
 8011e14:	2800      	cmp	r0, #0
 8011e16:	d036      	beq.n	8011e86 <_svfiprintf_r+0x1d2>
 8011e18:	4b21      	ldr	r3, [pc, #132]	@ (8011ea0 <_svfiprintf_r+0x1ec>)
 8011e1a:	bb1b      	cbnz	r3, 8011e64 <_svfiprintf_r+0x1b0>
 8011e1c:	9b03      	ldr	r3, [sp, #12]
 8011e1e:	3307      	adds	r3, #7
 8011e20:	f023 0307 	bic.w	r3, r3, #7
 8011e24:	3308      	adds	r3, #8
 8011e26:	9303      	str	r3, [sp, #12]
 8011e28:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011e2a:	4433      	add	r3, r6
 8011e2c:	9309      	str	r3, [sp, #36]	@ 0x24
 8011e2e:	e76a      	b.n	8011d06 <_svfiprintf_r+0x52>
 8011e30:	fb0c 3202 	mla	r2, ip, r2, r3
 8011e34:	460c      	mov	r4, r1
 8011e36:	2001      	movs	r0, #1
 8011e38:	e7a8      	b.n	8011d8c <_svfiprintf_r+0xd8>
 8011e3a:	2300      	movs	r3, #0
 8011e3c:	3401      	adds	r4, #1
 8011e3e:	9305      	str	r3, [sp, #20]
 8011e40:	4619      	mov	r1, r3
 8011e42:	f04f 0c0a 	mov.w	ip, #10
 8011e46:	4620      	mov	r0, r4
 8011e48:	f810 2b01 	ldrb.w	r2, [r0], #1
 8011e4c:	3a30      	subs	r2, #48	@ 0x30
 8011e4e:	2a09      	cmp	r2, #9
 8011e50:	d903      	bls.n	8011e5a <_svfiprintf_r+0x1a6>
 8011e52:	2b00      	cmp	r3, #0
 8011e54:	d0c6      	beq.n	8011de4 <_svfiprintf_r+0x130>
 8011e56:	9105      	str	r1, [sp, #20]
 8011e58:	e7c4      	b.n	8011de4 <_svfiprintf_r+0x130>
 8011e5a:	fb0c 2101 	mla	r1, ip, r1, r2
 8011e5e:	4604      	mov	r4, r0
 8011e60:	2301      	movs	r3, #1
 8011e62:	e7f0      	b.n	8011e46 <_svfiprintf_r+0x192>
 8011e64:	ab03      	add	r3, sp, #12
 8011e66:	9300      	str	r3, [sp, #0]
 8011e68:	462a      	mov	r2, r5
 8011e6a:	4b0e      	ldr	r3, [pc, #56]	@ (8011ea4 <_svfiprintf_r+0x1f0>)
 8011e6c:	a904      	add	r1, sp, #16
 8011e6e:	4638      	mov	r0, r7
 8011e70:	f7fc feaa 	bl	800ebc8 <_printf_float>
 8011e74:	1c42      	adds	r2, r0, #1
 8011e76:	4606      	mov	r6, r0
 8011e78:	d1d6      	bne.n	8011e28 <_svfiprintf_r+0x174>
 8011e7a:	89ab      	ldrh	r3, [r5, #12]
 8011e7c:	065b      	lsls	r3, r3, #25
 8011e7e:	f53f af2d 	bmi.w	8011cdc <_svfiprintf_r+0x28>
 8011e82:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8011e84:	e72c      	b.n	8011ce0 <_svfiprintf_r+0x2c>
 8011e86:	ab03      	add	r3, sp, #12
 8011e88:	9300      	str	r3, [sp, #0]
 8011e8a:	462a      	mov	r2, r5
 8011e8c:	4b05      	ldr	r3, [pc, #20]	@ (8011ea4 <_svfiprintf_r+0x1f0>)
 8011e8e:	a904      	add	r1, sp, #16
 8011e90:	4638      	mov	r0, r7
 8011e92:	f7fd f931 	bl	800f0f8 <_printf_i>
 8011e96:	e7ed      	b.n	8011e74 <_svfiprintf_r+0x1c0>
 8011e98:	0806d421 	.word	0x0806d421
 8011e9c:	0806d42b 	.word	0x0806d42b
 8011ea0:	0800ebc9 	.word	0x0800ebc9
 8011ea4:	08011bff 	.word	0x08011bff
 8011ea8:	0806d427 	.word	0x0806d427

08011eac <_sungetc_r>:
 8011eac:	b538      	push	{r3, r4, r5, lr}
 8011eae:	1c4b      	adds	r3, r1, #1
 8011eb0:	4614      	mov	r4, r2
 8011eb2:	d103      	bne.n	8011ebc <_sungetc_r+0x10>
 8011eb4:	f04f 35ff 	mov.w	r5, #4294967295
 8011eb8:	4628      	mov	r0, r5
 8011eba:	bd38      	pop	{r3, r4, r5, pc}
 8011ebc:	8993      	ldrh	r3, [r2, #12]
 8011ebe:	f023 0320 	bic.w	r3, r3, #32
 8011ec2:	8193      	strh	r3, [r2, #12]
 8011ec4:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8011ec6:	6852      	ldr	r2, [r2, #4]
 8011ec8:	b2cd      	uxtb	r5, r1
 8011eca:	b18b      	cbz	r3, 8011ef0 <_sungetc_r+0x44>
 8011ecc:	6ba3      	ldr	r3, [r4, #56]	@ 0x38
 8011ece:	4293      	cmp	r3, r2
 8011ed0:	dd08      	ble.n	8011ee4 <_sungetc_r+0x38>
 8011ed2:	6823      	ldr	r3, [r4, #0]
 8011ed4:	1e5a      	subs	r2, r3, #1
 8011ed6:	6022      	str	r2, [r4, #0]
 8011ed8:	f803 5c01 	strb.w	r5, [r3, #-1]
 8011edc:	6863      	ldr	r3, [r4, #4]
 8011ede:	3301      	adds	r3, #1
 8011ee0:	6063      	str	r3, [r4, #4]
 8011ee2:	e7e9      	b.n	8011eb8 <_sungetc_r+0xc>
 8011ee4:	4621      	mov	r1, r4
 8011ee6:	f000 fbf6 	bl	80126d6 <__submore>
 8011eea:	2800      	cmp	r0, #0
 8011eec:	d0f1      	beq.n	8011ed2 <_sungetc_r+0x26>
 8011eee:	e7e1      	b.n	8011eb4 <_sungetc_r+0x8>
 8011ef0:	6921      	ldr	r1, [r4, #16]
 8011ef2:	6823      	ldr	r3, [r4, #0]
 8011ef4:	b151      	cbz	r1, 8011f0c <_sungetc_r+0x60>
 8011ef6:	4299      	cmp	r1, r3
 8011ef8:	d208      	bcs.n	8011f0c <_sungetc_r+0x60>
 8011efa:	f813 1c01 	ldrb.w	r1, [r3, #-1]
 8011efe:	42a9      	cmp	r1, r5
 8011f00:	d104      	bne.n	8011f0c <_sungetc_r+0x60>
 8011f02:	3b01      	subs	r3, #1
 8011f04:	3201      	adds	r2, #1
 8011f06:	6023      	str	r3, [r4, #0]
 8011f08:	6062      	str	r2, [r4, #4]
 8011f0a:	e7d5      	b.n	8011eb8 <_sungetc_r+0xc>
 8011f0c:	e9c4 320f 	strd	r3, r2, [r4, #60]	@ 0x3c
 8011f10:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011f14:	6363      	str	r3, [r4, #52]	@ 0x34
 8011f16:	2303      	movs	r3, #3
 8011f18:	63a3      	str	r3, [r4, #56]	@ 0x38
 8011f1a:	4623      	mov	r3, r4
 8011f1c:	f803 5f46 	strb.w	r5, [r3, #70]!
 8011f20:	6023      	str	r3, [r4, #0]
 8011f22:	2301      	movs	r3, #1
 8011f24:	e7dc      	b.n	8011ee0 <_sungetc_r+0x34>

08011f26 <__ssrefill_r>:
 8011f26:	b510      	push	{r4, lr}
 8011f28:	460c      	mov	r4, r1
 8011f2a:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 8011f2c:	b169      	cbz	r1, 8011f4a <__ssrefill_r+0x24>
 8011f2e:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8011f32:	4299      	cmp	r1, r3
 8011f34:	d001      	beq.n	8011f3a <__ssrefill_r+0x14>
 8011f36:	f7fe fd5f 	bl	80109f8 <_free_r>
 8011f3a:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 8011f3c:	6063      	str	r3, [r4, #4]
 8011f3e:	2000      	movs	r0, #0
 8011f40:	6360      	str	r0, [r4, #52]	@ 0x34
 8011f42:	b113      	cbz	r3, 8011f4a <__ssrefill_r+0x24>
 8011f44:	6be3      	ldr	r3, [r4, #60]	@ 0x3c
 8011f46:	6023      	str	r3, [r4, #0]
 8011f48:	bd10      	pop	{r4, pc}
 8011f4a:	6923      	ldr	r3, [r4, #16]
 8011f4c:	6023      	str	r3, [r4, #0]
 8011f4e:	2300      	movs	r3, #0
 8011f50:	6063      	str	r3, [r4, #4]
 8011f52:	89a3      	ldrh	r3, [r4, #12]
 8011f54:	f043 0320 	orr.w	r3, r3, #32
 8011f58:	81a3      	strh	r3, [r4, #12]
 8011f5a:	f04f 30ff 	mov.w	r0, #4294967295
 8011f5e:	e7f3      	b.n	8011f48 <__ssrefill_r+0x22>

08011f60 <__ssvfiscanf_r>:
 8011f60:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8011f64:	460c      	mov	r4, r1
 8011f66:	f5ad 7d23 	sub.w	sp, sp, #652	@ 0x28c
 8011f6a:	2100      	movs	r1, #0
 8011f6c:	e9cd 1144 	strd	r1, r1, [sp, #272]	@ 0x110
 8011f70:	49a6      	ldr	r1, [pc, #664]	@ (801220c <__ssvfiscanf_r+0x2ac>)
 8011f72:	91a0      	str	r1, [sp, #640]	@ 0x280
 8011f74:	f10d 0804 	add.w	r8, sp, #4
 8011f78:	49a5      	ldr	r1, [pc, #660]	@ (8012210 <__ssvfiscanf_r+0x2b0>)
 8011f7a:	4fa6      	ldr	r7, [pc, #664]	@ (8012214 <__ssvfiscanf_r+0x2b4>)
 8011f7c:	f8cd 8118 	str.w	r8, [sp, #280]	@ 0x118
 8011f80:	4606      	mov	r6, r0
 8011f82:	91a1      	str	r1, [sp, #644]	@ 0x284
 8011f84:	9300      	str	r3, [sp, #0]
 8011f86:	f892 9000 	ldrb.w	r9, [r2]
 8011f8a:	f1b9 0f00 	cmp.w	r9, #0
 8011f8e:	f000 8158 	beq.w	8012242 <__ssvfiscanf_r+0x2e2>
 8011f92:	f817 3009 	ldrb.w	r3, [r7, r9]
 8011f96:	f013 0308 	ands.w	r3, r3, #8
 8011f9a:	f102 0501 	add.w	r5, r2, #1
 8011f9e:	d019      	beq.n	8011fd4 <__ssvfiscanf_r+0x74>
 8011fa0:	6863      	ldr	r3, [r4, #4]
 8011fa2:	2b00      	cmp	r3, #0
 8011fa4:	dd0f      	ble.n	8011fc6 <__ssvfiscanf_r+0x66>
 8011fa6:	6823      	ldr	r3, [r4, #0]
 8011fa8:	781a      	ldrb	r2, [r3, #0]
 8011faa:	5cba      	ldrb	r2, [r7, r2]
 8011fac:	0712      	lsls	r2, r2, #28
 8011fae:	d401      	bmi.n	8011fb4 <__ssvfiscanf_r+0x54>
 8011fb0:	462a      	mov	r2, r5
 8011fb2:	e7e8      	b.n	8011f86 <__ssvfiscanf_r+0x26>
 8011fb4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 8011fb6:	3201      	adds	r2, #1
 8011fb8:	9245      	str	r2, [sp, #276]	@ 0x114
 8011fba:	6862      	ldr	r2, [r4, #4]
 8011fbc:	3301      	adds	r3, #1
 8011fbe:	3a01      	subs	r2, #1
 8011fc0:	6062      	str	r2, [r4, #4]
 8011fc2:	6023      	str	r3, [r4, #0]
 8011fc4:	e7ec      	b.n	8011fa0 <__ssvfiscanf_r+0x40>
 8011fc6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 8011fc8:	4621      	mov	r1, r4
 8011fca:	4630      	mov	r0, r6
 8011fcc:	4798      	blx	r3
 8011fce:	2800      	cmp	r0, #0
 8011fd0:	d0e9      	beq.n	8011fa6 <__ssvfiscanf_r+0x46>
 8011fd2:	e7ed      	b.n	8011fb0 <__ssvfiscanf_r+0x50>
 8011fd4:	f1b9 0f25 	cmp.w	r9, #37	@ 0x25
 8011fd8:	f040 8085 	bne.w	80120e6 <__ssvfiscanf_r+0x186>
 8011fdc:	9341      	str	r3, [sp, #260]	@ 0x104
 8011fde:	9343      	str	r3, [sp, #268]	@ 0x10c
 8011fe0:	7853      	ldrb	r3, [r2, #1]
 8011fe2:	2b2a      	cmp	r3, #42	@ 0x2a
 8011fe4:	bf02      	ittt	eq
 8011fe6:	2310      	moveq	r3, #16
 8011fe8:	1c95      	addeq	r5, r2, #2
 8011fea:	9341      	streq	r3, [sp, #260]	@ 0x104
 8011fec:	220a      	movs	r2, #10
 8011fee:	46aa      	mov	sl, r5
 8011ff0:	f81a 1b01 	ldrb.w	r1, [sl], #1
 8011ff4:	f1a1 0330 	sub.w	r3, r1, #48	@ 0x30
 8011ff8:	2b09      	cmp	r3, #9
 8011ffa:	d91e      	bls.n	801203a <__ssvfiscanf_r+0xda>
 8011ffc:	f8df b218 	ldr.w	fp, [pc, #536]	@ 8012218 <__ssvfiscanf_r+0x2b8>
 8012000:	2203      	movs	r2, #3
 8012002:	4658      	mov	r0, fp
 8012004:	f7ee f8f4 	bl	80001f0 <memchr>
 8012008:	b138      	cbz	r0, 801201a <__ssvfiscanf_r+0xba>
 801200a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801200c:	eba0 000b 	sub.w	r0, r0, fp
 8012010:	2301      	movs	r3, #1
 8012012:	4083      	lsls	r3, r0
 8012014:	4313      	orrs	r3, r2
 8012016:	9341      	str	r3, [sp, #260]	@ 0x104
 8012018:	4655      	mov	r5, sl
 801201a:	f815 3b01 	ldrb.w	r3, [r5], #1
 801201e:	2b78      	cmp	r3, #120	@ 0x78
 8012020:	d806      	bhi.n	8012030 <__ssvfiscanf_r+0xd0>
 8012022:	2b57      	cmp	r3, #87	@ 0x57
 8012024:	d810      	bhi.n	8012048 <__ssvfiscanf_r+0xe8>
 8012026:	2b25      	cmp	r3, #37	@ 0x25
 8012028:	d05d      	beq.n	80120e6 <__ssvfiscanf_r+0x186>
 801202a:	d857      	bhi.n	80120dc <__ssvfiscanf_r+0x17c>
 801202c:	2b00      	cmp	r3, #0
 801202e:	d075      	beq.n	801211c <__ssvfiscanf_r+0x1bc>
 8012030:	2303      	movs	r3, #3
 8012032:	9347      	str	r3, [sp, #284]	@ 0x11c
 8012034:	230a      	movs	r3, #10
 8012036:	9342      	str	r3, [sp, #264]	@ 0x108
 8012038:	e088      	b.n	801214c <__ssvfiscanf_r+0x1ec>
 801203a:	9b43      	ldr	r3, [sp, #268]	@ 0x10c
 801203c:	fb02 1103 	mla	r1, r2, r3, r1
 8012040:	3930      	subs	r1, #48	@ 0x30
 8012042:	9143      	str	r1, [sp, #268]	@ 0x10c
 8012044:	4655      	mov	r5, sl
 8012046:	e7d2      	b.n	8011fee <__ssvfiscanf_r+0x8e>
 8012048:	f1a3 0258 	sub.w	r2, r3, #88	@ 0x58
 801204c:	2a20      	cmp	r2, #32
 801204e:	d8ef      	bhi.n	8012030 <__ssvfiscanf_r+0xd0>
 8012050:	a101      	add	r1, pc, #4	@ (adr r1, 8012058 <__ssvfiscanf_r+0xf8>)
 8012052:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 8012056:	bf00      	nop
 8012058:	0801212b 	.word	0x0801212b
 801205c:	08012031 	.word	0x08012031
 8012060:	08012031 	.word	0x08012031
 8012064:	08012185 	.word	0x08012185
 8012068:	08012031 	.word	0x08012031
 801206c:	08012031 	.word	0x08012031
 8012070:	08012031 	.word	0x08012031
 8012074:	08012031 	.word	0x08012031
 8012078:	08012031 	.word	0x08012031
 801207c:	08012031 	.word	0x08012031
 8012080:	08012031 	.word	0x08012031
 8012084:	0801219b 	.word	0x0801219b
 8012088:	08012181 	.word	0x08012181
 801208c:	080120e3 	.word	0x080120e3
 8012090:	080120e3 	.word	0x080120e3
 8012094:	080120e3 	.word	0x080120e3
 8012098:	08012031 	.word	0x08012031
 801209c:	0801213d 	.word	0x0801213d
 80120a0:	08012031 	.word	0x08012031
 80120a4:	08012031 	.word	0x08012031
 80120a8:	08012031 	.word	0x08012031
 80120ac:	08012031 	.word	0x08012031
 80120b0:	080121ab 	.word	0x080121ab
 80120b4:	08012145 	.word	0x08012145
 80120b8:	08012123 	.word	0x08012123
 80120bc:	08012031 	.word	0x08012031
 80120c0:	08012031 	.word	0x08012031
 80120c4:	080121a7 	.word	0x080121a7
 80120c8:	08012031 	.word	0x08012031
 80120cc:	08012181 	.word	0x08012181
 80120d0:	08012031 	.word	0x08012031
 80120d4:	08012031 	.word	0x08012031
 80120d8:	0801212b 	.word	0x0801212b
 80120dc:	3b45      	subs	r3, #69	@ 0x45
 80120de:	2b02      	cmp	r3, #2
 80120e0:	d8a6      	bhi.n	8012030 <__ssvfiscanf_r+0xd0>
 80120e2:	2305      	movs	r3, #5
 80120e4:	e031      	b.n	801214a <__ssvfiscanf_r+0x1ea>
 80120e6:	6863      	ldr	r3, [r4, #4]
 80120e8:	2b00      	cmp	r3, #0
 80120ea:	dd0d      	ble.n	8012108 <__ssvfiscanf_r+0x1a8>
 80120ec:	6823      	ldr	r3, [r4, #0]
 80120ee:	781a      	ldrb	r2, [r3, #0]
 80120f0:	454a      	cmp	r2, r9
 80120f2:	f040 80a6 	bne.w	8012242 <__ssvfiscanf_r+0x2e2>
 80120f6:	3301      	adds	r3, #1
 80120f8:	6862      	ldr	r2, [r4, #4]
 80120fa:	6023      	str	r3, [r4, #0]
 80120fc:	9b45      	ldr	r3, [sp, #276]	@ 0x114
 80120fe:	3a01      	subs	r2, #1
 8012100:	3301      	adds	r3, #1
 8012102:	6062      	str	r2, [r4, #4]
 8012104:	9345      	str	r3, [sp, #276]	@ 0x114
 8012106:	e753      	b.n	8011fb0 <__ssvfiscanf_r+0x50>
 8012108:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 801210a:	4621      	mov	r1, r4
 801210c:	4630      	mov	r0, r6
 801210e:	4798      	blx	r3
 8012110:	2800      	cmp	r0, #0
 8012112:	d0eb      	beq.n	80120ec <__ssvfiscanf_r+0x18c>
 8012114:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8012116:	2800      	cmp	r0, #0
 8012118:	f040 808b 	bne.w	8012232 <__ssvfiscanf_r+0x2d2>
 801211c:	f04f 30ff 	mov.w	r0, #4294967295
 8012120:	e08b      	b.n	801223a <__ssvfiscanf_r+0x2da>
 8012122:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 8012124:	f042 0220 	orr.w	r2, r2, #32
 8012128:	9241      	str	r2, [sp, #260]	@ 0x104
 801212a:	9a41      	ldr	r2, [sp, #260]	@ 0x104
 801212c:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 8012130:	9241      	str	r2, [sp, #260]	@ 0x104
 8012132:	2210      	movs	r2, #16
 8012134:	2b6e      	cmp	r3, #110	@ 0x6e
 8012136:	9242      	str	r2, [sp, #264]	@ 0x108
 8012138:	d902      	bls.n	8012140 <__ssvfiscanf_r+0x1e0>
 801213a:	e005      	b.n	8012148 <__ssvfiscanf_r+0x1e8>
 801213c:	2300      	movs	r3, #0
 801213e:	9342      	str	r3, [sp, #264]	@ 0x108
 8012140:	2303      	movs	r3, #3
 8012142:	e002      	b.n	801214a <__ssvfiscanf_r+0x1ea>
 8012144:	2308      	movs	r3, #8
 8012146:	9342      	str	r3, [sp, #264]	@ 0x108
 8012148:	2304      	movs	r3, #4
 801214a:	9347      	str	r3, [sp, #284]	@ 0x11c
 801214c:	6863      	ldr	r3, [r4, #4]
 801214e:	2b00      	cmp	r3, #0
 8012150:	dd39      	ble.n	80121c6 <__ssvfiscanf_r+0x266>
 8012152:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 8012154:	0659      	lsls	r1, r3, #25
 8012156:	d404      	bmi.n	8012162 <__ssvfiscanf_r+0x202>
 8012158:	6823      	ldr	r3, [r4, #0]
 801215a:	781a      	ldrb	r2, [r3, #0]
 801215c:	5cba      	ldrb	r2, [r7, r2]
 801215e:	0712      	lsls	r2, r2, #28
 8012160:	d438      	bmi.n	80121d4 <__ssvfiscanf_r+0x274>
 8012162:	9b47      	ldr	r3, [sp, #284]	@ 0x11c
 8012164:	2b02      	cmp	r3, #2
 8012166:	dc47      	bgt.n	80121f8 <__ssvfiscanf_r+0x298>
 8012168:	466b      	mov	r3, sp
 801216a:	4622      	mov	r2, r4
 801216c:	a941      	add	r1, sp, #260	@ 0x104
 801216e:	4630      	mov	r0, r6
 8012170:	f000 f86c 	bl	801224c <_scanf_chars>
 8012174:	2801      	cmp	r0, #1
 8012176:	d064      	beq.n	8012242 <__ssvfiscanf_r+0x2e2>
 8012178:	2802      	cmp	r0, #2
 801217a:	f47f af19 	bne.w	8011fb0 <__ssvfiscanf_r+0x50>
 801217e:	e7c9      	b.n	8012114 <__ssvfiscanf_r+0x1b4>
 8012180:	220a      	movs	r2, #10
 8012182:	e7d7      	b.n	8012134 <__ssvfiscanf_r+0x1d4>
 8012184:	4629      	mov	r1, r5
 8012186:	4640      	mov	r0, r8
 8012188:	f000 fa6c 	bl	8012664 <__sccl>
 801218c:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801218e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012192:	9341      	str	r3, [sp, #260]	@ 0x104
 8012194:	4605      	mov	r5, r0
 8012196:	2301      	movs	r3, #1
 8012198:	e7d7      	b.n	801214a <__ssvfiscanf_r+0x1ea>
 801219a:	9b41      	ldr	r3, [sp, #260]	@ 0x104
 801219c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80121a0:	9341      	str	r3, [sp, #260]	@ 0x104
 80121a2:	2300      	movs	r3, #0
 80121a4:	e7d1      	b.n	801214a <__ssvfiscanf_r+0x1ea>
 80121a6:	2302      	movs	r3, #2
 80121a8:	e7cf      	b.n	801214a <__ssvfiscanf_r+0x1ea>
 80121aa:	9841      	ldr	r0, [sp, #260]	@ 0x104
 80121ac:	06c3      	lsls	r3, r0, #27
 80121ae:	f53f aeff 	bmi.w	8011fb0 <__ssvfiscanf_r+0x50>
 80121b2:	9b00      	ldr	r3, [sp, #0]
 80121b4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80121b6:	1d19      	adds	r1, r3, #4
 80121b8:	9100      	str	r1, [sp, #0]
 80121ba:	681b      	ldr	r3, [r3, #0]
 80121bc:	07c0      	lsls	r0, r0, #31
 80121be:	bf4c      	ite	mi
 80121c0:	801a      	strhmi	r2, [r3, #0]
 80121c2:	601a      	strpl	r2, [r3, #0]
 80121c4:	e6f4      	b.n	8011fb0 <__ssvfiscanf_r+0x50>
 80121c6:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80121c8:	4621      	mov	r1, r4
 80121ca:	4630      	mov	r0, r6
 80121cc:	4798      	blx	r3
 80121ce:	2800      	cmp	r0, #0
 80121d0:	d0bf      	beq.n	8012152 <__ssvfiscanf_r+0x1f2>
 80121d2:	e79f      	b.n	8012114 <__ssvfiscanf_r+0x1b4>
 80121d4:	9a45      	ldr	r2, [sp, #276]	@ 0x114
 80121d6:	3201      	adds	r2, #1
 80121d8:	9245      	str	r2, [sp, #276]	@ 0x114
 80121da:	6862      	ldr	r2, [r4, #4]
 80121dc:	3a01      	subs	r2, #1
 80121de:	2a00      	cmp	r2, #0
 80121e0:	6062      	str	r2, [r4, #4]
 80121e2:	dd02      	ble.n	80121ea <__ssvfiscanf_r+0x28a>
 80121e4:	3301      	adds	r3, #1
 80121e6:	6023      	str	r3, [r4, #0]
 80121e8:	e7b6      	b.n	8012158 <__ssvfiscanf_r+0x1f8>
 80121ea:	9ba1      	ldr	r3, [sp, #644]	@ 0x284
 80121ec:	4621      	mov	r1, r4
 80121ee:	4630      	mov	r0, r6
 80121f0:	4798      	blx	r3
 80121f2:	2800      	cmp	r0, #0
 80121f4:	d0b0      	beq.n	8012158 <__ssvfiscanf_r+0x1f8>
 80121f6:	e78d      	b.n	8012114 <__ssvfiscanf_r+0x1b4>
 80121f8:	2b04      	cmp	r3, #4
 80121fa:	dc0f      	bgt.n	801221c <__ssvfiscanf_r+0x2bc>
 80121fc:	466b      	mov	r3, sp
 80121fe:	4622      	mov	r2, r4
 8012200:	a941      	add	r1, sp, #260	@ 0x104
 8012202:	4630      	mov	r0, r6
 8012204:	f000 f87c 	bl	8012300 <_scanf_i>
 8012208:	e7b4      	b.n	8012174 <__ssvfiscanf_r+0x214>
 801220a:	bf00      	nop
 801220c:	08011ead 	.word	0x08011ead
 8012210:	08011f27 	.word	0x08011f27
 8012214:	0806d4a1 	.word	0x0806d4a1
 8012218:	0806d427 	.word	0x0806d427
 801221c:	4b0a      	ldr	r3, [pc, #40]	@ (8012248 <__ssvfiscanf_r+0x2e8>)
 801221e:	2b00      	cmp	r3, #0
 8012220:	f43f aec6 	beq.w	8011fb0 <__ssvfiscanf_r+0x50>
 8012224:	466b      	mov	r3, sp
 8012226:	4622      	mov	r2, r4
 8012228:	a941      	add	r1, sp, #260	@ 0x104
 801222a:	4630      	mov	r0, r6
 801222c:	f7fd f882 	bl	800f334 <_scanf_float>
 8012230:	e7a0      	b.n	8012174 <__ssvfiscanf_r+0x214>
 8012232:	89a3      	ldrh	r3, [r4, #12]
 8012234:	065b      	lsls	r3, r3, #25
 8012236:	f53f af71 	bmi.w	801211c <__ssvfiscanf_r+0x1bc>
 801223a:	f50d 7d23 	add.w	sp, sp, #652	@ 0x28c
 801223e:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012242:	9844      	ldr	r0, [sp, #272]	@ 0x110
 8012244:	e7f9      	b.n	801223a <__ssvfiscanf_r+0x2da>
 8012246:	bf00      	nop
 8012248:	0800f335 	.word	0x0800f335

0801224c <_scanf_chars>:
 801224c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8012250:	4615      	mov	r5, r2
 8012252:	688a      	ldr	r2, [r1, #8]
 8012254:	4680      	mov	r8, r0
 8012256:	460c      	mov	r4, r1
 8012258:	b932      	cbnz	r2, 8012268 <_scanf_chars+0x1c>
 801225a:	698a      	ldr	r2, [r1, #24]
 801225c:	2a00      	cmp	r2, #0
 801225e:	bf14      	ite	ne
 8012260:	f04f 32ff 	movne.w	r2, #4294967295
 8012264:	2201      	moveq	r2, #1
 8012266:	608a      	str	r2, [r1, #8]
 8012268:	6822      	ldr	r2, [r4, #0]
 801226a:	f8df 9090 	ldr.w	r9, [pc, #144]	@ 80122fc <_scanf_chars+0xb0>
 801226e:	06d1      	lsls	r1, r2, #27
 8012270:	bf5f      	itttt	pl
 8012272:	681a      	ldrpl	r2, [r3, #0]
 8012274:	1d11      	addpl	r1, r2, #4
 8012276:	6019      	strpl	r1, [r3, #0]
 8012278:	6816      	ldrpl	r6, [r2, #0]
 801227a:	2700      	movs	r7, #0
 801227c:	69a0      	ldr	r0, [r4, #24]
 801227e:	b188      	cbz	r0, 80122a4 <_scanf_chars+0x58>
 8012280:	2801      	cmp	r0, #1
 8012282:	d107      	bne.n	8012294 <_scanf_chars+0x48>
 8012284:	682b      	ldr	r3, [r5, #0]
 8012286:	781a      	ldrb	r2, [r3, #0]
 8012288:	6963      	ldr	r3, [r4, #20]
 801228a:	5c9b      	ldrb	r3, [r3, r2]
 801228c:	b953      	cbnz	r3, 80122a4 <_scanf_chars+0x58>
 801228e:	2f00      	cmp	r7, #0
 8012290:	d031      	beq.n	80122f6 <_scanf_chars+0xaa>
 8012292:	e022      	b.n	80122da <_scanf_chars+0x8e>
 8012294:	2802      	cmp	r0, #2
 8012296:	d120      	bne.n	80122da <_scanf_chars+0x8e>
 8012298:	682b      	ldr	r3, [r5, #0]
 801229a:	781b      	ldrb	r3, [r3, #0]
 801229c:	f819 3003 	ldrb.w	r3, [r9, r3]
 80122a0:	071b      	lsls	r3, r3, #28
 80122a2:	d41a      	bmi.n	80122da <_scanf_chars+0x8e>
 80122a4:	6823      	ldr	r3, [r4, #0]
 80122a6:	06da      	lsls	r2, r3, #27
 80122a8:	bf5e      	ittt	pl
 80122aa:	682b      	ldrpl	r3, [r5, #0]
 80122ac:	781b      	ldrbpl	r3, [r3, #0]
 80122ae:	f806 3b01 	strbpl.w	r3, [r6], #1
 80122b2:	682a      	ldr	r2, [r5, #0]
 80122b4:	686b      	ldr	r3, [r5, #4]
 80122b6:	3201      	adds	r2, #1
 80122b8:	602a      	str	r2, [r5, #0]
 80122ba:	68a2      	ldr	r2, [r4, #8]
 80122bc:	3b01      	subs	r3, #1
 80122be:	3a01      	subs	r2, #1
 80122c0:	606b      	str	r3, [r5, #4]
 80122c2:	3701      	adds	r7, #1
 80122c4:	60a2      	str	r2, [r4, #8]
 80122c6:	b142      	cbz	r2, 80122da <_scanf_chars+0x8e>
 80122c8:	2b00      	cmp	r3, #0
 80122ca:	dcd7      	bgt.n	801227c <_scanf_chars+0x30>
 80122cc:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 80122d0:	4629      	mov	r1, r5
 80122d2:	4640      	mov	r0, r8
 80122d4:	4798      	blx	r3
 80122d6:	2800      	cmp	r0, #0
 80122d8:	d0d0      	beq.n	801227c <_scanf_chars+0x30>
 80122da:	6823      	ldr	r3, [r4, #0]
 80122dc:	f013 0310 	ands.w	r3, r3, #16
 80122e0:	d105      	bne.n	80122ee <_scanf_chars+0xa2>
 80122e2:	68e2      	ldr	r2, [r4, #12]
 80122e4:	3201      	adds	r2, #1
 80122e6:	60e2      	str	r2, [r4, #12]
 80122e8:	69a2      	ldr	r2, [r4, #24]
 80122ea:	b102      	cbz	r2, 80122ee <_scanf_chars+0xa2>
 80122ec:	7033      	strb	r3, [r6, #0]
 80122ee:	6923      	ldr	r3, [r4, #16]
 80122f0:	443b      	add	r3, r7
 80122f2:	6123      	str	r3, [r4, #16]
 80122f4:	2000      	movs	r0, #0
 80122f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80122fa:	bf00      	nop
 80122fc:	0806d4a1 	.word	0x0806d4a1

08012300 <_scanf_i>:
 8012300:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012304:	4698      	mov	r8, r3
 8012306:	4b74      	ldr	r3, [pc, #464]	@ (80124d8 <_scanf_i+0x1d8>)
 8012308:	460c      	mov	r4, r1
 801230a:	4682      	mov	sl, r0
 801230c:	4616      	mov	r6, r2
 801230e:	e893 0007 	ldmia.w	r3, {r0, r1, r2}
 8012312:	b087      	sub	sp, #28
 8012314:	ab03      	add	r3, sp, #12
 8012316:	e883 0007 	stmia.w	r3, {r0, r1, r2}
 801231a:	4b70      	ldr	r3, [pc, #448]	@ (80124dc <_scanf_i+0x1dc>)
 801231c:	69a1      	ldr	r1, [r4, #24]
 801231e:	4a70      	ldr	r2, [pc, #448]	@ (80124e0 <_scanf_i+0x1e0>)
 8012320:	2903      	cmp	r1, #3
 8012322:	bf08      	it	eq
 8012324:	461a      	moveq	r2, r3
 8012326:	68a3      	ldr	r3, [r4, #8]
 8012328:	9201      	str	r2, [sp, #4]
 801232a:	1e5a      	subs	r2, r3, #1
 801232c:	f5b2 7fae 	cmp.w	r2, #348	@ 0x15c
 8012330:	bf88      	it	hi
 8012332:	f46f 75ae 	mvnhi.w	r5, #348	@ 0x15c
 8012336:	4627      	mov	r7, r4
 8012338:	bf82      	ittt	hi
 801233a:	eb03 0905 	addhi.w	r9, r3, r5
 801233e:	f240 135d 	movwhi	r3, #349	@ 0x15d
 8012342:	60a3      	strhi	r3, [r4, #8]
 8012344:	f857 3b1c 	ldr.w	r3, [r7], #28
 8012348:	f443 6350 	orr.w	r3, r3, #3328	@ 0xd00
 801234c:	bf98      	it	ls
 801234e:	f04f 0900 	movls.w	r9, #0
 8012352:	6023      	str	r3, [r4, #0]
 8012354:	463d      	mov	r5, r7
 8012356:	f04f 0b00 	mov.w	fp, #0
 801235a:	6831      	ldr	r1, [r6, #0]
 801235c:	ab03      	add	r3, sp, #12
 801235e:	7809      	ldrb	r1, [r1, #0]
 8012360:	f853 002b 	ldr.w	r0, [r3, fp, lsl #2]
 8012364:	2202      	movs	r2, #2
 8012366:	f7ed ff43 	bl	80001f0 <memchr>
 801236a:	b328      	cbz	r0, 80123b8 <_scanf_i+0xb8>
 801236c:	f1bb 0f01 	cmp.w	fp, #1
 8012370:	d159      	bne.n	8012426 <_scanf_i+0x126>
 8012372:	6862      	ldr	r2, [r4, #4]
 8012374:	b92a      	cbnz	r2, 8012382 <_scanf_i+0x82>
 8012376:	6822      	ldr	r2, [r4, #0]
 8012378:	2108      	movs	r1, #8
 801237a:	f442 7200 	orr.w	r2, r2, #512	@ 0x200
 801237e:	6061      	str	r1, [r4, #4]
 8012380:	6022      	str	r2, [r4, #0]
 8012382:	6822      	ldr	r2, [r4, #0]
 8012384:	f422 62a0 	bic.w	r2, r2, #1280	@ 0x500
 8012388:	6022      	str	r2, [r4, #0]
 801238a:	68a2      	ldr	r2, [r4, #8]
 801238c:	1e51      	subs	r1, r2, #1
 801238e:	60a1      	str	r1, [r4, #8]
 8012390:	b192      	cbz	r2, 80123b8 <_scanf_i+0xb8>
 8012392:	6832      	ldr	r2, [r6, #0]
 8012394:	1c51      	adds	r1, r2, #1
 8012396:	6031      	str	r1, [r6, #0]
 8012398:	7812      	ldrb	r2, [r2, #0]
 801239a:	f805 2b01 	strb.w	r2, [r5], #1
 801239e:	6872      	ldr	r2, [r6, #4]
 80123a0:	3a01      	subs	r2, #1
 80123a2:	2a00      	cmp	r2, #0
 80123a4:	6072      	str	r2, [r6, #4]
 80123a6:	dc07      	bgt.n	80123b8 <_scanf_i+0xb8>
 80123a8:	f8d4 2180 	ldr.w	r2, [r4, #384]	@ 0x180
 80123ac:	4631      	mov	r1, r6
 80123ae:	4650      	mov	r0, sl
 80123b0:	4790      	blx	r2
 80123b2:	2800      	cmp	r0, #0
 80123b4:	f040 8085 	bne.w	80124c2 <_scanf_i+0x1c2>
 80123b8:	f10b 0b01 	add.w	fp, fp, #1
 80123bc:	f1bb 0f03 	cmp.w	fp, #3
 80123c0:	d1cb      	bne.n	801235a <_scanf_i+0x5a>
 80123c2:	6863      	ldr	r3, [r4, #4]
 80123c4:	b90b      	cbnz	r3, 80123ca <_scanf_i+0xca>
 80123c6:	230a      	movs	r3, #10
 80123c8:	6063      	str	r3, [r4, #4]
 80123ca:	6863      	ldr	r3, [r4, #4]
 80123cc:	4945      	ldr	r1, [pc, #276]	@ (80124e4 <_scanf_i+0x1e4>)
 80123ce:	6960      	ldr	r0, [r4, #20]
 80123d0:	1ac9      	subs	r1, r1, r3
 80123d2:	f000 f947 	bl	8012664 <__sccl>
 80123d6:	f04f 0b00 	mov.w	fp, #0
 80123da:	68a3      	ldr	r3, [r4, #8]
 80123dc:	6822      	ldr	r2, [r4, #0]
 80123de:	2b00      	cmp	r3, #0
 80123e0:	d03d      	beq.n	801245e <_scanf_i+0x15e>
 80123e2:	6831      	ldr	r1, [r6, #0]
 80123e4:	6960      	ldr	r0, [r4, #20]
 80123e6:	f891 c000 	ldrb.w	ip, [r1]
 80123ea:	f810 000c 	ldrb.w	r0, [r0, ip]
 80123ee:	2800      	cmp	r0, #0
 80123f0:	d035      	beq.n	801245e <_scanf_i+0x15e>
 80123f2:	f1bc 0f30 	cmp.w	ip, #48	@ 0x30
 80123f6:	d124      	bne.n	8012442 <_scanf_i+0x142>
 80123f8:	0510      	lsls	r0, r2, #20
 80123fa:	d522      	bpl.n	8012442 <_scanf_i+0x142>
 80123fc:	f10b 0b01 	add.w	fp, fp, #1
 8012400:	f1b9 0f00 	cmp.w	r9, #0
 8012404:	d003      	beq.n	801240e <_scanf_i+0x10e>
 8012406:	3301      	adds	r3, #1
 8012408:	f109 39ff 	add.w	r9, r9, #4294967295
 801240c:	60a3      	str	r3, [r4, #8]
 801240e:	6873      	ldr	r3, [r6, #4]
 8012410:	3b01      	subs	r3, #1
 8012412:	2b00      	cmp	r3, #0
 8012414:	6073      	str	r3, [r6, #4]
 8012416:	dd1b      	ble.n	8012450 <_scanf_i+0x150>
 8012418:	6833      	ldr	r3, [r6, #0]
 801241a:	3301      	adds	r3, #1
 801241c:	6033      	str	r3, [r6, #0]
 801241e:	68a3      	ldr	r3, [r4, #8]
 8012420:	3b01      	subs	r3, #1
 8012422:	60a3      	str	r3, [r4, #8]
 8012424:	e7d9      	b.n	80123da <_scanf_i+0xda>
 8012426:	f1bb 0f02 	cmp.w	fp, #2
 801242a:	d1ae      	bne.n	801238a <_scanf_i+0x8a>
 801242c:	6822      	ldr	r2, [r4, #0]
 801242e:	f402 61c0 	and.w	r1, r2, #1536	@ 0x600
 8012432:	f5b1 7f00 	cmp.w	r1, #512	@ 0x200
 8012436:	d1c4      	bne.n	80123c2 <_scanf_i+0xc2>
 8012438:	2110      	movs	r1, #16
 801243a:	6061      	str	r1, [r4, #4]
 801243c:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8012440:	e7a2      	b.n	8012388 <_scanf_i+0x88>
 8012442:	f422 6210 	bic.w	r2, r2, #2304	@ 0x900
 8012446:	6022      	str	r2, [r4, #0]
 8012448:	780b      	ldrb	r3, [r1, #0]
 801244a:	f805 3b01 	strb.w	r3, [r5], #1
 801244e:	e7de      	b.n	801240e <_scanf_i+0x10e>
 8012450:	f8d4 3180 	ldr.w	r3, [r4, #384]	@ 0x180
 8012454:	4631      	mov	r1, r6
 8012456:	4650      	mov	r0, sl
 8012458:	4798      	blx	r3
 801245a:	2800      	cmp	r0, #0
 801245c:	d0df      	beq.n	801241e <_scanf_i+0x11e>
 801245e:	6823      	ldr	r3, [r4, #0]
 8012460:	05d9      	lsls	r1, r3, #23
 8012462:	d50d      	bpl.n	8012480 <_scanf_i+0x180>
 8012464:	42bd      	cmp	r5, r7
 8012466:	d909      	bls.n	801247c <_scanf_i+0x17c>
 8012468:	f815 1c01 	ldrb.w	r1, [r5, #-1]
 801246c:	f8d4 317c 	ldr.w	r3, [r4, #380]	@ 0x17c
 8012470:	4632      	mov	r2, r6
 8012472:	4650      	mov	r0, sl
 8012474:	4798      	blx	r3
 8012476:	f105 39ff 	add.w	r9, r5, #4294967295
 801247a:	464d      	mov	r5, r9
 801247c:	42bd      	cmp	r5, r7
 801247e:	d028      	beq.n	80124d2 <_scanf_i+0x1d2>
 8012480:	6822      	ldr	r2, [r4, #0]
 8012482:	f012 0210 	ands.w	r2, r2, #16
 8012486:	d113      	bne.n	80124b0 <_scanf_i+0x1b0>
 8012488:	702a      	strb	r2, [r5, #0]
 801248a:	6863      	ldr	r3, [r4, #4]
 801248c:	9e01      	ldr	r6, [sp, #4]
 801248e:	4639      	mov	r1, r7
 8012490:	4650      	mov	r0, sl
 8012492:	47b0      	blx	r6
 8012494:	f8d8 3000 	ldr.w	r3, [r8]
 8012498:	6821      	ldr	r1, [r4, #0]
 801249a:	1d1a      	adds	r2, r3, #4
 801249c:	f8c8 2000 	str.w	r2, [r8]
 80124a0:	f011 0f20 	tst.w	r1, #32
 80124a4:	681b      	ldr	r3, [r3, #0]
 80124a6:	d00f      	beq.n	80124c8 <_scanf_i+0x1c8>
 80124a8:	6018      	str	r0, [r3, #0]
 80124aa:	68e3      	ldr	r3, [r4, #12]
 80124ac:	3301      	adds	r3, #1
 80124ae:	60e3      	str	r3, [r4, #12]
 80124b0:	6923      	ldr	r3, [r4, #16]
 80124b2:	1bed      	subs	r5, r5, r7
 80124b4:	445d      	add	r5, fp
 80124b6:	442b      	add	r3, r5
 80124b8:	6123      	str	r3, [r4, #16]
 80124ba:	2000      	movs	r0, #0
 80124bc:	b007      	add	sp, #28
 80124be:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80124c2:	f04f 0b00 	mov.w	fp, #0
 80124c6:	e7ca      	b.n	801245e <_scanf_i+0x15e>
 80124c8:	07ca      	lsls	r2, r1, #31
 80124ca:	bf4c      	ite	mi
 80124cc:	8018      	strhmi	r0, [r3, #0]
 80124ce:	6018      	strpl	r0, [r3, #0]
 80124d0:	e7eb      	b.n	80124aa <_scanf_i+0x1aa>
 80124d2:	2001      	movs	r0, #1
 80124d4:	e7f2      	b.n	80124bc <_scanf_i+0x1bc>
 80124d6:	bf00      	nop
 80124d8:	080133fc 	.word	0x080133fc
 80124dc:	0800ea71 	.word	0x0800ea71
 80124e0:	08012911 	.word	0x08012911
 80124e4:	0806d442 	.word	0x0806d442

080124e8 <__sflush_r>:
 80124e8:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80124ec:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80124f0:	0716      	lsls	r6, r2, #28
 80124f2:	4605      	mov	r5, r0
 80124f4:	460c      	mov	r4, r1
 80124f6:	d454      	bmi.n	80125a2 <__sflush_r+0xba>
 80124f8:	684b      	ldr	r3, [r1, #4]
 80124fa:	2b00      	cmp	r3, #0
 80124fc:	dc02      	bgt.n	8012504 <__sflush_r+0x1c>
 80124fe:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 8012500:	2b00      	cmp	r3, #0
 8012502:	dd48      	ble.n	8012596 <__sflush_r+0xae>
 8012504:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012506:	2e00      	cmp	r6, #0
 8012508:	d045      	beq.n	8012596 <__sflush_r+0xae>
 801250a:	2300      	movs	r3, #0
 801250c:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 8012510:	682f      	ldr	r7, [r5, #0]
 8012512:	6a21      	ldr	r1, [r4, #32]
 8012514:	602b      	str	r3, [r5, #0]
 8012516:	d030      	beq.n	801257a <__sflush_r+0x92>
 8012518:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 801251a:	89a3      	ldrh	r3, [r4, #12]
 801251c:	0759      	lsls	r1, r3, #29
 801251e:	d505      	bpl.n	801252c <__sflush_r+0x44>
 8012520:	6863      	ldr	r3, [r4, #4]
 8012522:	1ad2      	subs	r2, r2, r3
 8012524:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 8012526:	b10b      	cbz	r3, 801252c <__sflush_r+0x44>
 8012528:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 801252a:	1ad2      	subs	r2, r2, r3
 801252c:	2300      	movs	r3, #0
 801252e:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 8012530:	6a21      	ldr	r1, [r4, #32]
 8012532:	4628      	mov	r0, r5
 8012534:	47b0      	blx	r6
 8012536:	1c43      	adds	r3, r0, #1
 8012538:	89a3      	ldrh	r3, [r4, #12]
 801253a:	d106      	bne.n	801254a <__sflush_r+0x62>
 801253c:	6829      	ldr	r1, [r5, #0]
 801253e:	291d      	cmp	r1, #29
 8012540:	d82b      	bhi.n	801259a <__sflush_r+0xb2>
 8012542:	4a2a      	ldr	r2, [pc, #168]	@ (80125ec <__sflush_r+0x104>)
 8012544:	40ca      	lsrs	r2, r1
 8012546:	07d6      	lsls	r6, r2, #31
 8012548:	d527      	bpl.n	801259a <__sflush_r+0xb2>
 801254a:	2200      	movs	r2, #0
 801254c:	6062      	str	r2, [r4, #4]
 801254e:	04d9      	lsls	r1, r3, #19
 8012550:	6922      	ldr	r2, [r4, #16]
 8012552:	6022      	str	r2, [r4, #0]
 8012554:	d504      	bpl.n	8012560 <__sflush_r+0x78>
 8012556:	1c42      	adds	r2, r0, #1
 8012558:	d101      	bne.n	801255e <__sflush_r+0x76>
 801255a:	682b      	ldr	r3, [r5, #0]
 801255c:	b903      	cbnz	r3, 8012560 <__sflush_r+0x78>
 801255e:	6560      	str	r0, [r4, #84]	@ 0x54
 8012560:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012562:	602f      	str	r7, [r5, #0]
 8012564:	b1b9      	cbz	r1, 8012596 <__sflush_r+0xae>
 8012566:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 801256a:	4299      	cmp	r1, r3
 801256c:	d002      	beq.n	8012574 <__sflush_r+0x8c>
 801256e:	4628      	mov	r0, r5
 8012570:	f7fe fa42 	bl	80109f8 <_free_r>
 8012574:	2300      	movs	r3, #0
 8012576:	6363      	str	r3, [r4, #52]	@ 0x34
 8012578:	e00d      	b.n	8012596 <__sflush_r+0xae>
 801257a:	2301      	movs	r3, #1
 801257c:	4628      	mov	r0, r5
 801257e:	47b0      	blx	r6
 8012580:	4602      	mov	r2, r0
 8012582:	1c50      	adds	r0, r2, #1
 8012584:	d1c9      	bne.n	801251a <__sflush_r+0x32>
 8012586:	682b      	ldr	r3, [r5, #0]
 8012588:	2b00      	cmp	r3, #0
 801258a:	d0c6      	beq.n	801251a <__sflush_r+0x32>
 801258c:	2b1d      	cmp	r3, #29
 801258e:	d001      	beq.n	8012594 <__sflush_r+0xac>
 8012590:	2b16      	cmp	r3, #22
 8012592:	d11e      	bne.n	80125d2 <__sflush_r+0xea>
 8012594:	602f      	str	r7, [r5, #0]
 8012596:	2000      	movs	r0, #0
 8012598:	e022      	b.n	80125e0 <__sflush_r+0xf8>
 801259a:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801259e:	b21b      	sxth	r3, r3
 80125a0:	e01b      	b.n	80125da <__sflush_r+0xf2>
 80125a2:	690f      	ldr	r7, [r1, #16]
 80125a4:	2f00      	cmp	r7, #0
 80125a6:	d0f6      	beq.n	8012596 <__sflush_r+0xae>
 80125a8:	0793      	lsls	r3, r2, #30
 80125aa:	680e      	ldr	r6, [r1, #0]
 80125ac:	bf08      	it	eq
 80125ae:	694b      	ldreq	r3, [r1, #20]
 80125b0:	600f      	str	r7, [r1, #0]
 80125b2:	bf18      	it	ne
 80125b4:	2300      	movne	r3, #0
 80125b6:	eba6 0807 	sub.w	r8, r6, r7
 80125ba:	608b      	str	r3, [r1, #8]
 80125bc:	f1b8 0f00 	cmp.w	r8, #0
 80125c0:	dde9      	ble.n	8012596 <__sflush_r+0xae>
 80125c2:	6a21      	ldr	r1, [r4, #32]
 80125c4:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 80125c6:	4643      	mov	r3, r8
 80125c8:	463a      	mov	r2, r7
 80125ca:	4628      	mov	r0, r5
 80125cc:	47b0      	blx	r6
 80125ce:	2800      	cmp	r0, #0
 80125d0:	dc08      	bgt.n	80125e4 <__sflush_r+0xfc>
 80125d2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80125d6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80125da:	81a3      	strh	r3, [r4, #12]
 80125dc:	f04f 30ff 	mov.w	r0, #4294967295
 80125e0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80125e4:	4407      	add	r7, r0
 80125e6:	eba8 0800 	sub.w	r8, r8, r0
 80125ea:	e7e7      	b.n	80125bc <__sflush_r+0xd4>
 80125ec:	20400001 	.word	0x20400001

080125f0 <_fflush_r>:
 80125f0:	b538      	push	{r3, r4, r5, lr}
 80125f2:	690b      	ldr	r3, [r1, #16]
 80125f4:	4605      	mov	r5, r0
 80125f6:	460c      	mov	r4, r1
 80125f8:	b913      	cbnz	r3, 8012600 <_fflush_r+0x10>
 80125fa:	2500      	movs	r5, #0
 80125fc:	4628      	mov	r0, r5
 80125fe:	bd38      	pop	{r3, r4, r5, pc}
 8012600:	b118      	cbz	r0, 801260a <_fflush_r+0x1a>
 8012602:	6a03      	ldr	r3, [r0, #32]
 8012604:	b90b      	cbnz	r3, 801260a <_fflush_r+0x1a>
 8012606:	f7fd f92f 	bl	800f868 <__sinit>
 801260a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 801260e:	2b00      	cmp	r3, #0
 8012610:	d0f3      	beq.n	80125fa <_fflush_r+0xa>
 8012612:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 8012614:	07d0      	lsls	r0, r2, #31
 8012616:	d404      	bmi.n	8012622 <_fflush_r+0x32>
 8012618:	0599      	lsls	r1, r3, #22
 801261a:	d402      	bmi.n	8012622 <_fflush_r+0x32>
 801261c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801261e:	f7fd fb56 	bl	800fcce <__retarget_lock_acquire_recursive>
 8012622:	4628      	mov	r0, r5
 8012624:	4621      	mov	r1, r4
 8012626:	f7ff ff5f 	bl	80124e8 <__sflush_r>
 801262a:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 801262c:	07da      	lsls	r2, r3, #31
 801262e:	4605      	mov	r5, r0
 8012630:	d4e4      	bmi.n	80125fc <_fflush_r+0xc>
 8012632:	89a3      	ldrh	r3, [r4, #12]
 8012634:	059b      	lsls	r3, r3, #22
 8012636:	d4e1      	bmi.n	80125fc <_fflush_r+0xc>
 8012638:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 801263a:	f7fd fb49 	bl	800fcd0 <__retarget_lock_release_recursive>
 801263e:	e7dd      	b.n	80125fc <_fflush_r+0xc>

08012640 <fiprintf>:
 8012640:	b40e      	push	{r1, r2, r3}
 8012642:	b503      	push	{r0, r1, lr}
 8012644:	4601      	mov	r1, r0
 8012646:	ab03      	add	r3, sp, #12
 8012648:	4805      	ldr	r0, [pc, #20]	@ (8012660 <fiprintf+0x20>)
 801264a:	f853 2b04 	ldr.w	r2, [r3], #4
 801264e:	6800      	ldr	r0, [r0, #0]
 8012650:	9301      	str	r3, [sp, #4]
 8012652:	f000 f989 	bl	8012968 <_vfiprintf_r>
 8012656:	b002      	add	sp, #8
 8012658:	f85d eb04 	ldr.w	lr, [sp], #4
 801265c:	b003      	add	sp, #12
 801265e:	4770      	bx	lr
 8012660:	20000280 	.word	0x20000280

08012664 <__sccl>:
 8012664:	b570      	push	{r4, r5, r6, lr}
 8012666:	780b      	ldrb	r3, [r1, #0]
 8012668:	4604      	mov	r4, r0
 801266a:	2b5e      	cmp	r3, #94	@ 0x5e
 801266c:	bf0b      	itete	eq
 801266e:	784b      	ldrbeq	r3, [r1, #1]
 8012670:	1c4a      	addne	r2, r1, #1
 8012672:	1c8a      	addeq	r2, r1, #2
 8012674:	2100      	movne	r1, #0
 8012676:	bf08      	it	eq
 8012678:	2101      	moveq	r1, #1
 801267a:	3801      	subs	r0, #1
 801267c:	f104 05ff 	add.w	r5, r4, #255	@ 0xff
 8012680:	f800 1f01 	strb.w	r1, [r0, #1]!
 8012684:	42a8      	cmp	r0, r5
 8012686:	d1fb      	bne.n	8012680 <__sccl+0x1c>
 8012688:	b90b      	cbnz	r3, 801268e <__sccl+0x2a>
 801268a:	1e50      	subs	r0, r2, #1
 801268c:	bd70      	pop	{r4, r5, r6, pc}
 801268e:	f081 0101 	eor.w	r1, r1, #1
 8012692:	54e1      	strb	r1, [r4, r3]
 8012694:	4610      	mov	r0, r2
 8012696:	4602      	mov	r2, r0
 8012698:	f812 5b01 	ldrb.w	r5, [r2], #1
 801269c:	2d2d      	cmp	r5, #45	@ 0x2d
 801269e:	d005      	beq.n	80126ac <__sccl+0x48>
 80126a0:	2d5d      	cmp	r5, #93	@ 0x5d
 80126a2:	d016      	beq.n	80126d2 <__sccl+0x6e>
 80126a4:	2d00      	cmp	r5, #0
 80126a6:	d0f1      	beq.n	801268c <__sccl+0x28>
 80126a8:	462b      	mov	r3, r5
 80126aa:	e7f2      	b.n	8012692 <__sccl+0x2e>
 80126ac:	7846      	ldrb	r6, [r0, #1]
 80126ae:	2e5d      	cmp	r6, #93	@ 0x5d
 80126b0:	d0fa      	beq.n	80126a8 <__sccl+0x44>
 80126b2:	42b3      	cmp	r3, r6
 80126b4:	dcf8      	bgt.n	80126a8 <__sccl+0x44>
 80126b6:	3002      	adds	r0, #2
 80126b8:	461a      	mov	r2, r3
 80126ba:	3201      	adds	r2, #1
 80126bc:	4296      	cmp	r6, r2
 80126be:	54a1      	strb	r1, [r4, r2]
 80126c0:	dcfb      	bgt.n	80126ba <__sccl+0x56>
 80126c2:	1af2      	subs	r2, r6, r3
 80126c4:	3a01      	subs	r2, #1
 80126c6:	1c5d      	adds	r5, r3, #1
 80126c8:	42b3      	cmp	r3, r6
 80126ca:	bfa8      	it	ge
 80126cc:	2200      	movge	r2, #0
 80126ce:	18ab      	adds	r3, r5, r2
 80126d0:	e7e1      	b.n	8012696 <__sccl+0x32>
 80126d2:	4610      	mov	r0, r2
 80126d4:	e7da      	b.n	801268c <__sccl+0x28>

080126d6 <__submore>:
 80126d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80126da:	460c      	mov	r4, r1
 80126dc:	6b49      	ldr	r1, [r1, #52]	@ 0x34
 80126de:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 80126e2:	4299      	cmp	r1, r3
 80126e4:	d11d      	bne.n	8012722 <__submore+0x4c>
 80126e6:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80126ea:	f7fe fd33 	bl	8011154 <_malloc_r>
 80126ee:	b918      	cbnz	r0, 80126f8 <__submore+0x22>
 80126f0:	f04f 30ff 	mov.w	r0, #4294967295
 80126f4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80126f8:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 80126fc:	63a3      	str	r3, [r4, #56]	@ 0x38
 80126fe:	f894 3046 	ldrb.w	r3, [r4, #70]	@ 0x46
 8012702:	6360      	str	r0, [r4, #52]	@ 0x34
 8012704:	f880 33ff 	strb.w	r3, [r0, #1023]	@ 0x3ff
 8012708:	f894 3045 	ldrb.w	r3, [r4, #69]	@ 0x45
 801270c:	f880 33fe 	strb.w	r3, [r0, #1022]	@ 0x3fe
 8012710:	f894 3044 	ldrb.w	r3, [r4, #68]	@ 0x44
 8012714:	f880 33fd 	strb.w	r3, [r0, #1021]	@ 0x3fd
 8012718:	f200 30fd 	addw	r0, r0, #1021	@ 0x3fd
 801271c:	6020      	str	r0, [r4, #0]
 801271e:	2000      	movs	r0, #0
 8012720:	e7e8      	b.n	80126f4 <__submore+0x1e>
 8012722:	6ba6      	ldr	r6, [r4, #56]	@ 0x38
 8012724:	0077      	lsls	r7, r6, #1
 8012726:	463a      	mov	r2, r7
 8012728:	f000 f855 	bl	80127d6 <_realloc_r>
 801272c:	4605      	mov	r5, r0
 801272e:	2800      	cmp	r0, #0
 8012730:	d0de      	beq.n	80126f0 <__submore+0x1a>
 8012732:	eb00 0806 	add.w	r8, r0, r6
 8012736:	4601      	mov	r1, r0
 8012738:	4632      	mov	r2, r6
 801273a:	4640      	mov	r0, r8
 801273c:	f7fd fac9 	bl	800fcd2 <memcpy>
 8012740:	e9c4 570d 	strd	r5, r7, [r4, #52]	@ 0x34
 8012744:	f8c4 8000 	str.w	r8, [r4]
 8012748:	e7e9      	b.n	801271e <__submore+0x48>

0801274a <memmove>:
 801274a:	4288      	cmp	r0, r1
 801274c:	b510      	push	{r4, lr}
 801274e:	eb01 0402 	add.w	r4, r1, r2
 8012752:	d902      	bls.n	801275a <memmove+0x10>
 8012754:	4284      	cmp	r4, r0
 8012756:	4623      	mov	r3, r4
 8012758:	d807      	bhi.n	801276a <memmove+0x20>
 801275a:	1e43      	subs	r3, r0, #1
 801275c:	42a1      	cmp	r1, r4
 801275e:	d008      	beq.n	8012772 <memmove+0x28>
 8012760:	f811 2b01 	ldrb.w	r2, [r1], #1
 8012764:	f803 2f01 	strb.w	r2, [r3, #1]!
 8012768:	e7f8      	b.n	801275c <memmove+0x12>
 801276a:	4402      	add	r2, r0
 801276c:	4601      	mov	r1, r0
 801276e:	428a      	cmp	r2, r1
 8012770:	d100      	bne.n	8012774 <memmove+0x2a>
 8012772:	bd10      	pop	{r4, pc}
 8012774:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8012778:	f802 4d01 	strb.w	r4, [r2, #-1]!
 801277c:	e7f7      	b.n	801276e <memmove+0x24>
	...

08012780 <_sbrk_r>:
 8012780:	b538      	push	{r3, r4, r5, lr}
 8012782:	4d06      	ldr	r5, [pc, #24]	@ (801279c <_sbrk_r+0x1c>)
 8012784:	2300      	movs	r3, #0
 8012786:	4604      	mov	r4, r0
 8012788:	4608      	mov	r0, r1
 801278a:	602b      	str	r3, [r5, #0]
 801278c:	f7f0 feea 	bl	8003564 <_sbrk>
 8012790:	1c43      	adds	r3, r0, #1
 8012792:	d102      	bne.n	801279a <_sbrk_r+0x1a>
 8012794:	682b      	ldr	r3, [r5, #0]
 8012796:	b103      	cbz	r3, 801279a <_sbrk_r+0x1a>
 8012798:	6023      	str	r3, [r4, #0]
 801279a:	bd38      	pop	{r3, r4, r5, pc}
 801279c:	2001a314 	.word	0x2001a314

080127a0 <abort>:
 80127a0:	b508      	push	{r3, lr}
 80127a2:	2006      	movs	r0, #6
 80127a4:	f000 fab4 	bl	8012d10 <raise>
 80127a8:	2001      	movs	r0, #1
 80127aa:	f7f0 fe63 	bl	8003474 <_exit>

080127ae <_calloc_r>:
 80127ae:	b570      	push	{r4, r5, r6, lr}
 80127b0:	fba1 5402 	umull	r5, r4, r1, r2
 80127b4:	b934      	cbnz	r4, 80127c4 <_calloc_r+0x16>
 80127b6:	4629      	mov	r1, r5
 80127b8:	f7fe fccc 	bl	8011154 <_malloc_r>
 80127bc:	4606      	mov	r6, r0
 80127be:	b928      	cbnz	r0, 80127cc <_calloc_r+0x1e>
 80127c0:	4630      	mov	r0, r6
 80127c2:	bd70      	pop	{r4, r5, r6, pc}
 80127c4:	220c      	movs	r2, #12
 80127c6:	6002      	str	r2, [r0, #0]
 80127c8:	2600      	movs	r6, #0
 80127ca:	e7f9      	b.n	80127c0 <_calloc_r+0x12>
 80127cc:	462a      	mov	r2, r5
 80127ce:	4621      	mov	r1, r4
 80127d0:	f7fd f949 	bl	800fa66 <memset>
 80127d4:	e7f4      	b.n	80127c0 <_calloc_r+0x12>

080127d6 <_realloc_r>:
 80127d6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80127da:	4607      	mov	r7, r0
 80127dc:	4614      	mov	r4, r2
 80127de:	460d      	mov	r5, r1
 80127e0:	b921      	cbnz	r1, 80127ec <_realloc_r+0x16>
 80127e2:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80127e6:	4611      	mov	r1, r2
 80127e8:	f7fe bcb4 	b.w	8011154 <_malloc_r>
 80127ec:	b92a      	cbnz	r2, 80127fa <_realloc_r+0x24>
 80127ee:	f7fe f903 	bl	80109f8 <_free_r>
 80127f2:	4625      	mov	r5, r4
 80127f4:	4628      	mov	r0, r5
 80127f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80127fa:	f000 faa5 	bl	8012d48 <_malloc_usable_size_r>
 80127fe:	4284      	cmp	r4, r0
 8012800:	4606      	mov	r6, r0
 8012802:	d802      	bhi.n	801280a <_realloc_r+0x34>
 8012804:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8012808:	d8f4      	bhi.n	80127f4 <_realloc_r+0x1e>
 801280a:	4621      	mov	r1, r4
 801280c:	4638      	mov	r0, r7
 801280e:	f7fe fca1 	bl	8011154 <_malloc_r>
 8012812:	4680      	mov	r8, r0
 8012814:	b908      	cbnz	r0, 801281a <_realloc_r+0x44>
 8012816:	4645      	mov	r5, r8
 8012818:	e7ec      	b.n	80127f4 <_realloc_r+0x1e>
 801281a:	42b4      	cmp	r4, r6
 801281c:	4622      	mov	r2, r4
 801281e:	4629      	mov	r1, r5
 8012820:	bf28      	it	cs
 8012822:	4632      	movcs	r2, r6
 8012824:	f7fd fa55 	bl	800fcd2 <memcpy>
 8012828:	4629      	mov	r1, r5
 801282a:	4638      	mov	r0, r7
 801282c:	f7fe f8e4 	bl	80109f8 <_free_r>
 8012830:	e7f1      	b.n	8012816 <_realloc_r+0x40>
	...

08012834 <_strtoul_l.isra.0>:
 8012834:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 8012838:	4e34      	ldr	r6, [pc, #208]	@ (801290c <_strtoul_l.isra.0+0xd8>)
 801283a:	4686      	mov	lr, r0
 801283c:	460d      	mov	r5, r1
 801283e:	4628      	mov	r0, r5
 8012840:	f815 4b01 	ldrb.w	r4, [r5], #1
 8012844:	5d37      	ldrb	r7, [r6, r4]
 8012846:	f017 0708 	ands.w	r7, r7, #8
 801284a:	d1f8      	bne.n	801283e <_strtoul_l.isra.0+0xa>
 801284c:	2c2d      	cmp	r4, #45	@ 0x2d
 801284e:	d110      	bne.n	8012872 <_strtoul_l.isra.0+0x3e>
 8012850:	782c      	ldrb	r4, [r5, #0]
 8012852:	2701      	movs	r7, #1
 8012854:	1c85      	adds	r5, r0, #2
 8012856:	f033 0010 	bics.w	r0, r3, #16
 801285a:	d115      	bne.n	8012888 <_strtoul_l.isra.0+0x54>
 801285c:	2c30      	cmp	r4, #48	@ 0x30
 801285e:	d10d      	bne.n	801287c <_strtoul_l.isra.0+0x48>
 8012860:	7828      	ldrb	r0, [r5, #0]
 8012862:	f000 00df 	and.w	r0, r0, #223	@ 0xdf
 8012866:	2858      	cmp	r0, #88	@ 0x58
 8012868:	d108      	bne.n	801287c <_strtoul_l.isra.0+0x48>
 801286a:	786c      	ldrb	r4, [r5, #1]
 801286c:	3502      	adds	r5, #2
 801286e:	2310      	movs	r3, #16
 8012870:	e00a      	b.n	8012888 <_strtoul_l.isra.0+0x54>
 8012872:	2c2b      	cmp	r4, #43	@ 0x2b
 8012874:	bf04      	itt	eq
 8012876:	782c      	ldrbeq	r4, [r5, #0]
 8012878:	1c85      	addeq	r5, r0, #2
 801287a:	e7ec      	b.n	8012856 <_strtoul_l.isra.0+0x22>
 801287c:	2b00      	cmp	r3, #0
 801287e:	d1f6      	bne.n	801286e <_strtoul_l.isra.0+0x3a>
 8012880:	2c30      	cmp	r4, #48	@ 0x30
 8012882:	bf14      	ite	ne
 8012884:	230a      	movne	r3, #10
 8012886:	2308      	moveq	r3, #8
 8012888:	f04f 38ff 	mov.w	r8, #4294967295
 801288c:	2600      	movs	r6, #0
 801288e:	fbb8 f8f3 	udiv	r8, r8, r3
 8012892:	fb03 f908 	mul.w	r9, r3, r8
 8012896:	ea6f 0909 	mvn.w	r9, r9
 801289a:	4630      	mov	r0, r6
 801289c:	f1a4 0c30 	sub.w	ip, r4, #48	@ 0x30
 80128a0:	f1bc 0f09 	cmp.w	ip, #9
 80128a4:	d810      	bhi.n	80128c8 <_strtoul_l.isra.0+0x94>
 80128a6:	4664      	mov	r4, ip
 80128a8:	42a3      	cmp	r3, r4
 80128aa:	dd1e      	ble.n	80128ea <_strtoul_l.isra.0+0xb6>
 80128ac:	f1b6 3fff 	cmp.w	r6, #4294967295
 80128b0:	d007      	beq.n	80128c2 <_strtoul_l.isra.0+0x8e>
 80128b2:	4580      	cmp	r8, r0
 80128b4:	d316      	bcc.n	80128e4 <_strtoul_l.isra.0+0xb0>
 80128b6:	d101      	bne.n	80128bc <_strtoul_l.isra.0+0x88>
 80128b8:	45a1      	cmp	r9, r4
 80128ba:	db13      	blt.n	80128e4 <_strtoul_l.isra.0+0xb0>
 80128bc:	fb00 4003 	mla	r0, r0, r3, r4
 80128c0:	2601      	movs	r6, #1
 80128c2:	f815 4b01 	ldrb.w	r4, [r5], #1
 80128c6:	e7e9      	b.n	801289c <_strtoul_l.isra.0+0x68>
 80128c8:	f1a4 0c41 	sub.w	ip, r4, #65	@ 0x41
 80128cc:	f1bc 0f19 	cmp.w	ip, #25
 80128d0:	d801      	bhi.n	80128d6 <_strtoul_l.isra.0+0xa2>
 80128d2:	3c37      	subs	r4, #55	@ 0x37
 80128d4:	e7e8      	b.n	80128a8 <_strtoul_l.isra.0+0x74>
 80128d6:	f1a4 0c61 	sub.w	ip, r4, #97	@ 0x61
 80128da:	f1bc 0f19 	cmp.w	ip, #25
 80128de:	d804      	bhi.n	80128ea <_strtoul_l.isra.0+0xb6>
 80128e0:	3c57      	subs	r4, #87	@ 0x57
 80128e2:	e7e1      	b.n	80128a8 <_strtoul_l.isra.0+0x74>
 80128e4:	f04f 36ff 	mov.w	r6, #4294967295
 80128e8:	e7eb      	b.n	80128c2 <_strtoul_l.isra.0+0x8e>
 80128ea:	1c73      	adds	r3, r6, #1
 80128ec:	d106      	bne.n	80128fc <_strtoul_l.isra.0+0xc8>
 80128ee:	2322      	movs	r3, #34	@ 0x22
 80128f0:	f8ce 3000 	str.w	r3, [lr]
 80128f4:	4630      	mov	r0, r6
 80128f6:	b932      	cbnz	r2, 8012906 <_strtoul_l.isra.0+0xd2>
 80128f8:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80128fc:	b107      	cbz	r7, 8012900 <_strtoul_l.isra.0+0xcc>
 80128fe:	4240      	negs	r0, r0
 8012900:	2a00      	cmp	r2, #0
 8012902:	d0f9      	beq.n	80128f8 <_strtoul_l.isra.0+0xc4>
 8012904:	b106      	cbz	r6, 8012908 <_strtoul_l.isra.0+0xd4>
 8012906:	1e69      	subs	r1, r5, #1
 8012908:	6011      	str	r1, [r2, #0]
 801290a:	e7f5      	b.n	80128f8 <_strtoul_l.isra.0+0xc4>
 801290c:	0806d4a1 	.word	0x0806d4a1

08012910 <_strtoul_r>:
 8012910:	f7ff bf90 	b.w	8012834 <_strtoul_l.isra.0>

08012914 <__sfputc_r>:
 8012914:	6893      	ldr	r3, [r2, #8]
 8012916:	3b01      	subs	r3, #1
 8012918:	2b00      	cmp	r3, #0
 801291a:	b410      	push	{r4}
 801291c:	6093      	str	r3, [r2, #8]
 801291e:	da08      	bge.n	8012932 <__sfputc_r+0x1e>
 8012920:	6994      	ldr	r4, [r2, #24]
 8012922:	42a3      	cmp	r3, r4
 8012924:	db01      	blt.n	801292a <__sfputc_r+0x16>
 8012926:	290a      	cmp	r1, #10
 8012928:	d103      	bne.n	8012932 <__sfputc_r+0x1e>
 801292a:	f85d 4b04 	ldr.w	r4, [sp], #4
 801292e:	f000 b933 	b.w	8012b98 <__swbuf_r>
 8012932:	6813      	ldr	r3, [r2, #0]
 8012934:	1c58      	adds	r0, r3, #1
 8012936:	6010      	str	r0, [r2, #0]
 8012938:	7019      	strb	r1, [r3, #0]
 801293a:	4608      	mov	r0, r1
 801293c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8012940:	4770      	bx	lr

08012942 <__sfputs_r>:
 8012942:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012944:	4606      	mov	r6, r0
 8012946:	460f      	mov	r7, r1
 8012948:	4614      	mov	r4, r2
 801294a:	18d5      	adds	r5, r2, r3
 801294c:	42ac      	cmp	r4, r5
 801294e:	d101      	bne.n	8012954 <__sfputs_r+0x12>
 8012950:	2000      	movs	r0, #0
 8012952:	e007      	b.n	8012964 <__sfputs_r+0x22>
 8012954:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012958:	463a      	mov	r2, r7
 801295a:	4630      	mov	r0, r6
 801295c:	f7ff ffda 	bl	8012914 <__sfputc_r>
 8012960:	1c43      	adds	r3, r0, #1
 8012962:	d1f3      	bne.n	801294c <__sfputs_r+0xa>
 8012964:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08012968 <_vfiprintf_r>:
 8012968:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801296c:	460d      	mov	r5, r1
 801296e:	b09d      	sub	sp, #116	@ 0x74
 8012970:	4614      	mov	r4, r2
 8012972:	4698      	mov	r8, r3
 8012974:	4606      	mov	r6, r0
 8012976:	b118      	cbz	r0, 8012980 <_vfiprintf_r+0x18>
 8012978:	6a03      	ldr	r3, [r0, #32]
 801297a:	b90b      	cbnz	r3, 8012980 <_vfiprintf_r+0x18>
 801297c:	f7fc ff74 	bl	800f868 <__sinit>
 8012980:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012982:	07d9      	lsls	r1, r3, #31
 8012984:	d405      	bmi.n	8012992 <_vfiprintf_r+0x2a>
 8012986:	89ab      	ldrh	r3, [r5, #12]
 8012988:	059a      	lsls	r2, r3, #22
 801298a:	d402      	bmi.n	8012992 <_vfiprintf_r+0x2a>
 801298c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801298e:	f7fd f99e 	bl	800fcce <__retarget_lock_acquire_recursive>
 8012992:	89ab      	ldrh	r3, [r5, #12]
 8012994:	071b      	lsls	r3, r3, #28
 8012996:	d501      	bpl.n	801299c <_vfiprintf_r+0x34>
 8012998:	692b      	ldr	r3, [r5, #16]
 801299a:	b99b      	cbnz	r3, 80129c4 <_vfiprintf_r+0x5c>
 801299c:	4629      	mov	r1, r5
 801299e:	4630      	mov	r0, r6
 80129a0:	f000 f938 	bl	8012c14 <__swsetup_r>
 80129a4:	b170      	cbz	r0, 80129c4 <_vfiprintf_r+0x5c>
 80129a6:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 80129a8:	07dc      	lsls	r4, r3, #31
 80129aa:	d504      	bpl.n	80129b6 <_vfiprintf_r+0x4e>
 80129ac:	f04f 30ff 	mov.w	r0, #4294967295
 80129b0:	b01d      	add	sp, #116	@ 0x74
 80129b2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80129b6:	89ab      	ldrh	r3, [r5, #12]
 80129b8:	0598      	lsls	r0, r3, #22
 80129ba:	d4f7      	bmi.n	80129ac <_vfiprintf_r+0x44>
 80129bc:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 80129be:	f7fd f987 	bl	800fcd0 <__retarget_lock_release_recursive>
 80129c2:	e7f3      	b.n	80129ac <_vfiprintf_r+0x44>
 80129c4:	2300      	movs	r3, #0
 80129c6:	9309      	str	r3, [sp, #36]	@ 0x24
 80129c8:	2320      	movs	r3, #32
 80129ca:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80129ce:	f8cd 800c 	str.w	r8, [sp, #12]
 80129d2:	2330      	movs	r3, #48	@ 0x30
 80129d4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8012b84 <_vfiprintf_r+0x21c>
 80129d8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80129dc:	f04f 0901 	mov.w	r9, #1
 80129e0:	4623      	mov	r3, r4
 80129e2:	469a      	mov	sl, r3
 80129e4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80129e8:	b10a      	cbz	r2, 80129ee <_vfiprintf_r+0x86>
 80129ea:	2a25      	cmp	r2, #37	@ 0x25
 80129ec:	d1f9      	bne.n	80129e2 <_vfiprintf_r+0x7a>
 80129ee:	ebba 0b04 	subs.w	fp, sl, r4
 80129f2:	d00b      	beq.n	8012a0c <_vfiprintf_r+0xa4>
 80129f4:	465b      	mov	r3, fp
 80129f6:	4622      	mov	r2, r4
 80129f8:	4629      	mov	r1, r5
 80129fa:	4630      	mov	r0, r6
 80129fc:	f7ff ffa1 	bl	8012942 <__sfputs_r>
 8012a00:	3001      	adds	r0, #1
 8012a02:	f000 80a7 	beq.w	8012b54 <_vfiprintf_r+0x1ec>
 8012a06:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012a08:	445a      	add	r2, fp
 8012a0a:	9209      	str	r2, [sp, #36]	@ 0x24
 8012a0c:	f89a 3000 	ldrb.w	r3, [sl]
 8012a10:	2b00      	cmp	r3, #0
 8012a12:	f000 809f 	beq.w	8012b54 <_vfiprintf_r+0x1ec>
 8012a16:	2300      	movs	r3, #0
 8012a18:	f04f 32ff 	mov.w	r2, #4294967295
 8012a1c:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8012a20:	f10a 0a01 	add.w	sl, sl, #1
 8012a24:	9304      	str	r3, [sp, #16]
 8012a26:	9307      	str	r3, [sp, #28]
 8012a28:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 8012a2c:	931a      	str	r3, [sp, #104]	@ 0x68
 8012a2e:	4654      	mov	r4, sl
 8012a30:	2205      	movs	r2, #5
 8012a32:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012a36:	4853      	ldr	r0, [pc, #332]	@ (8012b84 <_vfiprintf_r+0x21c>)
 8012a38:	f7ed fbda 	bl	80001f0 <memchr>
 8012a3c:	9a04      	ldr	r2, [sp, #16]
 8012a3e:	b9d8      	cbnz	r0, 8012a78 <_vfiprintf_r+0x110>
 8012a40:	06d1      	lsls	r1, r2, #27
 8012a42:	bf44      	itt	mi
 8012a44:	2320      	movmi	r3, #32
 8012a46:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012a4a:	0713      	lsls	r3, r2, #28
 8012a4c:	bf44      	itt	mi
 8012a4e:	232b      	movmi	r3, #43	@ 0x2b
 8012a50:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8012a54:	f89a 3000 	ldrb.w	r3, [sl]
 8012a58:	2b2a      	cmp	r3, #42	@ 0x2a
 8012a5a:	d015      	beq.n	8012a88 <_vfiprintf_r+0x120>
 8012a5c:	9a07      	ldr	r2, [sp, #28]
 8012a5e:	4654      	mov	r4, sl
 8012a60:	2000      	movs	r0, #0
 8012a62:	f04f 0c0a 	mov.w	ip, #10
 8012a66:	4621      	mov	r1, r4
 8012a68:	f811 3b01 	ldrb.w	r3, [r1], #1
 8012a6c:	3b30      	subs	r3, #48	@ 0x30
 8012a6e:	2b09      	cmp	r3, #9
 8012a70:	d94b      	bls.n	8012b0a <_vfiprintf_r+0x1a2>
 8012a72:	b1b0      	cbz	r0, 8012aa2 <_vfiprintf_r+0x13a>
 8012a74:	9207      	str	r2, [sp, #28]
 8012a76:	e014      	b.n	8012aa2 <_vfiprintf_r+0x13a>
 8012a78:	eba0 0308 	sub.w	r3, r0, r8
 8012a7c:	fa09 f303 	lsl.w	r3, r9, r3
 8012a80:	4313      	orrs	r3, r2
 8012a82:	9304      	str	r3, [sp, #16]
 8012a84:	46a2      	mov	sl, r4
 8012a86:	e7d2      	b.n	8012a2e <_vfiprintf_r+0xc6>
 8012a88:	9b03      	ldr	r3, [sp, #12]
 8012a8a:	1d19      	adds	r1, r3, #4
 8012a8c:	681b      	ldr	r3, [r3, #0]
 8012a8e:	9103      	str	r1, [sp, #12]
 8012a90:	2b00      	cmp	r3, #0
 8012a92:	bfbb      	ittet	lt
 8012a94:	425b      	neglt	r3, r3
 8012a96:	f042 0202 	orrlt.w	r2, r2, #2
 8012a9a:	9307      	strge	r3, [sp, #28]
 8012a9c:	9307      	strlt	r3, [sp, #28]
 8012a9e:	bfb8      	it	lt
 8012aa0:	9204      	strlt	r2, [sp, #16]
 8012aa2:	7823      	ldrb	r3, [r4, #0]
 8012aa4:	2b2e      	cmp	r3, #46	@ 0x2e
 8012aa6:	d10a      	bne.n	8012abe <_vfiprintf_r+0x156>
 8012aa8:	7863      	ldrb	r3, [r4, #1]
 8012aaa:	2b2a      	cmp	r3, #42	@ 0x2a
 8012aac:	d132      	bne.n	8012b14 <_vfiprintf_r+0x1ac>
 8012aae:	9b03      	ldr	r3, [sp, #12]
 8012ab0:	1d1a      	adds	r2, r3, #4
 8012ab2:	681b      	ldr	r3, [r3, #0]
 8012ab4:	9203      	str	r2, [sp, #12]
 8012ab6:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 8012aba:	3402      	adds	r4, #2
 8012abc:	9305      	str	r3, [sp, #20]
 8012abe:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8012b94 <_vfiprintf_r+0x22c>
 8012ac2:	7821      	ldrb	r1, [r4, #0]
 8012ac4:	2203      	movs	r2, #3
 8012ac6:	4650      	mov	r0, sl
 8012ac8:	f7ed fb92 	bl	80001f0 <memchr>
 8012acc:	b138      	cbz	r0, 8012ade <_vfiprintf_r+0x176>
 8012ace:	9b04      	ldr	r3, [sp, #16]
 8012ad0:	eba0 000a 	sub.w	r0, r0, sl
 8012ad4:	2240      	movs	r2, #64	@ 0x40
 8012ad6:	4082      	lsls	r2, r0
 8012ad8:	4313      	orrs	r3, r2
 8012ada:	3401      	adds	r4, #1
 8012adc:	9304      	str	r3, [sp, #16]
 8012ade:	f814 1b01 	ldrb.w	r1, [r4], #1
 8012ae2:	4829      	ldr	r0, [pc, #164]	@ (8012b88 <_vfiprintf_r+0x220>)
 8012ae4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 8012ae8:	2206      	movs	r2, #6
 8012aea:	f7ed fb81 	bl	80001f0 <memchr>
 8012aee:	2800      	cmp	r0, #0
 8012af0:	d03f      	beq.n	8012b72 <_vfiprintf_r+0x20a>
 8012af2:	4b26      	ldr	r3, [pc, #152]	@ (8012b8c <_vfiprintf_r+0x224>)
 8012af4:	bb1b      	cbnz	r3, 8012b3e <_vfiprintf_r+0x1d6>
 8012af6:	9b03      	ldr	r3, [sp, #12]
 8012af8:	3307      	adds	r3, #7
 8012afa:	f023 0307 	bic.w	r3, r3, #7
 8012afe:	3308      	adds	r3, #8
 8012b00:	9303      	str	r3, [sp, #12]
 8012b02:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012b04:	443b      	add	r3, r7
 8012b06:	9309      	str	r3, [sp, #36]	@ 0x24
 8012b08:	e76a      	b.n	80129e0 <_vfiprintf_r+0x78>
 8012b0a:	fb0c 3202 	mla	r2, ip, r2, r3
 8012b0e:	460c      	mov	r4, r1
 8012b10:	2001      	movs	r0, #1
 8012b12:	e7a8      	b.n	8012a66 <_vfiprintf_r+0xfe>
 8012b14:	2300      	movs	r3, #0
 8012b16:	3401      	adds	r4, #1
 8012b18:	9305      	str	r3, [sp, #20]
 8012b1a:	4619      	mov	r1, r3
 8012b1c:	f04f 0c0a 	mov.w	ip, #10
 8012b20:	4620      	mov	r0, r4
 8012b22:	f810 2b01 	ldrb.w	r2, [r0], #1
 8012b26:	3a30      	subs	r2, #48	@ 0x30
 8012b28:	2a09      	cmp	r2, #9
 8012b2a:	d903      	bls.n	8012b34 <_vfiprintf_r+0x1cc>
 8012b2c:	2b00      	cmp	r3, #0
 8012b2e:	d0c6      	beq.n	8012abe <_vfiprintf_r+0x156>
 8012b30:	9105      	str	r1, [sp, #20]
 8012b32:	e7c4      	b.n	8012abe <_vfiprintf_r+0x156>
 8012b34:	fb0c 2101 	mla	r1, ip, r1, r2
 8012b38:	4604      	mov	r4, r0
 8012b3a:	2301      	movs	r3, #1
 8012b3c:	e7f0      	b.n	8012b20 <_vfiprintf_r+0x1b8>
 8012b3e:	ab03      	add	r3, sp, #12
 8012b40:	9300      	str	r3, [sp, #0]
 8012b42:	462a      	mov	r2, r5
 8012b44:	4b12      	ldr	r3, [pc, #72]	@ (8012b90 <_vfiprintf_r+0x228>)
 8012b46:	a904      	add	r1, sp, #16
 8012b48:	4630      	mov	r0, r6
 8012b4a:	f7fc f83d 	bl	800ebc8 <_printf_float>
 8012b4e:	4607      	mov	r7, r0
 8012b50:	1c78      	adds	r0, r7, #1
 8012b52:	d1d6      	bne.n	8012b02 <_vfiprintf_r+0x19a>
 8012b54:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8012b56:	07d9      	lsls	r1, r3, #31
 8012b58:	d405      	bmi.n	8012b66 <_vfiprintf_r+0x1fe>
 8012b5a:	89ab      	ldrh	r3, [r5, #12]
 8012b5c:	059a      	lsls	r2, r3, #22
 8012b5e:	d402      	bmi.n	8012b66 <_vfiprintf_r+0x1fe>
 8012b60:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8012b62:	f7fd f8b5 	bl	800fcd0 <__retarget_lock_release_recursive>
 8012b66:	89ab      	ldrh	r3, [r5, #12]
 8012b68:	065b      	lsls	r3, r3, #25
 8012b6a:	f53f af1f 	bmi.w	80129ac <_vfiprintf_r+0x44>
 8012b6e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8012b70:	e71e      	b.n	80129b0 <_vfiprintf_r+0x48>
 8012b72:	ab03      	add	r3, sp, #12
 8012b74:	9300      	str	r3, [sp, #0]
 8012b76:	462a      	mov	r2, r5
 8012b78:	4b05      	ldr	r3, [pc, #20]	@ (8012b90 <_vfiprintf_r+0x228>)
 8012b7a:	a904      	add	r1, sp, #16
 8012b7c:	4630      	mov	r0, r6
 8012b7e:	f7fc fabb 	bl	800f0f8 <_printf_i>
 8012b82:	e7e4      	b.n	8012b4e <_vfiprintf_r+0x1e6>
 8012b84:	0806d421 	.word	0x0806d421
 8012b88:	0806d42b 	.word	0x0806d42b
 8012b8c:	0800ebc9 	.word	0x0800ebc9
 8012b90:	08012943 	.word	0x08012943
 8012b94:	0806d427 	.word	0x0806d427

08012b98 <__swbuf_r>:
 8012b98:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012b9a:	460e      	mov	r6, r1
 8012b9c:	4614      	mov	r4, r2
 8012b9e:	4605      	mov	r5, r0
 8012ba0:	b118      	cbz	r0, 8012baa <__swbuf_r+0x12>
 8012ba2:	6a03      	ldr	r3, [r0, #32]
 8012ba4:	b90b      	cbnz	r3, 8012baa <__swbuf_r+0x12>
 8012ba6:	f7fc fe5f 	bl	800f868 <__sinit>
 8012baa:	69a3      	ldr	r3, [r4, #24]
 8012bac:	60a3      	str	r3, [r4, #8]
 8012bae:	89a3      	ldrh	r3, [r4, #12]
 8012bb0:	071a      	lsls	r2, r3, #28
 8012bb2:	d501      	bpl.n	8012bb8 <__swbuf_r+0x20>
 8012bb4:	6923      	ldr	r3, [r4, #16]
 8012bb6:	b943      	cbnz	r3, 8012bca <__swbuf_r+0x32>
 8012bb8:	4621      	mov	r1, r4
 8012bba:	4628      	mov	r0, r5
 8012bbc:	f000 f82a 	bl	8012c14 <__swsetup_r>
 8012bc0:	b118      	cbz	r0, 8012bca <__swbuf_r+0x32>
 8012bc2:	f04f 37ff 	mov.w	r7, #4294967295
 8012bc6:	4638      	mov	r0, r7
 8012bc8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8012bca:	6823      	ldr	r3, [r4, #0]
 8012bcc:	6922      	ldr	r2, [r4, #16]
 8012bce:	1a98      	subs	r0, r3, r2
 8012bd0:	6963      	ldr	r3, [r4, #20]
 8012bd2:	b2f6      	uxtb	r6, r6
 8012bd4:	4283      	cmp	r3, r0
 8012bd6:	4637      	mov	r7, r6
 8012bd8:	dc05      	bgt.n	8012be6 <__swbuf_r+0x4e>
 8012bda:	4621      	mov	r1, r4
 8012bdc:	4628      	mov	r0, r5
 8012bde:	f7ff fd07 	bl	80125f0 <_fflush_r>
 8012be2:	2800      	cmp	r0, #0
 8012be4:	d1ed      	bne.n	8012bc2 <__swbuf_r+0x2a>
 8012be6:	68a3      	ldr	r3, [r4, #8]
 8012be8:	3b01      	subs	r3, #1
 8012bea:	60a3      	str	r3, [r4, #8]
 8012bec:	6823      	ldr	r3, [r4, #0]
 8012bee:	1c5a      	adds	r2, r3, #1
 8012bf0:	6022      	str	r2, [r4, #0]
 8012bf2:	701e      	strb	r6, [r3, #0]
 8012bf4:	6962      	ldr	r2, [r4, #20]
 8012bf6:	1c43      	adds	r3, r0, #1
 8012bf8:	429a      	cmp	r2, r3
 8012bfa:	d004      	beq.n	8012c06 <__swbuf_r+0x6e>
 8012bfc:	89a3      	ldrh	r3, [r4, #12]
 8012bfe:	07db      	lsls	r3, r3, #31
 8012c00:	d5e1      	bpl.n	8012bc6 <__swbuf_r+0x2e>
 8012c02:	2e0a      	cmp	r6, #10
 8012c04:	d1df      	bne.n	8012bc6 <__swbuf_r+0x2e>
 8012c06:	4621      	mov	r1, r4
 8012c08:	4628      	mov	r0, r5
 8012c0a:	f7ff fcf1 	bl	80125f0 <_fflush_r>
 8012c0e:	2800      	cmp	r0, #0
 8012c10:	d0d9      	beq.n	8012bc6 <__swbuf_r+0x2e>
 8012c12:	e7d6      	b.n	8012bc2 <__swbuf_r+0x2a>

08012c14 <__swsetup_r>:
 8012c14:	b538      	push	{r3, r4, r5, lr}
 8012c16:	4b29      	ldr	r3, [pc, #164]	@ (8012cbc <__swsetup_r+0xa8>)
 8012c18:	4605      	mov	r5, r0
 8012c1a:	6818      	ldr	r0, [r3, #0]
 8012c1c:	460c      	mov	r4, r1
 8012c1e:	b118      	cbz	r0, 8012c28 <__swsetup_r+0x14>
 8012c20:	6a03      	ldr	r3, [r0, #32]
 8012c22:	b90b      	cbnz	r3, 8012c28 <__swsetup_r+0x14>
 8012c24:	f7fc fe20 	bl	800f868 <__sinit>
 8012c28:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c2c:	0719      	lsls	r1, r3, #28
 8012c2e:	d422      	bmi.n	8012c76 <__swsetup_r+0x62>
 8012c30:	06da      	lsls	r2, r3, #27
 8012c32:	d407      	bmi.n	8012c44 <__swsetup_r+0x30>
 8012c34:	2209      	movs	r2, #9
 8012c36:	602a      	str	r2, [r5, #0]
 8012c38:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8012c3c:	81a3      	strh	r3, [r4, #12]
 8012c3e:	f04f 30ff 	mov.w	r0, #4294967295
 8012c42:	e033      	b.n	8012cac <__swsetup_r+0x98>
 8012c44:	0758      	lsls	r0, r3, #29
 8012c46:	d512      	bpl.n	8012c6e <__swsetup_r+0x5a>
 8012c48:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8012c4a:	b141      	cbz	r1, 8012c5e <__swsetup_r+0x4a>
 8012c4c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8012c50:	4299      	cmp	r1, r3
 8012c52:	d002      	beq.n	8012c5a <__swsetup_r+0x46>
 8012c54:	4628      	mov	r0, r5
 8012c56:	f7fd fecf 	bl	80109f8 <_free_r>
 8012c5a:	2300      	movs	r3, #0
 8012c5c:	6363      	str	r3, [r4, #52]	@ 0x34
 8012c5e:	89a3      	ldrh	r3, [r4, #12]
 8012c60:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8012c64:	81a3      	strh	r3, [r4, #12]
 8012c66:	2300      	movs	r3, #0
 8012c68:	6063      	str	r3, [r4, #4]
 8012c6a:	6923      	ldr	r3, [r4, #16]
 8012c6c:	6023      	str	r3, [r4, #0]
 8012c6e:	89a3      	ldrh	r3, [r4, #12]
 8012c70:	f043 0308 	orr.w	r3, r3, #8
 8012c74:	81a3      	strh	r3, [r4, #12]
 8012c76:	6923      	ldr	r3, [r4, #16]
 8012c78:	b94b      	cbnz	r3, 8012c8e <__swsetup_r+0x7a>
 8012c7a:	89a3      	ldrh	r3, [r4, #12]
 8012c7c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8012c80:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8012c84:	d003      	beq.n	8012c8e <__swsetup_r+0x7a>
 8012c86:	4621      	mov	r1, r4
 8012c88:	4628      	mov	r0, r5
 8012c8a:	f000 f88b 	bl	8012da4 <__smakebuf_r>
 8012c8e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012c92:	f013 0201 	ands.w	r2, r3, #1
 8012c96:	d00a      	beq.n	8012cae <__swsetup_r+0x9a>
 8012c98:	2200      	movs	r2, #0
 8012c9a:	60a2      	str	r2, [r4, #8]
 8012c9c:	6962      	ldr	r2, [r4, #20]
 8012c9e:	4252      	negs	r2, r2
 8012ca0:	61a2      	str	r2, [r4, #24]
 8012ca2:	6922      	ldr	r2, [r4, #16]
 8012ca4:	b942      	cbnz	r2, 8012cb8 <__swsetup_r+0xa4>
 8012ca6:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8012caa:	d1c5      	bne.n	8012c38 <__swsetup_r+0x24>
 8012cac:	bd38      	pop	{r3, r4, r5, pc}
 8012cae:	0799      	lsls	r1, r3, #30
 8012cb0:	bf58      	it	pl
 8012cb2:	6962      	ldrpl	r2, [r4, #20]
 8012cb4:	60a2      	str	r2, [r4, #8]
 8012cb6:	e7f4      	b.n	8012ca2 <__swsetup_r+0x8e>
 8012cb8:	2000      	movs	r0, #0
 8012cba:	e7f7      	b.n	8012cac <__swsetup_r+0x98>
 8012cbc:	20000280 	.word	0x20000280

08012cc0 <_raise_r>:
 8012cc0:	291f      	cmp	r1, #31
 8012cc2:	b538      	push	{r3, r4, r5, lr}
 8012cc4:	4605      	mov	r5, r0
 8012cc6:	460c      	mov	r4, r1
 8012cc8:	d904      	bls.n	8012cd4 <_raise_r+0x14>
 8012cca:	2316      	movs	r3, #22
 8012ccc:	6003      	str	r3, [r0, #0]
 8012cce:	f04f 30ff 	mov.w	r0, #4294967295
 8012cd2:	bd38      	pop	{r3, r4, r5, pc}
 8012cd4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8012cd6:	b112      	cbz	r2, 8012cde <_raise_r+0x1e>
 8012cd8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8012cdc:	b94b      	cbnz	r3, 8012cf2 <_raise_r+0x32>
 8012cde:	4628      	mov	r0, r5
 8012ce0:	f000 f830 	bl	8012d44 <_getpid_r>
 8012ce4:	4622      	mov	r2, r4
 8012ce6:	4601      	mov	r1, r0
 8012ce8:	4628      	mov	r0, r5
 8012cea:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8012cee:	f000 b817 	b.w	8012d20 <_kill_r>
 8012cf2:	2b01      	cmp	r3, #1
 8012cf4:	d00a      	beq.n	8012d0c <_raise_r+0x4c>
 8012cf6:	1c59      	adds	r1, r3, #1
 8012cf8:	d103      	bne.n	8012d02 <_raise_r+0x42>
 8012cfa:	2316      	movs	r3, #22
 8012cfc:	6003      	str	r3, [r0, #0]
 8012cfe:	2001      	movs	r0, #1
 8012d00:	e7e7      	b.n	8012cd2 <_raise_r+0x12>
 8012d02:	2100      	movs	r1, #0
 8012d04:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8012d08:	4620      	mov	r0, r4
 8012d0a:	4798      	blx	r3
 8012d0c:	2000      	movs	r0, #0
 8012d0e:	e7e0      	b.n	8012cd2 <_raise_r+0x12>

08012d10 <raise>:
 8012d10:	4b02      	ldr	r3, [pc, #8]	@ (8012d1c <raise+0xc>)
 8012d12:	4601      	mov	r1, r0
 8012d14:	6818      	ldr	r0, [r3, #0]
 8012d16:	f7ff bfd3 	b.w	8012cc0 <_raise_r>
 8012d1a:	bf00      	nop
 8012d1c:	20000280 	.word	0x20000280

08012d20 <_kill_r>:
 8012d20:	b538      	push	{r3, r4, r5, lr}
 8012d22:	4d07      	ldr	r5, [pc, #28]	@ (8012d40 <_kill_r+0x20>)
 8012d24:	2300      	movs	r3, #0
 8012d26:	4604      	mov	r4, r0
 8012d28:	4608      	mov	r0, r1
 8012d2a:	4611      	mov	r1, r2
 8012d2c:	602b      	str	r3, [r5, #0]
 8012d2e:	f7f0 fb91 	bl	8003454 <_kill>
 8012d32:	1c43      	adds	r3, r0, #1
 8012d34:	d102      	bne.n	8012d3c <_kill_r+0x1c>
 8012d36:	682b      	ldr	r3, [r5, #0]
 8012d38:	b103      	cbz	r3, 8012d3c <_kill_r+0x1c>
 8012d3a:	6023      	str	r3, [r4, #0]
 8012d3c:	bd38      	pop	{r3, r4, r5, pc}
 8012d3e:	bf00      	nop
 8012d40:	2001a314 	.word	0x2001a314

08012d44 <_getpid_r>:
 8012d44:	f7f0 bb7e 	b.w	8003444 <_getpid>

08012d48 <_malloc_usable_size_r>:
 8012d48:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8012d4c:	1f18      	subs	r0, r3, #4
 8012d4e:	2b00      	cmp	r3, #0
 8012d50:	bfbc      	itt	lt
 8012d52:	580b      	ldrlt	r3, [r1, r0]
 8012d54:	18c0      	addlt	r0, r0, r3
 8012d56:	4770      	bx	lr

08012d58 <__swhatbuf_r>:
 8012d58:	b570      	push	{r4, r5, r6, lr}
 8012d5a:	460c      	mov	r4, r1
 8012d5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012d60:	2900      	cmp	r1, #0
 8012d62:	b096      	sub	sp, #88	@ 0x58
 8012d64:	4615      	mov	r5, r2
 8012d66:	461e      	mov	r6, r3
 8012d68:	da0d      	bge.n	8012d86 <__swhatbuf_r+0x2e>
 8012d6a:	89a3      	ldrh	r3, [r4, #12]
 8012d6c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8012d70:	f04f 0100 	mov.w	r1, #0
 8012d74:	bf14      	ite	ne
 8012d76:	2340      	movne	r3, #64	@ 0x40
 8012d78:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8012d7c:	2000      	movs	r0, #0
 8012d7e:	6031      	str	r1, [r6, #0]
 8012d80:	602b      	str	r3, [r5, #0]
 8012d82:	b016      	add	sp, #88	@ 0x58
 8012d84:	bd70      	pop	{r4, r5, r6, pc}
 8012d86:	466a      	mov	r2, sp
 8012d88:	f000 f848 	bl	8012e1c <_fstat_r>
 8012d8c:	2800      	cmp	r0, #0
 8012d8e:	dbec      	blt.n	8012d6a <__swhatbuf_r+0x12>
 8012d90:	9901      	ldr	r1, [sp, #4]
 8012d92:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8012d96:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8012d9a:	4259      	negs	r1, r3
 8012d9c:	4159      	adcs	r1, r3
 8012d9e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8012da2:	e7eb      	b.n	8012d7c <__swhatbuf_r+0x24>

08012da4 <__smakebuf_r>:
 8012da4:	898b      	ldrh	r3, [r1, #12]
 8012da6:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8012da8:	079d      	lsls	r5, r3, #30
 8012daa:	4606      	mov	r6, r0
 8012dac:	460c      	mov	r4, r1
 8012dae:	d507      	bpl.n	8012dc0 <__smakebuf_r+0x1c>
 8012db0:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8012db4:	6023      	str	r3, [r4, #0]
 8012db6:	6123      	str	r3, [r4, #16]
 8012db8:	2301      	movs	r3, #1
 8012dba:	6163      	str	r3, [r4, #20]
 8012dbc:	b003      	add	sp, #12
 8012dbe:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8012dc0:	ab01      	add	r3, sp, #4
 8012dc2:	466a      	mov	r2, sp
 8012dc4:	f7ff ffc8 	bl	8012d58 <__swhatbuf_r>
 8012dc8:	9f00      	ldr	r7, [sp, #0]
 8012dca:	4605      	mov	r5, r0
 8012dcc:	4639      	mov	r1, r7
 8012dce:	4630      	mov	r0, r6
 8012dd0:	f7fe f9c0 	bl	8011154 <_malloc_r>
 8012dd4:	b948      	cbnz	r0, 8012dea <__smakebuf_r+0x46>
 8012dd6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8012dda:	059a      	lsls	r2, r3, #22
 8012ddc:	d4ee      	bmi.n	8012dbc <__smakebuf_r+0x18>
 8012dde:	f023 0303 	bic.w	r3, r3, #3
 8012de2:	f043 0302 	orr.w	r3, r3, #2
 8012de6:	81a3      	strh	r3, [r4, #12]
 8012de8:	e7e2      	b.n	8012db0 <__smakebuf_r+0xc>
 8012dea:	89a3      	ldrh	r3, [r4, #12]
 8012dec:	6020      	str	r0, [r4, #0]
 8012dee:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8012df2:	81a3      	strh	r3, [r4, #12]
 8012df4:	9b01      	ldr	r3, [sp, #4]
 8012df6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8012dfa:	b15b      	cbz	r3, 8012e14 <__smakebuf_r+0x70>
 8012dfc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8012e00:	4630      	mov	r0, r6
 8012e02:	f000 f81d 	bl	8012e40 <_isatty_r>
 8012e06:	b128      	cbz	r0, 8012e14 <__smakebuf_r+0x70>
 8012e08:	89a3      	ldrh	r3, [r4, #12]
 8012e0a:	f023 0303 	bic.w	r3, r3, #3
 8012e0e:	f043 0301 	orr.w	r3, r3, #1
 8012e12:	81a3      	strh	r3, [r4, #12]
 8012e14:	89a3      	ldrh	r3, [r4, #12]
 8012e16:	431d      	orrs	r5, r3
 8012e18:	81a5      	strh	r5, [r4, #12]
 8012e1a:	e7cf      	b.n	8012dbc <__smakebuf_r+0x18>

08012e1c <_fstat_r>:
 8012e1c:	b538      	push	{r3, r4, r5, lr}
 8012e1e:	4d07      	ldr	r5, [pc, #28]	@ (8012e3c <_fstat_r+0x20>)
 8012e20:	2300      	movs	r3, #0
 8012e22:	4604      	mov	r4, r0
 8012e24:	4608      	mov	r0, r1
 8012e26:	4611      	mov	r1, r2
 8012e28:	602b      	str	r3, [r5, #0]
 8012e2a:	f7f0 fb73 	bl	8003514 <_fstat>
 8012e2e:	1c43      	adds	r3, r0, #1
 8012e30:	d102      	bne.n	8012e38 <_fstat_r+0x1c>
 8012e32:	682b      	ldr	r3, [r5, #0]
 8012e34:	b103      	cbz	r3, 8012e38 <_fstat_r+0x1c>
 8012e36:	6023      	str	r3, [r4, #0]
 8012e38:	bd38      	pop	{r3, r4, r5, pc}
 8012e3a:	bf00      	nop
 8012e3c:	2001a314 	.word	0x2001a314

08012e40 <_isatty_r>:
 8012e40:	b538      	push	{r3, r4, r5, lr}
 8012e42:	4d06      	ldr	r5, [pc, #24]	@ (8012e5c <_isatty_r+0x1c>)
 8012e44:	2300      	movs	r3, #0
 8012e46:	4604      	mov	r4, r0
 8012e48:	4608      	mov	r0, r1
 8012e4a:	602b      	str	r3, [r5, #0]
 8012e4c:	f7f0 fb72 	bl	8003534 <_isatty>
 8012e50:	1c43      	adds	r3, r0, #1
 8012e52:	d102      	bne.n	8012e5a <_isatty_r+0x1a>
 8012e54:	682b      	ldr	r3, [r5, #0]
 8012e56:	b103      	cbz	r3, 8012e5a <_isatty_r+0x1a>
 8012e58:	6023      	str	r3, [r4, #0]
 8012e5a:	bd38      	pop	{r3, r4, r5, pc}
 8012e5c:	2001a314 	.word	0x2001a314

08012e60 <sqrtf>:
 8012e60:	b508      	push	{r3, lr}
 8012e62:	ed2d 8b02 	vpush	{d8}
 8012e66:	eeb0 8a40 	vmov.f32	s16, s0
 8012e6a:	f000 f817 	bl	8012e9c <__ieee754_sqrtf>
 8012e6e:	eeb4 8a48 	vcmp.f32	s16, s16
 8012e72:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e76:	d60c      	bvs.n	8012e92 <sqrtf+0x32>
 8012e78:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8012e98 <sqrtf+0x38>
 8012e7c:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8012e80:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8012e84:	d505      	bpl.n	8012e92 <sqrtf+0x32>
 8012e86:	f7fc fef7 	bl	800fc78 <__errno>
 8012e8a:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8012e8e:	2321      	movs	r3, #33	@ 0x21
 8012e90:	6003      	str	r3, [r0, #0]
 8012e92:	ecbd 8b02 	vpop	{d8}
 8012e96:	bd08      	pop	{r3, pc}
 8012e98:	00000000 	.word	0x00000000

08012e9c <__ieee754_sqrtf>:
 8012e9c:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8012ea0:	4770      	bx	lr
	...

08012ea4 <_init>:
 8012ea4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012ea6:	bf00      	nop
 8012ea8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012eaa:	bc08      	pop	{r3}
 8012eac:	469e      	mov	lr, r3
 8012eae:	4770      	bx	lr

08012eb0 <_fini>:
 8012eb0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8012eb2:	bf00      	nop
 8012eb4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8012eb6:	bc08      	pop	{r3}
 8012eb8:	469e      	mov	lr, r3
 8012eba:	4770      	bx	lr
