{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1672872886923 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1672872886923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 16:54:46 2023 " "Processing started: Wed Jan 04 16:54:46 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1672872886923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1672872886923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ALU_Main -c ALU_Main " "Command: quartus_map --read_settings_files=on --write_settings_files=off ALU_Main -c ALU_Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1672872886923 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1672872887136 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu_main.vhd 2 1 " "Found 2 design units, including 1 entities, in source file alu_main.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU_Main-alu_proc " "Found design unit 1: ALU_Main-alu_proc" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 31 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1672872887421 ""} { "Info" "ISGN_ENTITY_NAME" "1 ALU_Main " "Found entity 1: ALU_Main" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1 1672872887421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1672872887421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.vhd 2 0 " "Found 2 design units, including 0 entities, in source file alu.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ALU " "Found design unit 1: ALU" {  } { { "ALU.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1672872887421 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 ALU-body " "Found design unit 2: ALU-body" {  } { { "ALU.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU.vhd" 100 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1672872887421 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1672872887421 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "displays.vhd 2 0 " "Found 2 design units, including 0 entities, in source file displays.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Displays " "Found design unit 1: Displays" {  } { { "Displays.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/Displays.vhd" 5 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1672872887435 ""} { "Info" "ISGN_DESIGN_UNIT_NAME" "2 Displays-body " "Found design unit 2: Displays-body" {  } { { "Displays.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/Displays.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1 1672872887435 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1 1672872887435 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "ALU_Main " "Elaborating entity \"ALU_Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1 1672872887451 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "carry_out ALU_Main.vhd(25) " "VHDL Signal Declaration warning at ALU_Main.vhd(25): used implicit default value for signal \"carry_out\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 25 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "aux_carry_16bits ALU_Main.vhd(64) " "VHDL Process Statement warning at ALU_Main.vhd(64): signal \"aux_carry_16bits\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 64 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_register ALU_Main.vhd(76) " "VHDL Process Statement warning at ALU_Main.vhd(76): signal \"state_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 76 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "state_register ALU_Main.vhd(101) " "VHDL Process Statement warning at ALU_Main.vhd(101): signal \"state_register\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 101 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_carry ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"aux_carry\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_carry_16bits ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"aux_carry_16bits\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "aux_result ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"aux_result\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "state_register ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"state_register\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "flag_carry_aux ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"flag_carry_aux\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "partial_m1 ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"partial_m1\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "partial_m2 ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"partial_m2\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "partial_m3 ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"partial_m3\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "partial_m4 ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"partial_m4\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "partial_m5 ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"partial_m5\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "partial_m6 ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"partial_m6\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "partial_m7 ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"partial_m7\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "partial_m8 ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"partial_m8\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "partial_sum ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"partial_sum\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Warning" "WVRFX_L2_VHDL_ID_IN_COMB_PROCESS_HOLDS_VALUE" "displays ALU_Main.vhd(37) " "VHDL Process Statement warning at ALU_Main.vhd(37): inferring latch(es) for signal or variable \"displays\", which holds its previous value in one or more paths through the process" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10631 "VHDL Process Statement warning at %2!s!: inferring latch(es) for signal or variable \"%1!s!\", which holds its previous value in one or more paths through the process" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[0\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[0\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[1\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[1\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[2\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[2\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[3\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[3\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[4\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[4\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[5\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[5\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[6\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[6\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[7\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[7\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[8\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[8\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[9\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[9\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[10\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[10\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[11\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[11\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[12\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[12\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[13\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[13\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[14\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[14\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[15\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[15\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[16\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[16\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[17\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[17\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[18\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[18\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[19\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[19\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[20\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[20\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[21\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[21\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[22\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[22\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[23\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[23\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[24\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[24\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[25\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[25\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[26\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[26\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[27\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[27\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[28\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[28\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[29\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[29\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[30\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[30\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[31\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[31\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[32\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[32\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[33\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[33\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[34\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[34\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[35\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[35\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[36\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[36\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[37\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[37\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[38\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[38\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[39\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[39\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[40\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[40\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[41\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[41\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[42\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[42\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[43\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[43\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[44\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[44\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[45\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[45\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[46\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[46\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[47\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[47\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[48\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[48\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[49\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[49\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[50\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[50\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[51\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[51\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[52\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[52\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[53\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[53\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887451 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[54\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[54\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "displays\[55\] ALU_Main.vhd(37) " "Inferred latch for \"displays\[55\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_0_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_0_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_1_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_1_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_2_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_2_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_3_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_3_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_4_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_4_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_5_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_5_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_6_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_6_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_7_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_7_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_8_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_8_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_9_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_9_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_10_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_10_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_11_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_11_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_12_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_12_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_13_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_13_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_14_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_14_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_sum_15_ ALU_Main.vhd(37) " "Inferred latch for \"partial_sum_15_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_0_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_0_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_1_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_1_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_2_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_2_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_3_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_3_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_4_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_4_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_5_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_5_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_6_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_6_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_7_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_7_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_8_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_8_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_9_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_9_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_10_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_10_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_11_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_11_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_12_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_12_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_13_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_13_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_14_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_14_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m8_15_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m8_15_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_0_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_0_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_1_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_1_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_2_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_2_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_3_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_3_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_4_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_4_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_5_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_5_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_6_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_6_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_7_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_7_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_8_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_8_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_9_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_9_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_10_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_10_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_11_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_11_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_12_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_12_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_13_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_13_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_14_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_14_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m7_15_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m7_15_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_0_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_0_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_1_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_1_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_2_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_2_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_3_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_3_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_4_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_4_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_5_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_5_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_6_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_6_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_7_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_7_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_8_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_8_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_9_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_9_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_10_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_10_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_11_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_11_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_12_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_12_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_13_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_13_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_14_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_14_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m6_15_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m6_15_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_0_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_0_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_1_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_1_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_2_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_2_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_3_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_3_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_4_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_4_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_5_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_5_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_6_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_6_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_7_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_7_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_8_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_8_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_9_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_9_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_10_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_10_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_11_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_11_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_12_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_12_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_13_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_13_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_14_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_14_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m5_15_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m5_15_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_0_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_0_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_1_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_1_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_2_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_2_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_3_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_3_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_4_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_4_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_5_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_5_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_6_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_6_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_7_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_7_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_8_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_8_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_9_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_9_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_10_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_10_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_11_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_11_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_12_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_12_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_13_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_13_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_14_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_14_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m4_15_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m4_15_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_0_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_0_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_1_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_1_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_2_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_2_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_3_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_3_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_4_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_4_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_5_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_5_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_6_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_6_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_7_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_7_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_8_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_8_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_9_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_9_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_10_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_10_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_11_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_11_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_12_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_12_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_13_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_13_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_14_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_14_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m3_15_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m3_15_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_0_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_0_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_1_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_1_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_2_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_2_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_3_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_3_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_4_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_4_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_5_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_5_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_6_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_6_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_7_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_7_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_8_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_8_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_9_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_9_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_10_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_10_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_11_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_11_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_12_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_12_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_13_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_13_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_14_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_14_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m2_15_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m2_15_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m1_0_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m1_0_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m1_1_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m1_1_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m1_2_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m1_2_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m1_3_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m1_3_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m1_4_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m1_4_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m1_5_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m1_5_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m1_6_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m1_6_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "partial_m1_7_ ALU_Main.vhd(37) " "Inferred latch for \"partial_m1_7_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_carry_aux_0_ ALU_Main.vhd(37) " "Inferred latch for \"flag_carry_aux_0_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "flag_carry_aux_1_ ALU_Main.vhd(37) " "Inferred latch for \"flag_carry_aux_1_\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_register\[0\] ALU_Main.vhd(37) " "Inferred latch for \"state_register\[0\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_register\[1\] ALU_Main.vhd(37) " "Inferred latch for \"state_register\[1\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_register\[2\] ALU_Main.vhd(37) " "Inferred latch for \"state_register\[2\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "state_register\[3\] ALU_Main.vhd(37) " "Inferred latch for \"state_register\[3\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[0\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[0\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[1\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[1\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[2\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[2\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[3\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[3\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[4\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[4\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[5\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[5\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[6\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[6\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[7\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[7\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[8\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[8\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[9\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[9\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[10\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[10\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[11\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[11\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[12\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[12\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[13\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[13\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[14\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[14\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_result\[15\] ALU_Main.vhd(37) " "Inferred latch for \"aux_result\[15\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[0\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[0\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[1\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[1\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[2\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[2\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[3\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[3\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[4\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[4\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[5\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[5\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[6\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[6\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[7\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[7\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[8\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[8\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[9\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[9\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[10\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[10\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[11\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[11\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[12\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[12\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[13\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[13\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[14\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[14\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry_16bits\[15\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry_16bits\[15\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry\[0\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry\[0\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry\[1\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry\[1\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry\[2\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry\[2\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry\[3\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry\[3\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry\[4\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry\[4\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry\[5\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry\[5\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry\[6\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry\[6\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry\[7\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry\[7\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "aux_carry\[8\] ALU_Main.vhd(37) " "Inferred latch for \"aux_carry\[8\]\" at ALU_Main.vhd(37)" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "" 0 -1 1672872887466 "|ALU_Main"}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC_HDR" "" "The following nodes have both tri-state and non-tri-state drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[0\] " "Inserted always-enabled tri-state buffer between \"displays\[0\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[1\] " "Inserted always-enabled tri-state buffer between \"displays\[1\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[2\] " "Inserted always-enabled tri-state buffer between \"displays\[2\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[3\] " "Inserted always-enabled tri-state buffer between \"displays\[3\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[4\] " "Inserted always-enabled tri-state buffer between \"displays\[4\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[5\] " "Inserted always-enabled tri-state buffer between \"displays\[5\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[6\] " "Inserted always-enabled tri-state buffer between \"displays\[6\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[7\] " "Inserted always-enabled tri-state buffer between \"displays\[7\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[8\] " "Inserted always-enabled tri-state buffer between \"displays\[8\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[9\] " "Inserted always-enabled tri-state buffer between \"displays\[9\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[10\] " "Inserted always-enabled tri-state buffer between \"displays\[10\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[11\] " "Inserted always-enabled tri-state buffer between \"displays\[11\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[12\] " "Inserted always-enabled tri-state buffer between \"displays\[12\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[13\] " "Inserted always-enabled tri-state buffer between \"displays\[13\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[14\] " "Inserted always-enabled tri-state buffer between \"displays\[14\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[15\] " "Inserted always-enabled tri-state buffer between \"displays\[15\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[16\] " "Inserted always-enabled tri-state buffer between \"displays\[16\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[17\] " "Inserted always-enabled tri-state buffer between \"displays\[17\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[18\] " "Inserted always-enabled tri-state buffer between \"displays\[18\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[19\] " "Inserted always-enabled tri-state buffer between \"displays\[19\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[20\] " "Inserted always-enabled tri-state buffer between \"displays\[20\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[21\] " "Inserted always-enabled tri-state buffer between \"displays\[21\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[22\] " "Inserted always-enabled tri-state buffer between \"displays\[22\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[23\] " "Inserted always-enabled tri-state buffer between \"displays\[23\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[24\] " "Inserted always-enabled tri-state buffer between \"displays\[24\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[25\] " "Inserted always-enabled tri-state buffer between \"displays\[25\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[26\] " "Inserted always-enabled tri-state buffer between \"displays\[26\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[27\] " "Inserted always-enabled tri-state buffer between \"displays\[27\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[28\] " "Inserted always-enabled tri-state buffer between \"displays\[28\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[31\] " "Inserted always-enabled tri-state buffer between \"displays\[31\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[32\] " "Inserted always-enabled tri-state buffer between \"displays\[32\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[33\] " "Inserted always-enabled tri-state buffer between \"displays\[33\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[36\] " "Inserted always-enabled tri-state buffer between \"displays\[36\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[37\] " "Inserted always-enabled tri-state buffer between \"displays\[37\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[39\] " "Inserted always-enabled tri-state buffer between \"displays\[39\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[40\] " "Inserted always-enabled tri-state buffer between \"displays\[40\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[41\] " "Inserted always-enabled tri-state buffer between \"displays\[41\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[44\] " "Inserted always-enabled tri-state buffer between \"displays\[44\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[45\] " "Inserted always-enabled tri-state buffer between \"displays\[45\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[46\] " "Inserted always-enabled tri-state buffer between \"displays\[46\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[48\] " "Inserted always-enabled tri-state buffer between \"displays\[48\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[51\] " "Inserted always-enabled tri-state buffer between \"displays\[51\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[53\] " "Inserted always-enabled tri-state buffer between \"displays\[53\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "displays\[55\] " "Inserted always-enabled tri-state buffer between \"displays\[55\]\" and its non-tri-state driver." {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_sum_8_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_sum_8_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_sum_9_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_sum_9_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_sum_10_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_sum_10_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_sum_11_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_sum_11_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_sum_12_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_sum_12_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_sum_13_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_sum_13_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_sum_14_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_sum_14_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_sum_15_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_sum_15_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_1_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_1_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_2_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_2_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_3_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_3_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_4_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_4_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_5_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_5_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_6_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_6_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_7_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_7_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_8_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_8_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_9_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_9_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_10_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_10_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_11_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_11_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_12_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_12_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_13_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_13_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_14_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_14_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m2_15_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m2_15_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_2_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_2_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_3_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_3_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_4_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_4_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_5_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_5_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_6_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_6_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_7_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_7_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_8_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_8_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_9_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_9_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_10_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_10_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_11_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_11_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_12_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_12_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_13_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_13_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_14_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_14_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m3_15_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m3_15_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m4_3_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m4_3_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m4_4_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m4_4_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m4_5_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m4_5_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m4_6_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m4_6_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m4_7_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m4_7_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m4_8_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m4_8_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m4_9_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m4_9_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m4_10_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m4_10_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m4_11_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m4_11_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m4_12_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m4_12_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m4_13_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m4_13_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m4_14_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m4_14_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m4_15_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m4_15_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m5_4_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m5_4_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m5_5_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m5_5_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m5_6_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m5_6_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m5_7_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m5_7_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m5_8_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m5_8_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m5_9_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m5_9_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m5_10_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m5_10_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m5_11_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m5_11_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m5_12_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m5_12_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m5_13_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m5_13_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m5_14_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m5_14_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m5_15_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m5_15_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m6_5_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m6_5_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m6_6_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m6_6_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m6_7_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m6_7_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m6_8_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m6_8_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m6_9_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m6_9_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m6_10_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m6_10_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m6_11_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m6_11_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m6_12_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m6_12_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m6_13_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m6_13_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m6_14_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m6_14_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m6_15_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m6_15_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m7_6_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m7_6_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m7_7_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m7_7_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m7_8_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m7_8_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m7_9_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m7_9_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m7_10_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m7_10_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m7_11_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m7_11_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m7_12_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m7_12_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m7_13_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m7_13_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m7_14_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m7_14_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m7_15_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m7_15_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m8_7_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m8_7_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m8_8_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m8_8_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m8_9_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m8_9_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m8_10_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m8_10_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m8_11_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m8_11_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m8_12_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m8_12_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m8_13_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m8_13_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m8_14_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m8_14_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.partial_m8_15_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.partial_m8_15_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.flag_carry_aux_1_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.flag_carry_aux_1_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_ENABLED_TRI_AFTER_LOGIC" "global.bp.work.ALU.flag_carry_aux_0_ " "Inserted always-enabled tri-state buffer between \"global.bp.work.ALU.flag_carry_aux_0_\" and its non-tri-state driver." {  } {  } 0 13035 "Inserted always-enabled tri-state buffer between \"%1!s!\" and its non-tri-state driver." 0 0 "" 0 -1 1672872887892 ""}  } {  } 0 13034 "The following nodes have both tri-state and non-tri-state drivers" 0 0 "" 0 -1 1672872887892 ""}
{ "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI_HDR" "" "The following bidir pins have no drivers" { { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.ALU.partial_m1_8_ " "Bidir \"global.bp.work.ALU.partial_m1_8_\" has no driver" {  } {  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.ALU.partial_m1_9_ " "Bidir \"global.bp.work.ALU.partial_m1_9_\" has no driver" {  } {  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.ALU.partial_m1_10_ " "Bidir \"global.bp.work.ALU.partial_m1_10_\" has no driver" {  } {  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.ALU.partial_m1_11_ " "Bidir \"global.bp.work.ALU.partial_m1_11_\" has no driver" {  } {  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.ALU.partial_m1_12_ " "Bidir \"global.bp.work.ALU.partial_m1_12_\" has no driver" {  } {  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.ALU.partial_m1_13_ " "Bidir \"global.bp.work.ALU.partial_m1_13_\" has no driver" {  } {  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.ALU.partial_m1_14_ " "Bidir \"global.bp.work.ALU.partial_m1_14_\" has no driver" {  } {  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "global.bp.work.ALU.partial_m1_15_ " "Bidir \"global.bp.work.ALU.partial_m1_15_\" has no driver" {  } {  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_1\[0\] " "Bidir \"num_1\[0\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_1\[1\] " "Bidir \"num_1\[1\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_1\[2\] " "Bidir \"num_1\[2\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_1\[3\] " "Bidir \"num_1\[3\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_1\[4\] " "Bidir \"num_1\[4\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_1\[5\] " "Bidir \"num_1\[5\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_1\[6\] " "Bidir \"num_1\[6\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_1\[7\] " "Bidir \"num_1\[7\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_2\[0\] " "Bidir \"num_2\[0\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_2\[1\] " "Bidir \"num_2\[1\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_2\[2\] " "Bidir \"num_2\[2\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_2\[3\] " "Bidir \"num_2\[3\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_2\[4\] " "Bidir \"num_2\[4\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_2\[5\] " "Bidir \"num_2\[5\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_2\[6\] " "Bidir \"num_2\[6\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_INSERTED_ALWAYS_DISABLED_TRI" "num_2\[7\] " "Bidir \"num_2\[7\]\" has no driver" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 -1 0 } }  } 0 13040 "Bidir \"%1!s!\" has no driver" 0 0 "" 0 -1 1672872887892 ""}  } {  } 0 13039 "The following bidir pins have no drivers" 0 0 "" 0 -1 1672872887892 ""}
{ "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI_HDR" "" "The following tri-state nodes are fed by constants" { { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "displays\[29\] VCC pin " "The pin \"displays\[29\]\" is fed by VCC" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "displays\[30\] VCC pin " "The pin \"displays\[30\]\" is fed by VCC" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "displays\[34\] VCC pin " "The pin \"displays\[34\]\" is fed by VCC" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "displays\[35\] VCC pin " "The pin \"displays\[35\]\" is fed by VCC" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "displays\[38\] VCC pin " "The pin \"displays\[38\]\" is fed by VCC" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "displays\[42\] VCC pin " "The pin \"displays\[42\]\" is fed by VCC" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "displays\[43\] VCC pin " "The pin \"displays\[43\]\" is fed by VCC" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "displays\[47\] VCC pin " "The pin \"displays\[47\]\" is fed by VCC" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "displays\[49\] VCC pin " "The pin \"displays\[49\]\" is fed by VCC" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "displays\[50\] VCC pin " "The pin \"displays\[50\]\" is fed by VCC" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "displays\[52\] VCC pin " "The pin \"displays\[52\]\" is fed by VCC" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "displays\[54\] VCC pin " "The pin \"displays\[54\]\" is fed by VCC" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m2_0_ GND pin " "The pin \"global.bp.work.ALU.partial_m2_0_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m3_0_ GND pin " "The pin \"global.bp.work.ALU.partial_m3_0_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m3_1_ GND pin " "The pin \"global.bp.work.ALU.partial_m3_1_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m4_0_ GND pin " "The pin \"global.bp.work.ALU.partial_m4_0_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m4_1_ GND pin " "The pin \"global.bp.work.ALU.partial_m4_1_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m4_2_ GND pin " "The pin \"global.bp.work.ALU.partial_m4_2_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m5_0_ GND pin " "The pin \"global.bp.work.ALU.partial_m5_0_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m5_1_ GND pin " "The pin \"global.bp.work.ALU.partial_m5_1_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m5_2_ GND pin " "The pin \"global.bp.work.ALU.partial_m5_2_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m5_3_ GND pin " "The pin \"global.bp.work.ALU.partial_m5_3_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m6_0_ GND pin " "The pin \"global.bp.work.ALU.partial_m6_0_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m6_1_ GND pin " "The pin \"global.bp.work.ALU.partial_m6_1_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m6_2_ GND pin " "The pin \"global.bp.work.ALU.partial_m6_2_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m6_3_ GND pin " "The pin \"global.bp.work.ALU.partial_m6_3_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m6_4_ GND pin " "The pin \"global.bp.work.ALU.partial_m6_4_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m7_0_ GND pin " "The pin \"global.bp.work.ALU.partial_m7_0_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m7_1_ GND pin " "The pin \"global.bp.work.ALU.partial_m7_1_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m7_2_ GND pin " "The pin \"global.bp.work.ALU.partial_m7_2_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m7_3_ GND pin " "The pin \"global.bp.work.ALU.partial_m7_3_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m7_4_ GND pin " "The pin \"global.bp.work.ALU.partial_m7_4_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m7_5_ GND pin " "The pin \"global.bp.work.ALU.partial_m7_5_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m8_0_ GND pin " "The pin \"global.bp.work.ALU.partial_m8_0_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m8_1_ GND pin " "The pin \"global.bp.work.ALU.partial_m8_1_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m8_2_ GND pin " "The pin \"global.bp.work.ALU.partial_m8_2_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m8_3_ GND pin " "The pin \"global.bp.work.ALU.partial_m8_3_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m8_4_ GND pin " "The pin \"global.bp.work.ALU.partial_m8_4_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m8_5_ GND pin " "The pin \"global.bp.work.ALU.partial_m8_5_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""} { "Warning" "WMLS_OPT_REPLACED_VCC_OR_GND_WITH_TRI" "global.bp.work.ALU.partial_m8_6_ GND pin " "The pin \"global.bp.work.ALU.partial_m8_6_\" is fed by GND" {  } {  } 0 13033 "The %3!s! \"%1!s!\" is fed by %2!s!" 0 0 "" 0 -1 1672872887892 ""}  } {  } 0 13032 "The following tri-state nodes are fed by constants" 0 0 "" 0 -1 1672872887892 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_HDR" "" "One or more bidirs are fed by always enabled tri-state buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_sum_8_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_sum_8_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_sum_9_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_sum_9_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_sum_10_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_sum_10_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_sum_11_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_sum_11_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_sum_12_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_sum_12_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_sum_13_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_sum_13_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_sum_14_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_sum_14_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_sum_15_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_sum_15_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_1_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_1_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_2_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_2_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_3_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_3_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_4_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_4_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_5_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_5_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_6_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_6_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_7_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_7_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_8_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_8_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_9_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_9_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_10_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_10_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_11_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_11_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_12_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_12_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_13_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_13_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m2_14_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m2_14_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m3_2_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m3_2_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m3_3_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m3_3_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m3_4_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m3_4_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m3_5_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m3_5_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m3_6_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m3_6_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m3_7_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m3_7_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m3_8_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m3_8_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m3_9_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m3_9_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m3_10_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m3_10_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m3_11_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m3_11_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m3_12_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m3_12_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m3_13_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m3_13_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m4_3_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m4_3_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m4_4_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m4_4_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m4_5_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m4_5_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m4_6_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m4_6_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m4_7_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m4_7_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m4_8_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m4_8_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m4_9_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m4_9_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m4_10_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m4_10_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m4_11_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m4_11_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m4_12_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m4_12_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m5_4_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m5_4_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m5_5_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m5_5_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m5_6_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m5_6_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m5_7_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m5_7_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m5_8_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m5_8_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m5_9_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m5_9_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m5_10_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m5_10_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m5_11_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m5_11_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m6_5_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m6_5_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m6_6_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m6_6_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m6_7_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m6_7_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m6_8_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m6_8_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m6_9_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m6_9_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m6_10_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m6_10_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m7_6_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m7_6_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m7_7_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m7_7_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m7_8_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m7_8_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m7_9_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m7_9_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m8_7_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m8_7_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m8_8_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m8_8_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m8_9_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m8_9_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m8_10_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m8_10_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m8_11_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m8_11_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m8_12_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m8_12_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m8_13_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m8_13_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m8_14_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m8_14_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_TRI_SUB" "global.bp.work.ALU.partial_m8_15_ " "Fan-out of permanently enabled tri-state buffer feeding bidir \"global.bp.work.ALU.partial_m8_15_\" is moved to its source" {  } {  } 0 13061 "Fan-out of permanently enabled tri-state buffer feeding bidir \"%1!s!\" is moved to its source" 0 0 "" 0 -1 1672872887909 ""}  } {  } 0 13060 "One or more bidirs are fed by always enabled tri-state buffers" 0 0 "" 0 -1 1672872887909 ""}
{ "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_HDR" "" "One or more bidirs are fed by always-enabled (GND-fed) open-drain buffers" { { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m2_0_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m2_0_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m3_0_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m3_0_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m3_1_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m3_1_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m4_0_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m4_0_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m4_1_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m4_1_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m4_2_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m4_2_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m5_0_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m5_0_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m5_1_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m5_1_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m5_2_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m5_2_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m5_3_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m5_3_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m6_0_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m6_0_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m6_1_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m6_1_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m6_2_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m6_2_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m6_3_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m6_3_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m6_4_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m6_4_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m7_0_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m7_0_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m7_1_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m7_1_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m7_2_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m7_2_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m7_3_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m7_3_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m7_4_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m7_4_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m7_5_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m7_5_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m8_0_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m8_0_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m8_1_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m8_1_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m8_2_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m8_2_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m8_3_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m8_3_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m8_4_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m8_4_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m8_5_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m8_5_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""} { "Info" "IMLS_MLS_FANOUT_MOVED_FOR_PERMANENTLY_ENABLED_OPNDRN_SUB" "global.bp.work.ALU.partial_m8_6_ " "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"global.bp.work.ALU.partial_m8_6_\" is set to GND" {  } {  } 0 13037 "Fan-out of permanently enabled (GND-fed) open-drain buffer feeding bidir \"%1!s!\" is set to GND" 0 0 "" 0 -1 1672872887909 ""}  } {  } 0 13036 "One or more bidirs are fed by always-enabled (GND-fed) open-drain buffers" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[0\] " "Latch aux_result\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[1\] " "Latch aux_result\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[2\] " "Latch aux_result\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[3\] " "Latch aux_result\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[4\] " "Latch aux_result\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[5\] " "Latch aux_result\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[6\] " "Latch aux_result\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[7\] " "Latch aux_result\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[8\] " "Latch aux_result\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[9\] " "Latch aux_result\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[10\] " "Latch aux_result\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[11\] " "Latch aux_result\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[12\] " "Latch aux_result\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[13\] " "Latch aux_result\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[14\] " "Latch aux_result\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_result\[15\] " "Latch aux_result\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_register\[0\] " "Latch state_register\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "state_register\[3\] " "Latch state_register\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_carry\[7\] " "Latch aux_carry\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_carry\[8\] " "Latch aux_carry\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_carry\[1\] " "Latch aux_carry\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_carry\[2\] " "Latch aux_carry\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_carry\[3\] " "Latch aux_carry\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_carry\[4\] " "Latch aux_carry\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_carry\[5\] " "Latch aux_carry\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "aux_carry\[6\] " "Latch aux_carry\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA btn_1 " "Ports D and ENA on the latch are fed by the same signal btn_1" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "" 0 -1 1672872887909 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "" 0 -1 1672872887909 ""}
{ "Warning" "WMLS_MLS_ENABLED_OE" "" "TRI or OPNDRN buffers permanently enabled" { { "Warning" "WMLS_MLS_NODE_NAME" "displays\[0\]~synth " "Node \"displays\[0\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[1\]~synth " "Node \"displays\[1\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[2\]~synth " "Node \"displays\[2\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[3\]~synth " "Node \"displays\[3\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[4\]~synth " "Node \"displays\[4\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[5\]~synth " "Node \"displays\[5\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[6\]~synth " "Node \"displays\[6\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[7\]~synth " "Node \"displays\[7\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[8\]~synth " "Node \"displays\[8\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[9\]~synth " "Node \"displays\[9\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[10\]~synth " "Node \"displays\[10\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[11\]~synth " "Node \"displays\[11\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[12\]~synth " "Node \"displays\[12\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[13\]~synth " "Node \"displays\[13\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[14\]~synth " "Node \"displays\[14\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[15\]~synth " "Node \"displays\[15\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[16\]~synth " "Node \"displays\[16\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[17\]~synth " "Node \"displays\[17\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[18\]~synth " "Node \"displays\[18\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[19\]~synth " "Node \"displays\[19\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[20\]~synth " "Node \"displays\[20\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[21\]~synth " "Node \"displays\[21\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[22\]~synth " "Node \"displays\[22\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[23\]~synth " "Node \"displays\[23\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[24\]~synth " "Node \"displays\[24\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[25\]~synth " "Node \"displays\[25\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[26\]~synth " "Node \"displays\[26\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[27\]~synth " "Node \"displays\[27\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[28\]~synth " "Node \"displays\[28\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[29\]~synth " "Node \"displays\[29\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[30\]~synth " "Node \"displays\[30\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[31\]~synth " "Node \"displays\[31\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[32\]~synth " "Node \"displays\[32\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[33\]~synth " "Node \"displays\[33\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[34\]~synth " "Node \"displays\[34\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[35\]~synth " "Node \"displays\[35\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[36\]~synth " "Node \"displays\[36\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[37\]~synth " "Node \"displays\[37\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[38\]~synth " "Node \"displays\[38\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[39\]~synth " "Node \"displays\[39\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[40\]~synth " "Node \"displays\[40\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[41\]~synth " "Node \"displays\[41\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[42\]~synth " "Node \"displays\[42\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[43\]~synth " "Node \"displays\[43\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[44\]~synth " "Node \"displays\[44\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[45\]~synth " "Node \"displays\[45\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[46\]~synth " "Node \"displays\[46\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[47\]~synth " "Node \"displays\[47\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[48\]~synth " "Node \"displays\[48\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[49\]~synth " "Node \"displays\[49\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[50\]~synth " "Node \"displays\[50\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[51\]~synth " "Node \"displays\[51\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[52\]~synth " "Node \"displays\[52\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[53\]~synth " "Node \"displays\[53\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[54\]~synth " "Node \"displays\[54\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "displays\[55\]~synth " "Node \"displays\[55\]~synth\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "partial_sum_8_~synth " "Node \"partial_sum_8_~synth\"" {  } { { "ALU.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "partial_sum_9_~synth " "Node \"partial_sum_9_~synth\"" {  } { { "ALU.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "partial_sum_10_~synth " "Node \"partial_sum_10_~synth\"" {  } { { "ALU.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "partial_sum_11_~synth " "Node \"partial_sum_11_~synth\"" {  } { { "ALU.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "partial_sum_12_~synth " "Node \"partial_sum_12_~synth\"" {  } { { "ALU.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "partial_sum_13_~synth " "Node \"partial_sum_13_~synth\"" {  } { { "ALU.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "partial_sum_14_~synth " "Node \"partial_sum_14_~synth\"" {  } { { "ALU.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "partial_sum_15_~synth " "Node \"partial_sum_15_~synth\"" {  } { { "ALU.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU.vhd" 104 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "flag_carry_aux_1_~synth " "Node \"flag_carry_aux_1_~synth\"" {  } { { "ALU.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""} { "Warning" "WMLS_MLS_NODE_NAME" "flag_carry_aux_0_~synth " "Node \"flag_carry_aux_0_~synth\"" {  } { { "ALU.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU.vhd" 102 -1 0 } }  } 0 13010 "Node \"%1!s!\"" 0 0 "" 0 -1 1672872887971 ""}  } {  } 0 13009 "TRI or OPNDRN buffers permanently enabled" 0 0 "" 0 -1 1672872887971 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "carry_out GND " "Pin \"carry_out\" is stuck at GND" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 25 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1672872887971 "|ALU_Main|carry_out"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.ALU.partial_sum_0__gl_output GND " "Pin \"global.bp.work.ALU.partial_sum_0__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1672872887971 "|ALU_Main|global.bp.work.ALU.partial_sum_0__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.ALU.partial_sum_1__gl_output GND " "Pin \"global.bp.work.ALU.partial_sum_1__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1672872887971 "|ALU_Main|global.bp.work.ALU.partial_sum_1__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.ALU.partial_sum_2__gl_output GND " "Pin \"global.bp.work.ALU.partial_sum_2__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1672872887971 "|ALU_Main|global.bp.work.ALU.partial_sum_2__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.ALU.partial_sum_3__gl_output GND " "Pin \"global.bp.work.ALU.partial_sum_3__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1672872887971 "|ALU_Main|global.bp.work.ALU.partial_sum_3__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.ALU.partial_sum_4__gl_output GND " "Pin \"global.bp.work.ALU.partial_sum_4__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1672872887971 "|ALU_Main|global.bp.work.ALU.partial_sum_4__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.ALU.partial_sum_5__gl_output GND " "Pin \"global.bp.work.ALU.partial_sum_5__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1672872887971 "|ALU_Main|global.bp.work.ALU.partial_sum_5__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.ALU.partial_sum_6__gl_output GND " "Pin \"global.bp.work.ALU.partial_sum_6__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1672872887971 "|ALU_Main|global.bp.work.ALU.partial_sum_6__gl_output"} { "Warning" "WMLS_MLS_STUCK_PIN" "global.bp.work.ALU.partial_sum_7__gl_output GND " "Pin \"global.bp.work.ALU.partial_sum_7__gl_output\" is stuck at GND" {  } {  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "" 0 -1 1672872887971 "|ALU_Main|global.bp.work.ALU.partial_sum_7__gl_output"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "" 0 -1 1672872887971 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "" 0 -1 1672872888049 ""}
{ "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO_TOP" "130 " "Attempting to remove 130 I/O cell(s) that do not connect to top-level pins or have illegal connectivity" { { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_0_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_1_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_2_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_3_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_4_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_4_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_5_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_5_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_6_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_6_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_7_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_7_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_8_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_8_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_9_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_9_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_10_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_10_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_11_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_11_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_12_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_12_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_13_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_13_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_14_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_14_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m7_15_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m7_15_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_0_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_1_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_2_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_3_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_4_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_4_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_5_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_5_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_6_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_6_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_7_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_7_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_8_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_8_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_9_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_9_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_10_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_10_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_11_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_11_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_12_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_12_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_13_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_13_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_14_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_14_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m8_15_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m8_15_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.flag_carry_aux_1_~output " "Removed I/O cell \"global.bp.work.ALU.flag_carry_aux_1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.flag_carry_aux_0_~output " "Removed I/O cell \"global.bp.work.ALU.flag_carry_aux_0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_14_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_14_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_15_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_15_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_13_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_13_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_12_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_12_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_11_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_11_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_10_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_10_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_6_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_6_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_7_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_7_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_8_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_8_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_9_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_9_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_10_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_10_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_11_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_11_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_12_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_12_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_13_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_13_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_14_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_14_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_15_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_15_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_0_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_1_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_2_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_3_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_4_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_4_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_2_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_1_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_0_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_sum_15_~output " "Removed I/O cell \"global.bp.work.ALU.partial_sum_15_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_sum_14_~output " "Removed I/O cell \"global.bp.work.ALU.partial_sum_14_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_sum_13_~output " "Removed I/O cell \"global.bp.work.ALU.partial_sum_13_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_sum_12_~output " "Removed I/O cell \"global.bp.work.ALU.partial_sum_12_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_sum_11_~output " "Removed I/O cell \"global.bp.work.ALU.partial_sum_11_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_sum_10_~output " "Removed I/O cell \"global.bp.work.ALU.partial_sum_10_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_sum_9_~output " "Removed I/O cell \"global.bp.work.ALU.partial_sum_9_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_sum_8_~output " "Removed I/O cell \"global.bp.work.ALU.partial_sum_8_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_5_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_5_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_4_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_4_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_3_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_2_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_1_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_0_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_15_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_15_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_11_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_11_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_10_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_10_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_9_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_9_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_8_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_8_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_7_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_7_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_6_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_6_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_5_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_5_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_14_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_14_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_4_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_4_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_3_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m2_5_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m2_5_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_13_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_13_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m3_12_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m3_12_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m1_14_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m1_14_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m1_13_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m1_13_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m1_12_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m1_12_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m1_11_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m1_11_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m1_10_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m1_10_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m1_9_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m1_9_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m1_8_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m1_8_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m1_15_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m1_15_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_14_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_14_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_15_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_15_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_0_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_13_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_13_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_9_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_9_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_10_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_10_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_7_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_7_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_6_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_6_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_5_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_5_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_4_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_4_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_3_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_2_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_1_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_11_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_11_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_3_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_3_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_5_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_5_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_2_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_2_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_4_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_4_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_6_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_6_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_9_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_9_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_8_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_8_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_7_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_7_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_1_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_1_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m6_0_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m6_0_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_15_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_15_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_14_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_14_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_13_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_13_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_12_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_12_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_11_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_11_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_10_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_10_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_8_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_8_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m5_9_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m5_9_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_7_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_7_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_6_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_6_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_8_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_8_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""} { "Info" "IAMERGE_UNCONNECTED_WYSIWYG_IO" "global.bp.work.ALU.partial_m4_12_~output " "Removed I/O cell \"global.bp.work.ALU.partial_m4_12_~output\"" {  } {  } 0 35027 "Removed I/O cell \"%1!s!\"" 0 0 "" 0 -1 1672872888539 ""}  } {  } 0 35026 "Attempting to remove %1!d! I/O cell(s) that do not connect to top-level pins or have illegal connectivity" 0 0 "" 0 -1 1672872888539 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "" 0 -1 1672872888554 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1 1672872888554 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "btn_3 " "No output dependent on input pin \"btn_3\"" {  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 27 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "" 0 -1 1672872888587 "|ALU_Main|btn_3"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "" 0 -1 1672872888587 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "349 " "Implemented 349 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "" 0 -1 1672872888587 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "" 0 -1 1672872888587 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "72 " "Implemented 72 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "" 0 -1 1672872888587 ""} { "Info" "ICUT_CUT_TM_LCELLS" "271 " "Implemented 271 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "" 0 -1 1672872888587 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1 1672872888587 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 356 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 356 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4636 " "Peak virtual memory: 4636 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1672872888637 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 16:54:48 2023 " "Processing ended: Wed Jan 04 16:54:48 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1672872888637 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1672872888637 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1672872888637 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1672872888637 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1672872889472 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1672872889472 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 16:54:49 2023 " "Processing started: Wed Jan 04 16:54:49 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1672872889472 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1672872889472 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off ALU_Main -c ALU_Main " "Command: quartus_fit --read_settings_files=off --write_settings_files=off ALU_Main -c ALU_Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1672872889472 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1672872889529 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "ALU_Main EP4CE115F29C7 " "Selected device EP4CE115F29C7 for design \"ALU_Main\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1 1672872889534 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1672872889569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1672872889569 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1672872889569 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1 1672872889790 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "" 0 -1 1672872889790 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29C7 " "Device EP4CE40F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1672872890125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE40F29I7 " "Device EP4CE40F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1672872890125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29C7 " "Device EP4CE30F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1672872890125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE30F29I7 " "Device EP4CE30F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1672872890125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29C7 " "Device EP4CE55F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1672872890125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE55F29I7 " "Device EP4CE55F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1672872890125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29C7 " "Device EP4CE75F29C7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1672872890125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE75F29I7 " "Device EP4CE75F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1672872890125 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE115F29I7 " "Device EP4CE115F29I7 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "" 0 -1 1672872890125 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1 1672872890125 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ F4 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location F4" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_ASDO_DATA1~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 687 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1672872890125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ E2 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location E2" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_FLASH_nCE_nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 689 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1672872890125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ P3 " "Pin ~ALTERA_DCLK~ is reserved at location P3" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DCLK~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 691 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1672872890125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ N7 " "Pin ~ALTERA_DATA0~ is reserved at location N7" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_DATA0~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 693 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1672872890125 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ P28 " "Pin ~ALTERA_nCEO~ is reserved at location P28" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { ~ALTERA_nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 695 8288 9036 0}  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1 1672872890125 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1 1672872890125 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "" 0 -1 1672872890125 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "TimeQuest Timing Analyzer is analyzing 48 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1672872891360 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU_Main.sdc " "Synopsys Design Constraints File file not found: 'ALU_Main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1672872891360 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "" 0 -1 1672872891360 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1672872891360 ""}
{ "Info" "ISTA_NO_UNCERTAINTY_FOUND" "" "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." {  } {  } 0 332154 "The derive_clock_uncertainty command did not apply clock uncertainty to any clock-to-clock transfers." 0 0 "" 0 -1 1672872891360 ""}
{ "Info" "ISTA_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." {  } {  } 0 332130 "Timing requirements not specified -- quality metrics such as performance may be sacrificed to reduce compilation time." 0 0 "" 0 -1 1672872891360 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "aux_carry\[7\]~20  " "Automatically promoted node aux_carry\[7\]~20 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1672872891365 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { aux_carry[7]~20 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 314 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1672872891365 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "partial_m1_7_~0  " "Automatically promoted node partial_m1_7_~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1672872891365 ""}  } { { "ALU.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU.vhd" 103 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { partial_m1_7_~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 305 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1672872891365 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "state_register\[0\]~0  " "Automatically promoted node state_register\[0\]~0 " { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock " "Automatically promoted destinations to use location or clock signal Global Clock" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "" 0 -1 1672872891365 ""}  } { { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 -1 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { state_register[0]~0 } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 328 8288 9036 0}  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "" 0 -1 1672872891365 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "" 0 -1 1672872891665 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1672872891665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1 1672872891665 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1 1672872891665 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1 1672872891665 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "" 0 -1 1672872891665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "" 0 -1 1672872891665 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1 1672872891665 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1 1672872891665 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "" 0 -1 1672872891665 ""}  } {  } 0 176235 "Finished register packing" 0 0 "" 0 -1 1672872891665 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1672872891715 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "" 0 -1 1672872895460 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1672872895539 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "" 0 -1 1672872895539 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "" 0 -1 1672872897382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:02 " "Fitter placement operations ending: elapsed time is 00:00:02" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1672872897382 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "" 0 -1 1672872897981 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "1 X104_Y12 X115_Y23 " "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23" {  } { { "loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 1 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} { { 11 { 0 "Router estimated peak interconnect usage is 1% of the available device resources in the region that extends from location X104_Y12 to location X115_Y23"} 104 12 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1 1672872899711 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1 1672872899711 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1672872900293 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1 1672872900293 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1 1672872900293 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1672872900357 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1672872900641 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1672872900707 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1672872900971 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:01 " "Fitter post-fit operations ending: elapsed time is 00:00:01" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "" 0 -1 1672872901538 ""}
{ "Warning" "WFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE" "72 " "Following 72 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" { { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_1\[0\] a permanently disabled " "Pin num_1\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_1[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_1\[0\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_1[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 77 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_1\[1\] a permanently disabled " "Pin num_1\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_1[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_1\[1\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_1[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 78 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_1\[2\] a permanently disabled " "Pin num_1\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_1[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_1\[2\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_1[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 12 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_1\[3\] a permanently disabled " "Pin num_1\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_1[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_1\[3\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_1[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 7 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_1\[4\] a permanently disabled " "Pin num_1\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_1[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_1\[4\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_1[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 8 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_1\[5\] a permanently disabled " "Pin num_1\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_1[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_1\[5\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_1[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 9 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_1\[6\] a permanently disabled " "Pin num_1\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_1[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_1\[6\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_1[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 10 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_1\[7\] a permanently disabled " "Pin num_1\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_1[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_1\[7\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 23 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_1[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 11 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_2\[0\] a permanently disabled " "Pin num_2\[0\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_2[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_2\[0\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_2[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 69 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_2\[1\] a permanently disabled " "Pin num_2\[1\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_2[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_2\[1\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_2[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 70 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_2\[2\] a permanently disabled " "Pin num_2\[2\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_2[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_2\[2\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_2[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 71 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_2\[3\] a permanently disabled " "Pin num_2\[3\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_2[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_2\[3\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_2[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 72 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_2\[4\] a permanently disabled " "Pin num_2\[4\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_2[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_2\[4\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_2[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 73 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_2\[5\] a permanently disabled " "Pin num_2\[5\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_2[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_2\[5\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_2[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 74 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_2\[6\] a permanently disabled " "Pin num_2\[6\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_2[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_2\[6\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_2[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 75 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "num_2\[7\] a permanently disabled " "Pin num_2\[7\] has a permanently disabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { num_2[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "num_2\[7\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 24 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { num_2[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 76 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[0\] a permanently enabled " "Pin displays\[0\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[0] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[0\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[0] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 13 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[1\] a permanently enabled " "Pin displays\[1\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[1] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[1\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[1] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 14 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[2\] a permanently enabled " "Pin displays\[2\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[2] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[2\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[2] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 15 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[3\] a permanently enabled " "Pin displays\[3\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[3] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[3\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[3] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 16 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[4\] a permanently enabled " "Pin displays\[4\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[4] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[4\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[4] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 17 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[5\] a permanently enabled " "Pin displays\[5\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[5] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[5\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[5] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 18 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[6\] a permanently enabled " "Pin displays\[6\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[6] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[6\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[6] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 19 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[7\] a permanently enabled " "Pin displays\[7\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[7] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[7\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[7] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 20 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[8\] a permanently enabled " "Pin displays\[8\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[8] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[8\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[8] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 21 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[9\] a permanently enabled " "Pin displays\[9\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[9] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[9\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[9] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 22 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[10\] a permanently enabled " "Pin displays\[10\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[10] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[10\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[10] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 23 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[11\] a permanently enabled " "Pin displays\[11\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[11] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[11\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[11] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 24 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[12\] a permanently enabled " "Pin displays\[12\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[12] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[12\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[12] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 25 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[13\] a permanently enabled " "Pin displays\[13\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[13] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[13\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[13] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 26 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[14\] a permanently enabled " "Pin displays\[14\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[14] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[14\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[14] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 27 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[15\] a permanently enabled " "Pin displays\[15\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[15] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[15\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[15] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 28 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[16\] a permanently enabled " "Pin displays\[16\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[16] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[16\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[16] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 29 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[17\] a permanently enabled " "Pin displays\[17\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[17] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[17\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[17] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 30 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[18\] a permanently enabled " "Pin displays\[18\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[18] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[18\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[18] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 31 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[19\] a permanently enabled " "Pin displays\[19\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[19] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[19\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[19] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 32 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[20\] a permanently enabled " "Pin displays\[20\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[20] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[20\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[20] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 33 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[21\] a permanently enabled " "Pin displays\[21\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[21] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[21\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[21] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 34 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[22\] a permanently enabled " "Pin displays\[22\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[22] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[22\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[22] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 35 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[23\] a permanently enabled " "Pin displays\[23\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[23] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[23\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[23] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 36 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[24\] a permanently enabled " "Pin displays\[24\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[24] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[24\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[24] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 37 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[25\] a permanently enabled " "Pin displays\[25\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[25] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[25\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[25] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 38 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[26\] a permanently enabled " "Pin displays\[26\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[26] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[26\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[26] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 39 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[27\] a permanently enabled " "Pin displays\[27\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[27] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[27\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[27] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 40 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[28\] a permanently enabled " "Pin displays\[28\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[28] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[28\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[28] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 41 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[29\] a permanently enabled " "Pin displays\[29\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[29] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[29\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[29] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 42 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[30\] a permanently enabled " "Pin displays\[30\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[30] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[30\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[30] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 43 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[31\] a permanently enabled " "Pin displays\[31\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[31] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[31\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[31] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 44 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[32\] a permanently enabled " "Pin displays\[32\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[32] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[32\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[32] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 45 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[33\] a permanently enabled " "Pin displays\[33\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[33] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[33\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[33] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 46 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[34\] a permanently enabled " "Pin displays\[34\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[34] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[34\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[34] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 47 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[35\] a permanently enabled " "Pin displays\[35\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[35] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[35\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[35] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 48 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[36\] a permanently enabled " "Pin displays\[36\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[36] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[36\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[36] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 49 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[37\] a permanently enabled " "Pin displays\[37\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[37] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[37\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[37] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 50 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[38\] a permanently enabled " "Pin displays\[38\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[38] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[38\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[38] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 51 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[39\] a permanently enabled " "Pin displays\[39\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[39] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[39\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[39] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 52 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[40\] a permanently enabled " "Pin displays\[40\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[40] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[40\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[40] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 53 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[41\] a permanently enabled " "Pin displays\[41\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[41] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[41\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[41] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 54 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[42\] a permanently enabled " "Pin displays\[42\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[42] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[42\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[42] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 55 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[43\] a permanently enabled " "Pin displays\[43\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[43] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[43\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[43] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 56 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[44\] a permanently enabled " "Pin displays\[44\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[44] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[44\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[44] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 57 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[45\] a permanently enabled " "Pin displays\[45\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[45] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[45\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[45] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 58 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[46\] a permanently enabled " "Pin displays\[46\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[46] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[46\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[46] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 59 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[47\] a permanently enabled " "Pin displays\[47\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[47] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[47\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[47] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 60 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[48\] a permanently enabled " "Pin displays\[48\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[48] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[48\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[48] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 61 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[49\] a permanently enabled " "Pin displays\[49\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[49] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[49\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[49] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 62 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[50\] a permanently enabled " "Pin displays\[50\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[50] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[50\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[50] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 63 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[51\] a permanently enabled " "Pin displays\[51\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[51] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[51\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[51] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 64 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[52\] a permanently enabled " "Pin displays\[52\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[52] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[52\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[52] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 65 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[53\] a permanently enabled " "Pin displays\[53\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[53] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[53\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[53] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 66 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[54\] a permanently enabled " "Pin displays\[54\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[54] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[54\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 26 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[54] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 67 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""} { "Info" "IFIOMGR_BIDIR_WITH_TRIVIAL_OUTPUT_ENABLE_SUB" "displays\[55\] a permanently enabled " "Pin displays\[55\] has a permanently enabled output enable" {  } { { "c:/altera/12.1/quartus/bin64/pin_planner.ppl" "" { PinPlanner "c:/altera/12.1/quartus/bin64/pin_planner.ppl" { displays[55] } } } { "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/altera/12.1/quartus/bin64/Assignment Editor.qase" 1 { { 0 "displays\[55\]" } } } } { "ALU_Main.vhd" "" { Text "C:/Users/rodri/Documents/Arquitectura/ALU_Main/ALU_Main.vhd" 37 0 0 } } { "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" { Floorplan "c:/altera/12.1/quartus/bin64/TimingClosureFloorplan.fld" "" "" { displays[55] } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "C:/Users/rodri/Documents/Arquitectura/ALU_Main/" { { 0 { 0 ""} 0 68 8288 9036 0}  }  } }  } 0 169065 "Pin %1!s! has %2!s! output enable" 0 0 "" 0 -1 1672872902277 ""}  } {  } 0 169064 "Following %1!d! pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results" 0 0 "" 0 -1 1672872902277 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/rodri/Documents/Arquitectura/ALU_Main/output_files/ALU_Main.fit.smsg " "Generated suppressed messages file C:/Users/rodri/Documents/Arquitectura/ALU_Main/output_files/ALU_Main.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "" 0 -1 1672872902387 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4880 " "Peak virtual memory: 4880 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1672872902631 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 16:55:02 2023 " "Processing ended: Wed Jan 04 16:55:02 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1672872902631 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1672872902631 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1672872902631 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1672872902631 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1672872903511 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1672872903511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 16:55:03 2023 " "Processing started: Wed Jan 04 16:55:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1672872903511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1672872903511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off ALU_Main -c ALU_Main " "Command: quartus_asm --read_settings_files=off --write_settings_files=off ALU_Main -c ALU_Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1672872903511 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1 1672872906184 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "" 0 -1 1672872906263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4561 " "Peak virtual memory: 4561 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1672872906960 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 16:55:06 2023 " "Processing ended: Wed Jan 04 16:55:06 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1672872906960 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1672872906960 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1672872906960 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1672872906960 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "" 0 -1 1672872907520 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1672872907851 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1672872907851 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 16:55:07 2023 " "Processing started: Wed Jan 04 16:55:07 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1672872907851 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1672872907851 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta ALU_Main -c ALU_Main " "Command: quartus_sta ALU_Main -c ALU_Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1672872907851 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "" 0 0 1672872907914 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "" 0 -1 1672872908010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Core supply voltage 1.2V " "Core supply voltage is 1.2V" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1672872908010 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1672872908041 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "" 0 -1 1672872908041 ""}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "48 " "TimeQuest Timing Analyzer is analyzing 48 combinational loops as latches." {  } {  } 0 335093 "TimeQuest Timing Analyzer is analyzing %1!d! combinational loops as latches." 0 0 "" 0 -1 1672872908229 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "ALU_Main.sdc " "Synopsys Design Constraints File file not found: 'ALU_Main.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "" 0 -1 1672872908282 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "" 0 -1 1672872908282 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name btn_1 btn_1 " "create_clock -period 1.000 -name btn_1 btn_1" {  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1672872908282 ""}  } {  } 0 332105 "%1!s!" 0 0 "" 0 -1 1672872908282 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "" 0 -1 1672872908282 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1672872908282 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "" 0 0 1672872908282 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "" 0 0 1672872908293 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1672872908561 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1672872908561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.985 " "Worst-case setup slack is -1.985" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872908561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872908561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.985       -56.957 btn_1  " "   -1.985       -56.957 btn_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872908561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1672872908561 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.673 " "Worst-case hold slack is -0.673" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872908561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872908561 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.673        -6.842 btn_1  " "   -0.673        -6.842 btn_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872908561 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1672872908561 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1672872908576 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1672872908576 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872908576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872908576 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 btn_1  " "   -3.000        -3.000 btn_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872908576 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1672872908576 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "" 0 0 1672872908607 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "" 0 -1 1672872908623 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "" 0 -1 1672872909004 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1672872909049 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1672872909049 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1672872909049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -1.744 " "Worst-case setup slack is -1.744" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.744       -49.157 btn_1  " "   -1.744       -49.157 btn_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1672872909049 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.556 " "Worst-case hold slack is -0.556" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909049 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.556        -4.752 btn_1  " "   -0.556        -4.752 btn_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909049 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1672872909049 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1672872909065 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1672872909065 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909072 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 btn_1  " "   -3.000        -3.000 btn_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909072 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1672872909072 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "" 0 0 1672872909113 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "" 0 -1 1672872909238 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." {  } {  } 0 11105 "For details on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer." 0 0 "" 0 -1 1672872909241 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "" 0 -1 1672872909241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -0.466 " "Worst-case setup slack is -0.466" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.466       -10.477 btn_1  " "   -0.466       -10.477 btn_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1672872909241 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -0.462 " "Worst-case hold slack is -0.462" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909241 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.462        -5.686 btn_1  " "   -0.462        -5.686 btn_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909241 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1672872909241 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1672872909249 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "" 0 -1 1672872909254 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -3.000 " "Worst-case minimum pulse width slack is -3.000" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack End Point TNS Clock  " "    Slack End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= ============= ===================== " "========= ============= =====================" {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909254 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.000        -3.000 btn_1  " "   -3.000        -3.000 btn_1 " {  } {  } 0 332119 "%1!s!" 0 0 "" 0 -1 1672872909254 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "" 0 -1 1672872909254 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1672872909614 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "" 0 -1 1672872909614 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4649 " "Peak virtual memory: 4649 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1672872909679 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 16:55:09 2023 " "Processing ended: Wed Jan 04 16:55:09 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1672872909679 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1672872909679 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1672872909679 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1672872909679 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1 1672872910608 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus II 64-Bit " "Running Quartus II 64-Bit EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 12.1 Build 177 11/07/2012 SJ Web Edition " "Version 12.1 Build 177 11/07/2012 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1 1672872910608 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Jan 04 16:55:10 2023 " "Processing started: Wed Jan 04 16:55:10 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1 1672872910608 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1 1672872910608 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off ALU_Main -c ALU_Main " "Command: quartus_eda --read_settings_files=off --write_settings_files=off ALU_Main -c ALU_Main" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1 1672872910608 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_Main_7_1200mv_85c_slow.vho C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/ simulation " "Generated file ALU_Main_7_1200mv_85c_slow.vho in folder \"C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1672872910945 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_Main_7_1200mv_0c_slow.vho C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/ simulation " "Generated file ALU_Main_7_1200mv_0c_slow.vho in folder \"C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1672872910970 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_Main_min_1200mv_0c_fast.vho C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/ simulation " "Generated file ALU_Main_min_1200mv_0c_fast.vho in folder \"C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1672872911001 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_Main.vho C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/ simulation " "Generated file ALU_Main.vho in folder \"C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1672872911048 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_Main_7_1200mv_85c_vhd_slow.sdo C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/ simulation " "Generated file ALU_Main_7_1200mv_85c_vhd_slow.sdo in folder \"C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1672872911064 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_Main_7_1200mv_0c_vhd_slow.sdo C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/ simulation " "Generated file ALU_Main_7_1200mv_0c_vhd_slow.sdo in folder \"C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1672872911095 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_Main_min_1200mv_0c_vhd_fast.sdo C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/ simulation " "Generated file ALU_Main_min_1200mv_0c_vhd_fast.sdo in folder \"C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1672872911127 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "ALU_Main_vhd.sdo C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/ simulation " "Generated file ALU_Main_vhd.sdo in folder \"C:/Users/rodri/Documents/Arquitectura/ALU_Main/simulation/modelsim/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "" 0 -1 1672872911158 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit EDA Netlist Writer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4526 " "Peak virtual memory: 4526 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1 1672872911205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Wed Jan 04 16:55:11 2023 " "Processing ended: Wed Jan 04 16:55:11 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1 1672872911205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1 1672872911205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1 1672872911205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1672872911205 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 368 s " "Quartus II Full Compilation was successful. 0 errors, 368 warnings" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1 1672872911818 ""}
