<?xml version="1.0"?>
<tool_log>
	<reg_ops>
		<thread>_dst_valid</thread>
	</reg_ops>
	<thread>
		<name>_dst_valid</name>
		<resource>
			<latency>0</latency>
			<delay>0.0900</delay>
			<module_name>bn_float32_N_Muxb_1_2_0_4</module_name>
			<resource_kind>MUX</resource_kind>
			<module_origin>CYN_AUTOGEN</module_origin>
			<count>1</count>
			<label>MUX(2)</label>
			<unit_area>2.3940</unit_area>
			<comb_area>2.3940</comb_area>
			<seq_area>0.0000</seq_area>
			<reg_bits>0</reg_bits>
			<total_area>2.3940</total_area>
			<part_characterization>4</part_characterization>
			<cynth_lib>cynthHL</cynth_lib>
		</resource>
		<reg_bits>1</reg_bits>
		<reg_count>1</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>1</count>
			<total_area>5.4720</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>2.8617</mux_area>
		<control_area>0.0000</control_area>
		<total_area>10.7277</total_area>
		<comb_area>5.2557</comb_area>
		<seq_area>5.4720</seq_area>
		<total_bits>1</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_dst</thread>
	</reg_ops>
	<thread>
		<name>_dst</name>
		<reg_bits>256</reg_bits>
		<reg_count>24</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>256</count>
			<total_area>1400.8320</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>964.7087</mux_area>
		<control_area>0.0000</control_area>
		<total_area>2365.5407</total_area>
		<comb_area>964.7087</comb_area>
		<seq_area>1400.8320</seq_area>
		<total_bits>256</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<reg_ops>
		<thread>_delay</thread>
	</reg_ops>
	<thread>
		<name>_delay</name>
		<reg_bits>513</reg_bits>
		<reg_count>49</reg_count>
		<resource>
			<module_name>reg_bit</module_name>
			<resource_kind>REGISTER</resource_kind>
			<module_origin>ESTIMATE</module_origin>
			<count>513</count>
			<total_area>2807.1360</total_area>
			<unit_area>5.4720</unit_area>
			<comb_area>0.0000</comb_area>
			<seq_area>5.4720</seq_area>
			<latency>1</latency>
			<delay>0.114</delay>
			<setup_time>0.0655</setup_time>
		</resource>
		<mux_area>1468.0455</mux_area>
		<control_area>0.0000</control_area>
		<total_area>4275.1815</total_area>
		<comb_area>1468.0455</comb_area>
		<seq_area>2807.1360</seq_area>
		<total_bits>513</total_bits>
		<state_count>2</state_count>
		<timers>
			<phase>
				<name>front_end</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>normalization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>part_characterization</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>pattern_matching</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>scheduling</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>pre_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>post_allocation</name>
				<cpu_time>0</cpu_time>
				<real_time>0</real_time>
			</phase>
			<phase>
				<name>cleanup</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>emit</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
			<phase>
				<name>cynth</name>
				<cpu_time>-1</cpu_time>
				<real_time>-1</real_time>
			</phase>
		</timers>
	</thread>
	<phase_complete>alloc</phase_complete>
	<resource>
		<latency>0</latency>
		<delay>0.0900</delay>
		<module_name>bn_float32_N_Muxb_1_2_0_4</module_name>
		<resource_kind>MUX</resource_kind>
		<module_origin>CYN_AUTOGEN</module_origin>
		<count>1</count>
		<not_in_use/>
		<label>MUX(2)</label>
		<unit_area>2.3940</unit_area>
		<comb_area>2.3940</comb_area>
		<seq_area>0.0000</seq_area>
		<reg_bits>0</reg_bits>
		<total_area>2.3940</total_area>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9700</delay>
		<module_name>fp_add</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>USER</module_origin>
		<count>8</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<resource>
		<latency>0</latency>
		<delay>0.9700</delay>
		<module_name>fp_mul</module_name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>USER</module_origin>
		<count>8</count>
		<part_characterization>4</part_characterization>
		<cynth_lib>cynthHL</cynth_lib>
	</resource>
	<reg_bits>770</reg_bits>
	<reg_count>74</reg_count>
	<resource>
		<module_name>reg_bit</module_name>
		<resource_kind>REGISTER</resource_kind>
		<module_origin>ESTIMATE</module_origin>
		<count>770</count>
		<total_area>4740.1200</total_area>
		<unit_area>6.1560</unit_area>
		<comb_area>0.0000</comb_area>
		<seq_area>6.1560</seq_area>
		<latency>1</latency>
		<delay>0.114</delay>
		<setup_time>0.0655</setup_time>
	</resource>
	<mux_area>794.7529</mux_area>
	<control_area>0.6840</control_area>
	<total_area>5537.9509</total_area>
	<comb_area>797.8309</comb_area>
	<seq_area>4740.1200</seq_area>
	<total_bits>770</total_bits>
	<state_count>6</state_count>
	<module>
		<name>fp_add</name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>USER</module_origin>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<port>
			<name>clk</name>
			<direction>in</direction>
			<clock/>
		</port>
		<port>
			<name>rstn</name>
			<direction>in</direction>
		</port>
		<port>
			<name>src_valid</name>
			<direction>in</direction>
		</port>
		<port>
			<name>a_man</name>
			<direction>in</direction>
		</port>
		<port>
			<name>a_exp</name>
			<direction>in</direction>
		</port>
		<port>
			<name>a_sign</name>
			<direction>in</direction>
		</port>
		<port>
			<name>b_man</name>
			<direction>in</direction>
		</port>
		<port>
			<name>b_exp</name>
			<direction>in</direction>
		</port>
		<port>
			<name>b_sign</name>
			<direction>in</direction>
		</port>
		<port>
			<name>r_man</name>
			<direction>out</direction>
		</port>
		<port>
			<name>r_exp</name>
			<direction>out</direction>
		</port>
		<port>
			<name>r_sign</name>
			<direction>out</direction>
		</port>
		<port>
			<name>dst_valid</name>
			<direction>out</direction>
		</port>
	</module>
	<module>
		<name>fp_mul</name>
		<resource_kind>FUNCTION</resource_kind>
		<module_origin>USER</module_origin>
		<setup_time>0.0655</setup_time>
		<delay>0.1140</delay>
		<port>
			<name>clk</name>
			<direction>in</direction>
			<clock/>
		</port>
		<port>
			<name>rstn</name>
			<direction>in</direction>
		</port>
		<port>
			<name>src_valid</name>
			<direction>in</direction>
		</port>
		<port>
			<name>a_man</name>
			<direction>in</direction>
		</port>
		<port>
			<name>a_exp</name>
			<direction>in</direction>
		</port>
		<port>
			<name>a_sign</name>
			<direction>in</direction>
		</port>
		<port>
			<name>b_man</name>
			<direction>in</direction>
		</port>
		<port>
			<name>b_exp</name>
			<direction>in</direction>
		</port>
		<port>
			<name>b_sign</name>
			<direction>in</direction>
		</port>
		<port>
			<name>r_man</name>
			<direction>out</direction>
		</port>
		<port>
			<name>r_exp</name>
			<direction>out</direction>
		</port>
		<port>
			<name>r_sign</name>
			<direction>out</direction>
		</port>
		<port>
			<name>dst_valid</name>
			<direction>out</direction>
		</port>
	</module>
	<netlist>
		<module_name>bn_float32</module_name>
		<port>
			<direction>in</direction>
			<clock/>
			<name>clk</name>
			<datatype W="1">bool</datatype>
			<source_loc>771</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>rstn</name>
			<datatype W="1">bool</datatype>
			<source_loc>772</source_loc>
		</port>
		<source_loc>
			<id>9553</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8949,9323</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>enable</name>
			<datatype W="1">bool</datatype>
			<source_loc>9553</source_loc>
		</port>
		<source_loc>
			<id>9908</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8950,9858</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>9908</source_loc>
		</port>
		<source_loc>
			<id>9561</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12002,9334,9812</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_0</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9561</source_loc>
		</port>
		<source_loc>
			<id>9564</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12003,9349,9818</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9564</source_loc>
		</port>
		<source_loc>
			<id>9569</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12004,9355,9824</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_2</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9569</source_loc>
		</port>
		<source_loc>
			<id>9577</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12005,9361,9830</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9577</source_loc>
		</port>
		<source_loc>
			<id>9582</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12006,9367,9836</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_4</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9582</source_loc>
		</port>
		<source_loc>
			<id>9585</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12007,9373,9842</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_5</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9585</source_loc>
		</port>
		<source_loc>
			<id>9588</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12008,9379,9848</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_6</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9588</source_loc>
		</port>
		<source_loc>
			<id>9591</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12009,9395,9854</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_man_7</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9591</source_loc>
		</port>
		<source_loc>
			<id>9556</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11994,9328,9811</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9556</source_loc>
		</port>
		<source_loc>
			<id>9563</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11995,9345,9817</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9563</source_loc>
		</port>
		<source_loc>
			<id>9567</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11996,9353,9823</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9567</source_loc>
		</port>
		<source_loc>
			<id>9575</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11997,9359,9829</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9575</source_loc>
		</port>
		<source_loc>
			<id>9581</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11998,9365,9835</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9581</source_loc>
		</port>
		<source_loc>
			<id>9584</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11999,9371,9841</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9584</source_loc>
		</port>
		<source_loc>
			<id>9587</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12000,9377,9847</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9587</source_loc>
		</port>
		<source_loc>
			<id>9590</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>12001,9388,9853</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_exp_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9590</source_loc>
		</port>
		<source_loc>
			<id>9554</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11986,9325,9810</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9554</source_loc>
		</port>
		<source_loc>
			<id>9562</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11987,9341,9816</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9562</source_loc>
		</port>
		<source_loc>
			<id>9566</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11988,9351,9822</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9566</source_loc>
		</port>
		<source_loc>
			<id>9573</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11989,9357,9828</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9573</source_loc>
		</port>
		<source_loc>
			<id>9579</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11990,9363,9834</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9579</source_loc>
		</port>
		<source_loc>
			<id>9583</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11991,9369,9840</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9583</source_loc>
		</port>
		<source_loc>
			<id>9586</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11992,9375,9846</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9586</source_loc>
		</port>
		<source_loc>
			<id>9589</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>11993,9381,9852</sub_loc>
		</source_loc>
		<port>
			<direction>in</direction>
			<name>src_sign_7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9589</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_man_0</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10449</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10450</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_man_2</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10451</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_man_3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10452</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_man_4</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10453</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_man_5</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10454</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_man_6</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10455</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_man_7</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10456</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_exp_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10441</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10442</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_exp_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10443</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_exp_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10444</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_exp_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10445</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_exp_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10446</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_exp_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10447</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_exp_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10448</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_sign_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10433</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10434</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_sign_2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10435</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_sign_3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10436</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_sign_4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10437</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_sign_5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10438</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_sign_6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10439</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>mul_coeff_sign_7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10440</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_man_0</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9815</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9821</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_man_2</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9827</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_man_3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9833</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_man_4</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9839</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_man_5</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9845</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_man_6</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9851</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_man_7</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9857</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_exp_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9814</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9820</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_exp_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9826</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_exp_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9832</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_exp_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9838</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_exp_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9844</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_exp_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9850</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_exp_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9856</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_sign_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9813</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9819</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_sign_2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9825</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_sign_3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9831</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_sign_4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9837</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_sign_5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9843</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_sign_6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9849</source_loc>
		</port>
		<port>
			<direction>in</direction>
			<name>add_coeff_sign_7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9855</source_loc>
		</port>
		<source_loc>
			<id>8959</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8944,8955</sub_loc>
		</source_loc>
		<source_loc>
			<id>8960</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8959,8961,8962</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>8960</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>9487</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18883,9252,9336,9430</sub_loc>
		</source_loc>
		<source_loc>
			<id>9648</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9487,9649,9650,9651</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_0</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9648</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>9490</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18884,9264,9350,9440</sub_loc>
		</source_loc>
		<source_loc>
			<id>9652</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9490,9653,9654,9655</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9652</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>9498</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18885,9269,9356,9453</sub_loc>
		</source_loc>
		<source_loc>
			<id>9656</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9498,9657,9658,9659</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_2</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9656</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>9507</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18886,9298,9362,9460</sub_loc>
		</source_loc>
		<source_loc>
			<id>9660</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9507,9661,9662,9663</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9660</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>9532</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18887,9303,9368,9466</sub_loc>
		</source_loc>
		<source_loc>
			<id>9664</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9532,9665,9666,9667</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_4</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9664</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>9540</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18888,9307,9374,9472</sub_loc>
		</source_loc>
		<source_loc>
			<id>9668</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9540,9669,9670,9671</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_5</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9668</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>9544</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18889,9314,9380,9478</sub_loc>
		</source_loc>
		<source_loc>
			<id>9672</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9544,9673,9674,9675</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_6</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9672</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>9550</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18890,9322,9397,9484</sub_loc>
		</source_loc>
		<source_loc>
			<id>9676</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9550,9677,9678,9679</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_man_7</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9676</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</port>
		<source_loc>
			<id>9486</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18875,9251,9330,9427</sub_loc>
		</source_loc>
		<source_loc>
			<id>9616</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9486,9617,9618,9619</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9616</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>9489</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18876,9259,9348,9436</sub_loc>
		</source_loc>
		<source_loc>
			<id>9620</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9489,9621,9622,9623</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9620</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>9493</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18877,9268,9354,9451</sub_loc>
		</source_loc>
		<source_loc>
			<id>9624</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9493,9625,9626,9627</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9624</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>9505</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18878,9293,9360,9458</sub_loc>
		</source_loc>
		<source_loc>
			<id>9628</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9505,9629,9630,9631</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9628</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>9509</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18879,9301,9366,9464</sub_loc>
		</source_loc>
		<source_loc>
			<id>9632</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9509,9633,9634,9635</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9632</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>9538</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18880,9305,9372,9470</sub_loc>
		</source_loc>
		<source_loc>
			<id>9636</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9538,9637,9638,9639</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9636</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>9543</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18881,9311,9378,9476</sub_loc>
		</source_loc>
		<source_loc>
			<id>9640</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9543,9641,9642,9643</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9640</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>9547</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18882,9317,9393,9482</sub_loc>
		</source_loc>
		<source_loc>
			<id>9644</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9547,9645,9646,9647</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_exp_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9644</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</port>
		<source_loc>
			<id>9485</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18867,9250,9327,9399</sub_loc>
		</source_loc>
		<source_loc>
			<id>9680</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9485,9681,9682,9683</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9680</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>9488</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18868,9254,9343,9433</sub_loc>
		</source_loc>
		<source_loc>
			<id>9684</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9488,9685,9686,9687</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9684</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>9491</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18869,9266,9352,9444</sub_loc>
		</source_loc>
		<source_loc>
			<id>9688</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9491,9689,9690,9691</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9688</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>9503</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18870,9270,9358,9456</sub_loc>
		</source_loc>
		<source_loc>
			<id>9692</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9503,9693,9694,9695</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9692</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>9508</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18871,9299,9364,9462</sub_loc>
		</source_loc>
		<source_loc>
			<id>9696</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9508,9697,9698,9699</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9696</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>9537</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18872,9304,9370,9468</sub_loc>
		</source_loc>
		<source_loc>
			<id>9700</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9537,9701,9702,9703</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9700</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>9542</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18873,9308,9376,9474</sub_loc>
		</source_loc>
		<source_loc>
			<id>9704</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9542,9705,9706,9707</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9704</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<source_loc>
			<id>9546</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>18874,9315,9383,9480</sub_loc>
		</source_loc>
		<source_loc>
			<id>9708</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9546,9709,9710,9711</sub_loc>
		</source_loc>
		<port>
			<direction>out</direction>
			<name>dst_sign_7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9708</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</port>
		<signal>
			<name>bn_float32_N_Muxb_1_2_0_4_1_out1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>8953</source_loc>
			<async/>
		</signal>
		<source_loc>
			<id>9955</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9763,9905</sub_loc>
		</source_loc>
		<source_loc>
			<id>10096</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9955,10097,10098</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_0</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10096</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9956</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9762,9906</sub_loc>
		</source_loc>
		<source_loc>
			<id>10072</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9956,10073,10074</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10072</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9957</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9761,9907</sub_loc>
		</source_loc>
		<source_loc>
			<id>10120</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9957,10121,10122</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10120</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9949</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9769,9899</sub_loc>
		</source_loc>
		<source_loc>
			<id>10099</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9949,10100,10101</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10099</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9950</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9768,9900</sub_loc>
		</source_loc>
		<source_loc>
			<id>10075</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9950,10076,10077</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10075</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9951</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9767,9901</sub_loc>
		</source_loc>
		<source_loc>
			<id>10123</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9951,10124,10125</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10123</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9943</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9775,9893</sub_loc>
		</source_loc>
		<source_loc>
			<id>10102</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9943,10103,10104</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_2</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10102</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9944</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9774,9894</sub_loc>
		</source_loc>
		<source_loc>
			<id>10078</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9944,10079,10080</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10078</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9945</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9773,9895</sub_loc>
		</source_loc>
		<source_loc>
			<id>10126</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9945,10127,10128</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10126</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9937</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9781,9887</sub_loc>
		</source_loc>
		<source_loc>
			<id>10105</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9937,10106,10107</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10105</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9938</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9780,9888</sub_loc>
		</source_loc>
		<source_loc>
			<id>10081</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9938,10082,10083</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10081</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9939</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9779,9889</sub_loc>
		</source_loc>
		<source_loc>
			<id>10129</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9939,10130,10131</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10129</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9931</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9787,9881</sub_loc>
		</source_loc>
		<source_loc>
			<id>10108</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9931,10109,10110</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_4</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10108</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9932</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9786,9882</sub_loc>
		</source_loc>
		<source_loc>
			<id>10084</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9932,10085,10086</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10084</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9933</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9785,9883</sub_loc>
		</source_loc>
		<source_loc>
			<id>10132</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9933,10133,10134</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10132</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9925</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9793,9875</sub_loc>
		</source_loc>
		<source_loc>
			<id>10111</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9925,10112,10113</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_5</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10111</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9926</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9792,9876</sub_loc>
		</source_loc>
		<source_loc>
			<id>10087</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9926,10088,10089</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10087</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9927</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9791,9877</sub_loc>
		</source_loc>
		<source_loc>
			<id>10135</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9927,10136,10137</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10135</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9919</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9799,9869</sub_loc>
		</source_loc>
		<source_loc>
			<id>10114</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9919,10115,10116</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_6</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10114</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9920</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9798,9870</sub_loc>
		</source_loc>
		<source_loc>
			<id>10090</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9920,10091,10092</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10090</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9921</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9797,9871</sub_loc>
		</source_loc>
		<source_loc>
			<id>10138</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9921,10139,10140</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10138</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9909</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9809,9859</sub_loc>
		</source_loc>
		<source_loc>
			<id>10144</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9909,10145,10146</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_valid</name>
			<datatype W="1">bool</datatype>
			<source_loc>10144</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9913</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9805,9863</sub_loc>
		</source_loc>
		<source_loc>
			<id>10117</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9913,10118,10119</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_man_7</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10117</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9914</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9804,9864</sub_loc>
		</source_loc>
		<source_loc>
			<id>10093</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9914,10094,10095</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_exp_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10093</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9915</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9803,9865</sub_loc>
		</source_loc>
		<source_loc>
			<id>10141</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9915,10142,10143</sub_loc>
		</source_loc>
		<signal>
			<name>r_src_sign_7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10141</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<signal>
			<name>mul_valid_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>10481</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_0</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10473</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10465</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10457</source_loc>
		</signal>
		<source_loc>
			<id>9952</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9766,9902</sub_loc>
		</source_loc>
		<source_loc>
			<id>9994</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9952,9995,9996</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_man_0</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9994</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9953</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9765,9903</sub_loc>
		</source_loc>
		<source_loc>
			<id>9958</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9953,9959,9960</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_exp_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9958</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9954</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9764,9904</sub_loc>
		</source_loc>
		<source_loc>
			<id>10039</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9954,10040,10041</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_sign_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10039</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9594</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10529,9428</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_0</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9594</source_loc>
		</signal>
		<source_loc>
			<id>9593</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10521,9422</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_0</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9593</source_loc>
		</signal>
		<source_loc>
			<id>9592</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10513,9398</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_0</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9592</source_loc>
		</signal>
		<signal>
			<name>add_valid_0</name>
			<datatype W="1">bool</datatype>
			<source_loc>8952</source_loc>
		</signal>
		<signal>
			<name>mul_valid_1</name>
			<datatype W="1">bool</datatype>
			<source_loc>10482</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10474</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10466</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10458</source_loc>
		</signal>
		<source_loc>
			<id>9946</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9772,9896</sub_loc>
		</source_loc>
		<source_loc>
			<id>9997</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9946,9998,9999</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9997</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9947</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9771,9897</sub_loc>
		</source_loc>
		<source_loc>
			<id>9961</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9947,9962,9963</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9961</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9948</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9770,9898</sub_loc>
		</source_loc>
		<source_loc>
			<id>10042</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9948,10043,10044</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10042</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9597</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10530,9437</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_1</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9597</source_loc>
		</signal>
		<source_loc>
			<id>9596</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10522,9434</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_1</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9596</source_loc>
		</signal>
		<source_loc>
			<id>9595</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10514,9432</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_1</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9595</source_loc>
		</signal>
		<signal>
			<name>add_valid_1</name>
			<datatype W="1">bool</datatype>
			<source_loc>10538</source_loc>
		</signal>
		<signal>
			<name>mul_valid_2</name>
			<datatype W="1">bool</datatype>
			<source_loc>10483</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_2</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10475</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10467</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10459</source_loc>
		</signal>
		<source_loc>
			<id>9940</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9778,9890</sub_loc>
		</source_loc>
		<source_loc>
			<id>10000</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9940,10001,10002</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_man_2</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10000</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9941</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9777,9891</sub_loc>
		</source_loc>
		<source_loc>
			<id>9964</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9941,9965,9966</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_exp_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9964</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9942</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9776,9892</sub_loc>
		</source_loc>
		<source_loc>
			<id>10045</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9942,10046,10047</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_sign_2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10045</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9600</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10531,9452</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_2</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9600</source_loc>
		</signal>
		<source_loc>
			<id>9599</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10523,9446</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_2</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9599</source_loc>
		</signal>
		<source_loc>
			<id>9598</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10515,9443</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_2</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9598</source_loc>
		</signal>
		<signal>
			<name>add_valid_2</name>
			<datatype W="1">bool</datatype>
			<source_loc>10539</source_loc>
		</signal>
		<signal>
			<name>mul_valid_3</name>
			<datatype W="1">bool</datatype>
			<source_loc>10484</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10476</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10468</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10460</source_loc>
		</signal>
		<source_loc>
			<id>9934</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9784,9884</sub_loc>
		</source_loc>
		<source_loc>
			<id>10003</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9934,10004,10005</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_man_3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10003</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9935</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9783,9885</sub_loc>
		</source_loc>
		<source_loc>
			<id>9967</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9935,9968,9969</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_exp_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9967</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9936</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9782,9886</sub_loc>
		</source_loc>
		<source_loc>
			<id>10048</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9936,10049,10050</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_sign_3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10048</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9603</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10532,9459</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_3</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9603</source_loc>
		</signal>
		<source_loc>
			<id>9602</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10524,9457</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_3</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9602</source_loc>
		</signal>
		<source_loc>
			<id>9601</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10516,9454</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_3</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9601</source_loc>
		</signal>
		<signal>
			<name>add_valid_3</name>
			<datatype W="1">bool</datatype>
			<source_loc>10540</source_loc>
		</signal>
		<signal>
			<name>mul_valid_4</name>
			<datatype W="1">bool</datatype>
			<source_loc>10485</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_4</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10477</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10469</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10461</source_loc>
		</signal>
		<source_loc>
			<id>9928</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9790,9878</sub_loc>
		</source_loc>
		<source_loc>
			<id>10027</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9928,10028,10029</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_man_4</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10027</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9929</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9789,9879</sub_loc>
		</source_loc>
		<source_loc>
			<id>9970</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9929,9971,9972</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_exp_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9970</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9930</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9788,9880</sub_loc>
		</source_loc>
		<source_loc>
			<id>10051</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9930,10052,10053</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_sign_4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10051</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9606</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10533,9465</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_4</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9606</source_loc>
		</signal>
		<source_loc>
			<id>9605</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10525,9463</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_4</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9605</source_loc>
		</signal>
		<source_loc>
			<id>9604</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10517,9461</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_4</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9604</source_loc>
		</signal>
		<signal>
			<name>add_valid_4</name>
			<datatype W="1">bool</datatype>
			<source_loc>10541</source_loc>
		</signal>
		<signal>
			<name>mul_valid_5</name>
			<datatype W="1">bool</datatype>
			<source_loc>10486</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_5</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10478</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10470</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10462</source_loc>
		</signal>
		<source_loc>
			<id>9922</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9796,9872</sub_loc>
		</source_loc>
		<source_loc>
			<id>10030</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9922,10031,10032</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_man_5</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10030</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9923</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9795,9873</sub_loc>
		</source_loc>
		<source_loc>
			<id>9973</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9923,9974,9975</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_exp_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9973</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9924</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9794,9874</sub_loc>
		</source_loc>
		<source_loc>
			<id>10054</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9924,10055,10056</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_sign_5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10054</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9609</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10534,9471</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_5</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9609</source_loc>
		</signal>
		<source_loc>
			<id>9608</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10526,9469</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_5</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9608</source_loc>
		</signal>
		<source_loc>
			<id>9607</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10518,9467</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_5</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9607</source_loc>
		</signal>
		<signal>
			<name>add_valid_5</name>
			<datatype W="1">bool</datatype>
			<source_loc>10542</source_loc>
		</signal>
		<signal>
			<name>mul_valid_6</name>
			<datatype W="1">bool</datatype>
			<source_loc>10487</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_6</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10479</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10471</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10463</source_loc>
		</signal>
		<source_loc>
			<id>9916</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9802,9866</sub_loc>
		</source_loc>
		<source_loc>
			<id>10033</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9916,10034,10035</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_man_6</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10033</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9917</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9801,9867</sub_loc>
		</source_loc>
		<source_loc>
			<id>9988</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9917,9989,9990</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_exp_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9988</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9918</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9800,9868</sub_loc>
		</source_loc>
		<source_loc>
			<id>10057</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9918,10058,10059</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_sign_6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10057</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9612</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10535,9477</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_6</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9612</source_loc>
		</signal>
		<source_loc>
			<id>9611</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10527,9475</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_6</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9611</source_loc>
		</signal>
		<source_loc>
			<id>9610</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10519,9473</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_6</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9610</source_loc>
		</signal>
		<signal>
			<name>add_valid_6</name>
			<datatype W="1">bool</datatype>
			<source_loc>10543</source_loc>
		</signal>
		<signal>
			<name>mul_valid_7</name>
			<datatype W="1">bool</datatype>
			<source_loc>10488</source_loc>
		</signal>
		<signal>
			<name>mul_result_man_7</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10480</source_loc>
		</signal>
		<signal>
			<name>mul_result_exp_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>10472</source_loc>
		</signal>
		<signal>
			<name>mul_result_sign_7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10464</source_loc>
		</signal>
		<source_loc>
			<id>9910</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9808,9860</sub_loc>
		</source_loc>
		<source_loc>
			<id>10036</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9910,10037,10038</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_man_7</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>10036</source_loc>
			<area>141.5880</area>
			<comb_area>0.0000</comb_area>
			<seq_area>141.5880</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_23</module_name>
		</signal>
		<source_loc>
			<id>9911</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9807,9861</sub_loc>
		</source_loc>
		<source_loc>
			<id>9991</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9911,9992,9993</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_exp_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9991</source_loc>
			<area>49.2480</area>
			<comb_area>0.0000</comb_area>
			<seq_area>49.2480</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_8</module_name>
		</signal>
		<source_loc>
			<id>9912</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9806,9862</sub_loc>
		</source_loc>
		<source_loc>
			<id>10060</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>9912,10061,10062</sub_loc>
		</source_loc>
		<signal>
			<name>r1_add_coeff_sign_7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>10060</source_loc>
			<area>6.1560</area>
			<comb_area>0.0000</comb_area>
			<seq_area>6.1560</seq_area>
			<delay>0.1313</delay>
			<setup_time>0.0672</setup_time>
			<module_name>regr_ac_1</module_name>
		</signal>
		<source_loc>
			<id>9615</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10536,9483</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_man_7</name>
			<datatype W="23">sc_uint</datatype>
			<source_loc>9615</source_loc>
		</signal>
		<source_loc>
			<id>9614</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10528,9481</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_exp_7</name>
			<datatype W="8">sc_uint</datatype>
			<source_loc>9614</source_loc>
		</signal>
		<source_loc>
			<id>9613</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>10520,9479</sub_loc>
		</source_loc>
		<signal>
			<name>add_result_sign_7</name>
			<datatype W="1">sc_uint</datatype>
			<source_loc>9613</source_loc>
		</signal>
		<signal>
			<name>add_valid_7</name>
			<datatype W="1">bool</datatype>
			<source_loc>10544</source_loc>
		</signal>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_7</name>
			<instance_name>u_fp_add_7</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_7</port_conn>
			<port_conn>a_man,mul_result_man_7</port_conn>
			<port_conn>a_exp,mul_result_exp_7</port_conn>
			<port_conn>a_sign,mul_result_sign_7</port_conn>
			<port_conn>b_man,r1_add_coeff_man_7</port_conn>
			<port_conn>b_exp,r1_add_coeff_exp_7</port_conn>
			<port_conn>b_sign,r1_add_coeff_sign_7</port_conn>
			<port_conn>r_man,add_result_man_7</port_conn>
			<port_conn>r_exp,add_result_exp_7</port_conn>
			<port_conn>r_sign,add_result_sign_7</port_conn>
			<port_conn>dst_valid,add_valid_7</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_6</name>
			<instance_name>u_fp_add_6</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_6</port_conn>
			<port_conn>a_man,mul_result_man_6</port_conn>
			<port_conn>a_exp,mul_result_exp_6</port_conn>
			<port_conn>a_sign,mul_result_sign_6</port_conn>
			<port_conn>b_man,r1_add_coeff_man_6</port_conn>
			<port_conn>b_exp,r1_add_coeff_exp_6</port_conn>
			<port_conn>b_sign,r1_add_coeff_sign_6</port_conn>
			<port_conn>r_man,add_result_man_6</port_conn>
			<port_conn>r_exp,add_result_exp_6</port_conn>
			<port_conn>r_sign,add_result_sign_6</port_conn>
			<port_conn>dst_valid,add_valid_6</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_5</name>
			<instance_name>u_fp_add_5</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_5</port_conn>
			<port_conn>a_man,mul_result_man_5</port_conn>
			<port_conn>a_exp,mul_result_exp_5</port_conn>
			<port_conn>a_sign,mul_result_sign_5</port_conn>
			<port_conn>b_man,r1_add_coeff_man_5</port_conn>
			<port_conn>b_exp,r1_add_coeff_exp_5</port_conn>
			<port_conn>b_sign,r1_add_coeff_sign_5</port_conn>
			<port_conn>r_man,add_result_man_5</port_conn>
			<port_conn>r_exp,add_result_exp_5</port_conn>
			<port_conn>r_sign,add_result_sign_5</port_conn>
			<port_conn>dst_valid,add_valid_5</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_4</name>
			<instance_name>u_fp_add_4</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_4</port_conn>
			<port_conn>a_man,mul_result_man_4</port_conn>
			<port_conn>a_exp,mul_result_exp_4</port_conn>
			<port_conn>a_sign,mul_result_sign_4</port_conn>
			<port_conn>b_man,r1_add_coeff_man_4</port_conn>
			<port_conn>b_exp,r1_add_coeff_exp_4</port_conn>
			<port_conn>b_sign,r1_add_coeff_sign_4</port_conn>
			<port_conn>r_man,add_result_man_4</port_conn>
			<port_conn>r_exp,add_result_exp_4</port_conn>
			<port_conn>r_sign,add_result_sign_4</port_conn>
			<port_conn>dst_valid,add_valid_4</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_3</name>
			<instance_name>u_fp_add_3</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_3</port_conn>
			<port_conn>a_man,mul_result_man_3</port_conn>
			<port_conn>a_exp,mul_result_exp_3</port_conn>
			<port_conn>a_sign,mul_result_sign_3</port_conn>
			<port_conn>b_man,r1_add_coeff_man_3</port_conn>
			<port_conn>b_exp,r1_add_coeff_exp_3</port_conn>
			<port_conn>b_sign,r1_add_coeff_sign_3</port_conn>
			<port_conn>r_man,add_result_man_3</port_conn>
			<port_conn>r_exp,add_result_exp_3</port_conn>
			<port_conn>r_sign,add_result_sign_3</port_conn>
			<port_conn>dst_valid,add_valid_3</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_2</name>
			<instance_name>u_fp_add_2</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_2</port_conn>
			<port_conn>a_man,mul_result_man_2</port_conn>
			<port_conn>a_exp,mul_result_exp_2</port_conn>
			<port_conn>a_sign,mul_result_sign_2</port_conn>
			<port_conn>b_man,r1_add_coeff_man_2</port_conn>
			<port_conn>b_exp,r1_add_coeff_exp_2</port_conn>
			<port_conn>b_sign,r1_add_coeff_sign_2</port_conn>
			<port_conn>r_man,add_result_man_2</port_conn>
			<port_conn>r_exp,add_result_exp_2</port_conn>
			<port_conn>r_sign,add_result_sign_2</port_conn>
			<port_conn>dst_valid,add_valid_2</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_1</name>
			<instance_name>u_fp_add_1</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_1</port_conn>
			<port_conn>a_man,mul_result_man_1</port_conn>
			<port_conn>a_exp,mul_result_exp_1</port_conn>
			<port_conn>a_sign,mul_result_sign_1</port_conn>
			<port_conn>b_man,r1_add_coeff_man_1</port_conn>
			<port_conn>b_exp,r1_add_coeff_exp_1</port_conn>
			<port_conn>b_sign,r1_add_coeff_sign_1</port_conn>
			<port_conn>r_man,add_result_man_1</port_conn>
			<port_conn>r_exp,add_result_exp_1</port_conn>
			<port_conn>r_sign,add_result_sign_1</port_conn>
			<port_conn>dst_valid,add_valid_1</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_add</module_name>
			<name>u_fp_add_0</name>
			<instance_name>u_fp_add_0</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,mul_valid_0</port_conn>
			<port_conn>a_man,mul_result_man_0</port_conn>
			<port_conn>a_exp,mul_result_exp_0</port_conn>
			<port_conn>a_sign,mul_result_sign_0</port_conn>
			<port_conn>b_man,r1_add_coeff_man_0</port_conn>
			<port_conn>b_exp,r1_add_coeff_exp_0</port_conn>
			<port_conn>b_sign,r1_add_coeff_sign_0</port_conn>
			<port_conn>r_man,add_result_man_0</port_conn>
			<port_conn>r_exp,add_result_exp_0</port_conn>
			<port_conn>r_sign,add_result_sign_0</port_conn>
			<port_conn>dst_valid,add_valid_0</port_conn>
			<source_loc>805</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_7</name>
			<instance_name>u_fp_mul_7</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_7</port_conn>
			<port_conn>a_exp,r_src_exp_7</port_conn>
			<port_conn>a_sign,r_src_sign_7</port_conn>
			<port_conn>b_man,mul_coeff_man_7</port_conn>
			<port_conn>b_exp,mul_coeff_exp_7</port_conn>
			<port_conn>b_sign,mul_coeff_sign_7</port_conn>
			<port_conn>r_man,mul_result_man_7</port_conn>
			<port_conn>r_exp,mul_result_exp_7</port_conn>
			<port_conn>r_sign,mul_result_sign_7</port_conn>
			<port_conn>dst_valid,mul_valid_7</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_6</name>
			<instance_name>u_fp_mul_6</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_6</port_conn>
			<port_conn>a_exp,r_src_exp_6</port_conn>
			<port_conn>a_sign,r_src_sign_6</port_conn>
			<port_conn>b_man,mul_coeff_man_6</port_conn>
			<port_conn>b_exp,mul_coeff_exp_6</port_conn>
			<port_conn>b_sign,mul_coeff_sign_6</port_conn>
			<port_conn>r_man,mul_result_man_6</port_conn>
			<port_conn>r_exp,mul_result_exp_6</port_conn>
			<port_conn>r_sign,mul_result_sign_6</port_conn>
			<port_conn>dst_valid,mul_valid_6</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_5</name>
			<instance_name>u_fp_mul_5</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_5</port_conn>
			<port_conn>a_exp,r_src_exp_5</port_conn>
			<port_conn>a_sign,r_src_sign_5</port_conn>
			<port_conn>b_man,mul_coeff_man_5</port_conn>
			<port_conn>b_exp,mul_coeff_exp_5</port_conn>
			<port_conn>b_sign,mul_coeff_sign_5</port_conn>
			<port_conn>r_man,mul_result_man_5</port_conn>
			<port_conn>r_exp,mul_result_exp_5</port_conn>
			<port_conn>r_sign,mul_result_sign_5</port_conn>
			<port_conn>dst_valid,mul_valid_5</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_4</name>
			<instance_name>u_fp_mul_4</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_4</port_conn>
			<port_conn>a_exp,r_src_exp_4</port_conn>
			<port_conn>a_sign,r_src_sign_4</port_conn>
			<port_conn>b_man,mul_coeff_man_4</port_conn>
			<port_conn>b_exp,mul_coeff_exp_4</port_conn>
			<port_conn>b_sign,mul_coeff_sign_4</port_conn>
			<port_conn>r_man,mul_result_man_4</port_conn>
			<port_conn>r_exp,mul_result_exp_4</port_conn>
			<port_conn>r_sign,mul_result_sign_4</port_conn>
			<port_conn>dst_valid,mul_valid_4</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_3</name>
			<instance_name>u_fp_mul_3</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_3</port_conn>
			<port_conn>a_exp,r_src_exp_3</port_conn>
			<port_conn>a_sign,r_src_sign_3</port_conn>
			<port_conn>b_man,mul_coeff_man_3</port_conn>
			<port_conn>b_exp,mul_coeff_exp_3</port_conn>
			<port_conn>b_sign,mul_coeff_sign_3</port_conn>
			<port_conn>r_man,mul_result_man_3</port_conn>
			<port_conn>r_exp,mul_result_exp_3</port_conn>
			<port_conn>r_sign,mul_result_sign_3</port_conn>
			<port_conn>dst_valid,mul_valid_3</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_2</name>
			<instance_name>u_fp_mul_2</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_2</port_conn>
			<port_conn>a_exp,r_src_exp_2</port_conn>
			<port_conn>a_sign,r_src_sign_2</port_conn>
			<port_conn>b_man,mul_coeff_man_2</port_conn>
			<port_conn>b_exp,mul_coeff_exp_2</port_conn>
			<port_conn>b_sign,mul_coeff_sign_2</port_conn>
			<port_conn>r_man,mul_result_man_2</port_conn>
			<port_conn>r_exp,mul_result_exp_2</port_conn>
			<port_conn>r_sign,mul_result_sign_2</port_conn>
			<port_conn>dst_valid,mul_valid_2</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_1</name>
			<instance_name>u_fp_mul_1</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_1</port_conn>
			<port_conn>a_exp,r_src_exp_1</port_conn>
			<port_conn>a_sign,r_src_sign_1</port_conn>
			<port_conn>b_man,mul_coeff_man_1</port_conn>
			<port_conn>b_exp,mul_coeff_exp_1</port_conn>
			<port_conn>b_sign,mul_coeff_sign_1</port_conn>
			<port_conn>r_man,mul_result_man_1</port_conn>
			<port_conn>r_exp,mul_result_exp_1</port_conn>
			<port_conn>r_sign,mul_result_sign_1</port_conn>
			<port_conn>dst_valid,mul_valid_1</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<module_inst>
			<module_name>fp_mul</module_name>
			<name>u_fp_mul_0</name>
			<instance_name>u_fp_mul_0</instance_name>
			<port_conn>clk,clk</port_conn>
			<port_conn>rstn,rstn</port_conn>
			<port_conn>src_valid,r_src_valid</port_conn>
			<port_conn>a_man,r_src_man_0</port_conn>
			<port_conn>a_exp,r_src_exp_0</port_conn>
			<port_conn>a_sign,r_src_sign_0</port_conn>
			<port_conn>b_man,mul_coeff_man_0</port_conn>
			<port_conn>b_exp,mul_coeff_exp_0</port_conn>
			<port_conn>b_sign,mul_coeff_sign_0</port_conn>
			<port_conn>r_man,mul_result_man_0</port_conn>
			<port_conn>r_exp,mul_result_exp_0</port_conn>
			<port_conn>r_sign,mul_result_sign_0</port_conn>
			<port_conn>dst_valid,mul_valid_0</port_conn>
			<source_loc>804</source_loc>
		</module_inst>
		<source_loc>
			<id>2945</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>125</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>8543</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>772,2945</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dst_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>dst_valid</name>
			</lhs>
			<rhs>
				<name>bn_float32_N_Muxb_1_2_0_4_1_out1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8543</source_loc>
			<thread>_dst_valid</thread>
		</thread>
		<thread>
			<name>bn_float32_N_Muxb_1_2_0_4_1</name>
			<dissolved_from>bn_float32_N_Muxb_1_2_0_4_1</dissolved_from>
			<async/>
			<mux_area>2.3940</mux_area>
			<mux_delay>0.0900</mux_delay>
			<control_delay>0.0900</control_delay>
			<rhs>
				<name>add_valid_0</name>
			</rhs>
			<lhs>
				<name>bn_float32_N_Muxb_1_2_0_4_1_out1</name>
			</lhs>
			<rhs>
				<name>src_valid</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>10682</source_loc>
			<thread>_dst_valid</thread>
		</thread>
		<source_loc>
			<id>2907</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>110</line>
			<col>9</col>
		</source_loc>
		<source_loc>
			<id>8555</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>772,2907</sub_loc>
		</source_loc>
		<thread>
			<name>drive_dst_sign_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_0</name>
			</lhs>
			<rhs>
				<name>add_result_sign_0</name>
			</rhs>
			<rhs>
				<name>src_sign_0</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_1</name>
			</lhs>
			<rhs>
				<name>add_result_sign_1</name>
			</rhs>
			<rhs>
				<name>src_sign_1</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_2</name>
			</lhs>
			<rhs>
				<name>add_result_sign_2</name>
			</rhs>
			<rhs>
				<name>src_sign_2</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_3</name>
			</lhs>
			<rhs>
				<name>add_result_sign_3</name>
			</rhs>
			<rhs>
				<name>src_sign_3</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_4</name>
			</lhs>
			<rhs>
				<name>add_result_sign_4</name>
			</rhs>
			<rhs>
				<name>src_sign_4</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_5</name>
			</lhs>
			<rhs>
				<name>add_result_sign_5</name>
			</rhs>
			<rhs>
				<name>src_sign_5</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_6</name>
			</lhs>
			<rhs>
				<name>add_result_sign_6</name>
			</rhs>
			<rhs>
				<name>src_sign_6</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_sign_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_1bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>3.1045</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_sign_7</name>
			</lhs>
			<rhs>
				<name>add_result_sign_7</name>
			</rhs>
			<rhs>
				<name>src_sign_7</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_0</name>
			</lhs>
			<rhs>
				<name>add_result_exp_0</name>
			</rhs>
			<rhs>
				<name>src_exp_0</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_1</name>
			</lhs>
			<rhs>
				<name>add_result_exp_1</name>
			</rhs>
			<rhs>
				<name>src_exp_1</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_2</name>
			</lhs>
			<rhs>
				<name>add_result_exp_2</name>
			</rhs>
			<rhs>
				<name>src_exp_2</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_3</name>
			</lhs>
			<rhs>
				<name>add_result_exp_3</name>
			</rhs>
			<rhs>
				<name>src_exp_3</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_4</name>
			</lhs>
			<rhs>
				<name>add_result_exp_4</name>
			</rhs>
			<rhs>
				<name>src_exp_4</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_5</name>
			</lhs>
			<rhs>
				<name>add_result_exp_5</name>
			</rhs>
			<rhs>
				<name>src_exp_5</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_6</name>
			</lhs>
			<rhs>
				<name>add_result_exp_6</name>
			</rhs>
			<rhs>
				<name>src_exp_6</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_exp_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_8bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>24.8360</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_exp_7</name>
			</lhs>
			<rhs>
				<name>add_result_exp_7</name>
			</rhs>
			<rhs>
				<name>src_exp_7</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_0</name>
			</lhs>
			<rhs>
				<name>add_result_man_0</name>
			</rhs>
			<rhs>
				<name>src_man_0</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_1</name>
			</lhs>
			<rhs>
				<name>add_result_man_1</name>
			</rhs>
			<rhs>
				<name>src_man_1</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_2</name>
			</lhs>
			<rhs>
				<name>add_result_man_2</name>
			</rhs>
			<rhs>
				<name>src_man_2</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_3</name>
			</lhs>
			<rhs>
				<name>add_result_man_3</name>
			</rhs>
			<rhs>
				<name>src_man_3</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_4</name>
			</lhs>
			<rhs>
				<name>add_result_man_4</name>
			</rhs>
			<rhs>
				<name>src_man_4</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_5</name>
			</lhs>
			<rhs>
				<name>add_result_man_5</name>
			</rhs>
			<rhs>
				<name>src_man_5</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_6</name>
			</lhs>
			<rhs>
				<name>add_result_man_6</name>
			</rhs>
			<rhs>
				<name>src_man_6</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<thread>
			<name>drive_dst_man_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<module_name>mux_23bx2i0c</module_name>
			<number_inputs>2</number_inputs>
			<mux_area>71.4036</mux_area>
			<mux_delay>0.0615</mux_delay>
			<control_delay>0.0615</control_delay>
			<controller_delay>0.0288</controller_delay>
			<lhs>
				<name>dst_man_7</name>
			</lhs>
			<rhs>
				<name>add_result_man_7</name>
			</rhs>
			<rhs>
				<name>src_man_7</name>
			</rhs>
			<cond>
				<name>enable</name>
			</cond>
			<source_loc>8555</source_loc>
			<thread>_dst</thread>
		</thread>
		<source_loc>
			<id>2853</id>
			<loc_kind>OP</loc_kind>
			<file_id>1</file_id>
			<line>51</line>
			<col>8</col>
		</source_loc>
		<source_loc>
			<id>8626</id>
			<loc_kind>HIER</loc_kind>
			<sub_loc>772,2853</sub_loc>
		</source_loc>
		<thread>
			<name>drive_r_src_valid</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_valid</name>
			</lhs>
			<rhs>
				<name>src_valid</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_0</name>
			</lhs>
			<rhs>
				<name>src_sign_0</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_1</name>
			</lhs>
			<rhs>
				<name>src_sign_1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_2</name>
			</lhs>
			<rhs>
				<name>src_sign_2</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_3</name>
			</lhs>
			<rhs>
				<name>src_sign_3</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_4</name>
			</lhs>
			<rhs>
				<name>src_sign_4</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_5</name>
			</lhs>
			<rhs>
				<name>src_sign_5</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_6</name>
			</lhs>
			<rhs>
				<name>src_sign_6</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_sign_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_sign_7</name>
			</lhs>
			<rhs>
				<name>src_sign_7</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_0</name>
			</lhs>
			<rhs>
				<name>src_exp_0</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_1</name>
			</lhs>
			<rhs>
				<name>src_exp_1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_2</name>
			</lhs>
			<rhs>
				<name>src_exp_2</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_3</name>
			</lhs>
			<rhs>
				<name>src_exp_3</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_4</name>
			</lhs>
			<rhs>
				<name>src_exp_4</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_5</name>
			</lhs>
			<rhs>
				<name>src_exp_5</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_6</name>
			</lhs>
			<rhs>
				<name>src_exp_6</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_exp_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_exp_7</name>
			</lhs>
			<rhs>
				<name>src_exp_7</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_0</name>
			</lhs>
			<rhs>
				<name>src_man_0</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_1</name>
			</lhs>
			<rhs>
				<name>src_man_1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_2</name>
			</lhs>
			<rhs>
				<name>src_man_2</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_3</name>
			</lhs>
			<rhs>
				<name>src_man_3</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_4</name>
			</lhs>
			<rhs>
				<name>src_man_4</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_5</name>
			</lhs>
			<rhs>
				<name>src_man_5</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_6</name>
			</lhs>
			<rhs>
				<name>src_man_6</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r_src_man_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r_src_man_7</name>
			</lhs>
			<rhs>
				<name>src_man_7</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_sign_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_sign_0</name>
			</lhs>
			<rhs>
				<name>add_coeff_sign_0</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_sign_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_sign_1</name>
			</lhs>
			<rhs>
				<name>add_coeff_sign_1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_sign_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_sign_2</name>
			</lhs>
			<rhs>
				<name>add_coeff_sign_2</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_sign_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_sign_3</name>
			</lhs>
			<rhs>
				<name>add_coeff_sign_3</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_sign_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_sign_4</name>
			</lhs>
			<rhs>
				<name>add_coeff_sign_4</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_sign_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_sign_5</name>
			</lhs>
			<rhs>
				<name>add_coeff_sign_5</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_sign_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_sign_6</name>
			</lhs>
			<rhs>
				<name>add_coeff_sign_6</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_sign_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_sign_7</name>
			</lhs>
			<rhs>
				<name>add_coeff_sign_7</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_exp_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_exp_0</name>
			</lhs>
			<rhs>
				<name>add_coeff_exp_0</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_exp_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_exp_1</name>
			</lhs>
			<rhs>
				<name>add_coeff_exp_1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_exp_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_exp_2</name>
			</lhs>
			<rhs>
				<name>add_coeff_exp_2</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_exp_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_exp_3</name>
			</lhs>
			<rhs>
				<name>add_coeff_exp_3</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_exp_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_exp_4</name>
			</lhs>
			<rhs>
				<name>add_coeff_exp_4</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_exp_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_exp_5</name>
			</lhs>
			<rhs>
				<name>add_coeff_exp_5</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_exp_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_exp_6</name>
			</lhs>
			<rhs>
				<name>add_coeff_exp_6</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_exp_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_exp_7</name>
			</lhs>
			<rhs>
				<name>add_coeff_exp_7</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_man_0</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_man_0</name>
			</lhs>
			<rhs>
				<name>add_coeff_man_0</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_man_1</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_man_1</name>
			</lhs>
			<rhs>
				<name>add_coeff_man_1</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_man_2</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_man_2</name>
			</lhs>
			<rhs>
				<name>add_coeff_man_2</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_man_3</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_man_3</name>
			</lhs>
			<rhs>
				<name>add_coeff_man_3</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_man_4</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_man_4</name>
			</lhs>
			<rhs>
				<name>add_coeff_man_4</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_man_5</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_man_5</name>
			</lhs>
			<rhs>
				<name>add_coeff_man_5</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_man_6</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_man_6</name>
			</lhs>
			<rhs>
				<name>add_coeff_man_6</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<thread>
			<name>drive_r1_add_coeff_man_7</name>
			<clock>clk</clock>
			<reset>
				<name>rstn</name>
				<async/>
				<polarity>0</polarity>
				<rhs>
					<value>0</value>
				</rhs>
			</reset>
			<controller_delay>0.0000</controller_delay>
			<lhs>
				<name>r1_add_coeff_man_7</name>
			</lhs>
			<rhs>
				<name>add_coeff_man_7</name>
			</rhs>
			<cond>
			</cond>
			<source_loc>8626</source_loc>
			<thread>_delay</thread>
		</thread>
		<source_loc>
			<id>8963</id>
			<loc_kind>ARRAY</loc_kind>
			<sub_loc>8953</sub_loc>
		</source_loc>
		<module_inst>
			<module_name>bn_float32_N_Muxb_1_2_0_4</module_name>
			<name>bn_float32_N_Muxb_1_2_0_4_1</name>
			<instance_name>bn_float32_N_Muxb_1_2_0_4_1</instance_name>
			<source_loc>8963</source_loc>
			<thread>_dst_valid</thread>
			<dissolved_to>bn_float32_N_Muxb_1_2_0_4_1</dissolved_to>
		</module_inst>
	</netlist>
	<phase_complete>rtl</phase_complete>
	<phase_summary>
		<phase_complete>rtl</phase_complete>
		<summary>Synthesis complete: 0 errors, 1 warnings, area=5537, bits=770</summary>
	</phase_summary>
	<message_counts>
		<message_count>
			<code_num>280</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>486</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>487</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>488</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>494</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>860</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1037</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1277</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1437</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1446</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>1483</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1727</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3065</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>333</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>116</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>144</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>148</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>182</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>195</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>258</code_num>
			<count>19</count>
		</message_count>
		<message_count>
			<code_num>288</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>305</code_num>
			<count>210</count>
		</message_count>
		<message_count>
			<code_num>306</code_num>
			<count>210</count>
		</message_count>
		<message_count>
			<code_num>481</code_num>
			<count>108</count>
		</message_count>
		<message_count>
			<code_num>802</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>803</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>805</code_num>
			<count>16</count>
		</message_count>
		<message_count>
			<code_num>807</code_num>
			<count>7</count>
		</message_count>
		<message_count>
			<code_num>808</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>809</code_num>
			<count>5</count>
		</message_count>
		<message_count>
			<code_num>810</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>811</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>812</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>967</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>968</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>969</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>970</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>971</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1006</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1166</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1167</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1168</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1170</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1171</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1218</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1219</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1220</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1230</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>1279</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1352</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>1425</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1429</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1430</code_num>
			<count>100</count>
		</message_count>
		<message_count>
			<code_num>1431</code_num>
			<count>4</count>
		</message_count>
		<message_count>
			<code_num>1438</code_num>
			<count>32</count>
		</message_count>
		<message_count>
			<code_num>1440</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1442</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1463</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>1472</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1677</code_num>
			<count>9</count>
		</message_count>
		<message_count>
			<code_num>1766</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1767</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1768</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1824</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>1825</code_num>
			<count>2</count>
		</message_count>
		<message_count>
			<code_num>2080</code_num>
			<count>18</count>
		</message_count>
		<message_count>
			<code_num>2098</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2361</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2604</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2788</code_num>
			<count>6</count>
		</message_count>
		<message_count>
			<code_num>2790</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2831</code_num>
			<count>10</count>
		</message_count>
		<message_count>
			<code_num>2917</code_num>
			<count>3</count>
		</message_count>
		<message_count>
			<code_num>2918</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2923</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>2924</code_num>
			<count>1</count>
		</message_count>
		<message_count>
			<code_num>3257</code_num>
			<count>3</count>
		</message_count>
	</message_counts>
	<end_time>Tue Jan  5 20:57:14 2021</end_time>
	<timers>
		<phase>
			<name>front_end</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>normalization</name>
			<real_time>20</real_time>
			<cpu_time>20</cpu_time>
		</phase>
		<phase>
			<name>part_characterization</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pattern_matching</name>
			<real_time>1</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>scheduling</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>pre_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>post_allocation</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cleanup</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>emit</name>
			<real_time>0</real_time>
			<cpu_time>0</cpu_time>
		</phase>
		<phase>
			<name>cynth</name>
			<real_time>29</real_time>
			<cpu_time>22</cpu_time>
		</phase>
		<phase>
			<name>total</name>
			<real_time>29</real_time>
			<cpu_time>22</cpu_time>
		</phase>
	</timers>
	<footprint>548048</footprint>
	<subprocess_footprint>737572</subprocess_footprint>
	<exit_status>0</exit_status>
</tool_log>
