#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sat Oct 31 09:49:16 2020
# Process ID: 13084
# Current directory: E:/sem 5/fpga project/Processor_Design_Project/Processor_Vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent12380 E:\sem 5\fpga project\Processor_Design_Project\Processor_Vivado\Processor_Vivado.xpr
# Log file: E:/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/vivado.log
# Journal file: E:/sem 5/fpga project/Processor_Design_Project/Processor_Vivado\vivado.jou
#-----------------------------------------------------------
start_gui
open_project {E:/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Processor_Vivado.xpr}
INFO: [Project 1-313] Project file moved from 'E:/Documents/University work/Extra/Proecessor_Design/Processor_Design_Project/Processor_Vivado' since last save.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.1/data/ip'.
open_project: Time (s): cpu = 00:00:50 ; elapsed = 00:00:17 . Memory (MB): peak = 765.109 ; gain = 139.230
update_compile_order -fileset sources_1
close [ open {E:/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Processor_Vivado.srcs/sources_1/new/Mat_Addr_Generator.v} w ]
add_files {{E:/sem 5/fpga project/Processor_Design_Project/Processor_Vivado/Processor_Vivado.srcs/sources_1/new/Mat_Addr_Generator.v}}
update_compile_order -fileset sources_1
