<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.0 Transitional//EN">

<!--Converted with LaTeX2HTML 2002-2-1 (1.71)
original version by:  Nikos Drakos, CBLU, University of Leeds
* revised and updated by:  Marcus Hennecke, Ross Moore, Herb Swan
* with significant contributions from:
  Jens Lippmann, Marek Rouchal, Martin Wilck and others -->
<HTML>
<HEAD>
<TITLE>Software Register (software register)</TITLE>
<META NAME="description" CONTENT="Software Register (software register)">
<META NAME="keywords" CONTENT="index">
<META NAME="resource-type" CONTENT="document">
<META NAME="distribution" CONTENT="global">

<META NAME="Generator" CONTENT="LaTeX2HTML v2002-2-1">
<META HTTP-EQUIV="Content-Style-Type" CONTENT="text/css">

<LINK REL="STYLESHEET" HREF="index.css">

<LINK REL="next" HREF="node62.html">
<LINK REL="previous" HREF="node60.html">
<LINK REL="up" HREF="node55.html">
<LINK REL="next" HREF="node62.html">
</HEAD>

<BODY >

<DIV CLASS="navigation"><!--Navigation Panel-->
<A NAME="tex2html1682"
  HREF="node62.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next" SRC="next.png"></A> 
<A NAME="tex2html1678"
  HREF="node55.html">
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up" SRC="up.png"></A> 
<A NAME="tex2html1672"
  HREF="node60.html">
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous" SRC="prev.png"></A> 
<A NAME="tex2html1680"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A NAME="tex2html1683"
  HREF="node62.html">SRAM (sram)</A>
<B> Up:</B> <A NAME="tex2html1679"
  HREF="node55.html">System Blocks</A>
<B> Previous:</B> <A NAME="tex2html1673"
  HREF="node60.html">Snapshot Capture (snap)</A>
 &nbsp; <B>  <A NAME="tex2html1681"
  HREF="node1.html">Contents</A></B> 
<BR>
<BR></DIV>
<!--End of Navigation Panel-->
<!--Table of Child-Links-->
<A NAME="CHILD_LINKS"><STRONG>Subsections</STRONG></A>

<UL CLASS="ChildLinks">
<LI><A NAME="tex2html1684"
  HREF="node61.html#SECTION00461000000000000000">Summary</A>
<LI><A NAME="tex2html1685"
  HREF="node61.html#SECTION00462000000000000000">Mask Parameters</A>
<LI><A NAME="tex2html1686"
  HREF="node61.html#SECTION00463000000000000000">Ports</A>
<LI><A NAME="tex2html1687"
  HREF="node61.html#SECTION00464000000000000000">Description</A>
</UL>
<!--End of Table of Child-Links-->
<HR>

<H1><A NAME="SECTION00460000000000000000"></A><A NAME="softwareregister"></A>
<BR>
Software Register <SPAN  CLASS="textit">(software register)</SPAN>
</H1> <SPAN  CLASS="textbf">Block Author</SPAN>: Pierre-Yves Droz 
<BR><SPAN  CLASS="textbf">Document Author</SPAN>: Henry Chen 
<H2><A NAME="SECTION00461000000000000000">
Summary</A>
</H2>Inserts a unidirectional 32-bit register shared between the FPGA design and
the PowerPC bus.

<P>

<H2><A NAME="SECTION00462000000000000000">
Mask Parameters</A>
</H2>
<TABLE CELLPADDING=3 BORDER="1" WIDTH=468>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textbf">Parameter</SPAN></TD>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Variable</SPAN></TH>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Description</SPAN></TH>
</TR>
<TR><TD ALIGN="LEFT">I/O direction</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">io_dir</SPAN></TD>
<TD ALIGN="LEFT">Chooses whether register writes <EM>to processor</EM> or reads <EM>from
processor</EM>.</TD>
</TR>
<TR><TD ALIGN="LEFT">Data Type</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">arith_type</SPAN></TD>
<TD ALIGN="LEFT">Specifies data type of register.</TD>
</TR>
<TR><TD ALIGN="LEFT">Data bitwidth</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">bitwidth</SPAN></TD>
<TD ALIGN="LEFT">Specifies data bitwidth. Hard-coded at 32 bits.</TD>
</TR>
<TR><TD ALIGN="LEFT">Data binary point</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">bin_pt</SPAN></TD>
<TD ALIGN="LEFT">Specifies the binary point position of data.</TD>
</TR>
<TR><TD ALIGN="LEFT">Sample period</TD>
<TD ALIGN="LEFT"><SPAN  CLASS="textit">sample_period</SPAN></TD>
<TD ALIGN="LEFT">Specifies sample period of interface.</TD>
</TR>
</TABLE>
<P>

<H2><A NAME="SECTION00463000000000000000">
Ports</A>
</H2>
<TABLE CELLPADDING=3 BORDER="1" WIDTH=468>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textbf">Port</SPAN></TD>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Dir.</SPAN></TH>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Data Type</SPAN></TH>
<TH ALIGN="LEFT"><SPAN  CLASS="textbf">Description</SPAN></TH>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">reg_out</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">inherited</TD>
<TD ALIGN="LEFT">Output from design to processor bus. Only in <EM>To Processor</EM> mode.</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">sim_out</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">double</TD>
<TD ALIGN="LEFT">Simulation output of register value. Only in <EM>To Processor</EM> mode.</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">sim_in</SPAN></TD>
<TD ALIGN="LEFT">in</TD>
<TD ALIGN="LEFT">double</TD>
<TD ALIGN="LEFT">Simulation input of register value. Only in <EM>From Processor</EM> mode.</TD>
</TR>
<TR><TD ALIGN="LEFT"><SPAN  CLASS="textit">reg_in</SPAN></TD>
<TD ALIGN="LEFT">out</TD>
<TD ALIGN="LEFT">inherited</TD>
<TD ALIGN="LEFT">Input from processor bus to design. Only in <EM>From Processor</EM> mode.</TD>
</TR>
</TABLE>
<P>

<H2><A NAME="SECTION00464000000000000000">
Description</A>
</H2>A software register is a <EM>shared</EM> interface, meaning that it is
attached to both the FPGA fabric of the System Generator design as well as the
PowerPC bus. The registers are unidirectional; the user must choose at design-time whether the register is in <EM>To Processor</EM> mode (written by the FPGA
fabric and read by the PowerPC) or in <EM>From Processor</EM> mode (written by the
PowerPC and read by the FPGA fabric).

<P>
The bitwidth is fixed at 32 bits, as it is attached to a 32-bit bus, but the
Simulink interpretation of the data type and binary point is controllable by
the user. The data type and binary point parameters entered into the mask are
enforced by the block; the block will cast to the specified data type and
binary point going in both directions.



<P>

<DIV CLASS="navigation"><HR>
<!--Navigation Panel-->
<A NAME="tex2html1682"
  HREF="node62.html">
<IMG WIDTH="37" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="next" SRC="next.png"></A> 
<A NAME="tex2html1678"
  HREF="node55.html">
<IMG WIDTH="26" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="up" SRC="up.png"></A> 
<A NAME="tex2html1672"
  HREF="node60.html">
<IMG WIDTH="63" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="previous" SRC="prev.png"></A> 
<A NAME="tex2html1680"
  HREF="node1.html">
<IMG WIDTH="65" HEIGHT="24" ALIGN="BOTTOM" BORDER="0" ALT="contents" SRC="contents.png"></A>  
<BR>
<B> Next:</B> <A NAME="tex2html1683"
  HREF="node62.html">SRAM (sram)</A>
<B> Up:</B> <A NAME="tex2html1679"
  HREF="node55.html">System Blocks</A>
<B> Previous:</B> <A NAME="tex2html1673"
  HREF="node60.html">Snapshot Capture (snap)</A>
 &nbsp; <B>  <A NAME="tex2html1681"
  HREF="node1.html">Contents</A></B> </DIV>
<!--End of Navigation Panel-->
<ADDRESS>
Documentor
2008-09-29
</ADDRESS>
</BODY>
</HTML>
