--------------------------------------------------------------------------------
Release 14.2 Trace  (nt64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.2\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 5
-n 3 -fastpaths -xml Main.twx Main.ncd -o Main.twr Main.pcf

Design file:              Main.ncd
Physical constraint file: Main.pcf
Device,package,speed:     xc3s250e,cp132,-5 (PRODUCTION 1.27 2012-07-09)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLK
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
EN            |    4.343(R)|    0.535(R)|CLK_BUFGP         |   0.000|
First_Byte<0> |    8.794(R)|   -1.085(R)|CLK_BUFGP         |   0.000|
First_Byte<1> |    2.430(R)|    0.661(R)|CLK_BUFGP         |   0.000|
First_Byte<2> |    8.709(R)|   -1.344(R)|CLK_BUFGP         |   0.000|
First_Byte<3> |    8.342(R)|   -0.762(R)|CLK_BUFGP         |   0.000|
First_Byte<4> |    6.213(R)|   -0.300(R)|CLK_BUFGP         |   0.000|
First_Byte<5> |    7.361(R)|   -0.158(R)|CLK_BUFGP         |   0.000|
First_Byte<6> |    7.547(R)|   -0.171(R)|CLK_BUFGP         |   0.000|
First_Byte<7> |    7.706(R)|   -0.487(R)|CLK_BUFGP         |   0.000|
Second_Byte<0>|    7.732(R)|   -1.173(R)|CLK_BUFGP         |   0.000|
Second_Byte<1>|    3.293(R)|    0.676(R)|CLK_BUFGP         |   0.000|
Second_Byte<2>|    8.283(R)|   -1.713(R)|CLK_BUFGP         |   0.000|
Second_Byte<3>|    7.993(R)|   -1.026(R)|CLK_BUFGP         |   0.000|
Second_Byte<4>|    3.858(R)|   -0.147(R)|CLK_BUFGP         |   0.000|
Second_Byte<5>|    5.349(R)|    0.153(R)|CLK_BUFGP         |   0.000|
Second_Byte<6>|    8.076(R)|   -0.861(R)|CLK_BUFGP         |   0.000|
Second_Byte<7>|    7.489(R)|   -1.730(R)|CLK_BUFGP         |   0.000|
Third_Byte<0> |    6.671(R)|   -0.964(R)|CLK_BUFGP         |   0.000|
Third_Byte<1> |    2.551(R)|    0.582(R)|CLK_BUFGP         |   0.000|
Third_Byte<2> |    6.962(R)|   -0.518(R)|CLK_BUFGP         |   0.000|
Third_Byte<3> |    7.729(R)|   -0.939(R)|CLK_BUFGP         |   0.000|
Third_Byte<4> |    5.367(R)|    0.037(R)|CLK_BUFGP         |   0.000|
Third_Byte<5> |    5.485(R)|   -0.856(R)|CLK_BUFGP         |   0.000|
Third_Byte<6> |    6.466(R)|   -0.212(R)|CLK_BUFGP         |   0.000|
Third_Byte<7> |    5.628(R)|   -0.564(R)|CLK_BUFGP         |   0.000|
--------------+------------+------------+------------------+--------+

Clock CLK to Pad
-------------+------------+------------------+--------+
             | clk (edge) |                  | Clock  |
Destination  |   to PAD   |Internal Clock(s) | Phase  |
-------------+------------+------------------+--------+
OUT_Byte_2<0>|    8.753(R)|CLK_BUFGP         |   0.000|
OUT_Byte_2<1>|    8.395(R)|CLK_BUFGP         |   0.000|
OUT_Byte_2<2>|    9.412(R)|CLK_BUFGP         |   0.000|
OUT_Byte_2<3>|    8.282(R)|CLK_BUFGP         |   0.000|
OUT_Byte_2<4>|    8.597(R)|CLK_BUFGP         |   0.000|
OUT_Byte_2<5>|    8.834(R)|CLK_BUFGP         |   0.000|
OUT_Byte_2<6>|    8.496(R)|CLK_BUFGP         |   0.000|
OUT_Byte_2<7>|    7.842(R)|CLK_BUFGP         |   0.000|
OUT_Byte_3<0>|    9.295(R)|CLK_BUFGP         |   0.000|
OUT_Byte_3<1>|    8.956(R)|CLK_BUFGP         |   0.000|
OUT_Byte_3<2>|    8.240(R)|CLK_BUFGP         |   0.000|
OUT_Byte_3<3>|    8.114(R)|CLK_BUFGP         |   0.000|
OUT_Byte_3<4>|    8.780(R)|CLK_BUFGP         |   0.000|
OUT_Byte_3<5>|    8.565(R)|CLK_BUFGP         |   0.000|
OUT_Byte_3<6>|    8.616(R)|CLK_BUFGP         |   0.000|
OUT_Byte_3<7>|    8.769(R)|CLK_BUFGP         |   0.000|
OUT_Byte_4<0>|    9.245(R)|CLK_BUFGP         |   0.000|
OUT_Byte_4<1>|    8.558(R)|CLK_BUFGP         |   0.000|
OUT_Byte_4<2>|    8.171(R)|CLK_BUFGP         |   0.000|
OUT_Byte_4<3>|    9.114(R)|CLK_BUFGP         |   0.000|
OUT_Byte_4<4>|    7.637(R)|CLK_BUFGP         |   0.000|
OUT_Byte_4<5>|    8.513(R)|CLK_BUFGP         |   0.000|
OUT_Byte_4<6>|    8.726(R)|CLK_BUFGP         |   0.000|
OUT_Byte_4<7>|    8.195(R)|CLK_BUFGP         |   0.000|
-------------+------------+------------------+--------+

Pad to Pad
---------------+---------------+---------+
Source Pad     |Destination Pad|  Delay  |
---------------+---------------+---------+
Fourth_Byte<0> |OUT_Byte_4<0>  |    6.241|
Fourth_Byte<1> |OUT_Byte_4<1>  |    6.269|
Fourth_Byte<2> |OUT_Byte_4<2>  |    5.994|
Fourth_Byte<3> |OUT_Byte_4<3>  |    6.005|
Fourth_Byte<4> |OUT_Byte_4<4>  |    5.449|
Fourth_Byte<5> |OUT_Byte_4<5>  |    5.652|
Fourth_Byte<6> |OUT_Byte_4<6>  |    5.881|
Fourth_Byte<7> |OUT_Byte_4<7>  |    5.297|
Second_Byte<0> |OUT_Byte_2<0>  |    6.470|
Second_Byte<1> |OUT_Byte_2<1>  |    6.625|
Second_Byte<2> |OUT_Byte_2<2>  |    7.299|
Second_Byte<3> |OUT_Byte_2<3>  |    6.126|
Second_Byte<4> |OUT_Byte_2<4>  |    5.664|
Second_Byte<5> |OUT_Byte_2<5>  |    7.892|
Second_Byte<6> |OUT_Byte_2<6>  |    6.180|
Second_Byte<7> |OUT_Byte_2<7>  |    6.480|
Third_Byte<0>  |OUT_Byte_3<0>  |    7.010|
Third_Byte<1>  |OUT_Byte_3<1>  |    6.388|
Third_Byte<2>  |OUT_Byte_3<2>  |    6.778|
Third_Byte<3>  |OUT_Byte_3<3>  |    7.416|
Third_Byte<4>  |OUT_Byte_3<4>  |    7.173|
Third_Byte<5>  |OUT_Byte_3<5>  |    7.585|
Third_Byte<6>  |OUT_Byte_3<6>  |    6.386|
Third_Byte<7>  |OUT_Byte_3<7>  |    7.247|
---------------+---------------+---------+


Analysis completed Mon May 29 14:37:20 2017 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 175 MB



