# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../simple_FSM_vhdl.srcs/sources_1/new/StateMachine.vhd" \
"../../../../simple_FSM_vhdl.srcs/sim_1/new/simulation.vhd" \

# Do not sort compile order
nosort
