{"Source Block": ["hdl/library/axi_hdmi_tx/axi_hdmi_tx.v@339:358@HdlStmIf", "    .datain_l (OUT_CLK_POLARITY),\n    .outclock (reference_clk),\n    .oe_out (),\n    .dataout (hdmi_out_clk));\n  end\n  if (FPGA_TECHNOLOGY == XILINX_7SERIES) begin\n  ODDR #(.INIT(1'b0)) i_clk_oddr (\n    .R (1'b0),\n    .S (1'b0),\n    .CE (1'b1),\n    .D1 (~OUT_CLK_POLARITY),\n    .D2 (OUT_CLK_POLARITY),\n    .C (reference_clk),\n    .Q (hdmi_out_clk));\n  end\n  endgenerate\n\nendmodule\n\n// ***************************************************************************\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[345, "  ODDR #(.INIT(1'b0)) i_clk_oddr (\n"]], "Add": [[345, "  ODDR #(\n"], [345, "    .INIT(1'b0)\n"], [345, "  ) i_clk_oddr (\n"]]}}