#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Apr 25 14:23:50 2024
# Process ID: 2371794
# Current directory: /scratch1/karthik/playground/iitm/fft-bsv/mit/audio/fft
# Command line: vivado
# Log file: /scratch1/karthik/playground/iitm/fft-bsv/mit/audio/fft/vivado.log
# Journal file: /scratch1/karthik/playground/iitm/fft-bsv/mit/audio/fft/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.xpr
WARNING: [filemgmt 56-3] Default IP Output Path : Could not find the directory '/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.gen/sources_1'.
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/tools/Xilinx/Vivado/2020.2/data/ip'.
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
update_compile_order -fileset sources_1
create_run synth_nofifo -flow {Vivado Synthesis 2020}
Run is defaulting to srcset: sources_1
Run is defaulting to constrset: constrs_1
Run is defaulting to part: xc7a35ticsg324-1L
launch_runs synth_nofifo
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'TOP' [/tools/bsc/inst/lib/Verilog/main.v:38]
[Thu Apr 25 14:24:57 2024] Launched synth_nofifo...
Run output will be captured here: /scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.runs/synth_nofifo/runme.log
launch_runs: Time (s): cpu = 00:00:04 ; elapsed = 00:00:15 . Memory (MB): peak = 7380.992 ; gain = 5.000 ; free physical = 30382 ; free virtual = 52396
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
set_property top mkFFT [current_fileset]
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
update_compile_order -fileset sources_1
INFO: [IP_Flow 19-3899] Cannot get the environment domain name variable for the component vendor name. Setting the vendor name to 'user.org'.
reset_run synth_nofifo
launch_runs synth_nofifo
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'TOP' [/tools/bsc/inst/lib/Verilog/main.v:38]
[Thu Apr 25 14:28:06 2024] Launched synth_nofifo...
Run output will be captured here: /scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.runs/synth_nofifo/runme.log
reset_run synth_nofifo
launch_runs synth_nofifo
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'TOP' [/tools/bsc/inst/lib/Verilog/main.v:38]
[Thu Apr 25 14:30:56 2024] Launched synth_nofifo...
Run output will be captured here: /scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.runs/synth_nofifo/runme.log
open_run synth_combo -name synth_combo
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a35ticsg324-1L
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 7487.602 ; gain = 0.000 ; free physical = 34490 ; free virtual = 56835
INFO: [Netlist 29-17] Analyzing 1064 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.srcs/constrs_1/new/constrs.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'default' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.srcs/constrs_1/new/constrs.xdc:1]
Finished Parsing XDC File [/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.srcs/constrs_1/new/constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 7543.629 ; gain = 0.000 ; free physical = 34400 ; free virtual = 56746
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:08 ; elapsed = 00:00:21 . Memory (MB): peak = 7796.750 ; gain = 309.148 ; free physical = 34252 ; free virtual = 56600
close_design
open_run synth_nofifo -constrset constrs_1 -name synth_nofifo
Design is defaulting to synth run part: xc7a35ticsg324-1L
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7818.324 ; gain = 0.000 ; free physical = 33889 ; free virtual = 56263
INFO: [Project 1-479] Netlist was created with Vivado 2020.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.srcs/constrs_1/new/constrs.xdc]
INFO: [Constraints 18-483] create_clock: no pin(s)/port(s)/net(s) specified as objects, only virtual clock 'default' will be created. If you don't want this, please specify pin(s)/ports(s)/net(s) as objects to the command. [/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.srcs/constrs_1/new/constrs.xdc:1]
Finished Parsing XDC File [/scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.srcs/constrs_1/new/constrs.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 7818.324 ; gain = 0.000 ; free physical = 33822 ; free virtual = 56196
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

close_design
reset_run synth_nofifo
reset_runs: Time (s): cpu = 00:00:00.37 ; elapsed = 00:00:06 . Memory (MB): peak = 7876.332 ; gain = 0.000 ; free physical = 33646 ; free virtual = 56029
launch_runs synth_nofifo
CRITICAL WARNING: [HDL 9-3952] use of undefined macro 'TOP' [/tools/bsc/inst/lib/Verilog/main.v:38]
[Thu Apr 25 14:34:15 2024] Launched synth_nofifo...
Run output will be captured here: /scratch1/karthik/playground/iitm/fft-bsv/fft_1/fft_1.runs/synth_nofifo/runme.log
exit
INFO: [Common 17-206] Exiting Vivado at Fri Apr 26 08:22:36 2024...
