###########################################
## Statistics of Channel 0
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        16925   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        10780   # Number of read row buffer hits
num_read_cmds                  =        16925   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         6157   # Number of ACT commands
num_pre_cmds                   =         6144   # Number of PRE commands
num_ondemand_pres              =         2441   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2717610   # Cyles of rank active rank.0
rank_active_cycles.1           =      2022112   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7282390   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7977888   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        15258   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          186   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           40   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           20   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           17   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           10   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            3   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            7   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            5   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1367   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         5115   # Read request latency (cycles)
read_latency[40-59]            =         3717   # Read request latency (cycles)
read_latency[60-79]            =         2295   # Read request latency (cycles)
read_latency[80-99]            =          625   # Read request latency (cycles)
read_latency[100-119]          =          700   # Read request latency (cycles)
read_latency[120-139]          =          443   # Read request latency (cycles)
read_latency[140-159]          =          299   # Read request latency (cycles)
read_latency[160-179]          =          266   # Read request latency (cycles)
read_latency[180-199]          =          203   # Read request latency (cycles)
read_latency[200-]             =         3262   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =  6.82416e+07   # Read energy
act_energy                     =  1.68456e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.49555e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.82939e+09   # Precharge standby energy rank.1
act_stb_energy.0               =  1.69579e+09   # Active standby energy rank.0
act_stb_energy.1               =   1.2618e+09   # Active standby energy rank.1
average_read_latency           =      149.522   # Average read request latency (cycles)
average_interarrival           =      590.748   # Average request interarrival latency (cycles)
total_energy                   =  1.10723e+10   # Total energy (pJ)
average_power                  =      1107.23   # Average power (mW)
average_bandwidth              =     0.144427   # Average bandwidth
###########################################
## Statistics of Channel 1
###########################################
num_srefx_cmds                 =            0   # Number of SREFX commands
num_srefe_cmds                 =            0   # Number of SREFE commands
num_refb_cmds                  =            0   # Number of REFb commands
num_cycles                     =     10000000   # Number of DRAM cycles
epoch_num                      =            7   # Number of epochs
num_write_buf_hits             =            0   # Number of write buffer hits
num_write_cmds                 =            0   # Number of WRITE/WRITEP commands
num_reads_done                 =        16657   # Number of read requests issued
hbm_dual_cmds                  =            0   # Number of cycles dual cmds issued
num_ref_cmds                   =         1923   # Number of REF commands
num_read_row_hits              =        12320   # Number of read row buffer hits
num_read_cmds                  =        16657   # Number of READ/READP commands
num_writes_done                =            0   # Number of read requests issued
num_write_row_hits             =            0   # Number of write row buffer hits
num_act_cmds                   =         4341   # Number of ACT commands
num_pre_cmds                   =         4324   # Number of PRE commands
num_ondemand_pres              =           60   # Number of ondemend PRE commands
sref_cycles.0                  =            0   # Cyles of rank in SREF mode rank.0
sref_cycles.1                  =            0   # Cyles of rank in SREF mode rank.1
rank_active_cycles.0           =      2312661   # Cyles of rank active rank.0
rank_active_cycles.1           =      2265483   # Cyles of rank active rank.1
all_bank_idle_cycles.0         =      7687339   # Cyles of all bank idle in rank rank.0
all_bank_idle_cycles.1         =      7734517   # Cyles of all bank idle in rank rank.1
interarrival_latency[-0]       =            0   # Request interarrival latency (cycles)
interarrival_latency[0-9]      =        14986   # Request interarrival latency (cycles)
interarrival_latency[10-19]    =          175   # Request interarrival latency (cycles)
interarrival_latency[20-29]    =           41   # Request interarrival latency (cycles)
interarrival_latency[30-39]    =           16   # Request interarrival latency (cycles)
interarrival_latency[40-49]    =           20   # Request interarrival latency (cycles)
interarrival_latency[50-59]    =           12   # Request interarrival latency (cycles)
interarrival_latency[60-69]    =           13   # Request interarrival latency (cycles)
interarrival_latency[70-79]    =            3   # Request interarrival latency (cycles)
interarrival_latency[80-89]    =            6   # Request interarrival latency (cycles)
interarrival_latency[90-99]    =            3   # Request interarrival latency (cycles)
interarrival_latency[100-]     =         1382   # Request interarrival latency (cycles)
write_latency[-0]              =            0   # Write cmd latency (cycles)
write_latency[0-19]            =            0   # Write cmd latency (cycles)
write_latency[20-39]           =            0   # Write cmd latency (cycles)
write_latency[40-59]           =            0   # Write cmd latency (cycles)
write_latency[60-79]           =            0   # Write cmd latency (cycles)
write_latency[80-99]           =            0   # Write cmd latency (cycles)
write_latency[100-119]         =            0   # Write cmd latency (cycles)
write_latency[120-139]         =            0   # Write cmd latency (cycles)
write_latency[140-159]         =            0   # Write cmd latency (cycles)
write_latency[160-179]         =            0   # Write cmd latency (cycles)
write_latency[180-199]         =            0   # Write cmd latency (cycles)
write_latency[200-]            =            0   # Write cmd latency (cycles)
read_latency[-0]               =            0   # Read request latency (cycles)
read_latency[0-19]             =            0   # Read request latency (cycles)
read_latency[20-39]            =         6230   # Read request latency (cycles)
read_latency[40-59]            =         4155   # Read request latency (cycles)
read_latency[60-79]            =         1089   # Read request latency (cycles)
read_latency[80-99]            =          447   # Read request latency (cycles)
read_latency[100-119]          =          317   # Read request latency (cycles)
read_latency[120-139]          =          246   # Read request latency (cycles)
read_latency[140-159]          =          279   # Read request latency (cycles)
read_latency[160-179]          =          202   # Read request latency (cycles)
read_latency[180-199]          =          204   # Read request latency (cycles)
read_latency[200-]             =         3488   # Read request latency (cycles)
ref_energy                     =  7.04649e+08   # Refresh energy
refb_energy                    =           -0   # Refresh-bank energy
write_energy                   =            0   # Write energy
read_energy                    =   6.7161e+07   # Read energy
act_energy                     =   1.1877e+07   # Activation energy
sref_energy.0                  =            0   # SREF energy rank.0
sref_energy.1                  =            0   # SREF energy rank.1
pre_stb_energy.0               =  3.68992e+09   # Precharge standby energy rank.0
pre_stb_energy.1               =  3.71257e+09   # Precharge standby energy rank.1
act_stb_energy.0               =   1.4431e+09   # Active standby energy rank.0
act_stb_energy.1               =  1.41366e+09   # Active standby energy rank.1
average_read_latency           =      148.321   # Average read request latency (cycles)
average_interarrival           =      600.253   # Average request interarrival latency (cycles)
total_energy                   =  1.10429e+10   # Total energy (pJ)
average_power                  =      1104.29   # Average power (mW)
average_bandwidth              =      0.14214   # Average bandwidth
