module rom (SW,LEDR);

input [3:0]SW;
output reg[2:0]LEDR;

reg [3:0]rom[6:0];

initial begin
	rom[0] = 3'b101;
	rom[1] = 3'b010;
	rom[2] = 3'b111;
	rom[3] = 3'b110;
	rom[4] = 3'b101;
	rom[5] = 3'b100;
	rom[6] = 3'b011;
end

always @(1) begin
  if (SW[3] == 1) begin
		LEDR[2:0] <= rom[SW[2:0]];
		end
		end 

endmodule
