$comment
	File created using the following command:
		vcd file test.msim.vcd -direction
$end
$date
	Thu Nov 10 18:54:20 2022
$end
$version
	ModelSim Version 10.5b
$end
$timescale
	1ps
$end

$scope module imem_vlg_vec_tst $end
$var reg 8 ! address [7:0] $end
$var reg 1 " clock $end
$var wire 1 # q [7] $end
$var wire 1 $ q [6] $end
$var wire 1 % q [5] $end
$var wire 1 & q [4] $end
$var wire 1 ' q [3] $end
$var wire 1 ( q [2] $end
$var wire 1 ) q [1] $end
$var wire 1 * q [0] $end

$scope module i1 $end
$var wire 1 + gnd $end
$var wire 1 , vcc $end
$var wire 1 - unknown $end
$var tri1 1 . devclrn $end
$var tri1 1 / devpor $end
$var tri1 1 0 devoe $end
$var wire 1 1 q[0]~output_o $end
$var wire 1 2 q[1]~output_o $end
$var wire 1 3 q[2]~output_o $end
$var wire 1 4 q[3]~output_o $end
$var wire 1 5 q[4]~output_o $end
$var wire 1 6 q[5]~output_o $end
$var wire 1 7 q[6]~output_o $end
$var wire 1 8 q[7]~output_o $end
$var wire 1 9 clock~input_o $end
$var wire 1 : address[0]~input_o $end
$var wire 1 ; address[1]~input_o $end
$var wire 1 < address[2]~input_o $end
$var wire 1 = address[3]~input_o $end
$var wire 1 > address[4]~input_o $end
$var wire 1 ? address[5]~input_o $end
$var wire 1 @ address[6]~input_o $end
$var wire 1 A address[7]~input_o $end
$var wire 1 B altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 C altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 D altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 E altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 F altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 G altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 H altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 I altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 J altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$var wire 1 K altsyncram_component|auto_generated|ram_block1a1_PORTADATAOUT_bus [0] $end
$var wire 1 L altsyncram_component|auto_generated|ram_block1a2_PORTADATAOUT_bus [0] $end
$var wire 1 M altsyncram_component|auto_generated|ram_block1a3_PORTADATAOUT_bus [0] $end
$var wire 1 N altsyncram_component|auto_generated|ram_block1a4_PORTADATAOUT_bus [0] $end
$var wire 1 O altsyncram_component|auto_generated|ram_block1a5_PORTADATAOUT_bus [0] $end
$var wire 1 P altsyncram_component|auto_generated|ram_block1a6_PORTADATAOUT_bus [0] $end
$var wire 1 Q altsyncram_component|auto_generated|ram_block1a7_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b1 !
0"
0*
0)
0(
0'
0&
0%
0$
0#
0+
1,
x-
1.
1/
10
01
02
03
04
05
06
07
08
09
1:
0;
0<
0=
0>
0?
0@
0A
0I
0H
0G
0F
0E
0D
0C
0B
0J
0K
0L
0M
0N
0O
0P
0Q
$end
#10000
1"
19
#20000
0"
09
#30000
1"
19
1J
1K
1L
1M
1N
1O
1P
1Q
1I
1H
1G
1F
1E
1D
1C
1B
18
17
16
15
14
13
12
11
1*
1)
1(
1'
1&
1%
1$
1#
#40000
0"
09
#50000
b11 !
b10 !
1"
0:
1;
19
#60000
0"
09
#70000
1"
19
0J
0K
0L
0M
0O
0P
0I
0H
0G
0F
0D
0C
07
06
04
03
02
01
0*
0)
0(
0'
0%
0$
#80000
0"
09
#90000
1"
19
#100000
b11 !
0"
1:
09
#110000
1"
19
#120000
0"
09
#130000
1"
19
1J
1K
1L
1M
1O
1P
1I
1H
1G
1F
1D
1C
17
16
14
13
12
11
1*
1)
1(
1'
1%
1$
#140000
0"
09
#150000
b111 !
b101 !
b100 !
1"
0:
0;
1<
19
#160000
0"
09
#170000
1"
19
0K
0L
0M
0N
0O
0P
0Q
0H
0G
0F
0E
0D
0C
0B
08
07
06
05
04
03
02
0)
0(
0'
0&
0%
0$
0#
#180000
0"
09
#190000
1"
19
#200000
b10000100 !
b11000100 !
b11100100 !
0"
1?
1@
1A
09
#210000
1"
19
#220000
0"
09
#230000
1"
19
0J
0I
01
0*
#240000
0"
09
#250000
b11101100 !
b11101000 !
b1101000 !
1"
0<
1=
0A
19
#260000
0"
09
#270000
1"
19
#280000
0"
09
#290000
1"
19
#300000
b101000 !
b1000 !
b1100 !
b10001100 !
0"
1<
0?
0@
1A
09
#310000
1"
19
#320000
0"
09
#330000
1"
19
#340000
0"
09
#350000
b10011100 !
b10011110 !
b10011111 !
b11011111 !
b11011011 !
1"
1:
1;
0<
1>
1@
19
#360000
0"
09
#370000
1"
19
#380000
0"
09
#390000
1"
19
#400000
b11111011 !
b11101011 !
b11101010 !
0"
0:
0>
1?
09
#410000
1"
19
#420000
0"
09
#430000
1"
19
#440000
0"
09
#450000
b11100010 !
b1100010 !
b1100110 !
b1110110 !
b1110111 !
1"
1:
1<
0=
1>
0A
19
#460000
0"
09
#470000
1"
19
#480000
0"
09
#490000
1"
19
#500000
b1110101 !
b110101 !
b10101 !
b10100 !
0"
0:
0;
0?
0@
09
#510000
1"
19
#520000
0"
09
#530000
1"
19
#540000
0"
09
#550000
b11100 !
b10011100 !
b10011000 !
b10011010 !
b10011011 !
1"
1:
1;
0<
1=
1A
19
#560000
0"
09
#570000
1"
19
#580000
0"
09
#590000
1"
19
#600000
0"
09
#610000
1"
19
#620000
0"
09
#630000
1"
19
#640000
0"
09
#650000
b10001011 !
b10101011 !
b101011 !
b101111 !
1"
1<
0>
1?
0A
19
#660000
0"
09
#670000
1"
19
#680000
0"
09
#690000
1"
19
#700000
b1101111 !
b1100111 !
b1100101 !
b1110101 !
b1010101 !
b11010101 !
b11010001 !
0"
0;
0<
0=
1>
0?
1@
1A
09
#710000
1"
19
#720000
0"
09
#730000
1"
19
#740000
0"
09
#750000
b10010001 !
b10011001 !
b10001001 !
b10101001 !
b101001 !
1"
1=
0>
1?
0@
0A
19
#760000
0"
09
#770000
1"
19
#780000
0"
09
#790000
1"
19
#800000
b101101 !
b1101101 !
b1100101 !
b1000101 !
b11000101 !
0"
1<
0=
0?
1@
1A
09
#810000
1"
19
#820000
0"
09
#830000
1"
19
#840000
0"
09
#850000
b11000100 !
b11010100 !
b11010000 !
b11110000 !
1"
0:
0<
1>
1?
19
#860000
0"
09
#870000
1"
19
#880000
0"
09
#890000
1"
19
#900000
b11110010 !
b10110010 !
b10100010 !
b10100110 !
0"
1;
1<
0>
0@
09
#910000
1"
19
#920000
0"
09
#930000
1"
19
#940000
0"
09
#950000
b10101110 !
b101110 !
b101111 !
b111111 !
b111011 !
1"
1:
0<
1=
1>
0A
19
#960000
0"
09
#970000
1"
19
#980000
0"
09
#990000
1"
19
#1000000
