digraph "CFG for '_Z22matrixMul_sharedMemoryPfS_S_iii' function" {
	label="CFG for '_Z22matrixMul_sharedMemoryPfS_S_iii' function";

	Node0x54de1c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workgroup.id.x()\l  %8 = tail call i32 @llvm.amdgcn.workgroup.id.y()\l  %9 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %10 = tail call i32 @llvm.amdgcn.workitem.id.y(), !range !4\l  %11 = shl nsw i32 %8, 3\l  %12 = add nsw i32 %11, %10\l  %13 = shl nsw i32 %7, 3\l  %14 = add nsw i32 %13, %9\l  %15 = sitofp i32 %4 to float\l  %16 = fmul contract float %15, 1.250000e-01\l  %17 = tail call float @llvm.ceil.f32(float %16)\l  %18 = fcmp contract ogt float %17, 0.000000e+00\l  br i1 %18, label %19, label %41\l|{<s0>T|<s1>F}}"];
	Node0x54de1c0:s0 -> Node0x54e12e0;
	Node0x54de1c0:s1 -> Node0x54e1370;
	Node0x54e12e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%19:\l19:                                               \l  %20 = icmp slt i32 %12, %3\l  %21 = mul nsw i32 %12, %4\l  %22 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Mds, i32 0, i32 %10, i32\l... %9\l  %23 = icmp slt i32 %14, %5\l  %24 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Nds, i32 0, i32 %10, i32\l... %9\l  %25 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Mds, i32 0, i32 %10, i32\l... 0\l  %26 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Nds, i32 0, i32 0, i32 %9\l  %27 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Mds, i32 0, i32 %10, i32\l... 1\l  %28 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Nds, i32 0, i32 1, i32 %9\l  %29 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Mds, i32 0, i32 %10, i32\l... 2\l  %30 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Nds, i32 0, i32 2, i32 %9\l  %31 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Mds, i32 0, i32 %10, i32\l... 3\l  %32 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Nds, i32 0, i32 3, i32 %9\l  %33 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Mds, i32 0, i32 %10, i32\l... 4\l  %34 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Nds, i32 0, i32 4, i32 %9\l  %35 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Mds, i32 0, i32 %10, i32\l... 5\l  %36 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Nds, i32 0, i32 5, i32 %9\l  %37 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Mds, i32 0, i32 %10, i32\l... 6\l  %38 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Nds, i32 0, i32 6, i32 %9\l  %39 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Mds, i32 0, i32 %10, i32\l... 7\l  %40 = getelementptr inbounds [8 x [8 x float]], [8 x [8 x float]]\l... addrspace(3)* @_ZZ22matrixMul_sharedMemoryPfS_S_iiiE3Nds, i32 0, i32 7, i32 %9\l  br label %46\l}"];
	Node0x54e12e0 -> Node0x54e1620;
	Node0x54e1370 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%41:\l41:                                               \l  %42 = phi float [ 0.000000e+00, %6 ], [ %140, %139 ]\l  %43 = icmp slt i32 %12, %3\l  %44 = icmp slt i32 %14, %5\l  %45 = select i1 %43, i1 %44, i1 false\l  br i1 %45, label %144, label %149\l|{<s0>T|<s1>F}}"];
	Node0x54e1370:s0 -> Node0x54e2cf0;
	Node0x54e1370:s1 -> Node0x54e2d80;
	Node0x54e1620 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%46:\l46:                                               \l  %47 = phi i32 [ 0, %19 ], [ %141, %139 ]\l  %48 = phi float [ 0.000000e+00, %19 ], [ %140, %139 ]\l  br i1 %20, label %49, label %58\l|{<s0>T|<s1>F}}"];
	Node0x54e1620:s0 -> Node0x54e3050;
	Node0x54e1620:s1 -> Node0x54e30e0;
	Node0x54e3050 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%49:\l49:                                               \l  %50 = shl nsw i32 %47, 3\l  %51 = add nuw i32 %50, %9\l  %52 = icmp slt i32 %51, %4\l  br i1 %52, label %53, label %58\l|{<s0>T|<s1>F}}"];
	Node0x54e3050:s0 -> Node0x54e33d0;
	Node0x54e3050:s1 -> Node0x54e30e0;
	Node0x54e33d0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%53:\l53:                                               \l  %54 = add i32 %51, %21\l  %55 = sext i32 %54 to i64\l  %56 = getelementptr inbounds float, float addrspace(1)* %0, i64 %55\l  %57 = load float, float addrspace(1)* %56, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %57, float addrspace(3)* %22, align 4, !tbaa !5\l  br label %58\l}"];
	Node0x54e33d0 -> Node0x54e30e0;
	Node0x54e30e0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%58:\l58:                                               \l  %59 = shl nsw i32 %47, 3\l  br i1 %23, label %60, label %69\l|{<s0>T|<s1>F}}"];
	Node0x54e30e0:s0 -> Node0x54e4130;
	Node0x54e30e0:s1 -> Node0x54e4180;
	Node0x54e4130 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%60:\l60:                                               \l  %61 = add nuw nsw i32 %59, %10\l  %62 = icmp slt i32 %61, %4\l  br i1 %62, label %63, label %69\l|{<s0>T|<s1>F}}"];
	Node0x54e4130:s0 -> Node0x54e43e0;
	Node0x54e4130:s1 -> Node0x54e4180;
	Node0x54e43e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%63:\l63:                                               \l  %64 = mul nsw i32 %61, %5\l  %65 = add nsw i32 %64, %14\l  %66 = sext i32 %65 to i64\l  %67 = getelementptr inbounds float, float addrspace(1)* %1, i64 %66\l  %68 = load float, float addrspace(1)* %67, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  store float %68, float addrspace(3)* %24, align 4, !tbaa !5\l  br label %69\l}"];
	Node0x54e43e0 -> Node0x54e4180;
	Node0x54e4180 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%69:\l69:                                               \l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %70 = icmp slt i32 %59, %4\l  br i1 %70, label %71, label %76\l|{<s0>T|<s1>F}}"];
	Node0x54e4180:s0 -> Node0x54e53e0;
	Node0x54e4180:s1 -> Node0x54e5470;
	Node0x54e53e0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%71:\l71:                                               \l  %72 = load float, float addrspace(3)* %25, align 16, !tbaa !5\l  %73 = load float, float addrspace(3)* %26, align 4, !tbaa !5\l  %74 = fmul contract float %72, %73\l  %75 = fadd contract float %48, %74\l  br label %76\l}"];
	Node0x54e53e0 -> Node0x54e5470;
	Node0x54e5470 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%76:\l76:                                               \l  %77 = phi float [ %75, %71 ], [ %48, %69 ]\l  %78 = or i32 %59, 1\l  %79 = icmp slt i32 %78, %4\l  br i1 %79, label %80, label %85\l|{<s0>T|<s1>F}}"];
	Node0x54e5470:s0 -> Node0x54e59f0;
	Node0x54e5470:s1 -> Node0x54e5a40;
	Node0x54e59f0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%80:\l80:                                               \l  %81 = load float, float addrspace(3)* %27, align 4, !tbaa !5\l  %82 = load float, float addrspace(3)* %28, align 4, !tbaa !5\l  %83 = fmul contract float %81, %82\l  %84 = fadd contract float %77, %83\l  br label %85\l}"];
	Node0x54e59f0 -> Node0x54e5a40;
	Node0x54e5a40 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%85:\l85:                                               \l  %86 = phi float [ %84, %80 ], [ %77, %76 ]\l  %87 = or i32 %59, 2\l  %88 = icmp slt i32 %87, %4\l  br i1 %88, label %89, label %94\l|{<s0>T|<s1>F}}"];
	Node0x54e5a40:s0 -> Node0x54e5f80;
	Node0x54e5a40:s1 -> Node0x54e5fd0;
	Node0x54e5f80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%89:\l89:                                               \l  %90 = load float, float addrspace(3)* %29, align 8, !tbaa !5\l  %91 = load float, float addrspace(3)* %30, align 4, !tbaa !5\l  %92 = fmul contract float %90, %91\l  %93 = fadd contract float %86, %92\l  br label %94\l}"];
	Node0x54e5f80 -> Node0x54e5fd0;
	Node0x54e5fd0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%94:\l94:                                               \l  %95 = phi float [ %93, %89 ], [ %86, %85 ]\l  %96 = or i32 %59, 3\l  %97 = icmp slt i32 %96, %4\l  br i1 %97, label %98, label %103\l|{<s0>T|<s1>F}}"];
	Node0x54e5fd0:s0 -> Node0x54e6510;
	Node0x54e5fd0:s1 -> Node0x54e6560;
	Node0x54e6510 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%98:\l98:                                               \l  %99 = load float, float addrspace(3)* %31, align 4, !tbaa !5\l  %100 = load float, float addrspace(3)* %32, align 4, !tbaa !5\l  %101 = fmul contract float %99, %100\l  %102 = fadd contract float %95, %101\l  br label %103\l}"];
	Node0x54e6510 -> Node0x54e6560;
	Node0x54e6560 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%103:\l103:                                              \l  %104 = phi float [ %102, %98 ], [ %95, %94 ]\l  %105 = or i32 %59, 4\l  %106 = icmp slt i32 %105, %4\l  br i1 %106, label %107, label %112\l|{<s0>T|<s1>F}}"];
	Node0x54e6560:s0 -> Node0x54e6aa0;
	Node0x54e6560:s1 -> Node0x54e6af0;
	Node0x54e6aa0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%107:\l107:                                              \l  %108 = load float, float addrspace(3)* %33, align 16, !tbaa !5\l  %109 = load float, float addrspace(3)* %34, align 4, !tbaa !5\l  %110 = fmul contract float %108, %109\l  %111 = fadd contract float %104, %110\l  br label %112\l}"];
	Node0x54e6aa0 -> Node0x54e6af0;
	Node0x54e6af0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%112:\l112:                                              \l  %113 = phi float [ %111, %107 ], [ %104, %103 ]\l  %114 = or i32 %59, 5\l  %115 = icmp slt i32 %114, %4\l  br i1 %115, label %116, label %121\l|{<s0>T|<s1>F}}"];
	Node0x54e6af0:s0 -> Node0x54e7030;
	Node0x54e6af0:s1 -> Node0x54e7080;
	Node0x54e7030 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%116:\l116:                                              \l  %117 = load float, float addrspace(3)* %35, align 4, !tbaa !5\l  %118 = load float, float addrspace(3)* %36, align 4, !tbaa !5\l  %119 = fmul contract float %117, %118\l  %120 = fadd contract float %113, %119\l  br label %121\l}"];
	Node0x54e7030 -> Node0x54e7080;
	Node0x54e7080 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%121:\l121:                                              \l  %122 = phi float [ %120, %116 ], [ %113, %112 ]\l  %123 = or i32 %59, 6\l  %124 = icmp slt i32 %123, %4\l  br i1 %124, label %125, label %130\l|{<s0>T|<s1>F}}"];
	Node0x54e7080:s0 -> Node0x54e75c0;
	Node0x54e7080:s1 -> Node0x54e7610;
	Node0x54e75c0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%125:\l125:                                              \l  %126 = load float, float addrspace(3)* %37, align 8, !tbaa !5\l  %127 = load float, float addrspace(3)* %38, align 4, !tbaa !5\l  %128 = fmul contract float %126, %127\l  %129 = fadd contract float %122, %128\l  br label %130\l}"];
	Node0x54e75c0 -> Node0x54e7610;
	Node0x54e7610 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%130:\l130:                                              \l  %131 = phi float [ %129, %125 ], [ %122, %121 ]\l  %132 = or i32 %59, 7\l  %133 = icmp slt i32 %132, %4\l  br i1 %133, label %134, label %139\l|{<s0>T|<s1>F}}"];
	Node0x54e7610:s0 -> Node0x54e4840;
	Node0x54e7610:s1 -> Node0x54e29b0;
	Node0x54e4840 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#de614d70",label="{%134:\l134:                                              \l  %135 = load float, float addrspace(3)* %39, align 4, !tbaa !5\l  %136 = load float, float addrspace(3)* %40, align 4, !tbaa !5\l  %137 = fmul contract float %135, %136\l  %138 = fadd contract float %131, %137\l  br label %139\l}"];
	Node0x54e4840 -> Node0x54e29b0;
	Node0x54e29b0 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%139:\l139:                                              \l  %140 = phi float [ %138, %134 ], [ %131, %130 ]\l  fence syncscope(\"workgroup\") release\l  tail call void @llvm.amdgcn.s.barrier()\l  fence syncscope(\"workgroup\") acquire\l  %141 = add nuw nsw i32 %47, 1\l  %142 = sitofp i32 %141 to float\l  %143 = fcmp contract ogt float %17, %142\l  br i1 %143, label %46, label %41, !llvm.loop !10\l|{<s0>T|<s1>F}}"];
	Node0x54e29b0:s0 -> Node0x54e1620;
	Node0x54e29b0:s1 -> Node0x54e1370;
	Node0x54e2cf0 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#b9d0f970",label="{%144:\l144:                                              \l  %145 = mul nsw i32 %12, %5\l  %146 = add nsw i32 %145, %14\l  %147 = sext i32 %146 to i64\l  %148 = getelementptr inbounds float, float addrspace(1)* %2, i64 %147\l  store float %42, float addrspace(1)* %148, align 4, !tbaa !5\l  br label %149\l}"];
	Node0x54e2cf0 -> Node0x54e2d80;
	Node0x54e2d80 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#dedcdb70",label="{%149:\l149:                                              \l  ret void\l}"];
}
