<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>AESOP-Lite DAQ board Main PSOC: al-main-daq.cydsn/codegentemp/UART_LR_Cmd_1.h File Reference</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">AESOP-Lite DAQ board Main PSOC
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search",'Search','.html');
/* @license-end */
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
/* @license-end */
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_1a3a5b7916db6f49a23d101328f675c1.html">al-main-daq.cydsn</a></li><li class="navelem"><a class="el" href="dir_b2f1992eeaf15e3d799a87795523f85b.html">codegentemp</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="summary">
<a href="#nested-classes">Data Structures</a> &#124;
<a href="#define-members">Macros</a> &#124;
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#func-members">Functions</a> &#124;
<a href="#var-members">Variables</a>  </div>
  <div class="headertitle"><div class="title">UART_LR_Cmd_1.h File Reference</div></div>
</div><!--header-->
<div class="contents">
<div class="textblock"><code>#include &quot;<a class="el" href="codegentemp_2cyfitter_8h_source.html">cyfitter.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="codegentemp_2cytypes_8h_source.html">cytypes.h</a>&quot;</code><br />
<code>#include &quot;<a class="el" href="codegentemp_2_cy_lib_8h_source.html">CyLib.h</a>&quot;</code><br />
</div>
<p><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="nested-classes" name="nested-classes"></a>
Data Structures</h2></td></tr>
<tr class="memitem:"><td class="memItemLeft" align="right" valign="top">struct &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="struct_u_a_r_t___l_r___cmd__1__backup_struct__.html">UART_LR_Cmd_1_backupStruct_</a></td></tr>
<tr class="separator:"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:a42703a83173975220ea3411189379daa"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a42703a83173975220ea3411189379daa">UART_LR_Cmd_1_RX_ENABLED</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:a42703a83173975220ea3411189379daa"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:afffe8438973718923e6427d5fab66565"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#afffe8438973718923e6427d5fab66565">UART_LR_Cmd_1_TX_ENABLED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:afffe8438973718923e6427d5fab66565"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a797cbc8e1d06101dfd79af69431a2c4e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a797cbc8e1d06101dfd79af69431a2c4e">UART_LR_Cmd_1_HD_ENABLED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a797cbc8e1d06101dfd79af69431a2c4e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7684c4c6e50a13a6c9c913bad401d9e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a7684c4c6e50a13a6c9c913bad401d9e0">UART_LR_Cmd_1_RX_INTERRUPT_ENABLED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a7684c4c6e50a13a6c9c913bad401d9e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a563cf5001b637b36551fc15fa39be740"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a563cf5001b637b36551fc15fa39be740">UART_LR_Cmd_1_TX_INTERRUPT_ENABLED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a563cf5001b637b36551fc15fa39be740"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade22ba2786c078b0bed4385ff70f3008"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ade22ba2786c078b0bed4385ff70f3008">UART_LR_Cmd_1_INTERNAL_CLOCK_USED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ade22ba2786c078b0bed4385ff70f3008"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a19260c0c6fd1f35e4d79002963049b08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a19260c0c6fd1f35e4d79002963049b08">UART_LR_Cmd_1_RXHW_ADDRESS_ENABLED</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a19260c0c6fd1f35e4d79002963049b08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a43323bd47adaf2e6d12900e7c39de6b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a43323bd47adaf2e6d12900e7c39de6b2">UART_LR_Cmd_1_OVER_SAMPLE_COUNT</a>&#160;&#160;&#160;(8u)</td></tr>
<tr class="separator:a43323bd47adaf2e6d12900e7c39de6b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a627b4674c01073ce001aa662bdf97285"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a627b4674c01073ce001aa662bdf97285">UART_LR_Cmd_1_PARITY_TYPE</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a627b4674c01073ce001aa662bdf97285"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab8371b849ca3e69334c6fd0b1f5e9375"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab8371b849ca3e69334c6fd0b1f5e9375">UART_LR_Cmd_1_PARITY_TYPE_SW</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:ab8371b849ca3e69334c6fd0b1f5e9375"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adf0f59b6d0c6fbb62d394de4f71837e4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#adf0f59b6d0c6fbb62d394de4f71837e4">UART_LR_Cmd_1_BREAK_DETECT</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:adf0f59b6d0c6fbb62d394de4f71837e4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a27de7180931909004ae1593121dab26b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a27de7180931909004ae1593121dab26b">UART_LR_Cmd_1_BREAK_BITS_TX</a>&#160;&#160;&#160;(13u)</td></tr>
<tr class="separator:a27de7180931909004ae1593121dab26b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa7d64301d87234b723e835eb501b93cf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aa7d64301d87234b723e835eb501b93cf">UART_LR_Cmd_1_BREAK_BITS_RX</a>&#160;&#160;&#160;(13u)</td></tr>
<tr class="separator:aa7d64301d87234b723e835eb501b93cf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af95c46bf1f09f0937936f0e8ed86ccf4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#af95c46bf1f09f0937936f0e8ed86ccf4">UART_LR_Cmd_1_TXCLKGEN_DP</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:af95c46bf1f09f0937936f0e8ed86ccf4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5675978784573115326f71642250efe5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a5675978784573115326f71642250efe5">UART_LR_Cmd_1_USE23POLLING</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:a5675978784573115326f71642250efe5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:acd62389cdaa1e8cf5338d91dff5082c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#acd62389cdaa1e8cf5338d91dff5082c6">UART_LR_Cmd_1_FLOW_CONTROL</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:acd62389cdaa1e8cf5338d91dff5082c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a05324eb6dfb698a58f70620f042a7c65"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a05324eb6dfb698a58f70620f042a7c65">UART_LR_Cmd_1_CLK_FREQ</a>&#160;&#160;&#160;(0u)</td></tr>
<tr class="separator:a05324eb6dfb698a58f70620f042a7c65"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adedd94a94a0bd6e0aaf6fac7ebfc1a1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#adedd94a94a0bd6e0aaf6fac7ebfc1a1b">UART_LR_Cmd_1_TX_BUFFER_SIZE</a>&#160;&#160;&#160;(4u)</td></tr>
<tr class="separator:adedd94a94a0bd6e0aaf6fac7ebfc1a1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad2eb3c517218d3a2a6fcba17bd66fdfb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ad2eb3c517218d3a2a6fcba17bd66fdfb">UART_LR_Cmd_1_RX_BUFFER_SIZE</a>&#160;&#160;&#160;(4u)</td></tr>
<tr class="separator:ad2eb3c517218d3a2a6fcba17bd66fdfb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af9599e0261f4ac95394d521e2bedfd5a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#af9599e0261f4ac95394d521e2bedfd5a">UART_LR_Cmd_1_CONTROL_REG_REMOVED</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:af9599e0261f4ac95394d521e2bedfd5a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99515e8744e1e69098cfa715758d9e9a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a99515e8744e1e69098cfa715758d9e9a">UART_LR_Cmd_1_GetRxInterruptSource</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a65ff026754a9a498a33d027642d54720">UART_LR_Cmd_1_ReadRxStatus</a></td></tr>
<tr class="separator:a99515e8744e1e69098cfa715758d9e9a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa0929ffba930bec8c5b42aa5928323e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aa0929ffba930bec8c5b42aa5928323e0">UART_LR_Cmd_1_SET_SPACE</a>&#160;&#160;&#160;(0x00u)</td></tr>
<tr class="separator:aa0929ffba930bec8c5b42aa5928323e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2dbb12058f31ca357dd75b8e848f6e91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a2dbb12058f31ca357dd75b8e848f6e91">UART_LR_Cmd_1_SET_MARK</a>&#160;&#160;&#160;(0x01u)</td></tr>
<tr class="separator:a2dbb12058f31ca357dd75b8e848f6e91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6456193dc5345fc8f02ef600dadf65ad"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a6456193dc5345fc8f02ef600dadf65ad">UART_LR_Cmd_1_RX_STS_MRKSPC_SHIFT</a>&#160;&#160;&#160;(0x00u)</td></tr>
<tr class="separator:a6456193dc5345fc8f02ef600dadf65ad"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ada2c69647a2c842d31b8a7e23cd265ca"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ada2c69647a2c842d31b8a7e23cd265ca">UART_LR_Cmd_1_RX_STS_BREAK_SHIFT</a>&#160;&#160;&#160;(0x01u)</td></tr>
<tr class="separator:ada2c69647a2c842d31b8a7e23cd265ca"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898ff8ccc717725159de68675eef5f26"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a898ff8ccc717725159de68675eef5f26">UART_LR_Cmd_1_RX_STS_PAR_ERROR_SHIFT</a>&#160;&#160;&#160;(0x02u)</td></tr>
<tr class="separator:a898ff8ccc717725159de68675eef5f26"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13a6328b7be73889213a12786a5cbe04"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a13a6328b7be73889213a12786a5cbe04">UART_LR_Cmd_1_RX_STS_STOP_ERROR_SHIFT</a>&#160;&#160;&#160;(0x03u)</td></tr>
<tr class="separator:a13a6328b7be73889213a12786a5cbe04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab1a222c9c9abc9d512a6cab7878bfff7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab1a222c9c9abc9d512a6cab7878bfff7">UART_LR_Cmd_1_RX_STS_OVERRUN_SHIFT</a>&#160;&#160;&#160;(0x04u)</td></tr>
<tr class="separator:ab1a222c9c9abc9d512a6cab7878bfff7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae3fc5b9cfc27191e50cae56ad2419a8d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae3fc5b9cfc27191e50cae56ad2419a8d">UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY_SHIFT</a>&#160;&#160;&#160;(0x05u)</td></tr>
<tr class="separator:ae3fc5b9cfc27191e50cae56ad2419a8d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a898ba65fbc52f4608d54841ba7248a0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a898ba65fbc52f4608d54841ba7248a0b">UART_LR_Cmd_1_RX_STS_ADDR_MATCH_SHIFT</a>&#160;&#160;&#160;(0x06u)</td></tr>
<tr class="separator:a898ba65fbc52f4608d54841ba7248a0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1cc098a83ad2dd2c2da205762dd60958"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a1cc098a83ad2dd2c2da205762dd60958">UART_LR_Cmd_1_RX_STS_SOFT_BUFF_OVER_SHIFT</a>&#160;&#160;&#160;(0x07u)</td></tr>
<tr class="separator:a1cc098a83ad2dd2c2da205762dd60958"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae1367868ff9e6c8bf6d5e110a3dd5b37"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae1367868ff9e6c8bf6d5e110a3dd5b37">UART_LR_Cmd_1_RX_STS_MRKSPC</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a6456193dc5345fc8f02ef600dadf65ad">UART_LR_Cmd_1_RX_STS_MRKSPC_SHIFT</a>)</td></tr>
<tr class="separator:ae1367868ff9e6c8bf6d5e110a3dd5b37"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a316699d6babac0fe57b243f22bf88af8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a316699d6babac0fe57b243f22bf88af8">UART_LR_Cmd_1_RX_STS_BREAK</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ada2c69647a2c842d31b8a7e23cd265ca">UART_LR_Cmd_1_RX_STS_BREAK_SHIFT</a>)</td></tr>
<tr class="separator:a316699d6babac0fe57b243f22bf88af8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aee72acdb59fd5f12cc29425960662d59"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aee72acdb59fd5f12cc29425960662d59">UART_LR_Cmd_1_RX_STS_PAR_ERROR</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a898ff8ccc717725159de68675eef5f26">UART_LR_Cmd_1_RX_STS_PAR_ERROR_SHIFT</a>)</td></tr>
<tr class="separator:aee72acdb59fd5f12cc29425960662d59"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a61ebd043a7668adf77e9b9330dfe8fa0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a61ebd043a7668adf77e9b9330dfe8fa0">UART_LR_Cmd_1_RX_STS_STOP_ERROR</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a13a6328b7be73889213a12786a5cbe04">UART_LR_Cmd_1_RX_STS_STOP_ERROR_SHIFT</a>)</td></tr>
<tr class="separator:a61ebd043a7668adf77e9b9330dfe8fa0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a99e99e30780f545e28f3756b0d4d5bc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a99e99e30780f545e28f3756b0d4d5bc4">UART_LR_Cmd_1_RX_STS_OVERRUN</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ab1a222c9c9abc9d512a6cab7878bfff7">UART_LR_Cmd_1_RX_STS_OVERRUN_SHIFT</a>)</td></tr>
<tr class="separator:a99e99e30780f545e28f3756b0d4d5bc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a800f8de7214d439d9cc0cff68bf67a17"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a800f8de7214d439d9cc0cff68bf67a17">UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ae3fc5b9cfc27191e50cae56ad2419a8d">UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY_SHIFT</a>)</td></tr>
<tr class="separator:a800f8de7214d439d9cc0cff68bf67a17"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5c5810029b49672c7c20de9701b35c0c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a5c5810029b49672c7c20de9701b35c0c">UART_LR_Cmd_1_RX_STS_ADDR_MATCH</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a898ba65fbc52f4608d54841ba7248a0b">UART_LR_Cmd_1_RX_STS_ADDR_MATCH_SHIFT</a>)</td></tr>
<tr class="separator:a5c5810029b49672c7c20de9701b35c0c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af74a99635550c7c279188174e762d251"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#af74a99635550c7c279188174e762d251">UART_LR_Cmd_1_RX_STS_SOFT_BUFF_OVER</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a1cc098a83ad2dd2c2da205762dd60958">UART_LR_Cmd_1_RX_STS_SOFT_BUFF_OVER_SHIFT</a>)</td></tr>
<tr class="separator:af74a99635550c7c279188174e762d251"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5669e032f81bd4b5b95e591782a9d7de"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a5669e032f81bd4b5b95e591782a9d7de">UART_LR_Cmd_1_RX_HW_MASK</a>&#160;&#160;&#160;(0x7Fu)</td></tr>
<tr class="separator:a5669e032f81bd4b5b95e591782a9d7de"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abdba03c33e9601acb54951970800ad1c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#abdba03c33e9601acb54951970800ad1c">UART_LR_Cmd_1_CTRL_HD_SEND_SHIFT</a>&#160;&#160;&#160;(0x00u) /* 1 enable TX part in Half Duplex mode */</td></tr>
<tr class="separator:abdba03c33e9601acb54951970800ad1c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0d0a0d538ab2edfb470f971210a57ccb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a0d0a0d538ab2edfb470f971210a57ccb">UART_LR_Cmd_1_CTRL_HD_SEND_BREAK_SHIFT</a>&#160;&#160;&#160;(0x01u) /* 1 send BREAK signal in Half Duplez mode */</td></tr>
<tr class="separator:a0d0a0d538ab2edfb470f971210a57ccb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab5d2549233c58d0452cda0538d198f42"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab5d2549233c58d0452cda0538d198f42">UART_LR_Cmd_1_CTRL_MARK_SHIFT</a>&#160;&#160;&#160;(0x02u) /* 1 sets mark, 0 sets space */</td></tr>
<tr class="separator:ab5d2549233c58d0452cda0538d198f42"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a30bde57a311ef4017557bbc2b96b264a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a30bde57a311ef4017557bbc2b96b264a">UART_LR_Cmd_1_CTRL_PARITY_TYPE0_SHIFT</a>&#160;&#160;&#160;(0x03u) /* Defines the type of parity implemented */</td></tr>
<tr class="separator:a30bde57a311ef4017557bbc2b96b264a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa57da46cf2479e1d469beff70d6298fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aa57da46cf2479e1d469beff70d6298fe">UART_LR_Cmd_1_CTRL_PARITY_TYPE1_SHIFT</a>&#160;&#160;&#160;(0x04u) /* Defines the type of parity implemented */</td></tr>
<tr class="separator:aa57da46cf2479e1d469beff70d6298fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae0111f838c680b31d5b1373bfb8f5b2a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae0111f838c680b31d5b1373bfb8f5b2a">UART_LR_Cmd_1_CTRL_RXADDR_MODE0_SHIFT</a>&#160;&#160;&#160;(0x05u)</td></tr>
<tr class="separator:ae0111f838c680b31d5b1373bfb8f5b2a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a354652f4887a14cd7b581e05f5b25238"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a354652f4887a14cd7b581e05f5b25238">UART_LR_Cmd_1_CTRL_RXADDR_MODE1_SHIFT</a>&#160;&#160;&#160;(0x06u)</td></tr>
<tr class="separator:a354652f4887a14cd7b581e05f5b25238"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2d2b5911d2f1a812d1ff64d638a72eb7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a2d2b5911d2f1a812d1ff64d638a72eb7">UART_LR_Cmd_1_CTRL_RXADDR_MODE2_SHIFT</a>&#160;&#160;&#160;(0x07u)</td></tr>
<tr class="separator:a2d2b5911d2f1a812d1ff64d638a72eb7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a120fdeafe416a72319b3b44c567dc81a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a120fdeafe416a72319b3b44c567dc81a">UART_LR_Cmd_1_CTRL_HD_SEND</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#abdba03c33e9601acb54951970800ad1c">UART_LR_Cmd_1_CTRL_HD_SEND_SHIFT</a>)</td></tr>
<tr class="separator:a120fdeafe416a72319b3b44c567dc81a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2b676f84aaacbaf5569a23e4e386acd7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a2b676f84aaacbaf5569a23e4e386acd7">UART_LR_Cmd_1_CTRL_HD_SEND_BREAK</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a0d0a0d538ab2edfb470f971210a57ccb">UART_LR_Cmd_1_CTRL_HD_SEND_BREAK_SHIFT</a>)</td></tr>
<tr class="separator:a2b676f84aaacbaf5569a23e4e386acd7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae113b281946d524474aa07272ad363f0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae113b281946d524474aa07272ad363f0">UART_LR_Cmd_1_CTRL_MARK</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ab5d2549233c58d0452cda0538d198f42">UART_LR_Cmd_1_CTRL_MARK_SHIFT</a>)</td></tr>
<tr class="separator:ae113b281946d524474aa07272ad363f0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad6b91d9e1109f5769bc62867b44bd8e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ad6b91d9e1109f5769bc62867b44bd8e9">UART_LR_Cmd_1_CTRL_PARITY_TYPE_MASK</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x03u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a30bde57a311ef4017557bbc2b96b264a">UART_LR_Cmd_1_CTRL_PARITY_TYPE0_SHIFT</a>)</td></tr>
<tr class="separator:ad6b91d9e1109f5769bc62867b44bd8e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec382a4156ee41108866e807b36bbd2c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aec382a4156ee41108866e807b36bbd2c">UART_LR_Cmd_1_CTRL_RXADDR_MODE_MASK</a>&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x07u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ae0111f838c680b31d5b1373bfb8f5b2a">UART_LR_Cmd_1_CTRL_RXADDR_MODE0_SHIFT</a>)</td></tr>
<tr class="separator:aec382a4156ee41108866e807b36bbd2c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a252b6d6f3b267f6f7f544effd5ccc04e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a252b6d6f3b267f6f7f544effd5ccc04e">UART_LR_Cmd_1_INT_ENABLE</a>&#160;&#160;&#160;(0x10u)</td></tr>
<tr class="separator:a252b6d6f3b267f6f7f544effd5ccc04e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af915d2f3f54f986e36da7aa311357167"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#af915d2f3f54f986e36da7aa311357167">UART_LR_Cmd_1_CNTR_ENABLE</a>&#160;&#160;&#160;(0x20u)</td></tr>
<tr class="separator:af915d2f3f54f986e36da7aa311357167"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c9a7a1060676659f6b45531da95472a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a1c9a7a1060676659f6b45531da95472a">UART_LR_Cmd_1_SEND_BREAK</a>&#160;&#160;&#160;(0x00u)</td></tr>
<tr class="separator:a1c9a7a1060676659f6b45531da95472a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a301436b51d32aa6bc6d8d4bcc6bb86c9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a301436b51d32aa6bc6d8d4bcc6bb86c9">UART_LR_Cmd_1_WAIT_FOR_COMPLETE_REINIT</a>&#160;&#160;&#160;(0x01u)</td></tr>
<tr class="separator:a301436b51d32aa6bc6d8d4bcc6bb86c9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7cf1d872fa8f5900967bbfa04bcfd68b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a7cf1d872fa8f5900967bbfa04bcfd68b">UART_LR_Cmd_1_REINIT</a>&#160;&#160;&#160;(0x02u)</td></tr>
<tr class="separator:a7cf1d872fa8f5900967bbfa04bcfd68b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a11fa5b7f71ae68c630df593766c0e3c4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a11fa5b7f71ae68c630df593766c0e3c4">UART_LR_Cmd_1_SEND_WAIT_REINIT</a>&#160;&#160;&#160;(0x03u)</td></tr>
<tr class="separator:a11fa5b7f71ae68c630df593766c0e3c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa021dbfabba792f57c2de143d2dfd176"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aa021dbfabba792f57c2de143d2dfd176">UART_LR_Cmd_1_OVER_SAMPLE_8</a>&#160;&#160;&#160;(8u)</td></tr>
<tr class="separator:aa021dbfabba792f57c2de143d2dfd176"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac6fcfae914dba1a484f77f7b7a1815ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ac6fcfae914dba1a484f77f7b7a1815ae">UART_LR_Cmd_1_OVER_SAMPLE_16</a>&#160;&#160;&#160;(16u)</td></tr>
<tr class="separator:ac6fcfae914dba1a484f77f7b7a1815ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0b9d6ffc432787233be1cb052565496f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a0b9d6ffc432787233be1cb052565496f">UART_LR_Cmd_1_BIT_CENTER</a>&#160;&#160;&#160;(<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a43323bd47adaf2e6d12900e7c39de6b2">UART_LR_Cmd_1_OVER_SAMPLE_COUNT</a> - 2u)</td></tr>
<tr class="separator:a0b9d6ffc432787233be1cb052565496f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a92b24a7e8e0e4d5dbe4f9e5fc50577be"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a92b24a7e8e0e4d5dbe4f9e5fc50577be">UART_LR_Cmd_1_FIFO_LENGTH</a>&#160;&#160;&#160;(4u)</td></tr>
<tr class="separator:a92b24a7e8e0e4d5dbe4f9e5fc50577be"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b6b9b578ee7fa0a337ae1c65abb3380"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a9b6b9b578ee7fa0a337ae1c65abb3380">UART_LR_Cmd_1_NUMBER_OF_START_BIT</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:a9b6b9b578ee7fa0a337ae1c65abb3380"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7fcf6c1035538cbd34ea35f0dc6d7d11"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a7fcf6c1035538cbd34ea35f0dc6d7d11">UART_LR_Cmd_1_MAX_BYTE_VALUE</a>&#160;&#160;&#160;(0xFFu)</td></tr>
<tr class="separator:a7fcf6c1035538cbd34ea35f0dc6d7d11"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a82b137ab552953752026637d2934bcb6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a82b137ab552953752026637d2934bcb6">UART_LR_Cmd_1_TXBITCTR_BREAKBITS8X</a>&#160;&#160;&#160;((<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a27de7180931909004ae1593121dab26b">UART_LR_Cmd_1_BREAK_BITS_TX</a> * <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aa021dbfabba792f57c2de143d2dfd176">UART_LR_Cmd_1_OVER_SAMPLE_8</a>) - 1u)</td></tr>
<tr class="separator:a82b137ab552953752026637d2934bcb6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a68e3c0744e27c42a3d9cf7114bc34454"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a68e3c0744e27c42a3d9cf7114bc34454">UART_LR_Cmd_1_TXBITCTR_BREAKBITS</a>&#160;&#160;&#160;((<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a27de7180931909004ae1593121dab26b">UART_LR_Cmd_1_BREAK_BITS_TX</a> * <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a43323bd47adaf2e6d12900e7c39de6b2">UART_LR_Cmd_1_OVER_SAMPLE_COUNT</a>) - 1u)</td></tr>
<tr class="separator:a68e3c0744e27c42a3d9cf7114bc34454"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a83918604f442f80f76707c5e31c5b678"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a83918604f442f80f76707c5e31c5b678">UART_LR_Cmd_1_HALF_BIT_COUNT</a>&#160;&#160;&#160;                            (((<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a43323bd47adaf2e6d12900e7c39de6b2">UART_LR_Cmd_1_OVER_SAMPLE_COUNT</a> / 2u) + (<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a5675978784573115326f71642250efe5">UART_LR_Cmd_1_USE23POLLING</a> * 1u)) - 2u)</td></tr>
<tr class="separator:a83918604f442f80f76707c5e31c5b678"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1bebb301e6c7f6f511f3d07b936835cc"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a1bebb301e6c7f6f511f3d07b936835cc">UART_LR_Cmd_1_HD_TXBITCTR_INIT</a></td></tr>
<tr class="separator:a1bebb301e6c7f6f511f3d07b936835cc"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae35b3629d7fd1274dcec7a6c2b6bedd8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae35b3629d7fd1274dcec7a6c2b6bedd8">UART_LR_Cmd_1_RXBITCTR_INIT</a></td></tr>
<tr class="separator:ae35b3629d7fd1274dcec7a6c2b6bedd8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa6345d3074af55b3f345ab9832abcc08"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aa6345d3074af55b3f345ab9832abcc08">UART_LR_Cmd_1_HD_RXBITCTR_INIT</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ae35b3629d7fd1274dcec7a6c2b6bedd8">UART_LR_Cmd_1_RXBITCTR_INIT</a></td></tr>
<tr class="separator:aa6345d3074af55b3f345ab9832abcc08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad52f416af93f51367e4598931d84829f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ad52f416af93f51367e4598931d84829f">UART_LR_Cmd_1__B_UART__AM_SW_BYTE_BYTE</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ad52f416af93f51367e4598931d84829f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aec86e194dd1abc83716621b6182e72ea"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aec86e194dd1abc83716621b6182e72ea">UART_LR_Cmd_1__B_UART__AM_SW_DETECT_TO_BUFFER</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:aec86e194dd1abc83716621b6182e72ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a45bf15e47a86022095cae6eac737f331"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a45bf15e47a86022095cae6eac737f331">UART_LR_Cmd_1__B_UART__AM_HW_BYTE_BY_BYTE</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a45bf15e47a86022095cae6eac737f331"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6652d5f6b2f788551a0a32c22c204018"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a6652d5f6b2f788551a0a32c22c204018">UART_LR_Cmd_1__B_UART__AM_HW_DETECT_TO_BUFFER</a>&#160;&#160;&#160;4</td></tr>
<tr class="separator:a6652d5f6b2f788551a0a32c22c204018"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af465f1a1847448008206aa65ab9cde31"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#af465f1a1847448008206aa65ab9cde31">UART_LR_Cmd_1__B_UART__AM_NONE</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:af465f1a1847448008206aa65ab9cde31"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab9d533d6688de12062e44476400660e8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab9d533d6688de12062e44476400660e8">UART_LR_Cmd_1__B_UART__NONE_REVB</a>&#160;&#160;&#160;0</td></tr>
<tr class="separator:ab9d533d6688de12062e44476400660e8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ac480f4bb438a19624ceff88e1f8287ce"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ac480f4bb438a19624ceff88e1f8287ce">UART_LR_Cmd_1__B_UART__EVEN_REVB</a>&#160;&#160;&#160;1</td></tr>
<tr class="separator:ac480f4bb438a19624ceff88e1f8287ce"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0dad20b27f5063ef65ee3c0d6524cbf6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a0dad20b27f5063ef65ee3c0d6524cbf6">UART_LR_Cmd_1__B_UART__ODD_REVB</a>&#160;&#160;&#160;2</td></tr>
<tr class="separator:a0dad20b27f5063ef65ee3c0d6524cbf6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6bd272dcbb48c08a14b7b570fef00906"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a6bd272dcbb48c08a14b7b570fef00906">UART_LR_Cmd_1__B_UART__MARK_SPACE_REVB</a>&#160;&#160;&#160;3</td></tr>
<tr class="separator:a6bd272dcbb48c08a14b7b570fef00906"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1a638d4a0bd220f5c99ea9da1ad95f96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a1a638d4a0bd220f5c99ea9da1ad95f96">UART_LR_Cmd_1_NUMBER_OF_DATA_BITS</a>&#160;&#160;&#160;((8u &gt; 8u) ? 8u : 8u)</td></tr>
<tr class="separator:a1a638d4a0bd220f5c99ea9da1ad95f96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae9720445c15aa5af133daf02eb556dc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae9720445c15aa5af133daf02eb556dc4">UART_LR_Cmd_1_NUMBER_OF_STOP_BITS</a>&#160;&#160;&#160;(1u)</td></tr>
<tr class="separator:ae9720445c15aa5af133daf02eb556dc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6b3407a9f991403f6240ed28d013d705"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a6b3407a9f991403f6240ed28d013d705">UART_LR_Cmd_1_INIT_RX_INTERRUPTS_MASK</a></td></tr>
<tr class="separator:a6b3407a9f991403f6240ed28d013d705"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a49a4545b81417ca8f07d0b1350419777"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a49a4545b81417ca8f07d0b1350419777">UART_LR_Cmd_1_INIT_TX_INTERRUPTS_MASK</a></td></tr>
<tr class="separator:a49a4545b81417ca8f07d0b1350419777"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab49f83980714e6c4c0b368e0ba961d0d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab49f83980714e6c4c0b368e0ba961d0d">UART_LR_Cmd_1_RXDATA_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a626efc29034ccd3f6022ab0a3dec2988">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__F0_REG</a> )</td></tr>
<tr class="separator:ab49f83980714e6c4c0b368e0ba961d0d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a2293f002bc15378ee78c611c2f83cecf"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a2293f002bc15378ee78c611c2f83cecf">UART_LR_Cmd_1_RXDATA_PTR</a>&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a626efc29034ccd3f6022ab0a3dec2988">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__F0_REG</a> )</td></tr>
<tr class="separator:a2293f002bc15378ee78c611c2f83cecf"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a20c8322ffaf1c9dc6082c6c62f2e9871"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a20c8322ffaf1c9dc6082c6c62f2e9871">UART_LR_Cmd_1_RXADDRESS1_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a2c3cc9ffca1248274c8a1d39564bad86">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__D0_REG</a> )</td></tr>
<tr class="separator:a20c8322ffaf1c9dc6082c6c62f2e9871"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a181c7fa58d4c502e0645bee97cd83fd6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a181c7fa58d4c502e0645bee97cd83fd6">UART_LR_Cmd_1_RXADDRESS1_PTR</a>&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a2c3cc9ffca1248274c8a1d39564bad86">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__D0_REG</a> )</td></tr>
<tr class="separator:a181c7fa58d4c502e0645bee97cd83fd6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7d075cdb48dc67c3c0f4f5461e22739d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a7d075cdb48dc67c3c0f4f5461e22739d">UART_LR_Cmd_1_RXADDRESS2_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a0dd6e8f4ecfa3b5fe2a2335558cdafde">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__D1_REG</a> )</td></tr>
<tr class="separator:a7d075cdb48dc67c3c0f4f5461e22739d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abc216847c521c0129896255ff48dea3d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#abc216847c521c0129896255ff48dea3d">UART_LR_Cmd_1_RXADDRESS2_PTR</a>&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a0dd6e8f4ecfa3b5fe2a2335558cdafde">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__D1_REG</a> )</td></tr>
<tr class="separator:abc216847c521c0129896255ff48dea3d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a29187409ac1faef85700dbb8e0e57a92"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a29187409ac1faef85700dbb8e0e57a92">UART_LR_Cmd_1_RXDATA_AUX_CTL_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a47709c148666620622ebbf34acf8495e">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG</a>)</td></tr>
<tr class="separator:a29187409ac1faef85700dbb8e0e57a92"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0eaabae52805782c96861dc8156ef78a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a0eaabae52805782c96861dc8156ef78a">UART_LR_Cmd_1_RXBITCTR_PERIOD_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#add2592b6517fdcb38790bb00b8083608">UART_LR_Cmd_1_BUART_sRX_RxBitCounter__PERIOD_REG</a> )</td></tr>
<tr class="separator:a0eaabae52805782c96861dc8156ef78a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a333a749705315bc48604883ce9ff20a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a333a749705315bc48604883ce9ff20a0">UART_LR_Cmd_1_RXBITCTR_PERIOD_PTR</a>&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#add2592b6517fdcb38790bb00b8083608">UART_LR_Cmd_1_BUART_sRX_RxBitCounter__PERIOD_REG</a> )</td></tr>
<tr class="separator:a333a749705315bc48604883ce9ff20a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8a7003f5f1fab680b8a1cf4605166ec3"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a8a7003f5f1fab680b8a1cf4605166ec3">UART_LR_Cmd_1_RXBITCTR_CONTROL_REG</a>&#160;&#160;&#160;                                        (* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a8103d640c92f00410adce3e91ce897e3">UART_LR_Cmd_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG</a> )</td></tr>
<tr class="separator:a8a7003f5f1fab680b8a1cf4605166ec3"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ad9ce606971f9292a6c7f900bd811fdc4"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ad9ce606971f9292a6c7f900bd811fdc4">UART_LR_Cmd_1_RXBITCTR_CONTROL_PTR</a>&#160;&#160;&#160;                                        (  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a8103d640c92f00410adce3e91ce897e3">UART_LR_Cmd_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG</a> )</td></tr>
<tr class="separator:ad9ce606971f9292a6c7f900bd811fdc4"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af15ca72431aaa98154b36bbe6fb05e8c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#af15ca72431aaa98154b36bbe6fb05e8c">UART_LR_Cmd_1_RXBITCTR_COUNTER_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a8d25ac460f49a667a9c025ba1c6bbab6">UART_LR_Cmd_1_BUART_sRX_RxBitCounter__COUNT_REG</a> )</td></tr>
<tr class="separator:af15ca72431aaa98154b36bbe6fb05e8c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adfc95fed62c9de72c9751d8bba52c155"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#adfc95fed62c9de72c9751d8bba52c155">UART_LR_Cmd_1_RXBITCTR_COUNTER_PTR</a>&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a8d25ac460f49a667a9c025ba1c6bbab6">UART_LR_Cmd_1_BUART_sRX_RxBitCounter__COUNT_REG</a> )</td></tr>
<tr class="separator:adfc95fed62c9de72c9751d8bba52c155"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aadf37df0c87adf1986fbeb90fb3987dd"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aadf37df0c87adf1986fbeb90fb3987dd">UART_LR_Cmd_1_RXSTATUS_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a7c2094bfcb68b9177e72721b2ff8b17e">UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_REG</a> )</td></tr>
<tr class="separator:aadf37df0c87adf1986fbeb90fb3987dd"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:abd0a41546759b9eef6e4da970bc4e990"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#abd0a41546759b9eef6e4da970bc4e990">UART_LR_Cmd_1_RXSTATUS_PTR</a>&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a7c2094bfcb68b9177e72721b2ff8b17e">UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_REG</a> )</td></tr>
<tr class="separator:abd0a41546759b9eef6e4da970bc4e990"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1772e5957436ac3525de37b3a1db9908"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a1772e5957436ac3525de37b3a1db9908">UART_LR_Cmd_1_RXSTATUS_MASK_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a7a3f21300aed956ede292c4a61162ed0">UART_LR_Cmd_1_BUART_sRX_RxSts__MASK_REG</a> )</td></tr>
<tr class="separator:a1772e5957436ac3525de37b3a1db9908"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa1a1f62b2259a1d6f8c59b0491c42f2e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aa1a1f62b2259a1d6f8c59b0491c42f2e">UART_LR_Cmd_1_RXSTATUS_MASK_PTR</a>&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a7a3f21300aed956ede292c4a61162ed0">UART_LR_Cmd_1_BUART_sRX_RxSts__MASK_REG</a> )</td></tr>
<tr class="separator:aa1a1f62b2259a1d6f8c59b0491c42f2e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3c43667663fa62d26a1a36b6ce2391e9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a3c43667663fa62d26a1a36b6ce2391e9">UART_LR_Cmd_1_RXSTATUS_ACTL_REG</a>&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a022651bad92357f060bed98b734eec64">UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG</a> )</td></tr>
<tr class="separator:a3c43667663fa62d26a1a36b6ce2391e9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a524e37672663538aab8445cdc2a9f9d7"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a524e37672663538aab8445cdc2a9f9d7">UART_LR_Cmd_1_RXSTATUS_ACTL_PTR</a>&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a022651bad92357f060bed98b734eec64">UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG</a> )</td></tr>
<tr class="separator:a524e37672663538aab8445cdc2a9f9d7"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a778282799402e53529d3a53df5aac6c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a778282799402e53529d3a53df5aac6c6">UART_LR_Cmd_1_RX_FIFO_CLR</a>&#160;&#160;&#160;(0x01u) /* FIFO0 CLR */</td></tr>
<tr class="separator:a778282799402e53529d3a53df5aac6c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a882e9922ddb3738603045b0dcdc42ea5"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a882e9922ddb3738603045b0dcdc42ea5">UART_LR_Cmd_1_WAIT_1_MS</a>&#160;&#160;&#160;UART_LR_Cmd_1_BL_CHK_DELAY_MS</td></tr>
<tr class="separator:a882e9922ddb3738603045b0dcdc42ea5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a9b53aa8f8b860af0788f5964c85f4de6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a9b53aa8f8b860af0788f5964c85f4de6">UART_LR_Cmd_1_TXBUFFERSIZE</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#adedd94a94a0bd6e0aaf6fac7ebfc1a1b">UART_LR_Cmd_1_TX_BUFFER_SIZE</a></td></tr>
<tr class="separator:a9b53aa8f8b860af0788f5964c85f4de6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa03b6739de6c2f5d1c53ed0aa9592d1b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aa03b6739de6c2f5d1c53ed0aa9592d1b">UART_LR_Cmd_1_RXBUFFERSIZE</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ad2eb3c517218d3a2a6fcba17bd66fdfb">UART_LR_Cmd_1_RX_BUFFER_SIZE</a></td></tr>
<tr class="separator:aa03b6739de6c2f5d1c53ed0aa9592d1b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6c0132cde57d9c216916a98637d62b03"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a6c0132cde57d9c216916a98637d62b03">UART_LR_Cmd_1_initvar</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#adb524ae4f92fe096a17e280860915535">UART_LR_Cmd_1_initVar</a></td></tr>
<tr class="separator:a6c0132cde57d9c216916a98637d62b03"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a51e5b824054e600e184c6bd840654aee"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a51e5b824054e600e184c6bd840654aee">UART_LR_Cmd_1_RX_Enabled</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a42703a83173975220ea3411189379daa">UART_LR_Cmd_1_RX_ENABLED</a></td></tr>
<tr class="separator:a51e5b824054e600e184c6bd840654aee"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ade642e74ab4336e795d90343d1dfa70c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ade642e74ab4336e795d90343d1dfa70c">UART_LR_Cmd_1_TX_Enabled</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#afffe8438973718923e6427d5fab66565">UART_LR_Cmd_1_TX_ENABLED</a></td></tr>
<tr class="separator:ade642e74ab4336e795d90343d1dfa70c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa4ca2c33dfd0dd795eb09b3e46d86497"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aa4ca2c33dfd0dd795eb09b3e46d86497">UART_LR_Cmd_1_HD_Enabled</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a797cbc8e1d06101dfd79af69431a2c4e">UART_LR_Cmd_1_HD_ENABLED</a></td></tr>
<tr class="separator:aa4ca2c33dfd0dd795eb09b3e46d86497"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a31f646f42db027083dfcc32c4fa11984"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a31f646f42db027083dfcc32c4fa11984">UART_LR_Cmd_1_RX_IntInterruptEnabled</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a7684c4c6e50a13a6c9c913bad401d9e0">UART_LR_Cmd_1_RX_INTERRUPT_ENABLED</a></td></tr>
<tr class="separator:a31f646f42db027083dfcc32c4fa11984"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a06050fb6fa9b8e2427fe82e813efbbc9"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a06050fb6fa9b8e2427fe82e813efbbc9">UART_LR_Cmd_1_TX_IntInterruptEnabled</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a563cf5001b637b36551fc15fa39be740">UART_LR_Cmd_1_TX_INTERRUPT_ENABLED</a></td></tr>
<tr class="separator:a06050fb6fa9b8e2427fe82e813efbbc9"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a263f32b7c06861ac800c4b63ca3e5c24"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a263f32b7c06861ac800c4b63ca3e5c24">UART_LR_Cmd_1_InternalClockUsed</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ade22ba2786c078b0bed4385ff70f3008">UART_LR_Cmd_1_INTERNAL_CLOCK_USED</a></td></tr>
<tr class="separator:a263f32b7c06861ac800c4b63ca3e5c24"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6f0b977c46f616aded916cd3bc9708db"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a6f0b977c46f616aded916cd3bc9708db">UART_LR_Cmd_1_RXHW_Address_Enabled</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a19260c0c6fd1f35e4d79002963049b08">UART_LR_Cmd_1_RXHW_ADDRESS_ENABLED</a></td></tr>
<tr class="separator:a6f0b977c46f616aded916cd3bc9708db"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a07f5d4065d42168fc0e4b55e20856c0b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a07f5d4065d42168fc0e4b55e20856c0b">UART_LR_Cmd_1_OverSampleCount</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a43323bd47adaf2e6d12900e7c39de6b2">UART_LR_Cmd_1_OVER_SAMPLE_COUNT</a></td></tr>
<tr class="separator:a07f5d4065d42168fc0e4b55e20856c0b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a594e9b0c5294eff7fb3bd902f7f4035e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a594e9b0c5294eff7fb3bd902f7f4035e">UART_LR_Cmd_1_ParityType</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a627b4674c01073ce001aa662bdf97285">UART_LR_Cmd_1_PARITY_TYPE</a></td></tr>
<tr class="separator:a594e9b0c5294eff7fb3bd902f7f4035e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:af83466bb4ca6488c6ed1f267b2c38d05"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#af83466bb4ca6488c6ed1f267b2c38d05">UART_LR_Cmd_1_RXDATA</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ab49f83980714e6c4c0b368e0ba961d0d">UART_LR_Cmd_1_RXDATA_REG</a></td></tr>
<tr class="separator:af83466bb4ca6488c6ed1f267b2c38d05"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a8b57c71405500dfa400db1fb6cfdba93"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a8b57c71405500dfa400db1fb6cfdba93">UART_LR_Cmd_1_RXADDRESS1</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a20c8322ffaf1c9dc6082c6c62f2e9871">UART_LR_Cmd_1_RXADDRESS1_REG</a></td></tr>
<tr class="separator:a8b57c71405500dfa400db1fb6cfdba93"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a35c476333e561b6505c8e6f0cefa50d2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a35c476333e561b6505c8e6f0cefa50d2">UART_LR_Cmd_1_RXADDRESS2</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a7d075cdb48dc67c3c0f4f5461e22739d">UART_LR_Cmd_1_RXADDRESS2_REG</a></td></tr>
<tr class="separator:a35c476333e561b6505c8e6f0cefa50d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae95209a989fe18229ef521d23dae699d"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae95209a989fe18229ef521d23dae699d">UART_LR_Cmd_1_RXBITCTR_PERIOD</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a0eaabae52805782c96861dc8156ef78a">UART_LR_Cmd_1_RXBITCTR_PERIOD_REG</a></td></tr>
<tr class="separator:ae95209a989fe18229ef521d23dae699d"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a13eccf60b5b06549a324b49d6360f5a0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a13eccf60b5b06549a324b49d6360f5a0">UART_LR_Cmd_1_RXBITCTR_CONTROL</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a8a7003f5f1fab680b8a1cf4605166ec3">UART_LR_Cmd_1_RXBITCTR_CONTROL_REG</a></td></tr>
<tr class="separator:a13eccf60b5b06549a324b49d6360f5a0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a6a96b8e841233c1c86ab5ab30a773090"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a6a96b8e841233c1c86ab5ab30a773090">UART_LR_Cmd_1_RXBITCTR_COUNTER</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#af15ca72431aaa98154b36bbe6fb05e8c">UART_LR_Cmd_1_RXBITCTR_COUNTER_REG</a></td></tr>
<tr class="separator:a6a96b8e841233c1c86ab5ab30a773090"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7bdd2aa61119e88e6c1655de0c38e885"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a7bdd2aa61119e88e6c1655de0c38e885">UART_LR_Cmd_1_RXSTATUS</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aadf37df0c87adf1986fbeb90fb3987dd">UART_LR_Cmd_1_RXSTATUS_REG</a></td></tr>
<tr class="separator:a7bdd2aa61119e88e6c1655de0c38e885"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a947c63a3c989b2f561079f05af732372"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a947c63a3c989b2f561079f05af732372">UART_LR_Cmd_1_RXSTATUS_MASK</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a1772e5957436ac3525de37b3a1db9908">UART_LR_Cmd_1_RXSTATUS_MASK_REG</a></td></tr>
<tr class="separator:a947c63a3c989b2f561079f05af732372"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a733e47d8fd4052f2f5021711d4de770f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a733e47d8fd4052f2f5021711d4de770f">UART_LR_Cmd_1_RXSTATUS_ACTL</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a3c43667663fa62d26a1a36b6ce2391e9">UART_LR_Cmd_1_RXSTATUS_ACTL_REG</a></td></tr>
<tr class="separator:a733e47d8fd4052f2f5021711d4de770f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0735e610871693231d3804e319187ef0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a0735e610871693231d3804e319187ef0">UART_LR_Cmd_1_WAIT_FOR_COMLETE_REINIT</a>&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a301436b51d32aa6bc6d8d4bcc6bb86c9">UART_LR_Cmd_1_WAIT_FOR_COMPLETE_REINIT</a></td></tr>
<tr class="separator:a0735e610871693231d3804e319187ef0"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="typedef-members" name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:ab14346ff18f24d0a8cce69a82348a2f9"><td class="memItemLeft" align="right" valign="top">typedef struct <a class="el" href="struct_u_a_r_t___l_r___cmd__1__backup_struct__.html">UART_LR_Cmd_1_backupStruct_</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab14346ff18f24d0a8cce69a82348a2f9">UART_LR_Cmd_1_BACKUP_STRUCT</a></td></tr>
<tr class="separator:ab14346ff18f24d0a8cce69a82348a2f9"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="func-members" name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:a5140bac4f896238518eb577927a04da5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a5140bac4f896238518eb577927a04da5">UART_LR_Cmd_1_Start</a> (void)</td></tr>
<tr class="separator:a5140bac4f896238518eb577927a04da5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a5605da476a9ba1650a6e9bbb3826fe47"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a5605da476a9ba1650a6e9bbb3826fe47">UART_LR_Cmd_1_Stop</a> (void)</td></tr>
<tr class="separator:a5605da476a9ba1650a6e9bbb3826fe47"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ab77cbed645ef50f7577c37058fa4c414"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab77cbed645ef50f7577c37058fa4c414">UART_LR_Cmd_1_ReadControlRegister</a> (void)</td></tr>
<tr class="separator:ab77cbed645ef50f7577c37058fa4c414"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a70f3a0adc72b4d3c74017459baf67053"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a70f3a0adc72b4d3c74017459baf67053">UART_LR_Cmd_1_WriteControlRegister</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> control)</td></tr>
<tr class="separator:a70f3a0adc72b4d3c74017459baf67053"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a985a1b2a7638b8a125a9ddb2c2797d6c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a985a1b2a7638b8a125a9ddb2c2797d6c">UART_LR_Cmd_1_Init</a> (void)</td></tr>
<tr class="separator:a985a1b2a7638b8a125a9ddb2c2797d6c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae7bbbc9ebbaf7bcd4924d50ad620c70a"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae7bbbc9ebbaf7bcd4924d50ad620c70a">UART_LR_Cmd_1_Enable</a> (void)</td></tr>
<tr class="separator:ae7bbbc9ebbaf7bcd4924d50ad620c70a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a59fef4839013cf9ad17bd7bd43e30b38"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a59fef4839013cf9ad17bd7bd43e30b38">UART_LR_Cmd_1_SaveConfig</a> (void)</td></tr>
<tr class="separator:a59fef4839013cf9ad17bd7bd43e30b38"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a7c2005958191467fa49d87b2faa46d91"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a7c2005958191467fa49d87b2faa46d91">UART_LR_Cmd_1_RestoreConfig</a> (void)</td></tr>
<tr class="separator:a7c2005958191467fa49d87b2faa46d91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a34748e88fa7167a4cad0a9f0af3fc8df"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a34748e88fa7167a4cad0a9f0af3fc8df">UART_LR_Cmd_1_Sleep</a> (void)</td></tr>
<tr class="separator:a34748e88fa7167a4cad0a9f0af3fc8df"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aaa33959e25c0faa01670bb6375ed01d2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aaa33959e25c0faa01670bb6375ed01d2">UART_LR_Cmd_1_Wakeup</a> (void)</td></tr>
<tr class="separator:aaa33959e25c0faa01670bb6375ed01d2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1c0dc08ef19aa01474cee21f3836fab2"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a1c0dc08ef19aa01474cee21f3836fab2">UART_LR_Cmd_1_SetRxAddressMode</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> addressMode)</td></tr>
<tr class="separator:a1c0dc08ef19aa01474cee21f3836fab2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:adb414e82c801d9c0dbd84e404839f4c5"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#adb414e82c801d9c0dbd84e404839f4c5">UART_LR_Cmd_1_SetRxAddress1</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> address)</td></tr>
<tr class="separator:adb414e82c801d9c0dbd84e404839f4c5"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aafdd6b1d2d87c0a769296113b8cc79d1"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aafdd6b1d2d87c0a769296113b8cc79d1">UART_LR_Cmd_1_SetRxAddress2</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> address)</td></tr>
<tr class="separator:aafdd6b1d2d87c0a769296113b8cc79d1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a0de1180ceeb41b908260a1fc04312e46"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a0de1180ceeb41b908260a1fc04312e46">UART_LR_Cmd_1_SetRxInterruptMode</a> (<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> intSrc)</td></tr>
<tr class="separator:a0de1180ceeb41b908260a1fc04312e46"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:aa71bea492870c3bb2f122fb2d56ef75c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aa71bea492870c3bb2f122fb2d56ef75c">UART_LR_Cmd_1_ReadRxData</a> (void)</td></tr>
<tr class="separator:aa71bea492870c3bb2f122fb2d56ef75c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a65ff026754a9a498a33d027642d54720"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a65ff026754a9a498a33d027642d54720">UART_LR_Cmd_1_ReadRxStatus</a> (void)</td></tr>
<tr class="separator:a65ff026754a9a498a33d027642d54720"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a1adb402905324485307f9a7ddc067c21"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a1adb402905324485307f9a7ddc067c21">UART_LR_Cmd_1_GetChar</a> (void)</td></tr>
<tr class="separator:a1adb402905324485307f9a7ddc067c21"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ae82690ea0737637e3ec0d7c57a49423c"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae82690ea0737637e3ec0d7c57a49423c">UART_LR_Cmd_1_GetByte</a> (void)</td></tr>
<tr class="separator:ae82690ea0737637e3ec0d7c57a49423c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a3cf4506a9e50d6e6bb248a7aa610a576"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a3cf4506a9e50d6e6bb248a7aa610a576">UART_LR_Cmd_1_GetRxBufferSize</a> (void)</td></tr>
<tr class="separator:a3cf4506a9e50d6e6bb248a7aa610a576"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:a56ebaa7e86e42ecc0ea4074a100aa52c"><td class="memItemLeft" align="right" valign="top">void&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a56ebaa7e86e42ecc0ea4074a100aa52c">UART_LR_Cmd_1_ClearRxBuffer</a> (void)</td></tr>
<tr class="separator:a56ebaa7e86e42ecc0ea4074a100aa52c"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="var-members" name="var-members"></a>
Variables</h2></td></tr>
<tr class="memitem:adb524ae4f92fe096a17e280860915535"><td class="memItemLeft" align="right" valign="top"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#adb524ae4f92fe096a17e280860915535">UART_LR_Cmd_1_initVar</a></td></tr>
<tr class="separator:adb524ae4f92fe096a17e280860915535"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="a45bf15e47a86022095cae6eac737f331" name="a45bf15e47a86022095cae6eac737f331"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a45bf15e47a86022095cae6eac737f331">&#9670;&nbsp;</a></span>UART_LR_Cmd_1__B_UART__AM_HW_BYTE_BY_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1__B_UART__AM_HW_BYTE_BY_BYTE&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00336">336</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a6652d5f6b2f788551a0a32c22c204018" name="a6652d5f6b2f788551a0a32c22c204018"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6652d5f6b2f788551a0a32c22c204018">&#9670;&nbsp;</a></span>UART_LR_Cmd_1__B_UART__AM_HW_DETECT_TO_BUFFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1__B_UART__AM_HW_DETECT_TO_BUFFER&#160;&#160;&#160;4</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00337">337</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="af465f1a1847448008206aa65ab9cde31" name="af465f1a1847448008206aa65ab9cde31"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af465f1a1847448008206aa65ab9cde31">&#9670;&nbsp;</a></span>UART_LR_Cmd_1__B_UART__AM_NONE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1__B_UART__AM_NONE&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00338">338</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ad52f416af93f51367e4598931d84829f" name="ad52f416af93f51367e4598931d84829f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad52f416af93f51367e4598931d84829f">&#9670;&nbsp;</a></span>UART_LR_Cmd_1__B_UART__AM_SW_BYTE_BYTE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1__B_UART__AM_SW_BYTE_BYTE&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Enumerated Types and Parameters </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00334">334</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="aec86e194dd1abc83716621b6182e72ea" name="aec86e194dd1abc83716621b6182e72ea"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec86e194dd1abc83716621b6182e72ea">&#9670;&nbsp;</a></span>UART_LR_Cmd_1__B_UART__AM_SW_DETECT_TO_BUFFER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1__B_UART__AM_SW_DETECT_TO_BUFFER&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00335">335</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ac480f4bb438a19624ceff88e1f8287ce" name="ac480f4bb438a19624ceff88e1f8287ce"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac480f4bb438a19624ceff88e1f8287ce">&#9670;&nbsp;</a></span>UART_LR_Cmd_1__B_UART__EVEN_REVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1__B_UART__EVEN_REVB&#160;&#160;&#160;1</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00341">341</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a6bd272dcbb48c08a14b7b570fef00906" name="a6bd272dcbb48c08a14b7b570fef00906"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6bd272dcbb48c08a14b7b570fef00906">&#9670;&nbsp;</a></span>UART_LR_Cmd_1__B_UART__MARK_SPACE_REVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1__B_UART__MARK_SPACE_REVB&#160;&#160;&#160;3</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00343">343</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ab9d533d6688de12062e44476400660e8" name="ab9d533d6688de12062e44476400660e8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab9d533d6688de12062e44476400660e8">&#9670;&nbsp;</a></span>UART_LR_Cmd_1__B_UART__NONE_REVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1__B_UART__NONE_REVB&#160;&#160;&#160;0</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00340">340</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a0dad20b27f5063ef65ee3c0d6524cbf6" name="a0dad20b27f5063ef65ee3c0d6524cbf6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0dad20b27f5063ef65ee3c0d6524cbf6">&#9670;&nbsp;</a></span>UART_LR_Cmd_1__B_UART__ODD_REVB</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1__B_UART__ODD_REVB&#160;&#160;&#160;2</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00342">342</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a0b9d6ffc432787233be1cb052565496f" name="a0b9d6ffc432787233be1cb052565496f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0b9d6ffc432787233be1cb052565496f">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_BIT_CENTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_BIT_CENTER&#160;&#160;&#160;(<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a43323bd47adaf2e6d12900e7c39de6b2">UART_LR_Cmd_1_OVER_SAMPLE_COUNT</a> - 2u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00275">275</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="aa7d64301d87234b723e835eb501b93cf" name="aa7d64301d87234b723e835eb501b93cf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa7d64301d87234b723e835eb501b93cf">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_BREAK_BITS_RX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_BREAK_BITS_RX&#160;&#160;&#160;(13u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00043">43</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a27de7180931909004ae1593121dab26b" name="a27de7180931909004ae1593121dab26b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a27de7180931909004ae1593121dab26b">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_BREAK_BITS_TX</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_BREAK_BITS_TX&#160;&#160;&#160;(13u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00042">42</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="adf0f59b6d0c6fbb62d394de4f71837e4" name="adf0f59b6d0c6fbb62d394de4f71837e4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adf0f59b6d0c6fbb62d394de4f71837e4">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_BREAK_DETECT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_BREAK_DETECT&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00041">41</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a05324eb6dfb698a58f70620f042a7c65" name="a05324eb6dfb698a58f70620f042a7c65"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a05324eb6dfb698a58f70620f042a7c65">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CLK_FREQ</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CLK_FREQ&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00047">47</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="af915d2f3f54f986e36da7aa311357167" name="af915d2f3f54f986e36da7aa311357167"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af915d2f3f54f986e36da7aa311357167">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CNTR_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CNTR_ENABLE&#160;&#160;&#160;(0x20u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00264">264</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="af9599e0261f4ac95394d521e2bedfd5a" name="af9599e0261f4ac95394d521e2bedfd5a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af9599e0261f4ac95394d521e2bedfd5a">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CONTROL_REG_REMOVED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CONTROL_REG_REMOVED&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00060">60</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a120fdeafe416a72319b3b44c567dc81a" name="a120fdeafe416a72319b3b44c567dc81a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a120fdeafe416a72319b3b44c567dc81a">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CTRL_HD_SEND</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CTRL_HD_SEND&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#abdba03c33e9601acb54951970800ad1c">UART_LR_Cmd_1_CTRL_HD_SEND_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00254">254</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a2b676f84aaacbaf5569a23e4e386acd7" name="a2b676f84aaacbaf5569a23e4e386acd7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2b676f84aaacbaf5569a23e4e386acd7">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CTRL_HD_SEND_BREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CTRL_HD_SEND_BREAK&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a0d0a0d538ab2edfb470f971210a57ccb">UART_LR_Cmd_1_CTRL_HD_SEND_BREAK_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00255">255</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a0d0a0d538ab2edfb470f971210a57ccb" name="a0d0a0d538ab2edfb470f971210a57ccb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0d0a0d538ab2edfb470f971210a57ccb">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CTRL_HD_SEND_BREAK_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CTRL_HD_SEND_BREAK_SHIFT&#160;&#160;&#160;(0x01u) /* 1 send BREAK signal in Half Duplez mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00246">246</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="abdba03c33e9601acb54951970800ad1c" name="abdba03c33e9601acb54951970800ad1c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abdba03c33e9601acb54951970800ad1c">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CTRL_HD_SEND_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CTRL_HD_SEND_SHIFT&#160;&#160;&#160;(0x00u) /* 1 enable TX part in Half Duplex mode */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00245">245</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ae113b281946d524474aa07272ad363f0" name="ae113b281946d524474aa07272ad363f0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae113b281946d524474aa07272ad363f0">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CTRL_MARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CTRL_MARK&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ab5d2549233c58d0452cda0538d198f42">UART_LR_Cmd_1_CTRL_MARK_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00256">256</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ab5d2549233c58d0452cda0538d198f42" name="ab5d2549233c58d0452cda0538d198f42"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab5d2549233c58d0452cda0538d198f42">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CTRL_MARK_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CTRL_MARK_SHIFT&#160;&#160;&#160;(0x02u) /* 1 sets mark, 0 sets space */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00247">247</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a30bde57a311ef4017557bbc2b96b264a" name="a30bde57a311ef4017557bbc2b96b264a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a30bde57a311ef4017557bbc2b96b264a">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CTRL_PARITY_TYPE0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CTRL_PARITY_TYPE0_SHIFT&#160;&#160;&#160;(0x03u) /* Defines the type of parity implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00248">248</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="aa57da46cf2479e1d469beff70d6298fe" name="aa57da46cf2479e1d469beff70d6298fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa57da46cf2479e1d469beff70d6298fe">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CTRL_PARITY_TYPE1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CTRL_PARITY_TYPE1_SHIFT&#160;&#160;&#160;(0x04u) /* Defines the type of parity implemented */</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00249">249</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ad6b91d9e1109f5769bc62867b44bd8e9" name="ad6b91d9e1109f5769bc62867b44bd8e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad6b91d9e1109f5769bc62867b44bd8e9">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CTRL_PARITY_TYPE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CTRL_PARITY_TYPE_MASK&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x03u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a30bde57a311ef4017557bbc2b96b264a">UART_LR_Cmd_1_CTRL_PARITY_TYPE0_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00257">257</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ae0111f838c680b31d5b1373bfb8f5b2a" name="ae0111f838c680b31d5b1373bfb8f5b2a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae0111f838c680b31d5b1373bfb8f5b2a">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CTRL_RXADDR_MODE0_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CTRL_RXADDR_MODE0_SHIFT&#160;&#160;&#160;(0x05u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00250">250</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a354652f4887a14cd7b581e05f5b25238" name="a354652f4887a14cd7b581e05f5b25238"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a354652f4887a14cd7b581e05f5b25238">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CTRL_RXADDR_MODE1_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CTRL_RXADDR_MODE1_SHIFT&#160;&#160;&#160;(0x06u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00251">251</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a2d2b5911d2f1a812d1ff64d638a72eb7" name="a2d2b5911d2f1a812d1ff64d638a72eb7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2d2b5911d2f1a812d1ff64d638a72eb7">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CTRL_RXADDR_MODE2_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CTRL_RXADDR_MODE2_SHIFT&#160;&#160;&#160;(0x07u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00252">252</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="aec382a4156ee41108866e807b36bbd2c" name="aec382a4156ee41108866e807b36bbd2c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aec382a4156ee41108866e807b36bbd2c">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_CTRL_RXADDR_MODE_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_CTRL_RXADDR_MODE_MASK&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x07u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ae0111f838c680b31d5b1373bfb8f5b2a">UART_LR_Cmd_1_CTRL_RXADDR_MODE0_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00258">258</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a92b24a7e8e0e4d5dbe4f9e5fc50577be" name="a92b24a7e8e0e4d5dbe4f9e5fc50577be"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a92b24a7e8e0e4d5dbe4f9e5fc50577be">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_FIFO_LENGTH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_FIFO_LENGTH&#160;&#160;&#160;(4u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00277">277</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="acd62389cdaa1e8cf5338d91dff5082c6" name="acd62389cdaa1e8cf5338d91dff5082c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#acd62389cdaa1e8cf5338d91dff5082c6">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_FLOW_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_FLOW_CONTROL&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00046">46</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a99515e8744e1e69098cfa715758d9e9a" name="a99515e8744e1e69098cfa715758d9e9a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99515e8744e1e69098cfa715758d9e9a">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_GetRxInterruptSource</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_GetRxInterruptSource&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a65ff026754a9a498a33d027642d54720">UART_LR_Cmd_1_ReadRxStatus</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00120">120</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a83918604f442f80f76707c5e31c5b678" name="a83918604f442f80f76707c5e31c5b678"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a83918604f442f80f76707c5e31c5b678">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_HALF_BIT_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_HALF_BIT_COUNT&#160;&#160;&#160;                            (((<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a43323bd47adaf2e6d12900e7c39de6b2">UART_LR_Cmd_1_OVER_SAMPLE_COUNT</a> / 2u) + (<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a5675978784573115326f71642250efe5">UART_LR_Cmd_1_USE23POLLING</a> * 1u)) - 2u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00286">286</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a797cbc8e1d06101dfd79af69431a2c4e" name="a797cbc8e1d06101dfd79af69431a2c4e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a797cbc8e1d06101dfd79af69431a2c4e">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_HD_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_HD_ENABLED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00033">33</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="aa4ca2c33dfd0dd795eb09b3e46d86497" name="aa4ca2c33dfd0dd795eb09b3e46d86497"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa4ca2c33dfd0dd795eb09b3e46d86497">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_HD_Enabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_HD_Enabled&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a797cbc8e1d06101dfd79af69431a2c4e">UART_LR_Cmd_1_HD_ENABLED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00519">519</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="aa6345d3074af55b3f345ab9832abcc08" name="aa6345d3074af55b3f345ab9832abcc08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa6345d3074af55b3f345ab9832abcc08">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_HD_RXBITCTR_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_HD_RXBITCTR_INIT&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ae35b3629d7fd1274dcec7a6c2b6bedd8">UART_LR_Cmd_1_RXBITCTR_INIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00303">303</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a1bebb301e6c7f6f511f3d07b936835cc" name="a1bebb301e6c7f6f511f3d07b936835cc"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1bebb301e6c7f6f511f3d07b936835cc">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_HD_TXBITCTR_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_HD_TXBITCTR_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                            (((<a class="code hl_define" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a27de7180931909004ae1593121dab26b">UART_LR_Cmd_1_BREAK_BITS_TX</a> + \</div>
<div class="line">                            UART_LR_Cmd_1_NUMBER_OF_START_BIT) * <a class="code hl_define" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a43323bd47adaf2e6d12900e7c39de6b2">UART_LR_Cmd_1_OVER_SAMPLE_COUNT</a>) - 1u)</div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a27de7180931909004ae1593121dab26b"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a27de7180931909004ae1593121dab26b">UART_LR_Cmd_1_BREAK_BITS_TX</a></div><div class="ttdeci">#define UART_LR_Cmd_1_BREAK_BITS_TX</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00042">UART_LR_Cmd_1.h:42</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a43323bd47adaf2e6d12900e7c39de6b2"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a43323bd47adaf2e6d12900e7c39de6b2">UART_LR_Cmd_1_OVER_SAMPLE_COUNT</a></div><div class="ttdeci">#define UART_LR_Cmd_1_OVER_SAMPLE_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00038">UART_LR_Cmd_1.h:38</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00289">289</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a6b3407a9f991403f6240ed28d013d705" name="a6b3407a9f991403f6240ed28d013d705"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6b3407a9f991403f6240ed28d013d705">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_INIT_RX_INTERRUPTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_INIT_RX_INTERRUPTS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                  (<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)((1 &lt;&lt; <a class="code hl_define" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae3fc5b9cfc27191e50cae56ad2419a8d">UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY_SHIFT</a>) \</div>
<div class="line">                                        | (0 &lt;&lt; <a class="code hl_define" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a6456193dc5345fc8f02ef600dadf65ad">UART_LR_Cmd_1_RX_STS_MRKSPC_SHIFT</a>) \</div>
<div class="line">                                        | (0 &lt;&lt; <a class="code hl_define" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a898ba65fbc52f4608d54841ba7248a0b">UART_LR_Cmd_1_RX_STS_ADDR_MATCH_SHIFT</a>) \</div>
<div class="line">                                        | (0 &lt;&lt; <a class="code hl_define" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a898ff8ccc717725159de68675eef5f26">UART_LR_Cmd_1_RX_STS_PAR_ERROR_SHIFT</a>) \</div>
<div class="line">                                        | (0 &lt;&lt; <a class="code hl_define" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a13a6328b7be73889213a12786a5cbe04">UART_LR_Cmd_1_RX_STS_STOP_ERROR_SHIFT</a>) \</div>
<div class="line">                                        | (0 &lt;&lt; <a class="code hl_define" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ada2c69647a2c842d31b8a7e23cd265ca">UART_LR_Cmd_1_RX_STS_BREAK_SHIFT</a>) \</div>
<div class="line">                                        | (0 &lt;&lt; <a class="code hl_define" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab1a222c9c9abc9d512a6cab7878bfff7">UART_LR_Cmd_1_RX_STS_OVERRUN_SHIFT</a>))</div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a13a6328b7be73889213a12786a5cbe04"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a13a6328b7be73889213a12786a5cbe04">UART_LR_Cmd_1_RX_STS_STOP_ERROR_SHIFT</a></div><div class="ttdeci">#define UART_LR_Cmd_1_RX_STS_STOP_ERROR_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00227">UART_LR_Cmd_1.h:227</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a6456193dc5345fc8f02ef600dadf65ad"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a6456193dc5345fc8f02ef600dadf65ad">UART_LR_Cmd_1_RX_STS_MRKSPC_SHIFT</a></div><div class="ttdeci">#define UART_LR_Cmd_1_RX_STS_MRKSPC_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00224">UART_LR_Cmd_1.h:224</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a898ba65fbc52f4608d54841ba7248a0b"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a898ba65fbc52f4608d54841ba7248a0b">UART_LR_Cmd_1_RX_STS_ADDR_MATCH_SHIFT</a></div><div class="ttdeci">#define UART_LR_Cmd_1_RX_STS_ADDR_MATCH_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00230">UART_LR_Cmd_1.h:230</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a898ff8ccc717725159de68675eef5f26"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a898ff8ccc717725159de68675eef5f26">UART_LR_Cmd_1_RX_STS_PAR_ERROR_SHIFT</a></div><div class="ttdeci">#define UART_LR_Cmd_1_RX_STS_PAR_ERROR_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00226">UART_LR_Cmd_1.h:226</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_ab1a222c9c9abc9d512a6cab7878bfff7"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab1a222c9c9abc9d512a6cab7878bfff7">UART_LR_Cmd_1_RX_STS_OVERRUN_SHIFT</a></div><div class="ttdeci">#define UART_LR_Cmd_1_RX_STS_OVERRUN_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00228">UART_LR_Cmd_1.h:228</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_ada2c69647a2c842d31b8a7e23cd265ca"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ada2c69647a2c842d31b8a7e23cd265ca">UART_LR_Cmd_1_RX_STS_BREAK_SHIFT</a></div><div class="ttdeci">#define UART_LR_Cmd_1_RX_STS_BREAK_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00225">UART_LR_Cmd_1.h:225</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_ae3fc5b9cfc27191e50cae56ad2419a8d"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ae3fc5b9cfc27191e50cae56ad2419a8d">UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY_SHIFT</a></div><div class="ttdeci">#define UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY_SHIFT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00229">UART_LR_Cmd_1.h:229</a></div></div>
<div class="ttc" id="acodegentemp_2cytypes_8h_html_adde6aaee8457bee49c2a92621fe22b79"><div class="ttname"><a href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a></div><div class="ttdeci">unsigned char uint8</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2cytypes_8h_source.html#l00489">cytypes.h:489</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00361">361</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a49a4545b81417ca8f07d0b1350419777" name="a49a4545b81417ca8f07d0b1350419777"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a49a4545b81417ca8f07d0b1350419777">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_INIT_TX_INTERRUPTS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_INIT_TX_INTERRUPTS_MASK</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                                  (<a class="code hl_typedef" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)((0 &lt;&lt; UART_LR_Cmd_1_TX_STS_COMPLETE_SHIFT) \</div>
<div class="line">                                        | (0 &lt;&lt; UART_LR_Cmd_1_TX_STS_FIFO_EMPTY_SHIFT) \</div>
<div class="line">                                        | (0 &lt;&lt; UART_LR_Cmd_1_TX_STS_FIFO_FULL_SHIFT) \</div>
<div class="line">                                        | (0 &lt;&lt; UART_LR_Cmd_1_TX_STS_FIFO_NOT_FULL_SHIFT))</div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00370">370</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a6c0132cde57d9c216916a98637d62b03" name="a6c0132cde57d9c216916a98637d62b03"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6c0132cde57d9c216916a98637d62b03">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_initvar</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_initvar&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#adb524ae4f92fe096a17e280860915535">UART_LR_Cmd_1_initVar</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00515">515</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a252b6d6f3b267f6f7f544effd5ccc04e" name="a252b6d6f3b267f6f7f544effd5ccc04e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a252b6d6f3b267f6f7f544effd5ccc04e">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_INT_ENABLE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_INT_ENABLE&#160;&#160;&#160;(0x10u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00261">261</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ade22ba2786c078b0bed4385ff70f3008" name="ade22ba2786c078b0bed4385ff70f3008"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade22ba2786c078b0bed4385ff70f3008">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_INTERNAL_CLOCK_USED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_INTERNAL_CLOCK_USED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00036">36</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a263f32b7c06861ac800c4b63ca3e5c24" name="a263f32b7c06861ac800c4b63ca3e5c24"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a263f32b7c06861ac800c4b63ca3e5c24">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_InternalClockUsed</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_InternalClockUsed&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ade22ba2786c078b0bed4385ff70f3008">UART_LR_Cmd_1_INTERNAL_CLOCK_USED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00522">522</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a7fcf6c1035538cbd34ea35f0dc6d7d11" name="a7fcf6c1035538cbd34ea35f0dc6d7d11"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7fcf6c1035538cbd34ea35f0dc6d7d11">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_MAX_BYTE_VALUE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_MAX_BYTE_VALUE&#160;&#160;&#160;(0xFFu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00279">279</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a1a638d4a0bd220f5c99ea9da1ad95f96" name="a1a638d4a0bd220f5c99ea9da1ad95f96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1a638d4a0bd220f5c99ea9da1ad95f96">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_NUMBER_OF_DATA_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_NUMBER_OF_DATA_BITS&#160;&#160;&#160;((8u &gt; 8u) ? 8u : 8u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Initial Parameter Constants </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00352">352</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a9b6b9b578ee7fa0a337ae1c65abb3380" name="a9b6b9b578ee7fa0a337ae1c65abb3380"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b6b9b578ee7fa0a337ae1c65abb3380">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_NUMBER_OF_START_BIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_NUMBER_OF_START_BIT&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00278">278</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ae9720445c15aa5af133daf02eb556dc4" name="ae9720445c15aa5af133daf02eb556dc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae9720445c15aa5af133daf02eb556dc4">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_NUMBER_OF_STOP_BITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_NUMBER_OF_STOP_BITS&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00353">353</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ac6fcfae914dba1a484f77f7b7a1815ae" name="ac6fcfae914dba1a484f77f7b7a1815ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ac6fcfae914dba1a484f77f7b7a1815ae">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_OVER_SAMPLE_16</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_OVER_SAMPLE_16&#160;&#160;&#160;(16u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00273">273</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="aa021dbfabba792f57c2de143d2dfd176" name="aa021dbfabba792f57c2de143d2dfd176"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa021dbfabba792f57c2de143d2dfd176">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_OVER_SAMPLE_8</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_OVER_SAMPLE_8&#160;&#160;&#160;(8u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00272">272</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a43323bd47adaf2e6d12900e7c39de6b2" name="a43323bd47adaf2e6d12900e7c39de6b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a43323bd47adaf2e6d12900e7c39de6b2">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_OVER_SAMPLE_COUNT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_OVER_SAMPLE_COUNT&#160;&#160;&#160;(8u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00038">38</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a07f5d4065d42168fc0e4b55e20856c0b" name="a07f5d4065d42168fc0e4b55e20856c0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a07f5d4065d42168fc0e4b55e20856c0b">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_OverSampleCount</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_OverSampleCount&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a43323bd47adaf2e6d12900e7c39de6b2">UART_LR_Cmd_1_OVER_SAMPLE_COUNT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00524">524</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a627b4674c01073ce001aa662bdf97285" name="a627b4674c01073ce001aa662bdf97285"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a627b4674c01073ce001aa662bdf97285">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_PARITY_TYPE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_PARITY_TYPE&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00039">39</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ab8371b849ca3e69334c6fd0b1f5e9375" name="ab8371b849ca3e69334c6fd0b1f5e9375"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab8371b849ca3e69334c6fd0b1f5e9375">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_PARITY_TYPE_SW</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_PARITY_TYPE_SW&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00040">40</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a594e9b0c5294eff7fb3bd902f7f4035e" name="a594e9b0c5294eff7fb3bd902f7f4035e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a594e9b0c5294eff7fb3bd902f7f4035e">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_ParityType</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_ParityType&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a627b4674c01073ce001aa662bdf97285">UART_LR_Cmd_1_PARITY_TYPE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00525">525</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a7cf1d872fa8f5900967bbfa04bcfd68b" name="a7cf1d872fa8f5900967bbfa04bcfd68b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7cf1d872fa8f5900967bbfa04bcfd68b">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_REINIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_REINIT&#160;&#160;&#160;(0x02u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00269">269</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ad2eb3c517218d3a2a6fcba17bd66fdfb" name="ad2eb3c517218d3a2a6fcba17bd66fdfb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad2eb3c517218d3a2a6fcba17bd66fdfb">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_BUFFER_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_BUFFER_SIZE&#160;&#160;&#160;(4u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00049">49</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a42703a83173975220ea3411189379daa" name="a42703a83173975220ea3411189379daa"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a42703a83173975220ea3411189379daa">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_ENABLED&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >File Name: UART_LR_Cmd_1.h Version 2.50</p>
<p >Description: Contains the function prototypes and constants available to the UART user module.</p>
<p >Note:</p>
<p >Copyright 2008-2015, Cypress Semiconductor Corporation. All rights reserved. You may use this file only in accordance with the license, terms, conditions, disclaimers, and limitations in the end user license agreement accompanying the software package with which this file was provided. Conditional Compilation Parameters </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00031">31</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a51e5b824054e600e184c6bd840654aee" name="a51e5b824054e600e184c6bd840654aee"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a51e5b824054e600e184c6bd840654aee">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_Enabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_Enabled&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a42703a83173975220ea3411189379daa">UART_LR_Cmd_1_RX_ENABLED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00517">517</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a778282799402e53529d3a53df5aac6c6" name="a778282799402e53529d3a53df5aac6c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a778282799402e53529d3a53df5aac6c6">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_FIFO_CLR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_FIFO_CLR&#160;&#160;&#160;(0x01u) /* FIFO0 CLR */</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Register Constants </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00491">491</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a5669e032f81bd4b5b95e591782a9d7de" name="a5669e032f81bd4b5b95e591782a9d7de"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5669e032f81bd4b5b95e591782a9d7de">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_HW_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_HW_MASK&#160;&#160;&#160;(0x7Fu)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00241">241</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a7684c4c6e50a13a6c9c913bad401d9e0" name="a7684c4c6e50a13a6c9c913bad401d9e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7684c4c6e50a13a6c9c913bad401d9e0">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_INTERRUPT_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_INTERRUPT_ENABLED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00034">34</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a31f646f42db027083dfcc32c4fa11984" name="a31f646f42db027083dfcc32c4fa11984"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a31f646f42db027083dfcc32c4fa11984">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_IntInterruptEnabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_IntInterruptEnabled&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a7684c4c6e50a13a6c9c913bad401d9e0">UART_LR_Cmd_1_RX_INTERRUPT_ENABLED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00520">520</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a5c5810029b49672c7c20de9701b35c0c" name="a5c5810029b49672c7c20de9701b35c0c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5c5810029b49672c7c20de9701b35c0c">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_ADDR_MATCH</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_ADDR_MATCH&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a898ba65fbc52f4608d54841ba7248a0b">UART_LR_Cmd_1_RX_STS_ADDR_MATCH_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00239">239</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a898ba65fbc52f4608d54841ba7248a0b" name="a898ba65fbc52f4608d54841ba7248a0b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a898ba65fbc52f4608d54841ba7248a0b">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_ADDR_MATCH_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_ADDR_MATCH_SHIFT&#160;&#160;&#160;(0x06u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00230">230</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a316699d6babac0fe57b243f22bf88af8" name="a316699d6babac0fe57b243f22bf88af8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a316699d6babac0fe57b243f22bf88af8">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_BREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_BREAK&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ada2c69647a2c842d31b8a7e23cd265ca">UART_LR_Cmd_1_RX_STS_BREAK_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00234">234</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ada2c69647a2c842d31b8a7e23cd265ca" name="ada2c69647a2c842d31b8a7e23cd265ca"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ada2c69647a2c842d31b8a7e23cd265ca">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_BREAK_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_BREAK_SHIFT&#160;&#160;&#160;(0x01u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00225">225</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a800f8de7214d439d9cc0cff68bf67a17" name="a800f8de7214d439d9cc0cff68bf67a17"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a800f8de7214d439d9cc0cff68bf67a17">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ae3fc5b9cfc27191e50cae56ad2419a8d">UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00238">238</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ae3fc5b9cfc27191e50cae56ad2419a8d" name="ae3fc5b9cfc27191e50cae56ad2419a8d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae3fc5b9cfc27191e50cae56ad2419a8d">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY_SHIFT&#160;&#160;&#160;(0x05u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00229">229</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ae1367868ff9e6c8bf6d5e110a3dd5b37" name="ae1367868ff9e6c8bf6d5e110a3dd5b37"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae1367868ff9e6c8bf6d5e110a3dd5b37">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_MRKSPC</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_MRKSPC&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a6456193dc5345fc8f02ef600dadf65ad">UART_LR_Cmd_1_RX_STS_MRKSPC_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00233">233</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a6456193dc5345fc8f02ef600dadf65ad" name="a6456193dc5345fc8f02ef600dadf65ad"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6456193dc5345fc8f02ef600dadf65ad">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_MRKSPC_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_MRKSPC_SHIFT&#160;&#160;&#160;(0x00u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00224">224</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a99e99e30780f545e28f3756b0d4d5bc4" name="a99e99e30780f545e28f3756b0d4d5bc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a99e99e30780f545e28f3756b0d4d5bc4">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_OVERRUN</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_OVERRUN&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ab1a222c9c9abc9d512a6cab7878bfff7">UART_LR_Cmd_1_RX_STS_OVERRUN_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00237">237</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ab1a222c9c9abc9d512a6cab7878bfff7" name="ab1a222c9c9abc9d512a6cab7878bfff7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab1a222c9c9abc9d512a6cab7878bfff7">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_OVERRUN_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_OVERRUN_SHIFT&#160;&#160;&#160;(0x04u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00228">228</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="aee72acdb59fd5f12cc29425960662d59" name="aee72acdb59fd5f12cc29425960662d59"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aee72acdb59fd5f12cc29425960662d59">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_PAR_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_PAR_ERROR&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a898ff8ccc717725159de68675eef5f26">UART_LR_Cmd_1_RX_STS_PAR_ERROR_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00235">235</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a898ff8ccc717725159de68675eef5f26" name="a898ff8ccc717725159de68675eef5f26"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a898ff8ccc717725159de68675eef5f26">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_PAR_ERROR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_PAR_ERROR_SHIFT&#160;&#160;&#160;(0x02u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00226">226</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="af74a99635550c7c279188174e762d251" name="af74a99635550c7c279188174e762d251"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af74a99635550c7c279188174e762d251">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_SOFT_BUFF_OVER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_SOFT_BUFF_OVER&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a1cc098a83ad2dd2c2da205762dd60958">UART_LR_Cmd_1_RX_STS_SOFT_BUFF_OVER_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00240">240</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a1cc098a83ad2dd2c2da205762dd60958" name="a1cc098a83ad2dd2c2da205762dd60958"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1cc098a83ad2dd2c2da205762dd60958">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_SOFT_BUFF_OVER_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_SOFT_BUFF_OVER_SHIFT&#160;&#160;&#160;(0x07u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00231">231</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a61ebd043a7668adf77e9b9330dfe8fa0" name="a61ebd043a7668adf77e9b9330dfe8fa0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a61ebd043a7668adf77e9b9330dfe8fa0">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_STOP_ERROR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_STOP_ERROR&#160;&#160;&#160;(<a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>)(0x01u &lt;&lt; <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a13a6328b7be73889213a12786a5cbe04">UART_LR_Cmd_1_RX_STS_STOP_ERROR_SHIFT</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00236">236</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a13a6328b7be73889213a12786a5cbe04" name="a13a6328b7be73889213a12786a5cbe04"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13a6328b7be73889213a12786a5cbe04">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RX_STS_STOP_ERROR_SHIFT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RX_STS_STOP_ERROR_SHIFT&#160;&#160;&#160;(0x03u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00227">227</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a8b57c71405500dfa400db1fb6cfdba93" name="a8b57c71405500dfa400db1fb6cfdba93"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8b57c71405500dfa400db1fb6cfdba93">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXADDRESS1</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXADDRESS1&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a20c8322ffaf1c9dc6082c6c62f2e9871">UART_LR_Cmd_1_RXADDRESS1_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00570">570</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a181c7fa58d4c502e0645bee97cd83fd6" name="a181c7fa58d4c502e0645bee97cd83fd6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a181c7fa58d4c502e0645bee97cd83fd6">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXADDRESS1_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXADDRESS1_PTR&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a2c3cc9ffca1248274c8a1d39564bad86">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__D0_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00446">446</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a20c8322ffaf1c9dc6082c6c62f2e9871" name="a20c8322ffaf1c9dc6082c6c62f2e9871"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a20c8322ffaf1c9dc6082c6c62f2e9871">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXADDRESS1_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXADDRESS1_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a2c3cc9ffca1248274c8a1d39564bad86">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__D0_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00445">445</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a35c476333e561b6505c8e6f0cefa50d2" name="a35c476333e561b6505c8e6f0cefa50d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a35c476333e561b6505c8e6f0cefa50d2">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXADDRESS2</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXADDRESS2&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a7d075cdb48dc67c3c0f4f5461e22739d">UART_LR_Cmd_1_RXADDRESS2_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00571">571</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="abc216847c521c0129896255ff48dea3d" name="abc216847c521c0129896255ff48dea3d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abc216847c521c0129896255ff48dea3d">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXADDRESS2_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXADDRESS2_PTR&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a0dd6e8f4ecfa3b5fe2a2335558cdafde">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__D1_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00448">448</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a7d075cdb48dc67c3c0f4f5461e22739d" name="a7d075cdb48dc67c3c0f4f5461e22739d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7d075cdb48dc67c3c0f4f5461e22739d">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXADDRESS2_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXADDRESS2_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a0dd6e8f4ecfa3b5fe2a2335558cdafde">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__D1_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00447">447</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a13eccf60b5b06549a324b49d6360f5a0" name="a13eccf60b5b06549a324b49d6360f5a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a13eccf60b5b06549a324b49d6360f5a0">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXBITCTR_CONTROL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXBITCTR_CONTROL&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a8a7003f5f1fab680b8a1cf4605166ec3">UART_LR_Cmd_1_RXBITCTR_CONTROL_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00573">573</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ad9ce606971f9292a6c7f900bd811fdc4" name="ad9ce606971f9292a6c7f900bd811fdc4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ad9ce606971f9292a6c7f900bd811fdc4">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXBITCTR_CONTROL_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXBITCTR_CONTROL_PTR&#160;&#160;&#160;                                        (  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a8103d640c92f00410adce3e91ce897e3">UART_LR_Cmd_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00455">455</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a8a7003f5f1fab680b8a1cf4605166ec3" name="a8a7003f5f1fab680b8a1cf4605166ec3"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a8a7003f5f1fab680b8a1cf4605166ec3">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXBITCTR_CONTROL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXBITCTR_CONTROL_REG&#160;&#160;&#160;                                        (* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a8103d640c92f00410adce3e91ce897e3">UART_LR_Cmd_1_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00453">453</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a6a96b8e841233c1c86ab5ab30a773090" name="a6a96b8e841233c1c86ab5ab30a773090"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6a96b8e841233c1c86ab5ab30a773090">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXBITCTR_COUNTER</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXBITCTR_COUNTER&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#af15ca72431aaa98154b36bbe6fb05e8c">UART_LR_Cmd_1_RXBITCTR_COUNTER_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00574">574</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="adfc95fed62c9de72c9751d8bba52c155" name="adfc95fed62c9de72c9751d8bba52c155"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adfc95fed62c9de72c9751d8bba52c155">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXBITCTR_COUNTER_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXBITCTR_COUNTER_PTR&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a8d25ac460f49a667a9c025ba1c6bbab6">UART_LR_Cmd_1_BUART_sRX_RxBitCounter__COUNT_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00458">458</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="af15ca72431aaa98154b36bbe6fb05e8c" name="af15ca72431aaa98154b36bbe6fb05e8c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af15ca72431aaa98154b36bbe6fb05e8c">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXBITCTR_COUNTER_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXBITCTR_COUNTER_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a8d25ac460f49a667a9c025ba1c6bbab6">UART_LR_Cmd_1_BUART_sRX_RxBitCounter__COUNT_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00457">457</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ae35b3629d7fd1274dcec7a6c2b6bedd8" name="ae35b3629d7fd1274dcec7a6c2b6bedd8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae35b3629d7fd1274dcec7a6c2b6bedd8">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXBITCTR_INIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXBITCTR_INIT</td>
        </tr>
      </table>
</div><div class="memdoc">
<b>Value:</b><div class="fragment"><div class="line">                            ((((<a class="code hl_define" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aa7d64301d87234b723e835eb501b93cf">UART_LR_Cmd_1_BREAK_BITS_RX</a> + <a class="code hl_define" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a9b6b9b578ee7fa0a337ae1c65abb3380">UART_LR_Cmd_1_NUMBER_OF_START_BIT</a>) \</div>
<div class="line">                            * <a class="code hl_define" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a43323bd47adaf2e6d12900e7c39de6b2">UART_LR_Cmd_1_OVER_SAMPLE_COUNT</a>) + <a class="code hl_define" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a83918604f442f80f76707c5e31c5b678">UART_LR_Cmd_1_HALF_BIT_COUNT</a>) - 1u)</div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a83918604f442f80f76707c5e31c5b678"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a83918604f442f80f76707c5e31c5b678">UART_LR_Cmd_1_HALF_BIT_COUNT</a></div><div class="ttdeci">#define UART_LR_Cmd_1_HALF_BIT_COUNT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00286">UART_LR_Cmd_1.h:286</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_a9b6b9b578ee7fa0a337ae1c65abb3380"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#a9b6b9b578ee7fa0a337ae1c65abb3380">UART_LR_Cmd_1_NUMBER_OF_START_BIT</a></div><div class="ttdeci">#define UART_LR_Cmd_1_NUMBER_OF_START_BIT</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00278">UART_LR_Cmd_1.h:278</a></div></div>
<div class="ttc" id="acodegentemp_2_u_a_r_t___l_r___cmd__1_8h_html_aa7d64301d87234b723e835eb501b93cf"><div class="ttname"><a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#aa7d64301d87234b723e835eb501b93cf">UART_LR_Cmd_1_BREAK_BITS_RX</a></div><div class="ttdeci">#define UART_LR_Cmd_1_BREAK_BITS_RX</div><div class="ttdef"><b>Definition:</b> <a href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00043">UART_LR_Cmd_1.h:43</a></div></div>
</div><!-- fragment -->
<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00293">293</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ae95209a989fe18229ef521d23dae699d" name="ae95209a989fe18229ef521d23dae699d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae95209a989fe18229ef521d23dae699d">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXBITCTR_PERIOD</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXBITCTR_PERIOD&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a0eaabae52805782c96861dc8156ef78a">UART_LR_Cmd_1_RXBITCTR_PERIOD_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00572">572</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a333a749705315bc48604883ce9ff20a0" name="a333a749705315bc48604883ce9ff20a0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a333a749705315bc48604883ce9ff20a0">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXBITCTR_PERIOD_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXBITCTR_PERIOD_PTR&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#add2592b6517fdcb38790bb00b8083608">UART_LR_Cmd_1_BUART_sRX_RxBitCounter__PERIOD_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00452">452</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a0eaabae52805782c96861dc8156ef78a" name="a0eaabae52805782c96861dc8156ef78a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0eaabae52805782c96861dc8156ef78a">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXBITCTR_PERIOD_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXBITCTR_PERIOD_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#add2592b6517fdcb38790bb00b8083608">UART_LR_Cmd_1_BUART_sRX_RxBitCounter__PERIOD_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00451">451</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="aa03b6739de6c2f5d1c53ed0aa9592d1b" name="aa03b6739de6c2f5d1c53ed0aa9592d1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa03b6739de6c2f5d1c53ed0aa9592d1b">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXBUFFERSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXBUFFERSIZE&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ad2eb3c517218d3a2a6fcba17bd66fdfb">UART_LR_Cmd_1_RX_BUFFER_SIZE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00504">504</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="af83466bb4ca6488c6ed1f267b2c38d05" name="af83466bb4ca6488c6ed1f267b2c38d05"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af83466bb4ca6488c6ed1f267b2c38d05">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXDATA</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXDATA&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#ab49f83980714e6c4c0b368e0ba961d0d">UART_LR_Cmd_1_RXDATA_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00569">569</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a29187409ac1faef85700dbb8e0e57a92" name="a29187409ac1faef85700dbb8e0e57a92"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a29187409ac1faef85700dbb8e0e57a92">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXDATA_AUX_CTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXDATA_AUX_CTL_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a47709c148666620622ebbf34acf8495e">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG</a>)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00449">449</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a2293f002bc15378ee78c611c2f83cecf" name="a2293f002bc15378ee78c611c2f83cecf"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2293f002bc15378ee78c611c2f83cecf">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXDATA_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXDATA_PTR&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a626efc29034ccd3f6022ab0a3dec2988">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__F0_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00444">444</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ab49f83980714e6c4c0b368e0ba961d0d" name="ab49f83980714e6c4c0b368e0ba961d0d"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab49f83980714e6c4c0b368e0ba961d0d">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXDATA_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXDATA_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a626efc29034ccd3f6022ab0a3dec2988">UART_LR_Cmd_1_BUART_sRX_RxShifter_u0__F0_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Registers </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00443">443</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a19260c0c6fd1f35e4d79002963049b08" name="a19260c0c6fd1f35e4d79002963049b08"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a19260c0c6fd1f35e4d79002963049b08">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXHW_ADDRESS_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXHW_ADDRESS_ENABLED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00037">37</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a6f0b977c46f616aded916cd3bc9708db" name="a6f0b977c46f616aded916cd3bc9708db"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a6f0b977c46f616aded916cd3bc9708db">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXHW_Address_Enabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXHW_Address_Enabled&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a19260c0c6fd1f35e4d79002963049b08">UART_LR_Cmd_1_RXHW_ADDRESS_ENABLED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00523">523</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a7bdd2aa61119e88e6c1655de0c38e885" name="a7bdd2aa61119e88e6c1655de0c38e885"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7bdd2aa61119e88e6c1655de0c38e885">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXSTATUS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXSTATUS&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aadf37df0c87adf1986fbeb90fb3987dd">UART_LR_Cmd_1_RXSTATUS_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00575">575</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a733e47d8fd4052f2f5021711d4de770f" name="a733e47d8fd4052f2f5021711d4de770f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a733e47d8fd4052f2f5021711d4de770f">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXSTATUS_ACTL</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXSTATUS_ACTL&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a3c43667663fa62d26a1a36b6ce2391e9">UART_LR_Cmd_1_RXSTATUS_ACTL_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00577">577</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a524e37672663538aab8445cdc2a9f9d7" name="a524e37672663538aab8445cdc2a9f9d7"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a524e37672663538aab8445cdc2a9f9d7">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXSTATUS_ACTL_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXSTATUS_ACTL_PTR&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a022651bad92357f060bed98b734eec64">UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00465">465</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a3c43667663fa62d26a1a36b6ce2391e9" name="a3c43667663fa62d26a1a36b6ce2391e9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3c43667663fa62d26a1a36b6ce2391e9">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXSTATUS_ACTL_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXSTATUS_ACTL_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a022651bad92357f060bed98b734eec64">UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_AUX_CTL_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00464">464</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a947c63a3c989b2f561079f05af732372" name="a947c63a3c989b2f561079f05af732372"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a947c63a3c989b2f561079f05af732372">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXSTATUS_MASK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXSTATUS_MASK&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a1772e5957436ac3525de37b3a1db9908">UART_LR_Cmd_1_RXSTATUS_MASK_REG</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00576">576</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="aa1a1f62b2259a1d6f8c59b0491c42f2e" name="aa1a1f62b2259a1d6f8c59b0491c42f2e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa1a1f62b2259a1d6f8c59b0491c42f2e">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXSTATUS_MASK_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXSTATUS_MASK_PTR&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a7a3f21300aed956ede292c4a61162ed0">UART_LR_Cmd_1_BUART_sRX_RxSts__MASK_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00463">463</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a1772e5957436ac3525de37b3a1db9908" name="a1772e5957436ac3525de37b3a1db9908"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1772e5957436ac3525de37b3a1db9908">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXSTATUS_MASK_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXSTATUS_MASK_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a7a3f21300aed956ede292c4a61162ed0">UART_LR_Cmd_1_BUART_sRX_RxSts__MASK_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00462">462</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="abd0a41546759b9eef6e4da970bc4e990" name="abd0a41546759b9eef6e4da970bc4e990"></a>
<h2 class="memtitle"><span class="permalink"><a href="#abd0a41546759b9eef6e4da970bc4e990">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXSTATUS_PTR</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXSTATUS_PTR&#160;&#160;&#160;(  (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a7c2094bfcb68b9177e72721b2ff8b17e">UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00461">461</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="aadf37df0c87adf1986fbeb90fb3987dd" name="aadf37df0c87adf1986fbeb90fb3987dd"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aadf37df0c87adf1986fbeb90fb3987dd">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RXSTATUS_REG</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_RXSTATUS_REG&#160;&#160;&#160;(* (<a class="el" href="codegentemp_2cytypes_8h.html#a5212475d4c27b4644fba67d89b3e5123">reg8</a> *) <a class="el" href="_generated___source_2_p_so_c5_2cyfitter_8h.html#a7c2094bfcb68b9177e72721b2ff8b17e">UART_LR_Cmd_1_BUART_sRX_RxSts__STATUS_REG</a> )</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00460">460</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a1c9a7a1060676659f6b45531da95472a" name="a1c9a7a1060676659f6b45531da95472a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c9a7a1060676659f6b45531da95472a">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_SEND_BREAK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_SEND_BREAK&#160;&#160;&#160;(0x00u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00267">267</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a11fa5b7f71ae68c630df593766c0e3c4" name="a11fa5b7f71ae68c630df593766c0e3c4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a11fa5b7f71ae68c630df593766c0e3c4">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_SEND_WAIT_REINIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_SEND_WAIT_REINIT&#160;&#160;&#160;(0x03u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00270">270</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a2dbb12058f31ca357dd75b8e848f6e91" name="a2dbb12058f31ca357dd75b8e848f6e91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a2dbb12058f31ca357dd75b8e848f6e91">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_SET_MARK</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_SET_MARK&#160;&#160;&#160;(0x01u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00195">195</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="aa0929ffba930bec8c5b42aa5928323e0" name="aa0929ffba930bec8c5b42aa5928323e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa0929ffba930bec8c5b42aa5928323e0">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_SET_SPACE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_SET_SPACE&#160;&#160;&#160;(0x00u)</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >API Constants </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00194">194</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="adedd94a94a0bd6e0aaf6fac7ebfc1a1b" name="adedd94a94a0bd6e0aaf6fac7ebfc1a1b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adedd94a94a0bd6e0aaf6fac7ebfc1a1b">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_TX_BUFFER_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_TX_BUFFER_SIZE&#160;&#160;&#160;(4u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00048">48</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="afffe8438973718923e6427d5fab66565" name="afffe8438973718923e6427d5fab66565"></a>
<h2 class="memtitle"><span class="permalink"><a href="#afffe8438973718923e6427d5fab66565">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_TX_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_TX_ENABLED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00032">32</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="ade642e74ab4336e795d90343d1dfa70c" name="ade642e74ab4336e795d90343d1dfa70c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ade642e74ab4336e795d90343d1dfa70c">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_TX_Enabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_TX_Enabled&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#afffe8438973718923e6427d5fab66565">UART_LR_Cmd_1_TX_ENABLED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00518">518</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a563cf5001b637b36551fc15fa39be740" name="a563cf5001b637b36551fc15fa39be740"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a563cf5001b637b36551fc15fa39be740">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_TX_INTERRUPT_ENABLED</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_TX_INTERRUPT_ENABLED&#160;&#160;&#160;(0u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00035">35</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a06050fb6fa9b8e2427fe82e813efbbc9" name="a06050fb6fa9b8e2427fe82e813efbbc9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a06050fb6fa9b8e2427fe82e813efbbc9">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_TX_IntInterruptEnabled</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_TX_IntInterruptEnabled&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a563cf5001b637b36551fc15fa39be740">UART_LR_Cmd_1_TX_INTERRUPT_ENABLED</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00521">521</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a68e3c0744e27c42a3d9cf7114bc34454" name="a68e3c0744e27c42a3d9cf7114bc34454"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a68e3c0744e27c42a3d9cf7114bc34454">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_TXBITCTR_BREAKBITS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_TXBITCTR_BREAKBITS&#160;&#160;&#160;((<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a27de7180931909004ae1593121dab26b">UART_LR_Cmd_1_BREAK_BITS_TX</a> * <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a43323bd47adaf2e6d12900e7c39de6b2">UART_LR_Cmd_1_OVER_SAMPLE_COUNT</a>) - 1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00284">284</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a82b137ab552953752026637d2934bcb6" name="a82b137ab552953752026637d2934bcb6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a82b137ab552953752026637d2934bcb6">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_TXBITCTR_BREAKBITS8X</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_TXBITCTR_BREAKBITS8X&#160;&#160;&#160;((<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a27de7180931909004ae1593121dab26b">UART_LR_Cmd_1_BREAK_BITS_TX</a> * <a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#aa021dbfabba792f57c2de143d2dfd176">UART_LR_Cmd_1_OVER_SAMPLE_8</a>) - 1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00282">282</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a9b53aa8f8b860af0788f5964c85f4de6" name="a9b53aa8f8b860af0788f5964c85f4de6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a9b53aa8f8b860af0788f5964c85f4de6">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_TXBUFFERSIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_TXBUFFERSIZE&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#adedd94a94a0bd6e0aaf6fac7ebfc1a1b">UART_LR_Cmd_1_TX_BUFFER_SIZE</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00503">503</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="af95c46bf1f09f0937936f0e8ed86ccf4" name="af95c46bf1f09f0937936f0e8ed86ccf4"></a>
<h2 class="memtitle"><span class="permalink"><a href="#af95c46bf1f09f0937936f0e8ed86ccf4">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_TXCLKGEN_DP</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_TXCLKGEN_DP&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00044">44</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a5675978784573115326f71642250efe5" name="a5675978784573115326f71642250efe5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5675978784573115326f71642250efe5">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_USE23POLLING</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_USE23POLLING&#160;&#160;&#160;(1u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00045">45</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a882e9922ddb3738603045b0dcdc42ea5" name="a882e9922ddb3738603045b0dcdc42ea5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a882e9922ddb3738603045b0dcdc42ea5">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_WAIT_1_MS</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_WAIT_1_MS&#160;&#160;&#160;UART_LR_Cmd_1_BL_CHK_DELAY_MS</td>
        </tr>
      </table>
</div><div class="memdoc">
<p >The following code is DEPRECATED and should not be used in new projects. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00501">501</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a0735e610871693231d3804e319187ef0" name="a0735e610871693231d3804e319187ef0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0735e610871693231d3804e319187ef0">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_WAIT_FOR_COMLETE_REINIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_WAIT_FOR_COMLETE_REINIT&#160;&#160;&#160;<a class="el" href="_generated___source_2_p_so_c5_2_u_a_r_t___l_r___cmd__1_8h.html#a301436b51d32aa6bc6d8d4bcc6bb86c9">UART_LR_Cmd_1_WAIT_FOR_COMPLETE_REINIT</a></td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00584">584</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<a id="a301436b51d32aa6bc6d8d4bcc6bb86c9" name="a301436b51d32aa6bc6d8d4bcc6bb86c9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a301436b51d32aa6bc6d8d4bcc6bb86c9">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_WAIT_FOR_COMPLETE_REINIT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define UART_LR_Cmd_1_WAIT_FOR_COMPLETE_REINIT&#160;&#160;&#160;(0x01u)</td>
        </tr>
      </table>
</div><div class="memdoc">

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html#l00268">268</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h_source.html">UART_LR_Cmd_1.h</a>.</p>

</div>
</div>
<h2 class="groupheader">Typedef Documentation</h2>
<a id="ab14346ff18f24d0a8cce69a82348a2f9" name="ab14346ff18f24d0a8cce69a82348a2f9"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab14346ff18f24d0a8cce69a82348a2f9">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_BACKUP_STRUCT</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef struct <a class="el" href="struct_u_a_r_t___l_r___cmd__1__backup_struct__.html">UART_LR_Cmd_1_backupStruct_</a> <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8h.html#ab14346ff18f24d0a8cce69a82348a2f9">UART_LR_Cmd_1_BACKUP_STRUCT</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Data Structure Definition </p>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a id="a56ebaa7e86e42ecc0ea4074a100aa52c" name="a56ebaa7e86e42ecc0ea4074a100aa52c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a56ebaa7e86e42ecc0ea4074a100aa52c">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_ClearRxBuffer()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_ClearRxBuffer </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_ClearRxBuffer</p>
<p >Summary: Clears the receiver memory buffer and hardware RX FIFO of all received data.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Cmd_1_rxBufferWrite - cleared to zero. UART_LR_Cmd_1_rxBufferRead - cleared to zero. UART_LR_Cmd_1_rxBufferLoopDetect - cleared to zero. UART_LR_Cmd_1_rxBufferOverflow - cleared to zero.</p>
<p >Reentrant: No.</p>
<p >Theory: Setting the pointers to zero makes the system believe there is no data to read and writing will resume at address 0 overwriting any data that may have remained in the RAM.</p>
<p >Side Effects: Any received data not read from the RAM or FIFO buffer will be lost. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00757">757</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="ae7bbbc9ebbaf7bcd4924d50ad620c70a" name="ae7bbbc9ebbaf7bcd4924d50ad620c70a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae7bbbc9ebbaf7bcd4924d50ad620c70a">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_Enable()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_Enable </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_Enable</p>
<p >Summary: Activates the hardware and begins component operation. It is not necessary to call <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c.html#ae7bbbc9ebbaf7bcd4924d50ad620c70a">UART_LR_Cmd_1_Enable()</a> because the <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c.html#a5140bac4f896238518eb577927a04da5">UART_LR_Cmd_1_Start()</a> API calls this function, which is the preferred method to begin component operation.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Cmd_1_rxAddressDetected - set to initial state (0). </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00183">183</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="ae82690ea0737637e3ec0d7c57a49423c" name="ae82690ea0737637e3ec0d7c57a49423c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ae82690ea0737637e3ec0d7c57a49423c">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_GetByte()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#a05f6b0ae8f6a6e135b0e290c25fe0e4e">uint16</a> UART_LR_Cmd_1_GetByte </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_GetByte</p>
<p >Summary: Reads UART RX buffer immediately, returns received character and error condition.</p>
<p >Parameters: None.</p>
<p >Return: MSB contains status and LSB contains UART RX data. If the MSB is nonzero, an error has occurred.</p>
<p >Reentrant: No. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00634">634</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="a1adb402905324485307f9a7ddc067c21" name="a1adb402905324485307f9a7ddc067c21"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1adb402905324485307f9a7ddc067c21">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_GetChar()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_GetChar </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_GetChar</p>
<p >Summary: Returns the last received byte of data. <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c.html#a1adb402905324485307f9a7ddc067c21">UART_LR_Cmd_1_GetChar()</a> is designed for ASCII characters and returns a uint8 where 1 to 255 are values for valid characters and 0 indicates an error occurred or no data is present.</p>
<p >Parameters: None.</p>
<p >Return: Character read from UART RX buffer. ASCII characters from 1 to 255 are valid. A returned zero signifies an error condition or no data available.</p>
<p >Global Variables: UART_LR_Cmd_1_rxBuffer - RAM buffer pointer for save received data. UART_LR_Cmd_1_rxBufferWrite - cyclic index for write to rxBuffer, checked to identify new data. UART_LR_Cmd_1_rxBufferRead - cyclic index for read from rxBuffer, incremented after each byte has been read from buffer. UART_LR_Cmd_1_rxBufferLoopDetect - cleared if loop condition was detected in RX ISR.</p>
<p >Reentrant: No. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00532">532</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="a3cf4506a9e50d6e6bb248a7aa610a576" name="a3cf4506a9e50d6e6bb248a7aa610a576"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a3cf4506a9e50d6e6bb248a7aa610a576">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_GetRxBufferSize()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_GetRxBufferSize </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_GetRxBufferSize</p>
<p >Summary: Returns the number of received bytes available in the RX buffer.</p><ul>
<li>RX software buffer is disabled (RX Buffer Size parameter is equal to 4): returns 0 for empty RX FIFO or 1 for not empty RX FIFO.</li>
<li>RX software buffer is enabled: returns the number of bytes available in the RX software buffer. Bytes available in the RX FIFO do not take to account.</li>
</ul>
<p >Parameters: None.</p>
<p >Return: uint8: Number of bytes in the RX buffer. Return value type depends on RX Buffer Size parameter.</p>
<p >Global Variables: UART_LR_Cmd_1_rxBufferWrite - used to calculate left bytes. UART_LR_Cmd_1_rxBufferRead - used to calculate left bytes. UART_LR_Cmd_1_rxBufferLoopDetect - checked to decide left bytes amount.</p>
<p >Reentrant: No.</p>
<p >Theory: Allows the user to find out how full the RX Buffer is. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00683">683</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="a985a1b2a7638b8a125a9ddb2c2797d6c" name="a985a1b2a7638b8a125a9ddb2c2797d6c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a985a1b2a7638b8a125a9ddb2c2797d6c">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_Init()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_Init </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_Init</p>
<p >Summary: Initializes or restores the component according to the customizer Configure dialog settings. It is not necessary to call <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c.html#a985a1b2a7638b8a125a9ddb2c2797d6c">UART_LR_Cmd_1_Init()</a> because the <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c.html#a5140bac4f896238518eb577927a04da5">UART_LR_Cmd_1_Start()</a> API calls this function and is the preferred method to begin component operation.</p>
<p >Parameters: None.</p>
<p >Return: None. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00106">106</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="ab77cbed645ef50f7577c37058fa4c414" name="ab77cbed645ef50f7577c37058fa4c414"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ab77cbed645ef50f7577c37058fa4c414">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_ReadControlRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_ReadControlRegister </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_ReadControlRegister</p>
<p >Summary: Returns the current value of the control register.</p>
<p >Parameters: None.</p>
<p >Return: Contents of the control register. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00295">295</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="aa71bea492870c3bb2f122fb2d56ef75c" name="aa71bea492870c3bb2f122fb2d56ef75c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aa71bea492870c3bb2f122fb2d56ef75c">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_ReadRxData()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_ReadRxData </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_ReadRxData</p>
<p >Summary: Returns the next byte of received data. This function returns data without checking the status. You must check the status separately.</p>
<p >Parameters: None.</p>
<p >Return: Received data from RX register</p>
<p >Global Variables: UART_LR_Cmd_1_rxBuffer - RAM buffer pointer for save received data. UART_LR_Cmd_1_rxBufferWrite - cyclic index for write to rxBuffer, checked to identify new data. UART_LR_Cmd_1_rxBufferRead - cyclic index for read from rxBuffer, incremented after each byte has been read from buffer. UART_LR_Cmd_1_rxBufferLoopDetect - cleared if loop condition was detected in RX ISR.</p>
<p >Reentrant: No. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00392">392</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="a65ff026754a9a498a33d027642d54720" name="a65ff026754a9a498a33d027642d54720"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a65ff026754a9a498a33d027642d54720">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_ReadRxStatus()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_ReadRxStatus </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_ReadRxStatus</p>
<p >Summary: Returns the current state of the receiver status register and the software buffer overflow status.</p>
<p >Parameters: None.</p>
<p >Return: Current state of the status register.</p>
<p >Side Effect: All status register bits are clear-on-read except UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY. UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY clears immediately after RX data register read.</p>
<p >Global Variables: UART_LR_Cmd_1_rxBufferOverflow - used to indicate overload condition. It set to one in RX interrupt when there isn't free space in UART_LR_Cmd_1_rxBufferRead to write new data. This condition returned and cleared to zero by this API as an UART_LR_Cmd_1_RX_STS_SOFT_BUFF_OVER bit along with RX Status register bits. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00485">485</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="a7c2005958191467fa49d87b2faa46d91" name="a7c2005958191467fa49d87b2faa46d91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a7c2005958191467fa49d87b2faa46d91">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_RestoreConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_RestoreConfig </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_RestoreConfig</p>
<p >Summary: Restores the nonretention control register except FIFO. Does not restore the FIFO which is a set of nonretention registers.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Cmd_1_backup - used when non-retention registers are restored.</p>
<p >Reentrant: No.</p>
<p >Notes: If this function is called without calling <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c.html#a59fef4839013cf9ad17bd7bd43e30b38">UART_LR_Cmd_1_SaveConfig()</a> first, the data loaded may be incorrect. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c_source.html#l00087">87</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c_source.html">UART_LR_Cmd_1_PM.c</a>.</p>

</div>
</div>
<a id="a59fef4839013cf9ad17bd7bd43e30b38" name="a59fef4839013cf9ad17bd7bd43e30b38"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a59fef4839013cf9ad17bd7bd43e30b38">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_SaveConfig()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_SaveConfig </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_SaveConfig</p>
<p >Summary: This function saves the component nonretention control register. Does not save the FIFO which is a set of nonretention registers. This function is called by the <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c.html#a34748e88fa7167a4cad0a9f0af3fc8df">UART_LR_Cmd_1_Sleep()</a> function.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Cmd_1_backup - modified when non-retention registers are saved.</p>
<p >Reentrant: No. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c_source.html#l00054">54</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c_source.html">UART_LR_Cmd_1_PM.c</a>.</p>

</div>
</div>
<a id="adb414e82c801d9c0dbd84e404839f4c5" name="adb414e82c801d9c0dbd84e404839f4c5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb414e82c801d9c0dbd84e404839f4c5">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_SetRxAddress1()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_SetRxAddress1 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_SetRxAddress1</p>
<p >Summary: Sets the first of two hardware-detectable receiver addresses.</p>
<p >Parameters: address: Address #1 for hardware address detection.</p>
<p >Return: None. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00857">857</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="aafdd6b1d2d87c0a769296113b8cc79d1" name="aafdd6b1d2d87c0a769296113b8cc79d1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aafdd6b1d2d87c0a769296113b8cc79d1">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_SetRxAddress2()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_SetRxAddress2 </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>address</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_SetRxAddress2</p>
<p >Summary: Sets the second of two hardware-detectable receiver addresses.</p>
<p >Parameters: address: Address #2 for hardware address detection.</p>
<p >Return: None. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00877">877</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="a1c0dc08ef19aa01474cee21f3836fab2" name="a1c0dc08ef19aa01474cee21f3836fab2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a1c0dc08ef19aa01474cee21f3836fab2">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_SetRxAddressMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_SetRxAddressMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>addressMode</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_SetRxAddressMode</p>
<p >Summary: Sets the software controlled Addressing mode used by the RX portion of the UART.</p>
<p >Parameters: addressMode: Enumerated value indicating the mode of RX addressing UART_LR_Cmd_1__B_UART__AM_SW_BYTE_BYTE - Software Byte-by-Byte address detection UART_LR_Cmd_1__B_UART__AM_SW_DETECT_TO_BUFFER - Software Detect to Buffer address detection UART_LR_Cmd_1__B_UART__AM_HW_BYTE_BY_BYTE - Hardware Byte-by-Byte address detection UART_LR_Cmd_1__B_UART__AM_HW_DETECT_TO_BUFFER - Hardware Detect to Buffer address detection UART_LR_Cmd_1__B_UART__AM_NONE - No address detection</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Cmd_1_rxAddressMode - the parameter stored in this variable for the farther usage in RX ISR. UART_LR_Cmd_1_rxAddressDetected - set to initial state (0). </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00813">813</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="a0de1180ceeb41b908260a1fc04312e46" name="a0de1180ceeb41b908260a1fc04312e46"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a0de1180ceeb41b908260a1fc04312e46">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_SetRxInterruptMode()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_SetRxInterruptMode </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>intSrc</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_SetRxInterruptMode</p>
<p >Summary: Configures the RX interrupt sources enabled.</p>
<p >Parameters: IntSrc: Bit field containing the RX interrupts to enable. Based on the bit-field arrangement of the status register. This value must be a combination of status register bit-masks shown below: UART_LR_Cmd_1_RX_STS_FIFO_NOTEMPTY Interrupt on byte received. UART_LR_Cmd_1_RX_STS_PAR_ERROR Interrupt on parity error. UART_LR_Cmd_1_RX_STS_STOP_ERROR Interrupt on stop error. UART_LR_Cmd_1_RX_STS_BREAK Interrupt on break. UART_LR_Cmd_1_RX_STS_OVERRUN Interrupt on overrun error. UART_LR_Cmd_1_RX_STS_ADDR_MATCH Interrupt on address match. UART_LR_Cmd_1_RX_STS_MRKSPC Interrupt on address detect.</p>
<p >Return: None.</p>
<p >Theory: Enables the output of specific status bits to the interrupt controller </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00359">359</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="a34748e88fa7167a4cad0a9f0af3fc8df" name="a34748e88fa7167a4cad0a9f0af3fc8df"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a34748e88fa7167a4cad0a9f0af3fc8df">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_Sleep()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_Sleep </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_Sleep</p>
<p >Summary: This is the preferred API to prepare the component for sleep. The <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c.html#a34748e88fa7167a4cad0a9f0af3fc8df">UART_LR_Cmd_1_Sleep()</a> API saves the current component state. Then it calls the <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c.html#a5605da476a9ba1650a6e9bbb3826fe47">UART_LR_Cmd_1_Stop()</a> function and calls <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c.html#a59fef4839013cf9ad17bd7bd43e30b38">UART_LR_Cmd_1_SaveConfig()</a> to save the hardware configuration. Call the <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c.html#a34748e88fa7167a4cad0a9f0af3fc8df">UART_LR_Cmd_1_Sleep()</a> function before calling the <a class="el" href="codegentemp_2cy_pm_8c.html#a0bf64016fa29d7a55b26f81b35f48003">CyPmSleep()</a> or the <a class="el" href="codegentemp_2cy_pm_8c.html#a2fe8930b62cf3b095201cb63c8b0504c">CyPmHibernate()</a> function.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Cmd_1_backup - modified when non-retention registers are saved.</p>
<p >Reentrant: No. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c_source.html#l00120">120</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c_source.html">UART_LR_Cmd_1_PM.c</a>.</p>

</div>
</div>
<a id="a5140bac4f896238518eb577927a04da5" name="a5140bac4f896238518eb577927a04da5"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5140bac4f896238518eb577927a04da5">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_Start()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_Start </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Prototypes</p>
<p >Function Name: UART_LR_Cmd_1_Start</p>
<p >Summary: This is the preferred method to begin component operation. <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c.html#a5140bac4f896238518eb577927a04da5">UART_LR_Cmd_1_Start()</a> sets the initVar variable, calls the <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c.html#a985a1b2a7638b8a125a9ddb2c2797d6c">UART_LR_Cmd_1_Init()</a> function, and then calls the <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c.html#ae7bbbc9ebbaf7bcd4924d50ad620c70a">UART_LR_Cmd_1_Enable()</a> function.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global variables: The UART_LR_Cmd_1_intiVar variable is used to indicate initial configuration of this component. The variable is initialized to zero (0u) and set to one (1u) the first time <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c.html#a5140bac4f896238518eb577927a04da5">UART_LR_Cmd_1_Start()</a> is called. This allows for component initialization without re-initialization in all subsequent calls to the <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c.html#a5140bac4f896238518eb577927a04da5">UART_LR_Cmd_1_Start()</a> routine.</p>
<p >Reentrant: No. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00076">76</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="a5605da476a9ba1650a6e9bbb3826fe47" name="a5605da476a9ba1650a6e9bbb3826fe47"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a5605da476a9ba1650a6e9bbb3826fe47">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_Stop()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_Stop </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_Stop</p>
<p >Summary: Disables the UART operation.</p>
<p >Parameters: None.</p>
<p >Return: None. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00240">240</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<a id="aaa33959e25c0faa01670bb6375ed01d2" name="aaa33959e25c0faa01670bb6375ed01d2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#aaa33959e25c0faa01670bb6375ed01d2">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_Wakeup()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_Wakeup </td>
          <td>(</td>
          <td class="paramtype">void&#160;</td>
          <td class="paramname"></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_Wakeup</p>
<p >Summary: This is the preferred API to restore the component to the state when <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c.html#a34748e88fa7167a4cad0a9f0af3fc8df">UART_LR_Cmd_1_Sleep()</a> was called. The <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c.html#aaa33959e25c0faa01670bb6375ed01d2">UART_LR_Cmd_1_Wakeup()</a> function calls the <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c.html#a7c2005958191467fa49d87b2faa46d91">UART_LR_Cmd_1_RestoreConfig()</a> function to restore the configuration. If the component was enabled before the <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c.html#a34748e88fa7167a4cad0a9f0af3fc8df">UART_LR_Cmd_1_Sleep()</a> function was called, the <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c.html#aaa33959e25c0faa01670bb6375ed01d2">UART_LR_Cmd_1_Wakeup()</a> function will also re-enable the component.</p>
<p >Parameters: None.</p>
<p >Return: None.</p>
<p >Global Variables: UART_LR_Cmd_1_backup - used when non-retention registers are restored.</p>
<p >Reentrant: No. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c_source.html#l00172">172</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1___p_m_8c_source.html">UART_LR_Cmd_1_PM.c</a>.</p>

</div>
</div>
<a id="a70f3a0adc72b4d3c74017459baf67053" name="a70f3a0adc72b4d3c74017459baf67053"></a>
<h2 class="memtitle"><span class="permalink"><a href="#a70f3a0adc72b4d3c74017459baf67053">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_WriteControlRegister()</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">void UART_LR_Cmd_1_WriteControlRegister </td>
          <td>(</td>
          <td class="paramtype"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a>&#160;</td>
          <td class="paramname"><em>control</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p >Function Name: UART_LR_Cmd_1_WriteControlRegister</p>
<p >Summary: Writes an 8-bit value into the control register</p>
<p >Parameters: control: control register value</p>
<p >Return: None. </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00319">319</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
<h2 class="groupheader">Variable Documentation</h2>
<a id="adb524ae4f92fe096a17e280860915535" name="adb524ae4f92fe096a17e280860915535"></a>
<h2 class="memtitle"><span class="permalink"><a href="#adb524ae4f92fe096a17e280860915535">&#9670;&nbsp;</a></span>UART_LR_Cmd_1_initVar</h2>

<div class="memitem">
<div class="memproto">
<table class="mlabels">
  <tr>
  <td class="mlabels-left">
      <table class="memname">
        <tr>
          <td class="memname"><a class="el" href="codegentemp_2cytypes_8h.html#adde6aaee8457bee49c2a92621fe22b79">uint8</a> UART_LR_Cmd_1_initVar</td>
        </tr>
      </table>
  </td>
  <td class="mlabels-right">
<span class="mlabels"><span class="mlabel">extern</span></span>  </td>
  </tr>
</table>
</div><div class="memdoc">
<p >Global variables external identifier</p>
<p >File Name: UART_LR_Cmd_1.c Version 2.50</p>
<p >Description: This file provides all API functionality of the UART component</p>
<p >Note:</p>
<p >Copyright 2008-2015, Cypress Semiconductor Corporation. All rights reserved. You may use this file only in accordance with the license, terms, conditions, disclaimers, and limitations in the end user license agreement accompanying the software package with which this file was provided. Global data allocation </p>

<p class="definition">Definition at line <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html#l00027">27</a> of file <a class="el" href="codegentemp_2_u_a_r_t___l_r___cmd__1_8c_source.html">UART_LR_Cmd_1.c</a>.</p>

</div>
</div>
</div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
