# q-learning-accel-fpga

Open vivado Design Suite, create new project.
Add design source files: pipeline.v, rtable.v, qmaxtable.v, qtable.v
Add simulation source file: testbench.v
Click run simulation on the left to run simulation. Once done, generate RTL design diagram

