
Nucleo-Linetracer.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000198  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00006d94  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000007b4  08006f38  08006f38  00016f38  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080076ec  080076ec  000201d4  2**0
                  CONTENTS
  4 .ARM          00000008  080076ec  080076ec  000176ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080076f4  080076f4  000201d4  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080076f4  080076f4  000176f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080076f8  080076f8  000176f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001d4  20000000  080076fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000010b8  200001d4  080078d0  000201d4  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  2000128c  080078d0  0002128c  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201d4  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000a8d8  00000000  00000000  00020204  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002801  00000000  00000000  0002aadc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000d18  00000000  00000000  0002d2e0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00000bb8  00000000  00000000  0002dff8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  0001572a  00000000  00000000  0002ebb0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000c449  00000000  00000000  000442da  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00074a5d  00000000  00000000  00050723  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000c5180  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004600  00000000  00000000  000c51d0  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001d4 	.word	0x200001d4
 80001bc:	00000000 	.word	0x00000000
 80001c0:	08006f1c 	.word	0x08006f1c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001d8 	.word	0x200001d8
 80001dc:	08006f1c 	.word	0x08006f1c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295	; 0xffffffff
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_uldivmod>:
 8000bb8:	b953      	cbnz	r3, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bba:	b94a      	cbnz	r2, 8000bd0 <__aeabi_uldivmod+0x18>
 8000bbc:	2900      	cmp	r1, #0
 8000bbe:	bf08      	it	eq
 8000bc0:	2800      	cmpeq	r0, #0
 8000bc2:	bf1c      	itt	ne
 8000bc4:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
 8000bc8:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
 8000bcc:	f000 b974 	b.w	8000eb8 <__aeabi_idiv0>
 8000bd0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000bd4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000bd8:	f000 f806 	bl	8000be8 <__udivmoddi4>
 8000bdc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000be0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000be4:	b004      	add	sp, #16
 8000be6:	4770      	bx	lr

08000be8 <__udivmoddi4>:
 8000be8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000bec:	9d08      	ldr	r5, [sp, #32]
 8000bee:	4604      	mov	r4, r0
 8000bf0:	468e      	mov	lr, r1
 8000bf2:	2b00      	cmp	r3, #0
 8000bf4:	d14d      	bne.n	8000c92 <__udivmoddi4+0xaa>
 8000bf6:	428a      	cmp	r2, r1
 8000bf8:	4694      	mov	ip, r2
 8000bfa:	d969      	bls.n	8000cd0 <__udivmoddi4+0xe8>
 8000bfc:	fab2 f282 	clz	r2, r2
 8000c00:	b152      	cbz	r2, 8000c18 <__udivmoddi4+0x30>
 8000c02:	fa01 f302 	lsl.w	r3, r1, r2
 8000c06:	f1c2 0120 	rsb	r1, r2, #32
 8000c0a:	fa20 f101 	lsr.w	r1, r0, r1
 8000c0e:	fa0c fc02 	lsl.w	ip, ip, r2
 8000c12:	ea41 0e03 	orr.w	lr, r1, r3
 8000c16:	4094      	lsls	r4, r2
 8000c18:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000c1c:	0c21      	lsrs	r1, r4, #16
 8000c1e:	fbbe f6f8 	udiv	r6, lr, r8
 8000c22:	fa1f f78c 	uxth.w	r7, ip
 8000c26:	fb08 e316 	mls	r3, r8, r6, lr
 8000c2a:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000c2e:	fb06 f107 	mul.w	r1, r6, r7
 8000c32:	4299      	cmp	r1, r3
 8000c34:	d90a      	bls.n	8000c4c <__udivmoddi4+0x64>
 8000c36:	eb1c 0303 	adds.w	r3, ip, r3
 8000c3a:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
 8000c3e:	f080 811f 	bcs.w	8000e80 <__udivmoddi4+0x298>
 8000c42:	4299      	cmp	r1, r3
 8000c44:	f240 811c 	bls.w	8000e80 <__udivmoddi4+0x298>
 8000c48:	3e02      	subs	r6, #2
 8000c4a:	4463      	add	r3, ip
 8000c4c:	1a5b      	subs	r3, r3, r1
 8000c4e:	b2a4      	uxth	r4, r4
 8000c50:	fbb3 f0f8 	udiv	r0, r3, r8
 8000c54:	fb08 3310 	mls	r3, r8, r0, r3
 8000c58:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000c5c:	fb00 f707 	mul.w	r7, r0, r7
 8000c60:	42a7      	cmp	r7, r4
 8000c62:	d90a      	bls.n	8000c7a <__udivmoddi4+0x92>
 8000c64:	eb1c 0404 	adds.w	r4, ip, r4
 8000c68:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8000c6c:	f080 810a 	bcs.w	8000e84 <__udivmoddi4+0x29c>
 8000c70:	42a7      	cmp	r7, r4
 8000c72:	f240 8107 	bls.w	8000e84 <__udivmoddi4+0x29c>
 8000c76:	4464      	add	r4, ip
 8000c78:	3802      	subs	r0, #2
 8000c7a:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000c7e:	1be4      	subs	r4, r4, r7
 8000c80:	2600      	movs	r6, #0
 8000c82:	b11d      	cbz	r5, 8000c8c <__udivmoddi4+0xa4>
 8000c84:	40d4      	lsrs	r4, r2
 8000c86:	2300      	movs	r3, #0
 8000c88:	e9c5 4300 	strd	r4, r3, [r5]
 8000c8c:	4631      	mov	r1, r6
 8000c8e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000c92:	428b      	cmp	r3, r1
 8000c94:	d909      	bls.n	8000caa <__udivmoddi4+0xc2>
 8000c96:	2d00      	cmp	r5, #0
 8000c98:	f000 80ef 	beq.w	8000e7a <__udivmoddi4+0x292>
 8000c9c:	2600      	movs	r6, #0
 8000c9e:	e9c5 0100 	strd	r0, r1, [r5]
 8000ca2:	4630      	mov	r0, r6
 8000ca4:	4631      	mov	r1, r6
 8000ca6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000caa:	fab3 f683 	clz	r6, r3
 8000cae:	2e00      	cmp	r6, #0
 8000cb0:	d14a      	bne.n	8000d48 <__udivmoddi4+0x160>
 8000cb2:	428b      	cmp	r3, r1
 8000cb4:	d302      	bcc.n	8000cbc <__udivmoddi4+0xd4>
 8000cb6:	4282      	cmp	r2, r0
 8000cb8:	f200 80f9 	bhi.w	8000eae <__udivmoddi4+0x2c6>
 8000cbc:	1a84      	subs	r4, r0, r2
 8000cbe:	eb61 0303 	sbc.w	r3, r1, r3
 8000cc2:	2001      	movs	r0, #1
 8000cc4:	469e      	mov	lr, r3
 8000cc6:	2d00      	cmp	r5, #0
 8000cc8:	d0e0      	beq.n	8000c8c <__udivmoddi4+0xa4>
 8000cca:	e9c5 4e00 	strd	r4, lr, [r5]
 8000cce:	e7dd      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000cd0:	b902      	cbnz	r2, 8000cd4 <__udivmoddi4+0xec>
 8000cd2:	deff      	udf	#255	; 0xff
 8000cd4:	fab2 f282 	clz	r2, r2
 8000cd8:	2a00      	cmp	r2, #0
 8000cda:	f040 8092 	bne.w	8000e02 <__udivmoddi4+0x21a>
 8000cde:	eba1 010c 	sub.w	r1, r1, ip
 8000ce2:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000ce6:	fa1f fe8c 	uxth.w	lr, ip
 8000cea:	2601      	movs	r6, #1
 8000cec:	0c20      	lsrs	r0, r4, #16
 8000cee:	fbb1 f3f7 	udiv	r3, r1, r7
 8000cf2:	fb07 1113 	mls	r1, r7, r3, r1
 8000cf6:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000cfa:	fb0e f003 	mul.w	r0, lr, r3
 8000cfe:	4288      	cmp	r0, r1
 8000d00:	d908      	bls.n	8000d14 <__udivmoddi4+0x12c>
 8000d02:	eb1c 0101 	adds.w	r1, ip, r1
 8000d06:	f103 38ff 	add.w	r8, r3, #4294967295	; 0xffffffff
 8000d0a:	d202      	bcs.n	8000d12 <__udivmoddi4+0x12a>
 8000d0c:	4288      	cmp	r0, r1
 8000d0e:	f200 80cb 	bhi.w	8000ea8 <__udivmoddi4+0x2c0>
 8000d12:	4643      	mov	r3, r8
 8000d14:	1a09      	subs	r1, r1, r0
 8000d16:	b2a4      	uxth	r4, r4
 8000d18:	fbb1 f0f7 	udiv	r0, r1, r7
 8000d1c:	fb07 1110 	mls	r1, r7, r0, r1
 8000d20:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000d24:	fb0e fe00 	mul.w	lr, lr, r0
 8000d28:	45a6      	cmp	lr, r4
 8000d2a:	d908      	bls.n	8000d3e <__udivmoddi4+0x156>
 8000d2c:	eb1c 0404 	adds.w	r4, ip, r4
 8000d30:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
 8000d34:	d202      	bcs.n	8000d3c <__udivmoddi4+0x154>
 8000d36:	45a6      	cmp	lr, r4
 8000d38:	f200 80bb 	bhi.w	8000eb2 <__udivmoddi4+0x2ca>
 8000d3c:	4608      	mov	r0, r1
 8000d3e:	eba4 040e 	sub.w	r4, r4, lr
 8000d42:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000d46:	e79c      	b.n	8000c82 <__udivmoddi4+0x9a>
 8000d48:	f1c6 0720 	rsb	r7, r6, #32
 8000d4c:	40b3      	lsls	r3, r6
 8000d4e:	fa22 fc07 	lsr.w	ip, r2, r7
 8000d52:	ea4c 0c03 	orr.w	ip, ip, r3
 8000d56:	fa20 f407 	lsr.w	r4, r0, r7
 8000d5a:	fa01 f306 	lsl.w	r3, r1, r6
 8000d5e:	431c      	orrs	r4, r3
 8000d60:	40f9      	lsrs	r1, r7
 8000d62:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000d66:	fa00 f306 	lsl.w	r3, r0, r6
 8000d6a:	fbb1 f8f9 	udiv	r8, r1, r9
 8000d6e:	0c20      	lsrs	r0, r4, #16
 8000d70:	fa1f fe8c 	uxth.w	lr, ip
 8000d74:	fb09 1118 	mls	r1, r9, r8, r1
 8000d78:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000d7c:	fb08 f00e 	mul.w	r0, r8, lr
 8000d80:	4288      	cmp	r0, r1
 8000d82:	fa02 f206 	lsl.w	r2, r2, r6
 8000d86:	d90b      	bls.n	8000da0 <__udivmoddi4+0x1b8>
 8000d88:	eb1c 0101 	adds.w	r1, ip, r1
 8000d8c:	f108 3aff 	add.w	sl, r8, #4294967295	; 0xffffffff
 8000d90:	f080 8088 	bcs.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d94:	4288      	cmp	r0, r1
 8000d96:	f240 8085 	bls.w	8000ea4 <__udivmoddi4+0x2bc>
 8000d9a:	f1a8 0802 	sub.w	r8, r8, #2
 8000d9e:	4461      	add	r1, ip
 8000da0:	1a09      	subs	r1, r1, r0
 8000da2:	b2a4      	uxth	r4, r4
 8000da4:	fbb1 f0f9 	udiv	r0, r1, r9
 8000da8:	fb09 1110 	mls	r1, r9, r0, r1
 8000dac:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000db0:	fb00 fe0e 	mul.w	lr, r0, lr
 8000db4:	458e      	cmp	lr, r1
 8000db6:	d908      	bls.n	8000dca <__udivmoddi4+0x1e2>
 8000db8:	eb1c 0101 	adds.w	r1, ip, r1
 8000dbc:	f100 34ff 	add.w	r4, r0, #4294967295	; 0xffffffff
 8000dc0:	d26c      	bcs.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc2:	458e      	cmp	lr, r1
 8000dc4:	d96a      	bls.n	8000e9c <__udivmoddi4+0x2b4>
 8000dc6:	3802      	subs	r0, #2
 8000dc8:	4461      	add	r1, ip
 8000dca:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000dce:	fba0 9402 	umull	r9, r4, r0, r2
 8000dd2:	eba1 010e 	sub.w	r1, r1, lr
 8000dd6:	42a1      	cmp	r1, r4
 8000dd8:	46c8      	mov	r8, r9
 8000dda:	46a6      	mov	lr, r4
 8000ddc:	d356      	bcc.n	8000e8c <__udivmoddi4+0x2a4>
 8000dde:	d053      	beq.n	8000e88 <__udivmoddi4+0x2a0>
 8000de0:	b15d      	cbz	r5, 8000dfa <__udivmoddi4+0x212>
 8000de2:	ebb3 0208 	subs.w	r2, r3, r8
 8000de6:	eb61 010e 	sbc.w	r1, r1, lr
 8000dea:	fa01 f707 	lsl.w	r7, r1, r7
 8000dee:	fa22 f306 	lsr.w	r3, r2, r6
 8000df2:	40f1      	lsrs	r1, r6
 8000df4:	431f      	orrs	r7, r3
 8000df6:	e9c5 7100 	strd	r7, r1, [r5]
 8000dfa:	2600      	movs	r6, #0
 8000dfc:	4631      	mov	r1, r6
 8000dfe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e02:	f1c2 0320 	rsb	r3, r2, #32
 8000e06:	40d8      	lsrs	r0, r3
 8000e08:	fa0c fc02 	lsl.w	ip, ip, r2
 8000e0c:	fa21 f303 	lsr.w	r3, r1, r3
 8000e10:	4091      	lsls	r1, r2
 8000e12:	4301      	orrs	r1, r0
 8000e14:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e18:	fa1f fe8c 	uxth.w	lr, ip
 8000e1c:	fbb3 f0f7 	udiv	r0, r3, r7
 8000e20:	fb07 3610 	mls	r6, r7, r0, r3
 8000e24:	0c0b      	lsrs	r3, r1, #16
 8000e26:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000e2a:	fb00 f60e 	mul.w	r6, r0, lr
 8000e2e:	429e      	cmp	r6, r3
 8000e30:	fa04 f402 	lsl.w	r4, r4, r2
 8000e34:	d908      	bls.n	8000e48 <__udivmoddi4+0x260>
 8000e36:	eb1c 0303 	adds.w	r3, ip, r3
 8000e3a:	f100 38ff 	add.w	r8, r0, #4294967295	; 0xffffffff
 8000e3e:	d22f      	bcs.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e40:	429e      	cmp	r6, r3
 8000e42:	d92d      	bls.n	8000ea0 <__udivmoddi4+0x2b8>
 8000e44:	3802      	subs	r0, #2
 8000e46:	4463      	add	r3, ip
 8000e48:	1b9b      	subs	r3, r3, r6
 8000e4a:	b289      	uxth	r1, r1
 8000e4c:	fbb3 f6f7 	udiv	r6, r3, r7
 8000e50:	fb07 3316 	mls	r3, r7, r6, r3
 8000e54:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e58:	fb06 f30e 	mul.w	r3, r6, lr
 8000e5c:	428b      	cmp	r3, r1
 8000e5e:	d908      	bls.n	8000e72 <__udivmoddi4+0x28a>
 8000e60:	eb1c 0101 	adds.w	r1, ip, r1
 8000e64:	f106 38ff 	add.w	r8, r6, #4294967295	; 0xffffffff
 8000e68:	d216      	bcs.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6a:	428b      	cmp	r3, r1
 8000e6c:	d914      	bls.n	8000e98 <__udivmoddi4+0x2b0>
 8000e6e:	3e02      	subs	r6, #2
 8000e70:	4461      	add	r1, ip
 8000e72:	1ac9      	subs	r1, r1, r3
 8000e74:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000e78:	e738      	b.n	8000cec <__udivmoddi4+0x104>
 8000e7a:	462e      	mov	r6, r5
 8000e7c:	4628      	mov	r0, r5
 8000e7e:	e705      	b.n	8000c8c <__udivmoddi4+0xa4>
 8000e80:	4606      	mov	r6, r0
 8000e82:	e6e3      	b.n	8000c4c <__udivmoddi4+0x64>
 8000e84:	4618      	mov	r0, r3
 8000e86:	e6f8      	b.n	8000c7a <__udivmoddi4+0x92>
 8000e88:	454b      	cmp	r3, r9
 8000e8a:	d2a9      	bcs.n	8000de0 <__udivmoddi4+0x1f8>
 8000e8c:	ebb9 0802 	subs.w	r8, r9, r2
 8000e90:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000e94:	3801      	subs	r0, #1
 8000e96:	e7a3      	b.n	8000de0 <__udivmoddi4+0x1f8>
 8000e98:	4646      	mov	r6, r8
 8000e9a:	e7ea      	b.n	8000e72 <__udivmoddi4+0x28a>
 8000e9c:	4620      	mov	r0, r4
 8000e9e:	e794      	b.n	8000dca <__udivmoddi4+0x1e2>
 8000ea0:	4640      	mov	r0, r8
 8000ea2:	e7d1      	b.n	8000e48 <__udivmoddi4+0x260>
 8000ea4:	46d0      	mov	r8, sl
 8000ea6:	e77b      	b.n	8000da0 <__udivmoddi4+0x1b8>
 8000ea8:	3b02      	subs	r3, #2
 8000eaa:	4461      	add	r1, ip
 8000eac:	e732      	b.n	8000d14 <__udivmoddi4+0x12c>
 8000eae:	4630      	mov	r0, r6
 8000eb0:	e709      	b.n	8000cc6 <__udivmoddi4+0xde>
 8000eb2:	4464      	add	r4, ip
 8000eb4:	3802      	subs	r0, #2
 8000eb6:	e742      	b.n	8000d3e <__udivmoddi4+0x156>

08000eb8 <__aeabi_idiv0>:
 8000eb8:	4770      	bx	lr
 8000eba:	bf00      	nop

08000ebc <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000ebc:	b480      	push	{r7}
 8000ebe:	b085      	sub	sp, #20
 8000ec0:	af00      	add	r7, sp, #0
 8000ec2:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000ec4:	687b      	ldr	r3, [r7, #4]
 8000ec6:	f003 0307 	and.w	r3, r3, #7
 8000eca:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000ecc:	4b0c      	ldr	r3, [pc, #48]	; (8000f00 <__NVIC_SetPriorityGrouping+0x44>)
 8000ece:	68db      	ldr	r3, [r3, #12]
 8000ed0:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000ed2:	68ba      	ldr	r2, [r7, #8]
 8000ed4:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000ed8:	4013      	ands	r3, r2
 8000eda:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000edc:	68fb      	ldr	r3, [r7, #12]
 8000ede:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000ee0:	68bb      	ldr	r3, [r7, #8]
 8000ee2:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000ee4:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000ee8:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000eec:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000eee:	4a04      	ldr	r2, [pc, #16]	; (8000f00 <__NVIC_SetPriorityGrouping+0x44>)
 8000ef0:	68bb      	ldr	r3, [r7, #8]
 8000ef2:	60d3      	str	r3, [r2, #12]
}
 8000ef4:	bf00      	nop
 8000ef6:	3714      	adds	r7, #20
 8000ef8:	46bd      	mov	sp, r7
 8000efa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000efe:	4770      	bx	lr
 8000f00:	e000ed00 	.word	0xe000ed00

08000f04 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000f04:	b480      	push	{r7}
 8000f06:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000f08:	4b04      	ldr	r3, [pc, #16]	; (8000f1c <__NVIC_GetPriorityGrouping+0x18>)
 8000f0a:	68db      	ldr	r3, [r3, #12]
 8000f0c:	0a1b      	lsrs	r3, r3, #8
 8000f0e:	f003 0307 	and.w	r3, r3, #7
}
 8000f12:	4618      	mov	r0, r3
 8000f14:	46bd      	mov	sp, r7
 8000f16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f1a:	4770      	bx	lr
 8000f1c:	e000ed00 	.word	0xe000ed00

08000f20 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000f20:	b480      	push	{r7}
 8000f22:	b083      	sub	sp, #12
 8000f24:	af00      	add	r7, sp, #0
 8000f26:	4603      	mov	r3, r0
 8000f28:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f2a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f2e:	2b00      	cmp	r3, #0
 8000f30:	db0b      	blt.n	8000f4a <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000f32:	79fb      	ldrb	r3, [r7, #7]
 8000f34:	f003 021f 	and.w	r2, r3, #31
 8000f38:	4907      	ldr	r1, [pc, #28]	; (8000f58 <__NVIC_EnableIRQ+0x38>)
 8000f3a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f3e:	095b      	lsrs	r3, r3, #5
 8000f40:	2001      	movs	r0, #1
 8000f42:	fa00 f202 	lsl.w	r2, r0, r2
 8000f46:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000f4a:	bf00      	nop
 8000f4c:	370c      	adds	r7, #12
 8000f4e:	46bd      	mov	sp, r7
 8000f50:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000f54:	4770      	bx	lr
 8000f56:	bf00      	nop
 8000f58:	e000e100 	.word	0xe000e100

08000f5c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000f5c:	b480      	push	{r7}
 8000f5e:	b083      	sub	sp, #12
 8000f60:	af00      	add	r7, sp, #0
 8000f62:	4603      	mov	r3, r0
 8000f64:	6039      	str	r1, [r7, #0]
 8000f66:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000f68:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f6c:	2b00      	cmp	r3, #0
 8000f6e:	db0a      	blt.n	8000f86 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f70:	683b      	ldr	r3, [r7, #0]
 8000f72:	b2da      	uxtb	r2, r3
 8000f74:	490c      	ldr	r1, [pc, #48]	; (8000fa8 <__NVIC_SetPriority+0x4c>)
 8000f76:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000f7a:	0112      	lsls	r2, r2, #4
 8000f7c:	b2d2      	uxtb	r2, r2
 8000f7e:	440b      	add	r3, r1
 8000f80:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000f84:	e00a      	b.n	8000f9c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000f86:	683b      	ldr	r3, [r7, #0]
 8000f88:	b2da      	uxtb	r2, r3
 8000f8a:	4908      	ldr	r1, [pc, #32]	; (8000fac <__NVIC_SetPriority+0x50>)
 8000f8c:	79fb      	ldrb	r3, [r7, #7]
 8000f8e:	f003 030f 	and.w	r3, r3, #15
 8000f92:	3b04      	subs	r3, #4
 8000f94:	0112      	lsls	r2, r2, #4
 8000f96:	b2d2      	uxtb	r2, r2
 8000f98:	440b      	add	r3, r1
 8000f9a:	761a      	strb	r2, [r3, #24]
}
 8000f9c:	bf00      	nop
 8000f9e:	370c      	adds	r7, #12
 8000fa0:	46bd      	mov	sp, r7
 8000fa2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000fa6:	4770      	bx	lr
 8000fa8:	e000e100 	.word	0xe000e100
 8000fac:	e000ed00 	.word	0xe000ed00

08000fb0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000fb0:	b480      	push	{r7}
 8000fb2:	b089      	sub	sp, #36	; 0x24
 8000fb4:	af00      	add	r7, sp, #0
 8000fb6:	60f8      	str	r0, [r7, #12]
 8000fb8:	60b9      	str	r1, [r7, #8]
 8000fba:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000fbc:	68fb      	ldr	r3, [r7, #12]
 8000fbe:	f003 0307 	and.w	r3, r3, #7
 8000fc2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000fc4:	69fb      	ldr	r3, [r7, #28]
 8000fc6:	f1c3 0307 	rsb	r3, r3, #7
 8000fca:	2b04      	cmp	r3, #4
 8000fcc:	bf28      	it	cs
 8000fce:	2304      	movcs	r3, #4
 8000fd0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000fd2:	69fb      	ldr	r3, [r7, #28]
 8000fd4:	3304      	adds	r3, #4
 8000fd6:	2b06      	cmp	r3, #6
 8000fd8:	d902      	bls.n	8000fe0 <NVIC_EncodePriority+0x30>
 8000fda:	69fb      	ldr	r3, [r7, #28]
 8000fdc:	3b03      	subs	r3, #3
 8000fde:	e000      	b.n	8000fe2 <NVIC_EncodePriority+0x32>
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000fe4:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8000fe8:	69bb      	ldr	r3, [r7, #24]
 8000fea:	fa02 f303 	lsl.w	r3, r2, r3
 8000fee:	43da      	mvns	r2, r3
 8000ff0:	68bb      	ldr	r3, [r7, #8]
 8000ff2:	401a      	ands	r2, r3
 8000ff4:	697b      	ldr	r3, [r7, #20]
 8000ff6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000ff8:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 8000ffc:	697b      	ldr	r3, [r7, #20]
 8000ffe:	fa01 f303 	lsl.w	r3, r1, r3
 8001002:	43d9      	mvns	r1, r3
 8001004:	687b      	ldr	r3, [r7, #4]
 8001006:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001008:	4313      	orrs	r3, r2
         );
}
 800100a:	4618      	mov	r0, r3
 800100c:	3724      	adds	r7, #36	; 0x24
 800100e:	46bd      	mov	sp, r7
 8001010:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001014:	4770      	bx	lr

08001016 <LL_ADC_REG_SetSequencerRanks>:
  *         (1) On STM32F4, parameter available only on ADC instance: ADC1.\n
  *         (2) On devices STM32F42x and STM32F43x, limitation: this internal channel is shared between temperature sensor and Vbat, only 1 measurement path must be enabled.
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 8001016:	b480      	push	{r7}
 8001018:	b089      	sub	sp, #36	; 0x24
 800101a:	af00      	add	r7, sp, #0
 800101c:	60f8      	str	r0, [r7, #12]
 800101e:	60b9      	str	r1, [r7, #8]
 8001020:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1, __ADC_MASK_SHIFT(Rank, ADC_REG_SQRX_REGOFFSET_MASK));
 8001022:	68fb      	ldr	r3, [r7, #12]
 8001024:	332c      	adds	r3, #44	; 0x2c
 8001026:	4619      	mov	r1, r3
 8001028:	68bb      	ldr	r3, [r7, #8]
 800102a:	f403 7340 	and.w	r3, r3, #768	; 0x300
 800102e:	f44f 7240 	mov.w	r2, #768	; 0x300
 8001032:	61ba      	str	r2, [r7, #24]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001034:	69ba      	ldr	r2, [r7, #24]
 8001036:	fa92 f2a2 	rbit	r2, r2
 800103a:	617a      	str	r2, [r7, #20]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 800103c:	697a      	ldr	r2, [r7, #20]
 800103e:	fab2 f282 	clz	r2, r2
 8001042:	b2d2      	uxtb	r2, r2
 8001044:	40d3      	lsrs	r3, r2
 8001046:	009b      	lsls	r3, r3, #2
 8001048:	440b      	add	r3, r1
 800104a:	61fb      	str	r3, [r7, #28]
  
  MODIFY_REG(*preg,
 800104c:	69fb      	ldr	r3, [r7, #28]
 800104e:	681a      	ldr	r2, [r3, #0]
 8001050:	68bb      	ldr	r3, [r7, #8]
 8001052:	f003 031f 	and.w	r3, r3, #31
 8001056:	211f      	movs	r1, #31
 8001058:	fa01 f303 	lsl.w	r3, r1, r3
 800105c:	43db      	mvns	r3, r3
 800105e:	401a      	ands	r2, r3
 8001060:	687b      	ldr	r3, [r7, #4]
 8001062:	f003 011f 	and.w	r1, r3, #31
 8001066:	68bb      	ldr	r3, [r7, #8]
 8001068:	f003 031f 	and.w	r3, r3, #31
 800106c:	fa01 f303 	lsl.w	r3, r1, r3
 8001070:	431a      	orrs	r2, r3
 8001072:	69fb      	ldr	r3, [r7, #28]
 8001074:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             (Channel & ADC_CHANNEL_ID_NUMBER_MASK) << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 8001076:	bf00      	nop
 8001078:	3724      	adds	r7, #36	; 0x24
 800107a:	46bd      	mov	sp, r7
 800107c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001080:	4770      	bx	lr

08001082 <LL_ADC_REG_SetFlagEndOfConversion>:
  *         @arg @ref LL_ADC_REG_FLAG_EOC_SEQUENCE_CONV
  *         @arg @ref LL_ADC_REG_FLAG_EOC_UNITARY_CONV
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetFlagEndOfConversion(ADC_TypeDef *ADCx, uint32_t EocSelection)
{
 8001082:	b480      	push	{r7}
 8001084:	b083      	sub	sp, #12
 8001086:	af00      	add	r7, sp, #0
 8001088:	6078      	str	r0, [r7, #4]
 800108a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->CR2, ADC_CR2_EOCS, EocSelection);
 800108c:	687b      	ldr	r3, [r7, #4]
 800108e:	689b      	ldr	r3, [r3, #8]
 8001090:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8001094:	683b      	ldr	r3, [r7, #0]
 8001096:	431a      	orrs	r2, r3
 8001098:	687b      	ldr	r3, [r7, #4]
 800109a:	609a      	str	r2, [r3, #8]
}
 800109c:	bf00      	nop
 800109e:	370c      	adds	r7, #12
 80010a0:	46bd      	mov	sp, r7
 80010a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010a6:	4770      	bx	lr

080010a8 <LL_ADC_SetChannelSamplingTime>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_144CYCLES
  *         @arg @ref LL_ADC_SAMPLINGTIME_480CYCLES
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 80010a8:	b480      	push	{r7}
 80010aa:	b08d      	sub	sp, #52	; 0x34
 80010ac:	af00      	add	r7, sp, #0
 80010ae:	60f8      	str	r0, [r7, #12]
 80010b0:	60b9      	str	r1, [r7, #8]
 80010b2:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1, __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPRX_REGOFFSET_MASK));
 80010b4:	68fb      	ldr	r3, [r7, #12]
 80010b6:	330c      	adds	r3, #12
 80010b8:	4619      	mov	r1, r3
 80010ba:	68bb      	ldr	r3, [r7, #8]
 80010bc:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80010c0:	f04f 7200 	mov.w	r2, #33554432	; 0x2000000
 80010c4:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010c6:	69ba      	ldr	r2, [r7, #24]
 80010c8:	fa92 f2a2 	rbit	r2, r2
 80010cc:	617a      	str	r2, [r7, #20]
  return result;
 80010ce:	697a      	ldr	r2, [r7, #20]
 80010d0:	fab2 f282 	clz	r2, r2
 80010d4:	b2d2      	uxtb	r2, r2
 80010d6:	40d3      	lsrs	r3, r2
 80010d8:	009b      	lsls	r3, r3, #2
 80010da:	440b      	add	r3, r1
 80010dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  
  MODIFY_REG(*preg,
 80010de:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80010e0:	681a      	ldr	r2, [r3, #0]
 80010e2:	68bb      	ldr	r3, [r7, #8]
 80010e4:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 80010e8:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 80010ec:	6239      	str	r1, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80010ee:	6a39      	ldr	r1, [r7, #32]
 80010f0:	fa91 f1a1 	rbit	r1, r1
 80010f4:	61f9      	str	r1, [r7, #28]
  return result;
 80010f6:	69f9      	ldr	r1, [r7, #28]
 80010f8:	fab1 f181 	clz	r1, r1
 80010fc:	b2c9      	uxtb	r1, r1
 80010fe:	40cb      	lsrs	r3, r1
 8001100:	2107      	movs	r1, #7
 8001102:	fa01 f303 	lsl.w	r3, r1, r3
 8001106:	43db      	mvns	r3, r3
 8001108:	401a      	ands	r2, r3
 800110a:	68bb      	ldr	r3, [r7, #8]
 800110c:	f003 73f8 	and.w	r3, r3, #32505856	; 0x1f00000
 8001110:	f04f 71f8 	mov.w	r1, #32505856	; 0x1f00000
 8001114:	62b9      	str	r1, [r7, #40]	; 0x28
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001116:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8001118:	fa91 f1a1 	rbit	r1, r1
 800111c:	6279      	str	r1, [r7, #36]	; 0x24
  return result;
 800111e:	6a79      	ldr	r1, [r7, #36]	; 0x24
 8001120:	fab1 f181 	clz	r1, r1
 8001124:	b2c9      	uxtb	r1, r1
 8001126:	40cb      	lsrs	r3, r1
 8001128:	6879      	ldr	r1, [r7, #4]
 800112a:	fa01 f303 	lsl.w	r3, r1, r3
 800112e:	431a      	orrs	r2, r3
 8001130:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8001132:	601a      	str	r2, [r3, #0]
             ADC_SMPR2_SMP0 << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK),
             SamplingTime   << __ADC_MASK_SHIFT(Channel, ADC_CHANNEL_SMPx_BITOFFSET_MASK));
}
 8001134:	bf00      	nop
 8001136:	3734      	adds	r7, #52	; 0x34
 8001138:	46bd      	mov	sp, r7
 800113a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800113e:	4770      	bx	lr

08001140 <LL_I2C_EnableClockStretching>:
  * @rmtoll CR1          NOSTRETCH     LL_I2C_EnableClockStretching
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_EnableClockStretching(I2C_TypeDef *I2Cx)
{
 8001140:	b480      	push	{r7}
 8001142:	b083      	sub	sp, #12
 8001144:	af00      	add	r7, sp, #0
 8001146:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_NOSTRETCH);
 8001148:	687b      	ldr	r3, [r7, #4]
 800114a:	681b      	ldr	r3, [r3, #0]
 800114c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001150:	687b      	ldr	r3, [r7, #4]
 8001152:	601a      	str	r2, [r3, #0]
}
 8001154:	bf00      	nop
 8001156:	370c      	adds	r7, #12
 8001158:	46bd      	mov	sp, r7
 800115a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800115e:	4770      	bx	lr

08001160 <LL_I2C_DisableGeneralCall>:
  * @rmtoll CR1          ENGC          LL_I2C_DisableGeneralCall
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableGeneralCall(I2C_TypeDef *I2Cx)
{
 8001160:	b480      	push	{r7}
 8001162:	b083      	sub	sp, #12
 8001164:	af00      	add	r7, sp, #0
 8001166:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_ENGC);
 8001168:	687b      	ldr	r3, [r7, #4]
 800116a:	681b      	ldr	r3, [r3, #0]
 800116c:	f023 0240 	bic.w	r2, r3, #64	; 0x40
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	601a      	str	r2, [r3, #0]
}
 8001174:	bf00      	nop
 8001176:	370c      	adds	r7, #12
 8001178:	46bd      	mov	sp, r7
 800117a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800117e:	4770      	bx	lr

08001180 <LL_I2C_SetOwnAddress2>:
  * @param  I2Cx I2C Instance.
  * @param  OwnAddress2 This parameter must be a value between Min_Data=0 and Max_Data=0x7F.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetOwnAddress2(I2C_TypeDef *I2Cx, uint32_t OwnAddress2)
{
 8001180:	b480      	push	{r7}
 8001182:	b083      	sub	sp, #12
 8001184:	af00      	add	r7, sp, #0
 8001186:	6078      	str	r0, [r7, #4]
 8001188:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->OAR2, I2C_OAR2_ADD2, OwnAddress2);
 800118a:	687b      	ldr	r3, [r7, #4]
 800118c:	68db      	ldr	r3, [r3, #12]
 800118e:	f023 02fe 	bic.w	r2, r3, #254	; 0xfe
 8001192:	683b      	ldr	r3, [r7, #0]
 8001194:	431a      	orrs	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	60da      	str	r2, [r3, #12]
}
 800119a:	bf00      	nop
 800119c:	370c      	adds	r7, #12
 800119e:	46bd      	mov	sp, r7
 80011a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a4:	4770      	bx	lr

080011a6 <LL_I2C_DisableOwnAddress2>:
  * @rmtoll OAR2         ENDUAL        LL_I2C_DisableOwnAddress2
  * @param  I2Cx I2C Instance.
  * @retval None
  */
__STATIC_INLINE void LL_I2C_DisableOwnAddress2(I2C_TypeDef *I2Cx)
{
 80011a6:	b480      	push	{r7}
 80011a8:	b083      	sub	sp, #12
 80011aa:	af00      	add	r7, sp, #0
 80011ac:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->OAR2, I2C_OAR2_ENDUAL);
 80011ae:	687b      	ldr	r3, [r7, #4]
 80011b0:	68db      	ldr	r3, [r3, #12]
 80011b2:	f023 0201 	bic.w	r2, r3, #1
 80011b6:	687b      	ldr	r3, [r7, #4]
 80011b8:	60da      	str	r2, [r3, #12]
}
 80011ba:	bf00      	nop
 80011bc:	370c      	adds	r7, #12
 80011be:	46bd      	mov	sp, r7
 80011c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c4:	4770      	bx	lr
	...

080011c8 <LL_RCC_HSI_Enable>:
  * @brief  Enable HSI oscillator
  * @rmtoll CR           HSION         LL_RCC_HSI_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_Enable(void)
{
 80011c8:	b480      	push	{r7}
 80011ca:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_HSION);
 80011cc:	4b05      	ldr	r3, [pc, #20]	; (80011e4 <LL_RCC_HSI_Enable+0x1c>)
 80011ce:	681b      	ldr	r3, [r3, #0]
 80011d0:	4a04      	ldr	r2, [pc, #16]	; (80011e4 <LL_RCC_HSI_Enable+0x1c>)
 80011d2:	f043 0301 	orr.w	r3, r3, #1
 80011d6:	6013      	str	r3, [r2, #0]
}
 80011d8:	bf00      	nop
 80011da:	46bd      	mov	sp, r7
 80011dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011e0:	4770      	bx	lr
 80011e2:	bf00      	nop
 80011e4:	40023800 	.word	0x40023800

080011e8 <LL_RCC_HSI_IsReady>:
  * @brief  Check if HSI clock is ready
  * @rmtoll CR           HSIRDY        LL_RCC_HSI_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_HSI_IsReady(void)
{
 80011e8:	b480      	push	{r7}
 80011ea:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == (RCC_CR_HSIRDY));
 80011ec:	4b06      	ldr	r3, [pc, #24]	; (8001208 <LL_RCC_HSI_IsReady+0x20>)
 80011ee:	681b      	ldr	r3, [r3, #0]
 80011f0:	f003 0302 	and.w	r3, r3, #2
 80011f4:	2b02      	cmp	r3, #2
 80011f6:	bf0c      	ite	eq
 80011f8:	2301      	moveq	r3, #1
 80011fa:	2300      	movne	r3, #0
 80011fc:	b2db      	uxtb	r3, r3
}
 80011fe:	4618      	mov	r0, r3
 8001200:	46bd      	mov	sp, r7
 8001202:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001206:	4770      	bx	lr
 8001208:	40023800 	.word	0x40023800

0800120c <LL_RCC_HSI_SetCalibTrimming>:
  * @rmtoll CR        HSITRIM       LL_RCC_HSI_SetCalibTrimming
  * @param  Value Between Min_Data = 0 and Max_Data = 31
  * @retval None
  */
__STATIC_INLINE void LL_RCC_HSI_SetCalibTrimming(uint32_t Value)
{
 800120c:	b480      	push	{r7}
 800120e:	b083      	sub	sp, #12
 8001210:	af00      	add	r7, sp, #0
 8001212:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CR, RCC_CR_HSITRIM, Value << RCC_CR_HSITRIM_Pos);
 8001214:	4b07      	ldr	r3, [pc, #28]	; (8001234 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001216:	681b      	ldr	r3, [r3, #0]
 8001218:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 800121c:	687b      	ldr	r3, [r7, #4]
 800121e:	00db      	lsls	r3, r3, #3
 8001220:	4904      	ldr	r1, [pc, #16]	; (8001234 <LL_RCC_HSI_SetCalibTrimming+0x28>)
 8001222:	4313      	orrs	r3, r2
 8001224:	600b      	str	r3, [r1, #0]
}
 8001226:	bf00      	nop
 8001228:	370c      	adds	r7, #12
 800122a:	46bd      	mov	sp, r7
 800122c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001230:	4770      	bx	lr
 8001232:	bf00      	nop
 8001234:	40023800 	.word	0x40023800

08001238 <LL_RCC_SetSysClkSource>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetSysClkSource(uint32_t Source)
{
 8001238:	b480      	push	{r7}
 800123a:	b083      	sub	sp, #12
 800123c:	af00      	add	r7, sp, #0
 800123e:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, Source);
 8001240:	4b06      	ldr	r3, [pc, #24]	; (800125c <LL_RCC_SetSysClkSource+0x24>)
 8001242:	689b      	ldr	r3, [r3, #8]
 8001244:	f023 0203 	bic.w	r2, r3, #3
 8001248:	4904      	ldr	r1, [pc, #16]	; (800125c <LL_RCC_SetSysClkSource+0x24>)
 800124a:	687b      	ldr	r3, [r7, #4]
 800124c:	4313      	orrs	r3, r2
 800124e:	608b      	str	r3, [r1, #8]
}
 8001250:	bf00      	nop
 8001252:	370c      	adds	r7, #12
 8001254:	46bd      	mov	sp, r7
 8001256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800125a:	4770      	bx	lr
 800125c:	40023800 	.word	0x40023800

08001260 <LL_RCC_GetSysClkSource>:
  *         @arg @ref LL_RCC_SYS_CLKSOURCE_STATUS_PLLR (*)
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_GetSysClkSource(void)
{
 8001260:	b480      	push	{r7}
 8001262:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8001264:	4b04      	ldr	r3, [pc, #16]	; (8001278 <LL_RCC_GetSysClkSource+0x18>)
 8001266:	689b      	ldr	r3, [r3, #8]
 8001268:	f003 030c 	and.w	r3, r3, #12
}
 800126c:	4618      	mov	r0, r3
 800126e:	46bd      	mov	sp, r7
 8001270:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001274:	4770      	bx	lr
 8001276:	bf00      	nop
 8001278:	40023800 	.word	0x40023800

0800127c <LL_RCC_SetAHBPrescaler>:
  *         @arg @ref LL_RCC_SYSCLK_DIV_256
  *         @arg @ref LL_RCC_SYSCLK_DIV_512
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAHBPrescaler(uint32_t Prescaler)
{
 800127c:	b480      	push	{r7}
 800127e:	b083      	sub	sp, #12
 8001280:	af00      	add	r7, sp, #0
 8001282:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, Prescaler);
 8001284:	4b06      	ldr	r3, [pc, #24]	; (80012a0 <LL_RCC_SetAHBPrescaler+0x24>)
 8001286:	689b      	ldr	r3, [r3, #8]
 8001288:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800128c:	4904      	ldr	r1, [pc, #16]	; (80012a0 <LL_RCC_SetAHBPrescaler+0x24>)
 800128e:	687b      	ldr	r3, [r7, #4]
 8001290:	4313      	orrs	r3, r2
 8001292:	608b      	str	r3, [r1, #8]
}
 8001294:	bf00      	nop
 8001296:	370c      	adds	r7, #12
 8001298:	46bd      	mov	sp, r7
 800129a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800129e:	4770      	bx	lr
 80012a0:	40023800 	.word	0x40023800

080012a4 <LL_RCC_SetAPB1Prescaler>:
  *         @arg @ref LL_RCC_APB1_DIV_8
  *         @arg @ref LL_RCC_APB1_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB1Prescaler(uint32_t Prescaler)
{
 80012a4:	b480      	push	{r7}
 80012a6:	b083      	sub	sp, #12
 80012a8:	af00      	add	r7, sp, #0
 80012aa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, Prescaler);
 80012ac:	4b06      	ldr	r3, [pc, #24]	; (80012c8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80012ae:	689b      	ldr	r3, [r3, #8]
 80012b0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80012b4:	4904      	ldr	r1, [pc, #16]	; (80012c8 <LL_RCC_SetAPB1Prescaler+0x24>)
 80012b6:	687b      	ldr	r3, [r7, #4]
 80012b8:	4313      	orrs	r3, r2
 80012ba:	608b      	str	r3, [r1, #8]
}
 80012bc:	bf00      	nop
 80012be:	370c      	adds	r7, #12
 80012c0:	46bd      	mov	sp, r7
 80012c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012c6:	4770      	bx	lr
 80012c8:	40023800 	.word	0x40023800

080012cc <LL_RCC_SetAPB2Prescaler>:
  *         @arg @ref LL_RCC_APB2_DIV_8
  *         @arg @ref LL_RCC_APB2_DIV_16
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetAPB2Prescaler(uint32_t Prescaler)
{
 80012cc:	b480      	push	{r7}
 80012ce:	b083      	sub	sp, #12
 80012d0:	af00      	add	r7, sp, #0
 80012d2:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, Prescaler);
 80012d4:	4b06      	ldr	r3, [pc, #24]	; (80012f0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80012d6:	689b      	ldr	r3, [r3, #8]
 80012d8:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80012dc:	4904      	ldr	r1, [pc, #16]	; (80012f0 <LL_RCC_SetAPB2Prescaler+0x24>)
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	4313      	orrs	r3, r2
 80012e2:	608b      	str	r3, [r1, #8]
}
 80012e4:	bf00      	nop
 80012e6:	370c      	adds	r7, #12
 80012e8:	46bd      	mov	sp, r7
 80012ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012ee:	4770      	bx	lr
 80012f0:	40023800 	.word	0x40023800

080012f4 <LL_RCC_SetTIMPrescaler>:
  *         @arg @ref LL_RCC_TIM_PRESCALER_TWICE
  *         @arg @ref LL_RCC_TIM_PRESCALER_FOUR_TIMES
  * @retval None
  */
__STATIC_INLINE void LL_RCC_SetTIMPrescaler(uint32_t Prescaler)
{
 80012f4:	b480      	push	{r7}
 80012f6:	b083      	sub	sp, #12
 80012f8:	af00      	add	r7, sp, #0
 80012fa:	6078      	str	r0, [r7, #4]
  MODIFY_REG(RCC->DCKCFGR, RCC_DCKCFGR_TIMPRE, Prescaler);
 80012fc:	4b07      	ldr	r3, [pc, #28]	; (800131c <LL_RCC_SetTIMPrescaler+0x28>)
 80012fe:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 8001302:	f023 7280 	bic.w	r2, r3, #16777216	; 0x1000000
 8001306:	4905      	ldr	r1, [pc, #20]	; (800131c <LL_RCC_SetTIMPrescaler+0x28>)
 8001308:	687b      	ldr	r3, [r7, #4]
 800130a:	4313      	orrs	r3, r2
 800130c:	f8c1 308c 	str.w	r3, [r1, #140]	; 0x8c
}
 8001310:	bf00      	nop
 8001312:	370c      	adds	r7, #12
 8001314:	46bd      	mov	sp, r7
 8001316:	f85d 7b04 	ldr.w	r7, [sp], #4
 800131a:	4770      	bx	lr
 800131c:	40023800 	.word	0x40023800

08001320 <LL_RCC_PLL_Enable>:
  * @brief  Enable PLL
  * @rmtoll CR           PLLON         LL_RCC_PLL_Enable
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_Enable(void)
{
 8001320:	b480      	push	{r7}
 8001322:	af00      	add	r7, sp, #0
  SET_BIT(RCC->CR, RCC_CR_PLLON);
 8001324:	4b05      	ldr	r3, [pc, #20]	; (800133c <LL_RCC_PLL_Enable+0x1c>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a04      	ldr	r2, [pc, #16]	; (800133c <LL_RCC_PLL_Enable+0x1c>)
 800132a:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800132e:	6013      	str	r3, [r2, #0]
}
 8001330:	bf00      	nop
 8001332:	46bd      	mov	sp, r7
 8001334:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001338:	4770      	bx	lr
 800133a:	bf00      	nop
 800133c:	40023800 	.word	0x40023800

08001340 <LL_RCC_PLL_IsReady>:
  * @brief  Check if PLL Ready
  * @rmtoll CR           PLLRDY        LL_RCC_PLL_IsReady
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_IsReady(void)
{
 8001340:	b480      	push	{r7}
 8001342:	af00      	add	r7, sp, #0
  return (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == (RCC_CR_PLLRDY));
 8001344:	4b07      	ldr	r3, [pc, #28]	; (8001364 <LL_RCC_PLL_IsReady+0x24>)
 8001346:	681b      	ldr	r3, [r3, #0]
 8001348:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800134c:	f1b3 7f00 	cmp.w	r3, #33554432	; 0x2000000
 8001350:	bf0c      	ite	eq
 8001352:	2301      	moveq	r3, #1
 8001354:	2300      	movne	r3, #0
 8001356:	b2db      	uxtb	r3, r3
}
 8001358:	4618      	mov	r0, r3
 800135a:	46bd      	mov	sp, r7
 800135c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001360:	4770      	bx	lr
 8001362:	bf00      	nop
 8001364:	40023800 	.word	0x40023800

08001368 <LL_RCC_PLL_ConfigDomain_SYS>:
  *
  *         (*) value not defined in all devices.
  * @retval None
  */
__STATIC_INLINE void LL_RCC_PLL_ConfigDomain_SYS(uint32_t Source, uint32_t PLLM, uint32_t PLLN, uint32_t PLLP_R)
{
 8001368:	b480      	push	{r7}
 800136a:	b085      	sub	sp, #20
 800136c:	af00      	add	r7, sp, #0
 800136e:	60f8      	str	r0, [r7, #12]
 8001370:	60b9      	str	r1, [r7, #8]
 8001372:	607a      	str	r2, [r7, #4]
 8001374:	603b      	str	r3, [r7, #0]
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM | RCC_PLLCFGR_PLLN,
 8001376:	4b0d      	ldr	r3, [pc, #52]	; (80013ac <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001378:	685a      	ldr	r2, [r3, #4]
 800137a:	4b0d      	ldr	r3, [pc, #52]	; (80013b0 <LL_RCC_PLL_ConfigDomain_SYS+0x48>)
 800137c:	4013      	ands	r3, r2
 800137e:	68f9      	ldr	r1, [r7, #12]
 8001380:	68ba      	ldr	r2, [r7, #8]
 8001382:	4311      	orrs	r1, r2
 8001384:	687a      	ldr	r2, [r7, #4]
 8001386:	0192      	lsls	r2, r2, #6
 8001388:	430a      	orrs	r2, r1
 800138a:	4908      	ldr	r1, [pc, #32]	; (80013ac <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800138c:	4313      	orrs	r3, r2
 800138e:	604b      	str	r3, [r1, #4]
             Source | PLLM | PLLN << RCC_PLLCFGR_PLLN_Pos);
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLP, PLLP_R);
 8001390:	4b06      	ldr	r3, [pc, #24]	; (80013ac <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 8001392:	685b      	ldr	r3, [r3, #4]
 8001394:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8001398:	4904      	ldr	r1, [pc, #16]	; (80013ac <LL_RCC_PLL_ConfigDomain_SYS+0x44>)
 800139a:	683b      	ldr	r3, [r7, #0]
 800139c:	4313      	orrs	r3, r2
 800139e:	604b      	str	r3, [r1, #4]
#if defined(RCC_PLLR_SYSCLK_SUPPORT)
  MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLR, PLLP_R);
#endif /* RCC_PLLR_SYSCLK_SUPPORT */
}
 80013a0:	bf00      	nop
 80013a2:	3714      	adds	r7, #20
 80013a4:	46bd      	mov	sp, r7
 80013a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013aa:	4770      	bx	lr
 80013ac:	40023800 	.word	0x40023800
 80013b0:	ffbf8000 	.word	0xffbf8000

080013b4 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 80013b4:	b480      	push	{r7}
 80013b6:	b085      	sub	sp, #20
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 80013bc:	4b08      	ldr	r3, [pc, #32]	; (80013e0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013be:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013c0:	4907      	ldr	r1, [pc, #28]	; (80013e0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013c2:	687b      	ldr	r3, [r7, #4]
 80013c4:	4313      	orrs	r3, r2
 80013c6:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80013c8:	4b05      	ldr	r3, [pc, #20]	; (80013e0 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80013ca:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80013cc:	687b      	ldr	r3, [r7, #4]
 80013ce:	4013      	ands	r3, r2
 80013d0:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80013d2:	68fb      	ldr	r3, [r7, #12]
}
 80013d4:	bf00      	nop
 80013d6:	3714      	adds	r7, #20
 80013d8:	46bd      	mov	sp, r7
 80013da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80013de:	4770      	bx	lr
 80013e0:	40023800 	.word	0x40023800

080013e4 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 80013e4:	b480      	push	{r7}
 80013e6:	b085      	sub	sp, #20
 80013e8:	af00      	add	r7, sp, #0
 80013ea:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 80013ec:	4b08      	ldr	r3, [pc, #32]	; (8001410 <LL_APB1_GRP1_EnableClock+0x2c>)
 80013ee:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013f0:	4907      	ldr	r1, [pc, #28]	; (8001410 <LL_APB1_GRP1_EnableClock+0x2c>)
 80013f2:	687b      	ldr	r3, [r7, #4]
 80013f4:	4313      	orrs	r3, r2
 80013f6:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80013f8:	4b05      	ldr	r3, [pc, #20]	; (8001410 <LL_APB1_GRP1_EnableClock+0x2c>)
 80013fa:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80013fc:	687b      	ldr	r3, [r7, #4]
 80013fe:	4013      	ands	r3, r2
 8001400:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001402:	68fb      	ldr	r3, [r7, #12]
}
 8001404:	bf00      	nop
 8001406:	3714      	adds	r7, #20
 8001408:	46bd      	mov	sp, r7
 800140a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800140e:	4770      	bx	lr
 8001410:	40023800 	.word	0x40023800

08001414 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8001414:	b480      	push	{r7}
 8001416:	b085      	sub	sp, #20
 8001418:	af00      	add	r7, sp, #0
 800141a:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 800141c:	4b08      	ldr	r3, [pc, #32]	; (8001440 <LL_APB2_GRP1_EnableClock+0x2c>)
 800141e:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001420:	4907      	ldr	r1, [pc, #28]	; (8001440 <LL_APB2_GRP1_EnableClock+0x2c>)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	4313      	orrs	r3, r2
 8001426:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001428:	4b05      	ldr	r3, [pc, #20]	; (8001440 <LL_APB2_GRP1_EnableClock+0x2c>)
 800142a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800142c:	687b      	ldr	r3, [r7, #4]
 800142e:	4013      	ands	r3, r2
 8001430:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001432:	68fb      	ldr	r3, [r7, #12]
}
 8001434:	bf00      	nop
 8001436:	3714      	adds	r7, #20
 8001438:	46bd      	mov	sp, r7
 800143a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800143e:	4770      	bx	lr
 8001440:	40023800 	.word	0x40023800

08001444 <LL_SYSCFG_SetEXTISource>:
  *         @arg @ref LL_SYSCFG_EXTI_LINE14
  *         @arg @ref LL_SYSCFG_EXTI_LINE15
  * @retval None
  */
__STATIC_INLINE void LL_SYSCFG_SetEXTISource(uint32_t Port, uint32_t Line)
{
 8001444:	b480      	push	{r7}
 8001446:	b085      	sub	sp, #20
 8001448:	af00      	add	r7, sp, #0
 800144a:	6078      	str	r0, [r7, #4]
 800144c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SYSCFG->EXTICR[Line & 0xFF], (Line >> 16), Port << POSITION_VAL((Line >> 16)));
 800144e:	4a13      	ldr	r2, [pc, #76]	; (800149c <LL_SYSCFG_SetEXTISource+0x58>)
 8001450:	683b      	ldr	r3, [r7, #0]
 8001452:	b2db      	uxtb	r3, r3
 8001454:	3302      	adds	r3, #2
 8001456:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800145a:	683b      	ldr	r3, [r7, #0]
 800145c:	0c1b      	lsrs	r3, r3, #16
 800145e:	43db      	mvns	r3, r3
 8001460:	ea02 0103 	and.w	r1, r2, r3
 8001464:	683b      	ldr	r3, [r7, #0]
 8001466:	0c1b      	lsrs	r3, r3, #16
 8001468:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800146a:	68fb      	ldr	r3, [r7, #12]
 800146c:	fa93 f3a3 	rbit	r3, r3
 8001470:	60bb      	str	r3, [r7, #8]
  return result;
 8001472:	68bb      	ldr	r3, [r7, #8]
 8001474:	fab3 f383 	clz	r3, r3
 8001478:	b2db      	uxtb	r3, r3
 800147a:	461a      	mov	r2, r3
 800147c:	687b      	ldr	r3, [r7, #4]
 800147e:	fa03 f202 	lsl.w	r2, r3, r2
 8001482:	4806      	ldr	r0, [pc, #24]	; (800149c <LL_SYSCFG_SetEXTISource+0x58>)
 8001484:	683b      	ldr	r3, [r7, #0]
 8001486:	b2db      	uxtb	r3, r3
 8001488:	430a      	orrs	r2, r1
 800148a:	3302      	adds	r3, #2
 800148c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
}
 8001490:	bf00      	nop
 8001492:	3714      	adds	r7, #20
 8001494:	46bd      	mov	sp, r7
 8001496:	f85d 7b04 	ldr.w	r7, [sp], #4
 800149a:	4770      	bx	lr
 800149c:	40013800 	.word	0x40013800

080014a0 <LL_FLASH_SetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  * @retval None
  */
__STATIC_INLINE void LL_FLASH_SetLatency(uint32_t Latency)
{
 80014a0:	b480      	push	{r7}
 80014a2:	b083      	sub	sp, #12
 80014a4:	af00      	add	r7, sp, #0
 80014a6:	6078      	str	r0, [r7, #4]
  MODIFY_REG(FLASH->ACR, FLASH_ACR_LATENCY, Latency);
 80014a8:	4b06      	ldr	r3, [pc, #24]	; (80014c4 <LL_FLASH_SetLatency+0x24>)
 80014aa:	681b      	ldr	r3, [r3, #0]
 80014ac:	f023 0207 	bic.w	r2, r3, #7
 80014b0:	4904      	ldr	r1, [pc, #16]	; (80014c4 <LL_FLASH_SetLatency+0x24>)
 80014b2:	687b      	ldr	r3, [r7, #4]
 80014b4:	4313      	orrs	r3, r2
 80014b6:	600b      	str	r3, [r1, #0]
}
 80014b8:	bf00      	nop
 80014ba:	370c      	adds	r7, #12
 80014bc:	46bd      	mov	sp, r7
 80014be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014c2:	4770      	bx	lr
 80014c4:	40023c00 	.word	0x40023c00

080014c8 <LL_FLASH_GetLatency>:
  *         @arg @ref LL_FLASH_LATENCY_13
  *         @arg @ref LL_FLASH_LATENCY_14
  *         @arg @ref LL_FLASH_LATENCY_15
  */
__STATIC_INLINE uint32_t LL_FLASH_GetLatency(void)
{
 80014c8:	b480      	push	{r7}
 80014ca:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(FLASH->ACR, FLASH_ACR_LATENCY));
 80014cc:	4b04      	ldr	r3, [pc, #16]	; (80014e0 <LL_FLASH_GetLatency+0x18>)
 80014ce:	681b      	ldr	r3, [r3, #0]
 80014d0:	f003 0307 	and.w	r3, r3, #7
}
 80014d4:	4618      	mov	r0, r3
 80014d6:	46bd      	mov	sp, r7
 80014d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80014dc:	4770      	bx	lr
 80014de:	bf00      	nop
 80014e0:	40023c00 	.word	0x40023c00

080014e4 <LL_PWR_SetRegulVoltageScaling>:
  *         @arg @ref LL_PWR_REGU_VOLTAGE_SCALE3
  *         (*) LL_PWR_REGU_VOLTAGE_SCALE1 is not available for STM32F401xx devices
  * @retval None
  */
__STATIC_INLINE void LL_PWR_SetRegulVoltageScaling(uint32_t VoltageScaling)
{
 80014e4:	b480      	push	{r7}
 80014e6:	b083      	sub	sp, #12
 80014e8:	af00      	add	r7, sp, #0
 80014ea:	6078      	str	r0, [r7, #4]
  MODIFY_REG(PWR->CR, PWR_CR_VOS, VoltageScaling);
 80014ec:	4b06      	ldr	r3, [pc, #24]	; (8001508 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80014ee:	681b      	ldr	r3, [r3, #0]
 80014f0:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 80014f4:	4904      	ldr	r1, [pc, #16]	; (8001508 <LL_PWR_SetRegulVoltageScaling+0x24>)
 80014f6:	687b      	ldr	r3, [r7, #4]
 80014f8:	4313      	orrs	r3, r2
 80014fa:	600b      	str	r3, [r1, #0]
}
 80014fc:	bf00      	nop
 80014fe:	370c      	adds	r7, #12
 8001500:	46bd      	mov	sp, r7
 8001502:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001506:	4770      	bx	lr
 8001508:	40007000 	.word	0x40007000

0800150c <LL_PWR_IsActiveFlag_VOS>:
  * @brief  Indicate whether the Regulator is ready in the selected voltage range or if its output voltage is still changing to the required voltage level
  * @rmtoll CSR   VOS       LL_PWR_IsActiveFlag_VOS
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_PWR_IsActiveFlag_VOS(void)
{
 800150c:	b480      	push	{r7}
 800150e:	af00      	add	r7, sp, #0
  return (READ_BIT(PWR->CSR, LL_PWR_CSR_VOS) == (LL_PWR_CSR_VOS));
 8001510:	4b07      	ldr	r3, [pc, #28]	; (8001530 <LL_PWR_IsActiveFlag_VOS+0x24>)
 8001512:	685b      	ldr	r3, [r3, #4]
 8001514:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001518:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 800151c:	bf0c      	ite	eq
 800151e:	2301      	moveq	r3, #1
 8001520:	2300      	movne	r3, #0
 8001522:	b2db      	uxtb	r3, r3
}
 8001524:	4618      	mov	r0, r3
 8001526:	46bd      	mov	sp, r7
 8001528:	f85d 7b04 	ldr.w	r7, [sp], #4
 800152c:	4770      	bx	lr
 800152e:	bf00      	nop
 8001530:	40007000 	.word	0x40007000

08001534 <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 8001534:	b480      	push	{r7}
 8001536:	b083      	sub	sp, #12
 8001538:	af00      	add	r7, sp, #0
 800153a:	6078      	str	r0, [r7, #4]
 800153c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 800153e:	687b      	ldr	r3, [r7, #4]
 8001540:	685b      	ldr	r3, [r3, #4]
 8001542:	f023 0210 	bic.w	r2, r3, #16
 8001546:	683b      	ldr	r3, [r7, #0]
 8001548:	431a      	orrs	r2, r3
 800154a:	687b      	ldr	r3, [r7, #4]
 800154c:	605a      	str	r2, [r3, #4]
}
 800154e:	bf00      	nop
 8001550:	370c      	adds	r7, #12
 8001552:	46bd      	mov	sp, r7
 8001554:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001558:	4770      	bx	lr

0800155a <LL_TIM_SetOnePulseMode>:
  *         @arg @ref LL_TIM_ONEPULSEMODE_SINGLE
  *         @arg @ref LL_TIM_ONEPULSEMODE_REPETITIVE
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetOnePulseMode(TIM_TypeDef *TIMx, uint32_t OnePulseMode)
{
 800155a:	b480      	push	{r7}
 800155c:	b083      	sub	sp, #12
 800155e:	af00      	add	r7, sp, #0
 8001560:	6078      	str	r0, [r7, #4]
 8001562:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR1, TIM_CR1_OPM, OnePulseMode);
 8001564:	687b      	ldr	r3, [r7, #4]
 8001566:	681b      	ldr	r3, [r3, #0]
 8001568:	f023 0208 	bic.w	r2, r3, #8
 800156c:	683b      	ldr	r3, [r7, #0]
 800156e:	431a      	orrs	r2, r3
 8001570:	687b      	ldr	r3, [r7, #4]
 8001572:	601a      	str	r2, [r3, #0]
}
 8001574:	bf00      	nop
 8001576:	370c      	adds	r7, #12
 8001578:	46bd      	mov	sp, r7
 800157a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800157e:	4770      	bx	lr

08001580 <LL_TIM_EnableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_EnableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_EnableARRPreload(TIM_TypeDef *TIMx)
{
 8001580:	b480      	push	{r7}
 8001582:	b083      	sub	sp, #12
 8001584:	af00      	add	r7, sp, #0
 8001586:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->CR1, TIM_CR1_ARPE);
 8001588:	687b      	ldr	r3, [r7, #4]
 800158a:	681b      	ldr	r3, [r3, #0]
 800158c:	f043 0280 	orr.w	r2, r3, #128	; 0x80
 8001590:	687b      	ldr	r3, [r7, #4]
 8001592:	601a      	str	r2, [r3, #0]
}
 8001594:	bf00      	nop
 8001596:	370c      	adds	r7, #12
 8001598:	46bd      	mov	sp, r7
 800159a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800159e:	4770      	bx	lr

080015a0 <LL_TIM_DisableARRPreload>:
  * @rmtoll CR1          ARPE          LL_TIM_DisableARRPreload
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableARRPreload(TIM_TypeDef *TIMx)
{
 80015a0:	b480      	push	{r7}
 80015a2:	b083      	sub	sp, #12
 80015a4:	af00      	add	r7, sp, #0
 80015a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->CR1, TIM_CR1_ARPE);
 80015a8:	687b      	ldr	r3, [r7, #4]
 80015aa:	681b      	ldr	r3, [r3, #0]
 80015ac:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 80015b0:	687b      	ldr	r3, [r7, #4]
 80015b2:	601a      	str	r2, [r3, #0]
}
 80015b4:	bf00      	nop
 80015b6:	370c      	adds	r7, #12
 80015b8:	46bd      	mov	sp, r7
 80015ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015be:	4770      	bx	lr

080015c0 <LL_TIM_SetClockSource>:
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE1
  *         @arg @ref LL_TIM_CLOCKSOURCE_EXT_MODE2
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetClockSource(TIM_TypeDef *TIMx, uint32_t ClockSource)
{
 80015c0:	b480      	push	{r7}
 80015c2:	b083      	sub	sp, #12
 80015c4:	af00      	add	r7, sp, #0
 80015c6:	6078      	str	r0, [r7, #4]
 80015c8:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->SMCR, TIM_SMCR_SMS | TIM_SMCR_ECE, ClockSource);
 80015ca:	687b      	ldr	r3, [r7, #4]
 80015cc:	689b      	ldr	r3, [r3, #8]
 80015ce:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 80015d2:	f023 0307 	bic.w	r3, r3, #7
 80015d6:	683a      	ldr	r2, [r7, #0]
 80015d8:	431a      	orrs	r2, r3
 80015da:	687b      	ldr	r3, [r7, #4]
 80015dc:	609a      	str	r2, [r3, #8]
}
 80015de:	bf00      	nop
 80015e0:	370c      	adds	r7, #12
 80015e2:	46bd      	mov	sp, r7
 80015e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80015e8:	4770      	bx	lr

080015ea <LL_TIM_SetTriggerOutput>:
  *         @arg @ref LL_TIM_TRGO_OC3REF
  *         @arg @ref LL_TIM_TRGO_OC4REF
  * @retval None
  */
__STATIC_INLINE void LL_TIM_SetTriggerOutput(TIM_TypeDef *TIMx, uint32_t TimerSynchronization)
{
 80015ea:	b480      	push	{r7}
 80015ec:	b083      	sub	sp, #12
 80015ee:	af00      	add	r7, sp, #0
 80015f0:	6078      	str	r0, [r7, #4]
 80015f2:	6039      	str	r1, [r7, #0]
  MODIFY_REG(TIMx->CR2, TIM_CR2_MMS, TimerSynchronization);
 80015f4:	687b      	ldr	r3, [r7, #4]
 80015f6:	685b      	ldr	r3, [r3, #4]
 80015f8:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 80015fc:	683b      	ldr	r3, [r7, #0]
 80015fe:	431a      	orrs	r2, r3
 8001600:	687b      	ldr	r3, [r7, #4]
 8001602:	605a      	str	r2, [r3, #4]
}
 8001604:	bf00      	nop
 8001606:	370c      	adds	r7, #12
 8001608:	46bd      	mov	sp, r7
 800160a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800160e:	4770      	bx	lr

08001610 <LL_TIM_DisableMasterSlaveMode>:
  * @rmtoll SMCR         MSM           LL_TIM_DisableMasterSlaveMode
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_DisableMasterSlaveMode(TIM_TypeDef *TIMx)
{
 8001610:	b480      	push	{r7}
 8001612:	b083      	sub	sp, #12
 8001614:	af00      	add	r7, sp, #0
 8001616:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(TIMx->SMCR, TIM_SMCR_MSM);
 8001618:	687b      	ldr	r3, [r7, #4]
 800161a:	689b      	ldr	r3, [r3, #8]
 800161c:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001620:	687b      	ldr	r3, [r7, #4]
 8001622:	609a      	str	r2, [r3, #8]
}
 8001624:	bf00      	nop
 8001626:	370c      	adds	r7, #12
 8001628:	46bd      	mov	sp, r7
 800162a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800162e:	4770      	bx	lr

08001630 <LL_USART_Enable>:
  * @rmtoll CR1          UE            LL_USART_Enable
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_Enable(USART_TypeDef *USARTx)
{
 8001630:	b480      	push	{r7}
 8001632:	b083      	sub	sp, #12
 8001634:	af00      	add	r7, sp, #0
 8001636:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8001638:	687b      	ldr	r3, [r7, #4]
 800163a:	68db      	ldr	r3, [r3, #12]
 800163c:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8001640:	687b      	ldr	r3, [r7, #4]
 8001642:	60da      	str	r2, [r3, #12]
}
 8001644:	bf00      	nop
 8001646:	370c      	adds	r7, #12
 8001648:	46bd      	mov	sp, r7
 800164a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800164e:	4770      	bx	lr

08001650 <LL_USART_ConfigAsyncMode>:
  *         CR3          HDSEL         LL_USART_ConfigAsyncMode
  * @param  USARTx USART Instance
  * @retval None
  */
__STATIC_INLINE void LL_USART_ConfigAsyncMode(USART_TypeDef *USARTx)
{
 8001650:	b480      	push	{r7}
 8001652:	b083      	sub	sp, #12
 8001654:	af00      	add	r7, sp, #0
 8001656:	6078      	str	r0, [r7, #4]
  /* In Asynchronous mode, the following bits must be kept cleared:
  - LINEN, CLKEN bits in the USART_CR2 register,
  - SCEN, IREN and HDSEL bits in the USART_CR3 register.*/
  CLEAR_BIT(USARTx->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 8001658:	687b      	ldr	r3, [r7, #4]
 800165a:	691b      	ldr	r3, [r3, #16]
 800165c:	f423 4290 	bic.w	r2, r3, #18432	; 0x4800
 8001660:	687b      	ldr	r3, [r7, #4]
 8001662:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(USARTx->CR3, (USART_CR3_SCEN | USART_CR3_IREN | USART_CR3_HDSEL));
 8001664:	687b      	ldr	r3, [r7, #4]
 8001666:	695b      	ldr	r3, [r3, #20]
 8001668:	f023 022a 	bic.w	r2, r3, #42	; 0x2a
 800166c:	687b      	ldr	r3, [r7, #4]
 800166e:	615a      	str	r2, [r3, #20]
}
 8001670:	bf00      	nop
 8001672:	370c      	adds	r7, #12
 8001674:	46bd      	mov	sp, r7
 8001676:	f85d 7b04 	ldr.w	r7, [sp], #4
 800167a:	4770      	bx	lr

0800167c <LL_GPIO_SetPinMode>:
  *         @arg @ref LL_GPIO_MODE_ALTERNATE
  *         @arg @ref LL_GPIO_MODE_ANALOG
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinMode(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Mode)
{
 800167c:	b480      	push	{r7}
 800167e:	b089      	sub	sp, #36	; 0x24
 8001680:	af00      	add	r7, sp, #0
 8001682:	60f8      	str	r0, [r7, #12]
 8001684:	60b9      	str	r1, [r7, #8]
 8001686:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8001688:	68fb      	ldr	r3, [r7, #12]
 800168a:	681a      	ldr	r2, [r3, #0]
 800168c:	68bb      	ldr	r3, [r7, #8]
 800168e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8001690:	697b      	ldr	r3, [r7, #20]
 8001692:	fa93 f3a3 	rbit	r3, r3
 8001696:	613b      	str	r3, [r7, #16]
  return result;
 8001698:	693b      	ldr	r3, [r7, #16]
 800169a:	fab3 f383 	clz	r3, r3
 800169e:	b2db      	uxtb	r3, r3
 80016a0:	005b      	lsls	r3, r3, #1
 80016a2:	2103      	movs	r1, #3
 80016a4:	fa01 f303 	lsl.w	r3, r1, r3
 80016a8:	43db      	mvns	r3, r3
 80016aa:	401a      	ands	r2, r3
 80016ac:	68bb      	ldr	r3, [r7, #8]
 80016ae:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016b0:	69fb      	ldr	r3, [r7, #28]
 80016b2:	fa93 f3a3 	rbit	r3, r3
 80016b6:	61bb      	str	r3, [r7, #24]
  return result;
 80016b8:	69bb      	ldr	r3, [r7, #24]
 80016ba:	fab3 f383 	clz	r3, r3
 80016be:	b2db      	uxtb	r3, r3
 80016c0:	005b      	lsls	r3, r3, #1
 80016c2:	6879      	ldr	r1, [r7, #4]
 80016c4:	fa01 f303 	lsl.w	r3, r1, r3
 80016c8:	431a      	orrs	r2, r3
 80016ca:	68fb      	ldr	r3, [r7, #12]
 80016cc:	601a      	str	r2, [r3, #0]
}
 80016ce:	bf00      	nop
 80016d0:	3724      	adds	r7, #36	; 0x24
 80016d2:	46bd      	mov	sp, r7
 80016d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80016d8:	4770      	bx	lr

080016da <LL_GPIO_SetPinPull>:
  *         @arg @ref LL_GPIO_PULL_UP
  *         @arg @ref LL_GPIO_PULL_DOWN
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetPinPull(GPIO_TypeDef *GPIOx, uint32_t Pin, uint32_t Pull)
{
 80016da:	b480      	push	{r7}
 80016dc:	b089      	sub	sp, #36	; 0x24
 80016de:	af00      	add	r7, sp, #0
 80016e0:	60f8      	str	r0, [r7, #12]
 80016e2:	60b9      	str	r1, [r7, #8]
 80016e4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80016e6:	68fb      	ldr	r3, [r7, #12]
 80016e8:	68da      	ldr	r2, [r3, #12]
 80016ea:	68bb      	ldr	r3, [r7, #8]
 80016ec:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80016ee:	697b      	ldr	r3, [r7, #20]
 80016f0:	fa93 f3a3 	rbit	r3, r3
 80016f4:	613b      	str	r3, [r7, #16]
  return result;
 80016f6:	693b      	ldr	r3, [r7, #16]
 80016f8:	fab3 f383 	clz	r3, r3
 80016fc:	b2db      	uxtb	r3, r3
 80016fe:	005b      	lsls	r3, r3, #1
 8001700:	2103      	movs	r1, #3
 8001702:	fa01 f303 	lsl.w	r3, r1, r3
 8001706:	43db      	mvns	r3, r3
 8001708:	401a      	ands	r2, r3
 800170a:	68bb      	ldr	r3, [r7, #8]
 800170c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800170e:	69fb      	ldr	r3, [r7, #28]
 8001710:	fa93 f3a3 	rbit	r3, r3
 8001714:	61bb      	str	r3, [r7, #24]
  return result;
 8001716:	69bb      	ldr	r3, [r7, #24]
 8001718:	fab3 f383 	clz	r3, r3
 800171c:	b2db      	uxtb	r3, r3
 800171e:	005b      	lsls	r3, r3, #1
 8001720:	6879      	ldr	r1, [r7, #4]
 8001722:	fa01 f303 	lsl.w	r3, r1, r3
 8001726:	431a      	orrs	r2, r3
 8001728:	68fb      	ldr	r3, [r7, #12]
 800172a:	60da      	str	r2, [r3, #12]
}
 800172c:	bf00      	nop
 800172e:	3724      	adds	r7, #36	; 0x24
 8001730:	46bd      	mov	sp, r7
 8001732:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001736:	4770      	bx	lr

08001738 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 8001738:	b480      	push	{r7}
 800173a:	b083      	sub	sp, #12
 800173c:	af00      	add	r7, sp, #0
 800173e:	6078      	str	r0, [r7, #4]
 8001740:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001742:	683b      	ldr	r3, [r7, #0]
 8001744:	041a      	lsls	r2, r3, #16
 8001746:	687b      	ldr	r3, [r7, #4]
 8001748:	619a      	str	r2, [r3, #24]
}
 800174a:	bf00      	nop
 800174c:	370c      	adds	r7, #12
 800174e:	46bd      	mov	sp, r7
 8001750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001754:	4770      	bx	lr

08001756 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8001756:	b580      	push	{r7, lr}
 8001758:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SYSCFG);
 800175a:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800175e:	f7ff fe59 	bl	8001414 <LL_APB2_GRP1_EnableClock>
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_PWR);
 8001762:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 8001766:	f7ff fe3d 	bl	80013e4 <LL_APB1_GRP1_EnableClock>

  /* System interrupt init*/
  NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 800176a:	2007      	movs	r0, #7
 800176c:	f7ff fba6 	bl	8000ebc <__NVIC_SetPriorityGrouping>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001770:	f000 f818 	bl	80017a4 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001774:	f000 fb26 	bl	8001dc4 <MX_GPIO_Init>
  MX_ADC1_Init();
 8001778:	f000 f862 	bl	8001840 <MX_ADC1_Init>
  MX_I2C3_Init();
 800177c:	f000 f8de 	bl	800193c <MX_I2C3_Init>
  MX_TIM2_Init();
 8001780:	f000 f99e 	bl	8001ac0 <MX_TIM2_Init>
  MX_TIM3_Init();
 8001784:	f000 f9d4 	bl	8001b30 <MX_TIM3_Init>
  MX_TIM4_Init();
 8001788:	f000 fa12 	bl	8001bb0 <MX_TIM4_Init>
  MX_TIM5_Init();
 800178c:	f000 fa50 	bl	8001c30 <MX_TIM5_Init>
  MX_USART2_UART_Init();
 8001790:	f000 fac8 	bl	8001d24 <MX_USART2_UART_Init>
  MX_TIM9_Init();
 8001794:	f000 fa8c 	bl	8001cb0 <MX_TIM9_Init>
  MX_SPI2_Init();
 8001798:	f000 f93e 	bl	8001a18 <MX_SPI2_Init>
  /* USER CODE BEGIN 2 */
  Init();
 800179c:	f002 fc20 	bl	8003fe0 <Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1) {
 80017a0:	e7fe      	b.n	80017a0 <main+0x4a>
	...

080017a4 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 80017a4:	b580      	push	{r7, lr}
 80017a6:	af00      	add	r7, sp, #0
  LL_FLASH_SetLatency(LL_FLASH_LATENCY_3);
 80017a8:	2003      	movs	r0, #3
 80017aa:	f7ff fe79 	bl	80014a0 <LL_FLASH_SetLatency>
  while(LL_FLASH_GetLatency()!= LL_FLASH_LATENCY_3)
 80017ae:	bf00      	nop
 80017b0:	f7ff fe8a 	bl	80014c8 <LL_FLASH_GetLatency>
 80017b4:	4603      	mov	r3, r0
 80017b6:	2b03      	cmp	r3, #3
 80017b8:	d1fa      	bne.n	80017b0 <SystemClock_Config+0xc>
  {
  }
  LL_PWR_SetRegulVoltageScaling(LL_PWR_REGU_VOLTAGE_SCALE1);
 80017ba:	f44f 4040 	mov.w	r0, #49152	; 0xc000
 80017be:	f7ff fe91 	bl	80014e4 <LL_PWR_SetRegulVoltageScaling>
  LL_RCC_HSI_SetCalibTrimming(16);
 80017c2:	2010      	movs	r0, #16
 80017c4:	f7ff fd22 	bl	800120c <LL_RCC_HSI_SetCalibTrimming>
  LL_RCC_HSI_Enable();
 80017c8:	f7ff fcfe 	bl	80011c8 <LL_RCC_HSI_Enable>

   /* Wait till HSI is ready */
  while(LL_RCC_HSI_IsReady() != 1)
 80017cc:	bf00      	nop
 80017ce:	f7ff fd0b 	bl	80011e8 <LL_RCC_HSI_IsReady>
 80017d2:	4603      	mov	r3, r0
 80017d4:	2b01      	cmp	r3, #1
 80017d6:	d1fa      	bne.n	80017ce <SystemClock_Config+0x2a>
  {

  }
  LL_RCC_PLL_ConfigDomain_SYS(LL_RCC_PLLSOURCE_HSI, LL_RCC_PLLM_DIV_8, 100, LL_RCC_PLLP_DIV_2);
 80017d8:	2300      	movs	r3, #0
 80017da:	2264      	movs	r2, #100	; 0x64
 80017dc:	2108      	movs	r1, #8
 80017de:	2000      	movs	r0, #0
 80017e0:	f7ff fdc2 	bl	8001368 <LL_RCC_PLL_ConfigDomain_SYS>
  LL_RCC_PLL_Enable();
 80017e4:	f7ff fd9c 	bl	8001320 <LL_RCC_PLL_Enable>

   /* Wait till PLL is ready */
  while(LL_RCC_PLL_IsReady() != 1)
 80017e8:	bf00      	nop
 80017ea:	f7ff fda9 	bl	8001340 <LL_RCC_PLL_IsReady>
 80017ee:	4603      	mov	r3, r0
 80017f0:	2b01      	cmp	r3, #1
 80017f2:	d1fa      	bne.n	80017ea <SystemClock_Config+0x46>
  {

  }
  while (LL_PWR_IsActiveFlag_VOS() == 0)
 80017f4:	bf00      	nop
 80017f6:	f7ff fe89 	bl	800150c <LL_PWR_IsActiveFlag_VOS>
 80017fa:	4603      	mov	r3, r0
 80017fc:	2b00      	cmp	r3, #0
 80017fe:	d0fa      	beq.n	80017f6 <SystemClock_Config+0x52>
  {
  }
  LL_RCC_SetAHBPrescaler(LL_RCC_SYSCLK_DIV_1);
 8001800:	2000      	movs	r0, #0
 8001802:	f7ff fd3b 	bl	800127c <LL_RCC_SetAHBPrescaler>
  LL_RCC_SetAPB1Prescaler(LL_RCC_APB1_DIV_2);
 8001806:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 800180a:	f7ff fd4b 	bl	80012a4 <LL_RCC_SetAPB1Prescaler>
  LL_RCC_SetAPB2Prescaler(LL_RCC_APB2_DIV_1);
 800180e:	2000      	movs	r0, #0
 8001810:	f7ff fd5c 	bl	80012cc <LL_RCC_SetAPB2Prescaler>
  LL_RCC_SetSysClkSource(LL_RCC_SYS_CLKSOURCE_PLL);
 8001814:	2002      	movs	r0, #2
 8001816:	f7ff fd0f 	bl	8001238 <LL_RCC_SetSysClkSource>

   /* Wait till System clock is ready */
  while(LL_RCC_GetSysClkSource() != LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 800181a:	bf00      	nop
 800181c:	f7ff fd20 	bl	8001260 <LL_RCC_GetSysClkSource>
 8001820:	4603      	mov	r3, r0
 8001822:	2b08      	cmp	r3, #8
 8001824:	d1fa      	bne.n	800181c <SystemClock_Config+0x78>
  {

  }
  LL_Init1msTick(100000000);
 8001826:	4805      	ldr	r0, [pc, #20]	; (800183c <SystemClock_Config+0x98>)
 8001828:	f001 fec8 	bl	80035bc <LL_Init1msTick>
  LL_SetSystemCoreClock(100000000);
 800182c:	4803      	ldr	r0, [pc, #12]	; (800183c <SystemClock_Config+0x98>)
 800182e:	f001 fed3 	bl	80035d8 <LL_SetSystemCoreClock>
  LL_RCC_SetTIMPrescaler(LL_RCC_TIM_PRESCALER_TWICE);
 8001832:	2000      	movs	r0, #0
 8001834:	f7ff fd5e 	bl	80012f4 <LL_RCC_SetTIMPrescaler>
}
 8001838:	bf00      	nop
 800183a:	bd80      	pop	{r7, pc}
 800183c:	05f5e100 	.word	0x05f5e100

08001840 <MX_ADC1_Init>:
  * @brief ADC1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_ADC1_Init(void)
{
 8001840:	b580      	push	{r7, lr}
 8001842:	b090      	sub	sp, #64	; 0x40
 8001844:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  LL_ADC_InitTypeDef ADC_InitStruct = {0};
 8001846:	f107 0334 	add.w	r3, r7, #52	; 0x34
 800184a:	2200      	movs	r2, #0
 800184c:	601a      	str	r2, [r3, #0]
 800184e:	605a      	str	r2, [r3, #4]
 8001850:	609a      	str	r2, [r3, #8]
  LL_ADC_REG_InitTypeDef ADC_REG_InitStruct = {0};
 8001852:	f107 0320 	add.w	r3, r7, #32
 8001856:	2200      	movs	r2, #0
 8001858:	601a      	str	r2, [r3, #0]
 800185a:	605a      	str	r2, [r3, #4]
 800185c:	609a      	str	r2, [r3, #8]
 800185e:	60da      	str	r2, [r3, #12]
 8001860:	611a      	str	r2, [r3, #16]
  LL_ADC_CommonInitTypeDef ADC_CommonInitStruct = {0};
 8001862:	2300      	movs	r3, #0
 8001864:	61fb      	str	r3, [r7, #28]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001866:	1d3b      	adds	r3, r7, #4
 8001868:	2200      	movs	r2, #0
 800186a:	601a      	str	r2, [r3, #0]
 800186c:	605a      	str	r2, [r3, #4]
 800186e:	609a      	str	r2, [r3, #8]
 8001870:	60da      	str	r2, [r3, #12]
 8001872:	611a      	str	r2, [r3, #16]
 8001874:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_ADC1);
 8001876:	f44f 7080 	mov.w	r0, #256	; 0x100
 800187a:	f7ff fdcb 	bl	8001414 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800187e:	2001      	movs	r0, #1
 8001880:	f7ff fd98 	bl	80013b4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001884:	2002      	movs	r0, #2
 8001886:	f7ff fd95 	bl	80013b4 <LL_AHB1_GRP1_EnableClock>
  PA6   ------> ADC1_IN6
  PA7   ------> ADC1_IN7
  PB0   ------> ADC1_IN8
  PB1   ------> ADC1_IN9
  */
  GPIO_InitStruct.Pin = ADC_Sensor1_Pin|ADC_Sensor2_Pin;
 800188a:	23c0      	movs	r3, #192	; 0xc0
 800188c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 800188e:	2303      	movs	r3, #3
 8001890:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001892:	2300      	movs	r3, #0
 8001894:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001896:	1d3b      	adds	r3, r7, #4
 8001898:	4619      	mov	r1, r3
 800189a:	4823      	ldr	r0, [pc, #140]	; (8001928 <MX_ADC1_Init+0xe8>)
 800189c:	f000 ff8c 	bl	80027b8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = ADC_Battery_Pin|LL_GPIO_PIN_1;
 80018a0:	2303      	movs	r3, #3
 80018a2:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ANALOG;
 80018a4:	2303      	movs	r3, #3
 80018a6:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80018a8:	2300      	movs	r3, #0
 80018aa:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80018ac:	1d3b      	adds	r3, r7, #4
 80018ae:	4619      	mov	r1, r3
 80018b0:	481e      	ldr	r0, [pc, #120]	; (800192c <MX_ADC1_Init+0xec>)
 80018b2:	f000 ff81 	bl	80027b8 <LL_GPIO_Init>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  ADC_InitStruct.Resolution = LL_ADC_RESOLUTION_12B;
 80018b6:	2300      	movs	r3, #0
 80018b8:	637b      	str	r3, [r7, #52]	; 0x34
  ADC_InitStruct.DataAlignment = LL_ADC_DATA_ALIGN_RIGHT;
 80018ba:	2300      	movs	r3, #0
 80018bc:	63bb      	str	r3, [r7, #56]	; 0x38
  ADC_InitStruct.SequencersScanMode = LL_ADC_SEQ_SCAN_DISABLE;
 80018be:	2300      	movs	r3, #0
 80018c0:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_ADC_Init(ADC1, &ADC_InitStruct);
 80018c2:	f107 0334 	add.w	r3, r7, #52	; 0x34
 80018c6:	4619      	mov	r1, r3
 80018c8:	4819      	ldr	r0, [pc, #100]	; (8001930 <MX_ADC1_Init+0xf0>)
 80018ca:	f000 fce9 	bl	80022a0 <LL_ADC_Init>
  ADC_REG_InitStruct.TriggerSource = LL_ADC_REG_TRIG_SOFTWARE;
 80018ce:	2300      	movs	r3, #0
 80018d0:	623b      	str	r3, [r7, #32]
  ADC_REG_InitStruct.SequencerLength = LL_ADC_REG_SEQ_SCAN_DISABLE;
 80018d2:	2300      	movs	r3, #0
 80018d4:	627b      	str	r3, [r7, #36]	; 0x24
  ADC_REG_InitStruct.SequencerDiscont = LL_ADC_REG_SEQ_DISCONT_DISABLE;
 80018d6:	2300      	movs	r3, #0
 80018d8:	62bb      	str	r3, [r7, #40]	; 0x28
  ADC_REG_InitStruct.ContinuousMode = LL_ADC_REG_CONV_SINGLE;
 80018da:	2300      	movs	r3, #0
 80018dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  ADC_REG_InitStruct.DMATransfer = LL_ADC_REG_DMA_TRANSFER_NONE;
 80018de:	2300      	movs	r3, #0
 80018e0:	633b      	str	r3, [r7, #48]	; 0x30
  LL_ADC_REG_Init(ADC1, &ADC_REG_InitStruct);
 80018e2:	f107 0320 	add.w	r3, r7, #32
 80018e6:	4619      	mov	r1, r3
 80018e8:	4811      	ldr	r0, [pc, #68]	; (8001930 <MX_ADC1_Init+0xf0>)
 80018ea:	f000 fd05 	bl	80022f8 <LL_ADC_REG_Init>
  LL_ADC_REG_SetFlagEndOfConversion(ADC1, LL_ADC_REG_FLAG_EOC_UNITARY_CONV);
 80018ee:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80018f2:	480f      	ldr	r0, [pc, #60]	; (8001930 <MX_ADC1_Init+0xf0>)
 80018f4:	f7ff fbc5 	bl	8001082 <LL_ADC_REG_SetFlagEndOfConversion>
  ADC_CommonInitStruct.CommonClock = LL_ADC_CLOCK_SYNC_PCLK_DIV4;
 80018f8:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018fc:	61fb      	str	r3, [r7, #28]
  LL_ADC_CommonInit(__LL_ADC_COMMON_INSTANCE(ADC1), &ADC_CommonInitStruct);
 80018fe:	f107 031c 	add.w	r3, r7, #28
 8001902:	4619      	mov	r1, r3
 8001904:	480b      	ldr	r0, [pc, #44]	; (8001934 <MX_ADC1_Init+0xf4>)
 8001906:	f000 fcad 	bl	8002264 <LL_ADC_CommonInit>

  /** Configure Regular Channel
  */
  LL_ADC_REG_SetSequencerRanks(ADC1, LL_ADC_REG_RANK_1, LL_ADC_CHANNEL_6);
 800190a:	4a0b      	ldr	r2, [pc, #44]	; (8001938 <MX_ADC1_Init+0xf8>)
 800190c:	f44f 7100 	mov.w	r1, #512	; 0x200
 8001910:	4807      	ldr	r0, [pc, #28]	; (8001930 <MX_ADC1_Init+0xf0>)
 8001912:	f7ff fb80 	bl	8001016 <LL_ADC_REG_SetSequencerRanks>
  LL_ADC_SetChannelSamplingTime(ADC1, LL_ADC_CHANNEL_6, LL_ADC_SAMPLINGTIME_15CYCLES);
 8001916:	2201      	movs	r2, #1
 8001918:	4907      	ldr	r1, [pc, #28]	; (8001938 <MX_ADC1_Init+0xf8>)
 800191a:	4805      	ldr	r0, [pc, #20]	; (8001930 <MX_ADC1_Init+0xf0>)
 800191c:	f7ff fbc4 	bl	80010a8 <LL_ADC_SetChannelSamplingTime>
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 8001920:	bf00      	nop
 8001922:	3740      	adds	r7, #64	; 0x40
 8001924:	46bd      	mov	sp, r7
 8001926:	bd80      	pop	{r7, pc}
 8001928:	40020000 	.word	0x40020000
 800192c:	40020400 	.word	0x40020400
 8001930:	40012000 	.word	0x40012000
 8001934:	40012300 	.word	0x40012300
 8001938:	03200006 	.word	0x03200006

0800193c <MX_I2C3_Init>:
  * @brief I2C3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C3_Init(void)
{
 800193c:	b580      	push	{r7, lr}
 800193e:	b08e      	sub	sp, #56	; 0x38
 8001940:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN I2C3_Init 0 */

  /* USER CODE END I2C3_Init 0 */

  LL_I2C_InitTypeDef I2C_InitStruct = {0};
 8001942:	f107 0318 	add.w	r3, r7, #24
 8001946:	2220      	movs	r2, #32
 8001948:	2100      	movs	r1, #0
 800194a:	4618      	mov	r0, r3
 800194c:	f002 fbe0 	bl	8004110 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001950:	463b      	mov	r3, r7
 8001952:	2200      	movs	r2, #0
 8001954:	601a      	str	r2, [r3, #0]
 8001956:	605a      	str	r2, [r3, #4]
 8001958:	609a      	str	r2, [r3, #8]
 800195a:	60da      	str	r2, [r3, #12]
 800195c:	611a      	str	r2, [r3, #16]
 800195e:	615a      	str	r2, [r3, #20]

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001960:	2004      	movs	r0, #4
 8001962:	f7ff fd27 	bl	80013b4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001966:	2001      	movs	r0, #1
 8001968:	f7ff fd24 	bl	80013b4 <LL_AHB1_GRP1_EnableClock>
  /**I2C3 GPIO Configuration
  PC9   ------> I2C3_SDA
  PA8   ------> I2C3_SCL
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_9;
 800196c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001970:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001972:	2302      	movs	r3, #2
 8001974:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001976:	2303      	movs	r3, #3
 8001978:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 800197a:	2301      	movs	r3, #1
 800197c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800197e:	2301      	movs	r3, #1
 8001980:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 8001982:	2304      	movs	r3, #4
 8001984:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001986:	463b      	mov	r3, r7
 8001988:	4619      	mov	r1, r3
 800198a:	481f      	ldr	r0, [pc, #124]	; (8001a08 <MX_I2C3_Init+0xcc>)
 800198c:	f000 ff14 	bl	80027b8 <LL_GPIO_Init>

  GPIO_InitStruct.Pin = LL_GPIO_PIN_8;
 8001990:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001994:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001996:	2302      	movs	r3, #2
 8001998:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800199a:	2303      	movs	r3, #3
 800199c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_OPENDRAIN;
 800199e:	2301      	movs	r3, #1
 80019a0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80019a2:	2301      	movs	r3, #1
 80019a4:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_4;
 80019a6:	2304      	movs	r3, #4
 80019a8:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80019aa:	463b      	mov	r3, r7
 80019ac:	4619      	mov	r1, r3
 80019ae:	4817      	ldr	r0, [pc, #92]	; (8001a0c <MX_I2C3_Init+0xd0>)
 80019b0:	f000 ff02 	bl	80027b8 <LL_GPIO_Init>

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_I2C3);
 80019b4:	f44f 0000 	mov.w	r0, #8388608	; 0x800000
 80019b8:	f7ff fd14 	bl	80013e4 <LL_APB1_GRP1_EnableClock>

  /* USER CODE END I2C3_Init 1 */

  /** I2C Initialization
  */
  LL_I2C_DisableOwnAddress2(I2C3);
 80019bc:	4814      	ldr	r0, [pc, #80]	; (8001a10 <MX_I2C3_Init+0xd4>)
 80019be:	f7ff fbf2 	bl	80011a6 <LL_I2C_DisableOwnAddress2>
  LL_I2C_DisableGeneralCall(I2C3);
 80019c2:	4813      	ldr	r0, [pc, #76]	; (8001a10 <MX_I2C3_Init+0xd4>)
 80019c4:	f7ff fbcc 	bl	8001160 <LL_I2C_DisableGeneralCall>
  LL_I2C_EnableClockStretching(I2C3);
 80019c8:	4811      	ldr	r0, [pc, #68]	; (8001a10 <MX_I2C3_Init+0xd4>)
 80019ca:	f7ff fbb9 	bl	8001140 <LL_I2C_EnableClockStretching>
  I2C_InitStruct.PeripheralMode = LL_I2C_MODE_I2C;
 80019ce:	2300      	movs	r3, #0
 80019d0:	61bb      	str	r3, [r7, #24]
  I2C_InitStruct.ClockSpeed = 100000;
 80019d2:	4b10      	ldr	r3, [pc, #64]	; (8001a14 <MX_I2C3_Init+0xd8>)
 80019d4:	61fb      	str	r3, [r7, #28]
  I2C_InitStruct.DutyCycle = LL_I2C_DUTYCYCLE_2;
 80019d6:	2300      	movs	r3, #0
 80019d8:	623b      	str	r3, [r7, #32]
  I2C_InitStruct.OwnAddress1 = 0;
 80019da:	2300      	movs	r3, #0
 80019dc:	62fb      	str	r3, [r7, #44]	; 0x2c
  I2C_InitStruct.TypeAcknowledge = LL_I2C_ACK;
 80019de:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80019e2:	633b      	str	r3, [r7, #48]	; 0x30
  I2C_InitStruct.OwnAddrSize = LL_I2C_OWNADDRESS1_7BIT;
 80019e4:	f44f 4380 	mov.w	r3, #16384	; 0x4000
 80019e8:	637b      	str	r3, [r7, #52]	; 0x34
  LL_I2C_Init(I2C3, &I2C_InitStruct);
 80019ea:	f107 0318 	add.w	r3, r7, #24
 80019ee:	4619      	mov	r1, r3
 80019f0:	4807      	ldr	r0, [pc, #28]	; (8001a10 <MX_I2C3_Init+0xd4>)
 80019f2:	f001 f861 	bl	8002ab8 <LL_I2C_Init>
  LL_I2C_SetOwnAddress2(I2C3, 0);
 80019f6:	2100      	movs	r1, #0
 80019f8:	4805      	ldr	r0, [pc, #20]	; (8001a10 <MX_I2C3_Init+0xd4>)
 80019fa:	f7ff fbc1 	bl	8001180 <LL_I2C_SetOwnAddress2>
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 80019fe:	bf00      	nop
 8001a00:	3738      	adds	r7, #56	; 0x38
 8001a02:	46bd      	mov	sp, r7
 8001a04:	bd80      	pop	{r7, pc}
 8001a06:	bf00      	nop
 8001a08:	40020800 	.word	0x40020800
 8001a0c:	40020000 	.word	0x40020000
 8001a10:	40005c00 	.word	0x40005c00
 8001a14:	000186a0 	.word	0x000186a0

08001a18 <MX_SPI2_Init>:
  * @brief SPI2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_SPI2_Init(void)
{
 8001a18:	b580      	push	{r7, lr}
 8001a1a:	b090      	sub	sp, #64	; 0x40
 8001a1c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001a1e:	f107 0318 	add.w	r3, r7, #24
 8001a22:	2228      	movs	r2, #40	; 0x28
 8001a24:	2100      	movs	r1, #0
 8001a26:	4618      	mov	r0, r3
 8001a28:	f002 fb72 	bl	8004110 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001a2c:	463b      	mov	r3, r7
 8001a2e:	2200      	movs	r2, #0
 8001a30:	601a      	str	r2, [r3, #0]
 8001a32:	605a      	str	r2, [r3, #4]
 8001a34:	609a      	str	r2, [r3, #8]
 8001a36:	60da      	str	r2, [r3, #12]
 8001a38:	611a      	str	r2, [r3, #16]
 8001a3a:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001a3c:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001a40:	f7ff fcd0 	bl	80013e4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001a44:	2002      	movs	r0, #2
 8001a46:	f7ff fcb5 	bl	80013b4 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB10   ------> SPI2_SCK
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_10|LL_GPIO_PIN_15;
 8001a4a:	f44f 4304 	mov.w	r3, #33792	; 0x8400
 8001a4e:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001a50:	2302      	movs	r3, #2
 8001a52:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001a54:	2303      	movs	r3, #3
 8001a56:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001a58:	2300      	movs	r3, #0
 8001a5a:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001a5c:	2300      	movs	r3, #0
 8001a5e:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001a60:	2305      	movs	r3, #5
 8001a62:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001a64:	463b      	mov	r3, r7
 8001a66:	4619      	mov	r1, r3
 8001a68:	4813      	ldr	r0, [pc, #76]	; (8001ab8 <MX_SPI2_Init+0xa0>)
 8001a6a:	f000 fea5 	bl	80027b8 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  /* SPI2 parameter configuration*/
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001a6e:	2300      	movs	r3, #0
 8001a70:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001a72:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001a76:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001a78:	2300      	movs	r3, #0
 8001a7a:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_LOW;
 8001a7c:	2300      	movs	r3, #0
 8001a7e:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_1EDGE;
 8001a80:	2300      	movs	r3, #0
 8001a82:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001a84:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001a88:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV2;
 8001a8a:	2300      	movs	r3, #0
 8001a8c:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001a8e:	2300      	movs	r3, #0
 8001a90:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001a92:	2300      	movs	r3, #0
 8001a94:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8001a96:	230a      	movs	r3, #10
 8001a98:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8001a9a:	f107 0318 	add.w	r3, r7, #24
 8001a9e:	4619      	mov	r1, r3
 8001aa0:	4806      	ldr	r0, [pc, #24]	; (8001abc <MX_SPI2_Init+0xa4>)
 8001aa2:	f001 f9a0 	bl	8002de6 <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8001aa6:	2100      	movs	r1, #0
 8001aa8:	4804      	ldr	r0, [pc, #16]	; (8001abc <MX_SPI2_Init+0xa4>)
 8001aaa:	f7ff fd43 	bl	8001534 <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001aae:	bf00      	nop
 8001ab0:	3740      	adds	r7, #64	; 0x40
 8001ab2:	46bd      	mov	sp, r7
 8001ab4:	bd80      	pop	{r7, pc}
 8001ab6:	bf00      	nop
 8001ab8:	40020400 	.word	0x40020400
 8001abc:	40003800 	.word	0x40003800

08001ac0 <MX_TIM2_Init>:
  * @brief TIM2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM2_Init(void)
{
 8001ac0:	b580      	push	{r7, lr}
 8001ac2:	b086      	sub	sp, #24
 8001ac4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001ac6:	1d3b      	adds	r3, r7, #4
 8001ac8:	2200      	movs	r2, #0
 8001aca:	601a      	str	r2, [r3, #0]
 8001acc:	605a      	str	r2, [r3, #4]
 8001ace:	609a      	str	r2, [r3, #8]
 8001ad0:	60da      	str	r2, [r3, #12]
 8001ad2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM2);
 8001ad4:	2001      	movs	r0, #1
 8001ad6:	f7ff fc85 	bl	80013e4 <LL_APB1_GRP1_EnableClock>

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  TIM_InitStruct.Prescaler = 99;
 8001ada:	2363      	movs	r3, #99	; 0x63
 8001adc:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001ade:	2300      	movs	r3, #0
 8001ae0:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 4294967295;
 8001ae2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8001ae6:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001ae8:	2300      	movs	r3, #0
 8001aea:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM2, &TIM_InitStruct);
 8001aec:	1d3b      	adds	r3, r7, #4
 8001aee:	4619      	mov	r1, r3
 8001af0:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001af4:	f001 fa04 	bl	8002f00 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM2);
 8001af8:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001afc:	f7ff fd50 	bl	80015a0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM2, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001b00:	2100      	movs	r1, #0
 8001b02:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001b06:	f7ff fd5b 	bl	80015c0 <LL_TIM_SetClockSource>
  LL_TIM_SetOnePulseMode(TIM2, LL_TIM_ONEPULSEMODE_SINGLE);
 8001b0a:	2108      	movs	r1, #8
 8001b0c:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001b10:	f7ff fd23 	bl	800155a <LL_TIM_SetOnePulseMode>
  LL_TIM_SetTriggerOutput(TIM2, LL_TIM_TRGO_RESET);
 8001b14:	2100      	movs	r1, #0
 8001b16:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001b1a:	f7ff fd66 	bl	80015ea <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM2);
 8001b1e:	f04f 4080 	mov.w	r0, #1073741824	; 0x40000000
 8001b22:	f7ff fd75 	bl	8001610 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */

}
 8001b26:	bf00      	nop
 8001b28:	3718      	adds	r7, #24
 8001b2a:	46bd      	mov	sp, r7
 8001b2c:	bd80      	pop	{r7, pc}
	...

08001b30 <MX_TIM3_Init>:
  * @brief TIM3 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM3_Init(void)
{
 8001b30:	b580      	push	{r7, lr}
 8001b32:	b086      	sub	sp, #24
 8001b34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001b36:	1d3b      	adds	r3, r7, #4
 8001b38:	2200      	movs	r2, #0
 8001b3a:	601a      	str	r2, [r3, #0]
 8001b3c:	605a      	str	r2, [r3, #4]
 8001b3e:	609a      	str	r2, [r3, #8]
 8001b40:	60da      	str	r2, [r3, #12]
 8001b42:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM3);
 8001b44:	2002      	movs	r0, #2
 8001b46:	f7ff fc4d 	bl	80013e4 <LL_APB1_GRP1_EnableClock>

  /* TIM3 interrupt Init */
  NVIC_SetPriority(TIM3_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001b4a:	f7ff f9db 	bl	8000f04 <__NVIC_GetPriorityGrouping>
 8001b4e:	4603      	mov	r3, r0
 8001b50:	2200      	movs	r2, #0
 8001b52:	2100      	movs	r1, #0
 8001b54:	4618      	mov	r0, r3
 8001b56:	f7ff fa2b 	bl	8000fb0 <NVIC_EncodePriority>
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	4619      	mov	r1, r3
 8001b5e:	201d      	movs	r0, #29
 8001b60:	f7ff f9fc 	bl	8000f5c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM3_IRQn);
 8001b64:	201d      	movs	r0, #29
 8001b66:	f7ff f9db 	bl	8000f20 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  TIM_InitStruct.Prescaler = 99;
 8001b6a:	2363      	movs	r3, #99	; 0x63
 8001b6c:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001b6e:	2300      	movs	r3, #0
 8001b70:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 65535;
 8001b72:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001b76:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001b78:	2300      	movs	r3, #0
 8001b7a:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM3, &TIM_InitStruct);
 8001b7c:	1d3b      	adds	r3, r7, #4
 8001b7e:	4619      	mov	r1, r3
 8001b80:	480a      	ldr	r0, [pc, #40]	; (8001bac <MX_TIM3_Init+0x7c>)
 8001b82:	f001 f9bd 	bl	8002f00 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM3);
 8001b86:	4809      	ldr	r0, [pc, #36]	; (8001bac <MX_TIM3_Init+0x7c>)
 8001b88:	f7ff fcfa 	bl	8001580 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM3, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001b8c:	2100      	movs	r1, #0
 8001b8e:	4807      	ldr	r0, [pc, #28]	; (8001bac <MX_TIM3_Init+0x7c>)
 8001b90:	f7ff fd16 	bl	80015c0 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM3, LL_TIM_TRGO_RESET);
 8001b94:	2100      	movs	r1, #0
 8001b96:	4805      	ldr	r0, [pc, #20]	; (8001bac <MX_TIM3_Init+0x7c>)
 8001b98:	f7ff fd27 	bl	80015ea <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM3);
 8001b9c:	4803      	ldr	r0, [pc, #12]	; (8001bac <MX_TIM3_Init+0x7c>)
 8001b9e:	f7ff fd37 	bl	8001610 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM3_Init 2 */
  /* USER CODE END TIM3_Init 2 */

}
 8001ba2:	bf00      	nop
 8001ba4:	3718      	adds	r7, #24
 8001ba6:	46bd      	mov	sp, r7
 8001ba8:	bd80      	pop	{r7, pc}
 8001baa:	bf00      	nop
 8001bac:	40000400 	.word	0x40000400

08001bb0 <MX_TIM4_Init>:
  * @brief TIM4 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM4_Init(void)
{
 8001bb0:	b580      	push	{r7, lr}
 8001bb2:	b086      	sub	sp, #24
 8001bb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001bb6:	1d3b      	adds	r3, r7, #4
 8001bb8:	2200      	movs	r2, #0
 8001bba:	601a      	str	r2, [r3, #0]
 8001bbc:	605a      	str	r2, [r3, #4]
 8001bbe:	609a      	str	r2, [r3, #8]
 8001bc0:	60da      	str	r2, [r3, #12]
 8001bc2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM4);
 8001bc4:	2004      	movs	r0, #4
 8001bc6:	f7ff fc0d 	bl	80013e4 <LL_APB1_GRP1_EnableClock>

  /* TIM4 interrupt Init */
  NVIC_SetPriority(TIM4_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 0));
 8001bca:	f7ff f99b 	bl	8000f04 <__NVIC_GetPriorityGrouping>
 8001bce:	4603      	mov	r3, r0
 8001bd0:	2200      	movs	r2, #0
 8001bd2:	2100      	movs	r1, #0
 8001bd4:	4618      	mov	r0, r3
 8001bd6:	f7ff f9eb 	bl	8000fb0 <NVIC_EncodePriority>
 8001bda:	4603      	mov	r3, r0
 8001bdc:	4619      	mov	r1, r3
 8001bde:	201e      	movs	r0, #30
 8001be0:	f7ff f9bc 	bl	8000f5c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM4_IRQn);
 8001be4:	201e      	movs	r0, #30
 8001be6:	f7ff f99b 	bl	8000f20 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  TIM_InitStruct.Prescaler = 99;
 8001bea:	2363      	movs	r3, #99	; 0x63
 8001bec:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001bee:	2300      	movs	r3, #0
 8001bf0:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 65535;
 8001bf2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8001bf6:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001bf8:	2300      	movs	r3, #0
 8001bfa:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM4, &TIM_InitStruct);
 8001bfc:	1d3b      	adds	r3, r7, #4
 8001bfe:	4619      	mov	r1, r3
 8001c00:	480a      	ldr	r0, [pc, #40]	; (8001c2c <MX_TIM4_Init+0x7c>)
 8001c02:	f001 f97d 	bl	8002f00 <LL_TIM_Init>
  LL_TIM_EnableARRPreload(TIM4);
 8001c06:	4809      	ldr	r0, [pc, #36]	; (8001c2c <MX_TIM4_Init+0x7c>)
 8001c08:	f7ff fcba 	bl	8001580 <LL_TIM_EnableARRPreload>
  LL_TIM_SetClockSource(TIM4, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001c0c:	2100      	movs	r1, #0
 8001c0e:	4807      	ldr	r0, [pc, #28]	; (8001c2c <MX_TIM4_Init+0x7c>)
 8001c10:	f7ff fcd6 	bl	80015c0 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM4, LL_TIM_TRGO_RESET);
 8001c14:	2100      	movs	r1, #0
 8001c16:	4805      	ldr	r0, [pc, #20]	; (8001c2c <MX_TIM4_Init+0x7c>)
 8001c18:	f7ff fce7 	bl	80015ea <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM4);
 8001c1c:	4803      	ldr	r0, [pc, #12]	; (8001c2c <MX_TIM4_Init+0x7c>)
 8001c1e:	f7ff fcf7 	bl	8001610 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8001c22:	bf00      	nop
 8001c24:	3718      	adds	r7, #24
 8001c26:	46bd      	mov	sp, r7
 8001c28:	bd80      	pop	{r7, pc}
 8001c2a:	bf00      	nop
 8001c2c:	40000800 	.word	0x40000800

08001c30 <MX_TIM5_Init>:
  * @brief TIM5 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM5_Init(void)
{
 8001c30:	b580      	push	{r7, lr}
 8001c32:	b086      	sub	sp, #24
 8001c34:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001c36:	1d3b      	adds	r3, r7, #4
 8001c38:	2200      	movs	r2, #0
 8001c3a:	601a      	str	r2, [r3, #0]
 8001c3c:	605a      	str	r2, [r3, #4]
 8001c3e:	609a      	str	r2, [r3, #8]
 8001c40:	60da      	str	r2, [r3, #12]
 8001c42:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_TIM5);
 8001c44:	2008      	movs	r0, #8
 8001c46:	f7ff fbcd 	bl	80013e4 <LL_APB1_GRP1_EnableClock>

  /* TIM5 interrupt Init */
  NVIC_SetPriority(TIM5_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 2));
 8001c4a:	f7ff f95b 	bl	8000f04 <__NVIC_GetPriorityGrouping>
 8001c4e:	4603      	mov	r3, r0
 8001c50:	2202      	movs	r2, #2
 8001c52:	2100      	movs	r1, #0
 8001c54:	4618      	mov	r0, r3
 8001c56:	f7ff f9ab 	bl	8000fb0 <NVIC_EncodePriority>
 8001c5a:	4603      	mov	r3, r0
 8001c5c:	4619      	mov	r1, r3
 8001c5e:	2032      	movs	r0, #50	; 0x32
 8001c60:	f7ff f97c 	bl	8000f5c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM5_IRQn);
 8001c64:	2032      	movs	r0, #50	; 0x32
 8001c66:	f7ff f95b 	bl	8000f20 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8001c6a:	2300      	movs	r3, #0
 8001c6c:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001c6e:	2300      	movs	r3, #0
 8001c70:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 10000;
 8001c72:	f242 7310 	movw	r3, #10000	; 0x2710
 8001c76:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001c78:	2300      	movs	r3, #0
 8001c7a:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM5, &TIM_InitStruct);
 8001c7c:	1d3b      	adds	r3, r7, #4
 8001c7e:	4619      	mov	r1, r3
 8001c80:	480a      	ldr	r0, [pc, #40]	; (8001cac <MX_TIM5_Init+0x7c>)
 8001c82:	f001 f93d 	bl	8002f00 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM5);
 8001c86:	4809      	ldr	r0, [pc, #36]	; (8001cac <MX_TIM5_Init+0x7c>)
 8001c88:	f7ff fc8a 	bl	80015a0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM5, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001c8c:	2100      	movs	r1, #0
 8001c8e:	4807      	ldr	r0, [pc, #28]	; (8001cac <MX_TIM5_Init+0x7c>)
 8001c90:	f7ff fc96 	bl	80015c0 <LL_TIM_SetClockSource>
  LL_TIM_SetTriggerOutput(TIM5, LL_TIM_TRGO_RESET);
 8001c94:	2100      	movs	r1, #0
 8001c96:	4805      	ldr	r0, [pc, #20]	; (8001cac <MX_TIM5_Init+0x7c>)
 8001c98:	f7ff fca7 	bl	80015ea <LL_TIM_SetTriggerOutput>
  LL_TIM_DisableMasterSlaveMode(TIM5);
 8001c9c:	4803      	ldr	r0, [pc, #12]	; (8001cac <MX_TIM5_Init+0x7c>)
 8001c9e:	f7ff fcb7 	bl	8001610 <LL_TIM_DisableMasterSlaveMode>
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8001ca2:	bf00      	nop
 8001ca4:	3718      	adds	r7, #24
 8001ca6:	46bd      	mov	sp, r7
 8001ca8:	bd80      	pop	{r7, pc}
 8001caa:	bf00      	nop
 8001cac:	40000c00 	.word	0x40000c00

08001cb0 <MX_TIM9_Init>:
  * @brief TIM9 Initialization Function
  * @param None
  * @retval None
  */
static void MX_TIM9_Init(void)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b086      	sub	sp, #24
 8001cb4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM9_Init 0 */

  /* USER CODE END TIM9_Init 0 */

  LL_TIM_InitTypeDef TIM_InitStruct = {0};
 8001cb6:	1d3b      	adds	r3, r7, #4
 8001cb8:	2200      	movs	r2, #0
 8001cba:	601a      	str	r2, [r3, #0]
 8001cbc:	605a      	str	r2, [r3, #4]
 8001cbe:	609a      	str	r2, [r3, #8]
 8001cc0:	60da      	str	r2, [r3, #12]
 8001cc2:	611a      	str	r2, [r3, #16]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_TIM9);
 8001cc4:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8001cc8:	f7ff fba4 	bl	8001414 <LL_APB2_GRP1_EnableClock>

  /* TIM9 interrupt Init */
  NVIC_SetPriority(TIM1_BRK_TIM9_IRQn, NVIC_EncodePriority(NVIC_GetPriorityGrouping(),0, 1));
 8001ccc:	f7ff f91a 	bl	8000f04 <__NVIC_GetPriorityGrouping>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2201      	movs	r2, #1
 8001cd4:	2100      	movs	r1, #0
 8001cd6:	4618      	mov	r0, r3
 8001cd8:	f7ff f96a 	bl	8000fb0 <NVIC_EncodePriority>
 8001cdc:	4603      	mov	r3, r0
 8001cde:	4619      	mov	r1, r3
 8001ce0:	2018      	movs	r0, #24
 8001ce2:	f7ff f93b 	bl	8000f5c <__NVIC_SetPriority>
  NVIC_EnableIRQ(TIM1_BRK_TIM9_IRQn);
 8001ce6:	2018      	movs	r0, #24
 8001ce8:	f7ff f91a 	bl	8000f20 <__NVIC_EnableIRQ>

  /* USER CODE BEGIN TIM9_Init 1 */

  /* USER CODE END TIM9_Init 1 */
  TIM_InitStruct.Prescaler = 0;
 8001cec:	2300      	movs	r3, #0
 8001cee:	80bb      	strh	r3, [r7, #4]
  TIM_InitStruct.CounterMode = LL_TIM_COUNTERMODE_UP;
 8001cf0:	2300      	movs	r3, #0
 8001cf2:	60bb      	str	r3, [r7, #8]
  TIM_InitStruct.Autoreload = 50000;
 8001cf4:	f24c 3350 	movw	r3, #50000	; 0xc350
 8001cf8:	60fb      	str	r3, [r7, #12]
  TIM_InitStruct.ClockDivision = LL_TIM_CLOCKDIVISION_DIV1;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	613b      	str	r3, [r7, #16]
  LL_TIM_Init(TIM9, &TIM_InitStruct);
 8001cfe:	1d3b      	adds	r3, r7, #4
 8001d00:	4619      	mov	r1, r3
 8001d02:	4807      	ldr	r0, [pc, #28]	; (8001d20 <MX_TIM9_Init+0x70>)
 8001d04:	f001 f8fc 	bl	8002f00 <LL_TIM_Init>
  LL_TIM_DisableARRPreload(TIM9);
 8001d08:	4805      	ldr	r0, [pc, #20]	; (8001d20 <MX_TIM9_Init+0x70>)
 8001d0a:	f7ff fc49 	bl	80015a0 <LL_TIM_DisableARRPreload>
  LL_TIM_SetClockSource(TIM9, LL_TIM_CLOCKSOURCE_INTERNAL);
 8001d0e:	2100      	movs	r1, #0
 8001d10:	4803      	ldr	r0, [pc, #12]	; (8001d20 <MX_TIM9_Init+0x70>)
 8001d12:	f7ff fc55 	bl	80015c0 <LL_TIM_SetClockSource>
  /* USER CODE BEGIN TIM9_Init 2 */

  /* USER CODE END TIM9_Init 2 */

}
 8001d16:	bf00      	nop
 8001d18:	3718      	adds	r7, #24
 8001d1a:	46bd      	mov	sp, r7
 8001d1c:	bd80      	pop	{r7, pc}
 8001d1e:	bf00      	nop
 8001d20:	40014000 	.word	0x40014000

08001d24 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8001d24:	b580      	push	{r7, lr}
 8001d26:	b08e      	sub	sp, #56	; 0x38
 8001d28:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN USART2_Init 0 */

  /* USER CODE END USART2_Init 0 */

  LL_USART_InitTypeDef USART_InitStruct = {0};
 8001d2a:	f107 031c 	add.w	r3, r7, #28
 8001d2e:	2200      	movs	r2, #0
 8001d30:	601a      	str	r2, [r3, #0]
 8001d32:	605a      	str	r2, [r3, #4]
 8001d34:	609a      	str	r2, [r3, #8]
 8001d36:	60da      	str	r2, [r3, #12]
 8001d38:	611a      	str	r2, [r3, #16]
 8001d3a:	615a      	str	r2, [r3, #20]
 8001d3c:	619a      	str	r2, [r3, #24]

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d3e:	1d3b      	adds	r3, r7, #4
 8001d40:	2200      	movs	r2, #0
 8001d42:	601a      	str	r2, [r3, #0]
 8001d44:	605a      	str	r2, [r3, #4]
 8001d46:	609a      	str	r2, [r3, #8]
 8001d48:	60da      	str	r2, [r3, #12]
 8001d4a:	611a      	str	r2, [r3, #16]
 8001d4c:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_USART2);
 8001d4e:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8001d52:	f7ff fb47 	bl	80013e4 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001d56:	2001      	movs	r0, #1
 8001d58:	f7ff fb2c 	bl	80013b4 <LL_AHB1_GRP1_EnableClock>
  /**USART2 GPIO Configuration
  PA2   ------> USART2_TX
  PA3   ------> USART2_RX
  */
  GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 8001d5c:	230c      	movs	r3, #12
 8001d5e:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d60:	2302      	movs	r3, #2
 8001d62:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d64:	2303      	movs	r3, #3
 8001d66:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d68:	2300      	movs	r3, #0
 8001d6a:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d6c:	2300      	movs	r3, #0
 8001d6e:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_7;
 8001d70:	2307      	movs	r3, #7
 8001d72:	61bb      	str	r3, [r7, #24]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001d74:	1d3b      	adds	r3, r7, #4
 8001d76:	4619      	mov	r1, r3
 8001d78:	4810      	ldr	r0, [pc, #64]	; (8001dbc <MX_USART2_UART_Init+0x98>)
 8001d7a:	f000 fd1d 	bl	80027b8 <LL_GPIO_Init>

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  USART_InitStruct.BaudRate = 115200;
 8001d7e:	f44f 33e1 	mov.w	r3, #115200	; 0x1c200
 8001d82:	61fb      	str	r3, [r7, #28]
  USART_InitStruct.DataWidth = LL_USART_DATAWIDTH_8B;
 8001d84:	2300      	movs	r3, #0
 8001d86:	623b      	str	r3, [r7, #32]
  USART_InitStruct.StopBits = LL_USART_STOPBITS_1;
 8001d88:	2300      	movs	r3, #0
 8001d8a:	627b      	str	r3, [r7, #36]	; 0x24
  USART_InitStruct.Parity = LL_USART_PARITY_NONE;
 8001d8c:	2300      	movs	r3, #0
 8001d8e:	62bb      	str	r3, [r7, #40]	; 0x28
  USART_InitStruct.TransferDirection = LL_USART_DIRECTION_TX_RX;
 8001d90:	230c      	movs	r3, #12
 8001d92:	62fb      	str	r3, [r7, #44]	; 0x2c
  USART_InitStruct.HardwareFlowControl = LL_USART_HWCONTROL_NONE;
 8001d94:	2300      	movs	r3, #0
 8001d96:	633b      	str	r3, [r7, #48]	; 0x30
  USART_InitStruct.OverSampling = LL_USART_OVERSAMPLING_16;
 8001d98:	2300      	movs	r3, #0
 8001d9a:	637b      	str	r3, [r7, #52]	; 0x34
  LL_USART_Init(USART2, &USART_InitStruct);
 8001d9c:	f107 031c 	add.w	r3, r7, #28
 8001da0:	4619      	mov	r1, r3
 8001da2:	4807      	ldr	r0, [pc, #28]	; (8001dc0 <MX_USART2_UART_Init+0x9c>)
 8001da4:	f001 fb8c 	bl	80034c0 <LL_USART_Init>
  LL_USART_ConfigAsyncMode(USART2);
 8001da8:	4805      	ldr	r0, [pc, #20]	; (8001dc0 <MX_USART2_UART_Init+0x9c>)
 8001daa:	f7ff fc51 	bl	8001650 <LL_USART_ConfigAsyncMode>
  LL_USART_Enable(USART2);
 8001dae:	4804      	ldr	r0, [pc, #16]	; (8001dc0 <MX_USART2_UART_Init+0x9c>)
 8001db0:	f7ff fc3e 	bl	8001630 <LL_USART_Enable>
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8001db4:	bf00      	nop
 8001db6:	3738      	adds	r7, #56	; 0x38
 8001db8:	46bd      	mov	sp, r7
 8001dba:	bd80      	pop	{r7, pc}
 8001dbc:	40020000 	.word	0x40020000
 8001dc0:	40004400 	.word	0x40004400

08001dc4 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8001dc4:	b580      	push	{r7, lr}
 8001dc6:	b088      	sub	sp, #32
 8001dc8:	af00      	add	r7, sp, #0
  LL_EXTI_InitTypeDef EXTI_InitStruct = {0};
 8001dca:	f107 0318 	add.w	r3, r7, #24
 8001dce:	2200      	movs	r2, #0
 8001dd0:	601a      	str	r2, [r3, #0]
 8001dd2:	605a      	str	r2, [r3, #4]
  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001dd4:	463b      	mov	r3, r7
 8001dd6:	2200      	movs	r2, #0
 8001dd8:	601a      	str	r2, [r3, #0]
 8001dda:	605a      	str	r2, [r3, #4]
 8001ddc:	609a      	str	r2, [r3, #8]
 8001dde:	60da      	str	r2, [r3, #12]
 8001de0:	611a      	str	r2, [r3, #16]
 8001de2:	615a      	str	r2, [r3, #20]
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8001de4:	2004      	movs	r0, #4
 8001de6:	f7ff fae5 	bl	80013b4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOH);
 8001dea:	2080      	movs	r0, #128	; 0x80
 8001dec:	f7ff fae2 	bl	80013b4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001df0:	2001      	movs	r0, #1
 8001df2:	f7ff fadf 	bl	80013b4 <LL_AHB1_GRP1_EnableClock>
  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001df6:	2002      	movs	r0, #2
 8001df8:	f7ff fadc 	bl	80013b4 <LL_AHB1_GRP1_EnableClock>

  /**/
  LL_GPIO_ResetOutputPin(GPIOC, Sensor_Mux0_Pin|Sensor_Mux1_Pin|Sensor_Mux2_Pin|Sensor_MuxX_Pin
 8001dfc:	f641 410f 	movw	r1, #7183	; 0x1c0f
 8001e00:	4842      	ldr	r0, [pc, #264]	; (8001f0c <MX_GPIO_Init+0x148>)
 8001e02:	f7ff fc99 	bl	8001738 <LL_GPIO_ResetOutputPin>
                          |Motor_R1_Pin|Motor_R3_Pin|Motor_R4_Pin);

  /**/
  LL_GPIO_ResetOutputPin(GPIOA, OLED_DC_Pin|LD2_Pin);
 8001e06:	2130      	movs	r1, #48	; 0x30
 8001e08:	4841      	ldr	r0, [pc, #260]	; (8001f10 <MX_GPIO_Init+0x14c>)
 8001e0a:	f7ff fc95 	bl	8001738 <LL_GPIO_ResetOutputPin>

  /**/
  LL_GPIO_ResetOutputPin(GPIOB, OLED_CS_Pin|Motor_L1_Pin|Motor_L3_Pin|Motor_L4_Pin
 8001e0e:	f247 3104 	movw	r1, #29444	; 0x7304
 8001e12:	4840      	ldr	r0, [pc, #256]	; (8001f14 <MX_GPIO_Init+0x150>)
 8001e14:	f7ff fc90 	bl	8001738 <LL_GPIO_ResetOutputPin>
                          |Motor_L2_Pin|Motor_R2_Pin);

  /**/
  LL_SYSCFG_SetEXTISource(LL_SYSCFG_EXTI_PORTC, LL_SYSCFG_EXTI_LINE13);
 8001e18:	493f      	ldr	r1, [pc, #252]	; (8001f18 <MX_GPIO_Init+0x154>)
 8001e1a:	2002      	movs	r0, #2
 8001e1c:	f7ff fb12 	bl	8001444 <LL_SYSCFG_SetEXTISource>

  /**/
  EXTI_InitStruct.Line_0_31 = LL_EXTI_LINE_13;
 8001e20:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8001e24:	61bb      	str	r3, [r7, #24]
  EXTI_InitStruct.LineCommand = ENABLE;
 8001e26:	2301      	movs	r3, #1
 8001e28:	773b      	strb	r3, [r7, #28]
  EXTI_InitStruct.Mode = LL_EXTI_MODE_IT;
 8001e2a:	2300      	movs	r3, #0
 8001e2c:	777b      	strb	r3, [r7, #29]
  EXTI_InitStruct.Trigger = LL_EXTI_TRIGGER_FALLING;
 8001e2e:	2302      	movs	r3, #2
 8001e30:	77bb      	strb	r3, [r7, #30]
  LL_EXTI_Init(&EXTI_InitStruct);
 8001e32:	f107 0318 	add.w	r3, r7, #24
 8001e36:	4618      	mov	r0, r3
 8001e38:	f000 fb38 	bl	80024ac <LL_EXTI_Init>

  /**/
  LL_GPIO_SetPinPull(B1_GPIO_Port, B1_Pin, LL_GPIO_PULL_NO);
 8001e3c:	2200      	movs	r2, #0
 8001e3e:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e42:	4832      	ldr	r0, [pc, #200]	; (8001f0c <MX_GPIO_Init+0x148>)
 8001e44:	f7ff fc49 	bl	80016da <LL_GPIO_SetPinPull>

  /**/
  LL_GPIO_SetPinMode(B1_GPIO_Port, B1_Pin, LL_GPIO_MODE_INPUT);
 8001e48:	2200      	movs	r2, #0
 8001e4a:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8001e4e:	482f      	ldr	r0, [pc, #188]	; (8001f0c <MX_GPIO_Init+0x148>)
 8001e50:	f7ff fc14 	bl	800167c <LL_GPIO_SetPinMode>

  /**/
  GPIO_InitStruct.Pin = Sensor_Mux0_Pin|Sensor_Mux1_Pin|Sensor_Mux2_Pin|Sensor_MuxX_Pin
 8001e54:	f641 430f 	movw	r3, #7183	; 0x1c0f
 8001e58:	603b      	str	r3, [r7, #0]
                          |Motor_R1_Pin|Motor_R3_Pin|Motor_R4_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e5a:	2301      	movs	r3, #1
 8001e5c:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e5e:	2300      	movs	r3, #0
 8001e60:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e62:	2300      	movs	r3, #0
 8001e64:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001e66:	2300      	movs	r3, #0
 8001e68:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001e6a:	463b      	mov	r3, r7
 8001e6c:	4619      	mov	r1, r3
 8001e6e:	4827      	ldr	r0, [pc, #156]	; (8001f0c <MX_GPIO_Init+0x148>)
 8001e70:	f000 fca2 	bl	80027b8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OLED_DC_Pin;
 8001e74:	2310      	movs	r3, #16
 8001e76:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e78:	2301      	movs	r3, #1
 8001e7a:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e7c:	2300      	movs	r3, #0
 8001e7e:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e80:	2300      	movs	r3, #0
 8001e82:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001e84:	2302      	movs	r3, #2
 8001e86:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(OLED_DC_GPIO_Port, &GPIO_InitStruct);
 8001e88:	463b      	mov	r3, r7
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	4820      	ldr	r0, [pc, #128]	; (8001f10 <MX_GPIO_Init+0x14c>)
 8001e8e:	f000 fc93 	bl	80027b8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = LD2_Pin;
 8001e92:	2320      	movs	r3, #32
 8001e94:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001e96:	2301      	movs	r3, #1
 8001e98:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001e9a:	2300      	movs	r3, #0
 8001e9c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001e9e:	2300      	movs	r3, #0
 8001ea0:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ea2:	2300      	movs	r3, #0
 8001ea4:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8001ea6:	463b      	mov	r3, r7
 8001ea8:	4619      	mov	r1, r3
 8001eaa:	4819      	ldr	r0, [pc, #100]	; (8001f10 <MX_GPIO_Init+0x14c>)
 8001eac:	f000 fc84 	bl	80027b8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = OLED_CS_Pin;
 8001eb0:	2304      	movs	r3, #4
 8001eb2:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001eb4:	2301      	movs	r3, #1
 8001eb6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001eb8:	2300      	movs	r3, #0
 8001eba:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_DOWN;
 8001ec0:	2302      	movs	r3, #2
 8001ec2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(OLED_CS_GPIO_Port, &GPIO_InitStruct);
 8001ec4:	463b      	mov	r3, r7
 8001ec6:	4619      	mov	r1, r3
 8001ec8:	4812      	ldr	r0, [pc, #72]	; (8001f14 <MX_GPIO_Init+0x150>)
 8001eca:	f000 fc75 	bl	80027b8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = Motor_L1_Pin|Motor_L3_Pin|Motor_L4_Pin|Motor_L2_Pin
 8001ece:	f44f 43e6 	mov.w	r3, #29440	; 0x7300
 8001ed2:	603b      	str	r3, [r7, #0]
                          |Motor_R2_Pin;
  GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8001ed4:	2301      	movs	r3, #1
 8001ed6:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_LOW;
 8001ed8:	2300      	movs	r3, #0
 8001eda:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001edc:	2300      	movs	r3, #0
 8001ede:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001ee0:	2300      	movs	r3, #0
 8001ee2:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001ee4:	463b      	mov	r3, r7
 8001ee6:	4619      	mov	r1, r3
 8001ee8:	480a      	ldr	r0, [pc, #40]	; (8001f14 <MX_GPIO_Init+0x150>)
 8001eea:	f000 fc65 	bl	80027b8 <LL_GPIO_Init>

  /**/
  GPIO_InitStruct.Pin = SWL_Pin|SWR_Pin;
 8001eee:	2330      	movs	r3, #48	; 0x30
 8001ef0:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8001ef2:	2300      	movs	r3, #0
 8001ef4:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8001ef6:	2301      	movs	r3, #1
 8001ef8:	613b      	str	r3, [r7, #16]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001efa:	463b      	mov	r3, r7
 8001efc:	4619      	mov	r1, r3
 8001efe:	4805      	ldr	r0, [pc, #20]	; (8001f14 <MX_GPIO_Init+0x150>)
 8001f00:	f000 fc5a 	bl	80027b8 <LL_GPIO_Init>

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 8001f04:	bf00      	nop
 8001f06:	3720      	adds	r7, #32
 8001f08:	46bd      	mov	sp, r7
 8001f0a:	bd80      	pop	{r7, pc}
 8001f0c:	40020800 	.word	0x40020800
 8001f10:	40020000 	.word	0x40020000
 8001f14:	40020400 	.word	0x40020400
 8001f18:	00f00003 	.word	0x00f00003

08001f1c <LL_TIM_ClearFlag_UPDATE>:
  * @rmtoll SR           UIF           LL_TIM_ClearFlag_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_ClearFlag_UPDATE(TIM_TypeDef *TIMx)
{
 8001f1c:	b480      	push	{r7}
 8001f1e:	b083      	sub	sp, #12
 8001f20:	af00      	add	r7, sp, #0
 8001f22:	6078      	str	r0, [r7, #4]
  WRITE_REG(TIMx->SR, ~(TIM_SR_UIF));
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	f06f 0201 	mvn.w	r2, #1
 8001f2a:	611a      	str	r2, [r3, #16]
}
 8001f2c:	bf00      	nop
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
	while (1) {
 8001f3c:	e7fe      	b.n	8001f3c <NMI_Handler+0x4>

08001f3e <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001f3e:	b480      	push	{r7}
 8001f40:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001f42:	e7fe      	b.n	8001f42 <HardFault_Handler+0x4>

08001f44 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001f44:	b480      	push	{r7}
 8001f46:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001f48:	e7fe      	b.n	8001f48 <MemManage_Handler+0x4>

08001f4a <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001f4a:	b480      	push	{r7}
 8001f4c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001f4e:	e7fe      	b.n	8001f4e <BusFault_Handler+0x4>

08001f50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001f50:	b480      	push	{r7}
 8001f52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001f54:	e7fe      	b.n	8001f54 <UsageFault_Handler+0x4>

08001f56 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001f56:	b480      	push	{r7}
 8001f58:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001f5a:	bf00      	nop
 8001f5c:	46bd      	mov	sp, r7
 8001f5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f62:	4770      	bx	lr

08001f64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001f64:	b480      	push	{r7}
 8001f66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001f68:	bf00      	nop
 8001f6a:	46bd      	mov	sp, r7
 8001f6c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f70:	4770      	bx	lr

08001f72 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001f72:	b480      	push	{r7}
 8001f74:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PendSV_IRQn 0 */
  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001f76:	bf00      	nop
 8001f78:	46bd      	mov	sp, r7
 8001f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f7e:	4770      	bx	lr

08001f80 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001f80:	b480      	push	{r7}
 8001f82:	af00      	add	r7, sp, #0
  /* USER CODE END SysTick_IRQn 0 */

  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001f84:	bf00      	nop
 8001f86:	46bd      	mov	sp, r7
 8001f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f8c:	4770      	bx	lr
	...

08001f90 <TIM1_BRK_TIM9_IRQHandler>:

/**
  * @brief This function handles TIM1 break interrupt and TIM9 global interrupt.
  */
void TIM1_BRK_TIM9_IRQHandler(void)
{
 8001f90:	b580      	push	{r7, lr}
 8001f92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 0 */
  Drive_TIM9_IRQ();
 8001f94:	f001 ff9a 	bl	8003ecc <Drive_TIM9_IRQ>
  /* USER CODE END TIM1_BRK_TIM9_IRQn 0 */

  /* USER CODE BEGIN TIM1_BRK_TIM9_IRQn 1 */
  LL_TIM_ClearFlag_UPDATE(TIM9);
 8001f98:	4802      	ldr	r0, [pc, #8]	; (8001fa4 <TIM1_BRK_TIM9_IRQHandler+0x14>)
 8001f9a:	f7ff ffbf 	bl	8001f1c <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM1_BRK_TIM9_IRQn 1 */
}
 8001f9e:	bf00      	nop
 8001fa0:	bd80      	pop	{r7, pc}
 8001fa2:	bf00      	nop
 8001fa4:	40014000 	.word	0x40014000

08001fa8 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 8001fa8:	b580      	push	{r7, lr}
 8001faa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */
  Motor_L_TIM3_IRQ();
 8001fac:	f002 f868 	bl	8004080 <Motor_L_TIM3_IRQ>
  /* USER CODE END TIM3_IRQn 0 */
  /* USER CODE BEGIN TIM3_IRQn 1 */
  LL_TIM_ClearFlag_UPDATE(TIM3);
 8001fb0:	4802      	ldr	r0, [pc, #8]	; (8001fbc <TIM3_IRQHandler+0x14>)
 8001fb2:	f7ff ffb3 	bl	8001f1c <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM3_IRQn 1 */
}
 8001fb6:	bf00      	nop
 8001fb8:	bd80      	pop	{r7, pc}
 8001fba:	bf00      	nop
 8001fbc:	40000400 	.word	0x40000400

08001fc0 <TIM4_IRQHandler>:

/**
  * @brief This function handles TIM4 global interrupt.
  */
void TIM4_IRQHandler(void)
{
 8001fc0:	b580      	push	{r7, lr}
 8001fc2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM4_IRQn 0 */
  Motor_R_TIM4_IRQ();
 8001fc4:	f002 f863 	bl	800408e <Motor_R_TIM4_IRQ>
  /* USER CODE END TIM4_IRQn 0 */
  /* USER CODE BEGIN TIM4_IRQn 1 */
  LL_TIM_ClearFlag_UPDATE(TIM4);
 8001fc8:	4802      	ldr	r0, [pc, #8]	; (8001fd4 <TIM4_IRQHandler+0x14>)
 8001fca:	f7ff ffa7 	bl	8001f1c <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM4_IRQn 1 */
}
 8001fce:	bf00      	nop
 8001fd0:	bd80      	pop	{r7, pc}
 8001fd2:	bf00      	nop
 8001fd4:	40000800 	.word	0x40000800

08001fd8 <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 8001fd8:	b580      	push	{r7, lr}
 8001fda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */
  Sensor_TIM5_IRQ();
 8001fdc:	f002 f85e 	bl	800409c <Sensor_TIM5_IRQ>
  /* USER CODE END TIM5_IRQn 0 */
  /* USER CODE BEGIN TIM5_IRQn 1 */
  LL_TIM_ClearFlag_UPDATE(TIM5);
 8001fe0:	4802      	ldr	r0, [pc, #8]	; (8001fec <TIM5_IRQHandler+0x14>)
 8001fe2:	f7ff ff9b 	bl	8001f1c <LL_TIM_ClearFlag_UPDATE>
  /* USER CODE END TIM5_IRQn 1 */
}
 8001fe6:	bf00      	nop
 8001fe8:	bd80      	pop	{r7, pc}
 8001fea:	bf00      	nop
 8001fec:	40000c00 	.word	0x40000c00

08001ff0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8001ff0:	b480      	push	{r7}
 8001ff2:	af00      	add	r7, sp, #0
	return 1;
 8001ff4:	2301      	movs	r3, #1
}
 8001ff6:	4618      	mov	r0, r3
 8001ff8:	46bd      	mov	sp, r7
 8001ffa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ffe:	4770      	bx	lr

08002000 <_kill>:

int _kill(int pid, int sig)
{
 8002000:	b580      	push	{r7, lr}
 8002002:	b082      	sub	sp, #8
 8002004:	af00      	add	r7, sp, #0
 8002006:	6078      	str	r0, [r7, #4]
 8002008:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 800200a:	f002 f857 	bl	80040bc <__errno>
 800200e:	4603      	mov	r3, r0
 8002010:	2216      	movs	r2, #22
 8002012:	601a      	str	r2, [r3, #0]
	return -1;
 8002014:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 8002018:	4618      	mov	r0, r3
 800201a:	3708      	adds	r7, #8
 800201c:	46bd      	mov	sp, r7
 800201e:	bd80      	pop	{r7, pc}

08002020 <_exit>:

void _exit (int status)
{
 8002020:	b580      	push	{r7, lr}
 8002022:	b082      	sub	sp, #8
 8002024:	af00      	add	r7, sp, #0
 8002026:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 8002028:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800202c:	6878      	ldr	r0, [r7, #4]
 800202e:	f7ff ffe7 	bl	8002000 <_kill>
	while (1) {}		/* Make sure we hang here */
 8002032:	e7fe      	b.n	8002032 <_exit+0x12>

08002034 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002034:	b580      	push	{r7, lr}
 8002036:	b086      	sub	sp, #24
 8002038:	af00      	add	r7, sp, #0
 800203a:	60f8      	str	r0, [r7, #12]
 800203c:	60b9      	str	r1, [r7, #8]
 800203e:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002040:	2300      	movs	r3, #0
 8002042:	617b      	str	r3, [r7, #20]
 8002044:	e00a      	b.n	800205c <_read+0x28>
	{
		*ptr++ = __io_getchar();
 8002046:	f3af 8000 	nop.w
 800204a:	4601      	mov	r1, r0
 800204c:	68bb      	ldr	r3, [r7, #8]
 800204e:	1c5a      	adds	r2, r3, #1
 8002050:	60ba      	str	r2, [r7, #8]
 8002052:	b2ca      	uxtb	r2, r1
 8002054:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002056:	697b      	ldr	r3, [r7, #20]
 8002058:	3301      	adds	r3, #1
 800205a:	617b      	str	r3, [r7, #20]
 800205c:	697a      	ldr	r2, [r7, #20]
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	429a      	cmp	r2, r3
 8002062:	dbf0      	blt.n	8002046 <_read+0x12>
	}

return len;
 8002064:	687b      	ldr	r3, [r7, #4]
}
 8002066:	4618      	mov	r0, r3
 8002068:	3718      	adds	r7, #24
 800206a:	46bd      	mov	sp, r7
 800206c:	bd80      	pop	{r7, pc}

0800206e <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 800206e:	b580      	push	{r7, lr}
 8002070:	b086      	sub	sp, #24
 8002072:	af00      	add	r7, sp, #0
 8002074:	60f8      	str	r0, [r7, #12]
 8002076:	60b9      	str	r1, [r7, #8]
 8002078:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800207a:	2300      	movs	r3, #0
 800207c:	617b      	str	r3, [r7, #20]
 800207e:	e009      	b.n	8002094 <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002080:	68bb      	ldr	r3, [r7, #8]
 8002082:	1c5a      	adds	r2, r3, #1
 8002084:	60ba      	str	r2, [r7, #8]
 8002086:	781b      	ldrb	r3, [r3, #0]
 8002088:	4618      	mov	r0, r3
 800208a:	f001 ff91 	bl	8003fb0 <__io_putchar>
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 800208e:	697b      	ldr	r3, [r7, #20]
 8002090:	3301      	adds	r3, #1
 8002092:	617b      	str	r3, [r7, #20]
 8002094:	697a      	ldr	r2, [r7, #20]
 8002096:	687b      	ldr	r3, [r7, #4]
 8002098:	429a      	cmp	r2, r3
 800209a:	dbf1      	blt.n	8002080 <_write+0x12>
	}
	return len;
 800209c:	687b      	ldr	r3, [r7, #4]
}
 800209e:	4618      	mov	r0, r3
 80020a0:	3718      	adds	r7, #24
 80020a2:	46bd      	mov	sp, r7
 80020a4:	bd80      	pop	{r7, pc}

080020a6 <_close>:

int _close(int file)
{
 80020a6:	b480      	push	{r7}
 80020a8:	b083      	sub	sp, #12
 80020aa:	af00      	add	r7, sp, #0
 80020ac:	6078      	str	r0, [r7, #4]
	return -1;
 80020ae:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
}
 80020b2:	4618      	mov	r0, r3
 80020b4:	370c      	adds	r7, #12
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <_fstat>:


int _fstat(int file, struct stat *st)
{
 80020be:	b480      	push	{r7}
 80020c0:	b083      	sub	sp, #12
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
 80020c6:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 80020ce:	605a      	str	r2, [r3, #4]
	return 0;
 80020d0:	2300      	movs	r3, #0
}
 80020d2:	4618      	mov	r0, r3
 80020d4:	370c      	adds	r7, #12
 80020d6:	46bd      	mov	sp, r7
 80020d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020dc:	4770      	bx	lr

080020de <_isatty>:

int _isatty(int file)
{
 80020de:	b480      	push	{r7}
 80020e0:	b083      	sub	sp, #12
 80020e2:	af00      	add	r7, sp, #0
 80020e4:	6078      	str	r0, [r7, #4]
	return 1;
 80020e6:	2301      	movs	r3, #1
}
 80020e8:	4618      	mov	r0, r3
 80020ea:	370c      	adds	r7, #12
 80020ec:	46bd      	mov	sp, r7
 80020ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020f2:	4770      	bx	lr

080020f4 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80020f4:	b480      	push	{r7}
 80020f6:	b085      	sub	sp, #20
 80020f8:	af00      	add	r7, sp, #0
 80020fa:	60f8      	str	r0, [r7, #12]
 80020fc:	60b9      	str	r1, [r7, #8]
 80020fe:	607a      	str	r2, [r7, #4]
	return 0;
 8002100:	2300      	movs	r3, #0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3714      	adds	r7, #20
 8002106:	46bd      	mov	sp, r7
 8002108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800210c:	4770      	bx	lr
	...

08002110 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002110:	b580      	push	{r7, lr}
 8002112:	b086      	sub	sp, #24
 8002114:	af00      	add	r7, sp, #0
 8002116:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002118:	4a14      	ldr	r2, [pc, #80]	; (800216c <_sbrk+0x5c>)
 800211a:	4b15      	ldr	r3, [pc, #84]	; (8002170 <_sbrk+0x60>)
 800211c:	1ad3      	subs	r3, r2, r3
 800211e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002120:	697b      	ldr	r3, [r7, #20]
 8002122:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002124:	4b13      	ldr	r3, [pc, #76]	; (8002174 <_sbrk+0x64>)
 8002126:	681b      	ldr	r3, [r3, #0]
 8002128:	2b00      	cmp	r3, #0
 800212a:	d102      	bne.n	8002132 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800212c:	4b11      	ldr	r3, [pc, #68]	; (8002174 <_sbrk+0x64>)
 800212e:	4a12      	ldr	r2, [pc, #72]	; (8002178 <_sbrk+0x68>)
 8002130:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002132:	4b10      	ldr	r3, [pc, #64]	; (8002174 <_sbrk+0x64>)
 8002134:	681a      	ldr	r2, [r3, #0]
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	4413      	add	r3, r2
 800213a:	693a      	ldr	r2, [r7, #16]
 800213c:	429a      	cmp	r2, r3
 800213e:	d207      	bcs.n	8002150 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002140:	f001 ffbc 	bl	80040bc <__errno>
 8002144:	4603      	mov	r3, r0
 8002146:	220c      	movs	r2, #12
 8002148:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800214a:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 800214e:	e009      	b.n	8002164 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002150:	4b08      	ldr	r3, [pc, #32]	; (8002174 <_sbrk+0x64>)
 8002152:	681b      	ldr	r3, [r3, #0]
 8002154:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002156:	4b07      	ldr	r3, [pc, #28]	; (8002174 <_sbrk+0x64>)
 8002158:	681a      	ldr	r2, [r3, #0]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	4413      	add	r3, r2
 800215e:	4a05      	ldr	r2, [pc, #20]	; (8002174 <_sbrk+0x64>)
 8002160:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002162:	68fb      	ldr	r3, [r7, #12]
}
 8002164:	4618      	mov	r0, r3
 8002166:	3718      	adds	r7, #24
 8002168:	46bd      	mov	sp, r7
 800216a:	bd80      	pop	{r7, pc}
 800216c:	20020000 	.word	0x20020000
 8002170:	00000400 	.word	0x00000400
 8002174:	200001f0 	.word	0x200001f0
 8002178:	20001290 	.word	0x20001290

0800217c <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 800217c:	b480      	push	{r7}
 800217e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002180:	4b06      	ldr	r3, [pc, #24]	; (800219c <SystemInit+0x20>)
 8002182:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002186:	4a05      	ldr	r2, [pc, #20]	; (800219c <SystemInit+0x20>)
 8002188:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800218c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002190:	bf00      	nop
 8002192:	46bd      	mov	sp, r7
 8002194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002198:	4770      	bx	lr
 800219a:	bf00      	nop
 800219c:	e000ed00 	.word	0xe000ed00

080021a0 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 80021a0:	f8df d034 	ldr.w	sp, [pc, #52]	; 80021d8 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 80021a4:	480d      	ldr	r0, [pc, #52]	; (80021dc <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 80021a6:	490e      	ldr	r1, [pc, #56]	; (80021e0 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 80021a8:	4a0e      	ldr	r2, [pc, #56]	; (80021e4 <LoopFillZerobss+0x1e>)
  movs r3, #0
 80021aa:	2300      	movs	r3, #0
  b LoopCopyDataInit
 80021ac:	e002      	b.n	80021b4 <LoopCopyDataInit>

080021ae <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 80021ae:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 80021b0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 80021b2:	3304      	adds	r3, #4

080021b4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 80021b4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 80021b6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 80021b8:	d3f9      	bcc.n	80021ae <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 80021ba:	4a0b      	ldr	r2, [pc, #44]	; (80021e8 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 80021bc:	4c0b      	ldr	r4, [pc, #44]	; (80021ec <LoopFillZerobss+0x26>)
  movs r3, #0
 80021be:	2300      	movs	r3, #0
  b LoopFillZerobss
 80021c0:	e001      	b.n	80021c6 <LoopFillZerobss>

080021c2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 80021c2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 80021c4:	3204      	adds	r2, #4

080021c6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 80021c6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 80021c8:	d3fb      	bcc.n	80021c2 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 80021ca:	f7ff ffd7 	bl	800217c <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 80021ce:	f001 ff7b 	bl	80040c8 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 80021d2:	f7ff fac0 	bl	8001756 <main>
  bx  lr    
 80021d6:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 80021d8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80021dc:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80021e0:	200001d4 	.word	0x200001d4
  ldr r2, =_sidata
 80021e4:	080076fc 	.word	0x080076fc
  ldr r2, =_sbss
 80021e8:	200001d4 	.word	0x200001d4
  ldr r4, =_ebss
 80021ec:	2000128c 	.word	0x2000128c

080021f0 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80021f0:	e7fe      	b.n	80021f0 <ADC_IRQHandler>

080021f2 <LL_ADC_SetCommonClock>:
{
 80021f2:	b480      	push	{r7}
 80021f4:	b083      	sub	sp, #12
 80021f6:	af00      	add	r7, sp, #0
 80021f8:	6078      	str	r0, [r7, #4]
 80021fa:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_ADCPRE, CommonClock);
 80021fc:	687b      	ldr	r3, [r7, #4]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8002204:	683b      	ldr	r3, [r7, #0]
 8002206:	431a      	orrs	r2, r3
 8002208:	687b      	ldr	r3, [r7, #4]
 800220a:	605a      	str	r2, [r3, #4]
}
 800220c:	bf00      	nop
 800220e:	370c      	adds	r7, #12
 8002210:	46bd      	mov	sp, r7
 8002212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002216:	4770      	bx	lr

08002218 <LL_ADC_REG_SetSequencerLength>:
{
 8002218:	b480      	push	{r7}
 800221a:	b083      	sub	sp, #12
 800221c:	af00      	add	r7, sp, #0
 800221e:	6078      	str	r0, [r7, #4]
 8002220:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SQR1, ADC_SQR1_L, SequencerNbRanks);
 8002222:	687b      	ldr	r3, [r7, #4]
 8002224:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002226:	f423 0270 	bic.w	r2, r3, #15728640	; 0xf00000
 800222a:	683b      	ldr	r3, [r7, #0]
 800222c:	431a      	orrs	r2, r3
 800222e:	687b      	ldr	r3, [r7, #4]
 8002230:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002232:	bf00      	nop
 8002234:	370c      	adds	r7, #12
 8002236:	46bd      	mov	sp, r7
 8002238:	f85d 7b04 	ldr.w	r7, [sp], #4
 800223c:	4770      	bx	lr

0800223e <LL_ADC_IsEnabled>:
  * @rmtoll CR2      ADON           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(ADC_TypeDef *ADCx)
{
 800223e:	b480      	push	{r7}
 8002240:	b083      	sub	sp, #12
 8002242:	af00      	add	r7, sp, #0
 8002244:	6078      	str	r0, [r7, #4]
  return (READ_BIT(ADCx->CR2, ADC_CR2_ADON) == (ADC_CR2_ADON));
 8002246:	687b      	ldr	r3, [r7, #4]
 8002248:	689b      	ldr	r3, [r3, #8]
 800224a:	f003 0301 	and.w	r3, r3, #1
 800224e:	2b01      	cmp	r3, #1
 8002250:	bf0c      	ite	eq
 8002252:	2301      	moveq	r3, #1
 8002254:	2300      	movne	r3, #0
 8002256:	b2db      	uxtb	r3, r3
}
 8002258:	4618      	mov	r0, r3
 800225a:	370c      	adds	r7, #12
 800225c:	46bd      	mov	sp, r7
 800225e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002262:	4770      	bx	lr

08002264 <LL_ADC_CommonInit>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC common registers are initialized
  *          - ERROR: ADC common registers are not initialized
  */
ErrorStatus LL_ADC_CommonInit(ADC_Common_TypeDef *ADCxy_COMMON, LL_ADC_CommonInitTypeDef *ADC_CommonInitStruct)
{
 8002264:	b580      	push	{r7, lr}
 8002266:	b084      	sub	sp, #16
 8002268:	af00      	add	r7, sp, #0
 800226a:	6078      	str	r0, [r7, #4]
 800226c:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 800226e:	2300      	movs	r3, #0
 8002270:	73fb      	strb	r3, [r7, #15]
  /* Note: Hardware constraint (refer to description of functions             */
  /*       "LL_ADC_SetCommonXXX()" and "LL_ADC_SetMultiXXX()"):               */
  /*       On this STM32 series, setting of these features is conditioned to  */
  /*       ADC state:                                                         */
  /*       All ADC instances of the ADC common group must be disabled.        */
  if(__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(ADCxy_COMMON) == 0UL)
 8002272:	480a      	ldr	r0, [pc, #40]	; (800229c <LL_ADC_CommonInit+0x38>)
 8002274:	f7ff ffe3 	bl	800223e <LL_ADC_IsEnabled>
 8002278:	4603      	mov	r3, r0
 800227a:	2b00      	cmp	r3, #0
 800227c:	d106      	bne.n	800228c <LL_ADC_CommonInit+0x28>
                   ADC_CommonInitStruct->CommonClock
                 | LL_ADC_MULTI_INDEPENDENT
                );
    }
#else
    LL_ADC_SetCommonClock(ADCxy_COMMON, ADC_CommonInitStruct->CommonClock);
 800227e:	683b      	ldr	r3, [r7, #0]
 8002280:	681b      	ldr	r3, [r3, #0]
 8002282:	4619      	mov	r1, r3
 8002284:	6878      	ldr	r0, [r7, #4]
 8002286:	f7ff ffb4 	bl	80021f2 <LL_ADC_SetCommonClock>
 800228a:	e001      	b.n	8002290 <LL_ADC_CommonInit+0x2c>
  }
  else
  {
    /* Initialization error: One or several ADC instances belonging to        */
    /* the same ADC common instance are not disabled.                         */
    status = ERROR;
 800228c:	2301      	movs	r3, #1
 800228e:	73fb      	strb	r3, [r7, #15]
  }
  
  return status;
 8002290:	7bfb      	ldrb	r3, [r7, #15]
}
 8002292:	4618      	mov	r0, r3
 8002294:	3710      	adds	r7, #16
 8002296:	46bd      	mov	sp, r7
 8002298:	bd80      	pop	{r7, pc}
 800229a:	bf00      	nop
 800229c:	40012000 	.word	0x40012000

080022a0 <LL_ADC_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_Init(ADC_TypeDef *ADCx, LL_ADC_InitTypeDef *ADC_InitStruct)
{
 80022a0:	b580      	push	{r7, lr}
 80022a2:	b084      	sub	sp, #16
 80022a4:	af00      	add	r7, sp, #0
 80022a6:	6078      	str	r0, [r7, #4]
 80022a8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 80022aa:	2300      	movs	r3, #0
 80022ac:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_ADC_DATA_ALIGN(ADC_InitStruct->DataAlignment));
  assert_param(IS_LL_ADC_SCAN_SELECTION(ADC_InitStruct->SequencersScanMode));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0UL)
 80022ae:	6878      	ldr	r0, [r7, #4]
 80022b0:	f7ff ffc5 	bl	800223e <LL_ADC_IsEnabled>
 80022b4:	4603      	mov	r3, r0
 80022b6:	2b00      	cmp	r3, #0
 80022b8:	d117      	bne.n	80022ea <LL_ADC_Init+0x4a>
  {
    /* Configuration of ADC hierarchical scope:                               */
    /*  - ADC instance                                                        */
    /*    - Set ADC data resolution                                           */
    /*    - Set ADC conversion data alignment                                 */
    MODIFY_REG(ADCx->CR1,
 80022ba:	687b      	ldr	r3, [r7, #4]
 80022bc:	685b      	ldr	r3, [r3, #4]
 80022be:	f023 7340 	bic.w	r3, r3, #50331648	; 0x3000000
 80022c2:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80022c6:	683a      	ldr	r2, [r7, #0]
 80022c8:	6811      	ldr	r1, [r2, #0]
 80022ca:	683a      	ldr	r2, [r7, #0]
 80022cc:	6892      	ldr	r2, [r2, #8]
 80022ce:	430a      	orrs	r2, r1
 80022d0:	431a      	orrs	r2, r3
 80022d2:	687b      	ldr	r3, [r7, #4]
 80022d4:	605a      	str	r2, [r3, #4]
              ,
                 ADC_InitStruct->Resolution
               | ADC_InitStruct->SequencersScanMode
              );
    
    MODIFY_REG(ADCx->CR2,
 80022d6:	687b      	ldr	r3, [r7, #4]
 80022d8:	689b      	ldr	r3, [r3, #8]
 80022da:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 80022de:	683b      	ldr	r3, [r7, #0]
 80022e0:	685b      	ldr	r3, [r3, #4]
 80022e2:	431a      	orrs	r2, r3
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	609a      	str	r2, [r3, #8]
 80022e8:	e001      	b.n	80022ee <LL_ADC_Init+0x4e>

  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 80022ea:	2301      	movs	r3, #1
 80022ec:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 80022ee:	7bfb      	ldrb	r3, [r7, #15]
}
 80022f0:	4618      	mov	r0, r3
 80022f2:	3710      	adds	r7, #16
 80022f4:	46bd      	mov	sp, r7
 80022f6:	bd80      	pop	{r7, pc}

080022f8 <LL_ADC_REG_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: ADC registers are initialized
  *          - ERROR: ADC registers are not initialized
  */
ErrorStatus LL_ADC_REG_Init(ADC_TypeDef *ADCx, LL_ADC_REG_InitTypeDef *ADC_REG_InitStruct)
{
 80022f8:	b580      	push	{r7, lr}
 80022fa:	b084      	sub	sp, #16
 80022fc:	af00      	add	r7, sp, #0
 80022fe:	6078      	str	r0, [r7, #4]
 8002300:	6039      	str	r1, [r7, #0]
  ErrorStatus status = SUCCESS;
 8002302:	2300      	movs	r3, #0
 8002304:	73fb      	strb	r3, [r7, #15]
  assert_param((ADC_REG_InitStruct->ContinuousMode == LL_ADC_REG_CONV_SINGLE)
               || (ADC_REG_InitStruct->SequencerDiscont == LL_ADC_REG_SEQ_DISCONT_DISABLE));
  
  /* Note: Hardware constraint (refer to description of this function):       */
  /*       ADC instance must be disabled.                                     */
  if(LL_ADC_IsEnabled(ADCx) == 0UL)
 8002306:	6878      	ldr	r0, [r7, #4]
 8002308:	f7ff ff99 	bl	800223e <LL_ADC_IsEnabled>
 800230c:	4603      	mov	r3, r0
 800230e:	2b00      	cmp	r3, #0
 8002310:	d12b      	bne.n	800236a <LL_ADC_REG_Init+0x72>
    /*    - Set ADC group regular conversion data transfer: no transfer or    */
    /*      transfer by DMA, and DMA requests mode                            */
    /* Note: On this STM32 series, ADC trigger edge is set when starting      */
    /*       ADC conversion.                                                  */
    /*       Refer to function @ref LL_ADC_REG_StartConversionExtTrig().      */
    if(ADC_REG_InitStruct->SequencerLength != LL_ADC_REG_SEQ_SCAN_DISABLE)
 8002312:	683b      	ldr	r3, [r7, #0]
 8002314:	685b      	ldr	r3, [r3, #4]
 8002316:	2b00      	cmp	r3, #0
 8002318:	d009      	beq.n	800232e <LL_ADC_REG_Init+0x36>
    {
      MODIFY_REG(ADCx->CR1,
 800231a:	687b      	ldr	r3, [r7, #4]
 800231c:	685b      	ldr	r3, [r3, #4]
 800231e:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8002322:	683b      	ldr	r3, [r7, #0]
 8002324:	689b      	ldr	r3, [r3, #8]
 8002326:	431a      	orrs	r2, r3
 8002328:	687b      	ldr	r3, [r7, #4]
 800232a:	605a      	str	r2, [r3, #4]
 800232c:	e005      	b.n	800233a <LL_ADC_REG_Init+0x42>
                   ADC_REG_InitStruct->SequencerDiscont
                );
    }
    else
    {
      MODIFY_REG(ADCx->CR1,
 800232e:	687b      	ldr	r3, [r7, #4]
 8002330:	685b      	ldr	r3, [r3, #4]
 8002332:	f423 4268 	bic.w	r2, r3, #59392	; 0xe800
 8002336:	687b      	ldr	r3, [r7, #4]
 8002338:	605a      	str	r2, [r3, #4]
                ,
                   LL_ADC_REG_SEQ_DISCONT_DISABLE
                );
    }
    
    MODIFY_REG(ADCx->CR2,
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	689a      	ldr	r2, [r3, #8]
 800233e:	4b0e      	ldr	r3, [pc, #56]	; (8002378 <LL_ADC_REG_Init+0x80>)
 8002340:	4013      	ands	r3, r2
 8002342:	683a      	ldr	r2, [r7, #0]
 8002344:	6812      	ldr	r2, [r2, #0]
 8002346:	f002 6170 	and.w	r1, r2, #251658240	; 0xf000000
 800234a:	683a      	ldr	r2, [r7, #0]
 800234c:	68d2      	ldr	r2, [r2, #12]
 800234e:	4311      	orrs	r1, r2
 8002350:	683a      	ldr	r2, [r7, #0]
 8002352:	6912      	ldr	r2, [r2, #16]
 8002354:	430a      	orrs	r2, r1
 8002356:	431a      	orrs	r2, r3
 8002358:	687b      	ldr	r3, [r7, #4]
 800235a:	609a      	str	r2, [r3, #8]
    /* Note: If ADC instance feature scan mode is disabled                    */
    /*       (refer to  ADC instance initialization structure                 */
    /*       parameter @ref SequencersScanMode                                */
    /*       or function @ref LL_ADC_SetSequencersScanMode() ),               */
    /*       this parameter is discarded.                                     */
    LL_ADC_REG_SetSequencerLength(ADCx, ADC_REG_InitStruct->SequencerLength);
 800235c:	683b      	ldr	r3, [r7, #0]
 800235e:	685b      	ldr	r3, [r3, #4]
 8002360:	4619      	mov	r1, r3
 8002362:	6878      	ldr	r0, [r7, #4]
 8002364:	f7ff ff58 	bl	8002218 <LL_ADC_REG_SetSequencerLength>
 8002368:	e001      	b.n	800236e <LL_ADC_REG_Init+0x76>
  }
  else
  {
    /* Initialization error: ADC instance is not disabled. */
    status = ERROR;
 800236a:	2301      	movs	r3, #1
 800236c:	73fb      	strb	r3, [r7, #15]
  }
  return status;
 800236e:	7bfb      	ldrb	r3, [r7, #15]
}
 8002370:	4618      	mov	r0, r3
 8002372:	3710      	adds	r7, #16
 8002374:	46bd      	mov	sp, r7
 8002376:	bd80      	pop	{r7, pc}
 8002378:	c0fffcfd 	.word	0xc0fffcfd

0800237c <LL_EXTI_EnableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableIT_0_31(uint32_t ExtiLine)
{
 800237c:	b480      	push	{r7}
 800237e:	b083      	sub	sp, #12
 8002380:	af00      	add	r7, sp, #0
 8002382:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->IMR, ExtiLine);
 8002384:	4b05      	ldr	r3, [pc, #20]	; (800239c <LL_EXTI_EnableIT_0_31+0x20>)
 8002386:	681a      	ldr	r2, [r3, #0]
 8002388:	4904      	ldr	r1, [pc, #16]	; (800239c <LL_EXTI_EnableIT_0_31+0x20>)
 800238a:	687b      	ldr	r3, [r7, #4]
 800238c:	4313      	orrs	r3, r2
 800238e:	600b      	str	r3, [r1, #0]
}
 8002390:	bf00      	nop
 8002392:	370c      	adds	r7, #12
 8002394:	46bd      	mov	sp, r7
 8002396:	f85d 7b04 	ldr.w	r7, [sp], #4
 800239a:	4770      	bx	lr
 800239c:	40013c00 	.word	0x40013c00

080023a0 <LL_EXTI_DisableIT_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableIT_0_31(uint32_t ExtiLine)
{
 80023a0:	b480      	push	{r7}
 80023a2:	b083      	sub	sp, #12
 80023a4:	af00      	add	r7, sp, #0
 80023a6:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->IMR, ExtiLine);
 80023a8:	4b06      	ldr	r3, [pc, #24]	; (80023c4 <LL_EXTI_DisableIT_0_31+0x24>)
 80023aa:	681a      	ldr	r2, [r3, #0]
 80023ac:	687b      	ldr	r3, [r7, #4]
 80023ae:	43db      	mvns	r3, r3
 80023b0:	4904      	ldr	r1, [pc, #16]	; (80023c4 <LL_EXTI_DisableIT_0_31+0x24>)
 80023b2:	4013      	ands	r3, r2
 80023b4:	600b      	str	r3, [r1, #0]
}
 80023b6:	bf00      	nop
 80023b8:	370c      	adds	r7, #12
 80023ba:	46bd      	mov	sp, r7
 80023bc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023c0:	4770      	bx	lr
 80023c2:	bf00      	nop
 80023c4:	40013c00 	.word	0x40013c00

080023c8 <LL_EXTI_EnableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableEvent_0_31(uint32_t ExtiLine)
{
 80023c8:	b480      	push	{r7}
 80023ca:	b083      	sub	sp, #12
 80023cc:	af00      	add	r7, sp, #0
 80023ce:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->EMR, ExtiLine);
 80023d0:	4b05      	ldr	r3, [pc, #20]	; (80023e8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80023d2:	685a      	ldr	r2, [r3, #4]
 80023d4:	4904      	ldr	r1, [pc, #16]	; (80023e8 <LL_EXTI_EnableEvent_0_31+0x20>)
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	4313      	orrs	r3, r2
 80023da:	604b      	str	r3, [r1, #4]

}
 80023dc:	bf00      	nop
 80023de:	370c      	adds	r7, #12
 80023e0:	46bd      	mov	sp, r7
 80023e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023e6:	4770      	bx	lr
 80023e8:	40013c00 	.word	0x40013c00

080023ec <LL_EXTI_DisableEvent_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableEvent_0_31(uint32_t ExtiLine)
{
 80023ec:	b480      	push	{r7}
 80023ee:	b083      	sub	sp, #12
 80023f0:	af00      	add	r7, sp, #0
 80023f2:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->EMR, ExtiLine);
 80023f4:	4b06      	ldr	r3, [pc, #24]	; (8002410 <LL_EXTI_DisableEvent_0_31+0x24>)
 80023f6:	685a      	ldr	r2, [r3, #4]
 80023f8:	687b      	ldr	r3, [r7, #4]
 80023fa:	43db      	mvns	r3, r3
 80023fc:	4904      	ldr	r1, [pc, #16]	; (8002410 <LL_EXTI_DisableEvent_0_31+0x24>)
 80023fe:	4013      	ands	r3, r2
 8002400:	604b      	str	r3, [r1, #4]
}
 8002402:	bf00      	nop
 8002404:	370c      	adds	r7, #12
 8002406:	46bd      	mov	sp, r7
 8002408:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240c:	4770      	bx	lr
 800240e:	bf00      	nop
 8002410:	40013c00 	.word	0x40013c00

08002414 <LL_EXTI_EnableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002414:	b480      	push	{r7}
 8002416:	b083      	sub	sp, #12
 8002418:	af00      	add	r7, sp, #0
 800241a:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->RTSR, ExtiLine);
 800241c:	4b05      	ldr	r3, [pc, #20]	; (8002434 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 800241e:	689a      	ldr	r2, [r3, #8]
 8002420:	4904      	ldr	r1, [pc, #16]	; (8002434 <LL_EXTI_EnableRisingTrig_0_31+0x20>)
 8002422:	687b      	ldr	r3, [r7, #4]
 8002424:	4313      	orrs	r3, r2
 8002426:	608b      	str	r3, [r1, #8]

}
 8002428:	bf00      	nop
 800242a:	370c      	adds	r7, #12
 800242c:	46bd      	mov	sp, r7
 800242e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002432:	4770      	bx	lr
 8002434:	40013c00 	.word	0x40013c00

08002438 <LL_EXTI_DisableRisingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableRisingTrig_0_31(uint32_t ExtiLine)
{
 8002438:	b480      	push	{r7}
 800243a:	b083      	sub	sp, #12
 800243c:	af00      	add	r7, sp, #0
 800243e:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->RTSR, ExtiLine);
 8002440:	4b06      	ldr	r3, [pc, #24]	; (800245c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 8002442:	689a      	ldr	r2, [r3, #8]
 8002444:	687b      	ldr	r3, [r7, #4]
 8002446:	43db      	mvns	r3, r3
 8002448:	4904      	ldr	r1, [pc, #16]	; (800245c <LL_EXTI_DisableRisingTrig_0_31+0x24>)
 800244a:	4013      	ands	r3, r2
 800244c:	608b      	str	r3, [r1, #8]

}
 800244e:	bf00      	nop
 8002450:	370c      	adds	r7, #12
 8002452:	46bd      	mov	sp, r7
 8002454:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002458:	4770      	bx	lr
 800245a:	bf00      	nop
 800245c:	40013c00 	.word	0x40013c00

08002460 <LL_EXTI_EnableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_EnableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002460:	b480      	push	{r7}
 8002462:	b083      	sub	sp, #12
 8002464:	af00      	add	r7, sp, #0
 8002466:	6078      	str	r0, [r7, #4]
  SET_BIT(EXTI->FTSR, ExtiLine);
 8002468:	4b05      	ldr	r3, [pc, #20]	; (8002480 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800246a:	68da      	ldr	r2, [r3, #12]
 800246c:	4904      	ldr	r1, [pc, #16]	; (8002480 <LL_EXTI_EnableFallingTrig_0_31+0x20>)
 800246e:	687b      	ldr	r3, [r7, #4]
 8002470:	4313      	orrs	r3, r2
 8002472:	60cb      	str	r3, [r1, #12]
}
 8002474:	bf00      	nop
 8002476:	370c      	adds	r7, #12
 8002478:	46bd      	mov	sp, r7
 800247a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800247e:	4770      	bx	lr
 8002480:	40013c00 	.word	0x40013c00

08002484 <LL_EXTI_DisableFallingTrig_0_31>:
  * @note   (*): Available in some devices
  * @note   Please check each device line mapping for EXTI Line availability
  * @retval None
  */
__STATIC_INLINE void LL_EXTI_DisableFallingTrig_0_31(uint32_t ExtiLine)
{
 8002484:	b480      	push	{r7}
 8002486:	b083      	sub	sp, #12
 8002488:	af00      	add	r7, sp, #0
 800248a:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(EXTI->FTSR, ExtiLine);
 800248c:	4b06      	ldr	r3, [pc, #24]	; (80024a8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 800248e:	68da      	ldr	r2, [r3, #12]
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	43db      	mvns	r3, r3
 8002494:	4904      	ldr	r1, [pc, #16]	; (80024a8 <LL_EXTI_DisableFallingTrig_0_31+0x24>)
 8002496:	4013      	ands	r3, r2
 8002498:	60cb      	str	r3, [r1, #12]
}
 800249a:	bf00      	nop
 800249c:	370c      	adds	r7, #12
 800249e:	46bd      	mov	sp, r7
 80024a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024a4:	4770      	bx	lr
 80024a6:	bf00      	nop
 80024a8:	40013c00 	.word	0x40013c00

080024ac <LL_EXTI_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: EXTI registers are initialized
  *          - ERROR: not applicable
  */
uint32_t LL_EXTI_Init(LL_EXTI_InitTypeDef *EXTI_InitStruct)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	b084      	sub	sp, #16
 80024b0:	af00      	add	r7, sp, #0
 80024b2:	6078      	str	r0, [r7, #4]
  ErrorStatus status = SUCCESS;
 80024b4:	2300      	movs	r3, #0
 80024b6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_EXTI_LINE_0_31(EXTI_InitStruct->Line_0_31));
  assert_param(IS_FUNCTIONAL_STATE(EXTI_InitStruct->LineCommand));
  assert_param(IS_LL_EXTI_MODE(EXTI_InitStruct->Mode));

  /* ENABLE LineCommand */
  if (EXTI_InitStruct->LineCommand != DISABLE)
 80024b8:	687b      	ldr	r3, [r7, #4]
 80024ba:	791b      	ldrb	r3, [r3, #4]
 80024bc:	2b00      	cmp	r3, #0
 80024be:	d065      	beq.n	800258c <LL_EXTI_Init+0xe0>
  {
    assert_param(IS_LL_EXTI_TRIGGER(EXTI_InitStruct->Trigger));

    /* Configure EXTI Lines in range from 0 to 31 */
    if (EXTI_InitStruct->Line_0_31 != LL_EXTI_LINE_NONE)
 80024c0:	687b      	ldr	r3, [r7, #4]
 80024c2:	681b      	ldr	r3, [r3, #0]
 80024c4:	2b00      	cmp	r3, #0
 80024c6:	d06c      	beq.n	80025a2 <LL_EXTI_Init+0xf6>
    {
      switch (EXTI_InitStruct->Mode)
 80024c8:	687b      	ldr	r3, [r7, #4]
 80024ca:	795b      	ldrb	r3, [r3, #5]
 80024cc:	2b02      	cmp	r3, #2
 80024ce:	d01c      	beq.n	800250a <LL_EXTI_Init+0x5e>
 80024d0:	2b02      	cmp	r3, #2
 80024d2:	dc25      	bgt.n	8002520 <LL_EXTI_Init+0x74>
 80024d4:	2b00      	cmp	r3, #0
 80024d6:	d002      	beq.n	80024de <LL_EXTI_Init+0x32>
 80024d8:	2b01      	cmp	r3, #1
 80024da:	d00b      	beq.n	80024f4 <LL_EXTI_Init+0x48>
 80024dc:	e020      	b.n	8002520 <LL_EXTI_Init+0x74>
      {
        case LL_EXTI_MODE_IT:
          /* First Disable Event on provided Lines */
          LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80024de:	687b      	ldr	r3, [r7, #4]
 80024e0:	681b      	ldr	r3, [r3, #0]
 80024e2:	4618      	mov	r0, r3
 80024e4:	f7ff ff82 	bl	80023ec <LL_EXTI_DisableEvent_0_31>
          /* Then Enable IT on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 80024e8:	687b      	ldr	r3, [r7, #4]
 80024ea:	681b      	ldr	r3, [r3, #0]
 80024ec:	4618      	mov	r0, r3
 80024ee:	f7ff ff45 	bl	800237c <LL_EXTI_EnableIT_0_31>
          break;
 80024f2:	e018      	b.n	8002526 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_EVENT:
          /* First Disable IT on provided Lines */
          LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 80024f4:	687b      	ldr	r3, [r7, #4]
 80024f6:	681b      	ldr	r3, [r3, #0]
 80024f8:	4618      	mov	r0, r3
 80024fa:	f7ff ff51 	bl	80023a0 <LL_EXTI_DisableIT_0_31>
          /* Then Enable Event on provided Lines */
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 80024fe:	687b      	ldr	r3, [r7, #4]
 8002500:	681b      	ldr	r3, [r3, #0]
 8002502:	4618      	mov	r0, r3
 8002504:	f7ff ff60 	bl	80023c8 <LL_EXTI_EnableEvent_0_31>
          break;
 8002508:	e00d      	b.n	8002526 <LL_EXTI_Init+0x7a>
        case LL_EXTI_MODE_IT_EVENT:
          /* Directly Enable IT & Event on provided Lines */
          LL_EXTI_EnableIT_0_31(EXTI_InitStruct->Line_0_31);
 800250a:	687b      	ldr	r3, [r7, #4]
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	4618      	mov	r0, r3
 8002510:	f7ff ff34 	bl	800237c <LL_EXTI_EnableIT_0_31>
          LL_EXTI_EnableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002514:	687b      	ldr	r3, [r7, #4]
 8002516:	681b      	ldr	r3, [r3, #0]
 8002518:	4618      	mov	r0, r3
 800251a:	f7ff ff55 	bl	80023c8 <LL_EXTI_EnableEvent_0_31>
          break;
 800251e:	e002      	b.n	8002526 <LL_EXTI_Init+0x7a>
        default:
          status = ERROR;
 8002520:	2301      	movs	r3, #1
 8002522:	73fb      	strb	r3, [r7, #15]
          break;
 8002524:	bf00      	nop
      }
      if (EXTI_InitStruct->Trigger != LL_EXTI_TRIGGER_NONE)
 8002526:	687b      	ldr	r3, [r7, #4]
 8002528:	799b      	ldrb	r3, [r3, #6]
 800252a:	2b00      	cmp	r3, #0
 800252c:	d039      	beq.n	80025a2 <LL_EXTI_Init+0xf6>
      {
        switch (EXTI_InitStruct->Trigger)
 800252e:	687b      	ldr	r3, [r7, #4]
 8002530:	799b      	ldrb	r3, [r3, #6]
 8002532:	2b03      	cmp	r3, #3
 8002534:	d01c      	beq.n	8002570 <LL_EXTI_Init+0xc4>
 8002536:	2b03      	cmp	r3, #3
 8002538:	dc25      	bgt.n	8002586 <LL_EXTI_Init+0xda>
 800253a:	2b01      	cmp	r3, #1
 800253c:	d002      	beq.n	8002544 <LL_EXTI_Init+0x98>
 800253e:	2b02      	cmp	r3, #2
 8002540:	d00b      	beq.n	800255a <LL_EXTI_Init+0xae>
 8002542:	e020      	b.n	8002586 <LL_EXTI_Init+0xda>
        {
          case LL_EXTI_TRIGGER_RISING:
            /* First Disable Falling Trigger on provided Lines */
            LL_EXTI_DisableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002544:	687b      	ldr	r3, [r7, #4]
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	4618      	mov	r0, r3
 800254a:	f7ff ff9b 	bl	8002484 <LL_EXTI_DisableFallingTrig_0_31>
            /* Then Enable Rising Trigger on provided Lines */
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800254e:	687b      	ldr	r3, [r7, #4]
 8002550:	681b      	ldr	r3, [r3, #0]
 8002552:	4618      	mov	r0, r3
 8002554:	f7ff ff5e 	bl	8002414 <LL_EXTI_EnableRisingTrig_0_31>
            break;
 8002558:	e024      	b.n	80025a4 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_FALLING:
            /* First Disable Rising Trigger on provided Lines */
            LL_EXTI_DisableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800255a:	687b      	ldr	r3, [r7, #4]
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4618      	mov	r0, r3
 8002560:	f7ff ff6a 	bl	8002438 <LL_EXTI_DisableRisingTrig_0_31>
            /* Then Enable Falling Trigger on provided Lines */
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002564:	687b      	ldr	r3, [r7, #4]
 8002566:	681b      	ldr	r3, [r3, #0]
 8002568:	4618      	mov	r0, r3
 800256a:	f7ff ff79 	bl	8002460 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 800256e:	e019      	b.n	80025a4 <LL_EXTI_Init+0xf8>
          case LL_EXTI_TRIGGER_RISING_FALLING:
            LL_EXTI_EnableRisingTrig_0_31(EXTI_InitStruct->Line_0_31);
 8002570:	687b      	ldr	r3, [r7, #4]
 8002572:	681b      	ldr	r3, [r3, #0]
 8002574:	4618      	mov	r0, r3
 8002576:	f7ff ff4d 	bl	8002414 <LL_EXTI_EnableRisingTrig_0_31>
            LL_EXTI_EnableFallingTrig_0_31(EXTI_InitStruct->Line_0_31);
 800257a:	687b      	ldr	r3, [r7, #4]
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	4618      	mov	r0, r3
 8002580:	f7ff ff6e 	bl	8002460 <LL_EXTI_EnableFallingTrig_0_31>
            break;
 8002584:	e00e      	b.n	80025a4 <LL_EXTI_Init+0xf8>
          default:
            status = ERROR;
 8002586:	2301      	movs	r3, #1
 8002588:	73fb      	strb	r3, [r7, #15]
            break;
 800258a:	e00b      	b.n	80025a4 <LL_EXTI_Init+0xf8>
  }
  /* DISABLE LineCommand */
  else
  {
    /* De-configure EXTI Lines in range from 0 to 31 */
    LL_EXTI_DisableIT_0_31(EXTI_InitStruct->Line_0_31);
 800258c:	687b      	ldr	r3, [r7, #4]
 800258e:	681b      	ldr	r3, [r3, #0]
 8002590:	4618      	mov	r0, r3
 8002592:	f7ff ff05 	bl	80023a0 <LL_EXTI_DisableIT_0_31>
    LL_EXTI_DisableEvent_0_31(EXTI_InitStruct->Line_0_31);
 8002596:	687b      	ldr	r3, [r7, #4]
 8002598:	681b      	ldr	r3, [r3, #0]
 800259a:	4618      	mov	r0, r3
 800259c:	f7ff ff26 	bl	80023ec <LL_EXTI_DisableEvent_0_31>
 80025a0:	e000      	b.n	80025a4 <LL_EXTI_Init+0xf8>
      }
 80025a2:	bf00      	nop
  }
  return status;
 80025a4:	7bfb      	ldrb	r3, [r7, #15]
}
 80025a6:	4618      	mov	r0, r3
 80025a8:	3710      	adds	r7, #16
 80025aa:	46bd      	mov	sp, r7
 80025ac:	bd80      	pop	{r7, pc}

080025ae <LL_GPIO_SetPinMode>:
{
 80025ae:	b480      	push	{r7}
 80025b0:	b089      	sub	sp, #36	; 0x24
 80025b2:	af00      	add	r7, sp, #0
 80025b4:	60f8      	str	r0, [r7, #12]
 80025b6:	60b9      	str	r1, [r7, #8]
 80025b8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 80025ba:	68fb      	ldr	r3, [r7, #12]
 80025bc:	681a      	ldr	r2, [r3, #0]
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025c2:	697b      	ldr	r3, [r7, #20]
 80025c4:	fa93 f3a3 	rbit	r3, r3
 80025c8:	613b      	str	r3, [r7, #16]
  return result;
 80025ca:	693b      	ldr	r3, [r7, #16]
 80025cc:	fab3 f383 	clz	r3, r3
 80025d0:	b2db      	uxtb	r3, r3
 80025d2:	005b      	lsls	r3, r3, #1
 80025d4:	2103      	movs	r1, #3
 80025d6:	fa01 f303 	lsl.w	r3, r1, r3
 80025da:	43db      	mvns	r3, r3
 80025dc:	401a      	ands	r2, r3
 80025de:	68bb      	ldr	r3, [r7, #8]
 80025e0:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80025e2:	69fb      	ldr	r3, [r7, #28]
 80025e4:	fa93 f3a3 	rbit	r3, r3
 80025e8:	61bb      	str	r3, [r7, #24]
  return result;
 80025ea:	69bb      	ldr	r3, [r7, #24]
 80025ec:	fab3 f383 	clz	r3, r3
 80025f0:	b2db      	uxtb	r3, r3
 80025f2:	005b      	lsls	r3, r3, #1
 80025f4:	6879      	ldr	r1, [r7, #4]
 80025f6:	fa01 f303 	lsl.w	r3, r1, r3
 80025fa:	431a      	orrs	r2, r3
 80025fc:	68fb      	ldr	r3, [r7, #12]
 80025fe:	601a      	str	r2, [r3, #0]
}
 8002600:	bf00      	nop
 8002602:	3724      	adds	r7, #36	; 0x24
 8002604:	46bd      	mov	sp, r7
 8002606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800260a:	4770      	bx	lr

0800260c <LL_GPIO_SetPinOutputType>:
{
 800260c:	b480      	push	{r7}
 800260e:	b085      	sub	sp, #20
 8002610:	af00      	add	r7, sp, #0
 8002612:	60f8      	str	r0, [r7, #12]
 8002614:	60b9      	str	r1, [r7, #8]
 8002616:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8002618:	68fb      	ldr	r3, [r7, #12]
 800261a:	685a      	ldr	r2, [r3, #4]
 800261c:	68bb      	ldr	r3, [r7, #8]
 800261e:	43db      	mvns	r3, r3
 8002620:	401a      	ands	r2, r3
 8002622:	68bb      	ldr	r3, [r7, #8]
 8002624:	6879      	ldr	r1, [r7, #4]
 8002626:	fb01 f303 	mul.w	r3, r1, r3
 800262a:	431a      	orrs	r2, r3
 800262c:	68fb      	ldr	r3, [r7, #12]
 800262e:	605a      	str	r2, [r3, #4]
}
 8002630:	bf00      	nop
 8002632:	3714      	adds	r7, #20
 8002634:	46bd      	mov	sp, r7
 8002636:	f85d 7b04 	ldr.w	r7, [sp], #4
 800263a:	4770      	bx	lr

0800263c <LL_GPIO_SetPinSpeed>:
{
 800263c:	b480      	push	{r7}
 800263e:	b089      	sub	sp, #36	; 0x24
 8002640:	af00      	add	r7, sp, #0
 8002642:	60f8      	str	r0, [r7, #12]
 8002644:	60b9      	str	r1, [r7, #8]
 8002646:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 8002648:	68fb      	ldr	r3, [r7, #12]
 800264a:	689a      	ldr	r2, [r3, #8]
 800264c:	68bb      	ldr	r3, [r7, #8]
 800264e:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002650:	697b      	ldr	r3, [r7, #20]
 8002652:	fa93 f3a3 	rbit	r3, r3
 8002656:	613b      	str	r3, [r7, #16]
  return result;
 8002658:	693b      	ldr	r3, [r7, #16]
 800265a:	fab3 f383 	clz	r3, r3
 800265e:	b2db      	uxtb	r3, r3
 8002660:	005b      	lsls	r3, r3, #1
 8002662:	2103      	movs	r1, #3
 8002664:	fa01 f303 	lsl.w	r3, r1, r3
 8002668:	43db      	mvns	r3, r3
 800266a:	401a      	ands	r2, r3
 800266c:	68bb      	ldr	r3, [r7, #8]
 800266e:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002670:	69fb      	ldr	r3, [r7, #28]
 8002672:	fa93 f3a3 	rbit	r3, r3
 8002676:	61bb      	str	r3, [r7, #24]
  return result;
 8002678:	69bb      	ldr	r3, [r7, #24]
 800267a:	fab3 f383 	clz	r3, r3
 800267e:	b2db      	uxtb	r3, r3
 8002680:	005b      	lsls	r3, r3, #1
 8002682:	6879      	ldr	r1, [r7, #4]
 8002684:	fa01 f303 	lsl.w	r3, r1, r3
 8002688:	431a      	orrs	r2, r3
 800268a:	68fb      	ldr	r3, [r7, #12]
 800268c:	609a      	str	r2, [r3, #8]
}
 800268e:	bf00      	nop
 8002690:	3724      	adds	r7, #36	; 0x24
 8002692:	46bd      	mov	sp, r7
 8002694:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002698:	4770      	bx	lr

0800269a <LL_GPIO_SetPinPull>:
{
 800269a:	b480      	push	{r7}
 800269c:	b089      	sub	sp, #36	; 0x24
 800269e:	af00      	add	r7, sp, #0
 80026a0:	60f8      	str	r0, [r7, #12]
 80026a2:	60b9      	str	r1, [r7, #8]
 80026a4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 80026a6:	68fb      	ldr	r3, [r7, #12]
 80026a8:	68da      	ldr	r2, [r3, #12]
 80026aa:	68bb      	ldr	r3, [r7, #8]
 80026ac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ae:	697b      	ldr	r3, [r7, #20]
 80026b0:	fa93 f3a3 	rbit	r3, r3
 80026b4:	613b      	str	r3, [r7, #16]
  return result;
 80026b6:	693b      	ldr	r3, [r7, #16]
 80026b8:	fab3 f383 	clz	r3, r3
 80026bc:	b2db      	uxtb	r3, r3
 80026be:	005b      	lsls	r3, r3, #1
 80026c0:	2103      	movs	r1, #3
 80026c2:	fa01 f303 	lsl.w	r3, r1, r3
 80026c6:	43db      	mvns	r3, r3
 80026c8:	401a      	ands	r2, r3
 80026ca:	68bb      	ldr	r3, [r7, #8]
 80026cc:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80026ce:	69fb      	ldr	r3, [r7, #28]
 80026d0:	fa93 f3a3 	rbit	r3, r3
 80026d4:	61bb      	str	r3, [r7, #24]
  return result;
 80026d6:	69bb      	ldr	r3, [r7, #24]
 80026d8:	fab3 f383 	clz	r3, r3
 80026dc:	b2db      	uxtb	r3, r3
 80026de:	005b      	lsls	r3, r3, #1
 80026e0:	6879      	ldr	r1, [r7, #4]
 80026e2:	fa01 f303 	lsl.w	r3, r1, r3
 80026e6:	431a      	orrs	r2, r3
 80026e8:	68fb      	ldr	r3, [r7, #12]
 80026ea:	60da      	str	r2, [r3, #12]
}
 80026ec:	bf00      	nop
 80026ee:	3724      	adds	r7, #36	; 0x24
 80026f0:	46bd      	mov	sp, r7
 80026f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026f6:	4770      	bx	lr

080026f8 <LL_GPIO_SetAFPin_0_7>:
{
 80026f8:	b480      	push	{r7}
 80026fa:	b089      	sub	sp, #36	; 0x24
 80026fc:	af00      	add	r7, sp, #0
 80026fe:	60f8      	str	r0, [r7, #12]
 8002700:	60b9      	str	r1, [r7, #8]
 8002702:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 8002704:	68fb      	ldr	r3, [r7, #12]
 8002706:	6a1a      	ldr	r2, [r3, #32]
 8002708:	68bb      	ldr	r3, [r7, #8]
 800270a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800270c:	697b      	ldr	r3, [r7, #20]
 800270e:	fa93 f3a3 	rbit	r3, r3
 8002712:	613b      	str	r3, [r7, #16]
  return result;
 8002714:	693b      	ldr	r3, [r7, #16]
 8002716:	fab3 f383 	clz	r3, r3
 800271a:	b2db      	uxtb	r3, r3
 800271c:	009b      	lsls	r3, r3, #2
 800271e:	210f      	movs	r1, #15
 8002720:	fa01 f303 	lsl.w	r3, r1, r3
 8002724:	43db      	mvns	r3, r3
 8002726:	401a      	ands	r2, r3
 8002728:	68bb      	ldr	r3, [r7, #8]
 800272a:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800272c:	69fb      	ldr	r3, [r7, #28]
 800272e:	fa93 f3a3 	rbit	r3, r3
 8002732:	61bb      	str	r3, [r7, #24]
  return result;
 8002734:	69bb      	ldr	r3, [r7, #24]
 8002736:	fab3 f383 	clz	r3, r3
 800273a:	b2db      	uxtb	r3, r3
 800273c:	009b      	lsls	r3, r3, #2
 800273e:	6879      	ldr	r1, [r7, #4]
 8002740:	fa01 f303 	lsl.w	r3, r1, r3
 8002744:	431a      	orrs	r2, r3
 8002746:	68fb      	ldr	r3, [r7, #12]
 8002748:	621a      	str	r2, [r3, #32]
}
 800274a:	bf00      	nop
 800274c:	3724      	adds	r7, #36	; 0x24
 800274e:	46bd      	mov	sp, r7
 8002750:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002754:	4770      	bx	lr

08002756 <LL_GPIO_SetAFPin_8_15>:
{
 8002756:	b480      	push	{r7}
 8002758:	b089      	sub	sp, #36	; 0x24
 800275a:	af00      	add	r7, sp, #0
 800275c:	60f8      	str	r0, [r7, #12]
 800275e:	60b9      	str	r1, [r7, #8]
 8002760:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8002762:	68fb      	ldr	r3, [r7, #12]
 8002764:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002766:	68bb      	ldr	r3, [r7, #8]
 8002768:	0a1b      	lsrs	r3, r3, #8
 800276a:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800276c:	697b      	ldr	r3, [r7, #20]
 800276e:	fa93 f3a3 	rbit	r3, r3
 8002772:	613b      	str	r3, [r7, #16]
  return result;
 8002774:	693b      	ldr	r3, [r7, #16]
 8002776:	fab3 f383 	clz	r3, r3
 800277a:	b2db      	uxtb	r3, r3
 800277c:	009b      	lsls	r3, r3, #2
 800277e:	210f      	movs	r1, #15
 8002780:	fa01 f303 	lsl.w	r3, r1, r3
 8002784:	43db      	mvns	r3, r3
 8002786:	401a      	ands	r2, r3
 8002788:	68bb      	ldr	r3, [r7, #8]
 800278a:	0a1b      	lsrs	r3, r3, #8
 800278c:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800278e:	69fb      	ldr	r3, [r7, #28]
 8002790:	fa93 f3a3 	rbit	r3, r3
 8002794:	61bb      	str	r3, [r7, #24]
  return result;
 8002796:	69bb      	ldr	r3, [r7, #24]
 8002798:	fab3 f383 	clz	r3, r3
 800279c:	b2db      	uxtb	r3, r3
 800279e:	009b      	lsls	r3, r3, #2
 80027a0:	6879      	ldr	r1, [r7, #4]
 80027a2:	fa01 f303 	lsl.w	r3, r1, r3
 80027a6:	431a      	orrs	r2, r3
 80027a8:	68fb      	ldr	r3, [r7, #12]
 80027aa:	625a      	str	r2, [r3, #36]	; 0x24
}
 80027ac:	bf00      	nop
 80027ae:	3724      	adds	r7, #36	; 0x24
 80027b0:	46bd      	mov	sp, r7
 80027b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80027b6:	4770      	bx	lr

080027b8 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80027b8:	b580      	push	{r7, lr}
 80027ba:	b088      	sub	sp, #32
 80027bc:	af00      	add	r7, sp, #0
 80027be:	6078      	str	r0, [r7, #4]
 80027c0:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80027c2:	2300      	movs	r3, #0
 80027c4:	61fb      	str	r3, [r7, #28]
  uint32_t currentpin = 0x00000000U;
 80027c6:	2300      	movs	r3, #0
 80027c8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80027ca:	683b      	ldr	r3, [r7, #0]
 80027cc:	681b      	ldr	r3, [r3, #0]
 80027ce:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80027d0:	697b      	ldr	r3, [r7, #20]
 80027d2:	fa93 f3a3 	rbit	r3, r3
 80027d6:	613b      	str	r3, [r7, #16]
  return result;
 80027d8:	693b      	ldr	r3, [r7, #16]
 80027da:	fab3 f383 	clz	r3, r3
 80027de:	b2db      	uxtb	r3, r3
 80027e0:	61fb      	str	r3, [r7, #28]
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80027e2:	e050      	b.n	8002886 <LL_GPIO_Init+0xce>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80027e4:	683b      	ldr	r3, [r7, #0]
 80027e6:	681a      	ldr	r2, [r3, #0]
 80027e8:	2101      	movs	r1, #1
 80027ea:	69fb      	ldr	r3, [r7, #28]
 80027ec:	fa01 f303 	lsl.w	r3, r1, r3
 80027f0:	4013      	ands	r3, r2
 80027f2:	61bb      	str	r3, [r7, #24]
    
    if (currentpin)
 80027f4:	69bb      	ldr	r3, [r7, #24]
 80027f6:	2b00      	cmp	r3, #0
 80027f8:	d042      	beq.n	8002880 <LL_GPIO_Init+0xc8>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80027fa:	683b      	ldr	r3, [r7, #0]
 80027fc:	685b      	ldr	r3, [r3, #4]
 80027fe:	2b01      	cmp	r3, #1
 8002800:	d003      	beq.n	800280a <LL_GPIO_Init+0x52>
 8002802:	683b      	ldr	r3, [r7, #0]
 8002804:	685b      	ldr	r3, [r3, #4]
 8002806:	2b02      	cmp	r3, #2
 8002808:	d10d      	bne.n	8002826 <LL_GPIO_Init+0x6e>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 800280a:	683b      	ldr	r3, [r7, #0]
 800280c:	689b      	ldr	r3, [r3, #8]
 800280e:	461a      	mov	r2, r3
 8002810:	69b9      	ldr	r1, [r7, #24]
 8002812:	6878      	ldr	r0, [r7, #4]
 8002814:	f7ff ff12 	bl	800263c <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8002818:	683b      	ldr	r3, [r7, #0]
 800281a:	68db      	ldr	r3, [r3, #12]
 800281c:	461a      	mov	r2, r3
 800281e:	69b9      	ldr	r1, [r7, #24]
 8002820:	6878      	ldr	r0, [r7, #4]
 8002822:	f7ff fef3 	bl	800260c <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 8002826:	683b      	ldr	r3, [r7, #0]
 8002828:	691b      	ldr	r3, [r3, #16]
 800282a:	461a      	mov	r2, r3
 800282c:	69b9      	ldr	r1, [r7, #24]
 800282e:	6878      	ldr	r0, [r7, #4]
 8002830:	f7ff ff33 	bl	800269a <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 8002834:	683b      	ldr	r3, [r7, #0]
 8002836:	685b      	ldr	r3, [r3, #4]
 8002838:	2b02      	cmp	r3, #2
 800283a:	d11a      	bne.n	8002872 <LL_GPIO_Init+0xba>
 800283c:	69bb      	ldr	r3, [r7, #24]
 800283e:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8002840:	68fb      	ldr	r3, [r7, #12]
 8002842:	fa93 f3a3 	rbit	r3, r3
 8002846:	60bb      	str	r3, [r7, #8]
  return result;
 8002848:	68bb      	ldr	r3, [r7, #8]
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 800284a:	fab3 f383 	clz	r3, r3
 800284e:	b2db      	uxtb	r3, r3
 8002850:	2b07      	cmp	r3, #7
 8002852:	d807      	bhi.n	8002864 <LL_GPIO_Init+0xac>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002854:	683b      	ldr	r3, [r7, #0]
 8002856:	695b      	ldr	r3, [r3, #20]
 8002858:	461a      	mov	r2, r3
 800285a:	69b9      	ldr	r1, [r7, #24]
 800285c:	6878      	ldr	r0, [r7, #4]
 800285e:	f7ff ff4b 	bl	80026f8 <LL_GPIO_SetAFPin_0_7>
 8002862:	e006      	b.n	8002872 <LL_GPIO_Init+0xba>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 8002864:	683b      	ldr	r3, [r7, #0]
 8002866:	695b      	ldr	r3, [r3, #20]
 8002868:	461a      	mov	r2, r3
 800286a:	69b9      	ldr	r1, [r7, #24]
 800286c:	6878      	ldr	r0, [r7, #4]
 800286e:	f7ff ff72 	bl	8002756 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8002872:	683b      	ldr	r3, [r7, #0]
 8002874:	685b      	ldr	r3, [r3, #4]
 8002876:	461a      	mov	r2, r3
 8002878:	69b9      	ldr	r1, [r7, #24]
 800287a:	6878      	ldr	r0, [r7, #4]
 800287c:	f7ff fe97 	bl	80025ae <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8002880:	69fb      	ldr	r3, [r7, #28]
 8002882:	3301      	adds	r3, #1
 8002884:	61fb      	str	r3, [r7, #28]
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 8002886:	683b      	ldr	r3, [r7, #0]
 8002888:	681a      	ldr	r2, [r3, #0]
 800288a:	69fb      	ldr	r3, [r7, #28]
 800288c:	fa22 f303 	lsr.w	r3, r2, r3
 8002890:	2b00      	cmp	r3, #0
 8002892:	d1a7      	bne.n	80027e4 <LL_GPIO_Init+0x2c>
  }

  return (SUCCESS);
 8002894:	2300      	movs	r3, #0
}
 8002896:	4618      	mov	r0, r3
 8002898:	3720      	adds	r7, #32
 800289a:	46bd      	mov	sp, r7
 800289c:	bd80      	pop	{r7, pc}

0800289e <LL_I2C_Enable>:
{
 800289e:	b480      	push	{r7}
 80028a0:	b083      	sub	sp, #12
 80028a2:	af00      	add	r7, sp, #0
 80028a4:	6078      	str	r0, [r7, #4]
  SET_BIT(I2Cx->CR1, I2C_CR1_PE);
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	f043 0201 	orr.w	r2, r3, #1
 80028ae:	687b      	ldr	r3, [r7, #4]
 80028b0:	601a      	str	r2, [r3, #0]
}
 80028b2:	bf00      	nop
 80028b4:	370c      	adds	r7, #12
 80028b6:	46bd      	mov	sp, r7
 80028b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028bc:	4770      	bx	lr

080028be <LL_I2C_Disable>:
{
 80028be:	b480      	push	{r7}
 80028c0:	b083      	sub	sp, #12
 80028c2:	af00      	add	r7, sp, #0
 80028c4:	6078      	str	r0, [r7, #4]
  CLEAR_BIT(I2Cx->CR1, I2C_CR1_PE);
 80028c6:	687b      	ldr	r3, [r7, #4]
 80028c8:	681b      	ldr	r3, [r3, #0]
 80028ca:	f023 0201 	bic.w	r2, r3, #1
 80028ce:	687b      	ldr	r3, [r7, #4]
 80028d0:	601a      	str	r2, [r3, #0]
}
 80028d2:	bf00      	nop
 80028d4:	370c      	adds	r7, #12
 80028d6:	46bd      	mov	sp, r7
 80028d8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80028dc:	4770      	bx	lr

080028de <LL_I2C_ConfigFilters>:
{
 80028de:	b480      	push	{r7}
 80028e0:	b085      	sub	sp, #20
 80028e2:	af00      	add	r7, sp, #0
 80028e4:	60f8      	str	r0, [r7, #12]
 80028e6:	60b9      	str	r1, [r7, #8]
 80028e8:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->FLTR, I2C_FLTR_ANOFF | I2C_FLTR_DNF, AnalogFilter | DigitalFilter);
 80028ea:	68fb      	ldr	r3, [r7, #12]
 80028ec:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028ee:	f023 021f 	bic.w	r2, r3, #31
 80028f2:	68b9      	ldr	r1, [r7, #8]
 80028f4:	687b      	ldr	r3, [r7, #4]
 80028f6:	430b      	orrs	r3, r1
 80028f8:	431a      	orrs	r2, r3
 80028fa:	68fb      	ldr	r3, [r7, #12]
 80028fc:	625a      	str	r2, [r3, #36]	; 0x24
}
 80028fe:	bf00      	nop
 8002900:	3714      	adds	r7, #20
 8002902:	46bd      	mov	sp, r7
 8002904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002908:	4770      	bx	lr

0800290a <LL_I2C_SetOwnAddress1>:
{
 800290a:	b480      	push	{r7}
 800290c:	b085      	sub	sp, #20
 800290e:	af00      	add	r7, sp, #0
 8002910:	60f8      	str	r0, [r7, #12]
 8002912:	60b9      	str	r1, [r7, #8]
 8002914:	607a      	str	r2, [r7, #4]
  MODIFY_REG(I2Cx->OAR1, I2C_OAR1_ADD0 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD8_9 | I2C_OAR1_ADDMODE, OwnAddress1 | OwnAddrSize);
 8002916:	68fb      	ldr	r3, [r7, #12]
 8002918:	689b      	ldr	r3, [r3, #8]
 800291a:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 800291e:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002922:	68b9      	ldr	r1, [r7, #8]
 8002924:	687a      	ldr	r2, [r7, #4]
 8002926:	430a      	orrs	r2, r1
 8002928:	431a      	orrs	r2, r3
 800292a:	68fb      	ldr	r3, [r7, #12]
 800292c:	609a      	str	r2, [r3, #8]
}
 800292e:	bf00      	nop
 8002930:	3714      	adds	r7, #20
 8002932:	46bd      	mov	sp, r7
 8002934:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002938:	4770      	bx	lr
	...

0800293c <LL_I2C_ConfigSpeed>:
  *         @arg @ref LL_I2C_DUTYCYCLE_16_9
  * @retval None
  */
__STATIC_INLINE void LL_I2C_ConfigSpeed(I2C_TypeDef *I2Cx, uint32_t PeriphClock, uint32_t ClockSpeed,
                                        uint32_t DutyCycle)
{
 800293c:	b480      	push	{r7}
 800293e:	b087      	sub	sp, #28
 8002940:	af00      	add	r7, sp, #0
 8002942:	60f8      	str	r0, [r7, #12]
 8002944:	60b9      	str	r1, [r7, #8]
 8002946:	607a      	str	r2, [r7, #4]
 8002948:	603b      	str	r3, [r7, #0]
  uint32_t freqrange = 0x0U;
 800294a:	2300      	movs	r3, #0
 800294c:	613b      	str	r3, [r7, #16]
  uint32_t clockconfig = 0x0U;
 800294e:	2300      	movs	r3, #0
 8002950:	617b      	str	r3, [r7, #20]

  /* Compute frequency range */
  freqrange = __LL_I2C_FREQ_HZ_TO_MHZ(PeriphClock);
 8002952:	68bb      	ldr	r3, [r7, #8]
 8002954:	4a42      	ldr	r2, [pc, #264]	; (8002a60 <LL_I2C_ConfigSpeed+0x124>)
 8002956:	fba2 2303 	umull	r2, r3, r2, r3
 800295a:	0c9b      	lsrs	r3, r3, #18
 800295c:	613b      	str	r3, [r7, #16]

  /* Configure I2Cx: Frequency range register */
  MODIFY_REG(I2Cx->CR2, I2C_CR2_FREQ, freqrange);
 800295e:	68fb      	ldr	r3, [r7, #12]
 8002960:	685b      	ldr	r3, [r3, #4]
 8002962:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8002966:	693b      	ldr	r3, [r7, #16]
 8002968:	431a      	orrs	r2, r3
 800296a:	68fb      	ldr	r3, [r7, #12]
 800296c:	605a      	str	r2, [r3, #4]

  /* Configure I2Cx: Rise Time register */
  MODIFY_REG(I2Cx->TRISE, I2C_TRISE_TRISE, __LL_I2C_RISE_TIME(freqrange, ClockSpeed));
 800296e:	68fb      	ldr	r3, [r7, #12]
 8002970:	6a1b      	ldr	r3, [r3, #32]
 8002972:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8002976:	687b      	ldr	r3, [r7, #4]
 8002978:	493a      	ldr	r1, [pc, #232]	; (8002a64 <LL_I2C_ConfigSpeed+0x128>)
 800297a:	428b      	cmp	r3, r1
 800297c:	d802      	bhi.n	8002984 <LL_I2C_ConfigSpeed+0x48>
 800297e:	693b      	ldr	r3, [r7, #16]
 8002980:	3301      	adds	r3, #1
 8002982:	e009      	b.n	8002998 <LL_I2C_ConfigSpeed+0x5c>
 8002984:	693b      	ldr	r3, [r7, #16]
 8002986:	f44f 7196 	mov.w	r1, #300	; 0x12c
 800298a:	fb01 f303 	mul.w	r3, r1, r3
 800298e:	4936      	ldr	r1, [pc, #216]	; (8002a68 <LL_I2C_ConfigSpeed+0x12c>)
 8002990:	fba1 1303 	umull	r1, r3, r1, r3
 8002994:	099b      	lsrs	r3, r3, #6
 8002996:	3301      	adds	r3, #1
 8002998:	431a      	orrs	r2, r3
 800299a:	68fb      	ldr	r3, [r7, #12]
 800299c:	621a      	str	r2, [r3, #32]

  /* Configure Speed mode, Duty Cycle and Clock control register value */
  if (ClockSpeed > LL_I2C_MAX_SPEED_STANDARD)
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	4a30      	ldr	r2, [pc, #192]	; (8002a64 <LL_I2C_ConfigSpeed+0x128>)
 80029a2:	4293      	cmp	r3, r2
 80029a4:	d939      	bls.n	8002a1a <LL_I2C_ConfigSpeed+0xde>
  {
    /* Set Speed mode at fast and duty cycle for Clock Speed request in fast clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80029a6:	683b      	ldr	r3, [r7, #0]
 80029a8:	2b00      	cmp	r3, #0
 80029aa:	d117      	bne.n	80029dc <LL_I2C_ConfigSpeed+0xa0>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80029ac:	687a      	ldr	r2, [r7, #4]
 80029ae:	4613      	mov	r3, r2
 80029b0:	005b      	lsls	r3, r3, #1
 80029b2:	4413      	add	r3, r2
 80029b4:	68ba      	ldr	r2, [r7, #8]
 80029b6:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ba:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80029be:	2b00      	cmp	r3, #0
 80029c0:	d009      	beq.n	80029d6 <LL_I2C_ConfigSpeed+0x9a>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80029c2:	687a      	ldr	r2, [r7, #4]
 80029c4:	4613      	mov	r3, r2
 80029c6:	005b      	lsls	r3, r3, #1
 80029c8:	4413      	add	r3, r2
 80029ca:	68ba      	ldr	r2, [r7, #8]
 80029cc:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80029d0:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80029d4:	e01d      	b.n	8002a12 <LL_I2C_ConfigSpeed+0xd6>
 80029d6:	f248 0301 	movw	r3, #32769	; 0x8001
 80029da:	e01a      	b.n	8002a12 <LL_I2C_ConfigSpeed+0xd6>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80029dc:	687a      	ldr	r2, [r7, #4]
 80029de:	4613      	mov	r3, r2
 80029e0:	009b      	lsls	r3, r3, #2
 80029e2:	4413      	add	r3, r2
 80029e4:	009a      	lsls	r2, r3, #2
 80029e6:	4413      	add	r3, r2
 80029e8:	68ba      	ldr	r2, [r7, #8]
 80029ea:	fbb2 f3f3 	udiv	r3, r2, r3
 80029ee:	f3c3 030b 	ubfx	r3, r3, #0, #12
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 80029f2:	2b00      	cmp	r3, #0
 80029f4:	d00b      	beq.n	8002a0e <LL_I2C_ConfigSpeed+0xd2>
                  __LL_I2C_SPEED_FAST_TO_CCR(PeriphClock, ClockSpeed, DutyCycle)        | \
 80029f6:	687a      	ldr	r2, [r7, #4]
 80029f8:	4613      	mov	r3, r2
 80029fa:	009b      	lsls	r3, r3, #2
 80029fc:	4413      	add	r3, r2
 80029fe:	009a      	lsls	r2, r3, #2
 8002a00:	4413      	add	r3, r2
 8002a02:	68ba      	ldr	r2, [r7, #8]
 8002a04:	fbb2 f3f3 	udiv	r3, r2, r3
    clockconfig = LL_I2C_CLOCK_SPEED_FAST_MODE                                          | \
 8002a08:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002a0c:	e001      	b.n	8002a12 <LL_I2C_ConfigSpeed+0xd6>
 8002a0e:	f248 0301 	movw	r3, #32769	; 0x8001
 8002a12:	683a      	ldr	r2, [r7, #0]
 8002a14:	4313      	orrs	r3, r2
 8002a16:	617b      	str	r3, [r7, #20]
 8002a18:	e011      	b.n	8002a3e <LL_I2C_ConfigSpeed+0x102>
  }
  else
  {
    /* Set Speed mode at standard for Clock Speed request in standard clock range */
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8002a1a:	687b      	ldr	r3, [r7, #4]
 8002a1c:	005b      	lsls	r3, r3, #1
 8002a1e:	68ba      	ldr	r2, [r7, #8]
 8002a20:	fbb2 f2f3 	udiv	r2, r2, r3
 8002a24:	f640 73fc 	movw	r3, #4092	; 0xffc
 8002a28:	4013      	ands	r3, r2
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8002a2a:	2b00      	cmp	r3, #0
 8002a2c:	d005      	beq.n	8002a3a <LL_I2C_ConfigSpeed+0xfe>
                  __LL_I2C_SPEED_STANDARD_TO_CCR(PeriphClock, ClockSpeed);
 8002a2e:	687b      	ldr	r3, [r7, #4]
 8002a30:	005b      	lsls	r3, r3, #1
    clockconfig = LL_I2C_CLOCK_SPEED_STANDARD_MODE                                      | \
 8002a32:	68ba      	ldr	r2, [r7, #8]
 8002a34:	fbb2 f3f3 	udiv	r3, r2, r3
 8002a38:	e000      	b.n	8002a3c <LL_I2C_ConfigSpeed+0x100>
 8002a3a:	2304      	movs	r3, #4
 8002a3c:	617b      	str	r3, [r7, #20]
  }

  /* Configure I2Cx: Clock control register */
  MODIFY_REG(I2Cx->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), clockconfig);
 8002a3e:	68fb      	ldr	r3, [r7, #12]
 8002a40:	69db      	ldr	r3, [r3, #28]
 8002a42:	f423 434f 	bic.w	r3, r3, #52992	; 0xcf00
 8002a46:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 8002a4a:	697a      	ldr	r2, [r7, #20]
 8002a4c:	431a      	orrs	r2, r3
 8002a4e:	68fb      	ldr	r3, [r7, #12]
 8002a50:	61da      	str	r2, [r3, #28]
}
 8002a52:	bf00      	nop
 8002a54:	371c      	adds	r7, #28
 8002a56:	46bd      	mov	sp, r7
 8002a58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a5c:	4770      	bx	lr
 8002a5e:	bf00      	nop
 8002a60:	431bde83 	.word	0x431bde83
 8002a64:	000186a0 	.word	0x000186a0
 8002a68:	10624dd3 	.word	0x10624dd3

08002a6c <LL_I2C_SetMode>:
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE
  *         @arg @ref LL_I2C_MODE_SMBUS_DEVICE_ARP
  * @retval None
  */
__STATIC_INLINE void LL_I2C_SetMode(I2C_TypeDef *I2Cx, uint32_t PeripheralMode)
{
 8002a6c:	b480      	push	{r7}
 8002a6e:	b083      	sub	sp, #12
 8002a70:	af00      	add	r7, sp, #0
 8002a72:	6078      	str	r0, [r7, #4]
 8002a74:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_SMBUS | I2C_CR1_SMBTYPE | I2C_CR1_ENARP, PeripheralMode);
 8002a76:	687b      	ldr	r3, [r7, #4]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	f023 021a 	bic.w	r2, r3, #26
 8002a7e:	683b      	ldr	r3, [r7, #0]
 8002a80:	431a      	orrs	r2, r3
 8002a82:	687b      	ldr	r3, [r7, #4]
 8002a84:	601a      	str	r2, [r3, #0]
}
 8002a86:	bf00      	nop
 8002a88:	370c      	adds	r7, #12
 8002a8a:	46bd      	mov	sp, r7
 8002a8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a90:	4770      	bx	lr

08002a92 <LL_I2C_AcknowledgeNextData>:
  *         @arg @ref LL_I2C_ACK
  *         @arg @ref LL_I2C_NACK
  * @retval None
  */
__STATIC_INLINE void LL_I2C_AcknowledgeNextData(I2C_TypeDef *I2Cx, uint32_t TypeAcknowledge)
{
 8002a92:	b480      	push	{r7}
 8002a94:	b083      	sub	sp, #12
 8002a96:	af00      	add	r7, sp, #0
 8002a98:	6078      	str	r0, [r7, #4]
 8002a9a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(I2Cx->CR1, I2C_CR1_ACK, TypeAcknowledge);
 8002a9c:	687b      	ldr	r3, [r7, #4]
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	f423 6280 	bic.w	r2, r3, #1024	; 0x400
 8002aa4:	683b      	ldr	r3, [r7, #0]
 8002aa6:	431a      	orrs	r2, r3
 8002aa8:	687b      	ldr	r3, [r7, #4]
 8002aaa:	601a      	str	r2, [r3, #0]
}
 8002aac:	bf00      	nop
 8002aae:	370c      	adds	r7, #12
 8002ab0:	46bd      	mov	sp, r7
 8002ab2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ab6:	4770      	bx	lr

08002ab8 <LL_I2C_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS  I2C registers are initialized
  *          - ERROR  Not applicable
  */
uint32_t LL_I2C_Init(I2C_TypeDef *I2Cx, LL_I2C_InitTypeDef *I2C_InitStruct)
{
 8002ab8:	b580      	push	{r7, lr}
 8002aba:	b086      	sub	sp, #24
 8002abc:	af00      	add	r7, sp, #0
 8002abe:	6078      	str	r0, [r7, #4]
 8002ac0:	6039      	str	r1, [r7, #0]
  assert_param(IS_LL_I2C_OWN_ADDRESS1(I2C_InitStruct->OwnAddress1));
  assert_param(IS_LL_I2C_TYPE_ACKNOWLEDGE(I2C_InitStruct->TypeAcknowledge));
  assert_param(IS_LL_I2C_OWN_ADDRSIZE(I2C_InitStruct->OwnAddrSize));

  /* Disable the selected I2Cx Peripheral */
  LL_I2C_Disable(I2Cx);
 8002ac2:	6878      	ldr	r0, [r7, #4]
 8002ac4:	f7ff fefb 	bl	80028be <LL_I2C_Disable>

  /* Retrieve Clock frequencies */
  LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 8002ac8:	f107 0308 	add.w	r3, r7, #8
 8002acc:	4618      	mov	r0, r3
 8002ace:	f000 f89d 	bl	8002c0c <LL_RCC_GetSystemClocksFreq>
  /*---------------------------- I2Cx FLTR Configuration -----------------------
   * Configure the analog and digital noise filters with parameters :
   * - AnalogFilter: I2C_FLTR_ANFOFF bit
   * - DigitalFilter: I2C_FLTR_DNF[3:0] bits
   */
  LL_I2C_ConfigFilters(I2Cx, I2C_InitStruct->AnalogFilter, I2C_InitStruct->DigitalFilter);
 8002ad2:	683b      	ldr	r3, [r7, #0]
 8002ad4:	68d9      	ldr	r1, [r3, #12]
 8002ad6:	683b      	ldr	r3, [r7, #0]
 8002ad8:	691b      	ldr	r3, [r3, #16]
 8002ada:	461a      	mov	r2, r3
 8002adc:	6878      	ldr	r0, [r7, #4]
 8002ade:	f7ff fefe 	bl	80028de <LL_I2C_ConfigFilters>
   * Configure the SCL speed :
   * - ClockSpeed: I2C_CR2_FREQ[5:0], I2C_TRISE_TRISE[5:0], I2C_CCR_FS,
   *           and I2C_CCR_CCR[11:0] bits
   * - DutyCycle: I2C_CCR_DUTY[7:0] bits
   */
  LL_I2C_ConfigSpeed(I2Cx, rcc_clocks.PCLK1_Frequency, I2C_InitStruct->ClockSpeed, I2C_InitStruct->DutyCycle);
 8002ae2:	6939      	ldr	r1, [r7, #16]
 8002ae4:	683b      	ldr	r3, [r7, #0]
 8002ae6:	685a      	ldr	r2, [r3, #4]
 8002ae8:	683b      	ldr	r3, [r7, #0]
 8002aea:	689b      	ldr	r3, [r3, #8]
 8002aec:	6878      	ldr	r0, [r7, #4]
 8002aee:	f7ff ff25 	bl	800293c <LL_I2C_ConfigSpeed>
  /*---------------------------- I2Cx OAR1 Configuration -----------------------
   * Disable, Configure and Enable I2Cx device own address 1 with parameters :
   * - OwnAddress1:  I2C_OAR1_ADD[9:8], I2C_OAR1_ADD[7:1] and I2C_OAR1_ADD0 bits
   * - OwnAddrSize:  I2C_OAR1_ADDMODE bit
   */
  LL_I2C_SetOwnAddress1(I2Cx, I2C_InitStruct->OwnAddress1, I2C_InitStruct->OwnAddrSize);
 8002af2:	683b      	ldr	r3, [r7, #0]
 8002af4:	6959      	ldr	r1, [r3, #20]
 8002af6:	683b      	ldr	r3, [r7, #0]
 8002af8:	69db      	ldr	r3, [r3, #28]
 8002afa:	461a      	mov	r2, r3
 8002afc:	6878      	ldr	r0, [r7, #4]
 8002afe:	f7ff ff04 	bl	800290a <LL_I2C_SetOwnAddress1>

  /*---------------------------- I2Cx MODE Configuration -----------------------
  * Configure I2Cx peripheral mode with parameter :
   * - PeripheralMode: I2C_CR1_SMBUS, I2C_CR1_SMBTYPE and I2C_CR1_ENARP bits
   */
  LL_I2C_SetMode(I2Cx, I2C_InitStruct->PeripheralMode);
 8002b02:	683b      	ldr	r3, [r7, #0]
 8002b04:	681b      	ldr	r3, [r3, #0]
 8002b06:	4619      	mov	r1, r3
 8002b08:	6878      	ldr	r0, [r7, #4]
 8002b0a:	f7ff ffaf 	bl	8002a6c <LL_I2C_SetMode>

  /* Enable the selected I2Cx Peripheral */
  LL_I2C_Enable(I2Cx);
 8002b0e:	6878      	ldr	r0, [r7, #4]
 8002b10:	f7ff fec5 	bl	800289e <LL_I2C_Enable>
  /*---------------------------- I2Cx CR2 Configuration ------------------------
   * Configure the ACKnowledge or Non ACKnowledge condition
   * after the address receive match code or next received byte with parameter :
   * - TypeAcknowledge: I2C_CR2_NACK bit
   */
  LL_I2C_AcknowledgeNextData(I2Cx, I2C_InitStruct->TypeAcknowledge);
 8002b14:	683b      	ldr	r3, [r7, #0]
 8002b16:	699b      	ldr	r3, [r3, #24]
 8002b18:	4619      	mov	r1, r3
 8002b1a:	6878      	ldr	r0, [r7, #4]
 8002b1c:	f7ff ffb9 	bl	8002a92 <LL_I2C_AcknowledgeNextData>

  return SUCCESS;
 8002b20:	2300      	movs	r3, #0
}
 8002b22:	4618      	mov	r0, r3
 8002b24:	3718      	adds	r7, #24
 8002b26:	46bd      	mov	sp, r7
 8002b28:	bd80      	pop	{r7, pc}
	...

08002b2c <LL_RCC_GetSysClkSource>:
{
 8002b2c:	b480      	push	{r7}
 8002b2e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_SWS));
 8002b30:	4b04      	ldr	r3, [pc, #16]	; (8002b44 <LL_RCC_GetSysClkSource+0x18>)
 8002b32:	689b      	ldr	r3, [r3, #8]
 8002b34:	f003 030c 	and.w	r3, r3, #12
}
 8002b38:	4618      	mov	r0, r3
 8002b3a:	46bd      	mov	sp, r7
 8002b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b40:	4770      	bx	lr
 8002b42:	bf00      	nop
 8002b44:	40023800 	.word	0x40023800

08002b48 <LL_RCC_GetAHBPrescaler>:
{
 8002b48:	b480      	push	{r7}
 8002b4a:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE));
 8002b4c:	4b04      	ldr	r3, [pc, #16]	; (8002b60 <LL_RCC_GetAHBPrescaler+0x18>)
 8002b4e:	689b      	ldr	r3, [r3, #8]
 8002b50:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
}
 8002b54:	4618      	mov	r0, r3
 8002b56:	46bd      	mov	sp, r7
 8002b58:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b5c:	4770      	bx	lr
 8002b5e:	bf00      	nop
 8002b60:	40023800 	.word	0x40023800

08002b64 <LL_RCC_GetAPB1Prescaler>:
{
 8002b64:	b480      	push	{r7}
 8002b66:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1));
 8002b68:	4b04      	ldr	r3, [pc, #16]	; (8002b7c <LL_RCC_GetAPB1Prescaler+0x18>)
 8002b6a:	689b      	ldr	r3, [r3, #8]
 8002b6c:	f403 53e0 	and.w	r3, r3, #7168	; 0x1c00
}
 8002b70:	4618      	mov	r0, r3
 8002b72:	46bd      	mov	sp, r7
 8002b74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b78:	4770      	bx	lr
 8002b7a:	bf00      	nop
 8002b7c:	40023800 	.word	0x40023800

08002b80 <LL_RCC_GetAPB2Prescaler>:
{
 8002b80:	b480      	push	{r7}
 8002b82:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2));
 8002b84:	4b04      	ldr	r3, [pc, #16]	; (8002b98 <LL_RCC_GetAPB2Prescaler+0x18>)
 8002b86:	689b      	ldr	r3, [r3, #8]
 8002b88:	f403 4360 	and.w	r3, r3, #57344	; 0xe000
}
 8002b8c:	4618      	mov	r0, r3
 8002b8e:	46bd      	mov	sp, r7
 8002b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b94:	4770      	bx	lr
 8002b96:	bf00      	nop
 8002b98:	40023800 	.word	0x40023800

08002b9c <LL_RCC_PLL_GetMainSource>:
  * @retval Returned value can be one of the following values:
  *         @arg @ref LL_RCC_PLLSOURCE_HSI
  *         @arg @ref LL_RCC_PLLSOURCE_HSE
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetMainSource(void)
{
 8002b9c:	b480      	push	{r7}
 8002b9e:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC));
 8002ba0:	4b04      	ldr	r3, [pc, #16]	; (8002bb4 <LL_RCC_PLL_GetMainSource+0x18>)
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
}
 8002ba8:	4618      	mov	r0, r3
 8002baa:	46bd      	mov	sp, r7
 8002bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bb0:	4770      	bx	lr
 8002bb2:	bf00      	nop
 8002bb4:	40023800 	.word	0x40023800

08002bb8 <LL_RCC_PLL_GetN>:
  * @retval Between 50/192(*) and 432
  *
  *         (*) value not defined in all devices.
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetN(void)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >>  RCC_PLLCFGR_PLLN_Pos);
 8002bbc:	4b04      	ldr	r3, [pc, #16]	; (8002bd0 <LL_RCC_PLL_GetN+0x18>)
 8002bbe:	685b      	ldr	r3, [r3, #4]
 8002bc0:	099b      	lsrs	r3, r3, #6
 8002bc2:	f3c3 0308 	ubfx	r3, r3, #0, #9
}
 8002bc6:	4618      	mov	r0, r3
 8002bc8:	46bd      	mov	sp, r7
 8002bca:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bce:	4770      	bx	lr
 8002bd0:	40023800 	.word	0x40023800

08002bd4 <LL_RCC_PLL_GetP>:
  *         @arg @ref LL_RCC_PLLP_DIV_4
  *         @arg @ref LL_RCC_PLLP_DIV_6
  *         @arg @ref LL_RCC_PLLP_DIV_8
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetP(void)
{
 8002bd4:	b480      	push	{r7}
 8002bd6:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLP));
 8002bd8:	4b04      	ldr	r3, [pc, #16]	; (8002bec <LL_RCC_PLL_GetP+0x18>)
 8002bda:	685b      	ldr	r3, [r3, #4]
 8002bdc:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
}
 8002be0:	4618      	mov	r0, r3
 8002be2:	46bd      	mov	sp, r7
 8002be4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002be8:	4770      	bx	lr
 8002bea:	bf00      	nop
 8002bec:	40023800 	.word	0x40023800

08002bf0 <LL_RCC_PLL_GetDivider>:
  *         @arg @ref LL_RCC_PLLM_DIV_61
  *         @arg @ref LL_RCC_PLLM_DIV_62
  *         @arg @ref LL_RCC_PLLM_DIV_63
  */
__STATIC_INLINE uint32_t LL_RCC_PLL_GetDivider(void)
{
 8002bf0:	b480      	push	{r7}
 8002bf2:	af00      	add	r7, sp, #0
  return (uint32_t)(READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM));
 8002bf4:	4b04      	ldr	r3, [pc, #16]	; (8002c08 <LL_RCC_PLL_GetDivider+0x18>)
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f003 033f 	and.w	r3, r3, #63	; 0x3f
}
 8002bfc:	4618      	mov	r0, r3
 8002bfe:	46bd      	mov	sp, r7
 8002c00:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c04:	4770      	bx	lr
 8002c06:	bf00      	nop
 8002c08:	40023800 	.word	0x40023800

08002c0c <LL_RCC_GetSystemClocksFreq>:
  *         configuration based on this function will be incorrect.
  * @param  RCC_Clocks pointer to a @ref LL_RCC_ClocksTypeDef structure which will hold the clocks frequencies
  * @retval None
  */
void LL_RCC_GetSystemClocksFreq(LL_RCC_ClocksTypeDef *RCC_Clocks)
{
 8002c0c:	b580      	push	{r7, lr}
 8002c0e:	b082      	sub	sp, #8
 8002c10:	af00      	add	r7, sp, #0
 8002c12:	6078      	str	r0, [r7, #4]
  /* Get SYSCLK frequency */
  RCC_Clocks->SYSCLK_Frequency = RCC_GetSystemClockFreq();
 8002c14:	f000 f820 	bl	8002c58 <RCC_GetSystemClockFreq>
 8002c18:	4602      	mov	r2, r0
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	601a      	str	r2, [r3, #0]

  /* HCLK clock frequency */
  RCC_Clocks->HCLK_Frequency   = RCC_GetHCLKClockFreq(RCC_Clocks->SYSCLK_Frequency);
 8002c1e:	687b      	ldr	r3, [r7, #4]
 8002c20:	681b      	ldr	r3, [r3, #0]
 8002c22:	4618      	mov	r0, r3
 8002c24:	f000 f840 	bl	8002ca8 <RCC_GetHCLKClockFreq>
 8002c28:	4602      	mov	r2, r0
 8002c2a:	687b      	ldr	r3, [r7, #4]
 8002c2c:	605a      	str	r2, [r3, #4]

  /* PCLK1 clock frequency */
  RCC_Clocks->PCLK1_Frequency  = RCC_GetPCLK1ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	685b      	ldr	r3, [r3, #4]
 8002c32:	4618      	mov	r0, r3
 8002c34:	f000 f84e 	bl	8002cd4 <RCC_GetPCLK1ClockFreq>
 8002c38:	4602      	mov	r2, r0
 8002c3a:	687b      	ldr	r3, [r7, #4]
 8002c3c:	609a      	str	r2, [r3, #8]

  /* PCLK2 clock frequency */
  RCC_Clocks->PCLK2_Frequency  = RCC_GetPCLK2ClockFreq(RCC_Clocks->HCLK_Frequency);
 8002c3e:	687b      	ldr	r3, [r7, #4]
 8002c40:	685b      	ldr	r3, [r3, #4]
 8002c42:	4618      	mov	r0, r3
 8002c44:	f000 f85a 	bl	8002cfc <RCC_GetPCLK2ClockFreq>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	687b      	ldr	r3, [r7, #4]
 8002c4c:	60da      	str	r2, [r3, #12]
}
 8002c4e:	bf00      	nop
 8002c50:	3708      	adds	r7, #8
 8002c52:	46bd      	mov	sp, r7
 8002c54:	bd80      	pop	{r7, pc}
	...

08002c58 <RCC_GetSystemClockFreq>:
/**
  * @brief  Return SYSTEM clock frequency
  * @retval SYSTEM clock frequency (in Hz)
  */
uint32_t RCC_GetSystemClockFreq(void)
{
 8002c58:	b580      	push	{r7, lr}
 8002c5a:	b082      	sub	sp, #8
 8002c5c:	af00      	add	r7, sp, #0
  uint32_t frequency = 0U;
 8002c5e:	2300      	movs	r3, #0
 8002c60:	607b      	str	r3, [r7, #4]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (LL_RCC_GetSysClkSource())
 8002c62:	f7ff ff63 	bl	8002b2c <LL_RCC_GetSysClkSource>
 8002c66:	4603      	mov	r3, r0
 8002c68:	2b08      	cmp	r3, #8
 8002c6a:	d00c      	beq.n	8002c86 <RCC_GetSystemClockFreq+0x2e>
 8002c6c:	2b08      	cmp	r3, #8
 8002c6e:	d80f      	bhi.n	8002c90 <RCC_GetSystemClockFreq+0x38>
 8002c70:	2b00      	cmp	r3, #0
 8002c72:	d002      	beq.n	8002c7a <RCC_GetSystemClockFreq+0x22>
 8002c74:	2b04      	cmp	r3, #4
 8002c76:	d003      	beq.n	8002c80 <RCC_GetSystemClockFreq+0x28>
 8002c78:	e00a      	b.n	8002c90 <RCC_GetSystemClockFreq+0x38>
  {
    case LL_RCC_SYS_CLKSOURCE_STATUS_HSI:  /* HSI used as system clock  source */
      frequency = HSI_VALUE;
 8002c7a:	4b09      	ldr	r3, [pc, #36]	; (8002ca0 <RCC_GetSystemClockFreq+0x48>)
 8002c7c:	607b      	str	r3, [r7, #4]
      break;
 8002c7e:	e00a      	b.n	8002c96 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_HSE:  /* HSE used as system clock  source */
      frequency = HSE_VALUE;
 8002c80:	4b08      	ldr	r3, [pc, #32]	; (8002ca4 <RCC_GetSystemClockFreq+0x4c>)
 8002c82:	607b      	str	r3, [r7, #4]
      break;
 8002c84:	e007      	b.n	8002c96 <RCC_GetSystemClockFreq+0x3e>

    case LL_RCC_SYS_CLKSOURCE_STATUS_PLL:  /* PLL used as system clock  source */
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLL);
 8002c86:	2008      	movs	r0, #8
 8002c88:	f000 f84c 	bl	8002d24 <RCC_PLL_GetFreqDomain_SYS>
 8002c8c:	6078      	str	r0, [r7, #4]
      break;
 8002c8e:	e002      	b.n	8002c96 <RCC_GetSystemClockFreq+0x3e>
      frequency = RCC_PLL_GetFreqDomain_SYS(LL_RCC_SYS_CLKSOURCE_STATUS_PLLR);
      break;
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

    default:
      frequency = HSI_VALUE;
 8002c90:	4b03      	ldr	r3, [pc, #12]	; (8002ca0 <RCC_GetSystemClockFreq+0x48>)
 8002c92:	607b      	str	r3, [r7, #4]
      break;
 8002c94:	bf00      	nop
  }

  return frequency;
 8002c96:	687b      	ldr	r3, [r7, #4]
}
 8002c98:	4618      	mov	r0, r3
 8002c9a:	3708      	adds	r7, #8
 8002c9c:	46bd      	mov	sp, r7
 8002c9e:	bd80      	pop	{r7, pc}
 8002ca0:	00f42400 	.word	0x00f42400
 8002ca4:	007a1200 	.word	0x007a1200

08002ca8 <RCC_GetHCLKClockFreq>:
  * @brief  Return HCLK clock frequency
  * @param  SYSCLK_Frequency SYSCLK clock frequency
  * @retval HCLK clock frequency (in Hz)
  */
uint32_t RCC_GetHCLKClockFreq(uint32_t SYSCLK_Frequency)
{
 8002ca8:	b580      	push	{r7, lr}
 8002caa:	b082      	sub	sp, #8
 8002cac:	af00      	add	r7, sp, #0
 8002cae:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  return __LL_RCC_CALC_HCLK_FREQ(SYSCLK_Frequency, LL_RCC_GetAHBPrescaler());
 8002cb0:	f7ff ff4a 	bl	8002b48 <LL_RCC_GetAHBPrescaler>
 8002cb4:	4603      	mov	r3, r0
 8002cb6:	091b      	lsrs	r3, r3, #4
 8002cb8:	f003 030f 	and.w	r3, r3, #15
 8002cbc:	4a04      	ldr	r2, [pc, #16]	; (8002cd0 <RCC_GetHCLKClockFreq+0x28>)
 8002cbe:	5cd3      	ldrb	r3, [r2, r3]
 8002cc0:	461a      	mov	r2, r3
 8002cc2:	687b      	ldr	r3, [r7, #4]
 8002cc4:	40d3      	lsrs	r3, r2
}
 8002cc6:	4618      	mov	r0, r3
 8002cc8:	3708      	adds	r7, #8
 8002cca:	46bd      	mov	sp, r7
 8002ccc:	bd80      	pop	{r7, pc}
 8002cce:	bf00      	nop
 8002cd0:	08007078 	.word	0x08007078

08002cd4 <RCC_GetPCLK1ClockFreq>:
  * @brief  Return PCLK1 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK1 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK1ClockFreq(uint32_t HCLK_Frequency)
{
 8002cd4:	b580      	push	{r7, lr}
 8002cd6:	b082      	sub	sp, #8
 8002cd8:	af00      	add	r7, sp, #0
 8002cda:	6078      	str	r0, [r7, #4]
  /* PCLK1 clock frequency */
  return __LL_RCC_CALC_PCLK1_FREQ(HCLK_Frequency, LL_RCC_GetAPB1Prescaler());
 8002cdc:	f7ff ff42 	bl	8002b64 <LL_RCC_GetAPB1Prescaler>
 8002ce0:	4603      	mov	r3, r0
 8002ce2:	0a9b      	lsrs	r3, r3, #10
 8002ce4:	4a04      	ldr	r2, [pc, #16]	; (8002cf8 <RCC_GetPCLK1ClockFreq+0x24>)
 8002ce6:	5cd3      	ldrb	r3, [r2, r3]
 8002ce8:	461a      	mov	r2, r3
 8002cea:	687b      	ldr	r3, [r7, #4]
 8002cec:	40d3      	lsrs	r3, r2
}
 8002cee:	4618      	mov	r0, r3
 8002cf0:	3708      	adds	r7, #8
 8002cf2:	46bd      	mov	sp, r7
 8002cf4:	bd80      	pop	{r7, pc}
 8002cf6:	bf00      	nop
 8002cf8:	08007088 	.word	0x08007088

08002cfc <RCC_GetPCLK2ClockFreq>:
  * @brief  Return PCLK2 clock frequency
  * @param  HCLK_Frequency HCLK clock frequency
  * @retval PCLK2 clock frequency (in Hz)
  */
uint32_t RCC_GetPCLK2ClockFreq(uint32_t HCLK_Frequency)
{
 8002cfc:	b580      	push	{r7, lr}
 8002cfe:	b082      	sub	sp, #8
 8002d00:	af00      	add	r7, sp, #0
 8002d02:	6078      	str	r0, [r7, #4]
  /* PCLK2 clock frequency */
  return __LL_RCC_CALC_PCLK2_FREQ(HCLK_Frequency, LL_RCC_GetAPB2Prescaler());
 8002d04:	f7ff ff3c 	bl	8002b80 <LL_RCC_GetAPB2Prescaler>
 8002d08:	4603      	mov	r3, r0
 8002d0a:	0b5b      	lsrs	r3, r3, #13
 8002d0c:	4a04      	ldr	r2, [pc, #16]	; (8002d20 <RCC_GetPCLK2ClockFreq+0x24>)
 8002d0e:	5cd3      	ldrb	r3, [r2, r3]
 8002d10:	461a      	mov	r2, r3
 8002d12:	687b      	ldr	r3, [r7, #4]
 8002d14:	40d3      	lsrs	r3, r2
}
 8002d16:	4618      	mov	r0, r3
 8002d18:	3708      	adds	r7, #8
 8002d1a:	46bd      	mov	sp, r7
 8002d1c:	bd80      	pop	{r7, pc}
 8002d1e:	bf00      	nop
 8002d20:	08007088 	.word	0x08007088

08002d24 <RCC_PLL_GetFreqDomain_SYS>:
  * @brief  Return PLL clock frequency used for system domain
  * @param  SYSCLK_Source System clock source
  * @retval PLL clock frequency (in Hz)
  */
uint32_t RCC_PLL_GetFreqDomain_SYS(uint32_t SYSCLK_Source)
{
 8002d24:	b590      	push	{r4, r7, lr}
 8002d26:	b087      	sub	sp, #28
 8002d28:	af00      	add	r7, sp, #0
 8002d2a:	6078      	str	r0, [r7, #4]
  uint32_t pllinputfreq = 0U, pllsource = 0U, plloutputfreq = 0U;
 8002d2c:	2300      	movs	r3, #0
 8002d2e:	617b      	str	r3, [r7, #20]
 8002d30:	2300      	movs	r3, #0
 8002d32:	60fb      	str	r3, [r7, #12]
 8002d34:	2300      	movs	r3, #0
 8002d36:	613b      	str	r3, [r7, #16]

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
     SYSCLK = PLL_VCO / (PLLP or PLLR)
  */
  pllsource = LL_RCC_PLL_GetMainSource();
 8002d38:	f7ff ff30 	bl	8002b9c <LL_RCC_PLL_GetMainSource>
 8002d3c:	60f8      	str	r0, [r7, #12]

  switch (pllsource)
 8002d3e:	68fb      	ldr	r3, [r7, #12]
 8002d40:	2b00      	cmp	r3, #0
 8002d42:	d004      	beq.n	8002d4e <RCC_PLL_GetFreqDomain_SYS+0x2a>
 8002d44:	68fb      	ldr	r3, [r7, #12]
 8002d46:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d4a:	d003      	beq.n	8002d54 <RCC_PLL_GetFreqDomain_SYS+0x30>
 8002d4c:	e005      	b.n	8002d5a <RCC_PLL_GetFreqDomain_SYS+0x36>
  {
    case LL_RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllinputfreq = HSI_VALUE;
 8002d4e:	4b12      	ldr	r3, [pc, #72]	; (8002d98 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002d50:	617b      	str	r3, [r7, #20]
      break;
 8002d52:	e005      	b.n	8002d60 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    case LL_RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllinputfreq = HSE_VALUE;
 8002d54:	4b11      	ldr	r3, [pc, #68]	; (8002d9c <RCC_PLL_GetFreqDomain_SYS+0x78>)
 8002d56:	617b      	str	r3, [r7, #20]
      break;
 8002d58:	e002      	b.n	8002d60 <RCC_PLL_GetFreqDomain_SYS+0x3c>

    default:
      pllinputfreq = HSI_VALUE;
 8002d5a:	4b0f      	ldr	r3, [pc, #60]	; (8002d98 <RCC_PLL_GetFreqDomain_SYS+0x74>)
 8002d5c:	617b      	str	r3, [r7, #20]
      break;
 8002d5e:	bf00      	nop
  }

  if (SYSCLK_Source == LL_RCC_SYS_CLKSOURCE_STATUS_PLL)
 8002d60:	687b      	ldr	r3, [r7, #4]
 8002d62:	2b08      	cmp	r3, #8
 8002d64:	d113      	bne.n	8002d8e <RCC_PLL_GetFreqDomain_SYS+0x6a>
  {
    plloutputfreq = __LL_RCC_CALC_PLLCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
 8002d66:	f7ff ff43 	bl	8002bf0 <LL_RCC_PLL_GetDivider>
 8002d6a:	4602      	mov	r2, r0
 8002d6c:	697b      	ldr	r3, [r7, #20]
 8002d6e:	fbb3 f4f2 	udiv	r4, r3, r2
 8002d72:	f7ff ff21 	bl	8002bb8 <LL_RCC_PLL_GetN>
 8002d76:	4603      	mov	r3, r0
 8002d78:	fb03 f404 	mul.w	r4, r3, r4
 8002d7c:	f7ff ff2a 	bl	8002bd4 <LL_RCC_PLL_GetP>
 8002d80:	4603      	mov	r3, r0
 8002d82:	0c1b      	lsrs	r3, r3, #16
 8002d84:	3301      	adds	r3, #1
 8002d86:	005b      	lsls	r3, r3, #1
 8002d88:	fbb4 f3f3 	udiv	r3, r4, r3
 8002d8c:	613b      	str	r3, [r7, #16]
    plloutputfreq = __LL_RCC_CALC_PLLRCLK_FREQ(pllinputfreq, LL_RCC_PLL_GetDivider(),
                                        LL_RCC_PLL_GetN(), LL_RCC_PLL_GetR());
  }
#endif /* RCC_PLLR_SYSCLK_SUPPORT */

  return plloutputfreq;
 8002d8e:	693b      	ldr	r3, [r7, #16]
}
 8002d90:	4618      	mov	r0, r3
 8002d92:	371c      	adds	r7, #28
 8002d94:	46bd      	mov	sp, r7
 8002d96:	bd90      	pop	{r4, r7, pc}
 8002d98:	00f42400 	.word	0x00f42400
 8002d9c:	007a1200 	.word	0x007a1200

08002da0 <LL_SPI_IsEnabled>:
{
 8002da0:	b480      	push	{r7}
 8002da2:	b083      	sub	sp, #12
 8002da4:	af00      	add	r7, sp, #0
 8002da6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 8002da8:	687b      	ldr	r3, [r7, #4]
 8002daa:	681b      	ldr	r3, [r3, #0]
 8002dac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8002db0:	2b40      	cmp	r3, #64	; 0x40
 8002db2:	d101      	bne.n	8002db8 <LL_SPI_IsEnabled+0x18>
 8002db4:	2301      	movs	r3, #1
 8002db6:	e000      	b.n	8002dba <LL_SPI_IsEnabled+0x1a>
 8002db8:	2300      	movs	r3, #0
}
 8002dba:	4618      	mov	r0, r3
 8002dbc:	370c      	adds	r7, #12
 8002dbe:	46bd      	mov	sp, r7
 8002dc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002dc4:	4770      	bx	lr

08002dc6 <LL_SPI_SetCRCPolynomial>:
  * @param  SPIx SPI Instance
  * @param  CRCPoly This parameter must be a number between Min_Data = 0x00 and Max_Data = 0xFFFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetCRCPolynomial(SPI_TypeDef *SPIx, uint32_t CRCPoly)
{
 8002dc6:	b480      	push	{r7}
 8002dc8:	b083      	sub	sp, #12
 8002dca:	af00      	add	r7, sp, #0
 8002dcc:	6078      	str	r0, [r7, #4]
 8002dce:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 8002dd0:	683b      	ldr	r3, [r7, #0]
 8002dd2:	b29b      	uxth	r3, r3
 8002dd4:	461a      	mov	r2, r3
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	611a      	str	r2, [r3, #16]
}
 8002dda:	bf00      	nop
 8002ddc:	370c      	adds	r7, #12
 8002dde:	46bd      	mov	sp, r7
 8002de0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002de4:	4770      	bx	lr

08002de6 <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 8002de6:	b580      	push	{r7, lr}
 8002de8:	b084      	sub	sp, #16
 8002dea:	af00      	add	r7, sp, #0
 8002dec:	6078      	str	r0, [r7, #4]
 8002dee:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 8002df0:	2301      	movs	r3, #1
 8002df2:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 8002df4:	6878      	ldr	r0, [r7, #4]
 8002df6:	f7ff ffd3 	bl	8002da0 <LL_SPI_IsEnabled>
 8002dfa:	4603      	mov	r3, r0
 8002dfc:	2b00      	cmp	r3, #0
 8002dfe:	d139      	bne.n	8002e74 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	681b      	ldr	r3, [r3, #0]
 8002e04:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8002e08:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8002e0c:	683a      	ldr	r2, [r7, #0]
 8002e0e:	6811      	ldr	r1, [r2, #0]
 8002e10:	683a      	ldr	r2, [r7, #0]
 8002e12:	6852      	ldr	r2, [r2, #4]
 8002e14:	4311      	orrs	r1, r2
 8002e16:	683a      	ldr	r2, [r7, #0]
 8002e18:	6892      	ldr	r2, [r2, #8]
 8002e1a:	4311      	orrs	r1, r2
 8002e1c:	683a      	ldr	r2, [r7, #0]
 8002e1e:	68d2      	ldr	r2, [r2, #12]
 8002e20:	4311      	orrs	r1, r2
 8002e22:	683a      	ldr	r2, [r7, #0]
 8002e24:	6912      	ldr	r2, [r2, #16]
 8002e26:	4311      	orrs	r1, r2
 8002e28:	683a      	ldr	r2, [r7, #0]
 8002e2a:	6952      	ldr	r2, [r2, #20]
 8002e2c:	4311      	orrs	r1, r2
 8002e2e:	683a      	ldr	r2, [r7, #0]
 8002e30:	6992      	ldr	r2, [r2, #24]
 8002e32:	4311      	orrs	r1, r2
 8002e34:	683a      	ldr	r2, [r7, #0]
 8002e36:	69d2      	ldr	r2, [r2, #28]
 8002e38:	4311      	orrs	r1, r2
 8002e3a:	683a      	ldr	r2, [r7, #0]
 8002e3c:	6a12      	ldr	r2, [r2, #32]
 8002e3e:	430a      	orrs	r2, r1
 8002e40:	431a      	orrs	r2, r3
 8002e42:	687b      	ldr	r3, [r7, #4]
 8002e44:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 8002e46:	687b      	ldr	r3, [r7, #4]
 8002e48:	685b      	ldr	r3, [r3, #4]
 8002e4a:	f023 0204 	bic.w	r2, r3, #4
 8002e4e:	683b      	ldr	r3, [r7, #0]
 8002e50:	695b      	ldr	r3, [r3, #20]
 8002e52:	0c1b      	lsrs	r3, r3, #16
 8002e54:	431a      	orrs	r2, r3
 8002e56:	687b      	ldr	r3, [r7, #4]
 8002e58:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 8002e5a:	683b      	ldr	r3, [r7, #0]
 8002e5c:	6a1b      	ldr	r3, [r3, #32]
 8002e5e:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8002e62:	d105      	bne.n	8002e70 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8002e64:	683b      	ldr	r3, [r7, #0]
 8002e66:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002e68:	4619      	mov	r1, r3
 8002e6a:	6878      	ldr	r0, [r7, #4]
 8002e6c:	f7ff ffab 	bl	8002dc6 <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8002e70:	2300      	movs	r3, #0
 8002e72:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	69db      	ldr	r3, [r3, #28]
 8002e78:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	61da      	str	r2, [r3, #28]
  return status;
 8002e80:	7bfb      	ldrb	r3, [r7, #15]
}
 8002e82:	4618      	mov	r0, r3
 8002e84:	3710      	adds	r7, #16
 8002e86:	46bd      	mov	sp, r7
 8002e88:	bd80      	pop	{r7, pc}

08002e8a <LL_TIM_SetPrescaler>:
{
 8002e8a:	b480      	push	{r7}
 8002e8c:	b083      	sub	sp, #12
 8002e8e:	af00      	add	r7, sp, #0
 8002e90:	6078      	str	r0, [r7, #4]
 8002e92:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->PSC, Prescaler);
 8002e94:	687b      	ldr	r3, [r7, #4]
 8002e96:	683a      	ldr	r2, [r7, #0]
 8002e98:	629a      	str	r2, [r3, #40]	; 0x28
}
 8002e9a:	bf00      	nop
 8002e9c:	370c      	adds	r7, #12
 8002e9e:	46bd      	mov	sp, r7
 8002ea0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ea4:	4770      	bx	lr

08002ea6 <LL_TIM_SetAutoReload>:
{
 8002ea6:	b480      	push	{r7}
 8002ea8:	b083      	sub	sp, #12
 8002eaa:	af00      	add	r7, sp, #0
 8002eac:	6078      	str	r0, [r7, #4]
 8002eae:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->ARR, AutoReload);
 8002eb0:	687b      	ldr	r3, [r7, #4]
 8002eb2:	683a      	ldr	r2, [r7, #0]
 8002eb4:	62da      	str	r2, [r3, #44]	; 0x2c
}
 8002eb6:	bf00      	nop
 8002eb8:	370c      	adds	r7, #12
 8002eba:	46bd      	mov	sp, r7
 8002ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ec0:	4770      	bx	lr

08002ec2 <LL_TIM_SetRepetitionCounter>:
{
 8002ec2:	b480      	push	{r7}
 8002ec4:	b083      	sub	sp, #12
 8002ec6:	af00      	add	r7, sp, #0
 8002ec8:	6078      	str	r0, [r7, #4]
 8002eca:	6039      	str	r1, [r7, #0]
  WRITE_REG(TIMx->RCR, RepetitionCounter);
 8002ecc:	687b      	ldr	r3, [r7, #4]
 8002ece:	683a      	ldr	r2, [r7, #0]
 8002ed0:	631a      	str	r2, [r3, #48]	; 0x30
}
 8002ed2:	bf00      	nop
 8002ed4:	370c      	adds	r7, #12
 8002ed6:	46bd      	mov	sp, r7
 8002ed8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002edc:	4770      	bx	lr

08002ede <LL_TIM_GenerateEvent_UPDATE>:
  * @rmtoll EGR          UG            LL_TIM_GenerateEvent_UPDATE
  * @param  TIMx Timer instance
  * @retval None
  */
__STATIC_INLINE void LL_TIM_GenerateEvent_UPDATE(TIM_TypeDef *TIMx)
{
 8002ede:	b480      	push	{r7}
 8002ee0:	b083      	sub	sp, #12
 8002ee2:	af00      	add	r7, sp, #0
 8002ee4:	6078      	str	r0, [r7, #4]
  SET_BIT(TIMx->EGR, TIM_EGR_UG);
 8002ee6:	687b      	ldr	r3, [r7, #4]
 8002ee8:	695b      	ldr	r3, [r3, #20]
 8002eea:	f043 0201 	orr.w	r2, r3, #1
 8002eee:	687b      	ldr	r3, [r7, #4]
 8002ef0:	615a      	str	r2, [r3, #20]
}
 8002ef2:	bf00      	nop
 8002ef4:	370c      	adds	r7, #12
 8002ef6:	46bd      	mov	sp, r7
 8002ef8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002efc:	4770      	bx	lr
	...

08002f00 <LL_TIM_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: TIMx registers are de-initialized
  *          - ERROR: not applicable
  */
ErrorStatus LL_TIM_Init(TIM_TypeDef *TIMx, LL_TIM_InitTypeDef *TIM_InitStruct)
{
 8002f00:	b580      	push	{r7, lr}
 8002f02:	b084      	sub	sp, #16
 8002f04:	af00      	add	r7, sp, #0
 8002f06:	6078      	str	r0, [r7, #4]
 8002f08:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(TIMx));
  assert_param(IS_LL_TIM_COUNTERMODE(TIM_InitStruct->CounterMode));
  assert_param(IS_LL_TIM_CLOCKDIVISION(TIM_InitStruct->ClockDivision));

  tmpcr1 = LL_TIM_ReadReg(TIMx, CR1);
 8002f0a:	687b      	ldr	r3, [r7, #4]
 8002f0c:	681b      	ldr	r3, [r3, #0]
 8002f0e:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8002f10:	687b      	ldr	r3, [r7, #4]
 8002f12:	4a31      	ldr	r2, [pc, #196]	; (8002fd8 <LL_TIM_Init+0xd8>)
 8002f14:	4293      	cmp	r3, r2
 8002f16:	d00f      	beq.n	8002f38 <LL_TIM_Init+0x38>
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f1e:	d00b      	beq.n	8002f38 <LL_TIM_Init+0x38>
 8002f20:	687b      	ldr	r3, [r7, #4]
 8002f22:	4a2e      	ldr	r2, [pc, #184]	; (8002fdc <LL_TIM_Init+0xdc>)
 8002f24:	4293      	cmp	r3, r2
 8002f26:	d007      	beq.n	8002f38 <LL_TIM_Init+0x38>
 8002f28:	687b      	ldr	r3, [r7, #4]
 8002f2a:	4a2d      	ldr	r2, [pc, #180]	; (8002fe0 <LL_TIM_Init+0xe0>)
 8002f2c:	4293      	cmp	r3, r2
 8002f2e:	d003      	beq.n	8002f38 <LL_TIM_Init+0x38>
 8002f30:	687b      	ldr	r3, [r7, #4]
 8002f32:	4a2c      	ldr	r2, [pc, #176]	; (8002fe4 <LL_TIM_Init+0xe4>)
 8002f34:	4293      	cmp	r3, r2
 8002f36:	d106      	bne.n	8002f46 <LL_TIM_Init+0x46>
  {
    /* Select the Counter Mode */
    MODIFY_REG(tmpcr1, (TIM_CR1_DIR | TIM_CR1_CMS), TIM_InitStruct->CounterMode);
 8002f38:	68fb      	ldr	r3, [r7, #12]
 8002f3a:	f023 0270 	bic.w	r2, r3, #112	; 0x70
 8002f3e:	683b      	ldr	r3, [r7, #0]
 8002f40:	685b      	ldr	r3, [r3, #4]
 8002f42:	4313      	orrs	r3, r2
 8002f44:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	4a23      	ldr	r2, [pc, #140]	; (8002fd8 <LL_TIM_Init+0xd8>)
 8002f4a:	4293      	cmp	r3, r2
 8002f4c:	d01b      	beq.n	8002f86 <LL_TIM_Init+0x86>
 8002f4e:	687b      	ldr	r3, [r7, #4]
 8002f50:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8002f54:	d017      	beq.n	8002f86 <LL_TIM_Init+0x86>
 8002f56:	687b      	ldr	r3, [r7, #4]
 8002f58:	4a20      	ldr	r2, [pc, #128]	; (8002fdc <LL_TIM_Init+0xdc>)
 8002f5a:	4293      	cmp	r3, r2
 8002f5c:	d013      	beq.n	8002f86 <LL_TIM_Init+0x86>
 8002f5e:	687b      	ldr	r3, [r7, #4]
 8002f60:	4a1f      	ldr	r2, [pc, #124]	; (8002fe0 <LL_TIM_Init+0xe0>)
 8002f62:	4293      	cmp	r3, r2
 8002f64:	d00f      	beq.n	8002f86 <LL_TIM_Init+0x86>
 8002f66:	687b      	ldr	r3, [r7, #4]
 8002f68:	4a1e      	ldr	r2, [pc, #120]	; (8002fe4 <LL_TIM_Init+0xe4>)
 8002f6a:	4293      	cmp	r3, r2
 8002f6c:	d00b      	beq.n	8002f86 <LL_TIM_Init+0x86>
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	4a1d      	ldr	r2, [pc, #116]	; (8002fe8 <LL_TIM_Init+0xe8>)
 8002f72:	4293      	cmp	r3, r2
 8002f74:	d007      	beq.n	8002f86 <LL_TIM_Init+0x86>
 8002f76:	687b      	ldr	r3, [r7, #4]
 8002f78:	4a1c      	ldr	r2, [pc, #112]	; (8002fec <LL_TIM_Init+0xec>)
 8002f7a:	4293      	cmp	r3, r2
 8002f7c:	d003      	beq.n	8002f86 <LL_TIM_Init+0x86>
 8002f7e:	687b      	ldr	r3, [r7, #4]
 8002f80:	4a1b      	ldr	r2, [pc, #108]	; (8002ff0 <LL_TIM_Init+0xf0>)
 8002f82:	4293      	cmp	r3, r2
 8002f84:	d106      	bne.n	8002f94 <LL_TIM_Init+0x94>
  {
    /* Set the clock division */
    MODIFY_REG(tmpcr1, TIM_CR1_CKD, TIM_InitStruct->ClockDivision);
 8002f86:	68fb      	ldr	r3, [r7, #12]
 8002f88:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8002f8c:	683b      	ldr	r3, [r7, #0]
 8002f8e:	68db      	ldr	r3, [r3, #12]
 8002f90:	4313      	orrs	r3, r2
 8002f92:	60fb      	str	r3, [r7, #12]
  }

  /* Write to TIMx CR1 */
  LL_TIM_WriteReg(TIMx, CR1, tmpcr1);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	68fa      	ldr	r2, [r7, #12]
 8002f98:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  LL_TIM_SetAutoReload(TIMx, TIM_InitStruct->Autoreload);
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	689b      	ldr	r3, [r3, #8]
 8002f9e:	4619      	mov	r1, r3
 8002fa0:	6878      	ldr	r0, [r7, #4]
 8002fa2:	f7ff ff80 	bl	8002ea6 <LL_TIM_SetAutoReload>

  /* Set the Prescaler value */
  LL_TIM_SetPrescaler(TIMx, TIM_InitStruct->Prescaler);
 8002fa6:	683b      	ldr	r3, [r7, #0]
 8002fa8:	881b      	ldrh	r3, [r3, #0]
 8002faa:	4619      	mov	r1, r3
 8002fac:	6878      	ldr	r0, [r7, #4]
 8002fae:	f7ff ff6c 	bl	8002e8a <LL_TIM_SetPrescaler>

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	4a08      	ldr	r2, [pc, #32]	; (8002fd8 <LL_TIM_Init+0xd8>)
 8002fb6:	4293      	cmp	r3, r2
 8002fb8:	d105      	bne.n	8002fc6 <LL_TIM_Init+0xc6>
  {
    /* Set the Repetition Counter value */
    LL_TIM_SetRepetitionCounter(TIMx, TIM_InitStruct->RepetitionCounter);
 8002fba:	683b      	ldr	r3, [r7, #0]
 8002fbc:	691b      	ldr	r3, [r3, #16]
 8002fbe:	4619      	mov	r1, r3
 8002fc0:	6878      	ldr	r0, [r7, #4]
 8002fc2:	f7ff ff7e 	bl	8002ec2 <LL_TIM_SetRepetitionCounter>
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter value (if applicable) immediately */
  LL_TIM_GenerateEvent_UPDATE(TIMx);
 8002fc6:	6878      	ldr	r0, [r7, #4]
 8002fc8:	f7ff ff89 	bl	8002ede <LL_TIM_GenerateEvent_UPDATE>

  return SUCCESS;
 8002fcc:	2300      	movs	r3, #0
}
 8002fce:	4618      	mov	r0, r3
 8002fd0:	3710      	adds	r7, #16
 8002fd2:	46bd      	mov	sp, r7
 8002fd4:	bd80      	pop	{r7, pc}
 8002fd6:	bf00      	nop
 8002fd8:	40010000 	.word	0x40010000
 8002fdc:	40000400 	.word	0x40000400
 8002fe0:	40000800 	.word	0x40000800
 8002fe4:	40000c00 	.word	0x40000c00
 8002fe8:	40014000 	.word	0x40014000
 8002fec:	40014400 	.word	0x40014400
 8002ff0:	40014800 	.word	0x40014800

08002ff4 <LL_USART_IsEnabled>:
{
 8002ff4:	b480      	push	{r7}
 8002ff6:	b083      	sub	sp, #12
 8002ff8:	af00      	add	r7, sp, #0
 8002ffa:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->CR1, USART_CR1_UE) == (USART_CR1_UE));
 8002ffc:	687b      	ldr	r3, [r7, #4]
 8002ffe:	68db      	ldr	r3, [r3, #12]
 8003000:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8003004:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003008:	bf0c      	ite	eq
 800300a:	2301      	moveq	r3, #1
 800300c:	2300      	movne	r3, #0
 800300e:	b2db      	uxtb	r3, r3
}
 8003010:	4618      	mov	r0, r3
 8003012:	370c      	adds	r7, #12
 8003014:	46bd      	mov	sp, r7
 8003016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800301a:	4770      	bx	lr

0800301c <LL_USART_SetStopBitsLength>:
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
 8003024:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR2, USART_CR2_STOP, StopBits);
 8003026:	687b      	ldr	r3, [r7, #4]
 8003028:	691b      	ldr	r3, [r3, #16]
 800302a:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 800302e:	683b      	ldr	r3, [r7, #0]
 8003030:	431a      	orrs	r2, r3
 8003032:	687b      	ldr	r3, [r7, #4]
 8003034:	611a      	str	r2, [r3, #16]
}
 8003036:	bf00      	nop
 8003038:	370c      	adds	r7, #12
 800303a:	46bd      	mov	sp, r7
 800303c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003040:	4770      	bx	lr

08003042 <LL_USART_SetHWFlowCtrl>:
{
 8003042:	b480      	push	{r7}
 8003044:	b083      	sub	sp, #12
 8003046:	af00      	add	r7, sp, #0
 8003048:	6078      	str	r0, [r7, #4]
 800304a:	6039      	str	r1, [r7, #0]
  MODIFY_REG(USARTx->CR3, USART_CR3_RTSE | USART_CR3_CTSE, HardwareFlowControl);
 800304c:	687b      	ldr	r3, [r7, #4]
 800304e:	695b      	ldr	r3, [r3, #20]
 8003050:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8003054:	683b      	ldr	r3, [r7, #0]
 8003056:	431a      	orrs	r2, r3
 8003058:	687b      	ldr	r3, [r7, #4]
 800305a:	615a      	str	r2, [r3, #20]
}
 800305c:	bf00      	nop
 800305e:	370c      	adds	r7, #12
 8003060:	46bd      	mov	sp, r7
 8003062:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003066:	4770      	bx	lr

08003068 <LL_USART_SetBaudRate>:
{
 8003068:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800306c:	b0c0      	sub	sp, #256	; 0x100
 800306e:	af00      	add	r7, sp, #0
 8003070:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 8003074:	f8c7 10f8 	str.w	r1, [r7, #248]	; 0xf8
 8003078:	f8c7 20f4 	str.w	r2, [r7, #244]	; 0xf4
 800307c:	f8c7 30f0 	str.w	r3, [r7, #240]	; 0xf0
  if (OverSampling == LL_USART_OVERSAMPLING_8)
 8003080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8003084:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8003088:	f040 810c 	bne.w	80032a4 <LL_USART_SetBaudRate+0x23c>
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING8(PeriphClk, BaudRate));
 800308c:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 8003090:	2200      	movs	r2, #0
 8003092:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 8003096:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 800309a:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 800309e:	4622      	mov	r2, r4
 80030a0:	462b      	mov	r3, r5
 80030a2:	1891      	adds	r1, r2, r2
 80030a4:	6639      	str	r1, [r7, #96]	; 0x60
 80030a6:	415b      	adcs	r3, r3
 80030a8:	667b      	str	r3, [r7, #100]	; 0x64
 80030aa:	e9d7 2318 	ldrd	r2, r3, [r7, #96]	; 0x60
 80030ae:	4621      	mov	r1, r4
 80030b0:	eb12 0801 	adds.w	r8, r2, r1
 80030b4:	4629      	mov	r1, r5
 80030b6:	eb43 0901 	adc.w	r9, r3, r1
 80030ba:	f04f 0200 	mov.w	r2, #0
 80030be:	f04f 0300 	mov.w	r3, #0
 80030c2:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80030c6:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 80030ca:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 80030ce:	4690      	mov	r8, r2
 80030d0:	4699      	mov	r9, r3
 80030d2:	4623      	mov	r3, r4
 80030d4:	eb18 0303 	adds.w	r3, r8, r3
 80030d8:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 80030dc:	462b      	mov	r3, r5
 80030de:	eb49 0303 	adc.w	r3, r9, r3
 80030e2:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 80030e6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80030ea:	2200      	movs	r2, #0
 80030ec:	469a      	mov	sl, r3
 80030ee:	4693      	mov	fp, r2
 80030f0:	eb1a 030a 	adds.w	r3, sl, sl
 80030f4:	65bb      	str	r3, [r7, #88]	; 0x58
 80030f6:	eb4b 030b 	adc.w	r3, fp, fp
 80030fa:	65fb      	str	r3, [r7, #92]	; 0x5c
 80030fc:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8003100:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8003104:	f7fd fd58 	bl	8000bb8 <__aeabi_uldivmod>
 8003108:	4602      	mov	r2, r0
 800310a:	460b      	mov	r3, r1
 800310c:	4b64      	ldr	r3, [pc, #400]	; (80032a0 <LL_USART_SetBaudRate+0x238>)
 800310e:	fba3 2302 	umull	r2, r3, r3, r2
 8003112:	095b      	lsrs	r3, r3, #5
 8003114:	b29b      	uxth	r3, r3
 8003116:	011b      	lsls	r3, r3, #4
 8003118:	b29c      	uxth	r4, r3
 800311a:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800311e:	2200      	movs	r2, #0
 8003120:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 8003124:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 8003128:	e9d7 8936 	ldrd	r8, r9, [r7, #216]	; 0xd8
 800312c:	4642      	mov	r2, r8
 800312e:	464b      	mov	r3, r9
 8003130:	1891      	adds	r1, r2, r2
 8003132:	6539      	str	r1, [r7, #80]	; 0x50
 8003134:	415b      	adcs	r3, r3
 8003136:	657b      	str	r3, [r7, #84]	; 0x54
 8003138:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 800313c:	4641      	mov	r1, r8
 800313e:	1851      	adds	r1, r2, r1
 8003140:	64b9      	str	r1, [r7, #72]	; 0x48
 8003142:	4649      	mov	r1, r9
 8003144:	414b      	adcs	r3, r1
 8003146:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003148:	f04f 0200 	mov.w	r2, #0
 800314c:	f04f 0300 	mov.w	r3, #0
 8003150:	e9d7 ab12 	ldrd	sl, fp, [r7, #72]	; 0x48
 8003154:	4659      	mov	r1, fp
 8003156:	00cb      	lsls	r3, r1, #3
 8003158:	4651      	mov	r1, sl
 800315a:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800315e:	4651      	mov	r1, sl
 8003160:	00ca      	lsls	r2, r1, #3
 8003162:	4610      	mov	r0, r2
 8003164:	4619      	mov	r1, r3
 8003166:	4603      	mov	r3, r0
 8003168:	4642      	mov	r2, r8
 800316a:	189b      	adds	r3, r3, r2
 800316c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8003170:	464b      	mov	r3, r9
 8003172:	460a      	mov	r2, r1
 8003174:	eb42 0303 	adc.w	r3, r2, r3
 8003178:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
 800317c:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003180:	2200      	movs	r2, #0
 8003182:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8003186:	f8c7 20cc 	str.w	r2, [r7, #204]	; 0xcc
 800318a:	e9d7 1232 	ldrd	r1, r2, [r7, #200]	; 0xc8
 800318e:	460b      	mov	r3, r1
 8003190:	18db      	adds	r3, r3, r3
 8003192:	643b      	str	r3, [r7, #64]	; 0x40
 8003194:	4613      	mov	r3, r2
 8003196:	eb42 0303 	adc.w	r3, r2, r3
 800319a:	647b      	str	r3, [r7, #68]	; 0x44
 800319c:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80031a0:	e9d7 0134 	ldrd	r0, r1, [r7, #208]	; 0xd0
 80031a4:	f7fd fd08 	bl	8000bb8 <__aeabi_uldivmod>
 80031a8:	4602      	mov	r2, r0
 80031aa:	460b      	mov	r3, r1
 80031ac:	4611      	mov	r1, r2
 80031ae:	4b3c      	ldr	r3, [pc, #240]	; (80032a0 <LL_USART_SetBaudRate+0x238>)
 80031b0:	fba3 2301 	umull	r2, r3, r3, r1
 80031b4:	095b      	lsrs	r3, r3, #5
 80031b6:	2264      	movs	r2, #100	; 0x64
 80031b8:	fb02 f303 	mul.w	r3, r2, r3
 80031bc:	1acb      	subs	r3, r1, r3
 80031be:	00db      	lsls	r3, r3, #3
 80031c0:	f103 0232 	add.w	r2, r3, #50	; 0x32
 80031c4:	4b36      	ldr	r3, [pc, #216]	; (80032a0 <LL_USART_SetBaudRate+0x238>)
 80031c6:	fba3 2302 	umull	r2, r3, r3, r2
 80031ca:	095b      	lsrs	r3, r3, #5
 80031cc:	b29b      	uxth	r3, r3
 80031ce:	005b      	lsls	r3, r3, #1
 80031d0:	b29b      	uxth	r3, r3
 80031d2:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 80031d6:	b29b      	uxth	r3, r3
 80031d8:	4423      	add	r3, r4
 80031da:	b29c      	uxth	r4, r3
 80031dc:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80031e0:	2200      	movs	r2, #0
 80031e2:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80031e6:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80031ea:	e9d7 8930 	ldrd	r8, r9, [r7, #192]	; 0xc0
 80031ee:	4642      	mov	r2, r8
 80031f0:	464b      	mov	r3, r9
 80031f2:	1891      	adds	r1, r2, r2
 80031f4:	63b9      	str	r1, [r7, #56]	; 0x38
 80031f6:	415b      	adcs	r3, r3
 80031f8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80031fa:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 80031fe:	4641      	mov	r1, r8
 8003200:	1851      	adds	r1, r2, r1
 8003202:	6339      	str	r1, [r7, #48]	; 0x30
 8003204:	4649      	mov	r1, r9
 8003206:	414b      	adcs	r3, r1
 8003208:	637b      	str	r3, [r7, #52]	; 0x34
 800320a:	f04f 0200 	mov.w	r2, #0
 800320e:	f04f 0300 	mov.w	r3, #0
 8003212:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8003216:	4659      	mov	r1, fp
 8003218:	00cb      	lsls	r3, r1, #3
 800321a:	4651      	mov	r1, sl
 800321c:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003220:	4651      	mov	r1, sl
 8003222:	00ca      	lsls	r2, r1, #3
 8003224:	4610      	mov	r0, r2
 8003226:	4619      	mov	r1, r3
 8003228:	4603      	mov	r3, r0
 800322a:	4642      	mov	r2, r8
 800322c:	189b      	adds	r3, r3, r2
 800322e:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8003232:	464b      	mov	r3, r9
 8003234:	460a      	mov	r2, r1
 8003236:	eb42 0303 	adc.w	r3, r2, r3
 800323a:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
 800323e:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003242:	2200      	movs	r2, #0
 8003244:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8003248:	f8c7 20b4 	str.w	r2, [r7, #180]	; 0xb4
 800324c:	e9d7 122c 	ldrd	r1, r2, [r7, #176]	; 0xb0
 8003250:	460b      	mov	r3, r1
 8003252:	18db      	adds	r3, r3, r3
 8003254:	62bb      	str	r3, [r7, #40]	; 0x28
 8003256:	4613      	mov	r3, r2
 8003258:	eb42 0303 	adc.w	r3, r2, r3
 800325c:	62fb      	str	r3, [r7, #44]	; 0x2c
 800325e:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8003262:	e9d7 012e 	ldrd	r0, r1, [r7, #184]	; 0xb8
 8003266:	f7fd fca7 	bl	8000bb8 <__aeabi_uldivmod>
 800326a:	4602      	mov	r2, r0
 800326c:	460b      	mov	r3, r1
 800326e:	4b0c      	ldr	r3, [pc, #48]	; (80032a0 <LL_USART_SetBaudRate+0x238>)
 8003270:	fba3 1302 	umull	r1, r3, r3, r2
 8003274:	095b      	lsrs	r3, r3, #5
 8003276:	2164      	movs	r1, #100	; 0x64
 8003278:	fb01 f303 	mul.w	r3, r1, r3
 800327c:	1ad3      	subs	r3, r2, r3
 800327e:	00db      	lsls	r3, r3, #3
 8003280:	3332      	adds	r3, #50	; 0x32
 8003282:	4a07      	ldr	r2, [pc, #28]	; (80032a0 <LL_USART_SetBaudRate+0x238>)
 8003284:	fba2 2303 	umull	r2, r3, r2, r3
 8003288:	095b      	lsrs	r3, r3, #5
 800328a:	b29b      	uxth	r3, r3
 800328c:	f003 0307 	and.w	r3, r3, #7
 8003290:	b29b      	uxth	r3, r3
 8003292:	4423      	add	r3, r4
 8003294:	b29b      	uxth	r3, r3
 8003296:	461a      	mov	r2, r3
 8003298:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800329c:	609a      	str	r2, [r3, #8]
}
 800329e:	e107      	b.n	80034b0 <LL_USART_SetBaudRate+0x448>
 80032a0:	51eb851f 	.word	0x51eb851f
    USARTx->BRR = (uint16_t)(__LL_USART_DIV_SAMPLING16(PeriphClk, BaudRate));
 80032a4:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80032a8:	2200      	movs	r2, #0
 80032aa:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80032ae:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80032b2:	e9d7 892a 	ldrd	r8, r9, [r7, #168]	; 0xa8
 80032b6:	4642      	mov	r2, r8
 80032b8:	464b      	mov	r3, r9
 80032ba:	1891      	adds	r1, r2, r2
 80032bc:	6239      	str	r1, [r7, #32]
 80032be:	415b      	adcs	r3, r3
 80032c0:	627b      	str	r3, [r7, #36]	; 0x24
 80032c2:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 80032c6:	4641      	mov	r1, r8
 80032c8:	1854      	adds	r4, r2, r1
 80032ca:	4649      	mov	r1, r9
 80032cc:	eb43 0501 	adc.w	r5, r3, r1
 80032d0:	f04f 0200 	mov.w	r2, #0
 80032d4:	f04f 0300 	mov.w	r3, #0
 80032d8:	00eb      	lsls	r3, r5, #3
 80032da:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80032de:	00e2      	lsls	r2, r4, #3
 80032e0:	4614      	mov	r4, r2
 80032e2:	461d      	mov	r5, r3
 80032e4:	4643      	mov	r3, r8
 80032e6:	18e3      	adds	r3, r4, r3
 80032e8:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 80032ec:	464b      	mov	r3, r9
 80032ee:	eb45 0303 	adc.w	r3, r5, r3
 80032f2:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
 80032f6:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 80032fa:	2200      	movs	r2, #0
 80032fc:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8003300:	f8c7 209c 	str.w	r2, [r7, #156]	; 0x9c
 8003304:	f04f 0200 	mov.w	r2, #0
 8003308:	f04f 0300 	mov.w	r3, #0
 800330c:	e9d7 4526 	ldrd	r4, r5, [r7, #152]	; 0x98
 8003310:	4629      	mov	r1, r5
 8003312:	008b      	lsls	r3, r1, #2
 8003314:	4621      	mov	r1, r4
 8003316:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 800331a:	4621      	mov	r1, r4
 800331c:	008a      	lsls	r2, r1, #2
 800331e:	e9d7 0128 	ldrd	r0, r1, [r7, #160]	; 0xa0
 8003322:	f7fd fc49 	bl	8000bb8 <__aeabi_uldivmod>
 8003326:	4602      	mov	r2, r0
 8003328:	460b      	mov	r3, r1
 800332a:	4b64      	ldr	r3, [pc, #400]	; (80034bc <LL_USART_SetBaudRate+0x454>)
 800332c:	fba3 2302 	umull	r2, r3, r3, r2
 8003330:	095b      	lsrs	r3, r3, #5
 8003332:	b29b      	uxth	r3, r3
 8003334:	011b      	lsls	r3, r3, #4
 8003336:	b29c      	uxth	r4, r3
 8003338:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800333c:	2200      	movs	r2, #0
 800333e:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 8003342:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8003346:	e9d7 8924 	ldrd	r8, r9, [r7, #144]	; 0x90
 800334a:	4642      	mov	r2, r8
 800334c:	464b      	mov	r3, r9
 800334e:	1891      	adds	r1, r2, r2
 8003350:	61b9      	str	r1, [r7, #24]
 8003352:	415b      	adcs	r3, r3
 8003354:	61fb      	str	r3, [r7, #28]
 8003356:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 800335a:	4641      	mov	r1, r8
 800335c:	1851      	adds	r1, r2, r1
 800335e:	6139      	str	r1, [r7, #16]
 8003360:	4649      	mov	r1, r9
 8003362:	414b      	adcs	r3, r1
 8003364:	617b      	str	r3, [r7, #20]
 8003366:	f04f 0200 	mov.w	r2, #0
 800336a:	f04f 0300 	mov.w	r3, #0
 800336e:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003372:	4659      	mov	r1, fp
 8003374:	00cb      	lsls	r3, r1, #3
 8003376:	4651      	mov	r1, sl
 8003378:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 800337c:	4651      	mov	r1, sl
 800337e:	00ca      	lsls	r2, r1, #3
 8003380:	4610      	mov	r0, r2
 8003382:	4619      	mov	r1, r3
 8003384:	4603      	mov	r3, r0
 8003386:	4642      	mov	r2, r8
 8003388:	189b      	adds	r3, r3, r2
 800338a:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 800338e:	464b      	mov	r3, r9
 8003390:	460a      	mov	r2, r1
 8003392:	eb42 0303 	adc.w	r3, r2, r3
 8003396:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
 800339a:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 800339e:	2200      	movs	r2, #0
 80033a0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80033a4:	f8c7 2084 	str.w	r2, [r7, #132]	; 0x84
 80033a8:	f04f 0200 	mov.w	r2, #0
 80033ac:	f04f 0300 	mov.w	r3, #0
 80033b0:	e9d7 8920 	ldrd	r8, r9, [r7, #128]	; 0x80
 80033b4:	4649      	mov	r1, r9
 80033b6:	008b      	lsls	r3, r1, #2
 80033b8:	4641      	mov	r1, r8
 80033ba:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80033be:	4641      	mov	r1, r8
 80033c0:	008a      	lsls	r2, r1, #2
 80033c2:	e9d7 0122 	ldrd	r0, r1, [r7, #136]	; 0x88
 80033c6:	f7fd fbf7 	bl	8000bb8 <__aeabi_uldivmod>
 80033ca:	4602      	mov	r2, r0
 80033cc:	460b      	mov	r3, r1
 80033ce:	4b3b      	ldr	r3, [pc, #236]	; (80034bc <LL_USART_SetBaudRate+0x454>)
 80033d0:	fba3 1302 	umull	r1, r3, r3, r2
 80033d4:	095b      	lsrs	r3, r3, #5
 80033d6:	2164      	movs	r1, #100	; 0x64
 80033d8:	fb01 f303 	mul.w	r3, r1, r3
 80033dc:	1ad3      	subs	r3, r2, r3
 80033de:	011b      	lsls	r3, r3, #4
 80033e0:	3332      	adds	r3, #50	; 0x32
 80033e2:	4a36      	ldr	r2, [pc, #216]	; (80034bc <LL_USART_SetBaudRate+0x454>)
 80033e4:	fba2 2303 	umull	r2, r3, r2, r3
 80033e8:	095b      	lsrs	r3, r3, #5
 80033ea:	b29b      	uxth	r3, r3
 80033ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80033f0:	b29b      	uxth	r3, r3
 80033f2:	4423      	add	r3, r4
 80033f4:	b29c      	uxth	r4, r3
 80033f6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80033fa:	2200      	movs	r2, #0
 80033fc:	67bb      	str	r3, [r7, #120]	; 0x78
 80033fe:	67fa      	str	r2, [r7, #124]	; 0x7c
 8003400:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8003404:	4642      	mov	r2, r8
 8003406:	464b      	mov	r3, r9
 8003408:	1891      	adds	r1, r2, r2
 800340a:	60b9      	str	r1, [r7, #8]
 800340c:	415b      	adcs	r3, r3
 800340e:	60fb      	str	r3, [r7, #12]
 8003410:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8003414:	4641      	mov	r1, r8
 8003416:	1851      	adds	r1, r2, r1
 8003418:	6039      	str	r1, [r7, #0]
 800341a:	4649      	mov	r1, r9
 800341c:	414b      	adcs	r3, r1
 800341e:	607b      	str	r3, [r7, #4]
 8003420:	f04f 0200 	mov.w	r2, #0
 8003424:	f04f 0300 	mov.w	r3, #0
 8003428:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800342c:	4659      	mov	r1, fp
 800342e:	00cb      	lsls	r3, r1, #3
 8003430:	4651      	mov	r1, sl
 8003432:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8003436:	4651      	mov	r1, sl
 8003438:	00ca      	lsls	r2, r1, #3
 800343a:	4610      	mov	r0, r2
 800343c:	4619      	mov	r1, r3
 800343e:	4603      	mov	r3, r0
 8003440:	4642      	mov	r2, r8
 8003442:	189b      	adds	r3, r3, r2
 8003444:	673b      	str	r3, [r7, #112]	; 0x70
 8003446:	464b      	mov	r3, r9
 8003448:	460a      	mov	r2, r1
 800344a:	eb42 0303 	adc.w	r3, r2, r3
 800344e:	677b      	str	r3, [r7, #116]	; 0x74
 8003450:	f8d7 30f0 	ldr.w	r3, [r7, #240]	; 0xf0
 8003454:	2200      	movs	r2, #0
 8003456:	66bb      	str	r3, [r7, #104]	; 0x68
 8003458:	66fa      	str	r2, [r7, #108]	; 0x6c
 800345a:	f04f 0200 	mov.w	r2, #0
 800345e:	f04f 0300 	mov.w	r3, #0
 8003462:	e9d7 891a 	ldrd	r8, r9, [r7, #104]	; 0x68
 8003466:	4649      	mov	r1, r9
 8003468:	008b      	lsls	r3, r1, #2
 800346a:	4641      	mov	r1, r8
 800346c:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8003470:	4641      	mov	r1, r8
 8003472:	008a      	lsls	r2, r1, #2
 8003474:	e9d7 011c 	ldrd	r0, r1, [r7, #112]	; 0x70
 8003478:	f7fd fb9e 	bl	8000bb8 <__aeabi_uldivmod>
 800347c:	4602      	mov	r2, r0
 800347e:	460b      	mov	r3, r1
 8003480:	4b0e      	ldr	r3, [pc, #56]	; (80034bc <LL_USART_SetBaudRate+0x454>)
 8003482:	fba3 1302 	umull	r1, r3, r3, r2
 8003486:	095b      	lsrs	r3, r3, #5
 8003488:	2164      	movs	r1, #100	; 0x64
 800348a:	fb01 f303 	mul.w	r3, r1, r3
 800348e:	1ad3      	subs	r3, r2, r3
 8003490:	011b      	lsls	r3, r3, #4
 8003492:	3332      	adds	r3, #50	; 0x32
 8003494:	4a09      	ldr	r2, [pc, #36]	; (80034bc <LL_USART_SetBaudRate+0x454>)
 8003496:	fba2 2303 	umull	r2, r3, r2, r3
 800349a:	095b      	lsrs	r3, r3, #5
 800349c:	b29b      	uxth	r3, r3
 800349e:	f003 030f 	and.w	r3, r3, #15
 80034a2:	b29b      	uxth	r3, r3
 80034a4:	4423      	add	r3, r4
 80034a6:	b29b      	uxth	r3, r3
 80034a8:	461a      	mov	r2, r3
 80034aa:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80034ae:	609a      	str	r2, [r3, #8]
}
 80034b0:	bf00      	nop
 80034b2:	f507 7780 	add.w	r7, r7, #256	; 0x100
 80034b6:	46bd      	mov	sp, r7
 80034b8:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80034bc:	51eb851f 	.word	0x51eb851f

080034c0 <LL_USART_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: USART registers are initialized according to USART_InitStruct content
  *          - ERROR: Problem occurred during USART Registers initialization
  */
ErrorStatus LL_USART_Init(USART_TypeDef *USARTx, LL_USART_InitTypeDef *USART_InitStruct)
{
 80034c0:	b580      	push	{r7, lr}
 80034c2:	b088      	sub	sp, #32
 80034c4:	af00      	add	r7, sp, #0
 80034c6:	6078      	str	r0, [r7, #4]
 80034c8:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80034ca:	2301      	movs	r3, #1
 80034cc:	77fb      	strb	r3, [r7, #31]
  uint32_t periphclk = LL_RCC_PERIPH_FREQUENCY_NO;
 80034ce:	2300      	movs	r3, #0
 80034d0:	61bb      	str	r3, [r7, #24]
  assert_param(IS_LL_USART_HWCONTROL(USART_InitStruct->HardwareFlowControl));
  assert_param(IS_LL_USART_OVERSAMPLING(USART_InitStruct->OverSampling));

  /* USART needs to be in disabled state, in order to be able to configure some bits in
     CRx registers */
  if (LL_USART_IsEnabled(USARTx) == 0U)
 80034d2:	6878      	ldr	r0, [r7, #4]
 80034d4:	f7ff fd8e 	bl	8002ff4 <LL_USART_IsEnabled>
 80034d8:	4603      	mov	r3, r0
 80034da:	2b00      	cmp	r3, #0
 80034dc:	d149      	bne.n	8003572 <LL_USART_Init+0xb2>
     * - DataWidth:          USART_CR1_M bits according to USART_InitStruct->DataWidth value
     * - Parity:             USART_CR1_PCE, USART_CR1_PS bits according to USART_InitStruct->Parity value
     * - TransferDirection:  USART_CR1_TE, USART_CR1_RE bits according to USART_InitStruct->TransferDirection value
     * - Oversampling:       USART_CR1_OVER8 bit according to USART_InitStruct->OverSampling value.
     */
    MODIFY_REG(USARTx->CR1,
 80034de:	687b      	ldr	r3, [r7, #4]
 80034e0:	68db      	ldr	r3, [r3, #12]
 80034e2:	f423 4316 	bic.w	r3, r3, #38400	; 0x9600
 80034e6:	f023 030c 	bic.w	r3, r3, #12
 80034ea:	683a      	ldr	r2, [r7, #0]
 80034ec:	6851      	ldr	r1, [r2, #4]
 80034ee:	683a      	ldr	r2, [r7, #0]
 80034f0:	68d2      	ldr	r2, [r2, #12]
 80034f2:	4311      	orrs	r1, r2
 80034f4:	683a      	ldr	r2, [r7, #0]
 80034f6:	6912      	ldr	r2, [r2, #16]
 80034f8:	4311      	orrs	r1, r2
 80034fa:	683a      	ldr	r2, [r7, #0]
 80034fc:	6992      	ldr	r2, [r2, #24]
 80034fe:	430a      	orrs	r2, r1
 8003500:	431a      	orrs	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	60da      	str	r2, [r3, #12]
    /*---------------------------- USART CR2 Configuration -----------------------
     * Configure USARTx CR2 (Stop bits) with parameters:
     * - Stop Bits:          USART_CR2_STOP bits according to USART_InitStruct->StopBits value.
     * - CLKEN, CPOL, CPHA and LBCL bits are to be configured using LL_USART_ClockInit().
     */
    LL_USART_SetStopBitsLength(USARTx, USART_InitStruct->StopBits);
 8003506:	683b      	ldr	r3, [r7, #0]
 8003508:	689b      	ldr	r3, [r3, #8]
 800350a:	4619      	mov	r1, r3
 800350c:	6878      	ldr	r0, [r7, #4]
 800350e:	f7ff fd85 	bl	800301c <LL_USART_SetStopBitsLength>

    /*---------------------------- USART CR3 Configuration -----------------------
     * Configure USARTx CR3 (Hardware Flow Control) with parameters:
     * - HardwareFlowControl: USART_CR3_RTSE, USART_CR3_CTSE bits according to USART_InitStruct->HardwareFlowControl value.
     */
    LL_USART_SetHWFlowCtrl(USARTx, USART_InitStruct->HardwareFlowControl);
 8003512:	683b      	ldr	r3, [r7, #0]
 8003514:	695b      	ldr	r3, [r3, #20]
 8003516:	4619      	mov	r1, r3
 8003518:	6878      	ldr	r0, [r7, #4]
 800351a:	f7ff fd92 	bl	8003042 <LL_USART_SetHWFlowCtrl>

    /*---------------------------- USART BRR Configuration -----------------------
     * Retrieve Clock frequency used for USART Peripheral
     */
    LL_RCC_GetSystemClocksFreq(&rcc_clocks);
 800351e:	f107 0308 	add.w	r3, r7, #8
 8003522:	4618      	mov	r0, r3
 8003524:	f7ff fb72 	bl	8002c0c <LL_RCC_GetSystemClocksFreq>
    if (USARTx == USART1)
 8003528:	687b      	ldr	r3, [r7, #4]
 800352a:	4a14      	ldr	r2, [pc, #80]	; (800357c <LL_USART_Init+0xbc>)
 800352c:	4293      	cmp	r3, r2
 800352e:	d102      	bne.n	8003536 <LL_USART_Init+0x76>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 8003530:	697b      	ldr	r3, [r7, #20]
 8003532:	61bb      	str	r3, [r7, #24]
 8003534:	e00c      	b.n	8003550 <LL_USART_Init+0x90>
    }
    else if (USARTx == USART2)
 8003536:	687b      	ldr	r3, [r7, #4]
 8003538:	4a11      	ldr	r2, [pc, #68]	; (8003580 <LL_USART_Init+0xc0>)
 800353a:	4293      	cmp	r3, r2
 800353c:	d102      	bne.n	8003544 <LL_USART_Init+0x84>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
 800353e:	693b      	ldr	r3, [r7, #16]
 8003540:	61bb      	str	r3, [r7, #24]
 8003542:	e005      	b.n	8003550 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK1_Frequency;
    }
#endif /* USART3 */
#if defined(USART6)
    else if (USARTx == USART6)
 8003544:	687b      	ldr	r3, [r7, #4]
 8003546:	4a0f      	ldr	r2, [pc, #60]	; (8003584 <LL_USART_Init+0xc4>)
 8003548:	4293      	cmp	r3, r2
 800354a:	d101      	bne.n	8003550 <LL_USART_Init+0x90>
    {
      periphclk = rcc_clocks.PCLK2_Frequency;
 800354c:	697b      	ldr	r3, [r7, #20]
 800354e:	61bb      	str	r3, [r7, #24]

    /* Configure the USART Baud Rate :
       - valid baud rate value (different from 0) is required
       - Peripheral clock as returned by RCC service, should be valid (different from 0).
    */
    if ((periphclk != LL_RCC_PERIPH_FREQUENCY_NO)
 8003550:	69bb      	ldr	r3, [r7, #24]
 8003552:	2b00      	cmp	r3, #0
 8003554:	d00d      	beq.n	8003572 <LL_USART_Init+0xb2>
        && (USART_InitStruct->BaudRate != 0U))
 8003556:	683b      	ldr	r3, [r7, #0]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	2b00      	cmp	r3, #0
 800355c:	d009      	beq.n	8003572 <LL_USART_Init+0xb2>
    {
      status = SUCCESS;
 800355e:	2300      	movs	r3, #0
 8003560:	77fb      	strb	r3, [r7, #31]
      LL_USART_SetBaudRate(USARTx,
 8003562:	683b      	ldr	r3, [r7, #0]
 8003564:	699a      	ldr	r2, [r3, #24]
 8003566:	683b      	ldr	r3, [r7, #0]
 8003568:	681b      	ldr	r3, [r3, #0]
 800356a:	69b9      	ldr	r1, [r7, #24]
 800356c:	6878      	ldr	r0, [r7, #4]
 800356e:	f7ff fd7b 	bl	8003068 <LL_USART_SetBaudRate>
      assert_param(IS_LL_USART_BRR_MIN(USARTx->BRR));
    }
  }
  /* Endif (=> USART not in Disabled state => return ERROR) */

  return (status);
 8003572:	7ffb      	ldrb	r3, [r7, #31]
}
 8003574:	4618      	mov	r0, r3
 8003576:	3720      	adds	r7, #32
 8003578:	46bd      	mov	sp, r7
 800357a:	bd80      	pop	{r7, pc}
 800357c:	40011000 	.word	0x40011000
 8003580:	40004400 	.word	0x40004400
 8003584:	40011400 	.word	0x40011400

08003588 <LL_InitTick>:
  *         configuration by calling this function, for a delay use rather osDelay RTOS service.
  * @param  Ticks Number of ticks
  * @retval None
  */
__STATIC_INLINE void LL_InitTick(uint32_t HCLKFrequency, uint32_t Ticks)
{
 8003588:	b480      	push	{r7}
 800358a:	b083      	sub	sp, #12
 800358c:	af00      	add	r7, sp, #0
 800358e:	6078      	str	r0, [r7, #4]
 8003590:	6039      	str	r1, [r7, #0]
  /* Configure the SysTick to have interrupt in 1ms time base */
  SysTick->LOAD  = (uint32_t)((HCLKFrequency / Ticks) - 1UL);  /* set reload register */
 8003592:	687a      	ldr	r2, [r7, #4]
 8003594:	683b      	ldr	r3, [r7, #0]
 8003596:	fbb2 f3f3 	udiv	r3, r2, r3
 800359a:	4a07      	ldr	r2, [pc, #28]	; (80035b8 <LL_InitTick+0x30>)
 800359c:	3b01      	subs	r3, #1
 800359e:	6053      	str	r3, [r2, #4]
  SysTick->VAL   = 0UL;                                       /* Load the SysTick Counter Value */
 80035a0:	4b05      	ldr	r3, [pc, #20]	; (80035b8 <LL_InitTick+0x30>)
 80035a2:	2200      	movs	r2, #0
 80035a4:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 80035a6:	4b04      	ldr	r3, [pc, #16]	; (80035b8 <LL_InitTick+0x30>)
 80035a8:	2205      	movs	r2, #5
 80035aa:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_ENABLE_Msk;                   /* Enable the Systick Timer */
}
 80035ac:	bf00      	nop
 80035ae:	370c      	adds	r7, #12
 80035b0:	46bd      	mov	sp, r7
 80035b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035b6:	4770      	bx	lr
 80035b8:	e000e010 	.word	0xe000e010

080035bc <LL_Init1msTick>:
  * @param  HCLKFrequency HCLK frequency in Hz
  * @note   HCLK frequency can be calculated thanks to RCC helper macro or function @ref LL_RCC_GetSystemClocksFreq
  * @retval None
  */
void LL_Init1msTick(uint32_t HCLKFrequency)
{
 80035bc:	b580      	push	{r7, lr}
 80035be:	b082      	sub	sp, #8
 80035c0:	af00      	add	r7, sp, #0
 80035c2:	6078      	str	r0, [r7, #4]
  /* Use frequency provided in argument */
  LL_InitTick(HCLKFrequency, 1000U);
 80035c4:	f44f 717a 	mov.w	r1, #1000	; 0x3e8
 80035c8:	6878      	ldr	r0, [r7, #4]
 80035ca:	f7ff ffdd 	bl	8003588 <LL_InitTick>
}
 80035ce:	bf00      	nop
 80035d0:	3708      	adds	r7, #8
 80035d2:	46bd      	mov	sp, r7
 80035d4:	bd80      	pop	{r7, pc}
	...

080035d8 <LL_SetSystemCoreClock>:
  * @note   Variable can be calculated also through SystemCoreClockUpdate function.
  * @param  HCLKFrequency HCLK frequency in Hz (can be calculated thanks to RCC helper macro)
  * @retval None
  */
void LL_SetSystemCoreClock(uint32_t HCLKFrequency)
{
 80035d8:	b480      	push	{r7}
 80035da:	b083      	sub	sp, #12
 80035dc:	af00      	add	r7, sp, #0
 80035de:	6078      	str	r0, [r7, #4]
  /* HCLK clock frequency */
  SystemCoreClock = HCLKFrequency;
 80035e0:	4a04      	ldr	r2, [pc, #16]	; (80035f4 <LL_SetSystemCoreClock+0x1c>)
 80035e2:	687b      	ldr	r3, [r7, #4]
 80035e4:	6013      	str	r3, [r2, #0]
}
 80035e6:	bf00      	nop
 80035e8:	370c      	adds	r7, #12
 80035ea:	46bd      	mov	sp, r7
 80035ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035f0:	4770      	bx	lr
 80035f2:	bf00      	nop
 80035f4:	20000000 	.word	0x20000000

080035f8 <__Custom_Exception_Set_Message>:

void Custom_Exception_Reset() {
	_message = CUSTOM_EXCEPTION_MSG_NONE;
}

void __Custom_Exception_Set_Message(char *file, int line, char *message) {
 80035f8:	b480      	push	{r7}
 80035fa:	b085      	sub	sp, #20
 80035fc:	af00      	add	r7, sp, #0
 80035fe:	60f8      	str	r0, [r7, #12]
 8003600:	60b9      	str	r1, [r7, #8]
 8003602:	607a      	str	r2, [r7, #4]
	_file = file;
 8003604:	4a07      	ldr	r2, [pc, #28]	; (8003624 <__Custom_Exception_Set_Message+0x2c>)
 8003606:	68fb      	ldr	r3, [r7, #12]
 8003608:	6013      	str	r3, [r2, #0]
	_line = line;
 800360a:	4a07      	ldr	r2, [pc, #28]	; (8003628 <__Custom_Exception_Set_Message+0x30>)
 800360c:	68bb      	ldr	r3, [r7, #8]
 800360e:	6013      	str	r3, [r2, #0]
	_message = message;
 8003610:	4a06      	ldr	r2, [pc, #24]	; (800362c <__Custom_Exception_Set_Message+0x34>)
 8003612:	687b      	ldr	r3, [r7, #4]
 8003614:	6013      	str	r3, [r2, #0]
}
 8003616:	bf00      	nop
 8003618:	3714      	adds	r7, #20
 800361a:	46bd      	mov	sp, r7
 800361c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003620:	4770      	bx	lr
 8003622:	bf00      	nop
 8003624:	200001f4 	.word	0x200001f4
 8003628:	200001f8 	.word	0x200001f8
 800362c:	200001fc 	.word	0x200001fc

08003630 <Custom_FileSystem_Load>:
typedef union {
	FileInfo_t fileInfo;
	uint8_t bytes[FILEINFO_SIZE];
} FileInfo_u;

void Custom_FileSystem_Load() {
 8003630:	b580      	push	{r7, lr}
 8003632:	af00      	add	r7, sp, #0
	Custom_Flash_Read(filesystem, FILESYSTEM_SIZE);
 8003634:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8003638:	4803      	ldr	r0, [pc, #12]	; (8003648 <Custom_FileSystem_Load+0x18>)
 800363a:	f000 f851 	bl	80036e0 <Custom_Flash_Read>
	filesystemLoaded = true;
 800363e:	4b03      	ldr	r3, [pc, #12]	; (800364c <Custom_FileSystem_Load+0x1c>)
 8003640:	2201      	movs	r2, #1
 8003642:	701a      	strb	r2, [r3, #0]
}
 8003644:	bf00      	nop
 8003646:	bd80      	pop	{r7, pc}
 8003648:	20000200 	.word	0x20000200
 800364c:	20001201 	.word	0x20001201

08003650 <Custom_Flash_Check_Error>:
 * Flash Sector 3    .
 * ,   1byte.
 *   ,    CUSTOM_FLASH_SUCCESS ,      .
 */

bool Custom_Flash_Check_Error() {
 8003650:	b580      	push	{r7, lr}
 8003652:	b082      	sub	sp, #8
 8003654:	af00      	add	r7, sp, #0
	uint32_t fsr = FLASH->SR;
 8003656:	4b1c      	ldr	r3, [pc, #112]	; (80036c8 <Custom_Flash_Check_Error+0x78>)
 8003658:	68db      	ldr	r3, [r3, #12]
 800365a:	607b      	str	r3, [r7, #4]
	ASSERT_MSG(!(fsr & FLASH_SR_PGAERR), "Programming sequence error.");
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f003 0320 	and.w	r3, r3, #32
 8003662:	2b00      	cmp	r3, #0
 8003664:	d006      	beq.n	8003674 <Custom_Flash_Check_Error+0x24>
 8003666:	4a19      	ldr	r2, [pc, #100]	; (80036cc <Custom_Flash_Check_Error+0x7c>)
 8003668:	2113      	movs	r1, #19
 800366a:	4819      	ldr	r0, [pc, #100]	; (80036d0 <Custom_Flash_Check_Error+0x80>)
 800366c:	f7ff ffc4 	bl	80035f8 <__Custom_Exception_Set_Message>
 8003670:	2300      	movs	r3, #0
 8003672:	e024      	b.n	80036be <Custom_Flash_Check_Error+0x6e>
	ASSERT_MSG(!(fsr & FLASH_SR_PGPERR), "Programming parallelism error.");
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	f003 0340 	and.w	r3, r3, #64	; 0x40
 800367a:	2b00      	cmp	r3, #0
 800367c:	d006      	beq.n	800368c <Custom_Flash_Check_Error+0x3c>
 800367e:	4a15      	ldr	r2, [pc, #84]	; (80036d4 <Custom_Flash_Check_Error+0x84>)
 8003680:	2114      	movs	r1, #20
 8003682:	4813      	ldr	r0, [pc, #76]	; (80036d0 <Custom_Flash_Check_Error+0x80>)
 8003684:	f7ff ffb8 	bl	80035f8 <__Custom_Exception_Set_Message>
 8003688:	2300      	movs	r3, #0
 800368a:	e018      	b.n	80036be <Custom_Flash_Check_Error+0x6e>
	ASSERT_MSG(!(fsr & FLASH_SR_PGAERR), "Programming alignment error.");
 800368c:	687b      	ldr	r3, [r7, #4]
 800368e:	f003 0320 	and.w	r3, r3, #32
 8003692:	2b00      	cmp	r3, #0
 8003694:	d006      	beq.n	80036a4 <Custom_Flash_Check_Error+0x54>
 8003696:	4a10      	ldr	r2, [pc, #64]	; (80036d8 <Custom_Flash_Check_Error+0x88>)
 8003698:	2115      	movs	r1, #21
 800369a:	480d      	ldr	r0, [pc, #52]	; (80036d0 <Custom_Flash_Check_Error+0x80>)
 800369c:	f7ff ffac 	bl	80035f8 <__Custom_Exception_Set_Message>
 80036a0:	2300      	movs	r3, #0
 80036a2:	e00c      	b.n	80036be <Custom_Flash_Check_Error+0x6e>
	ASSERT_MSG(!(fsr & FLASH_SR_WRPERR), "Write protection error.");
 80036a4:	687b      	ldr	r3, [r7, #4]
 80036a6:	f003 0310 	and.w	r3, r3, #16
 80036aa:	2b00      	cmp	r3, #0
 80036ac:	d006      	beq.n	80036bc <Custom_Flash_Check_Error+0x6c>
 80036ae:	4a0b      	ldr	r2, [pc, #44]	; (80036dc <Custom_Flash_Check_Error+0x8c>)
 80036b0:	2116      	movs	r1, #22
 80036b2:	4807      	ldr	r0, [pc, #28]	; (80036d0 <Custom_Flash_Check_Error+0x80>)
 80036b4:	f7ff ffa0 	bl	80035f8 <__Custom_Exception_Set_Message>
 80036b8:	2300      	movs	r3, #0
 80036ba:	e000      	b.n	80036be <Custom_Flash_Check_Error+0x6e>

	return true;
 80036bc:	2301      	movs	r3, #1
}
 80036be:	4618      	mov	r0, r3
 80036c0:	3708      	adds	r7, #8
 80036c2:	46bd      	mov	sp, r7
 80036c4:	bd80      	pop	{r7, pc}
 80036c6:	bf00      	nop
 80036c8:	40023c00 	.word	0x40023c00
 80036cc:	08006f38 	.word	0x08006f38
 80036d0:	08006f54 	.word	0x08006f54
 80036d4:	08006f7c 	.word	0x08006f7c
 80036d8:	08006f9c 	.word	0x08006f9c
 80036dc:	08006fbc 	.word	0x08006fbc

080036e0 <Custom_Flash_Read>:

bool Custom_Flash_Read(uint8_t *data, uint32_t length)
{
 80036e0:	b580      	push	{r7, lr}
 80036e2:	b084      	sub	sp, #16
 80036e4:	af00      	add	r7, sp, #0
 80036e6:	6078      	str	r0, [r7, #4]
 80036e8:	6039      	str	r1, [r7, #0]
	ASSERT_MSG(length < CUSTOM_FLASH_SIZE, "Data is too large.");
 80036ea:	683b      	ldr	r3, [r7, #0]
 80036ec:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 80036f0:	d306      	bcc.n	8003700 <Custom_Flash_Read+0x20>
 80036f2:	4a12      	ldr	r2, [pc, #72]	; (800373c <Custom_Flash_Read+0x5c>)
 80036f4:	211d      	movs	r1, #29
 80036f6:	4812      	ldr	r0, [pc, #72]	; (8003740 <Custom_Flash_Read+0x60>)
 80036f8:	f7ff ff7e 	bl	80035f8 <__Custom_Exception_Set_Message>
 80036fc:	2300      	movs	r3, #0
 80036fe:	e019      	b.n	8003734 <Custom_Flash_Read+0x54>
	for (int i = 0; i < length; i++) {
 8003700:	2300      	movs	r3, #0
 8003702:	60fb      	str	r3, [r7, #12]
 8003704:	e00f      	b.n	8003726 <Custom_Flash_Read+0x46>
		uint32_t address = CUSTOM_FLASH_BASE + i;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	f103 6300 	add.w	r3, r3, #134217728	; 0x8000000
 800370c:	f503 4340 	add.w	r3, r3, #49152	; 0xc000
 8003710:	60bb      	str	r3, [r7, #8]
		data[i] = *(__IO uint8_t*) (address);
 8003712:	68ba      	ldr	r2, [r7, #8]
 8003714:	68fb      	ldr	r3, [r7, #12]
 8003716:	6879      	ldr	r1, [r7, #4]
 8003718:	440b      	add	r3, r1
 800371a:	7812      	ldrb	r2, [r2, #0]
 800371c:	b2d2      	uxtb	r2, r2
 800371e:	701a      	strb	r2, [r3, #0]
	for (int i = 0; i < length; i++) {
 8003720:	68fb      	ldr	r3, [r7, #12]
 8003722:	3301      	adds	r3, #1
 8003724:	60fb      	str	r3, [r7, #12]
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	683a      	ldr	r2, [r7, #0]
 800372a:	429a      	cmp	r2, r3
 800372c:	d8eb      	bhi.n	8003706 <Custom_Flash_Read+0x26>
	}
	return Custom_Flash_Check_Error();
 800372e:	f7ff ff8f 	bl	8003650 <Custom_Flash_Check_Error>
 8003732:	4603      	mov	r3, r0
}
 8003734:	4618      	mov	r0, r3
 8003736:	3710      	adds	r7, #16
 8003738:	46bd      	mov	sp, r7
 800373a:	bd80      	pop	{r7, pc}
 800373c:	08006fd4 	.word	0x08006fd4
 8003740:	08006f54 	.word	0x08006f54

08003744 <LL_SPI_Enable>:
{
 8003744:	b480      	push	{r7}
 8003746:	b083      	sub	sp, #12
 8003748:	af00      	add	r7, sp, #0
 800374a:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 800374c:	687b      	ldr	r3, [r7, #4]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8003754:	687b      	ldr	r3, [r7, #4]
 8003756:	601a      	str	r2, [r3, #0]
}
 8003758:	bf00      	nop
 800375a:	370c      	adds	r7, #12
 800375c:	46bd      	mov	sp, r7
 800375e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003762:	4770      	bx	lr

08003764 <LL_SPI_SetTransferDirection>:
{
 8003764:	b480      	push	{r7}
 8003766:	b083      	sub	sp, #12
 8003768:	af00      	add	r7, sp, #0
 800376a:	6078      	str	r0, [r7, #4]
 800376c:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR1, SPI_CR1_RXONLY | SPI_CR1_BIDIMODE | SPI_CR1_BIDIOE, TransferDirection);
 800376e:	687b      	ldr	r3, [r7, #4]
 8003770:	681b      	ldr	r3, [r3, #0]
 8003772:	f423 4244 	bic.w	r2, r3, #50176	; 0xc400
 8003776:	683b      	ldr	r3, [r7, #0]
 8003778:	431a      	orrs	r2, r3
 800377a:	687b      	ldr	r3, [r7, #4]
 800377c:	601a      	str	r2, [r3, #0]
}
 800377e:	bf00      	nop
 8003780:	370c      	adds	r7, #12
 8003782:	46bd      	mov	sp, r7
 8003784:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003788:	4770      	bx	lr

0800378a <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 800378a:	b480      	push	{r7}
 800378c:	b083      	sub	sp, #12
 800378e:	af00      	add	r7, sp, #0
 8003790:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8003792:	687b      	ldr	r3, [r7, #4]
 8003794:	689b      	ldr	r3, [r3, #8]
 8003796:	f003 0302 	and.w	r3, r3, #2
 800379a:	2b02      	cmp	r3, #2
 800379c:	d101      	bne.n	80037a2 <LL_SPI_IsActiveFlag_TXE+0x18>
 800379e:	2301      	movs	r3, #1
 80037a0:	e000      	b.n	80037a4 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80037a2:	2300      	movs	r3, #0
}
 80037a4:	4618      	mov	r0, r3
 80037a6:	370c      	adds	r7, #12
 80037a8:	46bd      	mov	sp, r7
 80037aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ae:	4770      	bx	lr

080037b0 <LL_SPI_IsActiveFlag_BSY>:
  * @rmtoll SR           BSY           LL_SPI_IsActiveFlag_BSY
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_BSY(SPI_TypeDef *SPIx)
{
 80037b0:	b480      	push	{r7}
 80037b2:	b083      	sub	sp, #12
 80037b4:	af00      	add	r7, sp, #0
 80037b6:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_BSY) == (SPI_SR_BSY)) ? 1UL : 0UL);
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	689b      	ldr	r3, [r3, #8]
 80037bc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80037c0:	2b80      	cmp	r3, #128	; 0x80
 80037c2:	d101      	bne.n	80037c8 <LL_SPI_IsActiveFlag_BSY+0x18>
 80037c4:	2301      	movs	r3, #1
 80037c6:	e000      	b.n	80037ca <LL_SPI_IsActiveFlag_BSY+0x1a>
 80037c8:	2300      	movs	r3, #0
}
 80037ca:	4618      	mov	r0, r3
 80037cc:	370c      	adds	r7, #12
 80037ce:	46bd      	mov	sp, r7
 80037d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037d4:	4770      	bx	lr

080037d6 <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 80037d6:	b480      	push	{r7}
 80037d8:	b085      	sub	sp, #20
 80037da:	af00      	add	r7, sp, #0
 80037dc:	6078      	str	r0, [r7, #4]
 80037de:	460b      	mov	r3, r1
 80037e0:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	330c      	adds	r3, #12
 80037e6:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	78fa      	ldrb	r2, [r7, #3]
 80037ec:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 80037ee:	bf00      	nop
 80037f0:	3714      	adds	r7, #20
 80037f2:	46bd      	mov	sp, r7
 80037f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037f8:	4770      	bx	lr

080037fa <Custom_GPIO_Set>:
 *  Custom_GPIO_Set   .c      static .
 *  C inline function     ,      .
 */

static inline void Custom_GPIO_Set(GPIO_TypeDef *GPIOx, uint32_t PinMask,
		uint32_t value) {
 80037fa:	b480      	push	{r7}
 80037fc:	b085      	sub	sp, #20
 80037fe:	af00      	add	r7, sp, #0
 8003800:	60f8      	str	r0, [r7, #12]
 8003802:	60b9      	str	r1, [r7, #8]
 8003804:	607a      	str	r2, [r7, #4]
	 *             CPU    .
	 * Custom_GPIO_Set          .
	 *       if     GPIO   .
	 */

	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 8003806:	68fb      	ldr	r3, [r7, #12]
 8003808:	695a      	ldr	r2, [r3, #20]
 800380a:	68bb      	ldr	r3, [r7, #8]
 800380c:	43db      	mvns	r3, r3
 800380e:	401a      	ands	r2, r3
			| (PinMask & (((!!value) << 31) >> 31));
 8003810:	687b      	ldr	r3, [r7, #4]
 8003812:	2b00      	cmp	r3, #0
 8003814:	d002      	beq.n	800381c <Custom_GPIO_Set+0x22>
 8003816:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
 800381a:	e000      	b.n	800381e <Custom_GPIO_Set+0x24>
 800381c:	2100      	movs	r1, #0
 800381e:	68bb      	ldr	r3, [r7, #8]
 8003820:	400b      	ands	r3, r1
 8003822:	431a      	orrs	r2, r3
	GPIOx->ODR = (GPIOx->ODR & ~PinMask)
 8003824:	68fb      	ldr	r3, [r7, #12]
 8003826:	615a      	str	r2, [r3, #20]
		LL_GPIO_SetOutputPin(GPIOx, PinMask);
	}else{
		LL_GPIO_ResetOutputPin(GPIOx, PinMask);
	}
#endif
}
 8003828:	bf00      	nop
 800382a:	3714      	adds	r7, #20
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr

08003834 <Custom_OLED_Set_Mode>:
 *         (OLED_MODE_COMMAND)     ,
 *         (OLED_MODE_DATA)  GDDRAM   .
 * 
 * @param mode OLED_MODE_COMMAND( ), OLED_MODE_DATA( )
 */
static inline void Custom_OLED_Set_Mode(int mode) {
 8003834:	b580      	push	{r7, lr}
 8003836:	b082      	sub	sp, #8
 8003838:	af00      	add	r7, sp, #0
 800383a:	6078      	str	r0, [r7, #4]
	// 0 is command mode, 1 is data mode
	Custom_GPIO_Set(OLED_DC_GPIO_Port, OLED_DC_Pin, mode);
 800383c:	687b      	ldr	r3, [r7, #4]
 800383e:	461a      	mov	r2, r3
 8003840:	2110      	movs	r1, #16
 8003842:	4803      	ldr	r0, [pc, #12]	; (8003850 <Custom_OLED_Set_Mode+0x1c>)
 8003844:	f7ff ffd9 	bl	80037fa <Custom_GPIO_Set>
}
 8003848:	bf00      	nop
 800384a:	3708      	adds	r7, #8
 800384c:	46bd      	mov	sp, r7
 800384e:	bd80      	pop	{r7, pc}
 8003850:	40020000 	.word	0x40020000

08003854 <Custom_OLED_Write_Blocking>:
 *               (synchronous) .
 * 
 * @param data  
 * @param length    
 */
static inline void Custom_OLED_Write_Blocking(const uint8_t *data, size_t length) {
 8003854:	b580      	push	{r7, lr}
 8003856:	b084      	sub	sp, #16
 8003858:	af00      	add	r7, sp, #0
 800385a:	6078      	str	r0, [r7, #4]
 800385c:	6039      	str	r1, [r7, #0]
	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 0);
 800385e:	2200      	movs	r2, #0
 8003860:	2104      	movs	r1, #4
 8003862:	4816      	ldr	r0, [pc, #88]	; (80038bc <Custom_OLED_Write_Blocking+0x68>)
 8003864:	f7ff ffc9 	bl	80037fa <Custom_GPIO_Set>

	for (int i = 0; i < length; i++) {
 8003868:	2300      	movs	r3, #0
 800386a:	60fb      	str	r3, [r7, #12]
 800386c:	e018      	b.n	80038a0 <Custom_OLED_Write_Blocking+0x4c>
		while (!LL_SPI_IsActiveFlag_TXE(OLED_SPI));
 800386e:	bf00      	nop
 8003870:	4813      	ldr	r0, [pc, #76]	; (80038c0 <Custom_OLED_Write_Blocking+0x6c>)
 8003872:	f7ff ff8a 	bl	800378a <LL_SPI_IsActiveFlag_TXE>
 8003876:	4603      	mov	r3, r0
 8003878:	2b00      	cmp	r3, #0
 800387a:	d0f9      	beq.n	8003870 <Custom_OLED_Write_Blocking+0x1c>
		LL_SPI_TransmitData8(OLED_SPI, data[i]);
 800387c:	68fb      	ldr	r3, [r7, #12]
 800387e:	687a      	ldr	r2, [r7, #4]
 8003880:	4413      	add	r3, r2
 8003882:	781b      	ldrb	r3, [r3, #0]
 8003884:	4619      	mov	r1, r3
 8003886:	480e      	ldr	r0, [pc, #56]	; (80038c0 <Custom_OLED_Write_Blocking+0x6c>)
 8003888:	f7ff ffa5 	bl	80037d6 <LL_SPI_TransmitData8>
		while (LL_SPI_IsActiveFlag_BSY(OLED_SPI));
 800388c:	bf00      	nop
 800388e:	480c      	ldr	r0, [pc, #48]	; (80038c0 <Custom_OLED_Write_Blocking+0x6c>)
 8003890:	f7ff ff8e 	bl	80037b0 <LL_SPI_IsActiveFlag_BSY>
 8003894:	4603      	mov	r3, r0
 8003896:	2b00      	cmp	r3, #0
 8003898:	d1f9      	bne.n	800388e <Custom_OLED_Write_Blocking+0x3a>
	for (int i = 0; i < length; i++) {
 800389a:	68fb      	ldr	r3, [r7, #12]
 800389c:	3301      	adds	r3, #1
 800389e:	60fb      	str	r3, [r7, #12]
 80038a0:	68fb      	ldr	r3, [r7, #12]
 80038a2:	683a      	ldr	r2, [r7, #0]
 80038a4:	429a      	cmp	r2, r3
 80038a6:	d8e2      	bhi.n	800386e <Custom_OLED_Write_Blocking+0x1a>
	}

	Custom_GPIO_Set(OLED_CS_GPIO_Port, OLED_CS_Pin, 1);
 80038a8:	2201      	movs	r2, #1
 80038aa:	2104      	movs	r1, #4
 80038ac:	4803      	ldr	r0, [pc, #12]	; (80038bc <Custom_OLED_Write_Blocking+0x68>)
 80038ae:	f7ff ffa4 	bl	80037fa <Custom_GPIO_Set>
}
 80038b2:	bf00      	nop
 80038b4:	3710      	adds	r7, #16
 80038b6:	46bd      	mov	sp, r7
 80038b8:	bd80      	pop	{r7, pc}
 80038ba:	bf00      	nop
 80038bc:	40020400 	.word	0x40020400
 80038c0:	40003800 	.word	0x40003800

080038c4 <Custom_OLED_Set_Window>:
 * @param x1 GDDRAM  
 * @param y1 GDDRAM  
 * @param x2 GDDRAM  
 * @param y2 GDDRAM  
 */
static inline void Custom_OLED_Set_Window(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2) {
 80038c4:	b590      	push	{r4, r7, lr}
 80038c6:	b085      	sub	sp, #20
 80038c8:	af00      	add	r7, sp, #0
 80038ca:	4604      	mov	r4, r0
 80038cc:	4608      	mov	r0, r1
 80038ce:	4611      	mov	r1, r2
 80038d0:	461a      	mov	r2, r3
 80038d2:	4623      	mov	r3, r4
 80038d4:	71fb      	strb	r3, [r7, #7]
 80038d6:	4603      	mov	r3, r0
 80038d8:	71bb      	strb	r3, [r7, #6]
 80038da:	460b      	mov	r3, r1
 80038dc:	717b      	strb	r3, [r7, #5]
 80038de:	4613      	mov	r3, r2
 80038e0:	713b      	strb	r3, [r7, #4]
	const uint8_t cmd[] = {
 80038e2:	2315      	movs	r3, #21
 80038e4:	723b      	strb	r3, [r7, #8]
 80038e6:	79fb      	ldrb	r3, [r7, #7]
 80038e8:	727b      	strb	r3, [r7, #9]
 80038ea:	797b      	ldrb	r3, [r7, #5]
 80038ec:	72bb      	strb	r3, [r7, #10]
 80038ee:	2375      	movs	r3, #117	; 0x75
 80038f0:	72fb      	strb	r3, [r7, #11]
 80038f2:	79bb      	ldrb	r3, [r7, #6]
 80038f4:	733b      	strb	r3, [r7, #12]
 80038f6:	793b      	ldrb	r3, [r7, #4]
 80038f8:	737b      	strb	r3, [r7, #13]
		x1, x2,
		OLED_CMD_SETROW,
		y1, y2,
	};

	Custom_OLED_Set_Mode(OLED_MODE_COMMAND);
 80038fa:	2000      	movs	r0, #0
 80038fc:	f7ff ff9a 	bl	8003834 <Custom_OLED_Set_Mode>
	Custom_OLED_Write_Blocking(cmd, sizeof(cmd));
 8003900:	f107 0308 	add.w	r3, r7, #8
 8003904:	2106      	movs	r1, #6
 8003906:	4618      	mov	r0, r3
 8003908:	f7ff ffa4 	bl	8003854 <Custom_OLED_Write_Blocking>
}
 800390c:	bf00      	nop
 800390e:	3714      	adds	r7, #20
 8003910:	46bd      	mov	sp, r7
 8003912:	bd90      	pop	{r4, r7, pc}

08003914 <Custom_OLED_Clear>:

void Custom_OLED_Clear() {
 8003914:	b580      	push	{r7, lr}
 8003916:	b082      	sub	sp, #8
 8003918:	af00      	add	r7, sp, #0
	uint16_t data = 0x0000;
 800391a:	2300      	movs	r3, #0
 800391c:	807b      	strh	r3, [r7, #2]

	Custom_OLED_Set_Window(0, 0, OLED_WIDTH - 1, OLED_HEIGHT - 1);
 800391e:	233f      	movs	r3, #63	; 0x3f
 8003920:	225f      	movs	r2, #95	; 0x5f
 8003922:	2100      	movs	r1, #0
 8003924:	2000      	movs	r0, #0
 8003926:	f7ff ffcd 	bl	80038c4 <Custom_OLED_Set_Window>

	Custom_OLED_Set_Mode(OLED_MODE_DATA);
 800392a:	2001      	movs	r0, #1
 800392c:	f7ff ff82 	bl	8003834 <Custom_OLED_Set_Mode>
    for (int i = 0; i < OLED_WIDTH * OLED_HEIGHT; i++) {
 8003930:	2300      	movs	r3, #0
 8003932:	607b      	str	r3, [r7, #4]
 8003934:	e007      	b.n	8003946 <Custom_OLED_Clear+0x32>
        Custom_OLED_Write_Blocking((uint8_t *)&data, sizeof(data));
 8003936:	1cbb      	adds	r3, r7, #2
 8003938:	2102      	movs	r1, #2
 800393a:	4618      	mov	r0, r3
 800393c:	f7ff ff8a 	bl	8003854 <Custom_OLED_Write_Blocking>
    for (int i = 0; i < OLED_WIDTH * OLED_HEIGHT; i++) {
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	3301      	adds	r3, #1
 8003944:	607b      	str	r3, [r7, #4]
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	f5b3 5fc0 	cmp.w	r3, #6144	; 0x1800
 800394c:	dbf3      	blt.n	8003936 <Custom_OLED_Clear+0x22>
    }
}
 800394e:	bf00      	nop
 8003950:	bf00      	nop
 8003952:	3708      	adds	r7, #8
 8003954:	46bd      	mov	sp, r7
 8003956:	bd80      	pop	{r7, pc}

08003958 <Custom_OLED_Init>:

void Custom_OLED_Init() {
 8003958:	b5b0      	push	{r4, r5, r7, lr}
 800395a:	b08a      	sub	sp, #40	; 0x28
 800395c:	af00      	add	r7, sp, #0
	// SPI 
	LL_SPI_SetTransferDirection(OLED_SPI, LL_SPI_HALF_DUPLEX_TX);
 800395e:	f44f 4140 	mov.w	r1, #49152	; 0xc000
 8003962:	4810      	ldr	r0, [pc, #64]	; (80039a4 <Custom_OLED_Init+0x4c>)
 8003964:	f7ff fefe 	bl	8003764 <LL_SPI_SetTransferDirection>
	LL_SPI_Enable(OLED_SPI);
 8003968:	480e      	ldr	r0, [pc, #56]	; (80039a4 <Custom_OLED_Init+0x4c>)
 800396a:	f7ff feeb 	bl	8003744 <LL_SPI_Enable>
	/*
	 *   SSD1331 OLED   .
	 *     , SSD1331  8 9       .
	 * https://github.com/adafruit/Adafruit-SSD1331-OLED-Driver-Library-for-Arduino
	 */
	const uint8_t init_cmd[] = {
 800396e:	4b0e      	ldr	r3, [pc, #56]	; (80039a8 <Custom_OLED_Init+0x50>)
 8003970:	463c      	mov	r4, r7
 8003972:	461d      	mov	r5, r3
 8003974:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8003976:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8003978:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 800397a:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 800397c:	e895 0003 	ldmia.w	r5, {r0, r1}
 8003980:	6020      	str	r0, [r4, #0]
 8003982:	3404      	adds	r4, #4
 8003984:	7021      	strb	r1, [r4, #0]
		OLED_CMD_CONTRASTB, 0x50,
		OLED_CMD_CONTRASTC, 0x7D,
		OLED_CMD_DISPLAYON
	};

	Custom_OLED_Set_Mode(OLED_MODE_COMMAND);
 8003986:	2000      	movs	r0, #0
 8003988:	f7ff ff54 	bl	8003834 <Custom_OLED_Set_Mode>
	Custom_OLED_Write_Blocking(init_cmd, sizeof(init_cmd));
 800398c:	463b      	mov	r3, r7
 800398e:	2125      	movs	r1, #37	; 0x25
 8003990:	4618      	mov	r0, r3
 8003992:	f7ff ff5f 	bl	8003854 <Custom_OLED_Write_Blocking>

	Custom_OLED_Clear();
 8003996:	f7ff ffbd 	bl	8003914 <Custom_OLED_Clear>
}
 800399a:	bf00      	nop
 800399c:	3728      	adds	r7, #40	; 0x28
 800399e:	46bd      	mov	sp, r7
 80039a0:	bdb0      	pop	{r4, r5, r7, pc}
 80039a2:	bf00      	nop
 80039a4:	40003800 	.word	0x40003800
 80039a8:	0800701c 	.word	0x0800701c

080039ac <Custom_OLED_Putchar>:

int Custom_OLED_Putchar(char c, uint16_t color, uint8_t x, uint8_t y) {
 80039ac:	b590      	push	{r4, r7, lr}
 80039ae:	b087      	sub	sp, #28
 80039b0:	af00      	add	r7, sp, #0
 80039b2:	4604      	mov	r4, r0
 80039b4:	4608      	mov	r0, r1
 80039b6:	4611      	mov	r1, r2
 80039b8:	461a      	mov	r2, r3
 80039ba:	4623      	mov	r3, r4
 80039bc:	71fb      	strb	r3, [r7, #7]
 80039be:	4603      	mov	r3, r0
 80039c0:	80bb      	strh	r3, [r7, #4]
 80039c2:	460b      	mov	r3, r1
 80039c4:	71bb      	strb	r3, [r7, #6]
 80039c6:	4613      	mov	r3, r2
 80039c8:	70fb      	strb	r3, [r7, #3]
	uint8_t xe = x + FONT_WIDTH - 1;
 80039ca:	79bb      	ldrb	r3, [r7, #6]
 80039cc:	3304      	adds	r3, #4
 80039ce:	73fb      	strb	r3, [r7, #15]
	uint8_t ye = y + FONT_HEIGHT - 1;
 80039d0:	78fb      	ldrb	r3, [r7, #3]
 80039d2:	3307      	adds	r3, #7
 80039d4:	73bb      	strb	r3, [r7, #14]

	if (xe >= OLED_WIDTH || ye >= OLED_HEIGHT) {
 80039d6:	7bfb      	ldrb	r3, [r7, #15]
 80039d8:	2b5f      	cmp	r3, #95	; 0x5f
 80039da:	d802      	bhi.n	80039e2 <Custom_OLED_Putchar+0x36>
 80039dc:	7bbb      	ldrb	r3, [r7, #14]
 80039de:	2b3f      	cmp	r3, #63	; 0x3f
 80039e0:	d902      	bls.n	80039e8 <Custom_OLED_Putchar+0x3c>
		// OLED     .
		return -1;
 80039e2:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 80039e6:	e03c      	b.n	8003a62 <Custom_OLED_Putchar+0xb6>
	}
	// OLED GDDRAM    (x, y)  (xe, ye) .
	Custom_OLED_Set_Window(x, y, xe, ye);
 80039e8:	7bbb      	ldrb	r3, [r7, #14]
 80039ea:	7bfa      	ldrb	r2, [r7, #15]
 80039ec:	78f9      	ldrb	r1, [r7, #3]
 80039ee:	79b8      	ldrb	r0, [r7, #6]
 80039f0:	f7ff ff68 	bl	80038c4 <Custom_OLED_Set_Window>

	const char *font = FONT[(int)c];
 80039f4:	79fa      	ldrb	r2, [r7, #7]
 80039f6:	4613      	mov	r3, r2
 80039f8:	009b      	lsls	r3, r3, #2
 80039fa:	4413      	add	r3, r2
 80039fc:	4a1b      	ldr	r2, [pc, #108]	; (8003a6c <Custom_OLED_Putchar+0xc0>)
 80039fe:	4413      	add	r3, r2
 8003a00:	60bb      	str	r3, [r7, #8]
	static uint16_t data[FONT_WIDTH * FONT_HEIGHT];

	for (int i = 0; i < FONT_WIDTH; i++) {
 8003a02:	2300      	movs	r3, #0
 8003a04:	617b      	str	r3, [r7, #20]
 8003a06:	e021      	b.n	8003a4c <Custom_OLED_Putchar+0xa0>
		for (int j = 0; j < FONT_HEIGHT; j++) {
 8003a08:	2300      	movs	r3, #0
 8003a0a:	613b      	str	r3, [r7, #16]
 8003a0c:	e018      	b.n	8003a40 <Custom_OLED_Putchar+0x94>
			data[FONT_HEIGHT * i + j] = font[i] & (1 << j) ? color : 0x0000;
 8003a0e:	697b      	ldr	r3, [r7, #20]
 8003a10:	68ba      	ldr	r2, [r7, #8]
 8003a12:	4413      	add	r3, r2
 8003a14:	781b      	ldrb	r3, [r3, #0]
 8003a16:	461a      	mov	r2, r3
 8003a18:	693b      	ldr	r3, [r7, #16]
 8003a1a:	fa42 f303 	asr.w	r3, r2, r3
 8003a1e:	f003 0301 	and.w	r3, r3, #1
 8003a22:	2b00      	cmp	r3, #0
 8003a24:	d001      	beq.n	8003a2a <Custom_OLED_Putchar+0x7e>
 8003a26:	88b9      	ldrh	r1, [r7, #4]
 8003a28:	e000      	b.n	8003a2c <Custom_OLED_Putchar+0x80>
 8003a2a:	2100      	movs	r1, #0
 8003a2c:	697b      	ldr	r3, [r7, #20]
 8003a2e:	00da      	lsls	r2, r3, #3
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	4413      	add	r3, r2
 8003a34:	4a0e      	ldr	r2, [pc, #56]	; (8003a70 <Custom_OLED_Putchar+0xc4>)
 8003a36:	f822 1013 	strh.w	r1, [r2, r3, lsl #1]
		for (int j = 0; j < FONT_HEIGHT; j++) {
 8003a3a:	693b      	ldr	r3, [r7, #16]
 8003a3c:	3301      	adds	r3, #1
 8003a3e:	613b      	str	r3, [r7, #16]
 8003a40:	693b      	ldr	r3, [r7, #16]
 8003a42:	2b07      	cmp	r3, #7
 8003a44:	dde3      	ble.n	8003a0e <Custom_OLED_Putchar+0x62>
	for (int i = 0; i < FONT_WIDTH; i++) {
 8003a46:	697b      	ldr	r3, [r7, #20]
 8003a48:	3301      	adds	r3, #1
 8003a4a:	617b      	str	r3, [r7, #20]
 8003a4c:	697b      	ldr	r3, [r7, #20]
 8003a4e:	2b04      	cmp	r3, #4
 8003a50:	ddda      	ble.n	8003a08 <Custom_OLED_Putchar+0x5c>
		}
	}

	Custom_OLED_Set_Mode(OLED_MODE_DATA);
 8003a52:	2001      	movs	r0, #1
 8003a54:	f7ff feee 	bl	8003834 <Custom_OLED_Set_Mode>
	Custom_OLED_Write_Blocking((uint8_t *)data, sizeof(data));
 8003a58:	2150      	movs	r1, #80	; 0x50
 8003a5a:	4805      	ldr	r0, [pc, #20]	; (8003a70 <Custom_OLED_Putchar+0xc4>)
 8003a5c:	f7ff fefa 	bl	8003854 <Custom_OLED_Write_Blocking>

	return 0;
 8003a60:	2300      	movs	r3, #0
}
 8003a62:	4618      	mov	r0, r3
 8003a64:	371c      	adds	r7, #28
 8003a66:	46bd      	mov	sp, r7
 8003a68:	bd90      	pop	{r4, r7, pc}
 8003a6a:	bf00      	nop
 8003a6c:	08007090 	.word	0x08007090
 8003a70:	20001204 	.word	0x20001204

08003a74 <Custom_OLED_Printf>:

void Custom_OLED_Printf(const char *format, ...) {
 8003a74:	b40f      	push	{r0, r1, r2, r3}
 8003a76:	b580      	push	{r7, lr}
 8003a78:	f5ad 7d04 	sub.w	sp, sp, #528	; 0x210
 8003a7c:	af00      	add	r7, sp, #0
	char buffer[OLED_BUFFER_SIZE];
	uint8_t pos_x = 0;
 8003a7e:	2300      	movs	r3, #0
 8003a80:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
	uint8_t pos_y = 0;
 8003a84:	2300      	movs	r3, #0
 8003a86:	f887 320e 	strb.w	r3, [r7, #526]	; 0x20e
	
	/*
	 * printf     vsprintf   buffer     .
	 */
	va_list args;
	va_start(args, format);
 8003a8a:	f507 7207 	add.w	r2, r7, #540	; 0x21c
 8003a8e:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8003a92:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8003a96:	601a      	str	r2, [r3, #0]
	vsprintf(buffer, format, args);
 8003a98:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8003a9c:	f5a3 7304 	sub.w	r3, r3, #528	; 0x210
 8003aa0:	1d38      	adds	r0, r7, #4
 8003aa2:	681a      	ldr	r2, [r3, #0]
 8003aa4:	f8d7 1218 	ldr.w	r1, [r7, #536]	; 0x218
 8003aa8:	f000 ffd2 	bl	8004a50 <vsiprintf>
	va_end(args);

	/*
	 * Pierre de Starlit(P. J. Kim) OLED     .
	 */
	int cursor = 0;
 8003aac:	2300      	movs	r3, #0
 8003aae:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
	uint16_t color = OLED_COLOR_WHITE;
 8003ab2:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003ab6:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206

	while (buffer[cursor]) {
 8003aba:	e0af      	b.n	8003c1c <Custom_OLED_Printf+0x1a8>

		//     
		if (buffer[cursor] == '/') {
 8003abc:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8003ac0:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8003ac4:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8003ac8:	4413      	add	r3, r2
 8003aca:	781b      	ldrb	r3, [r3, #0]
 8003acc:	2b2f      	cmp	r3, #47	; 0x2f
 8003ace:	f040 808b 	bne.w	8003be8 <Custom_OLED_Printf+0x174>
			char nextChar = buffer[cursor + 1];
 8003ad2:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8003ad6:	3301      	adds	r3, #1
 8003ad8:	f507 7204 	add.w	r2, r7, #528	; 0x210
 8003adc:	f5a2 7203 	sub.w	r2, r2, #524	; 0x20c
 8003ae0:	5cd3      	ldrb	r3, [r2, r3]
 8003ae2:	f887 3205 	strb.w	r3, [r7, #517]	; 0x205

			if (nextChar == '/') {
 8003ae6:	f897 3205 	ldrb.w	r3, [r7, #517]	; 0x205
 8003aea:	2b2f      	cmp	r3, #47	; 0x2f
 8003aec:	d105      	bne.n	8003afa <Custom_OLED_Printf+0x86>
				cursor += 1;
 8003aee:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8003af2:	3301      	adds	r3, #1
 8003af4:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
 8003af8:	e076      	b.n	8003be8 <Custom_OLED_Printf+0x174>

			} else {
				switch (nextChar) {
 8003afa:	f897 3205 	ldrb.w	r3, [r7, #517]	; 0x205
 8003afe:	2b36      	cmp	r3, #54	; 0x36
 8003b00:	dc38      	bgt.n	8003b74 <Custom_OLED_Printf+0x100>
 8003b02:	2b30      	cmp	r3, #48	; 0x30
 8003b04:	da3b      	bge.n	8003b7e <Custom_OLED_Printf+0x10a>
 8003b06:	e069      	b.n	8003bdc <Custom_OLED_Printf+0x168>
 8003b08:	3b62      	subs	r3, #98	; 0x62
 8003b0a:	2b17      	cmp	r3, #23
 8003b0c:	d866      	bhi.n	8003bdc <Custom_OLED_Printf+0x168>
 8003b0e:	a201      	add	r2, pc, #4	; (adr r2, 8003b14 <Custom_OLED_Printf+0xa0>)
 8003b10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003b14:	08003bb5 	.word	0x08003bb5
 8003b18:	08003bc9 	.word	0x08003bc9
 8003b1c:	08003bdd 	.word	0x08003bdd
 8003b20:	08003bdd 	.word	0x08003bdd
 8003b24:	08003bdd 	.word	0x08003bdd
 8003b28:	08003bad 	.word	0x08003bad
 8003b2c:	08003bdd 	.word	0x08003bdd
 8003b30:	08003bdd 	.word	0x08003bdd
 8003b34:	08003bdd 	.word	0x08003bdd
 8003b38:	08003bdd 	.word	0x08003bdd
 8003b3c:	08003bdd 	.word	0x08003bdd
 8003b40:	08003bd3 	.word	0x08003bd3
 8003b44:	08003bdd 	.word	0x08003bdd
 8003b48:	08003bdd 	.word	0x08003bdd
 8003b4c:	08003bdd 	.word	0x08003bdd
 8003b50:	08003bdd 	.word	0x08003bdd
 8003b54:	08003ba3 	.word	0x08003ba3
 8003b58:	08003bdd 	.word	0x08003bdd
 8003b5c:	08003bdd 	.word	0x08003bdd
 8003b60:	08003bdd 	.word	0x08003bdd
 8003b64:	08003bdd 	.word	0x08003bdd
 8003b68:	08003b99 	.word	0x08003b99
 8003b6c:	08003bdd 	.word	0x08003bdd
 8003b70:	08003bbf 	.word	0x08003bbf
 8003b74:	2b79      	cmp	r3, #121	; 0x79
 8003b76:	dc31      	bgt.n	8003bdc <Custom_OLED_Printf+0x168>
 8003b78:	2b62      	cmp	r3, #98	; 0x62
 8003b7a:	dac5      	bge.n	8003b08 <Custom_OLED_Printf+0x94>
 8003b7c:	e02e      	b.n	8003bdc <Custom_OLED_Printf+0x168>
				//      
				case '0': case '1': case '2': case '3': case '4': case '5': case '6':
					pos_x = 0;
 8003b7e:	2300      	movs	r3, #0
 8003b80:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
					pos_y = (FONT_HEIGHT + 1) * (nextChar - '0'); // FONT_HEIGHT + 1  ,       .
 8003b84:	f897 3205 	ldrb.w	r3, [r7, #517]	; 0x205
 8003b88:	3b30      	subs	r3, #48	; 0x30
 8003b8a:	b2db      	uxtb	r3, r3
 8003b8c:	461a      	mov	r2, r3
 8003b8e:	00d2      	lsls	r2, r2, #3
 8003b90:	4413      	add	r3, r2
 8003b92:	f887 320e 	strb.w	r3, [r7, #526]	; 0x20e
					break;
 8003b96:	e021      	b.n	8003bdc <Custom_OLED_Printf+0x168>
				//    
				case 'w': color = OLED_COLOR_WHITE;   break;
 8003b98:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8003b9c:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 8003ba0:	e01c      	b.n	8003bdc <Custom_OLED_Printf+0x168>
				case 'r': color = OLED_COLOR_RED;     break;
 8003ba2:	f44f 63fc 	mov.w	r3, #2016	; 0x7e0
 8003ba6:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 8003baa:	e017      	b.n	8003bdc <Custom_OLED_Printf+0x168>
				case 'g': color = OLED_COLOR_GREEN;   break;
 8003bac:	231f      	movs	r3, #31
 8003bae:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 8003bb2:	e013      	b.n	8003bdc <Custom_OLED_Printf+0x168>
				case 'b': color = OLED_COLOR_BLUE;    break;
 8003bb4:	f44f 4378 	mov.w	r3, #63488	; 0xf800
 8003bb8:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 8003bbc:	e00e      	b.n	8003bdc <Custom_OLED_Printf+0x168>
				case 'y': color = OLED_COLOR_YELLOW;  break;
 8003bbe:	f240 73ff 	movw	r3, #2047	; 0x7ff
 8003bc2:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 8003bc6:	e009      	b.n	8003bdc <Custom_OLED_Printf+0x168>
				case 'c': color = OLED_COLOR_CYAN;    break;
 8003bc8:	f64f 031f 	movw	r3, #63519	; 0xf81f
 8003bcc:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 8003bd0:	e004      	b.n	8003bdc <Custom_OLED_Printf+0x168>
				case 'm': color = OLED_COLOR_MAGENTA; break;
 8003bd2:	f64f 73e0 	movw	r3, #65504	; 0xffe0
 8003bd6:	f8a7 3206 	strh.w	r3, [r7, #518]	; 0x206
 8003bda:	bf00      	nop
				}

				cursor += 2;
 8003bdc:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8003be0:	3302      	adds	r3, #2
 8003be2:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
				continue;
 8003be6:	e019      	b.n	8003c1c <Custom_OLED_Printf+0x1a8>
			}
		}

		Custom_OLED_Putchar(buffer[cursor], color, pos_x, pos_y); //   .
 8003be8:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8003bec:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8003bf0:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8003bf4:	4413      	add	r3, r2
 8003bf6:	7818      	ldrb	r0, [r3, #0]
 8003bf8:	f897 320e 	ldrb.w	r3, [r7, #526]	; 0x20e
 8003bfc:	f897 220f 	ldrb.w	r2, [r7, #527]	; 0x20f
 8003c00:	f8b7 1206 	ldrh.w	r1, [r7, #518]	; 0x206
 8003c04:	f7ff fed2 	bl	80039ac <Custom_OLED_Putchar>
		pos_x += FONT_WIDTH + 1; // FONT_WIDTH + 1  ,       .
 8003c08:	f897 320f 	ldrb.w	r3, [r7, #527]	; 0x20f
 8003c0c:	3306      	adds	r3, #6
 8003c0e:	f887 320f 	strb.w	r3, [r7, #527]	; 0x20f
		cursor++;
 8003c12:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8003c16:	3301      	adds	r3, #1
 8003c18:	f8c7 3208 	str.w	r3, [r7, #520]	; 0x208
	while (buffer[cursor]) {
 8003c1c:	f507 7304 	add.w	r3, r7, #528	; 0x210
 8003c20:	f5a3 7203 	sub.w	r2, r3, #524	; 0x20c
 8003c24:	f8d7 3208 	ldr.w	r3, [r7, #520]	; 0x208
 8003c28:	4413      	add	r3, r2
 8003c2a:	781b      	ldrb	r3, [r3, #0]
 8003c2c:	2b00      	cmp	r3, #0
 8003c2e:	f47f af45 	bne.w	8003abc <Custom_OLED_Printf+0x48>
	}
}
 8003c32:	bf00      	nop
 8003c34:	bf00      	nop
 8003c36:	f507 7704 	add.w	r7, r7, #528	; 0x210
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8003c40:	b004      	add	sp, #16
 8003c42:	4770      	bx	lr

08003c44 <LL_GPIO_ReadInputPort>:
{
 8003c44:	b480      	push	{r7}
 8003c46:	b083      	sub	sp, #12
 8003c48:	af00      	add	r7, sp, #0
 8003c4a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_REG(GPIOx->IDR));
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	691b      	ldr	r3, [r3, #16]
}
 8003c50:	4618      	mov	r0, r3
 8003c52:	370c      	adds	r7, #12
 8003c54:	46bd      	mov	sp, r7
 8003c56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c5a:	4770      	bx	lr

08003c5c <Custom_Delay_us>:
#include <stdint.h>
#include "stm32f4xx_ll_tim.h"

#define CUSTOM_DELAY_TIM TIM2

__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 8003c5c:	b480      	push	{r7}
 8003c5e:	b083      	sub	sp, #12
 8003c60:	af00      	add	r7, sp, #0
 8003c62:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 8003c64:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003c68:	687b      	ldr	r3, [r7, #4]
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 8003c6e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c72:	691b      	ldr	r3, [r3, #16]
 8003c74:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003c78:	f023 0301 	bic.w	r3, r3, #1
 8003c7c:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 8003c7e:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003c88:	f043 0301 	orr.w	r3, r3, #1
 8003c8c:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 8003c8e:	bf00      	nop
 8003c90:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003c94:	691b      	ldr	r3, [r3, #16]
 8003c96:	f003 0301 	and.w	r3, r3, #1
 8003c9a:	2b01      	cmp	r3, #1
 8003c9c:	d1f8      	bne.n	8003c90 <Custom_Delay_us+0x34>
		;
}
 8003c9e:	bf00      	nop
 8003ca0:	bf00      	nop
 8003ca2:	370c      	adds	r7, #12
 8003ca4:	46bd      	mov	sp, r7
 8003ca6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003caa:	4770      	bx	lr

08003cac <Custom_Delay_ms>:

__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 8003cac:	b580      	push	{r7, lr}
 8003cae:	b082      	sub	sp, #8
 8003cb0:	af00      	add	r7, sp, #0
 8003cb2:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 8003cb4:	687b      	ldr	r3, [r7, #4]
 8003cb6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003cba:	fb02 f303 	mul.w	r3, r2, r3
 8003cbe:	4618      	mov	r0, r3
 8003cc0:	f7ff ffcc 	bl	8003c5c <Custom_Delay_us>
}
 8003cc4:	bf00      	nop
 8003cc6:	3708      	adds	r7, #8
 8003cc8:	46bd      	mov	sp, r7
 8003cca:	bd80      	pop	{r7, pc}

08003ccc <Custom_Switch_Init_ButtonState>:
	uint32_t timer;		//
	uint8_t state;		//
} ButtonState_t;

static void Custom_Switch_Init_ButtonState(ButtonState_t *State,
		GPIO_TypeDef *GPIOx, uint32_t PinMask) {
 8003ccc:	b480      	push	{r7}
 8003cce:	b085      	sub	sp, #20
 8003cd0:	af00      	add	r7, sp, #0
 8003cd2:	60f8      	str	r0, [r7, #12]
 8003cd4:	60b9      	str	r1, [r7, #8]
 8003cd6:	607a      	str	r2, [r7, #4]
	State->port = GPIOx;
 8003cd8:	68fb      	ldr	r3, [r7, #12]
 8003cda:	68ba      	ldr	r2, [r7, #8]
 8003cdc:	601a      	str	r2, [r3, #0]
	State->pinMask = PinMask;
 8003cde:	68fb      	ldr	r3, [r7, #12]
 8003ce0:	687a      	ldr	r2, [r7, #4]
 8003ce2:	605a      	str	r2, [r3, #4]
	State->timer = 0;
 8003ce4:	68fb      	ldr	r3, [r7, #12]
 8003ce6:	2200      	movs	r2, #0
 8003ce8:	609a      	str	r2, [r3, #8]
	State->state = LONG_OFF;
 8003cea:	68fb      	ldr	r3, [r7, #12]
 8003cec:	2201      	movs	r2, #1
 8003cee:	731a      	strb	r2, [r3, #12]
}
 8003cf0:	bf00      	nop
 8003cf2:	3714      	adds	r7, #20
 8003cf4:	46bd      	mov	sp, r7
 8003cf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003cfa:	4770      	bx	lr

08003cfc <Custom_Switch_State_Machine>:

static uint8_t Custom_Switch_State_Machine(ButtonState_t *State) {
 8003cfc:	b580      	push	{r7, lr}
 8003cfe:	b084      	sub	sp, #16
 8003d00:	af00      	add	r7, sp, #0
 8003d02:	6078      	str	r0, [r7, #4]
	/**
	 *   State        state machine .
	 *   1ms   .
	 */
	bool currentPushed = !(LL_GPIO_ReadInputPort(State->port) & State->pinMask);
 8003d04:	687b      	ldr	r3, [r7, #4]
 8003d06:	681b      	ldr	r3, [r3, #0]
 8003d08:	4618      	mov	r0, r3
 8003d0a:	f7ff ff9b 	bl	8003c44 <LL_GPIO_ReadInputPort>
 8003d0e:	4602      	mov	r2, r0
 8003d10:	687b      	ldr	r3, [r7, #4]
 8003d12:	685b      	ldr	r3, [r3, #4]
 8003d14:	4013      	ands	r3, r2
 8003d16:	2b00      	cmp	r3, #0
 8003d18:	bf0c      	ite	eq
 8003d1a:	2301      	moveq	r3, #1
 8003d1c:	2300      	movne	r3, #0
 8003d1e:	73bb      	strb	r3, [r7, #14]
	bool pushEvent = false;
 8003d20:	2300      	movs	r3, #0
 8003d22:	73fb      	strb	r3, [r7, #15]

	switch (State->state) {
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	7b1b      	ldrb	r3, [r3, #12]
 8003d28:	3b01      	subs	r3, #1
 8003d2a:	2b07      	cmp	r3, #7
 8003d2c:	d860      	bhi.n	8003df0 <Custom_Switch_State_Machine+0xf4>
 8003d2e:	a201      	add	r2, pc, #4	; (adr r2, 8003d34 <Custom_Switch_State_Machine+0x38>)
 8003d30:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8003d34:	08003d55 	.word	0x08003d55
 8003d38:	08003d69 	.word	0x08003d69
 8003d3c:	08003df1 	.word	0x08003df1
 8003d40:	08003d8f 	.word	0x08003d8f
 8003d44:	08003df1 	.word	0x08003df1
 8003d48:	08003df1 	.word	0x08003df1
 8003d4c:	08003df1 	.word	0x08003df1
 8003d50:	08003dc9 	.word	0x08003dc9

		case LONG_OFF:
			if (currentPushed) {
 8003d54:	7bbb      	ldrb	r3, [r7, #14]
 8003d56:	2b00      	cmp	r3, #0
 8003d58:	d043      	beq.n	8003de2 <Custom_Switch_State_Machine+0xe6>
				State->state = SHORT_ON;
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	2202      	movs	r2, #2
 8003d5e:	731a      	strb	r2, [r3, #12]
				State->timer = TIME_SHROT;
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	2250      	movs	r2, #80	; 0x50
 8003d64:	609a      	str	r2, [r3, #8]
			}
			break;
 8003d66:	e03c      	b.n	8003de2 <Custom_Switch_State_Machine+0xe6>

		case SHORT_ON:
			State->timer--;
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	689b      	ldr	r3, [r3, #8]
 8003d6c:	1e5a      	subs	r2, r3, #1
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	609a      	str	r2, [r3, #8]
			if (State->timer == 0) {
 8003d72:	687b      	ldr	r3, [r7, #4]
 8003d74:	689b      	ldr	r3, [r3, #8]
 8003d76:	2b00      	cmp	r3, #0
 8003d78:	d135      	bne.n	8003de6 <Custom_Switch_State_Machine+0xea>
				pushEvent = true;
 8003d7a:	2301      	movs	r3, #1
 8003d7c:	73fb      	strb	r3, [r7, #15]
				State->state = LONG_ON;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	2204      	movs	r2, #4
 8003d82:	731a      	strb	r2, [r3, #12]
				State->timer = TIME_LONG;
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003d8a:	609a      	str	r2, [r3, #8]
			}
			break;
 8003d8c:	e02b      	b.n	8003de6 <Custom_Switch_State_Machine+0xea>

		case LONG_ON:
			if (!currentPushed) {
 8003d8e:	7bbb      	ldrb	r3, [r7, #14]
 8003d90:	f083 0301 	eor.w	r3, r3, #1
 8003d94:	b2db      	uxtb	r3, r3
 8003d96:	2b00      	cmp	r3, #0
 8003d98:	d006      	beq.n	8003da8 <Custom_Switch_State_Machine+0xac>
				State->state = SHORT_OFF;
 8003d9a:	687b      	ldr	r3, [r7, #4]
 8003d9c:	2208      	movs	r2, #8
 8003d9e:	731a      	strb	r2, [r3, #12]
				State->timer = TIME_SHROT;
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	2250      	movs	r2, #80	; 0x50
 8003da4:	609a      	str	r2, [r3, #8]
				break;
 8003da6:	e023      	b.n	8003df0 <Custom_Switch_State_Machine+0xf4>
			}
			State->timer--;
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	689b      	ldr	r3, [r3, #8]
 8003dac:	1e5a      	subs	r2, r3, #1
 8003dae:	687b      	ldr	r3, [r7, #4]
 8003db0:	609a      	str	r2, [r3, #8]
			if (State->timer == 0) {
 8003db2:	687b      	ldr	r3, [r7, #4]
 8003db4:	689b      	ldr	r3, [r3, #8]
 8003db6:	2b00      	cmp	r3, #0
 8003db8:	d117      	bne.n	8003dea <Custom_Switch_State_Machine+0xee>
				pushEvent = true;
 8003dba:	2301      	movs	r3, #1
 8003dbc:	73fb      	strb	r3, [r7, #15]
				State->timer = TIME_LONG;
 8003dbe:	687b      	ldr	r3, [r7, #4]
 8003dc0:	f44f 72fa 	mov.w	r2, #500	; 0x1f4
 8003dc4:	609a      	str	r2, [r3, #8]
			}
			break;
 8003dc6:	e010      	b.n	8003dea <Custom_Switch_State_Machine+0xee>

		case SHORT_OFF:
			State->timer--;
 8003dc8:	687b      	ldr	r3, [r7, #4]
 8003dca:	689b      	ldr	r3, [r3, #8]
 8003dcc:	1e5a      	subs	r2, r3, #1
 8003dce:	687b      	ldr	r3, [r7, #4]
 8003dd0:	609a      	str	r2, [r3, #8]
			if (State->timer == 0) {
 8003dd2:	687b      	ldr	r3, [r7, #4]
 8003dd4:	689b      	ldr	r3, [r3, #8]
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d109      	bne.n	8003dee <Custom_Switch_State_Machine+0xf2>
				State->state = LONG_OFF;
 8003dda:	687b      	ldr	r3, [r7, #4]
 8003ddc:	2201      	movs	r2, #1
 8003dde:	731a      	strb	r2, [r3, #12]
			}
			break;
 8003de0:	e005      	b.n	8003dee <Custom_Switch_State_Machine+0xf2>
			break;
 8003de2:	bf00      	nop
 8003de4:	e004      	b.n	8003df0 <Custom_Switch_State_Machine+0xf4>
			break;
 8003de6:	bf00      	nop
 8003de8:	e002      	b.n	8003df0 <Custom_Switch_State_Machine+0xf4>
			break;
 8003dea:	bf00      	nop
 8003dec:	e000      	b.n	8003df0 <Custom_Switch_State_Machine+0xf4>
			break;
 8003dee:	bf00      	nop
	}

	return pushEvent;
 8003df0:	7bfb      	ldrb	r3, [r7, #15]
}
 8003df2:	4618      	mov	r0, r3
 8003df4:	3710      	adds	r7, #16
 8003df6:	46bd      	mov	sp, r7
 8003df8:	bd80      	pop	{r7, pc}
 8003dfa:	bf00      	nop

08003dfc <Custom_Switch_Read>:

uint8_t Custom_Switch_Read(void) {
 8003dfc:	b580      	push	{r7, lr}
 8003dfe:	b082      	sub	sp, #8
 8003e00:	af00      	add	r7, sp, #0
	 *  C       .      .
	 *       if     .         .
	 */
	static bool isInitialized = false;
	static ButtonState_t sw1, sw2;
	if (!isInitialized) {
 8003e02:	4b2e      	ldr	r3, [pc, #184]	; (8003ebc <Custom_Switch_Read+0xc0>)
 8003e04:	781b      	ldrb	r3, [r3, #0]
 8003e06:	f083 0301 	eor.w	r3, r3, #1
 8003e0a:	b2db      	uxtb	r3, r3
 8003e0c:	2b00      	cmp	r3, #0
 8003e0e:	d00c      	beq.n	8003e2a <Custom_Switch_Read+0x2e>
		isInitialized = true;
 8003e10:	4b2a      	ldr	r3, [pc, #168]	; (8003ebc <Custom_Switch_Read+0xc0>)
 8003e12:	2201      	movs	r2, #1
 8003e14:	701a      	strb	r2, [r3, #0]
		Custom_Switch_Init_ButtonState(&sw1, SW1_PORT, SW1_PIN);
 8003e16:	2210      	movs	r2, #16
 8003e18:	4929      	ldr	r1, [pc, #164]	; (8003ec0 <Custom_Switch_Read+0xc4>)
 8003e1a:	482a      	ldr	r0, [pc, #168]	; (8003ec4 <Custom_Switch_Read+0xc8>)
 8003e1c:	f7ff ff56 	bl	8003ccc <Custom_Switch_Init_ButtonState>
		Custom_Switch_Init_ButtonState(&sw2, SW2_PORT, SW2_PIN);
 8003e20:	2220      	movs	r2, #32
 8003e22:	4927      	ldr	r1, [pc, #156]	; (8003ec0 <Custom_Switch_Read+0xc4>)
 8003e24:	4828      	ldr	r0, [pc, #160]	; (8003ec8 <Custom_Switch_Read+0xcc>)
 8003e26:	f7ff ff51 	bl	8003ccc <Custom_Switch_Init_ButtonState>
	}

	Custom_Delay_ms(1);
 8003e2a:	2001      	movs	r0, #1
 8003e2c:	f7ff ff3e 	bl	8003cac <Custom_Delay_ms>
	uint8_t sw1PushEvent = Custom_Switch_State_Machine(&sw1);
 8003e30:	4824      	ldr	r0, [pc, #144]	; (8003ec4 <Custom_Switch_Read+0xc8>)
 8003e32:	f7ff ff63 	bl	8003cfc <Custom_Switch_State_Machine>
 8003e36:	4603      	mov	r3, r0
 8003e38:	71fb      	strb	r3, [r7, #7]
	uint8_t sw2PushEvent = Custom_Switch_State_Machine(&sw2);
 8003e3a:	4823      	ldr	r0, [pc, #140]	; (8003ec8 <Custom_Switch_Read+0xcc>)
 8003e3c:	f7ff ff5e 	bl	8003cfc <Custom_Switch_State_Machine>
 8003e40:	4603      	mov	r3, r0
 8003e42:	71bb      	strb	r3, [r7, #6]

	/*
	 *       ,        Short-On        .
	 */
	if ((sw1.state & SHORT_ON) && sw2PushEvent) {
 8003e44:	4b1f      	ldr	r3, [pc, #124]	; (8003ec4 <Custom_Switch_Read+0xc8>)
 8003e46:	7b1b      	ldrb	r3, [r3, #12]
 8003e48:	f003 0302 	and.w	r3, r3, #2
 8003e4c:	2b00      	cmp	r3, #0
 8003e4e:	d00c      	beq.n	8003e6a <Custom_Switch_Read+0x6e>
 8003e50:	79bb      	ldrb	r3, [r7, #6]
 8003e52:	2b00      	cmp	r3, #0
 8003e54:	d009      	beq.n	8003e6a <Custom_Switch_Read+0x6e>
		sw1PushEvent = true;
 8003e56:	2301      	movs	r3, #1
 8003e58:	71fb      	strb	r3, [r7, #7]
		sw1.state = sw2.state;
 8003e5a:	4b1b      	ldr	r3, [pc, #108]	; (8003ec8 <Custom_Switch_Read+0xcc>)
 8003e5c:	7b1a      	ldrb	r2, [r3, #12]
 8003e5e:	4b19      	ldr	r3, [pc, #100]	; (8003ec4 <Custom_Switch_Read+0xc8>)
 8003e60:	731a      	strb	r2, [r3, #12]
		sw1.timer = sw2.timer;
 8003e62:	4b19      	ldr	r3, [pc, #100]	; (8003ec8 <Custom_Switch_Read+0xcc>)
 8003e64:	689b      	ldr	r3, [r3, #8]
 8003e66:	4a17      	ldr	r2, [pc, #92]	; (8003ec4 <Custom_Switch_Read+0xc8>)
 8003e68:	6093      	str	r3, [r2, #8]
	}
	if ((sw2.state & SHORT_ON) && sw1PushEvent) {
 8003e6a:	4b17      	ldr	r3, [pc, #92]	; (8003ec8 <Custom_Switch_Read+0xcc>)
 8003e6c:	7b1b      	ldrb	r3, [r3, #12]
 8003e6e:	f003 0302 	and.w	r3, r3, #2
 8003e72:	2b00      	cmp	r3, #0
 8003e74:	d00c      	beq.n	8003e90 <Custom_Switch_Read+0x94>
 8003e76:	79fb      	ldrb	r3, [r7, #7]
 8003e78:	2b00      	cmp	r3, #0
 8003e7a:	d009      	beq.n	8003e90 <Custom_Switch_Read+0x94>
		sw2PushEvent = true;
 8003e7c:	2301      	movs	r3, #1
 8003e7e:	71bb      	strb	r3, [r7, #6]
		sw2.state = sw1.state;
 8003e80:	4b10      	ldr	r3, [pc, #64]	; (8003ec4 <Custom_Switch_Read+0xc8>)
 8003e82:	7b1a      	ldrb	r2, [r3, #12]
 8003e84:	4b10      	ldr	r3, [pc, #64]	; (8003ec8 <Custom_Switch_Read+0xcc>)
 8003e86:	731a      	strb	r2, [r3, #12]
		sw2.timer = sw1.timer;
 8003e88:	4b0e      	ldr	r3, [pc, #56]	; (8003ec4 <Custom_Switch_Read+0xc8>)
 8003e8a:	689b      	ldr	r3, [r3, #8]
 8003e8c:	4a0e      	ldr	r2, [pc, #56]	; (8003ec8 <Custom_Switch_Read+0xcc>)
 8003e8e:	6093      	str	r3, [r2, #8]
	}

	uint8_t buttonPushEvent = 0;
 8003e90:	2300      	movs	r3, #0
 8003e92:	717b      	strb	r3, [r7, #5]
	if (sw1PushEvent) buttonPushEvent |= CUSTOM_SW_1;
 8003e94:	79fb      	ldrb	r3, [r7, #7]
 8003e96:	2b00      	cmp	r3, #0
 8003e98:	d003      	beq.n	8003ea2 <Custom_Switch_Read+0xa6>
 8003e9a:	797b      	ldrb	r3, [r7, #5]
 8003e9c:	f043 0301 	orr.w	r3, r3, #1
 8003ea0:	717b      	strb	r3, [r7, #5]
	if (sw2PushEvent) buttonPushEvent |= CUSTOM_SW_2;
 8003ea2:	79bb      	ldrb	r3, [r7, #6]
 8003ea4:	2b00      	cmp	r3, #0
 8003ea6:	d003      	beq.n	8003eb0 <Custom_Switch_Read+0xb4>
 8003ea8:	797b      	ldrb	r3, [r7, #5]
 8003eaa:	f043 0302 	orr.w	r3, r3, #2
 8003eae:	717b      	strb	r3, [r7, #5]

	return buttonPushEvent;
 8003eb0:	797b      	ldrb	r3, [r7, #5]
}
 8003eb2:	4618      	mov	r0, r3
 8003eb4:	3708      	adds	r7, #8
 8003eb6:	46bd      	mov	sp, r7
 8003eb8:	bd80      	pop	{r7, pc}
 8003eba:	bf00      	nop
 8003ebc:	20001254 	.word	0x20001254
 8003ec0:	40020400 	.word	0x40020400
 8003ec4:	20001258 	.word	0x20001258
 8003ec8:	20001268 	.word	0x20001268

08003ecc <Drive_TIM9_IRQ>:
#include "custom_oled.h"
#include "custom_switch.h"
#include "custom_exception.h"

// 500us .
void Drive_TIM9_IRQ() {
 8003ecc:	b480      	push	{r7}
 8003ece:	af00      	add	r7, sp, #0
	 *      .
	 *          .
	 */

	// --- Write your code ---
}
 8003ed0:	bf00      	nop
 8003ed2:	46bd      	mov	sp, r7
 8003ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ed8:	4770      	bx	lr

08003eda <LL_USART_Enable>:
{
 8003eda:	b480      	push	{r7}
 8003edc:	b083      	sub	sp, #12
 8003ede:	af00      	add	r7, sp, #0
 8003ee0:	6078      	str	r0, [r7, #4]
  SET_BIT(USARTx->CR1, USART_CR1_UE);
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	68db      	ldr	r3, [r3, #12]
 8003ee6:	f443 5200 	orr.w	r2, r3, #8192	; 0x2000
 8003eea:	687b      	ldr	r3, [r7, #4]
 8003eec:	60da      	str	r2, [r3, #12]
}
 8003eee:	bf00      	nop
 8003ef0:	370c      	adds	r7, #12
 8003ef2:	46bd      	mov	sp, r7
 8003ef4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef8:	4770      	bx	lr

08003efa <LL_USART_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_USART_IsActiveFlag_TXE
  * @param  USARTx USART Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_USART_IsActiveFlag_TXE(USART_TypeDef *USARTx)
{
 8003efa:	b480      	push	{r7}
 8003efc:	b083      	sub	sp, #12
 8003efe:	af00      	add	r7, sp, #0
 8003f00:	6078      	str	r0, [r7, #4]
  return (READ_BIT(USARTx->SR, USART_SR_TXE) == (USART_SR_TXE));
 8003f02:	687b      	ldr	r3, [r7, #4]
 8003f04:	681b      	ldr	r3, [r3, #0]
 8003f06:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003f0a:	2b80      	cmp	r3, #128	; 0x80
 8003f0c:	bf0c      	ite	eq
 8003f0e:	2301      	moveq	r3, #1
 8003f10:	2300      	movne	r3, #0
 8003f12:	b2db      	uxtb	r3, r3
}
 8003f14:	4618      	mov	r0, r3
 8003f16:	370c      	adds	r7, #12
 8003f18:	46bd      	mov	sp, r7
 8003f1a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f1e:	4770      	bx	lr

08003f20 <LL_USART_TransmitData8>:
  * @param  USARTx USART Instance
  * @param  Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_USART_TransmitData8(USART_TypeDef *USARTx, uint8_t Value)
{
 8003f20:	b480      	push	{r7}
 8003f22:	b083      	sub	sp, #12
 8003f24:	af00      	add	r7, sp, #0
 8003f26:	6078      	str	r0, [r7, #4]
 8003f28:	460b      	mov	r3, r1
 8003f2a:	70fb      	strb	r3, [r7, #3]
  USARTx->DR = Value;
 8003f2c:	78fa      	ldrb	r2, [r7, #3]
 8003f2e:	687b      	ldr	r3, [r7, #4]
 8003f30:	605a      	str	r2, [r3, #4]
}
 8003f32:	bf00      	nop
 8003f34:	370c      	adds	r7, #12
 8003f36:	46bd      	mov	sp, r7
 8003f38:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f3c:	4770      	bx	lr

08003f3e <Custom_Delay_us>:
__STATIC_INLINE void Custom_Delay_us(uint32_t microsecond) {
 8003f3e:	b480      	push	{r7}
 8003f40:	b083      	sub	sp, #12
 8003f42:	af00      	add	r7, sp, #0
 8003f44:	6078      	str	r0, [r7, #4]
	CUSTOM_DELAY_TIM->ARR = microsecond - 1;
 8003f46:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003f4a:	687b      	ldr	r3, [r7, #4]
 8003f4c:	3b01      	subs	r3, #1
 8003f4e:	62d3      	str	r3, [r2, #44]	; 0x2c
	CUSTOM_DELAY_TIM->SR &= ~(0x0001); // Clear UEV flag
 8003f50:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003f54:	691b      	ldr	r3, [r3, #16]
 8003f56:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003f5a:	f023 0301 	bic.w	r3, r3, #1
 8003f5e:	6113      	str	r3, [r2, #16]
	CUSTOM_DELAY_TIM->CR1 |= 1UL;
 8003f60:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003f64:	681b      	ldr	r3, [r3, #0]
 8003f66:	f04f 4280 	mov.w	r2, #1073741824	; 0x40000000
 8003f6a:	f043 0301 	orr.w	r3, r3, #1
 8003f6e:	6013      	str	r3, [r2, #0]
	while ((CUSTOM_DELAY_TIM->SR & 0x0001) != 1)
 8003f70:	bf00      	nop
 8003f72:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 8003f76:	691b      	ldr	r3, [r3, #16]
 8003f78:	f003 0301 	and.w	r3, r3, #1
 8003f7c:	2b01      	cmp	r3, #1
 8003f7e:	d1f8      	bne.n	8003f72 <Custom_Delay_us+0x34>
}
 8003f80:	bf00      	nop
 8003f82:	bf00      	nop
 8003f84:	370c      	adds	r7, #12
 8003f86:	46bd      	mov	sp, r7
 8003f88:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f8c:	4770      	bx	lr

08003f8e <Custom_Delay_ms>:
__STATIC_INLINE void Custom_Delay_ms(uint32_t millisecond) {
 8003f8e:	b580      	push	{r7, lr}
 8003f90:	b082      	sub	sp, #8
 8003f92:	af00      	add	r7, sp, #0
 8003f94:	6078      	str	r0, [r7, #4]
	Custom_Delay_us(millisecond * 1000);
 8003f96:	687b      	ldr	r3, [r7, #4]
 8003f98:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 8003f9c:	fb02 f303 	mul.w	r3, r2, r3
 8003fa0:	4618      	mov	r0, r3
 8003fa2:	f7ff ffcc 	bl	8003f3e <Custom_Delay_us>
}
 8003fa6:	bf00      	nop
 8003fa8:	3708      	adds	r7, #8
 8003faa:	46bd      	mov	sp, r7
 8003fac:	bd80      	pop	{r7, pc}
	...

08003fb0 <__io_putchar>:

/*
 * syscalls.c  _io_putchar 
 */
int __io_putchar(int ch)
{
 8003fb0:	b580      	push	{r7, lr}
 8003fb2:	b082      	sub	sp, #8
 8003fb4:	af00      	add	r7, sp, #0
 8003fb6:	6078      	str	r0, [r7, #4]
	while (!LL_USART_IsActiveFlag_TXE(USART2));
 8003fb8:	bf00      	nop
 8003fba:	4808      	ldr	r0, [pc, #32]	; (8003fdc <__io_putchar+0x2c>)
 8003fbc:	f7ff ff9d 	bl	8003efa <LL_USART_IsActiveFlag_TXE>
 8003fc0:	4603      	mov	r3, r0
 8003fc2:	2b00      	cmp	r3, #0
 8003fc4:	d0f9      	beq.n	8003fba <__io_putchar+0xa>
	LL_USART_TransmitData8(USART2, (char)ch);
 8003fc6:	687b      	ldr	r3, [r7, #4]
 8003fc8:	b2db      	uxtb	r3, r3
 8003fca:	4619      	mov	r1, r3
 8003fcc:	4803      	ldr	r0, [pc, #12]	; (8003fdc <__io_putchar+0x2c>)
 8003fce:	f7ff ffa7 	bl	8003f20 <LL_USART_TransmitData8>
	return ch;
 8003fd2:	687b      	ldr	r3, [r7, #4]
}
 8003fd4:	4618      	mov	r0, r3
 8003fd6:	3708      	adds	r7, #8
 8003fd8:	46bd      	mov	sp, r7
 8003fda:	bd80      	pop	{r7, pc}
 8003fdc:	40004400 	.word	0x40004400

08003fe0 <Init>:

void Init() {
 8003fe0:	b580      	push	{r7, lr}
 8003fe2:	b082      	sub	sp, #8
 8003fe4:	af00      	add	r7, sp, #0
	/*
	 * STM    UART        USART2 .
	 */
	LL_USART_Enable(USART2);
 8003fe6:	4821      	ldr	r0, [pc, #132]	; (800406c <Init+0x8c>)
 8003fe8:	f7ff ff77 	bl	8003eda <LL_USART_Enable>

	/*
	 * OLED   Custom_OLED_Init      .
	 *   OLED        .
	 */
	Custom_OLED_Init();
 8003fec:	f7ff fcb4 	bl	8003958 <Custom_OLED_Init>

	/*
	 *    Custom_FileSystem_Load      .
	 *           .
	 */
	Custom_FileSystem_Load();
 8003ff0:	f7ff fb1e 	bl	8003630 <Custom_FileSystem_Load>
	 *    , /0         ,
	 * /1         .
	 *  /r, /g, /b     , ,  .
	 * ,      "Hello"  ,           "ZETIN!" .
	 */
	Custom_OLED_Init();
 8003ff4:	f7ff fcb0 	bl	8003958 <Custom_OLED_Init>
	Custom_OLED_Printf("/0Hello, /1/bZETIN!");
 8003ff8:	481d      	ldr	r0, [pc, #116]	; (8004070 <Init+0x90>)
 8003ffa:	f7ff fd3b 	bl	8003a74 <Custom_OLED_Printf>
	Custom_Delay_ms(1000);
 8003ffe:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 8004002:	f7ff ffc4 	bl	8003f8e <Custom_Delay_ms>

	/*
	 *    .
	 * Custom_Switch_Read   1ms   ,          .
	 */
	uint8_t count = 0;
 8004006:	2300      	movs	r3, #0
 8004008:	71fb      	strb	r3, [r7, #7]

	Custom_OLED_Clear();
 800400a:	f7ff fc83 	bl	8003914 <Custom_OLED_Clear>
	for (;;) {
		Custom_OLED_Printf("Count: /g%3d", count);
 800400e:	79fb      	ldrb	r3, [r7, #7]
 8004010:	4619      	mov	r1, r3
 8004012:	4818      	ldr	r0, [pc, #96]	; (8004074 <Init+0x94>)
 8004014:	f7ff fd2e 	bl	8003a74 <Custom_OLED_Printf>
		printf("%d \r\n", count);
 8004018:	79fb      	ldrb	r3, [r7, #7]
 800401a:	4619      	mov	r1, r3
 800401c:	4816      	ldr	r0, [pc, #88]	; (8004078 <Init+0x98>)
 800401e:	f000 fce9 	bl	80049f4 <iprintf>

		uint8_t sw;
		while (!(sw = Custom_Switch_Read()));
 8004022:	bf00      	nop
 8004024:	f7ff feea 	bl	8003dfc <Custom_Switch_Read>
 8004028:	4603      	mov	r3, r0
 800402a:	71bb      	strb	r3, [r7, #6]
 800402c:	79bb      	ldrb	r3, [r7, #6]
 800402e:	2b00      	cmp	r3, #0
 8004030:	d0f8      	beq.n	8004024 <Init+0x44>
		if (sw == CUSTOM_SW_1) count--;
 8004032:	79bb      	ldrb	r3, [r7, #6]
 8004034:	2b01      	cmp	r3, #1
 8004036:	d103      	bne.n	8004040 <Init+0x60>
 8004038:	79fb      	ldrb	r3, [r7, #7]
 800403a:	3b01      	subs	r3, #1
 800403c:	71fb      	strb	r3, [r7, #7]
 800403e:	e7e6      	b.n	800400e <Init+0x2e>
		else if (sw == CUSTOM_SW_2) count++;
 8004040:	79bb      	ldrb	r3, [r7, #6]
 8004042:	2b02      	cmp	r3, #2
 8004044:	d103      	bne.n	800404e <Init+0x6e>
 8004046:	79fb      	ldrb	r3, [r7, #7]
 8004048:	3301      	adds	r3, #1
 800404a:	71fb      	strb	r3, [r7, #7]
 800404c:	e7df      	b.n	800400e <Init+0x2e>
		else if (sw == CUSTOM_SW_BOTH) break;
 800404e:	79bb      	ldrb	r3, [r7, #6]
 8004050:	2b03      	cmp	r3, #3
 8004052:	d000      	beq.n	8004056 <Init+0x76>
	for (;;) {
 8004054:	e7db      	b.n	800400e <Init+0x2e>
		else if (sw == CUSTOM_SW_BOTH) break;
 8004056:	bf00      	nop
	}

	Custom_OLED_Clear();
 8004058:	f7ff fc5c 	bl	8003914 <Custom_OLED_Clear>
	Custom_OLED_Printf("BYE!");
 800405c:	4807      	ldr	r0, [pc, #28]	; (800407c <Init+0x9c>)
 800405e:	f7ff fd09 	bl	8003a74 <Custom_OLED_Printf>
}
 8004062:	bf00      	nop
 8004064:	3708      	adds	r7, #8
 8004066:	46bd      	mov	sp, r7
 8004068:	bd80      	pop	{r7, pc}
 800406a:	bf00      	nop
 800406c:	40004400 	.word	0x40004400
 8004070:	08007044 	.word	0x08007044
 8004074:	08007058 	.word	0x08007058
 8004078:	08007068 	.word	0x08007068
 800407c:	08007070 	.word	0x08007070

08004080 <Motor_L_TIM3_IRQ>:
		Custom_GPIO_Set_t(motorL + i, 0);
		Custom_GPIO_Set_t(motorR + i, 0);
	}
}

void Motor_L_TIM3_IRQ() {
 8004080:	b480      	push	{r7}
 8004082:	af00      	add	r7, sp, #0
	// --- Write your code ---
	// motorL
}
 8004084:	bf00      	nop
 8004086:	46bd      	mov	sp, r7
 8004088:	f85d 7b04 	ldr.w	r7, [sp], #4
 800408c:	4770      	bx	lr

0800408e <Motor_R_TIM4_IRQ>:

void Motor_R_TIM4_IRQ() {
 800408e:	b480      	push	{r7}
 8004090:	af00      	add	r7, sp, #0
	// --- Write your code ---
	// motorR
}
 8004092:	bf00      	nop
 8004094:	46bd      	mov	sp, r7
 8004096:	f85d 7b04 	ldr.w	r7, [sp], #4
 800409a:	4770      	bx	lr

0800409c <Sensor_TIM5_IRQ>:
	LL_ADC_ClearFlag_EOCS(ADC1);
	__enable_irq();
	return adcValue;
}

void Sensor_TIM5_IRQ() {
 800409c:	b480      	push	{r7}
 800409e:	af00      	add	r7, sp, #0

	//        
	// ---   ---

	//  
	i = (i + 1) & 0x07;
 80040a0:	4b05      	ldr	r3, [pc, #20]	; (80040b8 <Sensor_TIM5_IRQ+0x1c>)
 80040a2:	681b      	ldr	r3, [r3, #0]
 80040a4:	3301      	adds	r3, #1
 80040a6:	f003 0307 	and.w	r3, r3, #7
 80040aa:	4a03      	ldr	r2, [pc, #12]	; (80040b8 <Sensor_TIM5_IRQ+0x1c>)
 80040ac:	6013      	str	r3, [r2, #0]
}
 80040ae:	bf00      	nop
 80040b0:	46bd      	mov	sp, r7
 80040b2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040b6:	4770      	bx	lr
 80040b8:	20001278 	.word	0x20001278

080040bc <__errno>:
 80040bc:	4b01      	ldr	r3, [pc, #4]	; (80040c4 <__errno+0x8>)
 80040be:	6818      	ldr	r0, [r3, #0]
 80040c0:	4770      	bx	lr
 80040c2:	bf00      	nop
 80040c4:	20000004 	.word	0x20000004

080040c8 <__libc_init_array>:
 80040c8:	b570      	push	{r4, r5, r6, lr}
 80040ca:	4d0d      	ldr	r5, [pc, #52]	; (8004100 <__libc_init_array+0x38>)
 80040cc:	4c0d      	ldr	r4, [pc, #52]	; (8004104 <__libc_init_array+0x3c>)
 80040ce:	1b64      	subs	r4, r4, r5
 80040d0:	10a4      	asrs	r4, r4, #2
 80040d2:	2600      	movs	r6, #0
 80040d4:	42a6      	cmp	r6, r4
 80040d6:	d109      	bne.n	80040ec <__libc_init_array+0x24>
 80040d8:	4d0b      	ldr	r5, [pc, #44]	; (8004108 <__libc_init_array+0x40>)
 80040da:	4c0c      	ldr	r4, [pc, #48]	; (800410c <__libc_init_array+0x44>)
 80040dc:	f002 ff1e 	bl	8006f1c <_init>
 80040e0:	1b64      	subs	r4, r4, r5
 80040e2:	10a4      	asrs	r4, r4, #2
 80040e4:	2600      	movs	r6, #0
 80040e6:	42a6      	cmp	r6, r4
 80040e8:	d105      	bne.n	80040f6 <__libc_init_array+0x2e>
 80040ea:	bd70      	pop	{r4, r5, r6, pc}
 80040ec:	f855 3b04 	ldr.w	r3, [r5], #4
 80040f0:	4798      	blx	r3
 80040f2:	3601      	adds	r6, #1
 80040f4:	e7ee      	b.n	80040d4 <__libc_init_array+0xc>
 80040f6:	f855 3b04 	ldr.w	r3, [r5], #4
 80040fa:	4798      	blx	r3
 80040fc:	3601      	adds	r6, #1
 80040fe:	e7f2      	b.n	80040e6 <__libc_init_array+0x1e>
 8004100:	080076f4 	.word	0x080076f4
 8004104:	080076f4 	.word	0x080076f4
 8004108:	080076f4 	.word	0x080076f4
 800410c:	080076f8 	.word	0x080076f8

08004110 <memset>:
 8004110:	4402      	add	r2, r0
 8004112:	4603      	mov	r3, r0
 8004114:	4293      	cmp	r3, r2
 8004116:	d100      	bne.n	800411a <memset+0xa>
 8004118:	4770      	bx	lr
 800411a:	f803 1b01 	strb.w	r1, [r3], #1
 800411e:	e7f9      	b.n	8004114 <memset+0x4>

08004120 <__cvt>:
 8004120:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004124:	ec55 4b10 	vmov	r4, r5, d0
 8004128:	2d00      	cmp	r5, #0
 800412a:	460e      	mov	r6, r1
 800412c:	4619      	mov	r1, r3
 800412e:	462b      	mov	r3, r5
 8004130:	bfbb      	ittet	lt
 8004132:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 8004136:	461d      	movlt	r5, r3
 8004138:	2300      	movge	r3, #0
 800413a:	232d      	movlt	r3, #45	; 0x2d
 800413c:	700b      	strb	r3, [r1, #0]
 800413e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004140:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004144:	4691      	mov	r9, r2
 8004146:	f023 0820 	bic.w	r8, r3, #32
 800414a:	bfbc      	itt	lt
 800414c:	4622      	movlt	r2, r4
 800414e:	4614      	movlt	r4, r2
 8004150:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004154:	d005      	beq.n	8004162 <__cvt+0x42>
 8004156:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800415a:	d100      	bne.n	800415e <__cvt+0x3e>
 800415c:	3601      	adds	r6, #1
 800415e:	2102      	movs	r1, #2
 8004160:	e000      	b.n	8004164 <__cvt+0x44>
 8004162:	2103      	movs	r1, #3
 8004164:	ab03      	add	r3, sp, #12
 8004166:	9301      	str	r3, [sp, #4]
 8004168:	ab02      	add	r3, sp, #8
 800416a:	9300      	str	r3, [sp, #0]
 800416c:	ec45 4b10 	vmov	d0, r4, r5
 8004170:	4653      	mov	r3, sl
 8004172:	4632      	mov	r2, r6
 8004174:	f000 fd04 	bl	8004b80 <_dtoa_r>
 8004178:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800417c:	4607      	mov	r7, r0
 800417e:	d102      	bne.n	8004186 <__cvt+0x66>
 8004180:	f019 0f01 	tst.w	r9, #1
 8004184:	d022      	beq.n	80041cc <__cvt+0xac>
 8004186:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800418a:	eb07 0906 	add.w	r9, r7, r6
 800418e:	d110      	bne.n	80041b2 <__cvt+0x92>
 8004190:	783b      	ldrb	r3, [r7, #0]
 8004192:	2b30      	cmp	r3, #48	; 0x30
 8004194:	d10a      	bne.n	80041ac <__cvt+0x8c>
 8004196:	2200      	movs	r2, #0
 8004198:	2300      	movs	r3, #0
 800419a:	4620      	mov	r0, r4
 800419c:	4629      	mov	r1, r5
 800419e:	f7fc fc9b 	bl	8000ad8 <__aeabi_dcmpeq>
 80041a2:	b918      	cbnz	r0, 80041ac <__cvt+0x8c>
 80041a4:	f1c6 0601 	rsb	r6, r6, #1
 80041a8:	f8ca 6000 	str.w	r6, [sl]
 80041ac:	f8da 3000 	ldr.w	r3, [sl]
 80041b0:	4499      	add	r9, r3
 80041b2:	2200      	movs	r2, #0
 80041b4:	2300      	movs	r3, #0
 80041b6:	4620      	mov	r0, r4
 80041b8:	4629      	mov	r1, r5
 80041ba:	f7fc fc8d 	bl	8000ad8 <__aeabi_dcmpeq>
 80041be:	b108      	cbz	r0, 80041c4 <__cvt+0xa4>
 80041c0:	f8cd 900c 	str.w	r9, [sp, #12]
 80041c4:	2230      	movs	r2, #48	; 0x30
 80041c6:	9b03      	ldr	r3, [sp, #12]
 80041c8:	454b      	cmp	r3, r9
 80041ca:	d307      	bcc.n	80041dc <__cvt+0xbc>
 80041cc:	9b03      	ldr	r3, [sp, #12]
 80041ce:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 80041d0:	1bdb      	subs	r3, r3, r7
 80041d2:	4638      	mov	r0, r7
 80041d4:	6013      	str	r3, [r2, #0]
 80041d6:	b004      	add	sp, #16
 80041d8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80041dc:	1c59      	adds	r1, r3, #1
 80041de:	9103      	str	r1, [sp, #12]
 80041e0:	701a      	strb	r2, [r3, #0]
 80041e2:	e7f0      	b.n	80041c6 <__cvt+0xa6>

080041e4 <__exponent>:
 80041e4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80041e6:	4603      	mov	r3, r0
 80041e8:	2900      	cmp	r1, #0
 80041ea:	bfb8      	it	lt
 80041ec:	4249      	neglt	r1, r1
 80041ee:	f803 2b02 	strb.w	r2, [r3], #2
 80041f2:	bfb4      	ite	lt
 80041f4:	222d      	movlt	r2, #45	; 0x2d
 80041f6:	222b      	movge	r2, #43	; 0x2b
 80041f8:	2909      	cmp	r1, #9
 80041fa:	7042      	strb	r2, [r0, #1]
 80041fc:	dd2a      	ble.n	8004254 <__exponent+0x70>
 80041fe:	f10d 0407 	add.w	r4, sp, #7
 8004202:	46a4      	mov	ip, r4
 8004204:	270a      	movs	r7, #10
 8004206:	46a6      	mov	lr, r4
 8004208:	460a      	mov	r2, r1
 800420a:	fb91 f6f7 	sdiv	r6, r1, r7
 800420e:	fb07 1516 	mls	r5, r7, r6, r1
 8004212:	3530      	adds	r5, #48	; 0x30
 8004214:	2a63      	cmp	r2, #99	; 0x63
 8004216:	f104 34ff 	add.w	r4, r4, #4294967295	; 0xffffffff
 800421a:	f80e 5c01 	strb.w	r5, [lr, #-1]
 800421e:	4631      	mov	r1, r6
 8004220:	dcf1      	bgt.n	8004206 <__exponent+0x22>
 8004222:	3130      	adds	r1, #48	; 0x30
 8004224:	f1ae 0502 	sub.w	r5, lr, #2
 8004228:	f804 1c01 	strb.w	r1, [r4, #-1]
 800422c:	1c44      	adds	r4, r0, #1
 800422e:	4629      	mov	r1, r5
 8004230:	4561      	cmp	r1, ip
 8004232:	d30a      	bcc.n	800424a <__exponent+0x66>
 8004234:	f10d 0209 	add.w	r2, sp, #9
 8004238:	eba2 020e 	sub.w	r2, r2, lr
 800423c:	4565      	cmp	r5, ip
 800423e:	bf88      	it	hi
 8004240:	2200      	movhi	r2, #0
 8004242:	4413      	add	r3, r2
 8004244:	1a18      	subs	r0, r3, r0
 8004246:	b003      	add	sp, #12
 8004248:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800424a:	f811 2b01 	ldrb.w	r2, [r1], #1
 800424e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004252:	e7ed      	b.n	8004230 <__exponent+0x4c>
 8004254:	2330      	movs	r3, #48	; 0x30
 8004256:	3130      	adds	r1, #48	; 0x30
 8004258:	7083      	strb	r3, [r0, #2]
 800425a:	70c1      	strb	r1, [r0, #3]
 800425c:	1d03      	adds	r3, r0, #4
 800425e:	e7f1      	b.n	8004244 <__exponent+0x60>

08004260 <_printf_float>:
 8004260:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004264:	ed2d 8b02 	vpush	{d8}
 8004268:	b08d      	sub	sp, #52	; 0x34
 800426a:	460c      	mov	r4, r1
 800426c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004270:	4616      	mov	r6, r2
 8004272:	461f      	mov	r7, r3
 8004274:	4605      	mov	r5, r0
 8004276:	f001 fb67 	bl	8005948 <_localeconv_r>
 800427a:	f8d0 a000 	ldr.w	sl, [r0]
 800427e:	4650      	mov	r0, sl
 8004280:	f7fb ffae 	bl	80001e0 <strlen>
 8004284:	2300      	movs	r3, #0
 8004286:	930a      	str	r3, [sp, #40]	; 0x28
 8004288:	6823      	ldr	r3, [r4, #0]
 800428a:	9305      	str	r3, [sp, #20]
 800428c:	f8d8 3000 	ldr.w	r3, [r8]
 8004290:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004294:	3307      	adds	r3, #7
 8004296:	f023 0307 	bic.w	r3, r3, #7
 800429a:	f103 0208 	add.w	r2, r3, #8
 800429e:	f8c8 2000 	str.w	r2, [r8]
 80042a2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80042a6:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 80042aa:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 80042ae:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 80042b2:	9307      	str	r3, [sp, #28]
 80042b4:	f8cd 8018 	str.w	r8, [sp, #24]
 80042b8:	ee08 0a10 	vmov	s16, r0
 80042bc:	4b9f      	ldr	r3, [pc, #636]	; (800453c <_printf_float+0x2dc>)
 80042be:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80042c2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80042c6:	f7fc fc39 	bl	8000b3c <__aeabi_dcmpun>
 80042ca:	bb88      	cbnz	r0, 8004330 <_printf_float+0xd0>
 80042cc:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 80042d0:	4b9a      	ldr	r3, [pc, #616]	; (800453c <_printf_float+0x2dc>)
 80042d2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80042d6:	f7fc fc13 	bl	8000b00 <__aeabi_dcmple>
 80042da:	bb48      	cbnz	r0, 8004330 <_printf_float+0xd0>
 80042dc:	2200      	movs	r2, #0
 80042de:	2300      	movs	r3, #0
 80042e0:	4640      	mov	r0, r8
 80042e2:	4649      	mov	r1, r9
 80042e4:	f7fc fc02 	bl	8000aec <__aeabi_dcmplt>
 80042e8:	b110      	cbz	r0, 80042f0 <_printf_float+0x90>
 80042ea:	232d      	movs	r3, #45	; 0x2d
 80042ec:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80042f0:	4b93      	ldr	r3, [pc, #588]	; (8004540 <_printf_float+0x2e0>)
 80042f2:	4894      	ldr	r0, [pc, #592]	; (8004544 <_printf_float+0x2e4>)
 80042f4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 80042f8:	bf94      	ite	ls
 80042fa:	4698      	movls	r8, r3
 80042fc:	4680      	movhi	r8, r0
 80042fe:	2303      	movs	r3, #3
 8004300:	6123      	str	r3, [r4, #16]
 8004302:	9b05      	ldr	r3, [sp, #20]
 8004304:	f023 0204 	bic.w	r2, r3, #4
 8004308:	6022      	str	r2, [r4, #0]
 800430a:	f04f 0900 	mov.w	r9, #0
 800430e:	9700      	str	r7, [sp, #0]
 8004310:	4633      	mov	r3, r6
 8004312:	aa0b      	add	r2, sp, #44	; 0x2c
 8004314:	4621      	mov	r1, r4
 8004316:	4628      	mov	r0, r5
 8004318:	f000 f9d8 	bl	80046cc <_printf_common>
 800431c:	3001      	adds	r0, #1
 800431e:	f040 8090 	bne.w	8004442 <_printf_float+0x1e2>
 8004322:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004326:	b00d      	add	sp, #52	; 0x34
 8004328:	ecbd 8b02 	vpop	{d8}
 800432c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004330:	4642      	mov	r2, r8
 8004332:	464b      	mov	r3, r9
 8004334:	4640      	mov	r0, r8
 8004336:	4649      	mov	r1, r9
 8004338:	f7fc fc00 	bl	8000b3c <__aeabi_dcmpun>
 800433c:	b140      	cbz	r0, 8004350 <_printf_float+0xf0>
 800433e:	464b      	mov	r3, r9
 8004340:	2b00      	cmp	r3, #0
 8004342:	bfbc      	itt	lt
 8004344:	232d      	movlt	r3, #45	; 0x2d
 8004346:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 800434a:	487f      	ldr	r0, [pc, #508]	; (8004548 <_printf_float+0x2e8>)
 800434c:	4b7f      	ldr	r3, [pc, #508]	; (800454c <_printf_float+0x2ec>)
 800434e:	e7d1      	b.n	80042f4 <_printf_float+0x94>
 8004350:	6863      	ldr	r3, [r4, #4]
 8004352:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004356:	9206      	str	r2, [sp, #24]
 8004358:	1c5a      	adds	r2, r3, #1
 800435a:	d13f      	bne.n	80043dc <_printf_float+0x17c>
 800435c:	2306      	movs	r3, #6
 800435e:	6063      	str	r3, [r4, #4]
 8004360:	9b05      	ldr	r3, [sp, #20]
 8004362:	6861      	ldr	r1, [r4, #4]
 8004364:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004368:	2300      	movs	r3, #0
 800436a:	9303      	str	r3, [sp, #12]
 800436c:	ab0a      	add	r3, sp, #40	; 0x28
 800436e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004372:	ab09      	add	r3, sp, #36	; 0x24
 8004374:	ec49 8b10 	vmov	d0, r8, r9
 8004378:	9300      	str	r3, [sp, #0]
 800437a:	6022      	str	r2, [r4, #0]
 800437c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004380:	4628      	mov	r0, r5
 8004382:	f7ff fecd 	bl	8004120 <__cvt>
 8004386:	9b06      	ldr	r3, [sp, #24]
 8004388:	9909      	ldr	r1, [sp, #36]	; 0x24
 800438a:	2b47      	cmp	r3, #71	; 0x47
 800438c:	4680      	mov	r8, r0
 800438e:	d108      	bne.n	80043a2 <_printf_float+0x142>
 8004390:	1cc8      	adds	r0, r1, #3
 8004392:	db02      	blt.n	800439a <_printf_float+0x13a>
 8004394:	6863      	ldr	r3, [r4, #4]
 8004396:	4299      	cmp	r1, r3
 8004398:	dd41      	ble.n	800441e <_printf_float+0x1be>
 800439a:	f1ab 0b02 	sub.w	fp, fp, #2
 800439e:	fa5f fb8b 	uxtb.w	fp, fp
 80043a2:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 80043a6:	d820      	bhi.n	80043ea <_printf_float+0x18a>
 80043a8:	3901      	subs	r1, #1
 80043aa:	465a      	mov	r2, fp
 80043ac:	f104 0050 	add.w	r0, r4, #80	; 0x50
 80043b0:	9109      	str	r1, [sp, #36]	; 0x24
 80043b2:	f7ff ff17 	bl	80041e4 <__exponent>
 80043b6:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 80043b8:	1813      	adds	r3, r2, r0
 80043ba:	2a01      	cmp	r2, #1
 80043bc:	4681      	mov	r9, r0
 80043be:	6123      	str	r3, [r4, #16]
 80043c0:	dc02      	bgt.n	80043c8 <_printf_float+0x168>
 80043c2:	6822      	ldr	r2, [r4, #0]
 80043c4:	07d2      	lsls	r2, r2, #31
 80043c6:	d501      	bpl.n	80043cc <_printf_float+0x16c>
 80043c8:	3301      	adds	r3, #1
 80043ca:	6123      	str	r3, [r4, #16]
 80043cc:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 80043d0:	2b00      	cmp	r3, #0
 80043d2:	d09c      	beq.n	800430e <_printf_float+0xae>
 80043d4:	232d      	movs	r3, #45	; 0x2d
 80043d6:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80043da:	e798      	b.n	800430e <_printf_float+0xae>
 80043dc:	9a06      	ldr	r2, [sp, #24]
 80043de:	2a47      	cmp	r2, #71	; 0x47
 80043e0:	d1be      	bne.n	8004360 <_printf_float+0x100>
 80043e2:	2b00      	cmp	r3, #0
 80043e4:	d1bc      	bne.n	8004360 <_printf_float+0x100>
 80043e6:	2301      	movs	r3, #1
 80043e8:	e7b9      	b.n	800435e <_printf_float+0xfe>
 80043ea:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 80043ee:	d118      	bne.n	8004422 <_printf_float+0x1c2>
 80043f0:	2900      	cmp	r1, #0
 80043f2:	6863      	ldr	r3, [r4, #4]
 80043f4:	dd0b      	ble.n	800440e <_printf_float+0x1ae>
 80043f6:	6121      	str	r1, [r4, #16]
 80043f8:	b913      	cbnz	r3, 8004400 <_printf_float+0x1a0>
 80043fa:	6822      	ldr	r2, [r4, #0]
 80043fc:	07d0      	lsls	r0, r2, #31
 80043fe:	d502      	bpl.n	8004406 <_printf_float+0x1a6>
 8004400:	3301      	adds	r3, #1
 8004402:	440b      	add	r3, r1
 8004404:	6123      	str	r3, [r4, #16]
 8004406:	65a1      	str	r1, [r4, #88]	; 0x58
 8004408:	f04f 0900 	mov.w	r9, #0
 800440c:	e7de      	b.n	80043cc <_printf_float+0x16c>
 800440e:	b913      	cbnz	r3, 8004416 <_printf_float+0x1b6>
 8004410:	6822      	ldr	r2, [r4, #0]
 8004412:	07d2      	lsls	r2, r2, #31
 8004414:	d501      	bpl.n	800441a <_printf_float+0x1ba>
 8004416:	3302      	adds	r3, #2
 8004418:	e7f4      	b.n	8004404 <_printf_float+0x1a4>
 800441a:	2301      	movs	r3, #1
 800441c:	e7f2      	b.n	8004404 <_printf_float+0x1a4>
 800441e:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004422:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004424:	4299      	cmp	r1, r3
 8004426:	db05      	blt.n	8004434 <_printf_float+0x1d4>
 8004428:	6823      	ldr	r3, [r4, #0]
 800442a:	6121      	str	r1, [r4, #16]
 800442c:	07d8      	lsls	r0, r3, #31
 800442e:	d5ea      	bpl.n	8004406 <_printf_float+0x1a6>
 8004430:	1c4b      	adds	r3, r1, #1
 8004432:	e7e7      	b.n	8004404 <_printf_float+0x1a4>
 8004434:	2900      	cmp	r1, #0
 8004436:	bfd4      	ite	le
 8004438:	f1c1 0202 	rsble	r2, r1, #2
 800443c:	2201      	movgt	r2, #1
 800443e:	4413      	add	r3, r2
 8004440:	e7e0      	b.n	8004404 <_printf_float+0x1a4>
 8004442:	6823      	ldr	r3, [r4, #0]
 8004444:	055a      	lsls	r2, r3, #21
 8004446:	d407      	bmi.n	8004458 <_printf_float+0x1f8>
 8004448:	6923      	ldr	r3, [r4, #16]
 800444a:	4642      	mov	r2, r8
 800444c:	4631      	mov	r1, r6
 800444e:	4628      	mov	r0, r5
 8004450:	47b8      	blx	r7
 8004452:	3001      	adds	r0, #1
 8004454:	d12c      	bne.n	80044b0 <_printf_float+0x250>
 8004456:	e764      	b.n	8004322 <_printf_float+0xc2>
 8004458:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 800445c:	f240 80e0 	bls.w	8004620 <_printf_float+0x3c0>
 8004460:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004464:	2200      	movs	r2, #0
 8004466:	2300      	movs	r3, #0
 8004468:	f7fc fb36 	bl	8000ad8 <__aeabi_dcmpeq>
 800446c:	2800      	cmp	r0, #0
 800446e:	d034      	beq.n	80044da <_printf_float+0x27a>
 8004470:	4a37      	ldr	r2, [pc, #220]	; (8004550 <_printf_float+0x2f0>)
 8004472:	2301      	movs	r3, #1
 8004474:	4631      	mov	r1, r6
 8004476:	4628      	mov	r0, r5
 8004478:	47b8      	blx	r7
 800447a:	3001      	adds	r0, #1
 800447c:	f43f af51 	beq.w	8004322 <_printf_float+0xc2>
 8004480:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004484:	429a      	cmp	r2, r3
 8004486:	db02      	blt.n	800448e <_printf_float+0x22e>
 8004488:	6823      	ldr	r3, [r4, #0]
 800448a:	07d8      	lsls	r0, r3, #31
 800448c:	d510      	bpl.n	80044b0 <_printf_float+0x250>
 800448e:	ee18 3a10 	vmov	r3, s16
 8004492:	4652      	mov	r2, sl
 8004494:	4631      	mov	r1, r6
 8004496:	4628      	mov	r0, r5
 8004498:	47b8      	blx	r7
 800449a:	3001      	adds	r0, #1
 800449c:	f43f af41 	beq.w	8004322 <_printf_float+0xc2>
 80044a0:	f04f 0800 	mov.w	r8, #0
 80044a4:	f104 091a 	add.w	r9, r4, #26
 80044a8:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80044aa:	3b01      	subs	r3, #1
 80044ac:	4543      	cmp	r3, r8
 80044ae:	dc09      	bgt.n	80044c4 <_printf_float+0x264>
 80044b0:	6823      	ldr	r3, [r4, #0]
 80044b2:	079b      	lsls	r3, r3, #30
 80044b4:	f100 8105 	bmi.w	80046c2 <_printf_float+0x462>
 80044b8:	68e0      	ldr	r0, [r4, #12]
 80044ba:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80044bc:	4298      	cmp	r0, r3
 80044be:	bfb8      	it	lt
 80044c0:	4618      	movlt	r0, r3
 80044c2:	e730      	b.n	8004326 <_printf_float+0xc6>
 80044c4:	2301      	movs	r3, #1
 80044c6:	464a      	mov	r2, r9
 80044c8:	4631      	mov	r1, r6
 80044ca:	4628      	mov	r0, r5
 80044cc:	47b8      	blx	r7
 80044ce:	3001      	adds	r0, #1
 80044d0:	f43f af27 	beq.w	8004322 <_printf_float+0xc2>
 80044d4:	f108 0801 	add.w	r8, r8, #1
 80044d8:	e7e6      	b.n	80044a8 <_printf_float+0x248>
 80044da:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80044dc:	2b00      	cmp	r3, #0
 80044de:	dc39      	bgt.n	8004554 <_printf_float+0x2f4>
 80044e0:	4a1b      	ldr	r2, [pc, #108]	; (8004550 <_printf_float+0x2f0>)
 80044e2:	2301      	movs	r3, #1
 80044e4:	4631      	mov	r1, r6
 80044e6:	4628      	mov	r0, r5
 80044e8:	47b8      	blx	r7
 80044ea:	3001      	adds	r0, #1
 80044ec:	f43f af19 	beq.w	8004322 <_printf_float+0xc2>
 80044f0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80044f4:	4313      	orrs	r3, r2
 80044f6:	d102      	bne.n	80044fe <_printf_float+0x29e>
 80044f8:	6823      	ldr	r3, [r4, #0]
 80044fa:	07d9      	lsls	r1, r3, #31
 80044fc:	d5d8      	bpl.n	80044b0 <_printf_float+0x250>
 80044fe:	ee18 3a10 	vmov	r3, s16
 8004502:	4652      	mov	r2, sl
 8004504:	4631      	mov	r1, r6
 8004506:	4628      	mov	r0, r5
 8004508:	47b8      	blx	r7
 800450a:	3001      	adds	r0, #1
 800450c:	f43f af09 	beq.w	8004322 <_printf_float+0xc2>
 8004510:	f04f 0900 	mov.w	r9, #0
 8004514:	f104 0a1a 	add.w	sl, r4, #26
 8004518:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800451a:	425b      	negs	r3, r3
 800451c:	454b      	cmp	r3, r9
 800451e:	dc01      	bgt.n	8004524 <_printf_float+0x2c4>
 8004520:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004522:	e792      	b.n	800444a <_printf_float+0x1ea>
 8004524:	2301      	movs	r3, #1
 8004526:	4652      	mov	r2, sl
 8004528:	4631      	mov	r1, r6
 800452a:	4628      	mov	r0, r5
 800452c:	47b8      	blx	r7
 800452e:	3001      	adds	r0, #1
 8004530:	f43f aef7 	beq.w	8004322 <_printf_float+0xc2>
 8004534:	f109 0901 	add.w	r9, r9, #1
 8004538:	e7ee      	b.n	8004518 <_printf_float+0x2b8>
 800453a:	bf00      	nop
 800453c:	7fefffff 	.word	0x7fefffff
 8004540:	08007314 	.word	0x08007314
 8004544:	08007318 	.word	0x08007318
 8004548:	08007320 	.word	0x08007320
 800454c:	0800731c 	.word	0x0800731c
 8004550:	08007324 	.word	0x08007324
 8004554:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004556:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004558:	429a      	cmp	r2, r3
 800455a:	bfa8      	it	ge
 800455c:	461a      	movge	r2, r3
 800455e:	2a00      	cmp	r2, #0
 8004560:	4691      	mov	r9, r2
 8004562:	dc37      	bgt.n	80045d4 <_printf_float+0x374>
 8004564:	f04f 0b00 	mov.w	fp, #0
 8004568:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800456c:	f104 021a 	add.w	r2, r4, #26
 8004570:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004572:	9305      	str	r3, [sp, #20]
 8004574:	eba3 0309 	sub.w	r3, r3, r9
 8004578:	455b      	cmp	r3, fp
 800457a:	dc33      	bgt.n	80045e4 <_printf_float+0x384>
 800457c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004580:	429a      	cmp	r2, r3
 8004582:	db3b      	blt.n	80045fc <_printf_float+0x39c>
 8004584:	6823      	ldr	r3, [r4, #0]
 8004586:	07da      	lsls	r2, r3, #31
 8004588:	d438      	bmi.n	80045fc <_printf_float+0x39c>
 800458a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800458c:	9a05      	ldr	r2, [sp, #20]
 800458e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004590:	1a9a      	subs	r2, r3, r2
 8004592:	eba3 0901 	sub.w	r9, r3, r1
 8004596:	4591      	cmp	r9, r2
 8004598:	bfa8      	it	ge
 800459a:	4691      	movge	r9, r2
 800459c:	f1b9 0f00 	cmp.w	r9, #0
 80045a0:	dc35      	bgt.n	800460e <_printf_float+0x3ae>
 80045a2:	f04f 0800 	mov.w	r8, #0
 80045a6:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 80045aa:	f104 0a1a 	add.w	sl, r4, #26
 80045ae:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 80045b2:	1a9b      	subs	r3, r3, r2
 80045b4:	eba3 0309 	sub.w	r3, r3, r9
 80045b8:	4543      	cmp	r3, r8
 80045ba:	f77f af79 	ble.w	80044b0 <_printf_float+0x250>
 80045be:	2301      	movs	r3, #1
 80045c0:	4652      	mov	r2, sl
 80045c2:	4631      	mov	r1, r6
 80045c4:	4628      	mov	r0, r5
 80045c6:	47b8      	blx	r7
 80045c8:	3001      	adds	r0, #1
 80045ca:	f43f aeaa 	beq.w	8004322 <_printf_float+0xc2>
 80045ce:	f108 0801 	add.w	r8, r8, #1
 80045d2:	e7ec      	b.n	80045ae <_printf_float+0x34e>
 80045d4:	4613      	mov	r3, r2
 80045d6:	4631      	mov	r1, r6
 80045d8:	4642      	mov	r2, r8
 80045da:	4628      	mov	r0, r5
 80045dc:	47b8      	blx	r7
 80045de:	3001      	adds	r0, #1
 80045e0:	d1c0      	bne.n	8004564 <_printf_float+0x304>
 80045e2:	e69e      	b.n	8004322 <_printf_float+0xc2>
 80045e4:	2301      	movs	r3, #1
 80045e6:	4631      	mov	r1, r6
 80045e8:	4628      	mov	r0, r5
 80045ea:	9205      	str	r2, [sp, #20]
 80045ec:	47b8      	blx	r7
 80045ee:	3001      	adds	r0, #1
 80045f0:	f43f ae97 	beq.w	8004322 <_printf_float+0xc2>
 80045f4:	9a05      	ldr	r2, [sp, #20]
 80045f6:	f10b 0b01 	add.w	fp, fp, #1
 80045fa:	e7b9      	b.n	8004570 <_printf_float+0x310>
 80045fc:	ee18 3a10 	vmov	r3, s16
 8004600:	4652      	mov	r2, sl
 8004602:	4631      	mov	r1, r6
 8004604:	4628      	mov	r0, r5
 8004606:	47b8      	blx	r7
 8004608:	3001      	adds	r0, #1
 800460a:	d1be      	bne.n	800458a <_printf_float+0x32a>
 800460c:	e689      	b.n	8004322 <_printf_float+0xc2>
 800460e:	9a05      	ldr	r2, [sp, #20]
 8004610:	464b      	mov	r3, r9
 8004612:	4442      	add	r2, r8
 8004614:	4631      	mov	r1, r6
 8004616:	4628      	mov	r0, r5
 8004618:	47b8      	blx	r7
 800461a:	3001      	adds	r0, #1
 800461c:	d1c1      	bne.n	80045a2 <_printf_float+0x342>
 800461e:	e680      	b.n	8004322 <_printf_float+0xc2>
 8004620:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004622:	2a01      	cmp	r2, #1
 8004624:	dc01      	bgt.n	800462a <_printf_float+0x3ca>
 8004626:	07db      	lsls	r3, r3, #31
 8004628:	d538      	bpl.n	800469c <_printf_float+0x43c>
 800462a:	2301      	movs	r3, #1
 800462c:	4642      	mov	r2, r8
 800462e:	4631      	mov	r1, r6
 8004630:	4628      	mov	r0, r5
 8004632:	47b8      	blx	r7
 8004634:	3001      	adds	r0, #1
 8004636:	f43f ae74 	beq.w	8004322 <_printf_float+0xc2>
 800463a:	ee18 3a10 	vmov	r3, s16
 800463e:	4652      	mov	r2, sl
 8004640:	4631      	mov	r1, r6
 8004642:	4628      	mov	r0, r5
 8004644:	47b8      	blx	r7
 8004646:	3001      	adds	r0, #1
 8004648:	f43f ae6b 	beq.w	8004322 <_printf_float+0xc2>
 800464c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004650:	2200      	movs	r2, #0
 8004652:	2300      	movs	r3, #0
 8004654:	f7fc fa40 	bl	8000ad8 <__aeabi_dcmpeq>
 8004658:	b9d8      	cbnz	r0, 8004692 <_printf_float+0x432>
 800465a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800465c:	f108 0201 	add.w	r2, r8, #1
 8004660:	3b01      	subs	r3, #1
 8004662:	4631      	mov	r1, r6
 8004664:	4628      	mov	r0, r5
 8004666:	47b8      	blx	r7
 8004668:	3001      	adds	r0, #1
 800466a:	d10e      	bne.n	800468a <_printf_float+0x42a>
 800466c:	e659      	b.n	8004322 <_printf_float+0xc2>
 800466e:	2301      	movs	r3, #1
 8004670:	4652      	mov	r2, sl
 8004672:	4631      	mov	r1, r6
 8004674:	4628      	mov	r0, r5
 8004676:	47b8      	blx	r7
 8004678:	3001      	adds	r0, #1
 800467a:	f43f ae52 	beq.w	8004322 <_printf_float+0xc2>
 800467e:	f108 0801 	add.w	r8, r8, #1
 8004682:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004684:	3b01      	subs	r3, #1
 8004686:	4543      	cmp	r3, r8
 8004688:	dcf1      	bgt.n	800466e <_printf_float+0x40e>
 800468a:	464b      	mov	r3, r9
 800468c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004690:	e6dc      	b.n	800444c <_printf_float+0x1ec>
 8004692:	f04f 0800 	mov.w	r8, #0
 8004696:	f104 0a1a 	add.w	sl, r4, #26
 800469a:	e7f2      	b.n	8004682 <_printf_float+0x422>
 800469c:	2301      	movs	r3, #1
 800469e:	4642      	mov	r2, r8
 80046a0:	e7df      	b.n	8004662 <_printf_float+0x402>
 80046a2:	2301      	movs	r3, #1
 80046a4:	464a      	mov	r2, r9
 80046a6:	4631      	mov	r1, r6
 80046a8:	4628      	mov	r0, r5
 80046aa:	47b8      	blx	r7
 80046ac:	3001      	adds	r0, #1
 80046ae:	f43f ae38 	beq.w	8004322 <_printf_float+0xc2>
 80046b2:	f108 0801 	add.w	r8, r8, #1
 80046b6:	68e3      	ldr	r3, [r4, #12]
 80046b8:	990b      	ldr	r1, [sp, #44]	; 0x2c
 80046ba:	1a5b      	subs	r3, r3, r1
 80046bc:	4543      	cmp	r3, r8
 80046be:	dcf0      	bgt.n	80046a2 <_printf_float+0x442>
 80046c0:	e6fa      	b.n	80044b8 <_printf_float+0x258>
 80046c2:	f04f 0800 	mov.w	r8, #0
 80046c6:	f104 0919 	add.w	r9, r4, #25
 80046ca:	e7f4      	b.n	80046b6 <_printf_float+0x456>

080046cc <_printf_common>:
 80046cc:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80046d0:	4616      	mov	r6, r2
 80046d2:	4699      	mov	r9, r3
 80046d4:	688a      	ldr	r2, [r1, #8]
 80046d6:	690b      	ldr	r3, [r1, #16]
 80046d8:	f8dd 8020 	ldr.w	r8, [sp, #32]
 80046dc:	4293      	cmp	r3, r2
 80046de:	bfb8      	it	lt
 80046e0:	4613      	movlt	r3, r2
 80046e2:	6033      	str	r3, [r6, #0]
 80046e4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 80046e8:	4607      	mov	r7, r0
 80046ea:	460c      	mov	r4, r1
 80046ec:	b10a      	cbz	r2, 80046f2 <_printf_common+0x26>
 80046ee:	3301      	adds	r3, #1
 80046f0:	6033      	str	r3, [r6, #0]
 80046f2:	6823      	ldr	r3, [r4, #0]
 80046f4:	0699      	lsls	r1, r3, #26
 80046f6:	bf42      	ittt	mi
 80046f8:	6833      	ldrmi	r3, [r6, #0]
 80046fa:	3302      	addmi	r3, #2
 80046fc:	6033      	strmi	r3, [r6, #0]
 80046fe:	6825      	ldr	r5, [r4, #0]
 8004700:	f015 0506 	ands.w	r5, r5, #6
 8004704:	d106      	bne.n	8004714 <_printf_common+0x48>
 8004706:	f104 0a19 	add.w	sl, r4, #25
 800470a:	68e3      	ldr	r3, [r4, #12]
 800470c:	6832      	ldr	r2, [r6, #0]
 800470e:	1a9b      	subs	r3, r3, r2
 8004710:	42ab      	cmp	r3, r5
 8004712:	dc26      	bgt.n	8004762 <_printf_common+0x96>
 8004714:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004718:	1e13      	subs	r3, r2, #0
 800471a:	6822      	ldr	r2, [r4, #0]
 800471c:	bf18      	it	ne
 800471e:	2301      	movne	r3, #1
 8004720:	0692      	lsls	r2, r2, #26
 8004722:	d42b      	bmi.n	800477c <_printf_common+0xb0>
 8004724:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004728:	4649      	mov	r1, r9
 800472a:	4638      	mov	r0, r7
 800472c:	47c0      	blx	r8
 800472e:	3001      	adds	r0, #1
 8004730:	d01e      	beq.n	8004770 <_printf_common+0xa4>
 8004732:	6823      	ldr	r3, [r4, #0]
 8004734:	68e5      	ldr	r5, [r4, #12]
 8004736:	6832      	ldr	r2, [r6, #0]
 8004738:	f003 0306 	and.w	r3, r3, #6
 800473c:	2b04      	cmp	r3, #4
 800473e:	bf08      	it	eq
 8004740:	1aad      	subeq	r5, r5, r2
 8004742:	68a3      	ldr	r3, [r4, #8]
 8004744:	6922      	ldr	r2, [r4, #16]
 8004746:	bf0c      	ite	eq
 8004748:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800474c:	2500      	movne	r5, #0
 800474e:	4293      	cmp	r3, r2
 8004750:	bfc4      	itt	gt
 8004752:	1a9b      	subgt	r3, r3, r2
 8004754:	18ed      	addgt	r5, r5, r3
 8004756:	2600      	movs	r6, #0
 8004758:	341a      	adds	r4, #26
 800475a:	42b5      	cmp	r5, r6
 800475c:	d11a      	bne.n	8004794 <_printf_common+0xc8>
 800475e:	2000      	movs	r0, #0
 8004760:	e008      	b.n	8004774 <_printf_common+0xa8>
 8004762:	2301      	movs	r3, #1
 8004764:	4652      	mov	r2, sl
 8004766:	4649      	mov	r1, r9
 8004768:	4638      	mov	r0, r7
 800476a:	47c0      	blx	r8
 800476c:	3001      	adds	r0, #1
 800476e:	d103      	bne.n	8004778 <_printf_common+0xac>
 8004770:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004774:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004778:	3501      	adds	r5, #1
 800477a:	e7c6      	b.n	800470a <_printf_common+0x3e>
 800477c:	18e1      	adds	r1, r4, r3
 800477e:	1c5a      	adds	r2, r3, #1
 8004780:	2030      	movs	r0, #48	; 0x30
 8004782:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004786:	4422      	add	r2, r4
 8004788:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 800478c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004790:	3302      	adds	r3, #2
 8004792:	e7c7      	b.n	8004724 <_printf_common+0x58>
 8004794:	2301      	movs	r3, #1
 8004796:	4622      	mov	r2, r4
 8004798:	4649      	mov	r1, r9
 800479a:	4638      	mov	r0, r7
 800479c:	47c0      	blx	r8
 800479e:	3001      	adds	r0, #1
 80047a0:	d0e6      	beq.n	8004770 <_printf_common+0xa4>
 80047a2:	3601      	adds	r6, #1
 80047a4:	e7d9      	b.n	800475a <_printf_common+0x8e>
	...

080047a8 <_printf_i>:
 80047a8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80047ac:	7e0f      	ldrb	r7, [r1, #24]
 80047ae:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80047b0:	2f78      	cmp	r7, #120	; 0x78
 80047b2:	4691      	mov	r9, r2
 80047b4:	4680      	mov	r8, r0
 80047b6:	460c      	mov	r4, r1
 80047b8:	469a      	mov	sl, r3
 80047ba:	f101 0243 	add.w	r2, r1, #67	; 0x43
 80047be:	d807      	bhi.n	80047d0 <_printf_i+0x28>
 80047c0:	2f62      	cmp	r7, #98	; 0x62
 80047c2:	d80a      	bhi.n	80047da <_printf_i+0x32>
 80047c4:	2f00      	cmp	r7, #0
 80047c6:	f000 80d8 	beq.w	800497a <_printf_i+0x1d2>
 80047ca:	2f58      	cmp	r7, #88	; 0x58
 80047cc:	f000 80a3 	beq.w	8004916 <_printf_i+0x16e>
 80047d0:	f104 0542 	add.w	r5, r4, #66	; 0x42
 80047d4:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 80047d8:	e03a      	b.n	8004850 <_printf_i+0xa8>
 80047da:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 80047de:	2b15      	cmp	r3, #21
 80047e0:	d8f6      	bhi.n	80047d0 <_printf_i+0x28>
 80047e2:	a101      	add	r1, pc, #4	; (adr r1, 80047e8 <_printf_i+0x40>)
 80047e4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 80047e8:	08004841 	.word	0x08004841
 80047ec:	08004855 	.word	0x08004855
 80047f0:	080047d1 	.word	0x080047d1
 80047f4:	080047d1 	.word	0x080047d1
 80047f8:	080047d1 	.word	0x080047d1
 80047fc:	080047d1 	.word	0x080047d1
 8004800:	08004855 	.word	0x08004855
 8004804:	080047d1 	.word	0x080047d1
 8004808:	080047d1 	.word	0x080047d1
 800480c:	080047d1 	.word	0x080047d1
 8004810:	080047d1 	.word	0x080047d1
 8004814:	08004961 	.word	0x08004961
 8004818:	08004885 	.word	0x08004885
 800481c:	08004943 	.word	0x08004943
 8004820:	080047d1 	.word	0x080047d1
 8004824:	080047d1 	.word	0x080047d1
 8004828:	08004983 	.word	0x08004983
 800482c:	080047d1 	.word	0x080047d1
 8004830:	08004885 	.word	0x08004885
 8004834:	080047d1 	.word	0x080047d1
 8004838:	080047d1 	.word	0x080047d1
 800483c:	0800494b 	.word	0x0800494b
 8004840:	682b      	ldr	r3, [r5, #0]
 8004842:	1d1a      	adds	r2, r3, #4
 8004844:	681b      	ldr	r3, [r3, #0]
 8004846:	602a      	str	r2, [r5, #0]
 8004848:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800484c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8004850:	2301      	movs	r3, #1
 8004852:	e0a3      	b.n	800499c <_printf_i+0x1f4>
 8004854:	6820      	ldr	r0, [r4, #0]
 8004856:	6829      	ldr	r1, [r5, #0]
 8004858:	0606      	lsls	r6, r0, #24
 800485a:	f101 0304 	add.w	r3, r1, #4
 800485e:	d50a      	bpl.n	8004876 <_printf_i+0xce>
 8004860:	680e      	ldr	r6, [r1, #0]
 8004862:	602b      	str	r3, [r5, #0]
 8004864:	2e00      	cmp	r6, #0
 8004866:	da03      	bge.n	8004870 <_printf_i+0xc8>
 8004868:	232d      	movs	r3, #45	; 0x2d
 800486a:	4276      	negs	r6, r6
 800486c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004870:	485e      	ldr	r0, [pc, #376]	; (80049ec <_printf_i+0x244>)
 8004872:	230a      	movs	r3, #10
 8004874:	e019      	b.n	80048aa <_printf_i+0x102>
 8004876:	680e      	ldr	r6, [r1, #0]
 8004878:	602b      	str	r3, [r5, #0]
 800487a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800487e:	bf18      	it	ne
 8004880:	b236      	sxthne	r6, r6
 8004882:	e7ef      	b.n	8004864 <_printf_i+0xbc>
 8004884:	682b      	ldr	r3, [r5, #0]
 8004886:	6820      	ldr	r0, [r4, #0]
 8004888:	1d19      	adds	r1, r3, #4
 800488a:	6029      	str	r1, [r5, #0]
 800488c:	0601      	lsls	r1, r0, #24
 800488e:	d501      	bpl.n	8004894 <_printf_i+0xec>
 8004890:	681e      	ldr	r6, [r3, #0]
 8004892:	e002      	b.n	800489a <_printf_i+0xf2>
 8004894:	0646      	lsls	r6, r0, #25
 8004896:	d5fb      	bpl.n	8004890 <_printf_i+0xe8>
 8004898:	881e      	ldrh	r6, [r3, #0]
 800489a:	4854      	ldr	r0, [pc, #336]	; (80049ec <_printf_i+0x244>)
 800489c:	2f6f      	cmp	r7, #111	; 0x6f
 800489e:	bf0c      	ite	eq
 80048a0:	2308      	moveq	r3, #8
 80048a2:	230a      	movne	r3, #10
 80048a4:	2100      	movs	r1, #0
 80048a6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80048aa:	6865      	ldr	r5, [r4, #4]
 80048ac:	60a5      	str	r5, [r4, #8]
 80048ae:	2d00      	cmp	r5, #0
 80048b0:	bfa2      	ittt	ge
 80048b2:	6821      	ldrge	r1, [r4, #0]
 80048b4:	f021 0104 	bicge.w	r1, r1, #4
 80048b8:	6021      	strge	r1, [r4, #0]
 80048ba:	b90e      	cbnz	r6, 80048c0 <_printf_i+0x118>
 80048bc:	2d00      	cmp	r5, #0
 80048be:	d04d      	beq.n	800495c <_printf_i+0x1b4>
 80048c0:	4615      	mov	r5, r2
 80048c2:	fbb6 f1f3 	udiv	r1, r6, r3
 80048c6:	fb03 6711 	mls	r7, r3, r1, r6
 80048ca:	5dc7      	ldrb	r7, [r0, r7]
 80048cc:	f805 7d01 	strb.w	r7, [r5, #-1]!
 80048d0:	4637      	mov	r7, r6
 80048d2:	42bb      	cmp	r3, r7
 80048d4:	460e      	mov	r6, r1
 80048d6:	d9f4      	bls.n	80048c2 <_printf_i+0x11a>
 80048d8:	2b08      	cmp	r3, #8
 80048da:	d10b      	bne.n	80048f4 <_printf_i+0x14c>
 80048dc:	6823      	ldr	r3, [r4, #0]
 80048de:	07de      	lsls	r6, r3, #31
 80048e0:	d508      	bpl.n	80048f4 <_printf_i+0x14c>
 80048e2:	6923      	ldr	r3, [r4, #16]
 80048e4:	6861      	ldr	r1, [r4, #4]
 80048e6:	4299      	cmp	r1, r3
 80048e8:	bfde      	ittt	le
 80048ea:	2330      	movle	r3, #48	; 0x30
 80048ec:	f805 3c01 	strble.w	r3, [r5, #-1]
 80048f0:	f105 35ff 	addle.w	r5, r5, #4294967295	; 0xffffffff
 80048f4:	1b52      	subs	r2, r2, r5
 80048f6:	6122      	str	r2, [r4, #16]
 80048f8:	f8cd a000 	str.w	sl, [sp]
 80048fc:	464b      	mov	r3, r9
 80048fe:	aa03      	add	r2, sp, #12
 8004900:	4621      	mov	r1, r4
 8004902:	4640      	mov	r0, r8
 8004904:	f7ff fee2 	bl	80046cc <_printf_common>
 8004908:	3001      	adds	r0, #1
 800490a:	d14c      	bne.n	80049a6 <_printf_i+0x1fe>
 800490c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8004910:	b004      	add	sp, #16
 8004912:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004916:	4835      	ldr	r0, [pc, #212]	; (80049ec <_printf_i+0x244>)
 8004918:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 800491c:	6829      	ldr	r1, [r5, #0]
 800491e:	6823      	ldr	r3, [r4, #0]
 8004920:	f851 6b04 	ldr.w	r6, [r1], #4
 8004924:	6029      	str	r1, [r5, #0]
 8004926:	061d      	lsls	r5, r3, #24
 8004928:	d514      	bpl.n	8004954 <_printf_i+0x1ac>
 800492a:	07df      	lsls	r7, r3, #31
 800492c:	bf44      	itt	mi
 800492e:	f043 0320 	orrmi.w	r3, r3, #32
 8004932:	6023      	strmi	r3, [r4, #0]
 8004934:	b91e      	cbnz	r6, 800493e <_printf_i+0x196>
 8004936:	6823      	ldr	r3, [r4, #0]
 8004938:	f023 0320 	bic.w	r3, r3, #32
 800493c:	6023      	str	r3, [r4, #0]
 800493e:	2310      	movs	r3, #16
 8004940:	e7b0      	b.n	80048a4 <_printf_i+0xfc>
 8004942:	6823      	ldr	r3, [r4, #0]
 8004944:	f043 0320 	orr.w	r3, r3, #32
 8004948:	6023      	str	r3, [r4, #0]
 800494a:	2378      	movs	r3, #120	; 0x78
 800494c:	4828      	ldr	r0, [pc, #160]	; (80049f0 <_printf_i+0x248>)
 800494e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8004952:	e7e3      	b.n	800491c <_printf_i+0x174>
 8004954:	0659      	lsls	r1, r3, #25
 8004956:	bf48      	it	mi
 8004958:	b2b6      	uxthmi	r6, r6
 800495a:	e7e6      	b.n	800492a <_printf_i+0x182>
 800495c:	4615      	mov	r5, r2
 800495e:	e7bb      	b.n	80048d8 <_printf_i+0x130>
 8004960:	682b      	ldr	r3, [r5, #0]
 8004962:	6826      	ldr	r6, [r4, #0]
 8004964:	6961      	ldr	r1, [r4, #20]
 8004966:	1d18      	adds	r0, r3, #4
 8004968:	6028      	str	r0, [r5, #0]
 800496a:	0635      	lsls	r5, r6, #24
 800496c:	681b      	ldr	r3, [r3, #0]
 800496e:	d501      	bpl.n	8004974 <_printf_i+0x1cc>
 8004970:	6019      	str	r1, [r3, #0]
 8004972:	e002      	b.n	800497a <_printf_i+0x1d2>
 8004974:	0670      	lsls	r0, r6, #25
 8004976:	d5fb      	bpl.n	8004970 <_printf_i+0x1c8>
 8004978:	8019      	strh	r1, [r3, #0]
 800497a:	2300      	movs	r3, #0
 800497c:	6123      	str	r3, [r4, #16]
 800497e:	4615      	mov	r5, r2
 8004980:	e7ba      	b.n	80048f8 <_printf_i+0x150>
 8004982:	682b      	ldr	r3, [r5, #0]
 8004984:	1d1a      	adds	r2, r3, #4
 8004986:	602a      	str	r2, [r5, #0]
 8004988:	681d      	ldr	r5, [r3, #0]
 800498a:	6862      	ldr	r2, [r4, #4]
 800498c:	2100      	movs	r1, #0
 800498e:	4628      	mov	r0, r5
 8004990:	f7fb fc2e 	bl	80001f0 <memchr>
 8004994:	b108      	cbz	r0, 800499a <_printf_i+0x1f2>
 8004996:	1b40      	subs	r0, r0, r5
 8004998:	6060      	str	r0, [r4, #4]
 800499a:	6863      	ldr	r3, [r4, #4]
 800499c:	6123      	str	r3, [r4, #16]
 800499e:	2300      	movs	r3, #0
 80049a0:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80049a4:	e7a8      	b.n	80048f8 <_printf_i+0x150>
 80049a6:	6923      	ldr	r3, [r4, #16]
 80049a8:	462a      	mov	r2, r5
 80049aa:	4649      	mov	r1, r9
 80049ac:	4640      	mov	r0, r8
 80049ae:	47d0      	blx	sl
 80049b0:	3001      	adds	r0, #1
 80049b2:	d0ab      	beq.n	800490c <_printf_i+0x164>
 80049b4:	6823      	ldr	r3, [r4, #0]
 80049b6:	079b      	lsls	r3, r3, #30
 80049b8:	d413      	bmi.n	80049e2 <_printf_i+0x23a>
 80049ba:	68e0      	ldr	r0, [r4, #12]
 80049bc:	9b03      	ldr	r3, [sp, #12]
 80049be:	4298      	cmp	r0, r3
 80049c0:	bfb8      	it	lt
 80049c2:	4618      	movlt	r0, r3
 80049c4:	e7a4      	b.n	8004910 <_printf_i+0x168>
 80049c6:	2301      	movs	r3, #1
 80049c8:	4632      	mov	r2, r6
 80049ca:	4649      	mov	r1, r9
 80049cc:	4640      	mov	r0, r8
 80049ce:	47d0      	blx	sl
 80049d0:	3001      	adds	r0, #1
 80049d2:	d09b      	beq.n	800490c <_printf_i+0x164>
 80049d4:	3501      	adds	r5, #1
 80049d6:	68e3      	ldr	r3, [r4, #12]
 80049d8:	9903      	ldr	r1, [sp, #12]
 80049da:	1a5b      	subs	r3, r3, r1
 80049dc:	42ab      	cmp	r3, r5
 80049de:	dcf2      	bgt.n	80049c6 <_printf_i+0x21e>
 80049e0:	e7eb      	b.n	80049ba <_printf_i+0x212>
 80049e2:	2500      	movs	r5, #0
 80049e4:	f104 0619 	add.w	r6, r4, #25
 80049e8:	e7f5      	b.n	80049d6 <_printf_i+0x22e>
 80049ea:	bf00      	nop
 80049ec:	08007326 	.word	0x08007326
 80049f0:	08007337 	.word	0x08007337

080049f4 <iprintf>:
 80049f4:	b40f      	push	{r0, r1, r2, r3}
 80049f6:	4b0a      	ldr	r3, [pc, #40]	; (8004a20 <iprintf+0x2c>)
 80049f8:	b513      	push	{r0, r1, r4, lr}
 80049fa:	681c      	ldr	r4, [r3, #0]
 80049fc:	b124      	cbz	r4, 8004a08 <iprintf+0x14>
 80049fe:	69a3      	ldr	r3, [r4, #24]
 8004a00:	b913      	cbnz	r3, 8004a08 <iprintf+0x14>
 8004a02:	4620      	mov	r0, r4
 8004a04:	f000 ff02 	bl	800580c <__sinit>
 8004a08:	ab05      	add	r3, sp, #20
 8004a0a:	9a04      	ldr	r2, [sp, #16]
 8004a0c:	68a1      	ldr	r1, [r4, #8]
 8004a0e:	9301      	str	r3, [sp, #4]
 8004a10:	4620      	mov	r0, r4
 8004a12:	f001 fdb7 	bl	8006584 <_vfiprintf_r>
 8004a16:	b002      	add	sp, #8
 8004a18:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8004a1c:	b004      	add	sp, #16
 8004a1e:	4770      	bx	lr
 8004a20:	20000004 	.word	0x20000004

08004a24 <_vsiprintf_r>:
 8004a24:	b500      	push	{lr}
 8004a26:	b09b      	sub	sp, #108	; 0x6c
 8004a28:	9100      	str	r1, [sp, #0]
 8004a2a:	9104      	str	r1, [sp, #16]
 8004a2c:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 8004a30:	9105      	str	r1, [sp, #20]
 8004a32:	9102      	str	r1, [sp, #8]
 8004a34:	4905      	ldr	r1, [pc, #20]	; (8004a4c <_vsiprintf_r+0x28>)
 8004a36:	9103      	str	r1, [sp, #12]
 8004a38:	4669      	mov	r1, sp
 8004a3a:	f001 fc79 	bl	8006330 <_svfiprintf_r>
 8004a3e:	9b00      	ldr	r3, [sp, #0]
 8004a40:	2200      	movs	r2, #0
 8004a42:	701a      	strb	r2, [r3, #0]
 8004a44:	b01b      	add	sp, #108	; 0x6c
 8004a46:	f85d fb04 	ldr.w	pc, [sp], #4
 8004a4a:	bf00      	nop
 8004a4c:	ffff0208 	.word	0xffff0208

08004a50 <vsiprintf>:
 8004a50:	4613      	mov	r3, r2
 8004a52:	460a      	mov	r2, r1
 8004a54:	4601      	mov	r1, r0
 8004a56:	4802      	ldr	r0, [pc, #8]	; (8004a60 <vsiprintf+0x10>)
 8004a58:	6800      	ldr	r0, [r0, #0]
 8004a5a:	f7ff bfe3 	b.w	8004a24 <_vsiprintf_r>
 8004a5e:	bf00      	nop
 8004a60:	20000004 	.word	0x20000004

08004a64 <quorem>:
 8004a64:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a68:	6903      	ldr	r3, [r0, #16]
 8004a6a:	690c      	ldr	r4, [r1, #16]
 8004a6c:	42a3      	cmp	r3, r4
 8004a6e:	4607      	mov	r7, r0
 8004a70:	f2c0 8081 	blt.w	8004b76 <quorem+0x112>
 8004a74:	3c01      	subs	r4, #1
 8004a76:	f101 0814 	add.w	r8, r1, #20
 8004a7a:	f100 0514 	add.w	r5, r0, #20
 8004a7e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004a82:	9301      	str	r3, [sp, #4]
 8004a84:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8004a88:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004a8c:	3301      	adds	r3, #1
 8004a8e:	429a      	cmp	r2, r3
 8004a90:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 8004a94:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 8004a98:	fbb2 f6f3 	udiv	r6, r2, r3
 8004a9c:	d331      	bcc.n	8004b02 <quorem+0x9e>
 8004a9e:	f04f 0e00 	mov.w	lr, #0
 8004aa2:	4640      	mov	r0, r8
 8004aa4:	46ac      	mov	ip, r5
 8004aa6:	46f2      	mov	sl, lr
 8004aa8:	f850 2b04 	ldr.w	r2, [r0], #4
 8004aac:	b293      	uxth	r3, r2
 8004aae:	fb06 e303 	mla	r3, r6, r3, lr
 8004ab2:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 8004ab6:	b29b      	uxth	r3, r3
 8004ab8:	ebaa 0303 	sub.w	r3, sl, r3
 8004abc:	f8dc a000 	ldr.w	sl, [ip]
 8004ac0:	0c12      	lsrs	r2, r2, #16
 8004ac2:	fa13 f38a 	uxtah	r3, r3, sl
 8004ac6:	fb06 e202 	mla	r2, r6, r2, lr
 8004aca:	9300      	str	r3, [sp, #0]
 8004acc:	9b00      	ldr	r3, [sp, #0]
 8004ace:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 8004ad2:	b292      	uxth	r2, r2
 8004ad4:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8004ad8:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004adc:	f8bd 3000 	ldrh.w	r3, [sp]
 8004ae0:	4581      	cmp	r9, r0
 8004ae2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004ae6:	f84c 3b04 	str.w	r3, [ip], #4
 8004aea:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8004aee:	d2db      	bcs.n	8004aa8 <quorem+0x44>
 8004af0:	f855 300b 	ldr.w	r3, [r5, fp]
 8004af4:	b92b      	cbnz	r3, 8004b02 <quorem+0x9e>
 8004af6:	9b01      	ldr	r3, [sp, #4]
 8004af8:	3b04      	subs	r3, #4
 8004afa:	429d      	cmp	r5, r3
 8004afc:	461a      	mov	r2, r3
 8004afe:	d32e      	bcc.n	8004b5e <quorem+0xfa>
 8004b00:	613c      	str	r4, [r7, #16]
 8004b02:	4638      	mov	r0, r7
 8004b04:	f001 f9c0 	bl	8005e88 <__mcmp>
 8004b08:	2800      	cmp	r0, #0
 8004b0a:	db24      	blt.n	8004b56 <quorem+0xf2>
 8004b0c:	3601      	adds	r6, #1
 8004b0e:	4628      	mov	r0, r5
 8004b10:	f04f 0c00 	mov.w	ip, #0
 8004b14:	f858 2b04 	ldr.w	r2, [r8], #4
 8004b18:	f8d0 e000 	ldr.w	lr, [r0]
 8004b1c:	b293      	uxth	r3, r2
 8004b1e:	ebac 0303 	sub.w	r3, ip, r3
 8004b22:	0c12      	lsrs	r2, r2, #16
 8004b24:	fa13 f38e 	uxtah	r3, r3, lr
 8004b28:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8004b2c:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8004b30:	b29b      	uxth	r3, r3
 8004b32:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8004b36:	45c1      	cmp	r9, r8
 8004b38:	f840 3b04 	str.w	r3, [r0], #4
 8004b3c:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8004b40:	d2e8      	bcs.n	8004b14 <quorem+0xb0>
 8004b42:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8004b46:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8004b4a:	b922      	cbnz	r2, 8004b56 <quorem+0xf2>
 8004b4c:	3b04      	subs	r3, #4
 8004b4e:	429d      	cmp	r5, r3
 8004b50:	461a      	mov	r2, r3
 8004b52:	d30a      	bcc.n	8004b6a <quorem+0x106>
 8004b54:	613c      	str	r4, [r7, #16]
 8004b56:	4630      	mov	r0, r6
 8004b58:	b003      	add	sp, #12
 8004b5a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004b5e:	6812      	ldr	r2, [r2, #0]
 8004b60:	3b04      	subs	r3, #4
 8004b62:	2a00      	cmp	r2, #0
 8004b64:	d1cc      	bne.n	8004b00 <quorem+0x9c>
 8004b66:	3c01      	subs	r4, #1
 8004b68:	e7c7      	b.n	8004afa <quorem+0x96>
 8004b6a:	6812      	ldr	r2, [r2, #0]
 8004b6c:	3b04      	subs	r3, #4
 8004b6e:	2a00      	cmp	r2, #0
 8004b70:	d1f0      	bne.n	8004b54 <quorem+0xf0>
 8004b72:	3c01      	subs	r4, #1
 8004b74:	e7eb      	b.n	8004b4e <quorem+0xea>
 8004b76:	2000      	movs	r0, #0
 8004b78:	e7ee      	b.n	8004b58 <quorem+0xf4>
 8004b7a:	0000      	movs	r0, r0
 8004b7c:	0000      	movs	r0, r0
	...

08004b80 <_dtoa_r>:
 8004b80:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004b84:	ed2d 8b04 	vpush	{d8-d9}
 8004b88:	ec57 6b10 	vmov	r6, r7, d0
 8004b8c:	b093      	sub	sp, #76	; 0x4c
 8004b8e:	6a45      	ldr	r5, [r0, #36]	; 0x24
 8004b90:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 8004b94:	9106      	str	r1, [sp, #24]
 8004b96:	ee10 aa10 	vmov	sl, s0
 8004b9a:	4604      	mov	r4, r0
 8004b9c:	9209      	str	r2, [sp, #36]	; 0x24
 8004b9e:	930c      	str	r3, [sp, #48]	; 0x30
 8004ba0:	46bb      	mov	fp, r7
 8004ba2:	b975      	cbnz	r5, 8004bc2 <_dtoa_r+0x42>
 8004ba4:	2010      	movs	r0, #16
 8004ba6:	f000 fed7 	bl	8005958 <malloc>
 8004baa:	4602      	mov	r2, r0
 8004bac:	6260      	str	r0, [r4, #36]	; 0x24
 8004bae:	b920      	cbnz	r0, 8004bba <_dtoa_r+0x3a>
 8004bb0:	4ba7      	ldr	r3, [pc, #668]	; (8004e50 <_dtoa_r+0x2d0>)
 8004bb2:	21ea      	movs	r1, #234	; 0xea
 8004bb4:	48a7      	ldr	r0, [pc, #668]	; (8004e54 <_dtoa_r+0x2d4>)
 8004bb6:	f001 ff3b 	bl	8006a30 <__assert_func>
 8004bba:	e9c0 5501 	strd	r5, r5, [r0, #4]
 8004bbe:	6005      	str	r5, [r0, #0]
 8004bc0:	60c5      	str	r5, [r0, #12]
 8004bc2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004bc4:	6819      	ldr	r1, [r3, #0]
 8004bc6:	b151      	cbz	r1, 8004bde <_dtoa_r+0x5e>
 8004bc8:	685a      	ldr	r2, [r3, #4]
 8004bca:	604a      	str	r2, [r1, #4]
 8004bcc:	2301      	movs	r3, #1
 8004bce:	4093      	lsls	r3, r2
 8004bd0:	608b      	str	r3, [r1, #8]
 8004bd2:	4620      	mov	r0, r4
 8004bd4:	f000 ff16 	bl	8005a04 <_Bfree>
 8004bd8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004bda:	2200      	movs	r2, #0
 8004bdc:	601a      	str	r2, [r3, #0]
 8004bde:	1e3b      	subs	r3, r7, #0
 8004be0:	bfaa      	itet	ge
 8004be2:	2300      	movge	r3, #0
 8004be4:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8004be8:	f8c8 3000 	strge.w	r3, [r8]
 8004bec:	4b9a      	ldr	r3, [pc, #616]	; (8004e58 <_dtoa_r+0x2d8>)
 8004bee:	bfbc      	itt	lt
 8004bf0:	2201      	movlt	r2, #1
 8004bf2:	f8c8 2000 	strlt.w	r2, [r8]
 8004bf6:	ea33 030b 	bics.w	r3, r3, fp
 8004bfa:	d11b      	bne.n	8004c34 <_dtoa_r+0xb4>
 8004bfc:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004bfe:	f242 730f 	movw	r3, #9999	; 0x270f
 8004c02:	6013      	str	r3, [r2, #0]
 8004c04:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8004c08:	4333      	orrs	r3, r6
 8004c0a:	f000 8592 	beq.w	8005732 <_dtoa_r+0xbb2>
 8004c0e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c10:	b963      	cbnz	r3, 8004c2c <_dtoa_r+0xac>
 8004c12:	4b92      	ldr	r3, [pc, #584]	; (8004e5c <_dtoa_r+0x2dc>)
 8004c14:	e022      	b.n	8004c5c <_dtoa_r+0xdc>
 8004c16:	4b92      	ldr	r3, [pc, #584]	; (8004e60 <_dtoa_r+0x2e0>)
 8004c18:	9301      	str	r3, [sp, #4]
 8004c1a:	3308      	adds	r3, #8
 8004c1c:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8004c1e:	6013      	str	r3, [r2, #0]
 8004c20:	9801      	ldr	r0, [sp, #4]
 8004c22:	b013      	add	sp, #76	; 0x4c
 8004c24:	ecbd 8b04 	vpop	{d8-d9}
 8004c28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004c2c:	4b8b      	ldr	r3, [pc, #556]	; (8004e5c <_dtoa_r+0x2dc>)
 8004c2e:	9301      	str	r3, [sp, #4]
 8004c30:	3303      	adds	r3, #3
 8004c32:	e7f3      	b.n	8004c1c <_dtoa_r+0x9c>
 8004c34:	2200      	movs	r2, #0
 8004c36:	2300      	movs	r3, #0
 8004c38:	4650      	mov	r0, sl
 8004c3a:	4659      	mov	r1, fp
 8004c3c:	f7fb ff4c 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c40:	ec4b ab19 	vmov	d9, sl, fp
 8004c44:	4680      	mov	r8, r0
 8004c46:	b158      	cbz	r0, 8004c60 <_dtoa_r+0xe0>
 8004c48:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	6013      	str	r3, [r2, #0]
 8004c4e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8004c50:	2b00      	cmp	r3, #0
 8004c52:	f000 856b 	beq.w	800572c <_dtoa_r+0xbac>
 8004c56:	4883      	ldr	r0, [pc, #524]	; (8004e64 <_dtoa_r+0x2e4>)
 8004c58:	6018      	str	r0, [r3, #0]
 8004c5a:	1e43      	subs	r3, r0, #1
 8004c5c:	9301      	str	r3, [sp, #4]
 8004c5e:	e7df      	b.n	8004c20 <_dtoa_r+0xa0>
 8004c60:	ec4b ab10 	vmov	d0, sl, fp
 8004c64:	aa10      	add	r2, sp, #64	; 0x40
 8004c66:	a911      	add	r1, sp, #68	; 0x44
 8004c68:	4620      	mov	r0, r4
 8004c6a:	f001 f9b3 	bl	8005fd4 <__d2b>
 8004c6e:	f3cb 550a 	ubfx	r5, fp, #20, #11
 8004c72:	ee08 0a10 	vmov	s16, r0
 8004c76:	2d00      	cmp	r5, #0
 8004c78:	f000 8084 	beq.w	8004d84 <_dtoa_r+0x204>
 8004c7c:	ee19 3a90 	vmov	r3, s19
 8004c80:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8004c84:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 8004c88:	4656      	mov	r6, sl
 8004c8a:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 8004c8e:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 8004c92:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 8004c96:	4b74      	ldr	r3, [pc, #464]	; (8004e68 <_dtoa_r+0x2e8>)
 8004c98:	2200      	movs	r2, #0
 8004c9a:	4630      	mov	r0, r6
 8004c9c:	4639      	mov	r1, r7
 8004c9e:	f7fb fafb 	bl	8000298 <__aeabi_dsub>
 8004ca2:	a365      	add	r3, pc, #404	; (adr r3, 8004e38 <_dtoa_r+0x2b8>)
 8004ca4:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004ca8:	f7fb fcae 	bl	8000608 <__aeabi_dmul>
 8004cac:	a364      	add	r3, pc, #400	; (adr r3, 8004e40 <_dtoa_r+0x2c0>)
 8004cae:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cb2:	f7fb faf3 	bl	800029c <__adddf3>
 8004cb6:	4606      	mov	r6, r0
 8004cb8:	4628      	mov	r0, r5
 8004cba:	460f      	mov	r7, r1
 8004cbc:	f7fb fc3a 	bl	8000534 <__aeabi_i2d>
 8004cc0:	a361      	add	r3, pc, #388	; (adr r3, 8004e48 <_dtoa_r+0x2c8>)
 8004cc2:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004cc6:	f7fb fc9f 	bl	8000608 <__aeabi_dmul>
 8004cca:	4602      	mov	r2, r0
 8004ccc:	460b      	mov	r3, r1
 8004cce:	4630      	mov	r0, r6
 8004cd0:	4639      	mov	r1, r7
 8004cd2:	f7fb fae3 	bl	800029c <__adddf3>
 8004cd6:	4606      	mov	r6, r0
 8004cd8:	460f      	mov	r7, r1
 8004cda:	f7fb ff45 	bl	8000b68 <__aeabi_d2iz>
 8004cde:	2200      	movs	r2, #0
 8004ce0:	9000      	str	r0, [sp, #0]
 8004ce2:	2300      	movs	r3, #0
 8004ce4:	4630      	mov	r0, r6
 8004ce6:	4639      	mov	r1, r7
 8004ce8:	f7fb ff00 	bl	8000aec <__aeabi_dcmplt>
 8004cec:	b150      	cbz	r0, 8004d04 <_dtoa_r+0x184>
 8004cee:	9800      	ldr	r0, [sp, #0]
 8004cf0:	f7fb fc20 	bl	8000534 <__aeabi_i2d>
 8004cf4:	4632      	mov	r2, r6
 8004cf6:	463b      	mov	r3, r7
 8004cf8:	f7fb feee 	bl	8000ad8 <__aeabi_dcmpeq>
 8004cfc:	b910      	cbnz	r0, 8004d04 <_dtoa_r+0x184>
 8004cfe:	9b00      	ldr	r3, [sp, #0]
 8004d00:	3b01      	subs	r3, #1
 8004d02:	9300      	str	r3, [sp, #0]
 8004d04:	9b00      	ldr	r3, [sp, #0]
 8004d06:	2b16      	cmp	r3, #22
 8004d08:	d85a      	bhi.n	8004dc0 <_dtoa_r+0x240>
 8004d0a:	9a00      	ldr	r2, [sp, #0]
 8004d0c:	4b57      	ldr	r3, [pc, #348]	; (8004e6c <_dtoa_r+0x2ec>)
 8004d0e:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004d12:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004d16:	ec51 0b19 	vmov	r0, r1, d9
 8004d1a:	f7fb fee7 	bl	8000aec <__aeabi_dcmplt>
 8004d1e:	2800      	cmp	r0, #0
 8004d20:	d050      	beq.n	8004dc4 <_dtoa_r+0x244>
 8004d22:	9b00      	ldr	r3, [sp, #0]
 8004d24:	3b01      	subs	r3, #1
 8004d26:	9300      	str	r3, [sp, #0]
 8004d28:	2300      	movs	r3, #0
 8004d2a:	930b      	str	r3, [sp, #44]	; 0x2c
 8004d2c:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8004d2e:	1b5d      	subs	r5, r3, r5
 8004d30:	1e6b      	subs	r3, r5, #1
 8004d32:	9305      	str	r3, [sp, #20]
 8004d34:	bf45      	ittet	mi
 8004d36:	f1c5 0301 	rsbmi	r3, r5, #1
 8004d3a:	9304      	strmi	r3, [sp, #16]
 8004d3c:	2300      	movpl	r3, #0
 8004d3e:	2300      	movmi	r3, #0
 8004d40:	bf4c      	ite	mi
 8004d42:	9305      	strmi	r3, [sp, #20]
 8004d44:	9304      	strpl	r3, [sp, #16]
 8004d46:	9b00      	ldr	r3, [sp, #0]
 8004d48:	2b00      	cmp	r3, #0
 8004d4a:	db3d      	blt.n	8004dc8 <_dtoa_r+0x248>
 8004d4c:	9b05      	ldr	r3, [sp, #20]
 8004d4e:	9a00      	ldr	r2, [sp, #0]
 8004d50:	920a      	str	r2, [sp, #40]	; 0x28
 8004d52:	4413      	add	r3, r2
 8004d54:	9305      	str	r3, [sp, #20]
 8004d56:	2300      	movs	r3, #0
 8004d58:	9307      	str	r3, [sp, #28]
 8004d5a:	9b06      	ldr	r3, [sp, #24]
 8004d5c:	2b09      	cmp	r3, #9
 8004d5e:	f200 8089 	bhi.w	8004e74 <_dtoa_r+0x2f4>
 8004d62:	2b05      	cmp	r3, #5
 8004d64:	bfc4      	itt	gt
 8004d66:	3b04      	subgt	r3, #4
 8004d68:	9306      	strgt	r3, [sp, #24]
 8004d6a:	9b06      	ldr	r3, [sp, #24]
 8004d6c:	f1a3 0302 	sub.w	r3, r3, #2
 8004d70:	bfcc      	ite	gt
 8004d72:	2500      	movgt	r5, #0
 8004d74:	2501      	movle	r5, #1
 8004d76:	2b03      	cmp	r3, #3
 8004d78:	f200 8087 	bhi.w	8004e8a <_dtoa_r+0x30a>
 8004d7c:	e8df f003 	tbb	[pc, r3]
 8004d80:	59383a2d 	.word	0x59383a2d
 8004d84:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 8004d88:	441d      	add	r5, r3
 8004d8a:	f205 4332 	addw	r3, r5, #1074	; 0x432
 8004d8e:	2b20      	cmp	r3, #32
 8004d90:	bfc1      	itttt	gt
 8004d92:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 8004d96:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 8004d9a:	fa0b f303 	lslgt.w	r3, fp, r3
 8004d9e:	fa26 f000 	lsrgt.w	r0, r6, r0
 8004da2:	bfda      	itte	le
 8004da4:	f1c3 0320 	rsble	r3, r3, #32
 8004da8:	fa06 f003 	lslle.w	r0, r6, r3
 8004dac:	4318      	orrgt	r0, r3
 8004dae:	f7fb fbb1 	bl	8000514 <__aeabi_ui2d>
 8004db2:	2301      	movs	r3, #1
 8004db4:	4606      	mov	r6, r0
 8004db6:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 8004dba:	3d01      	subs	r5, #1
 8004dbc:	930e      	str	r3, [sp, #56]	; 0x38
 8004dbe:	e76a      	b.n	8004c96 <_dtoa_r+0x116>
 8004dc0:	2301      	movs	r3, #1
 8004dc2:	e7b2      	b.n	8004d2a <_dtoa_r+0x1aa>
 8004dc4:	900b      	str	r0, [sp, #44]	; 0x2c
 8004dc6:	e7b1      	b.n	8004d2c <_dtoa_r+0x1ac>
 8004dc8:	9b04      	ldr	r3, [sp, #16]
 8004dca:	9a00      	ldr	r2, [sp, #0]
 8004dcc:	1a9b      	subs	r3, r3, r2
 8004dce:	9304      	str	r3, [sp, #16]
 8004dd0:	4253      	negs	r3, r2
 8004dd2:	9307      	str	r3, [sp, #28]
 8004dd4:	2300      	movs	r3, #0
 8004dd6:	930a      	str	r3, [sp, #40]	; 0x28
 8004dd8:	e7bf      	b.n	8004d5a <_dtoa_r+0x1da>
 8004dda:	2300      	movs	r3, #0
 8004ddc:	9308      	str	r3, [sp, #32]
 8004dde:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004de0:	2b00      	cmp	r3, #0
 8004de2:	dc55      	bgt.n	8004e90 <_dtoa_r+0x310>
 8004de4:	2301      	movs	r3, #1
 8004de6:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004dea:	461a      	mov	r2, r3
 8004dec:	9209      	str	r2, [sp, #36]	; 0x24
 8004dee:	e00c      	b.n	8004e0a <_dtoa_r+0x28a>
 8004df0:	2301      	movs	r3, #1
 8004df2:	e7f3      	b.n	8004ddc <_dtoa_r+0x25c>
 8004df4:	2300      	movs	r3, #0
 8004df6:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8004df8:	9308      	str	r3, [sp, #32]
 8004dfa:	9b00      	ldr	r3, [sp, #0]
 8004dfc:	4413      	add	r3, r2
 8004dfe:	9302      	str	r3, [sp, #8]
 8004e00:	3301      	adds	r3, #1
 8004e02:	2b01      	cmp	r3, #1
 8004e04:	9303      	str	r3, [sp, #12]
 8004e06:	bfb8      	it	lt
 8004e08:	2301      	movlt	r3, #1
 8004e0a:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8004e0c:	2200      	movs	r2, #0
 8004e0e:	6042      	str	r2, [r0, #4]
 8004e10:	2204      	movs	r2, #4
 8004e12:	f102 0614 	add.w	r6, r2, #20
 8004e16:	429e      	cmp	r6, r3
 8004e18:	6841      	ldr	r1, [r0, #4]
 8004e1a:	d93d      	bls.n	8004e98 <_dtoa_r+0x318>
 8004e1c:	4620      	mov	r0, r4
 8004e1e:	f000 fdb1 	bl	8005984 <_Balloc>
 8004e22:	9001      	str	r0, [sp, #4]
 8004e24:	2800      	cmp	r0, #0
 8004e26:	d13b      	bne.n	8004ea0 <_dtoa_r+0x320>
 8004e28:	4b11      	ldr	r3, [pc, #68]	; (8004e70 <_dtoa_r+0x2f0>)
 8004e2a:	4602      	mov	r2, r0
 8004e2c:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8004e30:	e6c0      	b.n	8004bb4 <_dtoa_r+0x34>
 8004e32:	2301      	movs	r3, #1
 8004e34:	e7df      	b.n	8004df6 <_dtoa_r+0x276>
 8004e36:	bf00      	nop
 8004e38:	636f4361 	.word	0x636f4361
 8004e3c:	3fd287a7 	.word	0x3fd287a7
 8004e40:	8b60c8b3 	.word	0x8b60c8b3
 8004e44:	3fc68a28 	.word	0x3fc68a28
 8004e48:	509f79fb 	.word	0x509f79fb
 8004e4c:	3fd34413 	.word	0x3fd34413
 8004e50:	08007355 	.word	0x08007355
 8004e54:	0800736c 	.word	0x0800736c
 8004e58:	7ff00000 	.word	0x7ff00000
 8004e5c:	08007351 	.word	0x08007351
 8004e60:	08007348 	.word	0x08007348
 8004e64:	08007325 	.word	0x08007325
 8004e68:	3ff80000 	.word	0x3ff80000
 8004e6c:	080074c0 	.word	0x080074c0
 8004e70:	080073c7 	.word	0x080073c7
 8004e74:	2501      	movs	r5, #1
 8004e76:	2300      	movs	r3, #0
 8004e78:	9306      	str	r3, [sp, #24]
 8004e7a:	9508      	str	r5, [sp, #32]
 8004e7c:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
 8004e80:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004e84:	2200      	movs	r2, #0
 8004e86:	2312      	movs	r3, #18
 8004e88:	e7b0      	b.n	8004dec <_dtoa_r+0x26c>
 8004e8a:	2301      	movs	r3, #1
 8004e8c:	9308      	str	r3, [sp, #32]
 8004e8e:	e7f5      	b.n	8004e7c <_dtoa_r+0x2fc>
 8004e90:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004e92:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8004e96:	e7b8      	b.n	8004e0a <_dtoa_r+0x28a>
 8004e98:	3101      	adds	r1, #1
 8004e9a:	6041      	str	r1, [r0, #4]
 8004e9c:	0052      	lsls	r2, r2, #1
 8004e9e:	e7b8      	b.n	8004e12 <_dtoa_r+0x292>
 8004ea0:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8004ea2:	9a01      	ldr	r2, [sp, #4]
 8004ea4:	601a      	str	r2, [r3, #0]
 8004ea6:	9b03      	ldr	r3, [sp, #12]
 8004ea8:	2b0e      	cmp	r3, #14
 8004eaa:	f200 809d 	bhi.w	8004fe8 <_dtoa_r+0x468>
 8004eae:	2d00      	cmp	r5, #0
 8004eb0:	f000 809a 	beq.w	8004fe8 <_dtoa_r+0x468>
 8004eb4:	9b00      	ldr	r3, [sp, #0]
 8004eb6:	2b00      	cmp	r3, #0
 8004eb8:	dd32      	ble.n	8004f20 <_dtoa_r+0x3a0>
 8004eba:	4ab7      	ldr	r2, [pc, #732]	; (8005198 <_dtoa_r+0x618>)
 8004ebc:	f003 030f 	and.w	r3, r3, #15
 8004ec0:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 8004ec4:	e9d3 8900 	ldrd	r8, r9, [r3]
 8004ec8:	9b00      	ldr	r3, [sp, #0]
 8004eca:	05d8      	lsls	r0, r3, #23
 8004ecc:	ea4f 1723 	mov.w	r7, r3, asr #4
 8004ed0:	d516      	bpl.n	8004f00 <_dtoa_r+0x380>
 8004ed2:	4bb2      	ldr	r3, [pc, #712]	; (800519c <_dtoa_r+0x61c>)
 8004ed4:	ec51 0b19 	vmov	r0, r1, d9
 8004ed8:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8004edc:	f7fb fcbe 	bl	800085c <__aeabi_ddiv>
 8004ee0:	f007 070f 	and.w	r7, r7, #15
 8004ee4:	4682      	mov	sl, r0
 8004ee6:	468b      	mov	fp, r1
 8004ee8:	2503      	movs	r5, #3
 8004eea:	4eac      	ldr	r6, [pc, #688]	; (800519c <_dtoa_r+0x61c>)
 8004eec:	b957      	cbnz	r7, 8004f04 <_dtoa_r+0x384>
 8004eee:	4642      	mov	r2, r8
 8004ef0:	464b      	mov	r3, r9
 8004ef2:	4650      	mov	r0, sl
 8004ef4:	4659      	mov	r1, fp
 8004ef6:	f7fb fcb1 	bl	800085c <__aeabi_ddiv>
 8004efa:	4682      	mov	sl, r0
 8004efc:	468b      	mov	fp, r1
 8004efe:	e028      	b.n	8004f52 <_dtoa_r+0x3d2>
 8004f00:	2502      	movs	r5, #2
 8004f02:	e7f2      	b.n	8004eea <_dtoa_r+0x36a>
 8004f04:	07f9      	lsls	r1, r7, #31
 8004f06:	d508      	bpl.n	8004f1a <_dtoa_r+0x39a>
 8004f08:	4640      	mov	r0, r8
 8004f0a:	4649      	mov	r1, r9
 8004f0c:	e9d6 2300 	ldrd	r2, r3, [r6]
 8004f10:	f7fb fb7a 	bl	8000608 <__aeabi_dmul>
 8004f14:	3501      	adds	r5, #1
 8004f16:	4680      	mov	r8, r0
 8004f18:	4689      	mov	r9, r1
 8004f1a:	107f      	asrs	r7, r7, #1
 8004f1c:	3608      	adds	r6, #8
 8004f1e:	e7e5      	b.n	8004eec <_dtoa_r+0x36c>
 8004f20:	f000 809b 	beq.w	800505a <_dtoa_r+0x4da>
 8004f24:	9b00      	ldr	r3, [sp, #0]
 8004f26:	4f9d      	ldr	r7, [pc, #628]	; (800519c <_dtoa_r+0x61c>)
 8004f28:	425e      	negs	r6, r3
 8004f2a:	4b9b      	ldr	r3, [pc, #620]	; (8005198 <_dtoa_r+0x618>)
 8004f2c:	f006 020f 	and.w	r2, r6, #15
 8004f30:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004f34:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004f38:	ec51 0b19 	vmov	r0, r1, d9
 8004f3c:	f7fb fb64 	bl	8000608 <__aeabi_dmul>
 8004f40:	1136      	asrs	r6, r6, #4
 8004f42:	4682      	mov	sl, r0
 8004f44:	468b      	mov	fp, r1
 8004f46:	2300      	movs	r3, #0
 8004f48:	2502      	movs	r5, #2
 8004f4a:	2e00      	cmp	r6, #0
 8004f4c:	d17a      	bne.n	8005044 <_dtoa_r+0x4c4>
 8004f4e:	2b00      	cmp	r3, #0
 8004f50:	d1d3      	bne.n	8004efa <_dtoa_r+0x37a>
 8004f52:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004f54:	2b00      	cmp	r3, #0
 8004f56:	f000 8082 	beq.w	800505e <_dtoa_r+0x4de>
 8004f5a:	4b91      	ldr	r3, [pc, #580]	; (80051a0 <_dtoa_r+0x620>)
 8004f5c:	2200      	movs	r2, #0
 8004f5e:	4650      	mov	r0, sl
 8004f60:	4659      	mov	r1, fp
 8004f62:	f7fb fdc3 	bl	8000aec <__aeabi_dcmplt>
 8004f66:	2800      	cmp	r0, #0
 8004f68:	d079      	beq.n	800505e <_dtoa_r+0x4de>
 8004f6a:	9b03      	ldr	r3, [sp, #12]
 8004f6c:	2b00      	cmp	r3, #0
 8004f6e:	d076      	beq.n	800505e <_dtoa_r+0x4de>
 8004f70:	9b02      	ldr	r3, [sp, #8]
 8004f72:	2b00      	cmp	r3, #0
 8004f74:	dd36      	ble.n	8004fe4 <_dtoa_r+0x464>
 8004f76:	9b00      	ldr	r3, [sp, #0]
 8004f78:	4650      	mov	r0, sl
 8004f7a:	4659      	mov	r1, fp
 8004f7c:	1e5f      	subs	r7, r3, #1
 8004f7e:	2200      	movs	r2, #0
 8004f80:	4b88      	ldr	r3, [pc, #544]	; (80051a4 <_dtoa_r+0x624>)
 8004f82:	f7fb fb41 	bl	8000608 <__aeabi_dmul>
 8004f86:	9e02      	ldr	r6, [sp, #8]
 8004f88:	4682      	mov	sl, r0
 8004f8a:	468b      	mov	fp, r1
 8004f8c:	3501      	adds	r5, #1
 8004f8e:	4628      	mov	r0, r5
 8004f90:	f7fb fad0 	bl	8000534 <__aeabi_i2d>
 8004f94:	4652      	mov	r2, sl
 8004f96:	465b      	mov	r3, fp
 8004f98:	f7fb fb36 	bl	8000608 <__aeabi_dmul>
 8004f9c:	4b82      	ldr	r3, [pc, #520]	; (80051a8 <_dtoa_r+0x628>)
 8004f9e:	2200      	movs	r2, #0
 8004fa0:	f7fb f97c 	bl	800029c <__adddf3>
 8004fa4:	46d0      	mov	r8, sl
 8004fa6:	46d9      	mov	r9, fp
 8004fa8:	4682      	mov	sl, r0
 8004faa:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 8004fae:	2e00      	cmp	r6, #0
 8004fb0:	d158      	bne.n	8005064 <_dtoa_r+0x4e4>
 8004fb2:	4b7e      	ldr	r3, [pc, #504]	; (80051ac <_dtoa_r+0x62c>)
 8004fb4:	2200      	movs	r2, #0
 8004fb6:	4640      	mov	r0, r8
 8004fb8:	4649      	mov	r1, r9
 8004fba:	f7fb f96d 	bl	8000298 <__aeabi_dsub>
 8004fbe:	4652      	mov	r2, sl
 8004fc0:	465b      	mov	r3, fp
 8004fc2:	4680      	mov	r8, r0
 8004fc4:	4689      	mov	r9, r1
 8004fc6:	f7fb fdaf 	bl	8000b28 <__aeabi_dcmpgt>
 8004fca:	2800      	cmp	r0, #0
 8004fcc:	f040 8295 	bne.w	80054fa <_dtoa_r+0x97a>
 8004fd0:	4652      	mov	r2, sl
 8004fd2:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8004fd6:	4640      	mov	r0, r8
 8004fd8:	4649      	mov	r1, r9
 8004fda:	f7fb fd87 	bl	8000aec <__aeabi_dcmplt>
 8004fde:	2800      	cmp	r0, #0
 8004fe0:	f040 8289 	bne.w	80054f6 <_dtoa_r+0x976>
 8004fe4:	ec5b ab19 	vmov	sl, fp, d9
 8004fe8:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8004fea:	2b00      	cmp	r3, #0
 8004fec:	f2c0 8148 	blt.w	8005280 <_dtoa_r+0x700>
 8004ff0:	9a00      	ldr	r2, [sp, #0]
 8004ff2:	2a0e      	cmp	r2, #14
 8004ff4:	f300 8144 	bgt.w	8005280 <_dtoa_r+0x700>
 8004ff8:	4b67      	ldr	r3, [pc, #412]	; (8005198 <_dtoa_r+0x618>)
 8004ffa:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8004ffe:	e9d3 8900 	ldrd	r8, r9, [r3]
 8005002:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8005004:	2b00      	cmp	r3, #0
 8005006:	f280 80d5 	bge.w	80051b4 <_dtoa_r+0x634>
 800500a:	9b03      	ldr	r3, [sp, #12]
 800500c:	2b00      	cmp	r3, #0
 800500e:	f300 80d1 	bgt.w	80051b4 <_dtoa_r+0x634>
 8005012:	f040 826f 	bne.w	80054f4 <_dtoa_r+0x974>
 8005016:	4b65      	ldr	r3, [pc, #404]	; (80051ac <_dtoa_r+0x62c>)
 8005018:	2200      	movs	r2, #0
 800501a:	4640      	mov	r0, r8
 800501c:	4649      	mov	r1, r9
 800501e:	f7fb faf3 	bl	8000608 <__aeabi_dmul>
 8005022:	4652      	mov	r2, sl
 8005024:	465b      	mov	r3, fp
 8005026:	f7fb fd75 	bl	8000b14 <__aeabi_dcmpge>
 800502a:	9e03      	ldr	r6, [sp, #12]
 800502c:	4637      	mov	r7, r6
 800502e:	2800      	cmp	r0, #0
 8005030:	f040 8245 	bne.w	80054be <_dtoa_r+0x93e>
 8005034:	9d01      	ldr	r5, [sp, #4]
 8005036:	2331      	movs	r3, #49	; 0x31
 8005038:	f805 3b01 	strb.w	r3, [r5], #1
 800503c:	9b00      	ldr	r3, [sp, #0]
 800503e:	3301      	adds	r3, #1
 8005040:	9300      	str	r3, [sp, #0]
 8005042:	e240      	b.n	80054c6 <_dtoa_r+0x946>
 8005044:	07f2      	lsls	r2, r6, #31
 8005046:	d505      	bpl.n	8005054 <_dtoa_r+0x4d4>
 8005048:	e9d7 2300 	ldrd	r2, r3, [r7]
 800504c:	f7fb fadc 	bl	8000608 <__aeabi_dmul>
 8005050:	3501      	adds	r5, #1
 8005052:	2301      	movs	r3, #1
 8005054:	1076      	asrs	r6, r6, #1
 8005056:	3708      	adds	r7, #8
 8005058:	e777      	b.n	8004f4a <_dtoa_r+0x3ca>
 800505a:	2502      	movs	r5, #2
 800505c:	e779      	b.n	8004f52 <_dtoa_r+0x3d2>
 800505e:	9f00      	ldr	r7, [sp, #0]
 8005060:	9e03      	ldr	r6, [sp, #12]
 8005062:	e794      	b.n	8004f8e <_dtoa_r+0x40e>
 8005064:	9901      	ldr	r1, [sp, #4]
 8005066:	4b4c      	ldr	r3, [pc, #304]	; (8005198 <_dtoa_r+0x618>)
 8005068:	4431      	add	r1, r6
 800506a:	910d      	str	r1, [sp, #52]	; 0x34
 800506c:	9908      	ldr	r1, [sp, #32]
 800506e:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8005072:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8005076:	2900      	cmp	r1, #0
 8005078:	d043      	beq.n	8005102 <_dtoa_r+0x582>
 800507a:	494d      	ldr	r1, [pc, #308]	; (80051b0 <_dtoa_r+0x630>)
 800507c:	2000      	movs	r0, #0
 800507e:	f7fb fbed 	bl	800085c <__aeabi_ddiv>
 8005082:	4652      	mov	r2, sl
 8005084:	465b      	mov	r3, fp
 8005086:	f7fb f907 	bl	8000298 <__aeabi_dsub>
 800508a:	9d01      	ldr	r5, [sp, #4]
 800508c:	4682      	mov	sl, r0
 800508e:	468b      	mov	fp, r1
 8005090:	4649      	mov	r1, r9
 8005092:	4640      	mov	r0, r8
 8005094:	f7fb fd68 	bl	8000b68 <__aeabi_d2iz>
 8005098:	4606      	mov	r6, r0
 800509a:	f7fb fa4b 	bl	8000534 <__aeabi_i2d>
 800509e:	4602      	mov	r2, r0
 80050a0:	460b      	mov	r3, r1
 80050a2:	4640      	mov	r0, r8
 80050a4:	4649      	mov	r1, r9
 80050a6:	f7fb f8f7 	bl	8000298 <__aeabi_dsub>
 80050aa:	3630      	adds	r6, #48	; 0x30
 80050ac:	f805 6b01 	strb.w	r6, [r5], #1
 80050b0:	4652      	mov	r2, sl
 80050b2:	465b      	mov	r3, fp
 80050b4:	4680      	mov	r8, r0
 80050b6:	4689      	mov	r9, r1
 80050b8:	f7fb fd18 	bl	8000aec <__aeabi_dcmplt>
 80050bc:	2800      	cmp	r0, #0
 80050be:	d163      	bne.n	8005188 <_dtoa_r+0x608>
 80050c0:	4642      	mov	r2, r8
 80050c2:	464b      	mov	r3, r9
 80050c4:	4936      	ldr	r1, [pc, #216]	; (80051a0 <_dtoa_r+0x620>)
 80050c6:	2000      	movs	r0, #0
 80050c8:	f7fb f8e6 	bl	8000298 <__aeabi_dsub>
 80050cc:	4652      	mov	r2, sl
 80050ce:	465b      	mov	r3, fp
 80050d0:	f7fb fd0c 	bl	8000aec <__aeabi_dcmplt>
 80050d4:	2800      	cmp	r0, #0
 80050d6:	f040 80b5 	bne.w	8005244 <_dtoa_r+0x6c4>
 80050da:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 80050dc:	429d      	cmp	r5, r3
 80050de:	d081      	beq.n	8004fe4 <_dtoa_r+0x464>
 80050e0:	4b30      	ldr	r3, [pc, #192]	; (80051a4 <_dtoa_r+0x624>)
 80050e2:	2200      	movs	r2, #0
 80050e4:	4650      	mov	r0, sl
 80050e6:	4659      	mov	r1, fp
 80050e8:	f7fb fa8e 	bl	8000608 <__aeabi_dmul>
 80050ec:	4b2d      	ldr	r3, [pc, #180]	; (80051a4 <_dtoa_r+0x624>)
 80050ee:	4682      	mov	sl, r0
 80050f0:	468b      	mov	fp, r1
 80050f2:	4640      	mov	r0, r8
 80050f4:	4649      	mov	r1, r9
 80050f6:	2200      	movs	r2, #0
 80050f8:	f7fb fa86 	bl	8000608 <__aeabi_dmul>
 80050fc:	4680      	mov	r8, r0
 80050fe:	4689      	mov	r9, r1
 8005100:	e7c6      	b.n	8005090 <_dtoa_r+0x510>
 8005102:	4650      	mov	r0, sl
 8005104:	4659      	mov	r1, fp
 8005106:	f7fb fa7f 	bl	8000608 <__aeabi_dmul>
 800510a:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 800510c:	9d01      	ldr	r5, [sp, #4]
 800510e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005110:	4682      	mov	sl, r0
 8005112:	468b      	mov	fp, r1
 8005114:	4649      	mov	r1, r9
 8005116:	4640      	mov	r0, r8
 8005118:	f7fb fd26 	bl	8000b68 <__aeabi_d2iz>
 800511c:	4606      	mov	r6, r0
 800511e:	f7fb fa09 	bl	8000534 <__aeabi_i2d>
 8005122:	3630      	adds	r6, #48	; 0x30
 8005124:	4602      	mov	r2, r0
 8005126:	460b      	mov	r3, r1
 8005128:	4640      	mov	r0, r8
 800512a:	4649      	mov	r1, r9
 800512c:	f7fb f8b4 	bl	8000298 <__aeabi_dsub>
 8005130:	f805 6b01 	strb.w	r6, [r5], #1
 8005134:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8005136:	429d      	cmp	r5, r3
 8005138:	4680      	mov	r8, r0
 800513a:	4689      	mov	r9, r1
 800513c:	f04f 0200 	mov.w	r2, #0
 8005140:	d124      	bne.n	800518c <_dtoa_r+0x60c>
 8005142:	4b1b      	ldr	r3, [pc, #108]	; (80051b0 <_dtoa_r+0x630>)
 8005144:	4650      	mov	r0, sl
 8005146:	4659      	mov	r1, fp
 8005148:	f7fb f8a8 	bl	800029c <__adddf3>
 800514c:	4602      	mov	r2, r0
 800514e:	460b      	mov	r3, r1
 8005150:	4640      	mov	r0, r8
 8005152:	4649      	mov	r1, r9
 8005154:	f7fb fce8 	bl	8000b28 <__aeabi_dcmpgt>
 8005158:	2800      	cmp	r0, #0
 800515a:	d173      	bne.n	8005244 <_dtoa_r+0x6c4>
 800515c:	4652      	mov	r2, sl
 800515e:	465b      	mov	r3, fp
 8005160:	4913      	ldr	r1, [pc, #76]	; (80051b0 <_dtoa_r+0x630>)
 8005162:	2000      	movs	r0, #0
 8005164:	f7fb f898 	bl	8000298 <__aeabi_dsub>
 8005168:	4602      	mov	r2, r0
 800516a:	460b      	mov	r3, r1
 800516c:	4640      	mov	r0, r8
 800516e:	4649      	mov	r1, r9
 8005170:	f7fb fcbc 	bl	8000aec <__aeabi_dcmplt>
 8005174:	2800      	cmp	r0, #0
 8005176:	f43f af35 	beq.w	8004fe4 <_dtoa_r+0x464>
 800517a:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 800517c:	1e6b      	subs	r3, r5, #1
 800517e:	930f      	str	r3, [sp, #60]	; 0x3c
 8005180:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8005184:	2b30      	cmp	r3, #48	; 0x30
 8005186:	d0f8      	beq.n	800517a <_dtoa_r+0x5fa>
 8005188:	9700      	str	r7, [sp, #0]
 800518a:	e049      	b.n	8005220 <_dtoa_r+0x6a0>
 800518c:	4b05      	ldr	r3, [pc, #20]	; (80051a4 <_dtoa_r+0x624>)
 800518e:	f7fb fa3b 	bl	8000608 <__aeabi_dmul>
 8005192:	4680      	mov	r8, r0
 8005194:	4689      	mov	r9, r1
 8005196:	e7bd      	b.n	8005114 <_dtoa_r+0x594>
 8005198:	080074c0 	.word	0x080074c0
 800519c:	08007498 	.word	0x08007498
 80051a0:	3ff00000 	.word	0x3ff00000
 80051a4:	40240000 	.word	0x40240000
 80051a8:	401c0000 	.word	0x401c0000
 80051ac:	40140000 	.word	0x40140000
 80051b0:	3fe00000 	.word	0x3fe00000
 80051b4:	9d01      	ldr	r5, [sp, #4]
 80051b6:	4656      	mov	r6, sl
 80051b8:	465f      	mov	r7, fp
 80051ba:	4642      	mov	r2, r8
 80051bc:	464b      	mov	r3, r9
 80051be:	4630      	mov	r0, r6
 80051c0:	4639      	mov	r1, r7
 80051c2:	f7fb fb4b 	bl	800085c <__aeabi_ddiv>
 80051c6:	f7fb fccf 	bl	8000b68 <__aeabi_d2iz>
 80051ca:	4682      	mov	sl, r0
 80051cc:	f7fb f9b2 	bl	8000534 <__aeabi_i2d>
 80051d0:	4642      	mov	r2, r8
 80051d2:	464b      	mov	r3, r9
 80051d4:	f7fb fa18 	bl	8000608 <__aeabi_dmul>
 80051d8:	4602      	mov	r2, r0
 80051da:	460b      	mov	r3, r1
 80051dc:	4630      	mov	r0, r6
 80051de:	4639      	mov	r1, r7
 80051e0:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 80051e4:	f7fb f858 	bl	8000298 <__aeabi_dsub>
 80051e8:	f805 6b01 	strb.w	r6, [r5], #1
 80051ec:	9e01      	ldr	r6, [sp, #4]
 80051ee:	9f03      	ldr	r7, [sp, #12]
 80051f0:	1bae      	subs	r6, r5, r6
 80051f2:	42b7      	cmp	r7, r6
 80051f4:	4602      	mov	r2, r0
 80051f6:	460b      	mov	r3, r1
 80051f8:	d135      	bne.n	8005266 <_dtoa_r+0x6e6>
 80051fa:	f7fb f84f 	bl	800029c <__adddf3>
 80051fe:	4642      	mov	r2, r8
 8005200:	464b      	mov	r3, r9
 8005202:	4606      	mov	r6, r0
 8005204:	460f      	mov	r7, r1
 8005206:	f7fb fc8f 	bl	8000b28 <__aeabi_dcmpgt>
 800520a:	b9d0      	cbnz	r0, 8005242 <_dtoa_r+0x6c2>
 800520c:	4642      	mov	r2, r8
 800520e:	464b      	mov	r3, r9
 8005210:	4630      	mov	r0, r6
 8005212:	4639      	mov	r1, r7
 8005214:	f7fb fc60 	bl	8000ad8 <__aeabi_dcmpeq>
 8005218:	b110      	cbz	r0, 8005220 <_dtoa_r+0x6a0>
 800521a:	f01a 0f01 	tst.w	sl, #1
 800521e:	d110      	bne.n	8005242 <_dtoa_r+0x6c2>
 8005220:	4620      	mov	r0, r4
 8005222:	ee18 1a10 	vmov	r1, s16
 8005226:	f000 fbed 	bl	8005a04 <_Bfree>
 800522a:	2300      	movs	r3, #0
 800522c:	9800      	ldr	r0, [sp, #0]
 800522e:	702b      	strb	r3, [r5, #0]
 8005230:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005232:	3001      	adds	r0, #1
 8005234:	6018      	str	r0, [r3, #0]
 8005236:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005238:	2b00      	cmp	r3, #0
 800523a:	f43f acf1 	beq.w	8004c20 <_dtoa_r+0xa0>
 800523e:	601d      	str	r5, [r3, #0]
 8005240:	e4ee      	b.n	8004c20 <_dtoa_r+0xa0>
 8005242:	9f00      	ldr	r7, [sp, #0]
 8005244:	462b      	mov	r3, r5
 8005246:	461d      	mov	r5, r3
 8005248:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800524c:	2a39      	cmp	r2, #57	; 0x39
 800524e:	d106      	bne.n	800525e <_dtoa_r+0x6de>
 8005250:	9a01      	ldr	r2, [sp, #4]
 8005252:	429a      	cmp	r2, r3
 8005254:	d1f7      	bne.n	8005246 <_dtoa_r+0x6c6>
 8005256:	9901      	ldr	r1, [sp, #4]
 8005258:	2230      	movs	r2, #48	; 0x30
 800525a:	3701      	adds	r7, #1
 800525c:	700a      	strb	r2, [r1, #0]
 800525e:	781a      	ldrb	r2, [r3, #0]
 8005260:	3201      	adds	r2, #1
 8005262:	701a      	strb	r2, [r3, #0]
 8005264:	e790      	b.n	8005188 <_dtoa_r+0x608>
 8005266:	4ba6      	ldr	r3, [pc, #664]	; (8005500 <_dtoa_r+0x980>)
 8005268:	2200      	movs	r2, #0
 800526a:	f7fb f9cd 	bl	8000608 <__aeabi_dmul>
 800526e:	2200      	movs	r2, #0
 8005270:	2300      	movs	r3, #0
 8005272:	4606      	mov	r6, r0
 8005274:	460f      	mov	r7, r1
 8005276:	f7fb fc2f 	bl	8000ad8 <__aeabi_dcmpeq>
 800527a:	2800      	cmp	r0, #0
 800527c:	d09d      	beq.n	80051ba <_dtoa_r+0x63a>
 800527e:	e7cf      	b.n	8005220 <_dtoa_r+0x6a0>
 8005280:	9a08      	ldr	r2, [sp, #32]
 8005282:	2a00      	cmp	r2, #0
 8005284:	f000 80d7 	beq.w	8005436 <_dtoa_r+0x8b6>
 8005288:	9a06      	ldr	r2, [sp, #24]
 800528a:	2a01      	cmp	r2, #1
 800528c:	f300 80ba 	bgt.w	8005404 <_dtoa_r+0x884>
 8005290:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8005292:	2a00      	cmp	r2, #0
 8005294:	f000 80b2 	beq.w	80053fc <_dtoa_r+0x87c>
 8005298:	f203 4333 	addw	r3, r3, #1075	; 0x433
 800529c:	9e07      	ldr	r6, [sp, #28]
 800529e:	9d04      	ldr	r5, [sp, #16]
 80052a0:	9a04      	ldr	r2, [sp, #16]
 80052a2:	441a      	add	r2, r3
 80052a4:	9204      	str	r2, [sp, #16]
 80052a6:	9a05      	ldr	r2, [sp, #20]
 80052a8:	2101      	movs	r1, #1
 80052aa:	441a      	add	r2, r3
 80052ac:	4620      	mov	r0, r4
 80052ae:	9205      	str	r2, [sp, #20]
 80052b0:	f000 fc60 	bl	8005b74 <__i2b>
 80052b4:	4607      	mov	r7, r0
 80052b6:	2d00      	cmp	r5, #0
 80052b8:	dd0c      	ble.n	80052d4 <_dtoa_r+0x754>
 80052ba:	9b05      	ldr	r3, [sp, #20]
 80052bc:	2b00      	cmp	r3, #0
 80052be:	dd09      	ble.n	80052d4 <_dtoa_r+0x754>
 80052c0:	42ab      	cmp	r3, r5
 80052c2:	9a04      	ldr	r2, [sp, #16]
 80052c4:	bfa8      	it	ge
 80052c6:	462b      	movge	r3, r5
 80052c8:	1ad2      	subs	r2, r2, r3
 80052ca:	9204      	str	r2, [sp, #16]
 80052cc:	9a05      	ldr	r2, [sp, #20]
 80052ce:	1aed      	subs	r5, r5, r3
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	9305      	str	r3, [sp, #20]
 80052d4:	9b07      	ldr	r3, [sp, #28]
 80052d6:	b31b      	cbz	r3, 8005320 <_dtoa_r+0x7a0>
 80052d8:	9b08      	ldr	r3, [sp, #32]
 80052da:	2b00      	cmp	r3, #0
 80052dc:	f000 80af 	beq.w	800543e <_dtoa_r+0x8be>
 80052e0:	2e00      	cmp	r6, #0
 80052e2:	dd13      	ble.n	800530c <_dtoa_r+0x78c>
 80052e4:	4639      	mov	r1, r7
 80052e6:	4632      	mov	r2, r6
 80052e8:	4620      	mov	r0, r4
 80052ea:	f000 fd03 	bl	8005cf4 <__pow5mult>
 80052ee:	ee18 2a10 	vmov	r2, s16
 80052f2:	4601      	mov	r1, r0
 80052f4:	4607      	mov	r7, r0
 80052f6:	4620      	mov	r0, r4
 80052f8:	f000 fc52 	bl	8005ba0 <__multiply>
 80052fc:	ee18 1a10 	vmov	r1, s16
 8005300:	4680      	mov	r8, r0
 8005302:	4620      	mov	r0, r4
 8005304:	f000 fb7e 	bl	8005a04 <_Bfree>
 8005308:	ee08 8a10 	vmov	s16, r8
 800530c:	9b07      	ldr	r3, [sp, #28]
 800530e:	1b9a      	subs	r2, r3, r6
 8005310:	d006      	beq.n	8005320 <_dtoa_r+0x7a0>
 8005312:	ee18 1a10 	vmov	r1, s16
 8005316:	4620      	mov	r0, r4
 8005318:	f000 fcec 	bl	8005cf4 <__pow5mult>
 800531c:	ee08 0a10 	vmov	s16, r0
 8005320:	2101      	movs	r1, #1
 8005322:	4620      	mov	r0, r4
 8005324:	f000 fc26 	bl	8005b74 <__i2b>
 8005328:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 800532a:	2b00      	cmp	r3, #0
 800532c:	4606      	mov	r6, r0
 800532e:	f340 8088 	ble.w	8005442 <_dtoa_r+0x8c2>
 8005332:	461a      	mov	r2, r3
 8005334:	4601      	mov	r1, r0
 8005336:	4620      	mov	r0, r4
 8005338:	f000 fcdc 	bl	8005cf4 <__pow5mult>
 800533c:	9b06      	ldr	r3, [sp, #24]
 800533e:	2b01      	cmp	r3, #1
 8005340:	4606      	mov	r6, r0
 8005342:	f340 8081 	ble.w	8005448 <_dtoa_r+0x8c8>
 8005346:	f04f 0800 	mov.w	r8, #0
 800534a:	6933      	ldr	r3, [r6, #16]
 800534c:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8005350:	6918      	ldr	r0, [r3, #16]
 8005352:	f000 fbbf 	bl	8005ad4 <__hi0bits>
 8005356:	f1c0 0020 	rsb	r0, r0, #32
 800535a:	9b05      	ldr	r3, [sp, #20]
 800535c:	4418      	add	r0, r3
 800535e:	f010 001f 	ands.w	r0, r0, #31
 8005362:	f000 8092 	beq.w	800548a <_dtoa_r+0x90a>
 8005366:	f1c0 0320 	rsb	r3, r0, #32
 800536a:	2b04      	cmp	r3, #4
 800536c:	f340 808a 	ble.w	8005484 <_dtoa_r+0x904>
 8005370:	f1c0 001c 	rsb	r0, r0, #28
 8005374:	9b04      	ldr	r3, [sp, #16]
 8005376:	4403      	add	r3, r0
 8005378:	9304      	str	r3, [sp, #16]
 800537a:	9b05      	ldr	r3, [sp, #20]
 800537c:	4403      	add	r3, r0
 800537e:	4405      	add	r5, r0
 8005380:	9305      	str	r3, [sp, #20]
 8005382:	9b04      	ldr	r3, [sp, #16]
 8005384:	2b00      	cmp	r3, #0
 8005386:	dd07      	ble.n	8005398 <_dtoa_r+0x818>
 8005388:	ee18 1a10 	vmov	r1, s16
 800538c:	461a      	mov	r2, r3
 800538e:	4620      	mov	r0, r4
 8005390:	f000 fd0a 	bl	8005da8 <__lshift>
 8005394:	ee08 0a10 	vmov	s16, r0
 8005398:	9b05      	ldr	r3, [sp, #20]
 800539a:	2b00      	cmp	r3, #0
 800539c:	dd05      	ble.n	80053aa <_dtoa_r+0x82a>
 800539e:	4631      	mov	r1, r6
 80053a0:	461a      	mov	r2, r3
 80053a2:	4620      	mov	r0, r4
 80053a4:	f000 fd00 	bl	8005da8 <__lshift>
 80053a8:	4606      	mov	r6, r0
 80053aa:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80053ac:	2b00      	cmp	r3, #0
 80053ae:	d06e      	beq.n	800548e <_dtoa_r+0x90e>
 80053b0:	ee18 0a10 	vmov	r0, s16
 80053b4:	4631      	mov	r1, r6
 80053b6:	f000 fd67 	bl	8005e88 <__mcmp>
 80053ba:	2800      	cmp	r0, #0
 80053bc:	da67      	bge.n	800548e <_dtoa_r+0x90e>
 80053be:	9b00      	ldr	r3, [sp, #0]
 80053c0:	3b01      	subs	r3, #1
 80053c2:	ee18 1a10 	vmov	r1, s16
 80053c6:	9300      	str	r3, [sp, #0]
 80053c8:	220a      	movs	r2, #10
 80053ca:	2300      	movs	r3, #0
 80053cc:	4620      	mov	r0, r4
 80053ce:	f000 fb3b 	bl	8005a48 <__multadd>
 80053d2:	9b08      	ldr	r3, [sp, #32]
 80053d4:	ee08 0a10 	vmov	s16, r0
 80053d8:	2b00      	cmp	r3, #0
 80053da:	f000 81b1 	beq.w	8005740 <_dtoa_r+0xbc0>
 80053de:	2300      	movs	r3, #0
 80053e0:	4639      	mov	r1, r7
 80053e2:	220a      	movs	r2, #10
 80053e4:	4620      	mov	r0, r4
 80053e6:	f000 fb2f 	bl	8005a48 <__multadd>
 80053ea:	9b02      	ldr	r3, [sp, #8]
 80053ec:	2b00      	cmp	r3, #0
 80053ee:	4607      	mov	r7, r0
 80053f0:	f300 808e 	bgt.w	8005510 <_dtoa_r+0x990>
 80053f4:	9b06      	ldr	r3, [sp, #24]
 80053f6:	2b02      	cmp	r3, #2
 80053f8:	dc51      	bgt.n	800549e <_dtoa_r+0x91e>
 80053fa:	e089      	b.n	8005510 <_dtoa_r+0x990>
 80053fc:	9b10      	ldr	r3, [sp, #64]	; 0x40
 80053fe:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8005402:	e74b      	b.n	800529c <_dtoa_r+0x71c>
 8005404:	9b03      	ldr	r3, [sp, #12]
 8005406:	1e5e      	subs	r6, r3, #1
 8005408:	9b07      	ldr	r3, [sp, #28]
 800540a:	42b3      	cmp	r3, r6
 800540c:	bfbf      	itttt	lt
 800540e:	9b07      	ldrlt	r3, [sp, #28]
 8005410:	9607      	strlt	r6, [sp, #28]
 8005412:	1af2      	sublt	r2, r6, r3
 8005414:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8005416:	bfb6      	itet	lt
 8005418:	189b      	addlt	r3, r3, r2
 800541a:	1b9e      	subge	r6, r3, r6
 800541c:	930a      	strlt	r3, [sp, #40]	; 0x28
 800541e:	9b03      	ldr	r3, [sp, #12]
 8005420:	bfb8      	it	lt
 8005422:	2600      	movlt	r6, #0
 8005424:	2b00      	cmp	r3, #0
 8005426:	bfb7      	itett	lt
 8005428:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 800542c:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8005430:	1a9d      	sublt	r5, r3, r2
 8005432:	2300      	movlt	r3, #0
 8005434:	e734      	b.n	80052a0 <_dtoa_r+0x720>
 8005436:	9e07      	ldr	r6, [sp, #28]
 8005438:	9d04      	ldr	r5, [sp, #16]
 800543a:	9f08      	ldr	r7, [sp, #32]
 800543c:	e73b      	b.n	80052b6 <_dtoa_r+0x736>
 800543e:	9a07      	ldr	r2, [sp, #28]
 8005440:	e767      	b.n	8005312 <_dtoa_r+0x792>
 8005442:	9b06      	ldr	r3, [sp, #24]
 8005444:	2b01      	cmp	r3, #1
 8005446:	dc18      	bgt.n	800547a <_dtoa_r+0x8fa>
 8005448:	f1ba 0f00 	cmp.w	sl, #0
 800544c:	d115      	bne.n	800547a <_dtoa_r+0x8fa>
 800544e:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005452:	b993      	cbnz	r3, 800547a <_dtoa_r+0x8fa>
 8005454:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005458:	0d1b      	lsrs	r3, r3, #20
 800545a:	051b      	lsls	r3, r3, #20
 800545c:	b183      	cbz	r3, 8005480 <_dtoa_r+0x900>
 800545e:	9b04      	ldr	r3, [sp, #16]
 8005460:	3301      	adds	r3, #1
 8005462:	9304      	str	r3, [sp, #16]
 8005464:	9b05      	ldr	r3, [sp, #20]
 8005466:	3301      	adds	r3, #1
 8005468:	9305      	str	r3, [sp, #20]
 800546a:	f04f 0801 	mov.w	r8, #1
 800546e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8005470:	2b00      	cmp	r3, #0
 8005472:	f47f af6a 	bne.w	800534a <_dtoa_r+0x7ca>
 8005476:	2001      	movs	r0, #1
 8005478:	e76f      	b.n	800535a <_dtoa_r+0x7da>
 800547a:	f04f 0800 	mov.w	r8, #0
 800547e:	e7f6      	b.n	800546e <_dtoa_r+0x8ee>
 8005480:	4698      	mov	r8, r3
 8005482:	e7f4      	b.n	800546e <_dtoa_r+0x8ee>
 8005484:	f43f af7d 	beq.w	8005382 <_dtoa_r+0x802>
 8005488:	4618      	mov	r0, r3
 800548a:	301c      	adds	r0, #28
 800548c:	e772      	b.n	8005374 <_dtoa_r+0x7f4>
 800548e:	9b03      	ldr	r3, [sp, #12]
 8005490:	2b00      	cmp	r3, #0
 8005492:	dc37      	bgt.n	8005504 <_dtoa_r+0x984>
 8005494:	9b06      	ldr	r3, [sp, #24]
 8005496:	2b02      	cmp	r3, #2
 8005498:	dd34      	ble.n	8005504 <_dtoa_r+0x984>
 800549a:	9b03      	ldr	r3, [sp, #12]
 800549c:	9302      	str	r3, [sp, #8]
 800549e:	9b02      	ldr	r3, [sp, #8]
 80054a0:	b96b      	cbnz	r3, 80054be <_dtoa_r+0x93e>
 80054a2:	4631      	mov	r1, r6
 80054a4:	2205      	movs	r2, #5
 80054a6:	4620      	mov	r0, r4
 80054a8:	f000 face 	bl	8005a48 <__multadd>
 80054ac:	4601      	mov	r1, r0
 80054ae:	4606      	mov	r6, r0
 80054b0:	ee18 0a10 	vmov	r0, s16
 80054b4:	f000 fce8 	bl	8005e88 <__mcmp>
 80054b8:	2800      	cmp	r0, #0
 80054ba:	f73f adbb 	bgt.w	8005034 <_dtoa_r+0x4b4>
 80054be:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80054c0:	9d01      	ldr	r5, [sp, #4]
 80054c2:	43db      	mvns	r3, r3
 80054c4:	9300      	str	r3, [sp, #0]
 80054c6:	f04f 0800 	mov.w	r8, #0
 80054ca:	4631      	mov	r1, r6
 80054cc:	4620      	mov	r0, r4
 80054ce:	f000 fa99 	bl	8005a04 <_Bfree>
 80054d2:	2f00      	cmp	r7, #0
 80054d4:	f43f aea4 	beq.w	8005220 <_dtoa_r+0x6a0>
 80054d8:	f1b8 0f00 	cmp.w	r8, #0
 80054dc:	d005      	beq.n	80054ea <_dtoa_r+0x96a>
 80054de:	45b8      	cmp	r8, r7
 80054e0:	d003      	beq.n	80054ea <_dtoa_r+0x96a>
 80054e2:	4641      	mov	r1, r8
 80054e4:	4620      	mov	r0, r4
 80054e6:	f000 fa8d 	bl	8005a04 <_Bfree>
 80054ea:	4639      	mov	r1, r7
 80054ec:	4620      	mov	r0, r4
 80054ee:	f000 fa89 	bl	8005a04 <_Bfree>
 80054f2:	e695      	b.n	8005220 <_dtoa_r+0x6a0>
 80054f4:	2600      	movs	r6, #0
 80054f6:	4637      	mov	r7, r6
 80054f8:	e7e1      	b.n	80054be <_dtoa_r+0x93e>
 80054fa:	9700      	str	r7, [sp, #0]
 80054fc:	4637      	mov	r7, r6
 80054fe:	e599      	b.n	8005034 <_dtoa_r+0x4b4>
 8005500:	40240000 	.word	0x40240000
 8005504:	9b08      	ldr	r3, [sp, #32]
 8005506:	2b00      	cmp	r3, #0
 8005508:	f000 80ca 	beq.w	80056a0 <_dtoa_r+0xb20>
 800550c:	9b03      	ldr	r3, [sp, #12]
 800550e:	9302      	str	r3, [sp, #8]
 8005510:	2d00      	cmp	r5, #0
 8005512:	dd05      	ble.n	8005520 <_dtoa_r+0x9a0>
 8005514:	4639      	mov	r1, r7
 8005516:	462a      	mov	r2, r5
 8005518:	4620      	mov	r0, r4
 800551a:	f000 fc45 	bl	8005da8 <__lshift>
 800551e:	4607      	mov	r7, r0
 8005520:	f1b8 0f00 	cmp.w	r8, #0
 8005524:	d05b      	beq.n	80055de <_dtoa_r+0xa5e>
 8005526:	6879      	ldr	r1, [r7, #4]
 8005528:	4620      	mov	r0, r4
 800552a:	f000 fa2b 	bl	8005984 <_Balloc>
 800552e:	4605      	mov	r5, r0
 8005530:	b928      	cbnz	r0, 800553e <_dtoa_r+0x9be>
 8005532:	4b87      	ldr	r3, [pc, #540]	; (8005750 <_dtoa_r+0xbd0>)
 8005534:	4602      	mov	r2, r0
 8005536:	f240 21ea 	movw	r1, #746	; 0x2ea
 800553a:	f7ff bb3b 	b.w	8004bb4 <_dtoa_r+0x34>
 800553e:	693a      	ldr	r2, [r7, #16]
 8005540:	3202      	adds	r2, #2
 8005542:	0092      	lsls	r2, r2, #2
 8005544:	f107 010c 	add.w	r1, r7, #12
 8005548:	300c      	adds	r0, #12
 800554a:	f000 fa0d 	bl	8005968 <memcpy>
 800554e:	2201      	movs	r2, #1
 8005550:	4629      	mov	r1, r5
 8005552:	4620      	mov	r0, r4
 8005554:	f000 fc28 	bl	8005da8 <__lshift>
 8005558:	9b01      	ldr	r3, [sp, #4]
 800555a:	f103 0901 	add.w	r9, r3, #1
 800555e:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8005562:	4413      	add	r3, r2
 8005564:	9305      	str	r3, [sp, #20]
 8005566:	f00a 0301 	and.w	r3, sl, #1
 800556a:	46b8      	mov	r8, r7
 800556c:	9304      	str	r3, [sp, #16]
 800556e:	4607      	mov	r7, r0
 8005570:	4631      	mov	r1, r6
 8005572:	ee18 0a10 	vmov	r0, s16
 8005576:	f7ff fa75 	bl	8004a64 <quorem>
 800557a:	4641      	mov	r1, r8
 800557c:	9002      	str	r0, [sp, #8]
 800557e:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8005582:	ee18 0a10 	vmov	r0, s16
 8005586:	f000 fc7f 	bl	8005e88 <__mcmp>
 800558a:	463a      	mov	r2, r7
 800558c:	9003      	str	r0, [sp, #12]
 800558e:	4631      	mov	r1, r6
 8005590:	4620      	mov	r0, r4
 8005592:	f000 fc95 	bl	8005ec0 <__mdiff>
 8005596:	68c2      	ldr	r2, [r0, #12]
 8005598:	f109 3bff 	add.w	fp, r9, #4294967295	; 0xffffffff
 800559c:	4605      	mov	r5, r0
 800559e:	bb02      	cbnz	r2, 80055e2 <_dtoa_r+0xa62>
 80055a0:	4601      	mov	r1, r0
 80055a2:	ee18 0a10 	vmov	r0, s16
 80055a6:	f000 fc6f 	bl	8005e88 <__mcmp>
 80055aa:	4602      	mov	r2, r0
 80055ac:	4629      	mov	r1, r5
 80055ae:	4620      	mov	r0, r4
 80055b0:	9207      	str	r2, [sp, #28]
 80055b2:	f000 fa27 	bl	8005a04 <_Bfree>
 80055b6:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 80055ba:	ea43 0102 	orr.w	r1, r3, r2
 80055be:	9b04      	ldr	r3, [sp, #16]
 80055c0:	430b      	orrs	r3, r1
 80055c2:	464d      	mov	r5, r9
 80055c4:	d10f      	bne.n	80055e6 <_dtoa_r+0xa66>
 80055c6:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 80055ca:	d02a      	beq.n	8005622 <_dtoa_r+0xaa2>
 80055cc:	9b03      	ldr	r3, [sp, #12]
 80055ce:	2b00      	cmp	r3, #0
 80055d0:	dd02      	ble.n	80055d8 <_dtoa_r+0xa58>
 80055d2:	9b02      	ldr	r3, [sp, #8]
 80055d4:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 80055d8:	f88b a000 	strb.w	sl, [fp]
 80055dc:	e775      	b.n	80054ca <_dtoa_r+0x94a>
 80055de:	4638      	mov	r0, r7
 80055e0:	e7ba      	b.n	8005558 <_dtoa_r+0x9d8>
 80055e2:	2201      	movs	r2, #1
 80055e4:	e7e2      	b.n	80055ac <_dtoa_r+0xa2c>
 80055e6:	9b03      	ldr	r3, [sp, #12]
 80055e8:	2b00      	cmp	r3, #0
 80055ea:	db04      	blt.n	80055f6 <_dtoa_r+0xa76>
 80055ec:	9906      	ldr	r1, [sp, #24]
 80055ee:	430b      	orrs	r3, r1
 80055f0:	9904      	ldr	r1, [sp, #16]
 80055f2:	430b      	orrs	r3, r1
 80055f4:	d122      	bne.n	800563c <_dtoa_r+0xabc>
 80055f6:	2a00      	cmp	r2, #0
 80055f8:	ddee      	ble.n	80055d8 <_dtoa_r+0xa58>
 80055fa:	ee18 1a10 	vmov	r1, s16
 80055fe:	2201      	movs	r2, #1
 8005600:	4620      	mov	r0, r4
 8005602:	f000 fbd1 	bl	8005da8 <__lshift>
 8005606:	4631      	mov	r1, r6
 8005608:	ee08 0a10 	vmov	s16, r0
 800560c:	f000 fc3c 	bl	8005e88 <__mcmp>
 8005610:	2800      	cmp	r0, #0
 8005612:	dc03      	bgt.n	800561c <_dtoa_r+0xa9c>
 8005614:	d1e0      	bne.n	80055d8 <_dtoa_r+0xa58>
 8005616:	f01a 0f01 	tst.w	sl, #1
 800561a:	d0dd      	beq.n	80055d8 <_dtoa_r+0xa58>
 800561c:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005620:	d1d7      	bne.n	80055d2 <_dtoa_r+0xa52>
 8005622:	2339      	movs	r3, #57	; 0x39
 8005624:	f88b 3000 	strb.w	r3, [fp]
 8005628:	462b      	mov	r3, r5
 800562a:	461d      	mov	r5, r3
 800562c:	3b01      	subs	r3, #1
 800562e:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 8005632:	2a39      	cmp	r2, #57	; 0x39
 8005634:	d071      	beq.n	800571a <_dtoa_r+0xb9a>
 8005636:	3201      	adds	r2, #1
 8005638:	701a      	strb	r2, [r3, #0]
 800563a:	e746      	b.n	80054ca <_dtoa_r+0x94a>
 800563c:	2a00      	cmp	r2, #0
 800563e:	dd07      	ble.n	8005650 <_dtoa_r+0xad0>
 8005640:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8005644:	d0ed      	beq.n	8005622 <_dtoa_r+0xaa2>
 8005646:	f10a 0301 	add.w	r3, sl, #1
 800564a:	f88b 3000 	strb.w	r3, [fp]
 800564e:	e73c      	b.n	80054ca <_dtoa_r+0x94a>
 8005650:	9b05      	ldr	r3, [sp, #20]
 8005652:	f809 ac01 	strb.w	sl, [r9, #-1]
 8005656:	4599      	cmp	r9, r3
 8005658:	d047      	beq.n	80056ea <_dtoa_r+0xb6a>
 800565a:	ee18 1a10 	vmov	r1, s16
 800565e:	2300      	movs	r3, #0
 8005660:	220a      	movs	r2, #10
 8005662:	4620      	mov	r0, r4
 8005664:	f000 f9f0 	bl	8005a48 <__multadd>
 8005668:	45b8      	cmp	r8, r7
 800566a:	ee08 0a10 	vmov	s16, r0
 800566e:	f04f 0300 	mov.w	r3, #0
 8005672:	f04f 020a 	mov.w	r2, #10
 8005676:	4641      	mov	r1, r8
 8005678:	4620      	mov	r0, r4
 800567a:	d106      	bne.n	800568a <_dtoa_r+0xb0a>
 800567c:	f000 f9e4 	bl	8005a48 <__multadd>
 8005680:	4680      	mov	r8, r0
 8005682:	4607      	mov	r7, r0
 8005684:	f109 0901 	add.w	r9, r9, #1
 8005688:	e772      	b.n	8005570 <_dtoa_r+0x9f0>
 800568a:	f000 f9dd 	bl	8005a48 <__multadd>
 800568e:	4639      	mov	r1, r7
 8005690:	4680      	mov	r8, r0
 8005692:	2300      	movs	r3, #0
 8005694:	220a      	movs	r2, #10
 8005696:	4620      	mov	r0, r4
 8005698:	f000 f9d6 	bl	8005a48 <__multadd>
 800569c:	4607      	mov	r7, r0
 800569e:	e7f1      	b.n	8005684 <_dtoa_r+0xb04>
 80056a0:	9b03      	ldr	r3, [sp, #12]
 80056a2:	9302      	str	r3, [sp, #8]
 80056a4:	9d01      	ldr	r5, [sp, #4]
 80056a6:	ee18 0a10 	vmov	r0, s16
 80056aa:	4631      	mov	r1, r6
 80056ac:	f7ff f9da 	bl	8004a64 <quorem>
 80056b0:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80056b4:	9b01      	ldr	r3, [sp, #4]
 80056b6:	f805 ab01 	strb.w	sl, [r5], #1
 80056ba:	1aea      	subs	r2, r5, r3
 80056bc:	9b02      	ldr	r3, [sp, #8]
 80056be:	4293      	cmp	r3, r2
 80056c0:	dd09      	ble.n	80056d6 <_dtoa_r+0xb56>
 80056c2:	ee18 1a10 	vmov	r1, s16
 80056c6:	2300      	movs	r3, #0
 80056c8:	220a      	movs	r2, #10
 80056ca:	4620      	mov	r0, r4
 80056cc:	f000 f9bc 	bl	8005a48 <__multadd>
 80056d0:	ee08 0a10 	vmov	s16, r0
 80056d4:	e7e7      	b.n	80056a6 <_dtoa_r+0xb26>
 80056d6:	9b02      	ldr	r3, [sp, #8]
 80056d8:	2b00      	cmp	r3, #0
 80056da:	bfc8      	it	gt
 80056dc:	461d      	movgt	r5, r3
 80056de:	9b01      	ldr	r3, [sp, #4]
 80056e0:	bfd8      	it	le
 80056e2:	2501      	movle	r5, #1
 80056e4:	441d      	add	r5, r3
 80056e6:	f04f 0800 	mov.w	r8, #0
 80056ea:	ee18 1a10 	vmov	r1, s16
 80056ee:	2201      	movs	r2, #1
 80056f0:	4620      	mov	r0, r4
 80056f2:	f000 fb59 	bl	8005da8 <__lshift>
 80056f6:	4631      	mov	r1, r6
 80056f8:	ee08 0a10 	vmov	s16, r0
 80056fc:	f000 fbc4 	bl	8005e88 <__mcmp>
 8005700:	2800      	cmp	r0, #0
 8005702:	dc91      	bgt.n	8005628 <_dtoa_r+0xaa8>
 8005704:	d102      	bne.n	800570c <_dtoa_r+0xb8c>
 8005706:	f01a 0f01 	tst.w	sl, #1
 800570a:	d18d      	bne.n	8005628 <_dtoa_r+0xaa8>
 800570c:	462b      	mov	r3, r5
 800570e:	461d      	mov	r5, r3
 8005710:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8005714:	2a30      	cmp	r2, #48	; 0x30
 8005716:	d0fa      	beq.n	800570e <_dtoa_r+0xb8e>
 8005718:	e6d7      	b.n	80054ca <_dtoa_r+0x94a>
 800571a:	9a01      	ldr	r2, [sp, #4]
 800571c:	429a      	cmp	r2, r3
 800571e:	d184      	bne.n	800562a <_dtoa_r+0xaaa>
 8005720:	9b00      	ldr	r3, [sp, #0]
 8005722:	3301      	adds	r3, #1
 8005724:	9300      	str	r3, [sp, #0]
 8005726:	2331      	movs	r3, #49	; 0x31
 8005728:	7013      	strb	r3, [r2, #0]
 800572a:	e6ce      	b.n	80054ca <_dtoa_r+0x94a>
 800572c:	4b09      	ldr	r3, [pc, #36]	; (8005754 <_dtoa_r+0xbd4>)
 800572e:	f7ff ba95 	b.w	8004c5c <_dtoa_r+0xdc>
 8005732:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8005734:	2b00      	cmp	r3, #0
 8005736:	f47f aa6e 	bne.w	8004c16 <_dtoa_r+0x96>
 800573a:	4b07      	ldr	r3, [pc, #28]	; (8005758 <_dtoa_r+0xbd8>)
 800573c:	f7ff ba8e 	b.w	8004c5c <_dtoa_r+0xdc>
 8005740:	9b02      	ldr	r3, [sp, #8]
 8005742:	2b00      	cmp	r3, #0
 8005744:	dcae      	bgt.n	80056a4 <_dtoa_r+0xb24>
 8005746:	9b06      	ldr	r3, [sp, #24]
 8005748:	2b02      	cmp	r3, #2
 800574a:	f73f aea8 	bgt.w	800549e <_dtoa_r+0x91e>
 800574e:	e7a9      	b.n	80056a4 <_dtoa_r+0xb24>
 8005750:	080073c7 	.word	0x080073c7
 8005754:	08007324 	.word	0x08007324
 8005758:	08007348 	.word	0x08007348

0800575c <std>:
 800575c:	2300      	movs	r3, #0
 800575e:	b510      	push	{r4, lr}
 8005760:	4604      	mov	r4, r0
 8005762:	e9c0 3300 	strd	r3, r3, [r0]
 8005766:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800576a:	6083      	str	r3, [r0, #8]
 800576c:	8181      	strh	r1, [r0, #12]
 800576e:	6643      	str	r3, [r0, #100]	; 0x64
 8005770:	81c2      	strh	r2, [r0, #14]
 8005772:	6183      	str	r3, [r0, #24]
 8005774:	4619      	mov	r1, r3
 8005776:	2208      	movs	r2, #8
 8005778:	305c      	adds	r0, #92	; 0x5c
 800577a:	f7fe fcc9 	bl	8004110 <memset>
 800577e:	4b05      	ldr	r3, [pc, #20]	; (8005794 <std+0x38>)
 8005780:	6263      	str	r3, [r4, #36]	; 0x24
 8005782:	4b05      	ldr	r3, [pc, #20]	; (8005798 <std+0x3c>)
 8005784:	62a3      	str	r3, [r4, #40]	; 0x28
 8005786:	4b05      	ldr	r3, [pc, #20]	; (800579c <std+0x40>)
 8005788:	62e3      	str	r3, [r4, #44]	; 0x2c
 800578a:	4b05      	ldr	r3, [pc, #20]	; (80057a0 <std+0x44>)
 800578c:	6224      	str	r4, [r4, #32]
 800578e:	6323      	str	r3, [r4, #48]	; 0x30
 8005790:	bd10      	pop	{r4, pc}
 8005792:	bf00      	nop
 8005794:	08006805 	.word	0x08006805
 8005798:	08006827 	.word	0x08006827
 800579c:	0800685f 	.word	0x0800685f
 80057a0:	08006883 	.word	0x08006883

080057a4 <_cleanup_r>:
 80057a4:	4901      	ldr	r1, [pc, #4]	; (80057ac <_cleanup_r+0x8>)
 80057a6:	f000 b8af 	b.w	8005908 <_fwalk_reent>
 80057aa:	bf00      	nop
 80057ac:	08006b99 	.word	0x08006b99

080057b0 <__sfmoreglue>:
 80057b0:	b570      	push	{r4, r5, r6, lr}
 80057b2:	2268      	movs	r2, #104	; 0x68
 80057b4:	1e4d      	subs	r5, r1, #1
 80057b6:	4355      	muls	r5, r2
 80057b8:	460e      	mov	r6, r1
 80057ba:	f105 0174 	add.w	r1, r5, #116	; 0x74
 80057be:	f000 fce7 	bl	8006190 <_malloc_r>
 80057c2:	4604      	mov	r4, r0
 80057c4:	b140      	cbz	r0, 80057d8 <__sfmoreglue+0x28>
 80057c6:	2100      	movs	r1, #0
 80057c8:	e9c0 1600 	strd	r1, r6, [r0]
 80057cc:	300c      	adds	r0, #12
 80057ce:	60a0      	str	r0, [r4, #8]
 80057d0:	f105 0268 	add.w	r2, r5, #104	; 0x68
 80057d4:	f7fe fc9c 	bl	8004110 <memset>
 80057d8:	4620      	mov	r0, r4
 80057da:	bd70      	pop	{r4, r5, r6, pc}

080057dc <__sfp_lock_acquire>:
 80057dc:	4801      	ldr	r0, [pc, #4]	; (80057e4 <__sfp_lock_acquire+0x8>)
 80057de:	f000 b8b8 	b.w	8005952 <__retarget_lock_acquire_recursive>
 80057e2:	bf00      	nop
 80057e4:	2000127d 	.word	0x2000127d

080057e8 <__sfp_lock_release>:
 80057e8:	4801      	ldr	r0, [pc, #4]	; (80057f0 <__sfp_lock_release+0x8>)
 80057ea:	f000 b8b3 	b.w	8005954 <__retarget_lock_release_recursive>
 80057ee:	bf00      	nop
 80057f0:	2000127d 	.word	0x2000127d

080057f4 <__sinit_lock_acquire>:
 80057f4:	4801      	ldr	r0, [pc, #4]	; (80057fc <__sinit_lock_acquire+0x8>)
 80057f6:	f000 b8ac 	b.w	8005952 <__retarget_lock_acquire_recursive>
 80057fa:	bf00      	nop
 80057fc:	2000127e 	.word	0x2000127e

08005800 <__sinit_lock_release>:
 8005800:	4801      	ldr	r0, [pc, #4]	; (8005808 <__sinit_lock_release+0x8>)
 8005802:	f000 b8a7 	b.w	8005954 <__retarget_lock_release_recursive>
 8005806:	bf00      	nop
 8005808:	2000127e 	.word	0x2000127e

0800580c <__sinit>:
 800580c:	b510      	push	{r4, lr}
 800580e:	4604      	mov	r4, r0
 8005810:	f7ff fff0 	bl	80057f4 <__sinit_lock_acquire>
 8005814:	69a3      	ldr	r3, [r4, #24]
 8005816:	b11b      	cbz	r3, 8005820 <__sinit+0x14>
 8005818:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800581c:	f7ff bff0 	b.w	8005800 <__sinit_lock_release>
 8005820:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8005824:	6523      	str	r3, [r4, #80]	; 0x50
 8005826:	4b13      	ldr	r3, [pc, #76]	; (8005874 <__sinit+0x68>)
 8005828:	4a13      	ldr	r2, [pc, #76]	; (8005878 <__sinit+0x6c>)
 800582a:	681b      	ldr	r3, [r3, #0]
 800582c:	62a2      	str	r2, [r4, #40]	; 0x28
 800582e:	42a3      	cmp	r3, r4
 8005830:	bf04      	itt	eq
 8005832:	2301      	moveq	r3, #1
 8005834:	61a3      	streq	r3, [r4, #24]
 8005836:	4620      	mov	r0, r4
 8005838:	f000 f820 	bl	800587c <__sfp>
 800583c:	6060      	str	r0, [r4, #4]
 800583e:	4620      	mov	r0, r4
 8005840:	f000 f81c 	bl	800587c <__sfp>
 8005844:	60a0      	str	r0, [r4, #8]
 8005846:	4620      	mov	r0, r4
 8005848:	f000 f818 	bl	800587c <__sfp>
 800584c:	2200      	movs	r2, #0
 800584e:	60e0      	str	r0, [r4, #12]
 8005850:	2104      	movs	r1, #4
 8005852:	6860      	ldr	r0, [r4, #4]
 8005854:	f7ff ff82 	bl	800575c <std>
 8005858:	68a0      	ldr	r0, [r4, #8]
 800585a:	2201      	movs	r2, #1
 800585c:	2109      	movs	r1, #9
 800585e:	f7ff ff7d 	bl	800575c <std>
 8005862:	68e0      	ldr	r0, [r4, #12]
 8005864:	2202      	movs	r2, #2
 8005866:	2112      	movs	r1, #18
 8005868:	f7ff ff78 	bl	800575c <std>
 800586c:	2301      	movs	r3, #1
 800586e:	61a3      	str	r3, [r4, #24]
 8005870:	e7d2      	b.n	8005818 <__sinit+0xc>
 8005872:	bf00      	nop
 8005874:	08007310 	.word	0x08007310
 8005878:	080057a5 	.word	0x080057a5

0800587c <__sfp>:
 800587c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800587e:	4607      	mov	r7, r0
 8005880:	f7ff ffac 	bl	80057dc <__sfp_lock_acquire>
 8005884:	4b1e      	ldr	r3, [pc, #120]	; (8005900 <__sfp+0x84>)
 8005886:	681e      	ldr	r6, [r3, #0]
 8005888:	69b3      	ldr	r3, [r6, #24]
 800588a:	b913      	cbnz	r3, 8005892 <__sfp+0x16>
 800588c:	4630      	mov	r0, r6
 800588e:	f7ff ffbd 	bl	800580c <__sinit>
 8005892:	3648      	adds	r6, #72	; 0x48
 8005894:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8005898:	3b01      	subs	r3, #1
 800589a:	d503      	bpl.n	80058a4 <__sfp+0x28>
 800589c:	6833      	ldr	r3, [r6, #0]
 800589e:	b30b      	cbz	r3, 80058e4 <__sfp+0x68>
 80058a0:	6836      	ldr	r6, [r6, #0]
 80058a2:	e7f7      	b.n	8005894 <__sfp+0x18>
 80058a4:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 80058a8:	b9d5      	cbnz	r5, 80058e0 <__sfp+0x64>
 80058aa:	4b16      	ldr	r3, [pc, #88]	; (8005904 <__sfp+0x88>)
 80058ac:	60e3      	str	r3, [r4, #12]
 80058ae:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80058b2:	6665      	str	r5, [r4, #100]	; 0x64
 80058b4:	f000 f84c 	bl	8005950 <__retarget_lock_init_recursive>
 80058b8:	f7ff ff96 	bl	80057e8 <__sfp_lock_release>
 80058bc:	e9c4 5501 	strd	r5, r5, [r4, #4]
 80058c0:	e9c4 5504 	strd	r5, r5, [r4, #16]
 80058c4:	6025      	str	r5, [r4, #0]
 80058c6:	61a5      	str	r5, [r4, #24]
 80058c8:	2208      	movs	r2, #8
 80058ca:	4629      	mov	r1, r5
 80058cc:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 80058d0:	f7fe fc1e 	bl	8004110 <memset>
 80058d4:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 80058d8:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 80058dc:	4620      	mov	r0, r4
 80058de:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80058e0:	3468      	adds	r4, #104	; 0x68
 80058e2:	e7d9      	b.n	8005898 <__sfp+0x1c>
 80058e4:	2104      	movs	r1, #4
 80058e6:	4638      	mov	r0, r7
 80058e8:	f7ff ff62 	bl	80057b0 <__sfmoreglue>
 80058ec:	4604      	mov	r4, r0
 80058ee:	6030      	str	r0, [r6, #0]
 80058f0:	2800      	cmp	r0, #0
 80058f2:	d1d5      	bne.n	80058a0 <__sfp+0x24>
 80058f4:	f7ff ff78 	bl	80057e8 <__sfp_lock_release>
 80058f8:	230c      	movs	r3, #12
 80058fa:	603b      	str	r3, [r7, #0]
 80058fc:	e7ee      	b.n	80058dc <__sfp+0x60>
 80058fe:	bf00      	nop
 8005900:	08007310 	.word	0x08007310
 8005904:	ffff0001 	.word	0xffff0001

08005908 <_fwalk_reent>:
 8005908:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800590c:	4606      	mov	r6, r0
 800590e:	4688      	mov	r8, r1
 8005910:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8005914:	2700      	movs	r7, #0
 8005916:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800591a:	f1b9 0901 	subs.w	r9, r9, #1
 800591e:	d505      	bpl.n	800592c <_fwalk_reent+0x24>
 8005920:	6824      	ldr	r4, [r4, #0]
 8005922:	2c00      	cmp	r4, #0
 8005924:	d1f7      	bne.n	8005916 <_fwalk_reent+0xe>
 8005926:	4638      	mov	r0, r7
 8005928:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800592c:	89ab      	ldrh	r3, [r5, #12]
 800592e:	2b01      	cmp	r3, #1
 8005930:	d907      	bls.n	8005942 <_fwalk_reent+0x3a>
 8005932:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005936:	3301      	adds	r3, #1
 8005938:	d003      	beq.n	8005942 <_fwalk_reent+0x3a>
 800593a:	4629      	mov	r1, r5
 800593c:	4630      	mov	r0, r6
 800593e:	47c0      	blx	r8
 8005940:	4307      	orrs	r7, r0
 8005942:	3568      	adds	r5, #104	; 0x68
 8005944:	e7e9      	b.n	800591a <_fwalk_reent+0x12>
	...

08005948 <_localeconv_r>:
 8005948:	4800      	ldr	r0, [pc, #0]	; (800594c <_localeconv_r+0x4>)
 800594a:	4770      	bx	lr
 800594c:	20000158 	.word	0x20000158

08005950 <__retarget_lock_init_recursive>:
 8005950:	4770      	bx	lr

08005952 <__retarget_lock_acquire_recursive>:
 8005952:	4770      	bx	lr

08005954 <__retarget_lock_release_recursive>:
 8005954:	4770      	bx	lr
	...

08005958 <malloc>:
 8005958:	4b02      	ldr	r3, [pc, #8]	; (8005964 <malloc+0xc>)
 800595a:	4601      	mov	r1, r0
 800595c:	6818      	ldr	r0, [r3, #0]
 800595e:	f000 bc17 	b.w	8006190 <_malloc_r>
 8005962:	bf00      	nop
 8005964:	20000004 	.word	0x20000004

08005968 <memcpy>:
 8005968:	440a      	add	r2, r1
 800596a:	4291      	cmp	r1, r2
 800596c:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
 8005970:	d100      	bne.n	8005974 <memcpy+0xc>
 8005972:	4770      	bx	lr
 8005974:	b510      	push	{r4, lr}
 8005976:	f811 4b01 	ldrb.w	r4, [r1], #1
 800597a:	f803 4f01 	strb.w	r4, [r3, #1]!
 800597e:	4291      	cmp	r1, r2
 8005980:	d1f9      	bne.n	8005976 <memcpy+0xe>
 8005982:	bd10      	pop	{r4, pc}

08005984 <_Balloc>:
 8005984:	b570      	push	{r4, r5, r6, lr}
 8005986:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005988:	4604      	mov	r4, r0
 800598a:	460d      	mov	r5, r1
 800598c:	b976      	cbnz	r6, 80059ac <_Balloc+0x28>
 800598e:	2010      	movs	r0, #16
 8005990:	f7ff ffe2 	bl	8005958 <malloc>
 8005994:	4602      	mov	r2, r0
 8005996:	6260      	str	r0, [r4, #36]	; 0x24
 8005998:	b920      	cbnz	r0, 80059a4 <_Balloc+0x20>
 800599a:	4b18      	ldr	r3, [pc, #96]	; (80059fc <_Balloc+0x78>)
 800599c:	4818      	ldr	r0, [pc, #96]	; (8005a00 <_Balloc+0x7c>)
 800599e:	2166      	movs	r1, #102	; 0x66
 80059a0:	f001 f846 	bl	8006a30 <__assert_func>
 80059a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80059a8:	6006      	str	r6, [r0, #0]
 80059aa:	60c6      	str	r6, [r0, #12]
 80059ac:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80059ae:	68f3      	ldr	r3, [r6, #12]
 80059b0:	b183      	cbz	r3, 80059d4 <_Balloc+0x50>
 80059b2:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059b4:	68db      	ldr	r3, [r3, #12]
 80059b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80059ba:	b9b8      	cbnz	r0, 80059ec <_Balloc+0x68>
 80059bc:	2101      	movs	r1, #1
 80059be:	fa01 f605 	lsl.w	r6, r1, r5
 80059c2:	1d72      	adds	r2, r6, #5
 80059c4:	0092      	lsls	r2, r2, #2
 80059c6:	4620      	mov	r0, r4
 80059c8:	f000 fb60 	bl	800608c <_calloc_r>
 80059cc:	b160      	cbz	r0, 80059e8 <_Balloc+0x64>
 80059ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80059d2:	e00e      	b.n	80059f2 <_Balloc+0x6e>
 80059d4:	2221      	movs	r2, #33	; 0x21
 80059d6:	2104      	movs	r1, #4
 80059d8:	4620      	mov	r0, r4
 80059da:	f000 fb57 	bl	800608c <_calloc_r>
 80059de:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80059e0:	60f0      	str	r0, [r6, #12]
 80059e2:	68db      	ldr	r3, [r3, #12]
 80059e4:	2b00      	cmp	r3, #0
 80059e6:	d1e4      	bne.n	80059b2 <_Balloc+0x2e>
 80059e8:	2000      	movs	r0, #0
 80059ea:	bd70      	pop	{r4, r5, r6, pc}
 80059ec:	6802      	ldr	r2, [r0, #0]
 80059ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80059f2:	2300      	movs	r3, #0
 80059f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80059f8:	e7f7      	b.n	80059ea <_Balloc+0x66>
 80059fa:	bf00      	nop
 80059fc:	08007355 	.word	0x08007355
 8005a00:	08007438 	.word	0x08007438

08005a04 <_Bfree>:
 8005a04:	b570      	push	{r4, r5, r6, lr}
 8005a06:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8005a08:	4605      	mov	r5, r0
 8005a0a:	460c      	mov	r4, r1
 8005a0c:	b976      	cbnz	r6, 8005a2c <_Bfree+0x28>
 8005a0e:	2010      	movs	r0, #16
 8005a10:	f7ff ffa2 	bl	8005958 <malloc>
 8005a14:	4602      	mov	r2, r0
 8005a16:	6268      	str	r0, [r5, #36]	; 0x24
 8005a18:	b920      	cbnz	r0, 8005a24 <_Bfree+0x20>
 8005a1a:	4b09      	ldr	r3, [pc, #36]	; (8005a40 <_Bfree+0x3c>)
 8005a1c:	4809      	ldr	r0, [pc, #36]	; (8005a44 <_Bfree+0x40>)
 8005a1e:	218a      	movs	r1, #138	; 0x8a
 8005a20:	f001 f806 	bl	8006a30 <__assert_func>
 8005a24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8005a28:	6006      	str	r6, [r0, #0]
 8005a2a:	60c6      	str	r6, [r0, #12]
 8005a2c:	b13c      	cbz	r4, 8005a3e <_Bfree+0x3a>
 8005a2e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8005a30:	6862      	ldr	r2, [r4, #4]
 8005a32:	68db      	ldr	r3, [r3, #12]
 8005a34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8005a38:	6021      	str	r1, [r4, #0]
 8005a3a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8005a3e:	bd70      	pop	{r4, r5, r6, pc}
 8005a40:	08007355 	.word	0x08007355
 8005a44:	08007438 	.word	0x08007438

08005a48 <__multadd>:
 8005a48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005a4c:	690d      	ldr	r5, [r1, #16]
 8005a4e:	4607      	mov	r7, r0
 8005a50:	460c      	mov	r4, r1
 8005a52:	461e      	mov	r6, r3
 8005a54:	f101 0c14 	add.w	ip, r1, #20
 8005a58:	2000      	movs	r0, #0
 8005a5a:	f8dc 3000 	ldr.w	r3, [ip]
 8005a5e:	b299      	uxth	r1, r3
 8005a60:	fb02 6101 	mla	r1, r2, r1, r6
 8005a64:	0c1e      	lsrs	r6, r3, #16
 8005a66:	0c0b      	lsrs	r3, r1, #16
 8005a68:	fb02 3306 	mla	r3, r2, r6, r3
 8005a6c:	b289      	uxth	r1, r1
 8005a6e:	3001      	adds	r0, #1
 8005a70:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8005a74:	4285      	cmp	r5, r0
 8005a76:	f84c 1b04 	str.w	r1, [ip], #4
 8005a7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8005a7e:	dcec      	bgt.n	8005a5a <__multadd+0x12>
 8005a80:	b30e      	cbz	r6, 8005ac6 <__multadd+0x7e>
 8005a82:	68a3      	ldr	r3, [r4, #8]
 8005a84:	42ab      	cmp	r3, r5
 8005a86:	dc19      	bgt.n	8005abc <__multadd+0x74>
 8005a88:	6861      	ldr	r1, [r4, #4]
 8005a8a:	4638      	mov	r0, r7
 8005a8c:	3101      	adds	r1, #1
 8005a8e:	f7ff ff79 	bl	8005984 <_Balloc>
 8005a92:	4680      	mov	r8, r0
 8005a94:	b928      	cbnz	r0, 8005aa2 <__multadd+0x5a>
 8005a96:	4602      	mov	r2, r0
 8005a98:	4b0c      	ldr	r3, [pc, #48]	; (8005acc <__multadd+0x84>)
 8005a9a:	480d      	ldr	r0, [pc, #52]	; (8005ad0 <__multadd+0x88>)
 8005a9c:	21b5      	movs	r1, #181	; 0xb5
 8005a9e:	f000 ffc7 	bl	8006a30 <__assert_func>
 8005aa2:	6922      	ldr	r2, [r4, #16]
 8005aa4:	3202      	adds	r2, #2
 8005aa6:	f104 010c 	add.w	r1, r4, #12
 8005aaa:	0092      	lsls	r2, r2, #2
 8005aac:	300c      	adds	r0, #12
 8005aae:	f7ff ff5b 	bl	8005968 <memcpy>
 8005ab2:	4621      	mov	r1, r4
 8005ab4:	4638      	mov	r0, r7
 8005ab6:	f7ff ffa5 	bl	8005a04 <_Bfree>
 8005aba:	4644      	mov	r4, r8
 8005abc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8005ac0:	3501      	adds	r5, #1
 8005ac2:	615e      	str	r6, [r3, #20]
 8005ac4:	6125      	str	r5, [r4, #16]
 8005ac6:	4620      	mov	r0, r4
 8005ac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8005acc:	080073c7 	.word	0x080073c7
 8005ad0:	08007438 	.word	0x08007438

08005ad4 <__hi0bits>:
 8005ad4:	0c03      	lsrs	r3, r0, #16
 8005ad6:	041b      	lsls	r3, r3, #16
 8005ad8:	b9d3      	cbnz	r3, 8005b10 <__hi0bits+0x3c>
 8005ada:	0400      	lsls	r0, r0, #16
 8005adc:	2310      	movs	r3, #16
 8005ade:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8005ae2:	bf04      	itt	eq
 8005ae4:	0200      	lsleq	r0, r0, #8
 8005ae6:	3308      	addeq	r3, #8
 8005ae8:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8005aec:	bf04      	itt	eq
 8005aee:	0100      	lsleq	r0, r0, #4
 8005af0:	3304      	addeq	r3, #4
 8005af2:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8005af6:	bf04      	itt	eq
 8005af8:	0080      	lsleq	r0, r0, #2
 8005afa:	3302      	addeq	r3, #2
 8005afc:	2800      	cmp	r0, #0
 8005afe:	db05      	blt.n	8005b0c <__hi0bits+0x38>
 8005b00:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8005b04:	f103 0301 	add.w	r3, r3, #1
 8005b08:	bf08      	it	eq
 8005b0a:	2320      	moveq	r3, #32
 8005b0c:	4618      	mov	r0, r3
 8005b0e:	4770      	bx	lr
 8005b10:	2300      	movs	r3, #0
 8005b12:	e7e4      	b.n	8005ade <__hi0bits+0xa>

08005b14 <__lo0bits>:
 8005b14:	6803      	ldr	r3, [r0, #0]
 8005b16:	f013 0207 	ands.w	r2, r3, #7
 8005b1a:	4601      	mov	r1, r0
 8005b1c:	d00b      	beq.n	8005b36 <__lo0bits+0x22>
 8005b1e:	07da      	lsls	r2, r3, #31
 8005b20:	d423      	bmi.n	8005b6a <__lo0bits+0x56>
 8005b22:	0798      	lsls	r0, r3, #30
 8005b24:	bf49      	itett	mi
 8005b26:	085b      	lsrmi	r3, r3, #1
 8005b28:	089b      	lsrpl	r3, r3, #2
 8005b2a:	2001      	movmi	r0, #1
 8005b2c:	600b      	strmi	r3, [r1, #0]
 8005b2e:	bf5c      	itt	pl
 8005b30:	600b      	strpl	r3, [r1, #0]
 8005b32:	2002      	movpl	r0, #2
 8005b34:	4770      	bx	lr
 8005b36:	b298      	uxth	r0, r3
 8005b38:	b9a8      	cbnz	r0, 8005b66 <__lo0bits+0x52>
 8005b3a:	0c1b      	lsrs	r3, r3, #16
 8005b3c:	2010      	movs	r0, #16
 8005b3e:	b2da      	uxtb	r2, r3
 8005b40:	b90a      	cbnz	r2, 8005b46 <__lo0bits+0x32>
 8005b42:	3008      	adds	r0, #8
 8005b44:	0a1b      	lsrs	r3, r3, #8
 8005b46:	071a      	lsls	r2, r3, #28
 8005b48:	bf04      	itt	eq
 8005b4a:	091b      	lsreq	r3, r3, #4
 8005b4c:	3004      	addeq	r0, #4
 8005b4e:	079a      	lsls	r2, r3, #30
 8005b50:	bf04      	itt	eq
 8005b52:	089b      	lsreq	r3, r3, #2
 8005b54:	3002      	addeq	r0, #2
 8005b56:	07da      	lsls	r2, r3, #31
 8005b58:	d403      	bmi.n	8005b62 <__lo0bits+0x4e>
 8005b5a:	085b      	lsrs	r3, r3, #1
 8005b5c:	f100 0001 	add.w	r0, r0, #1
 8005b60:	d005      	beq.n	8005b6e <__lo0bits+0x5a>
 8005b62:	600b      	str	r3, [r1, #0]
 8005b64:	4770      	bx	lr
 8005b66:	4610      	mov	r0, r2
 8005b68:	e7e9      	b.n	8005b3e <__lo0bits+0x2a>
 8005b6a:	2000      	movs	r0, #0
 8005b6c:	4770      	bx	lr
 8005b6e:	2020      	movs	r0, #32
 8005b70:	4770      	bx	lr
	...

08005b74 <__i2b>:
 8005b74:	b510      	push	{r4, lr}
 8005b76:	460c      	mov	r4, r1
 8005b78:	2101      	movs	r1, #1
 8005b7a:	f7ff ff03 	bl	8005984 <_Balloc>
 8005b7e:	4602      	mov	r2, r0
 8005b80:	b928      	cbnz	r0, 8005b8e <__i2b+0x1a>
 8005b82:	4b05      	ldr	r3, [pc, #20]	; (8005b98 <__i2b+0x24>)
 8005b84:	4805      	ldr	r0, [pc, #20]	; (8005b9c <__i2b+0x28>)
 8005b86:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8005b8a:	f000 ff51 	bl	8006a30 <__assert_func>
 8005b8e:	2301      	movs	r3, #1
 8005b90:	6144      	str	r4, [r0, #20]
 8005b92:	6103      	str	r3, [r0, #16]
 8005b94:	bd10      	pop	{r4, pc}
 8005b96:	bf00      	nop
 8005b98:	080073c7 	.word	0x080073c7
 8005b9c:	08007438 	.word	0x08007438

08005ba0 <__multiply>:
 8005ba0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ba4:	4691      	mov	r9, r2
 8005ba6:	690a      	ldr	r2, [r1, #16]
 8005ba8:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8005bac:	429a      	cmp	r2, r3
 8005bae:	bfb8      	it	lt
 8005bb0:	460b      	movlt	r3, r1
 8005bb2:	460c      	mov	r4, r1
 8005bb4:	bfbc      	itt	lt
 8005bb6:	464c      	movlt	r4, r9
 8005bb8:	4699      	movlt	r9, r3
 8005bba:	6927      	ldr	r7, [r4, #16]
 8005bbc:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8005bc0:	68a3      	ldr	r3, [r4, #8]
 8005bc2:	6861      	ldr	r1, [r4, #4]
 8005bc4:	eb07 060a 	add.w	r6, r7, sl
 8005bc8:	42b3      	cmp	r3, r6
 8005bca:	b085      	sub	sp, #20
 8005bcc:	bfb8      	it	lt
 8005bce:	3101      	addlt	r1, #1
 8005bd0:	f7ff fed8 	bl	8005984 <_Balloc>
 8005bd4:	b930      	cbnz	r0, 8005be4 <__multiply+0x44>
 8005bd6:	4602      	mov	r2, r0
 8005bd8:	4b44      	ldr	r3, [pc, #272]	; (8005cec <__multiply+0x14c>)
 8005bda:	4845      	ldr	r0, [pc, #276]	; (8005cf0 <__multiply+0x150>)
 8005bdc:	f240 115d 	movw	r1, #349	; 0x15d
 8005be0:	f000 ff26 	bl	8006a30 <__assert_func>
 8005be4:	f100 0514 	add.w	r5, r0, #20
 8005be8:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8005bec:	462b      	mov	r3, r5
 8005bee:	2200      	movs	r2, #0
 8005bf0:	4543      	cmp	r3, r8
 8005bf2:	d321      	bcc.n	8005c38 <__multiply+0x98>
 8005bf4:	f104 0314 	add.w	r3, r4, #20
 8005bf8:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8005bfc:	f109 0314 	add.w	r3, r9, #20
 8005c00:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8005c04:	9202      	str	r2, [sp, #8]
 8005c06:	1b3a      	subs	r2, r7, r4
 8005c08:	3a15      	subs	r2, #21
 8005c0a:	f022 0203 	bic.w	r2, r2, #3
 8005c0e:	3204      	adds	r2, #4
 8005c10:	f104 0115 	add.w	r1, r4, #21
 8005c14:	428f      	cmp	r7, r1
 8005c16:	bf38      	it	cc
 8005c18:	2204      	movcc	r2, #4
 8005c1a:	9201      	str	r2, [sp, #4]
 8005c1c:	9a02      	ldr	r2, [sp, #8]
 8005c1e:	9303      	str	r3, [sp, #12]
 8005c20:	429a      	cmp	r2, r3
 8005c22:	d80c      	bhi.n	8005c3e <__multiply+0x9e>
 8005c24:	2e00      	cmp	r6, #0
 8005c26:	dd03      	ble.n	8005c30 <__multiply+0x90>
 8005c28:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8005c2c:	2b00      	cmp	r3, #0
 8005c2e:	d05a      	beq.n	8005ce6 <__multiply+0x146>
 8005c30:	6106      	str	r6, [r0, #16]
 8005c32:	b005      	add	sp, #20
 8005c34:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005c38:	f843 2b04 	str.w	r2, [r3], #4
 8005c3c:	e7d8      	b.n	8005bf0 <__multiply+0x50>
 8005c3e:	f8b3 a000 	ldrh.w	sl, [r3]
 8005c42:	f1ba 0f00 	cmp.w	sl, #0
 8005c46:	d024      	beq.n	8005c92 <__multiply+0xf2>
 8005c48:	f104 0e14 	add.w	lr, r4, #20
 8005c4c:	46a9      	mov	r9, r5
 8005c4e:	f04f 0c00 	mov.w	ip, #0
 8005c52:	f85e 2b04 	ldr.w	r2, [lr], #4
 8005c56:	f8d9 1000 	ldr.w	r1, [r9]
 8005c5a:	fa1f fb82 	uxth.w	fp, r2
 8005c5e:	b289      	uxth	r1, r1
 8005c60:	fb0a 110b 	mla	r1, sl, fp, r1
 8005c64:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8005c68:	f8d9 2000 	ldr.w	r2, [r9]
 8005c6c:	4461      	add	r1, ip
 8005c6e:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005c72:	fb0a c20b 	mla	r2, sl, fp, ip
 8005c76:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8005c7a:	b289      	uxth	r1, r1
 8005c7c:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8005c80:	4577      	cmp	r7, lr
 8005c82:	f849 1b04 	str.w	r1, [r9], #4
 8005c86:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8005c8a:	d8e2      	bhi.n	8005c52 <__multiply+0xb2>
 8005c8c:	9a01      	ldr	r2, [sp, #4]
 8005c8e:	f845 c002 	str.w	ip, [r5, r2]
 8005c92:	9a03      	ldr	r2, [sp, #12]
 8005c94:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8005c98:	3304      	adds	r3, #4
 8005c9a:	f1b9 0f00 	cmp.w	r9, #0
 8005c9e:	d020      	beq.n	8005ce2 <__multiply+0x142>
 8005ca0:	6829      	ldr	r1, [r5, #0]
 8005ca2:	f104 0c14 	add.w	ip, r4, #20
 8005ca6:	46ae      	mov	lr, r5
 8005ca8:	f04f 0a00 	mov.w	sl, #0
 8005cac:	f8bc b000 	ldrh.w	fp, [ip]
 8005cb0:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8005cb4:	fb09 220b 	mla	r2, r9, fp, r2
 8005cb8:	4492      	add	sl, r2
 8005cba:	b289      	uxth	r1, r1
 8005cbc:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8005cc0:	f84e 1b04 	str.w	r1, [lr], #4
 8005cc4:	f85c 2b04 	ldr.w	r2, [ip], #4
 8005cc8:	f8be 1000 	ldrh.w	r1, [lr]
 8005ccc:	0c12      	lsrs	r2, r2, #16
 8005cce:	fb09 1102 	mla	r1, r9, r2, r1
 8005cd2:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8005cd6:	4567      	cmp	r7, ip
 8005cd8:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8005cdc:	d8e6      	bhi.n	8005cac <__multiply+0x10c>
 8005cde:	9a01      	ldr	r2, [sp, #4]
 8005ce0:	50a9      	str	r1, [r5, r2]
 8005ce2:	3504      	adds	r5, #4
 8005ce4:	e79a      	b.n	8005c1c <__multiply+0x7c>
 8005ce6:	3e01      	subs	r6, #1
 8005ce8:	e79c      	b.n	8005c24 <__multiply+0x84>
 8005cea:	bf00      	nop
 8005cec:	080073c7 	.word	0x080073c7
 8005cf0:	08007438 	.word	0x08007438

08005cf4 <__pow5mult>:
 8005cf4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005cf8:	4615      	mov	r5, r2
 8005cfa:	f012 0203 	ands.w	r2, r2, #3
 8005cfe:	4606      	mov	r6, r0
 8005d00:	460f      	mov	r7, r1
 8005d02:	d007      	beq.n	8005d14 <__pow5mult+0x20>
 8005d04:	4c25      	ldr	r4, [pc, #148]	; (8005d9c <__pow5mult+0xa8>)
 8005d06:	3a01      	subs	r2, #1
 8005d08:	2300      	movs	r3, #0
 8005d0a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8005d0e:	f7ff fe9b 	bl	8005a48 <__multadd>
 8005d12:	4607      	mov	r7, r0
 8005d14:	10ad      	asrs	r5, r5, #2
 8005d16:	d03d      	beq.n	8005d94 <__pow5mult+0xa0>
 8005d18:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8005d1a:	b97c      	cbnz	r4, 8005d3c <__pow5mult+0x48>
 8005d1c:	2010      	movs	r0, #16
 8005d1e:	f7ff fe1b 	bl	8005958 <malloc>
 8005d22:	4602      	mov	r2, r0
 8005d24:	6270      	str	r0, [r6, #36]	; 0x24
 8005d26:	b928      	cbnz	r0, 8005d34 <__pow5mult+0x40>
 8005d28:	4b1d      	ldr	r3, [pc, #116]	; (8005da0 <__pow5mult+0xac>)
 8005d2a:	481e      	ldr	r0, [pc, #120]	; (8005da4 <__pow5mult+0xb0>)
 8005d2c:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8005d30:	f000 fe7e 	bl	8006a30 <__assert_func>
 8005d34:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8005d38:	6004      	str	r4, [r0, #0]
 8005d3a:	60c4      	str	r4, [r0, #12]
 8005d3c:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8005d40:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8005d44:	b94c      	cbnz	r4, 8005d5a <__pow5mult+0x66>
 8005d46:	f240 2171 	movw	r1, #625	; 0x271
 8005d4a:	4630      	mov	r0, r6
 8005d4c:	f7ff ff12 	bl	8005b74 <__i2b>
 8005d50:	2300      	movs	r3, #0
 8005d52:	f8c8 0008 	str.w	r0, [r8, #8]
 8005d56:	4604      	mov	r4, r0
 8005d58:	6003      	str	r3, [r0, #0]
 8005d5a:	f04f 0900 	mov.w	r9, #0
 8005d5e:	07eb      	lsls	r3, r5, #31
 8005d60:	d50a      	bpl.n	8005d78 <__pow5mult+0x84>
 8005d62:	4639      	mov	r1, r7
 8005d64:	4622      	mov	r2, r4
 8005d66:	4630      	mov	r0, r6
 8005d68:	f7ff ff1a 	bl	8005ba0 <__multiply>
 8005d6c:	4639      	mov	r1, r7
 8005d6e:	4680      	mov	r8, r0
 8005d70:	4630      	mov	r0, r6
 8005d72:	f7ff fe47 	bl	8005a04 <_Bfree>
 8005d76:	4647      	mov	r7, r8
 8005d78:	106d      	asrs	r5, r5, #1
 8005d7a:	d00b      	beq.n	8005d94 <__pow5mult+0xa0>
 8005d7c:	6820      	ldr	r0, [r4, #0]
 8005d7e:	b938      	cbnz	r0, 8005d90 <__pow5mult+0x9c>
 8005d80:	4622      	mov	r2, r4
 8005d82:	4621      	mov	r1, r4
 8005d84:	4630      	mov	r0, r6
 8005d86:	f7ff ff0b 	bl	8005ba0 <__multiply>
 8005d8a:	6020      	str	r0, [r4, #0]
 8005d8c:	f8c0 9000 	str.w	r9, [r0]
 8005d90:	4604      	mov	r4, r0
 8005d92:	e7e4      	b.n	8005d5e <__pow5mult+0x6a>
 8005d94:	4638      	mov	r0, r7
 8005d96:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005d9a:	bf00      	nop
 8005d9c:	08007588 	.word	0x08007588
 8005da0:	08007355 	.word	0x08007355
 8005da4:	08007438 	.word	0x08007438

08005da8 <__lshift>:
 8005da8:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8005dac:	460c      	mov	r4, r1
 8005dae:	6849      	ldr	r1, [r1, #4]
 8005db0:	6923      	ldr	r3, [r4, #16]
 8005db2:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8005db6:	68a3      	ldr	r3, [r4, #8]
 8005db8:	4607      	mov	r7, r0
 8005dba:	4691      	mov	r9, r2
 8005dbc:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8005dc0:	f108 0601 	add.w	r6, r8, #1
 8005dc4:	42b3      	cmp	r3, r6
 8005dc6:	db0b      	blt.n	8005de0 <__lshift+0x38>
 8005dc8:	4638      	mov	r0, r7
 8005dca:	f7ff fddb 	bl	8005984 <_Balloc>
 8005dce:	4605      	mov	r5, r0
 8005dd0:	b948      	cbnz	r0, 8005de6 <__lshift+0x3e>
 8005dd2:	4602      	mov	r2, r0
 8005dd4:	4b2a      	ldr	r3, [pc, #168]	; (8005e80 <__lshift+0xd8>)
 8005dd6:	482b      	ldr	r0, [pc, #172]	; (8005e84 <__lshift+0xdc>)
 8005dd8:	f240 11d9 	movw	r1, #473	; 0x1d9
 8005ddc:	f000 fe28 	bl	8006a30 <__assert_func>
 8005de0:	3101      	adds	r1, #1
 8005de2:	005b      	lsls	r3, r3, #1
 8005de4:	e7ee      	b.n	8005dc4 <__lshift+0x1c>
 8005de6:	2300      	movs	r3, #0
 8005de8:	f100 0114 	add.w	r1, r0, #20
 8005dec:	f100 0210 	add.w	r2, r0, #16
 8005df0:	4618      	mov	r0, r3
 8005df2:	4553      	cmp	r3, sl
 8005df4:	db37      	blt.n	8005e66 <__lshift+0xbe>
 8005df6:	6920      	ldr	r0, [r4, #16]
 8005df8:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8005dfc:	f104 0314 	add.w	r3, r4, #20
 8005e00:	f019 091f 	ands.w	r9, r9, #31
 8005e04:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8005e08:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8005e0c:	d02f      	beq.n	8005e6e <__lshift+0xc6>
 8005e0e:	f1c9 0e20 	rsb	lr, r9, #32
 8005e12:	468a      	mov	sl, r1
 8005e14:	f04f 0c00 	mov.w	ip, #0
 8005e18:	681a      	ldr	r2, [r3, #0]
 8005e1a:	fa02 f209 	lsl.w	r2, r2, r9
 8005e1e:	ea42 020c 	orr.w	r2, r2, ip
 8005e22:	f84a 2b04 	str.w	r2, [sl], #4
 8005e26:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e2a:	4298      	cmp	r0, r3
 8005e2c:	fa22 fc0e 	lsr.w	ip, r2, lr
 8005e30:	d8f2      	bhi.n	8005e18 <__lshift+0x70>
 8005e32:	1b03      	subs	r3, r0, r4
 8005e34:	3b15      	subs	r3, #21
 8005e36:	f023 0303 	bic.w	r3, r3, #3
 8005e3a:	3304      	adds	r3, #4
 8005e3c:	f104 0215 	add.w	r2, r4, #21
 8005e40:	4290      	cmp	r0, r2
 8005e42:	bf38      	it	cc
 8005e44:	2304      	movcc	r3, #4
 8005e46:	f841 c003 	str.w	ip, [r1, r3]
 8005e4a:	f1bc 0f00 	cmp.w	ip, #0
 8005e4e:	d001      	beq.n	8005e54 <__lshift+0xac>
 8005e50:	f108 0602 	add.w	r6, r8, #2
 8005e54:	3e01      	subs	r6, #1
 8005e56:	4638      	mov	r0, r7
 8005e58:	612e      	str	r6, [r5, #16]
 8005e5a:	4621      	mov	r1, r4
 8005e5c:	f7ff fdd2 	bl	8005a04 <_Bfree>
 8005e60:	4628      	mov	r0, r5
 8005e62:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8005e66:	f842 0f04 	str.w	r0, [r2, #4]!
 8005e6a:	3301      	adds	r3, #1
 8005e6c:	e7c1      	b.n	8005df2 <__lshift+0x4a>
 8005e6e:	3904      	subs	r1, #4
 8005e70:	f853 2b04 	ldr.w	r2, [r3], #4
 8005e74:	f841 2f04 	str.w	r2, [r1, #4]!
 8005e78:	4298      	cmp	r0, r3
 8005e7a:	d8f9      	bhi.n	8005e70 <__lshift+0xc8>
 8005e7c:	e7ea      	b.n	8005e54 <__lshift+0xac>
 8005e7e:	bf00      	nop
 8005e80:	080073c7 	.word	0x080073c7
 8005e84:	08007438 	.word	0x08007438

08005e88 <__mcmp>:
 8005e88:	b530      	push	{r4, r5, lr}
 8005e8a:	6902      	ldr	r2, [r0, #16]
 8005e8c:	690c      	ldr	r4, [r1, #16]
 8005e8e:	1b12      	subs	r2, r2, r4
 8005e90:	d10e      	bne.n	8005eb0 <__mcmp+0x28>
 8005e92:	f100 0314 	add.w	r3, r0, #20
 8005e96:	3114      	adds	r1, #20
 8005e98:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8005e9c:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8005ea0:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8005ea4:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8005ea8:	42a5      	cmp	r5, r4
 8005eaa:	d003      	beq.n	8005eb4 <__mcmp+0x2c>
 8005eac:	d305      	bcc.n	8005eba <__mcmp+0x32>
 8005eae:	2201      	movs	r2, #1
 8005eb0:	4610      	mov	r0, r2
 8005eb2:	bd30      	pop	{r4, r5, pc}
 8005eb4:	4283      	cmp	r3, r0
 8005eb6:	d3f3      	bcc.n	8005ea0 <__mcmp+0x18>
 8005eb8:	e7fa      	b.n	8005eb0 <__mcmp+0x28>
 8005eba:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8005ebe:	e7f7      	b.n	8005eb0 <__mcmp+0x28>

08005ec0 <__mdiff>:
 8005ec0:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005ec4:	460c      	mov	r4, r1
 8005ec6:	4606      	mov	r6, r0
 8005ec8:	4611      	mov	r1, r2
 8005eca:	4620      	mov	r0, r4
 8005ecc:	4690      	mov	r8, r2
 8005ece:	f7ff ffdb 	bl	8005e88 <__mcmp>
 8005ed2:	1e05      	subs	r5, r0, #0
 8005ed4:	d110      	bne.n	8005ef8 <__mdiff+0x38>
 8005ed6:	4629      	mov	r1, r5
 8005ed8:	4630      	mov	r0, r6
 8005eda:	f7ff fd53 	bl	8005984 <_Balloc>
 8005ede:	b930      	cbnz	r0, 8005eee <__mdiff+0x2e>
 8005ee0:	4b3a      	ldr	r3, [pc, #232]	; (8005fcc <__mdiff+0x10c>)
 8005ee2:	4602      	mov	r2, r0
 8005ee4:	f240 2132 	movw	r1, #562	; 0x232
 8005ee8:	4839      	ldr	r0, [pc, #228]	; (8005fd0 <__mdiff+0x110>)
 8005eea:	f000 fda1 	bl	8006a30 <__assert_func>
 8005eee:	2301      	movs	r3, #1
 8005ef0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8005ef4:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8005ef8:	bfa4      	itt	ge
 8005efa:	4643      	movge	r3, r8
 8005efc:	46a0      	movge	r8, r4
 8005efe:	4630      	mov	r0, r6
 8005f00:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8005f04:	bfa6      	itte	ge
 8005f06:	461c      	movge	r4, r3
 8005f08:	2500      	movge	r5, #0
 8005f0a:	2501      	movlt	r5, #1
 8005f0c:	f7ff fd3a 	bl	8005984 <_Balloc>
 8005f10:	b920      	cbnz	r0, 8005f1c <__mdiff+0x5c>
 8005f12:	4b2e      	ldr	r3, [pc, #184]	; (8005fcc <__mdiff+0x10c>)
 8005f14:	4602      	mov	r2, r0
 8005f16:	f44f 7110 	mov.w	r1, #576	; 0x240
 8005f1a:	e7e5      	b.n	8005ee8 <__mdiff+0x28>
 8005f1c:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8005f20:	6926      	ldr	r6, [r4, #16]
 8005f22:	60c5      	str	r5, [r0, #12]
 8005f24:	f104 0914 	add.w	r9, r4, #20
 8005f28:	f108 0514 	add.w	r5, r8, #20
 8005f2c:	f100 0e14 	add.w	lr, r0, #20
 8005f30:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8005f34:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8005f38:	f108 0210 	add.w	r2, r8, #16
 8005f3c:	46f2      	mov	sl, lr
 8005f3e:	2100      	movs	r1, #0
 8005f40:	f859 3b04 	ldr.w	r3, [r9], #4
 8005f44:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8005f48:	fa1f f883 	uxth.w	r8, r3
 8005f4c:	fa11 f18b 	uxtah	r1, r1, fp
 8005f50:	0c1b      	lsrs	r3, r3, #16
 8005f52:	eba1 0808 	sub.w	r8, r1, r8
 8005f56:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8005f5a:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8005f5e:	fa1f f888 	uxth.w	r8, r8
 8005f62:	1419      	asrs	r1, r3, #16
 8005f64:	454e      	cmp	r6, r9
 8005f66:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8005f6a:	f84a 3b04 	str.w	r3, [sl], #4
 8005f6e:	d8e7      	bhi.n	8005f40 <__mdiff+0x80>
 8005f70:	1b33      	subs	r3, r6, r4
 8005f72:	3b15      	subs	r3, #21
 8005f74:	f023 0303 	bic.w	r3, r3, #3
 8005f78:	3304      	adds	r3, #4
 8005f7a:	3415      	adds	r4, #21
 8005f7c:	42a6      	cmp	r6, r4
 8005f7e:	bf38      	it	cc
 8005f80:	2304      	movcc	r3, #4
 8005f82:	441d      	add	r5, r3
 8005f84:	4473      	add	r3, lr
 8005f86:	469e      	mov	lr, r3
 8005f88:	462e      	mov	r6, r5
 8005f8a:	4566      	cmp	r6, ip
 8005f8c:	d30e      	bcc.n	8005fac <__mdiff+0xec>
 8005f8e:	f10c 0203 	add.w	r2, ip, #3
 8005f92:	1b52      	subs	r2, r2, r5
 8005f94:	f022 0203 	bic.w	r2, r2, #3
 8005f98:	3d03      	subs	r5, #3
 8005f9a:	45ac      	cmp	ip, r5
 8005f9c:	bf38      	it	cc
 8005f9e:	2200      	movcc	r2, #0
 8005fa0:	441a      	add	r2, r3
 8005fa2:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8005fa6:	b17b      	cbz	r3, 8005fc8 <__mdiff+0x108>
 8005fa8:	6107      	str	r7, [r0, #16]
 8005faa:	e7a3      	b.n	8005ef4 <__mdiff+0x34>
 8005fac:	f856 8b04 	ldr.w	r8, [r6], #4
 8005fb0:	fa11 f288 	uxtah	r2, r1, r8
 8005fb4:	1414      	asrs	r4, r2, #16
 8005fb6:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8005fba:	b292      	uxth	r2, r2
 8005fbc:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8005fc0:	f84e 2b04 	str.w	r2, [lr], #4
 8005fc4:	1421      	asrs	r1, r4, #16
 8005fc6:	e7e0      	b.n	8005f8a <__mdiff+0xca>
 8005fc8:	3f01      	subs	r7, #1
 8005fca:	e7ea      	b.n	8005fa2 <__mdiff+0xe2>
 8005fcc:	080073c7 	.word	0x080073c7
 8005fd0:	08007438 	.word	0x08007438

08005fd4 <__d2b>:
 8005fd4:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8005fd8:	4689      	mov	r9, r1
 8005fda:	2101      	movs	r1, #1
 8005fdc:	ec57 6b10 	vmov	r6, r7, d0
 8005fe0:	4690      	mov	r8, r2
 8005fe2:	f7ff fccf 	bl	8005984 <_Balloc>
 8005fe6:	4604      	mov	r4, r0
 8005fe8:	b930      	cbnz	r0, 8005ff8 <__d2b+0x24>
 8005fea:	4602      	mov	r2, r0
 8005fec:	4b25      	ldr	r3, [pc, #148]	; (8006084 <__d2b+0xb0>)
 8005fee:	4826      	ldr	r0, [pc, #152]	; (8006088 <__d2b+0xb4>)
 8005ff0:	f240 310a 	movw	r1, #778	; 0x30a
 8005ff4:	f000 fd1c 	bl	8006a30 <__assert_func>
 8005ff8:	f3c7 550a 	ubfx	r5, r7, #20, #11
 8005ffc:	f3c7 0313 	ubfx	r3, r7, #0, #20
 8006000:	bb35      	cbnz	r5, 8006050 <__d2b+0x7c>
 8006002:	2e00      	cmp	r6, #0
 8006004:	9301      	str	r3, [sp, #4]
 8006006:	d028      	beq.n	800605a <__d2b+0x86>
 8006008:	4668      	mov	r0, sp
 800600a:	9600      	str	r6, [sp, #0]
 800600c:	f7ff fd82 	bl	8005b14 <__lo0bits>
 8006010:	9900      	ldr	r1, [sp, #0]
 8006012:	b300      	cbz	r0, 8006056 <__d2b+0x82>
 8006014:	9a01      	ldr	r2, [sp, #4]
 8006016:	f1c0 0320 	rsb	r3, r0, #32
 800601a:	fa02 f303 	lsl.w	r3, r2, r3
 800601e:	430b      	orrs	r3, r1
 8006020:	40c2      	lsrs	r2, r0
 8006022:	6163      	str	r3, [r4, #20]
 8006024:	9201      	str	r2, [sp, #4]
 8006026:	9b01      	ldr	r3, [sp, #4]
 8006028:	61a3      	str	r3, [r4, #24]
 800602a:	2b00      	cmp	r3, #0
 800602c:	bf14      	ite	ne
 800602e:	2202      	movne	r2, #2
 8006030:	2201      	moveq	r2, #1
 8006032:	6122      	str	r2, [r4, #16]
 8006034:	b1d5      	cbz	r5, 800606c <__d2b+0x98>
 8006036:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 800603a:	4405      	add	r5, r0
 800603c:	f8c9 5000 	str.w	r5, [r9]
 8006040:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8006044:	f8c8 0000 	str.w	r0, [r8]
 8006048:	4620      	mov	r0, r4
 800604a:	b003      	add	sp, #12
 800604c:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8006050:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8006054:	e7d5      	b.n	8006002 <__d2b+0x2e>
 8006056:	6161      	str	r1, [r4, #20]
 8006058:	e7e5      	b.n	8006026 <__d2b+0x52>
 800605a:	a801      	add	r0, sp, #4
 800605c:	f7ff fd5a 	bl	8005b14 <__lo0bits>
 8006060:	9b01      	ldr	r3, [sp, #4]
 8006062:	6163      	str	r3, [r4, #20]
 8006064:	2201      	movs	r2, #1
 8006066:	6122      	str	r2, [r4, #16]
 8006068:	3020      	adds	r0, #32
 800606a:	e7e3      	b.n	8006034 <__d2b+0x60>
 800606c:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 8006070:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8006074:	f8c9 0000 	str.w	r0, [r9]
 8006078:	6918      	ldr	r0, [r3, #16]
 800607a:	f7ff fd2b 	bl	8005ad4 <__hi0bits>
 800607e:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 8006082:	e7df      	b.n	8006044 <__d2b+0x70>
 8006084:	080073c7 	.word	0x080073c7
 8006088:	08007438 	.word	0x08007438

0800608c <_calloc_r>:
 800608c:	b537      	push	{r0, r1, r2, r4, r5, lr}
 800608e:	fba1 2402 	umull	r2, r4, r1, r2
 8006092:	b94c      	cbnz	r4, 80060a8 <_calloc_r+0x1c>
 8006094:	4611      	mov	r1, r2
 8006096:	9201      	str	r2, [sp, #4]
 8006098:	f000 f87a 	bl	8006190 <_malloc_r>
 800609c:	9a01      	ldr	r2, [sp, #4]
 800609e:	4605      	mov	r5, r0
 80060a0:	b930      	cbnz	r0, 80060b0 <_calloc_r+0x24>
 80060a2:	4628      	mov	r0, r5
 80060a4:	b003      	add	sp, #12
 80060a6:	bd30      	pop	{r4, r5, pc}
 80060a8:	220c      	movs	r2, #12
 80060aa:	6002      	str	r2, [r0, #0]
 80060ac:	2500      	movs	r5, #0
 80060ae:	e7f8      	b.n	80060a2 <_calloc_r+0x16>
 80060b0:	4621      	mov	r1, r4
 80060b2:	f7fe f82d 	bl	8004110 <memset>
 80060b6:	e7f4      	b.n	80060a2 <_calloc_r+0x16>

080060b8 <_free_r>:
 80060b8:	b537      	push	{r0, r1, r2, r4, r5, lr}
 80060ba:	2900      	cmp	r1, #0
 80060bc:	d044      	beq.n	8006148 <_free_r+0x90>
 80060be:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80060c2:	9001      	str	r0, [sp, #4]
 80060c4:	2b00      	cmp	r3, #0
 80060c6:	f1a1 0404 	sub.w	r4, r1, #4
 80060ca:	bfb8      	it	lt
 80060cc:	18e4      	addlt	r4, r4, r3
 80060ce:	f000 fe55 	bl	8006d7c <__malloc_lock>
 80060d2:	4a1e      	ldr	r2, [pc, #120]	; (800614c <_free_r+0x94>)
 80060d4:	9801      	ldr	r0, [sp, #4]
 80060d6:	6813      	ldr	r3, [r2, #0]
 80060d8:	b933      	cbnz	r3, 80060e8 <_free_r+0x30>
 80060da:	6063      	str	r3, [r4, #4]
 80060dc:	6014      	str	r4, [r2, #0]
 80060de:	b003      	add	sp, #12
 80060e0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80060e4:	f000 be50 	b.w	8006d88 <__malloc_unlock>
 80060e8:	42a3      	cmp	r3, r4
 80060ea:	d908      	bls.n	80060fe <_free_r+0x46>
 80060ec:	6825      	ldr	r5, [r4, #0]
 80060ee:	1961      	adds	r1, r4, r5
 80060f0:	428b      	cmp	r3, r1
 80060f2:	bf01      	itttt	eq
 80060f4:	6819      	ldreq	r1, [r3, #0]
 80060f6:	685b      	ldreq	r3, [r3, #4]
 80060f8:	1949      	addeq	r1, r1, r5
 80060fa:	6021      	streq	r1, [r4, #0]
 80060fc:	e7ed      	b.n	80060da <_free_r+0x22>
 80060fe:	461a      	mov	r2, r3
 8006100:	685b      	ldr	r3, [r3, #4]
 8006102:	b10b      	cbz	r3, 8006108 <_free_r+0x50>
 8006104:	42a3      	cmp	r3, r4
 8006106:	d9fa      	bls.n	80060fe <_free_r+0x46>
 8006108:	6811      	ldr	r1, [r2, #0]
 800610a:	1855      	adds	r5, r2, r1
 800610c:	42a5      	cmp	r5, r4
 800610e:	d10b      	bne.n	8006128 <_free_r+0x70>
 8006110:	6824      	ldr	r4, [r4, #0]
 8006112:	4421      	add	r1, r4
 8006114:	1854      	adds	r4, r2, r1
 8006116:	42a3      	cmp	r3, r4
 8006118:	6011      	str	r1, [r2, #0]
 800611a:	d1e0      	bne.n	80060de <_free_r+0x26>
 800611c:	681c      	ldr	r4, [r3, #0]
 800611e:	685b      	ldr	r3, [r3, #4]
 8006120:	6053      	str	r3, [r2, #4]
 8006122:	4421      	add	r1, r4
 8006124:	6011      	str	r1, [r2, #0]
 8006126:	e7da      	b.n	80060de <_free_r+0x26>
 8006128:	d902      	bls.n	8006130 <_free_r+0x78>
 800612a:	230c      	movs	r3, #12
 800612c:	6003      	str	r3, [r0, #0]
 800612e:	e7d6      	b.n	80060de <_free_r+0x26>
 8006130:	6825      	ldr	r5, [r4, #0]
 8006132:	1961      	adds	r1, r4, r5
 8006134:	428b      	cmp	r3, r1
 8006136:	bf04      	itt	eq
 8006138:	6819      	ldreq	r1, [r3, #0]
 800613a:	685b      	ldreq	r3, [r3, #4]
 800613c:	6063      	str	r3, [r4, #4]
 800613e:	bf04      	itt	eq
 8006140:	1949      	addeq	r1, r1, r5
 8006142:	6021      	streq	r1, [r4, #0]
 8006144:	6054      	str	r4, [r2, #4]
 8006146:	e7ca      	b.n	80060de <_free_r+0x26>
 8006148:	b003      	add	sp, #12
 800614a:	bd30      	pop	{r4, r5, pc}
 800614c:	20001280 	.word	0x20001280

08006150 <sbrk_aligned>:
 8006150:	b570      	push	{r4, r5, r6, lr}
 8006152:	4e0e      	ldr	r6, [pc, #56]	; (800618c <sbrk_aligned+0x3c>)
 8006154:	460c      	mov	r4, r1
 8006156:	6831      	ldr	r1, [r6, #0]
 8006158:	4605      	mov	r5, r0
 800615a:	b911      	cbnz	r1, 8006162 <sbrk_aligned+0x12>
 800615c:	f000 fb42 	bl	80067e4 <_sbrk_r>
 8006160:	6030      	str	r0, [r6, #0]
 8006162:	4621      	mov	r1, r4
 8006164:	4628      	mov	r0, r5
 8006166:	f000 fb3d 	bl	80067e4 <_sbrk_r>
 800616a:	1c43      	adds	r3, r0, #1
 800616c:	d00a      	beq.n	8006184 <sbrk_aligned+0x34>
 800616e:	1cc4      	adds	r4, r0, #3
 8006170:	f024 0403 	bic.w	r4, r4, #3
 8006174:	42a0      	cmp	r0, r4
 8006176:	d007      	beq.n	8006188 <sbrk_aligned+0x38>
 8006178:	1a21      	subs	r1, r4, r0
 800617a:	4628      	mov	r0, r5
 800617c:	f000 fb32 	bl	80067e4 <_sbrk_r>
 8006180:	3001      	adds	r0, #1
 8006182:	d101      	bne.n	8006188 <sbrk_aligned+0x38>
 8006184:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
 8006188:	4620      	mov	r0, r4
 800618a:	bd70      	pop	{r4, r5, r6, pc}
 800618c:	20001284 	.word	0x20001284

08006190 <_malloc_r>:
 8006190:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006194:	1ccd      	adds	r5, r1, #3
 8006196:	f025 0503 	bic.w	r5, r5, #3
 800619a:	3508      	adds	r5, #8
 800619c:	2d0c      	cmp	r5, #12
 800619e:	bf38      	it	cc
 80061a0:	250c      	movcc	r5, #12
 80061a2:	2d00      	cmp	r5, #0
 80061a4:	4607      	mov	r7, r0
 80061a6:	db01      	blt.n	80061ac <_malloc_r+0x1c>
 80061a8:	42a9      	cmp	r1, r5
 80061aa:	d905      	bls.n	80061b8 <_malloc_r+0x28>
 80061ac:	230c      	movs	r3, #12
 80061ae:	603b      	str	r3, [r7, #0]
 80061b0:	2600      	movs	r6, #0
 80061b2:	4630      	mov	r0, r6
 80061b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80061b8:	4e2e      	ldr	r6, [pc, #184]	; (8006274 <_malloc_r+0xe4>)
 80061ba:	f000 fddf 	bl	8006d7c <__malloc_lock>
 80061be:	6833      	ldr	r3, [r6, #0]
 80061c0:	461c      	mov	r4, r3
 80061c2:	bb34      	cbnz	r4, 8006212 <_malloc_r+0x82>
 80061c4:	4629      	mov	r1, r5
 80061c6:	4638      	mov	r0, r7
 80061c8:	f7ff ffc2 	bl	8006150 <sbrk_aligned>
 80061cc:	1c43      	adds	r3, r0, #1
 80061ce:	4604      	mov	r4, r0
 80061d0:	d14d      	bne.n	800626e <_malloc_r+0xde>
 80061d2:	6834      	ldr	r4, [r6, #0]
 80061d4:	4626      	mov	r6, r4
 80061d6:	2e00      	cmp	r6, #0
 80061d8:	d140      	bne.n	800625c <_malloc_r+0xcc>
 80061da:	6823      	ldr	r3, [r4, #0]
 80061dc:	4631      	mov	r1, r6
 80061de:	4638      	mov	r0, r7
 80061e0:	eb04 0803 	add.w	r8, r4, r3
 80061e4:	f000 fafe 	bl	80067e4 <_sbrk_r>
 80061e8:	4580      	cmp	r8, r0
 80061ea:	d13a      	bne.n	8006262 <_malloc_r+0xd2>
 80061ec:	6821      	ldr	r1, [r4, #0]
 80061ee:	3503      	adds	r5, #3
 80061f0:	1a6d      	subs	r5, r5, r1
 80061f2:	f025 0503 	bic.w	r5, r5, #3
 80061f6:	3508      	adds	r5, #8
 80061f8:	2d0c      	cmp	r5, #12
 80061fa:	bf38      	it	cc
 80061fc:	250c      	movcc	r5, #12
 80061fe:	4629      	mov	r1, r5
 8006200:	4638      	mov	r0, r7
 8006202:	f7ff ffa5 	bl	8006150 <sbrk_aligned>
 8006206:	3001      	adds	r0, #1
 8006208:	d02b      	beq.n	8006262 <_malloc_r+0xd2>
 800620a:	6823      	ldr	r3, [r4, #0]
 800620c:	442b      	add	r3, r5
 800620e:	6023      	str	r3, [r4, #0]
 8006210:	e00e      	b.n	8006230 <_malloc_r+0xa0>
 8006212:	6822      	ldr	r2, [r4, #0]
 8006214:	1b52      	subs	r2, r2, r5
 8006216:	d41e      	bmi.n	8006256 <_malloc_r+0xc6>
 8006218:	2a0b      	cmp	r2, #11
 800621a:	d916      	bls.n	800624a <_malloc_r+0xba>
 800621c:	1961      	adds	r1, r4, r5
 800621e:	42a3      	cmp	r3, r4
 8006220:	6025      	str	r5, [r4, #0]
 8006222:	bf18      	it	ne
 8006224:	6059      	strne	r1, [r3, #4]
 8006226:	6863      	ldr	r3, [r4, #4]
 8006228:	bf08      	it	eq
 800622a:	6031      	streq	r1, [r6, #0]
 800622c:	5162      	str	r2, [r4, r5]
 800622e:	604b      	str	r3, [r1, #4]
 8006230:	4638      	mov	r0, r7
 8006232:	f104 060b 	add.w	r6, r4, #11
 8006236:	f000 fda7 	bl	8006d88 <__malloc_unlock>
 800623a:	f026 0607 	bic.w	r6, r6, #7
 800623e:	1d23      	adds	r3, r4, #4
 8006240:	1af2      	subs	r2, r6, r3
 8006242:	d0b6      	beq.n	80061b2 <_malloc_r+0x22>
 8006244:	1b9b      	subs	r3, r3, r6
 8006246:	50a3      	str	r3, [r4, r2]
 8006248:	e7b3      	b.n	80061b2 <_malloc_r+0x22>
 800624a:	6862      	ldr	r2, [r4, #4]
 800624c:	42a3      	cmp	r3, r4
 800624e:	bf0c      	ite	eq
 8006250:	6032      	streq	r2, [r6, #0]
 8006252:	605a      	strne	r2, [r3, #4]
 8006254:	e7ec      	b.n	8006230 <_malloc_r+0xa0>
 8006256:	4623      	mov	r3, r4
 8006258:	6864      	ldr	r4, [r4, #4]
 800625a:	e7b2      	b.n	80061c2 <_malloc_r+0x32>
 800625c:	4634      	mov	r4, r6
 800625e:	6876      	ldr	r6, [r6, #4]
 8006260:	e7b9      	b.n	80061d6 <_malloc_r+0x46>
 8006262:	230c      	movs	r3, #12
 8006264:	603b      	str	r3, [r7, #0]
 8006266:	4638      	mov	r0, r7
 8006268:	f000 fd8e 	bl	8006d88 <__malloc_unlock>
 800626c:	e7a1      	b.n	80061b2 <_malloc_r+0x22>
 800626e:	6025      	str	r5, [r4, #0]
 8006270:	e7de      	b.n	8006230 <_malloc_r+0xa0>
 8006272:	bf00      	nop
 8006274:	20001280 	.word	0x20001280

08006278 <__ssputs_r>:
 8006278:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800627c:	688e      	ldr	r6, [r1, #8]
 800627e:	429e      	cmp	r6, r3
 8006280:	4682      	mov	sl, r0
 8006282:	460c      	mov	r4, r1
 8006284:	4690      	mov	r8, r2
 8006286:	461f      	mov	r7, r3
 8006288:	d838      	bhi.n	80062fc <__ssputs_r+0x84>
 800628a:	898a      	ldrh	r2, [r1, #12]
 800628c:	f412 6f90 	tst.w	r2, #1152	; 0x480
 8006290:	d032      	beq.n	80062f8 <__ssputs_r+0x80>
 8006292:	6825      	ldr	r5, [r4, #0]
 8006294:	6909      	ldr	r1, [r1, #16]
 8006296:	eba5 0901 	sub.w	r9, r5, r1
 800629a:	6965      	ldr	r5, [r4, #20]
 800629c:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 80062a0:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 80062a4:	3301      	adds	r3, #1
 80062a6:	444b      	add	r3, r9
 80062a8:	106d      	asrs	r5, r5, #1
 80062aa:	429d      	cmp	r5, r3
 80062ac:	bf38      	it	cc
 80062ae:	461d      	movcc	r5, r3
 80062b0:	0553      	lsls	r3, r2, #21
 80062b2:	d531      	bpl.n	8006318 <__ssputs_r+0xa0>
 80062b4:	4629      	mov	r1, r5
 80062b6:	f7ff ff6b 	bl	8006190 <_malloc_r>
 80062ba:	4606      	mov	r6, r0
 80062bc:	b950      	cbnz	r0, 80062d4 <__ssputs_r+0x5c>
 80062be:	230c      	movs	r3, #12
 80062c0:	f8ca 3000 	str.w	r3, [sl]
 80062c4:	89a3      	ldrh	r3, [r4, #12]
 80062c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80062ca:	81a3      	strh	r3, [r4, #12]
 80062cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80062d0:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80062d4:	6921      	ldr	r1, [r4, #16]
 80062d6:	464a      	mov	r2, r9
 80062d8:	f7ff fb46 	bl	8005968 <memcpy>
 80062dc:	89a3      	ldrh	r3, [r4, #12]
 80062de:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80062e2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80062e6:	81a3      	strh	r3, [r4, #12]
 80062e8:	6126      	str	r6, [r4, #16]
 80062ea:	6165      	str	r5, [r4, #20]
 80062ec:	444e      	add	r6, r9
 80062ee:	eba5 0509 	sub.w	r5, r5, r9
 80062f2:	6026      	str	r6, [r4, #0]
 80062f4:	60a5      	str	r5, [r4, #8]
 80062f6:	463e      	mov	r6, r7
 80062f8:	42be      	cmp	r6, r7
 80062fa:	d900      	bls.n	80062fe <__ssputs_r+0x86>
 80062fc:	463e      	mov	r6, r7
 80062fe:	6820      	ldr	r0, [r4, #0]
 8006300:	4632      	mov	r2, r6
 8006302:	4641      	mov	r1, r8
 8006304:	f000 fd20 	bl	8006d48 <memmove>
 8006308:	68a3      	ldr	r3, [r4, #8]
 800630a:	1b9b      	subs	r3, r3, r6
 800630c:	60a3      	str	r3, [r4, #8]
 800630e:	6823      	ldr	r3, [r4, #0]
 8006310:	4433      	add	r3, r6
 8006312:	6023      	str	r3, [r4, #0]
 8006314:	2000      	movs	r0, #0
 8006316:	e7db      	b.n	80062d0 <__ssputs_r+0x58>
 8006318:	462a      	mov	r2, r5
 800631a:	f000 fd3b 	bl	8006d94 <_realloc_r>
 800631e:	4606      	mov	r6, r0
 8006320:	2800      	cmp	r0, #0
 8006322:	d1e1      	bne.n	80062e8 <__ssputs_r+0x70>
 8006324:	6921      	ldr	r1, [r4, #16]
 8006326:	4650      	mov	r0, sl
 8006328:	f7ff fec6 	bl	80060b8 <_free_r>
 800632c:	e7c7      	b.n	80062be <__ssputs_r+0x46>
	...

08006330 <_svfiprintf_r>:
 8006330:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006334:	4698      	mov	r8, r3
 8006336:	898b      	ldrh	r3, [r1, #12]
 8006338:	061b      	lsls	r3, r3, #24
 800633a:	b09d      	sub	sp, #116	; 0x74
 800633c:	4607      	mov	r7, r0
 800633e:	460d      	mov	r5, r1
 8006340:	4614      	mov	r4, r2
 8006342:	d50e      	bpl.n	8006362 <_svfiprintf_r+0x32>
 8006344:	690b      	ldr	r3, [r1, #16]
 8006346:	b963      	cbnz	r3, 8006362 <_svfiprintf_r+0x32>
 8006348:	2140      	movs	r1, #64	; 0x40
 800634a:	f7ff ff21 	bl	8006190 <_malloc_r>
 800634e:	6028      	str	r0, [r5, #0]
 8006350:	6128      	str	r0, [r5, #16]
 8006352:	b920      	cbnz	r0, 800635e <_svfiprintf_r+0x2e>
 8006354:	230c      	movs	r3, #12
 8006356:	603b      	str	r3, [r7, #0]
 8006358:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800635c:	e0d1      	b.n	8006502 <_svfiprintf_r+0x1d2>
 800635e:	2340      	movs	r3, #64	; 0x40
 8006360:	616b      	str	r3, [r5, #20]
 8006362:	2300      	movs	r3, #0
 8006364:	9309      	str	r3, [sp, #36]	; 0x24
 8006366:	2320      	movs	r3, #32
 8006368:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 800636c:	f8cd 800c 	str.w	r8, [sp, #12]
 8006370:	2330      	movs	r3, #48	; 0x30
 8006372:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 800651c <_svfiprintf_r+0x1ec>
 8006376:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 800637a:	f04f 0901 	mov.w	r9, #1
 800637e:	4623      	mov	r3, r4
 8006380:	469a      	mov	sl, r3
 8006382:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006386:	b10a      	cbz	r2, 800638c <_svfiprintf_r+0x5c>
 8006388:	2a25      	cmp	r2, #37	; 0x25
 800638a:	d1f9      	bne.n	8006380 <_svfiprintf_r+0x50>
 800638c:	ebba 0b04 	subs.w	fp, sl, r4
 8006390:	d00b      	beq.n	80063aa <_svfiprintf_r+0x7a>
 8006392:	465b      	mov	r3, fp
 8006394:	4622      	mov	r2, r4
 8006396:	4629      	mov	r1, r5
 8006398:	4638      	mov	r0, r7
 800639a:	f7ff ff6d 	bl	8006278 <__ssputs_r>
 800639e:	3001      	adds	r0, #1
 80063a0:	f000 80aa 	beq.w	80064f8 <_svfiprintf_r+0x1c8>
 80063a4:	9a09      	ldr	r2, [sp, #36]	; 0x24
 80063a6:	445a      	add	r2, fp
 80063a8:	9209      	str	r2, [sp, #36]	; 0x24
 80063aa:	f89a 3000 	ldrb.w	r3, [sl]
 80063ae:	2b00      	cmp	r3, #0
 80063b0:	f000 80a2 	beq.w	80064f8 <_svfiprintf_r+0x1c8>
 80063b4:	2300      	movs	r3, #0
 80063b6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 80063ba:	e9cd 2305 	strd	r2, r3, [sp, #20]
 80063be:	f10a 0a01 	add.w	sl, sl, #1
 80063c2:	9304      	str	r3, [sp, #16]
 80063c4:	9307      	str	r3, [sp, #28]
 80063c6:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80063ca:	931a      	str	r3, [sp, #104]	; 0x68
 80063cc:	4654      	mov	r4, sl
 80063ce:	2205      	movs	r2, #5
 80063d0:	f814 1b01 	ldrb.w	r1, [r4], #1
 80063d4:	4851      	ldr	r0, [pc, #324]	; (800651c <_svfiprintf_r+0x1ec>)
 80063d6:	f7f9 ff0b 	bl	80001f0 <memchr>
 80063da:	9a04      	ldr	r2, [sp, #16]
 80063dc:	b9d8      	cbnz	r0, 8006416 <_svfiprintf_r+0xe6>
 80063de:	06d0      	lsls	r0, r2, #27
 80063e0:	bf44      	itt	mi
 80063e2:	2320      	movmi	r3, #32
 80063e4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063e8:	0711      	lsls	r1, r2, #28
 80063ea:	bf44      	itt	mi
 80063ec:	232b      	movmi	r3, #43	; 0x2b
 80063ee:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80063f2:	f89a 3000 	ldrb.w	r3, [sl]
 80063f6:	2b2a      	cmp	r3, #42	; 0x2a
 80063f8:	d015      	beq.n	8006426 <_svfiprintf_r+0xf6>
 80063fa:	9a07      	ldr	r2, [sp, #28]
 80063fc:	4654      	mov	r4, sl
 80063fe:	2000      	movs	r0, #0
 8006400:	f04f 0c0a 	mov.w	ip, #10
 8006404:	4621      	mov	r1, r4
 8006406:	f811 3b01 	ldrb.w	r3, [r1], #1
 800640a:	3b30      	subs	r3, #48	; 0x30
 800640c:	2b09      	cmp	r3, #9
 800640e:	d94e      	bls.n	80064ae <_svfiprintf_r+0x17e>
 8006410:	b1b0      	cbz	r0, 8006440 <_svfiprintf_r+0x110>
 8006412:	9207      	str	r2, [sp, #28]
 8006414:	e014      	b.n	8006440 <_svfiprintf_r+0x110>
 8006416:	eba0 0308 	sub.w	r3, r0, r8
 800641a:	fa09 f303 	lsl.w	r3, r9, r3
 800641e:	4313      	orrs	r3, r2
 8006420:	9304      	str	r3, [sp, #16]
 8006422:	46a2      	mov	sl, r4
 8006424:	e7d2      	b.n	80063cc <_svfiprintf_r+0x9c>
 8006426:	9b03      	ldr	r3, [sp, #12]
 8006428:	1d19      	adds	r1, r3, #4
 800642a:	681b      	ldr	r3, [r3, #0]
 800642c:	9103      	str	r1, [sp, #12]
 800642e:	2b00      	cmp	r3, #0
 8006430:	bfbb      	ittet	lt
 8006432:	425b      	neglt	r3, r3
 8006434:	f042 0202 	orrlt.w	r2, r2, #2
 8006438:	9307      	strge	r3, [sp, #28]
 800643a:	9307      	strlt	r3, [sp, #28]
 800643c:	bfb8      	it	lt
 800643e:	9204      	strlt	r2, [sp, #16]
 8006440:	7823      	ldrb	r3, [r4, #0]
 8006442:	2b2e      	cmp	r3, #46	; 0x2e
 8006444:	d10c      	bne.n	8006460 <_svfiprintf_r+0x130>
 8006446:	7863      	ldrb	r3, [r4, #1]
 8006448:	2b2a      	cmp	r3, #42	; 0x2a
 800644a:	d135      	bne.n	80064b8 <_svfiprintf_r+0x188>
 800644c:	9b03      	ldr	r3, [sp, #12]
 800644e:	1d1a      	adds	r2, r3, #4
 8006450:	681b      	ldr	r3, [r3, #0]
 8006452:	9203      	str	r2, [sp, #12]
 8006454:	2b00      	cmp	r3, #0
 8006456:	bfb8      	it	lt
 8006458:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 800645c:	3402      	adds	r4, #2
 800645e:	9305      	str	r3, [sp, #20]
 8006460:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 800652c <_svfiprintf_r+0x1fc>
 8006464:	7821      	ldrb	r1, [r4, #0]
 8006466:	2203      	movs	r2, #3
 8006468:	4650      	mov	r0, sl
 800646a:	f7f9 fec1 	bl	80001f0 <memchr>
 800646e:	b140      	cbz	r0, 8006482 <_svfiprintf_r+0x152>
 8006470:	2340      	movs	r3, #64	; 0x40
 8006472:	eba0 000a 	sub.w	r0, r0, sl
 8006476:	fa03 f000 	lsl.w	r0, r3, r0
 800647a:	9b04      	ldr	r3, [sp, #16]
 800647c:	4303      	orrs	r3, r0
 800647e:	3401      	adds	r4, #1
 8006480:	9304      	str	r3, [sp, #16]
 8006482:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006486:	4826      	ldr	r0, [pc, #152]	; (8006520 <_svfiprintf_r+0x1f0>)
 8006488:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 800648c:	2206      	movs	r2, #6
 800648e:	f7f9 feaf 	bl	80001f0 <memchr>
 8006492:	2800      	cmp	r0, #0
 8006494:	d038      	beq.n	8006508 <_svfiprintf_r+0x1d8>
 8006496:	4b23      	ldr	r3, [pc, #140]	; (8006524 <_svfiprintf_r+0x1f4>)
 8006498:	bb1b      	cbnz	r3, 80064e2 <_svfiprintf_r+0x1b2>
 800649a:	9b03      	ldr	r3, [sp, #12]
 800649c:	3307      	adds	r3, #7
 800649e:	f023 0307 	bic.w	r3, r3, #7
 80064a2:	3308      	adds	r3, #8
 80064a4:	9303      	str	r3, [sp, #12]
 80064a6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80064a8:	4433      	add	r3, r6
 80064aa:	9309      	str	r3, [sp, #36]	; 0x24
 80064ac:	e767      	b.n	800637e <_svfiprintf_r+0x4e>
 80064ae:	fb0c 3202 	mla	r2, ip, r2, r3
 80064b2:	460c      	mov	r4, r1
 80064b4:	2001      	movs	r0, #1
 80064b6:	e7a5      	b.n	8006404 <_svfiprintf_r+0xd4>
 80064b8:	2300      	movs	r3, #0
 80064ba:	3401      	adds	r4, #1
 80064bc:	9305      	str	r3, [sp, #20]
 80064be:	4619      	mov	r1, r3
 80064c0:	f04f 0c0a 	mov.w	ip, #10
 80064c4:	4620      	mov	r0, r4
 80064c6:	f810 2b01 	ldrb.w	r2, [r0], #1
 80064ca:	3a30      	subs	r2, #48	; 0x30
 80064cc:	2a09      	cmp	r2, #9
 80064ce:	d903      	bls.n	80064d8 <_svfiprintf_r+0x1a8>
 80064d0:	2b00      	cmp	r3, #0
 80064d2:	d0c5      	beq.n	8006460 <_svfiprintf_r+0x130>
 80064d4:	9105      	str	r1, [sp, #20]
 80064d6:	e7c3      	b.n	8006460 <_svfiprintf_r+0x130>
 80064d8:	fb0c 2101 	mla	r1, ip, r1, r2
 80064dc:	4604      	mov	r4, r0
 80064de:	2301      	movs	r3, #1
 80064e0:	e7f0      	b.n	80064c4 <_svfiprintf_r+0x194>
 80064e2:	ab03      	add	r3, sp, #12
 80064e4:	9300      	str	r3, [sp, #0]
 80064e6:	462a      	mov	r2, r5
 80064e8:	4b0f      	ldr	r3, [pc, #60]	; (8006528 <_svfiprintf_r+0x1f8>)
 80064ea:	a904      	add	r1, sp, #16
 80064ec:	4638      	mov	r0, r7
 80064ee:	f7fd feb7 	bl	8004260 <_printf_float>
 80064f2:	1c42      	adds	r2, r0, #1
 80064f4:	4606      	mov	r6, r0
 80064f6:	d1d6      	bne.n	80064a6 <_svfiprintf_r+0x176>
 80064f8:	89ab      	ldrh	r3, [r5, #12]
 80064fa:	065b      	lsls	r3, r3, #25
 80064fc:	f53f af2c 	bmi.w	8006358 <_svfiprintf_r+0x28>
 8006500:	9809      	ldr	r0, [sp, #36]	; 0x24
 8006502:	b01d      	add	sp, #116	; 0x74
 8006504:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006508:	ab03      	add	r3, sp, #12
 800650a:	9300      	str	r3, [sp, #0]
 800650c:	462a      	mov	r2, r5
 800650e:	4b06      	ldr	r3, [pc, #24]	; (8006528 <_svfiprintf_r+0x1f8>)
 8006510:	a904      	add	r1, sp, #16
 8006512:	4638      	mov	r0, r7
 8006514:	f7fe f948 	bl	80047a8 <_printf_i>
 8006518:	e7eb      	b.n	80064f2 <_svfiprintf_r+0x1c2>
 800651a:	bf00      	nop
 800651c:	08007594 	.word	0x08007594
 8006520:	0800759e 	.word	0x0800759e
 8006524:	08004261 	.word	0x08004261
 8006528:	08006279 	.word	0x08006279
 800652c:	0800759a 	.word	0x0800759a

08006530 <__sfputc_r>:
 8006530:	6893      	ldr	r3, [r2, #8]
 8006532:	3b01      	subs	r3, #1
 8006534:	2b00      	cmp	r3, #0
 8006536:	b410      	push	{r4}
 8006538:	6093      	str	r3, [r2, #8]
 800653a:	da08      	bge.n	800654e <__sfputc_r+0x1e>
 800653c:	6994      	ldr	r4, [r2, #24]
 800653e:	42a3      	cmp	r3, r4
 8006540:	db01      	blt.n	8006546 <__sfputc_r+0x16>
 8006542:	290a      	cmp	r1, #10
 8006544:	d103      	bne.n	800654e <__sfputc_r+0x1e>
 8006546:	f85d 4b04 	ldr.w	r4, [sp], #4
 800654a:	f000 b99f 	b.w	800688c <__swbuf_r>
 800654e:	6813      	ldr	r3, [r2, #0]
 8006550:	1c58      	adds	r0, r3, #1
 8006552:	6010      	str	r0, [r2, #0]
 8006554:	7019      	strb	r1, [r3, #0]
 8006556:	4608      	mov	r0, r1
 8006558:	f85d 4b04 	ldr.w	r4, [sp], #4
 800655c:	4770      	bx	lr

0800655e <__sfputs_r>:
 800655e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006560:	4606      	mov	r6, r0
 8006562:	460f      	mov	r7, r1
 8006564:	4614      	mov	r4, r2
 8006566:	18d5      	adds	r5, r2, r3
 8006568:	42ac      	cmp	r4, r5
 800656a:	d101      	bne.n	8006570 <__sfputs_r+0x12>
 800656c:	2000      	movs	r0, #0
 800656e:	e007      	b.n	8006580 <__sfputs_r+0x22>
 8006570:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006574:	463a      	mov	r2, r7
 8006576:	4630      	mov	r0, r6
 8006578:	f7ff ffda 	bl	8006530 <__sfputc_r>
 800657c:	1c43      	adds	r3, r0, #1
 800657e:	d1f3      	bne.n	8006568 <__sfputs_r+0xa>
 8006580:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08006584 <_vfiprintf_r>:
 8006584:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8006588:	460d      	mov	r5, r1
 800658a:	b09d      	sub	sp, #116	; 0x74
 800658c:	4614      	mov	r4, r2
 800658e:	4698      	mov	r8, r3
 8006590:	4606      	mov	r6, r0
 8006592:	b118      	cbz	r0, 800659c <_vfiprintf_r+0x18>
 8006594:	6983      	ldr	r3, [r0, #24]
 8006596:	b90b      	cbnz	r3, 800659c <_vfiprintf_r+0x18>
 8006598:	f7ff f938 	bl	800580c <__sinit>
 800659c:	4b89      	ldr	r3, [pc, #548]	; (80067c4 <_vfiprintf_r+0x240>)
 800659e:	429d      	cmp	r5, r3
 80065a0:	d11b      	bne.n	80065da <_vfiprintf_r+0x56>
 80065a2:	6875      	ldr	r5, [r6, #4]
 80065a4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80065a6:	07d9      	lsls	r1, r3, #31
 80065a8:	d405      	bmi.n	80065b6 <_vfiprintf_r+0x32>
 80065aa:	89ab      	ldrh	r3, [r5, #12]
 80065ac:	059a      	lsls	r2, r3, #22
 80065ae:	d402      	bmi.n	80065b6 <_vfiprintf_r+0x32>
 80065b0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80065b2:	f7ff f9ce 	bl	8005952 <__retarget_lock_acquire_recursive>
 80065b6:	89ab      	ldrh	r3, [r5, #12]
 80065b8:	071b      	lsls	r3, r3, #28
 80065ba:	d501      	bpl.n	80065c0 <_vfiprintf_r+0x3c>
 80065bc:	692b      	ldr	r3, [r5, #16]
 80065be:	b9eb      	cbnz	r3, 80065fc <_vfiprintf_r+0x78>
 80065c0:	4629      	mov	r1, r5
 80065c2:	4630      	mov	r0, r6
 80065c4:	f000 f9c6 	bl	8006954 <__swsetup_r>
 80065c8:	b1c0      	cbz	r0, 80065fc <_vfiprintf_r+0x78>
 80065ca:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80065cc:	07dc      	lsls	r4, r3, #31
 80065ce:	d50e      	bpl.n	80065ee <_vfiprintf_r+0x6a>
 80065d0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 80065d4:	b01d      	add	sp, #116	; 0x74
 80065d6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80065da:	4b7b      	ldr	r3, [pc, #492]	; (80067c8 <_vfiprintf_r+0x244>)
 80065dc:	429d      	cmp	r5, r3
 80065de:	d101      	bne.n	80065e4 <_vfiprintf_r+0x60>
 80065e0:	68b5      	ldr	r5, [r6, #8]
 80065e2:	e7df      	b.n	80065a4 <_vfiprintf_r+0x20>
 80065e4:	4b79      	ldr	r3, [pc, #484]	; (80067cc <_vfiprintf_r+0x248>)
 80065e6:	429d      	cmp	r5, r3
 80065e8:	bf08      	it	eq
 80065ea:	68f5      	ldreq	r5, [r6, #12]
 80065ec:	e7da      	b.n	80065a4 <_vfiprintf_r+0x20>
 80065ee:	89ab      	ldrh	r3, [r5, #12]
 80065f0:	0598      	lsls	r0, r3, #22
 80065f2:	d4ed      	bmi.n	80065d0 <_vfiprintf_r+0x4c>
 80065f4:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80065f6:	f7ff f9ad 	bl	8005954 <__retarget_lock_release_recursive>
 80065fa:	e7e9      	b.n	80065d0 <_vfiprintf_r+0x4c>
 80065fc:	2300      	movs	r3, #0
 80065fe:	9309      	str	r3, [sp, #36]	; 0x24
 8006600:	2320      	movs	r3, #32
 8006602:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006606:	f8cd 800c 	str.w	r8, [sp, #12]
 800660a:	2330      	movs	r3, #48	; 0x30
 800660c:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 80067d0 <_vfiprintf_r+0x24c>
 8006610:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006614:	f04f 0901 	mov.w	r9, #1
 8006618:	4623      	mov	r3, r4
 800661a:	469a      	mov	sl, r3
 800661c:	f813 2b01 	ldrb.w	r2, [r3], #1
 8006620:	b10a      	cbz	r2, 8006626 <_vfiprintf_r+0xa2>
 8006622:	2a25      	cmp	r2, #37	; 0x25
 8006624:	d1f9      	bne.n	800661a <_vfiprintf_r+0x96>
 8006626:	ebba 0b04 	subs.w	fp, sl, r4
 800662a:	d00b      	beq.n	8006644 <_vfiprintf_r+0xc0>
 800662c:	465b      	mov	r3, fp
 800662e:	4622      	mov	r2, r4
 8006630:	4629      	mov	r1, r5
 8006632:	4630      	mov	r0, r6
 8006634:	f7ff ff93 	bl	800655e <__sfputs_r>
 8006638:	3001      	adds	r0, #1
 800663a:	f000 80aa 	beq.w	8006792 <_vfiprintf_r+0x20e>
 800663e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006640:	445a      	add	r2, fp
 8006642:	9209      	str	r2, [sp, #36]	; 0x24
 8006644:	f89a 3000 	ldrb.w	r3, [sl]
 8006648:	2b00      	cmp	r3, #0
 800664a:	f000 80a2 	beq.w	8006792 <_vfiprintf_r+0x20e>
 800664e:	2300      	movs	r3, #0
 8006650:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
 8006654:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006658:	f10a 0a01 	add.w	sl, sl, #1
 800665c:	9304      	str	r3, [sp, #16]
 800665e:	9307      	str	r3, [sp, #28]
 8006660:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8006664:	931a      	str	r3, [sp, #104]	; 0x68
 8006666:	4654      	mov	r4, sl
 8006668:	2205      	movs	r2, #5
 800666a:	f814 1b01 	ldrb.w	r1, [r4], #1
 800666e:	4858      	ldr	r0, [pc, #352]	; (80067d0 <_vfiprintf_r+0x24c>)
 8006670:	f7f9 fdbe 	bl	80001f0 <memchr>
 8006674:	9a04      	ldr	r2, [sp, #16]
 8006676:	b9d8      	cbnz	r0, 80066b0 <_vfiprintf_r+0x12c>
 8006678:	06d1      	lsls	r1, r2, #27
 800667a:	bf44      	itt	mi
 800667c:	2320      	movmi	r3, #32
 800667e:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8006682:	0713      	lsls	r3, r2, #28
 8006684:	bf44      	itt	mi
 8006686:	232b      	movmi	r3, #43	; 0x2b
 8006688:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800668c:	f89a 3000 	ldrb.w	r3, [sl]
 8006690:	2b2a      	cmp	r3, #42	; 0x2a
 8006692:	d015      	beq.n	80066c0 <_vfiprintf_r+0x13c>
 8006694:	9a07      	ldr	r2, [sp, #28]
 8006696:	4654      	mov	r4, sl
 8006698:	2000      	movs	r0, #0
 800669a:	f04f 0c0a 	mov.w	ip, #10
 800669e:	4621      	mov	r1, r4
 80066a0:	f811 3b01 	ldrb.w	r3, [r1], #1
 80066a4:	3b30      	subs	r3, #48	; 0x30
 80066a6:	2b09      	cmp	r3, #9
 80066a8:	d94e      	bls.n	8006748 <_vfiprintf_r+0x1c4>
 80066aa:	b1b0      	cbz	r0, 80066da <_vfiprintf_r+0x156>
 80066ac:	9207      	str	r2, [sp, #28]
 80066ae:	e014      	b.n	80066da <_vfiprintf_r+0x156>
 80066b0:	eba0 0308 	sub.w	r3, r0, r8
 80066b4:	fa09 f303 	lsl.w	r3, r9, r3
 80066b8:	4313      	orrs	r3, r2
 80066ba:	9304      	str	r3, [sp, #16]
 80066bc:	46a2      	mov	sl, r4
 80066be:	e7d2      	b.n	8006666 <_vfiprintf_r+0xe2>
 80066c0:	9b03      	ldr	r3, [sp, #12]
 80066c2:	1d19      	adds	r1, r3, #4
 80066c4:	681b      	ldr	r3, [r3, #0]
 80066c6:	9103      	str	r1, [sp, #12]
 80066c8:	2b00      	cmp	r3, #0
 80066ca:	bfbb      	ittet	lt
 80066cc:	425b      	neglt	r3, r3
 80066ce:	f042 0202 	orrlt.w	r2, r2, #2
 80066d2:	9307      	strge	r3, [sp, #28]
 80066d4:	9307      	strlt	r3, [sp, #28]
 80066d6:	bfb8      	it	lt
 80066d8:	9204      	strlt	r2, [sp, #16]
 80066da:	7823      	ldrb	r3, [r4, #0]
 80066dc:	2b2e      	cmp	r3, #46	; 0x2e
 80066de:	d10c      	bne.n	80066fa <_vfiprintf_r+0x176>
 80066e0:	7863      	ldrb	r3, [r4, #1]
 80066e2:	2b2a      	cmp	r3, #42	; 0x2a
 80066e4:	d135      	bne.n	8006752 <_vfiprintf_r+0x1ce>
 80066e6:	9b03      	ldr	r3, [sp, #12]
 80066e8:	1d1a      	adds	r2, r3, #4
 80066ea:	681b      	ldr	r3, [r3, #0]
 80066ec:	9203      	str	r2, [sp, #12]
 80066ee:	2b00      	cmp	r3, #0
 80066f0:	bfb8      	it	lt
 80066f2:	f04f 33ff 	movlt.w	r3, #4294967295	; 0xffffffff
 80066f6:	3402      	adds	r4, #2
 80066f8:	9305      	str	r3, [sp, #20]
 80066fa:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80067e0 <_vfiprintf_r+0x25c>
 80066fe:	7821      	ldrb	r1, [r4, #0]
 8006700:	2203      	movs	r2, #3
 8006702:	4650      	mov	r0, sl
 8006704:	f7f9 fd74 	bl	80001f0 <memchr>
 8006708:	b140      	cbz	r0, 800671c <_vfiprintf_r+0x198>
 800670a:	2340      	movs	r3, #64	; 0x40
 800670c:	eba0 000a 	sub.w	r0, r0, sl
 8006710:	fa03 f000 	lsl.w	r0, r3, r0
 8006714:	9b04      	ldr	r3, [sp, #16]
 8006716:	4303      	orrs	r3, r0
 8006718:	3401      	adds	r4, #1
 800671a:	9304      	str	r3, [sp, #16]
 800671c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8006720:	482c      	ldr	r0, [pc, #176]	; (80067d4 <_vfiprintf_r+0x250>)
 8006722:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006726:	2206      	movs	r2, #6
 8006728:	f7f9 fd62 	bl	80001f0 <memchr>
 800672c:	2800      	cmp	r0, #0
 800672e:	d03f      	beq.n	80067b0 <_vfiprintf_r+0x22c>
 8006730:	4b29      	ldr	r3, [pc, #164]	; (80067d8 <_vfiprintf_r+0x254>)
 8006732:	bb1b      	cbnz	r3, 800677c <_vfiprintf_r+0x1f8>
 8006734:	9b03      	ldr	r3, [sp, #12]
 8006736:	3307      	adds	r3, #7
 8006738:	f023 0307 	bic.w	r3, r3, #7
 800673c:	3308      	adds	r3, #8
 800673e:	9303      	str	r3, [sp, #12]
 8006740:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006742:	443b      	add	r3, r7
 8006744:	9309      	str	r3, [sp, #36]	; 0x24
 8006746:	e767      	b.n	8006618 <_vfiprintf_r+0x94>
 8006748:	fb0c 3202 	mla	r2, ip, r2, r3
 800674c:	460c      	mov	r4, r1
 800674e:	2001      	movs	r0, #1
 8006750:	e7a5      	b.n	800669e <_vfiprintf_r+0x11a>
 8006752:	2300      	movs	r3, #0
 8006754:	3401      	adds	r4, #1
 8006756:	9305      	str	r3, [sp, #20]
 8006758:	4619      	mov	r1, r3
 800675a:	f04f 0c0a 	mov.w	ip, #10
 800675e:	4620      	mov	r0, r4
 8006760:	f810 2b01 	ldrb.w	r2, [r0], #1
 8006764:	3a30      	subs	r2, #48	; 0x30
 8006766:	2a09      	cmp	r2, #9
 8006768:	d903      	bls.n	8006772 <_vfiprintf_r+0x1ee>
 800676a:	2b00      	cmp	r3, #0
 800676c:	d0c5      	beq.n	80066fa <_vfiprintf_r+0x176>
 800676e:	9105      	str	r1, [sp, #20]
 8006770:	e7c3      	b.n	80066fa <_vfiprintf_r+0x176>
 8006772:	fb0c 2101 	mla	r1, ip, r1, r2
 8006776:	4604      	mov	r4, r0
 8006778:	2301      	movs	r3, #1
 800677a:	e7f0      	b.n	800675e <_vfiprintf_r+0x1da>
 800677c:	ab03      	add	r3, sp, #12
 800677e:	9300      	str	r3, [sp, #0]
 8006780:	462a      	mov	r2, r5
 8006782:	4b16      	ldr	r3, [pc, #88]	; (80067dc <_vfiprintf_r+0x258>)
 8006784:	a904      	add	r1, sp, #16
 8006786:	4630      	mov	r0, r6
 8006788:	f7fd fd6a 	bl	8004260 <_printf_float>
 800678c:	4607      	mov	r7, r0
 800678e:	1c78      	adds	r0, r7, #1
 8006790:	d1d6      	bne.n	8006740 <_vfiprintf_r+0x1bc>
 8006792:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8006794:	07d9      	lsls	r1, r3, #31
 8006796:	d405      	bmi.n	80067a4 <_vfiprintf_r+0x220>
 8006798:	89ab      	ldrh	r3, [r5, #12]
 800679a:	059a      	lsls	r2, r3, #22
 800679c:	d402      	bmi.n	80067a4 <_vfiprintf_r+0x220>
 800679e:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80067a0:	f7ff f8d8 	bl	8005954 <__retarget_lock_release_recursive>
 80067a4:	89ab      	ldrh	r3, [r5, #12]
 80067a6:	065b      	lsls	r3, r3, #25
 80067a8:	f53f af12 	bmi.w	80065d0 <_vfiprintf_r+0x4c>
 80067ac:	9809      	ldr	r0, [sp, #36]	; 0x24
 80067ae:	e711      	b.n	80065d4 <_vfiprintf_r+0x50>
 80067b0:	ab03      	add	r3, sp, #12
 80067b2:	9300      	str	r3, [sp, #0]
 80067b4:	462a      	mov	r2, r5
 80067b6:	4b09      	ldr	r3, [pc, #36]	; (80067dc <_vfiprintf_r+0x258>)
 80067b8:	a904      	add	r1, sp, #16
 80067ba:	4630      	mov	r0, r6
 80067bc:	f7fd fff4 	bl	80047a8 <_printf_i>
 80067c0:	e7e4      	b.n	800678c <_vfiprintf_r+0x208>
 80067c2:	bf00      	nop
 80067c4:	080073f8 	.word	0x080073f8
 80067c8:	08007418 	.word	0x08007418
 80067cc:	080073d8 	.word	0x080073d8
 80067d0:	08007594 	.word	0x08007594
 80067d4:	0800759e 	.word	0x0800759e
 80067d8:	08004261 	.word	0x08004261
 80067dc:	0800655f 	.word	0x0800655f
 80067e0:	0800759a 	.word	0x0800759a

080067e4 <_sbrk_r>:
 80067e4:	b538      	push	{r3, r4, r5, lr}
 80067e6:	4d06      	ldr	r5, [pc, #24]	; (8006800 <_sbrk_r+0x1c>)
 80067e8:	2300      	movs	r3, #0
 80067ea:	4604      	mov	r4, r0
 80067ec:	4608      	mov	r0, r1
 80067ee:	602b      	str	r3, [r5, #0]
 80067f0:	f7fb fc8e 	bl	8002110 <_sbrk>
 80067f4:	1c43      	adds	r3, r0, #1
 80067f6:	d102      	bne.n	80067fe <_sbrk_r+0x1a>
 80067f8:	682b      	ldr	r3, [r5, #0]
 80067fa:	b103      	cbz	r3, 80067fe <_sbrk_r+0x1a>
 80067fc:	6023      	str	r3, [r4, #0]
 80067fe:	bd38      	pop	{r3, r4, r5, pc}
 8006800:	20001288 	.word	0x20001288

08006804 <__sread>:
 8006804:	b510      	push	{r4, lr}
 8006806:	460c      	mov	r4, r1
 8006808:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800680c:	f000 faf2 	bl	8006df4 <_read_r>
 8006810:	2800      	cmp	r0, #0
 8006812:	bfab      	itete	ge
 8006814:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8006816:	89a3      	ldrhlt	r3, [r4, #12]
 8006818:	181b      	addge	r3, r3, r0
 800681a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800681e:	bfac      	ite	ge
 8006820:	6563      	strge	r3, [r4, #84]	; 0x54
 8006822:	81a3      	strhlt	r3, [r4, #12]
 8006824:	bd10      	pop	{r4, pc}

08006826 <__swrite>:
 8006826:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800682a:	461f      	mov	r7, r3
 800682c:	898b      	ldrh	r3, [r1, #12]
 800682e:	05db      	lsls	r3, r3, #23
 8006830:	4605      	mov	r5, r0
 8006832:	460c      	mov	r4, r1
 8006834:	4616      	mov	r6, r2
 8006836:	d505      	bpl.n	8006844 <__swrite+0x1e>
 8006838:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800683c:	2302      	movs	r3, #2
 800683e:	2200      	movs	r2, #0
 8006840:	f000 f9f8 	bl	8006c34 <_lseek_r>
 8006844:	89a3      	ldrh	r3, [r4, #12]
 8006846:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800684a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800684e:	81a3      	strh	r3, [r4, #12]
 8006850:	4632      	mov	r2, r6
 8006852:	463b      	mov	r3, r7
 8006854:	4628      	mov	r0, r5
 8006856:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800685a:	f000 b869 	b.w	8006930 <_write_r>

0800685e <__sseek>:
 800685e:	b510      	push	{r4, lr}
 8006860:	460c      	mov	r4, r1
 8006862:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006866:	f000 f9e5 	bl	8006c34 <_lseek_r>
 800686a:	1c43      	adds	r3, r0, #1
 800686c:	89a3      	ldrh	r3, [r4, #12]
 800686e:	bf15      	itete	ne
 8006870:	6560      	strne	r0, [r4, #84]	; 0x54
 8006872:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8006876:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800687a:	81a3      	strheq	r3, [r4, #12]
 800687c:	bf18      	it	ne
 800687e:	81a3      	strhne	r3, [r4, #12]
 8006880:	bd10      	pop	{r4, pc}

08006882 <__sclose>:
 8006882:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006886:	f000 b8f1 	b.w	8006a6c <_close_r>
	...

0800688c <__swbuf_r>:
 800688c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800688e:	460e      	mov	r6, r1
 8006890:	4614      	mov	r4, r2
 8006892:	4605      	mov	r5, r0
 8006894:	b118      	cbz	r0, 800689e <__swbuf_r+0x12>
 8006896:	6983      	ldr	r3, [r0, #24]
 8006898:	b90b      	cbnz	r3, 800689e <__swbuf_r+0x12>
 800689a:	f7fe ffb7 	bl	800580c <__sinit>
 800689e:	4b21      	ldr	r3, [pc, #132]	; (8006924 <__swbuf_r+0x98>)
 80068a0:	429c      	cmp	r4, r3
 80068a2:	d12b      	bne.n	80068fc <__swbuf_r+0x70>
 80068a4:	686c      	ldr	r4, [r5, #4]
 80068a6:	69a3      	ldr	r3, [r4, #24]
 80068a8:	60a3      	str	r3, [r4, #8]
 80068aa:	89a3      	ldrh	r3, [r4, #12]
 80068ac:	071a      	lsls	r2, r3, #28
 80068ae:	d52f      	bpl.n	8006910 <__swbuf_r+0x84>
 80068b0:	6923      	ldr	r3, [r4, #16]
 80068b2:	b36b      	cbz	r3, 8006910 <__swbuf_r+0x84>
 80068b4:	6923      	ldr	r3, [r4, #16]
 80068b6:	6820      	ldr	r0, [r4, #0]
 80068b8:	1ac0      	subs	r0, r0, r3
 80068ba:	6963      	ldr	r3, [r4, #20]
 80068bc:	b2f6      	uxtb	r6, r6
 80068be:	4283      	cmp	r3, r0
 80068c0:	4637      	mov	r7, r6
 80068c2:	dc04      	bgt.n	80068ce <__swbuf_r+0x42>
 80068c4:	4621      	mov	r1, r4
 80068c6:	4628      	mov	r0, r5
 80068c8:	f000 f966 	bl	8006b98 <_fflush_r>
 80068cc:	bb30      	cbnz	r0, 800691c <__swbuf_r+0x90>
 80068ce:	68a3      	ldr	r3, [r4, #8]
 80068d0:	3b01      	subs	r3, #1
 80068d2:	60a3      	str	r3, [r4, #8]
 80068d4:	6823      	ldr	r3, [r4, #0]
 80068d6:	1c5a      	adds	r2, r3, #1
 80068d8:	6022      	str	r2, [r4, #0]
 80068da:	701e      	strb	r6, [r3, #0]
 80068dc:	6963      	ldr	r3, [r4, #20]
 80068de:	3001      	adds	r0, #1
 80068e0:	4283      	cmp	r3, r0
 80068e2:	d004      	beq.n	80068ee <__swbuf_r+0x62>
 80068e4:	89a3      	ldrh	r3, [r4, #12]
 80068e6:	07db      	lsls	r3, r3, #31
 80068e8:	d506      	bpl.n	80068f8 <__swbuf_r+0x6c>
 80068ea:	2e0a      	cmp	r6, #10
 80068ec:	d104      	bne.n	80068f8 <__swbuf_r+0x6c>
 80068ee:	4621      	mov	r1, r4
 80068f0:	4628      	mov	r0, r5
 80068f2:	f000 f951 	bl	8006b98 <_fflush_r>
 80068f6:	b988      	cbnz	r0, 800691c <__swbuf_r+0x90>
 80068f8:	4638      	mov	r0, r7
 80068fa:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 80068fc:	4b0a      	ldr	r3, [pc, #40]	; (8006928 <__swbuf_r+0x9c>)
 80068fe:	429c      	cmp	r4, r3
 8006900:	d101      	bne.n	8006906 <__swbuf_r+0x7a>
 8006902:	68ac      	ldr	r4, [r5, #8]
 8006904:	e7cf      	b.n	80068a6 <__swbuf_r+0x1a>
 8006906:	4b09      	ldr	r3, [pc, #36]	; (800692c <__swbuf_r+0xa0>)
 8006908:	429c      	cmp	r4, r3
 800690a:	bf08      	it	eq
 800690c:	68ec      	ldreq	r4, [r5, #12]
 800690e:	e7ca      	b.n	80068a6 <__swbuf_r+0x1a>
 8006910:	4621      	mov	r1, r4
 8006912:	4628      	mov	r0, r5
 8006914:	f000 f81e 	bl	8006954 <__swsetup_r>
 8006918:	2800      	cmp	r0, #0
 800691a:	d0cb      	beq.n	80068b4 <__swbuf_r+0x28>
 800691c:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
 8006920:	e7ea      	b.n	80068f8 <__swbuf_r+0x6c>
 8006922:	bf00      	nop
 8006924:	080073f8 	.word	0x080073f8
 8006928:	08007418 	.word	0x08007418
 800692c:	080073d8 	.word	0x080073d8

08006930 <_write_r>:
 8006930:	b538      	push	{r3, r4, r5, lr}
 8006932:	4d07      	ldr	r5, [pc, #28]	; (8006950 <_write_r+0x20>)
 8006934:	4604      	mov	r4, r0
 8006936:	4608      	mov	r0, r1
 8006938:	4611      	mov	r1, r2
 800693a:	2200      	movs	r2, #0
 800693c:	602a      	str	r2, [r5, #0]
 800693e:	461a      	mov	r2, r3
 8006940:	f7fb fb95 	bl	800206e <_write>
 8006944:	1c43      	adds	r3, r0, #1
 8006946:	d102      	bne.n	800694e <_write_r+0x1e>
 8006948:	682b      	ldr	r3, [r5, #0]
 800694a:	b103      	cbz	r3, 800694e <_write_r+0x1e>
 800694c:	6023      	str	r3, [r4, #0]
 800694e:	bd38      	pop	{r3, r4, r5, pc}
 8006950:	20001288 	.word	0x20001288

08006954 <__swsetup_r>:
 8006954:	4b32      	ldr	r3, [pc, #200]	; (8006a20 <__swsetup_r+0xcc>)
 8006956:	b570      	push	{r4, r5, r6, lr}
 8006958:	681d      	ldr	r5, [r3, #0]
 800695a:	4606      	mov	r6, r0
 800695c:	460c      	mov	r4, r1
 800695e:	b125      	cbz	r5, 800696a <__swsetup_r+0x16>
 8006960:	69ab      	ldr	r3, [r5, #24]
 8006962:	b913      	cbnz	r3, 800696a <__swsetup_r+0x16>
 8006964:	4628      	mov	r0, r5
 8006966:	f7fe ff51 	bl	800580c <__sinit>
 800696a:	4b2e      	ldr	r3, [pc, #184]	; (8006a24 <__swsetup_r+0xd0>)
 800696c:	429c      	cmp	r4, r3
 800696e:	d10f      	bne.n	8006990 <__swsetup_r+0x3c>
 8006970:	686c      	ldr	r4, [r5, #4]
 8006972:	89a3      	ldrh	r3, [r4, #12]
 8006974:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8006978:	0719      	lsls	r1, r3, #28
 800697a:	d42c      	bmi.n	80069d6 <__swsetup_r+0x82>
 800697c:	06dd      	lsls	r5, r3, #27
 800697e:	d411      	bmi.n	80069a4 <__swsetup_r+0x50>
 8006980:	2309      	movs	r3, #9
 8006982:	6033      	str	r3, [r6, #0]
 8006984:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8006988:	81a3      	strh	r3, [r4, #12]
 800698a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 800698e:	e03e      	b.n	8006a0e <__swsetup_r+0xba>
 8006990:	4b25      	ldr	r3, [pc, #148]	; (8006a28 <__swsetup_r+0xd4>)
 8006992:	429c      	cmp	r4, r3
 8006994:	d101      	bne.n	800699a <__swsetup_r+0x46>
 8006996:	68ac      	ldr	r4, [r5, #8]
 8006998:	e7eb      	b.n	8006972 <__swsetup_r+0x1e>
 800699a:	4b24      	ldr	r3, [pc, #144]	; (8006a2c <__swsetup_r+0xd8>)
 800699c:	429c      	cmp	r4, r3
 800699e:	bf08      	it	eq
 80069a0:	68ec      	ldreq	r4, [r5, #12]
 80069a2:	e7e6      	b.n	8006972 <__swsetup_r+0x1e>
 80069a4:	0758      	lsls	r0, r3, #29
 80069a6:	d512      	bpl.n	80069ce <__swsetup_r+0x7a>
 80069a8:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80069aa:	b141      	cbz	r1, 80069be <__swsetup_r+0x6a>
 80069ac:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80069b0:	4299      	cmp	r1, r3
 80069b2:	d002      	beq.n	80069ba <__swsetup_r+0x66>
 80069b4:	4630      	mov	r0, r6
 80069b6:	f7ff fb7f 	bl	80060b8 <_free_r>
 80069ba:	2300      	movs	r3, #0
 80069bc:	6363      	str	r3, [r4, #52]	; 0x34
 80069be:	89a3      	ldrh	r3, [r4, #12]
 80069c0:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 80069c4:	81a3      	strh	r3, [r4, #12]
 80069c6:	2300      	movs	r3, #0
 80069c8:	6063      	str	r3, [r4, #4]
 80069ca:	6923      	ldr	r3, [r4, #16]
 80069cc:	6023      	str	r3, [r4, #0]
 80069ce:	89a3      	ldrh	r3, [r4, #12]
 80069d0:	f043 0308 	orr.w	r3, r3, #8
 80069d4:	81a3      	strh	r3, [r4, #12]
 80069d6:	6923      	ldr	r3, [r4, #16]
 80069d8:	b94b      	cbnz	r3, 80069ee <__swsetup_r+0x9a>
 80069da:	89a3      	ldrh	r3, [r4, #12]
 80069dc:	f403 7320 	and.w	r3, r3, #640	; 0x280
 80069e0:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80069e4:	d003      	beq.n	80069ee <__swsetup_r+0x9a>
 80069e6:	4621      	mov	r1, r4
 80069e8:	4630      	mov	r0, r6
 80069ea:	f000 f95b 	bl	8006ca4 <__smakebuf_r>
 80069ee:	89a0      	ldrh	r0, [r4, #12]
 80069f0:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 80069f4:	f010 0301 	ands.w	r3, r0, #1
 80069f8:	d00a      	beq.n	8006a10 <__swsetup_r+0xbc>
 80069fa:	2300      	movs	r3, #0
 80069fc:	60a3      	str	r3, [r4, #8]
 80069fe:	6963      	ldr	r3, [r4, #20]
 8006a00:	425b      	negs	r3, r3
 8006a02:	61a3      	str	r3, [r4, #24]
 8006a04:	6923      	ldr	r3, [r4, #16]
 8006a06:	b943      	cbnz	r3, 8006a1a <__swsetup_r+0xc6>
 8006a08:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8006a0c:	d1ba      	bne.n	8006984 <__swsetup_r+0x30>
 8006a0e:	bd70      	pop	{r4, r5, r6, pc}
 8006a10:	0781      	lsls	r1, r0, #30
 8006a12:	bf58      	it	pl
 8006a14:	6963      	ldrpl	r3, [r4, #20]
 8006a16:	60a3      	str	r3, [r4, #8]
 8006a18:	e7f4      	b.n	8006a04 <__swsetup_r+0xb0>
 8006a1a:	2000      	movs	r0, #0
 8006a1c:	e7f7      	b.n	8006a0e <__swsetup_r+0xba>
 8006a1e:	bf00      	nop
 8006a20:	20000004 	.word	0x20000004
 8006a24:	080073f8 	.word	0x080073f8
 8006a28:	08007418 	.word	0x08007418
 8006a2c:	080073d8 	.word	0x080073d8

08006a30 <__assert_func>:
 8006a30:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006a32:	4614      	mov	r4, r2
 8006a34:	461a      	mov	r2, r3
 8006a36:	4b09      	ldr	r3, [pc, #36]	; (8006a5c <__assert_func+0x2c>)
 8006a38:	681b      	ldr	r3, [r3, #0]
 8006a3a:	4605      	mov	r5, r0
 8006a3c:	68d8      	ldr	r0, [r3, #12]
 8006a3e:	b14c      	cbz	r4, 8006a54 <__assert_func+0x24>
 8006a40:	4b07      	ldr	r3, [pc, #28]	; (8006a60 <__assert_func+0x30>)
 8006a42:	9100      	str	r1, [sp, #0]
 8006a44:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006a48:	4906      	ldr	r1, [pc, #24]	; (8006a64 <__assert_func+0x34>)
 8006a4a:	462b      	mov	r3, r5
 8006a4c:	f000 f8e0 	bl	8006c10 <fiprintf>
 8006a50:	f000 f9ef 	bl	8006e32 <abort>
 8006a54:	4b04      	ldr	r3, [pc, #16]	; (8006a68 <__assert_func+0x38>)
 8006a56:	461c      	mov	r4, r3
 8006a58:	e7f3      	b.n	8006a42 <__assert_func+0x12>
 8006a5a:	bf00      	nop
 8006a5c:	20000004 	.word	0x20000004
 8006a60:	080075a5 	.word	0x080075a5
 8006a64:	080075b2 	.word	0x080075b2
 8006a68:	080075e0 	.word	0x080075e0

08006a6c <_close_r>:
 8006a6c:	b538      	push	{r3, r4, r5, lr}
 8006a6e:	4d06      	ldr	r5, [pc, #24]	; (8006a88 <_close_r+0x1c>)
 8006a70:	2300      	movs	r3, #0
 8006a72:	4604      	mov	r4, r0
 8006a74:	4608      	mov	r0, r1
 8006a76:	602b      	str	r3, [r5, #0]
 8006a78:	f7fb fb15 	bl	80020a6 <_close>
 8006a7c:	1c43      	adds	r3, r0, #1
 8006a7e:	d102      	bne.n	8006a86 <_close_r+0x1a>
 8006a80:	682b      	ldr	r3, [r5, #0]
 8006a82:	b103      	cbz	r3, 8006a86 <_close_r+0x1a>
 8006a84:	6023      	str	r3, [r4, #0]
 8006a86:	bd38      	pop	{r3, r4, r5, pc}
 8006a88:	20001288 	.word	0x20001288

08006a8c <__sflush_r>:
 8006a8c:	898a      	ldrh	r2, [r1, #12]
 8006a8e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006a92:	4605      	mov	r5, r0
 8006a94:	0710      	lsls	r0, r2, #28
 8006a96:	460c      	mov	r4, r1
 8006a98:	d458      	bmi.n	8006b4c <__sflush_r+0xc0>
 8006a9a:	684b      	ldr	r3, [r1, #4]
 8006a9c:	2b00      	cmp	r3, #0
 8006a9e:	dc05      	bgt.n	8006aac <__sflush_r+0x20>
 8006aa0:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006aa2:	2b00      	cmp	r3, #0
 8006aa4:	dc02      	bgt.n	8006aac <__sflush_r+0x20>
 8006aa6:	2000      	movs	r0, #0
 8006aa8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006aac:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006aae:	2e00      	cmp	r6, #0
 8006ab0:	d0f9      	beq.n	8006aa6 <__sflush_r+0x1a>
 8006ab2:	2300      	movs	r3, #0
 8006ab4:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8006ab8:	682f      	ldr	r7, [r5, #0]
 8006aba:	602b      	str	r3, [r5, #0]
 8006abc:	d032      	beq.n	8006b24 <__sflush_r+0x98>
 8006abe:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006ac0:	89a3      	ldrh	r3, [r4, #12]
 8006ac2:	075a      	lsls	r2, r3, #29
 8006ac4:	d505      	bpl.n	8006ad2 <__sflush_r+0x46>
 8006ac6:	6863      	ldr	r3, [r4, #4]
 8006ac8:	1ac0      	subs	r0, r0, r3
 8006aca:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006acc:	b10b      	cbz	r3, 8006ad2 <__sflush_r+0x46>
 8006ace:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006ad0:	1ac0      	subs	r0, r0, r3
 8006ad2:	2300      	movs	r3, #0
 8006ad4:	4602      	mov	r2, r0
 8006ad6:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006ad8:	6a21      	ldr	r1, [r4, #32]
 8006ada:	4628      	mov	r0, r5
 8006adc:	47b0      	blx	r6
 8006ade:	1c43      	adds	r3, r0, #1
 8006ae0:	89a3      	ldrh	r3, [r4, #12]
 8006ae2:	d106      	bne.n	8006af2 <__sflush_r+0x66>
 8006ae4:	6829      	ldr	r1, [r5, #0]
 8006ae6:	291d      	cmp	r1, #29
 8006ae8:	d82c      	bhi.n	8006b44 <__sflush_r+0xb8>
 8006aea:	4a2a      	ldr	r2, [pc, #168]	; (8006b94 <__sflush_r+0x108>)
 8006aec:	40ca      	lsrs	r2, r1
 8006aee:	07d6      	lsls	r6, r2, #31
 8006af0:	d528      	bpl.n	8006b44 <__sflush_r+0xb8>
 8006af2:	2200      	movs	r2, #0
 8006af4:	6062      	str	r2, [r4, #4]
 8006af6:	04d9      	lsls	r1, r3, #19
 8006af8:	6922      	ldr	r2, [r4, #16]
 8006afa:	6022      	str	r2, [r4, #0]
 8006afc:	d504      	bpl.n	8006b08 <__sflush_r+0x7c>
 8006afe:	1c42      	adds	r2, r0, #1
 8006b00:	d101      	bne.n	8006b06 <__sflush_r+0x7a>
 8006b02:	682b      	ldr	r3, [r5, #0]
 8006b04:	b903      	cbnz	r3, 8006b08 <__sflush_r+0x7c>
 8006b06:	6560      	str	r0, [r4, #84]	; 0x54
 8006b08:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8006b0a:	602f      	str	r7, [r5, #0]
 8006b0c:	2900      	cmp	r1, #0
 8006b0e:	d0ca      	beq.n	8006aa6 <__sflush_r+0x1a>
 8006b10:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8006b14:	4299      	cmp	r1, r3
 8006b16:	d002      	beq.n	8006b1e <__sflush_r+0x92>
 8006b18:	4628      	mov	r0, r5
 8006b1a:	f7ff facd 	bl	80060b8 <_free_r>
 8006b1e:	2000      	movs	r0, #0
 8006b20:	6360      	str	r0, [r4, #52]	; 0x34
 8006b22:	e7c1      	b.n	8006aa8 <__sflush_r+0x1c>
 8006b24:	6a21      	ldr	r1, [r4, #32]
 8006b26:	2301      	movs	r3, #1
 8006b28:	4628      	mov	r0, r5
 8006b2a:	47b0      	blx	r6
 8006b2c:	1c41      	adds	r1, r0, #1
 8006b2e:	d1c7      	bne.n	8006ac0 <__sflush_r+0x34>
 8006b30:	682b      	ldr	r3, [r5, #0]
 8006b32:	2b00      	cmp	r3, #0
 8006b34:	d0c4      	beq.n	8006ac0 <__sflush_r+0x34>
 8006b36:	2b1d      	cmp	r3, #29
 8006b38:	d001      	beq.n	8006b3e <__sflush_r+0xb2>
 8006b3a:	2b16      	cmp	r3, #22
 8006b3c:	d101      	bne.n	8006b42 <__sflush_r+0xb6>
 8006b3e:	602f      	str	r7, [r5, #0]
 8006b40:	e7b1      	b.n	8006aa6 <__sflush_r+0x1a>
 8006b42:	89a3      	ldrh	r3, [r4, #12]
 8006b44:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b48:	81a3      	strh	r3, [r4, #12]
 8006b4a:	e7ad      	b.n	8006aa8 <__sflush_r+0x1c>
 8006b4c:	690f      	ldr	r7, [r1, #16]
 8006b4e:	2f00      	cmp	r7, #0
 8006b50:	d0a9      	beq.n	8006aa6 <__sflush_r+0x1a>
 8006b52:	0793      	lsls	r3, r2, #30
 8006b54:	680e      	ldr	r6, [r1, #0]
 8006b56:	bf08      	it	eq
 8006b58:	694b      	ldreq	r3, [r1, #20]
 8006b5a:	600f      	str	r7, [r1, #0]
 8006b5c:	bf18      	it	ne
 8006b5e:	2300      	movne	r3, #0
 8006b60:	eba6 0807 	sub.w	r8, r6, r7
 8006b64:	608b      	str	r3, [r1, #8]
 8006b66:	f1b8 0f00 	cmp.w	r8, #0
 8006b6a:	dd9c      	ble.n	8006aa6 <__sflush_r+0x1a>
 8006b6c:	6a21      	ldr	r1, [r4, #32]
 8006b6e:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006b70:	4643      	mov	r3, r8
 8006b72:	463a      	mov	r2, r7
 8006b74:	4628      	mov	r0, r5
 8006b76:	47b0      	blx	r6
 8006b78:	2800      	cmp	r0, #0
 8006b7a:	dc06      	bgt.n	8006b8a <__sflush_r+0xfe>
 8006b7c:	89a3      	ldrh	r3, [r4, #12]
 8006b7e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006b82:	81a3      	strh	r3, [r4, #12]
 8006b84:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006b88:	e78e      	b.n	8006aa8 <__sflush_r+0x1c>
 8006b8a:	4407      	add	r7, r0
 8006b8c:	eba8 0800 	sub.w	r8, r8, r0
 8006b90:	e7e9      	b.n	8006b66 <__sflush_r+0xda>
 8006b92:	bf00      	nop
 8006b94:	20400001 	.word	0x20400001

08006b98 <_fflush_r>:
 8006b98:	b538      	push	{r3, r4, r5, lr}
 8006b9a:	690b      	ldr	r3, [r1, #16]
 8006b9c:	4605      	mov	r5, r0
 8006b9e:	460c      	mov	r4, r1
 8006ba0:	b913      	cbnz	r3, 8006ba8 <_fflush_r+0x10>
 8006ba2:	2500      	movs	r5, #0
 8006ba4:	4628      	mov	r0, r5
 8006ba6:	bd38      	pop	{r3, r4, r5, pc}
 8006ba8:	b118      	cbz	r0, 8006bb2 <_fflush_r+0x1a>
 8006baa:	6983      	ldr	r3, [r0, #24]
 8006bac:	b90b      	cbnz	r3, 8006bb2 <_fflush_r+0x1a>
 8006bae:	f7fe fe2d 	bl	800580c <__sinit>
 8006bb2:	4b14      	ldr	r3, [pc, #80]	; (8006c04 <_fflush_r+0x6c>)
 8006bb4:	429c      	cmp	r4, r3
 8006bb6:	d11b      	bne.n	8006bf0 <_fflush_r+0x58>
 8006bb8:	686c      	ldr	r4, [r5, #4]
 8006bba:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006bbe:	2b00      	cmp	r3, #0
 8006bc0:	d0ef      	beq.n	8006ba2 <_fflush_r+0xa>
 8006bc2:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006bc4:	07d0      	lsls	r0, r2, #31
 8006bc6:	d404      	bmi.n	8006bd2 <_fflush_r+0x3a>
 8006bc8:	0599      	lsls	r1, r3, #22
 8006bca:	d402      	bmi.n	8006bd2 <_fflush_r+0x3a>
 8006bcc:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bce:	f7fe fec0 	bl	8005952 <__retarget_lock_acquire_recursive>
 8006bd2:	4628      	mov	r0, r5
 8006bd4:	4621      	mov	r1, r4
 8006bd6:	f7ff ff59 	bl	8006a8c <__sflush_r>
 8006bda:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006bdc:	07da      	lsls	r2, r3, #31
 8006bde:	4605      	mov	r5, r0
 8006be0:	d4e0      	bmi.n	8006ba4 <_fflush_r+0xc>
 8006be2:	89a3      	ldrh	r3, [r4, #12]
 8006be4:	059b      	lsls	r3, r3, #22
 8006be6:	d4dd      	bmi.n	8006ba4 <_fflush_r+0xc>
 8006be8:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006bea:	f7fe feb3 	bl	8005954 <__retarget_lock_release_recursive>
 8006bee:	e7d9      	b.n	8006ba4 <_fflush_r+0xc>
 8006bf0:	4b05      	ldr	r3, [pc, #20]	; (8006c08 <_fflush_r+0x70>)
 8006bf2:	429c      	cmp	r4, r3
 8006bf4:	d101      	bne.n	8006bfa <_fflush_r+0x62>
 8006bf6:	68ac      	ldr	r4, [r5, #8]
 8006bf8:	e7df      	b.n	8006bba <_fflush_r+0x22>
 8006bfa:	4b04      	ldr	r3, [pc, #16]	; (8006c0c <_fflush_r+0x74>)
 8006bfc:	429c      	cmp	r4, r3
 8006bfe:	bf08      	it	eq
 8006c00:	68ec      	ldreq	r4, [r5, #12]
 8006c02:	e7da      	b.n	8006bba <_fflush_r+0x22>
 8006c04:	080073f8 	.word	0x080073f8
 8006c08:	08007418 	.word	0x08007418
 8006c0c:	080073d8 	.word	0x080073d8

08006c10 <fiprintf>:
 8006c10:	b40e      	push	{r1, r2, r3}
 8006c12:	b503      	push	{r0, r1, lr}
 8006c14:	4601      	mov	r1, r0
 8006c16:	ab03      	add	r3, sp, #12
 8006c18:	4805      	ldr	r0, [pc, #20]	; (8006c30 <fiprintf+0x20>)
 8006c1a:	f853 2b04 	ldr.w	r2, [r3], #4
 8006c1e:	6800      	ldr	r0, [r0, #0]
 8006c20:	9301      	str	r3, [sp, #4]
 8006c22:	f7ff fcaf 	bl	8006584 <_vfiprintf_r>
 8006c26:	b002      	add	sp, #8
 8006c28:	f85d eb04 	ldr.w	lr, [sp], #4
 8006c2c:	b003      	add	sp, #12
 8006c2e:	4770      	bx	lr
 8006c30:	20000004 	.word	0x20000004

08006c34 <_lseek_r>:
 8006c34:	b538      	push	{r3, r4, r5, lr}
 8006c36:	4d07      	ldr	r5, [pc, #28]	; (8006c54 <_lseek_r+0x20>)
 8006c38:	4604      	mov	r4, r0
 8006c3a:	4608      	mov	r0, r1
 8006c3c:	4611      	mov	r1, r2
 8006c3e:	2200      	movs	r2, #0
 8006c40:	602a      	str	r2, [r5, #0]
 8006c42:	461a      	mov	r2, r3
 8006c44:	f7fb fa56 	bl	80020f4 <_lseek>
 8006c48:	1c43      	adds	r3, r0, #1
 8006c4a:	d102      	bne.n	8006c52 <_lseek_r+0x1e>
 8006c4c:	682b      	ldr	r3, [r5, #0]
 8006c4e:	b103      	cbz	r3, 8006c52 <_lseek_r+0x1e>
 8006c50:	6023      	str	r3, [r4, #0]
 8006c52:	bd38      	pop	{r3, r4, r5, pc}
 8006c54:	20001288 	.word	0x20001288

08006c58 <__swhatbuf_r>:
 8006c58:	b570      	push	{r4, r5, r6, lr}
 8006c5a:	460e      	mov	r6, r1
 8006c5c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006c60:	2900      	cmp	r1, #0
 8006c62:	b096      	sub	sp, #88	; 0x58
 8006c64:	4614      	mov	r4, r2
 8006c66:	461d      	mov	r5, r3
 8006c68:	da08      	bge.n	8006c7c <__swhatbuf_r+0x24>
 8006c6a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8006c6e:	2200      	movs	r2, #0
 8006c70:	602a      	str	r2, [r5, #0]
 8006c72:	061a      	lsls	r2, r3, #24
 8006c74:	d410      	bmi.n	8006c98 <__swhatbuf_r+0x40>
 8006c76:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8006c7a:	e00e      	b.n	8006c9a <__swhatbuf_r+0x42>
 8006c7c:	466a      	mov	r2, sp
 8006c7e:	f000 f8df 	bl	8006e40 <_fstat_r>
 8006c82:	2800      	cmp	r0, #0
 8006c84:	dbf1      	blt.n	8006c6a <__swhatbuf_r+0x12>
 8006c86:	9a01      	ldr	r2, [sp, #4]
 8006c88:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8006c8c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8006c90:	425a      	negs	r2, r3
 8006c92:	415a      	adcs	r2, r3
 8006c94:	602a      	str	r2, [r5, #0]
 8006c96:	e7ee      	b.n	8006c76 <__swhatbuf_r+0x1e>
 8006c98:	2340      	movs	r3, #64	; 0x40
 8006c9a:	2000      	movs	r0, #0
 8006c9c:	6023      	str	r3, [r4, #0]
 8006c9e:	b016      	add	sp, #88	; 0x58
 8006ca0:	bd70      	pop	{r4, r5, r6, pc}
	...

08006ca4 <__smakebuf_r>:
 8006ca4:	898b      	ldrh	r3, [r1, #12]
 8006ca6:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8006ca8:	079d      	lsls	r5, r3, #30
 8006caa:	4606      	mov	r6, r0
 8006cac:	460c      	mov	r4, r1
 8006cae:	d507      	bpl.n	8006cc0 <__smakebuf_r+0x1c>
 8006cb0:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8006cb4:	6023      	str	r3, [r4, #0]
 8006cb6:	6123      	str	r3, [r4, #16]
 8006cb8:	2301      	movs	r3, #1
 8006cba:	6163      	str	r3, [r4, #20]
 8006cbc:	b002      	add	sp, #8
 8006cbe:	bd70      	pop	{r4, r5, r6, pc}
 8006cc0:	ab01      	add	r3, sp, #4
 8006cc2:	466a      	mov	r2, sp
 8006cc4:	f7ff ffc8 	bl	8006c58 <__swhatbuf_r>
 8006cc8:	9900      	ldr	r1, [sp, #0]
 8006cca:	4605      	mov	r5, r0
 8006ccc:	4630      	mov	r0, r6
 8006cce:	f7ff fa5f 	bl	8006190 <_malloc_r>
 8006cd2:	b948      	cbnz	r0, 8006ce8 <__smakebuf_r+0x44>
 8006cd4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8006cd8:	059a      	lsls	r2, r3, #22
 8006cda:	d4ef      	bmi.n	8006cbc <__smakebuf_r+0x18>
 8006cdc:	f023 0303 	bic.w	r3, r3, #3
 8006ce0:	f043 0302 	orr.w	r3, r3, #2
 8006ce4:	81a3      	strh	r3, [r4, #12]
 8006ce6:	e7e3      	b.n	8006cb0 <__smakebuf_r+0xc>
 8006ce8:	4b0d      	ldr	r3, [pc, #52]	; (8006d20 <__smakebuf_r+0x7c>)
 8006cea:	62b3      	str	r3, [r6, #40]	; 0x28
 8006cec:	89a3      	ldrh	r3, [r4, #12]
 8006cee:	6020      	str	r0, [r4, #0]
 8006cf0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006cf4:	81a3      	strh	r3, [r4, #12]
 8006cf6:	9b00      	ldr	r3, [sp, #0]
 8006cf8:	6163      	str	r3, [r4, #20]
 8006cfa:	9b01      	ldr	r3, [sp, #4]
 8006cfc:	6120      	str	r0, [r4, #16]
 8006cfe:	b15b      	cbz	r3, 8006d18 <__smakebuf_r+0x74>
 8006d00:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006d04:	4630      	mov	r0, r6
 8006d06:	f000 f8ad 	bl	8006e64 <_isatty_r>
 8006d0a:	b128      	cbz	r0, 8006d18 <__smakebuf_r+0x74>
 8006d0c:	89a3      	ldrh	r3, [r4, #12]
 8006d0e:	f023 0303 	bic.w	r3, r3, #3
 8006d12:	f043 0301 	orr.w	r3, r3, #1
 8006d16:	81a3      	strh	r3, [r4, #12]
 8006d18:	89a0      	ldrh	r0, [r4, #12]
 8006d1a:	4305      	orrs	r5, r0
 8006d1c:	81a5      	strh	r5, [r4, #12]
 8006d1e:	e7cd      	b.n	8006cbc <__smakebuf_r+0x18>
 8006d20:	080057a5 	.word	0x080057a5

08006d24 <__ascii_mbtowc>:
 8006d24:	b082      	sub	sp, #8
 8006d26:	b901      	cbnz	r1, 8006d2a <__ascii_mbtowc+0x6>
 8006d28:	a901      	add	r1, sp, #4
 8006d2a:	b142      	cbz	r2, 8006d3e <__ascii_mbtowc+0x1a>
 8006d2c:	b14b      	cbz	r3, 8006d42 <__ascii_mbtowc+0x1e>
 8006d2e:	7813      	ldrb	r3, [r2, #0]
 8006d30:	600b      	str	r3, [r1, #0]
 8006d32:	7812      	ldrb	r2, [r2, #0]
 8006d34:	1e10      	subs	r0, r2, #0
 8006d36:	bf18      	it	ne
 8006d38:	2001      	movne	r0, #1
 8006d3a:	b002      	add	sp, #8
 8006d3c:	4770      	bx	lr
 8006d3e:	4610      	mov	r0, r2
 8006d40:	e7fb      	b.n	8006d3a <__ascii_mbtowc+0x16>
 8006d42:	f06f 0001 	mvn.w	r0, #1
 8006d46:	e7f8      	b.n	8006d3a <__ascii_mbtowc+0x16>

08006d48 <memmove>:
 8006d48:	4288      	cmp	r0, r1
 8006d4a:	b510      	push	{r4, lr}
 8006d4c:	eb01 0402 	add.w	r4, r1, r2
 8006d50:	d902      	bls.n	8006d58 <memmove+0x10>
 8006d52:	4284      	cmp	r4, r0
 8006d54:	4623      	mov	r3, r4
 8006d56:	d807      	bhi.n	8006d68 <memmove+0x20>
 8006d58:	1e43      	subs	r3, r0, #1
 8006d5a:	42a1      	cmp	r1, r4
 8006d5c:	d008      	beq.n	8006d70 <memmove+0x28>
 8006d5e:	f811 2b01 	ldrb.w	r2, [r1], #1
 8006d62:	f803 2f01 	strb.w	r2, [r3, #1]!
 8006d66:	e7f8      	b.n	8006d5a <memmove+0x12>
 8006d68:	4402      	add	r2, r0
 8006d6a:	4601      	mov	r1, r0
 8006d6c:	428a      	cmp	r2, r1
 8006d6e:	d100      	bne.n	8006d72 <memmove+0x2a>
 8006d70:	bd10      	pop	{r4, pc}
 8006d72:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 8006d76:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8006d7a:	e7f7      	b.n	8006d6c <memmove+0x24>

08006d7c <__malloc_lock>:
 8006d7c:	4801      	ldr	r0, [pc, #4]	; (8006d84 <__malloc_lock+0x8>)
 8006d7e:	f7fe bde8 	b.w	8005952 <__retarget_lock_acquire_recursive>
 8006d82:	bf00      	nop
 8006d84:	2000127c 	.word	0x2000127c

08006d88 <__malloc_unlock>:
 8006d88:	4801      	ldr	r0, [pc, #4]	; (8006d90 <__malloc_unlock+0x8>)
 8006d8a:	f7fe bde3 	b.w	8005954 <__retarget_lock_release_recursive>
 8006d8e:	bf00      	nop
 8006d90:	2000127c 	.word	0x2000127c

08006d94 <_realloc_r>:
 8006d94:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006d98:	4680      	mov	r8, r0
 8006d9a:	4614      	mov	r4, r2
 8006d9c:	460e      	mov	r6, r1
 8006d9e:	b921      	cbnz	r1, 8006daa <_realloc_r+0x16>
 8006da0:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8006da4:	4611      	mov	r1, r2
 8006da6:	f7ff b9f3 	b.w	8006190 <_malloc_r>
 8006daa:	b92a      	cbnz	r2, 8006db8 <_realloc_r+0x24>
 8006dac:	f7ff f984 	bl	80060b8 <_free_r>
 8006db0:	4625      	mov	r5, r4
 8006db2:	4628      	mov	r0, r5
 8006db4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006db8:	f000 f864 	bl	8006e84 <_malloc_usable_size_r>
 8006dbc:	4284      	cmp	r4, r0
 8006dbe:	4607      	mov	r7, r0
 8006dc0:	d802      	bhi.n	8006dc8 <_realloc_r+0x34>
 8006dc2:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 8006dc6:	d812      	bhi.n	8006dee <_realloc_r+0x5a>
 8006dc8:	4621      	mov	r1, r4
 8006dca:	4640      	mov	r0, r8
 8006dcc:	f7ff f9e0 	bl	8006190 <_malloc_r>
 8006dd0:	4605      	mov	r5, r0
 8006dd2:	2800      	cmp	r0, #0
 8006dd4:	d0ed      	beq.n	8006db2 <_realloc_r+0x1e>
 8006dd6:	42bc      	cmp	r4, r7
 8006dd8:	4622      	mov	r2, r4
 8006dda:	4631      	mov	r1, r6
 8006ddc:	bf28      	it	cs
 8006dde:	463a      	movcs	r2, r7
 8006de0:	f7fe fdc2 	bl	8005968 <memcpy>
 8006de4:	4631      	mov	r1, r6
 8006de6:	4640      	mov	r0, r8
 8006de8:	f7ff f966 	bl	80060b8 <_free_r>
 8006dec:	e7e1      	b.n	8006db2 <_realloc_r+0x1e>
 8006dee:	4635      	mov	r5, r6
 8006df0:	e7df      	b.n	8006db2 <_realloc_r+0x1e>
	...

08006df4 <_read_r>:
 8006df4:	b538      	push	{r3, r4, r5, lr}
 8006df6:	4d07      	ldr	r5, [pc, #28]	; (8006e14 <_read_r+0x20>)
 8006df8:	4604      	mov	r4, r0
 8006dfa:	4608      	mov	r0, r1
 8006dfc:	4611      	mov	r1, r2
 8006dfe:	2200      	movs	r2, #0
 8006e00:	602a      	str	r2, [r5, #0]
 8006e02:	461a      	mov	r2, r3
 8006e04:	f7fb f916 	bl	8002034 <_read>
 8006e08:	1c43      	adds	r3, r0, #1
 8006e0a:	d102      	bne.n	8006e12 <_read_r+0x1e>
 8006e0c:	682b      	ldr	r3, [r5, #0]
 8006e0e:	b103      	cbz	r3, 8006e12 <_read_r+0x1e>
 8006e10:	6023      	str	r3, [r4, #0]
 8006e12:	bd38      	pop	{r3, r4, r5, pc}
 8006e14:	20001288 	.word	0x20001288

08006e18 <__ascii_wctomb>:
 8006e18:	b149      	cbz	r1, 8006e2e <__ascii_wctomb+0x16>
 8006e1a:	2aff      	cmp	r2, #255	; 0xff
 8006e1c:	bf85      	ittet	hi
 8006e1e:	238a      	movhi	r3, #138	; 0x8a
 8006e20:	6003      	strhi	r3, [r0, #0]
 8006e22:	700a      	strbls	r2, [r1, #0]
 8006e24:	f04f 30ff 	movhi.w	r0, #4294967295	; 0xffffffff
 8006e28:	bf98      	it	ls
 8006e2a:	2001      	movls	r0, #1
 8006e2c:	4770      	bx	lr
 8006e2e:	4608      	mov	r0, r1
 8006e30:	4770      	bx	lr

08006e32 <abort>:
 8006e32:	b508      	push	{r3, lr}
 8006e34:	2006      	movs	r0, #6
 8006e36:	f000 f855 	bl	8006ee4 <raise>
 8006e3a:	2001      	movs	r0, #1
 8006e3c:	f7fb f8f0 	bl	8002020 <_exit>

08006e40 <_fstat_r>:
 8006e40:	b538      	push	{r3, r4, r5, lr}
 8006e42:	4d07      	ldr	r5, [pc, #28]	; (8006e60 <_fstat_r+0x20>)
 8006e44:	2300      	movs	r3, #0
 8006e46:	4604      	mov	r4, r0
 8006e48:	4608      	mov	r0, r1
 8006e4a:	4611      	mov	r1, r2
 8006e4c:	602b      	str	r3, [r5, #0]
 8006e4e:	f7fb f936 	bl	80020be <_fstat>
 8006e52:	1c43      	adds	r3, r0, #1
 8006e54:	d102      	bne.n	8006e5c <_fstat_r+0x1c>
 8006e56:	682b      	ldr	r3, [r5, #0]
 8006e58:	b103      	cbz	r3, 8006e5c <_fstat_r+0x1c>
 8006e5a:	6023      	str	r3, [r4, #0]
 8006e5c:	bd38      	pop	{r3, r4, r5, pc}
 8006e5e:	bf00      	nop
 8006e60:	20001288 	.word	0x20001288

08006e64 <_isatty_r>:
 8006e64:	b538      	push	{r3, r4, r5, lr}
 8006e66:	4d06      	ldr	r5, [pc, #24]	; (8006e80 <_isatty_r+0x1c>)
 8006e68:	2300      	movs	r3, #0
 8006e6a:	4604      	mov	r4, r0
 8006e6c:	4608      	mov	r0, r1
 8006e6e:	602b      	str	r3, [r5, #0]
 8006e70:	f7fb f935 	bl	80020de <_isatty>
 8006e74:	1c43      	adds	r3, r0, #1
 8006e76:	d102      	bne.n	8006e7e <_isatty_r+0x1a>
 8006e78:	682b      	ldr	r3, [r5, #0]
 8006e7a:	b103      	cbz	r3, 8006e7e <_isatty_r+0x1a>
 8006e7c:	6023      	str	r3, [r4, #0]
 8006e7e:	bd38      	pop	{r3, r4, r5, pc}
 8006e80:	20001288 	.word	0x20001288

08006e84 <_malloc_usable_size_r>:
 8006e84:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8006e88:	1f18      	subs	r0, r3, #4
 8006e8a:	2b00      	cmp	r3, #0
 8006e8c:	bfbc      	itt	lt
 8006e8e:	580b      	ldrlt	r3, [r1, r0]
 8006e90:	18c0      	addlt	r0, r0, r3
 8006e92:	4770      	bx	lr

08006e94 <_raise_r>:
 8006e94:	291f      	cmp	r1, #31
 8006e96:	b538      	push	{r3, r4, r5, lr}
 8006e98:	4604      	mov	r4, r0
 8006e9a:	460d      	mov	r5, r1
 8006e9c:	d904      	bls.n	8006ea8 <_raise_r+0x14>
 8006e9e:	2316      	movs	r3, #22
 8006ea0:	6003      	str	r3, [r0, #0]
 8006ea2:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
 8006ea6:	bd38      	pop	{r3, r4, r5, pc}
 8006ea8:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8006eaa:	b112      	cbz	r2, 8006eb2 <_raise_r+0x1e>
 8006eac:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8006eb0:	b94b      	cbnz	r3, 8006ec6 <_raise_r+0x32>
 8006eb2:	4620      	mov	r0, r4
 8006eb4:	f000 f830 	bl	8006f18 <_getpid_r>
 8006eb8:	462a      	mov	r2, r5
 8006eba:	4601      	mov	r1, r0
 8006ebc:	4620      	mov	r0, r4
 8006ebe:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8006ec2:	f000 b817 	b.w	8006ef4 <_kill_r>
 8006ec6:	2b01      	cmp	r3, #1
 8006ec8:	d00a      	beq.n	8006ee0 <_raise_r+0x4c>
 8006eca:	1c59      	adds	r1, r3, #1
 8006ecc:	d103      	bne.n	8006ed6 <_raise_r+0x42>
 8006ece:	2316      	movs	r3, #22
 8006ed0:	6003      	str	r3, [r0, #0]
 8006ed2:	2001      	movs	r0, #1
 8006ed4:	e7e7      	b.n	8006ea6 <_raise_r+0x12>
 8006ed6:	2400      	movs	r4, #0
 8006ed8:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 8006edc:	4628      	mov	r0, r5
 8006ede:	4798      	blx	r3
 8006ee0:	2000      	movs	r0, #0
 8006ee2:	e7e0      	b.n	8006ea6 <_raise_r+0x12>

08006ee4 <raise>:
 8006ee4:	4b02      	ldr	r3, [pc, #8]	; (8006ef0 <raise+0xc>)
 8006ee6:	4601      	mov	r1, r0
 8006ee8:	6818      	ldr	r0, [r3, #0]
 8006eea:	f7ff bfd3 	b.w	8006e94 <_raise_r>
 8006eee:	bf00      	nop
 8006ef0:	20000004 	.word	0x20000004

08006ef4 <_kill_r>:
 8006ef4:	b538      	push	{r3, r4, r5, lr}
 8006ef6:	4d07      	ldr	r5, [pc, #28]	; (8006f14 <_kill_r+0x20>)
 8006ef8:	2300      	movs	r3, #0
 8006efa:	4604      	mov	r4, r0
 8006efc:	4608      	mov	r0, r1
 8006efe:	4611      	mov	r1, r2
 8006f00:	602b      	str	r3, [r5, #0]
 8006f02:	f7fb f87d 	bl	8002000 <_kill>
 8006f06:	1c43      	adds	r3, r0, #1
 8006f08:	d102      	bne.n	8006f10 <_kill_r+0x1c>
 8006f0a:	682b      	ldr	r3, [r5, #0]
 8006f0c:	b103      	cbz	r3, 8006f10 <_kill_r+0x1c>
 8006f0e:	6023      	str	r3, [r4, #0]
 8006f10:	bd38      	pop	{r3, r4, r5, pc}
 8006f12:	bf00      	nop
 8006f14:	20001288 	.word	0x20001288

08006f18 <_getpid_r>:
 8006f18:	f7fb b86a 	b.w	8001ff0 <_getpid>

08006f1c <_init>:
 8006f1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f1e:	bf00      	nop
 8006f20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f22:	bc08      	pop	{r3}
 8006f24:	469e      	mov	lr, r3
 8006f26:	4770      	bx	lr

08006f28 <_fini>:
 8006f28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006f2a:	bf00      	nop
 8006f2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006f2e:	bc08      	pop	{r3}
 8006f30:	469e      	mov	lr, r3
 8006f32:	4770      	bx	lr
