<!DOCTYPE html>
<title>JKim Computer Architecture</title>
<meta charset="UTF-8">
<meta name="viewport" content="width=device-width, initial-scale=1">
<link rel="stylesheet" href="../../jiwook.css">
<link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/4.7.0/css/font-awesome.min.css">



<link rel="apple-touch-icon" sizes="180x180" href="../../favicon_io/apple-touch-icon.png">
<link rel="icon" type="image/png" sizes="32x32" href="../../favicon_io/favicon-32x32.png">
<link rel="icon" type="image/png" sizes="16x16" href="../../favicon_io/favicon-16x16.png">
<link rel="manifest" href="/site.webmanifest">
<link rel="stylesheet" href="../reference.css">
<html lang="en">

<body>


    <!-- Sidebar/menu -->
    <nav class="w3-sidebar w3-light-grey w3-collapse w3-top w3-medium w3-padding" style="z-index:3;width:330px;font-weight:bold;" id="mySidebar">
        <br>
        <a href="javascript:void(0)" onclick="w3_close()" class="w3-button w3-hide-large w3-display-topleft" style="width:100%;font-size:22px">Close Menu</a>
        <div class="w3-container">
            <h2 class="w3-padding-32">Computer Architecture</h2> <!--Change-->
        </div>
        <div class="w3-bar-block">
            <a href="../../index.html" onclick="w3_close()" class="w3-bar-item w3-button w3-hover-white w3-large">Home</a>
            <a href="../Hardware Electronics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-large">Hardware Electronics</a>
            <a href="Computer_Architecture.html" onclick="w3_close()" class="w3-bar-item w3-button w3-hover-white w3-large">Computer Architecture</a>
            <br>
            <a href="Circuit Theory.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Circuit Theory</a>
            <a href="Analog Electronics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Analog Electronics</a>
            <a href="Power Electronics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Power Electronics</a>
            <a href="Digital Circuit Design/Digital Circuit Design.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Digital Electronics</a>
            <a href="FPGA.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">FPGA (SystemVerilog)</a>
            <a href="Applied Electromagnetics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Applied Electromagnetics</a>
            <!-- <a href="Computer Architecture.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Computer Architecture</a>
    -->
            <!--     <a href="Wireless_Communication.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Wireless Communication</a>
    -->
            <a href="Embedded Architecture/Embedded Architecture.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Embedded Architecture</a>
            <a href="Digital Design of Signal Processing System.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Digital Design of Signal Processing System</a>
            <a href="Sensor Physics.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Sensor Physics</a>
            <a href="Hardware_Resources.html" onclick="w3_closemenu()" class="w3-bar-item w3-button w3-hover-white w3-medium">Hardware Resources</a>
            <br>
            <br>
        </div>
    </nav>



    <header class="w3-container w3-top w3-hide-large w3-burgundy w3-xlarge w3-padding">
        <a href="javascript:void(0)" class="w3-button w3-burgundy w3-margin-right" onclick="w3_openmenu()">☰</a>
        <span>Computer Architecture</span>
    </header>

    <!-- Overlay effect when opening sidebar on small screens -->
    <div class="w3-overlay w3-hide-large" onclick="w3_close()" style="cursor:pointer" title="close side menu" id="myOverlay"></div>






    <!-- !PAGE CONTENT! -->
    <div class="w3-main" style="margin-left:360px;margin-right:40px">



        <!-- Header -->
        <div class="w3-container" style="margin-top:80px" id="showcase">

            <div>

                <h4 class="content"><b>Contents</b></h4> <!--Change-->
                <br><br>
                <div class="web">
                    <p>
                        <h1>Combinational Logic Design</h1> <!--Change-->
                        <!-- Boolean Equations
     <br>------- Sum-of-Products Form
     <br>------- Product-of-Sums Form
     <br>Boolean Algebra
     <br>------- Theorems of One Variable
     <br>------- Theorems of Several Variables
     <br>------- The Truth Behind It All
     <br>------- Simplifying Equations
     <br>Multilevel Combinational Logic
     <br>------- Hardware Reduction
     <br>------- Bubble Pushing
     <br>X’s and Z’s, Oh My
     <br>------- Illegal Value: X
     <br>------- Floating Value: Z
     <br>Karnaugh Maps
     <br>------- Circular Thinking
     <br>------- Logic Minimization with K-Maps
     <br>Combinational Building Blocks
     <br>------- Multiplexers
     <br>------- Decoders
     <br>Timing
     <br>------- Propagation and Contamination Delay
     <br>------- Glitches
     <br><br>
    -->
                        <h1>Sequential Logic Design</h1> <!--Change-->
                        <!--Latches and Flip-Flops
    <br>------- SR Latch
    <br>------- D Latch
    <br>------- D FIip-Flop
    <br>------- Register
    <br>------- Enabled Flip-Flop
    <br>------- Resettable Flip-Flop
    <br>------- Transistor-Level Latch and Flip-Flop Designs
    <br>Synchronous Logic Design
    <br>------- Some Problematic Circuits
    <br>------- Synchronous Sequential Circuits
    <br>------- Synchronous and Asynchronous Circuits
    <br>Finite State Machines
    <br>------- State Encodings
    <br>------- Moore and Mealy Machines
    <br>------- Factoring State Machines
    <br>------- Deriving an FSM from a Schematic
    <br>Timing of Sequential Logic
    <br>------- The Dynamic Discipline
    <br>------- System Timing
    <br>------- Clock Skew
    <br>------- Metastability
    <br>------- Synchronizers
    <br>------- Derivation of Resolution Time
    <br>Parallelism
    <br><br>
    -->
                        <h1>Hardware Description Languages</h1> <!--Change-->
                        <!--Combinational Logic
    <br>------- Bitwise Operators
    <br>------- Comments and White Space
    <br>------- Reduction Operators
    <br>------- Conditional Assignment
    <br>------- Internal Variables
    <br>------- Precedence
    <br>------- Numbers
    <br>------- Z’s and X’s
    <br>------- Bit Swizzling
    <br>------- Delays
    <br>Structural Modeling
    <br>Sequential Logic
    <br>------- Registers
    <br>------- Resettable Registers
    <br>------- Enabled Registers
    <br>------- Multiple Registers
    <br>------- Latches
    <br>More Combinational Logic
    <br>------- Case Statements
    <br>------- If Statements
    <br>------- Truth Tables with Don’t Cares
    <br>------- Blocking and Nonblocking Assignments
    <br>Finite State Machines
    <br>Data Types
    <br>------- SystemVerilog
    <br>------- VHDL
    <br>Parameterized Modules
    <br>Testbenches
    <br><br>
    -->
                        <h1>Digital Building Blocks</h1> <!--Change-->
                        <!--Arithmetic Circuits
    <br>------- Addition
    <br>------- Subtraction
    <br>------- Comparators
    <br>------- ALU
    <br>------- Shifters and Rotators
    <br>------- Multiplication
    <br>------- Division
    <br>Number Systems
    <br>------- Fixed-Point Number Systems
    <br>------- Floating-Point Number Systems
    <br>Sequential Building Blocks
    <br>------- Counters
    <br>------- Shift Registers
    <br>Memory Arrays
    <br>------- Dynamic Random Access Memory (DRAM)
    <br>------- Static Random Access Memory (SRAM)
    <br>------- Area and Delay
    <br>------- Register Files
    <br>------- Read Only Memory (ROM)
    <br>------- Logic Using Memory Arrays
    <br>------- Memory HDL
    <br>Logic Arrays
    <br>------- Programmable Logic Array (PLA)
    <br>------- Field Programmable Gate Array (FPGA)
    <br>------- Array Implementations
    <br><br>
    -->
                        <h1>Architecture</h1> <!--Change-->
                        <!--Assembly Language
    <br>------- Instructions
    <br>------- Operands: Registers, Memory, and Constants
    <br>Programming
    <br>------- Program Flow
    <br>------- Logical, Shift, and Multiply Instructions
    <br>------- Branching
    <br>------- Conditional Statements
    <br>------- Getting Loopy
    <br>------- Arrays
    <br>------- Function Calls
    <br>------- Pseudoinstructions
    <br>Machine Language
    <br>------- R-Type Instructions
    <br>------- l-Type Instructions
    <br>------- S/B-Type Instructions
    <br>------- U/J-Type Instructions
    <br>------- Immediate Encodings
    <br>------- Addressing Modes
    <br>------- Interpreting Machine Language Code
    <br>------- The Power of the Stored Program
    <br>Lights, Camera, Action: Compiling, Assembling, and Loading
    <br>------- The Memory Map
    <br>------- Assembler Directives
    <br>------- Compiling
    <br>------- Assembling
    <br>------- Linking
    <br>------- Loading
    <br>Odds and Ends
    <br>------- Endianness
    <br>------- Exceptions
    <br>------- Signed and Unsigned Instructions
    <br>------- Floating-Point Instructions
    <br>------- Compressed Instructions
    <br>Evolution of the RISC-V Architecture
    <br>------- RISC-V Base Instruction Sets and Extensions
    <br>------- Comparison of RISC-V and MIPS Architectures
    <br>------- Comparison of RISC-V and ARM Architectures
    <br>Another Perspective: x86 Architecture
    <br>------- x86 Registers
    <br>------- x86 Operands
    <br>------- Status Flags
    <br>------- x86 Instructions
    <br>------- x86 Instruction Encoding
    <br><br>
    -->
                        <h1>Microarchitecture</h1> <!--Change-->
                        <!--Introduction
    <br>------- Architectural State and Instruction Set
    <br>------- Design Processv
    <br>------- Microarchitectures
    <br>Performance Analysis
    <br>Single-Cycle Processor
    <br>------- Sample Program
    <br>------- Single-Cycle Datapath
    <br>------- Single-Cycle Control
    <br>------- More Instructions
    <br>------- Performance Analysis
    <br>Multicycle Processor
    <br>------- Multicycle Datapath
    <br>------- Multicycle Control
    <br>------- More Instructions
    <br>------- Performance Analysis
    <br>Pipelined Processor
    <br>------- Pipelined Datapath
    <br>------- Pipelined Control
    <br>------- Hazards
    <br>------- Performance Analysis
    <br>HDL Representation
    <br>------- Single-Cycle Processor
    <br>------- Generic Building Blocks
    <br>------- Testbench
    <BR>Advanced Microarchitecture
    <br>------- Deep Pipelines
    <br>------- Micro-Operations
    <br>------- Branch Prediction
    <br>------- Superscalar Processors
    <br>------- Out-of-Order Processor
    <br>------- Register Renaming
    <br>------- Multithreading
    <br>------- Multiprocessors
    <br>Real-World Perspective: Evolution of RISC-V Microarchitecture
    <br><br>
    -->
                        <h1>Memory Systems</h1> <!--Change-->
                        <!--Memory System Performance Analysis
    <br>Caches
    <br>Virtual Memory
    <br>------- Address Translation
    <br>------- The Page Table
    <br>------- The Translation Lookaside Buffer
    <br>------- Memory Protection
    <br>------- Replacement Policies
    <br>------- Multilevel Page Tables
    <br><br>
    -->
                        <h1>Digital System Implementation</h1> <!--Change-->
                        <!--74xx Logic
         <br>PROMs
         <br>PLAs
         <br>FPGAs
         <br>Application-Specific Integrated Circuits
         <br>Datasheets
         <br>Transmission Lines
         <br>------- Matched Termination
         <br>------- Open Termination
         <br>------- Short Termination
         <br>------- Mismatched Termination
         <br>------- Transmission Line Models
         <br>------- Proper Transmission Line Terminations
         <br>------- Derivation of the Reflection Coefficient
         <br><br>
    -->
                        <br>
                        <h2><b>Reference Book</b></h2> <!--Change-->

                        <a>
                            <i>
                                Digital Design and Computer Architecture, RISC-V Edition
                                Book by David Harris and Sarah L. Harris
                            </i>
                        </a>
                        <br>
                        <a target="_blank" href="Hardware Electronics Pics/RISC-V.webp">
                            <img src="Hardware Electronics Pics/RISC-V.webp" alt="Equations" style="width:55%" onclick="onClick(this)">
                        </a>
                        <br><br><br><br>

                        <h1>Instructions: Language of the Computer</h1> <!--Change-->
                        <!--Operations of the Computer Hardware
    <br>Operands of the Computer Hardware
    <br>Signed and Unsigned Numbers
    <br>Representing Instructions in the Computer
    <br>Logical Operations
    <br>Instructions for Making Decisions
    <br>Supporting Procedures in Computer Hardware
    <br>Communicating with People
    <br>LEGv8 Addressing for Wide Immediates and Addresses
    <br>Parallelism and Instructions: Synchronization
    <br>Translating and Starting a Program
    <br>Arrays versus Pointers
    <br>Advanced Material: Compiling C and Interpreting Java
    <br>MIPS Instructions
    <br>ARMv7 (32-bit) Instructions
    <br>x86 Instructions
    <br>The Rest of the ARMv8 Instruction Set
    <br><br>
    -->
                        <h1>Arithmetic for Computers</h1> <!--Change-->
                        <!--Addition and Subtraction
    <br>Multiplication
    <br>Division
    <br>Floating Point
    <br>Parallelism and Computer Arithmetic: Subword Parallelism
    <br>Streaming SIMD Extensions and Advanced Vector Extensions in x86
    <br>The Rest of the ARMv8 Arithmetic Instructions
    <br>Going Faster: Subword Parallelism and Matrix Multiply
    <br><br>
    -->
                        <h1>The Processor</h1> <!--Change-->
                        <!--Logic Design Conventions
    <br>Building a Datapath
    <br>A Simple Implementation Scheme
    <br>Pipelined Datapath and Control
    <br>Data Hazards: Forwarding versus Stalling
    <br>Control Hazards
    <br>Exceptions
    <br>Parallelism via Instructions
    <br>Real Stuff: The ARM Cortex-A53 and Intel Core i7 Pipelines
    <br>Going Faster: Instruction-Level Parallelism and Matrix Multiply
    <br>Hardware Design Language to Describe and Model a Pipeline and More Pipelining Illustrations
    <br><br>
    -->
                        <h1>Large and Fast: Exploiting Memory Hierarchy</h1> <!--Change-->
                        <!--Memory Technologies
    <br>The Basics of Caches
    <br>Measuring and Improving Cache Performance
    <br>Dependable Memory Hierarchy
    <br>Virtual Machines
    <br>Virtual Memory
    <br>A Common Framework for Memory Hierarchy
    <br>Using a Finite-State Machine to Control a Simple Cache
    <br>Parallelism and Memory Hierarchy: Cache Coherence
    <br>Parallelism and Memory Hierarchy: Redundant Arrays of Inexpensive Disks
    <br>Advanced Material: Implementing Cache Controllers
    <br>The ARM Cortex-A53 and Intel Core i7 Memory Hierarchies
    <br>The Rest of the ARMv8 System and Special Instructions
    <br>Going Faster: Cache Blocking and Matrix Multiply
    <br><br>
    -->
                        <h1>Parallel Processors from Client to Cloud</h1> <!--Change-->
                        <!--The Difficulty of Creating Parallel Processing Programs
    <br>SISD, MIMD, SIMD, SPMD, and Vector
    <br>Hardware Multithreading
    <br>Multicore and Other Shared Memory Multiprocessors
    <br>Introduction to Graphics Processing Units
    <br>Clusters, Warehouse Scale Computers, and Other Message-Passing Multiprocessors
    <br>Introduction to Multiprocessor Network Topologies
    <br>Communicating to the Outside World: Cluster Networking
    <br>Multiprocessor Benchmarks and Performance Models
    <br>Benchmarking and Rooflines of the Intel Core i7 960 and the NVIDIA Tesla GPU
    <br>Multiple Processors and Matrix Multiply
    <br><br>
    -->
                        <h1>Graphics and Computing GPUs</h1> <!--Change-->
                        <!--GPU System Architectures
    <br>Programming GPUs
    <br>Multithreaded Multiprocessor Architecture
    <br>Parallel Memory System
    <br>Floating Point Arithmetic
    <br>The NVIDIA GeForce 8800
    <br>Mapping Applications to GPUs
    <br><br>
    -->
                        <h1>Mapping Control to Hardware</h1> <!--Change-->
                        <!--Implementing Combinational Control Units
    <br>Implementing Finite-State Machine Control
    <br>Implementing the Next-State Function with a Sequencer
    <br>Translating a Microprogram to Hardware
    <br><br>
    -->
                        <h1>RISC Architectures for Desktop, Server, and Embedded Computers</h1> <!--Change-->
                        <!--Addressing Modes and Instruction Formats
    <br>Instructions: The MIPS Core Subset
    <br>Instructions: Multimedia Extensions of the Desktop/Server RISCs
    <br>Instructions: Digital Signal-Processing Extensions of the Embedded RISCs
    <br>Instructions: Common Extensions to MIPS Core
    <br>Instructions Unique to MIPS-64
    <br>Instructions Unique to Alpha
    <br>Instructions Unique to SPARC v9
    <br>Instructions Unique to PowerPC
    <br>Instructions Unique to PA-RISC 2.0
    <br>Instructions Unique to ARM
    <br>Instructions Unique to Thumb
    <br>Instructions Unique to SuperH
    <br>Instructions Unique to M32R
    <br>Instructions Unique to MIPS-16
    <br><br>

    -->
                        <br>
                        <h2><b>Reference Book</b></h2> <!--Change-->
                        <a>
                            <i>
                                Computer Organization and Design: The Hardware/Software Interface Book by David A Patterson and John L. Hennessy
                            </i>
                        </a>
                        <br>
                        <a target="_blank" href="Hardware Electronics Pics/Computer Organization.webp">
                            <img src="Hardware Electronics Pics/Computer Organization.webp" alt="Equations" style="width:55%" onclick="onClick(this)">
                        </a>
                        <br><br>
                        <br>
                        <h1>ARM Cortex-A Programmers Guide</h1>
                        <a href="https://cs140e.sergio.bz/docs/ARMv8-A-Programmer-Guide.pdf">
                            https://cs140e.sergio.bz/docs/ARMv8-A-Programmer-Guide.pdf
                        </a>
                        <h3><b>Lecture Series</b></h3>
                        <h1>
                            Computer Architecture Lecture by Princeton University David Wentzlaff
                        </h1>
                        <a href="https://www.coursera.org/learn/comparch">
                            https://www.coursera.org/learn/comparch
                        </a>
                        <h1>Architecture All Access by Intel</h1>
                        <iframe width="350" height="250" src="https://www.youtube.com/embed/vgPFzblBh7w?list=PL8t1FdN2Tj3ZVAzTY-FvsS0qy-mEfRdoj" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
                        <br><br>

                    </p>
                </div>


                <div class="web">
                   <h1>Technology series by Techquickie</h1>
                    <iframe width="350" height="250" src="https://www.youtube.com/embed/6-CKZ9kqv7w?list=PLQMVnqe4XbictUtFZK1-gBYvyUzTWJnOk" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
                    <br><br>
                    <h1>ARM architecture Fundamentals by ARM </h1>
                    <iframe width="350" height="250" src="https://www.youtube.com/embed/7LqPJGnBPMM" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
                    <br><br>
                    <h1>AXI Training by ARM</h1>
                    <iframe width="350" height="250" src="https://www.youtube.com/embed/1zw1HBsjDH8?list=PLkqJVNOiuuHtNrVaNK4O1BSgczja4obeW" title="What is AXI (Part 1)" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
                    <br><br>
                    <h1>ARM 'What is' series</h1>
                    <iframe width="350" height="250" src="https://www.youtube.com/embed/6xHzWrkInyk?list=PLgyFKd2HIZlb9TQfdFx9I1mqex_N4h1ch" title="YouTube video player" frameborder="0" allow="accelerometer; autoplay; clipboard-write; encrypted-media; gyroscope; picture-in-picture" allowfullscreen></iframe>
                    <br><br>
                    <h1>Cortex ARM-M0 SoC Architecture</h1>
                    <a href="https://www.idec.or.kr/vod/apply/view/?pay=nopay&search_val=&page=7&no=107">
                        https://www.idec.or.kr/vod/apply/view/?pay=nopay&search_val=&page=7&no=107
                    </a>
                    <br>
                    <h1>Embedded Recipes</h1> 
                    <a href="http://recipes.egloos.com/">http://recipes.egloos.com/</a>
                    <br>
                        <h2>Podcast</h2>
                        <br>
                        <img src="../audio books/hardware_addicts.jpg" alt="Equations" style="width:40%">
                        <br><br>

                        <br><br>


</div>
            </div>
        </div>
        <br>


        <br>
        <br>


        <br><br>
        <footer class="w3-container w3-padding-32 w3-center w3-xlarge">
            <a class="w3-button w3-large w3-light-grey" href="../../Jiwook Kim Resume.pdf" title="Resume" target="_blank"><i class="fa fa-address-book"></i></a>
            <a class="w3-button w3-large w3-pale-red" href="mailto:jiwook021@gmail.com" title="Mail" target="_blank"><i class="fa fa-google-plus"></i></a>
            <a class="w3-button w3-large w3-grey" href="https://www.jkimengineer.com" title="JkimEngineer Website" target="_blank"><i class="fa fa-home"></i></a>
            <a class="w3-button w3-large w3-blue-grey" href="https://www.linkedin.com/in/jiwook-kim-72b914158/" title="Jiwook Kim Linkedin" target="_blank"><i class="fa fa-linkedin"></i></a>
            <a class="w3-button w3-large w3-dark-grey" href="https://github.com/jiwook021" title="Jiwook Kim GitHub" target="_blank"><i class="fa fa-github"></i></a>
        </footer>


    </div>


    <script src="../filejs.js">
    </script>


</body>
</html>
