$date
	Thu Nov 02 15:56:18 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module register_4bit_testbench $end
$var wire 4 ! data_out [3:0] $end
$var reg 1 " clk $end
$var reg 4 # data_in [3:0] $end
$var reg 1 $ reset $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 % data_in [3:0] $end
$var wire 1 $ reset $end
$var reg 4 & data_out [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
b0 &
b0 %
1$
b0 #
0"
b0 !
$end
#5
1"
#10
0"
b1010 #
b1010 %
#15
b1010 !
b1010 &
1"
0$
#20
0"
b1111 #
b1111 %
#25
b1111 !
b1111 &
1"
#30
0"
b101 #
b101 %
#35
b101 !
b101 &
1"
#40
0"
#45
1"
#50
0"
#55
1"
#60
0"
#65
1"
#70
0"
#75
1"
#80
0"
#85
1"
#90
0"
#95
1"
#100
0"
#105
1"
#110
0"
#115
1"
#120
0"
#125
1"
#130
0"
#135
1"
#140
0"
#145
1"
#150
0"
#155
1"
#160
0"
#165
1"
#170
0"
#175
1"
#180
0"
#185
1"
#190
0"
#195
1"
#200
0"
#205
1"
#210
0"
#215
1"
