Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (lin64) Build 4029153 Fri Oct 13 20:13:54 MDT 2023
| Date         : Sat Jan 11 21:00:35 2025
| Host         : ensc-hacc-4.research.sfu.ca running 64-bit Ubuntu 18.04.2 LTS
| Command      : report_utilization -file full_util_routed.rpt -pb full_util_routed.pb
| Design       : level0_wrapper
| Device       : xcu280-fsvh2892-2L-e
| Speed File   : -2L
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Utilization Design Information

Table of Contents
-----------------
1. CLB Logic
1.1 Summary of Registers by Type
2. CLB Logic Distribution
3. BLOCKRAM
4. ARITHMETIC
5. I/O
6. CLOCK
7. ADVANCED
8. CONFIGURATION
9. Primitives
10. Black Boxes
11. Instantiated Netlists
12. SLR Connectivity
13. SLR Connectivity Matrix
14. SLR CLB Logic and Dedicated Block Utilization
15. SLR IO Utilization

1. CLB Logic
------------

+----------------------------+--------+--------+------------+-----------+-------+
|          Site Type         |  Used  |  Fixed | Prohibited | Available | Util% |
+----------------------------+--------+--------+------------+-----------+-------+
| CLB LUTs                   | 768466 | 107629 |          0 |   1303680 | 58.95 |
|   LUT as Logic             | 615452 | 101652 |          0 |   1303680 | 47.21 |
|   LUT as Memory            | 153014 |   5977 |          0 |    600960 | 25.46 |
|     LUT as Distributed RAM |  28120 |   4564 |            |           |       |
|     LUT as Shift Register  | 124894 |   1413 |            |           |       |
| CLB Registers              | 742578 | 136086 |          0 |   2607360 | 28.48 |
|   Register as Flip Flop    | 742308 | 136082 |          0 |   2607360 | 28.47 |
|   Register as Latch        |    266 |      0 |          0 |   2607360 |  0.01 |
|   Register as AND/OR       |      4 |      4 |          0 |   2607360 | <0.01 |
| CARRY8                     |  20816 |    946 |          0 |    162960 | 12.77 |
| F7 Muxes                   |  36284 |   1683 |          0 |    651840 |  5.57 |
| F8 Muxes                   |   5898 |    446 |          0 |    325920 |  1.81 |
| F9 Muxes                   |      0 |      0 |          0 |    162960 |  0.00 |
+----------------------------+--------+--------+------------+-----------+-------+
* Warning! LUT value is adjusted to account for LUT combining.


1.1 Summary of Registers by Type
--------------------------------

+--------+--------------+-------------+--------------+
|  Total | Clock Enable | Synchronous | Asynchronous |
+--------+--------------+-------------+--------------+
| 4      |            _ |           - |            - |
| 0      |            _ |           - |          Set |
| 0      |            _ |           - |        Reset |
| 0      |            _ |         Set |            - |
| 0      |            _ |       Reset |            - |
| 0      |          Yes |           - |            - |
| 401    |          Yes |           - |          Set |
| 5233   |          Yes |           - |        Reset |
| 17547  |          Yes |         Set |            - |
| 719393 |          Yes |       Reset |            - |
+--------+--------------+-------------+--------------+


2. CLB Logic Distribution
-------------------------

+--------------------------------------------+--------+--------+------------+-----------+-------+
|                  Site Type                 |  Used  |  Fixed | Prohibited | Available | Util% |
+--------------------------------------------+--------+--------+------------+-----------+-------+
| CLB                                        | 144116 |      0 |          0 |    162960 | 88.44 |
|   CLBL                                     |  76578 |      0 |            |           |       |
|   CLBM                                     |  67538 |      0 |            |           |       |
| LUT as Logic                               | 615452 | 101652 |          0 |   1303680 | 47.21 |
|   using O5 output only                     |   7086 |        |            |           |       |
|   using O6 output only                     | 344965 |        |            |           |       |
|   using O5 and O6                          | 263401 |        |            |           |       |
| LUT as Memory                              | 153014 |   5977 |          0 |    600960 | 25.46 |
|   LUT as Distributed RAM                   |  28120 |   4564 |            |           |       |
|     using O5 output only                   |      0 |        |            |           |       |
|     using O6 output only                   |    722 |        |            |           |       |
|     using O5 and O6                        |  27398 |        |            |           |       |
|   LUT as Shift Register                    | 124894 |   1413 |            |           |       |
|     using O5 output only                   |     59 |        |            |           |       |
|     using O6 output only                   |  78423 |        |            |           |       |
|     using O5 and O6                        |  46412 |        |            |           |       |
| CLB Registers                              | 742578 |      0 |          0 |   2607360 | 28.48 |
|   Register driven from within the CLB      | 340532 |        |            |           |       |
|   Register driven from outside the CLB     | 402046 |        |            |           |       |
|     LUT in front of the register is unused | 262901 |        |            |           |       |
|     LUT in front of the register is used   | 139145 |        |            |           |       |
| Unique Control Sets                        |  21447 |        |          0 |    325920 |  6.58 |
+--------------------------------------------+--------+--------+------------+-----------+-------+
* * Note: Available Control Sets calculated as Slices * 2, Review the Control Sets Report for more information regarding control sets.


3. BLOCKRAM
-----------

+-------------------+--------+-------+------------+-----------+-------+
|     Site Type     |  Used  | Fixed | Prohibited | Available | Util% |
+-------------------+--------+-------+------------+-----------+-------+
| Block RAM Tile    | 1479.5 |     0 |          0 |      2016 | 73.39 |
|   RAMB36/FIFO*    |   1477 |   193 |          0 |      2016 | 73.26 |
|     RAMB36E2 only |   1477 |       |            |           |       |
|   RAMB18          |      5 |     5 |          0 |      4032 |  0.12 |
|     RAMB18E2 only |      5 |       |            |           |       |
| URAM              |    320 |     0 |          0 |       960 | 33.33 |
+-------------------+--------+-------+------------+-----------+-------+
* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E2 or one FIFO18E2. However, if a FIFO18E2 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E2


4. ARITHMETIC
-------------

+----------------+------+-------+------------+-----------+-------+
|    Site Type   | Used | Fixed | Prohibited | Available | Util% |
+----------------+------+-------+------------+-----------+-------+
| DSPs           | 2508 |     4 |          0 |      9024 | 27.79 |
|   DSP48E2 only | 2508 |       |            |           |       |
+----------------+------+-------+------------+-----------+-------+


5. I/O
------

+------------------+------+-------+------------+-----------+-------+
|     Site Type    | Used | Fixed | Prohibited | Available | Util% |
+------------------+------+-------+------------+-----------+-------+
| Bonded IOB       |   16 |    16 |          0 |       624 |  2.56 |
| HPIOB_M          |    6 |     6 |          0 |       288 |  2.08 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    2 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_S          |    8 |     8 |          0 |       288 |  2.78 |
|   INPUT          |    4 |       |            |           |       |
|   OUTPUT         |    4 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOB_SNGL       |    2 |     2 |          0 |        48 |  4.17 |
|   INPUT          |    1 |       |            |           |       |
|   OUTPUT         |    1 |       |            |           |       |
|   BIDIR          |    0 |       |            |           |       |
| HPIOBDIFFINBUF   |    1 |     1 |          0 |       288 |  0.35 |
|   DIFFINBUF      |    1 |     1 |            |           |       |
| HPIOBDIFFOUTBUF  |    0 |     0 |          0 |       288 |  0.00 |
| BITSLICE_CONTROL |    0 |     0 |          0 |        96 |  0.00 |
| BITSLICE_RX_TX   |    0 |     0 |          0 |      3744 |  0.00 |
| BITSLICE_TX      |    0 |     0 |          0 |        96 |  0.00 |
| RIU_OR           |    0 |     0 |          0 |        48 |  0.00 |
+------------------+------+-------+------------+-----------+-------+


6. CLOCK
--------

+----------------------+------+-------+------------+-----------+-------+
|       Site Type      | Used | Fixed | Prohibited | Available | Util% |
+----------------------+------+-------+------------+-----------+-------+
| GLOBAL CLOCK BUFFERs |   45 |    32 |          0 |      1008 |  4.46 |
|   BUFGCE             |   18 |     5 |          0 |       288 |  6.25 |
|   BUFGCE_DIV         |    1 |     1 |          0 |        48 |  2.08 |
|   BUFG_GT            |   22 |    22 |          0 |       576 |  3.82 |
|   BUFGCTRL*          |    2 |     2 |          0 |        96 |  2.08 |
| PLL                  |    1 |     1 |          0 |        24 |  4.17 |
| MMCM                 |    3 |     1 |          0 |        12 | 25.00 |
+----------------------+------+-------+------------+-----------+-------+
* Note: Each used BUFGCTRL counts as two GLOBAL CLOCK BUFFERs. This table does not include global clocking resources, only buffer cell usage. See the Clock Utilization Report (report_clock_utilization) for detailed accounting of global clocking resource availability.


7. ADVANCED
-----------

+----------------------+------+-------+------------+-----------+--------+
|       Site Type      | Used | Fixed | Prohibited | Available |  Util% |
+----------------------+------+-------+------------+-----------+--------+
| CMACE4               |    0 |     0 |          0 |         8 |   0.00 |
| GTYE4_CHANNEL        |   16 |    16 |          0 |        24 |  66.67 |
| GTYE4_COMMON         |    4 |     4 |          0 |         6 |  66.67 |
| HBM_REF_CLK          |    2 |     2 |          0 |         2 | 100.00 |
| HBM_SNGLBLI_INTF_APB |    2 |     2 |          0 |        32 |   6.25 |
| HBM_SNGLBLI_INTF_AXI |   32 |    32 |          0 |        32 | 100.00 |
| ILKNE4               |    0 |     0 |          0 |         4 |   0.00 |
| OBUFDS_GTE4          |    0 |     0 |          0 |        12 |   0.00 |
| OBUFDS_GTE4_ADV      |    0 |     0 |          0 |        12 |   0.00 |
| PCIE40E4             |    0 |     0 |          0 |         2 |   0.00 |
| PCIE4CE4             |    1 |     1 |          0 |         4 |  25.00 |
| SYSMONE4             |    0 |     0 |          0 |         3 |   0.00 |
+----------------------+------+-------+------------+-----------+--------+


8. CONFIGURATION
----------------

+-------------+------+-------+------------+-----------+-------+
|  Site Type  | Used | Fixed | Prohibited | Available | Util% |
+-------------+------+-------+------------+-----------+-------+
| BSCANE2     |    1 |     1 |          0 |        12 |  8.33 |
| DNA_PORTE2  |    0 |     0 |          0 |         3 |  0.00 |
| EFUSE_USR   |    0 |     0 |          0 |         3 |  0.00 |
| FRAME_ECCE4 |    0 |     0 |          0 |         3 |  0.00 |
| ICAPE3      |    1 |     1 |          0 |         6 | 16.67 |
| MASTER_JTAG |    0 |     0 |          0 |         3 |  0.00 |
| STARTUPE3   |    1 |     1 |          0 |         3 | 33.33 |
+-------------+------+-------+------------+-----------+-------+


9. Primitives
-------------

+----------------------+--------+---------------------+
|       Ref Name       |  Used  | Functional Category |
+----------------------+--------+---------------------+
| FDRE                 | 719393 |            Register |
| LUT2                 | 252553 |                 CLB |
| LUT3                 | 218689 |                 CLB |
| LUT6                 | 175117 |                 CLB |
| LUT4                 | 132531 |                 CLB |
| SRL16E               |  96623 |                 CLB |
| LUT5                 |  84180 |                 CLB |
| SRLC32E              |  74669 |                 CLB |
| RAMD32               |  48040 |                 CLB |
| MUXF7                |  36284 |                 CLB |
| CARRY8               |  20816 |                 CLB |
| FDSE                 |  17547 |            Register |
| LUT1                 |  15783 |                 CLB |
| RAMS32               |   6910 |                 CLB |
| MUXF8                |   5898 |                 CLB |
| FDCE                 |   4967 |            Register |
| DSP48E2              |   2508 |          Arithmetic |
| RAMB36E2             |   1477 |            BLOCKRAM |
| RAMD64E              |    528 |                 CLB |
| FDPE                 |    401 |            Register |
| URAM288              |    320 |            BLOCKRAM |
| LDCE                 |    266 |            Register |
| RAMS64E              |     40 |                 CLB |
| HBM_SNGLBLI_INTF_AXI |     32 |            Advanced |
| BUFG_GT              |     22 |               Clock |
| BUFGCE               |     18 |               Clock |
| BUFG_GT_SYNC         |     17 |               Clock |
| GTYE4_CHANNEL        |     16 |            Advanced |
| SRLC16E              |     14 |                 CLB |
| IBUFCTRL             |      8 |              Others |
| OBUF                 |      7 |                 I/O |
| INBUF                |      7 |                 I/O |
| RAMB18E2             |      5 |            BLOCKRAM |
| GTYE4_COMMON         |      4 |            Advanced |
| AND2B1L              |      4 |              Others |
| MMCME4_ADV           |      3 |               Clock |
| HBM_SNGLBLI_INTF_APB |      2 |            Advanced |
| HBM_REF_CLK          |      2 |            Advanced |
| BUFGCTRL             |      2 |               Clock |
| STARTUPE3            |      1 |       Configuration |
| PLLE4_ADV            |      1 |               Clock |
| PCIE4CE4             |      1 |            Advanced |
| ICAPE3               |      1 |       Configuration |
| IBUFDS_GTE4          |      1 |                 I/O |
| DIFFINBUF            |      1 |                 I/O |
| BUFGCE_DIV           |      1 |               Clock |
| BSCANE2              |      1 |       Configuration |
+----------------------+--------+---------------------+


10. Black Boxes
---------------

+----------+------+
| Ref Name | Used |
+----------+------+


11. Instantiated Netlists
-------------------------

+--------------------------------------------+------+
|                  Ref Name                  | Used |
+--------------------------------------------+------+
| xsdbm                                      |    1 |
| ulp_xbar_3                                 |    1 |
| ulp_xbar_2                                 |    1 |
| ulp_ulp_ucs_0                              |    1 |
| ulp_ulp_cmp_0                              |    1 |
| ulp_s00_regslice_20                        |    1 |
| ulp_s00_regslice_19                        |    1 |
| ulp_s00_regslice_18                        |    1 |
| ulp_regslice_control_userpf_2              |    1 |
| ulp_regslice_control_userpf_1              |    1 |
| ulp_regslice_control_userpf_0              |    1 |
| ulp_proc_sys_reset_kernel_slr0_0           |    1 |
| ulp_proc_sys_reset_ctrl_slr2_0             |    1 |
| ulp_proc_sys_reset_ctrl_slr1_0             |    1 |
| ulp_proc_sys_reset_ctrl_slr0_0             |    1 |
| ulp_m01_regslice_0                         |    1 |
| ulp_m00_regslice_0                         |    1 |
| ulp_ii_level0_wire_0                       |    1 |
| ulp_hmss_0_0                               |    1 |
| ulp_axi_vip_data_0                         |    1 |
| ulp_axi_vip_ctrl_userpf_2                  |    1 |
| ulp_axi_vip_ctrl_userpf_1                  |    1 |
| ulp_axi_vip_ctrl_userpf_0                  |    1 |
| ulp_axi_gpio_null_2                        |    1 |
| ulp_axi_gpio_null_1                        |    1 |
| ulp_axi_gpio_null_0                        |    1 |
| ulp_auto_cc_3                              |    1 |
| ulp_auto_cc_2                              |    1 |
| ulp_auto_cc_1                              |    1 |
| ulp_auto_cc_0                              |    1 |
| ulp_SpMV_0                                 |    1 |
| ulp                                        |    1 |
| level0_ii_level0_pipe_0                    |    1 |
| blp_wrapper                                |    1 |
| bd_85ad_vip_S26_0                          |    1 |
| bd_85ad_vip_S25_0                          |    1 |
| bd_85ad_vip_S24_0                          |    1 |
| bd_85ad_vip_S23_0                          |    1 |
| bd_85ad_vip_S22_0                          |    1 |
| bd_85ad_vip_S21_0                          |    1 |
| bd_85ad_vip_S20_0                          |    1 |
| bd_85ad_vip_S19_0                          |    1 |
| bd_85ad_vip_S18_0                          |    1 |
| bd_85ad_vip_S17_0                          |    1 |
| bd_85ad_vip_S16_0                          |    1 |
| bd_85ad_vip_S15_0                          |    1 |
| bd_85ad_vip_S14_0                          |    1 |
| bd_85ad_vip_S13_0                          |    1 |
| bd_85ad_vip_S12_0                          |    1 |
| bd_85ad_vip_S11_0                          |    1 |
| bd_85ad_vip_S10_0                          |    1 |
| bd_85ad_vip_S09_0                          |    1 |
| bd_85ad_vip_S08_0                          |    1 |
| bd_85ad_vip_S07_0                          |    1 |
| bd_85ad_vip_S06_0                          |    1 |
| bd_85ad_vip_S05_0                          |    1 |
| bd_85ad_vip_S04_0                          |    1 |
| bd_85ad_vip_S03_0                          |    1 |
| bd_85ad_vip_S02_0                          |    1 |
| bd_85ad_vip_S01_0                          |    1 |
| bd_85ad_vip_S00_0                          |    1 |
| bd_85ad_util_vector_logic_0                |    1 |
| bd_85ad_slice9_20_0                        |    1 |
| bd_85ad_slice8_19_0                        |    1 |
| bd_85ad_slice7_18_0                        |    1 |
| bd_85ad_slice6_17_0                        |    1 |
| bd_85ad_slice5_16_0                        |    1 |
| bd_85ad_slice4_5_0                         |    1 |
| bd_85ad_slice3_4_0                         |    1 |
| bd_85ad_slice2_1_0                         |    1 |
| bd_85ad_slice26_26_0                       |    1 |
| bd_85ad_slice25_25_0                       |    1 |
| bd_85ad_slice24_24_0                       |    1 |
| bd_85ad_slice23_23_0                       |    1 |
| bd_85ad_slice22_3_0                        |    1 |
| bd_85ad_slice21_2_0                        |    1 |
| bd_85ad_slice20_22_0                       |    1 |
| bd_85ad_slice1_0_0                         |    1 |
| bd_85ad_slice19_21_0                       |    1 |
| bd_85ad_slice18_14_0                       |    1 |
| bd_85ad_slice17_13_0                       |    1 |
| bd_85ad_slice16_12_0                       |    1 |
| bd_85ad_slice15_11_0                       |    1 |
| bd_85ad_slice14_10_0                       |    1 |
| bd_85ad_slice13_9_0                        |    1 |
| bd_85ad_slice12_8_0                        |    1 |
| bd_85ad_slice11_7_0                        |    1 |
| bd_85ad_slice10_6_0                        |    1 |
| bd_85ad_slice0_15_0                        |    1 |
| bd_85ad_interconnect9_20_0                 |    1 |
| bd_85ad_interconnect8_19_0                 |    1 |
| bd_85ad_interconnect7_18_0                 |    1 |
| bd_85ad_interconnect6_17_0                 |    1 |
| bd_85ad_interconnect5_16_0                 |    1 |
| bd_85ad_interconnect4_5_0                  |    1 |
| bd_85ad_interconnect3_4_0                  |    1 |
| bd_85ad_interconnect2_1_0                  |    1 |
| bd_85ad_interconnect26_26_0                |    1 |
| bd_85ad_interconnect25_25_0                |    1 |
| bd_85ad_interconnect24_24_0                |    1 |
| bd_85ad_interconnect23_23_0                |    1 |
| bd_85ad_interconnect22_3_0                 |    1 |
| bd_85ad_interconnect21_2_0                 |    1 |
| bd_85ad_interconnect20_22_0                |    1 |
| bd_85ad_interconnect1_0_0                  |    1 |
| bd_85ad_interconnect19_21_0                |    1 |
| bd_85ad_interconnect18_14_0                |    1 |
| bd_85ad_interconnect17_13_0                |    1 |
| bd_85ad_interconnect16_12_0                |    1 |
| bd_85ad_interconnect15_11_0                |    1 |
| bd_85ad_interconnect14_10_0                |    1 |
| bd_85ad_interconnect13_9_0                 |    1 |
| bd_85ad_interconnect12_8_0                 |    1 |
| bd_85ad_interconnect11_7_0                 |    1 |
| bd_85ad_interconnect10_6_0                 |    1 |
| bd_85ad_interconnect0_15_0                 |    1 |
| bd_85ad_init_reduce_0                      |    1 |
| bd_85ad_hbm_reset_sync_SLR2_0              |    1 |
| bd_85ad_hbm_reset_sync_SLR0_0              |    1 |
| bd_85ad_hbm_inst_0                         |    1 |
| bd_85ad_axi_apb_bridge_inst_0              |    1 |
| bd_7cf0_bsip_0                             |    1 |
| bd_7cf0_bs_switch_1_0                      |    1 |
| bd_7cf0_axi_jtag_0                         |    1 |
| bd_58f6_xsdbm_0                            |    1 |
| bd_58f6_lut_buffer_0                       |    1 |
| bd_22c0_xbar_1                             |    1 |
| bd_22c0_xbar_0                             |    1 |
| bd_22c0_psreset_kernel_01_0                |    1 |
| bd_22c0_psreset_kernel_00_0                |    1 |
| bd_22c0_psreset_hbm_0                      |    1 |
| bd_22c0_psreset_aclk_freerun_0             |    1 |
| bd_22c0_gpio_ucs_control_status_0          |    1 |
| bd_22c0_gpio_gapping_demand_0              |    1 |
| bd_22c0_gapping_demand_update_0            |    1 |
| bd_22c0_gapping_demand_toggle_0            |    1 |
| bd_22c0_frequency_counter_aclk_kernel_01_0 |    1 |
| bd_22c0_frequency_counter_aclk_kernel_00_0 |    1 |
| bd_22c0_frequency_counter_aclk_hbm_0       |    1 |
| bd_22c0_frequency_counter_aclk_0           |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr2_1_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_pcie_slr0_1_0       |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr2_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_01_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr2_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr1_1_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_4_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_3_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_2_0  |    1 |
| bd_22c0_fanout_aresetn_kernel_00_slr0_1_0  |    1 |
| bd_22c0_fanout_aresetn_hbm_0               |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr2_1_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr1_1_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_4_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_3_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_2_0       |    1 |
| bd_22c0_fanout_aresetn_ctrl_slr0_1_0       |    1 |
| bd_22c0_clock_throttling_avg_0             |    1 |
| bd_22c0_clock_throttling_aclk_kernel_01_0  |    1 |
| bd_22c0_clock_throttling_aclk_kernel_00_0  |    1 |
| bd_22c0_clock_shutdown_latch_0             |    1 |
| bd_22c0_clkwiz_hbm_0                       |    1 |
| bd_22c0_clkwiz_aclk_kernel_01_0            |    1 |
| bd_22c0_clkwiz_aclk_kernel_00_0            |    1 |
| bd_22c0_clk_hbm_adapt_0                    |    1 |
| bd_22c0_build_info_0                       |    1 |
| bd_22c0_auto_cc_0                          |    1 |
| bd_22c0_aclk_kernel_01_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_01_adapt_0             |    1 |
| bd_22c0_aclk_kernel_00_cont_adapt_0        |    1 |
| bd_22c0_aclk_kernel_00_adapt_0             |    1 |
| bd_097b_user_debug_hub_0                   |    1 |
| bd_097b_user_debug_bridge_0                |    1 |
| bd_097b_build_info_0                       |    1 |
+--------------------------------------------+------+


12. SLR Connectivity
--------------------

+----------------------------------+-------+-------+-----------+-------+
|                                  |  Used | Fixed | Available | Util% |
+----------------------------------+-------+-------+-----------+-------+
| SLR2 <-> SLR1                    | 12423 |       |     23040 | 53.92 |
|   SLR1 -> SLR2                   |  7741 |       |           | 33.60 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR2 -> SLR1                   |  4682 |       |           | 20.32 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
| SLR1 <-> SLR0                    | 19286 |       |     23040 | 83.71 |
|   SLR0 -> SLR1                   | 13734 |       |           | 59.61 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
|   SLR1 -> SLR0                   |  5552 |       |           | 24.10 |
|     Using TX_REG only            |     0 |     0 |           |       |
|     Using RX_REG only            |     0 |     0 |           |       |
|     Using Both TX_REG and RX_REG |     0 |     0 |           |       |
+----------------------------------+-------+-------+-----------+-------+
| Total SLLs Used                  | 31709 |       |           |       |
+----------------------------------+-------+-------+-----------+-------+


13. SLR Connectivity Matrix
---------------------------

+-----------+------+-------+------+
| FROM \ TO | SLR2 |  SLR1 | SLR0 |
+-----------+------+-------+------+
| SLR2      |    0 |  4527 |  155 |
| SLR1      | 7664 |     0 | 5397 |
| SLR0      |   77 | 13657 |    0 |
+-----------+------+-------+------+


14. SLR CLB Logic and Dedicated Block Utilization
-------------------------------------------------

+----------------------------+--------+--------+--------+--------+--------+--------+
|          Site Type         |  SLR0  |  SLR1  |  SLR2  | SLR0 % | SLR1 % | SLR2 % |
+----------------------------+--------+--------+--------+--------+--------+--------+
| CLB                        |  51872 |  52367 |  39877 |  94.38 |  96.98 |  73.85 |
|   CLBL                     |  27266 |  28313 |  20999 |  93.12 |  96.70 |  71.72 |
|   CLBM                     |  24606 |  24054 |  18878 |  95.82 |  97.31 |  76.37 |
| CLB LUTs                   | 272596 | 305590 | 190280 |  62.00 |  70.74 |  44.05 |
|   LUT as Logic             | 193483 | 258743 | 163226 |  44.01 |  59.89 |  37.78 |
|     using O5 output only   |   3773 |   2065 |   1248 |   0.86 |   0.48 |   0.29 |
|     using O6 output only   | 110723 | 150066 |  84176 |  25.18 |  34.74 |  19.49 |
|     using O5 and O6        |  78987 | 106612 |  77802 |  17.96 |  24.68 |  18.01 |
|   LUT as Memory            |  79113 |  46847 |  27054 |  38.51 |  23.69 |  13.68 |
|     LUT as Distributed RAM |  19454 |   6286 |   2380 |   9.47 |   3.18 |   1.20 |
|       using O5 output only |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
|       using O6 output only |    336 |    386 |      0 |   0.16 |   0.20 |   0.00 |
|       using O5 and O6      |  19118 |   5900 |   2380 |   9.31 |   2.98 |   1.20 |
|     LUT as Shift Register  |  59659 |  40561 |  24674 |  29.04 |  20.51 |  12.48 |
|       using O5 output only |     11 |     22 |     26 |  <0.01 |   0.01 |   0.01 |
|       using O6 output only |  45398 |  22571 |  10454 |  22.10 |  11.41 |   5.29 |
|       using O5 and O6      |  14250 |  17968 |  14194 |   6.94 |   9.09 |   7.18 |
| CLB Registers              | 285993 | 286888 | 169697 |  32.52 |  33.20 |  19.64 |
| CARRY8                     |   5915 |   9317 |   5584 |  10.76 |  17.25 |  10.34 |
| F7 Muxes                   |  24766 |   7552 |   3966 |  11.27 |   3.50 |   1.84 |
| F8 Muxes                   |   2112 |   2070 |   1716 |   1.92 |   1.92 |   1.59 |
| F9 Muxes                   |      0 |      0 |      0 |   0.00 |   0.00 |   0.00 |
| Block RAM Tile             |  515.5 |    498 |    466 |  76.71 |  74.11 |  69.35 |
|   RAMB36/FIFO              |    514 |    497 |    466 |  76.49 |  73.96 |  69.35 |
|   RAMB18                   |      3 |      2 |      0 |   0.22 |   0.15 |   0.00 |
| URAM                       |     44 |    172 |    104 |  13.75 |  53.75 |  32.50 |
| DSPs                       |    672 |   1104 |    732 |  23.33 |  35.94 |  23.83 |
| Unique Control Sets        |   8245 |   8808 |   4479 |   7.50 |   8.16 |   4.15 |
+----------------------------+--------+--------+--------+--------+--------+--------+
* Note: Available Control Sets based on CLB Registers / 8


15. SLR IO Utilization
----------------------

+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR Index | Used IOBs | (%)IOBs | Used IPADs | (%)IPADs | Used OPADs | (%)OPADs | GTs |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| SLR2      |        15 |    7.21 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR1      |         0 |    0.00 |          0 |     0.00 |          0 |     0.00 |   0 |
| SLR0      |         1 |    0.48 |          0 |     0.00 |          0 |     0.00 |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+
| Total     |        16 |         |          0 |          |          0 |          |  16 |
+-----------+-----------+---------+------------+----------+------------+----------+-----+


