<stg><name>dateport_upadteall</name>


<trans_list>

<trans id="416" from="1" to="2">
<condition id="158">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="417" from="2" to="29">
<condition id="160">
<or_exp><and_exp><literal name="exitcond13" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="418" from="2" to="3">
<condition id="162">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="419" from="3" to="15">
<condition id="163">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="420" from="3" to="4">
<condition id="165">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="421" from="4" to="3">
<condition id="167">
<or_exp><and_exp><literal name="exitcond11" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="422" from="4" to="5">
<condition id="168">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="424" from="5" to="6">
<condition id="170">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="425" from="6" to="7">
<condition id="171">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="426" from="7" to="8">
<condition id="172">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="427" from="8" to="9">
<condition id="173">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="428" from="9" to="10">
<condition id="174">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="429" from="10" to="11">
<condition id="175">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="430" from="11" to="12">
<condition id="176">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="431" from="12" to="13">
<condition id="177">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="432" from="13" to="14">
<condition id="178">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="433" from="14" to="4">
<condition id="180">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="435" from="15" to="16">
<condition id="182">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="436" from="16" to="17">
<condition id="183">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="437" from="17" to="18">
<condition id="184">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="438" from="18" to="19">
<condition id="185">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="439" from="19" to="20">
<condition id="186">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="440" from="20" to="21">
<condition id="187">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="441" from="21" to="22">
<condition id="188">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="442" from="22" to="23">
<condition id="189">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="443" from="23" to="24">
<condition id="190">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="444" from="24" to="25">
<condition id="191">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="445" from="25" to="26">
<condition id="192">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="446" from="26" to="27">
<condition id="193">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="447" from="27" to="28">
<condition id="194">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="448" from="28" to="2">
<condition id="196">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="449" from="29" to="57">
<condition id="198">
<or_exp><and_exp><literal name="exitcond10" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="450" from="29" to="30">
<condition id="200">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="553" from="30" to="42">
<condition id="307">
<or_exp><and_exp><literal name="exitcond_flatten" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="554" from="30" to="31">
<condition id="319">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="542" from="31" to="32">
<condition id="308">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="543" from="32" to="33">
<condition id="309">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="544" from="33" to="34">
<condition id="310">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="545" from="34" to="35">
<condition id="311">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="546" from="35" to="36">
<condition id="312">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="547" from="36" to="37">
<condition id="313">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="548" from="37" to="38">
<condition id="314">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="549" from="38" to="39">
<condition id="315">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="550" from="39" to="40">
<condition id="316">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="551" from="40" to="41">
<condition id="317">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="552" from="41" to="30">
<condition id="318">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="465" from="42" to="43">
<condition id="217">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="466" from="43" to="44">
<condition id="218">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="467" from="44" to="45">
<condition id="219">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="468" from="45" to="46">
<condition id="220">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="469" from="46" to="47">
<condition id="221">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="470" from="47" to="48">
<condition id="222">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="471" from="48" to="49">
<condition id="223">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="472" from="49" to="50">
<condition id="224">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="473" from="50" to="51">
<condition id="225">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="474" from="51" to="52">
<condition id="226">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="475" from="52" to="53">
<condition id="227">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="476" from="53" to="54">
<condition id="228">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="477" from="54" to="55">
<condition id="229">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="478" from="55" to="56">
<condition id="230">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="479" from="56" to="29">
<condition id="232">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="480" from="57" to="85">
<condition id="234">
<or_exp><and_exp><literal name="exitcond6" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="481" from="57" to="58">
<condition id="236">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="482" from="58" to="71">
<condition id="237">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="483" from="58" to="59">
<condition id="239">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="484" from="59" to="58">
<condition id="241">
<or_exp><and_exp><literal name="exitcond4" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="485" from="59" to="60">
<condition id="243">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="486" from="60" to="59">
<condition id="245">
<or_exp><and_exp><literal name="exitcond3" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="487" from="60" to="61">
<condition id="246">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="489" from="61" to="62">
<condition id="248">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="490" from="62" to="63">
<condition id="249">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="491" from="63" to="64">
<condition id="250">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="492" from="64" to="65">
<condition id="251">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="493" from="65" to="66">
<condition id="252">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="494" from="66" to="67">
<condition id="253">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="495" from="67" to="68">
<condition id="254">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="496" from="68" to="69">
<condition id="255">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="497" from="69" to="70">
<condition id="256">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="498" from="70" to="60">
<condition id="258">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="500" from="71" to="72">
<condition id="260">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="501" from="72" to="73">
<condition id="261">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="502" from="73" to="74">
<condition id="262">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="503" from="74" to="75">
<condition id="263">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="504" from="75" to="76">
<condition id="264">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="505" from="76" to="77">
<condition id="265">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="506" from="77" to="78">
<condition id="266">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="507" from="78" to="79">
<condition id="267">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="508" from="79" to="80">
<condition id="268">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="509" from="80" to="81">
<condition id="269">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="510" from="81" to="82">
<condition id="270">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="511" from="82" to="83">
<condition id="271">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="512" from="83" to="84">
<condition id="272">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="513" from="84" to="57">
<condition id="274">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="514" from="85" to="97">
<condition id="276">
<or_exp><and_exp><literal name="exitcond2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="515" from="85" to="86">
<condition id="278">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="516" from="86" to="85">
<condition id="280">
<or_exp><and_exp><literal name="exitcond1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="517" from="86" to="87">
<condition id="281">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="519" from="87" to="88">
<condition id="283">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="520" from="88" to="89">
<condition id="284">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="521" from="89" to="90">
<condition id="285">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="522" from="90" to="91">
<condition id="286">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="523" from="91" to="92">
<condition id="287">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="524" from="92" to="93">
<condition id="288">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="525" from="93" to="94">
<condition id="289">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="526" from="94" to="95">
<condition id="290">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="527" from="95" to="96">
<condition id="291">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="528" from="96" to="86">
<condition id="293">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="529" from="97" to="98">
<condition id="294">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="531" from="98" to="99">
<condition id="296">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="532" from="99" to="100">
<condition id="297">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="533" from="100" to="101">
<condition id="298">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="534" from="101" to="102">
<condition id="299">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="535" from="102" to="103">
<condition id="300">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="536" from="103" to="104">
<condition id="301">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="537" from="104" to="105">
<condition id="302">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="538" from="105" to="106">
<condition id="303">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="539" from="106" to="107">
<condition id="304">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="540" from="107" to="97">
<condition id="306">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="108" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="0" op_0_bw="0">
<![CDATA[
:0  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="109" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
:0  %i = phi i3 [ 0, %0 ], [ %i_22, %3 ]

]]></node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
:1  %exitcond13 = icmp eq i3 %i, -2

]]></node>
<StgValue><ssdm name="exitcond13"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="21" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
:2  %empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 6, i64 6, i64 6) nounwind

]]></node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
:3  %i_22 = add i3 %i, 1

]]></node>
<StgValue><ssdm name="i_22"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:4  br i1 %exitcond13, label %.preheader23, label %.preheader25.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="25" bw="64" op_0_bw="3">
<![CDATA[
.preheader25.preheader:0  %tmp = zext i3 %i to i64

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="26" bw="6" op_0_bw="3">
<![CDATA[
.preheader25.preheader:1  %tmp_trn_cast = zext i3 %i to i6

]]></node>
<StgValue><ssdm name="tmp_trn_cast"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="27" bw="5" op_0_bw="5" op_1_bw="3" op_2_bw="2">
<![CDATA[
.preheader25.preheader:2  %tmp_208 = call i5 @_ssdm_op_BitConcatenate.i5.i3.i2(i3 %i, i2 0)

]]></node>
<StgValue><ssdm name="tmp_208"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="28" bw="6" op_0_bw="5">
<![CDATA[
.preheader25.preheader:3  %p_shl_cast = zext i5 %tmp_208 to i6

]]></node>
<StgValue><ssdm name="p_shl_cast"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="29" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader25.preheader:4  %C1_mapData_addr1 = add i6 %tmp_trn_cast, %p_shl_cast

]]></node>
<StgValue><ssdm name="C1_mapData_addr1"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp><literal name="exitcond13" val="0"/>
</and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="0">
<![CDATA[
.preheader25.preheader:5  br label %.preheader25

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="120" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="32" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader25:0  %j = phi i3 [ 0, %.preheader25.preheader ], [ %j_18, %.preheader24 ]

]]></node>
<StgValue><ssdm name="j"/></StgValue>
</operation>

<operation id="121" st_id="3" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader25:1  %exitcond12 = icmp eq i3 %j, -3

]]></node>
<StgValue><ssdm name="exitcond12"/></StgValue>
</operation>

<operation id="122" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="34" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader25:2  %empty_74 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_74"/></StgValue>
</operation>

<operation id="123" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="35" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader25:3  %j_18 = add i3 %j, 1

]]></node>
<StgValue><ssdm name="j_18"/></StgValue>
</operation>

<operation id="124" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader25:4  br i1 %exitcond12, label %3, label %.preheader24.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="125" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="38" bw="6" op_0_bw="3">
<![CDATA[
.preheader24.preheader:0  %tmp_172_trn_cast = zext i3 %j to i6

]]></node>
<StgValue><ssdm name="tmp_172_trn_cast"/></StgValue>
</operation>

<operation id="126" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="39" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader24.preheader:1  %C1_mapData_addr2 = add i6 %C1_mapData_addr1, %tmp_172_trn_cast

]]></node>
<StgValue><ssdm name="C1_mapData_addr2"/></StgValue>
</operation>

<operation id="127" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="40" bw="32" op_0_bw="6">
<![CDATA[
.preheader24.preheader:2  %C1_mapData_addr2_cast = zext i6 %C1_mapData_addr2 to i32

]]></node>
<StgValue><ssdm name="C1_mapData_addr2_cast"/></StgValue>
</operation>

<operation id="128" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="41" bw="8" op_0_bw="8" op_1_bw="6" op_2_bw="2">
<![CDATA[
.preheader24.preheader:3  %tmp_135 = call i8 @_ssdm_op_BitConcatenate.i8.i6.i2(i6 %C1_mapData_addr2, i2 0)

]]></node>
<StgValue><ssdm name="tmp_135"/></StgValue>
</operation>

<operation id="129" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="42" bw="32" op_0_bw="8">
<![CDATA[
.preheader24.preheader:4  %p_shl = zext i8 %tmp_135 to i32

]]></node>
<StgValue><ssdm name="p_shl"/></StgValue>
</operation>

<operation id="130" st_id="3" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="43" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader24.preheader:5  %C1_mapData_addr3 = add i32 %C1_mapData_addr2_cast, %p_shl

]]></node>
<StgValue><ssdm name="C1_mapData_addr3"/></StgValue>
</operation>

<operation id="131" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp><literal name="exitcond12" val="0"/>
</and_exp></or_exp>
</condition>

<node id="44" bw="0" op_0_bw="0">
<![CDATA[
.preheader24.preheader:6  br label %.preheader24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="132" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C1_bias_addr = getelementptr [6 x float]* @C1_bias, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="C1_bias_addr"/></StgValue>
</operation>

<operation id="133" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="3" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %C1_dbias_addr = getelementptr [6 x float]* @C1_dbias, i64 0, i64 %tmp

]]></node>
<StgValue><ssdm name="C1_dbias_addr"/></StgValue>
</operation>

<operation id="134" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp><literal name="exitcond12" val="1"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="3">
<![CDATA[
:3  %C1_dbias_load = load float* %C1_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="C1_dbias_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="135" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader24:0  %k = phi i3 [ %k_3, %2 ], [ 0, %.preheader24.preheader ]

]]></node>
<StgValue><ssdm name="k"/></StgValue>
</operation>

<operation id="136" st_id="4" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader24:1  %exitcond11 = icmp eq i3 %k, -3

]]></node>
<StgValue><ssdm name="exitcond11"/></StgValue>
</operation>

<operation id="137" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader24:2  %empty_75 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_75"/></StgValue>
</operation>

<operation id="138" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="49" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader24:3  %k_3 = add i3 %k, 1

]]></node>
<StgValue><ssdm name="k_3"/></StgValue>
</operation>

<operation id="139" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="50" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader24:4  br i1 %exitcond11, label %.preheader25, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="140" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="32" op_0_bw="3">
<![CDATA[
:0  %tmp_185_trn = zext i3 %k to i32

]]></node>
<StgValue><ssdm name="tmp_185_trn"/></StgValue>
</operation>

<operation id="141" st_id="4" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %C1_mapData_addr4 = add i32 %C1_mapData_addr3, %tmp_185_trn

]]></node>
<StgValue><ssdm name="C1_mapData_addr4"/></StgValue>
</operation>

<operation id="142" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_214 = zext i32 %C1_mapData_addr4 to i64

]]></node>
<StgValue><ssdm name="tmp_214"/></StgValue>
</operation>

<operation id="143" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C1_mapData_addr = getelementptr [150 x float]* @C1_mapData, i64 0, i64 %tmp_214

]]></node>
<StgValue><ssdm name="C1_mapData_addr"/></StgValue>
</operation>

<operation id="144" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="57" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %C1_dmapData_addr = getelementptr [150 x float]* @C1_dmapData, i64 0, i64 %tmp_214

]]></node>
<StgValue><ssdm name="C1_dmapData_addr"/></StgValue>
</operation>

<operation id="145" st_id="4" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="45">
<or_exp><and_exp><literal name="exitcond11" val="0"/>
</and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="8">
<![CDATA[
:6  %C1_dmapData_load = load float* %C1_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name="C1_dmapData_load"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="146" st_id="5" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="32" op_0_bw="8">
<![CDATA[
:6  %C1_dmapData_load = load float* %C1_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name="C1_dmapData_load"/></StgValue>
</operation>

<operation id="147" st_id="5" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_117 = fmul float %C1_dmapData_load, 0x3F04F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>

<operation id="148" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:10  store float 0.000000e+00, float* %C1_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="149" st_id="6" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_117 = fmul float %C1_dmapData_load, 0x3F04F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="150" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="8">
<![CDATA[
:4  %C1_mapData_load = load float* %C1_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C1_mapData_load"/></StgValue>
</operation>

<operation id="151" st_id="7" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_117 = fmul float %C1_dmapData_load, 0x3F04F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="152" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="32" op_0_bw="8">
<![CDATA[
:4  %C1_mapData_load = load float* %C1_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C1_mapData_load"/></StgValue>
</operation>

<operation id="153" st_id="8" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_117 = fmul float %C1_dmapData_load, 0x3F04F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_117"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="154" st_id="9" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_118 = fsub float %C1_mapData_load, %tmp_117

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="155" st_id="10" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_118 = fsub float %C1_mapData_load, %tmp_117

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="156" st_id="11" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_118 = fsub float %C1_mapData_load, %tmp_117

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="157" st_id="12" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_118 = fsub float %C1_mapData_load, %tmp_117

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="158" st_id="13" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_118 = fsub float %C1_mapData_load, %tmp_117

]]></node>
<StgValue><ssdm name="tmp_118"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="159" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
:9  store float %tmp_118, float* %C1_mapData_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="63" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader24

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="161" st_id="15" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="68" bw="32" op_0_bw="3">
<![CDATA[
:3  %C1_dbias_load = load float* %C1_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="C1_dbias_load"/></StgValue>
</operation>

<operation id="162" st_id="15" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_108 = fmul float %C1_dbias_load, 0x3F999999A0000000

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>

<operation id="163" st_id="15" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:8  store float 0.000000e+00, float* %C1_dbias_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="164" st_id="16" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_108 = fmul float %C1_dbias_load, 0x3F999999A0000000

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="165" st_id="17" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_108 = fmul float %C1_dbias_load, 0x3F999999A0000000

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="166" st_id="18" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_108 = fmul float %C1_dbias_load, 0x3F999999A0000000

]]></node>
<StgValue><ssdm name="tmp_108"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="167" st_id="19" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_109 = fmul float %tmp_108, 0x3F947AE140000000

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="168" st_id="20" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_109 = fmul float %tmp_108, 0x3F947AE140000000

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="169" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="3">
<![CDATA[
:1  %C1_bias_load = load float* %C1_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C1_bias_load"/></StgValue>
</operation>

<operation id="170" st_id="21" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_109 = fmul float %tmp_108, 0x3F947AE140000000

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="171" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="66" bw="32" op_0_bw="3">
<![CDATA[
:1  %C1_bias_load = load float* %C1_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C1_bias_load"/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_109 = fmul float %tmp_108, 0x3F947AE140000000

]]></node>
<StgValue><ssdm name="tmp_109"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="173" st_id="23" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_110 = fsub float %C1_bias_load, %tmp_109

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="174" st_id="24" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="65">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_110 = fsub float %C1_bias_load, %tmp_109

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="175" st_id="25" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="66">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_110 = fsub float %C1_bias_load, %tmp_109

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="176" st_id="26" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="67">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_110 = fsub float %C1_bias_load, %tmp_109

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="177" st_id="27" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="68">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_110 = fsub float %C1_bias_load, %tmp_109

]]></node>
<StgValue><ssdm name="tmp_110"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="178" st_id="28" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="0" op_0_bw="32" op_1_bw="3">
<![CDATA[
:7  store float %tmp_110, float* %C1_bias_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="179" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="180" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader23:0  %i_1 = phi i5 [ %i_5, %4 ], [ 0, %1 ]

]]></node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="181" st_id="29" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader23:1  %exitcond10 = icmp eq i5 %i_1, -16

]]></node>
<StgValue><ssdm name="exitcond10"/></StgValue>
</operation>

<operation id="182" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader23:2  %i_5 = add i5 %i_1, 1

]]></node>
<StgValue><ssdm name="i_5"/></StgValue>
</operation>

<operation id="183" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="70">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader23:3  br i1 %exitcond10, label %.preheader19, label %.preheader22.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="184" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="81" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22.preheader:0  %empty_76 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></node>
<StgValue><ssdm name="empty_76"/></StgValue>
</operation>

<operation id="185" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="82" bw="64" op_0_bw="5">
<![CDATA[
.preheader22.preheader:1  %tmp_s = zext i5 %i_1 to i64

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="186" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="83" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
.preheader22.preheader:2  %tmp_209 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %i_1, i3 0)

]]></node>
<StgValue><ssdm name="tmp_209"/></StgValue>
</operation>

<operation id="187" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="84" bw="9" op_0_bw="8">
<![CDATA[
.preheader22.preheader:3  %p_shl64_cast = zext i8 %tmp_209 to i9

]]></node>
<StgValue><ssdm name="p_shl64_cast"/></StgValue>
</operation>

<operation id="188" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="85" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
.preheader22.preheader:4  %tmp_210 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %i_1, i1 false)

]]></node>
<StgValue><ssdm name="tmp_210"/></StgValue>
</operation>

<operation id="189" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="86" bw="9" op_0_bw="6">
<![CDATA[
.preheader22.preheader:5  %p_shl65_cast = zext i6 %tmp_210 to i9

]]></node>
<StgValue><ssdm name="p_shl65_cast"/></StgValue>
</operation>

<operation id="190" st_id="29" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="87" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
.preheader22.preheader:6  %C3_mapData_addr14 = sub i9 %p_shl64_cast, %p_shl65_cast

]]></node>
<StgValue><ssdm name="C3_mapData_addr14"/></StgValue>
</operation>

<operation id="191" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="88" bw="10" op_0_bw="9">
<![CDATA[
.preheader22.preheader:7  %C3_mapData_addr19_cast = sext i9 %C3_mapData_addr14 to i10

]]></node>
<StgValue><ssdm name="C3_mapData_addr19_cast"/></StgValue>
</operation>

<operation id="192" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="72">
<or_exp><and_exp><literal name="exitcond10" val="0"/>
</and_exp></or_exp>
</condition>

<node id="89" bw="0" op_0_bw="0">
<![CDATA[
.preheader22.preheader:8  br label %.preheader20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="193" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
.preheader20:0  %indvar_flatten2 = phi i8 [ 0, %.preheader22.preheader ], [ %indvar_flatten_next2, %.preheader22 ]

]]></node>
<StgValue><ssdm name="indvar_flatten2"/></StgValue>
</operation>

<operation id="194" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader20:1  %j_1 = phi i3 [ 0, %.preheader22.preheader ], [ %j_1_mid2, %.preheader22 ]

]]></node>
<StgValue><ssdm name="j_1"/></StgValue>
</operation>

<operation id="195" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
.preheader20:2  %indvar_flatten = phi i6 [ 0, %.preheader22.preheader ], [ %indvar_flatten_next, %.preheader22 ]

]]></node>
<StgValue><ssdm name="indvar_flatten"/></StgValue>
</operation>

<operation id="196" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader20:3  %k_1 = phi i3 [ 0, %.preheader22.preheader ], [ %k_1_mid2, %.preheader22 ]

]]></node>
<StgValue><ssdm name="k_1"/></StgValue>
</operation>

<operation id="197" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="95" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader20:4  %m = phi i3 [ 0, %.preheader22.preheader ], [ %m_7, %.preheader22 ]

]]></node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="198" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader20:5  %exitcond_flatten = icmp eq i8 %indvar_flatten2, -106

]]></node>
<StgValue><ssdm name="exitcond_flatten"/></StgValue>
</operation>

<operation id="199" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
.preheader20:6  %indvar_flatten_next2 = add i8 %indvar_flatten2, 1

]]></node>
<StgValue><ssdm name="indvar_flatten_next2"/></StgValue>
</operation>

<operation id="200" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader20:7  br i1 %exitcond_flatten, label %4, label %.preheader22

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="201" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="102" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader22:2  %exitcond_flatten6 = icmp eq i6 %indvar_flatten, 25

]]></node>
<StgValue><ssdm name="exitcond_flatten6"/></StgValue>
</operation>

<operation id="202" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="103" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader22:3  %k_1_mid = select i1 %exitcond_flatten6, i3 0, i3 %k_1

]]></node>
<StgValue><ssdm name="k_1_mid"/></StgValue>
</operation>

<operation id="203" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="104" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader22:4  %not_exitcond_flatten = xor i1 %exitcond_flatten6, true

]]></node>
<StgValue><ssdm name="not_exitcond_flatten"/></StgValue>
</operation>

<operation id="204" st_id="30" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="105" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader22:5  %exitcond17 = icmp eq i3 %m, -3

]]></node>
<StgValue><ssdm name="exitcond17"/></StgValue>
</operation>

<operation id="205" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="106" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader22:6  %exitcond7_mid = and i1 %exitcond17, %not_exitcond_flatten

]]></node>
<StgValue><ssdm name="exitcond7_mid"/></StgValue>
</operation>

<operation id="206" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="107" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader22:7  %j_s = add i3 1, %j_1

]]></node>
<StgValue><ssdm name="j_s"/></StgValue>
</operation>

<operation id="207" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="108" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader22:8  %j_1_mid2 = select i1 %exitcond_flatten6, i3 %j_s, i3 %j_1

]]></node>
<StgValue><ssdm name="j_1_mid2"/></StgValue>
</operation>

<operation id="208" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="109" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader22:9  %k_19 = add i3 1, %k_1_mid

]]></node>
<StgValue><ssdm name="k_19"/></StgValue>
</operation>

<operation id="209" st_id="30" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="111" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
.preheader22:11  %tmp_212 = or i1 %exitcond7_mid, %exitcond_flatten6

]]></node>
<StgValue><ssdm name="tmp_212"/></StgValue>
</operation>

<operation id="210" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="112" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader22:12  %m_mid2 = select i1 %tmp_212, i3 0, i3 %m

]]></node>
<StgValue><ssdm name="m_mid2"/></StgValue>
</operation>

<operation id="211" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="3" op_0_bw="1" op_1_bw="3" op_2_bw="3">
<![CDATA[
.preheader22:13  %k_1_mid2 = select i1 %exitcond7_mid, i3 %k_19, i3 %k_1_mid

]]></node>
<StgValue><ssdm name="k_1_mid2"/></StgValue>
</operation>

<operation id="212" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="10" op_0_bw="3">
<![CDATA[
.preheader22:17  %tmp_177_trn_cast = zext i3 %j_1_mid2 to i10

]]></node>
<StgValue><ssdm name="tmp_177_trn_cast"/></StgValue>
</operation>

<operation id="213" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader22:18  %C3_mapData_addr15 = add i10 %tmp_177_trn_cast, %C3_mapData_addr19_cast

]]></node>
<StgValue><ssdm name="C3_mapData_addr15"/></StgValue>
</operation>

<operation id="214" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="119" bw="32" op_0_bw="10">
<![CDATA[
.preheader22:19  %C3_mapData_addr20_cast = sext i10 %C3_mapData_addr15 to i32

]]></node>
<StgValue><ssdm name="C3_mapData_addr20_cast"/></StgValue>
</operation>

<operation id="215" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="120" bw="32" op_0_bw="3">
<![CDATA[
.preheader22:20  %tmp_191_trn = zext i3 %k_1_mid2 to i32

]]></node>
<StgValue><ssdm name="tmp_191_trn"/></StgValue>
</operation>

<operation id="216" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="121" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader22:21  %tmp_136 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C3_mapData_addr15, i2 0)

]]></node>
<StgValue><ssdm name="tmp_136"/></StgValue>
</operation>

<operation id="217" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="122" bw="32" op_0_bw="12">
<![CDATA[
.preheader22:22  %p_shl44 = sext i12 %tmp_136 to i32

]]></node>
<StgValue><ssdm name="p_shl44"/></StgValue>
</operation>

<operation id="218" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="123" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:23  %C3_mapData_addr16 = add i32 %p_shl44, %C3_mapData_addr20_cast

]]></node>
<StgValue><ssdm name="C3_mapData_addr16"/></StgValue>
</operation>

<operation id="219" st_id="30" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="124" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:24  %C3_mapData_addr17 = add i32 %tmp_191_trn, %C3_mapData_addr16

]]></node>
<StgValue><ssdm name="C3_mapData_addr17"/></StgValue>
</operation>

<operation id="220" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="139" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader22:39  %m_7 = add i3 1, %m_mid2

]]></node>
<StgValue><ssdm name="m_7"/></StgValue>
</operation>

<operation id="221" st_id="30" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="140" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
.preheader22:40  %indvar_flatten_op = add i6 1, %indvar_flatten

]]></node>
<StgValue><ssdm name="indvar_flatten_op"/></StgValue>
</operation>

<operation id="222" st_id="30" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="141" bw="6" op_0_bw="1" op_1_bw="6" op_2_bw="6">
<![CDATA[
.preheader22:41  %indvar_flatten_next = select i1 %exitcond_flatten6, i6 1, i6 %indvar_flatten_op

]]></node>
<StgValue><ssdm name="indvar_flatten_next"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="223" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="125" bw="32" op_0_bw="3">
<![CDATA[
.preheader22:25  %tmp_193_trn = zext i3 %m_mid2 to i32

]]></node>
<StgValue><ssdm name="tmp_193_trn"/></StgValue>
</operation>

<operation id="224" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="126" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:26  %tmp_137 = shl i32 %C3_mapData_addr17, 2

]]></node>
<StgValue><ssdm name="tmp_137"/></StgValue>
</operation>

<operation id="225" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="127" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:27  %C3_mapData_addr18 = add i32 %tmp_137, %C3_mapData_addr17

]]></node>
<StgValue><ssdm name="C3_mapData_addr18"/></StgValue>
</operation>

<operation id="226" st_id="31" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="128" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:28  %C3_mapData_addr19 = add i32 %tmp_193_trn, %C3_mapData_addr18

]]></node>
<StgValue><ssdm name="C3_mapData_addr19"/></StgValue>
</operation>

<operation id="227" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="129" bw="64" op_0_bw="32">
<![CDATA[
.preheader22:29  %tmp_213 = zext i32 %C3_mapData_addr19 to i64

]]></node>
<StgValue><ssdm name="tmp_213"/></StgValue>
</operation>

<operation id="228" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="130" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22:30  %C3_mapData_addr = getelementptr [2400 x float]* @C3_mapData, i64 0, i64 %tmp_213

]]></node>
<StgValue><ssdm name="C3_mapData_addr"/></StgValue>
</operation>

<operation id="229" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="12" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
.preheader22:32  %C3_dmapData_addr = getelementptr [2400 x float]* @C3_dmapData, i64 0, i64 %tmp_213

]]></node>
<StgValue><ssdm name="C3_dmapData_addr"/></StgValue>
</operation>

<operation id="230" st_id="31" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="12">
<![CDATA[
.preheader22:33  %C3_dmapData_load = load float* %C3_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name="C3_dmapData_load"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="231" st_id="32" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="32" op_0_bw="12">
<![CDATA[
.preheader22:33  %C3_dmapData_load = load float* %C3_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name="C3_dmapData_load"/></StgValue>
</operation>

<operation id="232" st_id="32" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:34  %tmp_115 = fmul float %C3_dmapData_load, 0x3F04F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>

<operation id="233" st_id="32" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="137" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader22:37  store float 0.000000e+00, float* %C3_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="234" st_id="33" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:34  %tmp_115 = fmul float %C3_dmapData_load, 0x3F04F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="235" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="12">
<![CDATA[
.preheader22:31  %C3_mapData_load = load float* %C3_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load"/></StgValue>
</operation>

<operation id="236" st_id="34" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:34  %tmp_115 = fmul float %C3_dmapData_load, 0x3F04F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="237" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="32" op_0_bw="12">
<![CDATA[
.preheader22:31  %C3_mapData_load = load float* %C3_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C3_mapData_load"/></StgValue>
</operation>

<operation id="238" st_id="35" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:34  %tmp_115 = fmul float %C3_dmapData_load, 0x3F04F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_115"/></StgValue>
</operation>
</state>

<state id="36" st_id="36">

<operation id="239" st_id="36" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:35  %tmp_116 = fsub float %C3_mapData_load, %tmp_115

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>
</state>

<state id="37" st_id="37">

<operation id="240" st_id="37" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:35  %tmp_116 = fsub float %C3_mapData_load, %tmp_115

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>
</state>

<state id="38" st_id="38">

<operation id="241" st_id="38" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:35  %tmp_116 = fsub float %C3_mapData_load, %tmp_115

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>
</state>

<state id="39" st_id="39">

<operation id="242" st_id="39" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:35  %tmp_116 = fsub float %C3_mapData_load, %tmp_115

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>
</state>

<state id="40" st_id="40">

<operation id="243" st_id="40" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader22:35  %tmp_116 = fsub float %C3_mapData_load, %tmp_115

]]></node>
<StgValue><ssdm name="tmp_116"/></StgValue>
</operation>
</state>

<state id="41" st_id="41">

<operation id="244" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="100" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader22:0  call void (...)* @_ssdm_op_SpecLoopName([21 x i8]* @L_L_upadteall_label2_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="245" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="101" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader22:1  %empty_77 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 150, i64 150, i64 150) nounwind

]]></node>
<StgValue><ssdm name="empty_77"/></StgValue>
</operation>

<operation id="246" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader22:10  call void (...)* @_ssdm_op_SpecLoopName([19 x i8]* @L_upadteall_label2_str)

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="247" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="0" op_0_bw="0" op_1_bw="8">
<![CDATA[
.preheader22:14  call void (...)* @_ssdm_op_SpecLoopName([17 x i8]* @p_str18) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="248" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="115" bw="32" op_0_bw="32" op_1_bw="8">
<![CDATA[
.preheader22:15  %tmp_39 = call i32 (...)* @_ssdm_op_SpecRegionBegin([17 x i8]* @p_str18) nounwind

]]></node>
<StgValue><ssdm name="tmp_39"/></StgValue>
</operation>

<operation id="249" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="8">
<![CDATA[
.preheader22:16  call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str1) nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="250" st_id="41" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="0" op_0_bw="32" op_1_bw="12">
<![CDATA[
.preheader22:36  store float %tmp_116, float* %C3_mapData_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="251" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="138" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="32">
<![CDATA[
.preheader22:38  %empty_78 = call i32 (...)* @_ssdm_op_SpecRegionEnd([17 x i8]* @p_str18, i32 %tmp_39) nounwind

]]></node>
<StgValue><ssdm name="empty_78"/></StgValue>
</operation>

<operation id="252" st_id="41" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp><literal name="exitcond_flatten" val="0"/>
</and_exp></or_exp>
</condition>

<node id="142" bw="0" op_0_bw="0">
<![CDATA[
.preheader22:42  br label %.preheader20

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="42" st_id="42">

<operation id="253" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C3_bias_addr = getelementptr [16 x float]* @C3_bias, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="C3_bias_addr"/></StgValue>
</operation>

<operation id="254" st_id="42" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="146" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %C3_dbias_addr = getelementptr [16 x float]* @C3_dbias, i64 0, i64 %tmp_s

]]></node>
<StgValue><ssdm name="C3_dbias_addr"/></StgValue>
</operation>

<operation id="255" st_id="42" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="4">
<![CDATA[
:3  %C3_dbias_load = load float* %C3_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="C3_dbias_load"/></StgValue>
</operation>
</state>

<state id="43" st_id="43">

<operation id="256" st_id="43" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="147" bw="32" op_0_bw="4">
<![CDATA[
:3  %C3_dbias_load = load float* %C3_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="C3_dbias_load"/></StgValue>
</operation>

<operation id="257" st_id="43" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_112 = fmul float %C3_dbias_load, 0x3F999999A0000000

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>

<operation id="258" st_id="43" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="74">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store float 0.000000e+00, float* %C3_dbias_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="44" st_id="44">

<operation id="259" st_id="44" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_112 = fmul float %C3_dbias_load, 0x3F999999A0000000

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="45" st_id="45">

<operation id="260" st_id="45" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="76">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_112 = fmul float %C3_dbias_load, 0x3F999999A0000000

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="46" st_id="46">

<operation id="261" st_id="46" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="148" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_112 = fmul float %C3_dbias_load, 0x3F999999A0000000

]]></node>
<StgValue><ssdm name="tmp_112"/></StgValue>
</operation>
</state>

<state id="47" st_id="47">

<operation id="262" st_id="47" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_113 = fmul float %tmp_112, 0x3F947AE140000000

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>
</state>

<state id="48" st_id="48">

<operation id="263" st_id="48" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_113 = fmul float %tmp_112, 0x3F947AE140000000

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>
</state>

<state id="49" st_id="49">

<operation id="264" st_id="49" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="4">
<![CDATA[
:1  %C3_bias_load = load float* %C3_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C3_bias_load"/></StgValue>
</operation>

<operation id="265" st_id="49" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_113 = fmul float %tmp_112, 0x3F947AE140000000

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>
</state>

<state id="50" st_id="50">

<operation id="266" st_id="50" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="145" bw="32" op_0_bw="4">
<![CDATA[
:1  %C3_bias_load = load float* %C3_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C3_bias_load"/></StgValue>
</operation>

<operation id="267" st_id="50" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="149" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_113 = fmul float %tmp_112, 0x3F947AE140000000

]]></node>
<StgValue><ssdm name="tmp_113"/></StgValue>
</operation>
</state>

<state id="51" st_id="51">

<operation id="268" st_id="51" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_114 = fsub float %C3_bias_load, %tmp_113

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="52" st_id="52">

<operation id="269" st_id="52" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_114 = fsub float %C3_bias_load, %tmp_113

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="53" st_id="53">

<operation id="270" st_id="53" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_114 = fsub float %C3_bias_load, %tmp_113

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="54" st_id="54">

<operation id="271" st_id="54" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_114 = fsub float %C3_bias_load, %tmp_113

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="55" st_id="55">

<operation id="272" st_id="55" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="150" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_114 = fsub float %C3_bias_load, %tmp_113

]]></node>
<StgValue><ssdm name="tmp_114"/></StgValue>
</operation>
</state>

<state id="56" st_id="56">

<operation id="273" st_id="56" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store float %tmp_114, float* %C3_bias_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="274" st_id="56" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader23

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="57" st_id="57">

<operation id="275" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader19:0  %i_2 = phi i5 [ %i_6, %6 ], [ 0, %.preheader23 ]

]]></node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="276" st_id="57" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader19:1  %exitcond6 = icmp eq i5 %i_2, -2

]]></node>
<StgValue><ssdm name="exitcond6"/></StgValue>
</operation>

<operation id="277" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader19:2  %empty_79 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></node>
<StgValue><ssdm name="empty_79"/></StgValue>
</operation>

<operation id="278" st_id="57" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader19:3  %i_6 = add i5 %i_2, 1

]]></node>
<StgValue><ssdm name="i_6"/></StgValue>
</operation>

<operation id="279" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader19:4  br i1 %exitcond6, label %.preheader15, label %.preheader18.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="280" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="161" bw="64" op_0_bw="5">
<![CDATA[
.preheader18.preheader:0  %tmp_111 = zext i5 %i_2 to i64

]]></node>
<StgValue><ssdm name="tmp_111"/></StgValue>
</operation>

<operation id="281" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="162" bw="9" op_0_bw="9" op_1_bw="5" op_2_bw="4">
<![CDATA[
.preheader18.preheader:1  %tmp_211 = call i9 @_ssdm_op_BitConcatenate.i9.i5.i4(i5 %i_2, i4 0)

]]></node>
<StgValue><ssdm name="tmp_211"/></StgValue>
</operation>

<operation id="282" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="163" bw="10" op_0_bw="9">
<![CDATA[
.preheader18.preheader:2  %C5_mapData_addr16_cast = zext i9 %tmp_211 to i10

]]></node>
<StgValue><ssdm name="C5_mapData_addr16_cast"/></StgValue>
</operation>

<operation id="283" st_id="57" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="90">
<or_exp><and_exp><literal name="exitcond6" val="0"/>
</and_exp></or_exp>
</condition>

<node id="164" bw="0" op_0_bw="0">
<![CDATA[
.preheader18.preheader:3  br label %.preheader18

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="58" st_id="58">

<operation id="284" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader18:0  %j_2 = phi i5 [ 0, %.preheader18.preheader ], [ %j_19, %.preheader17 ]

]]></node>
<StgValue><ssdm name="j_2"/></StgValue>
</operation>

<operation id="285" st_id="58" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:1  %exitcond5 = icmp eq i5 %j_2, -16

]]></node>
<StgValue><ssdm name="exitcond5"/></StgValue>
</operation>

<operation id="286" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader18:2  %empty_80 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 16, i64 16, i64 16) nounwind

]]></node>
<StgValue><ssdm name="empty_80"/></StgValue>
</operation>

<operation id="287" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader18:3  %j_19 = add i5 %j_2, 1

]]></node>
<StgValue><ssdm name="j_19"/></StgValue>
</operation>

<operation id="288" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="91">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader18:4  br i1 %exitcond5, label %6, label %.preheader17.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="289" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="172" bw="10" op_0_bw="5">
<![CDATA[
.preheader17.preheader:0  %tmp_184_trn_cast = zext i5 %j_2 to i10

]]></node>
<StgValue><ssdm name="tmp_184_trn_cast"/></StgValue>
</operation>

<operation id="290" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="173" bw="10" op_0_bw="10" op_1_bw="10">
<![CDATA[
.preheader17.preheader:1  %C5_mapData_addr7 = add i10 %C5_mapData_addr16_cast, %tmp_184_trn_cast

]]></node>
<StgValue><ssdm name="C5_mapData_addr7"/></StgValue>
</operation>

<operation id="291" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="174" bw="32" op_0_bw="10">
<![CDATA[
.preheader17.preheader:2  %C5_mapData_addr17_cast = zext i10 %C5_mapData_addr7 to i32

]]></node>
<StgValue><ssdm name="C5_mapData_addr17_cast"/></StgValue>
</operation>

<operation id="292" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="175" bw="12" op_0_bw="12" op_1_bw="10" op_2_bw="2">
<![CDATA[
.preheader17.preheader:3  %tmp_138 = call i12 @_ssdm_op_BitConcatenate.i12.i10.i2(i10 %C5_mapData_addr7, i2 0)

]]></node>
<StgValue><ssdm name="tmp_138"/></StgValue>
</operation>

<operation id="293" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="176" bw="32" op_0_bw="12">
<![CDATA[
.preheader17.preheader:4  %p_shl45 = zext i12 %tmp_138 to i32

]]></node>
<StgValue><ssdm name="p_shl45"/></StgValue>
</operation>

<operation id="294" st_id="58" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="177" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader17.preheader:5  %C5_mapData_addr8 = add i32 %C5_mapData_addr17_cast, %p_shl45

]]></node>
<StgValue><ssdm name="C5_mapData_addr8"/></StgValue>
</operation>

<operation id="295" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="93">
<or_exp><and_exp><literal name="exitcond5" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0" op_0_bw="0">
<![CDATA[
.preheader17.preheader:6  br label %.preheader17

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="296" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="211" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:0  %C5_bias_addr = getelementptr [30 x float]* @C5_bias, i64 0, i64 %tmp_111

]]></node>
<StgValue><ssdm name="C5_bias_addr"/></StgValue>
</operation>

<operation id="297" st_id="58" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="213" bw="5" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %C5_dbias_addr = getelementptr [30 x float]* @C5_dbias, i64 0, i64 %tmp_111

]]></node>
<StgValue><ssdm name="C5_dbias_addr"/></StgValue>
</operation>

<operation id="298" st_id="58" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="exitcond5" val="1"/>
</and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="5">
<![CDATA[
:3  %C5_dbias_load = load float* %C5_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="C5_dbias_load"/></StgValue>
</operation>
</state>

<state id="59" st_id="59">

<operation id="299" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="180" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader17:0  %k_2 = phi i3 [ 0, %.preheader17.preheader ], [ %k_4, %.preheader16 ]

]]></node>
<StgValue><ssdm name="k_2"/></StgValue>
</operation>

<operation id="300" st_id="59" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="181" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader17:1  %exitcond4 = icmp eq i3 %k_2, -3

]]></node>
<StgValue><ssdm name="exitcond4"/></StgValue>
</operation>

<operation id="301" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="182" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader17:2  %empty_81 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_81"/></StgValue>
</operation>

<operation id="302" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="183" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader17:3  %k_4 = add i3 %k_2, 1

]]></node>
<StgValue><ssdm name="k_4"/></StgValue>
</operation>

<operation id="303" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="184" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader17:4  br i1 %exitcond4, label %.preheader18, label %.preheader16.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="304" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="186" bw="32" op_0_bw="3">
<![CDATA[
.preheader16.preheader:0  %tmp_192_trn = zext i3 %k_2 to i32

]]></node>
<StgValue><ssdm name="tmp_192_trn"/></StgValue>
</operation>

<operation id="305" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="187" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader16.preheader:1  %C5_mapData_addr9 = add i32 %C5_mapData_addr8, %tmp_192_trn

]]></node>
<StgValue><ssdm name="C5_mapData_addr9"/></StgValue>
</operation>

<operation id="306" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="188" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader16.preheader:2  %tmp_139 = shl i32 %C5_mapData_addr9, 2

]]></node>
<StgValue><ssdm name="tmp_139"/></StgValue>
</operation>

<operation id="307" st_id="59" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="189" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
.preheader16.preheader:3  %C5_mapData_addr10 = add i32 %C5_mapData_addr9, %tmp_139

]]></node>
<StgValue><ssdm name="C5_mapData_addr10"/></StgValue>
</operation>

<operation id="308" st_id="59" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="exitcond4" val="0"/>
</and_exp></or_exp>
</condition>

<node id="190" bw="0" op_0_bw="0">
<![CDATA[
.preheader16.preheader:4  br label %.preheader16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="60" st_id="60">

<operation id="309" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="192" bw="3" op_0_bw="3" op_1_bw="0">
<![CDATA[
.preheader16:0  %m_1 = phi i3 [ %m_8, %5 ], [ 0, %.preheader16.preheader ]

]]></node>
<StgValue><ssdm name="m_1"/></StgValue>
</operation>

<operation id="310" st_id="60" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="193" bw="1" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader16:1  %exitcond3 = icmp eq i3 %m_1, -3

]]></node>
<StgValue><ssdm name="exitcond3"/></StgValue>
</operation>

<operation id="311" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="194" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader16:2  %empty_82 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 5, i64 5, i64 5) nounwind

]]></node>
<StgValue><ssdm name="empty_82"/></StgValue>
</operation>

<operation id="312" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="195" bw="3" op_0_bw="3" op_1_bw="3">
<![CDATA[
.preheader16:3  %m_8 = add i3 %m_1, 1

]]></node>
<StgValue><ssdm name="m_8"/></StgValue>
</operation>

<operation id="313" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="196" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader16:4  br i1 %exitcond3, label %.preheader17, label %5

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="314" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="198" bw="32" op_0_bw="3">
<![CDATA[
:0  %tmp_196_trn = zext i3 %m_1 to i32

]]></node>
<StgValue><ssdm name="tmp_196_trn"/></StgValue>
</operation>

<operation id="315" st_id="60" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="199" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:1  %C5_mapData_addr11 = add i32 %C5_mapData_addr10, %tmp_196_trn

]]></node>
<StgValue><ssdm name="C5_mapData_addr11"/></StgValue>
</operation>

<operation id="316" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="200" bw="64" op_0_bw="32">
<![CDATA[
:2  %tmp_218 = zext i32 %C5_mapData_addr11 to i64

]]></node>
<StgValue><ssdm name="tmp_218"/></StgValue>
</operation>

<operation id="317" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="201" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %C5_mapData_addr = getelementptr [12000 x float]* @C5_mapData, i64 0, i64 %tmp_218

]]></node>
<StgValue><ssdm name="C5_mapData_addr"/></StgValue>
</operation>

<operation id="318" st_id="60" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="203" bw="14" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:5  %C5_dmapData_addr = getelementptr [12000 x float]* @C5_dmapData, i64 0, i64 %tmp_218

]]></node>
<StgValue><ssdm name="C5_dmapData_addr"/></StgValue>
</operation>

<operation id="319" st_id="60" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="101">
<or_exp><and_exp><literal name="exitcond3" val="0"/>
</and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="14">
<![CDATA[
:6  %C5_dmapData_load = load float* %C5_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name="C5_dmapData_load"/></StgValue>
</operation>
</state>

<state id="61" st_id="61">

<operation id="320" st_id="61" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="204" bw="32" op_0_bw="14">
<![CDATA[
:6  %C5_dmapData_load = load float* %C5_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name="C5_dmapData_load"/></StgValue>
</operation>

<operation id="321" st_id="61" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_127 = fmul float %C5_dmapData_load, 0x3F04F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>

<operation id="322" st_id="61" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="208" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:10  store float 0.000000e+00, float* %C5_dmapData_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="62" st_id="62">

<operation id="323" st_id="62" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_127 = fmul float %C5_dmapData_load, 0x3F04F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>
</state>

<state id="63" st_id="63">

<operation id="324" st_id="63" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="14">
<![CDATA[
:4  %C5_mapData_load = load float* %C5_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C5_mapData_load"/></StgValue>
</operation>

<operation id="325" st_id="63" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_127 = fmul float %C5_dmapData_load, 0x3F04F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>
</state>

<state id="64" st_id="64">

<operation id="326" st_id="64" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="202" bw="32" op_0_bw="14">
<![CDATA[
:4  %C5_mapData_load = load float* %C5_mapData_addr, align 4

]]></node>
<StgValue><ssdm name="C5_mapData_load"/></StgValue>
</operation>

<operation id="327" st_id="64" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="205" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:7  %tmp_127 = fmul float %C5_dmapData_load, 0x3F04F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_127"/></StgValue>
</operation>
</state>

<state id="65" st_id="65">

<operation id="328" st_id="65" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_128 = fsub float %C5_mapData_load, %tmp_127

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>
</state>

<state id="66" st_id="66">

<operation id="329" st_id="66" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_128 = fsub float %C5_mapData_load, %tmp_127

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>
</state>

<state id="67" st_id="67">

<operation id="330" st_id="67" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_128 = fsub float %C5_mapData_load, %tmp_127

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>
</state>

<state id="68" st_id="68">

<operation id="331" st_id="68" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="109">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_128 = fsub float %C5_mapData_load, %tmp_127

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>
</state>

<state id="69" st_id="69">

<operation id="332" st_id="69" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="206" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:8  %tmp_128 = fsub float %C5_mapData_load, %tmp_127

]]></node>
<StgValue><ssdm name="tmp_128"/></StgValue>
</operation>
</state>

<state id="70" st_id="70">

<operation id="333" st_id="70" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="207" bw="0" op_0_bw="32" op_1_bw="14">
<![CDATA[
:9  store float %tmp_128, float* %C5_mapData_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="334" st_id="70" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="209" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader16

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="71" st_id="71">

<operation id="335" st_id="71" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="214" bw="32" op_0_bw="5">
<![CDATA[
:3  %C5_dbias_load = load float* %C5_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="C5_dbias_load"/></StgValue>
</operation>

<operation id="336" st_id="71" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_119 = fmul float %C5_dbias_load, 0x3F999999A0000000

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>

<operation id="337" st_id="71" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="219" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:8  store float 0.000000e+00, float* %C5_dbias_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="72" st_id="72">

<operation id="338" st_id="72" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_119 = fmul float %C5_dbias_load, 0x3F999999A0000000

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>
</state>

<state id="73" st_id="73">

<operation id="339" st_id="73" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_119 = fmul float %C5_dbias_load, 0x3F999999A0000000

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>
</state>

<state id="74" st_id="74">

<operation id="340" st_id="74" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="215" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:4  %tmp_119 = fmul float %C5_dbias_load, 0x3F999999A0000000

]]></node>
<StgValue><ssdm name="tmp_119"/></StgValue>
</operation>
</state>

<state id="75" st_id="75">

<operation id="341" st_id="75" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_120 = fmul float %tmp_119, 0x3F947AE140000000

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="76" st_id="76">

<operation id="342" st_id="76" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="117">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_120 = fmul float %tmp_119, 0x3F947AE140000000

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="77" st_id="77">

<operation id="343" st_id="77" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="5">
<![CDATA[
:1  %C5_bias_load = load float* %C5_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C5_bias_load"/></StgValue>
</operation>

<operation id="344" st_id="77" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_120 = fmul float %tmp_119, 0x3F947AE140000000

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="78" st_id="78">

<operation id="345" st_id="78" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="212" bw="32" op_0_bw="5">
<![CDATA[
:1  %C5_bias_load = load float* %C5_bias_addr, align 4

]]></node>
<StgValue><ssdm name="C5_bias_load"/></StgValue>
</operation>

<operation id="346" st_id="78" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="216" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_120 = fmul float %tmp_119, 0x3F947AE140000000

]]></node>
<StgValue><ssdm name="tmp_120"/></StgValue>
</operation>
</state>

<state id="79" st_id="79">

<operation id="347" st_id="79" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_121 = fsub float %C5_bias_load, %tmp_120

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="80" st_id="80">

<operation id="348" st_id="80" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_121 = fsub float %C5_bias_load, %tmp_120

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="81" st_id="81">

<operation id="349" st_id="81" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_121 = fsub float %C5_bias_load, %tmp_120

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="82" st_id="82">

<operation id="350" st_id="82" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_121 = fsub float %C5_bias_load, %tmp_120

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="83" st_id="83">

<operation id="351" st_id="83" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="217" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_121 = fsub float %C5_bias_load, %tmp_120

]]></node>
<StgValue><ssdm name="tmp_121"/></StgValue>
</operation>
</state>

<state id="84" st_id="84">

<operation id="352" st_id="84" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="218" bw="0" op_0_bw="32" op_1_bw="5">
<![CDATA[
:7  store float %tmp_121, float* %C5_bias_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="353" st_id="84" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="125">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="220" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader19

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="85" st_id="85">

<operation id="354" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="222" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader15:0  %i_3 = phi i4 [ 0, %.preheader19 ], [ %i_7, %.preheader14 ]

]]></node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="355" st_id="85" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="223" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15:1  %exitcond2 = icmp eq i4 %i_3, -6

]]></node>
<StgValue><ssdm name="exitcond2"/></StgValue>
</operation>

<operation id="356" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="224" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader15:2  %empty_83 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_83"/></StgValue>
</operation>

<operation id="357" st_id="85" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="225" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader15:3  %i_7 = add i4 %i_3, 1

]]></node>
<StgValue><ssdm name="i_7"/></StgValue>
</operation>

<operation id="358" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="126">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="226" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader15:4  br i1 %exitcond2, label %.preheader, label %.preheader14.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="359" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="228" bw="9" op_0_bw="4">
<![CDATA[
.preheader14.preheader:0  %tmp_173_trn_cast = zext i4 %i_3 to i9

]]></node>
<StgValue><ssdm name="tmp_173_trn_cast"/></StgValue>
</operation>

<operation id="360" st_id="85" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="128">
<or_exp><and_exp><literal name="exitcond2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="229" bw="0" op_0_bw="0">
<![CDATA[
.preheader14.preheader:1  br label %.preheader14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="86" st_id="86">

<operation id="361" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="231" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
.preheader14:0  %j_3 = phi i5 [ %j_4, %7 ], [ 0, %.preheader14.preheader ]

]]></node>
<StgValue><ssdm name="j_3"/></StgValue>
</operation>

<operation id="362" st_id="86" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="232" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader14:1  %exitcond1 = icmp eq i5 %j_3, -2

]]></node>
<StgValue><ssdm name="exitcond1"/></StgValue>
</operation>

<operation id="363" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="233" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader14:2  %empty_84 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 30, i64 30, i64 30) nounwind

]]></node>
<StgValue><ssdm name="empty_84"/></StgValue>
</operation>

<operation id="364" st_id="86" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="234" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
.preheader14:3  %j_4 = add i5 %j_3, 1

]]></node>
<StgValue><ssdm name="j_4"/></StgValue>
</operation>

<operation id="365" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="129">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="235" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader14:4  br i1 %exitcond1, label %.preheader15, label %7

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="366" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="237" bw="8" op_0_bw="8" op_1_bw="5" op_2_bw="3">
<![CDATA[
:0  %tmp_215 = call i8 @_ssdm_op_BitConcatenate.i8.i5.i3(i5 %j_3, i3 0)

]]></node>
<StgValue><ssdm name="tmp_215"/></StgValue>
</operation>

<operation id="367" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="238" bw="9" op_0_bw="8">
<![CDATA[
:1  %p_shl70_cast = zext i8 %tmp_215 to i9

]]></node>
<StgValue><ssdm name="p_shl70_cast"/></StgValue>
</operation>

<operation id="368" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="239" bw="6" op_0_bw="6" op_1_bw="5" op_2_bw="1">
<![CDATA[
:2  %tmp_216 = call i6 @_ssdm_op_BitConcatenate.i6.i5.i1(i5 %j_3, i1 false)

]]></node>
<StgValue><ssdm name="tmp_216"/></StgValue>
</operation>

<operation id="369" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="240" bw="9" op_0_bw="6">
<![CDATA[
:3  %p_shl71_cast = zext i6 %tmp_216 to i9

]]></node>
<StgValue><ssdm name="p_shl71_cast"/></StgValue>
</operation>

<operation id="370" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="241" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %output_wei_addr1 = add i9 %p_shl71_cast, %p_shl70_cast

]]></node>
<StgValue><ssdm name="output_wei_addr1"/></StgValue>
</operation>

<operation id="371" st_id="86" stage="1" lat="1">
<core>TAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="242" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %output_wei_addr2 = add i9 %output_wei_addr1, %tmp_173_trn_cast

]]></node>
<StgValue><ssdm name="output_wei_addr2"/></StgValue>
</operation>

<operation id="372" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="243" bw="64" op_0_bw="9">
<![CDATA[
:6  %tmp_217 = zext i9 %output_wei_addr2 to i64

]]></node>
<StgValue><ssdm name="tmp_217"/></StgValue>
</operation>

<operation id="373" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="244" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:7  %output_wei_addr = getelementptr [300 x float]* @output_wei, i64 0, i64 %tmp_217

]]></node>
<StgValue><ssdm name="output_wei_addr"/></StgValue>
</operation>

<operation id="374" st_id="86" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="246" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:9  %output_dwei_addr = getelementptr [300 x float]* @output_dwei, i64 0, i64 %tmp_217

]]></node>
<StgValue><ssdm name="output_dwei_addr"/></StgValue>
</operation>

<operation id="375" st_id="86" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="131">
<or_exp><and_exp><literal name="exitcond1" val="0"/>
</and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="9">
<![CDATA[
:10  %output_dwei_load = load float* %output_dwei_addr, align 4

]]></node>
<StgValue><ssdm name="output_dwei_load"/></StgValue>
</operation>
</state>

<state id="87" st_id="87">

<operation id="376" st_id="87" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="247" bw="32" op_0_bw="9">
<![CDATA[
:10  %output_dwei_load = load float* %output_dwei_addr, align 4

]]></node>
<StgValue><ssdm name="output_dwei_load"/></StgValue>
</operation>

<operation id="377" st_id="87" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_125 = fmul float %output_dwei_load, 0x3EF4F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>

<operation id="378" st_id="87" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="132">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="251" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:14  store float 0.000000e+00, float* %output_dwei_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="88" st_id="88">

<operation id="379" st_id="88" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="133">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_125 = fmul float %output_dwei_load, 0x3EF4F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="89" st_id="89">

<operation id="380" st_id="89" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="9">
<![CDATA[
:8  %output_wei_load = load float* %output_wei_addr, align 4

]]></node>
<StgValue><ssdm name="output_wei_load"/></StgValue>
</operation>

<operation id="381" st_id="89" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="134">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_125 = fmul float %output_dwei_load, 0x3EF4F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="90" st_id="90">

<operation id="382" st_id="90" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="245" bw="32" op_0_bw="9">
<![CDATA[
:8  %output_wei_load = load float* %output_wei_addr, align 4

]]></node>
<StgValue><ssdm name="output_wei_load"/></StgValue>
</operation>

<operation id="383" st_id="90" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="135">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="248" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:11  %tmp_125 = fmul float %output_dwei_load, 0x3EF4F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_125"/></StgValue>
</operation>
</state>

<state id="91" st_id="91">

<operation id="384" st_id="91" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="136">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_126 = fsub float %output_wei_load, %tmp_125

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="92" st_id="92">

<operation id="385" st_id="92" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="137">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_126 = fsub float %output_wei_load, %tmp_125

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="93" st_id="93">

<operation id="386" st_id="93" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="138">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_126 = fsub float %output_wei_load, %tmp_125

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="94" st_id="94">

<operation id="387" st_id="94" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="139">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_126 = fsub float %output_wei_load, %tmp_125

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="95" st_id="95">

<operation id="388" st_id="95" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="140">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="249" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:12  %tmp_126 = fsub float %output_wei_load, %tmp_125

]]></node>
<StgValue><ssdm name="tmp_126"/></StgValue>
</operation>
</state>

<state id="96" st_id="96">

<operation id="389" st_id="96" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="250" bw="0" op_0_bw="32" op_1_bw="9">
<![CDATA[
:13  store float %tmp_126, float* %output_wei_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="390" st_id="96" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="141">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="252" bw="0" op_0_bw="0">
<![CDATA[
:15  br label %.preheader14

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="97" st_id="97">

<operation id="391" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="254" bw="4" op_0_bw="4" op_1_bw="0">
<![CDATA[
.preheader:0  %i_4 = phi i4 [ %i_23, %8 ], [ 0, %.preheader15 ]

]]></node>
<StgValue><ssdm name="i_4"/></StgValue>
</operation>

<operation id="392" st_id="97" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="255" bw="1" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:1  %exitcond = icmp eq i4 %i_4, -6

]]></node>
<StgValue><ssdm name="exitcond"/></StgValue>
</operation>

<operation id="393" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="256" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
.preheader:2  %empty_85 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 10, i64 10, i64 10) nounwind

]]></node>
<StgValue><ssdm name="empty_85"/></StgValue>
</operation>

<operation id="394" st_id="97" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="257" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
.preheader:3  %i_23 = add i4 %i_4, 1

]]></node>
<StgValue><ssdm name="i_23"/></StgValue>
</operation>

<operation id="395" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="142">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="258" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader:4  br i1 %exitcond, label %9, label %8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="396" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="260" bw="64" op_0_bw="4">
<![CDATA[
:0  %tmp_122 = zext i4 %i_4 to i64

]]></node>
<StgValue><ssdm name="tmp_122"/></StgValue>
</operation>

<operation id="397" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="261" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %output_bias_addr = getelementptr [10 x float]* @output_bias, i64 0, i64 %tmp_122

]]></node>
<StgValue><ssdm name="output_bias_addr"/></StgValue>
</operation>

<operation id="398" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="263" bw="4" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
:3  %output_dbias_addr = getelementptr [10 x float]* @output_dbias, i64 0, i64 %tmp_122

]]></node>
<StgValue><ssdm name="output_dbias_addr"/></StgValue>
</operation>

<operation id="399" st_id="97" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="144">
<or_exp><and_exp><literal name="exitcond" val="0"/>
</and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="4">
<![CDATA[
:4  %output_dbias_load = load float* %output_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="output_dbias_load"/></StgValue>
</operation>

<operation id="400" st_id="97" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="146">
<or_exp><and_exp><literal name="exitcond" val="1"/>
</and_exp></or_exp>
</condition>

<node id="271" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="98" st_id="98">

<operation id="401" st_id="98" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="264" bw="32" op_0_bw="4">
<![CDATA[
:4  %output_dbias_load = load float* %output_dbias_addr, align 4

]]></node>
<StgValue><ssdm name="output_dbias_load"/></StgValue>
</operation>

<operation id="402" st_id="98" stage="4" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_123 = fmul float %output_dbias_load, 0x3EF4F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>

<operation id="403" st_id="98" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="147">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="268" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:8  store float 0.000000e+00, float* %output_dbias_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="99" st_id="99">

<operation id="404" st_id="99" stage="3" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="148">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_123 = fmul float %output_dbias_load, 0x3EF4F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>
</state>

<state id="100" st_id="100">

<operation id="405" st_id="100" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="4">
<![CDATA[
:2  %output_bias_load = load float* %output_bias_addr, align 4

]]></node>
<StgValue><ssdm name="output_bias_load"/></StgValue>
</operation>

<operation id="406" st_id="100" stage="2" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="149">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_123 = fmul float %output_dbias_load, 0x3EF4F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>
</state>

<state id="101" st_id="101">

<operation id="407" st_id="101" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="262" bw="32" op_0_bw="4">
<![CDATA[
:2  %output_bias_load = load float* %output_bias_addr, align 4

]]></node>
<StgValue><ssdm name="output_bias_load"/></StgValue>
</operation>

<operation id="408" st_id="101" stage="1" lat="4">
<core>FMul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="150">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="265" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:5  %tmp_123 = fmul float %output_dbias_load, 0x3EF4F8B5A0000000

]]></node>
<StgValue><ssdm name="tmp_123"/></StgValue>
</operation>
</state>

<state id="102" st_id="102">

<operation id="409" st_id="102" stage="5" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="151">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_124 = fsub float %output_bias_load, %tmp_123

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="103" st_id="103">

<operation id="410" st_id="103" stage="4" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="152">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_124 = fsub float %output_bias_load, %tmp_123

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="104" st_id="104">

<operation id="411" st_id="104" stage="3" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="153">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_124 = fsub float %output_bias_load, %tmp_123

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="105" st_id="105">

<operation id="412" st_id="105" stage="2" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="154">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_124 = fsub float %output_bias_load, %tmp_123

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="106" st_id="106">

<operation id="413" st_id="106" stage="1" lat="5">
<core>FAddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="155">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="266" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
:6  %tmp_124 = fsub float %output_bias_load, %tmp_123

]]></node>
<StgValue><ssdm name="tmp_124"/></StgValue>
</operation>
</state>

<state id="107" st_id="107">

<operation id="414" st_id="107" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="267" bw="0" op_0_bw="32" op_1_bw="4">
<![CDATA[
:7  store float %tmp_124, float* %output_bias_addr, align 4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="415" st_id="107" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="156">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="269" bw="0" op_0_bw="0">
<![CDATA[
:9  br label %.preheader

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
