============================================================
  Generated by:           Genus(TM) Synthesis Solution 17.13-s033_1
  Generated on:           Sep 08 2019  11:21:40 pm
  Module:                 mtm_Alu
    Operating conditions: worst 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

	Timing
	------
            Endpoint             Slack Cost Group   Mode  
----------------------------------------------------------
u_mtm_Alu_core/CTL_out_reg[2]/D   1188        clk   WC_av 
	Area
	----

Instance Module Domain   Cells  Cell Area  Net Area   Total Area 
-----------------------------------------------------------------
mtm_Alu         WC_tc     1859      59064     25757        84822 

	Design Rule Check
	-----------------
        Initializing DRC engine.

Max_transition design rule: no violations.

Max_capacitance design rule (violation total = 73.2)
Worst violator:
Pin                                        Load (ff)           Max     Violation
----------------------------------------------------------------------------------
u_mtm_Alu_deserializer/CTL_reg[4]/Q            145.7         120.7          25.0

Max_fanout design rule (violation total = 25.000)
Worst violator:
Pin                             Fanout           Max     Violation
--------------------------------------------------------------------
rst_n (Primary Input)           21.000         1.000        20.000



