<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE device
[
<!ENTITY VECTOR_TABLE SYSTEM "vectorTables/MKW01Z4_VectorTable.svd.xml">
<!ENTITY ADC0         SYSTEM "peripherals/ADC0_DIFF_A.svd.xml">
<!ENTITY CMP0         SYSTEM "peripherals/CMP0_PSTM_TRIGM.svd.xml">
<!ENTITY DAC0         SYSTEM "peripherals/DAC0_2CH_MKL05.svd.xml">
<!ENTITY DMA0         SYSTEM "peripherals/DMA0_MKL.svd.xml">
<!ENTITY DMAMUX0      SYSTEM "peripherals/DMAMUX0_4CH.svd.xml">
<!ENTITY FGPIOA       SYSTEM "peripherals/FGPIOA_0xF8000000.svd.xml">
<!ENTITY FTFA         SYSTEM "peripherals/FTFA.svd.xml">
<!ENTITY I2C0         SYSTEM "peripherals/I2C0_F12.svd.xml">
<!ENTITY LLWU         SYSTEM "peripherals/LLWU_PE3_FILT2.svd.xml">
<!ENTITY LPTMR0       SYSTEM "peripherals/LPTMR0_0.svd.xml">
<!ENTITY MCG          SYSTEM "peripherals/MCG_MKL16Z4.svd.xml">
<!ENTITY MCM          SYSTEM "peripherals/MCM_MKL02Z4.svd.xml">
<!ENTITY MTB          SYSTEM "peripherals/MTB.svd.xml">
<!ENTITY MTBDWT       SYSTEM "peripherals/MTBDWT_MKL.svd.xml">
<!ENTITY NV           SYSTEM "peripherals/NV_FTFA.svd.xml">
<!ENTITY NVIC         SYSTEM "peripherals/NVIC_CM0.svd.xml">
<!ENTITY OSC0         SYSTEM "peripherals/OSC0_MK.svd.xml">
<!ENTITY PIT          SYSTEM "peripherals/PIT_2CH_CHAIN_LTMR.svd.xml">
<!ENTITY PMC          SYSTEM "peripherals/PMC_MK.svd.xml">
<!ENTITY PORTA        SYSTEM "peripherals/PORTA_MKL04Z4.svd.xml">
<!ENTITY RCM          SYSTEM "peripherals/RCM_MKL14Z4.svd.xml">
<!ENTITY ROM          SYSTEM "peripherals/ROM_MKL.svd.xml">
<!ENTITY RTC          SYSTEM "peripherals/RTC_MKL03Z4.svd.xml">
<!ENTITY SCB          SYSTEM "peripherals/SCB_CM0.svd.xml">
<!ENTITY SIM          SYSTEM "peripherals/SIM_MKW01Z4.svd.xml">
<!ENTITY SMC          SYSTEM "peripherals/SMC_MKL04Z4.svd.xml">
<!ENTITY SPI0         SYSTEM "peripherals/SPI0_MKL_16Bit.svd.xml">
<!ENTITY SYST         SYSTEM "peripherals/SYST.svd.xml">
<!ENTITY TPM0         SYSTEM "peripherals/TPM0_6CH.svd.xml">
<!ENTITY TPM1         SYSTEM "peripherals/TPM1_6CH.svd.xml">
<!ENTITY TSI0         SYSTEM "peripherals/TSI0_MKL.svd.xml">
<!ENTITY UART0        SYSTEM "peripherals/UART0_MKL04Z4.svd.xml">
<!ENTITY UART1        SYSTEM "peripherals/UART1_MKL14Z4.svd.xml">
]>
<device schemaVersion="1.1" xmlns:xs="http://www.w3.org/2001/XMLSchema-instance" xs:noNamespaceSchemaLocation="CMSIS-SVD_Schema_1_1.xsd">
   <name>MKW01Z4</name>
   <version>1.6</version>
   <description>MKW01Z4 Freescale Microcontroller</description>
   <cpu>
      <name>CM0PLUS</name>
      <revision>r0p0</revision>
      <endian>little</endian>
      <mpuPresent>false</mpuPresent>
      <fpuPresent>false</fpuPresent>
      <vtorPresent>true</vtorPresent>
      <nvicPrioBits>2</nvicPrioBits>
      <vendorSystickConfig>false</vendorSystickConfig>
   </cpu>
   <addressUnitBits>8</addressUnitBits>
   <width>32</width>
   <peripherals>
&ADC0;
&CMP0;
&DAC0;
&DMA0;
&DMAMUX0;
&FGPIOA;
<peripheral derivedFrom="FGPIOA"><name>FGPIOB</name><prependToName>FGPIOB</prependToName><baseAddress>0xF8000040</baseAddress></peripheral>
<peripheral derivedFrom="FGPIOA"><name>FGPIOC</name><prependToName>FGPIOC</prependToName><baseAddress>0xF8000080</baseAddress></peripheral>
<peripheral derivedFrom="FGPIOA"><name>FGPIOD</name><prependToName>FGPIOD</prependToName><baseAddress>0xF80000C0</baseAddress></peripheral>
<peripheral derivedFrom="FGPIOA"><name>FGPIOE</name><prependToName>FGPIOE</prependToName><baseAddress>0xF8000100</baseAddress></peripheral>
&FTFA;
<peripheral derivedFrom="FGPIOA"><name>GPIOA</name><groupName>GPIO</groupName><prependToName>GPIOA</prependToName><baseAddress>0x400FF000</baseAddress></peripheral>
<peripheral derivedFrom="FGPIOA"><name>GPIOB</name><groupName>GPIO</groupName><prependToName>GPIOB</prependToName><baseAddress>0x400FF040</baseAddress></peripheral>
<peripheral derivedFrom="FGPIOA"><name>GPIOC</name><groupName>GPIO</groupName><prependToName>GPIOC</prependToName><baseAddress>0x400FF080</baseAddress></peripheral>
<peripheral derivedFrom="FGPIOA"><name>GPIOD</name><groupName>GPIO</groupName><prependToName>GPIOD</prependToName><baseAddress>0x400FF0C0</baseAddress></peripheral>
<peripheral derivedFrom="FGPIOA"><name>GPIOE</name><groupName>GPIO</groupName><prependToName>GPIOE</prependToName><baseAddress>0x400FF100</baseAddress></peripheral>
&I2C0;
<peripheral derivedFrom="I2C0"><name>I2C1</name><prependToName>I2C1</prependToName><baseAddress>0x40067000</baseAddress></peripheral>
&LLWU;
&LPTMR0;
&MCG;
&MCM;
&MTB;
&MTBDWT;
&NV;
&NVIC;
&OSC0;
&PIT;
&PMC;
&PORTA;
<peripheral derivedFrom="PORTA"><name>PORTB</name><groupName>PORT</groupName><prependToName>PORTB</prependToName><baseAddress>0x4004A000</baseAddress></peripheral>
<peripheral derivedFrom="PORTB"><name>PORTC</name><prependToName>PORTC</prependToName><baseAddress>0x4004B000</baseAddress></peripheral>
<peripheral derivedFrom="PORTB"><name>PORTD</name><prependToName>PORTD</prependToName><baseAddress>0x4004C000</baseAddress></peripheral>
<peripheral derivedFrom="PORTB"><name>PORTE</name><prependToName>PORTE</prependToName><baseAddress>0x4004D000</baseAddress></peripheral>
&RCM;
&ROM;
&RTC;
&SCB;
&SIM;
&SMC;
&SPI0;
<peripheral derivedFrom="SPI0"><name>SPI1</name><prependToName>SPI1</prependToName><baseAddress>0x40077000</baseAddress></peripheral>
&SYST;
&TPM0;
&TPM1;
<peripheral derivedFrom="TPM1"><name>TPM2</name><prependToName>TPM2</prependToName><baseAddress>0x4003A000</baseAddress></peripheral>
&TSI0;
&UART0;
&UART1;
<peripheral derivedFrom="UART1"><name>UART2</name><prependToName>UART2</prependToName><baseAddress>0x4006C000</baseAddress></peripheral>
   </peripherals>
   <vendorExtensions>
&VECTOR_TABLE;
   </vendorExtensions>
</device>