{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1629920600546 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1629920600546 ""} { "Info" "IQEXE_START_BANNER_TIME" "Wed Aug 25 16:43:20 2021 " "Processing started: Wed Aug 25 16:43:20 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1629920600546 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1629920600546 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ula_simulation -c ula_simulation " "Command: quartus_map --read_settings_files=on --write_settings_files=off ula_simulation -c ula_simulation" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1629920600547 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1629920600809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/darme/desktop/ula/ula.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/darme/desktop/ula/ula.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula " "Found entity 1: ula" {  } { { "../ula/ula.v" "" { Text "C:/Users/darme/Desktop/ula/ula.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1629920600848 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1629920600848 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "ULAOp ulaop ula_simulation.v(2) " "Verilog HDL Declaration information at ula_simulation.v(2): object \"ULAOp\" differs only in case from object \"ulaop\" in the same scope" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 2 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1629920600851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dado1 dado1 ula_simulation.v(3) " "Verilog HDL Declaration information at ula_simulation.v(3): object \"Dado1\" differs only in case from object \"dado1\" in the same scope" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 3 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1629920600851 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "Dado2 dado2 ula_simulation.v(4) " "Verilog HDL Declaration information at ula_simulation.v(4): object \"Dado2\" differs only in case from object \"dado2\" in the same scope" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 4 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1629920600851 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ula_simulation.v 1 1 " "Found 1 design units, including 1 entities, in source file ula_simulation.v" { { "Info" "ISGN_ENTITY_NAME" "1 ula_simulation " "Found entity 1: ula_simulation" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1629920600851 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1629920600851 ""}
{ "Error" "EVRFX_VERI_PROCEDURAL_ASSIGNMENT_TO_NON_REG" "clock ula_simulation.v(18) " "Verilog HDL Procedural Assignment error at ula_simulation.v(18): object \"clock\" on left-hand side of assignment must have a variable data type" {  } { { "ula_simulation.v" "" { Text "C:/Users/darme/Desktop/ula_simulation/ula_simulation.v" 18 0 0 } }  } 0 10137 "Verilog HDL Procedural Assignment error at %2!s!: object \"%1!s!\" on left-hand side of assignment must have a variable data type" 0 0 "Quartus II" 0 -1 1629920600852 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/darme/Desktop/ula_simulation/output_files/ula_simulation.map.smsg " "Generated suppressed messages file C:/Users/darme/Desktop/ula_simulation/output_files/ula_simulation.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1629920600879 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 1  1  Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 1 error, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4572 " "Peak virtual memory: 4572 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1629920600937 ""} { "Error" "EQEXE_END_BANNER_TIME" "Wed Aug 25 16:43:20 2021 " "Processing ended: Wed Aug 25 16:43:20 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1629920600937 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1629920600937 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1629920600937 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1629920600937 ""}
