//Author: TrongTran
//Date: 06/03/2019
//Name: Testbench for add 4 bits
`timescale 1ns/1ns
`include "cpu.v"

module cpu_tb ();
// Define parameter



reg  clk;
reg  rst_n;




cpu cpu_00 (.clk(clk), .rst_n(rst_n));



initial begin
   clk = 1;
   forever #10 clk = ~clk;
end


initial begin
rst_n = 0;
#10;
rst_n = 1;

#2000;
$finish;
end
