
STM 32 Air Quality.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000194  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000090d4  080001a0  080001a0  000101a0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       000018e0  08009278  08009278  00019278  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800ab58  0800ab58  000201e8  2**0
                  CONTENTS
  4 .ARM          00000008  0800ab58  0800ab58  0001ab58  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0800ab60  0800ab60  000201e8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800ab60  0800ab60  0001ab60  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  0800ab64  0800ab64  0001ab64  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001e8  20000000  0800ab68  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004d4  200001e8  0800ad50  000201e8  2**2
                  ALLOC
 10 ._user_heap_stack 00000604  200006bc  0800ad50  000206bc  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000201e8  2**0
                  CONTENTS, READONLY
 12 .debug_info   0000be67  00000000  00000000  00020218  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001c29  00000000  00000000  0002c07f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000a78  00000000  00000000  0002dca8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 000009d0  00000000  00000000  0002e720  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00016cac  00000000  00000000  0002f0f0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000d1c4  00000000  00000000  00045d9c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0008973a  00000000  00000000  00052f60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000050  00000000  00000000  000dc69a  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004168  00000000  00000000  000dc6ec  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001a0 <__do_global_dtors_aux>:
 80001a0:	b510      	push	{r4, lr}
 80001a2:	4c05      	ldr	r4, [pc, #20]	; (80001b8 <__do_global_dtors_aux+0x18>)
 80001a4:	7823      	ldrb	r3, [r4, #0]
 80001a6:	b933      	cbnz	r3, 80001b6 <__do_global_dtors_aux+0x16>
 80001a8:	4b04      	ldr	r3, [pc, #16]	; (80001bc <__do_global_dtors_aux+0x1c>)
 80001aa:	b113      	cbz	r3, 80001b2 <__do_global_dtors_aux+0x12>
 80001ac:	4804      	ldr	r0, [pc, #16]	; (80001c0 <__do_global_dtors_aux+0x20>)
 80001ae:	f3af 8000 	nop.w
 80001b2:	2301      	movs	r3, #1
 80001b4:	7023      	strb	r3, [r4, #0]
 80001b6:	bd10      	pop	{r4, pc}
 80001b8:	200001e8 	.word	0x200001e8
 80001bc:	00000000 	.word	0x00000000
 80001c0:	0800925c 	.word	0x0800925c

080001c4 <frame_dummy>:
 80001c4:	b508      	push	{r3, lr}
 80001c6:	4b03      	ldr	r3, [pc, #12]	; (80001d4 <frame_dummy+0x10>)
 80001c8:	b11b      	cbz	r3, 80001d2 <frame_dummy+0xe>
 80001ca:	4903      	ldr	r1, [pc, #12]	; (80001d8 <frame_dummy+0x14>)
 80001cc:	4803      	ldr	r0, [pc, #12]	; (80001dc <frame_dummy+0x18>)
 80001ce:	f3af 8000 	nop.w
 80001d2:	bd08      	pop	{r3, pc}
 80001d4:	00000000 	.word	0x00000000
 80001d8:	200001ec 	.word	0x200001ec
 80001dc:	0800925c 	.word	0x0800925c

080001e0 <strlen>:
 80001e0:	4603      	mov	r3, r0
 80001e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80001e6:	2a00      	cmp	r2, #0
 80001e8:	d1fb      	bne.n	80001e2 <strlen+0x2>
 80001ea:	1a18      	subs	r0, r3, r0
 80001ec:	3801      	subs	r0, #1
 80001ee:	4770      	bx	lr

080001f0 <memchr>:
 80001f0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001f4:	2a10      	cmp	r2, #16
 80001f6:	db2b      	blt.n	8000250 <memchr+0x60>
 80001f8:	f010 0f07 	tst.w	r0, #7
 80001fc:	d008      	beq.n	8000210 <memchr+0x20>
 80001fe:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000202:	3a01      	subs	r2, #1
 8000204:	428b      	cmp	r3, r1
 8000206:	d02d      	beq.n	8000264 <memchr+0x74>
 8000208:	f010 0f07 	tst.w	r0, #7
 800020c:	b342      	cbz	r2, 8000260 <memchr+0x70>
 800020e:	d1f6      	bne.n	80001fe <memchr+0xe>
 8000210:	b4f0      	push	{r4, r5, r6, r7}
 8000212:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000216:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800021a:	f022 0407 	bic.w	r4, r2, #7
 800021e:	f07f 0700 	mvns.w	r7, #0
 8000222:	2300      	movs	r3, #0
 8000224:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000228:	3c08      	subs	r4, #8
 800022a:	ea85 0501 	eor.w	r5, r5, r1
 800022e:	ea86 0601 	eor.w	r6, r6, r1
 8000232:	fa85 f547 	uadd8	r5, r5, r7
 8000236:	faa3 f587 	sel	r5, r3, r7
 800023a:	fa86 f647 	uadd8	r6, r6, r7
 800023e:	faa5 f687 	sel	r6, r5, r7
 8000242:	b98e      	cbnz	r6, 8000268 <memchr+0x78>
 8000244:	d1ee      	bne.n	8000224 <memchr+0x34>
 8000246:	bcf0      	pop	{r4, r5, r6, r7}
 8000248:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800024c:	f002 0207 	and.w	r2, r2, #7
 8000250:	b132      	cbz	r2, 8000260 <memchr+0x70>
 8000252:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000256:	3a01      	subs	r2, #1
 8000258:	ea83 0301 	eor.w	r3, r3, r1
 800025c:	b113      	cbz	r3, 8000264 <memchr+0x74>
 800025e:	d1f8      	bne.n	8000252 <memchr+0x62>
 8000260:	2000      	movs	r0, #0
 8000262:	4770      	bx	lr
 8000264:	3801      	subs	r0, #1
 8000266:	4770      	bx	lr
 8000268:	2d00      	cmp	r5, #0
 800026a:	bf06      	itte	eq
 800026c:	4635      	moveq	r5, r6
 800026e:	3803      	subeq	r0, #3
 8000270:	3807      	subne	r0, #7
 8000272:	f015 0f01 	tst.w	r5, #1
 8000276:	d107      	bne.n	8000288 <memchr+0x98>
 8000278:	3001      	adds	r0, #1
 800027a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800027e:	bf02      	ittt	eq
 8000280:	3001      	addeq	r0, #1
 8000282:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000286:	3001      	addeq	r0, #1
 8000288:	bcf0      	pop	{r4, r5, r6, r7}
 800028a:	3801      	subs	r0, #1
 800028c:	4770      	bx	lr
 800028e:	bf00      	nop

08000290 <__aeabi_drsub>:
 8000290:	f081 4100 	eor.w	r1, r1, #2147483648	; 0x80000000
 8000294:	e002      	b.n	800029c <__adddf3>
 8000296:	bf00      	nop

08000298 <__aeabi_dsub>:
 8000298:	f083 4300 	eor.w	r3, r3, #2147483648	; 0x80000000

0800029c <__adddf3>:
 800029c:	b530      	push	{r4, r5, lr}
 800029e:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002a2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002a6:	ea94 0f05 	teq	r4, r5
 80002aa:	bf08      	it	eq
 80002ac:	ea90 0f02 	teqeq	r0, r2
 80002b0:	bf1f      	itttt	ne
 80002b2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002b6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002ba:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002be:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80002c2:	f000 80e2 	beq.w	800048a <__adddf3+0x1ee>
 80002c6:	ea4f 5454 	mov.w	r4, r4, lsr #21
 80002ca:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 80002ce:	bfb8      	it	lt
 80002d0:	426d      	neglt	r5, r5
 80002d2:	dd0c      	ble.n	80002ee <__adddf3+0x52>
 80002d4:	442c      	add	r4, r5
 80002d6:	ea80 0202 	eor.w	r2, r0, r2
 80002da:	ea81 0303 	eor.w	r3, r1, r3
 80002de:	ea82 0000 	eor.w	r0, r2, r0
 80002e2:	ea83 0101 	eor.w	r1, r3, r1
 80002e6:	ea80 0202 	eor.w	r2, r0, r2
 80002ea:	ea81 0303 	eor.w	r3, r1, r3
 80002ee:	2d36      	cmp	r5, #54	; 0x36
 80002f0:	bf88      	it	hi
 80002f2:	bd30      	pophi	{r4, r5, pc}
 80002f4:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 80002f8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80002fc:	f44f 1c80 	mov.w	ip, #1048576	; 0x100000
 8000300:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000304:	d002      	beq.n	800030c <__adddf3+0x70>
 8000306:	4240      	negs	r0, r0
 8000308:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800030c:	f013 4f00 	tst.w	r3, #2147483648	; 0x80000000
 8000310:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000314:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000318:	d002      	beq.n	8000320 <__adddf3+0x84>
 800031a:	4252      	negs	r2, r2
 800031c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000320:	ea94 0f05 	teq	r4, r5
 8000324:	f000 80a7 	beq.w	8000476 <__adddf3+0x1da>
 8000328:	f1a4 0401 	sub.w	r4, r4, #1
 800032c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000330:	db0d      	blt.n	800034e <__adddf3+0xb2>
 8000332:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000336:	fa22 f205 	lsr.w	r2, r2, r5
 800033a:	1880      	adds	r0, r0, r2
 800033c:	f141 0100 	adc.w	r1, r1, #0
 8000340:	fa03 f20e 	lsl.w	r2, r3, lr
 8000344:	1880      	adds	r0, r0, r2
 8000346:	fa43 f305 	asr.w	r3, r3, r5
 800034a:	4159      	adcs	r1, r3
 800034c:	e00e      	b.n	800036c <__adddf3+0xd0>
 800034e:	f1a5 0520 	sub.w	r5, r5, #32
 8000352:	f10e 0e20 	add.w	lr, lr, #32
 8000356:	2a01      	cmp	r2, #1
 8000358:	fa03 fc0e 	lsl.w	ip, r3, lr
 800035c:	bf28      	it	cs
 800035e:	f04c 0c02 	orrcs.w	ip, ip, #2
 8000362:	fa43 f305 	asr.w	r3, r3, r5
 8000366:	18c0      	adds	r0, r0, r3
 8000368:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 800036c:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000370:	d507      	bpl.n	8000382 <__adddf3+0xe6>
 8000372:	f04f 0e00 	mov.w	lr, #0
 8000376:	f1dc 0c00 	rsbs	ip, ip, #0
 800037a:	eb7e 0000 	sbcs.w	r0, lr, r0
 800037e:	eb6e 0101 	sbc.w	r1, lr, r1
 8000382:	f5b1 1f80 	cmp.w	r1, #1048576	; 0x100000
 8000386:	d31b      	bcc.n	80003c0 <__adddf3+0x124>
 8000388:	f5b1 1f00 	cmp.w	r1, #2097152	; 0x200000
 800038c:	d30c      	bcc.n	80003a8 <__adddf3+0x10c>
 800038e:	0849      	lsrs	r1, r1, #1
 8000390:	ea5f 0030 	movs.w	r0, r0, rrx
 8000394:	ea4f 0c3c 	mov.w	ip, ip, rrx
 8000398:	f104 0401 	add.w	r4, r4, #1
 800039c:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003a0:	f512 0f80 	cmn.w	r2, #4194304	; 0x400000
 80003a4:	f080 809a 	bcs.w	80004dc <__adddf3+0x240>
 80003a8:	f1bc 4f00 	cmp.w	ip, #2147483648	; 0x80000000
 80003ac:	bf08      	it	eq
 80003ae:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003b2:	f150 0000 	adcs.w	r0, r0, #0
 80003b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003ba:	ea41 0105 	orr.w	r1, r1, r5
 80003be:	bd30      	pop	{r4, r5, pc}
 80003c0:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 80003c4:	4140      	adcs	r0, r0
 80003c6:	eb41 0101 	adc.w	r1, r1, r1
 80003ca:	3c01      	subs	r4, #1
 80003cc:	bf28      	it	cs
 80003ce:	f5b1 1f80 	cmpcs.w	r1, #1048576	; 0x100000
 80003d2:	d2e9      	bcs.n	80003a8 <__adddf3+0x10c>
 80003d4:	f091 0f00 	teq	r1, #0
 80003d8:	bf04      	itt	eq
 80003da:	4601      	moveq	r1, r0
 80003dc:	2000      	moveq	r0, #0
 80003de:	fab1 f381 	clz	r3, r1
 80003e2:	bf08      	it	eq
 80003e4:	3320      	addeq	r3, #32
 80003e6:	f1a3 030b 	sub.w	r3, r3, #11
 80003ea:	f1b3 0220 	subs.w	r2, r3, #32
 80003ee:	da0c      	bge.n	800040a <__adddf3+0x16e>
 80003f0:	320c      	adds	r2, #12
 80003f2:	dd08      	ble.n	8000406 <__adddf3+0x16a>
 80003f4:	f102 0c14 	add.w	ip, r2, #20
 80003f8:	f1c2 020c 	rsb	r2, r2, #12
 80003fc:	fa01 f00c 	lsl.w	r0, r1, ip
 8000400:	fa21 f102 	lsr.w	r1, r1, r2
 8000404:	e00c      	b.n	8000420 <__adddf3+0x184>
 8000406:	f102 0214 	add.w	r2, r2, #20
 800040a:	bfd8      	it	le
 800040c:	f1c2 0c20 	rsble	ip, r2, #32
 8000410:	fa01 f102 	lsl.w	r1, r1, r2
 8000414:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000418:	bfdc      	itt	le
 800041a:	ea41 010c 	orrle.w	r1, r1, ip
 800041e:	4090      	lslle	r0, r2
 8000420:	1ae4      	subs	r4, r4, r3
 8000422:	bfa2      	ittt	ge
 8000424:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000428:	4329      	orrge	r1, r5
 800042a:	bd30      	popge	{r4, r5, pc}
 800042c:	ea6f 0404 	mvn.w	r4, r4
 8000430:	3c1f      	subs	r4, #31
 8000432:	da1c      	bge.n	800046e <__adddf3+0x1d2>
 8000434:	340c      	adds	r4, #12
 8000436:	dc0e      	bgt.n	8000456 <__adddf3+0x1ba>
 8000438:	f104 0414 	add.w	r4, r4, #20
 800043c:	f1c4 0220 	rsb	r2, r4, #32
 8000440:	fa20 f004 	lsr.w	r0, r0, r4
 8000444:	fa01 f302 	lsl.w	r3, r1, r2
 8000448:	ea40 0003 	orr.w	r0, r0, r3
 800044c:	fa21 f304 	lsr.w	r3, r1, r4
 8000450:	ea45 0103 	orr.w	r1, r5, r3
 8000454:	bd30      	pop	{r4, r5, pc}
 8000456:	f1c4 040c 	rsb	r4, r4, #12
 800045a:	f1c4 0220 	rsb	r2, r4, #32
 800045e:	fa20 f002 	lsr.w	r0, r0, r2
 8000462:	fa01 f304 	lsl.w	r3, r1, r4
 8000466:	ea40 0003 	orr.w	r0, r0, r3
 800046a:	4629      	mov	r1, r5
 800046c:	bd30      	pop	{r4, r5, pc}
 800046e:	fa21 f004 	lsr.w	r0, r1, r4
 8000472:	4629      	mov	r1, r5
 8000474:	bd30      	pop	{r4, r5, pc}
 8000476:	f094 0f00 	teq	r4, #0
 800047a:	f483 1380 	eor.w	r3, r3, #1048576	; 0x100000
 800047e:	bf06      	itte	eq
 8000480:	f481 1180 	eoreq.w	r1, r1, #1048576	; 0x100000
 8000484:	3401      	addeq	r4, #1
 8000486:	3d01      	subne	r5, #1
 8000488:	e74e      	b.n	8000328 <__adddf3+0x8c>
 800048a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800048e:	bf18      	it	ne
 8000490:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000494:	d029      	beq.n	80004ea <__adddf3+0x24e>
 8000496:	ea94 0f05 	teq	r4, r5
 800049a:	bf08      	it	eq
 800049c:	ea90 0f02 	teqeq	r0, r2
 80004a0:	d005      	beq.n	80004ae <__adddf3+0x212>
 80004a2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004a6:	bf04      	itt	eq
 80004a8:	4619      	moveq	r1, r3
 80004aa:	4610      	moveq	r0, r2
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	ea91 0f03 	teq	r1, r3
 80004b2:	bf1e      	ittt	ne
 80004b4:	2100      	movne	r1, #0
 80004b6:	2000      	movne	r0, #0
 80004b8:	bd30      	popne	{r4, r5, pc}
 80004ba:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004be:	d105      	bne.n	80004cc <__adddf3+0x230>
 80004c0:	0040      	lsls	r0, r0, #1
 80004c2:	4149      	adcs	r1, r1
 80004c4:	bf28      	it	cs
 80004c6:	f041 4100 	orrcs.w	r1, r1, #2147483648	; 0x80000000
 80004ca:	bd30      	pop	{r4, r5, pc}
 80004cc:	f514 0480 	adds.w	r4, r4, #4194304	; 0x400000
 80004d0:	bf3c      	itt	cc
 80004d2:	f501 1180 	addcc.w	r1, r1, #1048576	; 0x100000
 80004d6:	bd30      	popcc	{r4, r5, pc}
 80004d8:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 80004dc:	f045 41fe 	orr.w	r1, r5, #2130706432	; 0x7f000000
 80004e0:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80004e4:	f04f 0000 	mov.w	r0, #0
 80004e8:	bd30      	pop	{r4, r5, pc}
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf1a      	itte	ne
 80004f0:	4619      	movne	r1, r3
 80004f2:	4610      	movne	r0, r2
 80004f4:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 80004f8:	bf1c      	itt	ne
 80004fa:	460b      	movne	r3, r1
 80004fc:	4602      	movne	r2, r0
 80004fe:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000502:	bf06      	itte	eq
 8000504:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000508:	ea91 0f03 	teqeq	r1, r3
 800050c:	f441 2100 	orrne.w	r1, r1, #524288	; 0x80000
 8000510:	bd30      	pop	{r4, r5, pc}
 8000512:	bf00      	nop

08000514 <__aeabi_ui2d>:
 8000514:	f090 0f00 	teq	r0, #0
 8000518:	bf04      	itt	eq
 800051a:	2100      	moveq	r1, #0
 800051c:	4770      	bxeq	lr
 800051e:	b530      	push	{r4, r5, lr}
 8000520:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000524:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000528:	f04f 0500 	mov.w	r5, #0
 800052c:	f04f 0100 	mov.w	r1, #0
 8000530:	e750      	b.n	80003d4 <__adddf3+0x138>
 8000532:	bf00      	nop

08000534 <__aeabi_i2d>:
 8000534:	f090 0f00 	teq	r0, #0
 8000538:	bf04      	itt	eq
 800053a:	2100      	moveq	r1, #0
 800053c:	4770      	bxeq	lr
 800053e:	b530      	push	{r4, r5, lr}
 8000540:	f44f 6480 	mov.w	r4, #1024	; 0x400
 8000544:	f104 0432 	add.w	r4, r4, #50	; 0x32
 8000548:	f010 4500 	ands.w	r5, r0, #2147483648	; 0x80000000
 800054c:	bf48      	it	mi
 800054e:	4240      	negmi	r0, r0
 8000550:	f04f 0100 	mov.w	r1, #0
 8000554:	e73e      	b.n	80003d4 <__adddf3+0x138>
 8000556:	bf00      	nop

08000558 <__aeabi_f2d>:
 8000558:	0042      	lsls	r2, r0, #1
 800055a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800055e:	ea4f 0131 	mov.w	r1, r1, rrx
 8000562:	ea4f 7002 	mov.w	r0, r2, lsl #28
 8000566:	bf1f      	itttt	ne
 8000568:	f012 437f 	andsne.w	r3, r2, #4278190080	; 0xff000000
 800056c:	f093 4f7f 	teqne	r3, #4278190080	; 0xff000000
 8000570:	f081 5160 	eorne.w	r1, r1, #939524096	; 0x38000000
 8000574:	4770      	bxne	lr
 8000576:	f032 427f 	bics.w	r2, r2, #4278190080	; 0xff000000
 800057a:	bf08      	it	eq
 800057c:	4770      	bxeq	lr
 800057e:	f093 4f7f 	teq	r3, #4278190080	; 0xff000000
 8000582:	bf04      	itt	eq
 8000584:	f441 2100 	orreq.w	r1, r1, #524288	; 0x80000
 8000588:	4770      	bxeq	lr
 800058a:	b530      	push	{r4, r5, lr}
 800058c:	f44f 7460 	mov.w	r4, #896	; 0x380
 8000590:	f001 4500 	and.w	r5, r1, #2147483648	; 0x80000000
 8000594:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000598:	e71c      	b.n	80003d4 <__adddf3+0x138>
 800059a:	bf00      	nop

0800059c <__aeabi_ul2d>:
 800059c:	ea50 0201 	orrs.w	r2, r0, r1
 80005a0:	bf08      	it	eq
 80005a2:	4770      	bxeq	lr
 80005a4:	b530      	push	{r4, r5, lr}
 80005a6:	f04f 0500 	mov.w	r5, #0
 80005aa:	e00a      	b.n	80005c2 <__aeabi_l2d+0x16>

080005ac <__aeabi_l2d>:
 80005ac:	ea50 0201 	orrs.w	r2, r0, r1
 80005b0:	bf08      	it	eq
 80005b2:	4770      	bxeq	lr
 80005b4:	b530      	push	{r4, r5, lr}
 80005b6:	f011 4500 	ands.w	r5, r1, #2147483648	; 0x80000000
 80005ba:	d502      	bpl.n	80005c2 <__aeabi_l2d+0x16>
 80005bc:	4240      	negs	r0, r0
 80005be:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 80005c2:	f44f 6480 	mov.w	r4, #1024	; 0x400
 80005c6:	f104 0432 	add.w	r4, r4, #50	; 0x32
 80005ca:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 80005ce:	f43f aed8 	beq.w	8000382 <__adddf3+0xe6>
 80005d2:	f04f 0203 	mov.w	r2, #3
 80005d6:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005da:	bf18      	it	ne
 80005dc:	3203      	addne	r2, #3
 80005de:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 80005e2:	bf18      	it	ne
 80005e4:	3203      	addne	r2, #3
 80005e6:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 80005ea:	f1c2 0320 	rsb	r3, r2, #32
 80005ee:	fa00 fc03 	lsl.w	ip, r0, r3
 80005f2:	fa20 f002 	lsr.w	r0, r0, r2
 80005f6:	fa01 fe03 	lsl.w	lr, r1, r3
 80005fa:	ea40 000e 	orr.w	r0, r0, lr
 80005fe:	fa21 f102 	lsr.w	r1, r1, r2
 8000602:	4414      	add	r4, r2
 8000604:	e6bd      	b.n	8000382 <__adddf3+0xe6>
 8000606:	bf00      	nop

08000608 <__aeabi_dmul>:
 8000608:	b570      	push	{r4, r5, r6, lr}
 800060a:	f04f 0cff 	mov.w	ip, #255	; 0xff
 800060e:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000612:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000616:	bf1d      	ittte	ne
 8000618:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800061c:	ea94 0f0c 	teqne	r4, ip
 8000620:	ea95 0f0c 	teqne	r5, ip
 8000624:	f000 f8de 	bleq	80007e4 <__aeabi_dmul+0x1dc>
 8000628:	442c      	add	r4, r5
 800062a:	ea81 0603 	eor.w	r6, r1, r3
 800062e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000632:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000636:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800063a:	bf18      	it	ne
 800063c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000640:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000644:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8000648:	d038      	beq.n	80006bc <__aeabi_dmul+0xb4>
 800064a:	fba0 ce02 	umull	ip, lr, r0, r2
 800064e:	f04f 0500 	mov.w	r5, #0
 8000652:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000656:	f006 4200 	and.w	r2, r6, #2147483648	; 0x80000000
 800065a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800065e:	f04f 0600 	mov.w	r6, #0
 8000662:	fbe1 5603 	umlal	r5, r6, r1, r3
 8000666:	f09c 0f00 	teq	ip, #0
 800066a:	bf18      	it	ne
 800066c:	f04e 0e01 	orrne.w	lr, lr, #1
 8000670:	f1a4 04ff 	sub.w	r4, r4, #255	; 0xff
 8000674:	f5b6 7f00 	cmp.w	r6, #512	; 0x200
 8000678:	f564 7440 	sbc.w	r4, r4, #768	; 0x300
 800067c:	d204      	bcs.n	8000688 <__aeabi_dmul+0x80>
 800067e:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 8000682:	416d      	adcs	r5, r5
 8000684:	eb46 0606 	adc.w	r6, r6, r6
 8000688:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 800068c:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 8000690:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 8000694:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 8000698:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 800069c:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 80006a0:	bf88      	it	hi
 80006a2:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 80006a6:	d81e      	bhi.n	80006e6 <__aeabi_dmul+0xde>
 80006a8:	f1be 4f00 	cmp.w	lr, #2147483648	; 0x80000000
 80006ac:	bf08      	it	eq
 80006ae:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006b2:	f150 0000 	adcs.w	r0, r0, #0
 80006b6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006ba:	bd70      	pop	{r4, r5, r6, pc}
 80006bc:	f006 4600 	and.w	r6, r6, #2147483648	; 0x80000000
 80006c0:	ea46 0101 	orr.w	r1, r6, r1
 80006c4:	ea40 0002 	orr.w	r0, r0, r2
 80006c8:	ea81 0103 	eor.w	r1, r1, r3
 80006cc:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 80006d0:	bfc2      	ittt	gt
 80006d2:	ebd4 050c 	rsbsgt	r5, r4, ip
 80006d6:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80006da:	bd70      	popgt	{r4, r5, r6, pc}
 80006dc:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80006e0:	f04f 0e00 	mov.w	lr, #0
 80006e4:	3c01      	subs	r4, #1
 80006e6:	f300 80ab 	bgt.w	8000840 <__aeabi_dmul+0x238>
 80006ea:	f114 0f36 	cmn.w	r4, #54	; 0x36
 80006ee:	bfde      	ittt	le
 80006f0:	2000      	movle	r0, #0
 80006f2:	f001 4100 	andle.w	r1, r1, #2147483648	; 0x80000000
 80006f6:	bd70      	pople	{r4, r5, r6, pc}
 80006f8:	f1c4 0400 	rsb	r4, r4, #0
 80006fc:	3c20      	subs	r4, #32
 80006fe:	da35      	bge.n	800076c <__aeabi_dmul+0x164>
 8000700:	340c      	adds	r4, #12
 8000702:	dc1b      	bgt.n	800073c <__aeabi_dmul+0x134>
 8000704:	f104 0414 	add.w	r4, r4, #20
 8000708:	f1c4 0520 	rsb	r5, r4, #32
 800070c:	fa00 f305 	lsl.w	r3, r0, r5
 8000710:	fa20 f004 	lsr.w	r0, r0, r4
 8000714:	fa01 f205 	lsl.w	r2, r1, r5
 8000718:	ea40 0002 	orr.w	r0, r0, r2
 800071c:	f001 4200 	and.w	r2, r1, #2147483648	; 0x80000000
 8000720:	f021 4100 	bic.w	r1, r1, #2147483648	; 0x80000000
 8000724:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000728:	fa21 f604 	lsr.w	r6, r1, r4
 800072c:	eb42 0106 	adc.w	r1, r2, r6
 8000730:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000734:	bf08      	it	eq
 8000736:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800073a:	bd70      	pop	{r4, r5, r6, pc}
 800073c:	f1c4 040c 	rsb	r4, r4, #12
 8000740:	f1c4 0520 	rsb	r5, r4, #32
 8000744:	fa00 f304 	lsl.w	r3, r0, r4
 8000748:	fa20 f005 	lsr.w	r0, r0, r5
 800074c:	fa01 f204 	lsl.w	r2, r1, r4
 8000750:	ea40 0002 	orr.w	r0, r0, r2
 8000754:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000758:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800075c:	f141 0100 	adc.w	r1, r1, #0
 8000760:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000764:	bf08      	it	eq
 8000766:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800076a:	bd70      	pop	{r4, r5, r6, pc}
 800076c:	f1c4 0520 	rsb	r5, r4, #32
 8000770:	fa00 f205 	lsl.w	r2, r0, r5
 8000774:	ea4e 0e02 	orr.w	lr, lr, r2
 8000778:	fa20 f304 	lsr.w	r3, r0, r4
 800077c:	fa01 f205 	lsl.w	r2, r1, r5
 8000780:	ea43 0302 	orr.w	r3, r3, r2
 8000784:	fa21 f004 	lsr.w	r0, r1, r4
 8000788:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 800078c:	fa21 f204 	lsr.w	r2, r1, r4
 8000790:	ea20 0002 	bic.w	r0, r0, r2
 8000794:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 8000798:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 800079c:	bf08      	it	eq
 800079e:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007a2:	bd70      	pop	{r4, r5, r6, pc}
 80007a4:	f094 0f00 	teq	r4, #0
 80007a8:	d10f      	bne.n	80007ca <__aeabi_dmul+0x1c2>
 80007aa:	f001 4600 	and.w	r6, r1, #2147483648	; 0x80000000
 80007ae:	0040      	lsls	r0, r0, #1
 80007b0:	eb41 0101 	adc.w	r1, r1, r1
 80007b4:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 80007b8:	bf08      	it	eq
 80007ba:	3c01      	subeq	r4, #1
 80007bc:	d0f7      	beq.n	80007ae <__aeabi_dmul+0x1a6>
 80007be:	ea41 0106 	orr.w	r1, r1, r6
 80007c2:	f095 0f00 	teq	r5, #0
 80007c6:	bf18      	it	ne
 80007c8:	4770      	bxne	lr
 80007ca:	f003 4600 	and.w	r6, r3, #2147483648	; 0x80000000
 80007ce:	0052      	lsls	r2, r2, #1
 80007d0:	eb43 0303 	adc.w	r3, r3, r3
 80007d4:	f413 1f80 	tst.w	r3, #1048576	; 0x100000
 80007d8:	bf08      	it	eq
 80007da:	3d01      	subeq	r5, #1
 80007dc:	d0f7      	beq.n	80007ce <__aeabi_dmul+0x1c6>
 80007de:	ea43 0306 	orr.w	r3, r3, r6
 80007e2:	4770      	bx	lr
 80007e4:	ea94 0f0c 	teq	r4, ip
 80007e8:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80007ec:	bf18      	it	ne
 80007ee:	ea95 0f0c 	teqne	r5, ip
 80007f2:	d00c      	beq.n	800080e <__aeabi_dmul+0x206>
 80007f4:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 80007f8:	bf18      	it	ne
 80007fa:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 80007fe:	d1d1      	bne.n	80007a4 <__aeabi_dmul+0x19c>
 8000800:	ea81 0103 	eor.w	r1, r1, r3
 8000804:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000808:	f04f 0000 	mov.w	r0, #0
 800080c:	bd70      	pop	{r4, r5, r6, pc}
 800080e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000812:	bf06      	itte	eq
 8000814:	4610      	moveq	r0, r2
 8000816:	4619      	moveq	r1, r3
 8000818:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800081c:	d019      	beq.n	8000852 <__aeabi_dmul+0x24a>
 800081e:	ea94 0f0c 	teq	r4, ip
 8000822:	d102      	bne.n	800082a <__aeabi_dmul+0x222>
 8000824:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000828:	d113      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800082a:	ea95 0f0c 	teq	r5, ip
 800082e:	d105      	bne.n	800083c <__aeabi_dmul+0x234>
 8000830:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000834:	bf1c      	itt	ne
 8000836:	4610      	movne	r0, r2
 8000838:	4619      	movne	r1, r3
 800083a:	d10a      	bne.n	8000852 <__aeabi_dmul+0x24a>
 800083c:	ea81 0103 	eor.w	r1, r1, r3
 8000840:	f001 4100 	and.w	r1, r1, #2147483648	; 0x80000000
 8000844:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000848:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 800084c:	f04f 0000 	mov.w	r0, #0
 8000850:	bd70      	pop	{r4, r5, r6, pc}
 8000852:	f041 41fe 	orr.w	r1, r1, #2130706432	; 0x7f000000
 8000856:	f441 0178 	orr.w	r1, r1, #16252928	; 0xf80000
 800085a:	bd70      	pop	{r4, r5, r6, pc}

0800085c <__aeabi_ddiv>:
 800085c:	b570      	push	{r4, r5, r6, lr}
 800085e:	f04f 0cff 	mov.w	ip, #255	; 0xff
 8000862:	f44c 6ce0 	orr.w	ip, ip, #1792	; 0x700
 8000866:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 800086a:	bf1d      	ittte	ne
 800086c:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 8000870:	ea94 0f0c 	teqne	r4, ip
 8000874:	ea95 0f0c 	teqne	r5, ip
 8000878:	f000 f8a7 	bleq	80009ca <__aeabi_ddiv+0x16e>
 800087c:	eba4 0405 	sub.w	r4, r4, r5
 8000880:	ea81 0e03 	eor.w	lr, r1, r3
 8000884:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000888:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800088c:	f000 8088 	beq.w	80009a0 <__aeabi_ddiv+0x144>
 8000890:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000894:	f04f 5580 	mov.w	r5, #268435456	; 0x10000000
 8000898:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 800089c:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008a0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008a4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008a8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ac:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008b0:	f00e 4100 	and.w	r1, lr, #2147483648	; 0x80000000
 80008b4:	429d      	cmp	r5, r3
 80008b6:	bf08      	it	eq
 80008b8:	4296      	cmpeq	r6, r2
 80008ba:	f144 04fd 	adc.w	r4, r4, #253	; 0xfd
 80008be:	f504 7440 	add.w	r4, r4, #768	; 0x300
 80008c2:	d202      	bcs.n	80008ca <__aeabi_ddiv+0x6e>
 80008c4:	085b      	lsrs	r3, r3, #1
 80008c6:	ea4f 0232 	mov.w	r2, r2, rrx
 80008ca:	1ab6      	subs	r6, r6, r2
 80008cc:	eb65 0503 	sbc.w	r5, r5, r3
 80008d0:	085b      	lsrs	r3, r3, #1
 80008d2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008d6:	f44f 1080 	mov.w	r0, #1048576	; 0x100000
 80008da:	f44f 2c00 	mov.w	ip, #524288	; 0x80000
 80008de:	ebb6 0e02 	subs.w	lr, r6, r2
 80008e2:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008e6:	bf22      	ittt	cs
 80008e8:	1ab6      	subcs	r6, r6, r2
 80008ea:	4675      	movcs	r5, lr
 80008ec:	ea40 000c 	orrcs.w	r0, r0, ip
 80008f0:	085b      	lsrs	r3, r3, #1
 80008f2:	ea4f 0232 	mov.w	r2, r2, rrx
 80008f6:	ebb6 0e02 	subs.w	lr, r6, r2
 80008fa:	eb75 0e03 	sbcs.w	lr, r5, r3
 80008fe:	bf22      	ittt	cs
 8000900:	1ab6      	subcs	r6, r6, r2
 8000902:	4675      	movcs	r5, lr
 8000904:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000908:	085b      	lsrs	r3, r3, #1
 800090a:	ea4f 0232 	mov.w	r2, r2, rrx
 800090e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000912:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000916:	bf22      	ittt	cs
 8000918:	1ab6      	subcs	r6, r6, r2
 800091a:	4675      	movcs	r5, lr
 800091c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000920:	085b      	lsrs	r3, r3, #1
 8000922:	ea4f 0232 	mov.w	r2, r2, rrx
 8000926:	ebb6 0e02 	subs.w	lr, r6, r2
 800092a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800092e:	bf22      	ittt	cs
 8000930:	1ab6      	subcs	r6, r6, r2
 8000932:	4675      	movcs	r5, lr
 8000934:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000938:	ea55 0e06 	orrs.w	lr, r5, r6
 800093c:	d018      	beq.n	8000970 <__aeabi_ddiv+0x114>
 800093e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000942:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000946:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800094a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800094e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000952:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000956:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800095a:	d1c0      	bne.n	80008de <__aeabi_ddiv+0x82>
 800095c:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000960:	d10b      	bne.n	800097a <__aeabi_ddiv+0x11e>
 8000962:	ea41 0100 	orr.w	r1, r1, r0
 8000966:	f04f 0000 	mov.w	r0, #0
 800096a:	f04f 4c00 	mov.w	ip, #2147483648	; 0x80000000
 800096e:	e7b6      	b.n	80008de <__aeabi_ddiv+0x82>
 8000970:	f411 1f80 	tst.w	r1, #1048576	; 0x100000
 8000974:	bf04      	itt	eq
 8000976:	4301      	orreq	r1, r0
 8000978:	2000      	moveq	r0, #0
 800097a:	f1b4 0cfd 	subs.w	ip, r4, #253	; 0xfd
 800097e:	bf88      	it	hi
 8000980:	f5bc 6fe0 	cmphi.w	ip, #1792	; 0x700
 8000984:	f63f aeaf 	bhi.w	80006e6 <__aeabi_dmul+0xde>
 8000988:	ebb5 0c03 	subs.w	ip, r5, r3
 800098c:	bf04      	itt	eq
 800098e:	ebb6 0c02 	subseq.w	ip, r6, r2
 8000992:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000996:	f150 0000 	adcs.w	r0, r0, #0
 800099a:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800099e:	bd70      	pop	{r4, r5, r6, pc}
 80009a0:	f00e 4e00 	and.w	lr, lr, #2147483648	; 0x80000000
 80009a4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009a8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ac:	bfc2      	ittt	gt
 80009ae:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009b2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009b6:	bd70      	popgt	{r4, r5, r6, pc}
 80009b8:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 80009bc:	f04f 0e00 	mov.w	lr, #0
 80009c0:	3c01      	subs	r4, #1
 80009c2:	e690      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009c4:	ea45 0e06 	orr.w	lr, r5, r6
 80009c8:	e68d      	b.n	80006e6 <__aeabi_dmul+0xde>
 80009ca:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 80009ce:	ea94 0f0c 	teq	r4, ip
 80009d2:	bf08      	it	eq
 80009d4:	ea95 0f0c 	teqeq	r5, ip
 80009d8:	f43f af3b 	beq.w	8000852 <__aeabi_dmul+0x24a>
 80009dc:	ea94 0f0c 	teq	r4, ip
 80009e0:	d10a      	bne.n	80009f8 <__aeabi_ddiv+0x19c>
 80009e2:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 80009e6:	f47f af34 	bne.w	8000852 <__aeabi_dmul+0x24a>
 80009ea:	ea95 0f0c 	teq	r5, ip
 80009ee:	f47f af25 	bne.w	800083c <__aeabi_dmul+0x234>
 80009f2:	4610      	mov	r0, r2
 80009f4:	4619      	mov	r1, r3
 80009f6:	e72c      	b.n	8000852 <__aeabi_dmul+0x24a>
 80009f8:	ea95 0f0c 	teq	r5, ip
 80009fc:	d106      	bne.n	8000a0c <__aeabi_ddiv+0x1b0>
 80009fe:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a02:	f43f aefd 	beq.w	8000800 <__aeabi_dmul+0x1f8>
 8000a06:	4610      	mov	r0, r2
 8000a08:	4619      	mov	r1, r3
 8000a0a:	e722      	b.n	8000852 <__aeabi_dmul+0x24a>
 8000a0c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a10:	bf18      	it	ne
 8000a12:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a16:	f47f aec5 	bne.w	80007a4 <__aeabi_dmul+0x19c>
 8000a1a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a1e:	f47f af0d 	bne.w	800083c <__aeabi_dmul+0x234>
 8000a22:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a26:	f47f aeeb 	bne.w	8000800 <__aeabi_dmul+0x1f8>
 8000a2a:	e712      	b.n	8000852 <__aeabi_dmul+0x24a>

08000a2c <__gedf2>:
 8000a2c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a30:	e006      	b.n	8000a40 <__cmpdf2+0x4>
 8000a32:	bf00      	nop

08000a34 <__ledf2>:
 8000a34:	f04f 0c01 	mov.w	ip, #1
 8000a38:	e002      	b.n	8000a40 <__cmpdf2+0x4>
 8000a3a:	bf00      	nop

08000a3c <__cmpdf2>:
 8000a3c:	f04f 0c01 	mov.w	ip, #1
 8000a40:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a44:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a48:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a56:	d01b      	beq.n	8000a90 <__cmpdf2+0x54>
 8000a58:	b001      	add	sp, #4
 8000a5a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a5e:	bf0c      	ite	eq
 8000a60:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000a64:	ea91 0f03 	teqne	r1, r3
 8000a68:	bf02      	ittt	eq
 8000a6a:	ea90 0f02 	teqeq	r0, r2
 8000a6e:	2000      	moveq	r0, #0
 8000a70:	4770      	bxeq	lr
 8000a72:	f110 0f00 	cmn.w	r0, #0
 8000a76:	ea91 0f03 	teq	r1, r3
 8000a7a:	bf58      	it	pl
 8000a7c:	4299      	cmppl	r1, r3
 8000a7e:	bf08      	it	eq
 8000a80:	4290      	cmpeq	r0, r2
 8000a82:	bf2c      	ite	cs
 8000a84:	17d8      	asrcs	r0, r3, #31
 8000a86:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000a8a:	f040 0001 	orr.w	r0, r0, #1
 8000a8e:	4770      	bx	lr
 8000a90:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a94:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a98:	d102      	bne.n	8000aa0 <__cmpdf2+0x64>
 8000a9a:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000a9e:	d107      	bne.n	8000ab0 <__cmpdf2+0x74>
 8000aa0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000aa4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aa8:	d1d6      	bne.n	8000a58 <__cmpdf2+0x1c>
 8000aaa:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aae:	d0d3      	beq.n	8000a58 <__cmpdf2+0x1c>
 8000ab0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000ab4:	4770      	bx	lr
 8000ab6:	bf00      	nop

08000ab8 <__aeabi_cdrcmple>:
 8000ab8:	4684      	mov	ip, r0
 8000aba:	4610      	mov	r0, r2
 8000abc:	4662      	mov	r2, ip
 8000abe:	468c      	mov	ip, r1
 8000ac0:	4619      	mov	r1, r3
 8000ac2:	4663      	mov	r3, ip
 8000ac4:	e000      	b.n	8000ac8 <__aeabi_cdcmpeq>
 8000ac6:	bf00      	nop

08000ac8 <__aeabi_cdcmpeq>:
 8000ac8:	b501      	push	{r0, lr}
 8000aca:	f7ff ffb7 	bl	8000a3c <__cmpdf2>
 8000ace:	2800      	cmp	r0, #0
 8000ad0:	bf48      	it	mi
 8000ad2:	f110 0f00 	cmnmi.w	r0, #0
 8000ad6:	bd01      	pop	{r0, pc}

08000ad8 <__aeabi_dcmpeq>:
 8000ad8:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000adc:	f7ff fff4 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000ae0:	bf0c      	ite	eq
 8000ae2:	2001      	moveq	r0, #1
 8000ae4:	2000      	movne	r0, #0
 8000ae6:	f85d fb08 	ldr.w	pc, [sp], #8
 8000aea:	bf00      	nop

08000aec <__aeabi_dcmplt>:
 8000aec:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000af0:	f7ff ffea 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000af4:	bf34      	ite	cc
 8000af6:	2001      	movcc	r0, #1
 8000af8:	2000      	movcs	r0, #0
 8000afa:	f85d fb08 	ldr.w	pc, [sp], #8
 8000afe:	bf00      	nop

08000b00 <__aeabi_dcmple>:
 8000b00:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b04:	f7ff ffe0 	bl	8000ac8 <__aeabi_cdcmpeq>
 8000b08:	bf94      	ite	ls
 8000b0a:	2001      	movls	r0, #1
 8000b0c:	2000      	movhi	r0, #0
 8000b0e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b12:	bf00      	nop

08000b14 <__aeabi_dcmpge>:
 8000b14:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b18:	f7ff ffce 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b1c:	bf94      	ite	ls
 8000b1e:	2001      	movls	r0, #1
 8000b20:	2000      	movhi	r0, #0
 8000b22:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b26:	bf00      	nop

08000b28 <__aeabi_dcmpgt>:
 8000b28:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b2c:	f7ff ffc4 	bl	8000ab8 <__aeabi_cdrcmple>
 8000b30:	bf34      	ite	cc
 8000b32:	2001      	movcc	r0, #1
 8000b34:	2000      	movcs	r0, #0
 8000b36:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3a:	bf00      	nop

08000b3c <__aeabi_dcmpun>:
 8000b3c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b40:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b44:	d102      	bne.n	8000b4c <__aeabi_dcmpun+0x10>
 8000b46:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b4a:	d10a      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b4c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b50:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b54:	d102      	bne.n	8000b5c <__aeabi_dcmpun+0x20>
 8000b56:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b5a:	d102      	bne.n	8000b62 <__aeabi_dcmpun+0x26>
 8000b5c:	f04f 0000 	mov.w	r0, #0
 8000b60:	4770      	bx	lr
 8000b62:	f04f 0001 	mov.w	r0, #1
 8000b66:	4770      	bx	lr

08000b68 <__aeabi_d2iz>:
 8000b68:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000b6c:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000b70:	d215      	bcs.n	8000b9e <__aeabi_d2iz+0x36>
 8000b72:	d511      	bpl.n	8000b98 <__aeabi_d2iz+0x30>
 8000b74:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000b78:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000b7c:	d912      	bls.n	8000ba4 <__aeabi_d2iz+0x3c>
 8000b7e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000b82:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000b86:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000b8a:	f011 4f00 	tst.w	r1, #2147483648	; 0x80000000
 8000b8e:	fa23 f002 	lsr.w	r0, r3, r2
 8000b92:	bf18      	it	ne
 8000b94:	4240      	negne	r0, r0
 8000b96:	4770      	bx	lr
 8000b98:	f04f 0000 	mov.w	r0, #0
 8000b9c:	4770      	bx	lr
 8000b9e:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000ba2:	d105      	bne.n	8000bb0 <__aeabi_d2iz+0x48>
 8000ba4:	f011 4000 	ands.w	r0, r1, #2147483648	; 0x80000000
 8000ba8:	bf08      	it	eq
 8000baa:	f06f 4000 	mvneq.w	r0, #2147483648	; 0x80000000
 8000bae:	4770      	bx	lr
 8000bb0:	f04f 0000 	mov.w	r0, #0
 8000bb4:	4770      	bx	lr
 8000bb6:	bf00      	nop

08000bb8 <__aeabi_d2uiz>:
 8000bb8:	004a      	lsls	r2, r1, #1
 8000bba:	d211      	bcs.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bbc:	f512 1200 	adds.w	r2, r2, #2097152	; 0x200000
 8000bc0:	d211      	bcs.n	8000be6 <__aeabi_d2uiz+0x2e>
 8000bc2:	d50d      	bpl.n	8000be0 <__aeabi_d2uiz+0x28>
 8000bc4:	f46f 7378 	mvn.w	r3, #992	; 0x3e0
 8000bc8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bcc:	d40e      	bmi.n	8000bec <__aeabi_d2uiz+0x34>
 8000bce:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bd2:	f043 4300 	orr.w	r3, r3, #2147483648	; 0x80000000
 8000bd6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bda:	fa23 f002 	lsr.w	r0, r3, r2
 8000bde:	4770      	bx	lr
 8000be0:	f04f 0000 	mov.w	r0, #0
 8000be4:	4770      	bx	lr
 8000be6:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000bea:	d102      	bne.n	8000bf2 <__aeabi_d2uiz+0x3a>
 8000bec:	f04f 30ff 	mov.w	r0, #4294967295
 8000bf0:	4770      	bx	lr
 8000bf2:	f04f 0000 	mov.w	r0, #0
 8000bf6:	4770      	bx	lr

08000bf8 <__aeabi_d2f>:
 8000bf8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bfc:	f1b2 43e0 	subs.w	r3, r2, #1879048192	; 0x70000000
 8000c00:	bf24      	itt	cs
 8000c02:	f5b3 1c00 	subscs.w	ip, r3, #2097152	; 0x200000
 8000c06:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	; 0x1fc00000
 8000c0a:	d90d      	bls.n	8000c28 <__aeabi_d2f+0x30>
 8000c0c:	f001 4c00 	and.w	ip, r1, #2147483648	; 0x80000000
 8000c10:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c14:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c18:	f1b2 4f00 	cmp.w	r2, #2147483648	; 0x80000000
 8000c1c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c20:	bf08      	it	eq
 8000c22:	f020 0001 	biceq.w	r0, r0, #1
 8000c26:	4770      	bx	lr
 8000c28:	f011 4f80 	tst.w	r1, #1073741824	; 0x40000000
 8000c2c:	d121      	bne.n	8000c72 <__aeabi_d2f+0x7a>
 8000c2e:	f113 7238 	adds.w	r2, r3, #48234496	; 0x2e00000
 8000c32:	bfbc      	itt	lt
 8000c34:	f001 4000 	andlt.w	r0, r1, #2147483648	; 0x80000000
 8000c38:	4770      	bxlt	lr
 8000c3a:	f441 1180 	orr.w	r1, r1, #1048576	; 0x100000
 8000c3e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000c42:	f1c2 0218 	rsb	r2, r2, #24
 8000c46:	f1c2 0c20 	rsb	ip, r2, #32
 8000c4a:	fa10 f30c 	lsls.w	r3, r0, ip
 8000c4e:	fa20 f002 	lsr.w	r0, r0, r2
 8000c52:	bf18      	it	ne
 8000c54:	f040 0001 	orrne.w	r0, r0, #1
 8000c58:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c5c:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000c60:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000c64:	ea40 000c 	orr.w	r0, r0, ip
 8000c68:	fa23 f302 	lsr.w	r3, r3, r2
 8000c6c:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000c70:	e7cc      	b.n	8000c0c <__aeabi_d2f+0x14>
 8000c72:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000c76:	d107      	bne.n	8000c88 <__aeabi_d2f+0x90>
 8000c78:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000c7c:	bf1e      	ittt	ne
 8000c7e:	f04f 40fe 	movne.w	r0, #2130706432	; 0x7f000000
 8000c82:	f440 0040 	orrne.w	r0, r0, #12582912	; 0xc00000
 8000c86:	4770      	bxne	lr
 8000c88:	f001 4000 	and.w	r0, r1, #2147483648	; 0x80000000
 8000c8c:	f040 40fe 	orr.w	r0, r0, #2130706432	; 0x7f000000
 8000c90:	f440 0000 	orr.w	r0, r0, #8388608	; 0x800000
 8000c94:	4770      	bx	lr
 8000c96:	bf00      	nop

08000c98 <__aeabi_uldivmod>:
 8000c98:	b953      	cbnz	r3, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9a:	b94a      	cbnz	r2, 8000cb0 <__aeabi_uldivmod+0x18>
 8000c9c:	2900      	cmp	r1, #0
 8000c9e:	bf08      	it	eq
 8000ca0:	2800      	cmpeq	r0, #0
 8000ca2:	bf1c      	itt	ne
 8000ca4:	f04f 31ff 	movne.w	r1, #4294967295
 8000ca8:	f04f 30ff 	movne.w	r0, #4294967295
 8000cac:	f000 b9aa 	b.w	8001004 <__aeabi_idiv0>
 8000cb0:	f1ad 0c08 	sub.w	ip, sp, #8
 8000cb4:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000cb8:	f000 f83c 	bl	8000d34 <__udivmoddi4>
 8000cbc:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000cc0:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000cc4:	b004      	add	sp, #16
 8000cc6:	4770      	bx	lr

08000cc8 <__aeabi_d2lz>:
 8000cc8:	b538      	push	{r3, r4, r5, lr}
 8000cca:	2200      	movs	r2, #0
 8000ccc:	2300      	movs	r3, #0
 8000cce:	4604      	mov	r4, r0
 8000cd0:	460d      	mov	r5, r1
 8000cd2:	f7ff ff0b 	bl	8000aec <__aeabi_dcmplt>
 8000cd6:	b928      	cbnz	r0, 8000ce4 <__aeabi_d2lz+0x1c>
 8000cd8:	4620      	mov	r0, r4
 8000cda:	4629      	mov	r1, r5
 8000cdc:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000ce0:	f000 b80a 	b.w	8000cf8 <__aeabi_d2ulz>
 8000ce4:	4620      	mov	r0, r4
 8000ce6:	f105 4100 	add.w	r1, r5, #2147483648	; 0x80000000
 8000cea:	f000 f805 	bl	8000cf8 <__aeabi_d2ulz>
 8000cee:	4240      	negs	r0, r0
 8000cf0:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000cf4:	bd38      	pop	{r3, r4, r5, pc}
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_d2ulz>:
 8000cf8:	b5d0      	push	{r4, r6, r7, lr}
 8000cfa:	4b0c      	ldr	r3, [pc, #48]	; (8000d2c <__aeabi_d2ulz+0x34>)
 8000cfc:	2200      	movs	r2, #0
 8000cfe:	4606      	mov	r6, r0
 8000d00:	460f      	mov	r7, r1
 8000d02:	f7ff fc81 	bl	8000608 <__aeabi_dmul>
 8000d06:	f7ff ff57 	bl	8000bb8 <__aeabi_d2uiz>
 8000d0a:	4604      	mov	r4, r0
 8000d0c:	f7ff fc02 	bl	8000514 <__aeabi_ui2d>
 8000d10:	4b07      	ldr	r3, [pc, #28]	; (8000d30 <__aeabi_d2ulz+0x38>)
 8000d12:	2200      	movs	r2, #0
 8000d14:	f7ff fc78 	bl	8000608 <__aeabi_dmul>
 8000d18:	4602      	mov	r2, r0
 8000d1a:	460b      	mov	r3, r1
 8000d1c:	4630      	mov	r0, r6
 8000d1e:	4639      	mov	r1, r7
 8000d20:	f7ff faba 	bl	8000298 <__aeabi_dsub>
 8000d24:	f7ff ff48 	bl	8000bb8 <__aeabi_d2uiz>
 8000d28:	4621      	mov	r1, r4
 8000d2a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d2c:	3df00000 	.word	0x3df00000
 8000d30:	41f00000 	.word	0x41f00000

08000d34 <__udivmoddi4>:
 8000d34:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d38:	9d08      	ldr	r5, [sp, #32]
 8000d3a:	4604      	mov	r4, r0
 8000d3c:	468e      	mov	lr, r1
 8000d3e:	2b00      	cmp	r3, #0
 8000d40:	d14d      	bne.n	8000dde <__udivmoddi4+0xaa>
 8000d42:	428a      	cmp	r2, r1
 8000d44:	4694      	mov	ip, r2
 8000d46:	d969      	bls.n	8000e1c <__udivmoddi4+0xe8>
 8000d48:	fab2 f282 	clz	r2, r2
 8000d4c:	b152      	cbz	r2, 8000d64 <__udivmoddi4+0x30>
 8000d4e:	fa01 f302 	lsl.w	r3, r1, r2
 8000d52:	f1c2 0120 	rsb	r1, r2, #32
 8000d56:	fa20 f101 	lsr.w	r1, r0, r1
 8000d5a:	fa0c fc02 	lsl.w	ip, ip, r2
 8000d5e:	ea41 0e03 	orr.w	lr, r1, r3
 8000d62:	4094      	lsls	r4, r2
 8000d64:	ea4f 481c 	mov.w	r8, ip, lsr #16
 8000d68:	0c21      	lsrs	r1, r4, #16
 8000d6a:	fbbe f6f8 	udiv	r6, lr, r8
 8000d6e:	fa1f f78c 	uxth.w	r7, ip
 8000d72:	fb08 e316 	mls	r3, r8, r6, lr
 8000d76:	ea41 4303 	orr.w	r3, r1, r3, lsl #16
 8000d7a:	fb06 f107 	mul.w	r1, r6, r7
 8000d7e:	4299      	cmp	r1, r3
 8000d80:	d90a      	bls.n	8000d98 <__udivmoddi4+0x64>
 8000d82:	eb1c 0303 	adds.w	r3, ip, r3
 8000d86:	f106 30ff 	add.w	r0, r6, #4294967295
 8000d8a:	f080 811f 	bcs.w	8000fcc <__udivmoddi4+0x298>
 8000d8e:	4299      	cmp	r1, r3
 8000d90:	f240 811c 	bls.w	8000fcc <__udivmoddi4+0x298>
 8000d94:	3e02      	subs	r6, #2
 8000d96:	4463      	add	r3, ip
 8000d98:	1a5b      	subs	r3, r3, r1
 8000d9a:	b2a4      	uxth	r4, r4
 8000d9c:	fbb3 f0f8 	udiv	r0, r3, r8
 8000da0:	fb08 3310 	mls	r3, r8, r0, r3
 8000da4:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000da8:	fb00 f707 	mul.w	r7, r0, r7
 8000dac:	42a7      	cmp	r7, r4
 8000dae:	d90a      	bls.n	8000dc6 <__udivmoddi4+0x92>
 8000db0:	eb1c 0404 	adds.w	r4, ip, r4
 8000db4:	f100 33ff 	add.w	r3, r0, #4294967295
 8000db8:	f080 810a 	bcs.w	8000fd0 <__udivmoddi4+0x29c>
 8000dbc:	42a7      	cmp	r7, r4
 8000dbe:	f240 8107 	bls.w	8000fd0 <__udivmoddi4+0x29c>
 8000dc2:	4464      	add	r4, ip
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000dca:	1be4      	subs	r4, r4, r7
 8000dcc:	2600      	movs	r6, #0
 8000dce:	b11d      	cbz	r5, 8000dd8 <__udivmoddi4+0xa4>
 8000dd0:	40d4      	lsrs	r4, r2
 8000dd2:	2300      	movs	r3, #0
 8000dd4:	e9c5 4300 	strd	r4, r3, [r5]
 8000dd8:	4631      	mov	r1, r6
 8000dda:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000dde:	428b      	cmp	r3, r1
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0xc2>
 8000de2:	2d00      	cmp	r5, #0
 8000de4:	f000 80ef 	beq.w	8000fc6 <__udivmoddi4+0x292>
 8000de8:	2600      	movs	r6, #0
 8000dea:	e9c5 0100 	strd	r0, r1, [r5]
 8000dee:	4630      	mov	r0, r6
 8000df0:	4631      	mov	r1, r6
 8000df2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000df6:	fab3 f683 	clz	r6, r3
 8000dfa:	2e00      	cmp	r6, #0
 8000dfc:	d14a      	bne.n	8000e94 <__udivmoddi4+0x160>
 8000dfe:	428b      	cmp	r3, r1
 8000e00:	d302      	bcc.n	8000e08 <__udivmoddi4+0xd4>
 8000e02:	4282      	cmp	r2, r0
 8000e04:	f200 80f9 	bhi.w	8000ffa <__udivmoddi4+0x2c6>
 8000e08:	1a84      	subs	r4, r0, r2
 8000e0a:	eb61 0303 	sbc.w	r3, r1, r3
 8000e0e:	2001      	movs	r0, #1
 8000e10:	469e      	mov	lr, r3
 8000e12:	2d00      	cmp	r5, #0
 8000e14:	d0e0      	beq.n	8000dd8 <__udivmoddi4+0xa4>
 8000e16:	e9c5 4e00 	strd	r4, lr, [r5]
 8000e1a:	e7dd      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000e1c:	b902      	cbnz	r2, 8000e20 <__udivmoddi4+0xec>
 8000e1e:	deff      	udf	#255	; 0xff
 8000e20:	fab2 f282 	clz	r2, r2
 8000e24:	2a00      	cmp	r2, #0
 8000e26:	f040 8092 	bne.w	8000f4e <__udivmoddi4+0x21a>
 8000e2a:	eba1 010c 	sub.w	r1, r1, ip
 8000e2e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000e32:	fa1f fe8c 	uxth.w	lr, ip
 8000e36:	2601      	movs	r6, #1
 8000e38:	0c20      	lsrs	r0, r4, #16
 8000e3a:	fbb1 f3f7 	udiv	r3, r1, r7
 8000e3e:	fb07 1113 	mls	r1, r7, r3, r1
 8000e42:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000e46:	fb0e f003 	mul.w	r0, lr, r3
 8000e4a:	4288      	cmp	r0, r1
 8000e4c:	d908      	bls.n	8000e60 <__udivmoddi4+0x12c>
 8000e4e:	eb1c 0101 	adds.w	r1, ip, r1
 8000e52:	f103 38ff 	add.w	r8, r3, #4294967295
 8000e56:	d202      	bcs.n	8000e5e <__udivmoddi4+0x12a>
 8000e58:	4288      	cmp	r0, r1
 8000e5a:	f200 80cb 	bhi.w	8000ff4 <__udivmoddi4+0x2c0>
 8000e5e:	4643      	mov	r3, r8
 8000e60:	1a09      	subs	r1, r1, r0
 8000e62:	b2a4      	uxth	r4, r4
 8000e64:	fbb1 f0f7 	udiv	r0, r1, r7
 8000e68:	fb07 1110 	mls	r1, r7, r0, r1
 8000e6c:	ea44 4401 	orr.w	r4, r4, r1, lsl #16
 8000e70:	fb0e fe00 	mul.w	lr, lr, r0
 8000e74:	45a6      	cmp	lr, r4
 8000e76:	d908      	bls.n	8000e8a <__udivmoddi4+0x156>
 8000e78:	eb1c 0404 	adds.w	r4, ip, r4
 8000e7c:	f100 31ff 	add.w	r1, r0, #4294967295
 8000e80:	d202      	bcs.n	8000e88 <__udivmoddi4+0x154>
 8000e82:	45a6      	cmp	lr, r4
 8000e84:	f200 80bb 	bhi.w	8000ffe <__udivmoddi4+0x2ca>
 8000e88:	4608      	mov	r0, r1
 8000e8a:	eba4 040e 	sub.w	r4, r4, lr
 8000e8e:	ea40 4003 	orr.w	r0, r0, r3, lsl #16
 8000e92:	e79c      	b.n	8000dce <__udivmoddi4+0x9a>
 8000e94:	f1c6 0720 	rsb	r7, r6, #32
 8000e98:	40b3      	lsls	r3, r6
 8000e9a:	fa22 fc07 	lsr.w	ip, r2, r7
 8000e9e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000ea2:	fa20 f407 	lsr.w	r4, r0, r7
 8000ea6:	fa01 f306 	lsl.w	r3, r1, r6
 8000eaa:	431c      	orrs	r4, r3
 8000eac:	40f9      	lsrs	r1, r7
 8000eae:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000eb2:	fa00 f306 	lsl.w	r3, r0, r6
 8000eb6:	fbb1 f8f9 	udiv	r8, r1, r9
 8000eba:	0c20      	lsrs	r0, r4, #16
 8000ebc:	fa1f fe8c 	uxth.w	lr, ip
 8000ec0:	fb09 1118 	mls	r1, r9, r8, r1
 8000ec4:	ea40 4101 	orr.w	r1, r0, r1, lsl #16
 8000ec8:	fb08 f00e 	mul.w	r0, r8, lr
 8000ecc:	4288      	cmp	r0, r1
 8000ece:	fa02 f206 	lsl.w	r2, r2, r6
 8000ed2:	d90b      	bls.n	8000eec <__udivmoddi4+0x1b8>
 8000ed4:	eb1c 0101 	adds.w	r1, ip, r1
 8000ed8:	f108 3aff 	add.w	sl, r8, #4294967295
 8000edc:	f080 8088 	bcs.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee0:	4288      	cmp	r0, r1
 8000ee2:	f240 8085 	bls.w	8000ff0 <__udivmoddi4+0x2bc>
 8000ee6:	f1a8 0802 	sub.w	r8, r8, #2
 8000eea:	4461      	add	r1, ip
 8000eec:	1a09      	subs	r1, r1, r0
 8000eee:	b2a4      	uxth	r4, r4
 8000ef0:	fbb1 f0f9 	udiv	r0, r1, r9
 8000ef4:	fb09 1110 	mls	r1, r9, r0, r1
 8000ef8:	ea44 4101 	orr.w	r1, r4, r1, lsl #16
 8000efc:	fb00 fe0e 	mul.w	lr, r0, lr
 8000f00:	458e      	cmp	lr, r1
 8000f02:	d908      	bls.n	8000f16 <__udivmoddi4+0x1e2>
 8000f04:	eb1c 0101 	adds.w	r1, ip, r1
 8000f08:	f100 34ff 	add.w	r4, r0, #4294967295
 8000f0c:	d26c      	bcs.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f0e:	458e      	cmp	lr, r1
 8000f10:	d96a      	bls.n	8000fe8 <__udivmoddi4+0x2b4>
 8000f12:	3802      	subs	r0, #2
 8000f14:	4461      	add	r1, ip
 8000f16:	ea40 4008 	orr.w	r0, r0, r8, lsl #16
 8000f1a:	fba0 9402 	umull	r9, r4, r0, r2
 8000f1e:	eba1 010e 	sub.w	r1, r1, lr
 8000f22:	42a1      	cmp	r1, r4
 8000f24:	46c8      	mov	r8, r9
 8000f26:	46a6      	mov	lr, r4
 8000f28:	d356      	bcc.n	8000fd8 <__udivmoddi4+0x2a4>
 8000f2a:	d053      	beq.n	8000fd4 <__udivmoddi4+0x2a0>
 8000f2c:	b15d      	cbz	r5, 8000f46 <__udivmoddi4+0x212>
 8000f2e:	ebb3 0208 	subs.w	r2, r3, r8
 8000f32:	eb61 010e 	sbc.w	r1, r1, lr
 8000f36:	fa01 f707 	lsl.w	r7, r1, r7
 8000f3a:	fa22 f306 	lsr.w	r3, r2, r6
 8000f3e:	40f1      	lsrs	r1, r6
 8000f40:	431f      	orrs	r7, r3
 8000f42:	e9c5 7100 	strd	r7, r1, [r5]
 8000f46:	2600      	movs	r6, #0
 8000f48:	4631      	mov	r1, r6
 8000f4a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000f4e:	f1c2 0320 	rsb	r3, r2, #32
 8000f52:	40d8      	lsrs	r0, r3
 8000f54:	fa0c fc02 	lsl.w	ip, ip, r2
 8000f58:	fa21 f303 	lsr.w	r3, r1, r3
 8000f5c:	4091      	lsls	r1, r2
 8000f5e:	4301      	orrs	r1, r0
 8000f60:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000f64:	fa1f fe8c 	uxth.w	lr, ip
 8000f68:	fbb3 f0f7 	udiv	r0, r3, r7
 8000f6c:	fb07 3610 	mls	r6, r7, r0, r3
 8000f70:	0c0b      	lsrs	r3, r1, #16
 8000f72:	ea43 4306 	orr.w	r3, r3, r6, lsl #16
 8000f76:	fb00 f60e 	mul.w	r6, r0, lr
 8000f7a:	429e      	cmp	r6, r3
 8000f7c:	fa04 f402 	lsl.w	r4, r4, r2
 8000f80:	d908      	bls.n	8000f94 <__udivmoddi4+0x260>
 8000f82:	eb1c 0303 	adds.w	r3, ip, r3
 8000f86:	f100 38ff 	add.w	r8, r0, #4294967295
 8000f8a:	d22f      	bcs.n	8000fec <__udivmoddi4+0x2b8>
 8000f8c:	429e      	cmp	r6, r3
 8000f8e:	d92d      	bls.n	8000fec <__udivmoddi4+0x2b8>
 8000f90:	3802      	subs	r0, #2
 8000f92:	4463      	add	r3, ip
 8000f94:	1b9b      	subs	r3, r3, r6
 8000f96:	b289      	uxth	r1, r1
 8000f98:	fbb3 f6f7 	udiv	r6, r3, r7
 8000f9c:	fb07 3316 	mls	r3, r7, r6, r3
 8000fa0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fa4:	fb06 f30e 	mul.w	r3, r6, lr
 8000fa8:	428b      	cmp	r3, r1
 8000faa:	d908      	bls.n	8000fbe <__udivmoddi4+0x28a>
 8000fac:	eb1c 0101 	adds.w	r1, ip, r1
 8000fb0:	f106 38ff 	add.w	r8, r6, #4294967295
 8000fb4:	d216      	bcs.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fb6:	428b      	cmp	r3, r1
 8000fb8:	d914      	bls.n	8000fe4 <__udivmoddi4+0x2b0>
 8000fba:	3e02      	subs	r6, #2
 8000fbc:	4461      	add	r1, ip
 8000fbe:	1ac9      	subs	r1, r1, r3
 8000fc0:	ea46 4600 	orr.w	r6, r6, r0, lsl #16
 8000fc4:	e738      	b.n	8000e38 <__udivmoddi4+0x104>
 8000fc6:	462e      	mov	r6, r5
 8000fc8:	4628      	mov	r0, r5
 8000fca:	e705      	b.n	8000dd8 <__udivmoddi4+0xa4>
 8000fcc:	4606      	mov	r6, r0
 8000fce:	e6e3      	b.n	8000d98 <__udivmoddi4+0x64>
 8000fd0:	4618      	mov	r0, r3
 8000fd2:	e6f8      	b.n	8000dc6 <__udivmoddi4+0x92>
 8000fd4:	454b      	cmp	r3, r9
 8000fd6:	d2a9      	bcs.n	8000f2c <__udivmoddi4+0x1f8>
 8000fd8:	ebb9 0802 	subs.w	r8, r9, r2
 8000fdc:	eb64 0e0c 	sbc.w	lr, r4, ip
 8000fe0:	3801      	subs	r0, #1
 8000fe2:	e7a3      	b.n	8000f2c <__udivmoddi4+0x1f8>
 8000fe4:	4646      	mov	r6, r8
 8000fe6:	e7ea      	b.n	8000fbe <__udivmoddi4+0x28a>
 8000fe8:	4620      	mov	r0, r4
 8000fea:	e794      	b.n	8000f16 <__udivmoddi4+0x1e2>
 8000fec:	4640      	mov	r0, r8
 8000fee:	e7d1      	b.n	8000f94 <__udivmoddi4+0x260>
 8000ff0:	46d0      	mov	r8, sl
 8000ff2:	e77b      	b.n	8000eec <__udivmoddi4+0x1b8>
 8000ff4:	3b02      	subs	r3, #2
 8000ff6:	4461      	add	r1, ip
 8000ff8:	e732      	b.n	8000e60 <__udivmoddi4+0x12c>
 8000ffa:	4630      	mov	r0, r6
 8000ffc:	e709      	b.n	8000e12 <__udivmoddi4+0xde>
 8000ffe:	4464      	add	r4, ip
 8001000:	3802      	subs	r0, #2
 8001002:	e742      	b.n	8000e8a <__udivmoddi4+0x156>

08001004 <__aeabi_idiv0>:
 8001004:	4770      	bx	lr
 8001006:	bf00      	nop

08001008 <ssd1306_Startup>:
/**
  * @brief  The application entry point.
  * @retval int
  */

void ssd1306_Startup() {
 8001008:	b580      	push	{r7, lr}
 800100a:	af00      	add	r7, sp, #0
//	uint32_t delta;
//
//	  for(delta = 0; delta < 5; delta ++) {
//	    ssd1306_DrawCircle(20* delta+30, 15, 10, White);
//	  }
	ssd1306_WriteString("Welcome", Font_11x18, Black);
 800100c:	4a09      	ldr	r2, [pc, #36]	; (8001034 <ssd1306_Startup+0x2c>)
 800100e:	2300      	movs	r3, #0
 8001010:	ca06      	ldmia	r2, {r1, r2}
 8001012:	4809      	ldr	r0, [pc, #36]	; (8001038 <ssd1306_Startup+0x30>)
 8001014:	f001 fae6 	bl	80025e4 <ssd1306_WriteString>
	ssd1306_SetCursor(2, 18*2);
 8001018:	2124      	movs	r1, #36	; 0x24
 800101a:	2002      	movs	r0, #2
 800101c:	f001 fb08 	bl	8002630 <ssd1306_SetCursor>
	ssd1306_WriteString("Configuring...", Font_11x18, Black);
 8001020:	4a04      	ldr	r2, [pc, #16]	; (8001034 <ssd1306_Startup+0x2c>)
 8001022:	2300      	movs	r3, #0
 8001024:	ca06      	ldmia	r2, {r1, r2}
 8001026:	4805      	ldr	r0, [pc, #20]	; (800103c <ssd1306_Startup+0x34>)
 8001028:	f001 fadc 	bl	80025e4 <ssd1306_WriteString>
	  ssd1306_UpdateScreen();
 800102c:	f001 f9d6 	bl	80023dc <ssd1306_UpdateScreen>
	  return;
 8001030:	bf00      	nop
}
 8001032:	bd80      	pop	{r7, pc}
 8001034:	20000000 	.word	0x20000000
 8001038:	08009278 	.word	0x08009278
 800103c:	08009280 	.word	0x08009280

08001040 <Program>:

void Program() {
 8001040:	b5b0      	push	{r4, r5, r7, lr}
 8001042:	f5ad 6d41 	sub.w	sp, sp, #3088	; 0xc10
 8001046:	af00      	add	r7, sp, #0
	ssd1306_Fill(White);
 8001048:	2001      	movs	r0, #1
 800104a:	f001 f9a3 	bl	8002394 <ssd1306_Fill>

	    uint32_t start = HAL_GetTick();
 800104e:	f001 fd83 	bl	8002b58 <HAL_GetTick>
 8001052:	f8c7 0c00 	str.w	r0, [r7, #3072]	; 0xc00
	    uint32_t end = start;
 8001056:	f8d7 3c00 	ldr.w	r3, [r7, #3072]	; 0xc00
 800105a:	f8c7 3bfc 	str.w	r3, [r7, #3068]	; 0xbfc
	    int fps = 0;
 800105e:	2300      	movs	r3, #0
 8001060:	f8c7 3c0c 	str.w	r3, [r7, #3084]	; 0xc0c
	    char message[200][15] = {"468.04ppm         ",
 8001064:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001068:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 800106c:	4618      	mov	r0, r3
 800106e:	f640 33b8 	movw	r3, #3000	; 0xbb8
 8001072:	461a      	mov	r2, r3
 8001074:	2100      	movs	r1, #0
 8001076:	f003 fc2b 	bl	80048d0 <memset>
 800107a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800107e:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001082:	4adb      	ldr	r2, [pc, #876]	; (80013f0 <Program+0x3b0>)
 8001084:	461c      	mov	r4, r3
 8001086:	4613      	mov	r3, r2
 8001088:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800108a:	c407      	stmia	r4!, {r0, r1, r2}
 800108c:	8023      	strh	r3, [r4, #0]
 800108e:	3402      	adds	r4, #2
 8001090:	0c1b      	lsrs	r3, r3, #16
 8001092:	7023      	strb	r3, [r4, #0]
 8001094:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001098:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 800109c:	4ad5      	ldr	r2, [pc, #852]	; (80013f4 <Program+0x3b4>)
 800109e:	f103 040f 	add.w	r4, r3, #15
 80010a2:	4613      	mov	r3, r2
 80010a4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80010a6:	6020      	str	r0, [r4, #0]
 80010a8:	6061      	str	r1, [r4, #4]
 80010aa:	60a2      	str	r2, [r4, #8]
 80010ac:	881a      	ldrh	r2, [r3, #0]
 80010ae:	789b      	ldrb	r3, [r3, #2]
 80010b0:	81a2      	strh	r2, [r4, #12]
 80010b2:	73a3      	strb	r3, [r4, #14]
 80010b4:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80010b8:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80010bc:	4ace      	ldr	r2, [pc, #824]	; (80013f8 <Program+0x3b8>)
 80010be:	f103 041e 	add.w	r4, r3, #30
 80010c2:	4613      	mov	r3, r2
 80010c4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80010c6:	6020      	str	r0, [r4, #0]
 80010c8:	6061      	str	r1, [r4, #4]
 80010ca:	60a2      	str	r2, [r4, #8]
 80010cc:	881a      	ldrh	r2, [r3, #0]
 80010ce:	789b      	ldrb	r3, [r3, #2]
 80010d0:	81a2      	strh	r2, [r4, #12]
 80010d2:	73a3      	strb	r3, [r4, #14]
 80010d4:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80010d8:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80010dc:	4ac7      	ldr	r2, [pc, #796]	; (80013fc <Program+0x3bc>)
 80010de:	f103 042d 	add.w	r4, r3, #45	; 0x2d
 80010e2:	4613      	mov	r3, r2
 80010e4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80010e6:	6020      	str	r0, [r4, #0]
 80010e8:	6061      	str	r1, [r4, #4]
 80010ea:	60a2      	str	r2, [r4, #8]
 80010ec:	881a      	ldrh	r2, [r3, #0]
 80010ee:	789b      	ldrb	r3, [r3, #2]
 80010f0:	81a2      	strh	r2, [r4, #12]
 80010f2:	73a3      	strb	r3, [r4, #14]
 80010f4:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80010f8:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80010fc:	4ac0      	ldr	r2, [pc, #768]	; (8001400 <Program+0x3c0>)
 80010fe:	f103 043c 	add.w	r4, r3, #60	; 0x3c
 8001102:	4613      	mov	r3, r2
 8001104:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001106:	c407      	stmia	r4!, {r0, r1, r2}
 8001108:	8023      	strh	r3, [r4, #0]
 800110a:	3402      	adds	r4, #2
 800110c:	0c1b      	lsrs	r3, r3, #16
 800110e:	7023      	strb	r3, [r4, #0]
 8001110:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001114:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001118:	4aba      	ldr	r2, [pc, #744]	; (8001404 <Program+0x3c4>)
 800111a:	f103 044b 	add.w	r4, r3, #75	; 0x4b
 800111e:	4613      	mov	r3, r2
 8001120:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001122:	6020      	str	r0, [r4, #0]
 8001124:	6061      	str	r1, [r4, #4]
 8001126:	60a2      	str	r2, [r4, #8]
 8001128:	881a      	ldrh	r2, [r3, #0]
 800112a:	789b      	ldrb	r3, [r3, #2]
 800112c:	81a2      	strh	r2, [r4, #12]
 800112e:	73a3      	strb	r3, [r4, #14]
 8001130:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001134:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001138:	4ab3      	ldr	r2, [pc, #716]	; (8001408 <Program+0x3c8>)
 800113a:	f103 045a 	add.w	r4, r3, #90	; 0x5a
 800113e:	4613      	mov	r3, r2
 8001140:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001142:	6020      	str	r0, [r4, #0]
 8001144:	6061      	str	r1, [r4, #4]
 8001146:	60a2      	str	r2, [r4, #8]
 8001148:	881a      	ldrh	r2, [r3, #0]
 800114a:	789b      	ldrb	r3, [r3, #2]
 800114c:	81a2      	strh	r2, [r4, #12]
 800114e:	73a3      	strb	r3, [r4, #14]
 8001150:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001154:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001158:	4aac      	ldr	r2, [pc, #688]	; (800140c <Program+0x3cc>)
 800115a:	f103 0469 	add.w	r4, r3, #105	; 0x69
 800115e:	4613      	mov	r3, r2
 8001160:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001162:	6020      	str	r0, [r4, #0]
 8001164:	6061      	str	r1, [r4, #4]
 8001166:	60a2      	str	r2, [r4, #8]
 8001168:	881a      	ldrh	r2, [r3, #0]
 800116a:	789b      	ldrb	r3, [r3, #2]
 800116c:	81a2      	strh	r2, [r4, #12]
 800116e:	73a3      	strb	r3, [r4, #14]
 8001170:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001174:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001178:	4aa5      	ldr	r2, [pc, #660]	; (8001410 <Program+0x3d0>)
 800117a:	f103 0478 	add.w	r4, r3, #120	; 0x78
 800117e:	4613      	mov	r3, r2
 8001180:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001182:	c407      	stmia	r4!, {r0, r1, r2}
 8001184:	8023      	strh	r3, [r4, #0]
 8001186:	3402      	adds	r4, #2
 8001188:	0c1b      	lsrs	r3, r3, #16
 800118a:	7023      	strb	r3, [r4, #0]
 800118c:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001190:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001194:	4a9f      	ldr	r2, [pc, #636]	; (8001414 <Program+0x3d4>)
 8001196:	f103 0487 	add.w	r4, r3, #135	; 0x87
 800119a:	4613      	mov	r3, r2
 800119c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800119e:	6020      	str	r0, [r4, #0]
 80011a0:	6061      	str	r1, [r4, #4]
 80011a2:	60a2      	str	r2, [r4, #8]
 80011a4:	881a      	ldrh	r2, [r3, #0]
 80011a6:	789b      	ldrb	r3, [r3, #2]
 80011a8:	81a2      	strh	r2, [r4, #12]
 80011aa:	73a3      	strb	r3, [r4, #14]
 80011ac:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80011b0:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80011b4:	4a98      	ldr	r2, [pc, #608]	; (8001418 <Program+0x3d8>)
 80011b6:	f103 0496 	add.w	r4, r3, #150	; 0x96
 80011ba:	4613      	mov	r3, r2
 80011bc:	cb07      	ldmia	r3!, {r0, r1, r2}
 80011be:	6020      	str	r0, [r4, #0]
 80011c0:	6061      	str	r1, [r4, #4]
 80011c2:	60a2      	str	r2, [r4, #8]
 80011c4:	881a      	ldrh	r2, [r3, #0]
 80011c6:	789b      	ldrb	r3, [r3, #2]
 80011c8:	81a2      	strh	r2, [r4, #12]
 80011ca:	73a3      	strb	r3, [r4, #14]
 80011cc:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80011d0:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80011d4:	4a91      	ldr	r2, [pc, #580]	; (800141c <Program+0x3dc>)
 80011d6:	f103 04a5 	add.w	r4, r3, #165	; 0xa5
 80011da:	4613      	mov	r3, r2
 80011dc:	cb07      	ldmia	r3!, {r0, r1, r2}
 80011de:	6020      	str	r0, [r4, #0]
 80011e0:	6061      	str	r1, [r4, #4]
 80011e2:	60a2      	str	r2, [r4, #8]
 80011e4:	881a      	ldrh	r2, [r3, #0]
 80011e6:	789b      	ldrb	r3, [r3, #2]
 80011e8:	81a2      	strh	r2, [r4, #12]
 80011ea:	73a3      	strb	r3, [r4, #14]
 80011ec:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80011f0:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80011f4:	4a8a      	ldr	r2, [pc, #552]	; (8001420 <Program+0x3e0>)
 80011f6:	f103 04b4 	add.w	r4, r3, #180	; 0xb4
 80011fa:	4613      	mov	r3, r2
 80011fc:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80011fe:	c407      	stmia	r4!, {r0, r1, r2}
 8001200:	8023      	strh	r3, [r4, #0]
 8001202:	3402      	adds	r4, #2
 8001204:	0c1b      	lsrs	r3, r3, #16
 8001206:	7023      	strb	r3, [r4, #0]
 8001208:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800120c:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001210:	4a84      	ldr	r2, [pc, #528]	; (8001424 <Program+0x3e4>)
 8001212:	f103 04c3 	add.w	r4, r3, #195	; 0xc3
 8001216:	4613      	mov	r3, r2
 8001218:	cb07      	ldmia	r3!, {r0, r1, r2}
 800121a:	6020      	str	r0, [r4, #0]
 800121c:	6061      	str	r1, [r4, #4]
 800121e:	60a2      	str	r2, [r4, #8]
 8001220:	881a      	ldrh	r2, [r3, #0]
 8001222:	789b      	ldrb	r3, [r3, #2]
 8001224:	81a2      	strh	r2, [r4, #12]
 8001226:	73a3      	strb	r3, [r4, #14]
 8001228:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800122c:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001230:	4a7d      	ldr	r2, [pc, #500]	; (8001428 <Program+0x3e8>)
 8001232:	f103 04d2 	add.w	r4, r3, #210	; 0xd2
 8001236:	4613      	mov	r3, r2
 8001238:	cb07      	ldmia	r3!, {r0, r1, r2}
 800123a:	6020      	str	r0, [r4, #0]
 800123c:	6061      	str	r1, [r4, #4]
 800123e:	60a2      	str	r2, [r4, #8]
 8001240:	881a      	ldrh	r2, [r3, #0]
 8001242:	789b      	ldrb	r3, [r3, #2]
 8001244:	81a2      	strh	r2, [r4, #12]
 8001246:	73a3      	strb	r3, [r4, #14]
 8001248:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800124c:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001250:	4a76      	ldr	r2, [pc, #472]	; (800142c <Program+0x3ec>)
 8001252:	f103 04e1 	add.w	r4, r3, #225	; 0xe1
 8001256:	4613      	mov	r3, r2
 8001258:	cb07      	ldmia	r3!, {r0, r1, r2}
 800125a:	6020      	str	r0, [r4, #0]
 800125c:	6061      	str	r1, [r4, #4]
 800125e:	60a2      	str	r2, [r4, #8]
 8001260:	881a      	ldrh	r2, [r3, #0]
 8001262:	789b      	ldrb	r3, [r3, #2]
 8001264:	81a2      	strh	r2, [r4, #12]
 8001266:	73a3      	strb	r3, [r4, #14]
 8001268:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800126c:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001270:	4a6f      	ldr	r2, [pc, #444]	; (8001430 <Program+0x3f0>)
 8001272:	f103 04f0 	add.w	r4, r3, #240	; 0xf0
 8001276:	4613      	mov	r3, r2
 8001278:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800127a:	c407      	stmia	r4!, {r0, r1, r2}
 800127c:	8023      	strh	r3, [r4, #0]
 800127e:	3402      	adds	r4, #2
 8001280:	0c1b      	lsrs	r3, r3, #16
 8001282:	7023      	strb	r3, [r4, #0]
 8001284:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001288:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 800128c:	4a69      	ldr	r2, [pc, #420]	; (8001434 <Program+0x3f4>)
 800128e:	f103 04ff 	add.w	r4, r3, #255	; 0xff
 8001292:	4613      	mov	r3, r2
 8001294:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001296:	6020      	str	r0, [r4, #0]
 8001298:	6061      	str	r1, [r4, #4]
 800129a:	60a2      	str	r2, [r4, #8]
 800129c:	881a      	ldrh	r2, [r3, #0]
 800129e:	789b      	ldrb	r3, [r3, #2]
 80012a0:	81a2      	strh	r2, [r4, #12]
 80012a2:	73a3      	strb	r3, [r4, #14]
 80012a4:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80012a8:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80012ac:	4a62      	ldr	r2, [pc, #392]	; (8001438 <Program+0x3f8>)
 80012ae:	f503 7487 	add.w	r4, r3, #270	; 0x10e
 80012b2:	4613      	mov	r3, r2
 80012b4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80012b6:	6020      	str	r0, [r4, #0]
 80012b8:	6061      	str	r1, [r4, #4]
 80012ba:	60a2      	str	r2, [r4, #8]
 80012bc:	881a      	ldrh	r2, [r3, #0]
 80012be:	789b      	ldrb	r3, [r3, #2]
 80012c0:	81a2      	strh	r2, [r4, #12]
 80012c2:	73a3      	strb	r3, [r4, #14]
 80012c4:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80012c8:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80012cc:	4a5b      	ldr	r2, [pc, #364]	; (800143c <Program+0x3fc>)
 80012ce:	f203 141d 	addw	r4, r3, #285	; 0x11d
 80012d2:	4613      	mov	r3, r2
 80012d4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80012d6:	6020      	str	r0, [r4, #0]
 80012d8:	6061      	str	r1, [r4, #4]
 80012da:	60a2      	str	r2, [r4, #8]
 80012dc:	881a      	ldrh	r2, [r3, #0]
 80012de:	789b      	ldrb	r3, [r3, #2]
 80012e0:	81a2      	strh	r2, [r4, #12]
 80012e2:	73a3      	strb	r3, [r4, #14]
 80012e4:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80012e8:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80012ec:	4a54      	ldr	r2, [pc, #336]	; (8001440 <Program+0x400>)
 80012ee:	f503 7496 	add.w	r4, r3, #300	; 0x12c
 80012f2:	4613      	mov	r3, r2
 80012f4:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80012f6:	c407      	stmia	r4!, {r0, r1, r2}
 80012f8:	8023      	strh	r3, [r4, #0]
 80012fa:	3402      	adds	r4, #2
 80012fc:	0c1b      	lsrs	r3, r3, #16
 80012fe:	7023      	strb	r3, [r4, #0]
 8001300:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001304:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001308:	4a4e      	ldr	r2, [pc, #312]	; (8001444 <Program+0x404>)
 800130a:	f203 143b 	addw	r4, r3, #315	; 0x13b
 800130e:	4613      	mov	r3, r2
 8001310:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001312:	6020      	str	r0, [r4, #0]
 8001314:	6061      	str	r1, [r4, #4]
 8001316:	60a2      	str	r2, [r4, #8]
 8001318:	881a      	ldrh	r2, [r3, #0]
 800131a:	789b      	ldrb	r3, [r3, #2]
 800131c:	81a2      	strh	r2, [r4, #12]
 800131e:	73a3      	strb	r3, [r4, #14]
 8001320:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001324:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001328:	4a47      	ldr	r2, [pc, #284]	; (8001448 <Program+0x408>)
 800132a:	f503 74a5 	add.w	r4, r3, #330	; 0x14a
 800132e:	4613      	mov	r3, r2
 8001330:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001332:	6020      	str	r0, [r4, #0]
 8001334:	6061      	str	r1, [r4, #4]
 8001336:	60a2      	str	r2, [r4, #8]
 8001338:	881a      	ldrh	r2, [r3, #0]
 800133a:	789b      	ldrb	r3, [r3, #2]
 800133c:	81a2      	strh	r2, [r4, #12]
 800133e:	73a3      	strb	r3, [r4, #14]
 8001340:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001344:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001348:	4a40      	ldr	r2, [pc, #256]	; (800144c <Program+0x40c>)
 800134a:	f203 1459 	addw	r4, r3, #345	; 0x159
 800134e:	4613      	mov	r3, r2
 8001350:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001352:	6020      	str	r0, [r4, #0]
 8001354:	6061      	str	r1, [r4, #4]
 8001356:	60a2      	str	r2, [r4, #8]
 8001358:	881a      	ldrh	r2, [r3, #0]
 800135a:	789b      	ldrb	r3, [r3, #2]
 800135c:	81a2      	strh	r2, [r4, #12]
 800135e:	73a3      	strb	r3, [r4, #14]
 8001360:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001364:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001368:	4a39      	ldr	r2, [pc, #228]	; (8001450 <Program+0x410>)
 800136a:	f503 74b4 	add.w	r4, r3, #360	; 0x168
 800136e:	4613      	mov	r3, r2
 8001370:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001372:	c407      	stmia	r4!, {r0, r1, r2}
 8001374:	8023      	strh	r3, [r4, #0]
 8001376:	3402      	adds	r4, #2
 8001378:	0c1b      	lsrs	r3, r3, #16
 800137a:	7023      	strb	r3, [r4, #0]
 800137c:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001380:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001384:	4a33      	ldr	r2, [pc, #204]	; (8001454 <Program+0x414>)
 8001386:	f203 1477 	addw	r4, r3, #375	; 0x177
 800138a:	4613      	mov	r3, r2
 800138c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800138e:	6020      	str	r0, [r4, #0]
 8001390:	6061      	str	r1, [r4, #4]
 8001392:	60a2      	str	r2, [r4, #8]
 8001394:	881a      	ldrh	r2, [r3, #0]
 8001396:	789b      	ldrb	r3, [r3, #2]
 8001398:	81a2      	strh	r2, [r4, #12]
 800139a:	73a3      	strb	r3, [r4, #14]
 800139c:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80013a0:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80013a4:	4a2c      	ldr	r2, [pc, #176]	; (8001458 <Program+0x418>)
 80013a6:	f503 74c3 	add.w	r4, r3, #390	; 0x186
 80013aa:	4613      	mov	r3, r2
 80013ac:	cb07      	ldmia	r3!, {r0, r1, r2}
 80013ae:	6020      	str	r0, [r4, #0]
 80013b0:	6061      	str	r1, [r4, #4]
 80013b2:	60a2      	str	r2, [r4, #8]
 80013b4:	881a      	ldrh	r2, [r3, #0]
 80013b6:	789b      	ldrb	r3, [r3, #2]
 80013b8:	81a2      	strh	r2, [r4, #12]
 80013ba:	73a3      	strb	r3, [r4, #14]
 80013bc:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80013c0:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80013c4:	4a25      	ldr	r2, [pc, #148]	; (800145c <Program+0x41c>)
 80013c6:	f203 1495 	addw	r4, r3, #405	; 0x195
 80013ca:	4613      	mov	r3, r2
 80013cc:	cb07      	ldmia	r3!, {r0, r1, r2}
 80013ce:	6020      	str	r0, [r4, #0]
 80013d0:	6061      	str	r1, [r4, #4]
 80013d2:	60a2      	str	r2, [r4, #8]
 80013d4:	881a      	ldrh	r2, [r3, #0]
 80013d6:	789b      	ldrb	r3, [r3, #2]
 80013d8:	81a2      	strh	r2, [r4, #12]
 80013da:	73a3      	strb	r3, [r4, #14]
 80013dc:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80013e0:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80013e4:	4a1e      	ldr	r2, [pc, #120]	; (8001460 <Program+0x420>)
 80013e6:	f503 74d2 	add.w	r4, r3, #420	; 0x1a4
 80013ea:	4613      	mov	r3, r2
 80013ec:	e03a      	b.n	8001464 <Program+0x424>
 80013ee:	bf00      	nop
 80013f0:	080092a4 	.word	0x080092a4
 80013f4:	080092b4 	.word	0x080092b4
 80013f8:	080092c4 	.word	0x080092c4
 80013fc:	080092d4 	.word	0x080092d4
 8001400:	080092e4 	.word	0x080092e4
 8001404:	080092f4 	.word	0x080092f4
 8001408:	08009304 	.word	0x08009304
 800140c:	08009314 	.word	0x08009314
 8001410:	08009324 	.word	0x08009324
 8001414:	08009334 	.word	0x08009334
 8001418:	08009344 	.word	0x08009344
 800141c:	08009354 	.word	0x08009354
 8001420:	08009364 	.word	0x08009364
 8001424:	08009374 	.word	0x08009374
 8001428:	08009384 	.word	0x08009384
 800142c:	08009394 	.word	0x08009394
 8001430:	080093a4 	.word	0x080093a4
 8001434:	080093b4 	.word	0x080093b4
 8001438:	080093c4 	.word	0x080093c4
 800143c:	080093d4 	.word	0x080093d4
 8001440:	080093e4 	.word	0x080093e4
 8001444:	080093f4 	.word	0x080093f4
 8001448:	08009404 	.word	0x08009404
 800144c:	08009414 	.word	0x08009414
 8001450:	08009424 	.word	0x08009424
 8001454:	08009434 	.word	0x08009434
 8001458:	08009444 	.word	0x08009444
 800145c:	08009454 	.word	0x08009454
 8001460:	08009464 	.word	0x08009464
 8001464:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001466:	c407      	stmia	r4!, {r0, r1, r2}
 8001468:	8023      	strh	r3, [r4, #0]
 800146a:	3402      	adds	r4, #2
 800146c:	0c1b      	lsrs	r3, r3, #16
 800146e:	7023      	strb	r3, [r4, #0]
 8001470:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001474:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001478:	4ada      	ldr	r2, [pc, #872]	; (80017e4 <Program+0x7a4>)
 800147a:	f203 14b3 	addw	r4, r3, #435	; 0x1b3
 800147e:	4613      	mov	r3, r2
 8001480:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001482:	6020      	str	r0, [r4, #0]
 8001484:	6061      	str	r1, [r4, #4]
 8001486:	60a2      	str	r2, [r4, #8]
 8001488:	881a      	ldrh	r2, [r3, #0]
 800148a:	789b      	ldrb	r3, [r3, #2]
 800148c:	81a2      	strh	r2, [r4, #12]
 800148e:	73a3      	strb	r3, [r4, #14]
 8001490:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001494:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001498:	4ad3      	ldr	r2, [pc, #844]	; (80017e8 <Program+0x7a8>)
 800149a:	f503 74e1 	add.w	r4, r3, #450	; 0x1c2
 800149e:	4613      	mov	r3, r2
 80014a0:	cb07      	ldmia	r3!, {r0, r1, r2}
 80014a2:	6020      	str	r0, [r4, #0]
 80014a4:	6061      	str	r1, [r4, #4]
 80014a6:	60a2      	str	r2, [r4, #8]
 80014a8:	881a      	ldrh	r2, [r3, #0]
 80014aa:	789b      	ldrb	r3, [r3, #2]
 80014ac:	81a2      	strh	r2, [r4, #12]
 80014ae:	73a3      	strb	r3, [r4, #14]
 80014b0:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80014b4:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80014b8:	4acc      	ldr	r2, [pc, #816]	; (80017ec <Program+0x7ac>)
 80014ba:	f203 14d1 	addw	r4, r3, #465	; 0x1d1
 80014be:	4613      	mov	r3, r2
 80014c0:	cb07      	ldmia	r3!, {r0, r1, r2}
 80014c2:	6020      	str	r0, [r4, #0]
 80014c4:	6061      	str	r1, [r4, #4]
 80014c6:	60a2      	str	r2, [r4, #8]
 80014c8:	881a      	ldrh	r2, [r3, #0]
 80014ca:	789b      	ldrb	r3, [r3, #2]
 80014cc:	81a2      	strh	r2, [r4, #12]
 80014ce:	73a3      	strb	r3, [r4, #14]
 80014d0:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80014d4:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80014d8:	4ac5      	ldr	r2, [pc, #788]	; (80017f0 <Program+0x7b0>)
 80014da:	f503 74f0 	add.w	r4, r3, #480	; 0x1e0
 80014de:	4613      	mov	r3, r2
 80014e0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80014e2:	c407      	stmia	r4!, {r0, r1, r2}
 80014e4:	8023      	strh	r3, [r4, #0]
 80014e6:	3402      	adds	r4, #2
 80014e8:	0c1b      	lsrs	r3, r3, #16
 80014ea:	7023      	strb	r3, [r4, #0]
 80014ec:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80014f0:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80014f4:	4abf      	ldr	r2, [pc, #764]	; (80017f4 <Program+0x7b4>)
 80014f6:	f203 14ef 	addw	r4, r3, #495	; 0x1ef
 80014fa:	4613      	mov	r3, r2
 80014fc:	cb07      	ldmia	r3!, {r0, r1, r2}
 80014fe:	6020      	str	r0, [r4, #0]
 8001500:	6061      	str	r1, [r4, #4]
 8001502:	60a2      	str	r2, [r4, #8]
 8001504:	881a      	ldrh	r2, [r3, #0]
 8001506:	789b      	ldrb	r3, [r3, #2]
 8001508:	81a2      	strh	r2, [r4, #12]
 800150a:	73a3      	strb	r3, [r4, #14]
 800150c:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001510:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001514:	4ab8      	ldr	r2, [pc, #736]	; (80017f8 <Program+0x7b8>)
 8001516:	f503 74ff 	add.w	r4, r3, #510	; 0x1fe
 800151a:	4613      	mov	r3, r2
 800151c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800151e:	6020      	str	r0, [r4, #0]
 8001520:	6061      	str	r1, [r4, #4]
 8001522:	60a2      	str	r2, [r4, #8]
 8001524:	881a      	ldrh	r2, [r3, #0]
 8001526:	789b      	ldrb	r3, [r3, #2]
 8001528:	81a2      	strh	r2, [r4, #12]
 800152a:	73a3      	strb	r3, [r4, #14]
 800152c:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001530:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001534:	4ab1      	ldr	r2, [pc, #708]	; (80017fc <Program+0x7bc>)
 8001536:	f203 240d 	addw	r4, r3, #525	; 0x20d
 800153a:	4613      	mov	r3, r2
 800153c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800153e:	6020      	str	r0, [r4, #0]
 8001540:	6061      	str	r1, [r4, #4]
 8001542:	60a2      	str	r2, [r4, #8]
 8001544:	881a      	ldrh	r2, [r3, #0]
 8001546:	789b      	ldrb	r3, [r3, #2]
 8001548:	81a2      	strh	r2, [r4, #12]
 800154a:	73a3      	strb	r3, [r4, #14]
 800154c:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001550:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001554:	4aaa      	ldr	r2, [pc, #680]	; (8001800 <Program+0x7c0>)
 8001556:	f503 7407 	add.w	r4, r3, #540	; 0x21c
 800155a:	4613      	mov	r3, r2
 800155c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800155e:	c407      	stmia	r4!, {r0, r1, r2}
 8001560:	8023      	strh	r3, [r4, #0]
 8001562:	3402      	adds	r4, #2
 8001564:	0c1b      	lsrs	r3, r3, #16
 8001566:	7023      	strb	r3, [r4, #0]
 8001568:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800156c:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001570:	4aa4      	ldr	r2, [pc, #656]	; (8001804 <Program+0x7c4>)
 8001572:	f203 242b 	addw	r4, r3, #555	; 0x22b
 8001576:	4613      	mov	r3, r2
 8001578:	cb07      	ldmia	r3!, {r0, r1, r2}
 800157a:	6020      	str	r0, [r4, #0]
 800157c:	6061      	str	r1, [r4, #4]
 800157e:	60a2      	str	r2, [r4, #8]
 8001580:	881a      	ldrh	r2, [r3, #0]
 8001582:	789b      	ldrb	r3, [r3, #2]
 8001584:	81a2      	strh	r2, [r4, #12]
 8001586:	73a3      	strb	r3, [r4, #14]
 8001588:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800158c:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001590:	4a9d      	ldr	r2, [pc, #628]	; (8001808 <Program+0x7c8>)
 8001592:	f203 243a 	addw	r4, r3, #570	; 0x23a
 8001596:	4613      	mov	r3, r2
 8001598:	cb07      	ldmia	r3!, {r0, r1, r2}
 800159a:	6020      	str	r0, [r4, #0]
 800159c:	6061      	str	r1, [r4, #4]
 800159e:	60a2      	str	r2, [r4, #8]
 80015a0:	881a      	ldrh	r2, [r3, #0]
 80015a2:	789b      	ldrb	r3, [r3, #2]
 80015a4:	81a2      	strh	r2, [r4, #12]
 80015a6:	73a3      	strb	r3, [r4, #14]
 80015a8:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80015ac:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80015b0:	4a96      	ldr	r2, [pc, #600]	; (800180c <Program+0x7cc>)
 80015b2:	f203 2449 	addw	r4, r3, #585	; 0x249
 80015b6:	4613      	mov	r3, r2
 80015b8:	cb07      	ldmia	r3!, {r0, r1, r2}
 80015ba:	6020      	str	r0, [r4, #0]
 80015bc:	6061      	str	r1, [r4, #4]
 80015be:	60a2      	str	r2, [r4, #8]
 80015c0:	881a      	ldrh	r2, [r3, #0]
 80015c2:	789b      	ldrb	r3, [r3, #2]
 80015c4:	81a2      	strh	r2, [r4, #12]
 80015c6:	73a3      	strb	r3, [r4, #14]
 80015c8:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80015cc:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80015d0:	4a8f      	ldr	r2, [pc, #572]	; (8001810 <Program+0x7d0>)
 80015d2:	f503 7416 	add.w	r4, r3, #600	; 0x258
 80015d6:	4613      	mov	r3, r2
 80015d8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80015da:	c407      	stmia	r4!, {r0, r1, r2}
 80015dc:	8023      	strh	r3, [r4, #0]
 80015de:	3402      	adds	r4, #2
 80015e0:	0c1b      	lsrs	r3, r3, #16
 80015e2:	7023      	strb	r3, [r4, #0]
 80015e4:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80015e8:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80015ec:	4a89      	ldr	r2, [pc, #548]	; (8001814 <Program+0x7d4>)
 80015ee:	f203 2467 	addw	r4, r3, #615	; 0x267
 80015f2:	4613      	mov	r3, r2
 80015f4:	cb07      	ldmia	r3!, {r0, r1, r2}
 80015f6:	6020      	str	r0, [r4, #0]
 80015f8:	6061      	str	r1, [r4, #4]
 80015fa:	60a2      	str	r2, [r4, #8]
 80015fc:	881a      	ldrh	r2, [r3, #0]
 80015fe:	789b      	ldrb	r3, [r3, #2]
 8001600:	81a2      	strh	r2, [r4, #12]
 8001602:	73a3      	strb	r3, [r4, #14]
 8001604:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001608:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 800160c:	4a82      	ldr	r2, [pc, #520]	; (8001818 <Program+0x7d8>)
 800160e:	f203 2476 	addw	r4, r3, #630	; 0x276
 8001612:	4613      	mov	r3, r2
 8001614:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001616:	6020      	str	r0, [r4, #0]
 8001618:	6061      	str	r1, [r4, #4]
 800161a:	60a2      	str	r2, [r4, #8]
 800161c:	881a      	ldrh	r2, [r3, #0]
 800161e:	789b      	ldrb	r3, [r3, #2]
 8001620:	81a2      	strh	r2, [r4, #12]
 8001622:	73a3      	strb	r3, [r4, #14]
 8001624:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001628:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 800162c:	4a7b      	ldr	r2, [pc, #492]	; (800181c <Program+0x7dc>)
 800162e:	f203 2485 	addw	r4, r3, #645	; 0x285
 8001632:	4613      	mov	r3, r2
 8001634:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001636:	6020      	str	r0, [r4, #0]
 8001638:	6061      	str	r1, [r4, #4]
 800163a:	60a2      	str	r2, [r4, #8]
 800163c:	881a      	ldrh	r2, [r3, #0]
 800163e:	789b      	ldrb	r3, [r3, #2]
 8001640:	81a2      	strh	r2, [r4, #12]
 8001642:	73a3      	strb	r3, [r4, #14]
 8001644:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001648:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 800164c:	4a74      	ldr	r2, [pc, #464]	; (8001820 <Program+0x7e0>)
 800164e:	f503 7425 	add.w	r4, r3, #660	; 0x294
 8001652:	4613      	mov	r3, r2
 8001654:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001656:	c407      	stmia	r4!, {r0, r1, r2}
 8001658:	8023      	strh	r3, [r4, #0]
 800165a:	3402      	adds	r4, #2
 800165c:	0c1b      	lsrs	r3, r3, #16
 800165e:	7023      	strb	r3, [r4, #0]
 8001660:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001664:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001668:	4a6e      	ldr	r2, [pc, #440]	; (8001824 <Program+0x7e4>)
 800166a:	f203 24a3 	addw	r4, r3, #675	; 0x2a3
 800166e:	4613      	mov	r3, r2
 8001670:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001672:	6020      	str	r0, [r4, #0]
 8001674:	6061      	str	r1, [r4, #4]
 8001676:	60a2      	str	r2, [r4, #8]
 8001678:	881a      	ldrh	r2, [r3, #0]
 800167a:	789b      	ldrb	r3, [r3, #2]
 800167c:	81a2      	strh	r2, [r4, #12]
 800167e:	73a3      	strb	r3, [r4, #14]
 8001680:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001684:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001688:	4a67      	ldr	r2, [pc, #412]	; (8001828 <Program+0x7e8>)
 800168a:	f203 24b2 	addw	r4, r3, #690	; 0x2b2
 800168e:	4613      	mov	r3, r2
 8001690:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001692:	6020      	str	r0, [r4, #0]
 8001694:	6061      	str	r1, [r4, #4]
 8001696:	60a2      	str	r2, [r4, #8]
 8001698:	881a      	ldrh	r2, [r3, #0]
 800169a:	789b      	ldrb	r3, [r3, #2]
 800169c:	81a2      	strh	r2, [r4, #12]
 800169e:	73a3      	strb	r3, [r4, #14]
 80016a0:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80016a4:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80016a8:	4a60      	ldr	r2, [pc, #384]	; (800182c <Program+0x7ec>)
 80016aa:	f203 24c1 	addw	r4, r3, #705	; 0x2c1
 80016ae:	4613      	mov	r3, r2
 80016b0:	cb07      	ldmia	r3!, {r0, r1, r2}
 80016b2:	6020      	str	r0, [r4, #0]
 80016b4:	6061      	str	r1, [r4, #4]
 80016b6:	60a2      	str	r2, [r4, #8]
 80016b8:	881a      	ldrh	r2, [r3, #0]
 80016ba:	789b      	ldrb	r3, [r3, #2]
 80016bc:	81a2      	strh	r2, [r4, #12]
 80016be:	73a3      	strb	r3, [r4, #14]
 80016c0:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80016c4:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80016c8:	4a59      	ldr	r2, [pc, #356]	; (8001830 <Program+0x7f0>)
 80016ca:	f503 7434 	add.w	r4, r3, #720	; 0x2d0
 80016ce:	4613      	mov	r3, r2
 80016d0:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80016d2:	c407      	stmia	r4!, {r0, r1, r2}
 80016d4:	8023      	strh	r3, [r4, #0]
 80016d6:	3402      	adds	r4, #2
 80016d8:	0c1b      	lsrs	r3, r3, #16
 80016da:	7023      	strb	r3, [r4, #0]
 80016dc:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80016e0:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80016e4:	4a53      	ldr	r2, [pc, #332]	; (8001834 <Program+0x7f4>)
 80016e6:	f203 24df 	addw	r4, r3, #735	; 0x2df
 80016ea:	4613      	mov	r3, r2
 80016ec:	cb07      	ldmia	r3!, {r0, r1, r2}
 80016ee:	6020      	str	r0, [r4, #0]
 80016f0:	6061      	str	r1, [r4, #4]
 80016f2:	60a2      	str	r2, [r4, #8]
 80016f4:	881a      	ldrh	r2, [r3, #0]
 80016f6:	789b      	ldrb	r3, [r3, #2]
 80016f8:	81a2      	strh	r2, [r4, #12]
 80016fa:	73a3      	strb	r3, [r4, #14]
 80016fc:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001700:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001704:	4a4c      	ldr	r2, [pc, #304]	; (8001838 <Program+0x7f8>)
 8001706:	f203 24ee 	addw	r4, r3, #750	; 0x2ee
 800170a:	4613      	mov	r3, r2
 800170c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800170e:	6020      	str	r0, [r4, #0]
 8001710:	6061      	str	r1, [r4, #4]
 8001712:	60a2      	str	r2, [r4, #8]
 8001714:	881a      	ldrh	r2, [r3, #0]
 8001716:	789b      	ldrb	r3, [r3, #2]
 8001718:	81a2      	strh	r2, [r4, #12]
 800171a:	73a3      	strb	r3, [r4, #14]
 800171c:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001720:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001724:	4a45      	ldr	r2, [pc, #276]	; (800183c <Program+0x7fc>)
 8001726:	f203 24fd 	addw	r4, r3, #765	; 0x2fd
 800172a:	4613      	mov	r3, r2
 800172c:	cb07      	ldmia	r3!, {r0, r1, r2}
 800172e:	6020      	str	r0, [r4, #0]
 8001730:	6061      	str	r1, [r4, #4]
 8001732:	60a2      	str	r2, [r4, #8]
 8001734:	881a      	ldrh	r2, [r3, #0]
 8001736:	789b      	ldrb	r3, [r3, #2]
 8001738:	81a2      	strh	r2, [r4, #12]
 800173a:	73a3      	strb	r3, [r4, #14]
 800173c:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001740:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001744:	4a3e      	ldr	r2, [pc, #248]	; (8001840 <Program+0x800>)
 8001746:	f503 7443 	add.w	r4, r3, #780	; 0x30c
 800174a:	4613      	mov	r3, r2
 800174c:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 800174e:	c407      	stmia	r4!, {r0, r1, r2}
 8001750:	8023      	strh	r3, [r4, #0]
 8001752:	3402      	adds	r4, #2
 8001754:	0c1b      	lsrs	r3, r3, #16
 8001756:	7023      	strb	r3, [r4, #0]
 8001758:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800175c:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001760:	4a38      	ldr	r2, [pc, #224]	; (8001844 <Program+0x804>)
 8001762:	f203 341b 	addw	r4, r3, #795	; 0x31b
 8001766:	4613      	mov	r3, r2
 8001768:	cb07      	ldmia	r3!, {r0, r1, r2}
 800176a:	6020      	str	r0, [r4, #0]
 800176c:	6061      	str	r1, [r4, #4]
 800176e:	60a2      	str	r2, [r4, #8]
 8001770:	881a      	ldrh	r2, [r3, #0]
 8001772:	789b      	ldrb	r3, [r3, #2]
 8001774:	81a2      	strh	r2, [r4, #12]
 8001776:	73a3      	strb	r3, [r4, #14]
 8001778:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800177c:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001780:	4a31      	ldr	r2, [pc, #196]	; (8001848 <Program+0x808>)
 8001782:	f203 342a 	addw	r4, r3, #810	; 0x32a
 8001786:	4613      	mov	r3, r2
 8001788:	cb07      	ldmia	r3!, {r0, r1, r2}
 800178a:	6020      	str	r0, [r4, #0]
 800178c:	6061      	str	r1, [r4, #4]
 800178e:	60a2      	str	r2, [r4, #8]
 8001790:	881a      	ldrh	r2, [r3, #0]
 8001792:	789b      	ldrb	r3, [r3, #2]
 8001794:	81a2      	strh	r2, [r4, #12]
 8001796:	73a3      	strb	r3, [r4, #14]
 8001798:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800179c:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80017a0:	4a2a      	ldr	r2, [pc, #168]	; (800184c <Program+0x80c>)
 80017a2:	f203 3439 	addw	r4, r3, #825	; 0x339
 80017a6:	4613      	mov	r3, r2
 80017a8:	cb07      	ldmia	r3!, {r0, r1, r2}
 80017aa:	6020      	str	r0, [r4, #0]
 80017ac:	6061      	str	r1, [r4, #4]
 80017ae:	60a2      	str	r2, [r4, #8]
 80017b0:	881a      	ldrh	r2, [r3, #0]
 80017b2:	789b      	ldrb	r3, [r3, #2]
 80017b4:	81a2      	strh	r2, [r4, #12]
 80017b6:	73a3      	strb	r3, [r4, #14]
 80017b8:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80017bc:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80017c0:	4a23      	ldr	r2, [pc, #140]	; (8001850 <Program+0x810>)
 80017c2:	f503 7452 	add.w	r4, r3, #840	; 0x348
 80017c6:	4613      	mov	r3, r2
 80017c8:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80017ca:	c407      	stmia	r4!, {r0, r1, r2}
 80017cc:	8023      	strh	r3, [r4, #0]
 80017ce:	3402      	adds	r4, #2
 80017d0:	0c1b      	lsrs	r3, r3, #16
 80017d2:	7023      	strb	r3, [r4, #0]
 80017d4:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80017d8:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80017dc:	4a1d      	ldr	r2, [pc, #116]	; (8001854 <Program+0x814>)
 80017de:	f203 3457 	addw	r4, r3, #855	; 0x357
 80017e2:	e039      	b.n	8001858 <Program+0x818>
 80017e4:	08009474 	.word	0x08009474
 80017e8:	08009484 	.word	0x08009484
 80017ec:	08009494 	.word	0x08009494
 80017f0:	080094a4 	.word	0x080094a4
 80017f4:	080094b4 	.word	0x080094b4
 80017f8:	080094c4 	.word	0x080094c4
 80017fc:	080094d4 	.word	0x080094d4
 8001800:	080094e4 	.word	0x080094e4
 8001804:	080094f4 	.word	0x080094f4
 8001808:	08009504 	.word	0x08009504
 800180c:	08009514 	.word	0x08009514
 8001810:	08009524 	.word	0x08009524
 8001814:	08009534 	.word	0x08009534
 8001818:	08009544 	.word	0x08009544
 800181c:	08009554 	.word	0x08009554
 8001820:	08009564 	.word	0x08009564
 8001824:	08009574 	.word	0x08009574
 8001828:	08009584 	.word	0x08009584
 800182c:	08009594 	.word	0x08009594
 8001830:	080095a4 	.word	0x080095a4
 8001834:	080095b4 	.word	0x080095b4
 8001838:	080095c4 	.word	0x080095c4
 800183c:	080095d4 	.word	0x080095d4
 8001840:	080095e4 	.word	0x080095e4
 8001844:	080095f4 	.word	0x080095f4
 8001848:	08009604 	.word	0x08009604
 800184c:	08009614 	.word	0x08009614
 8001850:	08009624 	.word	0x08009624
 8001854:	08009634 	.word	0x08009634
 8001858:	4613      	mov	r3, r2
 800185a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800185c:	6020      	str	r0, [r4, #0]
 800185e:	6061      	str	r1, [r4, #4]
 8001860:	60a2      	str	r2, [r4, #8]
 8001862:	881a      	ldrh	r2, [r3, #0]
 8001864:	789b      	ldrb	r3, [r3, #2]
 8001866:	81a2      	strh	r2, [r4, #12]
 8001868:	73a3      	strb	r3, [r4, #14]
 800186a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800186e:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001872:	4adb      	ldr	r2, [pc, #876]	; (8001be0 <Program+0xba0>)
 8001874:	f203 3466 	addw	r4, r3, #870	; 0x366
 8001878:	4613      	mov	r3, r2
 800187a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800187c:	6020      	str	r0, [r4, #0]
 800187e:	6061      	str	r1, [r4, #4]
 8001880:	60a2      	str	r2, [r4, #8]
 8001882:	881a      	ldrh	r2, [r3, #0]
 8001884:	789b      	ldrb	r3, [r3, #2]
 8001886:	81a2      	strh	r2, [r4, #12]
 8001888:	73a3      	strb	r3, [r4, #14]
 800188a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800188e:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001892:	4ad4      	ldr	r2, [pc, #848]	; (8001be4 <Program+0xba4>)
 8001894:	f203 3475 	addw	r4, r3, #885	; 0x375
 8001898:	4613      	mov	r3, r2
 800189a:	cb07      	ldmia	r3!, {r0, r1, r2}
 800189c:	6020      	str	r0, [r4, #0]
 800189e:	6061      	str	r1, [r4, #4]
 80018a0:	60a2      	str	r2, [r4, #8]
 80018a2:	881a      	ldrh	r2, [r3, #0]
 80018a4:	789b      	ldrb	r3, [r3, #2]
 80018a6:	81a2      	strh	r2, [r4, #12]
 80018a8:	73a3      	strb	r3, [r4, #14]
 80018aa:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80018ae:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80018b2:	4acd      	ldr	r2, [pc, #820]	; (8001be8 <Program+0xba8>)
 80018b4:	f503 7461 	add.w	r4, r3, #900	; 0x384
 80018b8:	4613      	mov	r3, r2
 80018ba:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80018bc:	c407      	stmia	r4!, {r0, r1, r2}
 80018be:	8023      	strh	r3, [r4, #0]
 80018c0:	3402      	adds	r4, #2
 80018c2:	0c1b      	lsrs	r3, r3, #16
 80018c4:	7023      	strb	r3, [r4, #0]
 80018c6:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80018ca:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80018ce:	4ac7      	ldr	r2, [pc, #796]	; (8001bec <Program+0xbac>)
 80018d0:	f203 3493 	addw	r4, r3, #915	; 0x393
 80018d4:	4613      	mov	r3, r2
 80018d6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80018d8:	6020      	str	r0, [r4, #0]
 80018da:	6061      	str	r1, [r4, #4]
 80018dc:	60a2      	str	r2, [r4, #8]
 80018de:	881a      	ldrh	r2, [r3, #0]
 80018e0:	789b      	ldrb	r3, [r3, #2]
 80018e2:	81a2      	strh	r2, [r4, #12]
 80018e4:	73a3      	strb	r3, [r4, #14]
 80018e6:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80018ea:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80018ee:	4ac0      	ldr	r2, [pc, #768]	; (8001bf0 <Program+0xbb0>)
 80018f0:	f203 34a2 	addw	r4, r3, #930	; 0x3a2
 80018f4:	4613      	mov	r3, r2
 80018f6:	cb07      	ldmia	r3!, {r0, r1, r2}
 80018f8:	6020      	str	r0, [r4, #0]
 80018fa:	6061      	str	r1, [r4, #4]
 80018fc:	60a2      	str	r2, [r4, #8]
 80018fe:	881a      	ldrh	r2, [r3, #0]
 8001900:	789b      	ldrb	r3, [r3, #2]
 8001902:	81a2      	strh	r2, [r4, #12]
 8001904:	73a3      	strb	r3, [r4, #14]
 8001906:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800190a:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 800190e:	4ab9      	ldr	r2, [pc, #740]	; (8001bf4 <Program+0xbb4>)
 8001910:	f203 34b1 	addw	r4, r3, #945	; 0x3b1
 8001914:	4613      	mov	r3, r2
 8001916:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001918:	6020      	str	r0, [r4, #0]
 800191a:	6061      	str	r1, [r4, #4]
 800191c:	60a2      	str	r2, [r4, #8]
 800191e:	881a      	ldrh	r2, [r3, #0]
 8001920:	789b      	ldrb	r3, [r3, #2]
 8001922:	81a2      	strh	r2, [r4, #12]
 8001924:	73a3      	strb	r3, [r4, #14]
 8001926:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 800192a:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 800192e:	4ab2      	ldr	r2, [pc, #712]	; (8001bf8 <Program+0xbb8>)
 8001930:	f503 7470 	add.w	r4, r3, #960	; 0x3c0
 8001934:	4613      	mov	r3, r2
 8001936:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001938:	c407      	stmia	r4!, {r0, r1, r2}
 800193a:	8023      	strh	r3, [r4, #0]
 800193c:	3402      	adds	r4, #2
 800193e:	0c1b      	lsrs	r3, r3, #16
 8001940:	7023      	strb	r3, [r4, #0]
 8001942:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001946:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 800194a:	4aac      	ldr	r2, [pc, #688]	; (8001bfc <Program+0xbbc>)
 800194c:	f203 34cf 	addw	r4, r3, #975	; 0x3cf
 8001950:	4613      	mov	r3, r2
 8001952:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001954:	6020      	str	r0, [r4, #0]
 8001956:	6061      	str	r1, [r4, #4]
 8001958:	60a2      	str	r2, [r4, #8]
 800195a:	881a      	ldrh	r2, [r3, #0]
 800195c:	789b      	ldrb	r3, [r3, #2]
 800195e:	81a2      	strh	r2, [r4, #12]
 8001960:	73a3      	strb	r3, [r4, #14]
 8001962:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001966:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 800196a:	4aa5      	ldr	r2, [pc, #660]	; (8001c00 <Program+0xbc0>)
 800196c:	f203 34de 	addw	r4, r3, #990	; 0x3de
 8001970:	4613      	mov	r3, r2
 8001972:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001974:	6020      	str	r0, [r4, #0]
 8001976:	6061      	str	r1, [r4, #4]
 8001978:	60a2      	str	r2, [r4, #8]
 800197a:	881a      	ldrh	r2, [r3, #0]
 800197c:	789b      	ldrb	r3, [r3, #2]
 800197e:	81a2      	strh	r2, [r4, #12]
 8001980:	73a3      	strb	r3, [r4, #14]
 8001982:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001986:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 800198a:	4a9e      	ldr	r2, [pc, #632]	; (8001c04 <Program+0xbc4>)
 800198c:	f203 34ed 	addw	r4, r3, #1005	; 0x3ed
 8001990:	4613      	mov	r3, r2
 8001992:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001994:	6020      	str	r0, [r4, #0]
 8001996:	6061      	str	r1, [r4, #4]
 8001998:	60a2      	str	r2, [r4, #8]
 800199a:	881a      	ldrh	r2, [r3, #0]
 800199c:	789b      	ldrb	r3, [r3, #2]
 800199e:	81a2      	strh	r2, [r4, #12]
 80019a0:	73a3      	strb	r3, [r4, #14]
 80019a2:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80019a6:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80019aa:	4a97      	ldr	r2, [pc, #604]	; (8001c08 <Program+0xbc8>)
 80019ac:	f503 747f 	add.w	r4, r3, #1020	; 0x3fc
 80019b0:	4613      	mov	r3, r2
 80019b2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 80019b4:	c407      	stmia	r4!, {r0, r1, r2}
 80019b6:	8023      	strh	r3, [r4, #0]
 80019b8:	3402      	adds	r4, #2
 80019ba:	0c1b      	lsrs	r3, r3, #16
 80019bc:	7023      	strb	r3, [r4, #0]
 80019be:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80019c2:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80019c6:	4a91      	ldr	r2, [pc, #580]	; (8001c0c <Program+0xbcc>)
 80019c8:	f203 440b 	addw	r4, r3, #1035	; 0x40b
 80019cc:	4613      	mov	r3, r2
 80019ce:	cb07      	ldmia	r3!, {r0, r1, r2}
 80019d0:	6020      	str	r0, [r4, #0]
 80019d2:	6061      	str	r1, [r4, #4]
 80019d4:	60a2      	str	r2, [r4, #8]
 80019d6:	881a      	ldrh	r2, [r3, #0]
 80019d8:	789b      	ldrb	r3, [r3, #2]
 80019da:	81a2      	strh	r2, [r4, #12]
 80019dc:	73a3      	strb	r3, [r4, #14]
 80019de:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 80019e2:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 80019e6:	4a8a      	ldr	r2, [pc, #552]	; (8001c10 <Program+0xbd0>)
 80019e8:	f203 441a 	addw	r4, r3, #1050	; 0x41a
 80019ec:	4613      	mov	r3, r2
 80019ee:	cb07      	ldmia	r3!, {r0, r1, r2}
 80019f0:	6020      	str	r0, [r4, #0]
 80019f2:	6061      	str	r1, [r4, #4]
 80019f4:	60a2      	str	r2, [r4, #8]
 80019f6:	881a      	ldrh	r2, [r3, #0]
 80019f8:	789b      	ldrb	r3, [r3, #2]
 80019fa:	81a2      	strh	r2, [r4, #12]
 80019fc:	73a3      	strb	r3, [r4, #14]
 80019fe:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001a02:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001a06:	4a83      	ldr	r2, [pc, #524]	; (8001c14 <Program+0xbd4>)
 8001a08:	f203 4429 	addw	r4, r3, #1065	; 0x429
 8001a0c:	4613      	mov	r3, r2
 8001a0e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001a10:	6020      	str	r0, [r4, #0]
 8001a12:	6061      	str	r1, [r4, #4]
 8001a14:	60a2      	str	r2, [r4, #8]
 8001a16:	881a      	ldrh	r2, [r3, #0]
 8001a18:	789b      	ldrb	r3, [r3, #2]
 8001a1a:	81a2      	strh	r2, [r4, #12]
 8001a1c:	73a3      	strb	r3, [r4, #14]
 8001a1e:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001a22:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001a26:	4a7c      	ldr	r2, [pc, #496]	; (8001c18 <Program+0xbd8>)
 8001a28:	f503 6487 	add.w	r4, r3, #1080	; 0x438
 8001a2c:	4613      	mov	r3, r2
 8001a2e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001a30:	c407      	stmia	r4!, {r0, r1, r2}
 8001a32:	8023      	strh	r3, [r4, #0]
 8001a34:	3402      	adds	r4, #2
 8001a36:	0c1b      	lsrs	r3, r3, #16
 8001a38:	7023      	strb	r3, [r4, #0]
 8001a3a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001a3e:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001a42:	4a76      	ldr	r2, [pc, #472]	; (8001c1c <Program+0xbdc>)
 8001a44:	f203 4447 	addw	r4, r3, #1095	; 0x447
 8001a48:	4613      	mov	r3, r2
 8001a4a:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001a4c:	6020      	str	r0, [r4, #0]
 8001a4e:	6061      	str	r1, [r4, #4]
 8001a50:	60a2      	str	r2, [r4, #8]
 8001a52:	881a      	ldrh	r2, [r3, #0]
 8001a54:	789b      	ldrb	r3, [r3, #2]
 8001a56:	81a2      	strh	r2, [r4, #12]
 8001a58:	73a3      	strb	r3, [r4, #14]
 8001a5a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001a5e:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001a62:	4a6f      	ldr	r2, [pc, #444]	; (8001c20 <Program+0xbe0>)
 8001a64:	f203 4456 	addw	r4, r3, #1110	; 0x456
 8001a68:	4613      	mov	r3, r2
 8001a6a:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001a6c:	6020      	str	r0, [r4, #0]
 8001a6e:	6061      	str	r1, [r4, #4]
 8001a70:	60a2      	str	r2, [r4, #8]
 8001a72:	881a      	ldrh	r2, [r3, #0]
 8001a74:	789b      	ldrb	r3, [r3, #2]
 8001a76:	81a2      	strh	r2, [r4, #12]
 8001a78:	73a3      	strb	r3, [r4, #14]
 8001a7a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001a7e:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001a82:	4a68      	ldr	r2, [pc, #416]	; (8001c24 <Program+0xbe4>)
 8001a84:	f203 4465 	addw	r4, r3, #1125	; 0x465
 8001a88:	4613      	mov	r3, r2
 8001a8a:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001a8c:	6020      	str	r0, [r4, #0]
 8001a8e:	6061      	str	r1, [r4, #4]
 8001a90:	60a2      	str	r2, [r4, #8]
 8001a92:	881a      	ldrh	r2, [r3, #0]
 8001a94:	789b      	ldrb	r3, [r3, #2]
 8001a96:	81a2      	strh	r2, [r4, #12]
 8001a98:	73a3      	strb	r3, [r4, #14]
 8001a9a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001a9e:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001aa2:	4a61      	ldr	r2, [pc, #388]	; (8001c28 <Program+0xbe8>)
 8001aa4:	f203 4474 	addw	r4, r3, #1140	; 0x474
 8001aa8:	4613      	mov	r3, r2
 8001aaa:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001aac:	c407      	stmia	r4!, {r0, r1, r2}
 8001aae:	8023      	strh	r3, [r4, #0]
 8001ab0:	3402      	adds	r4, #2
 8001ab2:	0c1b      	lsrs	r3, r3, #16
 8001ab4:	7023      	strb	r3, [r4, #0]
 8001ab6:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001aba:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001abe:	4a5b      	ldr	r2, [pc, #364]	; (8001c2c <Program+0xbec>)
 8001ac0:	f203 4483 	addw	r4, r3, #1155	; 0x483
 8001ac4:	4613      	mov	r3, r2
 8001ac6:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001ac8:	6020      	str	r0, [r4, #0]
 8001aca:	6061      	str	r1, [r4, #4]
 8001acc:	60a2      	str	r2, [r4, #8]
 8001ace:	881a      	ldrh	r2, [r3, #0]
 8001ad0:	789b      	ldrb	r3, [r3, #2]
 8001ad2:	81a2      	strh	r2, [r4, #12]
 8001ad4:	73a3      	strb	r3, [r4, #14]
 8001ad6:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001ada:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001ade:	4a54      	ldr	r2, [pc, #336]	; (8001c30 <Program+0xbf0>)
 8001ae0:	f203 4492 	addw	r4, r3, #1170	; 0x492
 8001ae4:	4613      	mov	r3, r2
 8001ae6:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001ae8:	6020      	str	r0, [r4, #0]
 8001aea:	6061      	str	r1, [r4, #4]
 8001aec:	60a2      	str	r2, [r4, #8]
 8001aee:	881a      	ldrh	r2, [r3, #0]
 8001af0:	789b      	ldrb	r3, [r3, #2]
 8001af2:	81a2      	strh	r2, [r4, #12]
 8001af4:	73a3      	strb	r3, [r4, #14]
 8001af6:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001afa:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001afe:	4a4d      	ldr	r2, [pc, #308]	; (8001c34 <Program+0xbf4>)
 8001b00:	f203 44a1 	addw	r4, r3, #1185	; 0x4a1
 8001b04:	4613      	mov	r3, r2
 8001b06:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001b08:	6020      	str	r0, [r4, #0]
 8001b0a:	6061      	str	r1, [r4, #4]
 8001b0c:	60a2      	str	r2, [r4, #8]
 8001b0e:	881a      	ldrh	r2, [r3, #0]
 8001b10:	789b      	ldrb	r3, [r3, #2]
 8001b12:	81a2      	strh	r2, [r4, #12]
 8001b14:	73a3      	strb	r3, [r4, #14]
 8001b16:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001b1a:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001b1e:	4a46      	ldr	r2, [pc, #280]	; (8001c38 <Program+0xbf8>)
 8001b20:	f503 6496 	add.w	r4, r3, #1200	; 0x4b0
 8001b24:	4613      	mov	r3, r2
 8001b26:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001b28:	c407      	stmia	r4!, {r0, r1, r2}
 8001b2a:	8023      	strh	r3, [r4, #0]
 8001b2c:	3402      	adds	r4, #2
 8001b2e:	0c1b      	lsrs	r3, r3, #16
 8001b30:	7023      	strb	r3, [r4, #0]
 8001b32:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001b36:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001b3a:	4a40      	ldr	r2, [pc, #256]	; (8001c3c <Program+0xbfc>)
 8001b3c:	f203 44bf 	addw	r4, r3, #1215	; 0x4bf
 8001b40:	4613      	mov	r3, r2
 8001b42:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001b44:	6020      	str	r0, [r4, #0]
 8001b46:	6061      	str	r1, [r4, #4]
 8001b48:	60a2      	str	r2, [r4, #8]
 8001b4a:	881a      	ldrh	r2, [r3, #0]
 8001b4c:	789b      	ldrb	r3, [r3, #2]
 8001b4e:	81a2      	strh	r2, [r4, #12]
 8001b50:	73a3      	strb	r3, [r4, #14]
 8001b52:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001b56:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001b5a:	4a39      	ldr	r2, [pc, #228]	; (8001c40 <Program+0xc00>)
 8001b5c:	f203 44ce 	addw	r4, r3, #1230	; 0x4ce
 8001b60:	4613      	mov	r3, r2
 8001b62:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001b64:	6020      	str	r0, [r4, #0]
 8001b66:	6061      	str	r1, [r4, #4]
 8001b68:	60a2      	str	r2, [r4, #8]
 8001b6a:	881a      	ldrh	r2, [r3, #0]
 8001b6c:	789b      	ldrb	r3, [r3, #2]
 8001b6e:	81a2      	strh	r2, [r4, #12]
 8001b70:	73a3      	strb	r3, [r4, #14]
 8001b72:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001b76:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001b7a:	4a32      	ldr	r2, [pc, #200]	; (8001c44 <Program+0xc04>)
 8001b7c:	f203 44dd 	addw	r4, r3, #1245	; 0x4dd
 8001b80:	4613      	mov	r3, r2
 8001b82:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001b84:	6020      	str	r0, [r4, #0]
 8001b86:	6061      	str	r1, [r4, #4]
 8001b88:	60a2      	str	r2, [r4, #8]
 8001b8a:	881a      	ldrh	r2, [r3, #0]
 8001b8c:	789b      	ldrb	r3, [r3, #2]
 8001b8e:	81a2      	strh	r2, [r4, #12]
 8001b90:	73a3      	strb	r3, [r4, #14]
 8001b92:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001b96:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001b9a:	4a2b      	ldr	r2, [pc, #172]	; (8001c48 <Program+0xc08>)
 8001b9c:	f203 44ec 	addw	r4, r3, #1260	; 0x4ec
 8001ba0:	4613      	mov	r3, r2
 8001ba2:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001ba4:	c407      	stmia	r4!, {r0, r1, r2}
 8001ba6:	8023      	strh	r3, [r4, #0]
 8001ba8:	3402      	adds	r4, #2
 8001baa:	0c1b      	lsrs	r3, r3, #16
 8001bac:	7023      	strb	r3, [r4, #0]
 8001bae:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001bb2:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001bb6:	4a25      	ldr	r2, [pc, #148]	; (8001c4c <Program+0xc0c>)
 8001bb8:	f203 44fb 	addw	r4, r3, #1275	; 0x4fb
 8001bbc:	4613      	mov	r3, r2
 8001bbe:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001bc0:	6020      	str	r0, [r4, #0]
 8001bc2:	6061      	str	r1, [r4, #4]
 8001bc4:	60a2      	str	r2, [r4, #8]
 8001bc6:	881a      	ldrh	r2, [r3, #0]
 8001bc8:	789b      	ldrb	r3, [r3, #2]
 8001bca:	81a2      	strh	r2, [r4, #12]
 8001bcc:	73a3      	strb	r3, [r4, #14]
 8001bce:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001bd2:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001bd6:	4a1e      	ldr	r2, [pc, #120]	; (8001c50 <Program+0xc10>)
 8001bd8:	f203 540a 	addw	r4, r3, #1290	; 0x50a
 8001bdc:	e03a      	b.n	8001c54 <Program+0xc14>
 8001bde:	bf00      	nop
 8001be0:	08009644 	.word	0x08009644
 8001be4:	08009654 	.word	0x08009654
 8001be8:	08009664 	.word	0x08009664
 8001bec:	08009674 	.word	0x08009674
 8001bf0:	08009684 	.word	0x08009684
 8001bf4:	08009694 	.word	0x08009694
 8001bf8:	080096a4 	.word	0x080096a4
 8001bfc:	080096b4 	.word	0x080096b4
 8001c00:	080096c4 	.word	0x080096c4
 8001c04:	080096d4 	.word	0x080096d4
 8001c08:	080096e4 	.word	0x080096e4
 8001c0c:	080096f4 	.word	0x080096f4
 8001c10:	08009704 	.word	0x08009704
 8001c14:	08009714 	.word	0x08009714
 8001c18:	08009724 	.word	0x08009724
 8001c1c:	08009734 	.word	0x08009734
 8001c20:	08009744 	.word	0x08009744
 8001c24:	08009754 	.word	0x08009754
 8001c28:	08009764 	.word	0x08009764
 8001c2c:	08009774 	.word	0x08009774
 8001c30:	08009784 	.word	0x08009784
 8001c34:	08009794 	.word	0x08009794
 8001c38:	080097a4 	.word	0x080097a4
 8001c3c:	080097b4 	.word	0x080097b4
 8001c40:	080097c4 	.word	0x080097c4
 8001c44:	080097d4 	.word	0x080097d4
 8001c48:	080097e4 	.word	0x080097e4
 8001c4c:	080097f4 	.word	0x080097f4
 8001c50:	08009804 	.word	0x08009804
 8001c54:	4613      	mov	r3, r2
 8001c56:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001c58:	6020      	str	r0, [r4, #0]
 8001c5a:	6061      	str	r1, [r4, #4]
 8001c5c:	60a2      	str	r2, [r4, #8]
 8001c5e:	881a      	ldrh	r2, [r3, #0]
 8001c60:	789b      	ldrb	r3, [r3, #2]
 8001c62:	81a2      	strh	r2, [r4, #12]
 8001c64:	73a3      	strb	r3, [r4, #14]
 8001c66:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001c6a:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001c6e:	4ab2      	ldr	r2, [pc, #712]	; (8001f38 <Program+0xef8>)
 8001c70:	f203 5419 	addw	r4, r3, #1305	; 0x519
 8001c74:	4613      	mov	r3, r2
 8001c76:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001c78:	6020      	str	r0, [r4, #0]
 8001c7a:	6061      	str	r1, [r4, #4]
 8001c7c:	60a2      	str	r2, [r4, #8]
 8001c7e:	881a      	ldrh	r2, [r3, #0]
 8001c80:	789b      	ldrb	r3, [r3, #2]
 8001c82:	81a2      	strh	r2, [r4, #12]
 8001c84:	73a3      	strb	r3, [r4, #14]
 8001c86:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001c8a:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001c8e:	4aab      	ldr	r2, [pc, #684]	; (8001f3c <Program+0xefc>)
 8001c90:	f503 64a5 	add.w	r4, r3, #1320	; 0x528
 8001c94:	4613      	mov	r3, r2
 8001c96:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001c98:	c407      	stmia	r4!, {r0, r1, r2}
 8001c9a:	8023      	strh	r3, [r4, #0]
 8001c9c:	3402      	adds	r4, #2
 8001c9e:	0c1b      	lsrs	r3, r3, #16
 8001ca0:	7023      	strb	r3, [r4, #0]
 8001ca2:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001ca6:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001caa:	4aa5      	ldr	r2, [pc, #660]	; (8001f40 <Program+0xf00>)
 8001cac:	f203 5437 	addw	r4, r3, #1335	; 0x537
 8001cb0:	4613      	mov	r3, r2
 8001cb2:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001cb4:	6020      	str	r0, [r4, #0]
 8001cb6:	6061      	str	r1, [r4, #4]
 8001cb8:	60a2      	str	r2, [r4, #8]
 8001cba:	881a      	ldrh	r2, [r3, #0]
 8001cbc:	789b      	ldrb	r3, [r3, #2]
 8001cbe:	81a2      	strh	r2, [r4, #12]
 8001cc0:	73a3      	strb	r3, [r4, #14]
 8001cc2:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001cc6:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001cca:	4a9e      	ldr	r2, [pc, #632]	; (8001f44 <Program+0xf04>)
 8001ccc:	f203 5446 	addw	r4, r3, #1350	; 0x546
 8001cd0:	4613      	mov	r3, r2
 8001cd2:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001cd4:	6020      	str	r0, [r4, #0]
 8001cd6:	6061      	str	r1, [r4, #4]
 8001cd8:	60a2      	str	r2, [r4, #8]
 8001cda:	881a      	ldrh	r2, [r3, #0]
 8001cdc:	789b      	ldrb	r3, [r3, #2]
 8001cde:	81a2      	strh	r2, [r4, #12]
 8001ce0:	73a3      	strb	r3, [r4, #14]
 8001ce2:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001ce6:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001cea:	4a97      	ldr	r2, [pc, #604]	; (8001f48 <Program+0xf08>)
 8001cec:	f203 5455 	addw	r4, r3, #1365	; 0x555
 8001cf0:	4613      	mov	r3, r2
 8001cf2:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001cf4:	6020      	str	r0, [r4, #0]
 8001cf6:	6061      	str	r1, [r4, #4]
 8001cf8:	60a2      	str	r2, [r4, #8]
 8001cfa:	881a      	ldrh	r2, [r3, #0]
 8001cfc:	789b      	ldrb	r3, [r3, #2]
 8001cfe:	81a2      	strh	r2, [r4, #12]
 8001d00:	73a3      	strb	r3, [r4, #14]
 8001d02:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001d06:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001d0a:	4a90      	ldr	r2, [pc, #576]	; (8001f4c <Program+0xf0c>)
 8001d0c:	f203 5464 	addw	r4, r3, #1380	; 0x564
 8001d10:	4613      	mov	r3, r2
 8001d12:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d14:	c407      	stmia	r4!, {r0, r1, r2}
 8001d16:	8023      	strh	r3, [r4, #0]
 8001d18:	3402      	adds	r4, #2
 8001d1a:	0c1b      	lsrs	r3, r3, #16
 8001d1c:	7023      	strb	r3, [r4, #0]
 8001d1e:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001d22:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001d26:	4a8a      	ldr	r2, [pc, #552]	; (8001f50 <Program+0xf10>)
 8001d28:	f203 5473 	addw	r4, r3, #1395	; 0x573
 8001d2c:	4613      	mov	r3, r2
 8001d2e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001d30:	6020      	str	r0, [r4, #0]
 8001d32:	6061      	str	r1, [r4, #4]
 8001d34:	60a2      	str	r2, [r4, #8]
 8001d36:	881a      	ldrh	r2, [r3, #0]
 8001d38:	789b      	ldrb	r3, [r3, #2]
 8001d3a:	81a2      	strh	r2, [r4, #12]
 8001d3c:	73a3      	strb	r3, [r4, #14]
 8001d3e:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001d42:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001d46:	4a83      	ldr	r2, [pc, #524]	; (8001f54 <Program+0xf14>)
 8001d48:	f203 5482 	addw	r4, r3, #1410	; 0x582
 8001d4c:	4613      	mov	r3, r2
 8001d4e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001d50:	6020      	str	r0, [r4, #0]
 8001d52:	6061      	str	r1, [r4, #4]
 8001d54:	60a2      	str	r2, [r4, #8]
 8001d56:	881a      	ldrh	r2, [r3, #0]
 8001d58:	789b      	ldrb	r3, [r3, #2]
 8001d5a:	81a2      	strh	r2, [r4, #12]
 8001d5c:	73a3      	strb	r3, [r4, #14]
 8001d5e:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001d62:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001d66:	4a7c      	ldr	r2, [pc, #496]	; (8001f58 <Program+0xf18>)
 8001d68:	f203 5491 	addw	r4, r3, #1425	; 0x591
 8001d6c:	4613      	mov	r3, r2
 8001d6e:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001d70:	6020      	str	r0, [r4, #0]
 8001d72:	6061      	str	r1, [r4, #4]
 8001d74:	60a2      	str	r2, [r4, #8]
 8001d76:	881a      	ldrh	r2, [r3, #0]
 8001d78:	789b      	ldrb	r3, [r3, #2]
 8001d7a:	81a2      	strh	r2, [r4, #12]
 8001d7c:	73a3      	strb	r3, [r4, #14]
 8001d7e:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001d82:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001d86:	4a75      	ldr	r2, [pc, #468]	; (8001f5c <Program+0xf1c>)
 8001d88:	f503 64b4 	add.w	r4, r3, #1440	; 0x5a0
 8001d8c:	4613      	mov	r3, r2
 8001d8e:	cb0f      	ldmia	r3, {r0, r1, r2, r3}
 8001d90:	c407      	stmia	r4!, {r0, r1, r2}
 8001d92:	8023      	strh	r3, [r4, #0]
 8001d94:	3402      	adds	r4, #2
 8001d96:	0c1b      	lsrs	r3, r3, #16
 8001d98:	7023      	strb	r3, [r4, #0]
 8001d9a:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001d9e:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001da2:	4a6f      	ldr	r2, [pc, #444]	; (8001f60 <Program+0xf20>)
 8001da4:	f203 54af 	addw	r4, r3, #1455	; 0x5af
 8001da8:	4613      	mov	r3, r2
 8001daa:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001dac:	6020      	str	r0, [r4, #0]
 8001dae:	6061      	str	r1, [r4, #4]
 8001db0:	60a2      	str	r2, [r4, #8]
 8001db2:	881a      	ldrh	r2, [r3, #0]
 8001db4:	789b      	ldrb	r3, [r3, #2]
 8001db6:	81a2      	strh	r2, [r4, #12]
 8001db8:	73a3      	strb	r3, [r4, #14]
 8001dba:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001dbe:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001dc2:	4a68      	ldr	r2, [pc, #416]	; (8001f64 <Program+0xf24>)
 8001dc4:	f203 54be 	addw	r4, r3, #1470	; 0x5be
 8001dc8:	4613      	mov	r3, r2
 8001dca:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001dcc:	6020      	str	r0, [r4, #0]
 8001dce:	6061      	str	r1, [r4, #4]
 8001dd0:	60a2      	str	r2, [r4, #8]
 8001dd2:	881a      	ldrh	r2, [r3, #0]
 8001dd4:	789b      	ldrb	r3, [r3, #2]
 8001dd6:	81a2      	strh	r2, [r4, #12]
 8001dd8:	73a3      	strb	r3, [r4, #14]
 8001dda:	f507 6341 	add.w	r3, r7, #3088	; 0xc10
 8001dde:	f6a3 33cc 	subw	r3, r3, #3020	; 0xbcc
 8001de2:	4a61      	ldr	r2, [pc, #388]	; (8001f68 <Program+0xf28>)
 8001de4:	f203 54cd 	addw	r4, r3, #1485	; 0x5cd
 8001de8:	4613      	mov	r3, r2
 8001dea:	cb07      	ldmia	r3!, {r0, r1, r2}
 8001dec:	6020      	str	r0, [r4, #0]
 8001dee:	6061      	str	r1, [r4, #4]
 8001df0:	60a2      	str	r2, [r4, #8]
 8001df2:	881a      	ldrh	r2, [r3, #0]
 8001df4:	789b      	ldrb	r3, [r3, #2]
 8001df6:	81a2      	strh	r2, [r4, #12]
 8001df8:	73a3      	strb	r3, [r4, #14]
	    		"379.69ppm         ",
	    		"462.95ppm         ",
	    		"436.84ppm         ",
	    		"482.19ppm         "};

	    ssd1306_SetCursor(2,0);
 8001dfa:	2100      	movs	r1, #0
 8001dfc:	2002      	movs	r0, #2
 8001dfe:	f000 fc17 	bl	8002630 <ssd1306_SetCursor>
	    ssd1306_WriteString("Air Quality", Font_11x18, Black);
 8001e02:	4a5a      	ldr	r2, [pc, #360]	; (8001f6c <Program+0xf2c>)
 8001e04:	2300      	movs	r3, #0
 8001e06:	ca06      	ldmia	r2, {r1, r2}
 8001e08:	4859      	ldr	r0, [pc, #356]	; (8001f70 <Program+0xf30>)
 8001e0a:	f000 fbeb 	bl	80025e4 <ssd1306_WriteString>
	    ssd1306_SetCursor(2, 18*2);
 8001e0e:	2124      	movs	r1, #36	; 0x24
 8001e10:	2002      	movs	r0, #2
 8001e12:	f000 fc0d 	bl	8002630 <ssd1306_SetCursor>

	    int count = 0;
 8001e16:	2300      	movs	r3, #0
 8001e18:	f8c7 3c08 	str.w	r3, [r7, #3080]	; 0xc08
	    do {
//	        char ch = message[0];
//	        memmove(message, message+1, sizeof(message)-2);
//	        message[sizeof(message)-2] = ch;

	    	for (int i = 0; i < 10000; i++) {
 8001e1c:	2300      	movs	r3, #0
 8001e1e:	f8c7 3c04 	str.w	r3, [r7, #3076]	; 0xc04
 8001e22:	e026      	b.n	8001e72 <Program+0xe32>
	    		ssd1306_SetCursor(2, 18);
 8001e24:	2112      	movs	r1, #18
 8001e26:	2002      	movs	r0, #2
 8001e28:	f000 fc02 	bl	8002630 <ssd1306_SetCursor>
	    		ssd1306_WriteString(message[rand() % 100], Font_11x18, Black);
 8001e2c:	f003 fbd2 	bl	80055d4 <rand>
 8001e30:	4603      	mov	r3, r0
 8001e32:	4a50      	ldr	r2, [pc, #320]	; (8001f74 <Program+0xf34>)
 8001e34:	fb82 1203 	smull	r1, r2, r2, r3
 8001e38:	1151      	asrs	r1, r2, #5
 8001e3a:	17da      	asrs	r2, r3, #31
 8001e3c:	1a8a      	subs	r2, r1, r2
 8001e3e:	2164      	movs	r1, #100	; 0x64
 8001e40:	fb01 f202 	mul.w	r2, r1, r2
 8001e44:	1a9a      	subs	r2, r3, r2
 8001e46:	f107 0144 	add.w	r1, r7, #68	; 0x44
 8001e4a:	4613      	mov	r3, r2
 8001e4c:	011b      	lsls	r3, r3, #4
 8001e4e:	1a9b      	subs	r3, r3, r2
 8001e50:	18c8      	adds	r0, r1, r3
 8001e52:	4a46      	ldr	r2, [pc, #280]	; (8001f6c <Program+0xf2c>)
 8001e54:	2300      	movs	r3, #0
 8001e56:	ca06      	ldmia	r2, {r1, r2}
 8001e58:	f000 fbc4 	bl	80025e4 <ssd1306_WriteString>
	    		HAL_Delay(3000);
 8001e5c:	f640 30b8 	movw	r0, #3000	; 0xbb8
 8001e60:	f000 fe86 	bl	8002b70 <HAL_Delay>
	    		ssd1306_UpdateScreen();
 8001e64:	f000 faba 	bl	80023dc <ssd1306_UpdateScreen>
	    	for (int i = 0; i < 10000; i++) {
 8001e68:	f8d7 3c04 	ldr.w	r3, [r7, #3076]	; 0xc04
 8001e6c:	3301      	adds	r3, #1
 8001e6e:	f8c7 3c04 	str.w	r3, [r7, #3076]	; 0xc04
 8001e72:	f8d7 3c04 	ldr.w	r3, [r7, #3076]	; 0xc04
 8001e76:	f242 720f 	movw	r2, #9999	; 0x270f
 8001e7a:	4293      	cmp	r3, r2
 8001e7c:	ddd2      	ble.n	8001e24 <Program+0xde4>
//	        	ssd1306_WriteString("101", Font_11x18, Black);
//	        	HAL_Delay(1000);
//	        	ssd1306_UpdateScreen();
//	        }

	        fps++;
 8001e7e:	f8d7 3c0c 	ldr.w	r3, [r7, #3084]	; 0xc0c
 8001e82:	3301      	adds	r3, #1
 8001e84:	f8c7 3c0c 	str.w	r3, [r7, #3084]	; 0xc0c
	        count++;
 8001e88:	f8d7 3c08 	ldr.w	r3, [r7, #3080]	; 0xc08
 8001e8c:	3301      	adds	r3, #1
 8001e8e:	f8c7 3c08 	str.w	r3, [r7, #3080]	; 0xc08
	        end = HAL_GetTick();
 8001e92:	f000 fe61 	bl	8002b58 <HAL_GetTick>
 8001e96:	f8c7 0bfc 	str.w	r0, [r7, #3068]	; 0xbfc
	    } while((end - start) < 50000000);
 8001e9a:	f8d7 2bfc 	ldr.w	r2, [r7, #3068]	; 0xbfc
 8001e9e:	f8d7 3c00 	ldr.w	r3, [r7, #3072]	; 0xc00
 8001ea2:	1ad3      	subs	r3, r2, r3
 8001ea4:	4a34      	ldr	r2, [pc, #208]	; (8001f78 <Program+0xf38>)
 8001ea6:	4293      	cmp	r3, r2
 8001ea8:	d9b8      	bls.n	8001e1c <Program+0xddc>

	    HAL_Delay(50000000);
 8001eaa:	4834      	ldr	r0, [pc, #208]	; (8001f7c <Program+0xf3c>)
 8001eac:	f000 fe60 	bl	8002b70 <HAL_Delay>

	    char buff[64];
	    fps = (float)fps / ((end - start) / 1000.0);
 8001eb0:	f8d7 3c0c 	ldr.w	r3, [r7, #3084]	; 0xc0c
 8001eb4:	ee07 3a90 	vmov	s15, r3
 8001eb8:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001ebc:	ee17 0a90 	vmov	r0, s15
 8001ec0:	f7fe fb4a 	bl	8000558 <__aeabi_f2d>
 8001ec4:	4604      	mov	r4, r0
 8001ec6:	460d      	mov	r5, r1
 8001ec8:	f8d7 2bfc 	ldr.w	r2, [r7, #3068]	; 0xbfc
 8001ecc:	f8d7 3c00 	ldr.w	r3, [r7, #3072]	; 0xc00
 8001ed0:	1ad3      	subs	r3, r2, r3
 8001ed2:	4618      	mov	r0, r3
 8001ed4:	f7fe fb1e 	bl	8000514 <__aeabi_ui2d>
 8001ed8:	f04f 0200 	mov.w	r2, #0
 8001edc:	4b28      	ldr	r3, [pc, #160]	; (8001f80 <Program+0xf40>)
 8001ede:	f7fe fcbd 	bl	800085c <__aeabi_ddiv>
 8001ee2:	4602      	mov	r2, r0
 8001ee4:	460b      	mov	r3, r1
 8001ee6:	4620      	mov	r0, r4
 8001ee8:	4629      	mov	r1, r5
 8001eea:	f7fe fcb7 	bl	800085c <__aeabi_ddiv>
 8001eee:	4602      	mov	r2, r0
 8001ef0:	460b      	mov	r3, r1
 8001ef2:	4610      	mov	r0, r2
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	f7fe fe37 	bl	8000b68 <__aeabi_d2iz>
 8001efa:	4603      	mov	r3, r0
 8001efc:	f8c7 3c0c 	str.w	r3, [r7, #3084]	; 0xc0c
	    snprintf(buff, sizeof(buff), "~%d FPS", fps);
 8001f00:	1d38      	adds	r0, r7, #4
 8001f02:	f8d7 3c0c 	ldr.w	r3, [r7, #3084]	; 0xc0c
 8001f06:	4a1f      	ldr	r2, [pc, #124]	; (8001f84 <Program+0xf44>)
 8001f08:	2140      	movs	r1, #64	; 0x40
 8001f0a:	f003 fba7 	bl	800565c <sniprintf>

	    ssd1306_Fill(White);
 8001f0e:	2001      	movs	r0, #1
 8001f10:	f000 fa40 	bl	8002394 <ssd1306_Fill>
	    ssd1306_SetCursor(2, 2);
 8001f14:	2102      	movs	r1, #2
 8001f16:	2002      	movs	r0, #2
 8001f18:	f000 fb8a 	bl	8002630 <ssd1306_SetCursor>
	    ssd1306_WriteString(buff, Font_11x18, Black);
 8001f1c:	4a13      	ldr	r2, [pc, #76]	; (8001f6c <Program+0xf2c>)
 8001f1e:	1d38      	adds	r0, r7, #4
 8001f20:	2300      	movs	r3, #0
 8001f22:	ca06      	ldmia	r2, {r1, r2}
 8001f24:	f000 fb5e 	bl	80025e4 <ssd1306_WriteString>
	    ssd1306_UpdateScreen();
 8001f28:	f000 fa58 	bl	80023dc <ssd1306_UpdateScreen>
}
 8001f2c:	bf00      	nop
 8001f2e:	f507 6741 	add.w	r7, r7, #3088	; 0xc10
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bdb0      	pop	{r4, r5, r7, pc}
 8001f36:	bf00      	nop
 8001f38:	08009814 	.word	0x08009814
 8001f3c:	08009824 	.word	0x08009824
 8001f40:	08009834 	.word	0x08009834
 8001f44:	08009844 	.word	0x08009844
 8001f48:	08009854 	.word	0x08009854
 8001f4c:	08009864 	.word	0x08009864
 8001f50:	08009874 	.word	0x08009874
 8001f54:	08009884 	.word	0x08009884
 8001f58:	08009894 	.word	0x08009894
 8001f5c:	080098a4 	.word	0x080098a4
 8001f60:	080098b4 	.word	0x080098b4
 8001f64:	080098c4 	.word	0x080098c4
 8001f68:	080098d4 	.word	0x080098d4
 8001f6c:	20000000 	.word	0x20000000
 8001f70:	08009290 	.word	0x08009290
 8001f74:	51eb851f 	.word	0x51eb851f
 8001f78:	02faf07f 	.word	0x02faf07f
 8001f7c:	02faf080 	.word	0x02faf080
 8001f80:	408f4000 	.word	0x408f4000
 8001f84:	0800929c 	.word	0x0800929c

08001f88 <main>:

int main(void)
{
 8001f88:	b580      	push	{r7, lr}
 8001f8a:	b082      	sub	sp, #8
 8001f8c:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8001f8e:	f000 fd7d 	bl	8002a8c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8001f92:	f000 f825 	bl	8001fe0 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8001f96:	f000 f8e7 	bl	8002168 <MX_GPIO_Init>
  MX_USART2_UART_Init();
 8001f9a:	f000 f8bb 	bl	8002114 <MX_USART2_UART_Init>
  MX_I2C1_Init();
 8001f9e:	f000 f88b 	bl	80020b8 <MX_I2C1_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 8001fa2:	f000 f98d 	bl	80022c0 <ssd1306_Init>
  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  int count = 0;
 8001fa6:	2300      	movs	r3, #0
 8001fa8:	607b      	str	r3, [r7, #4]
  while (1)
  {
    /* USER CODE END WHILE */
//	  ssd1306_TestAll();
	  if (count == 0) {
 8001faa:	687b      	ldr	r3, [r7, #4]
 8001fac:	2b00      	cmp	r3, #0
 8001fae:	d108      	bne.n	8001fc2 <main+0x3a>
	  			  ssd1306_Startup();
 8001fb0:	f7ff f82a 	bl	8001008 <ssd1306_Startup>
	  			  HAL_Delay(10000);
 8001fb4:	f242 7010 	movw	r0, #10000	; 0x2710
 8001fb8:	f000 fdda 	bl	8002b70 <HAL_Delay>
	  			  count++;
 8001fbc:	687b      	ldr	r3, [r7, #4]
 8001fbe:	3301      	adds	r3, #1
 8001fc0:	607b      	str	r3, [r7, #4]
	  	      }
	  for (int i = 0; i < 10000; i++) {
 8001fc2:	2300      	movs	r3, #0
 8001fc4:	603b      	str	r3, [r7, #0]
 8001fc6:	e004      	b.n	8001fd2 <main+0x4a>
		  Program();
 8001fc8:	f7ff f83a 	bl	8001040 <Program>
	  for (int i = 0; i < 10000; i++) {
 8001fcc:	683b      	ldr	r3, [r7, #0]
 8001fce:	3301      	adds	r3, #1
 8001fd0:	603b      	str	r3, [r7, #0]
 8001fd2:	683b      	ldr	r3, [r7, #0]
 8001fd4:	f242 720f 	movw	r2, #9999	; 0x270f
 8001fd8:	4293      	cmp	r3, r2
 8001fda:	ddf5      	ble.n	8001fc8 <main+0x40>
	  if (count == 0) {
 8001fdc:	e7e5      	b.n	8001faa <main+0x22>
	...

08001fe0 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8001fe0:	b580      	push	{r7, lr}
 8001fe2:	b094      	sub	sp, #80	; 0x50
 8001fe4:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001fe6:	f107 0320 	add.w	r3, r7, #32
 8001fea:	2230      	movs	r2, #48	; 0x30
 8001fec:	2100      	movs	r1, #0
 8001fee:	4618      	mov	r0, r3
 8001ff0:	f002 fc6e 	bl	80048d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8001ff4:	f107 030c 	add.w	r3, r7, #12
 8001ff8:	2200      	movs	r2, #0
 8001ffa:	601a      	str	r2, [r3, #0]
 8001ffc:	605a      	str	r2, [r3, #4]
 8001ffe:	609a      	str	r2, [r3, #8]
 8002000:	60da      	str	r2, [r3, #12]
 8002002:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8002004:	2300      	movs	r3, #0
 8002006:	60bb      	str	r3, [r7, #8]
 8002008:	4b29      	ldr	r3, [pc, #164]	; (80020b0 <SystemClock_Config+0xd0>)
 800200a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800200c:	4a28      	ldr	r2, [pc, #160]	; (80020b0 <SystemClock_Config+0xd0>)
 800200e:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002012:	6413      	str	r3, [r2, #64]	; 0x40
 8002014:	4b26      	ldr	r3, [pc, #152]	; (80020b0 <SystemClock_Config+0xd0>)
 8002016:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002018:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800201c:	60bb      	str	r3, [r7, #8]
 800201e:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE2);
 8002020:	2300      	movs	r3, #0
 8002022:	607b      	str	r3, [r7, #4]
 8002024:	4b23      	ldr	r3, [pc, #140]	; (80020b4 <SystemClock_Config+0xd4>)
 8002026:	681b      	ldr	r3, [r3, #0]
 8002028:	f423 4340 	bic.w	r3, r3, #49152	; 0xc000
 800202c:	4a21      	ldr	r2, [pc, #132]	; (80020b4 <SystemClock_Config+0xd4>)
 800202e:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 8002032:	6013      	str	r3, [r2, #0]
 8002034:	4b1f      	ldr	r3, [pc, #124]	; (80020b4 <SystemClock_Config+0xd4>)
 8002036:	681b      	ldr	r3, [r3, #0]
 8002038:	f403 4340 	and.w	r3, r3, #49152	; 0xc000
 800203c:	607b      	str	r3, [r7, #4]
 800203e:	687b      	ldr	r3, [r7, #4]

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 8002040:	2302      	movs	r3, #2
 8002042:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002044:	2301      	movs	r3, #1
 8002046:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002048:	2310      	movs	r3, #16
 800204a:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800204c:	2302      	movs	r3, #2
 800204e:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002050:	2300      	movs	r3, #0
 8002052:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 16;
 8002054:	2310      	movs	r3, #16
 8002056:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 336;
 8002058:	f44f 73a8 	mov.w	r3, #336	; 0x150
 800205c:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV4;
 800205e:	2304      	movs	r3, #4
 8002060:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 8002062:	2307      	movs	r3, #7
 8002064:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002066:	f107 0320 	add.w	r3, r7, #32
 800206a:	4618      	mov	r0, r3
 800206c:	f001 fc84 	bl	8003978 <HAL_RCC_OscConfig>
 8002070:	4603      	mov	r3, r0
 8002072:	2b00      	cmp	r3, #0
 8002074:	d001      	beq.n	800207a <SystemClock_Config+0x9a>
  {
    Error_Handler();
 8002076:	f000 f8e5 	bl	8002244 <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 800207a:	230f      	movs	r3, #15
 800207c:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800207e:	2302      	movs	r3, #2
 8002080:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002082:	2300      	movs	r3, #0
 8002084:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV2;
 8002086:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800208a:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800208c:	2300      	movs	r3, #0
 800208e:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_2) != HAL_OK)
 8002090:	f107 030c 	add.w	r3, r7, #12
 8002094:	2102      	movs	r1, #2
 8002096:	4618      	mov	r0, r3
 8002098:	f001 fee6 	bl	8003e68 <HAL_RCC_ClockConfig>
 800209c:	4603      	mov	r3, r0
 800209e:	2b00      	cmp	r3, #0
 80020a0:	d001      	beq.n	80020a6 <SystemClock_Config+0xc6>
  {
    Error_Handler();
 80020a2:	f000 f8cf 	bl	8002244 <Error_Handler>
  }
}
 80020a6:	bf00      	nop
 80020a8:	3750      	adds	r7, #80	; 0x50
 80020aa:	46bd      	mov	sp, r7
 80020ac:	bd80      	pop	{r7, pc}
 80020ae:	bf00      	nop
 80020b0:	40023800 	.word	0x40023800
 80020b4:	40007000 	.word	0x40007000

080020b8 <MX_I2C1_Init>:
  * @brief I2C1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C1_Init(void)
{
 80020b8:	b580      	push	{r7, lr}
 80020ba:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 80020bc:	4b12      	ldr	r3, [pc, #72]	; (8002108 <MX_I2C1_Init+0x50>)
 80020be:	4a13      	ldr	r2, [pc, #76]	; (800210c <MX_I2C1_Init+0x54>)
 80020c0:	601a      	str	r2, [r3, #0]
  hi2c1.Init.ClockSpeed = 400000;
 80020c2:	4b11      	ldr	r3, [pc, #68]	; (8002108 <MX_I2C1_Init+0x50>)
 80020c4:	4a12      	ldr	r2, [pc, #72]	; (8002110 <MX_I2C1_Init+0x58>)
 80020c6:	605a      	str	r2, [r3, #4]
  hi2c1.Init.DutyCycle = I2C_DUTYCYCLE_2;
 80020c8:	4b0f      	ldr	r3, [pc, #60]	; (8002108 <MX_I2C1_Init+0x50>)
 80020ca:	2200      	movs	r2, #0
 80020cc:	609a      	str	r2, [r3, #8]
  hi2c1.Init.OwnAddress1 = 0;
 80020ce:	4b0e      	ldr	r3, [pc, #56]	; (8002108 <MX_I2C1_Init+0x50>)
 80020d0:	2200      	movs	r2, #0
 80020d2:	60da      	str	r2, [r3, #12]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80020d4:	4b0c      	ldr	r3, [pc, #48]	; (8002108 <MX_I2C1_Init+0x50>)
 80020d6:	f44f 4280 	mov.w	r2, #16384	; 0x4000
 80020da:	611a      	str	r2, [r3, #16]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80020dc:	4b0a      	ldr	r3, [pc, #40]	; (8002108 <MX_I2C1_Init+0x50>)
 80020de:	2200      	movs	r2, #0
 80020e0:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2 = 0;
 80020e2:	4b09      	ldr	r3, [pc, #36]	; (8002108 <MX_I2C1_Init+0x50>)
 80020e4:	2200      	movs	r2, #0
 80020e6:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80020e8:	4b07      	ldr	r3, [pc, #28]	; (8002108 <MX_I2C1_Init+0x50>)
 80020ea:	2200      	movs	r2, #0
 80020ec:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 80020ee:	4b06      	ldr	r3, [pc, #24]	; (8002108 <MX_I2C1_Init+0x50>)
 80020f0:	2200      	movs	r2, #0
 80020f2:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 80020f4:	4804      	ldr	r0, [pc, #16]	; (8002108 <MX_I2C1_Init+0x50>)
 80020f6:	f000 ffe3 	bl	80030c0 <HAL_I2C_Init>
 80020fa:	4603      	mov	r3, r0
 80020fc:	2b00      	cmp	r3, #0
 80020fe:	d001      	beq.n	8002104 <MX_I2C1_Init+0x4c>
  {
    Error_Handler();
 8002100:	f000 f8a0 	bl	8002244 <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 8002104:	bf00      	nop
 8002106:	bd80      	pop	{r7, pc}
 8002108:	20000204 	.word	0x20000204
 800210c:	40005400 	.word	0x40005400
 8002110:	00061a80 	.word	0x00061a80

08002114 <MX_USART2_UART_Init>:
  * @brief USART2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART2_UART_Init(void)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002118:	4b11      	ldr	r3, [pc, #68]	; (8002160 <MX_USART2_UART_Init+0x4c>)
 800211a:	4a12      	ldr	r2, [pc, #72]	; (8002164 <MX_USART2_UART_Init+0x50>)
 800211c:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 800211e:	4b10      	ldr	r3, [pc, #64]	; (8002160 <MX_USART2_UART_Init+0x4c>)
 8002120:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002124:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002126:	4b0e      	ldr	r3, [pc, #56]	; (8002160 <MX_USART2_UART_Init+0x4c>)
 8002128:	2200      	movs	r2, #0
 800212a:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 800212c:	4b0c      	ldr	r3, [pc, #48]	; (8002160 <MX_USART2_UART_Init+0x4c>)
 800212e:	2200      	movs	r2, #0
 8002130:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002132:	4b0b      	ldr	r3, [pc, #44]	; (8002160 <MX_USART2_UART_Init+0x4c>)
 8002134:	2200      	movs	r2, #0
 8002136:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002138:	4b09      	ldr	r3, [pc, #36]	; (8002160 <MX_USART2_UART_Init+0x4c>)
 800213a:	220c      	movs	r2, #12
 800213c:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800213e:	4b08      	ldr	r3, [pc, #32]	; (8002160 <MX_USART2_UART_Init+0x4c>)
 8002140:	2200      	movs	r2, #0
 8002142:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002144:	4b06      	ldr	r3, [pc, #24]	; (8002160 <MX_USART2_UART_Init+0x4c>)
 8002146:	2200      	movs	r2, #0
 8002148:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart2) != HAL_OK)
 800214a:	4805      	ldr	r0, [pc, #20]	; (8002160 <MX_USART2_UART_Init+0x4c>)
 800214c:	f002 f8ac 	bl	80042a8 <HAL_UART_Init>
 8002150:	4603      	mov	r3, r0
 8002152:	2b00      	cmp	r3, #0
 8002154:	d001      	beq.n	800215a <MX_USART2_UART_Init+0x46>
  {
    Error_Handler();
 8002156:	f000 f875 	bl	8002244 <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 800215a:	bf00      	nop
 800215c:	bd80      	pop	{r7, pc}
 800215e:	bf00      	nop
 8002160:	20000258 	.word	0x20000258
 8002164:	40004400 	.word	0x40004400

08002168 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8002168:	b580      	push	{r7, lr}
 800216a:	b08a      	sub	sp, #40	; 0x28
 800216c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800216e:	f107 0314 	add.w	r3, r7, #20
 8002172:	2200      	movs	r2, #0
 8002174:	601a      	str	r2, [r3, #0]
 8002176:	605a      	str	r2, [r3, #4]
 8002178:	609a      	str	r2, [r3, #8]
 800217a:	60da      	str	r2, [r3, #12]
 800217c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800217e:	2300      	movs	r3, #0
 8002180:	613b      	str	r3, [r7, #16]
 8002182:	4b2d      	ldr	r3, [pc, #180]	; (8002238 <MX_GPIO_Init+0xd0>)
 8002184:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002186:	4a2c      	ldr	r2, [pc, #176]	; (8002238 <MX_GPIO_Init+0xd0>)
 8002188:	f043 0304 	orr.w	r3, r3, #4
 800218c:	6313      	str	r3, [r2, #48]	; 0x30
 800218e:	4b2a      	ldr	r3, [pc, #168]	; (8002238 <MX_GPIO_Init+0xd0>)
 8002190:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002192:	f003 0304 	and.w	r3, r3, #4
 8002196:	613b      	str	r3, [r7, #16]
 8002198:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800219a:	2300      	movs	r3, #0
 800219c:	60fb      	str	r3, [r7, #12]
 800219e:	4b26      	ldr	r3, [pc, #152]	; (8002238 <MX_GPIO_Init+0xd0>)
 80021a0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021a2:	4a25      	ldr	r2, [pc, #148]	; (8002238 <MX_GPIO_Init+0xd0>)
 80021a4:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80021a8:	6313      	str	r3, [r2, #48]	; 0x30
 80021aa:	4b23      	ldr	r3, [pc, #140]	; (8002238 <MX_GPIO_Init+0xd0>)
 80021ac:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ae:	f003 0380 	and.w	r3, r3, #128	; 0x80
 80021b2:	60fb      	str	r3, [r7, #12]
 80021b4:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 80021b6:	2300      	movs	r3, #0
 80021b8:	60bb      	str	r3, [r7, #8]
 80021ba:	4b1f      	ldr	r3, [pc, #124]	; (8002238 <MX_GPIO_Init+0xd0>)
 80021bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021be:	4a1e      	ldr	r2, [pc, #120]	; (8002238 <MX_GPIO_Init+0xd0>)
 80021c0:	f043 0301 	orr.w	r3, r3, #1
 80021c4:	6313      	str	r3, [r2, #48]	; 0x30
 80021c6:	4b1c      	ldr	r3, [pc, #112]	; (8002238 <MX_GPIO_Init+0xd0>)
 80021c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021ca:	f003 0301 	and.w	r3, r3, #1
 80021ce:	60bb      	str	r3, [r7, #8]
 80021d0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80021d2:	2300      	movs	r3, #0
 80021d4:	607b      	str	r3, [r7, #4]
 80021d6:	4b18      	ldr	r3, [pc, #96]	; (8002238 <MX_GPIO_Init+0xd0>)
 80021d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021da:	4a17      	ldr	r2, [pc, #92]	; (8002238 <MX_GPIO_Init+0xd0>)
 80021dc:	f043 0302 	orr.w	r3, r3, #2
 80021e0:	6313      	str	r3, [r2, #48]	; 0x30
 80021e2:	4b15      	ldr	r3, [pc, #84]	; (8002238 <MX_GPIO_Init+0xd0>)
 80021e4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80021e6:	f003 0302 	and.w	r3, r3, #2
 80021ea:	607b      	str	r3, [r7, #4]
 80021ec:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(LD2_GPIO_Port, LD2_Pin, GPIO_PIN_RESET);
 80021ee:	2200      	movs	r2, #0
 80021f0:	2120      	movs	r1, #32
 80021f2:	4812      	ldr	r0, [pc, #72]	; (800223c <MX_GPIO_Init+0xd4>)
 80021f4:	f000 ff4a 	bl	800308c <HAL_GPIO_WritePin>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 80021f8:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 80021fc:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80021fe:	f44f 1304 	mov.w	r3, #2162688	; 0x210000
 8002202:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002204:	2300      	movs	r3, #0
 8002206:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 8002208:	f107 0314 	add.w	r3, r7, #20
 800220c:	4619      	mov	r1, r3
 800220e:	480c      	ldr	r0, [pc, #48]	; (8002240 <MX_GPIO_Init+0xd8>)
 8002210:	f000 fdb8 	bl	8002d84 <HAL_GPIO_Init>

  /*Configure GPIO pin : LD2_Pin */
  GPIO_InitStruct.Pin = LD2_Pin;
 8002214:	2320      	movs	r3, #32
 8002216:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002218:	2301      	movs	r3, #1
 800221a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800221c:	2300      	movs	r3, #0
 800221e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002220:	2300      	movs	r3, #0
 8002222:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(LD2_GPIO_Port, &GPIO_InitStruct);
 8002224:	f107 0314 	add.w	r3, r7, #20
 8002228:	4619      	mov	r1, r3
 800222a:	4804      	ldr	r0, [pc, #16]	; (800223c <MX_GPIO_Init+0xd4>)
 800222c:	f000 fdaa 	bl	8002d84 <HAL_GPIO_Init>

}
 8002230:	bf00      	nop
 8002232:	3728      	adds	r7, #40	; 0x28
 8002234:	46bd      	mov	sp, r7
 8002236:	bd80      	pop	{r7, pc}
 8002238:	40023800 	.word	0x40023800
 800223c:	40020000 	.word	0x40020000
 8002240:	40020800 	.word	0x40020800

08002244 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8002244:	b480      	push	{r7}
 8002246:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8002248:	b672      	cpsid	i
}
 800224a:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 800224c:	e7fe      	b.n	800224c <Error_Handler+0x8>

0800224e <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 800224e:	b480      	push	{r7}
 8002250:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002252:	bf00      	nop
 8002254:	46bd      	mov	sp, r7
 8002256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800225a:	4770      	bx	lr

0800225c <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 800225c:	b580      	push	{r7, lr}
 800225e:	b086      	sub	sp, #24
 8002260:	af04      	add	r7, sp, #16
 8002262:	4603      	mov	r3, r0
 8002264:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002266:	f04f 33ff 	mov.w	r3, #4294967295
 800226a:	9302      	str	r3, [sp, #8]
 800226c:	2301      	movs	r3, #1
 800226e:	9301      	str	r3, [sp, #4]
 8002270:	1dfb      	adds	r3, r7, #7
 8002272:	9300      	str	r3, [sp, #0]
 8002274:	2301      	movs	r3, #1
 8002276:	2200      	movs	r2, #0
 8002278:	2178      	movs	r1, #120	; 0x78
 800227a:	4803      	ldr	r0, [pc, #12]	; (8002288 <ssd1306_WriteCommand+0x2c>)
 800227c:	f001 f864 	bl	8003348 <HAL_I2C_Mem_Write>
}
 8002280:	bf00      	nop
 8002282:	3708      	adds	r7, #8
 8002284:	46bd      	mov	sp, r7
 8002286:	bd80      	pop	{r7, pc}
 8002288:	20000204 	.word	0x20000204

0800228c <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 800228c:	b580      	push	{r7, lr}
 800228e:	b086      	sub	sp, #24
 8002290:	af04      	add	r7, sp, #16
 8002292:	6078      	str	r0, [r7, #4]
 8002294:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002296:	683b      	ldr	r3, [r7, #0]
 8002298:	b29b      	uxth	r3, r3
 800229a:	f04f 32ff 	mov.w	r2, #4294967295
 800229e:	9202      	str	r2, [sp, #8]
 80022a0:	9301      	str	r3, [sp, #4]
 80022a2:	687b      	ldr	r3, [r7, #4]
 80022a4:	9300      	str	r3, [sp, #0]
 80022a6:	2301      	movs	r3, #1
 80022a8:	2240      	movs	r2, #64	; 0x40
 80022aa:	2178      	movs	r1, #120	; 0x78
 80022ac:	4803      	ldr	r0, [pc, #12]	; (80022bc <ssd1306_WriteData+0x30>)
 80022ae:	f001 f84b 	bl	8003348 <HAL_I2C_Mem_Write>
}
 80022b2:	bf00      	nop
 80022b4:	3708      	adds	r7, #8
 80022b6:	46bd      	mov	sp, r7
 80022b8:	bd80      	pop	{r7, pc}
 80022ba:	bf00      	nop
 80022bc:	20000204 	.word	0x20000204

080022c0 <ssd1306_Init>:
    }
    return ret;
}

// Initialize the oled screen
void ssd1306_Init(void) {
 80022c0:	b580      	push	{r7, lr}
 80022c2:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 80022c4:	f7ff ffc3 	bl	800224e <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 80022c8:	2064      	movs	r0, #100	; 0x64
 80022ca:	f000 fc51 	bl	8002b70 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 80022ce:	2000      	movs	r0, #0
 80022d0:	f000 f9da 	bl	8002688 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 80022d4:	2020      	movs	r0, #32
 80022d6:	f7ff ffc1 	bl	800225c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 80022da:	2000      	movs	r0, #0
 80022dc:	f7ff ffbe 	bl	800225c <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 80022e0:	20b0      	movs	r0, #176	; 0xb0
 80022e2:	f7ff ffbb 	bl	800225c <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 80022e6:	20c8      	movs	r0, #200	; 0xc8
 80022e8:	f7ff ffb8 	bl	800225c <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 80022ec:	2000      	movs	r0, #0
 80022ee:	f7ff ffb5 	bl	800225c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 80022f2:	2010      	movs	r0, #16
 80022f4:	f7ff ffb2 	bl	800225c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 80022f8:	2040      	movs	r0, #64	; 0x40
 80022fa:	f7ff ffaf 	bl	800225c <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 80022fe:	20ff      	movs	r0, #255	; 0xff
 8002300:	f000 f9ae 	bl	8002660 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 8002304:	20a1      	movs	r0, #161	; 0xa1
 8002306:	f7ff ffa9 	bl	800225c <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 800230a:	20a6      	movs	r0, #166	; 0xa6
 800230c:	f7ff ffa6 	bl	800225c <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8002310:	20a8      	movs	r0, #168	; 0xa8
 8002312:	f7ff ffa3 	bl	800225c <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 8002316:	203f      	movs	r0, #63	; 0x3f
 8002318:	f7ff ffa0 	bl	800225c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 800231c:	20a4      	movs	r0, #164	; 0xa4
 800231e:	f7ff ff9d 	bl	800225c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 8002322:	20d3      	movs	r0, #211	; 0xd3
 8002324:	f7ff ff9a 	bl	800225c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8002328:	2000      	movs	r0, #0
 800232a:	f7ff ff97 	bl	800225c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 800232e:	20d5      	movs	r0, #213	; 0xd5
 8002330:	f7ff ff94 	bl	800225c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 8002334:	20f0      	movs	r0, #240	; 0xf0
 8002336:	f7ff ff91 	bl	800225c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 800233a:	20d9      	movs	r0, #217	; 0xd9
 800233c:	f7ff ff8e 	bl	800225c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8002340:	2022      	movs	r0, #34	; 0x22
 8002342:	f7ff ff8b 	bl	800225c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 8002346:	20da      	movs	r0, #218	; 0xda
 8002348:	f7ff ff88 	bl	800225c <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 800234c:	2012      	movs	r0, #18
 800234e:	f7ff ff85 	bl	800225c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 8002352:	20db      	movs	r0, #219	; 0xdb
 8002354:	f7ff ff82 	bl	800225c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 8002358:	2020      	movs	r0, #32
 800235a:	f7ff ff7f 	bl	800225c <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 800235e:	208d      	movs	r0, #141	; 0x8d
 8002360:	f7ff ff7c 	bl	800225c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 8002364:	2014      	movs	r0, #20
 8002366:	f7ff ff79 	bl	800225c <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 800236a:	2001      	movs	r0, #1
 800236c:	f000 f98c 	bl	8002688 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 8002370:	2000      	movs	r0, #0
 8002372:	f000 f80f 	bl	8002394 <ssd1306_Fill>

    // Flush buffer to screen
    ssd1306_UpdateScreen();
 8002376:	f000 f831 	bl	80023dc <ssd1306_UpdateScreen>

    // Set default values for screen object
    SSD1306.CurrentX = 0;
 800237a:	4b05      	ldr	r3, [pc, #20]	; (8002390 <ssd1306_Init+0xd0>)
 800237c:	2200      	movs	r2, #0
 800237e:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 8002380:	4b03      	ldr	r3, [pc, #12]	; (8002390 <ssd1306_Init+0xd0>)
 8002382:	2200      	movs	r2, #0
 8002384:	805a      	strh	r2, [r3, #2]

    SSD1306.Initialized = 1;
 8002386:	4b02      	ldr	r3, [pc, #8]	; (8002390 <ssd1306_Init+0xd0>)
 8002388:	2201      	movs	r2, #1
 800238a:	711a      	strb	r2, [r3, #4]
}
 800238c:	bf00      	nop
 800238e:	bd80      	pop	{r7, pc}
 8002390:	2000069c 	.word	0x2000069c

08002394 <ssd1306_Fill>:

// Fill the whole screen with the given color
void ssd1306_Fill(SSD1306_COLOR color) {
 8002394:	b480      	push	{r7}
 8002396:	b085      	sub	sp, #20
 8002398:	af00      	add	r7, sp, #0
 800239a:	4603      	mov	r3, r0
 800239c:	71fb      	strb	r3, [r7, #7]
    /* Set memory */
    uint32_t i;

    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 800239e:	2300      	movs	r3, #0
 80023a0:	60fb      	str	r3, [r7, #12]
 80023a2:	e00d      	b.n	80023c0 <ssd1306_Fill+0x2c>
        SSD1306_Buffer[i] = (color == Black) ? 0x00 : 0xFF;
 80023a4:	79fb      	ldrb	r3, [r7, #7]
 80023a6:	2b00      	cmp	r3, #0
 80023a8:	d101      	bne.n	80023ae <ssd1306_Fill+0x1a>
 80023aa:	2100      	movs	r1, #0
 80023ac:	e000      	b.n	80023b0 <ssd1306_Fill+0x1c>
 80023ae:	21ff      	movs	r1, #255	; 0xff
 80023b0:	4a09      	ldr	r2, [pc, #36]	; (80023d8 <ssd1306_Fill+0x44>)
 80023b2:	68fb      	ldr	r3, [r7, #12]
 80023b4:	4413      	add	r3, r2
 80023b6:	460a      	mov	r2, r1
 80023b8:	701a      	strb	r2, [r3, #0]
    for(i = 0; i < sizeof(SSD1306_Buffer); i++) {
 80023ba:	68fb      	ldr	r3, [r7, #12]
 80023bc:	3301      	adds	r3, #1
 80023be:	60fb      	str	r3, [r7, #12]
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 80023c6:	d3ed      	bcc.n	80023a4 <ssd1306_Fill+0x10>
    }
}
 80023c8:	bf00      	nop
 80023ca:	bf00      	nop
 80023cc:	3714      	adds	r7, #20
 80023ce:	46bd      	mov	sp, r7
 80023d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023d4:	4770      	bx	lr
 80023d6:	bf00      	nop
 80023d8:	2000029c 	.word	0x2000029c

080023dc <ssd1306_UpdateScreen>:

// Write the screenbuffer with changed to the screen
void ssd1306_UpdateScreen(void) {
 80023dc:	b580      	push	{r7, lr}
 80023de:	b082      	sub	sp, #8
 80023e0:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 80023e2:	2300      	movs	r3, #0
 80023e4:	71fb      	strb	r3, [r7, #7]
 80023e6:	e016      	b.n	8002416 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 80023e8:	79fb      	ldrb	r3, [r7, #7]
 80023ea:	3b50      	subs	r3, #80	; 0x50
 80023ec:	b2db      	uxtb	r3, r3
 80023ee:	4618      	mov	r0, r3
 80023f0:	f7ff ff34 	bl	800225c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 80023f4:	2000      	movs	r0, #0
 80023f6:	f7ff ff31 	bl	800225c <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 80023fa:	2010      	movs	r0, #16
 80023fc:	f7ff ff2e 	bl	800225c <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8002400:	79fb      	ldrb	r3, [r7, #7]
 8002402:	01db      	lsls	r3, r3, #7
 8002404:	4a08      	ldr	r2, [pc, #32]	; (8002428 <ssd1306_UpdateScreen+0x4c>)
 8002406:	4413      	add	r3, r2
 8002408:	2180      	movs	r1, #128	; 0x80
 800240a:	4618      	mov	r0, r3
 800240c:	f7ff ff3e 	bl	800228c <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8002410:	79fb      	ldrb	r3, [r7, #7]
 8002412:	3301      	adds	r3, #1
 8002414:	71fb      	strb	r3, [r7, #7]
 8002416:	79fb      	ldrb	r3, [r7, #7]
 8002418:	2b07      	cmp	r3, #7
 800241a:	d9e5      	bls.n	80023e8 <ssd1306_UpdateScreen+0xc>
    }
}
 800241c:	bf00      	nop
 800241e:	bf00      	nop
 8002420:	3708      	adds	r7, #8
 8002422:	46bd      	mov	sp, r7
 8002424:	bd80      	pop	{r7, pc}
 8002426:	bf00      	nop
 8002428:	2000029c 	.word	0x2000029c

0800242c <ssd1306_DrawPixel>:

//    Draw one pixel in the screenbuffer
//    X => X Coordinate
//    Y => Y Coordinate
//    color => Pixel color
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800242c:	b480      	push	{r7}
 800242e:	b083      	sub	sp, #12
 8002430:	af00      	add	r7, sp, #0
 8002432:	4603      	mov	r3, r0
 8002434:	71fb      	strb	r3, [r7, #7]
 8002436:	460b      	mov	r3, r1
 8002438:	71bb      	strb	r3, [r7, #6]
 800243a:	4613      	mov	r3, r2
 800243c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800243e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002442:	2b00      	cmp	r3, #0
 8002444:	db3d      	blt.n	80024c2 <ssd1306_DrawPixel+0x96>
 8002446:	79bb      	ldrb	r3, [r7, #6]
 8002448:	2b3f      	cmp	r3, #63	; 0x3f
 800244a:	d83a      	bhi.n	80024c2 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }

    // Draw in the right color
    if(color == White) {
 800244c:	797b      	ldrb	r3, [r7, #5]
 800244e:	2b01      	cmp	r3, #1
 8002450:	d11a      	bne.n	8002488 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8002452:	79fa      	ldrb	r2, [r7, #7]
 8002454:	79bb      	ldrb	r3, [r7, #6]
 8002456:	08db      	lsrs	r3, r3, #3
 8002458:	b2d8      	uxtb	r0, r3
 800245a:	4603      	mov	r3, r0
 800245c:	01db      	lsls	r3, r3, #7
 800245e:	4413      	add	r3, r2
 8002460:	4a1b      	ldr	r2, [pc, #108]	; (80024d0 <ssd1306_DrawPixel+0xa4>)
 8002462:	5cd3      	ldrb	r3, [r2, r3]
 8002464:	b25a      	sxtb	r2, r3
 8002466:	79bb      	ldrb	r3, [r7, #6]
 8002468:	f003 0307 	and.w	r3, r3, #7
 800246c:	2101      	movs	r1, #1
 800246e:	fa01 f303 	lsl.w	r3, r1, r3
 8002472:	b25b      	sxtb	r3, r3
 8002474:	4313      	orrs	r3, r2
 8002476:	b259      	sxtb	r1, r3
 8002478:	79fa      	ldrb	r2, [r7, #7]
 800247a:	4603      	mov	r3, r0
 800247c:	01db      	lsls	r3, r3, #7
 800247e:	4413      	add	r3, r2
 8002480:	b2c9      	uxtb	r1, r1
 8002482:	4a13      	ldr	r2, [pc, #76]	; (80024d0 <ssd1306_DrawPixel+0xa4>)
 8002484:	54d1      	strb	r1, [r2, r3]
 8002486:	e01d      	b.n	80024c4 <ssd1306_DrawPixel+0x98>
    } else {
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 8002488:	79fa      	ldrb	r2, [r7, #7]
 800248a:	79bb      	ldrb	r3, [r7, #6]
 800248c:	08db      	lsrs	r3, r3, #3
 800248e:	b2d8      	uxtb	r0, r3
 8002490:	4603      	mov	r3, r0
 8002492:	01db      	lsls	r3, r3, #7
 8002494:	4413      	add	r3, r2
 8002496:	4a0e      	ldr	r2, [pc, #56]	; (80024d0 <ssd1306_DrawPixel+0xa4>)
 8002498:	5cd3      	ldrb	r3, [r2, r3]
 800249a:	b25a      	sxtb	r2, r3
 800249c:	79bb      	ldrb	r3, [r7, #6]
 800249e:	f003 0307 	and.w	r3, r3, #7
 80024a2:	2101      	movs	r1, #1
 80024a4:	fa01 f303 	lsl.w	r3, r1, r3
 80024a8:	b25b      	sxtb	r3, r3
 80024aa:	43db      	mvns	r3, r3
 80024ac:	b25b      	sxtb	r3, r3
 80024ae:	4013      	ands	r3, r2
 80024b0:	b259      	sxtb	r1, r3
 80024b2:	79fa      	ldrb	r2, [r7, #7]
 80024b4:	4603      	mov	r3, r0
 80024b6:	01db      	lsls	r3, r3, #7
 80024b8:	4413      	add	r3, r2
 80024ba:	b2c9      	uxtb	r1, r1
 80024bc:	4a04      	ldr	r2, [pc, #16]	; (80024d0 <ssd1306_DrawPixel+0xa4>)
 80024be:	54d1      	strb	r1, [r2, r3]
 80024c0:	e000      	b.n	80024c4 <ssd1306_DrawPixel+0x98>
        return;
 80024c2:	bf00      	nop
    }
}
 80024c4:	370c      	adds	r7, #12
 80024c6:	46bd      	mov	sp, r7
 80024c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80024cc:	4770      	bx	lr
 80024ce:	bf00      	nop
 80024d0:	2000029c 	.word	0x2000029c

080024d4 <ssd1306_WriteChar>:

// Draw 1 char to the screen buffer
// ch       => char om weg te schrijven
// Font     => Font waarmee we gaan schrijven
// color    => Black or White
char ssd1306_WriteChar(char ch, FontDef Font, SSD1306_COLOR color) {
 80024d4:	b590      	push	{r4, r7, lr}
 80024d6:	b089      	sub	sp, #36	; 0x24
 80024d8:	af00      	add	r7, sp, #0
 80024da:	4604      	mov	r4, r0
 80024dc:	1d38      	adds	r0, r7, #4
 80024de:	e880 0006 	stmia.w	r0, {r1, r2}
 80024e2:	461a      	mov	r2, r3
 80024e4:	4623      	mov	r3, r4
 80024e6:	73fb      	strb	r3, [r7, #15]
 80024e8:	4613      	mov	r3, r2
 80024ea:	73bb      	strb	r3, [r7, #14]
    uint32_t i, b, j;

    // Check if character is valid
    if (ch < 32 || ch > 126)
 80024ec:	7bfb      	ldrb	r3, [r7, #15]
 80024ee:	2b1f      	cmp	r3, #31
 80024f0:	d902      	bls.n	80024f8 <ssd1306_WriteChar+0x24>
 80024f2:	7bfb      	ldrb	r3, [r7, #15]
 80024f4:	2b7e      	cmp	r3, #126	; 0x7e
 80024f6:	d901      	bls.n	80024fc <ssd1306_WriteChar+0x28>
        return 0;
 80024f8:	2300      	movs	r3, #0
 80024fa:	e06d      	b.n	80025d8 <ssd1306_WriteChar+0x104>

    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 80024fc:	4b38      	ldr	r3, [pc, #224]	; (80025e0 <ssd1306_WriteChar+0x10c>)
 80024fe:	881b      	ldrh	r3, [r3, #0]
 8002500:	461a      	mov	r2, r3
 8002502:	793b      	ldrb	r3, [r7, #4]
 8002504:	4413      	add	r3, r2
 8002506:	2b80      	cmp	r3, #128	; 0x80
 8002508:	dc06      	bgt.n	8002518 <ssd1306_WriteChar+0x44>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.FontHeight))
 800250a:	4b35      	ldr	r3, [pc, #212]	; (80025e0 <ssd1306_WriteChar+0x10c>)
 800250c:	885b      	ldrh	r3, [r3, #2]
 800250e:	461a      	mov	r2, r3
 8002510:	797b      	ldrb	r3, [r7, #5]
 8002512:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + Font.FontWidth) ||
 8002514:	2b40      	cmp	r3, #64	; 0x40
 8002516:	dd01      	ble.n	800251c <ssd1306_WriteChar+0x48>
    {
        // Not enough space on current line
        return 0;
 8002518:	2300      	movs	r3, #0
 800251a:	e05d      	b.n	80025d8 <ssd1306_WriteChar+0x104>
    }

    // Use the font to write
    for(i = 0; i < Font.FontHeight; i++) {
 800251c:	2300      	movs	r3, #0
 800251e:	61fb      	str	r3, [r7, #28]
 8002520:	e04c      	b.n	80025bc <ssd1306_WriteChar+0xe8>
        b = Font.data[(ch - 32) * Font.FontHeight + i];
 8002522:	68ba      	ldr	r2, [r7, #8]
 8002524:	7bfb      	ldrb	r3, [r7, #15]
 8002526:	3b20      	subs	r3, #32
 8002528:	7979      	ldrb	r1, [r7, #5]
 800252a:	fb01 f303 	mul.w	r3, r1, r3
 800252e:	4619      	mov	r1, r3
 8002530:	69fb      	ldr	r3, [r7, #28]
 8002532:	440b      	add	r3, r1
 8002534:	005b      	lsls	r3, r3, #1
 8002536:	4413      	add	r3, r2
 8002538:	881b      	ldrh	r3, [r3, #0]
 800253a:	617b      	str	r3, [r7, #20]
        for(j = 0; j < Font.FontWidth; j++) {
 800253c:	2300      	movs	r3, #0
 800253e:	61bb      	str	r3, [r7, #24]
 8002540:	e034      	b.n	80025ac <ssd1306_WriteChar+0xd8>
            if((b << j) & 0x8000)  {
 8002542:	697a      	ldr	r2, [r7, #20]
 8002544:	69bb      	ldr	r3, [r7, #24]
 8002546:	fa02 f303 	lsl.w	r3, r2, r3
 800254a:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 800254e:	2b00      	cmp	r3, #0
 8002550:	d012      	beq.n	8002578 <ssd1306_WriteChar+0xa4>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 8002552:	4b23      	ldr	r3, [pc, #140]	; (80025e0 <ssd1306_WriteChar+0x10c>)
 8002554:	881b      	ldrh	r3, [r3, #0]
 8002556:	b2da      	uxtb	r2, r3
 8002558:	69bb      	ldr	r3, [r7, #24]
 800255a:	b2db      	uxtb	r3, r3
 800255c:	4413      	add	r3, r2
 800255e:	b2d8      	uxtb	r0, r3
 8002560:	4b1f      	ldr	r3, [pc, #124]	; (80025e0 <ssd1306_WriteChar+0x10c>)
 8002562:	885b      	ldrh	r3, [r3, #2]
 8002564:	b2da      	uxtb	r2, r3
 8002566:	69fb      	ldr	r3, [r7, #28]
 8002568:	b2db      	uxtb	r3, r3
 800256a:	4413      	add	r3, r2
 800256c:	b2db      	uxtb	r3, r3
 800256e:	7bba      	ldrb	r2, [r7, #14]
 8002570:	4619      	mov	r1, r3
 8002572:	f7ff ff5b 	bl	800242c <ssd1306_DrawPixel>
 8002576:	e016      	b.n	80025a6 <ssd1306_WriteChar+0xd2>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 8002578:	4b19      	ldr	r3, [pc, #100]	; (80025e0 <ssd1306_WriteChar+0x10c>)
 800257a:	881b      	ldrh	r3, [r3, #0]
 800257c:	b2da      	uxtb	r2, r3
 800257e:	69bb      	ldr	r3, [r7, #24]
 8002580:	b2db      	uxtb	r3, r3
 8002582:	4413      	add	r3, r2
 8002584:	b2d8      	uxtb	r0, r3
 8002586:	4b16      	ldr	r3, [pc, #88]	; (80025e0 <ssd1306_WriteChar+0x10c>)
 8002588:	885b      	ldrh	r3, [r3, #2]
 800258a:	b2da      	uxtb	r2, r3
 800258c:	69fb      	ldr	r3, [r7, #28]
 800258e:	b2db      	uxtb	r3, r3
 8002590:	4413      	add	r3, r2
 8002592:	b2d9      	uxtb	r1, r3
 8002594:	7bbb      	ldrb	r3, [r7, #14]
 8002596:	2b00      	cmp	r3, #0
 8002598:	bf0c      	ite	eq
 800259a:	2301      	moveq	r3, #1
 800259c:	2300      	movne	r3, #0
 800259e:	b2db      	uxtb	r3, r3
 80025a0:	461a      	mov	r2, r3
 80025a2:	f7ff ff43 	bl	800242c <ssd1306_DrawPixel>
        for(j = 0; j < Font.FontWidth; j++) {
 80025a6:	69bb      	ldr	r3, [r7, #24]
 80025a8:	3301      	adds	r3, #1
 80025aa:	61bb      	str	r3, [r7, #24]
 80025ac:	793b      	ldrb	r3, [r7, #4]
 80025ae:	461a      	mov	r2, r3
 80025b0:	69bb      	ldr	r3, [r7, #24]
 80025b2:	4293      	cmp	r3, r2
 80025b4:	d3c5      	bcc.n	8002542 <ssd1306_WriteChar+0x6e>
    for(i = 0; i < Font.FontHeight; i++) {
 80025b6:	69fb      	ldr	r3, [r7, #28]
 80025b8:	3301      	adds	r3, #1
 80025ba:	61fb      	str	r3, [r7, #28]
 80025bc:	797b      	ldrb	r3, [r7, #5]
 80025be:	461a      	mov	r2, r3
 80025c0:	69fb      	ldr	r3, [r7, #28]
 80025c2:	4293      	cmp	r3, r2
 80025c4:	d3ad      	bcc.n	8002522 <ssd1306_WriteChar+0x4e>
            }
        }
    }

    // The current space is now taken
    SSD1306.CurrentX += Font.FontWidth;
 80025c6:	4b06      	ldr	r3, [pc, #24]	; (80025e0 <ssd1306_WriteChar+0x10c>)
 80025c8:	881a      	ldrh	r2, [r3, #0]
 80025ca:	793b      	ldrb	r3, [r7, #4]
 80025cc:	b29b      	uxth	r3, r3
 80025ce:	4413      	add	r3, r2
 80025d0:	b29a      	uxth	r2, r3
 80025d2:	4b03      	ldr	r3, [pc, #12]	; (80025e0 <ssd1306_WriteChar+0x10c>)
 80025d4:	801a      	strh	r2, [r3, #0]

    // Return written char for validation
    return ch;
 80025d6:	7bfb      	ldrb	r3, [r7, #15]
}
 80025d8:	4618      	mov	r0, r3
 80025da:	3724      	adds	r7, #36	; 0x24
 80025dc:	46bd      	mov	sp, r7
 80025de:	bd90      	pop	{r4, r7, pc}
 80025e0:	2000069c 	.word	0x2000069c

080025e4 <ssd1306_WriteString>:

// Write full string to screenbuffer
char ssd1306_WriteString(char* str, FontDef Font, SSD1306_COLOR color) {
 80025e4:	b580      	push	{r7, lr}
 80025e6:	b084      	sub	sp, #16
 80025e8:	af00      	add	r7, sp, #0
 80025ea:	60f8      	str	r0, [r7, #12]
 80025ec:	1d38      	adds	r0, r7, #4
 80025ee:	e880 0006 	stmia.w	r0, {r1, r2}
 80025f2:	70fb      	strb	r3, [r7, #3]
    // Write until null-byte
    while (*str) {
 80025f4:	e012      	b.n	800261c <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 80025f6:	68fb      	ldr	r3, [r7, #12]
 80025f8:	7818      	ldrb	r0, [r3, #0]
 80025fa:	78fb      	ldrb	r3, [r7, #3]
 80025fc:	1d3a      	adds	r2, r7, #4
 80025fe:	ca06      	ldmia	r2, {r1, r2}
 8002600:	f7ff ff68 	bl	80024d4 <ssd1306_WriteChar>
 8002604:	4603      	mov	r3, r0
 8002606:	461a      	mov	r2, r3
 8002608:	68fb      	ldr	r3, [r7, #12]
 800260a:	781b      	ldrb	r3, [r3, #0]
 800260c:	429a      	cmp	r2, r3
 800260e:	d002      	beq.n	8002616 <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8002610:	68fb      	ldr	r3, [r7, #12]
 8002612:	781b      	ldrb	r3, [r3, #0]
 8002614:	e008      	b.n	8002628 <ssd1306_WriteString+0x44>
        }

        // Next char
        str++;
 8002616:	68fb      	ldr	r3, [r7, #12]
 8002618:	3301      	adds	r3, #1
 800261a:	60fb      	str	r3, [r7, #12]
    while (*str) {
 800261c:	68fb      	ldr	r3, [r7, #12]
 800261e:	781b      	ldrb	r3, [r3, #0]
 8002620:	2b00      	cmp	r3, #0
 8002622:	d1e8      	bne.n	80025f6 <ssd1306_WriteString+0x12>
    }

    // Everything ok
    return *str;
 8002624:	68fb      	ldr	r3, [r7, #12]
 8002626:	781b      	ldrb	r3, [r3, #0]
}
 8002628:	4618      	mov	r0, r3
 800262a:	3710      	adds	r7, #16
 800262c:	46bd      	mov	sp, r7
 800262e:	bd80      	pop	{r7, pc}

08002630 <ssd1306_SetCursor>:

// Position the cursor
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8002630:	b480      	push	{r7}
 8002632:	b083      	sub	sp, #12
 8002634:	af00      	add	r7, sp, #0
 8002636:	4603      	mov	r3, r0
 8002638:	460a      	mov	r2, r1
 800263a:	71fb      	strb	r3, [r7, #7]
 800263c:	4613      	mov	r3, r2
 800263e:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8002640:	79fb      	ldrb	r3, [r7, #7]
 8002642:	b29a      	uxth	r2, r3
 8002644:	4b05      	ldr	r3, [pc, #20]	; (800265c <ssd1306_SetCursor+0x2c>)
 8002646:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 8002648:	79bb      	ldrb	r3, [r7, #6]
 800264a:	b29a      	uxth	r2, r3
 800264c:	4b03      	ldr	r3, [pc, #12]	; (800265c <ssd1306_SetCursor+0x2c>)
 800264e:	805a      	strh	r2, [r3, #2]
}
 8002650:	bf00      	nop
 8002652:	370c      	adds	r7, #12
 8002654:	46bd      	mov	sp, r7
 8002656:	f85d 7b04 	ldr.w	r7, [sp], #4
 800265a:	4770      	bx	lr
 800265c:	2000069c 	.word	0x2000069c

08002660 <ssd1306_SetContrast>:
        }
    }
    return;
}

void ssd1306_SetContrast(const uint8_t value) {
 8002660:	b580      	push	{r7, lr}
 8002662:	b084      	sub	sp, #16
 8002664:	af00      	add	r7, sp, #0
 8002666:	4603      	mov	r3, r0
 8002668:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800266a:	2381      	movs	r3, #129	; 0x81
 800266c:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 800266e:	7bfb      	ldrb	r3, [r7, #15]
 8002670:	4618      	mov	r0, r3
 8002672:	f7ff fdf3 	bl	800225c <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8002676:	79fb      	ldrb	r3, [r7, #7]
 8002678:	4618      	mov	r0, r3
 800267a:	f7ff fdef 	bl	800225c <ssd1306_WriteCommand>
}
 800267e:	bf00      	nop
 8002680:	3710      	adds	r7, #16
 8002682:	46bd      	mov	sp, r7
 8002684:	bd80      	pop	{r7, pc}
	...

08002688 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8002688:	b580      	push	{r7, lr}
 800268a:	b084      	sub	sp, #16
 800268c:	af00      	add	r7, sp, #0
 800268e:	4603      	mov	r3, r0
 8002690:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8002692:	79fb      	ldrb	r3, [r7, #7]
 8002694:	2b00      	cmp	r3, #0
 8002696:	d005      	beq.n	80026a4 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8002698:	23af      	movs	r3, #175	; 0xaf
 800269a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800269c:	4b08      	ldr	r3, [pc, #32]	; (80026c0 <ssd1306_SetDisplayOn+0x38>)
 800269e:	2201      	movs	r2, #1
 80026a0:	715a      	strb	r2, [r3, #5]
 80026a2:	e004      	b.n	80026ae <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 80026a4:	23ae      	movs	r3, #174	; 0xae
 80026a6:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 80026a8:	4b05      	ldr	r3, [pc, #20]	; (80026c0 <ssd1306_SetDisplayOn+0x38>)
 80026aa:	2200      	movs	r2, #0
 80026ac:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 80026ae:	7bfb      	ldrb	r3, [r7, #15]
 80026b0:	4618      	mov	r0, r3
 80026b2:	f7ff fdd3 	bl	800225c <ssd1306_WriteCommand>
}
 80026b6:	bf00      	nop
 80026b8:	3710      	adds	r7, #16
 80026ba:	46bd      	mov	sp, r7
 80026bc:	bd80      	pop	{r7, pc}
 80026be:	bf00      	nop
 80026c0:	2000069c 	.word	0x2000069c

080026c4 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80026c4:	b580      	push	{r7, lr}
 80026c6:	b082      	sub	sp, #8
 80026c8:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80026ca:	2300      	movs	r3, #0
 80026cc:	607b      	str	r3, [r7, #4]
 80026ce:	4b10      	ldr	r3, [pc, #64]	; (8002710 <HAL_MspInit+0x4c>)
 80026d0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026d2:	4a0f      	ldr	r2, [pc, #60]	; (8002710 <HAL_MspInit+0x4c>)
 80026d4:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80026d8:	6453      	str	r3, [r2, #68]	; 0x44
 80026da:	4b0d      	ldr	r3, [pc, #52]	; (8002710 <HAL_MspInit+0x4c>)
 80026dc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80026de:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80026e2:	607b      	str	r3, [r7, #4]
 80026e4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80026e6:	2300      	movs	r3, #0
 80026e8:	603b      	str	r3, [r7, #0]
 80026ea:	4b09      	ldr	r3, [pc, #36]	; (8002710 <HAL_MspInit+0x4c>)
 80026ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026ee:	4a08      	ldr	r2, [pc, #32]	; (8002710 <HAL_MspInit+0x4c>)
 80026f0:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80026f4:	6413      	str	r3, [r2, #64]	; 0x40
 80026f6:	4b06      	ldr	r3, [pc, #24]	; (8002710 <HAL_MspInit+0x4c>)
 80026f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80026fa:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80026fe:	603b      	str	r3, [r7, #0]
 8002700:	683b      	ldr	r3, [r7, #0]

  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_0);
 8002702:	2007      	movs	r0, #7
 8002704:	f000 fb0a 	bl	8002d1c <HAL_NVIC_SetPriorityGrouping>
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002708:	bf00      	nop
 800270a:	3708      	adds	r7, #8
 800270c:	46bd      	mov	sp, r7
 800270e:	bd80      	pop	{r7, pc}
 8002710:	40023800 	.word	0x40023800

08002714 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	b08a      	sub	sp, #40	; 0x28
 8002718:	af00      	add	r7, sp, #0
 800271a:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800271c:	f107 0314 	add.w	r3, r7, #20
 8002720:	2200      	movs	r2, #0
 8002722:	601a      	str	r2, [r3, #0]
 8002724:	605a      	str	r2, [r3, #4]
 8002726:	609a      	str	r2, [r3, #8]
 8002728:	60da      	str	r2, [r3, #12]
 800272a:	611a      	str	r2, [r3, #16]
  if(hi2c->Instance==I2C1)
 800272c:	687b      	ldr	r3, [r7, #4]
 800272e:	681b      	ldr	r3, [r3, #0]
 8002730:	4a19      	ldr	r2, [pc, #100]	; (8002798 <HAL_I2C_MspInit+0x84>)
 8002732:	4293      	cmp	r3, r2
 8002734:	d12b      	bne.n	800278e <HAL_I2C_MspInit+0x7a>
  {
  /* USER CODE BEGIN I2C1_MspInit 0 */

  /* USER CODE END I2C1_MspInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002736:	2300      	movs	r3, #0
 8002738:	613b      	str	r3, [r7, #16]
 800273a:	4b18      	ldr	r3, [pc, #96]	; (800279c <HAL_I2C_MspInit+0x88>)
 800273c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800273e:	4a17      	ldr	r2, [pc, #92]	; (800279c <HAL_I2C_MspInit+0x88>)
 8002740:	f043 0302 	orr.w	r3, r3, #2
 8002744:	6313      	str	r3, [r2, #48]	; 0x30
 8002746:	4b15      	ldr	r3, [pc, #84]	; (800279c <HAL_I2C_MspInit+0x88>)
 8002748:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800274a:	f003 0302 	and.w	r3, r3, #2
 800274e:	613b      	str	r3, [r7, #16]
 8002750:	693b      	ldr	r3, [r7, #16]
    /**I2C1 GPIO Configuration
    PB6     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002752:	23c0      	movs	r3, #192	; 0xc0
 8002754:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8002756:	2312      	movs	r3, #18
 8002758:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800275a:	2300      	movs	r3, #0
 800275c:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800275e:	2303      	movs	r3, #3
 8002760:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8002762:	2304      	movs	r3, #4
 8002764:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002766:	f107 0314 	add.w	r3, r7, #20
 800276a:	4619      	mov	r1, r3
 800276c:	480c      	ldr	r0, [pc, #48]	; (80027a0 <HAL_I2C_MspInit+0x8c>)
 800276e:	f000 fb09 	bl	8002d84 <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 8002772:	2300      	movs	r3, #0
 8002774:	60fb      	str	r3, [r7, #12]
 8002776:	4b09      	ldr	r3, [pc, #36]	; (800279c <HAL_I2C_MspInit+0x88>)
 8002778:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800277a:	4a08      	ldr	r2, [pc, #32]	; (800279c <HAL_I2C_MspInit+0x88>)
 800277c:	f443 1300 	orr.w	r3, r3, #2097152	; 0x200000
 8002780:	6413      	str	r3, [r2, #64]	; 0x40
 8002782:	4b06      	ldr	r3, [pc, #24]	; (800279c <HAL_I2C_MspInit+0x88>)
 8002784:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002786:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800278a:	60fb      	str	r3, [r7, #12]
 800278c:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN I2C1_MspInit 1 */

  /* USER CODE END I2C1_MspInit 1 */
  }

}
 800278e:	bf00      	nop
 8002790:	3728      	adds	r7, #40	; 0x28
 8002792:	46bd      	mov	sp, r7
 8002794:	bd80      	pop	{r7, pc}
 8002796:	bf00      	nop
 8002798:	40005400 	.word	0x40005400
 800279c:	40023800 	.word	0x40023800
 80027a0:	40020400 	.word	0x40020400

080027a4 <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 80027a4:	b580      	push	{r7, lr}
 80027a6:	b08a      	sub	sp, #40	; 0x28
 80027a8:	af00      	add	r7, sp, #0
 80027aa:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80027ac:	f107 0314 	add.w	r3, r7, #20
 80027b0:	2200      	movs	r2, #0
 80027b2:	601a      	str	r2, [r3, #0]
 80027b4:	605a      	str	r2, [r3, #4]
 80027b6:	609a      	str	r2, [r3, #8]
 80027b8:	60da      	str	r2, [r3, #12]
 80027ba:	611a      	str	r2, [r3, #16]
  if(huart->Instance==USART2)
 80027bc:	687b      	ldr	r3, [r7, #4]
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a19      	ldr	r2, [pc, #100]	; (8002828 <HAL_UART_MspInit+0x84>)
 80027c2:	4293      	cmp	r3, r2
 80027c4:	d12b      	bne.n	800281e <HAL_UART_MspInit+0x7a>
  {
  /* USER CODE BEGIN USART2_MspInit 0 */

  /* USER CODE END USART2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_USART2_CLK_ENABLE();
 80027c6:	2300      	movs	r3, #0
 80027c8:	613b      	str	r3, [r7, #16]
 80027ca:	4b18      	ldr	r3, [pc, #96]	; (800282c <HAL_UART_MspInit+0x88>)
 80027cc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027ce:	4a17      	ldr	r2, [pc, #92]	; (800282c <HAL_UART_MspInit+0x88>)
 80027d0:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80027d4:	6413      	str	r3, [r2, #64]	; 0x40
 80027d6:	4b15      	ldr	r3, [pc, #84]	; (800282c <HAL_UART_MspInit+0x88>)
 80027d8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80027da:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80027de:	613b      	str	r3, [r7, #16]
 80027e0:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80027e2:	2300      	movs	r3, #0
 80027e4:	60fb      	str	r3, [r7, #12]
 80027e6:	4b11      	ldr	r3, [pc, #68]	; (800282c <HAL_UART_MspInit+0x88>)
 80027e8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027ea:	4a10      	ldr	r2, [pc, #64]	; (800282c <HAL_UART_MspInit+0x88>)
 80027ec:	f043 0301 	orr.w	r3, r3, #1
 80027f0:	6313      	str	r3, [r2, #48]	; 0x30
 80027f2:	4b0e      	ldr	r3, [pc, #56]	; (800282c <HAL_UART_MspInit+0x88>)
 80027f4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80027f6:	f003 0301 	and.w	r3, r3, #1
 80027fa:	60fb      	str	r3, [r7, #12]
 80027fc:	68fb      	ldr	r3, [r7, #12]
    /**USART2 GPIO Configuration
    PA2     ------> USART2_TX
    PA3     ------> USART2_RX
    */
    GPIO_InitStruct.Pin = USART_TX_Pin|USART_RX_Pin;
 80027fe:	230c      	movs	r3, #12
 8002800:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002802:	2302      	movs	r3, #2
 8002804:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002806:	2300      	movs	r3, #0
 8002808:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800280a:	2300      	movs	r3, #0
 800280c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 800280e:	2307      	movs	r3, #7
 8002810:	627b      	str	r3, [r7, #36]	; 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002812:	f107 0314 	add.w	r3, r7, #20
 8002816:	4619      	mov	r1, r3
 8002818:	4805      	ldr	r0, [pc, #20]	; (8002830 <HAL_UART_MspInit+0x8c>)
 800281a:	f000 fab3 	bl	8002d84 <HAL_GPIO_Init>
  /* USER CODE BEGIN USART2_MspInit 1 */

  /* USER CODE END USART2_MspInit 1 */
  }

}
 800281e:	bf00      	nop
 8002820:	3728      	adds	r7, #40	; 0x28
 8002822:	46bd      	mov	sp, r7
 8002824:	bd80      	pop	{r7, pc}
 8002826:	bf00      	nop
 8002828:	40004400 	.word	0x40004400
 800282c:	40023800 	.word	0x40023800
 8002830:	40020000 	.word	0x40020000

08002834 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8002834:	b480      	push	{r7}
 8002836:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 8002838:	e7fe      	b.n	8002838 <NMI_Handler+0x4>

0800283a <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 800283a:	b480      	push	{r7}
 800283c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 800283e:	e7fe      	b.n	800283e <HardFault_Handler+0x4>

08002840 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8002840:	b480      	push	{r7}
 8002842:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8002844:	e7fe      	b.n	8002844 <MemManage_Handler+0x4>

08002846 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002846:	b480      	push	{r7}
 8002848:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 800284a:	e7fe      	b.n	800284a <BusFault_Handler+0x4>

0800284c <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 800284c:	b480      	push	{r7}
 800284e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8002850:	e7fe      	b.n	8002850 <UsageFault_Handler+0x4>

08002852 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8002852:	b480      	push	{r7}
 8002854:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8002856:	bf00      	nop
 8002858:	46bd      	mov	sp, r7
 800285a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800285e:	4770      	bx	lr

08002860 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002860:	b480      	push	{r7}
 8002862:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002864:	bf00      	nop
 8002866:	46bd      	mov	sp, r7
 8002868:	f85d 7b04 	ldr.w	r7, [sp], #4
 800286c:	4770      	bx	lr

0800286e <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 800286e:	b480      	push	{r7}
 8002870:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8002872:	bf00      	nop
 8002874:	46bd      	mov	sp, r7
 8002876:	f85d 7b04 	ldr.w	r7, [sp], #4
 800287a:	4770      	bx	lr

0800287c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 800287c:	b580      	push	{r7, lr}
 800287e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8002880:	f000 f956 	bl	8002b30 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8002884:	bf00      	nop
 8002886:	bd80      	pop	{r7, pc}

08002888 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8002888:	b480      	push	{r7}
 800288a:	af00      	add	r7, sp, #0
	return 1;
 800288c:	2301      	movs	r3, #1
}
 800288e:	4618      	mov	r0, r3
 8002890:	46bd      	mov	sp, r7
 8002892:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002896:	4770      	bx	lr

08002898 <_kill>:

int _kill(int pid, int sig)
{
 8002898:	b580      	push	{r7, lr}
 800289a:	b082      	sub	sp, #8
 800289c:	af00      	add	r7, sp, #0
 800289e:	6078      	str	r0, [r7, #4]
 80028a0:	6039      	str	r1, [r7, #0]
	errno = EINVAL;
 80028a2:	f001 ffc3 	bl	800482c <__errno>
 80028a6:	4603      	mov	r3, r0
 80028a8:	2216      	movs	r2, #22
 80028aa:	601a      	str	r2, [r3, #0]
	return -1;
 80028ac:	f04f 33ff 	mov.w	r3, #4294967295
}
 80028b0:	4618      	mov	r0, r3
 80028b2:	3708      	adds	r7, #8
 80028b4:	46bd      	mov	sp, r7
 80028b6:	bd80      	pop	{r7, pc}

080028b8 <_exit>:

void _exit (int status)
{
 80028b8:	b580      	push	{r7, lr}
 80028ba:	b082      	sub	sp, #8
 80028bc:	af00      	add	r7, sp, #0
 80028be:	6078      	str	r0, [r7, #4]
	_kill(status, -1);
 80028c0:	f04f 31ff 	mov.w	r1, #4294967295
 80028c4:	6878      	ldr	r0, [r7, #4]
 80028c6:	f7ff ffe7 	bl	8002898 <_kill>
	while (1) {}		/* Make sure we hang here */
 80028ca:	e7fe      	b.n	80028ca <_exit+0x12>

080028cc <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80028cc:	b580      	push	{r7, lr}
 80028ce:	b086      	sub	sp, #24
 80028d0:	af00      	add	r7, sp, #0
 80028d2:	60f8      	str	r0, [r7, #12]
 80028d4:	60b9      	str	r1, [r7, #8]
 80028d6:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028d8:	2300      	movs	r3, #0
 80028da:	617b      	str	r3, [r7, #20]
 80028dc:	e00a      	b.n	80028f4 <_read+0x28>
	{
		*ptr++ = __io_getchar();
 80028de:	f3af 8000 	nop.w
 80028e2:	4601      	mov	r1, r0
 80028e4:	68bb      	ldr	r3, [r7, #8]
 80028e6:	1c5a      	adds	r2, r3, #1
 80028e8:	60ba      	str	r2, [r7, #8]
 80028ea:	b2ca      	uxtb	r2, r1
 80028ec:	701a      	strb	r2, [r3, #0]
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 80028ee:	697b      	ldr	r3, [r7, #20]
 80028f0:	3301      	adds	r3, #1
 80028f2:	617b      	str	r3, [r7, #20]
 80028f4:	697a      	ldr	r2, [r7, #20]
 80028f6:	687b      	ldr	r3, [r7, #4]
 80028f8:	429a      	cmp	r2, r3
 80028fa:	dbf0      	blt.n	80028de <_read+0x12>
	}

return len;
 80028fc:	687b      	ldr	r3, [r7, #4]
}
 80028fe:	4618      	mov	r0, r3
 8002900:	3718      	adds	r7, #24
 8002902:	46bd      	mov	sp, r7
 8002904:	bd80      	pop	{r7, pc}

08002906 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002906:	b580      	push	{r7, lr}
 8002908:	b086      	sub	sp, #24
 800290a:	af00      	add	r7, sp, #0
 800290c:	60f8      	str	r0, [r7, #12]
 800290e:	60b9      	str	r1, [r7, #8]
 8002910:	607a      	str	r2, [r7, #4]
	int DataIdx;

	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002912:	2300      	movs	r3, #0
 8002914:	617b      	str	r3, [r7, #20]
 8002916:	e009      	b.n	800292c <_write+0x26>
	{
		__io_putchar(*ptr++);
 8002918:	68bb      	ldr	r3, [r7, #8]
 800291a:	1c5a      	adds	r2, r3, #1
 800291c:	60ba      	str	r2, [r7, #8]
 800291e:	781b      	ldrb	r3, [r3, #0]
 8002920:	4618      	mov	r0, r3
 8002922:	f3af 8000 	nop.w
	for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002926:	697b      	ldr	r3, [r7, #20]
 8002928:	3301      	adds	r3, #1
 800292a:	617b      	str	r3, [r7, #20]
 800292c:	697a      	ldr	r2, [r7, #20]
 800292e:	687b      	ldr	r3, [r7, #4]
 8002930:	429a      	cmp	r2, r3
 8002932:	dbf1      	blt.n	8002918 <_write+0x12>
	}
	return len;
 8002934:	687b      	ldr	r3, [r7, #4]
}
 8002936:	4618      	mov	r0, r3
 8002938:	3718      	adds	r7, #24
 800293a:	46bd      	mov	sp, r7
 800293c:	bd80      	pop	{r7, pc}

0800293e <_close>:

int _close(int file)
{
 800293e:	b480      	push	{r7}
 8002940:	b083      	sub	sp, #12
 8002942:	af00      	add	r7, sp, #0
 8002944:	6078      	str	r0, [r7, #4]
	return -1;
 8002946:	f04f 33ff 	mov.w	r3, #4294967295
}
 800294a:	4618      	mov	r0, r3
 800294c:	370c      	adds	r7, #12
 800294e:	46bd      	mov	sp, r7
 8002950:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002954:	4770      	bx	lr

08002956 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8002956:	b480      	push	{r7}
 8002958:	b083      	sub	sp, #12
 800295a:	af00      	add	r7, sp, #0
 800295c:	6078      	str	r0, [r7, #4]
 800295e:	6039      	str	r1, [r7, #0]
	st->st_mode = S_IFCHR;
 8002960:	683b      	ldr	r3, [r7, #0]
 8002962:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8002966:	605a      	str	r2, [r3, #4]
	return 0;
 8002968:	2300      	movs	r3, #0
}
 800296a:	4618      	mov	r0, r3
 800296c:	370c      	adds	r7, #12
 800296e:	46bd      	mov	sp, r7
 8002970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002974:	4770      	bx	lr

08002976 <_isatty>:

int _isatty(int file)
{
 8002976:	b480      	push	{r7}
 8002978:	b083      	sub	sp, #12
 800297a:	af00      	add	r7, sp, #0
 800297c:	6078      	str	r0, [r7, #4]
	return 1;
 800297e:	2301      	movs	r3, #1
}
 8002980:	4618      	mov	r0, r3
 8002982:	370c      	adds	r7, #12
 8002984:	46bd      	mov	sp, r7
 8002986:	f85d 7b04 	ldr.w	r7, [sp], #4
 800298a:	4770      	bx	lr

0800298c <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800298c:	b480      	push	{r7}
 800298e:	b085      	sub	sp, #20
 8002990:	af00      	add	r7, sp, #0
 8002992:	60f8      	str	r0, [r7, #12]
 8002994:	60b9      	str	r1, [r7, #8]
 8002996:	607a      	str	r2, [r7, #4]
	return 0;
 8002998:	2300      	movs	r3, #0
}
 800299a:	4618      	mov	r0, r3
 800299c:	3714      	adds	r7, #20
 800299e:	46bd      	mov	sp, r7
 80029a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80029a4:	4770      	bx	lr
	...

080029a8 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 80029a8:	b580      	push	{r7, lr}
 80029aa:	b086      	sub	sp, #24
 80029ac:	af00      	add	r7, sp, #0
 80029ae:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 80029b0:	4a14      	ldr	r2, [pc, #80]	; (8002a04 <_sbrk+0x5c>)
 80029b2:	4b15      	ldr	r3, [pc, #84]	; (8002a08 <_sbrk+0x60>)
 80029b4:	1ad3      	subs	r3, r2, r3
 80029b6:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 80029b8:	697b      	ldr	r3, [r7, #20]
 80029ba:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 80029bc:	4b13      	ldr	r3, [pc, #76]	; (8002a0c <_sbrk+0x64>)
 80029be:	681b      	ldr	r3, [r3, #0]
 80029c0:	2b00      	cmp	r3, #0
 80029c2:	d102      	bne.n	80029ca <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80029c4:	4b11      	ldr	r3, [pc, #68]	; (8002a0c <_sbrk+0x64>)
 80029c6:	4a12      	ldr	r2, [pc, #72]	; (8002a10 <_sbrk+0x68>)
 80029c8:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80029ca:	4b10      	ldr	r3, [pc, #64]	; (8002a0c <_sbrk+0x64>)
 80029cc:	681a      	ldr	r2, [r3, #0]
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	4413      	add	r3, r2
 80029d2:	693a      	ldr	r2, [r7, #16]
 80029d4:	429a      	cmp	r2, r3
 80029d6:	d207      	bcs.n	80029e8 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80029d8:	f001 ff28 	bl	800482c <__errno>
 80029dc:	4603      	mov	r3, r0
 80029de:	220c      	movs	r2, #12
 80029e0:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80029e2:	f04f 33ff 	mov.w	r3, #4294967295
 80029e6:	e009      	b.n	80029fc <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80029e8:	4b08      	ldr	r3, [pc, #32]	; (8002a0c <_sbrk+0x64>)
 80029ea:	681b      	ldr	r3, [r3, #0]
 80029ec:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80029ee:	4b07      	ldr	r3, [pc, #28]	; (8002a0c <_sbrk+0x64>)
 80029f0:	681a      	ldr	r2, [r3, #0]
 80029f2:	687b      	ldr	r3, [r7, #4]
 80029f4:	4413      	add	r3, r2
 80029f6:	4a05      	ldr	r2, [pc, #20]	; (8002a0c <_sbrk+0x64>)
 80029f8:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80029fa:	68fb      	ldr	r3, [r7, #12]
}
 80029fc:	4618      	mov	r0, r3
 80029fe:	3718      	adds	r7, #24
 8002a00:	46bd      	mov	sp, r7
 8002a02:	bd80      	pop	{r7, pc}
 8002a04:	20018000 	.word	0x20018000
 8002a08:	00000400 	.word	0x00000400
 8002a0c:	200006a4 	.word	0x200006a4
 8002a10:	200006c0 	.word	0x200006c0

08002a14 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8002a14:	b480      	push	{r7}
 8002a16:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8002a18:	4b06      	ldr	r3, [pc, #24]	; (8002a34 <SystemInit+0x20>)
 8002a1a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8002a1e:	4a05      	ldr	r2, [pc, #20]	; (8002a34 <SystemInit+0x20>)
 8002a20:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002a24:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002a28:	bf00      	nop
 8002a2a:	46bd      	mov	sp, r7
 8002a2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a30:	4770      	bx	lr
 8002a32:	bf00      	nop
 8002a34:	e000ed00 	.word	0xe000ed00

08002a38 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a38:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002a70 <LoopFillZerobss+0x12>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002a3c:	480d      	ldr	r0, [pc, #52]	; (8002a74 <LoopFillZerobss+0x16>)
  ldr r1, =_edata
 8002a3e:	490e      	ldr	r1, [pc, #56]	; (8002a78 <LoopFillZerobss+0x1a>)
  ldr r2, =_sidata
 8002a40:	4a0e      	ldr	r2, [pc, #56]	; (8002a7c <LoopFillZerobss+0x1e>)
  movs r3, #0
 8002a42:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002a44:	e002      	b.n	8002a4c <LoopCopyDataInit>

08002a46 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002a46:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002a48:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002a4a:	3304      	adds	r3, #4

08002a4c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002a4c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002a4e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002a50:	d3f9      	bcc.n	8002a46 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002a52:	4a0b      	ldr	r2, [pc, #44]	; (8002a80 <LoopFillZerobss+0x22>)
  ldr r4, =_ebss
 8002a54:	4c0b      	ldr	r4, [pc, #44]	; (8002a84 <LoopFillZerobss+0x26>)
  movs r3, #0
 8002a56:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002a58:	e001      	b.n	8002a5e <LoopFillZerobss>

08002a5a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002a5a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002a5c:	3204      	adds	r2, #4

08002a5e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002a5e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002a60:	d3fb      	bcc.n	8002a5a <FillZerobss>

/* Call the clock system initialization function.*/
  bl  SystemInit   
 8002a62:	f7ff ffd7 	bl	8002a14 <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8002a66:	f001 fee7 	bl	8004838 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8002a6a:	f7ff fa8d 	bl	8001f88 <main>
  bx  lr    
 8002a6e:	4770      	bx	lr
  ldr   sp, =_estack    		 /* set stack pointer */
 8002a70:	20018000 	.word	0x20018000
  ldr r0, =_sdata
 8002a74:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002a78:	200001e8 	.word	0x200001e8
  ldr r2, =_sidata
 8002a7c:	0800ab68 	.word	0x0800ab68
  ldr r2, =_sbss
 8002a80:	200001e8 	.word	0x200001e8
  ldr r4, =_ebss
 8002a84:	200006bc 	.word	0x200006bc

08002a88 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8002a88:	e7fe      	b.n	8002a88 <ADC_IRQHandler>
	...

08002a8c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8002a8c:	b580      	push	{r7, lr}
 8002a8e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8002a90:	4b0e      	ldr	r3, [pc, #56]	; (8002acc <HAL_Init+0x40>)
 8002a92:	681b      	ldr	r3, [r3, #0]
 8002a94:	4a0d      	ldr	r2, [pc, #52]	; (8002acc <HAL_Init+0x40>)
 8002a96:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8002a9a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8002a9c:	4b0b      	ldr	r3, [pc, #44]	; (8002acc <HAL_Init+0x40>)
 8002a9e:	681b      	ldr	r3, [r3, #0]
 8002aa0:	4a0a      	ldr	r2, [pc, #40]	; (8002acc <HAL_Init+0x40>)
 8002aa2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8002aa6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8002aa8:	4b08      	ldr	r3, [pc, #32]	; (8002acc <HAL_Init+0x40>)
 8002aaa:	681b      	ldr	r3, [r3, #0]
 8002aac:	4a07      	ldr	r2, [pc, #28]	; (8002acc <HAL_Init+0x40>)
 8002aae:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002ab2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8002ab4:	2003      	movs	r0, #3
 8002ab6:	f000 f931 	bl	8002d1c <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8002aba:	2000      	movs	r0, #0
 8002abc:	f000 f808 	bl	8002ad0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8002ac0:	f7ff fe00 	bl	80026c4 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8002ac4:	2300      	movs	r3, #0
}
 8002ac6:	4618      	mov	r0, r3
 8002ac8:	bd80      	pop	{r7, pc}
 8002aca:	bf00      	nop
 8002acc:	40023c00 	.word	0x40023c00

08002ad0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002ad0:	b580      	push	{r7, lr}
 8002ad2:	b082      	sub	sp, #8
 8002ad4:	af00      	add	r7, sp, #0
 8002ad6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8002ad8:	4b12      	ldr	r3, [pc, #72]	; (8002b24 <HAL_InitTick+0x54>)
 8002ada:	681a      	ldr	r2, [r3, #0]
 8002adc:	4b12      	ldr	r3, [pc, #72]	; (8002b28 <HAL_InitTick+0x58>)
 8002ade:	781b      	ldrb	r3, [r3, #0]
 8002ae0:	4619      	mov	r1, r3
 8002ae2:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002ae6:	fbb3 f3f1 	udiv	r3, r3, r1
 8002aea:	fbb2 f3f3 	udiv	r3, r2, r3
 8002aee:	4618      	mov	r0, r3
 8002af0:	f000 f93b 	bl	8002d6a <HAL_SYSTICK_Config>
 8002af4:	4603      	mov	r3, r0
 8002af6:	2b00      	cmp	r3, #0
 8002af8:	d001      	beq.n	8002afe <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8002afa:	2301      	movs	r3, #1
 8002afc:	e00e      	b.n	8002b1c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	2b0f      	cmp	r3, #15
 8002b02:	d80a      	bhi.n	8002b1a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002b04:	2200      	movs	r2, #0
 8002b06:	6879      	ldr	r1, [r7, #4]
 8002b08:	f04f 30ff 	mov.w	r0, #4294967295
 8002b0c:	f000 f911 	bl	8002d32 <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002b10:	4a06      	ldr	r2, [pc, #24]	; (8002b2c <HAL_InitTick+0x5c>)
 8002b12:	687b      	ldr	r3, [r7, #4]
 8002b14:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002b16:	2300      	movs	r3, #0
 8002b18:	e000      	b.n	8002b1c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8002b1a:	2301      	movs	r3, #1
}
 8002b1c:	4618      	mov	r0, r3
 8002b1e:	3708      	adds	r7, #8
 8002b20:	46bd      	mov	sp, r7
 8002b22:	bd80      	pop	{r7, pc}
 8002b24:	20000008 	.word	0x20000008
 8002b28:	20000010 	.word	0x20000010
 8002b2c:	2000000c 	.word	0x2000000c

08002b30 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002b30:	b480      	push	{r7}
 8002b32:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002b34:	4b06      	ldr	r3, [pc, #24]	; (8002b50 <HAL_IncTick+0x20>)
 8002b36:	781b      	ldrb	r3, [r3, #0]
 8002b38:	461a      	mov	r2, r3
 8002b3a:	4b06      	ldr	r3, [pc, #24]	; (8002b54 <HAL_IncTick+0x24>)
 8002b3c:	681b      	ldr	r3, [r3, #0]
 8002b3e:	4413      	add	r3, r2
 8002b40:	4a04      	ldr	r2, [pc, #16]	; (8002b54 <HAL_IncTick+0x24>)
 8002b42:	6013      	str	r3, [r2, #0]
}
 8002b44:	bf00      	nop
 8002b46:	46bd      	mov	sp, r7
 8002b48:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b4c:	4770      	bx	lr
 8002b4e:	bf00      	nop
 8002b50:	20000010 	.word	0x20000010
 8002b54:	200006a8 	.word	0x200006a8

08002b58 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002b58:	b480      	push	{r7}
 8002b5a:	af00      	add	r7, sp, #0
  return uwTick;
 8002b5c:	4b03      	ldr	r3, [pc, #12]	; (8002b6c <HAL_GetTick+0x14>)
 8002b5e:	681b      	ldr	r3, [r3, #0]
}
 8002b60:	4618      	mov	r0, r3
 8002b62:	46bd      	mov	sp, r7
 8002b64:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002b68:	4770      	bx	lr
 8002b6a:	bf00      	nop
 8002b6c:	200006a8 	.word	0x200006a8

08002b70 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002b70:	b580      	push	{r7, lr}
 8002b72:	b084      	sub	sp, #16
 8002b74:	af00      	add	r7, sp, #0
 8002b76:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002b78:	f7ff ffee 	bl	8002b58 <HAL_GetTick>
 8002b7c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 8002b7e:	687b      	ldr	r3, [r7, #4]
 8002b80:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8002b82:	68fb      	ldr	r3, [r7, #12]
 8002b84:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002b88:	d005      	beq.n	8002b96 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 8002b8a:	4b0a      	ldr	r3, [pc, #40]	; (8002bb4 <HAL_Delay+0x44>)
 8002b8c:	781b      	ldrb	r3, [r3, #0]
 8002b8e:	461a      	mov	r2, r3
 8002b90:	68fb      	ldr	r3, [r7, #12]
 8002b92:	4413      	add	r3, r2
 8002b94:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 8002b96:	bf00      	nop
 8002b98:	f7ff ffde 	bl	8002b58 <HAL_GetTick>
 8002b9c:	4602      	mov	r2, r0
 8002b9e:	68bb      	ldr	r3, [r7, #8]
 8002ba0:	1ad3      	subs	r3, r2, r3
 8002ba2:	68fa      	ldr	r2, [r7, #12]
 8002ba4:	429a      	cmp	r2, r3
 8002ba6:	d8f7      	bhi.n	8002b98 <HAL_Delay+0x28>
  {
  }
}
 8002ba8:	bf00      	nop
 8002baa:	bf00      	nop
 8002bac:	3710      	adds	r7, #16
 8002bae:	46bd      	mov	sp, r7
 8002bb0:	bd80      	pop	{r7, pc}
 8002bb2:	bf00      	nop
 8002bb4:	20000010 	.word	0x20000010

08002bb8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002bb8:	b480      	push	{r7}
 8002bba:	b085      	sub	sp, #20
 8002bbc:	af00      	add	r7, sp, #0
 8002bbe:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8002bc0:	687b      	ldr	r3, [r7, #4]
 8002bc2:	f003 0307 	and.w	r3, r3, #7
 8002bc6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8002bc8:	4b0c      	ldr	r3, [pc, #48]	; (8002bfc <__NVIC_SetPriorityGrouping+0x44>)
 8002bca:	68db      	ldr	r3, [r3, #12]
 8002bcc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8002bce:	68ba      	ldr	r2, [r7, #8]
 8002bd0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8002bd4:	4013      	ands	r3, r2
 8002bd6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8002bd8:	68fb      	ldr	r3, [r7, #12]
 8002bda:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8002bdc:	68bb      	ldr	r3, [r7, #8]
 8002bde:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002be0:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002be4:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002be8:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8002bea:	4a04      	ldr	r2, [pc, #16]	; (8002bfc <__NVIC_SetPriorityGrouping+0x44>)
 8002bec:	68bb      	ldr	r3, [r7, #8]
 8002bee:	60d3      	str	r3, [r2, #12]
}
 8002bf0:	bf00      	nop
 8002bf2:	3714      	adds	r7, #20
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	e000ed00 	.word	0xe000ed00

08002c00 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002c00:	b480      	push	{r7}
 8002c02:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002c04:	4b04      	ldr	r3, [pc, #16]	; (8002c18 <__NVIC_GetPriorityGrouping+0x18>)
 8002c06:	68db      	ldr	r3, [r3, #12]
 8002c08:	0a1b      	lsrs	r3, r3, #8
 8002c0a:	f003 0307 	and.w	r3, r3, #7
}
 8002c0e:	4618      	mov	r0, r3
 8002c10:	46bd      	mov	sp, r7
 8002c12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c16:	4770      	bx	lr
 8002c18:	e000ed00 	.word	0xe000ed00

08002c1c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002c1c:	b480      	push	{r7}
 8002c1e:	b083      	sub	sp, #12
 8002c20:	af00      	add	r7, sp, #0
 8002c22:	4603      	mov	r3, r0
 8002c24:	6039      	str	r1, [r7, #0]
 8002c26:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002c28:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	db0a      	blt.n	8002c46 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c30:	683b      	ldr	r3, [r7, #0]
 8002c32:	b2da      	uxtb	r2, r3
 8002c34:	490c      	ldr	r1, [pc, #48]	; (8002c68 <__NVIC_SetPriority+0x4c>)
 8002c36:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002c3a:	0112      	lsls	r2, r2, #4
 8002c3c:	b2d2      	uxtb	r2, r2
 8002c3e:	440b      	add	r3, r1
 8002c40:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8002c44:	e00a      	b.n	8002c5c <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8002c46:	683b      	ldr	r3, [r7, #0]
 8002c48:	b2da      	uxtb	r2, r3
 8002c4a:	4908      	ldr	r1, [pc, #32]	; (8002c6c <__NVIC_SetPriority+0x50>)
 8002c4c:	79fb      	ldrb	r3, [r7, #7]
 8002c4e:	f003 030f 	and.w	r3, r3, #15
 8002c52:	3b04      	subs	r3, #4
 8002c54:	0112      	lsls	r2, r2, #4
 8002c56:	b2d2      	uxtb	r2, r2
 8002c58:	440b      	add	r3, r1
 8002c5a:	761a      	strb	r2, [r3, #24]
}
 8002c5c:	bf00      	nop
 8002c5e:	370c      	adds	r7, #12
 8002c60:	46bd      	mov	sp, r7
 8002c62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c66:	4770      	bx	lr
 8002c68:	e000e100 	.word	0xe000e100
 8002c6c:	e000ed00 	.word	0xe000ed00

08002c70 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8002c70:	b480      	push	{r7}
 8002c72:	b089      	sub	sp, #36	; 0x24
 8002c74:	af00      	add	r7, sp, #0
 8002c76:	60f8      	str	r0, [r7, #12]
 8002c78:	60b9      	str	r1, [r7, #8]
 8002c7a:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8002c7c:	68fb      	ldr	r3, [r7, #12]
 8002c7e:	f003 0307 	and.w	r3, r3, #7
 8002c82:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	f1c3 0307 	rsb	r3, r3, #7
 8002c8a:	2b04      	cmp	r3, #4
 8002c8c:	bf28      	it	cs
 8002c8e:	2304      	movcs	r3, #4
 8002c90:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8002c92:	69fb      	ldr	r3, [r7, #28]
 8002c94:	3304      	adds	r3, #4
 8002c96:	2b06      	cmp	r3, #6
 8002c98:	d902      	bls.n	8002ca0 <NVIC_EncodePriority+0x30>
 8002c9a:	69fb      	ldr	r3, [r7, #28]
 8002c9c:	3b03      	subs	r3, #3
 8002c9e:	e000      	b.n	8002ca2 <NVIC_EncodePriority+0x32>
 8002ca0:	2300      	movs	r3, #0
 8002ca2:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002ca4:	f04f 32ff 	mov.w	r2, #4294967295
 8002ca8:	69bb      	ldr	r3, [r7, #24]
 8002caa:	fa02 f303 	lsl.w	r3, r2, r3
 8002cae:	43da      	mvns	r2, r3
 8002cb0:	68bb      	ldr	r3, [r7, #8]
 8002cb2:	401a      	ands	r2, r3
 8002cb4:	697b      	ldr	r3, [r7, #20]
 8002cb6:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002cb8:	f04f 31ff 	mov.w	r1, #4294967295
 8002cbc:	697b      	ldr	r3, [r7, #20]
 8002cbe:	fa01 f303 	lsl.w	r3, r1, r3
 8002cc2:	43d9      	mvns	r1, r3
 8002cc4:	687b      	ldr	r3, [r7, #4]
 8002cc6:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002cc8:	4313      	orrs	r3, r2
         );
}
 8002cca:	4618      	mov	r0, r3
 8002ccc:	3724      	adds	r7, #36	; 0x24
 8002cce:	46bd      	mov	sp, r7
 8002cd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cd4:	4770      	bx	lr
	...

08002cd8 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	b082      	sub	sp, #8
 8002cdc:	af00      	add	r7, sp, #0
 8002cde:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8002ce0:	687b      	ldr	r3, [r7, #4]
 8002ce2:	3b01      	subs	r3, #1
 8002ce4:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002ce8:	d301      	bcc.n	8002cee <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002cea:	2301      	movs	r3, #1
 8002cec:	e00f      	b.n	8002d0e <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8002cee:	4a0a      	ldr	r2, [pc, #40]	; (8002d18 <SysTick_Config+0x40>)
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	3b01      	subs	r3, #1
 8002cf4:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002cf6:	210f      	movs	r1, #15
 8002cf8:	f04f 30ff 	mov.w	r0, #4294967295
 8002cfc:	f7ff ff8e 	bl	8002c1c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8002d00:	4b05      	ldr	r3, [pc, #20]	; (8002d18 <SysTick_Config+0x40>)
 8002d02:	2200      	movs	r2, #0
 8002d04:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002d06:	4b04      	ldr	r3, [pc, #16]	; (8002d18 <SysTick_Config+0x40>)
 8002d08:	2207      	movs	r2, #7
 8002d0a:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002d0c:	2300      	movs	r3, #0
}
 8002d0e:	4618      	mov	r0, r3
 8002d10:	3708      	adds	r7, #8
 8002d12:	46bd      	mov	sp, r7
 8002d14:	bd80      	pop	{r7, pc}
 8002d16:	bf00      	nop
 8002d18:	e000e010 	.word	0xe000e010

08002d1c <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002d1c:	b580      	push	{r7, lr}
 8002d1e:	b082      	sub	sp, #8
 8002d20:	af00      	add	r7, sp, #0
 8002d22:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002d24:	6878      	ldr	r0, [r7, #4]
 8002d26:	f7ff ff47 	bl	8002bb8 <__NVIC_SetPriorityGrouping>
}
 8002d2a:	bf00      	nop
 8002d2c:	3708      	adds	r7, #8
 8002d2e:	46bd      	mov	sp, r7
 8002d30:	bd80      	pop	{r7, pc}

08002d32 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8002d32:	b580      	push	{r7, lr}
 8002d34:	b086      	sub	sp, #24
 8002d36:	af00      	add	r7, sp, #0
 8002d38:	4603      	mov	r3, r0
 8002d3a:	60b9      	str	r1, [r7, #8]
 8002d3c:	607a      	str	r2, [r7, #4]
 8002d3e:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8002d40:	2300      	movs	r3, #0
 8002d42:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8002d44:	f7ff ff5c 	bl	8002c00 <__NVIC_GetPriorityGrouping>
 8002d48:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8002d4a:	687a      	ldr	r2, [r7, #4]
 8002d4c:	68b9      	ldr	r1, [r7, #8]
 8002d4e:	6978      	ldr	r0, [r7, #20]
 8002d50:	f7ff ff8e 	bl	8002c70 <NVIC_EncodePriority>
 8002d54:	4602      	mov	r2, r0
 8002d56:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8002d5a:	4611      	mov	r1, r2
 8002d5c:	4618      	mov	r0, r3
 8002d5e:	f7ff ff5d 	bl	8002c1c <__NVIC_SetPriority>
}
 8002d62:	bf00      	nop
 8002d64:	3718      	adds	r7, #24
 8002d66:	46bd      	mov	sp, r7
 8002d68:	bd80      	pop	{r7, pc}

08002d6a <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8002d6a:	b580      	push	{r7, lr}
 8002d6c:	b082      	sub	sp, #8
 8002d6e:	af00      	add	r7, sp, #0
 8002d70:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8002d72:	6878      	ldr	r0, [r7, #4]
 8002d74:	f7ff ffb0 	bl	8002cd8 <SysTick_Config>
 8002d78:	4603      	mov	r3, r0
}
 8002d7a:	4618      	mov	r0, r3
 8002d7c:	3708      	adds	r7, #8
 8002d7e:	46bd      	mov	sp, r7
 8002d80:	bd80      	pop	{r7, pc}
	...

08002d84 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002d84:	b480      	push	{r7}
 8002d86:	b089      	sub	sp, #36	; 0x24
 8002d88:	af00      	add	r7, sp, #0
 8002d8a:	6078      	str	r0, [r7, #4]
 8002d8c:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8002d8e:	2300      	movs	r3, #0
 8002d90:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8002d92:	2300      	movs	r3, #0
 8002d94:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002d96:	2300      	movs	r3, #0
 8002d98:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002d9a:	2300      	movs	r3, #0
 8002d9c:	61fb      	str	r3, [r7, #28]
 8002d9e:	e159      	b.n	8003054 <HAL_GPIO_Init+0x2d0>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8002da0:	2201      	movs	r2, #1
 8002da2:	69fb      	ldr	r3, [r7, #28]
 8002da4:	fa02 f303 	lsl.w	r3, r2, r3
 8002da8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002daa:	683b      	ldr	r3, [r7, #0]
 8002dac:	681b      	ldr	r3, [r3, #0]
 8002dae:	697a      	ldr	r2, [r7, #20]
 8002db0:	4013      	ands	r3, r2
 8002db2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002db4:	693a      	ldr	r2, [r7, #16]
 8002db6:	697b      	ldr	r3, [r7, #20]
 8002db8:	429a      	cmp	r2, r3
 8002dba:	f040 8148 	bne.w	800304e <HAL_GPIO_Init+0x2ca>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dbe:	683b      	ldr	r3, [r7, #0]
 8002dc0:	685b      	ldr	r3, [r3, #4]
 8002dc2:	f003 0303 	and.w	r3, r3, #3
 8002dc6:	2b01      	cmp	r3, #1
 8002dc8:	d005      	beq.n	8002dd6 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002dca:	683b      	ldr	r3, [r7, #0]
 8002dcc:	685b      	ldr	r3, [r3, #4]
 8002dce:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 8002dd2:	2b02      	cmp	r3, #2
 8002dd4:	d130      	bne.n	8002e38 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002dd6:	687b      	ldr	r3, [r7, #4]
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002ddc:	69fb      	ldr	r3, [r7, #28]
 8002dde:	005b      	lsls	r3, r3, #1
 8002de0:	2203      	movs	r2, #3
 8002de2:	fa02 f303 	lsl.w	r3, r2, r3
 8002de6:	43db      	mvns	r3, r3
 8002de8:	69ba      	ldr	r2, [r7, #24]
 8002dea:	4013      	ands	r3, r2
 8002dec:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8002dee:	683b      	ldr	r3, [r7, #0]
 8002df0:	68da      	ldr	r2, [r3, #12]
 8002df2:	69fb      	ldr	r3, [r7, #28]
 8002df4:	005b      	lsls	r3, r3, #1
 8002df6:	fa02 f303 	lsl.w	r3, r2, r3
 8002dfa:	69ba      	ldr	r2, [r7, #24]
 8002dfc:	4313      	orrs	r3, r2
 8002dfe:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8002e00:	687b      	ldr	r3, [r7, #4]
 8002e02:	69ba      	ldr	r2, [r7, #24]
 8002e04:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	685b      	ldr	r3, [r3, #4]
 8002e0a:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8002e0c:	2201      	movs	r2, #1
 8002e0e:	69fb      	ldr	r3, [r7, #28]
 8002e10:	fa02 f303 	lsl.w	r3, r2, r3
 8002e14:	43db      	mvns	r3, r3
 8002e16:	69ba      	ldr	r2, [r7, #24]
 8002e18:	4013      	ands	r3, r2
 8002e1a:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002e1c:	683b      	ldr	r3, [r7, #0]
 8002e1e:	685b      	ldr	r3, [r3, #4]
 8002e20:	091b      	lsrs	r3, r3, #4
 8002e22:	f003 0201 	and.w	r2, r3, #1
 8002e26:	69fb      	ldr	r3, [r7, #28]
 8002e28:	fa02 f303 	lsl.w	r3, r2, r3
 8002e2c:	69ba      	ldr	r2, [r7, #24]
 8002e2e:	4313      	orrs	r3, r2
 8002e30:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8002e32:	687b      	ldr	r3, [r7, #4]
 8002e34:	69ba      	ldr	r2, [r7, #24]
 8002e36:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8002e38:	683b      	ldr	r3, [r7, #0]
 8002e3a:	685b      	ldr	r3, [r3, #4]
 8002e3c:	f003 0303 	and.w	r3, r3, #3
 8002e40:	2b03      	cmp	r3, #3
 8002e42:	d017      	beq.n	8002e74 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8002e44:	687b      	ldr	r3, [r7, #4]
 8002e46:	68db      	ldr	r3, [r3, #12]
 8002e48:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8002e4a:	69fb      	ldr	r3, [r7, #28]
 8002e4c:	005b      	lsls	r3, r3, #1
 8002e4e:	2203      	movs	r2, #3
 8002e50:	fa02 f303 	lsl.w	r3, r2, r3
 8002e54:	43db      	mvns	r3, r3
 8002e56:	69ba      	ldr	r2, [r7, #24]
 8002e58:	4013      	ands	r3, r2
 8002e5a:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8002e5c:	683b      	ldr	r3, [r7, #0]
 8002e5e:	689a      	ldr	r2, [r3, #8]
 8002e60:	69fb      	ldr	r3, [r7, #28]
 8002e62:	005b      	lsls	r3, r3, #1
 8002e64:	fa02 f303 	lsl.w	r3, r2, r3
 8002e68:	69ba      	ldr	r2, [r7, #24]
 8002e6a:	4313      	orrs	r3, r2
 8002e6c:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002e6e:	687b      	ldr	r3, [r7, #4]
 8002e70:	69ba      	ldr	r2, [r7, #24]
 8002e72:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002e74:	683b      	ldr	r3, [r7, #0]
 8002e76:	685b      	ldr	r3, [r3, #4]
 8002e78:	f003 0303 	and.w	r3, r3, #3
 8002e7c:	2b02      	cmp	r3, #2
 8002e7e:	d123      	bne.n	8002ec8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002e80:	69fb      	ldr	r3, [r7, #28]
 8002e82:	08da      	lsrs	r2, r3, #3
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	3208      	adds	r2, #8
 8002e88:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002e8c:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002e8e:	69fb      	ldr	r3, [r7, #28]
 8002e90:	f003 0307 	and.w	r3, r3, #7
 8002e94:	009b      	lsls	r3, r3, #2
 8002e96:	220f      	movs	r2, #15
 8002e98:	fa02 f303 	lsl.w	r3, r2, r3
 8002e9c:	43db      	mvns	r3, r3
 8002e9e:	69ba      	ldr	r2, [r7, #24]
 8002ea0:	4013      	ands	r3, r2
 8002ea2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	691a      	ldr	r2, [r3, #16]
 8002ea8:	69fb      	ldr	r3, [r7, #28]
 8002eaa:	f003 0307 	and.w	r3, r3, #7
 8002eae:	009b      	lsls	r3, r3, #2
 8002eb0:	fa02 f303 	lsl.w	r3, r2, r3
 8002eb4:	69ba      	ldr	r2, [r7, #24]
 8002eb6:	4313      	orrs	r3, r2
 8002eb8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002eba:	69fb      	ldr	r3, [r7, #28]
 8002ebc:	08da      	lsrs	r2, r3, #3
 8002ebe:	687b      	ldr	r3, [r7, #4]
 8002ec0:	3208      	adds	r2, #8
 8002ec2:	69b9      	ldr	r1, [r7, #24]
 8002ec4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002ec8:	687b      	ldr	r3, [r7, #4]
 8002eca:	681b      	ldr	r3, [r3, #0]
 8002ecc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002ece:	69fb      	ldr	r3, [r7, #28]
 8002ed0:	005b      	lsls	r3, r3, #1
 8002ed2:	2203      	movs	r2, #3
 8002ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8002ed8:	43db      	mvns	r3, r3
 8002eda:	69ba      	ldr	r2, [r7, #24]
 8002edc:	4013      	ands	r3, r2
 8002ede:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002ee0:	683b      	ldr	r3, [r7, #0]
 8002ee2:	685b      	ldr	r3, [r3, #4]
 8002ee4:	f003 0203 	and.w	r2, r3, #3
 8002ee8:	69fb      	ldr	r3, [r7, #28]
 8002eea:	005b      	lsls	r3, r3, #1
 8002eec:	fa02 f303 	lsl.w	r3, r2, r3
 8002ef0:	69ba      	ldr	r2, [r7, #24]
 8002ef2:	4313      	orrs	r3, r2
 8002ef4:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002ef6:	687b      	ldr	r3, [r7, #4]
 8002ef8:	69ba      	ldr	r2, [r7, #24]
 8002efa:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002efc:	683b      	ldr	r3, [r7, #0]
 8002efe:	685b      	ldr	r3, [r3, #4]
 8002f00:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002f04:	2b00      	cmp	r3, #0
 8002f06:	f000 80a2 	beq.w	800304e <HAL_GPIO_Init+0x2ca>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	60fb      	str	r3, [r7, #12]
 8002f0e:	4b57      	ldr	r3, [pc, #348]	; (800306c <HAL_GPIO_Init+0x2e8>)
 8002f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f12:	4a56      	ldr	r2, [pc, #344]	; (800306c <HAL_GPIO_Init+0x2e8>)
 8002f14:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002f18:	6453      	str	r3, [r2, #68]	; 0x44
 8002f1a:	4b54      	ldr	r3, [pc, #336]	; (800306c <HAL_GPIO_Init+0x2e8>)
 8002f1c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f1e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002f22:	60fb      	str	r3, [r7, #12]
 8002f24:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002f26:	4a52      	ldr	r2, [pc, #328]	; (8003070 <HAL_GPIO_Init+0x2ec>)
 8002f28:	69fb      	ldr	r3, [r7, #28]
 8002f2a:	089b      	lsrs	r3, r3, #2
 8002f2c:	3302      	adds	r3, #2
 8002f2e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002f32:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002f34:	69fb      	ldr	r3, [r7, #28]
 8002f36:	f003 0303 	and.w	r3, r3, #3
 8002f3a:	009b      	lsls	r3, r3, #2
 8002f3c:	220f      	movs	r2, #15
 8002f3e:	fa02 f303 	lsl.w	r3, r2, r3
 8002f42:	43db      	mvns	r3, r3
 8002f44:	69ba      	ldr	r2, [r7, #24]
 8002f46:	4013      	ands	r3, r2
 8002f48:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002f4a:	687b      	ldr	r3, [r7, #4]
 8002f4c:	4a49      	ldr	r2, [pc, #292]	; (8003074 <HAL_GPIO_Init+0x2f0>)
 8002f4e:	4293      	cmp	r3, r2
 8002f50:	d019      	beq.n	8002f86 <HAL_GPIO_Init+0x202>
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	4a48      	ldr	r2, [pc, #288]	; (8003078 <HAL_GPIO_Init+0x2f4>)
 8002f56:	4293      	cmp	r3, r2
 8002f58:	d013      	beq.n	8002f82 <HAL_GPIO_Init+0x1fe>
 8002f5a:	687b      	ldr	r3, [r7, #4]
 8002f5c:	4a47      	ldr	r2, [pc, #284]	; (800307c <HAL_GPIO_Init+0x2f8>)
 8002f5e:	4293      	cmp	r3, r2
 8002f60:	d00d      	beq.n	8002f7e <HAL_GPIO_Init+0x1fa>
 8002f62:	687b      	ldr	r3, [r7, #4]
 8002f64:	4a46      	ldr	r2, [pc, #280]	; (8003080 <HAL_GPIO_Init+0x2fc>)
 8002f66:	4293      	cmp	r3, r2
 8002f68:	d007      	beq.n	8002f7a <HAL_GPIO_Init+0x1f6>
 8002f6a:	687b      	ldr	r3, [r7, #4]
 8002f6c:	4a45      	ldr	r2, [pc, #276]	; (8003084 <HAL_GPIO_Init+0x300>)
 8002f6e:	4293      	cmp	r3, r2
 8002f70:	d101      	bne.n	8002f76 <HAL_GPIO_Init+0x1f2>
 8002f72:	2304      	movs	r3, #4
 8002f74:	e008      	b.n	8002f88 <HAL_GPIO_Init+0x204>
 8002f76:	2307      	movs	r3, #7
 8002f78:	e006      	b.n	8002f88 <HAL_GPIO_Init+0x204>
 8002f7a:	2303      	movs	r3, #3
 8002f7c:	e004      	b.n	8002f88 <HAL_GPIO_Init+0x204>
 8002f7e:	2302      	movs	r3, #2
 8002f80:	e002      	b.n	8002f88 <HAL_GPIO_Init+0x204>
 8002f82:	2301      	movs	r3, #1
 8002f84:	e000      	b.n	8002f88 <HAL_GPIO_Init+0x204>
 8002f86:	2300      	movs	r3, #0
 8002f88:	69fa      	ldr	r2, [r7, #28]
 8002f8a:	f002 0203 	and.w	r2, r2, #3
 8002f8e:	0092      	lsls	r2, r2, #2
 8002f90:	4093      	lsls	r3, r2
 8002f92:	69ba      	ldr	r2, [r7, #24]
 8002f94:	4313      	orrs	r3, r2
 8002f96:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002f98:	4935      	ldr	r1, [pc, #212]	; (8003070 <HAL_GPIO_Init+0x2ec>)
 8002f9a:	69fb      	ldr	r3, [r7, #28]
 8002f9c:	089b      	lsrs	r3, r3, #2
 8002f9e:	3302      	adds	r3, #2
 8002fa0:	69ba      	ldr	r2, [r7, #24]
 8002fa2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002fa6:	4b38      	ldr	r3, [pc, #224]	; (8003088 <HAL_GPIO_Init+0x304>)
 8002fa8:	689b      	ldr	r3, [r3, #8]
 8002faa:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fac:	693b      	ldr	r3, [r7, #16]
 8002fae:	43db      	mvns	r3, r3
 8002fb0:	69ba      	ldr	r2, [r7, #24]
 8002fb2:	4013      	ands	r3, r2
 8002fb4:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	685b      	ldr	r3, [r3, #4]
 8002fba:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002fbe:	2b00      	cmp	r3, #0
 8002fc0:	d003      	beq.n	8002fca <HAL_GPIO_Init+0x246>
        {
          temp |= iocurrent;
 8002fc2:	69ba      	ldr	r2, [r7, #24]
 8002fc4:	693b      	ldr	r3, [r7, #16]
 8002fc6:	4313      	orrs	r3, r2
 8002fc8:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002fca:	4a2f      	ldr	r2, [pc, #188]	; (8003088 <HAL_GPIO_Init+0x304>)
 8002fcc:	69bb      	ldr	r3, [r7, #24]
 8002fce:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002fd0:	4b2d      	ldr	r3, [pc, #180]	; (8003088 <HAL_GPIO_Init+0x304>)
 8002fd2:	68db      	ldr	r3, [r3, #12]
 8002fd4:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002fd6:	693b      	ldr	r3, [r7, #16]
 8002fd8:	43db      	mvns	r3, r3
 8002fda:	69ba      	ldr	r2, [r7, #24]
 8002fdc:	4013      	ands	r3, r2
 8002fde:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002fe0:	683b      	ldr	r3, [r7, #0]
 8002fe2:	685b      	ldr	r3, [r3, #4]
 8002fe4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d003      	beq.n	8002ff4 <HAL_GPIO_Init+0x270>
        {
          temp |= iocurrent;
 8002fec:	69ba      	ldr	r2, [r7, #24]
 8002fee:	693b      	ldr	r3, [r7, #16]
 8002ff0:	4313      	orrs	r3, r2
 8002ff2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002ff4:	4a24      	ldr	r2, [pc, #144]	; (8003088 <HAL_GPIO_Init+0x304>)
 8002ff6:	69bb      	ldr	r3, [r7, #24]
 8002ff8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002ffa:	4b23      	ldr	r3, [pc, #140]	; (8003088 <HAL_GPIO_Init+0x304>)
 8002ffc:	685b      	ldr	r3, [r3, #4]
 8002ffe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8003000:	693b      	ldr	r3, [r7, #16]
 8003002:	43db      	mvns	r3, r3
 8003004:	69ba      	ldr	r2, [r7, #24]
 8003006:	4013      	ands	r3, r2
 8003008:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 800300a:	683b      	ldr	r3, [r7, #0]
 800300c:	685b      	ldr	r3, [r3, #4]
 800300e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003012:	2b00      	cmp	r3, #0
 8003014:	d003      	beq.n	800301e <HAL_GPIO_Init+0x29a>
        {
          temp |= iocurrent;
 8003016:	69ba      	ldr	r2, [r7, #24]
 8003018:	693b      	ldr	r3, [r7, #16]
 800301a:	4313      	orrs	r3, r2
 800301c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 800301e:	4a1a      	ldr	r2, [pc, #104]	; (8003088 <HAL_GPIO_Init+0x304>)
 8003020:	69bb      	ldr	r3, [r7, #24]
 8003022:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8003024:	4b18      	ldr	r3, [pc, #96]	; (8003088 <HAL_GPIO_Init+0x304>)
 8003026:	681b      	ldr	r3, [r3, #0]
 8003028:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800302a:	693b      	ldr	r3, [r7, #16]
 800302c:	43db      	mvns	r3, r3
 800302e:	69ba      	ldr	r2, [r7, #24]
 8003030:	4013      	ands	r3, r2
 8003032:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003034:	683b      	ldr	r3, [r7, #0]
 8003036:	685b      	ldr	r3, [r3, #4]
 8003038:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 800303c:	2b00      	cmp	r3, #0
 800303e:	d003      	beq.n	8003048 <HAL_GPIO_Init+0x2c4>
        {
          temp |= iocurrent;
 8003040:	69ba      	ldr	r2, [r7, #24]
 8003042:	693b      	ldr	r3, [r7, #16]
 8003044:	4313      	orrs	r3, r2
 8003046:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8003048:	4a0f      	ldr	r2, [pc, #60]	; (8003088 <HAL_GPIO_Init+0x304>)
 800304a:	69bb      	ldr	r3, [r7, #24]
 800304c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 800304e:	69fb      	ldr	r3, [r7, #28]
 8003050:	3301      	adds	r3, #1
 8003052:	61fb      	str	r3, [r7, #28]
 8003054:	69fb      	ldr	r3, [r7, #28]
 8003056:	2b0f      	cmp	r3, #15
 8003058:	f67f aea2 	bls.w	8002da0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 800305c:	bf00      	nop
 800305e:	bf00      	nop
 8003060:	3724      	adds	r7, #36	; 0x24
 8003062:	46bd      	mov	sp, r7
 8003064:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003068:	4770      	bx	lr
 800306a:	bf00      	nop
 800306c:	40023800 	.word	0x40023800
 8003070:	40013800 	.word	0x40013800
 8003074:	40020000 	.word	0x40020000
 8003078:	40020400 	.word	0x40020400
 800307c:	40020800 	.word	0x40020800
 8003080:	40020c00 	.word	0x40020c00
 8003084:	40021000 	.word	0x40021000
 8003088:	40013c00 	.word	0x40013c00

0800308c <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 800308c:	b480      	push	{r7}
 800308e:	b083      	sub	sp, #12
 8003090:	af00      	add	r7, sp, #0
 8003092:	6078      	str	r0, [r7, #4]
 8003094:	460b      	mov	r3, r1
 8003096:	807b      	strh	r3, [r7, #2]
 8003098:	4613      	mov	r3, r2
 800309a:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 800309c:	787b      	ldrb	r3, [r7, #1]
 800309e:	2b00      	cmp	r3, #0
 80030a0:	d003      	beq.n	80030aa <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 80030a2:	887a      	ldrh	r2, [r7, #2]
 80030a4:	687b      	ldr	r3, [r7, #4]
 80030a6:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 80030a8:	e003      	b.n	80030b2 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 80030aa:	887b      	ldrh	r3, [r7, #2]
 80030ac:	041a      	lsls	r2, r3, #16
 80030ae:	687b      	ldr	r3, [r7, #4]
 80030b0:	619a      	str	r2, [r3, #24]
}
 80030b2:	bf00      	nop
 80030b4:	370c      	adds	r7, #12
 80030b6:	46bd      	mov	sp, r7
 80030b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80030bc:	4770      	bx	lr
	...

080030c0 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 80030c0:	b580      	push	{r7, lr}
 80030c2:	b084      	sub	sp, #16
 80030c4:	af00      	add	r7, sp, #0
 80030c6:	6078      	str	r0, [r7, #4]
  uint32_t freqrange;
  uint32_t pclk1;

  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2b00      	cmp	r3, #0
 80030cc:	d101      	bne.n	80030d2 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80030ce:	2301      	movs	r3, #1
 80030d0:	e12b      	b.n	800332a <HAL_I2C_Init+0x26a>
  assert_param(IS_I2C_DUAL_ADDRESS(hi2c->Init.DualAddressMode));
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80030d2:	687b      	ldr	r3, [r7, #4]
 80030d4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80030d8:	b2db      	uxtb	r3, r3
 80030da:	2b00      	cmp	r3, #0
 80030dc:	d106      	bne.n	80030ec <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80030de:	687b      	ldr	r3, [r7, #4]
 80030e0:	2200      	movs	r2, #0
 80030e2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_I2C_MspInit(hi2c);
 80030e6:	6878      	ldr	r0, [r7, #4]
 80030e8:	f7ff fb14 	bl	8002714 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80030ec:	687b      	ldr	r3, [r7, #4]
 80030ee:	2224      	movs	r2, #36	; 0x24
 80030f0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80030f4:	687b      	ldr	r3, [r7, #4]
 80030f6:	681b      	ldr	r3, [r3, #0]
 80030f8:	681a      	ldr	r2, [r3, #0]
 80030fa:	687b      	ldr	r3, [r7, #4]
 80030fc:	681b      	ldr	r3, [r3, #0]
 80030fe:	f022 0201 	bic.w	r2, r2, #1
 8003102:	601a      	str	r2, [r3, #0]

  /*Reset I2C*/
  hi2c->Instance->CR1 |= I2C_CR1_SWRST;
 8003104:	687b      	ldr	r3, [r7, #4]
 8003106:	681b      	ldr	r3, [r3, #0]
 8003108:	681a      	ldr	r2, [r3, #0]
 800310a:	687b      	ldr	r3, [r7, #4]
 800310c:	681b      	ldr	r3, [r3, #0]
 800310e:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003112:	601a      	str	r2, [r3, #0]
  hi2c->Instance->CR1 &= ~I2C_CR1_SWRST;
 8003114:	687b      	ldr	r3, [r7, #4]
 8003116:	681b      	ldr	r3, [r3, #0]
 8003118:	681a      	ldr	r2, [r3, #0]
 800311a:	687b      	ldr	r3, [r7, #4]
 800311c:	681b      	ldr	r3, [r3, #0]
 800311e:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003122:	601a      	str	r2, [r3, #0]

  /* Get PCLK1 frequency */
  pclk1 = HAL_RCC_GetPCLK1Freq();
 8003124:	f001 f898 	bl	8004258 <HAL_RCC_GetPCLK1Freq>
 8003128:	60f8      	str	r0, [r7, #12]

  /* Check the minimum allowed PCLK1 frequency */
  if (I2C_MIN_PCLK_FREQ(pclk1, hi2c->Init.ClockSpeed) == 1U)
 800312a:	687b      	ldr	r3, [r7, #4]
 800312c:	685b      	ldr	r3, [r3, #4]
 800312e:	4a81      	ldr	r2, [pc, #516]	; (8003334 <HAL_I2C_Init+0x274>)
 8003130:	4293      	cmp	r3, r2
 8003132:	d807      	bhi.n	8003144 <HAL_I2C_Init+0x84>
 8003134:	68fb      	ldr	r3, [r7, #12]
 8003136:	4a80      	ldr	r2, [pc, #512]	; (8003338 <HAL_I2C_Init+0x278>)
 8003138:	4293      	cmp	r3, r2
 800313a:	bf94      	ite	ls
 800313c:	2301      	movls	r3, #1
 800313e:	2300      	movhi	r3, #0
 8003140:	b2db      	uxtb	r3, r3
 8003142:	e006      	b.n	8003152 <HAL_I2C_Init+0x92>
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	4a7d      	ldr	r2, [pc, #500]	; (800333c <HAL_I2C_Init+0x27c>)
 8003148:	4293      	cmp	r3, r2
 800314a:	bf94      	ite	ls
 800314c:	2301      	movls	r3, #1
 800314e:	2300      	movhi	r3, #0
 8003150:	b2db      	uxtb	r3, r3
 8003152:	2b00      	cmp	r3, #0
 8003154:	d001      	beq.n	800315a <HAL_I2C_Init+0x9a>
  {
    return HAL_ERROR;
 8003156:	2301      	movs	r3, #1
 8003158:	e0e7      	b.n	800332a <HAL_I2C_Init+0x26a>
  }

  /* Calculate frequency range */
  freqrange = I2C_FREQRANGE(pclk1);
 800315a:	68fb      	ldr	r3, [r7, #12]
 800315c:	4a78      	ldr	r2, [pc, #480]	; (8003340 <HAL_I2C_Init+0x280>)
 800315e:	fba2 2303 	umull	r2, r3, r2, r3
 8003162:	0c9b      	lsrs	r3, r3, #18
 8003164:	60bb      	str	r3, [r7, #8]

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Frequency range */
  MODIFY_REG(hi2c->Instance->CR2, I2C_CR2_FREQ, freqrange);
 8003166:	687b      	ldr	r3, [r7, #4]
 8003168:	681b      	ldr	r3, [r3, #0]
 800316a:	685b      	ldr	r3, [r3, #4]
 800316c:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003170:	687b      	ldr	r3, [r7, #4]
 8003172:	681b      	ldr	r3, [r3, #0]
 8003174:	68ba      	ldr	r2, [r7, #8]
 8003176:	430a      	orrs	r2, r1
 8003178:	605a      	str	r2, [r3, #4]

  /*---------------------------- I2Cx TRISE Configuration --------------------*/
  /* Configure I2Cx: Rise Time */
  MODIFY_REG(hi2c->Instance->TRISE, I2C_TRISE_TRISE, I2C_RISE_TIME(freqrange, hi2c->Init.ClockSpeed));
 800317a:	687b      	ldr	r3, [r7, #4]
 800317c:	681b      	ldr	r3, [r3, #0]
 800317e:	6a1b      	ldr	r3, [r3, #32]
 8003180:	f023 013f 	bic.w	r1, r3, #63	; 0x3f
 8003184:	687b      	ldr	r3, [r7, #4]
 8003186:	685b      	ldr	r3, [r3, #4]
 8003188:	4a6a      	ldr	r2, [pc, #424]	; (8003334 <HAL_I2C_Init+0x274>)
 800318a:	4293      	cmp	r3, r2
 800318c:	d802      	bhi.n	8003194 <HAL_I2C_Init+0xd4>
 800318e:	68bb      	ldr	r3, [r7, #8]
 8003190:	3301      	adds	r3, #1
 8003192:	e009      	b.n	80031a8 <HAL_I2C_Init+0xe8>
 8003194:	68bb      	ldr	r3, [r7, #8]
 8003196:	f44f 7296 	mov.w	r2, #300	; 0x12c
 800319a:	fb02 f303 	mul.w	r3, r2, r3
 800319e:	4a69      	ldr	r2, [pc, #420]	; (8003344 <HAL_I2C_Init+0x284>)
 80031a0:	fba2 2303 	umull	r2, r3, r2, r3
 80031a4:	099b      	lsrs	r3, r3, #6
 80031a6:	3301      	adds	r3, #1
 80031a8:	687a      	ldr	r2, [r7, #4]
 80031aa:	6812      	ldr	r2, [r2, #0]
 80031ac:	430b      	orrs	r3, r1
 80031ae:	6213      	str	r3, [r2, #32]

  /*---------------------------- I2Cx CCR Configuration ----------------------*/
  /* Configure I2Cx: Speed */
  MODIFY_REG(hi2c->Instance->CCR, (I2C_CCR_FS | I2C_CCR_DUTY | I2C_CCR_CCR), I2C_SPEED(pclk1, hi2c->Init.ClockSpeed, hi2c->Init.DutyCycle));
 80031b0:	687b      	ldr	r3, [r7, #4]
 80031b2:	681b      	ldr	r3, [r3, #0]
 80031b4:	69db      	ldr	r3, [r3, #28]
 80031b6:	f423 424f 	bic.w	r2, r3, #52992	; 0xcf00
 80031ba:	f022 02ff 	bic.w	r2, r2, #255	; 0xff
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	685b      	ldr	r3, [r3, #4]
 80031c2:	495c      	ldr	r1, [pc, #368]	; (8003334 <HAL_I2C_Init+0x274>)
 80031c4:	428b      	cmp	r3, r1
 80031c6:	d819      	bhi.n	80031fc <HAL_I2C_Init+0x13c>
 80031c8:	68fb      	ldr	r3, [r7, #12]
 80031ca:	1e59      	subs	r1, r3, #1
 80031cc:	687b      	ldr	r3, [r7, #4]
 80031ce:	685b      	ldr	r3, [r3, #4]
 80031d0:	005b      	lsls	r3, r3, #1
 80031d2:	fbb1 f3f3 	udiv	r3, r1, r3
 80031d6:	1c59      	adds	r1, r3, #1
 80031d8:	f640 73fc 	movw	r3, #4092	; 0xffc
 80031dc:	400b      	ands	r3, r1
 80031de:	2b00      	cmp	r3, #0
 80031e0:	d00a      	beq.n	80031f8 <HAL_I2C_Init+0x138>
 80031e2:	68fb      	ldr	r3, [r7, #12]
 80031e4:	1e59      	subs	r1, r3, #1
 80031e6:	687b      	ldr	r3, [r7, #4]
 80031e8:	685b      	ldr	r3, [r3, #4]
 80031ea:	005b      	lsls	r3, r3, #1
 80031ec:	fbb1 f3f3 	udiv	r3, r1, r3
 80031f0:	3301      	adds	r3, #1
 80031f2:	f3c3 030b 	ubfx	r3, r3, #0, #12
 80031f6:	e051      	b.n	800329c <HAL_I2C_Init+0x1dc>
 80031f8:	2304      	movs	r3, #4
 80031fa:	e04f      	b.n	800329c <HAL_I2C_Init+0x1dc>
 80031fc:	687b      	ldr	r3, [r7, #4]
 80031fe:	689b      	ldr	r3, [r3, #8]
 8003200:	2b00      	cmp	r3, #0
 8003202:	d111      	bne.n	8003228 <HAL_I2C_Init+0x168>
 8003204:	68fb      	ldr	r3, [r7, #12]
 8003206:	1e58      	subs	r0, r3, #1
 8003208:	687b      	ldr	r3, [r7, #4]
 800320a:	6859      	ldr	r1, [r3, #4]
 800320c:	460b      	mov	r3, r1
 800320e:	005b      	lsls	r3, r3, #1
 8003210:	440b      	add	r3, r1
 8003212:	fbb0 f3f3 	udiv	r3, r0, r3
 8003216:	3301      	adds	r3, #1
 8003218:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800321c:	2b00      	cmp	r3, #0
 800321e:	bf0c      	ite	eq
 8003220:	2301      	moveq	r3, #1
 8003222:	2300      	movne	r3, #0
 8003224:	b2db      	uxtb	r3, r3
 8003226:	e012      	b.n	800324e <HAL_I2C_Init+0x18e>
 8003228:	68fb      	ldr	r3, [r7, #12]
 800322a:	1e58      	subs	r0, r3, #1
 800322c:	687b      	ldr	r3, [r7, #4]
 800322e:	6859      	ldr	r1, [r3, #4]
 8003230:	460b      	mov	r3, r1
 8003232:	009b      	lsls	r3, r3, #2
 8003234:	440b      	add	r3, r1
 8003236:	0099      	lsls	r1, r3, #2
 8003238:	440b      	add	r3, r1
 800323a:	fbb0 f3f3 	udiv	r3, r0, r3
 800323e:	3301      	adds	r3, #1
 8003240:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003244:	2b00      	cmp	r3, #0
 8003246:	bf0c      	ite	eq
 8003248:	2301      	moveq	r3, #1
 800324a:	2300      	movne	r3, #0
 800324c:	b2db      	uxtb	r3, r3
 800324e:	2b00      	cmp	r3, #0
 8003250:	d001      	beq.n	8003256 <HAL_I2C_Init+0x196>
 8003252:	2301      	movs	r3, #1
 8003254:	e022      	b.n	800329c <HAL_I2C_Init+0x1dc>
 8003256:	687b      	ldr	r3, [r7, #4]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	2b00      	cmp	r3, #0
 800325c:	d10e      	bne.n	800327c <HAL_I2C_Init+0x1bc>
 800325e:	68fb      	ldr	r3, [r7, #12]
 8003260:	1e58      	subs	r0, r3, #1
 8003262:	687b      	ldr	r3, [r7, #4]
 8003264:	6859      	ldr	r1, [r3, #4]
 8003266:	460b      	mov	r3, r1
 8003268:	005b      	lsls	r3, r3, #1
 800326a:	440b      	add	r3, r1
 800326c:	fbb0 f3f3 	udiv	r3, r0, r3
 8003270:	3301      	adds	r3, #1
 8003272:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003276:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 800327a:	e00f      	b.n	800329c <HAL_I2C_Init+0x1dc>
 800327c:	68fb      	ldr	r3, [r7, #12]
 800327e:	1e58      	subs	r0, r3, #1
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	6859      	ldr	r1, [r3, #4]
 8003284:	460b      	mov	r3, r1
 8003286:	009b      	lsls	r3, r3, #2
 8003288:	440b      	add	r3, r1
 800328a:	0099      	lsls	r1, r3, #2
 800328c:	440b      	add	r3, r1
 800328e:	fbb0 f3f3 	udiv	r3, r0, r3
 8003292:	3301      	adds	r3, #1
 8003294:	f3c3 030b 	ubfx	r3, r3, #0, #12
 8003298:	f443 4340 	orr.w	r3, r3, #49152	; 0xc000
 800329c:	6879      	ldr	r1, [r7, #4]
 800329e:	6809      	ldr	r1, [r1, #0]
 80032a0:	4313      	orrs	r3, r2
 80032a2:	61cb      	str	r3, [r1, #28]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  MODIFY_REG(hi2c->Instance->CR1, (I2C_CR1_ENGC | I2C_CR1_NOSTRETCH), (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode));
 80032a4:	687b      	ldr	r3, [r7, #4]
 80032a6:	681b      	ldr	r3, [r3, #0]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f023 01c0 	bic.w	r1, r3, #192	; 0xc0
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	69da      	ldr	r2, [r3, #28]
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	6a1b      	ldr	r3, [r3, #32]
 80032b6:	431a      	orrs	r2, r3
 80032b8:	687b      	ldr	r3, [r7, #4]
 80032ba:	681b      	ldr	r3, [r3, #0]
 80032bc:	430a      	orrs	r2, r1
 80032be:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Configure I2Cx: Own Address1 and addressing mode */
  MODIFY_REG(hi2c->Instance->OAR1, (I2C_OAR1_ADDMODE | I2C_OAR1_ADD8_9 | I2C_OAR1_ADD1_7 | I2C_OAR1_ADD0), (hi2c->Init.AddressingMode | hi2c->Init.OwnAddress1));
 80032c0:	687b      	ldr	r3, [r7, #4]
 80032c2:	681b      	ldr	r3, [r3, #0]
 80032c4:	689b      	ldr	r3, [r3, #8]
 80032c6:	f423 4303 	bic.w	r3, r3, #33536	; 0x8300
 80032ca:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
 80032ce:	687a      	ldr	r2, [r7, #4]
 80032d0:	6911      	ldr	r1, [r2, #16]
 80032d2:	687a      	ldr	r2, [r7, #4]
 80032d4:	68d2      	ldr	r2, [r2, #12]
 80032d6:	4311      	orrs	r1, r2
 80032d8:	687a      	ldr	r2, [r7, #4]
 80032da:	6812      	ldr	r2, [r2, #0]
 80032dc:	430b      	orrs	r3, r1
 80032de:	6093      	str	r3, [r2, #8]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Configure I2Cx: Dual mode and Own Address2 */
  MODIFY_REG(hi2c->Instance->OAR2, (I2C_OAR2_ENDUAL | I2C_OAR2_ADD2), (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2));
 80032e0:	687b      	ldr	r3, [r7, #4]
 80032e2:	681b      	ldr	r3, [r3, #0]
 80032e4:	68db      	ldr	r3, [r3, #12]
 80032e6:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 80032ea:	687b      	ldr	r3, [r7, #4]
 80032ec:	695a      	ldr	r2, [r3, #20]
 80032ee:	687b      	ldr	r3, [r7, #4]
 80032f0:	699b      	ldr	r3, [r3, #24]
 80032f2:	431a      	orrs	r2, r3
 80032f4:	687b      	ldr	r3, [r7, #4]
 80032f6:	681b      	ldr	r3, [r3, #0]
 80032f8:	430a      	orrs	r2, r1
 80032fa:	60da      	str	r2, [r3, #12]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80032fc:	687b      	ldr	r3, [r7, #4]
 80032fe:	681b      	ldr	r3, [r3, #0]
 8003300:	681a      	ldr	r2, [r3, #0]
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	681b      	ldr	r3, [r3, #0]
 8003306:	f042 0201 	orr.w	r2, r2, #1
 800330a:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	2200      	movs	r2, #0
 8003310:	641a      	str	r2, [r3, #64]	; 0x40
  hi2c->State = HAL_I2C_STATE_READY;
 8003312:	687b      	ldr	r3, [r7, #4]
 8003314:	2220      	movs	r2, #32
 8003316:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  hi2c->PreviousState = I2C_STATE_NONE;
 800331a:	687b      	ldr	r3, [r7, #4]
 800331c:	2200      	movs	r2, #0
 800331e:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8003320:	687b      	ldr	r3, [r7, #4]
 8003322:	2200      	movs	r2, #0
 8003324:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8003328:	2300      	movs	r3, #0
}
 800332a:	4618      	mov	r0, r3
 800332c:	3710      	adds	r7, #16
 800332e:	46bd      	mov	sp, r7
 8003330:	bd80      	pop	{r7, pc}
 8003332:	bf00      	nop
 8003334:	000186a0 	.word	0x000186a0
 8003338:	001e847f 	.word	0x001e847f
 800333c:	003d08ff 	.word	0x003d08ff
 8003340:	431bde83 	.word	0x431bde83
 8003344:	10624dd3 	.word	0x10624dd3

08003348 <HAL_I2C_Mem_Write>:
  * @param  Size Amount of data to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8003348:	b580      	push	{r7, lr}
 800334a:	b088      	sub	sp, #32
 800334c:	af02      	add	r7, sp, #8
 800334e:	60f8      	str	r0, [r7, #12]
 8003350:	4608      	mov	r0, r1
 8003352:	4611      	mov	r1, r2
 8003354:	461a      	mov	r2, r3
 8003356:	4603      	mov	r3, r0
 8003358:	817b      	strh	r3, [r7, #10]
 800335a:	460b      	mov	r3, r1
 800335c:	813b      	strh	r3, [r7, #8]
 800335e:	4613      	mov	r3, r2
 8003360:	80fb      	strh	r3, [r7, #6]
  /* Init tickstart for timeout management*/
  uint32_t tickstart = HAL_GetTick();
 8003362:	f7ff fbf9 	bl	8002b58 <HAL_GetTick>
 8003366:	6178      	str	r0, [r7, #20]

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003368:	68fb      	ldr	r3, [r7, #12]
 800336a:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 800336e:	b2db      	uxtb	r3, r3
 8003370:	2b20      	cmp	r3, #32
 8003372:	f040 80d9 	bne.w	8003528 <HAL_I2C_Mem_Write+0x1e0>
  {
    /* Wait until BUSY flag is reset */
    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY_FLAG, tickstart) != HAL_OK)
 8003376:	697b      	ldr	r3, [r7, #20]
 8003378:	9300      	str	r3, [sp, #0]
 800337a:	2319      	movs	r3, #25
 800337c:	2201      	movs	r2, #1
 800337e:	496d      	ldr	r1, [pc, #436]	; (8003534 <HAL_I2C_Mem_Write+0x1ec>)
 8003380:	68f8      	ldr	r0, [r7, #12]
 8003382:	f000 f971 	bl	8003668 <I2C_WaitOnFlagUntilTimeout>
 8003386:	4603      	mov	r3, r0
 8003388:	2b00      	cmp	r3, #0
 800338a:	d001      	beq.n	8003390 <HAL_I2C_Mem_Write+0x48>
    {
      return HAL_BUSY;
 800338c:	2302      	movs	r3, #2
 800338e:	e0cc      	b.n	800352a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003390:	68fb      	ldr	r3, [r7, #12]
 8003392:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003396:	2b01      	cmp	r3, #1
 8003398:	d101      	bne.n	800339e <HAL_I2C_Mem_Write+0x56>
 800339a:	2302      	movs	r3, #2
 800339c:	e0c5      	b.n	800352a <HAL_I2C_Mem_Write+0x1e2>
 800339e:	68fb      	ldr	r3, [r7, #12]
 80033a0:	2201      	movs	r2, #1
 80033a2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Check if the I2C is already enabled */
    if ((hi2c->Instance->CR1 & I2C_CR1_PE) != I2C_CR1_PE)
 80033a6:	68fb      	ldr	r3, [r7, #12]
 80033a8:	681b      	ldr	r3, [r3, #0]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	f003 0301 	and.w	r3, r3, #1
 80033b0:	2b01      	cmp	r3, #1
 80033b2:	d007      	beq.n	80033c4 <HAL_I2C_Mem_Write+0x7c>
    {
      /* Enable I2C peripheral */
      __HAL_I2C_ENABLE(hi2c);
 80033b4:	68fb      	ldr	r3, [r7, #12]
 80033b6:	681b      	ldr	r3, [r3, #0]
 80033b8:	681a      	ldr	r2, [r3, #0]
 80033ba:	68fb      	ldr	r3, [r7, #12]
 80033bc:	681b      	ldr	r3, [r3, #0]
 80033be:	f042 0201 	orr.w	r2, r2, #1
 80033c2:	601a      	str	r2, [r3, #0]
    }

    /* Disable Pos */
    CLEAR_BIT(hi2c->Instance->CR1, I2C_CR1_POS);
 80033c4:	68fb      	ldr	r3, [r7, #12]
 80033c6:	681b      	ldr	r3, [r3, #0]
 80033c8:	681a      	ldr	r2, [r3, #0]
 80033ca:	68fb      	ldr	r3, [r7, #12]
 80033cc:	681b      	ldr	r3, [r3, #0]
 80033ce:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80033d2:	601a      	str	r2, [r3, #0]

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 80033d4:	68fb      	ldr	r3, [r7, #12]
 80033d6:	2221      	movs	r2, #33	; 0x21
 80033d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 80033dc:	68fb      	ldr	r3, [r7, #12]
 80033de:	2240      	movs	r2, #64	; 0x40
 80033e0:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80033e4:	68fb      	ldr	r3, [r7, #12]
 80033e6:	2200      	movs	r2, #0
 80033e8:	641a      	str	r2, [r3, #64]	; 0x40

    /* Prepare transfer parameters */
    hi2c->pBuffPtr    = pData;
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	6a3a      	ldr	r2, [r7, #32]
 80033ee:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount   = Size;
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 80033f4:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferSize    = hi2c->XferCount;
 80033f6:	68fb      	ldr	r3, [r7, #12]
 80033f8:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80033fa:	b29a      	uxth	r2, r3
 80033fc:	68fb      	ldr	r3, [r7, #12]
 80033fe:	851a      	strh	r2, [r3, #40]	; 0x28
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8003400:	68fb      	ldr	r3, [r7, #12]
 8003402:	4a4d      	ldr	r2, [pc, #308]	; (8003538 <HAL_I2C_Mem_Write+0x1f0>)
 8003404:	62da      	str	r2, [r3, #44]	; 0x2c

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8003406:	88f8      	ldrh	r0, [r7, #6]
 8003408:	893a      	ldrh	r2, [r7, #8]
 800340a:	8979      	ldrh	r1, [r7, #10]
 800340c:	697b      	ldr	r3, [r7, #20]
 800340e:	9301      	str	r3, [sp, #4]
 8003410:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003412:	9300      	str	r3, [sp, #0]
 8003414:	4603      	mov	r3, r0
 8003416:	68f8      	ldr	r0, [r7, #12]
 8003418:	f000 f890 	bl	800353c <I2C_RequestMemoryWrite>
 800341c:	4603      	mov	r3, r0
 800341e:	2b00      	cmp	r3, #0
 8003420:	d052      	beq.n	80034c8 <HAL_I2C_Mem_Write+0x180>
    {
      return HAL_ERROR;
 8003422:	2301      	movs	r3, #1
 8003424:	e081      	b.n	800352a <HAL_I2C_Mem_Write+0x1e2>
    }

    while (hi2c->XferSize > 0U)
    {
      /* Wait until TXE flag is set */
      if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8003426:	697a      	ldr	r2, [r7, #20]
 8003428:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800342a:	68f8      	ldr	r0, [r7, #12]
 800342c:	f000 f9f2 	bl	8003814 <I2C_WaitOnTXEFlagUntilTimeout>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00d      	beq.n	8003452 <HAL_I2C_Mem_Write+0x10a>
      {
        if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003436:	68fb      	ldr	r3, [r7, #12]
 8003438:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800343a:	2b04      	cmp	r3, #4
 800343c:	d107      	bne.n	800344e <HAL_I2C_Mem_Write+0x106>
        {
          /* Generate Stop */
          SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800343e:	68fb      	ldr	r3, [r7, #12]
 8003440:	681b      	ldr	r3, [r3, #0]
 8003442:	681a      	ldr	r2, [r3, #0]
 8003444:	68fb      	ldr	r3, [r7, #12]
 8003446:	681b      	ldr	r3, [r3, #0]
 8003448:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800344c:	601a      	str	r2, [r3, #0]
        }
        return HAL_ERROR;
 800344e:	2301      	movs	r3, #1
 8003450:	e06b      	b.n	800352a <HAL_I2C_Mem_Write+0x1e2>
      }

      /* Write data to DR */
      hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003452:	68fb      	ldr	r3, [r7, #12]
 8003454:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003456:	781a      	ldrb	r2, [r3, #0]
 8003458:	68fb      	ldr	r3, [r7, #12]
 800345a:	681b      	ldr	r3, [r3, #0]
 800345c:	611a      	str	r2, [r3, #16]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003462:	1c5a      	adds	r2, r3, #1
 8003464:	68fb      	ldr	r3, [r7, #12]
 8003466:	625a      	str	r2, [r3, #36]	; 0x24

      /* Update counter */
      hi2c->XferSize--;
 8003468:	68fb      	ldr	r3, [r7, #12]
 800346a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800346c:	3b01      	subs	r3, #1
 800346e:	b29a      	uxth	r2, r3
 8003470:	68fb      	ldr	r3, [r7, #12]
 8003472:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8003474:	68fb      	ldr	r3, [r7, #12]
 8003476:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8003478:	b29b      	uxth	r3, r3
 800347a:	3b01      	subs	r3, #1
 800347c:	b29a      	uxth	r2, r3
 800347e:	68fb      	ldr	r3, [r7, #12]
 8003480:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == SET) && (hi2c->XferSize != 0U))
 8003482:	68fb      	ldr	r3, [r7, #12]
 8003484:	681b      	ldr	r3, [r3, #0]
 8003486:	695b      	ldr	r3, [r3, #20]
 8003488:	f003 0304 	and.w	r3, r3, #4
 800348c:	2b04      	cmp	r3, #4
 800348e:	d11b      	bne.n	80034c8 <HAL_I2C_Mem_Write+0x180>
 8003490:	68fb      	ldr	r3, [r7, #12]
 8003492:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8003494:	2b00      	cmp	r3, #0
 8003496:	d017      	beq.n	80034c8 <HAL_I2C_Mem_Write+0x180>
      {
        /* Write data to DR */
        hi2c->Instance->DR = *hi2c->pBuffPtr;
 8003498:	68fb      	ldr	r3, [r7, #12]
 800349a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800349c:	781a      	ldrb	r2, [r3, #0]
 800349e:	68fb      	ldr	r3, [r7, #12]
 80034a0:	681b      	ldr	r3, [r3, #0]
 80034a2:	611a      	str	r2, [r3, #16]

        /* Increment Buffer pointer */
        hi2c->pBuffPtr++;
 80034a4:	68fb      	ldr	r3, [r7, #12]
 80034a6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80034a8:	1c5a      	adds	r2, r3, #1
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update counter */
        hi2c->XferSize--;
 80034ae:	68fb      	ldr	r3, [r7, #12]
 80034b0:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034b2:	3b01      	subs	r3, #1
 80034b4:	b29a      	uxth	r2, r3
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	851a      	strh	r2, [r3, #40]	; 0x28
        hi2c->XferCount--;
 80034ba:	68fb      	ldr	r3, [r7, #12]
 80034bc:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80034be:	b29b      	uxth	r3, r3
 80034c0:	3b01      	subs	r3, #1
 80034c2:	b29a      	uxth	r2, r3
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	855a      	strh	r2, [r3, #42]	; 0x2a
    while (hi2c->XferSize > 0U)
 80034c8:	68fb      	ldr	r3, [r7, #12]
 80034ca:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80034cc:	2b00      	cmp	r3, #0
 80034ce:	d1aa      	bne.n	8003426 <HAL_I2C_Mem_Write+0xde>
      }
    }

    /* Wait until BTF flag is set */
    if (I2C_WaitOnBTFFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80034d0:	697a      	ldr	r2, [r7, #20]
 80034d2:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f000 f9de 	bl	8003896 <I2C_WaitOnBTFFlagUntilTimeout>
 80034da:	4603      	mov	r3, r0
 80034dc:	2b00      	cmp	r3, #0
 80034de:	d00d      	beq.n	80034fc <HAL_I2C_Mem_Write+0x1b4>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80034e0:	68fb      	ldr	r3, [r7, #12]
 80034e2:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80034e4:	2b04      	cmp	r3, #4
 80034e6:	d107      	bne.n	80034f8 <HAL_I2C_Mem_Write+0x1b0>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034e8:	68fb      	ldr	r3, [r7, #12]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	68fb      	ldr	r3, [r7, #12]
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80034f6:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 80034f8:	2301      	movs	r3, #1
 80034fa:	e016      	b.n	800352a <HAL_I2C_Mem_Write+0x1e2>
    }

    /* Generate Stop */
    SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80034fc:	68fb      	ldr	r3, [r7, #12]
 80034fe:	681b      	ldr	r3, [r3, #0]
 8003500:	681a      	ldr	r2, [r3, #0]
 8003502:	68fb      	ldr	r3, [r7, #12]
 8003504:	681b      	ldr	r3, [r3, #0]
 8003506:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 800350a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800350c:	68fb      	ldr	r3, [r7, #12]
 800350e:	2220      	movs	r2, #32
 8003510:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8003514:	68fb      	ldr	r3, [r7, #12]
 8003516:	2200      	movs	r2, #0
 8003518:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	2200      	movs	r2, #0
 8003520:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_OK;
 8003524:	2300      	movs	r3, #0
 8003526:	e000      	b.n	800352a <HAL_I2C_Mem_Write+0x1e2>
  }
  else
  {
    return HAL_BUSY;
 8003528:	2302      	movs	r3, #2
  }
}
 800352a:	4618      	mov	r0, r3
 800352c:	3718      	adds	r7, #24
 800352e:	46bd      	mov	sp, r7
 8003530:	bd80      	pop	{r7, pc}
 8003532:	bf00      	nop
 8003534:	00100002 	.word	0x00100002
 8003538:	ffff0000 	.word	0xffff0000

0800353c <I2C_RequestMemoryWrite>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout, uint32_t Tickstart)
{
 800353c:	b580      	push	{r7, lr}
 800353e:	b088      	sub	sp, #32
 8003540:	af02      	add	r7, sp, #8
 8003542:	60f8      	str	r0, [r7, #12]
 8003544:	4608      	mov	r0, r1
 8003546:	4611      	mov	r1, r2
 8003548:	461a      	mov	r2, r3
 800354a:	4603      	mov	r3, r0
 800354c:	817b      	strh	r3, [r7, #10]
 800354e:	460b      	mov	r3, r1
 8003550:	813b      	strh	r3, [r7, #8]
 8003552:	4613      	mov	r3, r2
 8003554:	80fb      	strh	r3, [r7, #6]
  /* Generate Start */
  SET_BIT(hi2c->Instance->CR1, I2C_CR1_START);
 8003556:	68fb      	ldr	r3, [r7, #12]
 8003558:	681b      	ldr	r3, [r3, #0]
 800355a:	681a      	ldr	r2, [r3, #0]
 800355c:	68fb      	ldr	r3, [r7, #12]
 800355e:	681b      	ldr	r3, [r3, #0]
 8003560:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8003564:	601a      	str	r2, [r3, #0]

  /* Wait until SB flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_SB, RESET, Timeout, Tickstart) != HAL_OK)
 8003566:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003568:	9300      	str	r3, [sp, #0]
 800356a:	6a3b      	ldr	r3, [r7, #32]
 800356c:	2200      	movs	r2, #0
 800356e:	f04f 1101 	mov.w	r1, #65537	; 0x10001
 8003572:	68f8      	ldr	r0, [r7, #12]
 8003574:	f000 f878 	bl	8003668 <I2C_WaitOnFlagUntilTimeout>
 8003578:	4603      	mov	r3, r0
 800357a:	2b00      	cmp	r3, #0
 800357c:	d00d      	beq.n	800359a <I2C_RequestMemoryWrite+0x5e>
  {
    if (READ_BIT(hi2c->Instance->CR1, I2C_CR1_START) == I2C_CR1_START)
 800357e:	68fb      	ldr	r3, [r7, #12]
 8003580:	681b      	ldr	r3, [r3, #0]
 8003582:	681b      	ldr	r3, [r3, #0]
 8003584:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003588:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800358c:	d103      	bne.n	8003596 <I2C_RequestMemoryWrite+0x5a>
    {
      hi2c->ErrorCode = HAL_I2C_WRONG_START;
 800358e:	68fb      	ldr	r3, [r7, #12]
 8003590:	f44f 7200 	mov.w	r2, #512	; 0x200
 8003594:	641a      	str	r2, [r3, #64]	; 0x40
    }
    return HAL_TIMEOUT;
 8003596:	2303      	movs	r3, #3
 8003598:	e05f      	b.n	800365a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Send slave address */
  hi2c->Instance->DR = I2C_7BIT_ADD_WRITE(DevAddress);
 800359a:	897b      	ldrh	r3, [r7, #10]
 800359c:	b2db      	uxtb	r3, r3
 800359e:	461a      	mov	r2, r3
 80035a0:	68fb      	ldr	r3, [r7, #12]
 80035a2:	681b      	ldr	r3, [r3, #0]
 80035a4:	f002 02fe 	and.w	r2, r2, #254	; 0xfe
 80035a8:	611a      	str	r2, [r3, #16]

  /* Wait until ADDR flag is set */
  if (I2C_WaitOnMasterAddressFlagUntilTimeout(hi2c, I2C_FLAG_ADDR, Timeout, Tickstart) != HAL_OK)
 80035aa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80035ac:	6a3a      	ldr	r2, [r7, #32]
 80035ae:	492d      	ldr	r1, [pc, #180]	; (8003664 <I2C_RequestMemoryWrite+0x128>)
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f000 f8b0 	bl	8003716 <I2C_WaitOnMasterAddressFlagUntilTimeout>
 80035b6:	4603      	mov	r3, r0
 80035b8:	2b00      	cmp	r3, #0
 80035ba:	d001      	beq.n	80035c0 <I2C_RequestMemoryWrite+0x84>
  {
    return HAL_ERROR;
 80035bc:	2301      	movs	r3, #1
 80035be:	e04c      	b.n	800365a <I2C_RequestMemoryWrite+0x11e>
  }

  /* Clear ADDR flag */
  __HAL_I2C_CLEAR_ADDRFLAG(hi2c);
 80035c0:	2300      	movs	r3, #0
 80035c2:	617b      	str	r3, [r7, #20]
 80035c4:	68fb      	ldr	r3, [r7, #12]
 80035c6:	681b      	ldr	r3, [r3, #0]
 80035c8:	695b      	ldr	r3, [r3, #20]
 80035ca:	617b      	str	r3, [r7, #20]
 80035cc:	68fb      	ldr	r3, [r7, #12]
 80035ce:	681b      	ldr	r3, [r3, #0]
 80035d0:	699b      	ldr	r3, [r3, #24]
 80035d2:	617b      	str	r3, [r7, #20]
 80035d4:	697b      	ldr	r3, [r7, #20]

  /* Wait until TXE flag is set */
  if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80035d6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 80035d8:	6a39      	ldr	r1, [r7, #32]
 80035da:	68f8      	ldr	r0, [r7, #12]
 80035dc:	f000 f91a 	bl	8003814 <I2C_WaitOnTXEFlagUntilTimeout>
 80035e0:	4603      	mov	r3, r0
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d00d      	beq.n	8003602 <I2C_RequestMemoryWrite+0xc6>
  {
    if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 80035e6:	68fb      	ldr	r3, [r7, #12]
 80035e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80035ea:	2b04      	cmp	r3, #4
 80035ec:	d107      	bne.n	80035fe <I2C_RequestMemoryWrite+0xc2>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 80035ee:	68fb      	ldr	r3, [r7, #12]
 80035f0:	681b      	ldr	r3, [r3, #0]
 80035f2:	681a      	ldr	r2, [r3, #0]
 80035f4:	68fb      	ldr	r3, [r7, #12]
 80035f6:	681b      	ldr	r3, [r3, #0]
 80035f8:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 80035fc:	601a      	str	r2, [r3, #0]
    }
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e02b      	b.n	800365a <I2C_RequestMemoryWrite+0x11e>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8003602:	88fb      	ldrh	r3, [r7, #6]
 8003604:	2b01      	cmp	r3, #1
 8003606:	d105      	bne.n	8003614 <I2C_RequestMemoryWrite+0xd8>
  {
    /* Send Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 8003608:	893b      	ldrh	r3, [r7, #8]
 800360a:	b2da      	uxtb	r2, r3
 800360c:	68fb      	ldr	r3, [r7, #12]
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	611a      	str	r2, [r3, #16]
 8003612:	e021      	b.n	8003658 <I2C_RequestMemoryWrite+0x11c>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_MSB(MemAddress);
 8003614:	893b      	ldrh	r3, [r7, #8]
 8003616:	0a1b      	lsrs	r3, r3, #8
 8003618:	b29b      	uxth	r3, r3
 800361a:	b2da      	uxtb	r2, r3
 800361c:	68fb      	ldr	r3, [r7, #12]
 800361e:	681b      	ldr	r3, [r3, #0]
 8003620:	611a      	str	r2, [r3, #16]

    /* Wait until TXE flag is set */
    if (I2C_WaitOnTXEFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8003622:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003624:	6a39      	ldr	r1, [r7, #32]
 8003626:	68f8      	ldr	r0, [r7, #12]
 8003628:	f000 f8f4 	bl	8003814 <I2C_WaitOnTXEFlagUntilTimeout>
 800362c:	4603      	mov	r3, r0
 800362e:	2b00      	cmp	r3, #0
 8003630:	d00d      	beq.n	800364e <I2C_RequestMemoryWrite+0x112>
    {
      if (hi2c->ErrorCode == HAL_I2C_ERROR_AF)
 8003632:	68fb      	ldr	r3, [r7, #12]
 8003634:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003636:	2b04      	cmp	r3, #4
 8003638:	d107      	bne.n	800364a <I2C_RequestMemoryWrite+0x10e>
      {
        /* Generate Stop */
        SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 800363a:	68fb      	ldr	r3, [r7, #12]
 800363c:	681b      	ldr	r3, [r3, #0]
 800363e:	681a      	ldr	r2, [r3, #0]
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003648:	601a      	str	r2, [r3, #0]
      }
      return HAL_ERROR;
 800364a:	2301      	movs	r3, #1
 800364c:	e005      	b.n	800365a <I2C_RequestMemoryWrite+0x11e>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->DR = I2C_MEM_ADD_LSB(MemAddress);
 800364e:	893b      	ldrh	r3, [r7, #8]
 8003650:	b2da      	uxtb	r2, r3
 8003652:	68fb      	ldr	r3, [r7, #12]
 8003654:	681b      	ldr	r3, [r3, #0]
 8003656:	611a      	str	r2, [r3, #16]
  }

  return HAL_OK;
 8003658:	2300      	movs	r3, #0
}
 800365a:	4618      	mov	r0, r3
 800365c:	3718      	adds	r7, #24
 800365e:	46bd      	mov	sp, r7
 8003660:	bd80      	pop	{r7, pc}
 8003662:	bf00      	nop
 8003664:	00010002 	.word	0x00010002

08003668 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status, uint32_t Timeout, uint32_t Tickstart)
{
 8003668:	b580      	push	{r7, lr}
 800366a:	b084      	sub	sp, #16
 800366c:	af00      	add	r7, sp, #0
 800366e:	60f8      	str	r0, [r7, #12]
 8003670:	60b9      	str	r1, [r7, #8]
 8003672:	603b      	str	r3, [r7, #0]
 8003674:	4613      	mov	r3, r2
 8003676:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8003678:	e025      	b.n	80036c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800367a:	683b      	ldr	r3, [r7, #0]
 800367c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003680:	d021      	beq.n	80036c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003682:	f7ff fa69 	bl	8002b58 <HAL_GetTick>
 8003686:	4602      	mov	r2, r0
 8003688:	69bb      	ldr	r3, [r7, #24]
 800368a:	1ad3      	subs	r3, r2, r3
 800368c:	683a      	ldr	r2, [r7, #0]
 800368e:	429a      	cmp	r2, r3
 8003690:	d302      	bcc.n	8003698 <I2C_WaitOnFlagUntilTimeout+0x30>
 8003692:	683b      	ldr	r3, [r7, #0]
 8003694:	2b00      	cmp	r3, #0
 8003696:	d116      	bne.n	80036c6 <I2C_WaitOnFlagUntilTimeout+0x5e>
      {
        hi2c->PreviousState     = I2C_STATE_NONE;
 8003698:	68fb      	ldr	r3, [r7, #12]
 800369a:	2200      	movs	r2, #0
 800369c:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State             = HAL_I2C_STATE_READY;
 800369e:	68fb      	ldr	r3, [r7, #12]
 80036a0:	2220      	movs	r2, #32
 80036a2:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode              = HAL_I2C_MODE_NONE;
 80036a6:	68fb      	ldr	r3, [r7, #12]
 80036a8:	2200      	movs	r2, #0
 80036aa:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode         |= HAL_I2C_ERROR_TIMEOUT;
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80036b2:	f043 0220 	orr.w	r2, r3, #32
 80036b6:	68fb      	ldr	r3, [r7, #12]
 80036b8:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80036ba:	68fb      	ldr	r3, [r7, #12]
 80036bc:	2200      	movs	r2, #0
 80036be:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80036c2:	2301      	movs	r3, #1
 80036c4:	e023      	b.n	800370e <I2C_WaitOnFlagUntilTimeout+0xa6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 80036c6:	68bb      	ldr	r3, [r7, #8]
 80036c8:	0c1b      	lsrs	r3, r3, #16
 80036ca:	b2db      	uxtb	r3, r3
 80036cc:	2b01      	cmp	r3, #1
 80036ce:	d10d      	bne.n	80036ec <I2C_WaitOnFlagUntilTimeout+0x84>
 80036d0:	68fb      	ldr	r3, [r7, #12]
 80036d2:	681b      	ldr	r3, [r3, #0]
 80036d4:	695b      	ldr	r3, [r3, #20]
 80036d6:	43da      	mvns	r2, r3
 80036d8:	68bb      	ldr	r3, [r7, #8]
 80036da:	4013      	ands	r3, r2
 80036dc:	b29b      	uxth	r3, r3
 80036de:	2b00      	cmp	r3, #0
 80036e0:	bf0c      	ite	eq
 80036e2:	2301      	moveq	r3, #1
 80036e4:	2300      	movne	r3, #0
 80036e6:	b2db      	uxtb	r3, r3
 80036e8:	461a      	mov	r2, r3
 80036ea:	e00c      	b.n	8003706 <I2C_WaitOnFlagUntilTimeout+0x9e>
 80036ec:	68fb      	ldr	r3, [r7, #12]
 80036ee:	681b      	ldr	r3, [r3, #0]
 80036f0:	699b      	ldr	r3, [r3, #24]
 80036f2:	43da      	mvns	r2, r3
 80036f4:	68bb      	ldr	r3, [r7, #8]
 80036f6:	4013      	ands	r3, r2
 80036f8:	b29b      	uxth	r3, r3
 80036fa:	2b00      	cmp	r3, #0
 80036fc:	bf0c      	ite	eq
 80036fe:	2301      	moveq	r3, #1
 8003700:	2300      	movne	r3, #0
 8003702:	b2db      	uxtb	r3, r3
 8003704:	461a      	mov	r2, r3
 8003706:	79fb      	ldrb	r3, [r7, #7]
 8003708:	429a      	cmp	r2, r3
 800370a:	d0b6      	beq.n	800367a <I2C_WaitOnFlagUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 800370c:	2300      	movs	r3, #0
}
 800370e:	4618      	mov	r0, r3
 8003710:	3710      	adds	r7, #16
 8003712:	46bd      	mov	sp, r7
 8003714:	bd80      	pop	{r7, pc}

08003716 <I2C_WaitOnMasterAddressFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnMasterAddressFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, uint32_t Timeout, uint32_t Tickstart)
{
 8003716:	b580      	push	{r7, lr}
 8003718:	b084      	sub	sp, #16
 800371a:	af00      	add	r7, sp, #0
 800371c:	60f8      	str	r0, [r7, #12]
 800371e:	60b9      	str	r1, [r7, #8]
 8003720:	607a      	str	r2, [r7, #4]
 8003722:	603b      	str	r3, [r7, #0]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 8003724:	e051      	b.n	80037ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
  {
    if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003726:	68fb      	ldr	r3, [r7, #12]
 8003728:	681b      	ldr	r3, [r3, #0]
 800372a:	695b      	ldr	r3, [r3, #20]
 800372c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003730:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003734:	d123      	bne.n	800377e <I2C_WaitOnMasterAddressFlagUntilTimeout+0x68>
    {
      /* Generate Stop */
      SET_BIT(hi2c->Instance->CR1, I2C_CR1_STOP);
 8003736:	68fb      	ldr	r3, [r7, #12]
 8003738:	681b      	ldr	r3, [r3, #0]
 800373a:	681a      	ldr	r2, [r3, #0]
 800373c:	68fb      	ldr	r3, [r7, #12]
 800373e:	681b      	ldr	r3, [r3, #0]
 8003740:	f442 7200 	orr.w	r2, r2, #512	; 0x200
 8003744:	601a      	str	r2, [r3, #0]

      /* Clear AF Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003746:	68fb      	ldr	r3, [r7, #12]
 8003748:	681b      	ldr	r3, [r3, #0]
 800374a:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 800374e:	615a      	str	r2, [r3, #20]

      hi2c->PreviousState       = I2C_STATE_NONE;
 8003750:	68fb      	ldr	r3, [r7, #12]
 8003752:	2200      	movs	r2, #0
 8003754:	631a      	str	r2, [r3, #48]	; 0x30
      hi2c->State               = HAL_I2C_STATE_READY;
 8003756:	68fb      	ldr	r3, [r7, #12]
 8003758:	2220      	movs	r2, #32
 800375a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
      hi2c->Mode                = HAL_I2C_MODE_NONE;
 800375e:	68fb      	ldr	r3, [r7, #12]
 8003760:	2200      	movs	r2, #0
 8003762:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
      hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003766:	68fb      	ldr	r3, [r7, #12]
 8003768:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800376a:	f043 0204 	orr.w	r2, r3, #4
 800376e:	68fb      	ldr	r3, [r7, #12]
 8003770:	641a      	str	r2, [r3, #64]	; 0x40

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8003772:	68fb      	ldr	r3, [r7, #12]
 8003774:	2200      	movs	r2, #0
 8003776:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

      return HAL_ERROR;
 800377a:	2301      	movs	r3, #1
 800377c:	e046      	b.n	800380c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800377e:	687b      	ldr	r3, [r7, #4]
 8003780:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003784:	d021      	beq.n	80037ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8003786:	f7ff f9e7 	bl	8002b58 <HAL_GetTick>
 800378a:	4602      	mov	r2, r0
 800378c:	683b      	ldr	r3, [r7, #0]
 800378e:	1ad3      	subs	r3, r2, r3
 8003790:	687a      	ldr	r2, [r7, #4]
 8003792:	429a      	cmp	r2, r3
 8003794:	d302      	bcc.n	800379c <I2C_WaitOnMasterAddressFlagUntilTimeout+0x86>
 8003796:	687b      	ldr	r3, [r7, #4]
 8003798:	2b00      	cmp	r3, #0
 800379a:	d116      	bne.n	80037ca <I2C_WaitOnMasterAddressFlagUntilTimeout+0xb4>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 800379c:	68fb      	ldr	r3, [r7, #12]
 800379e:	2200      	movs	r2, #0
 80037a0:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80037a2:	68fb      	ldr	r3, [r7, #12]
 80037a4:	2220      	movs	r2, #32
 80037a6:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80037aa:	68fb      	ldr	r3, [r7, #12]
 80037ac:	2200      	movs	r2, #0
 80037ae:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80037b2:	68fb      	ldr	r3, [r7, #12]
 80037b4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80037b6:	f043 0220 	orr.w	r2, r3, #32
 80037ba:	68fb      	ldr	r3, [r7, #12]
 80037bc:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80037be:	68fb      	ldr	r3, [r7, #12]
 80037c0:	2200      	movs	r2, #0
 80037c2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80037c6:	2301      	movs	r3, #1
 80037c8:	e020      	b.n	800380c <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf6>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == RESET)
 80037ca:	68bb      	ldr	r3, [r7, #8]
 80037cc:	0c1b      	lsrs	r3, r3, #16
 80037ce:	b2db      	uxtb	r3, r3
 80037d0:	2b01      	cmp	r3, #1
 80037d2:	d10c      	bne.n	80037ee <I2C_WaitOnMasterAddressFlagUntilTimeout+0xd8>
 80037d4:	68fb      	ldr	r3, [r7, #12]
 80037d6:	681b      	ldr	r3, [r3, #0]
 80037d8:	695b      	ldr	r3, [r3, #20]
 80037da:	43da      	mvns	r2, r3
 80037dc:	68bb      	ldr	r3, [r7, #8]
 80037de:	4013      	ands	r3, r2
 80037e0:	b29b      	uxth	r3, r3
 80037e2:	2b00      	cmp	r3, #0
 80037e4:	bf14      	ite	ne
 80037e6:	2301      	movne	r3, #1
 80037e8:	2300      	moveq	r3, #0
 80037ea:	b2db      	uxtb	r3, r3
 80037ec:	e00b      	b.n	8003806 <I2C_WaitOnMasterAddressFlagUntilTimeout+0xf0>
 80037ee:	68fb      	ldr	r3, [r7, #12]
 80037f0:	681b      	ldr	r3, [r3, #0]
 80037f2:	699b      	ldr	r3, [r3, #24]
 80037f4:	43da      	mvns	r2, r3
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	4013      	ands	r3, r2
 80037fa:	b29b      	uxth	r3, r3
 80037fc:	2b00      	cmp	r3, #0
 80037fe:	bf14      	ite	ne
 8003800:	2301      	movne	r3, #1
 8003802:	2300      	moveq	r3, #0
 8003804:	b2db      	uxtb	r3, r3
 8003806:	2b00      	cmp	r3, #0
 8003808:	d18d      	bne.n	8003726 <I2C_WaitOnMasterAddressFlagUntilTimeout+0x10>
      }
    }
  }
  return HAL_OK;
 800380a:	2300      	movs	r3, #0
}
 800380c:	4618      	mov	r0, r3
 800380e:	3710      	adds	r7, #16
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <I2C_WaitOnTXEFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003814:	b580      	push	{r7, lr}
 8003816:	b084      	sub	sp, #16
 8003818:	af00      	add	r7, sp, #0
 800381a:	60f8      	str	r0, [r7, #12]
 800381c:	60b9      	str	r1, [r7, #8]
 800381e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8003820:	e02d      	b.n	800387e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 8003822:	68f8      	ldr	r0, [r7, #12]
 8003824:	f000 f878 	bl	8003918 <I2C_IsAcknowledgeFailed>
 8003828:	4603      	mov	r3, r0
 800382a:	2b00      	cmp	r3, #0
 800382c:	d001      	beq.n	8003832 <I2C_WaitOnTXEFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 800382e:	2301      	movs	r3, #1
 8003830:	e02d      	b.n	800388e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8003832:	68bb      	ldr	r3, [r7, #8]
 8003834:	f1b3 3fff 	cmp.w	r3, #4294967295
 8003838:	d021      	beq.n	800387e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800383a:	f7ff f98d 	bl	8002b58 <HAL_GetTick>
 800383e:	4602      	mov	r2, r0
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	1ad3      	subs	r3, r2, r3
 8003844:	68ba      	ldr	r2, [r7, #8]
 8003846:	429a      	cmp	r2, r3
 8003848:	d302      	bcc.n	8003850 <I2C_WaitOnTXEFlagUntilTimeout+0x3c>
 800384a:	68bb      	ldr	r3, [r7, #8]
 800384c:	2b00      	cmp	r3, #0
 800384e:	d116      	bne.n	800387e <I2C_WaitOnTXEFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 8003850:	68fb      	ldr	r3, [r7, #12]
 8003852:	2200      	movs	r2, #0
 8003854:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 8003856:	68fb      	ldr	r3, [r7, #12]
 8003858:	2220      	movs	r2, #32
 800385a:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 800385e:	68fb      	ldr	r3, [r7, #12]
 8003860:	2200      	movs	r2, #0
 8003862:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 8003866:	68fb      	ldr	r3, [r7, #12]
 8003868:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800386a:	f043 0220 	orr.w	r2, r3, #32
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8003872:	68fb      	ldr	r3, [r7, #12]
 8003874:	2200      	movs	r2, #0
 8003876:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 800387a:	2301      	movs	r3, #1
 800387c:	e007      	b.n	800388e <I2C_WaitOnTXEFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 800387e:	68fb      	ldr	r3, [r7, #12]
 8003880:	681b      	ldr	r3, [r3, #0]
 8003882:	695b      	ldr	r3, [r3, #20]
 8003884:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003888:	2b80      	cmp	r3, #128	; 0x80
 800388a:	d1ca      	bne.n	8003822 <I2C_WaitOnTXEFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800388c:	2300      	movs	r3, #0
}
 800388e:	4618      	mov	r0, r3
 8003890:	3710      	adds	r7, #16
 8003892:	46bd      	mov	sp, r7
 8003894:	bd80      	pop	{r7, pc}

08003896 <I2C_WaitOnBTFFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnBTFFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8003896:	b580      	push	{r7, lr}
 8003898:	b084      	sub	sp, #16
 800389a:	af00      	add	r7, sp, #0
 800389c:	60f8      	str	r0, [r7, #12]
 800389e:	60b9      	str	r1, [r7, #8]
 80038a0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 80038a2:	e02d      	b.n	8003900 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
  {
    /* Check if a NACK is detected */
    if (I2C_IsAcknowledgeFailed(hi2c) != HAL_OK)
 80038a4:	68f8      	ldr	r0, [r7, #12]
 80038a6:	f000 f837 	bl	8003918 <I2C_IsAcknowledgeFailed>
 80038aa:	4603      	mov	r3, r0
 80038ac:	2b00      	cmp	r3, #0
 80038ae:	d001      	beq.n	80038b4 <I2C_WaitOnBTFFlagUntilTimeout+0x1e>
    {
      return HAL_ERROR;
 80038b0:	2301      	movs	r3, #1
 80038b2:	e02d      	b.n	8003910 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038b4:	68bb      	ldr	r3, [r7, #8]
 80038b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038ba:	d021      	beq.n	8003900 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038bc:	f7ff f94c 	bl	8002b58 <HAL_GetTick>
 80038c0:	4602      	mov	r2, r0
 80038c2:	687b      	ldr	r3, [r7, #4]
 80038c4:	1ad3      	subs	r3, r2, r3
 80038c6:	68ba      	ldr	r2, [r7, #8]
 80038c8:	429a      	cmp	r2, r3
 80038ca:	d302      	bcc.n	80038d2 <I2C_WaitOnBTFFlagUntilTimeout+0x3c>
 80038cc:	68bb      	ldr	r3, [r7, #8]
 80038ce:	2b00      	cmp	r3, #0
 80038d0:	d116      	bne.n	8003900 <I2C_WaitOnBTFFlagUntilTimeout+0x6a>
      {
        hi2c->PreviousState       = I2C_STATE_NONE;
 80038d2:	68fb      	ldr	r3, [r7, #12]
 80038d4:	2200      	movs	r2, #0
 80038d6:	631a      	str	r2, [r3, #48]	; 0x30
        hi2c->State               = HAL_I2C_STATE_READY;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	2220      	movs	r2, #32
 80038dc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
        hi2c->Mode                = HAL_I2C_MODE_NONE;
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	2200      	movs	r2, #0
 80038e4:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
        hi2c->ErrorCode           |= HAL_I2C_ERROR_TIMEOUT;
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80038ec:	f043 0220 	orr.w	r2, r3, #32
 80038f0:	68fb      	ldr	r3, [r7, #12]
 80038f2:	641a      	str	r2, [r3, #64]	; 0x40

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 80038f4:	68fb      	ldr	r3, [r7, #12]
 80038f6:	2200      	movs	r2, #0
 80038f8:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

        return HAL_ERROR;
 80038fc:	2301      	movs	r3, #1
 80038fe:	e007      	b.n	8003910 <I2C_WaitOnBTFFlagUntilTimeout+0x7a>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BTF) == RESET)
 8003900:	68fb      	ldr	r3, [r7, #12]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	695b      	ldr	r3, [r3, #20]
 8003906:	f003 0304 	and.w	r3, r3, #4
 800390a:	2b04      	cmp	r3, #4
 800390c:	d1ca      	bne.n	80038a4 <I2C_WaitOnBTFFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800390e:	2300      	movs	r3, #0
}
 8003910:	4618      	mov	r0, r3
 8003912:	3710      	adds	r7, #16
 8003914:	46bd      	mov	sp, r7
 8003916:	bd80      	pop	{r7, pc}

08003918 <I2C_IsAcknowledgeFailed>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsAcknowledgeFailed(I2C_HandleTypeDef *hi2c)
{
 8003918:	b480      	push	{r7}
 800391a:	b083      	sub	sp, #12
 800391c:	af00      	add	r7, sp, #0
 800391e:	6078      	str	r0, [r7, #4]
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	681b      	ldr	r3, [r3, #0]
 8003924:	695b      	ldr	r3, [r3, #20]
 8003926:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800392a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 800392e:	d11b      	bne.n	8003968 <I2C_IsAcknowledgeFailed+0x50>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8003930:	687b      	ldr	r3, [r7, #4]
 8003932:	681b      	ldr	r3, [r3, #0]
 8003934:	f46f 6280 	mvn.w	r2, #1024	; 0x400
 8003938:	615a      	str	r2, [r3, #20]

    hi2c->PreviousState       = I2C_STATE_NONE;
 800393a:	687b      	ldr	r3, [r7, #4]
 800393c:	2200      	movs	r2, #0
 800393e:	631a      	str	r2, [r3, #48]	; 0x30
    hi2c->State               = HAL_I2C_STATE_READY;
 8003940:	687b      	ldr	r3, [r7, #4]
 8003942:	2220      	movs	r2, #32
 8003944:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
    hi2c->Mode                = HAL_I2C_MODE_NONE;
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	2200      	movs	r2, #0
 800394c:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
    hi2c->ErrorCode           |= HAL_I2C_ERROR_AF;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003954:	f043 0204 	orr.w	r2, r3, #4
 8003958:	687b      	ldr	r3, [r7, #4]
 800395a:	641a      	str	r2, [r3, #64]	; 0x40

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	2200      	movs	r2, #0
 8003960:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    return HAL_ERROR;
 8003964:	2301      	movs	r3, #1
 8003966:	e000      	b.n	800396a <I2C_IsAcknowledgeFailed+0x52>
  }
  return HAL_OK;
 8003968:	2300      	movs	r3, #0
}
 800396a:	4618      	mov	r0, r3
 800396c:	370c      	adds	r7, #12
 800396e:	46bd      	mov	sp, r7
 8003970:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003974:	4770      	bx	lr
	...

08003978 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003978:	b580      	push	{r7, lr}
 800397a:	b086      	sub	sp, #24
 800397c:	af00      	add	r7, sp, #0
 800397e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003980:	687b      	ldr	r3, [r7, #4]
 8003982:	2b00      	cmp	r3, #0
 8003984:	d101      	bne.n	800398a <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8003986:	2301      	movs	r3, #1
 8003988:	e267      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800398a:	687b      	ldr	r3, [r7, #4]
 800398c:	681b      	ldr	r3, [r3, #0]
 800398e:	f003 0301 	and.w	r3, r3, #1
 8003992:	2b00      	cmp	r3, #0
 8003994:	d075      	beq.n	8003a82 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8003996:	4b88      	ldr	r3, [pc, #544]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003998:	689b      	ldr	r3, [r3, #8]
 800399a:	f003 030c 	and.w	r3, r3, #12
 800399e:	2b04      	cmp	r3, #4
 80039a0:	d00c      	beq.n	80039bc <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039a2:	4b85      	ldr	r3, [pc, #532]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 80039a4:	689b      	ldr	r3, [r3, #8]
 80039a6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80039aa:	2b08      	cmp	r3, #8
 80039ac:	d112      	bne.n	80039d4 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80039ae:	4b82      	ldr	r3, [pc, #520]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 80039b0:	685b      	ldr	r3, [r3, #4]
 80039b2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80039b6:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80039ba:	d10b      	bne.n	80039d4 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80039bc:	4b7e      	ldr	r3, [pc, #504]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80039c4:	2b00      	cmp	r3, #0
 80039c6:	d05b      	beq.n	8003a80 <HAL_RCC_OscConfig+0x108>
 80039c8:	687b      	ldr	r3, [r7, #4]
 80039ca:	685b      	ldr	r3, [r3, #4]
 80039cc:	2b00      	cmp	r3, #0
 80039ce:	d157      	bne.n	8003a80 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80039d0:	2301      	movs	r3, #1
 80039d2:	e242      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80039d4:	687b      	ldr	r3, [r7, #4]
 80039d6:	685b      	ldr	r3, [r3, #4]
 80039d8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80039dc:	d106      	bne.n	80039ec <HAL_RCC_OscConfig+0x74>
 80039de:	4b76      	ldr	r3, [pc, #472]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 80039e0:	681b      	ldr	r3, [r3, #0]
 80039e2:	4a75      	ldr	r2, [pc, #468]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 80039e4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80039e8:	6013      	str	r3, [r2, #0]
 80039ea:	e01d      	b.n	8003a28 <HAL_RCC_OscConfig+0xb0>
 80039ec:	687b      	ldr	r3, [r7, #4]
 80039ee:	685b      	ldr	r3, [r3, #4]
 80039f0:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 80039f4:	d10c      	bne.n	8003a10 <HAL_RCC_OscConfig+0x98>
 80039f6:	4b70      	ldr	r3, [pc, #448]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 80039f8:	681b      	ldr	r3, [r3, #0]
 80039fa:	4a6f      	ldr	r2, [pc, #444]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 80039fc:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003a00:	6013      	str	r3, [r2, #0]
 8003a02:	4b6d      	ldr	r3, [pc, #436]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003a04:	681b      	ldr	r3, [r3, #0]
 8003a06:	4a6c      	ldr	r2, [pc, #432]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003a08:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003a0c:	6013      	str	r3, [r2, #0]
 8003a0e:	e00b      	b.n	8003a28 <HAL_RCC_OscConfig+0xb0>
 8003a10:	4b69      	ldr	r3, [pc, #420]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003a12:	681b      	ldr	r3, [r3, #0]
 8003a14:	4a68      	ldr	r2, [pc, #416]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003a16:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003a1a:	6013      	str	r3, [r2, #0]
 8003a1c:	4b66      	ldr	r3, [pc, #408]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003a1e:	681b      	ldr	r3, [r3, #0]
 8003a20:	4a65      	ldr	r2, [pc, #404]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003a22:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003a26:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8003a28:	687b      	ldr	r3, [r7, #4]
 8003a2a:	685b      	ldr	r3, [r3, #4]
 8003a2c:	2b00      	cmp	r3, #0
 8003a2e:	d013      	beq.n	8003a58 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a30:	f7ff f892 	bl	8002b58 <HAL_GetTick>
 8003a34:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a36:	e008      	b.n	8003a4a <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a38:	f7ff f88e 	bl	8002b58 <HAL_GetTick>
 8003a3c:	4602      	mov	r2, r0
 8003a3e:	693b      	ldr	r3, [r7, #16]
 8003a40:	1ad3      	subs	r3, r2, r3
 8003a42:	2b64      	cmp	r3, #100	; 0x64
 8003a44:	d901      	bls.n	8003a4a <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8003a46:	2303      	movs	r3, #3
 8003a48:	e207      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003a4a:	4b5b      	ldr	r3, [pc, #364]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003a4c:	681b      	ldr	r3, [r3, #0]
 8003a4e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a52:	2b00      	cmp	r3, #0
 8003a54:	d0f0      	beq.n	8003a38 <HAL_RCC_OscConfig+0xc0>
 8003a56:	e014      	b.n	8003a82 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003a58:	f7ff f87e 	bl	8002b58 <HAL_GetTick>
 8003a5c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a5e:	e008      	b.n	8003a72 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8003a60:	f7ff f87a 	bl	8002b58 <HAL_GetTick>
 8003a64:	4602      	mov	r2, r0
 8003a66:	693b      	ldr	r3, [r7, #16]
 8003a68:	1ad3      	subs	r3, r2, r3
 8003a6a:	2b64      	cmp	r3, #100	; 0x64
 8003a6c:	d901      	bls.n	8003a72 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8003a6e:	2303      	movs	r3, #3
 8003a70:	e1f3      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8003a72:	4b51      	ldr	r3, [pc, #324]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003a74:	681b      	ldr	r3, [r3, #0]
 8003a76:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003a7a:	2b00      	cmp	r3, #0
 8003a7c:	d1f0      	bne.n	8003a60 <HAL_RCC_OscConfig+0xe8>
 8003a7e:	e000      	b.n	8003a82 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003a80:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8003a82:	687b      	ldr	r3, [r7, #4]
 8003a84:	681b      	ldr	r3, [r3, #0]
 8003a86:	f003 0302 	and.w	r3, r3, #2
 8003a8a:	2b00      	cmp	r3, #0
 8003a8c:	d063      	beq.n	8003b56 <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003a8e:	4b4a      	ldr	r3, [pc, #296]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003a90:	689b      	ldr	r3, [r3, #8]
 8003a92:	f003 030c 	and.w	r3, r3, #12
 8003a96:	2b00      	cmp	r3, #0
 8003a98:	d00b      	beq.n	8003ab2 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003a9a:	4b47      	ldr	r3, [pc, #284]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003a9c:	689b      	ldr	r3, [r3, #8]
 8003a9e:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8003aa2:	2b08      	cmp	r3, #8
 8003aa4:	d11c      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8003aa6:	4b44      	ldr	r3, [pc, #272]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003aa8:	685b      	ldr	r3, [r3, #4]
 8003aaa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8003aae:	2b00      	cmp	r3, #0
 8003ab0:	d116      	bne.n	8003ae0 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ab2:	4b41      	ldr	r3, [pc, #260]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003ab4:	681b      	ldr	r3, [r3, #0]
 8003ab6:	f003 0302 	and.w	r3, r3, #2
 8003aba:	2b00      	cmp	r3, #0
 8003abc:	d005      	beq.n	8003aca <HAL_RCC_OscConfig+0x152>
 8003abe:	687b      	ldr	r3, [r7, #4]
 8003ac0:	68db      	ldr	r3, [r3, #12]
 8003ac2:	2b01      	cmp	r3, #1
 8003ac4:	d001      	beq.n	8003aca <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8003ac6:	2301      	movs	r3, #1
 8003ac8:	e1c7      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003aca:	4b3b      	ldr	r3, [pc, #236]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003acc:	681b      	ldr	r3, [r3, #0]
 8003ace:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003ad2:	687b      	ldr	r3, [r7, #4]
 8003ad4:	691b      	ldr	r3, [r3, #16]
 8003ad6:	00db      	lsls	r3, r3, #3
 8003ad8:	4937      	ldr	r1, [pc, #220]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003ada:	4313      	orrs	r3, r2
 8003adc:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8003ade:	e03a      	b.n	8003b56 <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8003ae0:	687b      	ldr	r3, [r7, #4]
 8003ae2:	68db      	ldr	r3, [r3, #12]
 8003ae4:	2b00      	cmp	r3, #0
 8003ae6:	d020      	beq.n	8003b2a <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8003ae8:	4b34      	ldr	r3, [pc, #208]	; (8003bbc <HAL_RCC_OscConfig+0x244>)
 8003aea:	2201      	movs	r2, #1
 8003aec:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003aee:	f7ff f833 	bl	8002b58 <HAL_GetTick>
 8003af2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003af4:	e008      	b.n	8003b08 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003af6:	f7ff f82f 	bl	8002b58 <HAL_GetTick>
 8003afa:	4602      	mov	r2, r0
 8003afc:	693b      	ldr	r3, [r7, #16]
 8003afe:	1ad3      	subs	r3, r2, r3
 8003b00:	2b02      	cmp	r3, #2
 8003b02:	d901      	bls.n	8003b08 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8003b04:	2303      	movs	r3, #3
 8003b06:	e1a8      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003b08:	4b2b      	ldr	r3, [pc, #172]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003b0a:	681b      	ldr	r3, [r3, #0]
 8003b0c:	f003 0302 	and.w	r3, r3, #2
 8003b10:	2b00      	cmp	r3, #0
 8003b12:	d0f0      	beq.n	8003af6 <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8003b14:	4b28      	ldr	r3, [pc, #160]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003b16:	681b      	ldr	r3, [r3, #0]
 8003b18:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8003b1c:	687b      	ldr	r3, [r7, #4]
 8003b1e:	691b      	ldr	r3, [r3, #16]
 8003b20:	00db      	lsls	r3, r3, #3
 8003b22:	4925      	ldr	r1, [pc, #148]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003b24:	4313      	orrs	r3, r2
 8003b26:	600b      	str	r3, [r1, #0]
 8003b28:	e015      	b.n	8003b56 <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8003b2a:	4b24      	ldr	r3, [pc, #144]	; (8003bbc <HAL_RCC_OscConfig+0x244>)
 8003b2c:	2200      	movs	r2, #0
 8003b2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003b30:	f7ff f812 	bl	8002b58 <HAL_GetTick>
 8003b34:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b36:	e008      	b.n	8003b4a <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8003b38:	f7ff f80e 	bl	8002b58 <HAL_GetTick>
 8003b3c:	4602      	mov	r2, r0
 8003b3e:	693b      	ldr	r3, [r7, #16]
 8003b40:	1ad3      	subs	r3, r2, r3
 8003b42:	2b02      	cmp	r3, #2
 8003b44:	d901      	bls.n	8003b4a <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8003b46:	2303      	movs	r3, #3
 8003b48:	e187      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8003b4a:	4b1b      	ldr	r3, [pc, #108]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003b4c:	681b      	ldr	r3, [r3, #0]
 8003b4e:	f003 0302 	and.w	r3, r3, #2
 8003b52:	2b00      	cmp	r3, #0
 8003b54:	d1f0      	bne.n	8003b38 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8003b56:	687b      	ldr	r3, [r7, #4]
 8003b58:	681b      	ldr	r3, [r3, #0]
 8003b5a:	f003 0308 	and.w	r3, r3, #8
 8003b5e:	2b00      	cmp	r3, #0
 8003b60:	d036      	beq.n	8003bd0 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8003b62:	687b      	ldr	r3, [r7, #4]
 8003b64:	695b      	ldr	r3, [r3, #20]
 8003b66:	2b00      	cmp	r3, #0
 8003b68:	d016      	beq.n	8003b98 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8003b6a:	4b15      	ldr	r3, [pc, #84]	; (8003bc0 <HAL_RCC_OscConfig+0x248>)
 8003b6c:	2201      	movs	r2, #1
 8003b6e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003b70:	f7fe fff2 	bl	8002b58 <HAL_GetTick>
 8003b74:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b76:	e008      	b.n	8003b8a <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003b78:	f7fe ffee 	bl	8002b58 <HAL_GetTick>
 8003b7c:	4602      	mov	r2, r0
 8003b7e:	693b      	ldr	r3, [r7, #16]
 8003b80:	1ad3      	subs	r3, r2, r3
 8003b82:	2b02      	cmp	r3, #2
 8003b84:	d901      	bls.n	8003b8a <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8003b86:	2303      	movs	r3, #3
 8003b88:	e167      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8003b8a:	4b0b      	ldr	r3, [pc, #44]	; (8003bb8 <HAL_RCC_OscConfig+0x240>)
 8003b8c:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003b8e:	f003 0302 	and.w	r3, r3, #2
 8003b92:	2b00      	cmp	r3, #0
 8003b94:	d0f0      	beq.n	8003b78 <HAL_RCC_OscConfig+0x200>
 8003b96:	e01b      	b.n	8003bd0 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8003b98:	4b09      	ldr	r3, [pc, #36]	; (8003bc0 <HAL_RCC_OscConfig+0x248>)
 8003b9a:	2200      	movs	r2, #0
 8003b9c:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003b9e:	f7fe ffdb 	bl	8002b58 <HAL_GetTick>
 8003ba2:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003ba4:	e00e      	b.n	8003bc4 <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8003ba6:	f7fe ffd7 	bl	8002b58 <HAL_GetTick>
 8003baa:	4602      	mov	r2, r0
 8003bac:	693b      	ldr	r3, [r7, #16]
 8003bae:	1ad3      	subs	r3, r2, r3
 8003bb0:	2b02      	cmp	r3, #2
 8003bb2:	d907      	bls.n	8003bc4 <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8003bb4:	2303      	movs	r3, #3
 8003bb6:	e150      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
 8003bb8:	40023800 	.word	0x40023800
 8003bbc:	42470000 	.word	0x42470000
 8003bc0:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8003bc4:	4b88      	ldr	r3, [pc, #544]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003bc6:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8003bc8:	f003 0302 	and.w	r3, r3, #2
 8003bcc:	2b00      	cmp	r3, #0
 8003bce:	d1ea      	bne.n	8003ba6 <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	f003 0304 	and.w	r3, r3, #4
 8003bd8:	2b00      	cmp	r3, #0
 8003bda:	f000 8097 	beq.w	8003d0c <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8003bde:	2300      	movs	r3, #0
 8003be0:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8003be2:	4b81      	ldr	r3, [pc, #516]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003be4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003be6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003bea:	2b00      	cmp	r3, #0
 8003bec:	d10f      	bne.n	8003c0e <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8003bee:	2300      	movs	r3, #0
 8003bf0:	60bb      	str	r3, [r7, #8]
 8003bf2:	4b7d      	ldr	r3, [pc, #500]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003bf4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003bf6:	4a7c      	ldr	r2, [pc, #496]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003bf8:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8003bfc:	6413      	str	r3, [r2, #64]	; 0x40
 8003bfe:	4b7a      	ldr	r3, [pc, #488]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003c00:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003c02:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8003c06:	60bb      	str	r3, [r7, #8]
 8003c08:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8003c0a:	2301      	movs	r3, #1
 8003c0c:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c0e:	4b77      	ldr	r3, [pc, #476]	; (8003dec <HAL_RCC_OscConfig+0x474>)
 8003c10:	681b      	ldr	r3, [r3, #0]
 8003c12:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c16:	2b00      	cmp	r3, #0
 8003c18:	d118      	bne.n	8003c4c <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8003c1a:	4b74      	ldr	r3, [pc, #464]	; (8003dec <HAL_RCC_OscConfig+0x474>)
 8003c1c:	681b      	ldr	r3, [r3, #0]
 8003c1e:	4a73      	ldr	r2, [pc, #460]	; (8003dec <HAL_RCC_OscConfig+0x474>)
 8003c20:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003c24:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8003c26:	f7fe ff97 	bl	8002b58 <HAL_GetTick>
 8003c2a:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c2c:	e008      	b.n	8003c40 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8003c2e:	f7fe ff93 	bl	8002b58 <HAL_GetTick>
 8003c32:	4602      	mov	r2, r0
 8003c34:	693b      	ldr	r3, [r7, #16]
 8003c36:	1ad3      	subs	r3, r2, r3
 8003c38:	2b02      	cmp	r3, #2
 8003c3a:	d901      	bls.n	8003c40 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8003c3c:	2303      	movs	r3, #3
 8003c3e:	e10c      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8003c40:	4b6a      	ldr	r3, [pc, #424]	; (8003dec <HAL_RCC_OscConfig+0x474>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003c48:	2b00      	cmp	r3, #0
 8003c4a:	d0f0      	beq.n	8003c2e <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8003c4c:	687b      	ldr	r3, [r7, #4]
 8003c4e:	689b      	ldr	r3, [r3, #8]
 8003c50:	2b01      	cmp	r3, #1
 8003c52:	d106      	bne.n	8003c62 <HAL_RCC_OscConfig+0x2ea>
 8003c54:	4b64      	ldr	r3, [pc, #400]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003c56:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c58:	4a63      	ldr	r2, [pc, #396]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003c5a:	f043 0301 	orr.w	r3, r3, #1
 8003c5e:	6713      	str	r3, [r2, #112]	; 0x70
 8003c60:	e01c      	b.n	8003c9c <HAL_RCC_OscConfig+0x324>
 8003c62:	687b      	ldr	r3, [r7, #4]
 8003c64:	689b      	ldr	r3, [r3, #8]
 8003c66:	2b05      	cmp	r3, #5
 8003c68:	d10c      	bne.n	8003c84 <HAL_RCC_OscConfig+0x30c>
 8003c6a:	4b5f      	ldr	r3, [pc, #380]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003c6c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c6e:	4a5e      	ldr	r2, [pc, #376]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003c70:	f043 0304 	orr.w	r3, r3, #4
 8003c74:	6713      	str	r3, [r2, #112]	; 0x70
 8003c76:	4b5c      	ldr	r3, [pc, #368]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003c78:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c7a:	4a5b      	ldr	r2, [pc, #364]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003c7c:	f043 0301 	orr.w	r3, r3, #1
 8003c80:	6713      	str	r3, [r2, #112]	; 0x70
 8003c82:	e00b      	b.n	8003c9c <HAL_RCC_OscConfig+0x324>
 8003c84:	4b58      	ldr	r3, [pc, #352]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003c86:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c88:	4a57      	ldr	r2, [pc, #348]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003c8a:	f023 0301 	bic.w	r3, r3, #1
 8003c8e:	6713      	str	r3, [r2, #112]	; 0x70
 8003c90:	4b55      	ldr	r3, [pc, #340]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003c92:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003c94:	4a54      	ldr	r2, [pc, #336]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003c96:	f023 0304 	bic.w	r3, r3, #4
 8003c9a:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8003c9c:	687b      	ldr	r3, [r7, #4]
 8003c9e:	689b      	ldr	r3, [r3, #8]
 8003ca0:	2b00      	cmp	r3, #0
 8003ca2:	d015      	beq.n	8003cd0 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8003ca4:	f7fe ff58 	bl	8002b58 <HAL_GetTick>
 8003ca8:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003caa:	e00a      	b.n	8003cc2 <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cac:	f7fe ff54 	bl	8002b58 <HAL_GetTick>
 8003cb0:	4602      	mov	r2, r0
 8003cb2:	693b      	ldr	r3, [r7, #16]
 8003cb4:	1ad3      	subs	r3, r2, r3
 8003cb6:	f241 3288 	movw	r2, #5000	; 0x1388
 8003cba:	4293      	cmp	r3, r2
 8003cbc:	d901      	bls.n	8003cc2 <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003cbe:	2303      	movs	r3, #3
 8003cc0:	e0cb      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8003cc2:	4b49      	ldr	r3, [pc, #292]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003cc4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cc6:	f003 0302 	and.w	r3, r3, #2
 8003cca:	2b00      	cmp	r3, #0
 8003ccc:	d0ee      	beq.n	8003cac <HAL_RCC_OscConfig+0x334>
 8003cce:	e014      	b.n	8003cfa <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003cd0:	f7fe ff42 	bl	8002b58 <HAL_GetTick>
 8003cd4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cd6:	e00a      	b.n	8003cee <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003cd8:	f7fe ff3e 	bl	8002b58 <HAL_GetTick>
 8003cdc:	4602      	mov	r2, r0
 8003cde:	693b      	ldr	r3, [r7, #16]
 8003ce0:	1ad3      	subs	r3, r2, r3
 8003ce2:	f241 3288 	movw	r2, #5000	; 0x1388
 8003ce6:	4293      	cmp	r3, r2
 8003ce8:	d901      	bls.n	8003cee <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003cea:	2303      	movs	r3, #3
 8003cec:	e0b5      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003cee:	4b3e      	ldr	r3, [pc, #248]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003cf0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8003cf2:	f003 0302 	and.w	r3, r3, #2
 8003cf6:	2b00      	cmp	r3, #0
 8003cf8:	d1ee      	bne.n	8003cd8 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003cfa:	7dfb      	ldrb	r3, [r7, #23]
 8003cfc:	2b01      	cmp	r3, #1
 8003cfe:	d105      	bne.n	8003d0c <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003d00:	4b39      	ldr	r3, [pc, #228]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003d02:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003d04:	4a38      	ldr	r2, [pc, #224]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003d06:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003d0a:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003d0c:	687b      	ldr	r3, [r7, #4]
 8003d0e:	699b      	ldr	r3, [r3, #24]
 8003d10:	2b00      	cmp	r3, #0
 8003d12:	f000 80a1 	beq.w	8003e58 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8003d16:	4b34      	ldr	r3, [pc, #208]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003d18:	689b      	ldr	r3, [r3, #8]
 8003d1a:	f003 030c 	and.w	r3, r3, #12
 8003d1e:	2b08      	cmp	r3, #8
 8003d20:	d05c      	beq.n	8003ddc <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8003d22:	687b      	ldr	r3, [r7, #4]
 8003d24:	699b      	ldr	r3, [r3, #24]
 8003d26:	2b02      	cmp	r3, #2
 8003d28:	d141      	bne.n	8003dae <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003d2a:	4b31      	ldr	r3, [pc, #196]	; (8003df0 <HAL_RCC_OscConfig+0x478>)
 8003d2c:	2200      	movs	r2, #0
 8003d2e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d30:	f7fe ff12 	bl	8002b58 <HAL_GetTick>
 8003d34:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d36:	e008      	b.n	8003d4a <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d38:	f7fe ff0e 	bl	8002b58 <HAL_GetTick>
 8003d3c:	4602      	mov	r2, r0
 8003d3e:	693b      	ldr	r3, [r7, #16]
 8003d40:	1ad3      	subs	r3, r2, r3
 8003d42:	2b02      	cmp	r3, #2
 8003d44:	d901      	bls.n	8003d4a <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 8003d46:	2303      	movs	r3, #3
 8003d48:	e087      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003d4a:	4b27      	ldr	r3, [pc, #156]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003d4c:	681b      	ldr	r3, [r3, #0]
 8003d4e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003d52:	2b00      	cmp	r3, #0
 8003d54:	d1f0      	bne.n	8003d38 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	69da      	ldr	r2, [r3, #28]
 8003d5a:	687b      	ldr	r3, [r7, #4]
 8003d5c:	6a1b      	ldr	r3, [r3, #32]
 8003d5e:	431a      	orrs	r2, r3
 8003d60:	687b      	ldr	r3, [r7, #4]
 8003d62:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003d64:	019b      	lsls	r3, r3, #6
 8003d66:	431a      	orrs	r2, r3
 8003d68:	687b      	ldr	r3, [r7, #4]
 8003d6a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003d6c:	085b      	lsrs	r3, r3, #1
 8003d6e:	3b01      	subs	r3, #1
 8003d70:	041b      	lsls	r3, r3, #16
 8003d72:	431a      	orrs	r2, r3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003d78:	061b      	lsls	r3, r3, #24
 8003d7a:	491b      	ldr	r1, [pc, #108]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003d7c:	4313      	orrs	r3, r2
 8003d7e:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8003d80:	4b1b      	ldr	r3, [pc, #108]	; (8003df0 <HAL_RCC_OscConfig+0x478>)
 8003d82:	2201      	movs	r2, #1
 8003d84:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003d86:	f7fe fee7 	bl	8002b58 <HAL_GetTick>
 8003d8a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003d8c:	e008      	b.n	8003da0 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003d8e:	f7fe fee3 	bl	8002b58 <HAL_GetTick>
 8003d92:	4602      	mov	r2, r0
 8003d94:	693b      	ldr	r3, [r7, #16]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	2b02      	cmp	r3, #2
 8003d9a:	d901      	bls.n	8003da0 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 8003d9c:	2303      	movs	r3, #3
 8003d9e:	e05c      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003da0:	4b11      	ldr	r3, [pc, #68]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003da2:	681b      	ldr	r3, [r3, #0]
 8003da4:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003da8:	2b00      	cmp	r3, #0
 8003daa:	d0f0      	beq.n	8003d8e <HAL_RCC_OscConfig+0x416>
 8003dac:	e054      	b.n	8003e58 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003dae:	4b10      	ldr	r3, [pc, #64]	; (8003df0 <HAL_RCC_OscConfig+0x478>)
 8003db0:	2200      	movs	r2, #0
 8003db2:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003db4:	f7fe fed0 	bl	8002b58 <HAL_GetTick>
 8003db8:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dba:	e008      	b.n	8003dce <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003dbc:	f7fe fecc 	bl	8002b58 <HAL_GetTick>
 8003dc0:	4602      	mov	r2, r0
 8003dc2:	693b      	ldr	r3, [r7, #16]
 8003dc4:	1ad3      	subs	r3, r2, r3
 8003dc6:	2b02      	cmp	r3, #2
 8003dc8:	d901      	bls.n	8003dce <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003dca:	2303      	movs	r3, #3
 8003dcc:	e045      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003dce:	4b06      	ldr	r3, [pc, #24]	; (8003de8 <HAL_RCC_OscConfig+0x470>)
 8003dd0:	681b      	ldr	r3, [r3, #0]
 8003dd2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003dd6:	2b00      	cmp	r3, #0
 8003dd8:	d1f0      	bne.n	8003dbc <HAL_RCC_OscConfig+0x444>
 8003dda:	e03d      	b.n	8003e58 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003ddc:	687b      	ldr	r3, [r7, #4]
 8003dde:	699b      	ldr	r3, [r3, #24]
 8003de0:	2b01      	cmp	r3, #1
 8003de2:	d107      	bne.n	8003df4 <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 8003de4:	2301      	movs	r3, #1
 8003de6:	e038      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
 8003de8:	40023800 	.word	0x40023800
 8003dec:	40007000 	.word	0x40007000
 8003df0:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 8003df4:	4b1b      	ldr	r3, [pc, #108]	; (8003e64 <HAL_RCC_OscConfig+0x4ec>)
 8003df6:	685b      	ldr	r3, [r3, #4]
 8003df8:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003dfa:	687b      	ldr	r3, [r7, #4]
 8003dfc:	699b      	ldr	r3, [r3, #24]
 8003dfe:	2b01      	cmp	r3, #1
 8003e00:	d028      	beq.n	8003e54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e02:	68fb      	ldr	r3, [r7, #12]
 8003e04:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003e08:	687b      	ldr	r3, [r7, #4]
 8003e0a:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003e0c:	429a      	cmp	r2, r3
 8003e0e:	d121      	bne.n	8003e54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e10:	68fb      	ldr	r3, [r7, #12]
 8003e12:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 8003e16:	687b      	ldr	r3, [r7, #4]
 8003e18:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003e1a:	429a      	cmp	r2, r3
 8003e1c:	d11a      	bne.n	8003e54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e1e:	68fa      	ldr	r2, [r7, #12]
 8003e20:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 8003e24:	4013      	ands	r3, r2
 8003e26:	687a      	ldr	r2, [r7, #4]
 8003e28:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003e2a:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003e2c:	4293      	cmp	r3, r2
 8003e2e:	d111      	bne.n	8003e54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e30:	68fb      	ldr	r3, [r7, #12]
 8003e32:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 8003e36:	687b      	ldr	r3, [r7, #4]
 8003e38:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003e3a:	085b      	lsrs	r3, r3, #1
 8003e3c:	3b01      	subs	r3, #1
 8003e3e:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003e40:	429a      	cmp	r2, r3
 8003e42:	d107      	bne.n	8003e54 <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003e4a:	687b      	ldr	r3, [r7, #4]
 8003e4c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003e4e:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003e50:	429a      	cmp	r2, r3
 8003e52:	d001      	beq.n	8003e58 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 8003e54:	2301      	movs	r3, #1
 8003e56:	e000      	b.n	8003e5a <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 8003e58:	2300      	movs	r3, #0
}
 8003e5a:	4618      	mov	r0, r3
 8003e5c:	3718      	adds	r7, #24
 8003e5e:	46bd      	mov	sp, r7
 8003e60:	bd80      	pop	{r7, pc}
 8003e62:	bf00      	nop
 8003e64:	40023800 	.word	0x40023800

08003e68 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8003e68:	b580      	push	{r7, lr}
 8003e6a:	b084      	sub	sp, #16
 8003e6c:	af00      	add	r7, sp, #0
 8003e6e:	6078      	str	r0, [r7, #4]
 8003e70:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8003e72:	687b      	ldr	r3, [r7, #4]
 8003e74:	2b00      	cmp	r3, #0
 8003e76:	d101      	bne.n	8003e7c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8003e78:	2301      	movs	r3, #1
 8003e7a:	e0cc      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8003e7c:	4b68      	ldr	r3, [pc, #416]	; (8004020 <HAL_RCC_ClockConfig+0x1b8>)
 8003e7e:	681b      	ldr	r3, [r3, #0]
 8003e80:	f003 0307 	and.w	r3, r3, #7
 8003e84:	683a      	ldr	r2, [r7, #0]
 8003e86:	429a      	cmp	r2, r3
 8003e88:	d90c      	bls.n	8003ea4 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003e8a:	4b65      	ldr	r3, [pc, #404]	; (8004020 <HAL_RCC_ClockConfig+0x1b8>)
 8003e8c:	683a      	ldr	r2, [r7, #0]
 8003e8e:	b2d2      	uxtb	r2, r2
 8003e90:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003e92:	4b63      	ldr	r3, [pc, #396]	; (8004020 <HAL_RCC_ClockConfig+0x1b8>)
 8003e94:	681b      	ldr	r3, [r3, #0]
 8003e96:	f003 0307 	and.w	r3, r3, #7
 8003e9a:	683a      	ldr	r2, [r7, #0]
 8003e9c:	429a      	cmp	r2, r3
 8003e9e:	d001      	beq.n	8003ea4 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 8003ea0:	2301      	movs	r3, #1
 8003ea2:	e0b8      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8003ea4:	687b      	ldr	r3, [r7, #4]
 8003ea6:	681b      	ldr	r3, [r3, #0]
 8003ea8:	f003 0302 	and.w	r3, r3, #2
 8003eac:	2b00      	cmp	r3, #0
 8003eae:	d020      	beq.n	8003ef2 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003eb0:	687b      	ldr	r3, [r7, #4]
 8003eb2:	681b      	ldr	r3, [r3, #0]
 8003eb4:	f003 0304 	and.w	r3, r3, #4
 8003eb8:	2b00      	cmp	r3, #0
 8003eba:	d005      	beq.n	8003ec8 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003ebc:	4b59      	ldr	r3, [pc, #356]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003ebe:	689b      	ldr	r3, [r3, #8]
 8003ec0:	4a58      	ldr	r2, [pc, #352]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003ec2:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 8003ec6:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003ec8:	687b      	ldr	r3, [r7, #4]
 8003eca:	681b      	ldr	r3, [r3, #0]
 8003ecc:	f003 0308 	and.w	r3, r3, #8
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d005      	beq.n	8003ee0 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 8003ed4:	4b53      	ldr	r3, [pc, #332]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003ed6:	689b      	ldr	r3, [r3, #8]
 8003ed8:	4a52      	ldr	r2, [pc, #328]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003eda:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003ede:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003ee0:	4b50      	ldr	r3, [pc, #320]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003ee2:	689b      	ldr	r3, [r3, #8]
 8003ee4:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003ee8:	687b      	ldr	r3, [r7, #4]
 8003eea:	689b      	ldr	r3, [r3, #8]
 8003eec:	494d      	ldr	r1, [pc, #308]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003eee:	4313      	orrs	r3, r2
 8003ef0:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8003ef2:	687b      	ldr	r3, [r7, #4]
 8003ef4:	681b      	ldr	r3, [r3, #0]
 8003ef6:	f003 0301 	and.w	r3, r3, #1
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d044      	beq.n	8003f88 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003efe:	687b      	ldr	r3, [r7, #4]
 8003f00:	685b      	ldr	r3, [r3, #4]
 8003f02:	2b01      	cmp	r3, #1
 8003f04:	d107      	bne.n	8003f16 <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8003f06:	4b47      	ldr	r3, [pc, #284]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003f08:	681b      	ldr	r3, [r3, #0]
 8003f0a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f0e:	2b00      	cmp	r3, #0
 8003f10:	d119      	bne.n	8003f46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f12:	2301      	movs	r3, #1
 8003f14:	e07f      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	685b      	ldr	r3, [r3, #4]
 8003f1a:	2b02      	cmp	r3, #2
 8003f1c:	d003      	beq.n	8003f26 <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8003f22:	2b03      	cmp	r3, #3
 8003f24:	d107      	bne.n	8003f36 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8003f26:	4b3f      	ldr	r3, [pc, #252]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003f28:	681b      	ldr	r3, [r3, #0]
 8003f2a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003f2e:	2b00      	cmp	r3, #0
 8003f30:	d109      	bne.n	8003f46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f32:	2301      	movs	r3, #1
 8003f34:	e06f      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8003f36:	4b3b      	ldr	r3, [pc, #236]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003f38:	681b      	ldr	r3, [r3, #0]
 8003f3a:	f003 0302 	and.w	r3, r3, #2
 8003f3e:	2b00      	cmp	r3, #0
 8003f40:	d101      	bne.n	8003f46 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8003f42:	2301      	movs	r3, #1
 8003f44:	e067      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8003f46:	4b37      	ldr	r3, [pc, #220]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003f48:	689b      	ldr	r3, [r3, #8]
 8003f4a:	f023 0203 	bic.w	r2, r3, #3
 8003f4e:	687b      	ldr	r3, [r7, #4]
 8003f50:	685b      	ldr	r3, [r3, #4]
 8003f52:	4934      	ldr	r1, [pc, #208]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003f54:	4313      	orrs	r3, r2
 8003f56:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8003f58:	f7fe fdfe 	bl	8002b58 <HAL_GetTick>
 8003f5c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f5e:	e00a      	b.n	8003f76 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8003f60:	f7fe fdfa 	bl	8002b58 <HAL_GetTick>
 8003f64:	4602      	mov	r2, r0
 8003f66:	68fb      	ldr	r3, [r7, #12]
 8003f68:	1ad3      	subs	r3, r2, r3
 8003f6a:	f241 3288 	movw	r2, #5000	; 0x1388
 8003f6e:	4293      	cmp	r3, r2
 8003f70:	d901      	bls.n	8003f76 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8003f72:	2303      	movs	r3, #3
 8003f74:	e04f      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8003f76:	4b2b      	ldr	r3, [pc, #172]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003f78:	689b      	ldr	r3, [r3, #8]
 8003f7a:	f003 020c 	and.w	r2, r3, #12
 8003f7e:	687b      	ldr	r3, [r7, #4]
 8003f80:	685b      	ldr	r3, [r3, #4]
 8003f82:	009b      	lsls	r3, r3, #2
 8003f84:	429a      	cmp	r2, r3
 8003f86:	d1eb      	bne.n	8003f60 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8003f88:	4b25      	ldr	r3, [pc, #148]	; (8004020 <HAL_RCC_ClockConfig+0x1b8>)
 8003f8a:	681b      	ldr	r3, [r3, #0]
 8003f8c:	f003 0307 	and.w	r3, r3, #7
 8003f90:	683a      	ldr	r2, [r7, #0]
 8003f92:	429a      	cmp	r2, r3
 8003f94:	d20c      	bcs.n	8003fb0 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8003f96:	4b22      	ldr	r3, [pc, #136]	; (8004020 <HAL_RCC_ClockConfig+0x1b8>)
 8003f98:	683a      	ldr	r2, [r7, #0]
 8003f9a:	b2d2      	uxtb	r2, r2
 8003f9c:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8003f9e:	4b20      	ldr	r3, [pc, #128]	; (8004020 <HAL_RCC_ClockConfig+0x1b8>)
 8003fa0:	681b      	ldr	r3, [r3, #0]
 8003fa2:	f003 0307 	and.w	r3, r3, #7
 8003fa6:	683a      	ldr	r2, [r7, #0]
 8003fa8:	429a      	cmp	r2, r3
 8003faa:	d001      	beq.n	8003fb0 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 8003fac:	2301      	movs	r3, #1
 8003fae:	e032      	b.n	8004016 <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8003fb0:	687b      	ldr	r3, [r7, #4]
 8003fb2:	681b      	ldr	r3, [r3, #0]
 8003fb4:	f003 0304 	and.w	r3, r3, #4
 8003fb8:	2b00      	cmp	r3, #0
 8003fba:	d008      	beq.n	8003fce <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003fbc:	4b19      	ldr	r3, [pc, #100]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003fbe:	689b      	ldr	r3, [r3, #8]
 8003fc0:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 8003fc4:	687b      	ldr	r3, [r7, #4]
 8003fc6:	68db      	ldr	r3, [r3, #12]
 8003fc8:	4916      	ldr	r1, [pc, #88]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003fca:	4313      	orrs	r3, r2
 8003fcc:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003fce:	687b      	ldr	r3, [r7, #4]
 8003fd0:	681b      	ldr	r3, [r3, #0]
 8003fd2:	f003 0308 	and.w	r3, r3, #8
 8003fd6:	2b00      	cmp	r3, #0
 8003fd8:	d009      	beq.n	8003fee <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003fda:	4b12      	ldr	r3, [pc, #72]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003fdc:	689b      	ldr	r3, [r3, #8]
 8003fde:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 8003fe2:	687b      	ldr	r3, [r7, #4]
 8003fe4:	691b      	ldr	r3, [r3, #16]
 8003fe6:	00db      	lsls	r3, r3, #3
 8003fe8:	490e      	ldr	r1, [pc, #56]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003fea:	4313      	orrs	r3, r2
 8003fec:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003fee:	f000 f821 	bl	8004034 <HAL_RCC_GetSysClockFreq>
 8003ff2:	4602      	mov	r2, r0
 8003ff4:	4b0b      	ldr	r3, [pc, #44]	; (8004024 <HAL_RCC_ClockConfig+0x1bc>)
 8003ff6:	689b      	ldr	r3, [r3, #8]
 8003ff8:	091b      	lsrs	r3, r3, #4
 8003ffa:	f003 030f 	and.w	r3, r3, #15
 8003ffe:	490a      	ldr	r1, [pc, #40]	; (8004028 <HAL_RCC_ClockConfig+0x1c0>)
 8004000:	5ccb      	ldrb	r3, [r1, r3]
 8004002:	fa22 f303 	lsr.w	r3, r2, r3
 8004006:	4a09      	ldr	r2, [pc, #36]	; (800402c <HAL_RCC_ClockConfig+0x1c4>)
 8004008:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800400a:	4b09      	ldr	r3, [pc, #36]	; (8004030 <HAL_RCC_ClockConfig+0x1c8>)
 800400c:	681b      	ldr	r3, [r3, #0]
 800400e:	4618      	mov	r0, r3
 8004010:	f7fe fd5e 	bl	8002ad0 <HAL_InitTick>

  return HAL_OK;
 8004014:	2300      	movs	r3, #0
}
 8004016:	4618      	mov	r0, r3
 8004018:	3710      	adds	r7, #16
 800401a:	46bd      	mov	sp, r7
 800401c:	bd80      	pop	{r7, pc}
 800401e:	bf00      	nop
 8004020:	40023c00 	.word	0x40023c00
 8004024:	40023800 	.word	0x40023800
 8004028:	0800a640 	.word	0x0800a640
 800402c:	20000008 	.word	0x20000008
 8004030:	2000000c 	.word	0x2000000c

08004034 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004034:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004038:	b094      	sub	sp, #80	; 0x50
 800403a:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 800403c:	2300      	movs	r3, #0
 800403e:	647b      	str	r3, [r7, #68]	; 0x44
 8004040:	2300      	movs	r3, #0
 8004042:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004044:	2300      	movs	r3, #0
 8004046:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8004048:	2300      	movs	r3, #0
 800404a:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 800404c:	4b79      	ldr	r3, [pc, #484]	; (8004234 <HAL_RCC_GetSysClockFreq+0x200>)
 800404e:	689b      	ldr	r3, [r3, #8]
 8004050:	f003 030c 	and.w	r3, r3, #12
 8004054:	2b08      	cmp	r3, #8
 8004056:	d00d      	beq.n	8004074 <HAL_RCC_GetSysClockFreq+0x40>
 8004058:	2b08      	cmp	r3, #8
 800405a:	f200 80e1 	bhi.w	8004220 <HAL_RCC_GetSysClockFreq+0x1ec>
 800405e:	2b00      	cmp	r3, #0
 8004060:	d002      	beq.n	8004068 <HAL_RCC_GetSysClockFreq+0x34>
 8004062:	2b04      	cmp	r3, #4
 8004064:	d003      	beq.n	800406e <HAL_RCC_GetSysClockFreq+0x3a>
 8004066:	e0db      	b.n	8004220 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 8004068:	4b73      	ldr	r3, [pc, #460]	; (8004238 <HAL_RCC_GetSysClockFreq+0x204>)
 800406a:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 800406c:	e0db      	b.n	8004226 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 800406e:	4b73      	ldr	r3, [pc, #460]	; (800423c <HAL_RCC_GetSysClockFreq+0x208>)
 8004070:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004072:	e0d8      	b.n	8004226 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8004074:	4b6f      	ldr	r3, [pc, #444]	; (8004234 <HAL_RCC_GetSysClockFreq+0x200>)
 8004076:	685b      	ldr	r3, [r3, #4]
 8004078:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 800407c:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 800407e:	4b6d      	ldr	r3, [pc, #436]	; (8004234 <HAL_RCC_GetSysClockFreq+0x200>)
 8004080:	685b      	ldr	r3, [r3, #4]
 8004082:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8004086:	2b00      	cmp	r3, #0
 8004088:	d063      	beq.n	8004152 <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800408a:	4b6a      	ldr	r3, [pc, #424]	; (8004234 <HAL_RCC_GetSysClockFreq+0x200>)
 800408c:	685b      	ldr	r3, [r3, #4]
 800408e:	099b      	lsrs	r3, r3, #6
 8004090:	2200      	movs	r2, #0
 8004092:	63bb      	str	r3, [r7, #56]	; 0x38
 8004094:	63fa      	str	r2, [r7, #60]	; 0x3c
 8004096:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004098:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800409c:	633b      	str	r3, [r7, #48]	; 0x30
 800409e:	2300      	movs	r3, #0
 80040a0:	637b      	str	r3, [r7, #52]	; 0x34
 80040a2:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80040a6:	4622      	mov	r2, r4
 80040a8:	462b      	mov	r3, r5
 80040aa:	f04f 0000 	mov.w	r0, #0
 80040ae:	f04f 0100 	mov.w	r1, #0
 80040b2:	0159      	lsls	r1, r3, #5
 80040b4:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80040b8:	0150      	lsls	r0, r2, #5
 80040ba:	4602      	mov	r2, r0
 80040bc:	460b      	mov	r3, r1
 80040be:	4621      	mov	r1, r4
 80040c0:	1a51      	subs	r1, r2, r1
 80040c2:	6139      	str	r1, [r7, #16]
 80040c4:	4629      	mov	r1, r5
 80040c6:	eb63 0301 	sbc.w	r3, r3, r1
 80040ca:	617b      	str	r3, [r7, #20]
 80040cc:	f04f 0200 	mov.w	r2, #0
 80040d0:	f04f 0300 	mov.w	r3, #0
 80040d4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80040d8:	4659      	mov	r1, fp
 80040da:	018b      	lsls	r3, r1, #6
 80040dc:	4651      	mov	r1, sl
 80040de:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 80040e2:	4651      	mov	r1, sl
 80040e4:	018a      	lsls	r2, r1, #6
 80040e6:	4651      	mov	r1, sl
 80040e8:	ebb2 0801 	subs.w	r8, r2, r1
 80040ec:	4659      	mov	r1, fp
 80040ee:	eb63 0901 	sbc.w	r9, r3, r1
 80040f2:	f04f 0200 	mov.w	r2, #0
 80040f6:	f04f 0300 	mov.w	r3, #0
 80040fa:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 80040fe:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004102:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004106:	4690      	mov	r8, r2
 8004108:	4699      	mov	r9, r3
 800410a:	4623      	mov	r3, r4
 800410c:	eb18 0303 	adds.w	r3, r8, r3
 8004110:	60bb      	str	r3, [r7, #8]
 8004112:	462b      	mov	r3, r5
 8004114:	eb49 0303 	adc.w	r3, r9, r3
 8004118:	60fb      	str	r3, [r7, #12]
 800411a:	f04f 0200 	mov.w	r2, #0
 800411e:	f04f 0300 	mov.w	r3, #0
 8004122:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 8004126:	4629      	mov	r1, r5
 8004128:	024b      	lsls	r3, r1, #9
 800412a:	4621      	mov	r1, r4
 800412c:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8004130:	4621      	mov	r1, r4
 8004132:	024a      	lsls	r2, r1, #9
 8004134:	4610      	mov	r0, r2
 8004136:	4619      	mov	r1, r3
 8004138:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 800413a:	2200      	movs	r2, #0
 800413c:	62bb      	str	r3, [r7, #40]	; 0x28
 800413e:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004140:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 8004144:	f7fc fda8 	bl	8000c98 <__aeabi_uldivmod>
 8004148:	4602      	mov	r2, r0
 800414a:	460b      	mov	r3, r1
 800414c:	4613      	mov	r3, r2
 800414e:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004150:	e058      	b.n	8004204 <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8004152:	4b38      	ldr	r3, [pc, #224]	; (8004234 <HAL_RCC_GetSysClockFreq+0x200>)
 8004154:	685b      	ldr	r3, [r3, #4]
 8004156:	099b      	lsrs	r3, r3, #6
 8004158:	2200      	movs	r2, #0
 800415a:	4618      	mov	r0, r3
 800415c:	4611      	mov	r1, r2
 800415e:	f3c0 0308 	ubfx	r3, r0, #0, #9
 8004162:	623b      	str	r3, [r7, #32]
 8004164:	2300      	movs	r3, #0
 8004166:	627b      	str	r3, [r7, #36]	; 0x24
 8004168:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 800416c:	4642      	mov	r2, r8
 800416e:	464b      	mov	r3, r9
 8004170:	f04f 0000 	mov.w	r0, #0
 8004174:	f04f 0100 	mov.w	r1, #0
 8004178:	0159      	lsls	r1, r3, #5
 800417a:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 800417e:	0150      	lsls	r0, r2, #5
 8004180:	4602      	mov	r2, r0
 8004182:	460b      	mov	r3, r1
 8004184:	4641      	mov	r1, r8
 8004186:	ebb2 0a01 	subs.w	sl, r2, r1
 800418a:	4649      	mov	r1, r9
 800418c:	eb63 0b01 	sbc.w	fp, r3, r1
 8004190:	f04f 0200 	mov.w	r2, #0
 8004194:	f04f 0300 	mov.w	r3, #0
 8004198:	ea4f 138b 	mov.w	r3, fp, lsl #6
 800419c:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80041a0:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80041a4:	ebb2 040a 	subs.w	r4, r2, sl
 80041a8:	eb63 050b 	sbc.w	r5, r3, fp
 80041ac:	f04f 0200 	mov.w	r2, #0
 80041b0:	f04f 0300 	mov.w	r3, #0
 80041b4:	00eb      	lsls	r3, r5, #3
 80041b6:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 80041ba:	00e2      	lsls	r2, r4, #3
 80041bc:	4614      	mov	r4, r2
 80041be:	461d      	mov	r5, r3
 80041c0:	4643      	mov	r3, r8
 80041c2:	18e3      	adds	r3, r4, r3
 80041c4:	603b      	str	r3, [r7, #0]
 80041c6:	464b      	mov	r3, r9
 80041c8:	eb45 0303 	adc.w	r3, r5, r3
 80041cc:	607b      	str	r3, [r7, #4]
 80041ce:	f04f 0200 	mov.w	r2, #0
 80041d2:	f04f 0300 	mov.w	r3, #0
 80041d6:	e9d7 4500 	ldrd	r4, r5, [r7]
 80041da:	4629      	mov	r1, r5
 80041dc:	028b      	lsls	r3, r1, #10
 80041de:	4621      	mov	r1, r4
 80041e0:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 80041e4:	4621      	mov	r1, r4
 80041e6:	028a      	lsls	r2, r1, #10
 80041e8:	4610      	mov	r0, r2
 80041ea:	4619      	mov	r1, r3
 80041ec:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80041ee:	2200      	movs	r2, #0
 80041f0:	61bb      	str	r3, [r7, #24]
 80041f2:	61fa      	str	r2, [r7, #28]
 80041f4:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80041f8:	f7fc fd4e 	bl	8000c98 <__aeabi_uldivmod>
 80041fc:	4602      	mov	r2, r0
 80041fe:	460b      	mov	r3, r1
 8004200:	4613      	mov	r3, r2
 8004202:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8004204:	4b0b      	ldr	r3, [pc, #44]	; (8004234 <HAL_RCC_GetSysClockFreq+0x200>)
 8004206:	685b      	ldr	r3, [r3, #4]
 8004208:	0c1b      	lsrs	r3, r3, #16
 800420a:	f003 0303 	and.w	r3, r3, #3
 800420e:	3301      	adds	r3, #1
 8004210:	005b      	lsls	r3, r3, #1
 8004212:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 8004214:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004216:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004218:	fbb2 f3f3 	udiv	r3, r2, r3
 800421c:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800421e:	e002      	b.n	8004226 <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8004220:	4b05      	ldr	r3, [pc, #20]	; (8004238 <HAL_RCC_GetSysClockFreq+0x204>)
 8004222:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8004224:	bf00      	nop
    }
  }
  return sysclockfreq;
 8004226:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8004228:	4618      	mov	r0, r3
 800422a:	3750      	adds	r7, #80	; 0x50
 800422c:	46bd      	mov	sp, r7
 800422e:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004232:	bf00      	nop
 8004234:	40023800 	.word	0x40023800
 8004238:	00f42400 	.word	0x00f42400
 800423c:	007a1200 	.word	0x007a1200

08004240 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8004240:	b480      	push	{r7}
 8004242:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004244:	4b03      	ldr	r3, [pc, #12]	; (8004254 <HAL_RCC_GetHCLKFreq+0x14>)
 8004246:	681b      	ldr	r3, [r3, #0]
}
 8004248:	4618      	mov	r0, r3
 800424a:	46bd      	mov	sp, r7
 800424c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004250:	4770      	bx	lr
 8004252:	bf00      	nop
 8004254:	20000008 	.word	0x20000008

08004258 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004258:	b580      	push	{r7, lr}
 800425a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 800425c:	f7ff fff0 	bl	8004240 <HAL_RCC_GetHCLKFreq>
 8004260:	4602      	mov	r2, r0
 8004262:	4b05      	ldr	r3, [pc, #20]	; (8004278 <HAL_RCC_GetPCLK1Freq+0x20>)
 8004264:	689b      	ldr	r3, [r3, #8]
 8004266:	0a9b      	lsrs	r3, r3, #10
 8004268:	f003 0307 	and.w	r3, r3, #7
 800426c:	4903      	ldr	r1, [pc, #12]	; (800427c <HAL_RCC_GetPCLK1Freq+0x24>)
 800426e:	5ccb      	ldrb	r3, [r1, r3]
 8004270:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004274:	4618      	mov	r0, r3
 8004276:	bd80      	pop	{r7, pc}
 8004278:	40023800 	.word	0x40023800
 800427c:	0800a650 	.word	0x0800a650

08004280 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004280:	b580      	push	{r7, lr}
 8004282:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 8004284:	f7ff ffdc 	bl	8004240 <HAL_RCC_GetHCLKFreq>
 8004288:	4602      	mov	r2, r0
 800428a:	4b05      	ldr	r3, [pc, #20]	; (80042a0 <HAL_RCC_GetPCLK2Freq+0x20>)
 800428c:	689b      	ldr	r3, [r3, #8]
 800428e:	0b5b      	lsrs	r3, r3, #13
 8004290:	f003 0307 	and.w	r3, r3, #7
 8004294:	4903      	ldr	r1, [pc, #12]	; (80042a4 <HAL_RCC_GetPCLK2Freq+0x24>)
 8004296:	5ccb      	ldrb	r3, [r1, r3]
 8004298:	fa22 f303 	lsr.w	r3, r2, r3
}
 800429c:	4618      	mov	r0, r3
 800429e:	bd80      	pop	{r7, pc}
 80042a0:	40023800 	.word	0x40023800
 80042a4:	0800a650 	.word	0x0800a650

080042a8 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80042a8:	b580      	push	{r7, lr}
 80042aa:	b082      	sub	sp, #8
 80042ac:	af00      	add	r7, sp, #0
 80042ae:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80042b0:	687b      	ldr	r3, [r7, #4]
 80042b2:	2b00      	cmp	r3, #0
 80042b4:	d101      	bne.n	80042ba <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 80042b6:	2301      	movs	r3, #1
 80042b8:	e03f      	b.n	800433a <HAL_UART_Init+0x92>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 80042ba:	687b      	ldr	r3, [r7, #4]
 80042bc:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80042c0:	b2db      	uxtb	r3, r3
 80042c2:	2b00      	cmp	r3, #0
 80042c4:	d106      	bne.n	80042d4 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2200      	movs	r2, #0
 80042ca:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 80042ce:	6878      	ldr	r0, [r7, #4]
 80042d0:	f7fe fa68 	bl	80027a4 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	2224      	movs	r2, #36	; 0x24
 80042d8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 80042dc:	687b      	ldr	r3, [r7, #4]
 80042de:	681b      	ldr	r3, [r3, #0]
 80042e0:	68da      	ldr	r2, [r3, #12]
 80042e2:	687b      	ldr	r3, [r7, #4]
 80042e4:	681b      	ldr	r3, [r3, #0]
 80042e6:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 80042ea:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 80042ec:	6878      	ldr	r0, [r7, #4]
 80042ee:	f000 f829 	bl	8004344 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80042f2:	687b      	ldr	r3, [r7, #4]
 80042f4:	681b      	ldr	r3, [r3, #0]
 80042f6:	691a      	ldr	r2, [r3, #16]
 80042f8:	687b      	ldr	r3, [r7, #4]
 80042fa:	681b      	ldr	r3, [r3, #0]
 80042fc:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 8004300:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 8004302:	687b      	ldr	r3, [r7, #4]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	695a      	ldr	r2, [r3, #20]
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	681b      	ldr	r3, [r3, #0]
 800430c:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 8004310:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 8004312:	687b      	ldr	r3, [r7, #4]
 8004314:	681b      	ldr	r3, [r3, #0]
 8004316:	68da      	ldr	r2, [r3, #12]
 8004318:	687b      	ldr	r3, [r7, #4]
 800431a:	681b      	ldr	r3, [r3, #0]
 800431c:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 8004320:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004322:	687b      	ldr	r3, [r7, #4]
 8004324:	2200      	movs	r2, #0
 8004326:	641a      	str	r2, [r3, #64]	; 0x40
  huart->gState = HAL_UART_STATE_READY;
 8004328:	687b      	ldr	r3, [r7, #4]
 800432a:	2220      	movs	r2, #32
 800432c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
  huart->RxState = HAL_UART_STATE_READY;
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	2220      	movs	r2, #32
 8004334:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e

  return HAL_OK;
 8004338:	2300      	movs	r3, #0
}
 800433a:	4618      	mov	r0, r3
 800433c:	3708      	adds	r7, #8
 800433e:	46bd      	mov	sp, r7
 8004340:	bd80      	pop	{r7, pc}
	...

08004344 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8004344:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8004348:	b0c0      	sub	sp, #256	; 0x100
 800434a:	af00      	add	r7, sp, #0
 800434c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8004350:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004354:	681b      	ldr	r3, [r3, #0]
 8004356:	691b      	ldr	r3, [r3, #16]
 8004358:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800435c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004360:	68d9      	ldr	r1, [r3, #12]
 8004362:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004366:	681a      	ldr	r2, [r3, #0]
 8004368:	ea40 0301 	orr.w	r3, r0, r1
 800436c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800436e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004372:	689a      	ldr	r2, [r3, #8]
 8004374:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004378:	691b      	ldr	r3, [r3, #16]
 800437a:	431a      	orrs	r2, r3
 800437c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004380:	695b      	ldr	r3, [r3, #20]
 8004382:	431a      	orrs	r2, r3
 8004384:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004388:	69db      	ldr	r3, [r3, #28]
 800438a:	4313      	orrs	r3, r2
 800438c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8004390:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004394:	681b      	ldr	r3, [r3, #0]
 8004396:	68db      	ldr	r3, [r3, #12]
 8004398:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800439c:	f021 010c 	bic.w	r1, r1, #12
 80043a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043a4:	681a      	ldr	r2, [r3, #0]
 80043a6:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 80043aa:	430b      	orrs	r3, r1
 80043ac:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 80043ae:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	695b      	ldr	r3, [r3, #20]
 80043b6:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 80043ba:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043be:	6999      	ldr	r1, [r3, #24]
 80043c0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043c4:	681a      	ldr	r2, [r3, #0]
 80043c6:	ea40 0301 	orr.w	r3, r0, r1
 80043ca:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80043cc:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043d0:	681a      	ldr	r2, [r3, #0]
 80043d2:	4b8f      	ldr	r3, [pc, #572]	; (8004610 <UART_SetConfig+0x2cc>)
 80043d4:	429a      	cmp	r2, r3
 80043d6:	d005      	beq.n	80043e4 <UART_SetConfig+0xa0>
 80043d8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043dc:	681a      	ldr	r2, [r3, #0]
 80043de:	4b8d      	ldr	r3, [pc, #564]	; (8004614 <UART_SetConfig+0x2d0>)
 80043e0:	429a      	cmp	r2, r3
 80043e2:	d104      	bne.n	80043ee <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80043e4:	f7ff ff4c 	bl	8004280 <HAL_RCC_GetPCLK2Freq>
 80043e8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80043ec:	e003      	b.n	80043f6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80043ee:	f7ff ff33 	bl	8004258 <HAL_RCC_GetPCLK1Freq>
 80043f2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80043f6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80043fa:	69db      	ldr	r3, [r3, #28]
 80043fc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8004400:	f040 810c 	bne.w	800461c <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 8004404:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004408:	2200      	movs	r2, #0
 800440a:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 800440e:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 8004412:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 8004416:	4622      	mov	r2, r4
 8004418:	462b      	mov	r3, r5
 800441a:	1891      	adds	r1, r2, r2
 800441c:	65b9      	str	r1, [r7, #88]	; 0x58
 800441e:	415b      	adcs	r3, r3
 8004420:	65fb      	str	r3, [r7, #92]	; 0x5c
 8004422:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8004426:	4621      	mov	r1, r4
 8004428:	eb12 0801 	adds.w	r8, r2, r1
 800442c:	4629      	mov	r1, r5
 800442e:	eb43 0901 	adc.w	r9, r3, r1
 8004432:	f04f 0200 	mov.w	r2, #0
 8004436:	f04f 0300 	mov.w	r3, #0
 800443a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800443e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8004442:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8004446:	4690      	mov	r8, r2
 8004448:	4699      	mov	r9, r3
 800444a:	4623      	mov	r3, r4
 800444c:	eb18 0303 	adds.w	r3, r8, r3
 8004450:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8004454:	462b      	mov	r3, r5
 8004456:	eb49 0303 	adc.w	r3, r9, r3
 800445a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800445e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004462:	685b      	ldr	r3, [r3, #4]
 8004464:	2200      	movs	r2, #0
 8004466:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800446a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800446e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8004472:	460b      	mov	r3, r1
 8004474:	18db      	adds	r3, r3, r3
 8004476:	653b      	str	r3, [r7, #80]	; 0x50
 8004478:	4613      	mov	r3, r2
 800447a:	eb42 0303 	adc.w	r3, r2, r3
 800447e:	657b      	str	r3, [r7, #84]	; 0x54
 8004480:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8004484:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8004488:	f7fc fc06 	bl	8000c98 <__aeabi_uldivmod>
 800448c:	4602      	mov	r2, r0
 800448e:	460b      	mov	r3, r1
 8004490:	4b61      	ldr	r3, [pc, #388]	; (8004618 <UART_SetConfig+0x2d4>)
 8004492:	fba3 2302 	umull	r2, r3, r3, r2
 8004496:	095b      	lsrs	r3, r3, #5
 8004498:	011c      	lsls	r4, r3, #4
 800449a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800449e:	2200      	movs	r2, #0
 80044a0:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 80044a4:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 80044a8:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 80044ac:	4642      	mov	r2, r8
 80044ae:	464b      	mov	r3, r9
 80044b0:	1891      	adds	r1, r2, r2
 80044b2:	64b9      	str	r1, [r7, #72]	; 0x48
 80044b4:	415b      	adcs	r3, r3
 80044b6:	64fb      	str	r3, [r7, #76]	; 0x4c
 80044b8:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 80044bc:	4641      	mov	r1, r8
 80044be:	eb12 0a01 	adds.w	sl, r2, r1
 80044c2:	4649      	mov	r1, r9
 80044c4:	eb43 0b01 	adc.w	fp, r3, r1
 80044c8:	f04f 0200 	mov.w	r2, #0
 80044cc:	f04f 0300 	mov.w	r3, #0
 80044d0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80044d4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80044d8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80044dc:	4692      	mov	sl, r2
 80044de:	469b      	mov	fp, r3
 80044e0:	4643      	mov	r3, r8
 80044e2:	eb1a 0303 	adds.w	r3, sl, r3
 80044e6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80044ea:	464b      	mov	r3, r9
 80044ec:	eb4b 0303 	adc.w	r3, fp, r3
 80044f0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80044f4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80044f8:	685b      	ldr	r3, [r3, #4]
 80044fa:	2200      	movs	r2, #0
 80044fc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004500:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 8004504:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 8004508:	460b      	mov	r3, r1
 800450a:	18db      	adds	r3, r3, r3
 800450c:	643b      	str	r3, [r7, #64]	; 0x40
 800450e:	4613      	mov	r3, r2
 8004510:	eb42 0303 	adc.w	r3, r2, r3
 8004514:	647b      	str	r3, [r7, #68]	; 0x44
 8004516:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 800451a:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 800451e:	f7fc fbbb 	bl	8000c98 <__aeabi_uldivmod>
 8004522:	4602      	mov	r2, r0
 8004524:	460b      	mov	r3, r1
 8004526:	4611      	mov	r1, r2
 8004528:	4b3b      	ldr	r3, [pc, #236]	; (8004618 <UART_SetConfig+0x2d4>)
 800452a:	fba3 2301 	umull	r2, r3, r3, r1
 800452e:	095b      	lsrs	r3, r3, #5
 8004530:	2264      	movs	r2, #100	; 0x64
 8004532:	fb02 f303 	mul.w	r3, r2, r3
 8004536:	1acb      	subs	r3, r1, r3
 8004538:	00db      	lsls	r3, r3, #3
 800453a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800453e:	4b36      	ldr	r3, [pc, #216]	; (8004618 <UART_SetConfig+0x2d4>)
 8004540:	fba3 2302 	umull	r2, r3, r3, r2
 8004544:	095b      	lsrs	r3, r3, #5
 8004546:	005b      	lsls	r3, r3, #1
 8004548:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800454c:	441c      	add	r4, r3
 800454e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004552:	2200      	movs	r2, #0
 8004554:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004558:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800455c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8004560:	4642      	mov	r2, r8
 8004562:	464b      	mov	r3, r9
 8004564:	1891      	adds	r1, r2, r2
 8004566:	63b9      	str	r1, [r7, #56]	; 0x38
 8004568:	415b      	adcs	r3, r3
 800456a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800456c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8004570:	4641      	mov	r1, r8
 8004572:	1851      	adds	r1, r2, r1
 8004574:	6339      	str	r1, [r7, #48]	; 0x30
 8004576:	4649      	mov	r1, r9
 8004578:	414b      	adcs	r3, r1
 800457a:	637b      	str	r3, [r7, #52]	; 0x34
 800457c:	f04f 0200 	mov.w	r2, #0
 8004580:	f04f 0300 	mov.w	r3, #0
 8004584:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8004588:	4659      	mov	r1, fp
 800458a:	00cb      	lsls	r3, r1, #3
 800458c:	4651      	mov	r1, sl
 800458e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8004592:	4651      	mov	r1, sl
 8004594:	00ca      	lsls	r2, r1, #3
 8004596:	4610      	mov	r0, r2
 8004598:	4619      	mov	r1, r3
 800459a:	4603      	mov	r3, r0
 800459c:	4642      	mov	r2, r8
 800459e:	189b      	adds	r3, r3, r2
 80045a0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80045a4:	464b      	mov	r3, r9
 80045a6:	460a      	mov	r2, r1
 80045a8:	eb42 0303 	adc.w	r3, r2, r3
 80045ac:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 80045b0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80045b4:	685b      	ldr	r3, [r3, #4]
 80045b6:	2200      	movs	r2, #0
 80045b8:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 80045bc:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80045c0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80045c4:	460b      	mov	r3, r1
 80045c6:	18db      	adds	r3, r3, r3
 80045c8:	62bb      	str	r3, [r7, #40]	; 0x28
 80045ca:	4613      	mov	r3, r2
 80045cc:	eb42 0303 	adc.w	r3, r2, r3
 80045d0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80045d2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80045d6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80045da:	f7fc fb5d 	bl	8000c98 <__aeabi_uldivmod>
 80045de:	4602      	mov	r2, r0
 80045e0:	460b      	mov	r3, r1
 80045e2:	4b0d      	ldr	r3, [pc, #52]	; (8004618 <UART_SetConfig+0x2d4>)
 80045e4:	fba3 1302 	umull	r1, r3, r3, r2
 80045e8:	095b      	lsrs	r3, r3, #5
 80045ea:	2164      	movs	r1, #100	; 0x64
 80045ec:	fb01 f303 	mul.w	r3, r1, r3
 80045f0:	1ad3      	subs	r3, r2, r3
 80045f2:	00db      	lsls	r3, r3, #3
 80045f4:	3332      	adds	r3, #50	; 0x32
 80045f6:	4a08      	ldr	r2, [pc, #32]	; (8004618 <UART_SetConfig+0x2d4>)
 80045f8:	fba2 2303 	umull	r2, r3, r2, r3
 80045fc:	095b      	lsrs	r3, r3, #5
 80045fe:	f003 0207 	and.w	r2, r3, #7
 8004602:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004606:	681b      	ldr	r3, [r3, #0]
 8004608:	4422      	add	r2, r4
 800460a:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 800460c:	e105      	b.n	800481a <UART_SetConfig+0x4d6>
 800460e:	bf00      	nop
 8004610:	40011000 	.word	0x40011000
 8004614:	40011400 	.word	0x40011400
 8004618:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 800461c:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004620:	2200      	movs	r2, #0
 8004622:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8004626:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800462a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800462e:	4642      	mov	r2, r8
 8004630:	464b      	mov	r3, r9
 8004632:	1891      	adds	r1, r2, r2
 8004634:	6239      	str	r1, [r7, #32]
 8004636:	415b      	adcs	r3, r3
 8004638:	627b      	str	r3, [r7, #36]	; 0x24
 800463a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800463e:	4641      	mov	r1, r8
 8004640:	1854      	adds	r4, r2, r1
 8004642:	4649      	mov	r1, r9
 8004644:	eb43 0501 	adc.w	r5, r3, r1
 8004648:	f04f 0200 	mov.w	r2, #0
 800464c:	f04f 0300 	mov.w	r3, #0
 8004650:	00eb      	lsls	r3, r5, #3
 8004652:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8004656:	00e2      	lsls	r2, r4, #3
 8004658:	4614      	mov	r4, r2
 800465a:	461d      	mov	r5, r3
 800465c:	4643      	mov	r3, r8
 800465e:	18e3      	adds	r3, r4, r3
 8004660:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8004664:	464b      	mov	r3, r9
 8004666:	eb45 0303 	adc.w	r3, r5, r3
 800466a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800466e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	2200      	movs	r2, #0
 8004676:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800467a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800467e:	f04f 0200 	mov.w	r2, #0
 8004682:	f04f 0300 	mov.w	r3, #0
 8004686:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800468a:	4629      	mov	r1, r5
 800468c:	008b      	lsls	r3, r1, #2
 800468e:	4621      	mov	r1, r4
 8004690:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004694:	4621      	mov	r1, r4
 8004696:	008a      	lsls	r2, r1, #2
 8004698:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800469c:	f7fc fafc 	bl	8000c98 <__aeabi_uldivmod>
 80046a0:	4602      	mov	r2, r0
 80046a2:	460b      	mov	r3, r1
 80046a4:	4b60      	ldr	r3, [pc, #384]	; (8004828 <UART_SetConfig+0x4e4>)
 80046a6:	fba3 2302 	umull	r2, r3, r3, r2
 80046aa:	095b      	lsrs	r3, r3, #5
 80046ac:	011c      	lsls	r4, r3, #4
 80046ae:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80046b2:	2200      	movs	r2, #0
 80046b4:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 80046b8:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 80046bc:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80046c0:	4642      	mov	r2, r8
 80046c2:	464b      	mov	r3, r9
 80046c4:	1891      	adds	r1, r2, r2
 80046c6:	61b9      	str	r1, [r7, #24]
 80046c8:	415b      	adcs	r3, r3
 80046ca:	61fb      	str	r3, [r7, #28]
 80046cc:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80046d0:	4641      	mov	r1, r8
 80046d2:	1851      	adds	r1, r2, r1
 80046d4:	6139      	str	r1, [r7, #16]
 80046d6:	4649      	mov	r1, r9
 80046d8:	414b      	adcs	r3, r1
 80046da:	617b      	str	r3, [r7, #20]
 80046dc:	f04f 0200 	mov.w	r2, #0
 80046e0:	f04f 0300 	mov.w	r3, #0
 80046e4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80046e8:	4659      	mov	r1, fp
 80046ea:	00cb      	lsls	r3, r1, #3
 80046ec:	4651      	mov	r1, sl
 80046ee:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80046f2:	4651      	mov	r1, sl
 80046f4:	00ca      	lsls	r2, r1, #3
 80046f6:	4610      	mov	r0, r2
 80046f8:	4619      	mov	r1, r3
 80046fa:	4603      	mov	r3, r0
 80046fc:	4642      	mov	r2, r8
 80046fe:	189b      	adds	r3, r3, r2
 8004700:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 8004704:	464b      	mov	r3, r9
 8004706:	460a      	mov	r2, r1
 8004708:	eb42 0303 	adc.w	r3, r2, r3
 800470c:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 8004710:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004714:	685b      	ldr	r3, [r3, #4]
 8004716:	2200      	movs	r2, #0
 8004718:	67bb      	str	r3, [r7, #120]	; 0x78
 800471a:	67fa      	str	r2, [r7, #124]	; 0x7c
 800471c:	f04f 0200 	mov.w	r2, #0
 8004720:	f04f 0300 	mov.w	r3, #0
 8004724:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8004728:	4649      	mov	r1, r9
 800472a:	008b      	lsls	r3, r1, #2
 800472c:	4641      	mov	r1, r8
 800472e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8004732:	4641      	mov	r1, r8
 8004734:	008a      	lsls	r2, r1, #2
 8004736:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800473a:	f7fc faad 	bl	8000c98 <__aeabi_uldivmod>
 800473e:	4602      	mov	r2, r0
 8004740:	460b      	mov	r3, r1
 8004742:	4b39      	ldr	r3, [pc, #228]	; (8004828 <UART_SetConfig+0x4e4>)
 8004744:	fba3 1302 	umull	r1, r3, r3, r2
 8004748:	095b      	lsrs	r3, r3, #5
 800474a:	2164      	movs	r1, #100	; 0x64
 800474c:	fb01 f303 	mul.w	r3, r1, r3
 8004750:	1ad3      	subs	r3, r2, r3
 8004752:	011b      	lsls	r3, r3, #4
 8004754:	3332      	adds	r3, #50	; 0x32
 8004756:	4a34      	ldr	r2, [pc, #208]	; (8004828 <UART_SetConfig+0x4e4>)
 8004758:	fba2 2303 	umull	r2, r3, r2, r3
 800475c:	095b      	lsrs	r3, r3, #5
 800475e:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004762:	441c      	add	r4, r3
 8004764:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8004768:	2200      	movs	r2, #0
 800476a:	673b      	str	r3, [r7, #112]	; 0x70
 800476c:	677a      	str	r2, [r7, #116]	; 0x74
 800476e:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8004772:	4642      	mov	r2, r8
 8004774:	464b      	mov	r3, r9
 8004776:	1891      	adds	r1, r2, r2
 8004778:	60b9      	str	r1, [r7, #8]
 800477a:	415b      	adcs	r3, r3
 800477c:	60fb      	str	r3, [r7, #12]
 800477e:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8004782:	4641      	mov	r1, r8
 8004784:	1851      	adds	r1, r2, r1
 8004786:	6039      	str	r1, [r7, #0]
 8004788:	4649      	mov	r1, r9
 800478a:	414b      	adcs	r3, r1
 800478c:	607b      	str	r3, [r7, #4]
 800478e:	f04f 0200 	mov.w	r2, #0
 8004792:	f04f 0300 	mov.w	r3, #0
 8004796:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800479a:	4659      	mov	r1, fp
 800479c:	00cb      	lsls	r3, r1, #3
 800479e:	4651      	mov	r1, sl
 80047a0:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80047a4:	4651      	mov	r1, sl
 80047a6:	00ca      	lsls	r2, r1, #3
 80047a8:	4610      	mov	r0, r2
 80047aa:	4619      	mov	r1, r3
 80047ac:	4603      	mov	r3, r0
 80047ae:	4642      	mov	r2, r8
 80047b0:	189b      	adds	r3, r3, r2
 80047b2:	66bb      	str	r3, [r7, #104]	; 0x68
 80047b4:	464b      	mov	r3, r9
 80047b6:	460a      	mov	r2, r1
 80047b8:	eb42 0303 	adc.w	r3, r2, r3
 80047bc:	66fb      	str	r3, [r7, #108]	; 0x6c
 80047be:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80047c2:	685b      	ldr	r3, [r3, #4]
 80047c4:	2200      	movs	r2, #0
 80047c6:	663b      	str	r3, [r7, #96]	; 0x60
 80047c8:	667a      	str	r2, [r7, #100]	; 0x64
 80047ca:	f04f 0200 	mov.w	r2, #0
 80047ce:	f04f 0300 	mov.w	r3, #0
 80047d2:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80047d6:	4649      	mov	r1, r9
 80047d8:	008b      	lsls	r3, r1, #2
 80047da:	4641      	mov	r1, r8
 80047dc:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80047e0:	4641      	mov	r1, r8
 80047e2:	008a      	lsls	r2, r1, #2
 80047e4:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80047e8:	f7fc fa56 	bl	8000c98 <__aeabi_uldivmod>
 80047ec:	4602      	mov	r2, r0
 80047ee:	460b      	mov	r3, r1
 80047f0:	4b0d      	ldr	r3, [pc, #52]	; (8004828 <UART_SetConfig+0x4e4>)
 80047f2:	fba3 1302 	umull	r1, r3, r3, r2
 80047f6:	095b      	lsrs	r3, r3, #5
 80047f8:	2164      	movs	r1, #100	; 0x64
 80047fa:	fb01 f303 	mul.w	r3, r1, r3
 80047fe:	1ad3      	subs	r3, r2, r3
 8004800:	011b      	lsls	r3, r3, #4
 8004802:	3332      	adds	r3, #50	; 0x32
 8004804:	4a08      	ldr	r2, [pc, #32]	; (8004828 <UART_SetConfig+0x4e4>)
 8004806:	fba2 2303 	umull	r2, r3, r2, r3
 800480a:	095b      	lsrs	r3, r3, #5
 800480c:	f003 020f 	and.w	r2, r3, #15
 8004810:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8004814:	681b      	ldr	r3, [r3, #0]
 8004816:	4422      	add	r2, r4
 8004818:	609a      	str	r2, [r3, #8]
}
 800481a:	bf00      	nop
 800481c:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8004820:	46bd      	mov	sp, r7
 8004822:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8004826:	bf00      	nop
 8004828:	51eb851f 	.word	0x51eb851f

0800482c <__errno>:
 800482c:	4b01      	ldr	r3, [pc, #4]	; (8004834 <__errno+0x8>)
 800482e:	6818      	ldr	r0, [r3, #0]
 8004830:	4770      	bx	lr
 8004832:	bf00      	nop
 8004834:	20000014 	.word	0x20000014

08004838 <__libc_init_array>:
 8004838:	b570      	push	{r4, r5, r6, lr}
 800483a:	4d0d      	ldr	r5, [pc, #52]	; (8004870 <__libc_init_array+0x38>)
 800483c:	4c0d      	ldr	r4, [pc, #52]	; (8004874 <__libc_init_array+0x3c>)
 800483e:	1b64      	subs	r4, r4, r5
 8004840:	10a4      	asrs	r4, r4, #2
 8004842:	2600      	movs	r6, #0
 8004844:	42a6      	cmp	r6, r4
 8004846:	d109      	bne.n	800485c <__libc_init_array+0x24>
 8004848:	4d0b      	ldr	r5, [pc, #44]	; (8004878 <__libc_init_array+0x40>)
 800484a:	4c0c      	ldr	r4, [pc, #48]	; (800487c <__libc_init_array+0x44>)
 800484c:	f004 fd06 	bl	800925c <_init>
 8004850:	1b64      	subs	r4, r4, r5
 8004852:	10a4      	asrs	r4, r4, #2
 8004854:	2600      	movs	r6, #0
 8004856:	42a6      	cmp	r6, r4
 8004858:	d105      	bne.n	8004866 <__libc_init_array+0x2e>
 800485a:	bd70      	pop	{r4, r5, r6, pc}
 800485c:	f855 3b04 	ldr.w	r3, [r5], #4
 8004860:	4798      	blx	r3
 8004862:	3601      	adds	r6, #1
 8004864:	e7ee      	b.n	8004844 <__libc_init_array+0xc>
 8004866:	f855 3b04 	ldr.w	r3, [r5], #4
 800486a:	4798      	blx	r3
 800486c:	3601      	adds	r6, #1
 800486e:	e7f2      	b.n	8004856 <__libc_init_array+0x1e>
 8004870:	0800ab60 	.word	0x0800ab60
 8004874:	0800ab60 	.word	0x0800ab60
 8004878:	0800ab60 	.word	0x0800ab60
 800487c:	0800ab64 	.word	0x0800ab64

08004880 <memcpy>:
 8004880:	440a      	add	r2, r1
 8004882:	4291      	cmp	r1, r2
 8004884:	f100 33ff 	add.w	r3, r0, #4294967295
 8004888:	d100      	bne.n	800488c <memcpy+0xc>
 800488a:	4770      	bx	lr
 800488c:	b510      	push	{r4, lr}
 800488e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8004892:	f803 4f01 	strb.w	r4, [r3, #1]!
 8004896:	4291      	cmp	r1, r2
 8004898:	d1f9      	bne.n	800488e <memcpy+0xe>
 800489a:	bd10      	pop	{r4, pc}

0800489c <memmove>:
 800489c:	4288      	cmp	r0, r1
 800489e:	b510      	push	{r4, lr}
 80048a0:	eb01 0402 	add.w	r4, r1, r2
 80048a4:	d902      	bls.n	80048ac <memmove+0x10>
 80048a6:	4284      	cmp	r4, r0
 80048a8:	4623      	mov	r3, r4
 80048aa:	d807      	bhi.n	80048bc <memmove+0x20>
 80048ac:	1e43      	subs	r3, r0, #1
 80048ae:	42a1      	cmp	r1, r4
 80048b0:	d008      	beq.n	80048c4 <memmove+0x28>
 80048b2:	f811 2b01 	ldrb.w	r2, [r1], #1
 80048b6:	f803 2f01 	strb.w	r2, [r3, #1]!
 80048ba:	e7f8      	b.n	80048ae <memmove+0x12>
 80048bc:	4402      	add	r2, r0
 80048be:	4601      	mov	r1, r0
 80048c0:	428a      	cmp	r2, r1
 80048c2:	d100      	bne.n	80048c6 <memmove+0x2a>
 80048c4:	bd10      	pop	{r4, pc}
 80048c6:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 80048ca:	f802 4d01 	strb.w	r4, [r2, #-1]!
 80048ce:	e7f7      	b.n	80048c0 <memmove+0x24>

080048d0 <memset>:
 80048d0:	4402      	add	r2, r0
 80048d2:	4603      	mov	r3, r0
 80048d4:	4293      	cmp	r3, r2
 80048d6:	d100      	bne.n	80048da <memset+0xa>
 80048d8:	4770      	bx	lr
 80048da:	f803 1b01 	strb.w	r1, [r3], #1
 80048de:	e7f9      	b.n	80048d4 <memset+0x4>

080048e0 <__cvt>:
 80048e0:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80048e4:	ec55 4b10 	vmov	r4, r5, d0
 80048e8:	2d00      	cmp	r5, #0
 80048ea:	460e      	mov	r6, r1
 80048ec:	4619      	mov	r1, r3
 80048ee:	462b      	mov	r3, r5
 80048f0:	bfbb      	ittet	lt
 80048f2:	f105 4300 	addlt.w	r3, r5, #2147483648	; 0x80000000
 80048f6:	461d      	movlt	r5, r3
 80048f8:	2300      	movge	r3, #0
 80048fa:	232d      	movlt	r3, #45	; 0x2d
 80048fc:	700b      	strb	r3, [r1, #0]
 80048fe:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8004900:	f8dd a030 	ldr.w	sl, [sp, #48]	; 0x30
 8004904:	4691      	mov	r9, r2
 8004906:	f023 0820 	bic.w	r8, r3, #32
 800490a:	bfbc      	itt	lt
 800490c:	4622      	movlt	r2, r4
 800490e:	4614      	movlt	r4, r2
 8004910:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 8004914:	d005      	beq.n	8004922 <__cvt+0x42>
 8004916:	f1b8 0f45 	cmp.w	r8, #69	; 0x45
 800491a:	d100      	bne.n	800491e <__cvt+0x3e>
 800491c:	3601      	adds	r6, #1
 800491e:	2102      	movs	r1, #2
 8004920:	e000      	b.n	8004924 <__cvt+0x44>
 8004922:	2103      	movs	r1, #3
 8004924:	ab03      	add	r3, sp, #12
 8004926:	9301      	str	r3, [sp, #4]
 8004928:	ab02      	add	r3, sp, #8
 800492a:	9300      	str	r3, [sp, #0]
 800492c:	ec45 4b10 	vmov	d0, r4, r5
 8004930:	4653      	mov	r3, sl
 8004932:	4632      	mov	r2, r6
 8004934:	f001 fe40 	bl	80065b8 <_dtoa_r>
 8004938:	f1b8 0f47 	cmp.w	r8, #71	; 0x47
 800493c:	4607      	mov	r7, r0
 800493e:	d102      	bne.n	8004946 <__cvt+0x66>
 8004940:	f019 0f01 	tst.w	r9, #1
 8004944:	d022      	beq.n	800498c <__cvt+0xac>
 8004946:	f1b8 0f46 	cmp.w	r8, #70	; 0x46
 800494a:	eb07 0906 	add.w	r9, r7, r6
 800494e:	d110      	bne.n	8004972 <__cvt+0x92>
 8004950:	783b      	ldrb	r3, [r7, #0]
 8004952:	2b30      	cmp	r3, #48	; 0x30
 8004954:	d10a      	bne.n	800496c <__cvt+0x8c>
 8004956:	2200      	movs	r2, #0
 8004958:	2300      	movs	r3, #0
 800495a:	4620      	mov	r0, r4
 800495c:	4629      	mov	r1, r5
 800495e:	f7fc f8bb 	bl	8000ad8 <__aeabi_dcmpeq>
 8004962:	b918      	cbnz	r0, 800496c <__cvt+0x8c>
 8004964:	f1c6 0601 	rsb	r6, r6, #1
 8004968:	f8ca 6000 	str.w	r6, [sl]
 800496c:	f8da 3000 	ldr.w	r3, [sl]
 8004970:	4499      	add	r9, r3
 8004972:	2200      	movs	r2, #0
 8004974:	2300      	movs	r3, #0
 8004976:	4620      	mov	r0, r4
 8004978:	4629      	mov	r1, r5
 800497a:	f7fc f8ad 	bl	8000ad8 <__aeabi_dcmpeq>
 800497e:	b108      	cbz	r0, 8004984 <__cvt+0xa4>
 8004980:	f8cd 900c 	str.w	r9, [sp, #12]
 8004984:	2230      	movs	r2, #48	; 0x30
 8004986:	9b03      	ldr	r3, [sp, #12]
 8004988:	454b      	cmp	r3, r9
 800498a:	d307      	bcc.n	800499c <__cvt+0xbc>
 800498c:	9b03      	ldr	r3, [sp, #12]
 800498e:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8004990:	1bdb      	subs	r3, r3, r7
 8004992:	4638      	mov	r0, r7
 8004994:	6013      	str	r3, [r2, #0]
 8004996:	b004      	add	sp, #16
 8004998:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800499c:	1c59      	adds	r1, r3, #1
 800499e:	9103      	str	r1, [sp, #12]
 80049a0:	701a      	strb	r2, [r3, #0]
 80049a2:	e7f0      	b.n	8004986 <__cvt+0xa6>

080049a4 <__exponent>:
 80049a4:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80049a6:	4603      	mov	r3, r0
 80049a8:	2900      	cmp	r1, #0
 80049aa:	bfb8      	it	lt
 80049ac:	4249      	neglt	r1, r1
 80049ae:	f803 2b02 	strb.w	r2, [r3], #2
 80049b2:	bfb4      	ite	lt
 80049b4:	222d      	movlt	r2, #45	; 0x2d
 80049b6:	222b      	movge	r2, #43	; 0x2b
 80049b8:	2909      	cmp	r1, #9
 80049ba:	7042      	strb	r2, [r0, #1]
 80049bc:	dd2a      	ble.n	8004a14 <__exponent+0x70>
 80049be:	f10d 0407 	add.w	r4, sp, #7
 80049c2:	46a4      	mov	ip, r4
 80049c4:	270a      	movs	r7, #10
 80049c6:	46a6      	mov	lr, r4
 80049c8:	460a      	mov	r2, r1
 80049ca:	fb91 f6f7 	sdiv	r6, r1, r7
 80049ce:	fb07 1516 	mls	r5, r7, r6, r1
 80049d2:	3530      	adds	r5, #48	; 0x30
 80049d4:	2a63      	cmp	r2, #99	; 0x63
 80049d6:	f104 34ff 	add.w	r4, r4, #4294967295
 80049da:	f80e 5c01 	strb.w	r5, [lr, #-1]
 80049de:	4631      	mov	r1, r6
 80049e0:	dcf1      	bgt.n	80049c6 <__exponent+0x22>
 80049e2:	3130      	adds	r1, #48	; 0x30
 80049e4:	f1ae 0502 	sub.w	r5, lr, #2
 80049e8:	f804 1c01 	strb.w	r1, [r4, #-1]
 80049ec:	1c44      	adds	r4, r0, #1
 80049ee:	4629      	mov	r1, r5
 80049f0:	4561      	cmp	r1, ip
 80049f2:	d30a      	bcc.n	8004a0a <__exponent+0x66>
 80049f4:	f10d 0209 	add.w	r2, sp, #9
 80049f8:	eba2 020e 	sub.w	r2, r2, lr
 80049fc:	4565      	cmp	r5, ip
 80049fe:	bf88      	it	hi
 8004a00:	2200      	movhi	r2, #0
 8004a02:	4413      	add	r3, r2
 8004a04:	1a18      	subs	r0, r3, r0
 8004a06:	b003      	add	sp, #12
 8004a08:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8004a0a:	f811 2b01 	ldrb.w	r2, [r1], #1
 8004a0e:	f804 2f01 	strb.w	r2, [r4, #1]!
 8004a12:	e7ed      	b.n	80049f0 <__exponent+0x4c>
 8004a14:	2330      	movs	r3, #48	; 0x30
 8004a16:	3130      	adds	r1, #48	; 0x30
 8004a18:	7083      	strb	r3, [r0, #2]
 8004a1a:	70c1      	strb	r1, [r0, #3]
 8004a1c:	1d03      	adds	r3, r0, #4
 8004a1e:	e7f1      	b.n	8004a04 <__exponent+0x60>

08004a20 <_printf_float>:
 8004a20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8004a24:	ed2d 8b02 	vpush	{d8}
 8004a28:	b08d      	sub	sp, #52	; 0x34
 8004a2a:	460c      	mov	r4, r1
 8004a2c:	f8dd 8060 	ldr.w	r8, [sp, #96]	; 0x60
 8004a30:	4616      	mov	r6, r2
 8004a32:	461f      	mov	r7, r3
 8004a34:	4605      	mov	r5, r0
 8004a36:	f002 ff2f 	bl	8007898 <_localeconv_r>
 8004a3a:	f8d0 a000 	ldr.w	sl, [r0]
 8004a3e:	4650      	mov	r0, sl
 8004a40:	f7fb fbce 	bl	80001e0 <strlen>
 8004a44:	2300      	movs	r3, #0
 8004a46:	930a      	str	r3, [sp, #40]	; 0x28
 8004a48:	6823      	ldr	r3, [r4, #0]
 8004a4a:	9305      	str	r3, [sp, #20]
 8004a4c:	f8d8 3000 	ldr.w	r3, [r8]
 8004a50:	f894 b018 	ldrb.w	fp, [r4, #24]
 8004a54:	3307      	adds	r3, #7
 8004a56:	f023 0307 	bic.w	r3, r3, #7
 8004a5a:	f103 0208 	add.w	r2, r3, #8
 8004a5e:	f8c8 2000 	str.w	r2, [r8]
 8004a62:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004a66:	e9c4 2312 	strd	r2, r3, [r4, #72]	; 0x48
 8004a6a:	e9d4 8912 	ldrd	r8, r9, [r4, #72]	; 0x48
 8004a6e:	f029 4300 	bic.w	r3, r9, #2147483648	; 0x80000000
 8004a72:	9307      	str	r3, [sp, #28]
 8004a74:	f8cd 8018 	str.w	r8, [sp, #24]
 8004a78:	ee08 0a10 	vmov	s16, r0
 8004a7c:	4b9f      	ldr	r3, [pc, #636]	; (8004cfc <_printf_float+0x2dc>)
 8004a7e:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a82:	f04f 32ff 	mov.w	r2, #4294967295
 8004a86:	f7fc f859 	bl	8000b3c <__aeabi_dcmpun>
 8004a8a:	bb88      	cbnz	r0, 8004af0 <_printf_float+0xd0>
 8004a8c:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 8004a90:	4b9a      	ldr	r3, [pc, #616]	; (8004cfc <_printf_float+0x2dc>)
 8004a92:	f04f 32ff 	mov.w	r2, #4294967295
 8004a96:	f7fc f833 	bl	8000b00 <__aeabi_dcmple>
 8004a9a:	bb48      	cbnz	r0, 8004af0 <_printf_float+0xd0>
 8004a9c:	2200      	movs	r2, #0
 8004a9e:	2300      	movs	r3, #0
 8004aa0:	4640      	mov	r0, r8
 8004aa2:	4649      	mov	r1, r9
 8004aa4:	f7fc f822 	bl	8000aec <__aeabi_dcmplt>
 8004aa8:	b110      	cbz	r0, 8004ab0 <_printf_float+0x90>
 8004aaa:	232d      	movs	r3, #45	; 0x2d
 8004aac:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004ab0:	4b93      	ldr	r3, [pc, #588]	; (8004d00 <_printf_float+0x2e0>)
 8004ab2:	4894      	ldr	r0, [pc, #592]	; (8004d04 <_printf_float+0x2e4>)
 8004ab4:	f1bb 0f47 	cmp.w	fp, #71	; 0x47
 8004ab8:	bf94      	ite	ls
 8004aba:	4698      	movls	r8, r3
 8004abc:	4680      	movhi	r8, r0
 8004abe:	2303      	movs	r3, #3
 8004ac0:	6123      	str	r3, [r4, #16]
 8004ac2:	9b05      	ldr	r3, [sp, #20]
 8004ac4:	f023 0204 	bic.w	r2, r3, #4
 8004ac8:	6022      	str	r2, [r4, #0]
 8004aca:	f04f 0900 	mov.w	r9, #0
 8004ace:	9700      	str	r7, [sp, #0]
 8004ad0:	4633      	mov	r3, r6
 8004ad2:	aa0b      	add	r2, sp, #44	; 0x2c
 8004ad4:	4621      	mov	r1, r4
 8004ad6:	4628      	mov	r0, r5
 8004ad8:	f000 f9d8 	bl	8004e8c <_printf_common>
 8004adc:	3001      	adds	r0, #1
 8004ade:	f040 8090 	bne.w	8004c02 <_printf_float+0x1e2>
 8004ae2:	f04f 30ff 	mov.w	r0, #4294967295
 8004ae6:	b00d      	add	sp, #52	; 0x34
 8004ae8:	ecbd 8b02 	vpop	{d8}
 8004aec:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8004af0:	4642      	mov	r2, r8
 8004af2:	464b      	mov	r3, r9
 8004af4:	4640      	mov	r0, r8
 8004af6:	4649      	mov	r1, r9
 8004af8:	f7fc f820 	bl	8000b3c <__aeabi_dcmpun>
 8004afc:	b140      	cbz	r0, 8004b10 <_printf_float+0xf0>
 8004afe:	464b      	mov	r3, r9
 8004b00:	2b00      	cmp	r3, #0
 8004b02:	bfbc      	itt	lt
 8004b04:	232d      	movlt	r3, #45	; 0x2d
 8004b06:	f884 3043 	strblt.w	r3, [r4, #67]	; 0x43
 8004b0a:	487f      	ldr	r0, [pc, #508]	; (8004d08 <_printf_float+0x2e8>)
 8004b0c:	4b7f      	ldr	r3, [pc, #508]	; (8004d0c <_printf_float+0x2ec>)
 8004b0e:	e7d1      	b.n	8004ab4 <_printf_float+0x94>
 8004b10:	6863      	ldr	r3, [r4, #4]
 8004b12:	f00b 02df 	and.w	r2, fp, #223	; 0xdf
 8004b16:	9206      	str	r2, [sp, #24]
 8004b18:	1c5a      	adds	r2, r3, #1
 8004b1a:	d13f      	bne.n	8004b9c <_printf_float+0x17c>
 8004b1c:	2306      	movs	r3, #6
 8004b1e:	6063      	str	r3, [r4, #4]
 8004b20:	9b05      	ldr	r3, [sp, #20]
 8004b22:	6861      	ldr	r1, [r4, #4]
 8004b24:	f443 6280 	orr.w	r2, r3, #1024	; 0x400
 8004b28:	2300      	movs	r3, #0
 8004b2a:	9303      	str	r3, [sp, #12]
 8004b2c:	ab0a      	add	r3, sp, #40	; 0x28
 8004b2e:	e9cd b301 	strd	fp, r3, [sp, #4]
 8004b32:	ab09      	add	r3, sp, #36	; 0x24
 8004b34:	ec49 8b10 	vmov	d0, r8, r9
 8004b38:	9300      	str	r3, [sp, #0]
 8004b3a:	6022      	str	r2, [r4, #0]
 8004b3c:	f10d 0323 	add.w	r3, sp, #35	; 0x23
 8004b40:	4628      	mov	r0, r5
 8004b42:	f7ff fecd 	bl	80048e0 <__cvt>
 8004b46:	9b06      	ldr	r3, [sp, #24]
 8004b48:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004b4a:	2b47      	cmp	r3, #71	; 0x47
 8004b4c:	4680      	mov	r8, r0
 8004b4e:	d108      	bne.n	8004b62 <_printf_float+0x142>
 8004b50:	1cc8      	adds	r0, r1, #3
 8004b52:	db02      	blt.n	8004b5a <_printf_float+0x13a>
 8004b54:	6863      	ldr	r3, [r4, #4]
 8004b56:	4299      	cmp	r1, r3
 8004b58:	dd41      	ble.n	8004bde <_printf_float+0x1be>
 8004b5a:	f1ab 0b02 	sub.w	fp, fp, #2
 8004b5e:	fa5f fb8b 	uxtb.w	fp, fp
 8004b62:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004b66:	d820      	bhi.n	8004baa <_printf_float+0x18a>
 8004b68:	3901      	subs	r1, #1
 8004b6a:	465a      	mov	r2, fp
 8004b6c:	f104 0050 	add.w	r0, r4, #80	; 0x50
 8004b70:	9109      	str	r1, [sp, #36]	; 0x24
 8004b72:	f7ff ff17 	bl	80049a4 <__exponent>
 8004b76:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004b78:	1813      	adds	r3, r2, r0
 8004b7a:	2a01      	cmp	r2, #1
 8004b7c:	4681      	mov	r9, r0
 8004b7e:	6123      	str	r3, [r4, #16]
 8004b80:	dc02      	bgt.n	8004b88 <_printf_float+0x168>
 8004b82:	6822      	ldr	r2, [r4, #0]
 8004b84:	07d2      	lsls	r2, r2, #31
 8004b86:	d501      	bpl.n	8004b8c <_printf_float+0x16c>
 8004b88:	3301      	adds	r3, #1
 8004b8a:	6123      	str	r3, [r4, #16]
 8004b8c:	f89d 3023 	ldrb.w	r3, [sp, #35]	; 0x23
 8004b90:	2b00      	cmp	r3, #0
 8004b92:	d09c      	beq.n	8004ace <_printf_float+0xae>
 8004b94:	232d      	movs	r3, #45	; 0x2d
 8004b96:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8004b9a:	e798      	b.n	8004ace <_printf_float+0xae>
 8004b9c:	9a06      	ldr	r2, [sp, #24]
 8004b9e:	2a47      	cmp	r2, #71	; 0x47
 8004ba0:	d1be      	bne.n	8004b20 <_printf_float+0x100>
 8004ba2:	2b00      	cmp	r3, #0
 8004ba4:	d1bc      	bne.n	8004b20 <_printf_float+0x100>
 8004ba6:	2301      	movs	r3, #1
 8004ba8:	e7b9      	b.n	8004b1e <_printf_float+0xfe>
 8004baa:	f1bb 0f66 	cmp.w	fp, #102	; 0x66
 8004bae:	d118      	bne.n	8004be2 <_printf_float+0x1c2>
 8004bb0:	2900      	cmp	r1, #0
 8004bb2:	6863      	ldr	r3, [r4, #4]
 8004bb4:	dd0b      	ble.n	8004bce <_printf_float+0x1ae>
 8004bb6:	6121      	str	r1, [r4, #16]
 8004bb8:	b913      	cbnz	r3, 8004bc0 <_printf_float+0x1a0>
 8004bba:	6822      	ldr	r2, [r4, #0]
 8004bbc:	07d0      	lsls	r0, r2, #31
 8004bbe:	d502      	bpl.n	8004bc6 <_printf_float+0x1a6>
 8004bc0:	3301      	adds	r3, #1
 8004bc2:	440b      	add	r3, r1
 8004bc4:	6123      	str	r3, [r4, #16]
 8004bc6:	65a1      	str	r1, [r4, #88]	; 0x58
 8004bc8:	f04f 0900 	mov.w	r9, #0
 8004bcc:	e7de      	b.n	8004b8c <_printf_float+0x16c>
 8004bce:	b913      	cbnz	r3, 8004bd6 <_printf_float+0x1b6>
 8004bd0:	6822      	ldr	r2, [r4, #0]
 8004bd2:	07d2      	lsls	r2, r2, #31
 8004bd4:	d501      	bpl.n	8004bda <_printf_float+0x1ba>
 8004bd6:	3302      	adds	r3, #2
 8004bd8:	e7f4      	b.n	8004bc4 <_printf_float+0x1a4>
 8004bda:	2301      	movs	r3, #1
 8004bdc:	e7f2      	b.n	8004bc4 <_printf_float+0x1a4>
 8004bde:	f04f 0b67 	mov.w	fp, #103	; 0x67
 8004be2:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004be4:	4299      	cmp	r1, r3
 8004be6:	db05      	blt.n	8004bf4 <_printf_float+0x1d4>
 8004be8:	6823      	ldr	r3, [r4, #0]
 8004bea:	6121      	str	r1, [r4, #16]
 8004bec:	07d8      	lsls	r0, r3, #31
 8004bee:	d5ea      	bpl.n	8004bc6 <_printf_float+0x1a6>
 8004bf0:	1c4b      	adds	r3, r1, #1
 8004bf2:	e7e7      	b.n	8004bc4 <_printf_float+0x1a4>
 8004bf4:	2900      	cmp	r1, #0
 8004bf6:	bfd4      	ite	le
 8004bf8:	f1c1 0202 	rsble	r2, r1, #2
 8004bfc:	2201      	movgt	r2, #1
 8004bfe:	4413      	add	r3, r2
 8004c00:	e7e0      	b.n	8004bc4 <_printf_float+0x1a4>
 8004c02:	6823      	ldr	r3, [r4, #0]
 8004c04:	055a      	lsls	r2, r3, #21
 8004c06:	d407      	bmi.n	8004c18 <_printf_float+0x1f8>
 8004c08:	6923      	ldr	r3, [r4, #16]
 8004c0a:	4642      	mov	r2, r8
 8004c0c:	4631      	mov	r1, r6
 8004c0e:	4628      	mov	r0, r5
 8004c10:	47b8      	blx	r7
 8004c12:	3001      	adds	r0, #1
 8004c14:	d12c      	bne.n	8004c70 <_printf_float+0x250>
 8004c16:	e764      	b.n	8004ae2 <_printf_float+0xc2>
 8004c18:	f1bb 0f65 	cmp.w	fp, #101	; 0x65
 8004c1c:	f240 80e0 	bls.w	8004de0 <_printf_float+0x3c0>
 8004c20:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004c24:	2200      	movs	r2, #0
 8004c26:	2300      	movs	r3, #0
 8004c28:	f7fb ff56 	bl	8000ad8 <__aeabi_dcmpeq>
 8004c2c:	2800      	cmp	r0, #0
 8004c2e:	d034      	beq.n	8004c9a <_printf_float+0x27a>
 8004c30:	4a37      	ldr	r2, [pc, #220]	; (8004d10 <_printf_float+0x2f0>)
 8004c32:	2301      	movs	r3, #1
 8004c34:	4631      	mov	r1, r6
 8004c36:	4628      	mov	r0, r5
 8004c38:	47b8      	blx	r7
 8004c3a:	3001      	adds	r0, #1
 8004c3c:	f43f af51 	beq.w	8004ae2 <_printf_float+0xc2>
 8004c40:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004c44:	429a      	cmp	r2, r3
 8004c46:	db02      	blt.n	8004c4e <_printf_float+0x22e>
 8004c48:	6823      	ldr	r3, [r4, #0]
 8004c4a:	07d8      	lsls	r0, r3, #31
 8004c4c:	d510      	bpl.n	8004c70 <_printf_float+0x250>
 8004c4e:	ee18 3a10 	vmov	r3, s16
 8004c52:	4652      	mov	r2, sl
 8004c54:	4631      	mov	r1, r6
 8004c56:	4628      	mov	r0, r5
 8004c58:	47b8      	blx	r7
 8004c5a:	3001      	adds	r0, #1
 8004c5c:	f43f af41 	beq.w	8004ae2 <_printf_float+0xc2>
 8004c60:	f04f 0800 	mov.w	r8, #0
 8004c64:	f104 091a 	add.w	r9, r4, #26
 8004c68:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004c6a:	3b01      	subs	r3, #1
 8004c6c:	4543      	cmp	r3, r8
 8004c6e:	dc09      	bgt.n	8004c84 <_printf_float+0x264>
 8004c70:	6823      	ldr	r3, [r4, #0]
 8004c72:	079b      	lsls	r3, r3, #30
 8004c74:	f100 8105 	bmi.w	8004e82 <_printf_float+0x462>
 8004c78:	68e0      	ldr	r0, [r4, #12]
 8004c7a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8004c7c:	4298      	cmp	r0, r3
 8004c7e:	bfb8      	it	lt
 8004c80:	4618      	movlt	r0, r3
 8004c82:	e730      	b.n	8004ae6 <_printf_float+0xc6>
 8004c84:	2301      	movs	r3, #1
 8004c86:	464a      	mov	r2, r9
 8004c88:	4631      	mov	r1, r6
 8004c8a:	4628      	mov	r0, r5
 8004c8c:	47b8      	blx	r7
 8004c8e:	3001      	adds	r0, #1
 8004c90:	f43f af27 	beq.w	8004ae2 <_printf_float+0xc2>
 8004c94:	f108 0801 	add.w	r8, r8, #1
 8004c98:	e7e6      	b.n	8004c68 <_printf_float+0x248>
 8004c9a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004c9c:	2b00      	cmp	r3, #0
 8004c9e:	dc39      	bgt.n	8004d14 <_printf_float+0x2f4>
 8004ca0:	4a1b      	ldr	r2, [pc, #108]	; (8004d10 <_printf_float+0x2f0>)
 8004ca2:	2301      	movs	r3, #1
 8004ca4:	4631      	mov	r1, r6
 8004ca6:	4628      	mov	r0, r5
 8004ca8:	47b8      	blx	r7
 8004caa:	3001      	adds	r0, #1
 8004cac:	f43f af19 	beq.w	8004ae2 <_printf_float+0xc2>
 8004cb0:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004cb4:	4313      	orrs	r3, r2
 8004cb6:	d102      	bne.n	8004cbe <_printf_float+0x29e>
 8004cb8:	6823      	ldr	r3, [r4, #0]
 8004cba:	07d9      	lsls	r1, r3, #31
 8004cbc:	d5d8      	bpl.n	8004c70 <_printf_float+0x250>
 8004cbe:	ee18 3a10 	vmov	r3, s16
 8004cc2:	4652      	mov	r2, sl
 8004cc4:	4631      	mov	r1, r6
 8004cc6:	4628      	mov	r0, r5
 8004cc8:	47b8      	blx	r7
 8004cca:	3001      	adds	r0, #1
 8004ccc:	f43f af09 	beq.w	8004ae2 <_printf_float+0xc2>
 8004cd0:	f04f 0900 	mov.w	r9, #0
 8004cd4:	f104 0a1a 	add.w	sl, r4, #26
 8004cd8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8004cda:	425b      	negs	r3, r3
 8004cdc:	454b      	cmp	r3, r9
 8004cde:	dc01      	bgt.n	8004ce4 <_printf_float+0x2c4>
 8004ce0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004ce2:	e792      	b.n	8004c0a <_printf_float+0x1ea>
 8004ce4:	2301      	movs	r3, #1
 8004ce6:	4652      	mov	r2, sl
 8004ce8:	4631      	mov	r1, r6
 8004cea:	4628      	mov	r0, r5
 8004cec:	47b8      	blx	r7
 8004cee:	3001      	adds	r0, #1
 8004cf0:	f43f aef7 	beq.w	8004ae2 <_printf_float+0xc2>
 8004cf4:	f109 0901 	add.w	r9, r9, #1
 8004cf8:	e7ee      	b.n	8004cd8 <_printf_float+0x2b8>
 8004cfa:	bf00      	nop
 8004cfc:	7fefffff 	.word	0x7fefffff
 8004d00:	0800a65c 	.word	0x0800a65c
 8004d04:	0800a660 	.word	0x0800a660
 8004d08:	0800a668 	.word	0x0800a668
 8004d0c:	0800a664 	.word	0x0800a664
 8004d10:	0800a66c 	.word	0x0800a66c
 8004d14:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004d16:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d18:	429a      	cmp	r2, r3
 8004d1a:	bfa8      	it	ge
 8004d1c:	461a      	movge	r2, r3
 8004d1e:	2a00      	cmp	r2, #0
 8004d20:	4691      	mov	r9, r2
 8004d22:	dc37      	bgt.n	8004d94 <_printf_float+0x374>
 8004d24:	f04f 0b00 	mov.w	fp, #0
 8004d28:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d2c:	f104 021a 	add.w	r2, r4, #26
 8004d30:	6da3      	ldr	r3, [r4, #88]	; 0x58
 8004d32:	9305      	str	r3, [sp, #20]
 8004d34:	eba3 0309 	sub.w	r3, r3, r9
 8004d38:	455b      	cmp	r3, fp
 8004d3a:	dc33      	bgt.n	8004da4 <_printf_float+0x384>
 8004d3c:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d40:	429a      	cmp	r2, r3
 8004d42:	db3b      	blt.n	8004dbc <_printf_float+0x39c>
 8004d44:	6823      	ldr	r3, [r4, #0]
 8004d46:	07da      	lsls	r2, r3, #31
 8004d48:	d438      	bmi.n	8004dbc <_printf_float+0x39c>
 8004d4a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004d4c:	9a05      	ldr	r2, [sp, #20]
 8004d4e:	9909      	ldr	r1, [sp, #36]	; 0x24
 8004d50:	1a9a      	subs	r2, r3, r2
 8004d52:	eba3 0901 	sub.w	r9, r3, r1
 8004d56:	4591      	cmp	r9, r2
 8004d58:	bfa8      	it	ge
 8004d5a:	4691      	movge	r9, r2
 8004d5c:	f1b9 0f00 	cmp.w	r9, #0
 8004d60:	dc35      	bgt.n	8004dce <_printf_float+0x3ae>
 8004d62:	f04f 0800 	mov.w	r8, #0
 8004d66:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8004d6a:	f104 0a1a 	add.w	sl, r4, #26
 8004d6e:	e9dd 2309 	ldrd	r2, r3, [sp, #36]	; 0x24
 8004d72:	1a9b      	subs	r3, r3, r2
 8004d74:	eba3 0309 	sub.w	r3, r3, r9
 8004d78:	4543      	cmp	r3, r8
 8004d7a:	f77f af79 	ble.w	8004c70 <_printf_float+0x250>
 8004d7e:	2301      	movs	r3, #1
 8004d80:	4652      	mov	r2, sl
 8004d82:	4631      	mov	r1, r6
 8004d84:	4628      	mov	r0, r5
 8004d86:	47b8      	blx	r7
 8004d88:	3001      	adds	r0, #1
 8004d8a:	f43f aeaa 	beq.w	8004ae2 <_printf_float+0xc2>
 8004d8e:	f108 0801 	add.w	r8, r8, #1
 8004d92:	e7ec      	b.n	8004d6e <_printf_float+0x34e>
 8004d94:	4613      	mov	r3, r2
 8004d96:	4631      	mov	r1, r6
 8004d98:	4642      	mov	r2, r8
 8004d9a:	4628      	mov	r0, r5
 8004d9c:	47b8      	blx	r7
 8004d9e:	3001      	adds	r0, #1
 8004da0:	d1c0      	bne.n	8004d24 <_printf_float+0x304>
 8004da2:	e69e      	b.n	8004ae2 <_printf_float+0xc2>
 8004da4:	2301      	movs	r3, #1
 8004da6:	4631      	mov	r1, r6
 8004da8:	4628      	mov	r0, r5
 8004daa:	9205      	str	r2, [sp, #20]
 8004dac:	47b8      	blx	r7
 8004dae:	3001      	adds	r0, #1
 8004db0:	f43f ae97 	beq.w	8004ae2 <_printf_float+0xc2>
 8004db4:	9a05      	ldr	r2, [sp, #20]
 8004db6:	f10b 0b01 	add.w	fp, fp, #1
 8004dba:	e7b9      	b.n	8004d30 <_printf_float+0x310>
 8004dbc:	ee18 3a10 	vmov	r3, s16
 8004dc0:	4652      	mov	r2, sl
 8004dc2:	4631      	mov	r1, r6
 8004dc4:	4628      	mov	r0, r5
 8004dc6:	47b8      	blx	r7
 8004dc8:	3001      	adds	r0, #1
 8004dca:	d1be      	bne.n	8004d4a <_printf_float+0x32a>
 8004dcc:	e689      	b.n	8004ae2 <_printf_float+0xc2>
 8004dce:	9a05      	ldr	r2, [sp, #20]
 8004dd0:	464b      	mov	r3, r9
 8004dd2:	4442      	add	r2, r8
 8004dd4:	4631      	mov	r1, r6
 8004dd6:	4628      	mov	r0, r5
 8004dd8:	47b8      	blx	r7
 8004dda:	3001      	adds	r0, #1
 8004ddc:	d1c1      	bne.n	8004d62 <_printf_float+0x342>
 8004dde:	e680      	b.n	8004ae2 <_printf_float+0xc2>
 8004de0:	9a0a      	ldr	r2, [sp, #40]	; 0x28
 8004de2:	2a01      	cmp	r2, #1
 8004de4:	dc01      	bgt.n	8004dea <_printf_float+0x3ca>
 8004de6:	07db      	lsls	r3, r3, #31
 8004de8:	d538      	bpl.n	8004e5c <_printf_float+0x43c>
 8004dea:	2301      	movs	r3, #1
 8004dec:	4642      	mov	r2, r8
 8004dee:	4631      	mov	r1, r6
 8004df0:	4628      	mov	r0, r5
 8004df2:	47b8      	blx	r7
 8004df4:	3001      	adds	r0, #1
 8004df6:	f43f ae74 	beq.w	8004ae2 <_printf_float+0xc2>
 8004dfa:	ee18 3a10 	vmov	r3, s16
 8004dfe:	4652      	mov	r2, sl
 8004e00:	4631      	mov	r1, r6
 8004e02:	4628      	mov	r0, r5
 8004e04:	47b8      	blx	r7
 8004e06:	3001      	adds	r0, #1
 8004e08:	f43f ae6b 	beq.w	8004ae2 <_printf_float+0xc2>
 8004e0c:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	; 0x48
 8004e10:	2200      	movs	r2, #0
 8004e12:	2300      	movs	r3, #0
 8004e14:	f7fb fe60 	bl	8000ad8 <__aeabi_dcmpeq>
 8004e18:	b9d8      	cbnz	r0, 8004e52 <_printf_float+0x432>
 8004e1a:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e1c:	f108 0201 	add.w	r2, r8, #1
 8004e20:	3b01      	subs	r3, #1
 8004e22:	4631      	mov	r1, r6
 8004e24:	4628      	mov	r0, r5
 8004e26:	47b8      	blx	r7
 8004e28:	3001      	adds	r0, #1
 8004e2a:	d10e      	bne.n	8004e4a <_printf_float+0x42a>
 8004e2c:	e659      	b.n	8004ae2 <_printf_float+0xc2>
 8004e2e:	2301      	movs	r3, #1
 8004e30:	4652      	mov	r2, sl
 8004e32:	4631      	mov	r1, r6
 8004e34:	4628      	mov	r0, r5
 8004e36:	47b8      	blx	r7
 8004e38:	3001      	adds	r0, #1
 8004e3a:	f43f ae52 	beq.w	8004ae2 <_printf_float+0xc2>
 8004e3e:	f108 0801 	add.w	r8, r8, #1
 8004e42:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8004e44:	3b01      	subs	r3, #1
 8004e46:	4543      	cmp	r3, r8
 8004e48:	dcf1      	bgt.n	8004e2e <_printf_float+0x40e>
 8004e4a:	464b      	mov	r3, r9
 8004e4c:	f104 0250 	add.w	r2, r4, #80	; 0x50
 8004e50:	e6dc      	b.n	8004c0c <_printf_float+0x1ec>
 8004e52:	f04f 0800 	mov.w	r8, #0
 8004e56:	f104 0a1a 	add.w	sl, r4, #26
 8004e5a:	e7f2      	b.n	8004e42 <_printf_float+0x422>
 8004e5c:	2301      	movs	r3, #1
 8004e5e:	4642      	mov	r2, r8
 8004e60:	e7df      	b.n	8004e22 <_printf_float+0x402>
 8004e62:	2301      	movs	r3, #1
 8004e64:	464a      	mov	r2, r9
 8004e66:	4631      	mov	r1, r6
 8004e68:	4628      	mov	r0, r5
 8004e6a:	47b8      	blx	r7
 8004e6c:	3001      	adds	r0, #1
 8004e6e:	f43f ae38 	beq.w	8004ae2 <_printf_float+0xc2>
 8004e72:	f108 0801 	add.w	r8, r8, #1
 8004e76:	68e3      	ldr	r3, [r4, #12]
 8004e78:	990b      	ldr	r1, [sp, #44]	; 0x2c
 8004e7a:	1a5b      	subs	r3, r3, r1
 8004e7c:	4543      	cmp	r3, r8
 8004e7e:	dcf0      	bgt.n	8004e62 <_printf_float+0x442>
 8004e80:	e6fa      	b.n	8004c78 <_printf_float+0x258>
 8004e82:	f04f 0800 	mov.w	r8, #0
 8004e86:	f104 0919 	add.w	r9, r4, #25
 8004e8a:	e7f4      	b.n	8004e76 <_printf_float+0x456>

08004e8c <_printf_common>:
 8004e8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8004e90:	4616      	mov	r6, r2
 8004e92:	4699      	mov	r9, r3
 8004e94:	688a      	ldr	r2, [r1, #8]
 8004e96:	690b      	ldr	r3, [r1, #16]
 8004e98:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8004e9c:	4293      	cmp	r3, r2
 8004e9e:	bfb8      	it	lt
 8004ea0:	4613      	movlt	r3, r2
 8004ea2:	6033      	str	r3, [r6, #0]
 8004ea4:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 8004ea8:	4607      	mov	r7, r0
 8004eaa:	460c      	mov	r4, r1
 8004eac:	b10a      	cbz	r2, 8004eb2 <_printf_common+0x26>
 8004eae:	3301      	adds	r3, #1
 8004eb0:	6033      	str	r3, [r6, #0]
 8004eb2:	6823      	ldr	r3, [r4, #0]
 8004eb4:	0699      	lsls	r1, r3, #26
 8004eb6:	bf42      	ittt	mi
 8004eb8:	6833      	ldrmi	r3, [r6, #0]
 8004eba:	3302      	addmi	r3, #2
 8004ebc:	6033      	strmi	r3, [r6, #0]
 8004ebe:	6825      	ldr	r5, [r4, #0]
 8004ec0:	f015 0506 	ands.w	r5, r5, #6
 8004ec4:	d106      	bne.n	8004ed4 <_printf_common+0x48>
 8004ec6:	f104 0a19 	add.w	sl, r4, #25
 8004eca:	68e3      	ldr	r3, [r4, #12]
 8004ecc:	6832      	ldr	r2, [r6, #0]
 8004ece:	1a9b      	subs	r3, r3, r2
 8004ed0:	42ab      	cmp	r3, r5
 8004ed2:	dc26      	bgt.n	8004f22 <_printf_common+0x96>
 8004ed4:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 8004ed8:	1e13      	subs	r3, r2, #0
 8004eda:	6822      	ldr	r2, [r4, #0]
 8004edc:	bf18      	it	ne
 8004ede:	2301      	movne	r3, #1
 8004ee0:	0692      	lsls	r2, r2, #26
 8004ee2:	d42b      	bmi.n	8004f3c <_printf_common+0xb0>
 8004ee4:	f104 0243 	add.w	r2, r4, #67	; 0x43
 8004ee8:	4649      	mov	r1, r9
 8004eea:	4638      	mov	r0, r7
 8004eec:	47c0      	blx	r8
 8004eee:	3001      	adds	r0, #1
 8004ef0:	d01e      	beq.n	8004f30 <_printf_common+0xa4>
 8004ef2:	6823      	ldr	r3, [r4, #0]
 8004ef4:	68e5      	ldr	r5, [r4, #12]
 8004ef6:	6832      	ldr	r2, [r6, #0]
 8004ef8:	f003 0306 	and.w	r3, r3, #6
 8004efc:	2b04      	cmp	r3, #4
 8004efe:	bf08      	it	eq
 8004f00:	1aad      	subeq	r5, r5, r2
 8004f02:	68a3      	ldr	r3, [r4, #8]
 8004f04:	6922      	ldr	r2, [r4, #16]
 8004f06:	bf0c      	ite	eq
 8004f08:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8004f0c:	2500      	movne	r5, #0
 8004f0e:	4293      	cmp	r3, r2
 8004f10:	bfc4      	itt	gt
 8004f12:	1a9b      	subgt	r3, r3, r2
 8004f14:	18ed      	addgt	r5, r5, r3
 8004f16:	2600      	movs	r6, #0
 8004f18:	341a      	adds	r4, #26
 8004f1a:	42b5      	cmp	r5, r6
 8004f1c:	d11a      	bne.n	8004f54 <_printf_common+0xc8>
 8004f1e:	2000      	movs	r0, #0
 8004f20:	e008      	b.n	8004f34 <_printf_common+0xa8>
 8004f22:	2301      	movs	r3, #1
 8004f24:	4652      	mov	r2, sl
 8004f26:	4649      	mov	r1, r9
 8004f28:	4638      	mov	r0, r7
 8004f2a:	47c0      	blx	r8
 8004f2c:	3001      	adds	r0, #1
 8004f2e:	d103      	bne.n	8004f38 <_printf_common+0xac>
 8004f30:	f04f 30ff 	mov.w	r0, #4294967295
 8004f34:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8004f38:	3501      	adds	r5, #1
 8004f3a:	e7c6      	b.n	8004eca <_printf_common+0x3e>
 8004f3c:	18e1      	adds	r1, r4, r3
 8004f3e:	1c5a      	adds	r2, r3, #1
 8004f40:	2030      	movs	r0, #48	; 0x30
 8004f42:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 8004f46:	4422      	add	r2, r4
 8004f48:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 8004f4c:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 8004f50:	3302      	adds	r3, #2
 8004f52:	e7c7      	b.n	8004ee4 <_printf_common+0x58>
 8004f54:	2301      	movs	r3, #1
 8004f56:	4622      	mov	r2, r4
 8004f58:	4649      	mov	r1, r9
 8004f5a:	4638      	mov	r0, r7
 8004f5c:	47c0      	blx	r8
 8004f5e:	3001      	adds	r0, #1
 8004f60:	d0e6      	beq.n	8004f30 <_printf_common+0xa4>
 8004f62:	3601      	adds	r6, #1
 8004f64:	e7d9      	b.n	8004f1a <_printf_common+0x8e>
	...

08004f68 <_printf_i>:
 8004f68:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8004f6c:	7e0f      	ldrb	r7, [r1, #24]
 8004f6e:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 8004f70:	2f78      	cmp	r7, #120	; 0x78
 8004f72:	4691      	mov	r9, r2
 8004f74:	4680      	mov	r8, r0
 8004f76:	460c      	mov	r4, r1
 8004f78:	469a      	mov	sl, r3
 8004f7a:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8004f7e:	d807      	bhi.n	8004f90 <_printf_i+0x28>
 8004f80:	2f62      	cmp	r7, #98	; 0x62
 8004f82:	d80a      	bhi.n	8004f9a <_printf_i+0x32>
 8004f84:	2f00      	cmp	r7, #0
 8004f86:	f000 80d8 	beq.w	800513a <_printf_i+0x1d2>
 8004f8a:	2f58      	cmp	r7, #88	; 0x58
 8004f8c:	f000 80a3 	beq.w	80050d6 <_printf_i+0x16e>
 8004f90:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8004f94:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 8004f98:	e03a      	b.n	8005010 <_printf_i+0xa8>
 8004f9a:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8004f9e:	2b15      	cmp	r3, #21
 8004fa0:	d8f6      	bhi.n	8004f90 <_printf_i+0x28>
 8004fa2:	a101      	add	r1, pc, #4	; (adr r1, 8004fa8 <_printf_i+0x40>)
 8004fa4:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8004fa8:	08005001 	.word	0x08005001
 8004fac:	08005015 	.word	0x08005015
 8004fb0:	08004f91 	.word	0x08004f91
 8004fb4:	08004f91 	.word	0x08004f91
 8004fb8:	08004f91 	.word	0x08004f91
 8004fbc:	08004f91 	.word	0x08004f91
 8004fc0:	08005015 	.word	0x08005015
 8004fc4:	08004f91 	.word	0x08004f91
 8004fc8:	08004f91 	.word	0x08004f91
 8004fcc:	08004f91 	.word	0x08004f91
 8004fd0:	08004f91 	.word	0x08004f91
 8004fd4:	08005121 	.word	0x08005121
 8004fd8:	08005045 	.word	0x08005045
 8004fdc:	08005103 	.word	0x08005103
 8004fe0:	08004f91 	.word	0x08004f91
 8004fe4:	08004f91 	.word	0x08004f91
 8004fe8:	08005143 	.word	0x08005143
 8004fec:	08004f91 	.word	0x08004f91
 8004ff0:	08005045 	.word	0x08005045
 8004ff4:	08004f91 	.word	0x08004f91
 8004ff8:	08004f91 	.word	0x08004f91
 8004ffc:	0800510b 	.word	0x0800510b
 8005000:	682b      	ldr	r3, [r5, #0]
 8005002:	1d1a      	adds	r2, r3, #4
 8005004:	681b      	ldr	r3, [r3, #0]
 8005006:	602a      	str	r2, [r5, #0]
 8005008:	f104 0542 	add.w	r5, r4, #66	; 0x42
 800500c:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8005010:	2301      	movs	r3, #1
 8005012:	e0a3      	b.n	800515c <_printf_i+0x1f4>
 8005014:	6820      	ldr	r0, [r4, #0]
 8005016:	6829      	ldr	r1, [r5, #0]
 8005018:	0606      	lsls	r6, r0, #24
 800501a:	f101 0304 	add.w	r3, r1, #4
 800501e:	d50a      	bpl.n	8005036 <_printf_i+0xce>
 8005020:	680e      	ldr	r6, [r1, #0]
 8005022:	602b      	str	r3, [r5, #0]
 8005024:	2e00      	cmp	r6, #0
 8005026:	da03      	bge.n	8005030 <_printf_i+0xc8>
 8005028:	232d      	movs	r3, #45	; 0x2d
 800502a:	4276      	negs	r6, r6
 800502c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005030:	485e      	ldr	r0, [pc, #376]	; (80051ac <_printf_i+0x244>)
 8005032:	230a      	movs	r3, #10
 8005034:	e019      	b.n	800506a <_printf_i+0x102>
 8005036:	680e      	ldr	r6, [r1, #0]
 8005038:	602b      	str	r3, [r5, #0]
 800503a:	f010 0f40 	tst.w	r0, #64	; 0x40
 800503e:	bf18      	it	ne
 8005040:	b236      	sxthne	r6, r6
 8005042:	e7ef      	b.n	8005024 <_printf_i+0xbc>
 8005044:	682b      	ldr	r3, [r5, #0]
 8005046:	6820      	ldr	r0, [r4, #0]
 8005048:	1d19      	adds	r1, r3, #4
 800504a:	6029      	str	r1, [r5, #0]
 800504c:	0601      	lsls	r1, r0, #24
 800504e:	d501      	bpl.n	8005054 <_printf_i+0xec>
 8005050:	681e      	ldr	r6, [r3, #0]
 8005052:	e002      	b.n	800505a <_printf_i+0xf2>
 8005054:	0646      	lsls	r6, r0, #25
 8005056:	d5fb      	bpl.n	8005050 <_printf_i+0xe8>
 8005058:	881e      	ldrh	r6, [r3, #0]
 800505a:	4854      	ldr	r0, [pc, #336]	; (80051ac <_printf_i+0x244>)
 800505c:	2f6f      	cmp	r7, #111	; 0x6f
 800505e:	bf0c      	ite	eq
 8005060:	2308      	moveq	r3, #8
 8005062:	230a      	movne	r3, #10
 8005064:	2100      	movs	r1, #0
 8005066:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 800506a:	6865      	ldr	r5, [r4, #4]
 800506c:	60a5      	str	r5, [r4, #8]
 800506e:	2d00      	cmp	r5, #0
 8005070:	bfa2      	ittt	ge
 8005072:	6821      	ldrge	r1, [r4, #0]
 8005074:	f021 0104 	bicge.w	r1, r1, #4
 8005078:	6021      	strge	r1, [r4, #0]
 800507a:	b90e      	cbnz	r6, 8005080 <_printf_i+0x118>
 800507c:	2d00      	cmp	r5, #0
 800507e:	d04d      	beq.n	800511c <_printf_i+0x1b4>
 8005080:	4615      	mov	r5, r2
 8005082:	fbb6 f1f3 	udiv	r1, r6, r3
 8005086:	fb03 6711 	mls	r7, r3, r1, r6
 800508a:	5dc7      	ldrb	r7, [r0, r7]
 800508c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8005090:	4637      	mov	r7, r6
 8005092:	42bb      	cmp	r3, r7
 8005094:	460e      	mov	r6, r1
 8005096:	d9f4      	bls.n	8005082 <_printf_i+0x11a>
 8005098:	2b08      	cmp	r3, #8
 800509a:	d10b      	bne.n	80050b4 <_printf_i+0x14c>
 800509c:	6823      	ldr	r3, [r4, #0]
 800509e:	07de      	lsls	r6, r3, #31
 80050a0:	d508      	bpl.n	80050b4 <_printf_i+0x14c>
 80050a2:	6923      	ldr	r3, [r4, #16]
 80050a4:	6861      	ldr	r1, [r4, #4]
 80050a6:	4299      	cmp	r1, r3
 80050a8:	bfde      	ittt	le
 80050aa:	2330      	movle	r3, #48	; 0x30
 80050ac:	f805 3c01 	strble.w	r3, [r5, #-1]
 80050b0:	f105 35ff 	addle.w	r5, r5, #4294967295
 80050b4:	1b52      	subs	r2, r2, r5
 80050b6:	6122      	str	r2, [r4, #16]
 80050b8:	f8cd a000 	str.w	sl, [sp]
 80050bc:	464b      	mov	r3, r9
 80050be:	aa03      	add	r2, sp, #12
 80050c0:	4621      	mov	r1, r4
 80050c2:	4640      	mov	r0, r8
 80050c4:	f7ff fee2 	bl	8004e8c <_printf_common>
 80050c8:	3001      	adds	r0, #1
 80050ca:	d14c      	bne.n	8005166 <_printf_i+0x1fe>
 80050cc:	f04f 30ff 	mov.w	r0, #4294967295
 80050d0:	b004      	add	sp, #16
 80050d2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80050d6:	4835      	ldr	r0, [pc, #212]	; (80051ac <_printf_i+0x244>)
 80050d8:	f881 7045 	strb.w	r7, [r1, #69]	; 0x45
 80050dc:	6829      	ldr	r1, [r5, #0]
 80050de:	6823      	ldr	r3, [r4, #0]
 80050e0:	f851 6b04 	ldr.w	r6, [r1], #4
 80050e4:	6029      	str	r1, [r5, #0]
 80050e6:	061d      	lsls	r5, r3, #24
 80050e8:	d514      	bpl.n	8005114 <_printf_i+0x1ac>
 80050ea:	07df      	lsls	r7, r3, #31
 80050ec:	bf44      	itt	mi
 80050ee:	f043 0320 	orrmi.w	r3, r3, #32
 80050f2:	6023      	strmi	r3, [r4, #0]
 80050f4:	b91e      	cbnz	r6, 80050fe <_printf_i+0x196>
 80050f6:	6823      	ldr	r3, [r4, #0]
 80050f8:	f023 0320 	bic.w	r3, r3, #32
 80050fc:	6023      	str	r3, [r4, #0]
 80050fe:	2310      	movs	r3, #16
 8005100:	e7b0      	b.n	8005064 <_printf_i+0xfc>
 8005102:	6823      	ldr	r3, [r4, #0]
 8005104:	f043 0320 	orr.w	r3, r3, #32
 8005108:	6023      	str	r3, [r4, #0]
 800510a:	2378      	movs	r3, #120	; 0x78
 800510c:	4828      	ldr	r0, [pc, #160]	; (80051b0 <_printf_i+0x248>)
 800510e:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
 8005112:	e7e3      	b.n	80050dc <_printf_i+0x174>
 8005114:	0659      	lsls	r1, r3, #25
 8005116:	bf48      	it	mi
 8005118:	b2b6      	uxthmi	r6, r6
 800511a:	e7e6      	b.n	80050ea <_printf_i+0x182>
 800511c:	4615      	mov	r5, r2
 800511e:	e7bb      	b.n	8005098 <_printf_i+0x130>
 8005120:	682b      	ldr	r3, [r5, #0]
 8005122:	6826      	ldr	r6, [r4, #0]
 8005124:	6961      	ldr	r1, [r4, #20]
 8005126:	1d18      	adds	r0, r3, #4
 8005128:	6028      	str	r0, [r5, #0]
 800512a:	0635      	lsls	r5, r6, #24
 800512c:	681b      	ldr	r3, [r3, #0]
 800512e:	d501      	bpl.n	8005134 <_printf_i+0x1cc>
 8005130:	6019      	str	r1, [r3, #0]
 8005132:	e002      	b.n	800513a <_printf_i+0x1d2>
 8005134:	0670      	lsls	r0, r6, #25
 8005136:	d5fb      	bpl.n	8005130 <_printf_i+0x1c8>
 8005138:	8019      	strh	r1, [r3, #0]
 800513a:	2300      	movs	r3, #0
 800513c:	6123      	str	r3, [r4, #16]
 800513e:	4615      	mov	r5, r2
 8005140:	e7ba      	b.n	80050b8 <_printf_i+0x150>
 8005142:	682b      	ldr	r3, [r5, #0]
 8005144:	1d1a      	adds	r2, r3, #4
 8005146:	602a      	str	r2, [r5, #0]
 8005148:	681d      	ldr	r5, [r3, #0]
 800514a:	6862      	ldr	r2, [r4, #4]
 800514c:	2100      	movs	r1, #0
 800514e:	4628      	mov	r0, r5
 8005150:	f7fb f84e 	bl	80001f0 <memchr>
 8005154:	b108      	cbz	r0, 800515a <_printf_i+0x1f2>
 8005156:	1b40      	subs	r0, r0, r5
 8005158:	6060      	str	r0, [r4, #4]
 800515a:	6863      	ldr	r3, [r4, #4]
 800515c:	6123      	str	r3, [r4, #16]
 800515e:	2300      	movs	r3, #0
 8005160:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 8005164:	e7a8      	b.n	80050b8 <_printf_i+0x150>
 8005166:	6923      	ldr	r3, [r4, #16]
 8005168:	462a      	mov	r2, r5
 800516a:	4649      	mov	r1, r9
 800516c:	4640      	mov	r0, r8
 800516e:	47d0      	blx	sl
 8005170:	3001      	adds	r0, #1
 8005172:	d0ab      	beq.n	80050cc <_printf_i+0x164>
 8005174:	6823      	ldr	r3, [r4, #0]
 8005176:	079b      	lsls	r3, r3, #30
 8005178:	d413      	bmi.n	80051a2 <_printf_i+0x23a>
 800517a:	68e0      	ldr	r0, [r4, #12]
 800517c:	9b03      	ldr	r3, [sp, #12]
 800517e:	4298      	cmp	r0, r3
 8005180:	bfb8      	it	lt
 8005182:	4618      	movlt	r0, r3
 8005184:	e7a4      	b.n	80050d0 <_printf_i+0x168>
 8005186:	2301      	movs	r3, #1
 8005188:	4632      	mov	r2, r6
 800518a:	4649      	mov	r1, r9
 800518c:	4640      	mov	r0, r8
 800518e:	47d0      	blx	sl
 8005190:	3001      	adds	r0, #1
 8005192:	d09b      	beq.n	80050cc <_printf_i+0x164>
 8005194:	3501      	adds	r5, #1
 8005196:	68e3      	ldr	r3, [r4, #12]
 8005198:	9903      	ldr	r1, [sp, #12]
 800519a:	1a5b      	subs	r3, r3, r1
 800519c:	42ab      	cmp	r3, r5
 800519e:	dcf2      	bgt.n	8005186 <_printf_i+0x21e>
 80051a0:	e7eb      	b.n	800517a <_printf_i+0x212>
 80051a2:	2500      	movs	r5, #0
 80051a4:	f104 0619 	add.w	r6, r4, #25
 80051a8:	e7f5      	b.n	8005196 <_printf_i+0x22e>
 80051aa:	bf00      	nop
 80051ac:	0800a66e 	.word	0x0800a66e
 80051b0:	0800a67f 	.word	0x0800a67f

080051b4 <_scanf_float>:
 80051b4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80051b8:	b087      	sub	sp, #28
 80051ba:	4617      	mov	r7, r2
 80051bc:	9303      	str	r3, [sp, #12]
 80051be:	688b      	ldr	r3, [r1, #8]
 80051c0:	1e5a      	subs	r2, r3, #1
 80051c2:	f5b2 7fae 	cmp.w	r2, #348	; 0x15c
 80051c6:	bf83      	ittte	hi
 80051c8:	f46f 75ae 	mvnhi.w	r5, #348	; 0x15c
 80051cc:	195b      	addhi	r3, r3, r5
 80051ce:	9302      	strhi	r3, [sp, #8]
 80051d0:	2300      	movls	r3, #0
 80051d2:	bf86      	itte	hi
 80051d4:	f240 135d 	movwhi	r3, #349	; 0x15d
 80051d8:	608b      	strhi	r3, [r1, #8]
 80051da:	9302      	strls	r3, [sp, #8]
 80051dc:	680b      	ldr	r3, [r1, #0]
 80051de:	468b      	mov	fp, r1
 80051e0:	2500      	movs	r5, #0
 80051e2:	f443 63f0 	orr.w	r3, r3, #1920	; 0x780
 80051e6:	f84b 3b1c 	str.w	r3, [fp], #28
 80051ea:	e9cd 5504 	strd	r5, r5, [sp, #16]
 80051ee:	4680      	mov	r8, r0
 80051f0:	460c      	mov	r4, r1
 80051f2:	465e      	mov	r6, fp
 80051f4:	46aa      	mov	sl, r5
 80051f6:	46a9      	mov	r9, r5
 80051f8:	9501      	str	r5, [sp, #4]
 80051fa:	68a2      	ldr	r2, [r4, #8]
 80051fc:	b152      	cbz	r2, 8005214 <_scanf_float+0x60>
 80051fe:	683b      	ldr	r3, [r7, #0]
 8005200:	781b      	ldrb	r3, [r3, #0]
 8005202:	2b4e      	cmp	r3, #78	; 0x4e
 8005204:	d864      	bhi.n	80052d0 <_scanf_float+0x11c>
 8005206:	2b40      	cmp	r3, #64	; 0x40
 8005208:	d83c      	bhi.n	8005284 <_scanf_float+0xd0>
 800520a:	f1a3 012b 	sub.w	r1, r3, #43	; 0x2b
 800520e:	b2c8      	uxtb	r0, r1
 8005210:	280e      	cmp	r0, #14
 8005212:	d93a      	bls.n	800528a <_scanf_float+0xd6>
 8005214:	f1b9 0f00 	cmp.w	r9, #0
 8005218:	d003      	beq.n	8005222 <_scanf_float+0x6e>
 800521a:	6823      	ldr	r3, [r4, #0]
 800521c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8005220:	6023      	str	r3, [r4, #0]
 8005222:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005226:	f1ba 0f01 	cmp.w	sl, #1
 800522a:	f200 8113 	bhi.w	8005454 <_scanf_float+0x2a0>
 800522e:	455e      	cmp	r6, fp
 8005230:	f200 8105 	bhi.w	800543e <_scanf_float+0x28a>
 8005234:	2501      	movs	r5, #1
 8005236:	4628      	mov	r0, r5
 8005238:	b007      	add	sp, #28
 800523a:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800523e:	f1a3 0261 	sub.w	r2, r3, #97	; 0x61
 8005242:	2a0d      	cmp	r2, #13
 8005244:	d8e6      	bhi.n	8005214 <_scanf_float+0x60>
 8005246:	a101      	add	r1, pc, #4	; (adr r1, 800524c <_scanf_float+0x98>)
 8005248:	f851 f022 	ldr.w	pc, [r1, r2, lsl #2]
 800524c:	0800538b 	.word	0x0800538b
 8005250:	08005215 	.word	0x08005215
 8005254:	08005215 	.word	0x08005215
 8005258:	08005215 	.word	0x08005215
 800525c:	080053eb 	.word	0x080053eb
 8005260:	080053c3 	.word	0x080053c3
 8005264:	08005215 	.word	0x08005215
 8005268:	08005215 	.word	0x08005215
 800526c:	08005399 	.word	0x08005399
 8005270:	08005215 	.word	0x08005215
 8005274:	08005215 	.word	0x08005215
 8005278:	08005215 	.word	0x08005215
 800527c:	08005215 	.word	0x08005215
 8005280:	08005351 	.word	0x08005351
 8005284:	f1a3 0241 	sub.w	r2, r3, #65	; 0x41
 8005288:	e7db      	b.n	8005242 <_scanf_float+0x8e>
 800528a:	290e      	cmp	r1, #14
 800528c:	d8c2      	bhi.n	8005214 <_scanf_float+0x60>
 800528e:	a001      	add	r0, pc, #4	; (adr r0, 8005294 <_scanf_float+0xe0>)
 8005290:	f850 f021 	ldr.w	pc, [r0, r1, lsl #2]
 8005294:	08005343 	.word	0x08005343
 8005298:	08005215 	.word	0x08005215
 800529c:	08005343 	.word	0x08005343
 80052a0:	080053d7 	.word	0x080053d7
 80052a4:	08005215 	.word	0x08005215
 80052a8:	080052f1 	.word	0x080052f1
 80052ac:	0800532d 	.word	0x0800532d
 80052b0:	0800532d 	.word	0x0800532d
 80052b4:	0800532d 	.word	0x0800532d
 80052b8:	0800532d 	.word	0x0800532d
 80052bc:	0800532d 	.word	0x0800532d
 80052c0:	0800532d 	.word	0x0800532d
 80052c4:	0800532d 	.word	0x0800532d
 80052c8:	0800532d 	.word	0x0800532d
 80052cc:	0800532d 	.word	0x0800532d
 80052d0:	2b6e      	cmp	r3, #110	; 0x6e
 80052d2:	d809      	bhi.n	80052e8 <_scanf_float+0x134>
 80052d4:	2b60      	cmp	r3, #96	; 0x60
 80052d6:	d8b2      	bhi.n	800523e <_scanf_float+0x8a>
 80052d8:	2b54      	cmp	r3, #84	; 0x54
 80052da:	d077      	beq.n	80053cc <_scanf_float+0x218>
 80052dc:	2b59      	cmp	r3, #89	; 0x59
 80052de:	d199      	bne.n	8005214 <_scanf_float+0x60>
 80052e0:	2d07      	cmp	r5, #7
 80052e2:	d197      	bne.n	8005214 <_scanf_float+0x60>
 80052e4:	2508      	movs	r5, #8
 80052e6:	e029      	b.n	800533c <_scanf_float+0x188>
 80052e8:	2b74      	cmp	r3, #116	; 0x74
 80052ea:	d06f      	beq.n	80053cc <_scanf_float+0x218>
 80052ec:	2b79      	cmp	r3, #121	; 0x79
 80052ee:	e7f6      	b.n	80052de <_scanf_float+0x12a>
 80052f0:	6821      	ldr	r1, [r4, #0]
 80052f2:	05c8      	lsls	r0, r1, #23
 80052f4:	d51a      	bpl.n	800532c <_scanf_float+0x178>
 80052f6:	9b02      	ldr	r3, [sp, #8]
 80052f8:	f021 0180 	bic.w	r1, r1, #128	; 0x80
 80052fc:	6021      	str	r1, [r4, #0]
 80052fe:	f109 0901 	add.w	r9, r9, #1
 8005302:	b11b      	cbz	r3, 800530c <_scanf_float+0x158>
 8005304:	3b01      	subs	r3, #1
 8005306:	3201      	adds	r2, #1
 8005308:	9302      	str	r3, [sp, #8]
 800530a:	60a2      	str	r2, [r4, #8]
 800530c:	68a3      	ldr	r3, [r4, #8]
 800530e:	3b01      	subs	r3, #1
 8005310:	60a3      	str	r3, [r4, #8]
 8005312:	6923      	ldr	r3, [r4, #16]
 8005314:	3301      	adds	r3, #1
 8005316:	6123      	str	r3, [r4, #16]
 8005318:	687b      	ldr	r3, [r7, #4]
 800531a:	3b01      	subs	r3, #1
 800531c:	2b00      	cmp	r3, #0
 800531e:	607b      	str	r3, [r7, #4]
 8005320:	f340 8084 	ble.w	800542c <_scanf_float+0x278>
 8005324:	683b      	ldr	r3, [r7, #0]
 8005326:	3301      	adds	r3, #1
 8005328:	603b      	str	r3, [r7, #0]
 800532a:	e766      	b.n	80051fa <_scanf_float+0x46>
 800532c:	eb1a 0f05 	cmn.w	sl, r5
 8005330:	f47f af70 	bne.w	8005214 <_scanf_float+0x60>
 8005334:	6822      	ldr	r2, [r4, #0]
 8005336:	f422 72c0 	bic.w	r2, r2, #384	; 0x180
 800533a:	6022      	str	r2, [r4, #0]
 800533c:	f806 3b01 	strb.w	r3, [r6], #1
 8005340:	e7e4      	b.n	800530c <_scanf_float+0x158>
 8005342:	6822      	ldr	r2, [r4, #0]
 8005344:	0610      	lsls	r0, r2, #24
 8005346:	f57f af65 	bpl.w	8005214 <_scanf_float+0x60>
 800534a:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800534e:	e7f4      	b.n	800533a <_scanf_float+0x186>
 8005350:	f1ba 0f00 	cmp.w	sl, #0
 8005354:	d10e      	bne.n	8005374 <_scanf_float+0x1c0>
 8005356:	f1b9 0f00 	cmp.w	r9, #0
 800535a:	d10e      	bne.n	800537a <_scanf_float+0x1c6>
 800535c:	6822      	ldr	r2, [r4, #0]
 800535e:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 8005362:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 8005366:	d108      	bne.n	800537a <_scanf_float+0x1c6>
 8005368:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800536c:	6022      	str	r2, [r4, #0]
 800536e:	f04f 0a01 	mov.w	sl, #1
 8005372:	e7e3      	b.n	800533c <_scanf_float+0x188>
 8005374:	f1ba 0f02 	cmp.w	sl, #2
 8005378:	d055      	beq.n	8005426 <_scanf_float+0x272>
 800537a:	2d01      	cmp	r5, #1
 800537c:	d002      	beq.n	8005384 <_scanf_float+0x1d0>
 800537e:	2d04      	cmp	r5, #4
 8005380:	f47f af48 	bne.w	8005214 <_scanf_float+0x60>
 8005384:	3501      	adds	r5, #1
 8005386:	b2ed      	uxtb	r5, r5
 8005388:	e7d8      	b.n	800533c <_scanf_float+0x188>
 800538a:	f1ba 0f01 	cmp.w	sl, #1
 800538e:	f47f af41 	bne.w	8005214 <_scanf_float+0x60>
 8005392:	f04f 0a02 	mov.w	sl, #2
 8005396:	e7d1      	b.n	800533c <_scanf_float+0x188>
 8005398:	b97d      	cbnz	r5, 80053ba <_scanf_float+0x206>
 800539a:	f1b9 0f00 	cmp.w	r9, #0
 800539e:	f47f af3c 	bne.w	800521a <_scanf_float+0x66>
 80053a2:	6822      	ldr	r2, [r4, #0]
 80053a4:	f402 61e0 	and.w	r1, r2, #1792	; 0x700
 80053a8:	f5b1 6fe0 	cmp.w	r1, #1792	; 0x700
 80053ac:	f47f af39 	bne.w	8005222 <_scanf_float+0x6e>
 80053b0:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 80053b4:	6022      	str	r2, [r4, #0]
 80053b6:	2501      	movs	r5, #1
 80053b8:	e7c0      	b.n	800533c <_scanf_float+0x188>
 80053ba:	2d03      	cmp	r5, #3
 80053bc:	d0e2      	beq.n	8005384 <_scanf_float+0x1d0>
 80053be:	2d05      	cmp	r5, #5
 80053c0:	e7de      	b.n	8005380 <_scanf_float+0x1cc>
 80053c2:	2d02      	cmp	r5, #2
 80053c4:	f47f af26 	bne.w	8005214 <_scanf_float+0x60>
 80053c8:	2503      	movs	r5, #3
 80053ca:	e7b7      	b.n	800533c <_scanf_float+0x188>
 80053cc:	2d06      	cmp	r5, #6
 80053ce:	f47f af21 	bne.w	8005214 <_scanf_float+0x60>
 80053d2:	2507      	movs	r5, #7
 80053d4:	e7b2      	b.n	800533c <_scanf_float+0x188>
 80053d6:	6822      	ldr	r2, [r4, #0]
 80053d8:	0591      	lsls	r1, r2, #22
 80053da:	f57f af1b 	bpl.w	8005214 <_scanf_float+0x60>
 80053de:	f422 7220 	bic.w	r2, r2, #640	; 0x280
 80053e2:	6022      	str	r2, [r4, #0]
 80053e4:	f8cd 9004 	str.w	r9, [sp, #4]
 80053e8:	e7a8      	b.n	800533c <_scanf_float+0x188>
 80053ea:	6822      	ldr	r2, [r4, #0]
 80053ec:	f402 61a0 	and.w	r1, r2, #1280	; 0x500
 80053f0:	f5b1 6f80 	cmp.w	r1, #1024	; 0x400
 80053f4:	d006      	beq.n	8005404 <_scanf_float+0x250>
 80053f6:	0550      	lsls	r0, r2, #21
 80053f8:	f57f af0c 	bpl.w	8005214 <_scanf_float+0x60>
 80053fc:	f1b9 0f00 	cmp.w	r9, #0
 8005400:	f43f af0f 	beq.w	8005222 <_scanf_float+0x6e>
 8005404:	0591      	lsls	r1, r2, #22
 8005406:	bf58      	it	pl
 8005408:	9901      	ldrpl	r1, [sp, #4]
 800540a:	f422 62f0 	bic.w	r2, r2, #1920	; 0x780
 800540e:	bf58      	it	pl
 8005410:	eba9 0101 	subpl.w	r1, r9, r1
 8005414:	f442 72c0 	orr.w	r2, r2, #384	; 0x180
 8005418:	bf58      	it	pl
 800541a:	e9cd 1604 	strdpl	r1, r6, [sp, #16]
 800541e:	6022      	str	r2, [r4, #0]
 8005420:	f04f 0900 	mov.w	r9, #0
 8005424:	e78a      	b.n	800533c <_scanf_float+0x188>
 8005426:	f04f 0a03 	mov.w	sl, #3
 800542a:	e787      	b.n	800533c <_scanf_float+0x188>
 800542c:	f8d4 3180 	ldr.w	r3, [r4, #384]	; 0x180
 8005430:	4639      	mov	r1, r7
 8005432:	4640      	mov	r0, r8
 8005434:	4798      	blx	r3
 8005436:	2800      	cmp	r0, #0
 8005438:	f43f aedf 	beq.w	80051fa <_scanf_float+0x46>
 800543c:	e6ea      	b.n	8005214 <_scanf_float+0x60>
 800543e:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005442:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 8005446:	463a      	mov	r2, r7
 8005448:	4640      	mov	r0, r8
 800544a:	4798      	blx	r3
 800544c:	6923      	ldr	r3, [r4, #16]
 800544e:	3b01      	subs	r3, #1
 8005450:	6123      	str	r3, [r4, #16]
 8005452:	e6ec      	b.n	800522e <_scanf_float+0x7a>
 8005454:	1e6b      	subs	r3, r5, #1
 8005456:	2b06      	cmp	r3, #6
 8005458:	d825      	bhi.n	80054a6 <_scanf_float+0x2f2>
 800545a:	2d02      	cmp	r5, #2
 800545c:	d836      	bhi.n	80054cc <_scanf_float+0x318>
 800545e:	455e      	cmp	r6, fp
 8005460:	f67f aee8 	bls.w	8005234 <_scanf_float+0x80>
 8005464:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005468:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 800546c:	463a      	mov	r2, r7
 800546e:	4640      	mov	r0, r8
 8005470:	4798      	blx	r3
 8005472:	6923      	ldr	r3, [r4, #16]
 8005474:	3b01      	subs	r3, #1
 8005476:	6123      	str	r3, [r4, #16]
 8005478:	e7f1      	b.n	800545e <_scanf_float+0x2aa>
 800547a:	9802      	ldr	r0, [sp, #8]
 800547c:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005480:	f810 1d01 	ldrb.w	r1, [r0, #-1]!
 8005484:	9002      	str	r0, [sp, #8]
 8005486:	463a      	mov	r2, r7
 8005488:	4640      	mov	r0, r8
 800548a:	4798      	blx	r3
 800548c:	6923      	ldr	r3, [r4, #16]
 800548e:	3b01      	subs	r3, #1
 8005490:	6123      	str	r3, [r4, #16]
 8005492:	f10a 3aff 	add.w	sl, sl, #4294967295
 8005496:	fa5f fa8a 	uxtb.w	sl, sl
 800549a:	f1ba 0f02 	cmp.w	sl, #2
 800549e:	d1ec      	bne.n	800547a <_scanf_float+0x2c6>
 80054a0:	3d03      	subs	r5, #3
 80054a2:	b2ed      	uxtb	r5, r5
 80054a4:	1b76      	subs	r6, r6, r5
 80054a6:	6823      	ldr	r3, [r4, #0]
 80054a8:	05da      	lsls	r2, r3, #23
 80054aa:	d52f      	bpl.n	800550c <_scanf_float+0x358>
 80054ac:	055b      	lsls	r3, r3, #21
 80054ae:	d510      	bpl.n	80054d2 <_scanf_float+0x31e>
 80054b0:	455e      	cmp	r6, fp
 80054b2:	f67f aebf 	bls.w	8005234 <_scanf_float+0x80>
 80054b6:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80054ba:	f816 1d01 	ldrb.w	r1, [r6, #-1]!
 80054be:	463a      	mov	r2, r7
 80054c0:	4640      	mov	r0, r8
 80054c2:	4798      	blx	r3
 80054c4:	6923      	ldr	r3, [r4, #16]
 80054c6:	3b01      	subs	r3, #1
 80054c8:	6123      	str	r3, [r4, #16]
 80054ca:	e7f1      	b.n	80054b0 <_scanf_float+0x2fc>
 80054cc:	46aa      	mov	sl, r5
 80054ce:	9602      	str	r6, [sp, #8]
 80054d0:	e7df      	b.n	8005492 <_scanf_float+0x2de>
 80054d2:	f816 1c01 	ldrb.w	r1, [r6, #-1]
 80054d6:	6923      	ldr	r3, [r4, #16]
 80054d8:	2965      	cmp	r1, #101	; 0x65
 80054da:	f103 33ff 	add.w	r3, r3, #4294967295
 80054de:	f106 35ff 	add.w	r5, r6, #4294967295
 80054e2:	6123      	str	r3, [r4, #16]
 80054e4:	d00c      	beq.n	8005500 <_scanf_float+0x34c>
 80054e6:	2945      	cmp	r1, #69	; 0x45
 80054e8:	d00a      	beq.n	8005500 <_scanf_float+0x34c>
 80054ea:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 80054ee:	463a      	mov	r2, r7
 80054f0:	4640      	mov	r0, r8
 80054f2:	4798      	blx	r3
 80054f4:	6923      	ldr	r3, [r4, #16]
 80054f6:	f816 1c02 	ldrb.w	r1, [r6, #-2]
 80054fa:	3b01      	subs	r3, #1
 80054fc:	1eb5      	subs	r5, r6, #2
 80054fe:	6123      	str	r3, [r4, #16]
 8005500:	f8d4 317c 	ldr.w	r3, [r4, #380]	; 0x17c
 8005504:	463a      	mov	r2, r7
 8005506:	4640      	mov	r0, r8
 8005508:	4798      	blx	r3
 800550a:	462e      	mov	r6, r5
 800550c:	6825      	ldr	r5, [r4, #0]
 800550e:	f015 0510 	ands.w	r5, r5, #16
 8005512:	d159      	bne.n	80055c8 <_scanf_float+0x414>
 8005514:	7035      	strb	r5, [r6, #0]
 8005516:	6823      	ldr	r3, [r4, #0]
 8005518:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 800551c:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005520:	d11b      	bne.n	800555a <_scanf_float+0x3a6>
 8005522:	9b01      	ldr	r3, [sp, #4]
 8005524:	454b      	cmp	r3, r9
 8005526:	eba3 0209 	sub.w	r2, r3, r9
 800552a:	d123      	bne.n	8005574 <_scanf_float+0x3c0>
 800552c:	2200      	movs	r2, #0
 800552e:	4659      	mov	r1, fp
 8005530:	4640      	mov	r0, r8
 8005532:	f000 ff0b 	bl	800634c <_strtod_r>
 8005536:	6822      	ldr	r2, [r4, #0]
 8005538:	9b03      	ldr	r3, [sp, #12]
 800553a:	f012 0f02 	tst.w	r2, #2
 800553e:	ec57 6b10 	vmov	r6, r7, d0
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	d021      	beq.n	800558a <_scanf_float+0x3d6>
 8005546:	9903      	ldr	r1, [sp, #12]
 8005548:	1d1a      	adds	r2, r3, #4
 800554a:	600a      	str	r2, [r1, #0]
 800554c:	681b      	ldr	r3, [r3, #0]
 800554e:	e9c3 6700 	strd	r6, r7, [r3]
 8005552:	68e3      	ldr	r3, [r4, #12]
 8005554:	3301      	adds	r3, #1
 8005556:	60e3      	str	r3, [r4, #12]
 8005558:	e66d      	b.n	8005236 <_scanf_float+0x82>
 800555a:	9b04      	ldr	r3, [sp, #16]
 800555c:	2b00      	cmp	r3, #0
 800555e:	d0e5      	beq.n	800552c <_scanf_float+0x378>
 8005560:	9905      	ldr	r1, [sp, #20]
 8005562:	230a      	movs	r3, #10
 8005564:	462a      	mov	r2, r5
 8005566:	3101      	adds	r1, #1
 8005568:	4640      	mov	r0, r8
 800556a:	f000 ff77 	bl	800645c <_strtol_r>
 800556e:	9b04      	ldr	r3, [sp, #16]
 8005570:	9e05      	ldr	r6, [sp, #20]
 8005572:	1ac2      	subs	r2, r0, r3
 8005574:	f204 136f 	addw	r3, r4, #367	; 0x16f
 8005578:	429e      	cmp	r6, r3
 800557a:	bf28      	it	cs
 800557c:	f504 76b7 	addcs.w	r6, r4, #366	; 0x16e
 8005580:	4912      	ldr	r1, [pc, #72]	; (80055cc <_scanf_float+0x418>)
 8005582:	4630      	mov	r0, r6
 8005584:	f000 f89e 	bl	80056c4 <siprintf>
 8005588:	e7d0      	b.n	800552c <_scanf_float+0x378>
 800558a:	9903      	ldr	r1, [sp, #12]
 800558c:	f012 0f04 	tst.w	r2, #4
 8005590:	f103 0204 	add.w	r2, r3, #4
 8005594:	600a      	str	r2, [r1, #0]
 8005596:	d1d9      	bne.n	800554c <_scanf_float+0x398>
 8005598:	f8d3 8000 	ldr.w	r8, [r3]
 800559c:	ee10 2a10 	vmov	r2, s0
 80055a0:	ee10 0a10 	vmov	r0, s0
 80055a4:	463b      	mov	r3, r7
 80055a6:	4639      	mov	r1, r7
 80055a8:	f7fb fac8 	bl	8000b3c <__aeabi_dcmpun>
 80055ac:	b128      	cbz	r0, 80055ba <_scanf_float+0x406>
 80055ae:	4808      	ldr	r0, [pc, #32]	; (80055d0 <_scanf_float+0x41c>)
 80055b0:	f000 f84e 	bl	8005650 <nanf>
 80055b4:	ed88 0a00 	vstr	s0, [r8]
 80055b8:	e7cb      	b.n	8005552 <_scanf_float+0x39e>
 80055ba:	4630      	mov	r0, r6
 80055bc:	4639      	mov	r1, r7
 80055be:	f7fb fb1b 	bl	8000bf8 <__aeabi_d2f>
 80055c2:	f8c8 0000 	str.w	r0, [r8]
 80055c6:	e7c4      	b.n	8005552 <_scanf_float+0x39e>
 80055c8:	2500      	movs	r5, #0
 80055ca:	e634      	b.n	8005236 <_scanf_float+0x82>
 80055cc:	0800a690 	.word	0x0800a690
 80055d0:	0800a793 	.word	0x0800a793

080055d4 <rand>:
 80055d4:	4b16      	ldr	r3, [pc, #88]	; (8005630 <rand+0x5c>)
 80055d6:	b510      	push	{r4, lr}
 80055d8:	681c      	ldr	r4, [r3, #0]
 80055da:	6ba3      	ldr	r3, [r4, #56]	; 0x38
 80055dc:	b9b3      	cbnz	r3, 800560c <rand+0x38>
 80055de:	2018      	movs	r0, #24
 80055e0:	f002 f95e 	bl	80078a0 <malloc>
 80055e4:	63a0      	str	r0, [r4, #56]	; 0x38
 80055e6:	b928      	cbnz	r0, 80055f4 <rand+0x20>
 80055e8:	4602      	mov	r2, r0
 80055ea:	4b12      	ldr	r3, [pc, #72]	; (8005634 <rand+0x60>)
 80055ec:	4812      	ldr	r0, [pc, #72]	; (8005638 <rand+0x64>)
 80055ee:	214e      	movs	r1, #78	; 0x4e
 80055f0:	f000 ff36 	bl	8006460 <__assert_func>
 80055f4:	4a11      	ldr	r2, [pc, #68]	; (800563c <rand+0x68>)
 80055f6:	4b12      	ldr	r3, [pc, #72]	; (8005640 <rand+0x6c>)
 80055f8:	e9c0 2300 	strd	r2, r3, [r0]
 80055fc:	4b11      	ldr	r3, [pc, #68]	; (8005644 <rand+0x70>)
 80055fe:	6083      	str	r3, [r0, #8]
 8005600:	230b      	movs	r3, #11
 8005602:	8183      	strh	r3, [r0, #12]
 8005604:	2201      	movs	r2, #1
 8005606:	2300      	movs	r3, #0
 8005608:	e9c0 2304 	strd	r2, r3, [r0, #16]
 800560c:	6ba4      	ldr	r4, [r4, #56]	; 0x38
 800560e:	4a0e      	ldr	r2, [pc, #56]	; (8005648 <rand+0x74>)
 8005610:	6920      	ldr	r0, [r4, #16]
 8005612:	6963      	ldr	r3, [r4, #20]
 8005614:	490d      	ldr	r1, [pc, #52]	; (800564c <rand+0x78>)
 8005616:	4342      	muls	r2, r0
 8005618:	fb01 2203 	mla	r2, r1, r3, r2
 800561c:	fba0 0101 	umull	r0, r1, r0, r1
 8005620:	1c43      	adds	r3, r0, #1
 8005622:	eb42 0001 	adc.w	r0, r2, r1
 8005626:	e9c4 3004 	strd	r3, r0, [r4, #16]
 800562a:	f020 4000 	bic.w	r0, r0, #2147483648	; 0x80000000
 800562e:	bd10      	pop	{r4, pc}
 8005630:	20000014 	.word	0x20000014
 8005634:	0800a695 	.word	0x0800a695
 8005638:	0800a6ac 	.word	0x0800a6ac
 800563c:	abcd330e 	.word	0xabcd330e
 8005640:	e66d1234 	.word	0xe66d1234
 8005644:	0005deec 	.word	0x0005deec
 8005648:	5851f42d 	.word	0x5851f42d
 800564c:	4c957f2d 	.word	0x4c957f2d

08005650 <nanf>:
 8005650:	ed9f 0a01 	vldr	s0, [pc, #4]	; 8005658 <nanf+0x8>
 8005654:	4770      	bx	lr
 8005656:	bf00      	nop
 8005658:	7fc00000 	.word	0x7fc00000

0800565c <sniprintf>:
 800565c:	b40c      	push	{r2, r3}
 800565e:	b530      	push	{r4, r5, lr}
 8005660:	4b17      	ldr	r3, [pc, #92]	; (80056c0 <sniprintf+0x64>)
 8005662:	1e0c      	subs	r4, r1, #0
 8005664:	681d      	ldr	r5, [r3, #0]
 8005666:	b09d      	sub	sp, #116	; 0x74
 8005668:	da08      	bge.n	800567c <sniprintf+0x20>
 800566a:	238b      	movs	r3, #139	; 0x8b
 800566c:	602b      	str	r3, [r5, #0]
 800566e:	f04f 30ff 	mov.w	r0, #4294967295
 8005672:	b01d      	add	sp, #116	; 0x74
 8005674:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005678:	b002      	add	sp, #8
 800567a:	4770      	bx	lr
 800567c:	f44f 7302 	mov.w	r3, #520	; 0x208
 8005680:	f8ad 3014 	strh.w	r3, [sp, #20]
 8005684:	bf14      	ite	ne
 8005686:	f104 33ff 	addne.w	r3, r4, #4294967295
 800568a:	4623      	moveq	r3, r4
 800568c:	9304      	str	r3, [sp, #16]
 800568e:	9307      	str	r3, [sp, #28]
 8005690:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8005694:	9002      	str	r0, [sp, #8]
 8005696:	9006      	str	r0, [sp, #24]
 8005698:	f8ad 3016 	strh.w	r3, [sp, #22]
 800569c:	9a20      	ldr	r2, [sp, #128]	; 0x80
 800569e:	ab21      	add	r3, sp, #132	; 0x84
 80056a0:	a902      	add	r1, sp, #8
 80056a2:	4628      	mov	r0, r5
 80056a4:	9301      	str	r3, [sp, #4]
 80056a6:	f002 ff29 	bl	80084fc <_svfiprintf_r>
 80056aa:	1c43      	adds	r3, r0, #1
 80056ac:	bfbc      	itt	lt
 80056ae:	238b      	movlt	r3, #139	; 0x8b
 80056b0:	602b      	strlt	r3, [r5, #0]
 80056b2:	2c00      	cmp	r4, #0
 80056b4:	d0dd      	beq.n	8005672 <sniprintf+0x16>
 80056b6:	9b02      	ldr	r3, [sp, #8]
 80056b8:	2200      	movs	r2, #0
 80056ba:	701a      	strb	r2, [r3, #0]
 80056bc:	e7d9      	b.n	8005672 <sniprintf+0x16>
 80056be:	bf00      	nop
 80056c0:	20000014 	.word	0x20000014

080056c4 <siprintf>:
 80056c4:	b40e      	push	{r1, r2, r3}
 80056c6:	b500      	push	{lr}
 80056c8:	b09c      	sub	sp, #112	; 0x70
 80056ca:	ab1d      	add	r3, sp, #116	; 0x74
 80056cc:	9002      	str	r0, [sp, #8]
 80056ce:	9006      	str	r0, [sp, #24]
 80056d0:	f06f 4100 	mvn.w	r1, #2147483648	; 0x80000000
 80056d4:	4809      	ldr	r0, [pc, #36]	; (80056fc <siprintf+0x38>)
 80056d6:	9107      	str	r1, [sp, #28]
 80056d8:	9104      	str	r1, [sp, #16]
 80056da:	4909      	ldr	r1, [pc, #36]	; (8005700 <siprintf+0x3c>)
 80056dc:	f853 2b04 	ldr.w	r2, [r3], #4
 80056e0:	9105      	str	r1, [sp, #20]
 80056e2:	6800      	ldr	r0, [r0, #0]
 80056e4:	9301      	str	r3, [sp, #4]
 80056e6:	a902      	add	r1, sp, #8
 80056e8:	f002 ff08 	bl	80084fc <_svfiprintf_r>
 80056ec:	9b02      	ldr	r3, [sp, #8]
 80056ee:	2200      	movs	r2, #0
 80056f0:	701a      	strb	r2, [r3, #0]
 80056f2:	b01c      	add	sp, #112	; 0x70
 80056f4:	f85d eb04 	ldr.w	lr, [sp], #4
 80056f8:	b003      	add	sp, #12
 80056fa:	4770      	bx	lr
 80056fc:	20000014 	.word	0x20000014
 8005700:	ffff0208 	.word	0xffff0208

08005704 <sulp>:
 8005704:	b570      	push	{r4, r5, r6, lr}
 8005706:	4604      	mov	r4, r0
 8005708:	460d      	mov	r5, r1
 800570a:	ec45 4b10 	vmov	d0, r4, r5
 800570e:	4616      	mov	r6, r2
 8005710:	f002 fc52 	bl	8007fb8 <__ulp>
 8005714:	ec51 0b10 	vmov	r0, r1, d0
 8005718:	b17e      	cbz	r6, 800573a <sulp+0x36>
 800571a:	f3c5 530a 	ubfx	r3, r5, #20, #11
 800571e:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005722:	2b00      	cmp	r3, #0
 8005724:	dd09      	ble.n	800573a <sulp+0x36>
 8005726:	051b      	lsls	r3, r3, #20
 8005728:	f103 557f 	add.w	r5, r3, #1069547520	; 0x3fc00000
 800572c:	2400      	movs	r4, #0
 800572e:	f505 1540 	add.w	r5, r5, #3145728	; 0x300000
 8005732:	4622      	mov	r2, r4
 8005734:	462b      	mov	r3, r5
 8005736:	f7fa ff67 	bl	8000608 <__aeabi_dmul>
 800573a:	bd70      	pop	{r4, r5, r6, pc}
 800573c:	0000      	movs	r0, r0
	...

08005740 <_strtod_l>:
 8005740:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8005744:	ed2d 8b02 	vpush	{d8}
 8005748:	b09d      	sub	sp, #116	; 0x74
 800574a:	461f      	mov	r7, r3
 800574c:	2300      	movs	r3, #0
 800574e:	9318      	str	r3, [sp, #96]	; 0x60
 8005750:	4ba2      	ldr	r3, [pc, #648]	; (80059dc <_strtod_l+0x29c>)
 8005752:	9213      	str	r2, [sp, #76]	; 0x4c
 8005754:	681b      	ldr	r3, [r3, #0]
 8005756:	9305      	str	r3, [sp, #20]
 8005758:	4604      	mov	r4, r0
 800575a:	4618      	mov	r0, r3
 800575c:	4688      	mov	r8, r1
 800575e:	f7fa fd3f 	bl	80001e0 <strlen>
 8005762:	f04f 0a00 	mov.w	sl, #0
 8005766:	4605      	mov	r5, r0
 8005768:	f04f 0b00 	mov.w	fp, #0
 800576c:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 8005770:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005772:	781a      	ldrb	r2, [r3, #0]
 8005774:	2a2b      	cmp	r2, #43	; 0x2b
 8005776:	d04e      	beq.n	8005816 <_strtod_l+0xd6>
 8005778:	d83b      	bhi.n	80057f2 <_strtod_l+0xb2>
 800577a:	2a0d      	cmp	r2, #13
 800577c:	d834      	bhi.n	80057e8 <_strtod_l+0xa8>
 800577e:	2a08      	cmp	r2, #8
 8005780:	d834      	bhi.n	80057ec <_strtod_l+0xac>
 8005782:	2a00      	cmp	r2, #0
 8005784:	d03e      	beq.n	8005804 <_strtod_l+0xc4>
 8005786:	2300      	movs	r3, #0
 8005788:	930a      	str	r3, [sp, #40]	; 0x28
 800578a:	9e17      	ldr	r6, [sp, #92]	; 0x5c
 800578c:	7833      	ldrb	r3, [r6, #0]
 800578e:	2b30      	cmp	r3, #48	; 0x30
 8005790:	f040 80b0 	bne.w	80058f4 <_strtod_l+0x1b4>
 8005794:	7873      	ldrb	r3, [r6, #1]
 8005796:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 800579a:	2b58      	cmp	r3, #88	; 0x58
 800579c:	d168      	bne.n	8005870 <_strtod_l+0x130>
 800579e:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057a0:	9301      	str	r3, [sp, #4]
 80057a2:	ab18      	add	r3, sp, #96	; 0x60
 80057a4:	9702      	str	r7, [sp, #8]
 80057a6:	9300      	str	r3, [sp, #0]
 80057a8:	4a8d      	ldr	r2, [pc, #564]	; (80059e0 <_strtod_l+0x2a0>)
 80057aa:	ab19      	add	r3, sp, #100	; 0x64
 80057ac:	a917      	add	r1, sp, #92	; 0x5c
 80057ae:	4620      	mov	r0, r4
 80057b0:	f001 fd6a 	bl	8007288 <__gethex>
 80057b4:	f010 0707 	ands.w	r7, r0, #7
 80057b8:	4605      	mov	r5, r0
 80057ba:	d005      	beq.n	80057c8 <_strtod_l+0x88>
 80057bc:	2f06      	cmp	r7, #6
 80057be:	d12c      	bne.n	800581a <_strtod_l+0xda>
 80057c0:	3601      	adds	r6, #1
 80057c2:	2300      	movs	r3, #0
 80057c4:	9617      	str	r6, [sp, #92]	; 0x5c
 80057c6:	930a      	str	r3, [sp, #40]	; 0x28
 80057c8:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 80057ca:	2b00      	cmp	r3, #0
 80057cc:	f040 8590 	bne.w	80062f0 <_strtod_l+0xbb0>
 80057d0:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 80057d2:	b1eb      	cbz	r3, 8005810 <_strtod_l+0xd0>
 80057d4:	4652      	mov	r2, sl
 80057d6:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 80057da:	ec43 2b10 	vmov	d0, r2, r3
 80057de:	b01d      	add	sp, #116	; 0x74
 80057e0:	ecbd 8b02 	vpop	{d8}
 80057e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80057e8:	2a20      	cmp	r2, #32
 80057ea:	d1cc      	bne.n	8005786 <_strtod_l+0x46>
 80057ec:	3301      	adds	r3, #1
 80057ee:	9317      	str	r3, [sp, #92]	; 0x5c
 80057f0:	e7be      	b.n	8005770 <_strtod_l+0x30>
 80057f2:	2a2d      	cmp	r2, #45	; 0x2d
 80057f4:	d1c7      	bne.n	8005786 <_strtod_l+0x46>
 80057f6:	2201      	movs	r2, #1
 80057f8:	920a      	str	r2, [sp, #40]	; 0x28
 80057fa:	1c5a      	adds	r2, r3, #1
 80057fc:	9217      	str	r2, [sp, #92]	; 0x5c
 80057fe:	785b      	ldrb	r3, [r3, #1]
 8005800:	2b00      	cmp	r3, #0
 8005802:	d1c2      	bne.n	800578a <_strtod_l+0x4a>
 8005804:	9b13      	ldr	r3, [sp, #76]	; 0x4c
 8005806:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 800580a:	2b00      	cmp	r3, #0
 800580c:	f040 856e 	bne.w	80062ec <_strtod_l+0xbac>
 8005810:	4652      	mov	r2, sl
 8005812:	465b      	mov	r3, fp
 8005814:	e7e1      	b.n	80057da <_strtod_l+0x9a>
 8005816:	2200      	movs	r2, #0
 8005818:	e7ee      	b.n	80057f8 <_strtod_l+0xb8>
 800581a:	9a18      	ldr	r2, [sp, #96]	; 0x60
 800581c:	b13a      	cbz	r2, 800582e <_strtod_l+0xee>
 800581e:	2135      	movs	r1, #53	; 0x35
 8005820:	a81a      	add	r0, sp, #104	; 0x68
 8005822:	f002 fcd4 	bl	80081ce <__copybits>
 8005826:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005828:	4620      	mov	r0, r4
 800582a:	f002 f893 	bl	8007954 <_Bfree>
 800582e:	3f01      	subs	r7, #1
 8005830:	2f04      	cmp	r7, #4
 8005832:	d806      	bhi.n	8005842 <_strtod_l+0x102>
 8005834:	e8df f007 	tbb	[pc, r7]
 8005838:	1714030a 	.word	0x1714030a
 800583c:	0a          	.byte	0x0a
 800583d:	00          	.byte	0x00
 800583e:	e9dd ab1a 	ldrd	sl, fp, [sp, #104]	; 0x68
 8005842:	0728      	lsls	r0, r5, #28
 8005844:	d5c0      	bpl.n	80057c8 <_strtod_l+0x88>
 8005846:	f04b 4b00 	orr.w	fp, fp, #2147483648	; 0x80000000
 800584a:	e7bd      	b.n	80057c8 <_strtod_l+0x88>
 800584c:	e9dd a31a 	ldrd	sl, r3, [sp, #104]	; 0x68
 8005850:	9a19      	ldr	r2, [sp, #100]	; 0x64
 8005852:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 8005856:	f202 4233 	addw	r2, r2, #1075	; 0x433
 800585a:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 800585e:	e7f0      	b.n	8005842 <_strtod_l+0x102>
 8005860:	f8df b180 	ldr.w	fp, [pc, #384]	; 80059e4 <_strtod_l+0x2a4>
 8005864:	e7ed      	b.n	8005842 <_strtod_l+0x102>
 8005866:	f06f 4b00 	mvn.w	fp, #2147483648	; 0x80000000
 800586a:	f04f 3aff 	mov.w	sl, #4294967295
 800586e:	e7e8      	b.n	8005842 <_strtod_l+0x102>
 8005870:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005872:	1c5a      	adds	r2, r3, #1
 8005874:	9217      	str	r2, [sp, #92]	; 0x5c
 8005876:	785b      	ldrb	r3, [r3, #1]
 8005878:	2b30      	cmp	r3, #48	; 0x30
 800587a:	d0f9      	beq.n	8005870 <_strtod_l+0x130>
 800587c:	2b00      	cmp	r3, #0
 800587e:	d0a3      	beq.n	80057c8 <_strtod_l+0x88>
 8005880:	2301      	movs	r3, #1
 8005882:	f04f 0900 	mov.w	r9, #0
 8005886:	9304      	str	r3, [sp, #16]
 8005888:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800588a:	9308      	str	r3, [sp, #32]
 800588c:	f8cd 901c 	str.w	r9, [sp, #28]
 8005890:	464f      	mov	r7, r9
 8005892:	220a      	movs	r2, #10
 8005894:	9817      	ldr	r0, [sp, #92]	; 0x5c
 8005896:	7806      	ldrb	r6, [r0, #0]
 8005898:	f1a6 0330 	sub.w	r3, r6, #48	; 0x30
 800589c:	b2d9      	uxtb	r1, r3
 800589e:	2909      	cmp	r1, #9
 80058a0:	d92a      	bls.n	80058f8 <_strtod_l+0x1b8>
 80058a2:	9905      	ldr	r1, [sp, #20]
 80058a4:	462a      	mov	r2, r5
 80058a6:	f003 f89b 	bl	80089e0 <strncmp>
 80058aa:	b398      	cbz	r0, 8005914 <_strtod_l+0x1d4>
 80058ac:	2000      	movs	r0, #0
 80058ae:	4632      	mov	r2, r6
 80058b0:	463d      	mov	r5, r7
 80058b2:	9005      	str	r0, [sp, #20]
 80058b4:	4603      	mov	r3, r0
 80058b6:	2a65      	cmp	r2, #101	; 0x65
 80058b8:	d001      	beq.n	80058be <_strtod_l+0x17e>
 80058ba:	2a45      	cmp	r2, #69	; 0x45
 80058bc:	d118      	bne.n	80058f0 <_strtod_l+0x1b0>
 80058be:	b91d      	cbnz	r5, 80058c8 <_strtod_l+0x188>
 80058c0:	9a04      	ldr	r2, [sp, #16]
 80058c2:	4302      	orrs	r2, r0
 80058c4:	d09e      	beq.n	8005804 <_strtod_l+0xc4>
 80058c6:	2500      	movs	r5, #0
 80058c8:	f8dd 805c 	ldr.w	r8, [sp, #92]	; 0x5c
 80058cc:	f108 0201 	add.w	r2, r8, #1
 80058d0:	9217      	str	r2, [sp, #92]	; 0x5c
 80058d2:	f898 2001 	ldrb.w	r2, [r8, #1]
 80058d6:	2a2b      	cmp	r2, #43	; 0x2b
 80058d8:	d075      	beq.n	80059c6 <_strtod_l+0x286>
 80058da:	2a2d      	cmp	r2, #45	; 0x2d
 80058dc:	d07b      	beq.n	80059d6 <_strtod_l+0x296>
 80058de:	f04f 0c00 	mov.w	ip, #0
 80058e2:	f1a2 0130 	sub.w	r1, r2, #48	; 0x30
 80058e6:	2909      	cmp	r1, #9
 80058e8:	f240 8082 	bls.w	80059f0 <_strtod_l+0x2b0>
 80058ec:	f8cd 805c 	str.w	r8, [sp, #92]	; 0x5c
 80058f0:	2600      	movs	r6, #0
 80058f2:	e09d      	b.n	8005a30 <_strtod_l+0x2f0>
 80058f4:	2300      	movs	r3, #0
 80058f6:	e7c4      	b.n	8005882 <_strtod_l+0x142>
 80058f8:	2f08      	cmp	r7, #8
 80058fa:	bfd8      	it	le
 80058fc:	9907      	ldrle	r1, [sp, #28]
 80058fe:	f100 0001 	add.w	r0, r0, #1
 8005902:	bfda      	itte	le
 8005904:	fb02 3301 	mlale	r3, r2, r1, r3
 8005908:	9307      	strle	r3, [sp, #28]
 800590a:	fb02 3909 	mlagt	r9, r2, r9, r3
 800590e:	3701      	adds	r7, #1
 8005910:	9017      	str	r0, [sp, #92]	; 0x5c
 8005912:	e7bf      	b.n	8005894 <_strtod_l+0x154>
 8005914:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005916:	195a      	adds	r2, r3, r5
 8005918:	9217      	str	r2, [sp, #92]	; 0x5c
 800591a:	5d5a      	ldrb	r2, [r3, r5]
 800591c:	2f00      	cmp	r7, #0
 800591e:	d037      	beq.n	8005990 <_strtod_l+0x250>
 8005920:	9005      	str	r0, [sp, #20]
 8005922:	463d      	mov	r5, r7
 8005924:	f1a2 0330 	sub.w	r3, r2, #48	; 0x30
 8005928:	2b09      	cmp	r3, #9
 800592a:	d912      	bls.n	8005952 <_strtod_l+0x212>
 800592c:	2301      	movs	r3, #1
 800592e:	e7c2      	b.n	80058b6 <_strtod_l+0x176>
 8005930:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005932:	1c5a      	adds	r2, r3, #1
 8005934:	9217      	str	r2, [sp, #92]	; 0x5c
 8005936:	785a      	ldrb	r2, [r3, #1]
 8005938:	3001      	adds	r0, #1
 800593a:	2a30      	cmp	r2, #48	; 0x30
 800593c:	d0f8      	beq.n	8005930 <_strtod_l+0x1f0>
 800593e:	f1a2 0331 	sub.w	r3, r2, #49	; 0x31
 8005942:	2b08      	cmp	r3, #8
 8005944:	f200 84d9 	bhi.w	80062fa <_strtod_l+0xbba>
 8005948:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 800594a:	9005      	str	r0, [sp, #20]
 800594c:	2000      	movs	r0, #0
 800594e:	9308      	str	r3, [sp, #32]
 8005950:	4605      	mov	r5, r0
 8005952:	3a30      	subs	r2, #48	; 0x30
 8005954:	f100 0301 	add.w	r3, r0, #1
 8005958:	d014      	beq.n	8005984 <_strtod_l+0x244>
 800595a:	9905      	ldr	r1, [sp, #20]
 800595c:	4419      	add	r1, r3
 800595e:	9105      	str	r1, [sp, #20]
 8005960:	462b      	mov	r3, r5
 8005962:	eb00 0e05 	add.w	lr, r0, r5
 8005966:	210a      	movs	r1, #10
 8005968:	4573      	cmp	r3, lr
 800596a:	d113      	bne.n	8005994 <_strtod_l+0x254>
 800596c:	182b      	adds	r3, r5, r0
 800596e:	2b08      	cmp	r3, #8
 8005970:	f105 0501 	add.w	r5, r5, #1
 8005974:	4405      	add	r5, r0
 8005976:	dc1c      	bgt.n	80059b2 <_strtod_l+0x272>
 8005978:	9907      	ldr	r1, [sp, #28]
 800597a:	230a      	movs	r3, #10
 800597c:	fb03 2301 	mla	r3, r3, r1, r2
 8005980:	9307      	str	r3, [sp, #28]
 8005982:	2300      	movs	r3, #0
 8005984:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005986:	1c51      	adds	r1, r2, #1
 8005988:	9117      	str	r1, [sp, #92]	; 0x5c
 800598a:	7852      	ldrb	r2, [r2, #1]
 800598c:	4618      	mov	r0, r3
 800598e:	e7c9      	b.n	8005924 <_strtod_l+0x1e4>
 8005990:	4638      	mov	r0, r7
 8005992:	e7d2      	b.n	800593a <_strtod_l+0x1fa>
 8005994:	2b08      	cmp	r3, #8
 8005996:	dc04      	bgt.n	80059a2 <_strtod_l+0x262>
 8005998:	9e07      	ldr	r6, [sp, #28]
 800599a:	434e      	muls	r6, r1
 800599c:	9607      	str	r6, [sp, #28]
 800599e:	3301      	adds	r3, #1
 80059a0:	e7e2      	b.n	8005968 <_strtod_l+0x228>
 80059a2:	f103 0c01 	add.w	ip, r3, #1
 80059a6:	f1bc 0f10 	cmp.w	ip, #16
 80059aa:	bfd8      	it	le
 80059ac:	fb01 f909 	mulle.w	r9, r1, r9
 80059b0:	e7f5      	b.n	800599e <_strtod_l+0x25e>
 80059b2:	2d10      	cmp	r5, #16
 80059b4:	bfdc      	itt	le
 80059b6:	230a      	movle	r3, #10
 80059b8:	fb03 2909 	mlale	r9, r3, r9, r2
 80059bc:	e7e1      	b.n	8005982 <_strtod_l+0x242>
 80059be:	2300      	movs	r3, #0
 80059c0:	9305      	str	r3, [sp, #20]
 80059c2:	2301      	movs	r3, #1
 80059c4:	e77c      	b.n	80058c0 <_strtod_l+0x180>
 80059c6:	f04f 0c00 	mov.w	ip, #0
 80059ca:	f108 0202 	add.w	r2, r8, #2
 80059ce:	9217      	str	r2, [sp, #92]	; 0x5c
 80059d0:	f898 2002 	ldrb.w	r2, [r8, #2]
 80059d4:	e785      	b.n	80058e2 <_strtod_l+0x1a2>
 80059d6:	f04f 0c01 	mov.w	ip, #1
 80059da:	e7f6      	b.n	80059ca <_strtod_l+0x28a>
 80059dc:	0800a974 	.word	0x0800a974
 80059e0:	0800a708 	.word	0x0800a708
 80059e4:	7ff00000 	.word	0x7ff00000
 80059e8:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 80059ea:	1c51      	adds	r1, r2, #1
 80059ec:	9117      	str	r1, [sp, #92]	; 0x5c
 80059ee:	7852      	ldrb	r2, [r2, #1]
 80059f0:	2a30      	cmp	r2, #48	; 0x30
 80059f2:	d0f9      	beq.n	80059e8 <_strtod_l+0x2a8>
 80059f4:	f1a2 0131 	sub.w	r1, r2, #49	; 0x31
 80059f8:	2908      	cmp	r1, #8
 80059fa:	f63f af79 	bhi.w	80058f0 <_strtod_l+0x1b0>
 80059fe:	f1a2 0e30 	sub.w	lr, r2, #48	; 0x30
 8005a02:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005a04:	9206      	str	r2, [sp, #24]
 8005a06:	9a17      	ldr	r2, [sp, #92]	; 0x5c
 8005a08:	1c51      	adds	r1, r2, #1
 8005a0a:	9117      	str	r1, [sp, #92]	; 0x5c
 8005a0c:	7852      	ldrb	r2, [r2, #1]
 8005a0e:	f1a2 0630 	sub.w	r6, r2, #48	; 0x30
 8005a12:	2e09      	cmp	r6, #9
 8005a14:	d937      	bls.n	8005a86 <_strtod_l+0x346>
 8005a16:	9e06      	ldr	r6, [sp, #24]
 8005a18:	1b89      	subs	r1, r1, r6
 8005a1a:	2908      	cmp	r1, #8
 8005a1c:	f644 661f 	movw	r6, #19999	; 0x4e1f
 8005a20:	dc02      	bgt.n	8005a28 <_strtod_l+0x2e8>
 8005a22:	4576      	cmp	r6, lr
 8005a24:	bfa8      	it	ge
 8005a26:	4676      	movge	r6, lr
 8005a28:	f1bc 0f00 	cmp.w	ip, #0
 8005a2c:	d000      	beq.n	8005a30 <_strtod_l+0x2f0>
 8005a2e:	4276      	negs	r6, r6
 8005a30:	2d00      	cmp	r5, #0
 8005a32:	d14d      	bne.n	8005ad0 <_strtod_l+0x390>
 8005a34:	9904      	ldr	r1, [sp, #16]
 8005a36:	4301      	orrs	r1, r0
 8005a38:	f47f aec6 	bne.w	80057c8 <_strtod_l+0x88>
 8005a3c:	2b00      	cmp	r3, #0
 8005a3e:	f47f aee1 	bne.w	8005804 <_strtod_l+0xc4>
 8005a42:	2a69      	cmp	r2, #105	; 0x69
 8005a44:	d027      	beq.n	8005a96 <_strtod_l+0x356>
 8005a46:	dc24      	bgt.n	8005a92 <_strtod_l+0x352>
 8005a48:	2a49      	cmp	r2, #73	; 0x49
 8005a4a:	d024      	beq.n	8005a96 <_strtod_l+0x356>
 8005a4c:	2a4e      	cmp	r2, #78	; 0x4e
 8005a4e:	f47f aed9 	bne.w	8005804 <_strtod_l+0xc4>
 8005a52:	499f      	ldr	r1, [pc, #636]	; (8005cd0 <_strtod_l+0x590>)
 8005a54:	a817      	add	r0, sp, #92	; 0x5c
 8005a56:	f001 fe6f 	bl	8007738 <__match>
 8005a5a:	2800      	cmp	r0, #0
 8005a5c:	f43f aed2 	beq.w	8005804 <_strtod_l+0xc4>
 8005a60:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005a62:	781b      	ldrb	r3, [r3, #0]
 8005a64:	2b28      	cmp	r3, #40	; 0x28
 8005a66:	d12d      	bne.n	8005ac4 <_strtod_l+0x384>
 8005a68:	499a      	ldr	r1, [pc, #616]	; (8005cd4 <_strtod_l+0x594>)
 8005a6a:	aa1a      	add	r2, sp, #104	; 0x68
 8005a6c:	a817      	add	r0, sp, #92	; 0x5c
 8005a6e:	f001 fe77 	bl	8007760 <__hexnan>
 8005a72:	2805      	cmp	r0, #5
 8005a74:	d126      	bne.n	8005ac4 <_strtod_l+0x384>
 8005a76:	9b1b      	ldr	r3, [sp, #108]	; 0x6c
 8005a78:	f8dd a068 	ldr.w	sl, [sp, #104]	; 0x68
 8005a7c:	f043 4bff 	orr.w	fp, r3, #2139095040	; 0x7f800000
 8005a80:	f44b 0be0 	orr.w	fp, fp, #7340032	; 0x700000
 8005a84:	e6a0      	b.n	80057c8 <_strtod_l+0x88>
 8005a86:	210a      	movs	r1, #10
 8005a88:	fb01 2e0e 	mla	lr, r1, lr, r2
 8005a8c:	f1ae 0e30 	sub.w	lr, lr, #48	; 0x30
 8005a90:	e7b9      	b.n	8005a06 <_strtod_l+0x2c6>
 8005a92:	2a6e      	cmp	r2, #110	; 0x6e
 8005a94:	e7db      	b.n	8005a4e <_strtod_l+0x30e>
 8005a96:	4990      	ldr	r1, [pc, #576]	; (8005cd8 <_strtod_l+0x598>)
 8005a98:	a817      	add	r0, sp, #92	; 0x5c
 8005a9a:	f001 fe4d 	bl	8007738 <__match>
 8005a9e:	2800      	cmp	r0, #0
 8005aa0:	f43f aeb0 	beq.w	8005804 <_strtod_l+0xc4>
 8005aa4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005aa6:	498d      	ldr	r1, [pc, #564]	; (8005cdc <_strtod_l+0x59c>)
 8005aa8:	3b01      	subs	r3, #1
 8005aaa:	a817      	add	r0, sp, #92	; 0x5c
 8005aac:	9317      	str	r3, [sp, #92]	; 0x5c
 8005aae:	f001 fe43 	bl	8007738 <__match>
 8005ab2:	b910      	cbnz	r0, 8005aba <_strtod_l+0x37a>
 8005ab4:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 8005ab6:	3301      	adds	r3, #1
 8005ab8:	9317      	str	r3, [sp, #92]	; 0x5c
 8005aba:	f8df b230 	ldr.w	fp, [pc, #560]	; 8005cec <_strtod_l+0x5ac>
 8005abe:	f04f 0a00 	mov.w	sl, #0
 8005ac2:	e681      	b.n	80057c8 <_strtod_l+0x88>
 8005ac4:	4886      	ldr	r0, [pc, #536]	; (8005ce0 <_strtod_l+0x5a0>)
 8005ac6:	f002 ff73 	bl	80089b0 <nan>
 8005aca:	ec5b ab10 	vmov	sl, fp, d0
 8005ace:	e67b      	b.n	80057c8 <_strtod_l+0x88>
 8005ad0:	9b05      	ldr	r3, [sp, #20]
 8005ad2:	9807      	ldr	r0, [sp, #28]
 8005ad4:	1af3      	subs	r3, r6, r3
 8005ad6:	2f00      	cmp	r7, #0
 8005ad8:	bf08      	it	eq
 8005ada:	462f      	moveq	r7, r5
 8005adc:	2d10      	cmp	r5, #16
 8005ade:	9306      	str	r3, [sp, #24]
 8005ae0:	46a8      	mov	r8, r5
 8005ae2:	bfa8      	it	ge
 8005ae4:	f04f 0810 	movge.w	r8, #16
 8005ae8:	f7fa fd14 	bl	8000514 <__aeabi_ui2d>
 8005aec:	2d09      	cmp	r5, #9
 8005aee:	4682      	mov	sl, r0
 8005af0:	468b      	mov	fp, r1
 8005af2:	dd13      	ble.n	8005b1c <_strtod_l+0x3dc>
 8005af4:	4b7b      	ldr	r3, [pc, #492]	; (8005ce4 <_strtod_l+0x5a4>)
 8005af6:	eb03 03c8 	add.w	r3, r3, r8, lsl #3
 8005afa:	e953 2312 	ldrd	r2, r3, [r3, #-72]	; 0x48
 8005afe:	f7fa fd83 	bl	8000608 <__aeabi_dmul>
 8005b02:	4682      	mov	sl, r0
 8005b04:	4648      	mov	r0, r9
 8005b06:	468b      	mov	fp, r1
 8005b08:	f7fa fd04 	bl	8000514 <__aeabi_ui2d>
 8005b0c:	4602      	mov	r2, r0
 8005b0e:	460b      	mov	r3, r1
 8005b10:	4650      	mov	r0, sl
 8005b12:	4659      	mov	r1, fp
 8005b14:	f7fa fbc2 	bl	800029c <__adddf3>
 8005b18:	4682      	mov	sl, r0
 8005b1a:	468b      	mov	fp, r1
 8005b1c:	2d0f      	cmp	r5, #15
 8005b1e:	dc38      	bgt.n	8005b92 <_strtod_l+0x452>
 8005b20:	9b06      	ldr	r3, [sp, #24]
 8005b22:	2b00      	cmp	r3, #0
 8005b24:	f43f ae50 	beq.w	80057c8 <_strtod_l+0x88>
 8005b28:	dd24      	ble.n	8005b74 <_strtod_l+0x434>
 8005b2a:	2b16      	cmp	r3, #22
 8005b2c:	dc0b      	bgt.n	8005b46 <_strtod_l+0x406>
 8005b2e:	496d      	ldr	r1, [pc, #436]	; (8005ce4 <_strtod_l+0x5a4>)
 8005b30:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005b34:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b38:	4652      	mov	r2, sl
 8005b3a:	465b      	mov	r3, fp
 8005b3c:	f7fa fd64 	bl	8000608 <__aeabi_dmul>
 8005b40:	4682      	mov	sl, r0
 8005b42:	468b      	mov	fp, r1
 8005b44:	e640      	b.n	80057c8 <_strtod_l+0x88>
 8005b46:	9a06      	ldr	r2, [sp, #24]
 8005b48:	f1c5 0325 	rsb	r3, r5, #37	; 0x25
 8005b4c:	4293      	cmp	r3, r2
 8005b4e:	db20      	blt.n	8005b92 <_strtod_l+0x452>
 8005b50:	4c64      	ldr	r4, [pc, #400]	; (8005ce4 <_strtod_l+0x5a4>)
 8005b52:	f1c5 050f 	rsb	r5, r5, #15
 8005b56:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8005b5a:	4652      	mov	r2, sl
 8005b5c:	465b      	mov	r3, fp
 8005b5e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005b62:	f7fa fd51 	bl	8000608 <__aeabi_dmul>
 8005b66:	9b06      	ldr	r3, [sp, #24]
 8005b68:	1b5d      	subs	r5, r3, r5
 8005b6a:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8005b6e:	e9d4 2300 	ldrd	r2, r3, [r4]
 8005b72:	e7e3      	b.n	8005b3c <_strtod_l+0x3fc>
 8005b74:	9b06      	ldr	r3, [sp, #24]
 8005b76:	3316      	adds	r3, #22
 8005b78:	db0b      	blt.n	8005b92 <_strtod_l+0x452>
 8005b7a:	9b05      	ldr	r3, [sp, #20]
 8005b7c:	1b9e      	subs	r6, r3, r6
 8005b7e:	4b59      	ldr	r3, [pc, #356]	; (8005ce4 <_strtod_l+0x5a4>)
 8005b80:	eb03 06c6 	add.w	r6, r3, r6, lsl #3
 8005b84:	e9d6 2300 	ldrd	r2, r3, [r6]
 8005b88:	4650      	mov	r0, sl
 8005b8a:	4659      	mov	r1, fp
 8005b8c:	f7fa fe66 	bl	800085c <__aeabi_ddiv>
 8005b90:	e7d6      	b.n	8005b40 <_strtod_l+0x400>
 8005b92:	9b06      	ldr	r3, [sp, #24]
 8005b94:	eba5 0808 	sub.w	r8, r5, r8
 8005b98:	4498      	add	r8, r3
 8005b9a:	f1b8 0f00 	cmp.w	r8, #0
 8005b9e:	dd74      	ble.n	8005c8a <_strtod_l+0x54a>
 8005ba0:	f018 030f 	ands.w	r3, r8, #15
 8005ba4:	d00a      	beq.n	8005bbc <_strtod_l+0x47c>
 8005ba6:	494f      	ldr	r1, [pc, #316]	; (8005ce4 <_strtod_l+0x5a4>)
 8005ba8:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8005bac:	4652      	mov	r2, sl
 8005bae:	465b      	mov	r3, fp
 8005bb0:	e9d1 0100 	ldrd	r0, r1, [r1]
 8005bb4:	f7fa fd28 	bl	8000608 <__aeabi_dmul>
 8005bb8:	4682      	mov	sl, r0
 8005bba:	468b      	mov	fp, r1
 8005bbc:	f038 080f 	bics.w	r8, r8, #15
 8005bc0:	d04f      	beq.n	8005c62 <_strtod_l+0x522>
 8005bc2:	f5b8 7f9a 	cmp.w	r8, #308	; 0x134
 8005bc6:	dd22      	ble.n	8005c0e <_strtod_l+0x4ce>
 8005bc8:	2500      	movs	r5, #0
 8005bca:	462e      	mov	r6, r5
 8005bcc:	9507      	str	r5, [sp, #28]
 8005bce:	9505      	str	r5, [sp, #20]
 8005bd0:	2322      	movs	r3, #34	; 0x22
 8005bd2:	f8df b118 	ldr.w	fp, [pc, #280]	; 8005cec <_strtod_l+0x5ac>
 8005bd6:	6023      	str	r3, [r4, #0]
 8005bd8:	f04f 0a00 	mov.w	sl, #0
 8005bdc:	9b07      	ldr	r3, [sp, #28]
 8005bde:	2b00      	cmp	r3, #0
 8005be0:	f43f adf2 	beq.w	80057c8 <_strtod_l+0x88>
 8005be4:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005be6:	4620      	mov	r0, r4
 8005be8:	f001 feb4 	bl	8007954 <_Bfree>
 8005bec:	9905      	ldr	r1, [sp, #20]
 8005bee:	4620      	mov	r0, r4
 8005bf0:	f001 feb0 	bl	8007954 <_Bfree>
 8005bf4:	4631      	mov	r1, r6
 8005bf6:	4620      	mov	r0, r4
 8005bf8:	f001 feac 	bl	8007954 <_Bfree>
 8005bfc:	9907      	ldr	r1, [sp, #28]
 8005bfe:	4620      	mov	r0, r4
 8005c00:	f001 fea8 	bl	8007954 <_Bfree>
 8005c04:	4629      	mov	r1, r5
 8005c06:	4620      	mov	r0, r4
 8005c08:	f001 fea4 	bl	8007954 <_Bfree>
 8005c0c:	e5dc      	b.n	80057c8 <_strtod_l+0x88>
 8005c0e:	4b36      	ldr	r3, [pc, #216]	; (8005ce8 <_strtod_l+0x5a8>)
 8005c10:	9304      	str	r3, [sp, #16]
 8005c12:	2300      	movs	r3, #0
 8005c14:	ea4f 1828 	mov.w	r8, r8, asr #4
 8005c18:	4650      	mov	r0, sl
 8005c1a:	4659      	mov	r1, fp
 8005c1c:	4699      	mov	r9, r3
 8005c1e:	f1b8 0f01 	cmp.w	r8, #1
 8005c22:	dc21      	bgt.n	8005c68 <_strtod_l+0x528>
 8005c24:	b10b      	cbz	r3, 8005c2a <_strtod_l+0x4ea>
 8005c26:	4682      	mov	sl, r0
 8005c28:	468b      	mov	fp, r1
 8005c2a:	4b2f      	ldr	r3, [pc, #188]	; (8005ce8 <_strtod_l+0x5a8>)
 8005c2c:	f1ab 7b54 	sub.w	fp, fp, #55574528	; 0x3500000
 8005c30:	eb03 09c9 	add.w	r9, r3, r9, lsl #3
 8005c34:	4652      	mov	r2, sl
 8005c36:	465b      	mov	r3, fp
 8005c38:	e9d9 0100 	ldrd	r0, r1, [r9]
 8005c3c:	f7fa fce4 	bl	8000608 <__aeabi_dmul>
 8005c40:	4b2a      	ldr	r3, [pc, #168]	; (8005cec <_strtod_l+0x5ac>)
 8005c42:	460a      	mov	r2, r1
 8005c44:	400b      	ands	r3, r1
 8005c46:	492a      	ldr	r1, [pc, #168]	; (8005cf0 <_strtod_l+0x5b0>)
 8005c48:	428b      	cmp	r3, r1
 8005c4a:	4682      	mov	sl, r0
 8005c4c:	d8bc      	bhi.n	8005bc8 <_strtod_l+0x488>
 8005c4e:	f5a1 1180 	sub.w	r1, r1, #1048576	; 0x100000
 8005c52:	428b      	cmp	r3, r1
 8005c54:	bf86      	itte	hi
 8005c56:	f8df b09c 	ldrhi.w	fp, [pc, #156]	; 8005cf4 <_strtod_l+0x5b4>
 8005c5a:	f04f 3aff 	movhi.w	sl, #4294967295
 8005c5e:	f102 7b54 	addls.w	fp, r2, #55574528	; 0x3500000
 8005c62:	2300      	movs	r3, #0
 8005c64:	9304      	str	r3, [sp, #16]
 8005c66:	e084      	b.n	8005d72 <_strtod_l+0x632>
 8005c68:	f018 0f01 	tst.w	r8, #1
 8005c6c:	d005      	beq.n	8005c7a <_strtod_l+0x53a>
 8005c6e:	9b04      	ldr	r3, [sp, #16]
 8005c70:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005c74:	f7fa fcc8 	bl	8000608 <__aeabi_dmul>
 8005c78:	2301      	movs	r3, #1
 8005c7a:	9a04      	ldr	r2, [sp, #16]
 8005c7c:	3208      	adds	r2, #8
 8005c7e:	f109 0901 	add.w	r9, r9, #1
 8005c82:	ea4f 0868 	mov.w	r8, r8, asr #1
 8005c86:	9204      	str	r2, [sp, #16]
 8005c88:	e7c9      	b.n	8005c1e <_strtod_l+0x4de>
 8005c8a:	d0ea      	beq.n	8005c62 <_strtod_l+0x522>
 8005c8c:	f1c8 0800 	rsb	r8, r8, #0
 8005c90:	f018 020f 	ands.w	r2, r8, #15
 8005c94:	d00a      	beq.n	8005cac <_strtod_l+0x56c>
 8005c96:	4b13      	ldr	r3, [pc, #76]	; (8005ce4 <_strtod_l+0x5a4>)
 8005c98:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8005c9c:	4650      	mov	r0, sl
 8005c9e:	4659      	mov	r1, fp
 8005ca0:	e9d3 2300 	ldrd	r2, r3, [r3]
 8005ca4:	f7fa fdda 	bl	800085c <__aeabi_ddiv>
 8005ca8:	4682      	mov	sl, r0
 8005caa:	468b      	mov	fp, r1
 8005cac:	ea5f 1828 	movs.w	r8, r8, asr #4
 8005cb0:	d0d7      	beq.n	8005c62 <_strtod_l+0x522>
 8005cb2:	f1b8 0f1f 	cmp.w	r8, #31
 8005cb6:	dd1f      	ble.n	8005cf8 <_strtod_l+0x5b8>
 8005cb8:	2500      	movs	r5, #0
 8005cba:	462e      	mov	r6, r5
 8005cbc:	9507      	str	r5, [sp, #28]
 8005cbe:	9505      	str	r5, [sp, #20]
 8005cc0:	2322      	movs	r3, #34	; 0x22
 8005cc2:	f04f 0a00 	mov.w	sl, #0
 8005cc6:	f04f 0b00 	mov.w	fp, #0
 8005cca:	6023      	str	r3, [r4, #0]
 8005ccc:	e786      	b.n	8005bdc <_strtod_l+0x49c>
 8005cce:	bf00      	nop
 8005cd0:	0800a669 	.word	0x0800a669
 8005cd4:	0800a71c 	.word	0x0800a71c
 8005cd8:	0800a661 	.word	0x0800a661
 8005cdc:	0800a898 	.word	0x0800a898
 8005ce0:	0800a793 	.word	0x0800a793
 8005ce4:	0800aa10 	.word	0x0800aa10
 8005ce8:	0800a9e8 	.word	0x0800a9e8
 8005cec:	7ff00000 	.word	0x7ff00000
 8005cf0:	7ca00000 	.word	0x7ca00000
 8005cf4:	7fefffff 	.word	0x7fefffff
 8005cf8:	f018 0310 	ands.w	r3, r8, #16
 8005cfc:	bf18      	it	ne
 8005cfe:	236a      	movne	r3, #106	; 0x6a
 8005d00:	f8df 93ac 	ldr.w	r9, [pc, #940]	; 80060b0 <_strtod_l+0x970>
 8005d04:	9304      	str	r3, [sp, #16]
 8005d06:	4650      	mov	r0, sl
 8005d08:	4659      	mov	r1, fp
 8005d0a:	2300      	movs	r3, #0
 8005d0c:	f018 0f01 	tst.w	r8, #1
 8005d10:	d004      	beq.n	8005d1c <_strtod_l+0x5dc>
 8005d12:	e9d9 2300 	ldrd	r2, r3, [r9]
 8005d16:	f7fa fc77 	bl	8000608 <__aeabi_dmul>
 8005d1a:	2301      	movs	r3, #1
 8005d1c:	ea5f 0868 	movs.w	r8, r8, asr #1
 8005d20:	f109 0908 	add.w	r9, r9, #8
 8005d24:	d1f2      	bne.n	8005d0c <_strtod_l+0x5cc>
 8005d26:	b10b      	cbz	r3, 8005d2c <_strtod_l+0x5ec>
 8005d28:	4682      	mov	sl, r0
 8005d2a:	468b      	mov	fp, r1
 8005d2c:	9b04      	ldr	r3, [sp, #16]
 8005d2e:	b1c3      	cbz	r3, 8005d62 <_strtod_l+0x622>
 8005d30:	f3cb 520a 	ubfx	r2, fp, #20, #11
 8005d34:	f1c2 036b 	rsb	r3, r2, #107	; 0x6b
 8005d38:	2b00      	cmp	r3, #0
 8005d3a:	4659      	mov	r1, fp
 8005d3c:	dd11      	ble.n	8005d62 <_strtod_l+0x622>
 8005d3e:	2b1f      	cmp	r3, #31
 8005d40:	f340 8124 	ble.w	8005f8c <_strtod_l+0x84c>
 8005d44:	2b34      	cmp	r3, #52	; 0x34
 8005d46:	bfde      	ittt	le
 8005d48:	f1c2 024b 	rsble	r2, r2, #75	; 0x4b
 8005d4c:	f04f 33ff 	movle.w	r3, #4294967295
 8005d50:	fa03 f202 	lslle.w	r2, r3, r2
 8005d54:	f04f 0a00 	mov.w	sl, #0
 8005d58:	bfcc      	ite	gt
 8005d5a:	f04f 7b5c 	movgt.w	fp, #57671680	; 0x3700000
 8005d5e:	ea02 0b01 	andle.w	fp, r2, r1
 8005d62:	2200      	movs	r2, #0
 8005d64:	2300      	movs	r3, #0
 8005d66:	4650      	mov	r0, sl
 8005d68:	4659      	mov	r1, fp
 8005d6a:	f7fa feb5 	bl	8000ad8 <__aeabi_dcmpeq>
 8005d6e:	2800      	cmp	r0, #0
 8005d70:	d1a2      	bne.n	8005cb8 <_strtod_l+0x578>
 8005d72:	9b07      	ldr	r3, [sp, #28]
 8005d74:	9300      	str	r3, [sp, #0]
 8005d76:	9908      	ldr	r1, [sp, #32]
 8005d78:	462b      	mov	r3, r5
 8005d7a:	463a      	mov	r2, r7
 8005d7c:	4620      	mov	r0, r4
 8005d7e:	f001 fe51 	bl	8007a24 <__s2b>
 8005d82:	9007      	str	r0, [sp, #28]
 8005d84:	2800      	cmp	r0, #0
 8005d86:	f43f af1f 	beq.w	8005bc8 <_strtod_l+0x488>
 8005d8a:	9b05      	ldr	r3, [sp, #20]
 8005d8c:	1b9e      	subs	r6, r3, r6
 8005d8e:	9b06      	ldr	r3, [sp, #24]
 8005d90:	2b00      	cmp	r3, #0
 8005d92:	bfb4      	ite	lt
 8005d94:	4633      	movlt	r3, r6
 8005d96:	2300      	movge	r3, #0
 8005d98:	930c      	str	r3, [sp, #48]	; 0x30
 8005d9a:	9b06      	ldr	r3, [sp, #24]
 8005d9c:	2500      	movs	r5, #0
 8005d9e:	ea23 73e3 	bic.w	r3, r3, r3, asr #31
 8005da2:	9312      	str	r3, [sp, #72]	; 0x48
 8005da4:	462e      	mov	r6, r5
 8005da6:	9b07      	ldr	r3, [sp, #28]
 8005da8:	4620      	mov	r0, r4
 8005daa:	6859      	ldr	r1, [r3, #4]
 8005dac:	f001 fd92 	bl	80078d4 <_Balloc>
 8005db0:	9005      	str	r0, [sp, #20]
 8005db2:	2800      	cmp	r0, #0
 8005db4:	f43f af0c 	beq.w	8005bd0 <_strtod_l+0x490>
 8005db8:	9b07      	ldr	r3, [sp, #28]
 8005dba:	691a      	ldr	r2, [r3, #16]
 8005dbc:	3202      	adds	r2, #2
 8005dbe:	f103 010c 	add.w	r1, r3, #12
 8005dc2:	0092      	lsls	r2, r2, #2
 8005dc4:	300c      	adds	r0, #12
 8005dc6:	f7fe fd5b 	bl	8004880 <memcpy>
 8005dca:	ec4b ab10 	vmov	d0, sl, fp
 8005dce:	aa1a      	add	r2, sp, #104	; 0x68
 8005dd0:	a919      	add	r1, sp, #100	; 0x64
 8005dd2:	4620      	mov	r0, r4
 8005dd4:	f002 f96c 	bl	80080b0 <__d2b>
 8005dd8:	ec4b ab18 	vmov	d8, sl, fp
 8005ddc:	9018      	str	r0, [sp, #96]	; 0x60
 8005dde:	2800      	cmp	r0, #0
 8005de0:	f43f aef6 	beq.w	8005bd0 <_strtod_l+0x490>
 8005de4:	2101      	movs	r1, #1
 8005de6:	4620      	mov	r0, r4
 8005de8:	f001 feb6 	bl	8007b58 <__i2b>
 8005dec:	4606      	mov	r6, r0
 8005dee:	2800      	cmp	r0, #0
 8005df0:	f43f aeee 	beq.w	8005bd0 <_strtod_l+0x490>
 8005df4:	9b19      	ldr	r3, [sp, #100]	; 0x64
 8005df6:	9904      	ldr	r1, [sp, #16]
 8005df8:	2b00      	cmp	r3, #0
 8005dfa:	bfab      	itete	ge
 8005dfc:	9a0c      	ldrge	r2, [sp, #48]	; 0x30
 8005dfe:	9a12      	ldrlt	r2, [sp, #72]	; 0x48
 8005e00:	9f12      	ldrge	r7, [sp, #72]	; 0x48
 8005e02:	f8dd 9030 	ldrlt.w	r9, [sp, #48]	; 0x30
 8005e06:	bfac      	ite	ge
 8005e08:	eb03 0902 	addge.w	r9, r3, r2
 8005e0c:	1ad7      	sublt	r7, r2, r3
 8005e0e:	9a1a      	ldr	r2, [sp, #104]	; 0x68
 8005e10:	eba3 0801 	sub.w	r8, r3, r1
 8005e14:	4490      	add	r8, r2
 8005e16:	4ba1      	ldr	r3, [pc, #644]	; (800609c <_strtod_l+0x95c>)
 8005e18:	f108 38ff 	add.w	r8, r8, #4294967295
 8005e1c:	4598      	cmp	r8, r3
 8005e1e:	f1c2 0236 	rsb	r2, r2, #54	; 0x36
 8005e22:	f280 80c7 	bge.w	8005fb4 <_strtod_l+0x874>
 8005e26:	eba3 0308 	sub.w	r3, r3, r8
 8005e2a:	2b1f      	cmp	r3, #31
 8005e2c:	eba2 0203 	sub.w	r2, r2, r3
 8005e30:	f04f 0101 	mov.w	r1, #1
 8005e34:	f300 80b1 	bgt.w	8005f9a <_strtod_l+0x85a>
 8005e38:	fa01 f303 	lsl.w	r3, r1, r3
 8005e3c:	930d      	str	r3, [sp, #52]	; 0x34
 8005e3e:	2300      	movs	r3, #0
 8005e40:	9308      	str	r3, [sp, #32]
 8005e42:	eb09 0802 	add.w	r8, r9, r2
 8005e46:	9b04      	ldr	r3, [sp, #16]
 8005e48:	45c1      	cmp	r9, r8
 8005e4a:	4417      	add	r7, r2
 8005e4c:	441f      	add	r7, r3
 8005e4e:	464b      	mov	r3, r9
 8005e50:	bfa8      	it	ge
 8005e52:	4643      	movge	r3, r8
 8005e54:	42bb      	cmp	r3, r7
 8005e56:	bfa8      	it	ge
 8005e58:	463b      	movge	r3, r7
 8005e5a:	2b00      	cmp	r3, #0
 8005e5c:	bfc2      	ittt	gt
 8005e5e:	eba8 0803 	subgt.w	r8, r8, r3
 8005e62:	1aff      	subgt	r7, r7, r3
 8005e64:	eba9 0903 	subgt.w	r9, r9, r3
 8005e68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8005e6a:	2b00      	cmp	r3, #0
 8005e6c:	dd17      	ble.n	8005e9e <_strtod_l+0x75e>
 8005e6e:	4631      	mov	r1, r6
 8005e70:	461a      	mov	r2, r3
 8005e72:	4620      	mov	r0, r4
 8005e74:	f001 ff30 	bl	8007cd8 <__pow5mult>
 8005e78:	4606      	mov	r6, r0
 8005e7a:	2800      	cmp	r0, #0
 8005e7c:	f43f aea8 	beq.w	8005bd0 <_strtod_l+0x490>
 8005e80:	4601      	mov	r1, r0
 8005e82:	9a18      	ldr	r2, [sp, #96]	; 0x60
 8005e84:	4620      	mov	r0, r4
 8005e86:	f001 fe7d 	bl	8007b84 <__multiply>
 8005e8a:	900b      	str	r0, [sp, #44]	; 0x2c
 8005e8c:	2800      	cmp	r0, #0
 8005e8e:	f43f ae9f 	beq.w	8005bd0 <_strtod_l+0x490>
 8005e92:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005e94:	4620      	mov	r0, r4
 8005e96:	f001 fd5d 	bl	8007954 <_Bfree>
 8005e9a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005e9c:	9318      	str	r3, [sp, #96]	; 0x60
 8005e9e:	f1b8 0f00 	cmp.w	r8, #0
 8005ea2:	f300 808c 	bgt.w	8005fbe <_strtod_l+0x87e>
 8005ea6:	9b06      	ldr	r3, [sp, #24]
 8005ea8:	2b00      	cmp	r3, #0
 8005eaa:	dd08      	ble.n	8005ebe <_strtod_l+0x77e>
 8005eac:	9a12      	ldr	r2, [sp, #72]	; 0x48
 8005eae:	9905      	ldr	r1, [sp, #20]
 8005eb0:	4620      	mov	r0, r4
 8005eb2:	f001 ff11 	bl	8007cd8 <__pow5mult>
 8005eb6:	9005      	str	r0, [sp, #20]
 8005eb8:	2800      	cmp	r0, #0
 8005eba:	f43f ae89 	beq.w	8005bd0 <_strtod_l+0x490>
 8005ebe:	2f00      	cmp	r7, #0
 8005ec0:	dd08      	ble.n	8005ed4 <_strtod_l+0x794>
 8005ec2:	9905      	ldr	r1, [sp, #20]
 8005ec4:	463a      	mov	r2, r7
 8005ec6:	4620      	mov	r0, r4
 8005ec8:	f001 ff60 	bl	8007d8c <__lshift>
 8005ecc:	9005      	str	r0, [sp, #20]
 8005ece:	2800      	cmp	r0, #0
 8005ed0:	f43f ae7e 	beq.w	8005bd0 <_strtod_l+0x490>
 8005ed4:	f1b9 0f00 	cmp.w	r9, #0
 8005ed8:	dd08      	ble.n	8005eec <_strtod_l+0x7ac>
 8005eda:	4631      	mov	r1, r6
 8005edc:	464a      	mov	r2, r9
 8005ede:	4620      	mov	r0, r4
 8005ee0:	f001 ff54 	bl	8007d8c <__lshift>
 8005ee4:	4606      	mov	r6, r0
 8005ee6:	2800      	cmp	r0, #0
 8005ee8:	f43f ae72 	beq.w	8005bd0 <_strtod_l+0x490>
 8005eec:	9a05      	ldr	r2, [sp, #20]
 8005eee:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005ef0:	4620      	mov	r0, r4
 8005ef2:	f001 ffd7 	bl	8007ea4 <__mdiff>
 8005ef6:	4605      	mov	r5, r0
 8005ef8:	2800      	cmp	r0, #0
 8005efa:	f43f ae69 	beq.w	8005bd0 <_strtod_l+0x490>
 8005efe:	68c3      	ldr	r3, [r0, #12]
 8005f00:	930b      	str	r3, [sp, #44]	; 0x2c
 8005f02:	2300      	movs	r3, #0
 8005f04:	60c3      	str	r3, [r0, #12]
 8005f06:	4631      	mov	r1, r6
 8005f08:	f001 ffb0 	bl	8007e6c <__mcmp>
 8005f0c:	2800      	cmp	r0, #0
 8005f0e:	da60      	bge.n	8005fd2 <_strtod_l+0x892>
 8005f10:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8005f12:	ea53 030a 	orrs.w	r3, r3, sl
 8005f16:	f040 8082 	bne.w	800601e <_strtod_l+0x8de>
 8005f1a:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005f1e:	2b00      	cmp	r3, #0
 8005f20:	d17d      	bne.n	800601e <_strtod_l+0x8de>
 8005f22:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8005f26:	0d1b      	lsrs	r3, r3, #20
 8005f28:	051b      	lsls	r3, r3, #20
 8005f2a:	f1b3 6fd6 	cmp.w	r3, #112197632	; 0x6b00000
 8005f2e:	d976      	bls.n	800601e <_strtod_l+0x8de>
 8005f30:	696b      	ldr	r3, [r5, #20]
 8005f32:	b913      	cbnz	r3, 8005f3a <_strtod_l+0x7fa>
 8005f34:	692b      	ldr	r3, [r5, #16]
 8005f36:	2b01      	cmp	r3, #1
 8005f38:	dd71      	ble.n	800601e <_strtod_l+0x8de>
 8005f3a:	4629      	mov	r1, r5
 8005f3c:	2201      	movs	r2, #1
 8005f3e:	4620      	mov	r0, r4
 8005f40:	f001 ff24 	bl	8007d8c <__lshift>
 8005f44:	4631      	mov	r1, r6
 8005f46:	4605      	mov	r5, r0
 8005f48:	f001 ff90 	bl	8007e6c <__mcmp>
 8005f4c:	2800      	cmp	r0, #0
 8005f4e:	dd66      	ble.n	800601e <_strtod_l+0x8de>
 8005f50:	9904      	ldr	r1, [sp, #16]
 8005f52:	4a53      	ldr	r2, [pc, #332]	; (80060a0 <_strtod_l+0x960>)
 8005f54:	465b      	mov	r3, fp
 8005f56:	2900      	cmp	r1, #0
 8005f58:	f000 8081 	beq.w	800605e <_strtod_l+0x91e>
 8005f5c:	ea02 010b 	and.w	r1, r2, fp
 8005f60:	f1b1 6fd6 	cmp.w	r1, #112197632	; 0x6b00000
 8005f64:	dc7b      	bgt.n	800605e <_strtod_l+0x91e>
 8005f66:	f1b1 7f5c 	cmp.w	r1, #57671680	; 0x3700000
 8005f6a:	f77f aea9 	ble.w	8005cc0 <_strtod_l+0x580>
 8005f6e:	4b4d      	ldr	r3, [pc, #308]	; (80060a4 <_strtod_l+0x964>)
 8005f70:	4650      	mov	r0, sl
 8005f72:	4659      	mov	r1, fp
 8005f74:	2200      	movs	r2, #0
 8005f76:	f7fa fb47 	bl	8000608 <__aeabi_dmul>
 8005f7a:	460b      	mov	r3, r1
 8005f7c:	4303      	orrs	r3, r0
 8005f7e:	bf08      	it	eq
 8005f80:	2322      	moveq	r3, #34	; 0x22
 8005f82:	4682      	mov	sl, r0
 8005f84:	468b      	mov	fp, r1
 8005f86:	bf08      	it	eq
 8005f88:	6023      	streq	r3, [r4, #0]
 8005f8a:	e62b      	b.n	8005be4 <_strtod_l+0x4a4>
 8005f8c:	f04f 32ff 	mov.w	r2, #4294967295
 8005f90:	fa02 f303 	lsl.w	r3, r2, r3
 8005f94:	ea03 0a0a 	and.w	sl, r3, sl
 8005f98:	e6e3      	b.n	8005d62 <_strtod_l+0x622>
 8005f9a:	f1c8 487f 	rsb	r8, r8, #4278190080	; 0xff000000
 8005f9e:	f508 087f 	add.w	r8, r8, #16711680	; 0xff0000
 8005fa2:	f508 487b 	add.w	r8, r8, #64256	; 0xfb00
 8005fa6:	f108 08e2 	add.w	r8, r8, #226	; 0xe2
 8005faa:	fa01 f308 	lsl.w	r3, r1, r8
 8005fae:	9308      	str	r3, [sp, #32]
 8005fb0:	910d      	str	r1, [sp, #52]	; 0x34
 8005fb2:	e746      	b.n	8005e42 <_strtod_l+0x702>
 8005fb4:	2300      	movs	r3, #0
 8005fb6:	9308      	str	r3, [sp, #32]
 8005fb8:	2301      	movs	r3, #1
 8005fba:	930d      	str	r3, [sp, #52]	; 0x34
 8005fbc:	e741      	b.n	8005e42 <_strtod_l+0x702>
 8005fbe:	9918      	ldr	r1, [sp, #96]	; 0x60
 8005fc0:	4642      	mov	r2, r8
 8005fc2:	4620      	mov	r0, r4
 8005fc4:	f001 fee2 	bl	8007d8c <__lshift>
 8005fc8:	9018      	str	r0, [sp, #96]	; 0x60
 8005fca:	2800      	cmp	r0, #0
 8005fcc:	f47f af6b 	bne.w	8005ea6 <_strtod_l+0x766>
 8005fd0:	e5fe      	b.n	8005bd0 <_strtod_l+0x490>
 8005fd2:	465f      	mov	r7, fp
 8005fd4:	d16e      	bne.n	80060b4 <_strtod_l+0x974>
 8005fd6:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8005fd8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8005fdc:	b342      	cbz	r2, 8006030 <_strtod_l+0x8f0>
 8005fde:	4a32      	ldr	r2, [pc, #200]	; (80060a8 <_strtod_l+0x968>)
 8005fe0:	4293      	cmp	r3, r2
 8005fe2:	d128      	bne.n	8006036 <_strtod_l+0x8f6>
 8005fe4:	9b04      	ldr	r3, [sp, #16]
 8005fe6:	4651      	mov	r1, sl
 8005fe8:	b1eb      	cbz	r3, 8006026 <_strtod_l+0x8e6>
 8005fea:	4b2d      	ldr	r3, [pc, #180]	; (80060a0 <_strtod_l+0x960>)
 8005fec:	403b      	ands	r3, r7
 8005fee:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8005ff2:	f04f 32ff 	mov.w	r2, #4294967295
 8005ff6:	d819      	bhi.n	800602c <_strtod_l+0x8ec>
 8005ff8:	0d1b      	lsrs	r3, r3, #20
 8005ffa:	f1c3 036b 	rsb	r3, r3, #107	; 0x6b
 8005ffe:	fa02 f303 	lsl.w	r3, r2, r3
 8006002:	4299      	cmp	r1, r3
 8006004:	d117      	bne.n	8006036 <_strtod_l+0x8f6>
 8006006:	4b29      	ldr	r3, [pc, #164]	; (80060ac <_strtod_l+0x96c>)
 8006008:	429f      	cmp	r7, r3
 800600a:	d102      	bne.n	8006012 <_strtod_l+0x8d2>
 800600c:	3101      	adds	r1, #1
 800600e:	f43f addf 	beq.w	8005bd0 <_strtod_l+0x490>
 8006012:	4b23      	ldr	r3, [pc, #140]	; (80060a0 <_strtod_l+0x960>)
 8006014:	403b      	ands	r3, r7
 8006016:	f503 1b80 	add.w	fp, r3, #1048576	; 0x100000
 800601a:	f04f 0a00 	mov.w	sl, #0
 800601e:	9b04      	ldr	r3, [sp, #16]
 8006020:	2b00      	cmp	r3, #0
 8006022:	d1a4      	bne.n	8005f6e <_strtod_l+0x82e>
 8006024:	e5de      	b.n	8005be4 <_strtod_l+0x4a4>
 8006026:	f04f 33ff 	mov.w	r3, #4294967295
 800602a:	e7ea      	b.n	8006002 <_strtod_l+0x8c2>
 800602c:	4613      	mov	r3, r2
 800602e:	e7e8      	b.n	8006002 <_strtod_l+0x8c2>
 8006030:	ea53 030a 	orrs.w	r3, r3, sl
 8006034:	d08c      	beq.n	8005f50 <_strtod_l+0x810>
 8006036:	9b08      	ldr	r3, [sp, #32]
 8006038:	b1db      	cbz	r3, 8006072 <_strtod_l+0x932>
 800603a:	423b      	tst	r3, r7
 800603c:	d0ef      	beq.n	800601e <_strtod_l+0x8de>
 800603e:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006040:	9a04      	ldr	r2, [sp, #16]
 8006042:	4650      	mov	r0, sl
 8006044:	4659      	mov	r1, fp
 8006046:	b1c3      	cbz	r3, 800607a <_strtod_l+0x93a>
 8006048:	f7ff fb5c 	bl	8005704 <sulp>
 800604c:	4602      	mov	r2, r0
 800604e:	460b      	mov	r3, r1
 8006050:	ec51 0b18 	vmov	r0, r1, d8
 8006054:	f7fa f922 	bl	800029c <__adddf3>
 8006058:	4682      	mov	sl, r0
 800605a:	468b      	mov	fp, r1
 800605c:	e7df      	b.n	800601e <_strtod_l+0x8de>
 800605e:	4013      	ands	r3, r2
 8006060:	f5a3 1380 	sub.w	r3, r3, #1048576	; 0x100000
 8006064:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 8006068:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 800606c:	f04f 3aff 	mov.w	sl, #4294967295
 8006070:	e7d5      	b.n	800601e <_strtod_l+0x8de>
 8006072:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006074:	ea13 0f0a 	tst.w	r3, sl
 8006078:	e7e0      	b.n	800603c <_strtod_l+0x8fc>
 800607a:	f7ff fb43 	bl	8005704 <sulp>
 800607e:	4602      	mov	r2, r0
 8006080:	460b      	mov	r3, r1
 8006082:	ec51 0b18 	vmov	r0, r1, d8
 8006086:	f7fa f907 	bl	8000298 <__aeabi_dsub>
 800608a:	2200      	movs	r2, #0
 800608c:	2300      	movs	r3, #0
 800608e:	4682      	mov	sl, r0
 8006090:	468b      	mov	fp, r1
 8006092:	f7fa fd21 	bl	8000ad8 <__aeabi_dcmpeq>
 8006096:	2800      	cmp	r0, #0
 8006098:	d0c1      	beq.n	800601e <_strtod_l+0x8de>
 800609a:	e611      	b.n	8005cc0 <_strtod_l+0x580>
 800609c:	fffffc02 	.word	0xfffffc02
 80060a0:	7ff00000 	.word	0x7ff00000
 80060a4:	39500000 	.word	0x39500000
 80060a8:	000fffff 	.word	0x000fffff
 80060ac:	7fefffff 	.word	0x7fefffff
 80060b0:	0800a730 	.word	0x0800a730
 80060b4:	4631      	mov	r1, r6
 80060b6:	4628      	mov	r0, r5
 80060b8:	f002 f856 	bl	8008168 <__ratio>
 80060bc:	ec59 8b10 	vmov	r8, r9, d0
 80060c0:	ee10 0a10 	vmov	r0, s0
 80060c4:	2200      	movs	r2, #0
 80060c6:	f04f 4380 	mov.w	r3, #1073741824	; 0x40000000
 80060ca:	4649      	mov	r1, r9
 80060cc:	f7fa fd18 	bl	8000b00 <__aeabi_dcmple>
 80060d0:	2800      	cmp	r0, #0
 80060d2:	d07a      	beq.n	80061ca <_strtod_l+0xa8a>
 80060d4:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80060d6:	2b00      	cmp	r3, #0
 80060d8:	d04a      	beq.n	8006170 <_strtod_l+0xa30>
 80060da:	4b95      	ldr	r3, [pc, #596]	; (8006330 <_strtod_l+0xbf0>)
 80060dc:	2200      	movs	r2, #0
 80060de:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80060e2:	f8df 924c 	ldr.w	r9, [pc, #588]	; 8006330 <_strtod_l+0xbf0>
 80060e6:	f04f 0800 	mov.w	r8, #0
 80060ea:	4b92      	ldr	r3, [pc, #584]	; (8006334 <_strtod_l+0xbf4>)
 80060ec:	403b      	ands	r3, r7
 80060ee:	930d      	str	r3, [sp, #52]	; 0x34
 80060f0:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80060f2:	4b91      	ldr	r3, [pc, #580]	; (8006338 <_strtod_l+0xbf8>)
 80060f4:	429a      	cmp	r2, r3
 80060f6:	f040 80b0 	bne.w	800625a <_strtod_l+0xb1a>
 80060fa:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80060fe:	f1a7 7b54 	sub.w	fp, r7, #55574528	; 0x3500000
 8006102:	ec4b ab10 	vmov	d0, sl, fp
 8006106:	e9cd 0108 	strd	r0, r1, [sp, #32]
 800610a:	f001 ff55 	bl	8007fb8 <__ulp>
 800610e:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 8006112:	ec53 2b10 	vmov	r2, r3, d0
 8006116:	f7fa fa77 	bl	8000608 <__aeabi_dmul>
 800611a:	4652      	mov	r2, sl
 800611c:	465b      	mov	r3, fp
 800611e:	f7fa f8bd 	bl	800029c <__adddf3>
 8006122:	460b      	mov	r3, r1
 8006124:	4983      	ldr	r1, [pc, #524]	; (8006334 <_strtod_l+0xbf4>)
 8006126:	4a85      	ldr	r2, [pc, #532]	; (800633c <_strtod_l+0xbfc>)
 8006128:	4019      	ands	r1, r3
 800612a:	4291      	cmp	r1, r2
 800612c:	4682      	mov	sl, r0
 800612e:	d960      	bls.n	80061f2 <_strtod_l+0xab2>
 8006130:	ee18 3a90 	vmov	r3, s17
 8006134:	f102 7254 	add.w	r2, r2, #55574528	; 0x3500000
 8006138:	4293      	cmp	r3, r2
 800613a:	d104      	bne.n	8006146 <_strtod_l+0xa06>
 800613c:	ee18 3a10 	vmov	r3, s16
 8006140:	3301      	adds	r3, #1
 8006142:	f43f ad45 	beq.w	8005bd0 <_strtod_l+0x490>
 8006146:	f8df b200 	ldr.w	fp, [pc, #512]	; 8006348 <_strtod_l+0xc08>
 800614a:	f04f 3aff 	mov.w	sl, #4294967295
 800614e:	9918      	ldr	r1, [sp, #96]	; 0x60
 8006150:	4620      	mov	r0, r4
 8006152:	f001 fbff 	bl	8007954 <_Bfree>
 8006156:	9905      	ldr	r1, [sp, #20]
 8006158:	4620      	mov	r0, r4
 800615a:	f001 fbfb 	bl	8007954 <_Bfree>
 800615e:	4631      	mov	r1, r6
 8006160:	4620      	mov	r0, r4
 8006162:	f001 fbf7 	bl	8007954 <_Bfree>
 8006166:	4629      	mov	r1, r5
 8006168:	4620      	mov	r0, r4
 800616a:	f001 fbf3 	bl	8007954 <_Bfree>
 800616e:	e61a      	b.n	8005da6 <_strtod_l+0x666>
 8006170:	f1ba 0f00 	cmp.w	sl, #0
 8006174:	d11b      	bne.n	80061ae <_strtod_l+0xa6e>
 8006176:	f3cb 0313 	ubfx	r3, fp, #0, #20
 800617a:	b9f3      	cbnz	r3, 80061ba <_strtod_l+0xa7a>
 800617c:	4b6c      	ldr	r3, [pc, #432]	; (8006330 <_strtod_l+0xbf0>)
 800617e:	2200      	movs	r2, #0
 8006180:	4640      	mov	r0, r8
 8006182:	4649      	mov	r1, r9
 8006184:	f7fa fcb2 	bl	8000aec <__aeabi_dcmplt>
 8006188:	b9d0      	cbnz	r0, 80061c0 <_strtod_l+0xa80>
 800618a:	4640      	mov	r0, r8
 800618c:	4649      	mov	r1, r9
 800618e:	4b6c      	ldr	r3, [pc, #432]	; (8006340 <_strtod_l+0xc00>)
 8006190:	2200      	movs	r2, #0
 8006192:	f7fa fa39 	bl	8000608 <__aeabi_dmul>
 8006196:	4680      	mov	r8, r0
 8006198:	4689      	mov	r9, r1
 800619a:	f109 4300 	add.w	r3, r9, #2147483648	; 0x80000000
 800619e:	f8cd 8050 	str.w	r8, [sp, #80]	; 0x50
 80061a2:	9315      	str	r3, [sp, #84]	; 0x54
 80061a4:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	; 0x50
 80061a8:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80061ac:	e79d      	b.n	80060ea <_strtod_l+0x9aa>
 80061ae:	f1ba 0f01 	cmp.w	sl, #1
 80061b2:	d102      	bne.n	80061ba <_strtod_l+0xa7a>
 80061b4:	2f00      	cmp	r7, #0
 80061b6:	f43f ad83 	beq.w	8005cc0 <_strtod_l+0x580>
 80061ba:	4b62      	ldr	r3, [pc, #392]	; (8006344 <_strtod_l+0xc04>)
 80061bc:	2200      	movs	r2, #0
 80061be:	e78e      	b.n	80060de <_strtod_l+0x99e>
 80061c0:	f8df 917c 	ldr.w	r9, [pc, #380]	; 8006340 <_strtod_l+0xc00>
 80061c4:	f04f 0800 	mov.w	r8, #0
 80061c8:	e7e7      	b.n	800619a <_strtod_l+0xa5a>
 80061ca:	4b5d      	ldr	r3, [pc, #372]	; (8006340 <_strtod_l+0xc00>)
 80061cc:	4640      	mov	r0, r8
 80061ce:	4649      	mov	r1, r9
 80061d0:	2200      	movs	r2, #0
 80061d2:	f7fa fa19 	bl	8000608 <__aeabi_dmul>
 80061d6:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 80061d8:	4680      	mov	r8, r0
 80061da:	4689      	mov	r9, r1
 80061dc:	b933      	cbnz	r3, 80061ec <_strtod_l+0xaac>
 80061de:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 80061e2:	900e      	str	r0, [sp, #56]	; 0x38
 80061e4:	930f      	str	r3, [sp, #60]	; 0x3c
 80061e6:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	; 0x38
 80061ea:	e7dd      	b.n	80061a8 <_strtod_l+0xa68>
 80061ec:	e9cd 890e 	strd	r8, r9, [sp, #56]	; 0x38
 80061f0:	e7f9      	b.n	80061e6 <_strtod_l+0xaa6>
 80061f2:	f103 7b54 	add.w	fp, r3, #55574528	; 0x3500000
 80061f6:	9b04      	ldr	r3, [sp, #16]
 80061f8:	2b00      	cmp	r3, #0
 80061fa:	d1a8      	bne.n	800614e <_strtod_l+0xa0e>
 80061fc:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006200:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 8006202:	0d1b      	lsrs	r3, r3, #20
 8006204:	051b      	lsls	r3, r3, #20
 8006206:	429a      	cmp	r2, r3
 8006208:	d1a1      	bne.n	800614e <_strtod_l+0xa0e>
 800620a:	4640      	mov	r0, r8
 800620c:	4649      	mov	r1, r9
 800620e:	f7fa fd5b 	bl	8000cc8 <__aeabi_d2lz>
 8006212:	f7fa f9cb 	bl	80005ac <__aeabi_l2d>
 8006216:	4602      	mov	r2, r0
 8006218:	460b      	mov	r3, r1
 800621a:	4640      	mov	r0, r8
 800621c:	4649      	mov	r1, r9
 800621e:	f7fa f83b 	bl	8000298 <__aeabi_dsub>
 8006222:	9a0b      	ldr	r2, [sp, #44]	; 0x2c
 8006224:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006228:	ea43 030a 	orr.w	r3, r3, sl
 800622c:	4313      	orrs	r3, r2
 800622e:	4680      	mov	r8, r0
 8006230:	4689      	mov	r9, r1
 8006232:	d055      	beq.n	80062e0 <_strtod_l+0xba0>
 8006234:	a336      	add	r3, pc, #216	; (adr r3, 8006310 <_strtod_l+0xbd0>)
 8006236:	e9d3 2300 	ldrd	r2, r3, [r3]
 800623a:	f7fa fc57 	bl	8000aec <__aeabi_dcmplt>
 800623e:	2800      	cmp	r0, #0
 8006240:	f47f acd0 	bne.w	8005be4 <_strtod_l+0x4a4>
 8006244:	a334      	add	r3, pc, #208	; (adr r3, 8006318 <_strtod_l+0xbd8>)
 8006246:	e9d3 2300 	ldrd	r2, r3, [r3]
 800624a:	4640      	mov	r0, r8
 800624c:	4649      	mov	r1, r9
 800624e:	f7fa fc6b 	bl	8000b28 <__aeabi_dcmpgt>
 8006252:	2800      	cmp	r0, #0
 8006254:	f43f af7b 	beq.w	800614e <_strtod_l+0xa0e>
 8006258:	e4c4      	b.n	8005be4 <_strtod_l+0x4a4>
 800625a:	9b04      	ldr	r3, [sp, #16]
 800625c:	b333      	cbz	r3, 80062ac <_strtod_l+0xb6c>
 800625e:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006260:	f1b3 6fd4 	cmp.w	r3, #111149056	; 0x6a00000
 8006264:	d822      	bhi.n	80062ac <_strtod_l+0xb6c>
 8006266:	a32e      	add	r3, pc, #184	; (adr r3, 8006320 <_strtod_l+0xbe0>)
 8006268:	e9d3 2300 	ldrd	r2, r3, [r3]
 800626c:	4640      	mov	r0, r8
 800626e:	4649      	mov	r1, r9
 8006270:	f7fa fc46 	bl	8000b00 <__aeabi_dcmple>
 8006274:	b1a0      	cbz	r0, 80062a0 <_strtod_l+0xb60>
 8006276:	4649      	mov	r1, r9
 8006278:	4640      	mov	r0, r8
 800627a:	f7fa fc9d 	bl	8000bb8 <__aeabi_d2uiz>
 800627e:	2801      	cmp	r0, #1
 8006280:	bf38      	it	cc
 8006282:	2001      	movcc	r0, #1
 8006284:	f7fa f946 	bl	8000514 <__aeabi_ui2d>
 8006288:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800628a:	4680      	mov	r8, r0
 800628c:	4689      	mov	r9, r1
 800628e:	bb23      	cbnz	r3, 80062da <_strtod_l+0xb9a>
 8006290:	f101 4300 	add.w	r3, r1, #2147483648	; 0x80000000
 8006294:	9010      	str	r0, [sp, #64]	; 0x40
 8006296:	9311      	str	r3, [sp, #68]	; 0x44
 8006298:	e9dd 2310 	ldrd	r2, r3, [sp, #64]	; 0x40
 800629c:	e9cd 2308 	strd	r2, r3, [sp, #32]
 80062a0:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80062a2:	9a0d      	ldr	r2, [sp, #52]	; 0x34
 80062a4:	f103 63d6 	add.w	r3, r3, #112197632	; 0x6b00000
 80062a8:	1a9b      	subs	r3, r3, r2
 80062aa:	9309      	str	r3, [sp, #36]	; 0x24
 80062ac:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80062b0:	eeb0 0a48 	vmov.f32	s0, s16
 80062b4:	eef0 0a68 	vmov.f32	s1, s17
 80062b8:	e9cd 0108 	strd	r0, r1, [sp, #32]
 80062bc:	f001 fe7c 	bl	8007fb8 <__ulp>
 80062c0:	e9dd 0108 	ldrd	r0, r1, [sp, #32]
 80062c4:	ec53 2b10 	vmov	r2, r3, d0
 80062c8:	f7fa f99e 	bl	8000608 <__aeabi_dmul>
 80062cc:	ec53 2b18 	vmov	r2, r3, d8
 80062d0:	f7f9 ffe4 	bl	800029c <__adddf3>
 80062d4:	4682      	mov	sl, r0
 80062d6:	468b      	mov	fp, r1
 80062d8:	e78d      	b.n	80061f6 <_strtod_l+0xab6>
 80062da:	e9cd 8910 	strd	r8, r9, [sp, #64]	; 0x40
 80062de:	e7db      	b.n	8006298 <_strtod_l+0xb58>
 80062e0:	a311      	add	r3, pc, #68	; (adr r3, 8006328 <_strtod_l+0xbe8>)
 80062e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80062e6:	f7fa fc01 	bl	8000aec <__aeabi_dcmplt>
 80062ea:	e7b2      	b.n	8006252 <_strtod_l+0xb12>
 80062ec:	2300      	movs	r3, #0
 80062ee:	930a      	str	r3, [sp, #40]	; 0x28
 80062f0:	9a13      	ldr	r2, [sp, #76]	; 0x4c
 80062f2:	9b17      	ldr	r3, [sp, #92]	; 0x5c
 80062f4:	6013      	str	r3, [r2, #0]
 80062f6:	f7ff ba6b 	b.w	80057d0 <_strtod_l+0x90>
 80062fa:	2a65      	cmp	r2, #101	; 0x65
 80062fc:	f43f ab5f 	beq.w	80059be <_strtod_l+0x27e>
 8006300:	2a45      	cmp	r2, #69	; 0x45
 8006302:	f43f ab5c 	beq.w	80059be <_strtod_l+0x27e>
 8006306:	2301      	movs	r3, #1
 8006308:	f7ff bb94 	b.w	8005a34 <_strtod_l+0x2f4>
 800630c:	f3af 8000 	nop.w
 8006310:	94a03595 	.word	0x94a03595
 8006314:	3fdfffff 	.word	0x3fdfffff
 8006318:	35afe535 	.word	0x35afe535
 800631c:	3fe00000 	.word	0x3fe00000
 8006320:	ffc00000 	.word	0xffc00000
 8006324:	41dfffff 	.word	0x41dfffff
 8006328:	94a03595 	.word	0x94a03595
 800632c:	3fcfffff 	.word	0x3fcfffff
 8006330:	3ff00000 	.word	0x3ff00000
 8006334:	7ff00000 	.word	0x7ff00000
 8006338:	7fe00000 	.word	0x7fe00000
 800633c:	7c9fffff 	.word	0x7c9fffff
 8006340:	3fe00000 	.word	0x3fe00000
 8006344:	bff00000 	.word	0xbff00000
 8006348:	7fefffff 	.word	0x7fefffff

0800634c <_strtod_r>:
 800634c:	4b01      	ldr	r3, [pc, #4]	; (8006354 <_strtod_r+0x8>)
 800634e:	f7ff b9f7 	b.w	8005740 <_strtod_l>
 8006352:	bf00      	nop
 8006354:	2000007c 	.word	0x2000007c

08006358 <_strtol_l.constprop.0>:
 8006358:	2b01      	cmp	r3, #1
 800635a:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800635e:	d001      	beq.n	8006364 <_strtol_l.constprop.0+0xc>
 8006360:	2b24      	cmp	r3, #36	; 0x24
 8006362:	d906      	bls.n	8006372 <_strtol_l.constprop.0+0x1a>
 8006364:	f7fe fa62 	bl	800482c <__errno>
 8006368:	2316      	movs	r3, #22
 800636a:	6003      	str	r3, [r0, #0]
 800636c:	2000      	movs	r0, #0
 800636e:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006372:	f8df c0e4 	ldr.w	ip, [pc, #228]	; 8006458 <_strtol_l.constprop.0+0x100>
 8006376:	460d      	mov	r5, r1
 8006378:	462e      	mov	r6, r5
 800637a:	f815 4b01 	ldrb.w	r4, [r5], #1
 800637e:	f814 700c 	ldrb.w	r7, [r4, ip]
 8006382:	f017 0708 	ands.w	r7, r7, #8
 8006386:	d1f7      	bne.n	8006378 <_strtol_l.constprop.0+0x20>
 8006388:	2c2d      	cmp	r4, #45	; 0x2d
 800638a:	d132      	bne.n	80063f2 <_strtol_l.constprop.0+0x9a>
 800638c:	782c      	ldrb	r4, [r5, #0]
 800638e:	2701      	movs	r7, #1
 8006390:	1cb5      	adds	r5, r6, #2
 8006392:	2b00      	cmp	r3, #0
 8006394:	d05b      	beq.n	800644e <_strtol_l.constprop.0+0xf6>
 8006396:	2b10      	cmp	r3, #16
 8006398:	d109      	bne.n	80063ae <_strtol_l.constprop.0+0x56>
 800639a:	2c30      	cmp	r4, #48	; 0x30
 800639c:	d107      	bne.n	80063ae <_strtol_l.constprop.0+0x56>
 800639e:	782c      	ldrb	r4, [r5, #0]
 80063a0:	f004 04df 	and.w	r4, r4, #223	; 0xdf
 80063a4:	2c58      	cmp	r4, #88	; 0x58
 80063a6:	d14d      	bne.n	8006444 <_strtol_l.constprop.0+0xec>
 80063a8:	786c      	ldrb	r4, [r5, #1]
 80063aa:	2310      	movs	r3, #16
 80063ac:	3502      	adds	r5, #2
 80063ae:	f107 4800 	add.w	r8, r7, #2147483648	; 0x80000000
 80063b2:	f108 38ff 	add.w	r8, r8, #4294967295
 80063b6:	f04f 0c00 	mov.w	ip, #0
 80063ba:	fbb8 f9f3 	udiv	r9, r8, r3
 80063be:	4666      	mov	r6, ip
 80063c0:	fb03 8a19 	mls	sl, r3, r9, r8
 80063c4:	f1a4 0e30 	sub.w	lr, r4, #48	; 0x30
 80063c8:	f1be 0f09 	cmp.w	lr, #9
 80063cc:	d816      	bhi.n	80063fc <_strtol_l.constprop.0+0xa4>
 80063ce:	4674      	mov	r4, lr
 80063d0:	42a3      	cmp	r3, r4
 80063d2:	dd24      	ble.n	800641e <_strtol_l.constprop.0+0xc6>
 80063d4:	f1bc 0f00 	cmp.w	ip, #0
 80063d8:	db1e      	blt.n	8006418 <_strtol_l.constprop.0+0xc0>
 80063da:	45b1      	cmp	r9, r6
 80063dc:	d31c      	bcc.n	8006418 <_strtol_l.constprop.0+0xc0>
 80063de:	d101      	bne.n	80063e4 <_strtol_l.constprop.0+0x8c>
 80063e0:	45a2      	cmp	sl, r4
 80063e2:	db19      	blt.n	8006418 <_strtol_l.constprop.0+0xc0>
 80063e4:	fb06 4603 	mla	r6, r6, r3, r4
 80063e8:	f04f 0c01 	mov.w	ip, #1
 80063ec:	f815 4b01 	ldrb.w	r4, [r5], #1
 80063f0:	e7e8      	b.n	80063c4 <_strtol_l.constprop.0+0x6c>
 80063f2:	2c2b      	cmp	r4, #43	; 0x2b
 80063f4:	bf04      	itt	eq
 80063f6:	782c      	ldrbeq	r4, [r5, #0]
 80063f8:	1cb5      	addeq	r5, r6, #2
 80063fa:	e7ca      	b.n	8006392 <_strtol_l.constprop.0+0x3a>
 80063fc:	f1a4 0e41 	sub.w	lr, r4, #65	; 0x41
 8006400:	f1be 0f19 	cmp.w	lr, #25
 8006404:	d801      	bhi.n	800640a <_strtol_l.constprop.0+0xb2>
 8006406:	3c37      	subs	r4, #55	; 0x37
 8006408:	e7e2      	b.n	80063d0 <_strtol_l.constprop.0+0x78>
 800640a:	f1a4 0e61 	sub.w	lr, r4, #97	; 0x61
 800640e:	f1be 0f19 	cmp.w	lr, #25
 8006412:	d804      	bhi.n	800641e <_strtol_l.constprop.0+0xc6>
 8006414:	3c57      	subs	r4, #87	; 0x57
 8006416:	e7db      	b.n	80063d0 <_strtol_l.constprop.0+0x78>
 8006418:	f04f 3cff 	mov.w	ip, #4294967295
 800641c:	e7e6      	b.n	80063ec <_strtol_l.constprop.0+0x94>
 800641e:	f1bc 0f00 	cmp.w	ip, #0
 8006422:	da05      	bge.n	8006430 <_strtol_l.constprop.0+0xd8>
 8006424:	2322      	movs	r3, #34	; 0x22
 8006426:	6003      	str	r3, [r0, #0]
 8006428:	4646      	mov	r6, r8
 800642a:	b942      	cbnz	r2, 800643e <_strtol_l.constprop.0+0xe6>
 800642c:	4630      	mov	r0, r6
 800642e:	e79e      	b.n	800636e <_strtol_l.constprop.0+0x16>
 8006430:	b107      	cbz	r7, 8006434 <_strtol_l.constprop.0+0xdc>
 8006432:	4276      	negs	r6, r6
 8006434:	2a00      	cmp	r2, #0
 8006436:	d0f9      	beq.n	800642c <_strtol_l.constprop.0+0xd4>
 8006438:	f1bc 0f00 	cmp.w	ip, #0
 800643c:	d000      	beq.n	8006440 <_strtol_l.constprop.0+0xe8>
 800643e:	1e69      	subs	r1, r5, #1
 8006440:	6011      	str	r1, [r2, #0]
 8006442:	e7f3      	b.n	800642c <_strtol_l.constprop.0+0xd4>
 8006444:	2430      	movs	r4, #48	; 0x30
 8006446:	2b00      	cmp	r3, #0
 8006448:	d1b1      	bne.n	80063ae <_strtol_l.constprop.0+0x56>
 800644a:	2308      	movs	r3, #8
 800644c:	e7af      	b.n	80063ae <_strtol_l.constprop.0+0x56>
 800644e:	2c30      	cmp	r4, #48	; 0x30
 8006450:	d0a5      	beq.n	800639e <_strtol_l.constprop.0+0x46>
 8006452:	230a      	movs	r3, #10
 8006454:	e7ab      	b.n	80063ae <_strtol_l.constprop.0+0x56>
 8006456:	bf00      	nop
 8006458:	0800a795 	.word	0x0800a795

0800645c <_strtol_r>:
 800645c:	f7ff bf7c 	b.w	8006358 <_strtol_l.constprop.0>

08006460 <__assert_func>:
 8006460:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 8006462:	4614      	mov	r4, r2
 8006464:	461a      	mov	r2, r3
 8006466:	4b09      	ldr	r3, [pc, #36]	; (800648c <__assert_func+0x2c>)
 8006468:	681b      	ldr	r3, [r3, #0]
 800646a:	4605      	mov	r5, r0
 800646c:	68d8      	ldr	r0, [r3, #12]
 800646e:	b14c      	cbz	r4, 8006484 <__assert_func+0x24>
 8006470:	4b07      	ldr	r3, [pc, #28]	; (8006490 <__assert_func+0x30>)
 8006472:	9100      	str	r1, [sp, #0]
 8006474:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8006478:	4906      	ldr	r1, [pc, #24]	; (8006494 <__assert_func+0x34>)
 800647a:	462b      	mov	r3, r5
 800647c:	f000 fe8a 	bl	8007194 <fiprintf>
 8006480:	f002 fb90 	bl	8008ba4 <abort>
 8006484:	4b04      	ldr	r3, [pc, #16]	; (8006498 <__assert_func+0x38>)
 8006486:	461c      	mov	r4, r3
 8006488:	e7f3      	b.n	8006472 <__assert_func+0x12>
 800648a:	bf00      	nop
 800648c:	20000014 	.word	0x20000014
 8006490:	0800a758 	.word	0x0800a758
 8006494:	0800a765 	.word	0x0800a765
 8006498:	0800a793 	.word	0x0800a793

0800649c <quorem>:
 800649c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80064a0:	6903      	ldr	r3, [r0, #16]
 80064a2:	690c      	ldr	r4, [r1, #16]
 80064a4:	42a3      	cmp	r3, r4
 80064a6:	4607      	mov	r7, r0
 80064a8:	f2c0 8081 	blt.w	80065ae <quorem+0x112>
 80064ac:	3c01      	subs	r4, #1
 80064ae:	f101 0814 	add.w	r8, r1, #20
 80064b2:	f100 0514 	add.w	r5, r0, #20
 80064b6:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 80064ba:	9301      	str	r3, [sp, #4]
 80064bc:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 80064c0:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 80064c4:	3301      	adds	r3, #1
 80064c6:	429a      	cmp	r2, r3
 80064c8:	ea4f 0b84 	mov.w	fp, r4, lsl #2
 80064cc:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 80064d0:	fbb2 f6f3 	udiv	r6, r2, r3
 80064d4:	d331      	bcc.n	800653a <quorem+0x9e>
 80064d6:	f04f 0e00 	mov.w	lr, #0
 80064da:	4640      	mov	r0, r8
 80064dc:	46ac      	mov	ip, r5
 80064de:	46f2      	mov	sl, lr
 80064e0:	f850 2b04 	ldr.w	r2, [r0], #4
 80064e4:	b293      	uxth	r3, r2
 80064e6:	fb06 e303 	mla	r3, r6, r3, lr
 80064ea:	ea4f 4e13 	mov.w	lr, r3, lsr #16
 80064ee:	b29b      	uxth	r3, r3
 80064f0:	ebaa 0303 	sub.w	r3, sl, r3
 80064f4:	f8dc a000 	ldr.w	sl, [ip]
 80064f8:	0c12      	lsrs	r2, r2, #16
 80064fa:	fa13 f38a 	uxtah	r3, r3, sl
 80064fe:	fb06 e202 	mla	r2, r6, r2, lr
 8006502:	9300      	str	r3, [sp, #0]
 8006504:	9b00      	ldr	r3, [sp, #0]
 8006506:	ea4f 4e12 	mov.w	lr, r2, lsr #16
 800650a:	b292      	uxth	r2, r2
 800650c:	ebc2 421a 	rsb	r2, r2, sl, lsr #16
 8006510:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006514:	f8bd 3000 	ldrh.w	r3, [sp]
 8006518:	4581      	cmp	r9, r0
 800651a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800651e:	f84c 3b04 	str.w	r3, [ip], #4
 8006522:	ea4f 4a22 	mov.w	sl, r2, asr #16
 8006526:	d2db      	bcs.n	80064e0 <quorem+0x44>
 8006528:	f855 300b 	ldr.w	r3, [r5, fp]
 800652c:	b92b      	cbnz	r3, 800653a <quorem+0x9e>
 800652e:	9b01      	ldr	r3, [sp, #4]
 8006530:	3b04      	subs	r3, #4
 8006532:	429d      	cmp	r5, r3
 8006534:	461a      	mov	r2, r3
 8006536:	d32e      	bcc.n	8006596 <quorem+0xfa>
 8006538:	613c      	str	r4, [r7, #16]
 800653a:	4638      	mov	r0, r7
 800653c:	f001 fc96 	bl	8007e6c <__mcmp>
 8006540:	2800      	cmp	r0, #0
 8006542:	db24      	blt.n	800658e <quorem+0xf2>
 8006544:	3601      	adds	r6, #1
 8006546:	4628      	mov	r0, r5
 8006548:	f04f 0c00 	mov.w	ip, #0
 800654c:	f858 2b04 	ldr.w	r2, [r8], #4
 8006550:	f8d0 e000 	ldr.w	lr, [r0]
 8006554:	b293      	uxth	r3, r2
 8006556:	ebac 0303 	sub.w	r3, ip, r3
 800655a:	0c12      	lsrs	r2, r2, #16
 800655c:	fa13 f38e 	uxtah	r3, r3, lr
 8006560:	ebc2 421e 	rsb	r2, r2, lr, lsr #16
 8006564:	eb02 4223 	add.w	r2, r2, r3, asr #16
 8006568:	b29b      	uxth	r3, r3
 800656a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800656e:	45c1      	cmp	r9, r8
 8006570:	f840 3b04 	str.w	r3, [r0], #4
 8006574:	ea4f 4c22 	mov.w	ip, r2, asr #16
 8006578:	d2e8      	bcs.n	800654c <quorem+0xb0>
 800657a:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800657e:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 8006582:	b922      	cbnz	r2, 800658e <quorem+0xf2>
 8006584:	3b04      	subs	r3, #4
 8006586:	429d      	cmp	r5, r3
 8006588:	461a      	mov	r2, r3
 800658a:	d30a      	bcc.n	80065a2 <quorem+0x106>
 800658c:	613c      	str	r4, [r7, #16]
 800658e:	4630      	mov	r0, r6
 8006590:	b003      	add	sp, #12
 8006592:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006596:	6812      	ldr	r2, [r2, #0]
 8006598:	3b04      	subs	r3, #4
 800659a:	2a00      	cmp	r2, #0
 800659c:	d1cc      	bne.n	8006538 <quorem+0x9c>
 800659e:	3c01      	subs	r4, #1
 80065a0:	e7c7      	b.n	8006532 <quorem+0x96>
 80065a2:	6812      	ldr	r2, [r2, #0]
 80065a4:	3b04      	subs	r3, #4
 80065a6:	2a00      	cmp	r2, #0
 80065a8:	d1f0      	bne.n	800658c <quorem+0xf0>
 80065aa:	3c01      	subs	r4, #1
 80065ac:	e7eb      	b.n	8006586 <quorem+0xea>
 80065ae:	2000      	movs	r0, #0
 80065b0:	e7ee      	b.n	8006590 <quorem+0xf4>
 80065b2:	0000      	movs	r0, r0
 80065b4:	0000      	movs	r0, r0
	...

080065b8 <_dtoa_r>:
 80065b8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80065bc:	ed2d 8b04 	vpush	{d8-d9}
 80065c0:	ec57 6b10 	vmov	r6, r7, d0
 80065c4:	b093      	sub	sp, #76	; 0x4c
 80065c6:	6a45      	ldr	r5, [r0, #36]	; 0x24
 80065c8:	f8dd 8080 	ldr.w	r8, [sp, #128]	; 0x80
 80065cc:	9106      	str	r1, [sp, #24]
 80065ce:	ee10 aa10 	vmov	sl, s0
 80065d2:	4604      	mov	r4, r0
 80065d4:	9209      	str	r2, [sp, #36]	; 0x24
 80065d6:	930c      	str	r3, [sp, #48]	; 0x30
 80065d8:	46bb      	mov	fp, r7
 80065da:	b975      	cbnz	r5, 80065fa <_dtoa_r+0x42>
 80065dc:	2010      	movs	r0, #16
 80065de:	f001 f95f 	bl	80078a0 <malloc>
 80065e2:	4602      	mov	r2, r0
 80065e4:	6260      	str	r0, [r4, #36]	; 0x24
 80065e6:	b920      	cbnz	r0, 80065f2 <_dtoa_r+0x3a>
 80065e8:	4ba7      	ldr	r3, [pc, #668]	; (8006888 <_dtoa_r+0x2d0>)
 80065ea:	21ea      	movs	r1, #234	; 0xea
 80065ec:	48a7      	ldr	r0, [pc, #668]	; (800688c <_dtoa_r+0x2d4>)
 80065ee:	f7ff ff37 	bl	8006460 <__assert_func>
 80065f2:	e9c0 5501 	strd	r5, r5, [r0, #4]
 80065f6:	6005      	str	r5, [r0, #0]
 80065f8:	60c5      	str	r5, [r0, #12]
 80065fa:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80065fc:	6819      	ldr	r1, [r3, #0]
 80065fe:	b151      	cbz	r1, 8006616 <_dtoa_r+0x5e>
 8006600:	685a      	ldr	r2, [r3, #4]
 8006602:	604a      	str	r2, [r1, #4]
 8006604:	2301      	movs	r3, #1
 8006606:	4093      	lsls	r3, r2
 8006608:	608b      	str	r3, [r1, #8]
 800660a:	4620      	mov	r0, r4
 800660c:	f001 f9a2 	bl	8007954 <_Bfree>
 8006610:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8006612:	2200      	movs	r2, #0
 8006614:	601a      	str	r2, [r3, #0]
 8006616:	1e3b      	subs	r3, r7, #0
 8006618:	bfaa      	itet	ge
 800661a:	2300      	movge	r3, #0
 800661c:	f023 4b00 	biclt.w	fp, r3, #2147483648	; 0x80000000
 8006620:	f8c8 3000 	strge.w	r3, [r8]
 8006624:	4b9a      	ldr	r3, [pc, #616]	; (8006890 <_dtoa_r+0x2d8>)
 8006626:	bfbc      	itt	lt
 8006628:	2201      	movlt	r2, #1
 800662a:	f8c8 2000 	strlt.w	r2, [r8]
 800662e:	ea33 030b 	bics.w	r3, r3, fp
 8006632:	d11b      	bne.n	800666c <_dtoa_r+0xb4>
 8006634:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006636:	f242 730f 	movw	r3, #9999	; 0x270f
 800663a:	6013      	str	r3, [r2, #0]
 800663c:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006640:	4333      	orrs	r3, r6
 8006642:	f000 8592 	beq.w	800716a <_dtoa_r+0xbb2>
 8006646:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006648:	b963      	cbnz	r3, 8006664 <_dtoa_r+0xac>
 800664a:	4b92      	ldr	r3, [pc, #584]	; (8006894 <_dtoa_r+0x2dc>)
 800664c:	e022      	b.n	8006694 <_dtoa_r+0xdc>
 800664e:	4b92      	ldr	r3, [pc, #584]	; (8006898 <_dtoa_r+0x2e0>)
 8006650:	9301      	str	r3, [sp, #4]
 8006652:	3308      	adds	r3, #8
 8006654:	9a21      	ldr	r2, [sp, #132]	; 0x84
 8006656:	6013      	str	r3, [r2, #0]
 8006658:	9801      	ldr	r0, [sp, #4]
 800665a:	b013      	add	sp, #76	; 0x4c
 800665c:	ecbd 8b04 	vpop	{d8-d9}
 8006660:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8006664:	4b8b      	ldr	r3, [pc, #556]	; (8006894 <_dtoa_r+0x2dc>)
 8006666:	9301      	str	r3, [sp, #4]
 8006668:	3303      	adds	r3, #3
 800666a:	e7f3      	b.n	8006654 <_dtoa_r+0x9c>
 800666c:	2200      	movs	r2, #0
 800666e:	2300      	movs	r3, #0
 8006670:	4650      	mov	r0, sl
 8006672:	4659      	mov	r1, fp
 8006674:	f7fa fa30 	bl	8000ad8 <__aeabi_dcmpeq>
 8006678:	ec4b ab19 	vmov	d9, sl, fp
 800667c:	4680      	mov	r8, r0
 800667e:	b158      	cbz	r0, 8006698 <_dtoa_r+0xe0>
 8006680:	9a0c      	ldr	r2, [sp, #48]	; 0x30
 8006682:	2301      	movs	r3, #1
 8006684:	6013      	str	r3, [r2, #0]
 8006686:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006688:	2b00      	cmp	r3, #0
 800668a:	f000 856b 	beq.w	8007164 <_dtoa_r+0xbac>
 800668e:	4883      	ldr	r0, [pc, #524]	; (800689c <_dtoa_r+0x2e4>)
 8006690:	6018      	str	r0, [r3, #0]
 8006692:	1e43      	subs	r3, r0, #1
 8006694:	9301      	str	r3, [sp, #4]
 8006696:	e7df      	b.n	8006658 <_dtoa_r+0xa0>
 8006698:	ec4b ab10 	vmov	d0, sl, fp
 800669c:	aa10      	add	r2, sp, #64	; 0x40
 800669e:	a911      	add	r1, sp, #68	; 0x44
 80066a0:	4620      	mov	r0, r4
 80066a2:	f001 fd05 	bl	80080b0 <__d2b>
 80066a6:	f3cb 550a 	ubfx	r5, fp, #20, #11
 80066aa:	ee08 0a10 	vmov	s16, r0
 80066ae:	2d00      	cmp	r5, #0
 80066b0:	f000 8084 	beq.w	80067bc <_dtoa_r+0x204>
 80066b4:	ee19 3a90 	vmov	r3, s19
 80066b8:	f3c3 0313 	ubfx	r3, r3, #0, #20
 80066bc:	f043 577f 	orr.w	r7, r3, #1069547520	; 0x3fc00000
 80066c0:	4656      	mov	r6, sl
 80066c2:	f447 1740 	orr.w	r7, r7, #3145728	; 0x300000
 80066c6:	f2a5 35ff 	subw	r5, r5, #1023	; 0x3ff
 80066ca:	f8cd 8038 	str.w	r8, [sp, #56]	; 0x38
 80066ce:	4b74      	ldr	r3, [pc, #464]	; (80068a0 <_dtoa_r+0x2e8>)
 80066d0:	2200      	movs	r2, #0
 80066d2:	4630      	mov	r0, r6
 80066d4:	4639      	mov	r1, r7
 80066d6:	f7f9 fddf 	bl	8000298 <__aeabi_dsub>
 80066da:	a365      	add	r3, pc, #404	; (adr r3, 8006870 <_dtoa_r+0x2b8>)
 80066dc:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066e0:	f7f9 ff92 	bl	8000608 <__aeabi_dmul>
 80066e4:	a364      	add	r3, pc, #400	; (adr r3, 8006878 <_dtoa_r+0x2c0>)
 80066e6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066ea:	f7f9 fdd7 	bl	800029c <__adddf3>
 80066ee:	4606      	mov	r6, r0
 80066f0:	4628      	mov	r0, r5
 80066f2:	460f      	mov	r7, r1
 80066f4:	f7f9 ff1e 	bl	8000534 <__aeabi_i2d>
 80066f8:	a361      	add	r3, pc, #388	; (adr r3, 8006880 <_dtoa_r+0x2c8>)
 80066fa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80066fe:	f7f9 ff83 	bl	8000608 <__aeabi_dmul>
 8006702:	4602      	mov	r2, r0
 8006704:	460b      	mov	r3, r1
 8006706:	4630      	mov	r0, r6
 8006708:	4639      	mov	r1, r7
 800670a:	f7f9 fdc7 	bl	800029c <__adddf3>
 800670e:	4606      	mov	r6, r0
 8006710:	460f      	mov	r7, r1
 8006712:	f7fa fa29 	bl	8000b68 <__aeabi_d2iz>
 8006716:	2200      	movs	r2, #0
 8006718:	9000      	str	r0, [sp, #0]
 800671a:	2300      	movs	r3, #0
 800671c:	4630      	mov	r0, r6
 800671e:	4639      	mov	r1, r7
 8006720:	f7fa f9e4 	bl	8000aec <__aeabi_dcmplt>
 8006724:	b150      	cbz	r0, 800673c <_dtoa_r+0x184>
 8006726:	9800      	ldr	r0, [sp, #0]
 8006728:	f7f9 ff04 	bl	8000534 <__aeabi_i2d>
 800672c:	4632      	mov	r2, r6
 800672e:	463b      	mov	r3, r7
 8006730:	f7fa f9d2 	bl	8000ad8 <__aeabi_dcmpeq>
 8006734:	b910      	cbnz	r0, 800673c <_dtoa_r+0x184>
 8006736:	9b00      	ldr	r3, [sp, #0]
 8006738:	3b01      	subs	r3, #1
 800673a:	9300      	str	r3, [sp, #0]
 800673c:	9b00      	ldr	r3, [sp, #0]
 800673e:	2b16      	cmp	r3, #22
 8006740:	d85a      	bhi.n	80067f8 <_dtoa_r+0x240>
 8006742:	9a00      	ldr	r2, [sp, #0]
 8006744:	4b57      	ldr	r3, [pc, #348]	; (80068a4 <_dtoa_r+0x2ec>)
 8006746:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800674a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800674e:	ec51 0b19 	vmov	r0, r1, d9
 8006752:	f7fa f9cb 	bl	8000aec <__aeabi_dcmplt>
 8006756:	2800      	cmp	r0, #0
 8006758:	d050      	beq.n	80067fc <_dtoa_r+0x244>
 800675a:	9b00      	ldr	r3, [sp, #0]
 800675c:	3b01      	subs	r3, #1
 800675e:	9300      	str	r3, [sp, #0]
 8006760:	2300      	movs	r3, #0
 8006762:	930b      	str	r3, [sp, #44]	; 0x2c
 8006764:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006766:	1b5d      	subs	r5, r3, r5
 8006768:	1e6b      	subs	r3, r5, #1
 800676a:	9305      	str	r3, [sp, #20]
 800676c:	bf45      	ittet	mi
 800676e:	f1c5 0301 	rsbmi	r3, r5, #1
 8006772:	9304      	strmi	r3, [sp, #16]
 8006774:	2300      	movpl	r3, #0
 8006776:	2300      	movmi	r3, #0
 8006778:	bf4c      	ite	mi
 800677a:	9305      	strmi	r3, [sp, #20]
 800677c:	9304      	strpl	r3, [sp, #16]
 800677e:	9b00      	ldr	r3, [sp, #0]
 8006780:	2b00      	cmp	r3, #0
 8006782:	db3d      	blt.n	8006800 <_dtoa_r+0x248>
 8006784:	9b05      	ldr	r3, [sp, #20]
 8006786:	9a00      	ldr	r2, [sp, #0]
 8006788:	920a      	str	r2, [sp, #40]	; 0x28
 800678a:	4413      	add	r3, r2
 800678c:	9305      	str	r3, [sp, #20]
 800678e:	2300      	movs	r3, #0
 8006790:	9307      	str	r3, [sp, #28]
 8006792:	9b06      	ldr	r3, [sp, #24]
 8006794:	2b09      	cmp	r3, #9
 8006796:	f200 8089 	bhi.w	80068ac <_dtoa_r+0x2f4>
 800679a:	2b05      	cmp	r3, #5
 800679c:	bfc4      	itt	gt
 800679e:	3b04      	subgt	r3, #4
 80067a0:	9306      	strgt	r3, [sp, #24]
 80067a2:	9b06      	ldr	r3, [sp, #24]
 80067a4:	f1a3 0302 	sub.w	r3, r3, #2
 80067a8:	bfcc      	ite	gt
 80067aa:	2500      	movgt	r5, #0
 80067ac:	2501      	movle	r5, #1
 80067ae:	2b03      	cmp	r3, #3
 80067b0:	f200 8087 	bhi.w	80068c2 <_dtoa_r+0x30a>
 80067b4:	e8df f003 	tbb	[pc, r3]
 80067b8:	59383a2d 	.word	0x59383a2d
 80067bc:	e9dd 5310 	ldrd	r5, r3, [sp, #64]	; 0x40
 80067c0:	441d      	add	r5, r3
 80067c2:	f205 4332 	addw	r3, r5, #1074	; 0x432
 80067c6:	2b20      	cmp	r3, #32
 80067c8:	bfc1      	itttt	gt
 80067ca:	f1c3 0340 	rsbgt	r3, r3, #64	; 0x40
 80067ce:	f205 4012 	addwgt	r0, r5, #1042	; 0x412
 80067d2:	fa0b f303 	lslgt.w	r3, fp, r3
 80067d6:	fa26 f000 	lsrgt.w	r0, r6, r0
 80067da:	bfda      	itte	le
 80067dc:	f1c3 0320 	rsble	r3, r3, #32
 80067e0:	fa06 f003 	lslle.w	r0, r6, r3
 80067e4:	4318      	orrgt	r0, r3
 80067e6:	f7f9 fe95 	bl	8000514 <__aeabi_ui2d>
 80067ea:	2301      	movs	r3, #1
 80067ec:	4606      	mov	r6, r0
 80067ee:	f1a1 77f8 	sub.w	r7, r1, #32505856	; 0x1f00000
 80067f2:	3d01      	subs	r5, #1
 80067f4:	930e      	str	r3, [sp, #56]	; 0x38
 80067f6:	e76a      	b.n	80066ce <_dtoa_r+0x116>
 80067f8:	2301      	movs	r3, #1
 80067fa:	e7b2      	b.n	8006762 <_dtoa_r+0x1aa>
 80067fc:	900b      	str	r0, [sp, #44]	; 0x2c
 80067fe:	e7b1      	b.n	8006764 <_dtoa_r+0x1ac>
 8006800:	9b04      	ldr	r3, [sp, #16]
 8006802:	9a00      	ldr	r2, [sp, #0]
 8006804:	1a9b      	subs	r3, r3, r2
 8006806:	9304      	str	r3, [sp, #16]
 8006808:	4253      	negs	r3, r2
 800680a:	9307      	str	r3, [sp, #28]
 800680c:	2300      	movs	r3, #0
 800680e:	930a      	str	r3, [sp, #40]	; 0x28
 8006810:	e7bf      	b.n	8006792 <_dtoa_r+0x1da>
 8006812:	2300      	movs	r3, #0
 8006814:	9308      	str	r3, [sp, #32]
 8006816:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006818:	2b00      	cmp	r3, #0
 800681a:	dc55      	bgt.n	80068c8 <_dtoa_r+0x310>
 800681c:	2301      	movs	r3, #1
 800681e:	e9cd 3302 	strd	r3, r3, [sp, #8]
 8006822:	461a      	mov	r2, r3
 8006824:	9209      	str	r2, [sp, #36]	; 0x24
 8006826:	e00c      	b.n	8006842 <_dtoa_r+0x28a>
 8006828:	2301      	movs	r3, #1
 800682a:	e7f3      	b.n	8006814 <_dtoa_r+0x25c>
 800682c:	2300      	movs	r3, #0
 800682e:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8006830:	9308      	str	r3, [sp, #32]
 8006832:	9b00      	ldr	r3, [sp, #0]
 8006834:	4413      	add	r3, r2
 8006836:	9302      	str	r3, [sp, #8]
 8006838:	3301      	adds	r3, #1
 800683a:	2b01      	cmp	r3, #1
 800683c:	9303      	str	r3, [sp, #12]
 800683e:	bfb8      	it	lt
 8006840:	2301      	movlt	r3, #1
 8006842:	6a60      	ldr	r0, [r4, #36]	; 0x24
 8006844:	2200      	movs	r2, #0
 8006846:	6042      	str	r2, [r0, #4]
 8006848:	2204      	movs	r2, #4
 800684a:	f102 0614 	add.w	r6, r2, #20
 800684e:	429e      	cmp	r6, r3
 8006850:	6841      	ldr	r1, [r0, #4]
 8006852:	d93d      	bls.n	80068d0 <_dtoa_r+0x318>
 8006854:	4620      	mov	r0, r4
 8006856:	f001 f83d 	bl	80078d4 <_Balloc>
 800685a:	9001      	str	r0, [sp, #4]
 800685c:	2800      	cmp	r0, #0
 800685e:	d13b      	bne.n	80068d8 <_dtoa_r+0x320>
 8006860:	4b11      	ldr	r3, [pc, #68]	; (80068a8 <_dtoa_r+0x2f0>)
 8006862:	4602      	mov	r2, r0
 8006864:	f44f 71d5 	mov.w	r1, #426	; 0x1aa
 8006868:	e6c0      	b.n	80065ec <_dtoa_r+0x34>
 800686a:	2301      	movs	r3, #1
 800686c:	e7df      	b.n	800682e <_dtoa_r+0x276>
 800686e:	bf00      	nop
 8006870:	636f4361 	.word	0x636f4361
 8006874:	3fd287a7 	.word	0x3fd287a7
 8006878:	8b60c8b3 	.word	0x8b60c8b3
 800687c:	3fc68a28 	.word	0x3fc68a28
 8006880:	509f79fb 	.word	0x509f79fb
 8006884:	3fd34413 	.word	0x3fd34413
 8006888:	0800a695 	.word	0x0800a695
 800688c:	0800a8a2 	.word	0x0800a8a2
 8006890:	7ff00000 	.word	0x7ff00000
 8006894:	0800a89e 	.word	0x0800a89e
 8006898:	0800a895 	.word	0x0800a895
 800689c:	0800a66d 	.word	0x0800a66d
 80068a0:	3ff80000 	.word	0x3ff80000
 80068a4:	0800aa10 	.word	0x0800aa10
 80068a8:	0800a8fd 	.word	0x0800a8fd
 80068ac:	2501      	movs	r5, #1
 80068ae:	2300      	movs	r3, #0
 80068b0:	9306      	str	r3, [sp, #24]
 80068b2:	9508      	str	r5, [sp, #32]
 80068b4:	f04f 33ff 	mov.w	r3, #4294967295
 80068b8:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80068bc:	2200      	movs	r2, #0
 80068be:	2312      	movs	r3, #18
 80068c0:	e7b0      	b.n	8006824 <_dtoa_r+0x26c>
 80068c2:	2301      	movs	r3, #1
 80068c4:	9308      	str	r3, [sp, #32]
 80068c6:	e7f5      	b.n	80068b4 <_dtoa_r+0x2fc>
 80068c8:	9b09      	ldr	r3, [sp, #36]	; 0x24
 80068ca:	e9cd 3302 	strd	r3, r3, [sp, #8]
 80068ce:	e7b8      	b.n	8006842 <_dtoa_r+0x28a>
 80068d0:	3101      	adds	r1, #1
 80068d2:	6041      	str	r1, [r0, #4]
 80068d4:	0052      	lsls	r2, r2, #1
 80068d6:	e7b8      	b.n	800684a <_dtoa_r+0x292>
 80068d8:	6a63      	ldr	r3, [r4, #36]	; 0x24
 80068da:	9a01      	ldr	r2, [sp, #4]
 80068dc:	601a      	str	r2, [r3, #0]
 80068de:	9b03      	ldr	r3, [sp, #12]
 80068e0:	2b0e      	cmp	r3, #14
 80068e2:	f200 809d 	bhi.w	8006a20 <_dtoa_r+0x468>
 80068e6:	2d00      	cmp	r5, #0
 80068e8:	f000 809a 	beq.w	8006a20 <_dtoa_r+0x468>
 80068ec:	9b00      	ldr	r3, [sp, #0]
 80068ee:	2b00      	cmp	r3, #0
 80068f0:	dd32      	ble.n	8006958 <_dtoa_r+0x3a0>
 80068f2:	4ab7      	ldr	r2, [pc, #732]	; (8006bd0 <_dtoa_r+0x618>)
 80068f4:	f003 030f 	and.w	r3, r3, #15
 80068f8:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
 80068fc:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006900:	9b00      	ldr	r3, [sp, #0]
 8006902:	05d8      	lsls	r0, r3, #23
 8006904:	ea4f 1723 	mov.w	r7, r3, asr #4
 8006908:	d516      	bpl.n	8006938 <_dtoa_r+0x380>
 800690a:	4bb2      	ldr	r3, [pc, #712]	; (8006bd4 <_dtoa_r+0x61c>)
 800690c:	ec51 0b19 	vmov	r0, r1, d9
 8006910:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8006914:	f7f9 ffa2 	bl	800085c <__aeabi_ddiv>
 8006918:	f007 070f 	and.w	r7, r7, #15
 800691c:	4682      	mov	sl, r0
 800691e:	468b      	mov	fp, r1
 8006920:	2503      	movs	r5, #3
 8006922:	4eac      	ldr	r6, [pc, #688]	; (8006bd4 <_dtoa_r+0x61c>)
 8006924:	b957      	cbnz	r7, 800693c <_dtoa_r+0x384>
 8006926:	4642      	mov	r2, r8
 8006928:	464b      	mov	r3, r9
 800692a:	4650      	mov	r0, sl
 800692c:	4659      	mov	r1, fp
 800692e:	f7f9 ff95 	bl	800085c <__aeabi_ddiv>
 8006932:	4682      	mov	sl, r0
 8006934:	468b      	mov	fp, r1
 8006936:	e028      	b.n	800698a <_dtoa_r+0x3d2>
 8006938:	2502      	movs	r5, #2
 800693a:	e7f2      	b.n	8006922 <_dtoa_r+0x36a>
 800693c:	07f9      	lsls	r1, r7, #31
 800693e:	d508      	bpl.n	8006952 <_dtoa_r+0x39a>
 8006940:	4640      	mov	r0, r8
 8006942:	4649      	mov	r1, r9
 8006944:	e9d6 2300 	ldrd	r2, r3, [r6]
 8006948:	f7f9 fe5e 	bl	8000608 <__aeabi_dmul>
 800694c:	3501      	adds	r5, #1
 800694e:	4680      	mov	r8, r0
 8006950:	4689      	mov	r9, r1
 8006952:	107f      	asrs	r7, r7, #1
 8006954:	3608      	adds	r6, #8
 8006956:	e7e5      	b.n	8006924 <_dtoa_r+0x36c>
 8006958:	f000 809b 	beq.w	8006a92 <_dtoa_r+0x4da>
 800695c:	9b00      	ldr	r3, [sp, #0]
 800695e:	4f9d      	ldr	r7, [pc, #628]	; (8006bd4 <_dtoa_r+0x61c>)
 8006960:	425e      	negs	r6, r3
 8006962:	4b9b      	ldr	r3, [pc, #620]	; (8006bd0 <_dtoa_r+0x618>)
 8006964:	f006 020f 	and.w	r2, r6, #15
 8006968:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800696c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8006970:	ec51 0b19 	vmov	r0, r1, d9
 8006974:	f7f9 fe48 	bl	8000608 <__aeabi_dmul>
 8006978:	1136      	asrs	r6, r6, #4
 800697a:	4682      	mov	sl, r0
 800697c:	468b      	mov	fp, r1
 800697e:	2300      	movs	r3, #0
 8006980:	2502      	movs	r5, #2
 8006982:	2e00      	cmp	r6, #0
 8006984:	d17a      	bne.n	8006a7c <_dtoa_r+0x4c4>
 8006986:	2b00      	cmp	r3, #0
 8006988:	d1d3      	bne.n	8006932 <_dtoa_r+0x37a>
 800698a:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 800698c:	2b00      	cmp	r3, #0
 800698e:	f000 8082 	beq.w	8006a96 <_dtoa_r+0x4de>
 8006992:	4b91      	ldr	r3, [pc, #580]	; (8006bd8 <_dtoa_r+0x620>)
 8006994:	2200      	movs	r2, #0
 8006996:	4650      	mov	r0, sl
 8006998:	4659      	mov	r1, fp
 800699a:	f7fa f8a7 	bl	8000aec <__aeabi_dcmplt>
 800699e:	2800      	cmp	r0, #0
 80069a0:	d079      	beq.n	8006a96 <_dtoa_r+0x4de>
 80069a2:	9b03      	ldr	r3, [sp, #12]
 80069a4:	2b00      	cmp	r3, #0
 80069a6:	d076      	beq.n	8006a96 <_dtoa_r+0x4de>
 80069a8:	9b02      	ldr	r3, [sp, #8]
 80069aa:	2b00      	cmp	r3, #0
 80069ac:	dd36      	ble.n	8006a1c <_dtoa_r+0x464>
 80069ae:	9b00      	ldr	r3, [sp, #0]
 80069b0:	4650      	mov	r0, sl
 80069b2:	4659      	mov	r1, fp
 80069b4:	1e5f      	subs	r7, r3, #1
 80069b6:	2200      	movs	r2, #0
 80069b8:	4b88      	ldr	r3, [pc, #544]	; (8006bdc <_dtoa_r+0x624>)
 80069ba:	f7f9 fe25 	bl	8000608 <__aeabi_dmul>
 80069be:	9e02      	ldr	r6, [sp, #8]
 80069c0:	4682      	mov	sl, r0
 80069c2:	468b      	mov	fp, r1
 80069c4:	3501      	adds	r5, #1
 80069c6:	4628      	mov	r0, r5
 80069c8:	f7f9 fdb4 	bl	8000534 <__aeabi_i2d>
 80069cc:	4652      	mov	r2, sl
 80069ce:	465b      	mov	r3, fp
 80069d0:	f7f9 fe1a 	bl	8000608 <__aeabi_dmul>
 80069d4:	4b82      	ldr	r3, [pc, #520]	; (8006be0 <_dtoa_r+0x628>)
 80069d6:	2200      	movs	r2, #0
 80069d8:	f7f9 fc60 	bl	800029c <__adddf3>
 80069dc:	46d0      	mov	r8, sl
 80069de:	46d9      	mov	r9, fp
 80069e0:	4682      	mov	sl, r0
 80069e2:	f1a1 7b50 	sub.w	fp, r1, #54525952	; 0x3400000
 80069e6:	2e00      	cmp	r6, #0
 80069e8:	d158      	bne.n	8006a9c <_dtoa_r+0x4e4>
 80069ea:	4b7e      	ldr	r3, [pc, #504]	; (8006be4 <_dtoa_r+0x62c>)
 80069ec:	2200      	movs	r2, #0
 80069ee:	4640      	mov	r0, r8
 80069f0:	4649      	mov	r1, r9
 80069f2:	f7f9 fc51 	bl	8000298 <__aeabi_dsub>
 80069f6:	4652      	mov	r2, sl
 80069f8:	465b      	mov	r3, fp
 80069fa:	4680      	mov	r8, r0
 80069fc:	4689      	mov	r9, r1
 80069fe:	f7fa f893 	bl	8000b28 <__aeabi_dcmpgt>
 8006a02:	2800      	cmp	r0, #0
 8006a04:	f040 8295 	bne.w	8006f32 <_dtoa_r+0x97a>
 8006a08:	4652      	mov	r2, sl
 8006a0a:	f10b 4300 	add.w	r3, fp, #2147483648	; 0x80000000
 8006a0e:	4640      	mov	r0, r8
 8006a10:	4649      	mov	r1, r9
 8006a12:	f7fa f86b 	bl	8000aec <__aeabi_dcmplt>
 8006a16:	2800      	cmp	r0, #0
 8006a18:	f040 8289 	bne.w	8006f2e <_dtoa_r+0x976>
 8006a1c:	ec5b ab19 	vmov	sl, fp, d9
 8006a20:	9b11      	ldr	r3, [sp, #68]	; 0x44
 8006a22:	2b00      	cmp	r3, #0
 8006a24:	f2c0 8148 	blt.w	8006cb8 <_dtoa_r+0x700>
 8006a28:	9a00      	ldr	r2, [sp, #0]
 8006a2a:	2a0e      	cmp	r2, #14
 8006a2c:	f300 8144 	bgt.w	8006cb8 <_dtoa_r+0x700>
 8006a30:	4b67      	ldr	r3, [pc, #412]	; (8006bd0 <_dtoa_r+0x618>)
 8006a32:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8006a36:	e9d3 8900 	ldrd	r8, r9, [r3]
 8006a3a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006a3c:	2b00      	cmp	r3, #0
 8006a3e:	f280 80d5 	bge.w	8006bec <_dtoa_r+0x634>
 8006a42:	9b03      	ldr	r3, [sp, #12]
 8006a44:	2b00      	cmp	r3, #0
 8006a46:	f300 80d1 	bgt.w	8006bec <_dtoa_r+0x634>
 8006a4a:	f040 826f 	bne.w	8006f2c <_dtoa_r+0x974>
 8006a4e:	4b65      	ldr	r3, [pc, #404]	; (8006be4 <_dtoa_r+0x62c>)
 8006a50:	2200      	movs	r2, #0
 8006a52:	4640      	mov	r0, r8
 8006a54:	4649      	mov	r1, r9
 8006a56:	f7f9 fdd7 	bl	8000608 <__aeabi_dmul>
 8006a5a:	4652      	mov	r2, sl
 8006a5c:	465b      	mov	r3, fp
 8006a5e:	f7fa f859 	bl	8000b14 <__aeabi_dcmpge>
 8006a62:	9e03      	ldr	r6, [sp, #12]
 8006a64:	4637      	mov	r7, r6
 8006a66:	2800      	cmp	r0, #0
 8006a68:	f040 8245 	bne.w	8006ef6 <_dtoa_r+0x93e>
 8006a6c:	9d01      	ldr	r5, [sp, #4]
 8006a6e:	2331      	movs	r3, #49	; 0x31
 8006a70:	f805 3b01 	strb.w	r3, [r5], #1
 8006a74:	9b00      	ldr	r3, [sp, #0]
 8006a76:	3301      	adds	r3, #1
 8006a78:	9300      	str	r3, [sp, #0]
 8006a7a:	e240      	b.n	8006efe <_dtoa_r+0x946>
 8006a7c:	07f2      	lsls	r2, r6, #31
 8006a7e:	d505      	bpl.n	8006a8c <_dtoa_r+0x4d4>
 8006a80:	e9d7 2300 	ldrd	r2, r3, [r7]
 8006a84:	f7f9 fdc0 	bl	8000608 <__aeabi_dmul>
 8006a88:	3501      	adds	r5, #1
 8006a8a:	2301      	movs	r3, #1
 8006a8c:	1076      	asrs	r6, r6, #1
 8006a8e:	3708      	adds	r7, #8
 8006a90:	e777      	b.n	8006982 <_dtoa_r+0x3ca>
 8006a92:	2502      	movs	r5, #2
 8006a94:	e779      	b.n	800698a <_dtoa_r+0x3d2>
 8006a96:	9f00      	ldr	r7, [sp, #0]
 8006a98:	9e03      	ldr	r6, [sp, #12]
 8006a9a:	e794      	b.n	80069c6 <_dtoa_r+0x40e>
 8006a9c:	9901      	ldr	r1, [sp, #4]
 8006a9e:	4b4c      	ldr	r3, [pc, #304]	; (8006bd0 <_dtoa_r+0x618>)
 8006aa0:	4431      	add	r1, r6
 8006aa2:	910d      	str	r1, [sp, #52]	; 0x34
 8006aa4:	9908      	ldr	r1, [sp, #32]
 8006aa6:	eb03 03c6 	add.w	r3, r3, r6, lsl #3
 8006aaa:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8006aae:	2900      	cmp	r1, #0
 8006ab0:	d043      	beq.n	8006b3a <_dtoa_r+0x582>
 8006ab2:	494d      	ldr	r1, [pc, #308]	; (8006be8 <_dtoa_r+0x630>)
 8006ab4:	2000      	movs	r0, #0
 8006ab6:	f7f9 fed1 	bl	800085c <__aeabi_ddiv>
 8006aba:	4652      	mov	r2, sl
 8006abc:	465b      	mov	r3, fp
 8006abe:	f7f9 fbeb 	bl	8000298 <__aeabi_dsub>
 8006ac2:	9d01      	ldr	r5, [sp, #4]
 8006ac4:	4682      	mov	sl, r0
 8006ac6:	468b      	mov	fp, r1
 8006ac8:	4649      	mov	r1, r9
 8006aca:	4640      	mov	r0, r8
 8006acc:	f7fa f84c 	bl	8000b68 <__aeabi_d2iz>
 8006ad0:	4606      	mov	r6, r0
 8006ad2:	f7f9 fd2f 	bl	8000534 <__aeabi_i2d>
 8006ad6:	4602      	mov	r2, r0
 8006ad8:	460b      	mov	r3, r1
 8006ada:	4640      	mov	r0, r8
 8006adc:	4649      	mov	r1, r9
 8006ade:	f7f9 fbdb 	bl	8000298 <__aeabi_dsub>
 8006ae2:	3630      	adds	r6, #48	; 0x30
 8006ae4:	f805 6b01 	strb.w	r6, [r5], #1
 8006ae8:	4652      	mov	r2, sl
 8006aea:	465b      	mov	r3, fp
 8006aec:	4680      	mov	r8, r0
 8006aee:	4689      	mov	r9, r1
 8006af0:	f7f9 fffc 	bl	8000aec <__aeabi_dcmplt>
 8006af4:	2800      	cmp	r0, #0
 8006af6:	d163      	bne.n	8006bc0 <_dtoa_r+0x608>
 8006af8:	4642      	mov	r2, r8
 8006afa:	464b      	mov	r3, r9
 8006afc:	4936      	ldr	r1, [pc, #216]	; (8006bd8 <_dtoa_r+0x620>)
 8006afe:	2000      	movs	r0, #0
 8006b00:	f7f9 fbca 	bl	8000298 <__aeabi_dsub>
 8006b04:	4652      	mov	r2, sl
 8006b06:	465b      	mov	r3, fp
 8006b08:	f7f9 fff0 	bl	8000aec <__aeabi_dcmplt>
 8006b0c:	2800      	cmp	r0, #0
 8006b0e:	f040 80b5 	bne.w	8006c7c <_dtoa_r+0x6c4>
 8006b12:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b14:	429d      	cmp	r5, r3
 8006b16:	d081      	beq.n	8006a1c <_dtoa_r+0x464>
 8006b18:	4b30      	ldr	r3, [pc, #192]	; (8006bdc <_dtoa_r+0x624>)
 8006b1a:	2200      	movs	r2, #0
 8006b1c:	4650      	mov	r0, sl
 8006b1e:	4659      	mov	r1, fp
 8006b20:	f7f9 fd72 	bl	8000608 <__aeabi_dmul>
 8006b24:	4b2d      	ldr	r3, [pc, #180]	; (8006bdc <_dtoa_r+0x624>)
 8006b26:	4682      	mov	sl, r0
 8006b28:	468b      	mov	fp, r1
 8006b2a:	4640      	mov	r0, r8
 8006b2c:	4649      	mov	r1, r9
 8006b2e:	2200      	movs	r2, #0
 8006b30:	f7f9 fd6a 	bl	8000608 <__aeabi_dmul>
 8006b34:	4680      	mov	r8, r0
 8006b36:	4689      	mov	r9, r1
 8006b38:	e7c6      	b.n	8006ac8 <_dtoa_r+0x510>
 8006b3a:	4650      	mov	r0, sl
 8006b3c:	4659      	mov	r1, fp
 8006b3e:	f7f9 fd63 	bl	8000608 <__aeabi_dmul>
 8006b42:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b44:	9d01      	ldr	r5, [sp, #4]
 8006b46:	930f      	str	r3, [sp, #60]	; 0x3c
 8006b48:	4682      	mov	sl, r0
 8006b4a:	468b      	mov	fp, r1
 8006b4c:	4649      	mov	r1, r9
 8006b4e:	4640      	mov	r0, r8
 8006b50:	f7fa f80a 	bl	8000b68 <__aeabi_d2iz>
 8006b54:	4606      	mov	r6, r0
 8006b56:	f7f9 fced 	bl	8000534 <__aeabi_i2d>
 8006b5a:	3630      	adds	r6, #48	; 0x30
 8006b5c:	4602      	mov	r2, r0
 8006b5e:	460b      	mov	r3, r1
 8006b60:	4640      	mov	r0, r8
 8006b62:	4649      	mov	r1, r9
 8006b64:	f7f9 fb98 	bl	8000298 <__aeabi_dsub>
 8006b68:	f805 6b01 	strb.w	r6, [r5], #1
 8006b6c:	9b0d      	ldr	r3, [sp, #52]	; 0x34
 8006b6e:	429d      	cmp	r5, r3
 8006b70:	4680      	mov	r8, r0
 8006b72:	4689      	mov	r9, r1
 8006b74:	f04f 0200 	mov.w	r2, #0
 8006b78:	d124      	bne.n	8006bc4 <_dtoa_r+0x60c>
 8006b7a:	4b1b      	ldr	r3, [pc, #108]	; (8006be8 <_dtoa_r+0x630>)
 8006b7c:	4650      	mov	r0, sl
 8006b7e:	4659      	mov	r1, fp
 8006b80:	f7f9 fb8c 	bl	800029c <__adddf3>
 8006b84:	4602      	mov	r2, r0
 8006b86:	460b      	mov	r3, r1
 8006b88:	4640      	mov	r0, r8
 8006b8a:	4649      	mov	r1, r9
 8006b8c:	f7f9 ffcc 	bl	8000b28 <__aeabi_dcmpgt>
 8006b90:	2800      	cmp	r0, #0
 8006b92:	d173      	bne.n	8006c7c <_dtoa_r+0x6c4>
 8006b94:	4652      	mov	r2, sl
 8006b96:	465b      	mov	r3, fp
 8006b98:	4913      	ldr	r1, [pc, #76]	; (8006be8 <_dtoa_r+0x630>)
 8006b9a:	2000      	movs	r0, #0
 8006b9c:	f7f9 fb7c 	bl	8000298 <__aeabi_dsub>
 8006ba0:	4602      	mov	r2, r0
 8006ba2:	460b      	mov	r3, r1
 8006ba4:	4640      	mov	r0, r8
 8006ba6:	4649      	mov	r1, r9
 8006ba8:	f7f9 ffa0 	bl	8000aec <__aeabi_dcmplt>
 8006bac:	2800      	cmp	r0, #0
 8006bae:	f43f af35 	beq.w	8006a1c <_dtoa_r+0x464>
 8006bb2:	9d0f      	ldr	r5, [sp, #60]	; 0x3c
 8006bb4:	1e6b      	subs	r3, r5, #1
 8006bb6:	930f      	str	r3, [sp, #60]	; 0x3c
 8006bb8:	f815 3c01 	ldrb.w	r3, [r5, #-1]
 8006bbc:	2b30      	cmp	r3, #48	; 0x30
 8006bbe:	d0f8      	beq.n	8006bb2 <_dtoa_r+0x5fa>
 8006bc0:	9700      	str	r7, [sp, #0]
 8006bc2:	e049      	b.n	8006c58 <_dtoa_r+0x6a0>
 8006bc4:	4b05      	ldr	r3, [pc, #20]	; (8006bdc <_dtoa_r+0x624>)
 8006bc6:	f7f9 fd1f 	bl	8000608 <__aeabi_dmul>
 8006bca:	4680      	mov	r8, r0
 8006bcc:	4689      	mov	r9, r1
 8006bce:	e7bd      	b.n	8006b4c <_dtoa_r+0x594>
 8006bd0:	0800aa10 	.word	0x0800aa10
 8006bd4:	0800a9e8 	.word	0x0800a9e8
 8006bd8:	3ff00000 	.word	0x3ff00000
 8006bdc:	40240000 	.word	0x40240000
 8006be0:	401c0000 	.word	0x401c0000
 8006be4:	40140000 	.word	0x40140000
 8006be8:	3fe00000 	.word	0x3fe00000
 8006bec:	9d01      	ldr	r5, [sp, #4]
 8006bee:	4656      	mov	r6, sl
 8006bf0:	465f      	mov	r7, fp
 8006bf2:	4642      	mov	r2, r8
 8006bf4:	464b      	mov	r3, r9
 8006bf6:	4630      	mov	r0, r6
 8006bf8:	4639      	mov	r1, r7
 8006bfa:	f7f9 fe2f 	bl	800085c <__aeabi_ddiv>
 8006bfe:	f7f9 ffb3 	bl	8000b68 <__aeabi_d2iz>
 8006c02:	4682      	mov	sl, r0
 8006c04:	f7f9 fc96 	bl	8000534 <__aeabi_i2d>
 8006c08:	4642      	mov	r2, r8
 8006c0a:	464b      	mov	r3, r9
 8006c0c:	f7f9 fcfc 	bl	8000608 <__aeabi_dmul>
 8006c10:	4602      	mov	r2, r0
 8006c12:	460b      	mov	r3, r1
 8006c14:	4630      	mov	r0, r6
 8006c16:	4639      	mov	r1, r7
 8006c18:	f10a 0630 	add.w	r6, sl, #48	; 0x30
 8006c1c:	f7f9 fb3c 	bl	8000298 <__aeabi_dsub>
 8006c20:	f805 6b01 	strb.w	r6, [r5], #1
 8006c24:	9e01      	ldr	r6, [sp, #4]
 8006c26:	9f03      	ldr	r7, [sp, #12]
 8006c28:	1bae      	subs	r6, r5, r6
 8006c2a:	42b7      	cmp	r7, r6
 8006c2c:	4602      	mov	r2, r0
 8006c2e:	460b      	mov	r3, r1
 8006c30:	d135      	bne.n	8006c9e <_dtoa_r+0x6e6>
 8006c32:	f7f9 fb33 	bl	800029c <__adddf3>
 8006c36:	4642      	mov	r2, r8
 8006c38:	464b      	mov	r3, r9
 8006c3a:	4606      	mov	r6, r0
 8006c3c:	460f      	mov	r7, r1
 8006c3e:	f7f9 ff73 	bl	8000b28 <__aeabi_dcmpgt>
 8006c42:	b9d0      	cbnz	r0, 8006c7a <_dtoa_r+0x6c2>
 8006c44:	4642      	mov	r2, r8
 8006c46:	464b      	mov	r3, r9
 8006c48:	4630      	mov	r0, r6
 8006c4a:	4639      	mov	r1, r7
 8006c4c:	f7f9 ff44 	bl	8000ad8 <__aeabi_dcmpeq>
 8006c50:	b110      	cbz	r0, 8006c58 <_dtoa_r+0x6a0>
 8006c52:	f01a 0f01 	tst.w	sl, #1
 8006c56:	d110      	bne.n	8006c7a <_dtoa_r+0x6c2>
 8006c58:	4620      	mov	r0, r4
 8006c5a:	ee18 1a10 	vmov	r1, s16
 8006c5e:	f000 fe79 	bl	8007954 <_Bfree>
 8006c62:	2300      	movs	r3, #0
 8006c64:	9800      	ldr	r0, [sp, #0]
 8006c66:	702b      	strb	r3, [r5, #0]
 8006c68:	9b0c      	ldr	r3, [sp, #48]	; 0x30
 8006c6a:	3001      	adds	r0, #1
 8006c6c:	6018      	str	r0, [r3, #0]
 8006c6e:	9b21      	ldr	r3, [sp, #132]	; 0x84
 8006c70:	2b00      	cmp	r3, #0
 8006c72:	f43f acf1 	beq.w	8006658 <_dtoa_r+0xa0>
 8006c76:	601d      	str	r5, [r3, #0]
 8006c78:	e4ee      	b.n	8006658 <_dtoa_r+0xa0>
 8006c7a:	9f00      	ldr	r7, [sp, #0]
 8006c7c:	462b      	mov	r3, r5
 8006c7e:	461d      	mov	r5, r3
 8006c80:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8006c84:	2a39      	cmp	r2, #57	; 0x39
 8006c86:	d106      	bne.n	8006c96 <_dtoa_r+0x6de>
 8006c88:	9a01      	ldr	r2, [sp, #4]
 8006c8a:	429a      	cmp	r2, r3
 8006c8c:	d1f7      	bne.n	8006c7e <_dtoa_r+0x6c6>
 8006c8e:	9901      	ldr	r1, [sp, #4]
 8006c90:	2230      	movs	r2, #48	; 0x30
 8006c92:	3701      	adds	r7, #1
 8006c94:	700a      	strb	r2, [r1, #0]
 8006c96:	781a      	ldrb	r2, [r3, #0]
 8006c98:	3201      	adds	r2, #1
 8006c9a:	701a      	strb	r2, [r3, #0]
 8006c9c:	e790      	b.n	8006bc0 <_dtoa_r+0x608>
 8006c9e:	4ba6      	ldr	r3, [pc, #664]	; (8006f38 <_dtoa_r+0x980>)
 8006ca0:	2200      	movs	r2, #0
 8006ca2:	f7f9 fcb1 	bl	8000608 <__aeabi_dmul>
 8006ca6:	2200      	movs	r2, #0
 8006ca8:	2300      	movs	r3, #0
 8006caa:	4606      	mov	r6, r0
 8006cac:	460f      	mov	r7, r1
 8006cae:	f7f9 ff13 	bl	8000ad8 <__aeabi_dcmpeq>
 8006cb2:	2800      	cmp	r0, #0
 8006cb4:	d09d      	beq.n	8006bf2 <_dtoa_r+0x63a>
 8006cb6:	e7cf      	b.n	8006c58 <_dtoa_r+0x6a0>
 8006cb8:	9a08      	ldr	r2, [sp, #32]
 8006cba:	2a00      	cmp	r2, #0
 8006cbc:	f000 80d7 	beq.w	8006e6e <_dtoa_r+0x8b6>
 8006cc0:	9a06      	ldr	r2, [sp, #24]
 8006cc2:	2a01      	cmp	r2, #1
 8006cc4:	f300 80ba 	bgt.w	8006e3c <_dtoa_r+0x884>
 8006cc8:	9a0e      	ldr	r2, [sp, #56]	; 0x38
 8006cca:	2a00      	cmp	r2, #0
 8006ccc:	f000 80b2 	beq.w	8006e34 <_dtoa_r+0x87c>
 8006cd0:	f203 4333 	addw	r3, r3, #1075	; 0x433
 8006cd4:	9e07      	ldr	r6, [sp, #28]
 8006cd6:	9d04      	ldr	r5, [sp, #16]
 8006cd8:	9a04      	ldr	r2, [sp, #16]
 8006cda:	441a      	add	r2, r3
 8006cdc:	9204      	str	r2, [sp, #16]
 8006cde:	9a05      	ldr	r2, [sp, #20]
 8006ce0:	2101      	movs	r1, #1
 8006ce2:	441a      	add	r2, r3
 8006ce4:	4620      	mov	r0, r4
 8006ce6:	9205      	str	r2, [sp, #20]
 8006ce8:	f000 ff36 	bl	8007b58 <__i2b>
 8006cec:	4607      	mov	r7, r0
 8006cee:	2d00      	cmp	r5, #0
 8006cf0:	dd0c      	ble.n	8006d0c <_dtoa_r+0x754>
 8006cf2:	9b05      	ldr	r3, [sp, #20]
 8006cf4:	2b00      	cmp	r3, #0
 8006cf6:	dd09      	ble.n	8006d0c <_dtoa_r+0x754>
 8006cf8:	42ab      	cmp	r3, r5
 8006cfa:	9a04      	ldr	r2, [sp, #16]
 8006cfc:	bfa8      	it	ge
 8006cfe:	462b      	movge	r3, r5
 8006d00:	1ad2      	subs	r2, r2, r3
 8006d02:	9204      	str	r2, [sp, #16]
 8006d04:	9a05      	ldr	r2, [sp, #20]
 8006d06:	1aed      	subs	r5, r5, r3
 8006d08:	1ad3      	subs	r3, r2, r3
 8006d0a:	9305      	str	r3, [sp, #20]
 8006d0c:	9b07      	ldr	r3, [sp, #28]
 8006d0e:	b31b      	cbz	r3, 8006d58 <_dtoa_r+0x7a0>
 8006d10:	9b08      	ldr	r3, [sp, #32]
 8006d12:	2b00      	cmp	r3, #0
 8006d14:	f000 80af 	beq.w	8006e76 <_dtoa_r+0x8be>
 8006d18:	2e00      	cmp	r6, #0
 8006d1a:	dd13      	ble.n	8006d44 <_dtoa_r+0x78c>
 8006d1c:	4639      	mov	r1, r7
 8006d1e:	4632      	mov	r2, r6
 8006d20:	4620      	mov	r0, r4
 8006d22:	f000 ffd9 	bl	8007cd8 <__pow5mult>
 8006d26:	ee18 2a10 	vmov	r2, s16
 8006d2a:	4601      	mov	r1, r0
 8006d2c:	4607      	mov	r7, r0
 8006d2e:	4620      	mov	r0, r4
 8006d30:	f000 ff28 	bl	8007b84 <__multiply>
 8006d34:	ee18 1a10 	vmov	r1, s16
 8006d38:	4680      	mov	r8, r0
 8006d3a:	4620      	mov	r0, r4
 8006d3c:	f000 fe0a 	bl	8007954 <_Bfree>
 8006d40:	ee08 8a10 	vmov	s16, r8
 8006d44:	9b07      	ldr	r3, [sp, #28]
 8006d46:	1b9a      	subs	r2, r3, r6
 8006d48:	d006      	beq.n	8006d58 <_dtoa_r+0x7a0>
 8006d4a:	ee18 1a10 	vmov	r1, s16
 8006d4e:	4620      	mov	r0, r4
 8006d50:	f000 ffc2 	bl	8007cd8 <__pow5mult>
 8006d54:	ee08 0a10 	vmov	s16, r0
 8006d58:	2101      	movs	r1, #1
 8006d5a:	4620      	mov	r0, r4
 8006d5c:	f000 fefc 	bl	8007b58 <__i2b>
 8006d60:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006d62:	2b00      	cmp	r3, #0
 8006d64:	4606      	mov	r6, r0
 8006d66:	f340 8088 	ble.w	8006e7a <_dtoa_r+0x8c2>
 8006d6a:	461a      	mov	r2, r3
 8006d6c:	4601      	mov	r1, r0
 8006d6e:	4620      	mov	r0, r4
 8006d70:	f000 ffb2 	bl	8007cd8 <__pow5mult>
 8006d74:	9b06      	ldr	r3, [sp, #24]
 8006d76:	2b01      	cmp	r3, #1
 8006d78:	4606      	mov	r6, r0
 8006d7a:	f340 8081 	ble.w	8006e80 <_dtoa_r+0x8c8>
 8006d7e:	f04f 0800 	mov.w	r8, #0
 8006d82:	6933      	ldr	r3, [r6, #16]
 8006d84:	eb06 0383 	add.w	r3, r6, r3, lsl #2
 8006d88:	6918      	ldr	r0, [r3, #16]
 8006d8a:	f000 fe95 	bl	8007ab8 <__hi0bits>
 8006d8e:	f1c0 0020 	rsb	r0, r0, #32
 8006d92:	9b05      	ldr	r3, [sp, #20]
 8006d94:	4418      	add	r0, r3
 8006d96:	f010 001f 	ands.w	r0, r0, #31
 8006d9a:	f000 8092 	beq.w	8006ec2 <_dtoa_r+0x90a>
 8006d9e:	f1c0 0320 	rsb	r3, r0, #32
 8006da2:	2b04      	cmp	r3, #4
 8006da4:	f340 808a 	ble.w	8006ebc <_dtoa_r+0x904>
 8006da8:	f1c0 001c 	rsb	r0, r0, #28
 8006dac:	9b04      	ldr	r3, [sp, #16]
 8006dae:	4403      	add	r3, r0
 8006db0:	9304      	str	r3, [sp, #16]
 8006db2:	9b05      	ldr	r3, [sp, #20]
 8006db4:	4403      	add	r3, r0
 8006db6:	4405      	add	r5, r0
 8006db8:	9305      	str	r3, [sp, #20]
 8006dba:	9b04      	ldr	r3, [sp, #16]
 8006dbc:	2b00      	cmp	r3, #0
 8006dbe:	dd07      	ble.n	8006dd0 <_dtoa_r+0x818>
 8006dc0:	ee18 1a10 	vmov	r1, s16
 8006dc4:	461a      	mov	r2, r3
 8006dc6:	4620      	mov	r0, r4
 8006dc8:	f000 ffe0 	bl	8007d8c <__lshift>
 8006dcc:	ee08 0a10 	vmov	s16, r0
 8006dd0:	9b05      	ldr	r3, [sp, #20]
 8006dd2:	2b00      	cmp	r3, #0
 8006dd4:	dd05      	ble.n	8006de2 <_dtoa_r+0x82a>
 8006dd6:	4631      	mov	r1, r6
 8006dd8:	461a      	mov	r2, r3
 8006dda:	4620      	mov	r0, r4
 8006ddc:	f000 ffd6 	bl	8007d8c <__lshift>
 8006de0:	4606      	mov	r6, r0
 8006de2:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
 8006de4:	2b00      	cmp	r3, #0
 8006de6:	d06e      	beq.n	8006ec6 <_dtoa_r+0x90e>
 8006de8:	ee18 0a10 	vmov	r0, s16
 8006dec:	4631      	mov	r1, r6
 8006dee:	f001 f83d 	bl	8007e6c <__mcmp>
 8006df2:	2800      	cmp	r0, #0
 8006df4:	da67      	bge.n	8006ec6 <_dtoa_r+0x90e>
 8006df6:	9b00      	ldr	r3, [sp, #0]
 8006df8:	3b01      	subs	r3, #1
 8006dfa:	ee18 1a10 	vmov	r1, s16
 8006dfe:	9300      	str	r3, [sp, #0]
 8006e00:	220a      	movs	r2, #10
 8006e02:	2300      	movs	r3, #0
 8006e04:	4620      	mov	r0, r4
 8006e06:	f000 fdc7 	bl	8007998 <__multadd>
 8006e0a:	9b08      	ldr	r3, [sp, #32]
 8006e0c:	ee08 0a10 	vmov	s16, r0
 8006e10:	2b00      	cmp	r3, #0
 8006e12:	f000 81b1 	beq.w	8007178 <_dtoa_r+0xbc0>
 8006e16:	2300      	movs	r3, #0
 8006e18:	4639      	mov	r1, r7
 8006e1a:	220a      	movs	r2, #10
 8006e1c:	4620      	mov	r0, r4
 8006e1e:	f000 fdbb 	bl	8007998 <__multadd>
 8006e22:	9b02      	ldr	r3, [sp, #8]
 8006e24:	2b00      	cmp	r3, #0
 8006e26:	4607      	mov	r7, r0
 8006e28:	f300 808e 	bgt.w	8006f48 <_dtoa_r+0x990>
 8006e2c:	9b06      	ldr	r3, [sp, #24]
 8006e2e:	2b02      	cmp	r3, #2
 8006e30:	dc51      	bgt.n	8006ed6 <_dtoa_r+0x91e>
 8006e32:	e089      	b.n	8006f48 <_dtoa_r+0x990>
 8006e34:	9b10      	ldr	r3, [sp, #64]	; 0x40
 8006e36:	f1c3 0336 	rsb	r3, r3, #54	; 0x36
 8006e3a:	e74b      	b.n	8006cd4 <_dtoa_r+0x71c>
 8006e3c:	9b03      	ldr	r3, [sp, #12]
 8006e3e:	1e5e      	subs	r6, r3, #1
 8006e40:	9b07      	ldr	r3, [sp, #28]
 8006e42:	42b3      	cmp	r3, r6
 8006e44:	bfbf      	itttt	lt
 8006e46:	9b07      	ldrlt	r3, [sp, #28]
 8006e48:	9607      	strlt	r6, [sp, #28]
 8006e4a:	1af2      	sublt	r2, r6, r3
 8006e4c:	9b0a      	ldrlt	r3, [sp, #40]	; 0x28
 8006e4e:	bfb6      	itet	lt
 8006e50:	189b      	addlt	r3, r3, r2
 8006e52:	1b9e      	subge	r6, r3, r6
 8006e54:	930a      	strlt	r3, [sp, #40]	; 0x28
 8006e56:	9b03      	ldr	r3, [sp, #12]
 8006e58:	bfb8      	it	lt
 8006e5a:	2600      	movlt	r6, #0
 8006e5c:	2b00      	cmp	r3, #0
 8006e5e:	bfb7      	itett	lt
 8006e60:	e9dd 2303 	ldrdlt	r2, r3, [sp, #12]
 8006e64:	e9dd 3503 	ldrdge	r3, r5, [sp, #12]
 8006e68:	1a9d      	sublt	r5, r3, r2
 8006e6a:	2300      	movlt	r3, #0
 8006e6c:	e734      	b.n	8006cd8 <_dtoa_r+0x720>
 8006e6e:	9e07      	ldr	r6, [sp, #28]
 8006e70:	9d04      	ldr	r5, [sp, #16]
 8006e72:	9f08      	ldr	r7, [sp, #32]
 8006e74:	e73b      	b.n	8006cee <_dtoa_r+0x736>
 8006e76:	9a07      	ldr	r2, [sp, #28]
 8006e78:	e767      	b.n	8006d4a <_dtoa_r+0x792>
 8006e7a:	9b06      	ldr	r3, [sp, #24]
 8006e7c:	2b01      	cmp	r3, #1
 8006e7e:	dc18      	bgt.n	8006eb2 <_dtoa_r+0x8fa>
 8006e80:	f1ba 0f00 	cmp.w	sl, #0
 8006e84:	d115      	bne.n	8006eb2 <_dtoa_r+0x8fa>
 8006e86:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8006e8a:	b993      	cbnz	r3, 8006eb2 <_dtoa_r+0x8fa>
 8006e8c:	f02b 4300 	bic.w	r3, fp, #2147483648	; 0x80000000
 8006e90:	0d1b      	lsrs	r3, r3, #20
 8006e92:	051b      	lsls	r3, r3, #20
 8006e94:	b183      	cbz	r3, 8006eb8 <_dtoa_r+0x900>
 8006e96:	9b04      	ldr	r3, [sp, #16]
 8006e98:	3301      	adds	r3, #1
 8006e9a:	9304      	str	r3, [sp, #16]
 8006e9c:	9b05      	ldr	r3, [sp, #20]
 8006e9e:	3301      	adds	r3, #1
 8006ea0:	9305      	str	r3, [sp, #20]
 8006ea2:	f04f 0801 	mov.w	r8, #1
 8006ea6:	9b0a      	ldr	r3, [sp, #40]	; 0x28
 8006ea8:	2b00      	cmp	r3, #0
 8006eaa:	f47f af6a 	bne.w	8006d82 <_dtoa_r+0x7ca>
 8006eae:	2001      	movs	r0, #1
 8006eb0:	e76f      	b.n	8006d92 <_dtoa_r+0x7da>
 8006eb2:	f04f 0800 	mov.w	r8, #0
 8006eb6:	e7f6      	b.n	8006ea6 <_dtoa_r+0x8ee>
 8006eb8:	4698      	mov	r8, r3
 8006eba:	e7f4      	b.n	8006ea6 <_dtoa_r+0x8ee>
 8006ebc:	f43f af7d 	beq.w	8006dba <_dtoa_r+0x802>
 8006ec0:	4618      	mov	r0, r3
 8006ec2:	301c      	adds	r0, #28
 8006ec4:	e772      	b.n	8006dac <_dtoa_r+0x7f4>
 8006ec6:	9b03      	ldr	r3, [sp, #12]
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	dc37      	bgt.n	8006f3c <_dtoa_r+0x984>
 8006ecc:	9b06      	ldr	r3, [sp, #24]
 8006ece:	2b02      	cmp	r3, #2
 8006ed0:	dd34      	ble.n	8006f3c <_dtoa_r+0x984>
 8006ed2:	9b03      	ldr	r3, [sp, #12]
 8006ed4:	9302      	str	r3, [sp, #8]
 8006ed6:	9b02      	ldr	r3, [sp, #8]
 8006ed8:	b96b      	cbnz	r3, 8006ef6 <_dtoa_r+0x93e>
 8006eda:	4631      	mov	r1, r6
 8006edc:	2205      	movs	r2, #5
 8006ede:	4620      	mov	r0, r4
 8006ee0:	f000 fd5a 	bl	8007998 <__multadd>
 8006ee4:	4601      	mov	r1, r0
 8006ee6:	4606      	mov	r6, r0
 8006ee8:	ee18 0a10 	vmov	r0, s16
 8006eec:	f000 ffbe 	bl	8007e6c <__mcmp>
 8006ef0:	2800      	cmp	r0, #0
 8006ef2:	f73f adbb 	bgt.w	8006a6c <_dtoa_r+0x4b4>
 8006ef6:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8006ef8:	9d01      	ldr	r5, [sp, #4]
 8006efa:	43db      	mvns	r3, r3
 8006efc:	9300      	str	r3, [sp, #0]
 8006efe:	f04f 0800 	mov.w	r8, #0
 8006f02:	4631      	mov	r1, r6
 8006f04:	4620      	mov	r0, r4
 8006f06:	f000 fd25 	bl	8007954 <_Bfree>
 8006f0a:	2f00      	cmp	r7, #0
 8006f0c:	f43f aea4 	beq.w	8006c58 <_dtoa_r+0x6a0>
 8006f10:	f1b8 0f00 	cmp.w	r8, #0
 8006f14:	d005      	beq.n	8006f22 <_dtoa_r+0x96a>
 8006f16:	45b8      	cmp	r8, r7
 8006f18:	d003      	beq.n	8006f22 <_dtoa_r+0x96a>
 8006f1a:	4641      	mov	r1, r8
 8006f1c:	4620      	mov	r0, r4
 8006f1e:	f000 fd19 	bl	8007954 <_Bfree>
 8006f22:	4639      	mov	r1, r7
 8006f24:	4620      	mov	r0, r4
 8006f26:	f000 fd15 	bl	8007954 <_Bfree>
 8006f2a:	e695      	b.n	8006c58 <_dtoa_r+0x6a0>
 8006f2c:	2600      	movs	r6, #0
 8006f2e:	4637      	mov	r7, r6
 8006f30:	e7e1      	b.n	8006ef6 <_dtoa_r+0x93e>
 8006f32:	9700      	str	r7, [sp, #0]
 8006f34:	4637      	mov	r7, r6
 8006f36:	e599      	b.n	8006a6c <_dtoa_r+0x4b4>
 8006f38:	40240000 	.word	0x40240000
 8006f3c:	9b08      	ldr	r3, [sp, #32]
 8006f3e:	2b00      	cmp	r3, #0
 8006f40:	f000 80ca 	beq.w	80070d8 <_dtoa_r+0xb20>
 8006f44:	9b03      	ldr	r3, [sp, #12]
 8006f46:	9302      	str	r3, [sp, #8]
 8006f48:	2d00      	cmp	r5, #0
 8006f4a:	dd05      	ble.n	8006f58 <_dtoa_r+0x9a0>
 8006f4c:	4639      	mov	r1, r7
 8006f4e:	462a      	mov	r2, r5
 8006f50:	4620      	mov	r0, r4
 8006f52:	f000 ff1b 	bl	8007d8c <__lshift>
 8006f56:	4607      	mov	r7, r0
 8006f58:	f1b8 0f00 	cmp.w	r8, #0
 8006f5c:	d05b      	beq.n	8007016 <_dtoa_r+0xa5e>
 8006f5e:	6879      	ldr	r1, [r7, #4]
 8006f60:	4620      	mov	r0, r4
 8006f62:	f000 fcb7 	bl	80078d4 <_Balloc>
 8006f66:	4605      	mov	r5, r0
 8006f68:	b928      	cbnz	r0, 8006f76 <_dtoa_r+0x9be>
 8006f6a:	4b87      	ldr	r3, [pc, #540]	; (8007188 <_dtoa_r+0xbd0>)
 8006f6c:	4602      	mov	r2, r0
 8006f6e:	f240 21ea 	movw	r1, #746	; 0x2ea
 8006f72:	f7ff bb3b 	b.w	80065ec <_dtoa_r+0x34>
 8006f76:	693a      	ldr	r2, [r7, #16]
 8006f78:	3202      	adds	r2, #2
 8006f7a:	0092      	lsls	r2, r2, #2
 8006f7c:	f107 010c 	add.w	r1, r7, #12
 8006f80:	300c      	adds	r0, #12
 8006f82:	f7fd fc7d 	bl	8004880 <memcpy>
 8006f86:	2201      	movs	r2, #1
 8006f88:	4629      	mov	r1, r5
 8006f8a:	4620      	mov	r0, r4
 8006f8c:	f000 fefe 	bl	8007d8c <__lshift>
 8006f90:	9b01      	ldr	r3, [sp, #4]
 8006f92:	f103 0901 	add.w	r9, r3, #1
 8006f96:	e9dd 2301 	ldrd	r2, r3, [sp, #4]
 8006f9a:	4413      	add	r3, r2
 8006f9c:	9305      	str	r3, [sp, #20]
 8006f9e:	f00a 0301 	and.w	r3, sl, #1
 8006fa2:	46b8      	mov	r8, r7
 8006fa4:	9304      	str	r3, [sp, #16]
 8006fa6:	4607      	mov	r7, r0
 8006fa8:	4631      	mov	r1, r6
 8006faa:	ee18 0a10 	vmov	r0, s16
 8006fae:	f7ff fa75 	bl	800649c <quorem>
 8006fb2:	4641      	mov	r1, r8
 8006fb4:	9002      	str	r0, [sp, #8]
 8006fb6:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 8006fba:	ee18 0a10 	vmov	r0, s16
 8006fbe:	f000 ff55 	bl	8007e6c <__mcmp>
 8006fc2:	463a      	mov	r2, r7
 8006fc4:	9003      	str	r0, [sp, #12]
 8006fc6:	4631      	mov	r1, r6
 8006fc8:	4620      	mov	r0, r4
 8006fca:	f000 ff6b 	bl	8007ea4 <__mdiff>
 8006fce:	68c2      	ldr	r2, [r0, #12]
 8006fd0:	f109 3bff 	add.w	fp, r9, #4294967295
 8006fd4:	4605      	mov	r5, r0
 8006fd6:	bb02      	cbnz	r2, 800701a <_dtoa_r+0xa62>
 8006fd8:	4601      	mov	r1, r0
 8006fda:	ee18 0a10 	vmov	r0, s16
 8006fde:	f000 ff45 	bl	8007e6c <__mcmp>
 8006fe2:	4602      	mov	r2, r0
 8006fe4:	4629      	mov	r1, r5
 8006fe6:	4620      	mov	r0, r4
 8006fe8:	9207      	str	r2, [sp, #28]
 8006fea:	f000 fcb3 	bl	8007954 <_Bfree>
 8006fee:	e9dd 3206 	ldrd	r3, r2, [sp, #24]
 8006ff2:	ea43 0102 	orr.w	r1, r3, r2
 8006ff6:	9b04      	ldr	r3, [sp, #16]
 8006ff8:	430b      	orrs	r3, r1
 8006ffa:	464d      	mov	r5, r9
 8006ffc:	d10f      	bne.n	800701e <_dtoa_r+0xa66>
 8006ffe:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007002:	d02a      	beq.n	800705a <_dtoa_r+0xaa2>
 8007004:	9b03      	ldr	r3, [sp, #12]
 8007006:	2b00      	cmp	r3, #0
 8007008:	dd02      	ble.n	8007010 <_dtoa_r+0xa58>
 800700a:	9b02      	ldr	r3, [sp, #8]
 800700c:	f103 0a31 	add.w	sl, r3, #49	; 0x31
 8007010:	f88b a000 	strb.w	sl, [fp]
 8007014:	e775      	b.n	8006f02 <_dtoa_r+0x94a>
 8007016:	4638      	mov	r0, r7
 8007018:	e7ba      	b.n	8006f90 <_dtoa_r+0x9d8>
 800701a:	2201      	movs	r2, #1
 800701c:	e7e2      	b.n	8006fe4 <_dtoa_r+0xa2c>
 800701e:	9b03      	ldr	r3, [sp, #12]
 8007020:	2b00      	cmp	r3, #0
 8007022:	db04      	blt.n	800702e <_dtoa_r+0xa76>
 8007024:	9906      	ldr	r1, [sp, #24]
 8007026:	430b      	orrs	r3, r1
 8007028:	9904      	ldr	r1, [sp, #16]
 800702a:	430b      	orrs	r3, r1
 800702c:	d122      	bne.n	8007074 <_dtoa_r+0xabc>
 800702e:	2a00      	cmp	r2, #0
 8007030:	ddee      	ble.n	8007010 <_dtoa_r+0xa58>
 8007032:	ee18 1a10 	vmov	r1, s16
 8007036:	2201      	movs	r2, #1
 8007038:	4620      	mov	r0, r4
 800703a:	f000 fea7 	bl	8007d8c <__lshift>
 800703e:	4631      	mov	r1, r6
 8007040:	ee08 0a10 	vmov	s16, r0
 8007044:	f000 ff12 	bl	8007e6c <__mcmp>
 8007048:	2800      	cmp	r0, #0
 800704a:	dc03      	bgt.n	8007054 <_dtoa_r+0xa9c>
 800704c:	d1e0      	bne.n	8007010 <_dtoa_r+0xa58>
 800704e:	f01a 0f01 	tst.w	sl, #1
 8007052:	d0dd      	beq.n	8007010 <_dtoa_r+0xa58>
 8007054:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 8007058:	d1d7      	bne.n	800700a <_dtoa_r+0xa52>
 800705a:	2339      	movs	r3, #57	; 0x39
 800705c:	f88b 3000 	strb.w	r3, [fp]
 8007060:	462b      	mov	r3, r5
 8007062:	461d      	mov	r5, r3
 8007064:	3b01      	subs	r3, #1
 8007066:	f815 2c01 	ldrb.w	r2, [r5, #-1]
 800706a:	2a39      	cmp	r2, #57	; 0x39
 800706c:	d071      	beq.n	8007152 <_dtoa_r+0xb9a>
 800706e:	3201      	adds	r2, #1
 8007070:	701a      	strb	r2, [r3, #0]
 8007072:	e746      	b.n	8006f02 <_dtoa_r+0x94a>
 8007074:	2a00      	cmp	r2, #0
 8007076:	dd07      	ble.n	8007088 <_dtoa_r+0xad0>
 8007078:	f1ba 0f39 	cmp.w	sl, #57	; 0x39
 800707c:	d0ed      	beq.n	800705a <_dtoa_r+0xaa2>
 800707e:	f10a 0301 	add.w	r3, sl, #1
 8007082:	f88b 3000 	strb.w	r3, [fp]
 8007086:	e73c      	b.n	8006f02 <_dtoa_r+0x94a>
 8007088:	9b05      	ldr	r3, [sp, #20]
 800708a:	f809 ac01 	strb.w	sl, [r9, #-1]
 800708e:	4599      	cmp	r9, r3
 8007090:	d047      	beq.n	8007122 <_dtoa_r+0xb6a>
 8007092:	ee18 1a10 	vmov	r1, s16
 8007096:	2300      	movs	r3, #0
 8007098:	220a      	movs	r2, #10
 800709a:	4620      	mov	r0, r4
 800709c:	f000 fc7c 	bl	8007998 <__multadd>
 80070a0:	45b8      	cmp	r8, r7
 80070a2:	ee08 0a10 	vmov	s16, r0
 80070a6:	f04f 0300 	mov.w	r3, #0
 80070aa:	f04f 020a 	mov.w	r2, #10
 80070ae:	4641      	mov	r1, r8
 80070b0:	4620      	mov	r0, r4
 80070b2:	d106      	bne.n	80070c2 <_dtoa_r+0xb0a>
 80070b4:	f000 fc70 	bl	8007998 <__multadd>
 80070b8:	4680      	mov	r8, r0
 80070ba:	4607      	mov	r7, r0
 80070bc:	f109 0901 	add.w	r9, r9, #1
 80070c0:	e772      	b.n	8006fa8 <_dtoa_r+0x9f0>
 80070c2:	f000 fc69 	bl	8007998 <__multadd>
 80070c6:	4639      	mov	r1, r7
 80070c8:	4680      	mov	r8, r0
 80070ca:	2300      	movs	r3, #0
 80070cc:	220a      	movs	r2, #10
 80070ce:	4620      	mov	r0, r4
 80070d0:	f000 fc62 	bl	8007998 <__multadd>
 80070d4:	4607      	mov	r7, r0
 80070d6:	e7f1      	b.n	80070bc <_dtoa_r+0xb04>
 80070d8:	9b03      	ldr	r3, [sp, #12]
 80070da:	9302      	str	r3, [sp, #8]
 80070dc:	9d01      	ldr	r5, [sp, #4]
 80070de:	ee18 0a10 	vmov	r0, s16
 80070e2:	4631      	mov	r1, r6
 80070e4:	f7ff f9da 	bl	800649c <quorem>
 80070e8:	f100 0a30 	add.w	sl, r0, #48	; 0x30
 80070ec:	9b01      	ldr	r3, [sp, #4]
 80070ee:	f805 ab01 	strb.w	sl, [r5], #1
 80070f2:	1aea      	subs	r2, r5, r3
 80070f4:	9b02      	ldr	r3, [sp, #8]
 80070f6:	4293      	cmp	r3, r2
 80070f8:	dd09      	ble.n	800710e <_dtoa_r+0xb56>
 80070fa:	ee18 1a10 	vmov	r1, s16
 80070fe:	2300      	movs	r3, #0
 8007100:	220a      	movs	r2, #10
 8007102:	4620      	mov	r0, r4
 8007104:	f000 fc48 	bl	8007998 <__multadd>
 8007108:	ee08 0a10 	vmov	s16, r0
 800710c:	e7e7      	b.n	80070de <_dtoa_r+0xb26>
 800710e:	9b02      	ldr	r3, [sp, #8]
 8007110:	2b00      	cmp	r3, #0
 8007112:	bfc8      	it	gt
 8007114:	461d      	movgt	r5, r3
 8007116:	9b01      	ldr	r3, [sp, #4]
 8007118:	bfd8      	it	le
 800711a:	2501      	movle	r5, #1
 800711c:	441d      	add	r5, r3
 800711e:	f04f 0800 	mov.w	r8, #0
 8007122:	ee18 1a10 	vmov	r1, s16
 8007126:	2201      	movs	r2, #1
 8007128:	4620      	mov	r0, r4
 800712a:	f000 fe2f 	bl	8007d8c <__lshift>
 800712e:	4631      	mov	r1, r6
 8007130:	ee08 0a10 	vmov	s16, r0
 8007134:	f000 fe9a 	bl	8007e6c <__mcmp>
 8007138:	2800      	cmp	r0, #0
 800713a:	dc91      	bgt.n	8007060 <_dtoa_r+0xaa8>
 800713c:	d102      	bne.n	8007144 <_dtoa_r+0xb8c>
 800713e:	f01a 0f01 	tst.w	sl, #1
 8007142:	d18d      	bne.n	8007060 <_dtoa_r+0xaa8>
 8007144:	462b      	mov	r3, r5
 8007146:	461d      	mov	r5, r3
 8007148:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800714c:	2a30      	cmp	r2, #48	; 0x30
 800714e:	d0fa      	beq.n	8007146 <_dtoa_r+0xb8e>
 8007150:	e6d7      	b.n	8006f02 <_dtoa_r+0x94a>
 8007152:	9a01      	ldr	r2, [sp, #4]
 8007154:	429a      	cmp	r2, r3
 8007156:	d184      	bne.n	8007062 <_dtoa_r+0xaaa>
 8007158:	9b00      	ldr	r3, [sp, #0]
 800715a:	3301      	adds	r3, #1
 800715c:	9300      	str	r3, [sp, #0]
 800715e:	2331      	movs	r3, #49	; 0x31
 8007160:	7013      	strb	r3, [r2, #0]
 8007162:	e6ce      	b.n	8006f02 <_dtoa_r+0x94a>
 8007164:	4b09      	ldr	r3, [pc, #36]	; (800718c <_dtoa_r+0xbd4>)
 8007166:	f7ff ba95 	b.w	8006694 <_dtoa_r+0xdc>
 800716a:	9b21      	ldr	r3, [sp, #132]	; 0x84
 800716c:	2b00      	cmp	r3, #0
 800716e:	f47f aa6e 	bne.w	800664e <_dtoa_r+0x96>
 8007172:	4b07      	ldr	r3, [pc, #28]	; (8007190 <_dtoa_r+0xbd8>)
 8007174:	f7ff ba8e 	b.w	8006694 <_dtoa_r+0xdc>
 8007178:	9b02      	ldr	r3, [sp, #8]
 800717a:	2b00      	cmp	r3, #0
 800717c:	dcae      	bgt.n	80070dc <_dtoa_r+0xb24>
 800717e:	9b06      	ldr	r3, [sp, #24]
 8007180:	2b02      	cmp	r3, #2
 8007182:	f73f aea8 	bgt.w	8006ed6 <_dtoa_r+0x91e>
 8007186:	e7a9      	b.n	80070dc <_dtoa_r+0xb24>
 8007188:	0800a8fd 	.word	0x0800a8fd
 800718c:	0800a66c 	.word	0x0800a66c
 8007190:	0800a895 	.word	0x0800a895

08007194 <fiprintf>:
 8007194:	b40e      	push	{r1, r2, r3}
 8007196:	b503      	push	{r0, r1, lr}
 8007198:	4601      	mov	r1, r0
 800719a:	ab03      	add	r3, sp, #12
 800719c:	4805      	ldr	r0, [pc, #20]	; (80071b4 <fiprintf+0x20>)
 800719e:	f853 2b04 	ldr.w	r2, [r3], #4
 80071a2:	6800      	ldr	r0, [r0, #0]
 80071a4:	9301      	str	r3, [sp, #4]
 80071a6:	f001 fad3 	bl	8008750 <_vfiprintf_r>
 80071aa:	b002      	add	sp, #8
 80071ac:	f85d eb04 	ldr.w	lr, [sp], #4
 80071b0:	b003      	add	sp, #12
 80071b2:	4770      	bx	lr
 80071b4:	20000014 	.word	0x20000014

080071b8 <rshift>:
 80071b8:	6903      	ldr	r3, [r0, #16]
 80071ba:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 80071be:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 80071c2:	ea4f 1261 	mov.w	r2, r1, asr #5
 80071c6:	f100 0414 	add.w	r4, r0, #20
 80071ca:	dd45      	ble.n	8007258 <rshift+0xa0>
 80071cc:	f011 011f 	ands.w	r1, r1, #31
 80071d0:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 80071d4:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 80071d8:	d10c      	bne.n	80071f4 <rshift+0x3c>
 80071da:	f100 0710 	add.w	r7, r0, #16
 80071de:	4629      	mov	r1, r5
 80071e0:	42b1      	cmp	r1, r6
 80071e2:	d334      	bcc.n	800724e <rshift+0x96>
 80071e4:	1a9b      	subs	r3, r3, r2
 80071e6:	009b      	lsls	r3, r3, #2
 80071e8:	1eea      	subs	r2, r5, #3
 80071ea:	4296      	cmp	r6, r2
 80071ec:	bf38      	it	cc
 80071ee:	2300      	movcc	r3, #0
 80071f0:	4423      	add	r3, r4
 80071f2:	e015      	b.n	8007220 <rshift+0x68>
 80071f4:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80071f8:	f1c1 0820 	rsb	r8, r1, #32
 80071fc:	40cf      	lsrs	r7, r1
 80071fe:	f105 0e04 	add.w	lr, r5, #4
 8007202:	46a1      	mov	r9, r4
 8007204:	4576      	cmp	r6, lr
 8007206:	46f4      	mov	ip, lr
 8007208:	d815      	bhi.n	8007236 <rshift+0x7e>
 800720a:	1a9a      	subs	r2, r3, r2
 800720c:	0092      	lsls	r2, r2, #2
 800720e:	3a04      	subs	r2, #4
 8007210:	3501      	adds	r5, #1
 8007212:	42ae      	cmp	r6, r5
 8007214:	bf38      	it	cc
 8007216:	2200      	movcc	r2, #0
 8007218:	18a3      	adds	r3, r4, r2
 800721a:	50a7      	str	r7, [r4, r2]
 800721c:	b107      	cbz	r7, 8007220 <rshift+0x68>
 800721e:	3304      	adds	r3, #4
 8007220:	1b1a      	subs	r2, r3, r4
 8007222:	42a3      	cmp	r3, r4
 8007224:	ea4f 02a2 	mov.w	r2, r2, asr #2
 8007228:	bf08      	it	eq
 800722a:	2300      	moveq	r3, #0
 800722c:	6102      	str	r2, [r0, #16]
 800722e:	bf08      	it	eq
 8007230:	6143      	streq	r3, [r0, #20]
 8007232:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 8007236:	f8dc c000 	ldr.w	ip, [ip]
 800723a:	fa0c fc08 	lsl.w	ip, ip, r8
 800723e:	ea4c 0707 	orr.w	r7, ip, r7
 8007242:	f849 7b04 	str.w	r7, [r9], #4
 8007246:	f85e 7b04 	ldr.w	r7, [lr], #4
 800724a:	40cf      	lsrs	r7, r1
 800724c:	e7da      	b.n	8007204 <rshift+0x4c>
 800724e:	f851 cb04 	ldr.w	ip, [r1], #4
 8007252:	f847 cf04 	str.w	ip, [r7, #4]!
 8007256:	e7c3      	b.n	80071e0 <rshift+0x28>
 8007258:	4623      	mov	r3, r4
 800725a:	e7e1      	b.n	8007220 <rshift+0x68>

0800725c <__hexdig_fun>:
 800725c:	f1a0 0330 	sub.w	r3, r0, #48	; 0x30
 8007260:	2b09      	cmp	r3, #9
 8007262:	d802      	bhi.n	800726a <__hexdig_fun+0xe>
 8007264:	3820      	subs	r0, #32
 8007266:	b2c0      	uxtb	r0, r0
 8007268:	4770      	bx	lr
 800726a:	f1a0 0361 	sub.w	r3, r0, #97	; 0x61
 800726e:	2b05      	cmp	r3, #5
 8007270:	d801      	bhi.n	8007276 <__hexdig_fun+0x1a>
 8007272:	3847      	subs	r0, #71	; 0x47
 8007274:	e7f7      	b.n	8007266 <__hexdig_fun+0xa>
 8007276:	f1a0 0341 	sub.w	r3, r0, #65	; 0x41
 800727a:	2b05      	cmp	r3, #5
 800727c:	d801      	bhi.n	8007282 <__hexdig_fun+0x26>
 800727e:	3827      	subs	r0, #39	; 0x27
 8007280:	e7f1      	b.n	8007266 <__hexdig_fun+0xa>
 8007282:	2000      	movs	r0, #0
 8007284:	4770      	bx	lr
	...

08007288 <__gethex>:
 8007288:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800728c:	ed2d 8b02 	vpush	{d8}
 8007290:	b089      	sub	sp, #36	; 0x24
 8007292:	ee08 0a10 	vmov	s16, r0
 8007296:	9304      	str	r3, [sp, #16]
 8007298:	4bb4      	ldr	r3, [pc, #720]	; (800756c <__gethex+0x2e4>)
 800729a:	681b      	ldr	r3, [r3, #0]
 800729c:	9301      	str	r3, [sp, #4]
 800729e:	4618      	mov	r0, r3
 80072a0:	468b      	mov	fp, r1
 80072a2:	4690      	mov	r8, r2
 80072a4:	f7f8 ff9c 	bl	80001e0 <strlen>
 80072a8:	9b01      	ldr	r3, [sp, #4]
 80072aa:	f8db 2000 	ldr.w	r2, [fp]
 80072ae:	4403      	add	r3, r0
 80072b0:	4682      	mov	sl, r0
 80072b2:	f813 3c01 	ldrb.w	r3, [r3, #-1]
 80072b6:	9305      	str	r3, [sp, #20]
 80072b8:	1c93      	adds	r3, r2, #2
 80072ba:	f1c2 22ff 	rsb	r2, r2, #4278255360	; 0xff00ff00
 80072be:	f502 027f 	add.w	r2, r2, #16711680	; 0xff0000
 80072c2:	32fe      	adds	r2, #254	; 0xfe
 80072c4:	18d1      	adds	r1, r2, r3
 80072c6:	461f      	mov	r7, r3
 80072c8:	f813 0b01 	ldrb.w	r0, [r3], #1
 80072cc:	9100      	str	r1, [sp, #0]
 80072ce:	2830      	cmp	r0, #48	; 0x30
 80072d0:	d0f8      	beq.n	80072c4 <__gethex+0x3c>
 80072d2:	f7ff ffc3 	bl	800725c <__hexdig_fun>
 80072d6:	4604      	mov	r4, r0
 80072d8:	2800      	cmp	r0, #0
 80072da:	d13a      	bne.n	8007352 <__gethex+0xca>
 80072dc:	9901      	ldr	r1, [sp, #4]
 80072de:	4652      	mov	r2, sl
 80072e0:	4638      	mov	r0, r7
 80072e2:	f001 fb7d 	bl	80089e0 <strncmp>
 80072e6:	4605      	mov	r5, r0
 80072e8:	2800      	cmp	r0, #0
 80072ea:	d168      	bne.n	80073be <__gethex+0x136>
 80072ec:	f817 000a 	ldrb.w	r0, [r7, sl]
 80072f0:	eb07 060a 	add.w	r6, r7, sl
 80072f4:	f7ff ffb2 	bl	800725c <__hexdig_fun>
 80072f8:	2800      	cmp	r0, #0
 80072fa:	d062      	beq.n	80073c2 <__gethex+0x13a>
 80072fc:	4633      	mov	r3, r6
 80072fe:	7818      	ldrb	r0, [r3, #0]
 8007300:	2830      	cmp	r0, #48	; 0x30
 8007302:	461f      	mov	r7, r3
 8007304:	f103 0301 	add.w	r3, r3, #1
 8007308:	d0f9      	beq.n	80072fe <__gethex+0x76>
 800730a:	f7ff ffa7 	bl	800725c <__hexdig_fun>
 800730e:	2301      	movs	r3, #1
 8007310:	fab0 f480 	clz	r4, r0
 8007314:	0964      	lsrs	r4, r4, #5
 8007316:	4635      	mov	r5, r6
 8007318:	9300      	str	r3, [sp, #0]
 800731a:	463a      	mov	r2, r7
 800731c:	4616      	mov	r6, r2
 800731e:	3201      	adds	r2, #1
 8007320:	7830      	ldrb	r0, [r6, #0]
 8007322:	f7ff ff9b 	bl	800725c <__hexdig_fun>
 8007326:	2800      	cmp	r0, #0
 8007328:	d1f8      	bne.n	800731c <__gethex+0x94>
 800732a:	9901      	ldr	r1, [sp, #4]
 800732c:	4652      	mov	r2, sl
 800732e:	4630      	mov	r0, r6
 8007330:	f001 fb56 	bl	80089e0 <strncmp>
 8007334:	b980      	cbnz	r0, 8007358 <__gethex+0xd0>
 8007336:	b94d      	cbnz	r5, 800734c <__gethex+0xc4>
 8007338:	eb06 050a 	add.w	r5, r6, sl
 800733c:	462a      	mov	r2, r5
 800733e:	4616      	mov	r6, r2
 8007340:	3201      	adds	r2, #1
 8007342:	7830      	ldrb	r0, [r6, #0]
 8007344:	f7ff ff8a 	bl	800725c <__hexdig_fun>
 8007348:	2800      	cmp	r0, #0
 800734a:	d1f8      	bne.n	800733e <__gethex+0xb6>
 800734c:	1bad      	subs	r5, r5, r6
 800734e:	00ad      	lsls	r5, r5, #2
 8007350:	e004      	b.n	800735c <__gethex+0xd4>
 8007352:	2400      	movs	r4, #0
 8007354:	4625      	mov	r5, r4
 8007356:	e7e0      	b.n	800731a <__gethex+0x92>
 8007358:	2d00      	cmp	r5, #0
 800735a:	d1f7      	bne.n	800734c <__gethex+0xc4>
 800735c:	7833      	ldrb	r3, [r6, #0]
 800735e:	f003 03df 	and.w	r3, r3, #223	; 0xdf
 8007362:	2b50      	cmp	r3, #80	; 0x50
 8007364:	d13b      	bne.n	80073de <__gethex+0x156>
 8007366:	7873      	ldrb	r3, [r6, #1]
 8007368:	2b2b      	cmp	r3, #43	; 0x2b
 800736a:	d02c      	beq.n	80073c6 <__gethex+0x13e>
 800736c:	2b2d      	cmp	r3, #45	; 0x2d
 800736e:	d02e      	beq.n	80073ce <__gethex+0x146>
 8007370:	1c71      	adds	r1, r6, #1
 8007372:	f04f 0900 	mov.w	r9, #0
 8007376:	7808      	ldrb	r0, [r1, #0]
 8007378:	f7ff ff70 	bl	800725c <__hexdig_fun>
 800737c:	1e43      	subs	r3, r0, #1
 800737e:	b2db      	uxtb	r3, r3
 8007380:	2b18      	cmp	r3, #24
 8007382:	d82c      	bhi.n	80073de <__gethex+0x156>
 8007384:	f1a0 0210 	sub.w	r2, r0, #16
 8007388:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 800738c:	f7ff ff66 	bl	800725c <__hexdig_fun>
 8007390:	1e43      	subs	r3, r0, #1
 8007392:	b2db      	uxtb	r3, r3
 8007394:	2b18      	cmp	r3, #24
 8007396:	d91d      	bls.n	80073d4 <__gethex+0x14c>
 8007398:	f1b9 0f00 	cmp.w	r9, #0
 800739c:	d000      	beq.n	80073a0 <__gethex+0x118>
 800739e:	4252      	negs	r2, r2
 80073a0:	4415      	add	r5, r2
 80073a2:	f8cb 1000 	str.w	r1, [fp]
 80073a6:	b1e4      	cbz	r4, 80073e2 <__gethex+0x15a>
 80073a8:	9b00      	ldr	r3, [sp, #0]
 80073aa:	2b00      	cmp	r3, #0
 80073ac:	bf14      	ite	ne
 80073ae:	2700      	movne	r7, #0
 80073b0:	2706      	moveq	r7, #6
 80073b2:	4638      	mov	r0, r7
 80073b4:	b009      	add	sp, #36	; 0x24
 80073b6:	ecbd 8b02 	vpop	{d8}
 80073ba:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80073be:	463e      	mov	r6, r7
 80073c0:	4625      	mov	r5, r4
 80073c2:	2401      	movs	r4, #1
 80073c4:	e7ca      	b.n	800735c <__gethex+0xd4>
 80073c6:	f04f 0900 	mov.w	r9, #0
 80073ca:	1cb1      	adds	r1, r6, #2
 80073cc:	e7d3      	b.n	8007376 <__gethex+0xee>
 80073ce:	f04f 0901 	mov.w	r9, #1
 80073d2:	e7fa      	b.n	80073ca <__gethex+0x142>
 80073d4:	230a      	movs	r3, #10
 80073d6:	fb03 0202 	mla	r2, r3, r2, r0
 80073da:	3a10      	subs	r2, #16
 80073dc:	e7d4      	b.n	8007388 <__gethex+0x100>
 80073de:	4631      	mov	r1, r6
 80073e0:	e7df      	b.n	80073a2 <__gethex+0x11a>
 80073e2:	1bf3      	subs	r3, r6, r7
 80073e4:	3b01      	subs	r3, #1
 80073e6:	4621      	mov	r1, r4
 80073e8:	2b07      	cmp	r3, #7
 80073ea:	dc0b      	bgt.n	8007404 <__gethex+0x17c>
 80073ec:	ee18 0a10 	vmov	r0, s16
 80073f0:	f000 fa70 	bl	80078d4 <_Balloc>
 80073f4:	4604      	mov	r4, r0
 80073f6:	b940      	cbnz	r0, 800740a <__gethex+0x182>
 80073f8:	4b5d      	ldr	r3, [pc, #372]	; (8007570 <__gethex+0x2e8>)
 80073fa:	4602      	mov	r2, r0
 80073fc:	21de      	movs	r1, #222	; 0xde
 80073fe:	485d      	ldr	r0, [pc, #372]	; (8007574 <__gethex+0x2ec>)
 8007400:	f7ff f82e 	bl	8006460 <__assert_func>
 8007404:	3101      	adds	r1, #1
 8007406:	105b      	asrs	r3, r3, #1
 8007408:	e7ee      	b.n	80073e8 <__gethex+0x160>
 800740a:	f100 0914 	add.w	r9, r0, #20
 800740e:	f04f 0b00 	mov.w	fp, #0
 8007412:	f1ca 0301 	rsb	r3, sl, #1
 8007416:	f8cd 9008 	str.w	r9, [sp, #8]
 800741a:	f8cd b000 	str.w	fp, [sp]
 800741e:	9306      	str	r3, [sp, #24]
 8007420:	42b7      	cmp	r7, r6
 8007422:	d340      	bcc.n	80074a6 <__gethex+0x21e>
 8007424:	9802      	ldr	r0, [sp, #8]
 8007426:	9b00      	ldr	r3, [sp, #0]
 8007428:	f840 3b04 	str.w	r3, [r0], #4
 800742c:	eba0 0009 	sub.w	r0, r0, r9
 8007430:	1080      	asrs	r0, r0, #2
 8007432:	0146      	lsls	r6, r0, #5
 8007434:	6120      	str	r0, [r4, #16]
 8007436:	4618      	mov	r0, r3
 8007438:	f000 fb3e 	bl	8007ab8 <__hi0bits>
 800743c:	1a30      	subs	r0, r6, r0
 800743e:	f8d8 6000 	ldr.w	r6, [r8]
 8007442:	42b0      	cmp	r0, r6
 8007444:	dd63      	ble.n	800750e <__gethex+0x286>
 8007446:	1b87      	subs	r7, r0, r6
 8007448:	4639      	mov	r1, r7
 800744a:	4620      	mov	r0, r4
 800744c:	f000 fee2 	bl	8008214 <__any_on>
 8007450:	4682      	mov	sl, r0
 8007452:	b1a8      	cbz	r0, 8007480 <__gethex+0x1f8>
 8007454:	1e7b      	subs	r3, r7, #1
 8007456:	1159      	asrs	r1, r3, #5
 8007458:	f003 021f 	and.w	r2, r3, #31
 800745c:	f859 1021 	ldr.w	r1, [r9, r1, lsl #2]
 8007460:	f04f 0a01 	mov.w	sl, #1
 8007464:	fa0a f202 	lsl.w	r2, sl, r2
 8007468:	420a      	tst	r2, r1
 800746a:	d009      	beq.n	8007480 <__gethex+0x1f8>
 800746c:	4553      	cmp	r3, sl
 800746e:	dd05      	ble.n	800747c <__gethex+0x1f4>
 8007470:	1eb9      	subs	r1, r7, #2
 8007472:	4620      	mov	r0, r4
 8007474:	f000 fece 	bl	8008214 <__any_on>
 8007478:	2800      	cmp	r0, #0
 800747a:	d145      	bne.n	8007508 <__gethex+0x280>
 800747c:	f04f 0a02 	mov.w	sl, #2
 8007480:	4639      	mov	r1, r7
 8007482:	4620      	mov	r0, r4
 8007484:	f7ff fe98 	bl	80071b8 <rshift>
 8007488:	443d      	add	r5, r7
 800748a:	f8d8 3008 	ldr.w	r3, [r8, #8]
 800748e:	42ab      	cmp	r3, r5
 8007490:	da4c      	bge.n	800752c <__gethex+0x2a4>
 8007492:	ee18 0a10 	vmov	r0, s16
 8007496:	4621      	mov	r1, r4
 8007498:	f000 fa5c 	bl	8007954 <_Bfree>
 800749c:	9a14      	ldr	r2, [sp, #80]	; 0x50
 800749e:	2300      	movs	r3, #0
 80074a0:	6013      	str	r3, [r2, #0]
 80074a2:	27a3      	movs	r7, #163	; 0xa3
 80074a4:	e785      	b.n	80073b2 <__gethex+0x12a>
 80074a6:	1e73      	subs	r3, r6, #1
 80074a8:	9a05      	ldr	r2, [sp, #20]
 80074aa:	9303      	str	r3, [sp, #12]
 80074ac:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 80074b0:	4293      	cmp	r3, r2
 80074b2:	d019      	beq.n	80074e8 <__gethex+0x260>
 80074b4:	f1bb 0f20 	cmp.w	fp, #32
 80074b8:	d107      	bne.n	80074ca <__gethex+0x242>
 80074ba:	9b02      	ldr	r3, [sp, #8]
 80074bc:	9a00      	ldr	r2, [sp, #0]
 80074be:	f843 2b04 	str.w	r2, [r3], #4
 80074c2:	9302      	str	r3, [sp, #8]
 80074c4:	2300      	movs	r3, #0
 80074c6:	9300      	str	r3, [sp, #0]
 80074c8:	469b      	mov	fp, r3
 80074ca:	f816 0c01 	ldrb.w	r0, [r6, #-1]
 80074ce:	f7ff fec5 	bl	800725c <__hexdig_fun>
 80074d2:	9b00      	ldr	r3, [sp, #0]
 80074d4:	f000 000f 	and.w	r0, r0, #15
 80074d8:	fa00 f00b 	lsl.w	r0, r0, fp
 80074dc:	4303      	orrs	r3, r0
 80074de:	9300      	str	r3, [sp, #0]
 80074e0:	f10b 0b04 	add.w	fp, fp, #4
 80074e4:	9b03      	ldr	r3, [sp, #12]
 80074e6:	e00d      	b.n	8007504 <__gethex+0x27c>
 80074e8:	9b03      	ldr	r3, [sp, #12]
 80074ea:	9a06      	ldr	r2, [sp, #24]
 80074ec:	4413      	add	r3, r2
 80074ee:	42bb      	cmp	r3, r7
 80074f0:	d3e0      	bcc.n	80074b4 <__gethex+0x22c>
 80074f2:	4618      	mov	r0, r3
 80074f4:	9901      	ldr	r1, [sp, #4]
 80074f6:	9307      	str	r3, [sp, #28]
 80074f8:	4652      	mov	r2, sl
 80074fa:	f001 fa71 	bl	80089e0 <strncmp>
 80074fe:	9b07      	ldr	r3, [sp, #28]
 8007500:	2800      	cmp	r0, #0
 8007502:	d1d7      	bne.n	80074b4 <__gethex+0x22c>
 8007504:	461e      	mov	r6, r3
 8007506:	e78b      	b.n	8007420 <__gethex+0x198>
 8007508:	f04f 0a03 	mov.w	sl, #3
 800750c:	e7b8      	b.n	8007480 <__gethex+0x1f8>
 800750e:	da0a      	bge.n	8007526 <__gethex+0x29e>
 8007510:	1a37      	subs	r7, r6, r0
 8007512:	4621      	mov	r1, r4
 8007514:	ee18 0a10 	vmov	r0, s16
 8007518:	463a      	mov	r2, r7
 800751a:	f000 fc37 	bl	8007d8c <__lshift>
 800751e:	1bed      	subs	r5, r5, r7
 8007520:	4604      	mov	r4, r0
 8007522:	f100 0914 	add.w	r9, r0, #20
 8007526:	f04f 0a00 	mov.w	sl, #0
 800752a:	e7ae      	b.n	800748a <__gethex+0x202>
 800752c:	f8d8 0004 	ldr.w	r0, [r8, #4]
 8007530:	42a8      	cmp	r0, r5
 8007532:	dd72      	ble.n	800761a <__gethex+0x392>
 8007534:	1b45      	subs	r5, r0, r5
 8007536:	42ae      	cmp	r6, r5
 8007538:	dc36      	bgt.n	80075a8 <__gethex+0x320>
 800753a:	f8d8 300c 	ldr.w	r3, [r8, #12]
 800753e:	2b02      	cmp	r3, #2
 8007540:	d02a      	beq.n	8007598 <__gethex+0x310>
 8007542:	2b03      	cmp	r3, #3
 8007544:	d02c      	beq.n	80075a0 <__gethex+0x318>
 8007546:	2b01      	cmp	r3, #1
 8007548:	d11c      	bne.n	8007584 <__gethex+0x2fc>
 800754a:	42ae      	cmp	r6, r5
 800754c:	d11a      	bne.n	8007584 <__gethex+0x2fc>
 800754e:	2e01      	cmp	r6, #1
 8007550:	d112      	bne.n	8007578 <__gethex+0x2f0>
 8007552:	9a04      	ldr	r2, [sp, #16]
 8007554:	f8d8 3004 	ldr.w	r3, [r8, #4]
 8007558:	6013      	str	r3, [r2, #0]
 800755a:	2301      	movs	r3, #1
 800755c:	6123      	str	r3, [r4, #16]
 800755e:	f8c9 3000 	str.w	r3, [r9]
 8007562:	9b14      	ldr	r3, [sp, #80]	; 0x50
 8007564:	2762      	movs	r7, #98	; 0x62
 8007566:	601c      	str	r4, [r3, #0]
 8007568:	e723      	b.n	80073b2 <__gethex+0x12a>
 800756a:	bf00      	nop
 800756c:	0800a974 	.word	0x0800a974
 8007570:	0800a8fd 	.word	0x0800a8fd
 8007574:	0800a90e 	.word	0x0800a90e
 8007578:	1e71      	subs	r1, r6, #1
 800757a:	4620      	mov	r0, r4
 800757c:	f000 fe4a 	bl	8008214 <__any_on>
 8007580:	2800      	cmp	r0, #0
 8007582:	d1e6      	bne.n	8007552 <__gethex+0x2ca>
 8007584:	ee18 0a10 	vmov	r0, s16
 8007588:	4621      	mov	r1, r4
 800758a:	f000 f9e3 	bl	8007954 <_Bfree>
 800758e:	9a14      	ldr	r2, [sp, #80]	; 0x50
 8007590:	2300      	movs	r3, #0
 8007592:	6013      	str	r3, [r2, #0]
 8007594:	2750      	movs	r7, #80	; 0x50
 8007596:	e70c      	b.n	80073b2 <__gethex+0x12a>
 8007598:	9b15      	ldr	r3, [sp, #84]	; 0x54
 800759a:	2b00      	cmp	r3, #0
 800759c:	d1f2      	bne.n	8007584 <__gethex+0x2fc>
 800759e:	e7d8      	b.n	8007552 <__gethex+0x2ca>
 80075a0:	9b15      	ldr	r3, [sp, #84]	; 0x54
 80075a2:	2b00      	cmp	r3, #0
 80075a4:	d1d5      	bne.n	8007552 <__gethex+0x2ca>
 80075a6:	e7ed      	b.n	8007584 <__gethex+0x2fc>
 80075a8:	1e6f      	subs	r7, r5, #1
 80075aa:	f1ba 0f00 	cmp.w	sl, #0
 80075ae:	d131      	bne.n	8007614 <__gethex+0x38c>
 80075b0:	b127      	cbz	r7, 80075bc <__gethex+0x334>
 80075b2:	4639      	mov	r1, r7
 80075b4:	4620      	mov	r0, r4
 80075b6:	f000 fe2d 	bl	8008214 <__any_on>
 80075ba:	4682      	mov	sl, r0
 80075bc:	117b      	asrs	r3, r7, #5
 80075be:	2101      	movs	r1, #1
 80075c0:	f859 3023 	ldr.w	r3, [r9, r3, lsl #2]
 80075c4:	f007 071f 	and.w	r7, r7, #31
 80075c8:	fa01 f707 	lsl.w	r7, r1, r7
 80075cc:	421f      	tst	r7, r3
 80075ce:	4629      	mov	r1, r5
 80075d0:	4620      	mov	r0, r4
 80075d2:	bf18      	it	ne
 80075d4:	f04a 0a02 	orrne.w	sl, sl, #2
 80075d8:	1b76      	subs	r6, r6, r5
 80075da:	f7ff fded 	bl	80071b8 <rshift>
 80075de:	f8d8 5004 	ldr.w	r5, [r8, #4]
 80075e2:	2702      	movs	r7, #2
 80075e4:	f1ba 0f00 	cmp.w	sl, #0
 80075e8:	d048      	beq.n	800767c <__gethex+0x3f4>
 80075ea:	f8d8 300c 	ldr.w	r3, [r8, #12]
 80075ee:	2b02      	cmp	r3, #2
 80075f0:	d015      	beq.n	800761e <__gethex+0x396>
 80075f2:	2b03      	cmp	r3, #3
 80075f4:	d017      	beq.n	8007626 <__gethex+0x39e>
 80075f6:	2b01      	cmp	r3, #1
 80075f8:	d109      	bne.n	800760e <__gethex+0x386>
 80075fa:	f01a 0f02 	tst.w	sl, #2
 80075fe:	d006      	beq.n	800760e <__gethex+0x386>
 8007600:	f8d9 0000 	ldr.w	r0, [r9]
 8007604:	ea4a 0a00 	orr.w	sl, sl, r0
 8007608:	f01a 0f01 	tst.w	sl, #1
 800760c:	d10e      	bne.n	800762c <__gethex+0x3a4>
 800760e:	f047 0710 	orr.w	r7, r7, #16
 8007612:	e033      	b.n	800767c <__gethex+0x3f4>
 8007614:	f04f 0a01 	mov.w	sl, #1
 8007618:	e7d0      	b.n	80075bc <__gethex+0x334>
 800761a:	2701      	movs	r7, #1
 800761c:	e7e2      	b.n	80075e4 <__gethex+0x35c>
 800761e:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007620:	f1c3 0301 	rsb	r3, r3, #1
 8007624:	9315      	str	r3, [sp, #84]	; 0x54
 8007626:	9b15      	ldr	r3, [sp, #84]	; 0x54
 8007628:	2b00      	cmp	r3, #0
 800762a:	d0f0      	beq.n	800760e <__gethex+0x386>
 800762c:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8007630:	f104 0314 	add.w	r3, r4, #20
 8007634:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 8007638:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 800763c:	f04f 0c00 	mov.w	ip, #0
 8007640:	4618      	mov	r0, r3
 8007642:	f853 2b04 	ldr.w	r2, [r3], #4
 8007646:	f1b2 3fff 	cmp.w	r2, #4294967295
 800764a:	d01c      	beq.n	8007686 <__gethex+0x3fe>
 800764c:	3201      	adds	r2, #1
 800764e:	6002      	str	r2, [r0, #0]
 8007650:	2f02      	cmp	r7, #2
 8007652:	f104 0314 	add.w	r3, r4, #20
 8007656:	d13f      	bne.n	80076d8 <__gethex+0x450>
 8007658:	f8d8 2000 	ldr.w	r2, [r8]
 800765c:	3a01      	subs	r2, #1
 800765e:	42b2      	cmp	r2, r6
 8007660:	d10a      	bne.n	8007678 <__gethex+0x3f0>
 8007662:	1171      	asrs	r1, r6, #5
 8007664:	2201      	movs	r2, #1
 8007666:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 800766a:	f006 061f 	and.w	r6, r6, #31
 800766e:	fa02 f606 	lsl.w	r6, r2, r6
 8007672:	421e      	tst	r6, r3
 8007674:	bf18      	it	ne
 8007676:	4617      	movne	r7, r2
 8007678:	f047 0720 	orr.w	r7, r7, #32
 800767c:	9b14      	ldr	r3, [sp, #80]	; 0x50
 800767e:	601c      	str	r4, [r3, #0]
 8007680:	9b04      	ldr	r3, [sp, #16]
 8007682:	601d      	str	r5, [r3, #0]
 8007684:	e695      	b.n	80073b2 <__gethex+0x12a>
 8007686:	4299      	cmp	r1, r3
 8007688:	f843 cc04 	str.w	ip, [r3, #-4]
 800768c:	d8d8      	bhi.n	8007640 <__gethex+0x3b8>
 800768e:	68a3      	ldr	r3, [r4, #8]
 8007690:	459b      	cmp	fp, r3
 8007692:	db19      	blt.n	80076c8 <__gethex+0x440>
 8007694:	6861      	ldr	r1, [r4, #4]
 8007696:	ee18 0a10 	vmov	r0, s16
 800769a:	3101      	adds	r1, #1
 800769c:	f000 f91a 	bl	80078d4 <_Balloc>
 80076a0:	4681      	mov	r9, r0
 80076a2:	b918      	cbnz	r0, 80076ac <__gethex+0x424>
 80076a4:	4b1a      	ldr	r3, [pc, #104]	; (8007710 <__gethex+0x488>)
 80076a6:	4602      	mov	r2, r0
 80076a8:	2184      	movs	r1, #132	; 0x84
 80076aa:	e6a8      	b.n	80073fe <__gethex+0x176>
 80076ac:	6922      	ldr	r2, [r4, #16]
 80076ae:	3202      	adds	r2, #2
 80076b0:	f104 010c 	add.w	r1, r4, #12
 80076b4:	0092      	lsls	r2, r2, #2
 80076b6:	300c      	adds	r0, #12
 80076b8:	f7fd f8e2 	bl	8004880 <memcpy>
 80076bc:	4621      	mov	r1, r4
 80076be:	ee18 0a10 	vmov	r0, s16
 80076c2:	f000 f947 	bl	8007954 <_Bfree>
 80076c6:	464c      	mov	r4, r9
 80076c8:	6923      	ldr	r3, [r4, #16]
 80076ca:	1c5a      	adds	r2, r3, #1
 80076cc:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 80076d0:	6122      	str	r2, [r4, #16]
 80076d2:	2201      	movs	r2, #1
 80076d4:	615a      	str	r2, [r3, #20]
 80076d6:	e7bb      	b.n	8007650 <__gethex+0x3c8>
 80076d8:	6922      	ldr	r2, [r4, #16]
 80076da:	455a      	cmp	r2, fp
 80076dc:	dd0b      	ble.n	80076f6 <__gethex+0x46e>
 80076de:	2101      	movs	r1, #1
 80076e0:	4620      	mov	r0, r4
 80076e2:	f7ff fd69 	bl	80071b8 <rshift>
 80076e6:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80076ea:	3501      	adds	r5, #1
 80076ec:	42ab      	cmp	r3, r5
 80076ee:	f6ff aed0 	blt.w	8007492 <__gethex+0x20a>
 80076f2:	2701      	movs	r7, #1
 80076f4:	e7c0      	b.n	8007678 <__gethex+0x3f0>
 80076f6:	f016 061f 	ands.w	r6, r6, #31
 80076fa:	d0fa      	beq.n	80076f2 <__gethex+0x46a>
 80076fc:	4453      	add	r3, sl
 80076fe:	f1c6 0620 	rsb	r6, r6, #32
 8007702:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8007706:	f000 f9d7 	bl	8007ab8 <__hi0bits>
 800770a:	42b0      	cmp	r0, r6
 800770c:	dbe7      	blt.n	80076de <__gethex+0x456>
 800770e:	e7f0      	b.n	80076f2 <__gethex+0x46a>
 8007710:	0800a8fd 	.word	0x0800a8fd

08007714 <L_shift>:
 8007714:	f1c2 0208 	rsb	r2, r2, #8
 8007718:	0092      	lsls	r2, r2, #2
 800771a:	b570      	push	{r4, r5, r6, lr}
 800771c:	f1c2 0620 	rsb	r6, r2, #32
 8007720:	6843      	ldr	r3, [r0, #4]
 8007722:	6804      	ldr	r4, [r0, #0]
 8007724:	fa03 f506 	lsl.w	r5, r3, r6
 8007728:	432c      	orrs	r4, r5
 800772a:	40d3      	lsrs	r3, r2
 800772c:	6004      	str	r4, [r0, #0]
 800772e:	f840 3f04 	str.w	r3, [r0, #4]!
 8007732:	4288      	cmp	r0, r1
 8007734:	d3f4      	bcc.n	8007720 <L_shift+0xc>
 8007736:	bd70      	pop	{r4, r5, r6, pc}

08007738 <__match>:
 8007738:	b530      	push	{r4, r5, lr}
 800773a:	6803      	ldr	r3, [r0, #0]
 800773c:	3301      	adds	r3, #1
 800773e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8007742:	b914      	cbnz	r4, 800774a <__match+0x12>
 8007744:	6003      	str	r3, [r0, #0]
 8007746:	2001      	movs	r0, #1
 8007748:	bd30      	pop	{r4, r5, pc}
 800774a:	f813 2b01 	ldrb.w	r2, [r3], #1
 800774e:	f1a2 0541 	sub.w	r5, r2, #65	; 0x41
 8007752:	2d19      	cmp	r5, #25
 8007754:	bf98      	it	ls
 8007756:	3220      	addls	r2, #32
 8007758:	42a2      	cmp	r2, r4
 800775a:	d0f0      	beq.n	800773e <__match+0x6>
 800775c:	2000      	movs	r0, #0
 800775e:	e7f3      	b.n	8007748 <__match+0x10>

08007760 <__hexnan>:
 8007760:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007764:	680b      	ldr	r3, [r1, #0]
 8007766:	115e      	asrs	r6, r3, #5
 8007768:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 800776c:	f013 031f 	ands.w	r3, r3, #31
 8007770:	b087      	sub	sp, #28
 8007772:	bf18      	it	ne
 8007774:	3604      	addne	r6, #4
 8007776:	2500      	movs	r5, #0
 8007778:	1f37      	subs	r7, r6, #4
 800777a:	4690      	mov	r8, r2
 800777c:	6802      	ldr	r2, [r0, #0]
 800777e:	9301      	str	r3, [sp, #4]
 8007780:	4682      	mov	sl, r0
 8007782:	f846 5c04 	str.w	r5, [r6, #-4]
 8007786:	46b9      	mov	r9, r7
 8007788:	463c      	mov	r4, r7
 800778a:	9502      	str	r5, [sp, #8]
 800778c:	46ab      	mov	fp, r5
 800778e:	7851      	ldrb	r1, [r2, #1]
 8007790:	1c53      	adds	r3, r2, #1
 8007792:	9303      	str	r3, [sp, #12]
 8007794:	b341      	cbz	r1, 80077e8 <__hexnan+0x88>
 8007796:	4608      	mov	r0, r1
 8007798:	9205      	str	r2, [sp, #20]
 800779a:	9104      	str	r1, [sp, #16]
 800779c:	f7ff fd5e 	bl	800725c <__hexdig_fun>
 80077a0:	2800      	cmp	r0, #0
 80077a2:	d14f      	bne.n	8007844 <__hexnan+0xe4>
 80077a4:	9904      	ldr	r1, [sp, #16]
 80077a6:	9a05      	ldr	r2, [sp, #20]
 80077a8:	2920      	cmp	r1, #32
 80077aa:	d818      	bhi.n	80077de <__hexnan+0x7e>
 80077ac:	9b02      	ldr	r3, [sp, #8]
 80077ae:	459b      	cmp	fp, r3
 80077b0:	dd13      	ble.n	80077da <__hexnan+0x7a>
 80077b2:	454c      	cmp	r4, r9
 80077b4:	d206      	bcs.n	80077c4 <__hexnan+0x64>
 80077b6:	2d07      	cmp	r5, #7
 80077b8:	dc04      	bgt.n	80077c4 <__hexnan+0x64>
 80077ba:	462a      	mov	r2, r5
 80077bc:	4649      	mov	r1, r9
 80077be:	4620      	mov	r0, r4
 80077c0:	f7ff ffa8 	bl	8007714 <L_shift>
 80077c4:	4544      	cmp	r4, r8
 80077c6:	d950      	bls.n	800786a <__hexnan+0x10a>
 80077c8:	2300      	movs	r3, #0
 80077ca:	f1a4 0904 	sub.w	r9, r4, #4
 80077ce:	f844 3c04 	str.w	r3, [r4, #-4]
 80077d2:	f8cd b008 	str.w	fp, [sp, #8]
 80077d6:	464c      	mov	r4, r9
 80077d8:	461d      	mov	r5, r3
 80077da:	9a03      	ldr	r2, [sp, #12]
 80077dc:	e7d7      	b.n	800778e <__hexnan+0x2e>
 80077de:	2929      	cmp	r1, #41	; 0x29
 80077e0:	d156      	bne.n	8007890 <__hexnan+0x130>
 80077e2:	3202      	adds	r2, #2
 80077e4:	f8ca 2000 	str.w	r2, [sl]
 80077e8:	f1bb 0f00 	cmp.w	fp, #0
 80077ec:	d050      	beq.n	8007890 <__hexnan+0x130>
 80077ee:	454c      	cmp	r4, r9
 80077f0:	d206      	bcs.n	8007800 <__hexnan+0xa0>
 80077f2:	2d07      	cmp	r5, #7
 80077f4:	dc04      	bgt.n	8007800 <__hexnan+0xa0>
 80077f6:	462a      	mov	r2, r5
 80077f8:	4649      	mov	r1, r9
 80077fa:	4620      	mov	r0, r4
 80077fc:	f7ff ff8a 	bl	8007714 <L_shift>
 8007800:	4544      	cmp	r4, r8
 8007802:	d934      	bls.n	800786e <__hexnan+0x10e>
 8007804:	f1a8 0204 	sub.w	r2, r8, #4
 8007808:	4623      	mov	r3, r4
 800780a:	f853 1b04 	ldr.w	r1, [r3], #4
 800780e:	f842 1f04 	str.w	r1, [r2, #4]!
 8007812:	429f      	cmp	r7, r3
 8007814:	d2f9      	bcs.n	800780a <__hexnan+0xaa>
 8007816:	1b3b      	subs	r3, r7, r4
 8007818:	f023 0303 	bic.w	r3, r3, #3
 800781c:	3304      	adds	r3, #4
 800781e:	3401      	adds	r4, #1
 8007820:	3e03      	subs	r6, #3
 8007822:	42b4      	cmp	r4, r6
 8007824:	bf88      	it	hi
 8007826:	2304      	movhi	r3, #4
 8007828:	4443      	add	r3, r8
 800782a:	2200      	movs	r2, #0
 800782c:	f843 2b04 	str.w	r2, [r3], #4
 8007830:	429f      	cmp	r7, r3
 8007832:	d2fb      	bcs.n	800782c <__hexnan+0xcc>
 8007834:	683b      	ldr	r3, [r7, #0]
 8007836:	b91b      	cbnz	r3, 8007840 <__hexnan+0xe0>
 8007838:	4547      	cmp	r7, r8
 800783a:	d127      	bne.n	800788c <__hexnan+0x12c>
 800783c:	2301      	movs	r3, #1
 800783e:	603b      	str	r3, [r7, #0]
 8007840:	2005      	movs	r0, #5
 8007842:	e026      	b.n	8007892 <__hexnan+0x132>
 8007844:	3501      	adds	r5, #1
 8007846:	2d08      	cmp	r5, #8
 8007848:	f10b 0b01 	add.w	fp, fp, #1
 800784c:	dd06      	ble.n	800785c <__hexnan+0xfc>
 800784e:	4544      	cmp	r4, r8
 8007850:	d9c3      	bls.n	80077da <__hexnan+0x7a>
 8007852:	2300      	movs	r3, #0
 8007854:	f844 3c04 	str.w	r3, [r4, #-4]
 8007858:	2501      	movs	r5, #1
 800785a:	3c04      	subs	r4, #4
 800785c:	6822      	ldr	r2, [r4, #0]
 800785e:	f000 000f 	and.w	r0, r0, #15
 8007862:	ea40 1202 	orr.w	r2, r0, r2, lsl #4
 8007866:	6022      	str	r2, [r4, #0]
 8007868:	e7b7      	b.n	80077da <__hexnan+0x7a>
 800786a:	2508      	movs	r5, #8
 800786c:	e7b5      	b.n	80077da <__hexnan+0x7a>
 800786e:	9b01      	ldr	r3, [sp, #4]
 8007870:	2b00      	cmp	r3, #0
 8007872:	d0df      	beq.n	8007834 <__hexnan+0xd4>
 8007874:	f04f 32ff 	mov.w	r2, #4294967295
 8007878:	f1c3 0320 	rsb	r3, r3, #32
 800787c:	fa22 f303 	lsr.w	r3, r2, r3
 8007880:	f856 2c04 	ldr.w	r2, [r6, #-4]
 8007884:	401a      	ands	r2, r3
 8007886:	f846 2c04 	str.w	r2, [r6, #-4]
 800788a:	e7d3      	b.n	8007834 <__hexnan+0xd4>
 800788c:	3f04      	subs	r7, #4
 800788e:	e7d1      	b.n	8007834 <__hexnan+0xd4>
 8007890:	2004      	movs	r0, #4
 8007892:	b007      	add	sp, #28
 8007894:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08007898 <_localeconv_r>:
 8007898:	4800      	ldr	r0, [pc, #0]	; (800789c <_localeconv_r+0x4>)
 800789a:	4770      	bx	lr
 800789c:	2000016c 	.word	0x2000016c

080078a0 <malloc>:
 80078a0:	4b02      	ldr	r3, [pc, #8]	; (80078ac <malloc+0xc>)
 80078a2:	4601      	mov	r1, r0
 80078a4:	6818      	ldr	r0, [r3, #0]
 80078a6:	f000 bd59 	b.w	800835c <_malloc_r>
 80078aa:	bf00      	nop
 80078ac:	20000014 	.word	0x20000014

080078b0 <__ascii_mbtowc>:
 80078b0:	b082      	sub	sp, #8
 80078b2:	b901      	cbnz	r1, 80078b6 <__ascii_mbtowc+0x6>
 80078b4:	a901      	add	r1, sp, #4
 80078b6:	b142      	cbz	r2, 80078ca <__ascii_mbtowc+0x1a>
 80078b8:	b14b      	cbz	r3, 80078ce <__ascii_mbtowc+0x1e>
 80078ba:	7813      	ldrb	r3, [r2, #0]
 80078bc:	600b      	str	r3, [r1, #0]
 80078be:	7812      	ldrb	r2, [r2, #0]
 80078c0:	1e10      	subs	r0, r2, #0
 80078c2:	bf18      	it	ne
 80078c4:	2001      	movne	r0, #1
 80078c6:	b002      	add	sp, #8
 80078c8:	4770      	bx	lr
 80078ca:	4610      	mov	r0, r2
 80078cc:	e7fb      	b.n	80078c6 <__ascii_mbtowc+0x16>
 80078ce:	f06f 0001 	mvn.w	r0, #1
 80078d2:	e7f8      	b.n	80078c6 <__ascii_mbtowc+0x16>

080078d4 <_Balloc>:
 80078d4:	b570      	push	{r4, r5, r6, lr}
 80078d6:	6a46      	ldr	r6, [r0, #36]	; 0x24
 80078d8:	4604      	mov	r4, r0
 80078da:	460d      	mov	r5, r1
 80078dc:	b976      	cbnz	r6, 80078fc <_Balloc+0x28>
 80078de:	2010      	movs	r0, #16
 80078e0:	f7ff ffde 	bl	80078a0 <malloc>
 80078e4:	4602      	mov	r2, r0
 80078e6:	6260      	str	r0, [r4, #36]	; 0x24
 80078e8:	b920      	cbnz	r0, 80078f4 <_Balloc+0x20>
 80078ea:	4b18      	ldr	r3, [pc, #96]	; (800794c <_Balloc+0x78>)
 80078ec:	4818      	ldr	r0, [pc, #96]	; (8007950 <_Balloc+0x7c>)
 80078ee:	2166      	movs	r1, #102	; 0x66
 80078f0:	f7fe fdb6 	bl	8006460 <__assert_func>
 80078f4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 80078f8:	6006      	str	r6, [r0, #0]
 80078fa:	60c6      	str	r6, [r0, #12]
 80078fc:	6a66      	ldr	r6, [r4, #36]	; 0x24
 80078fe:	68f3      	ldr	r3, [r6, #12]
 8007900:	b183      	cbz	r3, 8007924 <_Balloc+0x50>
 8007902:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007904:	68db      	ldr	r3, [r3, #12]
 8007906:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800790a:	b9b8      	cbnz	r0, 800793c <_Balloc+0x68>
 800790c:	2101      	movs	r1, #1
 800790e:	fa01 f605 	lsl.w	r6, r1, r5
 8007912:	1d72      	adds	r2, r6, #5
 8007914:	0092      	lsls	r2, r2, #2
 8007916:	4620      	mov	r0, r4
 8007918:	f000 fc9d 	bl	8008256 <_calloc_r>
 800791c:	b160      	cbz	r0, 8007938 <_Balloc+0x64>
 800791e:	e9c0 5601 	strd	r5, r6, [r0, #4]
 8007922:	e00e      	b.n	8007942 <_Balloc+0x6e>
 8007924:	2221      	movs	r2, #33	; 0x21
 8007926:	2104      	movs	r1, #4
 8007928:	4620      	mov	r0, r4
 800792a:	f000 fc94 	bl	8008256 <_calloc_r>
 800792e:	6a63      	ldr	r3, [r4, #36]	; 0x24
 8007930:	60f0      	str	r0, [r6, #12]
 8007932:	68db      	ldr	r3, [r3, #12]
 8007934:	2b00      	cmp	r3, #0
 8007936:	d1e4      	bne.n	8007902 <_Balloc+0x2e>
 8007938:	2000      	movs	r0, #0
 800793a:	bd70      	pop	{r4, r5, r6, pc}
 800793c:	6802      	ldr	r2, [r0, #0]
 800793e:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 8007942:	2300      	movs	r3, #0
 8007944:	e9c0 3303 	strd	r3, r3, [r0, #12]
 8007948:	e7f7      	b.n	800793a <_Balloc+0x66>
 800794a:	bf00      	nop
 800794c:	0800a695 	.word	0x0800a695
 8007950:	0800a988 	.word	0x0800a988

08007954 <_Bfree>:
 8007954:	b570      	push	{r4, r5, r6, lr}
 8007956:	6a46      	ldr	r6, [r0, #36]	; 0x24
 8007958:	4605      	mov	r5, r0
 800795a:	460c      	mov	r4, r1
 800795c:	b976      	cbnz	r6, 800797c <_Bfree+0x28>
 800795e:	2010      	movs	r0, #16
 8007960:	f7ff ff9e 	bl	80078a0 <malloc>
 8007964:	4602      	mov	r2, r0
 8007966:	6268      	str	r0, [r5, #36]	; 0x24
 8007968:	b920      	cbnz	r0, 8007974 <_Bfree+0x20>
 800796a:	4b09      	ldr	r3, [pc, #36]	; (8007990 <_Bfree+0x3c>)
 800796c:	4809      	ldr	r0, [pc, #36]	; (8007994 <_Bfree+0x40>)
 800796e:	218a      	movs	r1, #138	; 0x8a
 8007970:	f7fe fd76 	bl	8006460 <__assert_func>
 8007974:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8007978:	6006      	str	r6, [r0, #0]
 800797a:	60c6      	str	r6, [r0, #12]
 800797c:	b13c      	cbz	r4, 800798e <_Bfree+0x3a>
 800797e:	6a6b      	ldr	r3, [r5, #36]	; 0x24
 8007980:	6862      	ldr	r2, [r4, #4]
 8007982:	68db      	ldr	r3, [r3, #12]
 8007984:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8007988:	6021      	str	r1, [r4, #0]
 800798a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800798e:	bd70      	pop	{r4, r5, r6, pc}
 8007990:	0800a695 	.word	0x0800a695
 8007994:	0800a988 	.word	0x0800a988

08007998 <__multadd>:
 8007998:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800799c:	690d      	ldr	r5, [r1, #16]
 800799e:	4607      	mov	r7, r0
 80079a0:	460c      	mov	r4, r1
 80079a2:	461e      	mov	r6, r3
 80079a4:	f101 0c14 	add.w	ip, r1, #20
 80079a8:	2000      	movs	r0, #0
 80079aa:	f8dc 3000 	ldr.w	r3, [ip]
 80079ae:	b299      	uxth	r1, r3
 80079b0:	fb02 6101 	mla	r1, r2, r1, r6
 80079b4:	0c1e      	lsrs	r6, r3, #16
 80079b6:	0c0b      	lsrs	r3, r1, #16
 80079b8:	fb02 3306 	mla	r3, r2, r6, r3
 80079bc:	b289      	uxth	r1, r1
 80079be:	3001      	adds	r0, #1
 80079c0:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 80079c4:	4285      	cmp	r5, r0
 80079c6:	f84c 1b04 	str.w	r1, [ip], #4
 80079ca:	ea4f 4613 	mov.w	r6, r3, lsr #16
 80079ce:	dcec      	bgt.n	80079aa <__multadd+0x12>
 80079d0:	b30e      	cbz	r6, 8007a16 <__multadd+0x7e>
 80079d2:	68a3      	ldr	r3, [r4, #8]
 80079d4:	42ab      	cmp	r3, r5
 80079d6:	dc19      	bgt.n	8007a0c <__multadd+0x74>
 80079d8:	6861      	ldr	r1, [r4, #4]
 80079da:	4638      	mov	r0, r7
 80079dc:	3101      	adds	r1, #1
 80079de:	f7ff ff79 	bl	80078d4 <_Balloc>
 80079e2:	4680      	mov	r8, r0
 80079e4:	b928      	cbnz	r0, 80079f2 <__multadd+0x5a>
 80079e6:	4602      	mov	r2, r0
 80079e8:	4b0c      	ldr	r3, [pc, #48]	; (8007a1c <__multadd+0x84>)
 80079ea:	480d      	ldr	r0, [pc, #52]	; (8007a20 <__multadd+0x88>)
 80079ec:	21b5      	movs	r1, #181	; 0xb5
 80079ee:	f7fe fd37 	bl	8006460 <__assert_func>
 80079f2:	6922      	ldr	r2, [r4, #16]
 80079f4:	3202      	adds	r2, #2
 80079f6:	f104 010c 	add.w	r1, r4, #12
 80079fa:	0092      	lsls	r2, r2, #2
 80079fc:	300c      	adds	r0, #12
 80079fe:	f7fc ff3f 	bl	8004880 <memcpy>
 8007a02:	4621      	mov	r1, r4
 8007a04:	4638      	mov	r0, r7
 8007a06:	f7ff ffa5 	bl	8007954 <_Bfree>
 8007a0a:	4644      	mov	r4, r8
 8007a0c:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8007a10:	3501      	adds	r5, #1
 8007a12:	615e      	str	r6, [r3, #20]
 8007a14:	6125      	str	r5, [r4, #16]
 8007a16:	4620      	mov	r0, r4
 8007a18:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8007a1c:	0800a8fd 	.word	0x0800a8fd
 8007a20:	0800a988 	.word	0x0800a988

08007a24 <__s2b>:
 8007a24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007a28:	460c      	mov	r4, r1
 8007a2a:	4615      	mov	r5, r2
 8007a2c:	461f      	mov	r7, r3
 8007a2e:	2209      	movs	r2, #9
 8007a30:	3308      	adds	r3, #8
 8007a32:	4606      	mov	r6, r0
 8007a34:	fb93 f3f2 	sdiv	r3, r3, r2
 8007a38:	2100      	movs	r1, #0
 8007a3a:	2201      	movs	r2, #1
 8007a3c:	429a      	cmp	r2, r3
 8007a3e:	db09      	blt.n	8007a54 <__s2b+0x30>
 8007a40:	4630      	mov	r0, r6
 8007a42:	f7ff ff47 	bl	80078d4 <_Balloc>
 8007a46:	b940      	cbnz	r0, 8007a5a <__s2b+0x36>
 8007a48:	4602      	mov	r2, r0
 8007a4a:	4b19      	ldr	r3, [pc, #100]	; (8007ab0 <__s2b+0x8c>)
 8007a4c:	4819      	ldr	r0, [pc, #100]	; (8007ab4 <__s2b+0x90>)
 8007a4e:	21ce      	movs	r1, #206	; 0xce
 8007a50:	f7fe fd06 	bl	8006460 <__assert_func>
 8007a54:	0052      	lsls	r2, r2, #1
 8007a56:	3101      	adds	r1, #1
 8007a58:	e7f0      	b.n	8007a3c <__s2b+0x18>
 8007a5a:	9b08      	ldr	r3, [sp, #32]
 8007a5c:	6143      	str	r3, [r0, #20]
 8007a5e:	2d09      	cmp	r5, #9
 8007a60:	f04f 0301 	mov.w	r3, #1
 8007a64:	6103      	str	r3, [r0, #16]
 8007a66:	dd16      	ble.n	8007a96 <__s2b+0x72>
 8007a68:	f104 0909 	add.w	r9, r4, #9
 8007a6c:	46c8      	mov	r8, r9
 8007a6e:	442c      	add	r4, r5
 8007a70:	f818 3b01 	ldrb.w	r3, [r8], #1
 8007a74:	4601      	mov	r1, r0
 8007a76:	3b30      	subs	r3, #48	; 0x30
 8007a78:	220a      	movs	r2, #10
 8007a7a:	4630      	mov	r0, r6
 8007a7c:	f7ff ff8c 	bl	8007998 <__multadd>
 8007a80:	45a0      	cmp	r8, r4
 8007a82:	d1f5      	bne.n	8007a70 <__s2b+0x4c>
 8007a84:	f1a5 0408 	sub.w	r4, r5, #8
 8007a88:	444c      	add	r4, r9
 8007a8a:	1b2d      	subs	r5, r5, r4
 8007a8c:	1963      	adds	r3, r4, r5
 8007a8e:	42bb      	cmp	r3, r7
 8007a90:	db04      	blt.n	8007a9c <__s2b+0x78>
 8007a92:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007a96:	340a      	adds	r4, #10
 8007a98:	2509      	movs	r5, #9
 8007a9a:	e7f6      	b.n	8007a8a <__s2b+0x66>
 8007a9c:	f814 3b01 	ldrb.w	r3, [r4], #1
 8007aa0:	4601      	mov	r1, r0
 8007aa2:	3b30      	subs	r3, #48	; 0x30
 8007aa4:	220a      	movs	r2, #10
 8007aa6:	4630      	mov	r0, r6
 8007aa8:	f7ff ff76 	bl	8007998 <__multadd>
 8007aac:	e7ee      	b.n	8007a8c <__s2b+0x68>
 8007aae:	bf00      	nop
 8007ab0:	0800a8fd 	.word	0x0800a8fd
 8007ab4:	0800a988 	.word	0x0800a988

08007ab8 <__hi0bits>:
 8007ab8:	0c03      	lsrs	r3, r0, #16
 8007aba:	041b      	lsls	r3, r3, #16
 8007abc:	b9d3      	cbnz	r3, 8007af4 <__hi0bits+0x3c>
 8007abe:	0400      	lsls	r0, r0, #16
 8007ac0:	2310      	movs	r3, #16
 8007ac2:	f010 4f7f 	tst.w	r0, #4278190080	; 0xff000000
 8007ac6:	bf04      	itt	eq
 8007ac8:	0200      	lsleq	r0, r0, #8
 8007aca:	3308      	addeq	r3, #8
 8007acc:	f010 4f70 	tst.w	r0, #4026531840	; 0xf0000000
 8007ad0:	bf04      	itt	eq
 8007ad2:	0100      	lsleq	r0, r0, #4
 8007ad4:	3304      	addeq	r3, #4
 8007ad6:	f010 4f40 	tst.w	r0, #3221225472	; 0xc0000000
 8007ada:	bf04      	itt	eq
 8007adc:	0080      	lsleq	r0, r0, #2
 8007ade:	3302      	addeq	r3, #2
 8007ae0:	2800      	cmp	r0, #0
 8007ae2:	db05      	blt.n	8007af0 <__hi0bits+0x38>
 8007ae4:	f010 4f80 	tst.w	r0, #1073741824	; 0x40000000
 8007ae8:	f103 0301 	add.w	r3, r3, #1
 8007aec:	bf08      	it	eq
 8007aee:	2320      	moveq	r3, #32
 8007af0:	4618      	mov	r0, r3
 8007af2:	4770      	bx	lr
 8007af4:	2300      	movs	r3, #0
 8007af6:	e7e4      	b.n	8007ac2 <__hi0bits+0xa>

08007af8 <__lo0bits>:
 8007af8:	6803      	ldr	r3, [r0, #0]
 8007afa:	f013 0207 	ands.w	r2, r3, #7
 8007afe:	4601      	mov	r1, r0
 8007b00:	d00b      	beq.n	8007b1a <__lo0bits+0x22>
 8007b02:	07da      	lsls	r2, r3, #31
 8007b04:	d423      	bmi.n	8007b4e <__lo0bits+0x56>
 8007b06:	0798      	lsls	r0, r3, #30
 8007b08:	bf49      	itett	mi
 8007b0a:	085b      	lsrmi	r3, r3, #1
 8007b0c:	089b      	lsrpl	r3, r3, #2
 8007b0e:	2001      	movmi	r0, #1
 8007b10:	600b      	strmi	r3, [r1, #0]
 8007b12:	bf5c      	itt	pl
 8007b14:	600b      	strpl	r3, [r1, #0]
 8007b16:	2002      	movpl	r0, #2
 8007b18:	4770      	bx	lr
 8007b1a:	b298      	uxth	r0, r3
 8007b1c:	b9a8      	cbnz	r0, 8007b4a <__lo0bits+0x52>
 8007b1e:	0c1b      	lsrs	r3, r3, #16
 8007b20:	2010      	movs	r0, #16
 8007b22:	b2da      	uxtb	r2, r3
 8007b24:	b90a      	cbnz	r2, 8007b2a <__lo0bits+0x32>
 8007b26:	3008      	adds	r0, #8
 8007b28:	0a1b      	lsrs	r3, r3, #8
 8007b2a:	071a      	lsls	r2, r3, #28
 8007b2c:	bf04      	itt	eq
 8007b2e:	091b      	lsreq	r3, r3, #4
 8007b30:	3004      	addeq	r0, #4
 8007b32:	079a      	lsls	r2, r3, #30
 8007b34:	bf04      	itt	eq
 8007b36:	089b      	lsreq	r3, r3, #2
 8007b38:	3002      	addeq	r0, #2
 8007b3a:	07da      	lsls	r2, r3, #31
 8007b3c:	d403      	bmi.n	8007b46 <__lo0bits+0x4e>
 8007b3e:	085b      	lsrs	r3, r3, #1
 8007b40:	f100 0001 	add.w	r0, r0, #1
 8007b44:	d005      	beq.n	8007b52 <__lo0bits+0x5a>
 8007b46:	600b      	str	r3, [r1, #0]
 8007b48:	4770      	bx	lr
 8007b4a:	4610      	mov	r0, r2
 8007b4c:	e7e9      	b.n	8007b22 <__lo0bits+0x2a>
 8007b4e:	2000      	movs	r0, #0
 8007b50:	4770      	bx	lr
 8007b52:	2020      	movs	r0, #32
 8007b54:	4770      	bx	lr
	...

08007b58 <__i2b>:
 8007b58:	b510      	push	{r4, lr}
 8007b5a:	460c      	mov	r4, r1
 8007b5c:	2101      	movs	r1, #1
 8007b5e:	f7ff feb9 	bl	80078d4 <_Balloc>
 8007b62:	4602      	mov	r2, r0
 8007b64:	b928      	cbnz	r0, 8007b72 <__i2b+0x1a>
 8007b66:	4b05      	ldr	r3, [pc, #20]	; (8007b7c <__i2b+0x24>)
 8007b68:	4805      	ldr	r0, [pc, #20]	; (8007b80 <__i2b+0x28>)
 8007b6a:	f44f 71a0 	mov.w	r1, #320	; 0x140
 8007b6e:	f7fe fc77 	bl	8006460 <__assert_func>
 8007b72:	2301      	movs	r3, #1
 8007b74:	6144      	str	r4, [r0, #20]
 8007b76:	6103      	str	r3, [r0, #16]
 8007b78:	bd10      	pop	{r4, pc}
 8007b7a:	bf00      	nop
 8007b7c:	0800a8fd 	.word	0x0800a8fd
 8007b80:	0800a988 	.word	0x0800a988

08007b84 <__multiply>:
 8007b84:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007b88:	4691      	mov	r9, r2
 8007b8a:	690a      	ldr	r2, [r1, #16]
 8007b8c:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8007b90:	429a      	cmp	r2, r3
 8007b92:	bfb8      	it	lt
 8007b94:	460b      	movlt	r3, r1
 8007b96:	460c      	mov	r4, r1
 8007b98:	bfbc      	itt	lt
 8007b9a:	464c      	movlt	r4, r9
 8007b9c:	4699      	movlt	r9, r3
 8007b9e:	6927      	ldr	r7, [r4, #16]
 8007ba0:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8007ba4:	68a3      	ldr	r3, [r4, #8]
 8007ba6:	6861      	ldr	r1, [r4, #4]
 8007ba8:	eb07 060a 	add.w	r6, r7, sl
 8007bac:	42b3      	cmp	r3, r6
 8007bae:	b085      	sub	sp, #20
 8007bb0:	bfb8      	it	lt
 8007bb2:	3101      	addlt	r1, #1
 8007bb4:	f7ff fe8e 	bl	80078d4 <_Balloc>
 8007bb8:	b930      	cbnz	r0, 8007bc8 <__multiply+0x44>
 8007bba:	4602      	mov	r2, r0
 8007bbc:	4b44      	ldr	r3, [pc, #272]	; (8007cd0 <__multiply+0x14c>)
 8007bbe:	4845      	ldr	r0, [pc, #276]	; (8007cd4 <__multiply+0x150>)
 8007bc0:	f240 115d 	movw	r1, #349	; 0x15d
 8007bc4:	f7fe fc4c 	bl	8006460 <__assert_func>
 8007bc8:	f100 0514 	add.w	r5, r0, #20
 8007bcc:	eb05 0886 	add.w	r8, r5, r6, lsl #2
 8007bd0:	462b      	mov	r3, r5
 8007bd2:	2200      	movs	r2, #0
 8007bd4:	4543      	cmp	r3, r8
 8007bd6:	d321      	bcc.n	8007c1c <__multiply+0x98>
 8007bd8:	f104 0314 	add.w	r3, r4, #20
 8007bdc:	eb03 0787 	add.w	r7, r3, r7, lsl #2
 8007be0:	f109 0314 	add.w	r3, r9, #20
 8007be4:	eb03 028a 	add.w	r2, r3, sl, lsl #2
 8007be8:	9202      	str	r2, [sp, #8]
 8007bea:	1b3a      	subs	r2, r7, r4
 8007bec:	3a15      	subs	r2, #21
 8007bee:	f022 0203 	bic.w	r2, r2, #3
 8007bf2:	3204      	adds	r2, #4
 8007bf4:	f104 0115 	add.w	r1, r4, #21
 8007bf8:	428f      	cmp	r7, r1
 8007bfa:	bf38      	it	cc
 8007bfc:	2204      	movcc	r2, #4
 8007bfe:	9201      	str	r2, [sp, #4]
 8007c00:	9a02      	ldr	r2, [sp, #8]
 8007c02:	9303      	str	r3, [sp, #12]
 8007c04:	429a      	cmp	r2, r3
 8007c06:	d80c      	bhi.n	8007c22 <__multiply+0x9e>
 8007c08:	2e00      	cmp	r6, #0
 8007c0a:	dd03      	ble.n	8007c14 <__multiply+0x90>
 8007c0c:	f858 3d04 	ldr.w	r3, [r8, #-4]!
 8007c10:	2b00      	cmp	r3, #0
 8007c12:	d05a      	beq.n	8007cca <__multiply+0x146>
 8007c14:	6106      	str	r6, [r0, #16]
 8007c16:	b005      	add	sp, #20
 8007c18:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007c1c:	f843 2b04 	str.w	r2, [r3], #4
 8007c20:	e7d8      	b.n	8007bd4 <__multiply+0x50>
 8007c22:	f8b3 a000 	ldrh.w	sl, [r3]
 8007c26:	f1ba 0f00 	cmp.w	sl, #0
 8007c2a:	d024      	beq.n	8007c76 <__multiply+0xf2>
 8007c2c:	f104 0e14 	add.w	lr, r4, #20
 8007c30:	46a9      	mov	r9, r5
 8007c32:	f04f 0c00 	mov.w	ip, #0
 8007c36:	f85e 2b04 	ldr.w	r2, [lr], #4
 8007c3a:	f8d9 1000 	ldr.w	r1, [r9]
 8007c3e:	fa1f fb82 	uxth.w	fp, r2
 8007c42:	b289      	uxth	r1, r1
 8007c44:	fb0a 110b 	mla	r1, sl, fp, r1
 8007c48:	ea4f 4b12 	mov.w	fp, r2, lsr #16
 8007c4c:	f8d9 2000 	ldr.w	r2, [r9]
 8007c50:	4461      	add	r1, ip
 8007c52:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c56:	fb0a c20b 	mla	r2, sl, fp, ip
 8007c5a:	eb02 4211 	add.w	r2, r2, r1, lsr #16
 8007c5e:	b289      	uxth	r1, r1
 8007c60:	ea41 4102 	orr.w	r1, r1, r2, lsl #16
 8007c64:	4577      	cmp	r7, lr
 8007c66:	f849 1b04 	str.w	r1, [r9], #4
 8007c6a:	ea4f 4c12 	mov.w	ip, r2, lsr #16
 8007c6e:	d8e2      	bhi.n	8007c36 <__multiply+0xb2>
 8007c70:	9a01      	ldr	r2, [sp, #4]
 8007c72:	f845 c002 	str.w	ip, [r5, r2]
 8007c76:	9a03      	ldr	r2, [sp, #12]
 8007c78:	f8b2 9002 	ldrh.w	r9, [r2, #2]
 8007c7c:	3304      	adds	r3, #4
 8007c7e:	f1b9 0f00 	cmp.w	r9, #0
 8007c82:	d020      	beq.n	8007cc6 <__multiply+0x142>
 8007c84:	6829      	ldr	r1, [r5, #0]
 8007c86:	f104 0c14 	add.w	ip, r4, #20
 8007c8a:	46ae      	mov	lr, r5
 8007c8c:	f04f 0a00 	mov.w	sl, #0
 8007c90:	f8bc b000 	ldrh.w	fp, [ip]
 8007c94:	f8be 2002 	ldrh.w	r2, [lr, #2]
 8007c98:	fb09 220b 	mla	r2, r9, fp, r2
 8007c9c:	4492      	add	sl, r2
 8007c9e:	b289      	uxth	r1, r1
 8007ca0:	ea41 410a 	orr.w	r1, r1, sl, lsl #16
 8007ca4:	f84e 1b04 	str.w	r1, [lr], #4
 8007ca8:	f85c 2b04 	ldr.w	r2, [ip], #4
 8007cac:	f8be 1000 	ldrh.w	r1, [lr]
 8007cb0:	0c12      	lsrs	r2, r2, #16
 8007cb2:	fb09 1102 	mla	r1, r9, r2, r1
 8007cb6:	eb01 411a 	add.w	r1, r1, sl, lsr #16
 8007cba:	4567      	cmp	r7, ip
 8007cbc:	ea4f 4a11 	mov.w	sl, r1, lsr #16
 8007cc0:	d8e6      	bhi.n	8007c90 <__multiply+0x10c>
 8007cc2:	9a01      	ldr	r2, [sp, #4]
 8007cc4:	50a9      	str	r1, [r5, r2]
 8007cc6:	3504      	adds	r5, #4
 8007cc8:	e79a      	b.n	8007c00 <__multiply+0x7c>
 8007cca:	3e01      	subs	r6, #1
 8007ccc:	e79c      	b.n	8007c08 <__multiply+0x84>
 8007cce:	bf00      	nop
 8007cd0:	0800a8fd 	.word	0x0800a8fd
 8007cd4:	0800a988 	.word	0x0800a988

08007cd8 <__pow5mult>:
 8007cd8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8007cdc:	4615      	mov	r5, r2
 8007cde:	f012 0203 	ands.w	r2, r2, #3
 8007ce2:	4606      	mov	r6, r0
 8007ce4:	460f      	mov	r7, r1
 8007ce6:	d007      	beq.n	8007cf8 <__pow5mult+0x20>
 8007ce8:	4c25      	ldr	r4, [pc, #148]	; (8007d80 <__pow5mult+0xa8>)
 8007cea:	3a01      	subs	r2, #1
 8007cec:	2300      	movs	r3, #0
 8007cee:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8007cf2:	f7ff fe51 	bl	8007998 <__multadd>
 8007cf6:	4607      	mov	r7, r0
 8007cf8:	10ad      	asrs	r5, r5, #2
 8007cfa:	d03d      	beq.n	8007d78 <__pow5mult+0xa0>
 8007cfc:	6a74      	ldr	r4, [r6, #36]	; 0x24
 8007cfe:	b97c      	cbnz	r4, 8007d20 <__pow5mult+0x48>
 8007d00:	2010      	movs	r0, #16
 8007d02:	f7ff fdcd 	bl	80078a0 <malloc>
 8007d06:	4602      	mov	r2, r0
 8007d08:	6270      	str	r0, [r6, #36]	; 0x24
 8007d0a:	b928      	cbnz	r0, 8007d18 <__pow5mult+0x40>
 8007d0c:	4b1d      	ldr	r3, [pc, #116]	; (8007d84 <__pow5mult+0xac>)
 8007d0e:	481e      	ldr	r0, [pc, #120]	; (8007d88 <__pow5mult+0xb0>)
 8007d10:	f44f 71d7 	mov.w	r1, #430	; 0x1ae
 8007d14:	f7fe fba4 	bl	8006460 <__assert_func>
 8007d18:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8007d1c:	6004      	str	r4, [r0, #0]
 8007d1e:	60c4      	str	r4, [r0, #12]
 8007d20:	f8d6 8024 	ldr.w	r8, [r6, #36]	; 0x24
 8007d24:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8007d28:	b94c      	cbnz	r4, 8007d3e <__pow5mult+0x66>
 8007d2a:	f240 2171 	movw	r1, #625	; 0x271
 8007d2e:	4630      	mov	r0, r6
 8007d30:	f7ff ff12 	bl	8007b58 <__i2b>
 8007d34:	2300      	movs	r3, #0
 8007d36:	f8c8 0008 	str.w	r0, [r8, #8]
 8007d3a:	4604      	mov	r4, r0
 8007d3c:	6003      	str	r3, [r0, #0]
 8007d3e:	f04f 0900 	mov.w	r9, #0
 8007d42:	07eb      	lsls	r3, r5, #31
 8007d44:	d50a      	bpl.n	8007d5c <__pow5mult+0x84>
 8007d46:	4639      	mov	r1, r7
 8007d48:	4622      	mov	r2, r4
 8007d4a:	4630      	mov	r0, r6
 8007d4c:	f7ff ff1a 	bl	8007b84 <__multiply>
 8007d50:	4639      	mov	r1, r7
 8007d52:	4680      	mov	r8, r0
 8007d54:	4630      	mov	r0, r6
 8007d56:	f7ff fdfd 	bl	8007954 <_Bfree>
 8007d5a:	4647      	mov	r7, r8
 8007d5c:	106d      	asrs	r5, r5, #1
 8007d5e:	d00b      	beq.n	8007d78 <__pow5mult+0xa0>
 8007d60:	6820      	ldr	r0, [r4, #0]
 8007d62:	b938      	cbnz	r0, 8007d74 <__pow5mult+0x9c>
 8007d64:	4622      	mov	r2, r4
 8007d66:	4621      	mov	r1, r4
 8007d68:	4630      	mov	r0, r6
 8007d6a:	f7ff ff0b 	bl	8007b84 <__multiply>
 8007d6e:	6020      	str	r0, [r4, #0]
 8007d70:	f8c0 9000 	str.w	r9, [r0]
 8007d74:	4604      	mov	r4, r0
 8007d76:	e7e4      	b.n	8007d42 <__pow5mult+0x6a>
 8007d78:	4638      	mov	r0, r7
 8007d7a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8007d7e:	bf00      	nop
 8007d80:	0800aad8 	.word	0x0800aad8
 8007d84:	0800a695 	.word	0x0800a695
 8007d88:	0800a988 	.word	0x0800a988

08007d8c <__lshift>:
 8007d8c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8007d90:	460c      	mov	r4, r1
 8007d92:	6849      	ldr	r1, [r1, #4]
 8007d94:	6923      	ldr	r3, [r4, #16]
 8007d96:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8007d9a:	68a3      	ldr	r3, [r4, #8]
 8007d9c:	4607      	mov	r7, r0
 8007d9e:	4691      	mov	r9, r2
 8007da0:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8007da4:	f108 0601 	add.w	r6, r8, #1
 8007da8:	42b3      	cmp	r3, r6
 8007daa:	db0b      	blt.n	8007dc4 <__lshift+0x38>
 8007dac:	4638      	mov	r0, r7
 8007dae:	f7ff fd91 	bl	80078d4 <_Balloc>
 8007db2:	4605      	mov	r5, r0
 8007db4:	b948      	cbnz	r0, 8007dca <__lshift+0x3e>
 8007db6:	4602      	mov	r2, r0
 8007db8:	4b2a      	ldr	r3, [pc, #168]	; (8007e64 <__lshift+0xd8>)
 8007dba:	482b      	ldr	r0, [pc, #172]	; (8007e68 <__lshift+0xdc>)
 8007dbc:	f240 11d9 	movw	r1, #473	; 0x1d9
 8007dc0:	f7fe fb4e 	bl	8006460 <__assert_func>
 8007dc4:	3101      	adds	r1, #1
 8007dc6:	005b      	lsls	r3, r3, #1
 8007dc8:	e7ee      	b.n	8007da8 <__lshift+0x1c>
 8007dca:	2300      	movs	r3, #0
 8007dcc:	f100 0114 	add.w	r1, r0, #20
 8007dd0:	f100 0210 	add.w	r2, r0, #16
 8007dd4:	4618      	mov	r0, r3
 8007dd6:	4553      	cmp	r3, sl
 8007dd8:	db37      	blt.n	8007e4a <__lshift+0xbe>
 8007dda:	6920      	ldr	r0, [r4, #16]
 8007ddc:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8007de0:	f104 0314 	add.w	r3, r4, #20
 8007de4:	f019 091f 	ands.w	r9, r9, #31
 8007de8:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8007dec:	eb03 0080 	add.w	r0, r3, r0, lsl #2
 8007df0:	d02f      	beq.n	8007e52 <__lshift+0xc6>
 8007df2:	f1c9 0e20 	rsb	lr, r9, #32
 8007df6:	468a      	mov	sl, r1
 8007df8:	f04f 0c00 	mov.w	ip, #0
 8007dfc:	681a      	ldr	r2, [r3, #0]
 8007dfe:	fa02 f209 	lsl.w	r2, r2, r9
 8007e02:	ea42 020c 	orr.w	r2, r2, ip
 8007e06:	f84a 2b04 	str.w	r2, [sl], #4
 8007e0a:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e0e:	4298      	cmp	r0, r3
 8007e10:	fa22 fc0e 	lsr.w	ip, r2, lr
 8007e14:	d8f2      	bhi.n	8007dfc <__lshift+0x70>
 8007e16:	1b03      	subs	r3, r0, r4
 8007e18:	3b15      	subs	r3, #21
 8007e1a:	f023 0303 	bic.w	r3, r3, #3
 8007e1e:	3304      	adds	r3, #4
 8007e20:	f104 0215 	add.w	r2, r4, #21
 8007e24:	4290      	cmp	r0, r2
 8007e26:	bf38      	it	cc
 8007e28:	2304      	movcc	r3, #4
 8007e2a:	f841 c003 	str.w	ip, [r1, r3]
 8007e2e:	f1bc 0f00 	cmp.w	ip, #0
 8007e32:	d001      	beq.n	8007e38 <__lshift+0xac>
 8007e34:	f108 0602 	add.w	r6, r8, #2
 8007e38:	3e01      	subs	r6, #1
 8007e3a:	4638      	mov	r0, r7
 8007e3c:	612e      	str	r6, [r5, #16]
 8007e3e:	4621      	mov	r1, r4
 8007e40:	f7ff fd88 	bl	8007954 <_Bfree>
 8007e44:	4628      	mov	r0, r5
 8007e46:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8007e4a:	f842 0f04 	str.w	r0, [r2, #4]!
 8007e4e:	3301      	adds	r3, #1
 8007e50:	e7c1      	b.n	8007dd6 <__lshift+0x4a>
 8007e52:	3904      	subs	r1, #4
 8007e54:	f853 2b04 	ldr.w	r2, [r3], #4
 8007e58:	f841 2f04 	str.w	r2, [r1, #4]!
 8007e5c:	4298      	cmp	r0, r3
 8007e5e:	d8f9      	bhi.n	8007e54 <__lshift+0xc8>
 8007e60:	e7ea      	b.n	8007e38 <__lshift+0xac>
 8007e62:	bf00      	nop
 8007e64:	0800a8fd 	.word	0x0800a8fd
 8007e68:	0800a988 	.word	0x0800a988

08007e6c <__mcmp>:
 8007e6c:	b530      	push	{r4, r5, lr}
 8007e6e:	6902      	ldr	r2, [r0, #16]
 8007e70:	690c      	ldr	r4, [r1, #16]
 8007e72:	1b12      	subs	r2, r2, r4
 8007e74:	d10e      	bne.n	8007e94 <__mcmp+0x28>
 8007e76:	f100 0314 	add.w	r3, r0, #20
 8007e7a:	3114      	adds	r1, #20
 8007e7c:	eb03 0084 	add.w	r0, r3, r4, lsl #2
 8007e80:	eb01 0184 	add.w	r1, r1, r4, lsl #2
 8007e84:	f850 5d04 	ldr.w	r5, [r0, #-4]!
 8007e88:	f851 4d04 	ldr.w	r4, [r1, #-4]!
 8007e8c:	42a5      	cmp	r5, r4
 8007e8e:	d003      	beq.n	8007e98 <__mcmp+0x2c>
 8007e90:	d305      	bcc.n	8007e9e <__mcmp+0x32>
 8007e92:	2201      	movs	r2, #1
 8007e94:	4610      	mov	r0, r2
 8007e96:	bd30      	pop	{r4, r5, pc}
 8007e98:	4283      	cmp	r3, r0
 8007e9a:	d3f3      	bcc.n	8007e84 <__mcmp+0x18>
 8007e9c:	e7fa      	b.n	8007e94 <__mcmp+0x28>
 8007e9e:	f04f 32ff 	mov.w	r2, #4294967295
 8007ea2:	e7f7      	b.n	8007e94 <__mcmp+0x28>

08007ea4 <__mdiff>:
 8007ea4:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8007ea8:	460c      	mov	r4, r1
 8007eaa:	4606      	mov	r6, r0
 8007eac:	4611      	mov	r1, r2
 8007eae:	4620      	mov	r0, r4
 8007eb0:	4690      	mov	r8, r2
 8007eb2:	f7ff ffdb 	bl	8007e6c <__mcmp>
 8007eb6:	1e05      	subs	r5, r0, #0
 8007eb8:	d110      	bne.n	8007edc <__mdiff+0x38>
 8007eba:	4629      	mov	r1, r5
 8007ebc:	4630      	mov	r0, r6
 8007ebe:	f7ff fd09 	bl	80078d4 <_Balloc>
 8007ec2:	b930      	cbnz	r0, 8007ed2 <__mdiff+0x2e>
 8007ec4:	4b3a      	ldr	r3, [pc, #232]	; (8007fb0 <__mdiff+0x10c>)
 8007ec6:	4602      	mov	r2, r0
 8007ec8:	f240 2132 	movw	r1, #562	; 0x232
 8007ecc:	4839      	ldr	r0, [pc, #228]	; (8007fb4 <__mdiff+0x110>)
 8007ece:	f7fe fac7 	bl	8006460 <__assert_func>
 8007ed2:	2301      	movs	r3, #1
 8007ed4:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8007ed8:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8007edc:	bfa4      	itt	ge
 8007ede:	4643      	movge	r3, r8
 8007ee0:	46a0      	movge	r8, r4
 8007ee2:	4630      	mov	r0, r6
 8007ee4:	f8d8 1004 	ldr.w	r1, [r8, #4]
 8007ee8:	bfa6      	itte	ge
 8007eea:	461c      	movge	r4, r3
 8007eec:	2500      	movge	r5, #0
 8007eee:	2501      	movlt	r5, #1
 8007ef0:	f7ff fcf0 	bl	80078d4 <_Balloc>
 8007ef4:	b920      	cbnz	r0, 8007f00 <__mdiff+0x5c>
 8007ef6:	4b2e      	ldr	r3, [pc, #184]	; (8007fb0 <__mdiff+0x10c>)
 8007ef8:	4602      	mov	r2, r0
 8007efa:	f44f 7110 	mov.w	r1, #576	; 0x240
 8007efe:	e7e5      	b.n	8007ecc <__mdiff+0x28>
 8007f00:	f8d8 7010 	ldr.w	r7, [r8, #16]
 8007f04:	6926      	ldr	r6, [r4, #16]
 8007f06:	60c5      	str	r5, [r0, #12]
 8007f08:	f104 0914 	add.w	r9, r4, #20
 8007f0c:	f108 0514 	add.w	r5, r8, #20
 8007f10:	f100 0e14 	add.w	lr, r0, #20
 8007f14:	eb05 0c87 	add.w	ip, r5, r7, lsl #2
 8007f18:	eb09 0686 	add.w	r6, r9, r6, lsl #2
 8007f1c:	f108 0210 	add.w	r2, r8, #16
 8007f20:	46f2      	mov	sl, lr
 8007f22:	2100      	movs	r1, #0
 8007f24:	f859 3b04 	ldr.w	r3, [r9], #4
 8007f28:	f852 bf04 	ldr.w	fp, [r2, #4]!
 8007f2c:	fa1f f883 	uxth.w	r8, r3
 8007f30:	fa11 f18b 	uxtah	r1, r1, fp
 8007f34:	0c1b      	lsrs	r3, r3, #16
 8007f36:	eba1 0808 	sub.w	r8, r1, r8
 8007f3a:	ebc3 431b 	rsb	r3, r3, fp, lsr #16
 8007f3e:	eb03 4328 	add.w	r3, r3, r8, asr #16
 8007f42:	fa1f f888 	uxth.w	r8, r8
 8007f46:	1419      	asrs	r1, r3, #16
 8007f48:	454e      	cmp	r6, r9
 8007f4a:	ea48 4303 	orr.w	r3, r8, r3, lsl #16
 8007f4e:	f84a 3b04 	str.w	r3, [sl], #4
 8007f52:	d8e7      	bhi.n	8007f24 <__mdiff+0x80>
 8007f54:	1b33      	subs	r3, r6, r4
 8007f56:	3b15      	subs	r3, #21
 8007f58:	f023 0303 	bic.w	r3, r3, #3
 8007f5c:	3304      	adds	r3, #4
 8007f5e:	3415      	adds	r4, #21
 8007f60:	42a6      	cmp	r6, r4
 8007f62:	bf38      	it	cc
 8007f64:	2304      	movcc	r3, #4
 8007f66:	441d      	add	r5, r3
 8007f68:	4473      	add	r3, lr
 8007f6a:	469e      	mov	lr, r3
 8007f6c:	462e      	mov	r6, r5
 8007f6e:	4566      	cmp	r6, ip
 8007f70:	d30e      	bcc.n	8007f90 <__mdiff+0xec>
 8007f72:	f10c 0203 	add.w	r2, ip, #3
 8007f76:	1b52      	subs	r2, r2, r5
 8007f78:	f022 0203 	bic.w	r2, r2, #3
 8007f7c:	3d03      	subs	r5, #3
 8007f7e:	45ac      	cmp	ip, r5
 8007f80:	bf38      	it	cc
 8007f82:	2200      	movcc	r2, #0
 8007f84:	441a      	add	r2, r3
 8007f86:	f852 3d04 	ldr.w	r3, [r2, #-4]!
 8007f8a:	b17b      	cbz	r3, 8007fac <__mdiff+0x108>
 8007f8c:	6107      	str	r7, [r0, #16]
 8007f8e:	e7a3      	b.n	8007ed8 <__mdiff+0x34>
 8007f90:	f856 8b04 	ldr.w	r8, [r6], #4
 8007f94:	fa11 f288 	uxtah	r2, r1, r8
 8007f98:	1414      	asrs	r4, r2, #16
 8007f9a:	eb04 4418 	add.w	r4, r4, r8, lsr #16
 8007f9e:	b292      	uxth	r2, r2
 8007fa0:	ea42 4204 	orr.w	r2, r2, r4, lsl #16
 8007fa4:	f84e 2b04 	str.w	r2, [lr], #4
 8007fa8:	1421      	asrs	r1, r4, #16
 8007faa:	e7e0      	b.n	8007f6e <__mdiff+0xca>
 8007fac:	3f01      	subs	r7, #1
 8007fae:	e7ea      	b.n	8007f86 <__mdiff+0xe2>
 8007fb0:	0800a8fd 	.word	0x0800a8fd
 8007fb4:	0800a988 	.word	0x0800a988

08007fb8 <__ulp>:
 8007fb8:	b082      	sub	sp, #8
 8007fba:	ed8d 0b00 	vstr	d0, [sp]
 8007fbe:	9b01      	ldr	r3, [sp, #4]
 8007fc0:	4912      	ldr	r1, [pc, #72]	; (800800c <__ulp+0x54>)
 8007fc2:	4019      	ands	r1, r3
 8007fc4:	f1a1 7150 	sub.w	r1, r1, #54525952	; 0x3400000
 8007fc8:	2900      	cmp	r1, #0
 8007fca:	dd05      	ble.n	8007fd8 <__ulp+0x20>
 8007fcc:	2200      	movs	r2, #0
 8007fce:	460b      	mov	r3, r1
 8007fd0:	ec43 2b10 	vmov	d0, r2, r3
 8007fd4:	b002      	add	sp, #8
 8007fd6:	4770      	bx	lr
 8007fd8:	4249      	negs	r1, r1
 8007fda:	f1b1 7fa0 	cmp.w	r1, #20971520	; 0x1400000
 8007fde:	ea4f 5021 	mov.w	r0, r1, asr #20
 8007fe2:	f04f 0200 	mov.w	r2, #0
 8007fe6:	f04f 0300 	mov.w	r3, #0
 8007fea:	da04      	bge.n	8007ff6 <__ulp+0x3e>
 8007fec:	f44f 2100 	mov.w	r1, #524288	; 0x80000
 8007ff0:	fa41 f300 	asr.w	r3, r1, r0
 8007ff4:	e7ec      	b.n	8007fd0 <__ulp+0x18>
 8007ff6:	f1a0 0114 	sub.w	r1, r0, #20
 8007ffa:	291e      	cmp	r1, #30
 8007ffc:	bfda      	itte	le
 8007ffe:	f04f 4000 	movle.w	r0, #2147483648	; 0x80000000
 8008002:	fa20 f101 	lsrle.w	r1, r0, r1
 8008006:	2101      	movgt	r1, #1
 8008008:	460a      	mov	r2, r1
 800800a:	e7e1      	b.n	8007fd0 <__ulp+0x18>
 800800c:	7ff00000 	.word	0x7ff00000

08008010 <__b2d>:
 8008010:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008012:	6905      	ldr	r5, [r0, #16]
 8008014:	f100 0714 	add.w	r7, r0, #20
 8008018:	eb07 0585 	add.w	r5, r7, r5, lsl #2
 800801c:	1f2e      	subs	r6, r5, #4
 800801e:	f855 4c04 	ldr.w	r4, [r5, #-4]
 8008022:	4620      	mov	r0, r4
 8008024:	f7ff fd48 	bl	8007ab8 <__hi0bits>
 8008028:	f1c0 0320 	rsb	r3, r0, #32
 800802c:	280a      	cmp	r0, #10
 800802e:	f8df c07c 	ldr.w	ip, [pc, #124]	; 80080ac <__b2d+0x9c>
 8008032:	600b      	str	r3, [r1, #0]
 8008034:	dc14      	bgt.n	8008060 <__b2d+0x50>
 8008036:	f1c0 0e0b 	rsb	lr, r0, #11
 800803a:	fa24 f10e 	lsr.w	r1, r4, lr
 800803e:	42b7      	cmp	r7, r6
 8008040:	ea41 030c 	orr.w	r3, r1, ip
 8008044:	bf34      	ite	cc
 8008046:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 800804a:	2100      	movcs	r1, #0
 800804c:	3015      	adds	r0, #21
 800804e:	fa04 f000 	lsl.w	r0, r4, r0
 8008052:	fa21 f10e 	lsr.w	r1, r1, lr
 8008056:	ea40 0201 	orr.w	r2, r0, r1
 800805a:	ec43 2b10 	vmov	d0, r2, r3
 800805e:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008060:	42b7      	cmp	r7, r6
 8008062:	bf3a      	itte	cc
 8008064:	f855 1c08 	ldrcc.w	r1, [r5, #-8]
 8008068:	f1a5 0608 	subcc.w	r6, r5, #8
 800806c:	2100      	movcs	r1, #0
 800806e:	380b      	subs	r0, #11
 8008070:	d017      	beq.n	80080a2 <__b2d+0x92>
 8008072:	f1c0 0c20 	rsb	ip, r0, #32
 8008076:	fa04 f500 	lsl.w	r5, r4, r0
 800807a:	42be      	cmp	r6, r7
 800807c:	fa21 f40c 	lsr.w	r4, r1, ip
 8008080:	ea45 0504 	orr.w	r5, r5, r4
 8008084:	bf8c      	ite	hi
 8008086:	f856 4c04 	ldrhi.w	r4, [r6, #-4]
 800808a:	2400      	movls	r4, #0
 800808c:	f045 537f 	orr.w	r3, r5, #1069547520	; 0x3fc00000
 8008090:	fa01 f000 	lsl.w	r0, r1, r0
 8008094:	fa24 f40c 	lsr.w	r4, r4, ip
 8008098:	f443 1340 	orr.w	r3, r3, #3145728	; 0x300000
 800809c:	ea40 0204 	orr.w	r2, r0, r4
 80080a0:	e7db      	b.n	800805a <__b2d+0x4a>
 80080a2:	ea44 030c 	orr.w	r3, r4, ip
 80080a6:	460a      	mov	r2, r1
 80080a8:	e7d7      	b.n	800805a <__b2d+0x4a>
 80080aa:	bf00      	nop
 80080ac:	3ff00000 	.word	0x3ff00000

080080b0 <__d2b>:
 80080b0:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 80080b4:	4689      	mov	r9, r1
 80080b6:	2101      	movs	r1, #1
 80080b8:	ec57 6b10 	vmov	r6, r7, d0
 80080bc:	4690      	mov	r8, r2
 80080be:	f7ff fc09 	bl	80078d4 <_Balloc>
 80080c2:	4604      	mov	r4, r0
 80080c4:	b930      	cbnz	r0, 80080d4 <__d2b+0x24>
 80080c6:	4602      	mov	r2, r0
 80080c8:	4b25      	ldr	r3, [pc, #148]	; (8008160 <__d2b+0xb0>)
 80080ca:	4826      	ldr	r0, [pc, #152]	; (8008164 <__d2b+0xb4>)
 80080cc:	f240 310a 	movw	r1, #778	; 0x30a
 80080d0:	f7fe f9c6 	bl	8006460 <__assert_func>
 80080d4:	f3c7 550a 	ubfx	r5, r7, #20, #11
 80080d8:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80080dc:	bb35      	cbnz	r5, 800812c <__d2b+0x7c>
 80080de:	2e00      	cmp	r6, #0
 80080e0:	9301      	str	r3, [sp, #4]
 80080e2:	d028      	beq.n	8008136 <__d2b+0x86>
 80080e4:	4668      	mov	r0, sp
 80080e6:	9600      	str	r6, [sp, #0]
 80080e8:	f7ff fd06 	bl	8007af8 <__lo0bits>
 80080ec:	9900      	ldr	r1, [sp, #0]
 80080ee:	b300      	cbz	r0, 8008132 <__d2b+0x82>
 80080f0:	9a01      	ldr	r2, [sp, #4]
 80080f2:	f1c0 0320 	rsb	r3, r0, #32
 80080f6:	fa02 f303 	lsl.w	r3, r2, r3
 80080fa:	430b      	orrs	r3, r1
 80080fc:	40c2      	lsrs	r2, r0
 80080fe:	6163      	str	r3, [r4, #20]
 8008100:	9201      	str	r2, [sp, #4]
 8008102:	9b01      	ldr	r3, [sp, #4]
 8008104:	61a3      	str	r3, [r4, #24]
 8008106:	2b00      	cmp	r3, #0
 8008108:	bf14      	ite	ne
 800810a:	2202      	movne	r2, #2
 800810c:	2201      	moveq	r2, #1
 800810e:	6122      	str	r2, [r4, #16]
 8008110:	b1d5      	cbz	r5, 8008148 <__d2b+0x98>
 8008112:	f2a5 4533 	subw	r5, r5, #1075	; 0x433
 8008116:	4405      	add	r5, r0
 8008118:	f8c9 5000 	str.w	r5, [r9]
 800811c:	f1c0 0035 	rsb	r0, r0, #53	; 0x35
 8008120:	f8c8 0000 	str.w	r0, [r8]
 8008124:	4620      	mov	r0, r4
 8008126:	b003      	add	sp, #12
 8008128:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800812c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8008130:	e7d5      	b.n	80080de <__d2b+0x2e>
 8008132:	6161      	str	r1, [r4, #20]
 8008134:	e7e5      	b.n	8008102 <__d2b+0x52>
 8008136:	a801      	add	r0, sp, #4
 8008138:	f7ff fcde 	bl	8007af8 <__lo0bits>
 800813c:	9b01      	ldr	r3, [sp, #4]
 800813e:	6163      	str	r3, [r4, #20]
 8008140:	2201      	movs	r2, #1
 8008142:	6122      	str	r2, [r4, #16]
 8008144:	3020      	adds	r0, #32
 8008146:	e7e3      	b.n	8008110 <__d2b+0x60>
 8008148:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800814c:	f2a0 4032 	subw	r0, r0, #1074	; 0x432
 8008150:	f8c9 0000 	str.w	r0, [r9]
 8008154:	6918      	ldr	r0, [r3, #16]
 8008156:	f7ff fcaf 	bl	8007ab8 <__hi0bits>
 800815a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800815e:	e7df      	b.n	8008120 <__d2b+0x70>
 8008160:	0800a8fd 	.word	0x0800a8fd
 8008164:	0800a988 	.word	0x0800a988

08008168 <__ratio>:
 8008168:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800816c:	4688      	mov	r8, r1
 800816e:	4669      	mov	r1, sp
 8008170:	4681      	mov	r9, r0
 8008172:	f7ff ff4d 	bl	8008010 <__b2d>
 8008176:	a901      	add	r1, sp, #4
 8008178:	4640      	mov	r0, r8
 800817a:	ec55 4b10 	vmov	r4, r5, d0
 800817e:	f7ff ff47 	bl	8008010 <__b2d>
 8008182:	f8d9 3010 	ldr.w	r3, [r9, #16]
 8008186:	f8d8 2010 	ldr.w	r2, [r8, #16]
 800818a:	eba3 0c02 	sub.w	ip, r3, r2
 800818e:	e9dd 3200 	ldrd	r3, r2, [sp]
 8008192:	1a9b      	subs	r3, r3, r2
 8008194:	eb03 134c 	add.w	r3, r3, ip, lsl #5
 8008198:	ec51 0b10 	vmov	r0, r1, d0
 800819c:	2b00      	cmp	r3, #0
 800819e:	bfd6      	itet	le
 80081a0:	460a      	movle	r2, r1
 80081a2:	462a      	movgt	r2, r5
 80081a4:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 80081a8:	468b      	mov	fp, r1
 80081aa:	462f      	mov	r7, r5
 80081ac:	bfd4      	ite	le
 80081ae:	eb02 5b03 	addle.w	fp, r2, r3, lsl #20
 80081b2:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 80081b6:	4620      	mov	r0, r4
 80081b8:	ee10 2a10 	vmov	r2, s0
 80081bc:	465b      	mov	r3, fp
 80081be:	4639      	mov	r1, r7
 80081c0:	f7f8 fb4c 	bl	800085c <__aeabi_ddiv>
 80081c4:	ec41 0b10 	vmov	d0, r0, r1
 80081c8:	b003      	add	sp, #12
 80081ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

080081ce <__copybits>:
 80081ce:	3901      	subs	r1, #1
 80081d0:	b570      	push	{r4, r5, r6, lr}
 80081d2:	1149      	asrs	r1, r1, #5
 80081d4:	6914      	ldr	r4, [r2, #16]
 80081d6:	3101      	adds	r1, #1
 80081d8:	f102 0314 	add.w	r3, r2, #20
 80081dc:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 80081e0:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 80081e4:	1f05      	subs	r5, r0, #4
 80081e6:	42a3      	cmp	r3, r4
 80081e8:	d30c      	bcc.n	8008204 <__copybits+0x36>
 80081ea:	1aa3      	subs	r3, r4, r2
 80081ec:	3b11      	subs	r3, #17
 80081ee:	f023 0303 	bic.w	r3, r3, #3
 80081f2:	3211      	adds	r2, #17
 80081f4:	42a2      	cmp	r2, r4
 80081f6:	bf88      	it	hi
 80081f8:	2300      	movhi	r3, #0
 80081fa:	4418      	add	r0, r3
 80081fc:	2300      	movs	r3, #0
 80081fe:	4288      	cmp	r0, r1
 8008200:	d305      	bcc.n	800820e <__copybits+0x40>
 8008202:	bd70      	pop	{r4, r5, r6, pc}
 8008204:	f853 6b04 	ldr.w	r6, [r3], #4
 8008208:	f845 6f04 	str.w	r6, [r5, #4]!
 800820c:	e7eb      	b.n	80081e6 <__copybits+0x18>
 800820e:	f840 3b04 	str.w	r3, [r0], #4
 8008212:	e7f4      	b.n	80081fe <__copybits+0x30>

08008214 <__any_on>:
 8008214:	f100 0214 	add.w	r2, r0, #20
 8008218:	6900      	ldr	r0, [r0, #16]
 800821a:	114b      	asrs	r3, r1, #5
 800821c:	4298      	cmp	r0, r3
 800821e:	b510      	push	{r4, lr}
 8008220:	db11      	blt.n	8008246 <__any_on+0x32>
 8008222:	dd0a      	ble.n	800823a <__any_on+0x26>
 8008224:	f011 011f 	ands.w	r1, r1, #31
 8008228:	d007      	beq.n	800823a <__any_on+0x26>
 800822a:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 800822e:	fa24 f001 	lsr.w	r0, r4, r1
 8008232:	fa00 f101 	lsl.w	r1, r0, r1
 8008236:	428c      	cmp	r4, r1
 8008238:	d10b      	bne.n	8008252 <__any_on+0x3e>
 800823a:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 800823e:	4293      	cmp	r3, r2
 8008240:	d803      	bhi.n	800824a <__any_on+0x36>
 8008242:	2000      	movs	r0, #0
 8008244:	bd10      	pop	{r4, pc}
 8008246:	4603      	mov	r3, r0
 8008248:	e7f7      	b.n	800823a <__any_on+0x26>
 800824a:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800824e:	2900      	cmp	r1, #0
 8008250:	d0f5      	beq.n	800823e <__any_on+0x2a>
 8008252:	2001      	movs	r0, #1
 8008254:	e7f6      	b.n	8008244 <__any_on+0x30>

08008256 <_calloc_r>:
 8008256:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008258:	fba1 2402 	umull	r2, r4, r1, r2
 800825c:	b94c      	cbnz	r4, 8008272 <_calloc_r+0x1c>
 800825e:	4611      	mov	r1, r2
 8008260:	9201      	str	r2, [sp, #4]
 8008262:	f000 f87b 	bl	800835c <_malloc_r>
 8008266:	9a01      	ldr	r2, [sp, #4]
 8008268:	4605      	mov	r5, r0
 800826a:	b930      	cbnz	r0, 800827a <_calloc_r+0x24>
 800826c:	4628      	mov	r0, r5
 800826e:	b003      	add	sp, #12
 8008270:	bd30      	pop	{r4, r5, pc}
 8008272:	220c      	movs	r2, #12
 8008274:	6002      	str	r2, [r0, #0]
 8008276:	2500      	movs	r5, #0
 8008278:	e7f8      	b.n	800826c <_calloc_r+0x16>
 800827a:	4621      	mov	r1, r4
 800827c:	f7fc fb28 	bl	80048d0 <memset>
 8008280:	e7f4      	b.n	800826c <_calloc_r+0x16>
	...

08008284 <_free_r>:
 8008284:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8008286:	2900      	cmp	r1, #0
 8008288:	d044      	beq.n	8008314 <_free_r+0x90>
 800828a:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800828e:	9001      	str	r0, [sp, #4]
 8008290:	2b00      	cmp	r3, #0
 8008292:	f1a1 0404 	sub.w	r4, r1, #4
 8008296:	bfb8      	it	lt
 8008298:	18e4      	addlt	r4, r4, r3
 800829a:	f000 feab 	bl	8008ff4 <__malloc_lock>
 800829e:	4a1e      	ldr	r2, [pc, #120]	; (8008318 <_free_r+0x94>)
 80082a0:	9801      	ldr	r0, [sp, #4]
 80082a2:	6813      	ldr	r3, [r2, #0]
 80082a4:	b933      	cbnz	r3, 80082b4 <_free_r+0x30>
 80082a6:	6063      	str	r3, [r4, #4]
 80082a8:	6014      	str	r4, [r2, #0]
 80082aa:	b003      	add	sp, #12
 80082ac:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 80082b0:	f000 bea6 	b.w	8009000 <__malloc_unlock>
 80082b4:	42a3      	cmp	r3, r4
 80082b6:	d908      	bls.n	80082ca <_free_r+0x46>
 80082b8:	6825      	ldr	r5, [r4, #0]
 80082ba:	1961      	adds	r1, r4, r5
 80082bc:	428b      	cmp	r3, r1
 80082be:	bf01      	itttt	eq
 80082c0:	6819      	ldreq	r1, [r3, #0]
 80082c2:	685b      	ldreq	r3, [r3, #4]
 80082c4:	1949      	addeq	r1, r1, r5
 80082c6:	6021      	streq	r1, [r4, #0]
 80082c8:	e7ed      	b.n	80082a6 <_free_r+0x22>
 80082ca:	461a      	mov	r2, r3
 80082cc:	685b      	ldr	r3, [r3, #4]
 80082ce:	b10b      	cbz	r3, 80082d4 <_free_r+0x50>
 80082d0:	42a3      	cmp	r3, r4
 80082d2:	d9fa      	bls.n	80082ca <_free_r+0x46>
 80082d4:	6811      	ldr	r1, [r2, #0]
 80082d6:	1855      	adds	r5, r2, r1
 80082d8:	42a5      	cmp	r5, r4
 80082da:	d10b      	bne.n	80082f4 <_free_r+0x70>
 80082dc:	6824      	ldr	r4, [r4, #0]
 80082de:	4421      	add	r1, r4
 80082e0:	1854      	adds	r4, r2, r1
 80082e2:	42a3      	cmp	r3, r4
 80082e4:	6011      	str	r1, [r2, #0]
 80082e6:	d1e0      	bne.n	80082aa <_free_r+0x26>
 80082e8:	681c      	ldr	r4, [r3, #0]
 80082ea:	685b      	ldr	r3, [r3, #4]
 80082ec:	6053      	str	r3, [r2, #4]
 80082ee:	4421      	add	r1, r4
 80082f0:	6011      	str	r1, [r2, #0]
 80082f2:	e7da      	b.n	80082aa <_free_r+0x26>
 80082f4:	d902      	bls.n	80082fc <_free_r+0x78>
 80082f6:	230c      	movs	r3, #12
 80082f8:	6003      	str	r3, [r0, #0]
 80082fa:	e7d6      	b.n	80082aa <_free_r+0x26>
 80082fc:	6825      	ldr	r5, [r4, #0]
 80082fe:	1961      	adds	r1, r4, r5
 8008300:	428b      	cmp	r3, r1
 8008302:	bf04      	itt	eq
 8008304:	6819      	ldreq	r1, [r3, #0]
 8008306:	685b      	ldreq	r3, [r3, #4]
 8008308:	6063      	str	r3, [r4, #4]
 800830a:	bf04      	itt	eq
 800830c:	1949      	addeq	r1, r1, r5
 800830e:	6021      	streq	r1, [r4, #0]
 8008310:	6054      	str	r4, [r2, #4]
 8008312:	e7ca      	b.n	80082aa <_free_r+0x26>
 8008314:	b003      	add	sp, #12
 8008316:	bd30      	pop	{r4, r5, pc}
 8008318:	200006ac 	.word	0x200006ac

0800831c <sbrk_aligned>:
 800831c:	b570      	push	{r4, r5, r6, lr}
 800831e:	4e0e      	ldr	r6, [pc, #56]	; (8008358 <sbrk_aligned+0x3c>)
 8008320:	460c      	mov	r4, r1
 8008322:	6831      	ldr	r1, [r6, #0]
 8008324:	4605      	mov	r5, r0
 8008326:	b911      	cbnz	r1, 800832e <sbrk_aligned+0x12>
 8008328:	f000 fb4a 	bl	80089c0 <_sbrk_r>
 800832c:	6030      	str	r0, [r6, #0]
 800832e:	4621      	mov	r1, r4
 8008330:	4628      	mov	r0, r5
 8008332:	f000 fb45 	bl	80089c0 <_sbrk_r>
 8008336:	1c43      	adds	r3, r0, #1
 8008338:	d00a      	beq.n	8008350 <sbrk_aligned+0x34>
 800833a:	1cc4      	adds	r4, r0, #3
 800833c:	f024 0403 	bic.w	r4, r4, #3
 8008340:	42a0      	cmp	r0, r4
 8008342:	d007      	beq.n	8008354 <sbrk_aligned+0x38>
 8008344:	1a21      	subs	r1, r4, r0
 8008346:	4628      	mov	r0, r5
 8008348:	f000 fb3a 	bl	80089c0 <_sbrk_r>
 800834c:	3001      	adds	r0, #1
 800834e:	d101      	bne.n	8008354 <sbrk_aligned+0x38>
 8008350:	f04f 34ff 	mov.w	r4, #4294967295
 8008354:	4620      	mov	r0, r4
 8008356:	bd70      	pop	{r4, r5, r6, pc}
 8008358:	200006b0 	.word	0x200006b0

0800835c <_malloc_r>:
 800835c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008360:	1ccd      	adds	r5, r1, #3
 8008362:	f025 0503 	bic.w	r5, r5, #3
 8008366:	3508      	adds	r5, #8
 8008368:	2d0c      	cmp	r5, #12
 800836a:	bf38      	it	cc
 800836c:	250c      	movcc	r5, #12
 800836e:	2d00      	cmp	r5, #0
 8008370:	4607      	mov	r7, r0
 8008372:	db01      	blt.n	8008378 <_malloc_r+0x1c>
 8008374:	42a9      	cmp	r1, r5
 8008376:	d905      	bls.n	8008384 <_malloc_r+0x28>
 8008378:	230c      	movs	r3, #12
 800837a:	603b      	str	r3, [r7, #0]
 800837c:	2600      	movs	r6, #0
 800837e:	4630      	mov	r0, r6
 8008380:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008384:	4e2e      	ldr	r6, [pc, #184]	; (8008440 <_malloc_r+0xe4>)
 8008386:	f000 fe35 	bl	8008ff4 <__malloc_lock>
 800838a:	6833      	ldr	r3, [r6, #0]
 800838c:	461c      	mov	r4, r3
 800838e:	bb34      	cbnz	r4, 80083de <_malloc_r+0x82>
 8008390:	4629      	mov	r1, r5
 8008392:	4638      	mov	r0, r7
 8008394:	f7ff ffc2 	bl	800831c <sbrk_aligned>
 8008398:	1c43      	adds	r3, r0, #1
 800839a:	4604      	mov	r4, r0
 800839c:	d14d      	bne.n	800843a <_malloc_r+0xde>
 800839e:	6834      	ldr	r4, [r6, #0]
 80083a0:	4626      	mov	r6, r4
 80083a2:	2e00      	cmp	r6, #0
 80083a4:	d140      	bne.n	8008428 <_malloc_r+0xcc>
 80083a6:	6823      	ldr	r3, [r4, #0]
 80083a8:	4631      	mov	r1, r6
 80083aa:	4638      	mov	r0, r7
 80083ac:	eb04 0803 	add.w	r8, r4, r3
 80083b0:	f000 fb06 	bl	80089c0 <_sbrk_r>
 80083b4:	4580      	cmp	r8, r0
 80083b6:	d13a      	bne.n	800842e <_malloc_r+0xd2>
 80083b8:	6821      	ldr	r1, [r4, #0]
 80083ba:	3503      	adds	r5, #3
 80083bc:	1a6d      	subs	r5, r5, r1
 80083be:	f025 0503 	bic.w	r5, r5, #3
 80083c2:	3508      	adds	r5, #8
 80083c4:	2d0c      	cmp	r5, #12
 80083c6:	bf38      	it	cc
 80083c8:	250c      	movcc	r5, #12
 80083ca:	4629      	mov	r1, r5
 80083cc:	4638      	mov	r0, r7
 80083ce:	f7ff ffa5 	bl	800831c <sbrk_aligned>
 80083d2:	3001      	adds	r0, #1
 80083d4:	d02b      	beq.n	800842e <_malloc_r+0xd2>
 80083d6:	6823      	ldr	r3, [r4, #0]
 80083d8:	442b      	add	r3, r5
 80083da:	6023      	str	r3, [r4, #0]
 80083dc:	e00e      	b.n	80083fc <_malloc_r+0xa0>
 80083de:	6822      	ldr	r2, [r4, #0]
 80083e0:	1b52      	subs	r2, r2, r5
 80083e2:	d41e      	bmi.n	8008422 <_malloc_r+0xc6>
 80083e4:	2a0b      	cmp	r2, #11
 80083e6:	d916      	bls.n	8008416 <_malloc_r+0xba>
 80083e8:	1961      	adds	r1, r4, r5
 80083ea:	42a3      	cmp	r3, r4
 80083ec:	6025      	str	r5, [r4, #0]
 80083ee:	bf18      	it	ne
 80083f0:	6059      	strne	r1, [r3, #4]
 80083f2:	6863      	ldr	r3, [r4, #4]
 80083f4:	bf08      	it	eq
 80083f6:	6031      	streq	r1, [r6, #0]
 80083f8:	5162      	str	r2, [r4, r5]
 80083fa:	604b      	str	r3, [r1, #4]
 80083fc:	4638      	mov	r0, r7
 80083fe:	f104 060b 	add.w	r6, r4, #11
 8008402:	f000 fdfd 	bl	8009000 <__malloc_unlock>
 8008406:	f026 0607 	bic.w	r6, r6, #7
 800840a:	1d23      	adds	r3, r4, #4
 800840c:	1af2      	subs	r2, r6, r3
 800840e:	d0b6      	beq.n	800837e <_malloc_r+0x22>
 8008410:	1b9b      	subs	r3, r3, r6
 8008412:	50a3      	str	r3, [r4, r2]
 8008414:	e7b3      	b.n	800837e <_malloc_r+0x22>
 8008416:	6862      	ldr	r2, [r4, #4]
 8008418:	42a3      	cmp	r3, r4
 800841a:	bf0c      	ite	eq
 800841c:	6032      	streq	r2, [r6, #0]
 800841e:	605a      	strne	r2, [r3, #4]
 8008420:	e7ec      	b.n	80083fc <_malloc_r+0xa0>
 8008422:	4623      	mov	r3, r4
 8008424:	6864      	ldr	r4, [r4, #4]
 8008426:	e7b2      	b.n	800838e <_malloc_r+0x32>
 8008428:	4634      	mov	r4, r6
 800842a:	6876      	ldr	r6, [r6, #4]
 800842c:	e7b9      	b.n	80083a2 <_malloc_r+0x46>
 800842e:	230c      	movs	r3, #12
 8008430:	603b      	str	r3, [r7, #0]
 8008432:	4638      	mov	r0, r7
 8008434:	f000 fde4 	bl	8009000 <__malloc_unlock>
 8008438:	e7a1      	b.n	800837e <_malloc_r+0x22>
 800843a:	6025      	str	r5, [r4, #0]
 800843c:	e7de      	b.n	80083fc <_malloc_r+0xa0>
 800843e:	bf00      	nop
 8008440:	200006ac 	.word	0x200006ac

08008444 <__ssputs_r>:
 8008444:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8008448:	688e      	ldr	r6, [r1, #8]
 800844a:	429e      	cmp	r6, r3
 800844c:	4682      	mov	sl, r0
 800844e:	460c      	mov	r4, r1
 8008450:	4690      	mov	r8, r2
 8008452:	461f      	mov	r7, r3
 8008454:	d838      	bhi.n	80084c8 <__ssputs_r+0x84>
 8008456:	898a      	ldrh	r2, [r1, #12]
 8008458:	f412 6f90 	tst.w	r2, #1152	; 0x480
 800845c:	d032      	beq.n	80084c4 <__ssputs_r+0x80>
 800845e:	6825      	ldr	r5, [r4, #0]
 8008460:	6909      	ldr	r1, [r1, #16]
 8008462:	eba5 0901 	sub.w	r9, r5, r1
 8008466:	6965      	ldr	r5, [r4, #20]
 8008468:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800846c:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8008470:	3301      	adds	r3, #1
 8008472:	444b      	add	r3, r9
 8008474:	106d      	asrs	r5, r5, #1
 8008476:	429d      	cmp	r5, r3
 8008478:	bf38      	it	cc
 800847a:	461d      	movcc	r5, r3
 800847c:	0553      	lsls	r3, r2, #21
 800847e:	d531      	bpl.n	80084e4 <__ssputs_r+0xa0>
 8008480:	4629      	mov	r1, r5
 8008482:	f7ff ff6b 	bl	800835c <_malloc_r>
 8008486:	4606      	mov	r6, r0
 8008488:	b950      	cbnz	r0, 80084a0 <__ssputs_r+0x5c>
 800848a:	230c      	movs	r3, #12
 800848c:	f8ca 3000 	str.w	r3, [sl]
 8008490:	89a3      	ldrh	r3, [r4, #12]
 8008492:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008496:	81a3      	strh	r3, [r4, #12]
 8008498:	f04f 30ff 	mov.w	r0, #4294967295
 800849c:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80084a0:	6921      	ldr	r1, [r4, #16]
 80084a2:	464a      	mov	r2, r9
 80084a4:	f7fc f9ec 	bl	8004880 <memcpy>
 80084a8:	89a3      	ldrh	r3, [r4, #12]
 80084aa:	f423 6390 	bic.w	r3, r3, #1152	; 0x480
 80084ae:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80084b2:	81a3      	strh	r3, [r4, #12]
 80084b4:	6126      	str	r6, [r4, #16]
 80084b6:	6165      	str	r5, [r4, #20]
 80084b8:	444e      	add	r6, r9
 80084ba:	eba5 0509 	sub.w	r5, r5, r9
 80084be:	6026      	str	r6, [r4, #0]
 80084c0:	60a5      	str	r5, [r4, #8]
 80084c2:	463e      	mov	r6, r7
 80084c4:	42be      	cmp	r6, r7
 80084c6:	d900      	bls.n	80084ca <__ssputs_r+0x86>
 80084c8:	463e      	mov	r6, r7
 80084ca:	6820      	ldr	r0, [r4, #0]
 80084cc:	4632      	mov	r2, r6
 80084ce:	4641      	mov	r1, r8
 80084d0:	f7fc f9e4 	bl	800489c <memmove>
 80084d4:	68a3      	ldr	r3, [r4, #8]
 80084d6:	1b9b      	subs	r3, r3, r6
 80084d8:	60a3      	str	r3, [r4, #8]
 80084da:	6823      	ldr	r3, [r4, #0]
 80084dc:	4433      	add	r3, r6
 80084de:	6023      	str	r3, [r4, #0]
 80084e0:	2000      	movs	r0, #0
 80084e2:	e7db      	b.n	800849c <__ssputs_r+0x58>
 80084e4:	462a      	mov	r2, r5
 80084e6:	f000 fd91 	bl	800900c <_realloc_r>
 80084ea:	4606      	mov	r6, r0
 80084ec:	2800      	cmp	r0, #0
 80084ee:	d1e1      	bne.n	80084b4 <__ssputs_r+0x70>
 80084f0:	6921      	ldr	r1, [r4, #16]
 80084f2:	4650      	mov	r0, sl
 80084f4:	f7ff fec6 	bl	8008284 <_free_r>
 80084f8:	e7c7      	b.n	800848a <__ssputs_r+0x46>
	...

080084fc <_svfiprintf_r>:
 80084fc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008500:	4698      	mov	r8, r3
 8008502:	898b      	ldrh	r3, [r1, #12]
 8008504:	061b      	lsls	r3, r3, #24
 8008506:	b09d      	sub	sp, #116	; 0x74
 8008508:	4607      	mov	r7, r0
 800850a:	460d      	mov	r5, r1
 800850c:	4614      	mov	r4, r2
 800850e:	d50e      	bpl.n	800852e <_svfiprintf_r+0x32>
 8008510:	690b      	ldr	r3, [r1, #16]
 8008512:	b963      	cbnz	r3, 800852e <_svfiprintf_r+0x32>
 8008514:	2140      	movs	r1, #64	; 0x40
 8008516:	f7ff ff21 	bl	800835c <_malloc_r>
 800851a:	6028      	str	r0, [r5, #0]
 800851c:	6128      	str	r0, [r5, #16]
 800851e:	b920      	cbnz	r0, 800852a <_svfiprintf_r+0x2e>
 8008520:	230c      	movs	r3, #12
 8008522:	603b      	str	r3, [r7, #0]
 8008524:	f04f 30ff 	mov.w	r0, #4294967295
 8008528:	e0d1      	b.n	80086ce <_svfiprintf_r+0x1d2>
 800852a:	2340      	movs	r3, #64	; 0x40
 800852c:	616b      	str	r3, [r5, #20]
 800852e:	2300      	movs	r3, #0
 8008530:	9309      	str	r3, [sp, #36]	; 0x24
 8008532:	2320      	movs	r3, #32
 8008534:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8008538:	f8cd 800c 	str.w	r8, [sp, #12]
 800853c:	2330      	movs	r3, #48	; 0x30
 800853e:	f8df 81a8 	ldr.w	r8, [pc, #424]	; 80086e8 <_svfiprintf_r+0x1ec>
 8008542:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8008546:	f04f 0901 	mov.w	r9, #1
 800854a:	4623      	mov	r3, r4
 800854c:	469a      	mov	sl, r3
 800854e:	f813 2b01 	ldrb.w	r2, [r3], #1
 8008552:	b10a      	cbz	r2, 8008558 <_svfiprintf_r+0x5c>
 8008554:	2a25      	cmp	r2, #37	; 0x25
 8008556:	d1f9      	bne.n	800854c <_svfiprintf_r+0x50>
 8008558:	ebba 0b04 	subs.w	fp, sl, r4
 800855c:	d00b      	beq.n	8008576 <_svfiprintf_r+0x7a>
 800855e:	465b      	mov	r3, fp
 8008560:	4622      	mov	r2, r4
 8008562:	4629      	mov	r1, r5
 8008564:	4638      	mov	r0, r7
 8008566:	f7ff ff6d 	bl	8008444 <__ssputs_r>
 800856a:	3001      	adds	r0, #1
 800856c:	f000 80aa 	beq.w	80086c4 <_svfiprintf_r+0x1c8>
 8008570:	9a09      	ldr	r2, [sp, #36]	; 0x24
 8008572:	445a      	add	r2, fp
 8008574:	9209      	str	r2, [sp, #36]	; 0x24
 8008576:	f89a 3000 	ldrb.w	r3, [sl]
 800857a:	2b00      	cmp	r3, #0
 800857c:	f000 80a2 	beq.w	80086c4 <_svfiprintf_r+0x1c8>
 8008580:	2300      	movs	r3, #0
 8008582:	f04f 32ff 	mov.w	r2, #4294967295
 8008586:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800858a:	f10a 0a01 	add.w	sl, sl, #1
 800858e:	9304      	str	r3, [sp, #16]
 8008590:	9307      	str	r3, [sp, #28]
 8008592:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008596:	931a      	str	r3, [sp, #104]	; 0x68
 8008598:	4654      	mov	r4, sl
 800859a:	2205      	movs	r2, #5
 800859c:	f814 1b01 	ldrb.w	r1, [r4], #1
 80085a0:	4851      	ldr	r0, [pc, #324]	; (80086e8 <_svfiprintf_r+0x1ec>)
 80085a2:	f7f7 fe25 	bl	80001f0 <memchr>
 80085a6:	9a04      	ldr	r2, [sp, #16]
 80085a8:	b9d8      	cbnz	r0, 80085e2 <_svfiprintf_r+0xe6>
 80085aa:	06d0      	lsls	r0, r2, #27
 80085ac:	bf44      	itt	mi
 80085ae:	2320      	movmi	r3, #32
 80085b0:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085b4:	0711      	lsls	r1, r2, #28
 80085b6:	bf44      	itt	mi
 80085b8:	232b      	movmi	r3, #43	; 0x2b
 80085ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80085be:	f89a 3000 	ldrb.w	r3, [sl]
 80085c2:	2b2a      	cmp	r3, #42	; 0x2a
 80085c4:	d015      	beq.n	80085f2 <_svfiprintf_r+0xf6>
 80085c6:	9a07      	ldr	r2, [sp, #28]
 80085c8:	4654      	mov	r4, sl
 80085ca:	2000      	movs	r0, #0
 80085cc:	f04f 0c0a 	mov.w	ip, #10
 80085d0:	4621      	mov	r1, r4
 80085d2:	f811 3b01 	ldrb.w	r3, [r1], #1
 80085d6:	3b30      	subs	r3, #48	; 0x30
 80085d8:	2b09      	cmp	r3, #9
 80085da:	d94e      	bls.n	800867a <_svfiprintf_r+0x17e>
 80085dc:	b1b0      	cbz	r0, 800860c <_svfiprintf_r+0x110>
 80085de:	9207      	str	r2, [sp, #28]
 80085e0:	e014      	b.n	800860c <_svfiprintf_r+0x110>
 80085e2:	eba0 0308 	sub.w	r3, r0, r8
 80085e6:	fa09 f303 	lsl.w	r3, r9, r3
 80085ea:	4313      	orrs	r3, r2
 80085ec:	9304      	str	r3, [sp, #16]
 80085ee:	46a2      	mov	sl, r4
 80085f0:	e7d2      	b.n	8008598 <_svfiprintf_r+0x9c>
 80085f2:	9b03      	ldr	r3, [sp, #12]
 80085f4:	1d19      	adds	r1, r3, #4
 80085f6:	681b      	ldr	r3, [r3, #0]
 80085f8:	9103      	str	r1, [sp, #12]
 80085fa:	2b00      	cmp	r3, #0
 80085fc:	bfbb      	ittet	lt
 80085fe:	425b      	neglt	r3, r3
 8008600:	f042 0202 	orrlt.w	r2, r2, #2
 8008604:	9307      	strge	r3, [sp, #28]
 8008606:	9307      	strlt	r3, [sp, #28]
 8008608:	bfb8      	it	lt
 800860a:	9204      	strlt	r2, [sp, #16]
 800860c:	7823      	ldrb	r3, [r4, #0]
 800860e:	2b2e      	cmp	r3, #46	; 0x2e
 8008610:	d10c      	bne.n	800862c <_svfiprintf_r+0x130>
 8008612:	7863      	ldrb	r3, [r4, #1]
 8008614:	2b2a      	cmp	r3, #42	; 0x2a
 8008616:	d135      	bne.n	8008684 <_svfiprintf_r+0x188>
 8008618:	9b03      	ldr	r3, [sp, #12]
 800861a:	1d1a      	adds	r2, r3, #4
 800861c:	681b      	ldr	r3, [r3, #0]
 800861e:	9203      	str	r2, [sp, #12]
 8008620:	2b00      	cmp	r3, #0
 8008622:	bfb8      	it	lt
 8008624:	f04f 33ff 	movlt.w	r3, #4294967295
 8008628:	3402      	adds	r4, #2
 800862a:	9305      	str	r3, [sp, #20]
 800862c:	f8df a0c8 	ldr.w	sl, [pc, #200]	; 80086f8 <_svfiprintf_r+0x1fc>
 8008630:	7821      	ldrb	r1, [r4, #0]
 8008632:	2203      	movs	r2, #3
 8008634:	4650      	mov	r0, sl
 8008636:	f7f7 fddb 	bl	80001f0 <memchr>
 800863a:	b140      	cbz	r0, 800864e <_svfiprintf_r+0x152>
 800863c:	2340      	movs	r3, #64	; 0x40
 800863e:	eba0 000a 	sub.w	r0, r0, sl
 8008642:	fa03 f000 	lsl.w	r0, r3, r0
 8008646:	9b04      	ldr	r3, [sp, #16]
 8008648:	4303      	orrs	r3, r0
 800864a:	3401      	adds	r4, #1
 800864c:	9304      	str	r3, [sp, #16]
 800864e:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008652:	4826      	ldr	r0, [pc, #152]	; (80086ec <_svfiprintf_r+0x1f0>)
 8008654:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8008658:	2206      	movs	r2, #6
 800865a:	f7f7 fdc9 	bl	80001f0 <memchr>
 800865e:	2800      	cmp	r0, #0
 8008660:	d038      	beq.n	80086d4 <_svfiprintf_r+0x1d8>
 8008662:	4b23      	ldr	r3, [pc, #140]	; (80086f0 <_svfiprintf_r+0x1f4>)
 8008664:	bb1b      	cbnz	r3, 80086ae <_svfiprintf_r+0x1b2>
 8008666:	9b03      	ldr	r3, [sp, #12]
 8008668:	3307      	adds	r3, #7
 800866a:	f023 0307 	bic.w	r3, r3, #7
 800866e:	3308      	adds	r3, #8
 8008670:	9303      	str	r3, [sp, #12]
 8008672:	9b09      	ldr	r3, [sp, #36]	; 0x24
 8008674:	4433      	add	r3, r6
 8008676:	9309      	str	r3, [sp, #36]	; 0x24
 8008678:	e767      	b.n	800854a <_svfiprintf_r+0x4e>
 800867a:	fb0c 3202 	mla	r2, ip, r2, r3
 800867e:	460c      	mov	r4, r1
 8008680:	2001      	movs	r0, #1
 8008682:	e7a5      	b.n	80085d0 <_svfiprintf_r+0xd4>
 8008684:	2300      	movs	r3, #0
 8008686:	3401      	adds	r4, #1
 8008688:	9305      	str	r3, [sp, #20]
 800868a:	4619      	mov	r1, r3
 800868c:	f04f 0c0a 	mov.w	ip, #10
 8008690:	4620      	mov	r0, r4
 8008692:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008696:	3a30      	subs	r2, #48	; 0x30
 8008698:	2a09      	cmp	r2, #9
 800869a:	d903      	bls.n	80086a4 <_svfiprintf_r+0x1a8>
 800869c:	2b00      	cmp	r3, #0
 800869e:	d0c5      	beq.n	800862c <_svfiprintf_r+0x130>
 80086a0:	9105      	str	r1, [sp, #20]
 80086a2:	e7c3      	b.n	800862c <_svfiprintf_r+0x130>
 80086a4:	fb0c 2101 	mla	r1, ip, r1, r2
 80086a8:	4604      	mov	r4, r0
 80086aa:	2301      	movs	r3, #1
 80086ac:	e7f0      	b.n	8008690 <_svfiprintf_r+0x194>
 80086ae:	ab03      	add	r3, sp, #12
 80086b0:	9300      	str	r3, [sp, #0]
 80086b2:	462a      	mov	r2, r5
 80086b4:	4b0f      	ldr	r3, [pc, #60]	; (80086f4 <_svfiprintf_r+0x1f8>)
 80086b6:	a904      	add	r1, sp, #16
 80086b8:	4638      	mov	r0, r7
 80086ba:	f7fc f9b1 	bl	8004a20 <_printf_float>
 80086be:	1c42      	adds	r2, r0, #1
 80086c0:	4606      	mov	r6, r0
 80086c2:	d1d6      	bne.n	8008672 <_svfiprintf_r+0x176>
 80086c4:	89ab      	ldrh	r3, [r5, #12]
 80086c6:	065b      	lsls	r3, r3, #25
 80086c8:	f53f af2c 	bmi.w	8008524 <_svfiprintf_r+0x28>
 80086cc:	9809      	ldr	r0, [sp, #36]	; 0x24
 80086ce:	b01d      	add	sp, #116	; 0x74
 80086d0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80086d4:	ab03      	add	r3, sp, #12
 80086d6:	9300      	str	r3, [sp, #0]
 80086d8:	462a      	mov	r2, r5
 80086da:	4b06      	ldr	r3, [pc, #24]	; (80086f4 <_svfiprintf_r+0x1f8>)
 80086dc:	a904      	add	r1, sp, #16
 80086de:	4638      	mov	r0, r7
 80086e0:	f7fc fc42 	bl	8004f68 <_printf_i>
 80086e4:	e7eb      	b.n	80086be <_svfiprintf_r+0x1c2>
 80086e6:	bf00      	nop
 80086e8:	0800aae4 	.word	0x0800aae4
 80086ec:	0800aaee 	.word	0x0800aaee
 80086f0:	08004a21 	.word	0x08004a21
 80086f4:	08008445 	.word	0x08008445
 80086f8:	0800aaea 	.word	0x0800aaea

080086fc <__sfputc_r>:
 80086fc:	6893      	ldr	r3, [r2, #8]
 80086fe:	3b01      	subs	r3, #1
 8008700:	2b00      	cmp	r3, #0
 8008702:	b410      	push	{r4}
 8008704:	6093      	str	r3, [r2, #8]
 8008706:	da08      	bge.n	800871a <__sfputc_r+0x1e>
 8008708:	6994      	ldr	r4, [r2, #24]
 800870a:	42a3      	cmp	r3, r4
 800870c:	db01      	blt.n	8008712 <__sfputc_r+0x16>
 800870e:	290a      	cmp	r1, #10
 8008710:	d103      	bne.n	800871a <__sfputc_r+0x1e>
 8008712:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008716:	f000 b977 	b.w	8008a08 <__swbuf_r>
 800871a:	6813      	ldr	r3, [r2, #0]
 800871c:	1c58      	adds	r0, r3, #1
 800871e:	6010      	str	r0, [r2, #0]
 8008720:	7019      	strb	r1, [r3, #0]
 8008722:	4608      	mov	r0, r1
 8008724:	f85d 4b04 	ldr.w	r4, [sp], #4
 8008728:	4770      	bx	lr

0800872a <__sfputs_r>:
 800872a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800872c:	4606      	mov	r6, r0
 800872e:	460f      	mov	r7, r1
 8008730:	4614      	mov	r4, r2
 8008732:	18d5      	adds	r5, r2, r3
 8008734:	42ac      	cmp	r4, r5
 8008736:	d101      	bne.n	800873c <__sfputs_r+0x12>
 8008738:	2000      	movs	r0, #0
 800873a:	e007      	b.n	800874c <__sfputs_r+0x22>
 800873c:	f814 1b01 	ldrb.w	r1, [r4], #1
 8008740:	463a      	mov	r2, r7
 8008742:	4630      	mov	r0, r6
 8008744:	f7ff ffda 	bl	80086fc <__sfputc_r>
 8008748:	1c43      	adds	r3, r0, #1
 800874a:	d1f3      	bne.n	8008734 <__sfputs_r+0xa>
 800874c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

08008750 <_vfiprintf_r>:
 8008750:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8008754:	460d      	mov	r5, r1
 8008756:	b09d      	sub	sp, #116	; 0x74
 8008758:	4614      	mov	r4, r2
 800875a:	4698      	mov	r8, r3
 800875c:	4606      	mov	r6, r0
 800875e:	b118      	cbz	r0, 8008768 <_vfiprintf_r+0x18>
 8008760:	6983      	ldr	r3, [r0, #24]
 8008762:	b90b      	cbnz	r3, 8008768 <_vfiprintf_r+0x18>
 8008764:	f000 fb40 	bl	8008de8 <__sinit>
 8008768:	4b89      	ldr	r3, [pc, #548]	; (8008990 <_vfiprintf_r+0x240>)
 800876a:	429d      	cmp	r5, r3
 800876c:	d11b      	bne.n	80087a6 <_vfiprintf_r+0x56>
 800876e:	6875      	ldr	r5, [r6, #4]
 8008770:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008772:	07d9      	lsls	r1, r3, #31
 8008774:	d405      	bmi.n	8008782 <_vfiprintf_r+0x32>
 8008776:	89ab      	ldrh	r3, [r5, #12]
 8008778:	059a      	lsls	r2, r3, #22
 800877a:	d402      	bmi.n	8008782 <_vfiprintf_r+0x32>
 800877c:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800877e:	f000 fbd1 	bl	8008f24 <__retarget_lock_acquire_recursive>
 8008782:	89ab      	ldrh	r3, [r5, #12]
 8008784:	071b      	lsls	r3, r3, #28
 8008786:	d501      	bpl.n	800878c <_vfiprintf_r+0x3c>
 8008788:	692b      	ldr	r3, [r5, #16]
 800878a:	b9eb      	cbnz	r3, 80087c8 <_vfiprintf_r+0x78>
 800878c:	4629      	mov	r1, r5
 800878e:	4630      	mov	r0, r6
 8008790:	f000 f99a 	bl	8008ac8 <__swsetup_r>
 8008794:	b1c0      	cbz	r0, 80087c8 <_vfiprintf_r+0x78>
 8008796:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008798:	07dc      	lsls	r4, r3, #31
 800879a:	d50e      	bpl.n	80087ba <_vfiprintf_r+0x6a>
 800879c:	f04f 30ff 	mov.w	r0, #4294967295
 80087a0:	b01d      	add	sp, #116	; 0x74
 80087a2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80087a6:	4b7b      	ldr	r3, [pc, #492]	; (8008994 <_vfiprintf_r+0x244>)
 80087a8:	429d      	cmp	r5, r3
 80087aa:	d101      	bne.n	80087b0 <_vfiprintf_r+0x60>
 80087ac:	68b5      	ldr	r5, [r6, #8]
 80087ae:	e7df      	b.n	8008770 <_vfiprintf_r+0x20>
 80087b0:	4b79      	ldr	r3, [pc, #484]	; (8008998 <_vfiprintf_r+0x248>)
 80087b2:	429d      	cmp	r5, r3
 80087b4:	bf08      	it	eq
 80087b6:	68f5      	ldreq	r5, [r6, #12]
 80087b8:	e7da      	b.n	8008770 <_vfiprintf_r+0x20>
 80087ba:	89ab      	ldrh	r3, [r5, #12]
 80087bc:	0598      	lsls	r0, r3, #22
 80087be:	d4ed      	bmi.n	800879c <_vfiprintf_r+0x4c>
 80087c0:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80087c2:	f000 fbb0 	bl	8008f26 <__retarget_lock_release_recursive>
 80087c6:	e7e9      	b.n	800879c <_vfiprintf_r+0x4c>
 80087c8:	2300      	movs	r3, #0
 80087ca:	9309      	str	r3, [sp, #36]	; 0x24
 80087cc:	2320      	movs	r3, #32
 80087ce:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 80087d2:	f8cd 800c 	str.w	r8, [sp, #12]
 80087d6:	2330      	movs	r3, #48	; 0x30
 80087d8:	f8df 81c0 	ldr.w	r8, [pc, #448]	; 800899c <_vfiprintf_r+0x24c>
 80087dc:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 80087e0:	f04f 0901 	mov.w	r9, #1
 80087e4:	4623      	mov	r3, r4
 80087e6:	469a      	mov	sl, r3
 80087e8:	f813 2b01 	ldrb.w	r2, [r3], #1
 80087ec:	b10a      	cbz	r2, 80087f2 <_vfiprintf_r+0xa2>
 80087ee:	2a25      	cmp	r2, #37	; 0x25
 80087f0:	d1f9      	bne.n	80087e6 <_vfiprintf_r+0x96>
 80087f2:	ebba 0b04 	subs.w	fp, sl, r4
 80087f6:	d00b      	beq.n	8008810 <_vfiprintf_r+0xc0>
 80087f8:	465b      	mov	r3, fp
 80087fa:	4622      	mov	r2, r4
 80087fc:	4629      	mov	r1, r5
 80087fe:	4630      	mov	r0, r6
 8008800:	f7ff ff93 	bl	800872a <__sfputs_r>
 8008804:	3001      	adds	r0, #1
 8008806:	f000 80aa 	beq.w	800895e <_vfiprintf_r+0x20e>
 800880a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800880c:	445a      	add	r2, fp
 800880e:	9209      	str	r2, [sp, #36]	; 0x24
 8008810:	f89a 3000 	ldrb.w	r3, [sl]
 8008814:	2b00      	cmp	r3, #0
 8008816:	f000 80a2 	beq.w	800895e <_vfiprintf_r+0x20e>
 800881a:	2300      	movs	r3, #0
 800881c:	f04f 32ff 	mov.w	r2, #4294967295
 8008820:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8008824:	f10a 0a01 	add.w	sl, sl, #1
 8008828:	9304      	str	r3, [sp, #16]
 800882a:	9307      	str	r3, [sp, #28]
 800882c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 8008830:	931a      	str	r3, [sp, #104]	; 0x68
 8008832:	4654      	mov	r4, sl
 8008834:	2205      	movs	r2, #5
 8008836:	f814 1b01 	ldrb.w	r1, [r4], #1
 800883a:	4858      	ldr	r0, [pc, #352]	; (800899c <_vfiprintf_r+0x24c>)
 800883c:	f7f7 fcd8 	bl	80001f0 <memchr>
 8008840:	9a04      	ldr	r2, [sp, #16]
 8008842:	b9d8      	cbnz	r0, 800887c <_vfiprintf_r+0x12c>
 8008844:	06d1      	lsls	r1, r2, #27
 8008846:	bf44      	itt	mi
 8008848:	2320      	movmi	r3, #32
 800884a:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 800884e:	0713      	lsls	r3, r2, #28
 8008850:	bf44      	itt	mi
 8008852:	232b      	movmi	r3, #43	; 0x2b
 8008854:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 8008858:	f89a 3000 	ldrb.w	r3, [sl]
 800885c:	2b2a      	cmp	r3, #42	; 0x2a
 800885e:	d015      	beq.n	800888c <_vfiprintf_r+0x13c>
 8008860:	9a07      	ldr	r2, [sp, #28]
 8008862:	4654      	mov	r4, sl
 8008864:	2000      	movs	r0, #0
 8008866:	f04f 0c0a 	mov.w	ip, #10
 800886a:	4621      	mov	r1, r4
 800886c:	f811 3b01 	ldrb.w	r3, [r1], #1
 8008870:	3b30      	subs	r3, #48	; 0x30
 8008872:	2b09      	cmp	r3, #9
 8008874:	d94e      	bls.n	8008914 <_vfiprintf_r+0x1c4>
 8008876:	b1b0      	cbz	r0, 80088a6 <_vfiprintf_r+0x156>
 8008878:	9207      	str	r2, [sp, #28]
 800887a:	e014      	b.n	80088a6 <_vfiprintf_r+0x156>
 800887c:	eba0 0308 	sub.w	r3, r0, r8
 8008880:	fa09 f303 	lsl.w	r3, r9, r3
 8008884:	4313      	orrs	r3, r2
 8008886:	9304      	str	r3, [sp, #16]
 8008888:	46a2      	mov	sl, r4
 800888a:	e7d2      	b.n	8008832 <_vfiprintf_r+0xe2>
 800888c:	9b03      	ldr	r3, [sp, #12]
 800888e:	1d19      	adds	r1, r3, #4
 8008890:	681b      	ldr	r3, [r3, #0]
 8008892:	9103      	str	r1, [sp, #12]
 8008894:	2b00      	cmp	r3, #0
 8008896:	bfbb      	ittet	lt
 8008898:	425b      	neglt	r3, r3
 800889a:	f042 0202 	orrlt.w	r2, r2, #2
 800889e:	9307      	strge	r3, [sp, #28]
 80088a0:	9307      	strlt	r3, [sp, #28]
 80088a2:	bfb8      	it	lt
 80088a4:	9204      	strlt	r2, [sp, #16]
 80088a6:	7823      	ldrb	r3, [r4, #0]
 80088a8:	2b2e      	cmp	r3, #46	; 0x2e
 80088aa:	d10c      	bne.n	80088c6 <_vfiprintf_r+0x176>
 80088ac:	7863      	ldrb	r3, [r4, #1]
 80088ae:	2b2a      	cmp	r3, #42	; 0x2a
 80088b0:	d135      	bne.n	800891e <_vfiprintf_r+0x1ce>
 80088b2:	9b03      	ldr	r3, [sp, #12]
 80088b4:	1d1a      	adds	r2, r3, #4
 80088b6:	681b      	ldr	r3, [r3, #0]
 80088b8:	9203      	str	r2, [sp, #12]
 80088ba:	2b00      	cmp	r3, #0
 80088bc:	bfb8      	it	lt
 80088be:	f04f 33ff 	movlt.w	r3, #4294967295
 80088c2:	3402      	adds	r4, #2
 80088c4:	9305      	str	r3, [sp, #20]
 80088c6:	f8df a0e4 	ldr.w	sl, [pc, #228]	; 80089ac <_vfiprintf_r+0x25c>
 80088ca:	7821      	ldrb	r1, [r4, #0]
 80088cc:	2203      	movs	r2, #3
 80088ce:	4650      	mov	r0, sl
 80088d0:	f7f7 fc8e 	bl	80001f0 <memchr>
 80088d4:	b140      	cbz	r0, 80088e8 <_vfiprintf_r+0x198>
 80088d6:	2340      	movs	r3, #64	; 0x40
 80088d8:	eba0 000a 	sub.w	r0, r0, sl
 80088dc:	fa03 f000 	lsl.w	r0, r3, r0
 80088e0:	9b04      	ldr	r3, [sp, #16]
 80088e2:	4303      	orrs	r3, r0
 80088e4:	3401      	adds	r4, #1
 80088e6:	9304      	str	r3, [sp, #16]
 80088e8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80088ec:	482c      	ldr	r0, [pc, #176]	; (80089a0 <_vfiprintf_r+0x250>)
 80088ee:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 80088f2:	2206      	movs	r2, #6
 80088f4:	f7f7 fc7c 	bl	80001f0 <memchr>
 80088f8:	2800      	cmp	r0, #0
 80088fa:	d03f      	beq.n	800897c <_vfiprintf_r+0x22c>
 80088fc:	4b29      	ldr	r3, [pc, #164]	; (80089a4 <_vfiprintf_r+0x254>)
 80088fe:	bb1b      	cbnz	r3, 8008948 <_vfiprintf_r+0x1f8>
 8008900:	9b03      	ldr	r3, [sp, #12]
 8008902:	3307      	adds	r3, #7
 8008904:	f023 0307 	bic.w	r3, r3, #7
 8008908:	3308      	adds	r3, #8
 800890a:	9303      	str	r3, [sp, #12]
 800890c:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800890e:	443b      	add	r3, r7
 8008910:	9309      	str	r3, [sp, #36]	; 0x24
 8008912:	e767      	b.n	80087e4 <_vfiprintf_r+0x94>
 8008914:	fb0c 3202 	mla	r2, ip, r2, r3
 8008918:	460c      	mov	r4, r1
 800891a:	2001      	movs	r0, #1
 800891c:	e7a5      	b.n	800886a <_vfiprintf_r+0x11a>
 800891e:	2300      	movs	r3, #0
 8008920:	3401      	adds	r4, #1
 8008922:	9305      	str	r3, [sp, #20]
 8008924:	4619      	mov	r1, r3
 8008926:	f04f 0c0a 	mov.w	ip, #10
 800892a:	4620      	mov	r0, r4
 800892c:	f810 2b01 	ldrb.w	r2, [r0], #1
 8008930:	3a30      	subs	r2, #48	; 0x30
 8008932:	2a09      	cmp	r2, #9
 8008934:	d903      	bls.n	800893e <_vfiprintf_r+0x1ee>
 8008936:	2b00      	cmp	r3, #0
 8008938:	d0c5      	beq.n	80088c6 <_vfiprintf_r+0x176>
 800893a:	9105      	str	r1, [sp, #20]
 800893c:	e7c3      	b.n	80088c6 <_vfiprintf_r+0x176>
 800893e:	fb0c 2101 	mla	r1, ip, r1, r2
 8008942:	4604      	mov	r4, r0
 8008944:	2301      	movs	r3, #1
 8008946:	e7f0      	b.n	800892a <_vfiprintf_r+0x1da>
 8008948:	ab03      	add	r3, sp, #12
 800894a:	9300      	str	r3, [sp, #0]
 800894c:	462a      	mov	r2, r5
 800894e:	4b16      	ldr	r3, [pc, #88]	; (80089a8 <_vfiprintf_r+0x258>)
 8008950:	a904      	add	r1, sp, #16
 8008952:	4630      	mov	r0, r6
 8008954:	f7fc f864 	bl	8004a20 <_printf_float>
 8008958:	4607      	mov	r7, r0
 800895a:	1c78      	adds	r0, r7, #1
 800895c:	d1d6      	bne.n	800890c <_vfiprintf_r+0x1bc>
 800895e:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 8008960:	07d9      	lsls	r1, r3, #31
 8008962:	d405      	bmi.n	8008970 <_vfiprintf_r+0x220>
 8008964:	89ab      	ldrh	r3, [r5, #12]
 8008966:	059a      	lsls	r2, r3, #22
 8008968:	d402      	bmi.n	8008970 <_vfiprintf_r+0x220>
 800896a:	6da8      	ldr	r0, [r5, #88]	; 0x58
 800896c:	f000 fadb 	bl	8008f26 <__retarget_lock_release_recursive>
 8008970:	89ab      	ldrh	r3, [r5, #12]
 8008972:	065b      	lsls	r3, r3, #25
 8008974:	f53f af12 	bmi.w	800879c <_vfiprintf_r+0x4c>
 8008978:	9809      	ldr	r0, [sp, #36]	; 0x24
 800897a:	e711      	b.n	80087a0 <_vfiprintf_r+0x50>
 800897c:	ab03      	add	r3, sp, #12
 800897e:	9300      	str	r3, [sp, #0]
 8008980:	462a      	mov	r2, r5
 8008982:	4b09      	ldr	r3, [pc, #36]	; (80089a8 <_vfiprintf_r+0x258>)
 8008984:	a904      	add	r1, sp, #16
 8008986:	4630      	mov	r0, r6
 8008988:	f7fc faee 	bl	8004f68 <_printf_i>
 800898c:	e7e4      	b.n	8008958 <_vfiprintf_r+0x208>
 800898e:	bf00      	nop
 8008990:	0800ab18 	.word	0x0800ab18
 8008994:	0800ab38 	.word	0x0800ab38
 8008998:	0800aaf8 	.word	0x0800aaf8
 800899c:	0800aae4 	.word	0x0800aae4
 80089a0:	0800aaee 	.word	0x0800aaee
 80089a4:	08004a21 	.word	0x08004a21
 80089a8:	0800872b 	.word	0x0800872b
 80089ac:	0800aaea 	.word	0x0800aaea

080089b0 <nan>:
 80089b0:	ed9f 0b01 	vldr	d0, [pc, #4]	; 80089b8 <nan+0x8>
 80089b4:	4770      	bx	lr
 80089b6:	bf00      	nop
 80089b8:	00000000 	.word	0x00000000
 80089bc:	7ff80000 	.word	0x7ff80000

080089c0 <_sbrk_r>:
 80089c0:	b538      	push	{r3, r4, r5, lr}
 80089c2:	4d06      	ldr	r5, [pc, #24]	; (80089dc <_sbrk_r+0x1c>)
 80089c4:	2300      	movs	r3, #0
 80089c6:	4604      	mov	r4, r0
 80089c8:	4608      	mov	r0, r1
 80089ca:	602b      	str	r3, [r5, #0]
 80089cc:	f7f9 ffec 	bl	80029a8 <_sbrk>
 80089d0:	1c43      	adds	r3, r0, #1
 80089d2:	d102      	bne.n	80089da <_sbrk_r+0x1a>
 80089d4:	682b      	ldr	r3, [r5, #0]
 80089d6:	b103      	cbz	r3, 80089da <_sbrk_r+0x1a>
 80089d8:	6023      	str	r3, [r4, #0]
 80089da:	bd38      	pop	{r3, r4, r5, pc}
 80089dc:	200006b8 	.word	0x200006b8

080089e0 <strncmp>:
 80089e0:	b510      	push	{r4, lr}
 80089e2:	b17a      	cbz	r2, 8008a04 <strncmp+0x24>
 80089e4:	4603      	mov	r3, r0
 80089e6:	3901      	subs	r1, #1
 80089e8:	1884      	adds	r4, r0, r2
 80089ea:	f813 0b01 	ldrb.w	r0, [r3], #1
 80089ee:	f811 2f01 	ldrb.w	r2, [r1, #1]!
 80089f2:	4290      	cmp	r0, r2
 80089f4:	d101      	bne.n	80089fa <strncmp+0x1a>
 80089f6:	42a3      	cmp	r3, r4
 80089f8:	d101      	bne.n	80089fe <strncmp+0x1e>
 80089fa:	1a80      	subs	r0, r0, r2
 80089fc:	bd10      	pop	{r4, pc}
 80089fe:	2800      	cmp	r0, #0
 8008a00:	d1f3      	bne.n	80089ea <strncmp+0xa>
 8008a02:	e7fa      	b.n	80089fa <strncmp+0x1a>
 8008a04:	4610      	mov	r0, r2
 8008a06:	e7f9      	b.n	80089fc <strncmp+0x1c>

08008a08 <__swbuf_r>:
 8008a08:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008a0a:	460e      	mov	r6, r1
 8008a0c:	4614      	mov	r4, r2
 8008a0e:	4605      	mov	r5, r0
 8008a10:	b118      	cbz	r0, 8008a1a <__swbuf_r+0x12>
 8008a12:	6983      	ldr	r3, [r0, #24]
 8008a14:	b90b      	cbnz	r3, 8008a1a <__swbuf_r+0x12>
 8008a16:	f000 f9e7 	bl	8008de8 <__sinit>
 8008a1a:	4b21      	ldr	r3, [pc, #132]	; (8008aa0 <__swbuf_r+0x98>)
 8008a1c:	429c      	cmp	r4, r3
 8008a1e:	d12b      	bne.n	8008a78 <__swbuf_r+0x70>
 8008a20:	686c      	ldr	r4, [r5, #4]
 8008a22:	69a3      	ldr	r3, [r4, #24]
 8008a24:	60a3      	str	r3, [r4, #8]
 8008a26:	89a3      	ldrh	r3, [r4, #12]
 8008a28:	071a      	lsls	r2, r3, #28
 8008a2a:	d52f      	bpl.n	8008a8c <__swbuf_r+0x84>
 8008a2c:	6923      	ldr	r3, [r4, #16]
 8008a2e:	b36b      	cbz	r3, 8008a8c <__swbuf_r+0x84>
 8008a30:	6923      	ldr	r3, [r4, #16]
 8008a32:	6820      	ldr	r0, [r4, #0]
 8008a34:	1ac0      	subs	r0, r0, r3
 8008a36:	6963      	ldr	r3, [r4, #20]
 8008a38:	b2f6      	uxtb	r6, r6
 8008a3a:	4283      	cmp	r3, r0
 8008a3c:	4637      	mov	r7, r6
 8008a3e:	dc04      	bgt.n	8008a4a <__swbuf_r+0x42>
 8008a40:	4621      	mov	r1, r4
 8008a42:	4628      	mov	r0, r5
 8008a44:	f000 f93c 	bl	8008cc0 <_fflush_r>
 8008a48:	bb30      	cbnz	r0, 8008a98 <__swbuf_r+0x90>
 8008a4a:	68a3      	ldr	r3, [r4, #8]
 8008a4c:	3b01      	subs	r3, #1
 8008a4e:	60a3      	str	r3, [r4, #8]
 8008a50:	6823      	ldr	r3, [r4, #0]
 8008a52:	1c5a      	adds	r2, r3, #1
 8008a54:	6022      	str	r2, [r4, #0]
 8008a56:	701e      	strb	r6, [r3, #0]
 8008a58:	6963      	ldr	r3, [r4, #20]
 8008a5a:	3001      	adds	r0, #1
 8008a5c:	4283      	cmp	r3, r0
 8008a5e:	d004      	beq.n	8008a6a <__swbuf_r+0x62>
 8008a60:	89a3      	ldrh	r3, [r4, #12]
 8008a62:	07db      	lsls	r3, r3, #31
 8008a64:	d506      	bpl.n	8008a74 <__swbuf_r+0x6c>
 8008a66:	2e0a      	cmp	r6, #10
 8008a68:	d104      	bne.n	8008a74 <__swbuf_r+0x6c>
 8008a6a:	4621      	mov	r1, r4
 8008a6c:	4628      	mov	r0, r5
 8008a6e:	f000 f927 	bl	8008cc0 <_fflush_r>
 8008a72:	b988      	cbnz	r0, 8008a98 <__swbuf_r+0x90>
 8008a74:	4638      	mov	r0, r7
 8008a76:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008a78:	4b0a      	ldr	r3, [pc, #40]	; (8008aa4 <__swbuf_r+0x9c>)
 8008a7a:	429c      	cmp	r4, r3
 8008a7c:	d101      	bne.n	8008a82 <__swbuf_r+0x7a>
 8008a7e:	68ac      	ldr	r4, [r5, #8]
 8008a80:	e7cf      	b.n	8008a22 <__swbuf_r+0x1a>
 8008a82:	4b09      	ldr	r3, [pc, #36]	; (8008aa8 <__swbuf_r+0xa0>)
 8008a84:	429c      	cmp	r4, r3
 8008a86:	bf08      	it	eq
 8008a88:	68ec      	ldreq	r4, [r5, #12]
 8008a8a:	e7ca      	b.n	8008a22 <__swbuf_r+0x1a>
 8008a8c:	4621      	mov	r1, r4
 8008a8e:	4628      	mov	r0, r5
 8008a90:	f000 f81a 	bl	8008ac8 <__swsetup_r>
 8008a94:	2800      	cmp	r0, #0
 8008a96:	d0cb      	beq.n	8008a30 <__swbuf_r+0x28>
 8008a98:	f04f 37ff 	mov.w	r7, #4294967295
 8008a9c:	e7ea      	b.n	8008a74 <__swbuf_r+0x6c>
 8008a9e:	bf00      	nop
 8008aa0:	0800ab18 	.word	0x0800ab18
 8008aa4:	0800ab38 	.word	0x0800ab38
 8008aa8:	0800aaf8 	.word	0x0800aaf8

08008aac <__ascii_wctomb>:
 8008aac:	b149      	cbz	r1, 8008ac2 <__ascii_wctomb+0x16>
 8008aae:	2aff      	cmp	r2, #255	; 0xff
 8008ab0:	bf85      	ittet	hi
 8008ab2:	238a      	movhi	r3, #138	; 0x8a
 8008ab4:	6003      	strhi	r3, [r0, #0]
 8008ab6:	700a      	strbls	r2, [r1, #0]
 8008ab8:	f04f 30ff 	movhi.w	r0, #4294967295
 8008abc:	bf98      	it	ls
 8008abe:	2001      	movls	r0, #1
 8008ac0:	4770      	bx	lr
 8008ac2:	4608      	mov	r0, r1
 8008ac4:	4770      	bx	lr
	...

08008ac8 <__swsetup_r>:
 8008ac8:	4b32      	ldr	r3, [pc, #200]	; (8008b94 <__swsetup_r+0xcc>)
 8008aca:	b570      	push	{r4, r5, r6, lr}
 8008acc:	681d      	ldr	r5, [r3, #0]
 8008ace:	4606      	mov	r6, r0
 8008ad0:	460c      	mov	r4, r1
 8008ad2:	b125      	cbz	r5, 8008ade <__swsetup_r+0x16>
 8008ad4:	69ab      	ldr	r3, [r5, #24]
 8008ad6:	b913      	cbnz	r3, 8008ade <__swsetup_r+0x16>
 8008ad8:	4628      	mov	r0, r5
 8008ada:	f000 f985 	bl	8008de8 <__sinit>
 8008ade:	4b2e      	ldr	r3, [pc, #184]	; (8008b98 <__swsetup_r+0xd0>)
 8008ae0:	429c      	cmp	r4, r3
 8008ae2:	d10f      	bne.n	8008b04 <__swsetup_r+0x3c>
 8008ae4:	686c      	ldr	r4, [r5, #4]
 8008ae6:	89a3      	ldrh	r3, [r4, #12]
 8008ae8:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008aec:	0719      	lsls	r1, r3, #28
 8008aee:	d42c      	bmi.n	8008b4a <__swsetup_r+0x82>
 8008af0:	06dd      	lsls	r5, r3, #27
 8008af2:	d411      	bmi.n	8008b18 <__swsetup_r+0x50>
 8008af4:	2309      	movs	r3, #9
 8008af6:	6033      	str	r3, [r6, #0]
 8008af8:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8008afc:	81a3      	strh	r3, [r4, #12]
 8008afe:	f04f 30ff 	mov.w	r0, #4294967295
 8008b02:	e03e      	b.n	8008b82 <__swsetup_r+0xba>
 8008b04:	4b25      	ldr	r3, [pc, #148]	; (8008b9c <__swsetup_r+0xd4>)
 8008b06:	429c      	cmp	r4, r3
 8008b08:	d101      	bne.n	8008b0e <__swsetup_r+0x46>
 8008b0a:	68ac      	ldr	r4, [r5, #8]
 8008b0c:	e7eb      	b.n	8008ae6 <__swsetup_r+0x1e>
 8008b0e:	4b24      	ldr	r3, [pc, #144]	; (8008ba0 <__swsetup_r+0xd8>)
 8008b10:	429c      	cmp	r4, r3
 8008b12:	bf08      	it	eq
 8008b14:	68ec      	ldreq	r4, [r5, #12]
 8008b16:	e7e6      	b.n	8008ae6 <__swsetup_r+0x1e>
 8008b18:	0758      	lsls	r0, r3, #29
 8008b1a:	d512      	bpl.n	8008b42 <__swsetup_r+0x7a>
 8008b1c:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008b1e:	b141      	cbz	r1, 8008b32 <__swsetup_r+0x6a>
 8008b20:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008b24:	4299      	cmp	r1, r3
 8008b26:	d002      	beq.n	8008b2e <__swsetup_r+0x66>
 8008b28:	4630      	mov	r0, r6
 8008b2a:	f7ff fbab 	bl	8008284 <_free_r>
 8008b2e:	2300      	movs	r3, #0
 8008b30:	6363      	str	r3, [r4, #52]	; 0x34
 8008b32:	89a3      	ldrh	r3, [r4, #12]
 8008b34:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8008b38:	81a3      	strh	r3, [r4, #12]
 8008b3a:	2300      	movs	r3, #0
 8008b3c:	6063      	str	r3, [r4, #4]
 8008b3e:	6923      	ldr	r3, [r4, #16]
 8008b40:	6023      	str	r3, [r4, #0]
 8008b42:	89a3      	ldrh	r3, [r4, #12]
 8008b44:	f043 0308 	orr.w	r3, r3, #8
 8008b48:	81a3      	strh	r3, [r4, #12]
 8008b4a:	6923      	ldr	r3, [r4, #16]
 8008b4c:	b94b      	cbnz	r3, 8008b62 <__swsetup_r+0x9a>
 8008b4e:	89a3      	ldrh	r3, [r4, #12]
 8008b50:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8008b54:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8008b58:	d003      	beq.n	8008b62 <__swsetup_r+0x9a>
 8008b5a:	4621      	mov	r1, r4
 8008b5c:	4630      	mov	r0, r6
 8008b5e:	f000 fa09 	bl	8008f74 <__smakebuf_r>
 8008b62:	89a0      	ldrh	r0, [r4, #12]
 8008b64:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8008b68:	f010 0301 	ands.w	r3, r0, #1
 8008b6c:	d00a      	beq.n	8008b84 <__swsetup_r+0xbc>
 8008b6e:	2300      	movs	r3, #0
 8008b70:	60a3      	str	r3, [r4, #8]
 8008b72:	6963      	ldr	r3, [r4, #20]
 8008b74:	425b      	negs	r3, r3
 8008b76:	61a3      	str	r3, [r4, #24]
 8008b78:	6923      	ldr	r3, [r4, #16]
 8008b7a:	b943      	cbnz	r3, 8008b8e <__swsetup_r+0xc6>
 8008b7c:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8008b80:	d1ba      	bne.n	8008af8 <__swsetup_r+0x30>
 8008b82:	bd70      	pop	{r4, r5, r6, pc}
 8008b84:	0781      	lsls	r1, r0, #30
 8008b86:	bf58      	it	pl
 8008b88:	6963      	ldrpl	r3, [r4, #20]
 8008b8a:	60a3      	str	r3, [r4, #8]
 8008b8c:	e7f4      	b.n	8008b78 <__swsetup_r+0xb0>
 8008b8e:	2000      	movs	r0, #0
 8008b90:	e7f7      	b.n	8008b82 <__swsetup_r+0xba>
 8008b92:	bf00      	nop
 8008b94:	20000014 	.word	0x20000014
 8008b98:	0800ab18 	.word	0x0800ab18
 8008b9c:	0800ab38 	.word	0x0800ab38
 8008ba0:	0800aaf8 	.word	0x0800aaf8

08008ba4 <abort>:
 8008ba4:	b508      	push	{r3, lr}
 8008ba6:	2006      	movs	r0, #6
 8008ba8:	f000 fa88 	bl	80090bc <raise>
 8008bac:	2001      	movs	r0, #1
 8008bae:	f7f9 fe83 	bl	80028b8 <_exit>
	...

08008bb4 <__sflush_r>:
 8008bb4:	898a      	ldrh	r2, [r1, #12]
 8008bb6:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8008bba:	4605      	mov	r5, r0
 8008bbc:	0710      	lsls	r0, r2, #28
 8008bbe:	460c      	mov	r4, r1
 8008bc0:	d458      	bmi.n	8008c74 <__sflush_r+0xc0>
 8008bc2:	684b      	ldr	r3, [r1, #4]
 8008bc4:	2b00      	cmp	r3, #0
 8008bc6:	dc05      	bgt.n	8008bd4 <__sflush_r+0x20>
 8008bc8:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8008bca:	2b00      	cmp	r3, #0
 8008bcc:	dc02      	bgt.n	8008bd4 <__sflush_r+0x20>
 8008bce:	2000      	movs	r0, #0
 8008bd0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8008bd4:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008bd6:	2e00      	cmp	r6, #0
 8008bd8:	d0f9      	beq.n	8008bce <__sflush_r+0x1a>
 8008bda:	2300      	movs	r3, #0
 8008bdc:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 8008be0:	682f      	ldr	r7, [r5, #0]
 8008be2:	602b      	str	r3, [r5, #0]
 8008be4:	d032      	beq.n	8008c4c <__sflush_r+0x98>
 8008be6:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8008be8:	89a3      	ldrh	r3, [r4, #12]
 8008bea:	075a      	lsls	r2, r3, #29
 8008bec:	d505      	bpl.n	8008bfa <__sflush_r+0x46>
 8008bee:	6863      	ldr	r3, [r4, #4]
 8008bf0:	1ac0      	subs	r0, r0, r3
 8008bf2:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8008bf4:	b10b      	cbz	r3, 8008bfa <__sflush_r+0x46>
 8008bf6:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8008bf8:	1ac0      	subs	r0, r0, r3
 8008bfa:	2300      	movs	r3, #0
 8008bfc:	4602      	mov	r2, r0
 8008bfe:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8008c00:	6a21      	ldr	r1, [r4, #32]
 8008c02:	4628      	mov	r0, r5
 8008c04:	47b0      	blx	r6
 8008c06:	1c43      	adds	r3, r0, #1
 8008c08:	89a3      	ldrh	r3, [r4, #12]
 8008c0a:	d106      	bne.n	8008c1a <__sflush_r+0x66>
 8008c0c:	6829      	ldr	r1, [r5, #0]
 8008c0e:	291d      	cmp	r1, #29
 8008c10:	d82c      	bhi.n	8008c6c <__sflush_r+0xb8>
 8008c12:	4a2a      	ldr	r2, [pc, #168]	; (8008cbc <__sflush_r+0x108>)
 8008c14:	40ca      	lsrs	r2, r1
 8008c16:	07d6      	lsls	r6, r2, #31
 8008c18:	d528      	bpl.n	8008c6c <__sflush_r+0xb8>
 8008c1a:	2200      	movs	r2, #0
 8008c1c:	6062      	str	r2, [r4, #4]
 8008c1e:	04d9      	lsls	r1, r3, #19
 8008c20:	6922      	ldr	r2, [r4, #16]
 8008c22:	6022      	str	r2, [r4, #0]
 8008c24:	d504      	bpl.n	8008c30 <__sflush_r+0x7c>
 8008c26:	1c42      	adds	r2, r0, #1
 8008c28:	d101      	bne.n	8008c2e <__sflush_r+0x7a>
 8008c2a:	682b      	ldr	r3, [r5, #0]
 8008c2c:	b903      	cbnz	r3, 8008c30 <__sflush_r+0x7c>
 8008c2e:	6560      	str	r0, [r4, #84]	; 0x54
 8008c30:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8008c32:	602f      	str	r7, [r5, #0]
 8008c34:	2900      	cmp	r1, #0
 8008c36:	d0ca      	beq.n	8008bce <__sflush_r+0x1a>
 8008c38:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8008c3c:	4299      	cmp	r1, r3
 8008c3e:	d002      	beq.n	8008c46 <__sflush_r+0x92>
 8008c40:	4628      	mov	r0, r5
 8008c42:	f7ff fb1f 	bl	8008284 <_free_r>
 8008c46:	2000      	movs	r0, #0
 8008c48:	6360      	str	r0, [r4, #52]	; 0x34
 8008c4a:	e7c1      	b.n	8008bd0 <__sflush_r+0x1c>
 8008c4c:	6a21      	ldr	r1, [r4, #32]
 8008c4e:	2301      	movs	r3, #1
 8008c50:	4628      	mov	r0, r5
 8008c52:	47b0      	blx	r6
 8008c54:	1c41      	adds	r1, r0, #1
 8008c56:	d1c7      	bne.n	8008be8 <__sflush_r+0x34>
 8008c58:	682b      	ldr	r3, [r5, #0]
 8008c5a:	2b00      	cmp	r3, #0
 8008c5c:	d0c4      	beq.n	8008be8 <__sflush_r+0x34>
 8008c5e:	2b1d      	cmp	r3, #29
 8008c60:	d001      	beq.n	8008c66 <__sflush_r+0xb2>
 8008c62:	2b16      	cmp	r3, #22
 8008c64:	d101      	bne.n	8008c6a <__sflush_r+0xb6>
 8008c66:	602f      	str	r7, [r5, #0]
 8008c68:	e7b1      	b.n	8008bce <__sflush_r+0x1a>
 8008c6a:	89a3      	ldrh	r3, [r4, #12]
 8008c6c:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008c70:	81a3      	strh	r3, [r4, #12]
 8008c72:	e7ad      	b.n	8008bd0 <__sflush_r+0x1c>
 8008c74:	690f      	ldr	r7, [r1, #16]
 8008c76:	2f00      	cmp	r7, #0
 8008c78:	d0a9      	beq.n	8008bce <__sflush_r+0x1a>
 8008c7a:	0793      	lsls	r3, r2, #30
 8008c7c:	680e      	ldr	r6, [r1, #0]
 8008c7e:	bf08      	it	eq
 8008c80:	694b      	ldreq	r3, [r1, #20]
 8008c82:	600f      	str	r7, [r1, #0]
 8008c84:	bf18      	it	ne
 8008c86:	2300      	movne	r3, #0
 8008c88:	eba6 0807 	sub.w	r8, r6, r7
 8008c8c:	608b      	str	r3, [r1, #8]
 8008c8e:	f1b8 0f00 	cmp.w	r8, #0
 8008c92:	dd9c      	ble.n	8008bce <__sflush_r+0x1a>
 8008c94:	6a21      	ldr	r1, [r4, #32]
 8008c96:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8008c98:	4643      	mov	r3, r8
 8008c9a:	463a      	mov	r2, r7
 8008c9c:	4628      	mov	r0, r5
 8008c9e:	47b0      	blx	r6
 8008ca0:	2800      	cmp	r0, #0
 8008ca2:	dc06      	bgt.n	8008cb2 <__sflush_r+0xfe>
 8008ca4:	89a3      	ldrh	r3, [r4, #12]
 8008ca6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8008caa:	81a3      	strh	r3, [r4, #12]
 8008cac:	f04f 30ff 	mov.w	r0, #4294967295
 8008cb0:	e78e      	b.n	8008bd0 <__sflush_r+0x1c>
 8008cb2:	4407      	add	r7, r0
 8008cb4:	eba8 0800 	sub.w	r8, r8, r0
 8008cb8:	e7e9      	b.n	8008c8e <__sflush_r+0xda>
 8008cba:	bf00      	nop
 8008cbc:	20400001 	.word	0x20400001

08008cc0 <_fflush_r>:
 8008cc0:	b538      	push	{r3, r4, r5, lr}
 8008cc2:	690b      	ldr	r3, [r1, #16]
 8008cc4:	4605      	mov	r5, r0
 8008cc6:	460c      	mov	r4, r1
 8008cc8:	b913      	cbnz	r3, 8008cd0 <_fflush_r+0x10>
 8008cca:	2500      	movs	r5, #0
 8008ccc:	4628      	mov	r0, r5
 8008cce:	bd38      	pop	{r3, r4, r5, pc}
 8008cd0:	b118      	cbz	r0, 8008cda <_fflush_r+0x1a>
 8008cd2:	6983      	ldr	r3, [r0, #24]
 8008cd4:	b90b      	cbnz	r3, 8008cda <_fflush_r+0x1a>
 8008cd6:	f000 f887 	bl	8008de8 <__sinit>
 8008cda:	4b14      	ldr	r3, [pc, #80]	; (8008d2c <_fflush_r+0x6c>)
 8008cdc:	429c      	cmp	r4, r3
 8008cde:	d11b      	bne.n	8008d18 <_fflush_r+0x58>
 8008ce0:	686c      	ldr	r4, [r5, #4]
 8008ce2:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008ce6:	2b00      	cmp	r3, #0
 8008ce8:	d0ef      	beq.n	8008cca <_fflush_r+0xa>
 8008cea:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8008cec:	07d0      	lsls	r0, r2, #31
 8008cee:	d404      	bmi.n	8008cfa <_fflush_r+0x3a>
 8008cf0:	0599      	lsls	r1, r3, #22
 8008cf2:	d402      	bmi.n	8008cfa <_fflush_r+0x3a>
 8008cf4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008cf6:	f000 f915 	bl	8008f24 <__retarget_lock_acquire_recursive>
 8008cfa:	4628      	mov	r0, r5
 8008cfc:	4621      	mov	r1, r4
 8008cfe:	f7ff ff59 	bl	8008bb4 <__sflush_r>
 8008d02:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8008d04:	07da      	lsls	r2, r3, #31
 8008d06:	4605      	mov	r5, r0
 8008d08:	d4e0      	bmi.n	8008ccc <_fflush_r+0xc>
 8008d0a:	89a3      	ldrh	r3, [r4, #12]
 8008d0c:	059b      	lsls	r3, r3, #22
 8008d0e:	d4dd      	bmi.n	8008ccc <_fflush_r+0xc>
 8008d10:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8008d12:	f000 f908 	bl	8008f26 <__retarget_lock_release_recursive>
 8008d16:	e7d9      	b.n	8008ccc <_fflush_r+0xc>
 8008d18:	4b05      	ldr	r3, [pc, #20]	; (8008d30 <_fflush_r+0x70>)
 8008d1a:	429c      	cmp	r4, r3
 8008d1c:	d101      	bne.n	8008d22 <_fflush_r+0x62>
 8008d1e:	68ac      	ldr	r4, [r5, #8]
 8008d20:	e7df      	b.n	8008ce2 <_fflush_r+0x22>
 8008d22:	4b04      	ldr	r3, [pc, #16]	; (8008d34 <_fflush_r+0x74>)
 8008d24:	429c      	cmp	r4, r3
 8008d26:	bf08      	it	eq
 8008d28:	68ec      	ldreq	r4, [r5, #12]
 8008d2a:	e7da      	b.n	8008ce2 <_fflush_r+0x22>
 8008d2c:	0800ab18 	.word	0x0800ab18
 8008d30:	0800ab38 	.word	0x0800ab38
 8008d34:	0800aaf8 	.word	0x0800aaf8

08008d38 <std>:
 8008d38:	2300      	movs	r3, #0
 8008d3a:	b510      	push	{r4, lr}
 8008d3c:	4604      	mov	r4, r0
 8008d3e:	e9c0 3300 	strd	r3, r3, [r0]
 8008d42:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8008d46:	6083      	str	r3, [r0, #8]
 8008d48:	8181      	strh	r1, [r0, #12]
 8008d4a:	6643      	str	r3, [r0, #100]	; 0x64
 8008d4c:	81c2      	strh	r2, [r0, #14]
 8008d4e:	6183      	str	r3, [r0, #24]
 8008d50:	4619      	mov	r1, r3
 8008d52:	2208      	movs	r2, #8
 8008d54:	305c      	adds	r0, #92	; 0x5c
 8008d56:	f7fb fdbb 	bl	80048d0 <memset>
 8008d5a:	4b05      	ldr	r3, [pc, #20]	; (8008d70 <std+0x38>)
 8008d5c:	6263      	str	r3, [r4, #36]	; 0x24
 8008d5e:	4b05      	ldr	r3, [pc, #20]	; (8008d74 <std+0x3c>)
 8008d60:	62a3      	str	r3, [r4, #40]	; 0x28
 8008d62:	4b05      	ldr	r3, [pc, #20]	; (8008d78 <std+0x40>)
 8008d64:	62e3      	str	r3, [r4, #44]	; 0x2c
 8008d66:	4b05      	ldr	r3, [pc, #20]	; (8008d7c <std+0x44>)
 8008d68:	6224      	str	r4, [r4, #32]
 8008d6a:	6323      	str	r3, [r4, #48]	; 0x30
 8008d6c:	bd10      	pop	{r4, pc}
 8008d6e:	bf00      	nop
 8008d70:	080090f5 	.word	0x080090f5
 8008d74:	08009117 	.word	0x08009117
 8008d78:	0800914f 	.word	0x0800914f
 8008d7c:	08009173 	.word	0x08009173

08008d80 <_cleanup_r>:
 8008d80:	4901      	ldr	r1, [pc, #4]	; (8008d88 <_cleanup_r+0x8>)
 8008d82:	f000 b8af 	b.w	8008ee4 <_fwalk_reent>
 8008d86:	bf00      	nop
 8008d88:	08008cc1 	.word	0x08008cc1

08008d8c <__sfmoreglue>:
 8008d8c:	b570      	push	{r4, r5, r6, lr}
 8008d8e:	2268      	movs	r2, #104	; 0x68
 8008d90:	1e4d      	subs	r5, r1, #1
 8008d92:	4355      	muls	r5, r2
 8008d94:	460e      	mov	r6, r1
 8008d96:	f105 0174 	add.w	r1, r5, #116	; 0x74
 8008d9a:	f7ff fadf 	bl	800835c <_malloc_r>
 8008d9e:	4604      	mov	r4, r0
 8008da0:	b140      	cbz	r0, 8008db4 <__sfmoreglue+0x28>
 8008da2:	2100      	movs	r1, #0
 8008da4:	e9c0 1600 	strd	r1, r6, [r0]
 8008da8:	300c      	adds	r0, #12
 8008daa:	60a0      	str	r0, [r4, #8]
 8008dac:	f105 0268 	add.w	r2, r5, #104	; 0x68
 8008db0:	f7fb fd8e 	bl	80048d0 <memset>
 8008db4:	4620      	mov	r0, r4
 8008db6:	bd70      	pop	{r4, r5, r6, pc}

08008db8 <__sfp_lock_acquire>:
 8008db8:	4801      	ldr	r0, [pc, #4]	; (8008dc0 <__sfp_lock_acquire+0x8>)
 8008dba:	f000 b8b3 	b.w	8008f24 <__retarget_lock_acquire_recursive>
 8008dbe:	bf00      	nop
 8008dc0:	200006b5 	.word	0x200006b5

08008dc4 <__sfp_lock_release>:
 8008dc4:	4801      	ldr	r0, [pc, #4]	; (8008dcc <__sfp_lock_release+0x8>)
 8008dc6:	f000 b8ae 	b.w	8008f26 <__retarget_lock_release_recursive>
 8008dca:	bf00      	nop
 8008dcc:	200006b5 	.word	0x200006b5

08008dd0 <__sinit_lock_acquire>:
 8008dd0:	4801      	ldr	r0, [pc, #4]	; (8008dd8 <__sinit_lock_acquire+0x8>)
 8008dd2:	f000 b8a7 	b.w	8008f24 <__retarget_lock_acquire_recursive>
 8008dd6:	bf00      	nop
 8008dd8:	200006b6 	.word	0x200006b6

08008ddc <__sinit_lock_release>:
 8008ddc:	4801      	ldr	r0, [pc, #4]	; (8008de4 <__sinit_lock_release+0x8>)
 8008dde:	f000 b8a2 	b.w	8008f26 <__retarget_lock_release_recursive>
 8008de2:	bf00      	nop
 8008de4:	200006b6 	.word	0x200006b6

08008de8 <__sinit>:
 8008de8:	b510      	push	{r4, lr}
 8008dea:	4604      	mov	r4, r0
 8008dec:	f7ff fff0 	bl	8008dd0 <__sinit_lock_acquire>
 8008df0:	69a3      	ldr	r3, [r4, #24]
 8008df2:	b11b      	cbz	r3, 8008dfc <__sinit+0x14>
 8008df4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8008df8:	f7ff bff0 	b.w	8008ddc <__sinit_lock_release>
 8008dfc:	e9c4 3312 	strd	r3, r3, [r4, #72]	; 0x48
 8008e00:	6523      	str	r3, [r4, #80]	; 0x50
 8008e02:	4b13      	ldr	r3, [pc, #76]	; (8008e50 <__sinit+0x68>)
 8008e04:	4a13      	ldr	r2, [pc, #76]	; (8008e54 <__sinit+0x6c>)
 8008e06:	681b      	ldr	r3, [r3, #0]
 8008e08:	62a2      	str	r2, [r4, #40]	; 0x28
 8008e0a:	42a3      	cmp	r3, r4
 8008e0c:	bf04      	itt	eq
 8008e0e:	2301      	moveq	r3, #1
 8008e10:	61a3      	streq	r3, [r4, #24]
 8008e12:	4620      	mov	r0, r4
 8008e14:	f000 f820 	bl	8008e58 <__sfp>
 8008e18:	6060      	str	r0, [r4, #4]
 8008e1a:	4620      	mov	r0, r4
 8008e1c:	f000 f81c 	bl	8008e58 <__sfp>
 8008e20:	60a0      	str	r0, [r4, #8]
 8008e22:	4620      	mov	r0, r4
 8008e24:	f000 f818 	bl	8008e58 <__sfp>
 8008e28:	2200      	movs	r2, #0
 8008e2a:	60e0      	str	r0, [r4, #12]
 8008e2c:	2104      	movs	r1, #4
 8008e2e:	6860      	ldr	r0, [r4, #4]
 8008e30:	f7ff ff82 	bl	8008d38 <std>
 8008e34:	68a0      	ldr	r0, [r4, #8]
 8008e36:	2201      	movs	r2, #1
 8008e38:	2109      	movs	r1, #9
 8008e3a:	f7ff ff7d 	bl	8008d38 <std>
 8008e3e:	68e0      	ldr	r0, [r4, #12]
 8008e40:	2202      	movs	r2, #2
 8008e42:	2112      	movs	r1, #18
 8008e44:	f7ff ff78 	bl	8008d38 <std>
 8008e48:	2301      	movs	r3, #1
 8008e4a:	61a3      	str	r3, [r4, #24]
 8008e4c:	e7d2      	b.n	8008df4 <__sinit+0xc>
 8008e4e:	bf00      	nop
 8008e50:	0800a658 	.word	0x0800a658
 8008e54:	08008d81 	.word	0x08008d81

08008e58 <__sfp>:
 8008e58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8008e5a:	4607      	mov	r7, r0
 8008e5c:	f7ff ffac 	bl	8008db8 <__sfp_lock_acquire>
 8008e60:	4b1e      	ldr	r3, [pc, #120]	; (8008edc <__sfp+0x84>)
 8008e62:	681e      	ldr	r6, [r3, #0]
 8008e64:	69b3      	ldr	r3, [r6, #24]
 8008e66:	b913      	cbnz	r3, 8008e6e <__sfp+0x16>
 8008e68:	4630      	mov	r0, r6
 8008e6a:	f7ff ffbd 	bl	8008de8 <__sinit>
 8008e6e:	3648      	adds	r6, #72	; 0x48
 8008e70:	e9d6 3401 	ldrd	r3, r4, [r6, #4]
 8008e74:	3b01      	subs	r3, #1
 8008e76:	d503      	bpl.n	8008e80 <__sfp+0x28>
 8008e78:	6833      	ldr	r3, [r6, #0]
 8008e7a:	b30b      	cbz	r3, 8008ec0 <__sfp+0x68>
 8008e7c:	6836      	ldr	r6, [r6, #0]
 8008e7e:	e7f7      	b.n	8008e70 <__sfp+0x18>
 8008e80:	f9b4 500c 	ldrsh.w	r5, [r4, #12]
 8008e84:	b9d5      	cbnz	r5, 8008ebc <__sfp+0x64>
 8008e86:	4b16      	ldr	r3, [pc, #88]	; (8008ee0 <__sfp+0x88>)
 8008e88:	60e3      	str	r3, [r4, #12]
 8008e8a:	f104 0058 	add.w	r0, r4, #88	; 0x58
 8008e8e:	6665      	str	r5, [r4, #100]	; 0x64
 8008e90:	f000 f847 	bl	8008f22 <__retarget_lock_init_recursive>
 8008e94:	f7ff ff96 	bl	8008dc4 <__sfp_lock_release>
 8008e98:	e9c4 5501 	strd	r5, r5, [r4, #4]
 8008e9c:	e9c4 5504 	strd	r5, r5, [r4, #16]
 8008ea0:	6025      	str	r5, [r4, #0]
 8008ea2:	61a5      	str	r5, [r4, #24]
 8008ea4:	2208      	movs	r2, #8
 8008ea6:	4629      	mov	r1, r5
 8008ea8:	f104 005c 	add.w	r0, r4, #92	; 0x5c
 8008eac:	f7fb fd10 	bl	80048d0 <memset>
 8008eb0:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
 8008eb4:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
 8008eb8:	4620      	mov	r0, r4
 8008eba:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8008ebc:	3468      	adds	r4, #104	; 0x68
 8008ebe:	e7d9      	b.n	8008e74 <__sfp+0x1c>
 8008ec0:	2104      	movs	r1, #4
 8008ec2:	4638      	mov	r0, r7
 8008ec4:	f7ff ff62 	bl	8008d8c <__sfmoreglue>
 8008ec8:	4604      	mov	r4, r0
 8008eca:	6030      	str	r0, [r6, #0]
 8008ecc:	2800      	cmp	r0, #0
 8008ece:	d1d5      	bne.n	8008e7c <__sfp+0x24>
 8008ed0:	f7ff ff78 	bl	8008dc4 <__sfp_lock_release>
 8008ed4:	230c      	movs	r3, #12
 8008ed6:	603b      	str	r3, [r7, #0]
 8008ed8:	e7ee      	b.n	8008eb8 <__sfp+0x60>
 8008eda:	bf00      	nop
 8008edc:	0800a658 	.word	0x0800a658
 8008ee0:	ffff0001 	.word	0xffff0001

08008ee4 <_fwalk_reent>:
 8008ee4:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8008ee8:	4606      	mov	r6, r0
 8008eea:	4688      	mov	r8, r1
 8008eec:	f100 0448 	add.w	r4, r0, #72	; 0x48
 8008ef0:	2700      	movs	r7, #0
 8008ef2:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8008ef6:	f1b9 0901 	subs.w	r9, r9, #1
 8008efa:	d505      	bpl.n	8008f08 <_fwalk_reent+0x24>
 8008efc:	6824      	ldr	r4, [r4, #0]
 8008efe:	2c00      	cmp	r4, #0
 8008f00:	d1f7      	bne.n	8008ef2 <_fwalk_reent+0xe>
 8008f02:	4638      	mov	r0, r7
 8008f04:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8008f08:	89ab      	ldrh	r3, [r5, #12]
 8008f0a:	2b01      	cmp	r3, #1
 8008f0c:	d907      	bls.n	8008f1e <_fwalk_reent+0x3a>
 8008f0e:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8008f12:	3301      	adds	r3, #1
 8008f14:	d003      	beq.n	8008f1e <_fwalk_reent+0x3a>
 8008f16:	4629      	mov	r1, r5
 8008f18:	4630      	mov	r0, r6
 8008f1a:	47c0      	blx	r8
 8008f1c:	4307      	orrs	r7, r0
 8008f1e:	3568      	adds	r5, #104	; 0x68
 8008f20:	e7e9      	b.n	8008ef6 <_fwalk_reent+0x12>

08008f22 <__retarget_lock_init_recursive>:
 8008f22:	4770      	bx	lr

08008f24 <__retarget_lock_acquire_recursive>:
 8008f24:	4770      	bx	lr

08008f26 <__retarget_lock_release_recursive>:
 8008f26:	4770      	bx	lr

08008f28 <__swhatbuf_r>:
 8008f28:	b570      	push	{r4, r5, r6, lr}
 8008f2a:	460e      	mov	r6, r1
 8008f2c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8008f30:	2900      	cmp	r1, #0
 8008f32:	b096      	sub	sp, #88	; 0x58
 8008f34:	4614      	mov	r4, r2
 8008f36:	461d      	mov	r5, r3
 8008f38:	da08      	bge.n	8008f4c <__swhatbuf_r+0x24>
 8008f3a:	f9b6 300c 	ldrsh.w	r3, [r6, #12]
 8008f3e:	2200      	movs	r2, #0
 8008f40:	602a      	str	r2, [r5, #0]
 8008f42:	061a      	lsls	r2, r3, #24
 8008f44:	d410      	bmi.n	8008f68 <__swhatbuf_r+0x40>
 8008f46:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8008f4a:	e00e      	b.n	8008f6a <__swhatbuf_r+0x42>
 8008f4c:	466a      	mov	r2, sp
 8008f4e:	f000 f937 	bl	80091c0 <_fstat_r>
 8008f52:	2800      	cmp	r0, #0
 8008f54:	dbf1      	blt.n	8008f3a <__swhatbuf_r+0x12>
 8008f56:	9a01      	ldr	r2, [sp, #4]
 8008f58:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
 8008f5c:	f5a2 5300 	sub.w	r3, r2, #8192	; 0x2000
 8008f60:	425a      	negs	r2, r3
 8008f62:	415a      	adcs	r2, r3
 8008f64:	602a      	str	r2, [r5, #0]
 8008f66:	e7ee      	b.n	8008f46 <__swhatbuf_r+0x1e>
 8008f68:	2340      	movs	r3, #64	; 0x40
 8008f6a:	2000      	movs	r0, #0
 8008f6c:	6023      	str	r3, [r4, #0]
 8008f6e:	b016      	add	sp, #88	; 0x58
 8008f70:	bd70      	pop	{r4, r5, r6, pc}
	...

08008f74 <__smakebuf_r>:
 8008f74:	898b      	ldrh	r3, [r1, #12]
 8008f76:	b573      	push	{r0, r1, r4, r5, r6, lr}
 8008f78:	079d      	lsls	r5, r3, #30
 8008f7a:	4606      	mov	r6, r0
 8008f7c:	460c      	mov	r4, r1
 8008f7e:	d507      	bpl.n	8008f90 <__smakebuf_r+0x1c>
 8008f80:	f104 0347 	add.w	r3, r4, #71	; 0x47
 8008f84:	6023      	str	r3, [r4, #0]
 8008f86:	6123      	str	r3, [r4, #16]
 8008f88:	2301      	movs	r3, #1
 8008f8a:	6163      	str	r3, [r4, #20]
 8008f8c:	b002      	add	sp, #8
 8008f8e:	bd70      	pop	{r4, r5, r6, pc}
 8008f90:	ab01      	add	r3, sp, #4
 8008f92:	466a      	mov	r2, sp
 8008f94:	f7ff ffc8 	bl	8008f28 <__swhatbuf_r>
 8008f98:	9900      	ldr	r1, [sp, #0]
 8008f9a:	4605      	mov	r5, r0
 8008f9c:	4630      	mov	r0, r6
 8008f9e:	f7ff f9dd 	bl	800835c <_malloc_r>
 8008fa2:	b948      	cbnz	r0, 8008fb8 <__smakebuf_r+0x44>
 8008fa4:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8008fa8:	059a      	lsls	r2, r3, #22
 8008faa:	d4ef      	bmi.n	8008f8c <__smakebuf_r+0x18>
 8008fac:	f023 0303 	bic.w	r3, r3, #3
 8008fb0:	f043 0302 	orr.w	r3, r3, #2
 8008fb4:	81a3      	strh	r3, [r4, #12]
 8008fb6:	e7e3      	b.n	8008f80 <__smakebuf_r+0xc>
 8008fb8:	4b0d      	ldr	r3, [pc, #52]	; (8008ff0 <__smakebuf_r+0x7c>)
 8008fba:	62b3      	str	r3, [r6, #40]	; 0x28
 8008fbc:	89a3      	ldrh	r3, [r4, #12]
 8008fbe:	6020      	str	r0, [r4, #0]
 8008fc0:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8008fc4:	81a3      	strh	r3, [r4, #12]
 8008fc6:	9b00      	ldr	r3, [sp, #0]
 8008fc8:	6163      	str	r3, [r4, #20]
 8008fca:	9b01      	ldr	r3, [sp, #4]
 8008fcc:	6120      	str	r0, [r4, #16]
 8008fce:	b15b      	cbz	r3, 8008fe8 <__smakebuf_r+0x74>
 8008fd0:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8008fd4:	4630      	mov	r0, r6
 8008fd6:	f000 f905 	bl	80091e4 <_isatty_r>
 8008fda:	b128      	cbz	r0, 8008fe8 <__smakebuf_r+0x74>
 8008fdc:	89a3      	ldrh	r3, [r4, #12]
 8008fde:	f023 0303 	bic.w	r3, r3, #3
 8008fe2:	f043 0301 	orr.w	r3, r3, #1
 8008fe6:	81a3      	strh	r3, [r4, #12]
 8008fe8:	89a0      	ldrh	r0, [r4, #12]
 8008fea:	4305      	orrs	r5, r0
 8008fec:	81a5      	strh	r5, [r4, #12]
 8008fee:	e7cd      	b.n	8008f8c <__smakebuf_r+0x18>
 8008ff0:	08008d81 	.word	0x08008d81

08008ff4 <__malloc_lock>:
 8008ff4:	4801      	ldr	r0, [pc, #4]	; (8008ffc <__malloc_lock+0x8>)
 8008ff6:	f7ff bf95 	b.w	8008f24 <__retarget_lock_acquire_recursive>
 8008ffa:	bf00      	nop
 8008ffc:	200006b4 	.word	0x200006b4

08009000 <__malloc_unlock>:
 8009000:	4801      	ldr	r0, [pc, #4]	; (8009008 <__malloc_unlock+0x8>)
 8009002:	f7ff bf90 	b.w	8008f26 <__retarget_lock_release_recursive>
 8009006:	bf00      	nop
 8009008:	200006b4 	.word	0x200006b4

0800900c <_realloc_r>:
 800900c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8009010:	4680      	mov	r8, r0
 8009012:	4614      	mov	r4, r2
 8009014:	460e      	mov	r6, r1
 8009016:	b921      	cbnz	r1, 8009022 <_realloc_r+0x16>
 8009018:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800901c:	4611      	mov	r1, r2
 800901e:	f7ff b99d 	b.w	800835c <_malloc_r>
 8009022:	b92a      	cbnz	r2, 8009030 <_realloc_r+0x24>
 8009024:	f7ff f92e 	bl	8008284 <_free_r>
 8009028:	4625      	mov	r5, r4
 800902a:	4628      	mov	r0, r5
 800902c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8009030:	f000 f8fa 	bl	8009228 <_malloc_usable_size_r>
 8009034:	4284      	cmp	r4, r0
 8009036:	4607      	mov	r7, r0
 8009038:	d802      	bhi.n	8009040 <_realloc_r+0x34>
 800903a:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800903e:	d812      	bhi.n	8009066 <_realloc_r+0x5a>
 8009040:	4621      	mov	r1, r4
 8009042:	4640      	mov	r0, r8
 8009044:	f7ff f98a 	bl	800835c <_malloc_r>
 8009048:	4605      	mov	r5, r0
 800904a:	2800      	cmp	r0, #0
 800904c:	d0ed      	beq.n	800902a <_realloc_r+0x1e>
 800904e:	42bc      	cmp	r4, r7
 8009050:	4622      	mov	r2, r4
 8009052:	4631      	mov	r1, r6
 8009054:	bf28      	it	cs
 8009056:	463a      	movcs	r2, r7
 8009058:	f7fb fc12 	bl	8004880 <memcpy>
 800905c:	4631      	mov	r1, r6
 800905e:	4640      	mov	r0, r8
 8009060:	f7ff f910 	bl	8008284 <_free_r>
 8009064:	e7e1      	b.n	800902a <_realloc_r+0x1e>
 8009066:	4635      	mov	r5, r6
 8009068:	e7df      	b.n	800902a <_realloc_r+0x1e>

0800906a <_raise_r>:
 800906a:	291f      	cmp	r1, #31
 800906c:	b538      	push	{r3, r4, r5, lr}
 800906e:	4604      	mov	r4, r0
 8009070:	460d      	mov	r5, r1
 8009072:	d904      	bls.n	800907e <_raise_r+0x14>
 8009074:	2316      	movs	r3, #22
 8009076:	6003      	str	r3, [r0, #0]
 8009078:	f04f 30ff 	mov.w	r0, #4294967295
 800907c:	bd38      	pop	{r3, r4, r5, pc}
 800907e:	6c42      	ldr	r2, [r0, #68]	; 0x44
 8009080:	b112      	cbz	r2, 8009088 <_raise_r+0x1e>
 8009082:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8009086:	b94b      	cbnz	r3, 800909c <_raise_r+0x32>
 8009088:	4620      	mov	r0, r4
 800908a:	f000 f831 	bl	80090f0 <_getpid_r>
 800908e:	462a      	mov	r2, r5
 8009090:	4601      	mov	r1, r0
 8009092:	4620      	mov	r0, r4
 8009094:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8009098:	f000 b818 	b.w	80090cc <_kill_r>
 800909c:	2b01      	cmp	r3, #1
 800909e:	d00a      	beq.n	80090b6 <_raise_r+0x4c>
 80090a0:	1c59      	adds	r1, r3, #1
 80090a2:	d103      	bne.n	80090ac <_raise_r+0x42>
 80090a4:	2316      	movs	r3, #22
 80090a6:	6003      	str	r3, [r0, #0]
 80090a8:	2001      	movs	r0, #1
 80090aa:	e7e7      	b.n	800907c <_raise_r+0x12>
 80090ac:	2400      	movs	r4, #0
 80090ae:	f842 4025 	str.w	r4, [r2, r5, lsl #2]
 80090b2:	4628      	mov	r0, r5
 80090b4:	4798      	blx	r3
 80090b6:	2000      	movs	r0, #0
 80090b8:	e7e0      	b.n	800907c <_raise_r+0x12>
	...

080090bc <raise>:
 80090bc:	4b02      	ldr	r3, [pc, #8]	; (80090c8 <raise+0xc>)
 80090be:	4601      	mov	r1, r0
 80090c0:	6818      	ldr	r0, [r3, #0]
 80090c2:	f7ff bfd2 	b.w	800906a <_raise_r>
 80090c6:	bf00      	nop
 80090c8:	20000014 	.word	0x20000014

080090cc <_kill_r>:
 80090cc:	b538      	push	{r3, r4, r5, lr}
 80090ce:	4d07      	ldr	r5, [pc, #28]	; (80090ec <_kill_r+0x20>)
 80090d0:	2300      	movs	r3, #0
 80090d2:	4604      	mov	r4, r0
 80090d4:	4608      	mov	r0, r1
 80090d6:	4611      	mov	r1, r2
 80090d8:	602b      	str	r3, [r5, #0]
 80090da:	f7f9 fbdd 	bl	8002898 <_kill>
 80090de:	1c43      	adds	r3, r0, #1
 80090e0:	d102      	bne.n	80090e8 <_kill_r+0x1c>
 80090e2:	682b      	ldr	r3, [r5, #0]
 80090e4:	b103      	cbz	r3, 80090e8 <_kill_r+0x1c>
 80090e6:	6023      	str	r3, [r4, #0]
 80090e8:	bd38      	pop	{r3, r4, r5, pc}
 80090ea:	bf00      	nop
 80090ec:	200006b8 	.word	0x200006b8

080090f0 <_getpid_r>:
 80090f0:	f7f9 bbca 	b.w	8002888 <_getpid>

080090f4 <__sread>:
 80090f4:	b510      	push	{r4, lr}
 80090f6:	460c      	mov	r4, r1
 80090f8:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80090fc:	f000 f89c 	bl	8009238 <_read_r>
 8009100:	2800      	cmp	r0, #0
 8009102:	bfab      	itete	ge
 8009104:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8009106:	89a3      	ldrhlt	r3, [r4, #12]
 8009108:	181b      	addge	r3, r3, r0
 800910a:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 800910e:	bfac      	ite	ge
 8009110:	6563      	strge	r3, [r4, #84]	; 0x54
 8009112:	81a3      	strhlt	r3, [r4, #12]
 8009114:	bd10      	pop	{r4, pc}

08009116 <__swrite>:
 8009116:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800911a:	461f      	mov	r7, r3
 800911c:	898b      	ldrh	r3, [r1, #12]
 800911e:	05db      	lsls	r3, r3, #23
 8009120:	4605      	mov	r5, r0
 8009122:	460c      	mov	r4, r1
 8009124:	4616      	mov	r6, r2
 8009126:	d505      	bpl.n	8009134 <__swrite+0x1e>
 8009128:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800912c:	2302      	movs	r3, #2
 800912e:	2200      	movs	r2, #0
 8009130:	f000 f868 	bl	8009204 <_lseek_r>
 8009134:	89a3      	ldrh	r3, [r4, #12]
 8009136:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800913a:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 800913e:	81a3      	strh	r3, [r4, #12]
 8009140:	4632      	mov	r2, r6
 8009142:	463b      	mov	r3, r7
 8009144:	4628      	mov	r0, r5
 8009146:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800914a:	f000 b817 	b.w	800917c <_write_r>

0800914e <__sseek>:
 800914e:	b510      	push	{r4, lr}
 8009150:	460c      	mov	r4, r1
 8009152:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009156:	f000 f855 	bl	8009204 <_lseek_r>
 800915a:	1c43      	adds	r3, r0, #1
 800915c:	89a3      	ldrh	r3, [r4, #12]
 800915e:	bf15      	itete	ne
 8009160:	6560      	strne	r0, [r4, #84]	; 0x54
 8009162:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8009166:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 800916a:	81a3      	strheq	r3, [r4, #12]
 800916c:	bf18      	it	ne
 800916e:	81a3      	strhne	r3, [r4, #12]
 8009170:	bd10      	pop	{r4, pc}

08009172 <__sclose>:
 8009172:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8009176:	f000 b813 	b.w	80091a0 <_close_r>
	...

0800917c <_write_r>:
 800917c:	b538      	push	{r3, r4, r5, lr}
 800917e:	4d07      	ldr	r5, [pc, #28]	; (800919c <_write_r+0x20>)
 8009180:	4604      	mov	r4, r0
 8009182:	4608      	mov	r0, r1
 8009184:	4611      	mov	r1, r2
 8009186:	2200      	movs	r2, #0
 8009188:	602a      	str	r2, [r5, #0]
 800918a:	461a      	mov	r2, r3
 800918c:	f7f9 fbbb 	bl	8002906 <_write>
 8009190:	1c43      	adds	r3, r0, #1
 8009192:	d102      	bne.n	800919a <_write_r+0x1e>
 8009194:	682b      	ldr	r3, [r5, #0]
 8009196:	b103      	cbz	r3, 800919a <_write_r+0x1e>
 8009198:	6023      	str	r3, [r4, #0]
 800919a:	bd38      	pop	{r3, r4, r5, pc}
 800919c:	200006b8 	.word	0x200006b8

080091a0 <_close_r>:
 80091a0:	b538      	push	{r3, r4, r5, lr}
 80091a2:	4d06      	ldr	r5, [pc, #24]	; (80091bc <_close_r+0x1c>)
 80091a4:	2300      	movs	r3, #0
 80091a6:	4604      	mov	r4, r0
 80091a8:	4608      	mov	r0, r1
 80091aa:	602b      	str	r3, [r5, #0]
 80091ac:	f7f9 fbc7 	bl	800293e <_close>
 80091b0:	1c43      	adds	r3, r0, #1
 80091b2:	d102      	bne.n	80091ba <_close_r+0x1a>
 80091b4:	682b      	ldr	r3, [r5, #0]
 80091b6:	b103      	cbz	r3, 80091ba <_close_r+0x1a>
 80091b8:	6023      	str	r3, [r4, #0]
 80091ba:	bd38      	pop	{r3, r4, r5, pc}
 80091bc:	200006b8 	.word	0x200006b8

080091c0 <_fstat_r>:
 80091c0:	b538      	push	{r3, r4, r5, lr}
 80091c2:	4d07      	ldr	r5, [pc, #28]	; (80091e0 <_fstat_r+0x20>)
 80091c4:	2300      	movs	r3, #0
 80091c6:	4604      	mov	r4, r0
 80091c8:	4608      	mov	r0, r1
 80091ca:	4611      	mov	r1, r2
 80091cc:	602b      	str	r3, [r5, #0]
 80091ce:	f7f9 fbc2 	bl	8002956 <_fstat>
 80091d2:	1c43      	adds	r3, r0, #1
 80091d4:	d102      	bne.n	80091dc <_fstat_r+0x1c>
 80091d6:	682b      	ldr	r3, [r5, #0]
 80091d8:	b103      	cbz	r3, 80091dc <_fstat_r+0x1c>
 80091da:	6023      	str	r3, [r4, #0]
 80091dc:	bd38      	pop	{r3, r4, r5, pc}
 80091de:	bf00      	nop
 80091e0:	200006b8 	.word	0x200006b8

080091e4 <_isatty_r>:
 80091e4:	b538      	push	{r3, r4, r5, lr}
 80091e6:	4d06      	ldr	r5, [pc, #24]	; (8009200 <_isatty_r+0x1c>)
 80091e8:	2300      	movs	r3, #0
 80091ea:	4604      	mov	r4, r0
 80091ec:	4608      	mov	r0, r1
 80091ee:	602b      	str	r3, [r5, #0]
 80091f0:	f7f9 fbc1 	bl	8002976 <_isatty>
 80091f4:	1c43      	adds	r3, r0, #1
 80091f6:	d102      	bne.n	80091fe <_isatty_r+0x1a>
 80091f8:	682b      	ldr	r3, [r5, #0]
 80091fa:	b103      	cbz	r3, 80091fe <_isatty_r+0x1a>
 80091fc:	6023      	str	r3, [r4, #0]
 80091fe:	bd38      	pop	{r3, r4, r5, pc}
 8009200:	200006b8 	.word	0x200006b8

08009204 <_lseek_r>:
 8009204:	b538      	push	{r3, r4, r5, lr}
 8009206:	4d07      	ldr	r5, [pc, #28]	; (8009224 <_lseek_r+0x20>)
 8009208:	4604      	mov	r4, r0
 800920a:	4608      	mov	r0, r1
 800920c:	4611      	mov	r1, r2
 800920e:	2200      	movs	r2, #0
 8009210:	602a      	str	r2, [r5, #0]
 8009212:	461a      	mov	r2, r3
 8009214:	f7f9 fbba 	bl	800298c <_lseek>
 8009218:	1c43      	adds	r3, r0, #1
 800921a:	d102      	bne.n	8009222 <_lseek_r+0x1e>
 800921c:	682b      	ldr	r3, [r5, #0]
 800921e:	b103      	cbz	r3, 8009222 <_lseek_r+0x1e>
 8009220:	6023      	str	r3, [r4, #0]
 8009222:	bd38      	pop	{r3, r4, r5, pc}
 8009224:	200006b8 	.word	0x200006b8

08009228 <_malloc_usable_size_r>:
 8009228:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800922c:	1f18      	subs	r0, r3, #4
 800922e:	2b00      	cmp	r3, #0
 8009230:	bfbc      	itt	lt
 8009232:	580b      	ldrlt	r3, [r1, r0]
 8009234:	18c0      	addlt	r0, r0, r3
 8009236:	4770      	bx	lr

08009238 <_read_r>:
 8009238:	b538      	push	{r3, r4, r5, lr}
 800923a:	4d07      	ldr	r5, [pc, #28]	; (8009258 <_read_r+0x20>)
 800923c:	4604      	mov	r4, r0
 800923e:	4608      	mov	r0, r1
 8009240:	4611      	mov	r1, r2
 8009242:	2200      	movs	r2, #0
 8009244:	602a      	str	r2, [r5, #0]
 8009246:	461a      	mov	r2, r3
 8009248:	f7f9 fb40 	bl	80028cc <_read>
 800924c:	1c43      	adds	r3, r0, #1
 800924e:	d102      	bne.n	8009256 <_read_r+0x1e>
 8009250:	682b      	ldr	r3, [r5, #0]
 8009252:	b103      	cbz	r3, 8009256 <_read_r+0x1e>
 8009254:	6023      	str	r3, [r4, #0]
 8009256:	bd38      	pop	{r3, r4, r5, pc}
 8009258:	200006b8 	.word	0x200006b8

0800925c <_init>:
 800925c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800925e:	bf00      	nop
 8009260:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8009262:	bc08      	pop	{r3}
 8009264:	469e      	mov	lr, r3
 8009266:	4770      	bx	lr

08009268 <_fini>:
 8009268:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800926a:	bf00      	nop
 800926c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800926e:	bc08      	pop	{r3}
 8009270:	469e      	mov	lr, r3
 8009272:	4770      	bx	lr
