
project_flash_trial.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001bc  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         000060c0  080001bc  080001bc  000101bc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000070  0800627c  0800627c  0001627c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  080062ec  080062ec  0002008c  2**0
                  CONTENTS
  4 .ARM          00000008  080062ec  080062ec  000162ec  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  080062f4  080062f4  0002008c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  080062f4  080062f4  000162f4  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  080062f8  080062f8  000162f8  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000008c  20000000  080062fc  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0000020c  2000008c  08006388  0002008c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20000298  08006388  00020298  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002008c  2**0
                  CONTENTS, READONLY
 12 .comment      00000043  00000000  00000000  000200bc  2**0
                  CONTENTS, READONLY
 13 .debug_info   00016715  00000000  00000000  000200ff  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_abbrev 000033cc  00000000  00000000  00036814  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_aranges 00001230  00000000  00000000  00039be0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_rnglists 00000df9  00000000  00000000  0003ae10  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_macro  0002bb4f  00000000  00000000  0003bc09  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_line   0001806d  00000000  00000000  00067758  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_str    00107b04  00000000  00000000  0007f7c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_frame  00004994  00000000  00000000  001872cc  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000070  00000000  00000000  0018bc60  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001bc <__do_global_dtors_aux>:
 80001bc:	b510      	push	{r4, lr}
 80001be:	4c05      	ldr	r4, [pc, #20]	; (80001d4 <__do_global_dtors_aux+0x18>)
 80001c0:	7823      	ldrb	r3, [r4, #0]
 80001c2:	b933      	cbnz	r3, 80001d2 <__do_global_dtors_aux+0x16>
 80001c4:	4b04      	ldr	r3, [pc, #16]	; (80001d8 <__do_global_dtors_aux+0x1c>)
 80001c6:	b113      	cbz	r3, 80001ce <__do_global_dtors_aux+0x12>
 80001c8:	4804      	ldr	r0, [pc, #16]	; (80001dc <__do_global_dtors_aux+0x20>)
 80001ca:	f3af 8000 	nop.w
 80001ce:	2301      	movs	r3, #1
 80001d0:	7023      	strb	r3, [r4, #0]
 80001d2:	bd10      	pop	{r4, pc}
 80001d4:	2000008c 	.word	0x2000008c
 80001d8:	00000000 	.word	0x00000000
 80001dc:	08006264 	.word	0x08006264

080001e0 <frame_dummy>:
 80001e0:	b508      	push	{r3, lr}
 80001e2:	4b03      	ldr	r3, [pc, #12]	; (80001f0 <frame_dummy+0x10>)
 80001e4:	b11b      	cbz	r3, 80001ee <frame_dummy+0xe>
 80001e6:	4903      	ldr	r1, [pc, #12]	; (80001f4 <frame_dummy+0x14>)
 80001e8:	4803      	ldr	r0, [pc, #12]	; (80001f8 <frame_dummy+0x18>)
 80001ea:	f3af 8000 	nop.w
 80001ee:	bd08      	pop	{r3, pc}
 80001f0:	00000000 	.word	0x00000000
 80001f4:	20000090 	.word	0x20000090
 80001f8:	08006264 	.word	0x08006264

080001fc <__aeabi_uldivmod>:
 80001fc:	b953      	cbnz	r3, 8000214 <__aeabi_uldivmod+0x18>
 80001fe:	b94a      	cbnz	r2, 8000214 <__aeabi_uldivmod+0x18>
 8000200:	2900      	cmp	r1, #0
 8000202:	bf08      	it	eq
 8000204:	2800      	cmpeq	r0, #0
 8000206:	bf1c      	itt	ne
 8000208:	f04f 31ff 	movne.w	r1, #4294967295
 800020c:	f04f 30ff 	movne.w	r0, #4294967295
 8000210:	f000 b970 	b.w	80004f4 <__aeabi_idiv0>
 8000214:	f1ad 0c08 	sub.w	ip, sp, #8
 8000218:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 800021c:	f000 f806 	bl	800022c <__udivmoddi4>
 8000220:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000224:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000228:	b004      	add	sp, #16
 800022a:	4770      	bx	lr

0800022c <__udivmoddi4>:
 800022c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000230:	9e08      	ldr	r6, [sp, #32]
 8000232:	460d      	mov	r5, r1
 8000234:	4604      	mov	r4, r0
 8000236:	460f      	mov	r7, r1
 8000238:	2b00      	cmp	r3, #0
 800023a:	d14a      	bne.n	80002d2 <__udivmoddi4+0xa6>
 800023c:	428a      	cmp	r2, r1
 800023e:	4694      	mov	ip, r2
 8000240:	d965      	bls.n	800030e <__udivmoddi4+0xe2>
 8000242:	fab2 f382 	clz	r3, r2
 8000246:	b143      	cbz	r3, 800025a <__udivmoddi4+0x2e>
 8000248:	fa02 fc03 	lsl.w	ip, r2, r3
 800024c:	f1c3 0220 	rsb	r2, r3, #32
 8000250:	409f      	lsls	r7, r3
 8000252:	fa20 f202 	lsr.w	r2, r0, r2
 8000256:	4317      	orrs	r7, r2
 8000258:	409c      	lsls	r4, r3
 800025a:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 800025e:	fa1f f58c 	uxth.w	r5, ip
 8000262:	fbb7 f1fe 	udiv	r1, r7, lr
 8000266:	0c22      	lsrs	r2, r4, #16
 8000268:	fb0e 7711 	mls	r7, lr, r1, r7
 800026c:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 8000270:	fb01 f005 	mul.w	r0, r1, r5
 8000274:	4290      	cmp	r0, r2
 8000276:	d90a      	bls.n	800028e <__udivmoddi4+0x62>
 8000278:	eb1c 0202 	adds.w	r2, ip, r2
 800027c:	f101 37ff 	add.w	r7, r1, #4294967295
 8000280:	f080 811c 	bcs.w	80004bc <__udivmoddi4+0x290>
 8000284:	4290      	cmp	r0, r2
 8000286:	f240 8119 	bls.w	80004bc <__udivmoddi4+0x290>
 800028a:	3902      	subs	r1, #2
 800028c:	4462      	add	r2, ip
 800028e:	1a12      	subs	r2, r2, r0
 8000290:	b2a4      	uxth	r4, r4
 8000292:	fbb2 f0fe 	udiv	r0, r2, lr
 8000296:	fb0e 2210 	mls	r2, lr, r0, r2
 800029a:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 800029e:	fb00 f505 	mul.w	r5, r0, r5
 80002a2:	42a5      	cmp	r5, r4
 80002a4:	d90a      	bls.n	80002bc <__udivmoddi4+0x90>
 80002a6:	eb1c 0404 	adds.w	r4, ip, r4
 80002aa:	f100 32ff 	add.w	r2, r0, #4294967295
 80002ae:	f080 8107 	bcs.w	80004c0 <__udivmoddi4+0x294>
 80002b2:	42a5      	cmp	r5, r4
 80002b4:	f240 8104 	bls.w	80004c0 <__udivmoddi4+0x294>
 80002b8:	4464      	add	r4, ip
 80002ba:	3802      	subs	r0, #2
 80002bc:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 80002c0:	1b64      	subs	r4, r4, r5
 80002c2:	2100      	movs	r1, #0
 80002c4:	b11e      	cbz	r6, 80002ce <__udivmoddi4+0xa2>
 80002c6:	40dc      	lsrs	r4, r3
 80002c8:	2300      	movs	r3, #0
 80002ca:	e9c6 4300 	strd	r4, r3, [r6]
 80002ce:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002d2:	428b      	cmp	r3, r1
 80002d4:	d908      	bls.n	80002e8 <__udivmoddi4+0xbc>
 80002d6:	2e00      	cmp	r6, #0
 80002d8:	f000 80ed 	beq.w	80004b6 <__udivmoddi4+0x28a>
 80002dc:	2100      	movs	r1, #0
 80002de:	e9c6 0500 	strd	r0, r5, [r6]
 80002e2:	4608      	mov	r0, r1
 80002e4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80002e8:	fab3 f183 	clz	r1, r3
 80002ec:	2900      	cmp	r1, #0
 80002ee:	d149      	bne.n	8000384 <__udivmoddi4+0x158>
 80002f0:	42ab      	cmp	r3, r5
 80002f2:	d302      	bcc.n	80002fa <__udivmoddi4+0xce>
 80002f4:	4282      	cmp	r2, r0
 80002f6:	f200 80f8 	bhi.w	80004ea <__udivmoddi4+0x2be>
 80002fa:	1a84      	subs	r4, r0, r2
 80002fc:	eb65 0203 	sbc.w	r2, r5, r3
 8000300:	2001      	movs	r0, #1
 8000302:	4617      	mov	r7, r2
 8000304:	2e00      	cmp	r6, #0
 8000306:	d0e2      	beq.n	80002ce <__udivmoddi4+0xa2>
 8000308:	e9c6 4700 	strd	r4, r7, [r6]
 800030c:	e7df      	b.n	80002ce <__udivmoddi4+0xa2>
 800030e:	b902      	cbnz	r2, 8000312 <__udivmoddi4+0xe6>
 8000310:	deff      	udf	#255	; 0xff
 8000312:	fab2 f382 	clz	r3, r2
 8000316:	2b00      	cmp	r3, #0
 8000318:	f040 8090 	bne.w	800043c <__udivmoddi4+0x210>
 800031c:	1a8a      	subs	r2, r1, r2
 800031e:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000322:	fa1f fe8c 	uxth.w	lr, ip
 8000326:	2101      	movs	r1, #1
 8000328:	fbb2 f5f7 	udiv	r5, r2, r7
 800032c:	fb07 2015 	mls	r0, r7, r5, r2
 8000330:	0c22      	lsrs	r2, r4, #16
 8000332:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 8000336:	fb0e f005 	mul.w	r0, lr, r5
 800033a:	4290      	cmp	r0, r2
 800033c:	d908      	bls.n	8000350 <__udivmoddi4+0x124>
 800033e:	eb1c 0202 	adds.w	r2, ip, r2
 8000342:	f105 38ff 	add.w	r8, r5, #4294967295
 8000346:	d202      	bcs.n	800034e <__udivmoddi4+0x122>
 8000348:	4290      	cmp	r0, r2
 800034a:	f200 80cb 	bhi.w	80004e4 <__udivmoddi4+0x2b8>
 800034e:	4645      	mov	r5, r8
 8000350:	1a12      	subs	r2, r2, r0
 8000352:	b2a4      	uxth	r4, r4
 8000354:	fbb2 f0f7 	udiv	r0, r2, r7
 8000358:	fb07 2210 	mls	r2, r7, r0, r2
 800035c:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000360:	fb0e fe00 	mul.w	lr, lr, r0
 8000364:	45a6      	cmp	lr, r4
 8000366:	d908      	bls.n	800037a <__udivmoddi4+0x14e>
 8000368:	eb1c 0404 	adds.w	r4, ip, r4
 800036c:	f100 32ff 	add.w	r2, r0, #4294967295
 8000370:	d202      	bcs.n	8000378 <__udivmoddi4+0x14c>
 8000372:	45a6      	cmp	lr, r4
 8000374:	f200 80bb 	bhi.w	80004ee <__udivmoddi4+0x2c2>
 8000378:	4610      	mov	r0, r2
 800037a:	eba4 040e 	sub.w	r4, r4, lr
 800037e:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 8000382:	e79f      	b.n	80002c4 <__udivmoddi4+0x98>
 8000384:	f1c1 0720 	rsb	r7, r1, #32
 8000388:	408b      	lsls	r3, r1
 800038a:	fa22 fc07 	lsr.w	ip, r2, r7
 800038e:	ea4c 0c03 	orr.w	ip, ip, r3
 8000392:	fa05 f401 	lsl.w	r4, r5, r1
 8000396:	fa20 f307 	lsr.w	r3, r0, r7
 800039a:	40fd      	lsrs	r5, r7
 800039c:	ea4f 491c 	mov.w	r9, ip, lsr #16
 80003a0:	4323      	orrs	r3, r4
 80003a2:	fbb5 f8f9 	udiv	r8, r5, r9
 80003a6:	fa1f fe8c 	uxth.w	lr, ip
 80003aa:	fb09 5518 	mls	r5, r9, r8, r5
 80003ae:	0c1c      	lsrs	r4, r3, #16
 80003b0:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 80003b4:	fb08 f50e 	mul.w	r5, r8, lr
 80003b8:	42a5      	cmp	r5, r4
 80003ba:	fa02 f201 	lsl.w	r2, r2, r1
 80003be:	fa00 f001 	lsl.w	r0, r0, r1
 80003c2:	d90b      	bls.n	80003dc <__udivmoddi4+0x1b0>
 80003c4:	eb1c 0404 	adds.w	r4, ip, r4
 80003c8:	f108 3aff 	add.w	sl, r8, #4294967295
 80003cc:	f080 8088 	bcs.w	80004e0 <__udivmoddi4+0x2b4>
 80003d0:	42a5      	cmp	r5, r4
 80003d2:	f240 8085 	bls.w	80004e0 <__udivmoddi4+0x2b4>
 80003d6:	f1a8 0802 	sub.w	r8, r8, #2
 80003da:	4464      	add	r4, ip
 80003dc:	1b64      	subs	r4, r4, r5
 80003de:	b29d      	uxth	r5, r3
 80003e0:	fbb4 f3f9 	udiv	r3, r4, r9
 80003e4:	fb09 4413 	mls	r4, r9, r3, r4
 80003e8:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 80003ec:	fb03 fe0e 	mul.w	lr, r3, lr
 80003f0:	45a6      	cmp	lr, r4
 80003f2:	d908      	bls.n	8000406 <__udivmoddi4+0x1da>
 80003f4:	eb1c 0404 	adds.w	r4, ip, r4
 80003f8:	f103 35ff 	add.w	r5, r3, #4294967295
 80003fc:	d26c      	bcs.n	80004d8 <__udivmoddi4+0x2ac>
 80003fe:	45a6      	cmp	lr, r4
 8000400:	d96a      	bls.n	80004d8 <__udivmoddi4+0x2ac>
 8000402:	3b02      	subs	r3, #2
 8000404:	4464      	add	r4, ip
 8000406:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800040a:	fba3 9502 	umull	r9, r5, r3, r2
 800040e:	eba4 040e 	sub.w	r4, r4, lr
 8000412:	42ac      	cmp	r4, r5
 8000414:	46c8      	mov	r8, r9
 8000416:	46ae      	mov	lr, r5
 8000418:	d356      	bcc.n	80004c8 <__udivmoddi4+0x29c>
 800041a:	d053      	beq.n	80004c4 <__udivmoddi4+0x298>
 800041c:	b156      	cbz	r6, 8000434 <__udivmoddi4+0x208>
 800041e:	ebb0 0208 	subs.w	r2, r0, r8
 8000422:	eb64 040e 	sbc.w	r4, r4, lr
 8000426:	fa04 f707 	lsl.w	r7, r4, r7
 800042a:	40ca      	lsrs	r2, r1
 800042c:	40cc      	lsrs	r4, r1
 800042e:	4317      	orrs	r7, r2
 8000430:	e9c6 7400 	strd	r7, r4, [r6]
 8000434:	4618      	mov	r0, r3
 8000436:	2100      	movs	r1, #0
 8000438:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800043c:	f1c3 0120 	rsb	r1, r3, #32
 8000440:	fa02 fc03 	lsl.w	ip, r2, r3
 8000444:	fa20 f201 	lsr.w	r2, r0, r1
 8000448:	fa25 f101 	lsr.w	r1, r5, r1
 800044c:	409d      	lsls	r5, r3
 800044e:	432a      	orrs	r2, r5
 8000450:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000454:	fa1f fe8c 	uxth.w	lr, ip
 8000458:	fbb1 f0f7 	udiv	r0, r1, r7
 800045c:	fb07 1510 	mls	r5, r7, r0, r1
 8000460:	0c11      	lsrs	r1, r2, #16
 8000462:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 8000466:	fb00 f50e 	mul.w	r5, r0, lr
 800046a:	428d      	cmp	r5, r1
 800046c:	fa04 f403 	lsl.w	r4, r4, r3
 8000470:	d908      	bls.n	8000484 <__udivmoddi4+0x258>
 8000472:	eb1c 0101 	adds.w	r1, ip, r1
 8000476:	f100 38ff 	add.w	r8, r0, #4294967295
 800047a:	d22f      	bcs.n	80004dc <__udivmoddi4+0x2b0>
 800047c:	428d      	cmp	r5, r1
 800047e:	d92d      	bls.n	80004dc <__udivmoddi4+0x2b0>
 8000480:	3802      	subs	r0, #2
 8000482:	4461      	add	r1, ip
 8000484:	1b49      	subs	r1, r1, r5
 8000486:	b292      	uxth	r2, r2
 8000488:	fbb1 f5f7 	udiv	r5, r1, r7
 800048c:	fb07 1115 	mls	r1, r7, r5, r1
 8000490:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000494:	fb05 f10e 	mul.w	r1, r5, lr
 8000498:	4291      	cmp	r1, r2
 800049a:	d908      	bls.n	80004ae <__udivmoddi4+0x282>
 800049c:	eb1c 0202 	adds.w	r2, ip, r2
 80004a0:	f105 38ff 	add.w	r8, r5, #4294967295
 80004a4:	d216      	bcs.n	80004d4 <__udivmoddi4+0x2a8>
 80004a6:	4291      	cmp	r1, r2
 80004a8:	d914      	bls.n	80004d4 <__udivmoddi4+0x2a8>
 80004aa:	3d02      	subs	r5, #2
 80004ac:	4462      	add	r2, ip
 80004ae:	1a52      	subs	r2, r2, r1
 80004b0:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 80004b4:	e738      	b.n	8000328 <__udivmoddi4+0xfc>
 80004b6:	4631      	mov	r1, r6
 80004b8:	4630      	mov	r0, r6
 80004ba:	e708      	b.n	80002ce <__udivmoddi4+0xa2>
 80004bc:	4639      	mov	r1, r7
 80004be:	e6e6      	b.n	800028e <__udivmoddi4+0x62>
 80004c0:	4610      	mov	r0, r2
 80004c2:	e6fb      	b.n	80002bc <__udivmoddi4+0x90>
 80004c4:	4548      	cmp	r0, r9
 80004c6:	d2a9      	bcs.n	800041c <__udivmoddi4+0x1f0>
 80004c8:	ebb9 0802 	subs.w	r8, r9, r2
 80004cc:	eb65 0e0c 	sbc.w	lr, r5, ip
 80004d0:	3b01      	subs	r3, #1
 80004d2:	e7a3      	b.n	800041c <__udivmoddi4+0x1f0>
 80004d4:	4645      	mov	r5, r8
 80004d6:	e7ea      	b.n	80004ae <__udivmoddi4+0x282>
 80004d8:	462b      	mov	r3, r5
 80004da:	e794      	b.n	8000406 <__udivmoddi4+0x1da>
 80004dc:	4640      	mov	r0, r8
 80004de:	e7d1      	b.n	8000484 <__udivmoddi4+0x258>
 80004e0:	46d0      	mov	r8, sl
 80004e2:	e77b      	b.n	80003dc <__udivmoddi4+0x1b0>
 80004e4:	3d02      	subs	r5, #2
 80004e6:	4462      	add	r2, ip
 80004e8:	e732      	b.n	8000350 <__udivmoddi4+0x124>
 80004ea:	4608      	mov	r0, r1
 80004ec:	e70a      	b.n	8000304 <__udivmoddi4+0xd8>
 80004ee:	4464      	add	r4, ip
 80004f0:	3802      	subs	r0, #2
 80004f2:	e742      	b.n	800037a <__udivmoddi4+0x14e>

080004f4 <__aeabi_idiv0>:
 80004f4:	4770      	bx	lr
 80004f6:	bf00      	nop

080004f8 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80004f8:	b580      	push	{r7, lr}
 80004fa:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80004fc:	f001 fc80 	bl	8001e00 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000500:	f000 f82a 	bl	8000558 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8000504:	f000 f93e 	bl	8000784 <MX_GPIO_Init>
  MX_I2C2_Init();
 8000508:	f000 f878 	bl	80005fc <MX_I2C2_Init>
  MX_OCTOSPI1_Init();
 800050c:	f000 f8b6 	bl	800067c <MX_OCTOSPI1_Init>
  MX_USART1_UART_Init();
 8000510:	f000 f8ec 	bl	80006ec <MX_USART1_UART_Init>
  /* USER CODE BEGIN 2 */

  // initiate humidity sensor
  BSP_HSENSOR_Init();
 8000514:	f000 faee 	bl	8000af4 <BSP_HSENSOR_Init>
  // initiate magnetic sensor
  BSP_MAGNETO_Init();
 8000518:	f000 fb0c 	bl	8000b34 <BSP_MAGNETO_Init>
  // initiate pressure sensor
  BSP_PSENSOR_Init();
 800051c:	f000 fb36 	bl	8000b8c <BSP_PSENSOR_Init>
  // initiate gyroscope sensor
  BSP_ACCELERO_Init();
 8000520:	f000 faaa 	bl	8000a78 <BSP_ACCELERO_Init>

  if (BSP_QSPI_Init() != QSPI_OK) {
 8000524:	f000 fb52 	bl	8000bcc <BSP_QSPI_Init>
 8000528:	4603      	mov	r3, r0
 800052a:	2b00      	cmp	r3, #0
 800052c:	d001      	beq.n	8000532 <main+0x3a>
  	  Error_Handler();
 800052e:	f000 f94d 	bl	80007cc <Error_Handler>
//  struct flash_data_type flash_data_1;

//  uint8_t size;
//  size = sizeof(flash_data_1);

  if (BSP_QSPI_Erase_Block(base_addr_bitmap_1) != QSPI_OK) {
 8000532:	f44f 3080 	mov.w	r0, #65536	; 0x10000
 8000536:	f000 fbc7 	bl	8000cc8 <BSP_QSPI_Erase_Block>
 800053a:	4603      	mov	r3, r0
 800053c:	2b00      	cmp	r3, #0
 800053e:	d001      	beq.n	8000544 <main+0x4c>
    Error_Handler();
 8000540:	f000 f944 	bl	80007cc <Error_Handler>
  }

  if (BSP_QSPI_Erase_Block(base_addr_data_1) != QSPI_OK) {
 8000544:	f44f 3000 	mov.w	r0, #131072	; 0x20000
 8000548:	f000 fbbe 	bl	8000cc8 <BSP_QSPI_Erase_Block>
 800054c:	4603      	mov	r3, r0
 800054e:	2b00      	cmp	r3, #0
 8000550:	d001      	beq.n	8000556 <main+0x5e>
      Error_Handler();
 8000552:	f000 f93b 	bl	80007cc <Error_Handler>

  /* USER CODE END 2 */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000556:	e7fe      	b.n	8000556 <main+0x5e>

08000558 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000558:	b580      	push	{r7, lr}
 800055a:	b096      	sub	sp, #88	; 0x58
 800055c:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800055e:	f107 0314 	add.w	r3, r7, #20
 8000562:	2244      	movs	r2, #68	; 0x44
 8000564:	2100      	movs	r1, #0
 8000566:	4618      	mov	r0, r3
 8000568:	f005 fe50 	bl	800620c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 800056c:	463b      	mov	r3, r7
 800056e:	2200      	movs	r2, #0
 8000570:	601a      	str	r2, [r3, #0]
 8000572:	605a      	str	r2, [r3, #4]
 8000574:	609a      	str	r2, [r3, #8]
 8000576:	60da      	str	r2, [r3, #12]
 8000578:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  if (HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST) != HAL_OK)
 800057a:	2000      	movs	r0, #0
 800057c:	f003 fb4a 	bl	8003c14 <HAL_PWREx_ControlVoltageScaling>
 8000580:	4603      	mov	r3, r0
 8000582:	2b00      	cmp	r3, #0
 8000584:	d001      	beq.n	800058a <SystemClock_Config+0x32>
  {
    Error_Handler();
 8000586:	f000 f921 	bl	80007cc <Error_Handler>
  }

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_MSI;
 800058a:	2310      	movs	r3, #16
 800058c:	617b      	str	r3, [r7, #20]
  RCC_OscInitStruct.MSIState = RCC_MSI_ON;
 800058e:	2301      	movs	r3, #1
 8000590:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.MSICalibrationValue = 0;
 8000592:	2300      	movs	r3, #0
 8000594:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.MSIClockRange = RCC_MSIRANGE_6;
 8000596:	2360      	movs	r3, #96	; 0x60
 8000598:	637b      	str	r3, [r7, #52]	; 0x34
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 800059a:	2302      	movs	r3, #2
 800059c:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_MSI;
 800059e:	2301      	movs	r3, #1
 80005a0:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLM = 1;
 80005a2:	2301      	movs	r3, #1
 80005a4:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLN = 60;
 80005a6:	233c      	movs	r3, #60	; 0x3c
 80005a8:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80005aa:	2302      	movs	r3, #2
 80005ac:	64fb      	str	r3, [r7, #76]	; 0x4c
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 80005ae:	2302      	movs	r3, #2
 80005b0:	653b      	str	r3, [r7, #80]	; 0x50
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 80005b2:	2302      	movs	r3, #2
 80005b4:	657b      	str	r3, [r7, #84]	; 0x54
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80005b6:	f107 0314 	add.w	r3, r7, #20
 80005ba:	4618      	mov	r0, r3
 80005bc:	f003 fbce 	bl	8003d5c <HAL_RCC_OscConfig>
 80005c0:	4603      	mov	r3, r0
 80005c2:	2b00      	cmp	r3, #0
 80005c4:	d001      	beq.n	80005ca <SystemClock_Config+0x72>
  {
    Error_Handler();
 80005c6:	f000 f901 	bl	80007cc <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80005ca:	230f      	movs	r3, #15
 80005cc:	603b      	str	r3, [r7, #0]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80005ce:	2303      	movs	r3, #3
 80005d0:	607b      	str	r3, [r7, #4]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80005d2:	2300      	movs	r3, #0
 80005d4:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80005d6:	2300      	movs	r3, #0
 80005d8:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80005da:	2300      	movs	r3, #0
 80005dc:	613b      	str	r3, [r7, #16]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80005de:	463b      	mov	r3, r7
 80005e0:	2105      	movs	r1, #5
 80005e2:	4618      	mov	r0, r3
 80005e4:	f003 ffd4 	bl	8004590 <HAL_RCC_ClockConfig>
 80005e8:	4603      	mov	r3, r0
 80005ea:	2b00      	cmp	r3, #0
 80005ec:	d001      	beq.n	80005f2 <SystemClock_Config+0x9a>
  {
    Error_Handler();
 80005ee:	f000 f8ed 	bl	80007cc <Error_Handler>
  }
}
 80005f2:	bf00      	nop
 80005f4:	3758      	adds	r7, #88	; 0x58
 80005f6:	46bd      	mov	sp, r7
 80005f8:	bd80      	pop	{r7, pc}
	...

080005fc <MX_I2C2_Init>:
  * @brief I2C2 Initialization Function
  * @param None
  * @retval None
  */
static void MX_I2C2_Init(void)
{
 80005fc:	b580      	push	{r7, lr}
 80005fe:	af00      	add	r7, sp, #0
  /* USER CODE END I2C2_Init 0 */

  /* USER CODE BEGIN I2C2_Init 1 */

  /* USER CODE END I2C2_Init 1 */
  hi2c2.Instance = I2C2;
 8000600:	4b1b      	ldr	r3, [pc, #108]	; (8000670 <MX_I2C2_Init+0x74>)
 8000602:	4a1c      	ldr	r2, [pc, #112]	; (8000674 <MX_I2C2_Init+0x78>)
 8000604:	601a      	str	r2, [r3, #0]
  hi2c2.Init.Timing = 0x307075B1;
 8000606:	4b1a      	ldr	r3, [pc, #104]	; (8000670 <MX_I2C2_Init+0x74>)
 8000608:	4a1b      	ldr	r2, [pc, #108]	; (8000678 <MX_I2C2_Init+0x7c>)
 800060a:	605a      	str	r2, [r3, #4]
  hi2c2.Init.OwnAddress1 = 0;
 800060c:	4b18      	ldr	r3, [pc, #96]	; (8000670 <MX_I2C2_Init+0x74>)
 800060e:	2200      	movs	r2, #0
 8000610:	609a      	str	r2, [r3, #8]
  hi2c2.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8000612:	4b17      	ldr	r3, [pc, #92]	; (8000670 <MX_I2C2_Init+0x74>)
 8000614:	2201      	movs	r2, #1
 8000616:	60da      	str	r2, [r3, #12]
  hi2c2.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8000618:	4b15      	ldr	r3, [pc, #84]	; (8000670 <MX_I2C2_Init+0x74>)
 800061a:	2200      	movs	r2, #0
 800061c:	611a      	str	r2, [r3, #16]
  hi2c2.Init.OwnAddress2 = 0;
 800061e:	4b14      	ldr	r3, [pc, #80]	; (8000670 <MX_I2C2_Init+0x74>)
 8000620:	2200      	movs	r2, #0
 8000622:	615a      	str	r2, [r3, #20]
  hi2c2.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8000624:	4b12      	ldr	r3, [pc, #72]	; (8000670 <MX_I2C2_Init+0x74>)
 8000626:	2200      	movs	r2, #0
 8000628:	619a      	str	r2, [r3, #24]
  hi2c2.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800062a:	4b11      	ldr	r3, [pc, #68]	; (8000670 <MX_I2C2_Init+0x74>)
 800062c:	2200      	movs	r2, #0
 800062e:	61da      	str	r2, [r3, #28]
  hi2c2.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8000630:	4b0f      	ldr	r3, [pc, #60]	; (8000670 <MX_I2C2_Init+0x74>)
 8000632:	2200      	movs	r2, #0
 8000634:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c2) != HAL_OK)
 8000636:	480e      	ldr	r0, [pc, #56]	; (8000670 <MX_I2C2_Init+0x74>)
 8000638:	f001 ffec 	bl	8002614 <HAL_I2C_Init>
 800063c:	4603      	mov	r3, r0
 800063e:	2b00      	cmp	r3, #0
 8000640:	d001      	beq.n	8000646 <MX_I2C2_Init+0x4a>
  {
    Error_Handler();
 8000642:	f000 f8c3 	bl	80007cc <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c2, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8000646:	2100      	movs	r1, #0
 8000648:	4809      	ldr	r0, [pc, #36]	; (8000670 <MX_I2C2_Init+0x74>)
 800064a:	f002 fd93 	bl	8003174 <HAL_I2CEx_ConfigAnalogFilter>
 800064e:	4603      	mov	r3, r0
 8000650:	2b00      	cmp	r3, #0
 8000652:	d001      	beq.n	8000658 <MX_I2C2_Init+0x5c>
  {
    Error_Handler();
 8000654:	f000 f8ba 	bl	80007cc <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c2, 0) != HAL_OK)
 8000658:	2100      	movs	r1, #0
 800065a:	4805      	ldr	r0, [pc, #20]	; (8000670 <MX_I2C2_Init+0x74>)
 800065c:	f002 fdd5 	bl	800320a <HAL_I2CEx_ConfigDigitalFilter>
 8000660:	4603      	mov	r3, r0
 8000662:	2b00      	cmp	r3, #0
 8000664:	d001      	beq.n	800066a <MX_I2C2_Init+0x6e>
  {
    Error_Handler();
 8000666:	f000 f8b1 	bl	80007cc <Error_Handler>
  }
  /* USER CODE BEGIN I2C2_Init 2 */

  /* USER CODE END I2C2_Init 2 */

}
 800066a:	bf00      	nop
 800066c:	bd80      	pop	{r7, pc}
 800066e:	bf00      	nop
 8000670:	200000a8 	.word	0x200000a8
 8000674:	40005800 	.word	0x40005800
 8000678:	307075b1 	.word	0x307075b1

0800067c <MX_OCTOSPI1_Init>:
  * @brief OCTOSPI1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_OCTOSPI1_Init(void)
{
 800067c:	b580      	push	{r7, lr}
 800067e:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN OCTOSPI1_Init 1 */

  /* USER CODE END OCTOSPI1_Init 1 */
  /* OCTOSPI1 parameter configuration*/
  hospi1.Instance = OCTOSPI1;
 8000680:	4b18      	ldr	r3, [pc, #96]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 8000682:	4a19      	ldr	r2, [pc, #100]	; (80006e8 <MX_OCTOSPI1_Init+0x6c>)
 8000684:	601a      	str	r2, [r3, #0]
  hospi1.Init.FifoThreshold = 1;
 8000686:	4b17      	ldr	r3, [pc, #92]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 8000688:	2201      	movs	r2, #1
 800068a:	605a      	str	r2, [r3, #4]
  hospi1.Init.DualQuad = HAL_OSPI_DUALQUAD_DISABLE;
 800068c:	4b15      	ldr	r3, [pc, #84]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 800068e:	2200      	movs	r2, #0
 8000690:	609a      	str	r2, [r3, #8]
  hospi1.Init.MemoryType = HAL_OSPI_MEMTYPE_MACRONIX;
 8000692:	4b14      	ldr	r3, [pc, #80]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 8000694:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000698:	60da      	str	r2, [r3, #12]
  hospi1.Init.DeviceSize = 32;
 800069a:	4b12      	ldr	r3, [pc, #72]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 800069c:	2220      	movs	r2, #32
 800069e:	611a      	str	r2, [r3, #16]
  hospi1.Init.ChipSelectHighTime = 1;
 80006a0:	4b10      	ldr	r3, [pc, #64]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 80006a2:	2201      	movs	r2, #1
 80006a4:	615a      	str	r2, [r3, #20]
  hospi1.Init.FreeRunningClock = HAL_OSPI_FREERUNCLK_DISABLE;
 80006a6:	4b0f      	ldr	r3, [pc, #60]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 80006a8:	2200      	movs	r2, #0
 80006aa:	619a      	str	r2, [r3, #24]
  hospi1.Init.ClockMode = HAL_OSPI_CLOCK_MODE_0;
 80006ac:	4b0d      	ldr	r3, [pc, #52]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 80006ae:	2200      	movs	r2, #0
 80006b0:	61da      	str	r2, [r3, #28]
  hospi1.Init.ClockPrescaler = 1;
 80006b2:	4b0c      	ldr	r3, [pc, #48]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 80006b4:	2201      	movs	r2, #1
 80006b6:	621a      	str	r2, [r3, #32]
  hospi1.Init.SampleShifting = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 80006b8:	4b0a      	ldr	r3, [pc, #40]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 80006ba:	2200      	movs	r2, #0
 80006bc:	625a      	str	r2, [r3, #36]	; 0x24
  hospi1.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_DISABLE;
 80006be:	4b09      	ldr	r3, [pc, #36]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 80006c0:	2200      	movs	r2, #0
 80006c2:	629a      	str	r2, [r3, #40]	; 0x28
  hospi1.Init.ChipSelectBoundary = 0;
 80006c4:	4b07      	ldr	r3, [pc, #28]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 80006c6:	2200      	movs	r2, #0
 80006c8:	62da      	str	r2, [r3, #44]	; 0x2c
  hospi1.Init.DelayBlockBypass = HAL_OSPI_DELAY_BLOCK_BYPASSED;
 80006ca:	4b06      	ldr	r3, [pc, #24]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 80006cc:	2208      	movs	r2, #8
 80006ce:	631a      	str	r2, [r3, #48]	; 0x30
  if (HAL_OSPI_Init(&hospi1) != HAL_OK)
 80006d0:	4804      	ldr	r0, [pc, #16]	; (80006e4 <MX_OCTOSPI1_Init+0x68>)
 80006d2:	f002 fde7 	bl	80032a4 <HAL_OSPI_Init>
 80006d6:	4603      	mov	r3, r0
 80006d8:	2b00      	cmp	r3, #0
 80006da:	d001      	beq.n	80006e0 <MX_OCTOSPI1_Init+0x64>
  {
    Error_Handler();
 80006dc:	f000 f876 	bl	80007cc <Error_Handler>
  }
  /* USER CODE BEGIN OCTOSPI1_Init 2 */

  /* USER CODE END OCTOSPI1_Init 2 */

}
 80006e0:	bf00      	nop
 80006e2:	bd80      	pop	{r7, pc}
 80006e4:	200000fc 	.word	0x200000fc
 80006e8:	a0001000 	.word	0xa0001000

080006ec <MX_USART1_UART_Init>:
  * @brief USART1 Initialization Function
  * @param None
  * @retval None
  */
static void MX_USART1_UART_Init(void)
{
 80006ec:	b580      	push	{r7, lr}
 80006ee:	af00      	add	r7, sp, #0
  /* USER CODE END USART1_Init 0 */

  /* USER CODE BEGIN USART1_Init 1 */

  /* USER CODE END USART1_Init 1 */
  huart1.Instance = USART1;
 80006f0:	4b22      	ldr	r3, [pc, #136]	; (800077c <MX_USART1_UART_Init+0x90>)
 80006f2:	4a23      	ldr	r2, [pc, #140]	; (8000780 <MX_USART1_UART_Init+0x94>)
 80006f4:	601a      	str	r2, [r3, #0]
  huart1.Init.BaudRate = 115200;
 80006f6:	4b21      	ldr	r3, [pc, #132]	; (800077c <MX_USART1_UART_Init+0x90>)
 80006f8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80006fc:	605a      	str	r2, [r3, #4]
  huart1.Init.WordLength = UART_WORDLENGTH_8B;
 80006fe:	4b1f      	ldr	r3, [pc, #124]	; (800077c <MX_USART1_UART_Init+0x90>)
 8000700:	2200      	movs	r2, #0
 8000702:	609a      	str	r2, [r3, #8]
  huart1.Init.StopBits = UART_STOPBITS_1;
 8000704:	4b1d      	ldr	r3, [pc, #116]	; (800077c <MX_USART1_UART_Init+0x90>)
 8000706:	2200      	movs	r2, #0
 8000708:	60da      	str	r2, [r3, #12]
  huart1.Init.Parity = UART_PARITY_NONE;
 800070a:	4b1c      	ldr	r3, [pc, #112]	; (800077c <MX_USART1_UART_Init+0x90>)
 800070c:	2200      	movs	r2, #0
 800070e:	611a      	str	r2, [r3, #16]
  huart1.Init.Mode = UART_MODE_TX_RX;
 8000710:	4b1a      	ldr	r3, [pc, #104]	; (800077c <MX_USART1_UART_Init+0x90>)
 8000712:	220c      	movs	r2, #12
 8000714:	615a      	str	r2, [r3, #20]
  huart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8000716:	4b19      	ldr	r3, [pc, #100]	; (800077c <MX_USART1_UART_Init+0x90>)
 8000718:	2200      	movs	r2, #0
 800071a:	619a      	str	r2, [r3, #24]
  huart1.Init.OverSampling = UART_OVERSAMPLING_16;
 800071c:	4b17      	ldr	r3, [pc, #92]	; (800077c <MX_USART1_UART_Init+0x90>)
 800071e:	2200      	movs	r2, #0
 8000720:	61da      	str	r2, [r3, #28]
  huart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8000722:	4b16      	ldr	r3, [pc, #88]	; (800077c <MX_USART1_UART_Init+0x90>)
 8000724:	2200      	movs	r2, #0
 8000726:	621a      	str	r2, [r3, #32]
  huart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8000728:	4b14      	ldr	r3, [pc, #80]	; (800077c <MX_USART1_UART_Init+0x90>)
 800072a:	2200      	movs	r2, #0
 800072c:	625a      	str	r2, [r3, #36]	; 0x24
  huart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 800072e:	4b13      	ldr	r3, [pc, #76]	; (800077c <MX_USART1_UART_Init+0x90>)
 8000730:	2200      	movs	r2, #0
 8000732:	629a      	str	r2, [r3, #40]	; 0x28
  if (HAL_UART_Init(&huart1) != HAL_OK)
 8000734:	4811      	ldr	r0, [pc, #68]	; (800077c <MX_USART1_UART_Init+0x90>)
 8000736:	f004 ff01 	bl	800553c <HAL_UART_Init>
 800073a:	4603      	mov	r3, r0
 800073c:	2b00      	cmp	r3, #0
 800073e:	d001      	beq.n	8000744 <MX_USART1_UART_Init+0x58>
  {
    Error_Handler();
 8000740:	f000 f844 	bl	80007cc <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000744:	2100      	movs	r1, #0
 8000746:	480d      	ldr	r0, [pc, #52]	; (800077c <MX_USART1_UART_Init+0x90>)
 8000748:	f005 fc96 	bl	8006078 <HAL_UARTEx_SetTxFifoThreshold>
 800074c:	4603      	mov	r3, r0
 800074e:	2b00      	cmp	r3, #0
 8000750:	d001      	beq.n	8000756 <MX_USART1_UART_Init+0x6a>
  {
    Error_Handler();
 8000752:	f000 f83b 	bl	80007cc <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8000756:	2100      	movs	r1, #0
 8000758:	4808      	ldr	r0, [pc, #32]	; (800077c <MX_USART1_UART_Init+0x90>)
 800075a:	f005 fccb 	bl	80060f4 <HAL_UARTEx_SetRxFifoThreshold>
 800075e:	4603      	mov	r3, r0
 8000760:	2b00      	cmp	r3, #0
 8000762:	d001      	beq.n	8000768 <MX_USART1_UART_Init+0x7c>
  {
    Error_Handler();
 8000764:	f000 f832 	bl	80007cc <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart1) != HAL_OK)
 8000768:	4804      	ldr	r0, [pc, #16]	; (800077c <MX_USART1_UART_Init+0x90>)
 800076a:	f005 fc4c 	bl	8006006 <HAL_UARTEx_DisableFifoMode>
 800076e:	4603      	mov	r3, r0
 8000770:	2b00      	cmp	r3, #0
 8000772:	d001      	beq.n	8000778 <MX_USART1_UART_Init+0x8c>
  {
    Error_Handler();
 8000774:	f000 f82a 	bl	80007cc <Error_Handler>
  }
  /* USER CODE BEGIN USART1_Init 2 */

  /* USER CODE END USART1_Init 2 */

}
 8000778:	bf00      	nop
 800077a:	bd80      	pop	{r7, pc}
 800077c:	2000014c 	.word	0x2000014c
 8000780:	40013800 	.word	0x40013800

08000784 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000784:	b480      	push	{r7}
 8000786:	b083      	sub	sp, #12
 8000788:	af00      	add	r7, sp, #0
/* USER CODE BEGIN MX_GPIO_Init_1 */
/* USER CODE END MX_GPIO_Init_1 */

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800078a:	4b0f      	ldr	r3, [pc, #60]	; (80007c8 <MX_GPIO_Init+0x44>)
 800078c:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800078e:	4a0e      	ldr	r2, [pc, #56]	; (80007c8 <MX_GPIO_Init+0x44>)
 8000790:	f043 0310 	orr.w	r3, r3, #16
 8000794:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000796:	4b0c      	ldr	r3, [pc, #48]	; (80007c8 <MX_GPIO_Init+0x44>)
 8000798:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800079a:	f003 0310 	and.w	r3, r3, #16
 800079e:	607b      	str	r3, [r7, #4]
 80007a0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80007a2:	4b09      	ldr	r3, [pc, #36]	; (80007c8 <MX_GPIO_Init+0x44>)
 80007a4:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007a6:	4a08      	ldr	r2, [pc, #32]	; (80007c8 <MX_GPIO_Init+0x44>)
 80007a8:	f043 0302 	orr.w	r3, r3, #2
 80007ac:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007ae:	4b06      	ldr	r3, [pc, #24]	; (80007c8 <MX_GPIO_Init+0x44>)
 80007b0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007b2:	f003 0302 	and.w	r3, r3, #2
 80007b6:	603b      	str	r3, [r7, #0]
 80007b8:	683b      	ldr	r3, [r7, #0]

/* USER CODE BEGIN MX_GPIO_Init_2 */
/* USER CODE END MX_GPIO_Init_2 */
}
 80007ba:	bf00      	nop
 80007bc:	370c      	adds	r7, #12
 80007be:	46bd      	mov	sp, r7
 80007c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80007c4:	4770      	bx	lr
 80007c6:	bf00      	nop
 80007c8:	40021000 	.word	0x40021000

080007cc <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 80007cc:	b480      	push	{r7}
 80007ce:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80007d0:	b672      	cpsid	i
}
 80007d2:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 80007d4:	e7fe      	b.n	80007d4 <Error_Handler+0x8>
	...

080007d8 <I2Cx_MspInit>:
  * @brief  Initializes I2C MSP.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_MspInit(I2C_HandleTypeDef *i2c_handler)
{
 80007d8:	b580      	push	{r7, lr}
 80007da:	b08a      	sub	sp, #40	; 0x28
 80007dc:	af00      	add	r7, sp, #0
 80007de:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef  gpio_init_structure;

  /*** Configure the GPIOs ***/
  /* Enable GPIO clock */
  DISCOVERY_I2Cx_SCL_SDA_GPIO_CLK_ENABLE();
 80007e0:	4b27      	ldr	r3, [pc, #156]	; (8000880 <I2Cx_MspInit+0xa8>)
 80007e2:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007e4:	4a26      	ldr	r2, [pc, #152]	; (8000880 <I2Cx_MspInit+0xa8>)
 80007e6:	f043 0302 	orr.w	r3, r3, #2
 80007ea:	64d3      	str	r3, [r2, #76]	; 0x4c
 80007ec:	4b24      	ldr	r3, [pc, #144]	; (8000880 <I2Cx_MspInit+0xa8>)
 80007ee:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80007f0:	f003 0302 	and.w	r3, r3, #2
 80007f4:	613b      	str	r3, [r7, #16]
 80007f6:	693b      	ldr	r3, [r7, #16]

  /* Configure I2C Tx, Rx as alternate function */
  gpio_init_structure.Pin = DISCOVERY_I2Cx_SCL_PIN | DISCOVERY_I2Cx_SDA_PIN;
 80007f8:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80007fc:	617b      	str	r3, [r7, #20]
  gpio_init_structure.Mode = GPIO_MODE_AF_OD;
 80007fe:	2312      	movs	r3, #18
 8000800:	61bb      	str	r3, [r7, #24]
  gpio_init_structure.Pull = GPIO_PULLUP;
 8000802:	2301      	movs	r3, #1
 8000804:	61fb      	str	r3, [r7, #28]
  gpio_init_structure.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8000806:	2303      	movs	r3, #3
 8000808:	623b      	str	r3, [r7, #32]
  gpio_init_structure.Alternate = DISCOVERY_I2Cx_SCL_SDA_AF;
 800080a:	2304      	movs	r3, #4
 800080c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800080e:	f107 0314 	add.w	r3, r7, #20
 8000812:	4619      	mov	r1, r3
 8000814:	481b      	ldr	r0, [pc, #108]	; (8000884 <I2Cx_MspInit+0xac>)
 8000816:	f001 fc79 	bl	800210c <HAL_GPIO_Init>

  HAL_GPIO_Init(DISCOVERY_I2Cx_SCL_SDA_GPIO_PORT, &gpio_init_structure);
 800081a:	f107 0314 	add.w	r3, r7, #20
 800081e:	4619      	mov	r1, r3
 8000820:	4818      	ldr	r0, [pc, #96]	; (8000884 <I2Cx_MspInit+0xac>)
 8000822:	f001 fc73 	bl	800210c <HAL_GPIO_Init>

  /*** Configure the I2C peripheral ***/
  /* Enable I2C clock */
  DISCOVERY_I2Cx_CLK_ENABLE();
 8000826:	4b16      	ldr	r3, [pc, #88]	; (8000880 <I2Cx_MspInit+0xa8>)
 8000828:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800082a:	4a15      	ldr	r2, [pc, #84]	; (8000880 <I2Cx_MspInit+0xa8>)
 800082c:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000830:	6593      	str	r3, [r2, #88]	; 0x58
 8000832:	4b13      	ldr	r3, [pc, #76]	; (8000880 <I2Cx_MspInit+0xa8>)
 8000834:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8000836:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800083a:	60fb      	str	r3, [r7, #12]
 800083c:	68fb      	ldr	r3, [r7, #12]

  /* Force the I2C peripheral clock reset */
  DISCOVERY_I2Cx_FORCE_RESET();
 800083e:	4b10      	ldr	r3, [pc, #64]	; (8000880 <I2Cx_MspInit+0xa8>)
 8000840:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8000842:	4a0f      	ldr	r2, [pc, #60]	; (8000880 <I2Cx_MspInit+0xa8>)
 8000844:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8000848:	6393      	str	r3, [r2, #56]	; 0x38

  /* Release the I2C peripheral clock reset */
  DISCOVERY_I2Cx_RELEASE_RESET();
 800084a:	4b0d      	ldr	r3, [pc, #52]	; (8000880 <I2Cx_MspInit+0xa8>)
 800084c:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800084e:	4a0c      	ldr	r2, [pc, #48]	; (8000880 <I2Cx_MspInit+0xa8>)
 8000850:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 8000854:	6393      	str	r3, [r2, #56]	; 0x38

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_EV_IRQn, 0x0F, 0);
 8000856:	2200      	movs	r2, #0
 8000858:	210f      	movs	r1, #15
 800085a:	2021      	movs	r0, #33	; 0x21
 800085c:	f001 fc1f 	bl	800209e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_EV_IRQn);
 8000860:	2021      	movs	r0, #33	; 0x21
 8000862:	f001 fc38 	bl	80020d6 <HAL_NVIC_EnableIRQ>

  /* Enable and set I2Cx Interrupt to a lower priority */
  HAL_NVIC_SetPriority(DISCOVERY_I2Cx_ER_IRQn, 0x0F, 0);
 8000866:	2200      	movs	r2, #0
 8000868:	210f      	movs	r1, #15
 800086a:	2022      	movs	r0, #34	; 0x22
 800086c:	f001 fc17 	bl	800209e <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DISCOVERY_I2Cx_ER_IRQn);
 8000870:	2022      	movs	r0, #34	; 0x22
 8000872:	f001 fc30 	bl	80020d6 <HAL_NVIC_EnableIRQ>
}
 8000876:	bf00      	nop
 8000878:	3728      	adds	r7, #40	; 0x28
 800087a:	46bd      	mov	sp, r7
 800087c:	bd80      	pop	{r7, pc}
 800087e:	bf00      	nop
 8000880:	40021000 	.word	0x40021000
 8000884:	48000400 	.word	0x48000400

08000888 <I2Cx_Init>:
  * @brief  Initializes I2C HAL.
  * @param  i2c_handler  I2C handler
  * @retval None
  */
static void I2Cx_Init(I2C_HandleTypeDef *i2c_handler)
{
 8000888:	b580      	push	{r7, lr}
 800088a:	b082      	sub	sp, #8
 800088c:	af00      	add	r7, sp, #0
 800088e:	6078      	str	r0, [r7, #4]
  /* I2C configuration */
  i2c_handler->Instance              = DISCOVERY_I2Cx;
 8000890:	687b      	ldr	r3, [r7, #4]
 8000892:	4a12      	ldr	r2, [pc, #72]	; (80008dc <I2Cx_Init+0x54>)
 8000894:	601a      	str	r2, [r3, #0]
  i2c_handler->Init.Timing           = DISCOVERY_I2Cx_TIMING;
 8000896:	687b      	ldr	r3, [r7, #4]
 8000898:	4a11      	ldr	r2, [pc, #68]	; (80008e0 <I2Cx_Init+0x58>)
 800089a:	605a      	str	r2, [r3, #4]
  i2c_handler->Init.OwnAddress1      = 0;
 800089c:	687b      	ldr	r3, [r7, #4]
 800089e:	2200      	movs	r2, #0
 80008a0:	609a      	str	r2, [r3, #8]
  i2c_handler->Init.AddressingMode   = I2C_ADDRESSINGMODE_7BIT;
 80008a2:	687b      	ldr	r3, [r7, #4]
 80008a4:	2201      	movs	r2, #1
 80008a6:	60da      	str	r2, [r3, #12]
  i2c_handler->Init.DualAddressMode  = I2C_DUALADDRESS_DISABLE;
 80008a8:	687b      	ldr	r3, [r7, #4]
 80008aa:	2200      	movs	r2, #0
 80008ac:	611a      	str	r2, [r3, #16]
  i2c_handler->Init.OwnAddress2      = 0;
 80008ae:	687b      	ldr	r3, [r7, #4]
 80008b0:	2200      	movs	r2, #0
 80008b2:	615a      	str	r2, [r3, #20]
  i2c_handler->Init.GeneralCallMode  = I2C_GENERALCALL_DISABLE;
 80008b4:	687b      	ldr	r3, [r7, #4]
 80008b6:	2200      	movs	r2, #0
 80008b8:	61da      	str	r2, [r3, #28]
  i2c_handler->Init.NoStretchMode    = I2C_NOSTRETCH_DISABLE;
 80008ba:	687b      	ldr	r3, [r7, #4]
 80008bc:	2200      	movs	r2, #0
 80008be:	621a      	str	r2, [r3, #32]

  /* Init the I2C */
  I2Cx_MspInit(i2c_handler);
 80008c0:	6878      	ldr	r0, [r7, #4]
 80008c2:	f7ff ff89 	bl	80007d8 <I2Cx_MspInit>
  HAL_I2C_Init(i2c_handler);
 80008c6:	6878      	ldr	r0, [r7, #4]
 80008c8:	f001 fea4 	bl	8002614 <HAL_I2C_Init>
  
  /**Configure Analogue filter */
  HAL_I2CEx_ConfigAnalogFilter(i2c_handler, I2C_ANALOGFILTER_ENABLE);  
 80008cc:	2100      	movs	r1, #0
 80008ce:	6878      	ldr	r0, [r7, #4]
 80008d0:	f002 fc50 	bl	8003174 <HAL_I2CEx_ConfigAnalogFilter>
}
 80008d4:	bf00      	nop
 80008d6:	3708      	adds	r7, #8
 80008d8:	46bd      	mov	sp, r7
 80008da:	bd80      	pop	{r7, pc}
 80008dc:	40005800 	.word	0x40005800
 80008e0:	00702681 	.word	0x00702681

080008e4 <I2Cx_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_ReadMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 80008e4:	b580      	push	{r7, lr}
 80008e6:	b08a      	sub	sp, #40	; 0x28
 80008e8:	af04      	add	r7, sp, #16
 80008ea:	60f8      	str	r0, [r7, #12]
 80008ec:	4608      	mov	r0, r1
 80008ee:	4611      	mov	r1, r2
 80008f0:	461a      	mov	r2, r3
 80008f2:	4603      	mov	r3, r0
 80008f4:	72fb      	strb	r3, [r7, #11]
 80008f6:	460b      	mov	r3, r1
 80008f8:	813b      	strh	r3, [r7, #8]
 80008fa:	4613      	mov	r3, r2
 80008fc:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 80008fe:	2300      	movs	r3, #0
 8000900:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Read(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 8000902:	7afb      	ldrb	r3, [r7, #11]
 8000904:	b299      	uxth	r1, r3
 8000906:	88f8      	ldrh	r0, [r7, #6]
 8000908:	893a      	ldrh	r2, [r7, #8]
 800090a:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 800090e:	9302      	str	r3, [sp, #8]
 8000910:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8000912:	9301      	str	r3, [sp, #4]
 8000914:	6a3b      	ldr	r3, [r7, #32]
 8000916:	9300      	str	r3, [sp, #0]
 8000918:	4603      	mov	r3, r0
 800091a:	68f8      	ldr	r0, [r7, #12]
 800091c:	f002 f858 	bl	80029d0 <HAL_I2C_Mem_Read>
 8000920:	4603      	mov	r3, r0
 8000922:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 8000924:	7dfb      	ldrb	r3, [r7, #23]
 8000926:	2b00      	cmp	r3, #0
 8000928:	d004      	beq.n	8000934 <I2Cx_ReadMultiple+0x50>
  {
    /* I2C error occurred */
    I2Cx_Error(i2c_handler, Addr);
 800092a:	7afb      	ldrb	r3, [r7, #11]
 800092c:	4619      	mov	r1, r3
 800092e:	68f8      	ldr	r0, [r7, #12]
 8000930:	f000 f832 	bl	8000998 <I2Cx_Error>
  }
  return status;
 8000934:	7dfb      	ldrb	r3, [r7, #23]
}
 8000936:	4618      	mov	r0, r3
 8000938:	3718      	adds	r7, #24
 800093a:	46bd      	mov	sp, r7
 800093c:	bd80      	pop	{r7, pc}

0800093e <I2Cx_WriteMultiple>:
  * @param  Buffer  The target register value to be written
  * @param  Length  buffer size to be written
  * @retval HAL status
  */
static HAL_StatusTypeDef I2Cx_WriteMultiple(I2C_HandleTypeDef *i2c_handler, uint8_t Addr, uint16_t Reg, uint16_t MemAddress, uint8_t *Buffer, uint16_t Length)
{
 800093e:	b580      	push	{r7, lr}
 8000940:	b08a      	sub	sp, #40	; 0x28
 8000942:	af04      	add	r7, sp, #16
 8000944:	60f8      	str	r0, [r7, #12]
 8000946:	4608      	mov	r0, r1
 8000948:	4611      	mov	r1, r2
 800094a:	461a      	mov	r2, r3
 800094c:	4603      	mov	r3, r0
 800094e:	72fb      	strb	r3, [r7, #11]
 8000950:	460b      	mov	r3, r1
 8000952:	813b      	strh	r3, [r7, #8]
 8000954:	4613      	mov	r3, r2
 8000956:	80fb      	strh	r3, [r7, #6]
  HAL_StatusTypeDef status = HAL_OK;
 8000958:	2300      	movs	r3, #0
 800095a:	75fb      	strb	r3, [r7, #23]

  status = HAL_I2C_Mem_Write(i2c_handler, Addr, (uint16_t)Reg, MemAddress, Buffer, Length, 1000);
 800095c:	7afb      	ldrb	r3, [r7, #11]
 800095e:	b299      	uxth	r1, r3
 8000960:	88f8      	ldrh	r0, [r7, #6]
 8000962:	893a      	ldrh	r2, [r7, #8]
 8000964:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8000968:	9302      	str	r3, [sp, #8]
 800096a:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 800096c:	9301      	str	r3, [sp, #4]
 800096e:	6a3b      	ldr	r3, [r7, #32]
 8000970:	9300      	str	r3, [sp, #0]
 8000972:	4603      	mov	r3, r0
 8000974:	68f8      	ldr	r0, [r7, #12]
 8000976:	f001 ff17 	bl	80027a8 <HAL_I2C_Mem_Write>
 800097a:	4603      	mov	r3, r0
 800097c:	75fb      	strb	r3, [r7, #23]

  /* Check the communication status */
  if(status != HAL_OK)
 800097e:	7dfb      	ldrb	r3, [r7, #23]
 8000980:	2b00      	cmp	r3, #0
 8000982:	d004      	beq.n	800098e <I2Cx_WriteMultiple+0x50>
  {
    /* Re-Initiaize the I2C Bus */
    I2Cx_Error(i2c_handler, Addr);
 8000984:	7afb      	ldrb	r3, [r7, #11]
 8000986:	4619      	mov	r1, r3
 8000988:	68f8      	ldr	r0, [r7, #12]
 800098a:	f000 f805 	bl	8000998 <I2Cx_Error>
  }
  return status;
 800098e:	7dfb      	ldrb	r3, [r7, #23]
}
 8000990:	4618      	mov	r0, r3
 8000992:	3718      	adds	r7, #24
 8000994:	46bd      	mov	sp, r7
 8000996:	bd80      	pop	{r7, pc}

08000998 <I2Cx_Error>:
  * @param  i2c_handler  I2C handler
  * @param  Addr  I2C Address
  * @retval None
  */
static void I2Cx_Error(I2C_HandleTypeDef *i2c_handler, uint8_t Addr)
{
 8000998:	b580      	push	{r7, lr}
 800099a:	b082      	sub	sp, #8
 800099c:	af00      	add	r7, sp, #0
 800099e:	6078      	str	r0, [r7, #4]
 80009a0:	460b      	mov	r3, r1
 80009a2:	70fb      	strb	r3, [r7, #3]
  /* De-initialize the I2C communication bus */
  HAL_I2C_DeInit(i2c_handler);
 80009a4:	6878      	ldr	r0, [r7, #4]
 80009a6:	f001 fed0 	bl	800274a <HAL_I2C_DeInit>
  
  /* Re-Initialize the I2C communication bus */
  I2Cx_Init(i2c_handler);
 80009aa:	6878      	ldr	r0, [r7, #4]
 80009ac:	f7ff ff6c 	bl	8000888 <I2Cx_Init>
}
 80009b0:	bf00      	nop
 80009b2:	3708      	adds	r7, #8
 80009b4:	46bd      	mov	sp, r7
 80009b6:	bd80      	pop	{r7, pc}

080009b8 <SENSOR_IO_Init>:
/**
  * @brief  Initializes Sensors low level.
  * @retval None
  */
void SENSOR_IO_Init(void)
{
 80009b8:	b580      	push	{r7, lr}
 80009ba:	af00      	add	r7, sp, #0
  I2Cx_Init(&hI2cHandler);
 80009bc:	4802      	ldr	r0, [pc, #8]	; (80009c8 <SENSOR_IO_Init+0x10>)
 80009be:	f7ff ff63 	bl	8000888 <I2Cx_Init>
}
 80009c2:	bf00      	nop
 80009c4:	bd80      	pop	{r7, pc}
 80009c6:	bf00      	nop
 80009c8:	200001e0 	.word	0x200001e0

080009cc <SENSOR_IO_Write>:
  * @param  Reg  Reg address
  * @param  Value  Data to be written
  * @retval None
  */
void SENSOR_IO_Write(uint8_t Addr, uint8_t Reg, uint8_t Value)
{
 80009cc:	b580      	push	{r7, lr}
 80009ce:	b084      	sub	sp, #16
 80009d0:	af02      	add	r7, sp, #8
 80009d2:	4603      	mov	r3, r0
 80009d4:	71fb      	strb	r3, [r7, #7]
 80009d6:	460b      	mov	r3, r1
 80009d8:	71bb      	strb	r3, [r7, #6]
 80009da:	4613      	mov	r3, r2
 80009dc:	717b      	strb	r3, [r7, #5]
  I2Cx_WriteMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT,(uint8_t*)&Value, 1);
 80009de:	79bb      	ldrb	r3, [r7, #6]
 80009e0:	b29a      	uxth	r2, r3
 80009e2:	79f9      	ldrb	r1, [r7, #7]
 80009e4:	2301      	movs	r3, #1
 80009e6:	9301      	str	r3, [sp, #4]
 80009e8:	1d7b      	adds	r3, r7, #5
 80009ea:	9300      	str	r3, [sp, #0]
 80009ec:	2301      	movs	r3, #1
 80009ee:	4803      	ldr	r0, [pc, #12]	; (80009fc <SENSOR_IO_Write+0x30>)
 80009f0:	f7ff ffa5 	bl	800093e <I2Cx_WriteMultiple>
}
 80009f4:	bf00      	nop
 80009f6:	3708      	adds	r7, #8
 80009f8:	46bd      	mov	sp, r7
 80009fa:	bd80      	pop	{r7, pc}
 80009fc:	200001e0 	.word	0x200001e0

08000a00 <SENSOR_IO_Read>:
  * @param  Addr  I2C address
  * @param  Reg  Reg address
  * @retval Data to be read
  */
uint8_t SENSOR_IO_Read(uint8_t Addr, uint8_t Reg)
{
 8000a00:	b580      	push	{r7, lr}
 8000a02:	b086      	sub	sp, #24
 8000a04:	af02      	add	r7, sp, #8
 8000a06:	4603      	mov	r3, r0
 8000a08:	460a      	mov	r2, r1
 8000a0a:	71fb      	strb	r3, [r7, #7]
 8000a0c:	4613      	mov	r3, r2
 8000a0e:	71bb      	strb	r3, [r7, #6]
  uint8_t read_value = 0;
 8000a10:	2300      	movs	r3, #0
 8000a12:	73fb      	strb	r3, [r7, #15]

  I2Cx_ReadMultiple(&hI2cHandler, Addr, Reg, I2C_MEMADD_SIZE_8BIT, (uint8_t*)&read_value, 1);
 8000a14:	79bb      	ldrb	r3, [r7, #6]
 8000a16:	b29a      	uxth	r2, r3
 8000a18:	79f9      	ldrb	r1, [r7, #7]
 8000a1a:	2301      	movs	r3, #1
 8000a1c:	9301      	str	r3, [sp, #4]
 8000a1e:	f107 030f 	add.w	r3, r7, #15
 8000a22:	9300      	str	r3, [sp, #0]
 8000a24:	2301      	movs	r3, #1
 8000a26:	4804      	ldr	r0, [pc, #16]	; (8000a38 <SENSOR_IO_Read+0x38>)
 8000a28:	f7ff ff5c 	bl	80008e4 <I2Cx_ReadMultiple>

  return read_value;
 8000a2c:	7bfb      	ldrb	r3, [r7, #15]
}
 8000a2e:	4618      	mov	r0, r3
 8000a30:	3710      	adds	r7, #16
 8000a32:	46bd      	mov	sp, r7
 8000a34:	bd80      	pop	{r7, pc}
 8000a36:	bf00      	nop
 8000a38:	200001e0 	.word	0x200001e0

08000a3c <SENSOR_IO_ReadMultiple>:
  * @param  Buffer  Pointer to data buffer
  * @param  Length  Length of the data
  * @retval HAL status
  */
uint16_t SENSOR_IO_ReadMultiple(uint8_t Addr, uint8_t Reg, uint8_t *Buffer, uint16_t Length)
{
 8000a3c:	b580      	push	{r7, lr}
 8000a3e:	b084      	sub	sp, #16
 8000a40:	af02      	add	r7, sp, #8
 8000a42:	603a      	str	r2, [r7, #0]
 8000a44:	461a      	mov	r2, r3
 8000a46:	4603      	mov	r3, r0
 8000a48:	71fb      	strb	r3, [r7, #7]
 8000a4a:	460b      	mov	r3, r1
 8000a4c:	71bb      	strb	r3, [r7, #6]
 8000a4e:	4613      	mov	r3, r2
 8000a50:	80bb      	strh	r3, [r7, #4]
 return I2Cx_ReadMultiple(&hI2cHandler, Addr, (uint16_t)Reg, I2C_MEMADD_SIZE_8BIT, Buffer, Length);
 8000a52:	79bb      	ldrb	r3, [r7, #6]
 8000a54:	b29a      	uxth	r2, r3
 8000a56:	79f9      	ldrb	r1, [r7, #7]
 8000a58:	88bb      	ldrh	r3, [r7, #4]
 8000a5a:	9301      	str	r3, [sp, #4]
 8000a5c:	683b      	ldr	r3, [r7, #0]
 8000a5e:	9300      	str	r3, [sp, #0]
 8000a60:	2301      	movs	r3, #1
 8000a62:	4804      	ldr	r0, [pc, #16]	; (8000a74 <SENSOR_IO_ReadMultiple+0x38>)
 8000a64:	f7ff ff3e 	bl	80008e4 <I2Cx_ReadMultiple>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	b29b      	uxth	r3, r3
}
 8000a6c:	4618      	mov	r0, r3
 8000a6e:	3708      	adds	r7, #8
 8000a70:	46bd      	mov	sp, r7
 8000a72:	bd80      	pop	{r7, pc}
 8000a74:	200001e0 	.word	0x200001e0

08000a78 <BSP_ACCELERO_Init>:
/**
  * @brief  Initialize the ACCELERO.
  * @retval ACCELERO_OK or ACCELERO_ERROR
  */
ACCELERO_StatusTypeDef BSP_ACCELERO_Init(void)
{  
 8000a78:	b580      	push	{r7, lr}
 8000a7a:	b084      	sub	sp, #16
 8000a7c:	af00      	add	r7, sp, #0
  ACCELERO_StatusTypeDef ret = ACCELERO_OK;
 8000a7e:	2300      	movs	r3, #0
 8000a80:	73fb      	strb	r3, [r7, #15]
  uint16_t ctrl = 0x0000;
 8000a82:	2300      	movs	r3, #0
 8000a84:	81bb      	strh	r3, [r7, #12]
  ACCELERO_InitTypeDef LSM6DSL_InitStructure;

  if(Lsm6dslAccDrv.ReadID() != LSM6DSL_ACC_GYRO_WHO_AM_I)
 8000a86:	4b19      	ldr	r3, [pc, #100]	; (8000aec <BSP_ACCELERO_Init+0x74>)
 8000a88:	689b      	ldr	r3, [r3, #8]
 8000a8a:	4798      	blx	r3
 8000a8c:	4603      	mov	r3, r0
 8000a8e:	2b6a      	cmp	r3, #106	; 0x6a
 8000a90:	d002      	beq.n	8000a98 <BSP_ACCELERO_Init+0x20>
  {
    ret = ACCELERO_ERROR;
 8000a92:	2301      	movs	r3, #1
 8000a94:	73fb      	strb	r3, [r7, #15]
 8000a96:	e024      	b.n	8000ae2 <BSP_ACCELERO_Init+0x6a>
  }
  else
  {
    /* Initialize the ACCELERO accelerometer driver structure */
    AccelerometerDrv = &Lsm6dslAccDrv;
 8000a98:	4b15      	ldr	r3, [pc, #84]	; (8000af0 <BSP_ACCELERO_Init+0x78>)
 8000a9a:	4a14      	ldr	r2, [pc, #80]	; (8000aec <BSP_ACCELERO_Init+0x74>)
 8000a9c:	601a      	str	r2, [r3, #0]
  
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the ACCELERO accelerometer structure */
    LSM6DSL_InitStructure.AccOutput_DataRate = LSM6DSL_ODR_52Hz;
 8000a9e:	2330      	movs	r3, #48	; 0x30
 8000aa0:	717b      	strb	r3, [r7, #5]
    LSM6DSL_InitStructure.Axes_Enable = 0;
 8000aa2:	2300      	movs	r3, #0
 8000aa4:	71bb      	strb	r3, [r7, #6]
    LSM6DSL_InitStructure.AccFull_Scale = LSM6DSL_ACC_FULLSCALE_2G;
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	72bb      	strb	r3, [r7, #10]
    LSM6DSL_InitStructure.BlockData_Update = LSM6DSL_BDU_BLOCK_UPDATE;
 8000aaa:	2340      	movs	r3, #64	; 0x40
 8000aac:	723b      	strb	r3, [r7, #8]
    LSM6DSL_InitStructure.High_Resolution = 0;
 8000aae:	2300      	movs	r3, #0
 8000ab0:	71fb      	strb	r3, [r7, #7]
    LSM6DSL_InitStructure.Communication_Mode = 0;
 8000ab2:	2300      	movs	r3, #0
 8000ab4:	72fb      	strb	r3, [r7, #11]
        
    /* Configure MEMS: data rate, full scale  */
    ctrl =  (LSM6DSL_InitStructure.AccOutput_DataRate | LSM6DSL_InitStructure.AccFull_Scale);
 8000ab6:	797a      	ldrb	r2, [r7, #5]
 8000ab8:	7abb      	ldrb	r3, [r7, #10]
 8000aba:	4313      	orrs	r3, r2
 8000abc:	b2db      	uxtb	r3, r3
 8000abe:	81bb      	strh	r3, [r7, #12]
    
    /* Configure MEMS: BDU and Auto-increment for multi read/write */
    ctrl |= ((LSM6DSL_InitStructure.BlockData_Update | LSM6DSL_ACC_GYRO_IF_INC_ENABLED) << 8);
 8000ac0:	7a3b      	ldrb	r3, [r7, #8]
 8000ac2:	f043 0304 	orr.w	r3, r3, #4
 8000ac6:	b2db      	uxtb	r3, r3
 8000ac8:	021b      	lsls	r3, r3, #8
 8000aca:	b21a      	sxth	r2, r3
 8000acc:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8000ad0:	4313      	orrs	r3, r2
 8000ad2:	b21b      	sxth	r3, r3
 8000ad4:	81bb      	strh	r3, [r7, #12]

    /* Configure the ACCELERO accelerometer main parameters */
    AccelerometerDrv->Init(ctrl);
 8000ad6:	4b06      	ldr	r3, [pc, #24]	; (8000af0 <BSP_ACCELERO_Init+0x78>)
 8000ad8:	681b      	ldr	r3, [r3, #0]
 8000ada:	681b      	ldr	r3, [r3, #0]
 8000adc:	89ba      	ldrh	r2, [r7, #12]
 8000ade:	4610      	mov	r0, r2
 8000ae0:	4798      	blx	r3
  }  

  return ret;
 8000ae2:	7bfb      	ldrb	r3, [r7, #15]
}
 8000ae4:	4618      	mov	r0, r3
 8000ae6:	3710      	adds	r7, #16
 8000ae8:	46bd      	mov	sp, r7
 8000aea:	bd80      	pop	{r7, pc}
 8000aec:	20000050 	.word	0x20000050
 8000af0:	20000234 	.word	0x20000234

08000af4 <BSP_HSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Humidity Sensor driver.
  * @retval HSENSOR status
  */
uint32_t BSP_HSENSOR_Init(void)
{
 8000af4:	b580      	push	{r7, lr}
 8000af6:	b082      	sub	sp, #8
 8000af8:	af00      	add	r7, sp, #0
  uint32_t ret;
  
  if(HTS221_H_Drv.ReadID(HTS221_I2C_ADDRESS) != HTS221_WHO_AM_I_VAL)
 8000afa:	4b0c      	ldr	r3, [pc, #48]	; (8000b2c <BSP_HSENSOR_Init+0x38>)
 8000afc:	685b      	ldr	r3, [r3, #4]
 8000afe:	20be      	movs	r0, #190	; 0xbe
 8000b00:	4798      	blx	r3
 8000b02:	4603      	mov	r3, r0
 8000b04:	2bbc      	cmp	r3, #188	; 0xbc
 8000b06:	d002      	beq.n	8000b0e <BSP_HSENSOR_Init+0x1a>
  {
    ret = HSENSOR_ERROR;
 8000b08:	2301      	movs	r3, #1
 8000b0a:	607b      	str	r3, [r7, #4]
 8000b0c:	e009      	b.n	8000b22 <BSP_HSENSOR_Init+0x2e>
  }
  else
  {
    Hsensor_drv = &HTS221_H_Drv;
 8000b0e:	4b08      	ldr	r3, [pc, #32]	; (8000b30 <BSP_HSENSOR_Init+0x3c>)
 8000b10:	4a06      	ldr	r2, [pc, #24]	; (8000b2c <BSP_HSENSOR_Init+0x38>)
 8000b12:	601a      	str	r2, [r3, #0]
    /* HSENSOR Init */   
    Hsensor_drv->Init(HTS221_I2C_ADDRESS);
 8000b14:	4b06      	ldr	r3, [pc, #24]	; (8000b30 <BSP_HSENSOR_Init+0x3c>)
 8000b16:	681b      	ldr	r3, [r3, #0]
 8000b18:	681b      	ldr	r3, [r3, #0]
 8000b1a:	20be      	movs	r0, #190	; 0xbe
 8000b1c:	4798      	blx	r3
    ret = HSENSOR_OK;
 8000b1e:	2300      	movs	r3, #0
 8000b20:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8000b22:	687b      	ldr	r3, [r7, #4]
}
 8000b24:	4618      	mov	r0, r3
 8000b26:	3708      	adds	r7, #8
 8000b28:	46bd      	mov	sp, r7
 8000b2a:	bd80      	pop	{r7, pc}
 8000b2c:	20000004 	.word	0x20000004
 8000b30:	20000238 	.word	0x20000238

08000b34 <BSP_MAGNETO_Init>:
/**
 * @brief Initialize a magnetometer sensor
 * @retval COMPONENT_ERROR in case of failure
 */
MAGNETO_StatusTypeDef BSP_MAGNETO_Init(void)
{
 8000b34:	b580      	push	{r7, lr}
 8000b36:	b082      	sub	sp, #8
 8000b38:	af00      	add	r7, sp, #0
  MAGNETO_StatusTypeDef ret = MAGNETO_OK;
 8000b3a:	2300      	movs	r3, #0
 8000b3c:	71fb      	strb	r3, [r7, #7]
  MAGNETO_InitTypeDef LIS3MDL_InitStructureMag;

  if(Lis3mdlMagDrv.ReadID() != I_AM_LIS3MDL)
 8000b3e:	4b11      	ldr	r3, [pc, #68]	; (8000b84 <BSP_MAGNETO_Init+0x50>)
 8000b40:	689b      	ldr	r3, [r3, #8]
 8000b42:	4798      	blx	r3
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b3d      	cmp	r3, #61	; 0x3d
 8000b48:	d002      	beq.n	8000b50 <BSP_MAGNETO_Init+0x1c>
  {
    ret = MAGNETO_ERROR;
 8000b4a:	2301      	movs	r3, #1
 8000b4c:	71fb      	strb	r3, [r7, #7]
 8000b4e:	e013      	b.n	8000b78 <BSP_MAGNETO_Init+0x44>
  }
  else
  {
    /* Initialize the MAGNETO magnetometer driver structure */
    MagnetoDrv = &Lis3mdlMagDrv;
 8000b50:	4b0d      	ldr	r3, [pc, #52]	; (8000b88 <BSP_MAGNETO_Init+0x54>)
 8000b52:	4a0c      	ldr	r2, [pc, #48]	; (8000b84 <BSP_MAGNETO_Init+0x50>)
 8000b54:	601a      	str	r2, [r3, #0]
    
    /* MEMS configuration ------------------------------------------------------*/
    /* Fill the MAGNETO magnetometer structure */
    LIS3MDL_InitStructureMag.Register1 = LIS3MDL_MAG_TEMPSENSOR_DISABLE | LIS3MDL_MAG_OM_XY_HIGH | LIS3MDL_MAG_ODR_40_HZ;
 8000b56:	2358      	movs	r3, #88	; 0x58
 8000b58:	703b      	strb	r3, [r7, #0]
    LIS3MDL_InitStructureMag.Register2 = LIS3MDL_MAG_FS_4_GA | LIS3MDL_MAG_REBOOT_DEFAULT | LIS3MDL_MAG_SOFT_RESET_DEFAULT;
 8000b5a:	2300      	movs	r3, #0
 8000b5c:	707b      	strb	r3, [r7, #1]
    LIS3MDL_InitStructureMag.Register3 = LIS3MDL_MAG_CONFIG_NORMAL_MODE | LIS3MDL_MAG_CONTINUOUS_MODE;
 8000b5e:	2300      	movs	r3, #0
 8000b60:	70bb      	strb	r3, [r7, #2]
    LIS3MDL_InitStructureMag.Register4 = LIS3MDL_MAG_OM_Z_HIGH | LIS3MDL_MAG_BLE_LSB;
 8000b62:	2308      	movs	r3, #8
 8000b64:	70fb      	strb	r3, [r7, #3]
    LIS3MDL_InitStructureMag.Register5 = LIS3MDL_MAG_BDU_MSBLSB;
 8000b66:	2340      	movs	r3, #64	; 0x40
 8000b68:	713b      	strb	r3, [r7, #4]
    /* Configure the MAGNETO magnetometer main parameters */
    MagnetoDrv->Init(LIS3MDL_InitStructureMag);
 8000b6a:	4b07      	ldr	r3, [pc, #28]	; (8000b88 <BSP_MAGNETO_Init+0x54>)
 8000b6c:	681b      	ldr	r3, [r3, #0]
 8000b6e:	681b      	ldr	r3, [r3, #0]
 8000b70:	463a      	mov	r2, r7
 8000b72:	e892 0003 	ldmia.w	r2, {r0, r1}
 8000b76:	4798      	blx	r3
  } 

  return ret;  
 8000b78:	79fb      	ldrb	r3, [r7, #7]
}
 8000b7a:	4618      	mov	r0, r3
 8000b7c:	3708      	adds	r7, #8
 8000b7e:	46bd      	mov	sp, r7
 8000b80:	bd80      	pop	{r7, pc}
 8000b82:	bf00      	nop
 8000b84:	20000010 	.word	0x20000010
 8000b88:	2000023c 	.word	0x2000023c

08000b8c <BSP_PSENSOR_Init>:
/**
  * @brief  Initializes peripherals used by the I2C Pressure Sensor driver.
  * @retval PSENSOR status
  */
uint32_t BSP_PSENSOR_Init(void)
{
 8000b8c:	b580      	push	{r7, lr}
 8000b8e:	b082      	sub	sp, #8
 8000b90:	af00      	add	r7, sp, #0
  uint32_t ret;
   
  if(LPS22HB_P_Drv.ReadID(LPS22HB_I2C_ADDRESS) != LPS22HB_WHO_AM_I_VAL)
 8000b92:	4b0c      	ldr	r3, [pc, #48]	; (8000bc4 <BSP_PSENSOR_Init+0x38>)
 8000b94:	685b      	ldr	r3, [r3, #4]
 8000b96:	20ba      	movs	r0, #186	; 0xba
 8000b98:	4798      	blx	r3
 8000b9a:	4603      	mov	r3, r0
 8000b9c:	2bb1      	cmp	r3, #177	; 0xb1
 8000b9e:	d002      	beq.n	8000ba6 <BSP_PSENSOR_Init+0x1a>
  {
    ret = PSENSOR_ERROR;
 8000ba0:	2301      	movs	r3, #1
 8000ba2:	607b      	str	r3, [r7, #4]
 8000ba4:	e009      	b.n	8000bba <BSP_PSENSOR_Init+0x2e>
  }
  else
  {
     Psensor_drv = &LPS22HB_P_Drv;
 8000ba6:	4b08      	ldr	r3, [pc, #32]	; (8000bc8 <BSP_PSENSOR_Init+0x3c>)
 8000ba8:	4a06      	ldr	r2, [pc, #24]	; (8000bc4 <BSP_PSENSOR_Init+0x38>)
 8000baa:	601a      	str	r2, [r3, #0]
     
    /* PSENSOR Init */   
    Psensor_drv->Init(LPS22HB_I2C_ADDRESS);
 8000bac:	4b06      	ldr	r3, [pc, #24]	; (8000bc8 <BSP_PSENSOR_Init+0x3c>)
 8000bae:	681b      	ldr	r3, [r3, #0]
 8000bb0:	681b      	ldr	r3, [r3, #0]
 8000bb2:	20ba      	movs	r0, #186	; 0xba
 8000bb4:	4798      	blx	r3
    ret = PSENSOR_OK;
 8000bb6:	2300      	movs	r3, #0
 8000bb8:	607b      	str	r3, [r7, #4]
  }
  
  return ret;
 8000bba:	687b      	ldr	r3, [r7, #4]
}
 8000bbc:	4618      	mov	r0, r3
 8000bbe:	3708      	adds	r7, #8
 8000bc0:	46bd      	mov	sp, r7
 8000bc2:	bd80      	pop	{r7, pc}
 8000bc4:	20000044 	.word	0x20000044
 8000bc8:	20000240 	.word	0x20000240

08000bcc <BSP_QSPI_Init>:
/**
  * @brief  Initializes the QSPI interface.
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Init(void)
{ 
 8000bcc:	b580      	push	{r7, lr}
 8000bce:	b084      	sub	sp, #16
 8000bd0:	af00      	add	r7, sp, #0
  OSPIHandle.Instance = OCTOSPI1;
 8000bd2:	4b3b      	ldr	r3, [pc, #236]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000bd4:	4a3b      	ldr	r2, [pc, #236]	; (8000cc4 <BSP_QSPI_Init+0xf8>)
 8000bd6:	601a      	str	r2, [r3, #0]

  /* Call the DeInit function to reset the driver */
  if (HAL_OSPI_DeInit(&OSPIHandle) != HAL_OK)
 8000bd8:	4839      	ldr	r0, [pc, #228]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000bda:	f002 fc0d 	bl	80033f8 <HAL_OSPI_DeInit>
 8000bde:	4603      	mov	r3, r0
 8000be0:	2b00      	cmp	r3, #0
 8000be2:	d001      	beq.n	8000be8 <BSP_QSPI_Init+0x1c>
  {
    return QSPI_ERROR;
 8000be4:	2301      	movs	r3, #1
 8000be6:	e067      	b.n	8000cb8 <BSP_QSPI_Init+0xec>
  }
        
  /* System level initialization */
  BSP_QSPI_MspInit();
 8000be8:	f000 f8b8 	bl	8000d5c <BSP_QSPI_MspInit>
  
  /* QSPI initialization */
  OSPIHandle.Init.FifoThreshold         = 4;
 8000bec:	4b34      	ldr	r3, [pc, #208]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000bee:	2204      	movs	r2, #4
 8000bf0:	605a      	str	r2, [r3, #4]
  OSPIHandle.Init.DualQuad              = HAL_OSPI_DUALQUAD_DISABLE;
 8000bf2:	4b33      	ldr	r3, [pc, #204]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000bf4:	2200      	movs	r2, #0
 8000bf6:	609a      	str	r2, [r3, #8]
  OSPIHandle.Init.MemoryType            = HAL_OSPI_MEMTYPE_MACRONIX;
 8000bf8:	4b31      	ldr	r3, [pc, #196]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000bfa:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8000bfe:	60da      	str	r2, [r3, #12]
 8000c00:	f44f 0300 	mov.w	r3, #8388608	; 0x800000
 8000c04:	60bb      	str	r3, [r7, #8]
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8000c06:	68bb      	ldr	r3, [r7, #8]
 8000c08:	fa93 f3a3 	rbit	r3, r3
 8000c0c:	607b      	str	r3, [r7, #4]
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8000c0e:	687b      	ldr	r3, [r7, #4]
 8000c10:	60fb      	str	r3, [r7, #12]
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8000c12:	68fb      	ldr	r3, [r7, #12]
 8000c14:	2b00      	cmp	r3, #0
 8000c16:	d101      	bne.n	8000c1c <BSP_QSPI_Init+0x50>
  {
    return 32U;
 8000c18:	2320      	movs	r3, #32
 8000c1a:	e003      	b.n	8000c24 <BSP_QSPI_Init+0x58>
  }
  return __builtin_clz(value);
 8000c1c:	68fb      	ldr	r3, [r7, #12]
 8000c1e:	fab3 f383 	clz	r3, r3
 8000c22:	b2db      	uxtb	r3, r3
  OSPIHandle.Init.DeviceSize            = POSITION_VAL(MX25R6435F_FLASH_SIZE);
 8000c24:	461a      	mov	r2, r3
 8000c26:	4b26      	ldr	r3, [pc, #152]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000c28:	611a      	str	r2, [r3, #16]
  OSPIHandle.Init.ChipSelectHighTime    = 1;
 8000c2a:	4b25      	ldr	r3, [pc, #148]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000c2c:	2201      	movs	r2, #1
 8000c2e:	615a      	str	r2, [r3, #20]
  OSPIHandle.Init.FreeRunningClock      = HAL_OSPI_FREERUNCLK_DISABLE;
 8000c30:	4b23      	ldr	r3, [pc, #140]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000c32:	2200      	movs	r2, #0
 8000c34:	619a      	str	r2, [r3, #24]
  OSPIHandle.Init.ClockMode             = HAL_OSPI_CLOCK_MODE_0;
 8000c36:	4b22      	ldr	r3, [pc, #136]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000c38:	2200      	movs	r2, #0
 8000c3a:	61da      	str	r2, [r3, #28]
  OSPIHandle.Init.ClockPrescaler        = 4; /* QSPI clock = 110MHz / ClockPrescaler = 27.5 MHz */
 8000c3c:	4b20      	ldr	r3, [pc, #128]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000c3e:	2204      	movs	r2, #4
 8000c40:	621a      	str	r2, [r3, #32]
  OSPIHandle.Init.SampleShifting        = HAL_OSPI_SAMPLE_SHIFTING_NONE;
 8000c42:	4b1f      	ldr	r3, [pc, #124]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000c44:	2200      	movs	r2, #0
 8000c46:	625a      	str	r2, [r3, #36]	; 0x24
  OSPIHandle.Init.DelayHoldQuarterCycle = HAL_OSPI_DHQC_ENABLE;
 8000c48:	4b1d      	ldr	r3, [pc, #116]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000c4a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8000c4e:	629a      	str	r2, [r3, #40]	; 0x28
  OSPIHandle.Init.ChipSelectBoundary    = 0;
 8000c50:	4b1b      	ldr	r3, [pc, #108]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000c52:	2200      	movs	r2, #0
 8000c54:	62da      	str	r2, [r3, #44]	; 0x2c
  OSPIHandle.Init.DelayBlockBypass      = HAL_OSPI_DELAY_BLOCK_USED;
 8000c56:	4b1a      	ldr	r3, [pc, #104]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000c58:	2200      	movs	r2, #0
 8000c5a:	631a      	str	r2, [r3, #48]	; 0x30

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8000c5c:	4818      	ldr	r0, [pc, #96]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000c5e:	f002 fb21 	bl	80032a4 <HAL_OSPI_Init>
 8000c62:	4603      	mov	r3, r0
 8000c64:	2b00      	cmp	r3, #0
 8000c66:	d001      	beq.n	8000c6c <BSP_QSPI_Init+0xa0>
  {
    return QSPI_ERROR;
 8000c68:	2301      	movs	r3, #1
 8000c6a:	e025      	b.n	8000cb8 <BSP_QSPI_Init+0xec>
  }

  /* QSPI memory reset */
  if (QSPI_ResetMemory(&OSPIHandle) != QSPI_OK)
 8000c6c:	4814      	ldr	r0, [pc, #80]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000c6e:	f000 f8b5 	bl	8000ddc <QSPI_ResetMemory>
 8000c72:	4603      	mov	r3, r0
 8000c74:	2b00      	cmp	r3, #0
 8000c76:	d001      	beq.n	8000c7c <BSP_QSPI_Init+0xb0>
  {
    return QSPI_NOT_SUPPORTED;
 8000c78:	2304      	movs	r3, #4
 8000c7a:	e01d      	b.n	8000cb8 <BSP_QSPI_Init+0xec>
  }
 
  /* QSPI quad enable */
  if (QSPI_QuadMode(&OSPIHandle, QSPI_QUAD_ENABLE) != QSPI_OK)
 8000c7c:	2101      	movs	r1, #1
 8000c7e:	4810      	ldr	r0, [pc, #64]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000c80:	f000 f99a 	bl	8000fb8 <QSPI_QuadMode>
 8000c84:	4603      	mov	r3, r0
 8000c86:	2b00      	cmp	r3, #0
 8000c88:	d001      	beq.n	8000c8e <BSP_QSPI_Init+0xc2>
  {
    return QSPI_ERROR;
 8000c8a:	2301      	movs	r3, #1
 8000c8c:	e014      	b.n	8000cb8 <BSP_QSPI_Init+0xec>
  }
 
  /* High performance mode enable */
  if (QSPI_HighPerfMode(&OSPIHandle, QSPI_HIGH_PERF_ENABLE) != QSPI_OK)
 8000c8e:	2101      	movs	r1, #1
 8000c90:	480b      	ldr	r0, [pc, #44]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000c92:	f000 fa3d 	bl	8001110 <QSPI_HighPerfMode>
 8000c96:	4603      	mov	r3, r0
 8000c98:	2b00      	cmp	r3, #0
 8000c9a:	d001      	beq.n	8000ca0 <BSP_QSPI_Init+0xd4>
  {
    return QSPI_ERROR;
 8000c9c:	2301      	movs	r3, #1
 8000c9e:	e00b      	b.n	8000cb8 <BSP_QSPI_Init+0xec>
  }
  
  /* Re-configure the clock for the high performance mode */
  OSPIHandle.Init.ClockPrescaler = 2; /* QSPI clock = 110MHz / ClockPrescaler = 55 MHz */
 8000ca0:	4b07      	ldr	r3, [pc, #28]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000ca2:	2202      	movs	r2, #2
 8000ca4:	621a      	str	r2, [r3, #32]

  if (HAL_OSPI_Init(&OSPIHandle) != HAL_OK)
 8000ca6:	4806      	ldr	r0, [pc, #24]	; (8000cc0 <BSP_QSPI_Init+0xf4>)
 8000ca8:	f002 fafc 	bl	80032a4 <HAL_OSPI_Init>
 8000cac:	4603      	mov	r3, r0
 8000cae:	2b00      	cmp	r3, #0
 8000cb0:	d001      	beq.n	8000cb6 <BSP_QSPI_Init+0xea>
  {
    return QSPI_ERROR;
 8000cb2:	2301      	movs	r3, #1
 8000cb4:	e000      	b.n	8000cb8 <BSP_QSPI_Init+0xec>
  }

  return QSPI_OK;
 8000cb6:	2300      	movs	r3, #0
}
 8000cb8:	4618      	mov	r0, r3
 8000cba:	3710      	adds	r7, #16
 8000cbc:	46bd      	mov	sp, r7
 8000cbe:	bd80      	pop	{r7, pc}
 8000cc0:	20000244 	.word	0x20000244
 8000cc4:	a0001000 	.word	0xa0001000

08000cc8 <BSP_QSPI_Erase_Block>:
  * @brief  Erases the specified block of the QSPI memory. 
  * @param  BlockAddress : Block address to erase  
  * @retval QSPI memory status
  */
uint8_t BSP_QSPI_Erase_Block(uint32_t BlockAddress)
{
 8000cc8:	b580      	push	{r7, lr}
 8000cca:	b096      	sub	sp, #88	; 0x58
 8000ccc:	af00      	add	r7, sp, #0
 8000cce:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the erase command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8000cd0:	2300      	movs	r3, #0
 8000cd2:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8000cd4:	2300      	movs	r3, #0
 8000cd6:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = BLOCK_ERASE_CMD;
 8000cd8:	23d8      	movs	r3, #216	; 0xd8
 8000cda:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8000cdc:	2301      	movs	r3, #1
 8000cde:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8000ce0:	2300      	movs	r3, #0
 8000ce2:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8000ce4:	2300      	movs	r3, #0
 8000ce6:	61fb      	str	r3, [r7, #28]
  sCommand.Address            = BlockAddress;
 8000ce8:	687b      	ldr	r3, [r7, #4]
 8000cea:	623b      	str	r3, [r7, #32]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_1_LINE;
 8000cec:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000cf0:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressSize        = HAL_OSPI_ADDRESS_24_BITS;
 8000cf2:	f44f 5300 	mov.w	r3, #8192	; 0x2000
 8000cf6:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.AddressDtrMode     = HAL_OSPI_ADDRESS_DTR_DISABLE;
 8000cf8:	2300      	movs	r3, #0
 8000cfa:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8000cfc:	2300      	movs	r3, #0
 8000cfe:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8000d00:	2300      	movs	r3, #0
 8000d02:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DummyCycles        = 0;
 8000d04:	2300      	movs	r3, #0
 8000d06:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8000d08:	2300      	movs	r3, #0
 8000d0a:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8000d0c:	2300      	movs	r3, #0
 8000d0e:	657b      	str	r3, [r7, #84]	; 0x54

  /* Enable write operations */
  if (QSPI_WriteEnable(&OSPIHandle) != QSPI_OK)
 8000d10:	4811      	ldr	r0, [pc, #68]	; (8000d58 <BSP_QSPI_Erase_Block+0x90>)
 8000d12:	f000 f8aa 	bl	8000e6a <QSPI_WriteEnable>
 8000d16:	4603      	mov	r3, r0
 8000d18:	2b00      	cmp	r3, #0
 8000d1a:	d001      	beq.n	8000d20 <BSP_QSPI_Erase_Block+0x58>
  {
    return QSPI_ERROR;
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	e017      	b.n	8000d50 <BSP_QSPI_Erase_Block+0x88>
  }

  /* Send the command */
  if (HAL_OSPI_Command(&OSPIHandle, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000d20:	f107 0308 	add.w	r3, r7, #8
 8000d24:	f241 3288 	movw	r2, #5000	; 0x1388
 8000d28:	4619      	mov	r1, r3
 8000d2a:	480b      	ldr	r0, [pc, #44]	; (8000d58 <BSP_QSPI_Erase_Block+0x90>)
 8000d2c:	f002 fb8b 	bl	8003446 <HAL_OSPI_Command>
 8000d30:	4603      	mov	r3, r0
 8000d32:	2b00      	cmp	r3, #0
 8000d34:	d001      	beq.n	8000d3a <BSP_QSPI_Erase_Block+0x72>
  {
    return QSPI_ERROR;
 8000d36:	2301      	movs	r3, #1
 8000d38:	e00a      	b.n	8000d50 <BSP_QSPI_Erase_Block+0x88>
  }
  
  /* Configure automatic polling mode to wait for end of erase */  
  if (QSPI_AutoPollingMemReady(&OSPIHandle, MX25R6435F_BLOCK_ERASE_MAX_TIME) != QSPI_OK)
 8000d3a:	f640 51ac 	movw	r1, #3500	; 0xdac
 8000d3e:	4806      	ldr	r0, [pc, #24]	; (8000d58 <BSP_QSPI_Erase_Block+0x90>)
 8000d40:	f000 f8ef 	bl	8000f22 <QSPI_AutoPollingMemReady>
 8000d44:	4603      	mov	r3, r0
 8000d46:	2b00      	cmp	r3, #0
 8000d48:	d001      	beq.n	8000d4e <BSP_QSPI_Erase_Block+0x86>
  {
    return QSPI_ERROR;
 8000d4a:	2301      	movs	r3, #1
 8000d4c:	e000      	b.n	8000d50 <BSP_QSPI_Erase_Block+0x88>
  }

  return QSPI_OK;
 8000d4e:	2300      	movs	r3, #0
}
 8000d50:	4618      	mov	r0, r3
 8000d52:	3758      	adds	r7, #88	; 0x58
 8000d54:	46bd      	mov	sp, r7
 8000d56:	bd80      	pop	{r7, pc}
 8000d58:	20000244 	.word	0x20000244

08000d5c <BSP_QSPI_MspInit>:
/**
  * @brief  Initializes the QSPI MSP.
  * @retval None
  */
__weak void BSP_QSPI_MspInit(void)
{
 8000d5c:	b580      	push	{r7, lr}
 8000d5e:	b088      	sub	sp, #32
 8000d60:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct;

  /* Enable the QuadSPI memory interface clock */
  __HAL_RCC_OSPI1_CLK_ENABLE();
 8000d62:	4b1c      	ldr	r3, [pc, #112]	; (8000dd4 <BSP_QSPI_MspInit+0x78>)
 8000d64:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d66:	4a1b      	ldr	r2, [pc, #108]	; (8000dd4 <BSP_QSPI_MspInit+0x78>)
 8000d68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d6c:	6513      	str	r3, [r2, #80]	; 0x50
 8000d6e:	4b19      	ldr	r3, [pc, #100]	; (8000dd4 <BSP_QSPI_MspInit+0x78>)
 8000d70:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8000d72:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8000d76:	60bb      	str	r3, [r7, #8]
 8000d78:	68bb      	ldr	r3, [r7, #8]

  /* Reset the QuadSPI memory interface */
  __HAL_RCC_OSPI1_FORCE_RESET();
 8000d7a:	4b16      	ldr	r3, [pc, #88]	; (8000dd4 <BSP_QSPI_MspInit+0x78>)
 8000d7c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d7e:	4a15      	ldr	r2, [pc, #84]	; (8000dd4 <BSP_QSPI_MspInit+0x78>)
 8000d80:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000d84:	6313      	str	r3, [r2, #48]	; 0x30
  __HAL_RCC_OSPI1_RELEASE_RESET();
 8000d86:	4b13      	ldr	r3, [pc, #76]	; (8000dd4 <BSP_QSPI_MspInit+0x78>)
 8000d88:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000d8a:	4a12      	ldr	r2, [pc, #72]	; (8000dd4 <BSP_QSPI_MspInit+0x78>)
 8000d8c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8000d90:	6313      	str	r3, [r2, #48]	; 0x30

  /* Enable GPIO clocks */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 8000d92:	4b10      	ldr	r3, [pc, #64]	; (8000dd4 <BSP_QSPI_MspInit+0x78>)
 8000d94:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000d96:	4a0f      	ldr	r2, [pc, #60]	; (8000dd4 <BSP_QSPI_MspInit+0x78>)
 8000d98:	f043 0310 	orr.w	r3, r3, #16
 8000d9c:	64d3      	str	r3, [r2, #76]	; 0x4c
 8000d9e:	4b0d      	ldr	r3, [pc, #52]	; (8000dd4 <BSP_QSPI_MspInit+0x78>)
 8000da0:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8000da2:	f003 0310 	and.w	r3, r3, #16
 8000da6:	607b      	str	r3, [r7, #4]
 8000da8:	687b      	ldr	r3, [r7, #4]

  /* QSPI CLK, CS, D0, D1, D2 and D3 GPIO pins configuration  */
  GPIO_InitStruct.Pin       = GPIO_PIN_10 | GPIO_PIN_11 | GPIO_PIN_12 |\
 8000daa:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8000dae:	60fb      	str	r3, [r7, #12]
                              GPIO_PIN_13 | GPIO_PIN_14 | GPIO_PIN_15;
  GPIO_InitStruct.Mode      = GPIO_MODE_AF_PP;
 8000db0:	2302      	movs	r3, #2
 8000db2:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Pull      = GPIO_NOPULL;
 8000db4:	2300      	movs	r3, #0
 8000db6:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Speed     = GPIO_SPEED_FREQ_VERY_HIGH;
 8000db8:	2303      	movs	r3, #3
 8000dba:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 8000dbc:	230a      	movs	r3, #10
 8000dbe:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 8000dc0:	f107 030c 	add.w	r3, r7, #12
 8000dc4:	4619      	mov	r1, r3
 8000dc6:	4804      	ldr	r0, [pc, #16]	; (8000dd8 <BSP_QSPI_MspInit+0x7c>)
 8000dc8:	f001 f9a0 	bl	800210c <HAL_GPIO_Init>
}
 8000dcc:	bf00      	nop
 8000dce:	3720      	adds	r7, #32
 8000dd0:	46bd      	mov	sp, r7
 8000dd2:	bd80      	pop	{r7, pc}
 8000dd4:	40021000 	.word	0x40021000
 8000dd8:	48001000 	.word	0x48001000

08000ddc <QSPI_ResetMemory>:
  * @brief  This function reset the QSPI memory.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_ResetMemory(OSPI_HandleTypeDef *hospi)
{
 8000ddc:	b580      	push	{r7, lr}
 8000dde:	b096      	sub	sp, #88	; 0x58
 8000de0:	af00      	add	r7, sp, #0
 8000de2:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;

  /* Initialize the reset enable command */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8000de4:	2300      	movs	r3, #0
 8000de6:	60bb      	str	r3, [r7, #8]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8000de8:	2300      	movs	r3, #0
 8000dea:	60fb      	str	r3, [r7, #12]
  sCommand.Instruction        = RESET_ENABLE_CMD;
 8000dec:	2366      	movs	r3, #102	; 0x66
 8000dee:	613b      	str	r3, [r7, #16]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8000df0:	2301      	movs	r3, #1
 8000df2:	617b      	str	r3, [r7, #20]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8000df4:	2300      	movs	r3, #0
 8000df6:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8000df8:	2300      	movs	r3, #0
 8000dfa:	61fb      	str	r3, [r7, #28]
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8000dfc:	2300      	movs	r3, #0
 8000dfe:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8000e00:	2300      	movs	r3, #0
 8000e02:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8000e04:	2300      	movs	r3, #0
 8000e06:	643b      	str	r3, [r7, #64]	; 0x40
  sCommand.DummyCycles        = 0;
 8000e08:	2300      	movs	r3, #0
 8000e0a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8000e0c:	2300      	movs	r3, #0
 8000e0e:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8000e10:	2300      	movs	r3, #0
 8000e12:	657b      	str	r3, [r7, #84]	; 0x54

  /* Send the command */
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e14:	f107 0308 	add.w	r3, r7, #8
 8000e18:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e1c:	4619      	mov	r1, r3
 8000e1e:	6878      	ldr	r0, [r7, #4]
 8000e20:	f002 fb11 	bl	8003446 <HAL_OSPI_Command>
 8000e24:	4603      	mov	r3, r0
 8000e26:	2b00      	cmp	r3, #0
 8000e28:	d001      	beq.n	8000e2e <QSPI_ResetMemory+0x52>
  {
    return QSPI_ERROR;
 8000e2a:	2301      	movs	r3, #1
 8000e2c:	e019      	b.n	8000e62 <QSPI_ResetMemory+0x86>
  }

  /* Send the reset memory command */
  sCommand.Instruction = RESET_MEMORY_CMD;
 8000e2e:	2399      	movs	r3, #153	; 0x99
 8000e30:	613b      	str	r3, [r7, #16]
  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000e32:	f107 0308 	add.w	r3, r7, #8
 8000e36:	f241 3288 	movw	r2, #5000	; 0x1388
 8000e3a:	4619      	mov	r1, r3
 8000e3c:	6878      	ldr	r0, [r7, #4]
 8000e3e:	f002 fb02 	bl	8003446 <HAL_OSPI_Command>
 8000e42:	4603      	mov	r3, r0
 8000e44:	2b00      	cmp	r3, #0
 8000e46:	d001      	beq.n	8000e4c <QSPI_ResetMemory+0x70>
  {
    return QSPI_ERROR;
 8000e48:	2301      	movs	r3, #1
 8000e4a:	e00a      	b.n	8000e62 <QSPI_ResetMemory+0x86>
  }

  /* Configure automatic polling mode to wait the memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8000e4c:	f241 3188 	movw	r1, #5000	; 0x1388
 8000e50:	6878      	ldr	r0, [r7, #4]
 8000e52:	f000 f866 	bl	8000f22 <QSPI_AutoPollingMemReady>
 8000e56:	4603      	mov	r3, r0
 8000e58:	2b00      	cmp	r3, #0
 8000e5a:	d001      	beq.n	8000e60 <QSPI_ResetMemory+0x84>
  {
    return QSPI_ERROR;
 8000e5c:	2301      	movs	r3, #1
 8000e5e:	e000      	b.n	8000e62 <QSPI_ResetMemory+0x86>
  }

  return QSPI_OK;
 8000e60:	2300      	movs	r3, #0
}
 8000e62:	4618      	mov	r0, r3
 8000e64:	3758      	adds	r7, #88	; 0x58
 8000e66:	46bd      	mov	sp, r7
 8000e68:	bd80      	pop	{r7, pc}

08000e6a <QSPI_WriteEnable>:
  * @brief  This function send a Write Enable and wait it is effective.
  * @param  hospi : QSPI handle
  * @retval None
  */
static uint8_t QSPI_WriteEnable(OSPI_HandleTypeDef *hospi)
{
 8000e6a:	b580      	push	{r7, lr}
 8000e6c:	b09c      	sub	sp, #112	; 0x70
 8000e6e:	af00      	add	r7, sp, #0
 8000e70:	6078      	str	r0, [r7, #4]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Enable write operations */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8000e72:	2300      	movs	r3, #0
 8000e74:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8000e76:	2300      	movs	r3, #0
 8000e78:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Instruction        = WRITE_ENABLE_CMD;
 8000e7a:	2306      	movs	r3, #6
 8000e7c:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8000e7e:	2301      	movs	r3, #1
 8000e80:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8000e82:	2300      	movs	r3, #0
 8000e84:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8000e86:	2300      	movs	r3, #0
 8000e88:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8000e8e:	2300      	movs	r3, #0
 8000e90:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_NONE;
 8000e92:	2300      	movs	r3, #0
 8000e94:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.DummyCycles        = 0;
 8000e96:	2300      	movs	r3, #0
 8000e98:	667b      	str	r3, [r7, #100]	; 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8000e9a:	2300      	movs	r3, #0
 8000e9c:	66bb      	str	r3, [r7, #104]	; 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8000e9e:	2300      	movs	r3, #0
 8000ea0:	66fb      	str	r3, [r7, #108]	; 0x6c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ea2:	f107 0320 	add.w	r3, r7, #32
 8000ea6:	f241 3288 	movw	r2, #5000	; 0x1388
 8000eaa:	4619      	mov	r1, r3
 8000eac:	6878      	ldr	r0, [r7, #4]
 8000eae:	f002 faca 	bl	8003446 <HAL_OSPI_Command>
 8000eb2:	4603      	mov	r3, r0
 8000eb4:	2b00      	cmp	r3, #0
 8000eb6:	d001      	beq.n	8000ebc <QSPI_WriteEnable+0x52>
  {
    return QSPI_ERROR;
 8000eb8:	2301      	movs	r3, #1
 8000eba:	e02e      	b.n	8000f1a <QSPI_WriteEnable+0xb0>
  }
  
  /* Configure automatic polling mode to wait for write enabling */  
  sConfig.Match         = MX25R6435F_SR_WEL;
 8000ebc:	2302      	movs	r3, #2
 8000ebe:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WEL;
 8000ec0:	2302      	movs	r3, #2
 8000ec2:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8000ec4:	2300      	movs	r3, #0
 8000ec6:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8000ec8:	2310      	movs	r3, #16
 8000eca:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8000ecc:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000ed0:	61bb      	str	r3, [r7, #24]

  sCommand.Instruction  = READ_STATUS_REG_CMD;
 8000ed2:	2305      	movs	r3, #5
 8000ed4:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.DataMode     = HAL_OSPI_DATA_1_LINE;
 8000ed6:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000eda:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.NbData       = 1;
 8000edc:	2301      	movs	r3, #1
 8000ede:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.DataDtrMode  = HAL_OSPI_DATA_DTR_DISABLE;
 8000ee0:	2300      	movs	r3, #0
 8000ee2:	663b      	str	r3, [r7, #96]	; 0x60

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ee4:	f107 0320 	add.w	r3, r7, #32
 8000ee8:	f241 3288 	movw	r2, #5000	; 0x1388
 8000eec:	4619      	mov	r1, r3
 8000eee:	6878      	ldr	r0, [r7, #4]
 8000ef0:	f002 faa9 	bl	8003446 <HAL_OSPI_Command>
 8000ef4:	4603      	mov	r3, r0
 8000ef6:	2b00      	cmp	r3, #0
 8000ef8:	d001      	beq.n	8000efe <QSPI_WriteEnable+0x94>
  {
    return QSPI_ERROR;
 8000efa:	2301      	movs	r3, #1
 8000efc:	e00d      	b.n	8000f1a <QSPI_WriteEnable+0xb0>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000efe:	f107 030c 	add.w	r3, r7, #12
 8000f02:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f06:	4619      	mov	r1, r3
 8000f08:	6878      	ldr	r0, [r7, #4]
 8000f0a:	f002 fc33 	bl	8003774 <HAL_OSPI_AutoPolling>
 8000f0e:	4603      	mov	r3, r0
 8000f10:	2b00      	cmp	r3, #0
 8000f12:	d001      	beq.n	8000f18 <QSPI_WriteEnable+0xae>
  {
    return QSPI_ERROR;
 8000f14:	2301      	movs	r3, #1
 8000f16:	e000      	b.n	8000f1a <QSPI_WriteEnable+0xb0>
  }

  return QSPI_OK;
 8000f18:	2300      	movs	r3, #0
}
 8000f1a:	4618      	mov	r0, r3
 8000f1c:	3770      	adds	r7, #112	; 0x70
 8000f1e:	46bd      	mov	sp, r7
 8000f20:	bd80      	pop	{r7, pc}

08000f22 <QSPI_AutoPollingMemReady>:
  * @param  hospi   : QSPI handle
  * @param  Timeout : Timeout for auto-polling
  * @retval None
  */
static uint8_t QSPI_AutoPollingMemReady(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8000f22:	b580      	push	{r7, lr}
 8000f24:	b09c      	sub	sp, #112	; 0x70
 8000f26:	af00      	add	r7, sp, #0
 8000f28:	6078      	str	r0, [r7, #4]
 8000f2a:	6039      	str	r1, [r7, #0]
  OSPI_RegularCmdTypeDef sCommand;
  OSPI_AutoPollingTypeDef sConfig;

  /* Configure automatic polling mode to wait for memory ready */  
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8000f2c:	2300      	movs	r3, #0
 8000f2e:	623b      	str	r3, [r7, #32]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8000f30:	2300      	movs	r3, #0
 8000f32:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8000f34:	2305      	movs	r3, #5
 8000f36:	62bb      	str	r3, [r7, #40]	; 0x28
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8000f38:	2301      	movs	r3, #1
 8000f3a:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8000f3c:	2300      	movs	r3, #0
 8000f3e:	633b      	str	r3, [r7, #48]	; 0x30
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8000f40:	2300      	movs	r3, #0
 8000f42:	637b      	str	r3, [r7, #52]	; 0x34
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8000f44:	2300      	movs	r3, #0
 8000f46:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8000f48:	2300      	movs	r3, #0
 8000f4a:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8000f4c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000f50:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.NbData             = 1;
 8000f52:	2301      	movs	r3, #1
 8000f54:	65fb      	str	r3, [r7, #92]	; 0x5c
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8000f56:	2300      	movs	r3, #0
 8000f58:	663b      	str	r3, [r7, #96]	; 0x60
  sCommand.DummyCycles        = 0;
 8000f5a:	2300      	movs	r3, #0
 8000f5c:	667b      	str	r3, [r7, #100]	; 0x64
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8000f5e:	2300      	movs	r3, #0
 8000f60:	66bb      	str	r3, [r7, #104]	; 0x68
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8000f62:	2300      	movs	r3, #0
 8000f64:	66fb      	str	r3, [r7, #108]	; 0x6c

  sConfig.Match         = 0;
 8000f66:	2300      	movs	r3, #0
 8000f68:	60fb      	str	r3, [r7, #12]
  sConfig.Mask          = MX25R6435F_SR_WIP;
 8000f6a:	2301      	movs	r3, #1
 8000f6c:	613b      	str	r3, [r7, #16]
  sConfig.MatchMode     = HAL_OSPI_MATCH_MODE_AND;
 8000f6e:	2300      	movs	r3, #0
 8000f70:	617b      	str	r3, [r7, #20]
  sConfig.Interval      = 0x10;
 8000f72:	2310      	movs	r3, #16
 8000f74:	61fb      	str	r3, [r7, #28]
  sConfig.AutomaticStop = HAL_OSPI_AUTOMATIC_STOP_ENABLE;
 8000f76:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 8000f7a:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000f7c:	f107 0320 	add.w	r3, r7, #32
 8000f80:	f241 3288 	movw	r2, #5000	; 0x1388
 8000f84:	4619      	mov	r1, r3
 8000f86:	6878      	ldr	r0, [r7, #4]
 8000f88:	f002 fa5d 	bl	8003446 <HAL_OSPI_Command>
 8000f8c:	4603      	mov	r3, r0
 8000f8e:	2b00      	cmp	r3, #0
 8000f90:	d001      	beq.n	8000f96 <QSPI_AutoPollingMemReady+0x74>
  {
    return QSPI_ERROR;
 8000f92:	2301      	movs	r3, #1
 8000f94:	e00c      	b.n	8000fb0 <QSPI_AutoPollingMemReady+0x8e>
  }

  if (HAL_OSPI_AutoPolling(hospi, &sConfig, Timeout) != HAL_OK)
 8000f96:	f107 030c 	add.w	r3, r7, #12
 8000f9a:	683a      	ldr	r2, [r7, #0]
 8000f9c:	4619      	mov	r1, r3
 8000f9e:	6878      	ldr	r0, [r7, #4]
 8000fa0:	f002 fbe8 	bl	8003774 <HAL_OSPI_AutoPolling>
 8000fa4:	4603      	mov	r3, r0
 8000fa6:	2b00      	cmp	r3, #0
 8000fa8:	d001      	beq.n	8000fae <QSPI_AutoPollingMemReady+0x8c>
  {
    return QSPI_ERROR;
 8000faa:	2301      	movs	r3, #1
 8000fac:	e000      	b.n	8000fb0 <QSPI_AutoPollingMemReady+0x8e>
  }

  return QSPI_OK;
 8000fae:	2300      	movs	r3, #0
}
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	3770      	adds	r7, #112	; 0x70
 8000fb4:	46bd      	mov	sp, r7
 8000fb6:	bd80      	pop	{r7, pc}

08000fb8 <QSPI_QuadMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_QUAD_ENABLE or QSPI_QUAD_DISABLE mode  
  * @retval None
  */
static uint8_t QSPI_QuadMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8000fb8:	b580      	push	{r7, lr}
 8000fba:	b098      	sub	sp, #96	; 0x60
 8000fbc:	af00      	add	r7, sp, #0
 8000fbe:	6078      	str	r0, [r7, #4]
 8000fc0:	460b      	mov	r3, r1
 8000fc2:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg;

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 8000fc4:	2300      	movs	r3, #0
 8000fc6:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8000fc8:	2300      	movs	r3, #0
 8000fca:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8000fcc:	2305      	movs	r3, #5
 8000fce:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8000fd0:	2301      	movs	r3, #1
 8000fd2:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 8000fd4:	2300      	movs	r3, #0
 8000fd6:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8000fd8:	2300      	movs	r3, #0
 8000fda:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8000fdc:	2300      	movs	r3, #0
 8000fde:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8000fe0:	2300      	movs	r3, #0
 8000fe2:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 8000fe4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8000fe8:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8000fea:	2300      	movs	r3, #0
 8000fec:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles        = 0;
 8000fee:	2300      	movs	r3, #0
 8000ff0:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.NbData             = 1;
 8000ff2:	2301      	movs	r3, #1
 8000ff4:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 8000ff6:	2300      	movs	r3, #0
 8000ff8:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8000ffa:	2300      	movs	r3, #0
 8000ffc:	65fb      	str	r3, [r7, #92]	; 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8000ffe:	f107 0310 	add.w	r3, r7, #16
 8001002:	f241 3288 	movw	r2, #5000	; 0x1388
 8001006:	4619      	mov	r1, r3
 8001008:	6878      	ldr	r0, [r7, #4]
 800100a:	f002 fa1c 	bl	8003446 <HAL_OSPI_Command>
 800100e:	4603      	mov	r3, r0
 8001010:	2b00      	cmp	r3, #0
 8001012:	d001      	beq.n	8001018 <QSPI_QuadMode+0x60>
  {
    return QSPI_ERROR;
 8001014:	2301      	movs	r3, #1
 8001016:	e077      	b.n	8001108 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001018:	f107 030f 	add.w	r3, r7, #15
 800101c:	f241 3288 	movw	r2, #5000	; 0x1388
 8001020:	4619      	mov	r1, r3
 8001022:	6878      	ldr	r0, [r7, #4]
 8001024:	f002 fb03 	bl	800362e <HAL_OSPI_Receive>
 8001028:	4603      	mov	r3, r0
 800102a:	2b00      	cmp	r3, #0
 800102c:	d001      	beq.n	8001032 <QSPI_QuadMode+0x7a>
  {
    return QSPI_ERROR;
 800102e:	2301      	movs	r3, #1
 8001030:	e06a      	b.n	8001108 <QSPI_QuadMode+0x150>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 8001032:	6878      	ldr	r0, [r7, #4]
 8001034:	f7ff ff19 	bl	8000e6a <QSPI_WriteEnable>
 8001038:	4603      	mov	r3, r0
 800103a:	2b00      	cmp	r3, #0
 800103c:	d001      	beq.n	8001042 <QSPI_QuadMode+0x8a>
  {
    return QSPI_ERROR;
 800103e:	2301      	movs	r3, #1
 8001040:	e062      	b.n	8001108 <QSPI_QuadMode+0x150>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_QUAD_ENABLE)
 8001042:	78fb      	ldrb	r3, [r7, #3]
 8001044:	2b01      	cmp	r3, #1
 8001046:	d105      	bne.n	8001054 <QSPI_QuadMode+0x9c>
  {
    SET_BIT(reg, MX25R6435F_SR_QE);
 8001048:	7bfb      	ldrb	r3, [r7, #15]
 800104a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800104e:	b2db      	uxtb	r3, r3
 8001050:	73fb      	strb	r3, [r7, #15]
 8001052:	e004      	b.n	800105e <QSPI_QuadMode+0xa6>
  }
  else
  {
    CLEAR_BIT(reg, MX25R6435F_SR_QE);
 8001054:	7bfb      	ldrb	r3, [r7, #15]
 8001056:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800105a:	b2db      	uxtb	r3, r3
 800105c:	73fb      	strb	r3, [r7, #15]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 800105e:	2301      	movs	r3, #1
 8001060:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001062:	f107 0310 	add.w	r3, r7, #16
 8001066:	f241 3288 	movw	r2, #5000	; 0x1388
 800106a:	4619      	mov	r1, r3
 800106c:	6878      	ldr	r0, [r7, #4]
 800106e:	f002 f9ea 	bl	8003446 <HAL_OSPI_Command>
 8001072:	4603      	mov	r3, r0
 8001074:	2b00      	cmp	r3, #0
 8001076:	d001      	beq.n	800107c <QSPI_QuadMode+0xc4>
  {
    return QSPI_ERROR;
 8001078:	2301      	movs	r3, #1
 800107a:	e045      	b.n	8001108 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Transmit(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800107c:	f107 030f 	add.w	r3, r7, #15
 8001080:	f241 3288 	movw	r2, #5000	; 0x1388
 8001084:	4619      	mov	r1, r3
 8001086:	6878      	ldr	r0, [r7, #4]
 8001088:	f002 fa5e 	bl	8003548 <HAL_OSPI_Transmit>
 800108c:	4603      	mov	r3, r0
 800108e:	2b00      	cmp	r3, #0
 8001090:	d001      	beq.n	8001096 <QSPI_QuadMode+0xde>
  {
    return QSPI_ERROR;
 8001092:	2301      	movs	r3, #1
 8001094:	e038      	b.n	8001108 <QSPI_QuadMode+0x150>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001096:	f241 3188 	movw	r1, #5000	; 0x1388
 800109a:	6878      	ldr	r0, [r7, #4]
 800109c:	f7ff ff41 	bl	8000f22 <QSPI_AutoPollingMemReady>
 80010a0:	4603      	mov	r3, r0
 80010a2:	2b00      	cmp	r3, #0
 80010a4:	d001      	beq.n	80010aa <QSPI_QuadMode+0xf2>
  {
    return QSPI_ERROR;
 80010a6:	2301      	movs	r3, #1
 80010a8:	e02e      	b.n	8001108 <QSPI_QuadMode+0x150>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_STATUS_REG_CMD;
 80010aa:	2305      	movs	r3, #5
 80010ac:	61bb      	str	r3, [r7, #24]

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80010ae:	f107 0310 	add.w	r3, r7, #16
 80010b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80010b6:	4619      	mov	r1, r3
 80010b8:	6878      	ldr	r0, [r7, #4]
 80010ba:	f002 f9c4 	bl	8003446 <HAL_OSPI_Command>
 80010be:	4603      	mov	r3, r0
 80010c0:	2b00      	cmp	r3, #0
 80010c2:	d001      	beq.n	80010c8 <QSPI_QuadMode+0x110>
  {
    return QSPI_ERROR;
 80010c4:	2301      	movs	r3, #1
 80010c6:	e01f      	b.n	8001108 <QSPI_QuadMode+0x150>
  }

  if (HAL_OSPI_Receive(hospi, &reg, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80010c8:	f107 030f 	add.w	r3, r7, #15
 80010cc:	f241 3288 	movw	r2, #5000	; 0x1388
 80010d0:	4619      	mov	r1, r3
 80010d2:	6878      	ldr	r0, [r7, #4]
 80010d4:	f002 faab 	bl	800362e <HAL_OSPI_Receive>
 80010d8:	4603      	mov	r3, r0
 80010da:	2b00      	cmp	r3, #0
 80010dc:	d001      	beq.n	80010e2 <QSPI_QuadMode+0x12a>
  {
    return QSPI_ERROR;
 80010de:	2301      	movs	r3, #1
 80010e0:	e012      	b.n	8001108 <QSPI_QuadMode+0x150>
  }
  
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80010e2:	7bfb      	ldrb	r3, [r7, #15]
 80010e4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80010e8:	2b00      	cmp	r3, #0
 80010ea:	d102      	bne.n	80010f2 <QSPI_QuadMode+0x13a>
 80010ec:	78fb      	ldrb	r3, [r7, #3]
 80010ee:	2b01      	cmp	r3, #1
 80010f0:	d007      	beq.n	8001102 <QSPI_QuadMode+0x14a>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80010f2:	7bfb      	ldrb	r3, [r7, #15]
 80010f4:	f003 0340 	and.w	r3, r3, #64	; 0x40
  if ((((reg & MX25R6435F_SR_QE) == 0) && (Operation == QSPI_QUAD_ENABLE)) ||
 80010f8:	2b00      	cmp	r3, #0
 80010fa:	d004      	beq.n	8001106 <QSPI_QuadMode+0x14e>
      (((reg & MX25R6435F_SR_QE) != 0) && (Operation == QSPI_QUAD_DISABLE)))
 80010fc:	78fb      	ldrb	r3, [r7, #3]
 80010fe:	2b00      	cmp	r3, #0
 8001100:	d101      	bne.n	8001106 <QSPI_QuadMode+0x14e>
  {
    return QSPI_ERROR;
 8001102:	2301      	movs	r3, #1
 8001104:	e000      	b.n	8001108 <QSPI_QuadMode+0x150>
  }

  return QSPI_OK;
 8001106:	2300      	movs	r3, #0
}
 8001108:	4618      	mov	r0, r3
 800110a:	3760      	adds	r7, #96	; 0x60
 800110c:	46bd      	mov	sp, r7
 800110e:	bd80      	pop	{r7, pc}

08001110 <QSPI_HighPerfMode>:
  * @param  hospi     : QSPI handle
  * @param  Operation : QSPI_HIGH_PERF_ENABLE or QSPI_HIGH_PERF_DISABLE high performance mode    
  * @retval None
  */
static uint8_t QSPI_HighPerfMode(OSPI_HandleTypeDef *hospi, uint8_t Operation)
{
 8001110:	b580      	push	{r7, lr}
 8001112:	b098      	sub	sp, #96	; 0x60
 8001114:	af00      	add	r7, sp, #0
 8001116:	6078      	str	r0, [r7, #4]
 8001118:	460b      	mov	r3, r1
 800111a:	70fb      	strb	r3, [r7, #3]
  OSPI_RegularCmdTypeDef sCommand;
  uint8_t reg[3];

  /* Read status register */
  sCommand.OperationType      = HAL_OSPI_OPTYPE_COMMON_CFG;
 800111c:	2300      	movs	r3, #0
 800111e:	613b      	str	r3, [r7, #16]
  sCommand.FlashId            = HAL_OSPI_FLASH_ID_1;
 8001120:	2300      	movs	r3, #0
 8001122:	617b      	str	r3, [r7, #20]
  sCommand.Instruction        = READ_STATUS_REG_CMD;
 8001124:	2305      	movs	r3, #5
 8001126:	61bb      	str	r3, [r7, #24]
  sCommand.InstructionMode    = HAL_OSPI_INSTRUCTION_1_LINE;
 8001128:	2301      	movs	r3, #1
 800112a:	61fb      	str	r3, [r7, #28]
  sCommand.InstructionSize    = HAL_OSPI_INSTRUCTION_8_BITS;
 800112c:	2300      	movs	r3, #0
 800112e:	623b      	str	r3, [r7, #32]
  sCommand.InstructionDtrMode = HAL_OSPI_INSTRUCTION_DTR_DISABLE;
 8001130:	2300      	movs	r3, #0
 8001132:	627b      	str	r3, [r7, #36]	; 0x24
  sCommand.AddressMode        = HAL_OSPI_ADDRESS_NONE;
 8001134:	2300      	movs	r3, #0
 8001136:	62fb      	str	r3, [r7, #44]	; 0x2c
  sCommand.AlternateBytesMode = HAL_OSPI_ALTERNATE_BYTES_NONE;
 8001138:	2300      	movs	r3, #0
 800113a:	63fb      	str	r3, [r7, #60]	; 0x3c
  sCommand.DataMode           = HAL_OSPI_DATA_1_LINE;
 800113c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001140:	64bb      	str	r3, [r7, #72]	; 0x48
  sCommand.DataDtrMode        = HAL_OSPI_DATA_DTR_DISABLE;
 8001142:	2300      	movs	r3, #0
 8001144:	653b      	str	r3, [r7, #80]	; 0x50
  sCommand.DummyCycles        = 0;
 8001146:	2300      	movs	r3, #0
 8001148:	657b      	str	r3, [r7, #84]	; 0x54
  sCommand.NbData             = 1;
 800114a:	2301      	movs	r3, #1
 800114c:	64fb      	str	r3, [r7, #76]	; 0x4c
  sCommand.DQSMode            = HAL_OSPI_DQS_DISABLE;
 800114e:	2300      	movs	r3, #0
 8001150:	65bb      	str	r3, [r7, #88]	; 0x58
  sCommand.SIOOMode           = HAL_OSPI_SIOO_INST_EVERY_CMD;
 8001152:	2300      	movs	r3, #0
 8001154:	65fb      	str	r3, [r7, #92]	; 0x5c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001156:	f107 0310 	add.w	r3, r7, #16
 800115a:	f241 3288 	movw	r2, #5000	; 0x1388
 800115e:	4619      	mov	r1, r3
 8001160:	6878      	ldr	r0, [r7, #4]
 8001162:	f002 f970 	bl	8003446 <HAL_OSPI_Command>
 8001166:	4603      	mov	r3, r0
 8001168:	2b00      	cmp	r3, #0
 800116a:	d001      	beq.n	8001170 <QSPI_HighPerfMode+0x60>
  {
    return QSPI_ERROR;
 800116c:	2301      	movs	r3, #1
 800116e:	e09a      	b.n	80012a6 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001170:	f107 030c 	add.w	r3, r7, #12
 8001174:	f241 3288 	movw	r2, #5000	; 0x1388
 8001178:	4619      	mov	r1, r3
 800117a:	6878      	ldr	r0, [r7, #4]
 800117c:	f002 fa57 	bl	800362e <HAL_OSPI_Receive>
 8001180:	4603      	mov	r3, r0
 8001182:	2b00      	cmp	r3, #0
 8001184:	d001      	beq.n	800118a <QSPI_HighPerfMode+0x7a>
  {
    return QSPI_ERROR;
 8001186:	2301      	movs	r3, #1
 8001188:	e08d      	b.n	80012a6 <QSPI_HighPerfMode+0x196>
  }

  /* Read configuration registers */
  sCommand.Instruction = READ_CFG_REG_CMD;
 800118a:	2315      	movs	r3, #21
 800118c:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 800118e:	2302      	movs	r3, #2
 8001190:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001192:	f107 0310 	add.w	r3, r7, #16
 8001196:	f241 3288 	movw	r2, #5000	; 0x1388
 800119a:	4619      	mov	r1, r3
 800119c:	6878      	ldr	r0, [r7, #4]
 800119e:	f002 f952 	bl	8003446 <HAL_OSPI_Command>
 80011a2:	4603      	mov	r3, r0
 80011a4:	2b00      	cmp	r3, #0
 80011a6:	d001      	beq.n	80011ac <QSPI_HighPerfMode+0x9c>
  {
    return QSPI_ERROR;
 80011a8:	2301      	movs	r3, #1
 80011aa:	e07c      	b.n	80012a6 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[1]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80011ac:	f107 030c 	add.w	r3, r7, #12
 80011b0:	3301      	adds	r3, #1
 80011b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80011b6:	4619      	mov	r1, r3
 80011b8:	6878      	ldr	r0, [r7, #4]
 80011ba:	f002 fa38 	bl	800362e <HAL_OSPI_Receive>
 80011be:	4603      	mov	r3, r0
 80011c0:	2b00      	cmp	r3, #0
 80011c2:	d001      	beq.n	80011c8 <QSPI_HighPerfMode+0xb8>
  {
    return QSPI_ERROR;
 80011c4:	2301      	movs	r3, #1
 80011c6:	e06e      	b.n	80012a6 <QSPI_HighPerfMode+0x196>
  }

  /* Enable write operations */
  if (QSPI_WriteEnable(hospi) != QSPI_OK)
 80011c8:	6878      	ldr	r0, [r7, #4]
 80011ca:	f7ff fe4e 	bl	8000e6a <QSPI_WriteEnable>
 80011ce:	4603      	mov	r3, r0
 80011d0:	2b00      	cmp	r3, #0
 80011d2:	d001      	beq.n	80011d8 <QSPI_HighPerfMode+0xc8>
  {
    return QSPI_ERROR;
 80011d4:	2301      	movs	r3, #1
 80011d6:	e066      	b.n	80012a6 <QSPI_HighPerfMode+0x196>
  }
  
  /* Activate/deactivate the Quad mode */
  if (Operation == QSPI_HIGH_PERF_ENABLE)
 80011d8:	78fb      	ldrb	r3, [r7, #3]
 80011da:	2b01      	cmp	r3, #1
 80011dc:	d105      	bne.n	80011ea <QSPI_HighPerfMode+0xda>
  {
    SET_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80011de:	7bbb      	ldrb	r3, [r7, #14]
 80011e0:	f043 0302 	orr.w	r3, r3, #2
 80011e4:	b2db      	uxtb	r3, r3
 80011e6:	73bb      	strb	r3, [r7, #14]
 80011e8:	e004      	b.n	80011f4 <QSPI_HighPerfMode+0xe4>
  }
  else
  {
    CLEAR_BIT(reg[2], MX25R6435F_CR2_LH_SWITCH);
 80011ea:	7bbb      	ldrb	r3, [r7, #14]
 80011ec:	f023 0302 	bic.w	r3, r3, #2
 80011f0:	b2db      	uxtb	r3, r3
 80011f2:	73bb      	strb	r3, [r7, #14]
  }

  sCommand.Instruction = WRITE_STATUS_CFG_REG_CMD;
 80011f4:	2301      	movs	r3, #1
 80011f6:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 3;
 80011f8:	2303      	movs	r3, #3
 80011fa:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 80011fc:	f107 0310 	add.w	r3, r7, #16
 8001200:	f241 3288 	movw	r2, #5000	; 0x1388
 8001204:	4619      	mov	r1, r3
 8001206:	6878      	ldr	r0, [r7, #4]
 8001208:	f002 f91d 	bl	8003446 <HAL_OSPI_Command>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <QSPI_HighPerfMode+0x106>
  {
    return QSPI_ERROR;
 8001212:	2301      	movs	r3, #1
 8001214:	e047      	b.n	80012a6 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Transmit(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001216:	f107 030c 	add.w	r3, r7, #12
 800121a:	f241 3288 	movw	r2, #5000	; 0x1388
 800121e:	4619      	mov	r1, r3
 8001220:	6878      	ldr	r0, [r7, #4]
 8001222:	f002 f991 	bl	8003548 <HAL_OSPI_Transmit>
 8001226:	4603      	mov	r3, r0
 8001228:	2b00      	cmp	r3, #0
 800122a:	d001      	beq.n	8001230 <QSPI_HighPerfMode+0x120>
  {
    return QSPI_ERROR;
 800122c:	2301      	movs	r3, #1
 800122e:	e03a      	b.n	80012a6 <QSPI_HighPerfMode+0x196>
  }

  /* Wait that memory is ready */  
  if (QSPI_AutoPollingMemReady(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != QSPI_OK)
 8001230:	f241 3188 	movw	r1, #5000	; 0x1388
 8001234:	6878      	ldr	r0, [r7, #4]
 8001236:	f7ff fe74 	bl	8000f22 <QSPI_AutoPollingMemReady>
 800123a:	4603      	mov	r3, r0
 800123c:	2b00      	cmp	r3, #0
 800123e:	d001      	beq.n	8001244 <QSPI_HighPerfMode+0x134>
  {
    return QSPI_ERROR;
 8001240:	2301      	movs	r3, #1
 8001242:	e030      	b.n	80012a6 <QSPI_HighPerfMode+0x196>
  }
  
  /* Check the configuration has been correctly done */
  sCommand.Instruction = READ_CFG_REG_CMD;
 8001244:	2315      	movs	r3, #21
 8001246:	61bb      	str	r3, [r7, #24]
  sCommand.NbData      = 2;
 8001248:	2302      	movs	r3, #2
 800124a:	64fb      	str	r3, [r7, #76]	; 0x4c

  if (HAL_OSPI_Command(hospi, &sCommand, HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 800124c:	f107 0310 	add.w	r3, r7, #16
 8001250:	f241 3288 	movw	r2, #5000	; 0x1388
 8001254:	4619      	mov	r1, r3
 8001256:	6878      	ldr	r0, [r7, #4]
 8001258:	f002 f8f5 	bl	8003446 <HAL_OSPI_Command>
 800125c:	4603      	mov	r3, r0
 800125e:	2b00      	cmp	r3, #0
 8001260:	d001      	beq.n	8001266 <QSPI_HighPerfMode+0x156>
  {
    return QSPI_ERROR;
 8001262:	2301      	movs	r3, #1
 8001264:	e01f      	b.n	80012a6 <QSPI_HighPerfMode+0x196>
  }

  if (HAL_OSPI_Receive(hospi, &(reg[0]), HAL_OSPI_TIMEOUT_DEFAULT_VALUE) != HAL_OK)
 8001266:	f107 030c 	add.w	r3, r7, #12
 800126a:	f241 3288 	movw	r2, #5000	; 0x1388
 800126e:	4619      	mov	r1, r3
 8001270:	6878      	ldr	r0, [r7, #4]
 8001272:	f002 f9dc 	bl	800362e <HAL_OSPI_Receive>
 8001276:	4603      	mov	r3, r0
 8001278:	2b00      	cmp	r3, #0
 800127a:	d001      	beq.n	8001280 <QSPI_HighPerfMode+0x170>
  {
    return QSPI_ERROR;
 800127c:	2301      	movs	r3, #1
 800127e:	e012      	b.n	80012a6 <QSPI_HighPerfMode+0x196>
  }
  
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001280:	7b7b      	ldrb	r3, [r7, #13]
 8001282:	f003 0302 	and.w	r3, r3, #2
 8001286:	2b00      	cmp	r3, #0
 8001288:	d102      	bne.n	8001290 <QSPI_HighPerfMode+0x180>
 800128a:	78fb      	ldrb	r3, [r7, #3]
 800128c:	2b01      	cmp	r3, #1
 800128e:	d007      	beq.n	80012a0 <QSPI_HighPerfMode+0x190>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 8001290:	7b7b      	ldrb	r3, [r7, #13]
 8001292:	f003 0302 	and.w	r3, r3, #2
  if ((((reg[1] & MX25R6435F_CR2_LH_SWITCH) == 0) && (Operation == QSPI_HIGH_PERF_ENABLE)) ||
 8001296:	2b00      	cmp	r3, #0
 8001298:	d004      	beq.n	80012a4 <QSPI_HighPerfMode+0x194>
      (((reg[1] & MX25R6435F_CR2_LH_SWITCH) != 0) && (Operation == QSPI_HIGH_PERF_DISABLE)))
 800129a:	78fb      	ldrb	r3, [r7, #3]
 800129c:	2b00      	cmp	r3, #0
 800129e:	d101      	bne.n	80012a4 <QSPI_HighPerfMode+0x194>
  {
    return QSPI_ERROR;
 80012a0:	2301      	movs	r3, #1
 80012a2:	e000      	b.n	80012a6 <QSPI_HighPerfMode+0x196>
  }

  return QSPI_OK;
 80012a4:	2300      	movs	r3, #0
}
 80012a6:	4618      	mov	r0, r3
 80012a8:	3760      	adds	r7, #96	; 0x60
 80012aa:	46bd      	mov	sp, r7
 80012ac:	bd80      	pop	{r7, pc}
	...

080012b0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 80012b0:	b480      	push	{r7}
 80012b2:	b083      	sub	sp, #12
 80012b4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 80012b6:	4b0f      	ldr	r3, [pc, #60]	; (80012f4 <HAL_MspInit+0x44>)
 80012b8:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012ba:	4a0e      	ldr	r2, [pc, #56]	; (80012f4 <HAL_MspInit+0x44>)
 80012bc:	f043 0301 	orr.w	r3, r3, #1
 80012c0:	6613      	str	r3, [r2, #96]	; 0x60
 80012c2:	4b0c      	ldr	r3, [pc, #48]	; (80012f4 <HAL_MspInit+0x44>)
 80012c4:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 80012c6:	f003 0301 	and.w	r3, r3, #1
 80012ca:	607b      	str	r3, [r7, #4]
 80012cc:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 80012ce:	4b09      	ldr	r3, [pc, #36]	; (80012f4 <HAL_MspInit+0x44>)
 80012d0:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012d2:	4a08      	ldr	r2, [pc, #32]	; (80012f4 <HAL_MspInit+0x44>)
 80012d4:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80012d8:	6593      	str	r3, [r2, #88]	; 0x58
 80012da:	4b06      	ldr	r3, [pc, #24]	; (80012f4 <HAL_MspInit+0x44>)
 80012dc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80012de:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80012e2:	603b      	str	r3, [r7, #0]
 80012e4:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80012e6:	bf00      	nop
 80012e8:	370c      	adds	r7, #12
 80012ea:	46bd      	mov	sp, r7
 80012ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 80012f0:	4770      	bx	lr
 80012f2:	bf00      	nop
 80012f4:	40021000 	.word	0x40021000

080012f8 <HAL_I2C_MspInit>:
* This function configures the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspInit(I2C_HandleTypeDef* hi2c)
{
 80012f8:	b580      	push	{r7, lr}
 80012fa:	b0ae      	sub	sp, #184	; 0xb8
 80012fc:	af00      	add	r7, sp, #0
 80012fe:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001300:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001304:	2200      	movs	r2, #0
 8001306:	601a      	str	r2, [r3, #0]
 8001308:	605a      	str	r2, [r3, #4]
 800130a:	609a      	str	r2, [r3, #8]
 800130c:	60da      	str	r2, [r3, #12]
 800130e:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001310:	f107 0310 	add.w	r3, r7, #16
 8001314:	2294      	movs	r2, #148	; 0x94
 8001316:	2100      	movs	r1, #0
 8001318:	4618      	mov	r0, r3
 800131a:	f004 ff77 	bl	800620c <memset>
  if(hi2c->Instance==I2C2)
 800131e:	687b      	ldr	r3, [r7, #4]
 8001320:	681b      	ldr	r3, [r3, #0]
 8001322:	4a21      	ldr	r2, [pc, #132]	; (80013a8 <HAL_I2C_MspInit+0xb0>)
 8001324:	4293      	cmp	r3, r2
 8001326:	d13b      	bne.n	80013a0 <HAL_I2C_MspInit+0xa8>

  /* USER CODE END I2C2_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C2;
 8001328:	2380      	movs	r3, #128	; 0x80
 800132a:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c2ClockSelection = RCC_I2C2CLKSOURCE_PCLK1;
 800132c:	2300      	movs	r3, #0
 800132e:	66bb      	str	r3, [r7, #104]	; 0x68
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001330:	f107 0310 	add.w	r3, r7, #16
 8001334:	4618      	mov	r0, r3
 8001336:	f003 fbe9 	bl	8004b0c <HAL_RCCEx_PeriphCLKConfig>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d001      	beq.n	8001344 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001340:	f7ff fa44 	bl	80007cc <Error_Handler>
    }

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001344:	4b19      	ldr	r3, [pc, #100]	; (80013ac <HAL_I2C_MspInit+0xb4>)
 8001346:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001348:	4a18      	ldr	r2, [pc, #96]	; (80013ac <HAL_I2C_MspInit+0xb4>)
 800134a:	f043 0302 	orr.w	r3, r3, #2
 800134e:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001350:	4b16      	ldr	r3, [pc, #88]	; (80013ac <HAL_I2C_MspInit+0xb4>)
 8001352:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001354:	f003 0302 	and.w	r3, r3, #2
 8001358:	60fb      	str	r3, [r7, #12]
 800135a:	68fb      	ldr	r3, [r7, #12]
    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 800135c:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 8001360:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 8001364:	2312      	movs	r3, #18
 8001366:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800136a:	2300      	movs	r3, #0
 800136c:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8001370:	2303      	movs	r3, #3
 8001372:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C2;
 8001376:	2304      	movs	r3, #4
 8001378:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800137c:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001380:	4619      	mov	r1, r3
 8001382:	480b      	ldr	r0, [pc, #44]	; (80013b0 <HAL_I2C_MspInit+0xb8>)
 8001384:	f000 fec2 	bl	800210c <HAL_GPIO_Init>

    /* Peripheral clock enable */
    __HAL_RCC_I2C2_CLK_ENABLE();
 8001388:	4b08      	ldr	r3, [pc, #32]	; (80013ac <HAL_I2C_MspInit+0xb4>)
 800138a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800138c:	4a07      	ldr	r2, [pc, #28]	; (80013ac <HAL_I2C_MspInit+0xb4>)
 800138e:	f443 0380 	orr.w	r3, r3, #4194304	; 0x400000
 8001392:	6593      	str	r3, [r2, #88]	; 0x58
 8001394:	4b05      	ldr	r3, [pc, #20]	; (80013ac <HAL_I2C_MspInit+0xb4>)
 8001396:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8001398:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800139c:	60bb      	str	r3, [r7, #8]
 800139e:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C2_MspInit 1 */

  /* USER CODE END I2C2_MspInit 1 */
  }

}
 80013a0:	bf00      	nop
 80013a2:	37b8      	adds	r7, #184	; 0xb8
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40005800 	.word	0x40005800
 80013ac:	40021000 	.word	0x40021000
 80013b0:	48000400 	.word	0x48000400

080013b4 <HAL_I2C_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hi2c: I2C handle pointer
* @retval None
*/
void HAL_I2C_MspDeInit(I2C_HandleTypeDef* hi2c)
{
 80013b4:	b580      	push	{r7, lr}
 80013b6:	b082      	sub	sp, #8
 80013b8:	af00      	add	r7, sp, #0
 80013ba:	6078      	str	r0, [r7, #4]
  if(hi2c->Instance==I2C2)
 80013bc:	687b      	ldr	r3, [r7, #4]
 80013be:	681b      	ldr	r3, [r3, #0]
 80013c0:	4a0b      	ldr	r2, [pc, #44]	; (80013f0 <HAL_I2C_MspDeInit+0x3c>)
 80013c2:	4293      	cmp	r3, r2
 80013c4:	d10f      	bne.n	80013e6 <HAL_I2C_MspDeInit+0x32>
  {
  /* USER CODE BEGIN I2C2_MspDeInit 0 */

  /* USER CODE END I2C2_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_I2C2_CLK_DISABLE();
 80013c6:	4b0b      	ldr	r3, [pc, #44]	; (80013f4 <HAL_I2C_MspDeInit+0x40>)
 80013c8:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80013ca:	4a0a      	ldr	r2, [pc, #40]	; (80013f4 <HAL_I2C_MspDeInit+0x40>)
 80013cc:	f423 0380 	bic.w	r3, r3, #4194304	; 0x400000
 80013d0:	6593      	str	r3, [r2, #88]	; 0x58

    /**I2C2 GPIO Configuration
    PB10     ------> I2C2_SCL
    PB11     ------> I2C2_SDA
    */
    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_10);
 80013d2:	f44f 6180 	mov.w	r1, #1024	; 0x400
 80013d6:	4808      	ldr	r0, [pc, #32]	; (80013f8 <HAL_I2C_MspDeInit+0x44>)
 80013d8:	f001 f82a 	bl	8002430 <HAL_GPIO_DeInit>

    HAL_GPIO_DeInit(GPIOB, GPIO_PIN_11);
 80013dc:	f44f 6100 	mov.w	r1, #2048	; 0x800
 80013e0:	4805      	ldr	r0, [pc, #20]	; (80013f8 <HAL_I2C_MspDeInit+0x44>)
 80013e2:	f001 f825 	bl	8002430 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN I2C2_MspDeInit 1 */

  /* USER CODE END I2C2_MspDeInit 1 */
  }

}
 80013e6:	bf00      	nop
 80013e8:	3708      	adds	r7, #8
 80013ea:	46bd      	mov	sp, r7
 80013ec:	bd80      	pop	{r7, pc}
 80013ee:	bf00      	nop
 80013f0:	40005800 	.word	0x40005800
 80013f4:	40021000 	.word	0x40021000
 80013f8:	48000400 	.word	0x48000400

080013fc <HAL_OSPI_MspInit>:
* This function configures the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspInit(OSPI_HandleTypeDef* hospi)
{
 80013fc:	b580      	push	{r7, lr}
 80013fe:	b0b0      	sub	sp, #192	; 0xc0
 8001400:	af00      	add	r7, sp, #0
 8001402:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001404:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 8001408:	2200      	movs	r2, #0
 800140a:	601a      	str	r2, [r3, #0]
 800140c:	605a      	str	r2, [r3, #4]
 800140e:	609a      	str	r2, [r3, #8]
 8001410:	60da      	str	r2, [r3, #12]
 8001412:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001414:	f107 0318 	add.w	r3, r7, #24
 8001418:	2294      	movs	r2, #148	; 0x94
 800141a:	2100      	movs	r1, #0
 800141c:	4618      	mov	r0, r3
 800141e:	f004 fef5 	bl	800620c <memset>
  if(hospi->Instance==OCTOSPI1)
 8001422:	687b      	ldr	r3, [r7, #4]
 8001424:	681b      	ldr	r3, [r3, #0]
 8001426:	4a28      	ldr	r2, [pc, #160]	; (80014c8 <HAL_OSPI_MspInit+0xcc>)
 8001428:	4293      	cmp	r3, r2
 800142a:	d149      	bne.n	80014c0 <HAL_OSPI_MspInit+0xc4>

  /* USER CODE END OCTOSPI1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_OSPI;
 800142c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8001430:	61bb      	str	r3, [r7, #24]
    PeriphClkInit.OspiClockSelection = RCC_OSPICLKSOURCE_SYSCLK;
 8001432:	2300      	movs	r3, #0
 8001434:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001438:	f107 0318 	add.w	r3, r7, #24
 800143c:	4618      	mov	r0, r3
 800143e:	f003 fb65 	bl	8004b0c <HAL_RCCEx_PeriphCLKConfig>
 8001442:	4603      	mov	r3, r0
 8001444:	2b00      	cmp	r3, #0
 8001446:	d001      	beq.n	800144c <HAL_OSPI_MspInit+0x50>
    {
      Error_Handler();
 8001448:	f7ff f9c0 	bl	80007cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_OSPIM_CLK_ENABLE();
 800144c:	4b1f      	ldr	r3, [pc, #124]	; (80014cc <HAL_OSPI_MspInit+0xd0>)
 800144e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001450:	4a1e      	ldr	r2, [pc, #120]	; (80014cc <HAL_OSPI_MspInit+0xd0>)
 8001452:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8001456:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001458:	4b1c      	ldr	r3, [pc, #112]	; (80014cc <HAL_OSPI_MspInit+0xd0>)
 800145a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800145c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001460:	617b      	str	r3, [r7, #20]
 8001462:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_OSPI1_CLK_ENABLE();
 8001464:	4b19      	ldr	r3, [pc, #100]	; (80014cc <HAL_OSPI_MspInit+0xd0>)
 8001466:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001468:	4a18      	ldr	r2, [pc, #96]	; (80014cc <HAL_OSPI_MspInit+0xd0>)
 800146a:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800146e:	6513      	str	r3, [r2, #80]	; 0x50
 8001470:	4b16      	ldr	r3, [pc, #88]	; (80014cc <HAL_OSPI_MspInit+0xd0>)
 8001472:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8001474:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001478:	613b      	str	r3, [r7, #16]
 800147a:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOE_CLK_ENABLE();
 800147c:	4b13      	ldr	r3, [pc, #76]	; (80014cc <HAL_OSPI_MspInit+0xd0>)
 800147e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001480:	4a12      	ldr	r2, [pc, #72]	; (80014cc <HAL_OSPI_MspInit+0xd0>)
 8001482:	f043 0310 	orr.w	r3, r3, #16
 8001486:	64d3      	str	r3, [r2, #76]	; 0x4c
 8001488:	4b10      	ldr	r3, [pc, #64]	; (80014cc <HAL_OSPI_MspInit+0xd0>)
 800148a:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 800148c:	f003 0310 	and.w	r3, r3, #16
 8001490:	60fb      	str	r3, [r7, #12]
 8001492:	68fb      	ldr	r3, [r7, #12]
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 8001494:	f44f 437c 	mov.w	r3, #64512	; 0xfc00
 8001498:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
                          |GPIO_PIN_14|GPIO_PIN_15;
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800149c:	2302      	movs	r3, #2
 800149e:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80014a2:	2300      	movs	r3, #0
 80014a4:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80014a8:	2303      	movs	r3, #3
 80014aa:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
    GPIO_InitStruct.Alternate = GPIO_AF10_OCTOSPIM_P1;
 80014ae:	230a      	movs	r3, #10
 80014b0:	f8c7 30bc 	str.w	r3, [r7, #188]	; 0xbc
    HAL_GPIO_Init(GPIOE, &GPIO_InitStruct);
 80014b4:	f107 03ac 	add.w	r3, r7, #172	; 0xac
 80014b8:	4619      	mov	r1, r3
 80014ba:	4805      	ldr	r0, [pc, #20]	; (80014d0 <HAL_OSPI_MspInit+0xd4>)
 80014bc:	f000 fe26 	bl	800210c <HAL_GPIO_Init>
  /* USER CODE BEGIN OCTOSPI1_MspInit 1 */

  /* USER CODE END OCTOSPI1_MspInit 1 */
  }

}
 80014c0:	bf00      	nop
 80014c2:	37c0      	adds	r7, #192	; 0xc0
 80014c4:	46bd      	mov	sp, r7
 80014c6:	bd80      	pop	{r7, pc}
 80014c8:	a0001000 	.word	0xa0001000
 80014cc:	40021000 	.word	0x40021000
 80014d0:	48001000 	.word	0x48001000

080014d4 <HAL_OSPI_MspDeInit>:
* This function freeze the hardware resources used in this example
* @param hospi: OSPI handle pointer
* @retval None
*/
void HAL_OSPI_MspDeInit(OSPI_HandleTypeDef* hospi)
{
 80014d4:	b580      	push	{r7, lr}
 80014d6:	b082      	sub	sp, #8
 80014d8:	af00      	add	r7, sp, #0
 80014da:	6078      	str	r0, [r7, #4]
  if(hospi->Instance==OCTOSPI1)
 80014dc:	687b      	ldr	r3, [r7, #4]
 80014de:	681b      	ldr	r3, [r3, #0]
 80014e0:	4a0b      	ldr	r2, [pc, #44]	; (8001510 <HAL_OSPI_MspDeInit+0x3c>)
 80014e2:	4293      	cmp	r3, r2
 80014e4:	d110      	bne.n	8001508 <HAL_OSPI_MspDeInit+0x34>
  {
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 0 */

  /* USER CODE END OCTOSPI1_MspDeInit 0 */
    /* Peripheral clock disable */
    __HAL_RCC_OSPIM_CLK_DISABLE();
 80014e6:	4b0b      	ldr	r3, [pc, #44]	; (8001514 <HAL_OSPI_MspDeInit+0x40>)
 80014e8:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80014ea:	4a0a      	ldr	r2, [pc, #40]	; (8001514 <HAL_OSPI_MspDeInit+0x40>)
 80014ec:	f423 1380 	bic.w	r3, r3, #1048576	; 0x100000
 80014f0:	64d3      	str	r3, [r2, #76]	; 0x4c
    __HAL_RCC_OSPI1_CLK_DISABLE();
 80014f2:	4b08      	ldr	r3, [pc, #32]	; (8001514 <HAL_OSPI_MspDeInit+0x40>)
 80014f4:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 80014f6:	4a07      	ldr	r2, [pc, #28]	; (8001514 <HAL_OSPI_MspDeInit+0x40>)
 80014f8:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80014fc:	6513      	str	r3, [r2, #80]	; 0x50
    PE12     ------> OCTOSPIM_P1_IO0
    PE13     ------> OCTOSPIM_P1_IO1
    PE14     ------> OCTOSPIM_P1_IO2
    PE15     ------> OCTOSPIM_P1_IO3
    */
    HAL_GPIO_DeInit(GPIOE, GPIO_PIN_10|GPIO_PIN_11|GPIO_PIN_12|GPIO_PIN_13
 80014fe:	f44f 417c 	mov.w	r1, #64512	; 0xfc00
 8001502:	4805      	ldr	r0, [pc, #20]	; (8001518 <HAL_OSPI_MspDeInit+0x44>)
 8001504:	f000 ff94 	bl	8002430 <HAL_GPIO_DeInit>
  /* USER CODE BEGIN OCTOSPI1_MspDeInit 1 */

  /* USER CODE END OCTOSPI1_MspDeInit 1 */
  }

}
 8001508:	bf00      	nop
 800150a:	3708      	adds	r7, #8
 800150c:	46bd      	mov	sp, r7
 800150e:	bd80      	pop	{r7, pc}
 8001510:	a0001000 	.word	0xa0001000
 8001514:	40021000 	.word	0x40021000
 8001518:	48001000 	.word	0x48001000

0800151c <HAL_UART_MspInit>:
* This function configures the hardware resources used in this example
* @param huart: UART handle pointer
* @retval None
*/
void HAL_UART_MspInit(UART_HandleTypeDef* huart)
{
 800151c:	b580      	push	{r7, lr}
 800151e:	b0ae      	sub	sp, #184	; 0xb8
 8001520:	af00      	add	r7, sp, #0
 8001522:	6078      	str	r0, [r7, #4]
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001524:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 8001528:	2200      	movs	r2, #0
 800152a:	601a      	str	r2, [r3, #0]
 800152c:	605a      	str	r2, [r3, #4]
 800152e:	609a      	str	r2, [r3, #8]
 8001530:	60da      	str	r2, [r3, #12]
 8001532:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001534:	f107 0310 	add.w	r3, r7, #16
 8001538:	2294      	movs	r2, #148	; 0x94
 800153a:	2100      	movs	r1, #0
 800153c:	4618      	mov	r0, r3
 800153e:	f004 fe65 	bl	800620c <memset>
  if(huart->Instance==USART1)
 8001542:	687b      	ldr	r3, [r7, #4]
 8001544:	681b      	ldr	r3, [r3, #0]
 8001546:	4a21      	ldr	r2, [pc, #132]	; (80015cc <HAL_UART_MspInit+0xb0>)
 8001548:	4293      	cmp	r3, r2
 800154a:	d13a      	bne.n	80015c2 <HAL_UART_MspInit+0xa6>

  /* USER CODE END USART1_MspInit 0 */

  /** Initializes the peripherals clock
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART1;
 800154c:	2301      	movs	r3, #1
 800154e:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Usart1ClockSelection = RCC_USART1CLKSOURCE_PCLK2;
 8001550:	2300      	movs	r3, #0
 8001552:	64fb      	str	r3, [r7, #76]	; 0x4c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001554:	f107 0310 	add.w	r3, r7, #16
 8001558:	4618      	mov	r0, r3
 800155a:	f003 fad7 	bl	8004b0c <HAL_RCCEx_PeriphCLKConfig>
 800155e:	4603      	mov	r3, r0
 8001560:	2b00      	cmp	r3, #0
 8001562:	d001      	beq.n	8001568 <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8001564:	f7ff f932 	bl	80007cc <Error_Handler>
    }

    /* Peripheral clock enable */
    __HAL_RCC_USART1_CLK_ENABLE();
 8001568:	4b19      	ldr	r3, [pc, #100]	; (80015d0 <HAL_UART_MspInit+0xb4>)
 800156a:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 800156c:	4a18      	ldr	r2, [pc, #96]	; (80015d0 <HAL_UART_MspInit+0xb4>)
 800156e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001572:	6613      	str	r3, [r2, #96]	; 0x60
 8001574:	4b16      	ldr	r3, [pc, #88]	; (80015d0 <HAL_UART_MspInit+0xb4>)
 8001576:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8001578:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800157c:	60fb      	str	r3, [r7, #12]
 800157e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001580:	4b13      	ldr	r3, [pc, #76]	; (80015d0 <HAL_UART_MspInit+0xb4>)
 8001582:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001584:	4a12      	ldr	r2, [pc, #72]	; (80015d0 <HAL_UART_MspInit+0xb4>)
 8001586:	f043 0302 	orr.w	r3, r3, #2
 800158a:	64d3      	str	r3, [r2, #76]	; 0x4c
 800158c:	4b10      	ldr	r3, [pc, #64]	; (80015d0 <HAL_UART_MspInit+0xb4>)
 800158e:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8001590:	f003 0302 	and.w	r3, r3, #2
 8001594:	60bb      	str	r3, [r7, #8]
 8001596:	68bb      	ldr	r3, [r7, #8]
    /**USART1 GPIO Configuration
    PB6     ------> USART1_TX
    PB7     ------> USART1_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8001598:	23c0      	movs	r3, #192	; 0xc0
 800159a:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800159e:	2302      	movs	r3, #2
 80015a0:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80015a4:	2300      	movs	r3, #0
 80015a6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80015aa:	2303      	movs	r3, #3
 80015ac:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
    GPIO_InitStruct.Alternate = GPIO_AF7_USART1;
 80015b0:	2307      	movs	r3, #7
 80015b2:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80015b6:	f107 03a4 	add.w	r3, r7, #164	; 0xa4
 80015ba:	4619      	mov	r1, r3
 80015bc:	4805      	ldr	r0, [pc, #20]	; (80015d4 <HAL_UART_MspInit+0xb8>)
 80015be:	f000 fda5 	bl	800210c <HAL_GPIO_Init>
  /* USER CODE BEGIN USART1_MspInit 1 */

  /* USER CODE END USART1_MspInit 1 */
  }

}
 80015c2:	bf00      	nop
 80015c4:	37b8      	adds	r7, #184	; 0xb8
 80015c6:	46bd      	mov	sp, r7
 80015c8:	bd80      	pop	{r7, pc}
 80015ca:	bf00      	nop
 80015cc:	40013800 	.word	0x40013800
 80015d0:	40021000 	.word	0x40021000
 80015d4:	48000400 	.word	0x48000400

080015d8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80015d8:	b480      	push	{r7}
 80015da:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80015dc:	e7fe      	b.n	80015dc <NMI_Handler+0x4>

080015de <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80015de:	b480      	push	{r7}
 80015e0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80015e2:	e7fe      	b.n	80015e2 <HardFault_Handler+0x4>

080015e4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80015e4:	b480      	push	{r7}
 80015e6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80015e8:	e7fe      	b.n	80015e8 <MemManage_Handler+0x4>

080015ea <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80015ea:	b480      	push	{r7}
 80015ec:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80015ee:	e7fe      	b.n	80015ee <BusFault_Handler+0x4>

080015f0 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80015f0:	b480      	push	{r7}
 80015f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80015f4:	e7fe      	b.n	80015f4 <UsageFault_Handler+0x4>

080015f6 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80015f6:	b480      	push	{r7}
 80015f8:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80015fa:	bf00      	nop
 80015fc:	46bd      	mov	sp, r7
 80015fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001602:	4770      	bx	lr

08001604 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001604:	b480      	push	{r7}
 8001606:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001608:	bf00      	nop
 800160a:	46bd      	mov	sp, r7
 800160c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001610:	4770      	bx	lr

08001612 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001612:	b480      	push	{r7}
 8001614:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001616:	bf00      	nop
 8001618:	46bd      	mov	sp, r7
 800161a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800161e:	4770      	bx	lr

08001620 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001620:	b580      	push	{r7, lr}
 8001622:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001624:	f000 fc40 	bl	8001ea8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001628:	bf00      	nop
 800162a:	bd80      	pop	{r7, pc}

0800162c <SystemInit>:
  * @brief  Setup the microcontroller system.
  * @retval None
  */

void SystemInit(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET;
#endif

  /* FPU settings ------------------------------------------------------------*/
#if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
  SCB->CPACR |= ((3UL << 20U)|(3UL << 22U));  /* set CP10 and CP11 Full Access */
 8001630:	4b06      	ldr	r3, [pc, #24]	; (800164c <SystemInit+0x20>)
 8001632:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001636:	4a05      	ldr	r2, [pc, #20]	; (800164c <SystemInit+0x20>)
 8001638:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 800163c:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
#endif
}
 8001640:	bf00      	nop
 8001642:	46bd      	mov	sp, r7
 8001644:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001648:	4770      	bx	lr
 800164a:	bf00      	nop
 800164c:	e000ed00 	.word	0xe000ed00

08001650 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   sp, =_estack    /* Set stack pointer */
 8001650:	f8df d034 	ldr.w	sp, [pc, #52]	; 8001688 <LoopForever+0x2>

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001654:	f7ff ffea 	bl	800162c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001658:	480c      	ldr	r0, [pc, #48]	; (800168c <LoopForever+0x6>)
  ldr r1, =_edata
 800165a:	490d      	ldr	r1, [pc, #52]	; (8001690 <LoopForever+0xa>)
  ldr r2, =_sidata
 800165c:	4a0d      	ldr	r2, [pc, #52]	; (8001694 <LoopForever+0xe>)
  movs r3, #0
 800165e:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001660:	e002      	b.n	8001668 <LoopCopyDataInit>

08001662 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001662:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001664:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001666:	3304      	adds	r3, #4

08001668 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001668:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800166a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800166c:	d3f9      	bcc.n	8001662 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800166e:	4a0a      	ldr	r2, [pc, #40]	; (8001698 <LoopForever+0x12>)
  ldr r4, =_ebss
 8001670:	4c0a      	ldr	r4, [pc, #40]	; (800169c <LoopForever+0x16>)
  movs r3, #0
 8001672:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001674:	e001      	b.n	800167a <LoopFillZerobss>

08001676 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001676:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001678:	3204      	adds	r2, #4

0800167a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800167a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800167c:	d3fb      	bcc.n	8001676 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800167e:	f004 fdcd 	bl	800621c <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8001682:	f7fe ff39 	bl	80004f8 <main>

08001686 <LoopForever>:

LoopForever:
    b LoopForever
 8001686:	e7fe      	b.n	8001686 <LoopForever>
  ldr   sp, =_estack    /* Set stack pointer */
 8001688:	200a0000 	.word	0x200a0000
  ldr r0, =_sdata
 800168c:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001690:	2000008c 	.word	0x2000008c
  ldr r2, =_sidata
 8001694:	080062fc 	.word	0x080062fc
  ldr r2, =_sbss
 8001698:	2000008c 	.word	0x2000008c
  ldr r4, =_ebss
 800169c:	20000298 	.word	0x20000298

080016a0 <ADC1_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80016a0:	e7fe      	b.n	80016a0 <ADC1_IRQHandler>

080016a2 <HTS221_H_Init>:
  */
/**
  * @brief  Set HTS221 humidity sensor Initialization.
  */
void HTS221_H_Init(uint16_t DeviceAddr)
{
 80016a2:	b580      	push	{r7, lr}
 80016a4:	b084      	sub	sp, #16
 80016a6:	af00      	add	r7, sp, #0
 80016a8:	4603      	mov	r3, r0
 80016aa:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;
  
  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, HTS221_CTRL_REG1);
 80016ac:	88fb      	ldrh	r3, [r7, #6]
 80016ae:	b2db      	uxtb	r3, r3
 80016b0:	2120      	movs	r1, #32
 80016b2:	4618      	mov	r0, r3
 80016b4:	f7ff f9a4 	bl	8000a00 <SENSOR_IO_Read>
 80016b8:	4603      	mov	r3, r0
 80016ba:	73fb      	strb	r3, [r7, #15]
  
  /* Enable BDU */
  tmp &= ~HTS221_BDU_MASK;
 80016bc:	7bfb      	ldrb	r3, [r7, #15]
 80016be:	f023 0304 	bic.w	r3, r3, #4
 80016c2:	73fb      	strb	r3, [r7, #15]
  tmp |= (1 << HTS221_BDU_BIT);
 80016c4:	7bfb      	ldrb	r3, [r7, #15]
 80016c6:	f043 0304 	orr.w	r3, r3, #4
 80016ca:	73fb      	strb	r3, [r7, #15]
  
  /* Set default ODR */
  tmp &= ~HTS221_ODR_MASK;
 80016cc:	7bfb      	ldrb	r3, [r7, #15]
 80016ce:	f023 0303 	bic.w	r3, r3, #3
 80016d2:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set ODR to 1Hz */
 80016d4:	7bfb      	ldrb	r3, [r7, #15]
 80016d6:	f043 0301 	orr.w	r3, r3, #1
 80016da:	73fb      	strb	r3, [r7, #15]
  
  /* Activate the device */
  tmp |= HTS221_PD_MASK;
 80016dc:	7bfb      	ldrb	r3, [r7, #15]
 80016de:	f063 037f 	orn	r3, r3, #127	; 0x7f
 80016e2:	73fb      	strb	r3, [r7, #15]
  
  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, HTS221_CTRL_REG1, tmp);
 80016e4:	88fb      	ldrh	r3, [r7, #6]
 80016e6:	b2db      	uxtb	r3, r3
 80016e8:	7bfa      	ldrb	r2, [r7, #15]
 80016ea:	2120      	movs	r1, #32
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7ff f96d 	bl	80009cc <SENSOR_IO_Write>
}
 80016f2:	bf00      	nop
 80016f4:	3710      	adds	r7, #16
 80016f6:	46bd      	mov	sp, r7
 80016f8:	bd80      	pop	{r7, pc}

080016fa <HTS221_H_ReadID>:
/**
  * @brief  Read HTS221 ID.
  * @retval ID 
  */
uint8_t HTS221_H_ReadID(uint16_t DeviceAddr)
{  
 80016fa:	b580      	push	{r7, lr}
 80016fc:	b084      	sub	sp, #16
 80016fe:	af00      	add	r7, sp, #0
 8001700:	4603      	mov	r3, r0
 8001702:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001704:	2300      	movs	r3, #0
 8001706:	73fb      	strb	r3, [r7, #15]
 
  /* IO interface initialization */
  SENSOR_IO_Init(); 
 8001708:	f7ff f956 	bl	80009b8 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, HTS221_WHO_AM_I_REG);
 800170c:	88fb      	ldrh	r3, [r7, #6]
 800170e:	b2db      	uxtb	r3, r3
 8001710:	210f      	movs	r1, #15
 8001712:	4618      	mov	r0, r3
 8001714:	f7ff f974 	bl	8000a00 <SENSOR_IO_Read>
 8001718:	4603      	mov	r3, r0
 800171a:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 800171c:	7bfb      	ldrb	r3, [r7, #15]
}
 800171e:	4618      	mov	r0, r3
 8001720:	3710      	adds	r7, #16
 8001722:	46bd      	mov	sp, r7
 8001724:	bd80      	pop	{r7, pc}
	...

08001728 <HTS221_H_ReadHumidity>:
/**
  * @brief  Read humidity value of HTS221
  * @retval humidity value;
  */
float HTS221_H_ReadHumidity(uint16_t DeviceAddr)
{
 8001728:	b580      	push	{r7, lr}
 800172a:	b088      	sub	sp, #32
 800172c:	af00      	add	r7, sp, #0
 800172e:	4603      	mov	r3, r0
 8001730:	80fb      	strh	r3, [r7, #6]
  int16_t H0_T0_out, H1_T0_out, H_T_out;
  int16_t H0_rh, H1_rh;
  uint8_t buffer[2];
  float tmp_f;

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_RH_X2 | 0x80), buffer, 2);
 8001732:	88fb      	ldrh	r3, [r7, #6]
 8001734:	b2d8      	uxtb	r0, r3
 8001736:	f107 020c 	add.w	r2, r7, #12
 800173a:	2302      	movs	r3, #2
 800173c:	21b0      	movs	r1, #176	; 0xb0
 800173e:	f7ff f97d 	bl	8000a3c <SENSOR_IO_ReadMultiple>

  H0_rh = buffer[0] >> 1;
 8001742:	7b3b      	ldrb	r3, [r7, #12]
 8001744:	085b      	lsrs	r3, r3, #1
 8001746:	b2db      	uxtb	r3, r3
 8001748:	83fb      	strh	r3, [r7, #30]
  H1_rh = buffer[1] >> 1;
 800174a:	7b7b      	ldrb	r3, [r7, #13]
 800174c:	085b      	lsrs	r3, r3, #1
 800174e:	b2db      	uxtb	r3, r3
 8001750:	83bb      	strh	r3, [r7, #28]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H0_T0_OUT_L | 0x80), buffer, 2);
 8001752:	88fb      	ldrh	r3, [r7, #6]
 8001754:	b2d8      	uxtb	r0, r3
 8001756:	f107 020c 	add.w	r2, r7, #12
 800175a:	2302      	movs	r3, #2
 800175c:	21b6      	movs	r1, #182	; 0xb6
 800175e:	f7ff f96d 	bl	8000a3c <SENSOR_IO_ReadMultiple>

  H0_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001762:	7b7b      	ldrb	r3, [r7, #13]
 8001764:	021b      	lsls	r3, r3, #8
 8001766:	b21a      	sxth	r2, r3
 8001768:	7b3b      	ldrb	r3, [r7, #12]
 800176a:	b21b      	sxth	r3, r3
 800176c:	4313      	orrs	r3, r2
 800176e:	837b      	strh	r3, [r7, #26]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_H1_T0_OUT_L | 0x80), buffer, 2);
 8001770:	88fb      	ldrh	r3, [r7, #6]
 8001772:	b2d8      	uxtb	r0, r3
 8001774:	f107 020c 	add.w	r2, r7, #12
 8001778:	2302      	movs	r3, #2
 800177a:	21ba      	movs	r1, #186	; 0xba
 800177c:	f7ff f95e 	bl	8000a3c <SENSOR_IO_ReadMultiple>

  H1_T0_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 8001780:	7b7b      	ldrb	r3, [r7, #13]
 8001782:	021b      	lsls	r3, r3, #8
 8001784:	b21a      	sxth	r2, r3
 8001786:	7b3b      	ldrb	r3, [r7, #12]
 8001788:	b21b      	sxth	r3, r3
 800178a:	4313      	orrs	r3, r2
 800178c:	833b      	strh	r3, [r7, #24]

  SENSOR_IO_ReadMultiple(DeviceAddr, (HTS221_HR_OUT_L_REG | 0x80), buffer, 2);
 800178e:	88fb      	ldrh	r3, [r7, #6]
 8001790:	b2d8      	uxtb	r0, r3
 8001792:	f107 020c 	add.w	r2, r7, #12
 8001796:	2302      	movs	r3, #2
 8001798:	21a8      	movs	r1, #168	; 0xa8
 800179a:	f7ff f94f 	bl	8000a3c <SENSOR_IO_ReadMultiple>

  H_T_out = (((uint16_t)buffer[1]) << 8) | (uint16_t)buffer[0];
 800179e:	7b7b      	ldrb	r3, [r7, #13]
 80017a0:	021b      	lsls	r3, r3, #8
 80017a2:	b21a      	sxth	r2, r3
 80017a4:	7b3b      	ldrb	r3, [r7, #12]
 80017a6:	b21b      	sxth	r3, r3
 80017a8:	4313      	orrs	r3, r2
 80017aa:	82fb      	strh	r3, [r7, #22]

  tmp_f = (float)(H_T_out - H0_T0_out) * (float)(H1_rh - H0_rh) / (float)(H1_T0_out - H0_T0_out)  +  H0_rh;
 80017ac:	f9b7 2016 	ldrsh.w	r2, [r7, #22]
 80017b0:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80017b4:	1ad3      	subs	r3, r2, r3
 80017b6:	ee07 3a90 	vmov	s15, r3
 80017ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80017be:	f9b7 201c 	ldrsh.w	r2, [r7, #28]
 80017c2:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80017c6:	1ad3      	subs	r3, r2, r3
 80017c8:	ee07 3a90 	vmov	s15, r3
 80017cc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017d0:	ee67 6a27 	vmul.f32	s13, s14, s15
 80017d4:	f9b7 2018 	ldrsh.w	r2, [r7, #24]
 80017d8:	f9b7 301a 	ldrsh.w	r3, [r7, #26]
 80017dc:	1ad3      	subs	r3, r2, r3
 80017de:	ee07 3a90 	vmov	s15, r3
 80017e2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017e6:	ee86 7aa7 	vdiv.f32	s14, s13, s15
 80017ea:	f9b7 301e 	ldrsh.w	r3, [r7, #30]
 80017ee:	ee07 3a90 	vmov	s15, r3
 80017f2:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80017f6:	ee77 7a27 	vadd.f32	s15, s14, s15
 80017fa:	edc7 7a04 	vstr	s15, [r7, #16]
  tmp_f *= 10.0f;
 80017fe:	edd7 7a04 	vldr	s15, [r7, #16]
 8001802:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001806:	ee67 7a87 	vmul.f32	s15, s15, s14
 800180a:	edc7 7a04 	vstr	s15, [r7, #16]

  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
        : ( tmp_f <    0.0f ) ?    0.0f
 800180e:	edd7 7a04 	vldr	s15, [r7, #16]
 8001812:	ed9f 7a11 	vldr	s14, [pc, #68]	; 8001858 <HTS221_H_ReadHumidity+0x130>
 8001816:	eef4 7ac7 	vcmpe.f32	s15, s14
 800181a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800181e:	dd01      	ble.n	8001824 <HTS221_H_ReadHumidity+0xfc>
 8001820:	4b0e      	ldr	r3, [pc, #56]	; (800185c <HTS221_H_ReadHumidity+0x134>)
 8001822:	e00a      	b.n	800183a <HTS221_H_ReadHumidity+0x112>
        : tmp_f;
 8001824:	edd7 7a04 	vldr	s15, [r7, #16]
 8001828:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800182c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001830:	d502      	bpl.n	8001838 <HTS221_H_ReadHumidity+0x110>
 8001832:	f04f 0300 	mov.w	r3, #0
 8001836:	e000      	b.n	800183a <HTS221_H_ReadHumidity+0x112>
 8001838:	693b      	ldr	r3, [r7, #16]
  tmp_f = ( tmp_f > 1000.0f ) ? 1000.0f
 800183a:	613b      	str	r3, [r7, #16]

  return (tmp_f / 10.0f);
 800183c:	edd7 7a04 	vldr	s15, [r7, #16]
 8001840:	eeb2 7a04 	vmov.f32	s14, #36	; 0x41200000  10.0
 8001844:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001848:	eef0 7a66 	vmov.f32	s15, s13
}
 800184c:	eeb0 0a67 	vmov.f32	s0, s15
 8001850:	3720      	adds	r7, #32
 8001852:	46bd      	mov	sp, r7
 8001854:	bd80      	pop	{r7, pc}
 8001856:	bf00      	nop
 8001858:	447a0000 	.word	0x447a0000
 800185c:	447a0000 	.word	0x447a0000

08001860 <LIS3MDL_MagInit>:
  * @brief  Set LIS3MDL Magnetometer Initialization.
  * @param  LIS3MDL_InitStruct: pointer to a LIS3MDL_MagInitTypeDef structure 
  *         that contains the configuration setting for the LIS3MDL.
  */
void LIS3MDL_MagInit(MAGNETO_InitTypeDef LIS3MDL_InitStruct)
{  
 8001860:	b580      	push	{r7, lr}
 8001862:	b082      	sub	sp, #8
 8001864:	af00      	add	r7, sp, #0
 8001866:	463b      	mov	r3, r7
 8001868:	e883 0003 	stmia.w	r3, {r0, r1}
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG1, LIS3MDL_InitStruct.Register1);
 800186c:	783b      	ldrb	r3, [r7, #0]
 800186e:	461a      	mov	r2, r3
 8001870:	2120      	movs	r1, #32
 8001872:	203c      	movs	r0, #60	; 0x3c
 8001874:	f7ff f8aa 	bl	80009cc <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2, LIS3MDL_InitStruct.Register2);
 8001878:	787b      	ldrb	r3, [r7, #1]
 800187a:	461a      	mov	r2, r3
 800187c:	2121      	movs	r1, #33	; 0x21
 800187e:	203c      	movs	r0, #60	; 0x3c
 8001880:	f7ff f8a4 	bl	80009cc <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, LIS3MDL_InitStruct.Register3);
 8001884:	78bb      	ldrb	r3, [r7, #2]
 8001886:	461a      	mov	r2, r3
 8001888:	2122      	movs	r1, #34	; 0x22
 800188a:	203c      	movs	r0, #60	; 0x3c
 800188c:	f7ff f89e 	bl	80009cc <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG4, LIS3MDL_InitStruct.Register4);
 8001890:	78fb      	ldrb	r3, [r7, #3]
 8001892:	461a      	mov	r2, r3
 8001894:	2123      	movs	r1, #35	; 0x23
 8001896:	203c      	movs	r0, #60	; 0x3c
 8001898:	f7ff f898 	bl	80009cc <SENSOR_IO_Write>
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG5, LIS3MDL_InitStruct.Register5);
 800189c:	793b      	ldrb	r3, [r7, #4]
 800189e:	461a      	mov	r2, r3
 80018a0:	2124      	movs	r1, #36	; 0x24
 80018a2:	203c      	movs	r0, #60	; 0x3c
 80018a4:	f7ff f892 	bl	80009cc <SENSOR_IO_Write>
}
 80018a8:	bf00      	nop
 80018aa:	3708      	adds	r7, #8
 80018ac:	46bd      	mov	sp, r7
 80018ae:	bd80      	pop	{r7, pc}

080018b0 <LIS3MDL_MagDeInit>:

/**
  * @brief  LIS3MDL Magnetometer De-initialization.
  */
void LIS3MDL_MagDeInit(void)
{
 80018b0:	b580      	push	{r7, lr}
 80018b2:	b082      	sub	sp, #8
 80018b4:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 80018b6:	2300      	movs	r3, #0
 80018b8:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 80018ba:	2122      	movs	r1, #34	; 0x22
 80018bc:	203c      	movs	r0, #60	; 0x3c
 80018be:	f7ff f89f 	bl	8000a00 <SENSOR_IO_Read>
 80018c2:	4603      	mov	r3, r0
 80018c4:	71fb      	strb	r3, [r7, #7]

  /* Clear Selection Mode bits */
  ctrl &= ~(LIS3MDL_MAG_SELECTION_MODE);
 80018c6:	79fb      	ldrb	r3, [r7, #7]
 80018c8:	f023 0303 	bic.w	r3, r3, #3
 80018cc:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LIS3MDL_MAG_POWERDOWN2_MODE;
 80018ce:	79fb      	ldrb	r3, [r7, #7]
 80018d0:	f043 0303 	orr.w	r3, r3, #3
 80018d4:	71fb      	strb	r3, [r7, #7]
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 80018d6:	79fb      	ldrb	r3, [r7, #7]
 80018d8:	461a      	mov	r2, r3
 80018da:	2122      	movs	r1, #34	; 0x22
 80018dc:	203c      	movs	r0, #60	; 0x3c
 80018de:	f7ff f875 	bl	80009cc <SENSOR_IO_Write>
}
 80018e2:	bf00      	nop
 80018e4:	3708      	adds	r7, #8
 80018e6:	46bd      	mov	sp, r7
 80018e8:	bd80      	pop	{r7, pc}

080018ea <LIS3MDL_MagReadID>:
/**
  * @brief  Read LIS3MDL ID.
  * @retval ID 
  */
uint8_t LIS3MDL_MagReadID(void)
{
 80018ea:	b580      	push	{r7, lr}
 80018ec:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();  
 80018ee:	f7ff f863 	bl	80009b8 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_WHO_AM_I_REG));
 80018f2:	210f      	movs	r1, #15
 80018f4:	203c      	movs	r0, #60	; 0x3c
 80018f6:	f7ff f883 	bl	8000a00 <SENSOR_IO_Read>
 80018fa:	4603      	mov	r3, r0
}
 80018fc:	4618      	mov	r0, r3
 80018fe:	bd80      	pop	{r7, pc}

08001900 <LIS3MDL_MagLowPower>:
/**
  * @brief  Set/Unset Magnetometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LIS3MDL_MagLowPower(uint16_t status)
{  
 8001900:	b580      	push	{r7, lr}
 8001902:	b084      	sub	sp, #16
 8001904:	af00      	add	r7, sp, #0
 8001906:	4603      	mov	r3, r0
 8001908:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0;
 800190a:	2300      	movs	r3, #0
 800190c:	73fb      	strb	r3, [r7, #15]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3);
 800190e:	2122      	movs	r1, #34	; 0x22
 8001910:	203c      	movs	r0, #60	; 0x3c
 8001912:	f7ff f875 	bl	8000a00 <SENSOR_IO_Read>
 8001916:	4603      	mov	r3, r0
 8001918:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x20);
 800191a:	7bfb      	ldrb	r3, [r7, #15]
 800191c:	f023 0320 	bic.w	r3, r3, #32
 8001920:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8001922:	88fb      	ldrh	r3, [r7, #6]
 8001924:	2b00      	cmp	r3, #0
 8001926:	d003      	beq.n	8001930 <LIS3MDL_MagLowPower+0x30>
  {
    ctrl |= LIS3MDL_MAG_CONFIG_LOWPOWER_MODE;
 8001928:	7bfb      	ldrb	r3, [r7, #15]
 800192a:	f043 0320 	orr.w	r3, r3, #32
 800192e:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LIS3MDL_MAG_CONFIG_NORMAL_MODE;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG3, ctrl);  
 8001930:	7bfb      	ldrb	r3, [r7, #15]
 8001932:	461a      	mov	r2, r3
 8001934:	2122      	movs	r1, #34	; 0x22
 8001936:	203c      	movs	r0, #60	; 0x3c
 8001938:	f7ff f848 	bl	80009cc <SENSOR_IO_Write>
}
 800193c:	bf00      	nop
 800193e:	3710      	adds	r7, #16
 8001940:	46bd      	mov	sp, r7
 8001942:	bd80      	pop	{r7, pc}

08001944 <LIS3MDL_MagReadXYZ>:
/**
  * @brief  Read X, Y & Z Magnetometer values 
  * @param  pData: Data out pointer
  */
void LIS3MDL_MagReadXYZ(int16_t* pData)
{
 8001944:	b580      	push	{r7, lr}
 8001946:	b088      	sub	sp, #32
 8001948:	af00      	add	r7, sp, #0
 800194a:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlm= 0;
 800194c:	2300      	movs	r3, #0
 800194e:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8001950:	2300      	movs	r3, #0
 8001952:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8001954:	f04f 0300 	mov.w	r3, #0
 8001958:	61bb      	str	r3, [r7, #24]
  
  /* Read the magnetometer control register content */
  ctrlm = SENSOR_IO_Read(LIS3MDL_MAG_I2C_ADDRESS_HIGH, LIS3MDL_MAG_CTRL_REG2);
 800195a:	2121      	movs	r1, #33	; 0x21
 800195c:	203c      	movs	r0, #60	; 0x3c
 800195e:	f7ff f84f 	bl	8000a00 <SENSOR_IO_Read>
 8001962:	4603      	mov	r3, r0
 8001964:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LIS3MDL_MAG_I2C_ADDRESS_HIGH, (LIS3MDL_MAG_OUTX_L | 0x80), buffer, 6);
 8001966:	f107 0208 	add.w	r2, r7, #8
 800196a:	2306      	movs	r3, #6
 800196c:	21a8      	movs	r1, #168	; 0xa8
 800196e:	203c      	movs	r0, #60	; 0x3c
 8001970:	f7ff f864 	bl	8000a3c <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8001974:	2300      	movs	r3, #0
 8001976:	77fb      	strb	r3, [r7, #31]
 8001978:	e01c      	b.n	80019b4 <LIS3MDL_MagReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 800197a:	7ffb      	ldrb	r3, [r7, #31]
 800197c:	005b      	lsls	r3, r3, #1
 800197e:	3301      	adds	r3, #1
 8001980:	3320      	adds	r3, #32
 8001982:	443b      	add	r3, r7
 8001984:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001988:	b29b      	uxth	r3, r3
 800198a:	021b      	lsls	r3, r3, #8
 800198c:	b29a      	uxth	r2, r3
 800198e:	7ffb      	ldrb	r3, [r7, #31]
 8001990:	005b      	lsls	r3, r3, #1
 8001992:	3320      	adds	r3, #32
 8001994:	443b      	add	r3, r7
 8001996:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 800199a:	b29b      	uxth	r3, r3
 800199c:	4413      	add	r3, r2
 800199e:	b29a      	uxth	r2, r3
 80019a0:	7ffb      	ldrb	r3, [r7, #31]
 80019a2:	b212      	sxth	r2, r2
 80019a4:	005b      	lsls	r3, r3, #1
 80019a6:	3320      	adds	r3, #32
 80019a8:	443b      	add	r3, r7
 80019aa:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 80019ae:	7ffb      	ldrb	r3, [r7, #31]
 80019b0:	3301      	adds	r3, #1
 80019b2:	77fb      	strb	r3, [r7, #31]
 80019b4:	7ffb      	ldrb	r3, [r7, #31]
 80019b6:	2b02      	cmp	r3, #2
 80019b8:	d9df      	bls.n	800197a <LIS3MDL_MagReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL_REG2 */
  switch(ctrlm & 0x60)
 80019ba:	7dfb      	ldrb	r3, [r7, #23]
 80019bc:	f003 0360 	and.w	r3, r3, #96	; 0x60
 80019c0:	2b60      	cmp	r3, #96	; 0x60
 80019c2:	d013      	beq.n	80019ec <LIS3MDL_MagReadXYZ+0xa8>
 80019c4:	2b60      	cmp	r3, #96	; 0x60
 80019c6:	dc14      	bgt.n	80019f2 <LIS3MDL_MagReadXYZ+0xae>
 80019c8:	2b40      	cmp	r3, #64	; 0x40
 80019ca:	d00c      	beq.n	80019e6 <LIS3MDL_MagReadXYZ+0xa2>
 80019cc:	2b40      	cmp	r3, #64	; 0x40
 80019ce:	dc10      	bgt.n	80019f2 <LIS3MDL_MagReadXYZ+0xae>
 80019d0:	2b00      	cmp	r3, #0
 80019d2:	d002      	beq.n	80019da <LIS3MDL_MagReadXYZ+0x96>
 80019d4:	2b20      	cmp	r3, #32
 80019d6:	d003      	beq.n	80019e0 <LIS3MDL_MagReadXYZ+0x9c>
 80019d8:	e00b      	b.n	80019f2 <LIS3MDL_MagReadXYZ+0xae>
  {
  case LIS3MDL_MAG_FS_4_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_4GA;
 80019da:	4b19      	ldr	r3, [pc, #100]	; (8001a40 <LIS3MDL_MagReadXYZ+0xfc>)
 80019dc:	61bb      	str	r3, [r7, #24]
    break;
 80019de:	e008      	b.n	80019f2 <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_8_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_8GA;
 80019e0:	4b18      	ldr	r3, [pc, #96]	; (8001a44 <LIS3MDL_MagReadXYZ+0x100>)
 80019e2:	61bb      	str	r3, [r7, #24]
    break;
 80019e4:	e005      	b.n	80019f2 <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_12_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_12GA;
 80019e6:	4b18      	ldr	r3, [pc, #96]	; (8001a48 <LIS3MDL_MagReadXYZ+0x104>)
 80019e8:	61bb      	str	r3, [r7, #24]
    break;
 80019ea:	e002      	b.n	80019f2 <LIS3MDL_MagReadXYZ+0xae>
  case LIS3MDL_MAG_FS_16_GA:
    sensitivity = LIS3MDL_MAG_SENSITIVITY_FOR_FS_16GA;
 80019ec:	4b17      	ldr	r3, [pc, #92]	; (8001a4c <LIS3MDL_MagReadXYZ+0x108>)
 80019ee:	61bb      	str	r3, [r7, #24]
    break;    
 80019f0:	bf00      	nop
  }
  
  /* Obtain the mGauss value for the three axis */
  for(i=0; i<3; i++)
 80019f2:	2300      	movs	r3, #0
 80019f4:	77fb      	strb	r3, [r7, #31]
 80019f6:	e01a      	b.n	8001a2e <LIS3MDL_MagReadXYZ+0xea>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 80019f8:	7ffb      	ldrb	r3, [r7, #31]
 80019fa:	005b      	lsls	r3, r3, #1
 80019fc:	3320      	adds	r3, #32
 80019fe:	443b      	add	r3, r7
 8001a00:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8001a04:	ee07 3a90 	vmov	s15, r3
 8001a08:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001a0c:	edd7 7a06 	vldr	s15, [r7, #24]
 8001a10:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001a14:	7ffb      	ldrb	r3, [r7, #31]
 8001a16:	005b      	lsls	r3, r3, #1
 8001a18:	687a      	ldr	r2, [r7, #4]
 8001a1a:	4413      	add	r3, r2
 8001a1c:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001a20:	ee17 2a90 	vmov	r2, s15
 8001a24:	b212      	sxth	r2, r2
 8001a26:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8001a28:	7ffb      	ldrb	r3, [r7, #31]
 8001a2a:	3301      	adds	r3, #1
 8001a2c:	77fb      	strb	r3, [r7, #31]
 8001a2e:	7ffb      	ldrb	r3, [r7, #31]
 8001a30:	2b02      	cmp	r3, #2
 8001a32:	d9e1      	bls.n	80019f8 <LIS3MDL_MagReadXYZ+0xb4>
  }
}
 8001a34:	bf00      	nop
 8001a36:	bf00      	nop
 8001a38:	3720      	adds	r7, #32
 8001a3a:	46bd      	mov	sp, r7
 8001a3c:	bd80      	pop	{r7, pc}
 8001a3e:	bf00      	nop
 8001a40:	3e0f5c29 	.word	0x3e0f5c29
 8001a44:	3e947ae1 	.word	0x3e947ae1
 8001a48:	3edc28f6 	.word	0x3edc28f6
 8001a4c:	3f147ae1 	.word	0x3f147ae1

08001a50 <LPS22HB_P_Init>:
  */
/**
  * @brief  Set LPS22HB pressure sensor Initialization.
  */
void LPS22HB_P_Init(uint16_t DeviceAddr)
{
 8001a50:	b580      	push	{r7, lr}
 8001a52:	b082      	sub	sp, #8
 8001a54:	af00      	add	r7, sp, #0
 8001a56:	4603      	mov	r3, r0
 8001a58:	80fb      	strh	r3, [r7, #6]
  LPS22HB_Init(DeviceAddr);
 8001a5a:	88fb      	ldrh	r3, [r7, #6]
 8001a5c:	4618      	mov	r0, r3
 8001a5e:	f000 f879 	bl	8001b54 <LPS22HB_Init>
}
 8001a62:	bf00      	nop
 8001a64:	3708      	adds	r7, #8
 8001a66:	46bd      	mov	sp, r7
 8001a68:	bd80      	pop	{r7, pc}

08001a6a <LPS22HB_P_ReadID>:
/**
  * @brief  Read LPS22HB ID.
  * @retval ID 
  */
uint8_t LPS22HB_P_ReadID(uint16_t DeviceAddr)
{  
 8001a6a:	b580      	push	{r7, lr}
 8001a6c:	b084      	sub	sp, #16
 8001a6e:	af00      	add	r7, sp, #0
 8001a70:	4603      	mov	r3, r0
 8001a72:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001a74:	2300      	movs	r3, #0
 8001a76:	73fb      	strb	r3, [r7, #15]

  /* IO interface initialization */
  SENSOR_IO_Init();  
 8001a78:	f7fe ff9e 	bl	80009b8 <SENSOR_IO_Init>
  
  /* Read value at Who am I register address */
  ctrl = SENSOR_IO_Read(DeviceAddr, LPS22HB_WHO_AM_I_REG);
 8001a7c:	88fb      	ldrh	r3, [r7, #6]
 8001a7e:	b2db      	uxtb	r3, r3
 8001a80:	210f      	movs	r1, #15
 8001a82:	4618      	mov	r0, r3
 8001a84:	f7fe ffbc 	bl	8000a00 <SENSOR_IO_Read>
 8001a88:	4603      	mov	r3, r0
 8001a8a:	73fb      	strb	r3, [r7, #15]
  
  return ctrl;
 8001a8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8001a8e:	4618      	mov	r0, r3
 8001a90:	3710      	adds	r7, #16
 8001a92:	46bd      	mov	sp, r7
 8001a94:	bd80      	pop	{r7, pc}
	...

08001a98 <LPS22HB_P_ReadPressure>:
/**
  * @brief  Read pressure value of LPS22HB
  * @retval pressure value
  */
float LPS22HB_P_ReadPressure(uint16_t DeviceAddr)
{
 8001a98:	b590      	push	{r4, r7, lr}
 8001a9a:	b087      	sub	sp, #28
 8001a9c:	af00      	add	r7, sp, #0
 8001a9e:	4603      	mov	r3, r0
 8001aa0:	80fb      	strh	r3, [r7, #6]
  int32_t raw_press;
  uint8_t buffer[3];
  uint32_t tmp = 0;
 8001aa2:	2300      	movs	r3, #0
 8001aa4:	617b      	str	r3, [r7, #20]
  uint8_t i;

  for(i = 0; i < 3; i++)
 8001aa6:	2300      	movs	r3, #0
 8001aa8:	74fb      	strb	r3, [r7, #19]
 8001aaa:	e013      	b.n	8001ad4 <LPS22HB_P_ReadPressure+0x3c>
  {
    buffer[i] = SENSOR_IO_Read(DeviceAddr, (LPS22HB_PRESS_OUT_XL_REG + i));
 8001aac:	88fb      	ldrh	r3, [r7, #6]
 8001aae:	b2da      	uxtb	r2, r3
 8001ab0:	7cfb      	ldrb	r3, [r7, #19]
 8001ab2:	3328      	adds	r3, #40	; 0x28
 8001ab4:	b2db      	uxtb	r3, r3
 8001ab6:	7cfc      	ldrb	r4, [r7, #19]
 8001ab8:	4619      	mov	r1, r3
 8001aba:	4610      	mov	r0, r2
 8001abc:	f7fe ffa0 	bl	8000a00 <SENSOR_IO_Read>
 8001ac0:	4603      	mov	r3, r0
 8001ac2:	461a      	mov	r2, r3
 8001ac4:	f104 0318 	add.w	r3, r4, #24
 8001ac8:	443b      	add	r3, r7
 8001aca:	f803 2c10 	strb.w	r2, [r3, #-16]
  for(i = 0; i < 3; i++)
 8001ace:	7cfb      	ldrb	r3, [r7, #19]
 8001ad0:	3301      	adds	r3, #1
 8001ad2:	74fb      	strb	r3, [r7, #19]
 8001ad4:	7cfb      	ldrb	r3, [r7, #19]
 8001ad6:	2b02      	cmp	r3, #2
 8001ad8:	d9e8      	bls.n	8001aac <LPS22HB_P_ReadPressure+0x14>
  }

  /* Build the raw data */
  for(i = 0; i < 3; i++)
 8001ada:	2300      	movs	r3, #0
 8001adc:	74fb      	strb	r3, [r7, #19]
 8001ade:	e00f      	b.n	8001b00 <LPS22HB_P_ReadPressure+0x68>
    tmp |= (((uint32_t)buffer[i]) << (8 * i));
 8001ae0:	7cfb      	ldrb	r3, [r7, #19]
 8001ae2:	3318      	adds	r3, #24
 8001ae4:	443b      	add	r3, r7
 8001ae6:	f813 3c10 	ldrb.w	r3, [r3, #-16]
 8001aea:	461a      	mov	r2, r3
 8001aec:	7cfb      	ldrb	r3, [r7, #19]
 8001aee:	00db      	lsls	r3, r3, #3
 8001af0:	fa02 f303 	lsl.w	r3, r2, r3
 8001af4:	697a      	ldr	r2, [r7, #20]
 8001af6:	4313      	orrs	r3, r2
 8001af8:	617b      	str	r3, [r7, #20]
  for(i = 0; i < 3; i++)
 8001afa:	7cfb      	ldrb	r3, [r7, #19]
 8001afc:	3301      	adds	r3, #1
 8001afe:	74fb      	strb	r3, [r7, #19]
 8001b00:	7cfb      	ldrb	r3, [r7, #19]
 8001b02:	2b02      	cmp	r3, #2
 8001b04:	d9ec      	bls.n	8001ae0 <LPS22HB_P_ReadPressure+0x48>

  /* convert the 2's complement 24 bit to 2's complement 32 bit */
  if(tmp & 0x00800000)
 8001b06:	697b      	ldr	r3, [r7, #20]
 8001b08:	f403 0300 	and.w	r3, r3, #8388608	; 0x800000
 8001b0c:	2b00      	cmp	r3, #0
 8001b0e:	d003      	beq.n	8001b18 <LPS22HB_P_ReadPressure+0x80>
    tmp |= 0xFF000000;
 8001b10:	697b      	ldr	r3, [r7, #20]
 8001b12:	f043 437f 	orr.w	r3, r3, #4278190080	; 0xff000000
 8001b16:	617b      	str	r3, [r7, #20]

  raw_press = ((int32_t)tmp);
 8001b18:	697b      	ldr	r3, [r7, #20]
 8001b1a:	60fb      	str	r3, [r7, #12]

  raw_press = (raw_press * 100) / 4096;
 8001b1c:	68fb      	ldr	r3, [r7, #12]
 8001b1e:	2264      	movs	r2, #100	; 0x64
 8001b20:	fb02 f303 	mul.w	r3, r2, r3
 8001b24:	2b00      	cmp	r3, #0
 8001b26:	da01      	bge.n	8001b2c <LPS22HB_P_ReadPressure+0x94>
 8001b28:	f603 73ff 	addw	r3, r3, #4095	; 0xfff
 8001b2c:	131b      	asrs	r3, r3, #12
 8001b2e:	60fb      	str	r3, [r7, #12]

  return (float)((float)raw_press / 100.0f);
 8001b30:	68fb      	ldr	r3, [r7, #12]
 8001b32:	ee07 3a90 	vmov	s15, r3
 8001b36:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8001b3a:	ed9f 7a05 	vldr	s14, [pc, #20]	; 8001b50 <LPS22HB_P_ReadPressure+0xb8>
 8001b3e:	eec7 6a87 	vdiv.f32	s13, s15, s14
 8001b42:	eef0 7a66 	vmov.f32	s15, s13
}
 8001b46:	eeb0 0a67 	vmov.f32	s0, s15
 8001b4a:	371c      	adds	r7, #28
 8001b4c:	46bd      	mov	sp, r7
 8001b4e:	bd90      	pop	{r4, r7, pc}
 8001b50:	42c80000 	.word	0x42c80000

08001b54 <LPS22HB_Init>:
  * @brief  Set LPS22HB Initialization.
  * @param  DeviceAddr: I2C device address
  * @retval None
  */
static void LPS22HB_Init(uint16_t DeviceAddr)
{
 8001b54:	b580      	push	{r7, lr}
 8001b56:	b084      	sub	sp, #16
 8001b58:	af00      	add	r7, sp, #0
 8001b5a:	4603      	mov	r3, r0
 8001b5c:	80fb      	strh	r3, [r7, #6]
  uint8_t tmp;

  /* Set Power mode */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_RES_CONF_REG);
 8001b5e:	88fb      	ldrh	r3, [r7, #6]
 8001b60:	b2db      	uxtb	r3, r3
 8001b62:	211a      	movs	r1, #26
 8001b64:	4618      	mov	r0, r3
 8001b66:	f7fe ff4b 	bl	8000a00 <SENSOR_IO_Read>
 8001b6a:	4603      	mov	r3, r0
 8001b6c:	73fb      	strb	r3, [r7, #15]

  tmp &= ~LPS22HB_LCEN_MASK;
 8001b6e:	7bfb      	ldrb	r3, [r7, #15]
 8001b70:	f023 0301 	bic.w	r3, r3, #1
 8001b74:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x01; /* Set low current mode */
 8001b76:	7bfb      	ldrb	r3, [r7, #15]
 8001b78:	f043 0301 	orr.w	r3, r3, #1
 8001b7c:	73fb      	strb	r3, [r7, #15]

  SENSOR_IO_Write(DeviceAddr, LPS22HB_RES_CONF_REG, tmp);
 8001b7e:	88fb      	ldrh	r3, [r7, #6]
 8001b80:	b2db      	uxtb	r3, r3
 8001b82:	7bfa      	ldrb	r2, [r7, #15]
 8001b84:	211a      	movs	r1, #26
 8001b86:	4618      	mov	r0, r3
 8001b88:	f7fe ff20 	bl	80009cc <SENSOR_IO_Write>

  /* Read CTRL_REG1 */
  tmp = SENSOR_IO_Read(DeviceAddr, LPS22HB_CTRL_REG1);
 8001b8c:	88fb      	ldrh	r3, [r7, #6]
 8001b8e:	b2db      	uxtb	r3, r3
 8001b90:	2110      	movs	r1, #16
 8001b92:	4618      	mov	r0, r3
 8001b94:	f7fe ff34 	bl	8000a00 <SENSOR_IO_Read>
 8001b98:	4603      	mov	r3, r0
 8001b9a:	73fb      	strb	r3, [r7, #15]

  /* Set default ODR */
  tmp &= ~LPS22HB_ODR_MASK;
 8001b9c:	7bfb      	ldrb	r3, [r7, #15]
 8001b9e:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001ba2:	73fb      	strb	r3, [r7, #15]
  tmp |= (uint8_t)0x30; /* Set ODR to 25Hz */
 8001ba4:	7bfb      	ldrb	r3, [r7, #15]
 8001ba6:	f043 0330 	orr.w	r3, r3, #48	; 0x30
 8001baa:	73fb      	strb	r3, [r7, #15]

  /* Enable BDU */
  tmp &= ~LPS22HB_BDU_MASK;
 8001bac:	7bfb      	ldrb	r3, [r7, #15]
 8001bae:	f023 0302 	bic.w	r3, r3, #2
 8001bb2:	73fb      	strb	r3, [r7, #15]
  tmp |= ((uint8_t)0x02);
 8001bb4:	7bfb      	ldrb	r3, [r7, #15]
 8001bb6:	f043 0302 	orr.w	r3, r3, #2
 8001bba:	73fb      	strb	r3, [r7, #15]

  /* Apply settings to CTRL_REG1 */
  SENSOR_IO_Write(DeviceAddr, LPS22HB_CTRL_REG1, tmp);
 8001bbc:	88fb      	ldrh	r3, [r7, #6]
 8001bbe:	b2db      	uxtb	r3, r3
 8001bc0:	7bfa      	ldrb	r2, [r7, #15]
 8001bc2:	2110      	movs	r1, #16
 8001bc4:	4618      	mov	r0, r3
 8001bc6:	f7fe ff01 	bl	80009cc <SENSOR_IO_Write>
}  
 8001bca:	bf00      	nop
 8001bcc:	3710      	adds	r7, #16
 8001bce:	46bd      	mov	sp, r7
 8001bd0:	bd80      	pop	{r7, pc}

08001bd2 <LSM6DSL_AccInit>:
/**
  * @brief  Set LSM6DSL Accelerometer Initialization.
  * @param  InitStruct: Init parameters
  */
void LSM6DSL_AccInit(uint16_t InitStruct)
{  
 8001bd2:	b580      	push	{r7, lr}
 8001bd4:	b084      	sub	sp, #16
 8001bd6:	af00      	add	r7, sp, #0
 8001bd8:	4603      	mov	r3, r0
 8001bda:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001bdc:	2300      	movs	r3, #0
 8001bde:	73fb      	strb	r3, [r7, #15]
  uint8_t tmp;

  /* Read CTRL1_XL */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001be0:	2110      	movs	r1, #16
 8001be2:	20d4      	movs	r0, #212	; 0xd4
 8001be4:	f7fe ff0c 	bl	8000a00 <SENSOR_IO_Read>
 8001be8:	4603      	mov	r3, r0
 8001bea:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL1_XL register: FS and Data Rate */
  ctrl = (uint8_t) InitStruct;
 8001bec:	88fb      	ldrh	r3, [r7, #6]
 8001bee:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0xFC);
 8001bf0:	7bbb      	ldrb	r3, [r7, #14]
 8001bf2:	f003 0303 	and.w	r3, r3, #3
 8001bf6:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl;
 8001bf8:	7bba      	ldrb	r2, [r7, #14]
 8001bfa:	7bfb      	ldrb	r3, [r7, #15]
 8001bfc:	4313      	orrs	r3, r2
 8001bfe:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, tmp);
 8001c00:	7bbb      	ldrb	r3, [r7, #14]
 8001c02:	461a      	mov	r2, r3
 8001c04:	2110      	movs	r1, #16
 8001c06:	20d4      	movs	r0, #212	; 0xd4
 8001c08:	f7fe fee0 	bl	80009cc <SENSOR_IO_Write>

  /* Read CTRL3_C */
  tmp = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C);
 8001c0c:	2112      	movs	r1, #18
 8001c0e:	20d4      	movs	r0, #212	; 0xd4
 8001c10:	f7fe fef6 	bl	8000a00 <SENSOR_IO_Read>
 8001c14:	4603      	mov	r3, r0
 8001c16:	73bb      	strb	r3, [r7, #14]

  /* Write value to ACC MEMS CTRL3_C register: BDU and Auto-increment */
  ctrl = ((uint8_t) (InitStruct >> 8));
 8001c18:	88fb      	ldrh	r3, [r7, #6]
 8001c1a:	0a1b      	lsrs	r3, r3, #8
 8001c1c:	b29b      	uxth	r3, r3
 8001c1e:	73fb      	strb	r3, [r7, #15]
  tmp &= ~(0x44);
 8001c20:	7bbb      	ldrb	r3, [r7, #14]
 8001c22:	f023 0344 	bic.w	r3, r3, #68	; 0x44
 8001c26:	73bb      	strb	r3, [r7, #14]
  tmp |= ctrl; 
 8001c28:	7bba      	ldrb	r2, [r7, #14]
 8001c2a:	7bfb      	ldrb	r3, [r7, #15]
 8001c2c:	4313      	orrs	r3, r2
 8001c2e:	73bb      	strb	r3, [r7, #14]
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL3_C, tmp);
 8001c30:	7bbb      	ldrb	r3, [r7, #14]
 8001c32:	461a      	mov	r2, r3
 8001c34:	2112      	movs	r1, #18
 8001c36:	20d4      	movs	r0, #212	; 0xd4
 8001c38:	f7fe fec8 	bl	80009cc <SENSOR_IO_Write>
}
 8001c3c:	bf00      	nop
 8001c3e:	3710      	adds	r7, #16
 8001c40:	46bd      	mov	sp, r7
 8001c42:	bd80      	pop	{r7, pc}

08001c44 <LSM6DSL_AccDeInit>:

/**
  * @brief  LSM6DSL Accelerometer De-initialization.
  */
void LSM6DSL_AccDeInit(void)
{
 8001c44:	b580      	push	{r7, lr}
 8001c46:	b082      	sub	sp, #8
 8001c48:	af00      	add	r7, sp, #0
  uint8_t ctrl = 0x00;
 8001c4a:	2300      	movs	r3, #0
 8001c4c:	71fb      	strb	r3, [r7, #7]
  
  /* Read control register 1 value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001c4e:	2110      	movs	r1, #16
 8001c50:	20d4      	movs	r0, #212	; 0xd4
 8001c52:	f7fe fed5 	bl	8000a00 <SENSOR_IO_Read>
 8001c56:	4603      	mov	r3, r0
 8001c58:	71fb      	strb	r3, [r7, #7]

  /* Clear ODR bits */
  ctrl &= ~(LSM6DSL_ODR_BITPOSITION);
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	f003 030f 	and.w	r3, r3, #15
 8001c60:	71fb      	strb	r3, [r7, #7]

  /* Set Power down */
  ctrl |= LSM6DSL_ODR_POWER_DOWN;
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL, ctrl);
 8001c62:	79fb      	ldrb	r3, [r7, #7]
 8001c64:	461a      	mov	r2, r3
 8001c66:	2110      	movs	r1, #16
 8001c68:	20d4      	movs	r0, #212	; 0xd4
 8001c6a:	f7fe feaf 	bl	80009cc <SENSOR_IO_Write>
}
 8001c6e:	bf00      	nop
 8001c70:	3708      	adds	r7, #8
 8001c72:	46bd      	mov	sp, r7
 8001c74:	bd80      	pop	{r7, pc}

08001c76 <LSM6DSL_AccReadID>:
/**
  * @brief  Read LSM6DSL ID.
  * @retval ID 
  */
uint8_t LSM6DSL_AccReadID(void)
{  
 8001c76:	b580      	push	{r7, lr}
 8001c78:	af00      	add	r7, sp, #0
  /* IO interface initialization */
  SENSOR_IO_Init();
 8001c7a:	f7fe fe9d 	bl	80009b8 <SENSOR_IO_Init>
  /* Read value at Who am I register address */
  return (SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_WHO_AM_I_REG));
 8001c7e:	210f      	movs	r1, #15
 8001c80:	20d4      	movs	r0, #212	; 0xd4
 8001c82:	f7fe febd 	bl	8000a00 <SENSOR_IO_Read>
 8001c86:	4603      	mov	r3, r0
}
 8001c88:	4618      	mov	r0, r3
 8001c8a:	bd80      	pop	{r7, pc}

08001c8c <LSM6DSL_AccLowPower>:
/**
  * @brief  Set/Unset Accelerometer in low power mode.
  * @param  status 0 means disable Low Power Mode, otherwise Low Power Mode is enabled
  */
void LSM6DSL_AccLowPower(uint16_t status)
{
 8001c8c:	b580      	push	{r7, lr}
 8001c8e:	b084      	sub	sp, #16
 8001c90:	af00      	add	r7, sp, #0
 8001c92:	4603      	mov	r3, r0
 8001c94:	80fb      	strh	r3, [r7, #6]
  uint8_t ctrl = 0x00;
 8001c96:	2300      	movs	r3, #0
 8001c98:	73fb      	strb	r3, [r7, #15]
  
  /* Read CTRL6_C value */
  ctrl = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C);
 8001c9a:	2115      	movs	r1, #21
 8001c9c:	20d4      	movs	r0, #212	; 0xd4
 8001c9e:	f7fe feaf 	bl	8000a00 <SENSOR_IO_Read>
 8001ca2:	4603      	mov	r3, r0
 8001ca4:	73fb      	strb	r3, [r7, #15]

  /* Clear Low Power Mode bit */
  ctrl &= ~(0x10);
 8001ca6:	7bfb      	ldrb	r3, [r7, #15]
 8001ca8:	f023 0310 	bic.w	r3, r3, #16
 8001cac:	73fb      	strb	r3, [r7, #15]

  /* Set Low Power Mode */
  if(status)
 8001cae:	88fb      	ldrh	r3, [r7, #6]
 8001cb0:	2b00      	cmp	r3, #0
 8001cb2:	d003      	beq.n	8001cbc <LSM6DSL_AccLowPower+0x30>
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_ENABLED;
 8001cb4:	7bfb      	ldrb	r3, [r7, #15]
 8001cb6:	f043 0310 	orr.w	r3, r3, #16
 8001cba:	73fb      	strb	r3, [r7, #15]
  {
    ctrl |= LSM6DSL_ACC_GYRO_LP_XL_DISABLED;
  }
  
  /* write back control register */
  SENSOR_IO_Write(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL6_C, ctrl);
 8001cbc:	7bfb      	ldrb	r3, [r7, #15]
 8001cbe:	461a      	mov	r2, r3
 8001cc0:	2115      	movs	r1, #21
 8001cc2:	20d4      	movs	r0, #212	; 0xd4
 8001cc4:	f7fe fe82 	bl	80009cc <SENSOR_IO_Write>
}
 8001cc8:	bf00      	nop
 8001cca:	3710      	adds	r7, #16
 8001ccc:	46bd      	mov	sp, r7
 8001cce:	bd80      	pop	{r7, pc}

08001cd0 <LSM6DSL_AccReadXYZ>:
/**
  * @brief  Read X, Y & Z Acceleration values 
  * @param  pData: Data out pointer
  */
void LSM6DSL_AccReadXYZ(int16_t* pData)
{
 8001cd0:	b580      	push	{r7, lr}
 8001cd2:	b088      	sub	sp, #32
 8001cd4:	af00      	add	r7, sp, #0
 8001cd6:	6078      	str	r0, [r7, #4]
  int16_t pnRawData[3];
  uint8_t ctrlx= 0;
 8001cd8:	2300      	movs	r3, #0
 8001cda:	75fb      	strb	r3, [r7, #23]
  uint8_t buffer[6];
  uint8_t i = 0;
 8001cdc:	2300      	movs	r3, #0
 8001cde:	77fb      	strb	r3, [r7, #31]
  float sensitivity = 0;
 8001ce0:	f04f 0300 	mov.w	r3, #0
 8001ce4:	61bb      	str	r3, [r7, #24]
  
  /* Read the acceleration control register content */
  ctrlx = SENSOR_IO_Read(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_CTRL1_XL);
 8001ce6:	2110      	movs	r1, #16
 8001ce8:	20d4      	movs	r0, #212	; 0xd4
 8001cea:	f7fe fe89 	bl	8000a00 <SENSOR_IO_Read>
 8001cee:	4603      	mov	r3, r0
 8001cf0:	75fb      	strb	r3, [r7, #23]
  
  /* Read output register X, Y & Z acceleration */
  SENSOR_IO_ReadMultiple(LSM6DSL_ACC_GYRO_I2C_ADDRESS_LOW, LSM6DSL_ACC_GYRO_OUTX_L_XL, buffer, 6);
 8001cf2:	f107 0208 	add.w	r2, r7, #8
 8001cf6:	2306      	movs	r3, #6
 8001cf8:	2128      	movs	r1, #40	; 0x28
 8001cfa:	20d4      	movs	r0, #212	; 0xd4
 8001cfc:	f7fe fe9e 	bl	8000a3c <SENSOR_IO_ReadMultiple>
  
  for(i=0; i<3; i++)
 8001d00:	2300      	movs	r3, #0
 8001d02:	77fb      	strb	r3, [r7, #31]
 8001d04:	e01c      	b.n	8001d40 <LSM6DSL_AccReadXYZ+0x70>
  {
    pnRawData[i]=((((uint16_t)buffer[2*i+1]) << 8) + (uint16_t)buffer[2*i]);
 8001d06:	7ffb      	ldrb	r3, [r7, #31]
 8001d08:	005b      	lsls	r3, r3, #1
 8001d0a:	3301      	adds	r3, #1
 8001d0c:	3320      	adds	r3, #32
 8001d0e:	443b      	add	r3, r7
 8001d10:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001d14:	b29b      	uxth	r3, r3
 8001d16:	021b      	lsls	r3, r3, #8
 8001d18:	b29a      	uxth	r2, r3
 8001d1a:	7ffb      	ldrb	r3, [r7, #31]
 8001d1c:	005b      	lsls	r3, r3, #1
 8001d1e:	3320      	adds	r3, #32
 8001d20:	443b      	add	r3, r7
 8001d22:	f813 3c18 	ldrb.w	r3, [r3, #-24]
 8001d26:	b29b      	uxth	r3, r3
 8001d28:	4413      	add	r3, r2
 8001d2a:	b29a      	uxth	r2, r3
 8001d2c:	7ffb      	ldrb	r3, [r7, #31]
 8001d2e:	b212      	sxth	r2, r2
 8001d30:	005b      	lsls	r3, r3, #1
 8001d32:	3320      	adds	r3, #32
 8001d34:	443b      	add	r3, r7
 8001d36:	f823 2c10 	strh.w	r2, [r3, #-16]
  for(i=0; i<3; i++)
 8001d3a:	7ffb      	ldrb	r3, [r7, #31]
 8001d3c:	3301      	adds	r3, #1
 8001d3e:	77fb      	strb	r3, [r7, #31]
 8001d40:	7ffb      	ldrb	r3, [r7, #31]
 8001d42:	2b02      	cmp	r3, #2
 8001d44:	d9df      	bls.n	8001d06 <LSM6DSL_AccReadXYZ+0x36>
  }
  
  /* Normal mode */
  /* Switch the sensitivity value set in the CRTL1_XL */
  switch(ctrlx & 0x0C)
 8001d46:	7dfb      	ldrb	r3, [r7, #23]
 8001d48:	f003 030c 	and.w	r3, r3, #12
 8001d4c:	2b0c      	cmp	r3, #12
 8001d4e:	d829      	bhi.n	8001da4 <LSM6DSL_AccReadXYZ+0xd4>
 8001d50:	a201      	add	r2, pc, #4	; (adr r2, 8001d58 <LSM6DSL_AccReadXYZ+0x88>)
 8001d52:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d56:	bf00      	nop
 8001d58:	08001d8d 	.word	0x08001d8d
 8001d5c:	08001da5 	.word	0x08001da5
 8001d60:	08001da5 	.word	0x08001da5
 8001d64:	08001da5 	.word	0x08001da5
 8001d68:	08001d9f 	.word	0x08001d9f
 8001d6c:	08001da5 	.word	0x08001da5
 8001d70:	08001da5 	.word	0x08001da5
 8001d74:	08001da5 	.word	0x08001da5
 8001d78:	08001d93 	.word	0x08001d93
 8001d7c:	08001da5 	.word	0x08001da5
 8001d80:	08001da5 	.word	0x08001da5
 8001d84:	08001da5 	.word	0x08001da5
 8001d88:	08001d99 	.word	0x08001d99
  {
  case LSM6DSL_ACC_FULLSCALE_2G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_2G;
 8001d8c:	4b18      	ldr	r3, [pc, #96]	; (8001df0 <LSM6DSL_AccReadXYZ+0x120>)
 8001d8e:	61bb      	str	r3, [r7, #24]
    break;
 8001d90:	e008      	b.n	8001da4 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_4G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_4G;
 8001d92:	4b18      	ldr	r3, [pc, #96]	; (8001df4 <LSM6DSL_AccReadXYZ+0x124>)
 8001d94:	61bb      	str	r3, [r7, #24]
    break;
 8001d96:	e005      	b.n	8001da4 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_8G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_8G;
 8001d98:	4b17      	ldr	r3, [pc, #92]	; (8001df8 <LSM6DSL_AccReadXYZ+0x128>)
 8001d9a:	61bb      	str	r3, [r7, #24]
    break;
 8001d9c:	e002      	b.n	8001da4 <LSM6DSL_AccReadXYZ+0xd4>
  case LSM6DSL_ACC_FULLSCALE_16G:
    sensitivity = LSM6DSL_ACC_SENSITIVITY_16G;
 8001d9e:	4b17      	ldr	r3, [pc, #92]	; (8001dfc <LSM6DSL_AccReadXYZ+0x12c>)
 8001da0:	61bb      	str	r3, [r7, #24]
    break;    
 8001da2:	bf00      	nop
  }
  
  /* Obtain the mg value for the three axis */
  for(i=0; i<3; i++)
 8001da4:	2300      	movs	r3, #0
 8001da6:	77fb      	strb	r3, [r7, #31]
 8001da8:	e01a      	b.n	8001de0 <LSM6DSL_AccReadXYZ+0x110>
  {
    pData[i]=( int16_t )(pnRawData[i] * sensitivity);
 8001daa:	7ffb      	ldrb	r3, [r7, #31]
 8001dac:	005b      	lsls	r3, r3, #1
 8001dae:	3320      	adds	r3, #32
 8001db0:	443b      	add	r3, r7
 8001db2:	f933 3c10 	ldrsh.w	r3, [r3, #-16]
 8001db6:	ee07 3a90 	vmov	s15, r3
 8001dba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8001dbe:	edd7 7a06 	vldr	s15, [r7, #24]
 8001dc2:	ee67 7a27 	vmul.f32	s15, s14, s15
 8001dc6:	7ffb      	ldrb	r3, [r7, #31]
 8001dc8:	005b      	lsls	r3, r3, #1
 8001dca:	687a      	ldr	r2, [r7, #4]
 8001dcc:	4413      	add	r3, r2
 8001dce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8001dd2:	ee17 2a90 	vmov	r2, s15
 8001dd6:	b212      	sxth	r2, r2
 8001dd8:	801a      	strh	r2, [r3, #0]
  for(i=0; i<3; i++)
 8001dda:	7ffb      	ldrb	r3, [r7, #31]
 8001ddc:	3301      	adds	r3, #1
 8001dde:	77fb      	strb	r3, [r7, #31]
 8001de0:	7ffb      	ldrb	r3, [r7, #31]
 8001de2:	2b02      	cmp	r3, #2
 8001de4:	d9e1      	bls.n	8001daa <LSM6DSL_AccReadXYZ+0xda>
  }
}
 8001de6:	bf00      	nop
 8001de8:	bf00      	nop
 8001dea:	3720      	adds	r7, #32
 8001dec:	46bd      	mov	sp, r7
 8001dee:	bd80      	pop	{r7, pc}
 8001df0:	3d79db23 	.word	0x3d79db23
 8001df4:	3df9db23 	.word	0x3df9db23
 8001df8:	3e79db23 	.word	0x3e79db23
 8001dfc:	3ef9db23 	.word	0x3ef9db23

08001e00 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001e00:	b580      	push	{r7, lr}
 8001e02:	b082      	sub	sp, #8
 8001e04:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 8001e06:	2300      	movs	r3, #0
 8001e08:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001e0a:	2003      	movs	r0, #3
 8001e0c:	f000 f93c 	bl	8002088 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is MSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 8001e10:	2000      	movs	r0, #0
 8001e12:	f000 f80d 	bl	8001e30 <HAL_InitTick>
 8001e16:	4603      	mov	r3, r0
 8001e18:	2b00      	cmp	r3, #0
 8001e1a:	d002      	beq.n	8001e22 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 8001e1c:	2301      	movs	r3, #1
 8001e1e:	71fb      	strb	r3, [r7, #7]
 8001e20:	e001      	b.n	8001e26 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 8001e22:	f7ff fa45 	bl	80012b0 <HAL_MspInit>
  }

  /* Return function status */
  return status;
 8001e26:	79fb      	ldrb	r3, [r7, #7]
}
 8001e28:	4618      	mov	r0, r3
 8001e2a:	3708      	adds	r7, #8
 8001e2c:	46bd      	mov	sp, r7
 8001e2e:	bd80      	pop	{r7, pc}

08001e30 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority  Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001e30:	b580      	push	{r7, lr}
 8001e32:	b084      	sub	sp, #16
 8001e34:	af00      	add	r7, sp, #0
 8001e36:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 8001e38:	2300      	movs	r3, #0
 8001e3a:	73fb      	strb	r3, [r7, #15]

  /* Check uwTickFreq for MisraC 2012 (even if uwTickFreq is a enum type that doesn't take the value zero)*/
  if ((uint32_t)uwTickFreq != 0U)
 8001e3c:	4b17      	ldr	r3, [pc, #92]	; (8001e9c <HAL_InitTick+0x6c>)
 8001e3e:	781b      	ldrb	r3, [r3, #0]
 8001e40:	2b00      	cmp	r3, #0
 8001e42:	d023      	beq.n	8001e8c <HAL_InitTick+0x5c>
  {
    /*Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / (uint32_t)uwTickFreq)) == 0U)
 8001e44:	4b16      	ldr	r3, [pc, #88]	; (8001ea0 <HAL_InitTick+0x70>)
 8001e46:	681a      	ldr	r2, [r3, #0]
 8001e48:	4b14      	ldr	r3, [pc, #80]	; (8001e9c <HAL_InitTick+0x6c>)
 8001e4a:	781b      	ldrb	r3, [r3, #0]
 8001e4c:	4619      	mov	r1, r3
 8001e4e:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8001e52:	fbb3 f3f1 	udiv	r3, r3, r1
 8001e56:	fbb2 f3f3 	udiv	r3, r2, r3
 8001e5a:	4618      	mov	r0, r3
 8001e5c:	f000 f949 	bl	80020f2 <HAL_SYSTICK_Config>
 8001e60:	4603      	mov	r3, r0
 8001e62:	2b00      	cmp	r3, #0
 8001e64:	d10f      	bne.n	8001e86 <HAL_InitTick+0x56>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001e66:	687b      	ldr	r3, [r7, #4]
 8001e68:	2b0f      	cmp	r3, #15
 8001e6a:	d809      	bhi.n	8001e80 <HAL_InitTick+0x50>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001e6c:	2200      	movs	r2, #0
 8001e6e:	6879      	ldr	r1, [r7, #4]
 8001e70:	f04f 30ff 	mov.w	r0, #4294967295
 8001e74:	f000 f913 	bl	800209e <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 8001e78:	4a0a      	ldr	r2, [pc, #40]	; (8001ea4 <HAL_InitTick+0x74>)
 8001e7a:	687b      	ldr	r3, [r7, #4]
 8001e7c:	6013      	str	r3, [r2, #0]
 8001e7e:	e007      	b.n	8001e90 <HAL_InitTick+0x60>
      }
      else
      {
        status = HAL_ERROR;
 8001e80:	2301      	movs	r3, #1
 8001e82:	73fb      	strb	r3, [r7, #15]
 8001e84:	e004      	b.n	8001e90 <HAL_InitTick+0x60>
      }
    }
    else
    {
      status = HAL_ERROR;
 8001e86:	2301      	movs	r3, #1
 8001e88:	73fb      	strb	r3, [r7, #15]
 8001e8a:	e001      	b.n	8001e90 <HAL_InitTick+0x60>
    }
  }
  else
  {
    status = HAL_ERROR;
 8001e8c:	2301      	movs	r3, #1
 8001e8e:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8001e90:	7bfb      	ldrb	r3, [r7, #15]
}
 8001e92:	4618      	mov	r0, r3
 8001e94:	3710      	adds	r7, #16
 8001e96:	46bd      	mov	sp, r7
 8001e98:	bd80      	pop	{r7, pc}
 8001e9a:	bf00      	nop
 8001e9c:	20000088 	.word	0x20000088
 8001ea0:	20000000 	.word	0x20000000
 8001ea4:	20000084 	.word	0x20000084

08001ea8 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001ea8:	b480      	push	{r7}
 8001eaa:	af00      	add	r7, sp, #0
  uwTick += (uint32_t)uwTickFreq;
 8001eac:	4b06      	ldr	r3, [pc, #24]	; (8001ec8 <HAL_IncTick+0x20>)
 8001eae:	781b      	ldrb	r3, [r3, #0]
 8001eb0:	461a      	mov	r2, r3
 8001eb2:	4b06      	ldr	r3, [pc, #24]	; (8001ecc <HAL_IncTick+0x24>)
 8001eb4:	681b      	ldr	r3, [r3, #0]
 8001eb6:	4413      	add	r3, r2
 8001eb8:	4a04      	ldr	r2, [pc, #16]	; (8001ecc <HAL_IncTick+0x24>)
 8001eba:	6013      	str	r3, [r2, #0]
}
 8001ebc:	bf00      	nop
 8001ebe:	46bd      	mov	sp, r7
 8001ec0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	20000088 	.word	0x20000088
 8001ecc:	20000294 	.word	0x20000294

08001ed0 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	af00      	add	r7, sp, #0
  return uwTick;
 8001ed4:	4b03      	ldr	r3, [pc, #12]	; (8001ee4 <HAL_GetTick+0x14>)
 8001ed6:	681b      	ldr	r3, [r3, #0]
}
 8001ed8:	4618      	mov	r0, r3
 8001eda:	46bd      	mov	sp, r7
 8001edc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001ee0:	4770      	bx	lr
 8001ee2:	bf00      	nop
 8001ee4:	20000294 	.word	0x20000294

08001ee8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001ee8:	b480      	push	{r7}
 8001eea:	b085      	sub	sp, #20
 8001eec:	af00      	add	r7, sp, #0
 8001eee:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001ef0:	687b      	ldr	r3, [r7, #4]
 8001ef2:	f003 0307 	and.w	r3, r3, #7
 8001ef6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001ef8:	4b0c      	ldr	r3, [pc, #48]	; (8001f2c <__NVIC_SetPriorityGrouping+0x44>)
 8001efa:	68db      	ldr	r3, [r3, #12]
 8001efc:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001efe:	68ba      	ldr	r2, [r7, #8]
 8001f00:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8001f04:	4013      	ands	r3, r2
 8001f06:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8001f08:	68fb      	ldr	r3, [r7, #12]
 8001f0a:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001f0c:	68bb      	ldr	r3, [r7, #8]
 8001f0e:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001f10:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8001f14:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8001f18:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001f1a:	4a04      	ldr	r2, [pc, #16]	; (8001f2c <__NVIC_SetPriorityGrouping+0x44>)
 8001f1c:	68bb      	ldr	r3, [r7, #8]
 8001f1e:	60d3      	str	r3, [r2, #12]
}
 8001f20:	bf00      	nop
 8001f22:	3714      	adds	r7, #20
 8001f24:	46bd      	mov	sp, r7
 8001f26:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f2a:	4770      	bx	lr
 8001f2c:	e000ed00 	.word	0xe000ed00

08001f30 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001f30:	b480      	push	{r7}
 8001f32:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001f34:	4b04      	ldr	r3, [pc, #16]	; (8001f48 <__NVIC_GetPriorityGrouping+0x18>)
 8001f36:	68db      	ldr	r3, [r3, #12]
 8001f38:	0a1b      	lsrs	r3, r3, #8
 8001f3a:	f003 0307 	and.w	r3, r3, #7
}
 8001f3e:	4618      	mov	r0, r3
 8001f40:	46bd      	mov	sp, r7
 8001f42:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f46:	4770      	bx	lr
 8001f48:	e000ed00 	.word	0xe000ed00

08001f4c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001f4c:	b480      	push	{r7}
 8001f4e:	b083      	sub	sp, #12
 8001f50:	af00      	add	r7, sp, #0
 8001f52:	4603      	mov	r3, r0
 8001f54:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f56:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f5a:	2b00      	cmp	r3, #0
 8001f5c:	db0b      	blt.n	8001f76 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001f5e:	79fb      	ldrb	r3, [r7, #7]
 8001f60:	f003 021f 	and.w	r2, r3, #31
 8001f64:	4907      	ldr	r1, [pc, #28]	; (8001f84 <__NVIC_EnableIRQ+0x38>)
 8001f66:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f6a:	095b      	lsrs	r3, r3, #5
 8001f6c:	2001      	movs	r0, #1
 8001f6e:	fa00 f202 	lsl.w	r2, r0, r2
 8001f72:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8001f76:	bf00      	nop
 8001f78:	370c      	adds	r7, #12
 8001f7a:	46bd      	mov	sp, r7
 8001f7c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f80:	4770      	bx	lr
 8001f82:	bf00      	nop
 8001f84:	e000e100 	.word	0xe000e100

08001f88 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001f88:	b480      	push	{r7}
 8001f8a:	b083      	sub	sp, #12
 8001f8c:	af00      	add	r7, sp, #0
 8001f8e:	4603      	mov	r3, r0
 8001f90:	6039      	str	r1, [r7, #0]
 8001f92:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001f94:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001f98:	2b00      	cmp	r3, #0
 8001f9a:	db0a      	blt.n	8001fb2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001f9c:	683b      	ldr	r3, [r7, #0]
 8001f9e:	b2da      	uxtb	r2, r3
 8001fa0:	490c      	ldr	r1, [pc, #48]	; (8001fd4 <__NVIC_SetPriority+0x4c>)
 8001fa2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fa6:	0112      	lsls	r2, r2, #4
 8001fa8:	b2d2      	uxtb	r2, r2
 8001faa:	440b      	add	r3, r1
 8001fac:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001fb0:	e00a      	b.n	8001fc8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001fb2:	683b      	ldr	r3, [r7, #0]
 8001fb4:	b2da      	uxtb	r2, r3
 8001fb6:	4908      	ldr	r1, [pc, #32]	; (8001fd8 <__NVIC_SetPriority+0x50>)
 8001fb8:	79fb      	ldrb	r3, [r7, #7]
 8001fba:	f003 030f 	and.w	r3, r3, #15
 8001fbe:	3b04      	subs	r3, #4
 8001fc0:	0112      	lsls	r2, r2, #4
 8001fc2:	b2d2      	uxtb	r2, r2
 8001fc4:	440b      	add	r3, r1
 8001fc6:	761a      	strb	r2, [r3, #24]
}
 8001fc8:	bf00      	nop
 8001fca:	370c      	adds	r7, #12
 8001fcc:	46bd      	mov	sp, r7
 8001fce:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fd2:	4770      	bx	lr
 8001fd4:	e000e100 	.word	0xe000e100
 8001fd8:	e000ed00 	.word	0xe000ed00

08001fdc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001fdc:	b480      	push	{r7}
 8001fde:	b089      	sub	sp, #36	; 0x24
 8001fe0:	af00      	add	r7, sp, #0
 8001fe2:	60f8      	str	r0, [r7, #12]
 8001fe4:	60b9      	str	r1, [r7, #8]
 8001fe6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001fe8:	68fb      	ldr	r3, [r7, #12]
 8001fea:	f003 0307 	and.w	r3, r3, #7
 8001fee:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ff0:	69fb      	ldr	r3, [r7, #28]
 8001ff2:	f1c3 0307 	rsb	r3, r3, #7
 8001ff6:	2b04      	cmp	r3, #4
 8001ff8:	bf28      	it	cs
 8001ffa:	2304      	movcs	r3, #4
 8001ffc:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ffe:	69fb      	ldr	r3, [r7, #28]
 8002000:	3304      	adds	r3, #4
 8002002:	2b06      	cmp	r3, #6
 8002004:	d902      	bls.n	800200c <NVIC_EncodePriority+0x30>
 8002006:	69fb      	ldr	r3, [r7, #28]
 8002008:	3b03      	subs	r3, #3
 800200a:	e000      	b.n	800200e <NVIC_EncodePriority+0x32>
 800200c:	2300      	movs	r3, #0
 800200e:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002010:	f04f 32ff 	mov.w	r2, #4294967295
 8002014:	69bb      	ldr	r3, [r7, #24]
 8002016:	fa02 f303 	lsl.w	r3, r2, r3
 800201a:	43da      	mvns	r2, r3
 800201c:	68bb      	ldr	r3, [r7, #8]
 800201e:	401a      	ands	r2, r3
 8002020:	697b      	ldr	r3, [r7, #20]
 8002022:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002024:	f04f 31ff 	mov.w	r1, #4294967295
 8002028:	697b      	ldr	r3, [r7, #20]
 800202a:	fa01 f303 	lsl.w	r3, r1, r3
 800202e:	43d9      	mvns	r1, r3
 8002030:	687b      	ldr	r3, [r7, #4]
 8002032:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002034:	4313      	orrs	r3, r2
         );
}
 8002036:	4618      	mov	r0, r3
 8002038:	3724      	adds	r7, #36	; 0x24
 800203a:	46bd      	mov	sp, r7
 800203c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002040:	4770      	bx	lr
	...

08002044 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002044:	b580      	push	{r7, lr}
 8002046:	b082      	sub	sp, #8
 8002048:	af00      	add	r7, sp, #0
 800204a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800204c:	687b      	ldr	r3, [r7, #4]
 800204e:	3b01      	subs	r3, #1
 8002050:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002054:	d301      	bcc.n	800205a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002056:	2301      	movs	r3, #1
 8002058:	e00f      	b.n	800207a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800205a:	4a0a      	ldr	r2, [pc, #40]	; (8002084 <SysTick_Config+0x40>)
 800205c:	687b      	ldr	r3, [r7, #4]
 800205e:	3b01      	subs	r3, #1
 8002060:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002062:	210f      	movs	r1, #15
 8002064:	f04f 30ff 	mov.w	r0, #4294967295
 8002068:	f7ff ff8e 	bl	8001f88 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800206c:	4b05      	ldr	r3, [pc, #20]	; (8002084 <SysTick_Config+0x40>)
 800206e:	2200      	movs	r2, #0
 8002070:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002072:	4b04      	ldr	r3, [pc, #16]	; (8002084 <SysTick_Config+0x40>)
 8002074:	2207      	movs	r2, #7
 8002076:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002078:	2300      	movs	r3, #0
}
 800207a:	4618      	mov	r0, r3
 800207c:	3708      	adds	r7, #8
 800207e:	46bd      	mov	sp, r7
 8002080:	bd80      	pop	{r7, pc}
 8002082:	bf00      	nop
 8002084:	e000e010 	.word	0xe000e010

08002088 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002088:	b580      	push	{r7, lr}
 800208a:	b082      	sub	sp, #8
 800208c:	af00      	add	r7, sp, #0
 800208e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002090:	6878      	ldr	r0, [r7, #4]
 8002092:	f7ff ff29 	bl	8001ee8 <__NVIC_SetPriorityGrouping>
}
 8002096:	bf00      	nop
 8002098:	3708      	adds	r7, #8
 800209a:	46bd      	mov	sp, r7
 800209c:	bd80      	pop	{r7, pc}

0800209e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 800209e:	b580      	push	{r7, lr}
 80020a0:	b086      	sub	sp, #24
 80020a2:	af00      	add	r7, sp, #0
 80020a4:	4603      	mov	r3, r0
 80020a6:	60b9      	str	r1, [r7, #8]
 80020a8:	607a      	str	r2, [r7, #4]
 80020aa:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00;
 80020ac:	2300      	movs	r3, #0
 80020ae:	617b      	str	r3, [r7, #20]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80020b0:	f7ff ff3e 	bl	8001f30 <__NVIC_GetPriorityGrouping>
 80020b4:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80020b6:	687a      	ldr	r2, [r7, #4]
 80020b8:	68b9      	ldr	r1, [r7, #8]
 80020ba:	6978      	ldr	r0, [r7, #20]
 80020bc:	f7ff ff8e 	bl	8001fdc <NVIC_EncodePriority>
 80020c0:	4602      	mov	r2, r0
 80020c2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80020c6:	4611      	mov	r1, r2
 80020c8:	4618      	mov	r0, r3
 80020ca:	f7ff ff5d 	bl	8001f88 <__NVIC_SetPriority>
}
 80020ce:	bf00      	nop
 80020d0:	3718      	adds	r7, #24
 80020d2:	46bd      	mov	sp, r7
 80020d4:	bd80      	pop	{r7, pc}

080020d6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32l4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80020d6:	b580      	push	{r7, lr}
 80020d8:	b082      	sub	sp, #8
 80020da:	af00      	add	r7, sp, #0
 80020dc:	4603      	mov	r3, r0
 80020de:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80020e0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff ff31 	bl	8001f4c <__NVIC_EnableIRQ>
}
 80020ea:	bf00      	nop
 80020ec:	3708      	adds	r7, #8
 80020ee:	46bd      	mov	sp, r7
 80020f0:	bd80      	pop	{r7, pc}

080020f2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80020f2:	b580      	push	{r7, lr}
 80020f4:	b082      	sub	sp, #8
 80020f6:	af00      	add	r7, sp, #0
 80020f8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80020fa:	6878      	ldr	r0, [r7, #4]
 80020fc:	f7ff ffa2 	bl	8002044 <SysTick_Config>
 8002100:	4603      	mov	r3, r0
}
 8002102:	4618      	mov	r0, r3
 8002104:	3708      	adds	r7, #8
 8002106:	46bd      	mov	sp, r7
 8002108:	bd80      	pop	{r7, pc}
	...

0800210c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 800210c:	b480      	push	{r7}
 800210e:	b087      	sub	sp, #28
 8002110:	af00      	add	r7, sp, #0
 8002112:	6078      	str	r0, [r7, #4]
 8002114:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002116:	2300      	movs	r3, #0
 8002118:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800211a:	e166      	b.n	80023ea <HAL_GPIO_Init+0x2de>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1uL << position);
 800211c:	683b      	ldr	r3, [r7, #0]
 800211e:	681a      	ldr	r2, [r3, #0]
 8002120:	2101      	movs	r1, #1
 8002122:	697b      	ldr	r3, [r7, #20]
 8002124:	fa01 f303 	lsl.w	r3, r1, r3
 8002128:	4013      	ands	r3, r2
 800212a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 800212c:	68fb      	ldr	r3, [r7, #12]
 800212e:	2b00      	cmp	r3, #0
 8002130:	f000 8158 	beq.w	80023e4 <HAL_GPIO_Init+0x2d8>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if (((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8002134:	683b      	ldr	r3, [r7, #0]
 8002136:	685b      	ldr	r3, [r3, #4]
 8002138:	f003 0303 	and.w	r3, r3, #3
 800213c:	2b01      	cmp	r3, #1
 800213e:	d005      	beq.n	800214c <HAL_GPIO_Init+0x40>
 8002140:	683b      	ldr	r3, [r7, #0]
 8002142:	685b      	ldr	r3, [r3, #4]
 8002144:	f003 0303 	and.w	r3, r3, #3
 8002148:	2b02      	cmp	r3, #2
 800214a:	d130      	bne.n	80021ae <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));

        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 800214c:	687b      	ldr	r3, [r7, #4]
 800214e:	689b      	ldr	r3, [r3, #8]
 8002150:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 8002152:	697b      	ldr	r3, [r7, #20]
 8002154:	005b      	lsls	r3, r3, #1
 8002156:	2203      	movs	r2, #3
 8002158:	fa02 f303 	lsl.w	r3, r2, r3
 800215c:	43db      	mvns	r3, r3
 800215e:	693a      	ldr	r2, [r7, #16]
 8002160:	4013      	ands	r3, r2
 8002162:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2u));
 8002164:	683b      	ldr	r3, [r7, #0]
 8002166:	68da      	ldr	r2, [r3, #12]
 8002168:	697b      	ldr	r3, [r7, #20]
 800216a:	005b      	lsls	r3, r3, #1
 800216c:	fa02 f303 	lsl.w	r3, r2, r3
 8002170:	693a      	ldr	r2, [r7, #16]
 8002172:	4313      	orrs	r3, r2
 8002174:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8002176:	687b      	ldr	r3, [r7, #4]
 8002178:	693a      	ldr	r2, [r7, #16]
 800217a:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 800217c:	687b      	ldr	r3, [r7, #4]
 800217e:	685b      	ldr	r3, [r3, #4]
 8002180:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8002182:	2201      	movs	r2, #1
 8002184:	697b      	ldr	r3, [r7, #20]
 8002186:	fa02 f303 	lsl.w	r3, r2, r3
 800218a:	43db      	mvns	r3, r3
 800218c:	693a      	ldr	r2, [r7, #16]
 800218e:	4013      	ands	r3, r2
 8002190:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8002192:	683b      	ldr	r3, [r7, #0]
 8002194:	685b      	ldr	r3, [r3, #4]
 8002196:	091b      	lsrs	r3, r3, #4
 8002198:	f003 0201 	and.w	r2, r3, #1
 800219c:	697b      	ldr	r3, [r7, #20]
 800219e:	fa02 f303 	lsl.w	r3, r2, r3
 80021a2:	693a      	ldr	r2, [r7, #16]
 80021a4:	4313      	orrs	r3, r2
 80021a6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80021a8:	687b      	ldr	r3, [r7, #4]
 80021aa:	693a      	ldr	r2, [r7, #16]
 80021ac:	605a      	str	r2, [r3, #4]
      }

#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */

      /* Activate the Pull-up or Pull down resistor for the current IO */
      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80021ae:	683b      	ldr	r3, [r7, #0]
 80021b0:	685b      	ldr	r3, [r3, #4]
 80021b2:	f003 0303 	and.w	r3, r3, #3
 80021b6:	2b03      	cmp	r3, #3
 80021b8:	d017      	beq.n	80021ea <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        temp = GPIOx->PUPDR;
 80021ba:	687b      	ldr	r3, [r7, #4]
 80021bc:	68db      	ldr	r3, [r3, #12]
 80021be:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80021c0:	697b      	ldr	r3, [r7, #20]
 80021c2:	005b      	lsls	r3, r3, #1
 80021c4:	2203      	movs	r2, #3
 80021c6:	fa02 f303 	lsl.w	r3, r2, r3
 80021ca:	43db      	mvns	r3, r3
 80021cc:	693a      	ldr	r2, [r7, #16]
 80021ce:	4013      	ands	r3, r2
 80021d0:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80021d2:	683b      	ldr	r3, [r7, #0]
 80021d4:	689a      	ldr	r2, [r3, #8]
 80021d6:	697b      	ldr	r3, [r7, #20]
 80021d8:	005b      	lsls	r3, r3, #1
 80021da:	fa02 f303 	lsl.w	r3, r2, r3
 80021de:	693a      	ldr	r2, [r7, #16]
 80021e0:	4313      	orrs	r3, r2
 80021e2:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	693a      	ldr	r2, [r7, #16]
 80021e8:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 80021ea:	683b      	ldr	r3, [r7, #0]
 80021ec:	685b      	ldr	r3, [r3, #4]
 80021ee:	f003 0303 	and.w	r3, r3, #3
 80021f2:	2b02      	cmp	r3, #2
 80021f4:	d123      	bne.n	800223e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3u];
 80021f6:	697b      	ldr	r3, [r7, #20]
 80021f8:	08da      	lsrs	r2, r3, #3
 80021fa:	687b      	ldr	r3, [r7, #4]
 80021fc:	3208      	adds	r2, #8
 80021fe:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002202:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFu << ((position & 0x07u) * 4u));
 8002204:	697b      	ldr	r3, [r7, #20]
 8002206:	f003 0307 	and.w	r3, r3, #7
 800220a:	009b      	lsls	r3, r3, #2
 800220c:	220f      	movs	r2, #15
 800220e:	fa02 f303 	lsl.w	r3, r2, r3
 8002212:	43db      	mvns	r3, r3
 8002214:	693a      	ldr	r2, [r7, #16]
 8002216:	4013      	ands	r3, r2
 8002218:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07u) * 4u));
 800221a:	683b      	ldr	r3, [r7, #0]
 800221c:	691a      	ldr	r2, [r3, #16]
 800221e:	697b      	ldr	r3, [r7, #20]
 8002220:	f003 0307 	and.w	r3, r3, #7
 8002224:	009b      	lsls	r3, r3, #2
 8002226:	fa02 f303 	lsl.w	r3, r2, r3
 800222a:	693a      	ldr	r2, [r7, #16]
 800222c:	4313      	orrs	r3, r2
 800222e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3u] = temp;
 8002230:	697b      	ldr	r3, [r7, #20]
 8002232:	08da      	lsrs	r2, r3, #3
 8002234:	687b      	ldr	r3, [r7, #4]
 8002236:	3208      	adds	r2, #8
 8002238:	6939      	ldr	r1, [r7, #16]
 800223a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 800223e:	687b      	ldr	r3, [r7, #4]
 8002240:	681b      	ldr	r3, [r3, #0]
 8002242:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2u));
 8002244:	697b      	ldr	r3, [r7, #20]
 8002246:	005b      	lsls	r3, r3, #1
 8002248:	2203      	movs	r2, #3
 800224a:	fa02 f303 	lsl.w	r3, r2, r3
 800224e:	43db      	mvns	r3, r3
 8002250:	693a      	ldr	r2, [r7, #16]
 8002252:	4013      	ands	r3, r2
 8002254:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2u));
 8002256:	683b      	ldr	r3, [r7, #0]
 8002258:	685b      	ldr	r3, [r3, #4]
 800225a:	f003 0203 	and.w	r2, r3, #3
 800225e:	697b      	ldr	r3, [r7, #20]
 8002260:	005b      	lsls	r3, r3, #1
 8002262:	fa02 f303 	lsl.w	r3, r2, r3
 8002266:	693a      	ldr	r2, [r7, #16]
 8002268:	4313      	orrs	r3, r2
 800226a:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 800226c:	687b      	ldr	r3, [r7, #4]
 800226e:	693a      	ldr	r2, [r7, #16]
 8002270:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8002272:	683b      	ldr	r3, [r7, #0]
 8002274:	685b      	ldr	r3, [r3, #4]
 8002276:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 800227a:	2b00      	cmp	r3, #0
 800227c:	f000 80b2 	beq.w	80023e4 <HAL_GPIO_Init+0x2d8>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002280:	4b61      	ldr	r3, [pc, #388]	; (8002408 <HAL_GPIO_Init+0x2fc>)
 8002282:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002284:	4a60      	ldr	r2, [pc, #384]	; (8002408 <HAL_GPIO_Init+0x2fc>)
 8002286:	f043 0301 	orr.w	r3, r3, #1
 800228a:	6613      	str	r3, [r2, #96]	; 0x60
 800228c:	4b5e      	ldr	r3, [pc, #376]	; (8002408 <HAL_GPIO_Init+0x2fc>)
 800228e:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8002290:	f003 0301 	and.w	r3, r3, #1
 8002294:	60bb      	str	r3, [r7, #8]
 8002296:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2u];
 8002298:	4a5c      	ldr	r2, [pc, #368]	; (800240c <HAL_GPIO_Init+0x300>)
 800229a:	697b      	ldr	r3, [r7, #20]
 800229c:	089b      	lsrs	r3, r3, #2
 800229e:	3302      	adds	r3, #2
 80022a0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80022a4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FuL << (4u * (position & 0x03u)));
 80022a6:	697b      	ldr	r3, [r7, #20]
 80022a8:	f003 0303 	and.w	r3, r3, #3
 80022ac:	009b      	lsls	r3, r3, #2
 80022ae:	220f      	movs	r2, #15
 80022b0:	fa02 f303 	lsl.w	r3, r2, r3
 80022b4:	43db      	mvns	r3, r3
 80022b6:	693a      	ldr	r2, [r7, #16]
 80022b8:	4013      	ands	r3, r2
 80022ba:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u)));
 80022bc:	687b      	ldr	r3, [r7, #4]
 80022be:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 80022c2:	d02b      	beq.n	800231c <HAL_GPIO_Init+0x210>
 80022c4:	687b      	ldr	r3, [r7, #4]
 80022c6:	4a52      	ldr	r2, [pc, #328]	; (8002410 <HAL_GPIO_Init+0x304>)
 80022c8:	4293      	cmp	r3, r2
 80022ca:	d025      	beq.n	8002318 <HAL_GPIO_Init+0x20c>
 80022cc:	687b      	ldr	r3, [r7, #4]
 80022ce:	4a51      	ldr	r2, [pc, #324]	; (8002414 <HAL_GPIO_Init+0x308>)
 80022d0:	4293      	cmp	r3, r2
 80022d2:	d01f      	beq.n	8002314 <HAL_GPIO_Init+0x208>
 80022d4:	687b      	ldr	r3, [r7, #4]
 80022d6:	4a50      	ldr	r2, [pc, #320]	; (8002418 <HAL_GPIO_Init+0x30c>)
 80022d8:	4293      	cmp	r3, r2
 80022da:	d019      	beq.n	8002310 <HAL_GPIO_Init+0x204>
 80022dc:	687b      	ldr	r3, [r7, #4]
 80022de:	4a4f      	ldr	r2, [pc, #316]	; (800241c <HAL_GPIO_Init+0x310>)
 80022e0:	4293      	cmp	r3, r2
 80022e2:	d013      	beq.n	800230c <HAL_GPIO_Init+0x200>
 80022e4:	687b      	ldr	r3, [r7, #4]
 80022e6:	4a4e      	ldr	r2, [pc, #312]	; (8002420 <HAL_GPIO_Init+0x314>)
 80022e8:	4293      	cmp	r3, r2
 80022ea:	d00d      	beq.n	8002308 <HAL_GPIO_Init+0x1fc>
 80022ec:	687b      	ldr	r3, [r7, #4]
 80022ee:	4a4d      	ldr	r2, [pc, #308]	; (8002424 <HAL_GPIO_Init+0x318>)
 80022f0:	4293      	cmp	r3, r2
 80022f2:	d007      	beq.n	8002304 <HAL_GPIO_Init+0x1f8>
 80022f4:	687b      	ldr	r3, [r7, #4]
 80022f6:	4a4c      	ldr	r2, [pc, #304]	; (8002428 <HAL_GPIO_Init+0x31c>)
 80022f8:	4293      	cmp	r3, r2
 80022fa:	d101      	bne.n	8002300 <HAL_GPIO_Init+0x1f4>
 80022fc:	2307      	movs	r3, #7
 80022fe:	e00e      	b.n	800231e <HAL_GPIO_Init+0x212>
 8002300:	2308      	movs	r3, #8
 8002302:	e00c      	b.n	800231e <HAL_GPIO_Init+0x212>
 8002304:	2306      	movs	r3, #6
 8002306:	e00a      	b.n	800231e <HAL_GPIO_Init+0x212>
 8002308:	2305      	movs	r3, #5
 800230a:	e008      	b.n	800231e <HAL_GPIO_Init+0x212>
 800230c:	2304      	movs	r3, #4
 800230e:	e006      	b.n	800231e <HAL_GPIO_Init+0x212>
 8002310:	2303      	movs	r3, #3
 8002312:	e004      	b.n	800231e <HAL_GPIO_Init+0x212>
 8002314:	2302      	movs	r3, #2
 8002316:	e002      	b.n	800231e <HAL_GPIO_Init+0x212>
 8002318:	2301      	movs	r3, #1
 800231a:	e000      	b.n	800231e <HAL_GPIO_Init+0x212>
 800231c:	2300      	movs	r3, #0
 800231e:	697a      	ldr	r2, [r7, #20]
 8002320:	f002 0203 	and.w	r2, r2, #3
 8002324:	0092      	lsls	r2, r2, #2
 8002326:	4093      	lsls	r3, r2
 8002328:	693a      	ldr	r2, [r7, #16]
 800232a:	4313      	orrs	r3, r2
 800232c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2u] = temp;
 800232e:	4937      	ldr	r1, [pc, #220]	; (800240c <HAL_GPIO_Init+0x300>)
 8002330:	697b      	ldr	r3, [r7, #20]
 8002332:	089b      	lsrs	r3, r3, #2
 8002334:	3302      	adds	r3, #2
 8002336:	693a      	ldr	r2, [r7, #16]
 8002338:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800233c:	4b3b      	ldr	r3, [pc, #236]	; (800242c <HAL_GPIO_Init+0x320>)
 800233e:	689b      	ldr	r3, [r3, #8]
 8002340:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002342:	68fb      	ldr	r3, [r7, #12]
 8002344:	43db      	mvns	r3, r3
 8002346:	693a      	ldr	r2, [r7, #16]
 8002348:	4013      	ands	r3, r2
 800234a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00u)
 800234c:	683b      	ldr	r3, [r7, #0]
 800234e:	685b      	ldr	r3, [r3, #4]
 8002350:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002354:	2b00      	cmp	r3, #0
 8002356:	d003      	beq.n	8002360 <HAL_GPIO_Init+0x254>
        {
          temp |= iocurrent;
 8002358:	693a      	ldr	r2, [r7, #16]
 800235a:	68fb      	ldr	r3, [r7, #12]
 800235c:	4313      	orrs	r3, r2
 800235e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8002360:	4a32      	ldr	r2, [pc, #200]	; (800242c <HAL_GPIO_Init+0x320>)
 8002362:	693b      	ldr	r3, [r7, #16]
 8002364:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8002366:	4b31      	ldr	r3, [pc, #196]	; (800242c <HAL_GPIO_Init+0x320>)
 8002368:	68db      	ldr	r3, [r3, #12]
 800236a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	43db      	mvns	r3, r3
 8002370:	693a      	ldr	r2, [r7, #16]
 8002372:	4013      	ands	r3, r2
 8002374:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00u)
 8002376:	683b      	ldr	r3, [r7, #0]
 8002378:	685b      	ldr	r3, [r3, #4]
 800237a:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 800237e:	2b00      	cmp	r3, #0
 8002380:	d003      	beq.n	800238a <HAL_GPIO_Init+0x27e>
        {
          temp |= iocurrent;
 8002382:	693a      	ldr	r2, [r7, #16]
 8002384:	68fb      	ldr	r3, [r7, #12]
 8002386:	4313      	orrs	r3, r2
 8002388:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800238a:	4a28      	ldr	r2, [pc, #160]	; (800242c <HAL_GPIO_Init+0x320>)
 800238c:	693b      	ldr	r3, [r7, #16]
 800238e:	60d3      	str	r3, [r2, #12]

        /* Clear EXTI line configuration */
        temp = EXTI->EMR1;
 8002390:	4b26      	ldr	r3, [pc, #152]	; (800242c <HAL_GPIO_Init+0x320>)
 8002392:	685b      	ldr	r3, [r3, #4]
 8002394:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8002396:	68fb      	ldr	r3, [r7, #12]
 8002398:	43db      	mvns	r3, r3
 800239a:	693a      	ldr	r2, [r7, #16]
 800239c:	4013      	ands	r3, r2
 800239e:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00u)
 80023a0:	683b      	ldr	r3, [r7, #0]
 80023a2:	685b      	ldr	r3, [r3, #4]
 80023a4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80023a8:	2b00      	cmp	r3, #0
 80023aa:	d003      	beq.n	80023b4 <HAL_GPIO_Init+0x2a8>
        {
          temp |= iocurrent;
 80023ac:	693a      	ldr	r2, [r7, #16]
 80023ae:	68fb      	ldr	r3, [r7, #12]
 80023b0:	4313      	orrs	r3, r2
 80023b2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80023b4:	4a1d      	ldr	r2, [pc, #116]	; (800242c <HAL_GPIO_Init+0x320>)
 80023b6:	693b      	ldr	r3, [r7, #16]
 80023b8:	6053      	str	r3, [r2, #4]

        temp = EXTI->IMR1;
 80023ba:	4b1c      	ldr	r3, [pc, #112]	; (800242c <HAL_GPIO_Init+0x320>)
 80023bc:	681b      	ldr	r3, [r3, #0]
 80023be:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80023c0:	68fb      	ldr	r3, [r7, #12]
 80023c2:	43db      	mvns	r3, r3
 80023c4:	693a      	ldr	r2, [r7, #16]
 80023c6:	4013      	ands	r3, r2
 80023c8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00u)
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	685b      	ldr	r3, [r3, #4]
 80023ce:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d003      	beq.n	80023de <HAL_GPIO_Init+0x2d2>
        {
          temp |= iocurrent;
 80023d6:	693a      	ldr	r2, [r7, #16]
 80023d8:	68fb      	ldr	r3, [r7, #12]
 80023da:	4313      	orrs	r3, r2
 80023dc:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80023de:	4a13      	ldr	r2, [pc, #76]	; (800242c <HAL_GPIO_Init+0x320>)
 80023e0:	693b      	ldr	r3, [r7, #16]
 80023e2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80023e4:	697b      	ldr	r3, [r7, #20]
 80023e6:	3301      	adds	r3, #1
 80023e8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80023ea:	683b      	ldr	r3, [r7, #0]
 80023ec:	681a      	ldr	r2, [r3, #0]
 80023ee:	697b      	ldr	r3, [r7, #20]
 80023f0:	fa22 f303 	lsr.w	r3, r2, r3
 80023f4:	2b00      	cmp	r3, #0
 80023f6:	f47f ae91 	bne.w	800211c <HAL_GPIO_Init+0x10>
  }
}
 80023fa:	bf00      	nop
 80023fc:	bf00      	nop
 80023fe:	371c      	adds	r7, #28
 8002400:	46bd      	mov	sp, r7
 8002402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002406:	4770      	bx	lr
 8002408:	40021000 	.word	0x40021000
 800240c:	40010000 	.word	0x40010000
 8002410:	48000400 	.word	0x48000400
 8002414:	48000800 	.word	0x48000800
 8002418:	48000c00 	.word	0x48000c00
 800241c:	48001000 	.word	0x48001000
 8002420:	48001400 	.word	0x48001400
 8002424:	48001800 	.word	0x48001800
 8002428:	48001c00 	.word	0x48001c00
 800242c:	40010400 	.word	0x40010400

08002430 <HAL_GPIO_DeInit>:
  * @param  GPIO_Pin specifies the port bit to be written.
  *         This parameter can be any combination of GPIO_Pin_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_DeInit(GPIO_TypeDef  *GPIOx, uint32_t GPIO_Pin)
{
 8002430:	b480      	push	{r7}
 8002432:	b087      	sub	sp, #28
 8002434:	af00      	add	r7, sp, #0
 8002436:	6078      	str	r0, [r7, #4]
 8002438:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 800243a:	2300      	movs	r3, #0
 800243c:	617b      	str	r3, [r7, #20]
  /* Check the parameters */
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* Configure the port pins */
  while ((GPIO_Pin >> position) != 0x00u)
 800243e:	e0c9      	b.n	80025d4 <HAL_GPIO_DeInit+0x1a4>
  {
    /* Get current io position */
    iocurrent = (GPIO_Pin) & (1uL << position);
 8002440:	2201      	movs	r2, #1
 8002442:	697b      	ldr	r3, [r7, #20]
 8002444:	fa02 f303 	lsl.w	r3, r2, r3
 8002448:	683a      	ldr	r2, [r7, #0]
 800244a:	4013      	ands	r3, r2
 800244c:	613b      	str	r3, [r7, #16]

    if (iocurrent != 0x00u)
 800244e:	693b      	ldr	r3, [r7, #16]
 8002450:	2b00      	cmp	r3, #0
 8002452:	f000 80bc 	beq.w	80025ce <HAL_GPIO_DeInit+0x19e>
    {
      /*------------------------- EXTI Mode Configuration --------------------*/
      /* Clear the External Interrupt or Event for the current IO */

      tmp = SYSCFG->EXTICR[position >> 2u];
 8002456:	4a66      	ldr	r2, [pc, #408]	; (80025f0 <HAL_GPIO_DeInit+0x1c0>)
 8002458:	697b      	ldr	r3, [r7, #20]
 800245a:	089b      	lsrs	r3, r3, #2
 800245c:	3302      	adds	r3, #2
 800245e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002462:	60fb      	str	r3, [r7, #12]
      tmp &= (0x0FuL << (4u * (position & 0x03u)));
 8002464:	697b      	ldr	r3, [r7, #20]
 8002466:	f003 0303 	and.w	r3, r3, #3
 800246a:	009b      	lsls	r3, r3, #2
 800246c:	220f      	movs	r2, #15
 800246e:	fa02 f303 	lsl.w	r3, r2, r3
 8002472:	68fa      	ldr	r2, [r7, #12]
 8002474:	4013      	ands	r3, r2
 8002476:	60fb      	str	r3, [r7, #12]
      if (tmp == (GPIO_GET_INDEX(GPIOx) << (4u * (position & 0x03u))))
 8002478:	687b      	ldr	r3, [r7, #4]
 800247a:	f1b3 4f90 	cmp.w	r3, #1207959552	; 0x48000000
 800247e:	d02b      	beq.n	80024d8 <HAL_GPIO_DeInit+0xa8>
 8002480:	687b      	ldr	r3, [r7, #4]
 8002482:	4a5c      	ldr	r2, [pc, #368]	; (80025f4 <HAL_GPIO_DeInit+0x1c4>)
 8002484:	4293      	cmp	r3, r2
 8002486:	d025      	beq.n	80024d4 <HAL_GPIO_DeInit+0xa4>
 8002488:	687b      	ldr	r3, [r7, #4]
 800248a:	4a5b      	ldr	r2, [pc, #364]	; (80025f8 <HAL_GPIO_DeInit+0x1c8>)
 800248c:	4293      	cmp	r3, r2
 800248e:	d01f      	beq.n	80024d0 <HAL_GPIO_DeInit+0xa0>
 8002490:	687b      	ldr	r3, [r7, #4]
 8002492:	4a5a      	ldr	r2, [pc, #360]	; (80025fc <HAL_GPIO_DeInit+0x1cc>)
 8002494:	4293      	cmp	r3, r2
 8002496:	d019      	beq.n	80024cc <HAL_GPIO_DeInit+0x9c>
 8002498:	687b      	ldr	r3, [r7, #4]
 800249a:	4a59      	ldr	r2, [pc, #356]	; (8002600 <HAL_GPIO_DeInit+0x1d0>)
 800249c:	4293      	cmp	r3, r2
 800249e:	d013      	beq.n	80024c8 <HAL_GPIO_DeInit+0x98>
 80024a0:	687b      	ldr	r3, [r7, #4]
 80024a2:	4a58      	ldr	r2, [pc, #352]	; (8002604 <HAL_GPIO_DeInit+0x1d4>)
 80024a4:	4293      	cmp	r3, r2
 80024a6:	d00d      	beq.n	80024c4 <HAL_GPIO_DeInit+0x94>
 80024a8:	687b      	ldr	r3, [r7, #4]
 80024aa:	4a57      	ldr	r2, [pc, #348]	; (8002608 <HAL_GPIO_DeInit+0x1d8>)
 80024ac:	4293      	cmp	r3, r2
 80024ae:	d007      	beq.n	80024c0 <HAL_GPIO_DeInit+0x90>
 80024b0:	687b      	ldr	r3, [r7, #4]
 80024b2:	4a56      	ldr	r2, [pc, #344]	; (800260c <HAL_GPIO_DeInit+0x1dc>)
 80024b4:	4293      	cmp	r3, r2
 80024b6:	d101      	bne.n	80024bc <HAL_GPIO_DeInit+0x8c>
 80024b8:	2307      	movs	r3, #7
 80024ba:	e00e      	b.n	80024da <HAL_GPIO_DeInit+0xaa>
 80024bc:	2308      	movs	r3, #8
 80024be:	e00c      	b.n	80024da <HAL_GPIO_DeInit+0xaa>
 80024c0:	2306      	movs	r3, #6
 80024c2:	e00a      	b.n	80024da <HAL_GPIO_DeInit+0xaa>
 80024c4:	2305      	movs	r3, #5
 80024c6:	e008      	b.n	80024da <HAL_GPIO_DeInit+0xaa>
 80024c8:	2304      	movs	r3, #4
 80024ca:	e006      	b.n	80024da <HAL_GPIO_DeInit+0xaa>
 80024cc:	2303      	movs	r3, #3
 80024ce:	e004      	b.n	80024da <HAL_GPIO_DeInit+0xaa>
 80024d0:	2302      	movs	r3, #2
 80024d2:	e002      	b.n	80024da <HAL_GPIO_DeInit+0xaa>
 80024d4:	2301      	movs	r3, #1
 80024d6:	e000      	b.n	80024da <HAL_GPIO_DeInit+0xaa>
 80024d8:	2300      	movs	r3, #0
 80024da:	697a      	ldr	r2, [r7, #20]
 80024dc:	f002 0203 	and.w	r2, r2, #3
 80024e0:	0092      	lsls	r2, r2, #2
 80024e2:	4093      	lsls	r3, r2
 80024e4:	68fa      	ldr	r2, [r7, #12]
 80024e6:	429a      	cmp	r2, r3
 80024e8:	d132      	bne.n	8002550 <HAL_GPIO_DeInit+0x120>
      {
        /* Clear EXTI line configuration */
        EXTI->IMR1 &= ~(iocurrent);
 80024ea:	4b49      	ldr	r3, [pc, #292]	; (8002610 <HAL_GPIO_DeInit+0x1e0>)
 80024ec:	681a      	ldr	r2, [r3, #0]
 80024ee:	693b      	ldr	r3, [r7, #16]
 80024f0:	43db      	mvns	r3, r3
 80024f2:	4947      	ldr	r1, [pc, #284]	; (8002610 <HAL_GPIO_DeInit+0x1e0>)
 80024f4:	4013      	ands	r3, r2
 80024f6:	600b      	str	r3, [r1, #0]
        EXTI->EMR1 &= ~(iocurrent);
 80024f8:	4b45      	ldr	r3, [pc, #276]	; (8002610 <HAL_GPIO_DeInit+0x1e0>)
 80024fa:	685a      	ldr	r2, [r3, #4]
 80024fc:	693b      	ldr	r3, [r7, #16]
 80024fe:	43db      	mvns	r3, r3
 8002500:	4943      	ldr	r1, [pc, #268]	; (8002610 <HAL_GPIO_DeInit+0x1e0>)
 8002502:	4013      	ands	r3, r2
 8002504:	604b      	str	r3, [r1, #4]

        /* Clear Rising Falling edge configuration */
        EXTI->FTSR1 &= ~(iocurrent);
 8002506:	4b42      	ldr	r3, [pc, #264]	; (8002610 <HAL_GPIO_DeInit+0x1e0>)
 8002508:	68da      	ldr	r2, [r3, #12]
 800250a:	693b      	ldr	r3, [r7, #16]
 800250c:	43db      	mvns	r3, r3
 800250e:	4940      	ldr	r1, [pc, #256]	; (8002610 <HAL_GPIO_DeInit+0x1e0>)
 8002510:	4013      	ands	r3, r2
 8002512:	60cb      	str	r3, [r1, #12]
        EXTI->RTSR1 &= ~(iocurrent);
 8002514:	4b3e      	ldr	r3, [pc, #248]	; (8002610 <HAL_GPIO_DeInit+0x1e0>)
 8002516:	689a      	ldr	r2, [r3, #8]
 8002518:	693b      	ldr	r3, [r7, #16]
 800251a:	43db      	mvns	r3, r3
 800251c:	493c      	ldr	r1, [pc, #240]	; (8002610 <HAL_GPIO_DeInit+0x1e0>)
 800251e:	4013      	ands	r3, r2
 8002520:	608b      	str	r3, [r1, #8]

        tmp = 0x0FuL << (4u * (position & 0x03u));
 8002522:	697b      	ldr	r3, [r7, #20]
 8002524:	f003 0303 	and.w	r3, r3, #3
 8002528:	009b      	lsls	r3, r3, #2
 800252a:	220f      	movs	r2, #15
 800252c:	fa02 f303 	lsl.w	r3, r2, r3
 8002530:	60fb      	str	r3, [r7, #12]
        SYSCFG->EXTICR[position >> 2u] &= ~tmp;
 8002532:	4a2f      	ldr	r2, [pc, #188]	; (80025f0 <HAL_GPIO_DeInit+0x1c0>)
 8002534:	697b      	ldr	r3, [r7, #20]
 8002536:	089b      	lsrs	r3, r3, #2
 8002538:	3302      	adds	r3, #2
 800253a:	f852 1023 	ldr.w	r1, [r2, r3, lsl #2]
 800253e:	68fb      	ldr	r3, [r7, #12]
 8002540:	43da      	mvns	r2, r3
 8002542:	482b      	ldr	r0, [pc, #172]	; (80025f0 <HAL_GPIO_DeInit+0x1c0>)
 8002544:	697b      	ldr	r3, [r7, #20]
 8002546:	089b      	lsrs	r3, r3, #2
 8002548:	400a      	ands	r2, r1
 800254a:	3302      	adds	r3, #2
 800254c:	f840 2023 	str.w	r2, [r0, r3, lsl #2]
      }

      /*------------------------- GPIO Mode Configuration --------------------*/
      /* Configure IO in Analog Mode */
      GPIOx->MODER |= (GPIO_MODER_MODE0 << (position * 2u));
 8002550:	687b      	ldr	r3, [r7, #4]
 8002552:	681a      	ldr	r2, [r3, #0]
 8002554:	697b      	ldr	r3, [r7, #20]
 8002556:	005b      	lsls	r3, r3, #1
 8002558:	2103      	movs	r1, #3
 800255a:	fa01 f303 	lsl.w	r3, r1, r3
 800255e:	431a      	orrs	r2, r3
 8002560:	687b      	ldr	r3, [r7, #4]
 8002562:	601a      	str	r2, [r3, #0]

      /* Configure the default Alternate Function in current IO */
      GPIOx->AFR[position >> 3u] &= ~(0xFu << ((position & 0x07u) * 4u)) ;
 8002564:	697b      	ldr	r3, [r7, #20]
 8002566:	08da      	lsrs	r2, r3, #3
 8002568:	687b      	ldr	r3, [r7, #4]
 800256a:	3208      	adds	r2, #8
 800256c:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8002570:	697b      	ldr	r3, [r7, #20]
 8002572:	f003 0307 	and.w	r3, r3, #7
 8002576:	009b      	lsls	r3, r3, #2
 8002578:	220f      	movs	r2, #15
 800257a:	fa02 f303 	lsl.w	r3, r2, r3
 800257e:	43db      	mvns	r3, r3
 8002580:	697a      	ldr	r2, [r7, #20]
 8002582:	08d2      	lsrs	r2, r2, #3
 8002584:	4019      	ands	r1, r3
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	3208      	adds	r2, #8
 800258a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]

      /* Configure the default value for IO Speed */
      GPIOx->OSPEEDR &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2u));
 800258e:	687b      	ldr	r3, [r7, #4]
 8002590:	689a      	ldr	r2, [r3, #8]
 8002592:	697b      	ldr	r3, [r7, #20]
 8002594:	005b      	lsls	r3, r3, #1
 8002596:	2103      	movs	r1, #3
 8002598:	fa01 f303 	lsl.w	r3, r1, r3
 800259c:	43db      	mvns	r3, r3
 800259e:	401a      	ands	r2, r3
 80025a0:	687b      	ldr	r3, [r7, #4]
 80025a2:	609a      	str	r2, [r3, #8]

      /* Configure the default value IO Output Type */
      GPIOx->OTYPER  &= ~(GPIO_OTYPER_OT0 << position) ;
 80025a4:	687b      	ldr	r3, [r7, #4]
 80025a6:	685a      	ldr	r2, [r3, #4]
 80025a8:	2101      	movs	r1, #1
 80025aa:	697b      	ldr	r3, [r7, #20]
 80025ac:	fa01 f303 	lsl.w	r3, r1, r3
 80025b0:	43db      	mvns	r3, r3
 80025b2:	401a      	ands	r2, r3
 80025b4:	687b      	ldr	r3, [r7, #4]
 80025b6:	605a      	str	r2, [r3, #4]

      /* Deactivate the Pull-up and Pull-down resistor for the current IO */
      GPIOx->PUPDR &= ~(GPIO_PUPDR_PUPD0 << (position * 2u));
 80025b8:	687b      	ldr	r3, [r7, #4]
 80025ba:	68da      	ldr	r2, [r3, #12]
 80025bc:	697b      	ldr	r3, [r7, #20]
 80025be:	005b      	lsls	r3, r3, #1
 80025c0:	2103      	movs	r1, #3
 80025c2:	fa01 f303 	lsl.w	r3, r1, r3
 80025c6:	43db      	mvns	r3, r3
 80025c8:	401a      	ands	r2, r3
 80025ca:	687b      	ldr	r3, [r7, #4]
 80025cc:	60da      	str	r2, [r3, #12]
      /* Deactivate the Control bit of Analog mode for the current IO */
      GPIOx->ASCR &= ~(GPIO_ASCR_ASC0<< position);
#endif /* STM32L471xx || STM32L475xx || STM32L476xx || STM32L485xx || STM32L486xx */
    }

    position++;
 80025ce:	697b      	ldr	r3, [r7, #20]
 80025d0:	3301      	adds	r3, #1
 80025d2:	617b      	str	r3, [r7, #20]
  while ((GPIO_Pin >> position) != 0x00u)
 80025d4:	683a      	ldr	r2, [r7, #0]
 80025d6:	697b      	ldr	r3, [r7, #20]
 80025d8:	fa22 f303 	lsr.w	r3, r2, r3
 80025dc:	2b00      	cmp	r3, #0
 80025de:	f47f af2f 	bne.w	8002440 <HAL_GPIO_DeInit+0x10>
  }
}
 80025e2:	bf00      	nop
 80025e4:	bf00      	nop
 80025e6:	371c      	adds	r7, #28
 80025e8:	46bd      	mov	sp, r7
 80025ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80025ee:	4770      	bx	lr
 80025f0:	40010000 	.word	0x40010000
 80025f4:	48000400 	.word	0x48000400
 80025f8:	48000800 	.word	0x48000800
 80025fc:	48000c00 	.word	0x48000c00
 8002600:	48001000 	.word	0x48001000
 8002604:	48001400 	.word	0x48001400
 8002608:	48001800 	.word	0x48001800
 800260c:	48001c00 	.word	0x48001c00
 8002610:	40010400 	.word	0x40010400

08002614 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8002614:	b580      	push	{r7, lr}
 8002616:	b082      	sub	sp, #8
 8002618:	af00      	add	r7, sp, #0
 800261a:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 800261c:	687b      	ldr	r3, [r7, #4]
 800261e:	2b00      	cmp	r3, #0
 8002620:	d101      	bne.n	8002626 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8002622:	2301      	movs	r3, #1
 8002624:	e08d      	b.n	8002742 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8002626:	687b      	ldr	r3, [r7, #4]
 8002628:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800262c:	b2db      	uxtb	r3, r3
 800262e:	2b00      	cmp	r3, #0
 8002630:	d106      	bne.n	8002640 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8002632:	687b      	ldr	r3, [r7, #4]
 8002634:	2200      	movs	r2, #0
 8002636:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800263a:	6878      	ldr	r0, [r7, #4]
 800263c:	f7fe fe5c 	bl	80012f8 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8002640:	687b      	ldr	r3, [r7, #4]
 8002642:	2224      	movs	r2, #36	; 0x24
 8002644:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8002648:	687b      	ldr	r3, [r7, #4]
 800264a:	681b      	ldr	r3, [r3, #0]
 800264c:	681a      	ldr	r2, [r3, #0]
 800264e:	687b      	ldr	r3, [r7, #4]
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	f022 0201 	bic.w	r2, r2, #1
 8002656:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8002658:	687b      	ldr	r3, [r7, #4]
 800265a:	685a      	ldr	r2, [r3, #4]
 800265c:	687b      	ldr	r3, [r7, #4]
 800265e:	681b      	ldr	r3, [r3, #0]
 8002660:	f022 6270 	bic.w	r2, r2, #251658240	; 0xf000000
 8002664:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8002666:	687b      	ldr	r3, [r7, #4]
 8002668:	681b      	ldr	r3, [r3, #0]
 800266a:	689a      	ldr	r2, [r3, #8]
 800266c:	687b      	ldr	r3, [r7, #4]
 800266e:	681b      	ldr	r3, [r3, #0]
 8002670:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8002674:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	68db      	ldr	r3, [r3, #12]
 800267a:	2b01      	cmp	r3, #1
 800267c:	d107      	bne.n	800268e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800267e:	687b      	ldr	r3, [r7, #4]
 8002680:	689a      	ldr	r2, [r3, #8]
 8002682:	687b      	ldr	r3, [r7, #4]
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 800268a:	609a      	str	r2, [r3, #8]
 800268c:	e006      	b.n	800269c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800268e:	687b      	ldr	r3, [r7, #4]
 8002690:	689a      	ldr	r2, [r3, #8]
 8002692:	687b      	ldr	r3, [r7, #4]
 8002694:	681b      	ldr	r3, [r3, #0]
 8002696:	f442 4204 	orr.w	r2, r2, #33792	; 0x8400
 800269a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800269c:	687b      	ldr	r3, [r7, #4]
 800269e:	68db      	ldr	r3, [r3, #12]
 80026a0:	2b02      	cmp	r3, #2
 80026a2:	d108      	bne.n	80026b6 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80026a4:	687b      	ldr	r3, [r7, #4]
 80026a6:	681b      	ldr	r3, [r3, #0]
 80026a8:	685a      	ldr	r2, [r3, #4]
 80026aa:	687b      	ldr	r3, [r7, #4]
 80026ac:	681b      	ldr	r3, [r3, #0]
 80026ae:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 80026b2:	605a      	str	r2, [r3, #4]
 80026b4:	e007      	b.n	80026c6 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 80026b6:	687b      	ldr	r3, [r7, #4]
 80026b8:	681b      	ldr	r3, [r3, #0]
 80026ba:	685a      	ldr	r2, [r3, #4]
 80026bc:	687b      	ldr	r3, [r7, #4]
 80026be:	681b      	ldr	r3, [r3, #0]
 80026c0:	f422 6200 	bic.w	r2, r2, #2048	; 0x800
 80026c4:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 80026c6:	687b      	ldr	r3, [r7, #4]
 80026c8:	681b      	ldr	r3, [r3, #0]
 80026ca:	685b      	ldr	r3, [r3, #4]
 80026cc:	687a      	ldr	r2, [r7, #4]
 80026ce:	6812      	ldr	r2, [r2, #0]
 80026d0:	f043 7300 	orr.w	r3, r3, #33554432	; 0x2000000
 80026d4:	f443 4300 	orr.w	r3, r3, #32768	; 0x8000
 80026d8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80026da:	687b      	ldr	r3, [r7, #4]
 80026dc:	681b      	ldr	r3, [r3, #0]
 80026de:	68da      	ldr	r2, [r3, #12]
 80026e0:	687b      	ldr	r3, [r7, #4]
 80026e2:	681b      	ldr	r3, [r3, #0]
 80026e4:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 80026e8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026ea:	687b      	ldr	r3, [r7, #4]
 80026ec:	691a      	ldr	r2, [r3, #16]
 80026ee:	687b      	ldr	r3, [r7, #4]
 80026f0:	695b      	ldr	r3, [r3, #20]
 80026f2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80026f6:	687b      	ldr	r3, [r7, #4]
 80026f8:	699b      	ldr	r3, [r3, #24]
 80026fa:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80026fc:	687b      	ldr	r3, [r7, #4]
 80026fe:	681b      	ldr	r3, [r3, #0]
 8002700:	430a      	orrs	r2, r1
 8002702:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8002704:	687b      	ldr	r3, [r7, #4]
 8002706:	69d9      	ldr	r1, [r3, #28]
 8002708:	687b      	ldr	r3, [r7, #4]
 800270a:	6a1a      	ldr	r2, [r3, #32]
 800270c:	687b      	ldr	r3, [r7, #4]
 800270e:	681b      	ldr	r3, [r3, #0]
 8002710:	430a      	orrs	r2, r1
 8002712:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8002714:	687b      	ldr	r3, [r7, #4]
 8002716:	681b      	ldr	r3, [r3, #0]
 8002718:	681a      	ldr	r2, [r3, #0]
 800271a:	687b      	ldr	r3, [r7, #4]
 800271c:	681b      	ldr	r3, [r3, #0]
 800271e:	f042 0201 	orr.w	r2, r2, #1
 8002722:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002724:	687b      	ldr	r3, [r7, #4]
 8002726:	2200      	movs	r2, #0
 8002728:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 800272a:	687b      	ldr	r3, [r7, #4]
 800272c:	2220      	movs	r2, #32
 800272e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002732:	687b      	ldr	r3, [r7, #4]
 8002734:	2200      	movs	r2, #0
 8002736:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8002738:	687b      	ldr	r3, [r7, #4]
 800273a:	2200      	movs	r2, #0
 800273c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  return HAL_OK;
 8002740:	2300      	movs	r3, #0
}
 8002742:	4618      	mov	r0, r3
 8002744:	3708      	adds	r7, #8
 8002746:	46bd      	mov	sp, r7
 8002748:	bd80      	pop	{r7, pc}

0800274a <HAL_I2C_DeInit>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_DeInit(I2C_HandleTypeDef *hi2c)
{
 800274a:	b580      	push	{r7, lr}
 800274c:	b082      	sub	sp, #8
 800274e:	af00      	add	r7, sp, #0
 8002750:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8002752:	687b      	ldr	r3, [r7, #4]
 8002754:	2b00      	cmp	r3, #0
 8002756:	d101      	bne.n	800275c <HAL_I2C_DeInit+0x12>
  {
    return HAL_ERROR;
 8002758:	2301      	movs	r3, #1
 800275a:	e021      	b.n	80027a0 <HAL_I2C_DeInit+0x56>
  }

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));

  hi2c->State = HAL_I2C_STATE_BUSY;
 800275c:	687b      	ldr	r3, [r7, #4]
 800275e:	2224      	movs	r2, #36	; 0x24
 8002760:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the I2C Peripheral Clock */
  __HAL_I2C_DISABLE(hi2c);
 8002764:	687b      	ldr	r3, [r7, #4]
 8002766:	681b      	ldr	r3, [r3, #0]
 8002768:	681a      	ldr	r2, [r3, #0]
 800276a:	687b      	ldr	r3, [r7, #4]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	f022 0201 	bic.w	r2, r2, #1
 8002772:	601a      	str	r2, [r3, #0]

  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  hi2c->MspDeInitCallback(hi2c);
#else
  /* DeInit the low level hardware: GPIO, CLOCK, NVIC */
  HAL_I2C_MspDeInit(hi2c);
 8002774:	6878      	ldr	r0, [r7, #4]
 8002776:	f7fe fe1d 	bl	80013b4 <HAL_I2C_MspDeInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800277a:	687b      	ldr	r3, [r7, #4]
 800277c:	2200      	movs	r2, #0
 800277e:	645a      	str	r2, [r3, #68]	; 0x44
  hi2c->State = HAL_I2C_STATE_RESET;
 8002780:	687b      	ldr	r3, [r7, #4]
 8002782:	2200      	movs	r2, #0
 8002784:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8002788:	687b      	ldr	r3, [r7, #4]
 800278a:	2200      	movs	r2, #0
 800278c:	631a      	str	r2, [r3, #48]	; 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	2200      	movs	r2, #0
 8002792:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  /* Release Lock */
  __HAL_UNLOCK(hi2c);
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	2200      	movs	r2, #0
 800279a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

  return HAL_OK;
 800279e:	2300      	movs	r3, #0
}
 80027a0:	4618      	mov	r0, r3
 80027a2:	3708      	adds	r7, #8
 80027a4:	46bd      	mov	sp, r7
 80027a6:	bd80      	pop	{r7, pc}

080027a8 <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80027a8:	b580      	push	{r7, lr}
 80027aa:	b088      	sub	sp, #32
 80027ac:	af02      	add	r7, sp, #8
 80027ae:	60f8      	str	r0, [r7, #12]
 80027b0:	4608      	mov	r0, r1
 80027b2:	4611      	mov	r1, r2
 80027b4:	461a      	mov	r2, r3
 80027b6:	4603      	mov	r3, r0
 80027b8:	817b      	strh	r3, [r7, #10]
 80027ba:	460b      	mov	r3, r1
 80027bc:	813b      	strh	r3, [r7, #8]
 80027be:	4613      	mov	r3, r2
 80027c0:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80027c2:	68fb      	ldr	r3, [r7, #12]
 80027c4:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80027c8:	b2db      	uxtb	r3, r3
 80027ca:	2b20      	cmp	r3, #32
 80027cc:	f040 80f9 	bne.w	80029c2 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 80027d0:	6a3b      	ldr	r3, [r7, #32]
 80027d2:	2b00      	cmp	r3, #0
 80027d4:	d002      	beq.n	80027dc <HAL_I2C_Mem_Write+0x34>
 80027d6:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 80027d8:	2b00      	cmp	r3, #0
 80027da:	d105      	bne.n	80027e8 <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 80027dc:	68fb      	ldr	r3, [r7, #12]
 80027de:	f44f 7200 	mov.w	r2, #512	; 0x200
 80027e2:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 80027e4:	2301      	movs	r3, #1
 80027e6:	e0ed      	b.n	80029c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 80027e8:	68fb      	ldr	r3, [r7, #12]
 80027ea:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 80027ee:	2b01      	cmp	r3, #1
 80027f0:	d101      	bne.n	80027f6 <HAL_I2C_Mem_Write+0x4e>
 80027f2:	2302      	movs	r3, #2
 80027f4:	e0e6      	b.n	80029c4 <HAL_I2C_Mem_Write+0x21c>
 80027f6:	68fb      	ldr	r3, [r7, #12]
 80027f8:	2201      	movs	r2, #1
 80027fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 80027fe:	f7ff fb67 	bl	8001ed0 <HAL_GetTick>
 8002802:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002804:	697b      	ldr	r3, [r7, #20]
 8002806:	9300      	str	r3, [sp, #0]
 8002808:	2319      	movs	r3, #25
 800280a:	2201      	movs	r2, #1
 800280c:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002810:	68f8      	ldr	r0, [r7, #12]
 8002812:	f000 fac3 	bl	8002d9c <I2C_WaitOnFlagUntilTimeout>
 8002816:	4603      	mov	r3, r0
 8002818:	2b00      	cmp	r3, #0
 800281a:	d001      	beq.n	8002820 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 800281c:	2301      	movs	r3, #1
 800281e:	e0d1      	b.n	80029c4 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8002820:	68fb      	ldr	r3, [r7, #12]
 8002822:	2221      	movs	r2, #33	; 0x21
 8002824:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002828:	68fb      	ldr	r3, [r7, #12]
 800282a:	2240      	movs	r2, #64	; 0x40
 800282c:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002830:	68fb      	ldr	r3, [r7, #12]
 8002832:	2200      	movs	r2, #0
 8002834:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002836:	68fb      	ldr	r3, [r7, #12]
 8002838:	6a3a      	ldr	r2, [r7, #32]
 800283a:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 800283c:	68fb      	ldr	r3, [r7, #12]
 800283e:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002840:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002842:	68fb      	ldr	r3, [r7, #12]
 8002844:	2200      	movs	r2, #0
 8002846:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002848:	88f8      	ldrh	r0, [r7, #6]
 800284a:	893a      	ldrh	r2, [r7, #8]
 800284c:	8979      	ldrh	r1, [r7, #10]
 800284e:	697b      	ldr	r3, [r7, #20]
 8002850:	9301      	str	r3, [sp, #4]
 8002852:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002854:	9300      	str	r3, [sp, #0]
 8002856:	4603      	mov	r3, r0
 8002858:	68f8      	ldr	r0, [r7, #12]
 800285a:	f000 f9d3 	bl	8002c04 <I2C_RequestMemoryWrite>
 800285e:	4603      	mov	r3, r0
 8002860:	2b00      	cmp	r3, #0
 8002862:	d005      	beq.n	8002870 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002864:	68fb      	ldr	r3, [r7, #12]
 8002866:	2200      	movs	r2, #0
 8002868:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 800286c:	2301      	movs	r3, #1
 800286e:	e0a9      	b.n	80029c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002870:	68fb      	ldr	r3, [r7, #12]
 8002872:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002874:	b29b      	uxth	r3, r3
 8002876:	2bff      	cmp	r3, #255	; 0xff
 8002878:	d90e      	bls.n	8002898 <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800287a:	68fb      	ldr	r3, [r7, #12]
 800287c:	22ff      	movs	r2, #255	; 0xff
 800287e:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 8002880:	68fb      	ldr	r3, [r7, #12]
 8002882:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002884:	b2da      	uxtb	r2, r3
 8002886:	8979      	ldrh	r1, [r7, #10]
 8002888:	2300      	movs	r3, #0
 800288a:	9300      	str	r3, [sp, #0]
 800288c:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002890:	68f8      	ldr	r0, [r7, #12]
 8002892:	f000 fc3d 	bl	8003110 <I2C_TransferConfig>
 8002896:	e00f      	b.n	80028b8 <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002898:	68fb      	ldr	r3, [r7, #12]
 800289a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800289c:	b29a      	uxth	r2, r3
 800289e:	68fb      	ldr	r3, [r7, #12]
 80028a0:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 80028a2:	68fb      	ldr	r3, [r7, #12]
 80028a4:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028a6:	b2da      	uxtb	r2, r3
 80028a8:	8979      	ldrh	r1, [r7, #10]
 80028aa:	2300      	movs	r3, #0
 80028ac:	9300      	str	r3, [sp, #0]
 80028ae:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 80028b2:	68f8      	ldr	r0, [r7, #12]
 80028b4:	f000 fc2c 	bl	8003110 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80028b8:	697a      	ldr	r2, [r7, #20]
 80028ba:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 80028bc:	68f8      	ldr	r0, [r7, #12]
 80028be:	f000 fabc 	bl	8002e3a <I2C_WaitOnTXISFlagUntilTimeout>
 80028c2:	4603      	mov	r3, r0
 80028c4:	2b00      	cmp	r3, #0
 80028c6:	d001      	beq.n	80028cc <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e07b      	b.n	80029c4 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80028cc:	68fb      	ldr	r3, [r7, #12]
 80028ce:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028d0:	781a      	ldrb	r2, [r3, #0]
 80028d2:	68fb      	ldr	r3, [r7, #12]
 80028d4:	681b      	ldr	r3, [r3, #0]
 80028d6:	629a      	str	r2, [r3, #40]	; 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80028d8:	68fb      	ldr	r3, [r7, #12]
 80028da:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80028dc:	1c5a      	adds	r2, r3, #1
 80028de:	68fb      	ldr	r3, [r7, #12]
 80028e0:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferCount--;
 80028e2:	68fb      	ldr	r3, [r7, #12]
 80028e4:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 80028e6:	b29b      	uxth	r3, r3
 80028e8:	3b01      	subs	r3, #1
 80028ea:	b29a      	uxth	r2, r3
 80028ec:	68fb      	ldr	r3, [r7, #12]
 80028ee:	855a      	strh	r2, [r3, #42]	; 0x2a
      hi2c->XferSize--;
 80028f0:	68fb      	ldr	r3, [r7, #12]
 80028f2:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 80028f4:	3b01      	subs	r3, #1
 80028f6:	b29a      	uxth	r2, r3
 80028f8:	68fb      	ldr	r3, [r7, #12]
 80028fa:	851a      	strh	r2, [r3, #40]	; 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 80028fc:	68fb      	ldr	r3, [r7, #12]
 80028fe:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002900:	b29b      	uxth	r3, r3
 8002902:	2b00      	cmp	r3, #0
 8002904:	d034      	beq.n	8002970 <HAL_I2C_Mem_Write+0x1c8>
 8002906:	68fb      	ldr	r3, [r7, #12]
 8002908:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800290a:	2b00      	cmp	r3, #0
 800290c:	d130      	bne.n	8002970 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 800290e:	697b      	ldr	r3, [r7, #20]
 8002910:	9300      	str	r3, [sp, #0]
 8002912:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002914:	2200      	movs	r2, #0
 8002916:	2180      	movs	r1, #128	; 0x80
 8002918:	68f8      	ldr	r0, [r7, #12]
 800291a:	f000 fa3f 	bl	8002d9c <I2C_WaitOnFlagUntilTimeout>
 800291e:	4603      	mov	r3, r0
 8002920:	2b00      	cmp	r3, #0
 8002922:	d001      	beq.n	8002928 <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8002924:	2301      	movs	r3, #1
 8002926:	e04d      	b.n	80029c4 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002928:	68fb      	ldr	r3, [r7, #12]
 800292a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 800292c:	b29b      	uxth	r3, r3
 800292e:	2bff      	cmp	r3, #255	; 0xff
 8002930:	d90e      	bls.n	8002950 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002932:	68fb      	ldr	r3, [r7, #12]
 8002934:	22ff      	movs	r2, #255	; 0xff
 8002936:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002938:	68fb      	ldr	r3, [r7, #12]
 800293a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800293c:	b2da      	uxtb	r2, r3
 800293e:	8979      	ldrh	r1, [r7, #10]
 8002940:	2300      	movs	r3, #0
 8002942:	9300      	str	r3, [sp, #0]
 8002944:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002948:	68f8      	ldr	r0, [r7, #12]
 800294a:	f000 fbe1 	bl	8003110 <I2C_TransferConfig>
 800294e:	e00f      	b.n	8002970 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002950:	68fb      	ldr	r3, [r7, #12]
 8002952:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002954:	b29a      	uxth	r2, r3
 8002956:	68fb      	ldr	r3, [r7, #12]
 8002958:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 800295a:	68fb      	ldr	r3, [r7, #12]
 800295c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 800295e:	b2da      	uxtb	r2, r3
 8002960:	8979      	ldrh	r1, [r7, #10]
 8002962:	2300      	movs	r3, #0
 8002964:	9300      	str	r3, [sp, #0]
 8002966:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 800296a:	68f8      	ldr	r0, [r7, #12]
 800296c:	f000 fbd0 	bl	8003110 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 8002970:	68fb      	ldr	r3, [r7, #12]
 8002972:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002974:	b29b      	uxth	r3, r3
 8002976:	2b00      	cmp	r3, #0
 8002978:	d19e      	bne.n	80028b8 <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800297a:	697a      	ldr	r2, [r7, #20]
 800297c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 800297e:	68f8      	ldr	r0, [r7, #12]
 8002980:	f000 faa2 	bl	8002ec8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002984:	4603      	mov	r3, r0
 8002986:	2b00      	cmp	r3, #0
 8002988:	d001      	beq.n	800298e <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 800298a:	2301      	movs	r3, #1
 800298c:	e01a      	b.n	80029c4 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 800298e:	68fb      	ldr	r3, [r7, #12]
 8002990:	681b      	ldr	r3, [r3, #0]
 8002992:	2220      	movs	r2, #32
 8002994:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002996:	68fb      	ldr	r3, [r7, #12]
 8002998:	681b      	ldr	r3, [r3, #0]
 800299a:	6859      	ldr	r1, [r3, #4]
 800299c:	68fb      	ldr	r3, [r7, #12]
 800299e:	681a      	ldr	r2, [r3, #0]
 80029a0:	4b0a      	ldr	r3, [pc, #40]	; (80029cc <HAL_I2C_Mem_Write+0x224>)
 80029a2:	400b      	ands	r3, r1
 80029a4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80029a6:	68fb      	ldr	r3, [r7, #12]
 80029a8:	2220      	movs	r2, #32
 80029aa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80029ae:	68fb      	ldr	r3, [r7, #12]
 80029b0:	2200      	movs	r2, #0
 80029b2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80029b6:	68fb      	ldr	r3, [r7, #12]
 80029b8:	2200      	movs	r2, #0
 80029ba:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80029be:	2300      	movs	r3, #0
 80029c0:	e000      	b.n	80029c4 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 80029c2:	2302      	movs	r3, #2
  }
}
 80029c4:	4618      	mov	r0, r3
 80029c6:	3718      	adds	r7, #24
 80029c8:	46bd      	mov	sp, r7
 80029ca:	bd80      	pop	{r7, pc}
 80029cc:	fe00e800 	.word	0xfe00e800

080029d0 <HAL_I2C_Mem_Read>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Read(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                   uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80029d0:	b580      	push	{r7, lr}
 80029d2:	b088      	sub	sp, #32
 80029d4:	af02      	add	r7, sp, #8
 80029d6:	60f8      	str	r0, [r7, #12]
 80029d8:	4608      	mov	r0, r1
 80029da:	4611      	mov	r1, r2
 80029dc:	461a      	mov	r2, r3
 80029de:	4603      	mov	r3, r0
 80029e0:	817b      	strh	r3, [r7, #10]
 80029e2:	460b      	mov	r3, r1
 80029e4:	813b      	strh	r3, [r7, #8]
 80029e6:	4613      	mov	r3, r2
 80029e8:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80029ea:	68fb      	ldr	r3, [r7, #12]
 80029ec:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80029f0:	b2db      	uxtb	r3, r3
 80029f2:	2b20      	cmp	r3, #32
 80029f4:	f040 80fd 	bne.w	8002bf2 <HAL_I2C_Mem_Read+0x222>
  {
    if ((pData == NULL) || (Size == 0U))
 80029f8:	6a3b      	ldr	r3, [r7, #32]
 80029fa:	2b00      	cmp	r3, #0
 80029fc:	d002      	beq.n	8002a04 <HAL_I2C_Mem_Read+0x34>
 80029fe:	8cbb      	ldrh	r3, [r7, #36]	; 0x24
 8002a00:	2b00      	cmp	r3, #0
 8002a02:	d105      	bne.n	8002a10 <HAL_I2C_Mem_Read+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8002a04:	68fb      	ldr	r3, [r7, #12]
 8002a06:	f44f 7200 	mov.w	r2, #512	; 0x200
 8002a0a:	645a      	str	r2, [r3, #68]	; 0x44
      return  HAL_ERROR;
 8002a0c:	2301      	movs	r3, #1
 8002a0e:	e0f1      	b.n	8002bf4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 8002a10:	68fb      	ldr	r3, [r7, #12]
 8002a12:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8002a16:	2b01      	cmp	r3, #1
 8002a18:	d101      	bne.n	8002a1e <HAL_I2C_Mem_Read+0x4e>
 8002a1a:	2302      	movs	r3, #2
 8002a1c:	e0ea      	b.n	8002bf4 <HAL_I2C_Mem_Read+0x224>
 8002a1e:	68fb      	ldr	r3, [r7, #12]
 8002a20:	2201      	movs	r2, #1
 8002a22:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8002a26:	f7ff fa53 	bl	8001ed0 <HAL_GetTick>
 8002a2a:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8002a2c:	697b      	ldr	r3, [r7, #20]
 8002a2e:	9300      	str	r3, [sp, #0]
 8002a30:	2319      	movs	r3, #25
 8002a32:	2201      	movs	r2, #1
 8002a34:	f44f 4100 	mov.w	r1, #32768	; 0x8000
 8002a38:	68f8      	ldr	r0, [r7, #12]
 8002a3a:	f000 f9af 	bl	8002d9c <I2C_WaitOnFlagUntilTimeout>
 8002a3e:	4603      	mov	r3, r0
 8002a40:	2b00      	cmp	r3, #0
 8002a42:	d001      	beq.n	8002a48 <HAL_I2C_Mem_Read+0x78>
    {
      return HAL_ERROR;
 8002a44:	2301      	movs	r3, #1
 8002a46:	e0d5      	b.n	8002bf4 <HAL_I2C_Mem_Read+0x224>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 8002a48:	68fb      	ldr	r3, [r7, #12]
 8002a4a:	2222      	movs	r2, #34	; 0x22
 8002a4c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 8002a50:	68fb      	ldr	r3, [r7, #12]
 8002a52:	2240      	movs	r2, #64	; 0x40
 8002a54:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8002a58:	68fb      	ldr	r3, [r7, #12]
 8002a5a:	2200      	movs	r2, #0
 8002a5c:	645a      	str	r2, [r3, #68]	; 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8002a5e:	68fb      	ldr	r3, [r7, #12]
 8002a60:	6a3a      	ldr	r2, [r7, #32]
 8002a62:	625a      	str	r2, [r3, #36]	; 0x24
    hi2c->XferCount = Size;
 8002a64:	68fb      	ldr	r3, [r7, #12]
 8002a66:	8cba      	ldrh	r2, [r7, #36]	; 0x24
 8002a68:	855a      	strh	r2, [r3, #42]	; 0x2a
    hi2c->XferISR   = NULL;
 8002a6a:	68fb      	ldr	r3, [r7, #12]
 8002a6c:	2200      	movs	r2, #0
 8002a6e:	635a      	str	r2, [r3, #52]	; 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryRead(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 8002a70:	88f8      	ldrh	r0, [r7, #6]
 8002a72:	893a      	ldrh	r2, [r7, #8]
 8002a74:	8979      	ldrh	r1, [r7, #10]
 8002a76:	697b      	ldr	r3, [r7, #20]
 8002a78:	9301      	str	r3, [sp, #4]
 8002a7a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002a7c:	9300      	str	r3, [sp, #0]
 8002a7e:	4603      	mov	r3, r0
 8002a80:	68f8      	ldr	r0, [r7, #12]
 8002a82:	f000 f913 	bl	8002cac <I2C_RequestMemoryRead>
 8002a86:	4603      	mov	r3, r0
 8002a88:	2b00      	cmp	r3, #0
 8002a8a:	d005      	beq.n	8002a98 <HAL_I2C_Mem_Read+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8002a8c:	68fb      	ldr	r3, [r7, #12]
 8002a8e:	2200      	movs	r2, #0
 8002a90:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
      return HAL_ERROR;
 8002a94:	2301      	movs	r3, #1
 8002a96:	e0ad      	b.n	8002bf4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002a98:	68fb      	ldr	r3, [r7, #12]
 8002a9a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002a9c:	b29b      	uxth	r3, r3
 8002a9e:	2bff      	cmp	r3, #255	; 0xff
 8002aa0:	d90e      	bls.n	8002ac0 <HAL_I2C_Mem_Read+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 8002aa2:	68fb      	ldr	r3, [r7, #12]
 8002aa4:	22ff      	movs	r2, #255	; 0xff
 8002aa6:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8002aa8:	68fb      	ldr	r3, [r7, #12]
 8002aaa:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002aac:	b2da      	uxtb	r2, r3
 8002aae:	8979      	ldrh	r1, [r7, #10]
 8002ab0:	4b52      	ldr	r3, [pc, #328]	; (8002bfc <HAL_I2C_Mem_Read+0x22c>)
 8002ab2:	9300      	str	r3, [sp, #0]
 8002ab4:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002ab8:	68f8      	ldr	r0, [r7, #12]
 8002aba:	f000 fb29 	bl	8003110 <I2C_TransferConfig>
 8002abe:	e00f      	b.n	8002ae0 <HAL_I2C_Mem_Read+0x110>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 8002ac0:	68fb      	ldr	r3, [r7, #12]
 8002ac2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ac4:	b29a      	uxth	r2, r3
 8002ac6:	68fb      	ldr	r3, [r7, #12]
 8002ac8:	851a      	strh	r2, [r3, #40]	; 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002aca:	68fb      	ldr	r3, [r7, #12]
 8002acc:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002ace:	b2da      	uxtb	r2, r3
 8002ad0:	8979      	ldrh	r1, [r7, #10]
 8002ad2:	4b4a      	ldr	r3, [pc, #296]	; (8002bfc <HAL_I2C_Mem_Read+0x22c>)
 8002ad4:	9300      	str	r3, [sp, #0]
 8002ad6:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002ada:	68f8      	ldr	r0, [r7, #12]
 8002adc:	f000 fb18 	bl	8003110 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_RXNE, RESET, Timeout, tickstart) != HAL_OK)
 8002ae0:	697b      	ldr	r3, [r7, #20]
 8002ae2:	9300      	str	r3, [sp, #0]
 8002ae4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002ae6:	2200      	movs	r2, #0
 8002ae8:	2104      	movs	r1, #4
 8002aea:	68f8      	ldr	r0, [r7, #12]
 8002aec:	f000 f956 	bl	8002d9c <I2C_WaitOnFlagUntilTimeout>
 8002af0:	4603      	mov	r3, r0
 8002af2:	2b00      	cmp	r3, #0
 8002af4:	d001      	beq.n	8002afa <HAL_I2C_Mem_Read+0x12a>
      {
        return HAL_ERROR;
 8002af6:	2301      	movs	r3, #1
 8002af8:	e07c      	b.n	8002bf4 <HAL_I2C_Mem_Read+0x224>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8002afa:	68fb      	ldr	r3, [r7, #12]
 8002afc:	681b      	ldr	r3, [r3, #0]
 8002afe:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8002b00:	68fb      	ldr	r3, [r7, #12]
 8002b02:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b04:	b2d2      	uxtb	r2, r2
 8002b06:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8002b08:	68fb      	ldr	r3, [r7, #12]
 8002b0a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8002b0c:	1c5a      	adds	r2, r3, #1
 8002b0e:	68fb      	ldr	r3, [r7, #12]
 8002b10:	625a      	str	r2, [r3, #36]	; 0x24

      hi2c->XferSize--;
 8002b12:	68fb      	ldr	r3, [r7, #12]
 8002b14:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b16:	3b01      	subs	r3, #1
 8002b18:	b29a      	uxth	r2, r3
 8002b1a:	68fb      	ldr	r3, [r7, #12]
 8002b1c:	851a      	strh	r2, [r3, #40]	; 0x28
      hi2c->XferCount--;
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b22:	b29b      	uxth	r3, r3
 8002b24:	3b01      	subs	r3, #1
 8002b26:	b29a      	uxth	r2, r3
 8002b28:	68fb      	ldr	r3, [r7, #12]
 8002b2a:	855a      	strh	r2, [r3, #42]	; 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8002b2c:	68fb      	ldr	r3, [r7, #12]
 8002b2e:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b30:	b29b      	uxth	r3, r3
 8002b32:	2b00      	cmp	r3, #0
 8002b34:	d034      	beq.n	8002ba0 <HAL_I2C_Mem_Read+0x1d0>
 8002b36:	68fb      	ldr	r3, [r7, #12]
 8002b38:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b3a:	2b00      	cmp	r3, #0
 8002b3c:	d130      	bne.n	8002ba0 <HAL_I2C_Mem_Read+0x1d0>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8002b3e:	697b      	ldr	r3, [r7, #20]
 8002b40:	9300      	str	r3, [sp, #0]
 8002b42:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8002b44:	2200      	movs	r2, #0
 8002b46:	2180      	movs	r1, #128	; 0x80
 8002b48:	68f8      	ldr	r0, [r7, #12]
 8002b4a:	f000 f927 	bl	8002d9c <I2C_WaitOnFlagUntilTimeout>
 8002b4e:	4603      	mov	r3, r0
 8002b50:	2b00      	cmp	r3, #0
 8002b52:	d001      	beq.n	8002b58 <HAL_I2C_Mem_Read+0x188>
        {
          return HAL_ERROR;
 8002b54:	2301      	movs	r3, #1
 8002b56:	e04d      	b.n	8002bf4 <HAL_I2C_Mem_Read+0x224>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8002b58:	68fb      	ldr	r3, [r7, #12]
 8002b5a:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b5c:	b29b      	uxth	r3, r3
 8002b5e:	2bff      	cmp	r3, #255	; 0xff
 8002b60:	d90e      	bls.n	8002b80 <HAL_I2C_Mem_Read+0x1b0>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8002b62:	68fb      	ldr	r3, [r7, #12]
 8002b64:	22ff      	movs	r2, #255	; 0xff
 8002b66:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t) hi2c->XferSize, I2C_RELOAD_MODE,
 8002b68:	68fb      	ldr	r3, [r7, #12]
 8002b6a:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b6c:	b2da      	uxtb	r2, r3
 8002b6e:	8979      	ldrh	r1, [r7, #10]
 8002b70:	2300      	movs	r3, #0
 8002b72:	9300      	str	r3, [sp, #0]
 8002b74:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002b78:	68f8      	ldr	r0, [r7, #12]
 8002b7a:	f000 fac9 	bl	8003110 <I2C_TransferConfig>
 8002b7e:	e00f      	b.n	8002ba0 <HAL_I2C_Mem_Read+0x1d0>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8002b80:	68fb      	ldr	r3, [r7, #12]
 8002b82:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002b84:	b29a      	uxth	r2, r3
 8002b86:	68fb      	ldr	r3, [r7, #12]
 8002b88:	851a      	strh	r2, [r3, #40]	; 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8002b8a:	68fb      	ldr	r3, [r7, #12]
 8002b8c:	8d1b      	ldrh	r3, [r3, #40]	; 0x28
 8002b8e:	b2da      	uxtb	r2, r3
 8002b90:	8979      	ldrh	r1, [r7, #10]
 8002b92:	2300      	movs	r3, #0
 8002b94:	9300      	str	r3, [sp, #0]
 8002b96:	f04f 7300 	mov.w	r3, #33554432	; 0x2000000
 8002b9a:	68f8      	ldr	r0, [r7, #12]
 8002b9c:	f000 fab8 	bl	8003110 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }
    } while (hi2c->XferCount > 0U);
 8002ba0:	68fb      	ldr	r3, [r7, #12]
 8002ba2:	8d5b      	ldrh	r3, [r3, #42]	; 0x2a
 8002ba4:	b29b      	uxth	r3, r3
 8002ba6:	2b00      	cmp	r3, #0
 8002ba8:	d19a      	bne.n	8002ae0 <HAL_I2C_Mem_Read+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8002baa:	697a      	ldr	r2, [r7, #20]
 8002bac:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8002bae:	68f8      	ldr	r0, [r7, #12]
 8002bb0:	f000 f98a 	bl	8002ec8 <I2C_WaitOnSTOPFlagUntilTimeout>
 8002bb4:	4603      	mov	r3, r0
 8002bb6:	2b00      	cmp	r3, #0
 8002bb8:	d001      	beq.n	8002bbe <HAL_I2C_Mem_Read+0x1ee>
    {
      return HAL_ERROR;
 8002bba:	2301      	movs	r3, #1
 8002bbc:	e01a      	b.n	8002bf4 <HAL_I2C_Mem_Read+0x224>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	681b      	ldr	r3, [r3, #0]
 8002bc2:	2220      	movs	r2, #32
 8002bc4:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8002bc6:	68fb      	ldr	r3, [r7, #12]
 8002bc8:	681b      	ldr	r3, [r3, #0]
 8002bca:	6859      	ldr	r1, [r3, #4]
 8002bcc:	68fb      	ldr	r3, [r7, #12]
 8002bce:	681a      	ldr	r2, [r3, #0]
 8002bd0:	4b0b      	ldr	r3, [pc, #44]	; (8002c00 <HAL_I2C_Mem_Read+0x230>)
 8002bd2:	400b      	ands	r3, r1
 8002bd4:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	2220      	movs	r2, #32
 8002bda:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8002bde:	68fb      	ldr	r3, [r7, #12]
 8002be0:	2200      	movs	r2, #0
 8002be2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8002be6:	68fb      	ldr	r3, [r7, #12]
 8002be8:	2200      	movs	r2, #0
 8002bea:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8002bee:	2300      	movs	r3, #0
 8002bf0:	e000      	b.n	8002bf4 <HAL_I2C_Mem_Read+0x224>
  }
  else
  {
    return HAL_BUSY;
 8002bf2:	2302      	movs	r3, #2
  }
}
 8002bf4:	4618      	mov	r0, r3
 8002bf6:	3718      	adds	r7, #24
 8002bf8:	46bd      	mov	sp, r7
 8002bfa:	bd80      	pop	{r7, pc}
 8002bfc:	80002400 	.word	0x80002400
 8002c00:	fe00e800 	.word	0xfe00e800

08002c04 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 8002c04:	b580      	push	{r7, lr}
 8002c06:	b086      	sub	sp, #24
 8002c08:	af02      	add	r7, sp, #8
 8002c0a:	60f8      	str	r0, [r7, #12]
 8002c0c:	4608      	mov	r0, r1
 8002c0e:	4611      	mov	r1, r2
 8002c10:	461a      	mov	r2, r3
 8002c12:	4603      	mov	r3, r0
 8002c14:	817b      	strh	r3, [r7, #10]
 8002c16:	460b      	mov	r3, r1
 8002c18:	813b      	strh	r3, [r7, #8]
 8002c1a:	4613      	mov	r3, r2
 8002c1c:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 8002c1e:	88fb      	ldrh	r3, [r7, #6]
 8002c20:	b2da      	uxtb	r2, r3
 8002c22:	8979      	ldrh	r1, [r7, #10]
 8002c24:	4b20      	ldr	r3, [pc, #128]	; (8002ca8 <I2C_RequestMemoryWrite+0xa4>)
 8002c26:	9300      	str	r3, [sp, #0]
 8002c28:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
 8002c2c:	68f8      	ldr	r0, [r7, #12]
 8002c2e:	f000 fa6f 	bl	8003110 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c32:	69fa      	ldr	r2, [r7, #28]
 8002c34:	69b9      	ldr	r1, [r7, #24]
 8002c36:	68f8      	ldr	r0, [r7, #12]
 8002c38:	f000 f8ff 	bl	8002e3a <I2C_WaitOnTXISFlagUntilTimeout>
 8002c3c:	4603      	mov	r3, r0
 8002c3e:	2b00      	cmp	r3, #0
 8002c40:	d001      	beq.n	8002c46 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8002c42:	2301      	movs	r3, #1
 8002c44:	e02c      	b.n	8002ca0 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002c46:	88fb      	ldrh	r3, [r7, #6]
 8002c48:	2b01      	cmp	r3, #1
 8002c4a:	d105      	bne.n	8002c58 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c4c:	893b      	ldrh	r3, [r7, #8]
 8002c4e:	b2da      	uxtb	r2, r3
 8002c50:	68fb      	ldr	r3, [r7, #12]
 8002c52:	681b      	ldr	r3, [r3, #0]
 8002c54:	629a      	str	r2, [r3, #40]	; 0x28
 8002c56:	e015      	b.n	8002c84 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002c58:	893b      	ldrh	r3, [r7, #8]
 8002c5a:	0a1b      	lsrs	r3, r3, #8
 8002c5c:	b29b      	uxth	r3, r3
 8002c5e:	b2da      	uxtb	r2, r3
 8002c60:	68fb      	ldr	r3, [r7, #12]
 8002c62:	681b      	ldr	r3, [r3, #0]
 8002c64:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002c66:	69fa      	ldr	r2, [r7, #28]
 8002c68:	69b9      	ldr	r1, [r7, #24]
 8002c6a:	68f8      	ldr	r0, [r7, #12]
 8002c6c:	f000 f8e5 	bl	8002e3a <I2C_WaitOnTXISFlagUntilTimeout>
 8002c70:	4603      	mov	r3, r0
 8002c72:	2b00      	cmp	r3, #0
 8002c74:	d001      	beq.n	8002c7a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8002c76:	2301      	movs	r3, #1
 8002c78:	e012      	b.n	8002ca0 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002c7a:	893b      	ldrh	r3, [r7, #8]
 8002c7c:	b2da      	uxtb	r2, r3
 8002c7e:	68fb      	ldr	r3, [r7, #12]
 8002c80:	681b      	ldr	r3, [r3, #0]
 8002c82:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8002c84:	69fb      	ldr	r3, [r7, #28]
 8002c86:	9300      	str	r3, [sp, #0]
 8002c88:	69bb      	ldr	r3, [r7, #24]
 8002c8a:	2200      	movs	r2, #0
 8002c8c:	2180      	movs	r1, #128	; 0x80
 8002c8e:	68f8      	ldr	r0, [r7, #12]
 8002c90:	f000 f884 	bl	8002d9c <I2C_WaitOnFlagUntilTimeout>
 8002c94:	4603      	mov	r3, r0
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d001      	beq.n	8002c9e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 8002c9a:	2301      	movs	r3, #1
 8002c9c:	e000      	b.n	8002ca0 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 8002c9e:	2300      	movs	r3, #0
}
 8002ca0:	4618      	mov	r0, r3
 8002ca2:	3710      	adds	r7, #16
 8002ca4:	46bd      	mov	sp, r7
 8002ca6:	bd80      	pop	{r7, pc}
 8002ca8:	80002000 	.word	0x80002000

08002cac <I2C_RequestMemoryRead>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryRead(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                               uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                               uint32_t Tickstart)
{
 8002cac:	b580      	push	{r7, lr}
 8002cae:	b086      	sub	sp, #24
 8002cb0:	af02      	add	r7, sp, #8
 8002cb2:	60f8      	str	r0, [r7, #12]
 8002cb4:	4608      	mov	r0, r1
 8002cb6:	4611      	mov	r1, r2
 8002cb8:	461a      	mov	r2, r3
 8002cba:	4603      	mov	r3, r0
 8002cbc:	817b      	strh	r3, [r7, #10]
 8002cbe:	460b      	mov	r3, r1
 8002cc0:	813b      	strh	r3, [r7, #8]
 8002cc2:	4613      	mov	r3, r2
 8002cc4:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_SOFTEND_MODE, I2C_GENERATE_START_WRITE);
 8002cc6:	88fb      	ldrh	r3, [r7, #6]
 8002cc8:	b2da      	uxtb	r2, r3
 8002cca:	8979      	ldrh	r1, [r7, #10]
 8002ccc:	4b20      	ldr	r3, [pc, #128]	; (8002d50 <I2C_RequestMemoryRead+0xa4>)
 8002cce:	9300      	str	r3, [sp, #0]
 8002cd0:	2300      	movs	r3, #0
 8002cd2:	68f8      	ldr	r0, [r7, #12]
 8002cd4:	f000 fa1c 	bl	8003110 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002cd8:	69fa      	ldr	r2, [r7, #28]
 8002cda:	69b9      	ldr	r1, [r7, #24]
 8002cdc:	68f8      	ldr	r0, [r7, #12]
 8002cde:	f000 f8ac 	bl	8002e3a <I2C_WaitOnTXISFlagUntilTimeout>
 8002ce2:	4603      	mov	r3, r0
 8002ce4:	2b00      	cmp	r3, #0
 8002ce6:	d001      	beq.n	8002cec <I2C_RequestMemoryRead+0x40>
  {
    return HAL_ERROR;
 8002ce8:	2301      	movs	r3, #1
 8002cea:	e02c      	b.n	8002d46 <I2C_RequestMemoryRead+0x9a>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8002cec:	88fb      	ldrh	r3, [r7, #6]
 8002cee:	2b01      	cmp	r3, #1
 8002cf0:	d105      	bne.n	8002cfe <I2C_RequestMemoryRead+0x52>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002cf2:	893b      	ldrh	r3, [r7, #8]
 8002cf4:	b2da      	uxtb	r2, r3
 8002cf6:	68fb      	ldr	r3, [r7, #12]
 8002cf8:	681b      	ldr	r3, [r3, #0]
 8002cfa:	629a      	str	r2, [r3, #40]	; 0x28
 8002cfc:	e015      	b.n	8002d2a <I2C_RequestMemoryRead+0x7e>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8002cfe:	893b      	ldrh	r3, [r7, #8]
 8002d00:	0a1b      	lsrs	r3, r3, #8
 8002d02:	b29b      	uxth	r3, r3
 8002d04:	b2da      	uxtb	r2, r3
 8002d06:	68fb      	ldr	r3, [r7, #12]
 8002d08:	681b      	ldr	r3, [r3, #0]
 8002d0a:	629a      	str	r2, [r3, #40]	; 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8002d0c:	69fa      	ldr	r2, [r7, #28]
 8002d0e:	69b9      	ldr	r1, [r7, #24]
 8002d10:	68f8      	ldr	r0, [r7, #12]
 8002d12:	f000 f892 	bl	8002e3a <I2C_WaitOnTXISFlagUntilTimeout>
 8002d16:	4603      	mov	r3, r0
 8002d18:	2b00      	cmp	r3, #0
 8002d1a:	d001      	beq.n	8002d20 <I2C_RequestMemoryRead+0x74>
    {
      return HAL_ERROR;
 8002d1c:	2301      	movs	r3, #1
 8002d1e:	e012      	b.n	8002d46 <I2C_RequestMemoryRead+0x9a>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 8002d20:	893b      	ldrh	r3, [r7, #8]
 8002d22:	b2da      	uxtb	r2, r3
 8002d24:	68fb      	ldr	r3, [r7, #12]
 8002d26:	681b      	ldr	r3, [r3, #0]
 8002d28:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Wait until TC flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TC, RESET, Timeout, Tickstart) != HAL_OK)
 8002d2a:	69fb      	ldr	r3, [r7, #28]
 8002d2c:	9300      	str	r3, [sp, #0]
 8002d2e:	69bb      	ldr	r3, [r7, #24]
 8002d30:	2200      	movs	r2, #0
 8002d32:	2140      	movs	r1, #64	; 0x40
 8002d34:	68f8      	ldr	r0, [r7, #12]
 8002d36:	f000 f831 	bl	8002d9c <I2C_WaitOnFlagUntilTimeout>
 8002d3a:	4603      	mov	r3, r0
 8002d3c:	2b00      	cmp	r3, #0
 8002d3e:	d001      	beq.n	8002d44 <I2C_RequestMemoryRead+0x98>
  {
    return HAL_ERROR;
 8002d40:	2301      	movs	r3, #1
 8002d42:	e000      	b.n	8002d46 <I2C_RequestMemoryRead+0x9a>
  }

  return HAL_OK;
 8002d44:	2300      	movs	r3, #0
}
 8002d46:	4618      	mov	r0, r3
 8002d48:	3710      	adds	r7, #16
 8002d4a:	46bd      	mov	sp, r7
 8002d4c:	bd80      	pop	{r7, pc}
 8002d4e:	bf00      	nop
 8002d50:	80002000 	.word	0x80002000

08002d54 <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8002d54:	b480      	push	{r7}
 8002d56:	b083      	sub	sp, #12
 8002d58:	af00      	add	r7, sp, #0
 8002d5a:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8002d5c:	687b      	ldr	r3, [r7, #4]
 8002d5e:	681b      	ldr	r3, [r3, #0]
 8002d60:	699b      	ldr	r3, [r3, #24]
 8002d62:	f003 0302 	and.w	r3, r3, #2
 8002d66:	2b02      	cmp	r3, #2
 8002d68:	d103      	bne.n	8002d72 <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8002d6a:	687b      	ldr	r3, [r7, #4]
 8002d6c:	681b      	ldr	r3, [r3, #0]
 8002d6e:	2200      	movs	r2, #0
 8002d70:	629a      	str	r2, [r3, #40]	; 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8002d72:	687b      	ldr	r3, [r7, #4]
 8002d74:	681b      	ldr	r3, [r3, #0]
 8002d76:	699b      	ldr	r3, [r3, #24]
 8002d78:	f003 0301 	and.w	r3, r3, #1
 8002d7c:	2b01      	cmp	r3, #1
 8002d7e:	d007      	beq.n	8002d90 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8002d80:	687b      	ldr	r3, [r7, #4]
 8002d82:	681b      	ldr	r3, [r3, #0]
 8002d84:	699a      	ldr	r2, [r3, #24]
 8002d86:	687b      	ldr	r3, [r7, #4]
 8002d88:	681b      	ldr	r3, [r3, #0]
 8002d8a:	f042 0201 	orr.w	r2, r2, #1
 8002d8e:	619a      	str	r2, [r3, #24]
  }
}
 8002d90:	bf00      	nop
 8002d92:	370c      	adds	r7, #12
 8002d94:	46bd      	mov	sp, r7
 8002d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d9a:	4770      	bx	lr

08002d9c <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8002d9c:	b580      	push	{r7, lr}
 8002d9e:	b084      	sub	sp, #16
 8002da0:	af00      	add	r7, sp, #0
 8002da2:	60f8      	str	r0, [r7, #12]
 8002da4:	60b9      	str	r1, [r7, #8]
 8002da6:	603b      	str	r3, [r7, #0]
 8002da8:	4613      	mov	r3, r2
 8002daa:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002dac:	e031      	b.n	8002e12 <I2C_WaitOnFlagUntilTimeout+0x76>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002dae:	683b      	ldr	r3, [r7, #0]
 8002db0:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002db4:	d02d      	beq.n	8002e12 <I2C_WaitOnFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002db6:	f7ff f88b 	bl	8001ed0 <HAL_GetTick>
 8002dba:	4602      	mov	r2, r0
 8002dbc:	69bb      	ldr	r3, [r7, #24]
 8002dbe:	1ad3      	subs	r3, r2, r3
 8002dc0:	683a      	ldr	r2, [r7, #0]
 8002dc2:	429a      	cmp	r2, r3
 8002dc4:	d302      	bcc.n	8002dcc <I2C_WaitOnFlagUntilTimeout+0x30>
 8002dc6:	683b      	ldr	r3, [r7, #0]
 8002dc8:	2b00      	cmp	r3, #0
 8002dca:	d122      	bne.n	8002e12 <I2C_WaitOnFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8002dcc:	68fb      	ldr	r3, [r7, #12]
 8002dce:	681b      	ldr	r3, [r3, #0]
 8002dd0:	699a      	ldr	r2, [r3, #24]
 8002dd2:	68bb      	ldr	r3, [r7, #8]
 8002dd4:	4013      	ands	r3, r2
 8002dd6:	68ba      	ldr	r2, [r7, #8]
 8002dd8:	429a      	cmp	r2, r3
 8002dda:	bf0c      	ite	eq
 8002ddc:	2301      	moveq	r3, #1
 8002dde:	2300      	movne	r3, #0
 8002de0:	b2db      	uxtb	r3, r3
 8002de2:	461a      	mov	r2, r3
 8002de4:	79fb      	ldrb	r3, [r7, #7]
 8002de6:	429a      	cmp	r2, r3
 8002de8:	d113      	bne.n	8002e12 <I2C_WaitOnFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002dea:	68fb      	ldr	r3, [r7, #12]
 8002dec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002dee:	f043 0220 	orr.w	r2, r3, #32
 8002df2:	68fb      	ldr	r3, [r7, #12]
 8002df4:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002df6:	68fb      	ldr	r3, [r7, #12]
 8002df8:	2220      	movs	r2, #32
 8002dfa:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002dfe:	68fb      	ldr	r3, [r7, #12]
 8002e00:	2200      	movs	r2, #0
 8002e02:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002e06:	68fb      	ldr	r3, [r7, #12]
 8002e08:	2200      	movs	r2, #0
 8002e0a:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
          return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e00f      	b.n	8002e32 <I2C_WaitOnFlagUntilTimeout+0x96>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	699a      	ldr	r2, [r3, #24]
 8002e18:	68bb      	ldr	r3, [r7, #8]
 8002e1a:	4013      	ands	r3, r2
 8002e1c:	68ba      	ldr	r2, [r7, #8]
 8002e1e:	429a      	cmp	r2, r3
 8002e20:	bf0c      	ite	eq
 8002e22:	2301      	moveq	r3, #1
 8002e24:	2300      	movne	r3, #0
 8002e26:	b2db      	uxtb	r3, r3
 8002e28:	461a      	mov	r2, r3
 8002e2a:	79fb      	ldrb	r3, [r7, #7]
 8002e2c:	429a      	cmp	r2, r3
 8002e2e:	d0be      	beq.n	8002dae <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8002e30:	2300      	movs	r3, #0
}
 8002e32:	4618      	mov	r0, r3
 8002e34:	3710      	adds	r7, #16
 8002e36:	46bd      	mov	sp, r7
 8002e38:	bd80      	pop	{r7, pc}

08002e3a <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002e3a:	b580      	push	{r7, lr}
 8002e3c:	b084      	sub	sp, #16
 8002e3e:	af00      	add	r7, sp, #0
 8002e40:	60f8      	str	r0, [r7, #12]
 8002e42:	60b9      	str	r1, [r7, #8]
 8002e44:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002e46:	e033      	b.n	8002eb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002e48:	687a      	ldr	r2, [r7, #4]
 8002e4a:	68b9      	ldr	r1, [r7, #8]
 8002e4c:	68f8      	ldr	r0, [r7, #12]
 8002e4e:	f000 f87f 	bl	8002f50 <I2C_IsErrorOccurred>
 8002e52:	4603      	mov	r3, r0
 8002e54:	2b00      	cmp	r3, #0
 8002e56:	d001      	beq.n	8002e5c <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002e58:	2301      	movs	r3, #1
 8002e5a:	e031      	b.n	8002ec0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8002e5c:	68bb      	ldr	r3, [r7, #8]
 8002e5e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002e62:	d025      	beq.n	8002eb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002e64:	f7ff f834 	bl	8001ed0 <HAL_GetTick>
 8002e68:	4602      	mov	r2, r0
 8002e6a:	687b      	ldr	r3, [r7, #4]
 8002e6c:	1ad3      	subs	r3, r2, r3
 8002e6e:	68ba      	ldr	r2, [r7, #8]
 8002e70:	429a      	cmp	r2, r3
 8002e72:	d302      	bcc.n	8002e7a <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8002e74:	68bb      	ldr	r3, [r7, #8]
 8002e76:	2b00      	cmp	r3, #0
 8002e78:	d11a      	bne.n	8002eb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8002e7a:	68fb      	ldr	r3, [r7, #12]
 8002e7c:	681b      	ldr	r3, [r3, #0]
 8002e7e:	699b      	ldr	r3, [r3, #24]
 8002e80:	f003 0302 	and.w	r3, r3, #2
 8002e84:	2b02      	cmp	r3, #2
 8002e86:	d013      	beq.n	8002eb0 <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002e88:	68fb      	ldr	r3, [r7, #12]
 8002e8a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002e8c:	f043 0220 	orr.w	r2, r3, #32
 8002e90:	68fb      	ldr	r3, [r7, #12]
 8002e92:	645a      	str	r2, [r3, #68]	; 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8002e94:	68fb      	ldr	r3, [r7, #12]
 8002e96:	2220      	movs	r2, #32
 8002e98:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8002e9c:	68fb      	ldr	r3, [r7, #12]
 8002e9e:	2200      	movs	r2, #0
 8002ea0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8002ea4:	68fb      	ldr	r3, [r7, #12]
 8002ea6:	2200      	movs	r2, #0
 8002ea8:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8002eac:	2301      	movs	r3, #1
 8002eae:	e007      	b.n	8002ec0 <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8002eb0:	68fb      	ldr	r3, [r7, #12]
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	699b      	ldr	r3, [r3, #24]
 8002eb6:	f003 0302 	and.w	r3, r3, #2
 8002eba:	2b02      	cmp	r3, #2
 8002ebc:	d1c4      	bne.n	8002e48 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8002ebe:	2300      	movs	r3, #0
}
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	3710      	adds	r7, #16
 8002ec4:	46bd      	mov	sp, r7
 8002ec6:	bd80      	pop	{r7, pc}

08002ec8 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8002ec8:	b580      	push	{r7, lr}
 8002eca:	b084      	sub	sp, #16
 8002ecc:	af00      	add	r7, sp, #0
 8002ece:	60f8      	str	r0, [r7, #12]
 8002ed0:	60b9      	str	r1, [r7, #8]
 8002ed2:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002ed4:	e02f      	b.n	8002f36 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8002ed6:	687a      	ldr	r2, [r7, #4]
 8002ed8:	68b9      	ldr	r1, [r7, #8]
 8002eda:	68f8      	ldr	r0, [r7, #12]
 8002edc:	f000 f838 	bl	8002f50 <I2C_IsErrorOccurred>
 8002ee0:	4603      	mov	r3, r0
 8002ee2:	2b00      	cmp	r3, #0
 8002ee4:	d001      	beq.n	8002eea <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8002ee6:	2301      	movs	r3, #1
 8002ee8:	e02d      	b.n	8002f46 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8002eea:	f7fe fff1 	bl	8001ed0 <HAL_GetTick>
 8002eee:	4602      	mov	r2, r0
 8002ef0:	687b      	ldr	r3, [r7, #4]
 8002ef2:	1ad3      	subs	r3, r2, r3
 8002ef4:	68ba      	ldr	r2, [r7, #8]
 8002ef6:	429a      	cmp	r2, r3
 8002ef8:	d302      	bcc.n	8002f00 <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8002efa:	68bb      	ldr	r3, [r7, #8]
 8002efc:	2b00      	cmp	r3, #0
 8002efe:	d11a      	bne.n	8002f36 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8002f00:	68fb      	ldr	r3, [r7, #12]
 8002f02:	681b      	ldr	r3, [r3, #0]
 8002f04:	699b      	ldr	r3, [r3, #24]
 8002f06:	f003 0320 	and.w	r3, r3, #32
 8002f0a:	2b20      	cmp	r3, #32
 8002f0c:	d013      	beq.n	8002f36 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8002f0e:	68fb      	ldr	r3, [r7, #12]
 8002f10:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002f12:	f043 0220 	orr.w	r2, r3, #32
 8002f16:	68fb      	ldr	r3, [r7, #12]
 8002f18:	645a      	str	r2, [r3, #68]	; 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8002f1a:	68fb      	ldr	r3, [r7, #12]
 8002f1c:	2220      	movs	r2, #32
 8002f1e:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8002f22:	68fb      	ldr	r3, [r7, #12]
 8002f24:	2200      	movs	r2, #0
 8002f26:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8002f2a:	68fb      	ldr	r3, [r7, #12]
 8002f2c:	2200      	movs	r2, #0
 8002f2e:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

        return HAL_ERROR;
 8002f32:	2301      	movs	r3, #1
 8002f34:	e007      	b.n	8002f46 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002f36:	68fb      	ldr	r3, [r7, #12]
 8002f38:	681b      	ldr	r3, [r3, #0]
 8002f3a:	699b      	ldr	r3, [r3, #24]
 8002f3c:	f003 0320 	and.w	r3, r3, #32
 8002f40:	2b20      	cmp	r3, #32
 8002f42:	d1c8      	bne.n	8002ed6 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8002f44:	2300      	movs	r3, #0
}
 8002f46:	4618      	mov	r0, r3
 8002f48:	3710      	adds	r7, #16
 8002f4a:	46bd      	mov	sp, r7
 8002f4c:	bd80      	pop	{r7, pc}
	...

08002f50 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8002f50:	b580      	push	{r7, lr}
 8002f52:	b08a      	sub	sp, #40	; 0x28
 8002f54:	af00      	add	r7, sp, #0
 8002f56:	60f8      	str	r0, [r7, #12]
 8002f58:	60b9      	str	r1, [r7, #8]
 8002f5a:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8002f5c:	2300      	movs	r3, #0
 8002f5e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8002f62:	68fb      	ldr	r3, [r7, #12]
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	699b      	ldr	r3, [r3, #24]
 8002f68:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8002f6a:	2300      	movs	r3, #0
 8002f6c:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8002f6e:	687b      	ldr	r3, [r7, #4]
 8002f70:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8002f72:	69bb      	ldr	r3, [r7, #24]
 8002f74:	f003 0310 	and.w	r3, r3, #16
 8002f78:	2b00      	cmp	r3, #0
 8002f7a:	d068      	beq.n	800304e <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8002f7c:	68fb      	ldr	r3, [r7, #12]
 8002f7e:	681b      	ldr	r3, [r3, #0]
 8002f80:	2210      	movs	r2, #16
 8002f82:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8002f84:	e049      	b.n	800301a <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8002f86:	68bb      	ldr	r3, [r7, #8]
 8002f88:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002f8c:	d045      	beq.n	800301a <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8002f8e:	f7fe ff9f 	bl	8001ed0 <HAL_GetTick>
 8002f92:	4602      	mov	r2, r0
 8002f94:	69fb      	ldr	r3, [r7, #28]
 8002f96:	1ad3      	subs	r3, r2, r3
 8002f98:	68ba      	ldr	r2, [r7, #8]
 8002f9a:	429a      	cmp	r2, r3
 8002f9c:	d302      	bcc.n	8002fa4 <I2C_IsErrorOccurred+0x54>
 8002f9e:	68bb      	ldr	r3, [r7, #8]
 8002fa0:	2b00      	cmp	r3, #0
 8002fa2:	d13a      	bne.n	800301a <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8002fa4:	68fb      	ldr	r3, [r7, #12]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	685b      	ldr	r3, [r3, #4]
 8002faa:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002fae:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8002fb0:	68fb      	ldr	r3, [r7, #12]
 8002fb2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8002fb6:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8002fb8:	68fb      	ldr	r3, [r7, #12]
 8002fba:	681b      	ldr	r3, [r3, #0]
 8002fbc:	699b      	ldr	r3, [r3, #24]
 8002fbe:	f403 4300 	and.w	r3, r3, #32768	; 0x8000
 8002fc2:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8002fc6:	d121      	bne.n	800300c <I2C_IsErrorOccurred+0xbc>
 8002fc8:	697b      	ldr	r3, [r7, #20]
 8002fca:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8002fce:	d01d      	beq.n	800300c <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8002fd0:	7cfb      	ldrb	r3, [r7, #19]
 8002fd2:	2b20      	cmp	r3, #32
 8002fd4:	d01a      	beq.n	800300c <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8002fd6:	68fb      	ldr	r3, [r7, #12]
 8002fd8:	681b      	ldr	r3, [r3, #0]
 8002fda:	685a      	ldr	r2, [r3, #4]
 8002fdc:	68fb      	ldr	r3, [r7, #12]
 8002fde:	681b      	ldr	r3, [r3, #0]
 8002fe0:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8002fe4:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8002fe6:	f7fe ff73 	bl	8001ed0 <HAL_GetTick>
 8002fea:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8002fec:	e00e      	b.n	800300c <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8002fee:	f7fe ff6f 	bl	8001ed0 <HAL_GetTick>
 8002ff2:	4602      	mov	r2, r0
 8002ff4:	69fb      	ldr	r3, [r7, #28]
 8002ff6:	1ad3      	subs	r3, r2, r3
 8002ff8:	2b19      	cmp	r3, #25
 8002ffa:	d907      	bls.n	800300c <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8002ffc:	6a3b      	ldr	r3, [r7, #32]
 8002ffe:	f043 0320 	orr.w	r3, r3, #32
 8003002:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8003004:	2301      	movs	r3, #1
 8003006:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

              break;
 800300a:	e006      	b.n	800301a <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 800300c:	68fb      	ldr	r3, [r7, #12]
 800300e:	681b      	ldr	r3, [r3, #0]
 8003010:	699b      	ldr	r3, [r3, #24]
 8003012:	f003 0320 	and.w	r3, r3, #32
 8003016:	2b20      	cmp	r3, #32
 8003018:	d1e9      	bne.n	8002fee <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800301a:	68fb      	ldr	r3, [r7, #12]
 800301c:	681b      	ldr	r3, [r3, #0]
 800301e:	699b      	ldr	r3, [r3, #24]
 8003020:	f003 0320 	and.w	r3, r3, #32
 8003024:	2b20      	cmp	r3, #32
 8003026:	d003      	beq.n	8003030 <I2C_IsErrorOccurred+0xe0>
 8003028:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800302c:	2b00      	cmp	r3, #0
 800302e:	d0aa      	beq.n	8002f86 <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8003030:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003034:	2b00      	cmp	r3, #0
 8003036:	d103      	bne.n	8003040 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8003038:	68fb      	ldr	r3, [r7, #12]
 800303a:	681b      	ldr	r3, [r3, #0]
 800303c:	2220      	movs	r2, #32
 800303e:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8003040:	6a3b      	ldr	r3, [r7, #32]
 8003042:	f043 0304 	orr.w	r3, r3, #4
 8003046:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8003048:	2301      	movs	r3, #1
 800304a:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 800304e:	68fb      	ldr	r3, [r7, #12]
 8003050:	681b      	ldr	r3, [r3, #0]
 8003052:	699b      	ldr	r3, [r3, #24]
 8003054:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8003056:	69bb      	ldr	r3, [r7, #24]
 8003058:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800305c:	2b00      	cmp	r3, #0
 800305e:	d00b      	beq.n	8003078 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8003060:	6a3b      	ldr	r3, [r7, #32]
 8003062:	f043 0301 	orr.w	r3, r3, #1
 8003066:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8003068:	68fb      	ldr	r3, [r7, #12]
 800306a:	681b      	ldr	r3, [r3, #0]
 800306c:	f44f 7280 	mov.w	r2, #256	; 0x100
 8003070:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003072:	2301      	movs	r3, #1
 8003074:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8003078:	69bb      	ldr	r3, [r7, #24]
 800307a:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 800307e:	2b00      	cmp	r3, #0
 8003080:	d00b      	beq.n	800309a <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8003082:	6a3b      	ldr	r3, [r7, #32]
 8003084:	f043 0308 	orr.w	r3, r3, #8
 8003088:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 800308a:	68fb      	ldr	r3, [r7, #12]
 800308c:	681b      	ldr	r3, [r3, #0]
 800308e:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003092:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8003094:	2301      	movs	r3, #1
 8003096:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 800309a:	69bb      	ldr	r3, [r7, #24]
 800309c:	f403 7300 	and.w	r3, r3, #512	; 0x200
 80030a0:	2b00      	cmp	r3, #0
 80030a2:	d00b      	beq.n	80030bc <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 80030a4:	6a3b      	ldr	r3, [r7, #32]
 80030a6:	f043 0302 	orr.w	r3, r3, #2
 80030aa:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 80030ac:	68fb      	ldr	r3, [r7, #12]
 80030ae:	681b      	ldr	r3, [r3, #0]
 80030b0:	f44f 7200 	mov.w	r2, #512	; 0x200
 80030b4:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 80030b6:	2301      	movs	r3, #1
 80030b8:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
  }

  if (status != HAL_OK)
 80030bc:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80030c0:	2b00      	cmp	r3, #0
 80030c2:	d01c      	beq.n	80030fe <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 80030c4:	68f8      	ldr	r0, [r7, #12]
 80030c6:	f7ff fe45 	bl	8002d54 <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80030ca:	68fb      	ldr	r3, [r7, #12]
 80030cc:	681b      	ldr	r3, [r3, #0]
 80030ce:	6859      	ldr	r1, [r3, #4]
 80030d0:	68fb      	ldr	r3, [r7, #12]
 80030d2:	681a      	ldr	r2, [r3, #0]
 80030d4:	4b0d      	ldr	r3, [pc, #52]	; (800310c <I2C_IsErrorOccurred+0x1bc>)
 80030d6:	400b      	ands	r3, r1
 80030d8:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80030da:	68fb      	ldr	r3, [r7, #12]
 80030dc:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 80030de:	6a3b      	ldr	r3, [r7, #32]
 80030e0:	431a      	orrs	r2, r3
 80030e2:	68fb      	ldr	r3, [r7, #12]
 80030e4:	645a      	str	r2, [r3, #68]	; 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80030e6:	68fb      	ldr	r3, [r7, #12]
 80030e8:	2220      	movs	r2, #32
 80030ea:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80030ee:	68fb      	ldr	r3, [r7, #12]
 80030f0:	2200      	movs	r2, #0
 80030f2:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80030f6:	68fb      	ldr	r3, [r7, #12]
 80030f8:	2200      	movs	r2, #0
 80030fa:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
  }

  return status;
 80030fe:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 8003102:	4618      	mov	r0, r3
 8003104:	3728      	adds	r7, #40	; 0x28
 8003106:	46bd      	mov	sp, r7
 8003108:	bd80      	pop	{r7, pc}
 800310a:	bf00      	nop
 800310c:	fe00e800 	.word	0xfe00e800

08003110 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8003110:	b480      	push	{r7}
 8003112:	b087      	sub	sp, #28
 8003114:	af00      	add	r7, sp, #0
 8003116:	60f8      	str	r0, [r7, #12]
 8003118:	607b      	str	r3, [r7, #4]
 800311a:	460b      	mov	r3, r1
 800311c:	817b      	strh	r3, [r7, #10]
 800311e:	4613      	mov	r3, r2
 8003120:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003122:	897b      	ldrh	r3, [r7, #10]
 8003124:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003128:	7a7b      	ldrb	r3, [r7, #9]
 800312a:	041b      	lsls	r3, r3, #16
 800312c:	f403 037f 	and.w	r3, r3, #16711680	; 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003130:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8003132:	687b      	ldr	r3, [r7, #4]
 8003134:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8003136:	6a3b      	ldr	r3, [r7, #32]
 8003138:	4313      	orrs	r3, r2
 800313a:	f023 4300 	bic.w	r3, r3, #2147483648	; 0x80000000
 800313e:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8003140:	68fb      	ldr	r3, [r7, #12]
 8003142:	681b      	ldr	r3, [r3, #0]
 8003144:	685a      	ldr	r2, [r3, #4]
 8003146:	6a3b      	ldr	r3, [r7, #32]
 8003148:	0d5b      	lsrs	r3, r3, #21
 800314a:	f403 6180 	and.w	r1, r3, #1024	; 0x400
 800314e:	4b08      	ldr	r3, [pc, #32]	; (8003170 <I2C_TransferConfig+0x60>)
 8003150:	430b      	orrs	r3, r1
 8003152:	43db      	mvns	r3, r3
 8003154:	ea02 0103 	and.w	r1, r2, r3
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	681b      	ldr	r3, [r3, #0]
 800315c:	697a      	ldr	r2, [r7, #20]
 800315e:	430a      	orrs	r2, r1
 8003160:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8003162:	bf00      	nop
 8003164:	371c      	adds	r7, #28
 8003166:	46bd      	mov	sp, r7
 8003168:	f85d 7b04 	ldr.w	r7, [sp], #4
 800316c:	4770      	bx	lr
 800316e:	bf00      	nop
 8003170:	03ff63ff 	.word	0x03ff63ff

08003174 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8003174:	b480      	push	{r7}
 8003176:	b083      	sub	sp, #12
 8003178:	af00      	add	r7, sp, #0
 800317a:	6078      	str	r0, [r7, #4]
 800317c:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8003184:	b2db      	uxtb	r3, r3
 8003186:	2b20      	cmp	r3, #32
 8003188:	d138      	bne.n	80031fc <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003190:	2b01      	cmp	r3, #1
 8003192:	d101      	bne.n	8003198 <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8003194:	2302      	movs	r3, #2
 8003196:	e032      	b.n	80031fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8003198:	687b      	ldr	r3, [r7, #4]
 800319a:	2201      	movs	r2, #1
 800319c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80031a0:	687b      	ldr	r3, [r7, #4]
 80031a2:	2224      	movs	r2, #36	; 0x24
 80031a4:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	681b      	ldr	r3, [r3, #0]
 80031ac:	681a      	ldr	r2, [r3, #0]
 80031ae:	687b      	ldr	r3, [r7, #4]
 80031b0:	681b      	ldr	r3, [r3, #0]
 80031b2:	f022 0201 	bic.w	r2, r2, #1
 80031b6:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 80031b8:	687b      	ldr	r3, [r7, #4]
 80031ba:	681b      	ldr	r3, [r3, #0]
 80031bc:	681a      	ldr	r2, [r3, #0]
 80031be:	687b      	ldr	r3, [r7, #4]
 80031c0:	681b      	ldr	r3, [r3, #0]
 80031c2:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
 80031c6:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 80031c8:	687b      	ldr	r3, [r7, #4]
 80031ca:	681b      	ldr	r3, [r3, #0]
 80031cc:	6819      	ldr	r1, [r3, #0]
 80031ce:	687b      	ldr	r3, [r7, #4]
 80031d0:	681b      	ldr	r3, [r3, #0]
 80031d2:	683a      	ldr	r2, [r7, #0]
 80031d4:	430a      	orrs	r2, r1
 80031d6:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 80031d8:	687b      	ldr	r3, [r7, #4]
 80031da:	681b      	ldr	r3, [r3, #0]
 80031dc:	681a      	ldr	r2, [r3, #0]
 80031de:	687b      	ldr	r3, [r7, #4]
 80031e0:	681b      	ldr	r3, [r3, #0]
 80031e2:	f042 0201 	orr.w	r2, r2, #1
 80031e6:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 80031e8:	687b      	ldr	r3, [r7, #4]
 80031ea:	2220      	movs	r2, #32
 80031ec:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80031f0:	687b      	ldr	r3, [r7, #4]
 80031f2:	2200      	movs	r2, #0
 80031f4:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 80031f8:	2300      	movs	r3, #0
 80031fa:	e000      	b.n	80031fe <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 80031fc:	2302      	movs	r3, #2
  }
}
 80031fe:	4618      	mov	r0, r3
 8003200:	370c      	adds	r7, #12
 8003202:	46bd      	mov	sp, r7
 8003204:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003208:	4770      	bx	lr

0800320a <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800320a:	b480      	push	{r7}
 800320c:	b085      	sub	sp, #20
 800320e:	af00      	add	r7, sp, #0
 8003210:	6078      	str	r0, [r7, #4]
 8003212:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8003214:	687b      	ldr	r3, [r7, #4]
 8003216:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800321a:	b2db      	uxtb	r3, r3
 800321c:	2b20      	cmp	r3, #32
 800321e:	d139      	bne.n	8003294 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8003220:	687b      	ldr	r3, [r7, #4]
 8003222:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 8003226:	2b01      	cmp	r3, #1
 8003228:	d101      	bne.n	800322e <HAL_I2CEx_ConfigDigitalFilter+0x24>
 800322a:	2302      	movs	r3, #2
 800322c:	e033      	b.n	8003296 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	2201      	movs	r2, #1
 8003232:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8003236:	687b      	ldr	r3, [r7, #4]
 8003238:	2224      	movs	r2, #36	; 0x24
 800323a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800323e:	687b      	ldr	r3, [r7, #4]
 8003240:	681b      	ldr	r3, [r3, #0]
 8003242:	681a      	ldr	r2, [r3, #0]
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	681b      	ldr	r3, [r3, #0]
 8003248:	f022 0201 	bic.w	r2, r2, #1
 800324c:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 800324e:	687b      	ldr	r3, [r7, #4]
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	681b      	ldr	r3, [r3, #0]
 8003254:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 8003256:	68fb      	ldr	r3, [r7, #12]
 8003258:	f423 6370 	bic.w	r3, r3, #3840	; 0xf00
 800325c:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 800325e:	683b      	ldr	r3, [r7, #0]
 8003260:	021b      	lsls	r3, r3, #8
 8003262:	68fa      	ldr	r2, [r7, #12]
 8003264:	4313      	orrs	r3, r2
 8003266:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 8003268:	687b      	ldr	r3, [r7, #4]
 800326a:	681b      	ldr	r3, [r3, #0]
 800326c:	68fa      	ldr	r2, [r7, #12]
 800326e:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	681b      	ldr	r3, [r3, #0]
 8003274:	681a      	ldr	r2, [r3, #0]
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	f042 0201 	orr.w	r2, r2, #1
 800327e:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	2220      	movs	r2, #32
 8003284:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8003288:	687b      	ldr	r3, [r7, #4]
 800328a:	2200      	movs	r2, #0
 800328c:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    return HAL_OK;
 8003290:	2300      	movs	r3, #0
 8003292:	e000      	b.n	8003296 <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8003294:	2302      	movs	r3, #2
  }
}
 8003296:	4618      	mov	r0, r3
 8003298:	3714      	adds	r7, #20
 800329a:	46bd      	mov	sp, r7
 800329c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80032a0:	4770      	bx	lr
	...

080032a4 <HAL_OSPI_Init>:
  *         in the OSPI_InitTypeDef and initialize the associated handle.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Init(OSPI_HandleTypeDef *hospi)
{
 80032a4:	b580      	push	{r7, lr}
 80032a6:	b086      	sub	sp, #24
 80032a8:	af02      	add	r7, sp, #8
 80032aa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80032ac:	2300      	movs	r3, #0
 80032ae:	73fb      	strb	r3, [r7, #15]
  uint32_t tickstart = HAL_GetTick();
 80032b0:	f7fe fe0e 	bl	8001ed0 <HAL_GetTick>
 80032b4:	60b8      	str	r0, [r7, #8]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2b00      	cmp	r3, #0
 80032ba:	d102      	bne.n	80032c2 <HAL_OSPI_Init+0x1e>
  {
    status = HAL_ERROR;
 80032bc:	2301      	movs	r3, #1
 80032be:	73fb      	strb	r3, [r7, #15]
 80032c0:	e092      	b.n	80033e8 <HAL_OSPI_Init+0x144>
#if   defined (OCTOSPI_DCR3_MAXTRAN)
    assert_param(IS_OSPI_MAXTRAN(hospi->Init.MaxTran));
#endif

    /* Initialize error code */
    hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80032c2:	687b      	ldr	r3, [r7, #4]
 80032c4:	2200      	movs	r2, #0
 80032c6:	649a      	str	r2, [r3, #72]	; 0x48

    /* Check if the state is the reset state */
    if (hospi->State == HAL_OSPI_STATE_RESET)
 80032c8:	687b      	ldr	r3, [r7, #4]
 80032ca:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80032cc:	2b00      	cmp	r3, #0
 80032ce:	f040 808b 	bne.w	80033e8 <HAL_OSPI_Init+0x144>

      /* Init the low level hardware */
      hospi->MspInitCallback(hospi);
#else
      /* Initialization of the low level hardware */
      HAL_OSPI_MspInit(hospi);
 80032d2:	6878      	ldr	r0, [r7, #4]
 80032d4:	f7fe f892 	bl	80013fc <HAL_OSPI_MspInit>
#endif /* defined (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

      /* Configure the default timeout for the OSPI memory access */
      (void)HAL_OSPI_SetTimeout(hospi, HAL_OSPI_TIMEOUT_DEFAULT_VALUE);
 80032d8:	f241 3188 	movw	r1, #5000	; 0x1388
 80032dc:	6878      	ldr	r0, [r7, #4]
 80032de:	f000 fad0 	bl	8003882 <HAL_OSPI_SetTimeout>

      /* Configure memory type, device size, chip select high time, delay block bypass,
         free running clock, clock mode */
      MODIFY_REG(hospi->Instance->DCR1,
 80032e2:	687b      	ldr	r3, [r7, #4]
 80032e4:	681b      	ldr	r3, [r3, #0]
 80032e6:	689a      	ldr	r2, [r3, #8]
 80032e8:	4b42      	ldr	r3, [pc, #264]	; (80033f4 <HAL_OSPI_Init+0x150>)
 80032ea:	4013      	ands	r3, r2
 80032ec:	687a      	ldr	r2, [r7, #4]
 80032ee:	68d1      	ldr	r1, [r2, #12]
 80032f0:	687a      	ldr	r2, [r7, #4]
 80032f2:	6912      	ldr	r2, [r2, #16]
 80032f4:	3a01      	subs	r2, #1
 80032f6:	0412      	lsls	r2, r2, #16
 80032f8:	4311      	orrs	r1, r2
 80032fa:	687a      	ldr	r2, [r7, #4]
 80032fc:	6952      	ldr	r2, [r2, #20]
 80032fe:	3a01      	subs	r2, #1
 8003300:	0212      	lsls	r2, r2, #8
 8003302:	4311      	orrs	r1, r2
 8003304:	687a      	ldr	r2, [r7, #4]
 8003306:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8003308:	4311      	orrs	r1, r2
 800330a:	687a      	ldr	r2, [r7, #4]
 800330c:	69d2      	ldr	r2, [r2, #28]
 800330e:	4311      	orrs	r1, r2
 8003310:	687a      	ldr	r2, [r7, #4]
 8003312:	6812      	ldr	r2, [r2, #0]
 8003314:	430b      	orrs	r3, r1
 8003316:	6093      	str	r3, [r2, #8]
      /* Configure chip select boundary and maximum transfer */
      hospi->Instance->DCR3 = ((hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos) |
                               (hospi->Init.MaxTran << OCTOSPI_DCR3_MAXTRAN_Pos));
#else
      /* Configure chip select boundary */
      hospi->Instance->DCR3 = (hospi->Init.ChipSelectBoundary << OCTOSPI_DCR3_CSBOUND_Pos);
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 800331c:	687b      	ldr	r3, [r7, #4]
 800331e:	681b      	ldr	r3, [r3, #0]
 8003320:	0412      	lsls	r2, r2, #16
 8003322:	611a      	str	r2, [r3, #16]
      /* Configure refresh */
      hospi->Instance->DCR4 = hospi->Init.Refresh;
#endif

      /* Configure FIFO threshold */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FTHRES, ((hospi->Init.FifoThreshold - 1U) << OCTOSPI_CR_FTHRES_Pos));
 8003324:	687b      	ldr	r3, [r7, #4]
 8003326:	681b      	ldr	r3, [r3, #0]
 8003328:	681b      	ldr	r3, [r3, #0]
 800332a:	f423 51f8 	bic.w	r1, r3, #7936	; 0x1f00
 800332e:	687b      	ldr	r3, [r7, #4]
 8003330:	685b      	ldr	r3, [r3, #4]
 8003332:	3b01      	subs	r3, #1
 8003334:	021a      	lsls	r2, r3, #8
 8003336:	687b      	ldr	r3, [r7, #4]
 8003338:	681b      	ldr	r3, [r3, #0]
 800333a:	430a      	orrs	r2, r1
 800333c:	601a      	str	r2, [r3, #0]

      /* Wait till busy flag is reset */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, hospi->Timeout);
 800333e:	687b      	ldr	r3, [r7, #4]
 8003340:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8003342:	9300      	str	r3, [sp, #0]
 8003344:	68bb      	ldr	r3, [r7, #8]
 8003346:	2200      	movs	r2, #0
 8003348:	2120      	movs	r1, #32
 800334a:	6878      	ldr	r0, [r7, #4]
 800334c:	f000 faa8 	bl	80038a0 <OSPI_WaitFlagStateUntilTimeout>
 8003350:	4603      	mov	r3, r0
 8003352:	73fb      	strb	r3, [r7, #15]

      if (status == HAL_OK)
 8003354:	7bfb      	ldrb	r3, [r7, #15]
 8003356:	2b00      	cmp	r3, #0
 8003358:	d146      	bne.n	80033e8 <HAL_OSPI_Init+0x144>
      {
        /* Configure clock prescaler */
        MODIFY_REG(hospi->Instance->DCR2, OCTOSPI_DCR2_PRESCALER,
 800335a:	687b      	ldr	r3, [r7, #4]
 800335c:	681b      	ldr	r3, [r3, #0]
 800335e:	68db      	ldr	r3, [r3, #12]
 8003360:	f023 01ff 	bic.w	r1, r3, #255	; 0xff
 8003364:	687b      	ldr	r3, [r7, #4]
 8003366:	6a1b      	ldr	r3, [r3, #32]
 8003368:	1e5a      	subs	r2, r3, #1
 800336a:	687b      	ldr	r3, [r7, #4]
 800336c:	681b      	ldr	r3, [r3, #0]
 800336e:	430a      	orrs	r2, r1
 8003370:	60da      	str	r2, [r3, #12]
                   ((hospi->Init.ClockPrescaler - 1U) << OCTOSPI_DCR2_PRESCALER_Pos));

        /* Configure Dual Quad mode */
        MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_DQM, hospi->Init.DualQuad);
 8003372:	687b      	ldr	r3, [r7, #4]
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f023 0140 	bic.w	r1, r3, #64	; 0x40
 800337c:	687b      	ldr	r3, [r7, #4]
 800337e:	689a      	ldr	r2, [r3, #8]
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	681b      	ldr	r3, [r3, #0]
 8003384:	430a      	orrs	r2, r1
 8003386:	601a      	str	r2, [r3, #0]

        /* Configure sample shifting and delay hold quarter cycle */
        MODIFY_REG(hospi->Instance->TCR, (OCTOSPI_TCR_SSHIFT | OCTOSPI_TCR_DHQC),
 8003388:	687b      	ldr	r3, [r7, #4]
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	f8d3 3108 	ldr.w	r3, [r3, #264]	; 0x108
 8003390:	f023 41a0 	bic.w	r1, r3, #1342177280	; 0x50000000
 8003394:	687b      	ldr	r3, [r7, #4]
 8003396:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8003398:	687b      	ldr	r3, [r7, #4]
 800339a:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 800339c:	431a      	orrs	r2, r3
 800339e:	687b      	ldr	r3, [r7, #4]
 80033a0:	681b      	ldr	r3, [r3, #0]
 80033a2:	430a      	orrs	r2, r1
 80033a4:	f8c3 2108 	str.w	r2, [r3, #264]	; 0x108
                   (hospi->Init.SampleShifting | hospi->Init.DelayHoldQuarterCycle));

        /* Enable OctoSPI */
        __HAL_OSPI_ENABLE(hospi);
 80033a8:	687b      	ldr	r3, [r7, #4]
 80033aa:	681b      	ldr	r3, [r3, #0]
 80033ac:	681a      	ldr	r2, [r3, #0]
 80033ae:	687b      	ldr	r3, [r7, #4]
 80033b0:	681b      	ldr	r3, [r3, #0]
 80033b2:	f042 0201 	orr.w	r2, r2, #1
 80033b6:	601a      	str	r2, [r3, #0]

        /* Enable free running clock if needed : must be done after OSPI enable */
        if (hospi->Init.FreeRunningClock == HAL_OSPI_FREERUNCLK_ENABLE)
 80033b8:	687b      	ldr	r3, [r7, #4]
 80033ba:	699b      	ldr	r3, [r3, #24]
 80033bc:	2b02      	cmp	r3, #2
 80033be:	d107      	bne.n	80033d0 <HAL_OSPI_Init+0x12c>
        {
          SET_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 80033c0:	687b      	ldr	r3, [r7, #4]
 80033c2:	681b      	ldr	r3, [r3, #0]
 80033c4:	689a      	ldr	r2, [r3, #8]
 80033c6:	687b      	ldr	r3, [r7, #4]
 80033c8:	681b      	ldr	r3, [r3, #0]
 80033ca:	f042 0202 	orr.w	r2, r2, #2
 80033ce:	609a      	str	r2, [r3, #8]
        }

        /* Initialize the OSPI state */
        if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80033d0:	687b      	ldr	r3, [r7, #4]
 80033d2:	68db      	ldr	r3, [r3, #12]
 80033d4:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80033d8:	d103      	bne.n	80033e2 <HAL_OSPI_Init+0x13e>
        {
          hospi->State = HAL_OSPI_STATE_HYPERBUS_INIT;
 80033da:	687b      	ldr	r3, [r7, #4]
 80033dc:	2201      	movs	r2, #1
 80033de:	645a      	str	r2, [r3, #68]	; 0x44
 80033e0:	e002      	b.n	80033e8 <HAL_OSPI_Init+0x144>
        }
        else
        {
          hospi->State = HAL_OSPI_STATE_READY;
 80033e2:	687b      	ldr	r3, [r7, #4]
 80033e4:	2202      	movs	r2, #2
 80033e6:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
  }

  /* Return function status */
  return status;
 80033e8:	7bfb      	ldrb	r3, [r7, #15]
}
 80033ea:	4618      	mov	r0, r3
 80033ec:	3710      	adds	r7, #16
 80033ee:	46bd      	mov	sp, r7
 80033f0:	bd80      	pop	{r7, pc}
 80033f2:	bf00      	nop
 80033f4:	f8e0f8f4 	.word	0xf8e0f8f4

080033f8 <HAL_OSPI_DeInit>:
  * @brief  De-Initialize the OSPI peripheral.
  * @param  hospi : OSPI handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_DeInit(OSPI_HandleTypeDef *hospi)
{
 80033f8:	b580      	push	{r7, lr}
 80033fa:	b084      	sub	sp, #16
 80033fc:	af00      	add	r7, sp, #0
 80033fe:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8003400:	2300      	movs	r3, #0
 8003402:	73fb      	strb	r3, [r7, #15]

  /* Check the OSPI handle allocation */
  if (hospi == NULL)
 8003404:	687b      	ldr	r3, [r7, #4]
 8003406:	2b00      	cmp	r3, #0
 8003408:	d102      	bne.n	8003410 <HAL_OSPI_DeInit+0x18>
  {
    status = HAL_ERROR;
 800340a:	2301      	movs	r3, #1
 800340c:	73fb      	strb	r3, [r7, #15]
 800340e:	e015      	b.n	800343c <HAL_OSPI_DeInit+0x44>
    /* No error code can be set set as the handler is null */
  }
  else
  {
    /* Disable OctoSPI */
    __HAL_OSPI_DISABLE(hospi);
 8003410:	687b      	ldr	r3, [r7, #4]
 8003412:	681b      	ldr	r3, [r3, #0]
 8003414:	681a      	ldr	r2, [r3, #0]
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	681b      	ldr	r3, [r3, #0]
 800341a:	f022 0201 	bic.w	r2, r2, #1
 800341e:	601a      	str	r2, [r3, #0]

    /* Disable free running clock if needed : must be done after OSPI disable */
    CLEAR_BIT(hospi->Instance->DCR1, OCTOSPI_DCR1_FRCK);
 8003420:	687b      	ldr	r3, [r7, #4]
 8003422:	681b      	ldr	r3, [r3, #0]
 8003424:	689a      	ldr	r2, [r3, #8]
 8003426:	687b      	ldr	r3, [r7, #4]
 8003428:	681b      	ldr	r3, [r3, #0]
 800342a:	f022 0202 	bic.w	r2, r2, #2
 800342e:	609a      	str	r2, [r3, #8]

    /* DeInit the low level hardware */
    hospi->MspDeInitCallback(hospi);
#else
    /* De-initialize the low-level hardware */
    HAL_OSPI_MspDeInit(hospi);
 8003430:	6878      	ldr	r0, [r7, #4]
 8003432:	f7fe f84f 	bl	80014d4 <HAL_OSPI_MspDeInit>
#endif /* (USE_HAL_OSPI_REGISTER_CALLBACKS) && (USE_HAL_OSPI_REGISTER_CALLBACKS == 1U) */

    /* Reset the driver state */
    hospi->State = HAL_OSPI_STATE_RESET;
 8003436:	687b      	ldr	r3, [r7, #4]
 8003438:	2200      	movs	r2, #0
 800343a:	645a      	str	r2, [r3, #68]	; 0x44
  }

  return status;
 800343c:	7bfb      	ldrb	r3, [r7, #15]
}
 800343e:	4618      	mov	r0, r3
 8003440:	3710      	adds	r7, #16
 8003442:	46bd      	mov	sp, r7
 8003444:	bd80      	pop	{r7, pc}

08003446 <HAL_OSPI_Command>:
  * @param  cmd     : structure that contains the command configuration information
  * @param  Timeout : Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Command(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd, uint32_t Timeout)
{
 8003446:	b580      	push	{r7, lr}
 8003448:	b08a      	sub	sp, #40	; 0x28
 800344a:	af02      	add	r7, sp, #8
 800344c:	60f8      	str	r0, [r7, #12]
 800344e:	60b9      	str	r1, [r7, #8]
 8003450:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t state;
  uint32_t tickstart = HAL_GetTick();
 8003452:	f7fe fd3d 	bl	8001ed0 <HAL_GetTick>
 8003456:	61b8      	str	r0, [r7, #24]
    assert_param(IS_OSPI_ALT_BYTES_SIZE(cmd->AlternateBytesSize));
    assert_param(IS_OSPI_ALT_BYTES_DTR_MODE(cmd->AlternateBytesDtrMode));
  }

  assert_param(IS_OSPI_DATA_MODE(cmd->DataMode));
  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003458:	68bb      	ldr	r3, [r7, #8]
 800345a:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 800345c:	2b00      	cmp	r3, #0

  assert_param(IS_OSPI_DQS_MODE(cmd->DQSMode));
  assert_param(IS_OSPI_SIOO_MODE(cmd->SIOOMode));

  /* Check the state of the driver */
  state = hospi->State;
 800345e:	68fb      	ldr	r3, [r7, #12]
 8003460:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003462:	617b      	str	r3, [r7, #20]
  if (((state == HAL_OSPI_STATE_READY)         && (hospi->Init.MemoryType != HAL_OSPI_MEMTYPE_HYPERBUS)) ||
 8003464:	697b      	ldr	r3, [r7, #20]
 8003466:	2b02      	cmp	r3, #2
 8003468:	d104      	bne.n	8003474 <HAL_OSPI_Command+0x2e>
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	68db      	ldr	r3, [r3, #12]
 800346e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003472:	d10d      	bne.n	8003490 <HAL_OSPI_Command+0x4a>
 8003474:	697b      	ldr	r3, [r7, #20]
 8003476:	2b14      	cmp	r3, #20
 8003478:	d103      	bne.n	8003482 <HAL_OSPI_Command+0x3c>
      ((state == HAL_OSPI_STATE_READ_CMD_CFG)  && (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG))     ||
 800347a:	68bb      	ldr	r3, [r7, #8]
 800347c:	681b      	ldr	r3, [r3, #0]
 800347e:	2b02      	cmp	r3, #2
 8003480:	d006      	beq.n	8003490 <HAL_OSPI_Command+0x4a>
 8003482:	697b      	ldr	r3, [r7, #20]
 8003484:	2b24      	cmp	r3, #36	; 0x24
 8003486:	d153      	bne.n	8003530 <HAL_OSPI_Command+0xea>
      ((state == HAL_OSPI_STATE_WRITE_CMD_CFG) && (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)))
 8003488:	68bb      	ldr	r3, [r7, #8]
 800348a:	681b      	ldr	r3, [r3, #0]
 800348c:	2b01      	cmp	r3, #1
 800348e:	d14f      	bne.n	8003530 <HAL_OSPI_Command+0xea>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 8003490:	687b      	ldr	r3, [r7, #4]
 8003492:	9300      	str	r3, [sp, #0]
 8003494:	69bb      	ldr	r3, [r7, #24]
 8003496:	2200      	movs	r2, #0
 8003498:	2120      	movs	r1, #32
 800349a:	68f8      	ldr	r0, [r7, #12]
 800349c:	f000 fa00 	bl	80038a0 <OSPI_WaitFlagStateUntilTimeout>
 80034a0:	4603      	mov	r3, r0
 80034a2:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80034a4:	7ffb      	ldrb	r3, [r7, #31]
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	d148      	bne.n	800353c <HAL_OSPI_Command+0xf6>
    {
      /* Initialize error code */
      hospi->ErrorCode = HAL_OSPI_ERROR_NONE;
 80034aa:	68fb      	ldr	r3, [r7, #12]
 80034ac:	2200      	movs	r2, #0
 80034ae:	649a      	str	r2, [r3, #72]	; 0x48

      /* Configure the registers */
      status = OSPI_ConfigCmd(hospi, cmd);
 80034b0:	68b9      	ldr	r1, [r7, #8]
 80034b2:	68f8      	ldr	r0, [r7, #12]
 80034b4:	f000 fa2c 	bl	8003910 <OSPI_ConfigCmd>
 80034b8:	4603      	mov	r3, r0
 80034ba:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 80034bc:	7ffb      	ldrb	r3, [r7, #31]
 80034be:	2b00      	cmp	r3, #0
 80034c0:	d13c      	bne.n	800353c <HAL_OSPI_Command+0xf6>
      {
        if (cmd->DataMode == HAL_OSPI_DATA_NONE)
 80034c2:	68bb      	ldr	r3, [r7, #8]
 80034c4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80034c6:	2b00      	cmp	r3, #0
 80034c8:	d10e      	bne.n	80034e8 <HAL_OSPI_Command+0xa2>
        {
          /* When there is no data phase, the transfer start as soon as the configuration is done
             so wait until TC flag is set to go back in idle state */
          status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 80034ca:	687b      	ldr	r3, [r7, #4]
 80034cc:	9300      	str	r3, [sp, #0]
 80034ce:	69bb      	ldr	r3, [r7, #24]
 80034d0:	2201      	movs	r2, #1
 80034d2:	2102      	movs	r1, #2
 80034d4:	68f8      	ldr	r0, [r7, #12]
 80034d6:	f000 f9e3 	bl	80038a0 <OSPI_WaitFlagStateUntilTimeout>
 80034da:	4603      	mov	r3, r0
 80034dc:	77fb      	strb	r3, [r7, #31]

          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 80034de:	68fb      	ldr	r3, [r7, #12]
 80034e0:	681b      	ldr	r3, [r3, #0]
 80034e2:	2202      	movs	r2, #2
 80034e4:	625a      	str	r2, [r3, #36]	; 0x24
    if (status == HAL_OK)
 80034e6:	e029      	b.n	800353c <HAL_OSPI_Command+0xf6>
        }
        else
        {
          /* Update the state */
          if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 80034e8:	68bb      	ldr	r3, [r7, #8]
 80034ea:	681b      	ldr	r3, [r3, #0]
 80034ec:	2b00      	cmp	r3, #0
 80034ee:	d103      	bne.n	80034f8 <HAL_OSPI_Command+0xb2>
          {
            hospi->State = HAL_OSPI_STATE_CMD_CFG;
 80034f0:	68fb      	ldr	r3, [r7, #12]
 80034f2:	2204      	movs	r2, #4
 80034f4:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 80034f6:	e021      	b.n	800353c <HAL_OSPI_Command+0xf6>
          }
          else if (cmd->OperationType == HAL_OSPI_OPTYPE_READ_CFG)
 80034f8:	68bb      	ldr	r3, [r7, #8]
 80034fa:	681b      	ldr	r3, [r3, #0]
 80034fc:	2b01      	cmp	r3, #1
 80034fe:	d10b      	bne.n	8003518 <HAL_OSPI_Command+0xd2>
          {
            if (hospi->State == HAL_OSPI_STATE_WRITE_CMD_CFG)
 8003500:	68fb      	ldr	r3, [r7, #12]
 8003502:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003504:	2b24      	cmp	r3, #36	; 0x24
 8003506:	d103      	bne.n	8003510 <HAL_OSPI_Command+0xca>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8003508:	68fb      	ldr	r3, [r7, #12]
 800350a:	2204      	movs	r2, #4
 800350c:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 800350e:	e015      	b.n	800353c <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_READ_CMD_CFG;
 8003510:	68fb      	ldr	r3, [r7, #12]
 8003512:	2214      	movs	r2, #20
 8003514:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8003516:	e011      	b.n	800353c <HAL_OSPI_Command+0xf6>
            }
          }
          else
          {
            if (hospi->State == HAL_OSPI_STATE_READ_CMD_CFG)
 8003518:	68fb      	ldr	r3, [r7, #12]
 800351a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800351c:	2b14      	cmp	r3, #20
 800351e:	d103      	bne.n	8003528 <HAL_OSPI_Command+0xe2>
            {
              hospi->State = HAL_OSPI_STATE_CMD_CFG;
 8003520:	68fb      	ldr	r3, [r7, #12]
 8003522:	2204      	movs	r2, #4
 8003524:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8003526:	e009      	b.n	800353c <HAL_OSPI_Command+0xf6>
            }
            else
            {
              hospi->State = HAL_OSPI_STATE_WRITE_CMD_CFG;
 8003528:	68fb      	ldr	r3, [r7, #12]
 800352a:	2224      	movs	r2, #36	; 0x24
 800352c:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 800352e:	e005      	b.n	800353c <HAL_OSPI_Command+0xf6>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 8003530:	2301      	movs	r3, #1
 8003532:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003534:	68fb      	ldr	r3, [r7, #12]
 8003536:	2210      	movs	r2, #16
 8003538:	649a      	str	r2, [r3, #72]	; 0x48
 800353a:	e000      	b.n	800353e <HAL_OSPI_Command+0xf8>
    if (status == HAL_OK)
 800353c:	bf00      	nop
  }

  /* Return function status */
  return status;
 800353e:	7ffb      	ldrb	r3, [r7, #31]
}
 8003540:	4618      	mov	r0, r3
 8003542:	3720      	adds	r7, #32
 8003544:	46bd      	mov	sp, r7
 8003546:	bd80      	pop	{r7, pc}

08003548 <HAL_OSPI_Transmit>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Write Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Transmit(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 8003548:	b580      	push	{r7, lr}
 800354a:	b08a      	sub	sp, #40	; 0x28
 800354c:	af02      	add	r7, sp, #8
 800354e:	60f8      	str	r0, [r7, #12]
 8003550:	60b9      	str	r1, [r7, #8]
 8003552:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003554:	f7fe fcbc 	bl	8001ed0 <HAL_GetTick>
 8003558:	61b8      	str	r0, [r7, #24]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	681b      	ldr	r3, [r3, #0]
 800355e:	3350      	adds	r3, #80	; 0x50
 8003560:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 8003562:	68bb      	ldr	r3, [r7, #8]
 8003564:	2b00      	cmp	r3, #0
 8003566:	d105      	bne.n	8003574 <HAL_OSPI_Transmit+0x2c>
  {
    status = HAL_ERROR;
 8003568:	2301      	movs	r3, #1
 800356a:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 800356c:	68fb      	ldr	r3, [r7, #12]
 800356e:	2208      	movs	r2, #8
 8003570:	649a      	str	r2, [r3, #72]	; 0x48
 8003572:	e057      	b.n	8003624 <HAL_OSPI_Transmit+0xdc>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 8003574:	68fb      	ldr	r3, [r7, #12]
 8003576:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003578:	2b04      	cmp	r3, #4
 800357a:	d14e      	bne.n	800361a <HAL_OSPI_Transmit+0xd2>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 800357c:	68fb      	ldr	r3, [r7, #12]
 800357e:	681b      	ldr	r3, [r3, #0]
 8003580:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8003582:	1c5a      	adds	r2, r3, #1
 8003584:	68fb      	ldr	r3, [r7, #12]
 8003586:	63da      	str	r2, [r3, #60]	; 0x3c
      hospi->XferSize  = hospi->XferCount;
 8003588:	68fb      	ldr	r3, [r7, #12]
 800358a:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 800358c:	68fb      	ldr	r3, [r7, #12]
 800358e:	639a      	str	r2, [r3, #56]	; 0x38
      hospi->pBuffPtr  = pData;
 8003590:	68fb      	ldr	r3, [r7, #12]
 8003592:	68ba      	ldr	r2, [r7, #8]
 8003594:	635a      	str	r2, [r3, #52]	; 0x34

      /* Configure CR register with functional mode as indirect write */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_WRITE);
 8003596:	68fb      	ldr	r3, [r7, #12]
 8003598:	681b      	ldr	r3, [r3, #0]
 800359a:	681a      	ldr	r2, [r3, #0]
 800359c:	68fb      	ldr	r3, [r7, #12]
 800359e:	681b      	ldr	r3, [r3, #0]
 80035a0:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 80035a4:	601a      	str	r2, [r3, #0]

      do
      {
        /* Wait till fifo threshold flag is set to send data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_FT, SET, tickstart, Timeout);
 80035a6:	687b      	ldr	r3, [r7, #4]
 80035a8:	9300      	str	r3, [sp, #0]
 80035aa:	69bb      	ldr	r3, [r7, #24]
 80035ac:	2201      	movs	r2, #1
 80035ae:	2104      	movs	r1, #4
 80035b0:	68f8      	ldr	r0, [r7, #12]
 80035b2:	f000 f975 	bl	80038a0 <OSPI_WaitFlagStateUntilTimeout>
 80035b6:	4603      	mov	r3, r0
 80035b8:	77fb      	strb	r3, [r7, #31]

        if (status != HAL_OK)
 80035ba:	7ffb      	ldrb	r3, [r7, #31]
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d113      	bne.n	80035e8 <HAL_OSPI_Transmit+0xa0>
        {
          break;
        }

        *((__IO uint8_t *)data_reg) = *hospi->pBuffPtr;
 80035c0:	68fb      	ldr	r3, [r7, #12]
 80035c2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035c4:	781a      	ldrb	r2, [r3, #0]
 80035c6:	697b      	ldr	r3, [r7, #20]
 80035c8:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 80035ca:	68fb      	ldr	r3, [r7, #12]
 80035cc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80035ce:	1c5a      	adds	r2, r3, #1
 80035d0:	68fb      	ldr	r3, [r7, #12]
 80035d2:	635a      	str	r2, [r3, #52]	; 0x34
        hospi->XferCount--;
 80035d4:	68fb      	ldr	r3, [r7, #12]
 80035d6:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035d8:	1e5a      	subs	r2, r3, #1
 80035da:	68fb      	ldr	r3, [r7, #12]
 80035dc:	63da      	str	r2, [r3, #60]	; 0x3c
      } while (hospi->XferCount > 0U);
 80035de:	68fb      	ldr	r3, [r7, #12]
 80035e0:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80035e2:	2b00      	cmp	r3, #0
 80035e4:	d1df      	bne.n	80035a6 <HAL_OSPI_Transmit+0x5e>
 80035e6:	e000      	b.n	80035ea <HAL_OSPI_Transmit+0xa2>
          break;
 80035e8:	bf00      	nop

      if (status == HAL_OK)
 80035ea:	7ffb      	ldrb	r3, [r7, #31]
 80035ec:	2b00      	cmp	r3, #0
 80035ee:	d119      	bne.n	8003624 <HAL_OSPI_Transmit+0xdc>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 80035f0:	687b      	ldr	r3, [r7, #4]
 80035f2:	9300      	str	r3, [sp, #0]
 80035f4:	69bb      	ldr	r3, [r7, #24]
 80035f6:	2201      	movs	r2, #1
 80035f8:	2102      	movs	r1, #2
 80035fa:	68f8      	ldr	r0, [r7, #12]
 80035fc:	f000 f950 	bl	80038a0 <OSPI_WaitFlagStateUntilTimeout>
 8003600:	4603      	mov	r3, r0
 8003602:	77fb      	strb	r3, [r7, #31]

        if (status == HAL_OK)
 8003604:	7ffb      	ldrb	r3, [r7, #31]
 8003606:	2b00      	cmp	r3, #0
 8003608:	d10c      	bne.n	8003624 <HAL_OSPI_Transmit+0xdc>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800360a:	68fb      	ldr	r3, [r7, #12]
 800360c:	681b      	ldr	r3, [r3, #0]
 800360e:	2202      	movs	r2, #2
 8003610:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8003612:	68fb      	ldr	r3, [r7, #12]
 8003614:	2202      	movs	r2, #2
 8003616:	645a      	str	r2, [r3, #68]	; 0x44
 8003618:	e004      	b.n	8003624 <HAL_OSPI_Transmit+0xdc>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800361a:	2301      	movs	r3, #1
 800361c:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800361e:	68fb      	ldr	r3, [r7, #12]
 8003620:	2210      	movs	r2, #16
 8003622:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 8003624:	7ffb      	ldrb	r3, [r7, #31]
}
 8003626:	4618      	mov	r0, r3
 8003628:	3720      	adds	r7, #32
 800362a:	46bd      	mov	sp, r7
 800362c:	bd80      	pop	{r7, pc}

0800362e <HAL_OSPI_Receive>:
  * @param  Timeout : Timeout duration
  * @note   This function is used only in Indirect Read Mode
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_Receive(OSPI_HandleTypeDef *hospi, uint8_t *pData, uint32_t Timeout)
{
 800362e:	b580      	push	{r7, lr}
 8003630:	b08c      	sub	sp, #48	; 0x30
 8003632:	af02      	add	r7, sp, #8
 8003634:	60f8      	str	r0, [r7, #12]
 8003636:	60b9      	str	r1, [r7, #8]
 8003638:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 800363a:	f7fe fc49 	bl	8001ed0 <HAL_GetTick>
 800363e:	6238      	str	r0, [r7, #32]
  __IO uint32_t *data_reg = &hospi->Instance->DR;
 8003640:	68fb      	ldr	r3, [r7, #12]
 8003642:	681b      	ldr	r3, [r3, #0]
 8003644:	3350      	adds	r3, #80	; 0x50
 8003646:	61fb      	str	r3, [r7, #28]
  uint32_t addr_reg = hospi->Instance->AR;
 8003648:	68fb      	ldr	r3, [r7, #12]
 800364a:	681b      	ldr	r3, [r3, #0]
 800364c:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800364e:	61bb      	str	r3, [r7, #24]
  uint32_t ir_reg = hospi->Instance->IR;
 8003650:	68fb      	ldr	r3, [r7, #12]
 8003652:	681b      	ldr	r3, [r3, #0]
 8003654:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8003658:	617b      	str	r3, [r7, #20]

  /* Check the data pointer allocation */
  if (pData == NULL)
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	2b00      	cmp	r3, #0
 800365e:	d106      	bne.n	800366e <HAL_OSPI_Receive+0x40>
  {
    status = HAL_ERROR;
 8003660:	2301      	movs	r3, #1
 8003662:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003666:	68fb      	ldr	r3, [r7, #12]
 8003668:	2208      	movs	r2, #8
 800366a:	649a      	str	r2, [r3, #72]	; 0x48
 800366c:	e07c      	b.n	8003768 <HAL_OSPI_Receive+0x13a>
  }
  else
  {
    /* Check the state */
    if (hospi->State == HAL_OSPI_STATE_CMD_CFG)
 800366e:	68fb      	ldr	r3, [r7, #12]
 8003670:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8003672:	2b04      	cmp	r3, #4
 8003674:	d172      	bne.n	800375c <HAL_OSPI_Receive+0x12e>
    {
      /* Configure counters and size */
      hospi->XferCount = READ_REG(hospi->Instance->DLR) + 1U;
 8003676:	68fb      	ldr	r3, [r7, #12]
 8003678:	681b      	ldr	r3, [r3, #0]
 800367a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800367c:	1c5a      	adds	r2, r3, #1
 800367e:	68fb      	ldr	r3, [r7, #12]
 8003680:	63da      	str	r2, [r3, #60]	; 0x3c
      hospi->XferSize  = hospi->XferCount;
 8003682:	68fb      	ldr	r3, [r7, #12]
 8003684:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003686:	68fb      	ldr	r3, [r7, #12]
 8003688:	639a      	str	r2, [r3, #56]	; 0x38
      hospi->pBuffPtr  = pData;
 800368a:	68fb      	ldr	r3, [r7, #12]
 800368c:	68ba      	ldr	r2, [r7, #8]
 800368e:	635a      	str	r2, [r3, #52]	; 0x34

      /* Configure CR register with functional mode as indirect read */
      MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, OSPI_FUNCTIONAL_MODE_INDIRECT_READ);
 8003690:	68fb      	ldr	r3, [r7, #12]
 8003692:	681b      	ldr	r3, [r3, #0]
 8003694:	681b      	ldr	r3, [r3, #0]
 8003696:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 800369a:	68fb      	ldr	r3, [r7, #12]
 800369c:	681b      	ldr	r3, [r3, #0]
 800369e:	f042 5280 	orr.w	r2, r2, #268435456	; 0x10000000
 80036a2:	601a      	str	r2, [r3, #0]

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 80036a4:	68fb      	ldr	r3, [r7, #12]
 80036a6:	68db      	ldr	r3, [r3, #12]
 80036a8:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 80036ac:	d104      	bne.n	80036b8 <HAL_OSPI_Receive+0x8a>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 80036ae:	68fb      	ldr	r3, [r7, #12]
 80036b0:	681b      	ldr	r3, [r3, #0]
 80036b2:	69ba      	ldr	r2, [r7, #24]
 80036b4:	649a      	str	r2, [r3, #72]	; 0x48
 80036b6:	e011      	b.n	80036dc <HAL_OSPI_Receive+0xae>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 80036b8:	68fb      	ldr	r3, [r7, #12]
 80036ba:	681b      	ldr	r3, [r3, #0]
 80036bc:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 80036c0:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 80036c4:	2b00      	cmp	r3, #0
 80036c6:	d004      	beq.n	80036d2 <HAL_OSPI_Receive+0xa4>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 80036c8:	68fb      	ldr	r3, [r7, #12]
 80036ca:	681b      	ldr	r3, [r3, #0]
 80036cc:	69ba      	ldr	r2, [r7, #24]
 80036ce:	649a      	str	r2, [r3, #72]	; 0x48
 80036d0:	e004      	b.n	80036dc <HAL_OSPI_Receive+0xae>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 80036d2:	68fb      	ldr	r3, [r7, #12]
 80036d4:	681b      	ldr	r3, [r3, #0]
 80036d6:	697a      	ldr	r2, [r7, #20]
 80036d8:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
      }

      do
      {
        /* Wait till fifo threshold or transfer complete flags are set to read received data */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, (HAL_OSPI_FLAG_FT | HAL_OSPI_FLAG_TC), SET, tickstart, Timeout);
 80036dc:	687b      	ldr	r3, [r7, #4]
 80036de:	9300      	str	r3, [sp, #0]
 80036e0:	6a3b      	ldr	r3, [r7, #32]
 80036e2:	2201      	movs	r2, #1
 80036e4:	2106      	movs	r1, #6
 80036e6:	68f8      	ldr	r0, [r7, #12]
 80036e8:	f000 f8da 	bl	80038a0 <OSPI_WaitFlagStateUntilTimeout>
 80036ec:	4603      	mov	r3, r0
 80036ee:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (status != HAL_OK)
 80036f2:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 80036f6:	2b00      	cmp	r3, #0
 80036f8:	d114      	bne.n	8003724 <HAL_OSPI_Receive+0xf6>
        {
          break;
        }

        *hospi->pBuffPtr = *((__IO uint8_t *)data_reg);
 80036fa:	68fb      	ldr	r3, [r7, #12]
 80036fc:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80036fe:	69fa      	ldr	r2, [r7, #28]
 8003700:	7812      	ldrb	r2, [r2, #0]
 8003702:	b2d2      	uxtb	r2, r2
 8003704:	701a      	strb	r2, [r3, #0]
        hospi->pBuffPtr++;
 8003706:	68fb      	ldr	r3, [r7, #12]
 8003708:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 800370a:	1c5a      	adds	r2, r3, #1
 800370c:	68fb      	ldr	r3, [r7, #12]
 800370e:	635a      	str	r2, [r3, #52]	; 0x34
        hospi->XferCount--;
 8003710:	68fb      	ldr	r3, [r7, #12]
 8003712:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8003714:	1e5a      	subs	r2, r3, #1
 8003716:	68fb      	ldr	r3, [r7, #12]
 8003718:	63da      	str	r2, [r3, #60]	; 0x3c
      } while (hospi->XferCount > 0U);
 800371a:	68fb      	ldr	r3, [r7, #12]
 800371c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800371e:	2b00      	cmp	r3, #0
 8003720:	d1dc      	bne.n	80036dc <HAL_OSPI_Receive+0xae>
 8003722:	e000      	b.n	8003726 <HAL_OSPI_Receive+0xf8>
          break;
 8003724:	bf00      	nop

      if (status == HAL_OK)
 8003726:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 800372a:	2b00      	cmp	r3, #0
 800372c:	d11c      	bne.n	8003768 <HAL_OSPI_Receive+0x13a>
      {
        /* Wait till transfer complete flag is set to go back in idle state */
        status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_TC, SET, tickstart, Timeout);
 800372e:	687b      	ldr	r3, [r7, #4]
 8003730:	9300      	str	r3, [sp, #0]
 8003732:	6a3b      	ldr	r3, [r7, #32]
 8003734:	2201      	movs	r2, #1
 8003736:	2102      	movs	r1, #2
 8003738:	68f8      	ldr	r0, [r7, #12]
 800373a:	f000 f8b1 	bl	80038a0 <OSPI_WaitFlagStateUntilTimeout>
 800373e:	4603      	mov	r3, r0
 8003740:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27

        if (status == HAL_OK)
 8003744:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
 8003748:	2b00      	cmp	r3, #0
 800374a:	d10d      	bne.n	8003768 <HAL_OSPI_Receive+0x13a>
        {
          /* Clear transfer complete flag */
          __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_TC);
 800374c:	68fb      	ldr	r3, [r7, #12]
 800374e:	681b      	ldr	r3, [r3, #0]
 8003750:	2202      	movs	r2, #2
 8003752:	625a      	str	r2, [r3, #36]	; 0x24

          /* Update state */
          hospi->State = HAL_OSPI_STATE_READY;
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	2202      	movs	r2, #2
 8003758:	645a      	str	r2, [r3, #68]	; 0x44
 800375a:	e005      	b.n	8003768 <HAL_OSPI_Receive+0x13a>
        }
      }
    }
    else
    {
      status = HAL_ERROR;
 800375c:	2301      	movs	r3, #1
 800375e:	f887 3027 	strb.w	r3, [r7, #39]	; 0x27
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 8003762:	68fb      	ldr	r3, [r7, #12]
 8003764:	2210      	movs	r2, #16
 8003766:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 8003768:	f897 3027 	ldrb.w	r3, [r7, #39]	; 0x27
}
 800376c:	4618      	mov	r0, r3
 800376e:	3728      	adds	r7, #40	; 0x28
 8003770:	46bd      	mov	sp, r7
 8003772:	bd80      	pop	{r7, pc}

08003774 <HAL_OSPI_AutoPolling>:
  * @note   This function is used only in Automatic Polling Mode
  * @note   This function should not be used when the memory is in octal mode (see Errata Sheet)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_OSPI_AutoPolling(OSPI_HandleTypeDef *hospi, OSPI_AutoPollingTypeDef *cfg, uint32_t Timeout)
{
 8003774:	b580      	push	{r7, lr}
 8003776:	b08a      	sub	sp, #40	; 0x28
 8003778:	af02      	add	r7, sp, #8
 800377a:	60f8      	str	r0, [r7, #12]
 800377c:	60b9      	str	r1, [r7, #8]
 800377e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status;
  uint32_t tickstart = HAL_GetTick();
 8003780:	f7fe fba6 	bl	8001ed0 <HAL_GetTick>
 8003784:	61b8      	str	r0, [r7, #24]
  uint32_t addr_reg = hospi->Instance->AR;
 8003786:	68fb      	ldr	r3, [r7, #12]
 8003788:	681b      	ldr	r3, [r3, #0]
 800378a:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 800378c:	617b      	str	r3, [r7, #20]
  uint32_t ir_reg = hospi->Instance->IR;
 800378e:	68fb      	ldr	r3, [r7, #12]
 8003790:	681b      	ldr	r3, [r3, #0]
 8003792:	f8d3 3110 	ldr.w	r3, [r3, #272]	; 0x110
 8003796:	613b      	str	r3, [r7, #16]
  assert_param(IS_OSPI_AUTOMATIC_STOP(cfg->AutomaticStop));
  assert_param(IS_OSPI_INTERVAL(cfg->Interval));
  assert_param(IS_OSPI_STATUS_BYTES_SIZE(dlr_reg + 1U));

  /* Check the state */
  if ((hospi->State == HAL_OSPI_STATE_CMD_CFG) && (cfg->AutomaticStop == HAL_OSPI_AUTOMATIC_STOP_ENABLE))
 8003798:	68fb      	ldr	r3, [r7, #12]
 800379a:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800379c:	2b04      	cmp	r3, #4
 800379e:	d164      	bne.n	800386a <HAL_OSPI_AutoPolling+0xf6>
 80037a0:	68bb      	ldr	r3, [r7, #8]
 80037a2:	68db      	ldr	r3, [r3, #12]
 80037a4:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80037a8:	d15f      	bne.n	800386a <HAL_OSPI_AutoPolling+0xf6>
  {
    /* Wait till busy flag is reset */
    status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_BUSY, RESET, tickstart, Timeout);
 80037aa:	687b      	ldr	r3, [r7, #4]
 80037ac:	9300      	str	r3, [sp, #0]
 80037ae:	69bb      	ldr	r3, [r7, #24]
 80037b0:	2200      	movs	r2, #0
 80037b2:	2120      	movs	r1, #32
 80037b4:	68f8      	ldr	r0, [r7, #12]
 80037b6:	f000 f873 	bl	80038a0 <OSPI_WaitFlagStateUntilTimeout>
 80037ba:	4603      	mov	r3, r0
 80037bc:	77fb      	strb	r3, [r7, #31]

    if (status == HAL_OK)
 80037be:	7ffb      	ldrb	r3, [r7, #31]
 80037c0:	2b00      	cmp	r3, #0
 80037c2:	d158      	bne.n	8003876 <HAL_OSPI_AutoPolling+0x102>
    {
      /* Configure registers */
      WRITE_REG(hospi->Instance->PSMAR, cfg->Match);
 80037c4:	68fb      	ldr	r3, [r7, #12]
 80037c6:	681b      	ldr	r3, [r3, #0]
 80037c8:	68ba      	ldr	r2, [r7, #8]
 80037ca:	6812      	ldr	r2, [r2, #0]
 80037cc:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
      WRITE_REG(hospi->Instance->PSMKR, cfg->Mask);
 80037d0:	68fb      	ldr	r3, [r7, #12]
 80037d2:	681b      	ldr	r3, [r3, #0]
 80037d4:	68ba      	ldr	r2, [r7, #8]
 80037d6:	6852      	ldr	r2, [r2, #4]
 80037d8:	f8c3 2080 	str.w	r2, [r3, #128]	; 0x80
      WRITE_REG(hospi->Instance->PIR,   cfg->Interval);
 80037dc:	68fb      	ldr	r3, [r7, #12]
 80037de:	681b      	ldr	r3, [r3, #0]
 80037e0:	68ba      	ldr	r2, [r7, #8]
 80037e2:	6912      	ldr	r2, [r2, #16]
 80037e4:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90
      MODIFY_REG(hospi->Instance->CR, (OCTOSPI_CR_PMM | OCTOSPI_CR_APMS | OCTOSPI_CR_FMODE),
 80037e8:	68fb      	ldr	r3, [r7, #12]
 80037ea:	681b      	ldr	r3, [r3, #0]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	f023 5243 	bic.w	r2, r3, #817889280	; 0x30c00000
 80037f2:	68bb      	ldr	r3, [r7, #8]
 80037f4:	6899      	ldr	r1, [r3, #8]
 80037f6:	68bb      	ldr	r3, [r7, #8]
 80037f8:	68db      	ldr	r3, [r3, #12]
 80037fa:	430b      	orrs	r3, r1
 80037fc:	431a      	orrs	r2, r3
 80037fe:	68fb      	ldr	r3, [r7, #12]
 8003800:	681b      	ldr	r3, [r3, #0]
 8003802:	f042 5200 	orr.w	r2, r2, #536870912	; 0x20000000
 8003806:	601a      	str	r2, [r3, #0]
                 (cfg->MatchMode | cfg->AutomaticStop | OSPI_FUNCTIONAL_MODE_AUTO_POLLING));

      /* Trig the transfer by re-writing address or instruction register */
      if (hospi->Init.MemoryType == HAL_OSPI_MEMTYPE_HYPERBUS)
 8003808:	68fb      	ldr	r3, [r7, #12]
 800380a:	68db      	ldr	r3, [r3, #12]
 800380c:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8003810:	d104      	bne.n	800381c <HAL_OSPI_AutoPolling+0xa8>
      {
        WRITE_REG(hospi->Instance->AR, addr_reg);
 8003812:	68fb      	ldr	r3, [r7, #12]
 8003814:	681b      	ldr	r3, [r3, #0]
 8003816:	697a      	ldr	r2, [r7, #20]
 8003818:	649a      	str	r2, [r3, #72]	; 0x48
 800381a:	e011      	b.n	8003840 <HAL_OSPI_AutoPolling+0xcc>
      }
      else
      {
        if (READ_BIT(hospi->Instance->CCR, OCTOSPI_CCR_ADMODE) != HAL_OSPI_ADDRESS_NONE)
 800381c:	68fb      	ldr	r3, [r7, #12]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f8d3 3100 	ldr.w	r3, [r3, #256]	; 0x100
 8003824:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8003828:	2b00      	cmp	r3, #0
 800382a:	d004      	beq.n	8003836 <HAL_OSPI_AutoPolling+0xc2>
        {
          WRITE_REG(hospi->Instance->AR, addr_reg);
 800382c:	68fb      	ldr	r3, [r7, #12]
 800382e:	681b      	ldr	r3, [r3, #0]
 8003830:	697a      	ldr	r2, [r7, #20]
 8003832:	649a      	str	r2, [r3, #72]	; 0x48
 8003834:	e004      	b.n	8003840 <HAL_OSPI_AutoPolling+0xcc>
        }
        else
        {
          WRITE_REG(hospi->Instance->IR, ir_reg);
 8003836:	68fb      	ldr	r3, [r7, #12]
 8003838:	681b      	ldr	r3, [r3, #0]
 800383a:	693a      	ldr	r2, [r7, #16]
 800383c:	f8c3 2110 	str.w	r2, [r3, #272]	; 0x110
        }
      }

      /* Wait till status match flag is set to go back in idle state */
      status = OSPI_WaitFlagStateUntilTimeout(hospi, HAL_OSPI_FLAG_SM, SET, tickstart, Timeout);
 8003840:	687b      	ldr	r3, [r7, #4]
 8003842:	9300      	str	r3, [sp, #0]
 8003844:	69bb      	ldr	r3, [r7, #24]
 8003846:	2201      	movs	r2, #1
 8003848:	2108      	movs	r1, #8
 800384a:	68f8      	ldr	r0, [r7, #12]
 800384c:	f000 f828 	bl	80038a0 <OSPI_WaitFlagStateUntilTimeout>
 8003850:	4603      	mov	r3, r0
 8003852:	77fb      	strb	r3, [r7, #31]

      if (status == HAL_OK)
 8003854:	7ffb      	ldrb	r3, [r7, #31]
 8003856:	2b00      	cmp	r3, #0
 8003858:	d10d      	bne.n	8003876 <HAL_OSPI_AutoPolling+0x102>
      {
        /* Clear status match flag */
        __HAL_OSPI_CLEAR_FLAG(hospi, HAL_OSPI_FLAG_SM);
 800385a:	68fb      	ldr	r3, [r7, #12]
 800385c:	681b      	ldr	r3, [r3, #0]
 800385e:	2208      	movs	r2, #8
 8003860:	625a      	str	r2, [r3, #36]	; 0x24

        /* Update state */
        hospi->State = HAL_OSPI_STATE_READY;
 8003862:	68fb      	ldr	r3, [r7, #12]
 8003864:	2202      	movs	r2, #2
 8003866:	645a      	str	r2, [r3, #68]	; 0x44
    if (status == HAL_OK)
 8003868:	e005      	b.n	8003876 <HAL_OSPI_AutoPolling+0x102>
      }
    }
  }
  else
  {
    status = HAL_ERROR;
 800386a:	2301      	movs	r3, #1
 800386c:	77fb      	strb	r3, [r7, #31]
    hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_SEQUENCE;
 800386e:	68fb      	ldr	r3, [r7, #12]
 8003870:	2210      	movs	r2, #16
 8003872:	649a      	str	r2, [r3, #72]	; 0x48
 8003874:	e000      	b.n	8003878 <HAL_OSPI_AutoPolling+0x104>
    if (status == HAL_OK)
 8003876:	bf00      	nop
  }

  /* Return function status */
  return status;
 8003878:	7ffb      	ldrb	r3, [r7, #31]
}
 800387a:	4618      	mov	r0, r3
 800387c:	3720      	adds	r7, #32
 800387e:	46bd      	mov	sp, r7
 8003880:	bd80      	pop	{r7, pc}

08003882 <HAL_OSPI_SetTimeout>:
  * @param  hospi   : OSPI handle.
  * @param  Timeout : Timeout for the memory access.
  * @retval None
  */
HAL_StatusTypeDef HAL_OSPI_SetTimeout(OSPI_HandleTypeDef *hospi, uint32_t Timeout)
{
 8003882:	b480      	push	{r7}
 8003884:	b083      	sub	sp, #12
 8003886:	af00      	add	r7, sp, #0
 8003888:	6078      	str	r0, [r7, #4]
 800388a:	6039      	str	r1, [r7, #0]
  hospi->Timeout = Timeout;
 800388c:	687b      	ldr	r3, [r7, #4]
 800388e:	683a      	ldr	r2, [r7, #0]
 8003890:	64da      	str	r2, [r3, #76]	; 0x4c
  return HAL_OK;
 8003892:	2300      	movs	r3, #0
}
 8003894:	4618      	mov	r0, r3
 8003896:	370c      	adds	r7, #12
 8003898:	46bd      	mov	sp, r7
 800389a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800389e:	4770      	bx	lr

080038a0 <OSPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart : Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_WaitFlagStateUntilTimeout(OSPI_HandleTypeDef *hospi, uint32_t Flag,
                                                        FlagStatus State, uint32_t Tickstart, uint32_t Timeout)
{
 80038a0:	b580      	push	{r7, lr}
 80038a2:	b084      	sub	sp, #16
 80038a4:	af00      	add	r7, sp, #0
 80038a6:	60f8      	str	r0, [r7, #12]
 80038a8:	60b9      	str	r1, [r7, #8]
 80038aa:	603b      	str	r3, [r7, #0]
 80038ac:	4613      	mov	r3, r2
 80038ae:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is in expected state */
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80038b0:	e01a      	b.n	80038e8 <OSPI_WaitFlagStateUntilTimeout+0x48>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 80038b2:	69bb      	ldr	r3, [r7, #24]
 80038b4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80038b8:	d016      	beq.n	80038e8 <OSPI_WaitFlagStateUntilTimeout+0x48>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80038ba:	f7fe fb09 	bl	8001ed0 <HAL_GetTick>
 80038be:	4602      	mov	r2, r0
 80038c0:	683b      	ldr	r3, [r7, #0]
 80038c2:	1ad3      	subs	r3, r2, r3
 80038c4:	69ba      	ldr	r2, [r7, #24]
 80038c6:	429a      	cmp	r2, r3
 80038c8:	d302      	bcc.n	80038d0 <OSPI_WaitFlagStateUntilTimeout+0x30>
 80038ca:	69bb      	ldr	r3, [r7, #24]
 80038cc:	2b00      	cmp	r3, #0
 80038ce:	d10b      	bne.n	80038e8 <OSPI_WaitFlagStateUntilTimeout+0x48>
      {
        hospi->State     = HAL_OSPI_STATE_ERROR;
 80038d0:	68fb      	ldr	r3, [r7, #12]
 80038d2:	f44f 7200 	mov.w	r2, #512	; 0x200
 80038d6:	645a      	str	r2, [r3, #68]	; 0x44
        hospi->ErrorCode |= HAL_OSPI_ERROR_TIMEOUT;
 80038d8:	68fb      	ldr	r3, [r7, #12]
 80038da:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 80038dc:	f043 0201 	orr.w	r2, r3, #1
 80038e0:	68fb      	ldr	r3, [r7, #12]
 80038e2:	649a      	str	r2, [r3, #72]	; 0x48

        return HAL_ERROR;
 80038e4:	2301      	movs	r3, #1
 80038e6:	e00e      	b.n	8003906 <OSPI_WaitFlagStateUntilTimeout+0x66>
  while ((__HAL_OSPI_GET_FLAG(hospi, Flag)) != State)
 80038e8:	68fb      	ldr	r3, [r7, #12]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	6a1a      	ldr	r2, [r3, #32]
 80038ee:	68bb      	ldr	r3, [r7, #8]
 80038f0:	4013      	ands	r3, r2
 80038f2:	2b00      	cmp	r3, #0
 80038f4:	bf14      	ite	ne
 80038f6:	2301      	movne	r3, #1
 80038f8:	2300      	moveq	r3, #0
 80038fa:	b2db      	uxtb	r3, r3
 80038fc:	461a      	mov	r2, r3
 80038fe:	79fb      	ldrb	r3, [r7, #7]
 8003900:	429a      	cmp	r2, r3
 8003902:	d1d6      	bne.n	80038b2 <OSPI_WaitFlagStateUntilTimeout+0x12>
      }
    }
  }
  return HAL_OK;
 8003904:	2300      	movs	r3, #0
}
 8003906:	4618      	mov	r0, r3
 8003908:	3710      	adds	r7, #16
 800390a:	46bd      	mov	sp, r7
 800390c:	bd80      	pop	{r7, pc}
	...

08003910 <OSPI_ConfigCmd>:
  * @param  hospi : OSPI handle
  * @param  cmd   : structure that contains the command configuration information
  * @retval HAL status
  */
static HAL_StatusTypeDef OSPI_ConfigCmd(OSPI_HandleTypeDef *hospi, OSPI_RegularCmdTypeDef *cmd)
{
 8003910:	b480      	push	{r7}
 8003912:	b089      	sub	sp, #36	; 0x24
 8003914:	af00      	add	r7, sp, #0
 8003916:	6078      	str	r0, [r7, #4]
 8003918:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800391a:	2300      	movs	r3, #0
 800391c:	77fb      	strb	r3, [r7, #31]
  __IO uint32_t *tcr_reg;
  __IO uint32_t *ir_reg;
  __IO uint32_t *abr_reg;

  /* Re-initialize the value of the functional mode */
  MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FMODE, 0U);
 800391e:	687b      	ldr	r3, [r7, #4]
 8003920:	681b      	ldr	r3, [r3, #0]
 8003922:	681a      	ldr	r2, [r3, #0]
 8003924:	687b      	ldr	r3, [r7, #4]
 8003926:	681b      	ldr	r3, [r3, #0]
 8003928:	f022 5240 	bic.w	r2, r2, #805306368	; 0x30000000
 800392c:	601a      	str	r2, [r3, #0]

  /* Configure the flash ID */
  if (hospi->Init.DualQuad == HAL_OSPI_DUALQUAD_DISABLE)
 800392e:	687b      	ldr	r3, [r7, #4]
 8003930:	689b      	ldr	r3, [r3, #8]
 8003932:	2b00      	cmp	r3, #0
 8003934:	d10a      	bne.n	800394c <OSPI_ConfigCmd+0x3c>
  {
    MODIFY_REG(hospi->Instance->CR, OCTOSPI_CR_FSEL, cmd->FlashId);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	681b      	ldr	r3, [r3, #0]
 800393c:	f023 0180 	bic.w	r1, r3, #128	; 0x80
 8003940:	683b      	ldr	r3, [r7, #0]
 8003942:	685a      	ldr	r2, [r3, #4]
 8003944:	687b      	ldr	r3, [r7, #4]
 8003946:	681b      	ldr	r3, [r3, #0]
 8003948:	430a      	orrs	r2, r1
 800394a:	601a      	str	r2, [r3, #0]
  }

  if (cmd->OperationType == HAL_OSPI_OPTYPE_WRITE_CFG)
 800394c:	683b      	ldr	r3, [r7, #0]
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2b02      	cmp	r3, #2
 8003952:	d114      	bne.n	800397e <OSPI_ConfigCmd+0x6e>
  {
    ccr_reg = &(hospi->Instance->WCCR);
 8003954:	687b      	ldr	r3, [r7, #4]
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	f503 73c0 	add.w	r3, r3, #384	; 0x180
 800395c:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->WTCR);
 800395e:	687b      	ldr	r3, [r7, #4]
 8003960:	681b      	ldr	r3, [r3, #0]
 8003962:	f503 73c4 	add.w	r3, r3, #392	; 0x188
 8003966:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->WIR);
 8003968:	687b      	ldr	r3, [r7, #4]
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	f503 73c8 	add.w	r3, r3, #400	; 0x190
 8003970:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->WABR);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	681b      	ldr	r3, [r3, #0]
 8003976:	f503 73d0 	add.w	r3, r3, #416	; 0x1a0
 800397a:	60fb      	str	r3, [r7, #12]
 800397c:	e013      	b.n	80039a6 <OSPI_ConfigCmd+0x96>
  }
  else
  {
    ccr_reg = &(hospi->Instance->CCR);
 800397e:	687b      	ldr	r3, [r7, #4]
 8003980:	681b      	ldr	r3, [r3, #0]
 8003982:	f503 7380 	add.w	r3, r3, #256	; 0x100
 8003986:	61bb      	str	r3, [r7, #24]
    tcr_reg = &(hospi->Instance->TCR);
 8003988:	687b      	ldr	r3, [r7, #4]
 800398a:	681b      	ldr	r3, [r3, #0]
 800398c:	f503 7384 	add.w	r3, r3, #264	; 0x108
 8003990:	617b      	str	r3, [r7, #20]
    ir_reg  = &(hospi->Instance->IR);
 8003992:	687b      	ldr	r3, [r7, #4]
 8003994:	681b      	ldr	r3, [r3, #0]
 8003996:	f503 7388 	add.w	r3, r3, #272	; 0x110
 800399a:	613b      	str	r3, [r7, #16]
    abr_reg = &(hospi->Instance->ABR);
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	681b      	ldr	r3, [r3, #0]
 80039a0:	f503 7390 	add.w	r3, r3, #288	; 0x120
 80039a4:	60fb      	str	r3, [r7, #12]
  }

  /* Configure the CCR register with DQS and SIOO modes */
  *ccr_reg = (cmd->DQSMode | cmd->SIOOMode);
 80039a6:	683b      	ldr	r3, [r7, #0]
 80039a8:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 80039aa:	683b      	ldr	r3, [r7, #0]
 80039ac:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 80039ae:	431a      	orrs	r2, r3
 80039b0:	69bb      	ldr	r3, [r7, #24]
 80039b2:	601a      	str	r2, [r3, #0]

  if (cmd->AlternateBytesMode != HAL_OSPI_ALTERNATE_BYTES_NONE)
 80039b4:	683b      	ldr	r3, [r7, #0]
 80039b6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80039b8:	2b00      	cmp	r3, #0
 80039ba:	d012      	beq.n	80039e2 <OSPI_ConfigCmd+0xd2>
  {
    /* Configure the ABR register with alternate bytes value */
    *abr_reg = cmd->AlternateBytes;
 80039bc:	683b      	ldr	r3, [r7, #0]
 80039be:	6a9a      	ldr	r2, [r3, #40]	; 0x28
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	601a      	str	r2, [r3, #0]

    /* Configure the CCR register with alternate bytes communication parameters */
    MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ABMODE | OCTOSPI_CCR_ABDTR | OCTOSPI_CCR_ABSIZE),
 80039c4:	69bb      	ldr	r3, [r7, #24]
 80039c6:	681b      	ldr	r3, [r3, #0]
 80039c8:	f423 127c 	bic.w	r2, r3, #4128768	; 0x3f0000
 80039cc:	683b      	ldr	r3, [r7, #0]
 80039ce:	6ad9      	ldr	r1, [r3, #44]	; 0x2c
 80039d0:	683b      	ldr	r3, [r7, #0]
 80039d2:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80039d4:	4319      	orrs	r1, r3
 80039d6:	683b      	ldr	r3, [r7, #0]
 80039d8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80039da:	430b      	orrs	r3, r1
 80039dc:	431a      	orrs	r2, r3
 80039de:	69bb      	ldr	r3, [r7, #24]
 80039e0:	601a      	str	r2, [r3, #0]
               (cmd->AlternateBytesMode | cmd->AlternateBytesDtrMode | cmd->AlternateBytesSize));
  }

  /* Configure the TCR register with the number of dummy cycles */
  MODIFY_REG((*tcr_reg), OCTOSPI_TCR_DCYC, cmd->DummyCycles);
 80039e2:	697b      	ldr	r3, [r7, #20]
 80039e4:	681b      	ldr	r3, [r3, #0]
 80039e6:	f023 021f 	bic.w	r2, r3, #31
 80039ea:	683b      	ldr	r3, [r7, #0]
 80039ec:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80039ee:	431a      	orrs	r2, r3
 80039f0:	697b      	ldr	r3, [r7, #20]
 80039f2:	601a      	str	r2, [r3, #0]

  if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 80039f4:	683b      	ldr	r3, [r7, #0]
 80039f6:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80039f8:	2b00      	cmp	r3, #0
 80039fa:	d009      	beq.n	8003a10 <OSPI_ConfigCmd+0x100>
  {
    if (cmd->OperationType == HAL_OSPI_OPTYPE_COMMON_CFG)
 80039fc:	683b      	ldr	r3, [r7, #0]
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	2b00      	cmp	r3, #0
 8003a02:	d105      	bne.n	8003a10 <OSPI_ConfigCmd+0x100>
    {
      /* Configure the DLR register with the number of data */
      hospi->Instance->DLR = (cmd->NbData - 1U);
 8003a04:	683b      	ldr	r3, [r7, #0]
 8003a06:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8003a08:	687b      	ldr	r3, [r7, #4]
 8003a0a:	681b      	ldr	r3, [r3, #0]
 8003a0c:	3a01      	subs	r2, #1
 8003a0e:	641a      	str	r2, [r3, #64]	; 0x40
    }
  }

  if (cmd->InstructionMode != HAL_OSPI_INSTRUCTION_NONE)
 8003a10:	683b      	ldr	r3, [r7, #0]
 8003a12:	68db      	ldr	r3, [r3, #12]
 8003a14:	2b00      	cmp	r3, #0
 8003a16:	f000 8099 	beq.w	8003b4c <OSPI_ConfigCmd+0x23c>
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8003a1a:	683b      	ldr	r3, [r7, #0]
 8003a1c:	69db      	ldr	r3, [r3, #28]
 8003a1e:	2b00      	cmp	r3, #0
 8003a20:	d055      	beq.n	8003ace <OSPI_ConfigCmd+0x1be>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003a22:	683b      	ldr	r3, [r7, #0]
 8003a24:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003a26:	2b00      	cmp	r3, #0
 8003a28:	d01e      	beq.n	8003a68 <OSPI_ConfigCmd+0x158>
      {
        /* ---- Command with instruction, address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8003a2a:	69bb      	ldr	r3, [r7, #24]
 8003a2c:	681a      	ldr	r2, [r3, #0]
 8003a2e:	4b68      	ldr	r3, [pc, #416]	; (8003bd0 <OSPI_ConfigCmd+0x2c0>)
 8003a30:	4013      	ands	r3, r2
 8003a32:	683a      	ldr	r2, [r7, #0]
 8003a34:	68d1      	ldr	r1, [r2, #12]
 8003a36:	683a      	ldr	r2, [r7, #0]
 8003a38:	6952      	ldr	r2, [r2, #20]
 8003a3a:	4311      	orrs	r1, r2
 8003a3c:	683a      	ldr	r2, [r7, #0]
 8003a3e:	6912      	ldr	r2, [r2, #16]
 8003a40:	4311      	orrs	r1, r2
 8003a42:	683a      	ldr	r2, [r7, #0]
 8003a44:	69d2      	ldr	r2, [r2, #28]
 8003a46:	4311      	orrs	r1, r2
 8003a48:	683a      	ldr	r2, [r7, #0]
 8003a4a:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a4c:	4311      	orrs	r1, r2
 8003a4e:	683a      	ldr	r2, [r7, #0]
 8003a50:	6a12      	ldr	r2, [r2, #32]
 8003a52:	4311      	orrs	r1, r2
 8003a54:	683a      	ldr	r2, [r7, #0]
 8003a56:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003a58:	4311      	orrs	r1, r2
 8003a5a:	683a      	ldr	r2, [r7, #0]
 8003a5c:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003a5e:	430a      	orrs	r2, r1
 8003a60:	431a      	orrs	r2, r3
 8003a62:	69bb      	ldr	r3, [r7, #24]
 8003a64:	601a      	str	r2, [r3, #0]
 8003a66:	e028      	b.n	8003aba <OSPI_ConfigCmd+0x1aa>
      else
      {
        /* ---- Command with instruction and address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE  | OCTOSPI_CCR_IDTR  | OCTOSPI_CCR_ISIZE  |
 8003a68:	69bb      	ldr	r3, [r7, #24]
 8003a6a:	681b      	ldr	r3, [r3, #0]
 8003a6c:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003a70:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003a74:	683a      	ldr	r2, [r7, #0]
 8003a76:	68d1      	ldr	r1, [r2, #12]
 8003a78:	683a      	ldr	r2, [r7, #0]
 8003a7a:	6952      	ldr	r2, [r2, #20]
 8003a7c:	4311      	orrs	r1, r2
 8003a7e:	683a      	ldr	r2, [r7, #0]
 8003a80:	6912      	ldr	r2, [r2, #16]
 8003a82:	4311      	orrs	r1, r2
 8003a84:	683a      	ldr	r2, [r7, #0]
 8003a86:	69d2      	ldr	r2, [r2, #28]
 8003a88:	4311      	orrs	r1, r2
 8003a8a:	683a      	ldr	r2, [r7, #0]
 8003a8c:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003a8e:	4311      	orrs	r1, r2
 8003a90:	683a      	ldr	r2, [r7, #0]
 8003a92:	6a12      	ldr	r2, [r2, #32]
 8003a94:	430a      	orrs	r2, r1
 8003a96:	431a      	orrs	r2, r3
 8003a98:	69bb      	ldr	r3, [r7, #24]
 8003a9a:	601a      	str	r2, [r3, #0]
                                OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize |
                    cmd->AddressMode     | cmd->AddressDtrMode     | cmd->AddressSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8003a9c:	687b      	ldr	r3, [r7, #4]
 8003a9e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003aa0:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003aa4:	d109      	bne.n	8003aba <OSPI_ConfigCmd+0x1aa>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8003aa6:	683b      	ldr	r3, [r7, #0]
 8003aa8:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8003aaa:	2b08      	cmp	r3, #8
 8003aac:	d105      	bne.n	8003aba <OSPI_ConfigCmd+0x1aa>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8003aae:	69bb      	ldr	r3, [r7, #24]
 8003ab0:	681b      	ldr	r3, [r3, #0]
 8003ab2:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003ab6:	69bb      	ldr	r3, [r7, #24]
 8003ab8:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8003aba:	683b      	ldr	r3, [r7, #0]
 8003abc:	689a      	ldr	r2, [r3, #8]
 8003abe:	693b      	ldr	r3, [r7, #16]
 8003ac0:	601a      	str	r2, [r3, #0]

      /* Configure the AR register with the address value */
      hospi->Instance->AR = cmd->Address;
 8003ac2:	687b      	ldr	r3, [r7, #4]
 8003ac4:	681b      	ldr	r3, [r3, #0]
 8003ac6:	683a      	ldr	r2, [r7, #0]
 8003ac8:	6992      	ldr	r2, [r2, #24]
 8003aca:	649a      	str	r2, [r3, #72]	; 0x48
 8003acc:	e078      	b.n	8003bc0 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003ace:	683b      	ldr	r3, [r7, #0]
 8003ad0:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003ad2:	2b00      	cmp	r3, #0
 8003ad4:	d017      	beq.n	8003b06 <OSPI_ConfigCmd+0x1f6>
      {
        /* ---- Command with instruction and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE |
 8003ad6:	69bb      	ldr	r3, [r7, #24]
 8003ad8:	681b      	ldr	r3, [r3, #0]
 8003ada:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8003ade:	f023 033f 	bic.w	r3, r3, #63	; 0x3f
 8003ae2:	683a      	ldr	r2, [r7, #0]
 8003ae4:	68d1      	ldr	r1, [r2, #12]
 8003ae6:	683a      	ldr	r2, [r7, #0]
 8003ae8:	6952      	ldr	r2, [r2, #20]
 8003aea:	4311      	orrs	r1, r2
 8003aec:	683a      	ldr	r2, [r7, #0]
 8003aee:	6912      	ldr	r2, [r2, #16]
 8003af0:	4311      	orrs	r1, r2
 8003af2:	683a      	ldr	r2, [r7, #0]
 8003af4:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003af6:	4311      	orrs	r1, r2
 8003af8:	683a      	ldr	r2, [r7, #0]
 8003afa:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003afc:	430a      	orrs	r2, r1
 8003afe:	431a      	orrs	r2, r3
 8003b00:	69bb      	ldr	r3, [r7, #24]
 8003b02:	601a      	str	r2, [r3, #0]
 8003b04:	e01d      	b.n	8003b42 <OSPI_ConfigCmd+0x232>
      else
      {
        /* ---- Command with only instruction ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_IMODE | OCTOSPI_CCR_IDTR | OCTOSPI_CCR_ISIZE),
 8003b06:	69bb      	ldr	r3, [r7, #24]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	f023 023f 	bic.w	r2, r3, #63	; 0x3f
 8003b0e:	683b      	ldr	r3, [r7, #0]
 8003b10:	68d9      	ldr	r1, [r3, #12]
 8003b12:	683b      	ldr	r3, [r7, #0]
 8003b14:	695b      	ldr	r3, [r3, #20]
 8003b16:	4319      	orrs	r1, r3
 8003b18:	683b      	ldr	r3, [r7, #0]
 8003b1a:	691b      	ldr	r3, [r3, #16]
 8003b1c:	430b      	orrs	r3, r1
 8003b1e:	431a      	orrs	r2, r3
 8003b20:	69bb      	ldr	r3, [r7, #24]
 8003b22:	601a      	str	r2, [r3, #0]
                   (cmd->InstructionMode | cmd->InstructionDtrMode | cmd->InstructionSize));

        /* The DHQC bit is linked with DDTR bit which should be activated */
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8003b24:	687b      	ldr	r3, [r7, #4]
 8003b26:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003b28:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 8003b2c:	d109      	bne.n	8003b42 <OSPI_ConfigCmd+0x232>
            (cmd->InstructionDtrMode == HAL_OSPI_INSTRUCTION_DTR_ENABLE))
 8003b2e:	683b      	ldr	r3, [r7, #0]
 8003b30:	695b      	ldr	r3, [r3, #20]
        if ((hospi->Init.DelayHoldQuarterCycle == HAL_OSPI_DHQC_ENABLE) &&
 8003b32:	2b08      	cmp	r3, #8
 8003b34:	d105      	bne.n	8003b42 <OSPI_ConfigCmd+0x232>
        {
          MODIFY_REG((*ccr_reg), OCTOSPI_CCR_DDTR, HAL_OSPI_DATA_DTR_ENABLE);
 8003b36:	69bb      	ldr	r3, [r7, #24]
 8003b38:	681b      	ldr	r3, [r3, #0]
 8003b3a:	f043 6200 	orr.w	r2, r3, #134217728	; 0x8000000
 8003b3e:	69bb      	ldr	r3, [r7, #24]
 8003b40:	601a      	str	r2, [r3, #0]
        }
      }

      /* Configure the IR register with the instruction value */
      *ir_reg = cmd->Instruction;
 8003b42:	683b      	ldr	r3, [r7, #0]
 8003b44:	689a      	ldr	r2, [r3, #8]
 8003b46:	693b      	ldr	r3, [r7, #16]
 8003b48:	601a      	str	r2, [r3, #0]
 8003b4a:	e039      	b.n	8003bc0 <OSPI_ConfigCmd+0x2b0>

    }
  }
  else
  {
    if (cmd->AddressMode != HAL_OSPI_ADDRESS_NONE)
 8003b4c:	683b      	ldr	r3, [r7, #0]
 8003b4e:	69db      	ldr	r3, [r3, #28]
 8003b50:	2b00      	cmp	r3, #0
 8003b52:	d030      	beq.n	8003bb6 <OSPI_ConfigCmd+0x2a6>
    {
      if (cmd->DataMode != HAL_OSPI_DATA_NONE)
 8003b54:	683b      	ldr	r3, [r7, #0]
 8003b56:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8003b58:	2b00      	cmp	r3, #0
 8003b5a:	d017      	beq.n	8003b8c <OSPI_ConfigCmd+0x27c>
      {
        /* ---- Command with address and data ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE |
 8003b5c:	69bb      	ldr	r3, [r7, #24]
 8003b5e:	681b      	ldr	r3, [r3, #0]
 8003b60:	f023 6370 	bic.w	r3, r3, #251658240	; 0xf000000
 8003b64:	f423 537c 	bic.w	r3, r3, #16128	; 0x3f00
 8003b68:	683a      	ldr	r2, [r7, #0]
 8003b6a:	69d1      	ldr	r1, [r2, #28]
 8003b6c:	683a      	ldr	r2, [r7, #0]
 8003b6e:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003b70:	4311      	orrs	r1, r2
 8003b72:	683a      	ldr	r2, [r7, #0]
 8003b74:	6a12      	ldr	r2, [r2, #32]
 8003b76:	4311      	orrs	r1, r2
 8003b78:	683a      	ldr	r2, [r7, #0]
 8003b7a:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8003b7c:	4311      	orrs	r1, r2
 8003b7e:	683a      	ldr	r2, [r7, #0]
 8003b80:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8003b82:	430a      	orrs	r2, r1
 8003b84:	431a      	orrs	r2, r3
 8003b86:	69bb      	ldr	r3, [r7, #24]
 8003b88:	601a      	str	r2, [r3, #0]
 8003b8a:	e00e      	b.n	8003baa <OSPI_ConfigCmd+0x29a>
      else
      {
        /* ---- Command with only address ---- */

        /* Configure the CCR register with all communication parameters */
        MODIFY_REG((*ccr_reg), (OCTOSPI_CCR_ADMODE | OCTOSPI_CCR_ADDTR | OCTOSPI_CCR_ADSIZE),
 8003b8c:	69bb      	ldr	r3, [r7, #24]
 8003b8e:	681b      	ldr	r3, [r3, #0]
 8003b90:	f423 527c 	bic.w	r2, r3, #16128	; 0x3f00
 8003b94:	683b      	ldr	r3, [r7, #0]
 8003b96:	69d9      	ldr	r1, [r3, #28]
 8003b98:	683b      	ldr	r3, [r7, #0]
 8003b9a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8003b9c:	4319      	orrs	r1, r3
 8003b9e:	683b      	ldr	r3, [r7, #0]
 8003ba0:	6a1b      	ldr	r3, [r3, #32]
 8003ba2:	430b      	orrs	r3, r1
 8003ba4:	431a      	orrs	r2, r3
 8003ba6:	69bb      	ldr	r3, [r7, #24]
 8003ba8:	601a      	str	r2, [r3, #0]
                   (cmd->AddressMode | cmd->AddressDtrMode | cmd->AddressSize));
      }

      /* Configure the AR register with the instruction value */
      hospi->Instance->AR = cmd->Address;
 8003baa:	687b      	ldr	r3, [r7, #4]
 8003bac:	681b      	ldr	r3, [r3, #0]
 8003bae:	683a      	ldr	r2, [r7, #0]
 8003bb0:	6992      	ldr	r2, [r2, #24]
 8003bb2:	649a      	str	r2, [r3, #72]	; 0x48
 8003bb4:	e004      	b.n	8003bc0 <OSPI_ConfigCmd+0x2b0>
    }
    else
    {
      /* ---- Invalid command configuration (no instruction, no address) ---- */
      status = HAL_ERROR;
 8003bb6:	2301      	movs	r3, #1
 8003bb8:	77fb      	strb	r3, [r7, #31]
      hospi->ErrorCode = HAL_OSPI_ERROR_INVALID_PARAM;
 8003bba:	687b      	ldr	r3, [r7, #4]
 8003bbc:	2208      	movs	r2, #8
 8003bbe:	649a      	str	r2, [r3, #72]	; 0x48
    }
  }

  /* Return function status */
  return status;
 8003bc0:	7ffb      	ldrb	r3, [r7, #31]
}
 8003bc2:	4618      	mov	r0, r3
 8003bc4:	3724      	adds	r7, #36	; 0x24
 8003bc6:	46bd      	mov	sp, r7
 8003bc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bcc:	4770      	bx	lr
 8003bce:	bf00      	nop
 8003bd0:	f0ffc0c0 	.word	0xf0ffc0c0

08003bd4 <HAL_PWREx_GetVoltageRange>:
  * @brief Return Voltage Scaling Range.
  * @retval VOS bit field (PWR_REGULATOR_VOLTAGE_SCALE1 or PWR_REGULATOR_VOLTAGE_SCALE2
  *         or PWR_REGULATOR_VOLTAGE_SCALE1_BOOST when applicable)
  */
uint32_t HAL_PWREx_GetVoltageRange(void)
{
 8003bd4:	b480      	push	{r7}
 8003bd6:	af00      	add	r7, sp, #0
#if defined(PWR_CR5_R1MODE)
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003bd8:	4b0d      	ldr	r3, [pc, #52]	; (8003c10 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003bda:	681b      	ldr	r3, [r3, #0]
 8003bdc:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003be0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003be4:	d102      	bne.n	8003bec <HAL_PWREx_GetVoltageRange+0x18>
    {
      return PWR_REGULATOR_VOLTAGE_SCALE2;
 8003be6:	f44f 6380 	mov.w	r3, #1024	; 0x400
 8003bea:	e00b      	b.n	8003c04 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else if (READ_BIT(PWR->CR5, PWR_CR5_R1MODE) == PWR_CR5_R1MODE)
 8003bec:	4b08      	ldr	r3, [pc, #32]	; (8003c10 <HAL_PWREx_GetVoltageRange+0x3c>)
 8003bee:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003bf2:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8003bf6:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8003bfa:	d102      	bne.n	8003c02 <HAL_PWREx_GetVoltageRange+0x2e>
    {
      /* PWR_CR5_R1MODE bit set means that Range 1 Boost is disabled */
      return PWR_REGULATOR_VOLTAGE_SCALE1;
 8003bfc:	f44f 7300 	mov.w	r3, #512	; 0x200
 8003c00:	e000      	b.n	8003c04 <HAL_PWREx_GetVoltageRange+0x30>
    }
    else
    {
      return PWR_REGULATOR_VOLTAGE_SCALE1_BOOST;
 8003c02:	2300      	movs	r3, #0
    }
#else
  return  (PWR->CR1 & PWR_CR1_VOS);
#endif
}
 8003c04:	4618      	mov	r0, r3
 8003c06:	46bd      	mov	sp, r7
 8003c08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c0c:	4770      	bx	lr
 8003c0e:	bf00      	nop
 8003c10:	40007000 	.word	0x40007000

08003c14 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8003c14:	b480      	push	{r7}
 8003c16:	b085      	sub	sp, #20
 8003c18:	af00      	add	r7, sp, #0
 8003c1a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

#if defined(PWR_CR5_R1MODE)
  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	2b00      	cmp	r3, #0
 8003c20:	d141      	bne.n	8003ca6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003c22:	4b4b      	ldr	r3, [pc, #300]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003c2a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c2e:	d131      	bne.n	8003c94 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c30:	4b47      	ldr	r3, [pc, #284]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c32:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c36:	4a46      	ldr	r2, [pc, #280]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c38:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003c3c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003c40:	4b43      	ldr	r3, [pc, #268]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003c48:	4a41      	ldr	r2, [pc, #260]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c4a:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003c4e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003c50:	4b40      	ldr	r3, [pc, #256]	; (8003d54 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003c52:	681b      	ldr	r3, [r3, #0]
 8003c54:	2232      	movs	r2, #50	; 0x32
 8003c56:	fb02 f303 	mul.w	r3, r2, r3
 8003c5a:	4a3f      	ldr	r2, [pc, #252]	; (8003d58 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003c5c:	fba2 2303 	umull	r2, r3, r2, r3
 8003c60:	0c9b      	lsrs	r3, r3, #18
 8003c62:	3301      	adds	r3, #1
 8003c64:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c66:	e002      	b.n	8003c6e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8003c68:	68fb      	ldr	r3, [r7, #12]
 8003c6a:	3b01      	subs	r3, #1
 8003c6c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003c6e:	4b38      	ldr	r3, [pc, #224]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c70:	695b      	ldr	r3, [r3, #20]
 8003c72:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c76:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c7a:	d102      	bne.n	8003c82 <HAL_PWREx_ControlVoltageScaling+0x6e>
 8003c7c:	68fb      	ldr	r3, [r7, #12]
 8003c7e:	2b00      	cmp	r3, #0
 8003c80:	d1f2      	bne.n	8003c68 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003c82:	4b33      	ldr	r3, [pc, #204]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c84:	695b      	ldr	r3, [r3, #20]
 8003c86:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003c8a:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003c8e:	d158      	bne.n	8003d42 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003c90:	2303      	movs	r3, #3
 8003c92:	e057      	b.n	8003d44 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003c94:	4b2e      	ldr	r3, [pc, #184]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c96:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003c9a:	4a2d      	ldr	r2, [pc, #180]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003c9c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003ca0:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003ca4:	e04d      	b.n	8003d42 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 8003ca6:	687b      	ldr	r3, [r7, #4]
 8003ca8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8003cac:	d141      	bne.n	8003d32 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8003cae:	4b28      	ldr	r3, [pc, #160]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cb0:	681b      	ldr	r3, [r3, #0]
 8003cb2:	f403 63c0 	and.w	r3, r3, #1536	; 0x600
 8003cb6:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003cba:	d131      	bne.n	8003d20 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003cbc:	4b24      	ldr	r3, [pc, #144]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cbe:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003cc2:	4a23      	ldr	r2, [pc, #140]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cc4:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003cc8:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8003ccc:	4b20      	ldr	r3, [pc, #128]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cce:	681b      	ldr	r3, [r3, #0]
 8003cd0:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003cd4:	4a1e      	ldr	r2, [pc, #120]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cd6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8003cda:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1;
 8003cdc:	4b1d      	ldr	r3, [pc, #116]	; (8003d54 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8003cde:	681b      	ldr	r3, [r3, #0]
 8003ce0:	2232      	movs	r2, #50	; 0x32
 8003ce2:	fb02 f303 	mul.w	r3, r2, r3
 8003ce6:	4a1c      	ldr	r2, [pc, #112]	; (8003d58 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8003ce8:	fba2 2303 	umull	r2, r3, r2, r3
 8003cec:	0c9b      	lsrs	r3, r3, #18
 8003cee:	3301      	adds	r3, #1
 8003cf0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cf2:	e002      	b.n	8003cfa <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8003cf4:	68fb      	ldr	r3, [r7, #12]
 8003cf6:	3b01      	subs	r3, #1
 8003cf8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8003cfa:	4b15      	ldr	r3, [pc, #84]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003cfc:	695b      	ldr	r3, [r3, #20]
 8003cfe:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d02:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d06:	d102      	bne.n	8003d0e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8003d08:	68fb      	ldr	r3, [r7, #12]
 8003d0a:	2b00      	cmp	r3, #0
 8003d0c:	d1f2      	bne.n	8003cf4 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8003d0e:	4b10      	ldr	r3, [pc, #64]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d10:	695b      	ldr	r3, [r3, #20]
 8003d12:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8003d16:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8003d1a:	d112      	bne.n	8003d42 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8003d1c:	2303      	movs	r3, #3
 8003d1e:	e011      	b.n	8003d44 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8003d20:	4b0b      	ldr	r3, [pc, #44]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d22:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 8003d26:	4a0a      	ldr	r2, [pc, #40]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d28:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8003d2c:	f8c2 3080 	str.w	r3, [r2, #128]	; 0x80
 8003d30:	e007      	b.n	8003d42 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8003d32:	4b07      	ldr	r3, [pc, #28]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d34:	681b      	ldr	r3, [r3, #0]
 8003d36:	f423 63c0 	bic.w	r3, r3, #1536	; 0x600
 8003d3a:	4a05      	ldr	r2, [pc, #20]	; (8003d50 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8003d3c:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8003d40:	6013      	str	r3, [r2, #0]
      /* No need to wait for VOSF to be cleared for this transition */
    }
  }
#endif

  return HAL_OK;
 8003d42:	2300      	movs	r3, #0
}
 8003d44:	4618      	mov	r0, r3
 8003d46:	3714      	adds	r7, #20
 8003d48:	46bd      	mov	sp, r7
 8003d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d4e:	4770      	bx	lr
 8003d50:	40007000 	.word	0x40007000
 8003d54:	20000000 	.word	0x20000000
 8003d58:	431bde83 	.word	0x431bde83

08003d5c <HAL_RCC_OscConfig>:
  * @note   If HSE failed to start, HSE should be disabled before recalling
            HAL_RCC_OscConfig().
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8003d5c:	b580      	push	{r7, lr}
 8003d5e:	b088      	sub	sp, #32
 8003d60:	af00      	add	r7, sp, #0
 8003d62:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  HAL_StatusTypeDef status;
  uint32_t sysclk_source, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	2b00      	cmp	r3, #0
 8003d68:	d102      	bne.n	8003d70 <HAL_RCC_OscConfig+0x14>
  {
    return HAL_ERROR;
 8003d6a:	2301      	movs	r3, #1
 8003d6c:	f000 bc08 	b.w	8004580 <HAL_RCC_OscConfig+0x824>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8003d70:	4b96      	ldr	r3, [pc, #600]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003d72:	689b      	ldr	r3, [r3, #8]
 8003d74:	f003 030c 	and.w	r3, r3, #12
 8003d78:	61bb      	str	r3, [r7, #24]
  pll_config = __HAL_RCC_GET_PLL_OSCSOURCE();
 8003d7a:	4b94      	ldr	r3, [pc, #592]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003d7c:	68db      	ldr	r3, [r3, #12]
 8003d7e:	f003 0303 	and.w	r3, r3, #3
 8003d82:	617b      	str	r3, [r7, #20]

  /*----------------------------- MSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_MSI) == RCC_OSCILLATORTYPE_MSI)
 8003d84:	687b      	ldr	r3, [r7, #4]
 8003d86:	681b      	ldr	r3, [r3, #0]
 8003d88:	f003 0310 	and.w	r3, r3, #16
 8003d8c:	2b00      	cmp	r3, #0
 8003d8e:	f000 80e4 	beq.w	8003f5a <HAL_RCC_OscConfig+0x1fe>
    assert_param(IS_RCC_MSI(RCC_OscInitStruct->MSIState));
    assert_param(IS_RCC_MSICALIBRATION_VALUE(RCC_OscInitStruct->MSICalibrationValue));
    assert_param(IS_RCC_MSI_CLOCK_RANGE(RCC_OscInitStruct->MSIClockRange));

    /* Check if MSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8003d92:	69bb      	ldr	r3, [r7, #24]
 8003d94:	2b00      	cmp	r3, #0
 8003d96:	d007      	beq.n	8003da8 <HAL_RCC_OscConfig+0x4c>
 8003d98:	69bb      	ldr	r3, [r7, #24]
 8003d9a:	2b0c      	cmp	r3, #12
 8003d9c:	f040 808b 	bne.w	8003eb6 <HAL_RCC_OscConfig+0x15a>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_MSI)))
 8003da0:	697b      	ldr	r3, [r7, #20]
 8003da2:	2b01      	cmp	r3, #1
 8003da4:	f040 8087 	bne.w	8003eb6 <HAL_RCC_OscConfig+0x15a>
    {
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003da8:	4b88      	ldr	r3, [pc, #544]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003daa:	681b      	ldr	r3, [r3, #0]
 8003dac:	f003 0302 	and.w	r3, r3, #2
 8003db0:	2b00      	cmp	r3, #0
 8003db2:	d005      	beq.n	8003dc0 <HAL_RCC_OscConfig+0x64>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	699b      	ldr	r3, [r3, #24]
 8003db8:	2b00      	cmp	r3, #0
 8003dba:	d101      	bne.n	8003dc0 <HAL_RCC_OscConfig+0x64>
      {
        return HAL_ERROR;
 8003dbc:	2301      	movs	r3, #1
 8003dbe:	e3df      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
      else
      {
        /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
           must be correctly programmed according to the frequency of the CPU clock
           (HCLK) and the supply voltage of the device. */
        if(RCC_OscInitStruct->MSIClockRange > __HAL_RCC_GET_MSI_RANGE())
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	6a1a      	ldr	r2, [r3, #32]
 8003dc4:	4b81      	ldr	r3, [pc, #516]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003dc6:	681b      	ldr	r3, [r3, #0]
 8003dc8:	f003 0308 	and.w	r3, r3, #8
 8003dcc:	2b00      	cmp	r3, #0
 8003dce:	d004      	beq.n	8003dda <HAL_RCC_OscConfig+0x7e>
 8003dd0:	4b7e      	ldr	r3, [pc, #504]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003dd2:	681b      	ldr	r3, [r3, #0]
 8003dd4:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003dd8:	e005      	b.n	8003de6 <HAL_RCC_OscConfig+0x8a>
 8003dda:	4b7c      	ldr	r3, [pc, #496]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003ddc:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8003de0:	091b      	lsrs	r3, r3, #4
 8003de2:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8003de6:	4293      	cmp	r3, r2
 8003de8:	d223      	bcs.n	8003e32 <HAL_RCC_OscConfig+0xd6>
        {
          /* First increase number of wait states update if necessary */
          if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003dea:	687b      	ldr	r3, [r7, #4]
 8003dec:	6a1b      	ldr	r3, [r3, #32]
 8003dee:	4618      	mov	r0, r3
 8003df0:	f000 fdcc 	bl	800498c <RCC_SetFlashLatencyFromMSIRange>
 8003df4:	4603      	mov	r3, r0
 8003df6:	2b00      	cmp	r3, #0
 8003df8:	d001      	beq.n	8003dfe <HAL_RCC_OscConfig+0xa2>
          {
            return HAL_ERROR;
 8003dfa:	2301      	movs	r3, #1
 8003dfc:	e3c0      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
          }

          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003dfe:	4b73      	ldr	r3, [pc, #460]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003e00:	681b      	ldr	r3, [r3, #0]
 8003e02:	4a72      	ldr	r2, [pc, #456]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003e04:	f043 0308 	orr.w	r3, r3, #8
 8003e08:	6013      	str	r3, [r2, #0]
 8003e0a:	4b70      	ldr	r3, [pc, #448]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003e0c:	681b      	ldr	r3, [r3, #0]
 8003e0e:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e12:	687b      	ldr	r3, [r7, #4]
 8003e14:	6a1b      	ldr	r3, [r3, #32]
 8003e16:	496d      	ldr	r1, [pc, #436]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003e18:	4313      	orrs	r3, r2
 8003e1a:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e1c:	4b6b      	ldr	r3, [pc, #428]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003e1e:	685b      	ldr	r3, [r3, #4]
 8003e20:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	69db      	ldr	r3, [r3, #28]
 8003e28:	021b      	lsls	r3, r3, #8
 8003e2a:	4968      	ldr	r1, [pc, #416]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003e2c:	4313      	orrs	r3, r2
 8003e2e:	604b      	str	r3, [r1, #4]
 8003e30:	e025      	b.n	8003e7e <HAL_RCC_OscConfig+0x122>
        }
        else
        {
          /* Else, keep current flash latency while decreasing applies */
          /* Selects the Multiple Speed oscillator (MSI) clock range .*/
          __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003e32:	4b66      	ldr	r3, [pc, #408]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003e34:	681b      	ldr	r3, [r3, #0]
 8003e36:	4a65      	ldr	r2, [pc, #404]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003e38:	f043 0308 	orr.w	r3, r3, #8
 8003e3c:	6013      	str	r3, [r2, #0]
 8003e3e:	4b63      	ldr	r3, [pc, #396]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003e40:	681b      	ldr	r3, [r3, #0]
 8003e42:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003e46:	687b      	ldr	r3, [r7, #4]
 8003e48:	6a1b      	ldr	r3, [r3, #32]
 8003e4a:	4960      	ldr	r1, [pc, #384]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003e4c:	4313      	orrs	r3, r2
 8003e4e:	600b      	str	r3, [r1, #0]
          /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
          __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003e50:	4b5e      	ldr	r3, [pc, #376]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003e52:	685b      	ldr	r3, [r3, #4]
 8003e54:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003e58:	687b      	ldr	r3, [r7, #4]
 8003e5a:	69db      	ldr	r3, [r3, #28]
 8003e5c:	021b      	lsls	r3, r3, #8
 8003e5e:	495b      	ldr	r1, [pc, #364]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003e60:	4313      	orrs	r3, r2
 8003e62:	604b      	str	r3, [r1, #4]

          /* Decrease number of wait states update if necessary */
          /* Only possible when MSI is the System clock source  */
          if(sysclk_source == RCC_CFGR_SWS_MSI)
 8003e64:	69bb      	ldr	r3, [r7, #24]
 8003e66:	2b00      	cmp	r3, #0
 8003e68:	d109      	bne.n	8003e7e <HAL_RCC_OscConfig+0x122>
          {
            if(RCC_SetFlashLatencyFromMSIRange(RCC_OscInitStruct->MSIClockRange) != HAL_OK)
 8003e6a:	687b      	ldr	r3, [r7, #4]
 8003e6c:	6a1b      	ldr	r3, [r3, #32]
 8003e6e:	4618      	mov	r0, r3
 8003e70:	f000 fd8c 	bl	800498c <RCC_SetFlashLatencyFromMSIRange>
 8003e74:	4603      	mov	r3, r0
 8003e76:	2b00      	cmp	r3, #0
 8003e78:	d001      	beq.n	8003e7e <HAL_RCC_OscConfig+0x122>
            {
              return HAL_ERROR;
 8003e7a:	2301      	movs	r3, #1
 8003e7c:	e380      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
            }
          }
        }

        /* Update the SystemCoreClock global variable */
        SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8003e7e:	f000 fcc1 	bl	8004804 <HAL_RCC_GetSysClockFreq>
 8003e82:	4602      	mov	r2, r0
 8003e84:	4b51      	ldr	r3, [pc, #324]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003e86:	689b      	ldr	r3, [r3, #8]
 8003e88:	091b      	lsrs	r3, r3, #4
 8003e8a:	f003 030f 	and.w	r3, r3, #15
 8003e8e:	4950      	ldr	r1, [pc, #320]	; (8003fd0 <HAL_RCC_OscConfig+0x274>)
 8003e90:	5ccb      	ldrb	r3, [r1, r3]
 8003e92:	f003 031f 	and.w	r3, r3, #31
 8003e96:	fa22 f303 	lsr.w	r3, r2, r3
 8003e9a:	4a4e      	ldr	r2, [pc, #312]	; (8003fd4 <HAL_RCC_OscConfig+0x278>)
 8003e9c:	6013      	str	r3, [r2, #0]

        /* Configure the source of time base considering new system clocks settings*/
        status = HAL_InitTick(uwTickPrio);
 8003e9e:	4b4e      	ldr	r3, [pc, #312]	; (8003fd8 <HAL_RCC_OscConfig+0x27c>)
 8003ea0:	681b      	ldr	r3, [r3, #0]
 8003ea2:	4618      	mov	r0, r3
 8003ea4:	f7fd ffc4 	bl	8001e30 <HAL_InitTick>
 8003ea8:	4603      	mov	r3, r0
 8003eaa:	73fb      	strb	r3, [r7, #15]
        if(status != HAL_OK)
 8003eac:	7bfb      	ldrb	r3, [r7, #15]
 8003eae:	2b00      	cmp	r3, #0
 8003eb0:	d052      	beq.n	8003f58 <HAL_RCC_OscConfig+0x1fc>
        {
          return status;
 8003eb2:	7bfb      	ldrb	r3, [r7, #15]
 8003eb4:	e364      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Check the MSI State */
      if(RCC_OscInitStruct->MSIState != RCC_MSI_OFF)
 8003eb6:	687b      	ldr	r3, [r7, #4]
 8003eb8:	699b      	ldr	r3, [r3, #24]
 8003eba:	2b00      	cmp	r3, #0
 8003ebc:	d032      	beq.n	8003f24 <HAL_RCC_OscConfig+0x1c8>
      {
        /* Enable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_ENABLE();
 8003ebe:	4b43      	ldr	r3, [pc, #268]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003ec0:	681b      	ldr	r3, [r3, #0]
 8003ec2:	4a42      	ldr	r2, [pc, #264]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003ec4:	f043 0301 	orr.w	r3, r3, #1
 8003ec8:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003eca:	f7fe f801 	bl	8001ed0 <HAL_GetTick>
 8003ece:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ed0:	e008      	b.n	8003ee4 <HAL_RCC_OscConfig+0x188>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003ed2:	f7fd fffd 	bl	8001ed0 <HAL_GetTick>
 8003ed6:	4602      	mov	r2, r0
 8003ed8:	693b      	ldr	r3, [r7, #16]
 8003eda:	1ad3      	subs	r3, r2, r3
 8003edc:	2b02      	cmp	r3, #2
 8003ede:	d901      	bls.n	8003ee4 <HAL_RCC_OscConfig+0x188>
          {
            return HAL_TIMEOUT;
 8003ee0:	2303      	movs	r3, #3
 8003ee2:	e34d      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8003ee4:	4b39      	ldr	r3, [pc, #228]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003ee6:	681b      	ldr	r3, [r3, #0]
 8003ee8:	f003 0302 	and.w	r3, r3, #2
 8003eec:	2b00      	cmp	r3, #0
 8003eee:	d0f0      	beq.n	8003ed2 <HAL_RCC_OscConfig+0x176>
          }
        }
         /* Selects the Multiple Speed oscillator (MSI) clock range .*/
        __HAL_RCC_MSI_RANGE_CONFIG(RCC_OscInitStruct->MSIClockRange);
 8003ef0:	4b36      	ldr	r3, [pc, #216]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003ef2:	681b      	ldr	r3, [r3, #0]
 8003ef4:	4a35      	ldr	r2, [pc, #212]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003ef6:	f043 0308 	orr.w	r3, r3, #8
 8003efa:	6013      	str	r3, [r2, #0]
 8003efc:	4b33      	ldr	r3, [pc, #204]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003efe:	681b      	ldr	r3, [r3, #0]
 8003f00:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003f04:	687b      	ldr	r3, [r7, #4]
 8003f06:	6a1b      	ldr	r3, [r3, #32]
 8003f08:	4930      	ldr	r1, [pc, #192]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003f0a:	4313      	orrs	r3, r2
 8003f0c:	600b      	str	r3, [r1, #0]
         /* Adjusts the Multiple Speed oscillator (MSI) calibration value.*/
        __HAL_RCC_MSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->MSICalibrationValue);
 8003f0e:	4b2f      	ldr	r3, [pc, #188]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003f10:	685b      	ldr	r3, [r3, #4]
 8003f12:	f423 427f 	bic.w	r2, r3, #65280	; 0xff00
 8003f16:	687b      	ldr	r3, [r7, #4]
 8003f18:	69db      	ldr	r3, [r3, #28]
 8003f1a:	021b      	lsls	r3, r3, #8
 8003f1c:	492b      	ldr	r1, [pc, #172]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003f1e:	4313      	orrs	r3, r2
 8003f20:	604b      	str	r3, [r1, #4]
 8003f22:	e01a      	b.n	8003f5a <HAL_RCC_OscConfig+0x1fe>

      }
      else
      {
        /* Disable the Internal High Speed oscillator (MSI). */
        __HAL_RCC_MSI_DISABLE();
 8003f24:	4b29      	ldr	r3, [pc, #164]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003f26:	681b      	ldr	r3, [r3, #0]
 8003f28:	4a28      	ldr	r2, [pc, #160]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003f2a:	f023 0301 	bic.w	r3, r3, #1
 8003f2e:	6013      	str	r3, [r2, #0]

        /* Get timeout */
        tickstart = HAL_GetTick();
 8003f30:	f7fd ffce 	bl	8001ed0 <HAL_GetTick>
 8003f34:	6138      	str	r0, [r7, #16]

        /* Wait till MSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003f36:	e008      	b.n	8003f4a <HAL_RCC_OscConfig+0x1ee>
        {
          if((HAL_GetTick() - tickstart) > MSI_TIMEOUT_VALUE)
 8003f38:	f7fd ffca 	bl	8001ed0 <HAL_GetTick>
 8003f3c:	4602      	mov	r2, r0
 8003f3e:	693b      	ldr	r3, [r7, #16]
 8003f40:	1ad3      	subs	r3, r2, r3
 8003f42:	2b02      	cmp	r3, #2
 8003f44:	d901      	bls.n	8003f4a <HAL_RCC_OscConfig+0x1ee>
          {
            return HAL_TIMEOUT;
 8003f46:	2303      	movs	r3, #3
 8003f48:	e31a      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U)
 8003f4a:	4b20      	ldr	r3, [pc, #128]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003f4c:	681b      	ldr	r3, [r3, #0]
 8003f4e:	f003 0302 	and.w	r3, r3, #2
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d1f0      	bne.n	8003f38 <HAL_RCC_OscConfig+0x1dc>
 8003f56:	e000      	b.n	8003f5a <HAL_RCC_OscConfig+0x1fe>
      if((READ_BIT(RCC->CR, RCC_CR_MSIRDY) != 0U) && (RCC_OscInitStruct->MSIState == RCC_MSI_OFF))
 8003f58:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8003f5a:	687b      	ldr	r3, [r7, #4]
 8003f5c:	681b      	ldr	r3, [r3, #0]
 8003f5e:	f003 0301 	and.w	r3, r3, #1
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d073      	beq.n	800404e <HAL_RCC_OscConfig+0x2f2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if((sysclk_source == RCC_CFGR_SWS_HSE) ||
 8003f66:	69bb      	ldr	r3, [r7, #24]
 8003f68:	2b08      	cmp	r3, #8
 8003f6a:	d005      	beq.n	8003f78 <HAL_RCC_OscConfig+0x21c>
 8003f6c:	69bb      	ldr	r3, [r7, #24]
 8003f6e:	2b0c      	cmp	r3, #12
 8003f70:	d10e      	bne.n	8003f90 <HAL_RCC_OscConfig+0x234>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSE)))
 8003f72:	697b      	ldr	r3, [r7, #20]
 8003f74:	2b03      	cmp	r3, #3
 8003f76:	d10b      	bne.n	8003f90 <HAL_RCC_OscConfig+0x234>
    {
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8003f78:	4b14      	ldr	r3, [pc, #80]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003f7a:	681b      	ldr	r3, [r3, #0]
 8003f7c:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003f80:	2b00      	cmp	r3, #0
 8003f82:	d063      	beq.n	800404c <HAL_RCC_OscConfig+0x2f0>
 8003f84:	687b      	ldr	r3, [r7, #4]
 8003f86:	685b      	ldr	r3, [r3, #4]
 8003f88:	2b00      	cmp	r3, #0
 8003f8a:	d15f      	bne.n	800404c <HAL_RCC_OscConfig+0x2f0>
      {
        return HAL_ERROR;
 8003f8c:	2301      	movs	r3, #1
 8003f8e:	e2f7      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8003f90:	687b      	ldr	r3, [r7, #4]
 8003f92:	685b      	ldr	r3, [r3, #4]
 8003f94:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8003f98:	d106      	bne.n	8003fa8 <HAL_RCC_OscConfig+0x24c>
 8003f9a:	4b0c      	ldr	r3, [pc, #48]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003f9c:	681b      	ldr	r3, [r3, #0]
 8003f9e:	4a0b      	ldr	r2, [pc, #44]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003fa0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fa4:	6013      	str	r3, [r2, #0]
 8003fa6:	e025      	b.n	8003ff4 <HAL_RCC_OscConfig+0x298>
 8003fa8:	687b      	ldr	r3, [r7, #4]
 8003faa:	685b      	ldr	r3, [r3, #4]
 8003fac:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8003fb0:	d114      	bne.n	8003fdc <HAL_RCC_OscConfig+0x280>
 8003fb2:	4b06      	ldr	r3, [pc, #24]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003fb4:	681b      	ldr	r3, [r3, #0]
 8003fb6:	4a05      	ldr	r2, [pc, #20]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003fb8:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8003fbc:	6013      	str	r3, [r2, #0]
 8003fbe:	4b03      	ldr	r3, [pc, #12]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003fc0:	681b      	ldr	r3, [r3, #0]
 8003fc2:	4a02      	ldr	r2, [pc, #8]	; (8003fcc <HAL_RCC_OscConfig+0x270>)
 8003fc4:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8003fc8:	6013      	str	r3, [r2, #0]
 8003fca:	e013      	b.n	8003ff4 <HAL_RCC_OscConfig+0x298>
 8003fcc:	40021000 	.word	0x40021000
 8003fd0:	0800627c 	.word	0x0800627c
 8003fd4:	20000000 	.word	0x20000000
 8003fd8:	20000084 	.word	0x20000084
 8003fdc:	4ba0      	ldr	r3, [pc, #640]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8003fde:	681b      	ldr	r3, [r3, #0]
 8003fe0:	4a9f      	ldr	r2, [pc, #636]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8003fe2:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8003fe6:	6013      	str	r3, [r2, #0]
 8003fe8:	4b9d      	ldr	r3, [pc, #628]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8003fea:	681b      	ldr	r3, [r3, #0]
 8003fec:	4a9c      	ldr	r2, [pc, #624]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8003fee:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8003ff2:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if(RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8003ff4:	687b      	ldr	r3, [r7, #4]
 8003ff6:	685b      	ldr	r3, [r3, #4]
 8003ff8:	2b00      	cmp	r3, #0
 8003ffa:	d013      	beq.n	8004024 <HAL_RCC_OscConfig+0x2c8>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8003ffc:	f7fd ff68 	bl	8001ed0 <HAL_GetTick>
 8004000:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004002:	e008      	b.n	8004016 <HAL_RCC_OscConfig+0x2ba>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8004004:	f7fd ff64 	bl	8001ed0 <HAL_GetTick>
 8004008:	4602      	mov	r2, r0
 800400a:	693b      	ldr	r3, [r7, #16]
 800400c:	1ad3      	subs	r3, r2, r3
 800400e:	2b64      	cmp	r3, #100	; 0x64
 8004010:	d901      	bls.n	8004016 <HAL_RCC_OscConfig+0x2ba>
          {
            return HAL_TIMEOUT;
 8004012:	2303      	movs	r3, #3
 8004014:	e2b4      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004016:	4b92      	ldr	r3, [pc, #584]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8004018:	681b      	ldr	r3, [r3, #0]
 800401a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800401e:	2b00      	cmp	r3, #0
 8004020:	d0f0      	beq.n	8004004 <HAL_RCC_OscConfig+0x2a8>
 8004022:	e014      	b.n	800404e <HAL_RCC_OscConfig+0x2f2>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004024:	f7fd ff54 	bl	8001ed0 <HAL_GetTick>
 8004028:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800402a:	e008      	b.n	800403e <HAL_RCC_OscConfig+0x2e2>
        {
          if((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 800402c:	f7fd ff50 	bl	8001ed0 <HAL_GetTick>
 8004030:	4602      	mov	r2, r0
 8004032:	693b      	ldr	r3, [r7, #16]
 8004034:	1ad3      	subs	r3, r2, r3
 8004036:	2b64      	cmp	r3, #100	; 0x64
 8004038:	d901      	bls.n	800403e <HAL_RCC_OscConfig+0x2e2>
          {
            return HAL_TIMEOUT;
 800403a:	2303      	movs	r3, #3
 800403c:	e2a0      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800403e:	4b88      	ldr	r3, [pc, #544]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8004040:	681b      	ldr	r3, [r3, #0]
 8004042:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004046:	2b00      	cmp	r3, #0
 8004048:	d1f0      	bne.n	800402c <HAL_RCC_OscConfig+0x2d0>
 800404a:	e000      	b.n	800404e <HAL_RCC_OscConfig+0x2f2>
      if((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 800404c:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	681b      	ldr	r3, [r3, #0]
 8004052:	f003 0302 	and.w	r3, r3, #2
 8004056:	2b00      	cmp	r3, #0
 8004058:	d060      	beq.n	800411c <HAL_RCC_OscConfig+0x3c0>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((sysclk_source == RCC_CFGR_SWS_HSI) ||
 800405a:	69bb      	ldr	r3, [r7, #24]
 800405c:	2b04      	cmp	r3, #4
 800405e:	d005      	beq.n	800406c <HAL_RCC_OscConfig+0x310>
 8004060:	69bb      	ldr	r3, [r7, #24]
 8004062:	2b0c      	cmp	r3, #12
 8004064:	d119      	bne.n	800409a <HAL_RCC_OscConfig+0x33e>
       ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_config == RCC_PLLSOURCE_HSI)))
 8004066:	697b      	ldr	r3, [r7, #20]
 8004068:	2b02      	cmp	r3, #2
 800406a:	d116      	bne.n	800409a <HAL_RCC_OscConfig+0x33e>
    {
      /* When HSI is used as system clock it will not be disabled */
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800406c:	4b7c      	ldr	r3, [pc, #496]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 800406e:	681b      	ldr	r3, [r3, #0]
 8004070:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004074:	2b00      	cmp	r3, #0
 8004076:	d005      	beq.n	8004084 <HAL_RCC_OscConfig+0x328>
 8004078:	687b      	ldr	r3, [r7, #4]
 800407a:	68db      	ldr	r3, [r3, #12]
 800407c:	2b00      	cmp	r3, #0
 800407e:	d101      	bne.n	8004084 <HAL_RCC_OscConfig+0x328>
      {
        return HAL_ERROR;
 8004080:	2301      	movs	r3, #1
 8004082:	e27d      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8004084:	4b76      	ldr	r3, [pc, #472]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8004086:	685b      	ldr	r3, [r3, #4]
 8004088:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	691b      	ldr	r3, [r3, #16]
 8004090:	061b      	lsls	r3, r3, #24
 8004092:	4973      	ldr	r1, [pc, #460]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8004094:	4313      	orrs	r3, r2
 8004096:	604b      	str	r3, [r1, #4]
      if((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8004098:	e040      	b.n	800411c <HAL_RCC_OscConfig+0x3c0>
      }
    }
    else
    {
      /* Check the HSI State */
      if(RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800409a:	687b      	ldr	r3, [r7, #4]
 800409c:	68db      	ldr	r3, [r3, #12]
 800409e:	2b00      	cmp	r3, #0
 80040a0:	d023      	beq.n	80040ea <HAL_RCC_OscConfig+0x38e>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80040a2:	4b6f      	ldr	r3, [pc, #444]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 80040a4:	681b      	ldr	r3, [r3, #0]
 80040a6:	4a6e      	ldr	r2, [pc, #440]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 80040a8:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80040ac:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040ae:	f7fd ff0f 	bl	8001ed0 <HAL_GetTick>
 80040b2:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040b4:	e008      	b.n	80040c8 <HAL_RCC_OscConfig+0x36c>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040b6:	f7fd ff0b 	bl	8001ed0 <HAL_GetTick>
 80040ba:	4602      	mov	r2, r0
 80040bc:	693b      	ldr	r3, [r7, #16]
 80040be:	1ad3      	subs	r3, r2, r3
 80040c0:	2b02      	cmp	r3, #2
 80040c2:	d901      	bls.n	80040c8 <HAL_RCC_OscConfig+0x36c>
          {
            return HAL_TIMEOUT;
 80040c4:	2303      	movs	r3, #3
 80040c6:	e25b      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80040c8:	4b65      	ldr	r3, [pc, #404]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 80040ca:	681b      	ldr	r3, [r3, #0]
 80040cc:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80040d0:	2b00      	cmp	r3, #0
 80040d2:	d0f0      	beq.n	80040b6 <HAL_RCC_OscConfig+0x35a>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80040d4:	4b62      	ldr	r3, [pc, #392]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 80040d6:	685b      	ldr	r3, [r3, #4]
 80040d8:	f023 42fe 	bic.w	r2, r3, #2130706432	; 0x7f000000
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	691b      	ldr	r3, [r3, #16]
 80040e0:	061b      	lsls	r3, r3, #24
 80040e2:	495f      	ldr	r1, [pc, #380]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 80040e4:	4313      	orrs	r3, r2
 80040e6:	604b      	str	r3, [r1, #4]
 80040e8:	e018      	b.n	800411c <HAL_RCC_OscConfig+0x3c0>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80040ea:	4b5d      	ldr	r3, [pc, #372]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	4a5c      	ldr	r2, [pc, #368]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 80040f0:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 80040f4:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80040f6:	f7fd feeb 	bl	8001ed0 <HAL_GetTick>
 80040fa:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80040fc:	e008      	b.n	8004110 <HAL_RCC_OscConfig+0x3b4>
        {
          if((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80040fe:	f7fd fee7 	bl	8001ed0 <HAL_GetTick>
 8004102:	4602      	mov	r2, r0
 8004104:	693b      	ldr	r3, [r7, #16]
 8004106:	1ad3      	subs	r3, r2, r3
 8004108:	2b02      	cmp	r3, #2
 800410a:	d901      	bls.n	8004110 <HAL_RCC_OscConfig+0x3b4>
          {
            return HAL_TIMEOUT;
 800410c:	2303      	movs	r3, #3
 800410e:	e237      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8004110:	4b53      	ldr	r3, [pc, #332]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8004112:	681b      	ldr	r3, [r3, #0]
 8004114:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004118:	2b00      	cmp	r3, #0
 800411a:	d1f0      	bne.n	80040fe <HAL_RCC_OscConfig+0x3a2>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800411c:	687b      	ldr	r3, [r7, #4]
 800411e:	681b      	ldr	r3, [r3, #0]
 8004120:	f003 0308 	and.w	r3, r3, #8
 8004124:	2b00      	cmp	r3, #0
 8004126:	d03c      	beq.n	80041a2 <HAL_RCC_OscConfig+0x446>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	695b      	ldr	r3, [r3, #20]
 800412c:	2b00      	cmp	r3, #0
 800412e:	d01c      	beq.n	800416a <HAL_RCC_OscConfig+0x40e>
        MODIFY_REG(RCC->CSR, RCC_CSR_LSIPREDIV, RCC_OscInitStruct->LSIDiv);
      }
#endif /* RCC_CSR_LSIPREDIV */

      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8004130:	4b4b      	ldr	r3, [pc, #300]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8004132:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004136:	4a4a      	ldr	r2, [pc, #296]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8004138:	f043 0301 	orr.w	r3, r3, #1
 800413c:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004140:	f7fd fec6 	bl	8001ed0 <HAL_GetTick>
 8004144:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8004146:	e008      	b.n	800415a <HAL_RCC_OscConfig+0x3fe>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004148:	f7fd fec2 	bl	8001ed0 <HAL_GetTick>
 800414c:	4602      	mov	r2, r0
 800414e:	693b      	ldr	r3, [r7, #16]
 8004150:	1ad3      	subs	r3, r2, r3
 8004152:	2b02      	cmp	r3, #2
 8004154:	d901      	bls.n	800415a <HAL_RCC_OscConfig+0x3fe>
        {
          return HAL_TIMEOUT;
 8004156:	2303      	movs	r3, #3
 8004158:	e212      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800415a:	4b41      	ldr	r3, [pc, #260]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 800415c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004160:	f003 0302 	and.w	r3, r3, #2
 8004164:	2b00      	cmp	r3, #0
 8004166:	d0ef      	beq.n	8004148 <HAL_RCC_OscConfig+0x3ec>
 8004168:	e01b      	b.n	80041a2 <HAL_RCC_OscConfig+0x446>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 800416a:	4b3d      	ldr	r3, [pc, #244]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 800416c:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004170:	4a3b      	ldr	r2, [pc, #236]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8004172:	f023 0301 	bic.w	r3, r3, #1
 8004176:	f8c2 3094 	str.w	r3, [r2, #148]	; 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800417a:	f7fd fea9 	bl	8001ed0 <HAL_GetTick>
 800417e:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004180:	e008      	b.n	8004194 <HAL_RCC_OscConfig+0x438>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8004182:	f7fd fea5 	bl	8001ed0 <HAL_GetTick>
 8004186:	4602      	mov	r2, r0
 8004188:	693b      	ldr	r3, [r7, #16]
 800418a:	1ad3      	subs	r3, r2, r3
 800418c:	2b02      	cmp	r3, #2
 800418e:	d901      	bls.n	8004194 <HAL_RCC_OscConfig+0x438>
        {
          return HAL_TIMEOUT;
 8004190:	2303      	movs	r3, #3
 8004192:	e1f5      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8004194:	4b32      	ldr	r3, [pc, #200]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8004196:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800419a:	f003 0302 	and.w	r3, r3, #2
 800419e:	2b00      	cmp	r3, #0
 80041a0:	d1ef      	bne.n	8004182 <HAL_RCC_OscConfig+0x426>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80041a2:	687b      	ldr	r3, [r7, #4]
 80041a4:	681b      	ldr	r3, [r3, #0]
 80041a6:	f003 0304 	and.w	r3, r3, #4
 80041aa:	2b00      	cmp	r3, #0
 80041ac:	f000 80a6 	beq.w	80042fc <HAL_RCC_OscConfig+0x5a0>
  {
    FlagStatus       pwrclkchanged = RESET;
 80041b0:	2300      	movs	r3, #0
 80041b2:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(HAL_IS_BIT_CLR(RCC->APB1ENR1, RCC_APB1ENR1_PWREN))
 80041b4:	4b2a      	ldr	r3, [pc, #168]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 80041b6:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041b8:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041bc:	2b00      	cmp	r3, #0
 80041be:	d10d      	bne.n	80041dc <HAL_RCC_OscConfig+0x480>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80041c0:	4b27      	ldr	r3, [pc, #156]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 80041c2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041c4:	4a26      	ldr	r2, [pc, #152]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 80041c6:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80041ca:	6593      	str	r3, [r2, #88]	; 0x58
 80041cc:	4b24      	ldr	r3, [pc, #144]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 80041ce:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80041d0:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80041d4:	60bb      	str	r3, [r7, #8]
 80041d6:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 80041d8:	2301      	movs	r3, #1
 80041da:	77fb      	strb	r3, [r7, #31]
    }

    if(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041dc:	4b21      	ldr	r3, [pc, #132]	; (8004264 <HAL_RCC_OscConfig+0x508>)
 80041de:	681b      	ldr	r3, [r3, #0]
 80041e0:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80041e4:	2b00      	cmp	r3, #0
 80041e6:	d118      	bne.n	800421a <HAL_RCC_OscConfig+0x4be>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80041e8:	4b1e      	ldr	r3, [pc, #120]	; (8004264 <HAL_RCC_OscConfig+0x508>)
 80041ea:	681b      	ldr	r3, [r3, #0]
 80041ec:	4a1d      	ldr	r2, [pc, #116]	; (8004264 <HAL_RCC_OscConfig+0x508>)
 80041ee:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80041f2:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80041f4:	f7fd fe6c 	bl	8001ed0 <HAL_GetTick>
 80041f8:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80041fa:	e008      	b.n	800420e <HAL_RCC_OscConfig+0x4b2>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80041fc:	f7fd fe68 	bl	8001ed0 <HAL_GetTick>
 8004200:	4602      	mov	r2, r0
 8004202:	693b      	ldr	r3, [r7, #16]
 8004204:	1ad3      	subs	r3, r2, r3
 8004206:	2b02      	cmp	r3, #2
 8004208:	d901      	bls.n	800420e <HAL_RCC_OscConfig+0x4b2>
        {
          return HAL_TIMEOUT;
 800420a:	2303      	movs	r3, #3
 800420c:	e1b8      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
      while(HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 800420e:	4b15      	ldr	r3, [pc, #84]	; (8004264 <HAL_RCC_OscConfig+0x508>)
 8004210:	681b      	ldr	r3, [r3, #0]
 8004212:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004216:	2b00      	cmp	r3, #0
 8004218:	d0f0      	beq.n	80041fc <HAL_RCC_OscConfig+0x4a0>
    {
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEON);
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSEBYP);
    }
#else
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 800421a:	687b      	ldr	r3, [r7, #4]
 800421c:	689b      	ldr	r3, [r3, #8]
 800421e:	2b01      	cmp	r3, #1
 8004220:	d108      	bne.n	8004234 <HAL_RCC_OscConfig+0x4d8>
 8004222:	4b0f      	ldr	r3, [pc, #60]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8004224:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004228:	4a0d      	ldr	r2, [pc, #52]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 800422a:	f043 0301 	orr.w	r3, r3, #1
 800422e:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004232:	e029      	b.n	8004288 <HAL_RCC_OscConfig+0x52c>
 8004234:	687b      	ldr	r3, [r7, #4]
 8004236:	689b      	ldr	r3, [r3, #8]
 8004238:	2b05      	cmp	r3, #5
 800423a:	d115      	bne.n	8004268 <HAL_RCC_OscConfig+0x50c>
 800423c:	4b08      	ldr	r3, [pc, #32]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 800423e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004242:	4a07      	ldr	r2, [pc, #28]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8004244:	f043 0304 	orr.w	r3, r3, #4
 8004248:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800424c:	4b04      	ldr	r3, [pc, #16]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 800424e:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004252:	4a03      	ldr	r2, [pc, #12]	; (8004260 <HAL_RCC_OscConfig+0x504>)
 8004254:	f043 0301 	orr.w	r3, r3, #1
 8004258:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 800425c:	e014      	b.n	8004288 <HAL_RCC_OscConfig+0x52c>
 800425e:	bf00      	nop
 8004260:	40021000 	.word	0x40021000
 8004264:	40007000 	.word	0x40007000
 8004268:	4b9d      	ldr	r3, [pc, #628]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 800426a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800426e:	4a9c      	ldr	r2, [pc, #624]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 8004270:	f023 0301 	bic.w	r3, r3, #1
 8004274:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
 8004278:	4b99      	ldr	r3, [pc, #612]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 800427a:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 800427e:	4a98      	ldr	r2, [pc, #608]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 8004280:	f023 0304 	bic.w	r3, r3, #4
 8004284:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
#endif /* RCC_BDCR_LSESYSDIS */

    /* Check the LSE State */
    if(RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8004288:	687b      	ldr	r3, [r7, #4]
 800428a:	689b      	ldr	r3, [r3, #8]
 800428c:	2b00      	cmp	r3, #0
 800428e:	d016      	beq.n	80042be <HAL_RCC_OscConfig+0x562>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004290:	f7fd fe1e 	bl	8001ed0 <HAL_GetTick>
 8004294:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004296:	e00a      	b.n	80042ae <HAL_RCC_OscConfig+0x552>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004298:	f7fd fe1a 	bl	8001ed0 <HAL_GetTick>
 800429c:	4602      	mov	r2, r0
 800429e:	693b      	ldr	r3, [r7, #16]
 80042a0:	1ad3      	subs	r3, r2, r3
 80042a2:	f241 3288 	movw	r2, #5000	; 0x1388
 80042a6:	4293      	cmp	r3, r2
 80042a8:	d901      	bls.n	80042ae <HAL_RCC_OscConfig+0x552>
        {
          return HAL_TIMEOUT;
 80042aa:	2303      	movs	r3, #3
 80042ac:	e168      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80042ae:	4b8c      	ldr	r3, [pc, #560]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 80042b0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042b4:	f003 0302 	and.w	r3, r3, #2
 80042b8:	2b00      	cmp	r3, #0
 80042ba:	d0ed      	beq.n	8004298 <HAL_RCC_OscConfig+0x53c>
 80042bc:	e015      	b.n	80042ea <HAL_RCC_OscConfig+0x58e>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80042be:	f7fd fe07 	bl	8001ed0 <HAL_GetTick>
 80042c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042c4:	e00a      	b.n	80042dc <HAL_RCC_OscConfig+0x580>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80042c6:	f7fd fe03 	bl	8001ed0 <HAL_GetTick>
 80042ca:	4602      	mov	r2, r0
 80042cc:	693b      	ldr	r3, [r7, #16]
 80042ce:	1ad3      	subs	r3, r2, r3
 80042d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80042d4:	4293      	cmp	r3, r2
 80042d6:	d901      	bls.n	80042dc <HAL_RCC_OscConfig+0x580>
        {
          return HAL_TIMEOUT;
 80042d8:	2303      	movs	r3, #3
 80042da:	e151      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80042dc:	4b80      	ldr	r3, [pc, #512]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 80042de:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 80042e2:	f003 0302 	and.w	r3, r3, #2
 80042e6:	2b00      	cmp	r3, #0
 80042e8:	d1ed      	bne.n	80042c6 <HAL_RCC_OscConfig+0x56a>
      CLEAR_BIT(RCC->BDCR, RCC_BDCR_LSESYSDIS);
#endif /* RCC_BDCR_LSESYSDIS */
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 80042ea:	7ffb      	ldrb	r3, [r7, #31]
 80042ec:	2b01      	cmp	r3, #1
 80042ee:	d105      	bne.n	80042fc <HAL_RCC_OscConfig+0x5a0>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80042f0:	4b7b      	ldr	r3, [pc, #492]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 80042f2:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80042f4:	4a7a      	ldr	r2, [pc, #488]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 80042f6:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80042fa:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }
#if defined(RCC_HSI48_SUPPORT)
  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80042fc:	687b      	ldr	r3, [r7, #4]
 80042fe:	681b      	ldr	r3, [r3, #0]
 8004300:	f003 0320 	and.w	r3, r3, #32
 8004304:	2b00      	cmp	r3, #0
 8004306:	d03c      	beq.n	8004382 <HAL_RCC_OscConfig+0x626>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the LSI State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8004308:	687b      	ldr	r3, [r7, #4]
 800430a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800430c:	2b00      	cmp	r3, #0
 800430e:	d01c      	beq.n	800434a <HAL_RCC_OscConfig+0x5ee>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8004310:	4b73      	ldr	r3, [pc, #460]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 8004312:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004316:	4a72      	ldr	r2, [pc, #456]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 8004318:	f043 0301 	orr.w	r3, r3, #1
 800431c:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8004320:	f7fd fdd6 	bl	8001ed0 <HAL_GetTick>
 8004324:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8004326:	e008      	b.n	800433a <HAL_RCC_OscConfig+0x5de>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004328:	f7fd fdd2 	bl	8001ed0 <HAL_GetTick>
 800432c:	4602      	mov	r2, r0
 800432e:	693b      	ldr	r3, [r7, #16]
 8004330:	1ad3      	subs	r3, r2, r3
 8004332:	2b02      	cmp	r3, #2
 8004334:	d901      	bls.n	800433a <HAL_RCC_OscConfig+0x5de>
        {
          return HAL_TIMEOUT;
 8004336:	2303      	movs	r3, #3
 8004338:	e122      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800433a:	4b69      	ldr	r3, [pc, #420]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 800433c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004340:	f003 0302 	and.w	r3, r3, #2
 8004344:	2b00      	cmp	r3, #0
 8004346:	d0ef      	beq.n	8004328 <HAL_RCC_OscConfig+0x5cc>
 8004348:	e01b      	b.n	8004382 <HAL_RCC_OscConfig+0x626>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800434a:	4b65      	ldr	r3, [pc, #404]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 800434c:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 8004350:	4a63      	ldr	r2, [pc, #396]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 8004352:	f023 0301 	bic.w	r3, r3, #1
 8004356:	f8c2 3098 	str.w	r3, [r2, #152]	; 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800435a:	f7fd fdb9 	bl	8001ed0 <HAL_GetTick>
 800435e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004360:	e008      	b.n	8004374 <HAL_RCC_OscConfig+0x618>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8004362:	f7fd fdb5 	bl	8001ed0 <HAL_GetTick>
 8004366:	4602      	mov	r2, r0
 8004368:	693b      	ldr	r3, [r7, #16]
 800436a:	1ad3      	subs	r3, r2, r3
 800436c:	2b02      	cmp	r3, #2
 800436e:	d901      	bls.n	8004374 <HAL_RCC_OscConfig+0x618>
        {
          return HAL_TIMEOUT;
 8004370:	2303      	movs	r3, #3
 8004372:	e105      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8004374:	4b5a      	ldr	r3, [pc, #360]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 8004376:	f8d3 3098 	ldr.w	r3, [r3, #152]	; 0x98
 800437a:	f003 0302 	and.w	r3, r3, #2
 800437e:	2b00      	cmp	r3, #0
 8004380:	d1ef      	bne.n	8004362 <HAL_RCC_OscConfig+0x606>
#endif /* RCC_HSI48_SUPPORT */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if(RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8004382:	687b      	ldr	r3, [r7, #4]
 8004384:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004386:	2b00      	cmp	r3, #0
 8004388:	f000 80f9 	beq.w	800457e <HAL_RCC_OscConfig+0x822>
  {
    /* PLL On ? */
    if(RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800438c:	687b      	ldr	r3, [r7, #4]
 800438e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004390:	2b02      	cmp	r3, #2
 8004392:	f040 80cf 	bne.w	8004534 <HAL_RCC_OscConfig+0x7d8>
#endif /* RCC_PLLP_SUPPORT */
      assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
      assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

      /* Do nothing if PLL configuration is the unchanged */
      pll_config = RCC->PLLCFGR;
 8004396:	4b52      	ldr	r3, [pc, #328]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 8004398:	68db      	ldr	r3, [r3, #12]
 800439a:	617b      	str	r3, [r7, #20]
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 800439c:	697b      	ldr	r3, [r7, #20]
 800439e:	f003 0203 	and.w	r2, r3, #3
 80043a2:	687b      	ldr	r3, [r7, #4]
 80043a4:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80043a6:	429a      	cmp	r2, r3
 80043a8:	d12c      	bne.n	8004404 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043aa:	697b      	ldr	r3, [r7, #20]
 80043ac:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80043b4:	3b01      	subs	r3, #1
 80043b6:	011b      	lsls	r3, r3, #4
      if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC)  != RCC_OscInitStruct->PLL.PLLSource) ||
 80043b8:	429a      	cmp	r2, r3
 80043ba:	d123      	bne.n	8004404 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043bc:	697b      	ldr	r3, [r7, #20]
 80043be:	f403 42fe 	and.w	r2, r3, #32512	; 0x7f00
 80043c2:	687b      	ldr	r3, [r7, #4]
 80043c4:	6b5b      	ldr	r3, [r3, #52]	; 0x34
 80043c6:	021b      	lsls	r3, r3, #8
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLM)    != ((RCC_OscInitStruct->PLL.PLLM - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80043c8:	429a      	cmp	r2, r3
 80043ca:	d11b      	bne.n	8004404 <HAL_RCC_OscConfig+0x6a8>
#if defined(RCC_PLLP_SUPPORT)
#if defined(RCC_PLLP_DIV_2_31_SUPPORT)
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80043cc:	697b      	ldr	r3, [r7, #20]
 80043ce:	f003 4278 	and.w	r2, r3, #4160749568	; 0xf8000000
 80043d2:	687b      	ldr	r3, [r7, #4]
 80043d4:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 80043d6:	06db      	lsls	r3, r3, #27
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLN)    != (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)) ||
 80043d8:	429a      	cmp	r2, r3
 80043da:	d113      	bne.n	8004404 <HAL_RCC_OscConfig+0x6a8>
#else
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLP)    != ((RCC_OscInitStruct->PLL.PLLP == RCC_PLLP_DIV7) ? 0U : 1U)) ||
#endif
#endif
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80043dc:	697b      	ldr	r3, [r7, #20]
 80043de:	f403 02c0 	and.w	r2, r3, #6291456	; 0x600000
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80043e6:	085b      	lsrs	r3, r3, #1
 80043e8:	3b01      	subs	r3, #1
 80043ea:	055b      	lsls	r3, r3, #21
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLPDIV) != (RCC_OscInitStruct->PLL.PLLP << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80043ec:	429a      	cmp	r2, r3
 80043ee:	d109      	bne.n	8004404 <HAL_RCC_OscConfig+0x6a8>
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLR)    != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80043f0:	697b      	ldr	r3, [r7, #20]
 80043f2:	f003 62c0 	and.w	r2, r3, #100663296	; 0x6000000
 80043f6:	687b      	ldr	r3, [r7, #4]
 80043f8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80043fa:	085b      	lsrs	r3, r3, #1
 80043fc:	3b01      	subs	r3, #1
 80043fe:	065b      	lsls	r3, r3, #25
         (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ)    != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8004400:	429a      	cmp	r2, r3
 8004402:	d071      	beq.n	80044e8 <HAL_RCC_OscConfig+0x78c>
      {
        /* Check if the PLL is used as system clock or not */
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004404:	69bb      	ldr	r3, [r7, #24]
 8004406:	2b0c      	cmp	r3, #12
 8004408:	d068      	beq.n	80044dc <HAL_RCC_OscConfig+0x780>
        {
#if defined(RCC_PLLSAI1_SUPPORT) || defined(RCC_PLLSAI2_SUPPORT)
          /* Check if main PLL can be updated */
          /* Not possible if the source is shared by other enabled PLLSAIx */
          if((READ_BIT(RCC->CR, RCC_CR_PLLSAI1ON) != 0U)
 800440a:	4b35      	ldr	r3, [pc, #212]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 800440c:	681b      	ldr	r3, [r3, #0]
 800440e:	f003 6380 	and.w	r3, r3, #67108864	; 0x4000000
 8004412:	2b00      	cmp	r3, #0
 8004414:	d105      	bne.n	8004422 <HAL_RCC_OscConfig+0x6c6>
#if defined(RCC_PLLSAI2_SUPPORT)
             || (READ_BIT(RCC->CR, RCC_CR_PLLSAI2ON) != 0U)
 8004416:	4b32      	ldr	r3, [pc, #200]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 8004418:	681b      	ldr	r3, [r3, #0]
 800441a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800441e:	2b00      	cmp	r3, #0
 8004420:	d001      	beq.n	8004426 <HAL_RCC_OscConfig+0x6ca>
#endif
            )
          {
            return HAL_ERROR;
 8004422:	2301      	movs	r3, #1
 8004424:	e0ac      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
          }
          else
#endif /* RCC_PLLSAI1_SUPPORT || RCC_PLLSAI2_SUPPORT */
          {
            /* Disable the main PLL. */
            __HAL_RCC_PLL_DISABLE();
 8004426:	4b2e      	ldr	r3, [pc, #184]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 8004428:	681b      	ldr	r3, [r3, #0]
 800442a:	4a2d      	ldr	r2, [pc, #180]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 800442c:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004430:	6013      	str	r3, [r2, #0]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 8004432:	f7fd fd4d 	bl	8001ed0 <HAL_GetTick>
 8004436:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004438:	e008      	b.n	800444c <HAL_RCC_OscConfig+0x6f0>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800443a:	f7fd fd49 	bl	8001ed0 <HAL_GetTick>
 800443e:	4602      	mov	r2, r0
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	1ad3      	subs	r3, r2, r3
 8004444:	2b02      	cmp	r3, #2
 8004446:	d901      	bls.n	800444c <HAL_RCC_OscConfig+0x6f0>
              {
                return HAL_TIMEOUT;
 8004448:	2303      	movs	r3, #3
 800444a:	e099      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800444c:	4b24      	ldr	r3, [pc, #144]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 800444e:	681b      	ldr	r3, [r3, #0]
 8004450:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004454:	2b00      	cmp	r3, #0
 8004456:	d1f0      	bne.n	800443a <HAL_RCC_OscConfig+0x6de>
              }
            }

            /* Configure the main PLL clock source, multiplication and division factors. */
#if defined(RCC_PLLP_SUPPORT)
            __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8004458:	4b21      	ldr	r3, [pc, #132]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 800445a:	68da      	ldr	r2, [r3, #12]
 800445c:	4b21      	ldr	r3, [pc, #132]	; (80044e4 <HAL_RCC_OscConfig+0x788>)
 800445e:	4013      	ands	r3, r2
 8004460:	687a      	ldr	r2, [r7, #4]
 8004462:	6ad1      	ldr	r1, [r2, #44]	; 0x2c
 8004464:	687a      	ldr	r2, [r7, #4]
 8004466:	6b12      	ldr	r2, [r2, #48]	; 0x30
 8004468:	3a01      	subs	r2, #1
 800446a:	0112      	lsls	r2, r2, #4
 800446c:	4311      	orrs	r1, r2
 800446e:	687a      	ldr	r2, [r7, #4]
 8004470:	6b52      	ldr	r2, [r2, #52]	; 0x34
 8004472:	0212      	lsls	r2, r2, #8
 8004474:	4311      	orrs	r1, r2
 8004476:	687a      	ldr	r2, [r7, #4]
 8004478:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 800447a:	0852      	lsrs	r2, r2, #1
 800447c:	3a01      	subs	r2, #1
 800447e:	0552      	lsls	r2, r2, #21
 8004480:	4311      	orrs	r1, r2
 8004482:	687a      	ldr	r2, [r7, #4]
 8004484:	6c12      	ldr	r2, [r2, #64]	; 0x40
 8004486:	0852      	lsrs	r2, r2, #1
 8004488:	3a01      	subs	r2, #1
 800448a:	0652      	lsls	r2, r2, #25
 800448c:	4311      	orrs	r1, r2
 800448e:	687a      	ldr	r2, [r7, #4]
 8004490:	6b92      	ldr	r2, [r2, #56]	; 0x38
 8004492:	06d2      	lsls	r2, r2, #27
 8004494:	430a      	orrs	r2, r1
 8004496:	4912      	ldr	r1, [pc, #72]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 8004498:	4313      	orrs	r3, r2
 800449a:	60cb      	str	r3, [r1, #12]
                                 RCC_OscInitStruct->PLL.PLLQ,
                                 RCC_OscInitStruct->PLL.PLLR);
#endif

            /* Enable the main PLL. */
            __HAL_RCC_PLL_ENABLE();
 800449c:	4b10      	ldr	r3, [pc, #64]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 800449e:	681b      	ldr	r3, [r3, #0]
 80044a0:	4a0f      	ldr	r2, [pc, #60]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 80044a2:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044a6:	6013      	str	r3, [r2, #0]

            /* Enable PLL System Clock output. */
            __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 80044a8:	4b0d      	ldr	r3, [pc, #52]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 80044aa:	68db      	ldr	r3, [r3, #12]
 80044ac:	4a0c      	ldr	r2, [pc, #48]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 80044ae:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044b2:	60d3      	str	r3, [r2, #12]

            /* Get Start Tick*/
            tickstart = HAL_GetTick();
 80044b4:	f7fd fd0c 	bl	8001ed0 <HAL_GetTick>
 80044b8:	6138      	str	r0, [r7, #16]

            /* Wait till PLL is ready */
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044ba:	e008      	b.n	80044ce <HAL_RCC_OscConfig+0x772>
            {
              if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80044bc:	f7fd fd08 	bl	8001ed0 <HAL_GetTick>
 80044c0:	4602      	mov	r2, r0
 80044c2:	693b      	ldr	r3, [r7, #16]
 80044c4:	1ad3      	subs	r3, r2, r3
 80044c6:	2b02      	cmp	r3, #2
 80044c8:	d901      	bls.n	80044ce <HAL_RCC_OscConfig+0x772>
              {
                return HAL_TIMEOUT;
 80044ca:	2303      	movs	r3, #3
 80044cc:	e058      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
            while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044ce:	4b04      	ldr	r3, [pc, #16]	; (80044e0 <HAL_RCC_OscConfig+0x784>)
 80044d0:	681b      	ldr	r3, [r3, #0]
 80044d2:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044d6:	2b00      	cmp	r3, #0
 80044d8:	d0f0      	beq.n	80044bc <HAL_RCC_OscConfig+0x760>
        if(sysclk_source != RCC_CFGR_SWS_PLL)
 80044da:	e050      	b.n	800457e <HAL_RCC_OscConfig+0x822>
          }
        }
        else
        {
          /* PLL is already used as System core clock */
          return HAL_ERROR;
 80044dc:	2301      	movs	r3, #1
 80044de:	e04f      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
 80044e0:	40021000 	.word	0x40021000
 80044e4:	019d800c 	.word	0x019d800c
      }
      else
      {
        /* PLL configuration is unchanged */
        /* Re-enable PLL if it was disabled (ie. low power mode) */
        if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 80044e8:	4b27      	ldr	r3, [pc, #156]	; (8004588 <HAL_RCC_OscConfig+0x82c>)
 80044ea:	681b      	ldr	r3, [r3, #0]
 80044ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80044f0:	2b00      	cmp	r3, #0
 80044f2:	d144      	bne.n	800457e <HAL_RCC_OscConfig+0x822>
        {
          /* Enable the main PLL. */
          __HAL_RCC_PLL_ENABLE();
 80044f4:	4b24      	ldr	r3, [pc, #144]	; (8004588 <HAL_RCC_OscConfig+0x82c>)
 80044f6:	681b      	ldr	r3, [r3, #0]
 80044f8:	4a23      	ldr	r2, [pc, #140]	; (8004588 <HAL_RCC_OscConfig+0x82c>)
 80044fa:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 80044fe:	6013      	str	r3, [r2, #0]

          /* Enable PLL System Clock output. */
          __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8004500:	4b21      	ldr	r3, [pc, #132]	; (8004588 <HAL_RCC_OscConfig+0x82c>)
 8004502:	68db      	ldr	r3, [r3, #12]
 8004504:	4a20      	ldr	r2, [pc, #128]	; (8004588 <HAL_RCC_OscConfig+0x82c>)
 8004506:	f043 7380 	orr.w	r3, r3, #16777216	; 0x1000000
 800450a:	60d3      	str	r3, [r2, #12]

          /* Get Start Tick*/
          tickstart = HAL_GetTick();
 800450c:	f7fd fce0 	bl	8001ed0 <HAL_GetTick>
 8004510:	6138      	str	r0, [r7, #16]

          /* Wait till PLL is ready */
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004512:	e008      	b.n	8004526 <HAL_RCC_OscConfig+0x7ca>
          {
            if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8004514:	f7fd fcdc 	bl	8001ed0 <HAL_GetTick>
 8004518:	4602      	mov	r2, r0
 800451a:	693b      	ldr	r3, [r7, #16]
 800451c:	1ad3      	subs	r3, r2, r3
 800451e:	2b02      	cmp	r3, #2
 8004520:	d901      	bls.n	8004526 <HAL_RCC_OscConfig+0x7ca>
            {
              return HAL_TIMEOUT;
 8004522:	2303      	movs	r3, #3
 8004524:	e02c      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
          while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8004526:	4b18      	ldr	r3, [pc, #96]	; (8004588 <HAL_RCC_OscConfig+0x82c>)
 8004528:	681b      	ldr	r3, [r3, #0]
 800452a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800452e:	2b00      	cmp	r3, #0
 8004530:	d0f0      	beq.n	8004514 <HAL_RCC_OscConfig+0x7b8>
 8004532:	e024      	b.n	800457e <HAL_RCC_OscConfig+0x822>
      }
    }
    else
    {
      /* Check that PLL is not used as system clock or not */
      if(sysclk_source != RCC_CFGR_SWS_PLL)
 8004534:	69bb      	ldr	r3, [r7, #24]
 8004536:	2b0c      	cmp	r3, #12
 8004538:	d01f      	beq.n	800457a <HAL_RCC_OscConfig+0x81e>
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800453a:	4b13      	ldr	r3, [pc, #76]	; (8004588 <HAL_RCC_OscConfig+0x82c>)
 800453c:	681b      	ldr	r3, [r3, #0]
 800453e:	4a12      	ldr	r2, [pc, #72]	; (8004588 <HAL_RCC_OscConfig+0x82c>)
 8004540:	f023 7380 	bic.w	r3, r3, #16777216	; 0x1000000
 8004544:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004546:	f7fd fcc3 	bl	8001ed0 <HAL_GetTick>
 800454a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 800454c:	e008      	b.n	8004560 <HAL_RCC_OscConfig+0x804>
        {
          if((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800454e:	f7fd fcbf 	bl	8001ed0 <HAL_GetTick>
 8004552:	4602      	mov	r2, r0
 8004554:	693b      	ldr	r3, [r7, #16]
 8004556:	1ad3      	subs	r3, r2, r3
 8004558:	2b02      	cmp	r3, #2
 800455a:	d901      	bls.n	8004560 <HAL_RCC_OscConfig+0x804>
          {
            return HAL_TIMEOUT;
 800455c:	2303      	movs	r3, #3
 800455e:	e00f      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
        while(READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8004560:	4b09      	ldr	r3, [pc, #36]	; (8004588 <HAL_RCC_OscConfig+0x82c>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004568:	2b00      	cmp	r3, #0
 800456a:	d1f0      	bne.n	800454e <HAL_RCC_OscConfig+0x7f2>
          }
        }
        /* Unselect main PLL clock source and disable main PLL outputs to save power */
#if defined(RCC_PLLSAI2_SUPPORT)
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_SAI3CLK);
 800456c:	4b06      	ldr	r3, [pc, #24]	; (8004588 <HAL_RCC_OscConfig+0x82c>)
 800456e:	68da      	ldr	r2, [r3, #12]
 8004570:	4905      	ldr	r1, [pc, #20]	; (8004588 <HAL_RCC_OscConfig+0x82c>)
 8004572:	4b06      	ldr	r3, [pc, #24]	; (800458c <HAL_RCC_OscConfig+0x830>)
 8004574:	4013      	ands	r3, r2
 8004576:	60cb      	str	r3, [r1, #12]
 8004578:	e001      	b.n	800457e <HAL_RCC_OscConfig+0x822>
#endif /* RCC_PLLSAI2_SUPPORT */
      }
      else
      {
        /* PLL is already used as System core clock */
        return HAL_ERROR;
 800457a:	2301      	movs	r3, #1
 800457c:	e000      	b.n	8004580 <HAL_RCC_OscConfig+0x824>
      }
    }
  }
  return HAL_OK;
 800457e:	2300      	movs	r3, #0
}
 8004580:	4618      	mov	r0, r3
 8004582:	3720      	adds	r7, #32
 8004584:	46bd      	mov	sp, r7
 8004586:	bd80      	pop	{r7, pc}
 8004588:	40021000 	.word	0x40021000
 800458c:	feeefffc 	.word	0xfeeefffc

08004590 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8004590:	b580      	push	{r7, lr}
 8004592:	b086      	sub	sp, #24
 8004594:	af00      	add	r7, sp, #0
 8004596:	6078      	str	r0, [r7, #4]
 8004598:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800459a:	2300      	movs	r3, #0
 800459c:	617b      	str	r3, [r7, #20]
#endif
  HAL_StatusTypeDef status;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 800459e:	687b      	ldr	r3, [r7, #4]
 80045a0:	2b00      	cmp	r3, #0
 80045a2:	d101      	bne.n	80045a8 <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 80045a4:	2301      	movs	r3, #1
 80045a6:	e11d      	b.n	80047e4 <HAL_RCC_ClockConfig+0x254>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80045a8:	4b90      	ldr	r3, [pc, #576]	; (80047ec <HAL_RCC_ClockConfig+0x25c>)
 80045aa:	681b      	ldr	r3, [r3, #0]
 80045ac:	f003 030f 	and.w	r3, r3, #15
 80045b0:	683a      	ldr	r2, [r7, #0]
 80045b2:	429a      	cmp	r2, r3
 80045b4:	d910      	bls.n	80045d8 <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80045b6:	4b8d      	ldr	r3, [pc, #564]	; (80047ec <HAL_RCC_ClockConfig+0x25c>)
 80045b8:	681b      	ldr	r3, [r3, #0]
 80045ba:	f023 020f 	bic.w	r2, r3, #15
 80045be:	498b      	ldr	r1, [pc, #556]	; (80047ec <HAL_RCC_ClockConfig+0x25c>)
 80045c0:	683b      	ldr	r3, [r7, #0]
 80045c2:	4313      	orrs	r3, r2
 80045c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80045c6:	4b89      	ldr	r3, [pc, #548]	; (80047ec <HAL_RCC_ClockConfig+0x25c>)
 80045c8:	681b      	ldr	r3, [r3, #0]
 80045ca:	f003 030f 	and.w	r3, r3, #15
 80045ce:	683a      	ldr	r2, [r7, #0]
 80045d0:	429a      	cmp	r2, r3
 80045d2:	d001      	beq.n	80045d8 <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 80045d4:	2301      	movs	r3, #1
 80045d6:	e105      	b.n	80047e4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*----------------- HCLK Configuration prior to SYSCLK----------------------*/
  /* Apply higher HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is increased */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80045d8:	687b      	ldr	r3, [r7, #4]
 80045da:	681b      	ldr	r3, [r3, #0]
 80045dc:	f003 0302 	and.w	r3, r3, #2
 80045e0:	2b00      	cmp	r3, #0
 80045e2:	d010      	beq.n	8004606 <HAL_RCC_ClockConfig+0x76>
  {
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));

    if(RCC_ClkInitStruct->AHBCLKDivider > READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 80045e4:	687b      	ldr	r3, [r7, #4]
 80045e6:	689a      	ldr	r2, [r3, #8]
 80045e8:	4b81      	ldr	r3, [pc, #516]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80045ea:	689b      	ldr	r3, [r3, #8]
 80045ec:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80045f0:	429a      	cmp	r2, r3
 80045f2:	d908      	bls.n	8004606 <HAL_RCC_ClockConfig+0x76>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80045f4:	4b7e      	ldr	r3, [pc, #504]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80045f6:	689b      	ldr	r3, [r3, #8]
 80045f8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	689b      	ldr	r3, [r3, #8]
 8004600:	497b      	ldr	r1, [pc, #492]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 8004602:	4313      	orrs	r3, r2
 8004604:	608b      	str	r3, [r1, #8]
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8004606:	687b      	ldr	r3, [r7, #4]
 8004608:	681b      	ldr	r3, [r3, #0]
 800460a:	f003 0301 	and.w	r3, r3, #1
 800460e:	2b00      	cmp	r3, #0
 8004610:	d079      	beq.n	8004706 <HAL_RCC_ClockConfig+0x176>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8004612:	687b      	ldr	r3, [r7, #4]
 8004614:	685b      	ldr	r3, [r3, #4]
 8004616:	2b03      	cmp	r3, #3
 8004618:	d11e      	bne.n	8004658 <HAL_RCC_ClockConfig+0xc8>
    {
      /* Check the PLL ready flag */
      if(READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800461a:	4b75      	ldr	r3, [pc, #468]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 800461c:	681b      	ldr	r3, [r3, #0]
 800461e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8004622:	2b00      	cmp	r3, #0
 8004624:	d101      	bne.n	800462a <HAL_RCC_ClockConfig+0x9a>
      {
        return HAL_ERROR;
 8004626:	2301      	movs	r3, #1
 8004628:	e0dc      	b.n	80047e4 <HAL_RCC_ClockConfig+0x254>
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      if(RCC_GetSysClockFreqFromPLLSource() > 80000000U)
 800462a:	f000 fa09 	bl	8004a40 <RCC_GetSysClockFreqFromPLLSource>
 800462e:	4603      	mov	r3, r0
 8004630:	4a70      	ldr	r2, [pc, #448]	; (80047f4 <HAL_RCC_ClockConfig+0x264>)
 8004632:	4293      	cmp	r3, r2
 8004634:	d946      	bls.n	80046c4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 8004636:	4b6e      	ldr	r3, [pc, #440]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 8004638:	689b      	ldr	r3, [r3, #8]
 800463a:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 800463e:	2b00      	cmp	r3, #0
 8004640:	d140      	bne.n	80046c4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8004642:	4b6b      	ldr	r3, [pc, #428]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 8004644:	689b      	ldr	r3, [r3, #8]
 8004646:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 800464a:	4a69      	ldr	r2, [pc, #420]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 800464c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8004650:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8004652:	2380      	movs	r3, #128	; 0x80
 8004654:	617b      	str	r3, [r7, #20]
 8004656:	e035      	b.n	80046c4 <HAL_RCC_ClockConfig+0x134>
#endif
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8004658:	687b      	ldr	r3, [r7, #4]
 800465a:	685b      	ldr	r3, [r3, #4]
 800465c:	2b02      	cmp	r3, #2
 800465e:	d107      	bne.n	8004670 <HAL_RCC_ClockConfig+0xe0>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8004660:	4b63      	ldr	r3, [pc, #396]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 8004662:	681b      	ldr	r3, [r3, #0]
 8004664:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004668:	2b00      	cmp	r3, #0
 800466a:	d115      	bne.n	8004698 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 800466c:	2301      	movs	r3, #1
 800466e:	e0b9      	b.n	80047e4 <HAL_RCC_ClockConfig+0x254>
        }
      }
      /* MSI is selected as System Clock Source */
      else if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_MSI)
 8004670:	687b      	ldr	r3, [r7, #4]
 8004672:	685b      	ldr	r3, [r3, #4]
 8004674:	2b00      	cmp	r3, #0
 8004676:	d107      	bne.n	8004688 <HAL_RCC_ClockConfig+0xf8>
      {
        /* Check the MSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_MSIRDY) == 0U)
 8004678:	4b5d      	ldr	r3, [pc, #372]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 800467a:	681b      	ldr	r3, [r3, #0]
 800467c:	f003 0302 	and.w	r3, r3, #2
 8004680:	2b00      	cmp	r3, #0
 8004682:	d109      	bne.n	8004698 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004684:	2301      	movs	r3, #1
 8004686:	e0ad      	b.n	80047e4 <HAL_RCC_ClockConfig+0x254>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8004688:	4b59      	ldr	r3, [pc, #356]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 800468a:	681b      	ldr	r3, [r3, #0]
 800468c:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004690:	2b00      	cmp	r3, #0
 8004692:	d101      	bne.n	8004698 <HAL_RCC_ClockConfig+0x108>
        {
          return HAL_ERROR;
 8004694:	2301      	movs	r3, #1
 8004696:	e0a5      	b.n	80047e4 <HAL_RCC_ClockConfig+0x254>
        }
      }
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      if(HAL_RCC_GetSysClockFreq() > 80000000U)
 8004698:	f000 f8b4 	bl	8004804 <HAL_RCC_GetSysClockFreq>
 800469c:	4603      	mov	r3, r0
 800469e:	4a55      	ldr	r2, [pc, #340]	; (80047f4 <HAL_RCC_ClockConfig+0x264>)
 80046a0:	4293      	cmp	r3, r2
 80046a2:	d90f      	bls.n	80046c4 <HAL_RCC_ClockConfig+0x134>
      {
        /* If lowest HCLK prescaler, apply intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
        if(READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)
 80046a4:	4b52      	ldr	r3, [pc, #328]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80046a6:	689b      	ldr	r3, [r3, #8]
 80046a8:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 80046ac:	2b00      	cmp	r3, #0
 80046ae:	d109      	bne.n	80046c4 <HAL_RCC_ClockConfig+0x134>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80046b0:	4b4f      	ldr	r3, [pc, #316]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80046b2:	689b      	ldr	r3, [r3, #8]
 80046b4:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80046b8:	4a4d      	ldr	r2, [pc, #308]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80046ba:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80046be:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80046c0:	2380      	movs	r3, #128	; 0x80
 80046c2:	617b      	str	r3, [r7, #20]
      }
#endif

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 80046c4:	4b4a      	ldr	r3, [pc, #296]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80046c6:	689b      	ldr	r3, [r3, #8]
 80046c8:	f023 0203 	bic.w	r2, r3, #3
 80046cc:	687b      	ldr	r3, [r7, #4]
 80046ce:	685b      	ldr	r3, [r3, #4]
 80046d0:	4947      	ldr	r1, [pc, #284]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80046d2:	4313      	orrs	r3, r2
 80046d4:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 80046d6:	f7fd fbfb 	bl	8001ed0 <HAL_GetTick>
 80046da:	6138      	str	r0, [r7, #16]

    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046dc:	e00a      	b.n	80046f4 <HAL_RCC_ClockConfig+0x164>
    {
      if((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80046de:	f7fd fbf7 	bl	8001ed0 <HAL_GetTick>
 80046e2:	4602      	mov	r2, r0
 80046e4:	693b      	ldr	r3, [r7, #16]
 80046e6:	1ad3      	subs	r3, r2, r3
 80046e8:	f241 3288 	movw	r2, #5000	; 0x1388
 80046ec:	4293      	cmp	r3, r2
 80046ee:	d901      	bls.n	80046f4 <HAL_RCC_ClockConfig+0x164>
      {
        return HAL_TIMEOUT;
 80046f0:	2303      	movs	r3, #3
 80046f2:	e077      	b.n	80047e4 <HAL_RCC_ClockConfig+0x254>
    while(__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80046f4:	4b3e      	ldr	r3, [pc, #248]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80046f6:	689b      	ldr	r3, [r3, #8]
 80046f8:	f003 020c 	and.w	r2, r3, #12
 80046fc:	687b      	ldr	r3, [r7, #4]
 80046fe:	685b      	ldr	r3, [r3, #4]
 8004700:	009b      	lsls	r3, r3, #2
 8004702:	429a      	cmp	r2, r3
 8004704:	d1eb      	bne.n	80046de <HAL_RCC_ClockConfig+0x14e>
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /* Is intermediate HCLK prescaler 2 applied internally, resume with HCLK prescaler 1 */
  if(hpre == RCC_SYSCLK_DIV2)
 8004706:	697b      	ldr	r3, [r7, #20]
 8004708:	2b80      	cmp	r3, #128	; 0x80
 800470a:	d105      	bne.n	8004718 <HAL_RCC_ClockConfig+0x188>
  {
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 800470c:	4b38      	ldr	r3, [pc, #224]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 800470e:	689b      	ldr	r3, [r3, #8]
 8004710:	4a37      	ldr	r2, [pc, #220]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 8004712:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8004716:	6093      	str	r3, [r2, #8]
  }
#endif

  /*----------------- HCLK Configuration after SYSCLK-------------------------*/
  /* Apply lower HCLK prescaler request here to ensure CPU clock is not of of spec when SYSCLK is set */
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8004718:	687b      	ldr	r3, [r7, #4]
 800471a:	681b      	ldr	r3, [r3, #0]
 800471c:	f003 0302 	and.w	r3, r3, #2
 8004720:	2b00      	cmp	r3, #0
 8004722:	d010      	beq.n	8004746 <HAL_RCC_ClockConfig+0x1b6>
  {
    if(RCC_ClkInitStruct->AHBCLKDivider < READ_BIT(RCC->CFGR, RCC_CFGR_HPRE))
 8004724:	687b      	ldr	r3, [r7, #4]
 8004726:	689a      	ldr	r2, [r3, #8]
 8004728:	4b31      	ldr	r3, [pc, #196]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 800472a:	689b      	ldr	r3, [r3, #8]
 800472c:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8004730:	429a      	cmp	r2, r3
 8004732:	d208      	bcs.n	8004746 <HAL_RCC_ClockConfig+0x1b6>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8004734:	4b2e      	ldr	r3, [pc, #184]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 8004736:	689b      	ldr	r3, [r3, #8]
 8004738:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 800473c:	687b      	ldr	r3, [r7, #4]
 800473e:	689b      	ldr	r3, [r3, #8]
 8004740:	492b      	ldr	r1, [pc, #172]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 8004742:	4313      	orrs	r3, r2
 8004744:	608b      	str	r3, [r1, #8]
    }
  }

  /* Allow decreasing of the number of wait states (because of lower CPU frequency expected) */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 8004746:	4b29      	ldr	r3, [pc, #164]	; (80047ec <HAL_RCC_ClockConfig+0x25c>)
 8004748:	681b      	ldr	r3, [r3, #0]
 800474a:	f003 030f 	and.w	r3, r3, #15
 800474e:	683a      	ldr	r2, [r7, #0]
 8004750:	429a      	cmp	r2, r3
 8004752:	d210      	bcs.n	8004776 <HAL_RCC_ClockConfig+0x1e6>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8004754:	4b25      	ldr	r3, [pc, #148]	; (80047ec <HAL_RCC_ClockConfig+0x25c>)
 8004756:	681b      	ldr	r3, [r3, #0]
 8004758:	f023 020f 	bic.w	r2, r3, #15
 800475c:	4923      	ldr	r1, [pc, #140]	; (80047ec <HAL_RCC_ClockConfig+0x25c>)
 800475e:	683b      	ldr	r3, [r7, #0]
 8004760:	4313      	orrs	r3, r2
 8004762:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8004764:	4b21      	ldr	r3, [pc, #132]	; (80047ec <HAL_RCC_ClockConfig+0x25c>)
 8004766:	681b      	ldr	r3, [r3, #0]
 8004768:	f003 030f 	and.w	r3, r3, #15
 800476c:	683a      	ldr	r2, [r7, #0]
 800476e:	429a      	cmp	r2, r3
 8004770:	d001      	beq.n	8004776 <HAL_RCC_ClockConfig+0x1e6>
    {
      return HAL_ERROR;
 8004772:	2301      	movs	r3, #1
 8004774:	e036      	b.n	80047e4 <HAL_RCC_ClockConfig+0x254>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	681b      	ldr	r3, [r3, #0]
 800477a:	f003 0304 	and.w	r3, r3, #4
 800477e:	2b00      	cmp	r3, #0
 8004780:	d008      	beq.n	8004794 <HAL_RCC_ClockConfig+0x204>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8004782:	4b1b      	ldr	r3, [pc, #108]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 8004784:	689b      	ldr	r3, [r3, #8]
 8004786:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 800478a:	687b      	ldr	r3, [r7, #4]
 800478c:	68db      	ldr	r3, [r3, #12]
 800478e:	4918      	ldr	r1, [pc, #96]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 8004790:	4313      	orrs	r3, r2
 8004792:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8004794:	687b      	ldr	r3, [r7, #4]
 8004796:	681b      	ldr	r3, [r3, #0]
 8004798:	f003 0308 	and.w	r3, r3, #8
 800479c:	2b00      	cmp	r3, #0
 800479e:	d009      	beq.n	80047b4 <HAL_RCC_ClockConfig+0x224>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80047a0:	4b13      	ldr	r3, [pc, #76]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80047a2:	689b      	ldr	r3, [r3, #8]
 80047a4:	f423 5260 	bic.w	r2, r3, #14336	; 0x3800
 80047a8:	687b      	ldr	r3, [r7, #4]
 80047aa:	691b      	ldr	r3, [r3, #16]
 80047ac:	00db      	lsls	r3, r3, #3
 80047ae:	4910      	ldr	r1, [pc, #64]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80047b0:	4313      	orrs	r3, r2
 80047b2:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 80047b4:	f000 f826 	bl	8004804 <HAL_RCC_GetSysClockFreq>
 80047b8:	4602      	mov	r2, r0
 80047ba:	4b0d      	ldr	r3, [pc, #52]	; (80047f0 <HAL_RCC_ClockConfig+0x260>)
 80047bc:	689b      	ldr	r3, [r3, #8]
 80047be:	091b      	lsrs	r3, r3, #4
 80047c0:	f003 030f 	and.w	r3, r3, #15
 80047c4:	490c      	ldr	r1, [pc, #48]	; (80047f8 <HAL_RCC_ClockConfig+0x268>)
 80047c6:	5ccb      	ldrb	r3, [r1, r3]
 80047c8:	f003 031f 	and.w	r3, r3, #31
 80047cc:	fa22 f303 	lsr.w	r3, r2, r3
 80047d0:	4a0a      	ldr	r2, [pc, #40]	; (80047fc <HAL_RCC_ClockConfig+0x26c>)
 80047d2:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  status = HAL_InitTick(uwTickPrio);
 80047d4:	4b0a      	ldr	r3, [pc, #40]	; (8004800 <HAL_RCC_ClockConfig+0x270>)
 80047d6:	681b      	ldr	r3, [r3, #0]
 80047d8:	4618      	mov	r0, r3
 80047da:	f7fd fb29 	bl	8001e30 <HAL_InitTick>
 80047de:	4603      	mov	r3, r0
 80047e0:	73fb      	strb	r3, [r7, #15]

  return status;
 80047e2:	7bfb      	ldrb	r3, [r7, #15]
}
 80047e4:	4618      	mov	r0, r3
 80047e6:	3718      	adds	r7, #24
 80047e8:	46bd      	mov	sp, r7
 80047ea:	bd80      	pop	{r7, pc}
 80047ec:	40022000 	.word	0x40022000
 80047f0:	40021000 	.word	0x40021000
 80047f4:	04c4b400 	.word	0x04c4b400
 80047f8:	0800627c 	.word	0x0800627c
 80047fc:	20000000 	.word	0x20000000
 8004800:	20000084 	.word	0x20000084

08004804 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8004804:	b480      	push	{r7}
 8004806:	b089      	sub	sp, #36	; 0x24
 8004808:	af00      	add	r7, sp, #0
  uint32_t msirange = 0U, sysclockfreq = 0U;
 800480a:	2300      	movs	r3, #0
 800480c:	61fb      	str	r3, [r7, #28]
 800480e:	2300      	movs	r3, #0
 8004810:	61bb      	str	r3, [r7, #24]
  uint32_t pllvco, pllsource, pllr, pllm;    /* no init needed */
  uint32_t sysclk_source, pll_oscsource;

  sysclk_source = __HAL_RCC_GET_SYSCLK_SOURCE();
 8004812:	4b3e      	ldr	r3, [pc, #248]	; (800490c <HAL_RCC_GetSysClockFreq+0x108>)
 8004814:	689b      	ldr	r3, [r3, #8]
 8004816:	f003 030c 	and.w	r3, r3, #12
 800481a:	613b      	str	r3, [r7, #16]
  pll_oscsource = __HAL_RCC_GET_PLL_OSCSOURCE();
 800481c:	4b3b      	ldr	r3, [pc, #236]	; (800490c <HAL_RCC_GetSysClockFreq+0x108>)
 800481e:	68db      	ldr	r3, [r3, #12]
 8004820:	f003 0303 	and.w	r3, r3, #3
 8004824:	60fb      	str	r3, [r7, #12]

  if((sysclk_source == RCC_CFGR_SWS_MSI) ||
 8004826:	693b      	ldr	r3, [r7, #16]
 8004828:	2b00      	cmp	r3, #0
 800482a:	d005      	beq.n	8004838 <HAL_RCC_GetSysClockFreq+0x34>
 800482c:	693b      	ldr	r3, [r7, #16]
 800482e:	2b0c      	cmp	r3, #12
 8004830:	d121      	bne.n	8004876 <HAL_RCC_GetSysClockFreq+0x72>
     ((sysclk_source == RCC_CFGR_SWS_PLL) && (pll_oscsource == RCC_PLLSOURCE_MSI)))
 8004832:	68fb      	ldr	r3, [r7, #12]
 8004834:	2b01      	cmp	r3, #1
 8004836:	d11e      	bne.n	8004876 <HAL_RCC_GetSysClockFreq+0x72>
  {
    /* MSI or PLL with MSI source used as system clock source */

    /* Get SYSCLK source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004838:	4b34      	ldr	r3, [pc, #208]	; (800490c <HAL_RCC_GetSysClockFreq+0x108>)
 800483a:	681b      	ldr	r3, [r3, #0]
 800483c:	f003 0308 	and.w	r3, r3, #8
 8004840:	2b00      	cmp	r3, #0
 8004842:	d107      	bne.n	8004854 <HAL_RCC_GetSysClockFreq+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004844:	4b31      	ldr	r3, [pc, #196]	; (800490c <HAL_RCC_GetSysClockFreq+0x108>)
 8004846:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 800484a:	0a1b      	lsrs	r3, r3, #8
 800484c:	f003 030f 	and.w	r3, r3, #15
 8004850:	61fb      	str	r3, [r7, #28]
 8004852:	e005      	b.n	8004860 <HAL_RCC_GetSysClockFreq+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004854:	4b2d      	ldr	r3, [pc, #180]	; (800490c <HAL_RCC_GetSysClockFreq+0x108>)
 8004856:	681b      	ldr	r3, [r3, #0]
 8004858:	091b      	lsrs	r3, r3, #4
 800485a:	f003 030f 	and.w	r3, r3, #15
 800485e:	61fb      	str	r3, [r7, #28]
    }
    /*MSI frequency range in HZ*/
    msirange = MSIRangeTable[msirange];
 8004860:	4a2b      	ldr	r2, [pc, #172]	; (8004910 <HAL_RCC_GetSysClockFreq+0x10c>)
 8004862:	69fb      	ldr	r3, [r7, #28]
 8004864:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004868:	61fb      	str	r3, [r7, #28]

    if(sysclk_source == RCC_CFGR_SWS_MSI)
 800486a:	693b      	ldr	r3, [r7, #16]
 800486c:	2b00      	cmp	r3, #0
 800486e:	d10d      	bne.n	800488c <HAL_RCC_GetSysClockFreq+0x88>
    {
      /* MSI used as system clock source */
      sysclockfreq = msirange;
 8004870:	69fb      	ldr	r3, [r7, #28]
 8004872:	61bb      	str	r3, [r7, #24]
    if(sysclk_source == RCC_CFGR_SWS_MSI)
 8004874:	e00a      	b.n	800488c <HAL_RCC_GetSysClockFreq+0x88>
    }
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSI)
 8004876:	693b      	ldr	r3, [r7, #16]
 8004878:	2b04      	cmp	r3, #4
 800487a:	d102      	bne.n	8004882 <HAL_RCC_GetSysClockFreq+0x7e>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800487c:	4b25      	ldr	r3, [pc, #148]	; (8004914 <HAL_RCC_GetSysClockFreq+0x110>)
 800487e:	61bb      	str	r3, [r7, #24]
 8004880:	e004      	b.n	800488c <HAL_RCC_GetSysClockFreq+0x88>
  }
  else if(sysclk_source == RCC_CFGR_SWS_HSE)
 8004882:	693b      	ldr	r3, [r7, #16]
 8004884:	2b08      	cmp	r3, #8
 8004886:	d101      	bne.n	800488c <HAL_RCC_GetSysClockFreq+0x88>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8004888:	4b23      	ldr	r3, [pc, #140]	; (8004918 <HAL_RCC_GetSysClockFreq+0x114>)
 800488a:	61bb      	str	r3, [r7, #24]
  else
  {
    /* unexpected case: sysclockfreq at 0 */
  }

  if(sysclk_source == RCC_CFGR_SWS_PLL)
 800488c:	693b      	ldr	r3, [r7, #16]
 800488e:	2b0c      	cmp	r3, #12
 8004890:	d134      	bne.n	80048fc <HAL_RCC_GetSysClockFreq+0xf8>
    /* PLL used as system clock  source */

    /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004892:	4b1e      	ldr	r3, [pc, #120]	; (800490c <HAL_RCC_GetSysClockFreq+0x108>)
 8004894:	68db      	ldr	r3, [r3, #12]
 8004896:	f003 0303 	and.w	r3, r3, #3
 800489a:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800489c:	68bb      	ldr	r3, [r7, #8]
 800489e:	2b02      	cmp	r3, #2
 80048a0:	d003      	beq.n	80048aa <HAL_RCC_GetSysClockFreq+0xa6>
 80048a2:	68bb      	ldr	r3, [r7, #8]
 80048a4:	2b03      	cmp	r3, #3
 80048a6:	d003      	beq.n	80048b0 <HAL_RCC_GetSysClockFreq+0xac>
 80048a8:	e005      	b.n	80048b6 <HAL_RCC_GetSysClockFreq+0xb2>
    {
    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
      pllvco = HSI_VALUE;
 80048aa:	4b1a      	ldr	r3, [pc, #104]	; (8004914 <HAL_RCC_GetSysClockFreq+0x110>)
 80048ac:	617b      	str	r3, [r7, #20]
      break;
 80048ae:	e005      	b.n	80048bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = HSE_VALUE;
 80048b0:	4b19      	ldr	r3, [pc, #100]	; (8004918 <HAL_RCC_GetSysClockFreq+0x114>)
 80048b2:	617b      	str	r3, [r7, #20]
      break;
 80048b4:	e002      	b.n	80048bc <HAL_RCC_GetSysClockFreq+0xb8>

    case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    default:
      pllvco = msirange;
 80048b6:	69fb      	ldr	r3, [r7, #28]
 80048b8:	617b      	str	r3, [r7, #20]
      break;
 80048ba:	bf00      	nop
    }
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80048bc:	4b13      	ldr	r3, [pc, #76]	; (800490c <HAL_RCC_GetSysClockFreq+0x108>)
 80048be:	68db      	ldr	r3, [r3, #12]
 80048c0:	091b      	lsrs	r3, r3, #4
 80048c2:	f003 030f 	and.w	r3, r3, #15
 80048c6:	3301      	adds	r3, #1
 80048c8:	607b      	str	r3, [r7, #4]
    pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 80048ca:	4b10      	ldr	r3, [pc, #64]	; (800490c <HAL_RCC_GetSysClockFreq+0x108>)
 80048cc:	68db      	ldr	r3, [r3, #12]
 80048ce:	0a1b      	lsrs	r3, r3, #8
 80048d0:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80048d4:	697a      	ldr	r2, [r7, #20]
 80048d6:	fb03 f202 	mul.w	r2, r3, r2
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80048e0:	617b      	str	r3, [r7, #20]
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80048e2:	4b0a      	ldr	r3, [pc, #40]	; (800490c <HAL_RCC_GetSysClockFreq+0x108>)
 80048e4:	68db      	ldr	r3, [r3, #12]
 80048e6:	0e5b      	lsrs	r3, r3, #25
 80048e8:	f003 0303 	and.w	r3, r3, #3
 80048ec:	3301      	adds	r3, #1
 80048ee:	005b      	lsls	r3, r3, #1
 80048f0:	603b      	str	r3, [r7, #0]
    sysclockfreq = pllvco / pllr;
 80048f2:	697a      	ldr	r2, [r7, #20]
 80048f4:	683b      	ldr	r3, [r7, #0]
 80048f6:	fbb2 f3f3 	udiv	r3, r2, r3
 80048fa:	61bb      	str	r3, [r7, #24]
  }

  return sysclockfreq;
 80048fc:	69bb      	ldr	r3, [r7, #24]
}
 80048fe:	4618      	mov	r0, r3
 8004900:	3724      	adds	r7, #36	; 0x24
 8004902:	46bd      	mov	sp, r7
 8004904:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004908:	4770      	bx	lr
 800490a:	bf00      	nop
 800490c:	40021000 	.word	0x40021000
 8004910:	08006294 	.word	0x08006294
 8004914:	00f42400 	.word	0x00f42400
 8004918:	007a1200 	.word	0x007a1200

0800491c <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 800491c:	b480      	push	{r7}
 800491e:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8004920:	4b03      	ldr	r3, [pc, #12]	; (8004930 <HAL_RCC_GetHCLKFreq+0x14>)
 8004922:	681b      	ldr	r3, [r3, #0]
}
 8004924:	4618      	mov	r0, r3
 8004926:	46bd      	mov	sp, r7
 8004928:	f85d 7b04 	ldr.w	r7, [sp], #4
 800492c:	4770      	bx	lr
 800492e:	bf00      	nop
 8004930:	20000000 	.word	0x20000000

08004934 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8004934:	b580      	push	{r7, lr}
 8004936:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8004938:	f7ff fff0 	bl	800491c <HAL_RCC_GetHCLKFreq>
 800493c:	4602      	mov	r2, r0
 800493e:	4b06      	ldr	r3, [pc, #24]	; (8004958 <HAL_RCC_GetPCLK1Freq+0x24>)
 8004940:	689b      	ldr	r3, [r3, #8]
 8004942:	0a1b      	lsrs	r3, r3, #8
 8004944:	f003 0307 	and.w	r3, r3, #7
 8004948:	4904      	ldr	r1, [pc, #16]	; (800495c <HAL_RCC_GetPCLK1Freq+0x28>)
 800494a:	5ccb      	ldrb	r3, [r1, r3]
 800494c:	f003 031f 	and.w	r3, r3, #31
 8004950:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004954:	4618      	mov	r0, r3
 8004956:	bd80      	pop	{r7, pc}
 8004958:	40021000 	.word	0x40021000
 800495c:	0800628c 	.word	0x0800628c

08004960 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8004960:	b580      	push	{r7, lr}
 8004962:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8004964:	f7ff ffda 	bl	800491c <HAL_RCC_GetHCLKFreq>
 8004968:	4602      	mov	r2, r0
 800496a:	4b06      	ldr	r3, [pc, #24]	; (8004984 <HAL_RCC_GetPCLK2Freq+0x24>)
 800496c:	689b      	ldr	r3, [r3, #8]
 800496e:	0adb      	lsrs	r3, r3, #11
 8004970:	f003 0307 	and.w	r3, r3, #7
 8004974:	4904      	ldr	r1, [pc, #16]	; (8004988 <HAL_RCC_GetPCLK2Freq+0x28>)
 8004976:	5ccb      	ldrb	r3, [r1, r3]
 8004978:	f003 031f 	and.w	r3, r3, #31
 800497c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8004980:	4618      	mov	r0, r3
 8004982:	bd80      	pop	{r7, pc}
 8004984:	40021000 	.word	0x40021000
 8004988:	0800628c 	.word	0x0800628c

0800498c <RCC_SetFlashLatencyFromMSIRange>:
            voltage range.
  * @param  msirange  MSI range value from RCC_MSIRANGE_0 to RCC_MSIRANGE_11
  * @retval HAL status
  */
static HAL_StatusTypeDef RCC_SetFlashLatencyFromMSIRange(uint32_t msirange)
{
 800498c:	b580      	push	{r7, lr}
 800498e:	b086      	sub	sp, #24
 8004990:	af00      	add	r7, sp, #0
 8004992:	6078      	str	r0, [r7, #4]
  uint32_t vos;
  uint32_t latency = FLASH_LATENCY_0;  /* default value 0WS */
 8004994:	2300      	movs	r3, #0
 8004996:	613b      	str	r3, [r7, #16]

  if(__HAL_RCC_PWR_IS_CLK_ENABLED())
 8004998:	4b27      	ldr	r3, [pc, #156]	; (8004a38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 800499a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 800499c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049a0:	2b00      	cmp	r3, #0
 80049a2:	d003      	beq.n	80049ac <RCC_SetFlashLatencyFromMSIRange+0x20>
  {
    vos = HAL_PWREx_GetVoltageRange();
 80049a4:	f7ff f916 	bl	8003bd4 <HAL_PWREx_GetVoltageRange>
 80049a8:	6178      	str	r0, [r7, #20]
 80049aa:	e014      	b.n	80049d6 <RCC_SetFlashLatencyFromMSIRange+0x4a>
  }
  else
  {
    __HAL_RCC_PWR_CLK_ENABLE();
 80049ac:	4b22      	ldr	r3, [pc, #136]	; (8004a38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80049ae:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049b0:	4a21      	ldr	r2, [pc, #132]	; (8004a38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80049b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80049b6:	6593      	str	r3, [r2, #88]	; 0x58
 80049b8:	4b1f      	ldr	r3, [pc, #124]	; (8004a38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80049ba:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80049c0:	60fb      	str	r3, [r7, #12]
 80049c2:	68fb      	ldr	r3, [r7, #12]
    vos = HAL_PWREx_GetVoltageRange();
 80049c4:	f7ff f906 	bl	8003bd4 <HAL_PWREx_GetVoltageRange>
 80049c8:	6178      	str	r0, [r7, #20]
    __HAL_RCC_PWR_CLK_DISABLE();
 80049ca:	4b1b      	ldr	r3, [pc, #108]	; (8004a38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80049cc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 80049ce:	4a1a      	ldr	r2, [pc, #104]	; (8004a38 <RCC_SetFlashLatencyFromMSIRange+0xac>)
 80049d0:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 80049d4:	6593      	str	r3, [r2, #88]	; 0x58
  }

  if(vos == PWR_REGULATOR_VOLTAGE_SCALE1)
 80049d6:	697b      	ldr	r3, [r7, #20]
 80049d8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 80049dc:	d10b      	bne.n	80049f6 <RCC_SetFlashLatencyFromMSIRange+0x6a>
  {
    if(msirange > RCC_MSIRANGE_8)
 80049de:	687b      	ldr	r3, [r7, #4]
 80049e0:	2b80      	cmp	r3, #128	; 0x80
 80049e2:	d913      	bls.n	8004a0c <RCC_SetFlashLatencyFromMSIRange+0x80>
    {
      /* MSI > 16Mhz */
      if(msirange > RCC_MSIRANGE_10)
 80049e4:	687b      	ldr	r3, [r7, #4]
 80049e6:	2ba0      	cmp	r3, #160	; 0xa0
 80049e8:	d902      	bls.n	80049f0 <RCC_SetFlashLatencyFromMSIRange+0x64>
      {
        /* MSI 48Mhz */
        latency = FLASH_LATENCY_2; /* 2WS */
 80049ea:	2302      	movs	r3, #2
 80049ec:	613b      	str	r3, [r7, #16]
 80049ee:	e00d      	b.n	8004a0c <RCC_SetFlashLatencyFromMSIRange+0x80>
      }
      else
      {
        /* MSI 24Mhz or 32Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 80049f0:	2301      	movs	r3, #1
 80049f2:	613b      	str	r3, [r7, #16]
 80049f4:	e00a      	b.n	8004a0c <RCC_SetFlashLatencyFromMSIRange+0x80>
  }
  else
  {
#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || \
    defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
    if(msirange >= RCC_MSIRANGE_8)
 80049f6:	687b      	ldr	r3, [r7, #4]
 80049f8:	2b7f      	cmp	r3, #127	; 0x7f
 80049fa:	d902      	bls.n	8004a02 <RCC_SetFlashLatencyFromMSIRange+0x76>
    {
      /* MSI >= 16Mhz */
      latency = FLASH_LATENCY_2; /* 2WS */
 80049fc:	2302      	movs	r3, #2
 80049fe:	613b      	str	r3, [r7, #16]
 8004a00:	e004      	b.n	8004a0c <RCC_SetFlashLatencyFromMSIRange+0x80>
    }
    else
    {
      if(msirange == RCC_MSIRANGE_7)
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	2b70      	cmp	r3, #112	; 0x70
 8004a06:	d101      	bne.n	8004a0c <RCC_SetFlashLatencyFromMSIRange+0x80>
      {
        /* MSI 8Mhz */
        latency = FLASH_LATENCY_1; /* 1WS */
 8004a08:	2301      	movs	r3, #1
 8004a0a:	613b      	str	r3, [r7, #16]
      /* else MSI < 8Mhz default FLASH_LATENCY_0 0WS */
    }
#endif
  }

  __HAL_FLASH_SET_LATENCY(latency);
 8004a0c:	4b0b      	ldr	r3, [pc, #44]	; (8004a3c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004a0e:	681b      	ldr	r3, [r3, #0]
 8004a10:	f023 020f 	bic.w	r2, r3, #15
 8004a14:	4909      	ldr	r1, [pc, #36]	; (8004a3c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004a16:	693b      	ldr	r3, [r7, #16]
 8004a18:	4313      	orrs	r3, r2
 8004a1a:	600b      	str	r3, [r1, #0]

  /* Check that the new number of wait states is taken into account to access the Flash
     memory by reading the FLASH_ACR register */
  if(__HAL_FLASH_GET_LATENCY() != latency)
 8004a1c:	4b07      	ldr	r3, [pc, #28]	; (8004a3c <RCC_SetFlashLatencyFromMSIRange+0xb0>)
 8004a1e:	681b      	ldr	r3, [r3, #0]
 8004a20:	f003 030f 	and.w	r3, r3, #15
 8004a24:	693a      	ldr	r2, [r7, #16]
 8004a26:	429a      	cmp	r2, r3
 8004a28:	d001      	beq.n	8004a2e <RCC_SetFlashLatencyFromMSIRange+0xa2>
  {
    return HAL_ERROR;
 8004a2a:	2301      	movs	r3, #1
 8004a2c:	e000      	b.n	8004a30 <RCC_SetFlashLatencyFromMSIRange+0xa4>
  }

  return HAL_OK;
 8004a2e:	2300      	movs	r3, #0
}
 8004a30:	4618      	mov	r0, r3
 8004a32:	3718      	adds	r7, #24
 8004a34:	46bd      	mov	sp, r7
 8004a36:	bd80      	pop	{r7, pc}
 8004a38:	40021000 	.word	0x40021000
 8004a3c:	40022000 	.word	0x40022000

08004a40 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8004a40:	b480      	push	{r7}
 8004a42:	b087      	sub	sp, #28
 8004a44:	af00      	add	r7, sp, #0
  uint32_t msirange, pllvco, pllsource, pllr, pllm, sysclockfreq;  /* no init needed */

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE or MSI_VALUE) * PLLN / PLLM
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8004a46:	4b2d      	ldr	r3, [pc, #180]	; (8004afc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a48:	68db      	ldr	r3, [r3, #12]
 8004a4a:	f003 0303 	and.w	r3, r3, #3
 8004a4e:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8004a50:	68fb      	ldr	r3, [r7, #12]
 8004a52:	2b03      	cmp	r3, #3
 8004a54:	d00b      	beq.n	8004a6e <RCC_GetSysClockFreqFromPLLSource+0x2e>
 8004a56:	68fb      	ldr	r3, [r7, #12]
 8004a58:	2b03      	cmp	r3, #3
 8004a5a:	d825      	bhi.n	8004aa8 <RCC_GetSysClockFreqFromPLLSource+0x68>
 8004a5c:	68fb      	ldr	r3, [r7, #12]
 8004a5e:	2b01      	cmp	r3, #1
 8004a60:	d008      	beq.n	8004a74 <RCC_GetSysClockFreqFromPLLSource+0x34>
 8004a62:	68fb      	ldr	r3, [r7, #12]
 8004a64:	2b02      	cmp	r3, #2
 8004a66:	d11f      	bne.n	8004aa8 <RCC_GetSysClockFreqFromPLLSource+0x68>
  {
  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    pllvco = HSI_VALUE;
 8004a68:	4b25      	ldr	r3, [pc, #148]	; (8004b00 <RCC_GetSysClockFreqFromPLLSource+0xc0>)
 8004a6a:	613b      	str	r3, [r7, #16]
    break;
 8004a6c:	e01f      	b.n	8004aae <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = HSE_VALUE;
 8004a6e:	4b25      	ldr	r3, [pc, #148]	; (8004b04 <RCC_GetSysClockFreqFromPLLSource+0xc4>)
 8004a70:	613b      	str	r3, [r7, #16]
    break;
 8004a72:	e01c      	b.n	8004aae <RCC_GetSysClockFreqFromPLLSource+0x6e>

  case RCC_PLLSOURCE_MSI:  /* MSI used as PLL clock source */
    /* Get MSI range source */
    if(READ_BIT(RCC->CR, RCC_CR_MSIRGSEL) == 0U)
 8004a74:	4b21      	ldr	r3, [pc, #132]	; (8004afc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a76:	681b      	ldr	r3, [r3, #0]
 8004a78:	f003 0308 	and.w	r3, r3, #8
 8004a7c:	2b00      	cmp	r3, #0
 8004a7e:	d107      	bne.n	8004a90 <RCC_GetSysClockFreqFromPLLSource+0x50>
    { /* MSISRANGE from RCC_CSR applies */
      msirange = READ_BIT(RCC->CSR, RCC_CSR_MSISRANGE) >> RCC_CSR_MSISRANGE_Pos;
 8004a80:	4b1e      	ldr	r3, [pc, #120]	; (8004afc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a82:	f8d3 3094 	ldr.w	r3, [r3, #148]	; 0x94
 8004a86:	0a1b      	lsrs	r3, r3, #8
 8004a88:	f003 030f 	and.w	r3, r3, #15
 8004a8c:	617b      	str	r3, [r7, #20]
 8004a8e:	e005      	b.n	8004a9c <RCC_GetSysClockFreqFromPLLSource+0x5c>
    }
    else
    { /* MSIRANGE from RCC_CR applies */
      msirange = READ_BIT(RCC->CR, RCC_CR_MSIRANGE) >> RCC_CR_MSIRANGE_Pos;
 8004a90:	4b1a      	ldr	r3, [pc, #104]	; (8004afc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004a92:	681b      	ldr	r3, [r3, #0]
 8004a94:	091b      	lsrs	r3, r3, #4
 8004a96:	f003 030f 	and.w	r3, r3, #15
 8004a9a:	617b      	str	r3, [r7, #20]
    }
    /*MSI frequency range in HZ*/
    pllvco = MSIRangeTable[msirange];
 8004a9c:	4a1a      	ldr	r2, [pc, #104]	; (8004b08 <RCC_GetSysClockFreqFromPLLSource+0xc8>)
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8004aa4:	613b      	str	r3, [r7, #16]
    break;
 8004aa6:	e002      	b.n	8004aae <RCC_GetSysClockFreqFromPLLSource+0x6e>
  default:
    /* unexpected */
    pllvco = 0;
 8004aa8:	2300      	movs	r3, #0
 8004aaa:	613b      	str	r3, [r7, #16]
    break;
 8004aac:	bf00      	nop
  }
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8004aae:	4b13      	ldr	r3, [pc, #76]	; (8004afc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004ab0:	68db      	ldr	r3, [r3, #12]
 8004ab2:	091b      	lsrs	r3, r3, #4
 8004ab4:	f003 030f 	and.w	r3, r3, #15
 8004ab8:	3301      	adds	r3, #1
 8004aba:	60bb      	str	r3, [r7, #8]
  pllvco = (pllvco * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)) / pllm;
 8004abc:	4b0f      	ldr	r3, [pc, #60]	; (8004afc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004abe:	68db      	ldr	r3, [r3, #12]
 8004ac0:	0a1b      	lsrs	r3, r3, #8
 8004ac2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004ac6:	693a      	ldr	r2, [r7, #16]
 8004ac8:	fb03 f202 	mul.w	r2, r3, r2
 8004acc:	68bb      	ldr	r3, [r7, #8]
 8004ace:	fbb2 f3f3 	udiv	r3, r2, r3
 8004ad2:	613b      	str	r3, [r7, #16]
  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8004ad4:	4b09      	ldr	r3, [pc, #36]	; (8004afc <RCC_GetSysClockFreqFromPLLSource+0xbc>)
 8004ad6:	68db      	ldr	r3, [r3, #12]
 8004ad8:	0e5b      	lsrs	r3, r3, #25
 8004ada:	f003 0303 	and.w	r3, r3, #3
 8004ade:	3301      	adds	r3, #1
 8004ae0:	005b      	lsls	r3, r3, #1
 8004ae2:	607b      	str	r3, [r7, #4]
  sysclockfreq = pllvco / pllr;
 8004ae4:	693a      	ldr	r2, [r7, #16]
 8004ae6:	687b      	ldr	r3, [r7, #4]
 8004ae8:	fbb2 f3f3 	udiv	r3, r2, r3
 8004aec:	603b      	str	r3, [r7, #0]

  return sysclockfreq;
 8004aee:	683b      	ldr	r3, [r7, #0]
}
 8004af0:	4618      	mov	r0, r3
 8004af2:	371c      	adds	r7, #28
 8004af4:	46bd      	mov	sp, r7
 8004af6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004afa:	4770      	bx	lr
 8004afc:	40021000 	.word	0x40021000
 8004b00:	00f42400 	.word	0x00f42400
 8004b04:	007a1200 	.word	0x007a1200
 8004b08:	08006294 	.word	0x08006294

08004b0c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8004b0c:	b580      	push	{r7, lr}
 8004b0e:	b086      	sub	sp, #24
 8004b10:	af00      	add	r7, sp, #0
 8004b12:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister, tickstart;     /* no init needed */
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8004b14:	2300      	movs	r3, #0
 8004b16:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8004b18:	2300      	movs	r3, #0
 8004b1a:	74bb      	strb	r3, [r7, #18]
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

#if defined(SAI1)

  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1))
 8004b1c:	687b      	ldr	r3, [r7, #4]
 8004b1e:	681b      	ldr	r3, [r3, #0]
 8004b20:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8004b24:	2b00      	cmp	r3, #0
 8004b26:	d040      	beq.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x9e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLK(PeriphClkInit->Sai1ClockSelection));

    switch(PeriphClkInit->Sai1ClockSelection)
 8004b28:	687b      	ldr	r3, [r7, #4]
 8004b2a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b2c:	2b80      	cmp	r3, #128	; 0x80
 8004b2e:	d02a      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004b30:	2b80      	cmp	r3, #128	; 0x80
 8004b32:	d825      	bhi.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004b34:	2b60      	cmp	r3, #96	; 0x60
 8004b36:	d026      	beq.n	8004b86 <HAL_RCCEx_PeriphCLKConfig+0x7a>
 8004b38:	2b60      	cmp	r3, #96	; 0x60
 8004b3a:	d821      	bhi.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004b3c:	2b40      	cmp	r3, #64	; 0x40
 8004b3e:	d006      	beq.n	8004b4e <HAL_RCCEx_PeriphCLKConfig+0x42>
 8004b40:	2b40      	cmp	r3, #64	; 0x40
 8004b42:	d81d      	bhi.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x74>
 8004b44:	2b00      	cmp	r3, #0
 8004b46:	d009      	beq.n	8004b5c <HAL_RCCEx_PeriphCLKConfig+0x50>
 8004b48:	2b20      	cmp	r3, #32
 8004b4a:	d010      	beq.n	8004b6e <HAL_RCCEx_PeriphCLKConfig+0x62>
 8004b4c:	e018      	b.n	8004b80 <HAL_RCCEx_PeriphCLKConfig+0x74>
    {
    case RCC_SAI1CLKSOURCE_PLL:      /* PLL is used as clock source for SAI1*/
      /* Enable SAI Clock output generated from System PLL . */
#if defined(RCC_PLLSAI2_SUPPORT)
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004b4e:	4b89      	ldr	r3, [pc, #548]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b50:	68db      	ldr	r3, [r3, #12]
 8004b52:	4a88      	ldr	r2, [pc, #544]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b54:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004b58:	60d3      	str	r3, [r2, #12]
#else
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI2CLK);
#endif /* RCC_PLLSAI2_SUPPORT */
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b5a:	e015      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x7c>

    case RCC_SAI1CLKSOURCE_PLLSAI1:  /* PLLSAI1 is used as clock source for SAI1*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004b5c:	687b      	ldr	r3, [r7, #4]
 8004b5e:	3304      	adds	r3, #4
 8004b60:	2100      	movs	r1, #0
 8004b62:	4618      	mov	r0, r3
 8004b64:	f000 fb02 	bl	800516c <RCCEx_PLLSAI1_Config>
 8004b68:	4603      	mov	r3, r0
 8004b6a:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b6c:	e00c      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x7c>

#if defined(RCC_PLLSAI2_SUPPORT)

    case RCC_SAI1CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI1*/
      /* PLLSAI2 input clock, parameters M, N & P configuration clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004b6e:	687b      	ldr	r3, [r7, #4]
 8004b70:	3320      	adds	r3, #32
 8004b72:	2100      	movs	r1, #0
 8004b74:	4618      	mov	r0, r3
 8004b76:	f000 fbed 	bl	8005354 <RCCEx_PLLSAI2_Config>
 8004b7a:	4603      	mov	r3, r0
 8004b7c:	74fb      	strb	r3, [r7, #19]
      /* SAI1 clock source config set later after clock selection check */
      break;
 8004b7e:	e003      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x7c>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI1 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004b80:	2301      	movs	r3, #1
 8004b82:	74fb      	strb	r3, [r7, #19]
      break;
 8004b84:	e000      	b.n	8004b88 <HAL_RCCEx_PeriphCLKConfig+0x7c>
      break;
 8004b86:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004b88:	7cfb      	ldrb	r3, [r7, #19]
 8004b8a:	2b00      	cmp	r3, #0
 8004b8c:	d10b      	bne.n	8004ba6 <HAL_RCCEx_PeriphCLKConfig+0x9a>
    {
      /* Set the source of SAI1 clock*/
      __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8004b8e:	4b79      	ldr	r3, [pc, #484]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b90:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004b94:	f023 02e0 	bic.w	r2, r3, #224	; 0xe0
 8004b98:	687b      	ldr	r3, [r7, #4]
 8004b9a:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8004b9c:	4975      	ldr	r1, [pc, #468]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004b9e:	4313      	orrs	r3, r2
 8004ba0:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004ba4:	e001      	b.n	8004baa <HAL_RCCEx_PeriphCLKConfig+0x9e>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004ba6:	7cfb      	ldrb	r3, [r7, #19]
 8004ba8:	74bb      	strb	r3, [r7, #18]
#endif /* SAI1 */

#if defined(SAI2)

  /*-------------------------- SAI2 clock source configuration ---------------------*/
  if((((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI2) == RCC_PERIPHCLK_SAI2))
 8004baa:	687b      	ldr	r3, [r7, #4]
 8004bac:	681b      	ldr	r3, [r3, #0]
 8004bae:	f403 5380 	and.w	r3, r3, #4096	; 0x1000
 8004bb2:	2b00      	cmp	r3, #0
 8004bb4:	d047      	beq.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x13a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI2CLK(PeriphClkInit->Sai2ClockSelection));

    switch(PeriphClkInit->Sai2ClockSelection)
 8004bb6:	687b      	ldr	r3, [r7, #4]
 8004bb8:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004bba:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bbe:	d030      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004bc0:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8004bc4:	d82a      	bhi.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004bc6:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bca:	d02a      	beq.n	8004c22 <HAL_RCCEx_PeriphCLKConfig+0x116>
 8004bcc:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8004bd0:	d824      	bhi.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004bd2:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bd6:	d008      	beq.n	8004bea <HAL_RCCEx_PeriphCLKConfig+0xde>
 8004bd8:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8004bdc:	d81e      	bhi.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x110>
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d00a      	beq.n	8004bf8 <HAL_RCCEx_PeriphCLKConfig+0xec>
 8004be2:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8004be6:	d010      	beq.n	8004c0a <HAL_RCCEx_PeriphCLKConfig+0xfe>
 8004be8:	e018      	b.n	8004c1c <HAL_RCCEx_PeriphCLKConfig+0x110>
    {
    case RCC_SAI2CLKSOURCE_PLL:      /* PLL is used as clock source for SAI2*/
      /* Enable SAI Clock output generated from System PLL . */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004bea:	4b62      	ldr	r3, [pc, #392]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bec:	68db      	ldr	r3, [r3, #12]
 8004bee:	4a61      	ldr	r2, [pc, #388]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004bf0:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004bf4:	60d3      	str	r3, [r2, #12]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004bf6:	e015      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI1: /* PLLSAI1 is used as clock source for SAI2*/
      /* PLLSAI1 input clock, parameters M, N & P configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_P_UPDATE);
 8004bf8:	687b      	ldr	r3, [r7, #4]
 8004bfa:	3304      	adds	r3, #4
 8004bfc:	2100      	movs	r1, #0
 8004bfe:	4618      	mov	r0, r3
 8004c00:	f000 fab4 	bl	800516c <RCCEx_PLLSAI1_Config>
 8004c04:	4603      	mov	r3, r0
 8004c06:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004c08:	e00c      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x118>

    case RCC_SAI2CLKSOURCE_PLLSAI2:  /* PLLSAI2 is used as clock source for SAI2*/
      /* PLLSAI2 input clock, parameters M, N & P configuration and clock output (PLLSAI2ClockOut) */
      ret = RCCEx_PLLSAI2_Config(&(PeriphClkInit->PLLSAI2), DIVIDER_P_UPDATE);
 8004c0a:	687b      	ldr	r3, [r7, #4]
 8004c0c:	3320      	adds	r3, #32
 8004c0e:	2100      	movs	r1, #0
 8004c10:	4618      	mov	r0, r3
 8004c12:	f000 fb9f 	bl	8005354 <RCCEx_PLLSAI2_Config>
 8004c16:	4603      	mov	r3, r0
 8004c18:	74fb      	strb	r3, [r7, #19]
      /* SAI2 clock source config set later after clock selection check */
      break;
 8004c1a:	e003      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x118>
#endif /* STM32L4P5xx || STM32L4Q5xx || STM32L4R5xx || STM32L4R7xx || STM32L4R9xx || STM32L4S5xx || STM32L4S7xx || STM32L4S9xx */
      /* SAI2 clock source config set later after clock selection check */
      break;

    default:
      ret = HAL_ERROR;
 8004c1c:	2301      	movs	r3, #1
 8004c1e:	74fb      	strb	r3, [r7, #19]
      break;
 8004c20:	e000      	b.n	8004c24 <HAL_RCCEx_PeriphCLKConfig+0x118>
      break;
 8004c22:	bf00      	nop
    }

    if(ret == HAL_OK)
 8004c24:	7cfb      	ldrb	r3, [r7, #19]
 8004c26:	2b00      	cmp	r3, #0
 8004c28:	d10b      	bne.n	8004c42 <HAL_RCCEx_PeriphCLKConfig+0x136>
    {
      /* Set the source of SAI2 clock*/
      __HAL_RCC_SAI2_CONFIG(PeriphClkInit->Sai2ClockSelection);
 8004c2a:	4b52      	ldr	r3, [pc, #328]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c2c:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004c30:	f423 62e0 	bic.w	r2, r3, #1792	; 0x700
 8004c34:	687b      	ldr	r3, [r7, #4]
 8004c36:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8004c38:	494e      	ldr	r1, [pc, #312]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c3a:	4313      	orrs	r3, r2
 8004c3c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
 8004c40:	e001      	b.n	8004c46 <HAL_RCCEx_PeriphCLKConfig+0x13a>
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004c42:	7cfb      	ldrb	r3, [r7, #19]
 8004c44:	74bb      	strb	r3, [r7, #18]
    }
  }
#endif /* SAI2 */

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8004c46:	687b      	ldr	r3, [r7, #4]
 8004c48:	681b      	ldr	r3, [r3, #0]
 8004c4a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8004c4e:	2b00      	cmp	r3, #0
 8004c50:	f000 809f 	beq.w	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x286>
  {
    FlagStatus       pwrclkchanged = RESET;
 8004c54:	2300      	movs	r3, #0
 8004c56:	747b      	strb	r3, [r7, #17]

    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8004c58:	4b46      	ldr	r3, [pc, #280]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c5a:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c5c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d101      	bne.n	8004c68 <HAL_RCCEx_PeriphCLKConfig+0x15c>
 8004c64:	2301      	movs	r3, #1
 8004c66:	e000      	b.n	8004c6a <HAL_RCCEx_PeriphCLKConfig+0x15e>
 8004c68:	2300      	movs	r3, #0
 8004c6a:	2b00      	cmp	r3, #0
 8004c6c:	d00d      	beq.n	8004c8a <HAL_RCCEx_PeriphCLKConfig+0x17e>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8004c6e:	4b41      	ldr	r3, [pc, #260]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c70:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c72:	4a40      	ldr	r2, [pc, #256]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c74:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8004c78:	6593      	str	r3, [r2, #88]	; 0x58
 8004c7a:	4b3e      	ldr	r3, [pc, #248]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004c7c:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004c7e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8004c82:	60bb      	str	r3, [r7, #8]
 8004c84:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8004c86:	2301      	movs	r3, #1
 8004c88:	747b      	strb	r3, [r7, #17]
    }

    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8004c8a:	4b3b      	ldr	r3, [pc, #236]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004c8c:	681b      	ldr	r3, [r3, #0]
 8004c8e:	4a3a      	ldr	r2, [pc, #232]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004c90:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8004c94:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8004c96:	f7fd f91b 	bl	8001ed0 <HAL_GetTick>
 8004c9a:	60f8      	str	r0, [r7, #12]

    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004c9c:	e009      	b.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8004c9e:	f7fd f917 	bl	8001ed0 <HAL_GetTick>
 8004ca2:	4602      	mov	r2, r0
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	1ad3      	subs	r3, r2, r3
 8004ca8:	2b02      	cmp	r3, #2
 8004caa:	d902      	bls.n	8004cb2 <HAL_RCCEx_PeriphCLKConfig+0x1a6>
      {
        ret = HAL_TIMEOUT;
 8004cac:	2303      	movs	r3, #3
 8004cae:	74fb      	strb	r3, [r7, #19]
        break;
 8004cb0:	e005      	b.n	8004cbe <HAL_RCCEx_PeriphCLKConfig+0x1b2>
    while(READ_BIT(PWR->CR1, PWR_CR1_DBP) == 0U)
 8004cb2:	4b31      	ldr	r3, [pc, #196]	; (8004d78 <HAL_RCCEx_PeriphCLKConfig+0x26c>)
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004cba:	2b00      	cmp	r3, #0
 8004cbc:	d0ef      	beq.n	8004c9e <HAL_RCCEx_PeriphCLKConfig+0x192>
      }
    }

    if(ret == HAL_OK)
 8004cbe:	7cfb      	ldrb	r3, [r7, #19]
 8004cc0:	2b00      	cmp	r3, #0
 8004cc2:	d15b      	bne.n	8004d7c <HAL_RCCEx_PeriphCLKConfig+0x270>
    {
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8004cc4:	4b2b      	ldr	r3, [pc, #172]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cc6:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cca:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8004cce:	617b      	str	r3, [r7, #20]

      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8004cd0:	697b      	ldr	r3, [r7, #20]
 8004cd2:	2b00      	cmp	r3, #0
 8004cd4:	d01f      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x20a>
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cdc:	697a      	ldr	r2, [r7, #20]
 8004cde:	429a      	cmp	r2, r3
 8004ce0:	d019      	beq.n	8004d16 <HAL_RCCEx_PeriphCLKConfig+0x20a>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8004ce2:	4b24      	ldr	r3, [pc, #144]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004ce4:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004ce8:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004cec:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8004cee:	4b21      	ldr	r3, [pc, #132]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cf0:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004cf4:	4a1f      	ldr	r2, [pc, #124]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004cf6:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8004cfa:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8004cfe:	4b1d      	ldr	r3, [pc, #116]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d00:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d04:	4a1b      	ldr	r2, [pc, #108]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d06:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8004d0a:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8004d0e:	4a19      	ldr	r2, [pc, #100]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d10:	697b      	ldr	r3, [r7, #20]
 8004d12:	f8c2 3090 	str.w	r3, [r2, #144]	; 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8004d16:	697b      	ldr	r3, [r7, #20]
 8004d18:	f003 0301 	and.w	r3, r3, #1
 8004d1c:	2b00      	cmp	r3, #0
 8004d1e:	d016      	beq.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x242>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8004d20:	f7fd f8d6 	bl	8001ed0 <HAL_GetTick>
 8004d24:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d26:	e00b      	b.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x234>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8004d28:	f7fd f8d2 	bl	8001ed0 <HAL_GetTick>
 8004d2c:	4602      	mov	r2, r0
 8004d2e:	68fb      	ldr	r3, [r7, #12]
 8004d30:	1ad3      	subs	r3, r2, r3
 8004d32:	f241 3288 	movw	r2, #5000	; 0x1388
 8004d36:	4293      	cmp	r3, r2
 8004d38:	d902      	bls.n	8004d40 <HAL_RCCEx_PeriphCLKConfig+0x234>
          {
            ret = HAL_TIMEOUT;
 8004d3a:	2303      	movs	r3, #3
 8004d3c:	74fb      	strb	r3, [r7, #19]
            break;
 8004d3e:	e006      	b.n	8004d4e <HAL_RCCEx_PeriphCLKConfig+0x242>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8004d40:	4b0c      	ldr	r3, [pc, #48]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d42:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d46:	f003 0302 	and.w	r3, r3, #2
 8004d4a:	2b00      	cmp	r3, #0
 8004d4c:	d0ec      	beq.n	8004d28 <HAL_RCCEx_PeriphCLKConfig+0x21c>
          }
        }
      }

      if(ret == HAL_OK)
 8004d4e:	7cfb      	ldrb	r3, [r7, #19]
 8004d50:	2b00      	cmp	r3, #0
 8004d52:	d10c      	bne.n	8004d6e <HAL_RCCEx_PeriphCLKConfig+0x262>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8004d54:	4b07      	ldr	r3, [pc, #28]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d56:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d5a:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004d5e:	687b      	ldr	r3, [r7, #4]
 8004d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	; 0x90
 8004d64:	4903      	ldr	r1, [pc, #12]	; (8004d74 <HAL_RCCEx_PeriphCLKConfig+0x268>)
 8004d66:	4313      	orrs	r3, r2
 8004d68:	f8c1 3090 	str.w	r3, [r1, #144]	; 0x90
 8004d6c:	e008      	b.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x274>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8004d6e:	7cfb      	ldrb	r3, [r7, #19]
 8004d70:	74bb      	strb	r3, [r7, #18]
 8004d72:	e005      	b.n	8004d80 <HAL_RCCEx_PeriphCLKConfig+0x274>
 8004d74:	40021000 	.word	0x40021000
 8004d78:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8004d7c:	7cfb      	ldrb	r3, [r7, #19]
 8004d7e:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8004d80:	7c7b      	ldrb	r3, [r7, #17]
 8004d82:	2b01      	cmp	r3, #1
 8004d84:	d105      	bne.n	8004d92 <HAL_RCCEx_PeriphCLKConfig+0x286>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8004d86:	4ba0      	ldr	r3, [pc, #640]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d88:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004d8a:	4a9f      	ldr	r2, [pc, #636]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004d8c:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8004d90:	6593      	str	r3, [r2, #88]	; 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8004d92:	687b      	ldr	r3, [r7, #4]
 8004d94:	681b      	ldr	r3, [r3, #0]
 8004d96:	f003 0301 	and.w	r3, r3, #1
 8004d9a:	2b00      	cmp	r3, #0
 8004d9c:	d00a      	beq.n	8004db4 <HAL_RCCEx_PeriphCLKConfig+0x2a8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8004d9e:	4b9a      	ldr	r3, [pc, #616]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004da0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004da4:	f023 0203 	bic.w	r2, r3, #3
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004dac:	4996      	ldr	r1, [pc, #600]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dae:	4313      	orrs	r3, r2
 8004db0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8004db4:	687b      	ldr	r3, [r7, #4]
 8004db6:	681b      	ldr	r3, [r3, #0]
 8004db8:	f003 0302 	and.w	r3, r3, #2
 8004dbc:	2b00      	cmp	r3, #0
 8004dbe:	d00a      	beq.n	8004dd6 <HAL_RCCEx_PeriphCLKConfig+0x2ca>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8004dc0:	4b91      	ldr	r3, [pc, #580]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004dc6:	f023 020c 	bic.w	r2, r3, #12
 8004dca:	687b      	ldr	r3, [r7, #4]
 8004dcc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8004dce:	498e      	ldr	r1, [pc, #568]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004dd0:	4313      	orrs	r3, r2
 8004dd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8004dd6:	687b      	ldr	r3, [r7, #4]
 8004dd8:	681b      	ldr	r3, [r3, #0]
 8004dda:	f003 0304 	and.w	r3, r3, #4
 8004dde:	2b00      	cmp	r3, #0
 8004de0:	d00a      	beq.n	8004df8 <HAL_RCCEx_PeriphCLKConfig+0x2ec>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8004de2:	4b89      	ldr	r3, [pc, #548]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004de4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004de8:	f023 0230 	bic.w	r2, r3, #48	; 0x30
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004df0:	4985      	ldr	r1, [pc, #532]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004df2:	4313      	orrs	r3, r2
 8004df4:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* USART3 */

#if defined(UART4)

  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8004df8:	687b      	ldr	r3, [r7, #4]
 8004dfa:	681b      	ldr	r3, [r3, #0]
 8004dfc:	f003 0308 	and.w	r3, r3, #8
 8004e00:	2b00      	cmp	r3, #0
 8004e02:	d00a      	beq.n	8004e1a <HAL_RCCEx_PeriphCLKConfig+0x30e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8004e04:	4b80      	ldr	r3, [pc, #512]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e06:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e0a:	f023 02c0 	bic.w	r2, r3, #192	; 0xc0
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8004e12:	497d      	ldr	r1, [pc, #500]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e14:	4313      	orrs	r3, r2
 8004e16:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f003 0310 	and.w	r3, r3, #16
 8004e22:	2b00      	cmp	r3, #0
 8004e24:	d00a      	beq.n	8004e3c <HAL_RCCEx_PeriphCLKConfig+0x330>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8004e26:	4b78      	ldr	r3, [pc, #480]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e28:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e2c:	f423 7240 	bic.w	r2, r3, #768	; 0x300
 8004e30:	687b      	ldr	r3, [r7, #4]
 8004e32:	6cdb      	ldr	r3, [r3, #76]	; 0x4c
 8004e34:	4974      	ldr	r1, [pc, #464]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e36:	4313      	orrs	r3, r2
 8004e38:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	681b      	ldr	r3, [r3, #0]
 8004e40:	f003 0320 	and.w	r3, r3, #32
 8004e44:	2b00      	cmp	r3, #0
 8004e46:	d00a      	beq.n	8004e5e <HAL_RCCEx_PeriphCLKConfig+0x352>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUART1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8004e48:	4b6f      	ldr	r3, [pc, #444]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e4a:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e4e:	f423 6240 	bic.w	r2, r3, #3072	; 0xc00
 8004e52:	687b      	ldr	r3, [r7, #4]
 8004e54:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004e56:	496c      	ldr	r1, [pc, #432]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e58:	4313      	orrs	r3, r2
 8004e5a:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == (RCC_PERIPHCLK_LPTIM1))
 8004e5e:	687b      	ldr	r3, [r7, #4]
 8004e60:	681b      	ldr	r3, [r3, #0]
 8004e62:	f403 7300 	and.w	r3, r3, #512	; 0x200
 8004e66:	2b00      	cmp	r3, #0
 8004e68:	d00a      	beq.n	8004e80 <HAL_RCCEx_PeriphCLKConfig+0x374>
  {
    assert_param(IS_RCC_LPTIM1CLK(PeriphClkInit->Lptim1ClockSelection));
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8004e6a:	4b67      	ldr	r3, [pc, #412]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e6c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e70:	f423 2240 	bic.w	r2, r3, #786432	; 0xc0000
 8004e74:	687b      	ldr	r3, [r7, #4]
 8004e76:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 8004e78:	4963      	ldr	r1, [pc, #396]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e7a:	4313      	orrs	r3, r2
 8004e7c:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- LPTIM2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM2) == (RCC_PERIPHCLK_LPTIM2))
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 8004e88:	2b00      	cmp	r3, #0
 8004e8a:	d00a      	beq.n	8004ea2 <HAL_RCCEx_PeriphCLKConfig+0x396>
  {
    assert_param(IS_RCC_LPTIM2CLK(PeriphClkInit->Lptim2ClockSelection));
    __HAL_RCC_LPTIM2_CONFIG(PeriphClkInit->Lptim2ClockSelection);
 8004e8c:	4b5e      	ldr	r3, [pc, #376]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004e92:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8004e96:	687b      	ldr	r3, [r7, #4]
 8004e98:	6e9b      	ldr	r3, [r3, #104]	; 0x68
 8004e9a:	495b      	ldr	r1, [pc, #364]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004e9c:	4313      	orrs	r3, r2
 8004e9e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8004ea2:	687b      	ldr	r3, [r7, #4]
 8004ea4:	681b      	ldr	r3, [r3, #0]
 8004ea6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004eaa:	2b00      	cmp	r3, #0
 8004eac:	d00a      	beq.n	8004ec4 <HAL_RCCEx_PeriphCLKConfig+0x3b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8004eae:	4b56      	ldr	r3, [pc, #344]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004eb0:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004eb4:	f423 5240 	bic.w	r2, r3, #12288	; 0x3000
 8004eb8:	687b      	ldr	r3, [r7, #4]
 8004eba:	6d5b      	ldr	r3, [r3, #84]	; 0x54
 8004ebc:	4952      	ldr	r1, [pc, #328]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ebe:	4313      	orrs	r3, r2
 8004ec0:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C2)

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8004ec4:	687b      	ldr	r3, [r7, #4]
 8004ec6:	681b      	ldr	r3, [r3, #0]
 8004ec8:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d00a      	beq.n	8004ee6 <HAL_RCCEx_PeriphCLKConfig+0x3da>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8004ed0:	4b4d      	ldr	r3, [pc, #308]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ed2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ed6:	f423 4240 	bic.w	r2, r3, #49152	; 0xc000
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8004ede:	494a      	ldr	r1, [pc, #296]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ee0:	4313      	orrs	r3, r2
 8004ee2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#endif /* I2C2 */

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8004eee:	2b00      	cmp	r3, #0
 8004ef0:	d00a      	beq.n	8004f08 <HAL_RCCEx_PeriphCLKConfig+0x3fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8004ef2:	4b45      	ldr	r3, [pc, #276]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ef4:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004ef8:	f423 3240 	bic.w	r2, r3, #196608	; 0x30000
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 8004f00:	4941      	ldr	r1, [pc, #260]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f02:	4313      	orrs	r3, r2
 8004f04:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88
  }

#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8004f08:	687b      	ldr	r3, [r7, #4]
 8004f0a:	681b      	ldr	r3, [r3, #0]
 8004f0c:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d00a      	beq.n	8004f2a <HAL_RCCEx_PeriphCLKConfig+0x41e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8004f14:	4b3c      	ldr	r3, [pc, #240]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f16:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004f1a:	f023 0203 	bic.w	r2, r3, #3
 8004f1e:	687b      	ldr	r3, [r7, #4]
 8004f20:	6e1b      	ldr	r3, [r3, #96]	; 0x60
 8004f22:	4939      	ldr	r1, [pc, #228]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f24:	4313      	orrs	r3, r2
 8004f26:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* I2C4 */

#if defined(USB_OTG_FS) || defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	f403 5300 	and.w	r3, r3, #8192	; 0x2000
 8004f32:	2b00      	cmp	r3, #0
 8004f34:	d028      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x47c>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8004f36:	4b34      	ldr	r3, [pc, #208]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f38:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004f3c:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004f40:	687b      	ldr	r3, [r7, #4]
 8004f42:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f44:	4930      	ldr	r1, [pc, #192]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f46:	4313      	orrs	r3, r2
 8004f48:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8004f4c:	687b      	ldr	r3, [r7, #4]
 8004f4e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f50:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004f54:	d106      	bne.n	8004f64 <HAL_RCCEx_PeriphCLKConfig+0x458>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004f56:	4b2c      	ldr	r3, [pc, #176]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f58:	68db      	ldr	r3, [r3, #12]
 8004f5a:	4a2b      	ldr	r2, [pc, #172]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004f5c:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004f60:	60d3      	str	r3, [r2, #12]
 8004f62:	e011      	b.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x47c>
    }
    else
    {
#if defined(RCC_PLLSAI1_SUPPORT)
      if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLLSAI1)
 8004f64:	687b      	ldr	r3, [r7, #4]
 8004f66:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8004f68:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8004f6c:	d10c      	bne.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x47c>
      {
        /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
        ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8004f6e:	687b      	ldr	r3, [r7, #4]
 8004f70:	3304      	adds	r3, #4
 8004f72:	2101      	movs	r1, #1
 8004f74:	4618      	mov	r0, r3
 8004f76:	f000 f8f9 	bl	800516c <RCCEx_PLLSAI1_Config>
 8004f7a:	4603      	mov	r3, r0
 8004f7c:	74fb      	strb	r3, [r7, #19]

        if(ret != HAL_OK)
 8004f7e:	7cfb      	ldrb	r3, [r7, #19]
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d001      	beq.n	8004f88 <HAL_RCCEx_PeriphCLKConfig+0x47c>
        {
          /* set overall return value */
          status = ret;
 8004f84:	7cfb      	ldrb	r3, [r7, #19]
 8004f86:	74bb      	strb	r3, [r7, #18]
#endif /* USB_OTG_FS || USB */

#if defined(SDMMC1)

  /*-------------------------- SDMMC1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SDMMC1) == (RCC_PERIPHCLK_SDMMC1))
 8004f88:	687b      	ldr	r3, [r7, #4]
 8004f8a:	681b      	ldr	r3, [r3, #0]
 8004f8c:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 8004f90:	2b00      	cmp	r3, #0
 8004f92:	d04d      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x524>
  {
    assert_param(IS_RCC_SDMMC1CLKSOURCE(PeriphClkInit->Sdmmc1ClockSelection));
    __HAL_RCC_SDMMC1_CONFIG(PeriphClkInit->Sdmmc1ClockSelection);
 8004f94:	687b      	ldr	r3, [r7, #4]
 8004f96:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004f98:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004f9c:	d108      	bne.n	8004fb0 <HAL_RCCEx_PeriphCLKConfig+0x4a4>
 8004f9e:	4b1a      	ldr	r3, [pc, #104]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fa0:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004fa4:	4a18      	ldr	r2, [pc, #96]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fa6:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8004faa:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004fae:	e012      	b.n	8004fd6 <HAL_RCCEx_PeriphCLKConfig+0x4ca>
 8004fb0:	4b15      	ldr	r3, [pc, #84]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fb2:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8004fb6:	4a14      	ldr	r2, [pc, #80]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fb8:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 8004fbc:	f8c2 309c 	str.w	r3, [r2, #156]	; 0x9c
 8004fc0:	4b11      	ldr	r3, [pc, #68]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fc2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8004fc6:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8004fca:	687b      	ldr	r3, [r7, #4]
 8004fcc:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fce:	490e      	ldr	r1, [pc, #56]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fd0:	4313      	orrs	r3, r2
 8004fd2:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLL)   /* PLL "Q" ? */
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004fda:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 8004fde:	d106      	bne.n	8004fee <HAL_RCCEx_PeriphCLKConfig+0x4e2>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8004fe0:	4b09      	ldr	r3, [pc, #36]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fe2:	68db      	ldr	r3, [r3, #12]
 8004fe4:	4a08      	ldr	r2, [pc, #32]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004fe6:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8004fea:	60d3      	str	r3, [r2, #12]
 8004fec:	e020      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x524>
    }
#if defined(RCC_CCIPR2_SDMMCSEL)
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLP) /* PLL "P" ? */
 8004fee:	687b      	ldr	r3, [r7, #4]
 8004ff0:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8004ff2:	f5b3 4f80 	cmp.w	r3, #16384	; 0x4000
 8004ff6:	d109      	bne.n	800500c <HAL_RCCEx_PeriphCLKConfig+0x500>
    {
      /* Enable PLLSAI3CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SAI3CLK);
 8004ff8:	4b03      	ldr	r3, [pc, #12]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ffa:	68db      	ldr	r3, [r3, #12]
 8004ffc:	4a02      	ldr	r2, [pc, #8]	; (8005008 <HAL_RCCEx_PeriphCLKConfig+0x4fc>)
 8004ffe:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8005002:	60d3      	str	r3, [r2, #12]
 8005004:	e014      	b.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x524>
 8005006:	bf00      	nop
 8005008:	40021000 	.word	0x40021000
    }
#endif
    else if(PeriphClkInit->Sdmmc1ClockSelection == RCC_SDMMC1CLKSOURCE_PLLSAI1)
 800500c:	687b      	ldr	r3, [r7, #4]
 800500e:	6f9b      	ldr	r3, [r3, #120]	; 0x78
 8005010:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005014:	d10c      	bne.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x524>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005016:	687b      	ldr	r3, [r7, #4]
 8005018:	3304      	adds	r3, #4
 800501a:	2101      	movs	r1, #1
 800501c:	4618      	mov	r0, r3
 800501e:	f000 f8a5 	bl	800516c <RCCEx_PLLSAI1_Config>
 8005022:	4603      	mov	r3, r0
 8005024:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005026:	7cfb      	ldrb	r3, [r7, #19]
 8005028:	2b00      	cmp	r3, #0
 800502a:	d001      	beq.n	8005030 <HAL_RCCEx_PeriphCLKConfig+0x524>
      {
        /* set overall return value */
        status = ret;
 800502c:	7cfb      	ldrb	r3, [r7, #19]
 800502e:	74bb      	strb	r3, [r7, #18]
  }

#endif /* SDMMC1 */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8005030:	687b      	ldr	r3, [r7, #4]
 8005032:	681b      	ldr	r3, [r3, #0]
 8005034:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 8005038:	2b00      	cmp	r3, #0
 800503a:	d028      	beq.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x582>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 800503c:	4b4a      	ldr	r3, [pc, #296]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800503e:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005042:	f023 6240 	bic.w	r2, r3, #201326592	; 0xc000000
 8005046:	687b      	ldr	r3, [r7, #4]
 8005048:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800504a:	4947      	ldr	r1, [pc, #284]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800504c:	4313      	orrs	r3, r2
 800504e:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8005052:	687b      	ldr	r3, [r7, #4]
 8005054:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 8005056:	f1b3 6f00 	cmp.w	r3, #134217728	; 0x8000000
 800505a:	d106      	bne.n	800506a <HAL_RCCEx_PeriphCLKConfig+0x55e>
    {
      /* Enable PLL48M1CLK output clock */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800505c:	4b42      	ldr	r3, [pc, #264]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800505e:	68db      	ldr	r3, [r3, #12]
 8005060:	4a41      	ldr	r2, [pc, #260]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005062:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 8005066:	60d3      	str	r3, [r2, #12]
 8005068:	e011      	b.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x582>
    }
#if defined(RCC_PLLSAI1_SUPPORT)
    else if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLLSAI1)
 800506a:	687b      	ldr	r3, [r7, #4]
 800506c:	6fdb      	ldr	r3, [r3, #124]	; 0x7c
 800506e:	f1b3 6f80 	cmp.w	r3, #67108864	; 0x4000000
 8005072:	d10c      	bne.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x582>
    {
      /* PLLSAI1 input clock, parameters M, N & Q configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_Q_UPDATE);
 8005074:	687b      	ldr	r3, [r7, #4]
 8005076:	3304      	adds	r3, #4
 8005078:	2101      	movs	r1, #1
 800507a:	4618      	mov	r0, r3
 800507c:	f000 f876 	bl	800516c <RCCEx_PLLSAI1_Config>
 8005080:	4603      	mov	r3, r0
 8005082:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 8005084:	7cfb      	ldrb	r3, [r7, #19]
 8005086:	2b00      	cmp	r3, #0
 8005088:	d001      	beq.n	800508e <HAL_RCCEx_PeriphCLKConfig+0x582>
      {
        /* set overall return value */
        status = ret;
 800508a:	7cfb      	ldrb	r3, [r7, #19]
 800508c:	74bb      	strb	r3, [r7, #18]
    }
  }

  /*-------------------------- ADC clock source configuration ----------------------*/
#if !defined(STM32L412xx) && !defined(STM32L422xx)
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC) == RCC_PERIPHCLK_ADC)
 800508e:	687b      	ldr	r3, [r7, #4]
 8005090:	681b      	ldr	r3, [r3, #0]
 8005092:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8005096:	2b00      	cmp	r3, #0
 8005098:	d01e      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADCCLKSOURCE(PeriphClkInit->AdcClockSelection));

    /* Configure the ADC interface clock source */
    __HAL_RCC_ADC_CONFIG(PeriphClkInit->AdcClockSelection);
 800509a:	4b33      	ldr	r3, [pc, #204]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800509c:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80050a0:	f023 5240 	bic.w	r2, r3, #805306368	; 0x30000000
 80050a4:	687b      	ldr	r3, [r7, #4]
 80050a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050aa:	492f      	ldr	r1, [pc, #188]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050ac:	4313      	orrs	r3, r2
 80050ae:	f8c1 3088 	str.w	r3, [r1, #136]	; 0x88

#if defined(RCC_PLLSAI1_SUPPORT)
    if(PeriphClkInit->AdcClockSelection == RCC_ADCCLKSOURCE_PLLSAI1)
 80050b2:	687b      	ldr	r3, [r7, #4]
 80050b4:	f8d3 3080 	ldr.w	r3, [r3, #128]	; 0x80
 80050b8:	f1b3 5f80 	cmp.w	r3, #268435456	; 0x10000000
 80050bc:	d10c      	bne.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
    {
      /* PLLSAI1 input clock, parameters M, N & R configuration and clock output (PLLSAI1ClockOut) */
      ret = RCCEx_PLLSAI1_Config(&(PeriphClkInit->PLLSAI1), DIVIDER_R_UPDATE);
 80050be:	687b      	ldr	r3, [r7, #4]
 80050c0:	3304      	adds	r3, #4
 80050c2:	2102      	movs	r1, #2
 80050c4:	4618      	mov	r0, r3
 80050c6:	f000 f851 	bl	800516c <RCCEx_PLLSAI1_Config>
 80050ca:	4603      	mov	r3, r0
 80050cc:	74fb      	strb	r3, [r7, #19]

      if(ret != HAL_OK)
 80050ce:	7cfb      	ldrb	r3, [r7, #19]
 80050d0:	2b00      	cmp	r3, #0
 80050d2:	d001      	beq.n	80050d8 <HAL_RCCEx_PeriphCLKConfig+0x5cc>
      {
        /* set overall return value */
        status = ret;
 80050d4:	7cfb      	ldrb	r3, [r7, #19]
 80050d6:	74bb      	strb	r3, [r7, #18]
#endif /* SWPMI1 */

#if defined(DFSDM1_Filter0)

  /*-------------------------- DFSDM1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1) == RCC_PERIPHCLK_DFSDM1)
 80050d8:	687b      	ldr	r3, [r7, #4]
 80050da:	681b      	ldr	r3, [r3, #0]
 80050dc:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 80050e0:	2b00      	cmp	r3, #0
 80050e2:	d00b      	beq.n	80050fc <HAL_RCCEx_PeriphCLKConfig+0x5f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1CLKSOURCE(PeriphClkInit->Dfsdm1ClockSelection));

    /* Configure the DFSDM1 interface clock source */
    __HAL_RCC_DFSDM1_CONFIG(PeriphClkInit->Dfsdm1ClockSelection);
 80050e4:	4b20      	ldr	r3, [pc, #128]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050e6:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 80050ea:	f023 0204 	bic.w	r2, r3, #4
 80050ee:	687b      	ldr	r3, [r7, #4]
 80050f0:	f8d3 3084 	ldr.w	r3, [r3, #132]	; 0x84
 80050f4:	491c      	ldr	r1, [pc, #112]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 80050f6:	4313      	orrs	r3, r2
 80050f8:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
  }

#if defined(STM32L4P5xx) || defined(STM32L4Q5xx) || defined(STM32L4R5xx) || defined(STM32L4R7xx) || defined(STM32L4R9xx) || defined(STM32L4S5xx) || defined(STM32L4S7xx) || defined(STM32L4S9xx)
  /*-------------------------- DFSDM1 audio clock source configuration -------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_DFSDM1AUDIO) == RCC_PERIPHCLK_DFSDM1AUDIO)
 80050fc:	687b      	ldr	r3, [r7, #4]
 80050fe:	681b      	ldr	r3, [r3, #0]
 8005100:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8005104:	2b00      	cmp	r3, #0
 8005106:	d00b      	beq.n	8005120 <HAL_RCCEx_PeriphCLKConfig+0x614>
  {
    /* Check the parameters */
    assert_param(IS_RCC_DFSDM1AUDIOCLKSOURCE(PeriphClkInit->Dfsdm1AudioClockSelection));

    /* Configure the DFSDM1 interface audio clock source */
    __HAL_RCC_DFSDM1AUDIO_CONFIG(PeriphClkInit->Dfsdm1AudioClockSelection);
 8005108:	4b17      	ldr	r3, [pc, #92]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800510a:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 800510e:	f023 0218 	bic.w	r2, r3, #24
 8005112:	687b      	ldr	r3, [r7, #4]
 8005114:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005118:	4913      	ldr	r1, [pc, #76]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800511a:	4313      	orrs	r3, r2
 800511c:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c
#endif /* DSI */

#if defined(OCTOSPI1) || defined(OCTOSPI2)

  /*-------------------------- OctoSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_OSPI) == RCC_PERIPHCLK_OSPI)
 8005120:	687b      	ldr	r3, [r7, #4]
 8005122:	681b      	ldr	r3, [r3, #0]
 8005124:	f003 7380 	and.w	r3, r3, #16777216	; 0x1000000
 8005128:	2b00      	cmp	r3, #0
 800512a:	d017      	beq.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x650>
  {
    /* Check the parameters */
    assert_param(IS_RCC_OSPICLKSOURCE(PeriphClkInit->OspiClockSelection));

    /* Configure the OctoSPI clock source */
    __HAL_RCC_OSPI_CONFIG(PeriphClkInit->OspiClockSelection);
 800512c:	4b0e      	ldr	r3, [pc, #56]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800512e:	f8d3 309c 	ldr.w	r3, [r3, #156]	; 0x9c
 8005132:	f423 1240 	bic.w	r2, r3, #3145728	; 0x300000
 8005136:	687b      	ldr	r3, [r7, #4]
 8005138:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800513c:	490a      	ldr	r1, [pc, #40]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 800513e:	4313      	orrs	r3, r2
 8005140:	f8c1 309c 	str.w	r3, [r1, #156]	; 0x9c

    if(PeriphClkInit->OspiClockSelection == RCC_OSPICLKSOURCE_PLL)
 8005144:	687b      	ldr	r3, [r7, #4]
 8005146:	f8d3 308c 	ldr.w	r3, [r3, #140]	; 0x8c
 800514a:	f5b3 1f00 	cmp.w	r3, #2097152	; 0x200000
 800514e:	d105      	bne.n	800515c <HAL_RCCEx_PeriphCLKConfig+0x650>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8005150:	4b05      	ldr	r3, [pc, #20]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005152:	68db      	ldr	r3, [r3, #12]
 8005154:	4a04      	ldr	r2, [pc, #16]	; (8005168 <HAL_RCCEx_PeriphCLKConfig+0x65c>)
 8005156:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800515a:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* OCTOSPI1 || OCTOSPI2 */

  return status;
 800515c:	7cbb      	ldrb	r3, [r7, #18]
}
 800515e:	4618      	mov	r0, r3
 8005160:	3718      	adds	r7, #24
 8005162:	46bd      	mov	sp, r7
 8005164:	bd80      	pop	{r7, pc}
 8005166:	bf00      	nop
 8005168:	40021000 	.word	0x40021000

0800516c <RCCEx_PLLSAI1_Config>:
  * @note   PLLSAI1 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI1_Config(RCC_PLLSAI1InitTypeDef *PllSai1, uint32_t Divider)
{
 800516c:	b580      	push	{r7, lr}
 800516e:	b084      	sub	sp, #16
 8005170:	af00      	add	r7, sp, #0
 8005172:	6078      	str	r0, [r7, #4]
 8005174:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 8005176:	2300      	movs	r3, #0
 8005178:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI1M_VALUE(PllSai1->PLLSAI1M));
  assert_param(IS_RCC_PLLSAI1N_VALUE(PllSai1->PLLSAI1N));
  assert_param(IS_RCC_PLLSAI1CLOCKOUT_VALUE(PllSai1->PLLSAI1ClockOut));

  /* Check that PLLSAI1 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 800517a:	4b72      	ldr	r3, [pc, #456]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 800517c:	68db      	ldr	r3, [r3, #12]
 800517e:	f003 0303 	and.w	r3, r3, #3
 8005182:	2b00      	cmp	r3, #0
 8005184:	d00e      	beq.n	80051a4 <RCCEx_PLLSAI1_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai1->PLLSAI1Source)
 8005186:	4b6f      	ldr	r3, [pc, #444]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005188:	68db      	ldr	r3, [r3, #12]
 800518a:	f003 0203 	and.w	r2, r3, #3
 800518e:	687b      	ldr	r3, [r7, #4]
 8005190:	681b      	ldr	r3, [r3, #0]
 8005192:	429a      	cmp	r2, r3
 8005194:	d103      	bne.n	800519e <RCCEx_PLLSAI1_Config+0x32>
       ||
       (PllSai1->PLLSAI1Source == RCC_PLLSOURCE_NONE)
 8005196:	687b      	ldr	r3, [r7, #4]
 8005198:	681b      	ldr	r3, [r3, #0]
       ||
 800519a:	2b00      	cmp	r3, #0
 800519c:	d142      	bne.n	8005224 <RCCEx_PLLSAI1_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai1->PLLSAI1M)
#endif
      )
    {
      status = HAL_ERROR;
 800519e:	2301      	movs	r3, #1
 80051a0:	73fb      	strb	r3, [r7, #15]
 80051a2:	e03f      	b.n	8005224 <RCCEx_PLLSAI1_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI1 clock source availability */
    switch(PllSai1->PLLSAI1Source)
 80051a4:	687b      	ldr	r3, [r7, #4]
 80051a6:	681b      	ldr	r3, [r3, #0]
 80051a8:	2b03      	cmp	r3, #3
 80051aa:	d018      	beq.n	80051de <RCCEx_PLLSAI1_Config+0x72>
 80051ac:	2b03      	cmp	r3, #3
 80051ae:	d825      	bhi.n	80051fc <RCCEx_PLLSAI1_Config+0x90>
 80051b0:	2b01      	cmp	r3, #1
 80051b2:	d002      	beq.n	80051ba <RCCEx_PLLSAI1_Config+0x4e>
 80051b4:	2b02      	cmp	r3, #2
 80051b6:	d009      	beq.n	80051cc <RCCEx_PLLSAI1_Config+0x60>
 80051b8:	e020      	b.n	80051fc <RCCEx_PLLSAI1_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80051ba:	4b62      	ldr	r3, [pc, #392]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051bc:	681b      	ldr	r3, [r3, #0]
 80051be:	f003 0302 	and.w	r3, r3, #2
 80051c2:	2b00      	cmp	r3, #0
 80051c4:	d11d      	bne.n	8005202 <RCCEx_PLLSAI1_Config+0x96>
      {
        status = HAL_ERROR;
 80051c6:	2301      	movs	r3, #1
 80051c8:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051ca:	e01a      	b.n	8005202 <RCCEx_PLLSAI1_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80051cc:	4b5d      	ldr	r3, [pc, #372]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051ce:	681b      	ldr	r3, [r3, #0]
 80051d0:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80051d4:	2b00      	cmp	r3, #0
 80051d6:	d116      	bne.n	8005206 <RCCEx_PLLSAI1_Config+0x9a>
      {
        status = HAL_ERROR;
 80051d8:	2301      	movs	r3, #1
 80051da:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80051dc:	e013      	b.n	8005206 <RCCEx_PLLSAI1_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80051de:	4b59      	ldr	r3, [pc, #356]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051e0:	681b      	ldr	r3, [r3, #0]
 80051e2:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80051e6:	2b00      	cmp	r3, #0
 80051e8:	d10f      	bne.n	800520a <RCCEx_PLLSAI1_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80051ea:	4b56      	ldr	r3, [pc, #344]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 80051ec:	681b      	ldr	r3, [r3, #0]
 80051ee:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80051f2:	2b00      	cmp	r3, #0
 80051f4:	d109      	bne.n	800520a <RCCEx_PLLSAI1_Config+0x9e>
        {
          status = HAL_ERROR;
 80051f6:	2301      	movs	r3, #1
 80051f8:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80051fa:	e006      	b.n	800520a <RCCEx_PLLSAI1_Config+0x9e>
    default:
      status = HAL_ERROR;
 80051fc:	2301      	movs	r3, #1
 80051fe:	73fb      	strb	r3, [r7, #15]
      break;
 8005200:	e004      	b.n	800520c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005202:	bf00      	nop
 8005204:	e002      	b.n	800520c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 8005206:	bf00      	nop
 8005208:	e000      	b.n	800520c <RCCEx_PLLSAI1_Config+0xa0>
      break;
 800520a:	bf00      	nop
    }

    if(status == HAL_OK)
 800520c:	7bfb      	ldrb	r3, [r7, #15]
 800520e:	2b00      	cmp	r3, #0
 8005210:	d108      	bne.n	8005224 <RCCEx_PLLSAI1_Config+0xb8>
    {
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
      /* Set PLLSAI1 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai1->PLLSAI1Source);
 8005212:	4b4c      	ldr	r3, [pc, #304]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005214:	68db      	ldr	r3, [r3, #12]
 8005216:	f023 0203 	bic.w	r2, r3, #3
 800521a:	687b      	ldr	r3, [r7, #4]
 800521c:	681b      	ldr	r3, [r3, #0]
 800521e:	4949      	ldr	r1, [pc, #292]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005220:	4313      	orrs	r3, r2
 8005222:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai1->PLLSAI1Source | (PllSai1->PLLSAI1M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 8005224:	7bfb      	ldrb	r3, [r7, #15]
 8005226:	2b00      	cmp	r3, #0
 8005228:	f040 8086 	bne.w	8005338 <RCCEx_PLLSAI1_Config+0x1cc>
  {
    /* Disable the PLLSAI1 */
    __HAL_RCC_PLLSAI1_DISABLE();
 800522c:	4b45      	ldr	r3, [pc, #276]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 800522e:	681b      	ldr	r3, [r3, #0]
 8005230:	4a44      	ldr	r2, [pc, #272]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005232:	f023 6380 	bic.w	r3, r3, #67108864	; 0x4000000
 8005236:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005238:	f7fc fe4a 	bl	8001ed0 <HAL_GetTick>
 800523c:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI1 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 800523e:	e009      	b.n	8005254 <RCCEx_PLLSAI1_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005240:	f7fc fe46 	bl	8001ed0 <HAL_GetTick>
 8005244:	4602      	mov	r2, r0
 8005246:	68bb      	ldr	r3, [r7, #8]
 8005248:	1ad3      	subs	r3, r2, r3
 800524a:	2b02      	cmp	r3, #2
 800524c:	d902      	bls.n	8005254 <RCCEx_PLLSAI1_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 800524e:	2303      	movs	r3, #3
 8005250:	73fb      	strb	r3, [r7, #15]
        break;
 8005252:	e005      	b.n	8005260 <RCCEx_PLLSAI1_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) != 0U)
 8005254:	4b3b      	ldr	r3, [pc, #236]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005256:	681b      	ldr	r3, [r3, #0]
 8005258:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 800525c:	2b00      	cmp	r3, #0
 800525e:	d1ef      	bne.n	8005240 <RCCEx_PLLSAI1_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005260:	7bfb      	ldrb	r3, [r7, #15]
 8005262:	2b00      	cmp	r3, #0
 8005264:	d168      	bne.n	8005338 <RCCEx_PLLSAI1_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 8005266:	683b      	ldr	r3, [r7, #0]
 8005268:	2b00      	cmp	r3, #0
 800526a:	d113      	bne.n	8005294 <RCCEx_PLLSAI1_Config+0x128>
        assert_param(IS_RCC_PLLSAI1P_VALUE(PllSai1->PLLSAI1P));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI1 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI1P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800526c:	4b35      	ldr	r3, [pc, #212]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 800526e:	691a      	ldr	r2, [r3, #16]
 8005270:	4b35      	ldr	r3, [pc, #212]	; (8005348 <RCCEx_PLLSAI1_Config+0x1dc>)
 8005272:	4013      	ands	r3, r2
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	6892      	ldr	r2, [r2, #8]
 8005278:	0211      	lsls	r1, r2, #8
 800527a:	687a      	ldr	r2, [r7, #4]
 800527c:	68d2      	ldr	r2, [r2, #12]
 800527e:	06d2      	lsls	r2, r2, #27
 8005280:	4311      	orrs	r1, r2
 8005282:	687a      	ldr	r2, [r7, #4]
 8005284:	6852      	ldr	r2, [r2, #4]
 8005286:	3a01      	subs	r2, #1
 8005288:	0112      	lsls	r2, r2, #4
 800528a:	430a      	orrs	r2, r1
 800528c:	492d      	ldr	r1, [pc, #180]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 800528e:	4313      	orrs	r3, r2
 8005290:	610b      	str	r3, [r1, #16]
 8005292:	e02d      	b.n	80052f0 <RCCEx_PLLSAI1_Config+0x184>
                   ((PllSai1->PLLSAI1P >> 4U) << RCC_PLLSAI1CFGR_PLLSAI1P_Pos));
#endif /* RCC_PLLSAI1P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }
      else if(Divider == DIVIDER_Q_UPDATE)
 8005294:	683b      	ldr	r3, [r7, #0]
 8005296:	2b01      	cmp	r3, #1
 8005298:	d115      	bne.n	80052c6 <RCCEx_PLLSAI1_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI1Q_VALUE(PllSai1->PLLSAI1Q));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 800529a:	4b2a      	ldr	r3, [pc, #168]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 800529c:	691a      	ldr	r2, [r3, #16]
 800529e:	4b2b      	ldr	r3, [pc, #172]	; (800534c <RCCEx_PLLSAI1_Config+0x1e0>)
 80052a0:	4013      	ands	r3, r2
 80052a2:	687a      	ldr	r2, [r7, #4]
 80052a4:	6892      	ldr	r2, [r2, #8]
 80052a6:	0211      	lsls	r1, r2, #8
 80052a8:	687a      	ldr	r2, [r7, #4]
 80052aa:	6912      	ldr	r2, [r2, #16]
 80052ac:	0852      	lsrs	r2, r2, #1
 80052ae:	3a01      	subs	r2, #1
 80052b0:	0552      	lsls	r2, r2, #21
 80052b2:	4311      	orrs	r1, r2
 80052b4:	687a      	ldr	r2, [r7, #4]
 80052b6:	6852      	ldr	r2, [r2, #4]
 80052b8:	3a01      	subs	r2, #1
 80052ba:	0112      	lsls	r2, r2, #4
 80052bc:	430a      	orrs	r2, r1
 80052be:	4921      	ldr	r1, [pc, #132]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052c0:	4313      	orrs	r3, r2
 80052c2:	610b      	str	r3, [r1, #16]
 80052c4:	e014      	b.n	80052f0 <RCCEx_PLLSAI1_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI1R_VALUE(PllSai1->PLLSAI1R));
#if defined(RCC_PLLSAI1M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI1 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI1CFGR,
 80052c6:	4b1f      	ldr	r3, [pc, #124]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052c8:	691a      	ldr	r2, [r3, #16]
 80052ca:	4b21      	ldr	r3, [pc, #132]	; (8005350 <RCCEx_PLLSAI1_Config+0x1e4>)
 80052cc:	4013      	ands	r3, r2
 80052ce:	687a      	ldr	r2, [r7, #4]
 80052d0:	6892      	ldr	r2, [r2, #8]
 80052d2:	0211      	lsls	r1, r2, #8
 80052d4:	687a      	ldr	r2, [r7, #4]
 80052d6:	6952      	ldr	r2, [r2, #20]
 80052d8:	0852      	lsrs	r2, r2, #1
 80052da:	3a01      	subs	r2, #1
 80052dc:	0652      	lsls	r2, r2, #25
 80052de:	4311      	orrs	r1, r2
 80052e0:	687a      	ldr	r2, [r7, #4]
 80052e2:	6852      	ldr	r2, [r2, #4]
 80052e4:	3a01      	subs	r2, #1
 80052e6:	0112      	lsls	r2, r2, #4
 80052e8:	430a      	orrs	r2, r1
 80052ea:	4916      	ldr	r1, [pc, #88]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052ec:	4313      	orrs	r3, r2
 80052ee:	610b      	str	r3, [r1, #16]
                   (((PllSai1->PLLSAI1R >> 1U) - 1U) << RCC_PLLSAI1CFGR_PLLSAI1R_Pos));
#endif /* RCC_PLLSAI1M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI1 again by setting PLLSAI1ON to 1*/
      __HAL_RCC_PLLSAI1_ENABLE();
 80052f0:	4b14      	ldr	r3, [pc, #80]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052f2:	681b      	ldr	r3, [r3, #0]
 80052f4:	4a13      	ldr	r2, [pc, #76]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 80052f6:	f043 6380 	orr.w	r3, r3, #67108864	; 0x4000000
 80052fa:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80052fc:	f7fc fde8 	bl	8001ed0 <HAL_GetTick>
 8005300:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI1 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005302:	e009      	b.n	8005318 <RCCEx_PLLSAI1_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI1_TIMEOUT_VALUE)
 8005304:	f7fc fde4 	bl	8001ed0 <HAL_GetTick>
 8005308:	4602      	mov	r2, r0
 800530a:	68bb      	ldr	r3, [r7, #8]
 800530c:	1ad3      	subs	r3, r2, r3
 800530e:	2b02      	cmp	r3, #2
 8005310:	d902      	bls.n	8005318 <RCCEx_PLLSAI1_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 8005312:	2303      	movs	r3, #3
 8005314:	73fb      	strb	r3, [r7, #15]
          break;
 8005316:	e005      	b.n	8005324 <RCCEx_PLLSAI1_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI1RDY) == 0U)
 8005318:	4b0a      	ldr	r3, [pc, #40]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	f003 6300 	and.w	r3, r3, #134217728	; 0x8000000
 8005320:	2b00      	cmp	r3, #0
 8005322:	d0ef      	beq.n	8005304 <RCCEx_PLLSAI1_Config+0x198>
        }
      }

      if(status == HAL_OK)
 8005324:	7bfb      	ldrb	r3, [r7, #15]
 8005326:	2b00      	cmp	r3, #0
 8005328:	d106      	bne.n	8005338 <RCCEx_PLLSAI1_Config+0x1cc>
      {
        /* Configure the PLLSAI1 Clock output(s) */
        __HAL_RCC_PLLSAI1CLKOUT_ENABLE(PllSai1->PLLSAI1ClockOut);
 800532a:	4b06      	ldr	r3, [pc, #24]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 800532c:	691a      	ldr	r2, [r3, #16]
 800532e:	687b      	ldr	r3, [r7, #4]
 8005330:	699b      	ldr	r3, [r3, #24]
 8005332:	4904      	ldr	r1, [pc, #16]	; (8005344 <RCCEx_PLLSAI1_Config+0x1d8>)
 8005334:	4313      	orrs	r3, r2
 8005336:	610b      	str	r3, [r1, #16]
      }
    }
  }

  return status;
 8005338:	7bfb      	ldrb	r3, [r7, #15]
}
 800533a:	4618      	mov	r0, r3
 800533c:	3710      	adds	r7, #16
 800533e:	46bd      	mov	sp, r7
 8005340:	bd80      	pop	{r7, pc}
 8005342:	bf00      	nop
 8005344:	40021000 	.word	0x40021000
 8005348:	07ff800f 	.word	0x07ff800f
 800534c:	ff9f800f 	.word	0xff9f800f
 8005350:	f9ff800f 	.word	0xf9ff800f

08005354 <RCCEx_PLLSAI2_Config>:
  * @note   PLLSAI2 is temporary disable to apply new parameters
  *
  * @retval HAL status
  */
static HAL_StatusTypeDef RCCEx_PLLSAI2_Config(RCC_PLLSAI2InitTypeDef *PllSai2, uint32_t Divider)
{
 8005354:	b580      	push	{r7, lr}
 8005356:	b084      	sub	sp, #16
 8005358:	af00      	add	r7, sp, #0
 800535a:	6078      	str	r0, [r7, #4]
 800535c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  HAL_StatusTypeDef status = HAL_OK;
 800535e:	2300      	movs	r3, #0
 8005360:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_RCC_PLLSAI2M_VALUE(PllSai2->PLLSAI2M));
  assert_param(IS_RCC_PLLSAI2N_VALUE(PllSai2->PLLSAI2N));
  assert_param(IS_RCC_PLLSAI2CLOCKOUT_VALUE(PllSai2->PLLSAI2ClockOut));

  /* Check that PLLSAI2 clock source and divider M can be applied */
  if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_NONE)
 8005362:	4b72      	ldr	r3, [pc, #456]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005364:	68db      	ldr	r3, [r3, #12]
 8005366:	f003 0303 	and.w	r3, r3, #3
 800536a:	2b00      	cmp	r3, #0
 800536c:	d00e      	beq.n	800538c <RCCEx_PLLSAI2_Config+0x38>
  {
    /* PLL clock source and divider M already set, check that no request for change  */
    if((__HAL_RCC_GET_PLL_OSCSOURCE() != PllSai2->PLLSAI2Source)
 800536e:	4b6f      	ldr	r3, [pc, #444]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005370:	68db      	ldr	r3, [r3, #12]
 8005372:	f003 0203 	and.w	r2, r3, #3
 8005376:	687b      	ldr	r3, [r7, #4]
 8005378:	681b      	ldr	r3, [r3, #0]
 800537a:	429a      	cmp	r2, r3
 800537c:	d103      	bne.n	8005386 <RCCEx_PLLSAI2_Config+0x32>
       ||
       (PllSai2->PLLSAI2Source == RCC_PLLSOURCE_NONE)
 800537e:	687b      	ldr	r3, [r7, #4]
 8005380:	681b      	ldr	r3, [r3, #0]
       ||
 8005382:	2b00      	cmp	r3, #0
 8005384:	d142      	bne.n	800540c <RCCEx_PLLSAI2_Config+0xb8>
       ||
       (((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U) != PllSai2->PLLSAI2M)
#endif
      )
    {
      status = HAL_ERROR;
 8005386:	2301      	movs	r3, #1
 8005388:	73fb      	strb	r3, [r7, #15]
 800538a:	e03f      	b.n	800540c <RCCEx_PLLSAI2_Config+0xb8>
    }
  }
  else
  {
    /* Check PLLSAI2 clock source availability */
    switch(PllSai2->PLLSAI2Source)
 800538c:	687b      	ldr	r3, [r7, #4]
 800538e:	681b      	ldr	r3, [r3, #0]
 8005390:	2b03      	cmp	r3, #3
 8005392:	d018      	beq.n	80053c6 <RCCEx_PLLSAI2_Config+0x72>
 8005394:	2b03      	cmp	r3, #3
 8005396:	d825      	bhi.n	80053e4 <RCCEx_PLLSAI2_Config+0x90>
 8005398:	2b01      	cmp	r3, #1
 800539a:	d002      	beq.n	80053a2 <RCCEx_PLLSAI2_Config+0x4e>
 800539c:	2b02      	cmp	r3, #2
 800539e:	d009      	beq.n	80053b4 <RCCEx_PLLSAI2_Config+0x60>
 80053a0:	e020      	b.n	80053e4 <RCCEx_PLLSAI2_Config+0x90>
    {
    case RCC_PLLSOURCE_MSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_MSIRDY))
 80053a2:	4b62      	ldr	r3, [pc, #392]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053a4:	681b      	ldr	r3, [r3, #0]
 80053a6:	f003 0302 	and.w	r3, r3, #2
 80053aa:	2b00      	cmp	r3, #0
 80053ac:	d11d      	bne.n	80053ea <RCCEx_PLLSAI2_Config+0x96>
      {
        status = HAL_ERROR;
 80053ae:	2301      	movs	r3, #1
 80053b0:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053b2:	e01a      	b.n	80053ea <RCCEx_PLLSAI2_Config+0x96>
    case RCC_PLLSOURCE_HSI:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSIRDY))
 80053b4:	4b5d      	ldr	r3, [pc, #372]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053b6:	681b      	ldr	r3, [r3, #0]
 80053b8:	f403 6380 	and.w	r3, r3, #1024	; 0x400
 80053bc:	2b00      	cmp	r3, #0
 80053be:	d116      	bne.n	80053ee <RCCEx_PLLSAI2_Config+0x9a>
      {
        status = HAL_ERROR;
 80053c0:	2301      	movs	r3, #1
 80053c2:	73fb      	strb	r3, [r7, #15]
      }
      break;
 80053c4:	e013      	b.n	80053ee <RCCEx_PLLSAI2_Config+0x9a>
    case RCC_PLLSOURCE_HSE:
      if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSERDY))
 80053c6:	4b59      	ldr	r3, [pc, #356]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053c8:	681b      	ldr	r3, [r3, #0]
 80053ca:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80053ce:	2b00      	cmp	r3, #0
 80053d0:	d10f      	bne.n	80053f2 <RCCEx_PLLSAI2_Config+0x9e>
      {
        if(HAL_IS_BIT_CLR(RCC->CR, RCC_CR_HSEBYP))
 80053d2:	4b56      	ldr	r3, [pc, #344]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053d4:	681b      	ldr	r3, [r3, #0]
 80053d6:	f403 2380 	and.w	r3, r3, #262144	; 0x40000
 80053da:	2b00      	cmp	r3, #0
 80053dc:	d109      	bne.n	80053f2 <RCCEx_PLLSAI2_Config+0x9e>
        {
          status = HAL_ERROR;
 80053de:	2301      	movs	r3, #1
 80053e0:	73fb      	strb	r3, [r7, #15]
        }
      }
      break;
 80053e2:	e006      	b.n	80053f2 <RCCEx_PLLSAI2_Config+0x9e>
    default:
      status = HAL_ERROR;
 80053e4:	2301      	movs	r3, #1
 80053e6:	73fb      	strb	r3, [r7, #15]
      break;
 80053e8:	e004      	b.n	80053f4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80053ea:	bf00      	nop
 80053ec:	e002      	b.n	80053f4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80053ee:	bf00      	nop
 80053f0:	e000      	b.n	80053f4 <RCCEx_PLLSAI2_Config+0xa0>
      break;
 80053f2:	bf00      	nop
    }

    if(status == HAL_OK)
 80053f4:	7bfb      	ldrb	r3, [r7, #15]
 80053f6:	2b00      	cmp	r3, #0
 80053f8:	d108      	bne.n	800540c <RCCEx_PLLSAI2_Config+0xb8>
    {
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
      /* Set PLLSAI2 clock source */
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC, PllSai2->PLLSAI2Source);
 80053fa:	4b4c      	ldr	r3, [pc, #304]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 80053fc:	68db      	ldr	r3, [r3, #12]
 80053fe:	f023 0203 	bic.w	r2, r3, #3
 8005402:	687b      	ldr	r3, [r7, #4]
 8005404:	681b      	ldr	r3, [r3, #0]
 8005406:	4949      	ldr	r1, [pc, #292]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005408:	4313      	orrs	r3, r2
 800540a:	60cb      	str	r3, [r1, #12]
      MODIFY_REG(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC | RCC_PLLCFGR_PLLM, PllSai2->PLLSAI2Source | (PllSai2->PLLSAI2M - 1U) << RCC_PLLCFGR_PLLM_Pos);
#endif
    }
  }

  if(status == HAL_OK)
 800540c:	7bfb      	ldrb	r3, [r7, #15]
 800540e:	2b00      	cmp	r3, #0
 8005410:	f040 8086 	bne.w	8005520 <RCCEx_PLLSAI2_Config+0x1cc>
  {
    /* Disable the PLLSAI2 */
    __HAL_RCC_PLLSAI2_DISABLE();
 8005414:	4b45      	ldr	r3, [pc, #276]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005416:	681b      	ldr	r3, [r3, #0]
 8005418:	4a44      	ldr	r2, [pc, #272]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 800541a:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 800541e:	6013      	str	r3, [r2, #0]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005420:	f7fc fd56 	bl	8001ed0 <HAL_GetTick>
 8005424:	60b8      	str	r0, [r7, #8]

    /* Wait till PLLSAI2 is ready to be updated */
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 8005426:	e009      	b.n	800543c <RCCEx_PLLSAI2_Config+0xe8>
    {
      if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 8005428:	f7fc fd52 	bl	8001ed0 <HAL_GetTick>
 800542c:	4602      	mov	r2, r0
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	1ad3      	subs	r3, r2, r3
 8005432:	2b02      	cmp	r3, #2
 8005434:	d902      	bls.n	800543c <RCCEx_PLLSAI2_Config+0xe8>
      {
        status = HAL_TIMEOUT;
 8005436:	2303      	movs	r3, #3
 8005438:	73fb      	strb	r3, [r7, #15]
        break;
 800543a:	e005      	b.n	8005448 <RCCEx_PLLSAI2_Config+0xf4>
    while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) != 0U)
 800543c:	4b3b      	ldr	r3, [pc, #236]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005444:	2b00      	cmp	r3, #0
 8005446:	d1ef      	bne.n	8005428 <RCCEx_PLLSAI2_Config+0xd4>
      }
    }

    if(status == HAL_OK)
 8005448:	7bfb      	ldrb	r3, [r7, #15]
 800544a:	2b00      	cmp	r3, #0
 800544c:	d168      	bne.n	8005520 <RCCEx_PLLSAI2_Config+0x1cc>
    {
      if(Divider == DIVIDER_P_UPDATE)
 800544e:	683b      	ldr	r3, [r7, #0]
 8005450:	2b00      	cmp	r3, #0
 8005452:	d113      	bne.n	800547c <RCCEx_PLLSAI2_Config+0x128>
        assert_param(IS_RCC_PLLSAI2P_VALUE(PllSai2->PLLSAI2P));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)

        /* Configure the PLLSAI2 Division factor M, P and Multiplication factor N*/
#if defined(RCC_PLLSAI2P_DIV_2_31_SUPPORT)
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005454:	4b35      	ldr	r3, [pc, #212]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005456:	695a      	ldr	r2, [r3, #20]
 8005458:	4b35      	ldr	r3, [pc, #212]	; (8005530 <RCCEx_PLLSAI2_Config+0x1dc>)
 800545a:	4013      	ands	r3, r2
 800545c:	687a      	ldr	r2, [r7, #4]
 800545e:	6892      	ldr	r2, [r2, #8]
 8005460:	0211      	lsls	r1, r2, #8
 8005462:	687a      	ldr	r2, [r7, #4]
 8005464:	68d2      	ldr	r2, [r2, #12]
 8005466:	06d2      	lsls	r2, r2, #27
 8005468:	4311      	orrs	r1, r2
 800546a:	687a      	ldr	r2, [r7, #4]
 800546c:	6852      	ldr	r2, [r2, #4]
 800546e:	3a01      	subs	r2, #1
 8005470:	0112      	lsls	r2, r2, #4
 8005472:	430a      	orrs	r2, r1
 8005474:	492d      	ldr	r1, [pc, #180]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005476:	4313      	orrs	r3, r2
 8005478:	614b      	str	r3, [r1, #20]
 800547a:	e02d      	b.n	80054d8 <RCCEx_PLLSAI2_Config+0x184>
#endif /* RCC_PLLSAI2P_DIV_2_31_SUPPORT */

#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }
#if defined(RCC_PLLSAI2Q_DIV_SUPPORT)
      else if(Divider == DIVIDER_Q_UPDATE)
 800547c:	683b      	ldr	r3, [r7, #0]
 800547e:	2b01      	cmp	r3, #1
 8005480:	d115      	bne.n	80054ae <RCCEx_PLLSAI2_Config+0x15a>
      {
        assert_param(IS_RCC_PLLSAI2Q_VALUE(PllSai2->PLLSAI2Q));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, Q and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 8005482:	4b2a      	ldr	r3, [pc, #168]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005484:	695a      	ldr	r2, [r3, #20]
 8005486:	4b2b      	ldr	r3, [pc, #172]	; (8005534 <RCCEx_PLLSAI2_Config+0x1e0>)
 8005488:	4013      	ands	r3, r2
 800548a:	687a      	ldr	r2, [r7, #4]
 800548c:	6892      	ldr	r2, [r2, #8]
 800548e:	0211      	lsls	r1, r2, #8
 8005490:	687a      	ldr	r2, [r7, #4]
 8005492:	6912      	ldr	r2, [r2, #16]
 8005494:	0852      	lsrs	r2, r2, #1
 8005496:	3a01      	subs	r2, #1
 8005498:	0552      	lsls	r2, r2, #21
 800549a:	4311      	orrs	r1, r2
 800549c:	687a      	ldr	r2, [r7, #4]
 800549e:	6852      	ldr	r2, [r2, #4]
 80054a0:	3a01      	subs	r2, #1
 80054a2:	0112      	lsls	r2, r2, #4
 80054a4:	430a      	orrs	r2, r1
 80054a6:	4921      	ldr	r1, [pc, #132]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 80054a8:	4313      	orrs	r3, r2
 80054aa:	614b      	str	r3, [r1, #20]
 80054ac:	e014      	b.n	80054d8 <RCCEx_PLLSAI2_Config+0x184>
      else
      {
        assert_param(IS_RCC_PLLSAI2R_VALUE(PllSai2->PLLSAI2R));
#if defined(RCC_PLLSAI2M_DIV_1_16_SUPPORT)
        /* Configure the PLLSAI2 Division factor M, R and Multiplication factor N*/
        MODIFY_REG(RCC->PLLSAI2CFGR,
 80054ae:	4b1f      	ldr	r3, [pc, #124]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 80054b0:	695a      	ldr	r2, [r3, #20]
 80054b2:	4b21      	ldr	r3, [pc, #132]	; (8005538 <RCCEx_PLLSAI2_Config+0x1e4>)
 80054b4:	4013      	ands	r3, r2
 80054b6:	687a      	ldr	r2, [r7, #4]
 80054b8:	6892      	ldr	r2, [r2, #8]
 80054ba:	0211      	lsls	r1, r2, #8
 80054bc:	687a      	ldr	r2, [r7, #4]
 80054be:	6952      	ldr	r2, [r2, #20]
 80054c0:	0852      	lsrs	r2, r2, #1
 80054c2:	3a01      	subs	r2, #1
 80054c4:	0652      	lsls	r2, r2, #25
 80054c6:	4311      	orrs	r1, r2
 80054c8:	687a      	ldr	r2, [r7, #4]
 80054ca:	6852      	ldr	r2, [r2, #4]
 80054cc:	3a01      	subs	r2, #1
 80054ce:	0112      	lsls	r2, r2, #4
 80054d0:	430a      	orrs	r2, r1
 80054d2:	4916      	ldr	r1, [pc, #88]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 80054d4:	4313      	orrs	r3, r2
 80054d6:	614b      	str	r3, [r1, #20]
                   (((PllSai2->PLLSAI2R >> 1U) - 1U) << RCC_PLLSAI2CFGR_PLLSAI2R_Pos));
#endif /* RCC_PLLSAI2M_DIV_1_16_SUPPORT */
      }

      /* Enable the PLLSAI2 again by setting PLLSAI2ON to 1*/
      __HAL_RCC_PLLSAI2_ENABLE();
 80054d8:	4b14      	ldr	r3, [pc, #80]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	4a13      	ldr	r2, [pc, #76]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 80054de:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80054e2:	6013      	str	r3, [r2, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80054e4:	f7fc fcf4 	bl	8001ed0 <HAL_GetTick>
 80054e8:	60b8      	str	r0, [r7, #8]

      /* Wait till PLLSAI2 is ready */
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 80054ea:	e009      	b.n	8005500 <RCCEx_PLLSAI2_Config+0x1ac>
      {
        if((HAL_GetTick() - tickstart) > PLLSAI2_TIMEOUT_VALUE)
 80054ec:	f7fc fcf0 	bl	8001ed0 <HAL_GetTick>
 80054f0:	4602      	mov	r2, r0
 80054f2:	68bb      	ldr	r3, [r7, #8]
 80054f4:	1ad3      	subs	r3, r2, r3
 80054f6:	2b02      	cmp	r3, #2
 80054f8:	d902      	bls.n	8005500 <RCCEx_PLLSAI2_Config+0x1ac>
        {
          status = HAL_TIMEOUT;
 80054fa:	2303      	movs	r3, #3
 80054fc:	73fb      	strb	r3, [r7, #15]
          break;
 80054fe:	e005      	b.n	800550c <RCCEx_PLLSAI2_Config+0x1b8>
      while(READ_BIT(RCC->CR, RCC_CR_PLLSAI2RDY) == 0U)
 8005500:	4b0a      	ldr	r3, [pc, #40]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	f003 5300 	and.w	r3, r3, #536870912	; 0x20000000
 8005508:	2b00      	cmp	r3, #0
 800550a:	d0ef      	beq.n	80054ec <RCCEx_PLLSAI2_Config+0x198>
        }
      }

      if(status == HAL_OK)
 800550c:	7bfb      	ldrb	r3, [r7, #15]
 800550e:	2b00      	cmp	r3, #0
 8005510:	d106      	bne.n	8005520 <RCCEx_PLLSAI2_Config+0x1cc>
      {
        /* Configure the PLLSAI2 Clock output(s) */
        __HAL_RCC_PLLSAI2CLKOUT_ENABLE(PllSai2->PLLSAI2ClockOut);
 8005512:	4b06      	ldr	r3, [pc, #24]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 8005514:	695a      	ldr	r2, [r3, #20]
 8005516:	687b      	ldr	r3, [r7, #4]
 8005518:	699b      	ldr	r3, [r3, #24]
 800551a:	4904      	ldr	r1, [pc, #16]	; (800552c <RCCEx_PLLSAI2_Config+0x1d8>)
 800551c:	4313      	orrs	r3, r2
 800551e:	614b      	str	r3, [r1, #20]
      }
    }
  }

  return status;
 8005520:	7bfb      	ldrb	r3, [r7, #15]
}
 8005522:	4618      	mov	r0, r3
 8005524:	3710      	adds	r7, #16
 8005526:	46bd      	mov	sp, r7
 8005528:	bd80      	pop	{r7, pc}
 800552a:	bf00      	nop
 800552c:	40021000 	.word	0x40021000
 8005530:	07ff800f 	.word	0x07ff800f
 8005534:	ff9f800f 	.word	0xff9f800f
 8005538:	f9ff800f 	.word	0xf9ff800f

0800553c <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800553c:	b580      	push	{r7, lr}
 800553e:	b082      	sub	sp, #8
 8005540:	af00      	add	r7, sp, #0
 8005542:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8005544:	687b      	ldr	r3, [r7, #4]
 8005546:	2b00      	cmp	r3, #0
 8005548:	d101      	bne.n	800554e <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800554a:	2301      	movs	r3, #1
 800554c:	e042      	b.n	80055d4 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800554e:	687b      	ldr	r3, [r7, #4]
 8005550:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005554:	2b00      	cmp	r3, #0
 8005556:	d106      	bne.n	8005566 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8005558:	687b      	ldr	r3, [r7, #4]
 800555a:	2200      	movs	r2, #0
 800555c:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 8005560:	6878      	ldr	r0, [r7, #4]
 8005562:	f7fb ffdb 	bl	800151c <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8005566:	687b      	ldr	r3, [r7, #4]
 8005568:	2224      	movs	r2, #36	; 0x24
 800556a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  __HAL_UART_DISABLE(huart);
 800556e:	687b      	ldr	r3, [r7, #4]
 8005570:	681b      	ldr	r3, [r3, #0]
 8005572:	681a      	ldr	r2, [r3, #0]
 8005574:	687b      	ldr	r3, [r7, #4]
 8005576:	681b      	ldr	r3, [r3, #0]
 8005578:	f022 0201 	bic.w	r2, r2, #1
 800557c:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800557e:	687b      	ldr	r3, [r7, #4]
 8005580:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005582:	2b00      	cmp	r3, #0
 8005584:	d002      	beq.n	800558c <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 8005586:	6878      	ldr	r0, [r7, #4]
 8005588:	f000 fb24 	bl	8005bd4 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800558c:	6878      	ldr	r0, [r7, #4]
 800558e:	f000 f825 	bl	80055dc <UART_SetConfig>
 8005592:	4603      	mov	r3, r0
 8005594:	2b01      	cmp	r3, #1
 8005596:	d101      	bne.n	800559c <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 8005598:	2301      	movs	r3, #1
 800559a:	e01b      	b.n	80055d4 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800559c:	687b      	ldr	r3, [r7, #4]
 800559e:	681b      	ldr	r3, [r3, #0]
 80055a0:	685a      	ldr	r2, [r3, #4]
 80055a2:	687b      	ldr	r3, [r7, #4]
 80055a4:	681b      	ldr	r3, [r3, #0]
 80055a6:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 80055aa:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80055ac:	687b      	ldr	r3, [r7, #4]
 80055ae:	681b      	ldr	r3, [r3, #0]
 80055b0:	689a      	ldr	r2, [r3, #8]
 80055b2:	687b      	ldr	r3, [r7, #4]
 80055b4:	681b      	ldr	r3, [r3, #0]
 80055b6:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 80055ba:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80055bc:	687b      	ldr	r3, [r7, #4]
 80055be:	681b      	ldr	r3, [r3, #0]
 80055c0:	681a      	ldr	r2, [r3, #0]
 80055c2:	687b      	ldr	r3, [r7, #4]
 80055c4:	681b      	ldr	r3, [r3, #0]
 80055c6:	f042 0201 	orr.w	r2, r2, #1
 80055ca:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80055cc:	6878      	ldr	r0, [r7, #4]
 80055ce:	f000 fba3 	bl	8005d18 <UART_CheckIdleState>
 80055d2:	4603      	mov	r3, r0
}
 80055d4:	4618      	mov	r0, r3
 80055d6:	3708      	adds	r7, #8
 80055d8:	46bd      	mov	sp, r7
 80055da:	bd80      	pop	{r7, pc}

080055dc <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80055dc:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80055e0:	b08c      	sub	sp, #48	; 0x30
 80055e2:	af00      	add	r7, sp, #0
 80055e4:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80055e6:	2300      	movs	r3, #0
 80055e8:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80055ec:	697b      	ldr	r3, [r7, #20]
 80055ee:	689a      	ldr	r2, [r3, #8]
 80055f0:	697b      	ldr	r3, [r7, #20]
 80055f2:	691b      	ldr	r3, [r3, #16]
 80055f4:	431a      	orrs	r2, r3
 80055f6:	697b      	ldr	r3, [r7, #20]
 80055f8:	695b      	ldr	r3, [r3, #20]
 80055fa:	431a      	orrs	r2, r3
 80055fc:	697b      	ldr	r3, [r7, #20]
 80055fe:	69db      	ldr	r3, [r3, #28]
 8005600:	4313      	orrs	r3, r2
 8005602:	62fb      	str	r3, [r7, #44]	; 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8005604:	697b      	ldr	r3, [r7, #20]
 8005606:	681b      	ldr	r3, [r3, #0]
 8005608:	681a      	ldr	r2, [r3, #0]
 800560a:	4baa      	ldr	r3, [pc, #680]	; (80058b4 <UART_SetConfig+0x2d8>)
 800560c:	4013      	ands	r3, r2
 800560e:	697a      	ldr	r2, [r7, #20]
 8005610:	6812      	ldr	r2, [r2, #0]
 8005612:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005614:	430b      	orrs	r3, r1
 8005616:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005618:	697b      	ldr	r3, [r7, #20]
 800561a:	681b      	ldr	r3, [r3, #0]
 800561c:	685b      	ldr	r3, [r3, #4]
 800561e:	f423 5140 	bic.w	r1, r3, #12288	; 0x3000
 8005622:	697b      	ldr	r3, [r7, #20]
 8005624:	68da      	ldr	r2, [r3, #12]
 8005626:	697b      	ldr	r3, [r7, #20]
 8005628:	681b      	ldr	r3, [r3, #0]
 800562a:	430a      	orrs	r2, r1
 800562c:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800562e:	697b      	ldr	r3, [r7, #20]
 8005630:	699b      	ldr	r3, [r3, #24]
 8005632:	62fb      	str	r3, [r7, #44]	; 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8005634:	697b      	ldr	r3, [r7, #20]
 8005636:	681b      	ldr	r3, [r3, #0]
 8005638:	4a9f      	ldr	r2, [pc, #636]	; (80058b8 <UART_SetConfig+0x2dc>)
 800563a:	4293      	cmp	r3, r2
 800563c:	d004      	beq.n	8005648 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800563e:	697b      	ldr	r3, [r7, #20]
 8005640:	6a1b      	ldr	r3, [r3, #32]
 8005642:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005644:	4313      	orrs	r3, r2
 8005646:	62fb      	str	r3, [r7, #44]	; 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8005648:	697b      	ldr	r3, [r7, #20]
 800564a:	681b      	ldr	r3, [r3, #0]
 800564c:	689b      	ldr	r3, [r3, #8]
 800564e:	f023 436e 	bic.w	r3, r3, #3992977408	; 0xee000000
 8005652:	f423 6330 	bic.w	r3, r3, #2816	; 0xb00
 8005656:	697a      	ldr	r2, [r7, #20]
 8005658:	6812      	ldr	r2, [r2, #0]
 800565a:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 800565c:	430b      	orrs	r3, r1
 800565e:	6093      	str	r3, [r2, #8]

#if defined(USART_PRESC_PRESCALER)
  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 8005660:	697b      	ldr	r3, [r7, #20]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8005666:	f023 010f 	bic.w	r1, r3, #15
 800566a:	697b      	ldr	r3, [r7, #20]
 800566c:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 800566e:	697b      	ldr	r3, [r7, #20]
 8005670:	681b      	ldr	r3, [r3, #0]
 8005672:	430a      	orrs	r2, r1
 8005674:	62da      	str	r2, [r3, #44]	; 0x2c
#endif /* USART_PRESC_PRESCALER */

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8005676:	697b      	ldr	r3, [r7, #20]
 8005678:	681b      	ldr	r3, [r3, #0]
 800567a:	4a90      	ldr	r2, [pc, #576]	; (80058bc <UART_SetConfig+0x2e0>)
 800567c:	4293      	cmp	r3, r2
 800567e:	d125      	bne.n	80056cc <UART_SetConfig+0xf0>
 8005680:	4b8f      	ldr	r3, [pc, #572]	; (80058c0 <UART_SetConfig+0x2e4>)
 8005682:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005686:	f003 0303 	and.w	r3, r3, #3
 800568a:	2b03      	cmp	r3, #3
 800568c:	d81a      	bhi.n	80056c4 <UART_SetConfig+0xe8>
 800568e:	a201      	add	r2, pc, #4	; (adr r2, 8005694 <UART_SetConfig+0xb8>)
 8005690:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005694:	080056a5 	.word	0x080056a5
 8005698:	080056b5 	.word	0x080056b5
 800569c:	080056ad 	.word	0x080056ad
 80056a0:	080056bd 	.word	0x080056bd
 80056a4:	2301      	movs	r3, #1
 80056a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056aa:	e116      	b.n	80058da <UART_SetConfig+0x2fe>
 80056ac:	2302      	movs	r3, #2
 80056ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056b2:	e112      	b.n	80058da <UART_SetConfig+0x2fe>
 80056b4:	2304      	movs	r3, #4
 80056b6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056ba:	e10e      	b.n	80058da <UART_SetConfig+0x2fe>
 80056bc:	2308      	movs	r3, #8
 80056be:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056c2:	e10a      	b.n	80058da <UART_SetConfig+0x2fe>
 80056c4:	2310      	movs	r3, #16
 80056c6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80056ca:	e106      	b.n	80058da <UART_SetConfig+0x2fe>
 80056cc:	697b      	ldr	r3, [r7, #20]
 80056ce:	681b      	ldr	r3, [r3, #0]
 80056d0:	4a7c      	ldr	r2, [pc, #496]	; (80058c4 <UART_SetConfig+0x2e8>)
 80056d2:	4293      	cmp	r3, r2
 80056d4:	d138      	bne.n	8005748 <UART_SetConfig+0x16c>
 80056d6:	4b7a      	ldr	r3, [pc, #488]	; (80058c0 <UART_SetConfig+0x2e4>)
 80056d8:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80056dc:	f003 030c 	and.w	r3, r3, #12
 80056e0:	2b0c      	cmp	r3, #12
 80056e2:	d82d      	bhi.n	8005740 <UART_SetConfig+0x164>
 80056e4:	a201      	add	r2, pc, #4	; (adr r2, 80056ec <UART_SetConfig+0x110>)
 80056e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80056ea:	bf00      	nop
 80056ec:	08005721 	.word	0x08005721
 80056f0:	08005741 	.word	0x08005741
 80056f4:	08005741 	.word	0x08005741
 80056f8:	08005741 	.word	0x08005741
 80056fc:	08005731 	.word	0x08005731
 8005700:	08005741 	.word	0x08005741
 8005704:	08005741 	.word	0x08005741
 8005708:	08005741 	.word	0x08005741
 800570c:	08005729 	.word	0x08005729
 8005710:	08005741 	.word	0x08005741
 8005714:	08005741 	.word	0x08005741
 8005718:	08005741 	.word	0x08005741
 800571c:	08005739 	.word	0x08005739
 8005720:	2300      	movs	r3, #0
 8005722:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005726:	e0d8      	b.n	80058da <UART_SetConfig+0x2fe>
 8005728:	2302      	movs	r3, #2
 800572a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800572e:	e0d4      	b.n	80058da <UART_SetConfig+0x2fe>
 8005730:	2304      	movs	r3, #4
 8005732:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005736:	e0d0      	b.n	80058da <UART_SetConfig+0x2fe>
 8005738:	2308      	movs	r3, #8
 800573a:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800573e:	e0cc      	b.n	80058da <UART_SetConfig+0x2fe>
 8005740:	2310      	movs	r3, #16
 8005742:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005746:	e0c8      	b.n	80058da <UART_SetConfig+0x2fe>
 8005748:	697b      	ldr	r3, [r7, #20]
 800574a:	681b      	ldr	r3, [r3, #0]
 800574c:	4a5e      	ldr	r2, [pc, #376]	; (80058c8 <UART_SetConfig+0x2ec>)
 800574e:	4293      	cmp	r3, r2
 8005750:	d125      	bne.n	800579e <UART_SetConfig+0x1c2>
 8005752:	4b5b      	ldr	r3, [pc, #364]	; (80058c0 <UART_SetConfig+0x2e4>)
 8005754:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005758:	f003 0330 	and.w	r3, r3, #48	; 0x30
 800575c:	2b30      	cmp	r3, #48	; 0x30
 800575e:	d016      	beq.n	800578e <UART_SetConfig+0x1b2>
 8005760:	2b30      	cmp	r3, #48	; 0x30
 8005762:	d818      	bhi.n	8005796 <UART_SetConfig+0x1ba>
 8005764:	2b20      	cmp	r3, #32
 8005766:	d00a      	beq.n	800577e <UART_SetConfig+0x1a2>
 8005768:	2b20      	cmp	r3, #32
 800576a:	d814      	bhi.n	8005796 <UART_SetConfig+0x1ba>
 800576c:	2b00      	cmp	r3, #0
 800576e:	d002      	beq.n	8005776 <UART_SetConfig+0x19a>
 8005770:	2b10      	cmp	r3, #16
 8005772:	d008      	beq.n	8005786 <UART_SetConfig+0x1aa>
 8005774:	e00f      	b.n	8005796 <UART_SetConfig+0x1ba>
 8005776:	2300      	movs	r3, #0
 8005778:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800577c:	e0ad      	b.n	80058da <UART_SetConfig+0x2fe>
 800577e:	2302      	movs	r3, #2
 8005780:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005784:	e0a9      	b.n	80058da <UART_SetConfig+0x2fe>
 8005786:	2304      	movs	r3, #4
 8005788:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800578c:	e0a5      	b.n	80058da <UART_SetConfig+0x2fe>
 800578e:	2308      	movs	r3, #8
 8005790:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005794:	e0a1      	b.n	80058da <UART_SetConfig+0x2fe>
 8005796:	2310      	movs	r3, #16
 8005798:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800579c:	e09d      	b.n	80058da <UART_SetConfig+0x2fe>
 800579e:	697b      	ldr	r3, [r7, #20]
 80057a0:	681b      	ldr	r3, [r3, #0]
 80057a2:	4a4a      	ldr	r2, [pc, #296]	; (80058cc <UART_SetConfig+0x2f0>)
 80057a4:	4293      	cmp	r3, r2
 80057a6:	d125      	bne.n	80057f4 <UART_SetConfig+0x218>
 80057a8:	4b45      	ldr	r3, [pc, #276]	; (80058c0 <UART_SetConfig+0x2e4>)
 80057aa:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 80057ae:	f003 03c0 	and.w	r3, r3, #192	; 0xc0
 80057b2:	2bc0      	cmp	r3, #192	; 0xc0
 80057b4:	d016      	beq.n	80057e4 <UART_SetConfig+0x208>
 80057b6:	2bc0      	cmp	r3, #192	; 0xc0
 80057b8:	d818      	bhi.n	80057ec <UART_SetConfig+0x210>
 80057ba:	2b80      	cmp	r3, #128	; 0x80
 80057bc:	d00a      	beq.n	80057d4 <UART_SetConfig+0x1f8>
 80057be:	2b80      	cmp	r3, #128	; 0x80
 80057c0:	d814      	bhi.n	80057ec <UART_SetConfig+0x210>
 80057c2:	2b00      	cmp	r3, #0
 80057c4:	d002      	beq.n	80057cc <UART_SetConfig+0x1f0>
 80057c6:	2b40      	cmp	r3, #64	; 0x40
 80057c8:	d008      	beq.n	80057dc <UART_SetConfig+0x200>
 80057ca:	e00f      	b.n	80057ec <UART_SetConfig+0x210>
 80057cc:	2300      	movs	r3, #0
 80057ce:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057d2:	e082      	b.n	80058da <UART_SetConfig+0x2fe>
 80057d4:	2302      	movs	r3, #2
 80057d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057da:	e07e      	b.n	80058da <UART_SetConfig+0x2fe>
 80057dc:	2304      	movs	r3, #4
 80057de:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057e2:	e07a      	b.n	80058da <UART_SetConfig+0x2fe>
 80057e4:	2308      	movs	r3, #8
 80057e6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057ea:	e076      	b.n	80058da <UART_SetConfig+0x2fe>
 80057ec:	2310      	movs	r3, #16
 80057ee:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80057f2:	e072      	b.n	80058da <UART_SetConfig+0x2fe>
 80057f4:	697b      	ldr	r3, [r7, #20]
 80057f6:	681b      	ldr	r3, [r3, #0]
 80057f8:	4a35      	ldr	r2, [pc, #212]	; (80058d0 <UART_SetConfig+0x2f4>)
 80057fa:	4293      	cmp	r3, r2
 80057fc:	d12a      	bne.n	8005854 <UART_SetConfig+0x278>
 80057fe:	4b30      	ldr	r3, [pc, #192]	; (80058c0 <UART_SetConfig+0x2e4>)
 8005800:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005804:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8005808:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 800580c:	d01a      	beq.n	8005844 <UART_SetConfig+0x268>
 800580e:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 8005812:	d81b      	bhi.n	800584c <UART_SetConfig+0x270>
 8005814:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005818:	d00c      	beq.n	8005834 <UART_SetConfig+0x258>
 800581a:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 800581e:	d815      	bhi.n	800584c <UART_SetConfig+0x270>
 8005820:	2b00      	cmp	r3, #0
 8005822:	d003      	beq.n	800582c <UART_SetConfig+0x250>
 8005824:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 8005828:	d008      	beq.n	800583c <UART_SetConfig+0x260>
 800582a:	e00f      	b.n	800584c <UART_SetConfig+0x270>
 800582c:	2300      	movs	r3, #0
 800582e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005832:	e052      	b.n	80058da <UART_SetConfig+0x2fe>
 8005834:	2302      	movs	r3, #2
 8005836:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800583a:	e04e      	b.n	80058da <UART_SetConfig+0x2fe>
 800583c:	2304      	movs	r3, #4
 800583e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005842:	e04a      	b.n	80058da <UART_SetConfig+0x2fe>
 8005844:	2308      	movs	r3, #8
 8005846:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800584a:	e046      	b.n	80058da <UART_SetConfig+0x2fe>
 800584c:	2310      	movs	r3, #16
 800584e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005852:	e042      	b.n	80058da <UART_SetConfig+0x2fe>
 8005854:	697b      	ldr	r3, [r7, #20]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	4a17      	ldr	r2, [pc, #92]	; (80058b8 <UART_SetConfig+0x2dc>)
 800585a:	4293      	cmp	r3, r2
 800585c:	d13a      	bne.n	80058d4 <UART_SetConfig+0x2f8>
 800585e:	4b18      	ldr	r3, [pc, #96]	; (80058c0 <UART_SetConfig+0x2e4>)
 8005860:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8005864:	f403 6340 	and.w	r3, r3, #3072	; 0xc00
 8005868:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 800586c:	d01a      	beq.n	80058a4 <UART_SetConfig+0x2c8>
 800586e:	f5b3 6f40 	cmp.w	r3, #3072	; 0xc00
 8005872:	d81b      	bhi.n	80058ac <UART_SetConfig+0x2d0>
 8005874:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005878:	d00c      	beq.n	8005894 <UART_SetConfig+0x2b8>
 800587a:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 800587e:	d815      	bhi.n	80058ac <UART_SetConfig+0x2d0>
 8005880:	2b00      	cmp	r3, #0
 8005882:	d003      	beq.n	800588c <UART_SetConfig+0x2b0>
 8005884:	f5b3 6f80 	cmp.w	r3, #1024	; 0x400
 8005888:	d008      	beq.n	800589c <UART_SetConfig+0x2c0>
 800588a:	e00f      	b.n	80058ac <UART_SetConfig+0x2d0>
 800588c:	2300      	movs	r3, #0
 800588e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 8005892:	e022      	b.n	80058da <UART_SetConfig+0x2fe>
 8005894:	2302      	movs	r3, #2
 8005896:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 800589a:	e01e      	b.n	80058da <UART_SetConfig+0x2fe>
 800589c:	2304      	movs	r3, #4
 800589e:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058a2:	e01a      	b.n	80058da <UART_SetConfig+0x2fe>
 80058a4:	2308      	movs	r3, #8
 80058a6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058aa:	e016      	b.n	80058da <UART_SetConfig+0x2fe>
 80058ac:	2310      	movs	r3, #16
 80058ae:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
 80058b2:	e012      	b.n	80058da <UART_SetConfig+0x2fe>
 80058b4:	cfff69f3 	.word	0xcfff69f3
 80058b8:	40008000 	.word	0x40008000
 80058bc:	40013800 	.word	0x40013800
 80058c0:	40021000 	.word	0x40021000
 80058c4:	40004400 	.word	0x40004400
 80058c8:	40004800 	.word	0x40004800
 80058cc:	40004c00 	.word	0x40004c00
 80058d0:	40005000 	.word	0x40005000
 80058d4:	2310      	movs	r3, #16
 80058d6:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 80058da:	697b      	ldr	r3, [r7, #20]
 80058dc:	681b      	ldr	r3, [r3, #0]
 80058de:	4aae      	ldr	r2, [pc, #696]	; (8005b98 <UART_SetConfig+0x5bc>)
 80058e0:	4293      	cmp	r3, r2
 80058e2:	f040 8097 	bne.w	8005a14 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 80058e6:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 80058ea:	2b08      	cmp	r3, #8
 80058ec:	d823      	bhi.n	8005936 <UART_SetConfig+0x35a>
 80058ee:	a201      	add	r2, pc, #4	; (adr r2, 80058f4 <UART_SetConfig+0x318>)
 80058f0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80058f4:	08005919 	.word	0x08005919
 80058f8:	08005937 	.word	0x08005937
 80058fc:	08005921 	.word	0x08005921
 8005900:	08005937 	.word	0x08005937
 8005904:	08005927 	.word	0x08005927
 8005908:	08005937 	.word	0x08005937
 800590c:	08005937 	.word	0x08005937
 8005910:	08005937 	.word	0x08005937
 8005914:	0800592f 	.word	0x0800592f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005918:	f7ff f80c 	bl	8004934 <HAL_RCC_GetPCLK1Freq>
 800591c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800591e:	e010      	b.n	8005942 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005920:	4b9e      	ldr	r3, [pc, #632]	; (8005b9c <UART_SetConfig+0x5c0>)
 8005922:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005924:	e00d      	b.n	8005942 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005926:	f7fe ff6d 	bl	8004804 <HAL_RCC_GetSysClockFreq>
 800592a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 800592c:	e009      	b.n	8005942 <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800592e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005932:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005934:	e005      	b.n	8005942 <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 8005936:	2300      	movs	r3, #0
 8005938:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 800593a:	2301      	movs	r3, #1
 800593c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005940:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 8005942:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005944:	2b00      	cmp	r3, #0
 8005946:	f000 8130 	beq.w	8005baa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800594a:	697b      	ldr	r3, [r7, #20]
 800594c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800594e:	4a94      	ldr	r2, [pc, #592]	; (8005ba0 <UART_SetConfig+0x5c4>)
 8005950:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005954:	461a      	mov	r2, r3
 8005956:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005958:	fbb3 f3f2 	udiv	r3, r3, r2
 800595c:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800595e:	697b      	ldr	r3, [r7, #20]
 8005960:	685a      	ldr	r2, [r3, #4]
 8005962:	4613      	mov	r3, r2
 8005964:	005b      	lsls	r3, r3, #1
 8005966:	4413      	add	r3, r2
 8005968:	69ba      	ldr	r2, [r7, #24]
 800596a:	429a      	cmp	r2, r3
 800596c:	d305      	bcc.n	800597a <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800596e:	697b      	ldr	r3, [r7, #20]
 8005970:	685b      	ldr	r3, [r3, #4]
 8005972:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8005974:	69ba      	ldr	r2, [r7, #24]
 8005976:	429a      	cmp	r2, r3
 8005978:	d903      	bls.n	8005982 <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800597a:	2301      	movs	r3, #1
 800597c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005980:	e113      	b.n	8005baa <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005982:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005984:	2200      	movs	r2, #0
 8005986:	60bb      	str	r3, [r7, #8]
 8005988:	60fa      	str	r2, [r7, #12]
 800598a:	697b      	ldr	r3, [r7, #20]
 800598c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800598e:	4a84      	ldr	r2, [pc, #528]	; (8005ba0 <UART_SetConfig+0x5c4>)
 8005990:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005994:	b29b      	uxth	r3, r3
 8005996:	2200      	movs	r2, #0
 8005998:	603b      	str	r3, [r7, #0]
 800599a:	607a      	str	r2, [r7, #4]
 800599c:	e9d7 2300 	ldrd	r2, r3, [r7]
 80059a0:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 80059a4:	f7fa fc2a 	bl	80001fc <__aeabi_uldivmod>
 80059a8:	4602      	mov	r2, r0
 80059aa:	460b      	mov	r3, r1
 80059ac:	4610      	mov	r0, r2
 80059ae:	4619      	mov	r1, r3
 80059b0:	f04f 0200 	mov.w	r2, #0
 80059b4:	f04f 0300 	mov.w	r3, #0
 80059b8:	020b      	lsls	r3, r1, #8
 80059ba:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 80059be:	0202      	lsls	r2, r0, #8
 80059c0:	6979      	ldr	r1, [r7, #20]
 80059c2:	6849      	ldr	r1, [r1, #4]
 80059c4:	0849      	lsrs	r1, r1, #1
 80059c6:	2000      	movs	r0, #0
 80059c8:	460c      	mov	r4, r1
 80059ca:	4605      	mov	r5, r0
 80059cc:	eb12 0804 	adds.w	r8, r2, r4
 80059d0:	eb43 0905 	adc.w	r9, r3, r5
 80059d4:	697b      	ldr	r3, [r7, #20]
 80059d6:	685b      	ldr	r3, [r3, #4]
 80059d8:	2200      	movs	r2, #0
 80059da:	469a      	mov	sl, r3
 80059dc:	4693      	mov	fp, r2
 80059de:	4652      	mov	r2, sl
 80059e0:	465b      	mov	r3, fp
 80059e2:	4640      	mov	r0, r8
 80059e4:	4649      	mov	r1, r9
 80059e6:	f7fa fc09 	bl	80001fc <__aeabi_uldivmod>
 80059ea:	4602      	mov	r2, r0
 80059ec:	460b      	mov	r3, r1
 80059ee:	4613      	mov	r3, r2
 80059f0:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 80059f2:	6a3b      	ldr	r3, [r7, #32]
 80059f4:	f5b3 7f40 	cmp.w	r3, #768	; 0x300
 80059f8:	d308      	bcc.n	8005a0c <UART_SetConfig+0x430>
 80059fa:	6a3b      	ldr	r3, [r7, #32]
 80059fc:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005a00:	d204      	bcs.n	8005a0c <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 8005a02:	697b      	ldr	r3, [r7, #20]
 8005a04:	681b      	ldr	r3, [r3, #0]
 8005a06:	6a3a      	ldr	r2, [r7, #32]
 8005a08:	60da      	str	r2, [r3, #12]
 8005a0a:	e0ce      	b.n	8005baa <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 8005a0c:	2301      	movs	r3, #1
 8005a0e:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005a12:	e0ca      	b.n	8005baa <UART_SetConfig+0x5ce>
      } /* if ( (pclk < (3 * huart->Init.BaudRate) ) || (pclk > (4096 * huart->Init.BaudRate) )) */
#endif /* USART_PRESC_PRESCALER */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 8005a14:	697b      	ldr	r3, [r7, #20]
 8005a16:	69db      	ldr	r3, [r3, #28]
 8005a18:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 8005a1c:	d166      	bne.n	8005aec <UART_SetConfig+0x510>
  {
    switch (clocksource)
 8005a1e:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005a22:	2b08      	cmp	r3, #8
 8005a24:	d827      	bhi.n	8005a76 <UART_SetConfig+0x49a>
 8005a26:	a201      	add	r2, pc, #4	; (adr r2, 8005a2c <UART_SetConfig+0x450>)
 8005a28:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005a2c:	08005a51 	.word	0x08005a51
 8005a30:	08005a59 	.word	0x08005a59
 8005a34:	08005a61 	.word	0x08005a61
 8005a38:	08005a77 	.word	0x08005a77
 8005a3c:	08005a67 	.word	0x08005a67
 8005a40:	08005a77 	.word	0x08005a77
 8005a44:	08005a77 	.word	0x08005a77
 8005a48:	08005a77 	.word	0x08005a77
 8005a4c:	08005a6f 	.word	0x08005a6f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005a50:	f7fe ff70 	bl	8004934 <HAL_RCC_GetPCLK1Freq>
 8005a54:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a56:	e014      	b.n	8005a82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005a58:	f7fe ff82 	bl	8004960 <HAL_RCC_GetPCLK2Freq>
 8005a5c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a5e:	e010      	b.n	8005a82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005a60:	4b4e      	ldr	r3, [pc, #312]	; (8005b9c <UART_SetConfig+0x5c0>)
 8005a62:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a64:	e00d      	b.n	8005a82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005a66:	f7fe fecd 	bl	8004804 <HAL_RCC_GetSysClockFreq>
 8005a6a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005a6c:	e009      	b.n	8005a82 <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005a6e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005a72:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005a74:	e005      	b.n	8005a82 <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 8005a76:	2300      	movs	r3, #0
 8005a78:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005a7a:	2301      	movs	r3, #1
 8005a7c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005a80:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8005a82:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a84:	2b00      	cmp	r3, #0
 8005a86:	f000 8090 	beq.w	8005baa <UART_SetConfig+0x5ce>
    {
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005a8a:	697b      	ldr	r3, [r7, #20]
 8005a8c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005a8e:	4a44      	ldr	r2, [pc, #272]	; (8005ba0 <UART_SetConfig+0x5c4>)
 8005a90:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005a94:	461a      	mov	r2, r3
 8005a96:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005a98:	fbb3 f3f2 	udiv	r3, r3, r2
 8005a9c:	005a      	lsls	r2, r3, #1
 8005a9e:	697b      	ldr	r3, [r7, #20]
 8005aa0:	685b      	ldr	r3, [r3, #4]
 8005aa2:	085b      	lsrs	r3, r3, #1
 8005aa4:	441a      	add	r2, r3
 8005aa6:	697b      	ldr	r3, [r7, #20]
 8005aa8:	685b      	ldr	r3, [r3, #4]
 8005aaa:	fbb2 f3f3 	udiv	r3, r2, r3
 8005aae:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005ab0:	6a3b      	ldr	r3, [r7, #32]
 8005ab2:	2b0f      	cmp	r3, #15
 8005ab4:	d916      	bls.n	8005ae4 <UART_SetConfig+0x508>
 8005ab6:	6a3b      	ldr	r3, [r7, #32]
 8005ab8:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005abc:	d212      	bcs.n	8005ae4 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 8005abe:	6a3b      	ldr	r3, [r7, #32]
 8005ac0:	b29b      	uxth	r3, r3
 8005ac2:	f023 030f 	bic.w	r3, r3, #15
 8005ac6:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8005ac8:	6a3b      	ldr	r3, [r7, #32]
 8005aca:	085b      	lsrs	r3, r3, #1
 8005acc:	b29b      	uxth	r3, r3
 8005ace:	f003 0307 	and.w	r3, r3, #7
 8005ad2:	b29a      	uxth	r2, r3
 8005ad4:	8bfb      	ldrh	r3, [r7, #30]
 8005ad6:	4313      	orrs	r3, r2
 8005ad8:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 8005ada:	697b      	ldr	r3, [r7, #20]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	8bfa      	ldrh	r2, [r7, #30]
 8005ae0:	60da      	str	r2, [r3, #12]
 8005ae2:	e062      	b.n	8005baa <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 8005ae4:	2301      	movs	r3, #1
 8005ae6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
 8005aea:	e05e      	b.n	8005baa <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 8005aec:	f897 302b 	ldrb.w	r3, [r7, #43]	; 0x2b
 8005af0:	2b08      	cmp	r3, #8
 8005af2:	d828      	bhi.n	8005b46 <UART_SetConfig+0x56a>
 8005af4:	a201      	add	r2, pc, #4	; (adr r2, 8005afc <UART_SetConfig+0x520>)
 8005af6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8005afa:	bf00      	nop
 8005afc:	08005b21 	.word	0x08005b21
 8005b00:	08005b29 	.word	0x08005b29
 8005b04:	08005b31 	.word	0x08005b31
 8005b08:	08005b47 	.word	0x08005b47
 8005b0c:	08005b37 	.word	0x08005b37
 8005b10:	08005b47 	.word	0x08005b47
 8005b14:	08005b47 	.word	0x08005b47
 8005b18:	08005b47 	.word	0x08005b47
 8005b1c:	08005b3f 	.word	0x08005b3f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8005b20:	f7fe ff08 	bl	8004934 <HAL_RCC_GetPCLK1Freq>
 8005b24:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b26:	e014      	b.n	8005b52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 8005b28:	f7fe ff1a 	bl	8004960 <HAL_RCC_GetPCLK2Freq>
 8005b2c:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b2e:	e010      	b.n	8005b52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8005b30:	4b1a      	ldr	r3, [pc, #104]	; (8005b9c <UART_SetConfig+0x5c0>)
 8005b32:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005b34:	e00d      	b.n	8005b52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8005b36:	f7fe fe65 	bl	8004804 <HAL_RCC_GetSysClockFreq>
 8005b3a:	6278      	str	r0, [r7, #36]	; 0x24
        break;
 8005b3c:	e009      	b.n	8005b52 <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 8005b3e:	f44f 4300 	mov.w	r3, #32768	; 0x8000
 8005b42:	627b      	str	r3, [r7, #36]	; 0x24
        break;
 8005b44:	e005      	b.n	8005b52 <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 8005b46:	2300      	movs	r3, #0
 8005b48:	627b      	str	r3, [r7, #36]	; 0x24
        ret = HAL_ERROR;
 8005b4a:	2301      	movs	r3, #1
 8005b4c:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
        break;
 8005b50:	bf00      	nop
    }

    if (pclk != 0U)
 8005b52:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d028      	beq.n	8005baa <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
#if defined(USART_PRESC_PRESCALER)
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8005b58:	697b      	ldr	r3, [r7, #20]
 8005b5a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005b5c:	4a10      	ldr	r2, [pc, #64]	; (8005ba0 <UART_SetConfig+0x5c4>)
 8005b5e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8005b62:	461a      	mov	r2, r3
 8005b64:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005b66:	fbb3 f2f2 	udiv	r2, r3, r2
 8005b6a:	697b      	ldr	r3, [r7, #20]
 8005b6c:	685b      	ldr	r3, [r3, #4]
 8005b6e:	085b      	lsrs	r3, r3, #1
 8005b70:	441a      	add	r2, r3
 8005b72:	697b      	ldr	r3, [r7, #20]
 8005b74:	685b      	ldr	r3, [r3, #4]
 8005b76:	fbb2 f3f3 	udiv	r3, r2, r3
 8005b7a:	623b      	str	r3, [r7, #32]
#else
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate));
#endif /* USART_PRESC_PRESCALER */
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8005b7c:	6a3b      	ldr	r3, [r7, #32]
 8005b7e:	2b0f      	cmp	r3, #15
 8005b80:	d910      	bls.n	8005ba4 <UART_SetConfig+0x5c8>
 8005b82:	6a3b      	ldr	r3, [r7, #32]
 8005b84:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8005b88:	d20c      	bcs.n	8005ba4 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 8005b8a:	6a3b      	ldr	r3, [r7, #32]
 8005b8c:	b29a      	uxth	r2, r3
 8005b8e:	697b      	ldr	r3, [r7, #20]
 8005b90:	681b      	ldr	r3, [r3, #0]
 8005b92:	60da      	str	r2, [r3, #12]
 8005b94:	e009      	b.n	8005baa <UART_SetConfig+0x5ce>
 8005b96:	bf00      	nop
 8005b98:	40008000 	.word	0x40008000
 8005b9c:	00f42400 	.word	0x00f42400
 8005ba0:	080062c4 	.word	0x080062c4
      }
      else
      {
        ret = HAL_ERROR;
 8005ba4:	2301      	movs	r3, #1
 8005ba6:	f887 302a 	strb.w	r3, [r7, #42]	; 0x2a
    }
  }

#if defined(USART_CR1_FIFOEN)
  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 8005baa:	697b      	ldr	r3, [r7, #20]
 8005bac:	2201      	movs	r2, #1
 8005bae:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
  huart->NbRxDataToProcess = 1;
 8005bb2:	697b      	ldr	r3, [r7, #20]
 8005bb4:	2201      	movs	r2, #1
 8005bb6:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
#endif /* USART_CR1_FIFOEN */

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 8005bba:	697b      	ldr	r3, [r7, #20]
 8005bbc:	2200      	movs	r2, #0
 8005bbe:	675a      	str	r2, [r3, #116]	; 0x74
  huart->TxISR = NULL;
 8005bc0:	697b      	ldr	r3, [r7, #20]
 8005bc2:	2200      	movs	r2, #0
 8005bc4:	679a      	str	r2, [r3, #120]	; 0x78

  return ret;
 8005bc6:	f897 302a 	ldrb.w	r3, [r7, #42]	; 0x2a
}
 8005bca:	4618      	mov	r0, r3
 8005bcc:	3730      	adds	r7, #48	; 0x30
 8005bce:	46bd      	mov	sp, r7
 8005bd0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

08005bd4 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8005bd4:	b480      	push	{r7}
 8005bd6:	b083      	sub	sp, #12
 8005bd8:	af00      	add	r7, sp, #0
 8005bda:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8005bdc:	687b      	ldr	r3, [r7, #4]
 8005bde:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005be0:	f003 0308 	and.w	r3, r3, #8
 8005be4:	2b00      	cmp	r3, #0
 8005be6:	d00a      	beq.n	8005bfe <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8005be8:	687b      	ldr	r3, [r7, #4]
 8005bea:	681b      	ldr	r3, [r3, #0]
 8005bec:	685b      	ldr	r3, [r3, #4]
 8005bee:	f423 4100 	bic.w	r1, r3, #32768	; 0x8000
 8005bf2:	687b      	ldr	r3, [r7, #4]
 8005bf4:	6b9a      	ldr	r2, [r3, #56]	; 0x38
 8005bf6:	687b      	ldr	r3, [r7, #4]
 8005bf8:	681b      	ldr	r3, [r3, #0]
 8005bfa:	430a      	orrs	r2, r1
 8005bfc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 8005bfe:	687b      	ldr	r3, [r7, #4]
 8005c00:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c02:	f003 0301 	and.w	r3, r3, #1
 8005c06:	2b00      	cmp	r3, #0
 8005c08:	d00a      	beq.n	8005c20 <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	681b      	ldr	r3, [r3, #0]
 8005c0e:	685b      	ldr	r3, [r3, #4]
 8005c10:	f423 3100 	bic.w	r1, r3, #131072	; 0x20000
 8005c14:	687b      	ldr	r3, [r7, #4]
 8005c16:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8005c18:	687b      	ldr	r3, [r7, #4]
 8005c1a:	681b      	ldr	r3, [r3, #0]
 8005c1c:	430a      	orrs	r2, r1
 8005c1e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 8005c20:	687b      	ldr	r3, [r7, #4]
 8005c22:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c24:	f003 0302 	and.w	r3, r3, #2
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d00a      	beq.n	8005c42 <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 8005c2c:	687b      	ldr	r3, [r7, #4]
 8005c2e:	681b      	ldr	r3, [r3, #0]
 8005c30:	685b      	ldr	r3, [r3, #4]
 8005c32:	f423 3180 	bic.w	r1, r3, #65536	; 0x10000
 8005c36:	687b      	ldr	r3, [r7, #4]
 8005c38:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8005c3a:	687b      	ldr	r3, [r7, #4]
 8005c3c:	681b      	ldr	r3, [r3, #0]
 8005c3e:	430a      	orrs	r2, r1
 8005c40:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 8005c42:	687b      	ldr	r3, [r7, #4]
 8005c44:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c46:	f003 0304 	and.w	r3, r3, #4
 8005c4a:	2b00      	cmp	r3, #0
 8005c4c:	d00a      	beq.n	8005c64 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 8005c4e:	687b      	ldr	r3, [r7, #4]
 8005c50:	681b      	ldr	r3, [r3, #0]
 8005c52:	685b      	ldr	r3, [r3, #4]
 8005c54:	f423 2180 	bic.w	r1, r3, #262144	; 0x40000
 8005c58:	687b      	ldr	r3, [r7, #4]
 8005c5a:	6b5a      	ldr	r2, [r3, #52]	; 0x34
 8005c5c:	687b      	ldr	r3, [r7, #4]
 8005c5e:	681b      	ldr	r3, [r3, #0]
 8005c60:	430a      	orrs	r2, r1
 8005c62:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8005c64:	687b      	ldr	r3, [r7, #4]
 8005c66:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c68:	f003 0310 	and.w	r3, r3, #16
 8005c6c:	2b00      	cmp	r3, #0
 8005c6e:	d00a      	beq.n	8005c86 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 8005c70:	687b      	ldr	r3, [r7, #4]
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	689b      	ldr	r3, [r3, #8]
 8005c76:	f423 5180 	bic.w	r1, r3, #4096	; 0x1000
 8005c7a:	687b      	ldr	r3, [r7, #4]
 8005c7c:	6bda      	ldr	r2, [r3, #60]	; 0x3c
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	681b      	ldr	r3, [r3, #0]
 8005c82:	430a      	orrs	r2, r1
 8005c84:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8005c86:	687b      	ldr	r3, [r7, #4]
 8005c88:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005c8a:	f003 0320 	and.w	r3, r3, #32
 8005c8e:	2b00      	cmp	r3, #0
 8005c90:	d00a      	beq.n	8005ca8 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 8005c92:	687b      	ldr	r3, [r7, #4]
 8005c94:	681b      	ldr	r3, [r3, #0]
 8005c96:	689b      	ldr	r3, [r3, #8]
 8005c98:	f423 5100 	bic.w	r1, r3, #8192	; 0x2000
 8005c9c:	687b      	ldr	r3, [r7, #4]
 8005c9e:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8005ca0:	687b      	ldr	r3, [r7, #4]
 8005ca2:	681b      	ldr	r3, [r3, #0]
 8005ca4:	430a      	orrs	r2, r1
 8005ca6:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8005ca8:	687b      	ldr	r3, [r7, #4]
 8005caa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cac:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8005cb0:	2b00      	cmp	r3, #0
 8005cb2:	d01a      	beq.n	8005cea <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8005cb4:	687b      	ldr	r3, [r7, #4]
 8005cb6:	681b      	ldr	r3, [r3, #0]
 8005cb8:	685b      	ldr	r3, [r3, #4]
 8005cba:	f423 1180 	bic.w	r1, r3, #1048576	; 0x100000
 8005cbe:	687b      	ldr	r3, [r7, #4]
 8005cc0:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8005cc2:	687b      	ldr	r3, [r7, #4]
 8005cc4:	681b      	ldr	r3, [r3, #0]
 8005cc6:	430a      	orrs	r2, r1
 8005cc8:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8005cca:	687b      	ldr	r3, [r7, #4]
 8005ccc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8005cce:	f5b3 1f80 	cmp.w	r3, #1048576	; 0x100000
 8005cd2:	d10a      	bne.n	8005cea <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8005cd4:	687b      	ldr	r3, [r7, #4]
 8005cd6:	681b      	ldr	r3, [r3, #0]
 8005cd8:	685b      	ldr	r3, [r3, #4]
 8005cda:	f423 01c0 	bic.w	r1, r3, #6291456	; 0x600000
 8005cde:	687b      	ldr	r3, [r7, #4]
 8005ce0:	6c9a      	ldr	r2, [r3, #72]	; 0x48
 8005ce2:	687b      	ldr	r3, [r7, #4]
 8005ce4:	681b      	ldr	r3, [r3, #0]
 8005ce6:	430a      	orrs	r2, r1
 8005ce8:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8005cea:	687b      	ldr	r3, [r7, #4]
 8005cec:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8005cee:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8005cf2:	2b00      	cmp	r3, #0
 8005cf4:	d00a      	beq.n	8005d0c <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8005cf6:	687b      	ldr	r3, [r7, #4]
 8005cf8:	681b      	ldr	r3, [r3, #0]
 8005cfa:	685b      	ldr	r3, [r3, #4]
 8005cfc:	f423 2100 	bic.w	r1, r3, #524288	; 0x80000
 8005d00:	687b      	ldr	r3, [r7, #4]
 8005d02:	6cda      	ldr	r2, [r3, #76]	; 0x4c
 8005d04:	687b      	ldr	r3, [r7, #4]
 8005d06:	681b      	ldr	r3, [r3, #0]
 8005d08:	430a      	orrs	r2, r1
 8005d0a:	605a      	str	r2, [r3, #4]
  }
}
 8005d0c:	bf00      	nop
 8005d0e:	370c      	adds	r7, #12
 8005d10:	46bd      	mov	sp, r7
 8005d12:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005d16:	4770      	bx	lr

08005d18 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 8005d18:	b580      	push	{r7, lr}
 8005d1a:	b098      	sub	sp, #96	; 0x60
 8005d1c:	af02      	add	r7, sp, #8
 8005d1e:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8005d20:	687b      	ldr	r3, [r7, #4]
 8005d22:	2200      	movs	r2, #0
 8005d24:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 8005d28:	f7fc f8d2 	bl	8001ed0 <HAL_GetTick>
 8005d2c:	6578      	str	r0, [r7, #84]	; 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 8005d2e:	687b      	ldr	r3, [r7, #4]
 8005d30:	681b      	ldr	r3, [r3, #0]
 8005d32:	681b      	ldr	r3, [r3, #0]
 8005d34:	f003 0308 	and.w	r3, r3, #8
 8005d38:	2b08      	cmp	r3, #8
 8005d3a:	d12f      	bne.n	8005d9c <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005d3c:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005d40:	9300      	str	r3, [sp, #0]
 8005d42:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005d44:	2200      	movs	r2, #0
 8005d46:	f44f 1100 	mov.w	r1, #2097152	; 0x200000
 8005d4a:	6878      	ldr	r0, [r7, #4]
 8005d4c:	f000 f88e 	bl	8005e6c <UART_WaitOnFlagUntilTimeout>
 8005d50:	4603      	mov	r3, r0
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d022      	beq.n	8005d9c <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 8005d56:	687b      	ldr	r3, [r7, #4]
 8005d58:	681b      	ldr	r3, [r3, #0]
 8005d5a:	63bb      	str	r3, [r7, #56]	; 0x38
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005d5c:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005d5e:	e853 3f00 	ldrex	r3, [r3]
 8005d62:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8005d64:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005d66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8005d6a:	653b      	str	r3, [r7, #80]	; 0x50
 8005d6c:	687b      	ldr	r3, [r7, #4]
 8005d6e:	681b      	ldr	r3, [r3, #0]
 8005d70:	461a      	mov	r2, r3
 8005d72:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8005d74:	647b      	str	r3, [r7, #68]	; 0x44
 8005d76:	643a      	str	r2, [r7, #64]	; 0x40
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005d78:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8005d7a:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8005d7c:	e841 2300 	strex	r3, r2, [r1]
 8005d80:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8005d82:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005d84:	2b00      	cmp	r3, #0
 8005d86:	d1e6      	bne.n	8005d56 <UART_CheckIdleState+0x3e>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE));
#endif /* USART_CR1_FIFOEN */

      huart->gState = HAL_UART_STATE_READY;
 8005d88:	687b      	ldr	r3, [r7, #4]
 8005d8a:	2220      	movs	r2, #32
 8005d8c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

      __HAL_UNLOCK(huart);
 8005d90:	687b      	ldr	r3, [r7, #4]
 8005d92:	2200      	movs	r2, #0
 8005d94:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005d98:	2303      	movs	r3, #3
 8005d9a:	e063      	b.n	8005e64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8005d9c:	687b      	ldr	r3, [r7, #4]
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	681b      	ldr	r3, [r3, #0]
 8005da2:	f003 0304 	and.w	r3, r3, #4
 8005da6:	2b04      	cmp	r3, #4
 8005da8:	d149      	bne.n	8005e3e <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8005daa:	f06f 437e 	mvn.w	r3, #4261412864	; 0xfe000000
 8005dae:	9300      	str	r3, [sp, #0]
 8005db0:	6d7b      	ldr	r3, [r7, #84]	; 0x54
 8005db2:	2200      	movs	r2, #0
 8005db4:	f44f 0180 	mov.w	r1, #4194304	; 0x400000
 8005db8:	6878      	ldr	r0, [r7, #4]
 8005dba:	f000 f857 	bl	8005e6c <UART_WaitOnFlagUntilTimeout>
 8005dbe:	4603      	mov	r3, r0
 8005dc0:	2b00      	cmp	r3, #0
 8005dc2:	d03c      	beq.n	8005e3e <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
#if defined(USART_CR1_FIFOEN)
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005dc4:	687b      	ldr	r3, [r7, #4]
 8005dc6:	681b      	ldr	r3, [r3, #0]
 8005dc8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005dcc:	e853 3f00 	ldrex	r3, [r3]
 8005dd0:	623b      	str	r3, [r7, #32]
   return(result);
 8005dd2:	6a3b      	ldr	r3, [r7, #32]
 8005dd4:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005dd8:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005dda:	687b      	ldr	r3, [r7, #4]
 8005ddc:	681b      	ldr	r3, [r3, #0]
 8005dde:	461a      	mov	r2, r3
 8005de0:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005de2:	633b      	str	r3, [r7, #48]	; 0x30
 8005de4:	62fa      	str	r2, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005de6:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8005de8:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005dea:	e841 2300 	strex	r3, r2, [r1]
 8005dee:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8005df0:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005df2:	2b00      	cmp	r3, #0
 8005df4:	d1e6      	bne.n	8005dc4 <UART_CheckIdleState+0xac>
#else
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
#endif /* USART_CR1_FIFOEN */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8005df6:	687b      	ldr	r3, [r7, #4]
 8005df8:	681b      	ldr	r3, [r3, #0]
 8005dfa:	3308      	adds	r3, #8
 8005dfc:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005dfe:	693b      	ldr	r3, [r7, #16]
 8005e00:	e853 3f00 	ldrex	r3, [r3]
 8005e04:	60fb      	str	r3, [r7, #12]
   return(result);
 8005e06:	68fb      	ldr	r3, [r7, #12]
 8005e08:	f023 0301 	bic.w	r3, r3, #1
 8005e0c:	64bb      	str	r3, [r7, #72]	; 0x48
 8005e0e:	687b      	ldr	r3, [r7, #4]
 8005e10:	681b      	ldr	r3, [r3, #0]
 8005e12:	3308      	adds	r3, #8
 8005e14:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005e16:	61fa      	str	r2, [r7, #28]
 8005e18:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005e1a:	69b9      	ldr	r1, [r7, #24]
 8005e1c:	69fa      	ldr	r2, [r7, #28]
 8005e1e:	e841 2300 	strex	r3, r2, [r1]
 8005e22:	617b      	str	r3, [r7, #20]
   return(result);
 8005e24:	697b      	ldr	r3, [r7, #20]
 8005e26:	2b00      	cmp	r3, #0
 8005e28:	d1e5      	bne.n	8005df6 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 8005e2a:	687b      	ldr	r3, [r7, #4]
 8005e2c:	2220      	movs	r2, #32
 8005e2e:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c

      __HAL_UNLOCK(huart);
 8005e32:	687b      	ldr	r3, [r7, #4]
 8005e34:	2200      	movs	r2, #0
 8005e36:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8005e3a:	2303      	movs	r3, #3
 8005e3c:	e012      	b.n	8005e64 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 8005e3e:	687b      	ldr	r3, [r7, #4]
 8005e40:	2220      	movs	r2, #32
 8005e42:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88
  huart->RxState = HAL_UART_STATE_READY;
 8005e46:	687b      	ldr	r3, [r7, #4]
 8005e48:	2220      	movs	r2, #32
 8005e4a:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005e4e:	687b      	ldr	r3, [r7, #4]
 8005e50:	2200      	movs	r2, #0
 8005e52:	66da      	str	r2, [r3, #108]	; 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8005e54:	687b      	ldr	r3, [r7, #4]
 8005e56:	2200      	movs	r2, #0
 8005e58:	671a      	str	r2, [r3, #112]	; 0x70

  __HAL_UNLOCK(huart);
 8005e5a:	687b      	ldr	r3, [r7, #4]
 8005e5c:	2200      	movs	r2, #0
 8005e5e:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8005e62:	2300      	movs	r3, #0
}
 8005e64:	4618      	mov	r0, r3
 8005e66:	3758      	adds	r7, #88	; 0x58
 8005e68:	46bd      	mov	sp, r7
 8005e6a:	bd80      	pop	{r7, pc}

08005e6c <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8005e6c:	b580      	push	{r7, lr}
 8005e6e:	b084      	sub	sp, #16
 8005e70:	af00      	add	r7, sp, #0
 8005e72:	60f8      	str	r0, [r7, #12]
 8005e74:	60b9      	str	r1, [r7, #8]
 8005e76:	603b      	str	r3, [r7, #0]
 8005e78:	4613      	mov	r3, r2
 8005e7a:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005e7c:	e049      	b.n	8005f12 <UART_WaitOnFlagUntilTimeout+0xa6>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005e7e:	69bb      	ldr	r3, [r7, #24]
 8005e80:	f1b3 3fff 	cmp.w	r3, #4294967295
 8005e84:	d045      	beq.n	8005f12 <UART_WaitOnFlagUntilTimeout+0xa6>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8005e86:	f7fc f823 	bl	8001ed0 <HAL_GetTick>
 8005e8a:	4602      	mov	r2, r0
 8005e8c:	683b      	ldr	r3, [r7, #0]
 8005e8e:	1ad3      	subs	r3, r2, r3
 8005e90:	69ba      	ldr	r2, [r7, #24]
 8005e92:	429a      	cmp	r2, r3
 8005e94:	d302      	bcc.n	8005e9c <UART_WaitOnFlagUntilTimeout+0x30>
 8005e96:	69bb      	ldr	r3, [r7, #24]
 8005e98:	2b00      	cmp	r3, #0
 8005e9a:	d101      	bne.n	8005ea0 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8005e9c:	2303      	movs	r3, #3
 8005e9e:	e048      	b.n	8005f32 <UART_WaitOnFlagUntilTimeout+0xc6>
      }

      if (READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U)
 8005ea0:	68fb      	ldr	r3, [r7, #12]
 8005ea2:	681b      	ldr	r3, [r3, #0]
 8005ea4:	681b      	ldr	r3, [r3, #0]
 8005ea6:	f003 0304 	and.w	r3, r3, #4
 8005eaa:	2b00      	cmp	r3, #0
 8005eac:	d031      	beq.n	8005f12 <UART_WaitOnFlagUntilTimeout+0xa6>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8005eae:	68fb      	ldr	r3, [r7, #12]
 8005eb0:	681b      	ldr	r3, [r3, #0]
 8005eb2:	69db      	ldr	r3, [r3, #28]
 8005eb4:	f003 0308 	and.w	r3, r3, #8
 8005eb8:	2b08      	cmp	r3, #8
 8005eba:	d110      	bne.n	8005ede <UART_WaitOnFlagUntilTimeout+0x72>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8005ebc:	68fb      	ldr	r3, [r7, #12]
 8005ebe:	681b      	ldr	r3, [r3, #0]
 8005ec0:	2208      	movs	r2, #8
 8005ec2:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ec4:	68f8      	ldr	r0, [r7, #12]
 8005ec6:	f000 f838 	bl	8005f3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8005eca:	68fb      	ldr	r3, [r7, #12]
 8005ecc:	2208      	movs	r2, #8
 8005ece:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005ed2:	68fb      	ldr	r3, [r7, #12]
 8005ed4:	2200      	movs	r2, #0
 8005ed6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_ERROR;
 8005eda:	2301      	movs	r3, #1
 8005edc:	e029      	b.n	8005f32 <UART_WaitOnFlagUntilTimeout+0xc6>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8005ede:	68fb      	ldr	r3, [r7, #12]
 8005ee0:	681b      	ldr	r3, [r3, #0]
 8005ee2:	69db      	ldr	r3, [r3, #28]
 8005ee4:	f403 6300 	and.w	r3, r3, #2048	; 0x800
 8005ee8:	f5b3 6f00 	cmp.w	r3, #2048	; 0x800
 8005eec:	d111      	bne.n	8005f12 <UART_WaitOnFlagUntilTimeout+0xa6>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8005eee:	68fb      	ldr	r3, [r7, #12]
 8005ef0:	681b      	ldr	r3, [r3, #0]
 8005ef2:	f44f 6200 	mov.w	r2, #2048	; 0x800
 8005ef6:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8005ef8:	68f8      	ldr	r0, [r7, #12]
 8005efa:	f000 f81e 	bl	8005f3a <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 8005efe:	68fb      	ldr	r3, [r7, #12]
 8005f00:	2220      	movs	r2, #32
 8005f02:	f8c3 2090 	str.w	r2, [r3, #144]	; 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8005f06:	68fb      	ldr	r3, [r7, #12]
 8005f08:	2200      	movs	r2, #0
 8005f0a:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

          return HAL_TIMEOUT;
 8005f0e:	2303      	movs	r3, #3
 8005f10:	e00f      	b.n	8005f32 <UART_WaitOnFlagUntilTimeout+0xc6>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8005f12:	68fb      	ldr	r3, [r7, #12]
 8005f14:	681b      	ldr	r3, [r3, #0]
 8005f16:	69da      	ldr	r2, [r3, #28]
 8005f18:	68bb      	ldr	r3, [r7, #8]
 8005f1a:	4013      	ands	r3, r2
 8005f1c:	68ba      	ldr	r2, [r7, #8]
 8005f1e:	429a      	cmp	r2, r3
 8005f20:	bf0c      	ite	eq
 8005f22:	2301      	moveq	r3, #1
 8005f24:	2300      	movne	r3, #0
 8005f26:	b2db      	uxtb	r3, r3
 8005f28:	461a      	mov	r2, r3
 8005f2a:	79fb      	ldrb	r3, [r7, #7]
 8005f2c:	429a      	cmp	r2, r3
 8005f2e:	d0a6      	beq.n	8005e7e <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8005f30:	2300      	movs	r3, #0
}
 8005f32:	4618      	mov	r0, r3
 8005f34:	3710      	adds	r7, #16
 8005f36:	46bd      	mov	sp, r7
 8005f38:	bd80      	pop	{r7, pc}

08005f3a <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8005f3a:	b480      	push	{r7}
 8005f3c:	b095      	sub	sp, #84	; 0x54
 8005f3e:	af00      	add	r7, sp, #0
 8005f40:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
#if defined(USART_CR1_FIFOEN)
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8005f42:	687b      	ldr	r3, [r7, #4]
 8005f44:	681b      	ldr	r3, [r3, #0]
 8005f46:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f48:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005f4a:	e853 3f00 	ldrex	r3, [r3]
 8005f4e:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8005f50:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005f52:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8005f56:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005f58:	687b      	ldr	r3, [r7, #4]
 8005f5a:	681b      	ldr	r3, [r3, #0]
 8005f5c:	461a      	mov	r2, r3
 8005f5e:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8005f60:	643b      	str	r3, [r7, #64]	; 0x40
 8005f62:	63fa      	str	r2, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f64:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8005f66:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8005f68:	e841 2300 	strex	r3, r2, [r1]
 8005f6c:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8005f6e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005f70:	2b00      	cmp	r3, #0
 8005f72:	d1e6      	bne.n	8005f42 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8005f74:	687b      	ldr	r3, [r7, #4]
 8005f76:	681b      	ldr	r3, [r3, #0]
 8005f78:	3308      	adds	r3, #8
 8005f7a:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005f7c:	6a3b      	ldr	r3, [r7, #32]
 8005f7e:	e853 3f00 	ldrex	r3, [r3]
 8005f82:	61fb      	str	r3, [r7, #28]
   return(result);
 8005f84:	69fb      	ldr	r3, [r7, #28]
 8005f86:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8005f8a:	f023 0301 	bic.w	r3, r3, #1
 8005f8e:	64bb      	str	r3, [r7, #72]	; 0x48
 8005f90:	687b      	ldr	r3, [r7, #4]
 8005f92:	681b      	ldr	r3, [r3, #0]
 8005f94:	3308      	adds	r3, #8
 8005f96:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8005f98:	62fa      	str	r2, [r7, #44]	; 0x2c
 8005f9a:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005f9c:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8005f9e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8005fa0:	e841 2300 	strex	r3, r2, [r1]
 8005fa4:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8005fa6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005fa8:	2b00      	cmp	r3, #0
 8005faa:	d1e3      	bne.n	8005f74 <UART_EndRxTransfer+0x3a>
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
#endif /* USART_CR1_FIFOEN */

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8005fac:	687b      	ldr	r3, [r7, #4]
 8005fae:	6edb      	ldr	r3, [r3, #108]	; 0x6c
 8005fb0:	2b01      	cmp	r3, #1
 8005fb2:	d118      	bne.n	8005fe6 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8005fb4:	687b      	ldr	r3, [r7, #4]
 8005fb6:	681b      	ldr	r3, [r3, #0]
 8005fb8:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8005fba:	68fb      	ldr	r3, [r7, #12]
 8005fbc:	e853 3f00 	ldrex	r3, [r3]
 8005fc0:	60bb      	str	r3, [r7, #8]
   return(result);
 8005fc2:	68bb      	ldr	r3, [r7, #8]
 8005fc4:	f023 0310 	bic.w	r3, r3, #16
 8005fc8:	647b      	str	r3, [r7, #68]	; 0x44
 8005fca:	687b      	ldr	r3, [r7, #4]
 8005fcc:	681b      	ldr	r3, [r3, #0]
 8005fce:	461a      	mov	r2, r3
 8005fd0:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8005fd2:	61bb      	str	r3, [r7, #24]
 8005fd4:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8005fd6:	6979      	ldr	r1, [r7, #20]
 8005fd8:	69ba      	ldr	r2, [r7, #24]
 8005fda:	e841 2300 	strex	r3, r2, [r1]
 8005fde:	613b      	str	r3, [r7, #16]
   return(result);
 8005fe0:	693b      	ldr	r3, [r7, #16]
 8005fe2:	2b00      	cmp	r3, #0
 8005fe4:	d1e6      	bne.n	8005fb4 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8005fe6:	687b      	ldr	r3, [r7, #4]
 8005fe8:	2220      	movs	r2, #32
 8005fea:	f8c3 208c 	str.w	r2, [r3, #140]	; 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8005fee:	687b      	ldr	r3, [r7, #4]
 8005ff0:	2200      	movs	r2, #0
 8005ff2:	66da      	str	r2, [r3, #108]	; 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8005ff4:	687b      	ldr	r3, [r7, #4]
 8005ff6:	2200      	movs	r2, #0
 8005ff8:	675a      	str	r2, [r3, #116]	; 0x74
}
 8005ffa:	bf00      	nop
 8005ffc:	3754      	adds	r7, #84	; 0x54
 8005ffe:	46bd      	mov	sp, r7
 8006000:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006004:	4770      	bx	lr

08006006 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8006006:	b480      	push	{r7}
 8006008:	b085      	sub	sp, #20
 800600a:	af00      	add	r7, sp, #0
 800600c:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800600e:	687b      	ldr	r3, [r7, #4]
 8006010:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006014:	2b01      	cmp	r3, #1
 8006016:	d101      	bne.n	800601c <HAL_UARTEx_DisableFifoMode+0x16>
 8006018:	2302      	movs	r3, #2
 800601a:	e027      	b.n	800606c <HAL_UARTEx_DisableFifoMode+0x66>
 800601c:	687b      	ldr	r3, [r7, #4]
 800601e:	2201      	movs	r2, #1
 8006020:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006024:	687b      	ldr	r3, [r7, #4]
 8006026:	2224      	movs	r2, #36	; 0x24
 8006028:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800602c:	687b      	ldr	r3, [r7, #4]
 800602e:	681b      	ldr	r3, [r3, #0]
 8006030:	681b      	ldr	r3, [r3, #0]
 8006032:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006034:	687b      	ldr	r3, [r7, #4]
 8006036:	681b      	ldr	r3, [r3, #0]
 8006038:	681a      	ldr	r2, [r3, #0]
 800603a:	687b      	ldr	r3, [r7, #4]
 800603c:	681b      	ldr	r3, [r3, #0]
 800603e:	f022 0201 	bic.w	r2, r2, #1
 8006042:	601a      	str	r2, [r3, #0]

  /* Enable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8006044:	68fb      	ldr	r3, [r7, #12]
 8006046:	f023 5300 	bic.w	r3, r3, #536870912	; 0x20000000
 800604a:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800604c:	687b      	ldr	r3, [r7, #4]
 800604e:	2200      	movs	r2, #0
 8006050:	665a      	str	r2, [r3, #100]	; 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8006052:	687b      	ldr	r3, [r7, #4]
 8006054:	681b      	ldr	r3, [r3, #0]
 8006056:	68fa      	ldr	r2, [r7, #12]
 8006058:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800605a:	687b      	ldr	r3, [r7, #4]
 800605c:	2220      	movs	r2, #32
 800605e:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8006062:	687b      	ldr	r3, [r7, #4]
 8006064:	2200      	movs	r2, #0
 8006066:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 800606a:	2300      	movs	r3, #0
}
 800606c:	4618      	mov	r0, r3
 800606e:	3714      	adds	r7, #20
 8006070:	46bd      	mov	sp, r7
 8006072:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006076:	4770      	bx	lr

08006078 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8006078:	b580      	push	{r7, lr}
 800607a:	b084      	sub	sp, #16
 800607c:	af00      	add	r7, sp, #0
 800607e:	6078      	str	r0, [r7, #4]
 8006080:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8006082:	687b      	ldr	r3, [r7, #4]
 8006084:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006088:	2b01      	cmp	r3, #1
 800608a:	d101      	bne.n	8006090 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800608c:	2302      	movs	r3, #2
 800608e:	e02d      	b.n	80060ec <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8006090:	687b      	ldr	r3, [r7, #4]
 8006092:	2201      	movs	r2, #1
 8006094:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006098:	687b      	ldr	r3, [r7, #4]
 800609a:	2224      	movs	r2, #36	; 0x24
 800609c:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 80060a0:	687b      	ldr	r3, [r7, #4]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	681b      	ldr	r3, [r3, #0]
 80060a6:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 80060a8:	687b      	ldr	r3, [r7, #4]
 80060aa:	681b      	ldr	r3, [r3, #0]
 80060ac:	681a      	ldr	r2, [r3, #0]
 80060ae:	687b      	ldr	r3, [r7, #4]
 80060b0:	681b      	ldr	r3, [r3, #0]
 80060b2:	f022 0201 	bic.w	r2, r2, #1
 80060b6:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 80060b8:	687b      	ldr	r3, [r7, #4]
 80060ba:	681b      	ldr	r3, [r3, #0]
 80060bc:	689b      	ldr	r3, [r3, #8]
 80060be:	f023 4160 	bic.w	r1, r3, #3758096384	; 0xe0000000
 80060c2:	687b      	ldr	r3, [r7, #4]
 80060c4:	681b      	ldr	r3, [r3, #0]
 80060c6:	683a      	ldr	r2, [r7, #0]
 80060c8:	430a      	orrs	r2, r1
 80060ca:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 80060cc:	6878      	ldr	r0, [r7, #4]
 80060ce:	f000 f84f 	bl	8006170 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 80060d2:	687b      	ldr	r3, [r7, #4]
 80060d4:	681b      	ldr	r3, [r3, #0]
 80060d6:	68fa      	ldr	r2, [r7, #12]
 80060d8:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 80060da:	687b      	ldr	r3, [r7, #4]
 80060dc:	2220      	movs	r2, #32
 80060de:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 80060e2:	687b      	ldr	r3, [r7, #4]
 80060e4:	2200      	movs	r2, #0
 80060e6:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 80060ea:	2300      	movs	r3, #0
}
 80060ec:	4618      	mov	r0, r3
 80060ee:	3710      	adds	r7, #16
 80060f0:	46bd      	mov	sp, r7
 80060f2:	bd80      	pop	{r7, pc}

080060f4 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 80060f4:	b580      	push	{r7, lr}
 80060f6:	b084      	sub	sp, #16
 80060f8:	af00      	add	r7, sp, #0
 80060fa:	6078      	str	r0, [r7, #4]
 80060fc:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 80060fe:	687b      	ldr	r3, [r7, #4]
 8006100:	f893 3084 	ldrb.w	r3, [r3, #132]	; 0x84
 8006104:	2b01      	cmp	r3, #1
 8006106:	d101      	bne.n	800610c <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8006108:	2302      	movs	r3, #2
 800610a:	e02d      	b.n	8006168 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800610c:	687b      	ldr	r3, [r7, #4]
 800610e:	2201      	movs	r2, #1
 8006110:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8006114:	687b      	ldr	r3, [r7, #4]
 8006116:	2224      	movs	r2, #36	; 0x24
 8006118:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800611c:	687b      	ldr	r3, [r7, #4]
 800611e:	681b      	ldr	r3, [r3, #0]
 8006120:	681b      	ldr	r3, [r3, #0]
 8006122:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8006124:	687b      	ldr	r3, [r7, #4]
 8006126:	681b      	ldr	r3, [r3, #0]
 8006128:	681a      	ldr	r2, [r3, #0]
 800612a:	687b      	ldr	r3, [r7, #4]
 800612c:	681b      	ldr	r3, [r3, #0]
 800612e:	f022 0201 	bic.w	r2, r2, #1
 8006132:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8006134:	687b      	ldr	r3, [r7, #4]
 8006136:	681b      	ldr	r3, [r3, #0]
 8006138:	689b      	ldr	r3, [r3, #8]
 800613a:	f023 6160 	bic.w	r1, r3, #234881024	; 0xe000000
 800613e:	687b      	ldr	r3, [r7, #4]
 8006140:	681b      	ldr	r3, [r3, #0]
 8006142:	683a      	ldr	r2, [r7, #0]
 8006144:	430a      	orrs	r2, r1
 8006146:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8006148:	6878      	ldr	r0, [r7, #4]
 800614a:	f000 f811 	bl	8006170 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800614e:	687b      	ldr	r3, [r7, #4]
 8006150:	681b      	ldr	r3, [r3, #0]
 8006152:	68fa      	ldr	r2, [r7, #12]
 8006154:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8006156:	687b      	ldr	r3, [r7, #4]
 8006158:	2220      	movs	r2, #32
 800615a:	f8c3 2088 	str.w	r2, [r3, #136]	; 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800615e:	687b      	ldr	r3, [r7, #4]
 8006160:	2200      	movs	r2, #0
 8006162:	f883 2084 	strb.w	r2, [r3, #132]	; 0x84

  return HAL_OK;
 8006166:	2300      	movs	r3, #0
}
 8006168:	4618      	mov	r0, r3
 800616a:	3710      	adds	r7, #16
 800616c:	46bd      	mov	sp, r7
 800616e:	bd80      	pop	{r7, pc}

08006170 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8006170:	b480      	push	{r7}
 8006172:	b085      	sub	sp, #20
 8006174:	af00      	add	r7, sp, #0
 8006176:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8006178:	687b      	ldr	r3, [r7, #4]
 800617a:	6e5b      	ldr	r3, [r3, #100]	; 0x64
 800617c:	2b00      	cmp	r3, #0
 800617e:	d108      	bne.n	8006192 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8006180:	687b      	ldr	r3, [r7, #4]
 8006182:	2201      	movs	r2, #1
 8006184:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = 1U;
 8006188:	687b      	ldr	r3, [r7, #4]
 800618a:	2201      	movs	r2, #1
 800618c:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8006190:	e031      	b.n	80061f6 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8006192:	2308      	movs	r3, #8
 8006194:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8006196:	2308      	movs	r3, #8
 8006198:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800619a:	687b      	ldr	r3, [r7, #4]
 800619c:	681b      	ldr	r3, [r3, #0]
 800619e:	689b      	ldr	r3, [r3, #8]
 80061a0:	0e5b      	lsrs	r3, r3, #25
 80061a2:	b2db      	uxtb	r3, r3
 80061a4:	f003 0307 	and.w	r3, r3, #7
 80061a8:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 80061aa:	687b      	ldr	r3, [r7, #4]
 80061ac:	681b      	ldr	r3, [r3, #0]
 80061ae:	689b      	ldr	r3, [r3, #8]
 80061b0:	0f5b      	lsrs	r3, r3, #29
 80061b2:	b2db      	uxtb	r3, r3
 80061b4:	f003 0307 	and.w	r3, r3, #7
 80061b8:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061ba:	7bbb      	ldrb	r3, [r7, #14]
 80061bc:	7b3a      	ldrb	r2, [r7, #12]
 80061be:	4911      	ldr	r1, [pc, #68]	; (8006204 <UARTEx_SetNbDataToProcess+0x94>)
 80061c0:	5c8a      	ldrb	r2, [r1, r2]
 80061c2:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 80061c6:	7b3a      	ldrb	r2, [r7, #12]
 80061c8:	490f      	ldr	r1, [pc, #60]	; (8006208 <UARTEx_SetNbDataToProcess+0x98>)
 80061ca:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 80061cc:	fb93 f3f2 	sdiv	r3, r3, r2
 80061d0:	b29a      	uxth	r2, r3
 80061d2:	687b      	ldr	r3, [r7, #4]
 80061d4:	f8a3 206a 	strh.w	r2, [r3, #106]	; 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061d8:	7bfb      	ldrb	r3, [r7, #15]
 80061da:	7b7a      	ldrb	r2, [r7, #13]
 80061dc:	4909      	ldr	r1, [pc, #36]	; (8006204 <UARTEx_SetNbDataToProcess+0x94>)
 80061de:	5c8a      	ldrb	r2, [r1, r2]
 80061e0:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 80061e4:	7b7a      	ldrb	r2, [r7, #13]
 80061e6:	4908      	ldr	r1, [pc, #32]	; (8006208 <UARTEx_SetNbDataToProcess+0x98>)
 80061e8:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 80061ea:	fb93 f3f2 	sdiv	r3, r3, r2
 80061ee:	b29a      	uxth	r2, r3
 80061f0:	687b      	ldr	r3, [r7, #4]
 80061f2:	f8a3 2068 	strh.w	r2, [r3, #104]	; 0x68
}
 80061f6:	bf00      	nop
 80061f8:	3714      	adds	r7, #20
 80061fa:	46bd      	mov	sp, r7
 80061fc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006200:	4770      	bx	lr
 8006202:	bf00      	nop
 8006204:	080062dc 	.word	0x080062dc
 8006208:	080062e4 	.word	0x080062e4

0800620c <memset>:
 800620c:	4402      	add	r2, r0
 800620e:	4603      	mov	r3, r0
 8006210:	4293      	cmp	r3, r2
 8006212:	d100      	bne.n	8006216 <memset+0xa>
 8006214:	4770      	bx	lr
 8006216:	f803 1b01 	strb.w	r1, [r3], #1
 800621a:	e7f9      	b.n	8006210 <memset+0x4>

0800621c <__libc_init_array>:
 800621c:	b570      	push	{r4, r5, r6, lr}
 800621e:	4d0d      	ldr	r5, [pc, #52]	; (8006254 <__libc_init_array+0x38>)
 8006220:	4c0d      	ldr	r4, [pc, #52]	; (8006258 <__libc_init_array+0x3c>)
 8006222:	1b64      	subs	r4, r4, r5
 8006224:	10a4      	asrs	r4, r4, #2
 8006226:	2600      	movs	r6, #0
 8006228:	42a6      	cmp	r6, r4
 800622a:	d109      	bne.n	8006240 <__libc_init_array+0x24>
 800622c:	4d0b      	ldr	r5, [pc, #44]	; (800625c <__libc_init_array+0x40>)
 800622e:	4c0c      	ldr	r4, [pc, #48]	; (8006260 <__libc_init_array+0x44>)
 8006230:	f000 f818 	bl	8006264 <_init>
 8006234:	1b64      	subs	r4, r4, r5
 8006236:	10a4      	asrs	r4, r4, #2
 8006238:	2600      	movs	r6, #0
 800623a:	42a6      	cmp	r6, r4
 800623c:	d105      	bne.n	800624a <__libc_init_array+0x2e>
 800623e:	bd70      	pop	{r4, r5, r6, pc}
 8006240:	f855 3b04 	ldr.w	r3, [r5], #4
 8006244:	4798      	blx	r3
 8006246:	3601      	adds	r6, #1
 8006248:	e7ee      	b.n	8006228 <__libc_init_array+0xc>
 800624a:	f855 3b04 	ldr.w	r3, [r5], #4
 800624e:	4798      	blx	r3
 8006250:	3601      	adds	r6, #1
 8006252:	e7f2      	b.n	800623a <__libc_init_array+0x1e>
 8006254:	080062f4 	.word	0x080062f4
 8006258:	080062f4 	.word	0x080062f4
 800625c:	080062f4 	.word	0x080062f4
 8006260:	080062f8 	.word	0x080062f8

08006264 <_init>:
 8006264:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006266:	bf00      	nop
 8006268:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800626a:	bc08      	pop	{r3}
 800626c:	469e      	mov	lr, r3
 800626e:	4770      	bx	lr

08006270 <_fini>:
 8006270:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8006272:	bf00      	nop
 8006274:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8006276:	bc08      	pop	{r3}
 8006278:	469e      	mov	lr, r3
 800627a:	4770      	bx	lr
