The following files were generated for 'ChipScopeController' in directory
C:\Users\Charlz\Documents\3_KTH\KEX_Xillinc\Complete_10thApril\RLS\ipcore_dir\

XCO file generator:
   Generate an XCO file for compatibility with legacy flows.

   * ChipScopeController.xco

Creates an implementation netlist:
   Creates an implementation netlist for the IP.

   * ChipScopeController.constraints/ChipScopeController.ucf
   * ChipScopeController.constraints/ChipScopeController.xdc
   * ChipScopeController.ngc
   * ChipScopeController.ucf
   * ChipScopeController.v
   * ChipScopeController.veo
   * ChipScopeController.xdc
   * ChipScopeController_xmdf.tcl

Creates an HDL instantiation template:
   Creates an HDL instantiation template for the IP.

   * ChipScopeController.veo

IP Symbol Generator:
   Generate an IP symbol based on the current project options'.

   * ChipScopeController.asy

SYM file generator:
   Generate a SYM file for compatibility with legacy flows

   * ChipScopeController.sym

Generate ISE subproject:
   Create an ISE subproject for use when including this core in ISE designs

   * ChipScopeController.gise
   * ChipScopeController.xise
   * _xmsgs/pn_parser.xmsgs

Deliver Readme:
   Readme file for the IP.

   * ChipScopeController_readme.txt

Generate FLIST file:
   Text file listing all of the output files produced when a customized core was
   generated in the CORE Generator.

   * ChipScopeController_flist.txt

Please see the Xilinx CORE Generator online help for further details on
generated files and how to use them.

