{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437127646862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:07:26 2015 " "Processing started: Fri Jul 17 12:07:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7_segment -c 7_segment " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1437127648443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 year_month_day-behavior " "Found design unit 1: year_month_day-behavior" {  } { { "../src/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""} { "Info" "ISGN_ENTITY_NAME" "1 year_month_day " "Found entity 1: year_month_day" {  } { { "../src/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_segment-behavior " "Found design unit 1: top_segment-behavior" {  } { { "../src/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_segment " "Found entity 1: top_segment" {  } { { "../src/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 no_jiter-behavior " "Found design unit 1: no_jiter-behavior" {  } { { "../src/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""} { "Info" "ISGN_ENTITY_NAME" "1 no_jiter " "Found entity 1: no_jiter" {  } { { "../src/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_date_time-behavior " "Found design unit 1: mux_date_time-behavior" {  } { { "../src/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_date_time " "Found entity 1: mux_date_time" {  } { { "../src/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_minute_second-behavior " "Found design unit 1: hour_minute_second-behavior" {  } { { "../src/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""} { "Info" "ISGN_ENTITY_NAME" "1 hour_minute_second " "Found entity 1: hour_minute_second" {  } { { "../src/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "../src/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../src/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assign_seg-behavior " "Found design unit 1: assign_seg-behavior" {  } { { "../src/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""} { "Info" "ISGN_ENTITY_NAME" "1 assign_seg " "Found entity 1: assign_seg" {  } { { "../src/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adjust_date_time-behavior " "Found design unit 1: adjust_date_time-behavior" {  } { { "../src/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""} { "Info" "ISGN_ENTITY_NAME" "1 adjust_date_time " "Found entity 1: adjust_date_time" {  } { { "../src/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_segment " "Elaborating entity \"top_segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1437127673362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U0 " "Elaborating entity \"display\" for hierarchy \"display:U0\"" {  } { { "../src/top_segment.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_seg display:U0\|assign_seg:U0 " "Elaborating entity \"assign_seg\" for hierarchy \"display:U0\|assign_seg:U0\"" {  } { { "../src/display.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_date_time mux_date_time:U1 " "Elaborating entity \"mux_date_time\" for hierarchy \"mux_date_time:U1\"" {  } { { "../src/top_segment.vhd" "U1" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "year_month_day year_month_day:U2 " "Elaborating entity \"year_month_day\" for hierarchy \"year_month_day:U2\"" {  } { { "../src/top_segment.vhd" "U2" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_minute_second hour_minute_second:U3 " "Elaborating entity \"hour_minute_second\" for hierarchy \"hour_minute_second:U3\"" {  } { { "../src/top_segment.vhd" "U3" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust_date_time adjust_date_time:U4 " "Elaborating entity \"adjust_date_time\" for hierarchy \"adjust_date_time:U4\"" {  } { { "../src/top_segment.vhd" "U4" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "no_jiter adjust_date_time:U4\|no_jiter:U0 " "Elaborating entity \"no_jiter\" for hierarchy \"adjust_date_time:U4\|no_jiter:U0\"" {  } { { "../src/adjust_date_time.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1437127678070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1437127680273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437127680273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "352 " "Implemented 352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1437127681105 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1437127681105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "305 " "Implemented 305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1437127681105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1437127681105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:08:01 2015 " "Processing ended: Fri Jul 17 12:08:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437127685094 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II 64-Bit " "Running Quartus II 64-Bit Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127685096 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:08:03 2015 " "Processing started: Fri Jul 17 12:08:03 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127685096 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1437127685096 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off 7_segment -c 7_segment " "Command: quartus_fit --read_settings_files=off --write_settings_files=off 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1437127685096 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1437127687964 ""}
{ "Info" "0" "" "Project  = 7_segment" {  } {  } 0 0 "Project  = 7_segment" 0 0 "Fitter" 0 0 1437127687965 ""}
{ "Info" "0" "" "Revision = 7_segment" {  } {  } 0 0 "Revision = 7_segment" 0 0 "Fitter" 0 0 1437127687965 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1437127688665 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "7_segment 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"7_segment\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1437127689021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1437127689176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1437127689176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1437127690245 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1437127691129 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1437127702009 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 145 global CLKCTRL_G6 " "clk~inputCLKENA0 with 145 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1437127702387 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1437127702387 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127702760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1437127702764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437127702765 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437127702766 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1437127702768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1437127702768 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1437127702769 ""}
{ "Info" "ISTA_SDC_FOUND" "7_segment.sdc " "Reading SDC File: '7_segment.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1437127705276 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1437127705291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1437127705291 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1437127705292 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "    20.0          CLK " "    20.0          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1437127705292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1437127705336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1437127705338 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1437127705338 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127705723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1437127711336 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1437127712244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127714564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1437127716711 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1437127717240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127717240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1437127721259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "/cal/homes/jchen/VHDL/experiments/7-segment/synth/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1437127727378 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1437127727378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127728351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1437127728352 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1437127728352 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1437127728352 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1437127733239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1437127734358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1437127735954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1437127737109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1437127738658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127742997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1953 " "Peak virtual memory: 1953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:09:06 2015 " "Processing ended: Fri Jul 17 12:09:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1437127746193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1437127750396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127750398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:09:10 2015 " "Processing started: Fri Jul 17 12:09:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127750398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1437127750398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 7_segment -c 7_segment " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1437127750399 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1437127766059 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437127646862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:07:26 2015 " "Processing started: Fri Jul 17 12:07:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7_segment -c 7_segment " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1437127648443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 year_month_day-behavior " "Found design unit 1: year_month_day-behavior" {  } { { "../src/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""} { "Info" "ISGN_ENTITY_NAME" "1 year_month_day " "Found entity 1: year_month_day" {  } { { "../src/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_segment-behavior " "Found design unit 1: top_segment-behavior" {  } { { "../src/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_segment " "Found entity 1: top_segment" {  } { { "../src/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 no_jiter-behavior " "Found design unit 1: no_jiter-behavior" {  } { { "../src/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""} { "Info" "ISGN_ENTITY_NAME" "1 no_jiter " "Found entity 1: no_jiter" {  } { { "../src/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_date_time-behavior " "Found design unit 1: mux_date_time-behavior" {  } { { "../src/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_date_time " "Found entity 1: mux_date_time" {  } { { "../src/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_minute_second-behavior " "Found design unit 1: hour_minute_second-behavior" {  } { { "../src/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""} { "Info" "ISGN_ENTITY_NAME" "1 hour_minute_second " "Found entity 1: hour_minute_second" {  } { { "../src/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "../src/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../src/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assign_seg-behavior " "Found design unit 1: assign_seg-behavior" {  } { { "../src/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""} { "Info" "ISGN_ENTITY_NAME" "1 assign_seg " "Found entity 1: assign_seg" {  } { { "../src/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adjust_date_time-behavior " "Found design unit 1: adjust_date_time-behavior" {  } { { "../src/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""} { "Info" "ISGN_ENTITY_NAME" "1 adjust_date_time " "Found entity 1: adjust_date_time" {  } { { "../src/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_segment " "Elaborating entity \"top_segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1437127673362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U0 " "Elaborating entity \"display\" for hierarchy \"display:U0\"" {  } { { "../src/top_segment.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_seg display:U0\|assign_seg:U0 " "Elaborating entity \"assign_seg\" for hierarchy \"display:U0\|assign_seg:U0\"" {  } { { "../src/display.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_date_time mux_date_time:U1 " "Elaborating entity \"mux_date_time\" for hierarchy \"mux_date_time:U1\"" {  } { { "../src/top_segment.vhd" "U1" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "year_month_day year_month_day:U2 " "Elaborating entity \"year_month_day\" for hierarchy \"year_month_day:U2\"" {  } { { "../src/top_segment.vhd" "U2" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_minute_second hour_minute_second:U3 " "Elaborating entity \"hour_minute_second\" for hierarchy \"hour_minute_second:U3\"" {  } { { "../src/top_segment.vhd" "U3" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust_date_time adjust_date_time:U4 " "Elaborating entity \"adjust_date_time\" for hierarchy \"adjust_date_time:U4\"" {  } { { "../src/top_segment.vhd" "U4" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "no_jiter adjust_date_time:U4\|no_jiter:U0 " "Elaborating entity \"no_jiter\" for hierarchy \"adjust_date_time:U4\|no_jiter:U0\"" {  } { { "../src/adjust_date_time.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1437127678070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1437127680273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437127680273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "352 " "Implemented 352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1437127681105 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1437127681105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "305 " "Implemented 305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1437127681105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1437127681105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:08:01 2015 " "Processing ended: Fri Jul 17 12:08:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1437127688665 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "7_segment 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"7_segment\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1437127689021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1437127689176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1437127689176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1437127690245 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1437127691129 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1437127702009 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 145 global CLKCTRL_G6 " "clk~inputCLKENA0 with 145 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1437127702387 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1437127702387 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127702760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1437127702764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437127702765 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437127702766 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1437127702768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1437127702768 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1437127702769 ""}
{ "Info" "ISTA_SDC_FOUND" "7_segment.sdc " "Reading SDC File: '7_segment.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1437127705276 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1437127705291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1437127705291 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1437127705292 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "    20.0          CLK " "    20.0          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1437127705292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1437127705336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1437127705338 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1437127705338 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127705723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1437127711336 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1437127712244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127714564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1437127716711 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1437127717240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127717240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1437127721259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "/cal/homes/jchen/VHDL/experiments/7-segment/synth/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1437127727378 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1437127727378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127728351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1437127728352 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1437127728352 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1437127728352 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1437127733239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1437127734358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1437127735954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1437127737109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1437127738658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127742997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1953 " "Peak virtual memory: 1953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:09:06 2015 " "Processing ended: Fri Jul 17 12:09:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1437127746193 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:09:29 2015 " "Processing ended: Fri Jul 17 12:09:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1437127769298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437127646862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:07:26 2015 " "Processing started: Fri Jul 17 12:07:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7_segment -c 7_segment " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1437127648443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 year_month_day-behavior " "Found design unit 1: year_month_day-behavior" {  } { { "../src/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""} { "Info" "ISGN_ENTITY_NAME" "1 year_month_day " "Found entity 1: year_month_day" {  } { { "../src/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_segment-behavior " "Found design unit 1: top_segment-behavior" {  } { { "../src/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_segment " "Found entity 1: top_segment" {  } { { "../src/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 no_jiter-behavior " "Found design unit 1: no_jiter-behavior" {  } { { "../src/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""} { "Info" "ISGN_ENTITY_NAME" "1 no_jiter " "Found entity 1: no_jiter" {  } { { "../src/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_date_time-behavior " "Found design unit 1: mux_date_time-behavior" {  } { { "../src/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_date_time " "Found entity 1: mux_date_time" {  } { { "../src/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_minute_second-behavior " "Found design unit 1: hour_minute_second-behavior" {  } { { "../src/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""} { "Info" "ISGN_ENTITY_NAME" "1 hour_minute_second " "Found entity 1: hour_minute_second" {  } { { "../src/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "../src/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../src/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assign_seg-behavior " "Found design unit 1: assign_seg-behavior" {  } { { "../src/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""} { "Info" "ISGN_ENTITY_NAME" "1 assign_seg " "Found entity 1: assign_seg" {  } { { "../src/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adjust_date_time-behavior " "Found design unit 1: adjust_date_time-behavior" {  } { { "../src/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""} { "Info" "ISGN_ENTITY_NAME" "1 adjust_date_time " "Found entity 1: adjust_date_time" {  } { { "../src/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_segment " "Elaborating entity \"top_segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1437127673362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U0 " "Elaborating entity \"display\" for hierarchy \"display:U0\"" {  } { { "../src/top_segment.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_seg display:U0\|assign_seg:U0 " "Elaborating entity \"assign_seg\" for hierarchy \"display:U0\|assign_seg:U0\"" {  } { { "../src/display.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_date_time mux_date_time:U1 " "Elaborating entity \"mux_date_time\" for hierarchy \"mux_date_time:U1\"" {  } { { "../src/top_segment.vhd" "U1" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "year_month_day year_month_day:U2 " "Elaborating entity \"year_month_day\" for hierarchy \"year_month_day:U2\"" {  } { { "../src/top_segment.vhd" "U2" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_minute_second hour_minute_second:U3 " "Elaborating entity \"hour_minute_second\" for hierarchy \"hour_minute_second:U3\"" {  } { { "../src/top_segment.vhd" "U3" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust_date_time adjust_date_time:U4 " "Elaborating entity \"adjust_date_time\" for hierarchy \"adjust_date_time:U4\"" {  } { { "../src/top_segment.vhd" "U4" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "no_jiter adjust_date_time:U4\|no_jiter:U0 " "Elaborating entity \"no_jiter\" for hierarchy \"adjust_date_time:U4\|no_jiter:U0\"" {  } { { "../src/adjust_date_time.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1437127678070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1437127680273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437127680273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "352 " "Implemented 352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1437127681105 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1437127681105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "305 " "Implemented 305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1437127681105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1437127681105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:08:01 2015 " "Processing ended: Fri Jul 17 12:08:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1437127688665 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "7_segment 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"7_segment\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1437127689021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1437127689176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1437127689176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1437127690245 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1437127691129 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1437127702009 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 145 global CLKCTRL_G6 " "clk~inputCLKENA0 with 145 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1437127702387 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1437127702387 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127702760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1437127702764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437127702765 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437127702766 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1437127702768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1437127702768 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1437127702769 ""}
{ "Info" "ISTA_SDC_FOUND" "7_segment.sdc " "Reading SDC File: '7_segment.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1437127705276 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1437127705291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1437127705291 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1437127705292 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "    20.0          CLK " "    20.0          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1437127705292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1437127705336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1437127705338 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1437127705338 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127705723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1437127711336 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1437127712244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127714564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1437127716711 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1437127717240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127717240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1437127721259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "/cal/homes/jchen/VHDL/experiments/7-segment/synth/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1437127727378 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1437127727378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127728351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1437127728352 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1437127728352 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1437127728352 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1437127733239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1437127734358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1437127735954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1437127737109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1437127738658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127742997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1953 " "Peak virtual memory: 1953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:09:06 2015 " "Processing ended: Fri Jul 17 12:09:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1437127746193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437127750396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127750398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:09:10 2015 " "Processing started: Fri Jul 17 12:09:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127750398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1437127750398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 7_segment -c 7_segment " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1437127750399 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1437127766059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:09:29 2015 " "Processing ended: Fri Jul 17 12:09:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1437127769298 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "PowerPlay Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module PowerPlay Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1437127770713 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1437127646862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:07:26 2015 " "Processing started: Fri Jul 17 12:07:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1437127646865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7_segment -c 7_segment " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1437127646865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 1 0 "Quartus II" 0 -1 1437127648443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 year_month_day-behavior " "Found design unit 1: year_month_day-behavior" {  } { { "../src/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""} { "Info" "ISGN_ENTITY_NAME" "1 year_month_day " "Found entity 1: year_month_day" {  } { { "../src/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_segment-behavior " "Found design unit 1: top_segment-behavior" {  } { { "../src/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_segment " "Found entity 1: top_segment" {  } { { "../src/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 no_jiter-behavior " "Found design unit 1: no_jiter-behavior" {  } { { "../src/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""} { "Info" "ISGN_ENTITY_NAME" "1 no_jiter " "Found entity 1: no_jiter" {  } { { "../src/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_date_time-behavior " "Found design unit 1: mux_date_time-behavior" {  } { { "../src/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_date_time " "Found entity 1: mux_date_time" {  } { { "../src/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_minute_second-behavior " "Found design unit 1: hour_minute_second-behavior" {  } { { "../src/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""} { "Info" "ISGN_ENTITY_NAME" "1 hour_minute_second " "Found entity 1: hour_minute_second" {  } { { "../src/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "../src/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../src/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assign_seg-behavior " "Found design unit 1: assign_seg-behavior" {  } { { "../src/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""} { "Info" "ISGN_ENTITY_NAME" "1 assign_seg " "Found entity 1: assign_seg" {  } { { "../src/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adjust_date_time-behavior " "Found design unit 1: adjust_date_time-behavior" {  } { { "../src/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""} { "Info" "ISGN_ENTITY_NAME" "1 adjust_date_time " "Found entity 1: adjust_date_time" {  } { { "../src/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_segment " "Elaborating entity \"top_segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1437127673362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U0 " "Elaborating entity \"display\" for hierarchy \"display:U0\"" {  } { { "../src/top_segment.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_seg display:U0\|assign_seg:U0 " "Elaborating entity \"assign_seg\" for hierarchy \"display:U0\|assign_seg:U0\"" {  } { { "../src/display.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_date_time mux_date_time:U1 " "Elaborating entity \"mux_date_time\" for hierarchy \"mux_date_time:U1\"" {  } { { "../src/top_segment.vhd" "U1" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "year_month_day year_month_day:U2 " "Elaborating entity \"year_month_day\" for hierarchy \"year_month_day:U2\"" {  } { { "../src/top_segment.vhd" "U2" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_minute_second hour_minute_second:U3 " "Elaborating entity \"hour_minute_second\" for hierarchy \"hour_minute_second:U3\"" {  } { { "../src/top_segment.vhd" "U3" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust_date_time adjust_date_time:U4 " "Elaborating entity \"adjust_date_time\" for hierarchy \"adjust_date_time:U4\"" {  } { { "../src/top_segment.vhd" "U4" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "no_jiter adjust_date_time:U4\|no_jiter:U0 " "Elaborating entity \"no_jiter\" for hierarchy \"adjust_date_time:U4\|no_jiter:U0\"" {  } { { "../src/adjust_date_time.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 1 0 "Quartus II" 0 -1 1437127678070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1437127680273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Quartus II" 0 -1 1437127680273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "352 " "Implemented 352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1437127681105 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1437127681105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "305 " "Implemented 305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1437127681105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1437127681105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:08:01 2015 " "Processing ended: Fri Jul 17 12:08:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1437127681144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 1 0 "Fitter" 0 -1 1437127688665 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "7_segment 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"7_segment\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1437127689021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1437127689176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1437127689176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 1 0 "Fitter" 0 -1 1437127690245 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1437127691129 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 1 0 "Fitter" 0 -1 1437127702009 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 145 global CLKCTRL_G6 " "clk~inputCLKENA0 with 145 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1437127702387 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 1 0 "Fitter" 0 -1 1437127702387 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1437127702760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 1 0 "Fitter" 0 -1 1437127702764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437127702765 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437127702766 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1437127702768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1437127702768 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1437127702769 ""}
{ "Info" "ISTA_SDC_FOUND" "7_segment.sdc " "Reading SDC File: '7_segment.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "Fitter" 0 -1 1437127705276 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 1 0 "Fitter" 0 -1 1437127705291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 1 0 "Fitter" 0 -1 1437127705291 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 1 0 "Fitter" 0 -1 1437127705292 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "    20.0          CLK " "    20.0          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""}  } {  } 0 332111 "%1!s!" 1 0 "Fitter" 0 -1 1437127705292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1437127705336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1437127705338 ""}  } {  } 0 176235 "Finished register packing" 1 0 "Fitter" 0 -1 1437127705338 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1437127705723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 1 0 "Fitter" 0 -1 1437127711336 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 1 0 "Fitter" 0 -1 1437127712244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1437127714564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 1 0 "Fitter" 0 -1 1437127716711 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 1 0 "Fitter" 0 -1 1437127717240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1437127717240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 1 0 "Fitter" 0 -1 1437127721259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "/cal/homes/jchen/VHDL/experiments/7-segment/synth/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1437127727378 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 1 0 "Fitter" 0 -1 1437127727378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1437127728351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1437127728352 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1437127728352 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 1 0 "Fitter" 0 -1 1437127728352 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 1 0 "Fitter" 0 -1 1437127733239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1437127734358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1437127735954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1437127737109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1437127738658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1437127742997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1953 " "Peak virtual memory: 1953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:09:06 2015 " "Processing ended: Fri Jul 17 12:09:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1437127746193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1437127750396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127750398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:09:10 2015 " "Processing started: Fri Jul 17 12:09:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127750398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Assembler" 0 -1 1437127750398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 7_segment -c 7_segment " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 1 0 "Assembler" 0 -1 1437127750399 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 1 0 "Assembler" 0 -1 1437127766059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:09:29 2015 " "Processing ended: Fri Jul 17 12:09:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Assembler" 0 -1 1437127769298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1437127773880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127773882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:09:32 2015 " "Processing started: Fri Jul 17 12:09:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127773882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1437127773882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 7_segment -c 7_segment " "Command: quartus_sta 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1437127773882 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1437127776272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1437127777390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1437127777928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1437127777928 ""}
{ "Info" "ISTA_SDC_FOUND" "7_segment.sdc " "Reading SDC File: '7_segment.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1437127782347 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1437127782367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782368 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1437127782369 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1437127782402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.7 " "Worst-case setup slack is 14.7" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "     14.7               0.000 CLK  " "     14.7               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127782881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.3 " "Worst-case hold slack is 0.3" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      0.3               0.000 CLK  " "      0.3               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127782891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127782899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127782907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.4 " "Worst-case minimum pulse width slack is 9.4" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      9.4               0.000 CLK  " "      9.4               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127782914 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1437127782965 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1437127783023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1437127786169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1437127786796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.8 " "Worst-case setup slack is 14.8" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127786955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127786955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "     14.8               0.000 CLK  " "     14.8               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127786955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127786955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.3 " "Worst-case hold slack is 0.3" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      0.3               0.000 CLK  " "      0.3               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127787113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127787122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127787158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.3 " "Worst-case minimum pulse width slack is 9.3" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      9.3               0.000 CLK  " "      9.3               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127787166 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1437127787484 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1437127789143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1437127792245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.9 " "Worst-case setup slack is 16.9" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "     16.9               0.000 CLK  " "     16.9               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127793098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.2 " "Worst-case hold slack is 0.2" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      0.2               0.000 CLK  " "      0.2               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127793107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127793115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127793163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.4 " "Worst-case minimum pulse width slack is 9.4" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      9.4               0.000 CLK  " "      9.4               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127793435 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1437127794133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.2 " "Worst-case setup slack is 17.2" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "     17.2               0.000 CLK  " "     17.2               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127796198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.2 " "Worst-case hold slack is 0.2" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      0.2               0.000 CLK  " "      0.2               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127796209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127796218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127796227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.4 " "Worst-case minimum pulse width slack is 9.4" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      9.4               0.000 CLK  " "      9.4               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127796236 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1437127801110 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1437127801111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1163 " "Peak virtual memory: 1163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127802008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:10:02 2015 " "Processing ended: Fri Jul 17 12:10:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127802008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127802008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127802008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437127802008 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437127646862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:07:26 2015 " "Processing started: Fri Jul 17 12:07:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7_segment -c 7_segment " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1437127648443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 year_month_day-behavior " "Found design unit 1: year_month_day-behavior" {  } { { "../src/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""} { "Info" "ISGN_ENTITY_NAME" "1 year_month_day " "Found entity 1: year_month_day" {  } { { "../src/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_segment-behavior " "Found design unit 1: top_segment-behavior" {  } { { "../src/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_segment " "Found entity 1: top_segment" {  } { { "../src/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 no_jiter-behavior " "Found design unit 1: no_jiter-behavior" {  } { { "../src/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""} { "Info" "ISGN_ENTITY_NAME" "1 no_jiter " "Found entity 1: no_jiter" {  } { { "../src/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_date_time-behavior " "Found design unit 1: mux_date_time-behavior" {  } { { "../src/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_date_time " "Found entity 1: mux_date_time" {  } { { "../src/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_minute_second-behavior " "Found design unit 1: hour_minute_second-behavior" {  } { { "../src/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""} { "Info" "ISGN_ENTITY_NAME" "1 hour_minute_second " "Found entity 1: hour_minute_second" {  } { { "../src/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "../src/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../src/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assign_seg-behavior " "Found design unit 1: assign_seg-behavior" {  } { { "../src/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""} { "Info" "ISGN_ENTITY_NAME" "1 assign_seg " "Found entity 1: assign_seg" {  } { { "../src/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adjust_date_time-behavior " "Found design unit 1: adjust_date_time-behavior" {  } { { "../src/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""} { "Info" "ISGN_ENTITY_NAME" "1 adjust_date_time " "Found entity 1: adjust_date_time" {  } { { "../src/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_segment " "Elaborating entity \"top_segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1437127673362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U0 " "Elaborating entity \"display\" for hierarchy \"display:U0\"" {  } { { "../src/top_segment.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_seg display:U0\|assign_seg:U0 " "Elaborating entity \"assign_seg\" for hierarchy \"display:U0\|assign_seg:U0\"" {  } { { "../src/display.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_date_time mux_date_time:U1 " "Elaborating entity \"mux_date_time\" for hierarchy \"mux_date_time:U1\"" {  } { { "../src/top_segment.vhd" "U1" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "year_month_day year_month_day:U2 " "Elaborating entity \"year_month_day\" for hierarchy \"year_month_day:U2\"" {  } { { "../src/top_segment.vhd" "U2" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_minute_second hour_minute_second:U3 " "Elaborating entity \"hour_minute_second\" for hierarchy \"hour_minute_second:U3\"" {  } { { "../src/top_segment.vhd" "U3" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust_date_time adjust_date_time:U4 " "Elaborating entity \"adjust_date_time\" for hierarchy \"adjust_date_time:U4\"" {  } { { "../src/top_segment.vhd" "U4" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "no_jiter adjust_date_time:U4\|no_jiter:U0 " "Elaborating entity \"no_jiter\" for hierarchy \"adjust_date_time:U4\|no_jiter:U0\"" {  } { { "../src/adjust_date_time.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1437127673392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Quartus II" 0 -1 1437127678070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1437127680273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1437127680273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "352 " "Implemented 352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1437127681105 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1437127681105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "305 " "Implemented 305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1437127681105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1437127681105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:08:01 2015 " "Processing ended: Fri Jul 17 12:08:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Fitter" 0 -1 1437127688665 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "7_segment 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"7_segment\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1437127689021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1437127689176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1437127689176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1437127690245 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1437127691129 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 0 0 "Fitter" 0 -1 1437127702009 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 145 global CLKCTRL_G6 " "clk~inputCLKENA0 with 145 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1437127702387 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 0 0 "Fitter" 0 -1 1437127702387 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127702760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1437127702764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437127702765 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437127702766 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1437127702768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1437127702768 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1437127702769 ""}
{ "Info" "ISTA_SDC_FOUND" "7_segment.sdc " "Reading SDC File: '7_segment.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1437127705276 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Fitter" 0 -1 1437127705291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1437127705291 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1437127705292 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "    20.0          CLK " "    20.0          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1437127705292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1437127705336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1437127705338 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1437127705338 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127705723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1437127711336 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 0 0 "Fitter" 0 -1 1437127712244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127714564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1437127716711 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1437127717240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127717240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1437127721259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "/cal/homes/jchen/VHDL/experiments/7-segment/synth/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1437127727378 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1437127727378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127728351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1437127728352 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1437127728352 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1437127728352 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 0 0 "Fitter" 0 -1 1437127733239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1437127734358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1437127735954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1437127737109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1437127738658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1437127742997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1953 " "Peak virtual memory: 1953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:09:06 2015 " "Processing ended: Fri Jul 17 12:09:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1437127746193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437127750396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127750398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:09:10 2015 " "Processing started: Fri Jul 17 12:09:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127750398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1437127750398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 7_segment -c 7_segment " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1437127750399 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1437127766059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:09:29 2015 " "Processing ended: Fri Jul 17 12:09:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1437127769298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1437127773880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127773882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:09:32 2015 " "Processing started: Fri Jul 17 12:09:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127773882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1437127773882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 7_segment -c 7_segment " "Command: quartus_sta 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1437127773882 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 0 0 "Quartus II" 0 0 1437127776272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1437127777390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1437127777928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Quartus II" 0 -1 1437127777928 ""}
{ "Info" "ISTA_SDC_FOUND" "7_segment.sdc " "Reading SDC File: '7_segment.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Quartus II" 0 -1 1437127782347 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 0 0 "Quartus II" 0 -1 1437127782367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782368 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Quartus II" 0 0 1437127782369 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 0 0 "Quartus II" 0 0 1437127782402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.7 " "Worst-case setup slack is 14.7" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "     14.7               0.000 CLK  " "     14.7               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127782881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.3 " "Worst-case hold slack is 0.3" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      0.3               0.000 CLK  " "      0.3               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127782891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127782899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127782907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.4 " "Worst-case minimum pulse width slack is 9.4" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      9.4               0.000 CLK  " "      9.4               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127782914 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 0 0 "Quartus II" 0 0 1437127782965 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1437127783023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1437127786169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1437127786796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.8 " "Worst-case setup slack is 14.8" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127786955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127786955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "     14.8               0.000 CLK  " "     14.8               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127786955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127786955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.3 " "Worst-case hold slack is 0.3" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      0.3               0.000 CLK  " "      0.3               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127787113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127787122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127787158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.3 " "Worst-case minimum pulse width slack is 9.3" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      9.3               0.000 CLK  " "      9.3               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127787166 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 0 0 "Quartus II" 0 0 1437127787484 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Quartus II" 0 -1 1437127789143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Quartus II" 0 -1 1437127792245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.9 " "Worst-case setup slack is 16.9" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "     16.9               0.000 CLK  " "     16.9               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127793098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.2 " "Worst-case hold slack is 0.2" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      0.2               0.000 CLK  " "      0.2               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127793107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127793115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127793163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.4 " "Worst-case minimum pulse width slack is 9.4" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      9.4               0.000 CLK  " "      9.4               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127793435 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 0 0 "Quartus II" 0 0 1437127794133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.2 " "Worst-case setup slack is 17.2" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "     17.2               0.000 CLK  " "     17.2               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127796198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.2 " "Worst-case hold slack is 0.2" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      0.2               0.000 CLK  " "      0.2               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127796209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127796218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Quartus II" 0 -1 1437127796227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.4 " "Worst-case minimum pulse width slack is 9.4" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      9.4               0.000 CLK  " "      9.4               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Quartus II" 0 -1 1437127796236 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1437127801110 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Quartus II" 0 -1 1437127801111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1163 " "Peak virtual memory: 1163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127802008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:10:02 2015 " "Processing ended: Fri Jul 17 12:10:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127802008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127802008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127802008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437127802008 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 1  " "Quartus II Full Compilation was successful. 0 errors, 1 warning" {  } {  } 0 293000 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1437127803815 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1437127646862 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:07:26 2015 " "Processing started: Fri Jul 17 12:07:26 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127646865 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1437127646865 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 7_segment -c 7_segment " "Command: quartus_map --read_settings_files=on --write_settings_files=off 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1437127646865 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 1 0 "Quartus II" 0 -1 1437127648443 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 year_month_day-behavior " "Found design unit 1: year_month_day-behavior" {  } { { "../src/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" 23 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""} { "Info" "ISGN_ENTITY_NAME" "1 year_month_day " "Found entity 1: year_month_day" {  } { { "../src/year_month_day.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/year_month_day.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671171 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 top_segment-behavior " "Found design unit 1: top_segment-behavior" {  } { { "../src/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""} { "Info" "ISGN_ENTITY_NAME" "1 top_segment " "Found entity 1: top_segment" {  } { { "../src/top_segment.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671175 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671175 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 no_jiter-behavior " "Found design unit 1: no_jiter-behavior" {  } { { "../src/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""} { "Info" "ISGN_ENTITY_NAME" "1 no_jiter " "Found entity 1: no_jiter" {  } { { "../src/no_jiter.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/no_jiter.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671180 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671180 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 mux_date_time-behavior " "Found design unit 1: mux_date_time-behavior" {  } { { "../src/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""} { "Info" "ISGN_ENTITY_NAME" "1 mux_date_time " "Found entity 1: mux_date_time" {  } { { "../src/mux_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/mux_date_time.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671185 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671185 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hour_minute_second-behavior " "Found design unit 1: hour_minute_second-behavior" {  } { { "../src/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" 29 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""} { "Info" "ISGN_ENTITY_NAME" "1 hour_minute_second " "Found entity 1: hour_minute_second" {  } { { "../src/hour_minute_second.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/hour_minute_second.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671191 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671191 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 display-behavior " "Found design unit 1: display-behavior" {  } { { "../src/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""} { "Info" "ISGN_ENTITY_NAME" "1 display " "Found entity 1: display" {  } { { "../src/display.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671196 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671196 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 assign_seg-behavior " "Found design unit 1: assign_seg-behavior" {  } { { "../src/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""} { "Info" "ISGN_ENTITY_NAME" "1 assign_seg " "Found entity 1: assign_seg" {  } { { "../src/assign_seg.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/assign_seg.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671497 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671497 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 adjust_date_time-behavior " "Found design unit 1: adjust_date_time-behavior" {  } { { "../src/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 30 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""} { "Info" "ISGN_ENTITY_NAME" "1 adjust_date_time " "Found entity 1: adjust_date_time" {  } { { "../src/adjust_date_time.vhd" "" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1437127671503 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 1 0 "Quartus II" 0 -1 1437127671503 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_segment " "Elaborating entity \"top_segment\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 1 0 "Quartus II" 0 -1 1437127673362 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display display:U0 " "Elaborating entity \"display\" for hierarchy \"display:U0\"" {  } { { "../src/top_segment.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673368 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "assign_seg display:U0\|assign_seg:U0 " "Elaborating entity \"assign_seg\" for hierarchy \"display:U0\|assign_seg:U0\"" {  } { { "../src/display.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/display.vhd" 46 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673370 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_date_time mux_date_time:U1 " "Elaborating entity \"mux_date_time\" for hierarchy \"mux_date_time:U1\"" {  } { { "../src/top_segment.vhd" "U1" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 147 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673378 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "year_month_day year_month_day:U2 " "Elaborating entity \"year_month_day\" for hierarchy \"year_month_day:U2\"" {  } { { "../src/top_segment.vhd" "U2" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 162 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673381 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hour_minute_second hour_minute_second:U3 " "Elaborating entity \"hour_minute_second\" for hierarchy \"hour_minute_second:U3\"" {  } { { "../src/top_segment.vhd" "U3" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673384 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "adjust_date_time adjust_date_time:U4 " "Elaborating entity \"adjust_date_time\" for hierarchy \"adjust_date_time:U4\"" {  } { { "../src/top_segment.vhd" "U4" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/top_segment.vhd" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673388 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "no_jiter adjust_date_time:U4\|no_jiter:U0 " "Elaborating entity \"no_jiter\" for hierarchy \"adjust_date_time:U4\|no_jiter:U0\"" {  } { { "../src/adjust_date_time.vhd" "U0" { Text "/cal/homes/jchen/VHDL/experiments/7-segment/src/adjust_date_time.vhd" 66 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 1 0 "Quartus II" 0 -1 1437127673392 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 1 0 "Quartus II" 0 -1 1437127678070 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1437127680273 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 1 0 "Quartus II" 0 -1 1437127680273 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "352 " "Implemented 352 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1437127681105 ""} { "Info" "ICUT_CUT_TM_OPINS" "42 " "Implemented 42 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1437127681105 ""} { "Info" "ICUT_CUT_TM_LCELLS" "305 " "Implemented 305 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1437127681105 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 1 0 "Quartus II" 0 -1 1437127681105 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1009 " "Peak virtual memory: 1009 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:08:01 2015 " "Processing ended: Fri Jul 17 12:08:01 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:35 " "Elapsed time: 00:00:35" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:31 " "Total CPU time (on all processors): 00:00:31" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127681144 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1437127681144 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 1 0 "Fitter" 0 -1 1437127688665 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "7_segment 5CSEMA5F31C6 " "Selected device 5CSEMA5F31C6 for design \"7_segment\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 1 0 "Fitter" 0 -1 1437127689021 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1437127689176 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Fitter" 0 -1 1437127689176 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 1 0 "Fitter" 0 -1 1437127690245 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 1 0 "Fitter" 0 -1 1437127691129 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_START_INFO" "" "Starting Fitter periphery placement operations" {  } {  } 0 184020 "Starting Fitter periphery placement operations" 1 0 "Fitter" 0 -1 1437127702009 ""}
{ "Info" "ICCLK_CLOCKS_TOP_AUTO" "1  (1 global) " "Automatically promoted 1 clock (1 global)" { { "Info" "ICCLK_PROMOTE_ASSIGNMENT" "clk~inputCLKENA0 145 global CLKCTRL_G6 " "clk~inputCLKENA0 with 145 fanout uses global clock CLKCTRL_G6" {  } {  } 0 11162 "%1!s! with %2!d! fanout uses %3!s! clock %4!s!" 0 0 "Quartus II" 0 -1 1437127702387 ""}  } {  } 0 11191 "Automatically promoted %1!d! clock%2!s! %3!s!" 1 0 "Fitter" 0 -1 1437127702387 ""}
{ "Info" "IFITCC_FITCC_FITTER_PERIPHERY_PLACEMENT_END_INFO" "00:00:00 " "Fitter periphery placement operations ending: elapsed time is 00:00:00" {  } {  } 0 184021 "Fitter periphery placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1437127702760 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 1 0 "Fitter" 0 -1 1437127702764 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437127702765 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1437127702766 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1437127702768 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1437127702768 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MAC_RAM_PACKING" "" "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" {  } {  } 1 176246 "Moving registers into I/O cells, DSP blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1437127702769 ""}
{ "Info" "ISTA_SDC_FOUND" "7_segment.sdc " "Reading SDC File: '7_segment.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "Fitter" 0 -1 1437127705276 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 1 0 "Fitter" 0 -1 1437127705291 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 1 0 "Fitter" 0 -1 1437127705291 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 1 0 "Fitter" 0 -1 1437127705292 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 1 clocks " "Found 1 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "    20.0          CLK " "    20.0          CLK" {  } {  } 0 332111 "%1!s!" 0 0 "Quartus II" 0 -1 1437127705292 ""}  } {  } 0 332111 "%1!s!" 1 0 "Fitter" 0 -1 1437127705292 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MAC_RAM_PACKING" "" "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" {  } {  } 1 176247 "Finished moving registers into I/O cells, DSP blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1437127705336 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "No registers were packed into other blocks" {  } {  } 1 176219 "No registers were packed into other blocks" 0 0 "Quartus II" 0 -1 1437127705338 ""}  } {  } 0 176235 "Finished register packing" 1 0 "Fitter" 0 -1 1437127705338 ""}
{ "Info" "IFSV_FITTER_PREPARATION_END" "00:00:14 " "Fitter preparation operations ending: elapsed time is 00:00:14" {  } {  } 0 11798 "Fitter preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1437127705723 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 1 0 "Fitter" 0 -1 1437127711336 ""}
{ "Info" "IVPR20K_VPR_APL_ENABLED" "" "The Fitter is using Advanced Physical Optimization." {  } {  } 0 14951 "The Fitter is using Advanced Physical Optimization." 1 0 "Fitter" 0 -1 1437127712244 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:03 " "Fitter placement preparation operations ending: elapsed time is 00:00:03" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1437127714564 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 1 0 "Fitter" 0 -1 1437127716711 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 1 0 "Fitter" 0 -1 1437127717240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:03 " "Fitter placement operations ending: elapsed time is 00:00:03" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1437127717240 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 1 0 "Fitter" 0 -1 1437127721259 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "2 X78_Y11 X89_Y22 " "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22" {  } { { "loc" "" { Generic "/cal/homes/jchen/VHDL/experiments/7-segment/synth/" { { 1 { 0 "Router estimated peak interconnect usage is 2% of the available device resources in the region that extends from location X78_Y11 to location X89_Y22"} { { 12 { 0 ""} 78 11 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Quartus II" 0 -1 1437127727378 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 1 0 "Fitter" 0 -1 1437127727378 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:02 " "Fitter routing operations ending: elapsed time is 00:00:02" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1437127728351 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Quartus II" 0 -1 1437127728352 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Quartus II" 0 -1 1437127728352 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 1 0 "Fitter" 0 -1 1437127728352 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "0.87 " "Total time spent on timing analysis during the Fitter is 0.87 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during the Fitter is %1!s! seconds." 1 0 "Fitter" 0 -1 1437127733239 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1437127734358 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1437127735954 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Fitter" 0 -1 1437127737109 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Fitter" 0 -1 1437127738658 ""}
{ "Info" "IFSV_FITTER_POST_OPERATION_END" "00:00:09 " "Fitter post-fit operations ending: elapsed time is 00:00:09" {  } {  } 0 11801 "Fitter post-fit operations ending: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1437127742997 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Fitter was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1953 " "Peak virtual memory: 1953 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:09:06 2015 " "Processing ended: Fri Jul 17 12:09:06 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:01:03 " "Elapsed time: 00:01:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:02 " "Total CPU time (on all processors): 00:01:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127746193 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Fitter" 0 -1 1437127746193 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1437127750396 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II 64-Bit " "Running Quartus II 64-Bit Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127750398 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:09:10 2015 " "Processing started: Fri Jul 17 12:09:10 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127750398 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Assembler" 0 -1 1437127750398 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off 7_segment -c 7_segment " "Command: quartus_asm --read_settings_files=off --write_settings_files=off 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 1 0 "Assembler" 0 -1 1437127750399 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 1 0 "Assembler" 0 -1 1437127766059 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "903 " "Peak virtual memory: 903 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:09:29 2015 " "Processing ended: Fri Jul 17 12:09:29 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:10 " "Total CPU time (on all processors): 00:00:10" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127769298 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Assembler" 0 -1 1437127769298 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 1 0 "Quartus II" 0 -1 1437127773880 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "TimeQuest Timing Analyzer Quartus II 64-Bit " "Running Quartus II 64-Bit TimeQuest Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 14.1.1 Build 190 01/19/2015 SJ Full Version " "Version 14.1.1 Build 190 01/19/2015 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1437127773882 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jul 17 12:09:32 2015 " "Processing started: Fri Jul 17 12:09:32 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1437127773882 ""}  } {  } 4 0 "Running %2!s! %1!s!" 1 0 "Quartus II" 0 -1 1437127773882 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta 7_segment -c 7_segment " "Command: quartus_sta 7_segment -c 7_segment" {  } {  } 0 0 "Command: %1!s!" 1 0 "Quartus II" 0 -1 1437127773882 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #3" {  } {  } 0 0 "qsta_default_script.tcl version: #3" 1 0 "Quartus II" 0 0 1437127776272 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 1 0 "Quartus II" 0 -1 1437127777390 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Quartus II" 0 -1 1437127777928 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 1 0 "Quartus II" 0 -1 1437127777928 ""}
{ "Info" "ISTA_SDC_FOUND" "7_segment.sdc " "Reading SDC File: '7_segment.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 1 0 "Quartus II" 0 -1 1437127782347 ""}
{ "Info" "ISTA_NO_CLOCK_UNCERTAINTY_FOUND_DERIVING" "\"derive_clock_uncertainty\" " "No user constrained clock uncertainty found in the design. Calling \"derive_clock_uncertainty\"" {  } {  } 0 332143 "No user constrained clock uncertainty found in the design. Calling %1!s!" 1 0 "Quartus II" 0 -1 1437127782367 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 1 0 "Quartus II" 0 -1 1437127782368 ""}
{ "Info" "0" "" "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 1 0 "Quartus II" 0 0 1437127782369 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 85C Model" 1 0 "Quartus II" 0 0 1437127782402 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.7 " "Worst-case setup slack is 14.7" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782881 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "     14.7               0.000 CLK  " "     14.7               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782881 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1437127782881 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.3 " "Worst-case hold slack is 0.3" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782891 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      0.3               0.000 CLK  " "      0.3               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782891 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1437127782891 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1437127782899 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1437127782907 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.4 " "Worst-case minimum pulse width slack is 9.4" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782914 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      9.4               0.000 CLK  " "      9.4               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127782914 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1437127782914 ""}
{ "Info" "0" "" "Analyzing Slow 1100mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1100mV 0C Model" 1 0 "Quartus II" 0 0 1437127782965 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Quartus II" 0 -1 1437127783023 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Quartus II" 0 -1 1437127786169 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 1 0 "Quartus II" 0 -1 1437127786796 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 14.8 " "Worst-case setup slack is 14.8" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127786955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127786955 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "     14.8               0.000 CLK  " "     14.8               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127786955 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1437127786955 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.3 " "Worst-case hold slack is 0.3" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787113 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      0.3               0.000 CLK  " "      0.3               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787113 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1437127787113 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1437127787122 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1437127787158 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.3 " "Worst-case minimum pulse width slack is 9.3" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787166 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      9.3               0.000 CLK  " "      9.3               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127787166 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1437127787166 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 85C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 85C Model" 1 0 "Quartus II" 0 0 1437127787484 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 1 0 "Quartus II" 0 -1 1437127789143 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 1 0 "Quartus II" 0 -1 1437127792245 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 1 0 "Quartus II" 0 -1 1437127793088 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 16.9 " "Worst-case setup slack is 16.9" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793098 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "     16.9               0.000 CLK  " "     16.9               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793098 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1437127793098 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.2 " "Worst-case hold slack is 0.2" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793107 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      0.2               0.000 CLK  " "      0.2               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793107 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1437127793107 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1437127793115 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1437127793163 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.4 " "Worst-case minimum pulse width slack is 9.4" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793435 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      9.4               0.000 CLK  " "      9.4               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127793435 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1437127793435 ""}
{ "Info" "0" "" "Analyzing Fast 1100mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1100mV 0C Model" 1 0 "Quartus II" 0 0 1437127794133 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 1 0 "Quartus II" 0 -1 1437127796187 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup 17.2 " "Worst-case setup slack is 17.2" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796198 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "     17.2               0.000 CLK  " "     17.2               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796198 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1437127796198 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.2 " "Worst-case hold slack is 0.2" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796209 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      0.2               0.000 CLK  " "      0.2               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796209 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1437127796209 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1437127796218 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 1 0 "Quartus II" 0 -1 1437127796227 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.4 " "Worst-case minimum pulse width slack is 9.4" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796236 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "      9.4               0.000 CLK  " "      9.4               0.000 CLK " {  } {  } 0 332119 "%1!s!" 0 0 "Quartus II" 0 -1 1437127796236 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 1 0 "Quartus II" 0 -1 1437127796236 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Quartus II" 0 -1 1437127801110 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 1 0 "Quartus II" 0 -1 1437127801111 ""}
{ "Info" "IQEXE_ERROR_COUNT" "TimeQuest Timing Analyzer 0 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit TimeQuest Timing Analyzer was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "1163 " "Peak virtual memory: 1163 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1437127802008 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jul 17 12:10:02 2015 " "Processing ended: Fri Jul 17 12:10:02 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1437127802008 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:30 " "Elapsed time: 00:00:30" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1437127802008 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1437127802008 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 1 0 "Quartus II" 0 -1 1437127802008 ""}
