{
    "DESIGN_NAME": "blinky",
    "VERILOG_FILES": ["dir::blinky.v"],
    "CLOCK_PORT": "clk",
    "CLOCK_PERIOD": 10.0,
    "FP_SIZING": "absolute",
    "DIE_AREA": "0 0 100 100",
    "FP_CORE_UTIL": 40,
    "PDK": "sky130A",
    "STD_CELL_LIBRARY": "sky130_fd_sc_hd"
}
