

================================================================
== Vitis HLS Report for 'compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6'
================================================================
* Date:           Sat Nov 19 15:45:14 2022

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        center-max-throughput
* Solution:       zcu104 (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.141 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2052|     2052|  20.520 us|  20.520 us|  2052|  2052|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_156_5_VITIS_LOOP_157_6  |     2050|     2050|         4|          1|          1|  2048|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%j_6 = alloca i32 1"   --->   Operation 7 'alloca' 'j_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%i_6 = alloca i32 1"   --->   Operation 8 'alloca' 'i_6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%indvar_flatten6 = alloca i32 1"   --->   Operation 9 'alloca' 'indvar_flatten6' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_4_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 11 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 12 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %reg_file_2_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 13 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten6"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %i_6"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%store_ln0 = store i7 0, i7 %j_6"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc55"   --->   Operation 17 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%indvar_flatten6_load = load i12 %indvar_flatten6" [center-max-throughput/src/correlation.cpp:156]   --->   Operation 18 'load' 'indvar_flatten6_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.97ns)   --->   "%icmp_ln156 = icmp_eq  i12 %indvar_flatten6_load, i12 2048" [center-max-throughput/src/correlation.cpp:156]   --->   Operation 19 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 0.97> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.80ns)   --->   "%add_ln156 = add i12 %indvar_flatten6_load, i12 1" [center-max-throughput/src/correlation.cpp:156]   --->   Operation 20 'add' 'add_ln156' <Predicate = true> <Delay = 0.80> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %for.inc58, void %for.end60.exitStub" [center-max-throughput/src/correlation.cpp:156]   --->   Operation 21 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%j_6_load = load i7 %j_6" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 22 'load' 'j_6_load' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %j_6_load, i32 6" [center-max-throughput/src/correlation.cpp:157]   --->   Operation 23 'bitselect' 'tmp' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.36ns)   --->   "%select_ln161 = select i1 %tmp, i7 0, i7 %j_6_load" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 24 'select' 'select_ln161' <Predicate = (!icmp_ln156)> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%lshr_ln9 = partselect i5 @_ssdm_op_PartSelect.i5.i7.i32.i32, i7 %select_ln161, i32 1, i32 5" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 25 'partselect' 'lshr_ln9' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%zext_ln161 = zext i5 %lshr_ln9" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 26 'zext' 'zext_ln161' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%reg_file_4_0_addr = getelementptr i16 %reg_file_4_0, i64 0, i64 %zext_ln161" [center-max-throughput/src/correlation.cpp:162]   --->   Operation 27 'getelementptr' 'reg_file_4_0_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 28 [2/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [center-max-throughput/src/correlation.cpp:162]   --->   Operation 28 'load' 'reg_file_4_0_load' <Predicate = (!icmp_ln156)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%reg_file_4_1_addr = getelementptr i16 %reg_file_4_1, i64 0, i64 %zext_ln161" [center-max-throughput/src/correlation.cpp:162]   --->   Operation 29 'getelementptr' 'reg_file_4_1_addr' <Predicate = (!icmp_ln156)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [center-max-throughput/src/correlation.cpp:162]   --->   Operation 30 'load' 'reg_file_4_1_load' <Predicate = (!icmp_ln156)> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_1 : Operation 31 [1/1] (0.77ns)   --->   "%add_ln157 = add i7 %select_ln161, i7 2" [center-max-throughput/src/correlation.cpp:157]   --->   Operation 31 'add' 'add_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.42ns)   --->   "%store_ln157 = store i12 %add_ln156, i12 %indvar_flatten6" [center-max-throughput/src/correlation.cpp:157]   --->   Operation 32 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.42>
ST_1 : Operation 33 [1/1] (0.42ns)   --->   "%store_ln157 = store i7 %add_ln157, i7 %j_6" [center-max-throughput/src/correlation.cpp:157]   --->   Operation 33 'store' 'store_ln157' <Predicate = (!icmp_ln156)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 2.37>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%i_6_load = load i7 %i_6" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 34 'load' 'i_6_load' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.77ns)   --->   "%add_ln156_1 = add i7 %i_6_load, i7 1" [center-max-throughput/src/correlation.cpp:156]   --->   Operation 35 'add' 'add_ln156_1' <Predicate = (tmp)> <Delay = 0.77> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.77> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.36ns)   --->   "%select_ln161_1 = select i1 %tmp, i7 %add_ln156_1, i7 %i_6_load" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 36 'select' 'select_ln161_1' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln161 = trunc i7 %select_ln161_1" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 37 'trunc' 'trunc_ln161' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%add_ln1 = bitconcatenate i11 @_ssdm_op_BitConcatenate.i11.i6.i5, i6 %trunc_ln161, i5 %lshr_ln9" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 38 'bitconcatenate' 'add_ln1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.00ns)   --->   "%zext_ln161_1 = zext i11 %add_ln1" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 39 'zext' 'zext_ln161_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%reg_file_2_0_addr = getelementptr i16 %reg_file_2_0, i64 0, i64 %zext_ln161_1" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 40 'getelementptr' 'reg_file_2_0_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 41 [2/2] (1.23ns)   --->   "%val1 = load i11 %reg_file_2_0_addr" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 41 'load' 'val1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 42 [1/2] (1.23ns)   --->   "%reg_file_4_0_load = load i11 %reg_file_4_0_addr" [center-max-throughput/src/correlation.cpp:162]   --->   Operation 42 'load' 'reg_file_4_0_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%reg_file_2_1_addr = getelementptr i16 %reg_file_2_1, i64 0, i64 %zext_ln161_1" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 43 'getelementptr' 'reg_file_2_1_addr' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [2/2] (1.23ns)   --->   "%val1_1 = load i11 %reg_file_2_1_addr" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 44 'load' 'val1_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 45 [1/2] (1.23ns)   --->   "%reg_file_4_1_load = load i11 %reg_file_4_1_addr" [center-max-throughput/src/correlation.cpp:162]   --->   Operation 45 'load' 'reg_file_4_1_load' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_2 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln157 = store i7 %select_ln161_1, i7 %i_6" [center-max-throughput/src/correlation.cpp:157]   --->   Operation 46 'store' 'store_ln157' <Predicate = true> <Delay = 0.42>

State 3 <SV = 2> <Delay = 7.14>
ST_3 : Operation 47 [1/2] (1.23ns)   --->   "%val1 = load i11 %reg_file_2_0_addr" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 47 'load' 'val1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 48 [1/1] (0.00ns)   --->   "%bitcast_ln115 = bitcast i16 %reg_file_4_0_load" [center-max-throughput/src/correlation.cpp:115]   --->   Operation 48 'bitcast' 'bitcast_ln115' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 49 [1/1] (0.18ns)   --->   "%xor_ln1498 = xor i16 %bitcast_ln115, i16 32768"   --->   Operation 49 'xor' 'xor_ln1498' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 50 [1/1] (0.00ns)   --->   "%val2 = bitcast i16 %xor_ln1498" [center-max-throughput/src/correlation.cpp:117]   --->   Operation 50 'bitcast' 'val2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 51 [2/2] (5.90ns)   --->   "%add1 = hadd i16 %val1, i16 %val2" [center-max-throughput/src/correlation.cpp:163]   --->   Operation 51 'hadd' 'add1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 52 [1/2] (1.23ns)   --->   "%val1_1 = load i11 %reg_file_2_1_addr" [center-max-throughput/src/correlation.cpp:161]   --->   Operation 52 'load' 'val1_1' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_3 : Operation 53 [1/1] (0.00ns)   --->   "%bitcast_ln115_1 = bitcast i16 %reg_file_4_1_load" [center-max-throughput/src/correlation.cpp:115]   --->   Operation 53 'bitcast' 'bitcast_ln115_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 54 [1/1] (0.18ns)   --->   "%xor_ln1498_1 = xor i16 %bitcast_ln115_1, i16 32768"   --->   Operation 54 'xor' 'xor_ln1498_1' <Predicate = true> <Delay = 0.18> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.18> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 55 [1/1] (0.00ns)   --->   "%val2_1 = bitcast i16 %xor_ln1498_1" [center-max-throughput/src/correlation.cpp:117]   --->   Operation 55 'bitcast' 'val2_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 56 [2/2] (5.90ns)   --->   "%add50_1 = hadd i16 %val1_1, i16 %val2_1" [center-max-throughput/src/correlation.cpp:163]   --->   Operation 56 'hadd' 'add50_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 66 'ret' 'ret_ln0' <Predicate = (icmp_ln156)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.14>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_156_5_VITIS_LOOP_157_6_str"   --->   Operation 57 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 2048, i64 2048, i64 2048"   --->   Operation 58 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%specpipeline_ln160 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0" [center-max-throughput/src/correlation.cpp:160]   --->   Operation 59 'specpipeline' 'specpipeline_ln160' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%specloopname_ln132 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15" [center-max-throughput/src/correlation.cpp:132]   --->   Operation 60 'specloopname' 'specloopname_ln132' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 61 [1/2] (5.90ns)   --->   "%add1 = hadd i16 %val1, i16 %val2" [center-max-throughput/src/correlation.cpp:163]   --->   Operation 61 'hadd' 'add1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 62 [1/1] (1.23ns)   --->   "%store_ln163 = store i16 %add1, i11 %reg_file_2_0_addr" [center-max-throughput/src/correlation.cpp:163]   --->   Operation 62 'store' 'store_ln163' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 63 [1/2] (5.90ns)   --->   "%add50_1 = hadd i16 %val1_1, i16 %val2_1" [center-max-throughput/src/correlation.cpp:163]   --->   Operation 63 'hadd' 'add50_1' <Predicate = true> <Delay = 5.90> <CoreInst = "HAddSub_fulldsp">   --->   Core 55 'HAddSub_fulldsp' <Latency = 1> <II = 1> <Delay = 5.90> <FuncUnit> <Opcode : 'hadd' 'hsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 64 [1/1] (1.23ns)   --->   "%store_ln163 = store i16 %add50_1, i11 %reg_file_2_1_addr" [center-max-throughput/src/correlation.cpp:163]   --->   Operation 64 'store' 'store_ln163' <Predicate = true> <Delay = 1.23> <CoreInst = "RAM_T2P_BRAM">   --->   Core 99 'RAM_T2P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 2048> <RAM>
ST_4 : Operation 65 [1/1] (0.00ns)   --->   "%br_ln157 = br void %for.inc55" [center-max-throughput/src/correlation.cpp:157]   --->   Operation 65 'br' 'br_ln157' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ reg_file_4_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_4_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ reg_file_2_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
Port [ reg_file_2_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[01]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j_6                  (alloca           ) [ 01000]
i_6                  (alloca           ) [ 01100]
indvar_flatten6      (alloca           ) [ 01000]
specmemcore_ln0      (specmemcore      ) [ 00000]
specmemcore_ln0      (specmemcore      ) [ 00000]
specmemcore_ln0      (specmemcore      ) [ 00000]
specmemcore_ln0      (specmemcore      ) [ 00000]
store_ln0            (store            ) [ 00000]
store_ln0            (store            ) [ 00000]
store_ln0            (store            ) [ 00000]
br_ln0               (br               ) [ 00000]
indvar_flatten6_load (load             ) [ 00000]
icmp_ln156           (icmp             ) [ 01110]
add_ln156            (add              ) [ 00000]
br_ln156             (br               ) [ 00000]
j_6_load             (load             ) [ 00000]
tmp                  (bitselect        ) [ 01100]
select_ln161         (select           ) [ 00000]
lshr_ln9             (partselect       ) [ 01100]
zext_ln161           (zext             ) [ 00000]
reg_file_4_0_addr    (getelementptr    ) [ 01100]
reg_file_4_1_addr    (getelementptr    ) [ 01100]
add_ln157            (add              ) [ 00000]
store_ln157          (store            ) [ 00000]
store_ln157          (store            ) [ 00000]
i_6_load             (load             ) [ 00000]
add_ln156_1          (add              ) [ 00000]
select_ln161_1       (select           ) [ 00000]
trunc_ln161          (trunc            ) [ 00000]
add_ln1              (bitconcatenate   ) [ 00000]
zext_ln161_1         (zext             ) [ 00000]
reg_file_2_0_addr    (getelementptr    ) [ 01011]
reg_file_4_0_load    (load             ) [ 01010]
reg_file_2_1_addr    (getelementptr    ) [ 01011]
reg_file_4_1_load    (load             ) [ 01010]
store_ln157          (store            ) [ 00000]
val1                 (load             ) [ 01001]
bitcast_ln115        (bitcast          ) [ 00000]
xor_ln1498           (xor              ) [ 00000]
val2                 (bitcast          ) [ 01001]
val1_1               (load             ) [ 01001]
bitcast_ln115_1      (bitcast          ) [ 00000]
xor_ln1498_1         (xor              ) [ 00000]
val2_1               (bitcast          ) [ 01001]
specloopname_ln0     (specloopname     ) [ 00000]
empty                (speclooptripcount) [ 00000]
specpipeline_ln160   (specpipeline     ) [ 00000]
specloopname_ln132   (specloopname     ) [ 00000]
add1                 (hadd             ) [ 00000]
store_ln163          (store            ) [ 00000]
add50_1              (hadd             ) [ 00000]
store_ln163          (store            ) [ 00000]
br_ln157             (br               ) [ 00000]
ret_ln0              (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="reg_file_4_1">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="reg_file_4_0">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_4_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="reg_file_2_1">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_1"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="reg_file_2_0">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="reg_file_2_0"/><MemPortTyVec>0 1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i7.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i6.i5"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_156_5_VITIS_LOOP_157_6_str"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="j_6_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j_6/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="i_6_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_6/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="indvar_flatten6_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten6/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="reg_file_4_0_addr_gep_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="16" slack="0"/>
<pin id="74" dir="0" index="1" bw="1" slack="0"/>
<pin id="75" dir="0" index="2" bw="5" slack="0"/>
<pin id="76" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_0_addr/1 "/>
</bind>
</comp>

<comp id="79" class="1004" name="grp_access_fu_79">
<pin_list>
<pin id="80" dir="0" index="0" bw="11" slack="0"/>
<pin id="81" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="82" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="83" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_4_0_load/1 "/>
</bind>
</comp>

<comp id="85" class="1004" name="reg_file_4_1_addr_gep_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="16" slack="0"/>
<pin id="87" dir="0" index="1" bw="1" slack="0"/>
<pin id="88" dir="0" index="2" bw="5" slack="0"/>
<pin id="89" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_4_1_addr/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="grp_access_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="11" slack="0"/>
<pin id="94" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="95" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="96" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="reg_file_4_1_load/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="reg_file_2_0_addr_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="11" slack="0"/>
<pin id="102" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_0_addr/2 "/>
</bind>
</comp>

<comp id="105" class="1004" name="grp_access_fu_105">
<pin_list>
<pin id="106" dir="0" index="0" bw="11" slack="2"/>
<pin id="107" dir="0" index="1" bw="16" slack="0"/>
<pin id="108" dir="0" index="2" bw="0" slack="0"/>
<pin id="110" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="111" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="112" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="109" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="113" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="val1/2 store_ln163/4 "/>
</bind>
</comp>

<comp id="115" class="1004" name="reg_file_2_1_addr_gep_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="16" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="0" index="2" bw="11" slack="0"/>
<pin id="119" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="reg_file_2_1_addr/2 "/>
</bind>
</comp>

<comp id="122" class="1004" name="grp_access_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="11" slack="2"/>
<pin id="124" dir="0" index="1" bw="16" slack="0"/>
<pin id="125" dir="0" index="2" bw="0" slack="0"/>
<pin id="127" dir="0" index="4" bw="11" slack="2147483647"/>
<pin id="128" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="129" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="126" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="130" dir="1" index="7" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="val1_1/2 store_ln163/4 "/>
</bind>
</comp>

<comp id="132" class="1004" name="grp_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="16" slack="0"/>
<pin id="134" dir="0" index="1" bw="16" slack="0"/>
<pin id="135" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add1/3 "/>
</bind>
</comp>

<comp id="138" class="1004" name="grp_fu_138">
<pin_list>
<pin id="139" dir="0" index="0" bw="16" slack="0"/>
<pin id="140" dir="0" index="1" bw="16" slack="0"/>
<pin id="141" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="hadd(534) " fcode="hadd"/>
<opset="add50_1/3 "/>
</bind>
</comp>

<comp id="144" class="1004" name="store_ln0_store_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="0" index="1" bw="12" slack="0"/>
<pin id="147" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln0_store_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="1" slack="0"/>
<pin id="151" dir="0" index="1" bw="7" slack="0"/>
<pin id="152" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="154" class="1004" name="store_ln0_store_fu_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="1" slack="0"/>
<pin id="156" dir="0" index="1" bw="7" slack="0"/>
<pin id="157" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="indvar_flatten6_load_load_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="12" slack="0"/>
<pin id="161" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten6_load/1 "/>
</bind>
</comp>

<comp id="162" class="1004" name="icmp_ln156_fu_162">
<pin_list>
<pin id="163" dir="0" index="0" bw="12" slack="0"/>
<pin id="164" dir="0" index="1" bw="12" slack="0"/>
<pin id="165" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/1 "/>
</bind>
</comp>

<comp id="168" class="1004" name="add_ln156_fu_168">
<pin_list>
<pin id="169" dir="0" index="0" bw="12" slack="0"/>
<pin id="170" dir="0" index="1" bw="1" slack="0"/>
<pin id="171" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/1 "/>
</bind>
</comp>

<comp id="174" class="1004" name="j_6_load_load_fu_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="7" slack="0"/>
<pin id="176" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_6_load/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="tmp_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="1" slack="0"/>
<pin id="179" dir="0" index="1" bw="7" slack="0"/>
<pin id="180" dir="0" index="2" bw="4" slack="0"/>
<pin id="181" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="select_ln161_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="1" slack="0"/>
<pin id="187" dir="0" index="1" bw="1" slack="0"/>
<pin id="188" dir="0" index="2" bw="7" slack="0"/>
<pin id="189" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln161/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="lshr_ln9_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="5" slack="0"/>
<pin id="195" dir="0" index="1" bw="7" slack="0"/>
<pin id="196" dir="0" index="2" bw="1" slack="0"/>
<pin id="197" dir="0" index="3" bw="4" slack="0"/>
<pin id="198" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln9/1 "/>
</bind>
</comp>

<comp id="203" class="1004" name="zext_ln161_fu_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="5" slack="0"/>
<pin id="205" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161/1 "/>
</bind>
</comp>

<comp id="209" class="1004" name="add_ln157_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="7" slack="0"/>
<pin id="211" dir="0" index="1" bw="3" slack="0"/>
<pin id="212" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln157/1 "/>
</bind>
</comp>

<comp id="215" class="1004" name="store_ln157_store_fu_215">
<pin_list>
<pin id="216" dir="0" index="0" bw="12" slack="0"/>
<pin id="217" dir="0" index="1" bw="12" slack="0"/>
<pin id="218" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/1 "/>
</bind>
</comp>

<comp id="220" class="1004" name="store_ln157_store_fu_220">
<pin_list>
<pin id="221" dir="0" index="0" bw="7" slack="0"/>
<pin id="222" dir="0" index="1" bw="7" slack="0"/>
<pin id="223" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="i_6_load_load_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="1"/>
<pin id="227" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_6_load/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="add_ln156_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="7" slack="0"/>
<pin id="230" dir="0" index="1" bw="1" slack="0"/>
<pin id="231" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156_1/2 "/>
</bind>
</comp>

<comp id="234" class="1004" name="select_ln161_1_fu_234">
<pin_list>
<pin id="235" dir="0" index="0" bw="1" slack="1"/>
<pin id="236" dir="0" index="1" bw="7" slack="0"/>
<pin id="237" dir="0" index="2" bw="7" slack="0"/>
<pin id="238" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln161_1/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="trunc_ln161_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="7" slack="0"/>
<pin id="243" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln161/2 "/>
</bind>
</comp>

<comp id="245" class="1004" name="add_ln1_fu_245">
<pin_list>
<pin id="246" dir="0" index="0" bw="11" slack="0"/>
<pin id="247" dir="0" index="1" bw="6" slack="0"/>
<pin id="248" dir="0" index="2" bw="5" slack="1"/>
<pin id="249" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="add_ln1/2 "/>
</bind>
</comp>

<comp id="252" class="1004" name="zext_ln161_1_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="11" slack="0"/>
<pin id="254" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln161_1/2 "/>
</bind>
</comp>

<comp id="258" class="1004" name="store_ln157_store_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="7" slack="0"/>
<pin id="260" dir="0" index="1" bw="7" slack="1"/>
<pin id="261" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln157/2 "/>
</bind>
</comp>

<comp id="263" class="1004" name="bitcast_ln115_fu_263">
<pin_list>
<pin id="264" dir="0" index="0" bw="16" slack="1"/>
<pin id="265" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln115/3 "/>
</bind>
</comp>

<comp id="266" class="1004" name="xor_ln1498_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="16" slack="0"/>
<pin id="268" dir="0" index="1" bw="16" slack="0"/>
<pin id="269" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1498/3 "/>
</bind>
</comp>

<comp id="272" class="1004" name="val2_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val2/3 "/>
</bind>
</comp>

<comp id="277" class="1004" name="bitcast_ln115_1_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="16" slack="1"/>
<pin id="279" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln115_1/3 "/>
</bind>
</comp>

<comp id="280" class="1004" name="xor_ln1498_1_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="16" slack="0"/>
<pin id="282" dir="0" index="1" bw="16" slack="0"/>
<pin id="283" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln1498_1/3 "/>
</bind>
</comp>

<comp id="286" class="1004" name="val2_1_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="val2_1/3 "/>
</bind>
</comp>

<comp id="291" class="1005" name="j_6_reg_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="7" slack="0"/>
<pin id="293" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j_6 "/>
</bind>
</comp>

<comp id="298" class="1005" name="i_6_reg_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="7" slack="0"/>
<pin id="300" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="i_6 "/>
</bind>
</comp>

<comp id="305" class="1005" name="indvar_flatten6_reg_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="12" slack="0"/>
<pin id="307" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten6 "/>
</bind>
</comp>

<comp id="312" class="1005" name="icmp_ln156_reg_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="1" slack="2"/>
<pin id="314" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln156 "/>
</bind>
</comp>

<comp id="316" class="1005" name="tmp_reg_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="1"/>
<pin id="318" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="321" class="1005" name="lshr_ln9_reg_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="5" slack="1"/>
<pin id="323" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln9 "/>
</bind>
</comp>

<comp id="326" class="1005" name="reg_file_4_0_addr_reg_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="11" slack="1"/>
<pin id="328" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_0_addr "/>
</bind>
</comp>

<comp id="331" class="1005" name="reg_file_4_1_addr_reg_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="11" slack="1"/>
<pin id="333" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_1_addr "/>
</bind>
</comp>

<comp id="336" class="1005" name="reg_file_2_0_addr_reg_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="11" slack="1"/>
<pin id="338" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_0_addr "/>
</bind>
</comp>

<comp id="342" class="1005" name="reg_file_4_0_load_reg_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="1"/>
<pin id="344" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_0_load "/>
</bind>
</comp>

<comp id="347" class="1005" name="reg_file_2_1_addr_reg_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="11" slack="1"/>
<pin id="349" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_2_1_addr "/>
</bind>
</comp>

<comp id="353" class="1005" name="reg_file_4_1_load_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="16" slack="1"/>
<pin id="355" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="reg_file_4_1_load "/>
</bind>
</comp>

<comp id="358" class="1005" name="val1_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="16" slack="1"/>
<pin id="360" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1 "/>
</bind>
</comp>

<comp id="363" class="1005" name="val2_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="1"/>
<pin id="365" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val2 "/>
</bind>
</comp>

<comp id="368" class="1005" name="val1_1_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="16" slack="1"/>
<pin id="370" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val1_1 "/>
</bind>
</comp>

<comp id="373" class="1005" name="val2_1_reg_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="16" slack="1"/>
<pin id="375" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="val2_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="8" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="8" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="8" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="77"><net_src comp="2" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="78"><net_src comp="34" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="84"><net_src comp="72" pin="3"/><net_sink comp="79" pin=0"/></net>

<net id="90"><net_src comp="0" pin="0"/><net_sink comp="85" pin=0"/></net>

<net id="91"><net_src comp="34" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="97"><net_src comp="85" pin="3"/><net_sink comp="92" pin=0"/></net>

<net id="103"><net_src comp="6" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="34" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="114"><net_src comp="98" pin="3"/><net_sink comp="105" pin=2"/></net>

<net id="120"><net_src comp="4" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="34" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="131"><net_src comp="115" pin="3"/><net_sink comp="122" pin=2"/></net>

<net id="136"><net_src comp="132" pin="2"/><net_sink comp="105" pin=1"/></net>

<net id="137"><net_src comp="105" pin="7"/><net_sink comp="132" pin=0"/></net>

<net id="142"><net_src comp="138" pin="2"/><net_sink comp="122" pin=1"/></net>

<net id="143"><net_src comp="122" pin="7"/><net_sink comp="138" pin=0"/></net>

<net id="148"><net_src comp="18" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="153"><net_src comp="20" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="158"><net_src comp="20" pin="0"/><net_sink comp="154" pin=0"/></net>

<net id="166"><net_src comp="159" pin="1"/><net_sink comp="162" pin=0"/></net>

<net id="167"><net_src comp="22" pin="0"/><net_sink comp="162" pin=1"/></net>

<net id="172"><net_src comp="159" pin="1"/><net_sink comp="168" pin=0"/></net>

<net id="173"><net_src comp="24" pin="0"/><net_sink comp="168" pin=1"/></net>

<net id="182"><net_src comp="26" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="174" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="184"><net_src comp="28" pin="0"/><net_sink comp="177" pin=2"/></net>

<net id="190"><net_src comp="177" pin="3"/><net_sink comp="185" pin=0"/></net>

<net id="191"><net_src comp="20" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="192"><net_src comp="174" pin="1"/><net_sink comp="185" pin=2"/></net>

<net id="199"><net_src comp="30" pin="0"/><net_sink comp="193" pin=0"/></net>

<net id="200"><net_src comp="185" pin="3"/><net_sink comp="193" pin=1"/></net>

<net id="201"><net_src comp="8" pin="0"/><net_sink comp="193" pin=2"/></net>

<net id="202"><net_src comp="32" pin="0"/><net_sink comp="193" pin=3"/></net>

<net id="206"><net_src comp="193" pin="4"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="72" pin=2"/></net>

<net id="208"><net_src comp="203" pin="1"/><net_sink comp="85" pin=2"/></net>

<net id="213"><net_src comp="185" pin="3"/><net_sink comp="209" pin=0"/></net>

<net id="214"><net_src comp="36" pin="0"/><net_sink comp="209" pin=1"/></net>

<net id="219"><net_src comp="168" pin="2"/><net_sink comp="215" pin=0"/></net>

<net id="224"><net_src comp="209" pin="2"/><net_sink comp="220" pin=0"/></net>

<net id="232"><net_src comp="225" pin="1"/><net_sink comp="228" pin=0"/></net>

<net id="233"><net_src comp="38" pin="0"/><net_sink comp="228" pin=1"/></net>

<net id="239"><net_src comp="228" pin="2"/><net_sink comp="234" pin=1"/></net>

<net id="240"><net_src comp="225" pin="1"/><net_sink comp="234" pin=2"/></net>

<net id="244"><net_src comp="234" pin="3"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="40" pin="0"/><net_sink comp="245" pin=0"/></net>

<net id="251"><net_src comp="241" pin="1"/><net_sink comp="245" pin=1"/></net>

<net id="255"><net_src comp="245" pin="3"/><net_sink comp="252" pin=0"/></net>

<net id="256"><net_src comp="252" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="257"><net_src comp="252" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="262"><net_src comp="234" pin="3"/><net_sink comp="258" pin=0"/></net>

<net id="270"><net_src comp="263" pin="1"/><net_sink comp="266" pin=0"/></net>

<net id="271"><net_src comp="42" pin="0"/><net_sink comp="266" pin=1"/></net>

<net id="275"><net_src comp="266" pin="2"/><net_sink comp="272" pin=0"/></net>

<net id="276"><net_src comp="272" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="284"><net_src comp="277" pin="1"/><net_sink comp="280" pin=0"/></net>

<net id="285"><net_src comp="42" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="289"><net_src comp="280" pin="2"/><net_sink comp="286" pin=0"/></net>

<net id="290"><net_src comp="286" pin="1"/><net_sink comp="138" pin=1"/></net>

<net id="294"><net_src comp="60" pin="1"/><net_sink comp="291" pin=0"/></net>

<net id="295"><net_src comp="291" pin="1"/><net_sink comp="154" pin=1"/></net>

<net id="296"><net_src comp="291" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="297"><net_src comp="291" pin="1"/><net_sink comp="220" pin=1"/></net>

<net id="301"><net_src comp="64" pin="1"/><net_sink comp="298" pin=0"/></net>

<net id="302"><net_src comp="298" pin="1"/><net_sink comp="149" pin=1"/></net>

<net id="303"><net_src comp="298" pin="1"/><net_sink comp="225" pin=0"/></net>

<net id="304"><net_src comp="298" pin="1"/><net_sink comp="258" pin=1"/></net>

<net id="308"><net_src comp="68" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="309"><net_src comp="305" pin="1"/><net_sink comp="144" pin=1"/></net>

<net id="310"><net_src comp="305" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="311"><net_src comp="305" pin="1"/><net_sink comp="215" pin=1"/></net>

<net id="315"><net_src comp="162" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="319"><net_src comp="177" pin="3"/><net_sink comp="316" pin=0"/></net>

<net id="320"><net_src comp="316" pin="1"/><net_sink comp="234" pin=0"/></net>

<net id="324"><net_src comp="193" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="325"><net_src comp="321" pin="1"/><net_sink comp="245" pin=2"/></net>

<net id="329"><net_src comp="72" pin="3"/><net_sink comp="326" pin=0"/></net>

<net id="330"><net_src comp="326" pin="1"/><net_sink comp="79" pin=0"/></net>

<net id="334"><net_src comp="85" pin="3"/><net_sink comp="331" pin=0"/></net>

<net id="335"><net_src comp="331" pin="1"/><net_sink comp="92" pin=0"/></net>

<net id="339"><net_src comp="98" pin="3"/><net_sink comp="336" pin=0"/></net>

<net id="340"><net_src comp="336" pin="1"/><net_sink comp="105" pin=2"/></net>

<net id="341"><net_src comp="336" pin="1"/><net_sink comp="105" pin=0"/></net>

<net id="345"><net_src comp="79" pin="3"/><net_sink comp="342" pin=0"/></net>

<net id="346"><net_src comp="342" pin="1"/><net_sink comp="263" pin=0"/></net>

<net id="350"><net_src comp="115" pin="3"/><net_sink comp="347" pin=0"/></net>

<net id="351"><net_src comp="347" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="352"><net_src comp="347" pin="1"/><net_sink comp="122" pin=0"/></net>

<net id="356"><net_src comp="92" pin="3"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="277" pin=0"/></net>

<net id="361"><net_src comp="105" pin="7"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="132" pin=0"/></net>

<net id="366"><net_src comp="272" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="132" pin=1"/></net>

<net id="371"><net_src comp="122" pin="7"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="138" pin=0"/></net>

<net id="376"><net_src comp="286" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="377"><net_src comp="373" pin="1"/><net_sink comp="138" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: reg_file_2_1 | {4 }
	Port: reg_file_2_0 | {4 }
 - Input state : 
	Port: compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6 : reg_file_4_1 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6 : reg_file_4_0 | {1 2 }
	Port: compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6 : reg_file_2_1 | {2 3 }
	Port: compute_Pipeline_VITIS_LOOP_156_5_VITIS_LOOP_157_6 : reg_file_2_0 | {2 3 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
		store_ln0 : 1
		indvar_flatten6_load : 1
		icmp_ln156 : 2
		add_ln156 : 2
		br_ln156 : 3
		j_6_load : 1
		tmp : 2
		select_ln161 : 3
		lshr_ln9 : 4
		zext_ln161 : 5
		reg_file_4_0_addr : 6
		reg_file_4_0_load : 7
		reg_file_4_1_addr : 6
		reg_file_4_1_load : 7
		add_ln157 : 4
		store_ln157 : 3
		store_ln157 : 5
	State 2
		add_ln156_1 : 1
		select_ln161_1 : 2
		trunc_ln161 : 3
		add_ln1 : 4
		zext_ln161_1 : 5
		reg_file_2_0_addr : 6
		val1 : 7
		reg_file_2_1_addr : 6
		val1_1 : 7
		store_ln157 : 3
	State 3
		xor_ln1498 : 1
		val2 : 1
		add1 : 2
		xor_ln1498_1 : 1
		val2_1 : 1
		add50_1 : 2
	State 4
		store_ln163 : 1
		store_ln163 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-----------------------|---------|---------|---------|
| Operation|    Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|-----------------------|---------|---------|---------|
|   hadd   |       grp_fu_132      |    2    |    94   |   113   |
|          |       grp_fu_138      |    2    |    94   |   113   |
|----------|-----------------------|---------|---------|---------|
|          |    add_ln156_fu_168   |    0    |    0    |    19   |
|    add   |    add_ln157_fu_209   |    0    |    0    |    14   |
|          |   add_ln156_1_fu_228  |    0    |    0    |    14   |
|----------|-----------------------|---------|---------|---------|
|    xor   |   xor_ln1498_fu_266   |    0    |    0    |    16   |
|          |  xor_ln1498_1_fu_280  |    0    |    0    |    16   |
|----------|-----------------------|---------|---------|---------|
|  select  |  select_ln161_fu_185  |    0    |    0    |    7    |
|          | select_ln161_1_fu_234 |    0    |    0    |    7    |
|----------|-----------------------|---------|---------|---------|
|   icmp   |   icmp_ln156_fu_162   |    0    |    0    |    12   |
|----------|-----------------------|---------|---------|---------|
| bitselect|       tmp_fu_177      |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|partselect|    lshr_ln9_fu_193    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   zext   |   zext_ln161_fu_203   |    0    |    0    |    0    |
|          |  zext_ln161_1_fu_252  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   trunc  |   trunc_ln161_fu_241  |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|bitconcatenate|     add_ln1_fu_245    |    0    |    0    |    0    |
|----------|-----------------------|---------|---------|---------|
|   Total  |                       |    4    |   188   |   331   |
|----------|-----------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-------------------------+--------+
|                         |   FF   |
+-------------------------+--------+
|       i_6_reg_298       |    7   |
|    icmp_ln156_reg_312   |    1   |
| indvar_flatten6_reg_305 |   12   |
|       j_6_reg_291       |    7   |
|     lshr_ln9_reg_321    |    5   |
|reg_file_2_0_addr_reg_336|   11   |
|reg_file_2_1_addr_reg_347|   11   |
|reg_file_4_0_addr_reg_326|   11   |
|reg_file_4_0_load_reg_342|   16   |
|reg_file_4_1_addr_reg_331|   11   |
|reg_file_4_1_load_reg_353|   16   |
|       tmp_reg_316       |    1   |
|      val1_1_reg_368     |   16   |
|       val1_reg_358      |   16   |
|      val2_1_reg_373     |   16   |
|       val2_reg_363      |   16   |
+-------------------------+--------+
|          Total          |   173  |
+-------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_access_fu_79 |  p0  |   2  |  11  |   22   ||    9    |
|  grp_access_fu_92 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_105 |  p2  |   2  |   0  |    0   ||    9    |
| grp_access_fu_122 |  p2  |   2  |   0  |    0   ||    9    |
|     grp_fu_132    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_132    |  p1  |   2  |  16  |   32   ||    9    |
|     grp_fu_138    |  p0  |   2  |  16  |   32   ||    9    |
|     grp_fu_138    |  p1  |   2  |  16  |   32   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   172  ||  3.416  ||    72   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    4   |    -   |   188  |   331  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    3   |    -   |   72   |
|  Register |    -   |    -   |   173  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    4   |    3   |   361  |   403  |
+-----------+--------+--------+--------+--------+
