
../repos/coreutils/src/cat:     file format elf32-littlearm


Disassembly of section .init:

00010e3c <.init>:
   10e3c:	push	{r3, lr}
   10e40:	bl	1112c <close@plt+0x48>
   10e44:	pop	{r3, pc}

Disassembly of section .plt:

00010e48 <calloc@plt-0x14>:
   10e48:	push	{lr}		; (str lr, [sp, #-4]!)
   10e4c:	ldr	lr, [pc, #4]	; 10e58 <calloc@plt-0x4>
   10e50:	add	lr, pc, lr
   10e54:	ldr	pc, [lr, #8]!
   10e58:	andeq	sp, r1, r8, lsr #3

00010e5c <calloc@plt>:
   10e5c:	add	ip, pc, #0, 12
   10e60:	add	ip, ip, #118784	; 0x1d000
   10e64:	ldr	pc, [ip, #424]!	; 0x1a8

00010e68 <fputs_unlocked@plt>:
   10e68:	add	ip, pc, #0, 12
   10e6c:	add	ip, ip, #118784	; 0x1d000
   10e70:	ldr	pc, [ip, #416]!	; 0x1a0

00010e74 <raise@plt>:
   10e74:	add	ip, pc, #0, 12
   10e78:	add	ip, ip, #118784	; 0x1d000
   10e7c:	ldr	pc, [ip, #408]!	; 0x198

00010e80 <strcmp@plt>:
   10e80:	add	ip, pc, #0, 12
   10e84:	add	ip, ip, #118784	; 0x1d000
   10e88:	ldr	pc, [ip, #400]!	; 0x190

00010e8c <posix_fadvise64@plt>:
   10e8c:	add	ip, pc, #0, 12
   10e90:	add	ip, ip, #118784	; 0x1d000
   10e94:	ldr	pc, [ip, #392]!	; 0x188

00010e98 <printf@plt>:
   10e98:	add	ip, pc, #0, 12
   10e9c:	add	ip, ip, #118784	; 0x1d000
   10ea0:	ldr	pc, [ip, #384]!	; 0x180

00010ea4 <read@plt>:
   10ea4:	add	ip, pc, #0, 12
   10ea8:	add	ip, ip, #118784	; 0x1d000
   10eac:	ldr	pc, [ip, #376]!	; 0x178

00010eb0 <fflush@plt>:
   10eb0:	add	ip, pc, #0, 12
   10eb4:	add	ip, ip, #118784	; 0x1d000
   10eb8:	ldr	pc, [ip, #368]!	; 0x170

00010ebc <memmove@plt>:
   10ebc:	add	ip, pc, #0, 12
   10ec0:	add	ip, ip, #118784	; 0x1d000
   10ec4:	ldr	pc, [ip, #360]!	; 0x168

00010ec8 <free@plt>:
   10ec8:	add	ip, pc, #0, 12
   10ecc:	add	ip, ip, #118784	; 0x1d000
   10ed0:	ldr	pc, [ip, #352]!	; 0x160

00010ed4 <_exit@plt>:
   10ed4:	add	ip, pc, #0, 12
   10ed8:	add	ip, ip, #118784	; 0x1d000
   10edc:	ldr	pc, [ip, #344]!	; 0x158

00010ee0 <memcpy@plt>:
   10ee0:	add	ip, pc, #0, 12
   10ee4:	add	ip, ip, #118784	; 0x1d000
   10ee8:	ldr	pc, [ip, #336]!	; 0x150

00010eec <mbsinit@plt>:
   10eec:	add	ip, pc, #0, 12
   10ef0:	add	ip, ip, #118784	; 0x1d000
   10ef4:	ldr	pc, [ip, #328]!	; 0x148

00010ef8 <memcmp@plt>:
   10ef8:	add	ip, pc, #0, 12
   10efc:	add	ip, ip, #118784	; 0x1d000
   10f00:	ldr	pc, [ip, #320]!	; 0x140

00010f04 <stpcpy@plt>:
   10f04:	add	ip, pc, #0, 12
   10f08:	add	ip, ip, #118784	; 0x1d000
   10f0c:	ldr	pc, [ip, #312]!	; 0x138

00010f10 <realloc@plt>:
   10f10:	add	ip, pc, #0, 12
   10f14:	add	ip, ip, #118784	; 0x1d000
   10f18:	ldr	pc, [ip, #304]!	; 0x130

00010f1c <textdomain@plt>:
   10f1c:	add	ip, pc, #0, 12
   10f20:	add	ip, ip, #118784	; 0x1d000
   10f24:	ldr	pc, [ip, #296]!	; 0x128

00010f28 <iswprint@plt>:
   10f28:	add	ip, pc, #0, 12
   10f2c:	add	ip, ip, #118784	; 0x1d000
   10f30:	ldr	pc, [ip, #288]!	; 0x120

00010f34 <__fxstat64@plt>:
   10f34:	add	ip, pc, #0, 12
   10f38:	add	ip, ip, #118784	; 0x1d000
   10f3c:	ldr	pc, [ip, #280]!	; 0x118

00010f40 <copy_file_range@plt>:
   10f40:	add	ip, pc, #0, 12
   10f44:	add	ip, ip, #118784	; 0x1d000
   10f48:	ldr	pc, [ip, #272]!	; 0x110

00010f4c <ioctl@plt>:
   10f4c:	add	ip, pc, #0, 12
   10f50:	add	ip, ip, #118784	; 0x1d000
   10f54:	ldr	pc, [ip, #264]!	; 0x108

00010f58 <lseek64@plt>:
   10f58:	add	ip, pc, #0, 12
   10f5c:	add	ip, ip, #118784	; 0x1d000
   10f60:	ldr	pc, [ip, #256]!	; 0x100

00010f64 <__ctype_get_mb_cur_max@plt>:
   10f64:	add	ip, pc, #0, 12
   10f68:	add	ip, ip, #118784	; 0x1d000
   10f6c:	ldr	pc, [ip, #248]!	; 0xf8

00010f70 <__fpending@plt>:
   10f70:	add	ip, pc, #0, 12
   10f74:	add	ip, ip, #118784	; 0x1d000
   10f78:	ldr	pc, [ip, #240]!	; 0xf0

00010f7c <ferror_unlocked@plt>:
   10f7c:	add	ip, pc, #0, 12
   10f80:	add	ip, ip, #118784	; 0x1d000
   10f84:	ldr	pc, [ip, #232]!	; 0xe8

00010f88 <mbrtowc@plt>:
   10f88:	add	ip, pc, #0, 12
   10f8c:	add	ip, ip, #118784	; 0x1d000
   10f90:	ldr	pc, [ip, #224]!	; 0xe0

00010f94 <error@plt>:
   10f94:	add	ip, pc, #0, 12
   10f98:	add	ip, ip, #118784	; 0x1d000
   10f9c:	ldr	pc, [ip, #216]!	; 0xd8

00010fa0 <open64@plt>:
   10fa0:	add	ip, pc, #0, 12
   10fa4:	add	ip, ip, #118784	; 0x1d000
   10fa8:	ldr	pc, [ip, #208]!	; 0xd0

00010fac <malloc@plt>:
   10fac:	add	ip, pc, #0, 12
   10fb0:	add	ip, ip, #118784	; 0x1d000
   10fb4:	ldr	pc, [ip, #200]!	; 0xc8

00010fb8 <__libc_start_main@plt>:
   10fb8:	add	ip, pc, #0, 12
   10fbc:	add	ip, ip, #118784	; 0x1d000
   10fc0:	ldr	pc, [ip, #192]!	; 0xc0

00010fc4 <__freading@plt>:
   10fc4:	add	ip, pc, #0, 12
   10fc8:	add	ip, ip, #118784	; 0x1d000
   10fcc:	ldr	pc, [ip, #184]!	; 0xb8

00010fd0 <__gmon_start__@plt>:
   10fd0:	add	ip, pc, #0, 12
   10fd4:	add	ip, ip, #118784	; 0x1d000
   10fd8:	ldr	pc, [ip, #176]!	; 0xb0

00010fdc <getopt_long@plt>:
   10fdc:	add	ip, pc, #0, 12
   10fe0:	add	ip, ip, #118784	; 0x1d000
   10fe4:	ldr	pc, [ip, #168]!	; 0xa8

00010fe8 <__ctype_b_loc@plt>:
   10fe8:	add	ip, pc, #0, 12
   10fec:	add	ip, ip, #118784	; 0x1d000
   10ff0:	ldr	pc, [ip, #160]!	; 0xa0

00010ff4 <exit@plt>:
   10ff4:	add	ip, pc, #0, 12
   10ff8:	add	ip, ip, #118784	; 0x1d000
   10ffc:	ldr	pc, [ip, #152]!	; 0x98

00011000 <gettext@plt>:
   11000:	add	ip, pc, #0, 12
   11004:	add	ip, ip, #118784	; 0x1d000
   11008:	ldr	pc, [ip, #144]!	; 0x90

0001100c <strlen@plt>:
   1100c:	add	ip, pc, #0, 12
   11010:	add	ip, ip, #118784	; 0x1d000
   11014:	ldr	pc, [ip, #136]!	; 0x88

00011018 <fprintf@plt>:
   11018:	add	ip, pc, #0, 12
   1101c:	add	ip, ip, #118784	; 0x1d000
   11020:	ldr	pc, [ip, #128]!	; 0x80

00011024 <getpagesize@plt>:
   11024:	add	ip, pc, #0, 12
   11028:	add	ip, ip, #118784	; 0x1d000
   1102c:	ldr	pc, [ip, #120]!	; 0x78

00011030 <__errno_location@plt>:
   11030:	add	ip, pc, #0, 12
   11034:	add	ip, ip, #118784	; 0x1d000
   11038:	ldr	pc, [ip, #112]!	; 0x70

0001103c <__cxa_atexit@plt>:
   1103c:	add	ip, pc, #0, 12
   11040:	add	ip, ip, #118784	; 0x1d000
   11044:	ldr	pc, [ip, #104]!	; 0x68

00011048 <memset@plt>:
   11048:	add	ip, pc, #0, 12
   1104c:	add	ip, ip, #118784	; 0x1d000
   11050:	ldr	pc, [ip, #96]!	; 0x60

00011054 <write@plt>:
   11054:	add	ip, pc, #0, 12
   11058:	add	ip, ip, #118784	; 0x1d000
   1105c:	ldr	pc, [ip, #88]!	; 0x58

00011060 <fileno@plt>:
   11060:	add	ip, pc, #0, 12
   11064:	add	ip, ip, #118784	; 0x1d000
   11068:	ldr	pc, [ip, #80]!	; 0x50

0001106c <fclose@plt>:
   1106c:	add	ip, pc, #0, 12
   11070:	add	ip, ip, #118784	; 0x1d000
   11074:	ldr	pc, [ip, #72]!	; 0x48

00011078 <fseeko64@plt>:
   11078:	add	ip, pc, #0, 12
   1107c:	add	ip, ip, #118784	; 0x1d000
   11080:	ldr	pc, [ip, #64]!	; 0x40

00011084 <setlocale@plt>:
   11084:	add	ip, pc, #0, 12
   11088:	add	ip, ip, #118784	; 0x1d000
   1108c:	ldr	pc, [ip, #56]!	; 0x38

00011090 <strrchr@plt>:
   11090:	add	ip, pc, #0, 12
   11094:	add	ip, ip, #118784	; 0x1d000
   11098:	ldr	pc, [ip, #48]!	; 0x30

0001109c <nl_langinfo@plt>:
   1109c:	add	ip, pc, #0, 12
   110a0:	add	ip, ip, #118784	; 0x1d000
   110a4:	ldr	pc, [ip, #40]!	; 0x28

000110a8 <bindtextdomain@plt>:
   110a8:	add	ip, pc, #0, 12
   110ac:	add	ip, ip, #118784	; 0x1d000
   110b0:	ldr	pc, [ip, #32]!

000110b4 <aligned_alloc@plt>:
   110b4:	add	ip, pc, #0, 12
   110b8:	add	ip, ip, #118784	; 0x1d000
   110bc:	ldr	pc, [ip, #24]!

000110c0 <fputs@plt>:
   110c0:	add	ip, pc, #0, 12
   110c4:	add	ip, ip, #118784	; 0x1d000
   110c8:	ldr	pc, [ip, #16]!

000110cc <strncmp@plt>:
   110cc:	add	ip, pc, #0, 12
   110d0:	add	ip, ip, #118784	; 0x1d000
   110d4:	ldr	pc, [ip, #8]!

000110d8 <abort@plt>:
   110d8:	add	ip, pc, #0, 12
   110dc:	add	ip, ip, #118784	; 0x1d000
   110e0:	ldr	pc, [ip, #0]!

000110e4 <close@plt>:
   110e4:	add	ip, pc, #0, 12
   110e8:	add	ip, ip, #28, 20	; 0x1c000
   110ec:	ldr	pc, [ip, #4088]!	; 0xff8

Disassembly of section .text:

000110f0 <.text>:
   110f0:	mov	fp, #0
   110f4:	mov	lr, #0
   110f8:	pop	{r1}		; (ldr r1, [sp], #4)
   110fc:	mov	r2, sp
   11100:	push	{r2}		; (str r2, [sp, #-4]!)
   11104:	push	{r0}		; (str r0, [sp, #-4]!)
   11108:	ldr	ip, [pc, #16]	; 11120 <close@plt+0x3c>
   1110c:	push	{ip}		; (str ip, [sp, #-4]!)
   11110:	ldr	r0, [pc, #12]	; 11124 <close@plt+0x40>
   11114:	ldr	r3, [pc, #12]	; 11128 <close@plt+0x44>
   11118:	bl	10fb8 <__libc_start_main@plt>
   1111c:	bl	110d8 <abort@plt>
   11120:	andeq	ip, r1, ip, lsr #8
   11124:	andeq	r1, r1, r8, lsr r5
   11128:	andeq	ip, r1, ip, asr #7
   1112c:	ldr	r3, [pc, #20]	; 11148 <close@plt+0x64>
   11130:	ldr	r2, [pc, #20]	; 1114c <close@plt+0x68>
   11134:	add	r3, pc, r3
   11138:	ldr	r2, [r3, r2]
   1113c:	cmp	r2, #0
   11140:	bxeq	lr
   11144:	b	10fd0 <__gmon_start__@plt>
   11148:	andeq	ip, r1, r4, asr #29
   1114c:	andeq	r0, r0, r8, ror #1
   11150:	ldr	r0, [pc, #24]	; 11170 <close@plt+0x8c>
   11154:	ldr	r3, [pc, #24]	; 11174 <close@plt+0x90>
   11158:	cmp	r3, r0
   1115c:	bxeq	lr
   11160:	ldr	r3, [pc, #16]	; 11178 <close@plt+0x94>
   11164:	cmp	r3, #0
   11168:	bxeq	lr
   1116c:	bx	r3
   11170:	andeq	lr, r2, ip, asr r1
   11174:	andeq	lr, r2, ip, asr r1
   11178:	andeq	r0, r0, r0
   1117c:	ldr	r0, [pc, #36]	; 111a8 <close@plt+0xc4>
   11180:	ldr	r1, [pc, #36]	; 111ac <close@plt+0xc8>
   11184:	sub	r1, r1, r0
   11188:	asr	r1, r1, #2
   1118c:	add	r1, r1, r1, lsr #31
   11190:	asrs	r1, r1, #1
   11194:	bxeq	lr
   11198:	ldr	r3, [pc, #16]	; 111b0 <close@plt+0xcc>
   1119c:	cmp	r3, #0
   111a0:	bxeq	lr
   111a4:	bx	r3
   111a8:	andeq	lr, r2, ip, asr r1
   111ac:	andeq	lr, r2, ip, asr r1
   111b0:	andeq	r0, r0, r0
   111b4:	push	{r4, lr}
   111b8:	ldr	r4, [pc, #24]	; 111d8 <close@plt+0xf4>
   111bc:	ldrb	r3, [r4]
   111c0:	cmp	r3, #0
   111c4:	popne	{r4, pc}
   111c8:	bl	11150 <close@plt+0x6c>
   111cc:	mov	r3, #1
   111d0:	strb	r3, [r4]
   111d4:	pop	{r4, pc}
   111d8:	andeq	lr, r2, r8, ror r1
   111dc:	b	1117c <close@plt+0x98>
   111e0:	push	{fp, lr}
   111e4:	mov	fp, sp
   111e8:	sub	sp, sp, #48	; 0x30
   111ec:	str	r0, [fp, #-4]
   111f0:	ldr	r0, [fp, #-4]
   111f4:	cmp	r0, #0
   111f8:	beq	11244 <close@plt+0x160>
   111fc:	b	11200 <close@plt+0x11c>
   11200:	movw	r0, #57712	; 0xe170
   11204:	movt	r0, #2
   11208:	ldr	r0, [r0]
   1120c:	movw	r1, #50276	; 0xc464
   11210:	movt	r1, #1
   11214:	str	r0, [fp, #-8]
   11218:	mov	r0, r1
   1121c:	bl	11000 <gettext@plt>
   11220:	movw	r1, #57748	; 0xe194
   11224:	movt	r1, #2
   11228:	ldr	r2, [r1]
   1122c:	ldr	r1, [fp, #-8]
   11230:	str	r0, [fp, #-12]
   11234:	mov	r0, r1
   11238:	ldr	r1, [fp, #-12]
   1123c:	bl	11018 <fprintf@plt>
   11240:	b	1135c <close@plt+0x278>
   11244:	movw	r0, #50315	; 0xc48b
   11248:	movt	r0, #1
   1124c:	bl	11000 <gettext@plt>
   11250:	movw	r1, #57748	; 0xe194
   11254:	movt	r1, #2
   11258:	ldr	r1, [r1]
   1125c:	bl	10e98 <printf@plt>
   11260:	movw	r1, #50348	; 0xc4ac
   11264:	movt	r1, #1
   11268:	str	r0, [fp, #-16]
   1126c:	mov	r0, r1
   11270:	bl	11000 <gettext@plt>
   11274:	movw	r1, #57716	; 0xe174
   11278:	movt	r1, #2
   1127c:	ldr	r1, [r1]
   11280:	bl	10e68 <fputs_unlocked@plt>
   11284:	str	r0, [fp, #-20]	; 0xffffffec
   11288:	bl	11364 <close@plt+0x280>
   1128c:	movw	r0, #50389	; 0xc4d5
   11290:	movt	r0, #1
   11294:	bl	11000 <gettext@plt>
   11298:	movw	r1, #57716	; 0xe174
   1129c:	movt	r1, #2
   112a0:	ldr	r1, [r1]
   112a4:	bl	10e68 <fputs_unlocked@plt>
   112a8:	movw	r1, #50724	; 0xc624
   112ac:	movt	r1, #1
   112b0:	str	r0, [sp, #24]
   112b4:	mov	r0, r1
   112b8:	bl	11000 <gettext@plt>
   112bc:	movw	r1, #57716	; 0xe174
   112c0:	movt	r1, #2
   112c4:	ldr	r1, [r1]
   112c8:	bl	10e68 <fputs_unlocked@plt>
   112cc:	movw	r1, #50936	; 0xc6f8
   112d0:	movt	r1, #1
   112d4:	str	r0, [sp, #20]
   112d8:	mov	r0, r1
   112dc:	bl	11000 <gettext@plt>
   112e0:	movw	r1, #57716	; 0xe174
   112e4:	movt	r1, #2
   112e8:	ldr	r1, [r1]
   112ec:	bl	10e68 <fputs_unlocked@plt>
   112f0:	movw	r1, #50981	; 0xc725
   112f4:	movt	r1, #1
   112f8:	str	r0, [sp, #16]
   112fc:	mov	r0, r1
   11300:	bl	11000 <gettext@plt>
   11304:	movw	r1, #57716	; 0xe174
   11308:	movt	r1, #2
   1130c:	ldr	r1, [r1]
   11310:	bl	10e68 <fputs_unlocked@plt>
   11314:	movw	r1, #51035	; 0xc75b
   11318:	movt	r1, #1
   1131c:	str	r0, [sp, #12]
   11320:	mov	r0, r1
   11324:	bl	11000 <gettext@plt>
   11328:	movw	r1, #57748	; 0xe194
   1132c:	movt	r1, #2
   11330:	ldr	r2, [r1]
   11334:	ldr	r1, [r1]
   11338:	str	r1, [sp, #8]
   1133c:	mov	r1, r2
   11340:	ldr	r2, [sp, #8]
   11344:	bl	10e98 <printf@plt>
   11348:	movw	r1, #51172	; 0xc7e4
   1134c:	movt	r1, #1
   11350:	str	r0, [sp, #4]
   11354:	mov	r0, r1
   11358:	bl	1138c <close@plt+0x2a8>
   1135c:	ldr	r0, [fp, #-4]
   11360:	bl	10ff4 <exit@plt>
   11364:	push	{fp, lr}
   11368:	mov	fp, sp
   1136c:	movw	r0, #51442	; 0xc8f2
   11370:	movt	r0, #1
   11374:	bl	11000 <gettext@plt>
   11378:	movw	r1, #57716	; 0xe174
   1137c:	movt	r1, #2
   11380:	ldr	r1, [r1]
   11384:	bl	10e68 <fputs_unlocked@plt>
   11388:	pop	{fp, pc}
   1138c:	push	{fp, lr}
   11390:	mov	fp, sp
   11394:	sub	sp, sp, #88	; 0x58
   11398:	add	r1, sp, #28
   1139c:	movw	r2, #51992	; 0xcb18
   113a0:	movt	r2, #1
   113a4:	str	r0, [fp, #-4]
   113a8:	mov	r0, r1
   113ac:	str	r1, [sp, #12]
   113b0:	mov	r1, r2
   113b4:	movw	r2, #56	; 0x38
   113b8:	bl	10ee0 <memcpy@plt>
   113bc:	ldr	r0, [fp, #-4]
   113c0:	str	r0, [sp, #24]
   113c4:	ldr	r0, [sp, #12]
   113c8:	str	r0, [sp, #20]
   113cc:	ldr	r0, [sp, #20]
   113d0:	ldr	r0, [r0]
   113d4:	movw	r1, #0
   113d8:	cmp	r0, r1
   113dc:	movw	r0, #0
   113e0:	str	r0, [sp, #8]
   113e4:	beq	11410 <close@plt+0x32c>
   113e8:	ldr	r0, [fp, #-4]
   113ec:	ldr	r1, [sp, #20]
   113f0:	ldr	r1, [r1]
   113f4:	bl	10e80 <strcmp@plt>
   113f8:	cmp	r0, #0
   113fc:	movw	r0, #0
   11400:	moveq	r0, #1
   11404:	mvn	r1, #0
   11408:	eor	r0, r0, r1
   1140c:	str	r0, [sp, #8]
   11410:	ldr	r0, [sp, #8]
   11414:	tst	r0, #1
   11418:	beq	1142c <close@plt+0x348>
   1141c:	ldr	r0, [sp, #20]
   11420:	add	r0, r0, #8
   11424:	str	r0, [sp, #20]
   11428:	b	113cc <close@plt+0x2e8>
   1142c:	ldr	r0, [sp, #20]
   11430:	ldr	r0, [r0, #4]
   11434:	movw	r1, #0
   11438:	cmp	r0, r1
   1143c:	beq	1144c <close@plt+0x368>
   11440:	ldr	r0, [sp, #20]
   11444:	ldr	r0, [r0, #4]
   11448:	str	r0, [sp, #24]
   1144c:	movw	r0, #51593	; 0xc989
   11450:	movt	r0, #1
   11454:	bl	11000 <gettext@plt>
   11458:	movw	r1, #51307	; 0xc86b
   1145c:	movt	r1, #1
   11460:	movw	r2, #51616	; 0xc9a0
   11464:	movt	r2, #1
   11468:	bl	10e98 <printf@plt>
   1146c:	movw	r1, #5
   11470:	str	r0, [sp, #4]
   11474:	mov	r0, r1
   11478:	movw	r1, #0
   1147c:	bl	11084 <setlocale@plt>
   11480:	str	r0, [sp, #16]
   11484:	ldr	r0, [sp, #16]
   11488:	movw	r1, #0
   1148c:	cmp	r0, r1
   11490:	beq	114cc <close@plt+0x3e8>
   11494:	ldr	r0, [sp, #16]
   11498:	movw	r1, #51656	; 0xc9c8
   1149c:	movt	r1, #1
   114a0:	movw	r2, #3
   114a4:	bl	110cc <strncmp@plt>
   114a8:	cmp	r0, #0
   114ac:	beq	114cc <close@plt+0x3e8>
   114b0:	movw	r0, #51660	; 0xc9cc
   114b4:	movt	r0, #1
   114b8:	bl	11000 <gettext@plt>
   114bc:	movw	r1, #57716	; 0xe174
   114c0:	movt	r1, #2
   114c4:	ldr	r1, [r1]
   114c8:	bl	10e68 <fputs_unlocked@plt>
   114cc:	movw	r0, #51731	; 0xca13
   114d0:	movt	r0, #1
   114d4:	bl	11000 <gettext@plt>
   114d8:	ldr	r2, [fp, #-4]
   114dc:	movw	r1, #51616	; 0xc9a0
   114e0:	movt	r1, #1
   114e4:	bl	10e98 <printf@plt>
   114e8:	movw	r1, #51758	; 0xca2e
   114ec:	movt	r1, #1
   114f0:	str	r0, [sp]
   114f4:	mov	r0, r1
   114f8:	bl	11000 <gettext@plt>
   114fc:	ldr	r1, [sp, #24]
   11500:	ldr	r2, [sp, #24]
   11504:	ldr	r3, [fp, #-4]
   11508:	cmp	r2, r3
   1150c:	movw	r2, #0
   11510:	moveq	r2, #1
   11514:	tst	r2, #1
   11518:	movw	r2, #51808	; 0xca60
   1151c:	movt	r2, #1
   11520:	movw	r3, #51526	; 0xc946
   11524:	movt	r3, #1
   11528:	movne	r2, r3
   1152c:	bl	10e98 <printf@plt>
   11530:	mov	sp, fp
   11534:	pop	{fp, pc}
   11538:	push	{r4, r5, r6, r7, r8, r9, fp, lr}
   1153c:	add	fp, sp, #24
   11540:	sub	sp, sp, #408	; 0x198
   11544:	movw	r2, #0
   11548:	str	r2, [fp, #-28]	; 0xffffffe4
   1154c:	str	r0, [fp, #-32]	; 0xffffffe0
   11550:	str	r1, [fp, #-36]	; 0xffffffdc
   11554:	movw	r0, #0
   11558:	strb	r0, [fp, #-37]	; 0xffffffdb
   1155c:	strb	r0, [fp, #-145]	; 0xffffff6f
   11560:	strb	r0, [fp, #-146]	; 0xffffff6e
   11564:	strb	r0, [fp, #-147]	; 0xffffff6d
   11568:	strb	r0, [fp, #-148]	; 0xffffff6c
   1156c:	strb	r0, [fp, #-149]	; 0xffffff6b
   11570:	strb	r0, [fp, #-150]	; 0xffffff6a
   11574:	str	r2, [fp, #-156]	; 0xffffff64
   11578:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1157c:	ldr	r0, [r0]
   11580:	bl	13d50 <close@plt+0x2c6c>
   11584:	movw	r0, #6
   11588:	movw	r1, #51808	; 0xca60
   1158c:	movt	r1, #1
   11590:	bl	11084 <setlocale@plt>
   11594:	movw	r1, #51311	; 0xc86f
   11598:	movt	r1, #1
   1159c:	str	r0, [sp, #204]	; 0xcc
   115a0:	mov	r0, r1
   115a4:	movw	r1, #51272	; 0xc848
   115a8:	movt	r1, #1
   115ac:	bl	110a8 <bindtextdomain@plt>
   115b0:	movw	r1, #51311	; 0xc86f
   115b4:	movt	r1, #1
   115b8:	str	r0, [sp, #200]	; 0xc8
   115bc:	mov	r0, r1
   115c0:	bl	10f1c <textdomain@plt>
   115c4:	movw	r1, #14976	; 0x3a80
   115c8:	movt	r1, #1
   115cc:	str	r0, [sp, #196]	; 0xc4
   115d0:	mov	r0, r1
   115d4:	bl	1c430 <close@plt+0xb34c>
   115d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   115dc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   115e0:	movw	r2, #51296	; 0xc860
   115e4:	movt	r2, #1
   115e8:	movw	r3, #51832	; 0xca78
   115ec:	movt	r3, #1
   115f0:	movw	ip, #0
   115f4:	str	ip, [sp]
   115f8:	bl	10fdc <getopt_long@plt>
   115fc:	str	r0, [fp, #-160]	; 0xffffff60
   11600:	cmn	r0, #1
   11604:	beq	117b8 <close@plt+0x6d4>
   11608:	ldr	r0, [fp, #-160]	; 0xffffff60
   1160c:	cmn	r0, #3
   11610:	str	r0, [sp, #192]	; 0xc0
   11614:	beq	11758 <close@plt+0x674>
   11618:	b	1161c <close@plt+0x538>
   1161c:	ldr	r0, [sp, #192]	; 0xc0
   11620:	cmn	r0, #2
   11624:	beq	11750 <close@plt+0x66c>
   11628:	b	1162c <close@plt+0x548>
   1162c:	ldr	r0, [sp, #192]	; 0xc0
   11630:	cmp	r0, #65	; 0x41
   11634:	beq	11724 <close@plt+0x640>
   11638:	b	1163c <close@plt+0x558>
   1163c:	ldr	r0, [sp, #192]	; 0xc0
   11640:	cmp	r0, #69	; 0x45
   11644:	beq	11738 <close@plt+0x654>
   11648:	b	1164c <close@plt+0x568>
   1164c:	ldr	r0, [sp, #192]	; 0xc0
   11650:	cmp	r0, #84	; 0x54
   11654:	beq	11744 <close@plt+0x660>
   11658:	b	1165c <close@plt+0x578>
   1165c:	ldr	r0, [sp, #192]	; 0xc0
   11660:	cmp	r0, #98	; 0x62
   11664:	beq	116cc <close@plt+0x5e8>
   11668:	b	1166c <close@plt+0x588>
   1166c:	ldr	r0, [sp, #192]	; 0xc0
   11670:	cmp	r0, #101	; 0x65
   11674:	beq	116dc <close@plt+0x5f8>
   11678:	b	1167c <close@plt+0x598>
   1167c:	ldr	r0, [sp, #192]	; 0xc0
   11680:	cmp	r0, #110	; 0x6e
   11684:	beq	116ec <close@plt+0x608>
   11688:	b	1168c <close@plt+0x5a8>
   1168c:	ldr	r0, [sp, #192]	; 0xc0
   11690:	cmp	r0, #115	; 0x73
   11694:	beq	116f8 <close@plt+0x614>
   11698:	b	1169c <close@plt+0x5b8>
   1169c:	ldr	r0, [sp, #192]	; 0xc0
   116a0:	cmp	r0, #116	; 0x74
   116a4:	beq	11704 <close@plt+0x620>
   116a8:	b	116ac <close@plt+0x5c8>
   116ac:	ldr	r0, [sp, #192]	; 0xc0
   116b0:	cmp	r0, #117	; 0x75
   116b4:	beq	11714 <close@plt+0x630>
   116b8:	b	116bc <close@plt+0x5d8>
   116bc:	ldr	r0, [sp, #192]	; 0xc0
   116c0:	cmp	r0, #118	; 0x76
   116c4:	beq	11718 <close@plt+0x634>
   116c8:	b	117ac <close@plt+0x6c8>
   116cc:	movw	r0, #1
   116d0:	strb	r0, [fp, #-145]	; 0xffffff6f
   116d4:	strb	r0, [fp, #-146]	; 0xffffff6e
   116d8:	b	117b4 <close@plt+0x6d0>
   116dc:	movw	r0, #1
   116e0:	strb	r0, [fp, #-148]	; 0xffffff6c
   116e4:	strb	r0, [fp, #-149]	; 0xffffff6b
   116e8:	b	117b4 <close@plt+0x6d0>
   116ec:	movw	r0, #1
   116f0:	strb	r0, [fp, #-145]	; 0xffffff6f
   116f4:	b	117b4 <close@plt+0x6d0>
   116f8:	movw	r0, #1
   116fc:	strb	r0, [fp, #-147]	; 0xffffff6d
   11700:	b	117b4 <close@plt+0x6d0>
   11704:	movw	r0, #1
   11708:	strb	r0, [fp, #-150]	; 0xffffff6a
   1170c:	strb	r0, [fp, #-149]	; 0xffffff6b
   11710:	b	117b4 <close@plt+0x6d0>
   11714:	b	117b4 <close@plt+0x6d0>
   11718:	movw	r0, #1
   1171c:	strb	r0, [fp, #-149]	; 0xffffff6b
   11720:	b	117b4 <close@plt+0x6d0>
   11724:	movw	r0, #1
   11728:	strb	r0, [fp, #-149]	; 0xffffff6b
   1172c:	strb	r0, [fp, #-148]	; 0xffffff6c
   11730:	strb	r0, [fp, #-150]	; 0xffffff6a
   11734:	b	117b4 <close@plt+0x6d0>
   11738:	movw	r0, #1
   1173c:	strb	r0, [fp, #-148]	; 0xffffff6c
   11740:	b	117b4 <close@plt+0x6d0>
   11744:	movw	r0, #1
   11748:	strb	r0, [fp, #-150]	; 0xffffff6a
   1174c:	b	117b4 <close@plt+0x6d0>
   11750:	movw	r0, #0
   11754:	bl	111e0 <close@plt+0xfc>
   11758:	movw	r0, #57716	; 0xe174
   1175c:	movt	r0, #2
   11760:	ldr	r0, [r0]
   11764:	movw	r1, #57620	; 0xe114
   11768:	movt	r1, #2
   1176c:	ldr	r3, [r1]
   11770:	movw	r1, #51172	; 0xc7e4
   11774:	movt	r1, #1
   11778:	movw	r2, #51307	; 0xc86b
   1177c:	movt	r2, #1
   11780:	movw	ip, #51321	; 0xc879
   11784:	movt	ip, #1
   11788:	str	ip, [sp]
   1178c:	movw	ip, #51339	; 0xc88b
   11790:	movt	ip, #1
   11794:	str	ip, [sp, #4]
   11798:	movw	ip, #0
   1179c:	str	ip, [sp, #8]
   117a0:	bl	16d88 <close@plt+0x5ca4>
   117a4:	movw	r0, #0
   117a8:	bl	10ff4 <exit@plt>
   117ac:	movw	r0, #1
   117b0:	bl	111e0 <close@plt+0xfc>
   117b4:	b	115d8 <close@plt+0x4f4>
   117b8:	movw	r0, #1
   117bc:	sub	r1, fp, #144	; 0x90
   117c0:	bl	1c448 <close@plt+0xb364>
   117c4:	cmp	r0, #0
   117c8:	bge	117fc <close@plt+0x718>
   117cc:	bl	11030 <__errno_location@plt>
   117d0:	ldr	r1, [r0]
   117d4:	movw	r0, #51359	; 0xc89f
   117d8:	movt	r0, #1
   117dc:	str	r1, [sp, #188]	; 0xbc
   117e0:	bl	11000 <gettext@plt>
   117e4:	movw	r1, #1
   117e8:	str	r0, [sp, #184]	; 0xb8
   117ec:	mov	r0, r1
   117f0:	ldr	r1, [sp, #188]	; 0xbc
   117f4:	ldr	r2, [sp, #184]	; 0xb8
   117f8:	bl	10f94 <error@plt>
   117fc:	sub	r0, fp, #144	; 0x90
   11800:	add	r0, r0, #16
   11804:	mov	r1, sp
   11808:	movw	r2, #88	; 0x58
   1180c:	str	r2, [sp, #180]	; 0xb4
   11810:	str	r0, [sp, #176]	; 0xb0
   11814:	str	r1, [sp, #172]	; 0xac
   11818:	ldr	r0, [sp, #172]	; 0xac
   1181c:	ldr	r1, [sp, #176]	; 0xb0
   11820:	ldr	r2, [sp, #180]	; 0xb4
   11824:	vld1.32	{d16}, [r1]!
   11828:	vst1.32	{d16}, [r0]!
   1182c:	subs	r2, r2, #8
   11830:	str	r0, [sp, #172]	; 0xac
   11834:	str	r1, [sp, #176]	; 0xb0
   11838:	str	r2, [sp, #180]	; 0xb4
   1183c:	bne	11818 <close@plt+0x734>
   11840:	ldr	r0, [fp, #-144]	; 0xffffff70
   11844:	ldr	r1, [fp, #-140]	; 0xffffff74
   11848:	ldr	r2, [fp, #-136]	; 0xffffff78
   1184c:	ldr	r3, [fp, #-132]	; 0xffffff7c
   11850:	bl	12ba8 <close@plt+0x1ac4>
   11854:	str	r0, [fp, #-164]	; 0xffffff5c
   11858:	ldr	r0, [fp, #-144]	; 0xffffff70
   1185c:	ldr	r1, [fp, #-140]	; 0xffffff74
   11860:	str	r1, [fp, #-172]	; 0xffffff54
   11864:	str	r0, [fp, #-176]	; 0xffffff50
   11868:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1186c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   11870:	str	r1, [fp, #-180]	; 0xffffff4c
   11874:	str	r0, [fp, #-184]	; 0xffffff48
   11878:	ldr	r0, [fp, #-128]	; 0xffffff80
   1187c:	and	r0, r0, #61440	; 0xf000
   11880:	cmp	r0, #32768	; 0x8000
   11884:	movw	r0, #0
   11888:	moveq	r0, #1
   1188c:	and	r0, r0, #1
   11890:	cmp	r0, #0
   11894:	movw	r0, #0
   11898:	movne	r0, #1
   1189c:	and	r0, r0, #1
   118a0:	strb	r0, [fp, #-185]	; 0xffffff47
   118a4:	ldrb	r0, [fp, #-145]	; 0xffffff6f
   118a8:	tst	r0, #1
   118ac:	bne	118dc <close@plt+0x7f8>
   118b0:	ldrb	r0, [fp, #-148]	; 0xffffff6c
   118b4:	tst	r0, #1
   118b8:	bne	118dc <close@plt+0x7f8>
   118bc:	ldrb	r0, [fp, #-147]	; 0xffffff6d
   118c0:	tst	r0, #1
   118c4:	bne	118dc <close@plt+0x7f8>
   118c8:	ldr	r0, [fp, #-156]	; 0xffffff64
   118cc:	str	r0, [fp, #-156]	; 0xffffff64
   118d0:	movw	r0, #1
   118d4:	movw	r1, #0
   118d8:	bl	19ce0 <close@plt+0x8bfc>
   118dc:	movw	r0, #57724	; 0xe17c
   118e0:	movt	r0, #2
   118e4:	movw	r1, #52136	; 0xcba8
   118e8:	movt	r1, #1
   118ec:	str	r1, [r0]
   118f0:	movw	r0, #57704	; 0xe168
   118f4:	movt	r0, #2
   118f8:	ldr	r0, [r0]
   118fc:	str	r0, [fp, #-192]	; 0xffffff40
   11900:	movw	r0, #1
   11904:	strb	r0, [fp, #-193]	; 0xffffff3f
   11908:	bl	11024 <getpagesize@plt>
   1190c:	str	r0, [fp, #-200]	; 0xffffff38
   11910:	ldr	r0, [fp, #-192]	; 0xffffff40
   11914:	ldr	r1, [fp, #-32]	; 0xffffffe0
   11918:	cmp	r0, r1
   1191c:	bge	1193c <close@plt+0x858>
   11920:	ldr	r0, [fp, #-36]	; 0xffffffdc
   11924:	ldr	r1, [fp, #-192]	; 0xffffff40
   11928:	add	r0, r0, r1, lsl #2
   1192c:	ldr	r0, [r0]
   11930:	movw	r1, #57724	; 0xe17c
   11934:	movt	r1, #2
   11938:	str	r0, [r1]
   1193c:	movw	r0, #57724	; 0xe17c
   11940:	movt	r0, #2
   11944:	ldr	r0, [r0]
   11948:	movw	r1, #52136	; 0xcba8
   1194c:	movt	r1, #1
   11950:	bl	10e80 <strcmp@plt>
   11954:	cmp	r0, #0
   11958:	movw	r0, #0
   1195c:	moveq	r0, #1
   11960:	and	r0, r0, #1
   11964:	strb	r0, [fp, #-201]	; 0xffffff37
   11968:	ldrb	r0, [fp, #-201]	; 0xffffff37
   1196c:	tst	r0, #1
   11970:	beq	119b0 <close@plt+0x8cc>
   11974:	movw	r0, #1
   11978:	strb	r0, [fp, #-37]	; 0xffffffdb
   1197c:	movw	r0, #57728	; 0xe180
   11980:	movt	r0, #2
   11984:	movw	r1, #0
   11988:	str	r1, [r0]
   1198c:	ldr	r0, [fp, #-156]	; 0xffffff64
   11990:	and	r0, r0, #0
   11994:	cmp	r0, #0
   11998:	beq	119ac <close@plt+0x8c8>
   1199c:	movw	r0, #0
   119a0:	str	r0, [sp, #168]	; 0xa8
   119a4:	ldr	r1, [sp, #168]	; 0xa8
   119a8:	bl	19ce0 <close@plt+0x8bfc>
   119ac:	b	11a34 <close@plt+0x950>
   119b0:	movw	r0, #57724	; 0xe17c
   119b4:	movt	r0, #2
   119b8:	ldr	r0, [r0]
   119bc:	ldr	r1, [fp, #-156]	; 0xffffff64
   119c0:	bl	10fa0 <open64@plt>
   119c4:	movw	r1, #57728	; 0xe180
   119c8:	movt	r1, #2
   119cc:	str	r0, [r1]
   119d0:	ldr	r0, [r1]
   119d4:	cmp	r0, #0
   119d8:	bge	11a30 <close@plt+0x94c>
   119dc:	bl	11030 <__errno_location@plt>
   119e0:	ldr	r1, [r0]
   119e4:	movw	r0, #57724	; 0xe17c
   119e8:	movt	r0, #2
   119ec:	ldr	r2, [r0]
   119f0:	movw	r0, #0
   119f4:	movw	r3, #3
   119f8:	str	r1, [sp, #164]	; 0xa4
   119fc:	mov	r1, r3
   11a00:	bl	16168 <close@plt+0x5084>
   11a04:	movw	r1, #0
   11a08:	str	r0, [sp, #160]	; 0xa0
   11a0c:	mov	r0, r1
   11a10:	ldr	r1, [sp, #164]	; 0xa4
   11a14:	movw	r2, #52067	; 0xcb63
   11a18:	movt	r2, #1
   11a1c:	ldr	r3, [sp, #160]	; 0xa0
   11a20:	bl	10f94 <error@plt>
   11a24:	movw	r0, #0
   11a28:	strb	r0, [fp, #-193]	; 0xffffff3f
   11a2c:	b	12a9c <close@plt+0x19b8>
   11a30:	b	11a34 <close@plt+0x950>
   11a34:	movw	r0, #57728	; 0xe180
   11a38:	movt	r0, #2
   11a3c:	ldr	r0, [r0]
   11a40:	sub	r1, fp, #144	; 0x90
   11a44:	bl	1c448 <close@plt+0xb364>
   11a48:	cmp	r0, #0
   11a4c:	bge	11aa4 <close@plt+0x9c0>
   11a50:	bl	11030 <__errno_location@plt>
   11a54:	ldr	r1, [r0]
   11a58:	movw	r0, #57724	; 0xe17c
   11a5c:	movt	r0, #2
   11a60:	ldr	r2, [r0]
   11a64:	movw	r0, #0
   11a68:	movw	r3, #3
   11a6c:	str	r1, [sp, #156]	; 0x9c
   11a70:	mov	r1, r3
   11a74:	bl	16168 <close@plt+0x5084>
   11a78:	movw	r1, #0
   11a7c:	str	r0, [sp, #152]	; 0x98
   11a80:	mov	r0, r1
   11a84:	ldr	r1, [sp, #156]	; 0x9c
   11a88:	movw	r2, #52067	; 0xcb63
   11a8c:	movt	r2, #1
   11a90:	ldr	r3, [sp, #152]	; 0x98
   11a94:	bl	10f94 <error@plt>
   11a98:	movw	r0, #0
   11a9c:	strb	r0, [fp, #-193]	; 0xffffff3f
   11aa0:	b	12a24 <close@plt+0x1940>
   11aa4:	sub	r0, fp, #144	; 0x90
   11aa8:	add	r0, r0, #16
   11aac:	mov	r1, sp
   11ab0:	movw	r2, #88	; 0x58
   11ab4:	str	r2, [sp, #148]	; 0x94
   11ab8:	str	r0, [sp, #144]	; 0x90
   11abc:	str	r1, [sp, #140]	; 0x8c
   11ac0:	ldr	r0, [sp, #140]	; 0x8c
   11ac4:	ldr	r1, [sp, #144]	; 0x90
   11ac8:	ldr	r2, [sp, #148]	; 0x94
   11acc:	vld1.32	{d16}, [r1]!
   11ad0:	vst1.32	{d16}, [r0]!
   11ad4:	subs	r2, r2, #8
   11ad8:	str	r0, [sp, #140]	; 0x8c
   11adc:	str	r1, [sp, #144]	; 0x90
   11ae0:	str	r2, [sp, #148]	; 0x94
   11ae4:	bne	11ac0 <close@plt+0x9dc>
   11ae8:	ldr	r0, [fp, #-144]	; 0xffffff70
   11aec:	ldr	r1, [fp, #-140]	; 0xffffff74
   11af0:	ldr	r2, [fp, #-136]	; 0xffffff78
   11af4:	ldr	r3, [fp, #-132]	; 0xffffff7c
   11af8:	bl	12ba8 <close@plt+0x1ac4>
   11afc:	str	r0, [fp, #-208]	; 0xffffff30
   11b00:	movw	r0, #57728	; 0xe180
   11b04:	movt	r0, #2
   11b08:	ldr	r0, [r0]
   11b0c:	mov	r1, sp
   11b10:	mov	r2, #2
   11b14:	str	r2, [r1, #8]
   11b18:	mov	r2, #0
   11b1c:	str	r2, [r1, #4]
   11b20:	str	r2, [r1]
   11b24:	str	r2, [sp, #136]	; 0x88
   11b28:	ldr	r3, [sp, #136]	; 0x88
   11b2c:	bl	13ba0 <close@plt+0x2abc>
   11b30:	ldrb	r0, [fp, #-185]	; 0xffffff47
   11b34:	tst	r0, #1
   11b38:	beq	11c1c <close@plt+0xb38>
   11b3c:	ldr	r0, [fp, #-144]	; 0xffffff70
   11b40:	ldr	r1, [fp, #-140]	; 0xffffff74
   11b44:	ldr	r2, [fp, #-176]	; 0xffffff50
   11b48:	ldr	r3, [fp, #-172]	; 0xffffff54
   11b4c:	eor	r1, r1, r3
   11b50:	eor	r0, r0, r2
   11b54:	orr	r0, r0, r1
   11b58:	cmp	r0, #0
   11b5c:	bne	11c1c <close@plt+0xb38>
   11b60:	b	11b64 <close@plt+0xa80>
   11b64:	ldr	r0, [fp, #-48]	; 0xffffffd0
   11b68:	ldr	r1, [fp, #-44]	; 0xffffffd4
   11b6c:	ldr	r2, [fp, #-184]	; 0xffffff48
   11b70:	ldr	r3, [fp, #-180]	; 0xffffff4c
   11b74:	eor	r1, r1, r3
   11b78:	eor	r0, r0, r2
   11b7c:	orr	r0, r0, r1
   11b80:	cmp	r0, #0
   11b84:	bne	11c1c <close@plt+0xb38>
   11b88:	b	11b8c <close@plt+0xaa8>
   11b8c:	movw	r0, #57728	; 0xe180
   11b90:	movt	r0, #2
   11b94:	ldr	r0, [r0]
   11b98:	mov	r1, sp
   11b9c:	mov	r2, #1
   11ba0:	str	r2, [r1]
   11ba4:	mov	r1, #0
   11ba8:	mov	r2, r1
   11bac:	mov	r3, r1
   11bb0:	bl	10f58 <lseek64@plt>
   11bb4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   11bb8:	ldr	r3, [fp, #-92]	; 0xffffffa4
   11bbc:	subs	r0, r0, r2
   11bc0:	sbcs	r1, r1, r3
   11bc4:	bge	11c1c <close@plt+0xb38>
   11bc8:	b	11bcc <close@plt+0xae8>
   11bcc:	movw	r0, #51375	; 0xc8af
   11bd0:	movt	r0, #1
   11bd4:	bl	11000 <gettext@plt>
   11bd8:	movw	r1, #57724	; 0xe17c
   11bdc:	movt	r1, #2
   11be0:	ldr	r2, [r1]
   11be4:	movw	r1, #0
   11be8:	str	r0, [sp, #132]	; 0x84
   11bec:	mov	r0, r1
   11bf0:	movw	r1, #3
   11bf4:	bl	16168 <close@plt+0x5084>
   11bf8:	movw	r1, #0
   11bfc:	str	r0, [sp, #128]	; 0x80
   11c00:	mov	r0, r1
   11c04:	ldr	r2, [sp, #132]	; 0x84
   11c08:	ldr	r3, [sp, #128]	; 0x80
   11c0c:	bl	10f94 <error@plt>
   11c10:	movw	r0, #0
   11c14:	strb	r0, [fp, #-193]	; 0xffffff3f
   11c18:	b	12a24 <close@plt+0x1940>
   11c1c:	ldrb	r0, [fp, #-145]	; 0xffffff6f
   11c20:	tst	r0, #1
   11c24:	bne	11d50 <close@plt+0xc6c>
   11c28:	ldrb	r0, [fp, #-148]	; 0xffffff6c
   11c2c:	tst	r0, #1
   11c30:	bne	11d50 <close@plt+0xc6c>
   11c34:	ldrb	r0, [fp, #-149]	; 0xffffff6b
   11c38:	tst	r0, #1
   11c3c:	bne	11d50 <close@plt+0xc6c>
   11c40:	ldrb	r0, [fp, #-150]	; 0xffffff6a
   11c44:	tst	r0, #1
   11c48:	bne	11d50 <close@plt+0xc6c>
   11c4c:	ldrb	r0, [fp, #-147]	; 0xffffff6d
   11c50:	tst	r0, #1
   11c54:	bne	11d50 <close@plt+0xc6c>
   11c58:	ldrb	r0, [fp, #-185]	; 0xffffff47
   11c5c:	tst	r0, #1
   11c60:	beq	11c80 <close@plt+0xb9c>
   11c64:	ldr	r0, [fp, #-128]	; 0xffffff80
   11c68:	and	r0, r0, #61440	; 0xf000
   11c6c:	cmp	r0, #32768	; 0x8000
   11c70:	bne	11c80 <close@plt+0xb9c>
   11c74:	bl	12d48 <close@plt+0x1c64>
   11c78:	str	r0, [sp, #124]	; 0x7c
   11c7c:	b	11c8c <close@plt+0xba8>
   11c80:	movw	r0, #0
   11c84:	str	r0, [sp, #124]	; 0x7c
   11c88:	b	11c8c <close@plt+0xba8>
   11c8c:	ldr	r0, [sp, #124]	; 0x7c
   11c90:	str	r0, [sp, #216]	; 0xd8
   11c94:	ldr	r0, [sp, #216]	; 0xd8
   11c98:	cmp	r0, #0
   11c9c:	beq	11ce0 <close@plt+0xbfc>
   11ca0:	movw	r0, #0
   11ca4:	str	r0, [fp, #-212]	; 0xffffff2c
   11ca8:	ldr	r1, [sp, #216]	; 0xd8
   11cac:	cmp	r0, r1
   11cb0:	movw	r0, #0
   11cb4:	movlt	r0, #1
   11cb8:	and	r0, r0, #1
   11cbc:	ldrb	r1, [fp, #-193]	; 0xffffff3f
   11cc0:	and	r1, r1, #1
   11cc4:	and	r0, r1, r0
   11cc8:	cmp	r0, #0
   11ccc:	movw	r0, #0
   11cd0:	movne	r0, #1
   11cd4:	and	r0, r0, #1
   11cd8:	strb	r0, [fp, #-193]	; 0xffffff3f
   11cdc:	b	11d4c <close@plt+0xc68>
   11ce0:	ldr	r0, [fp, #-208]	; 0xffffff30
   11ce4:	ldr	r1, [fp, #-164]	; 0xffffff5c
   11ce8:	cmp	r0, r1
   11cec:	ble	11cfc <close@plt+0xc18>
   11cf0:	ldr	r0, [fp, #-208]	; 0xffffff30
   11cf4:	str	r0, [sp, #120]	; 0x78
   11cf8:	b	11d04 <close@plt+0xc20>
   11cfc:	ldr	r0, [fp, #-164]	; 0xffffff5c
   11d00:	str	r0, [sp, #120]	; 0x78
   11d04:	ldr	r0, [sp, #120]	; 0x78
   11d08:	str	r0, [fp, #-208]	; 0xffffff30
   11d0c:	ldr	r0, [fp, #-200]	; 0xffffff38
   11d10:	ldr	r1, [fp, #-208]	; 0xffffff30
   11d14:	bl	16e6c <close@plt+0x5d88>
   11d18:	str	r0, [fp, #-212]	; 0xffffff2c
   11d1c:	ldr	r0, [fp, #-212]	; 0xffffff2c
   11d20:	ldr	r1, [fp, #-208]	; 0xffffff30
   11d24:	bl	12eb8 <close@plt+0x1dd4>
   11d28:	and	r0, r0, #1
   11d2c:	ldrb	r1, [fp, #-193]	; 0xffffff3f
   11d30:	and	r1, r1, #1
   11d34:	and	r0, r1, r0
   11d38:	cmp	r0, #0
   11d3c:	movw	r0, #0
   11d40:	movne	r0, #1
   11d44:	and	r0, r0, #1
   11d48:	strb	r0, [fp, #-193]	; 0xffffff3f
   11d4c:	b	12a1c <close@plt+0x1938>
   11d50:	ldr	r0, [fp, #-200]	; 0xffffff38
   11d54:	ldr	r1, [fp, #-208]	; 0xffffff30
   11d58:	add	r1, r1, #1
   11d5c:	bl	16e6c <close@plt+0x5d88>
   11d60:	str	r0, [fp, #-212]	; 0xffffff2c
   11d64:	b	11fd0 <close@plt+0xeec>
   11d68:	b	11d6c <close@plt+0xc88>
   11d6c:	b	11e18 <close@plt+0xd34>
   11d70:	ldr	r0, [fp, #-208]	; 0xffffff30
   11d74:	cmp	r0, #0
   11d78:	bge	11dac <close@plt+0xcc8>
   11d7c:	b	11d80 <close@plt+0xc9c>
   11d80:	ldr	r0, [fp, #-208]	; 0xffffff30
   11d84:	cmp	r0, #31
   11d88:	blt	11e78 <close@plt+0xd94>
   11d8c:	b	11e8c <close@plt+0xda8>
   11d90:	ldr	r0, [fp, #-208]	; 0xffffff30
   11d94:	mvn	r1, #0
   11d98:	sub	r0, r1, r0
   11d9c:	mvn	r1, #30
   11da0:	cmp	r1, r0
   11da4:	ble	11e78 <close@plt+0xd94>
   11da8:	b	11e8c <close@plt+0xda8>
   11dac:	b	11db0 <close@plt+0xccc>
   11db0:	b	11e04 <close@plt+0xd20>
   11db4:	b	11e04 <close@plt+0xd20>
   11db8:	b	11e04 <close@plt+0xd20>
   11dbc:	b	11dc0 <close@plt+0xcdc>
   11dc0:	ldr	r0, [fp, #-208]	; 0xffffff30
   11dc4:	mvn	r1, #127	; 0x7f
   11dc8:	add	r0, r0, r1
   11dcc:	movw	r1, #0
   11dd0:	cmp	r1, r0
   11dd4:	blt	11e78 <close@plt+0xd94>
   11dd8:	b	11e8c <close@plt+0xda8>
   11ddc:	ldr	r0, [fp, #-208]	; 0xffffff30
   11de0:	movw	r1, #0
   11de4:	cmp	r1, r0
   11de8:	bge	11e8c <close@plt+0xda8>
   11dec:	ldr	r0, [fp, #-208]	; 0xffffff30
   11df0:	sub	r0, r0, #1
   11df4:	movw	r1, #127	; 0x7f
   11df8:	cmp	r1, r0
   11dfc:	blt	11e78 <close@plt+0xd94>
   11e00:	b	11e8c <close@plt+0xda8>
   11e04:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e08:	mvn	r1, #31
   11e0c:	cmp	r1, r0
   11e10:	blt	11e78 <close@plt+0xd94>
   11e14:	b	11e8c <close@plt+0xda8>
   11e18:	b	11e20 <close@plt+0xd3c>
   11e1c:	b	11e8c <close@plt+0xda8>
   11e20:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e24:	cmp	r0, #0
   11e28:	bge	11e68 <close@plt+0xd84>
   11e2c:	b	11e30 <close@plt+0xd4c>
   11e30:	b	11e50 <close@plt+0xd6c>
   11e34:	b	11e50 <close@plt+0xd6c>
   11e38:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e3c:	cmn	r0, #1
   11e40:	bne	11e50 <close@plt+0xd6c>
   11e44:	b	11e48 <close@plt+0xd64>
   11e48:	b	11e8c <close@plt+0xda8>
   11e4c:	b	11e8c <close@plt+0xda8>
   11e50:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e54:	mvn	r1, #127	; 0x7f
   11e58:	sdiv	r0, r1, r0
   11e5c:	cmp	r0, #4
   11e60:	blt	11e78 <close@plt+0xd94>
   11e64:	b	11e8c <close@plt+0xda8>
   11e68:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e6c:	movw	r1, #31
   11e70:	cmp	r1, r0
   11e74:	bge	11e8c <close@plt+0xda8>
   11e78:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e7c:	lsl	r0, r0, #2
   11e80:	sxtb	r0, r0
   11e84:	str	r0, [sp, #212]	; 0xd4
   11e88:	b	12980 <close@plt+0x189c>
   11e8c:	ldr	r0, [fp, #-208]	; 0xffffff30
   11e90:	lsl	r0, r0, #2
   11e94:	sxtb	r0, r0
   11e98:	str	r0, [sp, #212]	; 0xd4
   11e9c:	b	1293c <close@plt+0x1858>
   11ea0:	b	11f48 <close@plt+0xe64>
   11ea4:	ldr	r0, [fp, #-208]	; 0xffffff30
   11ea8:	cmp	r0, #0
   11eac:	bge	11ee0 <close@plt+0xdfc>
   11eb0:	b	11eb4 <close@plt+0xdd0>
   11eb4:	ldr	r0, [fp, #-208]	; 0xffffff30
   11eb8:	cmp	r0, #63	; 0x3f
   11ebc:	blt	11fa8 <close@plt+0xec4>
   11ec0:	b	11fbc <close@plt+0xed8>
   11ec4:	ldr	r0, [fp, #-208]	; 0xffffff30
   11ec8:	mvn	r1, #0
   11ecc:	sub	r0, r1, r0
   11ed0:	mvn	r1, #62	; 0x3e
   11ed4:	cmp	r1, r0
   11ed8:	ble	11fa8 <close@plt+0xec4>
   11edc:	b	11fbc <close@plt+0xed8>
   11ee0:	b	11ee4 <close@plt+0xe00>
   11ee4:	b	11f34 <close@plt+0xe50>
   11ee8:	b	11f34 <close@plt+0xe50>
   11eec:	b	11f34 <close@plt+0xe50>
   11ef0:	b	11ef4 <close@plt+0xe10>
   11ef4:	ldr	r0, [fp, #-208]	; 0xffffff30
   11ef8:	add	r0, r0, #0
   11efc:	movw	r1, #0
   11f00:	cmp	r1, r0
   11f04:	blt	11fa8 <close@plt+0xec4>
   11f08:	b	11fbc <close@plt+0xed8>
   11f0c:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f10:	movw	r1, #0
   11f14:	cmp	r1, r0
   11f18:	bge	11fbc <close@plt+0xed8>
   11f1c:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f20:	sub	r0, r0, #1
   11f24:	mvn	r1, #0
   11f28:	cmp	r1, r0
   11f2c:	blt	11fa8 <close@plt+0xec4>
   11f30:	b	11fbc <close@plt+0xed8>
   11f34:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f38:	movw	r1, #0
   11f3c:	cmp	r1, r0
   11f40:	blt	11fa8 <close@plt+0xec4>
   11f44:	b	11fbc <close@plt+0xed8>
   11f48:	b	11f50 <close@plt+0xe6c>
   11f4c:	b	11fbc <close@plt+0xed8>
   11f50:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f54:	cmp	r0, #0
   11f58:	bge	11f98 <close@plt+0xeb4>
   11f5c:	b	11f60 <close@plt+0xe7c>
   11f60:	b	11f80 <close@plt+0xe9c>
   11f64:	b	11f80 <close@plt+0xe9c>
   11f68:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f6c:	cmn	r0, #1
   11f70:	bne	11f80 <close@plt+0xe9c>
   11f74:	b	11f78 <close@plt+0xe94>
   11f78:	b	11fa8 <close@plt+0xec4>
   11f7c:	b	11fa8 <close@plt+0xec4>
   11f80:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f84:	movw	r1, #0
   11f88:	sdiv	r0, r1, r0
   11f8c:	cmp	r0, #4
   11f90:	blt	11fa8 <close@plt+0xec4>
   11f94:	b	11fbc <close@plt+0xed8>
   11f98:	ldr	r0, [fp, #-208]	; 0xffffff30
   11f9c:	movw	r1, #63	; 0x3f
   11fa0:	cmp	r1, r0
   11fa4:	bge	11fbc <close@plt+0xed8>
   11fa8:	ldr	r0, [fp, #-208]	; 0xffffff30
   11fac:	lsl	r0, r0, #2
   11fb0:	and	r0, r0, #255	; 0xff
   11fb4:	str	r0, [sp, #212]	; 0xd4
   11fb8:	b	12980 <close@plt+0x189c>
   11fbc:	ldr	r0, [fp, #-208]	; 0xffffff30
   11fc0:	lsl	r0, r0, #2
   11fc4:	and	r0, r0, #255	; 0xff
   11fc8:	str	r0, [sp, #212]	; 0xd4
   11fcc:	b	1293c <close@plt+0x1858>
   11fd0:	b	12244 <close@plt+0x1160>
   11fd4:	b	11fd8 <close@plt+0xef4>
   11fd8:	b	12088 <close@plt+0xfa4>
   11fdc:	ldr	r0, [fp, #-208]	; 0xffffff30
   11fe0:	cmp	r0, #0
   11fe4:	bge	1201c <close@plt+0xf38>
   11fe8:	b	11fec <close@plt+0xf08>
   11fec:	ldr	r0, [fp, #-208]	; 0xffffff30
   11ff0:	movw	r1, #8191	; 0x1fff
   11ff4:	cmp	r0, r1
   11ff8:	blt	120e8 <close@plt+0x1004>
   11ffc:	b	120fc <close@plt+0x1018>
   12000:	ldr	r0, [pc, #2968]	; 12ba0 <close@plt+0x1abc>
   12004:	ldr	r1, [fp, #-208]	; 0xffffff30
   12008:	mvn	r2, #0
   1200c:	sub	r1, r2, r1
   12010:	cmp	r0, r1
   12014:	ble	120e8 <close@plt+0x1004>
   12018:	b	120fc <close@plt+0x1018>
   1201c:	b	12020 <close@plt+0xf3c>
   12020:	b	12074 <close@plt+0xf90>
   12024:	b	12074 <close@plt+0xf90>
   12028:	b	12074 <close@plt+0xf90>
   1202c:	b	12030 <close@plt+0xf4c>
   12030:	ldr	r0, [pc, #2912]	; 12b98 <close@plt+0x1ab4>
   12034:	ldr	r1, [fp, #-208]	; 0xffffff30
   12038:	add	r0, r1, r0
   1203c:	movw	r1, #0
   12040:	cmp	r1, r0
   12044:	blt	120e8 <close@plt+0x1004>
   12048:	b	120fc <close@plt+0x1018>
   1204c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12050:	movw	r1, #0
   12054:	cmp	r1, r0
   12058:	bge	120fc <close@plt+0x1018>
   1205c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12060:	sub	r0, r0, #1
   12064:	movw	r1, #32767	; 0x7fff
   12068:	cmp	r1, r0
   1206c:	blt	120e8 <close@plt+0x1004>
   12070:	b	120fc <close@plt+0x1018>
   12074:	ldr	r0, [pc, #2848]	; 12b9c <close@plt+0x1ab8>
   12078:	ldr	r1, [fp, #-208]	; 0xffffff30
   1207c:	cmp	r0, r1
   12080:	blt	120e8 <close@plt+0x1004>
   12084:	b	120fc <close@plt+0x1018>
   12088:	b	12090 <close@plt+0xfac>
   1208c:	b	120fc <close@plt+0x1018>
   12090:	ldr	r0, [fp, #-208]	; 0xffffff30
   12094:	cmp	r0, #0
   12098:	bge	120d8 <close@plt+0xff4>
   1209c:	b	120a0 <close@plt+0xfbc>
   120a0:	b	120c0 <close@plt+0xfdc>
   120a4:	b	120c0 <close@plt+0xfdc>
   120a8:	ldr	r0, [fp, #-208]	; 0xffffff30
   120ac:	cmn	r0, #1
   120b0:	bne	120c0 <close@plt+0xfdc>
   120b4:	b	120b8 <close@plt+0xfd4>
   120b8:	b	120fc <close@plt+0x1018>
   120bc:	b	120fc <close@plt+0x1018>
   120c0:	ldr	r0, [pc, #2768]	; 12b98 <close@plt+0x1ab4>
   120c4:	ldr	r1, [fp, #-208]	; 0xffffff30
   120c8:	sdiv	r0, r0, r1
   120cc:	cmp	r0, #4
   120d0:	blt	120e8 <close@plt+0x1004>
   120d4:	b	120fc <close@plt+0x1018>
   120d8:	ldr	r0, [fp, #-208]	; 0xffffff30
   120dc:	movw	r1, #8191	; 0x1fff
   120e0:	cmp	r1, r0
   120e4:	bge	120fc <close@plt+0x1018>
   120e8:	ldr	r0, [fp, #-208]	; 0xffffff30
   120ec:	lsl	r0, r0, #2
   120f0:	sxth	r0, r0
   120f4:	str	r0, [sp, #212]	; 0xd4
   120f8:	b	12980 <close@plt+0x189c>
   120fc:	ldr	r0, [fp, #-208]	; 0xffffff30
   12100:	lsl	r0, r0, #2
   12104:	sxth	r0, r0
   12108:	str	r0, [sp, #212]	; 0xd4
   1210c:	b	1293c <close@plt+0x1858>
   12110:	b	121bc <close@plt+0x10d8>
   12114:	ldr	r0, [fp, #-208]	; 0xffffff30
   12118:	cmp	r0, #0
   1211c:	bge	12154 <close@plt+0x1070>
   12120:	b	12124 <close@plt+0x1040>
   12124:	ldr	r0, [fp, #-208]	; 0xffffff30
   12128:	movw	r1, #16383	; 0x3fff
   1212c:	cmp	r0, r1
   12130:	blt	1221c <close@plt+0x1138>
   12134:	b	12230 <close@plt+0x114c>
   12138:	ldr	r0, [pc, #2660]	; 12ba4 <close@plt+0x1ac0>
   1213c:	ldr	r1, [fp, #-208]	; 0xffffff30
   12140:	mvn	r2, #0
   12144:	sub	r1, r2, r1
   12148:	cmp	r0, r1
   1214c:	ble	1221c <close@plt+0x1138>
   12150:	b	12230 <close@plt+0x114c>
   12154:	b	12158 <close@plt+0x1074>
   12158:	b	121a8 <close@plt+0x10c4>
   1215c:	b	121a8 <close@plt+0x10c4>
   12160:	b	121a8 <close@plt+0x10c4>
   12164:	b	12168 <close@plt+0x1084>
   12168:	ldr	r0, [fp, #-208]	; 0xffffff30
   1216c:	add	r0, r0, #0
   12170:	movw	r1, #0
   12174:	cmp	r1, r0
   12178:	blt	1221c <close@plt+0x1138>
   1217c:	b	12230 <close@plt+0x114c>
   12180:	ldr	r0, [fp, #-208]	; 0xffffff30
   12184:	movw	r1, #0
   12188:	cmp	r1, r0
   1218c:	bge	12230 <close@plt+0x114c>
   12190:	ldr	r0, [fp, #-208]	; 0xffffff30
   12194:	sub	r0, r0, #1
   12198:	mvn	r1, #0
   1219c:	cmp	r1, r0
   121a0:	blt	1221c <close@plt+0x1138>
   121a4:	b	12230 <close@plt+0x114c>
   121a8:	ldr	r0, [fp, #-208]	; 0xffffff30
   121ac:	movw	r1, #0
   121b0:	cmp	r1, r0
   121b4:	blt	1221c <close@plt+0x1138>
   121b8:	b	12230 <close@plt+0x114c>
   121bc:	b	121c4 <close@plt+0x10e0>
   121c0:	b	12230 <close@plt+0x114c>
   121c4:	ldr	r0, [fp, #-208]	; 0xffffff30
   121c8:	cmp	r0, #0
   121cc:	bge	1220c <close@plt+0x1128>
   121d0:	b	121d4 <close@plt+0x10f0>
   121d4:	b	121f4 <close@plt+0x1110>
   121d8:	b	121f4 <close@plt+0x1110>
   121dc:	ldr	r0, [fp, #-208]	; 0xffffff30
   121e0:	cmn	r0, #1
   121e4:	bne	121f4 <close@plt+0x1110>
   121e8:	b	121ec <close@plt+0x1108>
   121ec:	b	1221c <close@plt+0x1138>
   121f0:	b	1221c <close@plt+0x1138>
   121f4:	ldr	r0, [fp, #-208]	; 0xffffff30
   121f8:	movw	r1, #0
   121fc:	sdiv	r0, r1, r0
   12200:	cmp	r0, #4
   12204:	blt	1221c <close@plt+0x1138>
   12208:	b	12230 <close@plt+0x114c>
   1220c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12210:	movw	r1, #16383	; 0x3fff
   12214:	cmp	r1, r0
   12218:	bge	12230 <close@plt+0x114c>
   1221c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12220:	lsl	r0, r0, #2
   12224:	uxth	r0, r0
   12228:	str	r0, [sp, #212]	; 0xd4
   1222c:	b	12980 <close@plt+0x189c>
   12230:	ldr	r0, [fp, #-208]	; 0xffffff30
   12234:	lsl	r0, r0, #2
   12238:	uxth	r0, r0
   1223c:	str	r0, [sp, #212]	; 0xd4
   12240:	b	1293c <close@plt+0x1858>
   12244:	b	12248 <close@plt+0x1164>
   12248:	b	1224c <close@plt+0x1168>
   1224c:	b	122ec <close@plt+0x1208>
   12250:	ldr	r0, [fp, #-208]	; 0xffffff30
   12254:	cmp	r0, #0
   12258:	bge	12290 <close@plt+0x11ac>
   1225c:	b	12260 <close@plt+0x117c>
   12260:	ldr	r0, [pc, #2332]	; 12b84 <close@plt+0x1aa0>
   12264:	ldr	r1, [fp, #-208]	; 0xffffff30
   12268:	cmp	r1, r0
   1226c:	blt	12340 <close@plt+0x125c>
   12270:	b	12350 <close@plt+0x126c>
   12274:	ldr	r0, [pc, #2328]	; 12b94 <close@plt+0x1ab0>
   12278:	ldr	r1, [fp, #-208]	; 0xffffff30
   1227c:	mvn	r2, #0
   12280:	sub	r1, r2, r1
   12284:	cmp	r0, r1
   12288:	ble	12340 <close@plt+0x125c>
   1228c:	b	12350 <close@plt+0x126c>
   12290:	b	122d8 <close@plt+0x11f4>
   12294:	b	12298 <close@plt+0x11b4>
   12298:	ldr	r0, [fp, #-208]	; 0xffffff30
   1229c:	add	r0, r0, #-2147483648	; 0x80000000
   122a0:	movw	r1, #0
   122a4:	cmp	r1, r0
   122a8:	blt	12340 <close@plt+0x125c>
   122ac:	b	12350 <close@plt+0x126c>
   122b0:	ldr	r0, [fp, #-208]	; 0xffffff30
   122b4:	movw	r1, #0
   122b8:	cmp	r1, r0
   122bc:	bge	12350 <close@plt+0x126c>
   122c0:	ldr	r0, [pc, #2248]	; 12b90 <close@plt+0x1aac>
   122c4:	ldr	r1, [fp, #-208]	; 0xffffff30
   122c8:	sub	r1, r1, #1
   122cc:	cmp	r0, r1
   122d0:	blt	12340 <close@plt+0x125c>
   122d4:	b	12350 <close@plt+0x126c>
   122d8:	ldr	r0, [pc, #2220]	; 12b8c <close@plt+0x1aa8>
   122dc:	ldr	r1, [fp, #-208]	; 0xffffff30
   122e0:	cmp	r0, r1
   122e4:	blt	12340 <close@plt+0x125c>
   122e8:	b	12350 <close@plt+0x126c>
   122ec:	b	122f4 <close@plt+0x1210>
   122f0:	b	12350 <close@plt+0x126c>
   122f4:	ldr	r0, [fp, #-208]	; 0xffffff30
   122f8:	cmp	r0, #0
   122fc:	bge	12330 <close@plt+0x124c>
   12300:	ldr	r0, [fp, #-208]	; 0xffffff30
   12304:	cmn	r0, #1
   12308:	bne	12318 <close@plt+0x1234>
   1230c:	b	12310 <close@plt+0x122c>
   12310:	b	12350 <close@plt+0x126c>
   12314:	b	12350 <close@plt+0x126c>
   12318:	ldr	r0, [pc, #2152]	; 12b88 <close@plt+0x1aa4>
   1231c:	ldr	r1, [fp, #-208]	; 0xffffff30
   12320:	sdiv	r0, r0, r1
   12324:	cmp	r0, #4
   12328:	blt	12340 <close@plt+0x125c>
   1232c:	b	12350 <close@plt+0x126c>
   12330:	ldr	r0, [pc, #2124]	; 12b84 <close@plt+0x1aa0>
   12334:	ldr	r1, [fp, #-208]	; 0xffffff30
   12338:	cmp	r0, r1
   1233c:	bge	12350 <close@plt+0x126c>
   12340:	ldr	r0, [fp, #-208]	; 0xffffff30
   12344:	lsl	r0, r0, #2
   12348:	str	r0, [sp, #212]	; 0xd4
   1234c:	b	12980 <close@plt+0x189c>
   12350:	ldr	r0, [fp, #-208]	; 0xffffff30
   12354:	lsl	r0, r0, #2
   12358:	str	r0, [sp, #212]	; 0xd4
   1235c:	b	1293c <close@plt+0x1858>
   12360:	b	1240c <close@plt+0x1328>
   12364:	ldr	r0, [fp, #-208]	; 0xffffff30
   12368:	cmp	r0, #0
   1236c:	bge	123a4 <close@plt+0x12c0>
   12370:	b	12388 <close@plt+0x12a4>
   12374:	ldr	r0, [pc, #2052]	; 12b80 <close@plt+0x1a9c>
   12378:	ldr	r1, [fp, #-208]	; 0xffffff30
   1237c:	cmp	r1, r0
   12380:	bcc	1246c <close@plt+0x1388>
   12384:	b	1247c <close@plt+0x1398>
   12388:	ldr	r0, [fp, #-208]	; 0xffffff30
   1238c:	mvn	r1, #0
   12390:	sub	r0, r1, r0
   12394:	movw	r1, #1
   12398:	cmp	r1, r0
   1239c:	bls	1246c <close@plt+0x1388>
   123a0:	b	1247c <close@plt+0x1398>
   123a4:	b	123a8 <close@plt+0x12c4>
   123a8:	b	123f8 <close@plt+0x1314>
   123ac:	b	123f8 <close@plt+0x1314>
   123b0:	b	123f8 <close@plt+0x1314>
   123b4:	b	123b8 <close@plt+0x12d4>
   123b8:	ldr	r0, [fp, #-208]	; 0xffffff30
   123bc:	add	r0, r0, #0
   123c0:	movw	r1, #0
   123c4:	cmp	r1, r0
   123c8:	blt	1246c <close@plt+0x1388>
   123cc:	b	1247c <close@plt+0x1398>
   123d0:	ldr	r0, [fp, #-208]	; 0xffffff30
   123d4:	movw	r1, #0
   123d8:	cmp	r1, r0
   123dc:	bge	1247c <close@plt+0x1398>
   123e0:	ldr	r0, [fp, #-208]	; 0xffffff30
   123e4:	sub	r0, r0, #1
   123e8:	mvn	r1, #0
   123ec:	cmp	r1, r0
   123f0:	blt	1246c <close@plt+0x1388>
   123f4:	b	1247c <close@plt+0x1398>
   123f8:	ldr	r0, [fp, #-208]	; 0xffffff30
   123fc:	movw	r1, #0
   12400:	cmp	r1, r0
   12404:	blt	1246c <close@plt+0x1388>
   12408:	b	1247c <close@plt+0x1398>
   1240c:	b	12414 <close@plt+0x1330>
   12410:	b	1247c <close@plt+0x1398>
   12414:	ldr	r0, [fp, #-208]	; 0xffffff30
   12418:	cmp	r0, #0
   1241c:	bge	1245c <close@plt+0x1378>
   12420:	b	12424 <close@plt+0x1340>
   12424:	b	12444 <close@plt+0x1360>
   12428:	b	12444 <close@plt+0x1360>
   1242c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12430:	cmn	r0, #1
   12434:	bne	12444 <close@plt+0x1360>
   12438:	b	1243c <close@plt+0x1358>
   1243c:	b	1246c <close@plt+0x1388>
   12440:	b	1246c <close@plt+0x1388>
   12444:	ldr	r0, [fp, #-208]	; 0xffffff30
   12448:	movw	r1, #0
   1244c:	sdiv	r0, r1, r0
   12450:	cmp	r0, #4
   12454:	blt	1246c <close@plt+0x1388>
   12458:	b	1247c <close@plt+0x1398>
   1245c:	ldr	r0, [pc, #1820]	; 12b80 <close@plt+0x1a9c>
   12460:	ldr	r1, [fp, #-208]	; 0xffffff30
   12464:	cmp	r0, r1
   12468:	bcs	1247c <close@plt+0x1398>
   1246c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12470:	lsl	r0, r0, #2
   12474:	str	r0, [sp, #212]	; 0xd4
   12478:	b	12980 <close@plt+0x189c>
   1247c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12480:	lsl	r0, r0, #2
   12484:	str	r0, [sp, #212]	; 0xd4
   12488:	b	1293c <close@plt+0x1858>
   1248c:	b	12490 <close@plt+0x13ac>
   12490:	b	12494 <close@plt+0x13b0>
   12494:	b	12534 <close@plt+0x1450>
   12498:	ldr	r0, [fp, #-208]	; 0xffffff30
   1249c:	cmp	r0, #0
   124a0:	bge	124d8 <close@plt+0x13f4>
   124a4:	b	124a8 <close@plt+0x13c4>
   124a8:	ldr	r0, [pc, #1748]	; 12b84 <close@plt+0x1aa0>
   124ac:	ldr	r1, [fp, #-208]	; 0xffffff30
   124b0:	cmp	r1, r0
   124b4:	blt	12588 <close@plt+0x14a4>
   124b8:	b	12598 <close@plt+0x14b4>
   124bc:	ldr	r0, [pc, #1744]	; 12b94 <close@plt+0x1ab0>
   124c0:	ldr	r1, [fp, #-208]	; 0xffffff30
   124c4:	mvn	r2, #0
   124c8:	sub	r1, r2, r1
   124cc:	cmp	r0, r1
   124d0:	ble	12588 <close@plt+0x14a4>
   124d4:	b	12598 <close@plt+0x14b4>
   124d8:	b	12520 <close@plt+0x143c>
   124dc:	b	124e0 <close@plt+0x13fc>
   124e0:	ldr	r0, [fp, #-208]	; 0xffffff30
   124e4:	add	r0, r0, #-2147483648	; 0x80000000
   124e8:	movw	r1, #0
   124ec:	cmp	r1, r0
   124f0:	blt	12588 <close@plt+0x14a4>
   124f4:	b	12598 <close@plt+0x14b4>
   124f8:	ldr	r0, [fp, #-208]	; 0xffffff30
   124fc:	movw	r1, #0
   12500:	cmp	r1, r0
   12504:	bge	12598 <close@plt+0x14b4>
   12508:	ldr	r0, [pc, #1664]	; 12b90 <close@plt+0x1aac>
   1250c:	ldr	r1, [fp, #-208]	; 0xffffff30
   12510:	sub	r1, r1, #1
   12514:	cmp	r0, r1
   12518:	blt	12588 <close@plt+0x14a4>
   1251c:	b	12598 <close@plt+0x14b4>
   12520:	ldr	r0, [pc, #1636]	; 12b8c <close@plt+0x1aa8>
   12524:	ldr	r1, [fp, #-208]	; 0xffffff30
   12528:	cmp	r0, r1
   1252c:	blt	12588 <close@plt+0x14a4>
   12530:	b	12598 <close@plt+0x14b4>
   12534:	b	1253c <close@plt+0x1458>
   12538:	b	12598 <close@plt+0x14b4>
   1253c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12540:	cmp	r0, #0
   12544:	bge	12578 <close@plt+0x1494>
   12548:	ldr	r0, [fp, #-208]	; 0xffffff30
   1254c:	cmn	r0, #1
   12550:	bne	12560 <close@plt+0x147c>
   12554:	b	12558 <close@plt+0x1474>
   12558:	b	12598 <close@plt+0x14b4>
   1255c:	b	12598 <close@plt+0x14b4>
   12560:	ldr	r0, [pc, #1568]	; 12b88 <close@plt+0x1aa4>
   12564:	ldr	r1, [fp, #-208]	; 0xffffff30
   12568:	sdiv	r0, r0, r1
   1256c:	cmp	r0, #4
   12570:	blt	12588 <close@plt+0x14a4>
   12574:	b	12598 <close@plt+0x14b4>
   12578:	ldr	r0, [pc, #1540]	; 12b84 <close@plt+0x1aa0>
   1257c:	ldr	r1, [fp, #-208]	; 0xffffff30
   12580:	cmp	r0, r1
   12584:	bge	12598 <close@plt+0x14b4>
   12588:	ldr	r0, [fp, #-208]	; 0xffffff30
   1258c:	lsl	r0, r0, #2
   12590:	str	r0, [sp, #212]	; 0xd4
   12594:	b	12980 <close@plt+0x189c>
   12598:	ldr	r0, [fp, #-208]	; 0xffffff30
   1259c:	lsl	r0, r0, #2
   125a0:	str	r0, [sp, #212]	; 0xd4
   125a4:	b	1293c <close@plt+0x1858>
   125a8:	b	12654 <close@plt+0x1570>
   125ac:	ldr	r0, [fp, #-208]	; 0xffffff30
   125b0:	cmp	r0, #0
   125b4:	bge	125ec <close@plt+0x1508>
   125b8:	b	125d0 <close@plt+0x14ec>
   125bc:	ldr	r0, [pc, #1468]	; 12b80 <close@plt+0x1a9c>
   125c0:	ldr	r1, [fp, #-208]	; 0xffffff30
   125c4:	cmp	r1, r0
   125c8:	bcc	126b4 <close@plt+0x15d0>
   125cc:	b	126c4 <close@plt+0x15e0>
   125d0:	ldr	r0, [fp, #-208]	; 0xffffff30
   125d4:	mvn	r1, #0
   125d8:	sub	r0, r1, r0
   125dc:	movw	r1, #1
   125e0:	cmp	r1, r0
   125e4:	bls	126b4 <close@plt+0x15d0>
   125e8:	b	126c4 <close@plt+0x15e0>
   125ec:	b	125f0 <close@plt+0x150c>
   125f0:	b	12640 <close@plt+0x155c>
   125f4:	b	12640 <close@plt+0x155c>
   125f8:	b	12640 <close@plt+0x155c>
   125fc:	b	12600 <close@plt+0x151c>
   12600:	ldr	r0, [fp, #-208]	; 0xffffff30
   12604:	add	r0, r0, #0
   12608:	movw	r1, #0
   1260c:	cmp	r1, r0
   12610:	blt	126b4 <close@plt+0x15d0>
   12614:	b	126c4 <close@plt+0x15e0>
   12618:	ldr	r0, [fp, #-208]	; 0xffffff30
   1261c:	movw	r1, #0
   12620:	cmp	r1, r0
   12624:	bge	126c4 <close@plt+0x15e0>
   12628:	ldr	r0, [fp, #-208]	; 0xffffff30
   1262c:	sub	r0, r0, #1
   12630:	mvn	r1, #0
   12634:	cmp	r1, r0
   12638:	blt	126b4 <close@plt+0x15d0>
   1263c:	b	126c4 <close@plt+0x15e0>
   12640:	ldr	r0, [fp, #-208]	; 0xffffff30
   12644:	movw	r1, #0
   12648:	cmp	r1, r0
   1264c:	blt	126b4 <close@plt+0x15d0>
   12650:	b	126c4 <close@plt+0x15e0>
   12654:	b	1265c <close@plt+0x1578>
   12658:	b	126c4 <close@plt+0x15e0>
   1265c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12660:	cmp	r0, #0
   12664:	bge	126a4 <close@plt+0x15c0>
   12668:	b	1266c <close@plt+0x1588>
   1266c:	b	1268c <close@plt+0x15a8>
   12670:	b	1268c <close@plt+0x15a8>
   12674:	ldr	r0, [fp, #-208]	; 0xffffff30
   12678:	cmn	r0, #1
   1267c:	bne	1268c <close@plt+0x15a8>
   12680:	b	12684 <close@plt+0x15a0>
   12684:	b	126b4 <close@plt+0x15d0>
   12688:	b	126b4 <close@plt+0x15d0>
   1268c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12690:	movw	r1, #0
   12694:	sdiv	r0, r1, r0
   12698:	cmp	r0, #4
   1269c:	blt	126b4 <close@plt+0x15d0>
   126a0:	b	126c4 <close@plt+0x15e0>
   126a4:	ldr	r0, [pc, #1236]	; 12b80 <close@plt+0x1a9c>
   126a8:	ldr	r1, [fp, #-208]	; 0xffffff30
   126ac:	cmp	r0, r1
   126b0:	bcs	126c4 <close@plt+0x15e0>
   126b4:	ldr	r0, [fp, #-208]	; 0xffffff30
   126b8:	lsl	r0, r0, #2
   126bc:	str	r0, [sp, #212]	; 0xd4
   126c0:	b	12980 <close@plt+0x189c>
   126c4:	ldr	r0, [fp, #-208]	; 0xffffff30
   126c8:	lsl	r0, r0, #2
   126cc:	str	r0, [sp, #212]	; 0xd4
   126d0:	b	1293c <close@plt+0x1858>
   126d4:	b	126d8 <close@plt+0x15f4>
   126d8:	b	12780 <close@plt+0x169c>
   126dc:	ldr	r0, [fp, #-208]	; 0xffffff30
   126e0:	cmp	r0, #0
   126e4:	bge	12724 <close@plt+0x1640>
   126e8:	b	126ec <close@plt+0x1608>
   126ec:	ldr	r0, [fp, #-208]	; 0xffffff30
   126f0:	mvn	r1, #0
   126f4:	subs	r1, r0, r1
   126f8:	mvn	r2, #-536870912	; 0xe0000000
   126fc:	rscs	r0, r2, r0, asr #31
   12700:	blt	127f4 <close@plt+0x1710>
   12704:	b	12804 <close@plt+0x1720>
   12708:	ldr	r0, [fp, #-208]	; 0xffffff30
   1270c:	mvn	r0, r0
   12710:	rsbs	r1, r0, #0
   12714:	mov	r2, #-536870912	; 0xe0000000
   12718:	sbcs	r0, r2, r0, asr #31
   1271c:	blt	127f4 <close@plt+0x1710>
   12720:	b	12804 <close@plt+0x1720>
   12724:	b	12768 <close@plt+0x1684>
   12728:	b	1272c <close@plt+0x1648>
   1272c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12730:	mov	r1, #-2147483648	; 0x80000000
   12734:	add	r1, r1, r0, asr #31
   12738:	rsbs	r0, r0, #0
   1273c:	rscs	r1, r1, #0
   12740:	blt	127f4 <close@plt+0x1710>
   12744:	b	12804 <close@plt+0x1720>
   12748:	ldr	r0, [fp, #-208]	; 0xffffff30
   1274c:	movw	r1, #0
   12750:	cmp	r1, r0
   12754:	bge	12804 <close@plt+0x1720>
   12758:	mov	r0, #0
   1275c:	cmp	r0, #0
   12760:	bne	127f4 <close@plt+0x1710>
   12764:	b	12804 <close@plt+0x1720>
   12768:	ldr	r0, [fp, #-208]	; 0xffffff30
   1276c:	rsbs	r1, r0, #0
   12770:	mov	r2, #-536870912	; 0xe0000000
   12774:	sbcs	r0, r2, r0, asr #31
   12778:	blt	127f4 <close@plt+0x1710>
   1277c:	b	12804 <close@plt+0x1720>
   12780:	b	12788 <close@plt+0x16a4>
   12784:	b	12804 <close@plt+0x1720>
   12788:	ldr	r0, [fp, #-208]	; 0xffffff30
   1278c:	cmp	r0, #0
   12790:	bge	127e0 <close@plt+0x16fc>
   12794:	ldr	r0, [fp, #-208]	; 0xffffff30
   12798:	cmn	r0, #1
   1279c:	bne	127ac <close@plt+0x16c8>
   127a0:	b	127a4 <close@plt+0x16c0>
   127a4:	b	12804 <close@plt+0x1720>
   127a8:	b	12804 <close@plt+0x1720>
   127ac:	ldr	r0, [fp, #-208]	; 0xffffff30
   127b0:	asr	r3, r0, #31
   127b4:	mov	r1, #0
   127b8:	mov	r2, #-2147483648	; 0x80000000
   127bc:	str	r0, [sp, #116]	; 0x74
   127c0:	mov	r0, r1
   127c4:	mov	r1, r2
   127c8:	ldr	r2, [sp, #116]	; 0x74
   127cc:	bl	1c184 <close@plt+0xb0a0>
   127d0:	subs	r0, r0, #4
   127d4:	sbcs	r1, r1, #0
   127d8:	blt	127f4 <close@plt+0x1710>
   127dc:	b	12804 <close@plt+0x1720>
   127e0:	ldr	r0, [fp, #-208]	; 0xffffff30
   127e4:	asr	r0, r0, #31
   127e8:	cmp	r0, #536870912	; 0x20000000
   127ec:	blt	12804 <close@plt+0x1720>
   127f0:	b	127f4 <close@plt+0x1710>
   127f4:	ldr	r0, [fp, #-208]	; 0xffffff30
   127f8:	lsl	r0, r0, #2
   127fc:	str	r0, [sp, #212]	; 0xd4
   12800:	b	12980 <close@plt+0x189c>
   12804:	ldr	r0, [fp, #-208]	; 0xffffff30
   12808:	lsl	r0, r0, #2
   1280c:	str	r0, [sp, #212]	; 0xd4
   12810:	b	1293c <close@plt+0x1858>
   12814:	b	128bc <close@plt+0x17d8>
   12818:	ldr	r0, [fp, #-208]	; 0xffffff30
   1281c:	cmp	r0, #0
   12820:	bge	12854 <close@plt+0x1770>
   12824:	b	12844 <close@plt+0x1760>
   12828:	ldr	r0, [fp, #-208]	; 0xffffff30
   1282c:	mvn	r1, #0
   12830:	subs	r1, r0, r1
   12834:	mvn	r2, #-1073741824	; 0xc0000000
   12838:	rscs	r0, r2, r0, asr #31
   1283c:	bcc	12920 <close@plt+0x183c>
   12840:	b	12930 <close@plt+0x184c>
   12844:	ldr	r0, [fp, #-208]	; 0xffffff30
   12848:	cmn	r0, #1
   1284c:	bne	12920 <close@plt+0x183c>
   12850:	b	12930 <close@plt+0x184c>
   12854:	b	12858 <close@plt+0x1774>
   12858:	b	128a8 <close@plt+0x17c4>
   1285c:	b	128a8 <close@plt+0x17c4>
   12860:	b	128a8 <close@plt+0x17c4>
   12864:	b	12868 <close@plt+0x1784>
   12868:	ldr	r0, [fp, #-208]	; 0xffffff30
   1286c:	add	r0, r0, #0
   12870:	movw	r1, #0
   12874:	cmp	r1, r0
   12878:	blt	12920 <close@plt+0x183c>
   1287c:	b	12930 <close@plt+0x184c>
   12880:	ldr	r0, [fp, #-208]	; 0xffffff30
   12884:	movw	r1, #0
   12888:	cmp	r1, r0
   1288c:	bge	12930 <close@plt+0x184c>
   12890:	ldr	r0, [fp, #-208]	; 0xffffff30
   12894:	sub	r0, r0, #1
   12898:	mvn	r1, #0
   1289c:	cmp	r1, r0
   128a0:	blt	12920 <close@plt+0x183c>
   128a4:	b	12930 <close@plt+0x184c>
   128a8:	ldr	r0, [fp, #-208]	; 0xffffff30
   128ac:	movw	r1, #0
   128b0:	cmp	r1, r0
   128b4:	blt	12920 <close@plt+0x183c>
   128b8:	b	12930 <close@plt+0x184c>
   128bc:	b	128c4 <close@plt+0x17e0>
   128c0:	b	12930 <close@plt+0x184c>
   128c4:	ldr	r0, [fp, #-208]	; 0xffffff30
   128c8:	cmp	r0, #0
   128cc:	bge	1290c <close@plt+0x1828>
   128d0:	b	128d4 <close@plt+0x17f0>
   128d4:	b	128f4 <close@plt+0x1810>
   128d8:	b	128f4 <close@plt+0x1810>
   128dc:	ldr	r0, [fp, #-208]	; 0xffffff30
   128e0:	cmn	r0, #1
   128e4:	bne	128f4 <close@plt+0x1810>
   128e8:	b	128ec <close@plt+0x1808>
   128ec:	b	12920 <close@plt+0x183c>
   128f0:	b	12920 <close@plt+0x183c>
   128f4:	ldr	r0, [fp, #-208]	; 0xffffff30
   128f8:	movw	r1, #0
   128fc:	sdiv	r0, r1, r0
   12900:	cmp	r0, #4
   12904:	blt	12920 <close@plt+0x183c>
   12908:	b	12930 <close@plt+0x184c>
   1290c:	ldr	r0, [fp, #-208]	; 0xffffff30
   12910:	asr	r0, r0, #31
   12914:	cmp	r0, #1073741824	; 0x40000000
   12918:	bcc	12930 <close@plt+0x184c>
   1291c:	b	12920 <close@plt+0x183c>
   12920:	ldr	r0, [fp, #-208]	; 0xffffff30
   12924:	lsl	r0, r0, #2
   12928:	str	r0, [sp, #212]	; 0xd4
   1292c:	b	12980 <close@plt+0x189c>
   12930:	ldr	r0, [fp, #-208]	; 0xffffff30
   12934:	lsl	r0, r0, #2
   12938:	str	r0, [sp, #212]	; 0xd4
   1293c:	ldr	r0, [sp, #212]	; 0xd4
   12940:	ldr	r1, [fp, #-164]	; 0xffffff5c
   12944:	add	r1, r0, r1
   12948:	mov	r2, #1
   1294c:	cmp	r1, r0
   12950:	movwvc	r2, #0
   12954:	str	r1, [sp, #212]	; 0xd4
   12958:	tst	r2, #1
   1295c:	bne	12980 <close@plt+0x189c>
   12960:	ldr	r0, [sp, #212]	; 0xd4
   12964:	add	r1, r0, #19
   12968:	mov	r2, #1
   1296c:	cmp	r1, r0
   12970:	movwvc	r2, #0
   12974:	str	r1, [sp, #212]	; 0xd4
   12978:	tst	r2, #1
   1297c:	beq	12984 <close@plt+0x18a0>
   12980:	bl	19c8c <close@plt+0x8ba8>
   12984:	ldr	r0, [fp, #-200]	; 0xffffff38
   12988:	ldr	r1, [sp, #212]	; 0xd4
   1298c:	bl	16e6c <close@plt+0x5d88>
   12990:	str	r0, [sp, #208]	; 0xd0
   12994:	ldr	r0, [fp, #-212]	; 0xffffff2c
   12998:	ldr	r1, [fp, #-208]	; 0xffffff30
   1299c:	ldr	r2, [sp, #208]	; 0xd0
   129a0:	ldr	r3, [fp, #-164]	; 0xffffff5c
   129a4:	ldrb	ip, [fp, #-149]	; 0xffffff6b
   129a8:	ldrb	lr, [fp, #-150]	; 0xffffff6a
   129ac:	ldrb	r4, [fp, #-145]	; 0xffffff6f
   129b0:	ldrb	r5, [fp, #-146]	; 0xffffff6e
   129b4:	ldrb	r6, [fp, #-148]	; 0xffffff6c
   129b8:	ldrb	r7, [fp, #-147]	; 0xffffff6d
   129bc:	and	ip, ip, #1
   129c0:	str	ip, [sp]
   129c4:	and	ip, lr, #1
   129c8:	str	ip, [sp, #4]
   129cc:	and	ip, r4, #1
   129d0:	str	ip, [sp, #8]
   129d4:	and	ip, r5, #1
   129d8:	str	ip, [sp, #12]
   129dc:	and	ip, r6, #1
   129e0:	str	ip, [sp, #16]
   129e4:	and	ip, r7, #1
   129e8:	str	ip, [sp, #20]
   129ec:	bl	12fc8 <close@plt+0x1ee4>
   129f0:	and	r0, r0, #1
   129f4:	ldrb	r1, [fp, #-193]	; 0xffffff3f
   129f8:	and	r1, r1, #1
   129fc:	and	r0, r1, r0
   12a00:	cmp	r0, #0
   12a04:	movw	r0, #0
   12a08:	movne	r0, #1
   12a0c:	and	r0, r0, #1
   12a10:	strb	r0, [fp, #-193]	; 0xffffff3f
   12a14:	ldr	r0, [sp, #208]	; 0xd0
   12a18:	bl	139c0 <close@plt+0x28dc>
   12a1c:	ldr	r0, [fp, #-212]	; 0xffffff2c
   12a20:	bl	139c0 <close@plt+0x28dc>
   12a24:	ldrb	r0, [fp, #-201]	; 0xffffff37
   12a28:	tst	r0, #1
   12a2c:	bne	12a98 <close@plt+0x19b4>
   12a30:	movw	r0, #57728	; 0xe180
   12a34:	movt	r0, #2
   12a38:	ldr	r0, [r0]
   12a3c:	bl	110e4 <close@plt>
   12a40:	cmp	r0, #0
   12a44:	bge	12a98 <close@plt+0x19b4>
   12a48:	bl	11030 <__errno_location@plt>
   12a4c:	ldr	r1, [r0]
   12a50:	movw	r0, #57724	; 0xe17c
   12a54:	movt	r0, #2
   12a58:	ldr	r2, [r0]
   12a5c:	movw	r0, #0
   12a60:	movw	r3, #3
   12a64:	str	r1, [sp, #112]	; 0x70
   12a68:	mov	r1, r3
   12a6c:	bl	16168 <close@plt+0x5084>
   12a70:	movw	r1, #0
   12a74:	str	r0, [sp, #108]	; 0x6c
   12a78:	mov	r0, r1
   12a7c:	ldr	r1, [sp, #112]	; 0x70
   12a80:	movw	r2, #52067	; 0xcb63
   12a84:	movt	r2, #1
   12a88:	ldr	r3, [sp, #108]	; 0x6c
   12a8c:	bl	10f94 <error@plt>
   12a90:	movw	r0, #0
   12a94:	strb	r0, [fp, #-193]	; 0xffffff3f
   12a98:	b	12a9c <close@plt+0x19b8>
   12a9c:	ldr	r0, [fp, #-192]	; 0xffffff40
   12aa0:	add	r0, r0, #1
   12aa4:	str	r0, [fp, #-192]	; 0xffffff40
   12aa8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   12aac:	cmp	r0, r1
   12ab0:	blt	11910 <close@plt+0x82c>
   12ab4:	movw	r0, #57732	; 0xe184
   12ab8:	movt	r0, #2
   12abc:	ldrb	r0, [r0]
   12ac0:	tst	r0, #1
   12ac4:	beq	12b1c <close@plt+0x1a38>
   12ac8:	movw	r0, #1
   12acc:	str	r0, [sp, #104]	; 0x68
   12ad0:	movw	r1, #51405	; 0xc8cd
   12ad4:	movt	r1, #1
   12ad8:	ldr	r2, [sp, #104]	; 0x68
   12adc:	bl	13c9c <close@plt+0x2bb8>
   12ae0:	cmp	r0, #1
   12ae4:	beq	12b18 <close@plt+0x1a34>
   12ae8:	bl	11030 <__errno_location@plt>
   12aec:	ldr	r1, [r0]
   12af0:	movw	r0, #51407	; 0xc8cf
   12af4:	movt	r0, #1
   12af8:	str	r1, [sp, #100]	; 0x64
   12afc:	bl	11000 <gettext@plt>
   12b00:	movw	r1, #1
   12b04:	str	r0, [sp, #96]	; 0x60
   12b08:	mov	r0, r1
   12b0c:	ldr	r1, [sp, #100]	; 0x64
   12b10:	ldr	r2, [sp, #96]	; 0x60
   12b14:	bl	10f94 <error@plt>
   12b18:	b	12b1c <close@plt+0x1a38>
   12b1c:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   12b20:	tst	r0, #1
   12b24:	beq	12b68 <close@plt+0x1a84>
   12b28:	movw	r0, #0
   12b2c:	bl	110e4 <close@plt>
   12b30:	cmp	r0, #0
   12b34:	bge	12b68 <close@plt+0x1a84>
   12b38:	bl	11030 <__errno_location@plt>
   12b3c:	ldr	r1, [r0]
   12b40:	movw	r0, #51419	; 0xc8db
   12b44:	movt	r0, #1
   12b48:	str	r1, [sp, #92]	; 0x5c
   12b4c:	bl	11000 <gettext@plt>
   12b50:	movw	r1, #1
   12b54:	str	r0, [sp, #88]	; 0x58
   12b58:	mov	r0, r1
   12b5c:	ldr	r1, [sp, #92]	; 0x5c
   12b60:	ldr	r2, [sp, #88]	; 0x58
   12b64:	bl	10f94 <error@plt>
   12b68:	ldrb	r0, [fp, #-193]	; 0xffffff3f
   12b6c:	tst	r0, #1
   12b70:	movw	r0, #0
   12b74:	moveq	r0, #1
   12b78:	sub	sp, fp, #24
   12b7c:	pop	{r4, r5, r6, r7, r8, r9, fp, pc}
   12b80:	svccc	0x00ffffff
   12b84:	svcne	0x00ffffff
   12b88:	andhi	r0, r0, r0
   12b8c:	and	r0, r0, r0
   12b90:	svcvc	0x00ffffff
   12b94:	and	r0, r0, r1
   12b98:			; <UNDEFINED> instruction: 0xffff8000
   12b9c:			; <UNDEFINED> instruction: 0xffffe000
   12ba0:			; <UNDEFINED> instruction: 0xffffe001
   12ba4:			; <UNDEFINED> instruction: 0xffffc001
   12ba8:	sub	sp, sp, #16
   12bac:	sub	sp, sp, #32
   12bb0:	str	r3, [sp, #44]	; 0x2c
   12bb4:	str	r2, [sp, #40]	; 0x28
   12bb8:	str	r1, [sp, #36]	; 0x24
   12bbc:	str	r0, [sp, #32]
   12bc0:	add	r0, sp, #32
   12bc4:	ldr	r1, [r0, #56]	; 0x38
   12bc8:	movw	r2, #0
   12bcc:	cmp	r2, r1
   12bd0:	str	r0, [sp, #28]
   12bd4:	bge	12bf8 <close@plt+0x1b14>
   12bd8:	ldr	r0, [sp, #28]
   12bdc:	ldr	r1, [r0, #56]	; 0x38
   12be0:	cmp	r1, #536870912	; 0x20000000
   12be4:	bhi	12bf8 <close@plt+0x1b14>
   12be8:	ldr	r0, [sp, #28]
   12bec:	ldr	r1, [r0, #56]	; 0x38
   12bf0:	str	r1, [sp, #24]
   12bf4:	b	12c04 <close@plt+0x1b20>
   12bf8:	movw	r0, #512	; 0x200
   12bfc:	str	r0, [sp, #24]
   12c00:	b	12c04 <close@plt+0x1b20>
   12c04:	ldr	r0, [sp, #24]
   12c08:	ldr	r1, [pc, #304]	; 12d40 <close@plt+0x1c5c>
   12c0c:	cmp	r1, r0
   12c10:	ble	12c20 <close@plt+0x1b3c>
   12c14:	ldr	r0, [pc, #292]	; 12d40 <close@plt+0x1c5c>
   12c18:	str	r0, [sp, #20]
   12c1c:	b	12c68 <close@plt+0x1b84>
   12c20:	ldr	r0, [sp, #28]
   12c24:	ldr	r1, [r0, #56]	; 0x38
   12c28:	movw	r2, #0
   12c2c:	cmp	r2, r1
   12c30:	bge	12c54 <close@plt+0x1b70>
   12c34:	ldr	r0, [sp, #28]
   12c38:	ldr	r1, [r0, #56]	; 0x38
   12c3c:	cmp	r1, #536870912	; 0x20000000
   12c40:	bhi	12c54 <close@plt+0x1b70>
   12c44:	ldr	r0, [sp, #28]
   12c48:	ldr	r1, [r0, #56]	; 0x38
   12c4c:	str	r1, [sp, #16]
   12c50:	b	12c60 <close@plt+0x1b7c>
   12c54:	movw	r0, #512	; 0x200
   12c58:	str	r0, [sp, #16]
   12c5c:	b	12c60 <close@plt+0x1b7c>
   12c60:	ldr	r0, [sp, #16]
   12c64:	str	r0, [sp, #20]
   12c68:	ldr	r0, [sp, #20]
   12c6c:	ldr	r1, [pc, #208]	; 12d44 <close@plt+0x1c60>
   12c70:	cmp	r1, r0
   12c74:	bcs	12c84 <close@plt+0x1ba0>
   12c78:	ldr	r0, [pc, #196]	; 12d44 <close@plt+0x1c60>
   12c7c:	str	r0, [sp, #12]
   12c80:	b	12d30 <close@plt+0x1c4c>
   12c84:	ldr	r0, [sp, #28]
   12c88:	ldr	r1, [r0, #56]	; 0x38
   12c8c:	movw	r2, #0
   12c90:	cmp	r2, r1
   12c94:	bge	12cb8 <close@plt+0x1bd4>
   12c98:	ldr	r0, [sp, #28]
   12c9c:	ldr	r1, [r0, #56]	; 0x38
   12ca0:	cmp	r1, #536870912	; 0x20000000
   12ca4:	bhi	12cb8 <close@plt+0x1bd4>
   12ca8:	ldr	r0, [sp, #28]
   12cac:	ldr	r1, [r0, #56]	; 0x38
   12cb0:	str	r1, [sp, #8]
   12cb4:	b	12cc4 <close@plt+0x1be0>
   12cb8:	movw	r0, #512	; 0x200
   12cbc:	str	r0, [sp, #8]
   12cc0:	b	12cc4 <close@plt+0x1be0>
   12cc4:	ldr	r0, [sp, #8]
   12cc8:	ldr	r1, [pc, #112]	; 12d40 <close@plt+0x1c5c>
   12ccc:	cmp	r1, r0
   12cd0:	ble	12ce0 <close@plt+0x1bfc>
   12cd4:	ldr	r0, [pc, #100]	; 12d40 <close@plt+0x1c5c>
   12cd8:	str	r0, [sp, #4]
   12cdc:	b	12d28 <close@plt+0x1c44>
   12ce0:	ldr	r0, [sp, #28]
   12ce4:	ldr	r1, [r0, #56]	; 0x38
   12ce8:	movw	r2, #0
   12cec:	cmp	r2, r1
   12cf0:	bge	12d14 <close@plt+0x1c30>
   12cf4:	ldr	r0, [sp, #28]
   12cf8:	ldr	r1, [r0, #56]	; 0x38
   12cfc:	cmp	r1, #536870912	; 0x20000000
   12d00:	bhi	12d14 <close@plt+0x1c30>
   12d04:	ldr	r0, [sp, #28]
   12d08:	ldr	r1, [r0, #56]	; 0x38
   12d0c:	str	r1, [sp]
   12d10:	b	12d20 <close@plt+0x1c3c>
   12d14:	movw	r0, #512	; 0x200
   12d18:	str	r0, [sp]
   12d1c:	b	12d20 <close@plt+0x1c3c>
   12d20:	ldr	r0, [sp]
   12d24:	str	r0, [sp, #4]
   12d28:	ldr	r0, [sp, #4]
   12d2c:	str	r0, [sp, #12]
   12d30:	ldr	r0, [sp, #12]
   12d34:	add	sp, sp, #32
   12d38:	add	sp, sp, #16
   12d3c:	bx	lr
   12d40:	andeq	r0, r2, r0
   12d44:	andmi	r0, r0, r0
   12d48:	push	{fp, lr}
   12d4c:	mov	fp, sp
   12d50:	sub	sp, sp, #32
   12d54:	ldr	r0, [pc, #344]	; 12eb4 <close@plt+0x1dd0>
   12d58:	str	r0, [fp, #-8]
   12d5c:	movw	r0, #0
   12d60:	strb	r0, [fp, #-9]
   12d64:	movw	r0, #57728	; 0xe180
   12d68:	movt	r0, #2
   12d6c:	ldr	r0, [r0]
   12d70:	ldr	r1, [fp, #-8]
   12d74:	mov	r2, sp
   12d78:	mov	r3, #0
   12d7c:	str	r3, [r2, #4]
   12d80:	str	r1, [r2]
   12d84:	mov	r2, #1
   12d88:	mov	r1, r3
   12d8c:	bl	10f40 <copy_file_range@plt>
   12d90:	mov	r1, r0
   12d94:	cmn	r0, #1
   12d98:	str	r1, [sp, #16]
   12d9c:	beq	12dc4 <close@plt+0x1ce0>
   12da0:	b	12da4 <close@plt+0x1cc0>
   12da4:	ldr	r0, [sp, #16]
   12da8:	cmp	r0, #0
   12dac:	bne	12e98 <close@plt+0x1db4>
   12db0:	b	12db4 <close@plt+0x1cd0>
   12db4:	ldrb	r0, [fp, #-9]
   12db8:	and	r0, r0, #1
   12dbc:	str	r0, [fp, #-4]
   12dc0:	b	12ea8 <close@plt+0x1dc4>
   12dc4:	bl	11030 <__errno_location@plt>
   12dc8:	ldr	r0, [r0]
   12dcc:	cmp	r0, #38	; 0x26
   12dd0:	beq	12e38 <close@plt+0x1d54>
   12dd4:	bl	11030 <__errno_location@plt>
   12dd8:	ldr	r0, [r0]
   12ddc:	bl	137f4 <close@plt+0x2710>
   12de0:	tst	r0, #1
   12de4:	bne	12e38 <close@plt+0x1d54>
   12de8:	bl	11030 <__errno_location@plt>
   12dec:	ldr	r0, [r0]
   12df0:	cmp	r0, #22
   12df4:	beq	12e38 <close@plt+0x1d54>
   12df8:	bl	11030 <__errno_location@plt>
   12dfc:	ldr	r0, [r0]
   12e00:	cmp	r0, #9
   12e04:	beq	12e38 <close@plt+0x1d54>
   12e08:	bl	11030 <__errno_location@plt>
   12e0c:	ldr	r0, [r0]
   12e10:	cmp	r0, #18
   12e14:	beq	12e38 <close@plt+0x1d54>
   12e18:	bl	11030 <__errno_location@plt>
   12e1c:	ldr	r0, [r0]
   12e20:	cmp	r0, #26
   12e24:	beq	12e38 <close@plt+0x1d54>
   12e28:	bl	11030 <__errno_location@plt>
   12e2c:	ldr	r0, [r0]
   12e30:	cmp	r0, #1
   12e34:	bne	12e44 <close@plt+0x1d60>
   12e38:	movw	r0, #0
   12e3c:	str	r0, [fp, #-4]
   12e40:	b	12ea8 <close@plt+0x1dc4>
   12e44:	bl	11030 <__errno_location@plt>
   12e48:	ldr	r1, [r0]
   12e4c:	movw	r0, #57724	; 0xe17c
   12e50:	movt	r0, #2
   12e54:	ldr	r2, [r0]
   12e58:	movw	r0, #0
   12e5c:	movw	r3, #3
   12e60:	str	r1, [sp, #12]
   12e64:	mov	r1, r3
   12e68:	bl	16168 <close@plt+0x5084>
   12e6c:	movw	r1, #0
   12e70:	str	r0, [sp, #8]
   12e74:	mov	r0, r1
   12e78:	ldr	r1, [sp, #12]
   12e7c:	movw	r2, #52067	; 0xcb63
   12e80:	movt	r2, #1
   12e84:	ldr	r3, [sp, #8]
   12e88:	bl	10f94 <error@plt>
   12e8c:	mvn	r0, #0
   12e90:	str	r0, [fp, #-4]
   12e94:	b	12ea8 <close@plt+0x1dc4>
   12e98:	b	12e9c <close@plt+0x1db8>
   12e9c:	movw	r0, #1
   12ea0:	strb	r0, [fp, #-9]
   12ea4:	b	12d64 <close@plt+0x1c80>
   12ea8:	ldr	r0, [fp, #-4]
   12eac:	mov	sp, fp
   12eb0:	pop	{fp, pc}
   12eb4:	andmi	r0, r0, r0
   12eb8:	push	{fp, lr}
   12ebc:	mov	fp, sp
   12ec0:	sub	sp, sp, #32
   12ec4:	str	r0, [fp, #-8]
   12ec8:	str	r1, [fp, #-12]
   12ecc:	movw	r0, #57728	; 0xe180
   12ed0:	movt	r0, #2
   12ed4:	ldr	r0, [r0]
   12ed8:	ldr	r1, [fp, #-8]
   12edc:	ldr	r2, [fp, #-12]
   12ee0:	bl	164e4 <close@plt+0x5400>
   12ee4:	str	r0, [sp, #16]
   12ee8:	ldr	r0, [sp, #16]
   12eec:	cmn	r0, #1
   12ef0:	bne	12f4c <close@plt+0x1e68>
   12ef4:	bl	11030 <__errno_location@plt>
   12ef8:	ldr	r1, [r0]
   12efc:	movw	r0, #57724	; 0xe17c
   12f00:	movt	r0, #2
   12f04:	ldr	r2, [r0]
   12f08:	movw	r0, #0
   12f0c:	movw	r3, #3
   12f10:	str	r1, [sp, #12]
   12f14:	mov	r1, r3
   12f18:	bl	16168 <close@plt+0x5084>
   12f1c:	movw	r1, #0
   12f20:	str	r0, [sp, #8]
   12f24:	mov	r0, r1
   12f28:	ldr	r1, [sp, #12]
   12f2c:	movw	r2, #52067	; 0xcb63
   12f30:	movt	r2, #1
   12f34:	ldr	r3, [sp, #8]
   12f38:	bl	10f94 <error@plt>
   12f3c:	movw	r0, #0
   12f40:	and	r0, r0, #1
   12f44:	strb	r0, [fp, #-1]
   12f48:	b	12fb8 <close@plt+0x1ed4>
   12f4c:	ldr	r0, [sp, #16]
   12f50:	cmp	r0, #0
   12f54:	bne	12f68 <close@plt+0x1e84>
   12f58:	movw	r0, #1
   12f5c:	and	r0, r0, #1
   12f60:	strb	r0, [fp, #-1]
   12f64:	b	12fb8 <close@plt+0x1ed4>
   12f68:	ldr	r1, [fp, #-8]
   12f6c:	ldr	r2, [sp, #16]
   12f70:	movw	r0, #1
   12f74:	bl	13c9c <close@plt+0x2bb8>
   12f78:	ldr	r1, [sp, #16]
   12f7c:	cmp	r0, r1
   12f80:	beq	12fb4 <close@plt+0x1ed0>
   12f84:	bl	11030 <__errno_location@plt>
   12f88:	ldr	r1, [r0]
   12f8c:	movw	r0, #51407	; 0xc8cf
   12f90:	movt	r0, #1
   12f94:	str	r1, [sp, #4]
   12f98:	bl	11000 <gettext@plt>
   12f9c:	movw	r1, #1
   12fa0:	str	r0, [sp]
   12fa4:	mov	r0, r1
   12fa8:	ldr	r1, [sp, #4]
   12fac:	ldr	r2, [sp]
   12fb0:	bl	10f94 <error@plt>
   12fb4:	b	12ecc <close@plt+0x1de8>
   12fb8:	ldrb	r0, [fp, #-1]
   12fbc:	and	r0, r0, #1
   12fc0:	mov	sp, fp
   12fc4:	pop	{fp, pc}
   12fc8:	push	{r4, r5, r6, r7, fp, lr}
   12fcc:	add	fp, sp, #16
   12fd0:	sub	sp, sp, #96	; 0x60
   12fd4:	ldr	ip, [fp, #28]
   12fd8:	ldr	lr, [fp, #24]
   12fdc:	ldr	r4, [fp, #20]
   12fe0:	ldr	r5, [fp, #16]
   12fe4:	ldr	r6, [fp, #12]
   12fe8:	ldr	r7, [fp, #8]
   12fec:	str	r0, [fp, #-24]	; 0xffffffe8
   12ff0:	str	r1, [fp, #-28]	; 0xffffffe4
   12ff4:	str	r2, [fp, #-32]	; 0xffffffe0
   12ff8:	str	r3, [fp, #-36]	; 0xffffffdc
   12ffc:	and	r0, r7, #1
   13000:	strb	r0, [fp, #-37]	; 0xffffffdb
   13004:	and	r0, r6, #1
   13008:	strb	r0, [fp, #-38]	; 0xffffffda
   1300c:	and	r0, r5, #1
   13010:	strb	r0, [fp, #-39]	; 0xffffffd9
   13014:	and	r0, r4, #1
   13018:	strb	r0, [fp, #-40]	; 0xffffffd8
   1301c:	and	r0, lr, #1
   13020:	strb	r0, [fp, #-41]	; 0xffffffd7
   13024:	and	r0, ip, #1
   13028:	strb	r0, [fp, #-42]	; 0xffffffd6
   1302c:	movw	r0, #57736	; 0xe188
   13030:	movt	r0, #2
   13034:	ldr	r0, [r0]
   13038:	str	r0, [fp, #-48]	; 0xffffffd0
   1303c:	movw	r0, #1
   13040:	strb	r0, [fp, #-49]	; 0xffffffcf
   13044:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13048:	str	r0, [sp, #56]	; 0x38
   1304c:	ldr	r0, [sp, #56]	; 0x38
   13050:	add	r0, r0, #1
   13054:	str	r0, [sp, #52]	; 0x34
   13058:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1305c:	str	r0, [sp, #48]	; 0x30
   13060:	b	13064 <close@plt+0x1f80>
   13064:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13068:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1306c:	add	r0, r0, r1
   13070:	ldr	r1, [sp, #48]	; 0x30
   13074:	cmp	r0, r1
   13078:	bhi	13120 <close@plt+0x203c>
   1307c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13080:	str	r0, [sp, #44]	; 0x2c
   13084:	ldr	r1, [sp, #44]	; 0x2c
   13088:	ldr	r2, [fp, #-36]	; 0xffffffdc
   1308c:	movw	r0, #1
   13090:	bl	13c9c <close@plt+0x2bb8>
   13094:	ldr	r1, [fp, #-36]	; 0xffffffdc
   13098:	cmp	r0, r1
   1309c:	beq	130d0 <close@plt+0x1fec>
   130a0:	bl	11030 <__errno_location@plt>
   130a4:	ldr	r1, [r0]
   130a8:	movw	r0, #51407	; 0xc8cf
   130ac:	movt	r0, #1
   130b0:	str	r1, [sp, #24]
   130b4:	bl	11000 <gettext@plt>
   130b8:	movw	r1, #1
   130bc:	str	r0, [sp, #20]
   130c0:	mov	r0, r1
   130c4:	ldr	r1, [sp, #24]
   130c8:	ldr	r2, [sp, #20]
   130cc:	bl	10f94 <error@plt>
   130d0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   130d4:	ldr	r1, [sp, #44]	; 0x2c
   130d8:	add	r0, r1, r0
   130dc:	str	r0, [sp, #44]	; 0x2c
   130e0:	ldr	r0, [sp, #48]	; 0x30
   130e4:	ldr	r1, [sp, #44]	; 0x2c
   130e8:	sub	r0, r0, r1
   130ec:	str	r0, [sp, #40]	; 0x28
   130f0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   130f4:	ldr	r1, [sp, #40]	; 0x28
   130f8:	cmp	r0, r1
   130fc:	ble	13084 <close@plt+0x1fa0>
   13100:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13104:	ldr	r1, [sp, #44]	; 0x2c
   13108:	ldr	r2, [sp, #40]	; 0x28
   1310c:	bl	10ebc <memmove@plt>
   13110:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13114:	ldr	r1, [sp, #40]	; 0x28
   13118:	add	r0, r0, r1
   1311c:	str	r0, [sp, #48]	; 0x30
   13120:	ldr	r0, [sp, #52]	; 0x34
   13124:	ldr	r1, [sp, #56]	; 0x38
   13128:	cmp	r0, r1
   1312c:	bls	13364 <close@plt+0x2280>
   13130:	movw	r0, #0
   13134:	strb	r0, [sp, #39]	; 0x27
   13138:	movw	r0, #0
   1313c:	str	r0, [sp, #32]
   13140:	ldrb	r0, [fp, #-49]	; 0xffffffcf
   13144:	tst	r0, #1
   13148:	beq	1323c <close@plt+0x2158>
   1314c:	movw	r0, #57728	; 0xe180
   13150:	movt	r0, #2
   13154:	ldr	r0, [r0]
   13158:	movw	r1, #21531	; 0x541b
   1315c:	add	r2, sp, #32
   13160:	bl	10f4c <ioctl@plt>
   13164:	cmp	r0, #0
   13168:	bge	1323c <close@plt+0x2158>
   1316c:	bl	11030 <__errno_location@plt>
   13170:	ldr	r0, [r0]
   13174:	cmp	r0, #95	; 0x5f
   13178:	beq	131bc <close@plt+0x20d8>
   1317c:	bl	11030 <__errno_location@plt>
   13180:	ldr	r0, [r0]
   13184:	cmp	r0, #25
   13188:	beq	131bc <close@plt+0x20d8>
   1318c:	bl	11030 <__errno_location@plt>
   13190:	ldr	r0, [r0]
   13194:	cmp	r0, #22
   13198:	beq	131bc <close@plt+0x20d8>
   1319c:	bl	11030 <__errno_location@plt>
   131a0:	ldr	r0, [r0]
   131a4:	cmp	r0, #19
   131a8:	beq	131bc <close@plt+0x20d8>
   131ac:	bl	11030 <__errno_location@plt>
   131b0:	ldr	r0, [r0]
   131b4:	cmp	r0, #38	; 0x26
   131b8:	bne	131c8 <close@plt+0x20e4>
   131bc:	movw	r0, #0
   131c0:	strb	r0, [fp, #-49]	; 0xffffffcf
   131c4:	b	13238 <close@plt+0x2154>
   131c8:	bl	11030 <__errno_location@plt>
   131cc:	ldr	r1, [r0]
   131d0:	movw	r0, #51809	; 0xca61
   131d4:	movt	r0, #1
   131d8:	str	r1, [sp, #16]
   131dc:	bl	11000 <gettext@plt>
   131e0:	movw	r1, #57724	; 0xe17c
   131e4:	movt	r1, #2
   131e8:	ldr	r1, [r1]
   131ec:	movw	r2, #4
   131f0:	str	r0, [sp, #12]
   131f4:	mov	r0, r2
   131f8:	bl	16014 <close@plt+0x4f30>
   131fc:	movw	r1, #0
   13200:	str	r0, [sp, #8]
   13204:	mov	r0, r1
   13208:	ldr	r1, [sp, #16]
   1320c:	ldr	r2, [sp, #12]
   13210:	ldr	r3, [sp, #8]
   13214:	bl	10f94 <error@plt>
   13218:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1321c:	movw	r1, #57736	; 0xe188
   13220:	movt	r1, #2
   13224:	str	r0, [r1]
   13228:	movw	r0, #0
   1322c:	and	r0, r0, #1
   13230:	strb	r0, [fp, #-17]	; 0xffffffef
   13234:	b	137e4 <close@plt+0x2700>
   13238:	b	1323c <close@plt+0x2158>
   1323c:	ldr	r0, [sp, #32]
   13240:	cmp	r0, #0
   13244:	beq	13250 <close@plt+0x216c>
   13248:	movw	r0, #1
   1324c:	strb	r0, [sp, #39]	; 0x27
   13250:	ldrb	r0, [sp, #39]	; 0x27
   13254:	tst	r0, #1
   13258:	bne	13268 <close@plt+0x2184>
   1325c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13260:	add	r1, sp, #48	; 0x30
   13264:	bl	1382c <close@plt+0x2748>
   13268:	movw	r0, #57728	; 0xe180
   1326c:	movt	r0, #2
   13270:	ldr	r0, [r0]
   13274:	ldr	r1, [fp, #-24]	; 0xffffffe8
   13278:	ldr	r2, [fp, #-28]	; 0xffffffe4
   1327c:	bl	164e4 <close@plt+0x5400>
   13280:	str	r0, [sp, #28]
   13284:	ldr	r0, [sp, #28]
   13288:	cmn	r0, #1
   1328c:	bne	13304 <close@plt+0x2220>
   13290:	bl	11030 <__errno_location@plt>
   13294:	ldr	r1, [r0]
   13298:	movw	r0, #57724	; 0xe17c
   1329c:	movt	r0, #2
   132a0:	ldr	r2, [r0]
   132a4:	movw	r0, #0
   132a8:	movw	r3, #3
   132ac:	str	r1, [sp, #4]
   132b0:	mov	r1, r3
   132b4:	bl	16168 <close@plt+0x5084>
   132b8:	movw	r1, #0
   132bc:	str	r0, [sp]
   132c0:	mov	r0, r1
   132c4:	ldr	r1, [sp, #4]
   132c8:	movw	r2, #52067	; 0xcb63
   132cc:	movt	r2, #1
   132d0:	ldr	r3, [sp]
   132d4:	bl	10f94 <error@plt>
   132d8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   132dc:	add	r1, sp, #48	; 0x30
   132e0:	bl	1382c <close@plt+0x2748>
   132e4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   132e8:	movw	r1, #57736	; 0xe188
   132ec:	movt	r1, #2
   132f0:	str	r0, [r1]
   132f4:	movw	r0, #0
   132f8:	and	r0, r0, #1
   132fc:	strb	r0, [fp, #-17]	; 0xffffffef
   13300:	b	137e4 <close@plt+0x2700>
   13304:	ldr	r0, [sp, #28]
   13308:	cmp	r0, #0
   1330c:	bne	1333c <close@plt+0x2258>
   13310:	ldr	r0, [fp, #-32]	; 0xffffffe0
   13314:	add	r1, sp, #48	; 0x30
   13318:	bl	1382c <close@plt+0x2748>
   1331c:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13320:	movw	r1, #57736	; 0xe188
   13324:	movt	r1, #2
   13328:	str	r0, [r1]
   1332c:	movw	r0, #1
   13330:	and	r0, r0, #1
   13334:	strb	r0, [fp, #-17]	; 0xffffffef
   13338:	b	137e4 <close@plt+0x2700>
   1333c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   13340:	str	r0, [sp, #52]	; 0x34
   13344:	ldr	r0, [sp, #52]	; 0x34
   13348:	ldr	r1, [sp, #28]
   1334c:	add	r0, r0, r1
   13350:	str	r0, [sp, #56]	; 0x38
   13354:	ldr	r0, [sp, #56]	; 0x38
   13358:	movw	r1, #10
   1335c:	strb	r1, [r0]
   13360:	b	1346c <close@plt+0x2388>
   13364:	ldr	r0, [fp, #-48]	; 0xffffffd0
   13368:	add	r0, r0, #1
   1336c:	str	r0, [fp, #-48]	; 0xffffffd0
   13370:	cmp	r0, #0
   13374:	ble	133ec <close@plt+0x2308>
   13378:	ldr	r0, [fp, #-48]	; 0xffffffd0
   1337c:	cmp	r0, #2
   13380:	blt	133b4 <close@plt+0x22d0>
   13384:	movw	r0, #2
   13388:	str	r0, [fp, #-48]	; 0xffffffd0
   1338c:	ldrb	r0, [fp, #-42]	; 0xffffffd6
   13390:	tst	r0, #1
   13394:	beq	133b0 <close@plt+0x22cc>
   13398:	ldr	r0, [sp, #52]	; 0x34
   1339c:	add	r1, r0, #1
   133a0:	str	r1, [sp, #52]	; 0x34
   133a4:	ldrb	r0, [r0]
   133a8:	strb	r0, [fp, #-43]	; 0xffffffd5
   133ac:	b	13480 <close@plt+0x239c>
   133b0:	b	133b4 <close@plt+0x22d0>
   133b4:	ldrb	r0, [fp, #-39]	; 0xffffffd9
   133b8:	tst	r0, #1
   133bc:	beq	133e8 <close@plt+0x2304>
   133c0:	ldrb	r0, [fp, #-40]	; 0xffffffd8
   133c4:	tst	r0, #1
   133c8:	bne	133e8 <close@plt+0x2304>
   133cc:	bl	138c4 <close@plt+0x27e0>
   133d0:	ldr	r0, [sp, #48]	; 0x30
   133d4:	movw	r1, #57588	; 0xe0f4
   133d8:	movt	r1, #2
   133dc:	ldr	r1, [r1]
   133e0:	bl	10f04 <stpcpy@plt>
   133e4:	str	r0, [sp, #48]	; 0x30
   133e8:	b	133ec <close@plt+0x2308>
   133ec:	ldrb	r0, [fp, #-41]	; 0xffffffd7
   133f0:	tst	r0, #1
   133f4:	beq	13458 <close@plt+0x2374>
   133f8:	movw	r0, #57732	; 0xe184
   133fc:	movt	r0, #2
   13400:	ldrb	r0, [r0]
   13404:	tst	r0, #1
   13408:	beq	13444 <close@plt+0x2360>
   1340c:	ldr	r0, [sp, #48]	; 0x30
   13410:	add	r1, r0, #1
   13414:	str	r1, [sp, #48]	; 0x30
   13418:	movw	r1, #94	; 0x5e
   1341c:	strb	r1, [r0]
   13420:	ldr	r0, [sp, #48]	; 0x30
   13424:	add	r1, r0, #1
   13428:	str	r1, [sp, #48]	; 0x30
   1342c:	movw	r1, #77	; 0x4d
   13430:	strb	r1, [r0]
   13434:	movw	r0, #57732	; 0xe184
   13438:	movt	r0, #2
   1343c:	movw	r1, #0
   13440:	strb	r1, [r0]
   13444:	ldr	r0, [sp, #48]	; 0x30
   13448:	add	r1, r0, #1
   1344c:	str	r1, [sp, #48]	; 0x30
   13450:	movw	r1, #36	; 0x24
   13454:	strb	r1, [r0]
   13458:	ldr	r0, [sp, #48]	; 0x30
   1345c:	add	r1, r0, #1
   13460:	str	r1, [sp, #48]	; 0x30
   13464:	movw	r1, #10
   13468:	strb	r1, [r0]
   1346c:	ldr	r0, [sp, #52]	; 0x34
   13470:	add	r1, r0, #1
   13474:	str	r1, [sp, #52]	; 0x34
   13478:	ldrb	r0, [r0]
   1347c:	strb	r0, [fp, #-43]	; 0xffffffd5
   13480:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13484:	cmp	r0, #10
   13488:	beq	13064 <close@plt+0x1f80>
   1348c:	movw	r0, #57732	; 0xe184
   13490:	movt	r0, #2
   13494:	ldrb	r0, [r0]
   13498:	tst	r0, #1
   1349c:	beq	134c4 <close@plt+0x23e0>
   134a0:	ldr	r0, [sp, #48]	; 0x30
   134a4:	add	r1, r0, #1
   134a8:	str	r1, [sp, #48]	; 0x30
   134ac:	movw	r1, #13
   134b0:	strb	r1, [r0]
   134b4:	movw	r0, #57732	; 0xe184
   134b8:	movt	r0, #2
   134bc:	movw	r1, #0
   134c0:	strb	r1, [r0]
   134c4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   134c8:	cmp	r0, #0
   134cc:	blt	134f8 <close@plt+0x2414>
   134d0:	ldrb	r0, [fp, #-39]	; 0xffffffd9
   134d4:	tst	r0, #1
   134d8:	beq	134f8 <close@plt+0x2414>
   134dc:	bl	138c4 <close@plt+0x27e0>
   134e0:	ldr	r0, [sp, #48]	; 0x30
   134e4:	movw	r1, #57588	; 0xe0f4
   134e8:	movt	r1, #2
   134ec:	ldr	r1, [r1]
   134f0:	bl	10f04 <stpcpy@plt>
   134f4:	str	r0, [sp, #48]	; 0x30
   134f8:	ldrb	r0, [fp, #-37]	; 0xffffffdb
   134fc:	tst	r0, #1
   13500:	beq	136cc <close@plt+0x25e8>
   13504:	b	13508 <close@plt+0x2424>
   13508:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   1350c:	cmp	r0, #32
   13510:	blt	13634 <close@plt+0x2550>
   13514:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13518:	cmp	r0, #127	; 0x7f
   1351c:	bge	13538 <close@plt+0x2454>
   13520:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13524:	ldr	r1, [sp, #48]	; 0x30
   13528:	add	r2, r1, #1
   1352c:	str	r2, [sp, #48]	; 0x30
   13530:	strb	r0, [r1]
   13534:	b	13630 <close@plt+0x254c>
   13538:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   1353c:	cmp	r0, #127	; 0x7f
   13540:	bne	13570 <close@plt+0x248c>
   13544:	ldr	r0, [sp, #48]	; 0x30
   13548:	add	r1, r0, #1
   1354c:	str	r1, [sp, #48]	; 0x30
   13550:	movw	r1, #94	; 0x5e
   13554:	strb	r1, [r0]
   13558:	ldr	r0, [sp, #48]	; 0x30
   1355c:	add	r1, r0, #1
   13560:	str	r1, [sp, #48]	; 0x30
   13564:	movw	r1, #63	; 0x3f
   13568:	strb	r1, [r0]
   1356c:	b	1362c <close@plt+0x2548>
   13570:	ldr	r0, [sp, #48]	; 0x30
   13574:	add	r1, r0, #1
   13578:	str	r1, [sp, #48]	; 0x30
   1357c:	movw	r1, #77	; 0x4d
   13580:	strb	r1, [r0]
   13584:	ldr	r0, [sp, #48]	; 0x30
   13588:	add	r1, r0, #1
   1358c:	str	r1, [sp, #48]	; 0x30
   13590:	movw	r1, #45	; 0x2d
   13594:	strb	r1, [r0]
   13598:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   1359c:	cmp	r0, #160	; 0xa0
   135a0:	blt	135f8 <close@plt+0x2514>
   135a4:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   135a8:	cmp	r0, #255	; 0xff
   135ac:	bge	135cc <close@plt+0x24e8>
   135b0:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   135b4:	sub	r0, r0, #128	; 0x80
   135b8:	ldr	r1, [sp, #48]	; 0x30
   135bc:	add	r2, r1, #1
   135c0:	str	r2, [sp, #48]	; 0x30
   135c4:	strb	r0, [r1]
   135c8:	b	135f4 <close@plt+0x2510>
   135cc:	ldr	r0, [sp, #48]	; 0x30
   135d0:	add	r1, r0, #1
   135d4:	str	r1, [sp, #48]	; 0x30
   135d8:	movw	r1, #94	; 0x5e
   135dc:	strb	r1, [r0]
   135e0:	ldr	r0, [sp, #48]	; 0x30
   135e4:	add	r1, r0, #1
   135e8:	str	r1, [sp, #48]	; 0x30
   135ec:	movw	r1, #63	; 0x3f
   135f0:	strb	r1, [r0]
   135f4:	b	13628 <close@plt+0x2544>
   135f8:	ldr	r0, [sp, #48]	; 0x30
   135fc:	add	r1, r0, #1
   13600:	str	r1, [sp, #48]	; 0x30
   13604:	movw	r1, #94	; 0x5e
   13608:	strb	r1, [r0]
   1360c:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13610:	sub	r0, r0, #128	; 0x80
   13614:	add	r0, r0, #64	; 0x40
   13618:	ldr	r1, [sp, #48]	; 0x30
   1361c:	add	r2, r1, #1
   13620:	str	r2, [sp, #48]	; 0x30
   13624:	strb	r0, [r1]
   13628:	b	1362c <close@plt+0x2548>
   1362c:	b	13630 <close@plt+0x254c>
   13630:	b	136b0 <close@plt+0x25cc>
   13634:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13638:	cmp	r0, #9
   1363c:	bne	13664 <close@plt+0x2580>
   13640:	ldrb	r0, [fp, #-38]	; 0xffffffda
   13644:	tst	r0, #1
   13648:	bne	13664 <close@plt+0x2580>
   1364c:	ldr	r0, [sp, #48]	; 0x30
   13650:	add	r1, r0, #1
   13654:	str	r1, [sp, #48]	; 0x30
   13658:	movw	r1, #9
   1365c:	strb	r1, [r0]
   13660:	b	136ac <close@plt+0x25c8>
   13664:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13668:	cmp	r0, #10
   1366c:	bne	1367c <close@plt+0x2598>
   13670:	mvn	r0, #0
   13674:	str	r0, [fp, #-48]	; 0xffffffd0
   13678:	b	136c8 <close@plt+0x25e4>
   1367c:	ldr	r0, [sp, #48]	; 0x30
   13680:	add	r1, r0, #1
   13684:	str	r1, [sp, #48]	; 0x30
   13688:	movw	r1, #94	; 0x5e
   1368c:	strb	r1, [r0]
   13690:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13694:	add	r0, r0, #64	; 0x40
   13698:	ldr	r1, [sp, #48]	; 0x30
   1369c:	add	r2, r1, #1
   136a0:	str	r2, [sp, #48]	; 0x30
   136a4:	strb	r0, [r1]
   136a8:	b	136ac <close@plt+0x25c8>
   136ac:	b	136b0 <close@plt+0x25cc>
   136b0:	ldr	r0, [sp, #52]	; 0x34
   136b4:	add	r1, r0, #1
   136b8:	str	r1, [sp, #52]	; 0x34
   136bc:	ldrb	r0, [r0]
   136c0:	strb	r0, [fp, #-43]	; 0xffffffd5
   136c4:	b	13508 <close@plt+0x2424>
   136c8:	b	137e0 <close@plt+0x26fc>
   136cc:	b	136d0 <close@plt+0x25ec>
   136d0:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   136d4:	cmp	r0, #9
   136d8:	bne	13718 <close@plt+0x2634>
   136dc:	ldrb	r0, [fp, #-38]	; 0xffffffda
   136e0:	tst	r0, #1
   136e4:	beq	13718 <close@plt+0x2634>
   136e8:	ldr	r0, [sp, #48]	; 0x30
   136ec:	add	r1, r0, #1
   136f0:	str	r1, [sp, #48]	; 0x30
   136f4:	movw	r1, #94	; 0x5e
   136f8:	strb	r1, [r0]
   136fc:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13700:	add	r0, r0, #64	; 0x40
   13704:	ldr	r1, [sp, #48]	; 0x30
   13708:	add	r2, r1, #1
   1370c:	str	r2, [sp, #48]	; 0x30
   13710:	strb	r0, [r1]
   13714:	b	137c4 <close@plt+0x26e0>
   13718:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   1371c:	cmp	r0, #10
   13720:	beq	137b4 <close@plt+0x26d0>
   13724:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   13728:	cmp	r0, #13
   1372c:	bne	1379c <close@plt+0x26b8>
   13730:	ldr	r0, [sp, #52]	; 0x34
   13734:	ldrb	r0, [r0]
   13738:	cmp	r0, #10
   1373c:	bne	1379c <close@plt+0x26b8>
   13740:	ldrb	r0, [fp, #-41]	; 0xffffffd7
   13744:	tst	r0, #1
   13748:	beq	1379c <close@plt+0x26b8>
   1374c:	ldr	r0, [sp, #52]	; 0x34
   13750:	ldr	r1, [sp, #56]	; 0x38
   13754:	cmp	r0, r1
   13758:	bne	13770 <close@plt+0x268c>
   1375c:	movw	r0, #57732	; 0xe184
   13760:	movt	r0, #2
   13764:	movw	r1, #1
   13768:	strb	r1, [r0]
   1376c:	b	13798 <close@plt+0x26b4>
   13770:	ldr	r0, [sp, #48]	; 0x30
   13774:	add	r1, r0, #1
   13778:	str	r1, [sp, #48]	; 0x30
   1377c:	movw	r1, #94	; 0x5e
   13780:	strb	r1, [r0]
   13784:	ldr	r0, [sp, #48]	; 0x30
   13788:	add	r1, r0, #1
   1378c:	str	r1, [sp, #48]	; 0x30
   13790:	movw	r1, #77	; 0x4d
   13794:	strb	r1, [r0]
   13798:	b	137b0 <close@plt+0x26cc>
   1379c:	ldrb	r0, [fp, #-43]	; 0xffffffd5
   137a0:	ldr	r1, [sp, #48]	; 0x30
   137a4:	add	r2, r1, #1
   137a8:	str	r2, [sp, #48]	; 0x30
   137ac:	strb	r0, [r1]
   137b0:	b	137c0 <close@plt+0x26dc>
   137b4:	mvn	r0, #0
   137b8:	str	r0, [fp, #-48]	; 0xffffffd0
   137bc:	b	137dc <close@plt+0x26f8>
   137c0:	b	137c4 <close@plt+0x26e0>
   137c4:	ldr	r0, [sp, #52]	; 0x34
   137c8:	add	r1, r0, #1
   137cc:	str	r1, [sp, #52]	; 0x34
   137d0:	ldrb	r0, [r0]
   137d4:	strb	r0, [fp, #-43]	; 0xffffffd5
   137d8:	b	136d0 <close@plt+0x25ec>
   137dc:	b	137e0 <close@plt+0x26fc>
   137e0:	b	13060 <close@plt+0x1f7c>
   137e4:	ldrb	r0, [fp, #-17]	; 0xffffffef
   137e8:	and	r0, r0, #1
   137ec:	sub	sp, fp, #16
   137f0:	pop	{r4, r5, r6, r7, fp, pc}
   137f4:	sub	sp, sp, #8
   137f8:	str	r0, [sp, #4]
   137fc:	ldr	r0, [sp, #4]
   13800:	cmp	r0, #95	; 0x5f
   13804:	movw	r0, #1
   13808:	str	r0, [sp]
   1380c:	beq	1381c <close@plt+0x2738>
   13810:	movw	r0, #0
   13814:	str	r0, [sp]
   13818:	b	1381c <close@plt+0x2738>
   1381c:	ldr	r0, [sp]
   13820:	and	r0, r0, #1
   13824:	add	sp, sp, #8
   13828:	bx	lr
   1382c:	push	{fp, lr}
   13830:	mov	fp, sp
   13834:	sub	sp, sp, #24
   13838:	str	r0, [fp, #-4]
   1383c:	str	r1, [fp, #-8]
   13840:	ldr	r0, [fp, #-8]
   13844:	ldr	r0, [r0]
   13848:	ldr	r1, [fp, #-4]
   1384c:	sub	r0, r0, r1
   13850:	str	r0, [sp, #12]
   13854:	ldr	r0, [sp, #12]
   13858:	movw	r1, #0
   1385c:	cmp	r1, r0
   13860:	bge	138bc <close@plt+0x27d8>
   13864:	ldr	r1, [fp, #-4]
   13868:	ldr	r2, [sp, #12]
   1386c:	movw	r0, #1
   13870:	bl	13c9c <close@plt+0x2bb8>
   13874:	ldr	r1, [sp, #12]
   13878:	cmp	r0, r1
   1387c:	beq	138b0 <close@plt+0x27cc>
   13880:	bl	11030 <__errno_location@plt>
   13884:	ldr	r1, [r0]
   13888:	movw	r0, #51407	; 0xc8cf
   1388c:	movt	r0, #1
   13890:	str	r1, [sp, #8]
   13894:	bl	11000 <gettext@plt>
   13898:	movw	r1, #1
   1389c:	str	r0, [sp, #4]
   138a0:	mov	r0, r1
   138a4:	ldr	r1, [sp, #8]
   138a8:	ldr	r2, [sp, #4]
   138ac:	bl	10f94 <error@plt>
   138b0:	ldr	r0, [fp, #-4]
   138b4:	ldr	r1, [fp, #-8]
   138b8:	str	r0, [r1]
   138bc:	mov	sp, fp
   138c0:	pop	{fp, pc}
   138c4:	sub	sp, sp, #4
   138c8:	movw	r0, #57592	; 0xe0f8
   138cc:	movt	r0, #2
   138d0:	ldr	r0, [r0]
   138d4:	str	r0, [sp]
   138d8:	ldr	r0, [sp]
   138dc:	ldrb	r1, [r0]
   138e0:	movw	r2, #1
   138e4:	add	r2, r1, r2
   138e8:	strb	r2, [r0]
   138ec:	and	r0, r1, #255	; 0xff
   138f0:	cmp	r0, #57	; 0x39
   138f4:	bge	138fc <close@plt+0x2818>
   138f8:	b	139b8 <close@plt+0x28d4>
   138fc:	ldr	r0, [sp]
   13900:	mvn	r1, #0
   13904:	add	r1, r0, r1
   13908:	str	r1, [sp]
   1390c:	movw	r1, #48	; 0x30
   13910:	strb	r1, [r0]
   13914:	ldr	r0, [sp]
   13918:	movw	r1, #57596	; 0xe0fc
   1391c:	movt	r1, #2
   13920:	ldr	r1, [r1]
   13924:	cmp	r0, r1
   13928:	bcs	138d8 <close@plt+0x27f4>
   1392c:	movw	r0, #57596	; 0xe0fc
   13930:	movt	r0, #2
   13934:	ldr	r0, [r0]
   13938:	movw	r1, #57600	; 0xe100
   1393c:	movt	r1, #2
   13940:	cmp	r0, r1
   13944:	bls	13970 <close@plt+0x288c>
   13948:	movw	r0, #57596	; 0xe0fc
   1394c:	movt	r0, #2
   13950:	ldr	r1, [r0]
   13954:	mvn	r2, #0
   13958:	add	r3, r1, r2
   1395c:	str	r3, [r0]
   13960:	add	r0, r1, r2
   13964:	movw	r1, #49	; 0x31
   13968:	strb	r1, [r0]
   1396c:	b	13980 <close@plt+0x289c>
   13970:	movw	r0, #57600	; 0xe100
   13974:	movt	r0, #2
   13978:	movw	r1, #62	; 0x3e
   1397c:	strb	r1, [r0]
   13980:	movw	r0, #57596	; 0xe0fc
   13984:	movt	r0, #2
   13988:	ldr	r0, [r0]
   1398c:	movw	r1, #57588	; 0xe0f4
   13990:	movt	r1, #2
   13994:	ldr	r1, [r1]
   13998:	cmp	r0, r1
   1399c:	bcs	139b8 <close@plt+0x28d4>
   139a0:	movw	r0, #57588	; 0xe0f4
   139a4:	movt	r0, #2
   139a8:	ldr	r1, [r0]
   139ac:	mvn	r2, #0
   139b0:	add	r1, r1, r2
   139b4:	str	r1, [r0]
   139b8:	add	sp, sp, #4
   139bc:	bx	lr
   139c0:	push	{fp, lr}
   139c4:	mov	fp, sp
   139c8:	sub	sp, sp, #8
   139cc:	str	r0, [sp, #4]
   139d0:	ldr	r0, [sp, #4]
   139d4:	bl	13c5c <close@plt+0x2b78>
   139d8:	mov	sp, fp
   139dc:	pop	{fp, pc}
   139e0:	push	{fp, lr}
   139e4:	mov	fp, sp
   139e8:	sub	sp, sp, #8
   139ec:	str	r0, [sp, #4]
   139f0:	str	r1, [sp]
   139f4:	ldr	r0, [sp, #4]
   139f8:	mvn	r1, #0
   139fc:	cmp	r1, r0
   13a00:	bcs	13a0c <close@plt+0x2928>
   13a04:	mvn	r0, #0
   13a08:	str	r0, [sp, #4]
   13a0c:	ldr	r0, [sp]
   13a10:	mvn	r1, #0
   13a14:	cmp	r1, r0
   13a18:	bcs	13a24 <close@plt+0x2940>
   13a1c:	mvn	r0, #0
   13a20:	str	r0, [sp]
   13a24:	ldr	r0, [sp, #4]
   13a28:	ldr	r1, [sp]
   13a2c:	bl	110b4 <aligned_alloc@plt>
   13a30:	mov	sp, fp
   13a34:	pop	{fp, pc}
   13a38:	sub	sp, sp, #4
   13a3c:	str	r0, [sp]
   13a40:	ldr	r0, [sp]
   13a44:	movw	r1, #57740	; 0xe18c
   13a48:	movt	r1, #2
   13a4c:	str	r0, [r1]
   13a50:	add	sp, sp, #4
   13a54:	bx	lr
   13a58:	sub	sp, sp, #4
   13a5c:	and	r0, r0, #1
   13a60:	strb	r0, [sp, #3]
   13a64:	ldrb	r0, [sp, #3]
   13a68:	and	r0, r0, #1
   13a6c:	movw	r1, #57744	; 0xe190
   13a70:	movt	r1, #2
   13a74:	strb	r0, [r1]
   13a78:	add	sp, sp, #4
   13a7c:	bx	lr
   13a80:	push	{fp, lr}
   13a84:	mov	fp, sp
   13a88:	sub	sp, sp, #24
   13a8c:	movw	r0, #57716	; 0xe174
   13a90:	movt	r0, #2
   13a94:	ldr	r0, [r0]
   13a98:	bl	19fbc <close@plt+0x8ed8>
   13a9c:	cmp	r0, #0
   13aa0:	beq	13b70 <close@plt+0x2a8c>
   13aa4:	movw	r0, #57744	; 0xe190
   13aa8:	movt	r0, #2
   13aac:	ldrb	r0, [r0]
   13ab0:	tst	r0, #1
   13ab4:	beq	13ac8 <close@plt+0x29e4>
   13ab8:	bl	11030 <__errno_location@plt>
   13abc:	ldr	r0, [r0]
   13ac0:	cmp	r0, #32
   13ac4:	beq	13b70 <close@plt+0x2a8c>
   13ac8:	movw	r0, #51407	; 0xc8cf
   13acc:	movt	r0, #1
   13ad0:	bl	11000 <gettext@plt>
   13ad4:	str	r0, [fp, #-4]
   13ad8:	movw	r0, #57740	; 0xe18c
   13adc:	movt	r0, #2
   13ae0:	ldr	r0, [r0]
   13ae4:	movw	r1, #0
   13ae8:	cmp	r0, r1
   13aec:	beq	13b44 <close@plt+0x2a60>
   13af0:	bl	11030 <__errno_location@plt>
   13af4:	ldr	r1, [r0]
   13af8:	movw	r0, #57740	; 0xe18c
   13afc:	movt	r0, #2
   13b00:	ldr	r0, [r0]
   13b04:	str	r1, [fp, #-8]
   13b08:	bl	16110 <close@plt+0x502c>
   13b0c:	ldr	r1, [fp, #-4]
   13b10:	movw	r2, #0
   13b14:	str	r0, [sp, #12]
   13b18:	mov	r0, r2
   13b1c:	ldr	r2, [fp, #-8]
   13b20:	str	r1, [sp, #8]
   13b24:	mov	r1, r2
   13b28:	movw	r2, #52063	; 0xcb5f
   13b2c:	movt	r2, #1
   13b30:	ldr	r3, [sp, #12]
   13b34:	ldr	ip, [sp, #8]
   13b38:	str	ip, [sp]
   13b3c:	bl	10f94 <error@plt>
   13b40:	b	13b60 <close@plt+0x2a7c>
   13b44:	bl	11030 <__errno_location@plt>
   13b48:	ldr	r1, [r0]
   13b4c:	ldr	r3, [fp, #-4]
   13b50:	movw	r0, #0
   13b54:	movw	r2, #52067	; 0xcb63
   13b58:	movt	r2, #1
   13b5c:	bl	10f94 <error@plt>
   13b60:	movw	r0, #57624	; 0xe118
   13b64:	movt	r0, #2
   13b68:	ldr	r0, [r0]
   13b6c:	bl	10ed4 <_exit@plt>
   13b70:	movw	r0, #57712	; 0xe170
   13b74:	movt	r0, #2
   13b78:	ldr	r0, [r0]
   13b7c:	bl	19fbc <close@plt+0x8ed8>
   13b80:	cmp	r0, #0
   13b84:	beq	13b98 <close@plt+0x2ab4>
   13b88:	movw	r0, #57624	; 0xe118
   13b8c:	movt	r0, #2
   13b90:	ldr	r0, [r0]
   13b94:	bl	10ed4 <_exit@plt>
   13b98:	mov	sp, fp
   13b9c:	pop	{fp, pc}
   13ba0:	push	{r4, r5, fp, lr}
   13ba4:	add	fp, sp, #8
   13ba8:	sub	sp, sp, #40	; 0x28
   13bac:	ldr	r1, [fp, #12]
   13bb0:	ldr	ip, [fp, #8]
   13bb4:	ldr	lr, [fp, #16]
   13bb8:	str	r0, [fp, #-12]
   13bbc:	str	r3, [sp, #28]
   13bc0:	str	r2, [sp, #24]
   13bc4:	str	r1, [sp, #20]
   13bc8:	str	ip, [sp, #16]
   13bcc:	ldr	r0, [fp, #-12]
   13bd0:	ldr	r2, [sp, #24]
   13bd4:	ldr	r3, [sp, #28]
   13bd8:	ldr	r1, [sp, #16]
   13bdc:	ldr	ip, [sp, #20]
   13be0:	ldr	r4, [fp, #16]
   13be4:	mov	r5, sp
   13be8:	str	r4, [r5, #8]
   13bec:	str	ip, [r5, #4]
   13bf0:	str	r1, [r5]
   13bf4:	str	lr, [sp, #12]
   13bf8:	bl	10e8c <posix_fadvise64@plt>
   13bfc:	sub	sp, fp, #8
   13c00:	pop	{r4, r5, fp, pc}
   13c04:	push	{fp, lr}
   13c08:	mov	fp, sp
   13c0c:	sub	sp, sp, #24
   13c10:	str	r0, [fp, #-4]
   13c14:	str	r1, [fp, #-8]
   13c18:	ldr	r0, [fp, #-4]
   13c1c:	movw	r1, #0
   13c20:	cmp	r0, r1
   13c24:	beq	13c54 <close@plt+0x2b70>
   13c28:	ldr	r0, [fp, #-4]
   13c2c:	bl	11060 <fileno@plt>
   13c30:	ldr	r1, [fp, #-8]
   13c34:	mov	r2, sp
   13c38:	str	r1, [r2, #8]
   13c3c:	mov	r1, #0
   13c40:	str	r1, [r2, #4]
   13c44:	str	r1, [r2]
   13c48:	mov	r2, r1
   13c4c:	mov	r3, r1
   13c50:	bl	13ba0 <close@plt+0x2abc>
   13c54:	mov	sp, fp
   13c58:	pop	{fp, pc}
   13c5c:	push	{fp, lr}
   13c60:	mov	fp, sp
   13c64:	sub	sp, sp, #16
   13c68:	str	r0, [fp, #-4]
   13c6c:	bl	11030 <__errno_location@plt>
   13c70:	ldr	r0, [r0]
   13c74:	str	r0, [sp, #8]
   13c78:	ldr	r0, [fp, #-4]
   13c7c:	bl	10ec8 <free@plt>
   13c80:	ldr	r0, [sp, #8]
   13c84:	str	r0, [sp, #4]
   13c88:	bl	11030 <__errno_location@plt>
   13c8c:	ldr	r1, [sp, #4]
   13c90:	str	r1, [r0]
   13c94:	mov	sp, fp
   13c98:	pop	{fp, pc}
   13c9c:	push	{fp, lr}
   13ca0:	mov	fp, sp
   13ca4:	sub	sp, sp, #24
   13ca8:	str	r0, [fp, #-4]
   13cac:	str	r1, [fp, #-8]
   13cb0:	str	r2, [sp, #12]
   13cb4:	movw	r0, #0
   13cb8:	str	r0, [sp, #8]
   13cbc:	ldr	r0, [fp, #-8]
   13cc0:	str	r0, [sp, #4]
   13cc4:	ldr	r0, [sp, #12]
   13cc8:	cmp	r0, #0
   13ccc:	bls	13d44 <close@plt+0x2c60>
   13cd0:	ldr	r0, [fp, #-4]
   13cd4:	ldr	r1, [sp, #4]
   13cd8:	ldr	r2, [sp, #12]
   13cdc:	bl	16594 <close@plt+0x54b0>
   13ce0:	str	r0, [sp]
   13ce4:	ldr	r0, [sp]
   13ce8:	cmn	r0, #1
   13cec:	bne	13cf4 <close@plt+0x2c10>
   13cf0:	b	13d44 <close@plt+0x2c60>
   13cf4:	ldr	r0, [sp]
   13cf8:	cmp	r0, #0
   13cfc:	bne	13d10 <close@plt+0x2c2c>
   13d00:	bl	11030 <__errno_location@plt>
   13d04:	movw	r1, #28
   13d08:	str	r1, [r0]
   13d0c:	b	13d44 <close@plt+0x2c60>
   13d10:	ldr	r0, [sp]
   13d14:	ldr	r1, [sp, #8]
   13d18:	add	r0, r1, r0
   13d1c:	str	r0, [sp, #8]
   13d20:	ldr	r0, [sp]
   13d24:	ldr	r1, [sp, #4]
   13d28:	add	r0, r1, r0
   13d2c:	str	r0, [sp, #4]
   13d30:	ldr	r0, [sp]
   13d34:	ldr	r1, [sp, #12]
   13d38:	sub	r0, r1, r0
   13d3c:	str	r0, [sp, #12]
   13d40:	b	13cc4 <close@plt+0x2be0>
   13d44:	ldr	r0, [sp, #8]
   13d48:	mov	sp, fp
   13d4c:	pop	{fp, pc}
   13d50:	push	{fp, lr}
   13d54:	mov	fp, sp
   13d58:	sub	sp, sp, #24
   13d5c:	str	r0, [fp, #-4]
   13d60:	ldr	r0, [fp, #-4]
   13d64:	movw	r1, #0
   13d68:	cmp	r0, r1
   13d6c:	bne	13d90 <close@plt+0x2cac>
   13d70:	movw	r0, #57712	; 0xe170
   13d74:	movt	r0, #2
   13d78:	ldr	r1, [r0]
   13d7c:	movw	r0, #52070	; 0xcb66
   13d80:	movt	r0, #1
   13d84:	bl	110c0 <fputs@plt>
   13d88:	str	r0, [sp, #8]
   13d8c:	bl	110d8 <abort@plt>
   13d90:	ldr	r0, [fp, #-4]
   13d94:	movw	r1, #47	; 0x2f
   13d98:	bl	11090 <strrchr@plt>
   13d9c:	str	r0, [fp, #-8]
   13da0:	ldr	r0, [fp, #-8]
   13da4:	movw	r1, #0
   13da8:	cmp	r0, r1
   13dac:	beq	13dc0 <close@plt+0x2cdc>
   13db0:	ldr	r0, [fp, #-8]
   13db4:	add	r0, r0, #1
   13db8:	str	r0, [sp, #4]
   13dbc:	b	13dc8 <close@plt+0x2ce4>
   13dc0:	ldr	r0, [fp, #-4]
   13dc4:	str	r0, [sp, #4]
   13dc8:	ldr	r0, [sp, #4]
   13dcc:	str	r0, [sp, #12]
   13dd0:	ldr	r0, [sp, #12]
   13dd4:	ldr	r1, [fp, #-4]
   13dd8:	sub	r0, r0, r1
   13ddc:	cmp	r0, #7
   13de0:	blt	13e4c <close@plt+0x2d68>
   13de4:	ldr	r0, [sp, #12]
   13de8:	mvn	r1, #6
   13dec:	add	r0, r0, r1
   13df0:	movw	r1, #52126	; 0xcb9e
   13df4:	movt	r1, #1
   13df8:	movw	r2, #7
   13dfc:	bl	110cc <strncmp@plt>
   13e00:	cmp	r0, #0
   13e04:	bne	13e4c <close@plt+0x2d68>
   13e08:	ldr	r0, [sp, #12]
   13e0c:	str	r0, [fp, #-4]
   13e10:	ldr	r0, [sp, #12]
   13e14:	movw	r1, #52134	; 0xcba6
   13e18:	movt	r1, #1
   13e1c:	movw	r2, #3
   13e20:	bl	110cc <strncmp@plt>
   13e24:	cmp	r0, #0
   13e28:	bne	13e48 <close@plt+0x2d64>
   13e2c:	ldr	r0, [sp, #12]
   13e30:	add	r0, r0, #3
   13e34:	str	r0, [fp, #-4]
   13e38:	ldr	r0, [fp, #-4]
   13e3c:	movw	r1, #57696	; 0xe160
   13e40:	movt	r1, #2
   13e44:	str	r0, [r1]
   13e48:	b	13e4c <close@plt+0x2d68>
   13e4c:	ldr	r0, [fp, #-4]
   13e50:	movw	r1, #57748	; 0xe194
   13e54:	movt	r1, #2
   13e58:	str	r0, [r1]
   13e5c:	ldr	r0, [fp, #-4]
   13e60:	movw	r1, #57700	; 0xe164
   13e64:	movt	r1, #2
   13e68:	str	r0, [r1]
   13e6c:	mov	sp, fp
   13e70:	pop	{fp, pc}
   13e74:	push	{fp, lr}
   13e78:	mov	fp, sp
   13e7c:	sub	sp, sp, #24
   13e80:	str	r0, [fp, #-4]
   13e84:	bl	11030 <__errno_location@plt>
   13e88:	ldr	r0, [r0]
   13e8c:	str	r0, [fp, #-8]
   13e90:	ldr	r0, [fp, #-4]
   13e94:	movw	r1, #0
   13e98:	cmp	r0, r1
   13e9c:	beq	13eac <close@plt+0x2dc8>
   13ea0:	ldr	r0, [fp, #-4]
   13ea4:	str	r0, [sp, #8]
   13ea8:	b	13ebc <close@plt+0x2dd8>
   13eac:	movw	r0, #57752	; 0xe198
   13eb0:	movt	r0, #2
   13eb4:	str	r0, [sp, #8]
   13eb8:	b	13ebc <close@plt+0x2dd8>
   13ebc:	ldr	r0, [sp, #8]
   13ec0:	movw	r1, #48	; 0x30
   13ec4:	bl	19b8c <close@plt+0x8aa8>
   13ec8:	str	r0, [sp, #12]
   13ecc:	ldr	r0, [fp, #-8]
   13ed0:	str	r0, [sp, #4]
   13ed4:	bl	11030 <__errno_location@plt>
   13ed8:	ldr	r1, [sp, #4]
   13edc:	str	r1, [r0]
   13ee0:	ldr	r0, [sp, #12]
   13ee4:	mov	sp, fp
   13ee8:	pop	{fp, pc}
   13eec:	sub	sp, sp, #8
   13ef0:	str	r0, [sp, #4]
   13ef4:	ldr	r0, [sp, #4]
   13ef8:	movw	r1, #0
   13efc:	cmp	r0, r1
   13f00:	beq	13f10 <close@plt+0x2e2c>
   13f04:	ldr	r0, [sp, #4]
   13f08:	str	r0, [sp]
   13f0c:	b	13f20 <close@plt+0x2e3c>
   13f10:	movw	r0, #57752	; 0xe198
   13f14:	movt	r0, #2
   13f18:	str	r0, [sp]
   13f1c:	b	13f20 <close@plt+0x2e3c>
   13f20:	ldr	r0, [sp]
   13f24:	ldr	r0, [r0]
   13f28:	add	sp, sp, #8
   13f2c:	bx	lr
   13f30:	sub	sp, sp, #16
   13f34:	str	r0, [sp, #12]
   13f38:	str	r1, [sp, #8]
   13f3c:	ldr	r0, [sp, #8]
   13f40:	ldr	r1, [sp, #12]
   13f44:	movw	r2, #0
   13f48:	cmp	r1, r2
   13f4c:	str	r0, [sp, #4]
   13f50:	beq	13f60 <close@plt+0x2e7c>
   13f54:	ldr	r0, [sp, #12]
   13f58:	str	r0, [sp]
   13f5c:	b	13f70 <close@plt+0x2e8c>
   13f60:	movw	r0, #57752	; 0xe198
   13f64:	movt	r0, #2
   13f68:	str	r0, [sp]
   13f6c:	b	13f70 <close@plt+0x2e8c>
   13f70:	ldr	r0, [sp]
   13f74:	ldr	r1, [sp, #4]
   13f78:	str	r1, [r0]
   13f7c:	add	sp, sp, #16
   13f80:	bx	lr
   13f84:	sub	sp, sp, #32
   13f88:	str	r0, [sp, #28]
   13f8c:	strb	r1, [sp, #27]
   13f90:	str	r2, [sp, #20]
   13f94:	ldrb	r0, [sp, #27]
   13f98:	strb	r0, [sp, #19]
   13f9c:	ldr	r0, [sp, #28]
   13fa0:	movw	r1, #0
   13fa4:	cmp	r0, r1
   13fa8:	beq	13fb8 <close@plt+0x2ed4>
   13fac:	ldr	r0, [sp, #28]
   13fb0:	str	r0, [sp]
   13fb4:	b	13fc8 <close@plt+0x2ee4>
   13fb8:	movw	r0, #57752	; 0xe198
   13fbc:	movt	r0, #2
   13fc0:	str	r0, [sp]
   13fc4:	b	13fc8 <close@plt+0x2ee4>
   13fc8:	ldr	r0, [sp]
   13fcc:	add	r0, r0, #8
   13fd0:	ldrb	r1, [sp, #19]
   13fd4:	lsr	r1, r1, #5
   13fd8:	add	r0, r0, r1, lsl #2
   13fdc:	str	r0, [sp, #12]
   13fe0:	ldrb	r0, [sp, #19]
   13fe4:	and	r0, r0, #31
   13fe8:	str	r0, [sp, #8]
   13fec:	ldr	r0, [sp, #12]
   13ff0:	ldr	r0, [r0]
   13ff4:	ldr	r1, [sp, #8]
   13ff8:	lsr	r0, r0, r1
   13ffc:	and	r0, r0, #1
   14000:	str	r0, [sp, #4]
   14004:	ldr	r0, [sp, #20]
   14008:	and	r0, r0, #1
   1400c:	ldr	r1, [sp, #4]
   14010:	eor	r0, r0, r1
   14014:	ldr	r1, [sp, #8]
   14018:	lsl	r0, r0, r1
   1401c:	ldr	r1, [sp, #12]
   14020:	ldr	r2, [r1]
   14024:	eor	r0, r2, r0
   14028:	str	r0, [r1]
   1402c:	ldr	r0, [sp, #4]
   14030:	add	sp, sp, #32
   14034:	bx	lr
   14038:	sub	sp, sp, #12
   1403c:	str	r0, [sp, #8]
   14040:	str	r1, [sp, #4]
   14044:	ldr	r0, [sp, #8]
   14048:	movw	r1, #0
   1404c:	cmp	r0, r1
   14050:	bne	14060 <close@plt+0x2f7c>
   14054:	movw	r0, #57752	; 0xe198
   14058:	movt	r0, #2
   1405c:	str	r0, [sp, #8]
   14060:	ldr	r0, [sp, #8]
   14064:	ldr	r0, [r0, #4]
   14068:	str	r0, [sp]
   1406c:	ldr	r0, [sp, #4]
   14070:	ldr	r1, [sp, #8]
   14074:	str	r0, [r1, #4]
   14078:	ldr	r0, [sp]
   1407c:	add	sp, sp, #12
   14080:	bx	lr
   14084:	push	{fp, lr}
   14088:	mov	fp, sp
   1408c:	sub	sp, sp, #16
   14090:	str	r0, [fp, #-4]
   14094:	str	r1, [sp, #8]
   14098:	str	r2, [sp, #4]
   1409c:	ldr	r0, [fp, #-4]
   140a0:	movw	r1, #0
   140a4:	cmp	r0, r1
   140a8:	bne	140b8 <close@plt+0x2fd4>
   140ac:	movw	r0, #57752	; 0xe198
   140b0:	movt	r0, #2
   140b4:	str	r0, [fp, #-4]
   140b8:	ldr	r0, [fp, #-4]
   140bc:	movw	r1, #10
   140c0:	str	r1, [r0]
   140c4:	ldr	r0, [sp, #8]
   140c8:	movw	r1, #0
   140cc:	cmp	r0, r1
   140d0:	beq	140e4 <close@plt+0x3000>
   140d4:	ldr	r0, [sp, #4]
   140d8:	movw	r1, #0
   140dc:	cmp	r0, r1
   140e0:	bne	140e8 <close@plt+0x3004>
   140e4:	bl	110d8 <abort@plt>
   140e8:	ldr	r0, [sp, #8]
   140ec:	ldr	r1, [fp, #-4]
   140f0:	str	r0, [r1, #40]	; 0x28
   140f4:	ldr	r0, [sp, #4]
   140f8:	ldr	r1, [fp, #-4]
   140fc:	str	r0, [r1, #44]	; 0x2c
   14100:	mov	sp, fp
   14104:	pop	{fp, pc}
   14108:	push	{r4, r5, r6, sl, fp, lr}
   1410c:	add	fp, sp, #16
   14110:	sub	sp, sp, #56	; 0x38
   14114:	ldr	ip, [fp, #8]
   14118:	str	r0, [fp, #-20]	; 0xffffffec
   1411c:	str	r1, [fp, #-24]	; 0xffffffe8
   14120:	str	r2, [fp, #-28]	; 0xffffffe4
   14124:	str	r3, [fp, #-32]	; 0xffffffe0
   14128:	ldr	r0, [fp, #8]
   1412c:	movw	r1, #0
   14130:	cmp	r0, r1
   14134:	beq	14144 <close@plt+0x3060>
   14138:	ldr	r0, [fp, #8]
   1413c:	str	r0, [sp, #24]
   14140:	b	14154 <close@plt+0x3070>
   14144:	movw	r0, #57752	; 0xe198
   14148:	movt	r0, #2
   1414c:	str	r0, [sp, #24]
   14150:	b	14154 <close@plt+0x3070>
   14154:	ldr	r0, [sp, #24]
   14158:	str	r0, [sp, #36]	; 0x24
   1415c:	bl	11030 <__errno_location@plt>
   14160:	ldr	r0, [r0]
   14164:	str	r0, [sp, #32]
   14168:	ldr	r0, [fp, #-20]	; 0xffffffec
   1416c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   14170:	ldr	r2, [fp, #-28]	; 0xffffffe4
   14174:	ldr	r3, [fp, #-32]	; 0xffffffe0
   14178:	ldr	ip, [sp, #36]	; 0x24
   1417c:	ldr	ip, [ip]
   14180:	ldr	lr, [sp, #36]	; 0x24
   14184:	ldr	lr, [lr, #4]
   14188:	ldr	r4, [sp, #36]	; 0x24
   1418c:	add	r4, r4, #8
   14190:	ldr	r5, [sp, #36]	; 0x24
   14194:	ldr	r5, [r5, #40]	; 0x28
   14198:	ldr	r6, [sp, #36]	; 0x24
   1419c:	ldr	r6, [r6, #44]	; 0x2c
   141a0:	str	ip, [sp]
   141a4:	str	lr, [sp, #4]
   141a8:	str	r4, [sp, #8]
   141ac:	str	r5, [sp, #12]
   141b0:	str	r6, [sp, #16]
   141b4:	bl	141dc <close@plt+0x30f8>
   141b8:	str	r0, [sp, #28]
   141bc:	ldr	r0, [sp, #32]
   141c0:	str	r0, [sp, #20]
   141c4:	bl	11030 <__errno_location@plt>
   141c8:	ldr	r1, [sp, #20]
   141cc:	str	r1, [r0]
   141d0:	ldr	r0, [sp, #28]
   141d4:	sub	sp, fp, #16
   141d8:	pop	{r4, r5, r6, sl, fp, pc}
   141dc:	push	{r4, r5, r6, sl, fp, lr}
   141e0:	add	fp, sp, #16
   141e4:	sub	sp, sp, #160	; 0xa0
   141e8:	ldr	ip, [fp, #24]
   141ec:	ldr	lr, [fp, #20]
   141f0:	ldr	r4, [fp, #16]
   141f4:	ldr	r5, [fp, #12]
   141f8:	ldr	r6, [fp, #8]
   141fc:	str	r0, [fp, #-24]	; 0xffffffe8
   14200:	str	r1, [fp, #-28]	; 0xffffffe4
   14204:	str	r2, [fp, #-32]	; 0xffffffe0
   14208:	str	r3, [fp, #-36]	; 0xffffffdc
   1420c:	movw	r0, #0
   14210:	str	r0, [fp, #-44]	; 0xffffffd4
   14214:	str	r0, [fp, #-48]	; 0xffffffd0
   14218:	str	r0, [fp, #-52]	; 0xffffffcc
   1421c:	str	r0, [fp, #-56]	; 0xffffffc8
   14220:	movw	r0, #0
   14224:	strb	r0, [fp, #-57]	; 0xffffffc7
   14228:	str	ip, [sp, #72]	; 0x48
   1422c:	str	lr, [sp, #68]	; 0x44
   14230:	str	r4, [sp, #64]	; 0x40
   14234:	str	r5, [sp, #60]	; 0x3c
   14238:	str	r6, [sp, #56]	; 0x38
   1423c:	bl	10f64 <__ctype_get_mb_cur_max@plt>
   14240:	cmp	r0, #1
   14244:	movw	r0, #0
   14248:	moveq	r0, #1
   1424c:	and	r0, r0, #1
   14250:	strb	r0, [fp, #-58]	; 0xffffffc6
   14254:	ldr	r0, [fp, #12]
   14258:	and	r0, r0, #2
   1425c:	cmp	r0, #0
   14260:	movw	r0, #0
   14264:	movne	r0, #1
   14268:	and	r0, r0, #1
   1426c:	strb	r0, [fp, #-59]	; 0xffffffc5
   14270:	movw	r0, #0
   14274:	strb	r0, [fp, #-60]	; 0xffffffc4
   14278:	strb	r0, [fp, #-61]	; 0xffffffc3
   1427c:	movw	r0, #1
   14280:	strb	r0, [fp, #-62]	; 0xffffffc2
   14284:	ldr	r0, [fp, #8]
   14288:	cmp	r0, #10
   1428c:	str	r0, [sp, #52]	; 0x34
   14290:	bhi	144b8 <close@plt+0x33d4>
   14294:	add	r0, pc, #8
   14298:	ldr	r1, [sp, #52]	; 0x34
   1429c:	ldr	r0, [r0, r1, lsl #2]
   142a0:	mov	pc, r0
   142a4:	andeq	r4, r1, ip, lsr #9
   142a8:	andeq	r4, r1, r8, lsr #8
   142ac:	andeq	r4, r1, r8, asr #8
   142b0:	andeq	r4, r1, r0, lsr #8
   142b4:	andeq	r4, r1, r0, lsr r4
   142b8:	andeq	r4, r1, r0, ror #5
   142bc:	ldrdeq	r4, [r1], -r0
   142c0:	andeq	r4, r1, r4, asr #6
   142c4:	andeq	r4, r1, r8, asr r3
   142c8:	andeq	r4, r1, r8, asr r3
   142cc:	andeq	r4, r1, r8, asr r3
   142d0:	movw	r0, #5
   142d4:	str	r0, [fp, #8]
   142d8:	movw	r0, #1
   142dc:	strb	r0, [fp, #-59]	; 0xffffffc5
   142e0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   142e4:	tst	r0, #1
   142e8:	bne	14324 <close@plt+0x3240>
   142ec:	b	142f0 <close@plt+0x320c>
   142f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   142f4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   142f8:	cmp	r0, r1
   142fc:	bcs	14314 <close@plt+0x3230>
   14300:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14304:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14308:	add	r0, r0, r1
   1430c:	movw	r1, #34	; 0x22
   14310:	strb	r1, [r0]
   14314:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14318:	add	r0, r0, #1
   1431c:	str	r0, [fp, #-44]	; 0xffffffd4
   14320:	b	14324 <close@plt+0x3240>
   14324:	movw	r0, #1
   14328:	strb	r0, [fp, #-57]	; 0xffffffc7
   1432c:	movw	r0, #52216	; 0xcbf8
   14330:	movt	r0, #1
   14334:	str	r0, [fp, #-52]	; 0xffffffcc
   14338:	movw	r0, #1
   1433c:	str	r0, [fp, #-56]	; 0xffffffc8
   14340:	b	144bc <close@plt+0x33d8>
   14344:	movw	r0, #1
   14348:	strb	r0, [fp, #-57]	; 0xffffffc7
   1434c:	movw	r0, #0
   14350:	strb	r0, [fp, #-59]	; 0xffffffc5
   14354:	b	144bc <close@plt+0x33d8>
   14358:	ldr	r0, [fp, #8]
   1435c:	cmp	r0, #10
   14360:	beq	1438c <close@plt+0x32a8>
   14364:	ldr	r1, [fp, #8]
   14368:	movw	r0, #52218	; 0xcbfa
   1436c:	movt	r0, #1
   14370:	bl	163d0 <close@plt+0x52ec>
   14374:	str	r0, [fp, #20]
   14378:	ldr	r1, [fp, #8]
   1437c:	movw	r0, #52220	; 0xcbfc
   14380:	movt	r0, #1
   14384:	bl	163d0 <close@plt+0x52ec>
   14388:	str	r0, [fp, #24]
   1438c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14390:	tst	r0, #1
   14394:	bne	14400 <close@plt+0x331c>
   14398:	ldr	r0, [fp, #20]
   1439c:	str	r0, [fp, #-52]	; 0xffffffcc
   143a0:	ldr	r0, [fp, #-52]	; 0xffffffcc
   143a4:	ldrsb	r0, [r0]
   143a8:	cmp	r0, #0
   143ac:	beq	143fc <close@plt+0x3318>
   143b0:	b	143b4 <close@plt+0x32d0>
   143b4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   143b8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   143bc:	cmp	r0, r1
   143c0:	bcs	143dc <close@plt+0x32f8>
   143c4:	ldr	r0, [fp, #-52]	; 0xffffffcc
   143c8:	ldrb	r0, [r0]
   143cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   143d0:	ldr	r2, [fp, #-44]	; 0xffffffd4
   143d4:	add	r1, r1, r2
   143d8:	strb	r0, [r1]
   143dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   143e0:	add	r0, r0, #1
   143e4:	str	r0, [fp, #-44]	; 0xffffffd4
   143e8:	b	143ec <close@plt+0x3308>
   143ec:	ldr	r0, [fp, #-52]	; 0xffffffcc
   143f0:	add	r0, r0, #1
   143f4:	str	r0, [fp, #-52]	; 0xffffffcc
   143f8:	b	143a0 <close@plt+0x32bc>
   143fc:	b	14400 <close@plt+0x331c>
   14400:	movw	r0, #1
   14404:	strb	r0, [fp, #-57]	; 0xffffffc7
   14408:	ldr	r0, [fp, #24]
   1440c:	str	r0, [fp, #-52]	; 0xffffffcc
   14410:	ldr	r0, [fp, #-52]	; 0xffffffcc
   14414:	bl	1100c <strlen@plt>
   14418:	str	r0, [fp, #-56]	; 0xffffffc8
   1441c:	b	144bc <close@plt+0x33d8>
   14420:	movw	r0, #1
   14424:	strb	r0, [fp, #-57]	; 0xffffffc7
   14428:	movw	r0, #1
   1442c:	strb	r0, [fp, #-59]	; 0xffffffc5
   14430:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14434:	tst	r0, #1
   14438:	bne	14444 <close@plt+0x3360>
   1443c:	movw	r0, #1
   14440:	strb	r0, [fp, #-57]	; 0xffffffc7
   14444:	b	14448 <close@plt+0x3364>
   14448:	movw	r0, #2
   1444c:	str	r0, [fp, #8]
   14450:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14454:	tst	r0, #1
   14458:	bne	14494 <close@plt+0x33b0>
   1445c:	b	14460 <close@plt+0x337c>
   14460:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14464:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14468:	cmp	r0, r1
   1446c:	bcs	14484 <close@plt+0x33a0>
   14470:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14474:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14478:	add	r0, r0, r1
   1447c:	movw	r1, #39	; 0x27
   14480:	strb	r1, [r0]
   14484:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14488:	add	r0, r0, #1
   1448c:	str	r0, [fp, #-44]	; 0xffffffd4
   14490:	b	14494 <close@plt+0x33b0>
   14494:	movw	r0, #52220	; 0xcbfc
   14498:	movt	r0, #1
   1449c:	str	r0, [fp, #-52]	; 0xffffffcc
   144a0:	movw	r0, #1
   144a4:	str	r0, [fp, #-56]	; 0xffffffc8
   144a8:	b	144bc <close@plt+0x33d8>
   144ac:	movw	r0, #0
   144b0:	strb	r0, [fp, #-59]	; 0xffffffc5
   144b4:	b	144bc <close@plt+0x33d8>
   144b8:	bl	110d8 <abort@plt>
   144bc:	movw	r0, #0
   144c0:	str	r0, [fp, #-40]	; 0xffffffd8
   144c4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   144c8:	cmn	r0, #1
   144cc:	bne	144f8 <close@plt+0x3414>
   144d0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   144d4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   144d8:	add	r0, r0, r1
   144dc:	ldrb	r0, [r0]
   144e0:	cmp	r0, #0
   144e4:	movw	r0, #0
   144e8:	moveq	r0, #1
   144ec:	and	r0, r0, #1
   144f0:	str	r0, [sp, #48]	; 0x30
   144f4:	b	14514 <close@plt+0x3430>
   144f8:	ldr	r0, [fp, #-40]	; 0xffffffd8
   144fc:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14500:	cmp	r0, r1
   14504:	movw	r0, #0
   14508:	moveq	r0, #1
   1450c:	and	r0, r0, #1
   14510:	str	r0, [sp, #48]	; 0x30
   14514:	ldr	r0, [sp, #48]	; 0x30
   14518:	cmp	r0, #0
   1451c:	movw	r0, #0
   14520:	movne	r0, #1
   14524:	mvn	r1, #0
   14528:	eor	r0, r0, r1
   1452c:	tst	r0, #1
   14530:	beq	1571c <close@plt+0x4638>
   14534:	movw	r0, #0
   14538:	strb	r0, [fp, #-65]	; 0xffffffbf
   1453c:	strb	r0, [fp, #-66]	; 0xffffffbe
   14540:	strb	r0, [fp, #-67]	; 0xffffffbd
   14544:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14548:	tst	r0, #1
   1454c:	beq	145f8 <close@plt+0x3514>
   14550:	ldr	r0, [fp, #8]
   14554:	cmp	r0, #2
   14558:	beq	145f8 <close@plt+0x3514>
   1455c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14560:	cmp	r0, #0
   14564:	beq	145f8 <close@plt+0x3514>
   14568:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1456c:	ldr	r1, [fp, #-56]	; 0xffffffc8
   14570:	add	r0, r0, r1
   14574:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14578:	cmn	r1, #1
   1457c:	str	r0, [sp, #44]	; 0x2c
   14580:	bne	145a8 <close@plt+0x34c4>
   14584:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14588:	movw	r1, #1
   1458c:	cmp	r1, r0
   14590:	bcs	145a8 <close@plt+0x34c4>
   14594:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14598:	bl	1100c <strlen@plt>
   1459c:	str	r0, [fp, #-36]	; 0xffffffdc
   145a0:	str	r0, [sp, #40]	; 0x28
   145a4:	b	145b0 <close@plt+0x34cc>
   145a8:	ldr	r0, [fp, #-36]	; 0xffffffdc
   145ac:	str	r0, [sp, #40]	; 0x28
   145b0:	ldr	r0, [sp, #40]	; 0x28
   145b4:	ldr	r1, [sp, #44]	; 0x2c
   145b8:	cmp	r1, r0
   145bc:	bhi	145f8 <close@plt+0x3514>
   145c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   145c4:	ldr	r1, [fp, #-40]	; 0xffffffd8
   145c8:	add	r0, r0, r1
   145cc:	ldr	r1, [fp, #-52]	; 0xffffffcc
   145d0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   145d4:	bl	10ef8 <memcmp@plt>
   145d8:	cmp	r0, #0
   145dc:	bne	145f8 <close@plt+0x3514>
   145e0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   145e4:	tst	r0, #1
   145e8:	beq	145f0 <close@plt+0x350c>
   145ec:	b	1589c <close@plt+0x47b8>
   145f0:	movw	r0, #1
   145f4:	strb	r0, [fp, #-65]	; 0xffffffbf
   145f8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   145fc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14600:	ldrb	r0, [r0, r1]
   14604:	strb	r0, [fp, #-63]	; 0xffffffc1
   14608:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1460c:	mov	r1, r0
   14610:	cmp	r0, #126	; 0x7e
   14614:	str	r1, [sp, #36]	; 0x24
   14618:	bhi	14e88 <close@plt+0x3da4>
   1461c:	add	r0, pc, #8
   14620:	ldr	r1, [sp, #36]	; 0x24
   14624:	ldr	r0, [r0, r1, lsl #2]
   14628:	mov	pc, r0
   1462c:	andeq	r4, r1, r8, lsr #16
   14630:	andeq	r4, r1, r8, lsl #29
   14634:	andeq	r4, r1, r8, lsl #29
   14638:	andeq	r4, r1, r8, lsl #29
   1463c:	andeq	r4, r1, r8, lsl #29
   14640:	andeq	r4, r1, r8, lsl #29
   14644:	andeq	r4, r1, r8, lsl #29
   14648:	andeq	r4, r1, r0, lsr ip
   1464c:	andeq	r4, r1, ip, lsr ip
   14650:	andeq	r4, r1, ip, ror #24
   14654:	andeq	r4, r1, r4, asr ip
   14658:	andeq	r4, r1, r8, ror ip
   1465c:	andeq	r4, r1, r8, asr #24
   14660:	andeq	r4, r1, r0, ror #24
   14664:	andeq	r4, r1, r8, lsl #29
   14668:	andeq	r4, r1, r8, lsl #29
   1466c:	andeq	r4, r1, r8, lsl #29
   14670:	andeq	r4, r1, r8, lsl #29
   14674:	andeq	r4, r1, r8, lsl #29
   14678:	andeq	r4, r1, r8, lsl #29
   1467c:	andeq	r4, r1, r8, lsl #29
   14680:	andeq	r4, r1, r8, lsl #29
   14684:	andeq	r4, r1, r8, lsl #29
   14688:	andeq	r4, r1, r8, lsl #29
   1468c:	andeq	r4, r1, r8, lsl #29
   14690:	andeq	r4, r1, r8, lsl #29
   14694:	andeq	r4, r1, r8, lsl #29
   14698:	andeq	r4, r1, r8, lsl #29
   1469c:	andeq	r4, r1, r8, lsl #29
   146a0:	andeq	r4, r1, r8, lsl #29
   146a4:	andeq	r4, r1, r8, lsl #29
   146a8:	andeq	r4, r1, r8, lsl #29
   146ac:	andeq	r4, r1, ip, asr sp
   146b0:	andeq	r4, r1, r4, ror #26
   146b4:	andeq	r4, r1, r4, ror #26
   146b8:	andeq	r4, r1, r8, asr #26
   146bc:	andeq	r4, r1, r4, ror #26
   146c0:	andeq	r4, r1, ip, ror lr
   146c4:	andeq	r4, r1, r4, ror #26
   146c8:	andeq	r4, r1, r4, lsl #27
   146cc:	andeq	r4, r1, r4, ror #26
   146d0:	andeq	r4, r1, r4, ror #26
   146d4:	andeq	r4, r1, r4, ror #26
   146d8:	andeq	r4, r1, ip, ror lr
   146dc:	andeq	r4, r1, ip, ror lr
   146e0:	andeq	r4, r1, ip, ror lr
   146e4:	andeq	r4, r1, ip, ror lr
   146e8:	andeq	r4, r1, ip, ror lr
   146ec:	andeq	r4, r1, ip, ror lr
   146f0:	andeq	r4, r1, ip, ror lr
   146f4:	andeq	r4, r1, ip, ror lr
   146f8:	andeq	r4, r1, ip, ror lr
   146fc:	andeq	r4, r1, ip, ror lr
   14700:	andeq	r4, r1, ip, ror lr
   14704:	andeq	r4, r1, ip, ror lr
   14708:	andeq	r4, r1, ip, ror lr
   1470c:	andeq	r4, r1, ip, ror lr
   14710:	andeq	r4, r1, ip, ror lr
   14714:	andeq	r4, r1, ip, ror lr
   14718:	andeq	r4, r1, r4, ror #26
   1471c:	andeq	r4, r1, r4, ror #26
   14720:	andeq	r4, r1, r4, ror #26
   14724:	andeq	r4, r1, r4, ror #26
   14728:	andeq	r4, r1, r4, lsr sl
   1472c:	andeq	r4, r1, r8, lsl #29
   14730:	andeq	r4, r1, ip, ror lr
   14734:	andeq	r4, r1, ip, ror lr
   14738:	andeq	r4, r1, ip, ror lr
   1473c:	andeq	r4, r1, ip, ror lr
   14740:	andeq	r4, r1, ip, ror lr
   14744:	andeq	r4, r1, ip, ror lr
   14748:	andeq	r4, r1, ip, ror lr
   1474c:	andeq	r4, r1, ip, ror lr
   14750:	andeq	r4, r1, ip, ror lr
   14754:	andeq	r4, r1, ip, ror lr
   14758:	andeq	r4, r1, ip, ror lr
   1475c:	andeq	r4, r1, ip, ror lr
   14760:	andeq	r4, r1, ip, ror lr
   14764:	andeq	r4, r1, ip, ror lr
   14768:	andeq	r4, r1, ip, ror lr
   1476c:	andeq	r4, r1, ip, ror lr
   14770:	andeq	r4, r1, ip, ror lr
   14774:	andeq	r4, r1, ip, ror lr
   14778:	andeq	r4, r1, ip, ror lr
   1477c:	andeq	r4, r1, ip, ror lr
   14780:	andeq	r4, r1, ip, ror lr
   14784:	andeq	r4, r1, ip, ror lr
   14788:	andeq	r4, r1, ip, ror lr
   1478c:	andeq	r4, r1, ip, ror lr
   14790:	andeq	r4, r1, ip, ror lr
   14794:	andeq	r4, r1, ip, ror lr
   14798:	andeq	r4, r1, r4, ror #26
   1479c:	andeq	r4, r1, r4, lsl #25
   147a0:	andeq	r4, r1, ip, ror lr
   147a4:	andeq	r4, r1, r4, ror #26
   147a8:	andeq	r4, r1, ip, ror lr
   147ac:	andeq	r4, r1, r4, ror #26
   147b0:	andeq	r4, r1, ip, ror lr
   147b4:	andeq	r4, r1, ip, ror lr
   147b8:	andeq	r4, r1, ip, ror lr
   147bc:	andeq	r4, r1, ip, ror lr
   147c0:	andeq	r4, r1, ip, ror lr
   147c4:	andeq	r4, r1, ip, ror lr
   147c8:	andeq	r4, r1, ip, ror lr
   147cc:	andeq	r4, r1, ip, ror lr
   147d0:	andeq	r4, r1, ip, ror lr
   147d4:	andeq	r4, r1, ip, ror lr
   147d8:	andeq	r4, r1, ip, ror lr
   147dc:	andeq	r4, r1, ip, ror lr
   147e0:	andeq	r4, r1, ip, ror lr
   147e4:	andeq	r4, r1, ip, ror lr
   147e8:	andeq	r4, r1, ip, ror lr
   147ec:	andeq	r4, r1, ip, ror lr
   147f0:	andeq	r4, r1, ip, ror lr
   147f4:	andeq	r4, r1, ip, ror lr
   147f8:	andeq	r4, r1, ip, ror lr
   147fc:	andeq	r4, r1, ip, ror lr
   14800:	andeq	r4, r1, ip, ror lr
   14804:	andeq	r4, r1, ip, ror lr
   14808:	andeq	r4, r1, ip, ror lr
   1480c:	andeq	r4, r1, ip, ror lr
   14810:	andeq	r4, r1, ip, ror lr
   14814:	andeq	r4, r1, ip, ror lr
   14818:	andeq	r4, r1, r4, lsl sp
   1481c:	andeq	r4, r1, r4, ror #26
   14820:	andeq	r4, r1, r4, lsl sp
   14824:	andeq	r4, r1, r8, asr #26
   14828:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1482c:	tst	r0, #1
   14830:	beq	14a18 <close@plt+0x3934>
   14834:	b	14838 <close@plt+0x3754>
   14838:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   1483c:	tst	r0, #1
   14840:	beq	14848 <close@plt+0x3764>
   14844:	b	1589c <close@plt+0x47b8>
   14848:	movw	r0, #1
   1484c:	strb	r0, [fp, #-66]	; 0xffffffbe
   14850:	ldr	r0, [fp, #8]
   14854:	cmp	r0, #2
   14858:	bne	1490c <close@plt+0x3828>
   1485c:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   14860:	tst	r0, #1
   14864:	bne	1490c <close@plt+0x3828>
   14868:	b	1486c <close@plt+0x3788>
   1486c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14870:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14874:	cmp	r0, r1
   14878:	bcs	14890 <close@plt+0x37ac>
   1487c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14880:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14884:	add	r0, r0, r1
   14888:	movw	r1, #39	; 0x27
   1488c:	strb	r1, [r0]
   14890:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14894:	add	r0, r0, #1
   14898:	str	r0, [fp, #-44]	; 0xffffffd4
   1489c:	b	148a0 <close@plt+0x37bc>
   148a0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   148a4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   148a8:	cmp	r0, r1
   148ac:	bcs	148c4 <close@plt+0x37e0>
   148b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   148b4:	ldr	r1, [fp, #-44]	; 0xffffffd4
   148b8:	add	r0, r0, r1
   148bc:	movw	r1, #36	; 0x24
   148c0:	strb	r1, [r0]
   148c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   148c8:	add	r0, r0, #1
   148cc:	str	r0, [fp, #-44]	; 0xffffffd4
   148d0:	b	148d4 <close@plt+0x37f0>
   148d4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   148d8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   148dc:	cmp	r0, r1
   148e0:	bcs	148f8 <close@plt+0x3814>
   148e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   148e8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   148ec:	add	r0, r0, r1
   148f0:	movw	r1, #39	; 0x27
   148f4:	strb	r1, [r0]
   148f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   148fc:	add	r0, r0, #1
   14900:	str	r0, [fp, #-44]	; 0xffffffd4
   14904:	movw	r0, #1
   14908:	strb	r0, [fp, #-60]	; 0xffffffc4
   1490c:	b	14910 <close@plt+0x382c>
   14910:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14914:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14918:	cmp	r0, r1
   1491c:	bcs	14934 <close@plt+0x3850>
   14920:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14924:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14928:	add	r0, r0, r1
   1492c:	movw	r1, #92	; 0x5c
   14930:	strb	r1, [r0]
   14934:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14938:	add	r0, r0, #1
   1493c:	str	r0, [fp, #-44]	; 0xffffffd4
   14940:	b	14944 <close@plt+0x3860>
   14944:	ldr	r0, [fp, #8]
   14948:	cmp	r0, #2
   1494c:	beq	14a0c <close@plt+0x3928>
   14950:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14954:	add	r0, r0, #1
   14958:	ldr	r1, [fp, #-36]	; 0xffffffdc
   1495c:	cmp	r0, r1
   14960:	bcs	14a0c <close@plt+0x3928>
   14964:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14968:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1496c:	add	r1, r1, #1
   14970:	add	r0, r0, r1
   14974:	ldrb	r0, [r0]
   14978:	movw	r1, #48	; 0x30
   1497c:	cmp	r1, r0
   14980:	bgt	14a0c <close@plt+0x3928>
   14984:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14988:	ldr	r1, [fp, #-40]	; 0xffffffd8
   1498c:	add	r1, r1, #1
   14990:	add	r0, r0, r1
   14994:	ldrb	r0, [r0]
   14998:	cmp	r0, #57	; 0x39
   1499c:	bgt	14a0c <close@plt+0x3928>
   149a0:	b	149a4 <close@plt+0x38c0>
   149a4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   149a8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   149ac:	cmp	r0, r1
   149b0:	bcs	149c8 <close@plt+0x38e4>
   149b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   149b8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   149bc:	add	r0, r0, r1
   149c0:	movw	r1, #48	; 0x30
   149c4:	strb	r1, [r0]
   149c8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   149cc:	add	r0, r0, #1
   149d0:	str	r0, [fp, #-44]	; 0xffffffd4
   149d4:	b	149d8 <close@plt+0x38f4>
   149d8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   149dc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   149e0:	cmp	r0, r1
   149e4:	bcs	149fc <close@plt+0x3918>
   149e8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   149ec:	ldr	r1, [fp, #-44]	; 0xffffffd4
   149f0:	add	r0, r0, r1
   149f4:	movw	r1, #48	; 0x30
   149f8:	strb	r1, [r0]
   149fc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14a00:	add	r0, r0, #1
   14a04:	str	r0, [fp, #-44]	; 0xffffffd4
   14a08:	b	14a0c <close@plt+0x3928>
   14a0c:	movw	r0, #48	; 0x30
   14a10:	strb	r0, [fp, #-63]	; 0xffffffc1
   14a14:	b	14a30 <close@plt+0x394c>
   14a18:	ldr	r0, [fp, #12]
   14a1c:	and	r0, r0, #1
   14a20:	cmp	r0, #0
   14a24:	beq	14a2c <close@plt+0x3948>
   14a28:	b	1570c <close@plt+0x4628>
   14a2c:	b	14a30 <close@plt+0x394c>
   14a30:	b	154a8 <close@plt+0x43c4>
   14a34:	ldr	r0, [fp, #8]
   14a38:	cmp	r0, #2
   14a3c:	str	r0, [sp, #32]
   14a40:	beq	14a58 <close@plt+0x3974>
   14a44:	b	14a48 <close@plt+0x3964>
   14a48:	ldr	r0, [sp, #32]
   14a4c:	cmp	r0, #5
   14a50:	beq	14a6c <close@plt+0x3988>
   14a54:	b	14c28 <close@plt+0x3b44>
   14a58:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14a5c:	tst	r0, #1
   14a60:	beq	14a68 <close@plt+0x3984>
   14a64:	b	1589c <close@plt+0x47b8>
   14a68:	b	14c2c <close@plt+0x3b48>
   14a6c:	ldr	r0, [fp, #12]
   14a70:	and	r0, r0, #4
   14a74:	cmp	r0, #0
   14a78:	beq	14c24 <close@plt+0x3b40>
   14a7c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14a80:	add	r0, r0, #2
   14a84:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14a88:	cmp	r0, r1
   14a8c:	bcs	14c24 <close@plt+0x3b40>
   14a90:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14a94:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14a98:	add	r1, r1, #1
   14a9c:	add	r0, r0, r1
   14aa0:	ldrb	r0, [r0]
   14aa4:	cmp	r0, #63	; 0x3f
   14aa8:	bne	14c24 <close@plt+0x3b40>
   14aac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14ab0:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14ab4:	add	r0, r1, r0
   14ab8:	ldrb	r0, [r0, #2]
   14abc:	mov	r1, r0
   14ac0:	cmp	r0, #33	; 0x21
   14ac4:	str	r1, [sp, #28]
   14ac8:	beq	14b18 <close@plt+0x3a34>
   14acc:	b	14ad0 <close@plt+0x39ec>
   14ad0:	ldr	r0, [sp, #28]
   14ad4:	sub	r1, r0, #39	; 0x27
   14ad8:	cmp	r1, #3
   14adc:	bcc	14b18 <close@plt+0x3a34>
   14ae0:	b	14ae4 <close@plt+0x3a00>
   14ae4:	ldr	r0, [sp, #28]
   14ae8:	cmp	r0, #45	; 0x2d
   14aec:	beq	14b18 <close@plt+0x3a34>
   14af0:	b	14af4 <close@plt+0x3a10>
   14af4:	ldr	r0, [sp, #28]
   14af8:	cmp	r0, #47	; 0x2f
   14afc:	beq	14b18 <close@plt+0x3a34>
   14b00:	b	14b04 <close@plt+0x3a20>
   14b04:	ldr	r0, [sp, #28]
   14b08:	sub	r1, r0, #60	; 0x3c
   14b0c:	cmp	r1, #2
   14b10:	bhi	14c1c <close@plt+0x3b38>
   14b14:	b	14b18 <close@plt+0x3a34>
   14b18:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14b1c:	tst	r0, #1
   14b20:	beq	14b28 <close@plt+0x3a44>
   14b24:	b	1589c <close@plt+0x47b8>
   14b28:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14b2c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14b30:	add	r1, r1, #2
   14b34:	add	r0, r0, r1
   14b38:	ldrb	r0, [r0]
   14b3c:	strb	r0, [fp, #-63]	; 0xffffffc1
   14b40:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14b44:	add	r0, r0, #2
   14b48:	str	r0, [fp, #-40]	; 0xffffffd8
   14b4c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14b50:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14b54:	cmp	r0, r1
   14b58:	bcs	14b70 <close@plt+0x3a8c>
   14b5c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14b60:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14b64:	add	r0, r0, r1
   14b68:	movw	r1, #63	; 0x3f
   14b6c:	strb	r1, [r0]
   14b70:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14b74:	add	r0, r0, #1
   14b78:	str	r0, [fp, #-44]	; 0xffffffd4
   14b7c:	b	14b80 <close@plt+0x3a9c>
   14b80:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14b84:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14b88:	cmp	r0, r1
   14b8c:	bcs	14ba4 <close@plt+0x3ac0>
   14b90:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14b94:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14b98:	add	r0, r0, r1
   14b9c:	movw	r1, #34	; 0x22
   14ba0:	strb	r1, [r0]
   14ba4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14ba8:	add	r0, r0, #1
   14bac:	str	r0, [fp, #-44]	; 0xffffffd4
   14bb0:	b	14bb4 <close@plt+0x3ad0>
   14bb4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14bb8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14bbc:	cmp	r0, r1
   14bc0:	bcs	14bd8 <close@plt+0x3af4>
   14bc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14bc8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14bcc:	add	r0, r0, r1
   14bd0:	movw	r1, #34	; 0x22
   14bd4:	strb	r1, [r0]
   14bd8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14bdc:	add	r0, r0, #1
   14be0:	str	r0, [fp, #-44]	; 0xffffffd4
   14be4:	b	14be8 <close@plt+0x3b04>
   14be8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14bec:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14bf0:	cmp	r0, r1
   14bf4:	bcs	14c0c <close@plt+0x3b28>
   14bf8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14bfc:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14c00:	add	r0, r0, r1
   14c04:	movw	r1, #63	; 0x3f
   14c08:	strb	r1, [r0]
   14c0c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14c10:	add	r0, r0, #1
   14c14:	str	r0, [fp, #-44]	; 0xffffffd4
   14c18:	b	14c20 <close@plt+0x3b3c>
   14c1c:	b	14c20 <close@plt+0x3b3c>
   14c20:	b	14c24 <close@plt+0x3b40>
   14c24:	b	14c2c <close@plt+0x3b48>
   14c28:	b	14c2c <close@plt+0x3b48>
   14c2c:	b	154a8 <close@plt+0x43c4>
   14c30:	movw	r0, #97	; 0x61
   14c34:	strb	r0, [fp, #-64]	; 0xffffffc0
   14c38:	b	14cf8 <close@plt+0x3c14>
   14c3c:	movw	r0, #98	; 0x62
   14c40:	strb	r0, [fp, #-64]	; 0xffffffc0
   14c44:	b	14cf8 <close@plt+0x3c14>
   14c48:	movw	r0, #102	; 0x66
   14c4c:	strb	r0, [fp, #-64]	; 0xffffffc0
   14c50:	b	14cf8 <close@plt+0x3c14>
   14c54:	movw	r0, #110	; 0x6e
   14c58:	strb	r0, [fp, #-64]	; 0xffffffc0
   14c5c:	b	14cd8 <close@plt+0x3bf4>
   14c60:	movw	r0, #114	; 0x72
   14c64:	strb	r0, [fp, #-64]	; 0xffffffc0
   14c68:	b	14cd8 <close@plt+0x3bf4>
   14c6c:	movw	r0, #116	; 0x74
   14c70:	strb	r0, [fp, #-64]	; 0xffffffc0
   14c74:	b	14cd8 <close@plt+0x3bf4>
   14c78:	movw	r0, #118	; 0x76
   14c7c:	strb	r0, [fp, #-64]	; 0xffffffc0
   14c80:	b	14cf8 <close@plt+0x3c14>
   14c84:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   14c88:	strb	r0, [fp, #-64]	; 0xffffffc0
   14c8c:	ldr	r0, [fp, #8]
   14c90:	cmp	r0, #2
   14c94:	bne	14cac <close@plt+0x3bc8>
   14c98:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14c9c:	tst	r0, #1
   14ca0:	beq	14ca8 <close@plt+0x3bc4>
   14ca4:	b	1589c <close@plt+0x47b8>
   14ca8:	b	15630 <close@plt+0x454c>
   14cac:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14cb0:	tst	r0, #1
   14cb4:	beq	14cd4 <close@plt+0x3bf0>
   14cb8:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14cbc:	tst	r0, #1
   14cc0:	beq	14cd4 <close@plt+0x3bf0>
   14cc4:	ldr	r0, [fp, #-56]	; 0xffffffc8
   14cc8:	cmp	r0, #0
   14ccc:	beq	14cd4 <close@plt+0x3bf0>
   14cd0:	b	15630 <close@plt+0x454c>
   14cd4:	b	14cd8 <close@plt+0x3bf4>
   14cd8:	ldr	r0, [fp, #8]
   14cdc:	cmp	r0, #2
   14ce0:	bne	14cf4 <close@plt+0x3c10>
   14ce4:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14ce8:	tst	r0, #1
   14cec:	beq	14cf4 <close@plt+0x3c10>
   14cf0:	b	1589c <close@plt+0x47b8>
   14cf4:	b	14cf8 <close@plt+0x3c14>
   14cf8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   14cfc:	tst	r0, #1
   14d00:	beq	14d10 <close@plt+0x3c2c>
   14d04:	ldrb	r0, [fp, #-64]	; 0xffffffc0
   14d08:	strb	r0, [fp, #-63]	; 0xffffffc1
   14d0c:	b	1551c <close@plt+0x4438>
   14d10:	b	154a8 <close@plt+0x43c4>
   14d14:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14d18:	cmn	r0, #1
   14d1c:	bne	14d34 <close@plt+0x3c50>
   14d20:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14d24:	ldrb	r0, [r0, #1]
   14d28:	cmp	r0, #0
   14d2c:	beq	14d44 <close@plt+0x3c60>
   14d30:	b	14d40 <close@plt+0x3c5c>
   14d34:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14d38:	cmp	r0, #1
   14d3c:	beq	14d44 <close@plt+0x3c60>
   14d40:	b	154a8 <close@plt+0x43c4>
   14d44:	b	14d48 <close@plt+0x3c64>
   14d48:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14d4c:	cmp	r0, #0
   14d50:	beq	14d58 <close@plt+0x3c74>
   14d54:	b	154a8 <close@plt+0x43c4>
   14d58:	b	14d5c <close@plt+0x3c78>
   14d5c:	movw	r0, #1
   14d60:	strb	r0, [fp, #-67]	; 0xffffffbd
   14d64:	ldr	r0, [fp, #8]
   14d68:	cmp	r0, #2
   14d6c:	bne	14d80 <close@plt+0x3c9c>
   14d70:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14d74:	tst	r0, #1
   14d78:	beq	14d80 <close@plt+0x3c9c>
   14d7c:	b	1589c <close@plt+0x47b8>
   14d80:	b	154a8 <close@plt+0x43c4>
   14d84:	movw	r0, #1
   14d88:	strb	r0, [fp, #-61]	; 0xffffffc3
   14d8c:	strb	r0, [fp, #-67]	; 0xffffffbd
   14d90:	ldr	r0, [fp, #8]
   14d94:	cmp	r0, #2
   14d98:	bne	14e78 <close@plt+0x3d94>
   14d9c:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14da0:	tst	r0, #1
   14da4:	beq	14dac <close@plt+0x3cc8>
   14da8:	b	1589c <close@plt+0x47b8>
   14dac:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14db0:	cmp	r0, #0
   14db4:	beq	14dd4 <close@plt+0x3cf0>
   14db8:	ldr	r0, [fp, #-48]	; 0xffffffd0
   14dbc:	cmp	r0, #0
   14dc0:	bne	14dd4 <close@plt+0x3cf0>
   14dc4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   14dc8:	str	r0, [fp, #-48]	; 0xffffffd0
   14dcc:	movw	r0, #0
   14dd0:	str	r0, [fp, #-28]	; 0xffffffe4
   14dd4:	b	14dd8 <close@plt+0x3cf4>
   14dd8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14ddc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14de0:	cmp	r0, r1
   14de4:	bcs	14dfc <close@plt+0x3d18>
   14de8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14dec:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14df0:	add	r0, r0, r1
   14df4:	movw	r1, #39	; 0x27
   14df8:	strb	r1, [r0]
   14dfc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14e00:	add	r0, r0, #1
   14e04:	str	r0, [fp, #-44]	; 0xffffffd4
   14e08:	b	14e0c <close@plt+0x3d28>
   14e0c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14e10:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14e14:	cmp	r0, r1
   14e18:	bcs	14e30 <close@plt+0x3d4c>
   14e1c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14e20:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14e24:	add	r0, r0, r1
   14e28:	movw	r1, #92	; 0x5c
   14e2c:	strb	r1, [r0]
   14e30:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14e34:	add	r0, r0, #1
   14e38:	str	r0, [fp, #-44]	; 0xffffffd4
   14e3c:	b	14e40 <close@plt+0x3d5c>
   14e40:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14e44:	ldr	r1, [fp, #-28]	; 0xffffffe4
   14e48:	cmp	r0, r1
   14e4c:	bcs	14e64 <close@plt+0x3d80>
   14e50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   14e54:	ldr	r1, [fp, #-44]	; 0xffffffd4
   14e58:	add	r0, r0, r1
   14e5c:	movw	r1, #39	; 0x27
   14e60:	strb	r1, [r0]
   14e64:	ldr	r0, [fp, #-44]	; 0xffffffd4
   14e68:	add	r0, r0, #1
   14e6c:	str	r0, [fp, #-44]	; 0xffffffd4
   14e70:	movw	r0, #0
   14e74:	strb	r0, [fp, #-60]	; 0xffffffc4
   14e78:	b	154a8 <close@plt+0x43c4>
   14e7c:	movw	r0, #1
   14e80:	strb	r0, [fp, #-67]	; 0xffffffbd
   14e84:	b	154a8 <close@plt+0x43c4>
   14e88:	ldrb	r0, [fp, #-58]	; 0xffffffc6
   14e8c:	tst	r0, #1
   14e90:	beq	14ed0 <close@plt+0x3dec>
   14e94:	mov	r0, #1
   14e98:	str	r0, [fp, #-72]	; 0xffffffb8
   14e9c:	bl	10fe8 <__ctype_b_loc@plt>
   14ea0:	ldr	r0, [r0]
   14ea4:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   14ea8:	mov	r2, r1
   14eac:	add	r0, r0, r1, lsl #1
   14eb0:	ldrh	r0, [r0]
   14eb4:	and	r0, r0, #16384	; 0x4000
   14eb8:	cmp	r0, #0
   14ebc:	movw	r0, #0
   14ec0:	movne	r0, #1
   14ec4:	and	r0, r0, #1
   14ec8:	strb	r0, [fp, #-73]	; 0xffffffb7
   14ecc:	b	1515c <close@plt+0x4078>
   14ed0:	sub	r0, fp, #84	; 0x54
   14ed4:	movw	r1, #0
   14ed8:	and	r1, r1, #255	; 0xff
   14edc:	movw	r2, #8
   14ee0:	bl	11048 <memset@plt>
   14ee4:	movw	r0, #0
   14ee8:	str	r0, [fp, #-72]	; 0xffffffb8
   14eec:	movw	r0, #1
   14ef0:	strb	r0, [fp, #-73]	; 0xffffffb7
   14ef4:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14ef8:	cmn	r0, #1
   14efc:	bne	14f0c <close@plt+0x3e28>
   14f00:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14f04:	bl	1100c <strlen@plt>
   14f08:	str	r0, [fp, #-36]	; 0xffffffdc
   14f0c:	b	14f10 <close@plt+0x3e2c>
   14f10:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14f14:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14f18:	ldr	r2, [fp, #-72]	; 0xffffffb8
   14f1c:	add	r1, r1, r2
   14f20:	add	r1, r0, r1
   14f24:	ldr	r0, [fp, #-36]	; 0xffffffdc
   14f28:	ldr	r2, [fp, #-40]	; 0xffffffd8
   14f2c:	ldr	r3, [fp, #-72]	; 0xffffffb8
   14f30:	add	r2, r2, r3
   14f34:	sub	r2, r0, r2
   14f38:	add	r0, sp, #88	; 0x58
   14f3c:	sub	r3, fp, #84	; 0x54
   14f40:	bl	1a55c <close@plt+0x9478>
   14f44:	str	r0, [sp, #84]	; 0x54
   14f48:	ldr	r0, [sp, #84]	; 0x54
   14f4c:	cmp	r0, #0
   14f50:	bne	14f58 <close@plt+0x3e74>
   14f54:	b	15158 <close@plt+0x4074>
   14f58:	ldr	r0, [sp, #84]	; 0x54
   14f5c:	cmn	r0, #1
   14f60:	bne	14f70 <close@plt+0x3e8c>
   14f64:	movw	r0, #0
   14f68:	strb	r0, [fp, #-73]	; 0xffffffb7
   14f6c:	b	15158 <close@plt+0x4074>
   14f70:	ldr	r0, [sp, #84]	; 0x54
   14f74:	cmn	r0, #2
   14f78:	bne	14fec <close@plt+0x3f08>
   14f7c:	movw	r0, #0
   14f80:	strb	r0, [fp, #-73]	; 0xffffffb7
   14f84:	ldr	r0, [fp, #-40]	; 0xffffffd8
   14f88:	ldr	r1, [fp, #-72]	; 0xffffffb8
   14f8c:	add	r0, r0, r1
   14f90:	ldr	r1, [fp, #-36]	; 0xffffffdc
   14f94:	cmp	r0, r1
   14f98:	movw	r0, #0
   14f9c:	str	r0, [sp, #24]
   14fa0:	bcs	14fcc <close@plt+0x3ee8>
   14fa4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   14fa8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   14fac:	ldr	r2, [fp, #-72]	; 0xffffffb8
   14fb0:	add	r1, r1, r2
   14fb4:	add	r0, r0, r1
   14fb8:	ldrb	r0, [r0]
   14fbc:	cmp	r0, #0
   14fc0:	movw	r0, #0
   14fc4:	movne	r0, #1
   14fc8:	str	r0, [sp, #24]
   14fcc:	ldr	r0, [sp, #24]
   14fd0:	tst	r0, #1
   14fd4:	beq	14fe8 <close@plt+0x3f04>
   14fd8:	ldr	r0, [fp, #-72]	; 0xffffffb8
   14fdc:	add	r0, r0, #1
   14fe0:	str	r0, [fp, #-72]	; 0xffffffb8
   14fe4:	b	14f84 <close@plt+0x3ea0>
   14fe8:	b	15158 <close@plt+0x4074>
   14fec:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   14ff0:	tst	r0, #1
   14ff4:	beq	15100 <close@plt+0x401c>
   14ff8:	ldr	r0, [fp, #8]
   14ffc:	cmp	r0, #2
   15000:	bne	15100 <close@plt+0x401c>
   15004:	movw	r0, #1
   15008:	str	r0, [sp, #80]	; 0x50
   1500c:	ldr	r0, [sp, #80]	; 0x50
   15010:	ldr	r1, [sp, #84]	; 0x54
   15014:	cmp	r0, r1
   15018:	bcs	150fc <close@plt+0x4018>
   1501c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15020:	ldr	r1, [fp, #-40]	; 0xffffffd8
   15024:	ldr	r2, [fp, #-72]	; 0xffffffb8
   15028:	add	r1, r1, r2
   1502c:	ldr	r2, [sp, #80]	; 0x50
   15030:	add	r1, r1, r2
   15034:	ldrb	r0, [r0, r1]
   15038:	sub	r0, r0, #91	; 0x5b
   1503c:	cmp	r0, #33	; 0x21
   15040:	str	r0, [sp, #20]
   15044:	bhi	150e4 <close@plt+0x4000>
   15048:	add	r0, pc, #8
   1504c:	ldr	r1, [sp, #20]
   15050:	ldr	r0, [r0, r1, lsl #2]
   15054:	mov	pc, r0
   15058:	andeq	r5, r1, r0, ror #1
   1505c:	andeq	r5, r1, r0, ror #1
   15060:	andeq	r5, r1, r4, ror #1
   15064:	andeq	r5, r1, r0, ror #1
   15068:	andeq	r5, r1, r4, ror #1
   1506c:	andeq	r5, r1, r0, ror #1
   15070:	andeq	r5, r1, r4, ror #1
   15074:	andeq	r5, r1, r4, ror #1
   15078:	andeq	r5, r1, r4, ror #1
   1507c:	andeq	r5, r1, r4, ror #1
   15080:	andeq	r5, r1, r4, ror #1
   15084:	andeq	r5, r1, r4, ror #1
   15088:	andeq	r5, r1, r4, ror #1
   1508c:	andeq	r5, r1, r4, ror #1
   15090:	andeq	r5, r1, r4, ror #1
   15094:	andeq	r5, r1, r4, ror #1
   15098:	andeq	r5, r1, r4, ror #1
   1509c:	andeq	r5, r1, r4, ror #1
   150a0:	andeq	r5, r1, r4, ror #1
   150a4:	andeq	r5, r1, r4, ror #1
   150a8:	andeq	r5, r1, r4, ror #1
   150ac:	andeq	r5, r1, r4, ror #1
   150b0:	andeq	r5, r1, r4, ror #1
   150b4:	andeq	r5, r1, r4, ror #1
   150b8:	andeq	r5, r1, r4, ror #1
   150bc:	andeq	r5, r1, r4, ror #1
   150c0:	andeq	r5, r1, r4, ror #1
   150c4:	andeq	r5, r1, r4, ror #1
   150c8:	andeq	r5, r1, r4, ror #1
   150cc:	andeq	r5, r1, r4, ror #1
   150d0:	andeq	r5, r1, r4, ror #1
   150d4:	andeq	r5, r1, r4, ror #1
   150d8:	andeq	r5, r1, r4, ror #1
   150dc:	andeq	r5, r1, r0, ror #1
   150e0:	b	1589c <close@plt+0x47b8>
   150e4:	b	150e8 <close@plt+0x4004>
   150e8:	b	150ec <close@plt+0x4008>
   150ec:	ldr	r0, [sp, #80]	; 0x50
   150f0:	add	r0, r0, #1
   150f4:	str	r0, [sp, #80]	; 0x50
   150f8:	b	1500c <close@plt+0x3f28>
   150fc:	b	15100 <close@plt+0x401c>
   15100:	ldr	r0, [sp, #88]	; 0x58
   15104:	bl	10f28 <iswprint@plt>
   15108:	cmp	r0, #0
   1510c:	bne	15118 <close@plt+0x4034>
   15110:	movw	r0, #0
   15114:	strb	r0, [fp, #-73]	; 0xffffffb7
   15118:	ldr	r0, [sp, #84]	; 0x54
   1511c:	ldr	r1, [fp, #-72]	; 0xffffffb8
   15120:	add	r0, r1, r0
   15124:	str	r0, [fp, #-72]	; 0xffffffb8
   15128:	b	1512c <close@plt+0x4048>
   1512c:	b	15130 <close@plt+0x404c>
   15130:	b	15134 <close@plt+0x4050>
   15134:	sub	r0, fp, #84	; 0x54
   15138:	bl	10eec <mbsinit@plt>
   1513c:	cmp	r0, #0
   15140:	movw	r0, #0
   15144:	movne	r0, #1
   15148:	mvn	r1, #0
   1514c:	eor	r0, r0, r1
   15150:	tst	r0, #1
   15154:	bne	14f10 <close@plt+0x3e2c>
   15158:	b	1515c <close@plt+0x4078>
   1515c:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   15160:	and	r0, r0, #1
   15164:	strb	r0, [fp, #-67]	; 0xffffffbd
   15168:	ldr	r0, [fp, #-72]	; 0xffffffb8
   1516c:	movw	r1, #1
   15170:	cmp	r1, r0
   15174:	bcc	15190 <close@plt+0x40ac>
   15178:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   1517c:	tst	r0, #1
   15180:	beq	154a4 <close@plt+0x43c0>
   15184:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   15188:	tst	r0, #1
   1518c:	bne	154a4 <close@plt+0x43c0>
   15190:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15194:	ldr	r1, [fp, #-72]	; 0xffffffb8
   15198:	add	r0, r0, r1
   1519c:	str	r0, [sp, #76]	; 0x4c
   151a0:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   151a4:	tst	r0, #1
   151a8:	beq	15358 <close@plt+0x4274>
   151ac:	ldrb	r0, [fp, #-73]	; 0xffffffb7
   151b0:	tst	r0, #1
   151b4:	bne	15358 <close@plt+0x4274>
   151b8:	b	151bc <close@plt+0x40d8>
   151bc:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   151c0:	tst	r0, #1
   151c4:	beq	151cc <close@plt+0x40e8>
   151c8:	b	1589c <close@plt+0x47b8>
   151cc:	movw	r0, #1
   151d0:	strb	r0, [fp, #-66]	; 0xffffffbe
   151d4:	ldr	r0, [fp, #8]
   151d8:	cmp	r0, #2
   151dc:	bne	15290 <close@plt+0x41ac>
   151e0:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   151e4:	tst	r0, #1
   151e8:	bne	15290 <close@plt+0x41ac>
   151ec:	b	151f0 <close@plt+0x410c>
   151f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   151f4:	ldr	r1, [fp, #-28]	; 0xffffffe4
   151f8:	cmp	r0, r1
   151fc:	bcs	15214 <close@plt+0x4130>
   15200:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15204:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15208:	add	r0, r0, r1
   1520c:	movw	r1, #39	; 0x27
   15210:	strb	r1, [r0]
   15214:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15218:	add	r0, r0, #1
   1521c:	str	r0, [fp, #-44]	; 0xffffffd4
   15220:	b	15224 <close@plt+0x4140>
   15224:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15228:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1522c:	cmp	r0, r1
   15230:	bcs	15248 <close@plt+0x4164>
   15234:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15238:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1523c:	add	r0, r0, r1
   15240:	movw	r1, #36	; 0x24
   15244:	strb	r1, [r0]
   15248:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1524c:	add	r0, r0, #1
   15250:	str	r0, [fp, #-44]	; 0xffffffd4
   15254:	b	15258 <close@plt+0x4174>
   15258:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1525c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15260:	cmp	r0, r1
   15264:	bcs	1527c <close@plt+0x4198>
   15268:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1526c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15270:	add	r0, r0, r1
   15274:	movw	r1, #39	; 0x27
   15278:	strb	r1, [r0]
   1527c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15280:	add	r0, r0, #1
   15284:	str	r0, [fp, #-44]	; 0xffffffd4
   15288:	movw	r0, #1
   1528c:	strb	r0, [fp, #-60]	; 0xffffffc4
   15290:	b	15294 <close@plt+0x41b0>
   15294:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15298:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1529c:	cmp	r0, r1
   152a0:	bcs	152b8 <close@plt+0x41d4>
   152a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   152a8:	ldr	r1, [fp, #-44]	; 0xffffffd4
   152ac:	add	r0, r0, r1
   152b0:	movw	r1, #92	; 0x5c
   152b4:	strb	r1, [r0]
   152b8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152bc:	add	r0, r0, #1
   152c0:	str	r0, [fp, #-44]	; 0xffffffd4
   152c4:	b	152c8 <close@plt+0x41e4>
   152c8:	b	152cc <close@plt+0x41e8>
   152cc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152d0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   152d4:	cmp	r0, r1
   152d8:	bcs	152f8 <close@plt+0x4214>
   152dc:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   152e0:	asr	r0, r0, #6
   152e4:	add	r0, r0, #48	; 0x30
   152e8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   152ec:	ldr	r2, [fp, #-44]	; 0xffffffd4
   152f0:	add	r1, r1, r2
   152f4:	strb	r0, [r1]
   152f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   152fc:	add	r0, r0, #1
   15300:	str	r0, [fp, #-44]	; 0xffffffd4
   15304:	b	15308 <close@plt+0x4224>
   15308:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1530c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15310:	cmp	r0, r1
   15314:	bcs	15338 <close@plt+0x4254>
   15318:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   1531c:	asr	r0, r0, #3
   15320:	and	r0, r0, #7
   15324:	add	r0, r0, #48	; 0x30
   15328:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1532c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   15330:	add	r1, r1, r2
   15334:	strb	r0, [r1]
   15338:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1533c:	add	r0, r0, #1
   15340:	str	r0, [fp, #-44]	; 0xffffffd4
   15344:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   15348:	and	r0, r0, #7
   1534c:	add	r0, r0, #48	; 0x30
   15350:	strb	r0, [fp, #-63]	; 0xffffffc1
   15354:	b	153a4 <close@plt+0x42c0>
   15358:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   1535c:	tst	r0, #1
   15360:	beq	153a0 <close@plt+0x42bc>
   15364:	b	15368 <close@plt+0x4284>
   15368:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1536c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15370:	cmp	r0, r1
   15374:	bcs	1538c <close@plt+0x42a8>
   15378:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1537c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15380:	add	r0, r0, r1
   15384:	movw	r1, #92	; 0x5c
   15388:	strb	r1, [r0]
   1538c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15390:	add	r0, r0, #1
   15394:	str	r0, [fp, #-44]	; 0xffffffd4
   15398:	movw	r0, #0
   1539c:	strb	r0, [fp, #-65]	; 0xffffffbf
   153a0:	b	153a4 <close@plt+0x42c0>
   153a4:	ldr	r0, [sp, #76]	; 0x4c
   153a8:	ldr	r1, [fp, #-40]	; 0xffffffd8
   153ac:	add	r1, r1, #1
   153b0:	cmp	r0, r1
   153b4:	bhi	153bc <close@plt+0x42d8>
   153b8:	b	154a0 <close@plt+0x43bc>
   153bc:	b	153c0 <close@plt+0x42dc>
   153c0:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   153c4:	tst	r0, #1
   153c8:	beq	15448 <close@plt+0x4364>
   153cc:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   153d0:	tst	r0, #1
   153d4:	bne	15448 <close@plt+0x4364>
   153d8:	b	153dc <close@plt+0x42f8>
   153dc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   153e0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   153e4:	cmp	r0, r1
   153e8:	bcs	15400 <close@plt+0x431c>
   153ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   153f0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   153f4:	add	r0, r0, r1
   153f8:	movw	r1, #39	; 0x27
   153fc:	strb	r1, [r0]
   15400:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15404:	add	r0, r0, #1
   15408:	str	r0, [fp, #-44]	; 0xffffffd4
   1540c:	b	15410 <close@plt+0x432c>
   15410:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15414:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15418:	cmp	r0, r1
   1541c:	bcs	15434 <close@plt+0x4350>
   15420:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15424:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15428:	add	r0, r0, r1
   1542c:	movw	r1, #39	; 0x27
   15430:	strb	r1, [r0]
   15434:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15438:	add	r0, r0, #1
   1543c:	str	r0, [fp, #-44]	; 0xffffffd4
   15440:	movw	r0, #0
   15444:	strb	r0, [fp, #-60]	; 0xffffffc4
   15448:	b	1544c <close@plt+0x4368>
   1544c:	b	15450 <close@plt+0x436c>
   15450:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15454:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15458:	cmp	r0, r1
   1545c:	bcs	15474 <close@plt+0x4390>
   15460:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   15464:	ldr	r1, [fp, #-24]	; 0xffffffe8
   15468:	ldr	r2, [fp, #-44]	; 0xffffffd4
   1546c:	add	r1, r1, r2
   15470:	strb	r0, [r1]
   15474:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15478:	add	r0, r0, #1
   1547c:	str	r0, [fp, #-44]	; 0xffffffd4
   15480:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15484:	ldr	r1, [fp, #-40]	; 0xffffffd8
   15488:	add	r1, r1, #1
   1548c:	str	r1, [fp, #-40]	; 0xffffffd8
   15490:	add	r0, r0, r1
   15494:	ldrb	r0, [r0]
   15498:	strb	r0, [fp, #-63]	; 0xffffffc1
   1549c:	b	151a0 <close@plt+0x40bc>
   154a0:	b	15630 <close@plt+0x454c>
   154a4:	b	154a8 <close@plt+0x43c4>
   154a8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   154ac:	tst	r0, #1
   154b0:	beq	154c0 <close@plt+0x43dc>
   154b4:	ldr	r0, [fp, #8]
   154b8:	cmp	r0, #2
   154bc:	bne	154cc <close@plt+0x43e8>
   154c0:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   154c4:	tst	r0, #1
   154c8:	beq	15508 <close@plt+0x4424>
   154cc:	ldr	r0, [fp, #16]
   154d0:	movw	r1, #0
   154d4:	cmp	r0, r1
   154d8:	beq	15508 <close@plt+0x4424>
   154dc:	ldr	r0, [fp, #16]
   154e0:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   154e4:	lsr	r1, r1, #5
   154e8:	add	r0, r0, r1, lsl #2
   154ec:	ldr	r0, [r0]
   154f0:	ldrb	r1, [fp, #-63]	; 0xffffffc1
   154f4:	and	r1, r1, #31
   154f8:	lsr	r0, r0, r1
   154fc:	and	r0, r0, #1
   15500:	cmp	r0, #0
   15504:	bne	15518 <close@plt+0x4434>
   15508:	ldrb	r0, [fp, #-65]	; 0xffffffbf
   1550c:	tst	r0, #1
   15510:	bne	15518 <close@plt+0x4434>
   15514:	b	15630 <close@plt+0x454c>
   15518:	b	1551c <close@plt+0x4438>
   1551c:	b	15520 <close@plt+0x443c>
   15520:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   15524:	tst	r0, #1
   15528:	beq	15530 <close@plt+0x444c>
   1552c:	b	1589c <close@plt+0x47b8>
   15530:	movw	r0, #1
   15534:	strb	r0, [fp, #-66]	; 0xffffffbe
   15538:	ldr	r0, [fp, #8]
   1553c:	cmp	r0, #2
   15540:	bne	155f4 <close@plt+0x4510>
   15544:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   15548:	tst	r0, #1
   1554c:	bne	155f4 <close@plt+0x4510>
   15550:	b	15554 <close@plt+0x4470>
   15554:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15558:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1555c:	cmp	r0, r1
   15560:	bcs	15578 <close@plt+0x4494>
   15564:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15568:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1556c:	add	r0, r0, r1
   15570:	movw	r1, #39	; 0x27
   15574:	strb	r1, [r0]
   15578:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1557c:	add	r0, r0, #1
   15580:	str	r0, [fp, #-44]	; 0xffffffd4
   15584:	b	15588 <close@plt+0x44a4>
   15588:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1558c:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15590:	cmp	r0, r1
   15594:	bcs	155ac <close@plt+0x44c8>
   15598:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1559c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   155a0:	add	r0, r0, r1
   155a4:	movw	r1, #36	; 0x24
   155a8:	strb	r1, [r0]
   155ac:	ldr	r0, [fp, #-44]	; 0xffffffd4
   155b0:	add	r0, r0, #1
   155b4:	str	r0, [fp, #-44]	; 0xffffffd4
   155b8:	b	155bc <close@plt+0x44d8>
   155bc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   155c0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   155c4:	cmp	r0, r1
   155c8:	bcs	155e0 <close@plt+0x44fc>
   155cc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   155d0:	ldr	r1, [fp, #-44]	; 0xffffffd4
   155d4:	add	r0, r0, r1
   155d8:	movw	r1, #39	; 0x27
   155dc:	strb	r1, [r0]
   155e0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   155e4:	add	r0, r0, #1
   155e8:	str	r0, [fp, #-44]	; 0xffffffd4
   155ec:	movw	r0, #1
   155f0:	strb	r0, [fp, #-60]	; 0xffffffc4
   155f4:	b	155f8 <close@plt+0x4514>
   155f8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   155fc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15600:	cmp	r0, r1
   15604:	bcs	1561c <close@plt+0x4538>
   15608:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1560c:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15610:	add	r0, r0, r1
   15614:	movw	r1, #92	; 0x5c
   15618:	strb	r1, [r0]
   1561c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15620:	add	r0, r0, #1
   15624:	str	r0, [fp, #-44]	; 0xffffffd4
   15628:	b	1562c <close@plt+0x4548>
   1562c:	b	15630 <close@plt+0x454c>
   15630:	b	15634 <close@plt+0x4550>
   15634:	ldrb	r0, [fp, #-60]	; 0xffffffc4
   15638:	tst	r0, #1
   1563c:	beq	156bc <close@plt+0x45d8>
   15640:	ldrb	r0, [fp, #-66]	; 0xffffffbe
   15644:	tst	r0, #1
   15648:	bne	156bc <close@plt+0x45d8>
   1564c:	b	15650 <close@plt+0x456c>
   15650:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15654:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15658:	cmp	r0, r1
   1565c:	bcs	15674 <close@plt+0x4590>
   15660:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15664:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15668:	add	r0, r0, r1
   1566c:	movw	r1, #39	; 0x27
   15670:	strb	r1, [r0]
   15674:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15678:	add	r0, r0, #1
   1567c:	str	r0, [fp, #-44]	; 0xffffffd4
   15680:	b	15684 <close@plt+0x45a0>
   15684:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15688:	ldr	r1, [fp, #-28]	; 0xffffffe4
   1568c:	cmp	r0, r1
   15690:	bcs	156a8 <close@plt+0x45c4>
   15694:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15698:	ldr	r1, [fp, #-44]	; 0xffffffd4
   1569c:	add	r0, r0, r1
   156a0:	movw	r1, #39	; 0x27
   156a4:	strb	r1, [r0]
   156a8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   156ac:	add	r0, r0, #1
   156b0:	str	r0, [fp, #-44]	; 0xffffffd4
   156b4:	movw	r0, #0
   156b8:	strb	r0, [fp, #-60]	; 0xffffffc4
   156bc:	b	156c0 <close@plt+0x45dc>
   156c0:	b	156c4 <close@plt+0x45e0>
   156c4:	ldr	r0, [fp, #-44]	; 0xffffffd4
   156c8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   156cc:	cmp	r0, r1
   156d0:	bcs	156e8 <close@plt+0x4604>
   156d4:	ldrb	r0, [fp, #-63]	; 0xffffffc1
   156d8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   156dc:	ldr	r2, [fp, #-44]	; 0xffffffd4
   156e0:	add	r1, r1, r2
   156e4:	strb	r0, [r1]
   156e8:	ldr	r0, [fp, #-44]	; 0xffffffd4
   156ec:	add	r0, r0, #1
   156f0:	str	r0, [fp, #-44]	; 0xffffffd4
   156f4:	ldrb	r0, [fp, #-67]	; 0xffffffbd
   156f8:	tst	r0, #1
   156fc:	bne	15708 <close@plt+0x4624>
   15700:	movw	r0, #0
   15704:	strb	r0, [fp, #-62]	; 0xffffffc2
   15708:	b	1570c <close@plt+0x4628>
   1570c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15710:	add	r0, r0, #1
   15714:	str	r0, [fp, #-40]	; 0xffffffd8
   15718:	b	144c4 <close@plt+0x33e0>
   1571c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15720:	cmp	r0, #0
   15724:	bne	15744 <close@plt+0x4660>
   15728:	ldr	r0, [fp, #8]
   1572c:	cmp	r0, #2
   15730:	bne	15744 <close@plt+0x4660>
   15734:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   15738:	tst	r0, #1
   1573c:	beq	15744 <close@plt+0x4660>
   15740:	b	1589c <close@plt+0x47b8>
   15744:	ldr	r0, [fp, #8]
   15748:	cmp	r0, #2
   1574c:	bne	157ec <close@plt+0x4708>
   15750:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   15754:	tst	r0, #1
   15758:	bne	157ec <close@plt+0x4708>
   1575c:	ldrb	r0, [fp, #-61]	; 0xffffffc3
   15760:	tst	r0, #1
   15764:	beq	157ec <close@plt+0x4708>
   15768:	ldrb	r0, [fp, #-62]	; 0xffffffc2
   1576c:	tst	r0, #1
   15770:	beq	157b8 <close@plt+0x46d4>
   15774:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15778:	ldr	r1, [fp, #-48]	; 0xffffffd0
   1577c:	ldr	r2, [fp, #-32]	; 0xffffffe0
   15780:	ldr	r3, [fp, #-36]	; 0xffffffdc
   15784:	ldr	ip, [fp, #12]
   15788:	ldr	lr, [fp, #16]
   1578c:	ldr	r4, [fp, #20]
   15790:	ldr	r5, [fp, #24]
   15794:	movw	r6, #5
   15798:	str	r6, [sp]
   1579c:	str	ip, [sp, #4]
   157a0:	str	lr, [sp, #8]
   157a4:	str	r4, [sp, #12]
   157a8:	str	r5, [sp, #16]
   157ac:	bl	141dc <close@plt+0x30f8>
   157b0:	str	r0, [fp, #-20]	; 0xffffffec
   157b4:	b	15904 <close@plt+0x4820>
   157b8:	ldr	r0, [fp, #-28]	; 0xffffffe4
   157bc:	cmp	r0, #0
   157c0:	bne	157e4 <close@plt+0x4700>
   157c4:	ldr	r0, [fp, #-48]	; 0xffffffd0
   157c8:	cmp	r0, #0
   157cc:	beq	157e4 <close@plt+0x4700>
   157d0:	ldr	r0, [fp, #-48]	; 0xffffffd0
   157d4:	str	r0, [fp, #-28]	; 0xffffffe4
   157d8:	movw	r0, #0
   157dc:	str	r0, [fp, #-44]	; 0xffffffd4
   157e0:	b	14284 <close@plt+0x31a0>
   157e4:	b	157e8 <close@plt+0x4704>
   157e8:	b	157ec <close@plt+0x4708>
   157ec:	ldr	r0, [fp, #-52]	; 0xffffffcc
   157f0:	movw	r1, #0
   157f4:	cmp	r0, r1
   157f8:	beq	1586c <close@plt+0x4788>
   157fc:	ldrb	r0, [fp, #-59]	; 0xffffffc5
   15800:	tst	r0, #1
   15804:	bne	1586c <close@plt+0x4788>
   15808:	b	1580c <close@plt+0x4728>
   1580c:	ldr	r0, [fp, #-52]	; 0xffffffcc
   15810:	ldrsb	r0, [r0]
   15814:	cmp	r0, #0
   15818:	beq	15868 <close@plt+0x4784>
   1581c:	b	15820 <close@plt+0x473c>
   15820:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15824:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15828:	cmp	r0, r1
   1582c:	bcs	15848 <close@plt+0x4764>
   15830:	ldr	r0, [fp, #-52]	; 0xffffffcc
   15834:	ldrb	r0, [r0]
   15838:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1583c:	ldr	r2, [fp, #-44]	; 0xffffffd4
   15840:	add	r1, r1, r2
   15844:	strb	r0, [r1]
   15848:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1584c:	add	r0, r0, #1
   15850:	str	r0, [fp, #-44]	; 0xffffffd4
   15854:	b	15858 <close@plt+0x4774>
   15858:	ldr	r0, [fp, #-52]	; 0xffffffcc
   1585c:	add	r0, r0, #1
   15860:	str	r0, [fp, #-52]	; 0xffffffcc
   15864:	b	1580c <close@plt+0x4728>
   15868:	b	1586c <close@plt+0x4788>
   1586c:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15870:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15874:	cmp	r0, r1
   15878:	bcs	15890 <close@plt+0x47ac>
   1587c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   15880:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15884:	add	r0, r0, r1
   15888:	movw	r1, #0
   1588c:	strb	r1, [r0]
   15890:	ldr	r0, [fp, #-44]	; 0xffffffd4
   15894:	str	r0, [fp, #-20]	; 0xffffffec
   15898:	b	15904 <close@plt+0x4820>
   1589c:	ldr	r0, [fp, #8]
   158a0:	cmp	r0, #2
   158a4:	bne	158bc <close@plt+0x47d8>
   158a8:	ldrb	r0, [fp, #-57]	; 0xffffffc7
   158ac:	tst	r0, #1
   158b0:	beq	158bc <close@plt+0x47d8>
   158b4:	movw	r0, #4
   158b8:	str	r0, [fp, #8]
   158bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   158c0:	ldr	r1, [fp, #-28]	; 0xffffffe4
   158c4:	ldr	r2, [fp, #-32]	; 0xffffffe0
   158c8:	ldr	r3, [fp, #-36]	; 0xffffffdc
   158cc:	ldr	ip, [fp, #8]
   158d0:	ldr	lr, [fp, #12]
   158d4:	mvn	r4, #2
   158d8:	and	lr, lr, r4
   158dc:	ldr	r4, [fp, #20]
   158e0:	ldr	r5, [fp, #24]
   158e4:	str	ip, [sp]
   158e8:	str	lr, [sp, #4]
   158ec:	movw	ip, #0
   158f0:	str	ip, [sp, #8]
   158f4:	str	r4, [sp, #12]
   158f8:	str	r5, [sp, #16]
   158fc:	bl	141dc <close@plt+0x30f8>
   15900:	str	r0, [fp, #-20]	; 0xffffffec
   15904:	ldr	r0, [fp, #-20]	; 0xffffffec
   15908:	sub	sp, fp, #16
   1590c:	pop	{r4, r5, r6, sl, fp, pc}
   15910:	push	{fp, lr}
   15914:	mov	fp, sp
   15918:	sub	sp, sp, #16
   1591c:	str	r0, [fp, #-4]
   15920:	str	r1, [sp, #8]
   15924:	str	r2, [sp, #4]
   15928:	ldr	r0, [fp, #-4]
   1592c:	ldr	r1, [sp, #8]
   15930:	ldr	r3, [sp, #4]
   15934:	movw	r2, #0
   15938:	bl	15944 <close@plt+0x4860>
   1593c:	mov	sp, fp
   15940:	pop	{fp, pc}
   15944:	push	{r4, r5, r6, sl, fp, lr}
   15948:	add	fp, sp, #16
   1594c:	sub	sp, sp, #80	; 0x50
   15950:	str	r0, [fp, #-20]	; 0xffffffec
   15954:	str	r1, [fp, #-24]	; 0xffffffe8
   15958:	str	r2, [fp, #-28]	; 0xffffffe4
   1595c:	str	r3, [fp, #-32]	; 0xffffffe0
   15960:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15964:	movw	r1, #0
   15968:	cmp	r0, r1
   1596c:	beq	1597c <close@plt+0x4898>
   15970:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15974:	str	r0, [sp, #40]	; 0x28
   15978:	b	1598c <close@plt+0x48a8>
   1597c:	movw	r0, #57752	; 0xe198
   15980:	movt	r0, #2
   15984:	str	r0, [sp, #40]	; 0x28
   15988:	b	1598c <close@plt+0x48a8>
   1598c:	ldr	r0, [sp, #40]	; 0x28
   15990:	str	r0, [fp, #-36]	; 0xffffffdc
   15994:	bl	11030 <__errno_location@plt>
   15998:	ldr	r0, [r0]
   1599c:	str	r0, [fp, #-40]	; 0xffffffd8
   159a0:	ldr	r0, [fp, #-36]	; 0xffffffdc
   159a4:	ldr	r0, [r0, #4]
   159a8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   159ac:	movw	r2, #0
   159b0:	cmp	r1, r2
   159b4:	movw	r1, #0
   159b8:	movne	r1, #1
   159bc:	tst	r1, #1
   159c0:	mov	r1, r2
   159c4:	moveq	r1, #1
   159c8:	orr	r0, r0, r1
   159cc:	str	r0, [fp, #-44]	; 0xffffffd4
   159d0:	ldr	r0, [fp, #-20]	; 0xffffffec
   159d4:	ldr	r3, [fp, #-24]	; 0xffffffe8
   159d8:	ldr	r1, [fp, #-36]	; 0xffffffdc
   159dc:	ldr	r1, [r1]
   159e0:	ldr	ip, [fp, #-44]	; 0xffffffd4
   159e4:	ldr	lr, [fp, #-36]	; 0xffffffdc
   159e8:	add	lr, lr, #8
   159ec:	ldr	r4, [fp, #-36]	; 0xffffffdc
   159f0:	ldr	r4, [r4, #40]	; 0x28
   159f4:	ldr	r5, [fp, #-36]	; 0xffffffdc
   159f8:	ldr	r5, [r5, #44]	; 0x2c
   159fc:	str	r0, [sp, #36]	; 0x24
   15a00:	mov	r0, r2
   15a04:	str	r1, [sp, #32]
   15a08:	mov	r1, r2
   15a0c:	ldr	r2, [sp, #36]	; 0x24
   15a10:	ldr	r6, [sp, #32]
   15a14:	str	r6, [sp]
   15a18:	str	ip, [sp, #4]
   15a1c:	str	lr, [sp, #8]
   15a20:	str	r4, [sp, #12]
   15a24:	str	r5, [sp, #16]
   15a28:	bl	141dc <close@plt+0x30f8>
   15a2c:	add	r0, r0, #1
   15a30:	str	r0, [sp, #48]	; 0x30
   15a34:	ldr	r0, [sp, #48]	; 0x30
   15a38:	bl	16fcc <close@plt+0x5ee8>
   15a3c:	str	r0, [sp, #44]	; 0x2c
   15a40:	ldr	r0, [sp, #44]	; 0x2c
   15a44:	ldr	r1, [sp, #48]	; 0x30
   15a48:	ldr	r2, [fp, #-20]	; 0xffffffec
   15a4c:	ldr	r3, [fp, #-24]	; 0xffffffe8
   15a50:	ldr	ip, [fp, #-36]	; 0xffffffdc
   15a54:	ldr	ip, [ip]
   15a58:	ldr	lr, [fp, #-44]	; 0xffffffd4
   15a5c:	ldr	r4, [fp, #-36]	; 0xffffffdc
   15a60:	add	r4, r4, #8
   15a64:	ldr	r5, [fp, #-36]	; 0xffffffdc
   15a68:	ldr	r5, [r5, #40]	; 0x28
   15a6c:	ldr	r6, [fp, #-36]	; 0xffffffdc
   15a70:	ldr	r6, [r6, #44]	; 0x2c
   15a74:	str	ip, [sp]
   15a78:	str	lr, [sp, #4]
   15a7c:	str	r4, [sp, #8]
   15a80:	str	r5, [sp, #12]
   15a84:	str	r6, [sp, #16]
   15a88:	bl	141dc <close@plt+0x30f8>
   15a8c:	ldr	r1, [fp, #-40]	; 0xffffffd8
   15a90:	str	r0, [sp, #28]
   15a94:	str	r1, [sp, #24]
   15a98:	bl	11030 <__errno_location@plt>
   15a9c:	ldr	r1, [sp, #24]
   15aa0:	str	r1, [r0]
   15aa4:	ldr	r0, [fp, #-28]	; 0xffffffe4
   15aa8:	movw	r2, #0
   15aac:	cmp	r0, r2
   15ab0:	beq	15ac4 <close@plt+0x49e0>
   15ab4:	ldr	r0, [sp, #48]	; 0x30
   15ab8:	sub	r0, r0, #1
   15abc:	ldr	r1, [fp, #-28]	; 0xffffffe4
   15ac0:	str	r0, [r1]
   15ac4:	ldr	r0, [sp, #44]	; 0x2c
   15ac8:	sub	sp, fp, #16
   15acc:	pop	{r4, r5, r6, sl, fp, pc}
   15ad0:	push	{fp, lr}
   15ad4:	mov	fp, sp
   15ad8:	sub	sp, sp, #8
   15adc:	movw	r0, #57628	; 0xe11c
   15ae0:	movt	r0, #2
   15ae4:	ldr	r0, [r0]
   15ae8:	str	r0, [sp, #4]
   15aec:	movw	r0, #1
   15af0:	str	r0, [sp]
   15af4:	ldr	r0, [sp]
   15af8:	movw	r1, #57632	; 0xe120
   15afc:	movt	r1, #2
   15b00:	ldr	r1, [r1]
   15b04:	cmp	r0, r1
   15b08:	bge	15b30 <close@plt+0x4a4c>
   15b0c:	ldr	r0, [sp, #4]
   15b10:	ldr	r1, [sp]
   15b14:	add	r0, r0, r1, lsl #3
   15b18:	ldr	r0, [r0, #4]
   15b1c:	bl	13c5c <close@plt+0x2b78>
   15b20:	ldr	r0, [sp]
   15b24:	add	r0, r0, #1
   15b28:	str	r0, [sp]
   15b2c:	b	15af4 <close@plt+0x4a10>
   15b30:	ldr	r0, [sp, #4]
   15b34:	ldr	r0, [r0, #4]
   15b38:	movw	r1, #57800	; 0xe1c8
   15b3c:	movt	r1, #2
   15b40:	cmp	r0, r1
   15b44:	beq	15b70 <close@plt+0x4a8c>
   15b48:	ldr	r0, [sp, #4]
   15b4c:	ldr	r0, [r0, #4]
   15b50:	bl	13c5c <close@plt+0x2b78>
   15b54:	movw	r0, #256	; 0x100
   15b58:	movw	r1, #57636	; 0xe124
   15b5c:	movt	r1, #2
   15b60:	str	r0, [r1]
   15b64:	movw	r0, #57800	; 0xe1c8
   15b68:	movt	r0, #2
   15b6c:	str	r0, [r1, #4]
   15b70:	ldr	r0, [sp, #4]
   15b74:	movw	r1, #57636	; 0xe124
   15b78:	movt	r1, #2
   15b7c:	cmp	r0, r1
   15b80:	beq	15ba0 <close@plt+0x4abc>
   15b84:	ldr	r0, [sp, #4]
   15b88:	bl	13c5c <close@plt+0x2b78>
   15b8c:	movw	r0, #57628	; 0xe11c
   15b90:	movt	r0, #2
   15b94:	movw	r1, #57636	; 0xe124
   15b98:	movt	r1, #2
   15b9c:	str	r1, [r0]
   15ba0:	movw	r0, #57632	; 0xe120
   15ba4:	movt	r0, #2
   15ba8:	movw	r1, #1
   15bac:	str	r1, [r0]
   15bb0:	mov	sp, fp
   15bb4:	pop	{fp, pc}
   15bb8:	push	{fp, lr}
   15bbc:	mov	fp, sp
   15bc0:	sub	sp, sp, #8
   15bc4:	str	r0, [sp, #4]
   15bc8:	str	r1, [sp]
   15bcc:	ldr	r0, [sp, #4]
   15bd0:	ldr	r1, [sp]
   15bd4:	mvn	r2, #0
   15bd8:	movw	r3, #57752	; 0xe198
   15bdc:	movt	r3, #2
   15be0:	bl	15bec <close@plt+0x4b08>
   15be4:	mov	sp, fp
   15be8:	pop	{fp, pc}
   15bec:	push	{r4, r5, r6, sl, fp, lr}
   15bf0:	add	fp, sp, #16
   15bf4:	sub	sp, sp, #80	; 0x50
   15bf8:	str	r0, [fp, #-20]	; 0xffffffec
   15bfc:	str	r1, [fp, #-24]	; 0xffffffe8
   15c00:	str	r2, [fp, #-28]	; 0xffffffe4
   15c04:	str	r3, [fp, #-32]	; 0xffffffe0
   15c08:	bl	11030 <__errno_location@plt>
   15c0c:	ldr	r1, [pc, #672]	; 15eb4 <close@plt+0x4dd0>
   15c10:	ldr	r0, [r0]
   15c14:	str	r0, [fp, #-36]	; 0xffffffdc
   15c18:	movw	r0, #57628	; 0xe11c
   15c1c:	movt	r0, #2
   15c20:	ldr	r0, [r0]
   15c24:	str	r0, [fp, #-40]	; 0xffffffd8
   15c28:	str	r1, [fp, #-44]	; 0xffffffd4
   15c2c:	ldr	r0, [fp, #-20]	; 0xffffffec
   15c30:	movw	r1, #0
   15c34:	cmp	r1, r0
   15c38:	bgt	15c4c <close@plt+0x4b68>
   15c3c:	ldr	r0, [fp, #-20]	; 0xffffffec
   15c40:	ldr	r1, [fp, #-44]	; 0xffffffd4
   15c44:	cmp	r0, r1
   15c48:	blt	15c50 <close@plt+0x4b6c>
   15c4c:	bl	110d8 <abort@plt>
   15c50:	movw	r0, #57632	; 0xe120
   15c54:	movt	r0, #2
   15c58:	ldr	r0, [r0]
   15c5c:	ldr	r1, [fp, #-20]	; 0xffffffec
   15c60:	cmp	r0, r1
   15c64:	bgt	15d5c <close@plt+0x4c78>
   15c68:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15c6c:	movw	r1, #57636	; 0xe124
   15c70:	movt	r1, #2
   15c74:	cmp	r0, r1
   15c78:	movw	r0, #0
   15c7c:	moveq	r0, #1
   15c80:	and	r0, r0, #1
   15c84:	strb	r0, [fp, #-45]	; 0xffffffd3
   15c88:	movw	r0, #57632	; 0xe120
   15c8c:	movt	r0, #2
   15c90:	ldr	r0, [r0]
   15c94:	str	r0, [sp, #44]	; 0x2c
   15c98:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   15c9c:	tst	r0, #1
   15ca0:	beq	15cb0 <close@plt+0x4bcc>
   15ca4:	movw	r0, #0
   15ca8:	str	r0, [sp, #24]
   15cac:	b	15cb8 <close@plt+0x4bd4>
   15cb0:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15cb4:	str	r0, [sp, #24]
   15cb8:	ldr	r0, [sp, #24]
   15cbc:	ldr	r1, [fp, #-20]	; 0xffffffec
   15cc0:	movw	r2, #57632	; 0xe120
   15cc4:	movt	r2, #2
   15cc8:	ldr	r2, [r2]
   15ccc:	sub	r1, r1, r2
   15cd0:	add	r2, r1, #1
   15cd4:	ldr	r3, [fp, #-44]	; 0xffffffd4
   15cd8:	add	r1, sp, #44	; 0x2c
   15cdc:	movw	ip, #8
   15ce0:	str	ip, [sp]
   15ce4:	bl	17208 <close@plt+0x6124>
   15ce8:	str	r0, [fp, #-40]	; 0xffffffd8
   15cec:	movw	r1, #57628	; 0xe11c
   15cf0:	movt	r1, #2
   15cf4:	str	r0, [r1]
   15cf8:	ldrb	r0, [fp, #-45]	; 0xffffffd3
   15cfc:	tst	r0, #1
   15d00:	beq	15d20 <close@plt+0x4c3c>
   15d04:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15d08:	movw	r1, #57636	; 0xe124
   15d0c:	movt	r1, #2
   15d10:	ldr	r2, [r1]
   15d14:	str	r2, [r0]
   15d18:	ldr	r1, [r1, #4]
   15d1c:	str	r1, [r0, #4]
   15d20:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15d24:	movw	r1, #57632	; 0xe120
   15d28:	movt	r1, #2
   15d2c:	ldr	r1, [r1]
   15d30:	add	r0, r0, r1, lsl #3
   15d34:	ldr	r2, [sp, #44]	; 0x2c
   15d38:	sub	r1, r2, r1
   15d3c:	lsl	r2, r1, #3
   15d40:	movw	r1, #0
   15d44:	and	r1, r1, #255	; 0xff
   15d48:	bl	11048 <memset@plt>
   15d4c:	ldr	r0, [sp, #44]	; 0x2c
   15d50:	movw	r1, #57632	; 0xe120
   15d54:	movt	r1, #2
   15d58:	str	r0, [r1]
   15d5c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15d60:	ldr	r1, [fp, #-20]	; 0xffffffec
   15d64:	ldr	r0, [r0, r1, lsl #3]
   15d68:	str	r0, [sp, #40]	; 0x28
   15d6c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15d70:	ldr	r1, [fp, #-20]	; 0xffffffec
   15d74:	add	r0, r0, r1, lsl #3
   15d78:	ldr	r0, [r0, #4]
   15d7c:	str	r0, [sp, #36]	; 0x24
   15d80:	ldr	r0, [fp, #-32]	; 0xffffffe0
   15d84:	ldr	r0, [r0, #4]
   15d88:	orr	r0, r0, #1
   15d8c:	str	r0, [sp, #32]
   15d90:	ldr	r0, [sp, #36]	; 0x24
   15d94:	ldr	r1, [sp, #40]	; 0x28
   15d98:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15d9c:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15da0:	ldr	ip, [fp, #-32]	; 0xffffffe0
   15da4:	ldr	ip, [ip]
   15da8:	ldr	lr, [sp, #32]
   15dac:	ldr	r4, [fp, #-32]	; 0xffffffe0
   15db0:	add	r4, r4, #8
   15db4:	ldr	r5, [fp, #-32]	; 0xffffffe0
   15db8:	ldr	r5, [r5, #40]	; 0x28
   15dbc:	ldr	r6, [fp, #-32]	; 0xffffffe0
   15dc0:	ldr	r6, [r6, #44]	; 0x2c
   15dc4:	str	ip, [sp]
   15dc8:	str	lr, [sp, #4]
   15dcc:	str	r4, [sp, #8]
   15dd0:	str	r5, [sp, #12]
   15dd4:	str	r6, [sp, #16]
   15dd8:	bl	141dc <close@plt+0x30f8>
   15ddc:	str	r0, [sp, #28]
   15de0:	ldr	r0, [sp, #40]	; 0x28
   15de4:	ldr	r1, [sp, #28]
   15de8:	cmp	r0, r1
   15dec:	bhi	15e94 <close@plt+0x4db0>
   15df0:	ldr	r0, [sp, #28]
   15df4:	add	r0, r0, #1
   15df8:	str	r0, [sp, #40]	; 0x28
   15dfc:	ldr	r1, [fp, #-40]	; 0xffffffd8
   15e00:	ldr	r2, [fp, #-20]	; 0xffffffec
   15e04:	add	r1, r1, r2, lsl #3
   15e08:	str	r0, [r1]
   15e0c:	ldr	r0, [sp, #36]	; 0x24
   15e10:	movw	r1, #57800	; 0xe1c8
   15e14:	movt	r1, #2
   15e18:	cmp	r0, r1
   15e1c:	beq	15e28 <close@plt+0x4d44>
   15e20:	ldr	r0, [sp, #36]	; 0x24
   15e24:	bl	13c5c <close@plt+0x2b78>
   15e28:	ldr	r0, [sp, #40]	; 0x28
   15e2c:	bl	16fcc <close@plt+0x5ee8>
   15e30:	mov	r1, r0
   15e34:	str	r0, [sp, #36]	; 0x24
   15e38:	ldr	r0, [fp, #-40]	; 0xffffffd8
   15e3c:	ldr	r2, [fp, #-20]	; 0xffffffec
   15e40:	add	r0, r0, r2, lsl #3
   15e44:	str	r1, [r0, #4]
   15e48:	ldr	r0, [sp, #36]	; 0x24
   15e4c:	ldr	r1, [sp, #40]	; 0x28
   15e50:	ldr	r2, [fp, #-24]	; 0xffffffe8
   15e54:	ldr	r3, [fp, #-28]	; 0xffffffe4
   15e58:	ldr	ip, [fp, #-32]	; 0xffffffe0
   15e5c:	ldr	ip, [ip]
   15e60:	ldr	lr, [sp, #32]
   15e64:	ldr	r4, [fp, #-32]	; 0xffffffe0
   15e68:	add	r4, r4, #8
   15e6c:	ldr	r5, [fp, #-32]	; 0xffffffe0
   15e70:	ldr	r5, [r5, #40]	; 0x28
   15e74:	ldr	r6, [fp, #-32]	; 0xffffffe0
   15e78:	ldr	r6, [r6, #44]	; 0x2c
   15e7c:	str	ip, [sp]
   15e80:	str	lr, [sp, #4]
   15e84:	str	r4, [sp, #8]
   15e88:	str	r5, [sp, #12]
   15e8c:	str	r6, [sp, #16]
   15e90:	bl	141dc <close@plt+0x30f8>
   15e94:	ldr	r0, [fp, #-36]	; 0xffffffdc
   15e98:	str	r0, [sp, #20]
   15e9c:	bl	11030 <__errno_location@plt>
   15ea0:	ldr	r1, [sp, #20]
   15ea4:	str	r1, [r0]
   15ea8:	ldr	r0, [sp, #36]	; 0x24
   15eac:	sub	sp, fp, #16
   15eb0:	pop	{r4, r5, r6, sl, fp, pc}
   15eb4:	svcvc	0x00ffffff
   15eb8:	push	{fp, lr}
   15ebc:	mov	fp, sp
   15ec0:	sub	sp, sp, #16
   15ec4:	str	r0, [fp, #-4]
   15ec8:	str	r1, [sp, #8]
   15ecc:	str	r2, [sp, #4]
   15ed0:	ldr	r0, [fp, #-4]
   15ed4:	ldr	r1, [sp, #8]
   15ed8:	ldr	r2, [sp, #4]
   15edc:	movw	r3, #57752	; 0xe198
   15ee0:	movt	r3, #2
   15ee4:	bl	15bec <close@plt+0x4b08>
   15ee8:	mov	sp, fp
   15eec:	pop	{fp, pc}
   15ef0:	push	{fp, lr}
   15ef4:	mov	fp, sp
   15ef8:	sub	sp, sp, #8
   15efc:	str	r0, [sp, #4]
   15f00:	ldr	r1, [sp, #4]
   15f04:	movw	r0, #0
   15f08:	bl	15bb8 <close@plt+0x4ad4>
   15f0c:	mov	sp, fp
   15f10:	pop	{fp, pc}
   15f14:	push	{fp, lr}
   15f18:	mov	fp, sp
   15f1c:	sub	sp, sp, #8
   15f20:	str	r0, [sp, #4]
   15f24:	str	r1, [sp]
   15f28:	ldr	r1, [sp, #4]
   15f2c:	ldr	r2, [sp]
   15f30:	movw	r0, #0
   15f34:	bl	15eb8 <close@plt+0x4dd4>
   15f38:	mov	sp, fp
   15f3c:	pop	{fp, pc}
   15f40:	push	{fp, lr}
   15f44:	mov	fp, sp
   15f48:	sub	sp, sp, #64	; 0x40
   15f4c:	str	r0, [fp, #-4]
   15f50:	str	r1, [fp, #-8]
   15f54:	str	r2, [fp, #-12]
   15f58:	ldr	r1, [fp, #-8]
   15f5c:	add	r0, sp, #4
   15f60:	bl	15f80 <close@plt+0x4e9c>
   15f64:	ldr	r0, [fp, #-4]
   15f68:	ldr	r1, [fp, #-12]
   15f6c:	mvn	r2, #0
   15f70:	add	r3, sp, #4
   15f74:	bl	15bec <close@plt+0x4b08>
   15f78:	mov	sp, fp
   15f7c:	pop	{fp, pc}
   15f80:	push	{fp, lr}
   15f84:	mov	fp, sp
   15f88:	sub	sp, sp, #8
   15f8c:	str	r1, [sp, #4]
   15f90:	mov	r1, r0
   15f94:	str	r0, [sp]
   15f98:	mov	r0, r1
   15f9c:	movw	r1, #0
   15fa0:	and	r1, r1, #255	; 0xff
   15fa4:	movw	r2, #48	; 0x30
   15fa8:	bl	11048 <memset@plt>
   15fac:	ldr	r0, [sp, #4]
   15fb0:	cmp	r0, #10
   15fb4:	bne	15fbc <close@plt+0x4ed8>
   15fb8:	bl	110d8 <abort@plt>
   15fbc:	ldr	r0, [sp, #4]
   15fc0:	ldr	r1, [sp]
   15fc4:	str	r0, [r1]
   15fc8:	mov	sp, fp
   15fcc:	pop	{fp, pc}
   15fd0:	push	{fp, lr}
   15fd4:	mov	fp, sp
   15fd8:	sub	sp, sp, #64	; 0x40
   15fdc:	str	r0, [fp, #-4]
   15fe0:	str	r1, [fp, #-8]
   15fe4:	str	r2, [fp, #-12]
   15fe8:	str	r3, [fp, #-16]
   15fec:	ldr	r1, [fp, #-8]
   15ff0:	mov	r0, sp
   15ff4:	bl	15f80 <close@plt+0x4e9c>
   15ff8:	ldr	r0, [fp, #-4]
   15ffc:	ldr	r1, [fp, #-12]
   16000:	ldr	r2, [fp, #-16]
   16004:	mov	r3, sp
   16008:	bl	15bec <close@plt+0x4b08>
   1600c:	mov	sp, fp
   16010:	pop	{fp, pc}
   16014:	push	{fp, lr}
   16018:	mov	fp, sp
   1601c:	sub	sp, sp, #8
   16020:	str	r0, [sp, #4]
   16024:	str	r1, [sp]
   16028:	ldr	r1, [sp, #4]
   1602c:	ldr	r2, [sp]
   16030:	movw	r0, #0
   16034:	bl	15f40 <close@plt+0x4e5c>
   16038:	mov	sp, fp
   1603c:	pop	{fp, pc}
   16040:	push	{fp, lr}
   16044:	mov	fp, sp
   16048:	sub	sp, sp, #16
   1604c:	str	r0, [fp, #-4]
   16050:	str	r1, [sp, #8]
   16054:	str	r2, [sp, #4]
   16058:	ldr	r1, [fp, #-4]
   1605c:	ldr	r2, [sp, #8]
   16060:	ldr	r3, [sp, #4]
   16064:	movw	r0, #0
   16068:	bl	15fd0 <close@plt+0x4eec>
   1606c:	mov	sp, fp
   16070:	pop	{fp, pc}
   16074:	push	{fp, lr}
   16078:	mov	fp, sp
   1607c:	sub	sp, sp, #72	; 0x48
   16080:	movw	r3, #57752	; 0xe198
   16084:	movt	r3, #2
   16088:	str	r0, [fp, #-4]
   1608c:	str	r1, [fp, #-8]
   16090:	strb	r2, [fp, #-9]
   16094:	add	r0, sp, #12
   16098:	mov	r1, r0
   1609c:	str	r0, [sp, #8]
   160a0:	mov	r0, r1
   160a4:	mov	r1, r3
   160a8:	movw	r2, #48	; 0x30
   160ac:	bl	10ee0 <memcpy@plt>
   160b0:	ldr	r0, [sp, #8]
   160b4:	ldrb	r1, [fp, #-9]
   160b8:	movw	r2, #1
   160bc:	bl	13f84 <close@plt+0x2ea0>
   160c0:	ldr	r1, [fp, #-4]
   160c4:	ldr	r2, [fp, #-8]
   160c8:	movw	r3, #0
   160cc:	str	r0, [sp, #4]
   160d0:	mov	r0, r3
   160d4:	add	r3, sp, #12
   160d8:	bl	15bec <close@plt+0x4b08>
   160dc:	mov	sp, fp
   160e0:	pop	{fp, pc}
   160e4:	push	{fp, lr}
   160e8:	mov	fp, sp
   160ec:	sub	sp, sp, #8
   160f0:	str	r0, [sp, #4]
   160f4:	strb	r1, [sp, #3]
   160f8:	ldr	r0, [sp, #4]
   160fc:	mvn	r1, #0
   16100:	ldrb	r2, [sp, #3]
   16104:	bl	16074 <close@plt+0x4f90>
   16108:	mov	sp, fp
   1610c:	pop	{fp, pc}
   16110:	push	{fp, lr}
   16114:	mov	fp, sp
   16118:	sub	sp, sp, #8
   1611c:	str	r0, [sp, #4]
   16120:	ldr	r0, [sp, #4]
   16124:	movw	r1, #58	; 0x3a
   16128:	and	r1, r1, #255	; 0xff
   1612c:	bl	160e4 <close@plt+0x5000>
   16130:	mov	sp, fp
   16134:	pop	{fp, pc}
   16138:	push	{fp, lr}
   1613c:	mov	fp, sp
   16140:	sub	sp, sp, #8
   16144:	str	r0, [sp, #4]
   16148:	str	r1, [sp]
   1614c:	ldr	r0, [sp, #4]
   16150:	ldr	r1, [sp]
   16154:	movw	r2, #58	; 0x3a
   16158:	and	r2, r2, #255	; 0xff
   1615c:	bl	16074 <close@plt+0x4f90>
   16160:	mov	sp, fp
   16164:	pop	{fp, pc}
   16168:	push	{fp, lr}
   1616c:	mov	fp, sp
   16170:	sub	sp, sp, #120	; 0x78
   16174:	str	r0, [fp, #-4]
   16178:	str	r1, [fp, #-8]
   1617c:	str	r2, [fp, #-12]
   16180:	ldr	r1, [fp, #-8]
   16184:	add	r0, sp, #12
   16188:	bl	15f80 <close@plt+0x4e9c>
   1618c:	add	r0, sp, #60	; 0x3c
   16190:	mov	r1, r0
   16194:	add	r2, sp, #12
   16198:	str	r0, [sp, #8]
   1619c:	mov	r0, r1
   161a0:	mov	r1, r2
   161a4:	movw	r2, #48	; 0x30
   161a8:	bl	10ee0 <memcpy@plt>
   161ac:	ldr	r0, [sp, #8]
   161b0:	movw	r1, #58	; 0x3a
   161b4:	and	r1, r1, #255	; 0xff
   161b8:	movw	r2, #1
   161bc:	bl	13f84 <close@plt+0x2ea0>
   161c0:	ldr	r1, [fp, #-4]
   161c4:	ldr	r2, [fp, #-12]
   161c8:	str	r0, [sp, #4]
   161cc:	mov	r0, r1
   161d0:	mov	r1, r2
   161d4:	mvn	r2, #0
   161d8:	add	r3, sp, #60	; 0x3c
   161dc:	bl	15bec <close@plt+0x4b08>
   161e0:	mov	sp, fp
   161e4:	pop	{fp, pc}
   161e8:	push	{fp, lr}
   161ec:	mov	fp, sp
   161f0:	sub	sp, sp, #24
   161f4:	str	r0, [fp, #-4]
   161f8:	str	r1, [fp, #-8]
   161fc:	str	r2, [sp, #12]
   16200:	str	r3, [sp, #8]
   16204:	ldr	r0, [fp, #-4]
   16208:	ldr	r1, [fp, #-8]
   1620c:	ldr	r2, [sp, #12]
   16210:	ldr	r3, [sp, #8]
   16214:	mvn	ip, #0
   16218:	str	ip, [sp]
   1621c:	bl	16228 <close@plt+0x5144>
   16220:	mov	sp, fp
   16224:	pop	{fp, pc}
   16228:	push	{fp, lr}
   1622c:	mov	fp, sp
   16230:	sub	sp, sp, #72	; 0x48
   16234:	ldr	ip, [fp, #8]
   16238:	movw	lr, #57752	; 0xe198
   1623c:	movt	lr, #2
   16240:	str	r0, [fp, #-4]
   16244:	str	r1, [fp, #-8]
   16248:	str	r2, [fp, #-12]
   1624c:	str	r3, [fp, #-16]
   16250:	add	r0, sp, #8
   16254:	mov	r1, r0
   16258:	str	r0, [sp, #4]
   1625c:	mov	r0, r1
   16260:	mov	r1, lr
   16264:	movw	r2, #48	; 0x30
   16268:	str	ip, [sp]
   1626c:	bl	10ee0 <memcpy@plt>
   16270:	ldr	r1, [fp, #-8]
   16274:	ldr	r2, [fp, #-12]
   16278:	ldr	r0, [sp, #4]
   1627c:	bl	14084 <close@plt+0x2fa0>
   16280:	ldr	r0, [fp, #-4]
   16284:	ldr	r1, [fp, #-16]
   16288:	ldr	r2, [fp, #8]
   1628c:	add	r3, sp, #8
   16290:	bl	15bec <close@plt+0x4b08>
   16294:	mov	sp, fp
   16298:	pop	{fp, pc}
   1629c:	push	{fp, lr}
   162a0:	mov	fp, sp
   162a4:	sub	sp, sp, #16
   162a8:	str	r0, [fp, #-4]
   162ac:	str	r1, [sp, #8]
   162b0:	str	r2, [sp, #4]
   162b4:	ldr	r1, [fp, #-4]
   162b8:	ldr	r2, [sp, #8]
   162bc:	ldr	r3, [sp, #4]
   162c0:	movw	r0, #0
   162c4:	bl	161e8 <close@plt+0x5104>
   162c8:	mov	sp, fp
   162cc:	pop	{fp, pc}
   162d0:	push	{fp, lr}
   162d4:	mov	fp, sp
   162d8:	sub	sp, sp, #24
   162dc:	str	r0, [fp, #-4]
   162e0:	str	r1, [fp, #-8]
   162e4:	str	r2, [sp, #12]
   162e8:	str	r3, [sp, #8]
   162ec:	ldr	r1, [fp, #-4]
   162f0:	ldr	r2, [fp, #-8]
   162f4:	ldr	r3, [sp, #12]
   162f8:	ldr	r0, [sp, #8]
   162fc:	movw	ip, #0
   16300:	str	r0, [sp, #4]
   16304:	mov	r0, ip
   16308:	ldr	ip, [sp, #4]
   1630c:	str	ip, [sp]
   16310:	bl	16228 <close@plt+0x5144>
   16314:	mov	sp, fp
   16318:	pop	{fp, pc}
   1631c:	push	{fp, lr}
   16320:	mov	fp, sp
   16324:	sub	sp, sp, #16
   16328:	str	r0, [fp, #-4]
   1632c:	str	r1, [sp, #8]
   16330:	str	r2, [sp, #4]
   16334:	ldr	r0, [fp, #-4]
   16338:	ldr	r1, [sp, #8]
   1633c:	ldr	r2, [sp, #4]
   16340:	movw	r3, #57644	; 0xe12c
   16344:	movt	r3, #2
   16348:	bl	15bec <close@plt+0x4b08>
   1634c:	mov	sp, fp
   16350:	pop	{fp, pc}
   16354:	push	{fp, lr}
   16358:	mov	fp, sp
   1635c:	sub	sp, sp, #8
   16360:	str	r0, [sp, #4]
   16364:	str	r1, [sp]
   16368:	ldr	r1, [sp, #4]
   1636c:	ldr	r2, [sp]
   16370:	movw	r0, #0
   16374:	bl	1631c <close@plt+0x5238>
   16378:	mov	sp, fp
   1637c:	pop	{fp, pc}
   16380:	push	{fp, lr}
   16384:	mov	fp, sp
   16388:	sub	sp, sp, #8
   1638c:	str	r0, [sp, #4]
   16390:	str	r1, [sp]
   16394:	ldr	r0, [sp, #4]
   16398:	ldr	r1, [sp]
   1639c:	mvn	r2, #0
   163a0:	bl	1631c <close@plt+0x5238>
   163a4:	mov	sp, fp
   163a8:	pop	{fp, pc}
   163ac:	push	{fp, lr}
   163b0:	mov	fp, sp
   163b4:	sub	sp, sp, #8
   163b8:	str	r0, [sp, #4]
   163bc:	ldr	r1, [sp, #4]
   163c0:	movw	r0, #0
   163c4:	bl	16380 <close@plt+0x529c>
   163c8:	mov	sp, fp
   163cc:	pop	{fp, pc}
   163d0:	push	{fp, lr}
   163d4:	mov	fp, sp
   163d8:	sub	sp, sp, #24
   163dc:	str	r0, [fp, #-8]
   163e0:	str	r1, [sp, #12]
   163e4:	ldr	r0, [fp, #-8]
   163e8:	bl	11000 <gettext@plt>
   163ec:	str	r0, [sp, #8]
   163f0:	ldr	r0, [sp, #8]
   163f4:	ldr	r1, [fp, #-8]
   163f8:	cmp	r0, r1
   163fc:	beq	1640c <close@plt+0x5328>
   16400:	ldr	r0, [sp, #8]
   16404:	str	r0, [fp, #-4]
   16408:	b	164d8 <close@plt+0x53f4>
   1640c:	bl	1a500 <close@plt+0x941c>
   16410:	str	r0, [sp, #4]
   16414:	ldr	r0, [sp, #4]
   16418:	movw	r1, #52222	; 0xcbfe
   1641c:	movt	r1, #1
   16420:	bl	19f04 <close@plt+0x8e20>
   16424:	cmp	r0, #0
   16428:	bne	16460 <close@plt+0x537c>
   1642c:	ldr	r0, [fp, #-8]
   16430:	ldrb	r0, [r0]
   16434:	cmp	r0, #96	; 0x60
   16438:	movw	r0, #0
   1643c:	moveq	r0, #1
   16440:	tst	r0, #1
   16444:	movw	r0, #52232	; 0xcc08
   16448:	movt	r0, #1
   1644c:	movw	r1, #52228	; 0xcc04
   16450:	movt	r1, #1
   16454:	movne	r0, r1
   16458:	str	r0, [fp, #-4]
   1645c:	b	164d8 <close@plt+0x53f4>
   16460:	ldr	r0, [sp, #4]
   16464:	movw	r1, #52236	; 0xcc0c
   16468:	movt	r1, #1
   1646c:	bl	19f04 <close@plt+0x8e20>
   16470:	cmp	r0, #0
   16474:	bne	164ac <close@plt+0x53c8>
   16478:	ldr	r0, [fp, #-8]
   1647c:	ldrb	r0, [r0]
   16480:	cmp	r0, #96	; 0x60
   16484:	movw	r0, #0
   16488:	moveq	r0, #1
   1648c:	tst	r0, #1
   16490:	movw	r0, #52248	; 0xcc18
   16494:	movt	r0, #1
   16498:	movw	r1, #52244	; 0xcc14
   1649c:	movt	r1, #1
   164a0:	movne	r0, r1
   164a4:	str	r0, [fp, #-4]
   164a8:	b	164d8 <close@plt+0x53f4>
   164ac:	ldr	r0, [sp, #12]
   164b0:	cmp	r0, #9
   164b4:	movw	r0, #0
   164b8:	moveq	r0, #1
   164bc:	tst	r0, #1
   164c0:	movw	r0, #52220	; 0xcbfc
   164c4:	movt	r0, #1
   164c8:	movw	r1, #52216	; 0xcbf8
   164cc:	movt	r1, #1
   164d0:	movne	r0, r1
   164d4:	str	r0, [fp, #-4]
   164d8:	ldr	r0, [fp, #-4]
   164dc:	mov	sp, fp
   164e0:	pop	{fp, pc}
   164e4:	push	{fp, lr}
   164e8:	mov	fp, sp
   164ec:	sub	sp, sp, #24
   164f0:	str	r0, [fp, #-8]
   164f4:	str	r1, [sp, #12]
   164f8:	str	r2, [sp, #8]
   164fc:	ldr	r0, [fp, #-8]
   16500:	ldr	r1, [sp, #12]
   16504:	ldr	r2, [sp, #8]
   16508:	bl	10ea4 <read@plt>
   1650c:	str	r0, [sp, #4]
   16510:	ldr	r0, [sp, #4]
   16514:	movw	r1, #0
   16518:	cmp	r1, r0
   1651c:	bgt	1652c <close@plt+0x5448>
   16520:	ldr	r0, [sp, #4]
   16524:	str	r0, [fp, #-4]
   16528:	b	16584 <close@plt+0x54a0>
   1652c:	bl	11030 <__errno_location@plt>
   16530:	ldr	r0, [r0]
   16534:	cmp	r0, #4
   16538:	bne	16540 <close@plt+0x545c>
   1653c:	b	164fc <close@plt+0x5418>
   16540:	bl	11030 <__errno_location@plt>
   16544:	ldr	r0, [r0]
   16548:	cmp	r0, #22
   1654c:	bne	1656c <close@plt+0x5488>
   16550:	ldr	r0, [pc, #56]	; 16590 <close@plt+0x54ac>
   16554:	ldr	r1, [sp, #8]
   16558:	cmp	r0, r1
   1655c:	bcs	1656c <close@plt+0x5488>
   16560:	ldr	r0, [pc, #40]	; 16590 <close@plt+0x54ac>
   16564:	str	r0, [sp, #8]
   16568:	b	16578 <close@plt+0x5494>
   1656c:	ldr	r0, [sp, #4]
   16570:	str	r0, [fp, #-4]
   16574:	b	16584 <close@plt+0x54a0>
   16578:	b	1657c <close@plt+0x5498>
   1657c:	b	16580 <close@plt+0x549c>
   16580:	b	164fc <close@plt+0x5418>
   16584:	ldr	r0, [fp, #-4]
   16588:	mov	sp, fp
   1658c:	pop	{fp, pc}
   16590:	svcvc	0x00f00000	; IMB
   16594:	push	{fp, lr}
   16598:	mov	fp, sp
   1659c:	sub	sp, sp, #24
   165a0:	str	r0, [fp, #-8]
   165a4:	str	r1, [sp, #12]
   165a8:	str	r2, [sp, #8]
   165ac:	ldr	r0, [fp, #-8]
   165b0:	ldr	r1, [sp, #12]
   165b4:	ldr	r2, [sp, #8]
   165b8:	bl	11054 <write@plt>
   165bc:	str	r0, [sp, #4]
   165c0:	ldr	r0, [sp, #4]
   165c4:	movw	r1, #0
   165c8:	cmp	r1, r0
   165cc:	bgt	165dc <close@plt+0x54f8>
   165d0:	ldr	r0, [sp, #4]
   165d4:	str	r0, [fp, #-4]
   165d8:	b	16634 <close@plt+0x5550>
   165dc:	bl	11030 <__errno_location@plt>
   165e0:	ldr	r0, [r0]
   165e4:	cmp	r0, #4
   165e8:	bne	165f0 <close@plt+0x550c>
   165ec:	b	165ac <close@plt+0x54c8>
   165f0:	bl	11030 <__errno_location@plt>
   165f4:	ldr	r0, [r0]
   165f8:	cmp	r0, #22
   165fc:	bne	1661c <close@plt+0x5538>
   16600:	ldr	r0, [pc, #56]	; 16640 <close@plt+0x555c>
   16604:	ldr	r1, [sp, #8]
   16608:	cmp	r0, r1
   1660c:	bcs	1661c <close@plt+0x5538>
   16610:	ldr	r0, [pc, #40]	; 16640 <close@plt+0x555c>
   16614:	str	r0, [sp, #8]
   16618:	b	16628 <close@plt+0x5544>
   1661c:	ldr	r0, [sp, #4]
   16620:	str	r0, [fp, #-4]
   16624:	b	16634 <close@plt+0x5550>
   16628:	b	1662c <close@plt+0x5548>
   1662c:	b	16630 <close@plt+0x554c>
   16630:	b	165ac <close@plt+0x54c8>
   16634:	ldr	r0, [fp, #-4]
   16638:	mov	sp, fp
   1663c:	pop	{fp, pc}
   16640:	svcvc	0x00f00000	; IMB
   16644:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   16648:	add	fp, sp, #28
   1664c:	sub	sp, sp, #196	; 0xc4
   16650:	ldr	ip, [fp, #12]
   16654:	ldr	lr, [fp, #8]
   16658:	str	r0, [fp, #-32]	; 0xffffffe0
   1665c:	str	r1, [fp, #-36]	; 0xffffffdc
   16660:	str	r2, [fp, #-40]	; 0xffffffd8
   16664:	str	r3, [fp, #-44]	; 0xffffffd4
   16668:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1666c:	movw	r1, #0
   16670:	cmp	r0, r1
   16674:	beq	166a8 <close@plt+0x55c4>
   16678:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1667c:	ldr	r2, [fp, #-36]	; 0xffffffdc
   16680:	ldr	r3, [fp, #-40]	; 0xffffffd8
   16684:	ldr	r1, [fp, #-44]	; 0xffffffd4
   16688:	movw	ip, #52336	; 0xcc70
   1668c:	movt	ip, #1
   16690:	str	r1, [fp, #-48]	; 0xffffffd0
   16694:	mov	r1, ip
   16698:	ldr	ip, [fp, #-48]	; 0xffffffd0
   1669c:	str	ip, [sp]
   166a0:	bl	11018 <fprintf@plt>
   166a4:	b	166c0 <close@plt+0x55dc>
   166a8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   166ac:	ldr	r2, [fp, #-40]	; 0xffffffd8
   166b0:	ldr	r3, [fp, #-44]	; 0xffffffd4
   166b4:	movw	r1, #52348	; 0xcc7c
   166b8:	movt	r1, #1
   166bc:	bl	11018 <fprintf@plt>
   166c0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   166c4:	movw	r1, #52355	; 0xcc83
   166c8:	movt	r1, #1
   166cc:	str	r0, [fp, #-52]	; 0xffffffcc
   166d0:	mov	r0, r1
   166d4:	bl	11000 <gettext@plt>
   166d8:	movw	r1, #53073	; 0xcf51
   166dc:	movt	r1, #1
   166e0:	movw	r3, #2022	; 0x7e6
   166e4:	ldr	r2, [fp, #-52]	; 0xffffffcc
   166e8:	str	r0, [fp, #-56]	; 0xffffffc8
   166ec:	mov	r0, r2
   166f0:	ldr	r2, [fp, #-56]	; 0xffffffc8
   166f4:	bl	11018 <fprintf@plt>
   166f8:	ldr	r1, [fp, #-32]	; 0xffffffe0
   166fc:	movw	r2, #51807	; 0xca5f
   16700:	movt	r2, #1
   16704:	str	r0, [fp, #-60]	; 0xffffffc4
   16708:	mov	r0, r2
   1670c:	str	r2, [fp, #-64]	; 0xffffffc0
   16710:	bl	10e68 <fputs_unlocked@plt>
   16714:	ldr	r1, [fp, #-32]	; 0xffffffe0
   16718:	movw	r2, #52359	; 0xcc87
   1671c:	movt	r2, #1
   16720:	str	r0, [fp, #-68]	; 0xffffffbc
   16724:	mov	r0, r2
   16728:	str	r1, [fp, #-72]	; 0xffffffb8
   1672c:	bl	11000 <gettext@plt>
   16730:	movw	r2, #52530	; 0xcd32
   16734:	movt	r2, #1
   16738:	ldr	r1, [fp, #-72]	; 0xffffffb8
   1673c:	str	r0, [fp, #-76]	; 0xffffffb4
   16740:	mov	r0, r1
   16744:	ldr	r1, [fp, #-76]	; 0xffffffb4
   16748:	bl	11018 <fprintf@plt>
   1674c:	ldr	r1, [fp, #-32]	; 0xffffffe0
   16750:	ldr	r2, [fp, #-64]	; 0xffffffc0
   16754:	str	r0, [fp, #-80]	; 0xffffffb0
   16758:	mov	r0, r2
   1675c:	bl	10e68 <fputs_unlocked@plt>
   16760:	ldr	r1, [fp, #12]
   16764:	cmp	r1, #9
   16768:	str	r1, [fp, #-84]	; 0xffffffac
   1676c:	bhi	16b88 <close@plt+0x5aa4>
   16770:	add	r0, pc, #8
   16774:	ldr	r1, [fp, #-84]	; 0xffffffac
   16778:	ldr	r0, [r0, r1, lsl #2]
   1677c:	mov	pc, r0
   16780:	andeq	r6, r1, r8, lsr #15
   16784:	andeq	r6, r1, ip, lsr #15
   16788:	andeq	r6, r1, r4, ror #15
   1678c:	andeq	r6, r1, r4, lsr #16
   16790:	andeq	r6, r1, ip, ror r8
   16794:	andeq	r6, r1, r0, ror #17
   16798:	andeq	r6, r1, r0, asr r9
   1679c:	andeq	r6, r1, ip, asr #19
   167a0:	andeq	r6, r1, r4, asr sl
   167a4:	andeq	r6, r1, r8, ror #21
   167a8:	b	16c24 <close@plt+0x5b40>
   167ac:	ldr	r0, [fp, #-32]	; 0xffffffe0
   167b0:	movw	r1, #52564	; 0xcd54
   167b4:	movt	r1, #1
   167b8:	str	r0, [fp, #-88]	; 0xffffffa8
   167bc:	mov	r0, r1
   167c0:	bl	11000 <gettext@plt>
   167c4:	ldr	r1, [fp, #8]
   167c8:	ldr	r2, [r1]
   167cc:	ldr	r1, [fp, #-88]	; 0xffffffa8
   167d0:	str	r0, [fp, #-92]	; 0xffffffa4
   167d4:	mov	r0, r1
   167d8:	ldr	r1, [fp, #-92]	; 0xffffffa4
   167dc:	bl	11018 <fprintf@plt>
   167e0:	b	16c24 <close@plt+0x5b40>
   167e4:	ldr	r0, [fp, #-32]	; 0xffffffe0
   167e8:	movw	r1, #52580	; 0xcd64
   167ec:	movt	r1, #1
   167f0:	str	r0, [fp, #-96]	; 0xffffffa0
   167f4:	mov	r0, r1
   167f8:	bl	11000 <gettext@plt>
   167fc:	ldr	r1, [fp, #8]
   16800:	ldr	r2, [r1]
   16804:	ldr	r1, [fp, #8]
   16808:	ldr	r3, [r1, #4]
   1680c:	ldr	r1, [fp, #-96]	; 0xffffffa0
   16810:	str	r0, [fp, #-100]	; 0xffffff9c
   16814:	mov	r0, r1
   16818:	ldr	r1, [fp, #-100]	; 0xffffff9c
   1681c:	bl	11018 <fprintf@plt>
   16820:	b	16c24 <close@plt+0x5b40>
   16824:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16828:	movw	r1, #52603	; 0xcd7b
   1682c:	movt	r1, #1
   16830:	str	r0, [fp, #-104]	; 0xffffff98
   16834:	mov	r0, r1
   16838:	bl	11000 <gettext@plt>
   1683c:	ldr	r1, [fp, #8]
   16840:	ldr	r2, [r1]
   16844:	ldr	r1, [fp, #8]
   16848:	ldr	r3, [r1, #4]
   1684c:	ldr	r1, [fp, #8]
   16850:	ldr	r1, [r1, #8]
   16854:	ldr	ip, [fp, #-104]	; 0xffffff98
   16858:	str	r0, [fp, #-108]	; 0xffffff94
   1685c:	mov	r0, ip
   16860:	ldr	lr, [fp, #-108]	; 0xffffff94
   16864:	str	r1, [sp, #112]	; 0x70
   16868:	mov	r1, lr
   1686c:	ldr	r4, [sp, #112]	; 0x70
   16870:	str	r4, [sp]
   16874:	bl	11018 <fprintf@plt>
   16878:	b	16c24 <close@plt+0x5b40>
   1687c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16880:	movw	r1, #52631	; 0xcd97
   16884:	movt	r1, #1
   16888:	str	r0, [sp, #108]	; 0x6c
   1688c:	mov	r0, r1
   16890:	bl	11000 <gettext@plt>
   16894:	ldr	r1, [fp, #8]
   16898:	ldr	r2, [r1]
   1689c:	ldr	r1, [fp, #8]
   168a0:	ldr	r3, [r1, #4]
   168a4:	ldr	r1, [fp, #8]
   168a8:	ldr	r1, [r1, #8]
   168ac:	ldr	ip, [fp, #8]
   168b0:	ldr	ip, [ip, #12]
   168b4:	ldr	lr, [sp, #108]	; 0x6c
   168b8:	str	r0, [sp, #104]	; 0x68
   168bc:	mov	r0, lr
   168c0:	ldr	r4, [sp, #104]	; 0x68
   168c4:	str	r1, [sp, #100]	; 0x64
   168c8:	mov	r1, r4
   168cc:	ldr	r5, [sp, #100]	; 0x64
   168d0:	str	r5, [sp]
   168d4:	str	ip, [sp, #4]
   168d8:	bl	11018 <fprintf@plt>
   168dc:	b	16c24 <close@plt+0x5b40>
   168e0:	ldr	r0, [fp, #-32]	; 0xffffffe0
   168e4:	movw	r1, #52663	; 0xcdb7
   168e8:	movt	r1, #1
   168ec:	str	r0, [sp, #96]	; 0x60
   168f0:	mov	r0, r1
   168f4:	bl	11000 <gettext@plt>
   168f8:	ldr	r1, [fp, #8]
   168fc:	ldr	r2, [r1]
   16900:	ldr	r1, [fp, #8]
   16904:	ldr	r3, [r1, #4]
   16908:	ldr	r1, [fp, #8]
   1690c:	ldr	r1, [r1, #8]
   16910:	ldr	ip, [fp, #8]
   16914:	ldr	ip, [ip, #12]
   16918:	ldr	lr, [fp, #8]
   1691c:	ldr	lr, [lr, #16]
   16920:	ldr	r4, [sp, #96]	; 0x60
   16924:	str	r0, [sp, #92]	; 0x5c
   16928:	mov	r0, r4
   1692c:	ldr	r5, [sp, #92]	; 0x5c
   16930:	str	r1, [sp, #88]	; 0x58
   16934:	mov	r1, r5
   16938:	ldr	r6, [sp, #88]	; 0x58
   1693c:	str	r6, [sp]
   16940:	str	ip, [sp, #4]
   16944:	str	lr, [sp, #8]
   16948:	bl	11018 <fprintf@plt>
   1694c:	b	16c24 <close@plt+0x5b40>
   16950:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16954:	movw	r1, #52699	; 0xcddb
   16958:	movt	r1, #1
   1695c:	str	r0, [sp, #84]	; 0x54
   16960:	mov	r0, r1
   16964:	bl	11000 <gettext@plt>
   16968:	ldr	r1, [fp, #8]
   1696c:	ldr	r2, [r1]
   16970:	ldr	r1, [fp, #8]
   16974:	ldr	r3, [r1, #4]
   16978:	ldr	r1, [fp, #8]
   1697c:	ldr	r1, [r1, #8]
   16980:	ldr	ip, [fp, #8]
   16984:	ldr	ip, [ip, #12]
   16988:	ldr	lr, [fp, #8]
   1698c:	ldr	lr, [lr, #16]
   16990:	ldr	r4, [fp, #8]
   16994:	ldr	r4, [r4, #20]
   16998:	ldr	r5, [sp, #84]	; 0x54
   1699c:	str	r0, [sp, #80]	; 0x50
   169a0:	mov	r0, r5
   169a4:	ldr	r6, [sp, #80]	; 0x50
   169a8:	str	r1, [sp, #76]	; 0x4c
   169ac:	mov	r1, r6
   169b0:	ldr	r7, [sp, #76]	; 0x4c
   169b4:	str	r7, [sp]
   169b8:	str	ip, [sp, #4]
   169bc:	str	lr, [sp, #8]
   169c0:	str	r4, [sp, #12]
   169c4:	bl	11018 <fprintf@plt>
   169c8:	b	16c24 <close@plt+0x5b40>
   169cc:	ldr	r0, [fp, #-32]	; 0xffffffe0
   169d0:	movw	r1, #52739	; 0xce03
   169d4:	movt	r1, #1
   169d8:	str	r0, [sp, #72]	; 0x48
   169dc:	mov	r0, r1
   169e0:	bl	11000 <gettext@plt>
   169e4:	ldr	r1, [fp, #8]
   169e8:	ldr	r2, [r1]
   169ec:	ldr	r1, [fp, #8]
   169f0:	ldr	r3, [r1, #4]
   169f4:	ldr	r1, [fp, #8]
   169f8:	ldr	r1, [r1, #8]
   169fc:	ldr	ip, [fp, #8]
   16a00:	ldr	ip, [ip, #12]
   16a04:	ldr	lr, [fp, #8]
   16a08:	ldr	lr, [lr, #16]
   16a0c:	ldr	r4, [fp, #8]
   16a10:	ldr	r4, [r4, #20]
   16a14:	ldr	r5, [fp, #8]
   16a18:	ldr	r5, [r5, #24]
   16a1c:	ldr	r6, [sp, #72]	; 0x48
   16a20:	str	r0, [sp, #68]	; 0x44
   16a24:	mov	r0, r6
   16a28:	ldr	r7, [sp, #68]	; 0x44
   16a2c:	str	r1, [sp, #64]	; 0x40
   16a30:	mov	r1, r7
   16a34:	ldr	r8, [sp, #64]	; 0x40
   16a38:	str	r8, [sp]
   16a3c:	str	ip, [sp, #4]
   16a40:	str	lr, [sp, #8]
   16a44:	str	r4, [sp, #12]
   16a48:	str	r5, [sp, #16]
   16a4c:	bl	11018 <fprintf@plt>
   16a50:	b	16c24 <close@plt+0x5b40>
   16a54:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16a58:	movw	r1, #52783	; 0xce2f
   16a5c:	movt	r1, #1
   16a60:	str	r0, [sp, #60]	; 0x3c
   16a64:	mov	r0, r1
   16a68:	bl	11000 <gettext@plt>
   16a6c:	ldr	r1, [fp, #8]
   16a70:	ldr	r2, [r1]
   16a74:	ldr	r1, [fp, #8]
   16a78:	ldr	r3, [r1, #4]
   16a7c:	ldr	r1, [fp, #8]
   16a80:	ldr	r1, [r1, #8]
   16a84:	ldr	ip, [fp, #8]
   16a88:	ldr	ip, [ip, #12]
   16a8c:	ldr	lr, [fp, #8]
   16a90:	ldr	lr, [lr, #16]
   16a94:	ldr	r4, [fp, #8]
   16a98:	ldr	r4, [r4, #20]
   16a9c:	ldr	r5, [fp, #8]
   16aa0:	ldr	r5, [r5, #24]
   16aa4:	ldr	r6, [fp, #8]
   16aa8:	ldr	r6, [r6, #28]
   16aac:	ldr	r7, [sp, #60]	; 0x3c
   16ab0:	str	r0, [sp, #56]	; 0x38
   16ab4:	mov	r0, r7
   16ab8:	ldr	r8, [sp, #56]	; 0x38
   16abc:	str	r1, [sp, #52]	; 0x34
   16ac0:	mov	r1, r8
   16ac4:	ldr	r9, [sp, #52]	; 0x34
   16ac8:	str	r9, [sp]
   16acc:	str	ip, [sp, #4]
   16ad0:	str	lr, [sp, #8]
   16ad4:	str	r4, [sp, #12]
   16ad8:	str	r5, [sp, #16]
   16adc:	str	r6, [sp, #20]
   16ae0:	bl	11018 <fprintf@plt>
   16ae4:	b	16c24 <close@plt+0x5b40>
   16ae8:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16aec:	movw	r1, #52831	; 0xce5f
   16af0:	movt	r1, #1
   16af4:	str	r0, [sp, #48]	; 0x30
   16af8:	mov	r0, r1
   16afc:	bl	11000 <gettext@plt>
   16b00:	ldr	r1, [fp, #8]
   16b04:	ldr	r2, [r1]
   16b08:	ldr	r1, [fp, #8]
   16b0c:	ldr	r3, [r1, #4]
   16b10:	ldr	r1, [fp, #8]
   16b14:	ldr	r1, [r1, #8]
   16b18:	ldr	ip, [fp, #8]
   16b1c:	ldr	ip, [ip, #12]
   16b20:	ldr	lr, [fp, #8]
   16b24:	ldr	lr, [lr, #16]
   16b28:	ldr	r4, [fp, #8]
   16b2c:	ldr	r4, [r4, #20]
   16b30:	ldr	r5, [fp, #8]
   16b34:	ldr	r5, [r5, #24]
   16b38:	ldr	r6, [fp, #8]
   16b3c:	ldr	r6, [r6, #28]
   16b40:	ldr	r7, [fp, #8]
   16b44:	ldr	r7, [r7, #32]
   16b48:	ldr	r8, [sp, #48]	; 0x30
   16b4c:	str	r0, [sp, #44]	; 0x2c
   16b50:	mov	r0, r8
   16b54:	ldr	r9, [sp, #44]	; 0x2c
   16b58:	str	r1, [sp, #40]	; 0x28
   16b5c:	mov	r1, r9
   16b60:	ldr	sl, [sp, #40]	; 0x28
   16b64:	str	sl, [sp]
   16b68:	str	ip, [sp, #4]
   16b6c:	str	lr, [sp, #8]
   16b70:	str	r4, [sp, #12]
   16b74:	str	r5, [sp, #16]
   16b78:	str	r6, [sp, #20]
   16b7c:	str	r7, [sp, #24]
   16b80:	bl	11018 <fprintf@plt>
   16b84:	b	16c24 <close@plt+0x5b40>
   16b88:	ldr	r0, [fp, #-32]	; 0xffffffe0
   16b8c:	movw	r1, #52883	; 0xce93
   16b90:	movt	r1, #1
   16b94:	str	r0, [sp, #36]	; 0x24
   16b98:	mov	r0, r1
   16b9c:	bl	11000 <gettext@plt>
   16ba0:	ldr	r1, [fp, #8]
   16ba4:	ldr	r2, [r1]
   16ba8:	ldr	r1, [fp, #8]
   16bac:	ldr	r3, [r1, #4]
   16bb0:	ldr	r1, [fp, #8]
   16bb4:	ldr	r1, [r1, #8]
   16bb8:	ldr	ip, [fp, #8]
   16bbc:	ldr	ip, [ip, #12]
   16bc0:	ldr	lr, [fp, #8]
   16bc4:	ldr	lr, [lr, #16]
   16bc8:	ldr	r4, [fp, #8]
   16bcc:	ldr	r4, [r4, #20]
   16bd0:	ldr	r5, [fp, #8]
   16bd4:	ldr	r5, [r5, #24]
   16bd8:	ldr	r6, [fp, #8]
   16bdc:	ldr	r6, [r6, #28]
   16be0:	ldr	r7, [fp, #8]
   16be4:	ldr	r7, [r7, #32]
   16be8:	ldr	r8, [sp, #36]	; 0x24
   16bec:	str	r0, [sp, #32]
   16bf0:	mov	r0, r8
   16bf4:	ldr	r9, [sp, #32]
   16bf8:	str	r1, [sp, #28]
   16bfc:	mov	r1, r9
   16c00:	ldr	sl, [sp, #28]
   16c04:	str	sl, [sp]
   16c08:	str	ip, [sp, #4]
   16c0c:	str	lr, [sp, #8]
   16c10:	str	r4, [sp, #12]
   16c14:	str	r5, [sp, #16]
   16c18:	str	r6, [sp, #20]
   16c1c:	str	r7, [sp, #24]
   16c20:	bl	11018 <fprintf@plt>
   16c24:	sub	sp, fp, #28
   16c28:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   16c2c:	push	{fp, lr}
   16c30:	mov	fp, sp
   16c34:	sub	sp, sp, #32
   16c38:	ldr	ip, [fp, #8]
   16c3c:	str	r0, [fp, #-4]
   16c40:	str	r1, [fp, #-8]
   16c44:	str	r2, [fp, #-12]
   16c48:	str	r3, [sp, #16]
   16c4c:	movw	r0, #0
   16c50:	str	r0, [sp, #12]
   16c54:	ldr	r0, [fp, #8]
   16c58:	ldr	r1, [sp, #12]
   16c5c:	add	r0, r0, r1, lsl #2
   16c60:	ldr	r0, [r0]
   16c64:	movw	r1, #0
   16c68:	cmp	r0, r1
   16c6c:	beq	16c84 <close@plt+0x5ba0>
   16c70:	b	16c74 <close@plt+0x5b90>
   16c74:	ldr	r0, [sp, #12]
   16c78:	add	r0, r0, #1
   16c7c:	str	r0, [sp, #12]
   16c80:	b	16c54 <close@plt+0x5b70>
   16c84:	ldr	r0, [fp, #-4]
   16c88:	ldr	r1, [fp, #-8]
   16c8c:	ldr	r2, [fp, #-12]
   16c90:	ldr	r3, [sp, #16]
   16c94:	ldr	ip, [fp, #8]
   16c98:	ldr	lr, [sp, #12]
   16c9c:	str	ip, [sp]
   16ca0:	str	lr, [sp, #4]
   16ca4:	bl	16644 <close@plt+0x5560>
   16ca8:	mov	sp, fp
   16cac:	pop	{fp, pc}
   16cb0:	push	{fp, lr}
   16cb4:	mov	fp, sp
   16cb8:	sub	sp, sp, #80	; 0x50
   16cbc:	ldr	ip, [fp, #8]
   16cc0:	str	ip, [fp, #-4]
   16cc4:	str	r0, [fp, #-8]
   16cc8:	str	r1, [fp, #-12]
   16ccc:	str	r2, [fp, #-16]
   16cd0:	str	r3, [fp, #-20]	; 0xffffffec
   16cd4:	movw	r0, #0
   16cd8:	str	r0, [fp, #-24]	; 0xffffffe8
   16cdc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16ce0:	cmp	r0, #10
   16ce4:	movw	r0, #0
   16ce8:	str	r0, [sp, #12]
   16cec:	bcs	16d24 <close@plt+0x5c40>
   16cf0:	ldr	r0, [fp, #-4]
   16cf4:	add	r1, r0, #4
   16cf8:	str	r1, [fp, #-4]
   16cfc:	ldr	r0, [r0]
   16d00:	ldr	r1, [fp, #-24]	; 0xffffffe8
   16d04:	add	r2, sp, #16
   16d08:	add	r1, r2, r1, lsl #2
   16d0c:	str	r0, [r1]
   16d10:	movw	r1, #0
   16d14:	cmp	r0, r1
   16d18:	movw	r0, #0
   16d1c:	movne	r0, #1
   16d20:	str	r0, [sp, #12]
   16d24:	ldr	r0, [sp, #12]
   16d28:	tst	r0, #1
   16d2c:	beq	16d44 <close@plt+0x5c60>
   16d30:	b	16d34 <close@plt+0x5c50>
   16d34:	ldr	r0, [fp, #-24]	; 0xffffffe8
   16d38:	add	r0, r0, #1
   16d3c:	str	r0, [fp, #-24]	; 0xffffffe8
   16d40:	b	16cdc <close@plt+0x5bf8>
   16d44:	add	r0, sp, #16
   16d48:	ldr	r1, [fp, #-8]
   16d4c:	ldr	r2, [fp, #-12]
   16d50:	ldr	r3, [fp, #-16]
   16d54:	ldr	ip, [fp, #-20]	; 0xffffffec
   16d58:	ldr	lr, [fp, #-24]	; 0xffffffe8
   16d5c:	str	r0, [sp, #8]
   16d60:	mov	r0, r1
   16d64:	mov	r1, r2
   16d68:	mov	r2, r3
   16d6c:	mov	r3, ip
   16d70:	ldr	ip, [sp, #8]
   16d74:	str	ip, [sp]
   16d78:	str	lr, [sp, #4]
   16d7c:	bl	16644 <close@plt+0x5560>
   16d80:	mov	sp, fp
   16d84:	pop	{fp, pc}
   16d88:	push	{fp, lr}
   16d8c:	mov	fp, sp
   16d90:	sub	sp, sp, #24
   16d94:	str	r0, [fp, #-4]
   16d98:	str	r1, [fp, #-8]
   16d9c:	str	r2, [sp, #12]
   16da0:	str	r3, [sp, #8]
   16da4:	add	r0, fp, #8
   16da8:	str	r0, [sp, #4]
   16dac:	ldr	r0, [fp, #-4]
   16db0:	ldr	r1, [fp, #-8]
   16db4:	ldr	r2, [sp, #12]
   16db8:	ldr	r3, [sp, #8]
   16dbc:	ldr	ip, [sp, #4]
   16dc0:	mov	lr, sp
   16dc4:	str	ip, [lr]
   16dc8:	bl	16cb0 <close@plt+0x5bcc>
   16dcc:	add	r0, sp, #4
   16dd0:	mov	sp, fp
   16dd4:	pop	{fp, pc}
   16dd8:	push	{fp, lr}
   16ddc:	mov	fp, sp
   16de0:	sub	sp, sp, #16
   16de4:	movw	r0, #57716	; 0xe174
   16de8:	movt	r0, #2
   16dec:	ldr	r1, [r0]
   16df0:	movw	r0, #51807	; 0xca5f
   16df4:	movt	r0, #1
   16df8:	bl	10e68 <fputs_unlocked@plt>
   16dfc:	movw	r1, #52943	; 0xcecf
   16e00:	movt	r1, #1
   16e04:	str	r0, [fp, #-4]
   16e08:	mov	r0, r1
   16e0c:	bl	11000 <gettext@plt>
   16e10:	movw	r1, #52963	; 0xcee3
   16e14:	movt	r1, #1
   16e18:	bl	10e98 <printf@plt>
   16e1c:	movw	r1, #52985	; 0xcef9
   16e20:	movt	r1, #1
   16e24:	str	r0, [sp, #8]
   16e28:	mov	r0, r1
   16e2c:	bl	11000 <gettext@plt>
   16e30:	movw	r1, #51307	; 0xc86b
   16e34:	movt	r1, #1
   16e38:	movw	r2, #51616	; 0xc9a0
   16e3c:	movt	r2, #1
   16e40:	bl	10e98 <printf@plt>
   16e44:	movw	r1, #53005	; 0xcf0d
   16e48:	movt	r1, #1
   16e4c:	str	r0, [sp, #4]
   16e50:	mov	r0, r1
   16e54:	bl	11000 <gettext@plt>
   16e58:	movw	r1, #53044	; 0xcf34
   16e5c:	movt	r1, #1
   16e60:	bl	10e98 <printf@plt>
   16e64:	mov	sp, fp
   16e68:	pop	{fp, pc}
   16e6c:	push	{fp, lr}
   16e70:	mov	fp, sp
   16e74:	sub	sp, sp, #16
   16e78:	str	r0, [fp, #-4]
   16e7c:	str	r1, [sp, #8]
   16e80:	ldr	r0, [fp, #-4]
   16e84:	ldr	r1, [sp, #8]
   16e88:	bl	139e0 <close@plt+0x28fc>
   16e8c:	str	r0, [sp, #4]
   16e90:	ldr	r0, [sp, #4]
   16e94:	movw	r1, #0
   16e98:	cmp	r0, r1
   16e9c:	bne	16ea4 <close@plt+0x5dc0>
   16ea0:	bl	19c8c <close@plt+0x8ba8>
   16ea4:	ldr	r0, [sp, #4]
   16ea8:	mov	sp, fp
   16eac:	pop	{fp, pc}
   16eb0:	push	{fp, lr}
   16eb4:	mov	fp, sp
   16eb8:	sub	sp, sp, #16
   16ebc:	str	r0, [fp, #-4]
   16ec0:	str	r1, [sp, #8]
   16ec4:	str	r2, [sp, #4]
   16ec8:	ldr	r0, [fp, #-4]
   16ecc:	ldr	r1, [sp, #8]
   16ed0:	ldr	r2, [sp, #4]
   16ed4:	bl	16ee0 <close@plt+0x5dfc>
   16ed8:	mov	sp, fp
   16edc:	pop	{fp, pc}
   16ee0:	push	{fp, lr}
   16ee4:	mov	fp, sp
   16ee8:	sub	sp, sp, #16
   16eec:	str	r0, [fp, #-4]
   16ef0:	str	r1, [sp, #8]
   16ef4:	str	r2, [sp, #4]
   16ef8:	ldr	r0, [fp, #-4]
   16efc:	ldr	r1, [sp, #8]
   16f00:	ldr	r2, [sp, #4]
   16f04:	bl	1a60c <close@plt+0x9528>
   16f08:	str	r0, [sp]
   16f0c:	ldr	r0, [sp]
   16f10:	movw	r1, #0
   16f14:	cmp	r0, r1
   16f18:	bne	16f48 <close@plt+0x5e64>
   16f1c:	ldr	r0, [fp, #-4]
   16f20:	movw	r1, #0
   16f24:	cmp	r0, r1
   16f28:	beq	16f44 <close@plt+0x5e60>
   16f2c:	ldr	r0, [sp, #8]
   16f30:	cmp	r0, #0
   16f34:	beq	16f48 <close@plt+0x5e64>
   16f38:	ldr	r0, [sp, #4]
   16f3c:	cmp	r0, #0
   16f40:	beq	16f48 <close@plt+0x5e64>
   16f44:	bl	19c8c <close@plt+0x8ba8>
   16f48:	ldr	r0, [sp]
   16f4c:	mov	sp, fp
   16f50:	pop	{fp, pc}
   16f54:	push	{fp, lr}
   16f58:	mov	fp, sp
   16f5c:	sub	sp, sp, #8
   16f60:	str	r0, [sp, #4]
   16f64:	ldr	r0, [sp, #4]
   16f68:	bl	19db0 <close@plt+0x8ccc>
   16f6c:	bl	16f78 <close@plt+0x5e94>
   16f70:	mov	sp, fp
   16f74:	pop	{fp, pc}
   16f78:	push	{fp, lr}
   16f7c:	mov	fp, sp
   16f80:	sub	sp, sp, #8
   16f84:	str	r0, [sp, #4]
   16f88:	ldr	r0, [sp, #4]
   16f8c:	movw	r1, #0
   16f90:	cmp	r0, r1
   16f94:	bne	16f9c <close@plt+0x5eb8>
   16f98:	bl	19c8c <close@plt+0x8ba8>
   16f9c:	ldr	r0, [sp, #4]
   16fa0:	mov	sp, fp
   16fa4:	pop	{fp, pc}
   16fa8:	push	{fp, lr}
   16fac:	mov	fp, sp
   16fb0:	sub	sp, sp, #8
   16fb4:	str	r0, [sp, #4]
   16fb8:	ldr	r0, [sp, #4]
   16fbc:	bl	1a348 <close@plt+0x9264>
   16fc0:	bl	16f78 <close@plt+0x5e94>
   16fc4:	mov	sp, fp
   16fc8:	pop	{fp, pc}
   16fcc:	push	{fp, lr}
   16fd0:	mov	fp, sp
   16fd4:	sub	sp, sp, #8
   16fd8:	str	r0, [sp, #4]
   16fdc:	ldr	r0, [sp, #4]
   16fe0:	bl	16f54 <close@plt+0x5e70>
   16fe4:	mov	sp, fp
   16fe8:	pop	{fp, pc}
   16fec:	push	{fp, lr}
   16ff0:	mov	fp, sp
   16ff4:	sub	sp, sp, #16
   16ff8:	str	r0, [fp, #-4]
   16ffc:	str	r1, [sp, #8]
   17000:	ldr	r0, [fp, #-4]
   17004:	ldr	r1, [sp, #8]
   17008:	bl	19e20 <close@plt+0x8d3c>
   1700c:	str	r0, [sp, #4]
   17010:	ldr	r0, [sp, #4]
   17014:	movw	r1, #0
   17018:	cmp	r0, r1
   1701c:	bne	17040 <close@plt+0x5f5c>
   17020:	ldr	r0, [fp, #-4]
   17024:	movw	r1, #0
   17028:	cmp	r0, r1
   1702c:	beq	1703c <close@plt+0x5f58>
   17030:	ldr	r0, [sp, #8]
   17034:	cmp	r0, #0
   17038:	beq	17040 <close@plt+0x5f5c>
   1703c:	bl	19c8c <close@plt+0x8ba8>
   17040:	ldr	r0, [sp, #4]
   17044:	mov	sp, fp
   17048:	pop	{fp, pc}
   1704c:	push	{fp, lr}
   17050:	mov	fp, sp
   17054:	sub	sp, sp, #8
   17058:	str	r0, [sp, #4]
   1705c:	str	r1, [sp]
   17060:	ldr	r0, [sp, #4]
   17064:	ldr	r1, [sp]
   17068:	bl	1a388 <close@plt+0x92a4>
   1706c:	bl	16f78 <close@plt+0x5e94>
   17070:	mov	sp, fp
   17074:	pop	{fp, pc}
   17078:	push	{fp, lr}
   1707c:	mov	fp, sp
   17080:	sub	sp, sp, #16
   17084:	str	r0, [fp, #-4]
   17088:	str	r1, [sp, #8]
   1708c:	str	r2, [sp, #4]
   17090:	ldr	r0, [fp, #-4]
   17094:	ldr	r1, [sp, #8]
   17098:	ldr	r2, [sp, #4]
   1709c:	bl	1a480 <close@plt+0x939c>
   170a0:	bl	16f78 <close@plt+0x5e94>
   170a4:	mov	sp, fp
   170a8:	pop	{fp, pc}
   170ac:	push	{fp, lr}
   170b0:	mov	fp, sp
   170b4:	sub	sp, sp, #8
   170b8:	str	r0, [sp, #4]
   170bc:	str	r1, [sp]
   170c0:	ldr	r1, [sp, #4]
   170c4:	ldr	r2, [sp]
   170c8:	movw	r0, #0
   170cc:	bl	16ee0 <close@plt+0x5dfc>
   170d0:	mov	sp, fp
   170d4:	pop	{fp, pc}
   170d8:	push	{fp, lr}
   170dc:	mov	fp, sp
   170e0:	sub	sp, sp, #8
   170e4:	str	r0, [sp, #4]
   170e8:	str	r1, [sp]
   170ec:	ldr	r1, [sp, #4]
   170f0:	ldr	r2, [sp]
   170f4:	movw	r0, #0
   170f8:	bl	17078 <close@plt+0x5f94>
   170fc:	mov	sp, fp
   17100:	pop	{fp, pc}
   17104:	push	{fp, lr}
   17108:	mov	fp, sp
   1710c:	sub	sp, sp, #8
   17110:	str	r0, [sp, #4]
   17114:	str	r1, [sp]
   17118:	ldr	r0, [sp, #4]
   1711c:	ldr	r1, [sp]
   17120:	movw	r2, #1
   17124:	bl	17130 <close@plt+0x604c>
   17128:	mov	sp, fp
   1712c:	pop	{fp, pc}
   17130:	push	{fp, lr}
   17134:	mov	fp, sp
   17138:	sub	sp, sp, #16
   1713c:	str	r0, [fp, #-4]
   17140:	str	r1, [sp, #8]
   17144:	str	r2, [sp, #4]
   17148:	ldr	r0, [sp, #8]
   1714c:	ldr	r0, [r0]
   17150:	str	r0, [sp]
   17154:	ldr	r0, [fp, #-4]
   17158:	movw	r1, #0
   1715c:	cmp	r0, r1
   17160:	bne	171ac <close@plt+0x60c8>
   17164:	ldr	r0, [sp]
   17168:	cmp	r0, #0
   1716c:	bne	171a8 <close@plt+0x60c4>
   17170:	ldr	r0, [sp, #4]
   17174:	movw	r1, #64	; 0x40
   17178:	udiv	r0, r1, r0
   1717c:	str	r0, [sp]
   17180:	ldr	r0, [sp]
   17184:	cmp	r0, #0
   17188:	movw	r0, #0
   1718c:	movne	r0, #1
   17190:	mvn	r1, #0
   17194:	eor	r0, r0, r1
   17198:	and	r0, r0, #1
   1719c:	ldr	r1, [sp]
   171a0:	add	r0, r1, r0
   171a4:	str	r0, [sp]
   171a8:	b	171dc <close@plt+0x60f8>
   171ac:	ldr	r0, [sp]
   171b0:	ldr	r1, [sp]
   171b4:	lsr	r1, r1, #1
   171b8:	add	r1, r1, #1
   171bc:	adds	r0, r0, r1
   171c0:	mov	r1, #0
   171c4:	adc	r1, r1, #0
   171c8:	str	r0, [sp]
   171cc:	tst	r1, #1
   171d0:	beq	171d8 <close@plt+0x60f4>
   171d4:	bl	19c8c <close@plt+0x8ba8>
   171d8:	b	171dc <close@plt+0x60f8>
   171dc:	ldr	r0, [fp, #-4]
   171e0:	ldr	r1, [sp]
   171e4:	ldr	r2, [sp, #4]
   171e8:	bl	16ee0 <close@plt+0x5dfc>
   171ec:	str	r0, [fp, #-4]
   171f0:	ldr	r0, [sp]
   171f4:	ldr	r1, [sp, #8]
   171f8:	str	r0, [r1]
   171fc:	ldr	r0, [fp, #-4]
   17200:	mov	sp, fp
   17204:	pop	{fp, pc}
   17208:	push	{fp, lr}
   1720c:	mov	fp, sp
   17210:	sub	sp, sp, #216	; 0xd8
   17214:	ldr	ip, [fp, #8]
   17218:	str	r0, [fp, #-4]
   1721c:	str	r1, [fp, #-8]
   17220:	str	r2, [fp, #-12]
   17224:	str	r3, [fp, #-16]
   17228:	ldr	r0, [fp, #-8]
   1722c:	ldr	r0, [r0]
   17230:	str	r0, [fp, #-20]	; 0xffffffec
   17234:	ldr	r0, [fp, #-20]	; 0xffffffec
   17238:	ldr	r1, [fp, #-20]	; 0xffffffec
   1723c:	asr	r1, r1, #1
   17240:	add	r1, r0, r1
   17244:	mov	r2, #1
   17248:	cmp	r1, r0
   1724c:	movwvc	r2, #0
   17250:	str	r1, [fp, #-24]	; 0xffffffe8
   17254:	tst	r2, #1
   17258:	beq	17264 <close@plt+0x6180>
   1725c:	ldr	r0, [pc, #4036]	; 18228 <close@plt+0x7144>
   17260:	str	r0, [fp, #-24]	; 0xffffffe8
   17264:	ldr	r0, [fp, #-16]
   17268:	movw	r1, #0
   1726c:	cmp	r1, r0
   17270:	bgt	1728c <close@plt+0x61a8>
   17274:	ldr	r0, [fp, #-16]
   17278:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1727c:	cmp	r0, r1
   17280:	bge	1728c <close@plt+0x61a8>
   17284:	ldr	r0, [fp, #-16]
   17288:	str	r0, [fp, #-24]	; 0xffffffe8
   1728c:	b	17664 <close@plt+0x6580>
   17290:	b	17294 <close@plt+0x61b0>
   17294:	ldr	r0, [fp, #8]
   17298:	cmp	r0, #0
   1729c:	bge	173b0 <close@plt+0x62cc>
   172a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   172a4:	cmp	r0, #0
   172a8:	bge	17334 <close@plt+0x6250>
   172ac:	b	172b0 <close@plt+0x61cc>
   172b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   172b4:	ldr	r1, [fp, #8]
   172b8:	movw	r2, #127	; 0x7f
   172bc:	sdiv	r1, r2, r1
   172c0:	cmp	r0, r1
   172c4:	blt	17450 <close@plt+0x636c>
   172c8:	b	17468 <close@plt+0x6384>
   172cc:	b	172d0 <close@plt+0x61ec>
   172d0:	ldr	r0, [pc, #4084]	; 182cc <close@plt+0x71e8>
   172d4:	ldr	r1, [fp, #8]
   172d8:	cmp	r1, r0
   172dc:	blt	172f4 <close@plt+0x6210>
   172e0:	b	17300 <close@plt+0x621c>
   172e4:	ldr	r0, [fp, #8]
   172e8:	movw	r1, #0
   172ec:	cmp	r1, r0
   172f0:	bge	17300 <close@plt+0x621c>
   172f4:	movw	r0, #0
   172f8:	str	r0, [fp, #-36]	; 0xffffffdc
   172fc:	b	17318 <close@plt+0x6234>
   17300:	ldr	r0, [fp, #8]
   17304:	movw	r1, #0
   17308:	sub	r0, r1, r0
   1730c:	movw	r1, #127	; 0x7f
   17310:	sdiv	r0, r1, r0
   17314:	str	r0, [fp, #-36]	; 0xffffffdc
   17318:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1731c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17320:	mvn	r2, #0
   17324:	sub	r1, r2, r1
   17328:	cmp	r0, r1
   1732c:	ble	17450 <close@plt+0x636c>
   17330:	b	17468 <close@plt+0x6384>
   17334:	b	17338 <close@plt+0x6254>
   17338:	b	17394 <close@plt+0x62b0>
   1733c:	b	17394 <close@plt+0x62b0>
   17340:	ldr	r0, [fp, #8]
   17344:	cmn	r0, #1
   17348:	bne	17394 <close@plt+0x62b0>
   1734c:	b	17350 <close@plt+0x626c>
   17350:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17354:	mvn	r1, #127	; 0x7f
   17358:	add	r0, r0, r1
   1735c:	movw	r1, #0
   17360:	cmp	r1, r0
   17364:	blt	17450 <close@plt+0x636c>
   17368:	b	17468 <close@plt+0x6384>
   1736c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17370:	movw	r1, #0
   17374:	cmp	r1, r0
   17378:	bge	17468 <close@plt+0x6384>
   1737c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17380:	sub	r0, r0, #1
   17384:	movw	r1, #127	; 0x7f
   17388:	cmp	r1, r0
   1738c:	blt	17450 <close@plt+0x636c>
   17390:	b	17468 <close@plt+0x6384>
   17394:	ldr	r0, [fp, #8]
   17398:	mvn	r1, #127	; 0x7f
   1739c:	sdiv	r0, r1, r0
   173a0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   173a4:	cmp	r0, r1
   173a8:	blt	17450 <close@plt+0x636c>
   173ac:	b	17468 <close@plt+0x6384>
   173b0:	ldr	r0, [fp, #8]
   173b4:	cmp	r0, #0
   173b8:	bne	173c0 <close@plt+0x62dc>
   173bc:	b	17468 <close@plt+0x6384>
   173c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   173c4:	cmp	r0, #0
   173c8:	bge	17438 <close@plt+0x6354>
   173cc:	b	173d0 <close@plt+0x62ec>
   173d0:	b	1741c <close@plt+0x6338>
   173d4:	b	1741c <close@plt+0x6338>
   173d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   173dc:	cmn	r0, #1
   173e0:	bne	1741c <close@plt+0x6338>
   173e4:	b	173e8 <close@plt+0x6304>
   173e8:	ldr	r0, [fp, #8]
   173ec:	mvn	r1, #127	; 0x7f
   173f0:	add	r0, r0, r1
   173f4:	movw	r1, #0
   173f8:	cmp	r1, r0
   173fc:	blt	17450 <close@plt+0x636c>
   17400:	b	17468 <close@plt+0x6384>
   17404:	ldr	r0, [fp, #8]
   17408:	sub	r0, r0, #1
   1740c:	movw	r1, #127	; 0x7f
   17410:	cmp	r1, r0
   17414:	blt	17450 <close@plt+0x636c>
   17418:	b	17468 <close@plt+0x6384>
   1741c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17420:	mvn	r1, #127	; 0x7f
   17424:	sdiv	r0, r1, r0
   17428:	ldr	r1, [fp, #8]
   1742c:	cmp	r0, r1
   17430:	blt	17450 <close@plt+0x636c>
   17434:	b	17468 <close@plt+0x6384>
   17438:	ldr	r0, [fp, #8]
   1743c:	movw	r1, #127	; 0x7f
   17440:	sdiv	r0, r1, r0
   17444:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17448:	cmp	r0, r1
   1744c:	bge	17468 <close@plt+0x6384>
   17450:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17454:	ldr	r1, [fp, #8]
   17458:	mul	r0, r0, r1
   1745c:	sxtb	r0, r0
   17460:	str	r0, [fp, #-28]	; 0xffffffe4
   17464:	b	1862c <close@plt+0x7548>
   17468:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1746c:	ldr	r1, [fp, #8]
   17470:	mul	r0, r0, r1
   17474:	sxtb	r0, r0
   17478:	str	r0, [fp, #-28]	; 0xffffffe4
   1747c:	b	18638 <close@plt+0x7554>
   17480:	ldr	r0, [fp, #8]
   17484:	cmp	r0, #0
   17488:	bge	17598 <close@plt+0x64b4>
   1748c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17490:	cmp	r0, #0
   17494:	bge	17520 <close@plt+0x643c>
   17498:	b	1749c <close@plt+0x63b8>
   1749c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   174a0:	ldr	r1, [fp, #8]
   174a4:	movw	r2, #255	; 0xff
   174a8:	sdiv	r1, r2, r1
   174ac:	cmp	r0, r1
   174b0:	blt	17634 <close@plt+0x6550>
   174b4:	b	1764c <close@plt+0x6568>
   174b8:	b	174bc <close@plt+0x63d8>
   174bc:	ldr	r0, [pc, #3592]	; 182cc <close@plt+0x71e8>
   174c0:	ldr	r1, [fp, #8]
   174c4:	cmp	r1, r0
   174c8:	blt	174e0 <close@plt+0x63fc>
   174cc:	b	174ec <close@plt+0x6408>
   174d0:	ldr	r0, [fp, #8]
   174d4:	movw	r1, #0
   174d8:	cmp	r1, r0
   174dc:	bge	174ec <close@plt+0x6408>
   174e0:	movw	r0, #0
   174e4:	str	r0, [fp, #-40]	; 0xffffffd8
   174e8:	b	17504 <close@plt+0x6420>
   174ec:	ldr	r0, [fp, #8]
   174f0:	movw	r1, #0
   174f4:	sub	r0, r1, r0
   174f8:	movw	r1, #255	; 0xff
   174fc:	sdiv	r0, r1, r0
   17500:	str	r0, [fp, #-40]	; 0xffffffd8
   17504:	ldr	r0, [fp, #-40]	; 0xffffffd8
   17508:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1750c:	mvn	r2, #0
   17510:	sub	r1, r2, r1
   17514:	cmp	r0, r1
   17518:	ble	17634 <close@plt+0x6550>
   1751c:	b	1764c <close@plt+0x6568>
   17520:	b	17524 <close@plt+0x6440>
   17524:	b	1757c <close@plt+0x6498>
   17528:	b	1757c <close@plt+0x6498>
   1752c:	ldr	r0, [fp, #8]
   17530:	cmn	r0, #1
   17534:	bne	1757c <close@plt+0x6498>
   17538:	b	1753c <close@plt+0x6458>
   1753c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17540:	add	r0, r0, #0
   17544:	movw	r1, #0
   17548:	cmp	r1, r0
   1754c:	blt	17634 <close@plt+0x6550>
   17550:	b	1764c <close@plt+0x6568>
   17554:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17558:	movw	r1, #0
   1755c:	cmp	r1, r0
   17560:	bge	1764c <close@plt+0x6568>
   17564:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17568:	sub	r0, r0, #1
   1756c:	mvn	r1, #0
   17570:	cmp	r1, r0
   17574:	blt	17634 <close@plt+0x6550>
   17578:	b	1764c <close@plt+0x6568>
   1757c:	ldr	r0, [fp, #8]
   17580:	movw	r1, #0
   17584:	sdiv	r0, r1, r0
   17588:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1758c:	cmp	r0, r1
   17590:	blt	17634 <close@plt+0x6550>
   17594:	b	1764c <close@plt+0x6568>
   17598:	ldr	r0, [fp, #8]
   1759c:	cmp	r0, #0
   175a0:	bne	175a8 <close@plt+0x64c4>
   175a4:	b	1764c <close@plt+0x6568>
   175a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175ac:	cmp	r0, #0
   175b0:	bge	1761c <close@plt+0x6538>
   175b4:	b	175b8 <close@plt+0x64d4>
   175b8:	b	17600 <close@plt+0x651c>
   175bc:	b	17600 <close@plt+0x651c>
   175c0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   175c4:	cmn	r0, #1
   175c8:	bne	17600 <close@plt+0x651c>
   175cc:	b	175d0 <close@plt+0x64ec>
   175d0:	ldr	r0, [fp, #8]
   175d4:	add	r0, r0, #0
   175d8:	movw	r1, #0
   175dc:	cmp	r1, r0
   175e0:	blt	17634 <close@plt+0x6550>
   175e4:	b	1764c <close@plt+0x6568>
   175e8:	ldr	r0, [fp, #8]
   175ec:	sub	r0, r0, #1
   175f0:	mvn	r1, #0
   175f4:	cmp	r1, r0
   175f8:	blt	17634 <close@plt+0x6550>
   175fc:	b	1764c <close@plt+0x6568>
   17600:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17604:	movw	r1, #0
   17608:	sdiv	r0, r1, r0
   1760c:	ldr	r1, [fp, #8]
   17610:	cmp	r0, r1
   17614:	blt	17634 <close@plt+0x6550>
   17618:	b	1764c <close@plt+0x6568>
   1761c:	ldr	r0, [fp, #8]
   17620:	movw	r1, #255	; 0xff
   17624:	sdiv	r0, r1, r0
   17628:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1762c:	cmp	r0, r1
   17630:	bge	1764c <close@plt+0x6568>
   17634:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17638:	ldr	r1, [fp, #8]
   1763c:	mul	r0, r0, r1
   17640:	and	r0, r0, #255	; 0xff
   17644:	str	r0, [fp, #-28]	; 0xffffffe4
   17648:	b	1862c <close@plt+0x7548>
   1764c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17650:	ldr	r1, [fp, #8]
   17654:	mul	r0, r0, r1
   17658:	and	r0, r0, #255	; 0xff
   1765c:	str	r0, [fp, #-28]	; 0xffffffe4
   17660:	b	18638 <close@plt+0x7554>
   17664:	b	17a3c <close@plt+0x6958>
   17668:	b	1766c <close@plt+0x6588>
   1766c:	ldr	r0, [fp, #8]
   17670:	cmp	r0, #0
   17674:	bge	17788 <close@plt+0x66a4>
   17678:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1767c:	cmp	r0, #0
   17680:	bge	1770c <close@plt+0x6628>
   17684:	b	17688 <close@plt+0x65a4>
   17688:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1768c:	ldr	r1, [fp, #8]
   17690:	movw	r2, #32767	; 0x7fff
   17694:	sdiv	r1, r2, r1
   17698:	cmp	r0, r1
   1769c:	blt	17828 <close@plt+0x6744>
   176a0:	b	17840 <close@plt+0x675c>
   176a4:	b	176a8 <close@plt+0x65c4>
   176a8:	ldr	r0, [pc, #3100]	; 182cc <close@plt+0x71e8>
   176ac:	ldr	r1, [fp, #8]
   176b0:	cmp	r1, r0
   176b4:	blt	176cc <close@plt+0x65e8>
   176b8:	b	176d8 <close@plt+0x65f4>
   176bc:	ldr	r0, [fp, #8]
   176c0:	movw	r1, #0
   176c4:	cmp	r1, r0
   176c8:	bge	176d8 <close@plt+0x65f4>
   176cc:	movw	r0, #0
   176d0:	str	r0, [fp, #-44]	; 0xffffffd4
   176d4:	b	176f0 <close@plt+0x660c>
   176d8:	ldr	r0, [fp, #8]
   176dc:	movw	r1, #0
   176e0:	sub	r0, r1, r0
   176e4:	movw	r1, #32767	; 0x7fff
   176e8:	sdiv	r0, r1, r0
   176ec:	str	r0, [fp, #-44]	; 0xffffffd4
   176f0:	ldr	r0, [fp, #-44]	; 0xffffffd4
   176f4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   176f8:	mvn	r2, #0
   176fc:	sub	r1, r2, r1
   17700:	cmp	r0, r1
   17704:	ble	17828 <close@plt+0x6744>
   17708:	b	17840 <close@plt+0x675c>
   1770c:	b	17710 <close@plt+0x662c>
   17710:	b	1776c <close@plt+0x6688>
   17714:	b	1776c <close@plt+0x6688>
   17718:	ldr	r0, [fp, #8]
   1771c:	cmn	r0, #1
   17720:	bne	1776c <close@plt+0x6688>
   17724:	b	17728 <close@plt+0x6644>
   17728:	ldr	r0, [pc, #4068]	; 18714 <close@plt+0x7630>
   1772c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17730:	add	r0, r1, r0
   17734:	movw	r1, #0
   17738:	cmp	r1, r0
   1773c:	blt	17828 <close@plt+0x6744>
   17740:	b	17840 <close@plt+0x675c>
   17744:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17748:	movw	r1, #0
   1774c:	cmp	r1, r0
   17750:	bge	17840 <close@plt+0x675c>
   17754:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17758:	sub	r0, r0, #1
   1775c:	movw	r1, #32767	; 0x7fff
   17760:	cmp	r1, r0
   17764:	blt	17828 <close@plt+0x6744>
   17768:	b	17840 <close@plt+0x675c>
   1776c:	ldr	r0, [pc, #4000]	; 18714 <close@plt+0x7630>
   17770:	ldr	r1, [fp, #8]
   17774:	sdiv	r0, r0, r1
   17778:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1777c:	cmp	r0, r1
   17780:	blt	17828 <close@plt+0x6744>
   17784:	b	17840 <close@plt+0x675c>
   17788:	ldr	r0, [fp, #8]
   1778c:	cmp	r0, #0
   17790:	bne	17798 <close@plt+0x66b4>
   17794:	b	17840 <close@plt+0x675c>
   17798:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1779c:	cmp	r0, #0
   177a0:	bge	17810 <close@plt+0x672c>
   177a4:	b	177a8 <close@plt+0x66c4>
   177a8:	b	177f4 <close@plt+0x6710>
   177ac:	b	177f4 <close@plt+0x6710>
   177b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   177b4:	cmn	r0, #1
   177b8:	bne	177f4 <close@plt+0x6710>
   177bc:	b	177c0 <close@plt+0x66dc>
   177c0:	ldr	r0, [pc, #3916]	; 18714 <close@plt+0x7630>
   177c4:	ldr	r1, [fp, #8]
   177c8:	add	r0, r1, r0
   177cc:	movw	r1, #0
   177d0:	cmp	r1, r0
   177d4:	blt	17828 <close@plt+0x6744>
   177d8:	b	17840 <close@plt+0x675c>
   177dc:	ldr	r0, [fp, #8]
   177e0:	sub	r0, r0, #1
   177e4:	movw	r1, #32767	; 0x7fff
   177e8:	cmp	r1, r0
   177ec:	blt	17828 <close@plt+0x6744>
   177f0:	b	17840 <close@plt+0x675c>
   177f4:	ldr	r0, [pc, #3864]	; 18714 <close@plt+0x7630>
   177f8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   177fc:	sdiv	r0, r0, r1
   17800:	ldr	r1, [fp, #8]
   17804:	cmp	r0, r1
   17808:	blt	17828 <close@plt+0x6744>
   1780c:	b	17840 <close@plt+0x675c>
   17810:	ldr	r0, [fp, #8]
   17814:	movw	r1, #32767	; 0x7fff
   17818:	sdiv	r0, r1, r0
   1781c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17820:	cmp	r0, r1
   17824:	bge	17840 <close@plt+0x675c>
   17828:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1782c:	ldr	r1, [fp, #8]
   17830:	mul	r0, r0, r1
   17834:	sxth	r0, r0
   17838:	str	r0, [fp, #-28]	; 0xffffffe4
   1783c:	b	1862c <close@plt+0x7548>
   17840:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17844:	ldr	r1, [fp, #8]
   17848:	mul	r0, r0, r1
   1784c:	sxth	r0, r0
   17850:	str	r0, [fp, #-28]	; 0xffffffe4
   17854:	b	18638 <close@plt+0x7554>
   17858:	ldr	r0, [fp, #8]
   1785c:	cmp	r0, #0
   17860:	bge	17970 <close@plt+0x688c>
   17864:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17868:	cmp	r0, #0
   1786c:	bge	178f8 <close@plt+0x6814>
   17870:	b	17874 <close@plt+0x6790>
   17874:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17878:	ldr	r1, [fp, #8]
   1787c:	movw	r2, #65535	; 0xffff
   17880:	sdiv	r1, r2, r1
   17884:	cmp	r0, r1
   17888:	blt	17a0c <close@plt+0x6928>
   1788c:	b	17a24 <close@plt+0x6940>
   17890:	b	17894 <close@plt+0x67b0>
   17894:	ldr	r0, [pc, #2608]	; 182cc <close@plt+0x71e8>
   17898:	ldr	r1, [fp, #8]
   1789c:	cmp	r1, r0
   178a0:	blt	178b8 <close@plt+0x67d4>
   178a4:	b	178c4 <close@plt+0x67e0>
   178a8:	ldr	r0, [fp, #8]
   178ac:	movw	r1, #0
   178b0:	cmp	r1, r0
   178b4:	bge	178c4 <close@plt+0x67e0>
   178b8:	movw	r0, #0
   178bc:	str	r0, [fp, #-48]	; 0xffffffd0
   178c0:	b	178dc <close@plt+0x67f8>
   178c4:	ldr	r0, [fp, #8]
   178c8:	movw	r1, #0
   178cc:	sub	r0, r1, r0
   178d0:	movw	r1, #65535	; 0xffff
   178d4:	sdiv	r0, r1, r0
   178d8:	str	r0, [fp, #-48]	; 0xffffffd0
   178dc:	ldr	r0, [fp, #-48]	; 0xffffffd0
   178e0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   178e4:	mvn	r2, #0
   178e8:	sub	r1, r2, r1
   178ec:	cmp	r0, r1
   178f0:	ble	17a0c <close@plt+0x6928>
   178f4:	b	17a24 <close@plt+0x6940>
   178f8:	b	178fc <close@plt+0x6818>
   178fc:	b	17954 <close@plt+0x6870>
   17900:	b	17954 <close@plt+0x6870>
   17904:	ldr	r0, [fp, #8]
   17908:	cmn	r0, #1
   1790c:	bne	17954 <close@plt+0x6870>
   17910:	b	17914 <close@plt+0x6830>
   17914:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17918:	add	r0, r0, #0
   1791c:	movw	r1, #0
   17920:	cmp	r1, r0
   17924:	blt	17a0c <close@plt+0x6928>
   17928:	b	17a24 <close@plt+0x6940>
   1792c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17930:	movw	r1, #0
   17934:	cmp	r1, r0
   17938:	bge	17a24 <close@plt+0x6940>
   1793c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17940:	sub	r0, r0, #1
   17944:	mvn	r1, #0
   17948:	cmp	r1, r0
   1794c:	blt	17a0c <close@plt+0x6928>
   17950:	b	17a24 <close@plt+0x6940>
   17954:	ldr	r0, [fp, #8]
   17958:	movw	r1, #0
   1795c:	sdiv	r0, r1, r0
   17960:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17964:	cmp	r0, r1
   17968:	blt	17a0c <close@plt+0x6928>
   1796c:	b	17a24 <close@plt+0x6940>
   17970:	ldr	r0, [fp, #8]
   17974:	cmp	r0, #0
   17978:	bne	17980 <close@plt+0x689c>
   1797c:	b	17a24 <close@plt+0x6940>
   17980:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17984:	cmp	r0, #0
   17988:	bge	179f4 <close@plt+0x6910>
   1798c:	b	17990 <close@plt+0x68ac>
   17990:	b	179d8 <close@plt+0x68f4>
   17994:	b	179d8 <close@plt+0x68f4>
   17998:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1799c:	cmn	r0, #1
   179a0:	bne	179d8 <close@plt+0x68f4>
   179a4:	b	179a8 <close@plt+0x68c4>
   179a8:	ldr	r0, [fp, #8]
   179ac:	add	r0, r0, #0
   179b0:	movw	r1, #0
   179b4:	cmp	r1, r0
   179b8:	blt	17a0c <close@plt+0x6928>
   179bc:	b	17a24 <close@plt+0x6940>
   179c0:	ldr	r0, [fp, #8]
   179c4:	sub	r0, r0, #1
   179c8:	mvn	r1, #0
   179cc:	cmp	r1, r0
   179d0:	blt	17a0c <close@plt+0x6928>
   179d4:	b	17a24 <close@plt+0x6940>
   179d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   179dc:	movw	r1, #0
   179e0:	sdiv	r0, r1, r0
   179e4:	ldr	r1, [fp, #8]
   179e8:	cmp	r0, r1
   179ec:	blt	17a0c <close@plt+0x6928>
   179f0:	b	17a24 <close@plt+0x6940>
   179f4:	ldr	r0, [fp, #8]
   179f8:	movw	r1, #65535	; 0xffff
   179fc:	sdiv	r0, r1, r0
   17a00:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17a04:	cmp	r0, r1
   17a08:	bge	17a24 <close@plt+0x6940>
   17a0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a10:	ldr	r1, [fp, #8]
   17a14:	mul	r0, r0, r1
   17a18:	uxth	r0, r0
   17a1c:	str	r0, [fp, #-28]	; 0xffffffe4
   17a20:	b	1862c <close@plt+0x7548>
   17a24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a28:	ldr	r1, [fp, #8]
   17a2c:	mul	r0, r0, r1
   17a30:	uxth	r0, r0
   17a34:	str	r0, [fp, #-28]	; 0xffffffe4
   17a38:	b	18638 <close@plt+0x7554>
   17a3c:	b	17a40 <close@plt+0x695c>
   17a40:	b	17a44 <close@plt+0x6960>
   17a44:	ldr	r0, [fp, #8]
   17a48:	cmp	r0, #0
   17a4c:	bge	17b50 <close@plt+0x6a6c>
   17a50:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17a54:	cmp	r0, #0
   17a58:	bge	17ae4 <close@plt+0x6a00>
   17a5c:	b	17a60 <close@plt+0x697c>
   17a60:	ldr	r0, [pc, #1984]	; 18228 <close@plt+0x7144>
   17a64:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17a68:	ldr	r2, [fp, #8]
   17a6c:	sdiv	r0, r0, r2
   17a70:	cmp	r1, r0
   17a74:	blt	17be0 <close@plt+0x6afc>
   17a78:	b	17bf4 <close@plt+0x6b10>
   17a7c:	b	17a80 <close@plt+0x699c>
   17a80:	ldr	r0, [pc, #2116]	; 182cc <close@plt+0x71e8>
   17a84:	ldr	r1, [fp, #8]
   17a88:	cmp	r1, r0
   17a8c:	blt	17aa4 <close@plt+0x69c0>
   17a90:	b	17ab0 <close@plt+0x69cc>
   17a94:	ldr	r0, [fp, #8]
   17a98:	movw	r1, #0
   17a9c:	cmp	r1, r0
   17aa0:	bge	17ab0 <close@plt+0x69cc>
   17aa4:	movw	r0, #0
   17aa8:	str	r0, [fp, #-52]	; 0xffffffcc
   17aac:	b	17ac8 <close@plt+0x69e4>
   17ab0:	ldr	r0, [pc, #1904]	; 18228 <close@plt+0x7144>
   17ab4:	ldr	r1, [fp, #8]
   17ab8:	movw	r2, #0
   17abc:	sub	r1, r2, r1
   17ac0:	sdiv	r0, r0, r1
   17ac4:	str	r0, [fp, #-52]	; 0xffffffcc
   17ac8:	ldr	r0, [fp, #-52]	; 0xffffffcc
   17acc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17ad0:	mvn	r2, #0
   17ad4:	sub	r1, r2, r1
   17ad8:	cmp	r0, r1
   17adc:	ble	17be0 <close@plt+0x6afc>
   17ae0:	b	17bf4 <close@plt+0x6b10>
   17ae4:	ldr	r0, [fp, #8]
   17ae8:	cmn	r0, #1
   17aec:	bne	17b34 <close@plt+0x6a50>
   17af0:	b	17af4 <close@plt+0x6a10>
   17af4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17af8:	add	r0, r0, #-2147483648	; 0x80000000
   17afc:	movw	r1, #0
   17b00:	cmp	r1, r0
   17b04:	blt	17be0 <close@plt+0x6afc>
   17b08:	b	17bf4 <close@plt+0x6b10>
   17b0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b10:	movw	r1, #0
   17b14:	cmp	r1, r0
   17b18:	bge	17bf4 <close@plt+0x6b10>
   17b1c:	ldr	r0, [pc, #1796]	; 18228 <close@plt+0x7144>
   17b20:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17b24:	sub	r1, r1, #1
   17b28:	cmp	r0, r1
   17b2c:	blt	17be0 <close@plt+0x6afc>
   17b30:	b	17bf4 <close@plt+0x6b10>
   17b34:	ldr	r0, [pc, #4080]	; 18b2c <close@plt+0x7a48>
   17b38:	ldr	r1, [fp, #8]
   17b3c:	sdiv	r0, r0, r1
   17b40:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17b44:	cmp	r0, r1
   17b48:	blt	17be0 <close@plt+0x6afc>
   17b4c:	b	17bf4 <close@plt+0x6b10>
   17b50:	ldr	r0, [fp, #8]
   17b54:	cmp	r0, #0
   17b58:	bne	17b60 <close@plt+0x6a7c>
   17b5c:	b	17bf4 <close@plt+0x6b10>
   17b60:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b64:	cmp	r0, #0
   17b68:	bge	17bc8 <close@plt+0x6ae4>
   17b6c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17b70:	cmn	r0, #1
   17b74:	bne	17bac <close@plt+0x6ac8>
   17b78:	b	17b7c <close@plt+0x6a98>
   17b7c:	ldr	r0, [fp, #8]
   17b80:	add	r0, r0, #-2147483648	; 0x80000000
   17b84:	movw	r1, #0
   17b88:	cmp	r1, r0
   17b8c:	blt	17be0 <close@plt+0x6afc>
   17b90:	b	17bf4 <close@plt+0x6b10>
   17b94:	ldr	r0, [pc, #1676]	; 18228 <close@plt+0x7144>
   17b98:	ldr	r1, [fp, #8]
   17b9c:	sub	r1, r1, #1
   17ba0:	cmp	r0, r1
   17ba4:	blt	17be0 <close@plt+0x6afc>
   17ba8:	b	17bf4 <close@plt+0x6b10>
   17bac:	ldr	r0, [pc, #3960]	; 18b2c <close@plt+0x7a48>
   17bb0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17bb4:	sdiv	r0, r0, r1
   17bb8:	ldr	r1, [fp, #8]
   17bbc:	cmp	r0, r1
   17bc0:	blt	17be0 <close@plt+0x6afc>
   17bc4:	b	17bf4 <close@plt+0x6b10>
   17bc8:	ldr	r0, [pc, #1624]	; 18228 <close@plt+0x7144>
   17bcc:	ldr	r1, [fp, #8]
   17bd0:	sdiv	r0, r0, r1
   17bd4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17bd8:	cmp	r0, r1
   17bdc:	bge	17bf4 <close@plt+0x6b10>
   17be0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17be4:	ldr	r1, [fp, #8]
   17be8:	mul	r0, r0, r1
   17bec:	str	r0, [fp, #-28]	; 0xffffffe4
   17bf0:	b	1862c <close@plt+0x7548>
   17bf4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17bf8:	ldr	r1, [fp, #8]
   17bfc:	mul	r0, r0, r1
   17c00:	str	r0, [fp, #-28]	; 0xffffffe4
   17c04:	b	18638 <close@plt+0x7554>
   17c08:	ldr	r0, [fp, #8]
   17c0c:	cmp	r0, #0
   17c10:	bge	17d20 <close@plt+0x6c3c>
   17c14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c18:	cmp	r0, #0
   17c1c:	bge	17ca8 <close@plt+0x6bc4>
   17c20:	b	17c40 <close@plt+0x6b5c>
   17c24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17c28:	ldr	r1, [fp, #8]
   17c2c:	mvn	r2, #0
   17c30:	udiv	r1, r2, r1
   17c34:	cmp	r0, r1
   17c38:	bcc	17dbc <close@plt+0x6cd8>
   17c3c:	b	17dd0 <close@plt+0x6cec>
   17c40:	b	17c44 <close@plt+0x6b60>
   17c44:	ldr	r0, [pc, #1664]	; 182cc <close@plt+0x71e8>
   17c48:	ldr	r1, [fp, #8]
   17c4c:	cmp	r1, r0
   17c50:	blt	17c68 <close@plt+0x6b84>
   17c54:	b	17c74 <close@plt+0x6b90>
   17c58:	ldr	r0, [fp, #8]
   17c5c:	movw	r1, #0
   17c60:	cmp	r1, r0
   17c64:	bge	17c74 <close@plt+0x6b90>
   17c68:	movw	r0, #1
   17c6c:	str	r0, [fp, #-56]	; 0xffffffc8
   17c70:	b	17c8c <close@plt+0x6ba8>
   17c74:	ldr	r0, [fp, #8]
   17c78:	movw	r1, #0
   17c7c:	sub	r0, r1, r0
   17c80:	mvn	r1, #0
   17c84:	udiv	r0, r1, r0
   17c88:	str	r0, [fp, #-56]	; 0xffffffc8
   17c8c:	ldr	r0, [fp, #-56]	; 0xffffffc8
   17c90:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17c94:	mvn	r2, #0
   17c98:	sub	r1, r2, r1
   17c9c:	cmp	r0, r1
   17ca0:	bls	17dbc <close@plt+0x6cd8>
   17ca4:	b	17dd0 <close@plt+0x6cec>
   17ca8:	b	17cac <close@plt+0x6bc8>
   17cac:	b	17d04 <close@plt+0x6c20>
   17cb0:	b	17d04 <close@plt+0x6c20>
   17cb4:	ldr	r0, [fp, #8]
   17cb8:	cmn	r0, #1
   17cbc:	bne	17d04 <close@plt+0x6c20>
   17cc0:	b	17cc4 <close@plt+0x6be0>
   17cc4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cc8:	add	r0, r0, #0
   17ccc:	movw	r1, #0
   17cd0:	cmp	r1, r0
   17cd4:	blt	17dbc <close@plt+0x6cd8>
   17cd8:	b	17dd0 <close@plt+0x6cec>
   17cdc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ce0:	movw	r1, #0
   17ce4:	cmp	r1, r0
   17ce8:	bge	17dd0 <close@plt+0x6cec>
   17cec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17cf0:	sub	r0, r0, #1
   17cf4:	mvn	r1, #0
   17cf8:	cmp	r1, r0
   17cfc:	blt	17dbc <close@plt+0x6cd8>
   17d00:	b	17dd0 <close@plt+0x6cec>
   17d04:	ldr	r0, [fp, #8]
   17d08:	movw	r1, #0
   17d0c:	sdiv	r0, r1, r0
   17d10:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17d14:	cmp	r0, r1
   17d18:	blt	17dbc <close@plt+0x6cd8>
   17d1c:	b	17dd0 <close@plt+0x6cec>
   17d20:	ldr	r0, [fp, #8]
   17d24:	cmp	r0, #0
   17d28:	bne	17d30 <close@plt+0x6c4c>
   17d2c:	b	17dd0 <close@plt+0x6cec>
   17d30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d34:	cmp	r0, #0
   17d38:	bge	17da4 <close@plt+0x6cc0>
   17d3c:	b	17d40 <close@plt+0x6c5c>
   17d40:	b	17d88 <close@plt+0x6ca4>
   17d44:	b	17d88 <close@plt+0x6ca4>
   17d48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d4c:	cmn	r0, #1
   17d50:	bne	17d88 <close@plt+0x6ca4>
   17d54:	b	17d58 <close@plt+0x6c74>
   17d58:	ldr	r0, [fp, #8]
   17d5c:	add	r0, r0, #0
   17d60:	movw	r1, #0
   17d64:	cmp	r1, r0
   17d68:	blt	17dbc <close@plt+0x6cd8>
   17d6c:	b	17dd0 <close@plt+0x6cec>
   17d70:	ldr	r0, [fp, #8]
   17d74:	sub	r0, r0, #1
   17d78:	mvn	r1, #0
   17d7c:	cmp	r1, r0
   17d80:	blt	17dbc <close@plt+0x6cd8>
   17d84:	b	17dd0 <close@plt+0x6cec>
   17d88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17d8c:	movw	r1, #0
   17d90:	sdiv	r0, r1, r0
   17d94:	ldr	r1, [fp, #8]
   17d98:	cmp	r0, r1
   17d9c:	blt	17dbc <close@plt+0x6cd8>
   17da0:	b	17dd0 <close@plt+0x6cec>
   17da4:	ldr	r0, [fp, #8]
   17da8:	mvn	r1, #0
   17dac:	udiv	r0, r1, r0
   17db0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17db4:	cmp	r0, r1
   17db8:	bcs	17dd0 <close@plt+0x6cec>
   17dbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17dc0:	ldr	r1, [fp, #8]
   17dc4:	mul	r0, r0, r1
   17dc8:	str	r0, [fp, #-28]	; 0xffffffe4
   17dcc:	b	1862c <close@plt+0x7548>
   17dd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17dd4:	ldr	r1, [fp, #8]
   17dd8:	mul	r0, r0, r1
   17ddc:	str	r0, [fp, #-28]	; 0xffffffe4
   17de0:	b	18638 <close@plt+0x7554>
   17de4:	b	17de8 <close@plt+0x6d04>
   17de8:	b	17dec <close@plt+0x6d08>
   17dec:	ldr	r0, [fp, #8]
   17df0:	cmp	r0, #0
   17df4:	bge	17ef8 <close@plt+0x6e14>
   17df8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17dfc:	cmp	r0, #0
   17e00:	bge	17e8c <close@plt+0x6da8>
   17e04:	b	17e08 <close@plt+0x6d24>
   17e08:	ldr	r0, [pc, #1048]	; 18228 <close@plt+0x7144>
   17e0c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17e10:	ldr	r2, [fp, #8]
   17e14:	sdiv	r0, r0, r2
   17e18:	cmp	r1, r0
   17e1c:	blt	17f88 <close@plt+0x6ea4>
   17e20:	b	17f9c <close@plt+0x6eb8>
   17e24:	b	17e28 <close@plt+0x6d44>
   17e28:	ldr	r0, [pc, #1180]	; 182cc <close@plt+0x71e8>
   17e2c:	ldr	r1, [fp, #8]
   17e30:	cmp	r1, r0
   17e34:	blt	17e4c <close@plt+0x6d68>
   17e38:	b	17e58 <close@plt+0x6d74>
   17e3c:	ldr	r0, [fp, #8]
   17e40:	movw	r1, #0
   17e44:	cmp	r1, r0
   17e48:	bge	17e58 <close@plt+0x6d74>
   17e4c:	movw	r0, #0
   17e50:	str	r0, [fp, #-60]	; 0xffffffc4
   17e54:	b	17e70 <close@plt+0x6d8c>
   17e58:	ldr	r0, [pc, #968]	; 18228 <close@plt+0x7144>
   17e5c:	ldr	r1, [fp, #8]
   17e60:	movw	r2, #0
   17e64:	sub	r1, r2, r1
   17e68:	sdiv	r0, r0, r1
   17e6c:	str	r0, [fp, #-60]	; 0xffffffc4
   17e70:	ldr	r0, [fp, #-60]	; 0xffffffc4
   17e74:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17e78:	mvn	r2, #0
   17e7c:	sub	r1, r2, r1
   17e80:	cmp	r0, r1
   17e84:	ble	17f88 <close@plt+0x6ea4>
   17e88:	b	17f9c <close@plt+0x6eb8>
   17e8c:	ldr	r0, [fp, #8]
   17e90:	cmn	r0, #1
   17e94:	bne	17edc <close@plt+0x6df8>
   17e98:	b	17e9c <close@plt+0x6db8>
   17e9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17ea0:	add	r0, r0, #-2147483648	; 0x80000000
   17ea4:	movw	r1, #0
   17ea8:	cmp	r1, r0
   17eac:	blt	17f88 <close@plt+0x6ea4>
   17eb0:	b	17f9c <close@plt+0x6eb8>
   17eb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17eb8:	movw	r1, #0
   17ebc:	cmp	r1, r0
   17ec0:	bge	17f9c <close@plt+0x6eb8>
   17ec4:	ldr	r0, [pc, #860]	; 18228 <close@plt+0x7144>
   17ec8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17ecc:	sub	r1, r1, #1
   17ed0:	cmp	r0, r1
   17ed4:	blt	17f88 <close@plt+0x6ea4>
   17ed8:	b	17f9c <close@plt+0x6eb8>
   17edc:	ldr	r0, [pc, #3144]	; 18b2c <close@plt+0x7a48>
   17ee0:	ldr	r1, [fp, #8]
   17ee4:	sdiv	r0, r0, r1
   17ee8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17eec:	cmp	r0, r1
   17ef0:	blt	17f88 <close@plt+0x6ea4>
   17ef4:	b	17f9c <close@plt+0x6eb8>
   17ef8:	ldr	r0, [fp, #8]
   17efc:	cmp	r0, #0
   17f00:	bne	17f08 <close@plt+0x6e24>
   17f04:	b	17f9c <close@plt+0x6eb8>
   17f08:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f0c:	cmp	r0, #0
   17f10:	bge	17f70 <close@plt+0x6e8c>
   17f14:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f18:	cmn	r0, #1
   17f1c:	bne	17f54 <close@plt+0x6e70>
   17f20:	b	17f24 <close@plt+0x6e40>
   17f24:	ldr	r0, [fp, #8]
   17f28:	add	r0, r0, #-2147483648	; 0x80000000
   17f2c:	movw	r1, #0
   17f30:	cmp	r1, r0
   17f34:	blt	17f88 <close@plt+0x6ea4>
   17f38:	b	17f9c <close@plt+0x6eb8>
   17f3c:	ldr	r0, [pc, #740]	; 18228 <close@plt+0x7144>
   17f40:	ldr	r1, [fp, #8]
   17f44:	sub	r1, r1, #1
   17f48:	cmp	r0, r1
   17f4c:	blt	17f88 <close@plt+0x6ea4>
   17f50:	b	17f9c <close@plt+0x6eb8>
   17f54:	ldr	r0, [pc, #3024]	; 18b2c <close@plt+0x7a48>
   17f58:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17f5c:	sdiv	r0, r0, r1
   17f60:	ldr	r1, [fp, #8]
   17f64:	cmp	r0, r1
   17f68:	blt	17f88 <close@plt+0x6ea4>
   17f6c:	b	17f9c <close@plt+0x6eb8>
   17f70:	ldr	r0, [pc, #688]	; 18228 <close@plt+0x7144>
   17f74:	ldr	r1, [fp, #8]
   17f78:	sdiv	r0, r0, r1
   17f7c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   17f80:	cmp	r0, r1
   17f84:	bge	17f9c <close@plt+0x6eb8>
   17f88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17f8c:	ldr	r1, [fp, #8]
   17f90:	mul	r0, r0, r1
   17f94:	str	r0, [fp, #-28]	; 0xffffffe4
   17f98:	b	1862c <close@plt+0x7548>
   17f9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17fa0:	ldr	r1, [fp, #8]
   17fa4:	mul	r0, r0, r1
   17fa8:	str	r0, [fp, #-28]	; 0xffffffe4
   17fac:	b	18638 <close@plt+0x7554>
   17fb0:	ldr	r0, [fp, #8]
   17fb4:	cmp	r0, #0
   17fb8:	bge	180c8 <close@plt+0x6fe4>
   17fbc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17fc0:	cmp	r0, #0
   17fc4:	bge	18050 <close@plt+0x6f6c>
   17fc8:	b	17fe8 <close@plt+0x6f04>
   17fcc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   17fd0:	ldr	r1, [fp, #8]
   17fd4:	mvn	r2, #0
   17fd8:	udiv	r1, r2, r1
   17fdc:	cmp	r0, r1
   17fe0:	bcc	18164 <close@plt+0x7080>
   17fe4:	b	18178 <close@plt+0x7094>
   17fe8:	b	17fec <close@plt+0x6f08>
   17fec:	ldr	r0, [pc, #728]	; 182cc <close@plt+0x71e8>
   17ff0:	ldr	r1, [fp, #8]
   17ff4:	cmp	r1, r0
   17ff8:	blt	18010 <close@plt+0x6f2c>
   17ffc:	b	1801c <close@plt+0x6f38>
   18000:	ldr	r0, [fp, #8]
   18004:	movw	r1, #0
   18008:	cmp	r1, r0
   1800c:	bge	1801c <close@plt+0x6f38>
   18010:	movw	r0, #1
   18014:	str	r0, [fp, #-64]	; 0xffffffc0
   18018:	b	18034 <close@plt+0x6f50>
   1801c:	ldr	r0, [fp, #8]
   18020:	movw	r1, #0
   18024:	sub	r0, r1, r0
   18028:	mvn	r1, #0
   1802c:	udiv	r0, r1, r0
   18030:	str	r0, [fp, #-64]	; 0xffffffc0
   18034:	ldr	r0, [fp, #-64]	; 0xffffffc0
   18038:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1803c:	mvn	r2, #0
   18040:	sub	r1, r2, r1
   18044:	cmp	r0, r1
   18048:	bls	18164 <close@plt+0x7080>
   1804c:	b	18178 <close@plt+0x7094>
   18050:	b	18054 <close@plt+0x6f70>
   18054:	b	180ac <close@plt+0x6fc8>
   18058:	b	180ac <close@plt+0x6fc8>
   1805c:	ldr	r0, [fp, #8]
   18060:	cmn	r0, #1
   18064:	bne	180ac <close@plt+0x6fc8>
   18068:	b	1806c <close@plt+0x6f88>
   1806c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18070:	add	r0, r0, #0
   18074:	movw	r1, #0
   18078:	cmp	r1, r0
   1807c:	blt	18164 <close@plt+0x7080>
   18080:	b	18178 <close@plt+0x7094>
   18084:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18088:	movw	r1, #0
   1808c:	cmp	r1, r0
   18090:	bge	18178 <close@plt+0x7094>
   18094:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18098:	sub	r0, r0, #1
   1809c:	mvn	r1, #0
   180a0:	cmp	r1, r0
   180a4:	blt	18164 <close@plt+0x7080>
   180a8:	b	18178 <close@plt+0x7094>
   180ac:	ldr	r0, [fp, #8]
   180b0:	movw	r1, #0
   180b4:	sdiv	r0, r1, r0
   180b8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   180bc:	cmp	r0, r1
   180c0:	blt	18164 <close@plt+0x7080>
   180c4:	b	18178 <close@plt+0x7094>
   180c8:	ldr	r0, [fp, #8]
   180cc:	cmp	r0, #0
   180d0:	bne	180d8 <close@plt+0x6ff4>
   180d4:	b	18178 <close@plt+0x7094>
   180d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   180dc:	cmp	r0, #0
   180e0:	bge	1814c <close@plt+0x7068>
   180e4:	b	180e8 <close@plt+0x7004>
   180e8:	b	18130 <close@plt+0x704c>
   180ec:	b	18130 <close@plt+0x704c>
   180f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   180f4:	cmn	r0, #1
   180f8:	bne	18130 <close@plt+0x704c>
   180fc:	b	18100 <close@plt+0x701c>
   18100:	ldr	r0, [fp, #8]
   18104:	add	r0, r0, #0
   18108:	movw	r1, #0
   1810c:	cmp	r1, r0
   18110:	blt	18164 <close@plt+0x7080>
   18114:	b	18178 <close@plt+0x7094>
   18118:	ldr	r0, [fp, #8]
   1811c:	sub	r0, r0, #1
   18120:	mvn	r1, #0
   18124:	cmp	r1, r0
   18128:	blt	18164 <close@plt+0x7080>
   1812c:	b	18178 <close@plt+0x7094>
   18130:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18134:	movw	r1, #0
   18138:	sdiv	r0, r1, r0
   1813c:	ldr	r1, [fp, #8]
   18140:	cmp	r0, r1
   18144:	blt	18164 <close@plt+0x7080>
   18148:	b	18178 <close@plt+0x7094>
   1814c:	ldr	r0, [fp, #8]
   18150:	mvn	r1, #0
   18154:	udiv	r0, r1, r0
   18158:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1815c:	cmp	r0, r1
   18160:	bcs	18178 <close@plt+0x7094>
   18164:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18168:	ldr	r1, [fp, #8]
   1816c:	mul	r0, r0, r1
   18170:	str	r0, [fp, #-28]	; 0xffffffe4
   18174:	b	1862c <close@plt+0x7548>
   18178:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1817c:	ldr	r1, [fp, #8]
   18180:	mul	r0, r0, r1
   18184:	str	r0, [fp, #-28]	; 0xffffffe4
   18188:	b	18638 <close@plt+0x7554>
   1818c:	b	18190 <close@plt+0x70ac>
   18190:	ldr	r0, [fp, #8]
   18194:	cmp	r0, #0
   18198:	bge	18308 <close@plt+0x7224>
   1819c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   181a0:	cmp	r0, #0
   181a4:	bge	18280 <close@plt+0x719c>
   181a8:	b	181ac <close@plt+0x70c8>
   181ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   181b0:	ldr	r1, [fp, #8]
   181b4:	asr	r3, r1, #31
   181b8:	mvn	r2, #0
   181bc:	mvn	ip, #-2147483648	; 0x80000000
   181c0:	str	r0, [fp, #-68]	; 0xffffffbc
   181c4:	mov	r0, r2
   181c8:	str	r1, [fp, #-72]	; 0xffffffb8
   181cc:	mov	r1, ip
   181d0:	ldr	r2, [fp, #-72]	; 0xffffffb8
   181d4:	bl	1c184 <close@plt+0xb0a0>
   181d8:	ldr	r2, [fp, #-68]	; 0xffffffbc
   181dc:	subs	r0, r2, r0
   181e0:	rscs	r1, r1, r2, asr #31
   181e4:	blt	183d0 <close@plt+0x72ec>
   181e8:	b	183e4 <close@plt+0x7300>
   181ec:	b	181f0 <close@plt+0x710c>
   181f0:	ldr	r0, [pc, #212]	; 182cc <close@plt+0x71e8>
   181f4:	ldr	r1, [fp, #8]
   181f8:	cmp	r1, r0
   181fc:	blt	18214 <close@plt+0x7130>
   18200:	b	1822c <close@plt+0x7148>
   18204:	ldr	r0, [fp, #8]
   18208:	movw	r1, #0
   1820c:	cmp	r1, r0
   18210:	bge	1822c <close@plt+0x7148>
   18214:	mov	r0, #0
   18218:	mvn	r1, #0
   1821c:	str	r1, [fp, #-76]	; 0xffffffb4
   18220:	str	r0, [fp, #-80]	; 0xffffffb0
   18224:	b	18260 <close@plt+0x717c>
   18228:	svcvc	0x00ffffff
   1822c:	ldr	r0, [fp, #8]
   18230:	rsb	r0, r0, #0
   18234:	asr	r3, r0, #31
   18238:	mvn	r1, #0
   1823c:	mvn	r2, #-2147483648	; 0x80000000
   18240:	str	r0, [fp, #-84]	; 0xffffffac
   18244:	mov	r0, r1
   18248:	mov	r1, r2
   1824c:	ldr	r2, [fp, #-84]	; 0xffffffac
   18250:	bl	1c184 <close@plt+0xb0a0>
   18254:	str	r0, [fp, #-76]	; 0xffffffb4
   18258:	str	r1, [fp, #-80]	; 0xffffffb0
   1825c:	b	18260 <close@plt+0x717c>
   18260:	ldr	r0, [fp, #-80]	; 0xffffffb0
   18264:	ldr	r1, [fp, #-76]	; 0xffffffb4
   18268:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1826c:	mvn	r2, r2
   18270:	subs	r1, r2, r1
   18274:	rscs	r0, r0, r2, asr #31
   18278:	bge	183d0 <close@plt+0x72ec>
   1827c:	b	183e4 <close@plt+0x7300>
   18280:	ldr	r0, [fp, #8]
   18284:	cmn	r0, #1
   18288:	bne	182d0 <close@plt+0x71ec>
   1828c:	b	18290 <close@plt+0x71ac>
   18290:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18294:	mov	r1, #-2147483648	; 0x80000000
   18298:	add	r1, r1, r0, asr #31
   1829c:	rsbs	r0, r0, #0
   182a0:	rscs	r1, r1, #0
   182a4:	blt	183d0 <close@plt+0x72ec>
   182a8:	b	183e4 <close@plt+0x7300>
   182ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   182b0:	movw	r1, #0
   182b4:	cmp	r1, r0
   182b8:	bge	183e4 <close@plt+0x7300>
   182bc:	mov	r0, #0
   182c0:	cmp	r0, #0
   182c4:	bne	183d0 <close@plt+0x72ec>
   182c8:	b	183e4 <close@plt+0x7300>
   182cc:	andhi	r0, r0, r1
   182d0:	ldr	r0, [fp, #8]
   182d4:	asr	r3, r0, #31
   182d8:	mov	r1, #0
   182dc:	mov	r2, #-2147483648	; 0x80000000
   182e0:	str	r0, [fp, #-88]	; 0xffffffa8
   182e4:	mov	r0, r1
   182e8:	mov	r1, r2
   182ec:	ldr	r2, [fp, #-88]	; 0xffffffa8
   182f0:	bl	1c184 <close@plt+0xb0a0>
   182f4:	ldr	r2, [fp, #-24]	; 0xffffffe8
   182f8:	subs	r0, r0, r2
   182fc:	sbcs	r1, r1, r2, asr #31
   18300:	blt	183d0 <close@plt+0x72ec>
   18304:	b	183e4 <close@plt+0x7300>
   18308:	ldr	r0, [fp, #8]
   1830c:	cmp	r0, #0
   18310:	bne	18318 <close@plt+0x7234>
   18314:	b	183e4 <close@plt+0x7300>
   18318:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1831c:	cmp	r0, #0
   18320:	bge	18398 <close@plt+0x72b4>
   18324:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18328:	cmn	r0, #1
   1832c:	bne	18360 <close@plt+0x727c>
   18330:	b	18334 <close@plt+0x7250>
   18334:	ldr	r0, [fp, #8]
   18338:	mov	r1, #-2147483648	; 0x80000000
   1833c:	add	r1, r1, r0, asr #31
   18340:	rsbs	r0, r0, #0
   18344:	rscs	r1, r1, #0
   18348:	blt	183d0 <close@plt+0x72ec>
   1834c:	b	183e4 <close@plt+0x7300>
   18350:	mov	r0, #0
   18354:	cmp	r0, #0
   18358:	bne	183d0 <close@plt+0x72ec>
   1835c:	b	183e4 <close@plt+0x7300>
   18360:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18364:	asr	r3, r0, #31
   18368:	mov	r1, #0
   1836c:	mov	r2, #-2147483648	; 0x80000000
   18370:	str	r0, [fp, #-92]	; 0xffffffa4
   18374:	mov	r0, r1
   18378:	mov	r1, r2
   1837c:	ldr	r2, [fp, #-92]	; 0xffffffa4
   18380:	bl	1c184 <close@plt+0xb0a0>
   18384:	ldr	r2, [fp, #8]
   18388:	subs	r0, r0, r2
   1838c:	sbcs	r1, r1, r2, asr #31
   18390:	blt	183d0 <close@plt+0x72ec>
   18394:	b	183e4 <close@plt+0x7300>
   18398:	ldr	r0, [fp, #8]
   1839c:	asr	r3, r0, #31
   183a0:	mvn	r1, #0
   183a4:	mvn	r2, #-2147483648	; 0x80000000
   183a8:	str	r0, [fp, #-96]	; 0xffffffa0
   183ac:	mov	r0, r1
   183b0:	mov	r1, r2
   183b4:	ldr	r2, [fp, #-96]	; 0xffffffa0
   183b8:	bl	1c184 <close@plt+0xb0a0>
   183bc:	ldr	r2, [fp, #-24]	; 0xffffffe8
   183c0:	subs	r0, r0, r2
   183c4:	sbcs	r1, r1, r2, asr #31
   183c8:	bge	183e4 <close@plt+0x7300>
   183cc:	b	183d0 <close@plt+0x72ec>
   183d0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   183d4:	ldr	r1, [fp, #8]
   183d8:	mul	r0, r0, r1
   183dc:	str	r0, [fp, #-28]	; 0xffffffe4
   183e0:	b	1862c <close@plt+0x7548>
   183e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   183e8:	ldr	r1, [fp, #8]
   183ec:	mul	r0, r0, r1
   183f0:	str	r0, [fp, #-28]	; 0xffffffe4
   183f4:	b	18638 <close@plt+0x7554>
   183f8:	ldr	r0, [fp, #8]
   183fc:	cmp	r0, #0
   18400:	bge	18550 <close@plt+0x746c>
   18404:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18408:	cmp	r0, #0
   1840c:	bge	184d8 <close@plt+0x73f4>
   18410:	b	18450 <close@plt+0x736c>
   18414:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18418:	ldr	r1, [fp, #8]
   1841c:	asr	r3, r1, #31
   18420:	mvn	r2, #0
   18424:	str	r0, [fp, #-100]	; 0xffffff9c
   18428:	mov	r0, r2
   1842c:	str	r1, [fp, #-104]	; 0xffffff98
   18430:	mov	r1, r2
   18434:	ldr	r2, [fp, #-104]	; 0xffffff98
   18438:	bl	1c258 <close@plt+0xb174>
   1843c:	ldr	r2, [fp, #-100]	; 0xffffff9c
   18440:	subs	r0, r2, r0
   18444:	rscs	r1, r1, r2, asr #31
   18448:	bcc	18604 <close@plt+0x7520>
   1844c:	b	18618 <close@plt+0x7534>
   18450:	b	18454 <close@plt+0x7370>
   18454:	ldr	r0, [pc, #-400]	; 182cc <close@plt+0x71e8>
   18458:	ldr	r1, [fp, #8]
   1845c:	cmp	r1, r0
   18460:	blt	18478 <close@plt+0x7394>
   18464:	b	1848c <close@plt+0x73a8>
   18468:	ldr	r0, [fp, #8]
   1846c:	movw	r1, #0
   18470:	cmp	r1, r0
   18474:	bge	1848c <close@plt+0x73a8>
   18478:	mov	r0, #1
   1847c:	mvn	r1, #0
   18480:	str	r1, [sp, #108]	; 0x6c
   18484:	str	r0, [sp, #104]	; 0x68
   18488:	b	184b8 <close@plt+0x73d4>
   1848c:	ldr	r0, [fp, #8]
   18490:	rsb	r0, r0, #0
   18494:	asr	r3, r0, #31
   18498:	mvn	r1, #0
   1849c:	str	r0, [sp, #100]	; 0x64
   184a0:	mov	r0, r1
   184a4:	ldr	r2, [sp, #100]	; 0x64
   184a8:	bl	1c258 <close@plt+0xb174>
   184ac:	str	r0, [sp, #108]	; 0x6c
   184b0:	str	r1, [sp, #104]	; 0x68
   184b4:	b	184b8 <close@plt+0x73d4>
   184b8:	ldr	r0, [sp, #104]	; 0x68
   184bc:	ldr	r1, [sp, #108]	; 0x6c
   184c0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   184c4:	mvn	r2, r2
   184c8:	subs	r1, r2, r1
   184cc:	rscs	r0, r0, r2, asr #31
   184d0:	bcs	18604 <close@plt+0x7520>
   184d4:	b	18618 <close@plt+0x7534>
   184d8:	b	184dc <close@plt+0x73f8>
   184dc:	b	18534 <close@plt+0x7450>
   184e0:	b	18534 <close@plt+0x7450>
   184e4:	ldr	r0, [fp, #8]
   184e8:	cmn	r0, #1
   184ec:	bne	18534 <close@plt+0x7450>
   184f0:	b	184f4 <close@plt+0x7410>
   184f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   184f8:	add	r0, r0, #0
   184fc:	movw	r1, #0
   18500:	cmp	r1, r0
   18504:	blt	18604 <close@plt+0x7520>
   18508:	b	18618 <close@plt+0x7534>
   1850c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18510:	movw	r1, #0
   18514:	cmp	r1, r0
   18518:	bge	18618 <close@plt+0x7534>
   1851c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18520:	sub	r0, r0, #1
   18524:	mvn	r1, #0
   18528:	cmp	r1, r0
   1852c:	blt	18604 <close@plt+0x7520>
   18530:	b	18618 <close@plt+0x7534>
   18534:	ldr	r0, [fp, #8]
   18538:	movw	r1, #0
   1853c:	sdiv	r0, r1, r0
   18540:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18544:	cmp	r0, r1
   18548:	blt	18604 <close@plt+0x7520>
   1854c:	b	18618 <close@plt+0x7534>
   18550:	ldr	r0, [fp, #8]
   18554:	cmp	r0, #0
   18558:	bne	18560 <close@plt+0x747c>
   1855c:	b	18618 <close@plt+0x7534>
   18560:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18564:	cmp	r0, #0
   18568:	bge	185d4 <close@plt+0x74f0>
   1856c:	b	18570 <close@plt+0x748c>
   18570:	b	185b8 <close@plt+0x74d4>
   18574:	b	185b8 <close@plt+0x74d4>
   18578:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1857c:	cmn	r0, #1
   18580:	bne	185b8 <close@plt+0x74d4>
   18584:	b	18588 <close@plt+0x74a4>
   18588:	ldr	r0, [fp, #8]
   1858c:	add	r0, r0, #0
   18590:	movw	r1, #0
   18594:	cmp	r1, r0
   18598:	blt	18604 <close@plt+0x7520>
   1859c:	b	18618 <close@plt+0x7534>
   185a0:	ldr	r0, [fp, #8]
   185a4:	sub	r0, r0, #1
   185a8:	mvn	r1, #0
   185ac:	cmp	r1, r0
   185b0:	blt	18604 <close@plt+0x7520>
   185b4:	b	18618 <close@plt+0x7534>
   185b8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   185bc:	movw	r1, #0
   185c0:	sdiv	r0, r1, r0
   185c4:	ldr	r1, [fp, #8]
   185c8:	cmp	r0, r1
   185cc:	blt	18604 <close@plt+0x7520>
   185d0:	b	18618 <close@plt+0x7534>
   185d4:	ldr	r0, [fp, #8]
   185d8:	asr	r3, r0, #31
   185dc:	mvn	r1, #0
   185e0:	str	r0, [sp, #96]	; 0x60
   185e4:	mov	r0, r1
   185e8:	ldr	r2, [sp, #96]	; 0x60
   185ec:	bl	1c258 <close@plt+0xb174>
   185f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   185f4:	subs	r0, r0, r2
   185f8:	sbcs	r1, r1, r2, asr #31
   185fc:	bcs	18618 <close@plt+0x7534>
   18600:	b	18604 <close@plt+0x7520>
   18604:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18608:	ldr	r1, [fp, #8]
   1860c:	mul	r0, r0, r1
   18610:	str	r0, [fp, #-28]	; 0xffffffe4
   18614:	b	1862c <close@plt+0x7548>
   18618:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1861c:	ldr	r1, [fp, #8]
   18620:	mul	r0, r0, r1
   18624:	str	r0, [fp, #-28]	; 0xffffffe4
   18628:	b	18638 <close@plt+0x7554>
   1862c:	ldr	r0, [pc, #-1036]	; 18228 <close@plt+0x7144>
   18630:	str	r0, [sp, #92]	; 0x5c
   18634:	b	18658 <close@plt+0x7574>
   18638:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1863c:	cmp	r0, #64	; 0x40
   18640:	movw	r0, #0
   18644:	movlt	r0, #1
   18648:	tst	r0, #1
   1864c:	movw	r0, #64	; 0x40
   18650:	moveq	r0, #0
   18654:	str	r0, [sp, #92]	; 0x5c
   18658:	ldr	r0, [sp, #92]	; 0x5c
   1865c:	str	r0, [fp, #-32]	; 0xffffffe0
   18660:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18664:	cmp	r0, #0
   18668:	beq	18698 <close@plt+0x75b4>
   1866c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18670:	ldr	r1, [fp, #8]
   18674:	sdiv	r0, r0, r1
   18678:	str	r0, [fp, #-24]	; 0xffffffe8
   1867c:	ldr	r0, [fp, #-32]	; 0xffffffe0
   18680:	mov	r1, r0
   18684:	ldr	r2, [fp, #8]
   18688:	sdiv	r3, r0, r2
   1868c:	mls	r0, r3, r2, r0
   18690:	sub	r0, r1, r0
   18694:	str	r0, [fp, #-28]	; 0xffffffe4
   18698:	ldr	r0, [fp, #-4]
   1869c:	movw	r1, #0
   186a0:	cmp	r0, r1
   186a4:	bne	186b4 <close@plt+0x75d0>
   186a8:	ldr	r0, [fp, #-8]
   186ac:	movw	r1, #0
   186b0:	str	r1, [r0]
   186b4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   186b8:	ldr	r1, [fp, #-20]	; 0xffffffec
   186bc:	sub	r0, r0, r1
   186c0:	ldr	r1, [fp, #-12]
   186c4:	cmp	r0, r1
   186c8:	bge	19ab4 <close@plt+0x89d0>
   186cc:	ldr	r0, [fp, #-20]	; 0xffffffec
   186d0:	ldr	r1, [fp, #-12]
   186d4:	add	r1, r0, r1
   186d8:	mov	r2, #1
   186dc:	cmp	r1, r0
   186e0:	movwvc	r2, #0
   186e4:	str	r1, [fp, #-24]	; 0xffffffe8
   186e8:	tst	r2, #1
   186ec:	bne	19ab0 <close@plt+0x89cc>
   186f0:	ldr	r0, [fp, #-16]
   186f4:	movw	r1, #0
   186f8:	cmp	r1, r0
   186fc:	bgt	18710 <close@plt+0x762c>
   18700:	ldr	r0, [fp, #-16]
   18704:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18708:	cmp	r0, r1
   1870c:	blt	19ab0 <close@plt+0x89cc>
   18710:	b	18aec <close@plt+0x7a08>
   18714:			; <UNDEFINED> instruction: 0xffff8000
   18718:	b	1871c <close@plt+0x7638>
   1871c:	ldr	r0, [fp, #8]
   18720:	cmp	r0, #0
   18724:	bge	18838 <close@plt+0x7754>
   18728:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1872c:	cmp	r0, #0
   18730:	bge	187bc <close@plt+0x76d8>
   18734:	b	18738 <close@plt+0x7654>
   18738:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1873c:	ldr	r1, [fp, #8]
   18740:	movw	r2, #127	; 0x7f
   18744:	sdiv	r1, r2, r1
   18748:	cmp	r0, r1
   1874c:	blt	188d8 <close@plt+0x77f4>
   18750:	b	188f0 <close@plt+0x780c>
   18754:	b	18758 <close@plt+0x7674>
   18758:	ldr	r0, [pc, #-1172]	; 182cc <close@plt+0x71e8>
   1875c:	ldr	r1, [fp, #8]
   18760:	cmp	r1, r0
   18764:	blt	1877c <close@plt+0x7698>
   18768:	b	18788 <close@plt+0x76a4>
   1876c:	ldr	r0, [fp, #8]
   18770:	movw	r1, #0
   18774:	cmp	r1, r0
   18778:	bge	18788 <close@plt+0x76a4>
   1877c:	movw	r0, #0
   18780:	str	r0, [sp, #88]	; 0x58
   18784:	b	187a0 <close@plt+0x76bc>
   18788:	ldr	r0, [fp, #8]
   1878c:	movw	r1, #0
   18790:	sub	r0, r1, r0
   18794:	movw	r1, #127	; 0x7f
   18798:	sdiv	r0, r1, r0
   1879c:	str	r0, [sp, #88]	; 0x58
   187a0:	ldr	r0, [sp, #88]	; 0x58
   187a4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   187a8:	mvn	r2, #0
   187ac:	sub	r1, r2, r1
   187b0:	cmp	r0, r1
   187b4:	ble	188d8 <close@plt+0x77f4>
   187b8:	b	188f0 <close@plt+0x780c>
   187bc:	b	187c0 <close@plt+0x76dc>
   187c0:	b	1881c <close@plt+0x7738>
   187c4:	b	1881c <close@plt+0x7738>
   187c8:	ldr	r0, [fp, #8]
   187cc:	cmn	r0, #1
   187d0:	bne	1881c <close@plt+0x7738>
   187d4:	b	187d8 <close@plt+0x76f4>
   187d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   187dc:	mvn	r1, #127	; 0x7f
   187e0:	add	r0, r0, r1
   187e4:	movw	r1, #0
   187e8:	cmp	r1, r0
   187ec:	blt	188d8 <close@plt+0x77f4>
   187f0:	b	188f0 <close@plt+0x780c>
   187f4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   187f8:	movw	r1, #0
   187fc:	cmp	r1, r0
   18800:	bge	188f0 <close@plt+0x780c>
   18804:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18808:	sub	r0, r0, #1
   1880c:	movw	r1, #127	; 0x7f
   18810:	cmp	r1, r0
   18814:	blt	188d8 <close@plt+0x77f4>
   18818:	b	188f0 <close@plt+0x780c>
   1881c:	ldr	r0, [fp, #8]
   18820:	mvn	r1, #127	; 0x7f
   18824:	sdiv	r0, r1, r0
   18828:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1882c:	cmp	r0, r1
   18830:	blt	188d8 <close@plt+0x77f4>
   18834:	b	188f0 <close@plt+0x780c>
   18838:	ldr	r0, [fp, #8]
   1883c:	cmp	r0, #0
   18840:	bne	18848 <close@plt+0x7764>
   18844:	b	188f0 <close@plt+0x780c>
   18848:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1884c:	cmp	r0, #0
   18850:	bge	188c0 <close@plt+0x77dc>
   18854:	b	18858 <close@plt+0x7774>
   18858:	b	188a4 <close@plt+0x77c0>
   1885c:	b	188a4 <close@plt+0x77c0>
   18860:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18864:	cmn	r0, #1
   18868:	bne	188a4 <close@plt+0x77c0>
   1886c:	b	18870 <close@plt+0x778c>
   18870:	ldr	r0, [fp, #8]
   18874:	mvn	r1, #127	; 0x7f
   18878:	add	r0, r0, r1
   1887c:	movw	r1, #0
   18880:	cmp	r1, r0
   18884:	blt	188d8 <close@plt+0x77f4>
   18888:	b	188f0 <close@plt+0x780c>
   1888c:	ldr	r0, [fp, #8]
   18890:	sub	r0, r0, #1
   18894:	movw	r1, #127	; 0x7f
   18898:	cmp	r1, r0
   1889c:	blt	188d8 <close@plt+0x77f4>
   188a0:	b	188f0 <close@plt+0x780c>
   188a4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188a8:	mvn	r1, #127	; 0x7f
   188ac:	sdiv	r0, r1, r0
   188b0:	ldr	r1, [fp, #8]
   188b4:	cmp	r0, r1
   188b8:	blt	188d8 <close@plt+0x77f4>
   188bc:	b	188f0 <close@plt+0x780c>
   188c0:	ldr	r0, [fp, #8]
   188c4:	movw	r1, #127	; 0x7f
   188c8:	sdiv	r0, r1, r0
   188cc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   188d0:	cmp	r0, r1
   188d4:	bge	188f0 <close@plt+0x780c>
   188d8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188dc:	ldr	r1, [fp, #8]
   188e0:	mul	r0, r0, r1
   188e4:	sxtb	r0, r0
   188e8:	str	r0, [fp, #-28]	; 0xffffffe4
   188ec:	b	19ab0 <close@plt+0x89cc>
   188f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   188f4:	ldr	r1, [fp, #8]
   188f8:	mul	r0, r0, r1
   188fc:	sxtb	r0, r0
   18900:	str	r0, [fp, #-28]	; 0xffffffe4
   18904:	b	19ab4 <close@plt+0x89d0>
   18908:	ldr	r0, [fp, #8]
   1890c:	cmp	r0, #0
   18910:	bge	18a20 <close@plt+0x793c>
   18914:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18918:	cmp	r0, #0
   1891c:	bge	189a8 <close@plt+0x78c4>
   18920:	b	18924 <close@plt+0x7840>
   18924:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18928:	ldr	r1, [fp, #8]
   1892c:	movw	r2, #255	; 0xff
   18930:	sdiv	r1, r2, r1
   18934:	cmp	r0, r1
   18938:	blt	18abc <close@plt+0x79d8>
   1893c:	b	18ad4 <close@plt+0x79f0>
   18940:	b	18944 <close@plt+0x7860>
   18944:	ldr	r0, [pc, #-1664]	; 182cc <close@plt+0x71e8>
   18948:	ldr	r1, [fp, #8]
   1894c:	cmp	r1, r0
   18950:	blt	18968 <close@plt+0x7884>
   18954:	b	18974 <close@plt+0x7890>
   18958:	ldr	r0, [fp, #8]
   1895c:	movw	r1, #0
   18960:	cmp	r1, r0
   18964:	bge	18974 <close@plt+0x7890>
   18968:	movw	r0, #0
   1896c:	str	r0, [sp, #84]	; 0x54
   18970:	b	1898c <close@plt+0x78a8>
   18974:	ldr	r0, [fp, #8]
   18978:	movw	r1, #0
   1897c:	sub	r0, r1, r0
   18980:	movw	r1, #255	; 0xff
   18984:	sdiv	r0, r1, r0
   18988:	str	r0, [sp, #84]	; 0x54
   1898c:	ldr	r0, [sp, #84]	; 0x54
   18990:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18994:	mvn	r2, #0
   18998:	sub	r1, r2, r1
   1899c:	cmp	r0, r1
   189a0:	ble	18abc <close@plt+0x79d8>
   189a4:	b	18ad4 <close@plt+0x79f0>
   189a8:	b	189ac <close@plt+0x78c8>
   189ac:	b	18a04 <close@plt+0x7920>
   189b0:	b	18a04 <close@plt+0x7920>
   189b4:	ldr	r0, [fp, #8]
   189b8:	cmn	r0, #1
   189bc:	bne	18a04 <close@plt+0x7920>
   189c0:	b	189c4 <close@plt+0x78e0>
   189c4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   189c8:	add	r0, r0, #0
   189cc:	movw	r1, #0
   189d0:	cmp	r1, r0
   189d4:	blt	18abc <close@plt+0x79d8>
   189d8:	b	18ad4 <close@plt+0x79f0>
   189dc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   189e0:	movw	r1, #0
   189e4:	cmp	r1, r0
   189e8:	bge	18ad4 <close@plt+0x79f0>
   189ec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   189f0:	sub	r0, r0, #1
   189f4:	mvn	r1, #0
   189f8:	cmp	r1, r0
   189fc:	blt	18abc <close@plt+0x79d8>
   18a00:	b	18ad4 <close@plt+0x79f0>
   18a04:	ldr	r0, [fp, #8]
   18a08:	movw	r1, #0
   18a0c:	sdiv	r0, r1, r0
   18a10:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18a14:	cmp	r0, r1
   18a18:	blt	18abc <close@plt+0x79d8>
   18a1c:	b	18ad4 <close@plt+0x79f0>
   18a20:	ldr	r0, [fp, #8]
   18a24:	cmp	r0, #0
   18a28:	bne	18a30 <close@plt+0x794c>
   18a2c:	b	18ad4 <close@plt+0x79f0>
   18a30:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a34:	cmp	r0, #0
   18a38:	bge	18aa4 <close@plt+0x79c0>
   18a3c:	b	18a40 <close@plt+0x795c>
   18a40:	b	18a88 <close@plt+0x79a4>
   18a44:	b	18a88 <close@plt+0x79a4>
   18a48:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a4c:	cmn	r0, #1
   18a50:	bne	18a88 <close@plt+0x79a4>
   18a54:	b	18a58 <close@plt+0x7974>
   18a58:	ldr	r0, [fp, #8]
   18a5c:	add	r0, r0, #0
   18a60:	movw	r1, #0
   18a64:	cmp	r1, r0
   18a68:	blt	18abc <close@plt+0x79d8>
   18a6c:	b	18ad4 <close@plt+0x79f0>
   18a70:	ldr	r0, [fp, #8]
   18a74:	sub	r0, r0, #1
   18a78:	mvn	r1, #0
   18a7c:	cmp	r1, r0
   18a80:	blt	18abc <close@plt+0x79d8>
   18a84:	b	18ad4 <close@plt+0x79f0>
   18a88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18a8c:	movw	r1, #0
   18a90:	sdiv	r0, r1, r0
   18a94:	ldr	r1, [fp, #8]
   18a98:	cmp	r0, r1
   18a9c:	blt	18abc <close@plt+0x79d8>
   18aa0:	b	18ad4 <close@plt+0x79f0>
   18aa4:	ldr	r0, [fp, #8]
   18aa8:	movw	r1, #255	; 0xff
   18aac:	sdiv	r0, r1, r0
   18ab0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18ab4:	cmp	r0, r1
   18ab8:	bge	18ad4 <close@plt+0x79f0>
   18abc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18ac0:	ldr	r1, [fp, #8]
   18ac4:	mul	r0, r0, r1
   18ac8:	and	r0, r0, #255	; 0xff
   18acc:	str	r0, [fp, #-28]	; 0xffffffe4
   18ad0:	b	19ab0 <close@plt+0x89cc>
   18ad4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18ad8:	ldr	r1, [fp, #8]
   18adc:	mul	r0, r0, r1
   18ae0:	and	r0, r0, #255	; 0xff
   18ae4:	str	r0, [fp, #-28]	; 0xffffffe4
   18ae8:	b	19ab4 <close@plt+0x89d0>
   18aec:	b	18ec8 <close@plt+0x7de4>
   18af0:	b	18af4 <close@plt+0x7a10>
   18af4:	ldr	r0, [fp, #8]
   18af8:	cmp	r0, #0
   18afc:	bge	18c14 <close@plt+0x7b30>
   18b00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b04:	cmp	r0, #0
   18b08:	bge	18b98 <close@plt+0x7ab4>
   18b0c:	b	18b10 <close@plt+0x7a2c>
   18b10:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18b14:	ldr	r1, [fp, #8]
   18b18:	movw	r2, #32767	; 0x7fff
   18b1c:	sdiv	r1, r2, r1
   18b20:	cmp	r0, r1
   18b24:	blt	18cb4 <close@plt+0x7bd0>
   18b28:	b	18ccc <close@plt+0x7be8>
   18b2c:	andhi	r0, r0, r0
   18b30:	b	18b34 <close@plt+0x7a50>
   18b34:	ldr	r0, [pc, #4004]	; 19ae0 <close@plt+0x89fc>
   18b38:	ldr	r1, [fp, #8]
   18b3c:	cmp	r1, r0
   18b40:	blt	18b58 <close@plt+0x7a74>
   18b44:	b	18b64 <close@plt+0x7a80>
   18b48:	ldr	r0, [fp, #8]
   18b4c:	movw	r1, #0
   18b50:	cmp	r1, r0
   18b54:	bge	18b64 <close@plt+0x7a80>
   18b58:	movw	r0, #0
   18b5c:	str	r0, [sp, #80]	; 0x50
   18b60:	b	18b7c <close@plt+0x7a98>
   18b64:	ldr	r0, [fp, #8]
   18b68:	movw	r1, #0
   18b6c:	sub	r0, r1, r0
   18b70:	movw	r1, #32767	; 0x7fff
   18b74:	sdiv	r0, r1, r0
   18b78:	str	r0, [sp, #80]	; 0x50
   18b7c:	ldr	r0, [sp, #80]	; 0x50
   18b80:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18b84:	mvn	r2, #0
   18b88:	sub	r1, r2, r1
   18b8c:	cmp	r0, r1
   18b90:	ble	18cb4 <close@plt+0x7bd0>
   18b94:	b	18ccc <close@plt+0x7be8>
   18b98:	b	18b9c <close@plt+0x7ab8>
   18b9c:	b	18bf8 <close@plt+0x7b14>
   18ba0:	b	18bf8 <close@plt+0x7b14>
   18ba4:	ldr	r0, [fp, #8]
   18ba8:	cmn	r0, #1
   18bac:	bne	18bf8 <close@plt+0x7b14>
   18bb0:	b	18bb4 <close@plt+0x7ad0>
   18bb4:	ldr	r0, [pc, #3884]	; 19ae8 <close@plt+0x8a04>
   18bb8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18bbc:	add	r0, r1, r0
   18bc0:	movw	r1, #0
   18bc4:	cmp	r1, r0
   18bc8:	blt	18cb4 <close@plt+0x7bd0>
   18bcc:	b	18ccc <close@plt+0x7be8>
   18bd0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18bd4:	movw	r1, #0
   18bd8:	cmp	r1, r0
   18bdc:	bge	18ccc <close@plt+0x7be8>
   18be0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18be4:	sub	r0, r0, #1
   18be8:	movw	r1, #32767	; 0x7fff
   18bec:	cmp	r1, r0
   18bf0:	blt	18cb4 <close@plt+0x7bd0>
   18bf4:	b	18ccc <close@plt+0x7be8>
   18bf8:	ldr	r0, [pc, #3816]	; 19ae8 <close@plt+0x8a04>
   18bfc:	ldr	r1, [fp, #8]
   18c00:	sdiv	r0, r0, r1
   18c04:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18c08:	cmp	r0, r1
   18c0c:	blt	18cb4 <close@plt+0x7bd0>
   18c10:	b	18ccc <close@plt+0x7be8>
   18c14:	ldr	r0, [fp, #8]
   18c18:	cmp	r0, #0
   18c1c:	bne	18c24 <close@plt+0x7b40>
   18c20:	b	18ccc <close@plt+0x7be8>
   18c24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18c28:	cmp	r0, #0
   18c2c:	bge	18c9c <close@plt+0x7bb8>
   18c30:	b	18c34 <close@plt+0x7b50>
   18c34:	b	18c80 <close@plt+0x7b9c>
   18c38:	b	18c80 <close@plt+0x7b9c>
   18c3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18c40:	cmn	r0, #1
   18c44:	bne	18c80 <close@plt+0x7b9c>
   18c48:	b	18c4c <close@plt+0x7b68>
   18c4c:	ldr	r0, [pc, #3732]	; 19ae8 <close@plt+0x8a04>
   18c50:	ldr	r1, [fp, #8]
   18c54:	add	r0, r1, r0
   18c58:	movw	r1, #0
   18c5c:	cmp	r1, r0
   18c60:	blt	18cb4 <close@plt+0x7bd0>
   18c64:	b	18ccc <close@plt+0x7be8>
   18c68:	ldr	r0, [fp, #8]
   18c6c:	sub	r0, r0, #1
   18c70:	movw	r1, #32767	; 0x7fff
   18c74:	cmp	r1, r0
   18c78:	blt	18cb4 <close@plt+0x7bd0>
   18c7c:	b	18ccc <close@plt+0x7be8>
   18c80:	ldr	r0, [pc, #3680]	; 19ae8 <close@plt+0x8a04>
   18c84:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18c88:	sdiv	r0, r0, r1
   18c8c:	ldr	r1, [fp, #8]
   18c90:	cmp	r0, r1
   18c94:	blt	18cb4 <close@plt+0x7bd0>
   18c98:	b	18ccc <close@plt+0x7be8>
   18c9c:	ldr	r0, [fp, #8]
   18ca0:	movw	r1, #32767	; 0x7fff
   18ca4:	sdiv	r0, r1, r0
   18ca8:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18cac:	cmp	r0, r1
   18cb0:	bge	18ccc <close@plt+0x7be8>
   18cb4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18cb8:	ldr	r1, [fp, #8]
   18cbc:	mul	r0, r0, r1
   18cc0:	sxth	r0, r0
   18cc4:	str	r0, [fp, #-28]	; 0xffffffe4
   18cc8:	b	19ab0 <close@plt+0x89cc>
   18ccc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18cd0:	ldr	r1, [fp, #8]
   18cd4:	mul	r0, r0, r1
   18cd8:	sxth	r0, r0
   18cdc:	str	r0, [fp, #-28]	; 0xffffffe4
   18ce0:	b	19ab4 <close@plt+0x89d0>
   18ce4:	ldr	r0, [fp, #8]
   18ce8:	cmp	r0, #0
   18cec:	bge	18dfc <close@plt+0x7d18>
   18cf0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18cf4:	cmp	r0, #0
   18cf8:	bge	18d84 <close@plt+0x7ca0>
   18cfc:	b	18d00 <close@plt+0x7c1c>
   18d00:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18d04:	ldr	r1, [fp, #8]
   18d08:	movw	r2, #65535	; 0xffff
   18d0c:	sdiv	r1, r2, r1
   18d10:	cmp	r0, r1
   18d14:	blt	18e98 <close@plt+0x7db4>
   18d18:	b	18eb0 <close@plt+0x7dcc>
   18d1c:	b	18d20 <close@plt+0x7c3c>
   18d20:	ldr	r0, [pc, #3512]	; 19ae0 <close@plt+0x89fc>
   18d24:	ldr	r1, [fp, #8]
   18d28:	cmp	r1, r0
   18d2c:	blt	18d44 <close@plt+0x7c60>
   18d30:	b	18d50 <close@plt+0x7c6c>
   18d34:	ldr	r0, [fp, #8]
   18d38:	movw	r1, #0
   18d3c:	cmp	r1, r0
   18d40:	bge	18d50 <close@plt+0x7c6c>
   18d44:	movw	r0, #0
   18d48:	str	r0, [sp, #76]	; 0x4c
   18d4c:	b	18d68 <close@plt+0x7c84>
   18d50:	ldr	r0, [fp, #8]
   18d54:	movw	r1, #0
   18d58:	sub	r0, r1, r0
   18d5c:	movw	r1, #65535	; 0xffff
   18d60:	sdiv	r0, r1, r0
   18d64:	str	r0, [sp, #76]	; 0x4c
   18d68:	ldr	r0, [sp, #76]	; 0x4c
   18d6c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18d70:	mvn	r2, #0
   18d74:	sub	r1, r2, r1
   18d78:	cmp	r0, r1
   18d7c:	ble	18e98 <close@plt+0x7db4>
   18d80:	b	18eb0 <close@plt+0x7dcc>
   18d84:	b	18d88 <close@plt+0x7ca4>
   18d88:	b	18de0 <close@plt+0x7cfc>
   18d8c:	b	18de0 <close@plt+0x7cfc>
   18d90:	ldr	r0, [fp, #8]
   18d94:	cmn	r0, #1
   18d98:	bne	18de0 <close@plt+0x7cfc>
   18d9c:	b	18da0 <close@plt+0x7cbc>
   18da0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18da4:	add	r0, r0, #0
   18da8:	movw	r1, #0
   18dac:	cmp	r1, r0
   18db0:	blt	18e98 <close@plt+0x7db4>
   18db4:	b	18eb0 <close@plt+0x7dcc>
   18db8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18dbc:	movw	r1, #0
   18dc0:	cmp	r1, r0
   18dc4:	bge	18eb0 <close@plt+0x7dcc>
   18dc8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18dcc:	sub	r0, r0, #1
   18dd0:	mvn	r1, #0
   18dd4:	cmp	r1, r0
   18dd8:	blt	18e98 <close@plt+0x7db4>
   18ddc:	b	18eb0 <close@plt+0x7dcc>
   18de0:	ldr	r0, [fp, #8]
   18de4:	movw	r1, #0
   18de8:	sdiv	r0, r1, r0
   18dec:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18df0:	cmp	r0, r1
   18df4:	blt	18e98 <close@plt+0x7db4>
   18df8:	b	18eb0 <close@plt+0x7dcc>
   18dfc:	ldr	r0, [fp, #8]
   18e00:	cmp	r0, #0
   18e04:	bne	18e0c <close@plt+0x7d28>
   18e08:	b	18eb0 <close@plt+0x7dcc>
   18e0c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e10:	cmp	r0, #0
   18e14:	bge	18e80 <close@plt+0x7d9c>
   18e18:	b	18e1c <close@plt+0x7d38>
   18e1c:	b	18e64 <close@plt+0x7d80>
   18e20:	b	18e64 <close@plt+0x7d80>
   18e24:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e28:	cmn	r0, #1
   18e2c:	bne	18e64 <close@plt+0x7d80>
   18e30:	b	18e34 <close@plt+0x7d50>
   18e34:	ldr	r0, [fp, #8]
   18e38:	add	r0, r0, #0
   18e3c:	movw	r1, #0
   18e40:	cmp	r1, r0
   18e44:	blt	18e98 <close@plt+0x7db4>
   18e48:	b	18eb0 <close@plt+0x7dcc>
   18e4c:	ldr	r0, [fp, #8]
   18e50:	sub	r0, r0, #1
   18e54:	mvn	r1, #0
   18e58:	cmp	r1, r0
   18e5c:	blt	18e98 <close@plt+0x7db4>
   18e60:	b	18eb0 <close@plt+0x7dcc>
   18e64:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e68:	movw	r1, #0
   18e6c:	sdiv	r0, r1, r0
   18e70:	ldr	r1, [fp, #8]
   18e74:	cmp	r0, r1
   18e78:	blt	18e98 <close@plt+0x7db4>
   18e7c:	b	18eb0 <close@plt+0x7dcc>
   18e80:	ldr	r0, [fp, #8]
   18e84:	movw	r1, #65535	; 0xffff
   18e88:	sdiv	r0, r1, r0
   18e8c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18e90:	cmp	r0, r1
   18e94:	bge	18eb0 <close@plt+0x7dcc>
   18e98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18e9c:	ldr	r1, [fp, #8]
   18ea0:	mul	r0, r0, r1
   18ea4:	uxth	r0, r0
   18ea8:	str	r0, [fp, #-28]	; 0xffffffe4
   18eac:	b	19ab0 <close@plt+0x89cc>
   18eb0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18eb4:	ldr	r1, [fp, #8]
   18eb8:	mul	r0, r0, r1
   18ebc:	uxth	r0, r0
   18ec0:	str	r0, [fp, #-28]	; 0xffffffe4
   18ec4:	b	19ab4 <close@plt+0x89d0>
   18ec8:	b	18ecc <close@plt+0x7de8>
   18ecc:	b	18ed0 <close@plt+0x7dec>
   18ed0:	ldr	r0, [fp, #8]
   18ed4:	cmp	r0, #0
   18ed8:	bge	18fdc <close@plt+0x7ef8>
   18edc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18ee0:	cmp	r0, #0
   18ee4:	bge	18f70 <close@plt+0x7e8c>
   18ee8:	b	18eec <close@plt+0x7e08>
   18eec:	ldr	r0, [pc, #3048]	; 19adc <close@plt+0x89f8>
   18ef0:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18ef4:	ldr	r2, [fp, #8]
   18ef8:	sdiv	r0, r0, r2
   18efc:	cmp	r1, r0
   18f00:	blt	1906c <close@plt+0x7f88>
   18f04:	b	19080 <close@plt+0x7f9c>
   18f08:	b	18f0c <close@plt+0x7e28>
   18f0c:	ldr	r0, [pc, #3020]	; 19ae0 <close@plt+0x89fc>
   18f10:	ldr	r1, [fp, #8]
   18f14:	cmp	r1, r0
   18f18:	blt	18f30 <close@plt+0x7e4c>
   18f1c:	b	18f3c <close@plt+0x7e58>
   18f20:	ldr	r0, [fp, #8]
   18f24:	movw	r1, #0
   18f28:	cmp	r1, r0
   18f2c:	bge	18f3c <close@plt+0x7e58>
   18f30:	movw	r0, #0
   18f34:	str	r0, [sp, #72]	; 0x48
   18f38:	b	18f54 <close@plt+0x7e70>
   18f3c:	ldr	r0, [pc, #2968]	; 19adc <close@plt+0x89f8>
   18f40:	ldr	r1, [fp, #8]
   18f44:	movw	r2, #0
   18f48:	sub	r1, r2, r1
   18f4c:	sdiv	r0, r0, r1
   18f50:	str	r0, [sp, #72]	; 0x48
   18f54:	ldr	r0, [sp, #72]	; 0x48
   18f58:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18f5c:	mvn	r2, #0
   18f60:	sub	r1, r2, r1
   18f64:	cmp	r0, r1
   18f68:	ble	1906c <close@plt+0x7f88>
   18f6c:	b	19080 <close@plt+0x7f9c>
   18f70:	ldr	r0, [fp, #8]
   18f74:	cmn	r0, #1
   18f78:	bne	18fc0 <close@plt+0x7edc>
   18f7c:	b	18f80 <close@plt+0x7e9c>
   18f80:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18f84:	add	r0, r0, #-2147483648	; 0x80000000
   18f88:	movw	r1, #0
   18f8c:	cmp	r1, r0
   18f90:	blt	1906c <close@plt+0x7f88>
   18f94:	b	19080 <close@plt+0x7f9c>
   18f98:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18f9c:	movw	r1, #0
   18fa0:	cmp	r1, r0
   18fa4:	bge	19080 <close@plt+0x7f9c>
   18fa8:	ldr	r0, [pc, #2860]	; 19adc <close@plt+0x89f8>
   18fac:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18fb0:	sub	r1, r1, #1
   18fb4:	cmp	r0, r1
   18fb8:	blt	1906c <close@plt+0x7f88>
   18fbc:	b	19080 <close@plt+0x7f9c>
   18fc0:	ldr	r0, [pc, #2844]	; 19ae4 <close@plt+0x8a00>
   18fc4:	ldr	r1, [fp, #8]
   18fc8:	sdiv	r0, r0, r1
   18fcc:	ldr	r1, [fp, #-24]	; 0xffffffe8
   18fd0:	cmp	r0, r1
   18fd4:	blt	1906c <close@plt+0x7f88>
   18fd8:	b	19080 <close@plt+0x7f9c>
   18fdc:	ldr	r0, [fp, #8]
   18fe0:	cmp	r0, #0
   18fe4:	bne	18fec <close@plt+0x7f08>
   18fe8:	b	19080 <close@plt+0x7f9c>
   18fec:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18ff0:	cmp	r0, #0
   18ff4:	bge	19054 <close@plt+0x7f70>
   18ff8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   18ffc:	cmn	r0, #1
   19000:	bne	19038 <close@plt+0x7f54>
   19004:	b	19008 <close@plt+0x7f24>
   19008:	ldr	r0, [fp, #8]
   1900c:	add	r0, r0, #-2147483648	; 0x80000000
   19010:	movw	r1, #0
   19014:	cmp	r1, r0
   19018:	blt	1906c <close@plt+0x7f88>
   1901c:	b	19080 <close@plt+0x7f9c>
   19020:	ldr	r0, [pc, #2740]	; 19adc <close@plt+0x89f8>
   19024:	ldr	r1, [fp, #8]
   19028:	sub	r1, r1, #1
   1902c:	cmp	r0, r1
   19030:	blt	1906c <close@plt+0x7f88>
   19034:	b	19080 <close@plt+0x7f9c>
   19038:	ldr	r0, [pc, #2724]	; 19ae4 <close@plt+0x8a00>
   1903c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19040:	sdiv	r0, r0, r1
   19044:	ldr	r1, [fp, #8]
   19048:	cmp	r0, r1
   1904c:	blt	1906c <close@plt+0x7f88>
   19050:	b	19080 <close@plt+0x7f9c>
   19054:	ldr	r0, [pc, #2688]	; 19adc <close@plt+0x89f8>
   19058:	ldr	r1, [fp, #8]
   1905c:	sdiv	r0, r0, r1
   19060:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19064:	cmp	r0, r1
   19068:	bge	19080 <close@plt+0x7f9c>
   1906c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19070:	ldr	r1, [fp, #8]
   19074:	mul	r0, r0, r1
   19078:	str	r0, [fp, #-28]	; 0xffffffe4
   1907c:	b	19ab0 <close@plt+0x89cc>
   19080:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19084:	ldr	r1, [fp, #8]
   19088:	mul	r0, r0, r1
   1908c:	str	r0, [fp, #-28]	; 0xffffffe4
   19090:	b	19ab4 <close@plt+0x89d0>
   19094:	ldr	r0, [fp, #8]
   19098:	cmp	r0, #0
   1909c:	bge	191ac <close@plt+0x80c8>
   190a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   190a4:	cmp	r0, #0
   190a8:	bge	19134 <close@plt+0x8050>
   190ac:	b	190cc <close@plt+0x7fe8>
   190b0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   190b4:	ldr	r1, [fp, #8]
   190b8:	mvn	r2, #0
   190bc:	udiv	r1, r2, r1
   190c0:	cmp	r0, r1
   190c4:	bcc	19248 <close@plt+0x8164>
   190c8:	b	1925c <close@plt+0x8178>
   190cc:	b	190d0 <close@plt+0x7fec>
   190d0:	ldr	r0, [pc, #2568]	; 19ae0 <close@plt+0x89fc>
   190d4:	ldr	r1, [fp, #8]
   190d8:	cmp	r1, r0
   190dc:	blt	190f4 <close@plt+0x8010>
   190e0:	b	19100 <close@plt+0x801c>
   190e4:	ldr	r0, [fp, #8]
   190e8:	movw	r1, #0
   190ec:	cmp	r1, r0
   190f0:	bge	19100 <close@plt+0x801c>
   190f4:	movw	r0, #1
   190f8:	str	r0, [sp, #68]	; 0x44
   190fc:	b	19118 <close@plt+0x8034>
   19100:	ldr	r0, [fp, #8]
   19104:	movw	r1, #0
   19108:	sub	r0, r1, r0
   1910c:	mvn	r1, #0
   19110:	udiv	r0, r1, r0
   19114:	str	r0, [sp, #68]	; 0x44
   19118:	ldr	r0, [sp, #68]	; 0x44
   1911c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19120:	mvn	r2, #0
   19124:	sub	r1, r2, r1
   19128:	cmp	r0, r1
   1912c:	bls	19248 <close@plt+0x8164>
   19130:	b	1925c <close@plt+0x8178>
   19134:	b	19138 <close@plt+0x8054>
   19138:	b	19190 <close@plt+0x80ac>
   1913c:	b	19190 <close@plt+0x80ac>
   19140:	ldr	r0, [fp, #8]
   19144:	cmn	r0, #1
   19148:	bne	19190 <close@plt+0x80ac>
   1914c:	b	19150 <close@plt+0x806c>
   19150:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19154:	add	r0, r0, #0
   19158:	movw	r1, #0
   1915c:	cmp	r1, r0
   19160:	blt	19248 <close@plt+0x8164>
   19164:	b	1925c <close@plt+0x8178>
   19168:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1916c:	movw	r1, #0
   19170:	cmp	r1, r0
   19174:	bge	1925c <close@plt+0x8178>
   19178:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1917c:	sub	r0, r0, #1
   19180:	mvn	r1, #0
   19184:	cmp	r1, r0
   19188:	blt	19248 <close@plt+0x8164>
   1918c:	b	1925c <close@plt+0x8178>
   19190:	ldr	r0, [fp, #8]
   19194:	movw	r1, #0
   19198:	sdiv	r0, r1, r0
   1919c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   191a0:	cmp	r0, r1
   191a4:	blt	19248 <close@plt+0x8164>
   191a8:	b	1925c <close@plt+0x8178>
   191ac:	ldr	r0, [fp, #8]
   191b0:	cmp	r0, #0
   191b4:	bne	191bc <close@plt+0x80d8>
   191b8:	b	1925c <close@plt+0x8178>
   191bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   191c0:	cmp	r0, #0
   191c4:	bge	19230 <close@plt+0x814c>
   191c8:	b	191cc <close@plt+0x80e8>
   191cc:	b	19214 <close@plt+0x8130>
   191d0:	b	19214 <close@plt+0x8130>
   191d4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   191d8:	cmn	r0, #1
   191dc:	bne	19214 <close@plt+0x8130>
   191e0:	b	191e4 <close@plt+0x8100>
   191e4:	ldr	r0, [fp, #8]
   191e8:	add	r0, r0, #0
   191ec:	movw	r1, #0
   191f0:	cmp	r1, r0
   191f4:	blt	19248 <close@plt+0x8164>
   191f8:	b	1925c <close@plt+0x8178>
   191fc:	ldr	r0, [fp, #8]
   19200:	sub	r0, r0, #1
   19204:	mvn	r1, #0
   19208:	cmp	r1, r0
   1920c:	blt	19248 <close@plt+0x8164>
   19210:	b	1925c <close@plt+0x8178>
   19214:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19218:	movw	r1, #0
   1921c:	sdiv	r0, r1, r0
   19220:	ldr	r1, [fp, #8]
   19224:	cmp	r0, r1
   19228:	blt	19248 <close@plt+0x8164>
   1922c:	b	1925c <close@plt+0x8178>
   19230:	ldr	r0, [fp, #8]
   19234:	mvn	r1, #0
   19238:	udiv	r0, r1, r0
   1923c:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19240:	cmp	r0, r1
   19244:	bcs	1925c <close@plt+0x8178>
   19248:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1924c:	ldr	r1, [fp, #8]
   19250:	mul	r0, r0, r1
   19254:	str	r0, [fp, #-28]	; 0xffffffe4
   19258:	b	19ab0 <close@plt+0x89cc>
   1925c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19260:	ldr	r1, [fp, #8]
   19264:	mul	r0, r0, r1
   19268:	str	r0, [fp, #-28]	; 0xffffffe4
   1926c:	b	19ab4 <close@plt+0x89d0>
   19270:	b	19274 <close@plt+0x8190>
   19274:	b	19278 <close@plt+0x8194>
   19278:	ldr	r0, [fp, #8]
   1927c:	cmp	r0, #0
   19280:	bge	19384 <close@plt+0x82a0>
   19284:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19288:	cmp	r0, #0
   1928c:	bge	19318 <close@plt+0x8234>
   19290:	b	19294 <close@plt+0x81b0>
   19294:	ldr	r0, [pc, #2112]	; 19adc <close@plt+0x89f8>
   19298:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1929c:	ldr	r2, [fp, #8]
   192a0:	sdiv	r0, r0, r2
   192a4:	cmp	r1, r0
   192a8:	blt	19414 <close@plt+0x8330>
   192ac:	b	19428 <close@plt+0x8344>
   192b0:	b	192b4 <close@plt+0x81d0>
   192b4:	ldr	r0, [pc, #2084]	; 19ae0 <close@plt+0x89fc>
   192b8:	ldr	r1, [fp, #8]
   192bc:	cmp	r1, r0
   192c0:	blt	192d8 <close@plt+0x81f4>
   192c4:	b	192e4 <close@plt+0x8200>
   192c8:	ldr	r0, [fp, #8]
   192cc:	movw	r1, #0
   192d0:	cmp	r1, r0
   192d4:	bge	192e4 <close@plt+0x8200>
   192d8:	movw	r0, #0
   192dc:	str	r0, [sp, #64]	; 0x40
   192e0:	b	192fc <close@plt+0x8218>
   192e4:	ldr	r0, [pc, #2032]	; 19adc <close@plt+0x89f8>
   192e8:	ldr	r1, [fp, #8]
   192ec:	movw	r2, #0
   192f0:	sub	r1, r2, r1
   192f4:	sdiv	r0, r0, r1
   192f8:	str	r0, [sp, #64]	; 0x40
   192fc:	ldr	r0, [sp, #64]	; 0x40
   19300:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19304:	mvn	r2, #0
   19308:	sub	r1, r2, r1
   1930c:	cmp	r0, r1
   19310:	ble	19414 <close@plt+0x8330>
   19314:	b	19428 <close@plt+0x8344>
   19318:	ldr	r0, [fp, #8]
   1931c:	cmn	r0, #1
   19320:	bne	19368 <close@plt+0x8284>
   19324:	b	19328 <close@plt+0x8244>
   19328:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1932c:	add	r0, r0, #-2147483648	; 0x80000000
   19330:	movw	r1, #0
   19334:	cmp	r1, r0
   19338:	blt	19414 <close@plt+0x8330>
   1933c:	b	19428 <close@plt+0x8344>
   19340:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19344:	movw	r1, #0
   19348:	cmp	r1, r0
   1934c:	bge	19428 <close@plt+0x8344>
   19350:	ldr	r0, [pc, #1924]	; 19adc <close@plt+0x89f8>
   19354:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19358:	sub	r1, r1, #1
   1935c:	cmp	r0, r1
   19360:	blt	19414 <close@plt+0x8330>
   19364:	b	19428 <close@plt+0x8344>
   19368:	ldr	r0, [pc, #1908]	; 19ae4 <close@plt+0x8a00>
   1936c:	ldr	r1, [fp, #8]
   19370:	sdiv	r0, r0, r1
   19374:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19378:	cmp	r0, r1
   1937c:	blt	19414 <close@plt+0x8330>
   19380:	b	19428 <close@plt+0x8344>
   19384:	ldr	r0, [fp, #8]
   19388:	cmp	r0, #0
   1938c:	bne	19394 <close@plt+0x82b0>
   19390:	b	19428 <close@plt+0x8344>
   19394:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19398:	cmp	r0, #0
   1939c:	bge	193fc <close@plt+0x8318>
   193a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   193a4:	cmn	r0, #1
   193a8:	bne	193e0 <close@plt+0x82fc>
   193ac:	b	193b0 <close@plt+0x82cc>
   193b0:	ldr	r0, [fp, #8]
   193b4:	add	r0, r0, #-2147483648	; 0x80000000
   193b8:	movw	r1, #0
   193bc:	cmp	r1, r0
   193c0:	blt	19414 <close@plt+0x8330>
   193c4:	b	19428 <close@plt+0x8344>
   193c8:	ldr	r0, [pc, #1804]	; 19adc <close@plt+0x89f8>
   193cc:	ldr	r1, [fp, #8]
   193d0:	sub	r1, r1, #1
   193d4:	cmp	r0, r1
   193d8:	blt	19414 <close@plt+0x8330>
   193dc:	b	19428 <close@plt+0x8344>
   193e0:	ldr	r0, [pc, #1788]	; 19ae4 <close@plt+0x8a00>
   193e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   193e8:	sdiv	r0, r0, r1
   193ec:	ldr	r1, [fp, #8]
   193f0:	cmp	r0, r1
   193f4:	blt	19414 <close@plt+0x8330>
   193f8:	b	19428 <close@plt+0x8344>
   193fc:	ldr	r0, [pc, #1752]	; 19adc <close@plt+0x89f8>
   19400:	ldr	r1, [fp, #8]
   19404:	sdiv	r0, r0, r1
   19408:	ldr	r1, [fp, #-24]	; 0xffffffe8
   1940c:	cmp	r0, r1
   19410:	bge	19428 <close@plt+0x8344>
   19414:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19418:	ldr	r1, [fp, #8]
   1941c:	mul	r0, r0, r1
   19420:	str	r0, [fp, #-28]	; 0xffffffe4
   19424:	b	19ab0 <close@plt+0x89cc>
   19428:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1942c:	ldr	r1, [fp, #8]
   19430:	mul	r0, r0, r1
   19434:	str	r0, [fp, #-28]	; 0xffffffe4
   19438:	b	19ab4 <close@plt+0x89d0>
   1943c:	ldr	r0, [fp, #8]
   19440:	cmp	r0, #0
   19444:	bge	19554 <close@plt+0x8470>
   19448:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1944c:	cmp	r0, #0
   19450:	bge	194dc <close@plt+0x83f8>
   19454:	b	19474 <close@plt+0x8390>
   19458:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1945c:	ldr	r1, [fp, #8]
   19460:	mvn	r2, #0
   19464:	udiv	r1, r2, r1
   19468:	cmp	r0, r1
   1946c:	bcc	195f0 <close@plt+0x850c>
   19470:	b	19604 <close@plt+0x8520>
   19474:	b	19478 <close@plt+0x8394>
   19478:	ldr	r0, [pc, #1632]	; 19ae0 <close@plt+0x89fc>
   1947c:	ldr	r1, [fp, #8]
   19480:	cmp	r1, r0
   19484:	blt	1949c <close@plt+0x83b8>
   19488:	b	194a8 <close@plt+0x83c4>
   1948c:	ldr	r0, [fp, #8]
   19490:	movw	r1, #0
   19494:	cmp	r1, r0
   19498:	bge	194a8 <close@plt+0x83c4>
   1949c:	movw	r0, #1
   194a0:	str	r0, [sp, #60]	; 0x3c
   194a4:	b	194c0 <close@plt+0x83dc>
   194a8:	ldr	r0, [fp, #8]
   194ac:	movw	r1, #0
   194b0:	sub	r0, r1, r0
   194b4:	mvn	r1, #0
   194b8:	udiv	r0, r1, r0
   194bc:	str	r0, [sp, #60]	; 0x3c
   194c0:	ldr	r0, [sp, #60]	; 0x3c
   194c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   194c8:	mvn	r2, #0
   194cc:	sub	r1, r2, r1
   194d0:	cmp	r0, r1
   194d4:	bls	195f0 <close@plt+0x850c>
   194d8:	b	19604 <close@plt+0x8520>
   194dc:	b	194e0 <close@plt+0x83fc>
   194e0:	b	19538 <close@plt+0x8454>
   194e4:	b	19538 <close@plt+0x8454>
   194e8:	ldr	r0, [fp, #8]
   194ec:	cmn	r0, #1
   194f0:	bne	19538 <close@plt+0x8454>
   194f4:	b	194f8 <close@plt+0x8414>
   194f8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   194fc:	add	r0, r0, #0
   19500:	movw	r1, #0
   19504:	cmp	r1, r0
   19508:	blt	195f0 <close@plt+0x850c>
   1950c:	b	19604 <close@plt+0x8520>
   19510:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19514:	movw	r1, #0
   19518:	cmp	r1, r0
   1951c:	bge	19604 <close@plt+0x8520>
   19520:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19524:	sub	r0, r0, #1
   19528:	mvn	r1, #0
   1952c:	cmp	r1, r0
   19530:	blt	195f0 <close@plt+0x850c>
   19534:	b	19604 <close@plt+0x8520>
   19538:	ldr	r0, [fp, #8]
   1953c:	movw	r1, #0
   19540:	sdiv	r0, r1, r0
   19544:	ldr	r1, [fp, #-24]	; 0xffffffe8
   19548:	cmp	r0, r1
   1954c:	blt	195f0 <close@plt+0x850c>
   19550:	b	19604 <close@plt+0x8520>
   19554:	ldr	r0, [fp, #8]
   19558:	cmp	r0, #0
   1955c:	bne	19564 <close@plt+0x8480>
   19560:	b	19604 <close@plt+0x8520>
   19564:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19568:	cmp	r0, #0
   1956c:	bge	195d8 <close@plt+0x84f4>
   19570:	b	19574 <close@plt+0x8490>
   19574:	b	195bc <close@plt+0x84d8>
   19578:	b	195bc <close@plt+0x84d8>
   1957c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19580:	cmn	r0, #1
   19584:	bne	195bc <close@plt+0x84d8>
   19588:	b	1958c <close@plt+0x84a8>
   1958c:	ldr	r0, [fp, #8]
   19590:	add	r0, r0, #0
   19594:	movw	r1, #0
   19598:	cmp	r1, r0
   1959c:	blt	195f0 <close@plt+0x850c>
   195a0:	b	19604 <close@plt+0x8520>
   195a4:	ldr	r0, [fp, #8]
   195a8:	sub	r0, r0, #1
   195ac:	mvn	r1, #0
   195b0:	cmp	r1, r0
   195b4:	blt	195f0 <close@plt+0x850c>
   195b8:	b	19604 <close@plt+0x8520>
   195bc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   195c0:	movw	r1, #0
   195c4:	sdiv	r0, r1, r0
   195c8:	ldr	r1, [fp, #8]
   195cc:	cmp	r0, r1
   195d0:	blt	195f0 <close@plt+0x850c>
   195d4:	b	19604 <close@plt+0x8520>
   195d8:	ldr	r0, [fp, #8]
   195dc:	mvn	r1, #0
   195e0:	udiv	r0, r1, r0
   195e4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   195e8:	cmp	r0, r1
   195ec:	bcs	19604 <close@plt+0x8520>
   195f0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   195f4:	ldr	r1, [fp, #8]
   195f8:	mul	r0, r0, r1
   195fc:	str	r0, [fp, #-28]	; 0xffffffe4
   19600:	b	19ab0 <close@plt+0x89cc>
   19604:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19608:	ldr	r1, [fp, #8]
   1960c:	mul	r0, r0, r1
   19610:	str	r0, [fp, #-28]	; 0xffffffe4
   19614:	b	19ab4 <close@plt+0x89d0>
   19618:	b	1961c <close@plt+0x8538>
   1961c:	ldr	r0, [fp, #8]
   19620:	cmp	r0, #0
   19624:	bge	1978c <close@plt+0x86a8>
   19628:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1962c:	cmp	r0, #0
   19630:	bge	19708 <close@plt+0x8624>
   19634:	b	19638 <close@plt+0x8554>
   19638:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1963c:	ldr	r1, [fp, #8]
   19640:	asr	r3, r1, #31
   19644:	mvn	r2, #0
   19648:	mvn	ip, #-2147483648	; 0x80000000
   1964c:	str	r0, [sp, #56]	; 0x38
   19650:	mov	r0, r2
   19654:	str	r1, [sp, #52]	; 0x34
   19658:	mov	r1, ip
   1965c:	ldr	r2, [sp, #52]	; 0x34
   19660:	bl	1c184 <close@plt+0xb0a0>
   19664:	ldr	r2, [sp, #56]	; 0x38
   19668:	subs	r0, r2, r0
   1966c:	rscs	r1, r1, r2, asr #31
   19670:	blt	19854 <close@plt+0x8770>
   19674:	b	19868 <close@plt+0x8784>
   19678:	b	1967c <close@plt+0x8598>
   1967c:	ldr	r0, [pc, #1116]	; 19ae0 <close@plt+0x89fc>
   19680:	ldr	r1, [fp, #8]
   19684:	cmp	r1, r0
   19688:	blt	196a0 <close@plt+0x85bc>
   1968c:	b	196b4 <close@plt+0x85d0>
   19690:	ldr	r0, [fp, #8]
   19694:	movw	r1, #0
   19698:	cmp	r1, r0
   1969c:	bge	196b4 <close@plt+0x85d0>
   196a0:	mov	r0, #0
   196a4:	mvn	r1, #0
   196a8:	str	r1, [sp, #48]	; 0x30
   196ac:	str	r0, [sp, #44]	; 0x2c
   196b0:	b	196e8 <close@plt+0x8604>
   196b4:	ldr	r0, [fp, #8]
   196b8:	rsb	r0, r0, #0
   196bc:	asr	r3, r0, #31
   196c0:	mvn	r1, #0
   196c4:	mvn	r2, #-2147483648	; 0x80000000
   196c8:	str	r0, [sp, #40]	; 0x28
   196cc:	mov	r0, r1
   196d0:	mov	r1, r2
   196d4:	ldr	r2, [sp, #40]	; 0x28
   196d8:	bl	1c184 <close@plt+0xb0a0>
   196dc:	str	r0, [sp, #48]	; 0x30
   196e0:	str	r1, [sp, #44]	; 0x2c
   196e4:	b	196e8 <close@plt+0x8604>
   196e8:	ldr	r0, [sp, #44]	; 0x2c
   196ec:	ldr	r1, [sp, #48]	; 0x30
   196f0:	ldr	r2, [fp, #-24]	; 0xffffffe8
   196f4:	mvn	r2, r2
   196f8:	subs	r1, r2, r1
   196fc:	rscs	r0, r0, r2, asr #31
   19700:	bge	19854 <close@plt+0x8770>
   19704:	b	19868 <close@plt+0x8784>
   19708:	ldr	r0, [fp, #8]
   1970c:	cmn	r0, #1
   19710:	bne	19754 <close@plt+0x8670>
   19714:	b	19718 <close@plt+0x8634>
   19718:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1971c:	mov	r1, #-2147483648	; 0x80000000
   19720:	add	r1, r1, r0, asr #31
   19724:	rsbs	r0, r0, #0
   19728:	rscs	r1, r1, #0
   1972c:	blt	19854 <close@plt+0x8770>
   19730:	b	19868 <close@plt+0x8784>
   19734:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19738:	movw	r1, #0
   1973c:	cmp	r1, r0
   19740:	bge	19868 <close@plt+0x8784>
   19744:	mov	r0, #0
   19748:	cmp	r0, #0
   1974c:	bne	19854 <close@plt+0x8770>
   19750:	b	19868 <close@plt+0x8784>
   19754:	ldr	r0, [fp, #8]
   19758:	asr	r3, r0, #31
   1975c:	mov	r1, #0
   19760:	mov	r2, #-2147483648	; 0x80000000
   19764:	str	r0, [sp, #36]	; 0x24
   19768:	mov	r0, r1
   1976c:	mov	r1, r2
   19770:	ldr	r2, [sp, #36]	; 0x24
   19774:	bl	1c184 <close@plt+0xb0a0>
   19778:	ldr	r2, [fp, #-24]	; 0xffffffe8
   1977c:	subs	r0, r0, r2
   19780:	sbcs	r1, r1, r2, asr #31
   19784:	blt	19854 <close@plt+0x8770>
   19788:	b	19868 <close@plt+0x8784>
   1978c:	ldr	r0, [fp, #8]
   19790:	cmp	r0, #0
   19794:	bne	1979c <close@plt+0x86b8>
   19798:	b	19868 <close@plt+0x8784>
   1979c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   197a0:	cmp	r0, #0
   197a4:	bge	1981c <close@plt+0x8738>
   197a8:	ldr	r0, [fp, #-24]	; 0xffffffe8
   197ac:	cmn	r0, #1
   197b0:	bne	197e4 <close@plt+0x8700>
   197b4:	b	197b8 <close@plt+0x86d4>
   197b8:	ldr	r0, [fp, #8]
   197bc:	mov	r1, #-2147483648	; 0x80000000
   197c0:	add	r1, r1, r0, asr #31
   197c4:	rsbs	r0, r0, #0
   197c8:	rscs	r1, r1, #0
   197cc:	blt	19854 <close@plt+0x8770>
   197d0:	b	19868 <close@plt+0x8784>
   197d4:	mov	r0, #0
   197d8:	cmp	r0, #0
   197dc:	bne	19854 <close@plt+0x8770>
   197e0:	b	19868 <close@plt+0x8784>
   197e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   197e8:	asr	r3, r0, #31
   197ec:	mov	r1, #0
   197f0:	mov	r2, #-2147483648	; 0x80000000
   197f4:	str	r0, [sp, #32]
   197f8:	mov	r0, r1
   197fc:	mov	r1, r2
   19800:	ldr	r2, [sp, #32]
   19804:	bl	1c184 <close@plt+0xb0a0>
   19808:	ldr	r2, [fp, #8]
   1980c:	subs	r0, r0, r2
   19810:	sbcs	r1, r1, r2, asr #31
   19814:	blt	19854 <close@plt+0x8770>
   19818:	b	19868 <close@plt+0x8784>
   1981c:	ldr	r0, [fp, #8]
   19820:	asr	r3, r0, #31
   19824:	mvn	r1, #0
   19828:	mvn	r2, #-2147483648	; 0x80000000
   1982c:	str	r0, [sp, #28]
   19830:	mov	r0, r1
   19834:	mov	r1, r2
   19838:	ldr	r2, [sp, #28]
   1983c:	bl	1c184 <close@plt+0xb0a0>
   19840:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19844:	subs	r0, r0, r2
   19848:	sbcs	r1, r1, r2, asr #31
   1984c:	bge	19868 <close@plt+0x8784>
   19850:	b	19854 <close@plt+0x8770>
   19854:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19858:	ldr	r1, [fp, #8]
   1985c:	mul	r0, r0, r1
   19860:	str	r0, [fp, #-28]	; 0xffffffe4
   19864:	b	19ab0 <close@plt+0x89cc>
   19868:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1986c:	ldr	r1, [fp, #8]
   19870:	mul	r0, r0, r1
   19874:	str	r0, [fp, #-28]	; 0xffffffe4
   19878:	b	19ab4 <close@plt+0x89d0>
   1987c:	ldr	r0, [fp, #8]
   19880:	cmp	r0, #0
   19884:	bge	199d4 <close@plt+0x88f0>
   19888:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1988c:	cmp	r0, #0
   19890:	bge	1995c <close@plt+0x8878>
   19894:	b	198d4 <close@plt+0x87f0>
   19898:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1989c:	ldr	r1, [fp, #8]
   198a0:	asr	r3, r1, #31
   198a4:	mvn	r2, #0
   198a8:	str	r0, [sp, #24]
   198ac:	mov	r0, r2
   198b0:	str	r1, [sp, #20]
   198b4:	mov	r1, r2
   198b8:	ldr	r2, [sp, #20]
   198bc:	bl	1c258 <close@plt+0xb174>
   198c0:	ldr	r2, [sp, #24]
   198c4:	subs	r0, r2, r0
   198c8:	rscs	r1, r1, r2, asr #31
   198cc:	bcc	19a88 <close@plt+0x89a4>
   198d0:	b	19a9c <close@plt+0x89b8>
   198d4:	b	198d8 <close@plt+0x87f4>
   198d8:	ldr	r0, [pc, #512]	; 19ae0 <close@plt+0x89fc>
   198dc:	ldr	r1, [fp, #8]
   198e0:	cmp	r1, r0
   198e4:	blt	198fc <close@plt+0x8818>
   198e8:	b	19910 <close@plt+0x882c>
   198ec:	ldr	r0, [fp, #8]
   198f0:	movw	r1, #0
   198f4:	cmp	r1, r0
   198f8:	bge	19910 <close@plt+0x882c>
   198fc:	mov	r0, #1
   19900:	mvn	r1, #0
   19904:	str	r1, [sp, #16]
   19908:	str	r0, [sp, #12]
   1990c:	b	1993c <close@plt+0x8858>
   19910:	ldr	r0, [fp, #8]
   19914:	rsb	r0, r0, #0
   19918:	asr	r3, r0, #31
   1991c:	mvn	r1, #0
   19920:	str	r0, [sp, #8]
   19924:	mov	r0, r1
   19928:	ldr	r2, [sp, #8]
   1992c:	bl	1c258 <close@plt+0xb174>
   19930:	str	r0, [sp, #16]
   19934:	str	r1, [sp, #12]
   19938:	b	1993c <close@plt+0x8858>
   1993c:	ldr	r0, [sp, #12]
   19940:	ldr	r1, [sp, #16]
   19944:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19948:	mvn	r2, r2
   1994c:	subs	r1, r2, r1
   19950:	rscs	r0, r0, r2, asr #31
   19954:	bcs	19a88 <close@plt+0x89a4>
   19958:	b	19a9c <close@plt+0x89b8>
   1995c:	b	19960 <close@plt+0x887c>
   19960:	b	199b8 <close@plt+0x88d4>
   19964:	b	199b8 <close@plt+0x88d4>
   19968:	ldr	r0, [fp, #8]
   1996c:	cmn	r0, #1
   19970:	bne	199b8 <close@plt+0x88d4>
   19974:	b	19978 <close@plt+0x8894>
   19978:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1997c:	add	r0, r0, #0
   19980:	movw	r1, #0
   19984:	cmp	r1, r0
   19988:	blt	19a88 <close@plt+0x89a4>
   1998c:	b	19a9c <close@plt+0x89b8>
   19990:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19994:	movw	r1, #0
   19998:	cmp	r1, r0
   1999c:	bge	19a9c <close@plt+0x89b8>
   199a0:	ldr	r0, [fp, #-24]	; 0xffffffe8
   199a4:	sub	r0, r0, #1
   199a8:	mvn	r1, #0
   199ac:	cmp	r1, r0
   199b0:	blt	19a88 <close@plt+0x89a4>
   199b4:	b	19a9c <close@plt+0x89b8>
   199b8:	ldr	r0, [fp, #8]
   199bc:	movw	r1, #0
   199c0:	sdiv	r0, r1, r0
   199c4:	ldr	r1, [fp, #-24]	; 0xffffffe8
   199c8:	cmp	r0, r1
   199cc:	blt	19a88 <close@plt+0x89a4>
   199d0:	b	19a9c <close@plt+0x89b8>
   199d4:	ldr	r0, [fp, #8]
   199d8:	cmp	r0, #0
   199dc:	bne	199e4 <close@plt+0x8900>
   199e0:	b	19a9c <close@plt+0x89b8>
   199e4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   199e8:	cmp	r0, #0
   199ec:	bge	19a58 <close@plt+0x8974>
   199f0:	b	199f4 <close@plt+0x8910>
   199f4:	b	19a3c <close@plt+0x8958>
   199f8:	b	19a3c <close@plt+0x8958>
   199fc:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19a00:	cmn	r0, #1
   19a04:	bne	19a3c <close@plt+0x8958>
   19a08:	b	19a0c <close@plt+0x8928>
   19a0c:	ldr	r0, [fp, #8]
   19a10:	add	r0, r0, #0
   19a14:	movw	r1, #0
   19a18:	cmp	r1, r0
   19a1c:	blt	19a88 <close@plt+0x89a4>
   19a20:	b	19a9c <close@plt+0x89b8>
   19a24:	ldr	r0, [fp, #8]
   19a28:	sub	r0, r0, #1
   19a2c:	mvn	r1, #0
   19a30:	cmp	r1, r0
   19a34:	blt	19a88 <close@plt+0x89a4>
   19a38:	b	19a9c <close@plt+0x89b8>
   19a3c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19a40:	movw	r1, #0
   19a44:	sdiv	r0, r1, r0
   19a48:	ldr	r1, [fp, #8]
   19a4c:	cmp	r0, r1
   19a50:	blt	19a88 <close@plt+0x89a4>
   19a54:	b	19a9c <close@plt+0x89b8>
   19a58:	ldr	r0, [fp, #8]
   19a5c:	asr	r3, r0, #31
   19a60:	mvn	r1, #0
   19a64:	str	r0, [sp, #4]
   19a68:	mov	r0, r1
   19a6c:	ldr	r2, [sp, #4]
   19a70:	bl	1c258 <close@plt+0xb174>
   19a74:	ldr	r2, [fp, #-24]	; 0xffffffe8
   19a78:	subs	r0, r0, r2
   19a7c:	sbcs	r1, r1, r2, asr #31
   19a80:	bcs	19a9c <close@plt+0x89b8>
   19a84:	b	19a88 <close@plt+0x89a4>
   19a88:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19a8c:	ldr	r1, [fp, #8]
   19a90:	mul	r0, r0, r1
   19a94:	str	r0, [fp, #-28]	; 0xffffffe4
   19a98:	b	19ab0 <close@plt+0x89cc>
   19a9c:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19aa0:	ldr	r1, [fp, #8]
   19aa4:	mul	r0, r0, r1
   19aa8:	str	r0, [fp, #-28]	; 0xffffffe4
   19aac:	b	19ab4 <close@plt+0x89d0>
   19ab0:	bl	19c8c <close@plt+0x8ba8>
   19ab4:	ldr	r0, [fp, #-4]
   19ab8:	ldr	r1, [fp, #-28]	; 0xffffffe4
   19abc:	bl	16fec <close@plt+0x5f08>
   19ac0:	str	r0, [fp, #-4]
   19ac4:	ldr	r0, [fp, #-24]	; 0xffffffe8
   19ac8:	ldr	r1, [fp, #-8]
   19acc:	str	r0, [r1]
   19ad0:	ldr	r0, [fp, #-4]
   19ad4:	mov	sp, fp
   19ad8:	pop	{fp, pc}
   19adc:	svcvc	0x00ffffff
   19ae0:	andhi	r0, r0, r1
   19ae4:	andhi	r0, r0, r0
   19ae8:			; <UNDEFINED> instruction: 0xffff8000
   19aec:	push	{fp, lr}
   19af0:	mov	fp, sp
   19af4:	sub	sp, sp, #8
   19af8:	str	r0, [sp, #4]
   19afc:	ldr	r0, [sp, #4]
   19b00:	movw	r1, #1
   19b04:	bl	19b10 <close@plt+0x8a2c>
   19b08:	mov	sp, fp
   19b0c:	pop	{fp, pc}
   19b10:	push	{fp, lr}
   19b14:	mov	fp, sp
   19b18:	sub	sp, sp, #8
   19b1c:	str	r0, [sp, #4]
   19b20:	str	r1, [sp]
   19b24:	ldr	r0, [sp, #4]
   19b28:	ldr	r1, [sp]
   19b2c:	bl	19d14 <close@plt+0x8c30>
   19b30:	bl	16f78 <close@plt+0x5e94>
   19b34:	mov	sp, fp
   19b38:	pop	{fp, pc}
   19b3c:	push	{fp, lr}
   19b40:	mov	fp, sp
   19b44:	sub	sp, sp, #8
   19b48:	str	r0, [sp, #4]
   19b4c:	ldr	r0, [sp, #4]
   19b50:	movw	r1, #1
   19b54:	bl	19b60 <close@plt+0x8a7c>
   19b58:	mov	sp, fp
   19b5c:	pop	{fp, pc}
   19b60:	push	{fp, lr}
   19b64:	mov	fp, sp
   19b68:	sub	sp, sp, #8
   19b6c:	str	r0, [sp, #4]
   19b70:	str	r1, [sp]
   19b74:	ldr	r0, [sp, #4]
   19b78:	ldr	r1, [sp]
   19b7c:	bl	1a3f0 <close@plt+0x930c>
   19b80:	bl	16f78 <close@plt+0x5e94>
   19b84:	mov	sp, fp
   19b88:	pop	{fp, pc}
   19b8c:	push	{fp, lr}
   19b90:	mov	fp, sp
   19b94:	sub	sp, sp, #16
   19b98:	str	r0, [fp, #-4]
   19b9c:	str	r1, [sp, #8]
   19ba0:	ldr	r0, [sp, #8]
   19ba4:	bl	16f54 <close@plt+0x5e70>
   19ba8:	ldr	r1, [fp, #-4]
   19bac:	ldr	r2, [sp, #8]
   19bb0:	str	r0, [sp, #4]
   19bb4:	bl	10ee0 <memcpy@plt>
   19bb8:	ldr	r0, [sp, #4]
   19bbc:	mov	sp, fp
   19bc0:	pop	{fp, pc}
   19bc4:	push	{fp, lr}
   19bc8:	mov	fp, sp
   19bcc:	sub	sp, sp, #16
   19bd0:	str	r0, [fp, #-4]
   19bd4:	str	r1, [sp, #8]
   19bd8:	ldr	r0, [sp, #8]
   19bdc:	bl	16fa8 <close@plt+0x5ec4>
   19be0:	ldr	r1, [fp, #-4]
   19be4:	ldr	r2, [sp, #8]
   19be8:	str	r0, [sp, #4]
   19bec:	bl	10ee0 <memcpy@plt>
   19bf0:	ldr	r0, [sp, #4]
   19bf4:	mov	sp, fp
   19bf8:	pop	{fp, pc}
   19bfc:	push	{fp, lr}
   19c00:	mov	fp, sp
   19c04:	sub	sp, sp, #16
   19c08:	str	r0, [fp, #-4]
   19c0c:	str	r1, [sp, #8]
   19c10:	ldr	r0, [sp, #8]
   19c14:	add	r0, r0, #1
   19c18:	bl	16fa8 <close@plt+0x5ec4>
   19c1c:	str	r0, [sp, #4]
   19c20:	ldr	r0, [sp, #4]
   19c24:	ldr	r1, [sp, #8]
   19c28:	add	r0, r0, r1
   19c2c:	movw	r1, #0
   19c30:	strb	r1, [r0]
   19c34:	ldr	r0, [sp, #4]
   19c38:	ldr	r1, [fp, #-4]
   19c3c:	ldr	r2, [sp, #8]
   19c40:	str	r0, [sp]
   19c44:	bl	10ee0 <memcpy@plt>
   19c48:	ldr	r0, [sp]
   19c4c:	mov	sp, fp
   19c50:	pop	{fp, pc}
   19c54:	push	{fp, lr}
   19c58:	mov	fp, sp
   19c5c:	sub	sp, sp, #8
   19c60:	str	r0, [sp, #4]
   19c64:	ldr	r0, [sp, #4]
   19c68:	ldr	r1, [sp, #4]
   19c6c:	str	r0, [sp]
   19c70:	mov	r0, r1
   19c74:	bl	1100c <strlen@plt>
   19c78:	add	r1, r0, #1
   19c7c:	ldr	r0, [sp]
   19c80:	bl	19b8c <close@plt+0x8aa8>
   19c84:	mov	sp, fp
   19c88:	pop	{fp, pc}
   19c8c:	push	{fp, lr}
   19c90:	mov	fp, sp
   19c94:	sub	sp, sp, #8
   19c98:	movw	r0, #57624	; 0xe118
   19c9c:	movt	r0, #2
   19ca0:	ldr	r0, [r0]
   19ca4:	movw	r1, #53120	; 0xcf80
   19ca8:	movt	r1, #1
   19cac:	str	r0, [sp, #4]
   19cb0:	mov	r0, r1
   19cb4:	bl	11000 <gettext@plt>
   19cb8:	ldr	r1, [sp, #4]
   19cbc:	str	r0, [sp]
   19cc0:	mov	r0, r1
   19cc4:	movw	r1, #0
   19cc8:	movw	r2, #52067	; 0xcb63
   19ccc:	movt	r2, #1
   19cd0:	ldr	r3, [sp]
   19cd4:	bl	10f94 <error@plt>
   19cd8:	bl	110d8 <abort@plt>
   19cdc:	bx	lr
   19ce0:	push	{fp, lr}
   19ce4:	mov	fp, sp
   19ce8:	sub	sp, sp, #8
   19cec:	str	r0, [sp, #4]
   19cf0:	str	r1, [sp]
   19cf4:	ldr	r0, [sp, #4]
   19cf8:	ldr	r1, [sp]
   19cfc:	bl	19edc <close@plt+0x8df8>
   19d00:	cmp	r0, #0
   19d04:	bge	19d0c <close@plt+0x8c28>
   19d08:	bl	19cdc <close@plt+0x8bf8>
   19d0c:	mov	sp, fp
   19d10:	pop	{fp, pc}
   19d14:	push	{fp, lr}
   19d18:	mov	fp, sp
   19d1c:	sub	sp, sp, #16
   19d20:	str	r0, [sp, #8]
   19d24:	str	r1, [sp, #4]
   19d28:	ldr	r0, [sp, #8]
   19d2c:	cmp	r0, #0
   19d30:	beq	19d40 <close@plt+0x8c5c>
   19d34:	ldr	r0, [sp, #4]
   19d38:	cmp	r0, #0
   19d3c:	bne	19d4c <close@plt+0x8c68>
   19d40:	movw	r0, #1
   19d44:	str	r0, [sp, #4]
   19d48:	str	r0, [sp, #8]
   19d4c:	ldr	r0, [sp, #4]
   19d50:	cmp	r0, #0
   19d54:	beq	19d88 <close@plt+0x8ca4>
   19d58:	ldr	r0, [pc, #76]	; 19dac <close@plt+0x8cc8>
   19d5c:	ldr	r1, [sp, #4]
   19d60:	udiv	r0, r0, r1
   19d64:	ldr	r1, [sp, #8]
   19d68:	cmp	r0, r1
   19d6c:	bcs	19d88 <close@plt+0x8ca4>
   19d70:	bl	11030 <__errno_location@plt>
   19d74:	movw	r1, #12
   19d78:	str	r1, [r0]
   19d7c:	movw	r0, #0
   19d80:	str	r0, [fp, #-4]
   19d84:	b	19da0 <close@plt+0x8cbc>
   19d88:	ldr	r0, [sp, #8]
   19d8c:	ldr	r1, [sp, #4]
   19d90:	bl	10e5c <calloc@plt>
   19d94:	str	r0, [sp]
   19d98:	ldr	r0, [sp]
   19d9c:	str	r0, [fp, #-4]
   19da0:	ldr	r0, [fp, #-4]
   19da4:	mov	sp, fp
   19da8:	pop	{fp, pc}
   19dac:	svcvc	0x00ffffff
   19db0:	push	{fp, lr}
   19db4:	mov	fp, sp
   19db8:	sub	sp, sp, #16
   19dbc:	str	r0, [sp, #8]
   19dc0:	ldr	r0, [sp, #8]
   19dc4:	cmp	r0, #0
   19dc8:	bne	19dd4 <close@plt+0x8cf0>
   19dcc:	movw	r0, #1
   19dd0:	str	r0, [sp, #8]
   19dd4:	ldr	r0, [pc, #64]	; 19e1c <close@plt+0x8d38>
   19dd8:	ldr	r1, [sp, #8]
   19ddc:	cmp	r0, r1
   19de0:	bcs	19dfc <close@plt+0x8d18>
   19de4:	bl	11030 <__errno_location@plt>
   19de8:	movw	r1, #12
   19dec:	str	r1, [r0]
   19df0:	movw	r0, #0
   19df4:	str	r0, [fp, #-4]
   19df8:	b	19e10 <close@plt+0x8d2c>
   19dfc:	ldr	r0, [sp, #8]
   19e00:	bl	10fac <malloc@plt>
   19e04:	str	r0, [sp, #4]
   19e08:	ldr	r0, [sp, #4]
   19e0c:	str	r0, [fp, #-4]
   19e10:	ldr	r0, [fp, #-4]
   19e14:	mov	sp, fp
   19e18:	pop	{fp, pc}
   19e1c:	svcvc	0x00ffffff
   19e20:	push	{fp, lr}
   19e24:	mov	fp, sp
   19e28:	sub	sp, sp, #16
   19e2c:	str	r0, [sp, #8]
   19e30:	str	r1, [sp, #4]
   19e34:	ldr	r0, [sp, #8]
   19e38:	movw	r1, #0
   19e3c:	cmp	r0, r1
   19e40:	bne	19e54 <close@plt+0x8d70>
   19e44:	ldr	r0, [sp, #4]
   19e48:	bl	19db0 <close@plt+0x8ccc>
   19e4c:	str	r0, [fp, #-4]
   19e50:	b	19eb4 <close@plt+0x8dd0>
   19e54:	ldr	r0, [sp, #4]
   19e58:	cmp	r0, #0
   19e5c:	bne	19e74 <close@plt+0x8d90>
   19e60:	ldr	r0, [sp, #8]
   19e64:	bl	13c5c <close@plt+0x2b78>
   19e68:	movw	r0, #0
   19e6c:	str	r0, [fp, #-4]
   19e70:	b	19eb4 <close@plt+0x8dd0>
   19e74:	ldr	r0, [pc, #68]	; 19ec0 <close@plt+0x8ddc>
   19e78:	ldr	r1, [sp, #4]
   19e7c:	cmp	r0, r1
   19e80:	bcs	19e9c <close@plt+0x8db8>
   19e84:	bl	11030 <__errno_location@plt>
   19e88:	movw	r1, #12
   19e8c:	str	r1, [r0]
   19e90:	movw	r0, #0
   19e94:	str	r0, [fp, #-4]
   19e98:	b	19eb4 <close@plt+0x8dd0>
   19e9c:	ldr	r0, [sp, #8]
   19ea0:	ldr	r1, [sp, #4]
   19ea4:	bl	10f10 <realloc@plt>
   19ea8:	str	r0, [sp]
   19eac:	ldr	r0, [sp]
   19eb0:	str	r0, [fp, #-4]
   19eb4:	ldr	r0, [fp, #-4]
   19eb8:	mov	sp, fp
   19ebc:	pop	{fp, pc}
   19ec0:	svcvc	0x00ffffff
   19ec4:	sub	sp, sp, #8
   19ec8:	str	r0, [sp, #4]
   19ecc:	str	r1, [sp]
   19ed0:	movw	r0, #0
   19ed4:	add	sp, sp, #8
   19ed8:	bx	lr
   19edc:	push	{fp, lr}
   19ee0:	mov	fp, sp
   19ee4:	sub	sp, sp, #8
   19ee8:	str	r0, [sp, #4]
   19eec:	str	r1, [sp]
   19ef0:	ldr	r0, [sp, #4]
   19ef4:	ldr	r1, [sp]
   19ef8:	bl	19ec4 <close@plt+0x8de0>
   19efc:	mov	sp, fp
   19f00:	pop	{fp, pc}
   19f04:	push	{fp, lr}
   19f08:	mov	fp, sp
   19f0c:	sub	sp, sp, #24
   19f10:	str	r0, [fp, #-8]
   19f14:	str	r1, [sp, #12]
   19f18:	ldr	r0, [fp, #-8]
   19f1c:	str	r0, [sp, #8]
   19f20:	ldr	r0, [sp, #12]
   19f24:	str	r0, [sp, #4]
   19f28:	ldr	r0, [sp, #8]
   19f2c:	ldr	r1, [sp, #4]
   19f30:	cmp	r0, r1
   19f34:	bne	19f44 <close@plt+0x8e60>
   19f38:	movw	r0, #0
   19f3c:	str	r0, [fp, #-4]
   19f40:	b	19fb0 <close@plt+0x8ecc>
   19f44:	b	19f48 <close@plt+0x8e64>
   19f48:	ldr	r0, [sp, #8]
   19f4c:	ldrb	r0, [r0]
   19f50:	bl	1bf04 <close@plt+0xae20>
   19f54:	strb	r0, [sp, #3]
   19f58:	ldr	r0, [sp, #4]
   19f5c:	ldrb	r0, [r0]
   19f60:	bl	1bf04 <close@plt+0xae20>
   19f64:	strb	r0, [sp, #2]
   19f68:	ldrb	r0, [sp, #3]
   19f6c:	cmp	r0, #0
   19f70:	bne	19f78 <close@plt+0x8e94>
   19f74:	b	19fa0 <close@plt+0x8ebc>
   19f78:	ldr	r0, [sp, #8]
   19f7c:	add	r0, r0, #1
   19f80:	str	r0, [sp, #8]
   19f84:	ldr	r0, [sp, #4]
   19f88:	add	r0, r0, #1
   19f8c:	str	r0, [sp, #4]
   19f90:	ldrb	r0, [sp, #3]
   19f94:	ldrb	r1, [sp, #2]
   19f98:	cmp	r0, r1
   19f9c:	beq	19f48 <close@plt+0x8e64>
   19fa0:	ldrb	r0, [sp, #3]
   19fa4:	ldrb	r1, [sp, #2]
   19fa8:	sub	r0, r0, r1
   19fac:	str	r0, [fp, #-4]
   19fb0:	ldr	r0, [fp, #-4]
   19fb4:	mov	sp, fp
   19fb8:	pop	{fp, pc}
   19fbc:	push	{fp, lr}
   19fc0:	mov	fp, sp
   19fc4:	sub	sp, sp, #16
   19fc8:	str	r0, [sp, #8]
   19fcc:	ldr	r0, [sp, #8]
   19fd0:	bl	10f70 <__fpending@plt>
   19fd4:	cmp	r0, #0
   19fd8:	movw	r0, #0
   19fdc:	movne	r0, #1
   19fe0:	and	r0, r0, #1
   19fe4:	strb	r0, [sp, #7]
   19fe8:	ldr	r0, [sp, #8]
   19fec:	bl	10f7c <ferror_unlocked@plt>
   19ff0:	cmp	r0, #0
   19ff4:	movw	r0, #0
   19ff8:	movne	r0, #1
   19ffc:	and	r0, r0, #1
   1a000:	strb	r0, [sp, #6]
   1a004:	ldr	r0, [sp, #8]
   1a008:	bl	1a08c <close@plt+0x8fa8>
   1a00c:	cmp	r0, #0
   1a010:	movw	r0, #0
   1a014:	movne	r0, #1
   1a018:	and	r0, r0, #1
   1a01c:	strb	r0, [sp, #5]
   1a020:	ldrb	r0, [sp, #6]
   1a024:	tst	r0, #1
   1a028:	bne	1a054 <close@plt+0x8f70>
   1a02c:	ldrb	r0, [sp, #5]
   1a030:	tst	r0, #1
   1a034:	beq	1a078 <close@plt+0x8f94>
   1a038:	ldrb	r0, [sp, #7]
   1a03c:	tst	r0, #1
   1a040:	bne	1a054 <close@plt+0x8f70>
   1a044:	bl	11030 <__errno_location@plt>
   1a048:	ldr	r0, [r0]
   1a04c:	cmp	r0, #9
   1a050:	beq	1a078 <close@plt+0x8f94>
   1a054:	ldrb	r0, [sp, #5]
   1a058:	tst	r0, #1
   1a05c:	bne	1a06c <close@plt+0x8f88>
   1a060:	bl	11030 <__errno_location@plt>
   1a064:	movw	r1, #0
   1a068:	str	r1, [r0]
   1a06c:	mvn	r0, #0
   1a070:	str	r0, [fp, #-4]
   1a074:	b	1a080 <close@plt+0x8f9c>
   1a078:	movw	r0, #0
   1a07c:	str	r0, [fp, #-4]
   1a080:	ldr	r0, [fp, #-4]
   1a084:	mov	sp, fp
   1a088:	pop	{fp, pc}
   1a08c:	push	{fp, lr}
   1a090:	mov	fp, sp
   1a094:	sub	sp, sp, #32
   1a098:	str	r0, [fp, #-8]
   1a09c:	movw	r0, #0
   1a0a0:	str	r0, [fp, #-12]
   1a0a4:	str	r0, [sp, #12]
   1a0a8:	ldr	r0, [fp, #-8]
   1a0ac:	bl	11060 <fileno@plt>
   1a0b0:	str	r0, [sp, #16]
   1a0b4:	ldr	r0, [sp, #16]
   1a0b8:	cmp	r0, #0
   1a0bc:	bge	1a0d0 <close@plt+0x8fec>
   1a0c0:	ldr	r0, [fp, #-8]
   1a0c4:	bl	1106c <fclose@plt>
   1a0c8:	str	r0, [fp, #-4]
   1a0cc:	b	1a16c <close@plt+0x9088>
   1a0d0:	ldr	r0, [fp, #-8]
   1a0d4:	bl	10fc4 <__freading@plt>
   1a0d8:	cmp	r0, #0
   1a0dc:	beq	1a114 <close@plt+0x9030>
   1a0e0:	ldr	r0, [fp, #-8]
   1a0e4:	bl	11060 <fileno@plt>
   1a0e8:	mov	r1, sp
   1a0ec:	mov	r2, #1
   1a0f0:	str	r2, [r1]
   1a0f4:	mov	r1, #0
   1a0f8:	mov	r2, r1
   1a0fc:	mov	r3, r1
   1a100:	bl	10f58 <lseek64@plt>
   1a104:	and	r0, r0, r1
   1a108:	cmn	r0, #1
   1a10c:	beq	1a130 <close@plt+0x904c>
   1a110:	b	1a114 <close@plt+0x9030>
   1a114:	ldr	r0, [fp, #-8]
   1a118:	bl	1a178 <close@plt+0x9094>
   1a11c:	cmp	r0, #0
   1a120:	beq	1a130 <close@plt+0x904c>
   1a124:	bl	11030 <__errno_location@plt>
   1a128:	ldr	r0, [r0]
   1a12c:	str	r0, [fp, #-12]
   1a130:	ldr	r0, [fp, #-8]
   1a134:	bl	1106c <fclose@plt>
   1a138:	str	r0, [sp, #12]
   1a13c:	ldr	r0, [fp, #-12]
   1a140:	cmp	r0, #0
   1a144:	beq	1a164 <close@plt+0x9080>
   1a148:	ldr	r0, [fp, #-12]
   1a14c:	str	r0, [sp, #8]
   1a150:	bl	11030 <__errno_location@plt>
   1a154:	ldr	r1, [sp, #8]
   1a158:	str	r1, [r0]
   1a15c:	mvn	r0, #0
   1a160:	str	r0, [sp, #12]
   1a164:	ldr	r0, [sp, #12]
   1a168:	str	r0, [fp, #-4]
   1a16c:	ldr	r0, [fp, #-4]
   1a170:	mov	sp, fp
   1a174:	pop	{fp, pc}
   1a178:	push	{fp, lr}
   1a17c:	mov	fp, sp
   1a180:	sub	sp, sp, #8
   1a184:	str	r0, [sp]
   1a188:	ldr	r0, [sp]
   1a18c:	movw	r1, #0
   1a190:	cmp	r0, r1
   1a194:	beq	1a1a8 <close@plt+0x90c4>
   1a198:	ldr	r0, [sp]
   1a19c:	bl	10fc4 <__freading@plt>
   1a1a0:	cmp	r0, #0
   1a1a4:	bne	1a1b8 <close@plt+0x90d4>
   1a1a8:	ldr	r0, [sp]
   1a1ac:	bl	10eb0 <fflush@plt>
   1a1b0:	str	r0, [sp, #4]
   1a1b4:	b	1a1cc <close@plt+0x90e8>
   1a1b8:	ldr	r0, [sp]
   1a1bc:	bl	1a1d8 <close@plt+0x90f4>
   1a1c0:	ldr	r0, [sp]
   1a1c4:	bl	10eb0 <fflush@plt>
   1a1c8:	str	r0, [sp, #4]
   1a1cc:	ldr	r0, [sp, #4]
   1a1d0:	mov	sp, fp
   1a1d4:	pop	{fp, pc}
   1a1d8:	push	{fp, lr}
   1a1dc:	mov	fp, sp
   1a1e0:	sub	sp, sp, #8
   1a1e4:	str	r0, [sp, #4]
   1a1e8:	ldr	r0, [sp, #4]
   1a1ec:	ldr	r0, [r0]
   1a1f0:	and	r0, r0, #256	; 0x100
   1a1f4:	cmp	r0, #0
   1a1f8:	beq	1a21c <close@plt+0x9138>
   1a1fc:	ldr	r0, [sp, #4]
   1a200:	mov	r1, sp
   1a204:	mov	r2, #1
   1a208:	str	r2, [r1]
   1a20c:	mov	r1, #0
   1a210:	mov	r2, r1
   1a214:	mov	r3, r1
   1a218:	bl	1a224 <close@plt+0x9140>
   1a21c:	mov	sp, fp
   1a220:	pop	{fp, pc}
   1a224:	push	{fp, lr}
   1a228:	mov	fp, sp
   1a22c:	sub	sp, sp, #32
   1a230:	ldr	r1, [fp, #8]
   1a234:	str	r0, [fp, #-8]
   1a238:	str	r3, [sp, #20]
   1a23c:	str	r2, [sp, #16]
   1a240:	ldr	r0, [fp, #-8]
   1a244:	ldr	r0, [r0, #8]
   1a248:	ldr	r2, [fp, #-8]
   1a24c:	ldr	r2, [r2, #4]
   1a250:	cmp	r0, r2
   1a254:	bne	1a300 <close@plt+0x921c>
   1a258:	ldr	r0, [fp, #-8]
   1a25c:	ldr	r0, [r0, #20]
   1a260:	ldr	r1, [fp, #-8]
   1a264:	ldr	r1, [r1, #16]
   1a268:	cmp	r0, r1
   1a26c:	bne	1a300 <close@plt+0x921c>
   1a270:	ldr	r0, [fp, #-8]
   1a274:	ldr	r0, [r0, #36]	; 0x24
   1a278:	movw	r1, #0
   1a27c:	cmp	r0, r1
   1a280:	bne	1a300 <close@plt+0x921c>
   1a284:	ldr	r0, [fp, #-8]
   1a288:	bl	11060 <fileno@plt>
   1a28c:	ldr	r2, [sp, #16]
   1a290:	ldr	r3, [sp, #20]
   1a294:	ldr	r1, [fp, #8]
   1a298:	mov	ip, sp
   1a29c:	str	r1, [ip]
   1a2a0:	bl	10f58 <lseek64@plt>
   1a2a4:	str	r1, [sp, #12]
   1a2a8:	str	r0, [sp, #8]
   1a2ac:	ldr	r0, [sp, #8]
   1a2b0:	ldr	r1, [sp, #12]
   1a2b4:	and	r0, r0, r1
   1a2b8:	cmn	r0, #1
   1a2bc:	bne	1a2d0 <close@plt+0x91ec>
   1a2c0:	b	1a2c4 <close@plt+0x91e0>
   1a2c4:	mvn	r0, #0
   1a2c8:	str	r0, [fp, #-4]
   1a2cc:	b	1a320 <close@plt+0x923c>
   1a2d0:	ldr	r0, [fp, #-8]
   1a2d4:	ldr	r1, [r0]
   1a2d8:	bic	r1, r1, #16
   1a2dc:	str	r1, [r0]
   1a2e0:	ldr	r0, [sp, #8]
   1a2e4:	ldr	r1, [sp, #12]
   1a2e8:	ldr	r2, [fp, #-8]
   1a2ec:	str	r1, [r2, #84]	; 0x54
   1a2f0:	str	r0, [r2, #80]	; 0x50
   1a2f4:	movw	r0, #0
   1a2f8:	str	r0, [fp, #-4]
   1a2fc:	b	1a320 <close@plt+0x923c>
   1a300:	ldr	r0, [fp, #-8]
   1a304:	ldr	r2, [sp, #16]
   1a308:	ldr	r3, [sp, #20]
   1a30c:	ldr	r1, [fp, #8]
   1a310:	mov	ip, sp
   1a314:	str	r1, [ip]
   1a318:	bl	11078 <fseeko64@plt>
   1a31c:	str	r0, [fp, #-4]
   1a320:	ldr	r0, [fp, #-4]
   1a324:	mov	sp, fp
   1a328:	pop	{fp, pc}
   1a32c:	push	{fp, lr}
   1a330:	mov	fp, sp
   1a334:	bl	11030 <__errno_location@plt>
   1a338:	movw	r1, #12
   1a33c:	str	r1, [r0]
   1a340:	movw	r0, #0
   1a344:	pop	{fp, pc}
   1a348:	push	{fp, lr}
   1a34c:	mov	fp, sp
   1a350:	sub	sp, sp, #8
   1a354:	str	r0, [sp, #4]
   1a358:	ldr	r0, [sp, #4]
   1a35c:	cmn	r0, #1
   1a360:	bhi	1a374 <close@plt+0x9290>
   1a364:	ldr	r0, [sp, #4]
   1a368:	bl	19db0 <close@plt+0x8ccc>
   1a36c:	str	r0, [sp]
   1a370:	b	1a37c <close@plt+0x9298>
   1a374:	bl	1a32c <close@plt+0x9248>
   1a378:	str	r0, [sp]
   1a37c:	ldr	r0, [sp]
   1a380:	mov	sp, fp
   1a384:	pop	{fp, pc}
   1a388:	push	{fp, lr}
   1a38c:	mov	fp, sp
   1a390:	sub	sp, sp, #16
   1a394:	str	r0, [fp, #-4]
   1a398:	str	r1, [sp, #8]
   1a39c:	ldr	r0, [sp, #8]
   1a3a0:	cmn	r0, #1
   1a3a4:	bhi	1a3dc <close@plt+0x92f8>
   1a3a8:	ldr	r0, [fp, #-4]
   1a3ac:	ldr	r1, [sp, #8]
   1a3b0:	ldr	r2, [sp, #8]
   1a3b4:	cmp	r2, #0
   1a3b8:	movw	r2, #0
   1a3bc:	movne	r2, #1
   1a3c0:	mvn	r3, #0
   1a3c4:	eor	r2, r2, r3
   1a3c8:	and	r2, r2, #1
   1a3cc:	orr	r1, r1, r2
   1a3d0:	bl	19e20 <close@plt+0x8d3c>
   1a3d4:	str	r0, [sp, #4]
   1a3d8:	b	1a3e4 <close@plt+0x9300>
   1a3dc:	bl	1a32c <close@plt+0x9248>
   1a3e0:	str	r0, [sp, #4]
   1a3e4:	ldr	r0, [sp, #4]
   1a3e8:	mov	sp, fp
   1a3ec:	pop	{fp, pc}
   1a3f0:	push	{fp, lr}
   1a3f4:	mov	fp, sp
   1a3f8:	sub	sp, sp, #16
   1a3fc:	str	r0, [sp, #8]
   1a400:	str	r1, [sp, #4]
   1a404:	ldr	r0, [sp, #8]
   1a408:	mvn	r1, #0
   1a40c:	cmp	r1, r0
   1a410:	bcs	1a434 <close@plt+0x9350>
   1a414:	ldr	r0, [sp, #4]
   1a418:	cmp	r0, #0
   1a41c:	beq	1a42c <close@plt+0x9348>
   1a420:	bl	1a32c <close@plt+0x9248>
   1a424:	str	r0, [fp, #-4]
   1a428:	b	1a474 <close@plt+0x9390>
   1a42c:	movw	r0, #0
   1a430:	str	r0, [sp, #8]
   1a434:	ldr	r0, [sp, #4]
   1a438:	mvn	r1, #0
   1a43c:	cmp	r1, r0
   1a440:	bcs	1a464 <close@plt+0x9380>
   1a444:	ldr	r0, [sp, #8]
   1a448:	cmp	r0, #0
   1a44c:	beq	1a45c <close@plt+0x9378>
   1a450:	bl	1a32c <close@plt+0x9248>
   1a454:	str	r0, [fp, #-4]
   1a458:	b	1a474 <close@plt+0x9390>
   1a45c:	movw	r0, #0
   1a460:	str	r0, [sp, #4]
   1a464:	ldr	r0, [sp, #8]
   1a468:	ldr	r1, [sp, #4]
   1a46c:	bl	19d14 <close@plt+0x8c30>
   1a470:	str	r0, [fp, #-4]
   1a474:	ldr	r0, [fp, #-4]
   1a478:	mov	sp, fp
   1a47c:	pop	{fp, pc}
   1a480:	push	{fp, lr}
   1a484:	mov	fp, sp
   1a488:	sub	sp, sp, #16
   1a48c:	str	r0, [fp, #-4]
   1a490:	str	r1, [sp, #8]
   1a494:	str	r2, [sp, #4]
   1a498:	ldr	r0, [sp, #8]
   1a49c:	cmp	r0, #0
   1a4a0:	beq	1a4b0 <close@plt+0x93cc>
   1a4a4:	ldr	r0, [sp, #4]
   1a4a8:	cmp	r0, #0
   1a4ac:	bne	1a4bc <close@plt+0x93d8>
   1a4b0:	movw	r0, #1
   1a4b4:	str	r0, [sp, #4]
   1a4b8:	str	r0, [sp, #8]
   1a4bc:	ldr	r0, [sp, #8]
   1a4c0:	cmn	r0, #1
   1a4c4:	bhi	1a4ec <close@plt+0x9408>
   1a4c8:	ldr	r0, [sp, #4]
   1a4cc:	cmn	r0, #1
   1a4d0:	bhi	1a4ec <close@plt+0x9408>
   1a4d4:	ldr	r0, [fp, #-4]
   1a4d8:	ldr	r1, [sp, #8]
   1a4dc:	ldr	r2, [sp, #4]
   1a4e0:	bl	1a60c <close@plt+0x9528>
   1a4e4:	str	r0, [sp]
   1a4e8:	b	1a4f4 <close@plt+0x9410>
   1a4ec:	bl	1a32c <close@plt+0x9248>
   1a4f0:	str	r0, [sp]
   1a4f4:	ldr	r0, [sp]
   1a4f8:	mov	sp, fp
   1a4fc:	pop	{fp, pc}
   1a500:	push	{fp, lr}
   1a504:	mov	fp, sp
   1a508:	sub	sp, sp, #8
   1a50c:	movw	r0, #14
   1a510:	bl	1109c <nl_langinfo@plt>
   1a514:	str	r0, [sp, #4]
   1a518:	ldr	r0, [sp, #4]
   1a51c:	movw	r1, #0
   1a520:	cmp	r0, r1
   1a524:	bne	1a534 <close@plt+0x9450>
   1a528:	movw	r0, #51808	; 0xca60
   1a52c:	movt	r0, #1
   1a530:	str	r0, [sp, #4]
   1a534:	ldr	r0, [sp, #4]
   1a538:	ldrb	r0, [r0]
   1a53c:	cmp	r0, #0
   1a540:	bne	1a550 <close@plt+0x946c>
   1a544:	movw	r0, #53137	; 0xcf91
   1a548:	movt	r0, #1
   1a54c:	str	r0, [sp, #4]
   1a550:	ldr	r0, [sp, #4]
   1a554:	mov	sp, fp
   1a558:	pop	{fp, pc}
   1a55c:	push	{fp, lr}
   1a560:	mov	fp, sp
   1a564:	sub	sp, sp, #32
   1a568:	str	r0, [fp, #-8]
   1a56c:	str	r1, [fp, #-12]
   1a570:	str	r2, [sp, #16]
   1a574:	str	r3, [sp, #12]
   1a578:	ldr	r0, [fp, #-8]
   1a57c:	movw	r1, #0
   1a580:	cmp	r0, r1
   1a584:	bne	1a590 <close@plt+0x94ac>
   1a588:	add	r0, sp, #4
   1a58c:	str	r0, [fp, #-8]
   1a590:	ldr	r0, [fp, #-8]
   1a594:	ldr	r1, [fp, #-12]
   1a598:	ldr	r2, [sp, #16]
   1a59c:	ldr	r3, [sp, #12]
   1a5a0:	bl	10f88 <mbrtowc@plt>
   1a5a4:	str	r0, [sp, #8]
   1a5a8:	ldr	r0, [sp, #8]
   1a5ac:	mvn	r1, #1
   1a5b0:	cmp	r1, r0
   1a5b4:	bhi	1a5f8 <close@plt+0x9514>
   1a5b8:	ldr	r0, [sp, #16]
   1a5bc:	cmp	r0, #0
   1a5c0:	beq	1a5f8 <close@plt+0x9514>
   1a5c4:	movw	r0, #0
   1a5c8:	bl	1bf8c <close@plt+0xaea8>
   1a5cc:	tst	r0, #1
   1a5d0:	bne	1a5f8 <close@plt+0x9514>
   1a5d4:	ldr	r0, [fp, #-12]
   1a5d8:	ldrb	r0, [r0]
   1a5dc:	strb	r0, [sp, #3]
   1a5e0:	ldrb	r0, [sp, #3]
   1a5e4:	ldr	r1, [fp, #-8]
   1a5e8:	str	r0, [r1]
   1a5ec:	movw	r0, #1
   1a5f0:	str	r0, [fp, #-4]
   1a5f4:	b	1a600 <close@plt+0x951c>
   1a5f8:	ldr	r0, [sp, #8]
   1a5fc:	str	r0, [fp, #-4]
   1a600:	ldr	r0, [fp, #-4]
   1a604:	mov	sp, fp
   1a608:	pop	{fp, pc}
   1a60c:	push	{fp, lr}
   1a610:	mov	fp, sp
   1a614:	sub	sp, sp, #96	; 0x60
   1a618:	str	r0, [fp, #-8]
   1a61c:	str	r1, [fp, #-12]
   1a620:	str	r2, [fp, #-16]
   1a624:	b	1a9dc <close@plt+0x98f8>
   1a628:	b	1a7fc <close@plt+0x9718>
   1a62c:	ldr	r0, [fp, #-16]
   1a630:	cmp	r0, #0
   1a634:	bcs	1a738 <close@plt+0x9654>
   1a638:	ldr	r0, [fp, #-12]
   1a63c:	cmp	r0, #0
   1a640:	bcs	1a6c8 <close@plt+0x95e4>
   1a644:	b	1a664 <close@plt+0x9580>
   1a648:	ldr	r0, [fp, #-12]
   1a64c:	ldr	r1, [fp, #-16]
   1a650:	movw	r2, #127	; 0x7f
   1a654:	udiv	r1, r2, r1
   1a658:	cmp	r0, r1
   1a65c:	bcc	1a7cc <close@plt+0x96e8>
   1a660:	b	1a7e4 <close@plt+0x9700>
   1a664:	b	1a678 <close@plt+0x9594>
   1a668:	ldr	r0, [fp, #-16]
   1a66c:	cmp	r0, #1
   1a670:	bcc	1a688 <close@plt+0x95a4>
   1a674:	b	1a694 <close@plt+0x95b0>
   1a678:	ldr	r0, [fp, #-16]
   1a67c:	movw	r1, #0
   1a680:	cmp	r1, r0
   1a684:	bcs	1a694 <close@plt+0x95b0>
   1a688:	movw	r0, #0
   1a68c:	str	r0, [fp, #-24]	; 0xffffffe8
   1a690:	b	1a6ac <close@plt+0x95c8>
   1a694:	ldr	r0, [fp, #-16]
   1a698:	movw	r1, #0
   1a69c:	sub	r0, r1, r0
   1a6a0:	movw	r1, #127	; 0x7f
   1a6a4:	udiv	r0, r1, r0
   1a6a8:	str	r0, [fp, #-24]	; 0xffffffe8
   1a6ac:	ldr	r0, [fp, #-24]	; 0xffffffe8
   1a6b0:	ldr	r1, [fp, #-12]
   1a6b4:	mvn	r2, #0
   1a6b8:	sub	r1, r2, r1
   1a6bc:	cmp	r0, r1
   1a6c0:	bls	1a7cc <close@plt+0x96e8>
   1a6c4:	b	1a7e4 <close@plt+0x9700>
   1a6c8:	ldr	r0, [fp, #-16]
   1a6cc:	cmn	r0, #1
   1a6d0:	bne	1a71c <close@plt+0x9638>
   1a6d4:	b	1a6f4 <close@plt+0x9610>
   1a6d8:	ldr	r0, [fp, #-12]
   1a6dc:	mvn	r1, #127	; 0x7f
   1a6e0:	add	r0, r0, r1
   1a6e4:	movw	r1, #0
   1a6e8:	cmp	r1, r0
   1a6ec:	bcc	1a7cc <close@plt+0x96e8>
   1a6f0:	b	1a7e4 <close@plt+0x9700>
   1a6f4:	ldr	r0, [fp, #-12]
   1a6f8:	movw	r1, #0
   1a6fc:	cmp	r1, r0
   1a700:	bcs	1a7e4 <close@plt+0x9700>
   1a704:	ldr	r0, [fp, #-12]
   1a708:	sub	r0, r0, #1
   1a70c:	movw	r1, #127	; 0x7f
   1a710:	cmp	r1, r0
   1a714:	bcc	1a7cc <close@plt+0x96e8>
   1a718:	b	1a7e4 <close@plt+0x9700>
   1a71c:	ldr	r0, [fp, #-16]
   1a720:	mvn	r1, #127	; 0x7f
   1a724:	udiv	r0, r1, r0
   1a728:	ldr	r1, [fp, #-12]
   1a72c:	cmp	r0, r1
   1a730:	bcc	1a7cc <close@plt+0x96e8>
   1a734:	b	1a7e4 <close@plt+0x9700>
   1a738:	ldr	r0, [fp, #-16]
   1a73c:	cmp	r0, #0
   1a740:	bne	1a748 <close@plt+0x9664>
   1a744:	b	1a7e4 <close@plt+0x9700>
   1a748:	ldr	r0, [fp, #-12]
   1a74c:	cmp	r0, #0
   1a750:	bcs	1a7b4 <close@plt+0x96d0>
   1a754:	ldr	r0, [fp, #-12]
   1a758:	cmn	r0, #1
   1a75c:	bne	1a798 <close@plt+0x96b4>
   1a760:	b	1a780 <close@plt+0x969c>
   1a764:	ldr	r0, [fp, #-16]
   1a768:	mvn	r1, #127	; 0x7f
   1a76c:	add	r0, r0, r1
   1a770:	movw	r1, #0
   1a774:	cmp	r1, r0
   1a778:	bcc	1a7cc <close@plt+0x96e8>
   1a77c:	b	1a7e4 <close@plt+0x9700>
   1a780:	ldr	r0, [fp, #-16]
   1a784:	sub	r0, r0, #1
   1a788:	movw	r1, #127	; 0x7f
   1a78c:	cmp	r1, r0
   1a790:	bcc	1a7cc <close@plt+0x96e8>
   1a794:	b	1a7e4 <close@plt+0x9700>
   1a798:	ldr	r0, [fp, #-12]
   1a79c:	mvn	r1, #127	; 0x7f
   1a7a0:	udiv	r0, r1, r0
   1a7a4:	ldr	r1, [fp, #-16]
   1a7a8:	cmp	r0, r1
   1a7ac:	bcc	1a7cc <close@plt+0x96e8>
   1a7b0:	b	1a7e4 <close@plt+0x9700>
   1a7b4:	ldr	r0, [fp, #-16]
   1a7b8:	movw	r1, #127	; 0x7f
   1a7bc:	udiv	r0, r1, r0
   1a7c0:	ldr	r1, [fp, #-12]
   1a7c4:	cmp	r0, r1
   1a7c8:	bcs	1a7e4 <close@plt+0x9700>
   1a7cc:	ldr	r0, [fp, #-12]
   1a7d0:	ldr	r1, [fp, #-16]
   1a7d4:	mul	r0, r0, r1
   1a7d8:	sxtb	r0, r0
   1a7dc:	str	r0, [fp, #-20]	; 0xffffffec
   1a7e0:	b	1b90c <close@plt+0xa828>
   1a7e4:	ldr	r0, [fp, #-12]
   1a7e8:	ldr	r1, [fp, #-16]
   1a7ec:	mul	r0, r0, r1
   1a7f0:	sxtb	r0, r0
   1a7f4:	str	r0, [fp, #-20]	; 0xffffffec
   1a7f8:	b	1b924 <close@plt+0xa840>
   1a7fc:	ldr	r0, [fp, #-16]
   1a800:	cmp	r0, #0
   1a804:	bcs	1a910 <close@plt+0x982c>
   1a808:	ldr	r0, [fp, #-12]
   1a80c:	cmp	r0, #0
   1a810:	bcs	1a898 <close@plt+0x97b4>
   1a814:	b	1a834 <close@plt+0x9750>
   1a818:	ldr	r0, [fp, #-12]
   1a81c:	ldr	r1, [fp, #-16]
   1a820:	movw	r2, #255	; 0xff
   1a824:	udiv	r1, r2, r1
   1a828:	cmp	r0, r1
   1a82c:	bcc	1a9ac <close@plt+0x98c8>
   1a830:	b	1a9c4 <close@plt+0x98e0>
   1a834:	b	1a848 <close@plt+0x9764>
   1a838:	ldr	r0, [fp, #-16]
   1a83c:	cmp	r0, #1
   1a840:	bcc	1a858 <close@plt+0x9774>
   1a844:	b	1a864 <close@plt+0x9780>
   1a848:	ldr	r0, [fp, #-16]
   1a84c:	movw	r1, #0
   1a850:	cmp	r1, r0
   1a854:	bcs	1a864 <close@plt+0x9780>
   1a858:	movw	r0, #0
   1a85c:	str	r0, [fp, #-28]	; 0xffffffe4
   1a860:	b	1a87c <close@plt+0x9798>
   1a864:	ldr	r0, [fp, #-16]
   1a868:	movw	r1, #0
   1a86c:	sub	r0, r1, r0
   1a870:	movw	r1, #255	; 0xff
   1a874:	udiv	r0, r1, r0
   1a878:	str	r0, [fp, #-28]	; 0xffffffe4
   1a87c:	ldr	r0, [fp, #-28]	; 0xffffffe4
   1a880:	ldr	r1, [fp, #-12]
   1a884:	mvn	r2, #0
   1a888:	sub	r1, r2, r1
   1a88c:	cmp	r0, r1
   1a890:	bls	1a9ac <close@plt+0x98c8>
   1a894:	b	1a9c4 <close@plt+0x98e0>
   1a898:	b	1a8a0 <close@plt+0x97bc>
   1a89c:	b	1a8a4 <close@plt+0x97c0>
   1a8a0:	b	1a8f4 <close@plt+0x9810>
   1a8a4:	ldr	r0, [fp, #-16]
   1a8a8:	cmn	r0, #1
   1a8ac:	bne	1a8f4 <close@plt+0x9810>
   1a8b0:	b	1a8cc <close@plt+0x97e8>
   1a8b4:	ldr	r0, [fp, #-12]
   1a8b8:	add	r0, r0, #0
   1a8bc:	movw	r1, #0
   1a8c0:	cmp	r1, r0
   1a8c4:	bcc	1a9ac <close@plt+0x98c8>
   1a8c8:	b	1a9c4 <close@plt+0x98e0>
   1a8cc:	ldr	r0, [fp, #-12]
   1a8d0:	movw	r1, #0
   1a8d4:	cmp	r1, r0
   1a8d8:	bcs	1a9c4 <close@plt+0x98e0>
   1a8dc:	ldr	r0, [fp, #-12]
   1a8e0:	sub	r0, r0, #1
   1a8e4:	mvn	r1, #0
   1a8e8:	cmp	r1, r0
   1a8ec:	bcc	1a9ac <close@plt+0x98c8>
   1a8f0:	b	1a9c4 <close@plt+0x98e0>
   1a8f4:	ldr	r0, [fp, #-16]
   1a8f8:	movw	r1, #0
   1a8fc:	udiv	r0, r1, r0
   1a900:	ldr	r1, [fp, #-12]
   1a904:	cmp	r0, r1
   1a908:	bcc	1a9ac <close@plt+0x98c8>
   1a90c:	b	1a9c4 <close@plt+0x98e0>
   1a910:	ldr	r0, [fp, #-16]
   1a914:	cmp	r0, #0
   1a918:	bne	1a920 <close@plt+0x983c>
   1a91c:	b	1a9c4 <close@plt+0x98e0>
   1a920:	ldr	r0, [fp, #-12]
   1a924:	cmp	r0, #0
   1a928:	bcs	1a994 <close@plt+0x98b0>
   1a92c:	b	1a934 <close@plt+0x9850>
   1a930:	b	1a938 <close@plt+0x9854>
   1a934:	b	1a978 <close@plt+0x9894>
   1a938:	ldr	r0, [fp, #-12]
   1a93c:	cmn	r0, #1
   1a940:	bne	1a978 <close@plt+0x9894>
   1a944:	b	1a960 <close@plt+0x987c>
   1a948:	ldr	r0, [fp, #-16]
   1a94c:	add	r0, r0, #0
   1a950:	movw	r1, #0
   1a954:	cmp	r1, r0
   1a958:	bcc	1a9ac <close@plt+0x98c8>
   1a95c:	b	1a9c4 <close@plt+0x98e0>
   1a960:	ldr	r0, [fp, #-16]
   1a964:	sub	r0, r0, #1
   1a968:	mvn	r1, #0
   1a96c:	cmp	r1, r0
   1a970:	bcc	1a9ac <close@plt+0x98c8>
   1a974:	b	1a9c4 <close@plt+0x98e0>
   1a978:	ldr	r0, [fp, #-12]
   1a97c:	movw	r1, #0
   1a980:	udiv	r0, r1, r0
   1a984:	ldr	r1, [fp, #-16]
   1a988:	cmp	r0, r1
   1a98c:	bcc	1a9ac <close@plt+0x98c8>
   1a990:	b	1a9c4 <close@plt+0x98e0>
   1a994:	ldr	r0, [fp, #-16]
   1a998:	movw	r1, #255	; 0xff
   1a99c:	udiv	r0, r1, r0
   1a9a0:	ldr	r1, [fp, #-12]
   1a9a4:	cmp	r0, r1
   1a9a8:	bcs	1a9c4 <close@plt+0x98e0>
   1a9ac:	ldr	r0, [fp, #-12]
   1a9b0:	ldr	r1, [fp, #-16]
   1a9b4:	mul	r0, r0, r1
   1a9b8:	and	r0, r0, #255	; 0xff
   1a9bc:	str	r0, [fp, #-20]	; 0xffffffec
   1a9c0:	b	1b90c <close@plt+0xa828>
   1a9c4:	ldr	r0, [fp, #-12]
   1a9c8:	ldr	r1, [fp, #-16]
   1a9cc:	mul	r0, r0, r1
   1a9d0:	and	r0, r0, #255	; 0xff
   1a9d4:	str	r0, [fp, #-20]	; 0xffffffec
   1a9d8:	b	1b924 <close@plt+0xa840>
   1a9dc:	b	1ad94 <close@plt+0x9cb0>
   1a9e0:	b	1abb4 <close@plt+0x9ad0>
   1a9e4:	ldr	r0, [fp, #-16]
   1a9e8:	cmp	r0, #0
   1a9ec:	bcs	1aaf0 <close@plt+0x9a0c>
   1a9f0:	ldr	r0, [fp, #-12]
   1a9f4:	cmp	r0, #0
   1a9f8:	bcs	1aa80 <close@plt+0x999c>
   1a9fc:	b	1aa1c <close@plt+0x9938>
   1aa00:	ldr	r0, [fp, #-12]
   1aa04:	ldr	r1, [fp, #-16]
   1aa08:	movw	r2, #32767	; 0x7fff
   1aa0c:	udiv	r1, r2, r1
   1aa10:	cmp	r0, r1
   1aa14:	bcc	1ab84 <close@plt+0x9aa0>
   1aa18:	b	1ab9c <close@plt+0x9ab8>
   1aa1c:	b	1aa30 <close@plt+0x994c>
   1aa20:	ldr	r0, [fp, #-16]
   1aa24:	cmp	r0, #1
   1aa28:	bcc	1aa40 <close@plt+0x995c>
   1aa2c:	b	1aa4c <close@plt+0x9968>
   1aa30:	ldr	r0, [fp, #-16]
   1aa34:	movw	r1, #0
   1aa38:	cmp	r1, r0
   1aa3c:	bcs	1aa4c <close@plt+0x9968>
   1aa40:	movw	r0, #0
   1aa44:	str	r0, [fp, #-32]	; 0xffffffe0
   1aa48:	b	1aa64 <close@plt+0x9980>
   1aa4c:	ldr	r0, [fp, #-16]
   1aa50:	movw	r1, #0
   1aa54:	sub	r0, r1, r0
   1aa58:	movw	r1, #32767	; 0x7fff
   1aa5c:	udiv	r0, r1, r0
   1aa60:	str	r0, [fp, #-32]	; 0xffffffe0
   1aa64:	ldr	r0, [fp, #-32]	; 0xffffffe0
   1aa68:	ldr	r1, [fp, #-12]
   1aa6c:	mvn	r2, #0
   1aa70:	sub	r1, r2, r1
   1aa74:	cmp	r0, r1
   1aa78:	bls	1ab84 <close@plt+0x9aa0>
   1aa7c:	b	1ab9c <close@plt+0x9ab8>
   1aa80:	ldr	r0, [fp, #-16]
   1aa84:	cmn	r0, #1
   1aa88:	bne	1aad4 <close@plt+0x99f0>
   1aa8c:	b	1aaac <close@plt+0x99c8>
   1aa90:	ldr	r0, [pc, #3760]	; 1b948 <close@plt+0xa864>
   1aa94:	ldr	r1, [fp, #-12]
   1aa98:	add	r0, r1, r0
   1aa9c:	movw	r1, #0
   1aaa0:	cmp	r1, r0
   1aaa4:	bcc	1ab84 <close@plt+0x9aa0>
   1aaa8:	b	1ab9c <close@plt+0x9ab8>
   1aaac:	ldr	r0, [fp, #-12]
   1aab0:	movw	r1, #0
   1aab4:	cmp	r1, r0
   1aab8:	bcs	1ab9c <close@plt+0x9ab8>
   1aabc:	ldr	r0, [fp, #-12]
   1aac0:	sub	r0, r0, #1
   1aac4:	movw	r1, #32767	; 0x7fff
   1aac8:	cmp	r1, r0
   1aacc:	bcc	1ab84 <close@plt+0x9aa0>
   1aad0:	b	1ab9c <close@plt+0x9ab8>
   1aad4:	ldr	r0, [pc, #3692]	; 1b948 <close@plt+0xa864>
   1aad8:	ldr	r1, [fp, #-16]
   1aadc:	udiv	r0, r0, r1
   1aae0:	ldr	r1, [fp, #-12]
   1aae4:	cmp	r0, r1
   1aae8:	bcc	1ab84 <close@plt+0x9aa0>
   1aaec:	b	1ab9c <close@plt+0x9ab8>
   1aaf0:	ldr	r0, [fp, #-16]
   1aaf4:	cmp	r0, #0
   1aaf8:	bne	1ab00 <close@plt+0x9a1c>
   1aafc:	b	1ab9c <close@plt+0x9ab8>
   1ab00:	ldr	r0, [fp, #-12]
   1ab04:	cmp	r0, #0
   1ab08:	bcs	1ab6c <close@plt+0x9a88>
   1ab0c:	ldr	r0, [fp, #-12]
   1ab10:	cmn	r0, #1
   1ab14:	bne	1ab50 <close@plt+0x9a6c>
   1ab18:	b	1ab38 <close@plt+0x9a54>
   1ab1c:	ldr	r0, [pc, #3620]	; 1b948 <close@plt+0xa864>
   1ab20:	ldr	r1, [fp, #-16]
   1ab24:	add	r0, r1, r0
   1ab28:	movw	r1, #0
   1ab2c:	cmp	r1, r0
   1ab30:	bcc	1ab84 <close@plt+0x9aa0>
   1ab34:	b	1ab9c <close@plt+0x9ab8>
   1ab38:	ldr	r0, [fp, #-16]
   1ab3c:	sub	r0, r0, #1
   1ab40:	movw	r1, #32767	; 0x7fff
   1ab44:	cmp	r1, r0
   1ab48:	bcc	1ab84 <close@plt+0x9aa0>
   1ab4c:	b	1ab9c <close@plt+0x9ab8>
   1ab50:	ldr	r0, [pc, #3568]	; 1b948 <close@plt+0xa864>
   1ab54:	ldr	r1, [fp, #-12]
   1ab58:	udiv	r0, r0, r1
   1ab5c:	ldr	r1, [fp, #-16]
   1ab60:	cmp	r0, r1
   1ab64:	bcc	1ab84 <close@plt+0x9aa0>
   1ab68:	b	1ab9c <close@plt+0x9ab8>
   1ab6c:	ldr	r0, [fp, #-16]
   1ab70:	movw	r1, #32767	; 0x7fff
   1ab74:	udiv	r0, r1, r0
   1ab78:	ldr	r1, [fp, #-12]
   1ab7c:	cmp	r0, r1
   1ab80:	bcs	1ab9c <close@plt+0x9ab8>
   1ab84:	ldr	r0, [fp, #-12]
   1ab88:	ldr	r1, [fp, #-16]
   1ab8c:	mul	r0, r0, r1
   1ab90:	sxth	r0, r0
   1ab94:	str	r0, [fp, #-20]	; 0xffffffec
   1ab98:	b	1b90c <close@plt+0xa828>
   1ab9c:	ldr	r0, [fp, #-12]
   1aba0:	ldr	r1, [fp, #-16]
   1aba4:	mul	r0, r0, r1
   1aba8:	sxth	r0, r0
   1abac:	str	r0, [fp, #-20]	; 0xffffffec
   1abb0:	b	1b924 <close@plt+0xa840>
   1abb4:	ldr	r0, [fp, #-16]
   1abb8:	cmp	r0, #0
   1abbc:	bcs	1acc8 <close@plt+0x9be4>
   1abc0:	ldr	r0, [fp, #-12]
   1abc4:	cmp	r0, #0
   1abc8:	bcs	1ac50 <close@plt+0x9b6c>
   1abcc:	b	1abec <close@plt+0x9b08>
   1abd0:	ldr	r0, [fp, #-12]
   1abd4:	ldr	r1, [fp, #-16]
   1abd8:	movw	r2, #65535	; 0xffff
   1abdc:	udiv	r1, r2, r1
   1abe0:	cmp	r0, r1
   1abe4:	bcc	1ad64 <close@plt+0x9c80>
   1abe8:	b	1ad7c <close@plt+0x9c98>
   1abec:	b	1ac00 <close@plt+0x9b1c>
   1abf0:	ldr	r0, [fp, #-16]
   1abf4:	cmp	r0, #1
   1abf8:	bcc	1ac10 <close@plt+0x9b2c>
   1abfc:	b	1ac1c <close@plt+0x9b38>
   1ac00:	ldr	r0, [fp, #-16]
   1ac04:	movw	r1, #0
   1ac08:	cmp	r1, r0
   1ac0c:	bcs	1ac1c <close@plt+0x9b38>
   1ac10:	movw	r0, #0
   1ac14:	str	r0, [fp, #-36]	; 0xffffffdc
   1ac18:	b	1ac34 <close@plt+0x9b50>
   1ac1c:	ldr	r0, [fp, #-16]
   1ac20:	movw	r1, #0
   1ac24:	sub	r0, r1, r0
   1ac28:	movw	r1, #65535	; 0xffff
   1ac2c:	udiv	r0, r1, r0
   1ac30:	str	r0, [fp, #-36]	; 0xffffffdc
   1ac34:	ldr	r0, [fp, #-36]	; 0xffffffdc
   1ac38:	ldr	r1, [fp, #-12]
   1ac3c:	mvn	r2, #0
   1ac40:	sub	r1, r2, r1
   1ac44:	cmp	r0, r1
   1ac48:	bls	1ad64 <close@plt+0x9c80>
   1ac4c:	b	1ad7c <close@plt+0x9c98>
   1ac50:	b	1ac58 <close@plt+0x9b74>
   1ac54:	b	1ac5c <close@plt+0x9b78>
   1ac58:	b	1acac <close@plt+0x9bc8>
   1ac5c:	ldr	r0, [fp, #-16]
   1ac60:	cmn	r0, #1
   1ac64:	bne	1acac <close@plt+0x9bc8>
   1ac68:	b	1ac84 <close@plt+0x9ba0>
   1ac6c:	ldr	r0, [fp, #-12]
   1ac70:	add	r0, r0, #0
   1ac74:	movw	r1, #0
   1ac78:	cmp	r1, r0
   1ac7c:	bcc	1ad64 <close@plt+0x9c80>
   1ac80:	b	1ad7c <close@plt+0x9c98>
   1ac84:	ldr	r0, [fp, #-12]
   1ac88:	movw	r1, #0
   1ac8c:	cmp	r1, r0
   1ac90:	bcs	1ad7c <close@plt+0x9c98>
   1ac94:	ldr	r0, [fp, #-12]
   1ac98:	sub	r0, r0, #1
   1ac9c:	mvn	r1, #0
   1aca0:	cmp	r1, r0
   1aca4:	bcc	1ad64 <close@plt+0x9c80>
   1aca8:	b	1ad7c <close@plt+0x9c98>
   1acac:	ldr	r0, [fp, #-16]
   1acb0:	movw	r1, #0
   1acb4:	udiv	r0, r1, r0
   1acb8:	ldr	r1, [fp, #-12]
   1acbc:	cmp	r0, r1
   1acc0:	bcc	1ad64 <close@plt+0x9c80>
   1acc4:	b	1ad7c <close@plt+0x9c98>
   1acc8:	ldr	r0, [fp, #-16]
   1accc:	cmp	r0, #0
   1acd0:	bne	1acd8 <close@plt+0x9bf4>
   1acd4:	b	1ad7c <close@plt+0x9c98>
   1acd8:	ldr	r0, [fp, #-12]
   1acdc:	cmp	r0, #0
   1ace0:	bcs	1ad4c <close@plt+0x9c68>
   1ace4:	b	1acec <close@plt+0x9c08>
   1ace8:	b	1acf0 <close@plt+0x9c0c>
   1acec:	b	1ad30 <close@plt+0x9c4c>
   1acf0:	ldr	r0, [fp, #-12]
   1acf4:	cmn	r0, #1
   1acf8:	bne	1ad30 <close@plt+0x9c4c>
   1acfc:	b	1ad18 <close@plt+0x9c34>
   1ad00:	ldr	r0, [fp, #-16]
   1ad04:	add	r0, r0, #0
   1ad08:	movw	r1, #0
   1ad0c:	cmp	r1, r0
   1ad10:	bcc	1ad64 <close@plt+0x9c80>
   1ad14:	b	1ad7c <close@plt+0x9c98>
   1ad18:	ldr	r0, [fp, #-16]
   1ad1c:	sub	r0, r0, #1
   1ad20:	mvn	r1, #0
   1ad24:	cmp	r1, r0
   1ad28:	bcc	1ad64 <close@plt+0x9c80>
   1ad2c:	b	1ad7c <close@plt+0x9c98>
   1ad30:	ldr	r0, [fp, #-12]
   1ad34:	movw	r1, #0
   1ad38:	udiv	r0, r1, r0
   1ad3c:	ldr	r1, [fp, #-16]
   1ad40:	cmp	r0, r1
   1ad44:	bcc	1ad64 <close@plt+0x9c80>
   1ad48:	b	1ad7c <close@plt+0x9c98>
   1ad4c:	ldr	r0, [fp, #-16]
   1ad50:	movw	r1, #65535	; 0xffff
   1ad54:	udiv	r0, r1, r0
   1ad58:	ldr	r1, [fp, #-12]
   1ad5c:	cmp	r0, r1
   1ad60:	bcs	1ad7c <close@plt+0x9c98>
   1ad64:	ldr	r0, [fp, #-12]
   1ad68:	ldr	r1, [fp, #-16]
   1ad6c:	mul	r0, r0, r1
   1ad70:	uxth	r0, r0
   1ad74:	str	r0, [fp, #-20]	; 0xffffffec
   1ad78:	b	1b90c <close@plt+0xa828>
   1ad7c:	ldr	r0, [fp, #-12]
   1ad80:	ldr	r1, [fp, #-16]
   1ad84:	mul	r0, r0, r1
   1ad88:	uxth	r0, r0
   1ad8c:	str	r0, [fp, #-20]	; 0xffffffec
   1ad90:	b	1b924 <close@plt+0xa840>
   1ad94:	b	1ad98 <close@plt+0x9cb4>
   1ad98:	b	1af5c <close@plt+0x9e78>
   1ad9c:	ldr	r0, [fp, #-16]
   1ada0:	cmp	r0, #0
   1ada4:	bcs	1aea4 <close@plt+0x9dc0>
   1ada8:	ldr	r0, [fp, #-12]
   1adac:	cmp	r0, #0
   1adb0:	bcs	1ae38 <close@plt+0x9d54>
   1adb4:	b	1add4 <close@plt+0x9cf0>
   1adb8:	ldr	r0, [pc, #2944]	; 1b940 <close@plt+0xa85c>
   1adbc:	ldr	r1, [fp, #-12]
   1adc0:	ldr	r2, [fp, #-16]
   1adc4:	udiv	r0, r0, r2
   1adc8:	cmp	r1, r0
   1adcc:	bcc	1af34 <close@plt+0x9e50>
   1add0:	b	1af48 <close@plt+0x9e64>
   1add4:	b	1ade8 <close@plt+0x9d04>
   1add8:	ldr	r0, [fp, #-16]
   1addc:	cmp	r0, #1
   1ade0:	bcc	1adf8 <close@plt+0x9d14>
   1ade4:	b	1ae04 <close@plt+0x9d20>
   1ade8:	ldr	r0, [fp, #-16]
   1adec:	movw	r1, #0
   1adf0:	cmp	r1, r0
   1adf4:	bcs	1ae04 <close@plt+0x9d20>
   1adf8:	movw	r0, #0
   1adfc:	str	r0, [fp, #-40]	; 0xffffffd8
   1ae00:	b	1ae1c <close@plt+0x9d38>
   1ae04:	ldr	r0, [pc, #2868]	; 1b940 <close@plt+0xa85c>
   1ae08:	ldr	r1, [fp, #-16]
   1ae0c:	movw	r2, #0
   1ae10:	sub	r1, r2, r1
   1ae14:	udiv	r0, r0, r1
   1ae18:	str	r0, [fp, #-40]	; 0xffffffd8
   1ae1c:	ldr	r0, [fp, #-40]	; 0xffffffd8
   1ae20:	ldr	r1, [fp, #-12]
   1ae24:	mvn	r2, #0
   1ae28:	sub	r1, r2, r1
   1ae2c:	cmp	r0, r1
   1ae30:	bls	1af34 <close@plt+0x9e50>
   1ae34:	b	1af48 <close@plt+0x9e64>
   1ae38:	ldr	r0, [fp, #-16]
   1ae3c:	cmn	r0, #1
   1ae40:	bne	1ae88 <close@plt+0x9da4>
   1ae44:	b	1ae60 <close@plt+0x9d7c>
   1ae48:	ldr	r0, [fp, #-12]
   1ae4c:	add	r0, r0, #-2147483648	; 0x80000000
   1ae50:	movw	r1, #0
   1ae54:	cmp	r1, r0
   1ae58:	bcc	1af34 <close@plt+0x9e50>
   1ae5c:	b	1af48 <close@plt+0x9e64>
   1ae60:	ldr	r0, [fp, #-12]
   1ae64:	movw	r1, #0
   1ae68:	cmp	r1, r0
   1ae6c:	bcs	1af48 <close@plt+0x9e64>
   1ae70:	ldr	r0, [pc, #2760]	; 1b940 <close@plt+0xa85c>
   1ae74:	ldr	r1, [fp, #-12]
   1ae78:	sub	r1, r1, #1
   1ae7c:	cmp	r0, r1
   1ae80:	bcc	1af34 <close@plt+0x9e50>
   1ae84:	b	1af48 <close@plt+0x9e64>
   1ae88:	ldr	r0, [pc, #2740]	; 1b944 <close@plt+0xa860>
   1ae8c:	ldr	r1, [fp, #-16]
   1ae90:	udiv	r0, r0, r1
   1ae94:	ldr	r1, [fp, #-12]
   1ae98:	cmp	r0, r1
   1ae9c:	bcc	1af34 <close@plt+0x9e50>
   1aea0:	b	1af48 <close@plt+0x9e64>
   1aea4:	ldr	r0, [fp, #-16]
   1aea8:	cmp	r0, #0
   1aeac:	bne	1aeb4 <close@plt+0x9dd0>
   1aeb0:	b	1af48 <close@plt+0x9e64>
   1aeb4:	ldr	r0, [fp, #-12]
   1aeb8:	cmp	r0, #0
   1aebc:	bcs	1af1c <close@plt+0x9e38>
   1aec0:	ldr	r0, [fp, #-12]
   1aec4:	cmn	r0, #1
   1aec8:	bne	1af00 <close@plt+0x9e1c>
   1aecc:	b	1aee8 <close@plt+0x9e04>
   1aed0:	ldr	r0, [fp, #-16]
   1aed4:	add	r0, r0, #-2147483648	; 0x80000000
   1aed8:	movw	r1, #0
   1aedc:	cmp	r1, r0
   1aee0:	bcc	1af34 <close@plt+0x9e50>
   1aee4:	b	1af48 <close@plt+0x9e64>
   1aee8:	ldr	r0, [pc, #2640]	; 1b940 <close@plt+0xa85c>
   1aeec:	ldr	r1, [fp, #-16]
   1aef0:	sub	r1, r1, #1
   1aef4:	cmp	r0, r1
   1aef8:	bcc	1af34 <close@plt+0x9e50>
   1aefc:	b	1af48 <close@plt+0x9e64>
   1af00:	ldr	r0, [pc, #2620]	; 1b944 <close@plt+0xa860>
   1af04:	ldr	r1, [fp, #-12]
   1af08:	udiv	r0, r0, r1
   1af0c:	ldr	r1, [fp, #-16]
   1af10:	cmp	r0, r1
   1af14:	bcc	1af34 <close@plt+0x9e50>
   1af18:	b	1af48 <close@plt+0x9e64>
   1af1c:	ldr	r0, [pc, #2588]	; 1b940 <close@plt+0xa85c>
   1af20:	ldr	r1, [fp, #-16]
   1af24:	udiv	r0, r0, r1
   1af28:	ldr	r1, [fp, #-12]
   1af2c:	cmp	r0, r1
   1af30:	bcs	1af48 <close@plt+0x9e64>
   1af34:	ldr	r0, [fp, #-12]
   1af38:	ldr	r1, [fp, #-16]
   1af3c:	mul	r0, r0, r1
   1af40:	str	r0, [fp, #-20]	; 0xffffffec
   1af44:	b	1b90c <close@plt+0xa828>
   1af48:	ldr	r0, [fp, #-12]
   1af4c:	ldr	r1, [fp, #-16]
   1af50:	mul	r0, r0, r1
   1af54:	str	r0, [fp, #-20]	; 0xffffffec
   1af58:	b	1b924 <close@plt+0xa840>
   1af5c:	ldr	r0, [fp, #-16]
   1af60:	cmp	r0, #0
   1af64:	bcs	1b070 <close@plt+0x9f8c>
   1af68:	ldr	r0, [fp, #-12]
   1af6c:	cmp	r0, #0
   1af70:	bcs	1aff8 <close@plt+0x9f14>
   1af74:	b	1af94 <close@plt+0x9eb0>
   1af78:	ldr	r0, [fp, #-12]
   1af7c:	ldr	r1, [fp, #-16]
   1af80:	mvn	r2, #0
   1af84:	udiv	r1, r2, r1
   1af88:	cmp	r0, r1
   1af8c:	bcc	1b10c <close@plt+0xa028>
   1af90:	b	1b120 <close@plt+0xa03c>
   1af94:	b	1afa8 <close@plt+0x9ec4>
   1af98:	ldr	r0, [fp, #-16]
   1af9c:	cmp	r0, #1
   1afa0:	bcc	1afb8 <close@plt+0x9ed4>
   1afa4:	b	1afc4 <close@plt+0x9ee0>
   1afa8:	ldr	r0, [fp, #-16]
   1afac:	movw	r1, #0
   1afb0:	cmp	r1, r0
   1afb4:	bcs	1afc4 <close@plt+0x9ee0>
   1afb8:	movw	r0, #1
   1afbc:	str	r0, [fp, #-44]	; 0xffffffd4
   1afc0:	b	1afdc <close@plt+0x9ef8>
   1afc4:	ldr	r0, [fp, #-16]
   1afc8:	movw	r1, #0
   1afcc:	sub	r0, r1, r0
   1afd0:	mvn	r1, #0
   1afd4:	udiv	r0, r1, r0
   1afd8:	str	r0, [fp, #-44]	; 0xffffffd4
   1afdc:	ldr	r0, [fp, #-44]	; 0xffffffd4
   1afe0:	ldr	r1, [fp, #-12]
   1afe4:	mvn	r2, #0
   1afe8:	sub	r1, r2, r1
   1afec:	cmp	r0, r1
   1aff0:	bls	1b10c <close@plt+0xa028>
   1aff4:	b	1b120 <close@plt+0xa03c>
   1aff8:	b	1b000 <close@plt+0x9f1c>
   1affc:	b	1b004 <close@plt+0x9f20>
   1b000:	b	1b054 <close@plt+0x9f70>
   1b004:	ldr	r0, [fp, #-16]
   1b008:	cmn	r0, #1
   1b00c:	bne	1b054 <close@plt+0x9f70>
   1b010:	b	1b02c <close@plt+0x9f48>
   1b014:	ldr	r0, [fp, #-12]
   1b018:	add	r0, r0, #0
   1b01c:	movw	r1, #0
   1b020:	cmp	r1, r0
   1b024:	bcc	1b10c <close@plt+0xa028>
   1b028:	b	1b120 <close@plt+0xa03c>
   1b02c:	ldr	r0, [fp, #-12]
   1b030:	movw	r1, #0
   1b034:	cmp	r1, r0
   1b038:	bcs	1b120 <close@plt+0xa03c>
   1b03c:	ldr	r0, [fp, #-12]
   1b040:	sub	r0, r0, #1
   1b044:	mvn	r1, #0
   1b048:	cmp	r1, r0
   1b04c:	bcc	1b10c <close@plt+0xa028>
   1b050:	b	1b120 <close@plt+0xa03c>
   1b054:	ldr	r0, [fp, #-16]
   1b058:	movw	r1, #0
   1b05c:	udiv	r0, r1, r0
   1b060:	ldr	r1, [fp, #-12]
   1b064:	cmp	r0, r1
   1b068:	bcc	1b10c <close@plt+0xa028>
   1b06c:	b	1b120 <close@plt+0xa03c>
   1b070:	ldr	r0, [fp, #-16]
   1b074:	cmp	r0, #0
   1b078:	bne	1b080 <close@plt+0x9f9c>
   1b07c:	b	1b120 <close@plt+0xa03c>
   1b080:	ldr	r0, [fp, #-12]
   1b084:	cmp	r0, #0
   1b088:	bcs	1b0f4 <close@plt+0xa010>
   1b08c:	b	1b094 <close@plt+0x9fb0>
   1b090:	b	1b098 <close@plt+0x9fb4>
   1b094:	b	1b0d8 <close@plt+0x9ff4>
   1b098:	ldr	r0, [fp, #-12]
   1b09c:	cmn	r0, #1
   1b0a0:	bne	1b0d8 <close@plt+0x9ff4>
   1b0a4:	b	1b0c0 <close@plt+0x9fdc>
   1b0a8:	ldr	r0, [fp, #-16]
   1b0ac:	add	r0, r0, #0
   1b0b0:	movw	r1, #0
   1b0b4:	cmp	r1, r0
   1b0b8:	bcc	1b10c <close@plt+0xa028>
   1b0bc:	b	1b120 <close@plt+0xa03c>
   1b0c0:	ldr	r0, [fp, #-16]
   1b0c4:	sub	r0, r0, #1
   1b0c8:	mvn	r1, #0
   1b0cc:	cmp	r1, r0
   1b0d0:	bcc	1b10c <close@plt+0xa028>
   1b0d4:	b	1b120 <close@plt+0xa03c>
   1b0d8:	ldr	r0, [fp, #-12]
   1b0dc:	movw	r1, #0
   1b0e0:	udiv	r0, r1, r0
   1b0e4:	ldr	r1, [fp, #-16]
   1b0e8:	cmp	r0, r1
   1b0ec:	bcc	1b10c <close@plt+0xa028>
   1b0f0:	b	1b120 <close@plt+0xa03c>
   1b0f4:	ldr	r0, [fp, #-16]
   1b0f8:	mvn	r1, #0
   1b0fc:	udiv	r0, r1, r0
   1b100:	ldr	r1, [fp, #-12]
   1b104:	cmp	r0, r1
   1b108:	bcs	1b120 <close@plt+0xa03c>
   1b10c:	ldr	r0, [fp, #-12]
   1b110:	ldr	r1, [fp, #-16]
   1b114:	mul	r0, r0, r1
   1b118:	str	r0, [fp, #-20]	; 0xffffffec
   1b11c:	b	1b90c <close@plt+0xa828>
   1b120:	ldr	r0, [fp, #-12]
   1b124:	ldr	r1, [fp, #-16]
   1b128:	mul	r0, r0, r1
   1b12c:	str	r0, [fp, #-20]	; 0xffffffec
   1b130:	b	1b924 <close@plt+0xa840>
   1b134:	b	1b138 <close@plt+0xa054>
   1b138:	b	1b2fc <close@plt+0xa218>
   1b13c:	ldr	r0, [fp, #-16]
   1b140:	cmp	r0, #0
   1b144:	bcs	1b244 <close@plt+0xa160>
   1b148:	ldr	r0, [fp, #-12]
   1b14c:	cmp	r0, #0
   1b150:	bcs	1b1d8 <close@plt+0xa0f4>
   1b154:	b	1b174 <close@plt+0xa090>
   1b158:	ldr	r0, [pc, #2016]	; 1b940 <close@plt+0xa85c>
   1b15c:	ldr	r1, [fp, #-12]
   1b160:	ldr	r2, [fp, #-16]
   1b164:	udiv	r0, r0, r2
   1b168:	cmp	r1, r0
   1b16c:	bcc	1b2d4 <close@plt+0xa1f0>
   1b170:	b	1b2e8 <close@plt+0xa204>
   1b174:	b	1b188 <close@plt+0xa0a4>
   1b178:	ldr	r0, [fp, #-16]
   1b17c:	cmp	r0, #1
   1b180:	bcc	1b198 <close@plt+0xa0b4>
   1b184:	b	1b1a4 <close@plt+0xa0c0>
   1b188:	ldr	r0, [fp, #-16]
   1b18c:	movw	r1, #0
   1b190:	cmp	r1, r0
   1b194:	bcs	1b1a4 <close@plt+0xa0c0>
   1b198:	movw	r0, #0
   1b19c:	str	r0, [sp, #48]	; 0x30
   1b1a0:	b	1b1bc <close@plt+0xa0d8>
   1b1a4:	ldr	r0, [pc, #1940]	; 1b940 <close@plt+0xa85c>
   1b1a8:	ldr	r1, [fp, #-16]
   1b1ac:	movw	r2, #0
   1b1b0:	sub	r1, r2, r1
   1b1b4:	udiv	r0, r0, r1
   1b1b8:	str	r0, [sp, #48]	; 0x30
   1b1bc:	ldr	r0, [sp, #48]	; 0x30
   1b1c0:	ldr	r1, [fp, #-12]
   1b1c4:	mvn	r2, #0
   1b1c8:	sub	r1, r2, r1
   1b1cc:	cmp	r0, r1
   1b1d0:	bls	1b2d4 <close@plt+0xa1f0>
   1b1d4:	b	1b2e8 <close@plt+0xa204>
   1b1d8:	ldr	r0, [fp, #-16]
   1b1dc:	cmn	r0, #1
   1b1e0:	bne	1b228 <close@plt+0xa144>
   1b1e4:	b	1b200 <close@plt+0xa11c>
   1b1e8:	ldr	r0, [fp, #-12]
   1b1ec:	add	r0, r0, #-2147483648	; 0x80000000
   1b1f0:	movw	r1, #0
   1b1f4:	cmp	r1, r0
   1b1f8:	bcc	1b2d4 <close@plt+0xa1f0>
   1b1fc:	b	1b2e8 <close@plt+0xa204>
   1b200:	ldr	r0, [fp, #-12]
   1b204:	movw	r1, #0
   1b208:	cmp	r1, r0
   1b20c:	bcs	1b2e8 <close@plt+0xa204>
   1b210:	ldr	r0, [pc, #1832]	; 1b940 <close@plt+0xa85c>
   1b214:	ldr	r1, [fp, #-12]
   1b218:	sub	r1, r1, #1
   1b21c:	cmp	r0, r1
   1b220:	bcc	1b2d4 <close@plt+0xa1f0>
   1b224:	b	1b2e8 <close@plt+0xa204>
   1b228:	ldr	r0, [pc, #1812]	; 1b944 <close@plt+0xa860>
   1b22c:	ldr	r1, [fp, #-16]
   1b230:	udiv	r0, r0, r1
   1b234:	ldr	r1, [fp, #-12]
   1b238:	cmp	r0, r1
   1b23c:	bcc	1b2d4 <close@plt+0xa1f0>
   1b240:	b	1b2e8 <close@plt+0xa204>
   1b244:	ldr	r0, [fp, #-16]
   1b248:	cmp	r0, #0
   1b24c:	bne	1b254 <close@plt+0xa170>
   1b250:	b	1b2e8 <close@plt+0xa204>
   1b254:	ldr	r0, [fp, #-12]
   1b258:	cmp	r0, #0
   1b25c:	bcs	1b2bc <close@plt+0xa1d8>
   1b260:	ldr	r0, [fp, #-12]
   1b264:	cmn	r0, #1
   1b268:	bne	1b2a0 <close@plt+0xa1bc>
   1b26c:	b	1b288 <close@plt+0xa1a4>
   1b270:	ldr	r0, [fp, #-16]
   1b274:	add	r0, r0, #-2147483648	; 0x80000000
   1b278:	movw	r1, #0
   1b27c:	cmp	r1, r0
   1b280:	bcc	1b2d4 <close@plt+0xa1f0>
   1b284:	b	1b2e8 <close@plt+0xa204>
   1b288:	ldr	r0, [pc, #1712]	; 1b940 <close@plt+0xa85c>
   1b28c:	ldr	r1, [fp, #-16]
   1b290:	sub	r1, r1, #1
   1b294:	cmp	r0, r1
   1b298:	bcc	1b2d4 <close@plt+0xa1f0>
   1b29c:	b	1b2e8 <close@plt+0xa204>
   1b2a0:	ldr	r0, [pc, #1692]	; 1b944 <close@plt+0xa860>
   1b2a4:	ldr	r1, [fp, #-12]
   1b2a8:	udiv	r0, r0, r1
   1b2ac:	ldr	r1, [fp, #-16]
   1b2b0:	cmp	r0, r1
   1b2b4:	bcc	1b2d4 <close@plt+0xa1f0>
   1b2b8:	b	1b2e8 <close@plt+0xa204>
   1b2bc:	ldr	r0, [pc, #1660]	; 1b940 <close@plt+0xa85c>
   1b2c0:	ldr	r1, [fp, #-16]
   1b2c4:	udiv	r0, r0, r1
   1b2c8:	ldr	r1, [fp, #-12]
   1b2cc:	cmp	r0, r1
   1b2d0:	bcs	1b2e8 <close@plt+0xa204>
   1b2d4:	ldr	r0, [fp, #-12]
   1b2d8:	ldr	r1, [fp, #-16]
   1b2dc:	mul	r0, r0, r1
   1b2e0:	str	r0, [fp, #-20]	; 0xffffffec
   1b2e4:	b	1b90c <close@plt+0xa828>
   1b2e8:	ldr	r0, [fp, #-12]
   1b2ec:	ldr	r1, [fp, #-16]
   1b2f0:	mul	r0, r0, r1
   1b2f4:	str	r0, [fp, #-20]	; 0xffffffec
   1b2f8:	b	1b924 <close@plt+0xa840>
   1b2fc:	ldr	r0, [fp, #-16]
   1b300:	cmp	r0, #0
   1b304:	bcs	1b410 <close@plt+0xa32c>
   1b308:	ldr	r0, [fp, #-12]
   1b30c:	cmp	r0, #0
   1b310:	bcs	1b398 <close@plt+0xa2b4>
   1b314:	b	1b334 <close@plt+0xa250>
   1b318:	ldr	r0, [fp, #-12]
   1b31c:	ldr	r1, [fp, #-16]
   1b320:	mvn	r2, #0
   1b324:	udiv	r1, r2, r1
   1b328:	cmp	r0, r1
   1b32c:	bcc	1b4ac <close@plt+0xa3c8>
   1b330:	b	1b4c0 <close@plt+0xa3dc>
   1b334:	b	1b348 <close@plt+0xa264>
   1b338:	ldr	r0, [fp, #-16]
   1b33c:	cmp	r0, #1
   1b340:	bcc	1b358 <close@plt+0xa274>
   1b344:	b	1b364 <close@plt+0xa280>
   1b348:	ldr	r0, [fp, #-16]
   1b34c:	movw	r1, #0
   1b350:	cmp	r1, r0
   1b354:	bcs	1b364 <close@plt+0xa280>
   1b358:	movw	r0, #1
   1b35c:	str	r0, [sp, #44]	; 0x2c
   1b360:	b	1b37c <close@plt+0xa298>
   1b364:	ldr	r0, [fp, #-16]
   1b368:	movw	r1, #0
   1b36c:	sub	r0, r1, r0
   1b370:	mvn	r1, #0
   1b374:	udiv	r0, r1, r0
   1b378:	str	r0, [sp, #44]	; 0x2c
   1b37c:	ldr	r0, [sp, #44]	; 0x2c
   1b380:	ldr	r1, [fp, #-12]
   1b384:	mvn	r2, #0
   1b388:	sub	r1, r2, r1
   1b38c:	cmp	r0, r1
   1b390:	bls	1b4ac <close@plt+0xa3c8>
   1b394:	b	1b4c0 <close@plt+0xa3dc>
   1b398:	b	1b3a0 <close@plt+0xa2bc>
   1b39c:	b	1b3a4 <close@plt+0xa2c0>
   1b3a0:	b	1b3f4 <close@plt+0xa310>
   1b3a4:	ldr	r0, [fp, #-16]
   1b3a8:	cmn	r0, #1
   1b3ac:	bne	1b3f4 <close@plt+0xa310>
   1b3b0:	b	1b3cc <close@plt+0xa2e8>
   1b3b4:	ldr	r0, [fp, #-12]
   1b3b8:	add	r0, r0, #0
   1b3bc:	movw	r1, #0
   1b3c0:	cmp	r1, r0
   1b3c4:	bcc	1b4ac <close@plt+0xa3c8>
   1b3c8:	b	1b4c0 <close@plt+0xa3dc>
   1b3cc:	ldr	r0, [fp, #-12]
   1b3d0:	movw	r1, #0
   1b3d4:	cmp	r1, r0
   1b3d8:	bcs	1b4c0 <close@plt+0xa3dc>
   1b3dc:	ldr	r0, [fp, #-12]
   1b3e0:	sub	r0, r0, #1
   1b3e4:	mvn	r1, #0
   1b3e8:	cmp	r1, r0
   1b3ec:	bcc	1b4ac <close@plt+0xa3c8>
   1b3f0:	b	1b4c0 <close@plt+0xa3dc>
   1b3f4:	ldr	r0, [fp, #-16]
   1b3f8:	movw	r1, #0
   1b3fc:	udiv	r0, r1, r0
   1b400:	ldr	r1, [fp, #-12]
   1b404:	cmp	r0, r1
   1b408:	bcc	1b4ac <close@plt+0xa3c8>
   1b40c:	b	1b4c0 <close@plt+0xa3dc>
   1b410:	ldr	r0, [fp, #-16]
   1b414:	cmp	r0, #0
   1b418:	bne	1b420 <close@plt+0xa33c>
   1b41c:	b	1b4c0 <close@plt+0xa3dc>
   1b420:	ldr	r0, [fp, #-12]
   1b424:	cmp	r0, #0
   1b428:	bcs	1b494 <close@plt+0xa3b0>
   1b42c:	b	1b434 <close@plt+0xa350>
   1b430:	b	1b438 <close@plt+0xa354>
   1b434:	b	1b478 <close@plt+0xa394>
   1b438:	ldr	r0, [fp, #-12]
   1b43c:	cmn	r0, #1
   1b440:	bne	1b478 <close@plt+0xa394>
   1b444:	b	1b460 <close@plt+0xa37c>
   1b448:	ldr	r0, [fp, #-16]
   1b44c:	add	r0, r0, #0
   1b450:	movw	r1, #0
   1b454:	cmp	r1, r0
   1b458:	bcc	1b4ac <close@plt+0xa3c8>
   1b45c:	b	1b4c0 <close@plt+0xa3dc>
   1b460:	ldr	r0, [fp, #-16]
   1b464:	sub	r0, r0, #1
   1b468:	mvn	r1, #0
   1b46c:	cmp	r1, r0
   1b470:	bcc	1b4ac <close@plt+0xa3c8>
   1b474:	b	1b4c0 <close@plt+0xa3dc>
   1b478:	ldr	r0, [fp, #-12]
   1b47c:	movw	r1, #0
   1b480:	udiv	r0, r1, r0
   1b484:	ldr	r1, [fp, #-16]
   1b488:	cmp	r0, r1
   1b48c:	bcc	1b4ac <close@plt+0xa3c8>
   1b490:	b	1b4c0 <close@plt+0xa3dc>
   1b494:	ldr	r0, [fp, #-16]
   1b498:	mvn	r1, #0
   1b49c:	udiv	r0, r1, r0
   1b4a0:	ldr	r1, [fp, #-12]
   1b4a4:	cmp	r0, r1
   1b4a8:	bcs	1b4c0 <close@plt+0xa3dc>
   1b4ac:	ldr	r0, [fp, #-12]
   1b4b0:	ldr	r1, [fp, #-16]
   1b4b4:	mul	r0, r0, r1
   1b4b8:	str	r0, [fp, #-20]	; 0xffffffec
   1b4bc:	b	1b90c <close@plt+0xa828>
   1b4c0:	ldr	r0, [fp, #-12]
   1b4c4:	ldr	r1, [fp, #-16]
   1b4c8:	mul	r0, r0, r1
   1b4cc:	str	r0, [fp, #-20]	; 0xffffffec
   1b4d0:	b	1b924 <close@plt+0xa840>
   1b4d4:	b	1b6f0 <close@plt+0xa60c>
   1b4d8:	ldr	r0, [fp, #-16]
   1b4dc:	cmp	r0, #0
   1b4e0:	bcs	1b620 <close@plt+0xa53c>
   1b4e4:	ldr	r0, [fp, #-12]
   1b4e8:	cmp	r0, #0
   1b4ec:	bcs	1b5ac <close@plt+0xa4c8>
   1b4f0:	b	1b4f4 <close@plt+0xa410>
   1b4f4:	ldr	r0, [fp, #-12]
   1b4f8:	ldr	r2, [fp, #-16]
   1b4fc:	mvn	r1, #0
   1b500:	mvn	r3, #-2147483648	; 0x80000000
   1b504:	mov	ip, #0
   1b508:	str	r0, [sp, #40]	; 0x28
   1b50c:	mov	r0, r1
   1b510:	mov	r1, r3
   1b514:	mov	r3, ip
   1b518:	bl	1c258 <close@plt+0xb174>
   1b51c:	ldr	r2, [sp, #40]	; 0x28
   1b520:	subs	r0, r2, r0
   1b524:	rscs	r1, r1, #0
   1b528:	blt	1b6c8 <close@plt+0xa5e4>
   1b52c:	b	1b6dc <close@plt+0xa5f8>
   1b530:	b	1b544 <close@plt+0xa460>
   1b534:	ldr	r0, [fp, #-16]
   1b538:	cmp	r0, #1
   1b53c:	bcc	1b554 <close@plt+0xa470>
   1b540:	b	1b568 <close@plt+0xa484>
   1b544:	ldr	r0, [fp, #-16]
   1b548:	movw	r1, #0
   1b54c:	cmp	r1, r0
   1b550:	bcs	1b568 <close@plt+0xa484>
   1b554:	mov	r0, #0
   1b558:	mvn	r1, #0
   1b55c:	str	r1, [sp, #36]	; 0x24
   1b560:	str	r0, [sp, #32]
   1b564:	b	1b58c <close@plt+0xa4a8>
   1b568:	ldr	r0, [fp, #-16]
   1b56c:	rsb	r2, r0, #0
   1b570:	mvn	r0, #0
   1b574:	mvn	r1, #-2147483648	; 0x80000000
   1b578:	mov	r3, #0
   1b57c:	bl	1c258 <close@plt+0xb174>
   1b580:	str	r0, [sp, #36]	; 0x24
   1b584:	str	r1, [sp, #32]
   1b588:	b	1b58c <close@plt+0xa4a8>
   1b58c:	ldr	r0, [sp, #32]
   1b590:	ldr	r1, [sp, #36]	; 0x24
   1b594:	ldr	r2, [fp, #-12]
   1b598:	mvn	r2, r2
   1b59c:	subs	r1, r2, r1
   1b5a0:	rscs	r0, r0, #0
   1b5a4:	bge	1b6c8 <close@plt+0xa5e4>
   1b5a8:	b	1b6dc <close@plt+0xa5f8>
   1b5ac:	ldr	r0, [fp, #-16]
   1b5b0:	cmn	r0, #1
   1b5b4:	bne	1b5f4 <close@plt+0xa510>
   1b5b8:	b	1b5d4 <close@plt+0xa4f0>
   1b5bc:	ldr	r0, [fp, #-12]
   1b5c0:	rsbs	r0, r0, #0
   1b5c4:	mov	r1, #0
   1b5c8:	sbcs	r1, r1, #-2147483648	; 0x80000000
   1b5cc:	blt	1b6c8 <close@plt+0xa5e4>
   1b5d0:	b	1b6dc <close@plt+0xa5f8>
   1b5d4:	ldr	r0, [fp, #-12]
   1b5d8:	movw	r1, #0
   1b5dc:	cmp	r1, r0
   1b5e0:	bcs	1b6dc <close@plt+0xa5f8>
   1b5e4:	mov	r0, #0
   1b5e8:	cmp	r0, #0
   1b5ec:	bne	1b6c8 <close@plt+0xa5e4>
   1b5f0:	b	1b6dc <close@plt+0xa5f8>
   1b5f4:	ldr	r2, [fp, #-16]
   1b5f8:	mov	r1, #-2147483648	; 0x80000000
   1b5fc:	mov	r0, #0
   1b600:	str	r0, [sp, #28]
   1b604:	ldr	r3, [sp, #28]
   1b608:	bl	1c184 <close@plt+0xb0a0>
   1b60c:	ldr	r2, [fp, #-12]
   1b610:	subs	r0, r0, r2
   1b614:	sbcs	r1, r1, #0
   1b618:	blt	1b6c8 <close@plt+0xa5e4>
   1b61c:	b	1b6dc <close@plt+0xa5f8>
   1b620:	ldr	r0, [fp, #-16]
   1b624:	cmp	r0, #0
   1b628:	bne	1b630 <close@plt+0xa54c>
   1b62c:	b	1b6dc <close@plt+0xa5f8>
   1b630:	ldr	r0, [fp, #-12]
   1b634:	cmp	r0, #0
   1b638:	bcs	1b6a0 <close@plt+0xa5bc>
   1b63c:	ldr	r0, [fp, #-12]
   1b640:	cmn	r0, #1
   1b644:	bne	1b674 <close@plt+0xa590>
   1b648:	b	1b664 <close@plt+0xa580>
   1b64c:	ldr	r0, [fp, #-16]
   1b650:	rsbs	r0, r0, #0
   1b654:	mov	r1, #0
   1b658:	sbcs	r1, r1, #-2147483648	; 0x80000000
   1b65c:	blt	1b6c8 <close@plt+0xa5e4>
   1b660:	b	1b6dc <close@plt+0xa5f8>
   1b664:	mov	r0, #0
   1b668:	cmp	r0, #0
   1b66c:	bne	1b6c8 <close@plt+0xa5e4>
   1b670:	b	1b6dc <close@plt+0xa5f8>
   1b674:	ldr	r2, [fp, #-12]
   1b678:	mov	r1, #-2147483648	; 0x80000000
   1b67c:	mov	r0, #0
   1b680:	str	r0, [sp, #24]
   1b684:	ldr	r3, [sp, #24]
   1b688:	bl	1c184 <close@plt+0xb0a0>
   1b68c:	ldr	r2, [fp, #-16]
   1b690:	subs	r0, r0, r2
   1b694:	sbcs	r1, r1, #0
   1b698:	blt	1b6c8 <close@plt+0xa5e4>
   1b69c:	b	1b6dc <close@plt+0xa5f8>
   1b6a0:	ldr	r2, [fp, #-16]
   1b6a4:	mvn	r0, #0
   1b6a8:	mvn	r1, #-2147483648	; 0x80000000
   1b6ac:	mov	r3, #0
   1b6b0:	bl	1c258 <close@plt+0xb174>
   1b6b4:	ldr	r2, [fp, #-12]
   1b6b8:	subs	r0, r0, r2
   1b6bc:	sbcs	r1, r1, #0
   1b6c0:	bge	1b6dc <close@plt+0xa5f8>
   1b6c4:	b	1b6c8 <close@plt+0xa5e4>
   1b6c8:	ldr	r0, [fp, #-12]
   1b6cc:	ldr	r1, [fp, #-16]
   1b6d0:	mul	r0, r0, r1
   1b6d4:	str	r0, [fp, #-20]	; 0xffffffec
   1b6d8:	b	1b90c <close@plt+0xa828>
   1b6dc:	ldr	r0, [fp, #-12]
   1b6e0:	ldr	r1, [fp, #-16]
   1b6e4:	mul	r0, r0, r1
   1b6e8:	str	r0, [fp, #-20]	; 0xffffffec
   1b6ec:	b	1b924 <close@plt+0xa840>
   1b6f0:	ldr	r0, [fp, #-16]
   1b6f4:	cmp	r0, #0
   1b6f8:	bcs	1b834 <close@plt+0xa750>
   1b6fc:	ldr	r0, [fp, #-12]
   1b700:	cmp	r0, #0
   1b704:	bcs	1b7bc <close@plt+0xa6d8>
   1b708:	b	1b73c <close@plt+0xa658>
   1b70c:	ldr	r0, [fp, #-12]
   1b710:	ldr	r2, [fp, #-16]
   1b714:	mvn	r1, #0
   1b718:	mov	r3, #0
   1b71c:	str	r0, [sp, #20]
   1b720:	mov	r0, r1
   1b724:	bl	1c258 <close@plt+0xb174>
   1b728:	ldr	r2, [sp, #20]
   1b72c:	subs	r0, r2, r0
   1b730:	rscs	r1, r1, #0
   1b734:	bcc	1b8e4 <close@plt+0xa800>
   1b738:	b	1b8f8 <close@plt+0xa814>
   1b73c:	b	1b750 <close@plt+0xa66c>
   1b740:	ldr	r0, [fp, #-16]
   1b744:	cmp	r0, #1
   1b748:	bcc	1b760 <close@plt+0xa67c>
   1b74c:	b	1b774 <close@plt+0xa690>
   1b750:	ldr	r0, [fp, #-16]
   1b754:	movw	r1, #0
   1b758:	cmp	r1, r0
   1b75c:	bcs	1b774 <close@plt+0xa690>
   1b760:	mov	r0, #1
   1b764:	mvn	r1, #0
   1b768:	str	r1, [sp, #16]
   1b76c:	str	r0, [sp, #12]
   1b770:	b	1b79c <close@plt+0xa6b8>
   1b774:	ldr	r0, [fp, #-16]
   1b778:	rsb	r2, r0, #0
   1b77c:	mvn	r0, #0
   1b780:	mov	r3, #0
   1b784:	str	r0, [sp, #8]
   1b788:	ldr	r1, [sp, #8]
   1b78c:	bl	1c258 <close@plt+0xb174>
   1b790:	str	r0, [sp, #16]
   1b794:	str	r1, [sp, #12]
   1b798:	b	1b79c <close@plt+0xa6b8>
   1b79c:	ldr	r0, [sp, #12]
   1b7a0:	ldr	r1, [sp, #16]
   1b7a4:	ldr	r2, [fp, #-12]
   1b7a8:	mvn	r2, r2
   1b7ac:	subs	r1, r2, r1
   1b7b0:	rscs	r0, r0, #0
   1b7b4:	bcs	1b8e4 <close@plt+0xa800>
   1b7b8:	b	1b8f8 <close@plt+0xa814>
   1b7bc:	b	1b7c4 <close@plt+0xa6e0>
   1b7c0:	b	1b7c8 <close@plt+0xa6e4>
   1b7c4:	b	1b818 <close@plt+0xa734>
   1b7c8:	ldr	r0, [fp, #-16]
   1b7cc:	cmn	r0, #1
   1b7d0:	bne	1b818 <close@plt+0xa734>
   1b7d4:	b	1b7f0 <close@plt+0xa70c>
   1b7d8:	ldr	r0, [fp, #-12]
   1b7dc:	add	r0, r0, #0
   1b7e0:	movw	r1, #0
   1b7e4:	cmp	r1, r0
   1b7e8:	bcc	1b8e4 <close@plt+0xa800>
   1b7ec:	b	1b8f8 <close@plt+0xa814>
   1b7f0:	ldr	r0, [fp, #-12]
   1b7f4:	movw	r1, #0
   1b7f8:	cmp	r1, r0
   1b7fc:	bcs	1b8f8 <close@plt+0xa814>
   1b800:	ldr	r0, [fp, #-12]
   1b804:	sub	r0, r0, #1
   1b808:	mvn	r1, #0
   1b80c:	cmp	r1, r0
   1b810:	bcc	1b8e4 <close@plt+0xa800>
   1b814:	b	1b8f8 <close@plt+0xa814>
   1b818:	ldr	r0, [fp, #-16]
   1b81c:	movw	r1, #0
   1b820:	udiv	r0, r1, r0
   1b824:	ldr	r1, [fp, #-12]
   1b828:	cmp	r0, r1
   1b82c:	bcc	1b8e4 <close@plt+0xa800>
   1b830:	b	1b8f8 <close@plt+0xa814>
   1b834:	ldr	r0, [fp, #-16]
   1b838:	cmp	r0, #0
   1b83c:	bne	1b844 <close@plt+0xa760>
   1b840:	b	1b8f8 <close@plt+0xa814>
   1b844:	ldr	r0, [fp, #-12]
   1b848:	cmp	r0, #0
   1b84c:	bcs	1b8b8 <close@plt+0xa7d4>
   1b850:	b	1b858 <close@plt+0xa774>
   1b854:	b	1b85c <close@plt+0xa778>
   1b858:	b	1b89c <close@plt+0xa7b8>
   1b85c:	ldr	r0, [fp, #-12]
   1b860:	cmn	r0, #1
   1b864:	bne	1b89c <close@plt+0xa7b8>
   1b868:	b	1b884 <close@plt+0xa7a0>
   1b86c:	ldr	r0, [fp, #-16]
   1b870:	add	r0, r0, #0
   1b874:	movw	r1, #0
   1b878:	cmp	r1, r0
   1b87c:	bcc	1b8e4 <close@plt+0xa800>
   1b880:	b	1b8f8 <close@plt+0xa814>
   1b884:	ldr	r0, [fp, #-16]
   1b888:	sub	r0, r0, #1
   1b88c:	mvn	r1, #0
   1b890:	cmp	r1, r0
   1b894:	bcc	1b8e4 <close@plt+0xa800>
   1b898:	b	1b8f8 <close@plt+0xa814>
   1b89c:	ldr	r0, [fp, #-12]
   1b8a0:	movw	r1, #0
   1b8a4:	udiv	r0, r1, r0
   1b8a8:	ldr	r1, [fp, #-16]
   1b8ac:	cmp	r0, r1
   1b8b0:	bcc	1b8e4 <close@plt+0xa800>
   1b8b4:	b	1b8f8 <close@plt+0xa814>
   1b8b8:	ldr	r2, [fp, #-16]
   1b8bc:	mvn	r0, #0
   1b8c0:	mov	r3, #0
   1b8c4:	str	r0, [sp, #4]
   1b8c8:	ldr	r1, [sp, #4]
   1b8cc:	bl	1c258 <close@plt+0xb174>
   1b8d0:	ldr	r2, [fp, #-12]
   1b8d4:	subs	r0, r0, r2
   1b8d8:	sbcs	r1, r1, #0
   1b8dc:	bcs	1b8f8 <close@plt+0xa814>
   1b8e0:	b	1b8e4 <close@plt+0xa800>
   1b8e4:	ldr	r0, [fp, #-12]
   1b8e8:	ldr	r1, [fp, #-16]
   1b8ec:	mul	r0, r0, r1
   1b8f0:	str	r0, [fp, #-20]	; 0xffffffec
   1b8f4:	b	1b90c <close@plt+0xa828>
   1b8f8:	ldr	r0, [fp, #-12]
   1b8fc:	ldr	r1, [fp, #-16]
   1b900:	mul	r0, r0, r1
   1b904:	str	r0, [fp, #-20]	; 0xffffffec
   1b908:	b	1b924 <close@plt+0xa840>
   1b90c:	bl	11030 <__errno_location@plt>
   1b910:	movw	r1, #12
   1b914:	str	r1, [r0]
   1b918:	movw	r0, #0
   1b91c:	str	r0, [fp, #-4]
   1b920:	b	1b934 <close@plt+0xa850>
   1b924:	ldr	r0, [fp, #-8]
   1b928:	ldr	r1, [fp, #-20]	; 0xffffffec
   1b92c:	bl	19e20 <close@plt+0x8d3c>
   1b930:	str	r0, [fp, #-4]
   1b934:	ldr	r0, [fp, #-4]
   1b938:	mov	sp, fp
   1b93c:	pop	{fp, pc}
   1b940:	svcvc	0x00ffffff
   1b944:	andhi	r0, r0, r0
   1b948:			; <UNDEFINED> instruction: 0xffff8000
   1b94c:	sub	sp, sp, #12
   1b950:	str	r0, [sp, #4]
   1b954:	ldr	r0, [sp, #4]
   1b958:	sub	r1, r0, #48	; 0x30
   1b95c:	cmp	r1, #10
   1b960:	str	r0, [sp]
   1b964:	bcc	1b994 <close@plt+0xa8b0>
   1b968:	b	1b96c <close@plt+0xa888>
   1b96c:	ldr	r0, [sp]
   1b970:	sub	r1, r0, #65	; 0x41
   1b974:	cmp	r1, #26
   1b978:	bcc	1b994 <close@plt+0xa8b0>
   1b97c:	b	1b980 <close@plt+0xa89c>
   1b980:	ldr	r0, [sp]
   1b984:	sub	r1, r0, #97	; 0x61
   1b988:	cmp	r1, #25
   1b98c:	bhi	1b9a4 <close@plt+0xa8c0>
   1b990:	b	1b994 <close@plt+0xa8b0>
   1b994:	movw	r0, #1
   1b998:	and	r0, r0, #1
   1b99c:	strb	r0, [sp, #11]
   1b9a0:	b	1b9b0 <close@plt+0xa8cc>
   1b9a4:	movw	r0, #0
   1b9a8:	and	r0, r0, #1
   1b9ac:	strb	r0, [sp, #11]
   1b9b0:	ldrb	r0, [sp, #11]
   1b9b4:	and	r0, r0, #1
   1b9b8:	add	sp, sp, #12
   1b9bc:	bx	lr
   1b9c0:	sub	sp, sp, #12
   1b9c4:	str	r0, [sp, #4]
   1b9c8:	ldr	r0, [sp, #4]
   1b9cc:	sub	r1, r0, #65	; 0x41
   1b9d0:	cmp	r1, #26
   1b9d4:	str	r0, [sp]
   1b9d8:	bcc	1b9f4 <close@plt+0xa910>
   1b9dc:	b	1b9e0 <close@plt+0xa8fc>
   1b9e0:	ldr	r0, [sp]
   1b9e4:	sub	r1, r0, #97	; 0x61
   1b9e8:	cmp	r1, #25
   1b9ec:	bhi	1ba04 <close@plt+0xa920>
   1b9f0:	b	1b9f4 <close@plt+0xa910>
   1b9f4:	movw	r0, #1
   1b9f8:	and	r0, r0, #1
   1b9fc:	strb	r0, [sp, #11]
   1ba00:	b	1ba10 <close@plt+0xa92c>
   1ba04:	movw	r0, #0
   1ba08:	and	r0, r0, #1
   1ba0c:	strb	r0, [sp, #11]
   1ba10:	ldrb	r0, [sp, #11]
   1ba14:	and	r0, r0, #1
   1ba18:	add	sp, sp, #12
   1ba1c:	bx	lr
   1ba20:	sub	sp, sp, #8
   1ba24:	str	r0, [sp]
   1ba28:	ldr	r0, [sp]
   1ba2c:	cmp	r0, #127	; 0x7f
   1ba30:	bhi	1ba48 <close@plt+0xa964>
   1ba34:	b	1ba38 <close@plt+0xa954>
   1ba38:	movw	r0, #1
   1ba3c:	and	r0, r0, #1
   1ba40:	strb	r0, [sp, #7]
   1ba44:	b	1ba54 <close@plt+0xa970>
   1ba48:	movw	r0, #0
   1ba4c:	and	r0, r0, #1
   1ba50:	strb	r0, [sp, #7]
   1ba54:	ldrb	r0, [sp, #7]
   1ba58:	and	r0, r0, #1
   1ba5c:	add	sp, sp, #8
   1ba60:	bx	lr
   1ba64:	sub	sp, sp, #8
   1ba68:	str	r0, [sp, #4]
   1ba6c:	ldr	r0, [sp, #4]
   1ba70:	cmp	r0, #32
   1ba74:	movw	r0, #1
   1ba78:	str	r0, [sp]
   1ba7c:	beq	1ba94 <close@plt+0xa9b0>
   1ba80:	ldr	r0, [sp, #4]
   1ba84:	cmp	r0, #9
   1ba88:	movw	r0, #0
   1ba8c:	moveq	r0, #1
   1ba90:	str	r0, [sp]
   1ba94:	ldr	r0, [sp]
   1ba98:	and	r0, r0, #1
   1ba9c:	add	sp, sp, #8
   1baa0:	bx	lr
   1baa4:	sub	sp, sp, #12
   1baa8:	str	r0, [sp, #4]
   1baac:	ldr	r0, [sp, #4]
   1bab0:	cmp	r0, #32
   1bab4:	str	r0, [sp]
   1bab8:	bcc	1bad0 <close@plt+0xa9ec>
   1babc:	b	1bac0 <close@plt+0xa9dc>
   1bac0:	ldr	r0, [sp]
   1bac4:	cmp	r0, #127	; 0x7f
   1bac8:	bne	1bae0 <close@plt+0xa9fc>
   1bacc:	b	1bad0 <close@plt+0xa9ec>
   1bad0:	movw	r0, #1
   1bad4:	and	r0, r0, #1
   1bad8:	strb	r0, [sp, #11]
   1badc:	b	1baec <close@plt+0xaa08>
   1bae0:	movw	r0, #0
   1bae4:	and	r0, r0, #1
   1bae8:	strb	r0, [sp, #11]
   1baec:	ldrb	r0, [sp, #11]
   1baf0:	and	r0, r0, #1
   1baf4:	add	sp, sp, #12
   1baf8:	bx	lr
   1bafc:	sub	sp, sp, #8
   1bb00:	str	r0, [sp]
   1bb04:	ldr	r0, [sp]
   1bb08:	sub	r0, r0, #48	; 0x30
   1bb0c:	cmp	r0, #9
   1bb10:	bhi	1bb28 <close@plt+0xaa44>
   1bb14:	b	1bb18 <close@plt+0xaa34>
   1bb18:	movw	r0, #1
   1bb1c:	and	r0, r0, #1
   1bb20:	strb	r0, [sp, #7]
   1bb24:	b	1bb34 <close@plt+0xaa50>
   1bb28:	movw	r0, #0
   1bb2c:	and	r0, r0, #1
   1bb30:	strb	r0, [sp, #7]
   1bb34:	ldrb	r0, [sp, #7]
   1bb38:	and	r0, r0, #1
   1bb3c:	add	sp, sp, #8
   1bb40:	bx	lr
   1bb44:	sub	sp, sp, #8
   1bb48:	str	r0, [sp]
   1bb4c:	ldr	r0, [sp]
   1bb50:	sub	r0, r0, #33	; 0x21
   1bb54:	cmp	r0, #93	; 0x5d
   1bb58:	bhi	1bb70 <close@plt+0xaa8c>
   1bb5c:	b	1bb60 <close@plt+0xaa7c>
   1bb60:	movw	r0, #1
   1bb64:	and	r0, r0, #1
   1bb68:	strb	r0, [sp, #7]
   1bb6c:	b	1bb7c <close@plt+0xaa98>
   1bb70:	movw	r0, #0
   1bb74:	and	r0, r0, #1
   1bb78:	strb	r0, [sp, #7]
   1bb7c:	ldrb	r0, [sp, #7]
   1bb80:	and	r0, r0, #1
   1bb84:	add	sp, sp, #8
   1bb88:	bx	lr
   1bb8c:	sub	sp, sp, #8
   1bb90:	str	r0, [sp]
   1bb94:	ldr	r0, [sp]
   1bb98:	sub	r0, r0, #97	; 0x61
   1bb9c:	cmp	r0, #25
   1bba0:	bhi	1bbb8 <close@plt+0xaad4>
   1bba4:	b	1bba8 <close@plt+0xaac4>
   1bba8:	movw	r0, #1
   1bbac:	and	r0, r0, #1
   1bbb0:	strb	r0, [sp, #7]
   1bbb4:	b	1bbc4 <close@plt+0xaae0>
   1bbb8:	movw	r0, #0
   1bbbc:	and	r0, r0, #1
   1bbc0:	strb	r0, [sp, #7]
   1bbc4:	ldrb	r0, [sp, #7]
   1bbc8:	and	r0, r0, #1
   1bbcc:	add	sp, sp, #8
   1bbd0:	bx	lr
   1bbd4:	sub	sp, sp, #8
   1bbd8:	str	r0, [sp]
   1bbdc:	ldr	r0, [sp]
   1bbe0:	sub	r0, r0, #32
   1bbe4:	cmp	r0, #94	; 0x5e
   1bbe8:	bhi	1bc00 <close@plt+0xab1c>
   1bbec:	b	1bbf0 <close@plt+0xab0c>
   1bbf0:	movw	r0, #1
   1bbf4:	and	r0, r0, #1
   1bbf8:	strb	r0, [sp, #7]
   1bbfc:	b	1bc0c <close@plt+0xab28>
   1bc00:	movw	r0, #0
   1bc04:	and	r0, r0, #1
   1bc08:	strb	r0, [sp, #7]
   1bc0c:	ldrb	r0, [sp, #7]
   1bc10:	and	r0, r0, #1
   1bc14:	add	sp, sp, #8
   1bc18:	bx	lr
   1bc1c:	sub	sp, sp, #12
   1bc20:	str	r0, [sp, #4]
   1bc24:	ldr	r0, [sp, #4]
   1bc28:	sub	r0, r0, #33	; 0x21
   1bc2c:	cmp	r0, #93	; 0x5d
   1bc30:	str	r0, [sp]
   1bc34:	bhi	1bdd0 <close@plt+0xacec>
   1bc38:	add	r0, pc, #8
   1bc3c:	ldr	r1, [sp]
   1bc40:	ldr	r0, [r0, r1, lsl #2]
   1bc44:	mov	pc, r0
   1bc48:	andeq	fp, r1, r0, asr #27
   1bc4c:	andeq	fp, r1, r0, asr #27
   1bc50:	andeq	fp, r1, r0, asr #27
   1bc54:	andeq	fp, r1, r0, asr #27
   1bc58:	andeq	fp, r1, r0, asr #27
   1bc5c:	andeq	fp, r1, r0, asr #27
   1bc60:	andeq	fp, r1, r0, asr #27
   1bc64:	andeq	fp, r1, r0, asr #27
   1bc68:	andeq	fp, r1, r0, asr #27
   1bc6c:	andeq	fp, r1, r0, asr #27
   1bc70:	andeq	fp, r1, r0, asr #27
   1bc74:	andeq	fp, r1, r0, asr #27
   1bc78:	andeq	fp, r1, r0, asr #27
   1bc7c:	andeq	fp, r1, r0, asr #27
   1bc80:	andeq	fp, r1, r0, asr #27
   1bc84:	ldrdeq	fp, [r1], -r0
   1bc88:	ldrdeq	fp, [r1], -r0
   1bc8c:	ldrdeq	fp, [r1], -r0
   1bc90:	ldrdeq	fp, [r1], -r0
   1bc94:	ldrdeq	fp, [r1], -r0
   1bc98:	ldrdeq	fp, [r1], -r0
   1bc9c:	ldrdeq	fp, [r1], -r0
   1bca0:	ldrdeq	fp, [r1], -r0
   1bca4:	ldrdeq	fp, [r1], -r0
   1bca8:	ldrdeq	fp, [r1], -r0
   1bcac:	andeq	fp, r1, r0, asr #27
   1bcb0:	andeq	fp, r1, r0, asr #27
   1bcb4:	andeq	fp, r1, r0, asr #27
   1bcb8:	andeq	fp, r1, r0, asr #27
   1bcbc:	andeq	fp, r1, r0, asr #27
   1bcc0:	andeq	fp, r1, r0, asr #27
   1bcc4:	andeq	fp, r1, r0, asr #27
   1bcc8:	ldrdeq	fp, [r1], -r0
   1bccc:	ldrdeq	fp, [r1], -r0
   1bcd0:	ldrdeq	fp, [r1], -r0
   1bcd4:	ldrdeq	fp, [r1], -r0
   1bcd8:	ldrdeq	fp, [r1], -r0
   1bcdc:	ldrdeq	fp, [r1], -r0
   1bce0:	ldrdeq	fp, [r1], -r0
   1bce4:	ldrdeq	fp, [r1], -r0
   1bce8:	ldrdeq	fp, [r1], -r0
   1bcec:	ldrdeq	fp, [r1], -r0
   1bcf0:	ldrdeq	fp, [r1], -r0
   1bcf4:	ldrdeq	fp, [r1], -r0
   1bcf8:	ldrdeq	fp, [r1], -r0
   1bcfc:	ldrdeq	fp, [r1], -r0
   1bd00:	ldrdeq	fp, [r1], -r0
   1bd04:	ldrdeq	fp, [r1], -r0
   1bd08:	ldrdeq	fp, [r1], -r0
   1bd0c:	ldrdeq	fp, [r1], -r0
   1bd10:	ldrdeq	fp, [r1], -r0
   1bd14:	ldrdeq	fp, [r1], -r0
   1bd18:	ldrdeq	fp, [r1], -r0
   1bd1c:	ldrdeq	fp, [r1], -r0
   1bd20:	ldrdeq	fp, [r1], -r0
   1bd24:	ldrdeq	fp, [r1], -r0
   1bd28:	ldrdeq	fp, [r1], -r0
   1bd2c:	ldrdeq	fp, [r1], -r0
   1bd30:	andeq	fp, r1, r0, asr #27
   1bd34:	andeq	fp, r1, r0, asr #27
   1bd38:	andeq	fp, r1, r0, asr #27
   1bd3c:	andeq	fp, r1, r0, asr #27
   1bd40:	andeq	fp, r1, r0, asr #27
   1bd44:	andeq	fp, r1, r0, asr #27
   1bd48:	ldrdeq	fp, [r1], -r0
   1bd4c:	ldrdeq	fp, [r1], -r0
   1bd50:	ldrdeq	fp, [r1], -r0
   1bd54:	ldrdeq	fp, [r1], -r0
   1bd58:	ldrdeq	fp, [r1], -r0
   1bd5c:	ldrdeq	fp, [r1], -r0
   1bd60:	ldrdeq	fp, [r1], -r0
   1bd64:	ldrdeq	fp, [r1], -r0
   1bd68:	ldrdeq	fp, [r1], -r0
   1bd6c:	ldrdeq	fp, [r1], -r0
   1bd70:	ldrdeq	fp, [r1], -r0
   1bd74:	ldrdeq	fp, [r1], -r0
   1bd78:	ldrdeq	fp, [r1], -r0
   1bd7c:	ldrdeq	fp, [r1], -r0
   1bd80:	ldrdeq	fp, [r1], -r0
   1bd84:	ldrdeq	fp, [r1], -r0
   1bd88:	ldrdeq	fp, [r1], -r0
   1bd8c:	ldrdeq	fp, [r1], -r0
   1bd90:	ldrdeq	fp, [r1], -r0
   1bd94:	ldrdeq	fp, [r1], -r0
   1bd98:	ldrdeq	fp, [r1], -r0
   1bd9c:	ldrdeq	fp, [r1], -r0
   1bda0:	ldrdeq	fp, [r1], -r0
   1bda4:	ldrdeq	fp, [r1], -r0
   1bda8:	ldrdeq	fp, [r1], -r0
   1bdac:	ldrdeq	fp, [r1], -r0
   1bdb0:	andeq	fp, r1, r0, asr #27
   1bdb4:	andeq	fp, r1, r0, asr #27
   1bdb8:	andeq	fp, r1, r0, asr #27
   1bdbc:	andeq	fp, r1, r0, asr #27
   1bdc0:	movw	r0, #1
   1bdc4:	and	r0, r0, #1
   1bdc8:	strb	r0, [sp, #11]
   1bdcc:	b	1bddc <close@plt+0xacf8>
   1bdd0:	movw	r0, #0
   1bdd4:	and	r0, r0, #1
   1bdd8:	strb	r0, [sp, #11]
   1bddc:	ldrb	r0, [sp, #11]
   1bde0:	and	r0, r0, #1
   1bde4:	add	sp, sp, #12
   1bde8:	bx	lr
   1bdec:	sub	sp, sp, #12
   1bdf0:	str	r0, [sp, #4]
   1bdf4:	ldr	r0, [sp, #4]
   1bdf8:	sub	r1, r0, #9
   1bdfc:	cmp	r1, #5
   1be00:	str	r0, [sp]
   1be04:	bcc	1be1c <close@plt+0xad38>
   1be08:	b	1be0c <close@plt+0xad28>
   1be0c:	ldr	r0, [sp]
   1be10:	cmp	r0, #32
   1be14:	bne	1be2c <close@plt+0xad48>
   1be18:	b	1be1c <close@plt+0xad38>
   1be1c:	movw	r0, #1
   1be20:	and	r0, r0, #1
   1be24:	strb	r0, [sp, #11]
   1be28:	b	1be38 <close@plt+0xad54>
   1be2c:	movw	r0, #0
   1be30:	and	r0, r0, #1
   1be34:	strb	r0, [sp, #11]
   1be38:	ldrb	r0, [sp, #11]
   1be3c:	and	r0, r0, #1
   1be40:	add	sp, sp, #12
   1be44:	bx	lr
   1be48:	sub	sp, sp, #8
   1be4c:	str	r0, [sp]
   1be50:	ldr	r0, [sp]
   1be54:	sub	r0, r0, #65	; 0x41
   1be58:	cmp	r0, #25
   1be5c:	bhi	1be74 <close@plt+0xad90>
   1be60:	b	1be64 <close@plt+0xad80>
   1be64:	movw	r0, #1
   1be68:	and	r0, r0, #1
   1be6c:	strb	r0, [sp, #7]
   1be70:	b	1be80 <close@plt+0xad9c>
   1be74:	movw	r0, #0
   1be78:	and	r0, r0, #1
   1be7c:	strb	r0, [sp, #7]
   1be80:	ldrb	r0, [sp, #7]
   1be84:	and	r0, r0, #1
   1be88:	add	sp, sp, #8
   1be8c:	bx	lr
   1be90:	sub	sp, sp, #12
   1be94:	str	r0, [sp, #4]
   1be98:	ldr	r0, [sp, #4]
   1be9c:	sub	r1, r0, #48	; 0x30
   1bea0:	cmp	r1, #10
   1bea4:	str	r0, [sp]
   1bea8:	bcc	1bed8 <close@plt+0xadf4>
   1beac:	b	1beb0 <close@plt+0xadcc>
   1beb0:	ldr	r0, [sp]
   1beb4:	sub	r1, r0, #65	; 0x41
   1beb8:	cmp	r1, #6
   1bebc:	bcc	1bed8 <close@plt+0xadf4>
   1bec0:	b	1bec4 <close@plt+0xade0>
   1bec4:	ldr	r0, [sp]
   1bec8:	sub	r1, r0, #97	; 0x61
   1becc:	cmp	r1, #5
   1bed0:	bhi	1bee8 <close@plt+0xae04>
   1bed4:	b	1bed8 <close@plt+0xadf4>
   1bed8:	movw	r0, #1
   1bedc:	and	r0, r0, #1
   1bee0:	strb	r0, [sp, #11]
   1bee4:	b	1bef4 <close@plt+0xae10>
   1bee8:	movw	r0, #0
   1beec:	and	r0, r0, #1
   1bef0:	strb	r0, [sp, #11]
   1bef4:	ldrb	r0, [sp, #11]
   1bef8:	and	r0, r0, #1
   1befc:	add	sp, sp, #12
   1bf00:	bx	lr
   1bf04:	sub	sp, sp, #8
   1bf08:	str	r0, [sp]
   1bf0c:	ldr	r0, [sp]
   1bf10:	sub	r0, r0, #65	; 0x41
   1bf14:	cmp	r0, #25
   1bf18:	bhi	1bf34 <close@plt+0xae50>
   1bf1c:	b	1bf20 <close@plt+0xae3c>
   1bf20:	ldr	r0, [sp]
   1bf24:	sub	r0, r0, #65	; 0x41
   1bf28:	add	r0, r0, #97	; 0x61
   1bf2c:	str	r0, [sp, #4]
   1bf30:	b	1bf3c <close@plt+0xae58>
   1bf34:	ldr	r0, [sp]
   1bf38:	str	r0, [sp, #4]
   1bf3c:	ldr	r0, [sp, #4]
   1bf40:	add	sp, sp, #8
   1bf44:	bx	lr
   1bf48:	sub	sp, sp, #8
   1bf4c:	str	r0, [sp]
   1bf50:	ldr	r0, [sp]
   1bf54:	sub	r0, r0, #97	; 0x61
   1bf58:	cmp	r0, #25
   1bf5c:	bhi	1bf78 <close@plt+0xae94>
   1bf60:	b	1bf64 <close@plt+0xae80>
   1bf64:	ldr	r0, [sp]
   1bf68:	sub	r0, r0, #97	; 0x61
   1bf6c:	add	r0, r0, #65	; 0x41
   1bf70:	str	r0, [sp, #4]
   1bf74:	b	1bf80 <close@plt+0xae9c>
   1bf78:	ldr	r0, [sp]
   1bf7c:	str	r0, [sp, #4]
   1bf80:	ldr	r0, [sp, #4]
   1bf84:	add	sp, sp, #8
   1bf88:	bx	lr
   1bf8c:	push	{r4, r5, fp, lr}
   1bf90:	add	fp, sp, #8
   1bf94:	sub	sp, sp, #272	; 0x110
   1bf98:	add	r1, sp, #7
   1bf9c:	str	r0, [fp, #-16]
   1bfa0:	ldr	r0, [fp, #-16]
   1bfa4:	movw	r2, #257	; 0x101
   1bfa8:	bl	1c028 <close@plt+0xaf44>
   1bfac:	cmp	r0, #0
   1bfb0:	beq	1bfc4 <close@plt+0xaee0>
   1bfb4:	movw	r0, #0
   1bfb8:	and	r0, r0, #1
   1bfbc:	strb	r0, [fp, #-9]
   1bfc0:	b	1c018 <close@plt+0xaf34>
   1bfc4:	add	r0, sp, #7
   1bfc8:	movw	r1, #53143	; 0xcf97
   1bfcc:	movt	r1, #1
   1bfd0:	bl	10e80 <strcmp@plt>
   1bfd4:	cmp	r0, #0
   1bfd8:	movw	r0, #1
   1bfdc:	str	r0, [sp]
   1bfe0:	beq	1c004 <close@plt+0xaf20>
   1bfe4:	add	r0, sp, #7
   1bfe8:	movw	r1, #53145	; 0xcf99
   1bfec:	movt	r1, #1
   1bff0:	bl	10e80 <strcmp@plt>
   1bff4:	cmp	r0, #0
   1bff8:	movw	r0, #0
   1bffc:	moveq	r0, #1
   1c000:	str	r0, [sp]
   1c004:	ldr	r0, [sp]
   1c008:	mvn	r1, #0
   1c00c:	eor	r0, r0, r1
   1c010:	and	r0, r0, #1
   1c014:	strb	r0, [fp, #-9]
   1c018:	ldrb	r0, [fp, #-9]
   1c01c:	and	r0, r0, #1
   1c020:	sub	sp, fp, #8
   1c024:	pop	{r4, r5, fp, pc}
   1c028:	push	{fp, lr}
   1c02c:	mov	fp, sp
   1c030:	sub	sp, sp, #16
   1c034:	str	r0, [fp, #-4]
   1c038:	str	r1, [sp, #8]
   1c03c:	str	r2, [sp, #4]
   1c040:	ldr	r0, [fp, #-4]
   1c044:	ldr	r1, [sp, #8]
   1c048:	ldr	r2, [sp, #4]
   1c04c:	bl	1c058 <close@plt+0xaf74>
   1c050:	mov	sp, fp
   1c054:	pop	{fp, pc}
   1c058:	push	{fp, lr}
   1c05c:	mov	fp, sp
   1c060:	sub	sp, sp, #24
   1c064:	str	r0, [fp, #-8]
   1c068:	str	r1, [sp, #12]
   1c06c:	str	r2, [sp, #8]
   1c070:	ldr	r0, [fp, #-8]
   1c074:	bl	1c158 <close@plt+0xb074>
   1c078:	str	r0, [sp, #4]
   1c07c:	ldr	r0, [sp, #4]
   1c080:	movw	r1, #0
   1c084:	cmp	r0, r1
   1c088:	bne	1c0b0 <close@plt+0xafcc>
   1c08c:	ldr	r0, [sp, #8]
   1c090:	cmp	r0, #0
   1c094:	bls	1c0a4 <close@plt+0xafc0>
   1c098:	ldr	r0, [sp, #12]
   1c09c:	movw	r1, #0
   1c0a0:	strb	r1, [r0]
   1c0a4:	movw	r0, #22
   1c0a8:	str	r0, [fp, #-4]
   1c0ac:	b	1c12c <close@plt+0xb048>
   1c0b0:	ldr	r0, [sp, #4]
   1c0b4:	bl	1100c <strlen@plt>
   1c0b8:	str	r0, [sp]
   1c0bc:	ldr	r0, [sp]
   1c0c0:	ldr	r1, [sp, #8]
   1c0c4:	cmp	r0, r1
   1c0c8:	bcs	1c0ec <close@plt+0xb008>
   1c0cc:	ldr	r0, [sp, #12]
   1c0d0:	ldr	r1, [sp, #4]
   1c0d4:	ldr	r2, [sp]
   1c0d8:	add	r2, r2, #1
   1c0dc:	bl	10ee0 <memcpy@plt>
   1c0e0:	movw	r0, #0
   1c0e4:	str	r0, [fp, #-4]
   1c0e8:	b	1c12c <close@plt+0xb048>
   1c0ec:	ldr	r0, [sp, #8]
   1c0f0:	cmp	r0, #0
   1c0f4:	bls	1c124 <close@plt+0xb040>
   1c0f8:	ldr	r0, [sp, #12]
   1c0fc:	ldr	r1, [sp, #4]
   1c100:	ldr	r2, [sp, #8]
   1c104:	sub	r2, r2, #1
   1c108:	bl	10ee0 <memcpy@plt>
   1c10c:	ldr	r0, [sp, #12]
   1c110:	ldr	r1, [sp, #8]
   1c114:	sub	r1, r1, #1
   1c118:	add	r0, r0, r1
   1c11c:	movw	r1, #0
   1c120:	strb	r1, [r0]
   1c124:	movw	r0, #34	; 0x22
   1c128:	str	r0, [fp, #-4]
   1c12c:	ldr	r0, [fp, #-4]
   1c130:	mov	sp, fp
   1c134:	pop	{fp, pc}
   1c138:	push	{fp, lr}
   1c13c:	mov	fp, sp
   1c140:	sub	sp, sp, #8
   1c144:	str	r0, [sp, #4]
   1c148:	ldr	r0, [sp, #4]
   1c14c:	bl	1c158 <close@plt+0xb074>
   1c150:	mov	sp, fp
   1c154:	pop	{fp, pc}
   1c158:	push	{fp, lr}
   1c15c:	mov	fp, sp
   1c160:	sub	sp, sp, #8
   1c164:	str	r0, [sp, #4]
   1c168:	ldr	r0, [sp, #4]
   1c16c:	movw	r1, #0
   1c170:	bl	11084 <setlocale@plt>
   1c174:	str	r0, [sp]
   1c178:	ldr	r0, [sp]
   1c17c:	mov	sp, fp
   1c180:	pop	{fp, pc}
   1c184:	cmp	r3, #0
   1c188:	cmpeq	r2, #0
   1c18c:	bne	1c1b0 <close@plt+0xb0cc>
   1c190:	cmp	r1, #0
   1c194:	movlt	r1, #-2147483648	; 0x80000000
   1c198:	movlt	r0, #0
   1c19c:	blt	1c1ac <close@plt+0xb0c8>
   1c1a0:	cmpeq	r0, #0
   1c1a4:	mvnne	r1, #-2147483648	; 0x80000000
   1c1a8:	mvnne	r0, #0
   1c1ac:	b	1c294 <close@plt+0xb1b0>
   1c1b0:	sub	sp, sp, #8
   1c1b4:	push	{sp, lr}
   1c1b8:	cmp	r1, #0
   1c1bc:	blt	1c1dc <close@plt+0xb0f8>
   1c1c0:	cmp	r3, #0
   1c1c4:	blt	1c210 <close@plt+0xb12c>
   1c1c8:	bl	1c2a4 <close@plt+0xb1c0>
   1c1cc:	ldr	lr, [sp, #4]
   1c1d0:	add	sp, sp, #8
   1c1d4:	pop	{r2, r3}
   1c1d8:	bx	lr
   1c1dc:	rsbs	r0, r0, #0
   1c1e0:	sbc	r1, r1, r1, lsl #1
   1c1e4:	cmp	r3, #0
   1c1e8:	blt	1c234 <close@plt+0xb150>
   1c1ec:	bl	1c2a4 <close@plt+0xb1c0>
   1c1f0:	ldr	lr, [sp, #4]
   1c1f4:	add	sp, sp, #8
   1c1f8:	pop	{r2, r3}
   1c1fc:	rsbs	r0, r0, #0
   1c200:	sbc	r1, r1, r1, lsl #1
   1c204:	rsbs	r2, r2, #0
   1c208:	sbc	r3, r3, r3, lsl #1
   1c20c:	bx	lr
   1c210:	rsbs	r2, r2, #0
   1c214:	sbc	r3, r3, r3, lsl #1
   1c218:	bl	1c2a4 <close@plt+0xb1c0>
   1c21c:	ldr	lr, [sp, #4]
   1c220:	add	sp, sp, #8
   1c224:	pop	{r2, r3}
   1c228:	rsbs	r0, r0, #0
   1c22c:	sbc	r1, r1, r1, lsl #1
   1c230:	bx	lr
   1c234:	rsbs	r2, r2, #0
   1c238:	sbc	r3, r3, r3, lsl #1
   1c23c:	bl	1c2a4 <close@plt+0xb1c0>
   1c240:	ldr	lr, [sp, #4]
   1c244:	add	sp, sp, #8
   1c248:	pop	{r2, r3}
   1c24c:	rsbs	r2, r2, #0
   1c250:	sbc	r3, r3, r3, lsl #1
   1c254:	bx	lr
   1c258:	cmp	r3, #0
   1c25c:	cmpeq	r2, #0
   1c260:	bne	1c278 <close@plt+0xb194>
   1c264:	cmp	r1, #0
   1c268:	cmpeq	r0, #0
   1c26c:	mvnne	r1, #0
   1c270:	mvnne	r0, #0
   1c274:	b	1c294 <close@plt+0xb1b0>
   1c278:	sub	sp, sp, #8
   1c27c:	push	{sp, lr}
   1c280:	bl	1c2a4 <close@plt+0xb1c0>
   1c284:	ldr	lr, [sp, #4]
   1c288:	add	sp, sp, #8
   1c28c:	pop	{r2, r3}
   1c290:	bx	lr
   1c294:	push	{r1, lr}
   1c298:	mov	r0, #8
   1c29c:	bl	10e74 <raise@plt>
   1c2a0:	pop	{r1, pc}
   1c2a4:	cmp	r1, r3
   1c2a8:	cmpeq	r0, r2
   1c2ac:	push	{r4, r5, r6, r7, r8, r9, sl, fp, lr}
   1c2b0:	mov	r4, r0
   1c2b4:	movcc	r0, #0
   1c2b8:	mov	r5, r1
   1c2bc:	ldr	lr, [sp, #36]	; 0x24
   1c2c0:	movcc	r1, r0
   1c2c4:	bcc	1c3c0 <close@plt+0xb2dc>
   1c2c8:	cmp	r3, #0
   1c2cc:	clzeq	ip, r2
   1c2d0:	clzne	ip, r3
   1c2d4:	addeq	ip, ip, #32
   1c2d8:	cmp	r5, #0
   1c2dc:	clzeq	r1, r4
   1c2e0:	addeq	r1, r1, #32
   1c2e4:	clzne	r1, r5
   1c2e8:	sub	ip, ip, r1
   1c2ec:	sub	sl, ip, #32
   1c2f0:	lsl	r9, r3, ip
   1c2f4:	rsb	fp, ip, #32
   1c2f8:	orr	r9, r9, r2, lsl sl
   1c2fc:	orr	r9, r9, r2, lsr fp
   1c300:	lsl	r8, r2, ip
   1c304:	cmp	r5, r9
   1c308:	cmpeq	r4, r8
   1c30c:	movcc	r0, #0
   1c310:	movcc	r1, r0
   1c314:	bcc	1c330 <close@plt+0xb24c>
   1c318:	mov	r0, #1
   1c31c:	subs	r4, r4, r8
   1c320:	lsl	r1, r0, sl
   1c324:	orr	r1, r1, r0, lsr fp
   1c328:	lsl	r0, r0, ip
   1c32c:	sbc	r5, r5, r9
   1c330:	cmp	ip, #0
   1c334:	beq	1c3c0 <close@plt+0xb2dc>
   1c338:	lsr	r6, r8, #1
   1c33c:	orr	r6, r6, r9, lsl #31
   1c340:	lsr	r7, r9, #1
   1c344:	mov	r2, ip
   1c348:	b	1c36c <close@plt+0xb288>
   1c34c:	subs	r3, r4, r6
   1c350:	sbc	r8, r5, r7
   1c354:	adds	r3, r3, r3
   1c358:	adc	r8, r8, r8
   1c35c:	adds	r4, r3, #1
   1c360:	adc	r5, r8, #0
   1c364:	subs	r2, r2, #1
   1c368:	beq	1c388 <close@plt+0xb2a4>
   1c36c:	cmp	r5, r7
   1c370:	cmpeq	r4, r6
   1c374:	bcs	1c34c <close@plt+0xb268>
   1c378:	adds	r4, r4, r4
   1c37c:	adc	r5, r5, r5
   1c380:	subs	r2, r2, #1
   1c384:	bne	1c36c <close@plt+0xb288>
   1c388:	lsr	r3, r4, ip
   1c38c:	orr	r3, r3, r5, lsl fp
   1c390:	lsr	r2, r5, ip
   1c394:	orr	r3, r3, r5, lsr sl
   1c398:	adds	r0, r0, r4
   1c39c:	mov	r4, r3
   1c3a0:	lsl	r3, r2, ip
   1c3a4:	orr	r3, r3, r4, lsl sl
   1c3a8:	lsl	ip, r4, ip
   1c3ac:	orr	r3, r3, r4, lsr fp
   1c3b0:	adc	r1, r1, r5
   1c3b4:	subs	r0, r0, ip
   1c3b8:	mov	r5, r2
   1c3bc:	sbc	r1, r1, r3
   1c3c0:	cmp	lr, #0
   1c3c4:	strdne	r4, [lr]
   1c3c8:	pop	{r4, r5, r6, r7, r8, r9, sl, fp, pc}
   1c3cc:	push	{r4, r5, r6, r7, r8, r9, sl, lr}
   1c3d0:	mov	r7, r0
   1c3d4:	ldr	r6, [pc, #72]	; 1c424 <close@plt+0xb340>
   1c3d8:	ldr	r5, [pc, #72]	; 1c428 <close@plt+0xb344>
   1c3dc:	add	r6, pc, r6
   1c3e0:	add	r5, pc, r5
   1c3e4:	sub	r6, r6, r5
   1c3e8:	mov	r8, r1
   1c3ec:	mov	r9, r2
   1c3f0:	bl	10e3c <calloc@plt-0x20>
   1c3f4:	asrs	r6, r6, #2
   1c3f8:	popeq	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c3fc:	mov	r4, #0
   1c400:	add	r4, r4, #1
   1c404:	ldr	r3, [r5], #4
   1c408:	mov	r2, r9
   1c40c:	mov	r1, r8
   1c410:	mov	r0, r7
   1c414:	blx	r3
   1c418:	cmp	r6, r4
   1c41c:	bne	1c400 <close@plt+0xb31c>
   1c420:	pop	{r4, r5, r6, r7, r8, r9, sl, pc}
   1c424:	andeq	r1, r1, r8, lsr #22
   1c428:	andeq	r1, r1, r0, lsr #22
   1c42c:	bx	lr
   1c430:	ldr	r3, [pc, #12]	; 1c444 <close@plt+0xb360>
   1c434:	mov	r1, #0
   1c438:	add	r3, pc, r3
   1c43c:	ldr	r2, [r3]
   1c440:	b	1103c <__cxa_atexit@plt>
   1c444:			; <UNDEFINED> instruction: 0x00011cb0
   1c448:	mov	r2, r1
   1c44c:	mov	r1, r0
   1c450:	mov	r0, #3
   1c454:	b	10f34 <__fxstat64@plt>

Disassembly of section .fini:

0001c458 <.fini>:
   1c458:	push	{r3, lr}
   1c45c:	pop	{r3, pc}
