// Seed: 3057141284
module module_0 (
    input wire id_0,
    input wor id_1
    , id_10,
    input supply0 id_2,
    output supply1 id_3,
    output wor id_4,
    output supply1 id_5,
    output supply0 id_6,
    input supply0 id_7,
    output wor id_8
);
  assign id_4 = -1 || 1'h0 ? id_0 : "" ? id_1 : 1 !=? 1'h0;
  assign module_1.id_1 = 0;
  assign id_5 = 1;
  assign id_8 = 1'b0;
endmodule : SymbolIdentifier
module module_1 (
    output wor id_0,
    input tri0 id_1,
    input wand id_2,
    input wire id_3,
    output supply0 id_4,
    input wand id_5,
    output logic id_6
);
  initial id_6 = 1 | 1;
  module_0 modCall_1 (
      id_3,
      id_5,
      id_5,
      id_0,
      id_4,
      id_0,
      id_4,
      id_1,
      id_0
  );
endmodule
