`timescale 10ns/1ns
module cpu_tb (
    input  clk,     // Clock input
    input  reset,   // Reset input
    output [63:0] pc, // Program counter output
    output halted   // Halted signal output
);
    // Instantiate CPU
    cpu uut (
        .clk(clk),
        .reset(reset),
        .pc(pc),
        .halted(halted)
    );
endmodule