// Seed: 1606088660
module module_0 (
    id_1
);
  inout wire id_1;
  wire id_2;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  module_0 modCall_1 (id_3);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
endmodule
module module_2 (
    input tri1 id_0,
    input tri1 id_1,
    input wor id_2,
    output wire id_3,
    input tri1 id_4,
    input wire id_5,
    input uwire id_6,
    input tri0 id_7,
    output wire id_8,
    input wor id_9,
    input uwire id_10,
    input tri1 id_11,
    output supply1 id_12,
    input wor id_13,
    input wor id_14,
    input supply0 id_15,
    output tri id_16,
    input tri0 id_17,
    input supply1 id_18,
    input supply1 id_19,
    input wor id_20,
    input wor id_21,
    output tri0 id_22,
    input tri1 id_23,
    input tri id_24,
    input wor id_25,
    input tri1 id_26,
    input tri0 id_27,
    input uwire id_28,
    input tri1 id_29,
    input wand id_30,
    input supply1 id_31,
    output tri1 id_32,
    input uwire id_33,
    input supply1 id_34,
    output wand id_35,
    output tri id_36
    , id_40,
    input wor id_37,
    input wand id_38
);
  logic id_41;
  ;
  module_0 modCall_1 (id_41);
endmodule
