// Seed: 1902113283
module module_0 (
    output supply0 id_0,
    input tri0 id_1,
    input wor id_2,
    input uwire id_3,
    output tri0 id_4,
    input uwire id_5
);
  assign #(1) id_4 = 1'b0;
  wire id_7;
  wire id_8;
  wire id_9;
endmodule
module module_1 (
    output wire id_0,
    output tri0 id_1,
    input wor id_2,
    input wire id_3,
    input supply0 id_4,
    output wand id_5,
    output tri1 id_6,
    input tri0 id_7
);
  assign id_0 = id_4;
  module_0(
      id_1, id_2, id_4, id_2, id_6, id_4
  );
  wire id_9, id_10;
endmodule
