

================================================================
== Vivado HLS Report for 'max_pooling2d_fix16'
================================================================
* Date:           Tue Dec 17 15:43:22 2019

* Version:        2018.3.1 (Build 2489210 on Tue Mar 26 04:40:43 MDT 2019)
* Project:        HLS
* Solution:       network
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   8.00|     6.085|        1.60|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +------+-------+------+-------+---------+
    |    Latency   |   Interval   | Pipeline|
    |  min |  max  |  min |  max  |   Type  |
    +------+-------+------+-------+---------+
    |  9537|  75745|  9537|  75745|   none  |
    +------+-------+------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+------+-------+-------------+-----------+-----------+--------+----------+
        |                         |    Latency   |  Iteration  |  Initiation Interval  |  Trip  |          |
        |        Loop Name        |  min |  max  |   Latency   |  achieved |   target  |  Count | Pipelined|
        +-------------------------+------+-------+-------------+-----------+-----------+--------+----------+
        |- Loop 1                 |  9536|  75744| 1192 ~ 4734 |          -|          -| 8 ~ 16 |    no    |
        | + Loop 1.1              |  1190|   4732|  170 ~ 338  |          -|          -| 7 ~ 14 |    no    |
        |  ++ Loop 1.1.1          |   168|    336|           24|          -|          -| 7 ~ 14 |    no    |
        |   +++ Loop 1.1.1.1      |    22|     22|           11|          -|          -|       2|    no    |
        |    ++++ Loop 1.1.1.1.1  |     8|      8|            4|          -|          -|       2|    no    |
        +-------------------------+------+-------+-------------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      0|       0|    364|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        -|      -|       -|      -|
|Multiplexer      |        -|      -|       -|    113|
|Register         |        -|      -|     199|      -|
+-----------------+---------+-------+--------+-------+
|Total            |        0|      0|     199|    477|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |        0|      0|   ~0   |   ~0  |
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------+----------+-------+---+----+------------+------------+
    |    Variable Name    | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------+----------+-------+---+----+------------+------------+
    |tmp1_fu_386_p2       |     *    |      0|  0|  51|           9|           7|
    |tmp3_fu_307_p2       |     *    |      0|  0|  41|           6|           8|
    |in_h_1_fu_353_p2     |     +    |      0|  0|  10|           1|           2|
    |in_w_1_fu_401_p2     |     +    |      0|  0|  10|           1|           2|
    |next_mul3_fu_241_p2  |     +    |      0|  0|  15|           8|           8|
    |next_mul_fu_246_p2   |     +    |      0|  0|  15|           9|           9|
    |out_d_3_fu_260_p2    |     +    |      0|  0|  15|           5|           1|
    |out_h_3_fu_275_p2    |     +    |      0|  0|  13|           4|           1|
    |out_w_3_fu_321_p2    |     +    |      0|  0|  13|           4|           1|
    |tmp2_fu_297_p2       |     +    |      0|  0|  15|           8|           8|
    |tmp4_fu_363_p2       |     +    |      0|  0|  15|           9|           9|
    |tmp5_fu_411_p2       |     +    |      0|  0|  19|          14|          14|
    |tmp_53_fu_374_p2     |     +    |      0|  0|  12|          12|          12|
    |tmp_56_fu_416_p2     |     +    |      0|  0|  19|          14|          14|
    |tmp_fu_369_p2        |     +    |      0|  0|  15|           9|           9|
    |exitcond2_fu_347_p2  |   icmp   |      0|  0|   9|           2|           3|
    |exitcond3_fu_316_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond4_fu_270_p2  |   icmp   |      0|  0|  11|           5|           5|
    |exitcond5_fu_255_p2  |   icmp   |      0|  0|  11|           6|           6|
    |exitcond_fu_395_p2   |   icmp   |      0|  0|   9|           2|           3|
    |tmp_60_fu_435_p2     |   icmp   |      0|  0|  13|          16|          16|
    |or_cond6_fu_440_p2   |    or    |      0|  0|   2|           1|           1|
    |tmp_58_fu_425_p2     |    or    |      0|  0|   2|           1|           1|
    |buffer_5_fu_446_p3   |  select  |      0|  0|  16|           1|          16|
    |tmp_59_fu_429_p2     |    xor   |      0|  0|   2|           1|           2|
    +---------------------+----------+-------+---+----+------------+------------+
    |Total                |          |      0|  0| 364|         153|         163|
    +---------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +------------------+----+-----------+-----+-----------+
    |       Name       | LUT| Input Size| Bits| Total Bits|
    +------------------+----+-----------+-----+-----------+
    |ap_NS_fsm         |  50|         11|    1|         11|
    |in_h_reg_187      |   9|          2|    2|          4|
    |in_w_reg_198      |   9|          2|    2|          4|
    |out_d_reg_130     |   9|          2|    5|         10|
    |out_h_reg_165     |   9|          2|    4|          8|
    |out_w_reg_176     |   9|          2|    4|          8|
    |phi_mul2_reg_153  |   9|          2|    8|         16|
    |phi_mul_reg_141   |   9|          2|    9|         18|
    +------------------+----+-----------+-----+-----------+
    |Total             | 113|         25|   35|         79|
    +------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------+----+----+-----+-----------+
    |         Name         | FF | LUT| Bits| Const Bits|
    +----------------------+----+----+-----+-----------+
    |ap_CS_fsm             |  10|   0|   10|          0|
    |buffer_fu_70          |  16|   0|   16|          0|
    |in_h_1_reg_561        |   2|   0|    2|          0|
    |in_h_reg_187          |   2|   0|    2|          0|
    |in_w_1_reg_584        |   2|   0|    2|          0|
    |in_w_reg_198          |   2|   0|    2|          0|
    |next_mul3_reg_499     |   8|   0|    8|          0|
    |next_mul_reg_504      |   9|   0|    9|          0|
    |out_d_3_reg_512       |   5|   0|    5|          0|
    |out_d_reg_130         |   5|   0|    5|          0|
    |out_h_3_reg_520       |   4|   0|    4|          0|
    |out_h_reg_165         |   4|   0|    4|          0|
    |out_w_3_reg_538       |   4|   0|    4|          0|
    |out_w_reg_176         |   4|   0|    4|          0|
    |phi_mul2_reg_153      |   8|   0|    8|          0|
    |phi_mul_reg_141       |   9|   0|    9|          0|
    |tmp1_reg_571          |  14|   0|   14|          0|
    |tmp3_reg_530          |  12|   0|   12|          0|
    |tmp_52_reg_553        |   1|   0|    1|          0|
    |tmp_55_reg_576        |   1|   0|    1|          0|
    |tmp_56_reg_589        |  14|   0|   14|          0|
    |tmp_62_reg_599        |  16|   0|   16|          0|
    |tmp_69_cast_reg_484   |   7|   0|   14|          7|
    |tmp_70_cast_reg_489   |   6|   0|    8|          2|
    |tmp_71_cast_reg_494   |   6|   0|   12|          6|
    |tmp_76_cast_reg_525   |   4|   0|    9|          5|
    |tmp_78_cast1_reg_543  |   4|   0|   12|          8|
    |tmp_79_cast_reg_548   |   4|   0|   14|         10|
    |tmp_cast_reg_479      |   7|   0|    9|          2|
    |tmp_reg_566           |   9|   0|    9|          0|
    +----------------------+----+----+-----+-----------+
    |Total                 | 199|   0|  239|         40|
    +----------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------+-----+-----+------------+---------------------+--------------+
|     RTL Ports     | Dir | Bits|  Protocol  |    Source Object    |    C Type    |
+-------------------+-----+-----+------------+---------------------+--------------+
|ap_clk             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_rst             |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_start           |  in |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_done            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_idle            | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|ap_ready           | out |    1| ap_ctrl_hs | max_pooling2d_fix16 | return value |
|input_height       |  in |    7|   ap_none  |     input_height    |    scalar    |
|input_width        |  in |    6|   ap_none  |     input_width     |    scalar    |
|input_r_address0   | out |   14|  ap_memory |       input_r       |     array    |
|input_r_ce0        | out |    1|  ap_memory |       input_r       |     array    |
|input_r_q0         |  in |   16|  ap_memory |       input_r       |     array    |
|output_depth       |  in |    6|   ap_none  |     output_depth    |    scalar    |
|output_height      |  in |    5|   ap_none  |    output_height    |    scalar    |
|output_width       |  in |    5|   ap_none  |     output_width    |    scalar    |
|output_r_address0  | out |   14|  ap_memory |       output_r      |     array    |
|output_r_ce0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_we0       | out |    1|  ap_memory |       output_r      |     array    |
|output_r_d0        | out |   16|  ap_memory |       output_r      |     array    |
+-------------------+-----+-----+------------+---------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond5)
3 --> 
	4  / (!exitcond4)
	2  / (exitcond4)
4 --> 
	5  / (!exitcond3)
	3  / (exitcond3)
5 --> 
	6  / (!exitcond2)
	4  / (exitcond2)
6 --> 
	7  / true
7 --> 
	8  / (!exitcond)
	5  / (exitcond)
8 --> 
	9  / true
9 --> 
	10  / true
10 --> 
	7  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.76>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%buffer = alloca i16"   --->   Operation 11 'alloca' 'buffer' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%output_width_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_width)"   --->   Operation 12 'read' 'output_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%output_height_read = call i5 @_ssdm_op_Read.ap_auto.i5(i5 %output_height)"   --->   Operation 13 'read' 'output_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%output_depth_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %output_depth)"   --->   Operation 14 'read' 'output_depth_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%input_width_read = call i6 @_ssdm_op_Read.ap_auto.i6(i6 %input_width)"   --->   Operation 15 'read' 'input_width_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%input_height_read = call i7 @_ssdm_op_Read.ap_auto.i7(i7 %input_height)"   --->   Operation 16 'read' 'input_height_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%output_width_cast3 = sext i5 %output_width_read to i6"   --->   Operation 17 'sext' 'output_width_cast3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%output_height_cast2 = sext i5 %output_height_read to i6"   --->   Operation 18 'sext' 'output_height_cast2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%input_width_cast = sext i6 %input_width_read to i7"   --->   Operation 19 'sext' 'input_width_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str9, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [layers_c/max_pooling2d.cpp:12]   --->   Operation 20 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecResourceLimit(i32 0, [4 x i8]* @p_str211, [1 x i8]* @p_str110, [1 x i8]* @p_str110, [1 x i8]* @p_str110) nounwind" [layers_c/max_pooling2d.cpp:13]   --->   Operation 21 'specresourcelimit' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_cast = zext i7 %input_height_read to i9" [layers_c/max_pooling2d.cpp:26]   --->   Operation 22 'zext' 'tmp_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%tmp_69_cast = zext i7 %input_width_cast to i14"   --->   Operation 23 'zext' 'tmp_69_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_70_cast = zext i6 %output_height_cast2 to i8" [layers_c/max_pooling2d.cpp:32]   --->   Operation 24 'zext' 'tmp_70_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_71_cast = zext i6 %output_width_cast3 to i12"   --->   Operation 25 'zext' 'tmp_71_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (1.76ns)   --->   "br label %.loopexit" [layers_c/max_pooling2d.cpp:18]   --->   Operation 26 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 1.91>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%out_d = phi i5 [ 0, %0 ], [ %out_d_3, %.loopexit.loopexit ]"   --->   Operation 27 'phi' 'out_d' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%phi_mul = phi i9 [ 0, %0 ], [ %next_mul, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:26]   --->   Operation 28 'phi' 'phi_mul' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%phi_mul2 = phi i8 [ 0, %0 ], [ %next_mul3, %.loopexit.loopexit ]" [layers_c/max_pooling2d.cpp:32]   --->   Operation 29 'phi' 'phi_mul2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (1.91ns)   --->   "%next_mul3 = add i8 %phi_mul2, %tmp_70_cast" [layers_c/max_pooling2d.cpp:32]   --->   Operation 30 'add' 'next_mul3' <Predicate = true> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 31 [1/1] (1.82ns)   --->   "%next_mul = add i9 %phi_mul, %tmp_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 31 'add' 'next_mul' <Predicate = true> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [1/1] (0.00ns)   --->   "%out_d_cast = zext i5 %out_d to i6" [layers_c/max_pooling2d.cpp:18]   --->   Operation 32 'zext' 'out_d_cast' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 33 [1/1] (1.42ns)   --->   "%exitcond5 = icmp eq i6 %out_d_cast, %output_depth_read" [layers_c/max_pooling2d.cpp:18]   --->   Operation 33 'icmp' 'exitcond5' <Predicate = true> <Delay = 1.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 8, i64 16, i64 0)"   --->   Operation 34 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (1.78ns)   --->   "%out_d_3 = add i5 %out_d, 1" [layers_c/max_pooling2d.cpp:18]   --->   Operation 35 'add' 'out_d_3' <Predicate = true> <Delay = 1.78> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "br i1 %exitcond5, label %3, label %.preheader9.preheader" [layers_c/max_pooling2d.cpp:18]   --->   Operation 36 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (1.76ns)   --->   "br label %.preheader9" [layers_c/max_pooling2d.cpp:19]   --->   Operation 37 'br' <Predicate = (!exitcond5)> <Delay = 1.76>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "ret void"   --->   Operation 38 'ret' <Predicate = (exitcond5)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.08>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%out_h = phi i4 [ %out_h_3, %.preheader9.loopexit ], [ 0, %.preheader9.preheader ]"   --->   Operation 39 'phi' 'out_h' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%out_h_cast = zext i4 %out_h to i5" [layers_c/max_pooling2d.cpp:19]   --->   Operation 40 'zext' 'out_h_cast' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (1.36ns)   --->   "%exitcond4 = icmp eq i5 %out_h_cast, %output_height_read" [layers_c/max_pooling2d.cpp:19]   --->   Operation 41 'icmp' 'exitcond4' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [1/1] (0.00ns)   --->   "%empty_32 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 42 'speclooptripcount' 'empty_32' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 43 [1/1] (1.73ns)   --->   "%out_h_3 = add i4 %out_h, 1" [layers_c/max_pooling2d.cpp:19]   --->   Operation 43 'add' 'out_h_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 44 [1/1] (0.00ns)   --->   "br i1 %exitcond4, label %.loopexit.loopexit, label %.preheader8.preheader" [layers_c/max_pooling2d.cpp:19]   --->   Operation 44 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 45 [1/1] (0.00ns)   --->   "%tmp_75_cast1 = zext i4 %out_h to i8" [layers_c/max_pooling2d.cpp:26]   --->   Operation 45 'zext' 'tmp_75_cast1' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_s = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_h, i1 false)" [layers_c/max_pooling2d.cpp:26]   --->   Operation 46 'bitconcatenate' 'tmp_s' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (0.00ns)   --->   "%tmp_76_cast = zext i5 %tmp_s to i9" [layers_c/max_pooling2d.cpp:26]   --->   Operation 47 'zext' 'tmp_76_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 48 [1/1] (1.91ns)   --->   "%tmp2 = add i8 %tmp_75_cast1, %phi_mul2" [layers_c/max_pooling2d.cpp:26]   --->   Operation 48 'add' 'tmp2' <Predicate = (!exitcond4)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 49 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i8 %tmp2 to i12" [layers_c/max_pooling2d.cpp:26]   --->   Operation 49 'zext' 'tmp2_cast' <Predicate = (!exitcond4)> <Delay = 0.00>
ST_3 : Operation 50 [1/1] (4.17ns)   --->   "%tmp3 = mul i12 %tmp_71_cast, %tmp2_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 50 'mul' 'tmp3' <Predicate = (!exitcond4)> <Delay = 4.17> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 51 [1/1] (1.76ns)   --->   "br label %.preheader8" [layers_c/max_pooling2d.cpp:20]   --->   Operation 51 'br' <Predicate = (!exitcond4)> <Delay = 1.76>
ST_3 : Operation 52 [1/1] (0.00ns)   --->   "br label %.loopexit"   --->   Operation 52 'br' <Predicate = (exitcond4)> <Delay = 0.00>

State 4 <SV = 3> <Delay = 1.76>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%out_w = phi i4 [ %out_w_3, %2 ], [ 0, %.preheader8.preheader ]"   --->   Operation 53 'phi' 'out_w' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%out_w_cast = zext i4 %out_w to i5" [layers_c/max_pooling2d.cpp:20]   --->   Operation 54 'zext' 'out_w_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (1.36ns)   --->   "%exitcond3 = icmp eq i5 %out_w_cast, %output_width_read" [layers_c/max_pooling2d.cpp:20]   --->   Operation 55 'icmp' 'exitcond3' <Predicate = true> <Delay = 1.36> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%empty_33 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 7, i64 14, i64 0)"   --->   Operation 56 'speclooptripcount' 'empty_33' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (1.73ns)   --->   "%out_w_3 = add i4 %out_w, 1" [layers_c/max_pooling2d.cpp:20]   --->   Operation 57 'add' 'out_w_3' <Predicate = true> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "br i1 %exitcond3, label %.preheader9.loopexit, label %.preheader7.preheader" [layers_c/max_pooling2d.cpp:20]   --->   Operation 58 'br' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (0.00ns)   --->   "%tmp_78_cast1 = zext i4 %out_w to i12" [layers_c/max_pooling2d.cpp:26]   --->   Operation 59 'zext' 'tmp_78_cast1' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%tmp_51 = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %out_w, i1 false)" [layers_c/max_pooling2d.cpp:26]   --->   Operation 60 'bitconcatenate' 'tmp_51' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_79_cast = zext i5 %tmp_51 to i14" [layers_c/max_pooling2d.cpp:26]   --->   Operation 61 'zext' 'tmp_79_cast' <Predicate = (!exitcond3)> <Delay = 0.00>
ST_4 : Operation 62 [1/1] (1.76ns)   --->   "br label %.preheader7" [layers_c/max_pooling2d.cpp:22]   --->   Operation 62 'br' <Predicate = (!exitcond3)> <Delay = 1.76>
ST_4 : Operation 63 [1/1] (0.00ns)   --->   "br label %.preheader9"   --->   Operation 63 'br' <Predicate = (exitcond3)> <Delay = 0.00>

State 5 <SV = 4> <Delay = 4.80>
ST_5 : Operation 64 [1/1] (0.00ns)   --->   "%in_h = phi i2 [ 0, %.preheader7.preheader ], [ %in_h_1, %.preheader7.loopexit ]"   --->   Operation 64 'phi' 'in_h' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_52 = trunc i2 %in_h to i1" [layers_c/max_pooling2d.cpp:22]   --->   Operation 65 'trunc' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 66 [1/1] (0.95ns)   --->   "%exitcond2 = icmp eq i2 %in_h, -2" [layers_c/max_pooling2d.cpp:22]   --->   Operation 66 'icmp' 'exitcond2' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 67 [1/1] (0.00ns)   --->   "%empty_34 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 67 'speclooptripcount' 'empty_34' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 68 [1/1] (1.56ns)   --->   "%in_h_1 = add i2 1, %in_h" [layers_c/max_pooling2d.cpp:22]   --->   Operation 68 'add' 'in_h_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 69 [1/1] (0.00ns)   --->   "br i1 %exitcond2, label %2, label %.preheader.preheader" [layers_c/max_pooling2d.cpp:22]   --->   Operation 69 'br' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 70 [1/1] (0.00ns)   --->   "%tmp_82_cast = zext i2 %in_h to i9" [layers_c/max_pooling2d.cpp:22]   --->   Operation 70 'zext' 'tmp_82_cast' <Predicate = (!exitcond2)> <Delay = 0.00>
ST_5 : Operation 71 [1/1] (1.82ns)   --->   "%tmp4 = add i9 %phi_mul, %tmp_82_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 71 'add' 'tmp4' <Predicate = (!exitcond2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 72 [1/1] (1.82ns)   --->   "%tmp = add i9 %tmp4, %tmp_76_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 72 'add' 'tmp' <Predicate = (!exitcond2)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 73 [1/1] (0.00ns)   --->   "%buffer_load = load i16* %buffer" [layers_c/max_pooling2d.cpp:32]   --->   Operation 73 'load' 'buffer_load' <Predicate = (exitcond2)> <Delay = 0.00>
ST_5 : Operation 74 [1/1] (1.54ns)   --->   "%tmp_53 = add i12 %tmp3, %tmp_78_cast1" [layers_c/max_pooling2d.cpp:32]   --->   Operation 74 'add' 'tmp_53' <Predicate = (exitcond2)> <Delay = 1.54> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 75 [1/1] (0.00ns)   --->   "%tmp_54 = zext i12 %tmp_53 to i64" [layers_c/max_pooling2d.cpp:32]   --->   Operation 75 'zext' 'tmp_54' <Predicate = (exitcond2)> <Delay = 0.00>
ST_5 : Operation 76 [1/1] (0.00ns)   --->   "%output_addr = getelementptr [14400 x i16]* %output_r, i64 0, i64 %tmp_54" [layers_c/max_pooling2d.cpp:32]   --->   Operation 76 'getelementptr' 'output_addr' <Predicate = (exitcond2)> <Delay = 0.00>
ST_5 : Operation 77 [1/1] (3.25ns)   --->   "store i16 %buffer_load, i16* %output_addr, align 2" [layers_c/max_pooling2d.cpp:32]   --->   Operation 77 'store' <Predicate = (exitcond2)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>
ST_5 : Operation 78 [1/1] (0.00ns)   --->   "br label %.preheader8" [layers_c/max_pooling2d.cpp:20]   --->   Operation 78 'br' <Predicate = (exitcond2)> <Delay = 0.00>

State 6 <SV = 5> <Delay = 4.35>
ST_6 : Operation 79 [1/1] (0.00ns)   --->   "%tmp_cast_35 = zext i9 %tmp to i14" [layers_c/max_pooling2d.cpp:26]   --->   Operation 79 'zext' 'tmp_cast_35' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 80 [1/1] (4.35ns)   --->   "%tmp1 = mul i14 %tmp_cast_35, %tmp_69_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 80 'mul' 'tmp1' <Predicate = true> <Delay = 4.35> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (1.76ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:24]   --->   Operation 81 'br' <Predicate = true> <Delay = 1.76>

State 7 <SV = 6> <Delay = 3.62>
ST_7 : Operation 82 [1/1] (0.00ns)   --->   "%in_w = phi i2 [ %in_w_1, %1 ], [ 0, %.preheader.preheader ]"   --->   Operation 82 'phi' 'in_w' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_55 = trunc i2 %in_w to i1" [layers_c/max_pooling2d.cpp:24]   --->   Operation 83 'trunc' 'tmp_55' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 84 [1/1] (0.95ns)   --->   "%exitcond = icmp eq i2 %in_w, -2" [layers_c/max_pooling2d.cpp:24]   --->   Operation 84 'icmp' 'exitcond' <Predicate = true> <Delay = 0.95> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 85 [1/1] (0.00ns)   --->   "%empty_36 = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 2, i64 2, i64 2)"   --->   Operation 85 'speclooptripcount' 'empty_36' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 86 [1/1] (1.56ns)   --->   "%in_w_1 = add i2 1, %in_w" [layers_c/max_pooling2d.cpp:24]   --->   Operation 86 'add' 'in_w_1' <Predicate = true> <Delay = 1.56> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 87 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader7.loopexit, label %1" [layers_c/max_pooling2d.cpp:24]   --->   Operation 87 'br' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 88 [1/1] (0.00ns)   --->   "%tmp_83_cast = zext i2 %in_w to i14" [layers_c/max_pooling2d.cpp:26]   --->   Operation 88 'zext' 'tmp_83_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_7 : Operation 89 [1/1] (1.81ns)   --->   "%tmp5 = add i14 %tmp1, %tmp_83_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 89 'add' 'tmp5' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 90 [1/1] (1.81ns)   --->   "%tmp_56 = add i14 %tmp5, %tmp_79_cast" [layers_c/max_pooling2d.cpp:26]   --->   Operation 90 'add' 'tmp_56' <Predicate = (!exitcond)> <Delay = 1.81> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 91 [1/1] (0.00ns)   --->   "br label %.preheader7"   --->   Operation 91 'br' <Predicate = (exitcond)> <Delay = 0.00>

State 8 <SV = 7> <Delay = 3.25>
ST_8 : Operation 92 [1/1] (0.00ns)   --->   "%tmp_57 = zext i14 %tmp_56 to i64" [layers_c/max_pooling2d.cpp:26]   --->   Operation 92 'zext' 'tmp_57' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 93 [1/1] (0.00ns)   --->   "%input_addr = getelementptr [14400 x i16]* %input_r, i64 0, i64 %tmp_57" [layers_c/max_pooling2d.cpp:26]   --->   Operation 93 'getelementptr' 'input_addr' <Predicate = true> <Delay = 0.00>
ST_8 : Operation 94 [2/2] (3.25ns)   --->   "%tmp_62 = load i16* %input_addr, align 2" [layers_c/max_pooling2d.cpp:26]   --->   Operation 94 'load' 'tmp_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 9 <SV = 8> <Delay = 3.25>
ST_9 : Operation 95 [1/2] (3.25ns)   --->   "%tmp_62 = load i16* %input_addr, align 2" [layers_c/max_pooling2d.cpp:26]   --->   Operation 95 'load' 'tmp_62' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 144> <RAM>

State 10 <SV = 9> <Delay = 3.40>
ST_10 : Operation 96 [1/1] (0.00ns)   --->   "%buffer_load_1 = load i16* %buffer" [layers_c/max_pooling2d.cpp:27]   --->   Operation 96 'load' 'buffer_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 97 [1/1] (0.00ns) (grouped into LUT with out node buffer_5)   --->   "%tmp_58 = or i1 %tmp_55, %tmp_52" [layers_c/max_pooling2d.cpp:27]   --->   Operation 97 'or' 'tmp_58' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node buffer_5)   --->   "%tmp_59 = xor i1 %tmp_58, true" [layers_c/max_pooling2d.cpp:27]   --->   Operation 98 'xor' 'tmp_59' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 99 [1/1] (2.42ns)   --->   "%tmp_60 = icmp slt i16 %buffer_load_1, %tmp_62" [layers_c/max_pooling2d.cpp:27]   --->   Operation 99 'icmp' 'tmp_60' <Predicate = true> <Delay = 2.42> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node buffer_5)   --->   "%or_cond6 = or i1 %tmp_60, %tmp_59" [layers_c/max_pooling2d.cpp:27]   --->   Operation 100 'or' 'or_cond6' <Predicate = true> <Delay = 0.00> <Core = "LogicGate">   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 101 [1/1] (0.97ns) (out node of the LUT)   --->   "%buffer_5 = select i1 %or_cond6, i16 %tmp_62, i16 %buffer_load_1" [layers_c/max_pooling2d.cpp:27]   --->   Operation 101 'select' 'buffer_5' <Predicate = true> <Delay = 0.97> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 0.80> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_10 : Operation 102 [1/1] (0.00ns)   --->   "store i16 %buffer_5, i16* %buffer" [layers_c/max_pooling2d.cpp:27]   --->   Operation 102 'store' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 103 [1/1] (0.00ns)   --->   "br label %.preheader" [layers_c/max_pooling2d.cpp:24]   --->   Operation 103 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ input_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_depth]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_height]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_width]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ output_r]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
buffer              (alloca           ) [ 00111111111]
output_width_read   (read             ) [ 00111111111]
output_height_read  (read             ) [ 00111111111]
output_depth_read   (read             ) [ 00111111111]
input_width_read    (read             ) [ 00000000000]
input_height_read   (read             ) [ 00000000000]
output_width_cast3  (sext             ) [ 00000000000]
output_height_cast2 (sext             ) [ 00000000000]
input_width_cast    (sext             ) [ 00000000000]
StgValue_20         (specresourcelimit) [ 00000000000]
StgValue_21         (specresourcelimit) [ 00000000000]
tmp_cast            (zext             ) [ 00111111111]
tmp_69_cast         (zext             ) [ 00111111111]
tmp_70_cast         (zext             ) [ 00111111111]
tmp_71_cast         (zext             ) [ 00111111111]
StgValue_26         (br               ) [ 01111111111]
out_d               (phi              ) [ 00100000000]
phi_mul             (phi              ) [ 00101111111]
phi_mul2            (phi              ) [ 00111111111]
next_mul3           (add              ) [ 01111111111]
next_mul            (add              ) [ 01111111111]
out_d_cast          (zext             ) [ 00000000000]
exitcond5           (icmp             ) [ 00111111111]
empty               (speclooptripcount) [ 00000000000]
out_d_3             (add              ) [ 01111111111]
StgValue_36         (br               ) [ 00000000000]
StgValue_37         (br               ) [ 00111111111]
StgValue_38         (ret              ) [ 00000000000]
out_h               (phi              ) [ 00010000000]
out_h_cast          (zext             ) [ 00000000000]
exitcond4           (icmp             ) [ 00111111111]
empty_32            (speclooptripcount) [ 00000000000]
out_h_3             (add              ) [ 00111111111]
StgValue_44         (br               ) [ 00000000000]
tmp_75_cast1        (zext             ) [ 00000000000]
tmp_s               (bitconcatenate   ) [ 00000000000]
tmp_76_cast         (zext             ) [ 00001111111]
tmp2                (add              ) [ 00000000000]
tmp2_cast           (zext             ) [ 00000000000]
tmp3                (mul              ) [ 00001111111]
StgValue_51         (br               ) [ 00111111111]
StgValue_52         (br               ) [ 01111111111]
out_w               (phi              ) [ 00001000000]
out_w_cast          (zext             ) [ 00000000000]
exitcond3           (icmp             ) [ 00111111111]
empty_33            (speclooptripcount) [ 00000000000]
out_w_3             (add              ) [ 00111111111]
StgValue_58         (br               ) [ 00000000000]
tmp_78_cast1        (zext             ) [ 00000111111]
tmp_51              (bitconcatenate   ) [ 00000000000]
tmp_79_cast         (zext             ) [ 00000111111]
StgValue_62         (br               ) [ 00111111111]
StgValue_63         (br               ) [ 00111111111]
in_h                (phi              ) [ 00000100000]
tmp_52              (trunc            ) [ 00000011111]
exitcond2           (icmp             ) [ 00111111111]
empty_34            (speclooptripcount) [ 00000000000]
in_h_1              (add              ) [ 00111111111]
StgValue_69         (br               ) [ 00000000000]
tmp_82_cast         (zext             ) [ 00000000000]
tmp4                (add              ) [ 00000000000]
tmp                 (add              ) [ 00000010000]
buffer_load         (load             ) [ 00000000000]
tmp_53              (add              ) [ 00000000000]
tmp_54              (zext             ) [ 00000000000]
output_addr         (getelementptr    ) [ 00000000000]
StgValue_77         (store            ) [ 00000000000]
StgValue_78         (br               ) [ 00111111111]
tmp_cast_35         (zext             ) [ 00000000000]
tmp1                (mul              ) [ 00000001111]
StgValue_81         (br               ) [ 00111111111]
in_w                (phi              ) [ 00000001000]
tmp_55              (trunc            ) [ 00000000111]
exitcond            (icmp             ) [ 00111111111]
empty_36            (speclooptripcount) [ 00000000000]
in_w_1              (add              ) [ 00111111111]
StgValue_87         (br               ) [ 00000000000]
tmp_83_cast         (zext             ) [ 00000000000]
tmp5                (add              ) [ 00000000000]
tmp_56              (add              ) [ 00000000100]
StgValue_91         (br               ) [ 00111111111]
tmp_57              (zext             ) [ 00000000000]
input_addr          (getelementptr    ) [ 00000000010]
tmp_62              (load             ) [ 00000000001]
buffer_load_1       (load             ) [ 00000000000]
tmp_58              (or               ) [ 00000000000]
tmp_59              (xor              ) [ 00000000000]
tmp_60              (icmp             ) [ 00000000000]
or_cond6            (or               ) [ 00000000000]
buffer_5            (select           ) [ 00000000000]
StgValue_102        (store            ) [ 00000000000]
StgValue_103        (br               ) [ 00111111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_height">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_height"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_width">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_width"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_r">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_r"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="output_depth">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_depth"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_height">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_height"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_width">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_width"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_r">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_r"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i5"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i6"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i7"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecResourceLimit"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str110"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str211"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="buffer_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="1" slack="0"/>
<pin id="72" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="buffer/1 "/>
</bind>
</comp>

<comp id="74" class="1004" name="output_width_read_read_fu_74">
<pin_list>
<pin id="75" dir="0" index="0" bw="5" slack="0"/>
<pin id="76" dir="0" index="1" bw="5" slack="0"/>
<pin id="77" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_width_read/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="output_height_read_read_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="5" slack="0"/>
<pin id="82" dir="0" index="1" bw="5" slack="0"/>
<pin id="83" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_height_read/1 "/>
</bind>
</comp>

<comp id="86" class="1004" name="output_depth_read_read_fu_86">
<pin_list>
<pin id="87" dir="0" index="0" bw="6" slack="0"/>
<pin id="88" dir="0" index="1" bw="6" slack="0"/>
<pin id="89" dir="1" index="2" bw="6" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="output_depth_read/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="input_width_read_read_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="6" slack="0"/>
<pin id="94" dir="0" index="1" bw="6" slack="0"/>
<pin id="95" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_width_read/1 "/>
</bind>
</comp>

<comp id="98" class="1004" name="input_height_read_read_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="7" slack="0"/>
<pin id="100" dir="0" index="1" bw="7" slack="0"/>
<pin id="101" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="input_height_read/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="output_addr_gep_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="16" slack="0"/>
<pin id="106" dir="0" index="1" bw="1" slack="0"/>
<pin id="107" dir="0" index="2" bw="12" slack="0"/>
<pin id="108" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="output_addr/5 "/>
</bind>
</comp>

<comp id="111" class="1004" name="StgValue_77_access_fu_111">
<pin_list>
<pin id="112" dir="0" index="0" bw="14" slack="0"/>
<pin id="113" dir="0" index="1" bw="16" slack="0"/>
<pin id="114" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="115" dir="1" index="3" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_77/5 "/>
</bind>
</comp>

<comp id="117" class="1004" name="input_addr_gep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="16" slack="0"/>
<pin id="119" dir="0" index="1" bw="1" slack="0"/>
<pin id="120" dir="0" index="2" bw="14" slack="0"/>
<pin id="121" dir="1" index="3" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="input_addr/8 "/>
</bind>
</comp>

<comp id="124" class="1004" name="grp_access_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="14" slack="0"/>
<pin id="126" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="127" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="128" dir="1" index="3" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="tmp_62/8 "/>
</bind>
</comp>

<comp id="130" class="1005" name="out_d_reg_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="5" slack="1"/>
<pin id="132" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="out_d (phireg) "/>
</bind>
</comp>

<comp id="134" class="1004" name="out_d_phi_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="1" slack="1"/>
<pin id="136" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="137" dir="0" index="2" bw="5" slack="0"/>
<pin id="138" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="139" dir="1" index="4" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_d/2 "/>
</bind>
</comp>

<comp id="141" class="1005" name="phi_mul_reg_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="9" slack="1"/>
<pin id="143" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul (phireg) "/>
</bind>
</comp>

<comp id="145" class="1004" name="phi_mul_phi_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="1"/>
<pin id="147" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="148" dir="0" index="2" bw="9" slack="0"/>
<pin id="149" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="150" dir="1" index="4" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul/2 "/>
</bind>
</comp>

<comp id="153" class="1005" name="phi_mul2_reg_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="8" slack="1"/>
<pin id="155" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="phi_mul2 (phireg) "/>
</bind>
</comp>

<comp id="157" class="1004" name="phi_mul2_phi_fu_157">
<pin_list>
<pin id="158" dir="0" index="0" bw="1" slack="1"/>
<pin id="159" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="160" dir="0" index="2" bw="8" slack="0"/>
<pin id="161" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="162" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_mul2/2 "/>
</bind>
</comp>

<comp id="165" class="1005" name="out_h_reg_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="4" slack="1"/>
<pin id="167" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_h (phireg) "/>
</bind>
</comp>

<comp id="169" class="1004" name="out_h_phi_fu_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="4" slack="0"/>
<pin id="171" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="172" dir="0" index="2" bw="1" slack="1"/>
<pin id="173" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="174" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_h/3 "/>
</bind>
</comp>

<comp id="176" class="1005" name="out_w_reg_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="4" slack="1"/>
<pin id="178" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="out_w (phireg) "/>
</bind>
</comp>

<comp id="180" class="1004" name="out_w_phi_fu_180">
<pin_list>
<pin id="181" dir="0" index="0" bw="4" slack="0"/>
<pin id="182" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="183" dir="0" index="2" bw="1" slack="1"/>
<pin id="184" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="185" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="out_w/4 "/>
</bind>
</comp>

<comp id="187" class="1005" name="in_h_reg_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="2" slack="1"/>
<pin id="189" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_h (phireg) "/>
</bind>
</comp>

<comp id="191" class="1004" name="in_h_phi_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="1" slack="1"/>
<pin id="193" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="194" dir="0" index="2" bw="2" slack="0"/>
<pin id="195" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="196" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_h/5 "/>
</bind>
</comp>

<comp id="198" class="1005" name="in_w_reg_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="2" slack="1"/>
<pin id="200" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="in_w (phireg) "/>
</bind>
</comp>

<comp id="202" class="1004" name="in_w_phi_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="2" slack="0"/>
<pin id="204" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="1" slack="1"/>
<pin id="206" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="207" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="in_w/7 "/>
</bind>
</comp>

<comp id="209" class="1004" name="grp_load_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="16" slack="4"/>
<pin id="211" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="buffer_load/5 buffer_load_1/10 "/>
</bind>
</comp>

<comp id="213" class="1004" name="output_width_cast3_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="5" slack="0"/>
<pin id="215" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="output_width_cast3/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="output_height_cast2_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="5" slack="0"/>
<pin id="219" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="output_height_cast2/1 "/>
</bind>
</comp>

<comp id="221" class="1004" name="input_width_cast_fu_221">
<pin_list>
<pin id="222" dir="0" index="0" bw="6" slack="0"/>
<pin id="223" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sext(35) " fcode="sext"/>
<opset="input_width_cast/1 "/>
</bind>
</comp>

<comp id="225" class="1004" name="tmp_cast_fu_225">
<pin_list>
<pin id="226" dir="0" index="0" bw="7" slack="0"/>
<pin id="227" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/1 "/>
</bind>
</comp>

<comp id="229" class="1004" name="tmp_69_cast_fu_229">
<pin_list>
<pin id="230" dir="0" index="0" bw="6" slack="0"/>
<pin id="231" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_69_cast/1 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_70_cast_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="5" slack="0"/>
<pin id="235" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_70_cast/1 "/>
</bind>
</comp>

<comp id="237" class="1004" name="tmp_71_cast_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="5" slack="0"/>
<pin id="239" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_71_cast/1 "/>
</bind>
</comp>

<comp id="241" class="1004" name="next_mul3_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="8" slack="0"/>
<pin id="243" dir="0" index="1" bw="6" slack="1"/>
<pin id="244" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul3/2 "/>
</bind>
</comp>

<comp id="246" class="1004" name="next_mul_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="9" slack="0"/>
<pin id="248" dir="0" index="1" bw="7" slack="1"/>
<pin id="249" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_mul/2 "/>
</bind>
</comp>

<comp id="251" class="1004" name="out_d_cast_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="5" slack="0"/>
<pin id="253" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_d_cast/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="exitcond5_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="6" slack="0"/>
<pin id="257" dir="0" index="1" bw="6" slack="1"/>
<pin id="258" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond5/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="out_d_3_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="5" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_d_3/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="out_h_cast_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="4" slack="0"/>
<pin id="268" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_h_cast/3 "/>
</bind>
</comp>

<comp id="270" class="1004" name="exitcond4_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="5" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="2"/>
<pin id="273" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond4/3 "/>
</bind>
</comp>

<comp id="275" class="1004" name="out_h_3_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="4" slack="0"/>
<pin id="277" dir="0" index="1" bw="1" slack="0"/>
<pin id="278" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_h_3/3 "/>
</bind>
</comp>

<comp id="281" class="1004" name="tmp_75_cast1_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="4" slack="0"/>
<pin id="283" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_75_cast1/3 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_s_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="5" slack="0"/>
<pin id="287" dir="0" index="1" bw="4" slack="0"/>
<pin id="288" dir="0" index="2" bw="1" slack="0"/>
<pin id="289" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="293" class="1004" name="tmp_76_cast_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="5" slack="0"/>
<pin id="295" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_76_cast/3 "/>
</bind>
</comp>

<comp id="297" class="1004" name="tmp2_fu_297">
<pin_list>
<pin id="298" dir="0" index="0" bw="4" slack="0"/>
<pin id="299" dir="0" index="1" bw="8" slack="1"/>
<pin id="300" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="303" class="1004" name="tmp2_cast_fu_303">
<pin_list>
<pin id="304" dir="0" index="0" bw="8" slack="0"/>
<pin id="305" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/3 "/>
</bind>
</comp>

<comp id="307" class="1004" name="tmp3_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="6" slack="2"/>
<pin id="309" dir="0" index="1" bw="8" slack="0"/>
<pin id="310" dir="1" index="2" bw="12" slack="2"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp3/3 "/>
</bind>
</comp>

<comp id="312" class="1004" name="out_w_cast_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="4" slack="0"/>
<pin id="314" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="out_w_cast/4 "/>
</bind>
</comp>

<comp id="316" class="1004" name="exitcond3_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="5" slack="0"/>
<pin id="318" dir="0" index="1" bw="5" slack="3"/>
<pin id="319" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond3/4 "/>
</bind>
</comp>

<comp id="321" class="1004" name="out_w_3_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="4" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="out_w_3/4 "/>
</bind>
</comp>

<comp id="327" class="1004" name="tmp_78_cast1_fu_327">
<pin_list>
<pin id="328" dir="0" index="0" bw="4" slack="0"/>
<pin id="329" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_78_cast1/4 "/>
</bind>
</comp>

<comp id="331" class="1004" name="tmp_51_fu_331">
<pin_list>
<pin id="332" dir="0" index="0" bw="5" slack="0"/>
<pin id="333" dir="0" index="1" bw="4" slack="0"/>
<pin id="334" dir="0" index="2" bw="1" slack="0"/>
<pin id="335" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_51/4 "/>
</bind>
</comp>

<comp id="339" class="1004" name="tmp_79_cast_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="5" slack="0"/>
<pin id="341" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_79_cast/4 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_52_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="0"/>
<pin id="345" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_52/5 "/>
</bind>
</comp>

<comp id="347" class="1004" name="exitcond2_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="2" slack="0"/>
<pin id="349" dir="0" index="1" bw="2" slack="0"/>
<pin id="350" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond2/5 "/>
</bind>
</comp>

<comp id="353" class="1004" name="in_h_1_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="1" slack="0"/>
<pin id="355" dir="0" index="1" bw="2" slack="0"/>
<pin id="356" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_h_1/5 "/>
</bind>
</comp>

<comp id="359" class="1004" name="tmp_82_cast_fu_359">
<pin_list>
<pin id="360" dir="0" index="0" bw="2" slack="0"/>
<pin id="361" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_82_cast/5 "/>
</bind>
</comp>

<comp id="363" class="1004" name="tmp4_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="9" slack="3"/>
<pin id="365" dir="0" index="1" bw="2" slack="0"/>
<pin id="366" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp4/5 "/>
</bind>
</comp>

<comp id="369" class="1004" name="tmp_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="9" slack="0"/>
<pin id="371" dir="0" index="1" bw="5" slack="2"/>
<pin id="372" dir="1" index="2" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp/5 "/>
</bind>
</comp>

<comp id="374" class="1004" name="tmp_53_fu_374">
<pin_list>
<pin id="375" dir="0" index="0" bw="12" slack="2"/>
<pin id="376" dir="0" index="1" bw="4" slack="1"/>
<pin id="377" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_53/5 "/>
</bind>
</comp>

<comp id="378" class="1004" name="tmp_54_fu_378">
<pin_list>
<pin id="379" dir="0" index="0" bw="12" slack="0"/>
<pin id="380" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_54/5 "/>
</bind>
</comp>

<comp id="383" class="1004" name="tmp_cast_35_fu_383">
<pin_list>
<pin id="384" dir="0" index="0" bw="9" slack="1"/>
<pin id="385" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_35/6 "/>
</bind>
</comp>

<comp id="386" class="1004" name="tmp1_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="9" slack="0"/>
<pin id="388" dir="0" index="1" bw="7" slack="5"/>
<pin id="389" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp1/6 "/>
</bind>
</comp>

<comp id="391" class="1004" name="tmp_55_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="2" slack="0"/>
<pin id="393" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_55/7 "/>
</bind>
</comp>

<comp id="395" class="1004" name="exitcond_fu_395">
<pin_list>
<pin id="396" dir="0" index="0" bw="2" slack="0"/>
<pin id="397" dir="0" index="1" bw="2" slack="0"/>
<pin id="398" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/7 "/>
</bind>
</comp>

<comp id="401" class="1004" name="in_w_1_fu_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="1" slack="0"/>
<pin id="403" dir="0" index="1" bw="2" slack="0"/>
<pin id="404" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="in_w_1/7 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_83_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="2" slack="0"/>
<pin id="409" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_83_cast/7 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp5_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="14" slack="1"/>
<pin id="413" dir="0" index="1" bw="2" slack="0"/>
<pin id="414" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/7 "/>
</bind>
</comp>

<comp id="416" class="1004" name="tmp_56_fu_416">
<pin_list>
<pin id="417" dir="0" index="0" bw="14" slack="0"/>
<pin id="418" dir="0" index="1" bw="5" slack="3"/>
<pin id="419" dir="1" index="2" bw="14" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_56/7 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp_57_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="14" slack="1"/>
<pin id="423" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_57/8 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp_58_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="3"/>
<pin id="427" dir="0" index="1" bw="1" slack="5"/>
<pin id="428" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_58/10 "/>
</bind>
</comp>

<comp id="429" class="1004" name="tmp_59_fu_429">
<pin_list>
<pin id="430" dir="0" index="0" bw="1" slack="0"/>
<pin id="431" dir="0" index="1" bw="1" slack="0"/>
<pin id="432" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="tmp_59/10 "/>
</bind>
</comp>

<comp id="435" class="1004" name="tmp_60_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="16" slack="0"/>
<pin id="437" dir="0" index="1" bw="16" slack="1"/>
<pin id="438" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_60/10 "/>
</bind>
</comp>

<comp id="440" class="1004" name="or_cond6_fu_440">
<pin_list>
<pin id="441" dir="0" index="0" bw="1" slack="0"/>
<pin id="442" dir="0" index="1" bw="1" slack="0"/>
<pin id="443" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_cond6/10 "/>
</bind>
</comp>

<comp id="446" class="1004" name="buffer_5_fu_446">
<pin_list>
<pin id="447" dir="0" index="0" bw="1" slack="0"/>
<pin id="448" dir="0" index="1" bw="16" slack="1"/>
<pin id="449" dir="0" index="2" bw="16" slack="0"/>
<pin id="450" dir="1" index="3" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="buffer_5/10 "/>
</bind>
</comp>

<comp id="453" class="1004" name="StgValue_102_store_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="16" slack="0"/>
<pin id="455" dir="0" index="1" bw="16" slack="9"/>
<pin id="456" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_102/10 "/>
</bind>
</comp>

<comp id="458" class="1005" name="buffer_reg_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="16" slack="4"/>
<pin id="460" dir="1" index="1" bw="16" slack="4"/>
</pin_list>
<bind>
<opset="buffer "/>
</bind>
</comp>

<comp id="464" class="1005" name="output_width_read_reg_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="5" slack="3"/>
<pin id="466" dir="1" index="1" bw="5" slack="3"/>
</pin_list>
<bind>
<opset="output_width_read "/>
</bind>
</comp>

<comp id="469" class="1005" name="output_height_read_reg_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="5" slack="2"/>
<pin id="471" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="output_height_read "/>
</bind>
</comp>

<comp id="474" class="1005" name="output_depth_read_reg_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="6" slack="1"/>
<pin id="476" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="output_depth_read "/>
</bind>
</comp>

<comp id="479" class="1005" name="tmp_cast_reg_479">
<pin_list>
<pin id="480" dir="0" index="0" bw="9" slack="1"/>
<pin id="481" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_cast "/>
</bind>
</comp>

<comp id="484" class="1005" name="tmp_69_cast_reg_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="14" slack="5"/>
<pin id="486" dir="1" index="1" bw="14" slack="5"/>
</pin_list>
<bind>
<opset="tmp_69_cast "/>
</bind>
</comp>

<comp id="489" class="1005" name="tmp_70_cast_reg_489">
<pin_list>
<pin id="490" dir="0" index="0" bw="8" slack="1"/>
<pin id="491" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_70_cast "/>
</bind>
</comp>

<comp id="494" class="1005" name="tmp_71_cast_reg_494">
<pin_list>
<pin id="495" dir="0" index="0" bw="12" slack="2"/>
<pin id="496" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp_71_cast "/>
</bind>
</comp>

<comp id="499" class="1005" name="next_mul3_reg_499">
<pin_list>
<pin id="500" dir="0" index="0" bw="8" slack="0"/>
<pin id="501" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="next_mul3 "/>
</bind>
</comp>

<comp id="504" class="1005" name="next_mul_reg_504">
<pin_list>
<pin id="505" dir="0" index="0" bw="9" slack="0"/>
<pin id="506" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opset="next_mul "/>
</bind>
</comp>

<comp id="512" class="1005" name="out_d_3_reg_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="5" slack="0"/>
<pin id="514" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="out_d_3 "/>
</bind>
</comp>

<comp id="520" class="1005" name="out_h_3_reg_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="4" slack="0"/>
<pin id="522" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_h_3 "/>
</bind>
</comp>

<comp id="525" class="1005" name="tmp_76_cast_reg_525">
<pin_list>
<pin id="526" dir="0" index="0" bw="9" slack="2"/>
<pin id="527" dir="1" index="1" bw="9" slack="2"/>
</pin_list>
<bind>
<opset="tmp_76_cast "/>
</bind>
</comp>

<comp id="530" class="1005" name="tmp3_reg_530">
<pin_list>
<pin id="531" dir="0" index="0" bw="12" slack="2"/>
<pin id="532" dir="1" index="1" bw="12" slack="2"/>
</pin_list>
<bind>
<opset="tmp3 "/>
</bind>
</comp>

<comp id="538" class="1005" name="out_w_3_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="4" slack="0"/>
<pin id="540" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opset="out_w_3 "/>
</bind>
</comp>

<comp id="543" class="1005" name="tmp_78_cast1_reg_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="12" slack="1"/>
<pin id="545" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="tmp_78_cast1 "/>
</bind>
</comp>

<comp id="548" class="1005" name="tmp_79_cast_reg_548">
<pin_list>
<pin id="549" dir="0" index="0" bw="14" slack="3"/>
<pin id="550" dir="1" index="1" bw="14" slack="3"/>
</pin_list>
<bind>
<opset="tmp_79_cast "/>
</bind>
</comp>

<comp id="553" class="1005" name="tmp_52_reg_553">
<pin_list>
<pin id="554" dir="0" index="0" bw="1" slack="5"/>
<pin id="555" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="tmp_52 "/>
</bind>
</comp>

<comp id="561" class="1005" name="in_h_1_reg_561">
<pin_list>
<pin id="562" dir="0" index="0" bw="2" slack="0"/>
<pin id="563" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_h_1 "/>
</bind>
</comp>

<comp id="566" class="1005" name="tmp_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="9" slack="1"/>
<pin id="568" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="571" class="1005" name="tmp1_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="14" slack="1"/>
<pin id="573" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp1 "/>
</bind>
</comp>

<comp id="576" class="1005" name="tmp_55_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="1" slack="3"/>
<pin id="578" dir="1" index="1" bw="1" slack="3"/>
</pin_list>
<bind>
<opset="tmp_55 "/>
</bind>
</comp>

<comp id="584" class="1005" name="in_w_1_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="2" slack="0"/>
<pin id="586" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="in_w_1 "/>
</bind>
</comp>

<comp id="589" class="1005" name="tmp_56_reg_589">
<pin_list>
<pin id="590" dir="0" index="0" bw="14" slack="1"/>
<pin id="591" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="tmp_56 "/>
</bind>
</comp>

<comp id="594" class="1005" name="input_addr_reg_594">
<pin_list>
<pin id="595" dir="0" index="0" bw="14" slack="1"/>
<pin id="596" dir="1" index="1" bw="14" slack="1"/>
</pin_list>
<bind>
<opset="input_addr "/>
</bind>
</comp>

<comp id="599" class="1005" name="tmp_62_reg_599">
<pin_list>
<pin id="600" dir="0" index="0" bw="16" slack="1"/>
<pin id="601" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_62 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="73"><net_src comp="14" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="78"><net_src comp="16" pin="0"/><net_sink comp="74" pin=0"/></net>

<net id="79"><net_src comp="10" pin="0"/><net_sink comp="74" pin=1"/></net>

<net id="84"><net_src comp="16" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="90"><net_src comp="18" pin="0"/><net_sink comp="86" pin=0"/></net>

<net id="91"><net_src comp="6" pin="0"/><net_sink comp="86" pin=1"/></net>

<net id="96"><net_src comp="18" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="97"><net_src comp="2" pin="0"/><net_sink comp="92" pin=1"/></net>

<net id="102"><net_src comp="20" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="109"><net_src comp="12" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="110"><net_src comp="44" pin="0"/><net_sink comp="104" pin=1"/></net>

<net id="116"><net_src comp="104" pin="3"/><net_sink comp="111" pin=0"/></net>

<net id="122"><net_src comp="4" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="44" pin="0"/><net_sink comp="117" pin=1"/></net>

<net id="129"><net_src comp="117" pin="3"/><net_sink comp="124" pin=0"/></net>

<net id="133"><net_src comp="32" pin="0"/><net_sink comp="130" pin=0"/></net>

<net id="140"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="144"><net_src comp="34" pin="0"/><net_sink comp="141" pin=0"/></net>

<net id="151"><net_src comp="141" pin="1"/><net_sink comp="145" pin=0"/></net>

<net id="152"><net_src comp="145" pin="4"/><net_sink comp="141" pin=0"/></net>

<net id="156"><net_src comp="36" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="163"><net_src comp="153" pin="1"/><net_sink comp="157" pin=0"/></net>

<net id="164"><net_src comp="157" pin="4"/><net_sink comp="153" pin=0"/></net>

<net id="168"><net_src comp="48" pin="0"/><net_sink comp="165" pin=0"/></net>

<net id="175"><net_src comp="165" pin="1"/><net_sink comp="169" pin=2"/></net>

<net id="179"><net_src comp="48" pin="0"/><net_sink comp="176" pin=0"/></net>

<net id="186"><net_src comp="176" pin="1"/><net_sink comp="180" pin=2"/></net>

<net id="190"><net_src comp="60" pin="0"/><net_sink comp="187" pin=0"/></net>

<net id="197"><net_src comp="187" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="201"><net_src comp="60" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="208"><net_src comp="198" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="212"><net_src comp="209" pin="1"/><net_sink comp="111" pin=1"/></net>

<net id="216"><net_src comp="74" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="220"><net_src comp="80" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="224"><net_src comp="92" pin="2"/><net_sink comp="221" pin=0"/></net>

<net id="228"><net_src comp="98" pin="2"/><net_sink comp="225" pin=0"/></net>

<net id="232"><net_src comp="221" pin="1"/><net_sink comp="229" pin=0"/></net>

<net id="236"><net_src comp="217" pin="1"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="213" pin="1"/><net_sink comp="237" pin=0"/></net>

<net id="245"><net_src comp="157" pin="4"/><net_sink comp="241" pin=0"/></net>

<net id="250"><net_src comp="145" pin="4"/><net_sink comp="246" pin=0"/></net>

<net id="254"><net_src comp="134" pin="4"/><net_sink comp="251" pin=0"/></net>

<net id="259"><net_src comp="251" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="264"><net_src comp="134" pin="4"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="46" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="269"><net_src comp="169" pin="4"/><net_sink comp="266" pin=0"/></net>

<net id="274"><net_src comp="266" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="279"><net_src comp="169" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="280"><net_src comp="54" pin="0"/><net_sink comp="275" pin=1"/></net>

<net id="284"><net_src comp="169" pin="4"/><net_sink comp="281" pin=0"/></net>

<net id="290"><net_src comp="56" pin="0"/><net_sink comp="285" pin=0"/></net>

<net id="291"><net_src comp="169" pin="4"/><net_sink comp="285" pin=1"/></net>

<net id="292"><net_src comp="58" pin="0"/><net_sink comp="285" pin=2"/></net>

<net id="296"><net_src comp="285" pin="3"/><net_sink comp="293" pin=0"/></net>

<net id="301"><net_src comp="281" pin="1"/><net_sink comp="297" pin=0"/></net>

<net id="302"><net_src comp="153" pin="1"/><net_sink comp="297" pin=1"/></net>

<net id="306"><net_src comp="297" pin="2"/><net_sink comp="303" pin=0"/></net>

<net id="311"><net_src comp="303" pin="1"/><net_sink comp="307" pin=1"/></net>

<net id="315"><net_src comp="180" pin="4"/><net_sink comp="312" pin=0"/></net>

<net id="320"><net_src comp="312" pin="1"/><net_sink comp="316" pin=0"/></net>

<net id="325"><net_src comp="180" pin="4"/><net_sink comp="321" pin=0"/></net>

<net id="326"><net_src comp="54" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="330"><net_src comp="180" pin="4"/><net_sink comp="327" pin=0"/></net>

<net id="336"><net_src comp="56" pin="0"/><net_sink comp="331" pin=0"/></net>

<net id="337"><net_src comp="180" pin="4"/><net_sink comp="331" pin=1"/></net>

<net id="338"><net_src comp="58" pin="0"/><net_sink comp="331" pin=2"/></net>

<net id="342"><net_src comp="331" pin="3"/><net_sink comp="339" pin=0"/></net>

<net id="346"><net_src comp="191" pin="4"/><net_sink comp="343" pin=0"/></net>

<net id="351"><net_src comp="191" pin="4"/><net_sink comp="347" pin=0"/></net>

<net id="352"><net_src comp="62" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="357"><net_src comp="66" pin="0"/><net_sink comp="353" pin=0"/></net>

<net id="358"><net_src comp="191" pin="4"/><net_sink comp="353" pin=1"/></net>

<net id="362"><net_src comp="191" pin="4"/><net_sink comp="359" pin=0"/></net>

<net id="367"><net_src comp="141" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="368"><net_src comp="359" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="373"><net_src comp="363" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="381"><net_src comp="374" pin="2"/><net_sink comp="378" pin=0"/></net>

<net id="382"><net_src comp="378" pin="1"/><net_sink comp="104" pin=2"/></net>

<net id="390"><net_src comp="383" pin="1"/><net_sink comp="386" pin=0"/></net>

<net id="394"><net_src comp="202" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="399"><net_src comp="202" pin="4"/><net_sink comp="395" pin=0"/></net>

<net id="400"><net_src comp="62" pin="0"/><net_sink comp="395" pin=1"/></net>

<net id="405"><net_src comp="66" pin="0"/><net_sink comp="401" pin=0"/></net>

<net id="406"><net_src comp="202" pin="4"/><net_sink comp="401" pin=1"/></net>

<net id="410"><net_src comp="202" pin="4"/><net_sink comp="407" pin=0"/></net>

<net id="415"><net_src comp="407" pin="1"/><net_sink comp="411" pin=1"/></net>

<net id="420"><net_src comp="411" pin="2"/><net_sink comp="416" pin=0"/></net>

<net id="424"><net_src comp="421" pin="1"/><net_sink comp="117" pin=2"/></net>

<net id="433"><net_src comp="425" pin="2"/><net_sink comp="429" pin=0"/></net>

<net id="434"><net_src comp="68" pin="0"/><net_sink comp="429" pin=1"/></net>

<net id="439"><net_src comp="209" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="440" pin=0"/></net>

<net id="445"><net_src comp="429" pin="2"/><net_sink comp="440" pin=1"/></net>

<net id="451"><net_src comp="440" pin="2"/><net_sink comp="446" pin=0"/></net>

<net id="452"><net_src comp="209" pin="1"/><net_sink comp="446" pin=2"/></net>

<net id="457"><net_src comp="446" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="70" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="462"><net_src comp="458" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="463"><net_src comp="458" pin="1"/><net_sink comp="453" pin=1"/></net>

<net id="467"><net_src comp="74" pin="2"/><net_sink comp="464" pin=0"/></net>

<net id="468"><net_src comp="464" pin="1"/><net_sink comp="316" pin=1"/></net>

<net id="472"><net_src comp="80" pin="2"/><net_sink comp="469" pin=0"/></net>

<net id="473"><net_src comp="469" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="477"><net_src comp="86" pin="2"/><net_sink comp="474" pin=0"/></net>

<net id="478"><net_src comp="474" pin="1"/><net_sink comp="255" pin=1"/></net>

<net id="482"><net_src comp="225" pin="1"/><net_sink comp="479" pin=0"/></net>

<net id="483"><net_src comp="479" pin="1"/><net_sink comp="246" pin=1"/></net>

<net id="487"><net_src comp="229" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="488"><net_src comp="484" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="492"><net_src comp="233" pin="1"/><net_sink comp="489" pin=0"/></net>

<net id="493"><net_src comp="489" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="497"><net_src comp="237" pin="1"/><net_sink comp="494" pin=0"/></net>

<net id="498"><net_src comp="494" pin="1"/><net_sink comp="307" pin=0"/></net>

<net id="502"><net_src comp="241" pin="2"/><net_sink comp="499" pin=0"/></net>

<net id="503"><net_src comp="499" pin="1"/><net_sink comp="157" pin=2"/></net>

<net id="507"><net_src comp="246" pin="2"/><net_sink comp="504" pin=0"/></net>

<net id="508"><net_src comp="504" pin="1"/><net_sink comp="145" pin=2"/></net>

<net id="515"><net_src comp="260" pin="2"/><net_sink comp="512" pin=0"/></net>

<net id="516"><net_src comp="512" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="523"><net_src comp="275" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="524"><net_src comp="520" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="528"><net_src comp="293" pin="1"/><net_sink comp="525" pin=0"/></net>

<net id="529"><net_src comp="525" pin="1"/><net_sink comp="369" pin=1"/></net>

<net id="533"><net_src comp="307" pin="2"/><net_sink comp="530" pin=0"/></net>

<net id="534"><net_src comp="530" pin="1"/><net_sink comp="374" pin=0"/></net>

<net id="541"><net_src comp="321" pin="2"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="180" pin=0"/></net>

<net id="546"><net_src comp="327" pin="1"/><net_sink comp="543" pin=0"/></net>

<net id="547"><net_src comp="543" pin="1"/><net_sink comp="374" pin=1"/></net>

<net id="551"><net_src comp="339" pin="1"/><net_sink comp="548" pin=0"/></net>

<net id="552"><net_src comp="548" pin="1"/><net_sink comp="416" pin=1"/></net>

<net id="556"><net_src comp="343" pin="1"/><net_sink comp="553" pin=0"/></net>

<net id="557"><net_src comp="553" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="564"><net_src comp="353" pin="2"/><net_sink comp="561" pin=0"/></net>

<net id="565"><net_src comp="561" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="569"><net_src comp="369" pin="2"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="383" pin=0"/></net>

<net id="574"><net_src comp="386" pin="2"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="579"><net_src comp="391" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="587"><net_src comp="401" pin="2"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="592"><net_src comp="416" pin="2"/><net_sink comp="589" pin=0"/></net>

<net id="593"><net_src comp="589" pin="1"/><net_sink comp="421" pin=0"/></net>

<net id="597"><net_src comp="117" pin="3"/><net_sink comp="594" pin=0"/></net>

<net id="598"><net_src comp="594" pin="1"/><net_sink comp="124" pin=0"/></net>

<net id="602"><net_src comp="124" pin="3"/><net_sink comp="599" pin=0"/></net>

<net id="603"><net_src comp="599" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="604"><net_src comp="599" pin="1"/><net_sink comp="446" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_r | {5 }
 - Input state : 
	Port: max_pooling2d_fix16 : input_height | {1 }
	Port: max_pooling2d_fix16 : input_width | {1 }
	Port: max_pooling2d_fix16 : input_r | {8 9 }
	Port: max_pooling2d_fix16 : output_depth | {1 }
	Port: max_pooling2d_fix16 : output_height | {1 }
	Port: max_pooling2d_fix16 : output_width | {1 }
  - Chain level:
	State 1
		tmp_69_cast : 1
		tmp_70_cast : 1
		tmp_71_cast : 1
	State 2
		next_mul3 : 1
		next_mul : 1
		out_d_cast : 1
		exitcond5 : 2
		out_d_3 : 1
		StgValue_36 : 3
	State 3
		out_h_cast : 1
		exitcond4 : 2
		out_h_3 : 1
		StgValue_44 : 3
		tmp_75_cast1 : 1
		tmp_s : 1
		tmp_76_cast : 2
		tmp2 : 2
		tmp2_cast : 3
		tmp3 : 4
	State 4
		out_w_cast : 1
		exitcond3 : 2
		out_w_3 : 1
		StgValue_58 : 3
		tmp_78_cast1 : 1
		tmp_51 : 1
		tmp_79_cast : 2
	State 5
		tmp_52 : 1
		exitcond2 : 1
		in_h_1 : 1
		StgValue_69 : 2
		tmp_82_cast : 1
		tmp4 : 2
		tmp : 3
		tmp_54 : 1
		output_addr : 2
		StgValue_77 : 3
	State 6
		tmp1 : 1
	State 7
		tmp_55 : 1
		exitcond : 1
		in_w_1 : 1
		StgValue_87 : 2
		tmp_83_cast : 1
		tmp5 : 2
		tmp_56 : 3
	State 8
		input_addr : 1
		tmp_62 : 2
	State 9
	State 10
		tmp_60 : 1
		StgValue_102 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------------------|---------|---------|---------|
| Operation|        Functional Unit        |  DSP48E |    FF   |   LUT   |
|----------|-------------------------------|---------|---------|---------|
|          |        next_mul3_fu_241       |    0    |    0    |    15   |
|          |        next_mul_fu_246        |    0    |    0    |    15   |
|          |         out_d_3_fu_260        |    0    |    0    |    15   |
|          |         out_h_3_fu_275        |    0    |    0    |    13   |
|          |          tmp2_fu_297          |    0    |    0    |    15   |
|          |         out_w_3_fu_321        |    0    |    0    |    13   |
|    add   |         in_h_1_fu_353         |    0    |    0    |    10   |
|          |          tmp4_fu_363          |    0    |    0    |    15   |
|          |           tmp_fu_369          |    0    |    0    |    15   |
|          |         tmp_53_fu_374         |    0    |    0    |    12   |
|          |         in_w_1_fu_401         |    0    |    0    |    10   |
|          |          tmp5_fu_411          |    0    |    0    |    19   |
|          |         tmp_56_fu_416         |    0    |    0    |    19   |
|----------|-------------------------------|---------|---------|---------|
|    mul   |          tmp3_fu_307          |    0    |    0    |    41   |
|          |          tmp1_fu_386          |    0    |    0    |    51   |
|----------|-------------------------------|---------|---------|---------|
|          |        exitcond5_fu_255       |    0    |    0    |    11   |
|          |        exitcond4_fu_270       |    0    |    0    |    11   |
|   icmp   |        exitcond3_fu_316       |    0    |    0    |    11   |
|          |        exitcond2_fu_347       |    0    |    0    |    8    |
|          |        exitcond_fu_395        |    0    |    0    |    8    |
|          |         tmp_60_fu_435         |    0    |    0    |    13   |
|----------|-------------------------------|---------|---------|---------|
|  select  |        buffer_5_fu_446        |    0    |    0    |    16   |
|----------|-------------------------------|---------|---------|---------|
|    or    |         tmp_58_fu_425         |    0    |    0    |    2    |
|          |        or_cond6_fu_440        |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|    xor   |         tmp_59_fu_429         |    0    |    0    |    2    |
|----------|-------------------------------|---------|---------|---------|
|          |  output_width_read_read_fu_74 |    0    |    0    |    0    |
|          | output_height_read_read_fu_80 |    0    |    0    |    0    |
|   read   |  output_depth_read_read_fu_86 |    0    |    0    |    0    |
|          |  input_width_read_read_fu_92  |    0    |    0    |    0    |
|          |  input_height_read_read_fu_98 |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |   output_width_cast3_fu_213   |    0    |    0    |    0    |
|   sext   |   output_height_cast2_fu_217  |    0    |    0    |    0    |
|          |    input_width_cast_fu_221    |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|          |        tmp_cast_fu_225        |    0    |    0    |    0    |
|          |       tmp_69_cast_fu_229      |    0    |    0    |    0    |
|          |       tmp_70_cast_fu_233      |    0    |    0    |    0    |
|          |       tmp_71_cast_fu_237      |    0    |    0    |    0    |
|          |       out_d_cast_fu_251       |    0    |    0    |    0    |
|          |       out_h_cast_fu_266       |    0    |    0    |    0    |
|          |      tmp_75_cast1_fu_281      |    0    |    0    |    0    |
|          |       tmp_76_cast_fu_293      |    0    |    0    |    0    |
|   zext   |        tmp2_cast_fu_303       |    0    |    0    |    0    |
|          |       out_w_cast_fu_312       |    0    |    0    |    0    |
|          |      tmp_78_cast1_fu_327      |    0    |    0    |    0    |
|          |       tmp_79_cast_fu_339      |    0    |    0    |    0    |
|          |       tmp_82_cast_fu_359      |    0    |    0    |    0    |
|          |         tmp_54_fu_378         |    0    |    0    |    0    |
|          |       tmp_cast_35_fu_383      |    0    |    0    |    0    |
|          |       tmp_83_cast_fu_407      |    0    |    0    |    0    |
|          |         tmp_57_fu_421         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|bitconcatenate|          tmp_s_fu_285         |    0    |    0    |    0    |
|          |         tmp_51_fu_331         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   trunc  |         tmp_52_fu_343         |    0    |    0    |    0    |
|          |         tmp_55_fu_391         |    0    |    0    |    0    |
|----------|-------------------------------|---------|---------|---------|
|   Total  |                               |    0    |    0    |   362   |
|----------|-------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+--------------------------+--------+
|                          |   FF   |
+--------------------------+--------+
|      buffer_reg_458      |   16   |
|      in_h_1_reg_561      |    2   |
|       in_h_reg_187       |    2   |
|      in_w_1_reg_584      |    2   |
|       in_w_reg_198       |    2   |
|    input_addr_reg_594    |   14   |
|     next_mul3_reg_499    |    8   |
|     next_mul_reg_504     |    9   |
|      out_d_3_reg_512     |    5   |
|       out_d_reg_130      |    5   |
|      out_h_3_reg_520     |    4   |
|       out_h_reg_165      |    4   |
|      out_w_3_reg_538     |    4   |
|       out_w_reg_176      |    4   |
| output_depth_read_reg_474|    6   |
|output_height_read_reg_469|    5   |
| output_width_read_reg_464|    5   |
|     phi_mul2_reg_153     |    8   |
|      phi_mul_reg_141     |    9   |
|       tmp1_reg_571       |   14   |
|       tmp3_reg_530       |   12   |
|      tmp_52_reg_553      |    1   |
|      tmp_55_reg_576      |    1   |
|      tmp_56_reg_589      |   14   |
|      tmp_62_reg_599      |   16   |
|    tmp_69_cast_reg_484   |   14   |
|    tmp_70_cast_reg_489   |    8   |
|    tmp_71_cast_reg_494   |   12   |
|    tmp_76_cast_reg_525   |    9   |
|   tmp_78_cast1_reg_543   |   12   |
|    tmp_79_cast_reg_548   |   14   |
|     tmp_cast_reg_479     |    9   |
|        tmp_reg_566       |    9   |
+--------------------------+--------+
|           Total          |   259  |
+--------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_124 |  p0  |   2  |  14  |   28   ||    9    |
|  phi_mul_reg_141  |  p0  |   2  |   9  |   18   ||    9    |
|  phi_mul2_reg_153 |  p0  |   2  |   8  |   16   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   62   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   362  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   259  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    5   |   259  |   389  |
+-----------+--------+--------+--------+--------+
