Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Fri Nov 15 04:09:24 2024
| Host         : DESKTOP-S99FO1K running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file sample_control_TOP_timing_summary_routed.rpt -pb sample_control_TOP_timing_summary_routed.pb -rpx sample_control_TOP_timing_summary_routed.rpx -warn_on_violation
| Design       : sample_control_TOP
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                   Violations  
---------  ----------------  ----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell   573         
LUTAR-1    Warning           LUT drives async reset alert  2           

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (591)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (1475)
5. checking no_input_delay (27)
6. checking no_output_delay (45)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (591)
--------------------------
 There is 1 register/latch pin with no clock driven by root clock pin: i_ADC_DnB (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: i_COMM_CLK (HIGH)

 There are 534 register/latch pins with no clock driven by root clock pin: IX_MUX1/o_CLK_IMEM_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: IX_MUX1/o_CLK_IVSA_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: MEM_DIST1/o_SET_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: arm_reg/Q (HIGH)

 There are 17 register/latch pins with no clock driven by root clock pin: w_ADC_TRIG_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (1475)
---------------------------------------------------
 There are 1475 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (27)
-------------------------------
 There are 27 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (45)
--------------------------------
 There are 45 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      0.520        0.000                      0                  435        0.147        0.000                      0                  435        2.000        0.000                       0                   233  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)         Period(ns)      Frequency(MHz)
-----                 ------------         ----------      --------------
i_XCO                 {0.000 41.666}       83.333          12.000          
  clk_out1_clk_wiz_0  {0.000 2.500}        5.000           200.001         
  clkfbout_clk_wiz_0  {0.000 41.666}       83.333          12.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
i_XCO                                                                                                                                                                  16.667        0.000                       0                     1  
  clk_out1_clk_wiz_0        0.520        0.000                      0                  435        0.147        0.000                      0                  435        2.000        0.000                       0                   229  
  clkfbout_clk_wiz_0                                                                                                                                                   16.667        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group          From Clock          To Clock          
----------          ----------          --------          
(none)                                                      
(none)              clk_out1_clk_wiz_0                      
(none)              clkfbout_clk_wiz_0                      
(none)                                  clk_out1_clk_wiz_0  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  i_XCO
  To Clock:  i_XCO

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         i_XCO
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { i_XCO }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            10.000        41.666      31.666     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        0.520ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.147ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        2.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.888ns (46.857%)  route 2.141ns (53.143%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.620    -0.873    clk_out1
    SLICE_X0Y26          FDRE                                         r  SAMPLE_F_u16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  SAMPLE_F_u16_reg[2]/Q
                         net (fo=2, routed)           0.952     0.535    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_0[2]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.659    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.209 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.209    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.323    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.594 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.381     1.976    p_0_in
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.373     2.349 r  count[15]_i_2/O
                         net (fo=33, routed)          0.808     3.156    v_TrigCount
    SLICE_X3Y26          FDRE                                         r  count_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.504     3.528    clk_out1
    SLICE_X3Y26          FDRE                                         r  count_reg[1]/C
                         clock pessimism              0.577     4.105    
                         clock uncertainty           -0.224     3.881    
    SLICE_X3Y26          FDRE (Setup_fdre_C_CE)      -0.205     3.676    count_reg[1]
  -------------------------------------------------------------------
                         required time                          3.676    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.888ns (46.857%)  route 2.141ns (53.143%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.620    -0.873    clk_out1
    SLICE_X0Y26          FDRE                                         r  SAMPLE_F_u16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  SAMPLE_F_u16_reg[2]/Q
                         net (fo=2, routed)           0.952     0.535    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_0[2]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.659    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.209 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.209    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.323    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.594 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.381     1.976    p_0_in
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.373     2.349 r  count[15]_i_2/O
                         net (fo=33, routed)          0.808     3.156    v_TrigCount
    SLICE_X3Y26          FDRE                                         r  count_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.504     3.528    clk_out1
    SLICE_X3Y26          FDRE                                         r  count_reg[2]/C
                         clock pessimism              0.577     4.105    
                         clock uncertainty           -0.224     3.881    
    SLICE_X3Y26          FDRE (Setup_fdre_C_CE)      -0.205     3.676    count_reg[2]
  -------------------------------------------------------------------
                         required time                          3.676    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.888ns (46.857%)  route 2.141ns (53.143%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.620    -0.873    clk_out1
    SLICE_X0Y26          FDRE                                         r  SAMPLE_F_u16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  SAMPLE_F_u16_reg[2]/Q
                         net (fo=2, routed)           0.952     0.535    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_0[2]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.659    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.209 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.209    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.323    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.594 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.381     1.976    p_0_in
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.373     2.349 r  count[15]_i_2/O
                         net (fo=33, routed)          0.808     3.156    v_TrigCount
    SLICE_X3Y26          FDRE                                         r  count_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.504     3.528    clk_out1
    SLICE_X3Y26          FDRE                                         r  count_reg[3]/C
                         clock pessimism              0.577     4.105    
                         clock uncertainty           -0.224     3.881    
    SLICE_X3Y26          FDRE (Setup_fdre_C_CE)      -0.205     3.676    count_reg[3]
  -------------------------------------------------------------------
                         required time                          3.676    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.520ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.029ns  (logic 1.888ns (46.857%)  route 2.141ns (53.143%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.620    -0.873    clk_out1
    SLICE_X0Y26          FDRE                                         r  SAMPLE_F_u16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  SAMPLE_F_u16_reg[2]/Q
                         net (fo=2, routed)           0.952     0.535    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_0[2]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.659    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.209 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.209    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.323    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.594 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.381     1.976    p_0_in
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.373     2.349 r  count[15]_i_2/O
                         net (fo=33, routed)          0.808     3.156    v_TrigCount
    SLICE_X3Y26          FDRE                                         r  count_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.504     3.528    clk_out1
    SLICE_X3Y26          FDRE                                         r  count_reg[4]/C
                         clock pessimism              0.577     4.105    
                         clock uncertainty           -0.224     3.881    
    SLICE_X3Y26          FDRE (Setup_fdre_C_CE)      -0.205     3.676    count_reg[4]
  -------------------------------------------------------------------
                         required time                          3.676    
                         arrival time                          -3.156    
  -------------------------------------------------------------------
                         slack                                  0.520    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.888ns (46.840%)  route 2.143ns (53.160%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.620    -0.873    clk_out1
    SLICE_X0Y26          FDRE                                         r  SAMPLE_F_u16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  SAMPLE_F_u16_reg[2]/Q
                         net (fo=2, routed)           0.952     0.535    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_0[2]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.659    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.209 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.209    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.323    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.594 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.381     1.976    p_0_in
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.373     2.349 r  count[15]_i_2/O
                         net (fo=33, routed)          0.809     3.158    v_TrigCount
    SLICE_X2Y26          FDRE                                         r  v_TrigCount_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.504     3.528    clk_out1
    SLICE_X2Y26          FDRE                                         r  v_TrigCount_reg[0]/C
                         clock pessimism              0.577     4.105    
                         clock uncertainty           -0.224     3.881    
    SLICE_X2Y26          FDRE (Setup_fdre_C_CE)      -0.169     3.712    v_TrigCount_reg[0]
  -------------------------------------------------------------------
                         required time                          3.712    
                         arrival time                          -3.158    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.888ns (46.840%)  route 2.143ns (53.160%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.620    -0.873    clk_out1
    SLICE_X0Y26          FDRE                                         r  SAMPLE_F_u16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  SAMPLE_F_u16_reg[2]/Q
                         net (fo=2, routed)           0.952     0.535    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_0[2]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.659    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.209 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.209    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.323    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.594 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.381     1.976    p_0_in
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.373     2.349 r  count[15]_i_2/O
                         net (fo=33, routed)          0.809     3.158    v_TrigCount
    SLICE_X2Y26          FDRE                                         r  v_TrigCount_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.504     3.528    clk_out1
    SLICE_X2Y26          FDRE                                         r  v_TrigCount_reg[1]/C
                         clock pessimism              0.577     4.105    
                         clock uncertainty           -0.224     3.881    
    SLICE_X2Y26          FDRE (Setup_fdre_C_CE)      -0.169     3.712    v_TrigCount_reg[1]
  -------------------------------------------------------------------
                         required time                          3.712    
                         arrival time                          -3.158    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.888ns (46.840%)  route 2.143ns (53.160%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.620    -0.873    clk_out1
    SLICE_X0Y26          FDRE                                         r  SAMPLE_F_u16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  SAMPLE_F_u16_reg[2]/Q
                         net (fo=2, routed)           0.952     0.535    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_0[2]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.659    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.209 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.209    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.323    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.594 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.381     1.976    p_0_in
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.373     2.349 r  count[15]_i_2/O
                         net (fo=33, routed)          0.809     3.158    v_TrigCount
    SLICE_X2Y26          FDRE                                         r  v_TrigCount_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.504     3.528    clk_out1
    SLICE_X2Y26          FDRE                                         r  v_TrigCount_reg[2]/C
                         clock pessimism              0.577     4.105    
                         clock uncertainty           -0.224     3.881    
    SLICE_X2Y26          FDRE (Setup_fdre_C_CE)      -0.169     3.712    v_TrigCount_reg[2]
  -------------------------------------------------------------------
                         required time                          3.712    
                         arrival time                          -3.158    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            v_TrigCount_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.031ns  (logic 1.888ns (46.840%)  route 2.143ns (53.160%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.472ns = ( 3.528 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.620    -0.873    clk_out1
    SLICE_X0Y26          FDRE                                         r  SAMPLE_F_u16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  SAMPLE_F_u16_reg[2]/Q
                         net (fo=2, routed)           0.952     0.535    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_0[2]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.659    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.209 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.209    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.323    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.594 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.381     1.976    p_0_in
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.373     2.349 r  count[15]_i_2/O
                         net (fo=33, routed)          0.809     3.158    v_TrigCount
    SLICE_X2Y26          FDRE                                         r  v_TrigCount_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.504     3.528    clk_out1
    SLICE_X2Y26          FDRE                                         r  v_TrigCount_reg[3]/C
                         clock pessimism              0.577     4.105    
                         clock uncertainty           -0.224     3.881    
    SLICE_X2Y26          FDRE (Setup_fdre_C_CE)      -0.169     3.712    v_TrigCount_reg[3]
  -------------------------------------------------------------------
                         required time                          3.712    
                         arrival time                          -3.158    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[5]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.888ns (48.092%)  route 2.038ns (51.908%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.620    -0.873    clk_out1
    SLICE_X0Y26          FDRE                                         r  SAMPLE_F_u16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  SAMPLE_F_u16_reg[2]/Q
                         net (fo=2, routed)           0.952     0.535    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_0[2]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.659    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.209 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.209    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.323    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.594 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.381     1.976    p_0_in
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.373     2.349 r  count[15]_i_2/O
                         net (fo=33, routed)          0.704     3.053    v_TrigCount
    SLICE_X3Y27          FDRE                                         r  count_reg[5]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.505     3.529    clk_out1
    SLICE_X3Y27          FDRE                                         r  count_reg[5]/C
                         clock pessimism              0.577     4.106    
                         clock uncertainty           -0.224     3.882    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205     3.677    count_reg[5]
  -------------------------------------------------------------------
                         required time                          3.677    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  0.624    

Slack (MET) :             0.624ns  (required time - arrival time)
  Source:                 SAMPLE_F_u16_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            count_reg[6]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            5.000ns  (clk_out1_clk_wiz_0 rise@5.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.926ns  (logic 1.888ns (48.092%)  route 2.038ns (51.908%))
  Logic Levels:           5  (CARRY4=3 LUT2=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.471ns = ( 3.529 - 5.000 ) 
    Source Clock Delay      (SCD):    -0.873ns
    Clock Pessimism Removal (CPR):    0.577ns
  Clock Uncertainty:      0.224ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.620    -0.873    clk_out1
    SLICE_X0Y26          FDRE                                         r  SAMPLE_F_u16_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.417 r  SAMPLE_F_u16_reg[2]/Q
                         net (fo=2, routed)           0.952     0.535    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_0[2]
    SLICE_X1Y27          LUT4 (Prop_lut4_I1_O)        0.124     0.659 r  logic_resetter/FSM_onehot_s_byte[1]_i_21/O
                         net (fo=1, routed)           0.000     0.659    logic_resetter/FSM_onehot_s_byte[1]_i_21_n_0
    SLICE_X1Y27          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     1.209 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_6/CO[3]
                         net (fo=1, routed)           0.000     1.209    logic_resetter/FSM_onehot_s_byte_reg[1]_i_6_n_0
    SLICE_X1Y28          CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     1.323 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.323    logic_resetter/FSM_onehot_s_byte_reg[1]_i_4_n_0
    SLICE_X1Y29          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     1.594 r  logic_resetter/FSM_onehot_s_byte_reg[1]_i_2/CO[0]
                         net (fo=21, routed)          0.381     1.976    p_0_in
    SLICE_X1Y30          LUT2 (Prop_lut2_I0_O)        0.373     2.349 r  count[15]_i_2/O
                         net (fo=33, routed)          0.704     3.053    v_TrigCount
    SLICE_X3Y27          FDRE                                         r  count_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      5.000     5.000 r  
    L17                                               0.000     5.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     5.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     6.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     7.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221     0.346 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587     1.933    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     2.024 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.505     3.529    clk_out1
    SLICE_X3Y27          FDRE                                         r  count_reg[6]/C
                         clock pessimism              0.577     4.106    
                         clock uncertainty           -0.224     3.882    
    SLICE_X3Y27          FDRE (Setup_fdre_C_CE)      -0.205     3.677    count_reg[6]
  -------------------------------------------------------------------
                         required time                          3.677    
                         arrival time                          -3.053    
  -------------------------------------------------------------------
                         slack                                  0.624    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.147ns  (arrival time - required time)
  Source:                 count_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_HiBYTE_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.141ns (55.301%)  route 0.114ns (44.699%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.586    -0.578    clk_out1
    SLICE_X3Y29          FDRE                                         r  count_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  count_reg[15]/Q
                         net (fo=1, routed)           0.114    -0.323    MEM_DIST1/w_HiBYTE_reg[7]_0[15]
    SLICE_X5Y28          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.852    -0.819    MEM_DIST1/clk_out1
    SLICE_X5Y28          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[7]/C
                         clock pessimism              0.273    -0.546    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.076    -0.470    MEM_DIST1/w_HiBYTE_reg[7]
  -------------------------------------------------------------------
                         required time                          0.470    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.147    

Slack (MET) :             0.149ns  (arrival time - required time)
  Source:                 count_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_LoBYTE_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.583    -0.581    clk_out1
    SLICE_X3Y26          FDRE                                         r  count_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  count_reg[4]/Q
                         net (fo=1, routed)           0.117    -0.323    MEM_DIST1/w_HiBYTE_reg[7]_0[4]
    SLICE_X5Y27          FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.851    -0.820    MEM_DIST1/clk_out1
    SLICE_X5Y27          FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[4]/C
                         clock pessimism              0.273    -0.547    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.075    -0.472    MEM_DIST1/w_LoBYTE_reg[4]
  -------------------------------------------------------------------
                         required time                          0.472    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.149    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 count_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_LoBYTE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.585    -0.579    clk_out1
    SLICE_X3Y27          FDRE                                         r  count_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  count_reg[6]/Q
                         net (fo=1, routed)           0.117    -0.321    MEM_DIST1/w_HiBYTE_reg[7]_0[6]
    SLICE_X5Y27          FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.851    -0.820    MEM_DIST1/clk_out1
    SLICE_X5Y27          FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[6]/C
                         clock pessimism              0.273    -0.547    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.076    -0.471    MEM_DIST1/w_LoBYTE_reg[6]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 count_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_HiBYTE_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.586    -0.578    clk_out1
    SLICE_X3Y29          FDRE                                         r  count_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  count_reg[14]/Q
                         net (fo=1, routed)           0.113    -0.324    MEM_DIST1/w_HiBYTE_reg[7]_0[14]
    SLICE_X5Y28          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.852    -0.819    MEM_DIST1/clk_out1
    SLICE_X5Y28          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[6]/C
                         clock pessimism              0.273    -0.546    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.071    -0.475    MEM_DIST1/w_HiBYTE_reg[6]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.324    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 count_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_LoBYTE_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.141ns (55.518%)  route 0.113ns (44.482%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.818ns
    Source Clock Delay      (SCD):    -0.577ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.587    -0.577    clk_out1
    SLICE_X3Y30          FDRE                                         r  count_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y30          FDRE (Prop_fdre_C_Q)         0.141    -0.436 r  count_reg[0]/Q
                         net (fo=1, routed)           0.113    -0.323    MEM_DIST1/w_HiBYTE_reg[7]_0[0]
    SLICE_X5Y29          FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.853    -0.818    MEM_DIST1/clk_out1
    SLICE_X5Y29          FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[0]/C
                         clock pessimism              0.273    -0.545    
    SLICE_X5Y29          FDRE (Hold_fdre_C_D)         0.070    -0.475    MEM_DIST1/w_LoBYTE_reg[0]
  -------------------------------------------------------------------
                         required time                          0.475    
                         arrival time                          -0.323    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_LoBYTE_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.258ns  (logic 0.141ns (54.706%)  route 0.117ns (45.294%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.585    -0.579    clk_out1
    SLICE_X3Y27          FDRE                                         r  count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y27          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  count_reg[5]/Q
                         net (fo=1, routed)           0.117    -0.321    MEM_DIST1/w_HiBYTE_reg[7]_0[5]
    SLICE_X5Y27          FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.851    -0.820    MEM_DIST1/clk_out1
    SLICE_X5Y27          FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[5]/C
                         clock pessimism              0.273    -0.547    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.071    -0.476    MEM_DIST1/w_LoBYTE_reg[5]
  -------------------------------------------------------------------
                         required time                          0.476    
                         arrival time                          -0.321    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.164ns  (arrival time - required time)
  Source:                 MEM_DIST1/o_ADDR_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/o_ADDR_TO_ERAM_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.141ns (55.042%)  route 0.115ns (44.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.845ns
    Source Clock Delay      (SCD):    -0.605ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.559    -0.605    MEM_DIST1/clk_out1
    SLICE_X11Y31         FDRE                                         r  MEM_DIST1/o_ADDR_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.464 r  MEM_DIST1/o_ADDR_reg[15]/Q
                         net (fo=1, routed)           0.115    -0.349    ext_memRW/o_ADDR_TO_ERAM_reg[16]_1[15]
    SLICE_X8Y30          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.826    -0.845    ext_memRW/clk_out1
    SLICE_X8Y30          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[15]/C
                         clock pessimism              0.273    -0.572    
    SLICE_X8Y30          FDRE (Hold_fdre_C_D)         0.059    -0.513    ext_memRW/o_ADDR_TO_ERAM_reg[15]
  -------------------------------------------------------------------
                         required time                          0.513    
                         arrival time                          -0.349    
  -------------------------------------------------------------------
                         slack                                  0.164    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 MEM_DIST1/w_LoADDR_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/o_ADDR_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.815ns
    Source Clock Delay      (SCD):    -0.578ns
    Clock Pessimism Removal (CPR):    -0.252ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.586    -0.578    MEM_DIST1/clk_out1
    SLICE_X7Y31          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y31          FDRE (Prop_fdre_C_Q)         0.141    -0.437 r  MEM_DIST1/w_LoADDR_reg[6]/Q
                         net (fo=1, routed)           0.112    -0.325    MEM_DIST1/w_LoADDR[6]
    SLICE_X7Y32          FDRE                                         r  MEM_DIST1/o_ADDR_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.856    -0.815    MEM_DIST1/clk_out1
    SLICE_X7Y32          FDRE                                         r  MEM_DIST1/o_ADDR_reg[6]/C
                         clock pessimism              0.252    -0.563    
    SLICE_X7Y32          FDRE (Hold_fdre_C_D)         0.071    -0.492    MEM_DIST1/o_ADDR_reg[6]
  -------------------------------------------------------------------
                         required time                          0.492    
                         arrival time                          -0.325    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 count_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_HiBYTE_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.067%)  route 0.106ns (42.933%))
  Logic Levels:           0  
  Clock Path Skew:        0.033ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.819ns
    Source Clock Delay      (SCD):    -0.579ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.585    -0.579    clk_out1
    SLICE_X3Y28          FDRE                                         r  count_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y28          FDRE (Prop_fdre_C_Q)         0.141    -0.438 r  count_reg[11]/Q
                         net (fo=1, routed)           0.106    -0.332    MEM_DIST1/w_HiBYTE_reg[7]_0[11]
    SLICE_X5Y28          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.852    -0.819    MEM_DIST1/clk_out1
    SLICE_X5Y28          FDRE                                         r  MEM_DIST1/w_HiBYTE_reg[3]/C
                         clock pessimism              0.273    -0.546    
    SLICE_X5Y28          FDRE (Hold_fdre_C_D)         0.047    -0.499    MEM_DIST1/w_HiBYTE_reg[3]
  -------------------------------------------------------------------
                         required time                          0.499    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.167    

Slack (MET) :             0.167ns  (arrival time - required time)
  Source:                 count_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_LoBYTE_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.248ns  (logic 0.141ns (56.771%)  route 0.107ns (43.229%))
  Logic Levels:           0  
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.820ns
    Source Clock Delay      (SCD):    -0.581ns
    Clock Pessimism Removal (CPR):    -0.273ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.583    -0.581    clk_out1
    SLICE_X3Y26          FDRE                                         r  count_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y26          FDRE (Prop_fdre_C_Q)         0.141    -0.440 r  count_reg[2]/Q
                         net (fo=1, routed)           0.107    -0.332    MEM_DIST1/w_HiBYTE_reg[7]_0[2]
    SLICE_X5Y27          FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.851    -0.820    MEM_DIST1/clk_out1
    SLICE_X5Y27          FDRE                                         r  MEM_DIST1/w_LoBYTE_reg[2]/C
                         clock pessimism              0.273    -0.547    
    SLICE_X5Y27          FDRE (Hold_fdre_C_D)         0.047    -0.500    MEM_DIST1/w_LoBYTE_reg[2]
  -------------------------------------------------------------------
                         required time                          0.500    
                         arrival time                          -0.332    
  -------------------------------------------------------------------
                         slack                                  0.167    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         5.000       2.845      BUFGCTRL_X0Y1    PLL_1/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         5.000       3.751      MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X3Y31      CMPLT_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y31      FSM_onehot_s_byte_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y31      FSM_onehot_s_byte_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y27      SAMPLE_F_u16_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y28      SAMPLE_F_u16_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X0Y28      SAMPLE_F_u16_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y28      SAMPLE_F_u16_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         5.000       4.000      SLICE_X1Y27      SAMPLE_F_u16_reg[13]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       5.000       208.360    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y31      CMPLT_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y31      CMPLT_reg/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y31      FSM_onehot_s_byte_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y31      FSM_onehot_s_byte_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y31      FSM_onehot_s_byte_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y31      FSM_onehot_s_byte_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      SAMPLE_F_u16_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      SAMPLE_F_u16_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      SAMPLE_F_u16_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      SAMPLE_F_u16_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y31      CMPLT_reg/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X3Y31      CMPLT_reg/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y31      FSM_onehot_s_byte_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y31      FSM_onehot_s_byte_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y31      FSM_onehot_s_byte_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y31      FSM_onehot_s_byte_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      SAMPLE_F_u16_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X0Y27      SAMPLE_F_u16_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      SAMPLE_F_u16_reg[10]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         2.500       2.000      SLICE_X1Y28      SAMPLE_F_u16_reg[10]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       16.667ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 41.667 }
Period(ns):         83.333
Sources:            { PLL_1/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         83.333      81.178     BUFGCTRL_X0Y3    PLL_1/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         83.333      82.084     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       83.333      16.667     MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       83.333      130.027    MMCME2_ADV_X0Y0  PLL_1/inst/mmcm_adv_inst/CLKFBOUT



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay          1490 Endpoints
Min Delay          1490 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.962ns  (logic 5.830ns (38.967%)  route 9.132ns (61.033%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         5.337     6.794    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X9Y27          LUT4 (Prop_lut4_I2_O)        0.124     6.918 r  MEM_DIST1/gen_comm_port[0].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.795    10.713    gen_comm_port[0].IOBUF_inst/I
    U7                   OBUFT (Prop_obuft_I_O)       4.249    14.962 r  gen_comm_port[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.962    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.953ns  (logic 5.808ns (38.843%)  route 9.145ns (61.157%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         5.307     6.764    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X7Y26          LUT4 (Prop_lut4_I2_O)        0.124     6.888 r  MEM_DIST1/gen_comm_port[12].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.838    10.726    gen_comm_port[12].IOBUF_inst/I
    V2                   OBUFT (Prop_obuft_I_O)       4.227    14.953 r  gen_comm_port[12].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.953    io_COMM_BUS[12]
    V2                                                                r  io_COMM_BUS[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.777ns  (logic 5.807ns (39.294%)  route 8.971ns (60.706%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         5.176     6.633    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X9Y25          LUT4 (Prop_lut4_I2_O)        0.124     6.757 r  MEM_DIST1/gen_comm_port[14].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.794    10.552    gen_comm_port[14].IOBUF_inst/I
    U1                   OBUFT (Prop_obuft_I_O)       4.226    14.777 r  gen_comm_port[14].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.777    io_COMM_BUS[14]
    U1                                                                r  io_COMM_BUS[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.639ns  (logic 6.039ns (41.254%)  route 8.600ns (58.746%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         4.787     6.244    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X9Y23          LUT4 (Prop_lut4_I2_O)        0.153     6.397 r  MEM_DIST1/gen_comm_port[10].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.813    10.210    gen_comm_port[10].IOBUF_inst/I
    V3                   OBUFT (Prop_obuft_I_O)       4.429    14.639 r  gen_comm_port[10].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.639    io_COMM_BUS[10]
    V3                                                                r  io_COMM_BUS[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[11]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.594ns  (logic 5.824ns (39.909%)  route 8.770ns (60.091%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         5.191     6.648    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X8Y25          LUT4 (Prop_lut4_I2_O)        0.124     6.772 r  MEM_DIST1/gen_comm_port[11].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.578    10.351    gen_comm_port[11].IOBUF_inst/I
    W3                   OBUFT (Prop_obuft_I_O)       4.243    14.594 r  gen_comm_port[11].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.594    io_COMM_BUS[11]
    W3                                                                r  io_COMM_BUS[11] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.261ns  (logic 5.812ns (40.752%)  route 8.449ns (59.248%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         4.813     6.270    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X8Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.394 r  MEM_DIST1/gen_comm_port[15].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.636    10.030    gen_comm_port[15].IOBUF_inst/I
    T2                   OBUFT (Prop_obuft_I_O)       4.231    14.261 r  gen_comm_port[15].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.261    io_COMM_BUS[15]
    T2                                                                r  io_COMM_BUS[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.195ns  (logic 5.822ns (41.013%)  route 8.374ns (58.987%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         5.178     6.635    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X9Y25          LUT4 (Prop_lut4_I2_O)        0.124     6.759 r  MEM_DIST1/gen_comm_port[8].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.195     9.954    gen_comm_port[8].IOBUF_inst/I
    V4                   OBUFT (Prop_obuft_I_O)       4.241    14.195 r  gen_comm_port[8].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.195    io_COMM_BUS[8]
    V4                                                                r  io_COMM_BUS[8] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.178ns  (logic 5.809ns (40.973%)  route 8.369ns (59.027%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         5.181     6.638    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X8Y25          LUT4 (Prop_lut4_I2_O)        0.124     6.762 r  MEM_DIST1/gen_comm_port[5].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.188     9.950    gen_comm_port[5].IOBUF_inst/I
    W4                   OBUFT (Prop_obuft_I_O)       4.228    14.178 r  gen_comm_port[5].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.178    io_COMM_BUS[5]
    W4                                                                r  io_COMM_BUS[5] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        14.168ns  (logic 5.822ns (41.095%)  route 8.346ns (58.905%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         4.463     5.920    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X7Y23          LUT4 (Prop_lut4_I2_O)        0.124     6.044 r  MEM_DIST1/gen_comm_port[13].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.883     9.927    gen_comm_port[13].IOBUF_inst/I
    W2                   OBUFT (Prop_obuft_I_O)       4.241    14.168 r  gen_comm_port[13].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    14.168    io_COMM_BUS[13]
    W2                                                                r  io_COMM_BUS[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            io_COMM_BUS[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.799ns  (logic 5.828ns (42.234%)  route 7.971ns (57.766%))
  Logic Levels:           3  (IBUF=1 LUT4=1 OBUFT=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         4.776     6.233    MEM_DIST1/i_COMM_IX_IBUF
    SLICE_X9Y22          LUT4 (Prop_lut4_I2_O)        0.124     6.357 r  MEM_DIST1/gen_comm_port[2].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.195     9.552    gen_comm_port[2].IOBUF_inst/I
    W6                   OBUFT (Prop_obuft_I_O)       4.247    13.799 r  gen_comm_port[2].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000    13.799    io_COMM_BUS[2]
    W6                                                                r  io_COMM_BUS[2] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IMEM/RAM_reg[17][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/RAM_reg[17][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.186ns (60.614%)  route 0.121ns (39.386%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE                         0.000     0.000 r  IMEM/RAM_reg[17][4]/C
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[17][4]/Q
                         net (fo=2, routed)           0.121     0.262    IMEM/RAM_reg[17][4]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.307 r  IMEM/RAM[17][4]_i_1/O
                         net (fo=1, routed)           0.000     0.307    IMEM/RAM[17][4]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  IMEM/RAM_reg[17][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/RAM_reg[27][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/RAM_reg[27][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.186ns (54.728%)  route 0.154ns (45.272%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y17          FDRE                         0.000     0.000 r  IMEM/RAM_reg[27][4]/C
    SLICE_X9Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[27][4]/Q
                         net (fo=2, routed)           0.154     0.295    IMEM/RAM_reg[27][4]
    SLICE_X9Y17          LUT4 (Prop_lut4_I3_O)        0.045     0.340 r  IMEM/RAM[27][4]_i_1/O
                         net (fo=1, routed)           0.000     0.340    IMEM/RAM[27][4]_i_1_n_0
    SLICE_X9Y17          FDRE                                         r  IMEM/RAM_reg[27][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/RAM_reg[11][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/RAM_reg[11][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.463%)  route 0.156ns (45.537%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  IMEM/RAM_reg[11][4]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[11][4]/Q
                         net (fo=2, routed)           0.156     0.297    IMEM/RAM_reg[11][4]
    SLICE_X1Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.342 r  IMEM/RAM[11][4]_i_1/O
                         net (fo=1, routed)           0.000     0.342    IMEM/RAM[11][4]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  IMEM/RAM_reg[11][4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/RAM_reg[0][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/RAM_reg[0][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X13Y23         FDRE                         0.000     0.000 r  IMEM/RAM_reg[0][3]/C
    SLICE_X13Y23         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[0][3]/Q
                         net (fo=2, routed)           0.168     0.309    IMEM/RAM_reg[0][3]
    SLICE_X13Y23         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  IMEM/RAM[0][3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    IMEM/RAM[0][3]_i_1_n_0
    SLICE_X13Y23         FDRE                                         r  IMEM/RAM_reg[0][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/RAM_reg[11][3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/RAM_reg[11][3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y16          FDRE                         0.000     0.000 r  IMEM/RAM_reg[11][3]/C
    SLICE_X3Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[11][3]/Q
                         net (fo=2, routed)           0.168     0.309    IMEM/RAM_reg[11][3]
    SLICE_X3Y16          LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  IMEM/RAM[11][3]_i_1/O
                         net (fo=1, routed)           0.000     0.354    IMEM/RAM[11][3]_i_1_n_0
    SLICE_X3Y16          FDRE                                         r  IMEM/RAM_reg[11][3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/RAM_reg[25][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/RAM_reg[25][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y16         FDRE                         0.000     0.000 r  IMEM/RAM_reg[25][1]/C
    SLICE_X11Y16         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[25][1]/Q
                         net (fo=2, routed)           0.168     0.309    IMEM/RAM_reg[25][1]
    SLICE_X11Y16         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  IMEM/RAM[25][1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    IMEM/RAM[25][1]_i_1_n_0
    SLICE_X11Y16         FDRE                                         r  IMEM/RAM_reg[25][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/RAM_reg[11][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/RAM_reg[11][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  IMEM/RAM_reg[11][1]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[11][1]/Q
                         net (fo=2, routed)           0.168     0.309    IMEM/RAM_reg[11][1]
    SLICE_X1Y18          LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  IMEM/RAM[11][1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    IMEM/RAM[11][1]_i_1_n_0
    SLICE_X1Y18          FDRE                                         r  IMEM/RAM_reg[11][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/RAM_reg[17][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/RAM_reg[17][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.498%)  route 0.168ns (47.502%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y24          FDRE                         0.000     0.000 r  IMEM/RAM_reg[17][1]/C
    SLICE_X1Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[17][1]/Q
                         net (fo=2, routed)           0.168     0.309    IMEM/RAM_reg[17][1]
    SLICE_X1Y24          LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  IMEM/RAM[17][1]_i_1/O
                         net (fo=1, routed)           0.000     0.354    IMEM/RAM[17][1]_i_1_n_0
    SLICE_X1Y24          FDRE                                         r  IMEM/RAM_reg[17][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/RAM_reg[18][1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/RAM_reg[18][1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y24          FDRE                         0.000     0.000 r  IMEM/RAM_reg[18][1]/C
    SLICE_X3Y24          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[18][1]/Q
                         net (fo=2, routed)           0.169     0.310    IMEM/RAM_reg[18][1]
    SLICE_X3Y24          LUT4 (Prop_lut4_I3_O)        0.045     0.355 r  IMEM/RAM[18][1]_i_1/O
                         net (fo=1, routed)           0.000     0.355    IMEM/RAM[18][1]_i_1_n_0
    SLICE_X3Y24          FDRE                                         r  IMEM/RAM_reg[18][1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 IMEM/RAM_reg[21][4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/RAM_reg[21][4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.355ns  (logic 0.186ns (52.394%)  route 0.169ns (47.606%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y23          FDRE                         0.000     0.000 r  IMEM/RAM_reg[21][4]/C
    SLICE_X1Y23          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  IMEM/RAM_reg[21][4]/Q
                         net (fo=2, routed)           0.169     0.310    IMEM/RAM_reg[21][4]
    SLICE_X1Y23          LUT4 (Prop_lut4_I3_O)        0.045     0.355 r  IMEM/RAM[21][4]_i_1/O
                         net (fo=1, routed)           0.000     0.355    IMEM/RAM[21][4]_i_1_n_0
    SLICE_X1Y23          FDRE                                         r  IMEM/RAM_reg[21][4]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clk_out1_clk_wiz_0
  To Clock:  

Max Delay            48 Endpoints
Min Delay            48 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[13]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.837ns  (logic 4.821ns (49.011%)  route 5.016ns (50.989%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.617    -0.876    MEM_DIST1/clk_out1
    SLICE_X7Y26          FDRE                                         r  MEM_DIST1/o_DATA_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  MEM_DIST1/o_DATA_reg[13]/Q
                         net (fo=1, routed)           1.133     0.713    MEM_DIST1/o_DATA_reg_n_0_[13]
    SLICE_X7Y23          LUT4 (Prop_lut4_I0_O)        0.124     0.837 r  MEM_DIST1/gen_comm_port[13].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.883     4.720    gen_comm_port[13].IOBUF_inst/I
    W2                   OBUFT (Prop_obuft_I_O)       4.241     8.962 r  gen_comm_port[13].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.962    io_COMM_BUS[13]
    W2                                                                r  io_COMM_BUS[13] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.668ns  (logic 5.039ns (52.125%)  route 4.628ns (47.875%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.551    -0.942    MEM_DIST1/clk_out1
    SLICE_X11Y23         FDRE                                         r  MEM_DIST1/o_DATA_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  MEM_DIST1/o_DATA_reg[10]/Q
                         net (fo=1, routed)           0.816     0.330    MEM_DIST1/o_DATA_reg_n_0_[10]
    SLICE_X9Y23          LUT4 (Prop_lut4_I0_O)        0.154     0.484 r  MEM_DIST1/gen_comm_port[10].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.813     4.296    gen_comm_port[10].IOBUF_inst/I
    V3                   OBUFT (Prop_obuft_I_O)       4.429     8.726 r  gen_comm_port[10].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.726    io_COMM_BUS[10]
    V3                                                                r  io_COMM_BUS[10] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.480ns  (logic 4.818ns (50.824%)  route 4.662ns (49.176%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.617    -0.876    MEM_DIST1/clk_out1
    SLICE_X7Y26          FDRE                                         r  MEM_DIST1/o_DATA_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  MEM_DIST1/o_DATA_reg[4]/Q
                         net (fo=1, routed)           1.171     0.752    MEM_DIST1/o_DATA_reg_n_0_[4]
    SLICE_X7Y22          LUT4 (Prop_lut4_I0_O)        0.124     0.876 r  MEM_DIST1/gen_comm_port[4].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.490     4.366    gen_comm_port[4].IOBUF_inst/I
    U5                   OBUFT (Prop_obuft_I_O)       4.238     8.604 r  gen_comm_port[4].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.604    io_COMM_BUS[4]
    U5                                                                r  io_COMM_BUS[4] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.241ns  (logic 4.802ns (51.961%)  route 4.439ns (48.039%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.617    -0.876    MEM_DIST1/clk_out1
    SLICE_X7Y26          FDRE                                         r  MEM_DIST1/o_DATA_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  MEM_DIST1/o_DATA_reg[1]/Q
                         net (fo=1, routed)           1.250     0.830    MEM_DIST1/o_DATA_reg_n_0_[1]
    SLICE_X7Y21          LUT4 (Prop_lut4_I0_O)        0.124     0.954 r  MEM_DIST1/gen_comm_port[1].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.190     4.143    gen_comm_port[1].IOBUF_inst/I
    U3                   OBUFT (Prop_obuft_I_O)       4.222     8.365 r  gen_comm_port[1].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.365    io_COMM_BUS[1]
    U3                                                                r  io_COMM_BUS[1] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.286ns  (logic 4.802ns (51.718%)  route 4.483ns (48.282%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.549    -0.944    MEM_DIST1/clk_out1
    SLICE_X9Y25          FDRE                                         r  MEM_DIST1/o_DATA_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  MEM_DIST1/o_DATA_reg[6]/Q
                         net (fo=1, routed)           1.382     0.895    MEM_DIST1/o_DATA_reg_n_0_[6]
    SLICE_X9Y21          LUT4 (Prop_lut4_I0_O)        0.124     1.019 r  MEM_DIST1/gen_comm_port[6].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.101     4.119    gen_comm_port[6].IOBUF_inst/I
    V5                   OBUFT (Prop_obuft_I_O)       4.222     8.342 r  gen_comm_port[6].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.342    io_COMM_BUS[6]
    V5                                                                r  io_COMM_BUS[6] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[14]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.256ns  (logic 4.806ns (51.918%)  route 4.451ns (48.082%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.549    -0.944    MEM_DIST1/clk_out1
    SLICE_X9Y25          FDRE                                         r  MEM_DIST1/o_DATA_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y25          FDRE (Prop_fdre_C_Q)         0.456    -0.488 r  MEM_DIST1/o_DATA_reg[14]/Q
                         net (fo=1, routed)           0.656     0.168    MEM_DIST1/o_DATA_reg_n_0_[14]
    SLICE_X9Y25          LUT4 (Prop_lut4_I0_O)        0.124     0.292 r  MEM_DIST1/gen_comm_port[14].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.794     4.087    gen_comm_port[14].IOBUF_inst/I
    U1                   OBUFT (Prop_obuft_I_O)       4.226     8.312 r  gen_comm_port[14].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.312    io_COMM_BUS[14]
    U1                                                                r  io_COMM_BUS[14] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.138ns  (logic 4.807ns (52.606%)  route 4.331ns (47.394%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.617    -0.876    MEM_DIST1/clk_out1
    SLICE_X7Y26          FDRE                                         r  MEM_DIST1/o_DATA_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y26          FDRE (Prop_fdre_C_Q)         0.456    -0.420 r  MEM_DIST1/o_DATA_reg[12]/Q
                         net (fo=1, routed)           0.493     0.073    MEM_DIST1/o_DATA_reg_n_0_[12]
    SLICE_X7Y26          LUT4 (Prop_lut4_I0_O)        0.124     0.197 r  MEM_DIST1/gen_comm_port[12].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.838     4.035    gen_comm_port[12].IOBUF_inst/I
    V2                   OBUFT (Prop_obuft_I_O)       4.227     8.262 r  gen_comm_port[12].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.262    io_COMM_BUS[12]
    V2                                                                r  io_COMM_BUS[12] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[15]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.198ns  (logic 4.811ns (52.302%)  route 4.387ns (47.698%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.551    -0.942    MEM_DIST1/clk_out1
    SLICE_X11Y23         FDRE                                         r  MEM_DIST1/o_DATA_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  MEM_DIST1/o_DATA_reg[15]/Q
                         net (fo=1, routed)           0.751     0.265    MEM_DIST1/o_DATA_reg_n_0_[15]
    SLICE_X8Y23          LUT4 (Prop_lut4_I0_O)        0.124     0.389 r  MEM_DIST1/gen_comm_port[15].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.636     4.025    gen_comm_port[15].IOBUF_inst/I
    T2                   OBUFT (Prop_obuft_I_O)       4.231     8.256 r  gen_comm_port[15].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.256    io_COMM_BUS[15]
    T2                                                                r  io_COMM_BUS[15] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.117ns  (logic 4.829ns (52.970%)  route 4.288ns (47.030%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.552    -0.941    MEM_DIST1/clk_out1
    SLICE_X9Y27          FDRE                                         r  MEM_DIST1/o_DATA_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y27          FDRE (Prop_fdre_C_Q)         0.456    -0.485 r  MEM_DIST1/o_DATA_reg[0]/Q
                         net (fo=1, routed)           0.493     0.008    MEM_DIST1/o_DATA_reg_n_0_[0]
    SLICE_X9Y27          LUT4 (Prop_lut4_I0_O)        0.124     0.132 r  MEM_DIST1/gen_comm_port[0].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.795     3.927    gen_comm_port[0].IOBUF_inst/I
    U7                   OBUFT (Prop_obuft_I_O)       4.249     8.177 r  gen_comm_port[0].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     8.177    io_COMM_BUS[0]
    U7                                                                r  io_COMM_BUS[0] (INOUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/o_DATA_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            io_COMM_BUS[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.884ns  (logic 4.801ns (54.040%)  route 4.083ns (45.960%))
  Logic Levels:           2  (LUT4=1 OBUFT=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.476     1.476 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.233     2.709    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.965    -4.256 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.666    -2.589    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -2.493 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.551    -0.942    MEM_DIST1/clk_out1
    SLICE_X11Y23         FDRE                                         r  MEM_DIST1/o_DATA_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y23         FDRE (Prop_fdre_C_Q)         0.456    -0.486 r  MEM_DIST1/o_DATA_reg[3]/Q
                         net (fo=1, routed)           0.648     0.162    MEM_DIST1/o_DATA_reg_n_0_[3]
    SLICE_X11Y23         LUT4 (Prop_lut4_I0_O)        0.124     0.286 r  MEM_DIST1/gen_comm_port[3].IOBUF_inst_i_1/O
                         net (fo=1, routed)           3.435     3.721    gen_comm_port[3].IOBUF_inst/I
    U2                   OBUFT (Prop_obuft_I_O)       4.221     7.942 r  gen_comm_port[3].IOBUF_inst/OBUFT/O
                         net (fo=1, unset)            0.000     7.942    io_COMM_BUS[3]
    U2                                                                r  io_COMM_BUS[3] (INOUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            arm_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        0.845ns  (logic 0.367ns (43.446%)  route 0.478ns (56.554%))
  Logic Levels:           0  
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.509    -1.467    clk_out1
    SLICE_X3Y31          FDRE                                         r  CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y31          FDRE (Prop_fdre_C_Q)         0.367    -1.100 f  CMPLT_reg/Q
                         net (fo=5, routed)           0.478    -0.622    CMPLT
    SLICE_X4Y31          FDCE                                         f  arm_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            ext_memRW/w_RUN_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        1.465ns  (logic 0.467ns (31.885%)  route 0.998ns (68.115%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.438    -1.538    ext_memRW/clk_out1
    SLICE_X9Y28          FDRE                                         r  ext_memRW/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y28          FDRE (Prop_fdre_C_Q)         0.367    -1.171 f  ext_memRW/w_CMPLT_reg/Q
                         net (fo=11, routed)          0.441    -0.729    logic_resetter/w_RUN_reg
    SLICE_X9Y28          LUT2 (Prop_lut2_I1_O)        0.100    -0.629 f  logic_resetter/w_RUN_i_1/O
                         net (fo=1, routed)           0.556    -0.073    ext_memRW/w_RUN0
    SLICE_X9Y31          FDCE                                         f  ext_memRW/w_RUN_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 MEM_DIST1/w_CMPLT_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            MEM_DIST1/w_init_reg/CLR
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.942ns  (logic 0.209ns (22.187%)  route 0.733ns (77.813%))
  Logic Levels:           1  (LUT2=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.559    -0.605    MEM_DIST1/clk_out1
    SLICE_X8Y31          FDRE                                         r  MEM_DIST1/w_CMPLT_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y31          FDRE (Prop_fdre_C_Q)         0.164    -0.441 f  MEM_DIST1/w_CMPLT_reg/Q
                         net (fo=6, routed)           0.342    -0.099    logic_resetter/w_init_reg
    SLICE_X8Y24          LUT2 (Prop_lut2_I1_O)        0.045    -0.054 f  logic_resetter/w_init_i_2/O
                         net (fo=1, routed)           0.391     0.337    MEM_DIST1/w_init0
    SLICE_X7Y29          FDCE                                         f  MEM_DIST1/w_init_reg/CLR
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_ADDR_TO_ERAM_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_Mem_Addr_ext[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.749ns  (logic 1.273ns (72.778%)  route 0.476ns (27.222%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.557    -0.607    ext_memRW/clk_out1
    SLICE_X9Y29          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  ext_memRW/o_ADDR_TO_ERAM_reg[0]/Q
                         net (fo=1, routed)           0.476     0.010    o_Mem_Addr_ext_OBUF[0]
    M18                  OBUF (Prop_obuf_I_O)         1.132     1.142 r  o_Mem_Addr_ext_OBUF[0]_inst/O
                         net (fo=0)                   0.000     1.142    o_Mem_Addr_ext[0]
    M18                                                               r  o_Mem_Addr_ext[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_ADDR_TO_ERAM_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_Mem_Addr_ext[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.740ns  (logic 1.266ns (72.723%)  route 0.475ns (27.277%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.584    -0.580    ext_memRW/clk_out1
    SLICE_X4Y29          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  ext_memRW/o_ADDR_TO_ERAM_reg[6]/Q
                         net (fo=1, routed)           0.475     0.036    o_Mem_Addr_ext_OBUF[6]
    R18                  OBUF (Prop_obuf_I_O)         1.125     1.160 r  o_Mem_Addr_ext_OBUF[6]_inst/O
                         net (fo=0)                   0.000     1.160    o_Mem_Addr_ext[6]
    R18                                                               r  o_Mem_Addr_ext[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_ADDR_TO_ERAM_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_Mem_Addr_ext[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.788ns  (logic 1.284ns (71.790%)  route 0.505ns (28.210%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.557    -0.607    ext_memRW/clk_out1
    SLICE_X9Y29          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  ext_memRW/o_ADDR_TO_ERAM_reg[1]/Q
                         net (fo=1, routed)           0.505     0.039    o_Mem_Addr_ext_OBUF[1]
    M19                  OBUF (Prop_obuf_I_O)         1.143     1.182 r  o_Mem_Addr_ext_OBUF[1]_inst/O
                         net (fo=0)                   0.000     1.182    o_Mem_Addr_ext[1]
    M19                                                               r  o_Mem_Addr_ext[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_ADDR_TO_ERAM_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_Mem_Addr_ext[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.815ns  (logic 1.302ns (71.727%)  route 0.513ns (28.273%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.557    -0.607    ext_memRW/clk_out1
    SLICE_X11Y29         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  ext_memRW/o_ADDR_TO_ERAM_reg[2]/Q
                         net (fo=1, routed)           0.513     0.047    o_Mem_Addr_ext_OBUF[2]
    K17                  OBUF (Prop_obuf_I_O)         1.161     1.208 r  o_Mem_Addr_ext_OBUF[2]_inst/O
                         net (fo=0)                   0.000     1.208    o_Mem_Addr_ext[2]
    K17                                                               r  o_Mem_Addr_ext[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_ADDR_TO_ERAM_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_Mem_Addr_ext[10]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.808ns  (logic 1.274ns (70.444%)  route 0.534ns (29.556%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.584    -0.580    ext_memRW/clk_out1
    SLICE_X4Y29          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  ext_memRW/o_ADDR_TO_ERAM_reg[10]/Q
                         net (fo=1, routed)           0.534     0.096    o_Mem_Addr_ext_OBUF[10]
    W18                  OBUF (Prop_obuf_I_O)         1.133     1.228 r  o_Mem_Addr_ext_OBUF[10]_inst/O
                         net (fo=0)                   0.000     1.228    o_Mem_Addr_ext[10]
    W18                                                               r  o_Mem_Addr_ext[10] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_ADDR_TO_ERAM_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_Mem_Addr_ext[12]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.818ns  (logic 1.274ns (70.061%)  route 0.544ns (29.939%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.584    -0.580    ext_memRW/clk_out1
    SLICE_X4Y29          FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y29          FDRE (Prop_fdre_C_Q)         0.141    -0.439 r  ext_memRW/o_ADDR_TO_ERAM_reg[12]/Q
                         net (fo=1, routed)           0.544     0.105    o_Mem_Addr_ext_OBUF[12]
    T18                  OBUF (Prop_obuf_I_O)         1.133     1.238 r  o_Mem_Addr_ext_OBUF[12]_inst/O
                         net (fo=0)                   0.000     1.238    o_Mem_Addr_ext[12]
    T18                                                               r  o_Mem_Addr_ext[12] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 ext_memRW/o_ADDR_TO_ERAM_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Destination:            o_Mem_Addr_ext[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        1.859ns  (logic 1.262ns (67.868%)  route 0.597ns (32.132%))
  Logic Levels:           1  (OBUF=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.244     0.244 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.684    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.362    -1.678 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.489    -1.189    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.163 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.557    -0.607    ext_memRW/clk_out1
    SLICE_X11Y29         FDRE                                         r  ext_memRW/o_ADDR_TO_ERAM_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X11Y29         FDRE (Prop_fdre_C_Q)         0.141    -0.466 r  ext_memRW/o_ADDR_TO_ERAM_reg[4]/Q
                         net (fo=1, routed)           0.597     0.132    o_Mem_Addr_ext_OBUF[4]
    P17                  OBUF (Prop_obuf_I_O)         1.121     1.252 r  o_Mem_Addr_ext_OBUF[4]_inst/O
                         net (fo=0)                   0.000     1.252    o_Mem_Addr_ext[4]
    P17                                                               r  o_Mem_Addr_ext[4] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  clkfbout_clk_wiz_0
  To Clock:  

Max Delay             1 Endpoint
Min Delay             1 Endpoint
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Max at Fast Process Corner
  Data Path Delay:        1.378ns  (logic 0.029ns (2.104%)  route 1.349ns (97.896%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 fall edge)
                                                     41.667    41.667 f  
    L17                                               0.000    41.667 f  i_XCO (IN)
                         net (fo=0)                   0.000    41.667    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432    42.098 f  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480    42.578    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -3.145    39.433 f  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           0.534    39.967    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.029    39.996 f  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           0.816    40.811    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   f  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                            (clock source 'clkfbout_clk_wiz_0'  {rise@0.000ns fall@41.667ns period=83.333ns})
  Destination:            PLL_1/inst/mmcm_adv_inst/CLKFBIN
  Path Group:             (none)
  Path Type:              Min at Slow Process Corner
  Data Path Delay:        3.133ns  (logic 0.091ns (2.904%)  route 3.042ns (97.096%))
  Logic Levels:           1  (BUFG=1)
  Clock Uncertainty:      0.860ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.380ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clkfbout_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
  -------------------------------------------------------------------    -------------------
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKFBOUT)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKFBOUT
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clkfbout_clk_wiz_0
    BUFGCTRL_X0Y3        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkf_buf/O
                         net (fo=1, routed)           1.455    -1.521    PLL_1/inst/clkfbout_buf_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV                                   r  PLL_1/inst/mmcm_adv_inst/CLKFBIN
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  clk_out1_clk_wiz_0

Max Delay           260 Endpoints
Min Delay           260 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            IX_MUX1/o_CLK_IVSA_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.826ns  (logic 1.607ns (20.534%)  route 6.219ns (79.466%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 r  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 r  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         6.219     7.676    IX_MUX1/i_COMM_IX_IBUF
    SLICE_X15Y29         LUT2 (Prop_lut2_I1_O)        0.150     7.826 r  IX_MUX1/o_CLK_IVSA_i_1/O
                         net (fo=1, routed)           0.000     7.826    IX_MUX1/o_CLK_IVSA_i_1_n_0
    SLICE_X15Y29         FDRE                                         r  IX_MUX1/o_CLK_IVSA_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.439    -1.537    IX_MUX1/clk_out1
    SLICE_X15Y29         FDRE                                         r  IX_MUX1/o_CLK_IVSA_reg/C

Slack:                    inf
  Source:                 i_COMM_IX
                            (input port)
  Destination:            IX_MUX1/o_CLK_IMEM_reg/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.800ns  (logic 1.581ns (20.269%)  route 6.219ns (79.731%))
  Logic Levels:           2  (IBUF=1 LUT2=1)
  Clock Path Skew:        -1.537ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -1.537ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    A16                                               0.000     0.000 f  i_COMM_IX (IN)
                         net (fo=0)                   0.000     0.000    i_COMM_IX
    A16                  IBUF (Prop_ibuf_I_O)         1.457     1.457 f  i_COMM_IX_IBUF_inst/O
                         net (fo=165, routed)         6.219     7.676    IX_MUX1/i_COMM_IX_IBUF
    SLICE_X15Y29         LUT2 (Prop_lut2_I1_O)        0.124     7.800 r  IX_MUX1/o_CLK_IMEM_i_1/O
                         net (fo=1, routed)           0.000     7.800    IX_MUX1/o_CLK_IMEM_i_1_n_0
    SLICE_X15Y29         FDRE                                         r  IX_MUX1/o_CLK_IMEM_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.439    -1.537    IX_MUX1/clk_out1
    SLICE_X15Y29         FDRE                                         r  IX_MUX1/o_CLK_IMEM_reg/C

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.145ns  (logic 0.700ns (16.888%)  route 3.445ns (83.112%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_reg/Q
                         net (fo=60, routed)          2.194     2.650    MEM_DIST1/arm
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.774 r  MEM_DIST1/o_DATA[15]_i_2/O
                         net (fo=1, routed)           0.413     3.187    MEM_DIST1/o_DATA[15]_i_2_n_0
    SLICE_X9Y28          LUT3 (Prop_lut3_I1_O)        0.120     3.307 r  MEM_DIST1/o_DATA[15]_i_1/O
                         net (fo=16, routed)          0.838     4.145    MEM_DIST1/o_DATA[15]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.436    -1.540    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_reg[2]/C

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.145ns  (logic 0.700ns (16.888%)  route 3.445ns (83.112%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_reg/Q
                         net (fo=60, routed)          2.194     2.650    MEM_DIST1/arm
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.774 r  MEM_DIST1/o_DATA[15]_i_2/O
                         net (fo=1, routed)           0.413     3.187    MEM_DIST1/o_DATA[15]_i_2_n_0
    SLICE_X9Y28          LUT3 (Prop_lut3_I1_O)        0.120     3.307 r  MEM_DIST1/o_DATA[15]_i_1/O
                         net (fo=16, routed)          0.838     4.145    MEM_DIST1/o_DATA[15]_i_1_n_0
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.436    -1.540    MEM_DIST1/clk_out1
    SLICE_X9Y22          FDRE                                         r  MEM_DIST1/o_DATA_reg[7]/C

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_reg[12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.056ns  (logic 0.700ns (17.258%)  route 3.356ns (82.742%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_reg/Q
                         net (fo=60, routed)          2.194     2.650    MEM_DIST1/arm
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.774 r  MEM_DIST1/o_DATA[15]_i_2/O
                         net (fo=1, routed)           0.413     3.187    MEM_DIST1/o_DATA[15]_i_2_n_0
    SLICE_X9Y28          LUT3 (Prop_lut3_I1_O)        0.120     3.307 r  MEM_DIST1/o_DATA[15]_i_1/O
                         net (fo=16, routed)          0.749     4.056    MEM_DIST1/o_DATA[15]_i_1_n_0
    SLICE_X7Y26          FDRE                                         r  MEM_DIST1/o_DATA_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.502    -1.474    MEM_DIST1/clk_out1
    SLICE_X7Y26          FDRE                                         r  MEM_DIST1/o_DATA_reg[12]/C

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_reg[13]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.056ns  (logic 0.700ns (17.258%)  route 3.356ns (82.742%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_reg/Q
                         net (fo=60, routed)          2.194     2.650    MEM_DIST1/arm
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.774 r  MEM_DIST1/o_DATA[15]_i_2/O
                         net (fo=1, routed)           0.413     3.187    MEM_DIST1/o_DATA[15]_i_2_n_0
    SLICE_X9Y28          LUT3 (Prop_lut3_I1_O)        0.120     3.307 r  MEM_DIST1/o_DATA[15]_i_1/O
                         net (fo=16, routed)          0.749     4.056    MEM_DIST1/o_DATA[15]_i_1_n_0
    SLICE_X7Y26          FDRE                                         r  MEM_DIST1/o_DATA_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.502    -1.474    MEM_DIST1/clk_out1
    SLICE_X7Y26          FDRE                                         r  MEM_DIST1/o_DATA_reg[13]/C

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.056ns  (logic 0.700ns (17.258%)  route 3.356ns (82.742%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_reg/Q
                         net (fo=60, routed)          2.194     2.650    MEM_DIST1/arm
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.774 r  MEM_DIST1/o_DATA[15]_i_2/O
                         net (fo=1, routed)           0.413     3.187    MEM_DIST1/o_DATA[15]_i_2_n_0
    SLICE_X9Y28          LUT3 (Prop_lut3_I1_O)        0.120     3.307 r  MEM_DIST1/o_DATA[15]_i_1/O
                         net (fo=16, routed)          0.749     4.056    MEM_DIST1/o_DATA[15]_i_1_n_0
    SLICE_X7Y26          FDRE                                         r  MEM_DIST1/o_DATA_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.502    -1.474    MEM_DIST1/clk_out1
    SLICE_X7Y26          FDRE                                         r  MEM_DIST1/o_DATA_reg[1]/C

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_reg[4]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.056ns  (logic 0.700ns (17.258%)  route 3.356ns (82.742%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_reg/Q
                         net (fo=60, routed)          2.194     2.650    MEM_DIST1/arm
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.774 r  MEM_DIST1/o_DATA[15]_i_2/O
                         net (fo=1, routed)           0.413     3.187    MEM_DIST1/o_DATA[15]_i_2_n_0
    SLICE_X9Y28          LUT3 (Prop_lut3_I1_O)        0.120     3.307 r  MEM_DIST1/o_DATA[15]_i_1/O
                         net (fo=16, routed)          0.749     4.056    MEM_DIST1/o_DATA[15]_i_1_n_0
    SLICE_X7Y26          FDRE                                         r  MEM_DIST1/o_DATA_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.502    -1.474    MEM_DIST1/clk_out1
    SLICE_X7Y26          FDRE                                         r  MEM_DIST1/o_DATA_reg[4]/C

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_reg[10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 0.700ns (17.325%)  route 3.340ns (82.675%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_reg/Q
                         net (fo=60, routed)          2.194     2.650    MEM_DIST1/arm
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.774 r  MEM_DIST1/o_DATA[15]_i_2/O
                         net (fo=1, routed)           0.413     3.187    MEM_DIST1/o_DATA[15]_i_2_n_0
    SLICE_X9Y28          LUT3 (Prop_lut3_I1_O)        0.120     3.307 r  MEM_DIST1/o_DATA[15]_i_1/O
                         net (fo=16, routed)          0.734     4.040    MEM_DIST1/o_DATA[15]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  MEM_DIST1/o_DATA_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.436    -1.540    MEM_DIST1/clk_out1
    SLICE_X11Y23         FDRE                                         r  MEM_DIST1/o_DATA_reg[10]/C

Slack:                    inf
  Source:                 arm_reg/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/o_DATA_reg[15]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.040ns  (logic 0.700ns (17.325%)  route 3.340ns (82.675%))
  Logic Levels:           3  (FDCE=1 LUT3=1 LUT6=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y31          FDCE                         0.000     0.000 r  arm_reg/C
    SLICE_X4Y31          FDCE (Prop_fdce_C_Q)         0.456     0.456 f  arm_reg/Q
                         net (fo=60, routed)          2.194     2.650    MEM_DIST1/arm
    SLICE_X9Y29          LUT6 (Prop_lut6_I0_O)        0.124     2.774 r  MEM_DIST1/o_DATA[15]_i_2/O
                         net (fo=1, routed)           0.413     3.187    MEM_DIST1/o_DATA[15]_i_2_n_0
    SLICE_X9Y28          LUT3 (Prop_lut3_I1_O)        0.120     3.307 r  MEM_DIST1/o_DATA[15]_i_1/O
                         net (fo=16, routed)          0.734     4.040    MEM_DIST1/o_DATA[15]_i_1_n_0
    SLICE_X11Y23         FDRE                                         r  MEM_DIST1/o_DATA_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         1.406     1.406 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.162     2.567    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.221    -4.654 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.587    -3.067    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    -2.976 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         1.436    -1.540    MEM_DIST1/clk_out1
    SLICE_X11Y23         FDRE                                         r  MEM_DIST1/o_DATA_reg[15]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 IMEM/RAM_reg[23][7]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_23_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.302ns  (logic 0.148ns (48.996%)  route 0.154ns (51.004%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE                         0.000     0.000 r  IMEM/RAM_reg[23][7]/C
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  IMEM/RAM_reg[23][7]/Q
                         net (fo=2, routed)           0.154     0.302    IMEM/RAM_reg[23][7]
    SLICE_X0Y25          FDRE                                         r  IMEM/o_REGISTER_23_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.850    -0.821    IMEM/clk_out1
    SLICE_X0Y25          FDRE                                         r  IMEM/o_REGISTER_23_reg[7]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.305ns  (logic 0.212ns (69.461%)  route 0.093ns (30.539%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y30          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[0]/C
    SLICE_X6Y30          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER/sample_count_reg[0]/Q
                         net (fo=2, routed)           0.093     0.260    IV_SAVER/sample_count_reg[0]
    SLICE_X7Y30          LUT3 (Prop_lut3_I0_O)        0.045     0.305 r  IV_SAVER/w_LoADDR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.305    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[0]
    SLICE_X7Y30          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.854    -0.817    MEM_DIST1/clk_out1
    SLICE_X7Y30          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[0]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[23][11]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_23_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.164ns (53.605%)  route 0.142ns (46.395%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE                         0.000     0.000 r  IMEM/RAM_reg[23][11]/C
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IMEM/RAM_reg[23][11]/Q
                         net (fo=2, routed)           0.142     0.306    IMEM/RAM_reg[23][11]
    SLICE_X1Y25          FDRE                                         r  IMEM/o_REGISTER_23_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.850    -0.821    IMEM/clk_out1
    SLICE_X1Y25          FDRE                                         r  IMEM/o_REGISTER_23_reg[11]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[4]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.306ns  (logic 0.212ns (69.227%)  route 0.094ns (30.773%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y31          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[4]/C
    SLICE_X6Y31          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER/sample_count_reg[4]/Q
                         net (fo=2, routed)           0.094     0.261    IV_SAVER/sample_count_reg[4]
    SLICE_X7Y31          LUT3 (Prop_lut3_I0_O)        0.045     0.306 r  IV_SAVER/w_LoADDR[4]_i_1/O
                         net (fo=1, routed)           0.000     0.306    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[4]
    SLICE_X7Y31          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.855    -0.816    MEM_DIST1/clk_out1
    SLICE_X7Y31          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[4]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[23][9]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_23_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.324ns  (logic 0.148ns (45.692%)  route 0.176ns (54.308%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE                         0.000     0.000 r  IMEM/RAM_reg[23][9]/C
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  IMEM/RAM_reg[23][9]/Q
                         net (fo=2, routed)           0.176     0.324    IMEM/RAM_reg[23][9]
    SLICE_X4Y27          FDRE                                         r  IMEM/o_REGISTER_23_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.851    -0.820    IMEM/clk_out1
    SLICE_X4Y27          FDRE                                         r  IMEM/o_REGISTER_23_reg[9]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[23][0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_23_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.996%)  route 0.171ns (51.004%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE                         0.000     0.000 r  IMEM/RAM_reg[23][0]/C
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IMEM/RAM_reg[23][0]/Q
                         net (fo=2, routed)           0.171     0.335    IMEM/RAM_reg[23][0]
    SLICE_X1Y25          FDRE                                         r  IMEM/o_REGISTER_23_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.850    -0.821    IMEM/clk_out1
    SLICE_X1Y25          FDRE                                         r  IMEM/o_REGISTER_23_reg[0]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[23][13]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_23_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.335ns  (logic 0.164ns (48.886%)  route 0.171ns (51.114%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE                         0.000     0.000 r  IMEM/RAM_reg[23][13]/C
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IMEM/RAM_reg[23][13]/Q
                         net (fo=2, routed)           0.171     0.335    IMEM/RAM_reg[23][13]
    SLICE_X4Y27          FDRE                                         r  IMEM/o_REGISTER_23_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.851    -0.820    IMEM/clk_out1
    SLICE_X4Y27          FDRE                                         r  IMEM/o_REGISTER_23_reg[13]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[23][15]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_23_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.345ns  (logic 0.164ns (47.468%)  route 0.181ns (52.532%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y26          FDRE                         0.000     0.000 r  IMEM/RAM_reg[23][15]/C
    SLICE_X6Y26          FDRE (Prop_fdre_C_Q)         0.164     0.164 r  IMEM/RAM_reg[23][15]/Q
                         net (fo=2, routed)           0.181     0.345    IMEM/RAM_reg[23][15]
    SLICE_X4Y27          FDRE                                         r  IMEM/o_REGISTER_23_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.851    -0.820    IMEM/clk_out1
    SLICE_X4Y27          FDRE                                         r  IMEM/o_REGISTER_23_reg[15]/C

Slack:                    inf
  Source:                 IMEM/RAM_reg[23][6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            IMEM/o_REGISTER_23_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.351ns  (logic 0.148ns (42.120%)  route 0.203ns (57.880%))
  Logic Levels:           1  (FDRE=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y24          FDRE                         0.000     0.000 r  IMEM/RAM_reg[23][6]/C
    SLICE_X2Y24          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  IMEM/RAM_reg[23][6]/Q
                         net (fo=2, routed)           0.203     0.351    IMEM/RAM_reg[23][6]
    SLICE_X0Y25          FDRE                                         r  IMEM/o_REGISTER_23_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.850    -0.821    IMEM/clk_out1
    SLICE_X0Y25          FDRE                                         r  IMEM/o_REGISTER_23_reg[6]/C

Slack:                    inf
  Source:                 IV_SAVER/sample_count_reg[13]/C
                            (rising edge-triggered cell FDCE)
  Destination:            MEM_DIST1/w_LoADDR_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@2.500ns period=5.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.359ns  (logic 0.213ns (59.331%)  route 0.146ns (40.669%))
  Logic Levels:           2  (FDCE=1 LUT3=1)
  Clock Uncertainty:      0.891ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Discrete Jitter          (DJ):    0.442ns
    Phase Error              (PE):    0.668ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y33          FDCE                         0.000     0.000 r  IV_SAVER/sample_count_reg[13]/C
    SLICE_X6Y33          FDCE (Prop_fdce_C_Q)         0.167     0.167 r  IV_SAVER/sample_count_reg[13]/Q
                         net (fo=2, routed)           0.146     0.313    IV_SAVER/sample_count_reg[13]
    SLICE_X7Y33          LUT3 (Prop_lut3_I0_O)        0.046     0.359 r  IV_SAVER/w_LoADDR[13]_i_1/O
                         net (fo=1, routed)           0.000     0.359    MEM_DIST1/ADDR_TO_MEM_DIST_OUT[13]
    SLICE_X7Y33          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    L17                                               0.000     0.000 r  i_XCO (IN)
                         net (fo=0)                   0.000     0.000    PLL_1/inst/clk_in1
    L17                  IBUF (Prop_ibuf_I_O)         0.432     0.432 r  PLL_1/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.480     0.912    PLL_1/inst/clk_in1_clk_wiz_0
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.145    -2.233 r  PLL_1/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.534    -1.700    PLL_1/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029    -1.671 r  PLL_1/inst/clkout1_buf/O
                         net (fo=227, routed)         0.857    -0.814    MEM_DIST1/clk_out1
    SLICE_X7Y33          FDRE                                         r  MEM_DIST1/w_LoADDR_reg[13]/C





