

================================================================
== Vitis HLS Report for 'open_dhcp_port'
================================================================
* Date:           Tue Jul 19 05:58:05 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        dhcp_client_prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcvu3p-ffvc1517-2-i


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.20 ns|  1.168 ns|     0.86 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |        2|        2|  6.400 ns|  6.400 ns|    2|    2|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|      91|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     -|       -|       -|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      68|    -|
|Register         |        -|     -|      44|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     0|      44|     159|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     1440|  2280|  788160|  394080|  320|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|     0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |add_ln692_fu_92_p2                |         +|   0|  0|  39|          32|           2|
    |and_ln50_fu_124_p2                |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_io                |       and|   0|  0|   2|           1|           1|
    |ap_block_state3_io                |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op24_write_state2    |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op32_write_state3    |       and|   0|  0|   2|           1|           1|
    |tmp_i_23_nbreadreq_fu_60_p3       |       and|   0|  0|   2|           1|           0|
    |icmp_ln870_fu_86_p2               |      icmp|   0|  0|  20|          32|           1|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage1_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state3_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op29_read_state2     |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op34_write_state3    |        or|   0|  0|   2|           1|           1|
    |or_ln46_fu_112_p2                 |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  91|          80|          19|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                              |  14|          3|    1|          3|
    |ap_done                                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0                |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |m_axis_open_port_V_TDATA_blk_n         |   9|          2|    1|          2|
    |portOpen_blk_n                         |   9|          2|    1|          2|
    |s_axis_open_port_status_V_TDATA_blk_n  |   9|          2|    1|          2|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  68|         15|    7|         15|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------+----+----+-----+-----------+
    |                Name               | FF | LUT| Bits| Const Bits|
    +-----------------------------------+----+----+-----+-----------+
    |and_ln50_reg_156                   |   1|   0|    1|          0|
    |ap_CS_fsm                          |   2|   0|    2|          0|
    |ap_done_reg                        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg        |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1            |   1|   0|    1|          0|
    |icmp_ln870_reg_139                 |   1|   0|    1|          0|
    |odp_listenDone                     |   1|   0|    1|          0|
    |odp_waitListenStatus               |   1|   0|    1|          0|
    |odp_waitListenStatus_load_reg_143  |   1|   0|    1|          0|
    |openPortWaitTime_V                 |  32|   0|   32|          0|
    |or_ln46_reg_148                    |   1|   0|    1|          0|
    |tmp_i_reg_152                      |   1|   0|    1|          0|
    +-----------------------------------+----+----+-----+-----------+
    |Total                              |  44|   0|   44|          0|
    +-----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|             RTL Ports            | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+----------------------------------+-----+-----+------------+---------------------------+--------------+
|ap_clk                            |   in|    1|  ap_ctrl_hs|             open_dhcp_port|  return value|
|ap_rst                            |   in|    1|  ap_ctrl_hs|             open_dhcp_port|  return value|
|ap_start                          |   in|    1|  ap_ctrl_hs|             open_dhcp_port|  return value|
|ap_done                           |  out|    1|  ap_ctrl_hs|             open_dhcp_port|  return value|
|ap_continue                       |   in|    1|  ap_ctrl_hs|             open_dhcp_port|  return value|
|ap_idle                           |  out|    1|  ap_ctrl_hs|             open_dhcp_port|  return value|
|ap_ready                          |  out|    1|  ap_ctrl_hs|             open_dhcp_port|  return value|
|m_axis_open_port_V_TREADY         |   in|    1|        axis|         m_axis_open_port_V|       pointer|
|m_axis_open_port_V_TDATA          |  out|   16|        axis|         m_axis_open_port_V|       pointer|
|m_axis_open_port_V_TVALID         |  out|    1|        axis|         m_axis_open_port_V|       pointer|
|s_axis_open_port_status_V_TVALID  |   in|    1|        axis|  s_axis_open_port_status_V|       pointer|
|s_axis_open_port_status_V_TDATA   |   in|    8|        axis|  s_axis_open_port_status_V|       pointer|
|s_axis_open_port_status_V_TREADY  |  out|    1|        axis|  s_axis_open_port_status_V|       pointer|
|portOpen_din                      |  out|    1|     ap_fifo|                   portOpen|       pointer|
|portOpen_full_n                   |   in|    1|     ap_fifo|                   portOpen|       pointer|
|portOpen_write                    |  out|    1|     ap_fifo|                   portOpen|       pointer|
+----------------------------------+-----+-----+------------+---------------------------+--------------+

