Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.09 secs
 
--> Reading design: D_cache.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "D_cache.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "D_cache"
Output Format                      : NGC
Target Device                      : xc7k325t-2L-ffg676

---- Source Options
Top Module Name                    : D_cache
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 32
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

---- Other Options
Cores Search Directories           : {"ipcore_dir"  }

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\write_data_mask_32.v" into library work
Parsing module <write_data_mask_32>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\write_data_mask.v" into library work
Parsing module <write_data_mask>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\LUT_countdown.v" into library work
Parsing module <LUT_countdown>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\D_cache_crl.v" into library work
Parsing module <D_cache_crl>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\cache_mem.v" into library work
Parsing module <cache_mem>.
Analyzing Verilog file "F:\MyProgramme\0arch\PCPU\D_cache.v" into library work
Parsing module <D_cache>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <D_cache>.

Elaborating module <cache_mem(DATA_WIDTH=1)>.

Elaborating module <cache_mem(DATA_WIDTH=20)>.

Elaborating module <cache_mem(DATA_WIDTH=128)>.

Elaborating module <cache_mem(DATA_WIDTH=2)>.

Elaborating module <write_data_mask>.

Elaborating module <write_data_mask_32>.

Elaborating module <LUT_countdown>.

Elaborating module <D_cache_crl>.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <D_cache>.
    Related source file is "F:\MyProgramme\0arch\PCPU\D_cache.v".
WARNING:Xst:647 - Input <Tag_Hi> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <wmask_>.
    Found 32-bit register for signal <wdata_>.
    Found 32-bit register for signal <addr_>.
    Found 32-bit register for signal <Tag_Lo_>.
    Found 9-bit register for signal <op_>.
    Found 32-bit 4-to-1 multiplexer for signal <data_w0> created at line 196.
    Found 32-bit 4-to-1 multiplexer for signal <data_w1> created at line 196.
    Found 32-bit 4-to-1 multiplexer for signal <mem_word> created at line 196.
    Found 20-bit comparator equal for signal <tag0_data[19]_tag_[19]_equal_21_o> created at line 250
    Found 20-bit comparator equal for signal <tag1_data[19]_tag_[19]_equal_22_o> created at line 252
    Found 2-bit comparator greater for signal <count1_data[1]_count0_data[1]_LessThan_23_o> created at line 259
    Summary:
	inferred 109 D-type flip-flop(s).
	inferred   3 Comparator(s).
	inferred  34 Multiplexer(s).
Unit <D_cache> synthesized.

Synthesizing Unit <cache_mem_1>.
    Related source file is "F:\MyProgramme\0arch\PCPU\cache_mem.v".
        DATA_WIDTH = 1
        ADDR_WIDTH = 8
    Found 256x1-bit dual-port RAM <Mram_data> for signal <data>.
    Found 1-bit register for signal <r_data>.
    Found 8-bit comparator equal for signal <w_addr[7]_r_addr[7]_equal_3_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred   1 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cache_mem_1> synthesized.

Synthesizing Unit <cache_mem_2>.
    Related source file is "F:\MyProgramme\0arch\PCPU\cache_mem.v".
        DATA_WIDTH = 20
        ADDR_WIDTH = 8
    Found 256x20-bit dual-port RAM <Mram_data> for signal <data>.
    Found 20-bit register for signal <r_data>.
    Found 8-bit comparator equal for signal <w_addr[7]_r_addr[7]_equal_3_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred  20 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cache_mem_2> synthesized.

Synthesizing Unit <cache_mem_3>.
    Related source file is "F:\MyProgramme\0arch\PCPU\cache_mem.v".
        DATA_WIDTH = 128
        ADDR_WIDTH = 8
    Found 256x128-bit dual-port RAM <Mram_data> for signal <data>.
    Found 128-bit register for signal <r_data>.
    Found 8-bit comparator equal for signal <w_addr[7]_r_addr[7]_equal_3_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred 128 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cache_mem_3> synthesized.

Synthesizing Unit <cache_mem_4>.
    Related source file is "F:\MyProgramme\0arch\PCPU\cache_mem.v".
        DATA_WIDTH = 2
        ADDR_WIDTH = 8
    Found 256x2-bit dual-port RAM <Mram_data> for signal <data>.
    Found 2-bit register for signal <r_data>.
    Found 8-bit comparator equal for signal <w_addr[7]_r_addr[7]_equal_3_o> created at line 38
    Summary:
	inferred   1 RAM(s).
	inferred   2 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   1 Multiplexer(s).
Unit <cache_mem_4> synthesized.

Synthesizing Unit <write_data_mask>.
    Related source file is "F:\MyProgramme\0arch\PCPU\write_data_mask.v".
    Found 128-bit 4-to-1 multiplexer for signal <new_data> created at line 56.
    Summary:
	inferred   1 Multiplexer(s).
Unit <write_data_mask> synthesized.

Synthesizing Unit <write_data_mask_32>.
    Related source file is "F:\MyProgramme\0arch\PCPU\write_data_mask_32.v".
    Found 16-bit 4-to-1 multiplexer for signal <data_16_h> created at line 34.
    Found 16-bit 4-to-1 multiplexer for signal <data_16_l> created at line 40.
    Summary:
	inferred   3 Multiplexer(s).
Unit <write_data_mask_32> synthesized.

Synthesizing Unit <LUT_countdown>.
    Related source file is "F:\MyProgramme\0arch\PCPU\LUT_countdown.v".
    Found 4x2-bit Read Only RAM for signal <nxt_count>
    Summary:
	inferred   1 RAM(s).
Unit <LUT_countdown> synthesized.

Synthesizing Unit <D_cache_crl>.
    Related source file is "F:\MyProgramme\0arch\PCPU\D_cache_crl.v".
        START = 3'b000
        FETCH = 3'b001
        STORE = 3'b010
        WB = 3'b011
        WBSET = 3'b100
WARNING:Xst:647 - Input <op<3:3>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <curstate>.
    Found finite state machine <FSM_0> for signal <curstate>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 29                                             |
    | Inputs             | 10                                             |
    | Outputs            | 5                                              |
    | Clock              | clk (rising_edge)                              |
    | Reset              | rst (positive)                                 |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Summary:
	inferred 205 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <D_cache_crl> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 256x1-bit dual-port RAM                               : 4
 256x128-bit dual-port RAM                             : 2
 256x2-bit dual-port RAM                               : 2
 256x20-bit dual-port RAM                              : 2
 4x2-bit single-port Read Only RAM                     : 2
# Registers                                            : 15
 1-bit register                                        : 4
 128-bit register                                      : 2
 2-bit register                                        : 2
 20-bit register                                       : 2
 32-bit register                                       : 3
 4-bit register                                        : 1
 9-bit register                                        : 1
# Comparators                                          : 13
 2-bit comparator greater                              : 1
 20-bit comparator equal                               : 2
 8-bit comparator equal                                : 10
# Multiplexers                                         : 288
 1-bit 2-to-1 multiplexer                              : 229
 128-bit 2-to-1 multiplexer                            : 5
 128-bit 4-to-1 multiplexer                            : 3
 16-bit 4-to-1 multiplexer                             : 24
 2-bit 2-to-1 multiplexer                              : 4
 20-bit 2-to-1 multiplexer                             : 4
 32-bit 2-to-1 multiplexer                             : 16
 32-bit 4-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:2677 - Node <Tag_Lo__20> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__21> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__22> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__23> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__24> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__25> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__26> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__27> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__28> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__29> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__30> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__31> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <op__3> of sequential type is unconnected in block <D_cache>.

Synthesizing (advanced) Unit <D_cache>.
INFO:Xst:3226 - The RAM <data1/Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <data1/r_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 128-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <data1_w>       | high     |
    |     addrA          | connected to signal <addr_<11:4>>   |          |
    |     diA            | connected to signal <data1_wdata>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 128-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <cache_ready>   | high     |
    |     addrB          | connected to signal <addr_<11:4>>   |          |
    |     doB            | connected to signal <data1_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <data0/Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <data0/r_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 128-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <data0_w>       | high     |
    |     addrA          | connected to signal <addr_<11:4>>   |          |
    |     diA            | connected to signal <data0_wdata>   |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 128-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <cache_ready>   | high     |
    |     addrB          | connected to signal <addr_<11:4>>   |          |
    |     doB            | connected to signal <data0_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <tag1/Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <tag1/r_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <tag1_w>        | high     |
    |     addrA          | connected to signal <addr_<11:4>>   |          |
    |     diA            | connected to signal <tag1_wdata>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <cache_ready>   | high     |
    |     addrB          | connected to signal <addr_<11:4>>   |          |
    |     doB            | connected to signal <tag1_data>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <tag0/Mram_data> will be implemented as a BLOCK RAM, absorbing the following register(s): <tag0/r_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <tag0_w>        | high     |
    |     addrA          | connected to signal <addr_<11:4>>   |          |
    |     diA            | connected to signal <tag0_wdata>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 20-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkB           | connected to signal <clk>           | rise     |
    |     enB            | connected to signal <cache_ready>   | high     |
    |     addrB          | connected to signal <addr_<11:4>>   |          |
    |     doB            | connected to signal <tag0_data>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <D_cache> synthesized (advanced).

Synthesizing (advanced) Unit <LUT_countdown>.
INFO:Xst:3231 - The small RAM <Mram_nxt_count> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 2-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <cur_count>     |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <nxt_count>     |          |
    -----------------------------------------------------------------------
Unit <LUT_countdown> synthesized (advanced).

Synthesizing (advanced) Unit <cache_mem_1>.
INFO:Xst:3231 - The small RAM <Mram_data> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 1-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <w_en>          | high     |
    |     addrA          | connected to signal <w_addr>        |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 1-bit                    |          |
    |     addrB          | connected to signal <r_addr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cache_mem_1> synthesized (advanced).

Synthesizing (advanced) Unit <cache_mem_4>.
INFO:Xst:3231 - The small RAM <Mram_data> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 2-bit                    |          |
    |     clkA           | connected to signal <clk>           | rise     |
    |     weA            | connected to signal <w_en>          | high     |
    |     addrA          | connected to signal <w_addr>        |          |
    |     diA            | connected to signal <w_data>        |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 2-bit                    |          |
    |     addrB          | connected to signal <r_addr>        |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
Unit <cache_mem_4> synthesized (advanced).
WARNING:Xst:2677 - Node <Tag_Lo__20> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__21> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__22> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__23> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__24> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__25> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__26> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__27> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__28> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__29> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__30> of sequential type is unconnected in block <D_cache>.
WARNING:Xst:2677 - Node <Tag_Lo__31> of sequential type is unconnected in block <D_cache>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 12
 256x1-bit dual-port distributed RAM                   : 4
 256x128-bit dual-port block RAM                       : 2
 256x2-bit dual-port distributed RAM                   : 2
 256x20-bit dual-port block RAM                        : 2
 4x2-bit single-port distributed Read Only RAM         : 2
# Registers                                            : 105
 Flip-Flops                                            : 105
# Comparators                                          : 9
 2-bit comparator greater                              : 1
 20-bit comparator equal                               : 2
 8-bit comparator equal                                : 6
# Multiplexers                                         : 318
 1-bit 2-to-1 multiplexer                              : 265
 128-bit 2-to-1 multiplexer                            : 3
 128-bit 4-to-1 multiplexer                            : 3
 16-bit 4-to-1 multiplexer                             : 24
 2-bit 2-to-1 multiplexer                              : 4
 32-bit 2-to-1 multiplexer                             : 16
 32-bit 4-to-1 multiplexer                             : 3
# FSMs                                                 : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <D_cache_crl_/FSM_0> on signal <curstate[1:3]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 001
 100   | 010
 001   | 011
 010   | 100
-------------------

Optimizing unit <D_cache> ...

Optimizing unit <D_cache_crl> ...
WARNING:Xst:2677 - Node <op__3> of sequential type is unconnected in block <D_cache>.

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block D_cache, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 107
 Flip-Flops                                            : 107

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : D_cache.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 922
#      GND                         : 1
#      LUT2                        : 19
#      LUT3                        : 195
#      LUT4                        : 72
#      LUT5                        : 300
#      LUT6                        : 282
#      MUXCY                       : 18
#      MUXF7                       : 34
#      VCC                         : 1
# FlipFlops/Latches                : 107
#      FDE                         : 104
#      FDR                         : 3
# RAMS                             : 22
#      RAM128X1D                   : 16
#      RAMB18E1                    : 2
#      RAMB36E1                    : 4
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 487
#      IBUF                        : 226
#      OBUF                        : 261

Device utilization summary:
---------------------------

Selected Device : 7k325tffg676-2l 


Slice Logic Utilization: 
 Number of Slice Registers:             107  out of  407600     0%  
 Number of Slice LUTs:                  932  out of  203800     0%  
    Number used as Logic:               868  out of  203800     0%  
    Number used as Memory:               64  out of  64000     0%  
       Number used as RAM:               64

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    994
   Number with an unused Flip Flop:     887  out of    994    89%  
   Number with an unused LUT:            62  out of    994     6%  
   Number of fully used LUT-FF pairs:    45  out of    994     4%  
   Number of unique control sets:         2

IO Utilization: 
 Number of IOs:                         533
 Number of bonded IOBs:                 488  out of    400   122% (*) 

Specific Feature Utilization:
 Number of Block RAM/FIFO:                5  out of    445     1%  
    Number using Block RAM only:          5
 Number of BUFG/BUFGCTRLs:                1  out of     32     3%  

WARNING:Xst:1336 -  (*) More than 100% of Device resources are used

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 129   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -2

   Minimum period: 4.380ns (Maximum Frequency: 228.316MHz)
   Minimum input arrival time before clock: 2.851ns
   Maximum output required time after clock: 5.475ns
   Maximum combinational path delay: 2.087ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 4.380ns (frequency: 228.316MHz)
  Total number of paths / destination ports: 25481 / 597
-------------------------------------------------------------------------
Delay:               4.380ns (Levels of Logic = 10)
  Source:            tag1/Mram_data (RAM)
  Destination:       count1/Mram_data2 (RAM)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: tag1/Mram_data to count1/Mram_data2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO2    3   1.800   0.507  tag1/Mram_data (tag1_data<2>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_lut<0> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<0> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<1> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<2> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<3> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<4> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<5> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<5>)
     MUXCY:CI->O          15   0.013   0.483  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<6> (tag1_data[19]_tag_[19]_equal_22_o)
     LUT6:I4->O            8   0.043   0.389  D_cache_crl_/Mmux_count0_w132 (D_cache_crl_/Mmux_count0_w13)
     LUT6:I5->O            2   0.043   0.344  write_ctrl11 (write_ctrl11)
     RAM128X1D:WE              0.408          count0/Mram_data2
    ----------------------------------------
    Total                      4.380ns (2.656ns logic, 1.724ns route)
                                       (60.6% logic, 39.4% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk'
  Total number of paths / destination ports: 947 / 552
-------------------------------------------------------------------------
Offset:              2.851ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       count0/Mram_data1 (RAM)
  Destination Clock: clk rising

  Data Path: rst to count0/Mram_data1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           104   0.000   0.548  rst_IBUF (rst_IBUF)
     LUT3:I1->O            9   0.043   0.450  D_cache_crl_/Mmux_count0_w1311 (D_cache_crl_/Mmux_count0_w12)
     LUT6:I4->O            2   0.043   0.355  D_cache_crl_/Mmux_count0_wdata_s11_SW2 (N140)
     LUT3:I2->O            1   0.043   0.495  D_cache_crl_/Mmux_count0_wdata_s11_SW4 (N170)
     LUT5:I2->O            3   0.043   0.000  Mmux_count0_wdata211 (count0_wdata<1>)
     RAM128X1D:D               0.830          count0/Mram_data3
    ----------------------------------------
    Total                      2.851ns (1.002ns logic, 1.849ns route)
                                       (35.1% logic, 64.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 43842 / 217
-------------------------------------------------------------------------
Offset:              5.475ns (Levels of Logic = 13)
  Source:            tag1/Mram_data (RAM)
  Destination:       mem_data_out<127> (PAD)
  Source Clock:      clk rising

  Data Path: tag1/Mram_data to mem_data_out<127>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     RAMB18E1:CLKARDCLK->DOADO2    3   1.800   0.507  tag1/Mram_data (tag1_data<2>)
     LUT6:I3->O            1   0.043   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_lut<0> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_lut<0>)
     MUXCY:S->O            1   0.238   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<0> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<0>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<1> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<1>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<2> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<2>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<3> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<3>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<4> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<4>)
     MUXCY:CI->O           1   0.013   0.000  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<5> (Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<5>)
     MUXCY:CI->O          15   0.013   0.483  Mcompar_tag1_data[19]_tag_[19]_equal_22_o_cy<6> (tag1_data[19]_tag_[19]_equal_22_o)
     LUT4:I2->O            6   0.043   0.641  cache_hit1 (cache_hit)
     LUT6:I0->O            2   0.043   0.527  D_cache_crl_/Mmux_mem_data_s311 (D_cache_crl_/Mmux_mem_data_s311)
     LUT6:I2->O          128   0.043   0.643  D_cache_crl_/Mmux_mem_data_s35 (mem_data_s)
     LUT3:I0->O            1   0.043   0.339  Mmux_mem_data_out1281 (mem_data_out_9_OBUF)
     OBUF:I->O                 0.000          mem_data_out_9_OBUF (mem_data_out<9>)
    ----------------------------------------
    Total                      5.475ns (2.334ns logic, 3.141ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 341 / 188
-------------------------------------------------------------------------
Delay:               2.087ns (Levels of Logic = 5)
  Source:            rst (PAD)
  Destination:       mem_addr<31> (PAD)

  Data Path: rst to mem_addr<31>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O           104   0.000   0.756  rst_IBUF (rst_IBUF)
     LUT6:I0->O            1   0.043   0.000  D_cache_crl_/Mmux_mem_addr_s26_G (N249)
     MUXF7:I1->O          24   0.178   0.727  D_cache_crl_/Mmux_mem_addr_s26 (mem_addr_s)
     LUT5:I0->O            1   0.043   0.339  Mmux_mem_addr251 (mem_addr_31_OBUF)
     OBUF:I->O                 0.000          mem_addr_31_OBUF (mem_addr<31>)
    ----------------------------------------
    Total                      2.087ns (0.264ns logic, 1.823ns route)
                                       (12.7% logic, 87.3% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.380|         |         |         |
---------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 18.00 secs
Total CPU time to Xst completion: 17.77 secs
 
--> 

Total memory usage is 453816 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   29 (   0 filtered)
Number of infos    :    7 (   0 filtered)

