Classic Timing Analyzer report for demo
Thu Mar 10 17:44:35 2022
Quartus II Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Timing Analyzer Summary
  3. Timing Analyzer Settings
  4. Clock Settings Summary
  5. Parallel Compilation
  6. Clock Setup: 'CP'
  7. Clock Setup: 'X'
  8. tsu
  9. tco
 10. tpd
 11. th
 12. Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Summary                                                                                                                                                                           ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+------------------------+------------+----------+--------------+
; Type                         ; Slack ; Required Time ; Actual Time                                    ; From                      ; To                     ; From Clock ; To Clock ; Failed Paths ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+------------------------+------------+----------+--------------+
; Worst-case tsu               ; N/A   ; None          ; 5.488 ns                                       ; CP                        ; control:inst|CP2       ; --         ; X        ; 0            ;
; Worst-case tco               ; N/A   ; None          ; 12.024 ns                                      ; count:inst2|cnt[0]        ; Y[0]                   ; CP         ; --       ; 0            ;
; Worst-case tpd               ; N/A   ; None          ; 10.771 ns                                      ; CP                        ; CP1                    ; --         ; --       ; 0            ;
; Worst-case th                ; N/A   ; None          ; -2.599 ns                                      ; CP                        ; control:inst|CP2       ; --         ; CP       ; 0            ;
; Clock Setup: 'X'             ; N/A   ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[2]        ; count:inst2|cnt[3]     ; X          ; X        ; 0            ;
; Clock Setup: 'CP'            ; N/A   ; None          ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[1] ; SixteenCount:inst4|con ; CP         ; CP       ; 0            ;
; Total number of failed paths ;       ;               ;                                                ;                           ;                        ;            ;          ; 0            ;
+------------------------------+-------+---------------+------------------------------------------------+---------------------------+------------------------+------------+----------+--------------+


+--------------------------------------------------------------------------------------------------------------------+
; Timing Analyzer Settings                                                                                           ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Option                                                              ; Setting            ; From ; To ; Entity Name ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+
; Device Name                                                         ; EP2C5T144C8        ;      ;    ;             ;
; Timing Models                                                       ; Final              ;      ;    ;             ;
; Default hold multicycle                                             ; Same as Multicycle ;      ;    ;             ;
; Cut paths between unrelated clock domains                           ; On                 ;      ;    ;             ;
; Cut off read during write signal paths                              ; On                 ;      ;    ;             ;
; Cut off feedback from I/O pins                                      ; On                 ;      ;    ;             ;
; Report Combined Fast/Slow Timing                                    ; Off                ;      ;    ;             ;
; Ignore Clock Settings                                               ; Off                ;      ;    ;             ;
; Analyze latches as synchronous elements                             ; On                 ;      ;    ;             ;
; Enable Recovery/Removal analysis                                    ; Off                ;      ;    ;             ;
; Enable Clock Latency                                                ; Off                ;      ;    ;             ;
; Use TimeQuest Timing Analyzer                                       ; Off                ;      ;    ;             ;
; Minimum Core Junction Temperature                                   ; 0                  ;      ;    ;             ;
; Maximum Core Junction Temperature                                   ; 85                 ;      ;    ;             ;
; Number of source nodes to report per destination node               ; 10                 ;      ;    ;             ;
; Number of destination nodes to report                               ; 10                 ;      ;    ;             ;
; Number of paths to report                                           ; 200                ;      ;    ;             ;
; Report Minimum Timing Checks                                        ; Off                ;      ;    ;             ;
; Use Fast Timing Models                                              ; Off                ;      ;    ;             ;
; Report IO Paths Separately                                          ; Off                ;      ;    ;             ;
; Perform Multicorner Analysis                                        ; On                 ;      ;    ;             ;
; Reports the worst-case path for each clock domain and analysis      ; Off                ;      ;    ;             ;
; Removes common clock path pessimism (CCPP) during slack computation ; Off                ;      ;    ;             ;
; Output I/O Timing Endpoint                                          ; Near End           ;      ;    ;             ;
+---------------------------------------------------------------------+--------------------+------+----+-------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Settings Summary                                                                                                                                                             ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; Clock Node Name ; Clock Setting Name ; Type     ; Fmax Requirement ; Early Latency ; Late Latency ; Based on ; Multiply Base Fmax by ; Divide Base Fmax by ; Offset ; Phase offset ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+
; CP              ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
; X               ;                    ; User Pin ; None             ; 0.000 ns      ; 0.000 ns     ; --       ; N/A                   ; N/A                 ; N/A    ;              ;
+-----------------+--------------------+----------+------------------+---------------+--------------+----------+-----------------------+---------------------+--------+--------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 8           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-8 processors         ;   0.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'CP'                                                                                                                                                                                                          ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From                      ; To                        ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[1] ; SixteenCount:inst4|con    ; CP         ; CP       ; None                        ; None                      ; 1.506 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[2] ; SixteenCount:inst4|con    ; CP         ; CP       ; None                        ; None                      ; 1.477 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[0] ; SixteenCount:inst4|con    ; CP         ; CP       ; None                        ; None                      ; 1.352 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[0] ; SixteenCount:inst4|cnt[3] ; CP         ; CP       ; None                        ; None                      ; 1.251 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[2]        ; count:inst2|cnt[3]        ; CP         ; CP       ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[3] ; SixteenCount:inst4|con    ; CP         ; CP       ; None                        ; None                      ; 1.214 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[0]        ; count:inst2|cnt[3]        ; CP         ; CP       ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[0]        ; count:inst2|cnt[2]        ; CP         ; CP       ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[1] ; SixteenCount:inst4|cnt[3] ; CP         ; CP       ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[1] ; SixteenCount:inst4|cnt[2] ; CP         ; CP       ; None                        ; None                      ; 1.184 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[2] ; SixteenCount:inst4|cnt[3] ; CP         ; CP       ; None                        ; None                      ; 1.050 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[0] ; SixteenCount:inst4|cnt[2] ; CP         ; CP       ; None                        ; None                      ; 0.773 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[0] ; SixteenCount:inst4|cnt[1] ; CP         ; CP       ; None                        ; None                      ; 0.769 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[0]        ; count:inst2|cnt[1]        ; CP         ; CP       ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[1]        ; count:inst2|cnt[3]        ; CP         ; CP       ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[1]        ; count:inst2|cnt[2]        ; CP         ; CP       ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|con    ; SixteenCount:inst4|con    ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[3] ; SixteenCount:inst4|cnt[3] ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[2] ; SixteenCount:inst4|cnt[2] ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[1] ; SixteenCount:inst4|cnt[1] ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; SixteenCount:inst4|cnt[0] ; SixteenCount:inst4|cnt[0] ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[3]        ; count:inst2|cnt[3]        ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[2]        ; count:inst2|cnt[2]        ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[0]        ; count:inst2|cnt[0]        ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[1]        ; count:inst2|cnt[1]        ; CP         ; CP       ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+---------------------------+---------------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Setup: 'X'                                                                                                                                                                                             ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; Slack ; Actual fmax (period)                           ; From               ; To                 ; From Clock ; To Clock ; Required Setup Relationship ; Required Longest P2P Time ; Actual Longest P2P Time ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[2] ; count:inst2|cnt[3] ; X          ; X        ; None                        ; None                      ; 1.233 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[0] ; count:inst2|cnt[3] ; X          ; X        ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[0] ; count:inst2|cnt[2] ; X          ; X        ; None                        ; None                      ; 1.189 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[0] ; count:inst2|cnt[1] ; X          ; X        ; None                        ; None                      ; 0.763 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[1] ; count:inst2|cnt[3] ; X          ; X        ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[1] ; count:inst2|cnt[2] ; X          ; X        ; None                        ; None                      ; 0.760 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[3] ; count:inst2|cnt[3] ; X          ; X        ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[2] ; count:inst2|cnt[2] ; X          ; X        ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[0] ; count:inst2|cnt[0] ; X          ; X        ; None                        ; None                      ; 0.501 ns                ;
; N/A   ; Restricted to 360.10 MHz ( period = 2.777 ns ) ; count:inst2|cnt[1] ; count:inst2|cnt[1] ; X          ; X        ; None                        ; None                      ; 0.501 ns                ;
+-------+------------------------------------------------+--------------------+--------------------+------------+----------+-----------------------------+---------------------------+-------------------------+


+------------------------------------------------------------------------+
; tsu                                                                    ;
+-------+--------------+------------+------+------------------+----------+
; Slack ; Required tsu ; Actual tsu ; From ; To               ; To Clock ;
+-------+--------------+------------+------+------------------+----------+
; N/A   ; None         ; 5.488 ns   ; CP   ; control:inst|CP2 ; X        ;
; N/A   ; None         ; 3.811 ns   ; CP   ; control:inst|CP2 ; CP       ;
+-------+--------------+------------+------+------------------+----------+


+--------------------------------------------------------------------------------+
; tco                                                                            ;
+-------+--------------+------------+------------------------+------+------------+
; Slack ; Required tco ; Actual tco ; From                   ; To   ; From Clock ;
+-------+--------------+------------+------------------------+------+------------+
; N/A   ; None         ; 12.024 ns  ; count:inst2|cnt[0]     ; Y[0] ; CP         ;
; N/A   ; None         ; 11.638 ns  ; count:inst2|cnt[2]     ; Y[2] ; CP         ;
; N/A   ; None         ; 11.637 ns  ; count:inst2|cnt[3]     ; Y[3] ; CP         ;
; N/A   ; None         ; 11.626 ns  ; count:inst2|cnt[1]     ; Y[1] ; CP         ;
; N/A   ; None         ; 10.347 ns  ; count:inst2|cnt[0]     ; Y[0] ; X          ;
; N/A   ; None         ; 9.961 ns   ; count:inst2|cnt[2]     ; Y[2] ; X          ;
; N/A   ; None         ; 9.960 ns   ; count:inst2|cnt[3]     ; Y[3] ; X          ;
; N/A   ; None         ; 9.949 ns   ; count:inst2|cnt[1]     ; Y[1] ; X          ;
; N/A   ; None         ; 9.911 ns   ; control:inst|CP2       ; CP2  ; CP         ;
; N/A   ; None         ; 9.040 ns   ; SixteenCount:inst4|con ; Done ; CP         ;
; N/A   ; None         ; 8.683 ns   ; SixteenCount:inst4|con ; con  ; CP         ;
; N/A   ; None         ; 8.234 ns   ; control:inst|CP2       ; CP2  ; X          ;
+-------+--------------+------------+------------------------+------+------------+


+----------------------------------------------------------+
; tpd                                                      ;
+-------+-------------------+-----------------+------+-----+
; Slack ; Required P2P Time ; Actual P2P Time ; From ; To  ;
+-------+-------------------+-----------------+------+-----+
; N/A   ; None              ; 10.771 ns       ; CP   ; CP1 ;
+-------+-------------------+-----------------+------+-----+


+------------------------------------------------------------------------------+
; th                                                                           ;
+---------------+-------------+-----------+------+------------------+----------+
; Minimum Slack ; Required th ; Actual th ; From ; To               ; To Clock ;
+---------------+-------------+-----------+------+------------------+----------+
; N/A           ; None        ; -2.599 ns ; CP   ; control:inst|CP2 ; CP       ;
; N/A           ; None        ; -4.276 ns ; CP   ; control:inst|CP2 ; X        ;
+---------------+-------------+-----------+------+------------------+----------+


+--------------------------+
; Timing Analyzer Messages ;
+--------------------------+
Info: *******************************************************************
Info: Running Quartus II Classic Timing Analyzer
    Info: Version 9.0 Build 235 06/17/2009 Service Pack 2 SJ Web Edition
    Info: Processing started: Thu Mar 10 17:44:35 2022
Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off demo -c demo --timing_analysis_only
Info: Parallel compilation is enabled and will use 4 of the 8 processors detected
Warning: Timing Analysis is analyzing one or more combinational loops as latches
    Warning: Node "control:inst|CP2" is a latch
Warning: Found pins functioning as undefined clocks and/or memory enables
    Info: Assuming node "CP" is an undefined clock
    Info: Assuming node "X" is an undefined clock
Warning: Found 3 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew
    Info: Detected ripple clock "control:inst|CP2" as buffer
    Info: Detected gated clock "control:inst|always0~0" as buffer
    Info: Detected ripple clock "SixteenCount:inst4|con" as buffer
Info: Clock "CP" Internal fmax is restricted to 360.1 MHz between source register "SixteenCount:inst4|cnt[1]" and destination register "SixteenCount:inst4|con"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.506 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X1_Y6_N5; Fanout = 4; REG Node = 'SixteenCount:inst4|cnt[1]'
            Info: 2: + IC(0.449 ns) + CELL(0.366 ns) = 0.815 ns; Loc. = LCCOMB_X1_Y6_N6; Fanout = 1; COMB Node = 'SixteenCount:inst4|Equal0~0'
            Info: 3: + IC(0.377 ns) + CELL(0.206 ns) = 1.398 ns; Loc. = LCCOMB_X1_Y6_N28; Fanout = 1; COMB Node = 'SixteenCount:inst4|con~0'
            Info: 4: + IC(0.000 ns) + CELL(0.108 ns) = 1.506 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 5; REG Node = 'SixteenCount:inst4|con'
            Info: Total cell delay = 0.680 ns ( 45.15 % )
            Info: Total interconnect delay = 0.826 ns ( 54.85 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "CP" to destination register is 3.403 ns
                Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'
                Info: 2: + IC(1.783 ns) + CELL(0.666 ns) = 3.403 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 5; REG Node = 'SixteenCount:inst4|con'
                Info: Total cell delay = 1.620 ns ( 47.61 % )
                Info: Total interconnect delay = 1.783 ns ( 52.39 % )
            Info: - Longest clock path from clock "CP" to source register is 3.403 ns
                Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'
                Info: 2: + IC(1.783 ns) + CELL(0.666 ns) = 3.403 ns; Loc. = LCFF_X1_Y6_N5; Fanout = 4; REG Node = 'SixteenCount:inst4|cnt[1]'
                Info: Total cell delay = 1.620 ns ( 47.61 % )
                Info: Total interconnect delay = 1.783 ns ( 52.39 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: Clock "X" Internal fmax is restricted to 360.1 MHz between source register "count:inst2|cnt[2]" and destination register "count:inst2|cnt[3]"
    Info: fmax restricted to clock pin edge rate 2.777 ns. Expand message to see actual delay path.
        Info: + Longest register to register delay is 1.233 ns
            Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y1_N11; Fanout = 3; REG Node = 'count:inst2|cnt[2]'
            Info: 2: + IC(0.474 ns) + CELL(0.651 ns) = 1.125 ns; Loc. = LCCOMB_X26_Y1_N8; Fanout = 1; COMB Node = 'count:inst2|cnt[3]~0'
            Info: 3: + IC(0.000 ns) + CELL(0.108 ns) = 1.233 ns; Loc. = LCFF_X26_Y1_N9; Fanout = 2; REG Node = 'count:inst2|cnt[3]'
            Info: Total cell delay = 0.759 ns ( 61.56 % )
            Info: Total interconnect delay = 0.474 ns ( 38.44 % )
        Info: - Smallest clock skew is 0.000 ns
            Info: + Shortest clock path from clock "X" to destination register is 5.502 ns
                Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'X'
                Info: 2: + IC(1.344 ns) + CELL(0.370 ns) = 2.669 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'control:inst|always0~0'
                Info: 3: + IC(0.352 ns) + CELL(0.206 ns) = 3.227 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst|CP2'
                Info: 4: + IC(0.758 ns) + CELL(0.000 ns) = 3.985 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'control:inst|CP2~clkctrl'
                Info: 5: + IC(0.851 ns) + CELL(0.666 ns) = 5.502 ns; Loc. = LCFF_X26_Y1_N9; Fanout = 2; REG Node = 'count:inst2|cnt[3]'
                Info: Total cell delay = 2.197 ns ( 39.93 % )
                Info: Total interconnect delay = 3.305 ns ( 60.07 % )
            Info: - Longest clock path from clock "X" to source register is 5.502 ns
                Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'X'
                Info: 2: + IC(1.344 ns) + CELL(0.370 ns) = 2.669 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'control:inst|always0~0'
                Info: 3: + IC(0.352 ns) + CELL(0.206 ns) = 3.227 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst|CP2'
                Info: 4: + IC(0.758 ns) + CELL(0.000 ns) = 3.985 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'control:inst|CP2~clkctrl'
                Info: 5: + IC(0.851 ns) + CELL(0.666 ns) = 5.502 ns; Loc. = LCFF_X26_Y1_N11; Fanout = 3; REG Node = 'count:inst2|cnt[2]'
                Info: Total cell delay = 2.197 ns ( 39.93 % )
                Info: Total interconnect delay = 3.305 ns ( 60.07 % )
        Info: + Micro clock to output delay of source is 0.304 ns
        Info: + Micro setup delay of destination is -0.040 ns
Info: tsu for register "control:inst|CP2" (data pin = "CP", clock pin = "X") is 5.488 ns
    Info: + Longest pin to register delay is 7.503 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'
        Info: 2: + IC(6.183 ns) + CELL(0.366 ns) = 7.503 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst|CP2'
        Info: Total cell delay = 1.320 ns ( 17.59 % )
        Info: Total interconnect delay = 6.183 ns ( 82.41 % )
    Info: + Micro setup delay of destination is 1.212 ns
    Info: - Shortest clock path from clock "X" to destination register is 3.227 ns
        Info: 1: + IC(0.000 ns) + CELL(0.955 ns) = 0.955 ns; Loc. = PIN_26; Fanout = 1; CLK Node = 'X'
        Info: 2: + IC(1.344 ns) + CELL(0.370 ns) = 2.669 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'control:inst|always0~0'
        Info: 3: + IC(0.352 ns) + CELL(0.206 ns) = 3.227 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst|CP2'
        Info: Total cell delay = 1.531 ns ( 47.44 % )
        Info: Total interconnect delay = 1.696 ns ( 52.56 % )
Info: tco from clock "CP" to destination pin "Y[0]" through register "count:inst2|cnt[0]" is 12.024 ns
    Info: + Longest clock path from clock "CP" to source register is 7.179 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'
        Info: 2: + IC(1.783 ns) + CELL(0.970 ns) = 3.707 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 5; REG Node = 'SixteenCount:inst4|con'
        Info: 3: + IC(0.437 ns) + CELL(0.202 ns) = 4.346 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'control:inst|always0~0'
        Info: 4: + IC(0.352 ns) + CELL(0.206 ns) = 4.904 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst|CP2'
        Info: 5: + IC(0.758 ns) + CELL(0.000 ns) = 5.662 ns; Loc. = CLKCTRL_G1; Fanout = 4; COMB Node = 'control:inst|CP2~clkctrl'
        Info: 6: + IC(0.851 ns) + CELL(0.666 ns) = 7.179 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 5; REG Node = 'count:inst2|cnt[0]'
        Info: Total cell delay = 2.998 ns ( 41.76 % )
        Info: Total interconnect delay = 4.181 ns ( 58.24 % )
    Info: + Micro clock to output delay of source is 0.304 ns
    Info: + Longest register to pin delay is 4.541 ns
        Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X26_Y1_N31; Fanout = 5; REG Node = 'count:inst2|cnt[0]'
        Info: 2: + IC(1.305 ns) + CELL(3.236 ns) = 4.541 ns; Loc. = PIN_65; Fanout = 0; PIN Node = 'Y[0]'
        Info: Total cell delay = 3.236 ns ( 71.26 % )
        Info: Total interconnect delay = 1.305 ns ( 28.74 % )
Info: Longest tpd from source pin "CP" to destination pin "CP1" is 10.771 ns
    Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'
    Info: 2: + IC(6.587 ns) + CELL(3.230 ns) = 10.771 ns; Loc. = PIN_31; Fanout = 0; PIN Node = 'CP1'
    Info: Total cell delay = 4.184 ns ( 38.85 % )
    Info: Total interconnect delay = 6.587 ns ( 61.15 % )
Info: th for register "control:inst|CP2" (data pin = "CP", clock pin = "CP") is -2.599 ns
    Info: + Longest clock path from clock "CP" to destination register is 4.904 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'
        Info: 2: + IC(1.783 ns) + CELL(0.970 ns) = 3.707 ns; Loc. = LCFF_X1_Y6_N29; Fanout = 5; REG Node = 'SixteenCount:inst4|con'
        Info: 3: + IC(0.437 ns) + CELL(0.202 ns) = 4.346 ns; Loc. = LCCOMB_X1_Y6_N22; Fanout = 1; COMB Node = 'control:inst|always0~0'
        Info: 4: + IC(0.352 ns) + CELL(0.206 ns) = 4.904 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst|CP2'
        Info: Total cell delay = 2.332 ns ( 47.55 % )
        Info: Total interconnect delay = 2.572 ns ( 52.45 % )
    Info: + Micro hold delay of destination is 0.000 ns
    Info: - Shortest pin to register delay is 7.503 ns
        Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_44; Fanout = 7; CLK Node = 'CP'
        Info: 2: + IC(6.183 ns) + CELL(0.366 ns) = 7.503 ns; Loc. = LCCOMB_X1_Y6_N26; Fanout = 2; REG Node = 'control:inst|CP2'
        Info: Total cell delay = 1.320 ns ( 17.59 % )
        Info: Total interconnect delay = 6.183 ns ( 82.41 % )
Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings
    Info: Peak virtual memory: 213 megabytes
    Info: Processing ended: Thu Mar 10 17:44:35 2022
    Info: Elapsed time: 00:00:00
    Info: Total CPU time (on all processors): 00:00:00


