<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<meta name="generator" content="Doxygen 1.8.13"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>gem5: arch/riscv/faults.cc Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectalign" style="padding-left: 0.5em;">
   <div id="projectname">gem5
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.13 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
$(function() {
  initMenu('',true,false,'search.php','Search');
  $(document).ready(function() { init_search(); });
});
</script>
<div id="main-nav"></div>
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_ea9599923402ca8ab47fc3e495999dea.html">arch</a></li><li class="navelem"><a class="el" href="dir_3c75b97fd2e926b9d7ac3bb5a854706c.html">riscv</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle">
<div class="title">faults.cc</div>  </div>
</div><!--header-->
<div class="contents">
<a href="arch_2riscv_2faults_8cc.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a name="l00001"></a><span class="lineno">    1</span>&#160;<span class="comment">/*</span></div><div class="line"><a name="l00002"></a><span class="lineno">    2</span>&#160;<span class="comment"> * Copyright (c) 2016 RISC-V Foundation</span></div><div class="line"><a name="l00003"></a><span class="lineno">    3</span>&#160;<span class="comment"> * Copyright (c) 2016 The University of Virginia</span></div><div class="line"><a name="l00004"></a><span class="lineno">    4</span>&#160;<span class="comment"> * Copyright (c) 2018 TU Dresden</span></div><div class="line"><a name="l00005"></a><span class="lineno">    5</span>&#160;<span class="comment"> * All rights reserved.</span></div><div class="line"><a name="l00006"></a><span class="lineno">    6</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00007"></a><span class="lineno">    7</span>&#160;<span class="comment"> * Redistribution and use in source and binary forms, with or without</span></div><div class="line"><a name="l00008"></a><span class="lineno">    8</span>&#160;<span class="comment"> * modification, are permitted provided that the following conditions are</span></div><div class="line"><a name="l00009"></a><span class="lineno">    9</span>&#160;<span class="comment"> * met: redistributions of source code must retain the above copyright</span></div><div class="line"><a name="l00010"></a><span class="lineno">   10</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer;</span></div><div class="line"><a name="l00011"></a><span class="lineno">   11</span>&#160;<span class="comment"> * redistributions in binary form must reproduce the above copyright</span></div><div class="line"><a name="l00012"></a><span class="lineno">   12</span>&#160;<span class="comment"> * notice, this list of conditions and the following disclaimer in the</span></div><div class="line"><a name="l00013"></a><span class="lineno">   13</span>&#160;<span class="comment"> * documentation and/or other materials provided with the distribution;</span></div><div class="line"><a name="l00014"></a><span class="lineno">   14</span>&#160;<span class="comment"> * neither the name of the copyright holders nor the names of its</span></div><div class="line"><a name="l00015"></a><span class="lineno">   15</span>&#160;<span class="comment"> * contributors may be used to endorse or promote products derived from</span></div><div class="line"><a name="l00016"></a><span class="lineno">   16</span>&#160;<span class="comment"> * this software without specific prior written permission.</span></div><div class="line"><a name="l00017"></a><span class="lineno">   17</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00018"></a><span class="lineno">   18</span>&#160;<span class="comment"> * THIS SOFTWARE IS PROVIDED BY THE COPYRIGHT HOLDERS AND CONTRIBUTORS</span></div><div class="line"><a name="l00019"></a><span class="lineno">   19</span>&#160;<span class="comment"> * &quot;AS IS&quot; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span></div><div class="line"><a name="l00020"></a><span class="lineno">   20</span>&#160;<span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR</span></div><div class="line"><a name="l00021"></a><span class="lineno">   21</span>&#160;<span class="comment"> * A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL THE COPYRIGHT</span></div><div class="line"><a name="l00022"></a><span class="lineno">   22</span>&#160;<span class="comment"> * OWNER OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT, INCIDENTAL,</span></div><div class="line"><a name="l00023"></a><span class="lineno">   23</span>&#160;<span class="comment"> * SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT NOT</span></div><div class="line"><a name="l00024"></a><span class="lineno">   24</span>&#160;<span class="comment"> * LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,</span></div><div class="line"><a name="l00025"></a><span class="lineno">   25</span>&#160;<span class="comment"> * DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY</span></div><div class="line"><a name="l00026"></a><span class="lineno">   26</span>&#160;<span class="comment"> * THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT</span></div><div class="line"><a name="l00027"></a><span class="lineno">   27</span>&#160;<span class="comment"> * (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE</span></div><div class="line"><a name="l00028"></a><span class="lineno">   28</span>&#160;<span class="comment"> * OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.</span></div><div class="line"><a name="l00029"></a><span class="lineno">   29</span>&#160;<span class="comment"> *</span></div><div class="line"><a name="l00030"></a><span class="lineno">   30</span>&#160;<span class="comment"> * Authors: Alec Roelke</span></div><div class="line"><a name="l00031"></a><span class="lineno">   31</span>&#160;<span class="comment"> *          Robert Scheffel</span></div><div class="line"><a name="l00032"></a><span class="lineno">   32</span>&#160;<span class="comment"> */</span></div><div class="line"><a name="l00033"></a><span class="lineno">   33</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2riscv_2faults_8hh.html">arch/riscv/faults.hh</a>&quot;</span></div><div class="line"><a name="l00034"></a><span class="lineno">   34</span>&#160;</div><div class="line"><a name="l00035"></a><span class="lineno">   35</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2isa_8hh.html">arch/riscv/isa.hh</a>&quot;</span></div><div class="line"><a name="l00036"></a><span class="lineno">   36</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2registers_8hh.html">arch/riscv/registers.hh</a>&quot;</span></div><div class="line"><a name="l00037"></a><span class="lineno">   37</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="arch_2riscv_2system_8hh.html">arch/riscv/system.hh</a>&quot;</span></div><div class="line"><a name="l00038"></a><span class="lineno">   38</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="riscv_2utility_8hh.html">arch/riscv/utility.hh</a>&quot;</span></div><div class="line"><a name="l00039"></a><span class="lineno">   39</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2base_8hh.html">cpu/base.hh</a>&quot;</span></div><div class="line"><a name="l00040"></a><span class="lineno">   40</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="cpu_2thread__context_8hh.html">cpu/thread_context.hh</a>&quot;</span></div><div class="line"><a name="l00041"></a><span class="lineno">   41</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="sim_2debug_8hh.html">sim/debug.hh</a>&quot;</span></div><div class="line"><a name="l00042"></a><span class="lineno">   42</span>&#160;<span class="preprocessor">#include &quot;<a class="code" href="full__system_8hh.html">sim/full_system.hh</a>&quot;</span></div><div class="line"><a name="l00043"></a><span class="lineno">   43</span>&#160;</div><div class="line"><a name="l00044"></a><span class="lineno">   44</span>&#160;<span class="keyword">namespace </span><a class="code" href="namespaceRiscvISA.html">RiscvISA</a></div><div class="line"><a name="l00045"></a><span class="lineno">   45</span>&#160;{</div><div class="line"><a name="l00046"></a><span class="lineno">   46</span>&#160;</div><div class="line"><a name="l00047"></a><span class="lineno">   47</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00048"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvFault.html#a770c316c240645e7fedca335c746fa60">   48</a></span>&#160;<a class="code" href="classRiscvISA_1_1RiscvFault.html#a770c316c240645e7fedca335c746fa60">RiscvFault::invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00049"></a><span class="lineno">   49</span>&#160;{</div><div class="line"><a name="l00050"></a><span class="lineno">   50</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Fault %s encountered at pc 0x%016llx.&quot;</span>, <a class="code" href="classRiscvISA_1_1RiscvFault.html#a493f0dca0547d1507ff1f19afa43255c">name</a>(), tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc());</div><div class="line"><a name="l00051"></a><span class="lineno">   51</span>&#160;}</div><div class="line"><a name="l00052"></a><span class="lineno">   52</span>&#160;</div><div class="line"><a name="l00053"></a><span class="lineno">   53</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00054"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1RiscvFault.html#a58447cb0559b422ea089fd19814ceb20">   54</a></span>&#160;<a class="code" href="classRiscvISA_1_1RiscvFault.html#a58447cb0559b422ea089fd19814ceb20">RiscvFault::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00055"></a><span class="lineno">   55</span>&#160;{</div><div class="line"><a name="l00056"></a><span class="lineno">   56</span>&#160;    <a class="code" href="classRiscvISA_1_1PCState.html">PCState</a> pcState = tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>();</div><div class="line"><a name="l00057"></a><span class="lineno">   57</span>&#160;</div><div class="line"><a name="l00058"></a><span class="lineno">   58</span>&#160;    <span class="keywordflow">if</span> (<a class="code" href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a>) {</div><div class="line"><a name="l00059"></a><span class="lineno">   59</span>&#160;        <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4">PrivilegeMode</a> pp = (<a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4">PrivilegeMode</a>)tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a76ae0834c1e7386553bcadf5181bb6b0">MISCREG_PRV</a>);</div><div class="line"><a name="l00060"></a><span class="lineno">   60</span>&#160;        <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4">PrivilegeMode</a> prv = <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">PRV_M</a>;</div><div class="line"><a name="l00061"></a><span class="lineno">   61</span>&#160;        STATUS <a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33">MISCREG_STATUS</a>);</div><div class="line"><a name="l00062"></a><span class="lineno">   62</span>&#160;</div><div class="line"><a name="l00063"></a><span class="lineno">   63</span>&#160;        <span class="comment">// Set fault handler privilege mode</span></div><div class="line"><a name="l00064"></a><span class="lineno">   64</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classRiscvISA_1_1RiscvFault.html#ad2f94cf6a647cfd87027d812019c5a4d">isInterrupt</a>()) {</div><div class="line"><a name="l00065"></a><span class="lineno">   65</span>&#160;            <span class="keywordflow">if</span> (pp != <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">PRV_M</a> &amp;&amp;</div><div class="line"><a name="l00066"></a><span class="lineno">   66</span>&#160;                <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a85a99f4bfc5d26dd678dd39bcdf9c42a">MISCREG_MIDELEG</a>), <a class="code" href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">_code</a>) != 0) {</div><div class="line"><a name="l00067"></a><span class="lineno">   67</span>&#160;                prv = <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351">PRV_S</a>;</div><div class="line"><a name="l00068"></a><span class="lineno">   68</span>&#160;            }</div><div class="line"><a name="l00069"></a><span class="lineno">   69</span>&#160;            <span class="keywordflow">if</span> (pp == <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">PRV_U</a> &amp;&amp;</div><div class="line"><a name="l00070"></a><span class="lineno">   70</span>&#160;                <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aea8a20495c11aa783fa8583a4cce0bc8">MISCREG_SIDELEG</a>), <a class="code" href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">_code</a>) != 0) {</div><div class="line"><a name="l00071"></a><span class="lineno">   71</span>&#160;                prv = <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">PRV_U</a>;</div><div class="line"><a name="l00072"></a><span class="lineno">   72</span>&#160;            }</div><div class="line"><a name="l00073"></a><span class="lineno">   73</span>&#160;        } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00074"></a><span class="lineno">   74</span>&#160;            <span class="keywordflow">if</span> (pp != <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">PRV_M</a> &amp;&amp;</div><div class="line"><a name="l00075"></a><span class="lineno">   75</span>&#160;                <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1abdaaa943839947986bb64c2607ca42a4">MISCREG_MEDELEG</a>), <a class="code" href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">_code</a>) != 0) {</div><div class="line"><a name="l00076"></a><span class="lineno">   76</span>&#160;                prv = <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351">PRV_S</a>;</div><div class="line"><a name="l00077"></a><span class="lineno">   77</span>&#160;            }</div><div class="line"><a name="l00078"></a><span class="lineno">   78</span>&#160;            <span class="keywordflow">if</span> (pp == <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">PRV_U</a> &amp;&amp;</div><div class="line"><a name="l00079"></a><span class="lineno">   79</span>&#160;                <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a3c25859adb6c3a033a8e015f256faeef">MISCREG_SEDELEG</a>), <a class="code" href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">_code</a>) != 0) {</div><div class="line"><a name="l00080"></a><span class="lineno">   80</span>&#160;                prv = <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">PRV_U</a>;</div><div class="line"><a name="l00081"></a><span class="lineno">   81</span>&#160;            }</div><div class="line"><a name="l00082"></a><span class="lineno">   82</span>&#160;        }</div><div class="line"><a name="l00083"></a><span class="lineno">   83</span>&#160;</div><div class="line"><a name="l00084"></a><span class="lineno">   84</span>&#160;        <span class="comment">// Set fault registers and status</span></div><div class="line"><a name="l00085"></a><span class="lineno">   85</span>&#160;        <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1">MiscRegIndex</a> cause, epc, tvec, tval;</div><div class="line"><a name="l00086"></a><span class="lineno">   86</span>&#160;        <span class="keywordflow">switch</span> (prv) {</div><div class="line"><a name="l00087"></a><span class="lineno">   87</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">PRV_U</a>:</div><div class="line"><a name="l00088"></a><span class="lineno">   88</span>&#160;            cause = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aaaac03acbc84fdfe469fe44a753b6a74">MISCREG_UCAUSE</a>;</div><div class="line"><a name="l00089"></a><span class="lineno">   89</span>&#160;            epc = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aff4b62ab5c528a31fe0ac78721bf88be">MISCREG_UEPC</a>;</div><div class="line"><a name="l00090"></a><span class="lineno">   90</span>&#160;            tvec = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a5a361db72000e6a6b3dc1eb1fdde2545">MISCREG_UTVEC</a>;</div><div class="line"><a name="l00091"></a><span class="lineno">   91</span>&#160;            tval = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a5128eef8df6cddc7574e0b215d40025a">MISCREG_UTVAL</a>;</div><div class="line"><a name="l00092"></a><span class="lineno">   92</span>&#160;</div><div class="line"><a name="l00093"></a><span class="lineno">   93</span>&#160;            status.upie = status.uie;</div><div class="line"><a name="l00094"></a><span class="lineno">   94</span>&#160;            status.uie = 0;</div><div class="line"><a name="l00095"></a><span class="lineno">   95</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00096"></a><span class="lineno">   96</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351">PRV_S</a>:</div><div class="line"><a name="l00097"></a><span class="lineno">   97</span>&#160;            cause = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ab5295c4f75e4b0f4aa90dd7e135b1f1d">MISCREG_SCAUSE</a>;</div><div class="line"><a name="l00098"></a><span class="lineno">   98</span>&#160;            epc = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ac7496e847aebeb5b7f6f0c637a5bfaa8">MISCREG_SEPC</a>;</div><div class="line"><a name="l00099"></a><span class="lineno">   99</span>&#160;            tvec = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1abdb481f7188c01a8ad4e277dcfad2625">MISCREG_STVEC</a>;</div><div class="line"><a name="l00100"></a><span class="lineno">  100</span>&#160;            tval = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a0c38d37df0c0a842f96bbd8cf65b5864">MISCREG_STVAL</a>;</div><div class="line"><a name="l00101"></a><span class="lineno">  101</span>&#160;</div><div class="line"><a name="l00102"></a><span class="lineno">  102</span>&#160;            status.spp = pp;</div><div class="line"><a name="l00103"></a><span class="lineno">  103</span>&#160;            status.spie = status.sie;</div><div class="line"><a name="l00104"></a><span class="lineno">  104</span>&#160;            status.sie = 0;</div><div class="line"><a name="l00105"></a><span class="lineno">  105</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00106"></a><span class="lineno">  106</span>&#160;          <span class="keywordflow">case</span> <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">PRV_M</a>:</div><div class="line"><a name="l00107"></a><span class="lineno">  107</span>&#160;            cause = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a209fcdc2fec781314dedfb4bfd42c236">MISCREG_MCAUSE</a>;</div><div class="line"><a name="l00108"></a><span class="lineno">  108</span>&#160;            epc = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a26ce9638cb6eb62c2fc73fbd29be7314">MISCREG_MEPC</a>;</div><div class="line"><a name="l00109"></a><span class="lineno">  109</span>&#160;            tvec = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a972ebbf87e500b41fb848d3a4cb6b3a5">MISCREG_MTVEC</a>;</div><div class="line"><a name="l00110"></a><span class="lineno">  110</span>&#160;            tval = <a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a260c50b305e822c849a07bab8bdc12f4">MISCREG_MTVAL</a>;</div><div class="line"><a name="l00111"></a><span class="lineno">  111</span>&#160;</div><div class="line"><a name="l00112"></a><span class="lineno">  112</span>&#160;            status.mpp = pp;</div><div class="line"><a name="l00113"></a><span class="lineno">  113</span>&#160;            status.mpie = status.sie;</div><div class="line"><a name="l00114"></a><span class="lineno">  114</span>&#160;            status.mie = 0;</div><div class="line"><a name="l00115"></a><span class="lineno">  115</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00116"></a><span class="lineno">  116</span>&#160;          <span class="keywordflow">default</span>:</div><div class="line"><a name="l00117"></a><span class="lineno">  117</span>&#160;            <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unknown privilege mode %d.&quot;</span>, prv);</div><div class="line"><a name="l00118"></a><span class="lineno">  118</span>&#160;            <span class="keywordflow">break</span>;</div><div class="line"><a name="l00119"></a><span class="lineno">  119</span>&#160;        }</div><div class="line"><a name="l00120"></a><span class="lineno">  120</span>&#160;</div><div class="line"><a name="l00121"></a><span class="lineno">  121</span>&#160;        <span class="comment">// Set fault cause, privilege, and return PC</span></div><div class="line"><a name="l00122"></a><span class="lineno">  122</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(cause,</div><div class="line"><a name="l00123"></a><span class="lineno">  123</span>&#160;                       (<a class="code" href="classRiscvISA_1_1RiscvFault.html#ad2f94cf6a647cfd87027d812019c5a4d">isInterrupt</a>() &lt;&lt; (<span class="keyword">sizeof</span>(uint64_t) * 4 - 1)) | <a class="code" href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">_code</a>);</div><div class="line"><a name="l00124"></a><span class="lineno">  124</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(epc, tc-&gt;<a class="code" href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">instAddr</a>());</div><div class="line"><a name="l00125"></a><span class="lineno">  125</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(tval, <a class="code" href="classRiscvISA_1_1RiscvFault.html#ae6b422d9357dcbaee66a8defc6f47d5c">trap_value</a>());</div><div class="line"><a name="l00126"></a><span class="lineno">  126</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a76ae0834c1e7386553bcadf5181bb6b0">MISCREG_PRV</a>, prv);</div><div class="line"><a name="l00127"></a><span class="lineno">  127</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33">MISCREG_STATUS</a>, status);</div><div class="line"><a name="l00128"></a><span class="lineno">  128</span>&#160;</div><div class="line"><a name="l00129"></a><span class="lineno">  129</span>&#160;        <span class="comment">// Set PC to fault handler address</span></div><div class="line"><a name="l00130"></a><span class="lineno">  130</span>&#160;        <a class="code" href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a> <a class="code" href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(tvec) &gt;&gt; 2;</div><div class="line"><a name="l00131"></a><span class="lineno">  131</span>&#160;        <span class="keywordflow">if</span> (<a class="code" href="classRiscvISA_1_1RiscvFault.html#ad2f94cf6a647cfd87027d812019c5a4d">isInterrupt</a>() &amp;&amp; <a class="code" href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a>(tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(tvec), 1, 0) == 1)</div><div class="line"><a name="l00132"></a><span class="lineno">  132</span>&#160;            addr += 4 * <a class="code" href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">_code</a>;</div><div class="line"><a name="l00133"></a><span class="lineno">  133</span>&#160;        pcState.<a class="code" href="classGenericISA_1_1UPCState.html#af875da2c0fbd708e9da8921d83b21e9b">set</a>(addr);</div><div class="line"><a name="l00134"></a><span class="lineno">  134</span>&#160;    } <span class="keywordflow">else</span> {</div><div class="line"><a name="l00135"></a><span class="lineno">  135</span>&#160;        <a class="code" href="classRiscvISA_1_1RiscvFault.html#a770c316c240645e7fedca335c746fa60">invokeSE</a>(tc, inst);</div><div class="line"><a name="l00136"></a><span class="lineno">  136</span>&#160;        <a class="code" href="namespaceRiscvISA.html#a52458450e387b1255f74d50c41d17990">advancePC</a>(pcState, inst);</div><div class="line"><a name="l00137"></a><span class="lineno">  137</span>&#160;    }</div><div class="line"><a name="l00138"></a><span class="lineno">  138</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pcState);</div><div class="line"><a name="l00139"></a><span class="lineno">  139</span>&#160;}</div><div class="line"><a name="l00140"></a><span class="lineno">  140</span>&#160;</div><div class="line"><a name="l00141"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1Reset.html#a2402826189a8470957c910b3d88cf113">  141</a></span>&#160;<span class="keywordtype">void</span> <a class="code" href="classRiscvISA_1_1Reset.html#a2402826189a8470957c910b3d88cf113">Reset::invoke</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00142"></a><span class="lineno">  142</span>&#160;{</div><div class="line"><a name="l00143"></a><span class="lineno">  143</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a76ae0834c1e7386553bcadf5181bb6b0">MISCREG_PRV</a>, <a class="code" href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">PRV_M</a>);</div><div class="line"><a name="l00144"></a><span class="lineno">  144</span>&#160;    STATUS <a class="code" href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">status</a> = tc-&gt;<a class="code" href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">readMiscReg</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33">MISCREG_STATUS</a>);</div><div class="line"><a name="l00145"></a><span class="lineno">  145</span>&#160;    status.mie = 0;</div><div class="line"><a name="l00146"></a><span class="lineno">  146</span>&#160;    status.mprv = 0;</div><div class="line"><a name="l00147"></a><span class="lineno">  147</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33">MISCREG_STATUS</a>, status);</div><div class="line"><a name="l00148"></a><span class="lineno">  148</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">setMiscReg</a>(<a class="code" href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a209fcdc2fec781314dedfb4bfd42c236">MISCREG_MCAUSE</a>, 0);</div><div class="line"><a name="l00149"></a><span class="lineno">  149</span>&#160;</div><div class="line"><a name="l00150"></a><span class="lineno">  150</span>&#160;    <span class="comment">// Advance the PC to the implementation-defined reset vector</span></div><div class="line"><a name="l00151"></a><span class="lineno">  151</span>&#160;    <a class="code" href="classRiscvISA_1_1PCState.html">PCState</a> <a class="code" href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">pc</a> = <span class="keyword">static_cast&lt;</span><a class="code" href="classRiscvSystem.html">RiscvSystem</a> *<span class="keyword">&gt;</span>(tc-&gt;<a class="code" href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">getSystemPtr</a>())-&gt;resetVect();</div><div class="line"><a name="l00152"></a><span class="lineno">  152</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>(pc);</div><div class="line"><a name="l00153"></a><span class="lineno">  153</span>&#160;}</div><div class="line"><a name="l00154"></a><span class="lineno">  154</span>&#160;</div><div class="line"><a name="l00155"></a><span class="lineno">  155</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00156"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1UnknownInstFault.html#ac6388a01f5db878c34f4deec06534a81">  156</a></span>&#160;<a class="code" href="classRiscvISA_1_1UnknownInstFault.html#ac6388a01f5db878c34f4deec06534a81">UnknownInstFault::invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00157"></a><span class="lineno">  157</span>&#160;{</div><div class="line"><a name="l00158"></a><span class="lineno">  158</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unknown instruction 0x%08x at pc 0x%016llx&quot;</span>, inst-&gt;<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l00159"></a><span class="lineno">  159</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc());</div><div class="line"><a name="l00160"></a><span class="lineno">  160</span>&#160;}</div><div class="line"><a name="l00161"></a><span class="lineno">  161</span>&#160;</div><div class="line"><a name="l00162"></a><span class="lineno">  162</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00163"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1IllegalInstFault.html#ad498afd61414ef1ce4dba1e8bc0e285f">  163</a></span>&#160;<a class="code" href="classRiscvISA_1_1IllegalInstFault.html#ad498afd61414ef1ce4dba1e8bc0e285f">IllegalInstFault::invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00164"></a><span class="lineno">  164</span>&#160;{</div><div class="line"><a name="l00165"></a><span class="lineno">  165</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Illegal instruction 0x%08x at pc 0x%016llx: %s&quot;</span>, inst-&gt;<a class="code" href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">machInst</a>,</div><div class="line"><a name="l00166"></a><span class="lineno">  166</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc(), reason.c_str());</div><div class="line"><a name="l00167"></a><span class="lineno">  167</span>&#160;}</div><div class="line"><a name="l00168"></a><span class="lineno">  168</span>&#160;</div><div class="line"><a name="l00169"></a><span class="lineno">  169</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00170"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1UnimplementedFault.html#a8973c18e1d009971e571b60210da55fd">  170</a></span>&#160;<a class="code" href="classRiscvISA_1_1UnimplementedFault.html#a8973c18e1d009971e571b60210da55fd">UnimplementedFault::invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc,</div><div class="line"><a name="l00171"></a><span class="lineno">  171</span>&#160;        <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00172"></a><span class="lineno">  172</span>&#160;{</div><div class="line"><a name="l00173"></a><span class="lineno">  173</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Unimplemented instruction %s at pc 0x%016llx&quot;</span>, instName,</div><div class="line"><a name="l00174"></a><span class="lineno">  174</span>&#160;        tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc());</div><div class="line"><a name="l00175"></a><span class="lineno">  175</span>&#160;}</div><div class="line"><a name="l00176"></a><span class="lineno">  176</span>&#160;</div><div class="line"><a name="l00177"></a><span class="lineno">  177</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00178"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1IllegalFrmFault.html#a13bd5c98341446c2b63422dcd9d1d989">  178</a></span>&#160;<a class="code" href="classRiscvISA_1_1IllegalFrmFault.html#a13bd5c98341446c2b63422dcd9d1d989">IllegalFrmFault::invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00179"></a><span class="lineno">  179</span>&#160;{</div><div class="line"><a name="l00180"></a><span class="lineno">  180</span>&#160;    <a class="code" href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a>(<span class="stringliteral">&quot;Illegal floating-point rounding mode 0x%x at pc 0x%016llx.&quot;</span>,</div><div class="line"><a name="l00181"></a><span class="lineno">  181</span>&#160;            frm, tc-&gt;<a class="code" href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">pcState</a>().pc());</div><div class="line"><a name="l00182"></a><span class="lineno">  182</span>&#160;}</div><div class="line"><a name="l00183"></a><span class="lineno">  183</span>&#160;</div><div class="line"><a name="l00184"></a><span class="lineno">  184</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00185"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1BreakpointFault.html#a03dae57829ac5e14ef77434958e80cd0">  185</a></span>&#160;<a class="code" href="classRiscvISA_1_1BreakpointFault.html#a03dae57829ac5e14ef77434958e80cd0">BreakpointFault::invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00186"></a><span class="lineno">  186</span>&#160;{</div><div class="line"><a name="l00187"></a><span class="lineno">  187</span>&#160;    <a class="code" href="sim_2debug_8cc.html#a4855ef6bd575a5767609a368822acea6">schedRelBreak</a>(0);</div><div class="line"><a name="l00188"></a><span class="lineno">  188</span>&#160;}</div><div class="line"><a name="l00189"></a><span class="lineno">  189</span>&#160;</div><div class="line"><a name="l00190"></a><span class="lineno">  190</span>&#160;<span class="keywordtype">void</span></div><div class="line"><a name="l00191"></a><span class="lineno"><a class="line" href="classRiscvISA_1_1SyscallFault.html#a3234ea279c3b79dfe9f8232723dc79e2">  191</a></span>&#160;<a class="code" href="classRiscvISA_1_1SyscallFault.html#a3234ea279c3b79dfe9f8232723dc79e2">SyscallFault::invokeSE</a>(<a class="code" href="classThreadContext.html">ThreadContext</a> *tc, <span class="keyword">const</span> <a class="code" href="classRefCountingPtr.html">StaticInstPtr</a> &amp;inst)</div><div class="line"><a name="l00192"></a><span class="lineno">  192</span>&#160;{</div><div class="line"><a name="l00193"></a><span class="lineno">  193</span>&#160;    <a class="code" href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a> *fault = <a class="code" href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a>;</div><div class="line"><a name="l00194"></a><span class="lineno">  194</span>&#160;    tc-&gt;<a class="code" href="classThreadContext.html#a0eda7e29c83c27e4179777159006fddf">syscall</a>(tc-&gt;<a class="code" href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">readIntReg</a>(<a class="code" href="namespaceRiscvISA.html#ae1296b506b374c5cbe247725768c5a38">SyscallNumReg</a>), fault);</div><div class="line"><a name="l00195"></a><span class="lineno">  195</span>&#160;}</div><div class="line"><a name="l00196"></a><span class="lineno">  196</span>&#160;</div><div class="line"><a name="l00197"></a><span class="lineno">  197</span>&#160;} <span class="comment">// namespace RiscvISA</span></div><div class="ttc" id="logging_8hh_html_a1445e207e36c97ff84c54b47288cea19"><div class="ttname"><a href="logging_8hh.html#a1445e207e36c97ff84c54b47288cea19">panic</a></div><div class="ttdeci">#define panic(...)</div><div class="ttdoc">This implements a cprintf based panic() function. </div><div class="ttdef"><b>Definition:</b> <a href="logging_8hh_source.html#l00167">logging.hh:167</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a96860d911fe144bbe13a318d21b5f852">RiscvISA::PRV_M</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00062">isa.hh:62</a></div></div>
<div class="ttc" id="classRiscvISA_1_1SyscallFault_html_a3234ea279c3b79dfe9f8232723dc79e2"><div class="ttname"><a href="classRiscvISA_1_1SyscallFault.html#a3234ea279c3b79dfe9f8232723dc79e2">RiscvISA::SyscallFault::invokeSE</a></div><div class="ttdeci">void invokeSE(ThreadContext *tc, const StaticInstPtr &amp;inst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8cc_source.html#l00191">faults.cc:191</a></div></div>
<div class="ttc" id="classThreadContext_html_a23a64a50403b3a89e3ea71d4899a4363"><div class="ttname"><a href="classThreadContext.html#a23a64a50403b3a89e3ea71d4899a4363">ThreadContext::setMiscReg</a></div><div class="ttdeci">virtual void setMiscReg(RegIndex misc_reg, RegVal val)=0</div></div>
<div class="ttc" id="classThreadContext_html_a0eda7e29c83c27e4179777159006fddf"><div class="ttname"><a href="classThreadContext.html#a0eda7e29c83c27e4179777159006fddf">ThreadContext::syscall</a></div><div class="ttdeci">virtual void syscall(int64_t callnum, Fault *fault)=0</div></div>
<div class="ttc" id="arch_2riscv_2system_8hh_html"><div class="ttname"><a href="arch_2riscv_2system_8hh.html">system.hh</a></div></div>
<div class="ttc" id="classThreadContext_html_a119dd28f703f77bafb74788f8110300c"><div class="ttname"><a href="classThreadContext.html#a119dd28f703f77bafb74788f8110300c">ThreadContext::getSystemPtr</a></div><div class="ttdeci">virtual System * getSystemPtr()=0</div></div>
<div class="ttc" id="classRiscvISA_1_1PCState_html"><div class="ttname"><a href="classRiscvISA_1_1PCState.html">RiscvISA::PCState</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2types_8hh_source.html#l00057">types.hh:57</a></div></div>
<div class="ttc" id="base_2types_8hh_html_a9a8e39bac375fb9c112b3741e3928fb8"><div class="ttname"><a href="base_2types_8hh.html#a9a8e39bac375fb9c112b3741e3928fb8">NoFault</a></div><div class="ttdeci">decltype(nullptr) constexpr NoFault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00245">types.hh:245</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a85a99f4bfc5d26dd678dd39bcdf9c42a"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a85a99f4bfc5d26dd678dd39bcdf9c42a">RiscvISA::MISCREG_MIDELEG</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00216">registers.hh:216</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_a58447cb0559b422ea089fd19814ceb20"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#a58447cb0559b422ea089fd19814ceb20">RiscvISA::RiscvFault::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8cc_source.html#l00054">faults.cc:54</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a26ce9638cb6eb62c2fc73fbd29be7314"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a26ce9638cb6eb62c2fc73fbd29be7314">RiscvISA::MISCREG_MEPC</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00220">registers.hh:220</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_a81bb3491284a95cad0dae9e6a167f551"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#a81bb3491284a95cad0dae9e6a167f551">RiscvISA::RiscvFault::_code</a></div><div class="ttdeci">ExceptionCode _code</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00100">faults.hh:100</a></div></div>
<div class="ttc" id="classThreadContext_html_ae23e31fe8b229b8fa7c246539a530a4b"><div class="ttname"><a href="classThreadContext.html#ae23e31fe8b229b8fa7c246539a530a4b">ThreadContext::pcState</a></div><div class="ttdeci">virtual TheISA::PCState pcState() const =0</div></div>
<div class="ttc" id="classThreadContext_html_aaa39c3080c92b37f7f740e264338c4a4"><div class="ttname"><a href="classThreadContext.html#aaa39c3080c92b37f7f740e264338c4a4">ThreadContext::readIntReg</a></div><div class="ttdeci">virtual RegVal readIntReg(RegIndex reg_idx) const =0</div></div>
<div class="ttc" id="classGenericISA_1_1UPCState_html_af875da2c0fbd708e9da8921d83b21e9b"><div class="ttname"><a href="classGenericISA_1_1UPCState.html#af875da2c0fbd708e9da8921d83b21e9b">GenericISA::UPCState::set</a></div><div class="ttdeci">void set(Addr val)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2generic_2types_8hh_source.html#l00218">types.hh:218</a></div></div>
<div class="ttc" id="inet_8hh_html_ae32b25ff633168fbdecd8d24293034cd"><div class="ttname"><a href="inet_8hh.html#ae32b25ff633168fbdecd8d24293034cd">addr</a></div><div class="ttdeci">ip6_addr_t addr</div><div class="ttdef"><b>Definition:</b> <a href="inet_8hh_source.html#l00335">inet.hh:335</a></div></div>
<div class="ttc" id="classRiscvSystem_html"><div class="ttname"><a href="classRiscvSystem.html">RiscvSystem</a></div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2system_8hh_source.html#l00048">system.hh:48</a></div></div>
<div class="ttc" id="cpu_2base_8hh_html"><div class="ttname"><a href="cpu_2base_8hh.html">base.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ad8d3c0c0d087c1d46590210551579a33">RiscvISA::MISCREG_STATUS</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00143">registers.hh:143</a></div></div>
<div class="ttc" id="full__system_8hh_html_af929576af6f85c8849704b66d04b8370"><div class="ttname"><a href="full__system_8hh.html#af929576af6f85c8849704b66d04b8370">FullSystem</a></div><div class="ttdeci">bool FullSystem</div><div class="ttdoc">The FullSystem variable can be used to determine the current mode of simulation. </div><div class="ttdef"><b>Definition:</b> <a href="root_8cc_source.html#l00136">root.cc:136</a></div></div>
<div class="ttc" id="classRiscvISA_1_1Reset_html_a2402826189a8470957c910b3d88cf113"><div class="ttname"><a href="classRiscvISA_1_1Reset.html#a2402826189a8470957c910b3d88cf113">RiscvISA::Reset::invoke</a></div><div class="ttdeci">void invoke(ThreadContext *tc, const StaticInstPtr &amp;inst=StaticInst::nullStaticInstPtr) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8cc_source.html#l00141">faults.cc:141</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a260c50b305e822c849a07bab8bdc12f4"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a260c50b305e822c849a07bab8bdc12f4">RiscvISA::MISCREG_MTVAL</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00222">registers.hh:222</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a0c38d37df0c0a842f96bbd8cf65b5864"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a0c38d37df0c0a842f96bbd8cf65b5864">RiscvISA::MISCREG_STVAL</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00251">registers.hh:251</a></div></div>
<div class="ttc" id="riscv_2isa_8hh_html"><div class="ttname"><a href="riscv_2isa_8hh.html">isa.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_ae6b422d9357dcbaee66a8defc6f47d5c"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#ae6b422d9357dcbaee66a8defc6f47d5c">RiscvISA::RiscvFault::trap_value</a></div><div class="ttdeci">virtual RegVal trap_value() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00109">faults.hh:109</a></div></div>
<div class="ttc" id="classRefCountingPtr_html"><div class="ttname"><a href="classRefCountingPtr.html">RefCountingPtr&lt; StaticInst &gt;</a></div></div>
<div class="ttc" id="classThreadContext_html"><div class="ttname"><a href="classThreadContext.html">ThreadContext</a></div><div class="ttdoc">ThreadContext is the external interface to all thread state for anything outside of the CPU...</div><div class="ttdef"><b>Definition:</b> <a href="cpu_2thread__context_8hh_source.html#l00092">thread_context.hh:92</a></div></div>
<div class="ttc" id="sim_2debug_8hh_html"><div class="ttname"><a href="sim_2debug_8hh.html">debug.hh</a></div></div>
<div class="ttc" id="classRiscvISA_1_1UnknownInstFault_html_ac6388a01f5db878c34f4deec06534a81"><div class="ttname"><a href="classRiscvISA_1_1UnknownInstFault.html#ac6388a01f5db878c34f4deec06534a81">RiscvISA::UnknownInstFault::invokeSE</a></div><div class="ttdeci">void invokeSE(ThreadContext *tc, const StaticInstPtr &amp;inst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8cc_source.html#l00156">faults.cc:156</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a76ae0834c1e7386553bcadf5181bb6b0"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a76ae0834c1e7386553bcadf5181bb6b0">RiscvISA::MISCREG_PRV</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00137">registers.hh:137</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_a770c316c240645e7fedca335c746fa60"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#a770c316c240645e7fedca335c746fa60">RiscvISA::RiscvFault::invokeSE</a></div><div class="ttdeci">virtual void invokeSE(ThreadContext *tc, const StaticInstPtr &amp;inst)</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8cc_source.html#l00048">faults.cc:48</a></div></div>
<div class="ttc" id="namespaceArmISA_html_ab7583452c2328b9aaf5982ce3225554a"><div class="ttname"><a href="namespaceArmISA.html#ab7583452c2328b9aaf5982ce3225554a">ArmISA::status</a></div><div class="ttdeci">Bitfield&lt; 5, 0 &gt; status</div><div class="ttdef"><b>Definition:</b> <a href="miscregs__types_8hh_source.html#l00396">miscregs_types.hh:396</a></div></div>
<div class="ttc" id="classStaticInst_html_ad2f509501cc362e01bc189bc49566761"><div class="ttname"><a href="classStaticInst.html#ad2f509501cc362e01bc189bc49566761">StaticInst::machInst</a></div><div class="ttdeci">const ExtMachInst machInst</div><div class="ttdoc">The binary machine instruction. </div><div class="ttdef"><b>Definition:</b> <a href="cpu_2static__inst_8hh_source.html#l00229">static_inst.hh:229</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a5d01d3308f5a6ce118bfe0e7701a57fb"><div class="ttname"><a href="namespaceRiscvISA.html#a5d01d3308f5a6ce118bfe0e7701a57fb">RiscvISA::pc</a></div><div class="ttdeci">Bitfield&lt; 4 &gt; pc</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2pra__constants_8hh_source.html#l00242">pra_constants.hh:242</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1aff4b62ab5c528a31fe0ac78721bf88be"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aff4b62ab5c528a31fe0ac78721bf88be">RiscvISA::MISCREG_UEPC</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00256">registers.hh:256</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1aea8a20495c11aa783fa8583a4cce0bc8"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aea8a20495c11aa783fa8583a4cce0bc8">RiscvISA::MISCREG_SIDELEG</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00245">registers.hh:245</a></div></div>
<div class="ttc" id="classRiscvISA_1_1BreakpointFault_html_a03dae57829ac5e14ef77434958e80cd0"><div class="ttname"><a href="classRiscvISA_1_1BreakpointFault.html#a03dae57829ac5e14ef77434958e80cd0">RiscvISA::BreakpointFault::invokeSE</a></div><div class="ttdeci">void invokeSE(ThreadContext *tc, const StaticInstPtr &amp;inst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8cc_source.html#l00185">faults.cc:185</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a3c25859adb6c3a033a8e015f256faeef"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a3c25859adb6c3a033a8e015f256faeef">RiscvISA::MISCREG_SEDELEG</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00244">registers.hh:244</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a25b6173ef85887acfb4e965331d2d351">RiscvISA::PRV_S</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00061">isa.hh:61</a></div></div>
<div class="ttc" id="riscv_2utility_8hh_html"><div class="ttname"><a href="riscv_2utility_8hh.html">utility.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_ae1296b506b374c5cbe247725768c5a38"><div class="ttname"><a href="namespaceRiscvISA.html#ae1296b506b374c5cbe247725768c5a38">RiscvISA::SyscallNumReg</a></div><div class="ttdeci">const int SyscallNumReg</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00113">registers.hh:113</a></div></div>
<div class="ttc" id="classRiscvISA_1_1IllegalInstFault_html_ad498afd61414ef1ce4dba1e8bc0e285f"><div class="ttname"><a href="classRiscvISA_1_1IllegalInstFault.html#ad498afd61414ef1ce4dba1e8bc0e285f">RiscvISA::IllegalInstFault::invokeSE</a></div><div class="ttdeci">void invokeSE(ThreadContext *tc, const StaticInstPtr &amp;inst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8cc_source.html#l00163">faults.cc:163</a></div></div>
<div class="ttc" id="classThreadContext_html_a8a9143613e6da73fea16e097c879df82"><div class="ttname"><a href="classThreadContext.html#a8a9143613e6da73fea16e097c879df82">ThreadContext::instAddr</a></div><div class="ttdeci">virtual Addr instAddr() const =0</div></div>
<div class="ttc" id="riscv_2registers_8hh_html"><div class="ttname"><a href="riscv_2registers_8hh.html">registers.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a5128eef8df6cddc7574e0b215d40025a"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a5128eef8df6cddc7574e0b215d40025a">RiscvISA::MISCREG_UTVAL</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00258">registers.hh:258</a></div></div>
<div class="ttc" id="base_2types_8hh_html_af1bb03d6a4ee096394a6749f0a169232"><div class="ttname"><a href="base_2types_8hh.html#af1bb03d6a4ee096394a6749f0a169232">Addr</a></div><div class="ttdeci">uint64_t Addr</div><div class="ttdoc">Address type This will probably be moved somewhere else in the near future. </div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00142">types.hh:142</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4">RiscvISA::PrivilegeMode</a></div><div class="ttdeci">PrivilegeMode</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00059">isa.hh:59</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1ab5295c4f75e4b0f4aa90dd7e135b1f1d"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ab5295c4f75e4b0f4aa90dd7e135b1f1d">RiscvISA::MISCREG_SCAUSE</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00250">registers.hh:250</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_ad2f94cf6a647cfd87027d812019c5a4d"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#ad2f94cf6a647cfd87027d812019c5a4d">RiscvISA::RiscvFault::isInterrupt</a></div><div class="ttdeci">bool isInterrupt() const</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00107">faults.hh:107</a></div></div>
<div class="ttc" id="cpu_2thread__context_8hh_html"><div class="ttname"><a href="cpu_2thread__context_8hh.html">thread_context.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a972ebbf87e500b41fb848d3a4cb6b3a5"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a972ebbf87e500b41fb848d3a4cb6b3a5">RiscvISA::MISCREG_MTVEC</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00217">registers.hh:217</a></div></div>
<div class="ttc" id="classRiscvISA_1_1RiscvFault_html_a493f0dca0547d1507ff1f19afa43255c"><div class="ttname"><a href="classRiscvISA_1_1RiscvFault.html#a493f0dca0547d1507ff1f19afa43255c">RiscvISA::RiscvFault::name</a></div><div class="ttdeci">FaultName name() const override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8hh_source.html#l00106">faults.hh:106</a></div></div>
<div class="ttc" id="classRiscvISA_1_1UnimplementedFault_html_a8973c18e1d009971e571b60210da55fd"><div class="ttname"><a href="classRiscvISA_1_1UnimplementedFault.html#a8973c18e1d009971e571b60210da55fd">RiscvISA::UnimplementedFault::invokeSE</a></div><div class="ttdeci">void invokeSE(ThreadContext *tc, const StaticInstPtr &amp;inst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8cc_source.html#l00170">faults.cc:170</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52"><div class="ttname"><a href="namespaceRiscvISA.html#a94feb16bef513c2f807dca26f89910b4a85630e7c085147db0ee7a99797e63b52">RiscvISA::PRV_U</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2isa_8hh_source.html#l00060">isa.hh:60</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1abdb481f7188c01a8ad4e277dcfad2625"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1abdb481f7188c01a8ad4e277dcfad2625">RiscvISA::MISCREG_STVEC</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00246">registers.hh:246</a></div></div>
<div class="ttc" id="sim_2debug_8cc_html_a4855ef6bd575a5767609a368822acea6"><div class="ttname"><a href="sim_2debug_8cc.html#a4855ef6bd575a5767609a368822acea6">schedRelBreak</a></div><div class="ttdeci">void schedRelBreak(Tick delta)</div><div class="ttdoc">Cause the simulator to execute a breakpoint relative to the current tick. </div><div class="ttdef"><b>Definition:</b> <a href="sim_2debug_8cc_source.html#l00094">debug.cc:94</a></div></div>
<div class="ttc" id="classRiscvISA_1_1IllegalFrmFault_html_a13bd5c98341446c2b63422dcd9d1d989"><div class="ttname"><a href="classRiscvISA_1_1IllegalFrmFault.html#a13bd5c98341446c2b63422dcd9d1d989">RiscvISA::IllegalFrmFault::invokeSE</a></div><div class="ttdeci">void invokeSE(ThreadContext *tc, const StaticInstPtr &amp;inst) override</div><div class="ttdef"><b>Definition:</b> <a href="arch_2riscv_2faults_8cc_source.html#l00178">faults.cc:178</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1ac7496e847aebeb5b7f6f0c637a5bfaa8"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1ac7496e847aebeb5b7f6f0c637a5bfaa8">RiscvISA::MISCREG_SEPC</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00249">registers.hh:249</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1aaaac03acbc84fdfe469fe44a753b6a74"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1aaaac03acbc84fdfe469fe44a753b6a74">RiscvISA::MISCREG_UCAUSE</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00257">registers.hh:257</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1">RiscvISA::MiscRegIndex</a></div><div class="ttdeci">MiscRegIndex</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00136">registers.hh:136</a></div></div>
<div class="ttc" id="bitfield_8hh_html_a037aa50d964c15b87b49ca219fd62d85"><div class="ttname"><a href="bitfield_8hh.html#a037aa50d964c15b87b49ca219fd62d85">bits</a></div><div class="ttdeci">T bits(T val, int first, int last)</div><div class="ttdoc">Extract the bitfield from position &amp;#39;first&amp;#39; to &amp;#39;last&amp;#39; (inclusive) from &amp;#39;val&amp;#39; and right justify it...</div><div class="ttdef"><b>Definition:</b> <a href="bitfield_8hh_source.html#l00072">bitfield.hh:72</a></div></div>
<div class="ttc" id="arch_2riscv_2faults_8hh_html"><div class="ttname"><a href="arch_2riscv_2faults_8hh.html">faults.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1abdaaa943839947986bb64c2607ca42a4"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1abdaaa943839947986bb64c2607ca42a4">RiscvISA::MISCREG_MEDELEG</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00215">registers.hh:215</a></div></div>
<div class="ttc" id="classThreadContext_html_adc42524bb7da19f70adecbafc401edea"><div class="ttname"><a href="classThreadContext.html#adc42524bb7da19f70adecbafc401edea">ThreadContext::readMiscReg</a></div><div class="ttdeci">virtual RegVal readMiscReg(RegIndex misc_reg)=0</div></div>
<div class="ttc" id="base_2types_8hh_html_afbdce43497ec3a10ccb2d2141fb1def1"><div class="ttname"><a href="base_2types_8hh.html#afbdce43497ec3a10ccb2d2141fb1def1">Fault</a></div><div class="ttdeci">std::shared_ptr&lt; FaultBase &gt; Fault</div><div class="ttdef"><b>Definition:</b> <a href="base_2types_8hh_source.html#l00240">types.hh:240</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html"><div class="ttname"><a href="namespaceRiscvISA.html">RiscvISA</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2decoder_8cc_source.html#l00037">decoder.cc:37</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a5a361db72000e6a6b3dc1eb1fdde2545"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a5a361db72000e6a6b3dc1eb1fdde2545">RiscvISA::MISCREG_UTVEC</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00254">registers.hh:254</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a995a47be2708b28bb70a99cfa25dbbb1a209fcdc2fec781314dedfb4bfd42c236"><div class="ttname"><a href="namespaceRiscvISA.html#a995a47be2708b28bb70a99cfa25dbbb1a209fcdc2fec781314dedfb4bfd42c236">RiscvISA::MISCREG_MCAUSE</a></div><div class="ttdef"><b>Definition:</b> <a href="riscv_2registers_8hh_source.html#l00221">registers.hh:221</a></div></div>
<div class="ttc" id="full__system_8hh_html"><div class="ttname"><a href="full__system_8hh.html">full_system.hh</a></div></div>
<div class="ttc" id="namespaceRiscvISA_html_a52458450e387b1255f74d50c41d17990"><div class="ttname"><a href="namespaceRiscvISA.html#a52458450e387b1255f74d50c41d17990">RiscvISA::advancePC</a></div><div class="ttdeci">void advancePC(PCState &amp;pc, const StaticInstPtr &amp;inst)</div><div class="ttdef"><b>Definition:</b> <a href="riscv_2utility_8hh_source.html#l00172">utility.hh:172</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<hr size="1"><address style="align: right;"><small>
Generated on Mon Nov 25 2019 12:52:04 for gem5 by <a href="http://www.doxygen.org/index.html"> doxygen</a> 1.8.13</small></address>
</body>
</html>
