; generated by ARM C/C++ Compiler, 5.02 [Build 28]
; commandline ArmCC [--split_sections --debug -c --asm --info=totals -o.\output\drvpwm.o --depend=.\output\drvpwm.d --cpu=Cortex-M0 --apcs=interwork -I..\CMSIS\CM0\DeviceSupport\Nuvoton\NUC123Series -I..\CMSIS\CM0\CoreSupport -I..\INC\DrvInc -I..\INC\SysInc -IC:\Keil\ARM\RV31\INC -IC:\Keil\ARM\CMSIS\Include -D__MICROLIB --omf_browse=.\output\drvpwm.crf ..\DrvSrc\DrvPWM.c]
        THUMB
        REQUIRE8
        PRESERVE8

        AREA ||i.DrvPWM_CaptureDisable||, CODE, READONLY, ALIGN=2

DrvPWM_CaptureDisable PROC
        LDR      r1,|L1.52|
        MOVS     r3,#8
        CMP      r0,#0
        BEQ      |L1.30|
        LSLS     r2,r3,#16
        CMP      r0,#1
        BEQ      |L1.36|
        CMP      r0,#2
        BEQ      |L1.44|
        CMP      r0,#3
        BNE      |L1.28|
        LDR      r0,[r1,#0x14]
        BICS     r0,r0,r2
|L1.26|
        STR      r0,[r1,#0x14]
|L1.28|
        BX       lr
|L1.30|
        LDR      r0,[r1,#0x10]
        BICS     r0,r0,r3
        B        |L1.40|
|L1.36|
        LDR      r0,[r1,#0x10]
        BICS     r0,r0,r2
|L1.40|
        STR      r0,[r1,#0x10]
        BX       lr
|L1.44|
        LDR      r0,[r1,#0x14]
        BICS     r0,r0,r3
        B        |L1.26|
        ENDP

        DCW      0x0000
|L1.52|
        DCD      0x40040040

        AREA ||i.DrvPWM_CaptureEnable||, CODE, READONLY, ALIGN=2

DrvPWM_CaptureEnable PROC
        LDR      r1,|L2.52|
        MOVS     r3,#8
        CMP      r0,#0
        BEQ      |L2.30|
        LSLS     r2,r3,#16
        CMP      r0,#1
        BEQ      |L2.36|
        CMP      r0,#2
        BEQ      |L2.44|
        CMP      r0,#3
        BNE      |L2.28|
        LDR      r0,[r1,#0x14]
        ORRS     r0,r0,r2
|L2.26|
        STR      r0,[r1,#0x14]
|L2.28|
        BX       lr
|L2.30|
        LDR      r0,[r1,#0x10]
        ORRS     r0,r0,r3
        B        |L2.40|
|L2.36|
        LDR      r0,[r1,#0x10]
        ORRS     r0,r0,r2
|L2.40|
        STR      r0,[r1,#0x10]
        BX       lr
|L2.44|
        LDR      r0,[r1,#0x14]
        ORRS     r0,r0,r3
        B        |L2.26|
        ENDP

        DCW      0x0000
|L2.52|
        DCD      0x40040040

        AREA ||i.DrvPWM_ConfigCaptureIntput||, CODE, READONLY, ALIGN=2

DrvPWM_ConfigCaptureIntput PROC
        CMP      r0,#2
        BCS      |L3.8|
        LDR      r2,|L3.36|
        B        |L3.12|
|L3.8|
        LDR      r2,|L3.36|
        ADDS     r2,r2,#4
|L3.12|
        LSLS     r0,r0,#31
        LSRS     r3,r0,#27
        MOVS     r0,#8
        LSLS     r0,r0,r3
        CMP      r1,#0
        LDR      r1,[r2,#0]
        BEQ      |L3.30|
        ORRS     r1,r1,r0
        B        |L3.32|
|L3.30|
        BICS     r1,r1,r0
|L3.32|
        STR      r1,[r2,#0]
        BX       lr
        ENDP

|L3.36|
        DCD      0x40040050

        AREA ||i.DrvPWM_DeInit||, CODE, READONLY, ALIGN=2

DrvPWM_DeInit PROC
        LDR      r2,|L4.84|
        LDR      r1,|L4.88|
        LSLS     r3,r2,#11
        CMP      r0,#0
        BEQ      |L4.40|
        CMP      r0,#1
        BEQ      |L4.54|
        LSLS     r3,r1,#3
        CMP      r0,#2
        BEQ      |L4.68|
        CMP      r0,#3
        BNE      |L4.38|
        LDR      r0,[r2,#8]
        BICS     r0,r0,r3
        STR      r0,[r2,#8]
        LDR      r0,[r1,#8]
        LSLS     r2,r1,#6
|L4.34|
        BICS     r0,r0,r2
|L4.36|
        STR      r0,[r1,#8]
|L4.38|
        BX       lr
|L4.40|
        LDR      r0,[r2,#8]
        BICS     r0,r0,r3
        STR      r0,[r2,#8]
        LDR      r0,[r1,#8]
        LSRS     r0,r0,#1
        LSLS     r0,r0,#1
        B        |L4.36|
|L4.54|
        LDR      r0,[r2,#8]
        BICS     r0,r0,r3
        STR      r0,[r2,#8]
        LDR      r0,[r1,#8]
        MOVS     r2,#0xff
        ADDS     r2,#1
        B        |L4.34|
|L4.68|
        LDR      r0,[r2,#8]
        BICS     r0,r0,r3
        STR      r0,[r2,#8]
        LDR      r0,[r1,#8]
        MOVS     r2,#1
        LSLS     r2,r2,#16
        B        |L4.34|
        ENDP

        DCW      0x0000
|L4.84|
        DCD      0x50000200
|L4.88|
        DCD      0x40040000

        AREA ||i.DrvPWM_DisableCaptureInt||, CODE, READONLY, ALIGN=2

DrvPWM_DisableCaptureInt PROC
        CMP      r0,#2
        BCS      |L5.8|
        LDR      r2,|L5.60|
        B        |L5.12|
|L5.8|
        LDR      r2,|L5.60|
        ADDS     r2,r2,#4
|L5.12|
        LSLS     r0,r0,#30
        BPL      |L5.18|
        LSLS     r1,r1,#16
|L5.18|
        LDR      r0,[r2,#0]
        BICS     r0,r0,r1
        STR      r0,[r2,#0]
        LDR      r0,|L5.60|
        SUBS     r0,r0,#0x10
        LDR      r1,[r0,#0]
        LDR      r2,|L5.64|
        TST      r1,r2
        BNE      |L5.56|
        LDR      r2,[r0,#0x10]
        LDR      r1,|L5.68|
        TST      r2,r1
        BNE      |L5.56|
        LDR      r0,[r0,#0x10]
        TST      r0,r1
        BNE      |L5.56|
        LDR      r1,|L5.72|
        MOVS     r0,#0x40
        STR      r0,[r1,#0]
|L5.56|
        BX       lr
        ENDP

        DCW      0x0000
|L5.60|
        DCD      0x40040050
|L5.64|
        DCD      0x00000f0f
|L5.68|
        DCD      0x00060006
|L5.72|
        DCD      0xe000e180

        AREA ||i.DrvPWM_DisableDeadZone||, CODE, READONLY, ALIGN=2

DrvPWM_DisableDeadZone PROC
        LSLS     r1,r0,#30
        LDR      r0,|L6.20|
        LDR      r1,[r0,#8]
        BPL      |L6.12|
        MOVS     r2,#0x20
        B        |L6.14|
|L6.12|
        MOVS     r2,#0x10
|L6.14|
        BICS     r1,r1,r2
        STR      r1,[r0,#8]
        BX       lr
        ENDP

|L6.20|
        DCD      0x40040000

        AREA ||i.DrvPWM_DisableInt||, CODE, READONLY, ALIGN=2

DrvPWM_DisableInt PROC
        LDR      r1,|L7.44|
        LDR      r3,[r1,#0]
        MOVS     r2,#1
        LSLS     r2,r2,r0
        BICS     r3,r3,r2
        STR      r3,[r1,#0]
        LDR      r0,[r1,#0]
        LDR      r2,|L7.48|
        TST      r0,r2
        BNE      |L7.40|
        LDR      r0,[r1,#0x10]
        LDR      r2,|L7.52|
        TST      r0,r2
        BNE      |L7.40|
        LDR      r0,[r1,#0x14]
        TST      r0,r2
        BNE      |L7.40|
        LDR      r1,|L7.56|
        MOVS     r0,#0x40
        STR      r0,[r1,#0]
|L7.40|
        BX       lr
        ENDP

        DCW      0x0000
|L7.44|
        DCD      0x40040040
|L7.48|
        DCD      0x00000f0f
|L7.52|
        DCD      0x00060006
|L7.56|
        DCD      0xe000e180

        AREA ||i.DrvPWM_DisablePdma||, CODE, READONLY, ALIGN=2

DrvPWM_DisablePdma PROC
        LDR      r1,|L8.20|
        LDR      r2,[r1,#0]
        LSLS     r0,r0,#30
        LSRS     r3,r0,#27
        MOVS     r0,#1
        LSLS     r0,r0,r3
        BICS     r2,r2,r0
        STR      r2,[r1,#0]
        BX       lr
        ENDP

        DCW      0x0000
|L8.20|
        DCD      0x400400c0

        AREA ||i.DrvPWM_EnableCaptureInt||, CODE, READONLY, ALIGN=2

DrvPWM_EnableCaptureInt PROC
        CMP      r0,#2
        BCS      |L9.8|
        LDR      r2,|L9.32|
        B        |L9.12|
|L9.8|
        LDR      r2,|L9.32|
        ADDS     r2,r2,#4
|L9.12|
        LSLS     r0,r0,#31
        BEQ      |L9.18|
        LSLS     r1,r1,#16
|L9.18|
        LDR      r0,[r2,#0]
        ORRS     r0,r0,r1
        STR      r0,[r2,#0]
        LDR      r1,|L9.36|
        MOVS     r0,#0x40
        STR      r0,[r1,#0]
        BX       lr
        ENDP

|L9.32|
        DCD      0x40040050
|L9.36|
        DCD      0xe000e100

        AREA ||i.DrvPWM_EnableDeadZone||, CODE, READONLY, ALIGN=2

DrvPWM_EnableDeadZone PROC
        LSLS     r2,r0,#30
        LDR      r0,|L10.48|
        LDR      r2,[r0,#0]
        BPL      |L10.24|
        LSLS     r2,r2,#8
        LSRS     r2,r2,#8
        LSLS     r1,r1,#24
        ORRS     r2,r2,r1
        STR      r2,[r0,#0]
        LDR      r1,[r0,#8]
        MOVS     r2,#0x20
        B        |L10.40|
|L10.24|
        MOVS     r3,#0xff
        LSLS     r3,r3,#16
        BICS     r2,r2,r3
        LSLS     r1,r1,#16
        ORRS     r2,r2,r1
        STR      r2,[r0,#0]
        LDR      r1,[r0,#8]
        MOVS     r2,#0x10
|L10.40|
        ORRS     r1,r1,r2
        STR      r1,[r0,#8]
        BX       lr
        ENDP

        DCW      0x0000
|L10.48|
        DCD      0x40040000

        AREA ||i.DrvPWM_EnableInt||, CODE, READONLY, ALIGN=2

DrvPWM_EnableInt PROC
        LDR      r2,|L11.20|
        LDR      r3,[r2,#0]
        MOVS     r1,#1
        LSLS     r1,r1,r0
        ORRS     r3,r3,r1
        STR      r3,[r2,#0]
        LDR      r1,|L11.24|
        MOVS     r0,#0x40
        STR      r0,[r1,#0]
        BX       lr
        ENDP

|L11.20|
        DCD      0x40040040
|L11.24|
        DCD      0xe000e100

        AREA ||i.DrvPWM_EnablePdma||, CODE, READONLY, ALIGN=2

DrvPWM_EnablePdma PROC
        LDR      r1,|L12.20|
        LDR      r2,[r1,#0]
        LSLS     r0,r0,#30
        LSRS     r3,r0,#27
        MOVS     r0,#1
        LSLS     r0,r0,r3
        ORRS     r2,r2,r0
        STR      r2,[r1,#0]
        BX       lr
        ENDP

        DCW      0x0000
|L12.20|
        DCD      0x400400c0

        AREA ||i.DrvPWM_Init||, CODE, READONLY, ALIGN=2

DrvPWM_Init PROC
        LDR      r2,|L13.80|
        LDR      r1,|L13.84|
        LSLS     r3,r2,#11
        CMP      r0,#0
        BEQ      |L13.40|
        CMP      r0,#1
        BEQ      |L13.52|
        LSLS     r3,r1,#3
        CMP      r0,#2
        BEQ      |L13.66|
        CMP      r0,#3
        BNE      |L13.38|
        LDR      r0,[r2,#8]
        ORRS     r0,r0,r3
        STR      r0,[r2,#8]
        LDR      r0,[r1,#8]
        LSLS     r2,r1,#6
|L13.34|
        ORRS     r0,r0,r2
        STR      r0,[r1,#8]
|L13.38|
        BX       lr
|L13.40|
        LDR      r0,[r2,#8]
        ORRS     r0,r0,r3
        STR      r0,[r2,#8]
        LDR      r0,[r1,#8]
        MOVS     r2,#1
        B        |L13.34|
|L13.52|
        LDR      r0,[r2,#8]
        ORRS     r0,r0,r3
        STR      r0,[r2,#8]
        LDR      r0,[r1,#8]
        MOVS     r2,#0xff
        ADDS     r2,#1
        B        |L13.34|
|L13.66|
        LDR      r0,[r2,#8]
        ORRS     r0,r0,r3
        STR      r0,[r2,#8]
        LDR      r0,[r1,#8]
        MOVS     r2,#1
        LSLS     r2,r2,#16
        B        |L13.34|
        ENDP

|L13.80|
        DCD      0x50000200
|L13.84|
        DCD      0x40040000

        AREA ||i.DrvPWM_SetClk||, CODE, READONLY, ALIGN=2

DrvPWM_SetClk PROC
        PUSH     {r4-r6,lr}
        LDR      r3,|L14.148|
        MOVS     r2,#0
        LDR      r5,[r3,#0]
        LSRS     r4,r0,#1
        LSLS     r4,r4,#3
        MOVS     r6,#0xff
        LSLS     r6,r6,r4
        BICS     r5,r5,r6
        STR      r5,[r3,#0]
        LDRB     r5,[r1,#4]
        SUBS     r5,r5,#1
        LSLS     r5,r5,r4
        LDR      r4,[r3,#0]
        ORRS     r5,r5,r4
        STR      r5,[r3,#0]
        LDR      r5,[r3,#4]
        LSLS     r4,r0,#2
        MOVS     r6,#7
        LSLS     r6,r6,r4
        BICS     r5,r5,r6
        STR      r5,[r3,#4]
        LDRB     r5,[r1,#5]
        LSLS     r5,r5,r4
        LDR      r4,[r3,#4]
        ORRS     r5,r5,r4
        STR      r5,[r3,#4]
        LDRB     r4,[r1,#6]
        CMP      r4,#0
        BEQ      |L14.62|
        MOVS     r2,#8
|L14.62|
        LDRB     r4,[r1,#7]
        CMP      r4,#0
        BEQ      |L14.72|
        MOVS     r4,#6
        ORRS     r2,r2,r4
|L14.72|
        LDR      r5,[r3,#8]
        LSLS     r4,r0,#3
        MOVS     r6,#0xe
        LSLS     r6,r6,r4
        BICS     r5,r5,r6
        STR      r5,[r3,#8]
        LDR      r5,[r3,#8]
        LSLS     r2,r2,r4
        ORRS     r5,r5,r2
        STR      r5,[r3,#8]
        CMP      r0,#0
        BEQ      |L14.118|
        CMP      r0,#1
        BEQ      |L14.128|
        CMP      r0,#2
        BEQ      |L14.138|
        CMP      r0,#3
        BNE      |L14.116|
        LDRH     r0,[r1,#0]
        STR      r0,[r3,#0x30]
        LDRH     r0,[r1,#2]
        STR      r0,[r3,#0x34]
|L14.116|
        POP      {r4-r6,pc}
|L14.118|
        LDRH     r0,[r1,#0]
        STR      r0,[r3,#0xc]
        LDRH     r0,[r1,#2]
        STR      r0,[r3,#0x10]
        POP      {r4-r6,pc}
|L14.128|
        LDRH     r0,[r1,#0]
        STR      r0,[r3,#0x18]
        LDRH     r0,[r1,#2]
        STR      r0,[r3,#0x1c]
        POP      {r4-r6,pc}
|L14.138|
        LDRH     r0,[r1,#0]
        STR      r0,[r3,#0x24]
        LDRH     r0,[r1,#2]
        STR      r0,[r3,#0x28]
        POP      {r4-r6,pc}
        ENDP

|L14.148|
        DCD      0x40040000

        AREA ||.arm_vfe_header||, DATA, READONLY, NOALLOC, ALIGN=2

        DCD      0x00000000

        EXPORT DrvPWM_CaptureDisable [CODE]
        EXPORT DrvPWM_CaptureEnable [CODE]
        EXPORT DrvPWM_ConfigCaptureIntput [CODE]
        EXPORT DrvPWM_DeInit [CODE]
        EXPORT DrvPWM_DisableCaptureInt [CODE]
        EXPORT DrvPWM_DisableDeadZone [CODE]
        EXPORT DrvPWM_DisableInt [CODE]
        EXPORT DrvPWM_DisablePdma [CODE]
        EXPORT DrvPWM_EnableCaptureInt [CODE]
        EXPORT DrvPWM_EnableDeadZone [CODE]
        EXPORT DrvPWM_EnableInt [CODE]
        EXPORT DrvPWM_EnablePdma [CODE]
        EXPORT DrvPWM_Init [CODE]
        EXPORT DrvPWM_SetClk [CODE]

        IMPORT ||Lib$$Request$$armlib|| [CODE,WEAK]

        ATTR FILESCOPE
        ATTR SETVALUE Tag_ABI_PCS_wchar_t,2
        ATTR SETVALUE Tag_ABI_enum_size,1
        ATTR SETVALUE Tag_ABI_optimization_goals,3
        ATTR SETSTRING Tag_conformance,"2.06"
        ATTR SETVALUE AV,18,1

        ASSERT {ENDIAN} = "little"
        ASSERT {INTER} = {TRUE}
        ASSERT {ROPI} = {FALSE}
        ASSERT {RWPI} = {FALSE}
        ASSERT {IEEE_FULL} = {FALSE}
        ASSERT {IEEE_PART} = {FALSE}
        ASSERT {IEEE_JAVA} = {FALSE}
        END
