{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 4802, "design__instance__area": 33055.5, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:nom_tt_025C_1v80": 0, "power__internal__total": 0.0020717198494821787, "power__switching__total": 0.0011034520575776696, "power__leakage__total": 3.7322756440971716e-08, "power__total": 0.0031752092763781548, "clock__skew__worst_hold__corner:nom_tt_025C_1v80": -0.43353846739702323, "clock__skew__worst_setup__corner:nom_tt_025C_1v80": 0.4662043105742418, "timing__hold__ws__corner:nom_tt_025C_1v80": 0.2979843123261738, "timing__setup__ws__corner:nom_tt_025C_1v80": 9.182107778455878, "timing__hold__tns__corner:nom_tt_025C_1v80": 0, "timing__setup__tns__corner:nom_tt_025C_1v80": 0, "timing__hold__wns__corner:nom_tt_025C_1v80": 0, "timing__setup__wns__corner:nom_tt_025C_1v80": 0, "timing__hold_vio__count__corner:nom_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_1v80": 0.297984, "timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_vio__count__corner:nom_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_1v80": 9.66976, "timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:nom_ss_100C_1v60": 30, "design__max_fanout_violation__count__corner:nom_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:nom_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:nom_ss_100C_1v60": -0.5790212917467461, "clock__skew__worst_setup__corner:nom_ss_100C_1v60": 0.6338507675915676, "timing__hold__ws__corner:nom_ss_100C_1v60": 0.8262383233677861, "timing__setup__ws__corner:nom_ss_100C_1v60": 2.47595551069761, "timing__hold__tns__corner:nom_ss_100C_1v60": 0, "timing__setup__tns__corner:nom_ss_100C_1v60": 0, "timing__hold__wns__corner:nom_ss_100C_1v60": 0, "timing__setup__wns__corner:nom_ss_100C_1v60": 0, "timing__hold_vio__count__corner:nom_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:nom_ss_100C_1v60": 0.826238, "timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_vio__count__corner:nom_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:nom_ss_100C_1v60": 2.475955, "timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:nom_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:nom_ff_n40C_1v95": -0.37351445216209833, "clock__skew__worst_setup__corner:nom_ff_n40C_1v95": 0.3976617481194764, "timing__hold__ws__corner:nom_ff_n40C_1v95": 0.108325740332816, "timing__setup__ws__corner:nom_ff_n40C_1v95": 10.781654096906264, "timing__hold__tns__corner:nom_ff_n40C_1v95": 0, "timing__setup__tns__corner:nom_ff_n40C_1v95": 0, "timing__hold__wns__corner:nom_ff_n40C_1v95": 0, "timing__setup__wns__corner:nom_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_1v95": 0.108326, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:nom_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_1v95": 12.437951, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count": 63, "design__max_fanout_violation__count": 45, "design__max_cap_violation__count": 0, "clock__skew__worst_hold": -0.3714070267571528, "clock__skew__worst_setup": 0.3936197590394084, "timing__hold__ws": 0.10619927460245965, "timing__setup__ws": 2.326260139250837, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": 0.106199, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": 2.32626, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 299.8 310.52", "design__core__bbox": "5.52 10.88 293.94 299.2", "design__io": 77, "design__die__area": 93093.9, "design__core__area": 83157.3, "design__instance__count__stdcell": 4802, "design__instance__area__stdcell": 33055.5, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.397505, "design__instance__utilization__stdcell": 0.397505, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 84, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2272, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:fill_cell": 5958, "design__instance__count__class:tap_cell": 1188, "design__power_grid_violation__count__net:VPWR": 0, "design__power_grid_violation__count__net:VGND": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 8307375, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 0, "design__instance__displacement__mean": 0, "design__instance__displacement__max": 0, "route__wirelength__estimated": 83872.4, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 737, "design__instance__count__class:clock_buffer": 60, "design__instance__count__class:clock_inverter": 45, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 181, "antenna__violating__nets": 1, "antenna__violating__pins": 1, "route__antenna_violation__count": 1, "antenna_diodes_count": 8, "design__instance__count__class:antenna_cell": 8, "route__net": 3589, "route__net__special": 2, "route__drc_errors__iter:1": 1434, "route__wirelength__iter:1": 94711, "route__drc_errors__iter:2": 794, "route__wirelength__iter:2": 94062, "route__drc_errors__iter:3": 773, "route__wirelength__iter:3": 93858, "route__drc_errors__iter:4": 83, "route__wirelength__iter:4": 93764, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 93750, "route__drc_errors": 0, "route__wirelength": 93750, "route__vias": 24988, "route__vias__singlecut": 24988, "route__vias__multicut": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 497.26, "timing__unannotated_net__count__corner:nom_tt_025C_1v80": 51, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:nom_ss_100C_1v60": 51, "timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_1v95": 51, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:min_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:min_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:min_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:min_tt_025C_1v80": -0.4307651302030742, "clock__skew__worst_setup__corner:min_tt_025C_1v80": 0.4602351130467974, "timing__hold__ws__corner:min_tt_025C_1v80": 0.29497327637592996, "timing__setup__ws__corner:min_tt_025C_1v80": 9.235330983583243, "timing__hold__tns__corner:min_tt_025C_1v80": 0, "timing__setup__tns__corner:min_tt_025C_1v80": 0, "timing__hold__wns__corner:min_tt_025C_1v80": 0, "timing__setup__wns__corner:min_tt_025C_1v80": 0, "timing__hold_vio__count__corner:min_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:min_tt_025C_1v80": 0.294973, "timing__hold_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_vio__count__corner:min_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:min_tt_025C_1v80": 9.761488, "timing__setup_r2r_vio__count__corner:min_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:min_tt_025C_1v80": 51, "timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:min_ss_100C_1v60": 16, "design__max_fanout_violation__count__corner:min_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:min_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:min_ss_100C_1v60": -0.5743976568076269, "clock__skew__worst_setup__corner:min_ss_100C_1v60": 0.62387941023619, "timing__hold__ws__corner:min_ss_100C_1v60": 0.8208186584974974, "timing__setup__ws__corner:min_ss_100C_1v60": 2.617024893088295, "timing__hold__tns__corner:min_ss_100C_1v60": 0, "timing__setup__tns__corner:min_ss_100C_1v60": 0, "timing__hold__wns__corner:min_ss_100C_1v60": 0, "timing__setup__wns__corner:min_ss_100C_1v60": 0, "timing__hold_vio__count__corner:min_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:min_ss_100C_1v60": 0.820819, "timing__hold_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_vio__count__corner:min_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:min_ss_100C_1v60": 2.617025, "timing__setup_r2r_vio__count__corner:min_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:min_ss_100C_1v60": 51, "timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:min_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:min_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:min_ff_n40C_1v95": -0.3714070267571528, "clock__skew__worst_setup__corner:min_ff_n40C_1v95": 0.3936197590394084, "timing__hold__ws__corner:min_ff_n40C_1v95": 0.10619927460245965, "timing__setup__ws__corner:min_ff_n40C_1v95": 10.819886626241965, "timing__hold__tns__corner:min_ff_n40C_1v95": 0, "timing__setup__tns__corner:min_ff_n40C_1v95": 0, "timing__hold__wns__corner:min_ff_n40C_1v95": 0, "timing__setup__wns__corner:min_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:min_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_1v95": 0.106199, "timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:min_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_1v95": 12.499492, "timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:min_ff_n40C_1v95": 51, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95": 0, "design__max_slew_violation__count__corner:max_tt_025C_1v80": 0, "design__max_fanout_violation__count__corner:max_tt_025C_1v80": 45, "design__max_cap_violation__count__corner:max_tt_025C_1v80": 0, "clock__skew__worst_hold__corner:max_tt_025C_1v80": -0.4367824281444209, "clock__skew__worst_setup__corner:max_tt_025C_1v80": 0.47269356433670445, "timing__hold__ws__corner:max_tt_025C_1v80": 0.3010995982213783, "timing__setup__ws__corner:max_tt_025C_1v80": 9.125411795609267, "timing__hold__tns__corner:max_tt_025C_1v80": 0, "timing__setup__tns__corner:max_tt_025C_1v80": 0, "timing__hold__wns__corner:max_tt_025C_1v80": 0, "timing__setup__wns__corner:max_tt_025C_1v80": 0, "timing__hold_vio__count__corner:max_tt_025C_1v80": 0, "timing__hold_r2r__ws__corner:max_tt_025C_1v80": 0.3011, "timing__hold_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_vio__count__corner:max_tt_025C_1v80": 0, "timing__setup_r2r__ws__corner:max_tt_025C_1v80": 9.576228, "timing__setup_r2r_vio__count__corner:max_tt_025C_1v80": 0, "timing__unannotated_net__count__corner:max_tt_025C_1v80": 51, "timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80": 0, "design__max_slew_violation__count__corner:max_ss_100C_1v60": 63, "design__max_fanout_violation__count__corner:max_ss_100C_1v60": 45, "design__max_cap_violation__count__corner:max_ss_100C_1v60": 0, "clock__skew__worst_hold__corner:max_ss_100C_1v60": -0.5850622374391862, "clock__skew__worst_setup__corner:max_ss_100C_1v60": 0.6457992101651134, "timing__hold__ws__corner:max_ss_100C_1v60": 0.8316236823456438, "timing__setup__ws__corner:max_ss_100C_1v60": 2.326260139250837, "timing__hold__tns__corner:max_ss_100C_1v60": 0, "timing__setup__tns__corner:max_ss_100C_1v60": 0, "timing__hold__wns__corner:max_ss_100C_1v60": 0, "timing__setup__wns__corner:max_ss_100C_1v60": 0, "timing__hold_vio__count__corner:max_ss_100C_1v60": 0, "timing__hold_r2r__ws__corner:max_ss_100C_1v60": 0.831624, "timing__hold_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_vio__count__corner:max_ss_100C_1v60": 0, "timing__setup_r2r__ws__corner:max_ss_100C_1v60": 2.32626, "timing__setup_r2r_vio__count__corner:max_ss_100C_1v60": 0, "timing__unannotated_net__count__corner:max_ss_100C_1v60": 51, "timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60": 0, "design__max_slew_violation__count__corner:max_ff_n40C_1v95": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_1v95": 45, "design__max_cap_violation__count__corner:max_ff_n40C_1v95": 0, "clock__skew__worst_hold__corner:max_ff_n40C_1v95": -0.3760672713015445, "clock__skew__worst_setup__corner:max_ff_n40C_1v95": 0.401709038514637, "timing__hold__ws__corner:max_ff_n40C_1v95": 0.11065237928017356, "timing__setup__ws__corner:max_ff_n40C_1v95": 10.740741045024096, "timing__hold__tns__corner:max_ff_n40C_1v95": 0, "timing__setup__tns__corner:max_ff_n40C_1v95": 0, "timing__hold__wns__corner:max_ff_n40C_1v95": 0, "timing__setup__wns__corner:max_ff_n40C_1v95": 0, "timing__hold_vio__count__corner:max_ff_n40C_1v95": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_1v95": 0.110652, "timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_vio__count__corner:max_ff_n40C_1v95": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_1v95": 12.375429, "timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count__corner:max_ff_n40C_1v95": 51, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95": 0, "timing__unannotated_net__count": 51, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80": 1.7995, "design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80": 1.79991, "design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80": 0.000500506, "design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000478563, "design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80": 8.98294e-05, "design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80": 0.000478563, "design_powergrid__voltage__worst": 0.000478563, "design_powergrid__voltage__worst__net:VPWR": 1.7995, "design_powergrid__drop__worst": 0.000500506, "design_powergrid__drop__worst__net:VPWR": 0.000500506, "design_powergrid__voltage__worst__net:VGND": 0.000478563, "design_powergrid__drop__worst__net:VGND": 0.000478563, "ir__voltage__worst": 1.8, "ir__drop__avg": 9.32e-05, "ir__drop__worst": 0.000501, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "klayout__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}