\doxysubsubsubsection{FLASH Latency}
\hypertarget{group__FLASH__LATENCY}{}\label{group__FLASH__LATENCY}\index{FLASH Latency@{FLASH Latency}}
\doxysubsubsubsubsubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group__FLASH__LATENCY_ga1276f51e97dc9857ca261fae4eb890f3}{FLASH\+\_\+\+LATENCY\+\_\+0}}~0x00000000U
\item 
\#define \mbox{\hyperlink{group__FLASH__LATENCY_ga28c611f2cb4a3772ab37c538357fd5f6}{FLASH\+\_\+\+LATENCY\+\_\+1}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6560c1d58df18c8740d70591bf7bc1ad}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0}}
\item 
\#define \mbox{\hyperlink{group__FLASH__LATENCY_ga69d209f9cb4f625010d72555c8dceb03}{FLASH\+\_\+\+LATENCY\+\_\+2}}~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85155f5d3f34ebe83989513793498c72}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1}}
\end{DoxyCompactItemize}


\doxysubsubsubsubsection{Detailed Description}


\doxysubsubsubsubsection{Macro Definition Documentation}
\Hypertarget{group__FLASH__LATENCY_ga1276f51e97dc9857ca261fae4eb890f3}\label{group__FLASH__LATENCY_ga1276f51e97dc9857ca261fae4eb890f3} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_0@{FLASH\_LATENCY\_0}}
\index{FLASH\_LATENCY\_0@{FLASH\_LATENCY\_0}!FLASH Latency@{FLASH Latency}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_LATENCY\_0}{FLASH\_LATENCY\_0}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+0~0x00000000U}

FLASH Zero wait state 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__flash_8h_source_l00174}{174}} of file \mbox{\hyperlink{stm32wlxx__hal__flash_8h_source}{stm32wlxx\+\_\+hal\+\_\+flash.\+h}}.

\Hypertarget{group__FLASH__LATENCY_ga28c611f2cb4a3772ab37c538357fd5f6}\label{group__FLASH__LATENCY_ga28c611f2cb4a3772ab37c538357fd5f6} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_1@{FLASH\_LATENCY\_1}}
\index{FLASH\_LATENCY\_1@{FLASH\_LATENCY\_1}!FLASH Latency@{FLASH Latency}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_LATENCY\_1}{FLASH\_LATENCY\_1}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+1~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga6560c1d58df18c8740d70591bf7bc1ad}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+0}}}

FLASH One wait state 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__flash_8h_source_l00175}{175}} of file \mbox{\hyperlink{stm32wlxx__hal__flash_8h_source}{stm32wlxx\+\_\+hal\+\_\+flash.\+h}}.

\Hypertarget{group__FLASH__LATENCY_ga69d209f9cb4f625010d72555c8dceb03}\label{group__FLASH__LATENCY_ga69d209f9cb4f625010d72555c8dceb03} 
\index{FLASH Latency@{FLASH Latency}!FLASH\_LATENCY\_2@{FLASH\_LATENCY\_2}}
\index{FLASH\_LATENCY\_2@{FLASH\_LATENCY\_2}!FLASH Latency@{FLASH Latency}}
\doxysubsubsubsubsubsection{\texorpdfstring{FLASH\_LATENCY\_2}{FLASH\_LATENCY\_2}}
{\footnotesize\ttfamily \#define FLASH\+\_\+\+LATENCY\+\_\+2~\mbox{\hyperlink{group__Peripheral__Registers__Bits__Definition_ga85155f5d3f34ebe83989513793498c72}{FLASH\+\_\+\+ACR\+\_\+\+LATENCY\+\_\+1}}}

FLASH Two wait states 

Definition at line \mbox{\hyperlink{stm32wlxx__hal__flash_8h_source_l00176}{176}} of file \mbox{\hyperlink{stm32wlxx__hal__flash_8h_source}{stm32wlxx\+\_\+hal\+\_\+flash.\+h}}.

