<div id="pf4a" class="pf w0 h0" data-page-no="4a"><div class="pc pc4a w0 h0"><img class="bi x0 y8 w2 h5" alt="" src="bg4a.png"/><div class="t m0 x9 h1b y2d7 ff1 fsc fc0 sc0 ls0 ws0">3.6.1.4<span class="_ _b"> </span>Flash Modes</div><div class="t m0 x9 hf ybf ff3 fs5 fc0 sc0 ls0 ws0">The flash memory chapter defines two modes of operation - NVM normal and NVM</div><div class="t m0 x9 hf y282 ff3 fs5 fc0 sc0 ls0 ws0">special modes. On this device, The flash memory only operates in NVM normal mode.</div><div class="t m0 x9 hf y283 ff3 fs5 fc0 sc0 ls0 ws0">All references to NVM special mode should be ignored.</div><div class="t m0 x9 h1b y569 ff1 fsc fc0 sc0 ls0 ws0">3.6.1.5<span class="_ _b"> </span>Erase All Flash Contents</div><div class="t m0 x9 hf y56a ff3 fs5 fc0 sc0 ls0 ws0">In addition to software, the entire flash memory may be erased external to the flash</div><div class="t m0 x9 hf y2da ff3 fs5 fc0 sc0 ls0 ws0">memory via the SW-DP debug port by setting MDM-AP CONTROL[0]. MDM-AP</div><div class="t m0 x9 hf yde ff3 fs5 fc0 sc0 ls0 ws0">STATUS[0] is set to indicate the mass erase command has been accepted. MDM-AP</div><div class="t m0 x9 hf ydf ff3 fs5 fc0 sc0 ls0 ws0">STATUS[0] is cleared when the mass erase completes.</div><div class="t m0 x9 h1b y56b ff1 fsc fc0 sc0 ls0 ws0">3.6.1.6<span class="_ _b"> </span>FTFA_FOPT Register</div><div class="t m0 x9 hf y56c ff3 fs5 fc0 sc0 ls0 ws0">The flash memory&apos;s FTFA_FOPT register allows the user to customize the operation of</div><div class="t m0 x9 hf y56d ff3 fs5 fc0 sc0 ls0 ws0">the MCU at boot time. See <span class="fc1">FOPT boot options</span> for details of its definition.</div><div class="t m0 x9 he y56e ff1 fs1 fc0 sc0 ls0 ws0">3.6.2<span class="_ _b"> </span>Flash Memory Controller Configuration</div><div class="t m0 x9 hf y56f ff3 fs5 fc0 sc0 ls0 ws0">This section summarizes how the module has been configured in the chip. For a</div><div class="t m0 x9 hf y570 ff3 fs5 fc0 sc0 ls0 ws0">comprehensive description of the module itself, see the moduleâ€™s dedicated chapter.</div><div class="t m0 x9 hf y571 ff3 fs5 fc0 sc0 ls0 ws0">See MCM_PLACR register description for details on the reset configuration of the FMC.</div><div class="t m0 x9 h10 ydd ff1 fs4 fc0 sc0 ls0 ws0">Memories and Memory Interfaces</div><div class="t m0 x8 h6 y9 ff1 fs3 fc0 sc0 ls0 ws0">KL25 Sub-Family Reference Manual, Rev. 3, September 2012</div><div class="t m0 x9 h7 ya ff2 fs4 fc0 sc0 ls0 ws0">74<span class="_ _9"> </span>Freescale Semiconductor, Inc.</div><a class="l" href="#pf86" data-dest-detail='[134,"XYZ",null,329.9,null]'><div class="d m1" style="border-style:none;position:absolute;left:207.608000px;bottom:406.600000px;width:107.352000px;height:14.000000px;background-color:rgba(255,255,255,0.000001);"></div></a></div><div class="pi" data-data='{"ctm":[1.000000,0.000000,0.000000,1.000000,0.000000,0.000000]}'></div></div>
