#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x1825930 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x1825ac0 .scope module, "tb" "tb" 3 61;
 .timescale -12 -12;
L_0x1810a40 .functor NOT 1, L_0x185d230, C4<0>, C4<0>, C4<0>;
L_0x185d010 .functor XOR 10, L_0x185cdb0, L_0x185cf70, C4<0000000000>, C4<0000000000>;
L_0x185d120 .functor XOR 10, L_0x185d010, L_0x185d080, C4<0000000000>, C4<0000000000>;
v0x185a940_0 .net *"_ivl_10", 9 0, L_0x185d010;  1 drivers
v0x185aa40_0 .net *"_ivl_12", 9 0, L_0x185d080;  1 drivers
v0x185ab20_0 .net *"_ivl_14", 9 0, L_0x185d120;  1 drivers
v0x185abe0_0 .net *"_ivl_4", 9 0, L_0x185cd10;  1 drivers
v0x185acc0_0 .net *"_ivl_6", 9 0, L_0x185cdb0;  1 drivers
v0x185adf0_0 .net *"_ivl_8", 9 0, L_0x185cf70;  1 drivers
v0x185aed0_0 .var "clk", 0 0;
v0x185af70_0 .net "in", 3 0, v0x1859510_0;  1 drivers
v0x185b010_0 .net "out_any_dut", 3 1, L_0x185cc20;  1 drivers
v0x185b180_0 .net "out_any_ref", 3 1, L_0x1811040;  1 drivers
v0x185b240_0 .net "out_both_dut", 2 0, L_0x1811560;  1 drivers
v0x185b310_0 .net "out_both_ref", 2 0, L_0x1810d50;  1 drivers
v0x185b3e0_0 .net "out_different_dut", 3 0, L_0x181bd60;  1 drivers
v0x185b4b0_0 .net "out_different_ref", 3 0, L_0x1811310;  1 drivers
v0x185b580_0 .var/2u "stats1", 287 0;
v0x185b640_0 .var/2u "strobe", 0 0;
v0x185b700_0 .net "tb_match", 0 0, L_0x185d230;  1 drivers
v0x185b7d0_0 .net "tb_mismatch", 0 0, L_0x1810a40;  1 drivers
v0x185b870_0 .net "wavedrom_enable", 0 0, v0x1859670_0;  1 drivers
v0x185b940_0 .net "wavedrom_title", 511 0, v0x1859710_0;  1 drivers
E_0x181f8b0/0 .event negedge, v0x1859450_0;
E_0x181f8b0/1 .event posedge, v0x1859450_0;
E_0x181f8b0 .event/or E_0x181f8b0/0, E_0x181f8b0/1;
L_0x185cc20 .part L_0x1826890, 0, 3;
L_0x185cd10 .concat [ 4 3 3 0], L_0x1811310, L_0x1811040, L_0x1810d50;
L_0x185cdb0 .concat [ 4 3 3 0], L_0x1811310, L_0x1811040, L_0x1810d50;
L_0x185cf70 .concat [ 4 3 3 0], L_0x181bd60, L_0x185cc20, L_0x1811560;
L_0x185d080 .concat [ 4 3 3 0], L_0x1811310, L_0x1811040, L_0x1810d50;
L_0x185d230 .cmp/eeq 10, L_0x185cd10, L_0x185d120;
S_0x1825c50 .scope module, "good1" "reference_module" 3 108, 3 4 0, S_0x1825ac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 3 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1810d50 .functor AND 3, L_0x185ba40, L_0x185bae0, C4<111>, C4<111>;
L_0x1811040 .functor OR 3, L_0x185bc70, L_0x185bd10, C4<000>, C4<000>;
L_0x1811310 .functor XOR 4, v0x1859510_0, L_0x185c160, C4<0000>, C4<0000>;
v0x1810540_0 .net *"_ivl_1", 2 0, L_0x185ba40;  1 drivers
v0x1810880_0 .net *"_ivl_13", 0 0, L_0x185bed0;  1 drivers
v0x1810b50_0 .net *"_ivl_15", 2 0, L_0x185c080;  1 drivers
v0x1810e60_0 .net *"_ivl_16", 3 0, L_0x185c160;  1 drivers
v0x1811150_0 .net *"_ivl_3", 2 0, L_0x185bae0;  1 drivers
v0x1811420_0 .net *"_ivl_7", 2 0, L_0x185bc70;  1 drivers
v0x1811630_0 .net *"_ivl_9", 2 0, L_0x185bd10;  1 drivers
v0x1858820_0 .net "in", 3 0, v0x1859510_0;  alias, 1 drivers
v0x1858900_0 .net "out_any", 3 1, L_0x1811040;  alias, 1 drivers
v0x1858a70_0 .net "out_both", 2 0, L_0x1810d50;  alias, 1 drivers
v0x1858b50_0 .net "out_different", 3 0, L_0x1811310;  alias, 1 drivers
L_0x185ba40 .part v0x1859510_0, 0, 3;
L_0x185bae0 .part v0x1859510_0, 1, 3;
L_0x185bc70 .part v0x1859510_0, 0, 3;
L_0x185bd10 .part v0x1859510_0, 1, 3;
L_0x185bed0 .part v0x1859510_0, 0, 1;
L_0x185c080 .part v0x1859510_0, 1, 3;
L_0x185c160 .concat [ 3 1 0 0], L_0x185c080, L_0x185bed0;
S_0x1858cb0 .scope module, "stim1" "stimulus_gen" 3 104, 3 18 0, S_0x1825ac0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "tb_match";
    .port_info 2 /OUTPUT 4 "in";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x1859450_0 .net "clk", 0 0, v0x185aed0_0;  1 drivers
v0x1859510_0 .var "in", 3 0;
v0x18595d0_0 .net "tb_match", 0 0, L_0x185d230;  alias, 1 drivers
v0x1859670_0 .var "wavedrom_enable", 0 0;
v0x1859710_0 .var "wavedrom_title", 511 0;
E_0x181f440 .event posedge, v0x1859450_0;
E_0x181fd30 .event negedge, v0x1859450_0;
S_0x1858f50 .scope task, "wavedrom_start" "wavedrom_start" 3 31, 3 31 0, S_0x1858cb0;
 .timescale -12 -12;
v0x1859150_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1859250 .scope task, "wavedrom_stop" "wavedrom_stop" 3 34, 3 34 0, S_0x1858cb0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18598e0 .scope module, "top_module1" "top_module" 3 114, 4 1 0, S_0x1825ac0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 3 "out_both";
    .port_info 2 /OUTPUT 4 "out_any";
    .port_info 3 /OUTPUT 4 "out_different";
L_0x1811560 .functor AND 3, L_0x185c340, L_0x185c3e0, C4<111>, C4<111>;
L_0x1826890 .functor OR 4, v0x1859510_0, L_0x185c6e0, C4<0000>, C4<0000>;
L_0x181bd60 .functor XOR 4, v0x1859510_0, L_0x185c9f0, C4<0000>, C4<0000>;
v0x1859b50_0 .net *"_ivl_1", 2 0, L_0x185c340;  1 drivers
v0x1859c30_0 .net *"_ivl_10", 3 0, L_0x185c6e0;  1 drivers
v0x1859d10_0 .net *"_ivl_15", 2 0, L_0x185c870;  1 drivers
v0x1859e00_0 .net *"_ivl_17", 0 0, L_0x185c950;  1 drivers
v0x1859ee0_0 .net *"_ivl_18", 3 0, L_0x185c9f0;  1 drivers
v0x185a010_0 .net *"_ivl_3", 2 0, L_0x185c3e0;  1 drivers
v0x185a0f0_0 .net *"_ivl_7", 2 0, L_0x185c570;  1 drivers
v0x185a1d0_0 .net *"_ivl_9", 0 0, L_0x185c610;  1 drivers
v0x185a2b0_0 .net "in", 3 0, v0x1859510_0;  alias, 1 drivers
v0x185a400_0 .net "out_any", 3 0, L_0x1826890;  1 drivers
v0x185a4e0_0 .net "out_both", 2 0, L_0x1811560;  alias, 1 drivers
v0x185a5c0_0 .net "out_different", 3 0, L_0x181bd60;  alias, 1 drivers
L_0x185c340 .part v0x1859510_0, 0, 3;
L_0x185c3e0 .part v0x1859510_0, 1, 3;
L_0x185c570 .part v0x1859510_0, 0, 3;
L_0x185c610 .part v0x1859510_0, 3, 1;
L_0x185c6e0 .concat [ 1 3 0 0], L_0x185c610, L_0x185c570;
L_0x185c870 .part v0x1859510_0, 0, 3;
L_0x185c950 .part v0x1859510_0, 0, 1;
L_0x185c9f0 .concat [ 1 3 0 0], L_0x185c950, L_0x185c870;
S_0x185a720 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 122, 3 122 0, S_0x1825ac0;
 .timescale -12 -12;
E_0x1809a20 .event anyedge, v0x185b640_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x185b640_0;
    %nor/r;
    %assign/vec4 v0x185b640_0, 0;
    %wait E_0x1809a20;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x1858cb0;
T_3 ;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1859510_0, 0;
    %wait E_0x181fd30;
    %wait E_0x181f440;
    %pushi/vec4 3, 0, 4;
    %assign/vec4 v0x1859510_0, 0;
    %wait E_0x181f440;
    %pushi/vec4 6, 0, 4;
    %assign/vec4 v0x1859510_0, 0;
    %wait E_0x181f440;
    %pushi/vec4 12, 0, 4;
    %assign/vec4 v0x1859510_0, 0;
    %wait E_0x181f440;
    %pushi/vec4 9, 0, 4;
    %assign/vec4 v0x1859510_0, 0;
    %wait E_0x181f440;
    %pushi/vec4 5, 0, 4;
    %assign/vec4 v0x1859510_0, 0;
    %wait E_0x181fd30;
    %fork TD_tb.stim1.wavedrom_stop, S_0x1859250;
    %join;
    %vpi_func 3 51 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1859510_0, 0;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x181fd30;
    %vpi_func 3 53 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1859510_0, 0;
    %wait E_0x181f440;
    %vpi_func 3 54 "$random" 32 {0 0 0};
    %pad/s 4;
    %assign/vec4 v0x1859510_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 56 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x1825ac0;
T_4 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x185aed0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x185b640_0, 0, 1;
    %end;
    .thread T_4, $init;
    .scope S_0x1825ac0;
T_5 ;
T_5.0 ;
    %delay 5, 0;
    %load/vec4 v0x185aed0_0;
    %inv;
    %store/vec4 v0x185aed0_0, 0, 1;
    %jmp T_5.0;
T_5.1 ;
    %end;
    .thread T_5;
    .scope S_0x1825ac0;
T_6 ;
    %vpi_call/w 3 96 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 97 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1859450_0, v0x185b7d0_0, v0x185af70_0, v0x185b310_0, v0x185b240_0, v0x185b180_0, v0x185b010_0, v0x185b4b0_0, v0x185b3e0_0 {0 0 0};
    %end;
    .thread T_6;
    .scope S_0x1825ac0;
T_7 ;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 192, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.0, 4;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 160, 32;
    %vpi_call/w 3 131 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_both", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.1;
T_7.0 ;
    %vpi_call/w 3 132 "$display", "Hint: Output '%s' has no mismatches.", "out_both" {0 0 0};
T_7.1 ;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.2, 4;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 133 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_any", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.3;
T_7.2 ;
    %vpi_call/w 3 134 "$display", "Hint: Output '%s' has no mismatches.", "out_any" {0 0 0};
T_7.3 ;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_7.4, 4;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 135 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_different", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_7.5;
T_7.4 ;
    %vpi_call/w 3 136 "$display", "Hint: Output '%s' has no mismatches.", "out_different" {0 0 0};
T_7.5 ;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 138 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 139 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x185b580_0;
    %parti/u 32, 256, 32;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 140 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_7, $final;
    .scope S_0x1825ac0;
T_8 ;
    %wait E_0x181f8b0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x185b580_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185b580_0, 4, 32;
    %load/vec4 v0x185b700_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 256, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.2, 4;
    %vpi_func 3 151 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 224, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185b580_0, 4, 32;
T_8.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x185b580_0;
    %pushi/vec4 256, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 256, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185b580_0, 4, 32;
T_8.0 ;
    %load/vec4 v0x185b310_0;
    %load/vec4 v0x185b310_0;
    %load/vec4 v0x185b240_0;
    %xor;
    %load/vec4 v0x185b310_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.4, 6;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.6, 4;
    %vpi_func 3 155 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185b580_0, 4, 32;
T_8.6 ;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 192, 32;
    %addi 1, 0, 32;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185b580_0, 4, 32;
T_8.4 ;
    %load/vec4 v0x185b180_0;
    %load/vec4 v0x185b180_0;
    %load/vec4 v0x185b010_0;
    %xor;
    %load/vec4 v0x185b180_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.8, 6;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.10, 4;
    %vpi_func 3 158 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185b580_0, 4, 32;
T_8.10 ;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185b580_0, 4, 32;
T_8.8 ;
    %load/vec4 v0x185b4b0_0;
    %load/vec4 v0x185b4b0_0;
    %load/vec4 v0x185b3e0_0;
    %xor;
    %load/vec4 v0x185b4b0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_8.12, 6;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_8.14, 4;
    %vpi_func 3 161 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185b580_0, 4, 32;
T_8.14 ;
    %load/vec4 v0x185b580_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x185b580_0, 4, 32;
T_8.12 ;
    %jmp T_8;
    .thread T_8;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/gatesv/gatesv_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can30_depth0/machine/gatesv/iter0/response12/top_module.sv";
