
---------- Begin Simulation Statistics ----------
final_tick                                59402833000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                 160511                       # Simulator instruction rate (inst/s)
host_mem_usage                                 686320                       # Number of bytes of host memory used
host_op_rate                                   162294                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                   623.01                       # Real time elapsed on the host
host_tick_rate                               95348002                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000000                       # Number of instructions simulated
sim_ops                                     101110806                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.059403                       # Number of seconds simulated
sim_ticks                                 59402833000                       # Number of ticks simulated
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             84.190723                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                 4084571                       # Number of BTB hits
system.cpu.branchPred.BTBLookups              4851569                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect                 19                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect            352648                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted           5097922                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits             103431                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups          676810                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses           573379                       # Number of indirect misses.
system.cpu.branchPred.lookups                 6507412                       # Number of BP lookups
system.cpu.branchPred.usedRAS                  313679                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted        38196                       # Number of mispredicted indirect branches.
system.cpu.committedInsts                   100000000                       # Number of instructions committed
system.cpu.committedOps                     101110806                       # Number of ops (including micro ops) committed
system.cpu.cpi                               1.188057                       # CPI: cycles per instruction
system.cpu.discardedOps                        976681                       # Number of ops (including micro ops) which were discarded before commit
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dtb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dtb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dtb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dtb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dtb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dtb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dtb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dtb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.fetch2.amo_instructions                  0                       # Number of memory atomic instructions successfully decoded
system.cpu.fetch2.fp_instructions                   0                       # Number of floating point instructions successfully decoded
system.cpu.fetch2.int_instructions           48886389                       # Number of integer instructions successfully decoded
system.cpu.fetch2.load_instructions          40572791                       # Number of memory load instructions successfully decoded
system.cpu.fetch2.store_instructions          6264543                       # Number of memory store instructions successfully decoded
system.cpu.fetch2.vec_instructions                  0                       # Number of SIMD instructions successfully decoded
system.cpu.idleCycles                         2855330                       # Total number of cycles that the object has spent stopped
system.cpu.ipc                               0.841711                       # IPC: instructions per cycle
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.stage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.itb.stage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.stage2_mmu.stage2_tlb.hits            0                       # DTB hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.itb.stage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.itb.stage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.itb.stage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.itb.stage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.stage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.itb.stage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.itb.stage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.itb.stage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.stage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.itb.stage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.itb.stage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.itb.stage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.numCycles                        118805666                       # number of cpu cycles simulated
system.cpu.numFetchSuspends                         0                       # Number of times Execute suspended instruction fetching
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.op_class_0::No_OpClass                   0      0.00%      0.00% # Class of committed instruction
system.cpu.op_class_0::IntAlu                55123630     54.52%     54.52% # Class of committed instruction
system.cpu.op_class_0::IntMult                 167845      0.17%     54.68% # Class of committed instruction
system.cpu.op_class_0::IntDiv                       0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatAdd                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCmp                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatCvt                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMult                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMultAcc                 0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatDiv                     0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatMisc                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::FloatSqrt                    0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAdd                    376      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAddAcc                   0      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdAlu                    466      0.00%     54.68% # Class of committed instruction
system.cpu.op_class_0::SimdCmp                    378      0.00%     54.69% # Class of committed instruction
system.cpu.op_class_0::SimdCvt                      0      0.00%     54.69% # Class of committed instruction
system.cpu.op_class_0::SimdMisc                    53      0.00%     54.69% # Class of committed instruction
system.cpu.op_class_0::SimdMult                     0      0.00%     54.69% # Class of committed instruction
system.cpu.op_class_0::SimdMultAcc                  0      0.00%     54.69% # Class of committed instruction
system.cpu.op_class_0::SimdShift                    0      0.00%     54.69% # Class of committed instruction
system.cpu.op_class_0::SimdShiftAcc                 0      0.00%     54.69% # Class of committed instruction
system.cpu.op_class_0::SimdDiv                      0      0.00%     54.69% # Class of committed instruction
system.cpu.op_class_0::SimdSqrt                     0      0.00%     54.69% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAdd            267609      0.26%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatAlu                 0      0.00%     54.95% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCmp            259630      0.26%     55.21% # Class of committed instruction
system.cpu.op_class_0::SimdFloatCvt            161456      0.16%     55.37% # Class of committed instruction
system.cpu.op_class_0::SimdFloatDiv             54308      0.05%     55.42% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMisc           483616      0.48%     55.90% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMult            33524      0.03%     55.93% # Class of committed instruction
system.cpu.op_class_0::SimdFloatMultAcc         11115      0.01%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatSqrt                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAdd                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceAlu                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdReduceCmp                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceAdd            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdFloatReduceCmp            0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAes                      0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdAesMix                   0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash                 0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha1Hash2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash               0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdSha256Hash2              0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma2                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdShaSigma3                0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::SimdPredAlu                  0      0.00%     55.94% # Class of committed instruction
system.cpu.op_class_0::MemRead               38164198     37.74%     93.69% # Class of committed instruction
system.cpu.op_class_0::MemWrite               6382602      6.31%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemRead                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::FloatMemWrite                0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::IprAccess                    0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::InstPrefetch                 0      0.00%    100.00% # Class of committed instruction
system.cpu.op_class_0::total                101110806                       # Class of committed instruction
system.cpu.tickCycles                       115950336                       # Number of cycles that the object actually ticked
system.cpu.workload.numSyscalls                   606                       # Number of system calls
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests         1051                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests          6586                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests          902                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests        68634                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops          439                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests       138772                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops            439                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED  59402833000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp               1842                       # Transaction distribution
system.membus.trans_dist::WritebackDirty          147                       # Transaction distribution
system.membus.trans_dist::CleanEvict              904                       # Transaction distribution
system.membus.trans_dist::ReadExReq              3693                       # Transaction distribution
system.membus.trans_dist::ReadExResp             3693                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq          1842                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port        12121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                  12121                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port       363648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                  363648                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples              5535                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                    5535    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                5535                       # Request fanout histogram
system.membus.respLayer1.occupancy           29393500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.reqLayer0.occupancy             8538500                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               0.0                       # Layer utilization (%)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED  59402833000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp             16640                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty        63244                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean         3319                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict            3547                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq            53512                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp           53512                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq          3827                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq        12813                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side        10973                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side       197951                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total                208924                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side       457344                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side      8283008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total                8740352                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                            1490                       # Total snoops (count)
system.tol2bus.snoopTraffic                      9408                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples            71642                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.018913                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.136221                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                  70287     98.11%     98.11% # Request fanout histogram
system.tol2bus.snoop_fanout::1                   1355      1.89%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::2                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              1                       # Request fanout histogram
system.tol2bus.snoop_fanout::total              71642                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy          135802000                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization              0.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy          99490993                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.2                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy           5740999                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED  59402833000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu.inst                 2522                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data                62088                       # number of demand (read+write) hits
system.l2.demand_hits::total                    64610                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu.inst                2522                       # number of overall hits
system.l2.overall_hits::.cpu.data               62088                       # number of overall hits
system.l2.overall_hits::total                   64610                       # number of overall hits
system.l2.demand_misses::.cpu.inst               1305                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data               4237                       # number of demand (read+write) misses
system.l2.demand_misses::total                   5542                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu.inst              1305                       # number of overall misses
system.l2.overall_misses::.cpu.data              4237                       # number of overall misses
system.l2.overall_misses::total                  5542                       # number of overall misses
system.l2.demand_miss_latency::.cpu.inst     99229000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data    328407000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        427636000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu.inst     99229000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data    328407000                       # number of overall miss cycles
system.l2.overall_miss_latency::total       427636000                       # number of overall miss cycles
system.l2.demand_accesses::.cpu.inst             3827                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data            66325                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                70152                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu.inst            3827                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data           66325                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               70152                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu.inst        0.340998                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.063882                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.079000                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu.inst       0.340998                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.063882                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.079000                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu.inst 76037.547893                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 77509.322634                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 77162.757127                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.inst 76037.547893                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 77509.322634                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 77162.757127                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.writebacks::.writebacks                 147                       # number of writebacks
system.l2.writebacks::total                       147                       # number of writebacks
system.l2.demand_mshr_hits::.cpu.inst               1                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data               6                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                   7                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu.inst              1                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data              6                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                  7                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu.inst          1304                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data          4231                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              5535                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu.inst         1304                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data         4231                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             5535                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu.inst     86125000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data    285724000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    371849000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.inst     86125000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data    285724000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    371849000                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.340737                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.063792                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.078900                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu.inst     0.340737                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.063792                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.078900                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 66046.779141                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 67531.080123                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 67181.391147                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 66046.779141                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 67531.080123                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 67181.391147                       # average overall mshr miss latency
system.l2.replacements                           1490                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks        63097                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total            63097                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks        63097                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total        63097                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks         3228                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total             3228                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks         3228                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total         3228                       # number of WritebackClean accesses(hits+misses)
system.l2.ReadExReq_hits::.cpu.data             49819                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 49819                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu.data            3693                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                3693                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu.data    285647500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total     285647500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu.data         53512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total             53512                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu.data     0.069013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.069013                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu.data 77348.361766                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 77348.361766                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_misses::.cpu.data         3693                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total           3693                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu.data    248717500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total    248717500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.069013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.069013                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 67348.361766                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 67348.361766                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst           2522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               2522                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu.inst         1305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total             1305                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu.inst     99229000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total     99229000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu.inst         3827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total           3827                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.340998                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.340998                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 76037.547893                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 76037.547893                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu.inst            1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total             1                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu.inst         1304                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total         1304                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst     86125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total     86125000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.340737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.340737                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 66046.779141                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 66046.779141                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data         12269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total             12269                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu.data          544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total             544                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu.data     42759500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total     42759500                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu.data        12813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total         12813                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.042457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.042457                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 78602.022059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 78602.022059                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu.data            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total            6                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu.data          538                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total          538                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data     37006500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total     37006500                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.041989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.041989                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 68785.315985                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 68785.315985                       # average ReadSharedReq mshr miss latency
system.l2.tags.pwrStateResidencyTicks::UNDEFINED  59402833000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                  4010.481756                       # Cycle average of tags in use
system.l2.tags.total_refs                      137863                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                      5585                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     24.684512                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      42.924805                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst       272.136303                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data      3695.420647                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.010480                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.066440                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.902202                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.979122                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1024          4095                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4         4094                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1024     0.999756                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                   1108545                       # Number of tag accesses
system.l2.tags.data_accesses                  1108545                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED  59402833000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu.inst          83456                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data         270784                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total             354240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu.inst        83456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         83456                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks         9408                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total            9408                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu.inst            1304                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data            4231                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total                5535                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks          147                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total                147                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu.inst           1404916                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data           4558436                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total               5963352                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu.inst      1404916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1404916                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks         158376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total               158376                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks         158376                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst          1404916                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data          4558436                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total              6121728                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples       147.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples      1304.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples      4212.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.024110760500                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds            7                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds            7                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState               26425                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState                117                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                        5535                       # Number of read requests accepted
system.mem_ctrls.writeReqs                        147                       # Number of write requests accepted
system.mem_ctrls.readBursts                      5535                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                      147                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                     19                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                     0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0               255                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1               298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2               184                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3               381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4               420                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5               374                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6               381                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7               400                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8               361                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9               370                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10              410                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11              288                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12              315                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13              339                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14              407                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15              333                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0                11                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1                13                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2                 8                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                21                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6                 4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                 0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11                6                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12                4                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13                0                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14               29                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15               18                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       1.01                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      21.87                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                     41284250                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                   27580000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat               144709250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                      7484.45                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                26234.45                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                     4209                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                      92                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 76.31                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                62.59                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                  5535                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                  147                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                    5189                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                     302                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                      23                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                      8                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples         1339                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    269.574309                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   181.578357                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   279.538282                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127          360     26.89%     26.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255          586     43.76%     70.65% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383          140     10.46%     81.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511           56      4.18%     85.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639           28      2.09%     87.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767           24      1.79%     89.17% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895           15      1.12%     90.29% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023           11      0.82%     91.11% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151          119      8.89%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total         1339                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples            7                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     786.714286                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     86.403478                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev   1803.549160                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255             5     71.43%     71.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511            1     14.29%     85.71% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            1     14.29%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total             7                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples            7                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.714286                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     17.699663                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.755929                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16                1     14.29%     14.29% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18                6     85.71%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total             7                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM                 353024                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                    1216                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                    7936                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys                  354240                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys                 9408                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                         5.94                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                         0.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                      5.96                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                      0.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         0.05                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     0.05                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.00                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                   56099473000                       # Total gap between requests
system.mem_ctrls.avgGap                    9873191.31                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu.inst        83456                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data       269568                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks         7936                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu.inst 1404916.159470037324                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 4537965.386263648048                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 133596.321912794956                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu.inst         1304                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data         4231                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks          147                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu.inst     32725750                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data    111983500                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 243349459500                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.inst     25096.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     26467.38                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks 1655438500.00                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    75.95                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy              4683840                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy              2489520                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy            20156220                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy             328860                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     4689088560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy       1650050250                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      21421172160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy        27787969410                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        467.788622                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE  55674767500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF   1983540000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT   1744525500                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy              4876620                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy              2591985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy            19228020                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy             318420                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     4689088560.000001                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy       1564801050                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      21492960960                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy        27773865615                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        467.551196                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE  55862192750                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF   1983540000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT   1557100250                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.pwrStateResidencyTicks::ON     59402833000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED  59402833000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.demand_hits::.cpu.inst     17320327                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         17320327                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::.cpu.inst     17320327                       # number of overall hits
system.cpu.icache.overall_hits::total        17320327                       # number of overall hits
system.cpu.icache.demand_misses::.cpu.inst         3827                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           3827                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::.cpu.inst         3827                       # number of overall misses
system.cpu.icache.overall_misses::total          3827                       # number of overall misses
system.cpu.icache.demand_miss_latency::.cpu.inst    135699000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    135699000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::.cpu.inst    135699000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    135699000                       # number of overall miss cycles
system.cpu.icache.demand_accesses::.cpu.inst     17324154                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     17324154                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::.cpu.inst     17324154                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     17324154                       # number of overall (read+write) accesses
system.cpu.icache.demand_miss_rate::.cpu.inst     0.000221                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000221                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::.cpu.inst     0.000221                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000221                       # miss rate for overall accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 35458.322446                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 35458.322446                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 35458.322446                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 35458.322446                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::.writebacks         3319                       # number of writebacks
system.cpu.icache.writebacks::total              3319                       # number of writebacks
system.cpu.icache.demand_mshr_misses::.cpu.inst         3827                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         3827                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::.cpu.inst         3827                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         3827                       # number of overall MSHR misses
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst    131872000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    131872000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst    131872000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    131872000                       # number of overall MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.000221                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000221                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.000221                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000221                       # mshr miss rate for overall accesses
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 34458.322446                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 34458.322446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 34458.322446                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 34458.322446                       # average overall mshr miss latency
system.cpu.icache.replacements                   3319                       # number of replacements
system.cpu.icache.ReadReq_hits::.cpu.inst     17320327                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        17320327                       # number of ReadReq hits
system.cpu.icache.ReadReq_misses::.cpu.inst         3827                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          3827                       # number of ReadReq misses
system.cpu.icache.ReadReq_miss_latency::.cpu.inst    135699000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    135699000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_accesses::.cpu.inst     17324154                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     17324154                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.000221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000221                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 35458.322446                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 35458.322446                       # average ReadReq miss latency
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst         3827                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         3827                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst    131872000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    131872000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000221                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 34458.322446                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 34458.322446                       # average ReadReq mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED  59402833000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.tagsinuse           507.485876                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            17324154                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              3827                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs           4526.823622                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             87500                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::.cpu.inst   507.485876                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.991183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.991183                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          508                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::2           12                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::3           14                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          482                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          34652135                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         34652135                       # Number of data accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED  59402833000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59402833000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED  59402833000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.demand_hits::.cpu.data     43889172                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         43889172                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::.cpu.data     43897750                       # number of overall hits
system.cpu.dcache.overall_hits::total        43897750                       # number of overall hits
system.cpu.dcache.demand_misses::.cpu.data        71480                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total          71480                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::.cpu.data        71635                       # number of overall misses
system.cpu.dcache.overall_misses::total         71635                       # number of overall misses
system.cpu.dcache.demand_miss_latency::.cpu.data   1358745000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   1358745000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::.cpu.data   1358745000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   1358745000                       # number of overall miss cycles
system.cpu.dcache.demand_accesses::.cpu.data     43960652                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     43960652                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::.cpu.data     43969385                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     43969385                       # number of overall (read+write) accesses
system.cpu.dcache.demand_miss_rate::.cpu.data     0.001626                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.001626                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::.cpu.data     0.001629                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.001629                       # miss rate for overall accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 19008.743705                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 19008.743705                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 18967.613597                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 18967.613597                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          222                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 2                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          111                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::.writebacks        63097                       # number of writebacks
system.cpu.dcache.writebacks::total             63097                       # number of writebacks
system.cpu.dcache.demand_mshr_hits::.cpu.data         5298                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total         5298                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::.cpu.data         5298                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total         5298                       # number of overall MSHR hits
system.cpu.dcache.demand_mshr_misses::.cpu.data        66182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total        66182                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::.cpu.data        66324                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total        66324                       # number of overall MSHR misses
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data   1073417500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   1073417500                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data   1081177000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   1081177000                       # number of overall MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.001505                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.001505                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.001508                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.001508                       # mshr miss rate for overall accesses
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 16219.175909                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 16219.175909                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 16301.444424                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 16301.444424                       # average overall mshr miss latency
system.cpu.dcache.replacements                  65301                       # number of replacements
system.cpu.dcache.ReadReq_hits::.cpu.data     37623439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        37623439                       # number of ReadReq hits
system.cpu.dcache.ReadReq_misses::.cpu.data        12800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total         12800                       # number of ReadReq misses
system.cpu.dcache.ReadReq_miss_latency::.cpu.data    201394000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total    201394000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_accesses::.cpu.data     37636239                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     37636239                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.000340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000340                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 15733.906250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 15733.906250                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data          130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          130                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data        12670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total        12670                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data    183934000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total    183934000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000337                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 14517.284925                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 14517.284925                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data      6265733                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        6265733                       # number of WriteReq hits
system.cpu.dcache.WriteReq_misses::.cpu.data        58680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total        58680                       # number of WriteReq misses
system.cpu.dcache.WriteReq_miss_latency::.cpu.data   1157351000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   1157351000                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_accesses::.cpu.data      6324413                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      6324413                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.009278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.009278                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 19723.091343                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 19723.091343                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         5168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         5168                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data        53512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total        53512                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data    889483500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total    889483500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.008461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.008461                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 16622.131485                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 16622.131485                       # average WriteReq mshr miss latency
system.cpu.dcache.SoftPFReq_hits::.cpu.data         8578                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_hits::total          8578                       # number of SoftPFReq hits
system.cpu.dcache.SoftPFReq_misses::.cpu.data          155                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_misses::total          155                       # number of SoftPFReq misses
system.cpu.dcache.SoftPFReq_accesses::.cpu.data         8733                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_accesses::total         8733                       # number of SoftPFReq accesses(hits+misses)
system.cpu.dcache.SoftPFReq_miss_rate::.cpu.data     0.017749                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_miss_rate::total     0.017749                       # miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_misses::.cpu.data          142                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_misses::total          142                       # number of SoftPFReq MSHR misses
system.cpu.dcache.SoftPFReq_mshr_miss_latency::.cpu.data      7759500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_latency::total      7759500                       # number of SoftPFReq MSHR miss cycles
system.cpu.dcache.SoftPFReq_mshr_miss_rate::.cpu.data     0.016260                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_mshr_miss_rate::total     0.016260                       # mshr miss rate for SoftPFReq accesses
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::.cpu.data 54644.366197                       # average SoftPFReq mshr miss latency
system.cpu.dcache.SoftPFReq_avg_mshr_miss_latency::total 54644.366197                       # average SoftPFReq mshr miss latency
system.cpu.dcache.LoadLockedReq_hits::.cpu.data          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total          165                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_misses::.cpu.data            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_misses::total            1                       # number of LoadLockedReq misses
system.cpu.dcache.LoadLockedReq_miss_latency::.cpu.data        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_miss_latency::total        86000                       # number of LoadLockedReq miss cycles
system.cpu.dcache.LoadLockedReq_accesses::.cpu.data          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total          166                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_miss_rate::.cpu.data     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_miss_rate::total     0.006024                       # miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_miss_latency::.cpu.data        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_avg_miss_latency::total        86000                       # average LoadLockedReq miss latency
system.cpu.dcache.LoadLockedReq_mshr_misses::.cpu.data            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_misses::total            1                       # number of LoadLockedReq MSHR misses
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::.cpu.data        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_latency::total        85000                       # number of LoadLockedReq MSHR miss cycles
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::.cpu.data     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_mshr_miss_rate::total     0.006024                       # mshr miss rate for LoadLockedReq accesses
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu.data        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.LoadLockedReq_avg_mshr_miss_latency::total        85000                       # average LoadLockedReq mshr miss latency
system.cpu.dcache.StoreCondReq_hits::.cpu.data          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total          166                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_accesses::.cpu.data          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total          166                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED  59402833000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.tagsinuse          1013.524641                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            43964406                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs             66325                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs            662.863264                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            176500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::.cpu.data  1013.524641                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.989770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.989770                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           11                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1          106                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          594                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          278                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           35                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          88005759                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         88005759                       # Number of data accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED  59402833000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.stage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED  59402833000                       # Cumulative time (in ticks) in various power states

---------- End Simulation Statistics   ----------
