Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/BLIND_PATH/PROGETTO_RETI_LOGICHE/VERIFICATION/tb/testbench.vhd" into library work
INFO: [VRFC 10-307] analyzing entity project_tb
