{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition " "Info: Version 9.0 Build 184 04/29/2009 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Sun Jan 07 09:37:40 2018 " "Info: Processing started: Sun Jan 07 09:37:40 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off CPU_sakura -c CPU_sakura " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off CPU_sakura -c CPU_sakura" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../kmux_2/kmux_2.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../kmux_2/kmux_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 kmux_2-one " "Info: Found design unit 1: kmux_2-one" {  } { { "../kmux_2/kmux_2.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/kmux_2/kmux_2.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 kmux_2 " "Info: Found entity 1: kmux_2" {  } { { "../kmux_2/kmux_2.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/kmux_2/kmux_2.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../status_3/status_3.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../status_3/status_3.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 status_3-one " "Info: Found design unit 1: status_3-one" {  } { { "../status_3/status_3.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/status_3/status_3.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 status_3 " "Info: Found entity 1: status_3" {  } { { "../status_3/status_3.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/status_3/status_3.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zlymq/zlymq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zlymq/zlymq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zlymq-one " "Info: Found design unit 1: zlymq-one" {  } { { "../zlymq/zlymq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/zlymq/zlymq.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zlymq " "Info: Found entity 1: zlymq" {  } { { "../zlymq/zlymq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/zlymq/zlymq.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zljsq_pc/zljsq_pc.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zljsq_pc/zljsq_pc.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zljsq_pc-one " "Info: Found design unit 1: zljsq_pc-one" {  } { { "../zljsq_pc/zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/zljsq_pc/zljsq_pc.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zljsq_pc " "Info: Found entity 1: zljsq_pc" {  } { { "../zljsq_pc/zljsq_pc.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/zljsq_pc/zljsq_pc.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../zljcq_ir/zljcq_ir.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../zljcq_ir/zljcq_ir.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 zljcq_ir-one " "Info: Found design unit 1: zljcq_ir-one" {  } { { "../zljcq_ir/zljcq_ir.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/zljcq_ir/zljcq_ir.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 zljcq_ir " "Info: Found entity 1: zljcq_ir" {  } { { "../zljcq_ir/zljcq_ir.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/zljcq_ir/zljcq_ir.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../xuanzeqi/xuanzeqi.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../xuanzeqi/xuanzeqi.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 xuanzeqi-one " "Info: Found design unit 1: xuanzeqi-one" {  } { { "../xuanzeqi/xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/xuanzeqi/xuanzeqi.vhd" 10 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 xuanzeqi " "Info: Found entity 1: xuanzeqi" {  } { { "../xuanzeqi/xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/xuanzeqi/xuanzeqi.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../tyjcq/tyjcq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../tyjcq/tyjcq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tyjcq-one " "Info: Found design unit 1: tyjcq-one" {  } { { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 tyjcq " "Info: Found entity 1: tyjcq" {  } { { "../tyjcq/tyjcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/tyjcq/tyjcq.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../s_m/s_m.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../s_m/s_m.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 s_m-one " "Info: Found design unit 1: s_m-one" {  } { { "../s_m/s_m.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/s_m/s_m.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 s_m " "Info: Found entity 1: s_m" {  } { { "../s_m/s_m.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/s_m/s_m.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../cz_jcq/cz_jcq.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../cz_jcq/cz_jcq.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 cz_jcq-one " "Info: Found design unit 1: cz_jcq-one" {  } { { "../cz_jcq/cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/cz_jcq/cz_jcq.vhd" 9 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 cz_jcq " "Info: Found entity 1: cz_jcq" {  } { { "../cz_jcq/cz_jcq.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/cz_jcq/cz_jcq.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../control_sigch/control_sigch.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../control_sigch/control_sigch.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 control_sigch-one " "Info: Found design unit 1: control_sigch-one" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 control_sigch " "Info: Found entity 1: control_sigch" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../alu_sh/alu_sh.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../alu_sh/alu_sh.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_sh-one " "Info: Found design unit 1: alu_sh-one" {  } { { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_sh " "Info: Found entity 1: alu_sh" {  } { { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "../alu_calculate/alu_calculate.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file ../alu_calculate/alu_calculate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alu_calculate-one " "Info: Found design unit 1: alu_calculate-one" {  } { { "../alu_calculate/alu_calculate.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_calculate/alu_calculate.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 alu_calculate " "Info: Found entity 1: alu_calculate" {  } { { "../alu_calculate/alu_calculate.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_calculate/alu_calculate.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "CPU_sakura.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file CPU_sakura.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 CPU_sakura " "Info: Found entity 1: CPU_sakura" {  } { { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "CPU_sakura " "Info: Elaborating entity \"CPU_sakura\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_RAM_IO LPM_RAM_IO:inst " "Info: Elaborating entity \"LPM_RAM_IO\" for hierarchy \"LPM_RAM_IO:inst\"" {  } { { "CPU_sakura.bdf" "inst" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 384 1568 1696 512 "inst" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_ELABORATION_HEADER" "LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 384 1568 1696 512 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "LPM_RAM_IO:inst " "Info: Instantiated megafunction \"LPM_RAM_IO:inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_ADDRESS_CONTROL REGISTERED " "Info: Parameter \"LPM_ADDRESS_CONTROL\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_FILE ./CPU_sakura.mif " "Info: Parameter \"LPM_FILE\" = \"./CPU_sakura.mif\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_INDATA REGISTERED " "Info: Parameter \"LPM_INDATA\" = \"REGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_NUMWORDS 256 " "Info: Parameter \"LPM_NUMWORDS\" = \"256\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_OUTDATA UNREGISTERED " "Info: Parameter \"LPM_OUTDATA\" = \"UNREGISTERED\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 8 " "Info: Parameter \"LPM_WIDTH\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHAD 8 " "Info: Parameter \"LPM_WIDTHAD\" = \"8\"" {  } {  } 0 0 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "" 0 -1}  } { { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 384 1568 1696 512 "inst" "" } } } }  } 0 0 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altram LPM_RAM_IO:inst\|altram:sram " "Info: Elaborating entity \"altram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\"" {  } { { "LPM_RAM_IO.tdf" "sram" { Text "d:/program files/qurtus2/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WTDFX_ASSERTION" "altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices " "Warning: Assertion warning: altram does not support Stratix II device family -- attempting best-case memory conversions, but power-up states and read during write behavior will be different for Stratix II devices" {  } { { "altram.tdf" "" { Text "d:/program files/qurtus2/quartus/libraries/megafunctions/altram.tdf" 228 2 0 } } { "LPM_RAM_IO.tdf" "" { Text "d:/program files/qurtus2/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 384 1568 1696 512 "inst" "" } } } }  } 0 0 "Assertion warning: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "LPM_RAM_IO.tdf" "" { Text "d:/program files/qurtus2/quartus/libraries/megafunctions/LPM_RAM_IO.tdf" 89 5 0 } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 384 1568 1696 512 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block " "Info: Elaborating entity \"altsyncram\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\"" {  } { { "altram.tdf" "ram_block" { Text "d:/program files/qurtus2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block LPM_RAM_IO:inst " "Info: Elaborated megafunction instantiation \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\", which is child of megafunction instantiation \"LPM_RAM_IO:inst\"" {  } { { "altram.tdf" "" { Text "d:/program files/qurtus2/quartus/libraries/megafunctions/altram.tdf" 104 5 0 } } { "CPU_sakura.bdf" "" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 384 1568 1696 512 "inst" "" } } } }  } 0 0 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_38a1.tdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file db/altsyncram_38a1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_38a1 " "Info: Found entity 1: altsyncram_38a1" {  } { { "db/altsyncram_38a1.tdf" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/db/altsyncram_38a1.tdf" 27 1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_38a1 LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated " "Info: Elaborating entity \"altsyncram_38a1\" for hierarchy \"LPM_RAM_IO:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files/qurtus2/quartus/libraries/megafunctions/altsyncram.tdf" 918 4 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "control_sigch control_sigch:inst7 " "Info: Elaborating entity \"control_sigch\" for hierarchy \"control_sigch:inst7\"" {  } { { "CPU_sakura.bdf" "inst7" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 360 2432 2584 712 "inst7" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM control_sigch.vhd(38) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(38): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVC control_sigch.vhd(38) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(38): signal \"MOVC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JMP control_sigch.vhd(38) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(38): signal \"JMP\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JZ control_sigch.vhd(38) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(38): signal \"JZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JC control_sigch.vhd(38) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(38): signal \"JC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 38 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "MOVB control_sigch.vhd(39) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(39): signal \"MOVB\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 39 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "panduan control_sigch.vhd(40) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(40): signal \"panduan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM control_sigch.vhd(40) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(40): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JZ control_sigch.vhd(40) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(40): signal \"JZ\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "Z control_sigch.vhd(40) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(40): signal \"Z\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "JC control_sigch.vhd(40) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(40): signal \"JC\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "C control_sigch.vhd(40) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(40): signal \"C\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 40 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "panduan control_sigch.vhd(41) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(41): signal \"panduan\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 41 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "SM control_sigch.vhd(42) " "Warning (10492): VHDL Process Statement warning at control_sigch.vhd(42): signal \"SM\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "../control_sigch/control_sigch.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/control_sigch/control_sigch.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zlymq zlymq:inst6 " "Info: Elaborating entity \"zlymq\" for hierarchy \"zlymq:inst6\"" {  } { { "CPU_sakura.bdf" "inst6" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 360 2232 2352 648 "inst6" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "s_m s_m:inst3 " "Info: Elaborating entity \"s_m\" for hierarchy \"s_m:inst3\"" {  } { { "CPU_sakura.bdf" "inst3" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 528 2056 2152 624 "inst3" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zljcq_ir zljcq_ir:inst4 " "Info: Elaborating entity \"zljcq_ir\" for hierarchy \"zljcq_ir:inst4\"" {  } { { "CPU_sakura.bdf" "inst4" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 360 2072 2184 456 "inst4" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cz_jcq cz_jcq:inst11 " "Info: Elaborating entity \"cz_jcq\" for hierarchy \"cz_jcq:inst11\"" {  } { { "CPU_sakura.bdf" "inst11" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 776 2128 2224 904 "inst11" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_calculate alu_calculate:inst9 " "Info: Elaborating entity \"alu_calculate\" for hierarchy \"alu_calculate:inst9\"" {  } { { "CPU_sakura.bdf" "inst9" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 616 1448 1560 744 "inst9" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "tyjcq tyjcq:inst5 " "Info: Elaborating entity \"tyjcq\" for hierarchy \"tyjcq:inst5\"" {  } { { "CPU_sakura.bdf" "inst5" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 616 1112 1256 744 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "kmux_2 kmux_2:inst8 " "Info: Elaborating entity \"kmux_2\" for hierarchy \"kmux_2:inst8\"" {  } { { "CPU_sakura.bdf" "inst8" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 536 816 936 632 "inst8" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alu_sh alu_sh:inst10 " "Info: Elaborating entity \"alu_sh\" for hierarchy \"alu_sh:inst10\"" {  } { { "CPU_sakura.bdf" "inst10" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 568 1688 1816 696 "inst10" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "xuanzeqi xuanzeqi:inst2 " "Info: Elaborating entity \"xuanzeqi\" for hierarchy \"xuanzeqi:inst2\"" {  } { { "CPU_sakura.bdf" "inst2" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 376 1320 1464 504 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "zljsq_pc zljsq_pc:inst1 " "Info: Elaborating entity \"zljsq_pc\" for hierarchy \"zljsq_pc:inst1\"" {  } { { "CPU_sakura.bdf" "inst1" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 392 1056 1176 520 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "status_3 status_3:inst15 " "Info: Elaborating entity \"status_3\" for hierarchy \"status_3:inst15\"" {  } { { "CPU_sakura.bdf" "inst15" { Schematic "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/CPU_all/CPU_sakura.bdf" { { 232 936 1048 328 "inst15" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xuanzeqi:inst2\|o\[0\] " "Warning: Converted tri-state buffer \"xuanzeqi:inst2\|o\[0\]\" feeding internal logic into a wire" {  } { { "../xuanzeqi/xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/xuanzeqi/xuanzeqi.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xuanzeqi:inst2\|o\[1\] " "Warning: Converted tri-state buffer \"xuanzeqi:inst2\|o\[1\]\" feeding internal logic into a wire" {  } { { "../xuanzeqi/xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/xuanzeqi/xuanzeqi.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xuanzeqi:inst2\|o\[2\] " "Warning: Converted tri-state buffer \"xuanzeqi:inst2\|o\[2\]\" feeding internal logic into a wire" {  } { { "../xuanzeqi/xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/xuanzeqi/xuanzeqi.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xuanzeqi:inst2\|o\[3\] " "Warning: Converted tri-state buffer \"xuanzeqi:inst2\|o\[3\]\" feeding internal logic into a wire" {  } { { "../xuanzeqi/xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/xuanzeqi/xuanzeqi.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xuanzeqi:inst2\|o\[4\] " "Warning: Converted tri-state buffer \"xuanzeqi:inst2\|o\[4\]\" feeding internal logic into a wire" {  } { { "../xuanzeqi/xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/xuanzeqi/xuanzeqi.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xuanzeqi:inst2\|o\[5\] " "Warning: Converted tri-state buffer \"xuanzeqi:inst2\|o\[5\]\" feeding internal logic into a wire" {  } { { "../xuanzeqi/xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/xuanzeqi/xuanzeqi.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xuanzeqi:inst2\|o\[6\] " "Warning: Converted tri-state buffer \"xuanzeqi:inst2\|o\[6\]\" feeding internal logic into a wire" {  } { { "../xuanzeqi/xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/xuanzeqi/xuanzeqi.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "xuanzeqi:inst2\|o\[7\] " "Warning: Converted tri-state buffer \"xuanzeqi:inst2\|o\[7\]\" feeding internal logic into a wire" {  } { { "../xuanzeqi/xuanzeqi.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/xuanzeqi/xuanzeqi.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "alu_sh:inst10\|z " "Warning: Converted tri-state buffer \"alu_sh:inst10\|z\" feeding internal logic into a wire" {  } { { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_WIRE" "alu_sh:inst10\|c " "Warning: Converted tri-state buffer \"alu_sh:inst10\|c\" feeding internal logic into a wire" {  } { { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 7 -1 0 } }  } 0 0 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR_HDR" "" "Warning: Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_sh:inst10\|o\[7\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[7\] " "Warning: Converted the fan-out from the tri-state buffer \"alu_sh:inst10\|o\[7\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[7\]\" into an OR gate" {  } { { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_sh:inst10\|o\[6\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[6\] " "Warning: Converted the fan-out from the tri-state buffer \"alu_sh:inst10\|o\[6\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[6\]\" into an OR gate" {  } { { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_sh:inst10\|o\[5\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[5\] " "Warning: Converted the fan-out from the tri-state buffer \"alu_sh:inst10\|o\[5\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[5\]\" into an OR gate" {  } { { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_sh:inst10\|o\[4\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[4\] " "Warning: Converted the fan-out from the tri-state buffer \"alu_sh:inst10\|o\[4\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[4\]\" into an OR gate" {  } { { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_sh:inst10\|o\[3\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[3\] " "Warning: Converted the fan-out from the tri-state buffer \"alu_sh:inst10\|o\[3\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[3\]\" into an OR gate" {  } { { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_sh:inst10\|o\[2\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[2\] " "Warning: Converted the fan-out from the tri-state buffer \"alu_sh:inst10\|o\[2\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[2\]\" into an OR gate" {  } { { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_sh:inst10\|o\[1\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[1\] " "Warning: Converted the fan-out from the tri-state buffer \"alu_sh:inst10\|o\[1\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[1\]\" into an OR gate" {  } { { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1} { "Warning" "WOPT_MLS_CONVERT_TRI_TO_OR" "alu_sh:inst10\|o\[0\] lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[0\] " "Warning: Converted the fan-out from the tri-state buffer \"alu_sh:inst10\|o\[0\]\" to the node \"lpm_ram_io:inst\|altram:sram\|altsyncram:ram_block\|altsyncram_38a1:auto_generated\|q_a\[0\]\" into an OR gate" {  } { { "../alu_sh/alu_sh.vhd" "" { Text "D:/Program Files/qurtus2/quartus/CPU_jianyanpro/alu_sh/alu_sh.vhd" 8 -1 0 } }  } 0 0 "Converted the fan-out from the tri-state buffer \"%1!s!\" to the node \"%2!s!\" into an OR gate" 0 0 "" 0 -1}  } {  } 0 0 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "278 " "Info: Implemented 278 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Info: Implemented 10 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "48 " "Info: Implemented 48 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "212 " "Info: Implemented 212 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_RAMS" "8 " "Info: Implemented 8 RAM segments" {  } {  } 0 0 "Implemented %1!d! RAM segments" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 35 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 35 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "274 " "Info: Peak virtual memory: 274 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Sun Jan 07 09:37:42 2018 " "Info: Processing ended: Sun Jan 07 09:37:42 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
