--------------------------------------------------------------------------------
Release 14.5 Trace  (lin64)
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

/media/storage/opt/xilinx/14.5/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle
ise -v 3 -s 3 -n 3 -fastpaths -xml ADC_CTRL.twx ADC_CTRL.ncd -o ADC_CTRL.twr
ADC_CTRL.pcf -ucf constraints-test-board.ucf

Design file:              ADC_CTRL.ncd
Physical constraint file: ADC_CTRL.pcf
Device,package,speed:     xc6slx150,fgg484,C,-3 (PRODUCTION 1.23 2013-03-26)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.



Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock CLOCK
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
G0HTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0HTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_N     |   -4.403(R)|      FAST  |    6.419(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
G0LTX_P     |   -4.403(R)|      FAST  |    6.420(R)|      SLOW  |IO_CLK_BANK0      |   0.000|
RX          |    7.237(R)|      SLOW  |   -3.567(R)|      FAST  |CLOCK_100         |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Setup/Hold to clock GPIFII_PCLK_IN
------------+------------+------------+------------+------------+------------------+--------+
            |Max Setup to|  Process   |Max Hold to |  Process   |                  | Clock  |
Source      | clk (edge) |   Corner   | clk (edge) |   Corner   |Internal Clock(s) | Phase  |
------------+------------+------------+------------+------------+------------------+--------+
GPIFII_FLAGA|    3.967(R)|      SLOW  |   -1.772(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_FLAGB|    4.162(R)|      SLOW  |   -2.022(R)|      FAST  |FX3_CLK           |   0.000|
------------+------------+------------+------------+------------+------------------+--------+

Clock CLOCK to Pad
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
                           |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination                |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+
COUNT_CLK_N                |         4.460(R)|      SLOW  |         2.660(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.440(F)|      SLOW  |         2.666(F)|      FAST  |CLOCK_250         |   0.000|
COUNT_CLK_P                |         4.502(R)|      SLOW  |         2.676(R)|      FAST  |CLOCK_250         |   0.000|
                           |         4.482(F)|      SLOW  |         2.682(F)|      FAST  |CLOCK_250         |   0.000|
GPIFII_PCLK                |         7.629(R)|      SLOW  |         4.441(R)|      FAST  |CLOCK_100_PCLK    |   0.000|
GPIO3                      |        17.283(R)|      SLOW  |         7.689(R)|      FAST  |CLOCK_100         |   0.000|
                           |        16.871(F)|      SLOW  |         7.527(F)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_A_SYNC             |        11.145(R)|      SLOW  |         7.052(R)|      FAST  |CLOCK_100         |   0.000|
SPI_DAC_B_SYNC             |        11.019(R)|      SLOW  |         6.955(R)|      FAST  |CLOCK_100         |   0.000|
TX                         |        11.050(R)|      SLOW  |         7.113(R)|      FAST  |CLOCK_100         |   0.000|
d_adr                      |         9.903(F)|      SLOW  |         6.439(F)|      FAST  |CLOCK_100         |   0.000|
d_ads                      |        10.401(F)|      SLOW  |         6.762(F)|      FAST  |CLOCK_100         |   0.000|
d_col_vln_sh               |         9.967(F)|      SLOW  |         6.488(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_bias_sh             |        11.406(F)|      SLOW  |         7.449(F)|      FAST  |CLOCK_100         |   0.000|
d_comp_dyn_pon             |        11.599(F)|      SLOW  |         7.620(F)|      FAST  |CLOCK_100         |   0.000|
d_count_en                 |        11.203(F)|      SLOW  |         7.352(F)|      FAST  |CLOCK_100         |   0.000|
d_count_hold               |        10.673(F)|      SLOW  |         6.904(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inc_one            |        10.546(F)|      SLOW  |         6.838(F)|      FAST  |CLOCK_100         |   0.000|
d_count_inv_clk            |         9.896(F)|      SLOW  |         6.463(F)|      FAST  |CLOCK_100         |   0.000|
d_count_jc_shift_en        |        10.538(F)|      SLOW  |         6.864(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_clk            |        10.257(F)|      SLOW  |         6.674(F)|      FAST  |CLOCK_100         |   0.000|
d_count_lsb_en             |        10.220(F)|      SLOW  |         6.616(F)|      FAST  |CLOCK_100         |   0.000|
d_count_mem_wr             |        10.999(F)|      SLOW  |         7.136(F)|      FAST  |CLOCK_100         |   0.000|
d_count_rst                |         9.958(F)|      SLOW  |         6.494(F)|      FAST  |CLOCK_100         |   0.000|
d_count_updn               |        10.222(F)|      SLOW  |         6.634(F)|      FAST  |CLOCK_100         |   0.000|
d_digif_serial_rst         |        11.199(F)|      SLOW  |         7.338(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_clamp_en        |        11.910(F)|      SLOW  |         7.768(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_ota_dyn_pon|        11.528(F)|      SLOW  |         7.522(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_ramp_rst        |        12.483(F)|      SLOW  |         8.117(F)|      FAST  |CLOCK_100         |   0.000|
d_ref_vref_sh              |        12.338(F)|      SLOW  |         8.023(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rs                   |         9.802(F)|      SLOW  |         6.381(F)|      FAST  |CLOCK_100         |   0.000|
d_row_rst                  |         9.858(F)|      SLOW  |         6.451(F)|      FAST  |CLOCK_100         |   0.000|
d_row_tx                   |         9.834(F)|      SLOW  |         6.416(F)|      FAST  |CLOCK_100         |   0.000|
d_shr                      |        12.098(F)|      SLOW  |         7.923(F)|      FAST  |CLOCK_100         |   0.000|
d_shs                      |        11.531(F)|      SLOW  |         7.517(F)|      FAST  |CLOCK_100         |   0.000|
---------------------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock GPIFII_PCLK_IN to Pad
--------------+-----------------+------------+-----------------+------------+------------------+--------+
              |Max (slowest) clk|  Process   |Min (fastest) clk|  Process   |                  | Clock  |
Destination   |  (edge) to PAD  |   Corner   |  (edge) to PAD  |   Corner   |Internal Clock(s) | Phase  |
--------------+-----------------+------------+-----------------+------------+------------------+--------+
GPIFII_ADDR<0>|         9.091(R)|      SLOW  |         5.991(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_ADDR<1>|         8.365(R)|      SLOW  |         5.448(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<0>   |        11.964(R)|      SLOW  |         4.787(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<1>   |        10.010(R)|      SLOW  |         4.643(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<2>   |        10.014(R)|      SLOW  |         4.483(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<3>   |        10.186(R)|      SLOW  |         5.166(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<4>   |        10.098(R)|      SLOW  |         5.166(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<5>   |        10.731(R)|      SLOW  |         5.321(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<6>   |        10.751(R)|      SLOW  |         5.414(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<7>   |        10.065(R)|      SLOW  |         5.338(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<8>   |        10.590(R)|      SLOW  |         5.240(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<9>   |        10.569(R)|      SLOW  |         5.342(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<10>  |        10.220(R)|      SLOW  |         5.703(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<11>  |         9.672(R)|      SLOW  |         5.547(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<12>  |         9.672(R)|      SLOW  |         5.570(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<13>  |         7.941(R)|      SLOW  |         4.276(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<14>  |         8.019(R)|      SLOW  |         4.600(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<15>  |         8.259(R)|      SLOW  |         4.678(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<16>  |         8.815(R)|      SLOW  |         4.472(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<17>  |        10.767(R)|      SLOW  |         5.245(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<18>  |         9.189(R)|      SLOW  |         4.563(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<19>  |         9.189(R)|      SLOW  |         4.762(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<20>  |        11.212(R)|      SLOW  |         4.974(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<21>  |         9.927(R)|      SLOW  |         4.873(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<22>  |        11.212(R)|      SLOW  |         5.763(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<23>  |         9.655(R)|      SLOW  |         5.065(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<24>  |        10.645(R)|      SLOW  |         6.157(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<25>  |         9.567(R)|      SLOW  |         5.583(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<26>  |         8.876(R)|      SLOW  |         5.350(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<27>  |        11.128(R)|      SLOW  |         6.325(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<28>  |        10.460(R)|      SLOW  |         5.432(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<29>  |        10.951(R)|      SLOW  |         4.963(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<30>  |        11.674(R)|      SLOW  |         5.213(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_D<31>  |        11.664(R)|      SLOW  |         5.158(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLCS_N |         5.244(R)|      SLOW  |         3.298(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLOE_N |         9.039(R)|      SLOW  |         5.866(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLRD_N |         7.851(R)|      SLOW  |         5.132(R)|      FAST  |FX3_CLK           |   0.000|
GPIFII_SLWR_N |         8.250(R)|      SLOW  |         5.284(R)|      FAST  |FX3_CLK           |   0.000|
--------------+-----------------+------------+-----------------+------------+------------------+--------+

Clock to Setup on destination clock CLOCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |    4.070|    3.016|    2.293|    4.399|
RESET          |   22.291|   22.291|   22.310|   22.310|
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock GPIFII_PCLK_IN
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |    7.271|         |         |
GPIFII_PCLK_IN |    6.178|         |         |         |
RESET          |    9.442|    9.442|         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock RESET
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLOCK          |         |         |    0.850|         |
RESET          |         |         |    2.436|    2.436|
---------------+---------+---------+---------+---------+


Analysis completed Mon Nov 14 15:59:03 2016 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 601 MB



