module NormaYEnsamble(
input logic signo,
input logic [24:0] mantisaSuma,
input logic [7:0] exponenteMayor,
output logic [31:0] resultado,
output logic [2:0] contador
);

logic [7:0] exponenteFinal;
logic [22:0] mantisaFinal;

logic [23:0] aux; 
always_comb
begin
contador = contador +1; 
if(mantisaSuma[24]==1)
    begin
    assign aux = mantisaSuma[24:1];
    end
else
    begin
    assign aux=mantisaSuma[23:0];
    end  
end

assign mantisaFinal = aux[22:0];
assign exponenteFinal = exponenteMayor + mantisaSuma[24];
assign resultado = {signo,exponenteFinal,mantisaFinal};

endmodule
