Warning (10268): Verilog HDL information at mdrReg.v(10): always construct contains both blocking and non-blocking assignments File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/elec374cpu/newproject/newproject/mdrReg.v Line: 10
Info (10281): Verilog HDL Declaration information at MAR.v(7): object "Q" differs only in case from object "q" in the same scope File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/elec374cpu/newproject/newproject/MAR.v Line: 7
Warning (10268): Verilog HDL information at store_tb.v(37): always construct contains both blocking and non-blocking assignments File: C:/Users/itsma/OneDrive/Desktop/Queens/3rd year/Winter/374/elec374cpu/newproject/newproject/store_tb.v Line: 37
