# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Nexys_audio_team3.srcs/sources_1/new/clock_enable.vhd" \
"../../../../Nexys_audio_team3.srcs/sim_1/new/tb_clock_enable.vhd" \

# Do not sort compile order
nosort
