#-----------------------------------------------------------
# xsim v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Mon May 13 10:30:27 2024
# Process ID: 56568
# Current directory: /home/franz/workspace/hls_component/hls_component/hls/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/mac/xsim_script.tcl}
# Log file: /home/franz/workspace/hls_component/hls_component/hls/sim/verilog/xsim.log
# Journal file: /home/franz/workspace/hls_component/hls_component/hls/sim/verilog/xsim.jou
# Running On: fjrdev, OS: Linux, CPU Frequency: 2583.553 MHz, CPU Physical cores: 4, Host memory: 8073 MB
#-----------------------------------------------------------
source xsim.dir/mac/xsim_script.tcl
# xsim {mac} -autoloadwcfg -tclbatch {mac.tcl}
Time resolution is 1 ps
source mac.tcl
## run all
////////////////////////////////////////////////////////////////////////////////////
// Inter-Transaction Progress: Completed Transaction / Total Transaction
// Intra-Transaction Progress: Measured Latency / Latency Estimation * 100%
//
// RTL Simulation : "Inter-Transaction Progress" ["Intra-Transaction Progress"] @ "Simulation Time"
////////////////////////////////////////////////////////////////////////////////////
// RTL Simulation : 0 / 1 [n/a] @ "125000"
// RTL Simulation : 1 / 1 [n/a] @ "1515000"
////////////////////////////////////////////////////////////////////////////////////
$finish called at time : 1575 ns : File "/home/franz/workspace/hls_component/hls_component/hls/sim/verilog/mac.autotb.v" Line 553
## quit
INFO: [Common 17-206] Exiting xsim at Mon May 13 10:30:33 2024...
