Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Tue Nov  2 14:21:33 2021
| Host         : snownp-stg4 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file PongWithSound_timing_summary_routed.rpt -pb PongWithSound_timing_summary_routed.pb -rpx PongWithSound_timing_summary_routed.rpx -warn_on_violation
| Design       : PongWithSound
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 91 register/latch pins with no clock driven by root clock pin: Clock (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: VGAdisplay/CRTclockUnit/pixelClockCounter/Q_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 212 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 6 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      4.121        0.000                      0                  295        0.062        0.000                      0                  295        3.000        0.000                       0                   145  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                                 ------------       ----------      --------------
soundUnit/clockUnit/inst/Clock100MHz  {0.000 5.000}      10.000          100.000         
  Clock50MHz_Clk50MHz                 {0.000 5.000}      10.000          100.000         
  clkfbout_Clk50MHz                   {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
soundUnit/clockUnit/inst/Clock100MHz                                                                                                                                                    3.000        0.000                       0                     1  
  Clock50MHz_Clk50MHz                       4.121        0.000                      0                  295        0.062        0.000                      0                  295        4.500        0.000                       0                   141  
  clkfbout_Clk50MHz                                                                                                                                                                     7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  soundUnit/clockUnit/inst/Clock100MHz
  To Clock:  soundUnit/clockUnit/inst/Clock100MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         soundUnit/clockUnit/inst/Clock100MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soundUnit/clockUnit/inst/Clock100MHz }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  Clock50MHz_Clk50MHz
  To Clock:  Clock50MHz_Clk50MHz

Setup :            0  Failing Endpoints,  Worst Slack        4.121ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.062ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             4.121ns  (required time - arrival time)
  Source:                 soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[21]/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        5.840ns  (logic 2.145ns (36.727%)  route 3.695ns (63.273%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.623     1.625    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.456     2.081 f  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/Q
                         net (fo=18, routed)          0.994     3.075    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.199 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10/O
                         net (fo=8, routed)           0.496     3.696    soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.820 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10/O
                         net (fo=15, routed)          1.066     4.885    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.150     5.035 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7/O
                         net (fo=2, routed)           1.139     6.175    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.328     6.503 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2/O
                         net (fo=1, routed)           0.000     6.503    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.904 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.466 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.466    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]_i_1_n_6
    SLICE_X55Y92         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.500    11.503    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y92         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[21]/C
                         clock pessimism              0.096    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.062    11.587    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[21]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -7.466    
  -------------------------------------------------------------------
                         slack                                  4.121    

Slack (MET) :             4.142ns  (required time - arrival time)
  Source:                 soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[23]/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        5.819ns  (logic 2.124ns (36.498%)  route 3.695ns (63.502%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.623     1.625    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.456     2.081 f  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/Q
                         net (fo=18, routed)          0.994     3.075    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.199 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10/O
                         net (fo=8, routed)           0.496     3.696    soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.820 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10/O
                         net (fo=15, routed)          1.066     4.885    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.150     5.035 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7/O
                         net (fo=2, routed)           1.139     6.175    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.328     6.503 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2/O
                         net (fo=1, routed)           0.000     6.503    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.904 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.445 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.445    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]_i_1_n_4
    SLICE_X55Y92         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[23]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.500    11.503    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y92         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[23]/C
                         clock pessimism              0.096    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.062    11.587    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[23]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -7.445    
  -------------------------------------------------------------------
                         slack                                  4.142    

Slack (MET) :             4.144ns  (required time - arrival time)
  Source:                 soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[24]/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        5.843ns  (logic 2.148ns (36.759%)  route 3.695ns (63.241%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.623     1.625    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.456     2.081 f  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/Q
                         net (fo=18, routed)          0.994     3.075    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.199 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10/O
                         net (fo=8, routed)           0.496     3.696    soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.820 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10/O
                         net (fo=15, routed)          1.066     4.885    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.150     5.035 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7/O
                         net (fo=2, routed)           1.139     6.175    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.328     6.503 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2/O
                         net (fo=1, routed)           0.000     6.503    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.904 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]_i_1_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.469 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[24]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.469    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[24]_i_1_n_7
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.501    11.504    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[24]/C
                         clock pessimism              0.121    11.625    
                         clock uncertainty           -0.074    11.551    
    SLICE_X55Y93         FDCE (Setup_fdce_C_D)        0.062    11.613    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[24]
  -------------------------------------------------------------------
                         required time                         11.613    
                         arrival time                          -7.469    
  -------------------------------------------------------------------
                         slack                                  4.144    

Slack (MET) :             4.194ns  (required time - arrival time)
  Source:                 soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        5.777ns  (logic 2.082ns (36.037%)  route 3.695ns (63.963%))
  Logic Levels:           9  (CARRY4=5 LUT2=2 LUT6=2)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.504ns = ( 11.504 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.121ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.623     1.625    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.456     2.081 f  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/Q
                         net (fo=18, routed)          0.994     3.075    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.199 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10/O
                         net (fo=8, routed)           0.496     3.696    soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.820 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10/O
                         net (fo=15, routed)          1.066     4.885    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.150     5.035 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7/O
                         net (fo=2, routed)           1.139     6.175    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.328     6.503 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2/O
                         net (fo=1, routed)           0.000     6.503    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.904 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.246 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.246    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]_i_1_n_0
    SLICE_X55Y93         CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     7.403 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[24]_i_1/CO[1]
                         net (fo=1, routed)           0.000     7.403    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[24]_i_1_n_2
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.501    11.504    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
                         clock pessimism              0.121    11.625    
                         clock uncertainty           -0.074    11.551    
    SLICE_X55Y93         FDCE (Setup_fdce_C_D)        0.046    11.597    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]
  -------------------------------------------------------------------
                         required time                         11.597    
                         arrival time                          -7.403    
  -------------------------------------------------------------------
                         slack                                  4.194    

Slack (MET) :             4.216ns  (required time - arrival time)
  Source:                 soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[22]/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        5.745ns  (logic 2.050ns (35.680%)  route 3.695ns (64.320%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.623     1.625    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.456     2.081 f  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/Q
                         net (fo=18, routed)          0.994     3.075    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.199 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10/O
                         net (fo=8, routed)           0.496     3.696    soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.820 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10/O
                         net (fo=15, routed)          1.066     4.885    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.150     5.035 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7/O
                         net (fo=2, routed)           1.139     6.175    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.328     6.503 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2/O
                         net (fo=1, routed)           0.000     6.503    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.904 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.371 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.371    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]_i_1_n_5
    SLICE_X55Y92         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.500    11.503    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y92         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[22]/C
                         clock pessimism              0.096    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.062    11.587    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[22]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -7.371    
  -------------------------------------------------------------------
                         slack                                  4.216    

Slack (MET) :             4.232ns  (required time - arrival time)
  Source:                 soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        5.729ns  (logic 2.034ns (35.501%)  route 3.695ns (64.499%))
  Logic Levels:           8  (CARRY4=4 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.623     1.625    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.456     2.081 f  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/Q
                         net (fo=18, routed)          0.994     3.075    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.199 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10/O
                         net (fo=8, routed)           0.496     3.696    soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.820 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10/O
                         net (fo=15, routed)          1.066     4.885    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.150     5.035 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7/O
                         net (fo=2, routed)           1.139     6.175    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.328     6.503 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2/O
                         net (fo=1, routed)           0.000     6.503    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.904 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.132 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.132    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1_n_0
    SLICE_X55Y92         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.355 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.355    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]_i_1_n_7
    SLICE_X55Y92         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.500    11.503    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y92         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]/C
                         clock pessimism              0.096    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X55Y92         FDCE (Setup_fdce_C_D)        0.062    11.587    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[20]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -7.355    
  -------------------------------------------------------------------
                         slack                                  4.232    

Slack (MET) :             4.235ns  (required time - arrival time)
  Source:                 soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[17]/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        5.726ns  (logic 2.031ns (35.467%)  route 3.695ns (64.533%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.623     1.625    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.456     2.081 f  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/Q
                         net (fo=18, routed)          0.994     3.075    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.199 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10/O
                         net (fo=8, routed)           0.496     3.696    soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.820 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10/O
                         net (fo=15, routed)          1.066     4.885    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.150     5.035 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7/O
                         net (fo=2, routed)           1.139     6.175    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.328     6.503 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2/O
                         net (fo=1, routed)           0.000     6.503    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.904 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.352 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     7.352    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1_n_6
    SLICE_X55Y91         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.500    11.503    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[17]/C
                         clock pessimism              0.096    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.062    11.587    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[17]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -7.352    
  -------------------------------------------------------------------
                         slack                                  4.235    

Slack (MET) :             4.256ns  (required time - arrival time)
  Source:                 soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[19]/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        5.705ns  (logic 2.010ns (35.230%)  route 3.695ns (64.770%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.623     1.625    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.456     2.081 f  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/Q
                         net (fo=18, routed)          0.994     3.075    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.199 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10/O
                         net (fo=8, routed)           0.496     3.696    soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.820 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10/O
                         net (fo=15, routed)          1.066     4.885    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.150     5.035 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7/O
                         net (fo=2, routed)           1.139     6.175    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.328     6.503 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2/O
                         net (fo=1, routed)           0.000     6.503    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.904 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.331 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     7.331    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1_n_4
    SLICE_X55Y91         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.500    11.503    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[19]/C
                         clock pessimism              0.096    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.062    11.587    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[19]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -7.331    
  -------------------------------------------------------------------
                         slack                                  4.256    

Slack (MET) :             4.330ns  (required time - arrival time)
  Source:                 soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[18]/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        5.631ns  (logic 1.936ns (34.378%)  route 3.695ns (65.622%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.623     1.625    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.456     2.081 f  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/Q
                         net (fo=18, routed)          0.994     3.075    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.199 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10/O
                         net (fo=8, routed)           0.496     3.696    soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.820 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10/O
                         net (fo=15, routed)          1.066     4.885    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.150     5.035 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7/O
                         net (fo=2, routed)           1.139     6.175    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.328     6.503 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2/O
                         net (fo=1, routed)           0.000     6.503    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.904 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.257 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     7.257    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1_n_5
    SLICE_X55Y91         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.500    11.503    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[18]/C
                         clock pessimism              0.096    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.062    11.587    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -7.257    
  -------------------------------------------------------------------
                         slack                                  4.330    

Slack (MET) :             4.346ns  (required time - arrival time)
  Source:                 soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (Clock50MHz_Clk50MHz rise@10.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        5.615ns  (logic 1.920ns (34.191%)  route 3.695ns (65.809%))
  Logic Levels:           7  (CARRY4=3 LUT2=2 LUT6=2)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 11.503 - 10.000 ) 
    Source Clock Delay      (SCD):    1.625ns
    Clock Pessimism Removal (CPR):    0.096ns
  Clock Uncertainty:      0.074ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.131ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.809     1.809    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.922    -2.112 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           2.018    -0.094    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.623     1.625    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y93         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X55Y93         FDCE (Prop_fdce_C_Q)         0.456     2.081 f  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]/Q
                         net (fo=18, routed)          0.994     3.075    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[25]
    SLICE_X53Y91         LUT2 (Prop_lut2_I1_O)        0.124     3.199 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10/O
                         net (fo=8, routed)           0.496     3.696    soundUnit/PlayNoteUnit/Timer/SecondsCounter[0]_i_10_n_0
    SLICE_X54Y91         LUT6 (Prop_lut6_I2_O)        0.124     3.820 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10/O
                         net (fo=15, routed)          1.066     4.885    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_10_n_0
    SLICE_X54Y89         LUT2 (Prop_lut2_I0_O)        0.150     5.035 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7/O
                         net (fo=2, routed)           1.139     6.175    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_7_n_0
    SLICE_X55Y89         LUT6 (Prop_lut6_I2_O)        0.328     6.503 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2/O
                         net (fo=1, routed)           0.000     6.503    soundUnit/PlayNoteUnit/Timer/SecondsCounter[8]_i_2_n_0
    SLICE_X55Y89         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     6.904 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.904    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[8]_i_1_n_0
    SLICE_X55Y90         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.018 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.000     7.018    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[12]_i_1_n_0
    SLICE_X55Y91         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.223     7.241 r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     7.241    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]_i_1_n_7
    SLICE_X55Y91         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                     10.000    10.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000    10.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          1.683    11.683    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.694     7.989 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.923     9.912    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    10.003 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         1.500    11.503    soundUnit/PlayNoteUnit/Timer/Clock50MHz
    SLICE_X55Y91         FDCE                                         r  soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]/C
                         clock pessimism              0.096    11.599    
                         clock uncertainty           -0.074    11.525    
    SLICE_X55Y91         FDCE (Setup_fdce_C_D)        0.062    11.587    soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         11.587    
                         arrival time                          -7.241    
  -------------------------------------------------------------------
                         slack                                  4.346    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.062ns  (arrival time - required time)
  Source:                 soundUnit/Reader/State_reg/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/PlayNoteUnit/State_reg/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.621%)  route 0.231ns (55.379%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.833ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.562     0.564    soundUnit/Reader/Clock50MHz
    SLICE_X51Y90         FDCE                                         r  soundUnit/Reader/State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  soundUnit/Reader/State_reg/Q
                         net (fo=9, routed)           0.231     0.935    soundUnit/PlayNoteUnit/State_reg_0
    SLICE_X53Y91         LUT4 (Prop_lut4_I2_O)        0.045     0.980 r  soundUnit/PlayNoteUnit/State_i_1__0/O
                         net (fo=1, routed)           0.000     0.980    soundUnit/PlayNoteUnit/State_i_1__0_n_0
    SLICE_X53Y91         FDCE                                         r  soundUnit/PlayNoteUnit/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.831     0.833    soundUnit/PlayNoteUnit/Clock50MHz
    SLICE_X53Y91         FDCE                                         r  soundUnit/PlayNoteUnit/State_reg/C
                         clock pessimism             -0.005     0.828    
    SLICE_X53Y91         FDCE (Hold_fdce_C_D)         0.091     0.919    soundUnit/PlayNoteUnit/State_reg
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           0.980    
  -------------------------------------------------------------------
                         slack                                  0.062    

Slack (MET) :             0.098ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.500ns  (logic 0.373ns (74.667%)  route 0.127ns (25.333%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.564     0.566    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X56Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/Q
                         net (fo=3, routed)           0.126     0.855    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.011 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.012    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]_i_1__0_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.065 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.065    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0_n_7
    SLICE_X56Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.834    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X56Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]/C
                         clock pessimism              0.000     0.834    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     0.968    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.065    
  -------------------------------------------------------------------
                         slack                                  0.098    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.513ns  (logic 0.386ns (75.309%)  route 0.127ns (24.691%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.564     0.566    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X56Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/Q
                         net (fo=3, routed)           0.126     0.855    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.011 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.012    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]_i_1__0_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.078 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.078    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0_n_5
    SLICE_X56Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.834    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X56Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[14]/C
                         clock pessimism              0.000     0.834    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     0.968    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[14]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.078    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.111ns  (arrival time - required time)
  Source:                 soundUnit/Reader/State_reg/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/Reader/CurrentAddress_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.466ns  (logic 0.186ns (39.926%)  route 0.280ns (60.074%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.562     0.564    soundUnit/Reader/Clock50MHz
    SLICE_X51Y90         FDCE                                         r  soundUnit/Reader/State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  soundUnit/Reader/State_reg/Q
                         net (fo=9, routed)           0.280     0.984    soundUnit/Reader/State_reg_0
    SLICE_X52Y88         LUT6 (Prop_lut6_I4_O)        0.045     1.029 r  soundUnit/Reader/CurrentAddress[4]_i_2/O
                         net (fo=1, routed)           0.000     1.029    soundUnit/Reader/p_0_in[4]
    SLICE_X52Y88         FDCE                                         r  soundUnit/Reader/CurrentAddress_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.830     0.832    soundUnit/Reader/Clock50MHz
    SLICE_X52Y88         FDCE                                         r  soundUnit/Reader/CurrentAddress_reg[4]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X52Y88         FDCE (Hold_fdce_C_D)         0.092     0.919    soundUnit/Reader/CurrentAddress_reg[4]
  -------------------------------------------------------------------
                         required time                         -0.919    
                         arrival time                           1.029    
  -------------------------------------------------------------------
                         slack                                  0.111    

Slack (MET) :             0.134ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.536ns  (logic 0.409ns (76.369%)  route 0.127ns (23.631%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.564     0.566    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X56Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/Q
                         net (fo=3, routed)           0.126     0.855    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.011 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.012    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]_i_1__0_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     1.101 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0/O[1]
                         net (fo=1, routed)           0.000     1.101    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0_n_6
    SLICE_X56Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.834    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X56Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[13]/C
                         clock pessimism              0.000     0.834    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     0.968    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[13]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.101    
  -------------------------------------------------------------------
                         slack                                  0.134    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.411ns (76.457%)  route 0.127ns (23.543%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.564     0.566    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X56Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/Q
                         net (fo=3, routed)           0.126     0.855    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.011 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.012    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]_i_1__0_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     1.103 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0/O[3]
                         net (fo=1, routed)           0.000     1.103    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0_n_4
    SLICE_X56Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.834    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X56Y100        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]/C
                         clock pessimism              0.000     0.834    
    SLICE_X56Y100        FDRE (Hold_fdre_C_D)         0.134     0.968    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[15]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.103    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.138ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.413ns (76.545%)  route 0.127ns (23.455%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.564     0.566    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X56Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/Q
                         net (fo=3, routed)           0.126     0.855    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.011 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.012    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]_i_1__0_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.052 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.052    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.105 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]_i_1__0/O[0]
                         net (fo=1, routed)           0.000     1.105    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]_i_1__0_n_7
    SLICE_X56Y101        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.834    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X56Y101        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]/C
                         clock pessimism              0.000     0.834    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.134     0.968    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.105    
  -------------------------------------------------------------------
                         slack                                  0.138    

Slack (MET) :             0.139ns  (arrival time - required time)
  Source:                 soundUnit/Sheet/KeyOutput_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/Reader/State_reg/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.497ns  (logic 0.186ns (37.422%)  route 0.311ns (62.578%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.562ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.560     0.562    soundUnit/Sheet/Clock50MHz
    SLICE_X52Y89         FDRE                                         r  soundUnit/Sheet/KeyOutput_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y89         FDRE (Prop_fdre_C_Q)         0.141     0.703 r  soundUnit/Sheet/KeyOutput_reg[0]/Q
                         net (fo=5, routed)           0.311     1.014    soundUnit/PlayOneShot/State_reg[0]
    SLICE_X51Y90         LUT5 (Prop_lut5_I3_O)        0.045     1.059 r  soundUnit/PlayOneShot/State_i_1/O
                         net (fo=1, routed)           0.000     1.059    soundUnit/Reader/State_reg_1
    SLICE_X51Y90         FDCE                                         r  soundUnit/Reader/State_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.834    soundUnit/Reader/Clock50MHz
    SLICE_X51Y90         FDCE                                         r  soundUnit/Reader/State_reg/C
                         clock pessimism             -0.005     0.829    
    SLICE_X51Y90         FDCE (Hold_fdce_C_D)         0.091     0.920    soundUnit/Reader/State_reg
  -------------------------------------------------------------------
                         required time                         -0.920    
                         arrival time                           1.059    
  -------------------------------------------------------------------
                         slack                                  0.139    

Slack (MET) :             0.146ns  (arrival time - required time)
  Source:                 soundUnit/Reader/State_reg/C
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/Reader/CurrentAddress_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.516ns  (logic 0.190ns (36.790%)  route 0.326ns (63.210%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.263ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.832ns
    Source Clock Delay      (SCD):    0.564ns
    Clock Pessimism Removal (CPR):    0.005ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.562     0.564    soundUnit/Reader/Clock50MHz
    SLICE_X51Y90         FDCE                                         r  soundUnit/Reader/State_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X51Y90         FDCE (Prop_fdce_C_Q)         0.141     0.705 r  soundUnit/Reader/State_reg/Q
                         net (fo=9, routed)           0.326     1.031    soundUnit/Reader/State_reg_0
    SLICE_X52Y88         LUT5 (Prop_lut5_I3_O)        0.049     1.080 r  soundUnit/Reader/CurrentAddress[3]_i_1/O
                         net (fo=1, routed)           0.000     1.080    soundUnit/Reader/p_0_in[3]
    SLICE_X52Y88         FDCE                                         r  soundUnit/Reader/CurrentAddress_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.830     0.832    soundUnit/Reader/Clock50MHz
    SLICE_X52Y88         FDCE                                         r  soundUnit/Reader/CurrentAddress_reg[3]/C
                         clock pessimism             -0.005     0.827    
    SLICE_X52Y88         FDCE (Hold_fdce_C_D)         0.107     0.934    soundUnit/Reader/CurrentAddress_reg[3]
  -------------------------------------------------------------------
                         required time                         -0.934    
                         arrival time                           1.080    
  -------------------------------------------------------------------
                         slack                                  0.146    

Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by Clock50MHz_Clk50MHz  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             Clock50MHz_Clk50MHz
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (Clock50MHz_Clk50MHz rise@0.000ns - Clock50MHz_Clk50MHz rise@0.000ns)
  Data Path Delay:        0.553ns  (logic 0.426ns (77.097%)  route 0.127ns (22.903%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.834ns
    Source Clock Delay      (SCD):    0.566ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.624     0.624    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.296    -0.672 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.648    -0.024    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.564     0.566    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X56Y99         FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X56Y99         FDRE (Prop_fdre_C_Q)         0.164     0.730 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]/Q
                         net (fo=3, routed)           0.126     0.855    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[10]
    SLICE_X56Y99         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.156     1.011 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]_i_1__0/CO[3]
                         net (fo=1, routed)           0.001     1.012    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]_i_1__0_n_0
    SLICE_X56Y100        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.052 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0/CO[3]
                         net (fo=1, routed)           0.000     1.052    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[12]_i_1__0_n_0
    SLICE_X56Y101        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.118 r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]_i_1__0/O[2]
                         net (fo=1, routed)           0.000     1.118    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[16]_i_1__0_n_5
    SLICE_X56Y101        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock Clock50MHz_Clk50MHz rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y16       BUFG                         0.000     0.000 r  Clock_IBUF_BUFG_inst/O
                         net (fo=92, routed)          0.898     0.898    soundUnit/clockUnit/inst/Clock100MHz
    MMCME2_ADV_X0Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.625    -0.727 r  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.700    -0.027    soundUnit/clockUnit/inst/Clock50MHz_Clk50MHz
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     0.002 r  soundUnit/clockUnit/inst/clkout1_buf/O
                         net (fo=139, routed)         0.832     0.834    soundUnit/NoteUnit/NoteDWave/Clock50MHz
    SLICE_X56Y101        FDRE                                         r  soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[18]/C
                         clock pessimism              0.000     0.834    
    SLICE_X56Y101        FDRE (Hold_fdre_C_D)         0.134     0.968    soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[18]
  -------------------------------------------------------------------
                         required time                         -0.968    
                         arrival time                           1.118    
  -------------------------------------------------------------------
                         slack                                  0.151    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         Clock50MHz_Clk50MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0    soundUnit/clockUnit/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y99     soundUnit/NoteUnit/NoteCWave/WaveformCounter_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X54Y101    soundUnit/NoteUnit/NoteCWave/WaveformCounter_reg[9]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X55Y99     soundUnit/NoteUnit/NoteCWave/Waveform_reg/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y98     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y98     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y98     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[7]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y99     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X56Y99     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[9]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X54Y101    soundUnit/NoteUnit/NoteCWave/WaveformCounter_reg[9]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y89     soundUnit/PlayDebounce/Timer/count_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y89     soundUnit/PlayDebounce/Timer/count_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y89     soundUnit/PlayDebounce/Timer/count_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y87     soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[2]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y87     soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[2]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y87     soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[3]/C
Low Pulse Width   Fast    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y87     soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[3]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y88     soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[4]/C
Low Pulse Width   Slow    FDCE/C              n/a            0.500         5.000       4.500      SLICE_X55Y88     soundUnit/PlayNoteUnit/Timer/SecondsCounter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y98     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[5]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y98     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[6]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y98     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[7]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y99     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[8]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X56Y99     soundUnit/NoteUnit/NoteDWave/WaveformCounter_reg[9]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y93     soundUnit/PlayDebounce/Timer/count_reg[17]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y93     soundUnit/PlayDebounce/Timer/count_reg[18]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y93     soundUnit/PlayDebounce/Timer/count_reg[19]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y94     soundUnit/PlayDebounce/Timer/count_reg[20]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X49Y94     soundUnit/PlayDebounce/Timer/count_reg[21]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_Clk50MHz
  To Clock:  clkfbout_Clk50MHz

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_Clk50MHz
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { soundUnit/clockUnit/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1    soundUnit/clockUnit/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X0Y0  soundUnit/clockUnit/inst/mmcm_adv_inst/CLKFBOUT



