<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=9"/>
<title>Altera HWLIB: Error Correcting Code (ECC) Management</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<script type="text/javascript">
  $(document).ready(initResizable);
</script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
  $(document).ready(function() { searchBox.OnSelectItem(0); });
</script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr style="height: 56px;">
  <td id="projectlogo"><img alt="Logo" src="altera-logo.gif"/></td>
  <td style="padding-left: 0.5em;">
   <div id="projectname">Altera HWLIB
   &#160;<span id="projectnumber">18.1</span>
   </div>
   <div id="projectbrief">The Altera HW Manager API Reference Manual</div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.8.2 -->
<script type="text/javascript">
var searchBox = new SearchBox("searchBox", "search",false,'Search');
</script>
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="modules.html"><span>Address&#160;Space</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li><a href="files.html"><span>Files</span></a></li>
      <li>
        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <img id="MSearchSelect" src="search/mag_sel.png"
               onmouseover="return searchBox.OnSearchSelectShow()"
               onmouseout="return searchBox.OnSearchSelectHide()"
               alt=""/>
          <input type="text" id="MSearchField" value="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.png" alt=""/></a>
          </span>
        </div>
      </li>
    </ul>
  </div>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
$(document).ready(function(){initNavTree('group___a_l_t___e_c_c.html','');});
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
<a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(0)"><span class="SelectionMark">&#160;</span>All</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(1)"><span class="SelectionMark">&#160;</span>Data Structures</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(2)"><span class="SelectionMark">&#160;</span>Files</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(3)"><span class="SelectionMark">&#160;</span>Functions</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(4)"><span class="SelectionMark">&#160;</span>Variables</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(5)"><span class="SelectionMark">&#160;</span>Typedefs</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(6)"><span class="SelectionMark">&#160;</span>Enumerations</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(7)"><span class="SelectionMark">&#160;</span>Enumerator</a><a class="SelectItem" href="javascript:void(0)" onclick="searchBox.OnSelectItem(8)"><span class="SelectionMark">&#160;</span>Groups</a></div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<iframe src="javascript:void(0)" frameborder="0" 
        name="MSearchResults" id="MSearchResults">
</iframe>
</div>

<div class="header">
  <div class="summary">
<a href="#typedef-members">Typedefs</a> &#124;
<a href="#enum-members">ENUMS</a> &#124;
<a href="#func-members">Functions</a>  </div>
  <div class="headertitle">
<div class="title">Error Correcting Code (ECC) Management</div>  </div>
</div><!--header-->
<div class="contents">
<a name="details" id="details"></a><h2 class="groupheader">Description</h2>
<p>This module provides programmatic access and control of the Error-Correcting Code (ECC) protection features for the embedded RAM blocks in HPS peripherals.</p>
<p>ECC protection can be enabled or disabled for each of the following HPS peripheral embedded RAM blocks:</p>
<ul>
<li>L2 Cache Data RAM</li>
<li>On-chip RAM (OCRAM)</li>
<li>USB 2.0 OTG Controllers</li>
<li>Ethernet Media Access Controllers (EMAC)</li>
<li>CAN Controllers</li>
<li>NAND Flash Controller</li>
<li>Quad SPI (QSPI) Flash Controller</li>
<li>SD/MMC Controller</li>
<li>DMA Controller</li>
</ul>
<p>All ECC protected peripherals support detection of single bit, correctable errors and double bit, non-correctable errors.</p>
<p>With the exception of L2 cache data RAM, each of the ECC protected memories generates single and double bit interrupts to the global interrupt controller (GIC) and sets error status condition bits in the System Manager. The L2 cache interrupt only generates single and double bit interrupts to the global interrupt controller (GIC) - no error status conditions are set in the System Manager.</p>
<p>When ECC protection is enabled, RAM data should first be written before ever being read. Otherwise the ECC syndrome encoding bits for each memory location probably contain random uninitialized data that will result in spurious ECC errors. A utility function is provided to guarantee proper initialization is performed on a memory block once ECC is enabled.</p>
<p>Fault injection capabilities for single, correctable errors and double, non-correctable errors are provided for test purposes. </p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="typedef-members"></a>
Typedefs</h2></td></tr>
<tr class="memitem:gad817d644285461e49f655411b14304ac"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___a_l_t___e_c_c___a10.html#ga51423890010ddcffe4f6d01fe3bac5ea">ALT_ECC_RAM_ENUM_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a></td></tr>
<tr class="separator:gad817d644285461e49f655411b14304ac"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0e7f32259ffeb8ff5de51aced388ef50"><td class="memItemLeft" align="right" valign="top">typedef enum <a class="el" href="group___a_l_t___e_c_c.html#ga1d0209bb405d9c20b3b7dfbafc8ea8c4">ALT_ECC_ERROR_STATUS_e</a>&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c.html#ga0e7f32259ffeb8ff5de51aced388ef50">ALT_ECC_ERROR_STATUS_t</a></td></tr>
<tr class="separator:ga0e7f32259ffeb8ff5de51aced388ef50"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="enum-members"></a>
ENUMS</h2></td></tr>
<tr class="memitem:ga51423890010ddcffe4f6d01fe3bac5ea"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c.html#ga51423890010ddcffe4f6d01fe3bac5ea">ALT_ECC_RAM_ENUM_e</a> { <br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaa14722d1a913135567fc598259fa7b362">ALT_ECC_RAM_L2_DATA</a> = 1, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaaa1c91f9fe7bcd7ec46add890b193d65d">ALT_ECC_RAM_OCRAM</a> = 2, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaa9be65c61a963ed4fea098d900b0c7df7">ALT_ECC_RAM_USB0</a> = 3, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaaeace3e3521586ae72581f080a1958095">ALT_ECC_RAM_USB1</a> = 4, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaad9ae25479e78048d50c4e5c8995a7761">ALT_ECC_RAM_EMAC0</a> = 5, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaa165744f7470ba53341769cf8c6a24abe">ALT_ECC_RAM_EMAC1</a> = 6, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaaae582cd7db15b29a6840b42d666c5382">ALT_ECC_RAM_EMAC2</a> = 7, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaacc5c5d4a07475e50184fc0f0fbbe6a97">ALT_ECC_RAM_DMA</a> = 8, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaa4314d44392f88378fb8c73849b6fc454">ALT_ECC_RAM_NAND</a> = 9, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaa86f016efd632ce476ffbae7a131864ce">ALT_ECC_RAM_QSPI</a> = 10, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaaa8ed9fbc7f0103029004c71d85b5972c">ALT_ECC_RAM_SDMMC</a> = 11, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaa14722d1a913135567fc598259fa7b362">ALT_ECC_RAM_L2_DATA</a>, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaaa1c91f9fe7bcd7ec46add890b193d65d">ALT_ECC_RAM_OCRAM</a>, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaa9be65c61a963ed4fea098d900b0c7df7">ALT_ECC_RAM_USB0</a>, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaaeace3e3521586ae72581f080a1958095">ALT_ECC_RAM_USB1</a>, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaad9ae25479e78048d50c4e5c8995a7761">ALT_ECC_RAM_EMAC0</a>, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaa165744f7470ba53341769cf8c6a24abe">ALT_ECC_RAM_EMAC1</a>, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaacc5c5d4a07475e50184fc0f0fbbe6a97">ALT_ECC_RAM_DMA</a>, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaa0b7420ebaa450d8b1a09a3bd560266ba">ALT_ECC_RAM_CAN0</a>, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaa6bb0a292069f175028bedf2ae5853d5a">ALT_ECC_RAM_CAN1</a>, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaa4314d44392f88378fb8c73849b6fc454">ALT_ECC_RAM_NAND</a>, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaa86f016efd632ce476ffbae7a131864ce">ALT_ECC_RAM_QSPI</a>, 
<a class="el" href="group___a_l_t___e_c_c.html#gga51423890010ddcffe4f6d01fe3bac5eaaa8ed9fbc7f0103029004c71d85b5972c">ALT_ECC_RAM_SDMMC</a>
<br/>
 }</td></tr>
<tr class="separator:ga51423890010ddcffe4f6d01fe3bac5ea"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1d0209bb405d9c20b3b7dfbafc8ea8c4"><td class="memItemLeft" align="right" valign="top">enum &#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c.html#ga1d0209bb405d9c20b3b7dfbafc8ea8c4">ALT_ECC_ERROR_STATUS_e</a> { <br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4aef169a51ee4400dd20dc10c6c8bb116f">ALT_ECC_ERROR_L2_BYTE_WR</a> = 0x1, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a75a488d0c12b5032e65c7c877c5105b7">ALT_ECC_ERROR_L2_SERR</a> = 0x2, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4ae59f9d534361e5b332d110dd9e8644f0">ALT_ECC_ERROR_L2_DERR</a> = 0x4, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a1893ea0b66e88ec0a67da7b21b8689d9">ALT_ECC_ERROR_OCRAM_SERR</a> = 0x1, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4aaba300d21bdcac1036e13513f86705ef">ALT_ECC_ERROR_OCRAM_DERR</a> = 0x2, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4aefe287c720d9acf06a4379aa9d141d89">ALT_ECC_ERROR_USB0_SERR</a> = 0x1, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a66b808ebc74bcb05c5f362941c1dbaa3">ALT_ECC_ERROR_USB0_DERR</a> = 0x2, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a55b9fb66cd4b8b3add4d2bfe6d4cc997">ALT_ECC_ERROR_USB1_SERR</a> = 0x1, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4aff48f14f196d0b4bbf8164001e203d71">ALT_ECC_ERROR_USB1_DERR</a> = 0x2, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a94372245ef9c36025b64b6d851a4ddf9">ALT_ECC_ERROR_EMAC0_TX_FIFO_SERR</a> = 0x1, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a3141f5c01d217ce68efa3980ca7925a5">ALT_ECC_ERROR_EMAC0_TX_FIFO_DERR</a> = 0x2, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4ab7aea6d5623d34173aa6d8b060906487">ALT_ECC_ERROR_EMAC0_RX_FIFO_SERR</a> = 0x4, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a035bd974f64b4a519b4dbdd951808367">ALT_ECC_ERROR_EMAC0_RX_FIFO_DERR</a> = 0x8, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a73ee290a7366279f43f9d71ab37df800">ALT_ECC_ERROR_EMAC1_TX_FIFO_SERR</a> = 0x1, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4ac9e83ea4e3f9bfffa1aadf0ea693b3d0">ALT_ECC_ERROR_EMAC1_TX_FIFO_DERR</a> = 0x2, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a4035794868d7ae502154a31c4c828bfa">ALT_ECC_ERROR_EMAC1_RX_FIFO_SERR</a> = 0x4, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4ac8c26a307889ca4e93e946fa52d1ebfa">ALT_ECC_ERROR_EMAC1_RX_FIFO_DERR</a> = 0x8, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a8ec5e378fb19aa3185094e89c48135a6">ALT_ECC_ERROR_DMA_SERR</a> = 0x1, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a3dd88c4f379a40765b34057ae6d90471">ALT_ECC_ERROR_DMA_DERR</a> = 0x2, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a61569d2d81f4bc52c88e94a1bf555c9d">ALT_ECC_ERROR_CAN0_SERR</a> = 0x1, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4ad9d623a2386e412c1686a43d14a3071e">ALT_ECC_ERROR_CAN0_DERR</a> = 0x2, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a8683693c8f211678af21108cdbc53d0e">ALT_ECC_ERROR_CAN1_SERR</a> = 0x1, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a978b4d7de1b9bf8c272f2a059dbf75af">ALT_ECC_ERROR_CAN1_DERR</a> = 0x2, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4ade00ff50fd672eb59f4816b7e29b6b38">ALT_ECC_ERROR_NAND_BUFFER_SERR</a> = 0x1, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a30a15663c3c9a9d57687e94d78796765">ALT_ECC_ERROR_NAND_BUFFER_DERR</a> = 0x2, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a3c1eb50997ef021586fbf971ea7be6d1">ALT_ECC_ERROR_NAND_WR_FIFO_SERR</a> = 0x4, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4aa20e7d51b944a404d2d1f38fcb8f49d6">ALT_ECC_ERROR_NAND_WR_FIFO_DERR</a> = 0x8, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a1250c540d6e6cc1443eab895b3bd8bae">ALT_ECC_ERROR_NAND_RD_FIFO_SERR</a> = 0x10, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4afb68529f62b5489505e3dbef3120219a">ALT_ECC_ERROR_NAND_RD_FIFO_DERR</a> = 0x20, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a4bee5a4c7938fefbe3c37fe837d4e35a">ALT_ECC_ERROR_QSPI_SERR</a> = 0x1, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a56134fb17e3ba41ff8ca20c9b1718424">ALT_ECC_ERROR_QSPI_DERR</a> = 0x2, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a4105f978a6bd7c5fb56679521f63121b">ALT_ECC_ERROR_SDMMC_PORT_A_SERR</a> = 0x1, 
<br/>
&#160;&#160;<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4aef3301b752140f64821d248623aaf81a">ALT_ECC_ERROR_SDMMC_PORT_A_DERR</a> = 0x2, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4a86a381fa0020ea768e80c640c7b8e721">ALT_ECC_ERROR_SDMMC_PORT_B_SERR</a> = 0x4, 
<a class="el" href="group___a_l_t___e_c_c.html#gga1d0209bb405d9c20b3b7dfbafc8ea8c4aa60f15c8e10fc8d0c327797e7bf691b8">ALT_ECC_ERROR_SDMMC_PORT_B_DERR</a> = 0x8
<br/>
 }</td></tr>
<tr class="separator:ga1d0209bb405d9c20b3b7dfbafc8ea8c4"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table><table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a name="func-members"></a>
Functions</h2></td></tr>
<tr class="memitem:ga6f4f206daaf452922278cc6846d7ae08"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c.html#ga6f4f206daaf452922278cc6846d7ae08">alt_ecc_start</a> (const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a> ram_block)</td></tr>
<tr class="separator:ga6f4f206daaf452922278cc6846d7ae08"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga50d1ea80ffa23e5479a3551e28e22e04"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c.html#ga50d1ea80ffa23e5479a3551e28e22e04">alt_ecc_stop</a> (const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a> ram_block)</td></tr>
<tr class="separator:ga50d1ea80ffa23e5479a3551e28e22e04"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1726101f0b959e810001d60d19d1641b"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c.html#ga1726101f0b959e810001d60d19d1641b">alt_ecc_is_enabled</a> (const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a> ram_block)</td></tr>
<tr class="separator:ga1726101f0b959e810001d60d19d1641b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1855acf344bc45751a07d240f4ca3975"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c.html#ga1855acf344bc45751a07d240f4ca3975">alt_ecc_status_get</a> (const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a> ram_block, uint32_t *status)</td></tr>
<tr class="separator:ga1855acf344bc45751a07d240f4ca3975"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac12d275f3a34e028aca2b703ae81f3c0"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c.html#gac12d275f3a34e028aca2b703ae81f3c0">alt_ecc_status_clear</a> (const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a> ram_block, const uint32_t ecc_mask)</td></tr>
<tr class="separator:gac12d275f3a34e028aca2b703ae81f3c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaea139b1f9563243bc45a06e0e64204af"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c.html#gaea139b1f9563243bc45a06e0e64204af">alt_ecc_serr_inject</a> (const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a> ram_block)</td></tr>
<tr class="separator:gaea139b1f9563243bc45a06e0e64204af"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga355c7c44e66dc6d3e0b293afe68c8141"><td class="memItemLeft" align="right" valign="top">ALT_STATUS_CODE&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="group___a_l_t___e_c_c.html#ga355c7c44e66dc6d3e0b293afe68c8141">alt_ecc_derr_inject</a> (const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a> ram_block)</td></tr>
<tr class="separator:ga355c7c44e66dc6d3e0b293afe68c8141"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<h2 class="groupheader">Typedef Documentation</h2>
<a class="anchor" id="gad817d644285461e49f655411b14304ac"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___a_l_t___e_c_c___a10.html#ga51423890010ddcffe4f6d01fe3bac5ea">ALT_ECC_RAM_ENUM_e</a>  <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the ECC protected RAM blocks embedded in HPS peripherals. </p>

</div>
</div>
<a class="anchor" id="ga0e7f32259ffeb8ff5de51aced388ef50"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">typedef enum <a class="el" href="group___a_l_t___e_c_c.html#ga1d0209bb405d9c20b3b7dfbafc8ea8c4">ALT_ECC_ERROR_STATUS_e</a>  <a class="el" href="group___a_l_t___e_c_c.html#ga0e7f32259ffeb8ff5de51aced388ef50">ALT_ECC_ERROR_STATUS_t</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the ECC status conditions for each of the HPS embedded RAM blocks.</p>
<p>The enumerations serve as masks for the ECC status conditions monitored in each of the individual embedded RAM blocks. If ECC protection is enabled on the selected RAM block, then a mask bit corresponding to the type of ECC error is set to 1 if the error occurs.</p>
<p>Additionally, when any of these ECC error conditions occur, then an ECC interrupt signal is asserted.</p>
<p>Interrupt sources are cleared by calling <a class="el" href="group___a_l_t___e_c_c___a10.html#ga98adae303276dfe2f9c25b292b1c6e4a">alt_ecc_status_clear()</a>. The ECC interrupt sources are enabled automatically when ECC is started. </p>

</div>
</div>
<h2 class="groupheader">Enumeration Type Documentation</h2>
<a class="anchor" id="ga51423890010ddcffe4f6d01fe3bac5ea"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_l_t___e_c_c___a10.html#ga51423890010ddcffe4f6d01fe3bac5ea">ALT_ECC_RAM_ENUM_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type enumerates the ECC protected RAM blocks embedded in HPS peripherals. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaa14722d1a913135567fc598259fa7b362"></a>ALT_ECC_RAM_L2_DATA</em>&nbsp;</td><td>
<p>L2 Cache Data RAM. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaaa1c91f9fe7bcd7ec46add890b193d65d"></a>ALT_ECC_RAM_OCRAM</em>&nbsp;</td><td>
<p>On-chip RAM. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaa9be65c61a963ed4fea098d900b0c7df7"></a>ALT_ECC_RAM_USB0</em>&nbsp;</td><td>
<p>USB0 Controller RAM. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaaeace3e3521586ae72581f080a1958095"></a>ALT_ECC_RAM_USB1</em>&nbsp;</td><td>
<p>USB1 Controller RAM. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaad9ae25479e78048d50c4e5c8995a7761"></a>ALT_ECC_RAM_EMAC0</em>&nbsp;</td><td>
<p>EMAC0 Receive/Transmit Data FIFO Buffer RAMs. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaa165744f7470ba53341769cf8c6a24abe"></a>ALT_ECC_RAM_EMAC1</em>&nbsp;</td><td>
<p>EMAC1 Receive/Transmit Data FIFO Buffer RAMs. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaaae582cd7db15b29a6840b42d666c5382"></a>ALT_ECC_RAM_EMAC2</em>&nbsp;</td><td>
<p>EMAC2 Receive/Transmit Data FIFO Buffer RAMs. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaacc5c5d4a07475e50184fc0f0fbbe6a97"></a>ALT_ECC_RAM_DMA</em>&nbsp;</td><td>
<p>DMA Controller RAM. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaa4314d44392f88378fb8c73849b6fc454"></a>ALT_ECC_RAM_NAND</em>&nbsp;</td><td>
<p>NAND Controller Buffer, Read FIFO, Write FIFO RAMs. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaa86f016efd632ce476ffbae7a131864ce"></a>ALT_ECC_RAM_QSPI</em>&nbsp;</td><td>
<p>QSPI Controller RAM. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaaa8ed9fbc7f0103029004c71d85b5972c"></a>ALT_ECC_RAM_SDMMC</em>&nbsp;</td><td>
<p>SD/MMC Controller Port A and Port B RAMs. </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaa14722d1a913135567fc598259fa7b362"></a>ALT_ECC_RAM_L2_DATA</em>&nbsp;</td><td>
<p>L2 Cache Data RAM </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaaa1c91f9fe7bcd7ec46add890b193d65d"></a>ALT_ECC_RAM_OCRAM</em>&nbsp;</td><td>
<p>On-chip RAM </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaa9be65c61a963ed4fea098d900b0c7df7"></a>ALT_ECC_RAM_USB0</em>&nbsp;</td><td>
<p>USB0 Controller RAM </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaaeace3e3521586ae72581f080a1958095"></a>ALT_ECC_RAM_USB1</em>&nbsp;</td><td>
<p>USB1 Controller RAM </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaad9ae25479e78048d50c4e5c8995a7761"></a>ALT_ECC_RAM_EMAC0</em>&nbsp;</td><td>
<p>EMAC0 Receive/Transmit Data FIFO Buffer RAMs </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaa165744f7470ba53341769cf8c6a24abe"></a>ALT_ECC_RAM_EMAC1</em>&nbsp;</td><td>
<p>EMAC1 Receive/Transmit Data FIFO Buffer RAMs </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaacc5c5d4a07475e50184fc0f0fbbe6a97"></a>ALT_ECC_RAM_DMA</em>&nbsp;</td><td>
<p>DMA Controller RAM </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaa0b7420ebaa450d8b1a09a3bd560266ba"></a>ALT_ECC_RAM_CAN0</em>&nbsp;</td><td>
<p>CAN0 RAM </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaa6bb0a292069f175028bedf2ae5853d5a"></a>ALT_ECC_RAM_CAN1</em>&nbsp;</td><td>
<p>CAN1 RAM </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaa4314d44392f88378fb8c73849b6fc454"></a>ALT_ECC_RAM_NAND</em>&nbsp;</td><td>
<p>NAND Controller Buffer, Read FIFO, Write FIFO RAMs </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaa86f016efd632ce476ffbae7a131864ce"></a>ALT_ECC_RAM_QSPI</em>&nbsp;</td><td>
<p>QSPI Controller RAM </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga51423890010ddcffe4f6d01fe3bac5eaaa8ed9fbc7f0103029004c71d85b5972c"></a>ALT_ECC_RAM_SDMMC</em>&nbsp;</td><td>
<p>SD/MMC Controller Port A and Port B RAMs </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1d0209bb405d9c20b3b7dfbafc8ea8c4"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">enum <a class="el" href="group___a_l_t___e_c_c.html#ga1d0209bb405d9c20b3b7dfbafc8ea8c4">ALT_ECC_ERROR_STATUS_e</a></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>This type definition enumerates the ECC status conditions for each of the HPS embedded RAM blocks.</p>
<p>The enumerations serve as masks for the ECC status conditions monitored in each of the individual embedded RAM blocks. If ECC protection is enabled on the selected RAM block, then a mask bit corresponding to the type of ECC error is set to 1 if the error occurs.</p>
<p>Additionally, when any of these ECC error conditions occur, then an ECC interrupt signal is asserted.</p>
<p>Interrupt sources are cleared by calling <a class="el" href="group___a_l_t___e_c_c___a10.html#ga98adae303276dfe2f9c25b292b1c6e4a">alt_ecc_status_clear()</a>. The ECC interrupt sources are enabled automatically when ECC is started. </p>
<dl><dt><b>Enumerator: </b></dt><dd><table border="0" cellspacing="2" cellpadding="0">
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4aef169a51ee4400dd20dc10c6c8bb116f"></a>ALT_ECC_ERROR_L2_BYTE_WR</em>&nbsp;</td><td>
<p>L2 cache ECC protection bits are not valid because a cache write violated data width and/or alignment requirements. Interrupt: <b>l2_ecc_byte_wr_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a75a488d0c12b5032e65c7c877c5105b7"></a>ALT_ECC_ERROR_L2_SERR</em>&nbsp;</td><td>
<p>L2 Cache ECC single bit, correctable error status Interrupt: <b>l2_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4ae59f9d534361e5b332d110dd9e8644f0"></a>ALT_ECC_ERROR_L2_DERR</em>&nbsp;</td><td>
<p>L2 Cache ECC double bit, non-correctable error status Interrupt: <b>l2_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a1893ea0b66e88ec0a67da7b21b8689d9"></a>ALT_ECC_ERROR_OCRAM_SERR</em>&nbsp;</td><td>
<p>On-chip RAM ECC single bit, correctable error status Interrupt: <b>ram_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4aaba300d21bdcac1036e13513f86705ef"></a>ALT_ECC_ERROR_OCRAM_DERR</em>&nbsp;</td><td>
<p>On-chip RAM ECC double bit, non-correctable error status Interrupt: <b>ram_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4aefe287c720d9acf06a4379aa9d141d89"></a>ALT_ECC_ERROR_USB0_SERR</em>&nbsp;</td><td>
<p>USB0 Controller ECC single bit, correctable error status Interrupt: <b>usb0_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a66b808ebc74bcb05c5f362941c1dbaa3"></a>ALT_ECC_ERROR_USB0_DERR</em>&nbsp;</td><td>
<p>USB0 Controller ECC double bit, non-correctable error status Interrupt: <b>usb0_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a55b9fb66cd4b8b3add4d2bfe6d4cc997"></a>ALT_ECC_ERROR_USB1_SERR</em>&nbsp;</td><td>
<p>USB1 Controller ECC single bit, correctable error status Interrupt: <b>usb1_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4aff48f14f196d0b4bbf8164001e203d71"></a>ALT_ECC_ERROR_USB1_DERR</em>&nbsp;</td><td>
<p>USB1 Controller ECC double bit, non-correctable error status Interrupt: <b>usb1_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a94372245ef9c36025b64b6d851a4ddf9"></a>ALT_ECC_ERROR_EMAC0_TX_FIFO_SERR</em>&nbsp;</td><td>
<p>EMAC0 Transmit Data FIFO Buffer ECC single bit, correctable error status Interrupt: <b>emac0_tx_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a3141f5c01d217ce68efa3980ca7925a5"></a>ALT_ECC_ERROR_EMAC0_TX_FIFO_DERR</em>&nbsp;</td><td>
<p>EMAC0 Transmit Data FIFO Buffer ECC double bit, non-correctable error status Interrupt: <b>emac0_tx_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4ab7aea6d5623d34173aa6d8b060906487"></a>ALT_ECC_ERROR_EMAC0_RX_FIFO_SERR</em>&nbsp;</td><td>
<p>EMAC0 Receive Data FIFO Buffer ECC single bit, correctable error status Interrupt: <b>emac0_rx_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a035bd974f64b4a519b4dbdd951808367"></a>ALT_ECC_ERROR_EMAC0_RX_FIFO_DERR</em>&nbsp;</td><td>
<p>EMAC0 Receive Data FIFO Buffer ECC double bit, non-correctable error status Interrupt: <b>emac0_rx_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a73ee290a7366279f43f9d71ab37df800"></a>ALT_ECC_ERROR_EMAC1_TX_FIFO_SERR</em>&nbsp;</td><td>
<p>EMAC1 Transmit Data FIFO Buffer ECC single bit, correctable error status Interrupt: <b>emac1_tx_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4ac9e83ea4e3f9bfffa1aadf0ea693b3d0"></a>ALT_ECC_ERROR_EMAC1_TX_FIFO_DERR</em>&nbsp;</td><td>
<p>EMAC1 Transmit Data FIFO Buffer ECC double bit, non-correctable error status Interrupt: <b>emac1_tx_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a4035794868d7ae502154a31c4c828bfa"></a>ALT_ECC_ERROR_EMAC1_RX_FIFO_SERR</em>&nbsp;</td><td>
<p>EMAC1 Receive Data FIFO Buffer ECC single bit, correctable error status Interrupt: <b>emac1_rx_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4ac8c26a307889ca4e93e946fa52d1ebfa"></a>ALT_ECC_ERROR_EMAC1_RX_FIFO_DERR</em>&nbsp;</td><td>
<p>EMAC1 Receive Data FIFO Buffer ECC double bit, non-correctable error status Interrupt: <b>emac1_rx_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a8ec5e378fb19aa3185094e89c48135a6"></a>ALT_ECC_ERROR_DMA_SERR</em>&nbsp;</td><td>
<p>DMA Controller ECC single bit, correctable error status Interrupt: <b>dma_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a3dd88c4f379a40765b34057ae6d90471"></a>ALT_ECC_ERROR_DMA_DERR</em>&nbsp;</td><td>
<p>DMA Controller ECC double bit, non-correctable error status Interrupt: <b>dma_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a61569d2d81f4bc52c88e94a1bf555c9d"></a>ALT_ECC_ERROR_CAN0_SERR</em>&nbsp;</td><td>
<p>CAN0 Controller ECC single bit, correctable error status Interrupt: <b>can0_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4ad9d623a2386e412c1686a43d14a3071e"></a>ALT_ECC_ERROR_CAN0_DERR</em>&nbsp;</td><td>
<p>CAN0 Controller ECC double bit, non-correctable error status Interrupt: <b>can0_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a8683693c8f211678af21108cdbc53d0e"></a>ALT_ECC_ERROR_CAN1_SERR</em>&nbsp;</td><td>
<p>CAN1 Controller ECC single bit, correctable error status Interrupt: <b>can1_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a978b4d7de1b9bf8c272f2a059dbf75af"></a>ALT_ECC_ERROR_CAN1_DERR</em>&nbsp;</td><td>
<p>CAN1 Controller ECC double bit, non-correctable error status Interrupt: <b>can1_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4ade00ff50fd672eb59f4816b7e29b6b38"></a>ALT_ECC_ERROR_NAND_BUFFER_SERR</em>&nbsp;</td><td>
<p>NAND Controller Buffer RAM ECC single bit, correctable error status Interrupt: <b>nande_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a30a15663c3c9a9d57687e94d78796765"></a>ALT_ECC_ERROR_NAND_BUFFER_DERR</em>&nbsp;</td><td>
<p>NAND Controller Buffer RAM ECC double bit, non-correctable error status Interrupt: <b>nande_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a3c1eb50997ef021586fbf971ea7be6d1"></a>ALT_ECC_ERROR_NAND_WR_FIFO_SERR</em>&nbsp;</td><td>
<p>NAND Controller Write FIFO ECC single bit, correctable error status Interrupt: <b>nandw_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4aa20e7d51b944a404d2d1f38fcb8f49d6"></a>ALT_ECC_ERROR_NAND_WR_FIFO_DERR</em>&nbsp;</td><td>
<p>NAND Controller Write FIFO ECC double bit, non-correctable error status Interrupt: <b>nandw_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a1250c540d6e6cc1443eab895b3bd8bae"></a>ALT_ECC_ERROR_NAND_RD_FIFO_SERR</em>&nbsp;</td><td>
<p>NAND Controller Read FIFO ECC single bit, correctable error status Interrupt: <b>nandr_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4afb68529f62b5489505e3dbef3120219a"></a>ALT_ECC_ERROR_NAND_RD_FIFO_DERR</em>&nbsp;</td><td>
<p>NAND Controller Read FIFO ECC double bit, non-correctable error status Interrupt: <b>nandr_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a4bee5a4c7938fefbe3c37fe837d4e35a"></a>ALT_ECC_ERROR_QSPI_SERR</em>&nbsp;</td><td>
<p>QSPI Controller ECC single bit, correctable error status Interrupt: <b>qspi_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a56134fb17e3ba41ff8ca20c9b1718424"></a>ALT_ECC_ERROR_QSPI_DERR</em>&nbsp;</td><td>
<p>QSPI Controller ECC double bit, non-correctable error status Interrupt: <b>qspi_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a4105f978a6bd7c5fb56679521f63121b"></a>ALT_ECC_ERROR_SDMMC_PORT_A_SERR</em>&nbsp;</td><td>
<p>SD/MMC Controller Port A ECC single bit, correctable error status Interrupt: <b>sdmmc_porta_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4aef3301b752140f64821d248623aaf81a"></a>ALT_ECC_ERROR_SDMMC_PORT_A_DERR</em>&nbsp;</td><td>
<p>SD/MMC Controller Port A ECC double bit, non-correctable error status Interrupt: <b>sdmmc_porta_ecc_uncorrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4a86a381fa0020ea768e80c640c7b8e721"></a>ALT_ECC_ERROR_SDMMC_PORT_B_SERR</em>&nbsp;</td><td>
<p>SD/MMC Controller Port B ECC single bit, correctable error status Interrupt: <b>sdmmc_portb_ecc_corrected_IRQ</b> </p>
</td></tr>
<tr><td valign="top"><em><a class="anchor" id="gga1d0209bb405d9c20b3b7dfbafc8ea8c4aa60f15c8e10fc8d0c327797e7bf691b8"></a>ALT_ECC_ERROR_SDMMC_PORT_B_DERR</em>&nbsp;</td><td>
<p>SD/MMC Controller Port B ECC double bit, non-correctable error status Interrupt: <b>sdmmc_portb_ecc_uncorrected_IRQ</b> </p>
</td></tr>
</table>
</dd>
</dl>

</div>
</div>
<h2 class="groupheader">Function Documentation</h2>
<a class="anchor" id="ga6f4f206daaf452922278cc6846d7ae08"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_ecc_start </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a>&#160;</td>
          <td class="paramname"><em>ram_block</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Initializes and starts ECC protection for the specified embedded RAM block.</p>
<p>This function performs any necessary initialization on the embedded RAM block for the specified peripheral. The decision on whether to enable ECC protection for the peripheral embedded RAM block should be made before commencing normal operational use of the peripheral. Ideally, ECC protection for a peripheral should be enabled immediately after calling the peripheral's initialization function and calling the <a class="el" href="group___a_l_t___e_c_c___a10.html#ga20ab0cc51b80a5f190e69a4ade895de3">alt_ecc_init()</a> function designating the applicable peripheral embedded RAM block.</p>
<p>For example, the proper initialization sequence for enabling ECC for the QSPI controller embedded RAM block is: </p>
<pre class="fragment">    alt_qspi_init();                    // Initialize the QSPI controller
    alt_qspi_enable();                  // Enable the QSPI controller.
    alt_ecc_start(ALT_ECC_RAM_QSPI);    // Bring up ECC protection for QSPI.
</pre><p>There may be some spurious interrupts that occurs as part of the ECC bring up. However at the completion of the ECC bring up, there will be no ECC related interrupts pending.</p>
<p>NOTE: The contents of the embedded RAM block are overwritten during initialization. This should not normally present a problem as the presumption is that this routine is called as part of the peripheral's initialization sequence. As well, any special RAM configurations may be overwritten as part of the initialization. Particularly, the L2 data RAM may alter the lockdown settings.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ram_block</td><td>The RAM block to initialize.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The <em>ram_block</em> argument is invalid. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga50d1ea80ffa23e5479a3551e28e22e04"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_ecc_stop </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a>&#160;</td>
          <td class="paramname"><em>ram_block</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Stops and Uninitializes ECC protection for the specified embedded RAM block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ram_block</td><td>The RAM block to uninitialize.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The <em>ram_block</em> argument is invalid. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1726101f0b959e810001d60d19d1641b"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_ecc_is_enabled </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a>&#160;</td>
          <td class="paramname"><em>ram_block</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns ALT_E_TRUE if the specified RAM block is enabled for ECC protection and ALT_E_FALSE otherwise.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ram_block</td><td>The RAM block to check for ECC protection enablement.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_TRUE</td><td>ECC protection is enabled. </td></tr>
    <tr><td class="paramname">ALT_E_FALSE</td><td>ECC protection is not enabled. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The <em>ram_block</em> argument is invalid. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga1855acf344bc45751a07d240f4ca3975"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_ecc_status_get </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a>&#160;</td>
          <td class="paramname"><em>ram_block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">uint32_t *&#160;</td>
          <td class="paramname"><em>status</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Returns an ECC error status bit mask for the specified RAM block.</p>
<p>The returned bit mask reflects the ECC status conditions for the specified RAM block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ram_block</td><td>The RAM block to return the ECC error status mask for.</td></tr>
    <tr><td class="paramname">status</td><td>[out] An ECC status condition bit mask is returned indicating the single bit, correctable (SERR) and/or double bit, non-correctable error (DERR) conditions set for the specified RAM block. A set (1) bit indicates an error detection for the corresponding ECC error type mask.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_TRUE</td><td>ECC protection is enabled. </td></tr>
    <tr><td class="paramname">ALT_E_FALSE</td><td>ECC protection is not enabled. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The <em>ram_block</em> argument is invalid. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gac12d275f3a34e028aca2b703ae81f3c0"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_ecc_status_clear </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a>&#160;</td>
          <td class="paramname"><em>ram_block</em>, </td>
        </tr>
        <tr>
          <td class="paramkey"></td>
          <td></td>
          <td class="paramtype">const uint32_t&#160;</td>
          <td class="paramname"><em>ecc_mask</em>&#160;</td>
        </tr>
        <tr>
          <td></td>
          <td>)</td>
          <td></td><td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Clears the selected ECC error conditions for the specified RAM block.</p>
<p>A bit mask is returned containing indications of any single bit, correctable (SERR) and/or double bit, non-correctable error (DERR) occurrences for the specified RAM block. A 1 indicates an error detection of the corresponding error type mask position.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ram_block</td><td>The RAM block to clear the ECC error condition statuses for.</td></tr>
    <tr><td class="paramname">ecc_mask</td><td>A bit mask specification of the ECC error condition statuses (<a class="el" href="group___a_l_t___e_c_c.html#ga0e7f32259ffeb8ff5de51aced388ef50">ALT_ECC_ERROR_STATUS_t</a>) to clear.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>An invalid <em>ecc_mask</em> was specified. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>Either the <em>ram_block</em> or <em>ecc_mask</em> argument is invalid. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="gaea139b1f9563243bc45a06e0e64204af"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_ecc_serr_inject </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a>&#160;</td>
          <td class="paramname"><em>ram_block</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injects a single bit, correctable error into the specified ECC protected RAM block for test purposes. This error will occur at the next write to the specified RAM block and will remain pending until such time. For RAM blocks which have mutliple RAM sub-blocks, all sub-blocks are injected. This affects the EMAC0, EMAC1, NAND, and SDMMC.</p>
<p>ECC protection is required to be enabled on the RAM block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ram_block</td><td>The RAM block to inject the ECC error into.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The <em>ram_block</em> argument is invalid. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_OPERATION</td><td>ECC is not enabled on the specified RAM block. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
<a class="anchor" id="ga355c7c44e66dc6d3e0b293afe68c8141"></a>
<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">ALT_STATUS_CODE alt_ecc_derr_inject </td>
          <td>(</td>
          <td class="paramtype">const <a class="el" href="group___a_l_t___e_c_c___a10.html#gad817d644285461e49f655411b14304ac">ALT_ECC_RAM_ENUM_t</a>&#160;</td>
          <td class="paramname"><em>ram_block</em></td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">
<p>Injects a double bit, non-correctable error into the specified ECC protected RAM block for test purposes. This error will occur at the next write to the specified RAM block and will remain pending until such time. For RAM blocks which have mutliple RAM sub-blocks, all sub-blocks are injected. This affects the EMAC0, EMAC1, NAND, and SDMMC.</p>
<p>ECC protection is required to be enabled on the RAM block.</p>
<dl class="params"><dt>Parameters</dt><dd>
  <table class="params">
    <tr><td class="paramname">ram_block</td><td>The RAM block to disable ECC protection for.</td></tr>
  </table>
  </dd>
</dl>
<dl class="retval"><dt>Return values</dt><dd>
  <table class="retval">
    <tr><td class="paramname">ALT_E_SUCCESS</td><td>The operation was successful. </td></tr>
    <tr><td class="paramname">ALT_E_ERROR</td><td>The operation failed. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_ARG</td><td>The <em>ram_block</em> argument is invalid. </td></tr>
    <tr><td class="paramname">ALT_E_BAD_OPERATION</td><td>ECC is not enabled on the specified RAM block. </td></tr>
  </table>
  </dd>
</dl>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated on Thu Sep 13 2018 01:57:46 for Altera HWLIB by
    <a href="http://www.doxygen.org/index.html">
    <img class="footer" src="doxygen.png" alt="doxygen"/></a> 1.8.2 </li>
  </ul>
</div>
</body>
</html>
