Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/AESL_sim_pkg.vhd" into library xil_defaultlib
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_am_submul_16s_16s_18s_32_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_am_submul_16s_16s_18s_32_4_DSP48_2
INFO: [VRFC 10-307] analyzing entity duc_am_submul_16s_16s_18s_32_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc.autotb.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity apatb_duc_top
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_c_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_c_1_rom
INFO: [VRFC 10-307] analyzing entity duc_c_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf2_c_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf2_c_2_rom
INFO: [VRFC 10-307] analyzing entity duc_imf2_c_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_mac_muladd_18s_18s_38ns_38_4.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_mac_muladd_18s_18s_38ns_38_4_DSP48_0
INFO: [VRFC 10-307] analyzing entity duc_mac_muladd_18s_18s_38ns_38_4
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_mixer_dds_table.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_mixer_dds_table_rom
INFO: [VRFC 10-307] analyzing entity duc_mixer_dds_table
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_ama_addmuladd_18s_18s_16s_32s_32_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_ama_addmuladd_18s_18s_16s_32s_32_3_DSP48_3
INFO: [VRFC 10-307] analyzing entity duc_ama_addmuladd_18s_18s_16s_32s_32_3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_shift_reg_p_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_shift_reg_p_1_ram
INFO: [VRFC 10-307] analyzing entity duc_shift_reg_p_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_ama_submuladd_18s_18s_16s_32s_32_3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_ama_submuladd_18s_18s_16s_32s_32_3_DSP48_1
INFO: [VRFC 10-307] analyzing entity duc_ama_submuladd_18s_18s_16s_32s_32_3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf3_shift_reg_p0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf3_shift_reg_p0_ram
INFO: [VRFC 10-307] analyzing entity duc_imf3_shift_reg_p0
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf2_shift_reg_p_2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf2_shift_reg_p_2_ram
INFO: [VRFC 10-307] analyzing entity duc_imf2_shift_reg_p_2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_shift_reg_p.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_shift_reg_p_ram
INFO: [VRFC 10-307] analyzing entity duc_shift_reg_p
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_c.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_c_rom
INFO: [VRFC 10-307] analyzing entity duc_c
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf3.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf3
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_mixer.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_mixer
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf2.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf2
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf3_c_3_1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf3_c_3_1_rom
INFO: [VRFC 10-307] analyzing entity duc_imf3_c_3_1
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_mixer_DI_cache.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_mixer_DI_cache_ram
INFO: [VRFC 10-307] analyzing entity duc_mixer_DI_cache
INFO: [VRFC 10-163] Analyzing VHDL file "/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/RTL_Verification/lab2/duc_prj/solution1/sim/vhdl/duc_imf3_c_3_0.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity duc_imf3_c_3_0_rom
INFO: [VRFC 10-307] analyzing entity duc_imf3_c_3_0
