;redcode
;assert 1
	SPL 0, <332
	CMP -207, <-120
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD -1, <-20
	ADD -1, <-20
	JMZ 0, #-404
	SUB @-127, 100
	ADD 210, 30
	MOV @-127, 100
	SLT 20, @12
	MOV -1, <-20
	SUB @121, 106
	SUB @127, 106
	ADD #270, <1
	SUB -207, <-120
	SUB -207, <-120
	JMZ 110, 9
	SUB -207, <-120
	DJN -1, @-20
	ADD <-30, 9
	CMP -207, <-120
	DJN -1, @-20
	SLT 20, @12
	ADD #270, <1
	CMP 200, @0
	CMP -702, -11
	SUB -207, <-120
	SUB @-127, 100
	SUB 12, @10
	SLT <300, <90
	SLT 12, @10
	ADD -1, <-20
	DJN 110, 9
	CMP @0, @2
	ADD #270, <0
	ADD #270, <0
	DJN 110, 9
	SPL 0, <332
	SUB @121, 106
	JMN 0, #-404
	SUB @-127, 100
	SPL 0, <332
	ADD @-127, 100
	JMN 0, <332
	SUB @121, 106
	MOV @121, 106
	SUB #72, @201
	ADD 210, 60
	CMP -207, <-120
	ADD 210, 30
