#! c:/iverilog-x64/bin/vvp
:ivl_version "10.1 (stable)" "(v10_1_1)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "system";
:vpi_module "vhdl_sys";
:vpi_module "v2005_math";
:vpi_module "va_math";
:vpi_module "v2009";
S_00000000027aa470 .scope module, "Board" "Board" 2 14;
 .timescale 0 0;
L_00000000027af5a0 .functor NOT 1, L_0000000002836760, C4<0>, C4<0>, C4<0>;
L_00000000027aeff0 .functor NOT 2, L_000000000283a0e0, C4<00>, C4<00>, C4<00>;
L_00000000027aeb20 .functor NOT 1, L_0000000002839500, C4<0>, C4<0>, C4<0>;
L_00000000027aec00 .functor NOT 1, L_000000000283aa40, C4<0>, C4<0>, C4<0>;
L_00000000027af300 .functor NOT 1, L_000000000283a860, C4<0>, C4<0>, C4<0>;
L_00000000027aeb90 .functor NOT 1, L_00000000028398c0, C4<0>, C4<0>, C4<0>;
v0000000002836b20_0 .net "ALUR", 3 0, v00000000027d3be0_0;  1 drivers
v00000000028370c0_0 .net "Aout", 3 0, v00000000027d3aa0_0;  1 drivers
v00000000028363a0_0 .net "CarryZero", 1 0, L_000000000283a0e0;  1 drivers
v0000000002837480_0 .net "W", 0 0, L_0000000002839960;  1 drivers
v0000000002837160_0 .net *"_s1", 0 0, L_0000000002836760;  1 drivers
v0000000002837b60_0 .net *"_s18", 3 0, L_00000000028364e0;  1 drivers
v00000000028372a0_0 .net *"_s25", 0 0, L_0000000002839500;  1 drivers
v0000000002836300_0 .net *"_s40", 0 0, L_000000000283aa40;  1 drivers
v0000000002837de0_0 .net *"_s44", 0 0, L_000000000283a860;  1 drivers
v0000000002836d00_0 .net *"_s48", 0 0, L_00000000028398c0;  1 drivers
v0000000002837ac0_0 .net "address", 11 0, v0000000002836bc0_0;  1 drivers
v0000000002837c00_0 .var "clk", 0 0;
v0000000002836440_0 .net "control", 15 0, v0000000002836260_0;  1 drivers
RS_00000000027e0588 .resolv tri, L_000000000283a7c0, L_0000000002839640, L_0000000002839780;
v00000000028373e0_0 .net8 "databus", 3 0, RS_00000000027e0588;  3 drivers
v0000000002837520_0 .net "getAdd", 0 0, L_000000000283a180;  1 drivers
v0000000002837e80_0 .net "loadAdd", 11 0, L_0000000002839820;  1 drivers
v0000000002837d40_0 .net "operand", 3 0, L_0000000002836620;  1 drivers
v00000000028375c0_0 .net "progbyte", 7 0, L_0000000002837a20;  1 drivers
v0000000002837660_0 .var "reset", 0 0;
v0000000002837700_0 .net "uRomAddress", 6 0, L_0000000002837ca0;  1 drivers
L_0000000002836760 .part v0000000002836260_0, 14, 1;
L_00000000028369e0 .part v0000000002836260_0, 15, 1;
L_0000000002836a80 .part v0000000002836260_0, 12, 1;
L_00000000028366c0 .part L_0000000002837ca0, 0, 1;
L_0000000002837ca0 .concat8 [ 1 2 4 0], v0000000002837f20_0, v00000000027d40e0_0, L_00000000028364e0;
L_00000000028364e0 .part v00000000027d27e0_0, 4, 4;
L_0000000002836620 .part v00000000027d27e0_0, 0, 4;
L_0000000002839500 .part v0000000002836260_0, 1, 1;
L_00000000028396e0 .part v0000000002836260_0, 13, 1;
L_00000000028395a0 .part v0000000002836260_0, 6, 5;
L_000000000283a360 .part v0000000002836260_0, 11, 1;
L_000000000283a0e0 .concat8 [ 1 1 0 0], v00000000027d4040_0, v00000000027d2740_0;
L_000000000283aa40 .part v0000000002836260_0, 3, 1;
L_000000000283a860 .part v0000000002836260_0, 4, 1;
L_00000000028398c0 .part v0000000002836260_0, 5, 1;
L_0000000002839820 .concat [ 8 4 0 0], L_0000000002837a20, L_0000000002836620;
L_0000000002839960 .part v00000000027d3aa0_0, 0, 1;
L_000000000283a180 .part v0000000002836bc0_0, 0, 1;
S_00000000027aa5f0 .scope module, "A" "FFD4" 2 40, 3 34 0, S_00000000027aa470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 4 "D"
    .port_info 3 /OUTPUT 4 "Q"
P_00000000027cead0 .param/l "N" 0 3 34, +C4<00000000000000000000000000000100>;
v00000000027d3a00_0 .net "D", 3 0, v00000000027d3be0_0;  alias, 1 drivers
v00000000027d3aa0_0 .var "Q", 3 0;
v00000000027d3c80_0 .net "clk", 0 0, L_00000000028396e0;  1 drivers
v00000000027d3b40_0 .net "reset", 0 0, v0000000002837660_0;  1 drivers
E_00000000027cdfd0 .event posedge, v00000000027d3b40_0, v00000000027d3c80_0;
S_00000000027a4380 .scope module, "ALU" "ALU" 2 42, 4 6 0, S_00000000027aa470;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A"
    .port_info 1 /INPUT 4 "B"
    .port_info 2 /INPUT 5 "S"
    .port_info 3 /INPUT 1 "nCin"
    .port_info 4 /OUTPUT 1 "Cout"
    .port_info 5 /OUTPUT 1 "eq"
    .port_info 6 /OUTPUT 4 "Result"
P_00000000027ce0d0 .param/l "N" 0 4 6, +C4<00000000000000000000000000000100>;
v00000000027d3fa0_0 .net "A", 3 0, v00000000027d3aa0_0;  alias, 1 drivers
v00000000027d2f60_0 .var "Ans", 4 0;
v00000000027d3d20_0 .net8 "B", 3 0, RS_00000000027e0588;  alias, 3 drivers
v00000000027d2740_0 .var "Cout", 0 0;
v00000000027d3be0_0 .var "Result", 3 0;
v00000000027d3000_0 .net "S", 4 0, L_00000000028395a0;  1 drivers
v00000000027d4040_0 .var "eq", 0 0;
v00000000027d2420_0 .net "nCin", 0 0, L_000000000283a360;  1 drivers
E_00000000027cdf10 .event edge, v00000000027d3000_0, v00000000027d3aa0_0, v00000000027d3d20_0, v00000000027d2f60_0;
S_00000000027a4500 .scope module, "CZ" "FFD2" 2 30, 3 47 0, S_00000000027aa470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 2 "D"
    .port_info 3 /OUTPUT 2 "Q"
P_00000000027ce2d0 .param/l "N" 0 3 47, +C4<00000000000000000000000000000010>;
v00000000027d31e0_0 .net "D", 1 0, L_00000000027aeff0;  1 drivers
v00000000027d40e0_0 .var "Q", 1 0;
v00000000027d4180_0 .net "clk", 0 0, L_0000000002836a80;  1 drivers
v00000000027d3320_0 .net "reset", 0 0, v0000000002837660_0;  alias, 1 drivers
E_00000000027ce5d0 .event posedge, v00000000027d3b40_0, v00000000027d4180_0;
S_0000000002762970 .scope module, "DRAM" "RAM" 2 46, 5 7 0, S_00000000027aa470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "we"
    .port_info 2 /INPUT 1 "cs"
    .port_info 3 /INPUT 12 "address"
    .port_info 4 /INOUT 4 "data"
P_00000000027bc1b0 .param/l "M" 0 5 7, +C4<00000000000000000000000000000100>;
P_00000000027bc1e8 .param/l "N" 0 5 7, +C4<00000000000000000000000000001100>;
L_00000000027af760 .functor AND 1, L_00000000027aeb90, L_00000000028390a0, C4<1>, C4<1>;
L_00000000027af220 .functor NOT 1, v0000000002837c00_0, C4<0>, C4<0>, C4<0>;
v00000000027d24c0_0 .net *"_s1", 0 0, L_00000000028390a0;  1 drivers
v00000000027d30a0_0 .net *"_s2", 0 0, L_00000000027af760;  1 drivers
o00000000027e0978 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000027d2b00_0 name=_s4
v00000000027d3140_0 .net *"_s9", 0 0, L_00000000027af220;  1 drivers
v00000000027d42c0_0 .net "address", 11 0, L_0000000002839820;  alias, 1 drivers
v00000000027d3280_0 .net "clk", 0 0, v0000000002837c00_0;  1 drivers
v00000000027d33c0_0 .net "cs", 0 0, L_00000000027aeb90;  1 drivers
v00000000027d2560_0 .net8 "data", 3 0, RS_00000000027e0588;  alias, 3 drivers
v00000000027d2600_0 .var "data_out", 3 0;
v00000000027d26a0 .array "memory", 4000 0, 3 0;
v00000000027d3460_0 .net "we", 0 0, L_00000000027af300;  1 drivers
E_00000000027ce350 .event posedge, L_00000000027af220;
L_00000000028390a0 .reduce/nor L_00000000027af300;
L_0000000002839780 .functor MUXZ 4, o00000000027e0978, v00000000027d2600_0, L_00000000027af760, C4<>;
S_0000000002762af0 .scope module, "Fetch" "FFD8" 2 36, 3 21 0, S_00000000027aa470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 8 "D"
    .port_info 3 /OUTPUT 8 "Q"
P_00000000027ce690 .param/l "N" 0 3 21, +C4<00000000000000000000000000001000>;
v00000000027d3500_0 .net "D", 7 0, L_0000000002837a20;  alias, 1 drivers
v00000000027d27e0_0 .var "Q", 7 0;
v00000000027d2880_0 .net "clk", 0 0, L_00000000028366c0;  1 drivers
v00000000027d2920_0 .net "reset", 0 0, v0000000002837660_0;  alias, 1 drivers
E_00000000027ce450 .event posedge, v00000000027d3b40_0, v00000000027d2880_0;
S_0000000002798c00 .scope module, "Oper" "TristateB" 2 38, 6 7 0, S_00000000027aa470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000027ceb50 .param/l "N" 0 6 7, +C4<00000000000000000000000000000100>;
o00000000027e0d08 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v00000000027c00d0_0 name=_s0
v00000000027c0710_0 .net "entrada", 3 0, L_0000000002836620;  alias, 1 drivers
v00000000027c0df0_0 .net8 "salida", 3 0, RS_00000000027e0588;  alias, 3 drivers
v0000000002836580_0 .net "tri_en", 0 0, L_00000000027aeb20;  1 drivers
L_000000000283a7c0 .functor MUXZ 4, o00000000027e0d08, L_0000000002836620, L_00000000027aeb20, C4<>;
S_0000000002798d80 .scope module, "Phase" "FFT" 2 28, 3 7 0, S_00000000027aa470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk"
    .port_info 1 /INPUT 1 "T"
    .port_info 2 /INPUT 1 "reset"
    .port_info 3 /OUTPUT 1 "Q"
v0000000002837f20_0 .var "Q", 0 0;
L_0000000002850088 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0000000002837340_0 .net "T", 0 0, L_0000000002850088;  1 drivers
v0000000002837020_0 .net "clk", 0 0, v0000000002837c00_0;  alias, 1 drivers
v00000000028377a0_0 .net "reset", 0 0, v0000000002837660_0;  alias, 1 drivers
E_00000000027ce990 .event posedge, v00000000027d3b40_0, v00000000027d3280_0;
S_000000000279d060 .scope module, "ProgCounter" "PC" 2 26, 7 8 0, S_00000000027aa470;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "LOAD"
    .port_info 1 /INPUT 1 "reset"
    .port_info 2 /INPUT 1 "loadE"
    .port_info 3 /INPUT 1 "incPC"
    .port_info 4 /INPUT 1 "clk"
    .port_info 5 /OUTPUT 12 "INS"
P_00000000027ce110 .param/l "N" 0 7 8, +C4<00000000000000000000000000001100>;
v0000000002836bc0_0 .var "INS", 11 0;
v0000000002836800_0 .net "LOAD", 11 0, L_0000000002839820;  alias, 1 drivers
v0000000002836ee0_0 .net "clk", 0 0, v0000000002837c00_0;  alias, 1 drivers
v0000000002836da0_0 .net "incPC", 0 0, L_00000000028369e0;  1 drivers
v00000000028368a0_0 .net "loadE", 0 0, L_00000000027af5a0;  1 drivers
v0000000002836080_0 .net "reset", 0 0, v0000000002837660_0;  alias, 1 drivers
S_000000000279d1e0 .scope module, "TriALU" "TristateB" 2 44, 6 7 0, S_00000000027aa470;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "tri_en"
    .port_info 1 /INPUT 4 "entrada"
    .port_info 2 /OUTPUT 4 "salida"
P_00000000027ce1d0 .param/l "N" 0 6 7, +C4<00000000000000000000000000000100>;
o00000000027e10f8 .functor BUFZ 4, C4<zzzz>; HiZ drive
; Elide local net with no drivers, v0000000002837200_0 name=_s0
v0000000002836940_0 .net "entrada", 3 0, v00000000027d3be0_0;  alias, 1 drivers
v0000000002836e40_0 .net8 "salida", 3 0, RS_00000000027e0588;  alias, 3 drivers
v0000000002836c60_0 .net "tri_en", 0 0, L_00000000027aec00;  1 drivers
L_0000000002839640 .functor MUXZ 4, o00000000027e10f8, v00000000027d3be0_0, L_00000000027aec00, C4<>;
S_00000000027a0750 .scope module, "pROM" "ProgROM" 2 34, 8 7 0, S_00000000027aa470;
 .timescale 0 0;
    .port_info 0 /INPUT 12 "address"
    .port_info 1 /OUTPUT 8 "ProgOut"
P_00000000027ba9b0 .param/l "M" 0 8 7, +C4<00000000000000000000000000001000>;
P_00000000027ba9e8 .param/l "N" 0 8 7, +C4<00000000000000000000000000001100>;
v0000000002837840_0 .net "ProgOut", 7 0, L_0000000002837a20;  alias, 1 drivers
v0000000002837980_0 .net *"_s0", 11 0, L_00000000028378e0;  1 drivers
v0000000002836f80_0 .net "address", 11 0, v0000000002836bc0_0;  alias, 1 drivers
v00000000028361c0 .array "memory", 100 0, 11 0;
L_00000000028378e0 .array/port v00000000028361c0, v0000000002836bc0_0;
L_0000000002837a20 .part L_00000000028378e0, 0, 8;
S_00000000027a08d0 .scope module, "uROM" "ControlROM" 2 32, 8 18 0, S_00000000027aa470;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "address"
    .port_info 1 /OUTPUT 16 "ProgOut"
P_00000000027bb6b0 .param/l "M" 0 8 18, +C4<00000000000000000000000000010000>;
P_00000000027bb6e8 .param/l "N" 0 8 18, +C4<00000000000000000000000000000111>;
v0000000002836260_0 .var "ProgOut", 15 0;
v0000000002836120_0 .net "address", 6 0, L_0000000002837ca0;  alias, 1 drivers
E_00000000027ce490 .event edge, v0000000002836120_0;
    .scope S_000000000279d060;
T_0 ;
    %wait E_00000000027ce990;
    %load/vec4 v0000000002836080_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %pushi/vec4 0, 0, 12;
    %assign/vec4 v0000000002836bc0_0, 0;
    %jmp T_0.1;
T_0.0 ;
    %load/vec4 v00000000028368a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.2, 8;
    %load/vec4 v0000000002836800_0;
    %assign/vec4 v0000000002836bc0_0, 0;
T_0.2 ;
    %load/vec4 v0000000002836da0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.4, 8;
    %load/vec4 v0000000002836bc0_0;
    %addi 1, 0, 12;
    %assign/vec4 v0000000002836bc0_0, 0;
T_0.4 ;
T_0.1 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0000000002798d80;
T_1 ;
    %wait E_00000000027ce990;
    %load/vec4 v0000000002837340_0;
    %load/vec4 v0000000002837020_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000000002837f20_0;
    %inv;
    %store/vec4 v0000000002837f20_0, 0, 1;
T_1.0 ;
    %load/vec4 v00000000028377a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.2, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002837f20_0, 0, 1;
T_1.2 ;
    %jmp T_1;
    .thread T_1;
    .scope S_00000000027a4500;
T_2 ;
    %wait E_00000000027ce5d0;
    %load/vec4 v00000000027d3320_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v00000000027d40e0_0, 0;
T_2.0 ;
    %load/vec4 v00000000027d4180_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
    %load/vec4 v00000000027d31e0_0;
    %assign/vec4 v00000000027d40e0_0, 0;
T_2.2 ;
    %jmp T_2;
    .thread T_2;
    .scope S_00000000027a08d0;
T_3 ;
    %wait E_00000000027ce490;
    %load/vec4 v0000000002836120_0;
    %dup/vec4;
    %pushi/vec4 126, 126, 7;
    %cmp/x;
    %jmp/1 T_3.0, 4;
    %dup/vec4;
    %pushi/vec4 3, 2, 7;
    %cmp/x;
    %jmp/1 T_3.1, 4;
    %dup/vec4;
    %pushi/vec4 7, 2, 7;
    %cmp/x;
    %jmp/1 T_3.2, 4;
    %dup/vec4;
    %pushi/vec4 11, 2, 7;
    %cmp/x;
    %jmp/1 T_3.3, 4;
    %dup/vec4;
    %pushi/vec4 15, 2, 7;
    %cmp/x;
    %jmp/1 T_3.4, 4;
    %dup/vec4;
    %pushi/vec4 23, 6, 7;
    %cmp/x;
    %jmp/1 T_3.5, 4;
    %dup/vec4;
    %pushi/vec4 31, 6, 7;
    %cmp/x;
    %jmp/1 T_3.6, 4;
    %dup/vec4;
    %pushi/vec4 39, 6, 7;
    %cmp/x;
    %jmp/1 T_3.7, 4;
    %dup/vec4;
    %pushi/vec4 47, 6, 7;
    %cmp/x;
    %jmp/1 T_3.8, 4;
    %dup/vec4;
    %pushi/vec4 55, 6, 7;
    %cmp/x;
    %jmp/1 T_3.9, 4;
    %dup/vec4;
    %pushi/vec4 63, 6, 7;
    %cmp/x;
    %jmp/1 T_3.10, 4;
    %dup/vec4;
    %pushi/vec4 69, 4, 7;
    %cmp/x;
    %jmp/1 T_3.11, 4;
    %dup/vec4;
    %pushi/vec4 71, 4, 7;
    %cmp/x;
    %jmp/1 T_3.12, 4;
    %dup/vec4;
    %pushi/vec4 77, 4, 7;
    %cmp/x;
    %jmp/1 T_3.13, 4;
    %dup/vec4;
    %pushi/vec4 79, 4, 7;
    %cmp/x;
    %jmp/1 T_3.14, 4;
    %dup/vec4;
    %pushi/vec4 87, 6, 7;
    %cmp/x;
    %jmp/1 T_3.15, 4;
    %dup/vec4;
    %pushi/vec4 95, 6, 7;
    %cmp/x;
    %jmp/1 T_3.16, 4;
    %dup/vec4;
    %pushi/vec4 103, 6, 7;
    %cmp/x;
    %jmp/1 T_3.17, 4;
    %dup/vec4;
    %pushi/vec4 111, 6, 7;
    %cmp/x;
    %jmp/1 T_3.18, 4;
    %dup/vec4;
    %pushi/vec4 119, 6, 7;
    %cmp/x;
    %jmp/1 T_3.19, 4;
    %dup/vec4;
    %pushi/vec4 127, 6, 7;
    %cmp/x;
    %jmp/1 T_3.20, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.0 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.1 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.2 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.3 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.4 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.5 ;
    %pushi/vec4 25021, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.6 ;
    %pushi/vec4 57759, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.7 ;
    %pushi/vec4 18109, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.8 ;
    %pushi/vec4 18107, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.9 ;
    %pushi/vec4 50847, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.10 ;
    %pushi/vec4 63495, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.11 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.12 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.13 ;
    %pushi/vec4 63543, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.14 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.15 ;
    %pushi/vec4 19069, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.16 ;
    %pushi/vec4 51807, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.17 ;
    %pushi/vec4 14391, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.18 ;
    %pushi/vec4 30774, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.19 ;
    %pushi/vec4 17533, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.20 ;
    %pushi/vec4 50271, 0, 16;
    %assign/vec4 v0000000002836260_0, 0;
    %jmp T_3.22;
T_3.22 ;
    %pop/vec4 1;
    %jmp T_3;
    .thread T_3, $push;
    .scope S_00000000027a0750;
T_4 ;
    %vpi_call/w 8 14 "$readmemb", "CodeROM.list", v00000000028361c0 {0 0 0};
    %end;
    .thread T_4;
    .scope S_0000000002762af0;
T_5 ;
    %wait E_00000000027ce450;
    %load/vec4 v00000000027d2920_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v00000000027d27e0_0, 0;
T_5.0 ;
    %load/vec4 v00000000027d2880_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.2, 8;
    %load/vec4 v00000000027d3500_0;
    %assign/vec4 v00000000027d27e0_0, 0;
T_5.2 ;
    %jmp T_5;
    .thread T_5;
    .scope S_00000000027aa5f0;
T_6 ;
    %wait E_00000000027cdfd0;
    %load/vec4 v00000000027d3b40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.0, 8;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v00000000027d3aa0_0, 0;
T_6.0 ;
    %load/vec4 v00000000027d3c80_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_6.2, 8;
    %load/vec4 v00000000027d3a00_0;
    %assign/vec4 v00000000027d3aa0_0, 0;
T_6.2 ;
    %jmp T_6;
    .thread T_6;
    .scope S_00000000027a4380;
T_7 ;
    %wait E_00000000027cdf10;
    %load/vec4 v00000000027d3000_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 5;
    %cmp/u;
    %jmp/1 T_7.0, 6;
    %dup/vec4;
    %pushi/vec4 6, 0, 5;
    %cmp/u;
    %jmp/1 T_7.1, 6;
    %dup/vec4;
    %pushi/vec4 26, 0, 5;
    %cmp/u;
    %jmp/1 T_7.2, 6;
    %dup/vec4;
    %pushi/vec4 9, 0, 5;
    %cmp/u;
    %jmp/1 T_7.3, 6;
    %dup/vec4;
    %pushi/vec4 17, 0, 5;
    %cmp/u;
    %jmp/1 T_7.4, 6;
    %pushi/vec4 0, 0, 5;
    %store/vec4 v00000000027d2f60_0, 0, 5;
    %jmp T_7.6;
T_7.0 ;
    %load/vec4 v00000000027d3fa0_0;
    %pad/u 5;
    %assign/vec4 v00000000027d2f60_0, 0;
    %jmp T_7.6;
T_7.1 ;
    %load/vec4 v00000000027d3fa0_0;
    %pad/u 5;
    %load/vec4 v00000000027d3d20_0;
    %pad/u 5;
    %sub;
    %assign/vec4 v00000000027d2f60_0, 0;
    %jmp T_7.6;
T_7.2 ;
    %load/vec4 v00000000027d3d20_0;
    %pad/u 5;
    %assign/vec4 v00000000027d2f60_0, 0;
    %jmp T_7.6;
T_7.3 ;
    %load/vec4 v00000000027d3fa0_0;
    %pad/u 5;
    %load/vec4 v00000000027d3d20_0;
    %pad/u 5;
    %add;
    %assign/vec4 v00000000027d2f60_0, 0;
    %jmp T_7.6;
T_7.4 ;
    %load/vec4 v00000000027d3fa0_0;
    %pad/u 5;
    %load/vec4 v00000000027d3d20_0;
    %pad/u 5;
    %nor;
    %assign/vec4 v00000000027d2f60_0, 0;
    %jmp T_7.6;
T_7.6 ;
    %pop/vec4 1;
    %load/vec4 v00000000027d2f60_0;
    %parti/s 1, 4, 4;
    %store/vec4 v00000000027d2740_0, 0, 1;
    %load/vec4 v00000000027d2f60_0;
    %parti/s 4, 0, 2;
    %assign/vec4 v00000000027d3be0_0, 0;
    %load/vec4 v00000000027d2f60_0;
    %parti/s 4, 0, 2;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_7.7, 4;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v00000000027d4040_0, 0, 1;
    %jmp T_7.8;
T_7.7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v00000000027d4040_0, 0, 1;
T_7.8 ;
    %jmp T_7;
    .thread T_7, $push;
    .scope S_0000000002762970;
T_8 ;
    %wait E_00000000027ce350;
    %load/vec4 v00000000027d33c0_0;
    %load/vec4 v00000000027d3460_0;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.0, 8;
    %load/vec4 v00000000027d2560_0;
    %load/vec4 v00000000027d42c0_0;
    %pad/u 13;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v00000000027d26a0, 0, 4;
T_8.0 ;
    %load/vec4 v00000000027d33c0_0;
    %load/vec4 v00000000027d3460_0;
    %nor/r;
    %and;
    %flag_set/vec4 8;
    %jmp/0xz  T_8.2, 8;
    %load/vec4 v00000000027d42c0_0;
    %pad/u 13;
    %ix/vec4 4;
    %load/vec4a v00000000027d26a0, 4;
    %assign/vec4 v00000000027d2600_0, 0;
T_8.2 ;
    %jmp T_8;
    .thread T_8;
    .scope S_00000000027aa470;
T_9 ;
    %vpi_call/w 2 54 "$display", "\011\011Time\011\011 clk \011 phase \011\011 progByte \011 ALUR \011 \011 control \011 Aout \011 CZ \011 loadAdd \011 databus " {0 0 0};
    %vpi_call/w 2 55 "$monitor", "%d \011 \011 %b \011 %b \011 %b \011 %d \011 %b \011\011 %d \011 %b \011 %d \011 %d", $time, v0000000002837c00_0, v0000000002837700_0, v00000000028375c0_0, v0000000002837ac0_0, v0000000002836440_0, v00000000028370c0_0, v00000000028363a0_0, v0000000002837e80_0, v00000000028373e0_0 {0 0 0};
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002837c00_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002837660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000000002837660_0, 0, 1;
    %delay 1, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000000002837660_0, 0, 1;
    %end;
    .thread T_9;
    .scope S_00000000027aa470;
T_10 ;
    %delay 150, 0;
    %vpi_call/w 2 69 "$finish" {0 0 0};
    %end;
    .thread T_10;
    .scope S_00000000027aa470;
T_11 ;
    %delay 2, 0;
    %load/vec4 v0000000002837c00_0;
    %inv;
    %store/vec4 v0000000002837c00_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_00000000027aa470;
T_12 ;
    %vpi_call/w 2 78 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call/w 2 79 "$dumpvars", 32'sb00000000000000000000000000000001 {0 0 0};
    %end;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 9;
    "N/A";
    "<interactive>";
    "Board.sv";
    "./FlipFlops.sv";
    "./ALU.sv";
    "./RAM.sv";
    "./TristateBuffer.sv";
    "./ProgramCounter.sv";
    "./ROM.sv";
