// Seed: 1984154668
module module_0 (
    input supply1 id_0,
    output wand id_1,
    output wand id_2,
    output wire id_3,
    output wand id_4
);
  assign module_0[1] = id_0 - 1;
  initial forever @(negedge 1);
endmodule
module module_1 (
    input tri0 id_0,
    input wand id_1,
    input wor id_2,
    output supply1 id_3,
    output logic id_4,
    output tri1 id_5,
    output tri0 id_6
);
  initial begin
    id_4 <= 1'b0;
    disable id_8;
    disable id_9;
  end
  module_0(
      id_0, id_5, id_6, id_3, id_5
  );
endmodule
