

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_b85b1b77342b0233aa6bdb4655adc5e9.html">cortex-m3</a>      </li>
      <li class="navelem"><a class="el" href="dir_efaa2b5bef00a4057a273934eac082e5.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">stm32_ints.h File Reference</div>  </div>
</div>
<div class="contents">

<p>STM32F10xx interrupts definition.  
<a href="#details">More...</a></p>

<p><a href="stm32__ints_8h_source.html">Go to the source code of this file.</a></p>
<table class="memberdecls">
<tr><td colspan="2"><h2><a name="define-members"></a>
Defines</h2></td></tr>
<tr><td colspan="2"><div class="groupHeader"></div></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adce66b78c74e7b4e835af143e74f769f"></a><!-- doxytag: member="stm32_ints.h::WWDG_IRQHANDLER" ref="adce66b78c74e7b4e835af143e74f769f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#adce66b78c74e7b4e835af143e74f769f">WWDG_IRQHANDLER</a>&#160;&#160;&#160;16</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a87d063f2a1e6657c5349730ec99f464a"></a><!-- doxytag: member="stm32_ints.h::PVD_IRQHANDLER" ref="a87d063f2a1e6657c5349730ec99f464a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a87d063f2a1e6657c5349730ec99f464a">PVD_IRQHANDLER</a>&#160;&#160;&#160;17</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aef443ccc4638658db7fe8439c66a835c"></a><!-- doxytag: member="stm32_ints.h::TAMPER_IRQHANDLER" ref="aef443ccc4638658db7fe8439c66a835c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#aef443ccc4638658db7fe8439c66a835c">TAMPER_IRQHANDLER</a>&#160;&#160;&#160;18</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a3b939f3902bad5f3a3570892a6099d5f"></a><!-- doxytag: member="stm32_ints.h::RTC_IRQHANDLER" ref="a3b939f3902bad5f3a3570892a6099d5f" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a3b939f3902bad5f3a3570892a6099d5f">RTC_IRQHANDLER</a>&#160;&#160;&#160;19</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adb4dc9158fba6f2c9d6419dec6faa69c"></a><!-- doxytag: member="stm32_ints.h::FLASH_IRQHANDLER" ref="adb4dc9158fba6f2c9d6419dec6faa69c" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#adb4dc9158fba6f2c9d6419dec6faa69c">FLASH_IRQHANDLER</a>&#160;&#160;&#160;20</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9be340aa07231f65005771a12aa97c78"></a><!-- doxytag: member="stm32_ints.h::RCC_IRQHANDLER" ref="a9be340aa07231f65005771a12aa97c78" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a9be340aa07231f65005771a12aa97c78">RCC_IRQHANDLER</a>&#160;&#160;&#160;21</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7e5f25c3b5fc4d91eefbc7ae6ea42764"></a><!-- doxytag: member="stm32_ints.h::EXTI0_IRQHANDLER" ref="a7e5f25c3b5fc4d91eefbc7ae6ea42764" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a7e5f25c3b5fc4d91eefbc7ae6ea42764">EXTI0_IRQHANDLER</a>&#160;&#160;&#160;22</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ada8e645380627713378d897808775cc5"></a><!-- doxytag: member="stm32_ints.h::EXTI1_IRQHANDLER" ref="ada8e645380627713378d897808775cc5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#ada8e645380627713378d897808775cc5">EXTI1_IRQHANDLER</a>&#160;&#160;&#160;23</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a84a8bce5b5f79fee0ef3a61608daf246"></a><!-- doxytag: member="stm32_ints.h::EXTI2_IRQHANDLER" ref="a84a8bce5b5f79fee0ef3a61608daf246" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a84a8bce5b5f79fee0ef3a61608daf246">EXTI2_IRQHANDLER</a>&#160;&#160;&#160;24</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad348927f8cd4939980f88fdf989fc3a6"></a><!-- doxytag: member="stm32_ints.h::EXTI3_IRQHANDLER" ref="ad348927f8cd4939980f88fdf989fc3a6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#ad348927f8cd4939980f88fdf989fc3a6">EXTI3_IRQHANDLER</a>&#160;&#160;&#160;25</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="add6f5e1aa93fa4ac985e33148411d389"></a><!-- doxytag: member="stm32_ints.h::EXTI4_IRQHANDLER" ref="add6f5e1aa93fa4ac985e33148411d389" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#add6f5e1aa93fa4ac985e33148411d389">EXTI4_IRQHANDLER</a>&#160;&#160;&#160;26</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad3ecc0f4aa7a941827c14b255eca2861"></a><!-- doxytag: member="stm32_ints.h::DMACHANNEL1_IRQHANDLER" ref="ad3ecc0f4aa7a941827c14b255eca2861" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#ad3ecc0f4aa7a941827c14b255eca2861">DMACHANNEL1_IRQHANDLER</a>&#160;&#160;&#160;27</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a97124427f05006fa0d7e95211847ed09"></a><!-- doxytag: member="stm32_ints.h::DMACHANNEL2_IRQHANDLER" ref="a97124427f05006fa0d7e95211847ed09" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a97124427f05006fa0d7e95211847ed09">DMACHANNEL2_IRQHANDLER</a>&#160;&#160;&#160;28</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a80638ac6f6b145432a88b3d68d7521cb"></a><!-- doxytag: member="stm32_ints.h::DMACHANNEL3_IRQHANDLER" ref="a80638ac6f6b145432a88b3d68d7521cb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a80638ac6f6b145432a88b3d68d7521cb">DMACHANNEL3_IRQHANDLER</a>&#160;&#160;&#160;29</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac51a528e6f46100198a1ae11423d6588"></a><!-- doxytag: member="stm32_ints.h::DMACHANNEL4_IRQHANDLER" ref="ac51a528e6f46100198a1ae11423d6588" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#ac51a528e6f46100198a1ae11423d6588">DMACHANNEL4_IRQHANDLER</a>&#160;&#160;&#160;30</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abaeebdb0871e6891787f5c32105323d8"></a><!-- doxytag: member="stm32_ints.h::DMACHANNEL5_IRQHANDLER" ref="abaeebdb0871e6891787f5c32105323d8" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#abaeebdb0871e6891787f5c32105323d8">DMACHANNEL5_IRQHANDLER</a>&#160;&#160;&#160;31</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="acff6d1d6372899e290f56731a0a181a1"></a><!-- doxytag: member="stm32_ints.h::DMACHANNEL6_IRQHANDLER" ref="acff6d1d6372899e290f56731a0a181a1" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#acff6d1d6372899e290f56731a0a181a1">DMACHANNEL6_IRQHANDLER</a>&#160;&#160;&#160;32</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="abe84f8cfd6e5ffde1946f36b06eb2338"></a><!-- doxytag: member="stm32_ints.h::DMACHANNEL7_IRQHANDLER" ref="abe84f8cfd6e5ffde1946f36b06eb2338" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#abe84f8cfd6e5ffde1946f36b06eb2338">DMACHANNEL7_IRQHANDLER</a>&#160;&#160;&#160;33</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaf1c00f63b4fcd3bd02540dfd689de25"></a><!-- doxytag: member="stm32_ints.h::ADC_IRQHANDLER" ref="aaf1c00f63b4fcd3bd02540dfd689de25" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#aaf1c00f63b4fcd3bd02540dfd689de25">ADC_IRQHANDLER</a>&#160;&#160;&#160;34</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ad70949b4b61030df743e4652cded5c94"></a><!-- doxytag: member="stm32_ints.h::USB_HP_CAN_TX_IRQHANDLER" ref="ad70949b4b61030df743e4652cded5c94" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#ad70949b4b61030df743e4652cded5c94">USB_HP_CAN_TX_IRQHANDLER</a>&#160;&#160;&#160;35</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aad56cc20b0233a3d05b7937a4f233b08"></a><!-- doxytag: member="stm32_ints.h::USB_LP_CAN_RX0_IRQHANDLER" ref="aad56cc20b0233a3d05b7937a4f233b08" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#aad56cc20b0233a3d05b7937a4f233b08">USB_LP_CAN_RX0_IRQHANDLER</a>&#160;&#160;&#160;36</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ac342e6b318235e0550b8f940f8e6f085"></a><!-- doxytag: member="stm32_ints.h::CAN_RX1_IRQHANDLER" ref="ac342e6b318235e0550b8f940f8e6f085" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#ac342e6b318235e0550b8f940f8e6f085">CAN_RX1_IRQHANDLER</a>&#160;&#160;&#160;37</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aa61b98c0ef3ec6b967fafdcb1c556cbd"></a><!-- doxytag: member="stm32_ints.h::CAN_SCE_IRQHANDLER" ref="aa61b98c0ef3ec6b967fafdcb1c556cbd" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#aa61b98c0ef3ec6b967fafdcb1c556cbd">CAN_SCE_IRQHANDLER</a>&#160;&#160;&#160;38</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1a3ff54519bbd877606025ab47616ad6"></a><!-- doxytag: member="stm32_ints.h::EXTI9_5_IRQHANDLER" ref="a1a3ff54519bbd877606025ab47616ad6" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a1a3ff54519bbd877606025ab47616ad6">EXTI9_5_IRQHANDLER</a>&#160;&#160;&#160;39</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aee1be8a163329379bf7a43c2e8da9dbb"></a><!-- doxytag: member="stm32_ints.h::TIM1_BRK_IRQHANDLER" ref="aee1be8a163329379bf7a43c2e8da9dbb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#aee1be8a163329379bf7a43c2e8da9dbb">TIM1_BRK_IRQHANDLER</a>&#160;&#160;&#160;40</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8a4b58b35bdd0daf6f06d5782252377e"></a><!-- doxytag: member="stm32_ints.h::TIM1_UP_IRQHANDLER" ref="a8a4b58b35bdd0daf6f06d5782252377e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a8a4b58b35bdd0daf6f06d5782252377e">TIM1_UP_IRQHANDLER</a>&#160;&#160;&#160;41</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab8111f3aa1a60bd84cb58e91304e7546"></a><!-- doxytag: member="stm32_ints.h::TIM1_TRG_COM_IRQHANDLER" ref="ab8111f3aa1a60bd84cb58e91304e7546" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#ab8111f3aa1a60bd84cb58e91304e7546">TIM1_TRG_COM_IRQHANDLER</a>&#160;&#160;&#160;42</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a01d935eeb4e527f9b12b15d749af1afa"></a><!-- doxytag: member="stm32_ints.h::TIM1_CC_IRQHANDLER" ref="a01d935eeb4e527f9b12b15d749af1afa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a01d935eeb4e527f9b12b15d749af1afa">TIM1_CC_IRQHANDLER</a>&#160;&#160;&#160;43</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a13f2ebb42837ef9e55876fde05285cb0"></a><!-- doxytag: member="stm32_ints.h::TIM2_IRQHANDLER" ref="a13f2ebb42837ef9e55876fde05285cb0" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a13f2ebb42837ef9e55876fde05285cb0">TIM2_IRQHANDLER</a>&#160;&#160;&#160;44</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a7bb29f10e917db480f7dd47ec0f4608a"></a><!-- doxytag: member="stm32_ints.h::TIM3_IRQHANDLER" ref="a7bb29f10e917db480f7dd47ec0f4608a" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a7bb29f10e917db480f7dd47ec0f4608a">TIM3_IRQHANDLER</a>&#160;&#160;&#160;45</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ae67c6237e2d47e9f7f3533546da782b2"></a><!-- doxytag: member="stm32_ints.h::TIM4_IRQHANDLER" ref="ae67c6237e2d47e9f7f3533546da782b2" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#ae67c6237e2d47e9f7f3533546da782b2">TIM4_IRQHANDLER</a>&#160;&#160;&#160;46</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a6e9a9158dfb021d7dd17fadfcb6b5738"></a><!-- doxytag: member="stm32_ints.h::I2C1_EV_IRQHANDLER" ref="a6e9a9158dfb021d7dd17fadfcb6b5738" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a6e9a9158dfb021d7dd17fadfcb6b5738">I2C1_EV_IRQHANDLER</a>&#160;&#160;&#160;47</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aeb572b700927bd7cc0f392ff7d17e1ba"></a><!-- doxytag: member="stm32_ints.h::I2C1_ER_IRQHANDLER" ref="aeb572b700927bd7cc0f392ff7d17e1ba" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#aeb572b700927bd7cc0f392ff7d17e1ba">I2C1_ER_IRQHANDLER</a>&#160;&#160;&#160;48</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="adbd361749b61eff434fa5bcecf616d20"></a><!-- doxytag: member="stm32_ints.h::I2C2_EV_IRQHANDLER" ref="adbd361749b61eff434fa5bcecf616d20" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#adbd361749b61eff434fa5bcecf616d20">I2C2_EV_IRQHANDLER</a>&#160;&#160;&#160;49</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="aaa1a734f406a851dcb528fc71345bc77"></a><!-- doxytag: member="stm32_ints.h::I2C2_ER_IRQHANDLER" ref="aaa1a734f406a851dcb528fc71345bc77" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#aaa1a734f406a851dcb528fc71345bc77">I2C2_ER_IRQHANDLER</a>&#160;&#160;&#160;50</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a2b2a9f777b89ce19c27ec151304d1bfb"></a><!-- doxytag: member="stm32_ints.h::SPI1_IRQHANDLER" ref="a2b2a9f777b89ce19c27ec151304d1bfb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a2b2a9f777b89ce19c27ec151304d1bfb">SPI1_IRQHANDLER</a>&#160;&#160;&#160;51</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a74c4b4db4cfe2f662223d6d7f27cd867"></a><!-- doxytag: member="stm32_ints.h::SPI2_IRQHANDLER" ref="a74c4b4db4cfe2f662223d6d7f27cd867" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a74c4b4db4cfe2f662223d6d7f27cd867">SPI2_IRQHANDLER</a>&#160;&#160;&#160;52</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a8bda21fab941211d1dae1f39322877fa"></a><!-- doxytag: member="stm32_ints.h::USART1_IRQHANDLER" ref="a8bda21fab941211d1dae1f39322877fa" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a8bda21fab941211d1dae1f39322877fa">USART1_IRQHANDLER</a>&#160;&#160;&#160;53</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a9254d1a466dae20880f6964020a72adb"></a><!-- doxytag: member="stm32_ints.h::USART2_IRQHANDLER" ref="a9254d1a466dae20880f6964020a72adb" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a9254d1a466dae20880f6964020a72adb">USART2_IRQHANDLER</a>&#160;&#160;&#160;54</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a53a7411c544bbe7a12cae1b8cff529b5"></a><!-- doxytag: member="stm32_ints.h::USART3_IRQHANDLER" ref="a53a7411c544bbe7a12cae1b8cff529b5" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a53a7411c544bbe7a12cae1b8cff529b5">USART3_IRQHANDLER</a>&#160;&#160;&#160;55</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a1296bf60fb31fded4ebddb82b3a6f25e"></a><!-- doxytag: member="stm32_ints.h::EXTI15_10_IRQHANDLER" ref="a1296bf60fb31fded4ebddb82b3a6f25e" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a1296bf60fb31fded4ebddb82b3a6f25e">EXTI15_10_IRQHANDLER</a>&#160;&#160;&#160;56</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="ab7c47b793424a1866a8cb3a207735297"></a><!-- doxytag: member="stm32_ints.h::RTCALARM_IRQHANDLER" ref="ab7c47b793424a1866a8cb3a207735297" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#ab7c47b793424a1866a8cb3a207735297">RTCALARM_IRQHANDLER</a>&#160;&#160;&#160;57</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
<tr><td class="memItemLeft" align="right" valign="top"><a class="anchor" id="a705ac4f66117f071ecfbe32630418846"></a><!-- doxytag: member="stm32_ints.h::USBWAKEUP_IRQHANDLER" ref="a705ac4f66117f071ecfbe32630418846" args="" -->
#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="stm32__ints_8h.html#a705ac4f66117f071ecfbe32630418846">USBWAKEUP_IRQHANDLER</a>&#160;&#160;&#160;58</td></tr>
<tr><td class="mdescLeft">&#160;</td><td class="mdescRight">The following are defines for the interrupt assignments. <br/></td></tr>
</table>
<hr/><a name="details" id="details"></a><h2>Detailed Description</h2>
<div class="textblock"><p>STM32F10xx interrupts definition. </p>

<p>Definition in file <a class="el" href="stm32__ints_8h_source.html">stm32_ints.h</a>.</p>
</div></div>


