# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../Lab-11-Edge-Sensitive-Circuits.srcs/sources_1/new/D_Flipflop.v" \
"../../../../Lab-11-Edge-Sensitive-Circuits.srcs/sources_1/new/JK_Flipflop.v" \
"../../../../Lab-11-Edge-Sensitive-Circuits.srcs/sources_1/new/T_Flipflop.v" \
"../../../../Lab-11-Edge-Sensitive-Circuits.srcs/sources_1/new/top.v" \
"../../../../test.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
