<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.4"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>flang: machreg.h Source File</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">flang<span id="projectnumber">&#160;15.0.3</span>
   </div>
  </td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.4 -->
<script type="text/javascript" src="menudata.js"></script>
<script type="text/javascript" src="menu.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(function() {
  initMenu('',false,false,'search.php','Search');
});
/* @license-end */
</script>
<div id="main-nav"></div>
<div id="nav-path" class="navpath">
  <ul>
<li class="navelem"><a class="el" href="dir_4eeb864c4eec08c7d6b9d3b0352cfdde.html">tools</a></li><li class="navelem"><a class="el" href="dir_016e2caca962d7060a86a6976f76d821.html">flang2</a></li><li class="navelem"><a class="el" href="dir_42a20fcc31492594f11b489d6a047d83.html">flang2exe</a></li><li class="navelem"><a class="el" href="dir_7efe406ee104e716ed887a0f1b921995.html">ppc64le</a></li>  </ul>
</div>
</div><!-- top -->
<div class="header">
  <div class="headertitle"><div class="title">ppc64le/machreg.h</div></div>
</div><!--header-->
<div class="contents">
<a href="ppc64le_2machreg_8h.html">Go to the documentation of this file.</a><div class="fragment"><div class="line"><a id="l00001" name="l00001"></a><span class="lineno">    1</span><span class="comment">/*</span></div>
<div class="line"><a id="l00002" name="l00002"></a><span class="lineno">    2</span><span class="comment"> * Part of the LLVM Project, under the Apache License v2.0 with LLVM Exceptions.</span></div>
<div class="line"><a id="l00003" name="l00003"></a><span class="lineno">    3</span><span class="comment"> * See https://llvm.org/LICENSE.txt for license information.</span></div>
<div class="line"><a id="l00004" name="l00004"></a><span class="lineno">    4</span><span class="comment"> * SPDX-License-Identifier: Apache-2.0 WITH LLVM-exception</span></div>
<div class="line"><a id="l00005" name="l00005"></a><span class="lineno">    5</span><span class="comment"> *</span></div>
<div class="line"><a id="l00006" name="l00006"></a><span class="lineno">    6</span><span class="comment"> */</span></div>
<div class="line"><a id="l00007" name="l00007"></a><span class="lineno">    7</span> </div>
<div class="line"><a id="l00008" name="l00008"></a><span class="lineno">    8</span><span class="preprocessor">#ifndef MACHREG_H_</span></div>
<div class="line"><a id="l00009" name="l00009"></a><span class="lineno">    9</span><span class="preprocessor">#define MACHREG_H_</span></div>
<div class="line"><a id="l00010" name="l00010"></a><span class="lineno">   10</span> </div>
<div class="line"><a id="l00011" name="l00011"></a><span class="lineno">   11</span><span class="preprocessor">#include &quot;gbldefs.h&quot;</span></div>
<div class="line"><a id="l00012" name="l00012"></a><span class="lineno">   12</span> </div>
<div class="line"><a id="l00013" name="l00013"></a><span class="lineno">   13</span><span class="keyword">extern</span> <span class="keyword">const</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="ppc64le_2machreg_8h.html#ac5d66043547c4e79d52b4e073801d454">scratch_regs</a>[];</div>
<div class="line"><a id="l00014" name="l00014"></a><span class="lineno">   14</span> </div>
<div class="line"><a id="l00015" name="l00015"></a><span class="lineno">   15</span><span class="comment">/* Define registers for x86-32.</span></div>
<div class="line"><a id="l00016" name="l00016"></a><span class="lineno">   16</span><span class="comment"> */</span></div>
<div class="line"><a id="l00017" name="l00017"></a><span class="lineno">   17</span> </div>
<div class="line"><a id="l00018" name="l00018"></a><span class="lineno">   18</span><span class="comment">/*------------------------------------------------------------------------</span></div>
<div class="line"><a id="l00019" name="l00019"></a><span class="lineno">   19</span><span class="comment"> * Registers must be listed with the callee-saved registers at the</span></div>
<div class="line"><a id="l00020" name="l00020"></a><span class="lineno">   20</span><span class="comment"> * end, and must be numbered as follows:</span></div>
<div class="line"><a id="l00021" name="l00021"></a><span class="lineno">   21</span><span class="comment"> *</span></div>
<div class="line"><a id="l00022" name="l00022"></a><span class="lineno">   22</span><span class="comment"> * non-callee-saved GP regs:  1 --&gt; (IR_FIRST_CALLEE_SAVE - 1)</span></div>
<div class="line"><a id="l00023" name="l00023"></a><span class="lineno">   23</span><span class="comment"> * callee-saved GP regs:      IR_FIRST_CALLEE_SAVE --&gt; IR_LAST_CALLEE_SAVE</span></div>
<div class="line"><a id="l00024" name="l00024"></a><span class="lineno">   24</span><span class="comment"> *</span></div>
<div class="line"><a id="l00025" name="l00025"></a><span class="lineno">   25</span><span class="comment"> * and similarly for the XM registers.  This numbering is assumed in</span></div>
<div class="line"><a id="l00026" name="l00026"></a><span class="lineno">   26</span><span class="comment"> * function &#39;save_callee_save_regs()&#39;.</span></div>
<div class="line"><a id="l00027" name="l00027"></a><span class="lineno">   27</span><span class="comment"> *----------------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00028" name="l00028"></a><span class="lineno">   28</span> </div>
<div class="line"><a id="l00029" name="l00029"></a><span class="lineno">   29</span><span class="comment">/*-------------</span></div>
<div class="line"><a id="l00030" name="l00030"></a><span class="lineno">   30</span><span class="comment"> * GP registers</span></div>
<div class="line"><a id="l00031" name="l00031"></a><span class="lineno">   31</span><span class="comment"> *-----------*/</span></div>
<div class="line"><a id="l00032" name="l00032"></a><span class="lineno">   32</span> </div>
<div class="line"><a id="l00033" name="l00033"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbac">   33</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00034" name="l00034"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca157e6af8f7dd255d22f9c257a0f7da61">   34</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca157e6af8f7dd255d22f9c257a0f7da61">NO_REG</a> = -1,</div>
<div class="line"><a id="l00035" name="l00035"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbacae600cef7d76d784752aafd42acfc93c2">   35</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbacae600cef7d76d784752aafd42acfc93c2">IR_EAX</a> = 1,</div>
<div class="line"><a id="l00036" name="l00036"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca21ffb20bf0a7ca715a07089f126c4b0f">   36</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca21ffb20bf0a7ca715a07089f126c4b0f">IR_ECX</a>,</div>
<div class="line"><a id="l00037" name="l00037"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbacaf47439fe9f9fd54dcb53a7b6a2f2ed99">   37</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbacaf47439fe9f9fd54dcb53a7b6a2f2ed99">IR_EDX</a>,</div>
<div class="line"><a id="l00038" name="l00038"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca8870040e931d939ab40913af5c535184">   38</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca8870040e931d939ab40913af5c535184">IR_ESI</a>, <span class="comment">/* = 4; first callee-saved on x86-32 */</span></div>
<div class="line"><a id="l00039" name="l00039"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbacaebb8fb596c9056d0361c860c3a25177c">   39</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbacaebb8fb596c9056d0361c860c3a25177c">IR_EDI</a>,</div>
<div class="line"><a id="l00040" name="l00040"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca054a814c6b8a6d11ca2f0ed54f48bebc">   40</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca054a814c6b8a6d11ca2f0ed54f48bebc">IR_EBX</a>,</div>
<div class="line"><a id="l00041" name="l00041"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca16a47bdf1bc3d2ed18d8a53c15fe51b1">   41</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca16a47bdf1bc3d2ed18d8a53c15fe51b1">IR_EBP</a>, <span class="comment">/* = 7; last callee-saved on x86-32, i.e. 4 c.s. GP regs */</span></div>
<div class="line"><a id="l00042" name="l00042"></a><span class="lineno">   42</span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbacadd01242f90c7511c65ff73d4f2b15c1d">IR_ESP</a>  <span class="comment">/* = 8 */</span></div>
<div class="line"><a id="l00043" name="l00043"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbacadd01242f90c7511c65ff73d4f2b15c1d">   43</a></span>} <a class="code hl_enumeration" href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbac">IR_REGS</a>;</div>
<div class="line"><a id="l00044" name="l00044"></a><span class="lineno">   44</span> </div>
<div class="line"><a id="l00045" name="l00045"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a32a623e24ba28fb5751ee20283fe8858">   45</a></span><span class="preprocessor">#define IR_FIRST_CALLEE_SAVE IR_ESI</span></div>
<div class="line"><a id="l00046" name="l00046"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a3ee497a44bfc3881235112d23aa8bfac">   46</a></span><span class="preprocessor">#define IR_LAST_CALLEE_SAVE IR_EBP</span></div>
<div class="line"><a id="l00047" name="l00047"></a><span class="lineno">   47</span> </div>
<div class="line"><a id="l00048" name="l00048"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a62aa00df23e2398cf2d03cc22b0cadd3">   48</a></span><span class="preprocessor">#define GP_REG_NAMES                                                           \</span></div>
<div class="line"><a id="l00049" name="l00049"></a><span class="lineno">   49</span><span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a id="l00050" name="l00050"></a><span class="lineno">   50</span><span class="preprocessor">    &quot;%badreg0&quot;</span>, &quot;%eax&quot;, &quot;%ecx&quot;, &quot;%edx&quot;, &quot;%esi&quot;, &quot;%edi&quot;, &quot;%ebx&quot;, &quot;%ebp&quot;, &quot;%esp&quot; \</div>
<div class="line"><a id="l00051" name="l00051"></a><span class="lineno">   51</span>  }</div>
<div class="line"><a id="l00052" name="l00052"></a><span class="lineno">   52</span> </div>
<div class="line"><a id="l00053" name="l00053"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a7e54761dc622515569ce4d47ff638e69">   53</a></span><span class="preprocessor">#define WORD_REG_NAMES                                                         \</span></div>
<div class="line"><a id="l00054" name="l00054"></a><span class="lineno">   54</span><span class="preprocessor">  {                                                                            \</span></div>
<div class="line"><a id="l00055" name="l00055"></a><span class="lineno">   55</span><span class="preprocessor">    &quot;%badreg1&quot;</span>, &quot;%eax&quot;, &quot;%ecx&quot;, &quot;%edx&quot;, &quot;%esi&quot;, &quot;%edi&quot;, &quot;%ebx&quot;, &quot;%ebp&quot;, &quot;%esp&quot; \</div>
<div class="line"><a id="l00056" name="l00056"></a><span class="lineno">   56</span>  }</div>
<div class="line"><a id="l00057" name="l00057"></a><span class="lineno">   57</span> </div>
<div class="line"><a id="l00058" name="l00058"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a4db7e1d19ec45ddf051e64ca0856850d">   58</a></span><span class="preprocessor">#define HALF_REG_NAMES                                                 \</span></div>
<div class="line"><a id="l00059" name="l00059"></a><span class="lineno">   59</span><span class="preprocessor">  {                                                                    \</span></div>
<div class="line"><a id="l00060" name="l00060"></a><span class="lineno">   60</span><span class="preprocessor">    &quot;%badreg2&quot;</span>, &quot;%ax&quot;, &quot;%cx&quot;, &quot;%dx&quot;, &quot;%si&quot;, &quot;%di&quot;, &quot;%bx&quot;, &quot;%bp&quot;, &quot;%sp&quot; \</div>
<div class="line"><a id="l00061" name="l00061"></a><span class="lineno">   61</span>  }</div>
<div class="line"><a id="l00062" name="l00062"></a><span class="lineno">   62</span> </div>
<div class="line"><a id="l00063" name="l00063"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a314c66689cde070d2b7ae635f38a1b7d">   63</a></span><span class="preprocessor">#define BYTE_REG_NAMES                                              \</span></div>
<div class="line"><a id="l00064" name="l00064"></a><span class="lineno">   64</span><span class="preprocessor">  {                                                                 \</span></div>
<div class="line"><a id="l00065" name="l00065"></a><span class="lineno">   65</span><span class="preprocessor">    &quot;%badreg3&quot;</span>, &quot;%al&quot;, &quot;%cl&quot;, &quot;%dl&quot;, &quot;%badreg4&quot;, &quot;%badreg5&quot;, &quot;%bl&quot;, \</div>
<div class="line"><a id="l00066" name="l00066"></a><span class="lineno">   66</span>        &quot;%badreg6&quot;, &quot;%badreg7&quot;                                      \</div>
<div class="line"><a id="l00067" name="l00067"></a><span class="lineno">   67</span>  }</div>
<div class="line"><a id="l00068" name="l00068"></a><span class="lineno">   68</span> </div>
<div class="line"><a id="l00069" name="l00069"></a><span class="lineno">   69</span><span class="comment">/* Synonyms for GP register symbols.</span></div>
<div class="line"><a id="l00070" name="l00070"></a><span class="lineno">   70</span><span class="comment"> */</span></div>
<div class="line"><a id="l00071" name="l00071"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a5f3c1b046be23624eadfbb46da933843">   71</a></span><span class="preprocessor">#define IR_RAX IR_EAX</span></div>
<div class="line"><a id="l00072" name="l00072"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2deff53b0707f38c72a176a61801c9aa">   72</a></span><span class="preprocessor">#define IR_RCX IR_ECX</span></div>
<div class="line"><a id="l00073" name="l00073"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a11df4917fc61fcd5aa02bf1a2df555f4">   73</a></span><span class="preprocessor">#define IR_RDX IR_EDX</span></div>
<div class="line"><a id="l00074" name="l00074"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aee46c00db4c4e548d6fd485216f8976c">   74</a></span><span class="preprocessor">#define IR_RSI IR_ESI</span></div>
<div class="line"><a id="l00075" name="l00075"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a7beb0c71a947ae78316bd9e9b7360d8e">   75</a></span><span class="preprocessor">#define IR_RDI IR_EDI</span></div>
<div class="line"><a id="l00076" name="l00076"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a34dcd375a6eb5e72fd9f28c37b1fa877">   76</a></span><span class="preprocessor">#define IR_RBX IR_EBX</span></div>
<div class="line"><a id="l00077" name="l00077"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a23f44330dd20dbc3bc7d2858ff965086">   77</a></span><span class="preprocessor">#define IR_FRAMEP IR_EBP</span></div>
<div class="line"><a id="l00078" name="l00078"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a1fd733e6db1da74c76a6f3693ac6745c">   78</a></span><span class="preprocessor">#define IR_STACKP IR_ESP</span></div>
<div class="line"><a id="l00079" name="l00079"></a><span class="lineno">   79</span> </div>
<div class="line"><a id="l00080" name="l00080"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#adc1a0ac8b0d1b48f4061064f8095ac5c">   80</a></span><span class="preprocessor">#define N_GP_REGS 8</span></div>
<div class="line"><a id="l00081" name="l00081"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a1c2baeeb6f0a0a1d0e9356f70c22eadb">   81</a></span><span class="preprocessor">#define IR_FIRST 1</span></div>
<div class="line"><a id="l00082" name="l00082"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ae36ab080912189cb7caa7a8484305415">   82</a></span><span class="preprocessor">#define IR_LAST 8</span></div>
<div class="line"><a id="l00083" name="l00083"></a><span class="lineno">   83</span> </div>
<div class="line"><a id="l00084" name="l00084"></a><span class="lineno">   84</span><span class="comment">/*---------------------------</span></div>
<div class="line"><a id="l00085" name="l00085"></a><span class="lineno">   85</span><span class="comment"> * XMM, YMM and ZMM registers</span></div>
<div class="line"><a id="l00086" name="l00086"></a><span class="lineno">   86</span><span class="comment"> *-------------------------*/</span></div>
<div class="line"><a id="l00087" name="l00087"></a><span class="lineno">   87</span> </div>
<div class="line"><a id="l00088" name="l00088"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506e">   88</a></span><span class="keyword">typedef</span> <span class="keyword">enum</span> {</div>
<div class="line"><a id="l00089" name="l00089"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea5718be1cf3641bed962144b21f348477">   89</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea5718be1cf3641bed962144b21f348477">XR_XMM0</a> = 1,</div>
<div class="line"><a id="l00090" name="l00090"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea3e5787f0114d7495b1c53dd92a416538">   90</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea3e5787f0114d7495b1c53dd92a416538">XR_XMM1</a>,</div>
<div class="line"><a id="l00091" name="l00091"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea21aecfbeebbebb8cbcbe7e88063aac41">   91</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea21aecfbeebbebb8cbcbe7e88063aac41">XR_XMM2</a>,</div>
<div class="line"><a id="l00092" name="l00092"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea742718ee13d3e84a16ecf5d309074bee">   92</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea742718ee13d3e84a16ecf5d309074bee">XR_XMM3</a>,</div>
<div class="line"><a id="l00093" name="l00093"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506eaea60bd920dc318c08448879bc2bdf04c">   93</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506eaea60bd920dc318c08448879bc2bdf04c">XR_XMM4</a>,</div>
<div class="line"><a id="l00094" name="l00094"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea776dbb6ded17ac7314006a53c942ba9a">   94</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea776dbb6ded17ac7314006a53c942ba9a">XR_XMM5</a>,</div>
<div class="line"><a id="l00095" name="l00095"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea60a144a8ebfef8862d33a2a0e8a99f48">   95</a></span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea60a144a8ebfef8862d33a2a0e8a99f48">XR_XMM6</a>,</div>
<div class="line"><a id="l00096" name="l00096"></a><span class="lineno">   96</span>  <a class="code hl_enumvalue" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea63571ef4739d1c77f7f97cdca7c71fef">XR_XMM7</a></div>
<div class="line"><a id="l00097" name="l00097"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea63571ef4739d1c77f7f97cdca7c71fef">   97</a></span>} <a class="code hl_enumeration" href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506e">XR_REGS</a>;</div>
<div class="line"><a id="l00098" name="l00098"></a><span class="lineno">   98</span> </div>
<div class="line"><a id="l00099" name="l00099"></a><span class="lineno">   99</span><span class="comment">/* 32-bit ABI - no callee-saved xmm registers.  Note, the last</span></div>
<div class="line"><a id="l00100" name="l00100"></a><span class="lineno">  100</span><span class="comment"> * non-callee-saved XM register must be ( XR_FIRST_CALLEE_SAVE - 1 ).</span></div>
<div class="line"><a id="l00101" name="l00101"></a><span class="lineno">  101</span><span class="comment"> */</span></div>
<div class="line"><a id="l00102" name="l00102"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a233d10b9b27cd96c065feb6e1429c2e2">  102</a></span><span class="preprocessor">#define XR_FIRST_CALLEE_SAVE 9 </span><span class="comment">/* no callee-saved xmm regs */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00103" name="l00103"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a27785c9bb36e512ab30c365b03f0ddeb">  103</a></span><span class="preprocessor">#define XR_LAST_CALLEE_SAVE 8</span></div>
<div class="line"><a id="l00104" name="l00104"></a><span class="lineno">  104</span> </div>
<div class="line"><a id="l00105" name="l00105"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a334c945245c61aee24f7a0cdcdb82732">  105</a></span><span class="preprocessor">#define XMM_REG_NAMES                                                         \</span></div>
<div class="line"><a id="l00106" name="l00106"></a><span class="lineno">  106</span><span class="preprocessor">  {                                                                           \</span></div>
<div class="line"><a id="l00107" name="l00107"></a><span class="lineno">  107</span><span class="preprocessor">    &quot;%badxmm&quot;</span>, &quot;%xmm0&quot;, &quot;%xmm1&quot;, &quot;%xmm2&quot;, &quot;%xmm3&quot;, &quot;%xmm4&quot;, &quot;%xmm5&quot;, &quot;%xmm6&quot;, \</div>
<div class="line"><a id="l00108" name="l00108"></a><span class="lineno">  108</span>        &quot;%xmm7&quot;                                                               \</div>
<div class="line"><a id="l00109" name="l00109"></a><span class="lineno">  109</span>  }</div>
<div class="line"><a id="l00110" name="l00110"></a><span class="lineno">  110</span> </div>
<div class="line"><a id="l00111" name="l00111"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ac4a0ffc30a3baaef21ae13a33022bc53">  111</a></span><span class="preprocessor">#define YMM_REG_NAMES                                                         \</span></div>
<div class="line"><a id="l00112" name="l00112"></a><span class="lineno">  112</span><span class="preprocessor">  {                                                                           \</span></div>
<div class="line"><a id="l00113" name="l00113"></a><span class="lineno">  113</span><span class="preprocessor">    &quot;%badymm&quot;</span>, &quot;%ymm0&quot;, &quot;%ymm1&quot;, &quot;%ymm2&quot;, &quot;%ymm3&quot;, &quot;%ymm4&quot;, &quot;%ymm5&quot;, &quot;%ymm6&quot;, \</div>
<div class="line"><a id="l00114" name="l00114"></a><span class="lineno">  114</span>        &quot;%ymm7&quot;                                                               \</div>
<div class="line"><a id="l00115" name="l00115"></a><span class="lineno">  115</span>  }</div>
<div class="line"><a id="l00116" name="l00116"></a><span class="lineno">  116</span> </div>
<div class="line"><a id="l00117" name="l00117"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aecf931c2615afcbe1f113132d4bf0189">  117</a></span><span class="preprocessor">#define ZMM_REG_NAMES                                                         \</span></div>
<div class="line"><a id="l00118" name="l00118"></a><span class="lineno">  118</span><span class="preprocessor">  {                                                                           \</span></div>
<div class="line"><a id="l00119" name="l00119"></a><span class="lineno">  119</span><span class="preprocessor">    &quot;%badzmm&quot;</span>, &quot;%zmm0&quot;, &quot;%zmm1&quot;, &quot;%zmm2&quot;, &quot;%zmm3&quot;, &quot;%zmm4&quot;, &quot;%zmm5&quot;, &quot;%zmm6&quot;, \</div>
<div class="line"><a id="l00120" name="l00120"></a><span class="lineno">  120</span>        &quot;%zmm7&quot;                                                               \</div>
<div class="line"><a id="l00121" name="l00121"></a><span class="lineno">  121</span>  }</div>
<div class="line"><a id="l00122" name="l00122"></a><span class="lineno">  122</span> </div>
<div class="line"><a id="l00123" name="l00123"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a1b18b68c2f7d23ff8c2b23c7e9a5689f">  123</a></span><span class="preprocessor">#define MAX_N_XMM_REGS 8</span></div>
<div class="line"><a id="l00124" name="l00124"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a6dde7a7e9203137b135ca217399c2a8a">  124</a></span><span class="preprocessor">#define XR_FIRST 1</span></div>
<div class="line"><a id="l00125" name="l00125"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ab9b74c63b20eb262eaeafc0f07e79fa8">  125</a></span><span class="preprocessor">#define XR_LAST 8</span></div>
<div class="line"><a id="l00126" name="l00126"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a5f58644be53712906e9bd01410e4b5e0">  126</a></span><span class="preprocessor">#define XR_NUM_REGS 8 </span><span class="comment">/* only used in {hammer,llvm}/src/llvect.c */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00127" name="l00127"></a><span class="lineno">  127</span> </div>
<div class="line"><a id="l00128" name="l00128"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a1f2974c89ee6422d15dea683f0389c10">  128</a></span><span class="preprocessor">#define MAX_N_REGS (N_GP_REGS + MAX_N_XMM_REGS)</span></div>
<div class="line"><a id="l00129" name="l00129"></a><span class="lineno">  129</span> </div>
<div class="line"><a id="l00130" name="l00130"></a><span class="lineno">  130</span><span class="comment">/*------------------------------------------------------------------</span></div>
<div class="line"><a id="l00131" name="l00131"></a><span class="lineno">  131</span><span class="comment"> * Assembly code representation of register names.  These arrays are</span></div>
<div class="line"><a id="l00132" name="l00132"></a><span class="lineno">  132</span><span class="comment"> * defined and initialised in cgassem.c and read in assem.c,</span></div>
<div class="line"><a id="l00133" name="l00133"></a><span class="lineno">  133</span><span class="comment"> * cgassem.c, cggenai.c, exp_rte.c and xprolog.c.</span></div>
<div class="line"><a id="l00134" name="l00134"></a><span class="lineno">  134</span><span class="comment"> *----------------------------------------------------------------*/</span></div>
<div class="line"><a id="l00135" name="l00135"></a><span class="lineno">  135</span> </div>
<div class="line"><a id="l00136" name="l00136"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a26a79ecd28f0914f526f683a63ff717c">  136</a></span><span class="preprocessor">#define IR_NUM_NAMES N_GP_REGS + 1 </span><span class="comment">/* only used in dwarf2.c! */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00137" name="l00137"></a><span class="lineno">  137</span> </div>
<div class="line"><a id="l00138" name="l00138"></a><span class="lineno">  138</span><span class="keyword">extern</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="ppc64le_2machreg_8h.html#ad62e156291bf8d6dc112ebf50c8c55c6">gp_reg</a>[<a class="code hl_define" href="ppc64le_2machreg_8h.html#adc1a0ac8b0d1b48f4061064f8095ac5c">N_GP_REGS</a> + 1];      <span class="comment">/* GP_REG_NAMES */</span></div>
<div class="line"><a id="l00139" name="l00139"></a><span class="lineno">  139</span><span class="keyword">extern</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="ppc64le_2machreg_8h.html#a128f3f764386137295a9d4c76fb8d77d">word_reg</a>[<a class="code hl_define" href="ppc64le_2machreg_8h.html#adc1a0ac8b0d1b48f4061064f8095ac5c">N_GP_REGS</a> + 1];    <span class="comment">/* WORD_REG_NAMES */</span></div>
<div class="line"><a id="l00140" name="l00140"></a><span class="lineno">  140</span><span class="keyword">extern</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="ppc64le_2machreg_8h.html#a4e59fd5e409f7fc555f56690eb17e6a4">half_reg</a>[<a class="code hl_define" href="ppc64le_2machreg_8h.html#adc1a0ac8b0d1b48f4061064f8095ac5c">N_GP_REGS</a> + 1];    <span class="comment">/* HALF_REG_NAMES */</span></div>
<div class="line"><a id="l00141" name="l00141"></a><span class="lineno">  141</span><span class="keyword">extern</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="ppc64le_2machreg_8h.html#ac4d84ccc73da56739f2929925c8818cc">byte_reg</a>[<a class="code hl_define" href="ppc64le_2machreg_8h.html#adc1a0ac8b0d1b48f4061064f8095ac5c">N_GP_REGS</a> + 1];    <span class="comment">/* BYTE_REG_NAMES */</span></div>
<div class="line"><a id="l00142" name="l00142"></a><span class="lineno">  142</span><span class="keyword">extern</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="ppc64le_2machreg_8h.html#a78cf3380c2aa651b5cbaa6bbc69dfe7d">xm_reg</a>[<a class="code hl_define" href="ppc64le_2machreg_8h.html#a1b18b68c2f7d23ff8c2b23c7e9a5689f">MAX_N_XMM_REGS</a> + 1]; <span class="comment">/* XMM_REG_NAMES */</span></div>
<div class="line"><a id="l00143" name="l00143"></a><span class="lineno">  143</span><span class="keyword">extern</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="ppc64le_2machreg_8h.html#ab929bdc33177c0dae8c9038d499c041a">ym_reg</a>[<a class="code hl_define" href="ppc64le_2machreg_8h.html#a1b18b68c2f7d23ff8c2b23c7e9a5689f">MAX_N_XMM_REGS</a> + 1]; <span class="comment">/* YMM_REG_NAMES */</span></div>
<div class="line"><a id="l00144" name="l00144"></a><span class="lineno">  144</span><span class="keyword">extern</span> <span class="keywordtype">char</span> *<a class="code hl_variable" href="ppc64le_2machreg_8h.html#a7e6f63701fc28401f4a9a6649a122406">zm_reg</a>[<a class="code hl_define" href="ppc64le_2machreg_8h.html#a1b18b68c2f7d23ff8c2b23c7e9a5689f">MAX_N_XMM_REGS</a> + 1]; <span class="comment">/* ZMM_REG_NAMES */</span></div>
<div class="line"><a id="l00145" name="l00145"></a><span class="lineno">  145</span> </div>
<div class="line"><a id="l00146" name="l00146"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a21538a757097d3cdbdffdfaf3cb5e570">  146</a></span><span class="preprocessor">#define RAX gp_reg[IR_EAX]</span></div>
<div class="line"><a id="l00147" name="l00147"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a649ad68faf690bb4e9218dd86aab9b6d">  147</a></span><span class="preprocessor">#define RBX gp_reg[IR_EBX]</span></div>
<div class="line"><a id="l00148" name="l00148"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#adb963a7b6244a68ca77fa36e30c16ee3">  148</a></span><span class="preprocessor">#define RCX gp_reg[IR_ECX]</span></div>
<div class="line"><a id="l00149" name="l00149"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a3e42cec965e928dafeaa8276159e4921">  149</a></span><span class="preprocessor">#define RDX gp_reg[IR_EDX]</span></div>
<div class="line"><a id="l00150" name="l00150"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a650f7c1bc406b9136442446f92557e38">  150</a></span><span class="preprocessor">#define RDI gp_reg[IR_EDI]</span></div>
<div class="line"><a id="l00151" name="l00151"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#acf0a1f0a963cbb64565e3af0ef059fb2">  151</a></span><span class="preprocessor">#define RSI gp_reg[IR_ESI]</span></div>
<div class="line"><a id="l00152" name="l00152"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2cf04d6257a099787d4c1ac332ae55b2">  152</a></span><span class="preprocessor">#define RBP gp_reg[IR_EBP]</span></div>
<div class="line"><a id="l00153" name="l00153"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a80176fe29a519320e5c8e62c79f946ad">  153</a></span><span class="preprocessor">#define RSP gp_reg[IR_ESP]</span></div>
<div class="line"><a id="l00154" name="l00154"></a><span class="lineno">  154</span> </div>
<div class="line"><a id="l00155" name="l00155"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2fa1397b8142d609008de2e71c83e854">  155</a></span><span class="preprocessor">#define EAX word_reg[IR_EAX]</span></div>
<div class="line"><a id="l00156" name="l00156"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ab115c151477ddd6da5358ddc00071052">  156</a></span><span class="preprocessor">#define EBX word_reg[IR_EBX]</span></div>
<div class="line"><a id="l00157" name="l00157"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ae52163bab922ab29302d224786b8526d">  157</a></span><span class="preprocessor">#define ECX word_reg[IR_ECX]</span></div>
<div class="line"><a id="l00158" name="l00158"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a8104635452d33b8536b33b551d98998f">  158</a></span><span class="preprocessor">#define EDX word_reg[IR_EDX]</span></div>
<div class="line"><a id="l00159" name="l00159"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aebb930ae9eecaa5a8fa94d2ef4f159e0">  159</a></span><span class="preprocessor">#define EDI word_reg[IR_EDI]</span></div>
<div class="line"><a id="l00160" name="l00160"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ad4c46ad303098e5253b9216faff99d48">  160</a></span><span class="preprocessor">#define ESI word_reg[IR_ESI]</span></div>
<div class="line"><a id="l00161" name="l00161"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a220a1f7741c506d2c73c9d5f0c3ad036">  161</a></span><span class="preprocessor">#define EBP word_reg[IR_EBP]</span></div>
<div class="line"><a id="l00162" name="l00162"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a473a7f647ac8d1f222e106f074c43727">  162</a></span><span class="preprocessor">#define ESP word_reg[IR_ESP]</span></div>
<div class="line"><a id="l00163" name="l00163"></a><span class="lineno">  163</span> </div>
<div class="line"><a id="l00164" name="l00164"></a><span class="lineno">  164</span><span class="comment">/* bobt, july 03 ------------------ I did up to here ..... */</span></div>
<div class="line"><a id="l00165" name="l00165"></a><span class="lineno">  165</span> </div>
<div class="line"><a id="l00166" name="l00166"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ab0fa623de464013056a96c1c9077a4d1">  166</a></span><span class="preprocessor">#define FR_RETVAL XR_XMM0</span></div>
<div class="line"><a id="l00167" name="l00167"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a8f950039d05213c86fd6faf146da0103">  167</a></span><span class="preprocessor">#define SP_RETVAL XR_XMM0</span></div>
<div class="line"><a id="l00168" name="l00168"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a7c01a604398946c4d0f0d6aec823c489">  168</a></span><span class="preprocessor">#define DP_RETVAL XR_XMM0</span></div>
<div class="line"><a id="l00169" name="l00169"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aa82529db65b07c3356813d1db8a3ddac">  169</a></span><span class="preprocessor">#define CS_RETVAL XR_XMM0</span></div>
<div class="line"><a id="l00170" name="l00170"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#af0249ac0012632241dbcb3e697c3f847">  170</a></span><span class="preprocessor">#define CD_RETVAL XR_XMM0</span></div>
<div class="line"><a id="l00171" name="l00171"></a><span class="lineno">  171</span> </div>
<div class="line"><a id="l00172" name="l00172"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ad7c8afef207262980532f07e7e0ead28">  172</a></span><span class="preprocessor">#define IR_RETVAL IR_RAX</span></div>
<div class="line"><a id="l00173" name="l00173"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a04755aa6096d56afb50a20b8e2b5eb5c">  173</a></span><span class="preprocessor">#define AR_RETVAL IR_RAX</span></div>
<div class="line"><a id="l00174" name="l00174"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a46798158b4ded582903d29004ac2c203">  174</a></span><span class="preprocessor">#define MEMARG_OFFSET 8</span></div>
<div class="line"><a id="l00175" name="l00175"></a><span class="lineno">  175</span> </div>
<div class="line"><a id="l00176" name="l00176"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a1b318d405e21a74e3eb3076f780666fb">  176</a></span><span class="preprocessor">#define MR_MAX_IREG_ARGS 0</span></div>
<div class="line"><a id="l00177" name="l00177"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ab525441b231701829bc7395e8f119cec">  177</a></span><span class="preprocessor">#define MR_MAX_XREG_ARGS 8</span></div>
<div class="line"><a id="l00178" name="l00178"></a><span class="lineno">  178</span><span class="comment">/*  not used to pass args */</span></div>
<div class="line"><a id="l00179" name="l00179"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ae4cf47c5ee029d5e485465c58913df92">  179</a></span><span class="preprocessor">#define MR_MAX_FREG_ARGS 0</span></div>
<div class="line"><a id="l00180" name="l00180"></a><span class="lineno">  180</span> </div>
<div class="line"><a id="l00181" name="l00181"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aa96c04bc5bac13cbae499e0d967a14c7">  181</a></span><span class="preprocessor">#define MR_MAX_IREG_RES 2</span></div>
<div class="line"><a id="l00182" name="l00182"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#af7fed580fe089fac1e02b725f19ba67e">  182</a></span><span class="preprocessor">#define MR_MAX_XREG_RES 2</span></div>
<div class="line"><a id="l00183" name="l00183"></a><span class="lineno">  183</span> </div>
<div class="line"><a id="l00184" name="l00184"></a><span class="lineno">  184</span><span class="comment">/* Use macros ARG_IR, ARG_XR, etc.</span></div>
<div class="line"><a id="l00185" name="l00185"></a><span class="lineno">  185</span><span class="comment"> */</span></div>
<div class="line"><a id="l00186" name="l00186"></a><span class="lineno">  186</span><span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="ppc64le_2machreg_8h.html#a36be8ddafd15b8bb282cd18eca273ada">mr_arg_ir</a>[<a class="code hl_define" href="ppc64le_2machreg_8h.html#a1b318d405e21a74e3eb3076f780666fb">MR_MAX_IREG_ARGS</a> + 1]; <span class="comment">/* defd in machreg.c */</span></div>
<div class="line"><a id="l00187" name="l00187"></a><span class="lineno">  187</span><span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="ppc64le_2machreg_8h.html#ac2d51ec9ed80186b481a87f533a12fe9">mr_arg_xr</a>[<a class="code hl_define" href="ppc64le_2machreg_8h.html#ab525441b231701829bc7395e8f119cec">MR_MAX_XREG_ARGS</a> + 1]; <span class="comment">/* defd in machreg.c */</span></div>
<div class="line"><a id="l00188" name="l00188"></a><span class="lineno">  188</span><span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="ppc64le_2machreg_8h.html#a75091e25cbb4cedbb2f97da6ace21335">mr_res_ir</a>[<a class="code hl_define" href="ppc64le_2machreg_8h.html#aa96c04bc5bac13cbae499e0d967a14c7">MR_MAX_IREG_RES</a> + 1];</div>
<div class="line"><a id="l00189" name="l00189"></a><span class="lineno">  189</span><span class="keyword">extern</span> <span class="keywordtype">int</span> <a class="code hl_variable" href="ppc64le_2machreg_8h.html#af3b637ba62a19248d0e1edc565d41d60">mr_res_xr</a>[<a class="code hl_define" href="ppc64le_2machreg_8h.html#af7fed580fe089fac1e02b725f19ba67e">MR_MAX_XREG_RES</a> + 1];</div>
<div class="line"><a id="l00190" name="l00190"></a><span class="lineno">  190</span> </div>
<div class="line"><a id="l00191" name="l00191"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a66ef0f0558a022e2c86a7782a69cc1c9">  191</a></span><span class="preprocessor">#define ARG_IR(i) (scratch_regs[i]) </span><span class="comment">/* initialized in machreg.c */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00192" name="l00192"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a6120cce9bdc2338c3c59291e25523086">  192</a></span><span class="preprocessor">#define ARG_XR(i) (mr_arg_xr[i])</span></div>
<div class="line"><a id="l00193" name="l00193"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#adedd53aac03c63138d45ebbde7a12195">  193</a></span><span class="preprocessor">#define RES_IR(i) (mr_res_ir[i])</span></div>
<div class="line"><a id="l00194" name="l00194"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#aa117a1e1d0593e5335c7326ab69ddbc1">  194</a></span><span class="preprocessor">#define RES_XR(i) (mr_res_xr[i])</span></div>
<div class="line"><a id="l00195" name="l00195"></a><span class="lineno">  195</span> </div>
<div class="line"><a id="l00196" name="l00196"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#abbe0392012736760ea0697ea45e93466">  196</a></span><span class="preprocessor">#define AR(i) IR_RETVAL </span><span class="comment">/* used only for pgftn/386 */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00197" name="l00197"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a9c6f0eab26d11bf530f9ee35479a9423">  197</a></span><span class="preprocessor">#define IR(i) ARG_IR(i)</span></div>
<div class="line"><a id="l00198" name="l00198"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a7527d1b5c64ad4a131802e1f9396f358">  198</a></span><span class="preprocessor">#define SP(i) ARG_XR(i)</span></div>
<div class="line"><a id="l00199" name="l00199"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#af0087e72bd18e6a974ded387c9d1050d">  199</a></span><span class="preprocessor">#define DP(i) ARG_XR(i)</span></div>
<div class="line"><a id="l00200" name="l00200"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a4c483cd0395fecb921b7a1c8c374e6bb">  200</a></span><span class="preprocessor">#define ISP(i) (i + 100) </span><span class="comment">/* not used? */</span><span class="preprocessor"></span></div>
<div class="line"><a id="l00201" name="l00201"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#abe8fca66f6bbb1f96a8f05297ce91273">  201</a></span><span class="preprocessor">#define IDP(i) (i + 100)</span></div>
<div class="line"><a id="l00202" name="l00202"></a><span class="lineno">  202</span> </div>
<div class="line"><a id="l00203" name="l00203"></a><span class="lineno">  203</span><span class="comment">/* Macro for defining alternate-return register for fortran subprograms.</span></div>
<div class="line"><a id="l00204" name="l00204"></a><span class="lineno">  204</span><span class="comment"> */</span></div>
<div class="line"><a id="l00205" name="l00205"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2e47a5b4ee747b1077902faa141ccfbc">  205</a></span><span class="preprocessor">#define IR_ARET IR_RETVAL</span></div>
<div class="line"><a id="l00206" name="l00206"></a><span class="lineno">  206</span> </div>
<div class="line"><a id="l00207" name="l00207"></a><span class="lineno">  207</span><span class="comment">/* Macros for unpacking/packing KR registers.</span></div>
<div class="line"><a id="l00208" name="l00208"></a><span class="lineno">  208</span><span class="comment"> */</span></div>
<div class="line"><a id="l00209" name="l00209"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a6437414fa8fb9fb7d841533d5d31927d">  209</a></span><span class="preprocessor">#define KR_LSH(i) (((i) &gt;&gt; 8) &amp; 0xff)</span></div>
<div class="line"><a id="l00210" name="l00210"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a2dc97d8f40857da6a968a7f9f6d31a6d">  210</a></span><span class="preprocessor">#define KR_MSH(i) ((i)&amp;0xff)</span></div>
<div class="line"><a id="l00211" name="l00211"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a0edb937878fbcfcf6a6272968f4f59d0">  211</a></span><span class="preprocessor">#define KR_PACK(ms, ls) (((ls) &lt;&lt; 8) | (ms))</span></div>
<div class="line"><a id="l00212" name="l00212"></a><span class="lineno">  212</span> </div>
<div class="line"><a id="l00213" name="l00213"></a><span class="lineno">  213</span><span class="comment">/* Macro for defining the KR register in which the value of a 64-bit integer</span></div>
<div class="line"><a id="l00214" name="l00214"></a><span class="lineno">  214</span><span class="comment"> * function is returned.</span></div>
<div class="line"><a id="l00215" name="l00215"></a><span class="lineno">  215</span><span class="comment"> */</span></div>
<div class="line"><a id="l00216" name="l00216"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#af3b560eefe76a3acd15e3eacd62adcb3">  216</a></span><span class="preprocessor">#define KR_RETVAL KR_PACK(IR_EDX, IR_EAX)</span></div>
<div class="line"><a id="l00217" name="l00217"></a><span class="lineno">  217</span> </div>
<div class="line"><a id="l00218" name="l00218"></a><span class="lineno">  218</span><span class="comment">/* Define MR_UNIQ, the number of unique register classes for the machine.</span></div>
<div class="line"><a id="l00219" name="l00219"></a><span class="lineno">  219</span><span class="comment"> */</span></div>
<div class="line"><a id="l00220" name="l00220"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a896e682f30fa6024b8d6413ff06ae877">  220</a></span><span class="preprocessor">#define MR_UNIQ 3</span></div>
<div class="line"><a id="l00221" name="l00221"></a><span class="lineno">  221</span> </div>
<div class="line"><a id="l00222" name="l00222"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a23b4265ae78c5d4d57b9ecc16a0b92f6">  222</a></span><span class="preprocessor">#define GR_THRESHOLD 2</span></div>
<div class="line"><a id="l00223" name="l00223"></a><span class="lineno">  223</span> </div>
<div class="line"><a id="l00224" name="l00224"></a><span class="lineno">  224</span><span class="comment">/* Macros for defining the global registers in each of the unique register</span></div>
<div class="line"><a id="l00225" name="l00225"></a><span class="lineno">  225</span><span class="comment"> * classes.  For each global set, the lower and upper bounds are specified</span></div>
<div class="line"><a id="l00226" name="l00226"></a><span class="lineno">  226</span><span class="comment"> * in the form MR_L&lt;i&gt; .. MR_U&lt;i&gt;, where i = 1 to MR_UNIQ.</span></div>
<div class="line"><a id="l00227" name="l00227"></a><span class="lineno">  227</span><span class="comment"> */</span></div>
<div class="line"><a id="l00228" name="l00228"></a><span class="lineno">  228</span><span class="comment">/***** i386 general purpose regs - allow 3 global *****/</span></div>
<div class="line"><a id="l00229" name="l00229"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a7a09b692cc59a2d8b90388e5a4599bc6">  229</a></span><span class="preprocessor">#define MR_L1 1</span></div>
<div class="line"><a id="l00230" name="l00230"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ab320c03ad342d3745632029080ff979b">  230</a></span><span class="preprocessor">#define MR_U1 3</span></div>
<div class="line"><a id="l00231" name="l00231"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a613b72189325dac7cfbe30c574d758ca">  231</a></span><span class="preprocessor">#define MR_MAX1 (MR_U1 - MR_L1 + 1)</span></div>
<div class="line"><a id="l00232" name="l00232"></a><span class="lineno">  232</span> </div>
<div class="line"><a id="l00233" name="l00233"></a><span class="lineno">  233</span><span class="comment">/***** i387 floating-point regs - allow 3 global *****/</span></div>
<div class="line"><a id="l00234" name="l00234"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a79647ae436468779c7cfd44f06dfb6f7">  234</a></span><span class="preprocessor">#define MR_L2 2</span></div>
<div class="line"><a id="l00235" name="l00235"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a47584c5583c97850a325cccf99b11a43">  235</a></span><span class="preprocessor">#define MR_U2 4</span></div>
<div class="line"><a id="l00236" name="l00236"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a9656c69ba835b33d244fcc796029a493">  236</a></span><span class="preprocessor">#define MR_MAX2 (MR_U2 - MR_L2 + 1)</span></div>
<div class="line"><a id="l00237" name="l00237"></a><span class="lineno">  237</span> </div>
<div class="line"><a id="l00238" name="l00238"></a><span class="lineno">  238</span><span class="comment">/***** i387 xmm floating-point regs - allow 3 global *****/</span></div>
<div class="line"><a id="l00239" name="l00239"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a594811c9806a38d7d394b01b4952374a">  239</a></span><span class="preprocessor">#define MR_L3 2</span></div>
<div class="line"><a id="l00240" name="l00240"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ac49de1a128e704287a77066c77f4365a">  240</a></span><span class="preprocessor">#define MR_U3 4</span></div>
<div class="line"><a id="l00241" name="l00241"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a8949512f9e7f015c6fb2dab61655ac07">  241</a></span><span class="preprocessor">#define MR_MAX3 (MR_U3 - MR_L3 + 1)</span></div>
<div class="line"><a id="l00242" name="l00242"></a><span class="lineno">  242</span> </div>
<div class="line"><a id="l00243" name="l00243"></a><span class="lineno">  243</span><span class="comment">/* Total number of globals: used by the optimizer for register history</span></div>
<div class="line"><a id="l00244" name="l00244"></a><span class="lineno">  244</span><span class="comment"> * tables.</span></div>
<div class="line"><a id="l00245" name="l00245"></a><span class="lineno">  245</span><span class="comment"> */</span></div>
<div class="line"><a id="l00246" name="l00246"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a929a40411caf374fea553bf8e95096bb">  246</a></span><span class="preprocessor">#define MR_NUMGLB (MR_MAX1 + MR_MAX2 + MR_MAX3)</span></div>
<div class="line"><a id="l00247" name="l00247"></a><span class="lineno">  247</span> </div>
<div class="line"><a id="l00248" name="l00248"></a><span class="lineno">  248</span><span class="comment">/* Number of integer registers which are available for global</span></div>
<div class="line"><a id="l00249" name="l00249"></a><span class="lineno">  249</span><span class="comment"> * assignment when calls are or are not present.</span></div>
<div class="line"><a id="l00250" name="l00250"></a><span class="lineno">  250</span><span class="comment"> */</span></div>
<div class="line"><a id="l00251" name="l00251"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a36dfba1618198789dbaaab98dab44dcb">  251</a></span><span class="preprocessor">#define MR_IR_AVAIL(c) 0</span></div>
<div class="line"><a id="l00252" name="l00252"></a><span class="lineno">  252</span> </div>
<div class="line"><a id="l00253" name="l00253"></a><span class="lineno">  253</span><span class="comment">/* Define gindex bounds for the set of global irs/ars and scratch</span></div>
<div class="line"><a id="l00254" name="l00254"></a><span class="lineno">  254</span><span class="comment"> * irs/ars.  MUST BE CONSISTENT with mr_gindex().</span></div>
<div class="line"><a id="l00255" name="l00255"></a><span class="lineno">  255</span><span class="comment"> */</span></div>
<div class="line"><a id="l00256" name="l00256"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ab15da45238781b6c25e57365286adbae">  256</a></span><span class="preprocessor">#define MR_GI_IR_LOW 0</span></div>
<div class="line"><a id="l00257" name="l00257"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#ab4b2b14316faf57fbe0063397a7c20e1">  257</a></span><span class="preprocessor">#define MR_GI_IR_HIGH (MR_U1 - MR_L1)</span></div>
<div class="line"><a id="l00258" name="l00258"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a6c69e0ce22f04150a96c64dbdc59e12f">  258</a></span><span class="preprocessor">#define MR_GI_IS_SCR_IR(i) ((i) &gt; (MR_U1 - MR_L1))</span></div>
<div class="line"><a id="l00259" name="l00259"></a><span class="lineno">  259</span> </div>
<div class="line"><a id="l00260" name="l00260"></a><span class="lineno">  260</span><span class="comment">/* Machine Register Information -</span></div>
<div class="line"><a id="l00261" name="l00261"></a><span class="lineno">  261</span><span class="comment"> *</span></div>
<div class="line"><a id="l00262" name="l00262"></a><span class="lineno">  262</span><span class="comment"> * This information is in two pieces:</span></div>
<div class="line"><a id="l00263" name="l00263"></a><span class="lineno">  263</span><span class="comment"> * 1.  a structure exists for each machine&#39;s register class which defines</span></div>
<div class="line"><a id="l00264" name="l00264"></a><span class="lineno">  264</span><span class="comment"> *     the attributes of registers.</span></div>
<div class="line"><a id="l00265" name="l00265"></a><span class="lineno">  265</span><span class="comment"> *     These attributes define a register set with the following properties:</span></div>
<div class="line"><a id="l00266" name="l00266"></a><span class="lineno">  266</span><span class="comment"> *         1).  a set is just an increasing set of numbers,</span></div>
<div class="line"><a id="l00267" name="l00267"></a><span class="lineno">  267</span><span class="comment"> *         2).  scratch registers are allocated in increasing order (towards</span></div>
<div class="line"><a id="l00268" name="l00268"></a><span class="lineno">  268</span><span class="comment"> *              the globals),</span></div>
<div class="line"><a id="l00269" name="l00269"></a><span class="lineno">  269</span><span class="comment"> *         3).  globals are allocated in decreasing order (towards the</span></div>
<div class="line"><a id="l00270" name="l00270"></a><span class="lineno">  270</span><span class="comment"> *              scratch registers).</span></div>
<div class="line"><a id="l00271" name="l00271"></a><span class="lineno">  271</span><span class="comment"> *         4).  the scratch set that can be changed by a procedure</span></div>
<div class="line"><a id="l00272" name="l00272"></a><span class="lineno">  272</span><span class="comment"> *              [min .. first_global-1]</span></div>
<div class="line"><a id="l00273" name="l00273"></a><span class="lineno">  273</span><span class="comment"> *         5).  the scratch set that can be changed by an intrinisic</span></div>
<div class="line"><a id="l00274" name="l00274"></a><span class="lineno">  274</span><span class="comment"> *              [min .. intrinsic]</span></div>
<div class="line"><a id="l00275" name="l00275"></a><span class="lineno">  275</span><span class="comment"> *</span></div>
<div class="line"><a id="l00276" name="l00276"></a><span class="lineno">  276</span><span class="comment"> * 2.  a structure exists for all of the generic register classes which will</span></div>
<div class="line"><a id="l00277" name="l00277"></a><span class="lineno">  277</span><span class="comment"> *     map a register type (macros in registers.h) to the appropriate</span></div>
<div class="line"><a id="l00278" name="l00278"></a><span class="lineno">  278</span><span class="comment"> *     machine register class.</span></div>
<div class="line"><a id="l00279" name="l00279"></a><span class="lineno">  279</span><span class="comment"> */</span></div>
<div class="line"><a id="l00280" name="l00280"></a><span class="lineno">  280</span> </div>
<div class="line"><a id="l00281" name="l00281"></a><span class="lineno">  281</span><span class="comment">/*****  Machine Register Table  *****/</span></div>
<div class="line"><a id="l00282" name="l00282"></a><span class="lineno">  282</span> </div>
<div class="line"><a id="l00283" name="l00283"></a><span class="lineno">  283</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00284" name="l00284"></a><span class="lineno">  284</span>  <span class="keywordtype">char</span> <a class="code hl_define" href="prstab_8h.html#ac6afabdc09a49a433ee19d8a9486056d">min</a>;       <span class="comment">/* minimum register # */</span></div>
<div class="line"><a id="l00285" name="l00285"></a><span class="lineno">  285</span>  <span class="keywordtype">char</span> <a class="code hl_variable" href="regutil_8cpp.html#ae1e1dde676c120fa6d10f3bb2c14059e">max</a>;       <span class="comment">/* maximum register # */</span></div>
<div class="line"><a id="l00286" name="l00286"></a><span class="lineno">  286</span>  <span class="keywordtype">char</span> intrinsic; <span class="comment">/* last scratch that can be changed by an intrinsic */</span></div>
<div class="line"><a id="l00287" name="l00287"></a><span class="lineno">  287</span>  <span class="keyword">const</span> <span class="keywordtype">char</span> first_global; <span class="comment">/* first register # that can be global</span></div>
<div class="line"><a id="l00288" name="l00288"></a><span class="lineno">  288</span><span class="comment">                      * Note that the globals are allocated in increasing</span></div>
<div class="line"><a id="l00289" name="l00289"></a><span class="lineno">  289</span><span class="comment">                      * order (first_global down to last_global).</span></div>
<div class="line"><a id="l00290" name="l00290"></a><span class="lineno">  290</span><span class="comment">                      */</span></div>
<div class="line"><a id="l00291" name="l00291"></a><span class="lineno">  291</span>  <span class="keyword">const</span> <span class="keywordtype">char</span> end_global;   <span class="comment">/* absolute last register # that can be global. */</span></div>
<div class="line"><a id="l00292" name="l00292"></a><span class="lineno">  292</span>                           <span class="comment">/* the following two really define the working set</span></div>
<div class="line"><a id="l00293" name="l00293"></a><span class="lineno">  293</span><span class="comment">                              of registers that can be assigned. */</span></div>
<div class="line"><a id="l00294" name="l00294"></a><span class="lineno">  294</span>  <span class="keywordtype">char</span> next_global;        <span class="comment">/* next global register # */</span></div>
<div class="line"><a id="l00295" name="l00295"></a><span class="lineno">  295</span>  <span class="keywordtype">char</span> last_global;        <span class="comment">/* last register # that can be global. */</span></div>
<div class="line"><a id="l00296" name="l00296"></a><span class="lineno">  296</span>  <span class="keywordtype">char</span> nused;              <span class="comment">/* number of global registers assigned */</span></div>
<div class="line"><a id="l00297" name="l00297"></a><span class="lineno">  297</span>  <span class="keyword">const</span> <span class="keywordtype">char</span> mapbase;      <span class="comment">/* offset in register bit vector where</span></div>
<div class="line"><a id="l00298" name="l00298"></a><span class="lineno">  298</span><span class="comment">                              this class of MACH_REGS begins. */</span></div>
<div class="line"><a id="l00299" name="l00299"></a><span class="lineno">  299</span>  <span class="keyword">const</span> <span class="keywordtype">char</span> Class;        <span class="comment">/* class or type of register.  code generator needs</span></div>
<div class="line"><a id="l00300" name="l00300"></a><span class="lineno">  300</span><span class="comment">                              to know what kind of registers these represent.</span></div>
<div class="line"><a id="l00301" name="l00301"></a><span class="lineno">  301</span><span class="comment">                              &#39;i&#39; (integer), &#39;f&#39; (float stk), &#39;x&#39; (float xmm) */</span></div>
<div class="line"><a id="l00302" name="l00302"></a><span class="lineno">  302</span>} <a class="code hl_struct" href="structMACH__REG.html">MACH_REG</a>;</div>
<div class="line"><a id="l00303" name="l00303"></a><span class="lineno">  303</span> </div>
<div class="line"><a id="l00304" name="l00304"></a><span class="lineno">  304</span><span class="comment">/*****  Register Mapping Table  *****/</span></div>
<div class="line"><a id="l00305" name="l00305"></a><span class="lineno">  305</span> </div>
<div class="line"><a id="l00306" name="l00306"></a><span class="lineno">  306</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00307" name="l00307"></a><span class="lineno">  307</span>  <span class="keywordtype">char</span> <a class="code hl_variable" href="regutil_8cpp.html#ae1e1dde676c120fa6d10f3bb2c14059e">max</a>;           <span class="comment">/* maximum number of registers */</span></div>
<div class="line"><a id="l00308" name="l00308"></a><span class="lineno">  308</span>  <span class="keywordtype">char</span> nused;         <span class="comment">/* number of registers assigned */</span></div>
<div class="line"><a id="l00309" name="l00309"></a><span class="lineno">  309</span>  <span class="keywordtype">char</span> joined;        <span class="comment">/* non-zero value if registers are formed from</span></div>
<div class="line"><a id="l00310" name="l00310"></a><span class="lineno">  310</span><span class="comment">                       * multiple machine registers. 1==&gt;next machine</span></div>
<div class="line"><a id="l00311" name="l00311"></a><span class="lineno">  311</span><span class="comment">                       * register is used; other values TBD.</span></div>
<div class="line"><a id="l00312" name="l00312"></a><span class="lineno">  312</span><span class="comment">                       */</span></div>
<div class="line"><a id="l00313" name="l00313"></a><span class="lineno">  313</span>  <span class="keywordtype">int</span> rcand;          <span class="comment">/* register candidate list */</span></div>
<div class="line"><a id="l00314" name="l00314"></a><span class="lineno">  314</span>  <a class="code hl_struct" href="structMACH__REG.html">MACH_REG</a> *<a class="code hl_variable" href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a>; <span class="comment">/* pointer to struct of the actual registers */</span></div>
<div class="line"><a id="l00315" name="l00315"></a><span class="lineno">  315</span>  <a class="code hl_typedef" href="legacy-ints_8h.html#a392e62da233ed3e2f7c3fd4f487a3896">INT</a> const_flag;     <span class="comment">/* flag controlling assignment of consts */</span></div>
<div class="line"><a id="l00316" name="l00316"></a><span class="lineno">  316</span>} <a class="code hl_struct" href="structREG.html">REG</a>;                <span class="comment">/*  [rtype]  */</span></div>
<div class="line"><a id="l00317" name="l00317"></a><span class="lineno">  317</span> </div>
<div class="line"><a id="l00318" name="l00318"></a><span class="lineno">  318</span><span class="comment">/*****  Register Set Information for a block  *****/</span></div>
<div class="line"><a id="l00319" name="l00319"></a><span class="lineno">  319</span> </div>
<div class="line"><a id="l00320" name="l00320"></a><span class="lineno">  320</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{<span class="comment">/* three -word bit-vector */</span></div>
<div class="line"><a id="l00321" name="l00321"></a><span class="lineno">  321</span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="relaxedmathc_8h.html#a380f109c0bf31dd04154ee5bdaa6f56f">xr</a>;</div>
<div class="line"><a id="l00322" name="l00322"></a><span class="lineno">  322</span>} <a class="code hl_struct" href="structRGSET.html">RGSET</a>;</div>
<div class="line"><a id="l00323" name="l00323"></a><span class="lineno">  323</span> </div>
<div class="line"><a id="l00324" name="l00324"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a150c6ba1429863f8ecf8574c13bd7a72">  324</a></span><span class="preprocessor">#define RGSETG(i) rgsetb.stg_base[i]</span></div>
<div class="line"><a id="l00325" name="l00325"></a><span class="lineno">  325</span> </div>
<div class="line"><a id="l00326" name="l00326"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a59837d53047f39174d82511d0c03c925">  326</a></span><span class="preprocessor">#define RGSET_XR(i) rgsetb.stg_base[i].xr</span></div>
<div class="line"><a id="l00327" name="l00327"></a><span class="lineno">  327</span> </div>
<div class="line"><a id="l00328" name="l00328"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a8a4f6aa5673f7d2f94d8387a62013e79">  328</a></span><span class="preprocessor">#define SET_RGSET_XR(i, reg)     \</span></div>
<div class="line"><a id="l00329" name="l00329"></a><span class="lineno">  329</span><span class="preprocessor">  {                              \</span></div>
<div class="line"><a id="l00330" name="l00330"></a><span class="lineno">  330</span><span class="preprocessor">    RGSET_XR(i) |= (1 &lt;&lt; (reg)); \</span></div>
<div class="line"><a id="l00331" name="l00331"></a><span class="lineno">  331</span><span class="preprocessor">  }</span></div>
<div class="line"><a id="l00332" name="l00332"></a><span class="lineno">  332</span> </div>
<div class="line"><a id="l00333" name="l00333"></a><span class="lineno"><a class="line" href="ppc64le_2machreg_8h.html#a1755e8db80af13e88243071ceba5e41d">  333</a></span><span class="preprocessor">#define TST_RGSET_XR(i, reg) ((RGSET_XR(i) &gt;&gt; (reg)) &amp; 1)</span></div>
<div class="line"><a id="l00334" name="l00334"></a><span class="lineno">  334</span> </div>
<div class="line"><a id="l00335" name="l00335"></a><span class="lineno">  335</span><span class="keyword">typedef</span> <span class="keyword">struct </span>{</div>
<div class="line"><a id="l00336" name="l00336"></a><span class="lineno">  336</span>  <a class="code hl_struct" href="structRGSET.html">RGSET</a> *<a class="code hl_variable" href="dpm__out_8c.html#aeabe0b708c0c9f3f9ac66c062b0b8b1b">stg_base</a>;</div>
<div class="line"><a id="l00337" name="l00337"></a><span class="lineno">  337</span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="dpm__out_8c.html#afbf9a9924d1b82511fe8206180af128d">stg_avail</a>;</div>
<div class="line"><a id="l00338" name="l00338"></a><span class="lineno">  338</span>  <span class="keywordtype">int</span> <a class="code hl_variable" href="dpm__out_8c.html#a466830d61d0e27f840e722f12944b547">stg_size</a>;</div>
<div class="line"><a id="l00339" name="l00339"></a><span class="lineno">  339</span>} <a class="code hl_struct" href="structRGSETB.html">RGSETB</a>;</div>
<div class="line"><a id="l00340" name="l00340"></a><span class="lineno">  340</span> </div>
<div class="line"><a id="l00341" name="l00341"></a><span class="lineno">  341</span><span class="comment">/*****  External Data  Declarations  *****/</span></div>
<div class="line"><a id="l00342" name="l00342"></a><span class="lineno">  342</span> </div>
<div class="line"><a id="l00343" name="l00343"></a><span class="lineno">  343</span><span class="keyword">extern</span> <a class="code hl_struct" href="structREG.html">REG</a> <a class="code hl_variable" href="ppc64le_2machreg_8h.html#a7379f13d5332bd803199213f6aca5e93">reg</a>[];</div>
<div class="line"><a id="l00344" name="l00344"></a><span class="lineno">  344</span><span class="keyword">extern</span> <a class="code hl_struct" href="structRGSETB.html">RGSETB</a> <a class="code hl_variable" href="ppc64le_2machreg_8h.html#af048a2e87db78e827656d6847be5dbb4">rgsetb</a>;</div>
<div class="line"><a id="l00345" name="l00345"></a><span class="lineno">  345</span> </div>
<div class="line"><a id="l00346" name="l00346"></a><span class="lineno">  346</span><span class="comment">/*****  External Function Declarations  *****/</span></div>
<div class="line"><a id="l00347" name="l00347"></a><span class="lineno">  347</span> </div>
<div class="line"><a id="l00348" name="l00348"></a><span class="lineno">  348</span> <span class="keywordtype">int</span> <a class="code hl_function" href="ppc64le_2machreg_8h.html#a255f11b671b3134c16b79234957af125">mr_getnext</a>(<span class="keywordtype">int</span> rtype);</div>
<div class="line"><a id="l00349" name="l00349"></a><span class="lineno">  349</span> <span class="keywordtype">int</span> <a class="code hl_function" href="ppc64le_2machreg_8h.html#a0f5504d5787959b6cce491463983b91a">mr_getreg</a>(<span class="keywordtype">int</span> rtype);</div>
<div class="line"><a id="l00350" name="l00350"></a><span class="lineno">  350</span> <span class="keywordtype">int</span> <a class="code hl_function" href="ppc64le_2machreg_8h.html#acc69f32df3b7998a9211a39f69a8828d">mr_get_rgset</a>();</div>
<div class="line"><a id="l00351" name="l00351"></a><span class="lineno">  351</span> <span class="keywordtype">int</span> <a class="code hl_function" href="ppc64le_2machreg_8h.html#ab85987da9915cab6195da7275c07fc28">mr_gindex</a>(<span class="keywordtype">int</span> rtype, <span class="keywordtype">int</span> regno);</div>
<div class="line"><a id="l00352" name="l00352"></a><span class="lineno">  352</span> <span class="keywordtype">void</span> <a class="code hl_function" href="ppc64le_2machreg_8h.html#a26eef2f82bf97ed25ecfc681ef3c3066">mr_end</a>();</div>
<div class="line"><a id="l00353" name="l00353"></a><span class="lineno">  353</span> <span class="keywordtype">void</span> <a class="code hl_function" href="ppc64le_2machreg_8h.html#aefaabe7cf30d312ee7aa2b5c3a44487d">mr_init</a>();</div>
<div class="line"><a id="l00354" name="l00354"></a><span class="lineno">  354</span> <span class="keywordtype">void</span> <a class="code hl_function" href="ppc64le_2machreg_8h.html#ae21cd2f8340609dba61d734a3098580b">mr_reset_frglobals</a>();</div>
<div class="line"><a id="l00355" name="l00355"></a><span class="lineno">  355</span> <span class="keywordtype">void</span> <a class="code hl_function" href="ppc64le_2machreg_8h.html#a975672cf79edde4d90cad60ae986a66b">mr_reset</a>(<span class="keywordtype">int</span> rtype);</div>
<div class="line"><a id="l00356" name="l00356"></a><span class="lineno">  356</span> <span class="keywordtype">void</span> <a class="code hl_function" href="ppc64le_2machreg_8h.html#a3f3490a935298f44b1f1a5a67c62a830">mr_reset_numglobals</a>(<span class="keywordtype">int</span>);</div>
<div class="line"><a id="l00357" name="l00357"></a><span class="lineno">  357</span> </div>
<div class="line"><a id="l00358" name="l00358"></a><span class="lineno">  358</span><span class="preprocessor">#endif</span></div>
<div class="ttc" id="adpm__out_8c_html_a466830d61d0e27f840e722f12944b547"><div class="ttname"><a href="dpm__out_8c.html#a466830d61d0e27f840e722f12944b547">stg_size</a></div><div class="ttdeci">int stg_size</div><div class="ttdef"><b>Definition:</b> <a href="dpm__out_8c_source.html#l00141">dpm_out.c:141</a></div></div>
<div class="ttc" id="adpm__out_8c_html_aeabe0b708c0c9f3f9ac66c062b0b8b1b"><div class="ttname"><a href="dpm__out_8c.html#aeabe0b708c0c9f3f9ac66c062b0b8b1b">stg_base</a></div><div class="ttdeci">DYNSH * stg_base</div><div class="ttdef"><b>Definition:</b> <a href="dpm__out_8c_source.html#l00140">dpm_out.c:140</a></div></div>
<div class="ttc" id="adpm__out_8c_html_afbf9a9924d1b82511fe8206180af128d"><div class="ttname"><a href="dpm__out_8c.html#afbf9a9924d1b82511fe8206180af128d">stg_avail</a></div><div class="ttdeci">int stg_avail</div><div class="ttdef"><b>Definition:</b> <a href="dpm__out_8c_source.html#l00141">dpm_out.c:141</a></div></div>
<div class="ttc" id="alegacy-ints_8h_html_a392e62da233ed3e2f7c3fd4f487a3896"><div class="ttname"><a href="legacy-ints_8h.html#a392e62da233ed3e2f7c3fd4f487a3896">INT</a></div><div class="ttdeci">int INT</div><div class="ttdef"><b>Definition:</b> <a href="legacy-ints_8h_source.html#l00021">legacy-ints.h:21</a></div></div>
<div class="ttc" id="amachreg_8cpp_html_abfb453c19bfabd597c392ffde6da09f8"><div class="ttname"><a href="machreg_8cpp.html#abfb453c19bfabd597c392ffde6da09f8">mach_reg</a></div><div class="ttdeci">static MACH_REG mach_reg[MR_UNIQ]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00030">machreg.cpp:30</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a0f5504d5787959b6cce491463983b91a"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a0f5504d5787959b6cce491463983b91a">mr_getreg</a></div><div class="ttdeci">int mr_getreg(int rtype)</div><div class="ttdoc">get a global register for a given register type (RATA_IR, etc.). NOTE that the global registers are a...</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00175">machreg.cpp:175</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a128f3f764386137295a9d4c76fb8d77d"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a128f3f764386137295a9d4c76fb8d77d">word_reg</a></div><div class="ttdeci">char * word_reg[N_GP_REGS+1]</div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a1b18b68c2f7d23ff8c2b23c7e9a5689f"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a1b18b68c2f7d23ff8c2b23c7e9a5689f">MAX_N_XMM_REGS</a></div><div class="ttdeci">#define MAX_N_XMM_REGS</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00123">ppc64le/machreg.h:123</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a1b318d405e21a74e3eb3076f780666fb"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a1b318d405e21a74e3eb3076f780666fb">MR_MAX_IREG_ARGS</a></div><div class="ttdeci">#define MR_MAX_IREG_ARGS</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00176">ppc64le/machreg.h:176</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a255f11b671b3134c16b79234957af125"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a255f11b671b3134c16b79234957af125">mr_getnext</a></div><div class="ttdeci">int mr_getnext(int rtype)</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00302">machreg.cpp:302</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a26eef2f82bf97ed25ecfc681ef3c3066"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a26eef2f82bf97ed25ecfc681ef3c3066">mr_end</a></div><div class="ttdeci">void mr_end()</div><div class="ttdoc">communicate to the scheduler the first global register not assigned for each register class</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00250">machreg.cpp:250</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506e"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506e">XR_REGS</a></div><div class="ttdeci">XR_REGS</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00088">ppc64le/machreg.h:88</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea21aecfbeebbebb8cbcbe7e88063aac41"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea21aecfbeebbebb8cbcbe7e88063aac41">XR_XMM2</a></div><div class="ttdeci">@ XR_XMM2</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00091">ppc64le/machreg.h:91</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea3e5787f0114d7495b1c53dd92a416538"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea3e5787f0114d7495b1c53dd92a416538">XR_XMM1</a></div><div class="ttdeci">@ XR_XMM1</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00090">ppc64le/machreg.h:90</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea5718be1cf3641bed962144b21f348477"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea5718be1cf3641bed962144b21f348477">XR_XMM0</a></div><div class="ttdeci">@ XR_XMM0</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00089">ppc64le/machreg.h:89</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea60a144a8ebfef8862d33a2a0e8a99f48"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea60a144a8ebfef8862d33a2a0e8a99f48">XR_XMM6</a></div><div class="ttdeci">@ XR_XMM6</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00095">ppc64le/machreg.h:95</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea63571ef4739d1c77f7f97cdca7c71fef"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea63571ef4739d1c77f7f97cdca7c71fef">XR_XMM7</a></div><div class="ttdeci">@ XR_XMM7</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00097">ppc64le/machreg.h:96</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea742718ee13d3e84a16ecf5d309074bee"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea742718ee13d3e84a16ecf5d309074bee">XR_XMM3</a></div><div class="ttdeci">@ XR_XMM3</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00092">ppc64le/machreg.h:92</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506ea776dbb6ded17ac7314006a53c942ba9a"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506ea776dbb6ded17ac7314006a53c942ba9a">XR_XMM5</a></div><div class="ttdeci">@ XR_XMM5</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00094">ppc64le/machreg.h:94</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a2b094add718f13ab9b3cc7b2125d506eaea60bd920dc318c08448879bc2bdf04c"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a2b094add718f13ab9b3cc7b2125d506eaea60bd920dc318c08448879bc2bdf04c">XR_XMM4</a></div><div class="ttdeci">@ XR_XMM4</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00093">ppc64le/machreg.h:93</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a36be8ddafd15b8bb282cd18eca273ada"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a36be8ddafd15b8bb282cd18eca273ada">mr_arg_ir</a></div><div class="ttdeci">int mr_arg_ir[MR_MAX_IREG_ARGS+1]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00091">machreg.cpp:91</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a3f3490a935298f44b1f1a5a67c62a830"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a3f3490a935298f44b1f1a5a67c62a830">mr_reset_numglobals</a></div><div class="ttdeci">void mr_reset_numglobals(int)</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00155">machreg.cpp:155</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a4e59fd5e409f7fc555f56690eb17e6a4"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a4e59fd5e409f7fc555f56690eb17e6a4">half_reg</a></div><div class="ttdeci">char * half_reg[N_GP_REGS+1]</div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a7379f13d5332bd803199213f6aca5e93"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a7379f13d5332bd803199213f6aca5e93">reg</a></div><div class="ttdeci">REG reg[]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00037">machreg.cpp:37</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a75091e25cbb4cedbb2f97da6ace21335"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a75091e25cbb4cedbb2f97da6ace21335">mr_res_ir</a></div><div class="ttdeci">int mr_res_ir[MR_MAX_IREG_RES+1]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00099">machreg.cpp:99</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a78cf3380c2aa651b5cbaa6bbc69dfe7d"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a78cf3380c2aa651b5cbaa6bbc69dfe7d">xm_reg</a></div><div class="ttdeci">char * xm_reg[MAX_N_XMM_REGS+1]</div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a7e6f63701fc28401f4a9a6649a122406"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a7e6f63701fc28401f4a9a6649a122406">zm_reg</a></div><div class="ttdeci">char * zm_reg[MAX_N_XMM_REGS+1]</div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_a975672cf79edde4d90cad60ae986a66b"><div class="ttname"><a href="ppc64le_2machreg_8h.html#a975672cf79edde4d90cad60ae986a66b">mr_reset</a></div><div class="ttdeci">void mr_reset(int rtype)</div><div class="ttdoc">Initialize for scanning the entire machine register set used for rtype.</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00279">machreg.cpp:279</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_aa19377459121e889192589958417cbac"><div class="ttname"><a href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbac">IR_REGS</a></div><div class="ttdeci">IR_REGS</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00033">ppc64le/machreg.h:33</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_aa19377459121e889192589958417cbaca054a814c6b8a6d11ca2f0ed54f48bebc"><div class="ttname"><a href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca054a814c6b8a6d11ca2f0ed54f48bebc">IR_EBX</a></div><div class="ttdeci">@ IR_EBX</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00040">ppc64le/machreg.h:40</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_aa19377459121e889192589958417cbaca157e6af8f7dd255d22f9c257a0f7da61"><div class="ttname"><a href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca157e6af8f7dd255d22f9c257a0f7da61">NO_REG</a></div><div class="ttdeci">@ NO_REG</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00034">ppc64le/machreg.h:34</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_aa19377459121e889192589958417cbaca16a47bdf1bc3d2ed18d8a53c15fe51b1"><div class="ttname"><a href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca16a47bdf1bc3d2ed18d8a53c15fe51b1">IR_EBP</a></div><div class="ttdeci">@ IR_EBP</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00041">ppc64le/machreg.h:41</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_aa19377459121e889192589958417cbaca21ffb20bf0a7ca715a07089f126c4b0f"><div class="ttname"><a href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca21ffb20bf0a7ca715a07089f126c4b0f">IR_ECX</a></div><div class="ttdeci">@ IR_ECX</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00036">ppc64le/machreg.h:36</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_aa19377459121e889192589958417cbaca8870040e931d939ab40913af5c535184"><div class="ttname"><a href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbaca8870040e931d939ab40913af5c535184">IR_ESI</a></div><div class="ttdeci">@ IR_ESI</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00038">ppc64le/machreg.h:38</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_aa19377459121e889192589958417cbacadd01242f90c7511c65ff73d4f2b15c1d"><div class="ttname"><a href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbacadd01242f90c7511c65ff73d4f2b15c1d">IR_ESP</a></div><div class="ttdeci">@ IR_ESP</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00043">ppc64le/machreg.h:42</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_aa19377459121e889192589958417cbacae600cef7d76d784752aafd42acfc93c2"><div class="ttname"><a href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbacae600cef7d76d784752aafd42acfc93c2">IR_EAX</a></div><div class="ttdeci">@ IR_EAX</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00035">ppc64le/machreg.h:35</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_aa19377459121e889192589958417cbacaebb8fb596c9056d0361c860c3a25177c"><div class="ttname"><a href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbacaebb8fb596c9056d0361c860c3a25177c">IR_EDI</a></div><div class="ttdeci">@ IR_EDI</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00039">ppc64le/machreg.h:39</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_aa19377459121e889192589958417cbacaf47439fe9f9fd54dcb53a7b6a2f2ed99"><div class="ttname"><a href="ppc64le_2machreg_8h.html#aa19377459121e889192589958417cbacaf47439fe9f9fd54dcb53a7b6a2f2ed99">IR_EDX</a></div><div class="ttdeci">@ IR_EDX</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00037">ppc64le/machreg.h:37</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_aa96c04bc5bac13cbae499e0d967a14c7"><div class="ttname"><a href="ppc64le_2machreg_8h.html#aa96c04bc5bac13cbae499e0d967a14c7">MR_MAX_IREG_RES</a></div><div class="ttdeci">#define MR_MAX_IREG_RES</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00181">ppc64le/machreg.h:181</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_ab525441b231701829bc7395e8f119cec"><div class="ttname"><a href="ppc64le_2machreg_8h.html#ab525441b231701829bc7395e8f119cec">MR_MAX_XREG_ARGS</a></div><div class="ttdeci">#define MR_MAX_XREG_ARGS</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00177">ppc64le/machreg.h:177</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_ab85987da9915cab6195da7275c07fc28"><div class="ttname"><a href="ppc64le_2machreg_8h.html#ab85987da9915cab6195da7275c07fc28">mr_gindex</a></div><div class="ttdeci">int mr_gindex(int rtype, int regno)</div><div class="ttdoc">map a register type and global register number to an index value in the range 0 .....</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00233">machreg.cpp:233</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_ab929bdc33177c0dae8c9038d499c041a"><div class="ttname"><a href="ppc64le_2machreg_8h.html#ab929bdc33177c0dae8c9038d499c041a">ym_reg</a></div><div class="ttdeci">char * ym_reg[MAX_N_XMM_REGS+1]</div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_ac2d51ec9ed80186b481a87f533a12fe9"><div class="ttname"><a href="ppc64le_2machreg_8h.html#ac2d51ec9ed80186b481a87f533a12fe9">mr_arg_xr</a></div><div class="ttdeci">int mr_arg_xr[MR_MAX_XREG_ARGS+1]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00094">machreg.cpp:94</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_ac4d84ccc73da56739f2929925c8818cc"><div class="ttname"><a href="ppc64le_2machreg_8h.html#ac4d84ccc73da56739f2929925c8818cc">byte_reg</a></div><div class="ttdeci">char * byte_reg[N_GP_REGS+1]</div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_ac5d66043547c4e79d52b4e073801d454"><div class="ttname"><a href="ppc64le_2machreg_8h.html#ac5d66043547c4e79d52b4e073801d454">scratch_regs</a></div><div class="ttdeci">const int scratch_regs[]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00057">machreg.cpp:57</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_acc69f32df3b7998a9211a39f69a8828d"><div class="ttname"><a href="ppc64le_2machreg_8h.html#acc69f32df3b7998a9211a39f69a8828d">mr_get_rgset</a></div><div class="ttdeci">int mr_get_rgset()</div><div class="ttdoc">allocate and initialize a RGSET entry.</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00375">machreg.cpp:375</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_ad62e156291bf8d6dc112ebf50c8c55c6"><div class="ttname"><a href="ppc64le_2machreg_8h.html#ad62e156291bf8d6dc112ebf50c8c55c6">gp_reg</a></div><div class="ttdeci">char * gp_reg[N_GP_REGS+1]</div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_adc1a0ac8b0d1b48f4061064f8095ac5c"><div class="ttname"><a href="ppc64le_2machreg_8h.html#adc1a0ac8b0d1b48f4061064f8095ac5c">N_GP_REGS</a></div><div class="ttdeci">#define N_GP_REGS</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00080">ppc64le/machreg.h:80</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_ae21cd2f8340609dba61d734a3098580b"><div class="ttname"><a href="ppc64le_2machreg_8h.html#ae21cd2f8340609dba61d734a3098580b">mr_reset_frglobals</a></div><div class="ttdeci">void mr_reset_frglobals()</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00161">machreg.cpp:161</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_aefaabe7cf30d312ee7aa2b5c3a44487d"><div class="ttname"><a href="ppc64le_2machreg_8h.html#aefaabe7cf30d312ee7aa2b5c3a44487d">mr_init</a></div><div class="ttdeci">void mr_init()</div><div class="ttdoc">Initialize mach_reg structs and reg array. This is done for each function (subprogram)</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00109">machreg.cpp:109</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_af048a2e87db78e827656d6847be5dbb4"><div class="ttname"><a href="ppc64le_2machreg_8h.html#af048a2e87db78e827656d6847be5dbb4">rgsetb</a></div><div class="ttdeci">RGSETB rgsetb</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00055">machreg.cpp:55</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_af3b637ba62a19248d0e1edc565d41d60"><div class="ttname"><a href="ppc64le_2machreg_8h.html#af3b637ba62a19248d0e1edc565d41d60">mr_res_xr</a></div><div class="ttdeci">int mr_res_xr[MR_MAX_XREG_RES+1]</div><div class="ttdef"><b>Definition:</b> <a href="machreg_8cpp_source.html#l00101">machreg.cpp:101</a></div></div>
<div class="ttc" id="appc64le_2machreg_8h_html_af7fed580fe089fac1e02b725f19ba67e"><div class="ttname"><a href="ppc64le_2machreg_8h.html#af7fed580fe089fac1e02b725f19ba67e">MR_MAX_XREG_RES</a></div><div class="ttdeci">#define MR_MAX_XREG_RES</div><div class="ttdef"><b>Definition:</b> <a href="ppc64le_2machreg_8h_source.html#l00182">ppc64le/machreg.h:182</a></div></div>
<div class="ttc" id="aprstab_8h_html_ac6afabdc09a49a433ee19d8a9486056d"><div class="ttname"><a href="prstab_8h.html#ac6afabdc09a49a433ee19d8a9486056d">min</a></div><div class="ttdeci">#define min(a, b)</div><div class="ttdef"><b>Definition:</b> <a href="prstab_8h_source.html#l00028">prstab.h:28</a></div></div>
<div class="ttc" id="aregutil_8cpp_html_ae1e1dde676c120fa6d10f3bb2c14059e"><div class="ttname"><a href="regutil_8cpp.html#ae1e1dde676c120fa6d10f3bb2c14059e">max</a></div><div class="ttdeci">int max</div><div class="ttdef"><b>Definition:</b> <a href="regutil_8cpp_source.html#l00853">regutil.cpp:853</a></div></div>
<div class="ttc" id="arelaxedmathc_8h_html_a380f109c0bf31dd04154ee5bdaa6f56f"><div class="ttname"><a href="relaxedmathc_8h.html#a380f109c0bf31dd04154ee5bdaa6f56f">xr</a></div><div class="ttdeci">void double double *void double xr</div><div class="ttdef"><b>Definition:</b> <a href="relaxedmathc_8h_source.html#l00238">relaxedmathc.h:238</a></div></div>
<div class="ttc" id="astructMACH__REG_html"><div class="ttname"><a href="structMACH__REG.html">MACH_REG</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00285">aarch64/machreg.h:285</a></div></div>
<div class="ttc" id="astructREG_html"><div class="ttname"><a href="structREG.html">REG</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00308">aarch64/machreg.h:308</a></div></div>
<div class="ttc" id="astructRGSETB_html"><div class="ttname"><a href="structRGSETB.html">RGSETB</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00337">aarch64/machreg.h:337</a></div></div>
<div class="ttc" id="astructRGSET_html"><div class="ttname"><a href="structRGSET.html">RGSET</a></div><div class="ttdef"><b>Definition:</b> <a href="aarch64_2machreg_8h_source.html#l00322">aarch64/machreg.h:322</a></div></div>
</div><!-- fragment --></div><!-- contents -->
<!-- start footer part -->
<hr class="footer"/><address class="footer"><small>
Generated on Sun Jun 4 2023 21:59:56 for flang by&#160;<a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.4
</small></address>
</body>
</html>
