{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1700419683501 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1700419683511 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sun Nov 19 10:48:03 2023 " "Processing started: Sun Nov 19 10:48:03 2023" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1700419683511 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419683511 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off lab6 -c cpu " "Command: quartus_map --read_settings_files=on --write_settings_files=off lab6 -c cpu" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419683511 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1700419684004 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1700419684004 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab6_top.sv 4 4 " "Found 4 design units, including 4 entities, in source file lab6_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 lab6_top " "Found entity 1: lab6_top" {  } { { "lab6_top.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/lab6_top.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419698699 ""} { "Info" "ISGN_ENTITY_NAME" "2 input_iface " "Found entity 2: input_iface" {  } { { "lab6_top.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/lab6_top.sv" 68 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419698699 ""} { "Info" "ISGN_ENTITY_NAME" "3 vDFF " "Found entity 3: vDFF" {  } { { "lab6_top.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/lab6_top.sv" 79 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419698699 ""} { "Info" "ISGN_ENTITY_NAME" "4 sseg " "Found entity 4: sseg" {  } { { "lab6_top.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/lab6_top.sv" 96 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419698699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419698699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "state_controller.sv 1 1 " "Found 1 design units, including 1 entities, in source file state_controller.sv" { { "Info" "ISGN_ENTITY_NAME" "1 StateController " "Found entity 1: StateController" {  } { { "state_controller.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/state_controller.sv" 19 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419698718 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419698718 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "shifter.sv 1 1 " "Found 1 design units, including 1 entities, in source file shifter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 shifter " "Found entity 1: shifter" {  } { { "shifter.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/shifter.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419698723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419698723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "regfile.sv 1 1 " "Found 1 design units, including 1 entities, in source file regfile.sv" { { "Info" "ISGN_ENTITY_NAME" "1 regfile " "Found entity 1: regfile" {  } { { "regfile.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/regfile.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419698726 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419698726 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "instructiondecoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file instructiondecoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionDecoder " "Found entity 1: InstructionDecoder" {  } { { "instructionDecoder.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/instructionDecoder.sv" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419698728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419698728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "datapath.sv 1 1 " "Found 1 design units, including 1 entities, in source file datapath.sv" { { "Info" "ISGN_ENTITY_NAME" "1 datapath " "Found entity 1: datapath" {  } { { "datapath.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/datapath.sv" 12 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419698733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419698733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "cpu.sv 1 1 " "Found 1 design units, including 1 entities, in source file cpu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 cpu " "Found entity 1: cpu" {  } { { "cpu.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419698737 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419698737 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "alu.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/alu.sv" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1700419698741 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419698741 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "selB state_controller.sv(53) " "Verilog HDL Implicit Net warning at state_controller.sv(53): created implicit net for \"selB\"" {  } { { "state_controller.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/state_controller.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419698743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "selA state_controller.sv(53) " "Verilog HDL Implicit Net warning at state_controller.sv(53): created implicit net for \"selA\"" {  } { { "state_controller.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/state_controller.sv" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419698743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "asel cpu.sv(98) " "Verilog HDL Implicit Net warning at cpu.sv(98): created implicit net for \"asel\"" {  } { { "cpu.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419698743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "bsel cpu.sv(98) " "Verilog HDL Implicit Net warning at cpu.sv(98): created implicit net for \"bsel\"" {  } { { "cpu.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv" 98 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419698744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "status_out cpu.sv(107) " "Verilog HDL Implicit Net warning at cpu.sv(107): created implicit net for \"status_out\"" {  } { { "cpu.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv" 107 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419698744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "cpu " "Elaborating entity \"cpu\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1700419698807 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "cpu.sv(75) " "Verilog HDL Case Statement information at cpu.sv(75): all case item expressions in this case statement are onehot" {  } { { "cpu.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv" 75 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700419698819 "|cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "asel 0 cpu.sv(98) " "Net \"asel\" at cpu.sv(98) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700419698822 "|cpu"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "bsel 0 cpu.sv(98) " "Net \"bsel\" at cpu.sv(98) has no driver or initial value, using a default initial value '0'" {  } { { "cpu.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv" 98 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Analysis & Synthesis" 0 -1 1700419698823 "|cpu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF vDFF:InstructionReg " "Elaborating entity \"vDFF\" for hierarchy \"vDFF:InstructionReg\"" {  } { { "cpu.sv" "InstructionReg" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419698866 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionDecoder InstructionDecoder:Dec " "Elaborating entity \"InstructionDecoder\" for hierarchy \"InstructionDecoder:Dec\"" {  } { { "cpu.sv" "Dec" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv" 22 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419698871 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StateController StateController:FSM " "Elaborating entity \"StateController\" for hierarchy \"StateController:FSM\"" {  } { { "cpu.sv" "FSM" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419698875 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selB state_controller.sv(53) " "Verilog HDL or VHDL warning at state_controller.sv(53): object \"selB\" assigned a value but never read" {  } { { "state_controller.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/state_controller.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700419698876 "|cpu|StateController:FSM"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "selA state_controller.sv(53) " "Verilog HDL or VHDL warning at state_controller.sv(53): object \"selA\" assigned a value but never read" {  } { { "state_controller.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/state_controller.sv" 53 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1700419698876 "|cpu|StateController:FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "state_controller.sv(62) " "Verilog HDL Case Statement information at state_controller.sv(62): all case item expressions in this case statement are onehot" {  } { { "state_controller.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/state_controller.sv" 62 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700419698876 "|cpu|StateController:FSM"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "state_controller.sv(148) " "Verilog HDL Case Statement warning at state_controller.sv(148): incomplete case statement has no default case item" {  } { { "state_controller.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/state_controller.sv" 148 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1700419698876 "|cpu|StateController:FSM"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "state_controller.sv(148) " "Verilog HDL Case Statement information at state_controller.sv(148): all case item expressions in this case statement are onehot" {  } { { "state_controller.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/state_controller.sv" 148 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1700419698878 "|cpu|StateController:FSM"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "datapath datapath:dp " "Elaborating entity \"datapath\" for hierarchy \"datapath:dp\"" {  } { { "cpu.sv" "dp" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419698889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "shifter datapath:dp\|shifter:FileShifter " "Elaborating entity \"shifter\" for hierarchy \"datapath:dp\|shifter:FileShifter\"" {  } { { "datapath.sv" "FileShifter" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/datapath.sv" 38 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419698906 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "16 15 shifter.sv(16) " "Verilog HDL assignment warning at shifter.sv(16): truncated value with size 16 to match size of target (15)" {  } { { "shifter.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/shifter.sv" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1700419698907 "|cpu|datapath:dp|shifter:FileShifter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "regfile datapath:dp\|regfile:REGFILE " "Elaborating entity \"regfile\" for hierarchy \"datapath:dp\|regfile:REGFILE\"" {  } { { "datapath.sv" "REGFILE" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/datapath.sv" 39 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419698909 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU datapath:dp\|ALU:ALUModule " "Elaborating entity \"ALU\" for hierarchy \"datapath:dp\|ALU:ALUModule\"" {  } { { "datapath.sv" "ALUModule" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/datapath.sv" 40 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419698923 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vDFF datapath:dp\|vDFF:status_loader " "Elaborating entity \"vDFF\" for hierarchy \"datapath:dp\|vDFF:status_loader\"" {  } { { "datapath.sv" "status_loader" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/datapath.sv" 45 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419698929 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1700419699886 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "V GND " "Pin \"V\" is stuck at GND" {  } { { "cpu.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700419700147 "|cpu|V"} { "Warning" "WMLS_MLS_STUCK_PIN" "Z GND " "Pin \"Z\" is stuck at GND" {  } { { "cpu.sv" "" { Text "D:/UBC/Courses/2023W1/CPEN_211/Lab6/Shared-/cpu.sv" 15 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1700419700147 "|cpu|Z"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1700419700147 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1700419700290 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "4 " "4 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1700419700685 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1700419700944 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1700419700944 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "359 " "Implemented 359 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "20 " "Implemented 20 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1700419701077 ""} { "Info" "ICUT_CUT_TM_OPINS" "20 " "Implemented 20 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1700419701077 ""} { "Info" "ICUT_CUT_TM_LCELLS" "319 " "Implemented 319 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1700419701077 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1700419701077 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 16 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 16 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4831 " "Peak virtual memory: 4831 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1700419701097 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sun Nov 19 10:48:21 2023 " "Processing ended: Sun Nov 19 10:48:21 2023" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1700419701097 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:18 " "Elapsed time: 00:00:18" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1700419701097 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1700419701097 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1700419701097 ""}
