
*** Running vivado
    with args -log controlador_pwm_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source controlador_pwm_wrapper.tcl


****** Vivado v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source controlador_pwm_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2017.4/data/ip'.
add_files: Time (s): cpu = 00:00:01 ; elapsed = 00:00:08 . Memory (MB): peak = 292.035 ; gain = 12.777
Command: synth_design -top controlador_pwm_wrapper -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 11764 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 402.617 ; gain = 100.855
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'controlador_pwm_wrapper' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/sources_1/bd/controlador_pwm/hdl/controlador_pwm_wrapper.vhd:23]
INFO: [Synth 8-3491] module 'controlador_pwm' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/sources_1/bd/controlador_pwm/synth/controlador_pwm.vhd:14' bound to instance 'controlador_pwm_i' of component 'controlador_pwm' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/sources_1/bd/controlador_pwm/hdl/controlador_pwm_wrapper.vhd:33]
INFO: [Synth 8-638] synthesizing module 'controlador_pwm' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/sources_1/bd/controlador_pwm/synth/controlador_pwm.vhd:27]
INFO: [Synth 8-3491] module 'controlador_pwm_cont_preescalado_0_1' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/.Xil/Vivado-15056-DESKTOP-CDDJBQR/realtime/controlador_pwm_cont_preescalado_0_1_stub.vhdl:5' bound to instance 'cont_preescalado_0' of component 'controlador_pwm_cont_preescalado_0_1' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/sources_1/bd/controlador_pwm/synth/controlador_pwm.vhd:62]
INFO: [Synth 8-638] synthesizing module 'controlador_pwm_cont_preescalado_0_1' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/.Xil/Vivado-15056-DESKTOP-CDDJBQR/realtime/controlador_pwm_cont_preescalado_0_1_stub.vhdl:14]
INFO: [Synth 8-3491] module 'controlador_pwm_mod_m_counter_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/.Xil/Vivado-15056-DESKTOP-CDDJBQR/realtime/controlador_pwm_mod_m_counter_0_0_stub.vhdl:5' bound to instance 'mod_m_counter_0' of component 'controlador_pwm_mod_m_counter_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/sources_1/bd/controlador_pwm/synth/controlador_pwm.vhd:68]
INFO: [Synth 8-638] synthesizing module 'controlador_pwm_mod_m_counter_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/.Xil/Vivado-15056-DESKTOP-CDDJBQR/realtime/controlador_pwm_mod_m_counter_0_0_stub.vhdl:14]
INFO: [Synth 8-3491] module 'controlador_pwm_pwm_dc_motor_0_0' declared at 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/.Xil/Vivado-15056-DESKTOP-CDDJBQR/realtime/controlador_pwm_pwm_dc_motor_0_0_stub.vhdl:5' bound to instance 'pwm_dc_motor_0' of component 'controlador_pwm_pwm_dc_motor_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/sources_1/bd/controlador_pwm/synth/controlador_pwm.vhd:74]
INFO: [Synth 8-638] synthesizing module 'controlador_pwm_pwm_dc_motor_0_0' [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/.Xil/Vivado-15056-DESKTOP-CDDJBQR/realtime/controlador_pwm_pwm_dc_motor_0_0_stub.vhdl:16]
INFO: [Synth 8-256] done synthesizing module 'controlador_pwm' (1#1) [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/sources_1/bd/controlador_pwm/synth/controlador_pwm.vhd:27]
INFO: [Synth 8-256] done synthesizing module 'controlador_pwm_wrapper' (2#1) [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/sources_1/bd/controlador_pwm/hdl/controlador_pwm_wrapper.vhd:23]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 455.156 ; gain = 153.395
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 455.156 ; gain = 153.395
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/.Xil/Vivado-15056-DESKTOP-CDDJBQR/dcp3/controlador_pwm_cont_preescalado_0_1_in_context.xdc] for cell 'controlador_pwm_i/cont_preescalado_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/.Xil/Vivado-15056-DESKTOP-CDDJBQR/dcp3/controlador_pwm_cont_preescalado_0_1_in_context.xdc] for cell 'controlador_pwm_i/cont_preescalado_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/.Xil/Vivado-15056-DESKTOP-CDDJBQR/dcp4/controlador_pwm_mod_m_counter_0_0_in_context.xdc] for cell 'controlador_pwm_i/mod_m_counter_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/.Xil/Vivado-15056-DESKTOP-CDDJBQR/dcp4/controlador_pwm_mod_m_counter_0_0_in_context.xdc] for cell 'controlador_pwm_i/mod_m_counter_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/.Xil/Vivado-15056-DESKTOP-CDDJBQR/dcp5/controlador_pwm_pwm_dc_motor_0_0_in_context.xdc] for cell 'controlador_pwm_i/pwm_dc_motor_0'
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/.Xil/Vivado-15056-DESKTOP-CDDJBQR/dcp5/controlador_pwm_pwm_dc_motor_0_0_in_context.xdc] for cell 'controlador_pwm_i/pwm_dc_motor_0'
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:362]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:367]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:372]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc:375]
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.srcs/constrs_1/imports/Fuentes/zedboard_constraint.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/controlador_pwm_wrapper_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/controlador_pwm_wrapper_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.005 . Memory (MB): peak = 739.496 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 739.496 ; gain = 437.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 739.496 ; gain = 437.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for controlador_pwm_i. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for controlador_pwm_i/cont_preescalado_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for controlador_pwm_i/mod_m_counter_0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for controlador_pwm_i/pwm_dc_motor_0. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 739.496 ; gain = 437.734
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 739.496 ; gain = 437.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 739.496 ; gain = 437.734
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 793.195 ; gain = 491.434
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 793.195 ; gain = 491.434
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:26 ; elapsed = 00:00:27 . Memory (MB): peak = 802.781 ; gain = 501.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 802.781 ; gain = 501.020
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 802.781 ; gain = 501.020
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 802.781 ; gain = 501.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 802.781 ; gain = 501.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 802.781 ; gain = 501.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 802.781 ; gain = 501.020
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+-------------------------------------+----------+
|      |BlackBox name                        |Instances |
+------+-------------------------------------+----------+
|1     |controlador_pwm_cont_preescalado_0_1 |         1|
|2     |controlador_pwm_mod_m_counter_0_0    |         1|
|3     |controlador_pwm_pwm_dc_motor_0_0     |         1|
+------+-------------------------------------+----------+

Report Cell Usage: 
+------+--------------------------------------------+------+
|      |Cell                                        |Count |
+------+--------------------------------------------+------+
|1     |controlador_pwm_cont_preescalado_0_1_bbox_0 |     1|
|2     |controlador_pwm_mod_m_counter_0_0_bbox_1    |     1|
|3     |controlador_pwm_pwm_dc_motor_0_0_bbox_2     |     1|
|4     |IBUF                                        |    10|
|5     |OBUF                                        |     1|
+------+--------------------------------------------+------+

Report Instance Areas: 
+------+--------------------+----------------+------+
|      |Instance            |Module          |Cells |
+------+--------------------+----------------+------+
|1     |top                 |                |    14|
|2     |  controlador_pwm_i |controlador_pwm |     3|
+------+--------------------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 802.781 ; gain = 501.020
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 802.781 ; gain = 216.680
Synthesis Optimization Complete : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 802.781 ; gain = 501.020
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 10 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
26 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 814.895 ; gain = 522.859
INFO: [Common 17-1381] The checkpoint 'C:/Users/Augusto/Desktop/Proyecto2_FPGA/control_motores_pwm/control_motores_pwm.runs/synth_1/controlador_pwm_wrapper.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file controlador_pwm_wrapper_utilization_synth.rpt -pb controlador_pwm_wrapper_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.036 . Memory (MB): peak = 815.301 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 22 19:59:52 2021...
