Library IEEE;
    use IEEE.std_logic_1164.all;
    use IEEE.std_logic_unsigned.all;
    entity counter is
        port (clk,clr:in std_logic;
            din: in std_logic_vector (2 downto 0);
            dout:out std_logic_vector (2 downto 0));
        end counter;
        architecture beh of counter is
            signal temp: std_logic_vector (2 downto 0);
            begin
                cnt: process (clk, clr)
                begin
                    if clr='1' then
                        temp<="000";
                        elsif falling_edge (clk) then
                            temp <= temp + 1;
                        end if;
                    end process cnt;
                    dout<= temp;
                end beh;

-- Counter is a sequential logic circuit
-- The above counter is 3-bit, so the count operation will process 000 to 111 continuously.
