# Reti Logiche a.a. 2017-18 project
This is my VHDL code for the 2017-18 project of the course Reti Logiche at Politecnico di Milano.
For running testbenches I used the Vivado suite from Xilinx.
In this repo you will find the VHDL code, the assignment document and the documentation to my code.
