

================================================================
== Vitis HLS Report for 'load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2'
================================================================
* Date:           Thu Jan  9 14:49:55 2025

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        kernel_nlp
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu55c-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.920 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5004|     5004|  20.016 us|  20.016 us|  5004|  5004|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_64_1_VITIS_LOOP_65_2  |     5002|     5002|         4|          1|          1|  5000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     1|        -|        -|    -|
|Expression           |        -|     -|        0|      119|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|       90|    -|
|Register             |        -|     -|      364|       32|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     1|      364|      241|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|    ~0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +-------------------------------------+-------------------------------+--------------+
    |               Instance              |             Module            |  Expression  |
    +-------------------------------------+-------------------------------+--------------+
    |mac_muladd_7ns_5ns_5ns_12_4_1_U2889  |mac_muladd_7ns_5ns_5ns_12_4_1  |  i0 * i1 + i2|
    +-------------------------------------+-------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln64_1_fu_399_p2       |         +|   0|  0|  20|          13|           1|
    |add_ln64_fu_408_p2         |         +|   0|  0|  15|           8|           1|
    |add_ln65_1_fu_446_p2       |         +|   0|  0|  12|           5|           1|
    |add_ln65_fu_579_p2         |         +|   0|  0|  15|           8|           4|
    |ap_block_pp0_stage0_11001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln64_fu_393_p2        |      icmp|   0|  0|  20|          13|          13|
    |icmp_ln65_fu_414_p2        |      icmp|   0|  0|  12|           5|           4|
    |select_ln64_1_fu_420_p3    |    select|   0|  0|   8|           1|           8|
    |select_ln64_fu_484_p3      |    select|   0|  0|   8|           1|           1|
    |select_ln65_fu_452_p3      |    select|   0|  0|   5|           1|           1|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 119|          57|          37|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_i0_load              |   9|          2|    8|         16|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   13|         26|
    |ap_sig_allocacmp_indvar_load          |   9|          2|    5|         10|
    |i0_fu_136                             |   9|          2|    8|         16|
    |i1_fu_128                             |   9|          2|    8|         16|
    |indvar_flatten_fu_140                 |   9|          2|   13|         26|
    |indvar_fu_132                         |   9|          2|    5|         10|
    |kernel_A_blk_n_R                      |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   63|        126|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+----+----+-----+-----------+
    |               Name               | FF | LUT| Bits| Const Bits|
    +----------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                         |   1|   0|    1|          0|
    |ap_done_reg                       |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2           |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg  |   1|   0|    1|          0|
    |i0_fu_136                         |   8|   0|    8|          0|
    |i1_fu_128                         |   8|   0|    8|          0|
    |icmp_ln65_reg_695                 |   1|   0|    1|          0|
    |icmp_ln65_reg_695_pp0_iter1_reg   |   1|   0|    1|          0|
    |indvar_flatten_fu_140             |  13|   0|   13|          0|
    |indvar_fu_132                     |   5|   0|    5|          0|
    |trunc_ln64_reg_700                |   1|   0|    1|          0|
    |trunc_ln67_1_reg_719              |  32|   0|   32|          0|
    |trunc_ln67_2_reg_724              |  32|   0|   32|          0|
    |trunc_ln67_3_reg_729              |  32|   0|   32|          0|
    |trunc_ln67_4_reg_734              |  32|   0|   32|          0|
    |trunc_ln67_5_reg_739              |  32|   0|   32|          0|
    |trunc_ln67_6_reg_744              |  32|   0|   32|          0|
    |trunc_ln67_7_reg_749              |  32|   0|   32|          0|
    |trunc_ln67_reg_714                |  32|   0|   32|          0|
    |trunc_ln64_reg_700                |  64|  32|    1|          0|
    +----------------------------------+----+----+-----+-----------+
    |Total                             | 364|  32|  301|          0|
    +----------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  |                  Source Object                  |    C Type    |
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|  load_A_Pipeline_VITIS_LOOP_64_1_VITIS_LOOP_65_2|  return value|
|m_axi_kernel_A_AWVALID   |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWREADY   |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWADDR    |  out|   64|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWID      |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWLEN     |  out|   32|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWSIZE    |  out|    3|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWBURST   |  out|    2|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWLOCK    |  out|    2|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWCACHE   |  out|    4|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWPROT    |  out|    3|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWQOS     |  out|    4|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWREGION  |  out|    4|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_AWUSER    |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WVALID    |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WREADY    |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WDATA     |  out|  256|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WSTRB     |  out|   32|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WLAST     |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WID       |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_WUSER     |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARVALID   |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARREADY   |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARADDR    |  out|   64|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARID      |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARLEN     |  out|   32|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARSIZE    |  out|    3|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARBURST   |  out|    2|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARLOCK    |  out|    2|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARCACHE   |  out|    4|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARPROT    |  out|    3|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARQOS     |  out|    4|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARREGION  |  out|    4|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_ARUSER    |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RVALID    |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RREADY    |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RDATA     |   in|  256|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RLAST     |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RID       |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RFIFONUM  |   in|    9|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RUSER     |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_RRESP     |   in|    2|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_BVALID    |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_BREADY    |  out|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_BRESP     |   in|    2|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_BID       |   in|    1|       m_axi|                                         kernel_A|       pointer|
|m_axi_kernel_A_BUSER     |   in|    1|       m_axi|                                         kernel_A|       pointer|
|sext_ln64                |   in|   59|     ap_none|                                        sext_ln64|        scalar|
|A_0_0_address0           |  out|   12|   ap_memory|                                            A_0_0|         array|
|A_0_0_ce0                |  out|    1|   ap_memory|                                            A_0_0|         array|
|A_0_0_we0                |  out|    1|   ap_memory|                                            A_0_0|         array|
|A_0_0_d0                 |  out|   32|   ap_memory|                                            A_0_0|         array|
|A_0_1_address0           |  out|   12|   ap_memory|                                            A_0_1|         array|
|A_0_1_ce0                |  out|    1|   ap_memory|                                            A_0_1|         array|
|A_0_1_we0                |  out|    1|   ap_memory|                                            A_0_1|         array|
|A_0_1_d0                 |  out|   32|   ap_memory|                                            A_0_1|         array|
|A_0_2_address0           |  out|   12|   ap_memory|                                            A_0_2|         array|
|A_0_2_ce0                |  out|    1|   ap_memory|                                            A_0_2|         array|
|A_0_2_we0                |  out|    1|   ap_memory|                                            A_0_2|         array|
|A_0_2_d0                 |  out|   32|   ap_memory|                                            A_0_2|         array|
|A_0_3_address0           |  out|   12|   ap_memory|                                            A_0_3|         array|
|A_0_3_ce0                |  out|    1|   ap_memory|                                            A_0_3|         array|
|A_0_3_we0                |  out|    1|   ap_memory|                                            A_0_3|         array|
|A_0_3_d0                 |  out|   32|   ap_memory|                                            A_0_3|         array|
|A_0_4_address0           |  out|   12|   ap_memory|                                            A_0_4|         array|
|A_0_4_ce0                |  out|    1|   ap_memory|                                            A_0_4|         array|
|A_0_4_we0                |  out|    1|   ap_memory|                                            A_0_4|         array|
|A_0_4_d0                 |  out|   32|   ap_memory|                                            A_0_4|         array|
|A_0_5_address0           |  out|   12|   ap_memory|                                            A_0_5|         array|
|A_0_5_ce0                |  out|    1|   ap_memory|                                            A_0_5|         array|
|A_0_5_we0                |  out|    1|   ap_memory|                                            A_0_5|         array|
|A_0_5_d0                 |  out|   32|   ap_memory|                                            A_0_5|         array|
|A_0_6_address0           |  out|   12|   ap_memory|                                            A_0_6|         array|
|A_0_6_ce0                |  out|    1|   ap_memory|                                            A_0_6|         array|
|A_0_6_we0                |  out|    1|   ap_memory|                                            A_0_6|         array|
|A_0_6_d0                 |  out|   32|   ap_memory|                                            A_0_6|         array|
|A_0_7_address0           |  out|   12|   ap_memory|                                            A_0_7|         array|
|A_0_7_ce0                |  out|    1|   ap_memory|                                            A_0_7|         array|
|A_0_7_we0                |  out|    1|   ap_memory|                                            A_0_7|         array|
|A_0_7_d0                 |  out|   32|   ap_memory|                                            A_0_7|         array|
|A_1_0_address0           |  out|   12|   ap_memory|                                            A_1_0|         array|
|A_1_0_ce0                |  out|    1|   ap_memory|                                            A_1_0|         array|
|A_1_0_we0                |  out|    1|   ap_memory|                                            A_1_0|         array|
|A_1_0_d0                 |  out|   32|   ap_memory|                                            A_1_0|         array|
|A_1_1_address0           |  out|   12|   ap_memory|                                            A_1_1|         array|
|A_1_1_ce0                |  out|    1|   ap_memory|                                            A_1_1|         array|
|A_1_1_we0                |  out|    1|   ap_memory|                                            A_1_1|         array|
|A_1_1_d0                 |  out|   32|   ap_memory|                                            A_1_1|         array|
|A_1_2_address0           |  out|   12|   ap_memory|                                            A_1_2|         array|
|A_1_2_ce0                |  out|    1|   ap_memory|                                            A_1_2|         array|
|A_1_2_we0                |  out|    1|   ap_memory|                                            A_1_2|         array|
|A_1_2_d0                 |  out|   32|   ap_memory|                                            A_1_2|         array|
|A_1_3_address0           |  out|   12|   ap_memory|                                            A_1_3|         array|
|A_1_3_ce0                |  out|    1|   ap_memory|                                            A_1_3|         array|
|A_1_3_we0                |  out|    1|   ap_memory|                                            A_1_3|         array|
|A_1_3_d0                 |  out|   32|   ap_memory|                                            A_1_3|         array|
|A_1_4_address0           |  out|   12|   ap_memory|                                            A_1_4|         array|
|A_1_4_ce0                |  out|    1|   ap_memory|                                            A_1_4|         array|
|A_1_4_we0                |  out|    1|   ap_memory|                                            A_1_4|         array|
|A_1_4_d0                 |  out|   32|   ap_memory|                                            A_1_4|         array|
|A_1_5_address0           |  out|   12|   ap_memory|                                            A_1_5|         array|
|A_1_5_ce0                |  out|    1|   ap_memory|                                            A_1_5|         array|
|A_1_5_we0                |  out|    1|   ap_memory|                                            A_1_5|         array|
|A_1_5_d0                 |  out|   32|   ap_memory|                                            A_1_5|         array|
|A_1_6_address0           |  out|   12|   ap_memory|                                            A_1_6|         array|
|A_1_6_ce0                |  out|    1|   ap_memory|                                            A_1_6|         array|
|A_1_6_we0                |  out|    1|   ap_memory|                                            A_1_6|         array|
|A_1_6_d0                 |  out|   32|   ap_memory|                                            A_1_6|         array|
|A_1_7_address0           |  out|   12|   ap_memory|                                            A_1_7|         array|
|A_1_7_ce0                |  out|    1|   ap_memory|                                            A_1_7|         array|
|A_1_7_we0                |  out|    1|   ap_memory|                                            A_1_7|         array|
|A_1_7_d0                 |  out|   32|   ap_memory|                                            A_1_7|         array|
+-------------------------+-----+-----+------------+-------------------------------------------------+--------------+

