================================================================
== Vivado RTL Synthesis Results
================================================================
+ General Information:
    * Date:            Tue Nov 02 13:35:09 +0800 2021
    * Version:         2021.1 (Build 3286242 on Wed Jul 28 13:10:47 MDT 2021)
    * Project:         yuv_filter.prj
    * Solution:        solution3 (Vivado IP Flow Target)
    * Product family:  zynq
    * Target device:   xc7z020-clg400-1


================================================================
== Run Constraints & Options
================================================================
+ Design Constraints & Options:
    * RTL Synthesis target clock:  10 ns
    * C-Synthesis target clock:    10 ns
    * C-Synthesis uncertainty:     27%

+ RTL Synthesis Options:
    * config_export -vivado_synth_strategy:     default
    * config_export -vivado_synth_design_args:  -directive sdx_optimization_effort_high

+ Reporting Options:
    * config_export -vivado_report_level:      2
    * config_export -vivado_max_timing_paths:  10


================================================================
== RTL Synthesis Resource Summary
================================================================
LUT:              666
FF:               872
DSP:              15
BRAM:             0
URAM:             0
SRL:              42


================================================================
== RTL Synthesis Timing Summary
================================================================
* Timing was met
+------------+-------------+
| Timing     | Period (ns) |
+------------+-------------+
| Target     | 10.000      |
| Post-Route | 7.159       |
+------------+-------------+


================================================================
== RTL Synthesis Resources
================================================================
+----------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------------------+------------------+
| Name                             | LUT | FF  | DSP | BRAM | URAM | SRL | Pragma | Impl | Latency | Variable             | Source           |
+----------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------------------+------------------+
| U0                               | 666 | 872 | 15  |      |      |     |        |      |         |                      |                  |
|   (U0)                           |     | 2   |     |      |      |     |        |      |         |                      |                  |
|   U_scale_c_U                    | 14  | 5   |     |      |      |     |        |      |         |                      |                  |
|     bind_storage fifo            |     |     |     |      |      |     |        | srl  | 0       | U_scale_c            |                  |
|   V_scale_c_U                    | 15  | 5   |     |      |      |     |        |      |         |                      |                  |
|     bind_storage fifo            |     |     |     |      |      |     |        | srl  | 0       | V_scale_c            |                  |
|   Y_scale_c_U                    | 14  | 5   |     |      |      |     |        |      |         |                      |                  |
|     bind_storage fifo            |     |     |     |      |      |     |        | srl  | 0       | Y_scale_c            |                  |
|   entry_proc_U0                  |     | 1   |     |      |      |     |        |      |         |                      |                  |
|   p_scale_channels_ch1_U         | 16  | 12  |     |      |      |     |        |      |         |                      |                  |
|     bind_storage fifo            |     |     |     |      |      |     |        | srl  | 0       | p_scale_channels_ch1 | yuv_filter.c:18  |
|   p_scale_channels_ch2_U         | 11  | 12  |     |      |      |     |        |      |         |                      |                  |
|     bind_storage fifo            |     |     |     |      |      |     |        | srl  | 0       | p_scale_channels_ch2 | yuv_filter.c:18  |
|   p_scale_channels_ch3_U         | 11  | 12  |     |      |      |     |        |      |         |                      |                  |
|     bind_storage fifo            |     |     |     |      |      |     |        | srl  | 0       | p_scale_channels_ch3 | yuv_filter.c:18  |
|   p_scale_height_U               | 36  | 36  |     |      |      |     |        |      |         |                      |                  |
|     bind_storage fifo            |     |     |     |      |      |     |        | srl  | 0       | p_scale_height       | yuv_filter.c:18  |
|   p_scale_width_U                | 35  | 36  |     |      |      |     |        |      |         |                      |                  |
|     bind_storage fifo            |     |     |     |      |      |     |        | srl  | 0       | p_scale_width        | yuv_filter.c:18  |
|   p_yuv_channels_ch1_U           | 12  | 20  |     |      |      |     |        |      |         |                      |                  |
|     bind_storage fifo            |     |     |     |      |      |     |        | srl  | 0       | p_yuv_channels_ch1   | yuv_filter.c:17  |
|   p_yuv_channels_ch2_U           | 11  | 20  |     |      |      |     |        |      |         |                      |                  |
|     bind_storage fifo            |     |     |     |      |      |     |        | srl  | 0       | p_yuv_channels_ch2   | yuv_filter.c:17  |
|   p_yuv_channels_ch3_U           | 11  | 20  |     |      |      |     |        |      |         |                      |                  |
|     bind_storage fifo            |     |     |     |      |      |     |        | srl  | 0       | p_yuv_channels_ch3   | yuv_filter.c:17  |
|   p_yuv_height_U                 | 19  | 36  |     |      |      |     |        |      |         |                      |                  |
|     bind_storage fifo            |     |     |     |      |      |     |        | srl  | 0       | p_yuv_height         | yuv_filter.c:17  |
|   p_yuv_width_U                  | 20  | 36  |     |      |      |     |        |      |         |                      |                  |
|     bind_storage fifo            |     |     |     |      |      |     |        | srl  | 0       | p_yuv_width          | yuv_filter.c:17  |
|   rgb2yuv_1_U0                   | 155 | 268 | 6   |      |      |     |        |      |         |                      |                  |
|     (rgb2yuv_1_U0)               | 3   | 39  |     |      |      |     |        |      |         |                      |                  |
|   start_for_yuv2rgb_1_U0_U       | 4   | 4   |     |      |      |     |        |      |         |                      |                  |
|   start_for_yuv_scale_U0_U       | 10  | 4   |     |      |      |     |        |      |         |                      |                  |
|   yuv2rgb_1_U0                   | 195 | 259 | 5   |      |      |     |        |      |         |                      |                  |
|     (yuv2rgb_1_U0)               | 2   | 87  |     |      |      |     |        |      |         |                      |                  |
|   yuv_scale_U0                   | 77  | 79  | 4   |      |      |     |        |      |         |                      |                  |
|     (yuv_scale_U0)               | 6   | 40  |     |      |      |     |        |      |         |                      |                  |
|     mul_mul_16ns_16ns_32_4_1_U51 | 2   |     | 1   |      |      |     |        |      |         |                      |                  |
|       bind_op mul                |     |     |     |      |      |     |        | dsp  | 3       | bound                | yuv_filter.c:123 |
+----------------------------------+-----+-----+-----+------+------+-----+--------+------+---------+----------------------+------------------+


================================================================
== RTL Synthesis Fail Fast
================================================================
+-----------------------------------------------------------+-----------+--------+--------+
| Criteria                                                  | Guideline | Actual | Status |
+-----------------------------------------------------------+-----------+--------+--------+
| LUT                                                       | 70%       | 1.25%  | OK     |
| FD                                                        | 50%       | 0.82%  | OK     |
| LUTRAM+SRL                                                | 25%       | 0.24%  | OK     |
| MUXF7                                                     | 15%       | 0.00%  | OK     |
| DSP                                                       | 80%       | 6.82%  | OK     |
| RAMB/FIFO                                                 | 80%       | 0.00%  | OK     |
| DSP+RAMB+URAM (Avg)                                       | 70%       | 6.82%  | OK     |
| BUFGCE* + BUFGCTRL                                        | 24        | 0      | OK     |
| DONT_TOUCH (cells/nets)                                   | 0         | 0      | OK     |
| MARK_DEBUG (nets)                                         | 0         | 0      | OK     |
| Control Sets                                              | 998       | 29     | OK     |
| Average Fanout for modules > 100k cells                   | 4         | 0      | OK     |
| Non-FD high fanout nets > 10k loads                       | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| TIMING-6 (No common primary clock between related clocks) | 0         | 0      | OK     |
| TIMING-7 (No common node between related clocks)          | 0         | 0      | OK     |
| TIMING-8 (No common period between related clocks)        | 0         | 0      | OK     |
| TIMING-14 (LUT on the clock tree)                         | 0         | 0      | OK     |
| TIMING-35 (No common node in paths with the same clock)   | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+
| Number of paths above max LUT budgeting (0.575ns)         | 0         | 0      | OK     |
| Number of paths above max Net budgeting (0.403ns)         | 0         | 0      | OK     |
+-----------------------------------------------------------+-----------+--------+--------+


================================================================
== RTL Synthesis Timing Paths
================================================================
* Timing was met
+-------+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path  | Slack | Startpoint Pin                                                                                           | Endpoint Pin                                                                                                                                                               | Logic Levels | Max Fanout | Datapath Delay | Datapath Logic | Datapath Net |
|       |       |                                                                                                          |                                                                                                                                                                            |              |            |                |          Delay |        Delay |
+-------+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+
| Path1 | 2.841 | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[14] |            6 |          6 |          5.195 |          2.313 |        2.882 |
| Path2 | 2.923 | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[15] |            6 |         33 |          5.114 |          2.232 |        2.882 |
| Path3 | 2.923 | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[16] |            6 |         33 |          5.114 |          2.232 |        2.882 |
| Path4 | 2.923 | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[17] |            6 |         33 |          5.114 |          2.232 |        2.882 |
| Path5 | 2.923 | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]/C | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg/C[18] |            6 |         33 |          5.114 |          2.232 |        2.882 |
+-------+-------+----------------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+------------+----------------+----------------+--------------+

    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path1 Cells                                                                                                                                                                                  | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]                                                                                       | FLOP_LATCH.flop.FDRE |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6 | LUT.others.LUT6      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_3                                                                                    | LUT.others.LUT2      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1                                                                                        | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__1_i_2       | LUT.others.LUT2      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__1                                                                                               | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2                                                                                               | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg                         | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path2 Cells                                                                                                                                                                                  | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]                                                                                       | FLOP_LATCH.flop.FDRE |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6 | LUT.others.LUT6      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_3                                                                                    | LUT.others.LUT2      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1                                                                                        | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__1_i_2       | LUT.others.LUT2      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__1                                                                                               | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2                                                                                               | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg                         | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path3 Cells                                                                                                                                                                                  | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]                                                                                       | FLOP_LATCH.flop.FDRE |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6 | LUT.others.LUT6      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_3                                                                                    | LUT.others.LUT2      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1                                                                                        | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__1_i_2       | LUT.others.LUT2      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__1                                                                                               | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2                                                                                               | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg                         | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path4 Cells                                                                                                                                                                                  | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]                                                                                       | FLOP_LATCH.flop.FDRE |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6 | LUT.others.LUT6      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_3                                                                                    | LUT.others.LUT2      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1                                                                                        | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__1_i_2       | LUT.others.LUT2      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__1                                                                                               | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2                                                                                               | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg                         | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+

    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | Path5 Cells                                                                                                                                                                                  | Primitive Type       |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/B_reg_665_pp0_iter6_reg_reg[4]                                                                                       | FLOP_LATCH.flop.FDRE |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/sub_ln59_1_fu_411_p2_carry__1_i_6 | LUT.others.LUT6      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1_i_3                                                                                    | LUT.others.LUT2      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/sub_ln59_1_fu_411_p2_carry__1                                                                                        | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_7ns_8ns_15_4_1_U8/yuv_filter_mac_muladd_8ns_7ns_8ns_15_4_1_DSP48_1_U/grp_fu_567_p2_carry__1_i_2       | LUT.others.LUT2      |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__1                                                                                               | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/grp_fu_567_p2_carry__2                                                                                               | CARRY.others.CARRY4  |
    | rgb2yuv_1_U0/grp_rgb2yuv_1_Pipeline_RGB2YUV_LOOP_X_RGB2YUV_LOOP_Y_fu_72/mac_muladd_8ns_8s_16s_16_4_1_U11/yuv_filter_mac_muladd_8ns_8s_16s_16_4_1_DSP48_4_U/p_reg_reg                         | MULT.dsp.DSP48E1     |
    +----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------+


================================================================
== RTL Synthesis Vivado Reports
================================================================
+--------------------------+----------------------------------------------------------------+
| Report Type              | Report Location                                                |
+--------------------------+----------------------------------------------------------------+
| design_analysis          | impl/vhdl/report/yuv_filter_design_analysis_synth.rpt          |
| failfast                 | impl/vhdl/report/yuv_filter_failfast_synth.rpt                 |
| timing                   | impl/vhdl/report/yuv_filter_timing_synth.rpt                   |
| timing_paths             | impl/vhdl/report/yuv_filter_timing_paths_synth.rpt             |
| utilization              | impl/vhdl/report/yuv_filter_utilization_synth.rpt              |
| utilization_hierarchical | impl/vhdl/report/yuv_filter_utilization_hierarchical_synth.rpt |
+--------------------------+----------------------------------------------------------------+


