--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/home/user/.local/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise
-v 3 -s 10 -n 3 -fastpaths -xml test1.twx test1.ncd -o test1.twr test1.pcf -ucf
test1.ucf

Design file:              test1.ncd
Physical constraint file: test1.pcf
Device,package,speed:     xc4vsx35,ff668,-10 (PRODUCTION 1.71 2013-10-13, STEPPING level 1)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 435489 paths analyzed, 38807 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.924ns.
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_24 (SLICE_X52Y116.BY), 28 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.076ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd45 (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.924ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd45 to tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y43.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd45
                                                       tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd45
    SLICE_X45Y52.F2      net (fanout=4)        1.183   tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd45
    SLICE_X45Y52.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/addfpb_internal<21>
                                                       tfm_inst/inst_CalculatePixOsCPSP/divfpsclr_internal_mux000011_SW0
    SLICE_X44Y56.G1      net (fanout=1)        0.578   N771
    SLICE_X44Y56.Y       Tilo                  0.195   tfm_inst/inst_CalculateVdd/inst_ExtractVDDParameters/state_FSM_FFd4
                                                       tfm_inst/inst_CalculatePixOsCPSP/divfpsclr_internal_mux000011
    SLICE_X44Y56.F4      net (fanout=2)        0.165   tfm_inst/inst_CalculatePixOsCPSP/N42
    SLICE_X44Y56.X       Tilo                  0.195   tfm_inst/inst_CalculateVdd/inst_ExtractVDDParameters/state_FSM_FFd4
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<0>2
    SLICE_X49Y119.G1     net (fanout=32)       4.157   tfm_inst/inst_CalculatePixOsCPSP/N19
    SLICE_X49Y119.Y      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/addfpb_internal<29>
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18_SW0
    SLICE_X49Y119.F4     net (fanout=1)        0.159   tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18_SW0/O
    SLICE_X49Y119.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/addfpb_internal<29>
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18_SW1
    SLICE_X53Y119.F1     net (fanout=1)        0.789   N4770
    SLICE_X53Y119.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/mulfpa_internal<16>
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18
    SLICE_X52Y116.BY     net (fanout=1)        0.309   tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18
    SLICE_X52Y116.CLK    Tsrck                 1.078   tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal<24>
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_24
    -------------------------------------------------  ---------------------------
    Total                                      9.924ns (2.584ns logic, 7.340ns route)
                                                       (26.0% logic, 74.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.233ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd52 (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.767ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd52 to tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X43Y40.XQ      Tcko                  0.340   tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd52
                                                       tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd52
    SLICE_X45Y52.F1      net (fanout=4)        1.026   tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd52
    SLICE_X45Y52.X       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/addfpb_internal<21>
                                                       tfm_inst/inst_CalculatePixOsCPSP/divfpsclr_internal_mux000011_SW0
    SLICE_X44Y56.G1      net (fanout=1)        0.578   N771
    SLICE_X44Y56.Y       Tilo                  0.195   tfm_inst/inst_CalculateVdd/inst_ExtractVDDParameters/state_FSM_FFd4
                                                       tfm_inst/inst_CalculatePixOsCPSP/divfpsclr_internal_mux000011
    SLICE_X44Y56.F4      net (fanout=2)        0.165   tfm_inst/inst_CalculatePixOsCPSP/N42
    SLICE_X44Y56.X       Tilo                  0.195   tfm_inst/inst_CalculateVdd/inst_ExtractVDDParameters/state_FSM_FFd4
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<0>2
    SLICE_X49Y119.G1     net (fanout=32)       4.157   tfm_inst/inst_CalculatePixOsCPSP/N19
    SLICE_X49Y119.Y      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/addfpb_internal<29>
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18_SW0
    SLICE_X49Y119.F4     net (fanout=1)        0.159   tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18_SW0/O
    SLICE_X49Y119.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/addfpb_internal<29>
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18_SW1
    SLICE_X53Y119.F1     net (fanout=1)        0.789   N4770
    SLICE_X53Y119.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/mulfpa_internal<16>
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18
    SLICE_X52Y116.BY     net (fanout=1)        0.309   tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18
    SLICE_X52Y116.CLK    Tsrck                 1.078   tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal<24>
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_24
    -------------------------------------------------  ---------------------------
    Total                                      9.767ns (2.584ns logic, 7.183ns route)
                                                       (26.5% logic, 73.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.401ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd29 (FF)
  Destination:          tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_24 (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.599ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd29 to tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_24
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X40Y40.XQ      Tcko                  0.360   tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd29
                                                       tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd29
    SLICE_X43Y44.G2      net (fanout=2)        0.736   tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd29
    SLICE_X43Y44.Y       Tilo                  0.194   tfm_inst/inst_CalculatePixOsCPSP/state_FSM_FFd10
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpb_internal_mux0000<23>62
    SLICE_X44Y56.G3      net (fanout=10)       0.680   tfm_inst/inst_CalculatePixOsCPSP/N54
    SLICE_X44Y56.Y       Tilo                  0.195   tfm_inst/inst_CalculateVdd/inst_ExtractVDDParameters/state_FSM_FFd4
                                                       tfm_inst/inst_CalculatePixOsCPSP/divfpsclr_internal_mux000011
    SLICE_X44Y56.F4      net (fanout=2)        0.165   tfm_inst/inst_CalculatePixOsCPSP/N42
    SLICE_X44Y56.X       Tilo                  0.195   tfm_inst/inst_CalculateVdd/inst_ExtractVDDParameters/state_FSM_FFd4
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<0>2
    SLICE_X49Y119.G1     net (fanout=32)       4.157   tfm_inst/inst_CalculatePixOsCPSP/N19
    SLICE_X49Y119.Y      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/addfpb_internal<29>
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18_SW0
    SLICE_X49Y119.F4     net (fanout=1)        0.159   tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18_SW0/O
    SLICE_X49Y119.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_ExtractKtaParameters/addfpb_internal<29>
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18_SW1
    SLICE_X53Y119.F1     net (fanout=1)        0.789   N4770
    SLICE_X53Y119.X      Tilo                  0.194   tfm_inst/inst_CalculatePixOS/inst_CalculatePixGain/mulfpa_internal<16>
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18
    SLICE_X52Y116.BY     net (fanout=1)        0.309   tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_mux0000<24>18
    SLICE_X52Y116.CLK    Tsrck                 1.078   tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal<24>
                                                       tfm_inst/inst_CalculatePixOsCPSP/mulfpa_internal_24
    -------------------------------------------------  ---------------------------
    Total                                      9.599ns (2.604ns logic, 6.995ns route)
                                                       (27.1% logic, 72.9% route)

--------------------------------------------------------------------------------

Paths for end point inst_subfp/blk0000013a (SLICE_X17Y161.BX), 168 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.109ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateTo_mux_1 (FF)
  Destination:          inst_subfp/blk0000013a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.891ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateTo_mux_1 to inst_subfp/blk0000013a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X42Y89.YQ      Tcko                  0.360   tfm_inst/CalculateTo_mux_1
                                                       tfm_inst/CalculateTo_mux_1
    SLICE_X34Y101.G1     net (fanout=5)        1.515   tfm_inst/CalculateTo_mux_1
    SLICE_X34Y101.Y      Tilo                  0.195   tfm_inst/inst_CalculateVirCompensated/addfpb_internal<8>
                                                       tfm_inst/subfpa<0>112
    SLICE_X26Y134.G1     net (fanout=66)       3.380   tfm_inst/N376
    SLICE_X26Y134.XMUX   Tif5x                 0.560   tfm_inst/inst_CalculateVdd/subfpb<25>
                                                       tfm_inst/subfpa<29>90_SW02
                                                       tfm_inst/subfpa<29>90_SW0_f5
    SLICE_X19Y160.F2     net (fanout=1)        1.675   N4626
    SLICE_X19Y160.X      Tilo                  0.194   inst_subfp/sig000002e7
                                                       tfm_inst/subfpa<29>90
    SLICE_X17Y160.G2     net (fanout=5)        0.516   subfpa<29>
    SLICE_X17Y160.COUT   Topcyg                0.559   inst_subfp/sig00000303
                                                       inst_subfp/blk00000368
                                                       inst_subfp/blk0000016f
    SLICE_X17Y161.BX     net (fanout=1)        0.656   inst_subfp/sig00000303
    SLICE_X17Y161.CLK    Tdick                 0.281   inst_subfp/sig000003ef
                                                       inst_subfp/blk0000013a
    -------------------------------------------------  ---------------------------
    Total                                      9.891ns (2.149ns logic, 7.742ns route)
                                                       (21.7% logic, 78.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.255ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculateVirCompensated_mux_1 (FF)
  Destination:          inst_subfp/blk0000013a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.745ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculateVirCompensated_mux_1 to inst_subfp/blk0000013a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y96.YQ      Tcko                  0.360   tfm_inst/CalculateVirCompensated_mux_1
                                                       tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X34Y101.G4     net (fanout=7)        1.369   tfm_inst/CalculateVirCompensated_mux_1
    SLICE_X34Y101.Y      Tilo                  0.195   tfm_inst/inst_CalculateVirCompensated/addfpb_internal<8>
                                                       tfm_inst/subfpa<0>112
    SLICE_X26Y134.G1     net (fanout=66)       3.380   tfm_inst/N376
    SLICE_X26Y134.XMUX   Tif5x                 0.560   tfm_inst/inst_CalculateVdd/subfpb<25>
                                                       tfm_inst/subfpa<29>90_SW02
                                                       tfm_inst/subfpa<29>90_SW0_f5
    SLICE_X19Y160.F2     net (fanout=1)        1.675   N4626
    SLICE_X19Y160.X      Tilo                  0.194   inst_subfp/sig000002e7
                                                       tfm_inst/subfpa<29>90
    SLICE_X17Y160.G2     net (fanout=5)        0.516   subfpa<29>
    SLICE_X17Y160.COUT   Topcyg                0.559   inst_subfp/sig00000303
                                                       inst_subfp/blk00000368
                                                       inst_subfp/blk0000016f
    SLICE_X17Y161.BX     net (fanout=1)        0.656   inst_subfp/sig00000303
    SLICE_X17Y161.CLK    Tdick                 0.281   inst_subfp/sig000003ef
                                                       inst_subfp/blk0000013a
    -------------------------------------------------  ---------------------------
    Total                                      9.745ns (2.149ns logic, 7.596ns route)
                                                       (22.1% logic, 77.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.301ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/CalculatePixOsCPSP_mux_1 (FF)
  Destination:          inst_subfp/blk0000013a (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.699ns (Levels of Logic = 4)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/CalculatePixOsCPSP_mux_1 to inst_subfp/blk0000013a
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X49Y93.YQ      Tcko                  0.340   tfm_inst/CalculatePixOsCPSP_mux_1
                                                       tfm_inst/CalculatePixOsCPSP_mux_1
    SLICE_X34Y101.G3     net (fanout=3)        1.343   tfm_inst/CalculatePixOsCPSP_mux_1
    SLICE_X34Y101.Y      Tilo                  0.195   tfm_inst/inst_CalculateVirCompensated/addfpb_internal<8>
                                                       tfm_inst/subfpa<0>112
    SLICE_X26Y134.G1     net (fanout=66)       3.380   tfm_inst/N376
    SLICE_X26Y134.XMUX   Tif5x                 0.560   tfm_inst/inst_CalculateVdd/subfpb<25>
                                                       tfm_inst/subfpa<29>90_SW02
                                                       tfm_inst/subfpa<29>90_SW0_f5
    SLICE_X19Y160.F2     net (fanout=1)        1.675   N4626
    SLICE_X19Y160.X      Tilo                  0.194   inst_subfp/sig000002e7
                                                       tfm_inst/subfpa<29>90
    SLICE_X17Y160.G2     net (fanout=5)        0.516   subfpa<29>
    SLICE_X17Y160.COUT   Topcyg                0.559   inst_subfp/sig00000303
                                                       inst_subfp/blk00000368
                                                       inst_subfp/blk0000016f
    SLICE_X17Y161.BX     net (fanout=1)        0.656   inst_subfp/sig00000303
    SLICE_X17Y161.CLK    Tdick                 0.281   inst_subfp/sig000003ef
                                                       inst_subfp/blk0000013a
    -------------------------------------------------  ---------------------------
    Total                                      9.699ns (2.129ns logic, 7.570ns route)
                                                       (22.0% logic, 78.0% route)

--------------------------------------------------------------------------------

Paths for end point inst_addfp/blk000001db (SLICE_X23Y103.CIN), 1238 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.144ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux (FF)
  Destination:          inst_addfp/blk000001db (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.856ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux to inst_addfp/blk000001db
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y122.YQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux
    SLICE_X22Y154.G3     net (fanout=406)      2.977   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux
    SLICE_X22Y154.Y      Tilo                  0.195   N4190
                                                       tfm_inst/addfpa<29>20
    SLICE_X22Y154.F1     net (fanout=1)        0.900   tfm_inst/addfpa<29>20/O
    SLICE_X22Y154.X      Tilo                  0.195   N4190
                                                       tfm_inst/addfpa<29>39_SW0
    SLICE_X24Y135.G1     net (fanout=1)        1.253   N4190
    SLICE_X24Y135.Y      Tilo                  0.195   inst_addfp/sig000002e7
                                                       tfm_inst/addfpa<29>39
    SLICE_X24Y135.F3     net (fanout=1)        0.213   tfm_inst/addfpa<29>39/O
    SLICE_X24Y135.X      Tilo                  0.195   inst_addfp/sig000002e7
                                                       tfm_inst/addfpa<29>130
    SLICE_X23Y102.G3     net (fanout=5)        2.369   addfpa<29>
    SLICE_X23Y102.COUT   Topcyg                0.559   inst_addfp/sig000003dc
                                                       inst_addfp/blk00000432
                                                       inst_addfp/blk000001cd
    SLICE_X23Y103.CIN    net (fanout=1)        0.000   inst_addfp/sig000003dc
    SLICE_X23Y103.CLK    Tcinck                0.445   inst_addfp/sig000003e8
                                                       inst_addfp/blk000001cc
                                                       inst_addfp/blk000001db
    -------------------------------------------------  ---------------------------
    Total                                      9.856ns (2.144ns logic, 7.712ns route)
                                                       (21.8% logic, 78.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.241ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux (FF)
  Destination:          inst_addfp/blk000001db (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.759ns (Levels of Logic = 6)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux to inst_addfp/blk000001db
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X44Y122.YQ     Tcko                  0.360   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux
                                                       tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux
    SLICE_X22Y154.G3     net (fanout=406)      2.977   tfm_inst/inst_CalculatePixOS/ExtractKtaParameters_mux
    SLICE_X22Y154.Y      Tilo                  0.195   N4190
                                                       tfm_inst/addfpa<29>20
    SLICE_X22Y154.F1     net (fanout=1)        0.900   tfm_inst/addfpa<29>20/O
    SLICE_X22Y154.X      Tilo                  0.195   N4190
                                                       tfm_inst/addfpa<29>39_SW0
    SLICE_X24Y135.G1     net (fanout=1)        1.253   N4190
    SLICE_X24Y135.Y      Tilo                  0.195   inst_addfp/sig000002e7
                                                       tfm_inst/addfpa<29>39
    SLICE_X24Y135.F3     net (fanout=1)        0.213   tfm_inst/addfpa<29>39/O
    SLICE_X24Y135.X      Tilo                  0.195   inst_addfp/sig000002e7
                                                       tfm_inst/addfpa<29>130
    SLICE_X23Y102.G3     net (fanout=5)        2.369   addfpa<29>
    SLICE_X23Y102.COUT   Topcyg                0.462   inst_addfp/sig000003dc
                                                       inst_addfp/blk000001cd
    SLICE_X23Y103.CIN    net (fanout=1)        0.000   inst_addfp/sig000003dc
    SLICE_X23Y103.CLK    Tcinck                0.445   inst_addfp/sig000003e8
                                                       inst_addfp/blk000001cc
                                                       inst_addfp/blk000001db
    -------------------------------------------------  ---------------------------
    Total                                      9.759ns (2.047ns logic, 7.712ns route)
                                                       (21.0% logic, 79.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.245ns (requirement - (data path - clock path skew + uncertainty))
  Source:               tfm_inst/ExtractAlphaParameters_mux_1 (FF)
  Destination:          inst_addfp/blk000001db (FF)
  Requirement:          10.000ns
  Data Path Delay:      9.755ns (Levels of Logic = 8)
  Clock Path Skew:      0.000ns
  Source Clock:         i_clock_IBUF rising at 0.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Maximum Data Path: tfm_inst/ExtractAlphaParameters_mux_1 to inst_addfp/blk000001db
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y88.XQ      Tcko                  0.360   tfm_inst/ExtractAlphaParameters_mux_1
                                                       tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X43Y94.G3      net (fanout=5)        1.413   tfm_inst/ExtractAlphaParameters_mux_1
    SLICE_X43Y94.Y       Tilo                  0.194   tfm_inst/N410
                                                       tfm_inst/mulfpa<0>122
    SLICE_X31Y108.G4     net (fanout=120)      2.138   tfm_inst/N400
    SLICE_X31Y108.Y      Tilo                  0.194   N3494
                                                       tfm_inst/addfpa<25>92
    SLICE_X31Y108.F1     net (fanout=1)        0.550   tfm_inst/addfpa<25>92/O
    SLICE_X31Y108.X      Tilo                  0.194   N3494
                                                       tfm_inst/addfpa<25>130_SW0
    SLICE_X27Y135.F2     net (fanout=1)        1.248   N3494
    SLICE_X27Y135.X      Tilo                  0.194   inst_addfp/sig000002e3
                                                       tfm_inst/addfpa<25>130
    SLICE_X23Y100.G3     net (fanout=5)        2.094   addfpa<25>
    SLICE_X23Y100.COUT   Topcyg                0.559   inst_addfp/sig000003d8
                                                       inst_addfp/blk0000043b
                                                       inst_addfp/blk000001d1
    SLICE_X23Y101.CIN    net (fanout=1)        0.000   inst_addfp/sig000003d8
    SLICE_X23Y101.COUT   Tbyp                  0.086   inst_addfp/sig000003da
                                                       inst_addfp/blk000001d0
                                                       inst_addfp/blk000001cf
    SLICE_X23Y102.CIN    net (fanout=1)        0.000   inst_addfp/sig000003da
    SLICE_X23Y102.COUT   Tbyp                  0.086   inst_addfp/sig000003dc
                                                       inst_addfp/blk000001ce
                                                       inst_addfp/blk000001cd
    SLICE_X23Y103.CIN    net (fanout=1)        0.000   inst_addfp/sig000003dc
    SLICE_X23Y103.CLK    Tcinck                0.445   inst_addfp/sig000003e8
                                                       inst_addfp/blk000001cc
                                                       inst_addfp/blk000001db
    -------------------------------------------------  ---------------------------
    Total                                      9.755ns (2.312ns logic, 7.443ns route)
                                                       (23.7% logic, 76.3% route)

--------------------------------------------------------------------------------

Hold Paths: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc (RAMB16_X7Y14.ADDRA6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.410ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_ExtractTGCParameters/address_N_1 (FF)
  Destination:          tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.090ns (0.927 - 1.017)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_ExtractTGCParameters/address_N_1 to tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y115.YQ     Tcko                  0.313   tfm_inst/inst_ExtractTGCParameters/address_N<1>
                                                       tfm_inst/inst_ExtractTGCParameters/address_N_1
    RAMB16_X7Y14.ADDRA6  net (fanout=1)        0.329   tfm_inst/inst_ExtractTGCParameters/address_N<1>
    RAMB16_X7Y14.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc
                                                       tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (-0.009ns logic, 0.329ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Paths for end point dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAMB16_X5Y20.ADDRA12), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               dualmem_addra_8 (FF)
  Destination:          dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      -0.048ns (0.803 - 0.851)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: dualmem_addra_8 to dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X54Y165.YQ     Tcko                  0.331   dualmem_addra<8>
                                                       dualmem_addra_8
    RAMB16_X5Y20.ADDRA12 net (fanout=2)        0.356   dualmem_addra<8>
    RAMB16_X5Y20.CLKA    Trckc_ADDRA (-Th)     0.322   dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
                                                       dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.009ns logic, 0.356ns route)
                                                       (2.5% logic, 97.5% route)

--------------------------------------------------------------------------------

Paths for end point tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc (RAMB16_X7Y14.ADDRA10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.414ns (requirement - (clock path skew + uncertainty - data path))
  Source:               tfm_inst/inst_ExtractTGCParameters/address_N_5 (FF)
  Destination:          tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.320ns (Levels of Logic = 0)
  Clock Path Skew:      -0.094ns (0.927 - 1.021)
  Source Clock:         i_clock_IBUF rising at 10.000ns
  Destination Clock:    i_clock_IBUF rising at 10.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path: tfm_inst/inst_ExtractTGCParameters/address_N_5 to tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X73Y117.XQ     Tcko                  0.313   tfm_inst/inst_ExtractTGCParameters/address_N<5>
                                                       tfm_inst/inst_ExtractTGCParameters/address_N_5
    RAMB16_X7Y14.ADDRA10 net (fanout=1)        0.329   tfm_inst/inst_ExtractTGCParameters/address_N<5>
    RAMB16_X7Y14.CLKA    Trckc_ADDRA (-Th)     0.322   tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc
                                                       tfm_inst/inst_ExtractTGCParameters/inst_mem_tgc
    -------------------------------------------------  ---------------------------
    Total                                      0.320ns (-0.009ns logic, 0.329ns route)
                                                       (-2.8% logic, 102.8% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "i_clock_IBUF1" PERIOD = 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[1].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X6Y19.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Logical resource: dualmem_inst/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v4_noinit.ram/SDP.SINGLE_PRIM.SDP/CLKA
  Location pin: RAMB16_X5Y20.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------
Slack: 7.500ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 2.500ns (400.000MHz) (Trper_CLKA)
  Physical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Logical resource: tfm_inst/inst_CalculateVirCompensated/inst_mem_vir_compensated/RAMB16_S36_inst1/CLKA
  Location pin: RAMB16_X6Y12.CLKA
  Clock network: i_clock_IBUF
--------------------------------------------------------------------------------


All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock i_clock
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
i_clock        |    9.924|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 435489 paths, 0 nets, and 66693 connections

Design statistics:
   Minimum period:   9.924ns{1}   (Maximum frequency: 100.766MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Oct 10 21:53:55 2024 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 721 MB



