{"context": "DE0-Nano\u3067\u30c0\u30d6\u30eb\u30d1\u30eb\u30b9\u3092\u51fa\u3059Verilog HDL\u306e\u30ea\u30b9\u30c8\u3002\n\u521d\u5b66\u8005\u3086\u3048\u3001\u3088\u304f\u308f\u304b\u3063\u3066\u3044\u306a\u3044\u3067\u66f8\u3044\u3066\u3044\u308b\u90e8\u5206\u304c\u591a\u3005\u3042\u308a\u307e\u3059\u3002\n\u300c\u3053\u3046\u3044\u3046\u66f8\u304d\u65b9\u306e\u307b\u3046\u304c\u3088\u3044\u300d\u7b49\u306e\u30a2\u30c9\u30d0\u30a4\u30b9\u3092\u3044\u305f\u3060\u3051\u308b\u3068\u52a9\u304b\u308a\u307e\u3059\u3002\nmodule double_pulse(CLOCK, GPIO);\n\n    input CLOCK;  // 50MHz. 1clock = 20nsec.\n\n    output [33:0] GPIO;\n\n    parameter [17:0] pulse_cycle = 199999;  // 200000*20nsec = 4000usec\n\n    parameter [17:0] pulse1_start = 0;\n    parameter [17:0] pulse1_width = 200;  // 200*20nsec = 4usec\n\n    parameter [17:0] pulse_interval = 25000;  // 25000*20nsec = 500usec\n\n    parameter [17:0] pulse2_start = pulse1_width + pulse_interval;\n    parameter [17:0] pulse2_width = pulse1_width;\n\n    reg [17:0] pulse_cycle_count = 0;\n    reg pulse;\n\n    always @(posedge CLOCK) begin\n\n        if(pulse_cycle_count == pulse_cycle) begin\n            pulse_cycle_count = 0;\n        end\n\n        else begin\n            pulse_cycle_count = pulse_cycle_count + 1;\n        end\n\n    end\n\n    always @(posedge CLOCK) begin\n\n        if(pulse_cycle_count == pulse1_start) begin\n            pulse = 1;\n        end\n\n        else if(pulse_cycle_count == pulse1_start + pulse1_width) begin\n            pulse = 0;\n        end\n\n        if(pulse_cycle_count == pulse2_start) begin\n            pulse = 1;\n        end\n\n        else if(pulse_cycle_count == pulse2_start + pulse2_width) begin\n            pulse = 0;\n        end\n\n    end\n\n    assign GPIO[0] = CLOCK;\n    assign GPIO[1] = pulse;\n\nendmodule\n\n\n\u3084\u3063\u3066\u3044\u308b\u3053\u3068\u306f\u5358\u7d14\u306b\u30af\u30ed\u30c3\u30af\u3067\u30ab\u30a6\u30f3\u30bf\u30fc\u3092\u56de\u3057\u3066\u5468\u671f\u3092\u3064\u304f\u308a\u3001\u4f55\u30af\u30ed\u30c3\u30af\u76ee\u3067\u30d1\u30eb\u30b9\u3092\u30aa\u30f3/\u30aa\u30d5\u3059\u308b\u304b\u6761\u4ef6\u5206\u5c90\u3057\u3066\u3044\u308b\u3060\u3051\u3067\u3059\u3002\n\u3060\u304b\u3089\u5206\u89e3\u80fd\u306f20nsec\u3002\n\u3069\u3046\u306b\u304b\u5de5\u592b\u3057\u306610nsec\u307e\u3067\u3042\u3052\u3089\u308c\u306a\u3044\u3082\u306e\u3067\u3057\u3087\u3046\u304b\u3002\nDE0-Nano\u3067\u30c0\u30d6\u30eb\u30d1\u30eb\u30b9\u3092\u51fa\u3059Verilog HDL\u306e\u30ea\u30b9\u30c8\u3002\n\u521d\u5b66\u8005\u3086\u3048\u3001\u3088\u304f\u308f\u304b\u3063\u3066\u3044\u306a\u3044\u3067\u66f8\u3044\u3066\u3044\u308b\u90e8\u5206\u304c\u591a\u3005\u3042\u308a\u307e\u3059\u3002\n\u300c\u3053\u3046\u3044\u3046\u66f8\u304d\u65b9\u306e\u307b\u3046\u304c\u3088\u3044\u300d\u7b49\u306e\u30a2\u30c9\u30d0\u30a4\u30b9\u3092\u3044\u305f\u3060\u3051\u308b\u3068\u52a9\u304b\u308a\u307e\u3059\u3002\n\n```verilog\nmodule double_pulse(CLOCK, GPIO);\n\n\tinput CLOCK;  // 50MHz. 1clock = 20nsec.\n\n\toutput [33:0] GPIO;\n\n\tparameter [17:0] pulse_cycle = 199999;  // 200000*20nsec = 4000usec\n\n\tparameter [17:0] pulse1_start = 0;\n\tparameter [17:0] pulse1_width = 200;  // 200*20nsec = 4usec\n\n\tparameter [17:0] pulse_interval = 25000;  // 25000*20nsec = 500usec\n\n\tparameter [17:0] pulse2_start = pulse1_width + pulse_interval;\n\tparameter [17:0] pulse2_width = pulse1_width;\n\n\treg [17:0] pulse_cycle_count = 0;\n\treg pulse;\n\n\talways @(posedge CLOCK) begin\n\n\t\tif(pulse_cycle_count == pulse_cycle) begin\n\t\t\tpulse_cycle_count = 0;\n\t\tend\n\n\t\telse begin\n\t\t\tpulse_cycle_count = pulse_cycle_count + 1;\n\t\tend\n\n\tend\n\n\talways @(posedge CLOCK) begin\n\n\t\tif(pulse_cycle_count == pulse1_start) begin\n\t\t\tpulse = 1;\n\t\tend\n\n\t\telse if(pulse_cycle_count == pulse1_start + pulse1_width) begin\n\t\t\tpulse = 0;\n\t\tend\n\n\t\tif(pulse_cycle_count == pulse2_start) begin\n\t\t\tpulse = 1;\n\t\tend\n\n\t\telse if(pulse_cycle_count == pulse2_start + pulse2_width) begin\n\t\t\tpulse = 0;\n\t\tend\n\n\tend\n\n\tassign GPIO[0] = CLOCK;\n\tassign GPIO[1] = pulse;\n\nendmodule\n```\n![DSC_0057.JPG](https://qiita-image-store.s3.amazonaws.com/0/14792/e98636d9-3c34-cf55-a3a6-da42a4ea112d.jpeg)\n\n\u3084\u3063\u3066\u3044\u308b\u3053\u3068\u306f\u5358\u7d14\u306b\u30af\u30ed\u30c3\u30af\u3067\u30ab\u30a6\u30f3\u30bf\u30fc\u3092\u56de\u3057\u3066\u5468\u671f\u3092\u3064\u304f\u308a\u3001\u4f55\u30af\u30ed\u30c3\u30af\u76ee\u3067\u30d1\u30eb\u30b9\u3092\u30aa\u30f3/\u30aa\u30d5\u3059\u308b\u304b\u6761\u4ef6\u5206\u5c90\u3057\u3066\u3044\u308b\u3060\u3051\u3067\u3059\u3002\n\u3060\u304b\u3089\u5206\u89e3\u80fd\u306f20nsec\u3002\n\u3069\u3046\u306b\u304b\u5de5\u592b\u3057\u306610nsec\u307e\u3067\u3042\u3052\u3089\u308c\u306a\u3044\u3082\u306e\u3067\u3057\u3087\u3046\u304b\u3002\n", "tags": ["FPGA", "Verilog", "HDL", "DE0-Nano"]}