# Verilog learn code

## Include
* FIFO

