commit 0f331f26f010185a9ddc74dbfe3d22df26a289be
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Oct 19 17:54:02 2017 -0700

    544098: Update BIOS ID 106.2 and FSP/RC 7.x.11.42

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 3b333636d5f86458595b8993c23e0d9b641983f1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 18 18:44:36 2017 -0700

    543444:  Update CPU for RC 7.0.11.xx API Review - update wording

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h

commit 115663a5cec2427aaba5a0c415506f742c950926
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Oct 18 11:03:06 2017 -0700

    543287: Update PCH for RC 7.0.11.xx  review - take 2

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchSerialIoLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c

commit 5be294eb2cc4d0eaa91487b67773dcd3a014e137
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 20:54:40 2017 -0700

    543146: [coffee_lake][CFL U43e][CFL H][CFL S][S&S][PM] On Sx/warm reset Cycling System hangs at post code 1090. Need to reflash the BIOS to recover the system
    [Description] Read back InSmmSts bit back to ensure InSmmSts goes through and avoid the race condision while doing flash programming

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiDxeSmmCpuCommonLib/CpuCommonLib.c

commit 20da850c47d2bb6dbc1486650e1dbfc9aa173f91
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 18:53:40 2017 -0700

    543121: Update ME for RC 7.0.11.xx review

Intel/CannonLakeSiliconPkg/Me/Include/ConfigBlock/MeDxeConfig.h

commit d5544620d375a3a54a320b71c130300ea1224d36
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 18:51:13 2017 -0700

    543119: Update silicon file header descriptions to CannonLake.

Intel/CannonLakeSiliconPkg/CannonLakeSiliconPkg.dsc
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc
Intel/CannonLakeSiliconPkg/SiPkgDxe.dsc
Intel/CannonLakeSiliconPkg/SiPkgDxeLib.dsc
Intel/CannonLakeSiliconPkg/SiPkgPei.dsc
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 537e61633105711b6e3e4d87bb6e86c3f0d945e0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 18:51:01 2017 -0700

    543118: Update CPU for RC 7.0.11.xx  API Review

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h

commit 47c7db928151deac49c6230e3b59da522d90fa9f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 18:45:31 2017 -0700

    543115: Minor change for CFL RC 7.0.11.XX review feedbacks.

Intel/CannonLakeSiliconPkg/CannonLakeSiliconPkg.dsc

commit 4b072fa46be6c77ec299b4693bcb0dfc301b52d1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 18:44:10 2017 -0700

    543114: Remove BOOT_GUARD_SUPPORT_FLAG. For DCD bit check no longer bonds to BootGuard status, and system with boot gurad disabled will not disable TH as long as DCD is not set.

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/BootGuardLibrary.c
Intel/CannonLakeSiliconPkg/SiPkgBuildOption.dsc

commit ee87a948e5bf7452f33efa8641891c74ae02d115
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 18:42:44 2017 -0700

    543113: Update CPU for RC 7.0.11.xx  API Review

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h

commit d6797df8d51b9308d014d69d136a2e23c5b015f6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 18:28:47 2017 -0700

    543109: [CNL] It hangs when access to CPU trace hub when "CPU Debugging" is "Disabled" from FIT.

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/BootGuardLibrary.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.inf
Intel/CannonLakeSiliconPkg/Me/Include/MeChipset.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c

commit 34217449b33dda7a494b91d5efe5c07e31bae955
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 18:25:42 2017 -0700

    543107: Update PCH for RC 7.0.11.xx  review

Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 22ac84c5ef57fa9363bb76a56cdc7cd7c29ab573
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Oct 17 18:23:02 2017 -0700

    543105: CNL BIOS: SMBIOS Type-4 Processor Details are listing incorrectly and mismatching between EDK shell & Read write tool logs;
    [Description] This is not right fix as per SMBIOS spec MaxSpeed is Socket supported speed, not processor speed so PCD defined value is good enough.

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiSmbiosCpuLib/SmbiosType4.c

commit 89770f187721531cb17b2688200632fd52c60339
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 01:14:05 2017 -0700

    542423: [CFL-H/S]  While Running S3 Cycle, System hung at POSTCODE 9C18 is observed

Intel/CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.c

commit c5deadff52891722d769cdd69804c7737eadbf05
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 01:13:25 2017 -0700

    542422: [CFL-KBP-H & CNP-H][OC]: BIOS overrides are breaking OC

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c

commit 79889f79515f61fa575c9d59b8afd727722fa6d2
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 01:11:26 2017 -0700

    542421: [Merge Reset PPI] - Fix GCC build error

Intel/CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLib.c

commit 85eb60ed55a4532d89f8afb3810de4dd14f9e026
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 01:10:38 2017 -0700

    542420: [Merge Reset PPI]

Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/BaseSiScheduleResetLib/BaseSiScheduleResetLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchIsh.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc

commit b76b56df6fbaae5f9795a0f5b7dbe4242aba51e8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:49:30 2017 -0700

    542413: [cannon_lake]CNL-IFWI: System hangs at PC "0080" on CNL_U_LP4 Boards

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

commit 8f62e7bc2ad497d5cbd591b72127bad39773207d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:48:48 2017 -0700

    542412: [MRC] Update RC to support D0 stepping

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

commit bac65026fcb0cdb7f6efa2ebc2728442103d2e5f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:47:43 2017 -0700

    542410: [CNL] Klocwork issues for MRC RC based on CNL Daily_105_01_260

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit dbd36e0f10b27f592b5a3ddd5a3f0102ef3f6d7e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:47:01 2017 -0700

    542408 [ICL] Remove duplicated TSEG resource descriptor from FSP - take2

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit fee1a905c6773a2e83745f58783824458b03184c
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:45:54 2017 -0700

    542405: [ICL][FSP] Remove duplicated TSEG resource descriptor from FSP.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit 05b2a3567a4c432c0c3cc126b0639505744c9296
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:45:15 2017 -0700

    542404: [cannon_lake][MRC] Support the Probing and Non-Probing Interposer for CNL-H LPDDR4

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Cannonlake/Pci000Cnl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit 73e806e2cbe3be041457d6cd6ab3656007ebcb4d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:43:07 2017 -0700

    542398: [CFL] The SVID and SSID of Bus00/Dev16h/Fun03, Keyboard and Text (KT) isn't programmed as expected
    [description]
    In SiInit.c, it program SVID and DID only if the value is 0 when reading from the register,
    but the default of this register is 0x8086 in Keyboard and Text (KT).
    [solution]
    1. Change SVID_SID_DEVICE_REGISTER to Address.
    2. Fix coding error.
    3. Remove check SSID&SVID default values.
    
    Code review:
    https://fm-codecollab.intel.com/ui#review:id=207005

Intel/CannonLakeSiliconPkg/Include/ConfigBlock/SiConfig.h

commit d10eb5b748fd79b2d6620f06f9b7afc8dd8046ea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:42:16 2017 -0700

    542397: [CFL] The SVID and SSID of Bus00/Dev16h/Fun03, Keyboard and Text (KT) isn't programmed as expected
    [description]
    In SiInit.c, it program SVID and DID only if the value is 0 when reading from the register,
    but the default of this register is 0x8086 in Keyboard and Text (KT).
    [solution]
    1. Change SVID_SID_DEVICE_REGISTER to Address.
    2. Fix coding error.
    3. Remove check SSID&SVID default values.
    
    Code review:
    https://fm-codecollab.intel.com/ui#review:id=207005

Intel/CannonLakeSiliconPkg/Include/ConfigBlock/SiConfig.h
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c

commit d15a64c65a481bd7f27e598928b75f24369292f4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:39:55 2017 -0700

    542396: [CNL] Klocwork issues for MRC RC based on CNL Daily_105_01_260
    
    HSD Link: https://hsdes.intel.com/appstore/article/#/220847940
    
    Klocwork Issues:
    https://klocwork-jf.devtools.intel.com:8100/review/insight-review.html#issuelist_goto:project=CannonLake,searchquery=status%253AFix,sortcolumn=file,sortdirection=ASC,start=0,view_id=1

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit f6e07c8ac5d7d0c48f03a990ebfdefeb87c78188
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:38:53 2017 -0700

    542395: [CNL] Klocwork issues for MRC RC based on CNL Daily_105_01_260
    
    HSD Link: https://hsdes.intel.com/appstore/article/#/220847940
    
    Klocwork Issues:
    https://klocwork-jf.devtools.intel.com:8100/review/insight-review.html#issuelist_goto:project=CannonLake,searchquery=status%253AFix,sortcolumn=file,sortdirection=ASC,start=0,view_id=1

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Hal/MrcHalRegisterAccess.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit 35c4ed9d399e26f80d00513ae7ed7ebf986efb7a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:36:25 2017 -0700
	
	Description: Integrate latest GOP 1073.
    Platform Affected: CFL

Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

commit 736aeb546f5d4c7eb505a0c5dda895ef550525fc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:31:13 2017 -0700

    542391: [CNL U8] [LPDDR4][GT0] Failure in Command Voltage Centering
    
    Issue:
      Command Voltage Centering on U8 is having high speckling or all fails.  This leads MRC to report an error in training and return to the BIOS core with an assert.
    
    Changes:
      Since it is not Root Caused, we are disabling the step for LP4 as a W/A

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 84ce7c3910076949a18a6c8b08607d22f7b02ead
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:29:48 2017 -0700

    542390: [cannon_lake]High retrain rate due to low Rx margins in power training
    
    CNL U, Y with LPDDR4, LPDDR4x shows a high retrain rate, causing long boot time.

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c

commit 9b1dd344ccda6afe02d5b9ae40025b94855edb65
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Oct 16 00:25:36 2017 -0700
	
	Description: BIOS WA to toggle CD Clock frequency to recover CD CLK PLL During HD Audio Init.
    Solution: Changes are added to toggle the frequency select to get the PLL to recover.The new programming should be added at the same point in UEFI as the original CDCLK enabling.
    Platform Affected: CFL

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c

commit f0fbcddfb53d82dbd0c8e2f48af9bf3c8f577d71
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Oct 15 23:24:34 2017 -0700
	
	Description: Rebase to v106.1 for CFL U43e Beta
    Platform Affected: CFL

Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.c
Intel/CannonLakeSiliconPkg/SampleCode/Library/PlatformSecLib/Ia32/Platform.i
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsIgd.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiGraphicsInitLib/PeiGraphicsInitLib.c

commit 44dc0250003f3d292fc6cbc87e74b8032ee544e7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 27 22:36:18 2017 -0700

    537905: Update BIOS ID to 106.1 and FSP/RC to be 7.x.11.41
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit fdd356c45e3788464a1679f9235bc758c3670c97
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 27 18:46:10 2017 -0700

    537870:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h

commit a28afd9207aa4f9ada403c5abd05dee93459992a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 27 11:46:42 2017 -0700

    537710:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit c412efdee0ddf0681edce2b9873befcc0c212284
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 27 07:55:50 2017 -0700

    Wrong memory frequencies in Bios menu
    
    Description:
    1. Environment
    CNL-U8-GT0 Windows Platform SI Execution Gold-Config Release 2017 WW33.5
    IFWI:
    CNL_UR01_C0B1-NNNN_CPRF_SEP0_00178A_2017WW33.3.00_NN
    
    2. Expected Behavior
    
    frequncies in 133MHz bins (1067,1333,1666,1867,2133,2400,2667...)
    3. Actual Behavior
    Frequencies are in multiplications of 200MHz
    ...
    
    Change : Removed adding 1 to the  RefClk after HOB build.
    Fixed STD profile RefClk.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 31bd167cdbc7f67efe69764b54daefb7be5e6d89
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 27 07:34:55 2017 -0700

    537605:[HSDES] 220789034
    [Title][PTT Test menu] Refactor "Suppress PTT Commands" and "Hide Failing PTT" setup options
    [Description] Combine Testmenu "Suppress PTT commands" and "Hide Failing PTT" setup options in to one by removing "Hide Failing PTT" option.
            By enabling "Suppress PTT commands" setup menu, BIOS will not send any TPM commands to PTT and also hides PTT from OS.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/Include/ConfigBlock/MeDxeConfig.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeMePolicyLib/DxeMePolicyLib.c
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttHciSmm.c

commit 092dc1225c1b389dd3688b77cf9f8758411f0eed
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 27 06:49:07 2017 -0700

    537590:fix ASSERT on ExitBootServices caused by CL537552
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciFlow.c

commit 99bf0197c6a07ab7d3d82318959bda6fabf5ef59
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 27 03:04:46 2017 -0700

    537552:1805545466 Refactor HeciFlow to remove hardcoded number of HECI devices
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/HeciInit/Dxe/HeciFlow.c

commit ee49d876877891148bfc6786c665b03b67620d80
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 26 17:52:57 2017 -0700

    537343:[1504529438] [CFL] ZPODD GPIO configuration in CNL/CFL BIOS
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl

commit 22f6b188dacc9c57fe9831b686f1408c661581a4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 26 16:54:05 2017 -0700

    537333: Please provide debug BIOS to do focus validation on CFL patch 0x70 for CFL+CNP
    
    ---
    
Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

commit 248ec4a99dd64a58188671d174129e75601ad9fe
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 26 16:25:07 2017 -0700
	
	Description: Code setting MTRR on BSP only.
    Solution: MTRR programmed only on BSP are synched when programming other MTRRs.
    Platform Affected: CNL
    
    ---

Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.c
Intel/CannonLakeSiliconPkg/Library/Private/PeiCpuAndPchTraceHubLib/PeiCpuAndPchTraceHubLib.inf
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiCpuTraceHubLib/PeiCpuTraceHubLib.inf

commit ae393e811e3a7208488485aa600eefc06bcc5341
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 26 11:46:49 2017 -0700

    537147:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 8acca724f356fac1e29614b394789fe6c88e79df
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 26 02:54:15 2017 -0700

    537041:[1405877531] Create an IP block for RST
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiRstPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/RstPrivateLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiDxeSmmRstPrivateLib/PeiDxeSmmRstPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSata.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiRstPrivateLib/PeiRstPrivateLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiRstPrivateLib/PeiRstPrivateLib.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc

commit ccf4415a9de4ef295fbe61c987cec76c77e0fcc1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 26 01:42:32 2017 -0700
	
	Description: Integrate latest CFL GOP 1072.
    Platform Affected: CFL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCfl.efi
Intel/CannonLakeSiliconPkg/SystemAgent/IntelGraphicsPeim/Binaries/IntelGraphicsPeimCflDebug.efi

commit 43b3d2c964f76f783d593786db98dd5e92ffa6cb
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 26 01:19:07 2017 -0700

    Clean up usage of old CPU Generation code names in CPU code - Part III : Remove restricted tags on KabyLake DIDs
    
    ---

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/SaAccess.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 48051e19733a89e7346bb7ff912034fce2e6a779
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 18:46:23 2017 -0700

    Clean up usage of old CPU Generation code names in CPU code.
    
    ---

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c

commit e259ae448ec72394f50cc839ba70c1175d23af73
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 14:58:55 2017 -0700

    536811:[1406334390] CheckSmxCapabilities must return valid data
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCommonLib.dsc

commit f41a9226ad5a3070e2219fe286784fe4aee3746a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 11:47:44 2017 -0700

    536707:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 35b171d1ba4928f50a68d2c3cf9d3062e46da27a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 08:05:48 2017 -0700

    CLK Common Mode violating spec
    Disabling CLK/Cmd/Ctl TCO COmp training and using a fixed value instead (32)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcSetup.c

commit d3b0feb0879ed495a28ecc0fe21720b0d62a3dd8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 00:58:34 2017 -0700

    536509: Fixed build error under Linux casued by folder name is in lowercase, take 2, move back to uppercase folder
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.inf

commit 8961594cfa3efb2b0284151d645281ca82e428b3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 25 00:53:43 2017 -0700

    536504: Fixed build error under Linux casued by folder name is in lowercase, take 1, move to temp folder
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.c
Intel/CannonLakeSiliconPkg/Me/Library/DxeTouchHeciMsgsLib/DxeTouchHeciMsgsLib.inf

commit 47af0222f05065514481528685a850c41806be51
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 24 23:55:18 2017 -0700

    536460:[1604285419]- Remove DS3 support from CNL and CFL platforms as DS3 is not a POR feature anymore
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    -
    On CNL ,Deep S3 is not a POR but for ICL, Deep S3 is POR for IOTG segment and  not for CCG,
    keeping the setup option to disable Deeps3 reomoved for CCG segment in platform code.
    and removing the code from siliconPKG using RESTRICTED (IPCLEAN)

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/PmConfig.h

commit 928f334d34b1ea67dd90b7727527bdcd63186340
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 24 23:09:35 2017 -0700

    Clean up usage of old CPU Generation code names in CPU code - Part II : Change KabyLake to CoffeeLake
    
    ---
   

Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
Intel/CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsHostBridge.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/SaAccess.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 1e9c44564bbf5dd7ddd093a2dd832d997171cd28
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 24 23:08:06 2017 -0700

    536438: [CNL_U8_GT0/Y7][Type-C][Regression]:If xDCI is enabled in BIOS, SUT gets Hung with AB03 for few seconds then Reboot is happening while Resuming from S3.
    

    ---


Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchXdci.asl
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf

commit 3892b3e6798390d6d2edd76f8260847ac520c0e0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 24 12:37:49 2017 -0700

    536380:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit 2a8f89a1c5335998604dbe010df6631b411eeba6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 24 12:02:28 2017 -0700

    536369:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit af46c52e623d92e4c530d369abc6ed7cfdcd08aa
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 24 11:46:39 2017 -0700

    536363:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit ff4a45ebb79c9208372f647869ccd73251840f97
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 24 10:07:38 2017 -0700

    536356:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Pcd.c
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Pcd.inf
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Service.c
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Service.h
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.c
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmFuncsArch.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/MpService.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIo.c
Intel/CannonLakeSiliconPkg/SiPkgBuildOption.dsc
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/MemInfoHob.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c

commit b12ecab00f3bd7b0f1c91eddf2ef1dd758edddb6
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Sep 23 11:46:24 2017 -0700

    536301:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit f69cefce86f032b7512ec9365feae38999bd2099
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 22 13:51:45 2017 -0700

    RcvEn1D has sporadic failures at high frequencies on LPDDR4/x
    
    Issue:
      On some boots we see ReceiveEnable 1D fail with 1 bit never passing at high frequencies: >=2400.
    
    Root Cause:
      ReadVoltageCentering2D collapses the margin eye before Recieve Enable 1D.
      There is a bug with the usage of ChangeMargin.  The per-bit knob for RdV (RdVBit) is specified per Rank.  There was an arch change to ChangeMargin to move to using RankMask.  This was updated for all the Rank based parameters except for RdVBit.  In CL#533566, with enabling MrcGetMarginBit() the call to ChangeMargin() was converted from Rank to RankMask.  This led to improper configuration of RdVBit during training.
    
    Change:
      Update ChangeMargin() to use the same RankMask logic as other parameters in the function (RdTBit/WrTBit).
      IsPerRankMarginParam() returns true for RdVBit now.
    
    Other Changes:
      During review of this step, we found that there is a high amount of noise for the failing edge of RdV.  MrcGetMarginBit() now starts from LastPass - 2 before sweeping per-bit similarly to HSW.
      Updated MiniBIOS uCode patches to the latest.
      Removed CPU Family name from a general MrcInterface.h enumeration.
    
    ---
    

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c

commit dce3b081da979531c735d3707d8033b1ca7c8e37
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 22 13:46:18 2017 -0700

    536126:1406422052 - CNL BIOS OC: Ring Max Ratio programming causing BCLK OC failures
    
    ---
    
Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuOverclockingConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtBasicConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicy.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/CpuPrintPolicyPreMem.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuOcInitLib/CpuOcInit.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PerformanceStates.c

commit c50e9d63d35e355bbf80e0b7ba4df2c453b1d6c7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 22 11:47:30 2017 -0700

    536097:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit fb3cdca488bda564c7dc02e14471ee817ca3e36f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 22 06:45:40 2017 -0700

    536012: CNL-U BIOS :-SUT not waking up from S3 & S4 with USB Keyboard/Mouse when Kernel Debug Opting is Enabled
    [Description]
    If during Sx entry xHCI is not put into D3 by OS, wake functionality i.e. by USB keyboard doesn't work
    [Solution]
    Unconditionally put xHCI to D3 in BIOS Sx SMI Handler if during Sx entry xHCI is in D0
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Pch/PchInit/Smm/PchInitSmm.c

commit 46cf885a16fbd3234b0368ecba6f49d9bfbc1851
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 22 04:28:41 2017 -0700

    535995: [CFL-U-B0] BSOD Observed while running traffic on USB devices
    [Description]
    BSOD observed while running traffic on USB3 device
    [Solution]
    Limit upstream reads to 64B to mitigate until better root cause and more robust fix is found
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Library/Private/PeiDxeUsbInitLib/XhciInit.c

commit ea99dff7682965feb86a7d430f156f75dd5848b8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 22 02:16:37 2017 -0700

    535977: [CFL] Add conditional delay for detection of PCIE devices
    BIOS will wait up to 1s for all devices detected with PDS bit to form a PCIe link and become accessible
    Set DISSCPGE bit for both enabled and disabled rootports
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchRootPorts.c

commit 43c9cce5202d631ca42f064579769d890864f7ee
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 22 01:55:40 2017 -0700

    535966: Create PeiIoApicLib and move PEI IOAPIC initialization to the library
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:Yes

Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiIoApicLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiIoApicLib/PeiIoApicLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiIoApicLib/PeiIoApicLib.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInit.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPei.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 303bdaf0aa790da7f56e800e2262f38e18eadd6a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 21 19:51:17 2017 -0700

    535884: Create PeiWdtInitLib and move PEI WDT initialization to the library
    [Description] The sighting is to support PchInit refactory and common IP library model. This would also benefit the multiple generation support.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:Yes

Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchWdtCommonLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/Library/PeiWdtLib.h
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchEndOfPei.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchInitPreMem.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PeiPchInitLibFspCnl.inf
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiWdtLib/PeiWdtLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiWdtLib/PeiWdtLib.inf
Intel/CannonLakeSiliconPkg/Pch/Wdt/Dxe/WdtDxe.inf
Intel/CannonLakeSiliconPkg/SiPkgPeiLib.dsc

commit 8f0d3a93295344934ba18b4dd857cc293e5d910a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 21 18:19:21 2017 -0700

    Clean up usage of old CPU Generation code names in CPU code
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 1fcb7e865f11047420b62f069a3165e0f2fa00ae
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 21 18:04:07 2017 -0700

    535831: [CNL]Clean up usage of old CPU Generation code names in CPU code
    
    ---
   
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPei.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 0808151e558170f36458858874d11a4091490b01
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 21 16:39:22 2017 -0700

    535785:Back out changelist 535763
    
    ---
    
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuPowerMgmt.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/Cpu/Include/Library/CpuMailboxLib.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiTxtLib/TxtPei.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

commit 28959c5e9eb959df0e79aa1f0e4311d979a82bb4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 21 16:19:31 2017 -0700

    Clean up usage of old CPU Generation code names in CPU code
    
    ---
    
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuPlatformLib/CpuPlatformLibrary.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuPowerMgmtLib/PowerLimits.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/MemoryInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcPowerModes.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/McConfiguration/MrcTimingConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcDdr3.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c

commit d031c2ce1a859afeed73241a724f533039148c72
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 21 12:31:54 2017 -0700

    535675: BOOT_GUARD_SUPPORT_FLAG to support BootGuard feature proper fix.
    https://hsdes.intel.com/appstore/article/#/1406469234
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgBuildOption.dsc

commit 770fab92f8ecebf2bb29a219bba808dde8ea7a14
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 21 12:29:15 2017 -0700

    535673:Disable SeriolIo Func0 devices when all the other function devs on that device are disabled.
    https://hsdes.intel.com/appstore/article/#/1406371813
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Include/ConfigBlock/SerialIoConfig.h
Intel/CannonLakeSiliconPkg/Pch/Include/Library/PchSerialIoLib.h
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchConfigHob.h
Intel/CannonLakeSiliconPkg/Pch/Library/PeiDxeSmmPchSerialIoLib/PchSerialIoLib.c
Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/Library/SecPchLib/SecPchLib.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInit.h
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIo.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchSerialIoDxe.c

commit d306a9f70a9478f4114d309712e7eb98aaa6f1c7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 21 11:47:06 2017 -0700

    535652:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit e813e68d33f262e62166c57eb06c0cf03a1d2909
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 21 10:14:51 2017 -0700
	
	Description:  Posting fails at system reset with main-trunk-BIOS.
    Solution: BIOS was performing a pcode mailbox read and specifying the port as the PEG port when the DMI Port should have been specified and is fixed now.
    Platform Affected: CNL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieDmiLib/PeiSaPcieDmiLib.c

commit 8dc34cf05919bdd7bb295fe0fe70c0d1c7a638c3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 20 23:53:37 2017 -0700

    535472:[1406472845][coffee_lake.s_oem][CFL-S+CNP-H] System hang if Hda Audio controller is set to disable.
    [Solution]
    Replace MmioOr32 ((UINTN) (HdaPciBase + R_HDA_CFG_PCS), B_HDA_CFG_PCS_PS); to  PciSegmentOr32(HdaPciBase + R_HDA_CFG_PCS, B_HDA_CFG_PCS_PS);
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHda.c

commit c1245b41dfa25ad5a1234ce2d10383fec69a7f71
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 20 19:15:07 2017 -0700
	
	Description: FSP_SMBIOS_MEMORY_INFO_HOB table is giving the incorrect data.
	Issue: The values of Memorytype are different between BIOS log and FSPScopeTool.efi and the field "Techonoly" in Platformconfig.xml is wrong.
    Solution: Correction to above values are done.
    Platform Affected: CNL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Include/MemInfoHob.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/DxeSmbiosMemoryLib/SmbiosType16.c

commit 2f47325006f3ef4f69c2b09b5426417cc3eebda9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 20 19:07:45 2017 -0700

    535416:[1504596215] [CNL/CFL] Comply with new HMRFPO group spec
    [1304931700] Aligning Commit FPF with UEP Model and Simplifying HW Binding Flows
    [Solution]: 1. Modify HMRFPO group commands. 2. Update HFSTS6 bit structure.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/Include/BupMsgs.h
Intel/CannonLakeSiliconPkg/Me/Include/HeciRegs.h
Intel/CannonLakeSiliconPkg/Me/Include/Library/DxeMeLib.h
Intel/CannonLakeSiliconPkg/Me/Include/MkhiMsgs.h
Intel/CannonLakeSiliconPkg/Me/Include/TouchHeciMsgs.h
Intel/CannonLakeSiliconPkg/Me/Library/DxeMeLib/HeciMsgDxeLib.c
Intel/CannonLakeSiliconPkg/Me/Library/PeiDxePttPtpLib/PeiDxePttPtpLib.c
Intel/CannonLakeSiliconPkg/Me/MeFwDowngrade/Dxe/MeFwDowngrade.c

commit ea178b6ef343c0a20abdbae3f3c30bd6d925f374
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 20 12:07:02 2017 -0700

    535244:[1406398647][CNP PM [Low Power Enabling] ISH clkreqs are high when ISH is function disabled in BIOS]
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchIsh.c

commit f3f6477fac16ab4a2c9dd432ef8b00923a4a22e0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 20 11:50:53 2017 -0700

    535241:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit b68c72a05f9538c937f690f04650b696863812de
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 20 03:49:35 2017 -0700
	
	Description: RC 7.0.F.4x review feedbacks for SA.
    Platform Affected: CNL/CFL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Library/SaPlatformLib.h
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Protocol/MemInfo.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiDxeSmmSaPlatformLib/SaPlatformLibrary.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.S
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.asm
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/Ia32/MrcOemPlatform.nasm
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/Library/PeiSaPolicyLib/MrcOemPlatform.h

commit 67a39ce2f55185db9b7887982aba5f0c16951a7a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 20 03:27:33 2017 -0700

    535081:[1305174492][MEInfo][CNL]CNL-EFI PC stuck while MEInfo tool ran in EFI Shell when iTouch is enabled
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/IntegratedTouch/IntegratedTouch.c

commit daf3ff0890992095e880633b8da7ce5aa9a36c0d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 20 03:13:09 2017 -0700

    535071: RC 7.0.F.4x review feedbacks for ME.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/Include/ConfigBlock/MePeiConfig.h

commit f40f768012e2e16b94504c2a254df69bacd0e1fc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Wed Sep 20 01:26:28 2017 -0700

    535043:[1504596894] Intel internal Lan always occupy PCH PCIe root when disable Gbe region
    [Description] customer design is without Intel internal Lan, so customer disable Gbe region, but BIOS still showed PCIe root is assigned to Lan.
    Intel RC is only check ME fused data in FIA to decide Gbe PCIE port number. but actually there is no Gbe region.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:Yes

Intel/CannonLakeSiliconPkg/Pch/Library/Private/PeiPchInitLib/PchHobs.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchAcpi.c
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeCnl.inf
Intel/CannonLakeSiliconPkg/Pch/PchInit/Dxe/PchInitDxeFspCnl.inf

commit 7b62d2228a1321212471544c8f21dc8c288f4e4d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 23:10:45 2017 -0700

	Description: Configuration registers to enable ACS feature not set by bios.
    Solution: Since the root port supports the ACS capability of source validation, translation blocking, P2P request redirect, 
	          P2P completion redirect and upstream forwarding the register bits are set properly now.
    Platform Affected: CNL/CFL
    
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Include/Register/SaRegsPeg.h
Intel/CannonLakeSiliconPkg/SystemAgent/Library/Private/PeiSaPcieInitLib/PeiSaPcieInitLib.c

commit 89b70ee1a208cf5d896585ee2a6d2883221e5fcc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 11:46:25 2017 -0700

    534765:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit fc2394ecb9f8bda06712bd5f3fba70873c050d08
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 10:58:54 2017 -0700

    534731:[220818230]Override PiSmmCpuDxeSmm to use only one INIT-SIPI-SIPI instead of two to intialize APs in SMM on S3 resume.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/Ia32/SmmFuncsArch.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/MpService.c
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/PiSmmCpuDxeSmm/X64/SmmFuncsArch.c

commit ddd735daa9c3076812c30e854886b264ef671fe5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 10:55:24 2017 -0700

    534728:[220816850]Shadow Pcd PEIM and ReportStatusCodeRouter PEIM Override.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Override/DoxygenSiOverride.h
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Pcd.c
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Pcd.inf
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Service.c
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/PCD/Pei/Service.h
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.c
Intel/CannonLakeSiliconPkg/Override/MdeModulePkg/Universal/ReportStatusCodeRouter/Pei/ReportStatusCodeRouterPei.h

commit b4ba7cc0e861e7573c2ac6ab78c1454079fb33a9
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 06:18:42 2017 -0700

    534645: Update CPU for RC 7.0.F.4x  review
    
    ---
    
Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Library/PeiCpuPolicyLib/PeiCpuPolicyLib.c

commit 7c509ea6e234b58f17584bab1b0a14d2bbe5d3b7
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Tue Sep 19 02:52:58 2017 -0700
	
	Description: Update SA for RC 7.0.F.xx  review
    Platform Affected: CNL/CFL
	
    ---

Intel/CannonLakeSiliconPkg/SystemAgent/Include/ConfigBlock/MemoryConfig.h

commit 945fea81cf23ae20fcc1f90e17e00615e5628914
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 18 23:46:58 2017 -0700

    534587:[1406382424][CNL] SoundWire link Clock set to improper frequency for hardware configurations
    [Description]
    1. Updated Soundwire Master parameters' values for XTAL 24MHz.
    2. Refactored SNDW ACPI definition - implemented method for quirk mask update.
    3. Removed 192kHz 16/24bit format for playback and capture (Soundwire codec definition) - no longer supported.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchHdaSoundWireCtrl.asl

commit 43aa8e71436c4e264f554c49fcfb22b53d55286b
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 18 20:42:16 2017 -0700

    534542:[hsdes] 1406385743
    [title] [UEFI work around] Debug Verbosity change for PCH
    [description] This is important to customer as at factory line, any debug error will trigger a manufacturing stop and require investigation. incorrect labeling of debug error will cause un-necessary halt at factory line
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:Yes

Intel/CannonLakeSiliconPkg/Pch/I2cMaster/Dxe/I2cMasterDxe.c

commit ec9142bc93774ee23c4647cfaae96e5d4957d7da
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 18 17:42:53 2017 -0700

    534500: PciSegmentLib missing from PeiDxeSmmCpuMailboxLib.inf
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmCpuMailboxLib/PeiDxeSmmCpuMailboxLib.inf

commit f284fa76536d8f35cb5991272a98dc81e842234f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 18 15:51:30 2017 -0700

    534450:Fix for issue "CPU Trace Hub gets disabled when BootGuard is not used on customer bios.'
      
    ---
     

Intel/CannonLakeSiliconPkg/Cpu/Library/PeiDxeSmmBootGuardLib/BootGuardLibrary.c

commit a0851856547b7647ec8a493aa0e8fb2bfc29d4da
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 18 15:19:42 2017 -0700

    Leverage Local APIC defines from UefiCpuPkg
    
    ---
    
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuRegs.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiDxeSmmCpuCommonLib/CpuCommonLib.c
Intel/CannonLakeSiliconPkg/Cpu/TxtInit/Dxe/TxtDxeLib.c
Intel/CannonLakeSiliconPkg/SampleCode/Include/Library/SocketLga775Lib.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/Common/CpuRegs.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/Common/CpuRegs.h

commit 59c2222b422edeb15160858a2bc587ce38eda2e8
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 18 11:47:02 2017 -0700

    534341:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit a9ef4c996096d954dabdf2883f6db2e887621672
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 18 09:33:51 2017 -0700

    534291:[1805435487][CNL] Move RST RAID power management support into DSDT table in reference code - part 2, take 2
            - created AcpiPinDriverLib.asl to manage platform pin states
            - moved _PSx and _S0W methods into reference code as they are not dependent on the platform
            - changed remapping power management code to call functions from root port scope to disable PCIe slot
            - removed RAID method, all of the information about power management block is aggregated in IR3E method
            - moved WWAN power management to SSDT RTD3, alligned the code to the newest PCIe power management code
            - fixed WiFi RTD3 code on CFL-S
            - fixed SSDT RTD3 table loading on CFL-S(removed name collision)
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes

Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/HsioLib.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchRstPcieStorage.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchSata.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRaid.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/RstRemapping.asl

commit 0720bee473b2b60fd66542b466753bac4f679242
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 18 03:37:40 2017 -0700

    Remove LPDDR3 and DDR3 references from the code - PART IV
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]: yes
    
    PART IV:
    Remove LPDDR3 and DDR3 references from the code

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcRegisters/Cannonlake/Pci000Cnl.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/MemoryTypes/MrcLpddr4.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCrosser.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/MiniBios/MEMORY/MrcOemPlatform.c

commit dedf4bb8cc730a5910d9951dc84b3ec32e614953
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Mon Sep 18 01:01:17 2017 -0700

    FSP Debug build break on GCC
    [Description] This was caused by CL#531895,  many local variables defined but unused. Cleane them up.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c

commit 17740291bbf02fefd583e21291e0cdf3cc30fe5f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 17 23:41:56 2017 -0700

    534199: Update PCH for RC 7.0.F.xx  review - take3, update doxygen
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:Yes

Intel/CannonLakeSiliconPkg/Pch/Include/Library/OcWdtLib.h

commit 637dde49cb02ef686fe7e9a7ef1a35a66c5a6e8d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 17 21:06:36 2017 -0700

    534179: Update BiosID as 105.1 and FSP/RC version as 7.x.10.11
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit a08851eff50c877d9cdddb4e1b0b63357a3aea7a
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 17 21:02:19 2017 -0700

    Back out changelist 533655 which cause CNL U22 GT0 PC_0080 hang
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit d8a8e337248cab6b191cdb31be889f09a764c6bc
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 17 20:51:21 2017 -0700

    534176: Update PCH for RC 7.0.F.xx  review - take2, update copyright year
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/Include/Library/OcWdtLib.h

commit 6c7b6f73ce560540a75da83ad961757ea8b1a82e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 17 12:36:42 2017 -0700

    534147:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h

commit f1e9af2d99447b66f339f3ca4dac85810c9de2ee
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 17 12:03:10 2017 -0700

    534138:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 1e72ebf31560f3f32abcff9dd3b02febc98b74c3
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 17 11:46:18 2017 -0700

    534131:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 909ea5aa9359c17bace8cb0e49896d9b434c01c4
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 17 10:08:23 2017 -0700

    534127:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/AcpiTables/CpuSsdt/CpuNvs.asl
Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Include/CpuNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiSmbiosCpuLib/SmbiosType4.c
Intel/CannonLakeSiliconPkg/Me/AcpiTables/MeSsdt/MeNvs.asl
Intel/CannonLakeSiliconPkg/Me/Include/Private/MeNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Include/Private/PttNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Me/Ptt/Smm/PttNvs.asl
Intel/CannonLakeSiliconPkg/Override/UefiCpuPkg/Library/MpInitLib/MpLib.c
Intel/CannonLakeSiliconPkg/Pch/AcpiTables/Dsdt/PchNvs.asl
Intel/CannonLakeSiliconPkg/Pch/Include/Private/PchNvsAreaDef.h
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmm.h
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c
Intel/CannonLakeSiliconPkg/SiInit/Pei/SiInit.c
Intel/CannonLakeSiliconPkg/SystemAgent/AcpiTables/SaSsdt/SaNvs.asl
Intel/CannonLakeSiliconPkg/SystemAgent/Include/Private/SaNvsAreaDef.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/McConfiguration/MrcSchedulerParameters.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/SpdProcessing/MrcSpdProcessing.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcOemPlatform.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/MiniBios/MEMORY/MrcSetup.c

commit 3800130102af2a91c529785fc5938c8320240e43
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sun Sep 17 03:51:29 2017 -0700

    534105: Fixed CNL VisualStudio RC Pkg (EDKII) CI builds error caused by CL#533862
    [1405767099] include SMI Audit for CNL
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:YES

Intel/CannonLakeSiliconPkg/CannonLakeSiliconPkg.dsc

commit a3b477c0d031821c74bf2fb221a02db7f3fbefc1
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Sat Sep 16 11:46:26 2017 -0700

    534080:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 08a81cdcc0737ce7bd15f1a6b0efd8ea07d356ea
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 15 11:46:28 2017 -0700

    533946:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit 99eb4f45e51ec5518520eb43d0886841f7b79b49
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 15 06:31:05 2017 -0700

    533862:[1405767099] include SMI Audit for CNL
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/IoTrap.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatch.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmiDispatcher.inf
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmm.h
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmCore.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmEspi.c
Intel/CannonLakeSiliconPkg/Pch/PchSmiDispatcher/Smm/PchSmmGpi.c

commit 1ddea4ea2724c8dd70796c8fa75233d9923bc498
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 15 05:14:43 2017 -0700

    533849: CNL BIOS: SMBIOS Type-4 Processor Details are listing incorrectly and mismatching between EDK shell & Read write tool logs
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiSmbiosCpuLib/SmbiosType4.c

commit 269395986488d65b656f2f98643a73aa03447523
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Fri Sep 15 03:49:22 2017 -0700

    533835:Merge from KBL [1305332715] Buffer overflow in PeiHeciHsioMsg
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/Me/Include/BupMsgs.h
Intel/CannonLakeSiliconPkg/Me/Library/PeiMeLib/HeciMsgPeiLib.c

commit 01c7e2c15b5e38d46cc32dae1f43cc3706b48576
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 14 23:34:08 2017 -0700

    V96_EXT_EDK_Debug_CNLY gets assert and hangs up 0055 when S3 resuming.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/MemoryInit.c

commit 86dcc983281578ff191dc6c0db90a057aed4f53f
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 14 16:09:28 2017 -0700

    MRC reporting that CAVref failed to converge after 50us
    
    Issue:
      CAVref was failing to converge in 50us.
    
    Root Cause:
      MRC had two issues:
        Slope Coefficent was not correct for DT/Halo.
        VtOffset encoding in the register field description was wrong.
    
    Changes:
      Added a boolean switch for the Coefficent when calculating the slope target.  Now properly selects the base value if DT/Halo.
      Update VtOffset calculation to match the design: steps of 4mV.
    
    Other changes:
      Fixed missing Release Note check-in.
      Removed tDQSCK RxFifo guardband from DDR4.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit 179c6e36bdb9a0541afbc6e42518ca128dd0650e
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 14 14:57:23 2017 -0700

    MRC reporting that CAVref failed to converge after 50us
    
    Issue:
      CAVref was failing to converge in 50us.
    
    Root Cause:
      MRC had two issues:
        Slope Coefficent was not correct for DT/Halo.
        VtOffset encoding in the register field description was wrong.
    
    Changes:
      Added a boolean switch for the Coefficent when calculating the slope target.  Now properly selects the base value if DT/Halo.
      Update VtOffset calculation to match the design: steps of 4mV.
    
    Other changes:
      Fixed missing Release Note check-in.
      Removed tDQSCK RxFifo guardband from DDR4.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadReceiveEnable.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c

commit 9ebe8e39c9e9ab95f647269e00edc678b8f14517
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 14 12:32:44 2017 -0700

    533583:[FIX ASCII][CNL-Y][220571421]McIVR Frequency Adjustment Setup Menu Description Does Not Match Implementation
    
    ---
    
Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h

commit edeb5b5b079d6191af1f37217f573f91f5ae5ba0
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 14 12:17:08 2017 -0700

    533576:[FIX ASCII][CNL-Y][220571421]McIVR Frequency Adjustment Setup Menu Description Does Not Match Implementation
    
    ---
    
Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h

commit d634a9ca40969312821020ed0d0b34db217cc614
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 14 12:01:47 2017 -0700

    Enable Per-Bit RMT Results
    
    Due to lack of compatibility for the EvLoader with FSP based BIOS, the decision was made for CNL to publish the MRC Per-Bit RMT results through BDAT Schema.
    
    The BDAT Enable is disabled by default, and will need to be enabled through the BIOS Setup menu, or through hardcoded value within the BIOS. Per-Bit RMT results will only be published through BDAT if the Per-Bit BDAT Test Type is specified by Setup Option.
    
    Additional Changes:
    Add Setup option to adjust RMT Loop Count for both RMT Bit
    Fix error in BDAT creation for CFL, where TxVref Bit information was not being saved correctly, also remove unnecessary debug prints.
    
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcDebugHook.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/Include/MrcInterface.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Api/MrcStartMemoryConfiguration.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcCommon.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/ReadTraining/MrcReadDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcCommon.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/WriteTraining/MrcWriteDqDqs.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Api/MrcGeneral.c
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInitCfl/Library/Private/PeiMemoryInitLib/Source/Include/MrcVersion.h

commit dd9c0c557123e1195b50449ba94a86a66966ede5
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 14 11:48:33 2017 -0700

    533561:[CNL-Y]McIVR Frequency Adjustment Setup Menu Description Does Not Match Implementation
    
    ---
    

Intel/CannonLakeSiliconPkg/Cpu/Include/ConfigBlock/CpuPowerMgmtVrConfig.h
Intel/CannonLakeSiliconPkg/Cpu/Library/Private/PeiCpuInitLib/CpuInitPreResetCpl.c

commit f55c4a1d03e3fe6a3f6401c751b9c4452358a04d
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 14 11:46:23 2017 -0700

    533560:I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SiPkgCfl.dec
Intel/CannonLakeSiliconPkg/SiPkgCnl.dec

commit de56511b37364bb941231e913d54982b3e74b921
Author: ClientSysFWGit <clientsysfwgit@intel.com>
Date:   Thu Sep 14 06:19:59 2017 -0700

    Fix GCC warnings in MrcMcConfiguration.c
    
    Variable set but unused.
    ---
    I confirm that I understand the authorized content and license obligations listed in the IP Plan defined in the stream description and I will deliver or have delivered content in accordance with that IP Plan [yes/no]:yes

Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Include/MrcVersion.h
Intel/CannonLakeSiliconPkg/SystemAgent/MemoryInit/LibraryPrivate/PeiMemoryInitLib/Source/Services/MrcMcConfiguration.c
