{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version " "Info: Version 10.0 Build 262 08/18/2010 Service Pack 1 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 11 12:27:24 2014 " "Info: Processing started: Thu Dec 11 12:27:24 2014" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1 " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off de1 -c top_de1" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/vga.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/vga.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga-behaviour " "Info: Found design unit 1: vga-behaviour" {  } { { "../VHDL/vga.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 17 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vga " "Info: Found entity 1: vga" {  } { { "../VHDL/vga.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/counter-behaviour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/counter-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 counter-behavioural " "Info: Found design unit 1: counter-behavioural" {  } { { "../VHDL/counter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/counter-behaviour.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 counter " "Info: Found entity 1: counter" {  } { { "../VHDL/counter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/counter-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vsync-behaviour " "Info: Found design unit 1: vsync-behaviour" {  } { { "../VHDL/vsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" 13 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vsync " "Info: Found entity 1: vsync" {  } { { "../VHDL/vsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vsync-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vidcounter-behavioural " "Info: Found design unit 1: vidcounter-behavioural" {  } { { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 12 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 vidcounter " "Info: Found entity 1: vidcounter" {  } { { "../VHDL/vidcounter-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/vidcounter-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rgb-behaviour " "Info: Found design unit 1: rgb-behaviour" {  } { { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 rgb " "Info: Found entity 1: rgb" {  } { { "../VHDL/rgb-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/rgb-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hsync-behaviour " "Info: Found design unit 1: hsync-behaviour" {  } { { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 hsync " "Info: Found entity 1: hsync" {  } { { "../VHDL/hsync-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/hsync-behaviour.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file /home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 deler-behaviour " "Info: Found design unit 1: deler-behaviour" {  } { { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 11 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 deler " "Info: Found entity 1: deler" {  } { { "../VHDL/deler-behaviour.vhd" "" { Text "/home/mzwalua/Documents/vga2/VHDL/deler-behaviour.vhd" 5 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "top_de1.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file top_de1.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 top_de1 " "Info: Found entity 1: top_de1" {  } { { "top_de1.bdf" "" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pre_vga_dac_4.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file pre_vga_dac_4.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pre_vga_dac_4-signal_flow " "Info: Found design unit 1: pre_vga_dac_4-signal_flow" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/pre_vga_dac_4.vhd" 15 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 pre_vga_dac_4 " "Info: Found entity 1: pre_vga_dac_4" {  } { { "pre_vga_dac_4.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/pre_vga_dac_4.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "gen6mhz.vhd 2 1 " "Info: Found 2 design units, including 1 entities, in source file gen6mhz.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 gen6mhz-behaviour " "Info: Found design unit 1: gen6mhz-behaviour" {  } { { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 14 -1 0 } }  } 0 0 "Found design unit %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "1 gen6mhz " "Info: Found entity 1: gen6mhz" {  } { { "gen6mhz.vhd" "" { Text "/home/mzwalua/Documents/vga2/quartus_DE1/gen6mhz.vhd" 4 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "top_de1 " "Info: Elaborating entity \"top_de1\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vga vga:inst2 " "Info: Elaborating entity \"vga\" for hierarchy \"vga:inst2\"" {  } { { "top_de1.bdf" "inst2" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { 328 504 744 456 "inst2" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "deler vga:inst2\|deler:cmp1 " "Info: Elaborating entity \"deler\" for hierarchy \"vga:inst2\|deler:cmp1\"" {  } { { "../VHDL/vga.vhd" "cmp1" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 82 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter vga:inst2\|counter:cmp2 " "Info: Elaborating entity \"counter\" for hierarchy \"vga:inst2\|counter:cmp2\"" {  } { { "../VHDL/vga.vhd" "cmp2" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 85 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hsync vga:inst2\|hsync:cmp3 " "Info: Elaborating entity \"hsync\" for hierarchy \"vga:inst2\|hsync:cmp3\"" {  } { { "../VHDL/vga.vhd" "cmp3" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 91 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vidcounter vga:inst2\|vidcounter:cmp4 " "Info: Elaborating entity \"vidcounter\" for hierarchy \"vga:inst2\|vidcounter:cmp4\"" {  } { { "../VHDL/vga.vhd" "cmp4" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 99 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "vsync vga:inst2\|vsync:cmp5 " "Info: Elaborating entity \"vsync\" for hierarchy \"vga:inst2\|vsync:cmp5\"" {  } { { "../VHDL/vga.vhd" "cmp5" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 103 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rgb vga:inst2\|rgb:cmp6 " "Info: Elaborating entity \"rgb\" for hierarchy \"vga:inst2\|rgb:cmp6\"" {  } { { "../VHDL/vga.vhd" "cmp6" { Text "/home/mzwalua/Documents/vga2/VHDL/vga.vhd" 109 0 0 } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "gen6mhz gen6mhz:inst1 " "Info: Elaborating entity \"gen6mhz\" for hierarchy \"gen6mhz:inst1\"" {  } { { "top_de1.bdf" "inst1" { Schematic "/home/mzwalua/Documents/vga2/quartus_DE1/top_de1.bdf" { { -48 528 688 48 "inst1" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "85 " "Info: Implemented 85 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "2 " "Info: Implemented 2 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "5 " "Info: Implemented 5 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "78 " "Info: Implemented 78 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 0 s Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "260 " "Info: Peak virtual memory: 260 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu Dec 11 12:27:36 2014 " "Info: Processing ended: Thu Dec 11 12:27:36 2014" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Info: Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
