[profile]
LPC11Uxx_(64p)
[FIO_checkbox]
0
1
0
[IO_Treeview]
3
8
3
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
-1
5
-1
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
9
I2CMODE: Standard mode/ Fast-mode I2C
-1
-1
5
-1
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
9
I2CMODE: Standard mode/ Fast-mode I2C
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
8
3
-1
3
-1
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
8
3
-1
3
-1
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
8
3
-1
3
-1
-1
3
-1
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
8
3
-1
3
-1
-1
3
-1
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
6
3
-1
3
-1
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
2
-1
-1
1
-1
-1
1
-1
3
6
3
-1
3
-1
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
2
-1
-1
1
-1
-1
1
-1
3
6
3
-1
3
-1
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
2
-1
-1
1
-1
-1
1
-1
3
8
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
2
-1
-1
1
-1
-1
1
-1
3
6
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
2
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
6
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
2
-1
-1
1
-1
-1
1
-1
3
6
3
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
2
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
6
3
-1
4
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
6
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
6
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
6
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
6
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
6
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
6
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
6
3
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
6
3
-1
4
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
5
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
3
6
3
-1
4
-1
-1
3
-1
-1
3
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
13
-1
-1
1
-1
-1
1
-1
-1
1
-1
[IO_warning_panel]
0
[Panel2]
1
[GroupBox1]
1
[ExtInt0_label]
Ext. interrupt 0
0
1
[ExtInt1_label]
Ext. interrupt 1
0
1
[ExtInt2_label]
Ext. interrupt 2
0
1
[ExtInt3_label]
Ext. interrupt 3
0
1
[EXTMODE3_combo]
0
0
1
Level sensitivity
Edge sensitivity
[EXTMODE2_combo]
0
0
1
Level sensitivity
Edge sensitivity
[EXTMODE1_combo]
0
0
1
Level sensitivity
Edge sensitivity
[EXTMODE0_combo]
0
0
1
Level sensitivity
Edge sensitivity
[EXTPOLAR0_combo]
0
0
1
Active low
Active high
[EXTPOLAR1_combo]
0
0
1
Active low
Active high
[EXTPOLAR2_combo]
0
0
1
Active low
Active high
[EXTPOLAR3_combo]
0
0
1
Active low
Active high
[EXTWAKE0_CheckBox]
0
0
1
[EXTWAKE1_CheckBox]
0
0
1
[EXTWAKE2_CheckBox]
0
0
1
[EXTWAKE3_CheckBox]
0
0
1
[GPIOGroup1GroupBox]
1
[GPIOGroup1CheckboxPanel]
1
[AlSoCheckBox65]
0
[AlSoCheckBox66]
0
[AlSoCheckBox67]
0
[AlSoCheckBox68]
0
[AlSoCheckBox69]
0
[AlSoCheckBox70]
0
[AlSoCheckBox71]
0
[AlSoCheckBox72]
0
[AlSoCheckBox73]
0
[AlSoCheckBox74]
0
[AlSoCheckBox75]
0
[AlSoCheckBox76]
0
[AlSoCheckBox77]
0
[AlSoCheckBox78]
0
[AlSoCheckBox79]
0
[AlSoCheckBox80]
0
[AlSoCheckBox81]
0
[AlSoCheckBox82]
0
[AlSoCheckBox83]
0
[AlSoCheckBox84]
0
[AlSoCheckBox85]
0
[AlSoCheckBox86]
0
[AlSoCheckBox87]
0
[AlSoCheckBox88]
0
[AlSoCheckBox89]
4
[AlSoCheckBox90]
4
[AlSoCheckBox91]
4
[AlSoCheckBox92]
4
[AlSoCheckBox93]
4
[AlSoCheckBox94]
4
[AlSoCheckBox95]
4
[AlSoCheckBox96]
4
[AlSoCheckBox97]
0
[AlSoCheckBox98]
0
[AlSoCheckBox99]
0
[AlSoCheckBox100]
0
[AlSoCheckBox101]
0
[AlSoCheckBox102]
0
[AlSoCheckBox103]
0
[AlSoCheckBox104]
0
[AlSoCheckBox105]
0
[AlSoCheckBox106]
0
[AlSoCheckBox107]
0
[AlSoCheckBox108]
0
[AlSoCheckBox109]
0
[AlSoCheckBox110]
0
[AlSoCheckBox111]
0
[AlSoCheckBox112]
0
[AlSoCheckBox113]
0
[AlSoCheckBox114]
0
[AlSoCheckBox115]
0
[AlSoCheckBox116]
0
[AlSoCheckBox117]
0
[AlSoCheckBox118]
0
[AlSoCheckBox119]
0
[AlSoCheckBox120]
0
[AlSoCheckBox121]
0
[AlSoCheckBox122]
0
[AlSoCheckBox123]
0
[AlSoCheckBox124]
0
[AlSoCheckBox125]
0
[AlSoCheckBox126]
4
[AlSoCheckBox127]
4
[AlSoCheckBox128]
0
[GPIOGroup1COMBComboBox]
0
1
1
[GPIOGroup1TRIGComboBox]
0
1
1
[GPIOGroup1CoverPanel]
1
[ISR_ListBox]
FLEX_INT0_IRQn
FLEX_INT1_IRQn
FLEX_INT3_IRQn
FLEX_INT4_IRQn
FLEX_INT2_IRQn
TIMER_32_0_IRQn
TIMER_32_1_IRQn
UART_IRQn
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
[GPIO_ISR_icon_panel]
0
[GPIO_ISR_left_panel]
1
[GPIO_ISR_top_panel]
1
[GPIOGroup0GroupBox]
1
[GPIOGroup0CheckboxPanel]
1
[AlSoCheckBox33]
0
[AlSoCheckBox34]
0
[AlSoCheckBox35]
0
[AlSoCheckBox36]
0
[AlSoCheckBox37]
0
[AlSoCheckBox38]
0
[AlSoCheckBox39]
0
[AlSoCheckBox40]
0
[AlSoCheckBox41]
0
[AlSoCheckBox42]
0
[AlSoCheckBox43]
0
[AlSoCheckBox44]
0
[AlSoCheckBox45]
0
[AlSoCheckBox46]
0
[AlSoCheckBox47]
0
[AlSoCheckBox48]
0
[AlSoCheckBox49]
0
[AlSoCheckBox50]
0
[AlSoCheckBox51]
0
[AlSoCheckBox52]
0
[AlSoCheckBox53]
0
[AlSoCheckBox54]
0
[AlSoCheckBox55]
0
[AlSoCheckBox56]
0
[AlSoCheckBox57]
4
[AlSoCheckBox58]
4
[AlSoCheckBox59]
4
[AlSoCheckBox60]
4
[AlSoCheckBox61]
4
[AlSoCheckBox62]
4
[AlSoCheckBox63]
4
[AlSoCheckBox64]
4
[AlSoCheckBox32]
0
[AlSoCheckBox31]
0
[AlSoCheckBox30]
0
[AlSoCheckBox29]
0
[AlSoCheckBox28]
0
[AlSoCheckBox27]
0
[AlSoCheckBox26]
0
[AlSoCheckBox25]
0
[AlSoCheckBox24]
0
[AlSoCheckBox23]
0
[AlSoCheckBox22]
0
[AlSoCheckBox21]
0
[AlSoCheckBox20]
0
[AlSoCheckBox19]
0
[AlSoCheckBox18]
0
[AlSoCheckBox17]
0
[AlSoCheckBox16]
0
[AlSoCheckBox15]
0
[AlSoCheckBox14]
0
[AlSoCheckBox13]
0
[AlSoCheckBox12]
0
[AlSoCheckBox11]
0
[AlSoCheckBox10]
0
[AlSoCheckBox9]
0
[AlSoCheckBox8]
0
[AlSoCheckBox7]
0
[AlSoCheckBox6]
0
[AlSoCheckBox5]
0
[AlSoCheckBox4]
0
[AlSoCheckBox3]
4
[AlSoCheckBox2]
4
[AlSoCheckBox1]
0
[GPIOGroup0COMBComboBox]
0
1
1
[GPIOGroup0TRIGComboBox]
0
1
1
[GPIOGroupPinPanel]
1
[GPIOGroup0CoverPanel]
1
[GPIOISR_TreeView]
[GPIOPinPanel]
1
[Panel6]
1
[GPIO0Panel]
1
[GPIO0Label]
GPIO 0
1
1
[GPIO0PinComboBox]
2
1
1
[GPIO0ModeComboBox]
0
1
1
[GPIO0LevelComboBox]
0
1
1
FALLING
RISING
BOTH
[GPIO3Panel]
1
[GPIO3Label]
GPIO 3
1
1
[GPIO3PinComboBox]
51
1
1
[GPIO3ModeComboBox]
0
1
1
[GPIO3LevelComboBox]
0
1
1
FALLING
RISING
BOTH
[GPIO2Panel]
1
[GPIO2Label]
GPIO 2
1
1
[GPIO2PinComboBox]
3
1
1
[GPIO2ModeComboBox]
0
1
1
[GPIO2LevelComboBox]
0
1
1
FALLING
RISING
BOTH
[GPIO1Panel]
1
[GPIO1Label]
GPIO 1
1
1
[GPIO1PinComboBox]
21
1
1
[GPIO1ModeComboBox]
0
1
1
[GPIO1LevelComboBox]
0
1
1
FALLING
RISING
BOTH
[GPIO4Panel]
1
[GPIO4Label]
GPIO 4
1
1
[GPIO4PinComboBox]
52
1
1
[GPIO4ModeComboBox]
0
1
1
[GPIO4LevelComboBox]
0
1
1
FALLING
RISING
BOTH
[GPIO5Panel]
1
[GPIO5Label]
GPIO 5
0
1
[GPIO5PinComboBox]
-1
0
1
[GPIO5ModeComboBox]
0
0
1
[GPIO5LevelComboBox]
0
0
1
FALLING
RISING
BOTH
[GPIO6Panel]
1
[GPIO6Label]
GPIO 6
0
1
[GPIO6PinComboBox]
-1
0
1
[GPIO6ModeComboBox]
0
0
1
[GPIO6LevelComboBox]
0
0
1
FALLING
RISING
BOTH
[GPIO7Panel]
1
[GPIO7Label]
GPIO 7
0
1
[GPIO7PinComboBox]
-1
0
1
[GPIO7ModeComboBox]
0
0
1
[GPIO7LevelComboBox]
0
0
1
FALLING
RISING
BOTH
[ad0_groupbox]
0
[adcClk0]
clk: 40 MHz
1
1
[adcrate0]
3,6364 Msamples/sec
1
1
[ad0_edge]
0
0
1
[sel0_7]
0
1
1
[sel0_6]
0
1
1
[sel0_5]
0
1
1
[sel0_4]
0
1
1
[sel0_1]
0
1
1
[sel0_3]
0
1
1
[sel0_2]
0
1
1
[sel0_0]
1
1
1
[clkdiv0]
0
1
1
[ad0_clks]
0
0
1
[pdn0]
0
1
0
[burst0]
0
1
1
[ad0_start]
0
1
1
[adcinten0_7]
0
0
1
[adcinten0_6]
0
0
1
[adcinten0_5]
0
0
1
[adcinten0_4]
0
0
1
[adcinten0_3]
0
0
1
[adcinten0_2]
0
0
1
[adcinten0_1]
0
0
1
[adcinten0_0]
0
0
1
[adginten0]
1
1
1
[LPWRMODE0]
0
1
0
[MODE10BIT0]
0
1
0
[ADC0SelectPanel]
0
[AD05SELComboBox]
0
1
1
[AD06SELComboBox]
0
1
1
[AD07SELComboBox]
0
1
1
[ad0_checkbox]
0
1
1
[ad2_groupbox]
0
[adcClk2]
clk: 40 MHz
1
1
[adcrate2]
3,6364 Msamples/sec
1
1
[ad2_edge]
0
0
1
[sel2_7]
0
1
1
[sel2_6]
0
1
1
[sel2_5]
0
1
1
[sel2_4]
0
1
1
[sel2_1]
0
1
1
[sel2_3]
0
1
1
[sel2_2]
0
1
1
[sel2_0]
1
1
1
[clkdiv2]
0
1
1
[ad2_clks]
0
0
1
[pdn2]
0
1
1
[burst2]
0
1
1
[ad2_start]
-1
1
1
[adcinten2_7]
0
0
1
[adcinten2_6]
0
0
1
[adcinten2_5]
0
0
1
[adcinten2_4]
0
0
1
[adcinten2_3]
0
0
1
[adcinten2_2]
0
0
1
[adcinten2_1]
0
0
1
[adcinten2_0]
0
0
1
[adginten2]
1
1
1
[ad2_checkbox]
0
1
0
[ad3_groupbox]
0
[adcClk3]
clk: 40 MHz
1
1
[adcrate3]
3,6364 Msamples/sec
1
1
[ad3_edge]
0
0
1
[sel3_7]
0
1
1
[sel3_6]
0
1
1
[sel3_5]
0
1
1
[sel3_4]
0
1
1
[sel3_1]
0
1
1
[sel3_3]
0
1
1
[sel3_2]
0
1
1
[sel3_0]
1
1
1
[clkdiv3]
0
1
1
[ad3_clks]
0
0
1
[pdn3]
0
1
1
[burst3]
0
1
1
[ad3_start]
-1
1
1
[adcinten3_7]
0
0
1
[adcinten3_6]
0
0
1
[adcinten3_5]
0
0
1
[adcinten3_4]
0
0
1
[adcinten3_3]
0
0
1
[adcinten3_2]
0
0
1
[adcinten3_1]
0
0
1
[adcinten3_0]
0
0
1
[adginten3]
1
1
1
[ad3_checkbox]
0
1
0
[adc2_panel]
1
[adc3_panel]
1
[ad1_groupbox]
0
[adcClk1]
clk: 40 MHz
1
1
[adcrate1]
3,6364 Msamples/sec
1
1
[ad1_edge]
0
0
1
[sel1_7]
0
1
1
[sel1_6]
0
1
1
[sel1_5]
0
1
1
[sel1_4]
0
1
1
[sel1_1]
0
1
1
[sel1_3]
0
1
1
[sel1_2]
0
1
1
[sel1_0]
1
1
1
[clkdiv1]
0
1
1
[ad1_clks]
0
0
1
[pdn1]
0
1
1
[burst1]
0
1
1
[ad1_start]
-1
1
1
[adcinten1_7]
0
0
1
[adcinten1_6]
0
0
1
[adcinten1_5]
0
0
1
[adcinten1_4]
0
0
1
[adcinten1_3]
0
0
1
[adcinten1_2]
0
0
1
[adcinten1_1]
0
0
1
[adcinten1_0]
0
0
1
[adginten1]
1
1
1
[ad1_checkbox]
0
1
0
[adc1_panel]
1
[adc0_panel]
1
[T1_groupBox]
1
[timer1clk]
Counter clk: 40 MHz
1
1
[timer1tick]
Counts every: 25 ns
1
1
[CheckBox36]
1
1
1
[CheckBox37]
0
1
1
[T1CTCR10]
0
1
1
[T1CTCR32]
0
0
1
[T1TC]
00000000
1
1
[T1PR]
00000000
1
1
[CheckBox38]
0
1
1
[CheckBox39]
0
1
1
[CheckBox40]
0
1
1
[CheckBox41]
1
1
1
[CheckBox42]
1
1
1
[CheckBox43]
0
1
1
[CheckBox44]
0
1
1
[CheckBox45]
0
1
1
[CheckBox46]
0
1
1
[CheckBox47]
0
1
1
[CheckBox48]
0
1
1
[CheckBox49]
0
1
1
[CheckBox50]
0
1
0
[CheckBox51]
0
1
1
[CheckBox52]
0
1
1
[CheckBox53]
0
1
1
[CheckBox54]
0
1
1
[CheckBox55]
0
1
1
[CheckBox56]
0
1
1
[CheckBox57]
0
1
0
[CheckBox58]
0
1
0
[CheckBox59]
0
1
0
[CheckBox60]
0
1
0
[CheckBox61]
0
1
0
[T1MR0]
00000000
1
1
[T1MR1]
00000001
1
1
[T1MR2]
00000000
1
1
[T1MR3]
00000000
1
1
[EMC1_0combobox]
0
0
1
[CheckBox62]
0
1
1
[CheckBox63]
0
1
1
[EMC1_1combobox]
0
0
1
[CheckBox64]
0
1
1
[EMC1_2combobox]
0
0
1
[CheckBox65]
0
1
1
[EMC1_3combobox]
0
0
1
[CheckBox66]
0
1
1
[CheckBox67]
0
1
1
[CheckBox68]
0
1
1
[CheckBox69]
0
1
1
[T1pclk_panel]
0
[T1pclk_div]
0
1
1
[T1pclock_edit]
40
1
1
[Timer1_ENCC_Checkbox]
0
1
1
[Timer1_SELCC_ComboBox]
0
0
1
[T0_groupBox]
1
[timer0clk]
Counter clk: 100 Hz
1
1
[timer0tick]
Counts every: 10 ms
1
1
[CheckBox9]
1
1
1
[CheckBox1]
0
1
1
[T0CTCR10]
0
1
1
[T0CTCR32]
0
0
1
[T0TC]
00000000
1
1
[T0PR]
00061A7F
1
1
[CheckBox2]
0
1
1
[CheckBox3]
1
1
1
[CheckBox4]
1
1
1
[CheckBox5]
0
1
1
[CheckBox6]
0
1
1
[CheckBox7]
0
1
1
[CheckBox8]
0
1
1
[CheckBox10]
0
1
1
[CheckBox11]
0
1
1
[CheckBox12]
0
1
1
[CheckBox13]
0
1
1
[CheckBox14]
0
1
1
[CheckBox15]
0
1
0
[CheckBox16]
0
1
1
[CheckBox17]
0
1
1
[CheckBox18]
0
1
1
[CheckBox19]
0
1
1
[CheckBox21]
0
1
1
[CheckBox22]
0
1
1
[CheckBox23]
0
1
0
[CheckBox24]
0
1
0
[CheckBox25]
0
1
0
[CheckBox26]
0
1
0
[CheckBox27]
0
1
0
[T0MR0]
00000001
1
1
[T0MR1]
00000000
1
1
[T0MR2]
00000000
1
1
[T0MR3]
00000000
1
1
[EMC0_0combobox]
0
0
1
[CheckBox28]
0
1
1
[CheckBox29]
0
1
1
[EMC0_1combobox]
0
0
1
[CheckBox30]
0
1
1
[EMC0_2combobox]
0
0
1
[CheckBox31]
0
1
1
[EMC0_3combobox]
0
0
1
[CheckBox32]
0
1
1
[CheckBox33]
0
1
1
[CheckBox34]
0
1
1
[CheckBox35]
0
1
1
[T0pclk_panel]
0
[T0pclk_div]
0
1
1
[T0pclock_edit]
40
1
1
[Timer0_ENCC_Checkbox]
0
1
1
[Timer0_SELCC_ComboBox]
0
0
1
[Panel4]
1
[ShowTimer01RadioButton]
1
1
1
[ShowTimer23RadioButton]
0
1
1
[T1_panel]
0
[T0_panel]
0
[T1_checkbox]
1
1
1
[T0_checkbox]
1
1
1
[PanelTimers23]
0
[T3_groupBox]
0
[timer3clk]
Counter clk: 40 MHz
1
1
[timer3tick]
Counts every: 25 ns
1
1
[CheckBox70]
0
1
1
[CheckBox71]
0
1
1
[T3CTCR10]
0
1
1
[T3CTCR32]
0
0
1
[T3TC]
0000
1
1
[T3PR]
0000
1
1
[CheckBox72]
0
1
1
[CheckBox73]
0
1
1
[CheckBox74]
0
1
1
[CheckBox75]
0
1
1
[CheckBox76]
0
1
1
[CheckBox77]
0
1
1
[CheckBox78]
0
1
1
[CheckBox79]
0
1
1
[CheckBox80]
0
1
1
[CheckBox81]
0
1
1
[CheckBox82]
0
1
1
[CheckBox83]
0
1
1
[CheckBox84]
0
1
0
[CheckBox85]
0
1
1
[CheckBox86]
0
1
1
[CheckBox87]
0
1
1
[CheckBox88]
0
1
1
[CheckBox89]
0
1
1
[CheckBox90]
0
1
1
[CheckBox91]
0
1
0
[CheckBox92]
0
1
0
[CheckBox93]
0
1
0
[CheckBox94]
0
1
0
[CheckBox95]
0
1
0
[T3MR0]
0000
1
1
[T3MR1]
0000
1
1
[T3MR2]
0000
1
1
[T3MR3]
0000
1
1
[EMC3_0combobox]
0
0
1
[CheckBox96]
0
1
1
[CheckBox97]
0
1
1
[EMC3_1combobox]
0
0
1
[CheckBox98]
0
1
1
[EMC3_2combobox]
0
0
1
[CheckBox99]
0
1
1
[EMC3_3combobox]
0
0
1
[CheckBox100]
0
1
1
[CheckBox101]
0
1
1
[CheckBox102]
0
1
1
[CheckBox103]
0
1
1
[T3pclk_panel]
0
[T3pclk_div]
0
1
1
[T3pclock_edit]
40
1
1
[Timer3_ENCC_Checkbox]
0
1
1
[Timer3_SELCC_ComboBox]
0
0
1
[T2_groupBox]
0
[timer2clk]
Counter clk: 40 MHz
1
1
[timer2tick]
Counts every: 25 ns
1
1
[CheckBox105]
0
1
1
[CheckBox106]
0
1
1
[T2CTCR10]
0
1
1
[T2CTCR32]
0
0
1
[T2TC]
0000
1
1
[T2PR]
0000
1
1
[CheckBox107]
0
1
1
[CheckBox108]
0
1
1
[CheckBox109]
0
1
1
[CheckBox110]
0
1
1
[CheckBox111]
0
1
1
[CheckBox112]
0
1
1
[CheckBox113]
0
1
1
[CheckBox114]
0
1
1
[CheckBox115]
0
1
1
[CheckBox116]
0
1
1
[CheckBox117]
0
1
1
[CheckBox118]
0
1
1
[CheckBox119]
0
1
0
[CheckBox120]
0
1
1
[CheckBox121]
0
1
1
[CheckBox122]
0
1
1
[CheckBox123]
0
1
1
[CheckBox124]
0
1
1
[CheckBox125]
0
1
1
[CheckBox126]
0
1
0
[CheckBox127]
0
1
0
[CheckBox128]
0
1
0
[CheckBox129]
0
1
0
[CheckBox130]
0
1
0
[T2MR0]
0000
1
1
[T2MR1]
0000
1
1
[T2MR2]
0000
1
1
[T2MR3]
0000
1
1
[EMC2_0combobox]
0
0
1
[CheckBox131]
0
1
1
[CheckBox132]
0
1
1
[EMC2_1combobox]
0
0
1
[CheckBox133]
0
1
1
[EMC2_2combobox]
0
0
1
[CheckBox134]
0
1
1
[EMC2_3combobox]
0
0
1
[CheckBox135]
0
1
1
[CheckBox136]
0
1
1
[CheckBox137]
0
1
1
[CheckBox138]
0
1
1
[T2pclk_panel]
0
[T2pclk_div]
0
1
1
[T2pclock_edit]
40
1
1
[Timer2_SELCC_ComboBox]
0
0
1
[Timer2_ENCC_Checkbox]
0
1
1
[T2_checkbox]
0
1
1
[T2_panel]
1
[T3_checkbox]
0
1
1
[T3_panel]
1
[pwm0_groupBox]
0
[pwm0clk]
Counter clk: 40 MHz
1
1
[pwm0tick]
Counts every: 25 ns
1
1
[PWM01label]
PWM1: Single edge, set by MR0, reset by MR1, output disabled
1
1
[PWM02label]
PWM2: Single edge, set by MR0, reset by MR2, output disabled
1
1
[PWM03label]
PWM3: Single edge, set by MR0, reset by MR3, output disabled
1
1
[PWM04label]
PWM4: Single edge, set by MR0, reset by MR4, output disabled
1
1
[PWM05label]
PWM5: Single edge, set by MR0, reset by MR5, output disabled
1
1
[PWM06label]
PWM6: Single edge, set by MR0, reset by MR6, output disabled
1
1
[pwm0frequency]
PWM frequency: 
1
1
[PWM0TCR_EnCounter]
0
1
1
[PWM0TCR_Reset]
0
1
1
[PWM0CTCR10]
0
1
1
[PWM0CTCR32]
0
0
1
[PWM0TC]
00000000
1
1
[PWM0PR]
00000000
1
1
[CheckBox139]
0
1
1
[CheckBox140]
0
1
1
[CheckBox141]
0
1
1
[CheckBox142]
0
1
1
[CheckBox143]
0
1
1
[CheckBox144]
0
1
1
[CheckBox145]
0
1
1
[CheckBox146]
0
1
1
[CheckBox147]
0
1
1
[CheckBox148]
0
1
1
[CheckBox149]
0
1
1
[CheckBox150]
0
1
1
[CheckBox152]
0
1
1
[CheckBox153]
0
1
1
[CheckBox154]
0
1
1
[CheckBox155]
0
1
1
[CheckBox156]
0
1
1
[CheckBox157]
0
1
1
[PWM0MR0]
00000000
1
1
[PWM0MR1]
00000000
1
1
[PWM0MR2]
00000000
1
1
[PWM0MR3]
00000000
1
1
[CheckBox171]
0
1
1
[CheckBox172]
0
1
1
[CheckBox173]
0
1
1
[CheckBox174]
0
1
1
[CheckBox175]
0
1
1
[CheckBox176]
0
1
1
[CheckBox177]
0
1
1
[CheckBox178]
0
1
1
[CheckBox179]
0
1
1
[PWM0MR6]
00000000
1
1
[PWM0MR5]
00000000
1
1
[PWM0MR4]
00000000
1
1
[PWM0TCR_EnPWM]
0
1
1
[PWM06EdgeCheckBox]
0
0
1
[PWM06EnableCheckBox]
0
0
1
[PWM05EnableCheckBox]
0
0
1
[PWM05EdgeCheckBox]
0
0
1
[PWM04EdgeCheckBox]
0
0
1
[PWM04EnableCheckBox]
0
0
1
[PWM03EnableCheckBox]
0
0
1
[PWM03EdgeCheckBox]
0
0
1
[PWM02EdgeCheckBox]
0
0
1
[PWM02EnableCheckBox]
0
0
1
[PWM01EnableCheckBox]
0
0
1
[pwm0pclk_panel]
0
[PWM0pclk_div]
0
1
1
[PWM0pclock_edit]
40
1
1
[PWM0_checkbox]
0
1
0
[Panel1]
1
[ShowPWM0RadioButton]
1
1
1
[ShowPWM1RadioButton]
0
1
1
[PWM0_panel]
1
[PanelPWM1]
0
[pwm1_groupBox]
0
[pwm1clk]
Counter clk: 40 MHz
1
1
[pwm1tick]
Counts every: 25 ns
1
1
[PWM11label]
PWM1: Single edge, set by MR0, reset by MR1, output disabled
1
1
[PWM12label]
PWM2: Single edge, set by MR0, reset by MR2, output disabled
1
1
[PWM13label]
PWM3: Single edge, set by MR0, reset by MR3, output disabled
1
1
[PWM14label]
PWM4: Single edge, set by MR0, reset by MR4, output disabled
1
1
[PWM15label]
PWM5: Single edge, set by MR0, reset by MR5, output disabled
1
1
[PWM16label]
PWM6: Single edge, set by MR0, reset by MR6, output disabled
1
1
[pwm1frequency]
PWM frequency: 
1
1
[PWM1TCR_EnCounter]
0
1
1
[PWM1TCR_Reset]
0
1
1
[PWM1CTCR10]
0
1
1
[PWM1CTCR32]
0
0
1
[AlSoEdit1]
00000000
1
1
[PWM1PR]
00000000
1
1
[CheckBox187]
0
1
1
[CheckBox188]
0
1
1
[CheckBox189]
0
1
1
[CheckBox190]
0
1
1
[CheckBox191]
0
1
1
[CheckBox192]
0
1
1
[CheckBox193]
0
1
1
[CheckBox194]
0
1
1
[CheckBox195]
0
1
1
[CheckBox196]
0
1
1
[CheckBox197]
0
1
1
[CheckBox198]
0
1
1
[CheckBox200]
0
1
1
[CheckBox201]
0
1
1
[CheckBox202]
0
1
1
[CheckBox203]
0
1
1
[CheckBox204]
0
1
1
[CheckBox205]
0
1
1
[PWM1MR0]
00000000
1
1
[PWM1MR1]
00000000
1
1
[PWM1MR2]
00000000
1
1
[PWM1MR3]
00000000
1
1
[CheckBox211]
0
1
1
[CheckBox212]
0
1
1
[CheckBox213]
0
1
1
[CheckBox214]
0
1
1
[CheckBox215]
0
1
1
[CheckBox216]
0
1
1
[CheckBox217]
0
1
1
[CheckBox218]
0
1
1
[CheckBox219]
0
1
1
[PWM1MR6]
00000000
1
1
[PWM1MR5]
00000000
1
1
[PWM1MR4]
00000000
1
1
[PWM1TCR_EnPWM]
0
1
1
[PWM16EdgeCheckBox]
0
0
1
[PWM16EnableCheckBox]
0
0
1
[PWM15EnableCheckBox]
0
0
1
[PWM15EdgeCheckBox]
0
0
1
[PWM14EdgeCheckBox]
0
0
1
[PWM14EnableCheckBox]
0
0
1
[PWM13EnableCheckBox]
0
0
1
[PWM13EdgeCheckBox]
0
0
1
[PWM12EdgeCheckBox]
0
0
1
[PWM12EnableCheckBox]
0
0
1
[PWM11EnableCheckBox]
0
0
1
[pwm1pclk_panel]
0
[PWM1pclk_div]
0
1
1
[PWM1pclock_edit]
40
1
1
[PWM1_panel]
1
[PWM1_checkbox]
0
1
0
[SSP2_GroupBox]
0
[SSP2clock_label]
SSP clock: 20 MHz
1
1
[SSP2Mode_ComboBox]
0
0
1
[SSP2CPHA_CheckBox]
0
0
1
[SSP2CPOL_CheckBox]
0
0
1
[SSP2DSS_ComboBox]
12
1
1
[SSP2CPSDVSR_edit]
2
1
1
[SSP2FRF_ComboBox]
2
1
1
[SSP2SCR_edit]
0
1
1
[SSP2LBM_CheckBox]
0
1
1
[SSP2SSE_CheckBox]
0
1
1
[SSP2MS_CheckBox]
0
1
1
[SSP2SOD_CheckBox]
0
0
1
[SSP2RORIM_CheckBox]
0
1
1
[SSP2RTIM_CheckBox]
0
1
1
[SSP2RXIM_CheckBox]
0
1
1
[SSP2TXDMAE_CheckBox]
0
1
0
[SSP2TXIM_CheckBox]
0
1
1
[SSP2RXDMAE_CheckBox]
0
1
0
[SSP2pclk_Panel]
1
[SSP2pclk_div]
0
1
1
[SSP2pclock_edit]
40
1
1
[SPI_GroupBox]
0
[SPIclock_label]
SPI clock: 5 MHz
1
1
[SpiMode_ComboBox]
0
1
1
[SPIBitEnable_CheckBox]
0
1
1
[SPICPHA_CheckBox]
0
1
1
[SPICPOL_CheckBox]
0
1
1
[SPIMSTR_CheckBox]
0
1
1
[SPILSBF_CheckBox]
0
1
1
[SPISPIE_CheckBox]
0
1
1
[SpiBits_ComboBox]
8
0
1
[SpiBits_Panel]
1
[SPIClockCounter_edit]
8
1
1
[SPIpclk_Panel]
1
[SPIpclk_div]
0
1
1
[SPIpclock_edit]
40
1
1
[SPI_CheckBox]
0
1
0
[SSP0_GroupBox]
1
[SSP0clock_label]
SSP clock: 10 MHz
1
1
[SSP0Mode_ComboBox]
0
0
1
[SSP0CPHA_CheckBox]
0
0
1
[SSP0CPOL_CheckBox]
0
0
1
[SSP0DSS_ComboBox]
4
1
1
[SSP0CPSDVSR_edit]
2
1
1
[SSP0FRF_ComboBox]
2
1
1
[SSP0SCR_edit]
1
1
1
[SSP0LBM_CheckBox]
0
1
1
[SSP0SSE_CheckBox]
1
1
1
[SSP0MS_CheckBox]
0
1
1
[SSP0SOD_CheckBox]
0
0
1
[SSP0RORIM_CheckBox]
1
1
1
[SSP0RTIM_CheckBox]
0
1
1
[SSP0RXIM_CheckBox]
0
1
1
[SSP0TXDMAE_CheckBox]
0
1
0
[SSP0TXIM_CheckBox]
0
1
1
[SSP0RXDMAE_CheckBox]
0
1
0
[SSP0pclk_Panel]
1
[SSP0pclk_div]
0
1
1
[SSP0pclock_edit]
40
1
1
[SPI_Panel]
1
[SSP0_checkbox]
1
1
1
[SSP0_Panel]
0
[SSP1_GroupBox]
0
[SSP1clock_label]
SSP clock: 20 MHz
1
1
[SSP1Mode_ComboBox]
0
0
1
[SSP1CPHA_CheckBox]
0
0
1
[SSP1CPOL_CheckBox]
0
0
1
[SSP1DSS_ComboBox]
12
1
1
[SSP1CPSDVSR_edit]
2
1
1
[SSP1FRF_ComboBox]
2
1
1
[SSP1SCR_edit]
0
1
1
[SSP1LBM_CheckBox]
0
1
1
[SSP1SSE_CheckBox]
0
1
1
[SSP1MS_CheckBox]
0
1
1
[SSP1SOD_CheckBox]
0
0
1
[SSP1RORIM_CheckBox]
0
1
1
[SSP1RTIM_CheckBox]
0
1
1
[SSP1RXIM_CheckBox]
0
1
1
[SSP1TXDMAE_CheckBox]
0
1
0
[SSP1TXIM_CheckBox]
0
1
1
[SSP1RXDMAE_CheckBox]
0
1
0
[SSP1pclk_Panel]
1
[SSP1pclk_div]
0
1
1
[SSP1pclock_edit]
40
1
1
[SSP1_checkbox]
0
1
1
[SSP2_checkbox]
0
1
0
[SSP1_Panel]
1
[SSP2_Panel]
1
[about_button]
1
[pclk_div]
0
1
1
[pllclock_edit]
40
1
1
[pclock_edit]
40
1
1
[about_panel]
0
[licence_panel]
0
[MessagePanel]
0
[InsertIntegterPopup]
0
[CalcFromFreqPopup]
0
[CalculateFromSamplesAD]
0
[ADCpopup]
1
[CANpopup]
0
[CAPpopup]
0
[DACpopup]
0
[EINTpopup]
0
[ETHERNETpopup]
0
[I2Cpopup]
0
[I2Spopup]
0
[LCDpopup]
0
[MATpopup]
0
[PCAPpopup]
0
[PWMpopup]
0
[PWMMotorpopup]
0
[SDMMCpopup]
0
[SPIpopup]
1
[UARTpopup]
0
[USBpopup]
0
[tADCpopup]
0
[tCANpopup]
0
[tCAPpopup]
0
[tDACpopup]
0
[tEINTpopup]
0
[tETHERNETpopup]
0
[tI2Cpopup]
0
[tI2Spopup]
0
[tLCDpopup]
0
[tMATpopup]
0
[tPCAPpopup]
0
[tPWMpopup]
0
[tPWMMotorpopup]
0
[tSDMMCpopup]
0
[tSPIpopup]
0
[tUARTpopup]
0
[tUSBpopup]
0
[m0]
1
[m1]
0
[m2]
0
[m3]
0
[m4]
0
[m5]
0
[m6]
0
[m7]
0
[m8]
0
[m9]
0
[m10]
0
[m11]
0
[m12]
0
[m13]
0
[m14]
0
[m15]
0
[m16]
0
[m17]
0
[m18]
0
[m19]
0
[m20]
0
[m21]
0
[m22]
0
[m23]
0
[m24]
0
[m25]
0
[m26]
0
[m27]
0
[m28]
0
[m29]
0
[m30]
0
[m31]
0
[m32]
0
[m33]
0
[m34]
0
[m35]
0
[m36]
0
[m37]
0
[m38]
0
[m39]
0
[m40]
0
[m41]
0
[m42]
0
[m43]
0
[m44]
0
[m45]
0
[m46]
1
[m47]
0
[m48]
0
[m49]
1
[m50]
0
[m51]
0
[m52]
1
[m53]
0
[m54]
0
[m55]
0
[m56]
0
[m57]
0
[m58]
0
[m59]
0
[m60]
0
[m61]
0
[m62]
0
[m63]
0
[m64]
0
[m65]
0
[m66]
0
[m67]
0
[m68]
0
[m69]
0
[m70]
0
[m71]
0
[m72]
0
[m73]
0
[m74]
0
[m75]
0
[m76]
0
[m77]
0
[m78]
0
[m79]
0
[m80]
0
[m81]
0
[m82]
0
[Replace]
0

[]
