==============================================================
File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
Version: 2016.2
Copyright (C) 1986-2016 Xilinx, Inc. All Rights Reserved.

==============================================================

@I [SYN-201] Setting up clock 'default' with a period of 5ns.
@I [HLS-10] Setting target device to 'xq7z020cl400-1q'
@I [HLS-10] Analyzing design file 'sift_starter/src/dog.cpp' ... 
@I [HLS-10] Validating synthesis directives ...
@I [HLS-10] Starting code transformations ...
@I [HLS-10] Checking synthesizability ...
@I [XFORM-1101] Packing variable 'out.V.data.V' (sift_starter/src/dog.cpp:163) into a 162-bit variable.
@I [XFORM-102] Partitioning array 'window.V' in dimension 1 automatically.
@I [XFORM-102] Partitioning array 'window.V.0' automatically.
@I [XFORM-102] Partitioning array 'window.V.1' automatically.
@I [XFORM-102] Partitioning array 'window.V.2' automatically.
@I [XFORM-101] Partitioning array 'buffer.V'  in dimension 1 completely.
@I [XFORM-541] Flattening a loop nest 'Loop-1' (sift_starter/src/dog.cpp:176:11) in function 'kp_detection'.
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer.V.1'.
@W [ANALYSIS-52] Found false intra dependency for variable 'buffer.V.0'.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer.V.1.load'(sift_starter/src/dog.cpp:187:29) from variable 'buffer.V.1' and 'store' operation to variable 'buffer.V.1' according to false dependency pragma(sift_starter/src/dog.cpp:181:1), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer.V.1' and 'load' operation 'buffer.V.1.load'(sift_starter/src/dog.cpp:187:29) from variable 'buffer.V.1' according to false dependency pragma(sift_starter/src/dog.cpp:181:1), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'load' operation 'buffer.V.0.load'(sift_starter/src/dog.cpp:192:29) from variable 'buffer.V.0' and 'store' operation to variable 'buffer.V.0' according to false dependency pragma(sift_starter/src/dog.cpp:181:1), this may lead to incorrect RTL generation.
@W [ANALYSIS-52] Asserting false dependency between 'store' operation to variable 'buffer.V.0' and 'load' operation 'buffer.V.0.load'(sift_starter/src/dog.cpp:192:29) from variable 'buffer.V.0' according to false dependency pragma(sift_starter/src/dog.cpp:181:1), this may lead to incorrect RTL generation.
@I [HLS-111] Elapsed time: 14.6918 seconds; current memory usage: 233 MB.
@I [HLS-10] Starting hardware synthesis ...
@I [HLS-10] Synthesizing 'kp_detection' ...
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Scheduling module 'kp_detection' 
@I [HLS-10] ----------------------------------------------------------------
@I [SCHED-11] Starting scheduling ...
@I [SCHED-61] Pipelining loop 'Loop 1'.
@I [SCHED-61] Pipelining result: Target II: 1, Final II: 1, Depth: 4.
@W [SCHED-21] Estimated clock period (5.17ns) exceeds the target (target clock period: 5ns, clock uncertainty: 0.625ns, effective delay budget: 4.38ns).
@W [SCHED-21] The critical path consists of the following:
	'phi' operation ('indvars_iv', sift_starter/src/dog.cpp:178) with incoming values : ('indvars_iv_mid2', sift_starter/src/dog.cpp:178) (0 ns)
	'icmp' operation ('exitcond', sift_starter/src/dog.cpp:178) (2.03 ns)
	'select' operation ('p_0130_1_mid2', sift_starter/src/dog.cpp:178) (1.37 ns)
	'add' operation ('tmp_5', sift_starter/src/dog.cpp:203) (1.77 ns)
@I [SCHED-11] Finished scheduling.
@I [HLS-111] Elapsed time: 0.297968 seconds; current memory usage: 233 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Exploring micro-architecture for module 'kp_detection' 
@I [HLS-10] ----------------------------------------------------------------
@I [BIND-100] Starting micro-architecture generation ...
@I [BIND-101] Performing variable lifetime analysis.
@I [BIND-101] Exploring resource sharing.
@I [BIND-101] Binding ...
@I [BIND-100] Finished micro-architecture generation.
@I [HLS-111] Elapsed time: 0.098926 seconds; current memory usage: 234 MB.
@I [HLS-10] ----------------------------------------------------------------
@I [HLS-10] -- Generating RTL for module 'kp_detection' 
@I [HLS-10] ----------------------------------------------------------------
@I [RTGEN-500] Setting interface mode on port 'kp_detection/in_V_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on port 'kp_detection/out_V_data_V' to 'ap_fifo'.
@I [RTGEN-500] Setting interface mode on function 'kp_detection' to 'ap_ctrl_hs'.
@W [RTGEN-101] Register 'window_V_0_1' is power-on initialization.
@W [RTGEN-101] Register 'window_V_0_2' is power-on initialization.
@W [RTGEN-101] Register 'window_V_1_0' is power-on initialization.
@W [RTGEN-101] Register 'window_V_1_1' is power-on initialization.
@W [RTGEN-101] Register 'window_V_1_2' is power-on initialization.
@W [RTGEN-101] Register 'window_V_2_0' is power-on initialization.
@W [RTGEN-101] Register 'window_V_2_1' is power-on initialization.
@W [RTGEN-101] Register 'window_V_2_2' is power-on initialization.
@I [RTGEN-100] Finished creating RTL model for 'kp_detection'.
@I [HLS-111] Elapsed time: 0.183077 seconds; current memory usage: 234 MB.
@I [RTMG-278] Implementing memory 'kp_detection_buffer_V_1_ram' using block RAMs with power-on initialization.
@I [HLS-10] Finished generating all RTL models.
@I [SYSC-301] Generating SystemC RTL for kp_detection.
@I [VHDL-304] Generating VHDL RTL for kp_detection.
@I [VLOG-307] Generating Verilog RTL for kp_detection.
@I [HLS-112] Total elapsed time: 298.908 seconds; peak memory usage: 234 MB.
