16:25
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 16:33:25 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(111): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(37): instantiating unknown module pll96MHz. VERI-1063
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(102): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(102): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(112): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(123): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(149): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(175): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(287): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(310): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(310): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(319): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(319): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(338): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(339): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: Net pwr has following drivers :
	 instance i2



ERROR - synthesis: verilog/TinyFPGA_B.v(37): net pwr is constantly driven from multiple places at instance pll96MHz_inst, on port RESET. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 1 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 16:34:23 2020

running Synthesis
Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll96MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(111): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(37): instantiating unknown module pll96MHz. VERI-1063
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(102): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(102): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(112): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(123): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(149): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(175): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(287): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(310): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(310): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(319): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(319): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(338): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(339): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: Net pwr has following drivers :
	 instance i2



ERROR - synthesis: verilog/TinyFPGA_B.v(37): net pwr is constantly driven from multiple places at instance pll96MHz_inst, on port RESET. VDB-1000
Synthesis failed.
Synthesis batch mode runtime 1 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 16:35:27 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll96MHz.v
Verilog design file = verilog/pll96MHz_inst.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(111): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz.v. VERI-1482
Analyzing Verilog file verilog/pll96MHz_inst.v. VERI-1482
ERROR - synthesis: verilog/pll96MHz_inst.v(1): syntax error near TinyFPGA_B_pll. VERI-1137
Synthesis failed.
Synthesis batch mode runtime 0 seconds/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 16:36:23 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(111): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(102): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(102): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(112): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(123): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(149): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(175): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(287): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(310): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(310): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(319): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(319): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(338): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(339): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(223): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(403): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1240 of 7680 (16 % )
SB_CARRY => 1034
SB_DFF => 818
SB_DFFE => 121
SB_DFFESR => 117
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 52
SB_DFFSS => 62
SB_GB_IO => 1
SB_IO => 24
SB_LUT4 => 4390
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : CLK_c, loads : 1139
  Net : tli/clk_slow, loads : 55
  Net : pll32MHz_inst/clk32MHz, loads : 26
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n17003, loads : 175
  Net : neopxl_color_23__I_0/n34361, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 82
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 69
  Net : quad_counter0/direction_N_4020, loads : 61
  Net : quad_counter1/direction_N_4020, loads : 61
  Net : control/duty_23, loads : 56
  Net : neopxl_color_23__I_0/n33020, loads : 56
  Net : neopxl_color_23__I_0/n33008, loads : 56
  Net : neopxl_color_23__I_0/n33000, loads : 56
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk503 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    7.488 MHz|    85 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 270.789  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 17.989  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
template_Implmnt: newer file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf detected. Need to run "Import P&R Input Files"
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 18 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4390
    Number of DFFs      	:	1240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1034
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	9
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	97
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_4486", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	4488
    Number of DFFs      	:	1237
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	1256

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	920
        LUT, DFF and CARRY	:	317
    Combinational LogicCells
        Only LUT         	:	2535
        CARRY Only       	:	223
        LUT with CARRY   	:	716
    LogicCells                  :	4711/7680
    PLBs                        :	632/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	25/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 13.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 34.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 191.0 (sec)

Final Design Statistics
    Number of LUTs      	:	4488
    Number of DFFs      	:	1237
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	1256
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	4711/7680
    PLBs                        :	705/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	25/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 12.23 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 82.73 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 81.98 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 241.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 21607
used logic cells: 4711
Design Rule Checking Succeeded

DRC Checker run-time: 2 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
initializing finish
Total HPWL cost is 21607
used logic cells: 4711
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 4 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 20
I1209: Started routing
I1223: Total Nets : 5779 
I1212: Iteration  1 :  1102 unrouted : 12 seconds
I1212: Iteration  2 :   283 unrouted : 5 seconds
I1212: Iteration  3 :    99 unrouted : 2 seconds
I1212: Iteration  4 :    24 unrouted : 0 seconds
I1212: Iteration  5 :     8 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 1 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 21
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 45 seconds
 total           388504K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 33 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 30 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
Initializing timer and loading data ...
Timer loaded summary data. Total time 2165(sec)
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:11:34 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(111): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel. VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(102): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(102): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(112): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(123): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(149): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(175): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(287): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(310): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(310): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(319): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(319): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(338): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(339): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(223): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(403): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1240 of 7680 (16 % )
SB_CARRY => 1034
SB_DFF => 819
SB_DFFE => 120
SB_DFFESR => 117
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 52
SB_DFFSS => 62
SB_GB_IO => 1
SB_IO => 24
SB_LUT4 => 4390
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : CLK_c, loads : 1038
  Net : pll32MHz_inst/clk32MHz, loads : 128
  Net : tli/clk_slow, loads : 55
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n16999, loads : 175
  Net : neopxl_color_23__I_0/n34309, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 78
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 76
  Net : neopxl_color_23__I_0/n32762, loads : 64
  Net : neopxl_color_23__I_0/n32771, loads : 64
  Net : neopxl_color_23__I_0/n32782, loads : 64
  Net : quad_counter0/direction_N_4020, loads : 61
  Net : quad_counter1/direction_N_4020, loads : 61
  Net : control/duty_23, loads : 57
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk503 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    7.488 MHz|    85 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 270.465  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 18.484  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 18 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4390
    Number of DFFs      	:	1240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1034
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	9
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	97
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_4486", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	4488
    Number of DFFs      	:	1237
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	1254

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	920
        LUT, DFF and CARRY	:	317
    Combinational LogicCells
        Only LUT         	:	2534
        CARRY Only       	:	220
        LUT with CARRY   	:	717
    LogicCells                  :	4708/7680
    PLBs                        :	639/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	25/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 13.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 35.3 (sec)

Phase 6
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:16:56 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(111): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel. VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(102): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(102): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(112): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(123): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(149): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(175): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(287): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(310): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(310): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(319): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(319): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(338): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(339): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(223): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(403): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1240 of 7680 (16 % )
SB_CARRY => 1034
SB_DFF => 818
SB_DFFE => 121
SB_DFFESR => 117
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 52
SB_DFFSS => 62
SB_GB_IO => 1
SB_IO => 24
SB_LUT4 => 4367
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : pll32MHz_inst/clk32MHz, loads : 825
  Net : CLK_c, loads : 344
  Net : tli/clk_slow, loads : 55
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n17004, loads : 175
  Net : neopxl_color_23__I_0/n21259, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 88
  Net : neopxl_color_23__I_0/n3315, loads : 66
  Net : quad_counter0/direction_N_4020, loads : 61
  Net : quad_counter1/direction_N_4020, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 60
  Net : control/duty_23, loads : 56
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 55
  Net : neopxl_color_23__I_0/n32833, loads : 50
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk503 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    9.570 MHz|    67 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 261.270  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 16.690  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 3 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

running placerW2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4367
    Number of DFFs      	:	1240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1034
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	9
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	97
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:17:53 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(111): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel. VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(102): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(102): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(112): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(123): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(149): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(175): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(287): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(310): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(310): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(319): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(1,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(1,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(319): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(338): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(339): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_55 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(223): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(403): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1240 of 7680 (16 % )
SB_CARRY => 1034
SB_DFF => 818
SB_DFFE => 121
SB_DFFESR => 117
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 52
SB_DFFSS => 62
SB_GB_IO => 1
SB_IO => 24
SB_LUT4 => 4367
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : pll32MHz_inst/clk32MHz, loads : 846
  Net : CLK_c, loads : 323
  Net : tli/clk_slow, loads : 55
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n17004, loads : 175
  Net : neopxl_color_23__I_0/n21259, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 88
  Net : neopxl_color_23__I_0/n3315, loads : 66
  Net : quad_counter0/direction_N_4020, loads : 61
  Net : quad_counter1/direction_N_4020, loads : 61
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 60
  Net : control/duty_23, loads : 56
  Net : neopxl_color_23__I_0/byte_transmit_counter_2, loads : 55
  Net : neopxl_color_23__I_0/n32833, loads : 50
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk503 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|    9.570 MHz|    67 *
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 261.230  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 16.753  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4367
    Number of DFFs      	:	1240
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1034
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	9
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	97
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:20:52 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(111): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel. VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(102): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(102): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(112): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(123): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(149): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(175): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(287): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(310): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(310): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(319): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(3,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(319): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(338): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(339): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_57 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(223): Register commutation_state_i6 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(403): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1244 of 7680 (16 % )
SB_CARRY => 1036
SB_DFF => 819
SB_DFFE => 121
SB_DFFESR => 118
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 54
SB_DFFSS => 62
SB_GB_IO => 1
SB_IO => 24
SB_LUT4 => 4340
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : pll32MHz_inst/clk32MHz, loads : 1134
  Net : tli/clk_slow, loads : 55
  Net : CLK_c, loads : 45
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n17038, loads : 175
  Net : neopxl_color_23__I_0/n34698, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 81
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 74
  Net : neopxl_color_23__I_0/n33590, loads : 64
  Net : neopxl_color_23__I_0/n33599, loads : 64
  Net : neopxl_color_23__I_0/n33608, loads : 64
  Net : quad_counter1/direction_N_4027, loads : 61
  Net : quad_counter0/direction_N_4027, loads : 61
  Net : control/duty_23, loads : 56
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk503 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   58.062 MHz|    11  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 249.262  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 15.730  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4340
    Number of DFFs      	:	1244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1036
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	95
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_4434", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:22:11 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(111): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel. VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(102): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(102): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(112): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(123): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(149): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(175): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(287): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(310): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(310): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(319): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(3,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(319): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(338): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(339): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_57 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(223): Register commutation_state_i6 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(403): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1244 of 7680 (16 % )
SB_CARRY => 1036
SB_DFF => 819
SB_DFFE => 121
SB_DFFESR => 118
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 54
SB_DFFSS => 62
SB_GB_IO => 1
SB_IO => 24
SB_LUT4 => 4340
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : pll32MHz_inst/clk32MHz, loads : 1134
  Net : tli/clk_slow, loads : 55
  Net : CLK_c, loads : 45
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n17038, loads : 175
  Net : neopxl_color_23__I_0/n34698, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 81
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 74
  Net : neopxl_color_23__I_0/n33590, loads : 64
  Net : neopxl_color_23__I_0/n33599, loads : 64
  Net : neopxl_color_23__I_0/n33608, loads : 64
  Net : quad_counter1/direction_N_4027, loads : 61
  Net : quad_counter0/direction_N_4027, loads : 61
  Net : control/duty_23, loads : 56
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk503 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   58.062 MHz|    11  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 249.094  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 15.508  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

Parsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 3 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4340
    Number of DFFs      	:	1244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1036
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	95
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:23:08 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(111): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel. VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(102): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(102): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(112): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(123): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(149): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(175): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(287): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(310): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(310): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(319): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(3,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(319): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(338): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(339): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_57 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(223): Register commutation_state_i6 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(403): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
Writing scf file : template_Implmnt/template.scf

WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
Writing scf file : template_Implmnt/template.scf

WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
Writing scf file : template_Implmnt/template.scf

WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
Writing scf file : template_Implmnt/template.scf

WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
Writing scf file : template_Implmnt/template.scf

WARNING - synthesis: Cannot find the IO pad for the given net clk32MHz.
Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1244 of 7680 (16 % )
SB_CARRY => 1036
SB_DFF => 819
SB_DFFE => 121
SB_DFFESR => 118
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 54
SB_DFFSS => 62
SB_GB_IO => 1
SB_IO => 24
SB_LUT4 => 4340
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : pll32MHz_inst/clk32MHz, loads : 1134
  Net : tli/clk_slow, loads : 55
  Net : CLK_c, loads : 45
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n17038, loads : 175
  Net : neopxl_color_23__I_0/n34698, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 81
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 74
  Net : neopxl_color_23__I_0/n33590, loads : 64
  Net : neopxl_color_23__I_0/n33599, loads : 64
  Net : neopxl_color_23__I_0/n33608, loads : 64
  Net : quad_counter1/direction_N_4027, loads : 61
  Net : quad_counter0/direction_N_4027, loads : 61
  Net : control/duty_23, loads : 56
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk503 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 31.250000          |             |             |
-waveform { 0.000000 15.625000 } -name  |             |             |
clk32MHz [ get_nets { clk32MHz } ]      |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   58.062 MHz|    11  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 249.203  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 15.733  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Warning: Found double defined(create_clock) at clk32MHz. Using latest one and ignore previous one
	Ignored create_clock  -period 31.25  -waveform {0.00 15.62}  -name {clk32MHz} [get_nets {clk32MHz}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {clk32MHz}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {clk32MHz}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 3 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4340
    Number of DFFs      	:	1244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1036
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	95
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:24:05 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(108): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(111): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(114): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(119): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(122): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(125): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel. VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(80): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(102): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(102): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(112): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(123): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(149): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(175): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(287): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(310): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(310): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(319): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(3,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(319): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(338): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(339): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(343): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(59): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(67): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(75): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(234): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(366): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_57 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(223): Register commutation_state_i6 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(403): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1244 of 7680 (16 % )
SB_CARRY => 1036
SB_DFF => 819
SB_DFFE => 121
SB_DFFESR => 118
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 54
SB_DFFSS => 62
SB_GB_IO => 1
SB_IO => 24
SB_LUT4 => 4340
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : pll32MHz_inst/clk32MHz, loads : 1134
  Net : tli/clk_slow, loads : 55
  Net : CLK_c, loads : 45
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n17038, loads : 175
  Net : neopxl_color_23__I_0/n34698, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 81
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 74
  Net : neopxl_color_23__I_0/n33590, loads : 64
  Net : neopxl_color_23__I_0/n33599, loads : 64
  Net : neopxl_color_23__I_0/n33608, loads : 64
  Net : quad_counter1/direction_N_4027, loads : 61
  Net : quad_counter0/direction_N_4027, loads : 61
  Net : control/duty_23, loads : 56
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk503 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   58.062 MHz|    11  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 249.172  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 15.509  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

running placerW2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4340
    Number of DFFs      	:	1244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1036
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	95
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_4434", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	4436
    Number of DFFs      	:	1241
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	1256

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	923
        LUT, DFF and CARRY	:	318
    Combinational LogicCells
        Only LUT         	:	2477
        CARRY Only       	:	220
        LUT with CARRY   	:	718
    LogicCells                  :	4656/7680
    PLBs                        :	629/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	25/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 13.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 36.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 205.8 (sec)

Final Design Statistics
    Number of LUTs      	:	4436
    Number of DFFs      	:	1241
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	1256
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	4656/7680
    PLBs                        :	692/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	25/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: 146.78 MHz | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 96.89 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 12.64 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 258.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 21190
used logic cells: 4656
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 21190
used logic cells: 4656
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 4 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 21
I1209: Started routing
I1223: Total Nets : 5704 
I1212: Iteration  1 :  1148 unrouted : 12 seconds
I1212: Iteration  2 :   274 unrouted : 5 seconds
I1212: Iteration  3 :   119 unrouted : 2 seconds
I1212: Iteration  4 :    50 unrouted : 0 seconds
I1212: Iteration  5 :    13 unrouted : 1 seconds
I1212: Iteration  6 :     8 unrouted : 0 seconds
I1212: Iteration  7 :     4 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     2 unrouted : 0 seconds
I1212: Iteration 13 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 22
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 47 seconds
 total           388116K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 34 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 33 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:33:05 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

running SynthesisAnalyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(109): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(109): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(112): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(120): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(120): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel. VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(86): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(103): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(103): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(113): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(124): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(150): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(176): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(288): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(311): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(311): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(320): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(3,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(320): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(339): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(340): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(131): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(344): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(60): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(76): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(235): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(358): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(367): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(344): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(60): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(76): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(235): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(358): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(367): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_57 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(224): Register commutation_state_i6 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(404): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1244 of 7680 (16 % )
SB_CARRY => 1036
SB_DFF => 819
SB_DFFE => 121
SB_DFFESR => 118
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 54
SB_DFFSS => 62
SB_GB_IO => 1
SB_IO => 24
SB_LUT4 => 4340
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : pll32MHz_inst/clk32MHz, loads : 1134
  Net : tli/clk_slow, loads : 55
  Net : CLK_c, loads : 45
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n17038, loads : 175
  Net : neopxl_color_23__I_0/n34698, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 81
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 74
  Net : neopxl_color_23__I_0/n33590, loads : 64
  Net : neopxl_color_23__I_0/n33599, loads : 64
  Net : neopxl_color_23__I_0/n33608, loads : 64
  Net : quad_counter1/direction_N_4027, loads : 61
  Net : quad_counter0/direction_N_4027, loads : 61
  Net : control/duty_23, loads : 56
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk503 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   58.062 MHz|    11  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 249.238  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 15.449  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4340
    Number of DFFs      	:	1244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1036
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	1
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	95
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_CLK_c_THRU_LUT4_0_LC_4434", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PACKAGEPIN" to pin "DIN0" of instance "CLK_pad", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	4436
    Number of DFFs      	:	1241
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	1256

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	923
        LUT, DFF and CARRY	:	318
    Combinational LogicCells
        Only LUT         	:	2477
        CARRY Only       	:	220
        LUT with CARRY   	:	718
    LogicCells                  :	4656/7680
    PLBs                        :	629/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	25/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 12.9 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 36.0 (sec)

Phase 6
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:35:42 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(109): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(109): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(112): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(120): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(120): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(123): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel. VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(81): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(82): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(83): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(84): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(85): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(86): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(103): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(103): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(113): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(124): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(150): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(176): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(288): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(311): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(311): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(320): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(3,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(320): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(323): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(324): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(131): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(328): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(60): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(76): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(235): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(342): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(351): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(328): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(60): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(68): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(76): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(235): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(342): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(351): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_57 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(224): Register commutation_state_i6 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(388): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1244 of 7680 (16 % )
SB_CARRY => 1036
SB_DFF => 819
SB_DFFE => 121
SB_DFFESR => 118
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 54
SB_DFFSS => 62
SB_IO => 25
SB_LUT4 => 4340
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : pll32MHz_inst/clk32MHz, loads : 1179
  Net : tli/clk_slow, loads : 55
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n17038, loads : 175
  Net : neopxl_color_23__I_0/n34698, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 81
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 74
  Net : neopxl_color_23__I_0/n33590, loads : 64
  Net : neopxl_color_23__I_0/n33599, loads : 64
  Net : neopxl_color_23__I_0/n33608, loads : 64
  Net : quad_counter1/direction_N_4027, loads : 61
  Net : quad_counter0/direction_N_4027, loads : 61
  Net : control/duty_23, loads : 56
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


All constraints were met.


Peak Memory Usage: 249.164  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 15.477  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 15 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4340
    Number of DFFs      	:	1244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1036
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	7
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	94
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	4435
    Number of DFFs      	:	1241
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	1256

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	923
        LUT, DFF and CARRY	:	318
    Combinational LogicCells
        Only LUT         	:	2476
        CARRY Only       	:	220
        LUT with CARRY   	:	718
    LogicCells                  :	4655/7680
    PLBs                        :	629/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	25/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 13.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 34.2 (sec)

Phase 6
I2088: Phase 6, elapsed time : 208.1 (sec)

Final Design Statistics
    Number of LUTs      	:	4435
    Number of DFFs      	:	1241
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	1256
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	0
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	4655/7680
    PLBs                        :	708/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	25/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: N/A | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 104.69 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: 12.20 MHz | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: N/A | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 257.3 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 22469
used logic cells: 4655
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 22469
used logic cells: 4655
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 4 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
Executing : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
running routerRead design time: 1
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 22
I1209: Started routing
I1223: Total Nets : 5709 
I1212: Iteration  1 :  1197 unrouted : 14 seconds
I1212: Iteration  2 :   288 unrouted : 6 seconds
I1212: Iteration  3 :   121 unrouted : 2 seconds
I1212: Iteration  4 :    43 unrouted : 0 seconds
I1212: Iteration  5 :    13 unrouted : 1 seconds
I1212: Iteration  6 :    10 unrouted : 0 seconds
I1212: Iteration  7 :     6 unrouted : 0 seconds
I1212: Iteration  8 :     4 unrouted : 0 seconds
I1212: Iteration  9 :     4 unrouted : 0 seconds
I1212: Iteration 10 :     2 unrouted : 0 seconds
I1212: Iteration 11 :     2 unrouted : 0 seconds
I1212: Iteration 12 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 24
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 50 seconds
 total           388096K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 35 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 37 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:42:37 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(118): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(121): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel. VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(87): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(88): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(89): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(90): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(91): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(92): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(109): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(109): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(119): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(156): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(182): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(294): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(317): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(317): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(326): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(3,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(326): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(329): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(330): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(137): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(334): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(66): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(74): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(82): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(241): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(348): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(334): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(66): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(74): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(82): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(241): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(348): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_255. VDB-5034
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_57 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(230): Register commutation_state_i6 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(394): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1244 of 7680 (16 % )
SB_CARRY => 1036
SB_DFF => 819
SB_DFFE => 121
SB_DFFESR => 118
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 54
SB_DFFSS => 62
SB_GB => 1
SB_IO => 25
SB_LUT4 => 4406
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk32MHz, loads : 1167
  Net : tli/clk_slow, loads : 55
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n17038, loads : 175
  Net : neopxl_color_23__I_0/n34795, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 78
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 76
  Net : neopxl_color_23__I_0/n33324, loads : 64
  Net : neopxl_color_23__I_0/n33306, loads : 64
  Net : neopxl_color_23__I_0/n33315, loads : 64
  Net : quad_counter0/direction_N_4027, loads : 61
  Net : quad_counter1/direction_N_4027, loads : 61
  Net : control/duty_23, loads : 56
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |   16.000 MHz|    7.488 MHz|    85 *
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 270.453  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 18.024  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 18 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

running placerW2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4406
    Number of DFFs      	:	1244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1036
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	0
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	95
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	4502
    Number of DFFs      	:	1241
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	1258

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	922
        LUT, DFF and CARRY	:	319
    Combinational LogicCells
        Only LUT         	:	2544
        CARRY Only       	:	222
        LUT with CARRY   	:	717
    LogicCells                  :	4724/7680
    PLBs                        :	639/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	25/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 14.0 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:44:11 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(118): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(121): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel. VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(87): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(88): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(89): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(90): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(91): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(92): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(109): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(109): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(119): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(156): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(182): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(294): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(317): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(317): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(326): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(3,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(326): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(329): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(330): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(137): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(334): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(66): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(74): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(82): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(241): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(348): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(334): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(66): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(74): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(82): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(241): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(348): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_255. VDB-5034
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_57 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(230): Register commutation_state_i6 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(394): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1244 of 7680 (16 % )
SB_CARRY => 1036
SB_DFF => 819
SB_DFFE => 121
SB_DFFESR => 118
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 54
SB_DFFSS => 62
SB_GB => 1
SB_IO => 25
SB_LUT4 => 4406
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk32MHz, loads : 1167
  Net : tli/clk_slow, loads : 55
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n17038, loads : 175
  Net : neopxl_color_23__I_0/n34795, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 78
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 76
  Net : neopxl_color_23__I_0/n33324, loads : 64
  Net : neopxl_color_23__I_0/n33306, loads : 64
  Net : neopxl_color_23__I_0/n33315, loads : 64
  Net : quad_counter0/direction_N_4027, loads : 61
  Net : quad_counter1/direction_N_4027, loads : 61
  Net : control/duty_23, loads : 56
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |   16.000 MHz|    7.488 MHz|    85 *
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 270.449  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 17.995  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 18 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 3 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4406
    Number of DFFs      	:	1244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1036
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	96
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:45:25 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(118): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(121): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(87): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(88): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(89): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(90): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(91): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(92): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(109): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(109): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(119): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(156): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(182): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(294): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(317): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(317): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(326): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(3,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(326): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(329): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(330): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(137): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(334): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(66): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(74): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(82): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(241): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(348): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(334): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(66): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(74): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(82): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(241): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(348): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_255. VDB-5034
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net NEOPXL. Patching with GND.
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_57 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \setpoint_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(230): Register commutation_state_i7 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \setpoint_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(394): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1143 of 7680 (14 % )
SB_CARRY => 943
SB_DFF => 756
SB_DFFE => 117
SB_DFFESR => 85
SB_DFFESS => 13
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 54
SB_DFFSS => 62
SB_GB => 1
SB_IO => 25
SB_LUT4 => 4156
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk32MHz, loads : 1066
  Net : tli/clk_slow, loads : 55
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : setpoint_23__I_0/n16247, loads : 175
  Net : setpoint_23__I_0/n34109, loads : 103
  Net : setpoint_23__I_0/byte_transmit_counter_0, loads : 84
  Net : setpoint_23__I_0/byte_transmit_counter_1, loads : 66
  Net : setpoint_23__I_0/n32006, loads : 64
  Net : setpoint_23__I_0/n31994, loads : 64
  Net : setpoint_23__I_0/n32015, loads : 64
  Net : quad_counter0/direction_N_3702, loads : 61
  Net : quad_counter1/direction_N_3702, loads : 61
  Net : control/duty_23, loads : 56
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |   16.000 MHz|    7.488 MHz|    85 *
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 268.109  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 16.700  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 16 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal eeprom.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 2 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4156
    Number of DFFs      	:	1143
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	943
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	94
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk32MHz_pll_THRU_LUT4_0_LC_4249", in the clock network. Converting the timing arc to positive-unate
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:47:40 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
running SynthesisVerilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(118): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(121): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel(CLOCK_SPEED_HZ=16000000). VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(87): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(88): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(89): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(90): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(91): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(92): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(109): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(109): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(119): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(156): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(182): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(294): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(317): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(317): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(326): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(3,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(326): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(329): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(330): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(137): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(334): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(66): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(74): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(82): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(241): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(348): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(334): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(66): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(74): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(82): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(241): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(348): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_255. VDB-5034
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_57 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(230): Register commutation_state_i6 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(394): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1244 of 7680 (16 % )
SB_CARRY => 1036
SB_DFF => 819
SB_DFFE => 121
SB_DFFESR => 118
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 54
SB_DFFSS => 62
SB_GB => 1
SB_GB_IO => 1
SB_IO => 24
SB_LUT4 => 4395
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 4
  Net : clk32MHz, loads : 1001
  Net : CLK_c, loads : 167
  Net : tli/clk_slow, loads : 55
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n17045, loads : 175
  Net : neopxl_color_23__I_0/n34668, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 86
  Net : neopxl_color_23__I_0/n33157, loads : 64
  Net : neopxl_color_23__I_0/n33166, loads : 64
  Net : neopxl_color_23__I_0/n33175, loads : 64
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 63
  Net : quad_counter0/direction_N_4027, loads : 61
  Net : quad_counter1/direction_N_4027, loads : 61
  Net : control/duty_23, loads : 56
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk503 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets clk32MHz]              |   16.000 MHz|    7.488 MHz|    85 *
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |   16.000 MHz|   15.443 MHz|    41 *
                                        |             |             |
--------------------------------------------------------------------------------


2 constraints not met.


Peak Memory Usage: 270.148  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 18.582  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 18 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 3 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4395
    Number of DFFs      	:	1244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1036
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	24
    Number of GBIOs     	:	1
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization
W2216: SB_GB_IO 'CLK_pad' is assigned to a non-GB pin 'B2'. Replacing it with SB_IO 'CLK_pad' and SB_GB 'CLK_pad_gb'

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	6
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	2
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	95
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
/home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f "template_lse.prj"
starting Synthesisrunning SynthesisCopyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2015 Lattice Semiconductor Corporation,  All rights reserved.
Wed Feb 26 17:52:19 2020


Command Line:  /home/letrend/lscc/iCEcube2.2017.08/LSE/bin/lin64/synthesis -f template_lse.prj 

INFO - synthesis: Lattice Synthesis Engine Launched.
Synthesis options:
The -a option is SBTiCE40.
The -t option is CM81.
The -d option is iCE40LP8K.
                                                          

##########################################################

### Lattice Family : SBTiCE40

### Device  : iCE40LP8K

### Package : CM81

### Number of Logic Cells: 7680

### Number of RAM4k Blocks: 32

### Number of DSP Blocks: 0

### Number of PLLs: 2

### Number of IO Pins: 178

##########################################################

                                                          

Optimization goal = Area
Top-level module name = TinyFPGA_B.
Target frequency = 16.000000 MHz.
Maximum fanout = 10000.
Timing path count = 3
RWCheckOnRam = 0

BRAM utilization = 100.000000 %
DSP usage = true (default)
DSP utilization = 100 % (default)
fsm_encoding_style = auto
resolve_mixed_drivers = 0
fix_gated_clocks = 1

Mux style = auto (Default)
Use Carry Chain = true
carry_chain_length = 0
Loop Limit = 1950.
Use IO Insertion = TRUE
Use IO Reg = AUTO

Resource Sharing = TRUE
Propagate Constants = TRUE
Remove Duplicate Registers = TRUE
Output EDIF file name = template_Implmnt/template.edf.
WARNING - synthesis: Option -force_gsr will be set to false when option -output_edif/-ngo are set
ROM style = auto
RAM style = auto
The -comp option is FALSE.
The -syn option is FALSE.
-p /home/letrend/workspace/iceboard/software/motorBoard_v0.1 (searchpath added)
Mixed language design
Verilog design file = verilog/TinyFPGA_B.v
Verilog design file = verilog/uart_rx.v
Verilog design file = verilog/uart_tx.v
Verilog design file = verilog/coms.v
Verilog design file = verilog/motorControl.v
Verilog design file = verilog/neopixel.v
Verilog design file = verilog/pwm.v
Verilog design file = verilog/eeprom.v
Verilog design file = verilog/i2c_controller.v
Verilog design file = verilog/tli4970.v
Verilog design file = verilog/pll32MHz.v
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd
VHDL library = work
VHDL design file = vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd
VHDL library = work
VHDL design file = vhdl/quadrature_decoder.vhd
-sdc option: SDC file input is constraints/clk.sdc.
-vh2008

Technology check ok...

Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/machxo2.v. VERI-1482
Analyzing Verilog file /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v. VERI-1482
Compile design.
Compile Design Begin
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(79): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(88): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(98): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(108): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(118): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(170): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(179): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(189): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(199): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(209): assignment to input EVERI-1214
WARNING - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(3725): empty port in module declaration. VERI-1294
Analyzing Verilog file verilog/TinyFPGA_B.v. VERI-1482
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(115): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(118): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(121): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(126): identifier current_limit is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(129): identifier current is used before its declaration. VERI-1875
WARNING - synthesis: verilog/TinyFPGA_B.v(132): identifier current is used before its declaration. VERI-1875
Analyzing Verilog file verilog/uart_rx.v. VERI-1482
Analyzing Verilog file verilog/uart_tx.v. VERI-1482
Analyzing Verilog file verilog/coms.v. VERI-1482
Analyzing Verilog file verilog/motorControl.v. VERI-1482
Analyzing Verilog file verilog/neopixel.v. VERI-1482
WARNING - synthesis: verilog/neopixel.v(16): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
WARNING - synthesis: verilog/neopixel.v(17): keyword 'unsigned' is not allowed here in this mode of verilog. VERI-1411
Analyzing Verilog file verilog/pwm.v. VERI-1482
Analyzing Verilog file verilog/eeprom.v. VERI-1482
Analyzing Verilog file verilog/i2c_controller.v. VERI-1482
Analyzing Verilog file verilog/tli4970.v. VERI-1482
Analyzing Verilog file verilog/pll32MHz.v. VERI-1482
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(173): analyzing entity spi_master. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/spi_master.vhd(215): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd. VHDL-1481
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): analyzing entity grp_debouncer. VHDL-1012
INFO - synthesis: vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(140): analyzing architecture rtl. VHDL-1010
Analyzing VHDL file vhdl/quadrature_decoder.vhd. VHDL-1481
INFO - synthesis: vhdl/quadrature_decoder.vhd(26): analyzing entity quadrature_decoder. VHDL-1012
INFO - synthesis: vhdl/quadrature_decoder.vhd(39): analyzing architecture logic. VHDL-1010
INFO - synthesis: The default VHDL library search path is now "/home/letrend/workspace/iceboard/software/motorBoard_v0.1". VHDL-1504
Top module language type = Verilog.
Top module name (Verilog, mixed language): TinyFPGA_B
INFO - synthesis: verilog/TinyFPGA_B.v(2): compiling module TinyFPGA_B. VERI-1018
INFO - synthesis: verilog/pll32MHz.v(1): compiling module pll32MHz. VERI-1018
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(699): compiling module SB_PLL40_CORE(FEEDBACK_PATH="PHASE_AND_DELAY",FDA_FEEDBACK=4'b0,FDA_RELATIVE=4'b0,PLLOUT_SELECT="SHIFTREG_0deg",DIVF=7'b01,DIVQ=3'b011,FILTER_RANGE=3'b01). VERI-1018
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(579): compiling module SB_GB. VERI-1018
INFO - synthesis: verilog/neopixel.v(1): compiling module neopixel. VERI-1018
WARNING - synthesis: verilog/neopixel.v(39): expression size 32 truncated to fit in target size 4. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b01,PULLUP=1'b1). VERI-1018
WARNING - synthesis: verilog/TinyFPGA_B.v(87): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(88): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(89): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(90): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(91): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(92): expression size 32 truncated to fit in target size 1. VERI-1209
INFO - synthesis: verilog/pwm.v(1): compiling module pwm. VERI-1018
WARNING - synthesis: verilog/pwm.v(17): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/TinyFPGA_B.v(109): going to vhdl side to elaborate module grp_debouncer. VERI-1231
vhdl/spi_master_slave/trunk/rtl/spi_master_slave/grp_debouncer.vhd(128): executing grp_debouncer(3,1000)(rtl)

INFO - synthesis: verilog/TinyFPGA_B.v(109): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(119): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(130): expression size 31 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(156): expression size 11 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(182): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: /home/letrend/lscc/iCEcube2.2017.08/LSE/userware/unix/SYNTHESIS_HEADERS/sb_ice40.v(502): compiling module SB_IO(PIN_TYPE=6'b101001,PULLUP=1'b1). VERI-1018
INFO - synthesis: verilog/coms.v(1): compiling module coms. VERI-1018
INFO - synthesis: verilog/uart_rx.v(14): compiling module uart_rx. VERI-1018
WARNING - synthesis: verilog/uart_rx.v(80): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(91): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(102): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_rx.v(120): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/uart_tx.v(14): compiling module uart_tx. VERI-1018
WARNING - synthesis: verilog/uart_tx.v(70): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(88): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(98): expression size 32 truncated to fit in target size 3. VERI-1209
WARNING - synthesis: verilog/uart_tx.v(118): expression size 32 truncated to fit in target size 9. VERI-1209
WARNING - synthesis: verilog/coms.v(127): expression size 26 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/coms.v(216): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(294): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/motorControl.v(1): compiling module motorControl. VERI-1018
INFO - synthesis: verilog/TinyFPGA_B.v(317): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

INFO - synthesis: verilog/TinyFPGA_B.v(317): back to verilog to continue elaboration. VERI-1232
INFO - synthesis: verilog/TinyFPGA_B.v(326): going to vhdl side to elaborate module quadrature_decoder. VERI-1231
vhdl/quadrature_decoder.vhd(26): executing quadrature_decoder(3,500000)(logic)

WARNING - synthesis: vhdl/quadrature_decoder.vhd(37): replacing existing netlist quadrature_decoder(3,500000)(logic). VHDL-1205
INFO - synthesis: verilog/TinyFPGA_B.v(326): back to verilog to continue elaboration. VERI-1232
WARNING - synthesis: verilog/TinyFPGA_B.v(329): expression size 32 truncated to fit in target size 24. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(330): expression size 32 truncated to fit in target size 24. VERI-1209
INFO - synthesis: verilog/eeprom.v(1): compiling module EEPROM. VERI-1018
WARNING - synthesis: verilog/eeprom.v(47): expression size 32 truncated to fit in target size 16. VERI-1209
INFO - synthesis: verilog/i2c_controller.v(1): compiling module i2c_controller. VERI-1018
WARNING - synthesis: verilog/i2c_controller.v(46): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/i2c_controller.v(135): expression size 32 truncated to fit in target size 8. VERI-1209
INFO - synthesis: verilog/tli4970.v(1): compiling module TLI4970. VERI-1018
WARNING - synthesis: verilog/tli4970.v(14): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/tli4970.v(23): expression size 32 truncated to fit in target size 1. VERI-1209
WARNING - synthesis: verilog/tli4970.v(40): expression size 32 truncated to fit in target size 16. VERI-1209
WARNING - synthesis: verilog/tli4970.v(55): expression size 32 truncated to fit in target size 8. VERI-1209
WARNING - synthesis: verilog/TinyFPGA_B.v(137): Register reset_185 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(334): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(66): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(74): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(82): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(241): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(348): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/xo2c00/data/xo2clib.ngl'...
Loading NGL library '/home/letrend/lscc/iCEcube2.2017.08/LSE/or5g00/data/orc5glib.ngl'...
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
Top-level module name = TinyFPGA_B.
WARNING - synthesis: Initial value found on net dat_strb will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net strb_next will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net dat_diff will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[9] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[8] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[7] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[6] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[5] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[4] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[3] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[2] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[1] will be ignored due to unrecognized driver type
WARNING - synthesis: Initial value found on net cnt_next[0] will be ignored due to unrecognized driver type
WARNING - synthesis: No object with type PORT found matching "clk32MHz".
WARNING - synthesis: Ignoring Constraint: create_clock  -period 31.25 -name {clk32MHz} [get_ports {clk32MHz}].
WARNING - synthesis: verilog/TinyFPGA_B.v(334): net addr[10] does not have a driver. VDB-1002
WARNING - synthesis: verilog/TinyFPGA_B.v(66): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(74): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(82): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(241): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(348): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(357): input port LATCH_INPUT_VALUE is not connected on this instance. VDB-1013
WARNING - synthesis: verilog/TinyFPGA_B.v(44): Removing unused instance My_Global_Buffer_i_255. VDB-5034
WARNING - synthesis: verilog/pll32MHz.v(22): input port EXTFEEDBACK is not connected on this instance. VDB-1013
######## Missing driver on net addr[10]. Patching with GND.
######## Missing driver on net addr[9]. Patching with GND.
######## Missing driver on net addr[8]. Patching with GND.
######## Missing driver on net addr[7]. Patching with GND.
######## Missing driver on net addr[6]. Patching with GND.
######## Missing driver on net addr[5]. Patching with GND.
######## Missing driver on net addr[4]. Patching with GND.
######## Missing driver on net addr[3]. Patching with GND.
######## Missing driver on net addr[2]. Patching with GND.
######## Missing driver on net addr[1]. Patching with GND.
######## Missing driver on net addr[0]. Patching with GND.
WARNING - synthesis: Bit 1 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 1 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: verilog/eeprom.v(58): Register \eeprom/reset_41 is stuck at Zero. VDB-5013
WARNING - synthesis: Bit 0 of Register \quad_counter0/set_origin_n_new is stuck at One
WARNING - synthesis: Bit 0 of Register \quad_counter1/set_origin_n_new is stuck at One
WARNING - synthesis: vhdl/quadrature_decoder.vhd(89): Register \quad_counter0/set_origin_n_int_57 is stuck at One. VDB-5014



WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_addr is stuck at One
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_addr is stuck at Zero
WARNING - synthesis: Bit 0 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 1 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 2 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 3 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 4 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 5 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 6 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Bit 7 of Register \eeprom/i2c/saved_data is stuck at Zero
WARNING - synthesis: Skipping pad insertion on SCL due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on SDA due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on TX due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL1 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL2 due to black_box_pad_pin attribute.
WARNING - synthesis: Skipping pad insertion on HALL3 due to black_box_pad_pin attribute.
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/Ki_i23 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/i2c_controller.v(173): Register \eeprom/i2c/state_i0_i4 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/tli4970.v(68): Register \tli/state_i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/TinyFPGA_B.v(230): Register commutation_state_i6 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/coms.v(303): Register \neopxl_color_23__I_0/data_out_frame[0]__i32 is stuck at One. VDB-5014
WARNING - synthesis: verilog/TinyFPGA_B.v(394): Register ID_READOUT_FSM.state__i2 is stuck at Zero. VDB-5013
WARNING - synthesis: verilog/neopixel.v(117): Register \nx/state_i3 is stuck at Zero. VDB-5013
Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Writing scf file : template_Implmnt/template.scf

Results of NGD DRC are available in TinyFPGA_B_drc.log.

################### Begin Area Report (TinyFPGA_B)######################
Number of register bits => 1244 of 7680 (16 % )
SB_CARRY => 1036
SB_DFF => 819
SB_DFFE => 121
SB_DFFESR => 118
SB_DFFESS => 14
SB_DFFN => 29
SB_DFFNE => 6
SB_DFFNESR => 5
SB_DFFNESS => 2
SB_DFFNSR => 14
SB_DFFSR => 54
SB_DFFSS => 62
SB_GB => 1
SB_IO => 25
SB_LUT4 => 4406
SB_PLL40_CORE => 1
################### End Area Report ##################

################### Begin Clock Report ######################
Clock Nets
Number of Clocks: 3
  Net : clk32MHz, loads : 1167
  Net : tli/clk_slow, loads : 55
  Net : eeprom/i2c/i2c_clk, loads : 26
Clock Enable Nets
Number of Clock Enables: 0
Top 0 highest fanout Clock Enables:
Highest fanout non-clock nets
Top 10 highest fanout non-clock nets:
  Net : neopxl_color_23__I_0/n17038, loads : 175
  Net : neopxl_color_23__I_0/n34795, loads : 103
  Net : neopxl_color_23__I_0/byte_transmit_counter_1, loads : 78
  Net : neopxl_color_23__I_0/byte_transmit_counter_0, loads : 76
  Net : neopxl_color_23__I_0/n33324, loads : 64
  Net : neopxl_color_23__I_0/n33306, loads : 64
  Net : neopxl_color_23__I_0/n33315, loads : 64
  Net : quad_counter0/direction_N_4027, loads : 61
  Net : quad_counter1/direction_N_4027, loads : 61
  Net : control/duty_23, loads : 56
################### End Clock Report ##################

Timing Report Summary
--------------
--------------------------------------------------------------------------------
Constraint                              |   Constraint|       Actual|Levels
--------------------------------------------------------------------------------
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk502 [get_nets \tli/clk_slow]         |   16.000 MHz|   42.577 MHz|    15  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk501 [get_nets \eeprom/i2c/i2c_clk]   |   16.000 MHz|   70.274 MHz|     9  
                                        |             |             |
create_clock -period 62.500000 -name    |             |             |
clk500 [get_nets clk32MHz]              |   16.000 MHz|    7.488 MHz|    85 *
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\eeprom/i2c/i2c_clk [        |             |             |
get_nets \eeprom/i2c/i2c_clk ]          |            -|            -|     0  
                                        |             |             |
 create_clock -period 62.500 -name      |             |             |
TinyFPGA_B|\tli/clk_slow [ get_nets     |             |             |
\tli/clk_slow ]                         |            -|            -|     0  
                                        |             |             |
create_clock -period 62.500000          |             |             |
-waveform { 0.000000 31.250000 } -name  |             |             |
CLK [ get_ports { CLK } ]               |            -|            -|     0  
                                        |             |             |
--------------------------------------------------------------------------------


1 constraints not met.


Peak Memory Usage: 270.453  MB

--------------------------------------------------------------
Elapsed CPU time for LSE flow : 17.834  secs
--------------------------------------------------------------
Current Implementation template_Implmnt its sbt path: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 18 seconds


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/edifparser" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf " "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist" "-pCM81" "-y/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf " "-s/home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc " -c --devicename iCE40LP8K
starting edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:01:35

running edif parserParsing edif file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.edf...
Parsing constraint file: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/pins.pcf...
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf
Warning: wrong format for 	li/clk_slow
	Ignored create_clock -name TinyFPGA_B|\tli/clk_slow -period 62.500 -waveform {0.000,31.250} port_pin_list get_net 	li/clk_slow 
start to read sdc/scf file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc
Warning: Found double defined(create_clock) at CLK. Using latest one and ignore previous one
	Ignored create_clock  -period 62.50  -waveform {0.00 31.25}  -name {CLK} [get_ports {CLK}]
Stored edif netlist at /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B...
Warning: The terminal connectivity tx_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity tx_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity sda_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:INPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity scl_output:OUTPUTCLK is removed because the PIN_TYPE is configured as 101001
Warning: The terminal connectivity hall3_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall3_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall2_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:LATCHINPUTVALUE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:INPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity hall1_input:OUTPUTCLK is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity USBPU_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity RX_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity NEOPXL_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity LED_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INLA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHC_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHB_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity INHA_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity ENCODER1_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER1_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_B_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity ENCODER0_A_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity DE_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CS_MISO_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal connectivity CS_CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 011001
Warning: The terminal connectivity CLK_pad:OUTPUTENABLE is removed because the PIN_TYPE is configured as 000001
Warning: The terminal ID_READOUT_FSM.state__i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal eeprom.i2c.state_i0_i0:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.state_i1:E is driven by default driver : VCC, Disconnecting it.
Warning: The terminal nx.start_103:E is driven by default driver : VCC, Disconnecting it.
Warning: Unable to find port "clk32MHz" in the design.Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/constraints/clk.sdc)
    create_clock  -period 31.250000 -name {clk32MHz} [get_ports {clk32MHz}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {CLK}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]  -to [get_clocks {TinyFPGA_B|\tli/clk_slow}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {CLK}]
Warning: Unable to find Clock(TinyFPGA_B|\tli/clk_slow).Following line is ignored:(in the file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/template.scf)
set_false_path  -from [get_clocks {TinyFPGA_B|\tli/clk_slow}]  -to [get_clocks {TinyFPGA_B|\eeprom/i2c/i2c_clk}]

write Timing Constraint to /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: TinyFPGA_B

EDF Parser run-time: 3 (sec)
edif parser succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --package CM81 --deviceMarketName iCE40LP8K --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --effort_level std --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc"
starting placerrunning placerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtplacer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --package CM81 --deviceMarketName iCE40LP8K --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --effort_level std --out-sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:22:02

W2715: Warning for set_io Constraint: Ignoring pin assignment for FAULT_N, as it is not connected to any PAD
I2004: Option and Settings Summary
=============================================================
Device file          - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
Package              - CM81
Design database      - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B
SDC file             - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/Temp/sbt_temp.sdc
Output directory     - /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer
Timing library       - /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B/BFPGA_DESIGN_ep
I2065: Reading device file : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	4406
    Number of DFFs      	:	1244
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	1036
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	64
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	23
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	8
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	96
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.1 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3
Warning-1034: Found non-unate timing arc, from pin "in3" to pin "lcout" of instance "GB_BUFFER_clk32MHz_pll_THRU_LUT4_0_LC_4501", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL

Design Statistics after Packing
    Number of LUTs      	:	4503
    Number of DFFs      	:	1241
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	1258

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	922
        LUT, DFF and CARRY	:	319
    Combinational LogicCells
        Only LUT         	:	2545
        CARRY Only       	:	222
        LUT with CARRY   	:	717
    LogicCells                  :	4725/7680
    PLBs                        :	639/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	25/63
    PLLs                        :	1/1


I2088: Phase 3, elapsed time : 13.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 35.3 (sec)

Phase 6
I2088: Phase 6, elapsed time : 182.1 (sec)

Final Design Statistics
    Number of LUTs      	:	4503
    Number of DFFs      	:	1241
    Number of DFFs packed to IO	:	3
    Number of Carrys    	:	1258
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	25
    Number of GBIOs     	:	0
    Number of GBs       	:	1
    Number of WarmBoot  	:	0
    Number of PLLs      	:	1

Device Utilization Summary
    LogicCells                  :	4725/7680
    PLBs                        :	705/960
    BRAMs                       :	0/32
    IOs and GBIOs               :	25/63
    PLLs                        :	1/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 4
Clock: CLK | Frequency: N/A | Target: 16.00 MHz
Clock: TinyFPGA_B|\eeprom/i2c/i2c_clk | Frequency: 105.83 MHz | Target: 16.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTCORE | Frequency: N/A | Target: 32.00 MHz
Clock: pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL | Frequency: 12.88 MHz | Target: 32.00 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 232.8 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --DRC_only  --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 21682
used logic cells: 4725
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/packer" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer" --translator "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/sdc_translator.tcl" --src_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc" --dst_sdc_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --devicename iCE40LP8K
starting packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:02:57

Begin Packing...
running packerinitializing finish
Total HPWL cost is 21682
used logic cells: 4725
Translating sdc file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/placer/TinyFPGA_B_pl.sdc...
Translated sdc file is /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc
Packer succeeded

Packer run-time: 4 (sec)
packer succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router" --sdf_file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --pin_permutation
starting routerSJRouter....
running routerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbrouter /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc --outdir /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/router --sdf_file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:09:33

I1203: Reading Design TinyFPGA_B
Read design time: 0
I1202: Reading Architecture of device iCE40LP8K
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Read device time: 21
I1209: Started routing
I1223: Total Nets : 5819 
I1212: Iteration  1 :  1193 unrouted : 12 seconds
I1212: Iteration  2 :   297 unrouted : 6 seconds
I1212: Iteration  3 :   149 unrouted : 2 seconds
I1212: Iteration  4 :    52 unrouted : 0 seconds
I1212: Iteration  5 :    20 unrouted : 0 seconds
I1212: Iteration  6 :     6 unrouted : 0 seconds
I1212: Iteration  7 :     2 unrouted : 0 seconds
I1212: Iteration  8 :     0 unrouted : 1 seconds
I1215: Routing is successful
Routing time: 22
I1206: Completed routing
I1204: Writing Design TinyFPGA_B
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 46 seconds
 total           388744K
router succeed.

"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/netlister" --verilog "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v" --vhdl "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd" --lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --view rt --device "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --splitio  --in-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/packer/TinyFPGA_B_pk.sdc" --out-sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc"
starting netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:25:37

running netlistGenerating Verilog & VHDL netlist files ...
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.v
Writing /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.vhd
Netlister succeeded.

Netlister run-time: 33 (sec)
netlist succeed.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer" --des-lib "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --lib-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib" --sdc-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc" --sdf-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf" --report-file "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt" --device-file "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --timing-summary
starting timerExecuting : /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/sbtimer --des-lib /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B --lib-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ice40LP8K.lib --sdc-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/netlister/TinyFPGA_B_sbt.sdc --sdf-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/simulation_netlist/TinyFPGA_B_sbt.sdf --report-file /home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/timer/TinyFPGA_B_timing.rpt --device-file /home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:08:07

running timerWarning-1034: Found non-unate timing arc, from pin "DOUT0" to pin "PADOUT" of instance "scl_output_preio", in the clock network. Converting the timing arc to positive-unate
Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_pad_preio", in the clock network. Converting the timing arc to positive-unate
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTGLOBAL
Info-1404: Inferred PLL generated clock at pll32MHz_inst.pll32MHz_inst/PLLOUTCORE
Timer run-time: 35 seconds
timer succeed.
timer succeeded.


"/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/bin/linux/opt/bitmap" "/home/letrend/lscc/iCEcube2.2017.08/sbt_backend/devices/ICE40P08.dev" --design "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/netlist/oadb-TinyFPGA_B" --device_name iCE40LP8K --package CM81 --outdir "/home/letrend/workspace/iceboard/software/motorBoard_v0.1/template_Implmnt/sbt/outputs/bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 12 2017 08:24:49

running bitmapBit Stream File Size: 1080760 (1M 31K 440 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 7 (sec)
bitmap succeed.
18:20
