<stg><name>FFT_Stage1_vectorstream_parameterize_Loop_FFT_Stage1_proc</name>


<trans_list>

<trans id="212" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="216" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="217" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="218" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="219" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="220" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="221" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="222" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="223" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="224" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="5" op_0_bw="32">
<![CDATA[
entry:0 %m1 = alloca i32 1

]]></Node>
<StgValue><ssdm name="m1"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %reverse_in_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32" op_19_bw="32">
<![CDATA[
entry:2 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i256 %data_s1_stream_vector, void @empty_70, i32 0, i32 0, void @empty_71, i32 0, i32 0, void @empty_71, void @empty_71, void @empty_71, i32 0, i32 0, i32 0, i32 0, void @empty_71, void @empty_71, i32 4294967295, i32 0, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="0" op_0_bw="5" op_1_bw="5">
<![CDATA[
entry:3 %store_ln0 = store i5 0, i5 %m1

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="0">
<![CDATA[
entry:4 %br_ln496 = br void %fpga_resource_hint.VITIS_LOOP_503_1.7

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="5" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:0 %m1_load = load i5 %m1

]]></Node>
<StgValue><ssdm name="m1_load"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="256" op_0_bw="256" op_1_bw="256">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:5 %reverse_in_stream_vector_read = read i256 @_ssdm_op_Read.ap_fifo.volatile.i256P0A, i256 %reverse_in_stream_vector

]]></Node>
<StgValue><ssdm name="reverse_in_stream_vector_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="32" op_0_bw="256">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:6 %trunc_ln501 = trunc i256 %reverse_in_stream_vector_read

]]></Node>
<StgValue><ssdm name="trunc_ln501"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:7 %trunc_ln501_2 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 32, i32 63

]]></Node>
<StgValue><ssdm name="trunc_ln501_2"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:8 %trunc_ln501_3 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 64, i32 95

]]></Node>
<StgValue><ssdm name="trunc_ln501_3"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:9 %trunc_ln501_4 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 96, i32 127

]]></Node>
<StgValue><ssdm name="trunc_ln501_4"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:10 %trunc_ln501_5 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 128, i32 159

]]></Node>
<StgValue><ssdm name="trunc_ln501_5"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:11 %trunc_ln501_6 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 160, i32 191

]]></Node>
<StgValue><ssdm name="trunc_ln501_6"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:12 %trunc_ln501_7 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 192, i32 223

]]></Node>
<StgValue><ssdm name="trunc_ln501_7"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="32" op_0_bw="32" op_1_bw="256" op_2_bw="32" op_3_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:13 %trunc_ln501_8 = partselect i32 @_ssdm_op_PartSelect.i32.i256.i32.i32, i256 %reverse_in_stream_vector_read, i32 224, i32 255

]]></Node>
<StgValue><ssdm name="trunc_ln501_8"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:14 %d0 = bitcast i32 %trunc_ln501

]]></Node>
<StgValue><ssdm name="d0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:15 %d0_14 = bitcast i32 %trunc_ln501_2

]]></Node>
<StgValue><ssdm name="d0_14"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:16 %d1 = bitcast i32 %trunc_ln501_3

]]></Node>
<StgValue><ssdm name="d1"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:17 %d1_30 = bitcast i32 %trunc_ln501_4

]]></Node>
<StgValue><ssdm name="d1_30"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:18 %d0_15 = bitcast i32 %trunc_ln501_5

]]></Node>
<StgValue><ssdm name="d0_15"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:19 %d0_16 = bitcast i32 %trunc_ln501_6

]]></Node>
<StgValue><ssdm name="d0_16"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:20 %d1_31 = bitcast i32 %trunc_ln501_7

]]></Node>
<StgValue><ssdm name="d1_31"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:21 %d1_32 = bitcast i32 %trunc_ln501_8

]]></Node>
<StgValue><ssdm name="d1_32"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="14" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="5" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:64 %m = add i5 %m1_load, i5 1

]]></Node>
<StgValue><ssdm name="m"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="1" op_0_bw="5" op_1_bw="5">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:65 %icmp_ln496 = icmp_eq  i5 %m1_load, i5 31

]]></Node>
<StgValue><ssdm name="icmp_ln496"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="0" op_0_bw="5" op_1_bw="5" op_2_bw="0" op_3_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:66 %store_ln496 = store i5 %m, i5 %m1

]]></Node>
<StgValue><ssdm name="store_ln496"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:67 %br_ln496 = br i1 %icmp_ln496, void %fpga_resource_hint.VITIS_LOOP_503_1.7, void %for.end19.exitStub

]]></Node>
<StgValue><ssdm name="br_ln496"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="52" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="13" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="60" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="12" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="68" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="69" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="70" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="71" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="72" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="73" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="74" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="75" st_id="4" stage="11" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="76" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="77" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="78" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="79" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="80" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="81" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="82" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="83" st_id="5" stage="10" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="84" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="85" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="86" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="87" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="88" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="89" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="90" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="91" st_id="6" stage="9" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="92" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="93" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="94" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="95" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="96" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="97" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="98" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="99" st_id="7" stage="8" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="100" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="101" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="102" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="103" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="107" st_id="8" stage="7" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="108" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="111" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="112" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="113" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="114" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="115" st_id="9" stage="6" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="116" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="117" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="118" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="119" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="120" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="121" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="122" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="123" st_id="10" stage="5" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="124" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="125" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="126" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="127" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="128" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="129" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="130" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="131" st_id="11" stage="4" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="132" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="133" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="134" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="135" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="136" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="137" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="138" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="139" st_id="12" stage="3" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="140" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="145" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="146" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="147" st_id="13" stage="2" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="148" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="149" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:2 %speclooptripcount_ln496 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 32, i64 32, i64 32

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln496"/></StgValue>
</operation>

<operation id="150" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:3 %specloopname_ln496 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29

]]></Node>
<StgValue><ssdm name="specloopname_ln496"/></StgValue>
</operation>

<operation id="151" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64" op_5_bw="64" op_6_bw="64" op_7_bw="64" op_8_bw="32" op_9_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:4 %specperformance_ln497 = specperformance void @_ssdm_op_SpecPerformance, i32 1, i64 32, i64 0, i64 0, i64 0, i64 0, i64 0, i32 0, void @empty_71

]]></Node>
<StgValue><ssdm name="specperformance_ln497"/></StgValue>
</operation>

<operation id="152" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:22 %rbegin2 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_82

]]></Node>
<StgValue><ssdm name="rbegin2"/></StgValue>
</operation>

<operation id="153" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:23 %d2_real = fadd i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d2_real"/></StgValue>
</operation>

<operation id="154" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:24 %specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln470"/></StgValue>
</operation>

<operation id="155" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:25 %rend14 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_82, i32 %rbegin2

]]></Node>
<StgValue><ssdm name="rend14"/></StgValue>
</operation>

<operation id="156" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:26 %rbegin4 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_13

]]></Node>
<StgValue><ssdm name="rbegin4"/></StgValue>
</operation>

<operation id="157" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:27 %d2_imag = fadd i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d2_imag"/></StgValue>
</operation>

<operation id="158" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:28 %specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln471"/></StgValue>
</operation>

<operation id="159" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:29 %rend12 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_13, i32 %rbegin4

]]></Node>
<StgValue><ssdm name="rend12"/></StgValue>
</operation>

<operation id="160" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:30 %rbegin9 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_21

]]></Node>
<StgValue><ssdm name="rbegin9"/></StgValue>
</operation>

<operation id="161" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:31 %d3_real = fsub i32 %d0, i32 %d1

]]></Node>
<StgValue><ssdm name="d3_real"/></StgValue>
</operation>

<operation id="162" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:32 %specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln472"/></StgValue>
</operation>

<operation id="163" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:33 %rend10 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_21, i32 %rbegin9

]]></Node>
<StgValue><ssdm name="rend10"/></StgValue>
</operation>

<operation id="164" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:34 %rbegin7 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_60

]]></Node>
<StgValue><ssdm name="rbegin7"/></StgValue>
</operation>

<operation id="165" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:35 %d3_imag = fsub i32 %d0_14, i32 %d1_30

]]></Node>
<StgValue><ssdm name="d3_imag"/></StgValue>
</operation>

<operation id="166" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:36 %specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln473"/></StgValue>
</operation>

<operation id="167" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:37 %rend8 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_60, i32 %rbegin7

]]></Node>
<StgValue><ssdm name="rend8"/></StgValue>
</operation>

<operation id="168" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:38 %rbegin5 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_23

]]></Node>
<StgValue><ssdm name="rbegin5"/></StgValue>
</operation>

<operation id="169" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:39 %d2_real_7 = fadd i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d2_real_7"/></StgValue>
</operation>

<operation id="170" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:40 %specfucore_ln470 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_real_7, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln470"/></StgValue>
</operation>

<operation id="171" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:41 %rend6 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_23, i32 %rbegin5

]]></Node>
<StgValue><ssdm name="rend6"/></StgValue>
</operation>

<operation id="172" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:42 %rbegin3 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_14

]]></Node>
<StgValue><ssdm name="rbegin3"/></StgValue>
</operation>

<operation id="173" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:43 %d2_imag_7 = fadd i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d2_imag_7"/></StgValue>
</operation>

<operation id="174" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:44 %specfucore_ln471 = specfucore void @_ssdm_op_SpecFUCore, i32 %d2_imag_7, i64 9, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln471"/></StgValue>
</operation>

<operation id="175" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:45 %rend4 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_14, i32 %rbegin3

]]></Node>
<StgValue><ssdm name="rend4"/></StgValue>
</operation>

<operation id="176" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:46 %rbegin1 = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_25

]]></Node>
<StgValue><ssdm name="rbegin1"/></StgValue>
</operation>

<operation id="177" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:47 %d3_real_7 = fsub i32 %d0_15, i32 %d1_31

]]></Node>
<StgValue><ssdm name="d3_real_7"/></StgValue>
</operation>

<operation id="178" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:48 %specfucore_ln472 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_real_7, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln472"/></StgValue>
</operation>

<operation id="179" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:49 %rend2 = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_25, i32 %rbegin1

]]></Node>
<StgValue><ssdm name="rend2"/></StgValue>
</operation>

<operation id="180" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:50 %rbegin = specregionbegin i32 @_ssdm_op_SpecRegionBegin, void @empty_26

]]></Node>
<StgValue><ssdm name="rbegin"/></StgValue>
</operation>

<operation id="181" st_id="14" stage="1" lat="14">
<core>FAddSub_nodsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:51 %d3_imag_7 = fsub i32 %d0_16, i32 %d1_32

]]></Node>
<StgValue><ssdm name="d3_imag_7"/></StgValue>
</operation>

<operation id="182" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="64" op_3_bw="64" op_4_bw="64">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:52 %specfucore_ln473 = specfucore void @_ssdm_op_SpecFUCore, i32 %d3_imag_7, i64 11, i64 4, i64 18446744073709551615

]]></Node>
<StgValue><ssdm name="specfucore_ln473"/></StgValue>
</operation>

<operation id="183" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="32" op_1_bw="0" op_2_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:53 %rend = specregionend i32 @_ssdm_op_SpecRegionEnd, void @empty_26, i32 %rbegin

]]></Node>
<StgValue><ssdm name="rend"/></StgValue>
</operation>

<operation id="184" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:54 %bitcast_ln511 = bitcast i32 %d2_real

]]></Node>
<StgValue><ssdm name="bitcast_ln511"/></StgValue>
</operation>

<operation id="185" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:55 %bitcast_ln511_1 = bitcast i32 %d2_imag

]]></Node>
<StgValue><ssdm name="bitcast_ln511_1"/></StgValue>
</operation>

<operation id="186" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:56 %bitcast_ln511_2 = bitcast i32 %d3_real

]]></Node>
<StgValue><ssdm name="bitcast_ln511_2"/></StgValue>
</operation>

<operation id="187" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:57 %bitcast_ln511_3 = bitcast i32 %d3_imag

]]></Node>
<StgValue><ssdm name="bitcast_ln511_3"/></StgValue>
</operation>

<operation id="188" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:58 %bitcast_ln511_4 = bitcast i32 %d2_real_7

]]></Node>
<StgValue><ssdm name="bitcast_ln511_4"/></StgValue>
</operation>

<operation id="189" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:59 %bitcast_ln511_5 = bitcast i32 %d2_imag_7

]]></Node>
<StgValue><ssdm name="bitcast_ln511_5"/></StgValue>
</operation>

<operation id="190" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:60 %bitcast_ln511_6 = bitcast i32 %d3_real_7

]]></Node>
<StgValue><ssdm name="bitcast_ln511_6"/></StgValue>
</operation>

<operation id="191" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:61 %bitcast_ln511_7 = bitcast i32 %d3_imag_7

]]></Node>
<StgValue><ssdm name="bitcast_ln511_7"/></StgValue>
</operation>

<operation id="192" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="256" op_0_bw="256" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:62 %or_ln511_5 = bitconcatenate i256 @_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32, i32 %bitcast_ln511_7, i32 %bitcast_ln511_6, i32 %bitcast_ln511_5, i32 %bitcast_ln511_4, i32 %bitcast_ln511_3, i32 %bitcast_ln511_2, i32 %bitcast_ln511_1, i32 %bitcast_ln511

]]></Node>
<StgValue><ssdm name="or_ln511_5"/></StgValue>
</operation>

<operation id="193" st_id="14" stage="1" lat="1">
<core>FIFO_SRL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="0" op_0_bw="0" op_1_bw="256" op_2_bw="256">
<![CDATA[
fpga_resource_hint.VITIS_LOOP_503_1.7:63 %write_ln511 = write void @_ssdm_op_Write.ap_fifo.volatile.i256P0A, i256 %data_s1_stream_vector, i256 %or_ln511_5

]]></Node>
<StgValue><ssdm name="write_ln511"/></StgValue>
</operation>

<operation id="194" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln496" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="78" bw="0">
<![CDATA[
for.end19.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="227" name="reverse_in_stream_vector" dir="0" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="reverse_in_stream_vector"/></StgValue>
</port>
<port id="228" name="data_s1_stream_vector" dir="1" iftype="3">
<core>FIFO_SRL</core><StgValue><ssdm name="data_s1_stream_vector"/></StgValue>
</port>
</ports>


<dataflows>
<dataflow id="230" from="StgValue_229" to="m1" fromId="229" toId="17">
</dataflow>
<dataflow id="232" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="231" toId="18">
</dataflow>
<dataflow id="233" from="reverse_in_stream_vector" to="specinterface_ln0" fromId="227" toId="18">
</dataflow>
<dataflow id="235" from="empty_70" to="specinterface_ln0" fromId="234" toId="18">
</dataflow>
<dataflow id="237" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="238" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="240" from="empty_71" to="specinterface_ln0" fromId="239" toId="18">
</dataflow>
<dataflow id="241" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="242" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="243" from="empty_71" to="specinterface_ln0" fromId="239" toId="18">
</dataflow>
<dataflow id="244" from="empty_71" to="specinterface_ln0" fromId="239" toId="18">
</dataflow>
<dataflow id="245" from="empty_71" to="specinterface_ln0" fromId="239" toId="18">
</dataflow>
<dataflow id="246" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="247" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="248" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="249" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="250" from="empty_71" to="specinterface_ln0" fromId="239" toId="18">
</dataflow>
<dataflow id="251" from="empty_71" to="specinterface_ln0" fromId="239" toId="18">
</dataflow>
<dataflow id="253" from="StgValue_252" to="specinterface_ln0" fromId="252" toId="18">
</dataflow>
<dataflow id="254" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="255" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="18">
</dataflow>
<dataflow id="256" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="231" toId="19">
</dataflow>
<dataflow id="257" from="data_s1_stream_vector" to="specinterface_ln0" fromId="228" toId="19">
</dataflow>
<dataflow id="258" from="empty_70" to="specinterface_ln0" fromId="234" toId="19">
</dataflow>
<dataflow id="259" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="19">
</dataflow>
<dataflow id="260" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="19">
</dataflow>
<dataflow id="261" from="empty_71" to="specinterface_ln0" fromId="239" toId="19">
</dataflow>
<dataflow id="262" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="19">
</dataflow>
<dataflow id="263" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="19">
</dataflow>
<dataflow id="264" from="empty_71" to="specinterface_ln0" fromId="239" toId="19">
</dataflow>
<dataflow id="265" from="empty_71" to="specinterface_ln0" fromId="239" toId="19">
</dataflow>
<dataflow id="266" from="empty_71" to="specinterface_ln0" fromId="239" toId="19">
</dataflow>
<dataflow id="267" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="19">
</dataflow>
<dataflow id="268" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="19">
</dataflow>
<dataflow id="269" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="19">
</dataflow>
<dataflow id="270" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="19">
</dataflow>
<dataflow id="271" from="empty_71" to="specinterface_ln0" fromId="239" toId="19">
</dataflow>
<dataflow id="272" from="empty_71" to="specinterface_ln0" fromId="239" toId="19">
</dataflow>
<dataflow id="273" from="StgValue_252" to="specinterface_ln0" fromId="252" toId="19">
</dataflow>
<dataflow id="274" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="19">
</dataflow>
<dataflow id="275" from="StgValue_236" to="specinterface_ln0" fromId="236" toId="19">
</dataflow>
<dataflow id="277" from="StgValue_276" to="store_ln0" fromId="276" toId="20">
</dataflow>
<dataflow id="278" from="m1" to="store_ln0" fromId="17" toId="20">
</dataflow>
<dataflow id="279" from="m1" to="m1_load" fromId="17" toId="22">
</dataflow>
<dataflow id="281" from="_ssdm_op_Read.ap_fifo.volatile.i256P0A" to="reverse_in_stream_vector_read" fromId="280" toId="23">
</dataflow>
<dataflow id="282" from="reverse_in_stream_vector" to="reverse_in_stream_vector_read" fromId="227" toId="23">
</dataflow>
<dataflow id="283" from="reverse_in_stream_vector_read" to="trunc_ln501" fromId="23" toId="24">
</dataflow>
<dataflow id="285" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln501_2" fromId="284" toId="25">
</dataflow>
<dataflow id="286" from="reverse_in_stream_vector_read" to="trunc_ln501_2" fromId="23" toId="25">
</dataflow>
<dataflow id="288" from="StgValue_287" to="trunc_ln501_2" fromId="287" toId="25">
</dataflow>
<dataflow id="290" from="StgValue_289" to="trunc_ln501_2" fromId="289" toId="25">
</dataflow>
<dataflow id="291" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln501_3" fromId="284" toId="26">
</dataflow>
<dataflow id="292" from="reverse_in_stream_vector_read" to="trunc_ln501_3" fromId="23" toId="26">
</dataflow>
<dataflow id="294" from="StgValue_293" to="trunc_ln501_3" fromId="293" toId="26">
</dataflow>
<dataflow id="296" from="StgValue_295" to="trunc_ln501_3" fromId="295" toId="26">
</dataflow>
<dataflow id="297" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln501_4" fromId="284" toId="27">
</dataflow>
<dataflow id="298" from="reverse_in_stream_vector_read" to="trunc_ln501_4" fromId="23" toId="27">
</dataflow>
<dataflow id="300" from="StgValue_299" to="trunc_ln501_4" fromId="299" toId="27">
</dataflow>
<dataflow id="302" from="StgValue_301" to="trunc_ln501_4" fromId="301" toId="27">
</dataflow>
<dataflow id="303" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln501_5" fromId="284" toId="28">
</dataflow>
<dataflow id="304" from="reverse_in_stream_vector_read" to="trunc_ln501_5" fromId="23" toId="28">
</dataflow>
<dataflow id="306" from="StgValue_305" to="trunc_ln501_5" fromId="305" toId="28">
</dataflow>
<dataflow id="308" from="StgValue_307" to="trunc_ln501_5" fromId="307" toId="28">
</dataflow>
<dataflow id="309" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln501_6" fromId="284" toId="29">
</dataflow>
<dataflow id="310" from="reverse_in_stream_vector_read" to="trunc_ln501_6" fromId="23" toId="29">
</dataflow>
<dataflow id="312" from="StgValue_311" to="trunc_ln501_6" fromId="311" toId="29">
</dataflow>
<dataflow id="314" from="StgValue_313" to="trunc_ln501_6" fromId="313" toId="29">
</dataflow>
<dataflow id="315" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln501_7" fromId="284" toId="30">
</dataflow>
<dataflow id="316" from="reverse_in_stream_vector_read" to="trunc_ln501_7" fromId="23" toId="30">
</dataflow>
<dataflow id="318" from="StgValue_317" to="trunc_ln501_7" fromId="317" toId="30">
</dataflow>
<dataflow id="320" from="StgValue_319" to="trunc_ln501_7" fromId="319" toId="30">
</dataflow>
<dataflow id="321" from="_ssdm_op_PartSelect.i32.i256.i32.i32" to="trunc_ln501_8" fromId="284" toId="31">
</dataflow>
<dataflow id="322" from="reverse_in_stream_vector_read" to="trunc_ln501_8" fromId="23" toId="31">
</dataflow>
<dataflow id="324" from="StgValue_323" to="trunc_ln501_8" fromId="323" toId="31">
</dataflow>
<dataflow id="326" from="StgValue_325" to="trunc_ln501_8" fromId="325" toId="31">
</dataflow>
<dataflow id="327" from="trunc_ln501" to="d0" fromId="24" toId="32">
</dataflow>
<dataflow id="328" from="trunc_ln501_2" to="d0_14" fromId="25" toId="33">
</dataflow>
<dataflow id="329" from="trunc_ln501_3" to="d1" fromId="26" toId="34">
</dataflow>
<dataflow id="330" from="trunc_ln501_4" to="d1_30" fromId="27" toId="35">
</dataflow>
<dataflow id="331" from="trunc_ln501_5" to="d0_15" fromId="28" toId="36">
</dataflow>
<dataflow id="332" from="trunc_ln501_6" to="d0_16" fromId="29" toId="37">
</dataflow>
<dataflow id="333" from="trunc_ln501_7" to="d1_31" fromId="30" toId="38">
</dataflow>
<dataflow id="334" from="trunc_ln501_8" to="d1_32" fromId="31" toId="39">
</dataflow>
<dataflow id="335" from="d0" to="d2_real" fromId="32" toId="40">
</dataflow>
<dataflow id="336" from="d1" to="d2_real" fromId="34" toId="40">
</dataflow>
<dataflow id="337" from="d0_14" to="d2_imag" fromId="33" toId="41">
</dataflow>
<dataflow id="338" from="d1_30" to="d2_imag" fromId="35" toId="41">
</dataflow>
<dataflow id="339" from="d0" to="d3_real" fromId="32" toId="42">
</dataflow>
<dataflow id="340" from="d1" to="d3_real" fromId="34" toId="42">
</dataflow>
<dataflow id="341" from="d0_14" to="d3_imag" fromId="33" toId="43">
</dataflow>
<dataflow id="342" from="d1_30" to="d3_imag" fromId="35" toId="43">
</dataflow>
<dataflow id="343" from="d0_15" to="d2_real_7" fromId="36" toId="44">
</dataflow>
<dataflow id="344" from="d1_31" to="d2_real_7" fromId="38" toId="44">
</dataflow>
<dataflow id="345" from="d0_16" to="d2_imag_7" fromId="37" toId="45">
</dataflow>
<dataflow id="346" from="d1_32" to="d2_imag_7" fromId="39" toId="45">
</dataflow>
<dataflow id="347" from="d0_15" to="d3_real_7" fromId="36" toId="46">
</dataflow>
<dataflow id="348" from="d1_31" to="d3_real_7" fromId="38" toId="46">
</dataflow>
<dataflow id="349" from="d0_16" to="d3_imag_7" fromId="37" toId="47">
</dataflow>
<dataflow id="350" from="d1_32" to="d3_imag_7" fromId="39" toId="47">
</dataflow>
<dataflow id="351" from="m1_load" to="m" fromId="22" toId="48">
</dataflow>
<dataflow id="353" from="StgValue_352" to="m" fromId="352" toId="48">
</dataflow>
<dataflow id="354" from="m1_load" to="icmp_ln496" fromId="22" toId="49">
</dataflow>
<dataflow id="356" from="StgValue_355" to="icmp_ln496" fromId="355" toId="49">
</dataflow>
<dataflow id="357" from="m" to="store_ln496" fromId="48" toId="50">
</dataflow>
<dataflow id="358" from="m1" to="store_ln496" fromId="17" toId="50">
</dataflow>
<dataflow id="359" from="icmp_ln496" to="br_ln496" fromId="49" toId="51">
</dataflow>
<dataflow id="360" from="d0" to="d2_real" fromId="32" toId="52">
</dataflow>
<dataflow id="361" from="d1" to="d2_real" fromId="34" toId="52">
</dataflow>
<dataflow id="362" from="d0_14" to="d2_imag" fromId="33" toId="53">
</dataflow>
<dataflow id="363" from="d1_30" to="d2_imag" fromId="35" toId="53">
</dataflow>
<dataflow id="364" from="d0" to="d3_real" fromId="32" toId="54">
</dataflow>
<dataflow id="365" from="d1" to="d3_real" fromId="34" toId="54">
</dataflow>
<dataflow id="366" from="d0_14" to="d3_imag" fromId="33" toId="55">
</dataflow>
<dataflow id="367" from="d1_30" to="d3_imag" fromId="35" toId="55">
</dataflow>
<dataflow id="368" from="d0_15" to="d2_real_7" fromId="36" toId="56">
</dataflow>
<dataflow id="369" from="d1_31" to="d2_real_7" fromId="38" toId="56">
</dataflow>
<dataflow id="370" from="d0_16" to="d2_imag_7" fromId="37" toId="57">
</dataflow>
<dataflow id="371" from="d1_32" to="d2_imag_7" fromId="39" toId="57">
</dataflow>
<dataflow id="372" from="d0_15" to="d3_real_7" fromId="36" toId="58">
</dataflow>
<dataflow id="373" from="d1_31" to="d3_real_7" fromId="38" toId="58">
</dataflow>
<dataflow id="374" from="d0_16" to="d3_imag_7" fromId="37" toId="59">
</dataflow>
<dataflow id="375" from="d1_32" to="d3_imag_7" fromId="39" toId="59">
</dataflow>
<dataflow id="376" from="d0" to="d2_real" fromId="32" toId="60">
</dataflow>
<dataflow id="377" from="d1" to="d2_real" fromId="34" toId="60">
</dataflow>
<dataflow id="378" from="d0_14" to="d2_imag" fromId="33" toId="61">
</dataflow>
<dataflow id="379" from="d1_30" to="d2_imag" fromId="35" toId="61">
</dataflow>
<dataflow id="380" from="d0" to="d3_real" fromId="32" toId="62">
</dataflow>
<dataflow id="381" from="d1" to="d3_real" fromId="34" toId="62">
</dataflow>
<dataflow id="382" from="d0_14" to="d3_imag" fromId="33" toId="63">
</dataflow>
<dataflow id="383" from="d1_30" to="d3_imag" fromId="35" toId="63">
</dataflow>
<dataflow id="384" from="d0_15" to="d2_real_7" fromId="36" toId="64">
</dataflow>
<dataflow id="385" from="d1_31" to="d2_real_7" fromId="38" toId="64">
</dataflow>
<dataflow id="386" from="d0_16" to="d2_imag_7" fromId="37" toId="65">
</dataflow>
<dataflow id="387" from="d1_32" to="d2_imag_7" fromId="39" toId="65">
</dataflow>
<dataflow id="388" from="d0_15" to="d3_real_7" fromId="36" toId="66">
</dataflow>
<dataflow id="389" from="d1_31" to="d3_real_7" fromId="38" toId="66">
</dataflow>
<dataflow id="390" from="d0_16" to="d3_imag_7" fromId="37" toId="67">
</dataflow>
<dataflow id="391" from="d1_32" to="d3_imag_7" fromId="39" toId="67">
</dataflow>
<dataflow id="392" from="d0" to="d2_real" fromId="32" toId="68">
</dataflow>
<dataflow id="393" from="d1" to="d2_real" fromId="34" toId="68">
</dataflow>
<dataflow id="394" from="d0_14" to="d2_imag" fromId="33" toId="69">
</dataflow>
<dataflow id="395" from="d1_30" to="d2_imag" fromId="35" toId="69">
</dataflow>
<dataflow id="396" from="d0" to="d3_real" fromId="32" toId="70">
</dataflow>
<dataflow id="397" from="d1" to="d3_real" fromId="34" toId="70">
</dataflow>
<dataflow id="398" from="d0_14" to="d3_imag" fromId="33" toId="71">
</dataflow>
<dataflow id="399" from="d1_30" to="d3_imag" fromId="35" toId="71">
</dataflow>
<dataflow id="400" from="d0_15" to="d2_real_7" fromId="36" toId="72">
</dataflow>
<dataflow id="401" from="d1_31" to="d2_real_7" fromId="38" toId="72">
</dataflow>
<dataflow id="402" from="d0_16" to="d2_imag_7" fromId="37" toId="73">
</dataflow>
<dataflow id="403" from="d1_32" to="d2_imag_7" fromId="39" toId="73">
</dataflow>
<dataflow id="404" from="d0_15" to="d3_real_7" fromId="36" toId="74">
</dataflow>
<dataflow id="405" from="d1_31" to="d3_real_7" fromId="38" toId="74">
</dataflow>
<dataflow id="406" from="d0_16" to="d3_imag_7" fromId="37" toId="75">
</dataflow>
<dataflow id="407" from="d1_32" to="d3_imag_7" fromId="39" toId="75">
</dataflow>
<dataflow id="408" from="d0" to="d2_real" fromId="32" toId="76">
</dataflow>
<dataflow id="409" from="d1" to="d2_real" fromId="34" toId="76">
</dataflow>
<dataflow id="410" from="d0_14" to="d2_imag" fromId="33" toId="77">
</dataflow>
<dataflow id="411" from="d1_30" to="d2_imag" fromId="35" toId="77">
</dataflow>
<dataflow id="412" from="d0" to="d3_real" fromId="32" toId="78">
</dataflow>
<dataflow id="413" from="d1" to="d3_real" fromId="34" toId="78">
</dataflow>
<dataflow id="414" from="d0_14" to="d3_imag" fromId="33" toId="79">
</dataflow>
<dataflow id="415" from="d1_30" to="d3_imag" fromId="35" toId="79">
</dataflow>
<dataflow id="416" from="d0_15" to="d2_real_7" fromId="36" toId="80">
</dataflow>
<dataflow id="417" from="d1_31" to="d2_real_7" fromId="38" toId="80">
</dataflow>
<dataflow id="418" from="d0_16" to="d2_imag_7" fromId="37" toId="81">
</dataflow>
<dataflow id="419" from="d1_32" to="d2_imag_7" fromId="39" toId="81">
</dataflow>
<dataflow id="420" from="d0_15" to="d3_real_7" fromId="36" toId="82">
</dataflow>
<dataflow id="421" from="d1_31" to="d3_real_7" fromId="38" toId="82">
</dataflow>
<dataflow id="422" from="d0_16" to="d3_imag_7" fromId="37" toId="83">
</dataflow>
<dataflow id="423" from="d1_32" to="d3_imag_7" fromId="39" toId="83">
</dataflow>
<dataflow id="424" from="d0" to="d2_real" fromId="32" toId="84">
</dataflow>
<dataflow id="425" from="d1" to="d2_real" fromId="34" toId="84">
</dataflow>
<dataflow id="426" from="d0_14" to="d2_imag" fromId="33" toId="85">
</dataflow>
<dataflow id="427" from="d1_30" to="d2_imag" fromId="35" toId="85">
</dataflow>
<dataflow id="428" from="d0" to="d3_real" fromId="32" toId="86">
</dataflow>
<dataflow id="429" from="d1" to="d3_real" fromId="34" toId="86">
</dataflow>
<dataflow id="430" from="d0_14" to="d3_imag" fromId="33" toId="87">
</dataflow>
<dataflow id="431" from="d1_30" to="d3_imag" fromId="35" toId="87">
</dataflow>
<dataflow id="432" from="d0_15" to="d2_real_7" fromId="36" toId="88">
</dataflow>
<dataflow id="433" from="d1_31" to="d2_real_7" fromId="38" toId="88">
</dataflow>
<dataflow id="434" from="d0_16" to="d2_imag_7" fromId="37" toId="89">
</dataflow>
<dataflow id="435" from="d1_32" to="d2_imag_7" fromId="39" toId="89">
</dataflow>
<dataflow id="436" from="d0_15" to="d3_real_7" fromId="36" toId="90">
</dataflow>
<dataflow id="437" from="d1_31" to="d3_real_7" fromId="38" toId="90">
</dataflow>
<dataflow id="438" from="d0_16" to="d3_imag_7" fromId="37" toId="91">
</dataflow>
<dataflow id="439" from="d1_32" to="d3_imag_7" fromId="39" toId="91">
</dataflow>
<dataflow id="440" from="d0" to="d2_real" fromId="32" toId="92">
</dataflow>
<dataflow id="441" from="d1" to="d2_real" fromId="34" toId="92">
</dataflow>
<dataflow id="442" from="d0_14" to="d2_imag" fromId="33" toId="93">
</dataflow>
<dataflow id="443" from="d1_30" to="d2_imag" fromId="35" toId="93">
</dataflow>
<dataflow id="444" from="d0" to="d3_real" fromId="32" toId="94">
</dataflow>
<dataflow id="445" from="d1" to="d3_real" fromId="34" toId="94">
</dataflow>
<dataflow id="446" from="d0_14" to="d3_imag" fromId="33" toId="95">
</dataflow>
<dataflow id="447" from="d1_30" to="d3_imag" fromId="35" toId="95">
</dataflow>
<dataflow id="448" from="d0_15" to="d2_real_7" fromId="36" toId="96">
</dataflow>
<dataflow id="449" from="d1_31" to="d2_real_7" fromId="38" toId="96">
</dataflow>
<dataflow id="450" from="d0_16" to="d2_imag_7" fromId="37" toId="97">
</dataflow>
<dataflow id="451" from="d1_32" to="d2_imag_7" fromId="39" toId="97">
</dataflow>
<dataflow id="452" from="d0_15" to="d3_real_7" fromId="36" toId="98">
</dataflow>
<dataflow id="453" from="d1_31" to="d3_real_7" fromId="38" toId="98">
</dataflow>
<dataflow id="454" from="d0_16" to="d3_imag_7" fromId="37" toId="99">
</dataflow>
<dataflow id="455" from="d1_32" to="d3_imag_7" fromId="39" toId="99">
</dataflow>
<dataflow id="456" from="d0" to="d2_real" fromId="32" toId="100">
</dataflow>
<dataflow id="457" from="d1" to="d2_real" fromId="34" toId="100">
</dataflow>
<dataflow id="458" from="d0_14" to="d2_imag" fromId="33" toId="101">
</dataflow>
<dataflow id="459" from="d1_30" to="d2_imag" fromId="35" toId="101">
</dataflow>
<dataflow id="460" from="d0" to="d3_real" fromId="32" toId="102">
</dataflow>
<dataflow id="461" from="d1" to="d3_real" fromId="34" toId="102">
</dataflow>
<dataflow id="462" from="d0_14" to="d3_imag" fromId="33" toId="103">
</dataflow>
<dataflow id="463" from="d1_30" to="d3_imag" fromId="35" toId="103">
</dataflow>
<dataflow id="464" from="d0_15" to="d2_real_7" fromId="36" toId="104">
</dataflow>
<dataflow id="465" from="d1_31" to="d2_real_7" fromId="38" toId="104">
</dataflow>
<dataflow id="466" from="d0_16" to="d2_imag_7" fromId="37" toId="105">
</dataflow>
<dataflow id="467" from="d1_32" to="d2_imag_7" fromId="39" toId="105">
</dataflow>
<dataflow id="468" from="d0_15" to="d3_real_7" fromId="36" toId="106">
</dataflow>
<dataflow id="469" from="d1_31" to="d3_real_7" fromId="38" toId="106">
</dataflow>
<dataflow id="470" from="d0_16" to="d3_imag_7" fromId="37" toId="107">
</dataflow>
<dataflow id="471" from="d1_32" to="d3_imag_7" fromId="39" toId="107">
</dataflow>
<dataflow id="472" from="d0" to="d2_real" fromId="32" toId="108">
</dataflow>
<dataflow id="473" from="d1" to="d2_real" fromId="34" toId="108">
</dataflow>
<dataflow id="474" from="d0_14" to="d2_imag" fromId="33" toId="109">
</dataflow>
<dataflow id="475" from="d1_30" to="d2_imag" fromId="35" toId="109">
</dataflow>
<dataflow id="476" from="d0" to="d3_real" fromId="32" toId="110">
</dataflow>
<dataflow id="477" from="d1" to="d3_real" fromId="34" toId="110">
</dataflow>
<dataflow id="478" from="d0_14" to="d3_imag" fromId="33" toId="111">
</dataflow>
<dataflow id="479" from="d1_30" to="d3_imag" fromId="35" toId="111">
</dataflow>
<dataflow id="480" from="d0_15" to="d2_real_7" fromId="36" toId="112">
</dataflow>
<dataflow id="481" from="d1_31" to="d2_real_7" fromId="38" toId="112">
</dataflow>
<dataflow id="482" from="d0_16" to="d2_imag_7" fromId="37" toId="113">
</dataflow>
<dataflow id="483" from="d1_32" to="d2_imag_7" fromId="39" toId="113">
</dataflow>
<dataflow id="484" from="d0_15" to="d3_real_7" fromId="36" toId="114">
</dataflow>
<dataflow id="485" from="d1_31" to="d3_real_7" fromId="38" toId="114">
</dataflow>
<dataflow id="486" from="d0_16" to="d3_imag_7" fromId="37" toId="115">
</dataflow>
<dataflow id="487" from="d1_32" to="d3_imag_7" fromId="39" toId="115">
</dataflow>
<dataflow id="488" from="d0" to="d2_real" fromId="32" toId="116">
</dataflow>
<dataflow id="489" from="d1" to="d2_real" fromId="34" toId="116">
</dataflow>
<dataflow id="490" from="d0_14" to="d2_imag" fromId="33" toId="117">
</dataflow>
<dataflow id="491" from="d1_30" to="d2_imag" fromId="35" toId="117">
</dataflow>
<dataflow id="492" from="d0" to="d3_real" fromId="32" toId="118">
</dataflow>
<dataflow id="493" from="d1" to="d3_real" fromId="34" toId="118">
</dataflow>
<dataflow id="494" from="d0_14" to="d3_imag" fromId="33" toId="119">
</dataflow>
<dataflow id="495" from="d1_30" to="d3_imag" fromId="35" toId="119">
</dataflow>
<dataflow id="496" from="d0_15" to="d2_real_7" fromId="36" toId="120">
</dataflow>
<dataflow id="497" from="d1_31" to="d2_real_7" fromId="38" toId="120">
</dataflow>
<dataflow id="498" from="d0_16" to="d2_imag_7" fromId="37" toId="121">
</dataflow>
<dataflow id="499" from="d1_32" to="d2_imag_7" fromId="39" toId="121">
</dataflow>
<dataflow id="500" from="d0_15" to="d3_real_7" fromId="36" toId="122">
</dataflow>
<dataflow id="501" from="d1_31" to="d3_real_7" fromId="38" toId="122">
</dataflow>
<dataflow id="502" from="d0_16" to="d3_imag_7" fromId="37" toId="123">
</dataflow>
<dataflow id="503" from="d1_32" to="d3_imag_7" fromId="39" toId="123">
</dataflow>
<dataflow id="504" from="d0" to="d2_real" fromId="32" toId="124">
</dataflow>
<dataflow id="505" from="d1" to="d2_real" fromId="34" toId="124">
</dataflow>
<dataflow id="506" from="d0_14" to="d2_imag" fromId="33" toId="125">
</dataflow>
<dataflow id="507" from="d1_30" to="d2_imag" fromId="35" toId="125">
</dataflow>
<dataflow id="508" from="d0" to="d3_real" fromId="32" toId="126">
</dataflow>
<dataflow id="509" from="d1" to="d3_real" fromId="34" toId="126">
</dataflow>
<dataflow id="510" from="d0_14" to="d3_imag" fromId="33" toId="127">
</dataflow>
<dataflow id="511" from="d1_30" to="d3_imag" fromId="35" toId="127">
</dataflow>
<dataflow id="512" from="d0_15" to="d2_real_7" fromId="36" toId="128">
</dataflow>
<dataflow id="513" from="d1_31" to="d2_real_7" fromId="38" toId="128">
</dataflow>
<dataflow id="514" from="d0_16" to="d2_imag_7" fromId="37" toId="129">
</dataflow>
<dataflow id="515" from="d1_32" to="d2_imag_7" fromId="39" toId="129">
</dataflow>
<dataflow id="516" from="d0_15" to="d3_real_7" fromId="36" toId="130">
</dataflow>
<dataflow id="517" from="d1_31" to="d3_real_7" fromId="38" toId="130">
</dataflow>
<dataflow id="518" from="d0_16" to="d3_imag_7" fromId="37" toId="131">
</dataflow>
<dataflow id="519" from="d1_32" to="d3_imag_7" fromId="39" toId="131">
</dataflow>
<dataflow id="520" from="d0" to="d2_real" fromId="32" toId="132">
</dataflow>
<dataflow id="521" from="d1" to="d2_real" fromId="34" toId="132">
</dataflow>
<dataflow id="522" from="d0_14" to="d2_imag" fromId="33" toId="133">
</dataflow>
<dataflow id="523" from="d1_30" to="d2_imag" fromId="35" toId="133">
</dataflow>
<dataflow id="524" from="d0" to="d3_real" fromId="32" toId="134">
</dataflow>
<dataflow id="525" from="d1" to="d3_real" fromId="34" toId="134">
</dataflow>
<dataflow id="526" from="d0_14" to="d3_imag" fromId="33" toId="135">
</dataflow>
<dataflow id="527" from="d1_30" to="d3_imag" fromId="35" toId="135">
</dataflow>
<dataflow id="528" from="d0_15" to="d2_real_7" fromId="36" toId="136">
</dataflow>
<dataflow id="529" from="d1_31" to="d2_real_7" fromId="38" toId="136">
</dataflow>
<dataflow id="530" from="d0_16" to="d2_imag_7" fromId="37" toId="137">
</dataflow>
<dataflow id="531" from="d1_32" to="d2_imag_7" fromId="39" toId="137">
</dataflow>
<dataflow id="532" from="d0_15" to="d3_real_7" fromId="36" toId="138">
</dataflow>
<dataflow id="533" from="d1_31" to="d3_real_7" fromId="38" toId="138">
</dataflow>
<dataflow id="534" from="d0_16" to="d3_imag_7" fromId="37" toId="139">
</dataflow>
<dataflow id="535" from="d1_32" to="d3_imag_7" fromId="39" toId="139">
</dataflow>
<dataflow id="536" from="d0" to="d2_real" fromId="32" toId="140">
</dataflow>
<dataflow id="537" from="d1" to="d2_real" fromId="34" toId="140">
</dataflow>
<dataflow id="538" from="d0_14" to="d2_imag" fromId="33" toId="141">
</dataflow>
<dataflow id="539" from="d1_30" to="d2_imag" fromId="35" toId="141">
</dataflow>
<dataflow id="540" from="d0" to="d3_real" fromId="32" toId="142">
</dataflow>
<dataflow id="541" from="d1" to="d3_real" fromId="34" toId="142">
</dataflow>
<dataflow id="542" from="d0_14" to="d3_imag" fromId="33" toId="143">
</dataflow>
<dataflow id="543" from="d1_30" to="d3_imag" fromId="35" toId="143">
</dataflow>
<dataflow id="544" from="d0_15" to="d2_real_7" fromId="36" toId="144">
</dataflow>
<dataflow id="545" from="d1_31" to="d2_real_7" fromId="38" toId="144">
</dataflow>
<dataflow id="546" from="d0_16" to="d2_imag_7" fromId="37" toId="145">
</dataflow>
<dataflow id="547" from="d1_32" to="d2_imag_7" fromId="39" toId="145">
</dataflow>
<dataflow id="548" from="d0_15" to="d3_real_7" fromId="36" toId="146">
</dataflow>
<dataflow id="549" from="d1_31" to="d3_real_7" fromId="38" toId="146">
</dataflow>
<dataflow id="550" from="d0_16" to="d3_imag_7" fromId="37" toId="147">
</dataflow>
<dataflow id="551" from="d1_32" to="d3_imag_7" fromId="39" toId="147">
</dataflow>
<dataflow id="553" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="552" toId="148">
</dataflow>
<dataflow id="554" from="StgValue_229" to="specpipeline_ln0" fromId="229" toId="148">
</dataflow>
<dataflow id="555" from="StgValue_236" to="specpipeline_ln0" fromId="236" toId="148">
</dataflow>
<dataflow id="556" from="StgValue_236" to="specpipeline_ln0" fromId="236" toId="148">
</dataflow>
<dataflow id="557" from="StgValue_236" to="specpipeline_ln0" fromId="236" toId="148">
</dataflow>
<dataflow id="558" from="empty_71" to="specpipeline_ln0" fromId="239" toId="148">
</dataflow>
<dataflow id="560" from="_ssdm_op_SpecLoopTripCount" to="speclooptripcount_ln496" fromId="559" toId="149">
</dataflow>
<dataflow id="562" from="StgValue_561" to="speclooptripcount_ln496" fromId="561" toId="149">
</dataflow>
<dataflow id="563" from="StgValue_561" to="speclooptripcount_ln496" fromId="561" toId="149">
</dataflow>
<dataflow id="564" from="StgValue_561" to="speclooptripcount_ln496" fromId="561" toId="149">
</dataflow>
<dataflow id="566" from="_ssdm_op_SpecLoopName" to="specloopname_ln496" fromId="565" toId="150">
</dataflow>
<dataflow id="568" from="empty_29" to="specloopname_ln496" fromId="567" toId="150">
</dataflow>
<dataflow id="570" from="_ssdm_op_SpecPerformance" to="specperformance_ln497" fromId="569" toId="151">
</dataflow>
<dataflow id="571" from="StgValue_229" to="specperformance_ln497" fromId="229" toId="151">
</dataflow>
<dataflow id="572" from="StgValue_561" to="specperformance_ln497" fromId="561" toId="151">
</dataflow>
<dataflow id="574" from="StgValue_573" to="specperformance_ln497" fromId="573" toId="151">
</dataflow>
<dataflow id="575" from="StgValue_573" to="specperformance_ln497" fromId="573" toId="151">
</dataflow>
<dataflow id="576" from="StgValue_573" to="specperformance_ln497" fromId="573" toId="151">
</dataflow>
<dataflow id="577" from="StgValue_573" to="specperformance_ln497" fromId="573" toId="151">
</dataflow>
<dataflow id="578" from="StgValue_573" to="specperformance_ln497" fromId="573" toId="151">
</dataflow>
<dataflow id="579" from="StgValue_236" to="specperformance_ln497" fromId="236" toId="151">
</dataflow>
<dataflow id="580" from="empty_71" to="specperformance_ln497" fromId="239" toId="151">
</dataflow>
<dataflow id="582" from="_ssdm_op_SpecRegionBegin" to="rbegin2" fromId="581" toId="152">
</dataflow>
<dataflow id="584" from="empty_82" to="rbegin2" fromId="583" toId="152">
</dataflow>
<dataflow id="585" from="d0" to="d2_real" fromId="32" toId="153">
</dataflow>
<dataflow id="586" from="d1" to="d2_real" fromId="34" toId="153">
</dataflow>
<dataflow id="588" from="_ssdm_op_SpecFUCore" to="specfucore_ln470" fromId="587" toId="154">
</dataflow>
<dataflow id="589" from="d2_real" to="specfucore_ln470" fromId="153" toId="154">
</dataflow>
<dataflow id="591" from="StgValue_590" to="specfucore_ln470" fromId="590" toId="154">
</dataflow>
<dataflow id="593" from="StgValue_592" to="specfucore_ln470" fromId="592" toId="154">
</dataflow>
<dataflow id="595" from="StgValue_594" to="specfucore_ln470" fromId="594" toId="154">
</dataflow>
<dataflow id="597" from="_ssdm_op_SpecRegionEnd" to="rend14" fromId="596" toId="155">
</dataflow>
<dataflow id="598" from="empty_82" to="rend14" fromId="583" toId="155">
</dataflow>
<dataflow id="599" from="rbegin2" to="rend14" fromId="152" toId="155">
</dataflow>
<dataflow id="600" from="_ssdm_op_SpecRegionBegin" to="rbegin4" fromId="581" toId="156">
</dataflow>
<dataflow id="602" from="empty_13" to="rbegin4" fromId="601" toId="156">
</dataflow>
<dataflow id="603" from="d0_14" to="d2_imag" fromId="33" toId="157">
</dataflow>
<dataflow id="604" from="d1_30" to="d2_imag" fromId="35" toId="157">
</dataflow>
<dataflow id="605" from="_ssdm_op_SpecFUCore" to="specfucore_ln471" fromId="587" toId="158">
</dataflow>
<dataflow id="606" from="d2_imag" to="specfucore_ln471" fromId="157" toId="158">
</dataflow>
<dataflow id="607" from="StgValue_590" to="specfucore_ln471" fromId="590" toId="158">
</dataflow>
<dataflow id="608" from="StgValue_592" to="specfucore_ln471" fromId="592" toId="158">
</dataflow>
<dataflow id="609" from="StgValue_594" to="specfucore_ln471" fromId="594" toId="158">
</dataflow>
<dataflow id="610" from="_ssdm_op_SpecRegionEnd" to="rend12" fromId="596" toId="159">
</dataflow>
<dataflow id="611" from="empty_13" to="rend12" fromId="601" toId="159">
</dataflow>
<dataflow id="612" from="rbegin4" to="rend12" fromId="156" toId="159">
</dataflow>
<dataflow id="613" from="_ssdm_op_SpecRegionBegin" to="rbegin9" fromId="581" toId="160">
</dataflow>
<dataflow id="615" from="empty_21" to="rbegin9" fromId="614" toId="160">
</dataflow>
<dataflow id="616" from="d0" to="d3_real" fromId="32" toId="161">
</dataflow>
<dataflow id="617" from="d1" to="d3_real" fromId="34" toId="161">
</dataflow>
<dataflow id="618" from="_ssdm_op_SpecFUCore" to="specfucore_ln472" fromId="587" toId="162">
</dataflow>
<dataflow id="619" from="d3_real" to="specfucore_ln472" fromId="161" toId="162">
</dataflow>
<dataflow id="621" from="StgValue_620" to="specfucore_ln472" fromId="620" toId="162">
</dataflow>
<dataflow id="622" from="StgValue_592" to="specfucore_ln472" fromId="592" toId="162">
</dataflow>
<dataflow id="623" from="StgValue_594" to="specfucore_ln472" fromId="594" toId="162">
</dataflow>
<dataflow id="624" from="_ssdm_op_SpecRegionEnd" to="rend10" fromId="596" toId="163">
</dataflow>
<dataflow id="625" from="empty_21" to="rend10" fromId="614" toId="163">
</dataflow>
<dataflow id="626" from="rbegin9" to="rend10" fromId="160" toId="163">
</dataflow>
<dataflow id="627" from="_ssdm_op_SpecRegionBegin" to="rbegin7" fromId="581" toId="164">
</dataflow>
<dataflow id="629" from="empty_60" to="rbegin7" fromId="628" toId="164">
</dataflow>
<dataflow id="630" from="d0_14" to="d3_imag" fromId="33" toId="165">
</dataflow>
<dataflow id="631" from="d1_30" to="d3_imag" fromId="35" toId="165">
</dataflow>
<dataflow id="632" from="_ssdm_op_SpecFUCore" to="specfucore_ln473" fromId="587" toId="166">
</dataflow>
<dataflow id="633" from="d3_imag" to="specfucore_ln473" fromId="165" toId="166">
</dataflow>
<dataflow id="634" from="StgValue_620" to="specfucore_ln473" fromId="620" toId="166">
</dataflow>
<dataflow id="635" from="StgValue_592" to="specfucore_ln473" fromId="592" toId="166">
</dataflow>
<dataflow id="636" from="StgValue_594" to="specfucore_ln473" fromId="594" toId="166">
</dataflow>
<dataflow id="637" from="_ssdm_op_SpecRegionEnd" to="rend8" fromId="596" toId="167">
</dataflow>
<dataflow id="638" from="empty_60" to="rend8" fromId="628" toId="167">
</dataflow>
<dataflow id="639" from="rbegin7" to="rend8" fromId="164" toId="167">
</dataflow>
<dataflow id="640" from="_ssdm_op_SpecRegionBegin" to="rbegin5" fromId="581" toId="168">
</dataflow>
<dataflow id="642" from="empty_23" to="rbegin5" fromId="641" toId="168">
</dataflow>
<dataflow id="643" from="d0_15" to="d2_real_7" fromId="36" toId="169">
</dataflow>
<dataflow id="644" from="d1_31" to="d2_real_7" fromId="38" toId="169">
</dataflow>
<dataflow id="645" from="_ssdm_op_SpecFUCore" to="specfucore_ln470" fromId="587" toId="170">
</dataflow>
<dataflow id="646" from="d2_real_7" to="specfucore_ln470" fromId="169" toId="170">
</dataflow>
<dataflow id="647" from="StgValue_590" to="specfucore_ln470" fromId="590" toId="170">
</dataflow>
<dataflow id="648" from="StgValue_592" to="specfucore_ln470" fromId="592" toId="170">
</dataflow>
<dataflow id="649" from="StgValue_594" to="specfucore_ln470" fromId="594" toId="170">
</dataflow>
<dataflow id="650" from="_ssdm_op_SpecRegionEnd" to="rend6" fromId="596" toId="171">
</dataflow>
<dataflow id="651" from="empty_23" to="rend6" fromId="641" toId="171">
</dataflow>
<dataflow id="652" from="rbegin5" to="rend6" fromId="168" toId="171">
</dataflow>
<dataflow id="653" from="_ssdm_op_SpecRegionBegin" to="rbegin3" fromId="581" toId="172">
</dataflow>
<dataflow id="655" from="empty_14" to="rbegin3" fromId="654" toId="172">
</dataflow>
<dataflow id="656" from="d0_16" to="d2_imag_7" fromId="37" toId="173">
</dataflow>
<dataflow id="657" from="d1_32" to="d2_imag_7" fromId="39" toId="173">
</dataflow>
<dataflow id="658" from="_ssdm_op_SpecFUCore" to="specfucore_ln471" fromId="587" toId="174">
</dataflow>
<dataflow id="659" from="d2_imag_7" to="specfucore_ln471" fromId="173" toId="174">
</dataflow>
<dataflow id="660" from="StgValue_590" to="specfucore_ln471" fromId="590" toId="174">
</dataflow>
<dataflow id="661" from="StgValue_592" to="specfucore_ln471" fromId="592" toId="174">
</dataflow>
<dataflow id="662" from="StgValue_594" to="specfucore_ln471" fromId="594" toId="174">
</dataflow>
<dataflow id="663" from="_ssdm_op_SpecRegionEnd" to="rend4" fromId="596" toId="175">
</dataflow>
<dataflow id="664" from="empty_14" to="rend4" fromId="654" toId="175">
</dataflow>
<dataflow id="665" from="rbegin3" to="rend4" fromId="172" toId="175">
</dataflow>
<dataflow id="666" from="_ssdm_op_SpecRegionBegin" to="rbegin1" fromId="581" toId="176">
</dataflow>
<dataflow id="668" from="empty_25" to="rbegin1" fromId="667" toId="176">
</dataflow>
<dataflow id="669" from="d0_15" to="d3_real_7" fromId="36" toId="177">
</dataflow>
<dataflow id="670" from="d1_31" to="d3_real_7" fromId="38" toId="177">
</dataflow>
<dataflow id="671" from="_ssdm_op_SpecFUCore" to="specfucore_ln472" fromId="587" toId="178">
</dataflow>
<dataflow id="672" from="d3_real_7" to="specfucore_ln472" fromId="177" toId="178">
</dataflow>
<dataflow id="673" from="StgValue_620" to="specfucore_ln472" fromId="620" toId="178">
</dataflow>
<dataflow id="674" from="StgValue_592" to="specfucore_ln472" fromId="592" toId="178">
</dataflow>
<dataflow id="675" from="StgValue_594" to="specfucore_ln472" fromId="594" toId="178">
</dataflow>
<dataflow id="676" from="_ssdm_op_SpecRegionEnd" to="rend2" fromId="596" toId="179">
</dataflow>
<dataflow id="677" from="empty_25" to="rend2" fromId="667" toId="179">
</dataflow>
<dataflow id="678" from="rbegin1" to="rend2" fromId="176" toId="179">
</dataflow>
<dataflow id="679" from="_ssdm_op_SpecRegionBegin" to="rbegin" fromId="581" toId="180">
</dataflow>
<dataflow id="681" from="empty_26" to="rbegin" fromId="680" toId="180">
</dataflow>
<dataflow id="682" from="d0_16" to="d3_imag_7" fromId="37" toId="181">
</dataflow>
<dataflow id="683" from="d1_32" to="d3_imag_7" fromId="39" toId="181">
</dataflow>
<dataflow id="684" from="_ssdm_op_SpecFUCore" to="specfucore_ln473" fromId="587" toId="182">
</dataflow>
<dataflow id="685" from="d3_imag_7" to="specfucore_ln473" fromId="181" toId="182">
</dataflow>
<dataflow id="686" from="StgValue_620" to="specfucore_ln473" fromId="620" toId="182">
</dataflow>
<dataflow id="687" from="StgValue_592" to="specfucore_ln473" fromId="592" toId="182">
</dataflow>
<dataflow id="688" from="StgValue_594" to="specfucore_ln473" fromId="594" toId="182">
</dataflow>
<dataflow id="689" from="_ssdm_op_SpecRegionEnd" to="rend" fromId="596" toId="183">
</dataflow>
<dataflow id="690" from="empty_26" to="rend" fromId="680" toId="183">
</dataflow>
<dataflow id="691" from="rbegin" to="rend" fromId="180" toId="183">
</dataflow>
<dataflow id="692" from="d2_real" to="bitcast_ln511" fromId="153" toId="184">
</dataflow>
<dataflow id="693" from="d2_imag" to="bitcast_ln511_1" fromId="157" toId="185">
</dataflow>
<dataflow id="694" from="d3_real" to="bitcast_ln511_2" fromId="161" toId="186">
</dataflow>
<dataflow id="695" from="d3_imag" to="bitcast_ln511_3" fromId="165" toId="187">
</dataflow>
<dataflow id="696" from="d2_real_7" to="bitcast_ln511_4" fromId="169" toId="188">
</dataflow>
<dataflow id="697" from="d2_imag_7" to="bitcast_ln511_5" fromId="173" toId="189">
</dataflow>
<dataflow id="698" from="d3_real_7" to="bitcast_ln511_6" fromId="177" toId="190">
</dataflow>
<dataflow id="699" from="d3_imag_7" to="bitcast_ln511_7" fromId="181" toId="191">
</dataflow>
<dataflow id="701" from="_ssdm_op_BitConcatenate.i256.i32.i32.i32.i32.i32.i32.i32.i32" to="or_ln511_5" fromId="700" toId="192">
</dataflow>
<dataflow id="702" from="bitcast_ln511_7" to="or_ln511_5" fromId="191" toId="192">
</dataflow>
<dataflow id="703" from="bitcast_ln511_6" to="or_ln511_5" fromId="190" toId="192">
</dataflow>
<dataflow id="704" from="bitcast_ln511_5" to="or_ln511_5" fromId="189" toId="192">
</dataflow>
<dataflow id="705" from="bitcast_ln511_4" to="or_ln511_5" fromId="188" toId="192">
</dataflow>
<dataflow id="706" from="bitcast_ln511_3" to="or_ln511_5" fromId="187" toId="192">
</dataflow>
<dataflow id="707" from="bitcast_ln511_2" to="or_ln511_5" fromId="186" toId="192">
</dataflow>
<dataflow id="708" from="bitcast_ln511_1" to="or_ln511_5" fromId="185" toId="192">
</dataflow>
<dataflow id="709" from="bitcast_ln511" to="or_ln511_5" fromId="184" toId="192">
</dataflow>
<dataflow id="711" from="_ssdm_op_Write.ap_fifo.volatile.i256P0A" to="write_ln511" fromId="710" toId="193">
</dataflow>
<dataflow id="712" from="data_s1_stream_vector" to="write_ln511" fromId="228" toId="193">
</dataflow>
<dataflow id="713" from="or_ln511_5" to="write_ln511" fromId="192" toId="193">
</dataflow>
<dataflow id="714" from="icmp_ln496" to="StgValue_15" fromId="49" toId="15">
</dataflow>
</dataflows>


</stg>
