/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  reg [4:0] celloutsig_0_12z;
  wire [4:0] celloutsig_0_13z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire [4:0] celloutsig_0_2z;
  wire [4:0] celloutsig_0_3z;
  wire celloutsig_0_4z;
  wire [16:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [8:0] celloutsig_1_0z;
  wire celloutsig_1_10z;
  wire celloutsig_1_12z;
  wire celloutsig_1_13z;
  wire [8:0] celloutsig_1_14z;
  wire [12:0] celloutsig_1_15z;
  wire celloutsig_1_18z;
  wire [3:0] celloutsig_1_19z;
  wire [20:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [10:0] celloutsig_1_4z;
  wire [5:0] celloutsig_1_5z;
  wire [4:0] celloutsig_1_6z;
  wire celloutsig_1_7z;
  wire celloutsig_1_8z;
  wire celloutsig_1_9z;
  input [31:0] clkin_data;
  wire [31:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_1_13z = ~(celloutsig_1_12z & celloutsig_1_12z);
  assign celloutsig_0_19z = ~(celloutsig_0_9z & celloutsig_0_11z);
  assign celloutsig_0_24z = ~(celloutsig_0_10z | celloutsig_0_3z[0]);
  assign celloutsig_1_2z = ~(celloutsig_1_1z[18] | in_data[129]);
  assign celloutsig_1_8z = ~((celloutsig_1_7z | celloutsig_1_1z[3]) & celloutsig_1_2z);
  assign celloutsig_0_11z = ~((celloutsig_0_3z[3] | in_data[60]) & celloutsig_0_4z);
  assign celloutsig_0_0z = ~((in_data[75] | in_data[30]) & (in_data[4] | in_data[80]));
  assign celloutsig_1_7z = ~((celloutsig_1_1z[1] | celloutsig_1_6z[2]) & (celloutsig_1_1z[12] | celloutsig_1_1z[3]));
  assign celloutsig_1_19z = { celloutsig_1_15z[6:5], celloutsig_1_13z, celloutsig_1_2z } + celloutsig_1_14z[8:5];
  assign celloutsig_0_13z = celloutsig_0_7z[14:10] + { celloutsig_0_12z[4:1], celloutsig_0_9z };
  assign celloutsig_0_2z = { in_data[64:61], celloutsig_0_0z } + { in_data[52:49], celloutsig_0_1z };
  assign celloutsig_1_6z = in_data[172:168] & celloutsig_1_1z[8:4];
  assign celloutsig_0_25z = { celloutsig_0_11z, celloutsig_0_3z } & { celloutsig_0_19z, celloutsig_0_13z };
  assign celloutsig_1_1z = in_data[123:103] & { in_data[159:148], celloutsig_1_0z };
  assign celloutsig_1_5z = in_data[190:185] & { in_data[110:106], celloutsig_1_3z };
  assign celloutsig_0_10z = { in_data[25:23], celloutsig_0_2z } > { in_data[11:5], celloutsig_0_8z };
  assign celloutsig_1_12z = in_data[175:170] < celloutsig_1_1z[6:1];
  assign celloutsig_0_8z = { in_data[35:17], celloutsig_0_4z } < { in_data[23:11], celloutsig_0_3z, celloutsig_0_4z, celloutsig_0_4z };
  assign celloutsig_0_9z = celloutsig_0_1z & ~(celloutsig_0_7z[10]);
  assign celloutsig_1_18z = { celloutsig_1_6z[3:0], celloutsig_1_12z, celloutsig_1_14z, celloutsig_1_13z } !== in_data[151:137];
  assign celloutsig_0_1z = in_data[45:30] !== { in_data[18:6], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_1_14z = ~ { celloutsig_1_1z[15:12], celloutsig_1_13z, celloutsig_1_12z, celloutsig_1_10z, celloutsig_1_2z, celloutsig_1_3z };
  assign celloutsig_0_3z = in_data[6:2] | { in_data[52:49], celloutsig_0_1z };
  assign celloutsig_1_3z = | in_data[112:110];
  assign celloutsig_1_15z = { celloutsig_1_4z, celloutsig_1_8z, celloutsig_1_7z } >>> { celloutsig_1_1z[18:16], celloutsig_1_7z, celloutsig_1_0z };
  assign celloutsig_1_0z = in_data[166:158] >>> in_data[130:122];
  assign celloutsig_1_4z = in_data[167:157] >>> celloutsig_1_1z[18:8];
  always_latch
    if (!celloutsig_1_19z[0]) celloutsig_0_12z = 5'h00;
    else if (!clkin_data[0]) celloutsig_0_12z = in_data[53:49];
  assign celloutsig_1_9z = ~((celloutsig_1_1z[3] & celloutsig_1_7z) | (celloutsig_1_1z[3] & celloutsig_1_6z[3]));
  assign celloutsig_1_10z = ~((celloutsig_1_7z & celloutsig_1_9z) | (celloutsig_1_4z[6] & celloutsig_1_5z[3]));
  assign celloutsig_0_4z = ~((celloutsig_0_0z & celloutsig_0_1z) | (in_data[35] & celloutsig_0_2z[0]));
  assign { celloutsig_0_7z[12], celloutsig_0_7z[10], celloutsig_0_7z[16:14], celloutsig_0_7z[6], celloutsig_0_7z[13], celloutsig_0_7z[11] } = ~ { celloutsig_0_4z, celloutsig_0_2z, celloutsig_0_1z, celloutsig_0_0z };
  assign { celloutsig_0_7z[9:7], celloutsig_0_7z[5:0] } = { celloutsig_0_7z[16:14], celloutsig_0_7z[10], celloutsig_0_7z[16:14], celloutsig_0_7z[6], celloutsig_0_7z[12] };
  assign { out_data[128], out_data[99:96], out_data[32], out_data[5:0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_24z, celloutsig_0_25z };
endmodule
