#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Fri Nov 18 01:16:54 2022
# Process ID: 6196
# Current directory: C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.runs/synth_1
# Command line: vivado.exe -log lab6.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source lab6.tcl
# Log file: C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.runs/synth_1/lab6.vds
# Journal file: C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.runs/synth_1\vivado.jou
# Running On: DESKTOP-0JE1MGS, OS: Windows, CPU Frequency: 2808 MHz, CPU Physical cores: 6, Host memory: 17053 MB
#-----------------------------------------------------------
source lab6.tcl -notrace
Command: synth_design -top lab6 -part xc7a35ticsg324-1L
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35ti'
INFO: [Device 21-403] Loading part xc7a35ticsg324-1L
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 4484
WARNING: [Synth 8-6901] identifier 'MAIN_ADDR' is used before its declaration [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:47]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1279.094 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'lab6' [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:24]
INFO: [Synth 8-6157] synthesizing module 'LCD_module' [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/LCD_module.v:13]
INFO: [Synth 8-6155] done synthesizing module 'LCD_module' (0#1) [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/LCD_module.v:13]
INFO: [Synth 8-6157] synthesizing module 'debounce' [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/debounce.v:21]
INFO: [Synth 8-6155] done synthesizing module 'debounce' (0#1) [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/debounce.v:21]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:113]
INFO: [Synth 8-6157] synthesizing module 'sram' [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/sram.v:30]
INFO: [Synth 8-3876] $readmem data file 'matrices.mem' is read successfully [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/sram.v:45]
INFO: [Synth 8-6155] done synthesizing module 'sram' (0#1) [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/sram.v:30]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:196]
WARNING: [Synth 8-324] index 16 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 17 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 18 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 19 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 20 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 21 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 22 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 23 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 24 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 25 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 26 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 27 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 28 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 29 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 30 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
WARNING: [Synth 8-324] index 31 out of range [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:250]
INFO: [Synth 8-6157] synthesizing module 'uart' [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/uart.v:31]
INFO: [Synth 8-6155] done synthesizing module 'uart' (0#1) [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/uart.v:31]
INFO: [Synth 8-155] case statement is not full and has no default [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:365]
INFO: [Synth 8-6155] done synthesizing module 'lab6' (0#1) [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:24]
WARNING: [Synth 8-6014] Unused sequential element rx_temp_reg was removed.  [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:420]
WARNING: [Synth 8-3848] Net row_A in module/entity lab6 does not have driver. [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:56]
WARNING: [Synth 8-3848] Net row_B in module/entity lab6 does not have driver. [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:56]
WARNING: [Synth 8-3917] design lab6 has port usr_led[3] driven by constant 0
WARNING: [Synth 8-3917] design lab6 has port usr_led[2] driven by constant 0
WARNING: [Synth 8-3917] design lab6 has port usr_led[1] driven by constant 0
WARNING: [Synth 8-3917] design lab6 has port usr_led[0] driven by constant 0
WARNING: [Synth 8-7129] Port addr[10] in module sram is either unconnected or has no load
WARNING: [Synth 8-7129] Port usr_btn[2] in module lab6 is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 1279.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.094 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 1279.094 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.050 . Memory (MB): peak = 1279.094 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/constrs_1/lab7.xdc]
Finished Parsing XDC File [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/constrs_1/lab7.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/constrs_1/lab7.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/lab6_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/lab6_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1333.344 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.015 . Memory (MB): peak = 1333.344 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1333.344 ; gain = 54.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35ticsg324-1L
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1333.344 ; gain = 54.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 1333.344 ; gain = 54.250
---------------------------------------------------------------------------------
INFO: [Synth 8-802] inferred FSM for state register 'M_reg' in module 'lab6'
INFO: [Synth 8-802] inferred FSM for state register 'P_reg' in module 'lab6'
INFO: [Synth 8-802] inferred FSM for state register 'Q_reg' in module 'lab6'
WARNING: [Synth 8-327] inferring latch for variable 'M_Next_reg' [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:198]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_sequential_P_Next_reg' [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:367]
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_P_Next_reg' [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:367]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                S_P_INIT |                              001 |                               00
              S_P_PROMPT |                              010 |                               01
                 S_P_END |                              100 |                               10
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'P_reg' using encoding 'one-hot' in module 'lab6'
WARNING: [Synth 8-327] inferring latch for variable 'FSM_onehot_P_Next_reg' [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:367]
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
             S_UART_IDLE |                               00 |                               00
             S_UART_WAIT |                               01 |                               01
             S_UART_SEND |                               10 |                               10
             S_UART_INCR |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'Q_reg' using encoding 'sequential' in module 'lab6'
WARNING: [Synth 8-327] inferring latch for variable 'N_next_reg' [C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.srcs/sources_1/lab7.v:115]
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 1333.344 ; gain = 54.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   32 Bit       Adders := 4     
	   2 Input   11 Bit       Adders := 2     
	   2 Input    9 Bit       Adders := 1     
	   2 Input    7 Bit       Adders := 64    
	   2 Input    6 Bit       Adders := 2     
	   2 Input    4 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 16    
	               11 Bit    Registers := 2     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 123   
	                6 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                3 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---RAMs : 
	               8K Bit	(1024 X 8 bit)          RAMs := 1     
	              128 Bit	(16 X 8 bit)          RAMs := 1     
+---Muxes : 
	   5 Input   18 Bit        Muxes := 16    
	   2 Input   18 Bit        Muxes := 32    
	   4 Input   11 Bit        Muxes := 1     
	   2 Input   11 Bit        Muxes := 4     
	   8 Input   11 Bit        Muxes := 1     
	   2 Input    8 Bit        Muxes := 1     
	   4 Input    8 Bit        Muxes := 1     
	   3 Input    6 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 4     
	   4 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 1     
	  13 Input    4 Bit        Muxes := 1     
	   2 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 1     
	   8 Input    4 Bit        Muxes := 1     
	   7 Input    4 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 3     
	   5 Input    3 Bit        Muxes := 8     
	   2 Input    3 Bit        Muxes := 4     
	   7 Input    3 Bit        Muxes := 1     
	   7 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 9     
	   3 Input    2 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 3     
	  13 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 57    
	  69 Input    1 Bit        Muxes := 2     
	   4 Input    1 Bit        Muxes := 3     
	   8 Input    1 Bit        Muxes := 2     
	   5 Input    1 Bit        Muxes := 16    
	   7 Input    1 Bit        Muxes := 2     
	   3 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design lab6 has port usr_led[3] driven by constant 0
WARNING: [Synth 8-3917] design lab6 has port usr_led[2] driven by constant 0
WARNING: [Synth 8-3917] design lab6 has port usr_led[1] driven by constant 0
WARNING: [Synth 8-3917] design lab6 has port usr_led[0] driven by constant 0
WARNING: [Synth 8-7129] Port usr_btn[2] in module lab6 is either unconnected or has no load
WARNING: [Synth 8-3332] Sequential element (N_next_reg[3]) is unused and will be removed from module lab6.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:37 ; elapsed = 00:00:37 . Memory (MB): peak = 1333.344 ; gain = 54.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping Report (see note below)
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lab6        | ram0/RAM_reg | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The table above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping Report (see note below)
+------------+-------------+-----------+----------------------+-------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives  | 
+------------+-------------+-----------+----------------------+-------------+
|lab6        | matrixB_reg | Implied   | 16 x 8               | RAM32M x 8  | 
+------------+-------------+-----------+----------------------+-------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:43 ; elapsed = 00:00:43 . Memory (MB): peak = 1333.344 ; gain = 54.250
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:49 ; elapsed = 00:00:49 . Memory (MB): peak = 1343.750 ; gain = 64.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping Report
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name | RTL Object   | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|lab6        | ram0/RAM_reg | 1 K x 8(WRITE_FIRST)   | W | R |                        |   |   | Port A           | 1      | 0      | 
+------------+--------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping Report
+------------+-------------+-----------+----------------------+-------------+
|Module Name | RTL Object  | Inference | Size (Depth x Width) | Primitives  | 
+------------+-------------+-----------+----------------------+-------------+
|lab6        | matrixB_reg | Implied   | 16 x 8               | RAM32M x 8  | 
+------------+-------------+-----------+----------------------+-------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:51 ; elapsed = 00:00:51 . Memory (MB): peak = 1343.750 ; gain = 64.656
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1346.594 ; gain = 67.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:55 ; elapsed = 00:00:56 . Memory (MB): peak = 1346.594 ; gain = 67.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1346.594 ; gain = 67.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1346.594 ; gain = 67.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1346.594 ; gain = 67.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1346.594 ; gain = 67.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+---------+------+
|      |Cell     |Count |
+------+---------+------+
|1     |BUFG     |     1|
|2     |CARRY4   |   262|
|3     |LUT1     |    13|
|4     |LUT2     |   580|
|5     |LUT3     |   376|
|6     |LUT4     |   589|
|7     |LUT5     |   416|
|8     |LUT6     |   777|
|9     |MUXF7    |    23|
|10    |MUXF8    |    11|
|11    |RAM32M   |     4|
|12    |RAM32X1D |     8|
|13    |RAMB18E1 |     1|
|14    |FDRE     |  1100|
|15    |FDSE     |   275|
|16    |LD       |     9|
|17    |IBUF     |     3|
|18    |OBUF     |    12|
+------+---------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1346.594 ; gain = 67.500
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:46 ; elapsed = 00:00:54 . Memory (MB): peak = 1346.594 ; gain = 13.250
Synthesis Optimization Complete : Time (s): cpu = 00:00:56 ; elapsed = 00:00:56 . Memory (MB): peak = 1346.594 ; gain = 67.500
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.042 . Memory (MB): peak = 1358.617 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 318 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
WARNING: [Netlist 29-101] Netlist 'lab6' is not ideal for floorplanning, since the cellview 'lab6' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1362.305 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 21 instances were transformed.
  LD => LDCE: 9 instances
  RAM32M => RAM32M (RAMD32(x6), RAMS32(x2)): 4 instances
  RAM32X1D => RAM32X1D (RAMD32(x2)): 8 instances

Synth Design complete, checksum: d5d7731c
INFO: [Common 17-83] Releasing license: Synthesis
34 Infos, 39 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:01:00 ; elapsed = 00:01:01 . Memory (MB): peak = 1362.305 ; gain = 83.211
INFO: [Common 17-1381] The checkpoint 'C:/Users/Shlab_31/Downloads/lab_7/lab_7/lab_7.runs/synth_1/lab6.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file lab6_utilization_synth.rpt -pb lab6_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Nov 18 01:18:01 2022...
