// Seed: 657866073
module module_0 (
    id_1,
    id_2,
    id_3
);
  inout wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_4;
endmodule
module module_1 (
    output tri0 id_0,
    output tri1 id_1,
    output tri0 id_2,
    input  tri1 id_3
);
  wire id_5;
  wire id_6;
  assign id_0 = 1;
  module_0(
      id_5, id_6, id_6
  );
endmodule
module module_2;
  wire id_2;
  module_0(
      id_2, id_2, id_2
  );
endmodule
module module_3 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  module_0(
      id_4, id_4, id_5
  );
endmodule
