Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2025.1 (win64) Build 6140274 Thu May 22 00:12:29 MDT 2025
| Date         : Sun Sep 21 01:36:32 2025
| Host         : Peter-PC_Rig running 64-bit major release  (build 9200)
| Command      : report_drc -file gpio_system_top_drc_opted.rpt -pb gpio_system_top_drc_opted.pb -rpx gpio_system_top_drc_opted.rpx
| Design       : gpio_system_top
| Device       : xc7z007sclg400-1
| Speed File   : -1
| Design State : Synthesized
---------------------------------------------------------------------------------------------------------------------------------------------

Report DRC

Table of Contents
-----------------
1. REPORT SUMMARY
2. REPORT DETAILS

1. REPORT SUMMARY
-----------------
            Netlist: netlist
          Floorplan: design_1
      Design limits: <entire design considered>
           Ruledeck: default
             Max checks: <unlimited>
             Checks found: 2
+--------+----------+---------------------------------+--------+
| Rule   | Severity | Description                     | Checks |
+--------+----------+---------------------------------+--------+
| RPBF-3 | Warning  | IO port buffering is incomplete | 2      |
+--------+----------+---------------------------------+--------+

2. REPORT DETAILS
-----------------
RPBF-3#1 Warning
IO port buffering is incomplete  
Device port GPIO[22] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>

RPBF-3#2 Warning
IO port buffering is incomplete  
Device port GPIO[23] expects both input and output buffering but the buffers are incomplete.
Related violations: <none>


