// Seed: 2799400547
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  output wire id_6;
  inout wire id_5;
  input wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
endmodule
module module_0 #(
    parameter id_9 = 32'd45
) (
    output wand id_0,
    input tri module_1,
    output supply1 id_2,
    output wor id_3,
    output wand id_4,
    output tri id_5,
    output wand id_6,
    input uwire id_7,
    input supply0 id_8,
    input supply0 _id_9,
    input wand id_10,
    input wire id_11,
    input tri id_12,
    output uwire id_13,
    input wor id_14,
    input wand id_15,
    input tri0 id_16,
    input wor id_17,
    output supply1 id_18
);
  and primCall (id_5, id_7, id_20, id_11, id_12, id_10, id_15, id_8, id_17, id_16, id_14);
  logic [-1 : id_9] id_20;
  ;
  integer id_21 = id_17;
  module_0 modCall_1 (
      id_20,
      id_20,
      id_21,
      id_20,
      id_21,
      id_21
  );
endmodule
