# Reading C:/intelFPGA_lite/18.0/modelsim_ase/tcl/vsim/pref.tcl
# do 8bitmultiplier_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 10.5b Lib Mapping Utility 2016.10 Oct  5 2016
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/18.0/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+U:/Desktop/ECE385\ Projects/8bitmultiplier/8bitmultiplier {U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/full_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:01 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier" U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/full_adder.sv 
# -- Compiling module full_adder
# 
# Top level modules:
# 	full_adder
# End time: 13:50:01 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Desktop/ECE385\ Projects/8bitmultiplier/8bitmultiplier {U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/shift_register.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:01 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier" U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/shift_register.sv 
# -- Compiling module shift_register
# 
# Top level modules:
# 	shift_register
# End time: 13:50:01 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Desktop/ECE385\ Projects/8bitmultiplier/8bitmultiplier {U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/hex_driver.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:01 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier" U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/hex_driver.sv 
# -- Compiling module hex_driver
# 
# Top level modules:
# 	hex_driver
# End time: 13:50:01 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Desktop/ECE385\ Projects/8bitmultiplier/8bitmultiplier {U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/d_flip_flop.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:01 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier" U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/d_flip_flop.sv 
# -- Compiling module d_flip_flop
# 
# Top level modules:
# 	d_flip_flop
# End time: 13:50:02 on Feb 25,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Desktop/ECE385\ Projects/8bitmultiplier/8bitmultiplier {U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/nine_bit_adder.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:02 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier" U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/nine_bit_adder.sv 
# -- Compiling module nine_bit_adder
# 
# Top level modules:
# 	nine_bit_adder
# End time: 13:50:02 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Desktop/ECE385\ Projects/8bitmultiplier/8bitmultiplier {U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/control_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:02 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier" U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/control_unit.sv 
# -- Compiling module control_unit
# 
# Top level modules:
# 	control_unit
# End time: 13:50:02 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+U:/Desktop/ECE385\ Projects/8bitmultiplier/8bitmultiplier {U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/top_level_unit.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:02 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier" U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/top_level_unit.sv 
# -- Compiling module top_level_unit
# -- Compiling module sync
# 
# Top level modules:
# 	top_level_unit
# 	sync
# End time: 13:50:02 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vlog -sv -work work +incdir+U:/Desktop/ECE385\ Projects/8bitmultiplier/8bitmultiplier {U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/testbench.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 10.5b Compiler 2016.10 Oct  5 2016
# Start time: 13:50:02 on Feb 25,2020
# vlog -reportprogress 300 -sv -work work "+incdir+U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier" U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/testbench.sv 
# -- Compiling module testbench
# 
# Top level modules:
# 	testbench
# End time: 13:50:02 on Feb 25,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs="+acc"  testbench
# vsim -t 1ps -L altera_ver -L lpm_ver -L sgate_ver -L altera_mf_ver -L altera_lnsim_ver -L cycloneive_ver -L rtl_work -L work -voptargs=""+acc"" testbench 
# Start time: 13:50:03 on Feb 25,2020
# Loading sv_std.std
# Loading work.testbench
# Loading work.top_level_unit
# Loading work.control_unit
# Loading work.shift_register
# Loading work.d_flip_flop
# Loading work.nine_bit_adder
# Loading work.full_adder
# Loading work.hex_driver
# ** Warning: (vsim-3017) U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/top_level_unit.sv(21): [TFMPC] - Too few port connections. Expected 9, found 8.
#    Time: 0 ps  Iteration: 0  Instance: /testbench/test/aReg File: U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/shift_register.sv
# ** Warning: (vsim-3722) U:/Desktop/ECE385 Projects/8bitmultiplier/8bitmultiplier/top_level_unit.sv(21): [TFMPC] - Missing connection for port 'shiftOut2'.
# 
# add wave *
# view structure
# .main_pane.structure.interior.cs.body.struct
# view signals
# .main_pane.objects.interior.cs.body.tree
# run 1600 ns
# WARNING: No extended dataflow license exists
# End time: 14:29:40 on Feb 25,2020, Elapsed time: 0:39:37
# Errors: 0, Warnings: 3
