;redcode
;assert 1
	SPL 0, <608
	CMP -227, <-120
	MOV -1, <-20
	MOV 57, <-20
	DJN -1, @-20
	SUB #0, -29
	SUB @121, -103
	DJN -1, @-20
	ADD 0, 100
	SUB #12, @200
	ADD <1, <-1
	SUB 0, 90
	ADD 0, 100
	SUB #0, @60
	MOV -1, <-20
	DJN -1, @-320
	SLT 1, 20
	SLT 1, 20
	DJN -1, @-320
	SUB @121, 106
	MOV -1, <-20
	JMN 30, 9
	ADD 100, 2
	SPL @12, #200
	SUB 12, @10
	ADD 0, 90
	SUB @-121, 103
	ADD 2, <-405
	DJN -1, @-20
	JMN @312, #200
	ADD 30, 9
	SPL @300, 90
	SPL 0, <402
	ADD 0, -402
	JMN 30, 9
	ADD 0, -402
	ADD 0, -402
	MOV -1, <-20
	MOV -1, <-20
	ADD 210, 30
	ADD #270, <1
	SPL 0, <402
	SPL 0, -402
	SUB 12, @-10
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	DJN -1, @-20
	JMN 43, 9
	DJN -1, @-20
	ADD 3, 80
