<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p146" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_146{left:110px;bottom:1129px;letter-spacing:-0.17px;}
#t2_146{left:418px;bottom:1129px;letter-spacing:-0.19px;word-spacing:1.45px;}
#t3_146{left:152px;bottom:1083px;letter-spacing:0.02px;word-spacing:2.29px;}
#t4_146{left:152px;bottom:1065px;letter-spacing:0.03px;word-spacing:1.78px;}
#t5_146{left:110px;bottom:1028px;letter-spacing:-0.18px;word-spacing:0.76px;}
#t6_146{left:110px;bottom:1007px;letter-spacing:-0.16px;word-spacing:1.44px;}
#t7_146{left:152px;bottom:958px;letter-spacing:-0.14px;word-spacing:2.58px;}
#t8_146{left:214px;bottom:958px;}
#t9_146{left:223px;bottom:958px;letter-spacing:-0.15px;word-spacing:2.63px;}
#ta_146{left:422px;bottom:958px;}
#tb_146{left:438px;bottom:958px;letter-spacing:-0.22px;word-spacing:2.72px;}
#tc_146{left:152px;bottom:937px;letter-spacing:-0.14px;}
#td_146{left:152px;bottom:911px;letter-spacing:-0.16px;word-spacing:1.26px;}
#te_146{left:152px;bottom:890px;letter-spacing:-0.18px;word-spacing:1.5px;}
#tf_146{left:152px;bottom:869px;letter-spacing:-0.15px;word-spacing:2.51px;}
#tg_146{left:383px;bottom:869px;letter-spacing:-0.17px;}
#th_146{left:407px;bottom:869px;letter-spacing:-0.22px;word-spacing:2.59px;}
#ti_146{left:152px;bottom:849px;letter-spacing:-0.2px;word-spacing:2.86px;}
#tj_146{left:152px;bottom:828px;letter-spacing:-0.2px;word-spacing:1.49px;}
#tk_146{left:152px;bottom:795px;letter-spacing:-0.14px;word-spacing:2.43px;}
#tl_146{left:214px;bottom:795px;}
#tm_146{left:223px;bottom:795px;letter-spacing:-0.15px;word-spacing:2.49px;}
#tn_146{left:421px;bottom:795px;}
#to_146{left:436px;bottom:795px;letter-spacing:-0.19px;word-spacing:2.51px;}
#tp_146{left:152px;bottom:775px;letter-spacing:-0.14px;word-spacing:1.4px;}
#tq_146{left:494px;bottom:775px;letter-spacing:-0.16px;}
#tr_146{left:525px;bottom:775px;letter-spacing:-0.17px;word-spacing:1.43px;}
#ts_146{left:152px;bottom:748px;letter-spacing:-0.15px;word-spacing:3.43px;}
#tt_146{left:226px;bottom:748px;letter-spacing:-0.16px;word-spacing:3.67px;}
#tu_146{left:322px;bottom:748px;}
#tv_146{left:341px;bottom:748px;letter-spacing:-0.14px;word-spacing:3.4px;}
#tw_146{left:796px;bottom:748px;letter-spacing:-0.19px;}
#tx_146{left:152px;bottom:727px;letter-spacing:-0.17px;word-spacing:1.44px;}
#ty_146{left:152px;bottom:694px;letter-spacing:-0.18px;word-spacing:2.97px;}
#tz_146{left:152px;bottom:674px;letter-spacing:-0.15px;word-spacing:1.38px;}
#t10_146{left:216px;bottom:674px;letter-spacing:-0.17px;}
#t11_146{left:234px;bottom:674px;}
#t12_146{left:110px;bottom:624px;letter-spacing:-0.17px;word-spacing:1.18px;}
#t13_146{left:110px;bottom:604px;letter-spacing:-0.14px;word-spacing:0.11px;}
#t14_146{left:223px;bottom:604px;letter-spacing:-0.17px;}
#t15_146{left:240px;bottom:604px;letter-spacing:-0.19px;word-spacing:0.44px;}
#t16_146{left:110px;bottom:583px;letter-spacing:-0.19px;word-spacing:1.48px;}
#t17_146{left:110px;bottom:562px;letter-spacing:-0.14px;word-spacing:1.39px;}
#t18_146{left:152px;bottom:518px;letter-spacing:-0.03px;word-spacing:0.47px;}
#t19_146{left:152px;bottom:499px;letter-spacing:-0.01px;word-spacing:1.36px;}
#t1a_146{left:226px;bottom:499px;letter-spacing:0.12px;}
#t1b_146{left:279px;bottom:499px;letter-spacing:0.1px;}
#t1c_146{left:298px;bottom:499px;letter-spacing:0.12px;}
#t1d_146{left:351px;bottom:499px;letter-spacing:0.06px;word-spacing:1.22px;}
#t1e_146{left:152px;bottom:481px;letter-spacing:-0.03px;word-spacing:2.4px;}
#t1f_146{left:548px;bottom:481px;letter-spacing:0.12px;}
#t1g_146{left:601px;bottom:481px;letter-spacing:-0.29px;}
#t1h_146{left:627px;bottom:481px;letter-spacing:0.12px;}
#t1i_146{left:689px;bottom:481px;letter-spacing:0.1px;word-spacing:1.9px;}
#t1j_146{left:152px;bottom:463px;letter-spacing:-0.29px;}
#t1k_146{left:178px;bottom:463px;letter-spacing:0.12px;}
#t1l_146{left:207px;bottom:463px;letter-spacing:0.07px;word-spacing:1.73px;}
#t1m_146{left:152px;bottom:445px;letter-spacing:0.01px;word-spacing:2.62px;}
#t1n_146{left:686px;bottom:445px;letter-spacing:0.12px;}
#t1o_146{left:740px;bottom:445px;letter-spacing:0.09px;word-spacing:2.39px;}
#t1p_146{left:152px;bottom:426px;letter-spacing:0.04px;word-spacing:0.91px;}
#t1q_146{left:540px;bottom:426px;letter-spacing:0.12px;}
#t1r_146{left:592px;bottom:426px;letter-spacing:0.01px;word-spacing:0.71px;}
#t1s_146{left:152px;bottom:408px;letter-spacing:0.05px;word-spacing:1.74px;}
#t1t_146{left:152px;bottom:363px;letter-spacing:0.02px;word-spacing:3.98px;}
#t1u_146{left:152px;bottom:345px;letter-spacing:0.02px;word-spacing:1.06px;}
#t1v_146{left:152px;bottom:326px;letter-spacing:0.06px;word-spacing:1.71px;}
#t1w_146{left:110px;bottom:290px;letter-spacing:-0.51px;}
#t1x_146{left:156px;bottom:290px;letter-spacing:-0.15px;}
#t1y_146{left:191px;bottom:290px;letter-spacing:-0.17px;word-spacing:1.46px;}
#t1z_146{left:110px;bottom:269px;letter-spacing:-0.17px;word-spacing:2.85px;}
#t20_146{left:351px;bottom:269px;letter-spacing:-0.21px;word-spacing:2.97px;}
#t21_146{left:110px;bottom:248px;letter-spacing:-0.18px;word-spacing:2.22px;}
#t22_146{left:110px;bottom:228px;letter-spacing:-0.15px;word-spacing:0.97px;}
#t23_146{left:110px;bottom:207px;letter-spacing:-0.19px;word-spacing:1.49px;}
#t24_146{left:110px;bottom:171px;letter-spacing:-0.17px;word-spacing:2.88px;}
#t25_146{left:110px;bottom:150px;letter-spacing:-0.15px;word-spacing:1.94px;}
#t26_146{left:110px;bottom:130px;letter-spacing:-0.17px;word-spacing:2.52px;}
#t27_146{left:110px;bottom:109px;letter-spacing:-0.15px;word-spacing:1.11px;}

.s1_146{font-size:17px;font-family:CMR10_1fw;color:#000;}
.s2_146{font-size:17px;font-family:CMSL10_1g7;color:#000;}
.s3_146{font-size:15px;font-family:CMTI10_1gf;color:#000;}
.s4_146{font-size:17px;font-family:CMTT10_1gl;color:#000;}
.s5_146{font-size:17px;font-family:CMTI10_1gf;color:#000;}
.s6_146{font-size:15px;font-family:CMTT10_1gl;color:#000;}
.s7_146{font-size:17px;font-family:CMR10_1fw;color:#000080;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts146" type="text/css" >

@font-face {
	font-family: CMR10_1fw;
	src: url("fonts/CMR10_1fw.woff") format("woff");
}

@font-face {
	font-family: CMSL10_1g7;
	src: url("fonts/CMSL10_1g7.woff") format("woff");
}

@font-face {
	font-family: CMTI10_1gf;
	src: url("fonts/CMTI10_1gf.woff") format("woff");
}

@font-face {
	font-family: CMTT10_1gl;
	src: url("fonts/CMTT10_1gl.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg146Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg146" style="-webkit-user-select: none;"><object width="935" height="1210" data="146/146.svg" type="image/svg+xml" id="pdf146" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_146" class="t s1_146">132 </span><span id="t2_146" class="t s2_146">Volume II: RISC-V Privileged Architectures V20211203 </span>
<span id="t3_146" class="t s3_146">information needed to emulate the instruction. An implementation may at any time reduce its </span>
<span id="t4_146" class="t s3_146" data-mappings='[[1,"ff"]]'>eﬀort by substituting zero in place of the transformed instruction. </span>
<span id="t5_146" class="t s1_146">On an interrupt, the value written to the trap instruction register is always zero. On a synchronous </span>
<span id="t6_146" class="t s1_146">exception, if a nonzero value is written, one of the following shall be true about the value: </span>
<span id="t7_146" class="t s1_146">Bit 0 is </span><span id="t8_146" class="t s4_146">1</span><span id="t9_146" class="t s1_146">, and replacing bit 1 with </span><span id="ta_146" class="t s4_146">1 </span><span id="tb_146" class="t s1_146">makes the value into a valid encoding of a standard </span>
<span id="tc_146" class="t s1_146">instruction. </span>
<span id="td_146" class="t s1_146">In this case, the instruction that trapped is the same kind as indicated by the register value, </span>
<span id="te_146" class="t s1_146" data-mappings='[[79,"fi"]]'>and the register value is the transformation of the trapping instruction, as deﬁned later. For </span>
<span id="tf_146" class="t s1_146">example, if bits 1:0 are binary </span><span id="tg_146" class="t s4_146">11 </span><span id="th_146" class="t s1_146">and the register value is the encoding of a standard LW </span>
<span id="ti_146" class="t s1_146">(load word) instruction, then the trapping instruction is LW, and the register value is the </span>
<span id="tj_146" class="t s1_146">transformation of the trapping LW instruction. </span>
<span id="tk_146" class="t s1_146">Bit 0 is </span><span id="tl_146" class="t s4_146">1</span><span id="tm_146" class="t s1_146">, and replacing bit 1 with </span><span id="tn_146" class="t s4_146">1 </span><span id="to_146" class="t s1_146">makes the value into an instruction encoding that is </span>
<span id="tp_146" class="t s1_146">explicitly designated for a custom instruction (</span><span id="tq_146" class="t s5_146">not </span><span id="tr_146" class="t s1_146">an unused reserved encoding). </span>
<span id="ts_146" class="t s1_146">This is a </span><span id="tt_146" class="t s5_146">custom value</span><span id="tu_146" class="t s1_146">. </span><span id="tv_146" class="t s1_146">The instruction that trapped is a nonstandard instruction. </span><span id="tw_146" class="t s1_146">The </span>
<span id="tx_146" class="t s1_146" data-mappings='[[55,"fi"]]'>interpretation of a custom value is not otherwise speciﬁed by this standard. </span>
<span id="ty_146" class="t s1_146" data-mappings='[[53,"fi"]]'>The value is one of the special pseudoinstructions deﬁned later, all of which have bits 1:0 </span>
<span id="tz_146" class="t s1_146">equal to </span><span id="t10_146" class="t s4_146">00</span><span id="t11_146" class="t s1_146">. </span>
<span id="t12_146" class="t s1_146">These three cases exclude a large number of other possible values, such as all those having bits 1:0 </span>
<span id="t13_146" class="t s1_146">equal to binary </span><span id="t14_146" class="t s4_146">10</span><span id="t15_146" class="t s1_146" data-mappings='[[39,"fi"]]'>. A future standard or extension may deﬁne additional cases, thus allowing values </span>
<span id="t16_146" class="t s1_146">that are currently excluded. Software may safely treat an unrecognized value in a trap instruction </span>
<span id="t17_146" class="t s1_146">register the same as zero. </span>
<span id="t18_146" class="t s3_146">To be forward-compatible with future revisions of this standard, software that interprets a nonzero </span>
<span id="t19_146" class="t s3_146">value from </span><span id="t1a_146" class="t s6_146">mtinst </span><span id="t1b_146" class="t s3_146">or </span><span id="t1c_146" class="t s6_146">htinst </span><span id="t1d_146" class="t s3_146">must fully verify that the value conforms to one of the cases listed </span>
<span id="t1e_146" class="t s3_146">above. For instance, for RV64, discovering that bits 6:0 of </span><span id="t1f_146" class="t s6_146">mtinst </span><span id="t1g_146" class="t s3_146">are </span><span id="t1h_146" class="t s6_146">0000011 </span><span id="t1i_146" class="t s3_146">and bits 14:12 </span>
<span id="t1j_146" class="t s3_146">are </span><span id="t1k_146" class="t s6_146">010 </span><span id="t1l_146" class="t s3_146" data-mappings='[[9,"ffi"],[38,"fi"]]'>is not suﬃcient to establish that the ﬁrst case applies and the trapping instruction is a </span>
<span id="t1m_146" class="t s3_146" data-mappings='[[55,"fi"]]'>standard LW instruction; rather, software must also conﬁrm that bits 63:32 of </span><span id="t1n_146" class="t s6_146">mtinst </span><span id="t1o_146" class="t s3_146">are all </span>
<span id="t1p_146" class="t s3_146" data-mappings='[[33,"fi"]]'>zeros. A future standard might deﬁne new values for 64-bit </span><span id="t1q_146" class="t s6_146">mtinst </span><span id="t1r_146" class="t s3_146">that are nonzero in bits 63:32 </span>
<span id="t1s_146" class="t s3_146">yet may coincidentally have in bits 31:0 the same bit patterns as standard RV64 instructions. </span>
<span id="t1t_146" class="t s3_146">Unlike for standard instructions, there is no requirement that the instruction encoding of a </span>
<span id="t1u_146" class="t s3_146">custom value be of the same “kind” as the instruction that trapped (or even have any correlation </span>
<span id="t1v_146" class="t s3_146">with the trapping instruction). </span>
<span id="t1w_146" class="t s1_146">Table </span><span id="t1x_146" class="t s7_146">8.11 </span><span id="t1y_146" class="t s1_146">shows the values that may be automatically written to the trap instruction register for </span>
<span id="t1z_146" class="t s1_146">each standard exception cause. </span><span id="t20_146" class="t s1_146">For exceptions that prevent the fetching of an instruction, only </span>
<span id="t21_146" class="t s1_146">zero or a pseudoinstruction value may be written. A custom value may be automatically written </span>
<span id="t22_146" class="t s1_146">only if the instruction that traps is nonstandard. A future standard or extension may permit other </span>
<span id="t23_146" class="t s1_146">values to be written, chosen from the set of allowed values established earlier. </span>
<span id="t24_146" class="t s1_146">As enumerated in the table, a synchronous exception may write to the trap instruction register </span>
<span id="t25_146" class="t s1_146">a standard transformation of the trapping instruction only for exceptions that arise from explicit </span>
<span id="t26_146" class="t s1_146">memory accesses (from loads, stores, and AMO instructions). Accordingly, standard transforma- </span>
<span id="t27_146" class="t s1_146" data-mappings='[[22,"fi"]]'>tions are currently deﬁned only for these memory-access instructions. If a synchronous trap occurs </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
