#-----------------------------------------------------------
# xsim v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:47:39 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Sun May  7 10:32:17 2023
# Process ID: 5109
# Current directory: /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog
# Command line: xsim -mode tcl -source {xsim.dir/cabac_top/xsim_script.tcl}
# Log file: /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/xsim.log
# Journal file: /home/akhilkushe/Desktop/Projects/final_year_project/hls_cabac/cabac_top/solution1/sim/verilog/xsim.jou
# Running On: pop-os, OS: Linux, CPU Frequency: 1395.917 MHz, CPU Physical cores: 8, Host memory: 6147 MB
#-----------------------------------------------------------
source xsim.dir/cabac_top/xsim_script.tcl
open_wave_config cabac_top_dataflow_ana.wcfg
source cabac_top.tcl
