<?xml version="1.0" encoding="utf-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.1//EN" "http://www.w3.org/TR/xhtml11/DTD/xhtml11.dtd">
<html xmlns="http://www.w3.org/1999/xhtml"><head><title>
              External register index by offset
            </title><link href="insn.css" rel="stylesheet" type="text/css"/></head><body><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><hr/><h1 class="sysregindex">External register index by offset</h1><p>Below are indexes for external registers in the following blocks:</p><ul><li><a href="#AMU">AMU</a></li><li><a href="#CTI">CTI</a></li><li><a href="#Debug">Debug</a></li><li><a href="#ETE">ETE</a></li><li><a href="#GICCPUinterface">GIC CPU interface</a></li><li><a href="#GICDistributor">GIC Distributor</a></li><li><a href="#GICITScontrol">GIC ITS control</a></li><li><a href="#GICITStranslation">GIC ITS translation</a></li><li><a href="#GICRedistributor">GIC Redistributor</a></li><li><a href="#GICVirtualCPUinterface">GIC Virtual CPU interface</a></li><li><a href="#GICVirtualinterfacecontrol">GIC Virtual interface control</a></li><li><a href="#MPAM">MPAM</a></li><li><a href="#PMU">PMU</a></li><li><a href="#RAS">RAS</a></li><li><a href="#TRBE">TRBE</a></li><li><a href="#Timer">Timer</a></li></ul><h2 class="sysregindex"><a id="AMU">
		        In the AMU block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000 + (8 * n)</td><td><span class="brokenlink" title="file ext-amevcntr0n.html unchanged">AMEVCNTR0&lt;n>[31:0]</span></td><td>Activity Monitors Event Counter Registers 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x004 + (8 * n)</td><td><span class="brokenlink" title="file ext-amevcntr0n.html unchanged">AMEVCNTR0&lt;n>[63:32]</span></td><td>Activity Monitors Event Counter Registers 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x100 + (8 * n)</td><td><span class="brokenlink" title="file ext-amevcntr1n.html unchanged">AMEVCNTR1&lt;n>[31:0]</span></td><td>Activity Monitors Event Counter Registers 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x104 + (8 * n)</td><td><span class="brokenlink" title="file ext-amevcntr1n.html unchanged">AMEVCNTR1&lt;n>[63:32]</span></td><td>Activity Monitors Event Counter Registers 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x400 + (4 * n)</td><td><span class="brokenlink" title="file ext-amevtyper0n.html unchanged">AMEVTYPER0&lt;n></span></td><td>Activity Monitors Event Type Registers 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x480 + (4 * n)</td><td><span class="brokenlink" title="file ext-amevtyper1n.html unchanged">AMEVTYPER1&lt;n></span></td><td>Activity Monitors Event Type Registers 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xC00</td><td><span class="brokenlink" title="file ext-amcntenset0.html unchanged">AMCNTENSET0</span></td><td>Activity Monitors Count Enable Set Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xC04</td><td><span class="brokenlink" title="file ext-amcntenset1.html unchanged">AMCNTENSET1</span></td><td>Activity Monitors Count Enable Set Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xC20</td><td><span class="brokenlink" title="file ext-amcntenclr0.html unchanged">AMCNTENCLR0</span></td><td>Activity Monitors Count Enable Clear Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xC24</td><td><span class="brokenlink" title="file ext-amcntenclr1.html unchanged">AMCNTENCLR1</span></td><td>Activity Monitors Count Enable Clear Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xCE0</td><td><span class="brokenlink" title="file ext-amcgcr.html unchanged">AMCGCR</span></td><td>Activity Monitors Counter Group Configuration Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xE00</td><td><span class="brokenlink" title="file ext-amcfgr.html unchanged">AMCFGR</span></td><td>Activity Monitors Configuration Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xE04</td><td><span class="brokenlink" title="file ext-amcr.html unchanged">AMCR</span></td><td>Activity Monitors Control Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xE08</td><td><span class="brokenlink" title="file ext-amiidr.html unchanged">AMIIDR</span></td><td>Activity Monitors Implementation Identification Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFA8</td><td><span class="brokenlink" title="file ext-amdevaff0.html unchanged">AMDEVAFF0</span></td><td>Activity Monitors Device Affinity Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFAC</td><td><span class="brokenlink" title="file ext-amdevaff1.html unchanged">AMDEVAFF1</span></td><td>Activity Monitors Device Affinity Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFBC</td><td><span class="brokenlink" title="file ext-amdevarch.html unchanged">AMDEVARCH</span></td><td>Activity Monitors Device Architecture Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFCC</td><td><span class="brokenlink" title="file ext-amdevtype.html unchanged">AMDEVTYPE</span></td><td>Activity Monitors Device Type Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD0</td><td><span class="brokenlink" title="file ext-ampidr4.html unchanged">AMPIDR4</span></td><td>Activity Monitors Peripheral Identification Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE0</td><td><span class="brokenlink" title="file ext-ampidr0.html unchanged">AMPIDR0</span></td><td>Activity Monitors Peripheral Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE4</td><td><span class="brokenlink" title="file ext-ampidr1.html unchanged">AMPIDR1</span></td><td>Activity Monitors Peripheral Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE8</td><td><span class="brokenlink" title="file ext-ampidr2.html unchanged">AMPIDR2</span></td><td>Activity Monitors Peripheral Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFEC</td><td><span class="brokenlink" title="file ext-ampidr3.html unchanged">AMPIDR3</span></td><td>Activity Monitors Peripheral Identification Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF0</td><td><span class="brokenlink" title="file ext-amcidr0.html unchanged">AMCIDR0</span></td><td>Activity Monitors Component Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF4</td><td><span class="brokenlink" title="file ext-amcidr1.html unchanged">AMCIDR1</span></td><td>Activity Monitors Component Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF8</td><td><span class="brokenlink" title="file ext-amcidr2.html unchanged">AMCIDR2</span></td><td>Activity Monitors Component Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFFC</td><td><span class="brokenlink" title="file ext-amcidr3.html unchanged">AMCIDR3</span></td><td>Activity Monitors Component Identification Register 3</td><td>RO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="CTI">
		        In the CTI block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><span class="brokenlink" title="file ext-cticontrol.html unchanged">CTICONTROL</span></td><td>CTI Control register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x010</td><td><span class="brokenlink" title="file ext-ctiintack.html unchanged">CTIINTACK</span></td><td>CTI Output Trigger Acknowledge register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x014</td><td><span class="brokenlink" title="file ext-ctiappset.html unchanged">CTIAPPSET</span></td><td>CTI Application Trigger Set register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x018</td><td><span class="brokenlink" title="file ext-ctiappclear.html unchanged">CTIAPPCLEAR</span></td><td>CTI Application Trigger Clear register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x01C</td><td><span class="brokenlink" title="file ext-ctiapppulse.html unchanged">CTIAPPPULSE</span></td><td>CTI Application Pulse register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x020 + (4 * n)</td><td><span class="brokenlink" title="file ext-ctiinenn.html unchanged">CTIINEN&lt;n></span></td><td>CTI Input Trigger to Output Channel Enable registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0A0 + (4 * n)</td><td><span class="brokenlink" title="file ext-ctioutenn.html unchanged">CTIOUTEN&lt;n></span></td><td>CTI Input Channel to Output Trigger Enable registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x130</td><td><span class="brokenlink" title="file ext-ctitriginstatus.html unchanged">CTITRIGINSTATUS</span></td><td>CTI Trigger In Status register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x134</td><td><span class="brokenlink" title="file ext-ctitrigoutstatus.html unchanged">CTITRIGOUTSTATUS</span></td><td>CTI Trigger Out Status register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x138</td><td><span class="brokenlink" title="file ext-ctichinstatus.html unchanged">CTICHINSTATUS</span></td><td>CTI Channel In Status register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x13C</td><td><span class="brokenlink" title="file ext-ctichoutstatus.html unchanged">CTICHOUTSTATUS</span></td><td>CTI Channel Out Status register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x140</td><td><span class="brokenlink" title="file ext-ctigate.html unchanged">CTIGATE</span></td><td>CTI Channel Gate Enable register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x144</td><td><span class="goodlink"><a href="ext-asicctl.html">ASICCTL</a></span></td><td>CTI External Multiplexer Control register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x150</td><td><span class="brokenlink" title="file ext-ctidevctl.html unchanged">CTIDEVCTL</span></td><td>CTI Device Control register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xF00</td><td><span class="brokenlink" title="file ext-ctiitctrl.html unchanged">CTIITCTRL</span></td><td>CTI Integration mode Control register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA0</td><td><span class="brokenlink" title="file ext-cticlaimset.html unchanged">CTICLAIMSET</span></td><td>CTI CLAIM Tag Set register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA4</td><td><span class="brokenlink" title="file ext-cticlaimclr.html unchanged">CTICLAIMCLR</span></td><td>CTI CLAIM Tag Clear register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA8</td><td><span class="brokenlink" title="file ext-ctidevaff0.html unchanged">CTIDEVAFF0</span></td><td>CTI Device Affinity register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFAC</td><td><span class="brokenlink" title="file ext-ctidevaff1.html unchanged">CTIDEVAFF1</span></td><td>CTI Device Affinity register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB0</td><td><span class="brokenlink" title="file ext-ctilar.html unchanged">CTILAR</span></td><td>CTI Lock Access Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0xFB4</td><td><span class="brokenlink" title="file ext-ctilsr.html unchanged">CTILSR</span></td><td>CTI Lock Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB8</td><td><span class="brokenlink" title="file ext-ctiauthstatus.html unchanged">CTIAUTHSTATUS</span></td><td>CTI Authentication Status register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFBC</td><td><span class="brokenlink" title="file ext-ctidevarch.html unchanged">CTIDEVARCH</span></td><td>CTI Device Architecture register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC0</td><td><span class="brokenlink" title="file ext-ctidevid2.html unchanged">CTIDEVID2</span></td><td>CTI Device ID register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC4</td><td><span class="brokenlink" title="file ext-ctidevid1.html unchanged">CTIDEVID1</span></td><td>CTI Device ID register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC8</td><td><span class="brokenlink" title="file ext-ctidevid.html unchanged">CTIDEVID</span></td><td>CTI Device ID register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFCC</td><td><span class="brokenlink" title="file ext-ctidevtype.html unchanged">CTIDEVTYPE</span></td><td>CTI Device Type register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD0</td><td><span class="brokenlink" title="file ext-ctipidr4.html unchanged">CTIPIDR4</span></td><td>CTI Peripheral Identification Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE0</td><td><span class="brokenlink" title="file ext-ctipidr0.html unchanged">CTIPIDR0</span></td><td>CTI Peripheral Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE4</td><td><span class="brokenlink" title="file ext-ctipidr1.html unchanged">CTIPIDR1</span></td><td>CTI Peripheral Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE8</td><td><span class="brokenlink" title="file ext-ctipidr2.html unchanged">CTIPIDR2</span></td><td>CTI Peripheral Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFEC</td><td><span class="brokenlink" title="file ext-ctipidr3.html unchanged">CTIPIDR3</span></td><td>CTI Peripheral Identification Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF0</td><td><span class="brokenlink" title="file ext-cticidr0.html unchanged">CTICIDR0</span></td><td>CTI Component Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF4</td><td><span class="brokenlink" title="file ext-cticidr1.html unchanged">CTICIDR1</span></td><td>CTI Component Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF8</td><td><span class="brokenlink" title="file ext-cticidr2.html unchanged">CTICIDR2</span></td><td>CTI Component Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFFC</td><td><span class="brokenlink" title="file ext-cticidr3.html unchanged">CTICIDR3</span></td><td>CTI Component Identification Register 3</td><td>RO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="Debug">
		        In the Debug block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x020</td><td><span class="brokenlink" title="file ext-edesr.html unchanged">EDESR</span></td><td>External Debug Event Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x024</td><td><span class="brokenlink" title="file ext-edecr.html unchanged">EDECR</span></td><td>External Debug Execution Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x028</td><td><span class="goodlink"><a href="ext-edscr2.html">EDSCR2</a></span></td><td>External Debug Status and Control Register 2</td><td>RW</td><td>-</td></tr><tr><td class="bitfields"><del>0x034</del></td><td><span class="goodlink"><a href="ext-edwar.html"><del>EDWAR[63:32]</del></a></span></td><td><del>External Debug Watchpoint Address Register</del></td><td><del>RO</del></td><td><del>-</del></td></tr><tr><td class="bitfields">0x030</td><td><span class="goodlink"><a href="ext-edwar.html">EDWAR<del>[31:0]</del></a></span></td><td>External Debug Watchpoint Address Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x038</td><td><span class="goodlink"><a href="ext-edhsr.html">EDHSR</a></span></td><td>External Debug Halting Syndrome Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x080</td><td><span class="brokenlink" title="file ext-dbgdtrrx_el0.html unchanged">DBGDTRRX_EL0</span></td><td>Debug Data Transfer Register, Receive</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x084</td><td><span class="brokenlink" title="file ext-editr.html unchanged">EDITR</span></td><td>External Debug Instruction Transfer Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x088</td><td><span class="brokenlink" title="file ext-edscr.html unchanged">EDSCR</span></td><td>External Debug Status and Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x08C</td><td><span class="brokenlink" title="file ext-dbgdtrtx_el0.html unchanged">DBGDTRTX_EL0</span></td><td>Debug Data Transfer Register, Transmit</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x090</td><td><span class="brokenlink" title="file ext-edrcr.html unchanged">EDRCR</span></td><td>External Debug Reserve Control Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x094</td><td><span class="goodlink"><a href="ext-edacr.html">EDACR</a></span></td><td>External Debug Auxiliary Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x098</td><td><span class="brokenlink" title="file ext-edeccr.html unchanged">EDECCR</span></td><td>External Debug Exception Catch Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0A0</td><td><span class="brokenlink" title="file ext-edpcsr.html unchanged">EDPCSR[31:0]</span></td><td>External Debug Program Counter Sample Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0A4</td><td><span class="brokenlink" title="file ext-edcidsr.html unchanged">EDCIDSR</span></td><td>External Debug Context ID Sample Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0A8</td><td><span class="brokenlink" title="file ext-edvidsr.html unchanged">EDVIDSR</span></td><td>External Debug Virtual Context Sample Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0AC</td><td><span class="brokenlink" title="file ext-edpcsr.html unchanged">EDPCSR[63:32]</span></td><td>External Debug Program Counter Sample Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x300</td><td><span class="brokenlink" title="file ext-oslar_el1.html unchanged">OSLAR_EL1</span></td><td>OS Lock Access Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x310</td><td><span class="brokenlink" title="file ext-edprcr.html unchanged">EDPRCR</span></td><td>External Debug Power/Reset Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x314</td><td><span class="brokenlink" title="file ext-edprsr.html unchanged">EDPRSR</span></td><td>External Debug Processor Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x400 + (16 * n)</td><td><span class="brokenlink" title="file ext-dbgbvrn_el1.html unchanged">DBGBVR&lt;n>_EL1[63:0]</span></td><td>Debug Breakpoint Value Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x408 + (16 * n)</td><td><span class="goodlink"><a href="ext-dbgbcrn_el1.html">DBGBCR&lt;n>_EL1</a></span></td><td>Debug Breakpoint Control Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x800 + (16 * n)</td><td><span class="brokenlink" title="file ext-dbgwvrn_el1.html unchanged">DBGWVR&lt;n>_EL1[63:0]</span></td><td>Debug Watchpoint Value Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x808 + (16 * n)</td><td><span class="goodlink"><a href="ext-dbgwcrn_el1.html">DBGWCR&lt;n>_EL1</a></span></td><td>Debug Watchpoint Control Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xD00</td><td><span class="brokenlink" title="file ext-midr_el1.html unchanged">MIDR_EL1</span></td><td>Main ID Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields"><del>0xD28</del></td><td><span class="goodlink"><a href="ext-eddfr.html"><del>EDDFR[31:0]</del></a></span></td><td><del>External Debug Feature Register</del></td><td><del>RO</del></td><td><del>-</del></td></tr><tr><td class="bitfields"><del>0xD2C</del></td><td><span class="goodlink"><a href="ext-eddfr.html"><del>EDDFR[63:32]</del></a></span></td><td><del>External Debug Feature Register</del></td><td><del>RO</del></td><td><del>-</del></td></tr><tr><td class="bitfields">0xD20</td><td><span class="goodlink"><a href="ext-edpfr.html">EDPFR<del>[31:0]</del></a></span></td><td>External Debug Processor Feature Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields"><ins>0xD28</ins><del>0xD24</del></td><td><span class="goodlink"><a href="ext-eddfr.html"><ins>EDDFR</ins></a></span><span class="goodlink"><a href="ext-edpfr.html"><del>EDPFR[63:32]</del></a></span></td><td>External Debug <del>Processor </del>Feature Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xD48</td><td><span class="goodlink"><a href="ext-eddfr1.html">EDDFR1[31:0]</a></span></td><td>External Debug Feature Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xD4C</td><td><span class="goodlink"><a href="ext-eddfr1.html">EDDFR1[63:32]</a></span></td><td>External Debug Feature Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xD60</td><td><span class="brokenlink" title="file ext-edaa32pfr.html unchanged">EDAA32PFR</span></td><td>External Debug Auxiliary Processor Feature Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xF00</td><td><span class="brokenlink" title="file ext-editctrl.html unchanged">EDITCTRL</span></td><td>External Debug Integration mode Control register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA0</td><td><span class="brokenlink" title="file ext-dbgclaimset_el1.html unchanged">DBGCLAIMSET_EL1</span></td><td>Debug CLAIM Tag Set Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA4</td><td><span class="brokenlink" title="file ext-dbgclaimclr_el1.html unchanged">DBGCLAIMCLR_EL1</span></td><td>Debug CLAIM Tag Clear Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA8</td><td><span class="brokenlink" title="file ext-eddevaff0.html unchanged">EDDEVAFF0</span></td><td>External Debug Device Affinity register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFAC</td><td><span class="brokenlink" title="file ext-eddevaff1.html unchanged">EDDEVAFF1</span></td><td>External Debug Device Affinity register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB0</td><td><span class="brokenlink" title="file ext-edlar.html unchanged">EDLAR</span></td><td>External Debug Lock Access Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0xFB4</td><td><span class="brokenlink" title="file ext-edlsr.html unchanged">EDLSR</span></td><td>External Debug Lock Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB8</td><td><span class="goodlink"><a href="ext-dbgauthstatus_el1.html">DBGAUTHSTATUS_EL1</a></span></td><td>Debug Authentication Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFBC</td><td><span class="goodlink"><a href="ext-eddevarch.html">EDDEVARCH</a></span></td><td>External Debug Device Architecture <ins>Register</ins><del>register</del></td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC0</td><td><span class="brokenlink" title="file ext-eddevid2.html unchanged">EDDEVID2</span></td><td>External Debug Device ID register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC4</td><td><span class="goodlink"><a href="ext-eddevid1.html">EDDEVID1</a></span></td><td>External Debug Device ID <ins>Register</ins><del>register</del> 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC8</td><td><span class="brokenlink" title="file ext-eddevid.html unchanged">EDDEVID</span></td><td>External Debug Device ID register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFCC</td><td><span class="brokenlink" title="file ext-eddevtype.html unchanged">EDDEVTYPE</span></td><td>External Debug Device Type register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD0</td><td><span class="brokenlink" title="file ext-edpidr4.html unchanged">EDPIDR4</span></td><td>External Debug Peripheral Identification Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE0</td><td><span class="brokenlink" title="file ext-edpidr0.html unchanged">EDPIDR0</span></td><td>External Debug Peripheral Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE4</td><td><span class="brokenlink" title="file ext-edpidr1.html unchanged">EDPIDR1</span></td><td>External Debug Peripheral Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE8</td><td><span class="brokenlink" title="file ext-edpidr2.html unchanged">EDPIDR2</span></td><td>External Debug Peripheral Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFEC</td><td><span class="brokenlink" title="file ext-edpidr3.html unchanged">EDPIDR3</span></td><td>External Debug Peripheral Identification Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF0</td><td><span class="brokenlink" title="file ext-edcidr0.html unchanged">EDCIDR0</span></td><td>External Debug Component Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF4</td><td><span class="brokenlink" title="file ext-edcidr1.html unchanged">EDCIDR1</span></td><td>External Debug Component Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF8</td><td><span class="brokenlink" title="file ext-edcidr2.html unchanged">EDCIDR2</span></td><td>External Debug Component Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFFC</td><td><span class="brokenlink" title="file ext-edcidr3.html unchanged">EDCIDR3</span></td><td>External Debug Component Identification Register 3</td><td>RO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="ETE">
		        In the ETE block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x004</td><td><span class="brokenlink" title="file ext-trcprgctlr.html unchanged">TRCPRGCTLR</span></td><td>Programming Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x00C</td><td><span class="brokenlink" title="file ext-trcstatr.html unchanged">TRCSTATR</span></td><td>Trace Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x010</td><td><span class="brokenlink" title="file ext-trcconfigr.html unchanged">TRCCONFIGR</span></td><td>Trace Configuration Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x018</td><td><span class="brokenlink" title="file ext-trcauxctlr.html unchanged">TRCAUXCTLR</span></td><td>Auxiliary Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x020</td><td><span class="brokenlink" title="file ext-trceventctl0r.html unchanged">TRCEVENTCTL0R</span></td><td>Event Control 0 Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x024</td><td><span class="brokenlink" title="file ext-trceventctl1r.html unchanged">TRCEVENTCTL1R</span></td><td>Event Control 1 Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x028</td><td><span class="brokenlink" title="file ext-trcrsr.html unchanged">TRCRSR</span></td><td>Resources Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x02C</td><td><span class="brokenlink" title="file ext-trcstallctlr.html unchanged">TRCSTALLCTLR</span></td><td>Stall Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x030</td><td><span class="brokenlink" title="file ext-trctsctlr.html unchanged">TRCTSCTLR</span></td><td>Timestamp Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x034</td><td><span class="brokenlink" title="file ext-trcsyncpr.html unchanged">TRCSYNCPR</span></td><td>Synchronization Period Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x038</td><td><span class="brokenlink" title="file ext-trcccctlr.html unchanged">TRCCCCTLR</span></td><td>Cycle Count Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x03C</td><td><span class="brokenlink" title="file ext-trcbbctlr.html unchanged">TRCBBCTLR</span></td><td>Branch Broadcast Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x040</td><td><span class="brokenlink" title="file ext-trctraceidr.html unchanged">TRCTRACEIDR</span></td><td>Trace ID Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x044</td><td><span class="brokenlink" title="file ext-trcqctlr.html unchanged">TRCQCTLR</span></td><td>Q Element Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x048</td><td><span class="brokenlink" title="file ext-trciteedcr.html unchanged">TRCITEEDCR</span></td><td>Instrumentation Trace Extension External Debug Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x080</td><td><span class="brokenlink" title="file ext-trcvictlr.html unchanged">TRCVICTLR</span></td><td>ViewInst Main Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x084</td><td><span class="brokenlink" title="file ext-trcviiectlr.html unchanged">TRCVIIECTLR</span></td><td>ViewInst Include/Exclude Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x088</td><td><span class="brokenlink" title="file ext-trcvissctlr.html unchanged">TRCVISSCTLR</span></td><td>ViewInst Start/Stop Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x08C</td><td><span class="brokenlink" title="file ext-trcvipcssctlr.html unchanged">TRCVIPCSSCTLR</span></td><td>ViewInst Start/Stop PE Comparator Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x100 + (4 * n)</td><td><span class="brokenlink" title="file ext-trcseqevrn.html unchanged">TRCSEQEVR&lt;n></span></td><td>Sequencer State Transition Control Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x118</td><td><span class="brokenlink" title="file ext-trcseqrstevr.html unchanged">TRCSEQRSTEVR</span></td><td>Sequencer Reset Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x11C</td><td><span class="brokenlink" title="file ext-trcseqstr.html unchanged">TRCSEQSTR</span></td><td>Sequencer State Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x120 + (4 * n)</td><td><span class="brokenlink" title="file ext-trcextinselrn.html unchanged">TRCEXTINSELR&lt;n></span></td><td>External Input Select Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x140 + (4 * n)</td><td><span class="brokenlink" title="file ext-trccntrldvrn.html unchanged">TRCCNTRLDVR&lt;n></span></td><td>Counter Reload Value Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x150 + (4 * n)</td><td><span class="brokenlink" title="file ext-trccntctlrn.html unchanged">TRCCNTCTLR&lt;n></span></td><td>Counter Control Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x160 + (4 * n)</td><td><span class="brokenlink" title="file ext-trccntvrn.html unchanged">TRCCNTVR&lt;n></span></td><td>Counter Value Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x180</td><td><span class="brokenlink" title="file ext-trcidr8.html unchanged">TRCIDR8</span></td><td>ID Register 8</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x184</td><td><span class="brokenlink" title="file ext-trcidr9.html unchanged">TRCIDR9</span></td><td>ID Register 9</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x188</td><td><span class="brokenlink" title="file ext-trcidr10.html unchanged">TRCIDR10</span></td><td>ID Register 10</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x18C</td><td><span class="brokenlink" title="file ext-trcidr11.html unchanged">TRCIDR11</span></td><td>ID Register 11</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x190</td><td><span class="brokenlink" title="file ext-trcidr12.html unchanged">TRCIDR12</span></td><td>ID Register 12</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x194</td><td><span class="brokenlink" title="file ext-trcidr13.html unchanged">TRCIDR13</span></td><td>ID Register 13</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1C0</td><td><span class="brokenlink" title="file ext-trcimspec0.html unchanged">TRCIMSPEC0</span></td><td>IMP DEF Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x1C0 + (4 * n)</td><td><span class="brokenlink" title="file ext-trcimspecn.html unchanged">TRCIMSPEC&lt;n></span></td><td>IMP DEF Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x1E0</td><td><span class="brokenlink" title="file ext-trcidr0.html unchanged">TRCIDR0</span></td><td>ID Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1E4</td><td><span class="brokenlink" title="file ext-trcidr1.html unchanged">TRCIDR1</span></td><td>ID Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1E8</td><td><span class="brokenlink" title="file ext-trcidr2.html unchanged">TRCIDR2</span></td><td>ID Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1EC</td><td><span class="brokenlink" title="file ext-trcidr3.html unchanged">TRCIDR3</span></td><td>ID Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1F0</td><td><span class="brokenlink" title="file ext-trcidr4.html unchanged">TRCIDR4</span></td><td>ID Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1F4</td><td><span class="brokenlink" title="file ext-trcidr5.html unchanged">TRCIDR5</span></td><td>ID Register 5</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1F8</td><td><span class="brokenlink" title="file ext-trcidr6.html unchanged">TRCIDR6</span></td><td>ID Register 6</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1FC</td><td><span class="brokenlink" title="file ext-trcidr7.html unchanged">TRCIDR7</span></td><td>ID Register 7</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x200 + (4 * n)</td><td><span class="brokenlink" title="file ext-trcrsctlrn.html unchanged">TRCRSCTLR&lt;n></span></td><td>Resource Selection Control Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x280 + (4 * n)</td><td><span class="brokenlink" title="file ext-trcssccrn.html unchanged">TRCSSCCR&lt;n></span></td><td>Single-shot Comparator Control Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x2A0 + (4 * n)</td><td><span class="brokenlink" title="file ext-trcsscsrn.html unchanged">TRCSSCSR&lt;n></span></td><td>Single-shot Comparator Control Status Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x2C0 + (4 * n)</td><td><span class="brokenlink" title="file ext-trcsspcicrn.html unchanged">TRCSSPCICR&lt;n></span></td><td>Single-shot Processing Element Comparator Input Control Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x304</td><td><span class="brokenlink" title="file ext-trcoslsr.html unchanged">TRCOSLSR</span></td><td>Trace OS Lock Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x310</td><td><span class="brokenlink" title="file ext-trcpdcr.html unchanged">TRCPDCR</span></td><td>PowerDown Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x314</td><td><span class="brokenlink" title="file ext-trcpdsr.html unchanged">TRCPDSR</span></td><td>PowerDown Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x400 + (8 * n)</td><td><span class="goodlink"><a href="ext-trcacvrn.html">TRCACVR&lt;n></a></span></td><td>Address Comparator Value Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x480 + (8 * n)</td><td><span class="brokenlink" title="file ext-trcacatrn.html unchanged">TRCACATR&lt;n></span></td><td>Address Comparator Access Type Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x600 + (8 * n)</td><td><span class="brokenlink" title="file ext-trccidcvrn.html unchanged">TRCCIDCVR&lt;n></span></td><td>Context Identifier Comparator Value Registers &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x640 + (8 * n)</td><td><span class="brokenlink" title="file ext-trcvmidcvrn.html unchanged">TRCVMIDCVR&lt;n></span></td><td>Virtual Context Identifier Comparator Value Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x680</td><td><span class="brokenlink" title="file ext-trccidcctlr0.html unchanged">TRCCIDCCTLR0</span></td><td>Context Identifier Comparator Control Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x684</td><td><span class="brokenlink" title="file ext-trccidcctlr1.html unchanged">TRCCIDCCTLR1</span></td><td>Context Identifier Comparator Control Register 1</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x688</td><td><span class="brokenlink" title="file ext-trcvmidcctlr0.html unchanged">TRCVMIDCCTLR0</span></td><td>Virtual Context Identifier Comparator Control Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x68C</td><td><span class="brokenlink" title="file ext-trcvmidcctlr1.html unchanged">TRCVMIDCCTLR1</span></td><td>Virtual Context Identifier Comparator Control Register 1</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xF00</td><td><span class="brokenlink" title="file ext-trcitctrl.html unchanged">TRCITCTRL</span></td><td>Integration Mode Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA0</td><td><span class="brokenlink" title="file ext-trcclaimset.html unchanged">TRCCLAIMSET</span></td><td>Claim Tag Set Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA4</td><td><span class="brokenlink" title="file ext-trcclaimclr.html unchanged">TRCCLAIMCLR</span></td><td>Claim Tag Clear Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA8</td><td><span class="brokenlink" title="file ext-trcdevaff.html unchanged">TRCDEVAFF</span></td><td>Device Affinity Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB0</td><td><span class="brokenlink" title="file ext-trclar.html unchanged">TRCLAR</span></td><td>Lock Access Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0xFB4</td><td><span class="brokenlink" title="file ext-trclsr.html unchanged">TRCLSR</span></td><td>Lock Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB8</td><td><span class="goodlink"><a href="ext-trcauthstatus.html">TRCAUTHSTATUS</a></span></td><td>Authentication Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFBC</td><td><span class="goodlink"><a href="ext-trcdevarch.html">TRCDEVARCH</a></span></td><td>Device Architecture Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC0</td><td><span class="brokenlink" title="file ext-trcdevid2.html unchanged">TRCDEVID2</span></td><td>Device Configuration Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC4</td><td><span class="brokenlink" title="file ext-trcdevid1.html unchanged">TRCDEVID1</span></td><td>Device Configuration Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC8</td><td><span class="brokenlink" title="file ext-trcdevid.html unchanged">TRCDEVID</span></td><td>Device Configuration Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFCC</td><td><span class="brokenlink" title="file ext-trcdevtype.html unchanged">TRCDEVTYPE</span></td><td>Device Type Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD0</td><td><span class="brokenlink" title="file ext-trcpidr4.html unchanged">TRCPIDR4</span></td><td>Peripheral Identification Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD4</td><td><span class="brokenlink" title="file ext-trcpidr5.html unchanged">TRCPIDR5</span></td><td>Peripheral Identification Register 5</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD8</td><td><span class="brokenlink" title="file ext-trcpidr6.html unchanged">TRCPIDR6</span></td><td>Peripheral Identification Register 6</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFDC</td><td><span class="brokenlink" title="file ext-trcpidr7.html unchanged">TRCPIDR7</span></td><td>Peripheral Identification Register 7</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE0</td><td><span class="brokenlink" title="file ext-trcpidr0.html unchanged">TRCPIDR0</span></td><td>Peripheral Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE4</td><td><span class="brokenlink" title="file ext-trcpidr1.html unchanged">TRCPIDR1</span></td><td>Peripheral Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE8</td><td><span class="brokenlink" title="file ext-trcpidr2.html unchanged">TRCPIDR2</span></td><td>Peripheral Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFEC</td><td><span class="brokenlink" title="file ext-trcpidr3.html unchanged">TRCPIDR3</span></td><td>Peripheral Identification Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF0</td><td><span class="brokenlink" title="file ext-trccidr0.html unchanged">TRCCIDR0</span></td><td>Component Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF4</td><td><span class="brokenlink" title="file ext-trccidr1.html unchanged">TRCCIDR1</span></td><td>Component Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF8</td><td><span class="brokenlink" title="file ext-trccidr2.html unchanged">TRCCIDR2</span></td><td>Component Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFFC</td><td><span class="brokenlink" title="file ext-trccidr3.html unchanged">TRCCIDR3</span></td><td>Component Identification Register 3</td><td>RO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="GICCPUinterface">
		        In the GIC CPU interface block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="brokenlink" title="file ext-gicc_ctlr.html unchanged">GICC_CTLR</span></td><td>CPU Interface Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0004</td><td><span class="brokenlink" title="file ext-gicc_pmr.html unchanged">GICC_PMR</span></td><td>CPU Interface Priority Mask Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0008</td><td><span class="brokenlink" title="file ext-gicc_bpr.html unchanged">GICC_BPR</span></td><td>CPU Interface Binary Point Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x000C</td><td><span class="brokenlink" title="file ext-gicc_iar.html unchanged">GICC_IAR</span></td><td>CPU Interface Interrupt Acknowledge Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gicc_eoir.html unchanged">GICC_EOIR</span></td><td>CPU Interface End Of Interrupt Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x0014</td><td><span class="brokenlink" title="file ext-gicc_rpr.html unchanged">GICC_RPR</span></td><td>CPU Interface Running Priority Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0018</td><td><span class="brokenlink" title="file ext-gicc_hppir.html unchanged">GICC_HPPIR</span></td><td>CPU Interface Highest Priority Pending Interrupt Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x001C</td><td><span class="brokenlink" title="file ext-gicc_abpr.html unchanged">GICC_ABPR</span></td><td>CPU Interface Aliased Binary Point Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0020</td><td><span class="brokenlink" title="file ext-gicc_aiar.html unchanged">GICC_AIAR</span></td><td>CPU Interface Aliased Interrupt Acknowledge Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0024</td><td><span class="brokenlink" title="file ext-gicc_aeoir.html unchanged">GICC_AEOIR</span></td><td>CPU Interface Aliased End Of Interrupt Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x0028</td><td><span class="brokenlink" title="file ext-gicc_ahppir.html unchanged">GICC_AHPPIR</span></td><td>CPU Interface Aliased Highest Priority Pending Interrupt Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x002C</td><td><span class="brokenlink" title="file ext-gicc_statusr.html unchanged">GICC_STATUSR</span></td><td>CPU Interface Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x002C</td><td><span class="brokenlink" title="file ext-gicc_statusr.html unchanged">GICC_STATUSR</span></td><td>CPU Interface Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x00D0 + (4 * n)</td><td><span class="goodlink"><a href="ext-gicc_aprn.html">GICC_APR&lt;n></a></span></td><td>CPU Interface Active Priorities Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x00E0 + (4 * n)</td><td><span class="goodlink"><a href="ext-gicc_nsaprn.html">GICC_NSAPR&lt;n></a></span></td><td>CPU Interface Non-secure Active Priorities Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x00FC</td><td><span class="brokenlink" title="file ext-gicc_iidr.html unchanged">GICC_IIDR</span></td><td>CPU Interface Identification Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1000</td><td><span class="brokenlink" title="file ext-gicc_dir.html unchanged">GICC_DIR</span></td><td>CPU Interface Deactivate Interrupt Register</td><td>WO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="GICDistributor">
		        In the GIC Distributor block:
		      </a></h2><table class="instructiontable"><h2 class="sysregindex"><a id="Dist_base">
		        In the Dist_base block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="brokenlink" title="file ext-gicd_ctlr.html unchanged">GICD_CTLR</span></td><td>Distributor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0004</td><td><span class="brokenlink" title="file ext-gicd_typer.html unchanged">GICD_TYPER</span></td><td>Interrupt Controller Type Register</td><td>RO</td></tr><tr><td class="bitfields">0x0008</td><td><span class="brokenlink" title="file ext-gicd_iidr.html unchanged">GICD_IIDR</span></td><td>Distributor Implementer Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x000C</td><td><span class="brokenlink" title="file ext-gicd_typer2.html unchanged">GICD_TYPER2</span></td><td>Interrupt Controller Type Register 2</td><td>RO</td></tr><tr><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gicd_statusr.html unchanged">GICD_STATUSR</span></td><td>Error Reporting Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gicd_statusr.html unchanged">GICD_STATUSR</span></td><td>Error Reporting Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0040</td><td><span class="brokenlink" title="file ext-gicd_setspi_nsr.html unchanged">GICD_SETSPI_NSR</span></td><td>Set Non-secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0048</td><td><span class="brokenlink" title="file ext-gicd_clrspi_nsr.html unchanged">GICD_CLRSPI_NSR</span></td><td>Clear Non-secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0050</td><td><span class="brokenlink" title="file ext-gicd_setspi_sr.html unchanged">GICD_SETSPI_SR</span></td><td>Set Secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0058</td><td><span class="brokenlink" title="file ext-gicd_clrspi_sr.html unchanged">GICD_CLRSPI_SR</span></td><td>Clear Secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0080 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_igrouprn.html unchanged">GICD_IGROUPR&lt;n></span></td><td>Interrupt Group Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0100 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_isenablern.html unchanged">GICD_ISENABLER&lt;n></span></td><td>Interrupt Set-Enable Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0180 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_icenablern.html unchanged">GICD_ICENABLER&lt;n></span></td><td>Interrupt Clear-Enable Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0200 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_ispendrn.html unchanged">GICD_ISPENDR&lt;n></span></td><td>Interrupt Set-Pending Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0280 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_icpendrn.html unchanged">GICD_ICPENDR&lt;n></span></td><td>Interrupt Clear-Pending Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0300 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_isactivern.html unchanged">GICD_ISACTIVER&lt;n></span></td><td>Interrupt Set-Active Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0380 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_icactivern.html unchanged">GICD_ICACTIVER&lt;n></span></td><td>Interrupt Clear-Active Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0400 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_ipriorityrn.html unchanged">GICD_IPRIORITYR&lt;n></span></td><td>Interrupt Priority Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0800 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_itargetsrn.html unchanged">GICD_ITARGETSR&lt;n></span></td><td>Interrupt Processor Targets Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0C00 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_icfgrn.html unchanged">GICD_ICFGR&lt;n></span></td><td>Interrupt Configuration Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0D00 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_igrpmodrn.html unchanged">GICD_IGRPMODR&lt;n></span></td><td>Interrupt Group Modifier Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0E00 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_nsacrn.html unchanged">GICD_NSACR&lt;n></span></td><td>Non-secure Access Control Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0F00</td><td><span class="brokenlink" title="file ext-gicd_sgir.html unchanged">GICD_SGIR</span></td><td>Software Generated Interrupt Register</td><td>WO</td></tr><tr><td class="bitfields">0x0F10 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_cpendsgirn.html unchanged">GICD_CPENDSGIR&lt;n></span></td><td>SGI Clear-Pending Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0F20 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_spendsgirn.html unchanged">GICD_SPENDSGIR&lt;n></span></td><td>SGI Set-Pending Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0F80 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_inmirn.html unchanged">GICD_INMIR&lt;n></span></td><td>Non-maskable Interrupt Registers, x = 0 to 31</td><td>RW</td></tr><tr><td class="bitfields">0x1000 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_igrouprne.html unchanged">GICD_IGROUPR&lt;n>E</span></td><td>Interrupt Group Registers (extended SPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x1200 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_isenablerne.html unchanged">GICD_ISENABLER&lt;n>E</span></td><td>Interrupt Set-Enable Registers</td><td>RW</td></tr><tr><td class="bitfields">0x1400 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_icenablerne.html unchanged">GICD_ICENABLER&lt;n>E</span></td><td>Interrupt Clear-Enable Registers</td><td>RW</td></tr><tr><td class="bitfields">0x1600 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_ispendrne.html unchanged">GICD_ISPENDR&lt;n>E</span></td><td>Interrupt Set-Pending Registers (extended SPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x1800 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_icpendrne.html unchanged">GICD_ICPENDR&lt;n>E</span></td><td>Interrupt Clear-Pending Registers (extended SPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x1A00 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_isactiverne.html unchanged">GICD_ISACTIVER&lt;n>E</span></td><td>Interrupt Set-Active Registers (extended SPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x1C00 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_icactiverne.html unchanged">GICD_ICACTIVER&lt;n>E</span></td><td>Interrupt Clear-Active Registers (extended SPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x2000 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_ipriorityrne.html unchanged">GICD_IPRIORITYR&lt;n>E</span></td><td>Holds the priority of the corresponding interrupt for each extended SPI supported by the GIC.</td><td>RW</td></tr><tr><td class="bitfields">0x3000 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_icfgrne.html unchanged">GICD_ICFGR&lt;n>E</span></td><td>Interrupt Configuration Registers (Extended SPI Range)</td><td>RW</td></tr><tr><td class="bitfields">0x3400 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_igrpmodrne.html unchanged">GICD_IGRPMODR&lt;n>E</span></td><td>Interrupt Group Modifier Registers (extended SPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x3600 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_nsacrne.html unchanged">GICD_NSACR&lt;n>E</span></td><td>Non-secure Access Control Registers</td><td>RW</td></tr><tr><td class="bitfields">0x3B00 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicd_inmirne.html unchanged">GICD_INMIR&lt;n>E</span></td><td>Non-maskable Interrupt Registers for Extended SPIs, x = 0 to 31</td><td>RW</td></tr><tr><td class="bitfields">0x6000 + (8 * n)</td><td><span class="brokenlink" title="file ext-gicd_iroutern.html unchanged">GICD_IROUTER&lt;n></span></td><td>Interrupt Routing Registers</td><td>RW</td></tr><tr><td class="bitfields">0x8000 + (8 * n)</td><td><span class="brokenlink" title="file ext-gicd_irouterne.html unchanged">GICD_IROUTER&lt;n>E</span></td><td>Interrupt Routing Registers (Extended SPI Range)</td><td>RW</td></tr></tbody></table><h2 class="sysregindex"><a id="MSI_base">
		        In the MSI_base block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0004</td><td><span class="brokenlink" title="file ext-gicm_typer.html unchanged">GICM_TYPER</span></td><td>Distributor MSI Type Register</td><td>RO</td></tr><tr><td class="bitfields">0x0040</td><td><span class="brokenlink" title="file ext-gicm_setspi_nsr.html unchanged">GICM_SETSPI_NSR</span></td><td>Set Non-secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0048</td><td><span class="brokenlink" title="file ext-gicm_clrspi_nsr.html unchanged">GICM_CLRSPI_NSR</span></td><td>Clear Non-secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0050</td><td><span class="brokenlink" title="file ext-gicm_setspi_sr.html unchanged">GICM_SETSPI_SR</span></td><td>Set Secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0058</td><td><span class="brokenlink" title="file ext-gicm_clrspi_sr.html unchanged">GICM_CLRSPI_SR</span></td><td>Clear Secure SPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0FCC</td><td><span class="brokenlink" title="file ext-gicm_iidr.html unchanged">GICM_IIDR</span></td><td>Distributor Implementer Identification Register</td><td>RO</td></tr></tbody></table></table><h2 class="sysregindex"><a id="GICITScontrol">
		        In the GIC ITS control block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="brokenlink" title="file ext-gits_ctlr.html unchanged">GITS_CTLR</span></td><td>ITS Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0004</td><td><span class="brokenlink" title="file ext-gits_iidr.html unchanged">GITS_IIDR</span></td><td>ITS Identification Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0008</td><td><span class="brokenlink" title="file ext-gits_typer.html unchanged">GITS_TYPER</span></td><td>ITS Type Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gits_mpamidr.html unchanged">GITS_MPAMIDR</span></td><td>Report maximum PARTID and PMG Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0014</td><td><span class="brokenlink" title="file ext-gits_partidr.html unchanged">GITS_PARTIDR</span></td><td>Set PARTID and PMG Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0018</td><td><span class="brokenlink" title="file ext-gits_mpidr.html unchanged">GITS_MPIDR</span></td><td>Report ITS's affinity.</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0040</td><td><span class="brokenlink" title="file ext-gits_statusr.html unchanged">GITS_STATUSR</span></td><td>ITS Error Reporting Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0048</td><td><span class="brokenlink" title="file ext-gits_umsir.html unchanged">GITS_UMSIR</span></td><td>ITS Unmapped MSI register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0080</td><td><span class="brokenlink" title="file ext-gits_cbaser.html unchanged">GITS_CBASER</span></td><td>ITS Command Queue Descriptor</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0088</td><td><span class="brokenlink" title="file ext-gits_cwriter.html unchanged">GITS_CWRITER</span></td><td>ITS Write Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0090</td><td><span class="brokenlink" title="file ext-gits_creadr.html unchanged">GITS_CREADR</span></td><td>ITS Read Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0100 + (8 * n)</td><td><span class="brokenlink" title="file ext-gits_basern.html unchanged">GITS_BASER&lt;n></span></td><td>ITS Translation Table Descriptors</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x20020</td><td><span class="brokenlink" title="file ext-gits_sgir.html unchanged">GITS_SGIR</span></td><td>ITS SGI Register</td><td>WO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="GICITStranslation">
		        In the GIC ITS translation block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0040</td><td><span class="brokenlink" title="file ext-gits_translater.html unchanged">GITS_TRANSLATER</span></td><td>ITS Translation Register</td><td>WO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="GICRedistributor">
		        In the GIC Redistributor block:
		      </a></h2><table class="instructiontable"><h2 class="sysregindex"><a id="RD_base">
		        In the RD_base block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="brokenlink" title="file ext-gicr_ctlr.html unchanged">GICR_CTLR</span></td><td>Redistributor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0004</td><td><span class="brokenlink" title="file ext-gicr_iidr.html unchanged">GICR_IIDR</span></td><td>Redistributor Implementer Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0008</td><td><span class="brokenlink" title="file ext-gicr_typer.html unchanged">GICR_TYPER</span></td><td>Redistributor Type Register</td><td>RO</td></tr><tr><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gicr_statusr.html unchanged">GICR_STATUSR</span></td><td>Error Reporting Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gicr_statusr.html unchanged">GICR_STATUSR</span></td><td>Error Reporting Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0014</td><td><span class="brokenlink" title="file ext-gicr_waker.html unchanged">GICR_WAKER</span></td><td>Redistributor Wake Register</td><td>RW</td></tr><tr><td class="bitfields">0x0018</td><td><span class="brokenlink" title="file ext-gicr_mpamidr.html unchanged">GICR_MPAMIDR</span></td><td>Report maximum PARTID and PMG Register</td><td>RO</td></tr><tr><td class="bitfields">0x001C</td><td><span class="brokenlink" title="file ext-gicr_partidr.html unchanged">GICR_PARTIDR</span></td><td>Set PARTID and PMG Register</td><td>RW</td></tr><tr><td class="bitfields">0x0040</td><td><span class="brokenlink" title="file ext-gicr_setlpir.html unchanged">GICR_SETLPIR</span></td><td>Set LPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0048</td><td><span class="brokenlink" title="file ext-gicr_clrlpir.html unchanged">GICR_CLRLPIR</span></td><td>Clear LPI Pending Register</td><td>WO</td></tr><tr><td class="bitfields">0x0070</td><td><span class="brokenlink" title="file ext-gicr_propbaser.html unchanged">GICR_PROPBASER</span></td><td>Redistributor Properties Base Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x0078</td><td><span class="brokenlink" title="file ext-gicr_pendbaser.html unchanged">GICR_PENDBASER</span></td><td>Redistributor LPI Pending Table Base Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00A0</td><td><span class="brokenlink" title="file ext-gicr_invlpir.html unchanged">GICR_INVLPIR</span></td><td>Redistributor Invalidate LPI Register</td><td>WO</td></tr><tr><td class="bitfields">0x00B0</td><td><span class="brokenlink" title="file ext-gicr_invallr.html unchanged">GICR_INVALLR</span></td><td>Redistributor Invalidate All Register</td><td>WO</td></tr><tr><td class="bitfields">0x00C0</td><td><span class="brokenlink" title="file ext-gicr_syncr.html unchanged">GICR_SYNCR</span></td><td>Redistributor Synchronize Register</td><td>RO</td></tr></tbody></table><h2 class="sysregindex"><a id="SGI_base">
		        In the SGI_base block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0080</td><td><span class="brokenlink" title="file ext-gicr_igroupr0.html unchanged">GICR_IGROUPR0</span></td><td>Interrupt Group Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0080 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicr_igrouprne.html unchanged">GICR_IGROUPR&lt;n>E</span></td><td>Interrupt Group Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0100</td><td><span class="brokenlink" title="file ext-gicr_isenabler0.html unchanged">GICR_ISENABLER0</span></td><td>Interrupt Set-Enable Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0100 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicr_isenablerne.html unchanged">GICR_ISENABLER&lt;n>E</span></td><td>Interrupt Set-Enable Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0180</td><td><span class="brokenlink" title="file ext-gicr_icenabler0.html unchanged">GICR_ICENABLER0</span></td><td>Interrupt Clear-Enable Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0180 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicr_icenablerne.html unchanged">GICR_ICENABLER&lt;n>E</span></td><td>Interrupt Clear-Enable Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0200</td><td><span class="brokenlink" title="file ext-gicr_ispendr0.html unchanged">GICR_ISPENDR0</span></td><td>Interrupt Set-Pending Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0200 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicr_ispendrne.html unchanged">GICR_ISPENDR&lt;n>E</span></td><td>Interrupt Set-Pending Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0280</td><td><span class="brokenlink" title="file ext-gicr_icpendr0.html unchanged">GICR_ICPENDR0</span></td><td>Interrupt Clear-Pending Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0280 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicr_icpendrne.html unchanged">GICR_ICPENDR&lt;n>E</span></td><td>Interrupt Clear-Pending Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0300</td><td><span class="brokenlink" title="file ext-gicr_isactiver0.html unchanged">GICR_ISACTIVER0</span></td><td>Interrupt Set-Active Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0300 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicr_isactiverne.html unchanged">GICR_ISACTIVER&lt;n>E</span></td><td>Interrupt Set-Active Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0380</td><td><span class="brokenlink" title="file ext-gicr_icactiver0.html unchanged">GICR_ICACTIVER0</span></td><td>Interrupt Clear-Active Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0380 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicr_icactiverne.html unchanged">GICR_ICACTIVER&lt;n>E</span></td><td>Interrupt Clear-Active Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0400 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicr_ipriorityrn.html unchanged">GICR_IPRIORITYR&lt;n></span></td><td>Interrupt Priority Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0400 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicr_ipriorityrne.html unchanged">GICR_IPRIORITYR&lt;n>E</span></td><td>Interrupt Priority Registers (extended PPI range)</td><td>RW</td></tr><tr><td class="bitfields">0x0C00</td><td><span class="brokenlink" title="file ext-gicr_icfgr0.html unchanged">GICR_ICFGR0</span></td><td>Interrupt Configuration Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0C00 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicr_icfgrne.html unchanged">GICR_ICFGR&lt;n>E</span></td><td>Interrupt configuration registers</td><td>RW</td></tr><tr><td class="bitfields">0x0C04</td><td><span class="brokenlink" title="file ext-gicr_icfgr1.html unchanged">GICR_ICFGR1</span></td><td>Interrupt Configuration Register 1</td><td>RW</td></tr><tr><td class="bitfields">0x0D00</td><td><span class="brokenlink" title="file ext-gicr_igrpmodr0.html unchanged">GICR_IGRPMODR0</span></td><td>Interrupt Group Modifier Register 0</td><td>RW</td></tr><tr><td class="bitfields">0x0D00 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicr_igrpmodrne.html unchanged">GICR_IGRPMODR&lt;n>E</span></td><td>Interrupt Group Modifier Registers</td><td>RW</td></tr><tr><td class="bitfields">0x0E00</td><td><span class="brokenlink" title="file ext-gicr_nsacr.html unchanged">GICR_NSACR</span></td><td>Non-secure Access Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0F80</td><td><span class="goodlink"><a href="ext-gicr_inmir0.html">GICR_INMIR0</a></span></td><td>Non-maskable Interrupt Register <ins>0</ins><del>for PPIs.</del></td><td>RW</td></tr><tr><td class="bitfields">0x0F80 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicr_inmirne.html unchanged">GICR_INMIR&lt;n>E</span></td><td>Non-maskable Interrupt Registers for Extended PPIs, x = 1 to 2.</td><td>RW</td></tr></tbody></table><h2 class="sysregindex"><a id="VLPI_base">
		        In the VLPI_base block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0070</td><td><span class="brokenlink" title="file ext-gicr_vpropbaser.html unchanged">GICR_VPROPBASER</span></td><td>Virtual Redistributor Properties Base Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x0078</td><td><span class="brokenlink" title="file ext-gicr_vpendbaser.html unchanged">GICR_VPENDBASER</span></td><td>Virtual Redistributor LPI Pending Table Base Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x0080</td><td><span class="brokenlink" title="file ext-gicr_vsgir.html unchanged">GICR_VSGIR</span></td><td>Redistributor virtual SGI pending state request register</td><td>WO</td></tr><tr><td class="bitfields">0x0088</td><td><span class="brokenlink" title="file ext-gicr_vsgipendr.html unchanged">GICR_VSGIPENDR</span></td><td>Redistributor virtual SGI pending state register</td><td>RO</td></tr></tbody></table></table><h2 class="sysregindex"><a id="GICVirtualCPUinterface">
		        In the GIC Virtual CPU interface block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="brokenlink" title="file ext-gicv_ctlr.html unchanged">GICV_CTLR</span></td><td>Virtual Machine Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0004</td><td><span class="brokenlink" title="file ext-gicv_pmr.html unchanged">GICV_PMR</span></td><td>Virtual Machine Priority Mask Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0008</td><td><span class="brokenlink" title="file ext-gicv_bpr.html unchanged">GICV_BPR</span></td><td>Virtual Machine Binary Point Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x000C</td><td><span class="brokenlink" title="file ext-gicv_iar.html unchanged">GICV_IAR</span></td><td>Virtual Machine Interrupt Acknowledge Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gicv_eoir.html unchanged">GICV_EOIR</span></td><td>Virtual Machine End Of Interrupt Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x0014</td><td><span class="brokenlink" title="file ext-gicv_rpr.html unchanged">GICV_RPR</span></td><td>Virtual Machine Running Priority Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0018</td><td><span class="brokenlink" title="file ext-gicv_hppir.html unchanged">GICV_HPPIR</span></td><td>Virtual Machine Highest Priority Pending Interrupt Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x001C</td><td><span class="brokenlink" title="file ext-gicv_abpr.html unchanged">GICV_ABPR</span></td><td>Virtual Machine Aliased Binary Point Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0020</td><td><span class="brokenlink" title="file ext-gicv_aiar.html unchanged">GICV_AIAR</span></td><td>Virtual Machine Aliased Interrupt Acknowledge Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0024</td><td><span class="brokenlink" title="file ext-gicv_aeoir.html unchanged">GICV_AEOIR</span></td><td>Virtual Machine Aliased End Of Interrupt Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0x0028</td><td><span class="brokenlink" title="file ext-gicv_ahppir.html unchanged">GICV_AHPPIR</span></td><td>Virtual Machine Aliased Highest Priority Pending Interrupt Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x002C</td><td><span class="brokenlink" title="file ext-gicv_statusr.html unchanged">GICV_STATUSR</span></td><td>Virtual Machine Error Reporting Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x00D0 + (4 * n)</td><td><span class="brokenlink" title="file ext-gicv_aprn.html unchanged">GICV_APR&lt;n></span></td><td>Virtual Machine Active Priorities Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x00FC</td><td><span class="brokenlink" title="file ext-gicv_iidr.html unchanged">GICV_IIDR</span></td><td>Virtual Machine CPU Interface Identification Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x1000</td><td><span class="brokenlink" title="file ext-gicv_dir.html unchanged">GICV_DIR</span></td><td>Virtual Machine Deactivate Interrupt Register</td><td>WO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="GICVirtualinterfacecontrol">
		        In the GIC Virtual interface control block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="brokenlink" title="file ext-gich_hcr.html unchanged">GICH_HCR</span></td><td>Hypervisor Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0004</td><td><span class="brokenlink" title="file ext-gich_vtr.html unchanged">GICH_VTR</span></td><td>Virtual Type Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0008</td><td><span class="brokenlink" title="file ext-gich_vmcr.html unchanged">GICH_VMCR</span></td><td>Virtual Machine Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0010</td><td><span class="brokenlink" title="file ext-gich_misr.html unchanged">GICH_MISR</span></td><td>Maintenance Interrupt Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0020</td><td><span class="brokenlink" title="file ext-gich_eisr.html unchanged">GICH_EISR</span></td><td>End Interrupt Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x0030</td><td><span class="brokenlink" title="file ext-gich_elrsr.html unchanged">GICH_ELRSR</span></td><td>Empty List Register Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x00F0 + (4 * n)</td><td><span class="brokenlink" title="file ext-gich_aprn.html unchanged">GICH_APR&lt;n></span></td><td>Active Priorities Registers</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x0100 + (4 * n)</td><td><span class="brokenlink" title="file ext-gich_lrn.html unchanged">GICH_LR&lt;n></span></td><td>List Registers</td><td>RW</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="MPAM">
		        In the MPAM block:
		      </a></h2><table class="instructiontable"><h2 class="sysregindex"><a id="MPAMF_BASE_ns">
		        In the MPAMF_BASE_ns block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="goodlink"><a href="ext-mpamf_idr.html">MPAMF_IDR</a></span></td><td>MPAM Features Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0018</td><td><span class="goodlink"><a href="ext-mpamf_iidr.html">MPAMF_IIDR</a></span></td><td>MPAM Implementation Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0020</td><td><span class="goodlink"><a href="ext-mpamf_aidr.html">MPAMF_AIDR</a></span></td><td>MPAM Architecture Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0028</td><td><span class="goodlink"><a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a></span></td><td>MPAM Implementation-Specific Partitioning Feature Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0030</td><td><span class="goodlink"><a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a></span></td><td>MPAM Features Cache Portion Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0038</td><td><span class="goodlink"><a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a></span></td><td>MPAM Features Cache Capacity Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0040</td><td><span class="goodlink"><a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a></span></td><td>MPAM Memory Bandwidth Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0048</td><td><span class="goodlink"><a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a></span></td><td>MPAM Priority Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0050</td><td><span class="goodlink"><a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a></span></td><td>MPAM PARTID Narrowing ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0080</td><td><span class="goodlink"><a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a></span></td><td>MPAM Resource Monitoring Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0088</td><td><span class="goodlink"><a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a></span></td><td>MPAM Features Cache Storage Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0090</td><td><span class="goodlink"><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a></span></td><td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x00DC</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_mpam.html">MPAMF_ERR_MSI_MPAM</a></span></td><td>MPAM Error MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E0</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_addr_l.html">MPAMF_ERR_MSI_ADDR_L</a></span></td><td>MPAM Error MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E4</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_addr_h.html">MPAMF_ERR_MSI_ADDR_H</a></span></td><td>MPAM Error MSI High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E8</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_data.html">MPAMF_ERR_MSI_DATA</a></span></td><td>MPAM Error MSI Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x00EC</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_attr.html">MPAMF_ERR_MSI_ATTR</a></span></td><td>MPAM Error MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F0</td><td><span class="goodlink"><a href="ext-mpamf_ecr.html">MPAMF_ECR</a></span></td><td>MPAM Error Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F8</td><td><span class="goodlink"><a href="ext-mpamf_esr.html">MPAMF_ESR</a></span></td><td>MPAM Error Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0100</td><td><span class="goodlink"><a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a></span></td><td>MPAM Partition Configuration Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0108</td><td><span class="goodlink"><a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a></span></td><td>MPAM Cache Maximum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0110</td><td><span class="goodlink"><a href="ext-mpamcfg_cmin.html">MPAMCFG_CMIN</a></span></td><td>MPAM Cache Minimum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0118</td><td><span class="goodlink"><a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a></span></td><td>MPAM Cache Maximum Associativity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0200</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a></span></td><td>MPAM Memory Bandwidth Minimum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0208</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a></span></td><td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0220</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a></span></td><td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0300</td><td><span class="goodlink"><a href="ext-mpamcfg_en.html">MPAMCFG_EN</a></span></td><td>MPAM Partition Configuration Enable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0310</td><td><span class="goodlink"><a href="ext-mpamcfg_dis.html">MPAMCFG_DIS</a></span></td><td>MPAM Partition Configuration Disable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0320</td><td><span class="goodlink"><a href="ext-mpamcfg_en_flags.html">MPAMCFG_EN_FLAGS</a></span></td><td>MPAM Partition Configuration Enable Flags Register</td><td>RW</td></tr><tr><td class="bitfields">0x0400</td><td><span class="goodlink"><a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a></span></td><td>MPAM Priority Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0500</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a></span></td><td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0600</td><td><span class="goodlink"><a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a></span></td><td>MPAM Internal PARTID Narrowing Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0800</td><td><span class="goodlink"><a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a></span></td><td>MPAM Monitor Instance Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0808</td><td><span class="goodlink"><a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a></span></td><td>MPAM Capture Event Generation Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0810</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0818</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0820</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0828</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0840</td><td><span class="goodlink"><a href="ext-msmon_csu.html">MSMON_CSU</a></span></td><td>MPAM Cache Storage Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0848</td><td><span class="goodlink"><a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a></span></td><td>MPAM Cache Storage Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0858</td><td><span class="goodlink"><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a></span></td><td>MPAM CSU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x0860</td><td><span class="goodlink"><a href="ext-msmon_mbwu.html">MSMON_MBWU</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0868</td><td><span class="goodlink"><a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0880</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0890</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0898</td><td><span class="goodlink"><a href="ext-msmon_mbwu_ofsr.html">MSMON_MBWU_OFSR</a></span></td><td>MPAM MBWU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x08DC</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a></span></td><td>MPAM Monitor Overflow MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E0</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a></span></td><td>MPAM Monitor Overflow MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E4</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a></span></td><td>MPAM Monitor Overflow MSI Write High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E8</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a></span></td><td>MPAM Monitor Overflow MSI Write Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x08EC</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a></span></td><td>MPAM Monitor Overflow MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x08F0</td><td><span class="goodlink"><a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a></span></td><td>MPAM Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x1000 + (4 * n)</td><td><span class="goodlink"><a href="ext-mpamcfg_cpbmn.html">MPAMCFG_CPBM&lt;n></a></span></td><td>MPAM Cache Portion Bitmap Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x2000 + (4 * n)</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a></span></td><td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td><td>RW</td></tr></tbody></table><h2 class="sysregindex"><a id="MPAMF_BASE_rl">
		        In the MPAMF_BASE_rl block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="goodlink"><a href="ext-mpamf_idr.html">MPAMF_IDR</a></span></td><td>MPAM Features Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0018</td><td><span class="goodlink"><a href="ext-mpamf_iidr.html">MPAMF_IIDR</a></span></td><td>MPAM Implementation Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0020</td><td><span class="goodlink"><a href="ext-mpamf_aidr.html">MPAMF_AIDR</a></span></td><td>MPAM Architecture Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0028</td><td><span class="goodlink"><a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a></span></td><td>MPAM Implementation-Specific Partitioning Feature Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0030</td><td><span class="goodlink"><a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a></span></td><td>MPAM Features Cache Portion Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0038</td><td><span class="goodlink"><a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a></span></td><td>MPAM Features Cache Capacity Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0040</td><td><span class="goodlink"><a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a></span></td><td>MPAM Memory Bandwidth Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0048</td><td><span class="goodlink"><a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a></span></td><td>MPAM Priority Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0050</td><td><span class="goodlink"><a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a></span></td><td>MPAM PARTID Narrowing ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0080</td><td><span class="goodlink"><a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a></span></td><td>MPAM Resource Monitoring Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0088</td><td><span class="goodlink"><a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a></span></td><td>MPAM Features Cache Storage Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0090</td><td><span class="goodlink"><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a></span></td><td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x00DC</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_mpam.html">MPAMF_ERR_MSI_MPAM</a></span></td><td>MPAM Error MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E0</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_addr_l.html">MPAMF_ERR_MSI_ADDR_L</a></span></td><td>MPAM Error MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E4</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_addr_h.html">MPAMF_ERR_MSI_ADDR_H</a></span></td><td>MPAM Error MSI High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E8</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_data.html">MPAMF_ERR_MSI_DATA</a></span></td><td>MPAM Error MSI Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x00EC</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_attr.html">MPAMF_ERR_MSI_ATTR</a></span></td><td>MPAM Error MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F0</td><td><span class="goodlink"><a href="ext-mpamf_ecr.html">MPAMF_ECR</a></span></td><td>MPAM Error Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F8</td><td><span class="goodlink"><a href="ext-mpamf_esr.html">MPAMF_ESR</a></span></td><td>MPAM Error Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0100</td><td><span class="goodlink"><a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a></span></td><td>MPAM Partition Configuration Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0108</td><td><span class="goodlink"><a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a></span></td><td>MPAM Cache Maximum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0110</td><td><span class="goodlink"><a href="ext-mpamcfg_cmin.html">MPAMCFG_CMIN</a></span></td><td>MPAM Cache Minimum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0118</td><td><span class="goodlink"><a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a></span></td><td>MPAM Cache Maximum Associativity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0200</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a></span></td><td>MPAM Memory Bandwidth Minimum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0208</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a></span></td><td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0220</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a></span></td><td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0300</td><td><span class="goodlink"><a href="ext-mpamcfg_en.html">MPAMCFG_EN</a></span></td><td>MPAM Partition Configuration Enable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0310</td><td><span class="goodlink"><a href="ext-mpamcfg_dis.html">MPAMCFG_DIS</a></span></td><td>MPAM Partition Configuration Disable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0320</td><td><span class="goodlink"><a href="ext-mpamcfg_en_flags.html">MPAMCFG_EN_FLAGS</a></span></td><td>MPAM Partition Configuration Enable Flags Register</td><td>RW</td></tr><tr><td class="bitfields">0x0400</td><td><span class="goodlink"><a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a></span></td><td>MPAM Priority Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0500</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a></span></td><td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0600</td><td><span class="goodlink"><a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a></span></td><td>MPAM Internal PARTID Narrowing Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0800</td><td><span class="goodlink"><a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a></span></td><td>MPAM Monitor Instance Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0808</td><td><span class="goodlink"><a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a></span></td><td>MPAM Capture Event Generation Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0810</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0818</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0820</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0828</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0840</td><td><span class="goodlink"><a href="ext-msmon_csu.html">MSMON_CSU</a></span></td><td>MPAM Cache Storage Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0848</td><td><span class="goodlink"><a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a></span></td><td>MPAM Cache Storage Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0858</td><td><span class="goodlink"><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a></span></td><td>MPAM CSU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x0860</td><td><span class="goodlink"><a href="ext-msmon_mbwu.html">MSMON_MBWU</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0868</td><td><span class="goodlink"><a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0880</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0890</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0898</td><td><span class="goodlink"><a href="ext-msmon_mbwu_ofsr.html">MSMON_MBWU_OFSR</a></span></td><td>MPAM MBWU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x08DC</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a></span></td><td>MPAM Monitor Overflow MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E0</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a></span></td><td>MPAM Monitor Overflow MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E4</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a></span></td><td>MPAM Monitor Overflow MSI Write High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E8</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a></span></td><td>MPAM Monitor Overflow MSI Write Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x08EC</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a></span></td><td>MPAM Monitor Overflow MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x08F0</td><td><span class="goodlink"><a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a></span></td><td>MPAM Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x1000 + (4 * n)</td><td><span class="goodlink"><a href="ext-mpamcfg_cpbmn.html">MPAMCFG_CPBM&lt;n></a></span></td><td>MPAM Cache Portion Bitmap Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x2000 + (4 * n)</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a></span></td><td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td><td>RW</td></tr></tbody></table><h2 class="sysregindex"><a id="MPAMF_BASE_rt">
		        In the MPAMF_BASE_rt block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="goodlink"><a href="ext-mpamf_idr.html">MPAMF_IDR</a></span></td><td>MPAM Features Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0018</td><td><span class="goodlink"><a href="ext-mpamf_iidr.html">MPAMF_IIDR</a></span></td><td>MPAM Implementation Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0020</td><td><span class="goodlink"><a href="ext-mpamf_aidr.html">MPAMF_AIDR</a></span></td><td>MPAM Architecture Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0028</td><td><span class="goodlink"><a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a></span></td><td>MPAM Implementation-Specific Partitioning Feature Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0030</td><td><span class="goodlink"><a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a></span></td><td>MPAM Features Cache Portion Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0038</td><td><span class="goodlink"><a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a></span></td><td>MPAM Features Cache Capacity Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0040</td><td><span class="goodlink"><a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a></span></td><td>MPAM Memory Bandwidth Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0048</td><td><span class="goodlink"><a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a></span></td><td>MPAM Priority Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0050</td><td><span class="goodlink"><a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a></span></td><td>MPAM PARTID Narrowing ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0080</td><td><span class="goodlink"><a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a></span></td><td>MPAM Resource Monitoring Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0088</td><td><span class="goodlink"><a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a></span></td><td>MPAM Features Cache Storage Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0090</td><td><span class="goodlink"><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a></span></td><td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x00DC</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_mpam.html">MPAMF_ERR_MSI_MPAM</a></span></td><td>MPAM Error MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E0</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_addr_l.html">MPAMF_ERR_MSI_ADDR_L</a></span></td><td>MPAM Error MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E4</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_addr_h.html">MPAMF_ERR_MSI_ADDR_H</a></span></td><td>MPAM Error MSI High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E8</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_data.html">MPAMF_ERR_MSI_DATA</a></span></td><td>MPAM Error MSI Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x00EC</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_attr.html">MPAMF_ERR_MSI_ATTR</a></span></td><td>MPAM Error MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F0</td><td><span class="goodlink"><a href="ext-mpamf_ecr.html">MPAMF_ECR</a></span></td><td>MPAM Error Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F8</td><td><span class="goodlink"><a href="ext-mpamf_esr.html">MPAMF_ESR</a></span></td><td>MPAM Error Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0100</td><td><span class="goodlink"><a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a></span></td><td>MPAM Partition Configuration Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0108</td><td><span class="goodlink"><a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a></span></td><td>MPAM Cache Maximum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0110</td><td><span class="goodlink"><a href="ext-mpamcfg_cmin.html">MPAMCFG_CMIN</a></span></td><td>MPAM Cache Minimum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0118</td><td><span class="goodlink"><a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a></span></td><td>MPAM Cache Maximum Associativity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0200</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a></span></td><td>MPAM Memory Bandwidth Minimum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0208</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a></span></td><td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0220</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a></span></td><td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0300</td><td><span class="goodlink"><a href="ext-mpamcfg_en.html">MPAMCFG_EN</a></span></td><td>MPAM Partition Configuration Enable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0310</td><td><span class="goodlink"><a href="ext-mpamcfg_dis.html">MPAMCFG_DIS</a></span></td><td>MPAM Partition Configuration Disable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0320</td><td><span class="goodlink"><a href="ext-mpamcfg_en_flags.html">MPAMCFG_EN_FLAGS</a></span></td><td>MPAM Partition Configuration Enable Flags Register</td><td>RW</td></tr><tr><td class="bitfields">0x0400</td><td><span class="goodlink"><a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a></span></td><td>MPAM Priority Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0500</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a></span></td><td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0600</td><td><span class="goodlink"><a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a></span></td><td>MPAM Internal PARTID Narrowing Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0800</td><td><span class="goodlink"><a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a></span></td><td>MPAM Monitor Instance Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0808</td><td><span class="goodlink"><a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a></span></td><td>MPAM Capture Event Generation Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0810</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0818</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0820</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0828</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0840</td><td><span class="goodlink"><a href="ext-msmon_csu.html">MSMON_CSU</a></span></td><td>MPAM Cache Storage Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0848</td><td><span class="goodlink"><a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a></span></td><td>MPAM Cache Storage Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0858</td><td><span class="goodlink"><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a></span></td><td>MPAM CSU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x0860</td><td><span class="goodlink"><a href="ext-msmon_mbwu.html">MSMON_MBWU</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0868</td><td><span class="goodlink"><a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0880</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0890</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0898</td><td><span class="goodlink"><a href="ext-msmon_mbwu_ofsr.html">MSMON_MBWU_OFSR</a></span></td><td>MPAM MBWU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x08DC</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a></span></td><td>MPAM Monitor Overflow MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E0</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a></span></td><td>MPAM Monitor Overflow MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E4</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a></span></td><td>MPAM Monitor Overflow MSI Write High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E8</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a></span></td><td>MPAM Monitor Overflow MSI Write Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x08EC</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a></span></td><td>MPAM Monitor Overflow MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x08F0</td><td><span class="goodlink"><a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a></span></td><td>MPAM Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x1000 + (4 * n)</td><td><span class="goodlink"><a href="ext-mpamcfg_cpbmn.html">MPAMCFG_CPBM&lt;n></a></span></td><td>MPAM Cache Portion Bitmap Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x2000 + (4 * n)</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a></span></td><td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td><td>RW</td></tr></tbody></table><h2 class="sysregindex"><a id="MPAMF_BASE_s">
		        In the MPAMF_BASE_s block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x0000</td><td><span class="goodlink"><a href="ext-mpamf_idr.html">MPAMF_IDR</a></span></td><td>MPAM Features Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0008</td><td><span class="goodlink"><a href="ext-mpamf_sidr.html">MPAMF_SIDR</a></span></td><td>MPAM Features Secure Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0018</td><td><span class="goodlink"><a href="ext-mpamf_iidr.html">MPAMF_IIDR</a></span></td><td>MPAM Implementation Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0020</td><td><span class="goodlink"><a href="ext-mpamf_aidr.html">MPAMF_AIDR</a></span></td><td>MPAM Architecture Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0028</td><td><span class="goodlink"><a href="ext-mpamf_impl_idr.html">MPAMF_IMPL_IDR</a></span></td><td>MPAM Implementation-Specific Partitioning Feature Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0030</td><td><span class="goodlink"><a href="ext-mpamf_cpor_idr.html">MPAMF_CPOR_IDR</a></span></td><td>MPAM Features Cache Portion Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0038</td><td><span class="goodlink"><a href="ext-mpamf_ccap_idr.html">MPAMF_CCAP_IDR</a></span></td><td>MPAM Features Cache Capacity Partitioning ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0040</td><td><span class="goodlink"><a href="ext-mpamf_mbw_idr.html">MPAMF_MBW_IDR</a></span></td><td>MPAM Memory Bandwidth Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0048</td><td><span class="goodlink"><a href="ext-mpamf_pri_idr.html">MPAMF_PRI_IDR</a></span></td><td>MPAM Priority Partitioning Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0050</td><td><span class="goodlink"><a href="ext-mpamf_partid_nrw_idr.html">MPAMF_PARTID_NRW_IDR</a></span></td><td>MPAM PARTID Narrowing ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0080</td><td><span class="goodlink"><a href="ext-mpamf_msmon_idr.html">MPAMF_MSMON_IDR</a></span></td><td>MPAM Resource Monitoring Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0x0088</td><td><span class="goodlink"><a href="ext-mpamf_csumon_idr.html">MPAMF_CSUMON_IDR</a></span></td><td>MPAM Features Cache Storage Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x0090</td><td><span class="goodlink"><a href="ext-mpamf_mbwumon_idr.html">MPAMF_MBWUMON_IDR</a></span></td><td>MPAM Features Memory Bandwidth Usage Monitoring ID register</td><td>RO</td></tr><tr><td class="bitfields">0x00DC</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_mpam.html">MPAMF_ERR_MSI_MPAM</a></span></td><td>MPAM Error MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E0</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_addr_l.html">MPAMF_ERR_MSI_ADDR_L</a></span></td><td>MPAM Error MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E4</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_addr_h.html">MPAMF_ERR_MSI_ADDR_H</a></span></td><td>MPAM Error MSI High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x00E8</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_data.html">MPAMF_ERR_MSI_DATA</a></span></td><td>MPAM Error MSI Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x00EC</td><td><span class="goodlink"><a href="ext-mpamf_err_msi_attr.html">MPAMF_ERR_MSI_ATTR</a></span></td><td>MPAM Error MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F0</td><td><span class="goodlink"><a href="ext-mpamf_ecr.html">MPAMF_ECR</a></span></td><td>MPAM Error Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x00F8</td><td><span class="goodlink"><a href="ext-mpamf_esr.html">MPAMF_ESR</a></span></td><td>MPAM Error Status Register</td><td>RW</td></tr><tr><td class="bitfields">0x0100</td><td><span class="goodlink"><a href="ext-mpamcfg_part_sel.html">MPAMCFG_PART_SEL</a></span></td><td>MPAM Partition Configuration Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0108</td><td><span class="goodlink"><a href="ext-mpamcfg_cmax.html">MPAMCFG_CMAX</a></span></td><td>MPAM Cache Maximum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0110</td><td><span class="goodlink"><a href="ext-mpamcfg_cmin.html">MPAMCFG_CMIN</a></span></td><td>MPAM Cache Minimum Capacity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0118</td><td><span class="goodlink"><a href="ext-mpamcfg_cassoc.html">MPAMCFG_CASSOC</a></span></td><td>MPAM Cache Maximum Associativity Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0200</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_min.html">MPAMCFG_MBW_MIN</a></span></td><td>MPAM Memory Bandwidth Minimum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0208</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_max.html">MPAMCFG_MBW_MAX</a></span></td><td>MPAM Memory Bandwidth Maximum Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0220</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_winwd.html">MPAMCFG_MBW_WINWD</a></span></td><td>MPAM Memory Bandwidth Partitioning Window Width Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0300</td><td><span class="goodlink"><a href="ext-mpamcfg_en.html">MPAMCFG_EN</a></span></td><td>MPAM Partition Configuration Enable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0310</td><td><span class="goodlink"><a href="ext-mpamcfg_dis.html">MPAMCFG_DIS</a></span></td><td>MPAM Partition Configuration Disable Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0320</td><td><span class="goodlink"><a href="ext-mpamcfg_en_flags.html">MPAMCFG_EN_FLAGS</a></span></td><td>MPAM Partition Configuration Enable Flags Register</td><td>RW</td></tr><tr><td class="bitfields">0x0400</td><td><span class="goodlink"><a href="ext-mpamcfg_pri.html">MPAMCFG_PRI</a></span></td><td>MPAM Priority Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0500</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_prop.html">MPAMCFG_MBW_PROP</a></span></td><td>MPAM Memory Bandwidth Proportional Stride Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0600</td><td><span class="goodlink"><a href="ext-mpamcfg_intpartid.html">MPAMCFG_INTPARTID</a></span></td><td>MPAM Internal PARTID Narrowing Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x0800</td><td><span class="goodlink"><a href="ext-msmon_cfg_mon_sel.html">MSMON_CFG_MON_SEL</a></span></td><td>MPAM Monitor Instance Selection Register</td><td>RW</td></tr><tr><td class="bitfields">0x0808</td><td><span class="goodlink"><a href="ext-msmon_capt_evnt.html">MSMON_CAPT_EVNT</a></span></td><td>MPAM Capture Event Generation Register</td><td>WO/RAZ</td></tr><tr><td class="bitfields">0x0810</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_flt.html">MSMON_CFG_CSU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0818</td><td><span class="goodlink"><a href="ext-msmon_cfg_csu_ctl.html">MSMON_CFG_CSU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Cache Storage Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0820</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_flt.html">MSMON_CFG_MBWU_FLT</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Filter Register</td><td>RW</td></tr><tr><td class="bitfields">0x0828</td><td><span class="goodlink"><a href="ext-msmon_cfg_mbwu_ctl.html">MSMON_CFG_MBWU_CTL</a></span></td><td>MPAM Memory System Monitor Configure Memory Bandwidth Usage Monitor Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x0840</td><td><span class="goodlink"><a href="ext-msmon_csu.html">MSMON_CSU</a></span></td><td>MPAM Cache Storage Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0848</td><td><span class="goodlink"><a href="ext-msmon_csu_capture.html">MSMON_CSU_CAPTURE</a></span></td><td>MPAM Cache Storage Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0858</td><td><span class="goodlink"><a href="ext-msmon_csu_ofsr.html">MSMON_CSU_OFSR</a></span></td><td>MPAM CSU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x0860</td><td><span class="goodlink"><a href="ext-msmon_mbwu.html">MSMON_MBWU</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0868</td><td><span class="goodlink"><a href="ext-msmon_mbwu_capture.html">MSMON_MBWU_CAPTURE</a></span></td><td>MPAM Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0880</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l.html">MSMON_MBWU_L</a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Register</td><td>RW</td></tr><tr><td class="bitfields">0x0890</td><td><span class="goodlink"><a href="ext-msmon_mbwu_l_capture.html">MSMON_MBWU_L_CAPTURE</a></span></td><td>MPAM Long Memory Bandwidth Usage Monitor Capture Register</td><td>RW</td></tr><tr><td class="bitfields">0x0898</td><td><span class="goodlink"><a href="ext-msmon_mbwu_ofsr.html">MSMON_MBWU_OFSR</a></span></td><td>MPAM MBWU Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x08DC</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_mpam.html">MSMON_OFLOW_MSI_MPAM</a></span></td><td>MPAM Monitor Overflow MSI Write MPAM Information Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E0</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_addr_l.html">MSMON_OFLOW_MSI_ADDR_L</a></span></td><td>MPAM Monitor Overflow MSI Low-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E4</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_addr_h.html">MSMON_OFLOW_MSI_ADDR_H</a></span></td><td>MPAM Monitor Overflow MSI Write High-part Address Register</td><td>RW</td></tr><tr><td class="bitfields">0x08E8</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_data.html">MSMON_OFLOW_MSI_DATA</a></span></td><td>MPAM Monitor Overflow MSI Write Data Register</td><td>RW</td></tr><tr><td class="bitfields">0x08EC</td><td><span class="goodlink"><a href="ext-msmon_oflow_msi_attr.html">MSMON_OFLOW_MSI_ATTR</a></span></td><td>MPAM Monitor Overflow MSI Write Attributes Register</td><td>RW</td></tr><tr><td class="bitfields">0x08F0</td><td><span class="goodlink"><a href="ext-msmon_oflow_sr.html">MSMON_OFLOW_SR</a></span></td><td>MPAM Monitor Overflow Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x1000 + (4 * n)</td><td><span class="goodlink"><a href="ext-mpamcfg_cpbmn.html">MPAMCFG_CPBM&lt;n></a></span></td><td>MPAM Cache Portion Bitmap Partition Configuration Register</td><td>RW</td></tr><tr><td class="bitfields">0x2000 + (4 * n)</td><td><span class="goodlink"><a href="ext-mpamcfg_mbw_pbmn.html">MPAMCFG_MBW_PBM&lt;n></a></span></td><td>MPAM Bandwidth Portion Bitmap Partition Configuration Register</td><td>RW</td></tr></tbody></table></table><h2 class="sysregindex"><a id="PMU">
		        In the PMU block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th><th>Accessor Condition</th><th>Register Condition</th></tr></thead><tbody><tr><td class="bitfields">0x000 + (8 * n) for n in 30:0</td><td><span class="brokenlink" title="file pmu.pmevcntrn_el0.html unchanged">PMEVCNTR&lt;n>_EL0</span></td><td>Performance Monitors Event Count Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x000 + (8 * n) for n in 30:0</td><td><span class="brokenlink" title="file pmu.pmevcntrn_el0.html unchanged">PMEVCNTR&lt;n>_EL0</span></td><td>Performance Monitors Event Count Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p5 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x000 + (8 * n) for n in 30:0</td><td><span class="brokenlink" title="file pmu.pmevcntrn_el0.html unchanged">PMEVCNTR&lt;n>_EL0</span></td><td>Performance Monitors Event Count Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p5 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x0F8</td><td><span class="brokenlink" title="file pmu.pmccntr_el0.html unchanged">PMCCNTR_EL0</span></td><td>Performance Monitors Cycle Counter</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x0F8</td><td><span class="brokenlink" title="file pmu.pmccntr_el0.html unchanged">PMCCNTR_EL0</span></td><td>Performance Monitors Cycle Counter</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x0FC</td><td><span class="brokenlink" title="file pmu.pmccntr_el0.html unchanged">PMCCNTR_EL0[63:32]</span></td><td>Performance Monitors Cycle Counter</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x100</td><td><span class="brokenlink" title="file pmu.pmicntr_el0.html unchanged">PMICNTR_EL0</span></td><td>Performance Monitors Instruction Counter Register</td><td>RW</td><td>
                When FEAT_PMUv3_ICNTR is implemented
              </td><td>When FEAT_PMUv3_ICNTR is implemented</td></tr><tr><td class="bitfields">0x200</td><td><span class="brokenlink" title="file pmu.pmpcsr.html unchanged">PMPCSR</span></td><td>Program Counter Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x200</td><td><span class="brokenlink" title="file pmu.pmpcsr.html unchanged">PMPCSR</span></td><td>Program Counter Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x204</td><td><span class="brokenlink" title="file pmu.pmpcsr.html unchanged">PMPCSR[63:32]</span></td><td>Program Counter Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x208</td><td><span class="goodlink"><a href="pmu.pmvcidsr.html">PMVCIDSR</a></span></td><td>CONTEXTIDR_EL1 and VMID Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT64 is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x208</td><td><span class="goodlink"><a href="pmu.pmcid1sr.html">PMCID1SR</a></span></td><td>CONTEXTIDR_EL1 Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x20C</td><td><span class="brokenlink" title="file pmu.pmvidsr.html unchanged">PMVIDSR</span></td><td>VMID Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented, FEAT_PCSRv8p2 is implemented and EL2 is implemented</td></tr><tr><td class="bitfields">0x220</td><td><span class="brokenlink" title="file pmu.pmpcsr.html unchanged">PMPCSR</span></td><td>Program Counter Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x220</td><td><span class="brokenlink" title="file pmu.pmpcsr.html unchanged">PMPCSR</span></td><td>Program Counter Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x224</td><td><span class="brokenlink" title="file pmu.pmpcsr.html unchanged">PMPCSR[63:32]</span></td><td>Program Counter Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x228</td><td><span class="goodlink"><a href="pmu.pmccidsr.html">PMCCIDSR</a></span></td><td>CONTEXTIDR_ELx Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x228</td><td><span class="goodlink"><a href="pmu.pmcid1sr.html">PMCID1SR</a></span></td><td>CONTEXTIDR_EL1 Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented and FEAT_PCSRv8p2 is implemented</td></tr><tr><td class="bitfields">0x22C</td><td><span class="brokenlink" title="file pmu.pmcid2sr.html unchanged">PMCID2SR</span></td><td>CONTEXTIDR_EL2 Sample Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields"><del>0x230</del></td><td><span class="goodlink"><a href="pmu.pmpcsctl.html"><del>PMPCSCTL</del></a></span></td><td><del>PC Sample-based Profiling Control Register</del></td><td><del>RW</del></td><td><del>
                When FEAT_PCSRv8p9 is implemented
              </del></td><td><del>When FEAT_PCSRv8p9 is implemented</del></td></tr><tr><td class="bitfields">0x400 + (8 * n) for n in 30:0</td><td><span class="brokenlink" title="file pmu.pmevtypern_el0.html unchanged">PMEVTYPER&lt;n>_EL0[63:0]</span></td><td>Performance Monitors Event Type Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x400 + (4 * n) for n in 30:0</td><td><span class="brokenlink" title="file pmu.pmevtypern_el0.html unchanged">PMEVTYPER&lt;n>_EL0[31:0]</span></td><td>Performance Monitors Event Type Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x47C</td><td><span class="brokenlink" title="file pmu.pmccfiltr_el0.html unchanged">PMCCFILTR_EL0[31:0]</span></td><td>Performance Monitors Cycle Counter Filter Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x480</td><td><span class="brokenlink" title="file pmu.pmicfiltr_el0.html unchanged">PMICFILTR_EL0[31:0]</span></td><td>Performance Monitors Instruction Counter Filter Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3_ICNTR is implemented
              </td><td>When FEAT_PMUv3_ICNTR is implemented</td></tr><tr><td class="bitfields">0x4F8</td><td><span class="brokenlink" title="file pmu.pmccfiltr_el0.html unchanged">PMCCFILTR_EL0</span></td><td>Performance Monitors Cycle Counter Filter Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0x500</td><td><span class="brokenlink" title="file pmu.pmicfiltr_el0.html unchanged">PMICFILTR_EL0</span></td><td>Performance Monitors Instruction Counter Filter Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented and FEAT_PMUv3_ICNTR is implemented
              </td><td>When FEAT_PMUv3_ICNTR is implemented</td></tr><tr><td class="bitfields">0x600 + (8 * n) for n in 30:0</td><td><span class="brokenlink" title="file pmu.pmevcntsvrn_el1.html unchanged">PMEVCNTSVR&lt;n>_EL1</span></td><td>Performance Monitors Event Count Saved Value Register &lt;n></td><td>RO</td><td>
                When FEAT_PMUv3_SS is implemented
              </td><td>When FEAT_PMUv3_SS is implemented</td></tr><tr><td class="bitfields">0x6F8</td><td><span class="brokenlink" title="file pmu.pmccntsvr_el1.html unchanged">PMCCNTSVR_EL1</span></td><td>Performance Monitors Cycle Count Saved Value Register</td><td>RO</td><td>
                When FEAT_PMUv3_SS is implemented
              </td><td>When FEAT_PMUv3_SS is implemented</td></tr><tr><td class="bitfields">0x700</td><td><span class="brokenlink" title="file pmu.pmicntsvr_el1.html unchanged">PMICNTSVR_EL1</span></td><td>Performance Monitors Instruction Count Saved Value Register</td><td>RO</td><td>
                When FEAT_PMUv3_SS is implemented and FEAT_PMUv3_ICNTR is implemented
              </td><td>When FEAT_PMUv3_ICNTR is implemented and FEAT_PMUv3_SS is implemented</td></tr><tr><td class="bitfields">0x800 + (4 * n) for n in 63:0</td><td><span class="goodlink"><a href="pmu.pmevfilt2rn.html">PMEVFILT2R&lt;n>[31:0]</a></span></td><td>Performance Monitors Event Filter Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements <ins>PMEVFILT2R</ins><del>PMFILT2R</del>&lt;n></td></tr><tr><td class="bitfields">0x800 + (8 * n) for n in 63:0</td><td><span class="goodlink"><a href="pmu.pmevfilt2rn.html">PMEVFILT2R&lt;n>[63:0]</a></span></td><td>Performance Monitors Event Filter Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements <ins>PMEVFILT2R</ins><del>PMFILT2R</del>&lt;n></td></tr><tr><td class="bitfields">0xA00 + (4 * n) for n in 30:0</td><td><span class="brokenlink" title="file pmu.pmevtypern_el0.html unchanged">PMEVTYPER&lt;n>_EL0[63:32]</span></td><td>Performance Monitors Event Type Registers</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented and (FEAT_PMUv3_TH is implemented or FEAT_PMUv3p8 is implemented)
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xA7C</td><td><span class="brokenlink" title="file pmu.pmccfiltr_el0.html unchanged">PMCCFILTR_EL0[63:32]</span></td><td>Performance Monitors Cycle Counter Filter Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented and (FEAT_PMUv3_TH is implemented or FEAT_PMUv3p8 is implemented)
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xA80</td><td><span class="brokenlink" title="file pmu.pmicfiltr_el0.html unchanged">PMICFILTR_EL0[63:32]</span></td><td>Performance Monitors Instruction Counter Filter Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3_ICNTR is implemented
              </td><td>When FEAT_PMUv3_ICNTR is implemented</td></tr><tr><td class="bitfields">0xC00</td><td><span class="brokenlink" title="file pmu.pmcntenset_el0.html unchanged">PMCNTENSET_EL0</span></td><td>Performance Monitors Count Enable Set Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3_ICNTR is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC00</td><td><span class="brokenlink" title="file pmu.pmcntenset_el0.html unchanged">PMCNTENSET_EL0</span></td><td>Performance Monitors Count Enable Set Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3_ICNTR is not implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC10</td><td><span class="goodlink"><a href="pmu.pmcnten.html">PMCNTEN</a></span></td><td>Performance Monitors Count Enable register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT64 is implemented</td></tr><tr><td class="bitfields">0xC20</td><td><span class="brokenlink" title="file pmu.pmcntenclr_el0.html unchanged">PMCNTENCLR_EL0</span></td><td>Performance Monitors Count Enable Clear Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3_ICNTR is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC20</td><td><span class="brokenlink" title="file pmu.pmcntenclr_el0.html unchanged">PMCNTENCLR_EL0</span></td><td>Performance Monitors Count Enable Clear Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3_ICNTR is not implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC40</td><td><span class="brokenlink" title="file pmu.pmintenset_el1.html unchanged">PMINTENSET_EL1</span></td><td>Performance Monitors Interrupt Enable Set Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3_ICNTR is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC40</td><td><span class="brokenlink" title="file pmu.pmintenset_el1.html unchanged">PMINTENSET_EL1</span></td><td>Performance Monitors Interrupt Enable Set Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3_ICNTR is not implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC50</td><td><span class="goodlink"><a href="pmu.pminten.html">PMINTEN</a></span></td><td>Performance Monitors Interrupt Enable register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT64 is implemented</td></tr><tr><td class="bitfields">0xC60</td><td><span class="brokenlink" title="file pmu.pmintenclr_el1.html unchanged">PMINTENCLR_EL1</span></td><td>Performance Monitors Interrupt Enable Clear Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3_ICNTR is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC60</td><td><span class="brokenlink" title="file pmu.pmintenclr_el1.html unchanged">PMINTENCLR_EL1</span></td><td>Performance Monitors Interrupt Enable Clear Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3_ICNTR is not implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC80</td><td><span class="goodlink"><a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a></span></td><td>Performance Monitors Overflow Flag Status Clear register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3_ICNTR is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC80</td><td><span class="goodlink"><a href="pmu.pmovsclr_el0.html">PMOVSCLR_EL0</a></span></td><td>Performance Monitors Overflow Flag Status Clear register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3_ICNTR is not implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xC90</td><td><span class="goodlink"><a href="pmu.pmovs.html">PMOVS</a></span></td><td>Performance Monitors Overflow Flag Status register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT64 is implemented</td></tr><tr><td class="bitfields">0xCA0</td><td><span class="brokenlink" title="file pmu.pmswinc_el0.html unchanged">PMSWINC_EL0</span></td><td>Performance Monitors Software Increment Register</td><td>WO</td><td>
                When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3p9 is not implemented and an implementation implements PMSWINC_EL0</td></tr><tr><td class="bitfields">0xCA0</td><td><span class="brokenlink" title="file pmu.pmzr_el0.html unchanged">PMZR_EL0</span></td><td>Performance Monitors Zero with Mask</td><td>WO</td><td>
                When FEAT_PMUv3_EXT64 is implemented and FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT64 is implemented and FEAT_PMUv3p9 is implemented</td></tr><tr><td class="bitfields">0xCC0</td><td><span class="goodlink"><a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a></span></td><td>Performance Monitors Overflow Flag Status Set Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented, or FEAT_PMUv3_ICNTR is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xCC0</td><td><span class="goodlink"><a href="pmu.pmovsset_el0.html">PMOVSSET_EL0</a></span></td><td>Performance Monitors Overflow Flag Status Set Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented, FEAT_PMUv3_ICNTR is not implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xCE0</td><td><span class="brokenlink" title="file pmu.pmcgcr0.html unchanged">PMCGCR0</span></td><td>Counter Group Configuration Register 0</td><td>RO</td><td>
                When FEAT_PMUv3_ICNTR is implemented
              </td><td>When FEAT_PMUv3_ICNTR is implemented</td></tr><tr><td class="bitfields">0xE00</td><td><span class="goodlink"><a href="pmu.pmcfgr.html">PMCFGR</a></span></td><td>Performance Monitors Configuration Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xE00</td><td><span class="goodlink"><a href="pmu.pmcfgr.html">PMCFGR</a></span></td><td>Performance Monitors Configuration Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xE04</td><td><span class="goodlink"><a href="pmu.pmcr_el0.html">PMCR_EL0</a></span></td><td>Performance Monitors Control Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xE08</td><td><span class="brokenlink" title="file pmu.pmiidr.html unchanged">PMIIDR</span></td><td>Performance Monitors Implementation Identification Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When (FEAT_PMUv3_EXT32 is implemented and an implementation implements PMIIDR) or FEAT_PMUv3_EXT64 is implemented</td></tr><tr><td class="bitfields">0xE10</td><td><span class="goodlink"><a href="pmu.pmcr_el0.html">PMCR_EL0</a></span></td><td>Performance Monitors Control Register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xE20</td><td><span class="brokenlink" title="file pmu.pmceid0.html unchanged">PMCEID0</span></td><td>Performance Monitors Common Event Identification register 0</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xE24</td><td><span class="brokenlink" title="file pmu.pmceid1.html unchanged">PMCEID1</span></td><td>Performance Monitors Common Event Identification register 1</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xE28</td><td><span class="brokenlink" title="file pmu.pmceid2.html unchanged">PMCEID2</span></td><td>Performance Monitors Common Event Identification register 2</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p1 is implemented</td></tr><tr><td class="bitfields">0xE2C</td><td><span class="brokenlink" title="file pmu.pmceid3.html unchanged">PMCEID3</span></td><td>Performance Monitors Common Event Identification register 3</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p1 is implemented</td></tr><tr><td class="bitfields">0xE30</td><td><span class="brokenlink" title="file pmu.pmsscr_el1.html unchanged">PMSSCR_EL1</span></td><td>Performance Monitors Snapshot Status and Capture Register</td><td>RO</td><td>
                When FEAT_PMUv3_SS is implemented
              </td><td>When FEAT_PMUv3_SS is implemented</td></tr><tr><td class="bitfields">0xE40</td><td><span class="goodlink"><a href="pmu.pmmir.html">PMMIR</a></span></td><td>Performance Monitors Machine Identification Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented or FEAT_PMUv3p9 is implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PMUv3p4 is implemented</td></tr><tr><td class="bitfields">0xE40</td><td><span class="goodlink"><a href="pmu.pmmir.html">PMMIR</a></span></td><td>Performance Monitors Machine Identification Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented and FEAT_PMUv3p9 is not implemented
              </td><td>When FEAT_PMUv3_EXT is implemented and FEAT_PMUv3p4 is implemented</td></tr><tr><td class="bitfields"><ins>0xE50</ins></td><td><span class="goodlink"><a href="pmu.pmpcsctl.html"><ins>PMPCSCTL</ins></a></span></td><td><ins>PC Sample-based Profiling Control Register</ins></td><td><ins>RW</ins></td><td><ins>
                When FEAT_PCSRv8p9 is implemented
              </ins></td><td><ins>When FEAT_PCSRv8p9 is implemented</ins></td></tr><tr><td class="bitfields">0xF00</td><td><span class="brokenlink" title="file pmu.pmitctrl.html unchanged">PMITCTRL</span></td><td>Performance Monitors Integration mode Control register</td><td>RW</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented and an implementation implements PMITCTRL</td></tr><tr><td class="bitfields">0xFA8</td><td><span class="brokenlink" title="file pmu.pmdevaff.html unchanged">PMDEVAFF</span></td><td>Performance Monitors Device Affinity register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT64 is implemented
              </td><td>When FEAT_PMUv3_EXT64 is implemented</td></tr><tr><td class="bitfields">0xFA8</td><td><span class="brokenlink" title="file pmu.pmdevaff0.html unchanged">PMDEVAFF0</span></td><td>Performance Monitors Device Affinity register 0</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xFAC</td><td><span class="brokenlink" title="file pmu.pmdevaff1.html unchanged">PMDEVAFF1</span></td><td>Performance Monitors Device Affinity register 1</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xFB0</td><td><span class="brokenlink" title="file pmu.pmlar.html unchanged">PMLAR</span></td><td>Performance Monitors Lock Access Register</td><td>WO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xFB4</td><td><span class="brokenlink" title="file pmu.pmlsr.html unchanged">PMLSR</span></td><td>Performance Monitors Lock Status Register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xFB8</td><td><span class="brokenlink" title="file pmu.pmauthstatus.html unchanged">PMAUTHSTATUS</span></td><td>Performance Monitors Authentication Status register</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xFBC</td><td><span class="brokenlink" title="file pmu.pmdevarch.html unchanged">PMDEVARCH</span></td><td>Performance Monitors Device Architecture register</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented</td></tr><tr><td class="bitfields">0xFC8</td><td><span class="brokenlink" title="file pmu.pmdevid.html unchanged">PMDEVID</span></td><td>Performance Monitors Device ID register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented</td></tr><tr><td class="bitfields">0xFCC</td><td><span class="brokenlink" title="file pmu.pmdevtype.html unchanged">PMDEVTYPE</span></td><td>Performance Monitors Device Type register</td><td>RO</td><td>
                When FEAT_PMUv3_EXT32 is implemented
              </td><td>When FEAT_PMUv3_EXT32 is implemented and an implementation implements PMDEVTYPE</td></tr><tr><td class="bitfields">0xFD0</td><td><span class="brokenlink" title="file pmu.pmpidr4.html unchanged">PMPIDR4</span></td><td>Performance Monitors Peripheral Identification Register 4</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR4</td></tr><tr><td class="bitfields">0xFE0</td><td><span class="brokenlink" title="file pmu.pmpidr0.html unchanged">PMPIDR0</span></td><td>Performance Monitors Peripheral Identification Register 0</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR0</td></tr><tr><td class="bitfields">0xFE4</td><td><span class="brokenlink" title="file pmu.pmpidr1.html unchanged">PMPIDR1</span></td><td>Performance Monitors Peripheral Identification Register 1</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR1</td></tr><tr><td class="bitfields">0xFE8</td><td><span class="brokenlink" title="file pmu.pmpidr2.html unchanged">PMPIDR2</span></td><td>Performance Monitors Peripheral Identification Register 2</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR2</td></tr><tr><td class="bitfields">0xFEC</td><td><span class="brokenlink" title="file pmu.pmpidr3.html unchanged">PMPIDR3</span></td><td>Performance Monitors Peripheral Identification Register 3</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMPIDR3</td></tr><tr><td class="bitfields">0xFF0</td><td><span class="brokenlink" title="file pmu.pmcidr0.html unchanged">PMCIDR0</span></td><td>Performance Monitors Component Identification Register 0</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMCIDR0</td></tr><tr><td class="bitfields">0xFF4</td><td><span class="brokenlink" title="file pmu.pmcidr1.html unchanged">PMCIDR1</span></td><td>Performance Monitors Component Identification Register 1</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMCIDR1</td></tr><tr><td class="bitfields">0xFF8</td><td><span class="brokenlink" title="file pmu.pmcidr2.html unchanged">PMCIDR2</span></td><td>Performance Monitors Component Identification Register 2</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMCIDR2</td></tr><tr><td class="bitfields">0xFFC</td><td><span class="brokenlink" title="file pmu.pmcidr3.html unchanged">PMCIDR3</span></td><td>Performance Monitors Component Identification Register 3</td><td>RO</td><td>-</td><td>When FEAT_PMUv3_EXT is implemented and an implementation implements PMCIDR3</td></tr></tbody></table><h2 class="sysregindex"><a id="RAS">
		        In the RAS block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000 + (64 * n)</td><td><span class="goodlink"><a href="ext-errnfr.html">ERR&lt;n>FR</a></span></td><td>Error Record &lt;n> Feature Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x008 + (64 * n)</td><td><span class="goodlink"><a href="ext-errnctlr.html">ERR&lt;n>CTLR</a></span></td><td>Error Record &lt;n> Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x010 + (64 * n)</td><td><span class="goodlink"><a href="ext-errnstatus.html">ERR&lt;n>STATUS</a></span></td><td>Error Record &lt;n> Primary Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x018 + (64 * n)</td><td><span class="goodlink"><a href="ext-errnaddr.html">ERR&lt;n>ADDR</a></span></td><td>Error Record &lt;n> Address Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x020 + (64 * n)</td><td><span class="goodlink"><a href="ext-errnmisc0.html">ERR&lt;n>MISC0</a></span></td><td>Error Record &lt;n> Miscellaneous Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x028 + (64 * n)</td><td><span class="goodlink"><a href="ext-errnmisc1.html">ERR&lt;n>MISC1</a></span></td><td>Error Record &lt;n> Miscellaneous Register 1</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x030 + (64 * n)</td><td><span class="goodlink"><a href="ext-errnmisc2.html">ERR&lt;n>MISC2</a></span></td><td>Error Record &lt;n> Miscellaneous Register 2</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x038 + (64 * n)</td><td><span class="goodlink"><a href="ext-errnmisc3.html">ERR&lt;n>MISC3</a></span></td><td>Error Record &lt;n> Miscellaneous Register 3</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x800 + (64 * n)</td><td><span class="brokenlink" title="file ext-errnpfgf.html unchanged">ERR&lt;n>PFGF</span></td><td>Error Record &lt;n> Pseudo-fault Generation Feature Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x800 + (8 * n)</td><td><span class="brokenlink" title="file ext-errimpdefn.html unchanged">ERRIMPDEF&lt;n></span></td><td>IMPLEMENTATION DEFINED Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x808 + (64 * n)</td><td><span class="brokenlink" title="file ext-errnpfgctl.html unchanged">ERR&lt;n>PFGCTL</span></td><td>Error Record &lt;n> Pseudo-fault Generation Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x810 + (64 * n)</td><td><span class="brokenlink" title="file ext-errnpfgcdn.html unchanged">ERR&lt;n>PFGCDN</span></td><td>Error Record &lt;n> Pseudo-fault Generation Countdown Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE00</td><td><span class="brokenlink" title="file ext-errgsr.html unchanged">ERRGSR</span></td><td>Error Group Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xE10</td><td><span class="goodlink"><a href="ext-erriidr.html">ERRIIDR</a></span></td><td>Implementation Identification Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xE40</td><td><span class="brokenlink" title="file ext-erracr.html unchanged">ERRACR</span></td><td>Access Configuration Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE80</td><td><span class="brokenlink" title="file ext-errfhicr0.html unchanged">ERRFHICR0</span></td><td>Fault Handling Interrupt Configuration Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE80 + (8 * n)</td><td><span class="brokenlink" title="file ext-errirqcrn.html unchanged">ERRIRQCR&lt;n></span></td><td>Generic Error Interrupt Configuration Register &lt;n></td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE88</td><td><span class="brokenlink" title="file ext-errfhicr1.html unchanged">ERRFHICR1</span></td><td>Fault Handling Interrupt Configuration Register 1</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE8C</td><td><span class="goodlink"><a href="ext-errfhicr2.html">ERRFHICR2</a></span></td><td>Fault Handling Interrupt Configuration Register 2</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE90</td><td><span class="brokenlink" title="file ext-errericr0.html unchanged">ERRERICR0</span></td><td>Error Recovery Interrupt Configuration Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE98</td><td><span class="brokenlink" title="file ext-errericr1.html unchanged">ERRERICR1</span></td><td>Error Recovery Interrupt Configuration Register 1</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xE9C</td><td><span class="goodlink"><a href="ext-errericr2.html">ERRERICR2</a></span></td><td>Error Recovery Interrupt Configuration Register 2</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xEA0</td><td><span class="brokenlink" title="file ext-errcricr0.html unchanged">ERRCRICR0</span></td><td>Critical Error Interrupt Configuration Register 0</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xEA8</td><td><span class="brokenlink" title="file ext-errcricr1.html unchanged">ERRCRICR1</span></td><td>Critical Error Interrupt Configuration Register 1</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xEAC</td><td><span class="goodlink"><a href="ext-errcricr2.html">ERRCRICR2</a></span></td><td>Critical Error Interrupt Configuration Register 2</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xEF8</td><td><span class="brokenlink" title="file ext-errirqsr.html unchanged">ERRIRQSR</span></td><td>Error Interrupt Status Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA8</td><td><span class="goodlink"><a href="ext-errdevaff.html">ERRDEVAFF</a></span></td><td>Device Affinity Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFBC</td><td><span class="brokenlink" title="file ext-errdevarch.html unchanged">ERRDEVARCH</span></td><td>Device Architecture Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC8</td><td><span class="brokenlink" title="file ext-errdevid.html unchanged">ERRDEVID</span></td><td>Device Configuration Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD0</td><td><span class="brokenlink" title="file ext-errpidr4.html unchanged">ERRPIDR4</span></td><td>Peripheral Identification Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE0</td><td><span class="brokenlink" title="file ext-errpidr0.html unchanged">ERRPIDR0</span></td><td>Peripheral Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE4</td><td><span class="brokenlink" title="file ext-errpidr1.html unchanged">ERRPIDR1</span></td><td>Peripheral Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE8</td><td><span class="brokenlink" title="file ext-errpidr2.html unchanged">ERRPIDR2</span></td><td>Peripheral Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFEC</td><td><span class="brokenlink" title="file ext-errpidr3.html unchanged">ERRPIDR3</span></td><td>Peripheral Identification Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF0</td><td><span class="brokenlink" title="file ext-errcidr0.html unchanged">ERRCIDR0</span></td><td>Component Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF4</td><td><span class="brokenlink" title="file ext-errcidr1.html unchanged">ERRCIDR1</span></td><td>Component Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF8</td><td><span class="brokenlink" title="file ext-errcidr2.html unchanged">ERRCIDR2</span></td><td>Component Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFFC</td><td><span class="brokenlink" title="file ext-errcidr3.html unchanged">ERRCIDR3</span></td><td>Component Identification Register 3</td><td>RO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="TRBE">
		        In the TRBE block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><span class="goodlink"><a href="ext-trbbaser_el1.html">TRBBASER_EL1</a></span></td><td>Trace Buffer Base Address Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x008</td><td><span class="goodlink"><a href="ext-trbptr_el1.html">TRBPTR_EL1</a></span></td><td>Trace Buffer Write Pointer Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x010</td><td><span class="goodlink"><a href="ext-trblimitr_el1.html">TRBLIMITR_EL1</a></span></td><td>Trace Buffer Limit Address Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x018</td><td><span class="goodlink"><a href="ext-trbsr_el1.html">TRBSR_EL1</a></span></td><td>Trace Buffer Status/syndrome Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x020</td><td><span class="goodlink"><a href="ext-trbtrg_el1.html">TRBTRG_EL1</a></span></td><td>Trace Buffer Trigger Counter Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x028</td><td><span class="goodlink"><a href="ext-trbmar_el1.html">TRBMAR_EL1</a></span></td><td>Trace Buffer Memory Attribute Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x030</td><td><span class="goodlink"><a href="ext-trbidr_el1.html">TRBIDR_EL1</a></span></td><td>Trace Buffer ID Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0x038</td><td><span class="goodlink"><a href="ext-trbcr.html">TRBCR</a></span></td><td>Trace Buffer Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0x040</td><td><span class="goodlink"><a href="ext-trbmpam_el1.html">TRBMPAM_EL1</a></span></td><td>Trace Buffer MPAM Configuration Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xF00</td><td><span class="goodlink"><a href="ext-trbitctrl.html">TRBITCTRL</a></span></td><td>Integration Mode Control Register</td><td>RW</td><td>-</td></tr><tr><td class="bitfields">0xFA8</td><td><span class="goodlink"><a href="ext-trbdevaff.html">TRBDEVAFF</a></span></td><td>Device Affinity Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB0</td><td><span class="goodlink"><a href="ext-trblar.html">TRBLAR</a></span></td><td>Lock Access Register</td><td>WO</td><td>-</td></tr><tr><td class="bitfields">0xFB4</td><td><span class="goodlink"><a href="ext-trblsr.html">TRBLSR</a></span></td><td>Lock Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFB8</td><td><span class="goodlink"><a href="ext-trbauthstatus.html">TRBAUTHSTATUS</a></span></td><td>Authentication Status Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFBC</td><td><span class="goodlink"><a href="ext-trbdevarch.html">TRBDEVARCH</a></span></td><td>Trace Buffer Device Architecture Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC0</td><td><span class="goodlink"><a href="ext-trbdevid2.html">TRBDEVID2</a></span></td><td>Device Configuration Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC4</td><td><span class="goodlink"><a href="ext-trbdevid1.html">TRBDEVID1</a></span></td><td>Device Configuration Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFC8</td><td><span class="goodlink"><a href="ext-trbdevid.html">TRBDEVID</a></span></td><td>Device Configuration Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFCC</td><td><span class="goodlink"><a href="ext-trbdevtype.html">TRBDEVTYPE</a></span></td><td>Device Type Register</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD0</td><td><span class="goodlink"><a href="ext-trbpidr4.html">TRBPIDR4</a></span></td><td>Peripheral Identification Register 4</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD4</td><td><span class="goodlink"><a href="ext-trbpidr5.html">TRBPIDR5</a></span></td><td>Peripheral Identification Register 5</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFD8</td><td><span class="goodlink"><a href="ext-trbpidr6.html">TRBPIDR6</a></span></td><td>Peripheral Identification Register 6</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFDC</td><td><span class="goodlink"><a href="ext-trbpidr7.html">TRBPIDR7</a></span></td><td>Peripheral Identification Register 7</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE0</td><td><span class="goodlink"><a href="ext-trbpidr0.html">TRBPIDR0</a></span></td><td>Peripheral Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE4</td><td><span class="goodlink"><a href="ext-trbpidr1.html">TRBPIDR1</a></span></td><td>Peripheral Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFE8</td><td><span class="goodlink"><a href="ext-trbpidr2.html">TRBPIDR2</a></span></td><td>Peripheral Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFEC</td><td><span class="goodlink"><a href="ext-trbpidr3.html">TRBPIDR3</a></span></td><td>Peripheral Identification Register 3</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF0</td><td><span class="goodlink"><a href="ext-trbcidr0.html">TRBCIDR0</a></span></td><td>Component Identification Register 0</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF4</td><td><span class="goodlink"><a href="ext-trbcidr1.html">TRBCIDR1</a></span></td><td>Component Identification Register 1</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFF8</td><td><span class="goodlink"><a href="ext-trbcidr2.html">TRBCIDR2</a></span></td><td>Component Identification Register 2</td><td>RO</td><td>-</td></tr><tr><td class="bitfields">0xFFC</td><td><span class="goodlink"><a href="ext-trbcidr3.html">TRBCIDR3</a></span></td><td>Component Identification Register 3</td><td>RO</td><td>-</td></tr></tbody></table><h2 class="sysregindex"><a id="Timer">
		        In the Timer block:
		      </a></h2><table class="instructiontable"><h2 class="sysregindex"><a id="CNTBaseN">
		        In the CNTBaseN block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><span class="brokenlink" title="file ext-cntpct.html unchanged">CNTPCT[31:0]</span></td><td>Counter-timer Physical Count</td><td>RO</td></tr><tr><td class="bitfields">0x004</td><td><span class="brokenlink" title="file ext-cntpct.html unchanged">CNTPCT[63:32]</span></td><td>Counter-timer Physical Count</td><td>RO</td></tr><tr><td class="bitfields">0x008</td><td><span class="brokenlink" title="file ext-cntvct.html unchanged">CNTVCT[31:0]</span></td><td>Counter-timer Virtual Count</td><td>RO</td></tr><tr><td class="bitfields">0x00C</td><td><span class="brokenlink" title="file ext-cntvct.html unchanged">CNTVCT[63:32]</span></td><td>Counter-timer Virtual Count</td><td>RO</td></tr><tr><td class="bitfields">0x010</td><td><span class="brokenlink" title="file ext-cntfrq.html unchanged">CNTFRQ</span></td><td>Counter-timer Frequency</td><td>RO</td></tr><tr><td class="bitfields">0x014</td><td><span class="brokenlink" title="file ext-cntel0acr.html unchanged">CNTEL0ACR</span></td><td>Counter-timer EL0 Access Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x018</td><td><span class="brokenlink" title="file ext-cntvoff.html unchanged">CNTVOFF[31:0]</span></td><td>Counter-timer Virtual Offset</td><td>RO</td></tr><tr><td class="bitfields">0x01C</td><td><span class="brokenlink" title="file ext-cntvoff.html unchanged">CNTVOFF[63:32]</span></td><td>Counter-timer Virtual Offset</td><td>RO</td></tr><tr><td class="bitfields">0x020</td><td><span class="brokenlink" title="file ext-cntp_cval.html unchanged">CNTP_CVAL[31:0]</span></td><td>Counter-timer Physical Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x024</td><td><span class="brokenlink" title="file ext-cntp_cval.html unchanged">CNTP_CVAL[63:32]</span></td><td>Counter-timer Physical Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x028</td><td><span class="brokenlink" title="file ext-cntp_tval.html unchanged">CNTP_TVAL</span></td><td>Counter-timer Physical Timer TimerValue</td><td>RW</td></tr><tr><td class="bitfields">0x02C</td><td><span class="brokenlink" title="file ext-cntp_ctl.html unchanged">CNTP_CTL</span></td><td>Counter-timer Physical Timer Control</td><td>RW</td></tr><tr><td class="bitfields">0x030</td><td><span class="brokenlink" title="file ext-cntv_cval.html unchanged">CNTV_CVAL[31:0]</span></td><td>Counter-timer Virtual Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x034</td><td><span class="brokenlink" title="file ext-cntv_cval.html unchanged">CNTV_CVAL[63:32]</span></td><td>Counter-timer Virtual Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x038</td><td><span class="goodlink"><a href="ext-cntv_tval.html">CNTV_TVAL</a></span></td><td>Counter-timer Virtual Timer TimerValue</td><td>RW</td></tr><tr><td class="bitfields">0x03C</td><td><span class="brokenlink" title="file ext-cntv_ctl.html unchanged">CNTV_CTL</span></td><td>Counter-timer Virtual Timer Control</td><td>RW</td></tr><tr><td class="bitfields">0xFD0 + (4 * n)</td><td><span class="brokenlink" title="file ext-counteridn.html unchanged">CounterID&lt;n></span></td><td>Counter ID registers</td><td>RO</td></tr></tbody></table><h2 class="sysregindex"><a id="CNTCTLBase">
		        In the CNTCTLBase block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><span class="brokenlink" title="file ext-cntfrq.html unchanged">CNTFRQ</span></td><td>Counter-timer Frequency</td><td>RO</td></tr><tr><td class="bitfields">0x004</td><td><span class="brokenlink" title="file ext-cntnsar.html unchanged">CNTNSAR</span></td><td>Counter-timer Non-secure Access Register</td><td>RW</td></tr><tr><td class="bitfields">0x008</td><td><span class="brokenlink" title="file ext-cnttidr.html unchanged">CNTTIDR</span></td><td>Counter-timer Timer ID Register</td><td>RO</td></tr><tr><td class="bitfields">0x040 + (4 * n)</td><td><span class="brokenlink" title="file ext-cntacrn.html unchanged">CNTACR&lt;n></span></td><td>Counter-timer Access Control Registers</td><td>RW</td></tr><tr><td class="bitfields">0x080 + (8 * n)</td><td><span class="brokenlink" title="file ext-cntvoffn.html unchanged">CNTVOFF&lt;n>[31:0]</span></td><td>Counter-timer Virtual Offsets</td><td>RW</td></tr><tr><td class="bitfields">0x084 + (8 * n)</td><td><span class="brokenlink" title="file ext-cntvoffn.html unchanged">CNTVOFF&lt;n>[63:32]</span></td><td>Counter-timer Virtual Offsets</td><td>RW</td></tr><tr><td class="bitfields">0xFD0 + (4 * n)</td><td><span class="brokenlink" title="file ext-counteridn.html unchanged">CounterID&lt;n></span></td><td>Counter ID registers</td><td>RO</td></tr></tbody></table><h2 class="sysregindex"><a id="CNTControlBase">
		        In the CNTControlBase block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><span class="brokenlink" title="file ext-cntcr.html unchanged">CNTCR</span></td><td>Counter Control Register</td><td>RW</td></tr><tr><td class="bitfields">0x004</td><td><span class="brokenlink" title="file ext-cntsr.html unchanged">CNTSR</span></td><td>Counter Status Register</td><td>RO</td></tr><tr><td class="bitfields">0x008</td><td><span class="brokenlink" title="file ext-cntcv.html unchanged">CNTCV[63:0]</span></td><td>Counter Count Value register</td><td>RW</td></tr><tr><td class="bitfields">0x020</td><td><span class="brokenlink" title="file ext-cntfid0.html unchanged">CNTFID0</span></td><td>Counter Frequency ID</td><td>ImplementationDefined:RO,RW</td></tr><tr><td class="bitfields">0x020 + (4 * n)</td><td><span class="brokenlink" title="file ext-cntfidn.html unchanged">CNTFID&lt;n></span></td><td>Counter Frequency IDs, n > 0</td><td>ImplementationDefined:RO,RW</td></tr><tr><td class="bitfields">0x10</td><td><span class="brokenlink" title="file ext-cntscr.html unchanged">CNTSCR</span></td><td>Counter Scale Register</td><td>RW</td></tr><tr><td class="bitfields">0x1C</td><td><span class="brokenlink" title="file ext-cntid.html unchanged">CNTID</span></td><td>Counter Identification Register</td><td>RO</td></tr><tr><td class="bitfields">0xFD0 + (4 * n)</td><td><span class="brokenlink" title="file ext-counteridn.html unchanged">CounterID&lt;n></span></td><td>Counter ID registers</td><td>RO</td></tr></tbody></table><h2 class="sysregindex"><a id="CNTEL0BaseN">
		        In the CNTEL0BaseN block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><span class="brokenlink" title="file ext-cntpct.html unchanged">CNTPCT[31:0]</span></td><td>Counter-timer Physical Count</td><td>RO</td></tr><tr><td class="bitfields">0x004</td><td><span class="brokenlink" title="file ext-cntpct.html unchanged">CNTPCT[63:32]</span></td><td>Counter-timer Physical Count</td><td>RO</td></tr><tr><td class="bitfields">0x008</td><td><span class="brokenlink" title="file ext-cntvct.html unchanged">CNTVCT[31:0]</span></td><td>Counter-timer Virtual Count</td><td>RO</td></tr><tr><td class="bitfields">0x00C</td><td><span class="brokenlink" title="file ext-cntvct.html unchanged">CNTVCT[63:32]</span></td><td>Counter-timer Virtual Count</td><td>RO</td></tr><tr><td class="bitfields">0x010</td><td><span class="brokenlink" title="file ext-cntfrq.html unchanged">CNTFRQ</span></td><td>Counter-timer Frequency</td><td>RO</td></tr><tr><td class="bitfields">0x020</td><td><span class="brokenlink" title="file ext-cntp_cval.html unchanged">CNTP_CVAL[31:0]</span></td><td>Counter-timer Physical Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x024</td><td><span class="brokenlink" title="file ext-cntp_cval.html unchanged">CNTP_CVAL[63:32]</span></td><td>Counter-timer Physical Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x028</td><td><span class="brokenlink" title="file ext-cntp_tval.html unchanged">CNTP_TVAL</span></td><td>Counter-timer Physical Timer TimerValue</td><td>RW</td></tr><tr><td class="bitfields">0x02C</td><td><span class="brokenlink" title="file ext-cntp_ctl.html unchanged">CNTP_CTL</span></td><td>Counter-timer Physical Timer Control</td><td>RW</td></tr><tr><td class="bitfields">0x030</td><td><span class="brokenlink" title="file ext-cntv_cval.html unchanged">CNTV_CVAL[31:0]</span></td><td>Counter-timer Virtual Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x034</td><td><span class="brokenlink" title="file ext-cntv_cval.html unchanged">CNTV_CVAL[63:32]</span></td><td>Counter-timer Virtual Timer CompareValue</td><td>RW</td></tr><tr><td class="bitfields">0x038</td><td><span class="goodlink"><a href="ext-cntv_tval.html">CNTV_TVAL</a></span></td><td>Counter-timer Virtual Timer TimerValue</td><td>RW</td></tr><tr><td class="bitfields">0x03C</td><td><span class="brokenlink" title="file ext-cntv_ctl.html unchanged">CNTV_CTL</span></td><td>Counter-timer Virtual Timer Control</td><td>RW</td></tr><tr><td class="bitfields">0xFD0 + (4 * n)</td><td><span class="brokenlink" title="file ext-counteridn.html unchanged">CounterID&lt;n></span></td><td>Counter ID registers</td><td>RO</td></tr></tbody></table><h2 class="sysregindex"><a id="CNTReadBase">
		        In the CNTReadBase block:
		      </a></h2><table class="instructiontable"><thead><tr class="header1"><th>Offset</th><th>Name</th><th>Description</th><th>Access</th></tr></thead><tbody><tr><td class="bitfields">0x000</td><td><span class="brokenlink" title="file ext-cntcv.html unchanged">CNTCV[63:0]</span></td><td>Counter Count Value register</td><td>RO</td></tr><tr><td class="bitfields">0xFD0 + (4 * n)</td><td><span class="brokenlink" title="file ext-counteridn.html unchanged">CounterID&lt;n></span></td><td>Counter ID registers</td><td>RO</td></tr></tbody></table></table><hr/><table style="margin: 0 auto;"><tr><td><div class="topbar"><span class="goodlink"><a href="AArch32-regindex.html">AArch32 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-regindex.html">AArch64 Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch32-sysindex.html">AArch32 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="AArch64-sysindex.html">AArch64 Instructions</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="enc_index.html">Index by Encoding</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_alpha_index.html">External Registers</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="ext_enc_index.html">External Registers by Offset</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="func_index.html">Registers by Functional Group</a></span></div></td><td><div class="topbar"><span class="goodlink"><a href="notice.html">Proprietary Notice</a></span></div></td></tr></table><p class="versions"><ins>30</ins><del>28</del>/03/2023 <ins>19</ins><del>16</del>:<ins>07</ins><del>02</del>; <ins>997dd0cf3258cacf72aa7cf7a885f19a4758c3af</ins><del>72747e43966d6b97dcbd230a1b3f0421d1ea3d94</del></p><p class="copyconf">Copyright © 2010-2023 Arm Limited or its affiliates. All rights reserved. This document is Non-Confidential.</p><div align="center" class="htmldiff_header"><table><tbody><tr><td class="old">(old) </td><td class="explain">htmldiff from-</td><td class="new">(new) </td></tr></tbody></table></div></body></html>