
---------- Begin Simulation Statistics ----------
final_tick                               1226824758000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  67291                       # Simulator instruction rate (inst/s)
host_mem_usage                                 702092                       # Number of bytes of host memory used
host_op_rate                                    67488                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 21349.12                       # Real time elapsed on the host
host_tick_rate                               57464890                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  1436607541                       # Number of instructions simulated
sim_ops                                    1440811309                       # Number of ops (including micro ops) simulated
sim_seconds                                  1.226825                       # Number of seconds simulated
sim_ticks                                1226824758000                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            86.386645                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              178418489                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           206534806                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         11942150                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        278034895                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits          23531648                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups       24192667                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses          661019                       # Number of indirect misses.
system.cpu0.branchPred.lookups              352926505                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted      2187884                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                       2100292                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts          7989676                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 329547799                       # Number of branches committed
system.cpu0.commit.bw_lim_events             47732266                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        6309804                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts       84571637                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1316560488                       # Number of instructions committed
system.cpu0.commit.committedOps            1318664077                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   2282838656                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.577642                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.428519                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   1694632420     74.23%     74.23% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    337755961     14.80%     89.03% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     81069766      3.55%     92.58% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     80108749      3.51%     96.09% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27463030      1.20%     97.29% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5      3316300      0.15%     97.44% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6      5170559      0.23%     97.66% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7      5589605      0.24%     97.91% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     47732266      2.09%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   2282838656                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                        65                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls            25143836                       # Number of function calls committed.
system.cpu0.commit.int_insts               1273932070                       # Number of committed integer instructions.
system.cpu0.commit.loads                    405173170                       # Number of loads committed
system.cpu0.commit.membars                    4203752                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      4203761      0.32%      0.32% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       742069331     56.27%     56.59% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult       11831810      0.90%     57.49% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv         2099839      0.16%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp             6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt            16      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv             2      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc            6      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     57.65% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      407273450     30.89%     88.53% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite     151185821     11.47%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead           12      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite           23      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1318664077                       # Class of committed instruction
system.cpu0.commit.refs                     558459306                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1316560488                       # Number of Instructions Simulated
system.cpu0.committedOps                   1318664077                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              1.857342                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        1.857342                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles            454535750                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred              4003739                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           176139035                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            1422032911                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               833614965                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                995589463                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles               8001321                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts             11734258                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles              7104734                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  352926505                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                255992307                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   1459910562                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4040136                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          140                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    1442159557                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  16                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           38                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles               23907602                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.144328                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         826981676                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         201950137                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.589767                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        2298846233                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.628257                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            0.866032                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              1255726185     54.62%     54.62% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1               779171304     33.89%     88.52% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               161634326      7.03%     95.55% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3                81203599      3.53%     99.08% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                11862024      0.52%     99.60% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 6835847      0.30%     99.90% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6                  307267      0.01%     99.91% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                 2101748      0.09%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    3933      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          2298846233                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                       57                       # number of floating regfile reads
system.cpu0.fp_regfile_writes                      32                       # number of floating regfile writes
system.cpu0.idleCycles                      146456313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts             8115956                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               340225319                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.569504                       # Inst execution rate
system.cpu0.iew.exec_refs                   604252318                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                 161825739                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles              370164681                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            440119628                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts           2106512                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts          4269804                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           162377639                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         1403181686                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            442426579                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts          8770368                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           1392608758                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents               1704084                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents              9417319                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles               8001321                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles             13796026                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked       196184                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads        26363002                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses        38753                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation        11537                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads      6742966                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads     34946458                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores      9091503                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents         11537                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect       749624                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect       7366332                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers                621041022                       # num instructions consuming a value
system.cpu0.iew.wb_count                   1380500764                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.854818                       # average fanout of values written-back
system.cpu0.iew.wb_producers                530877126                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.564552                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    1380594609                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              1709950396                       # number of integer regfile reads
system.cpu0.int_regfile_writes              888258356                       # number of integer regfile writes
system.cpu0.ipc                              0.538404                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.538404                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          4205646      0.30%      0.30% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu            777406539     55.47%     55.77% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult            11834012      0.84%     56.62% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv              2100435      0.15%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                  6      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt                 16      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv                  2      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc                 6      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     56.77% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           445985905     31.82%     88.59% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite          159846523     11.41%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead             13      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite            24      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            1401379127                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses                     70                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads                137                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses           67                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes                69                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                    3144711                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.002244                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                 707080     22.48%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                   0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc                   0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     22.48% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead               1957780     62.26%     84.74% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite               479848     15.26%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1400318122                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads        5105035728                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1380500697                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       1487709660                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                1396871219                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               1401379127                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            6310467                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined       84517605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued           286668                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved           663                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined     18187430                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   2298846233                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.609601                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       0.824050                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         1280621913     55.71%     55.71% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          715195687     31.11%     86.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          249187655     10.84%     97.66% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3           38735433      1.68%     99.34% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4            8997249      0.39%     99.73% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5            1972427      0.09%     99.82% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6            3424257      0.15%     99.97% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7             487738      0.02%     99.99% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8             223874      0.01%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     2298846233                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.573090                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         17007326                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores         4078231                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           440119628                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          162377639                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads                   1911                       # number of misc regfile reads
system.cpu0.misc_regfile_writes                    30                       # number of misc regfile writes
system.cpu0.numCycles                      2445302546                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     8347262                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles              399181060                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps            845203931                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents              14718474                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               843820917                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents              13215198                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents                24151                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           1736249041                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            1414673172                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands          915868810                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                990642938                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              27890780                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles               8001321                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles             56809132                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps                70664874                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups               57                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      1736248984                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        390865                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              5896                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                 32591361                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          5895                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  3638317898                       # The number of ROB reads
system.cpu0.rob.rob_writes                 2822513362                       # The number of ROB writes
system.cpu0.timesIdled                       20690484                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1867                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            83.049301                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits               21046666                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups            25342376                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect          2810866                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted         31145304                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits           1064163                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups        1088055                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses           23892                       # Number of indirect misses.
system.cpu1.branchPred.lookups               35796822                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted        48416                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                       2099999                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts          1992652                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                  28115737                       # Number of branches committed
system.cpu1.commit.bw_lim_events              4268366                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        6300683                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts       17590515                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts           120047053                       # Number of instructions committed
system.cpu1.commit.committedOps             122147232                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples    472629526                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.258442                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.038326                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0    424727003     89.86%     89.86% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1     23334384      4.94%     94.80% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2      7955879      1.68%     96.49% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3      7030634      1.49%     97.97% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4      1901301      0.40%     98.37% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5       825162      0.17%     98.55% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6      2176333      0.46%     99.01% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7       410464      0.09%     99.10% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8      4268366      0.90%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total    472629526                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                        12                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1797507                       # Number of function calls committed.
system.cpu1.commit.int_insts                116584662                       # Number of committed integer instructions.
system.cpu1.commit.loads                     30172985                       # Number of loads committed
system.cpu1.commit.membars                    4200119                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      4200119      3.44%      3.44% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu        76655510     62.76%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult             44      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv              88      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     66.20% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead       32272984     26.42%     92.62% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       9018475      7.38%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite           12      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total        122147232                       # Class of committed instruction
system.cpu1.commit.refs                      41291471                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                  120047053                       # Number of Instructions Simulated
system.cpu1.committedOps                    122147232                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.972323                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.972323                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles            377443652                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred               864863                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved            20021151                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts             146311099                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles                26282688                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                 65258528                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles               1994635                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts              2024576                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles              5178356                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                   35796822                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                 23127582                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                    447647473                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes               291427                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.IcacheWaitRetryStallCycles           27                       # Number of stall cycles due to full MSHR
system.cpu1.fetch.Insts                     151774827                       # Number of instructions fetch has processed
system.cpu1.fetch.MiscStallCycles                   3                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu1.fetch.SquashCycles                5625698                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.075067                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles          25697507                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches          22110829                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.318276                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples         476157859                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.323160                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            0.752547                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0               378496280     79.49%     79.49% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1                62079260     13.04%     92.53% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2                19539035      4.10%     96.63% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3                12490113      2.62%     99.25% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                 2805278      0.59%     99.84% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                  461732      0.10%     99.94% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6                  285437      0.06%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                     564      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                     160      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total           476157859                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                       12                       # number of floating regfile reads
system.cpu1.idleCycles                         707852                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts             2112488                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches                30777335                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.281702                       # Inst execution rate
system.cpu1.iew.exec_refs                    45664054                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  11499756                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles              313557443                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts             34757971                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts           2100649                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts          1954704                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts            11845673                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts          139690598                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts             34164298                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts          1852586                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts            134334049                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents               1556532                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents              5966387                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles               1994635                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles             10135858                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked       100503                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1067543                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses        30325                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation         2624                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads        15607                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads      4584986                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores       727187                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents          2624                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect       545029                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect       1567459                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers                 80085048                       # num instructions consuming a value
system.cpu1.iew.wb_count                    132941679                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.836327                       # average fanout of values written-back
system.cpu1.iew.wb_producers                 66977272                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.278782                       # insts written-back per cycle
system.cpu1.iew.wb_sent                     133012842                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads               170343476                       # number of integer regfile reads
system.cpu1.int_regfile_writes               89662456                       # number of integer regfile writes
system.cpu1.ipc                              0.251742                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.251742                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          4200230      3.08%      3.08% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu             85784835     62.99%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                  47      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                   88      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     66.07% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead            36726341     26.97%     93.04% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            9475082      6.96%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite            12      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total             136186635                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses                     15                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads                 27                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses           12                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes                12                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                    3024898                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.022211                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                 757981     25.06%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                    0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt                    0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                   0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv                    0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc                   0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     25.06% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead               1819553     60.15%     85.21% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite               447361     14.79%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite               3      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses             135011288                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads         751807593                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses    132941667                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes        157235992                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                 133389731                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued                136186635                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            6300867                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined       17543365                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued           251593                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved           184                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined      7213902                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples    476157859                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.286012                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       0.785078                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0          394975005     82.95%     82.95% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1           50078376     10.52%     93.47% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2           18479305      3.88%     97.35% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3            6191724      1.30%     98.65% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4            3842999      0.81%     99.46% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5            1042579      0.22%     99.67% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6             996424      0.21%     99.88% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7             400534      0.08%     99.97% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8             150913      0.03%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total      476157859                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.285587                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         13805159                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores         1382050                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads            34757971                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores           11845673                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads                    111                       # number of misc regfile reads
system.cpu1.numCycles                       476865711                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                  1976776898                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles              338538687                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps             81677262                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents              14561512                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles                29854585                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents               3271718                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents                35689                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups            183134000                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts             144110582                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands           96968203                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                 65381673                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              21787200                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles               1994635                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles             40363041                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps                15290941                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups               12                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups       183133988                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles         25238                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts               610                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                 30437655                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts           608                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                   608098660                       # The number of ROB reads
system.cpu1.rob.rob_writes                  283014699                       # The number of ROB writes
system.cpu1.timesIdled                          50369                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued          5024421                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit                24681                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified             5308380                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage              14557376                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests      8981333                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests      17913927                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests       571578                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops        50996                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests     76486870                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops      5747189                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    153040520                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops        5798185                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            5786669                       # Transaction distribution
system.membus.trans_dist::WritebackDirty      3799804                       # Transaction distribution
system.membus.trans_dist::CleanEvict          5132670                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              385                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq            287                       # Transaction distribution
system.membus.trans_dist::ReadExReq           3194012                       # Transaction distribution
system.membus.trans_dist::ReadExResp          3194003                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       5786669                       # Transaction distribution
system.membus.trans_dist::InvalidateReq           100                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port     26894599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total               26894599                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port    817950464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               817950464                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                              568                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           8981453                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 8981453    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total             8981453                       # Request fanout histogram
system.membus.respLayer1.occupancy        47282528185                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              3.9                       # Layer utilization (%)
system.membus.reqLayer0.occupancy         35365123723                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                 12                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples            6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    695605666.666667                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   802022934.293881                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10            6    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value       247000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value   1781754500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total              6                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   1222651124000                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   4173634000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    225430155                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       225430155                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    225430155                       # number of overall hits
system.cpu0.icache.overall_hits::total      225430155                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst     30562152                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total      30562152                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst     30562152                       # number of overall misses
system.cpu0.icache.overall_misses::total     30562152                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst 410422930995                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total 410422930995                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst 410422930995                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total 410422930995                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    255992307                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    255992307                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    255992307                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    255992307                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.119387                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.119387                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.119387                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.119387                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 13429.124068                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 13429.124068                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 13429.124068                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 13429.124068                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         3184                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs               58                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    54.896552                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks     29612475                       # number of writebacks
system.cpu0.icache.writebacks::total         29612475                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst       949643                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total       949643                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst       949643                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total       949643                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst     29612509                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total     29612509                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst     29612509                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total     29612509                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst 372020435997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total 372020435997                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst 372020435997                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total 372020435997                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.115677                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.115677                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.115677                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.115677                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 12562.948854                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 12562.948854                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 12562.948854                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 12562.948854                       # average overall mshr miss latency
system.cpu0.icache.replacements              29612475                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    225430155                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      225430155                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst     30562152                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total     30562152                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst 410422930995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total 410422930995                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    255992307                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    255992307                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.119387                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.119387                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 13429.124068                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 13429.124068                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst       949643                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total       949643                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst     29612509                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total     29612509                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst 372020435997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total 372020435997                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.115677                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.115677                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 12562.948854                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 12562.948854                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse           31.999950                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          255042398                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs         29612475                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs             8.612667                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle            87500                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst    31.999950                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total     0.999998                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::4            1                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        541597121                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       541597121                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    481299225                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       481299225                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    481299225                       # number of overall hits
system.cpu0.dcache.overall_hits::total      481299225                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data     78548433                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total      78548433                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data     78548433                       # number of overall misses
system.cpu0.dcache.overall_misses::total     78548433                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 1893310484427                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 1893310484427                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 1893310484427                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 1893310484427                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    559847658                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    559847658                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    559847658                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    559847658                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.140303                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.140303                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.140303                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.140303                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 24103.733354                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 24103.733354                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 24103.733354                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 24103.733354                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs     12598800                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets       323040                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs           281451                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets           4026                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    44.763742                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    80.238450                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     43873242                       # number of writebacks
system.cpu0.dcache.writebacks::total         43873242                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data     35588460                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total     35588460                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data     35588460                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total     35588460                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     42959973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     42959973                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     42959973                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     42959973                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 747290925749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 747290925749                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 747290925749                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 747290925749                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.076735                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.076735                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.076735                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.076735                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 17395.051104                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 17395.051104                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 17395.051104                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 17395.051104                       # average overall mshr miss latency
system.cpu0.dcache.replacements              43873242                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    349251372                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      349251372                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data     59414326                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total     59414326                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 1192360522000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 1192360522000                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    408665698                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    408665698                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.145386                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.145386                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 20068.569355                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 20068.569355                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data     21796724                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total     21796724                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     37617602                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     37617602                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 579752453000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 579752453000                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.092050                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.092050                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 15411.733395                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 15411.733395                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data    132047853                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total     132047853                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     19134107                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     19134107                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 700949962427                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 700949962427                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data    151181960                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total    151181960                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.126563                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.126563                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 36633.534161                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 36633.534161                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     13791736                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     13791736                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      5342371                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      5342371                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 167538472749                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 167538472749                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.035337                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.035337                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 31360.321615                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 31360.321615                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         2147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         2147                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1791                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1791                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data    130409000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total    130409000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         3938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         3938                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.454799                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.454799                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 72813.512004                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 72813.512004                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1777                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           14                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       963500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       963500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.003555                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.003555                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 68821.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 68821.428571                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         3741                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         3741                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total          143                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data       666500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total       666500                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3884                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.036818                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.036818                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4660.839161                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4660.839161                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total          141                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data       525500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total       525500                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.036303                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.036303                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3726.950355                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3726.950355                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data      1186137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total        1186137                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       914155                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       914155                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data  92636619500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total  92636619500                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data      2100292                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total      2100292                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.435251                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.435251                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 101335.790429                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 101335.790429                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       914155                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       914155                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data  91722464500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total  91722464500                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.435251                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.435251                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 100335.790429                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 100335.790429                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.999334                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          526364297                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         43873829                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs            11.997227                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle           256500                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.999334                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.999979                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           23                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::3            9                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1167785405                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1167785405                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst            29426074                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            40717062                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst               61295                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data              840182                       # number of demand (read+write) hits
system.l2.demand_hits::total                 71044613                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst           29426074                       # number of overall hits
system.l2.overall_hits::.cpu0.data           40717062                       # number of overall hits
system.l2.overall_hits::.cpu1.inst              61295                       # number of overall hits
system.l2.overall_hits::.cpu1.data             840182                       # number of overall hits
system.l2.overall_hits::total                71044613                       # number of overall hits
system.l2.demand_misses::.cpu0.inst            186434                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data           3155788                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst              3057                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data           2129023                       # number of demand (read+write) misses
system.l2.demand_misses::total                5474302                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst           186434                       # number of overall misses
system.l2.overall_misses::.cpu0.data          3155788                       # number of overall misses
system.l2.overall_misses::.cpu1.inst             3057                       # number of overall misses
system.l2.overall_misses::.cpu1.data          2129023                       # number of overall misses
system.l2.overall_misses::total               5474302                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst  15434546000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 314906604498                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst    274133500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 224405395997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     555020679995                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst  15434546000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 314906604498                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst    274133500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 224405395997                       # number of overall miss cycles
system.l2.overall_miss_latency::total    555020679995                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst        29612508                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        43872850                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           64352                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data         2969205                       # number of demand (read+write) accesses
system.l2.demand_accesses::total             76518915                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst       29612508                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       43872850                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          64352                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data        2969205                       # number of overall (read+write) accesses
system.l2.overall_accesses::total            76518915                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.006296                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.071930                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.047504                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.717035                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.071542                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.006296                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.071930                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.047504                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.717035                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.071542                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82788.257507                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 99786.995989                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 89674.026824                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 105402.992827                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 101386.565811                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82788.257507                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 99786.995989                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 89674.026824                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 105402.992827                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 101386.565811                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs               4277                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                        58                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      73.741379                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                   3018916                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks             3799804                       # number of writebacks
system.l2.writebacks::total                   3799804                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst             12                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         183118                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst             35                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data          96026                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total              279191                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst            12                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        183118                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst            35                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data         96026                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total             279191                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst       186422                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data      2972670                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst         3022                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data      2032997                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           5195111                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst       186422                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data      2972670                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst         3022                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data      2032997                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher      3796219                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          8991330                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst  13569796000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 270647382998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst    242311000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 194567265997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 479026755995                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst  13569796000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 270647382998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst    242311000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 194567265997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 334968758667                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 813995514662                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.006295                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.067756                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.046960                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.684694                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.067893                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.006295                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.067756                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.046960                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.684694                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.117505                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72790.743582                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 91045.216253                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 80182.329583                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 95704.649833                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 92207.222520                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72790.743582                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 91045.216253                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 80182.329583                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 95704.649833                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 88237.469616                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 90531.157756                       # average overall mshr miss latency
system.l2.replacements                       14695603                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     10499552                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         10499552                       # number of WritebackDirty hits
system.l2.WritebackDirty_accesses::.writebacks     10499552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     10499552                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks     65485711                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total         65485711                       # number of WritebackClean hits
system.l2.WritebackClean_accesses::.writebacks     65485711                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total     65485711                       # number of WritebackClean accesses(hits+misses)
system.l2.HardPFReq_mshr_misses::.l2.prefetcher      3796219                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total        3796219                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 334968758667                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 334968758667                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 88237.469616                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 88237.469616                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data               9                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data               1                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                   10                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data            79                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data             2                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                 81                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data       333000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       333000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data           88                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data            3                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total               91                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.897727                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.666667                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.890110                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  4215.189873                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4111.111111                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_misses::.cpu0.data           79                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data            2                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total            81                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data      1595000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data        41000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total      1636000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.897727                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.666667                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.890110                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 20189.873418                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data        20500                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 20197.530864                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data             1                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                  2                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data            2                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           30                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               32                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data        64000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data        28500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total        92500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data            3                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data           31                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total             34                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.666667                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.967742                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.941176                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        32000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data          950                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total  2890.625000                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_hits::.cpu0.data            1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_hits::total             1                       # number of SCUpgradeReq MSHR hits
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data            1                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           30                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           31                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data        19500                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       608999                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       628499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.333333                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.967742                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.911765                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19500                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 20299.966667                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 20274.161290                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          4254723                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data           263258                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               4517981                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2001017                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        1430713                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             3431730                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 203663251999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 153594816500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  357258068499                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      6255740                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      1693971                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           7949711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.319869                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.844591                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.431680                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 101779.870935                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 107355.435017                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 104104.363834                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data       158428                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        83092                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           241520                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      1842589                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      1347621                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        3190210                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 171880076999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 131345580500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 303225657499                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.294544                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.795540                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.401299                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 93281.831705                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 97464.777189                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 95048.807915                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst      29426074                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst         61295                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total           29487369                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst       186434                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst         3057                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           189491                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst  15434546000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst    274133500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  15708679500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst     29612508                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        64352                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total       29676860                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.006296                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.047504                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.006385                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82788.257507                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 89674.026824                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82899.343504                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst           12                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst           35                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total            47                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst       186422                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst         3022                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       189444                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst  13569796000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst    242311000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  13812107000                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.006295                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.046960                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.006384                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72790.743582                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 80182.329583                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72908.653745                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data     36462339                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data       576924                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          37039263                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data      1154771                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data       698310                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total         1853081                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 111243352499                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data  70810579497                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 182053931996                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     37617110                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data      1275234                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total      38892344                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.030698                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.547594                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.047646                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 96333.690835                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 101402.786008                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 98243.914862                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data        24690                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data        12934                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total        37624                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data      1130081                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data       685376                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total      1815457                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data  98767305999                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data  63221685497                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 161988991496                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.030042                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.537451                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.046679                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 87398.430731                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 92243.798290                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 89227.666365                       # average ReadSharedReq mshr miss latency
system.l2.InvalidateReq_hits::.cpu0.data           31                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::.cpu1.data           20                       # number of InvalidateReq hits
system.l2.InvalidateReq_hits::total                51                       # number of InvalidateReq hits
system.l2.InvalidateReq_misses::.cpu0.data          121                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::.cpu1.data           39                       # number of InvalidateReq misses
system.l2.InvalidateReq_misses::total             160                       # number of InvalidateReq misses
system.l2.InvalidateReq_miss_latency::.cpu0.data      2699500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::.cpu1.data      1018500                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_miss_latency::total      3718000                       # number of InvalidateReq miss cycles
system.l2.InvalidateReq_accesses::.cpu0.data          152                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::.cpu1.data           59                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_accesses::total           211                       # number of InvalidateReq accesses(hits+misses)
system.l2.InvalidateReq_miss_rate::.cpu0.data     0.796053                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::.cpu1.data     0.661017                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_miss_rate::total     0.758294                       # miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_miss_latency::.cpu0.data 22309.917355                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::.cpu1.data 26115.384615                       # average InvalidateReq miss latency
system.l2.InvalidateReq_avg_miss_latency::total 23237.500000                       # average InvalidateReq miss latency
system.l2.InvalidateReq_mshr_hits::.cpu0.data           42                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::.cpu1.data           18                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_hits::total           60                       # number of InvalidateReq MSHR hits
system.l2.InvalidateReq_mshr_misses::.cpu0.data           79                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::.cpu1.data           21                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_misses::total          100                       # number of InvalidateReq MSHR misses
system.l2.InvalidateReq_mshr_miss_latency::.cpu0.data      1545500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::.cpu1.data       410000                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_latency::total      1955500                       # number of InvalidateReq MSHR miss cycles
system.l2.InvalidateReq_mshr_miss_rate::.cpu0.data     0.519737                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::.cpu1.data     0.355932                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_mshr_miss_rate::total     0.473934                       # mshr miss rate for InvalidateReq accesses
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu0.data 19563.291139                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::.cpu1.data 19523.809524                       # average InvalidateReq mshr miss latency
system.l2.InvalidateReq_avg_mshr_miss_latency::total        19555                       # average InvalidateReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                    63.999920                       # Cycle average of tags in use
system.l2.tags.total_refs                   155958251                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                  14695714                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                     10.612499                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      29.910411                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        2.804934                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       12.907628                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.058348                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data        2.167038                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    16.151562                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.467350                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.043827                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.201682                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000912                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.033860                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.252368                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999999                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022            18                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            46                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::0            6                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           12                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           35                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            5                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281250                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718750                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                1234731890                       # Number of tag accesses
system.l2.tags.data_accesses               1234731890                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst      11930944                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data     190394240                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst        193408                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data     130212224                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher    242032192                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          574763008                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst     11930944                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst       193408                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      12124352                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    243187456                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       243187456                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst         186421                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data        2974910                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst           3022                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data        2034566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher      3781753                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             8980672                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks      3799804                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total            3799804                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          9725060                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data        155192695                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           157649                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data        106137591                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher    197283427                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             468496421                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      9725060                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       157649                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          9882709                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      198225096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            198225096                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      198225096                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         9725060                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data       155192695                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          157649                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data       106137591                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher    197283427                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            666721517                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   3721270.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples    186421.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples   2890049.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples      3022.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples   2019138.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples   3781474.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.005639064250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       228948                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       228948                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState            18756521                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            3502955                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                     8980672                       # Number of read requests accepted
system.mem_ctrls.writeReqs                    3799804                       # Number of write requests accepted
system.mem_ctrls.readBursts                   8980672                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                  3799804                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                 100568                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                 78534                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0            502586                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1            505945                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2            543454                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3            994254                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4            606583                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5            603585                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            519024                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7            503222                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8            544643                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9            502920                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10           516825                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11           503517                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           516944                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           502040                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14           507212                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15           507350                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            232937                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            232323                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            228166                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            229474                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            232447                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            232469                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            231173                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            228982                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            240334                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            231628                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           234444                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           232967                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           234138                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           232956                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           233131                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           233669                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       2.84                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      24.91                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 313157684646                       # Total ticks spent queuing
system.mem_ctrls.totBusLat                44400520000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            479659634646                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     35265.09                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                54015.09                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                  5530674                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 1724692                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 62.28                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                46.35                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6               8980672                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6              3799804                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2984338                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                 1890101                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                  902636                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                  769985                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                  684540                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                  416716                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                  340597                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                  280190                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                  206144                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                  132809                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                  94828                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                  73178                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                  49387                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                  27243                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                  13329                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                   7630                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                   3996                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                   2268                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                    175                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                     14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                  20273                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                  22214                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                  83044                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 176978                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 208747                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 226867                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 235560                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 239925                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 243517                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 247050                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 251231                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 259941                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 252534                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 252866                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 248566                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 239770                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 237381                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 239555                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                  14819                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                   7729                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                   4357                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                   2677                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   1637                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   1099                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                    710                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                    522                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    384                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    294                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    204                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    172                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    101                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                     82                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                     72                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                     51                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                     48                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                     28                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                     25                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     15                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                     10                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      3                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples      5345963                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    150.858310                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    96.698370                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.125851                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127      3855597     72.12%     72.12% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       666370     12.46%     84.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383       267388      5.00%     89.59% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511       218564      4.09%     93.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        64985      1.22%     94.89% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767        31586      0.59%     95.48% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895        19857      0.37%     95.85% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023        17453      0.33%     96.18% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       204163      3.82%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total      5345963                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       228948                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      38.786034                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     28.953378                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    313.252431                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-8191       228943    100.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::32768-40959            4      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::131072-139263            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        228948                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       228948                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.253638                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.237135                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.767405                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           203415     88.85%     88.85% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             2588      1.13%     89.98% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18            16053      7.01%     96.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19             4873      2.13%     99.12% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20             1518      0.66%     99.78% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              361      0.16%     99.94% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              110      0.05%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               23      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::26                1      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        228948                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM              568326656                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                 6436352                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               238159232                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               574763008                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            243187456                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                       463.25                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       194.13                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    468.50                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    198.23                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.14                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     3.62                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.52                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  1226824668500                       # Total gap between requests
system.mem_ctrls.avgGap                      95992.10                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst     11930944                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data    184963136                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst       193408                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data    129224832                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher    242014336                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    238159232                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 9725059.689413277432                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 150765734.709765285254                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 157649.247570858046                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 105332755.275224074721                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 197268871.875831514597                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 194126529.031133234501                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst       186421                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data      2974910                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst         3022                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data      2034566                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher      3781753                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks      3799804                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   5877047522                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 148074668742                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    116031265                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 110218009851                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 215373877266                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 29307557195680                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     31525.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     49774.50                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     38395.52                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     54172.74                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     56950.80                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7712912.88                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    57.58                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy          18636992220                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy           9905773515                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy         29284360140                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy         9778453740                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     96843907680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     241078952670                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy     268086852480                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       673615292445                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower        549.072138                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE 694147825918                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF  40966120000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 491710812082                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy          19533276420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy          10382156070                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy         34119582420                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy         9646408620                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     96843907680.000015                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     402775132230                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy     131921648640                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       705222112080                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower        574.835246                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE 338545722387                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF  40966120000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 847312915613                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions                183                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples           92                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    10739162929.347826                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   55840785620.480194                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10           88     95.65%     95.65% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::5e+10-1e+11            1      1.09%     96.74% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1e+11-1.5e+11            1      1.09%     97.83% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::2e+11-2.5e+11            1      1.09%     98.91% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::4.5e+11-5e+11            1      1.09%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        14000                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value 473177530500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total             92                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   238821768500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED 988002989500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst     23052846                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        23052846                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst     23052846                       # number of overall hits
system.cpu1.icache.overall_hits::total       23052846                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        74736                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         74736                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        74736                       # number of overall misses
system.cpu1.icache.overall_misses::total        74736                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1232909499                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1232909499                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1232909499                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1232909499                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst     23127582                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     23127582                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst     23127582                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     23127582                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.003231                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.003231                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.003231                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.003231                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 16496.862275                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 16496.862275                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 16496.862275                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 16496.862275                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs          457                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                6                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs    76.166667                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        64320                       # number of writebacks
system.cpu1.icache.writebacks::total            64320                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst        10384                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total        10384                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst        10384                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total        10384                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        64352                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        64352                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        64352                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        64352                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1058864000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1058864000                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1058864000                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1058864000                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.002782                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.002782                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.002782                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.002782                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 16454.251616                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 16454.251616                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 16454.251616                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 16454.251616                       # average overall mshr miss latency
system.cpu1.icache.replacements                 64320                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst     23052846                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       23052846                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        74736                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        74736                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1232909499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1232909499                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst     23127582                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     23127582                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.003231                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.003231                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 16496.862275                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 16496.862275                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst        10384                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total        10384                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        64352                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        64352                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1058864000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1058864000                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.002782                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.002782                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 16454.251616                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 16454.251616                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse           30.449663                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs           21039223                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            64320                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs           327.102348                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle        389033500                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst    30.449663                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst     0.951552                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total     0.951552                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::0           20                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4           12                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses         46319516                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses        46319516                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data     32173229                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        32173229                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data     32173229                       # number of overall hits
system.cpu1.dcache.overall_hits::total       32173229                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data      9543386                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total       9543386                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data      9543386                       # number of overall misses
system.cpu1.dcache.overall_misses::total      9543386                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 790188484232                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 790188484232                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 790188484232                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 790188484232                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data     41716615                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     41716615                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data     41716615                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     41716615                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.228767                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.228767                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.228767                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.228767                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 82799.593795                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 82799.593795                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 82799.593795                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 82799.593795                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs      7027280                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets       271950                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs           112069                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets           3823                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    62.704941                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    71.135234                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks      2969056                       # number of writebacks
system.cpu1.dcache.writebacks::total          2969056                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data      7348794                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total      7348794                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data      7348794                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total      7348794                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data      2194592                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total      2194592                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data      2194592                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total      2194592                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 164727279373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 164727279373                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 164727279373                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 164727279373                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.052607                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.052607                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.052607                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.052607                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 75060.548554                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 75060.548554                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 75060.548554                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 75060.548554                       # average overall mshr miss latency
system.cpu1.dcache.replacements               2969056                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data     27004133                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       27004133                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data      5694449                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total      5694449                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 403966202000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 403966202000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data     32698582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     32698582                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.174150                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.174150                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 70940.349453                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 70940.349453                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data      4418784                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total      4418784                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data      1275665                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total      1275665                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data  80315273000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total  80315273000                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.039013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.039013                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 62959.533263                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 62959.533263                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data      5169096                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       5169096                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data      3848937                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total      3848937                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 386222282232                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 386222282232                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data      9018033                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      9018033                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.426804                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.426804                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 100345.181600                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 100345.181600                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data      2930010                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total      2930010                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data       918927                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total       918927                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data  84412006373                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total  84412006373                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.101899                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.101899                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 91859.316761                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 91859.316761                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total          320                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          160                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data      4605500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total      4605500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total          480                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.333333                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 28784.375000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 28784.375000                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          155                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total            5                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       124000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.010417                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.010417                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data        24800                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total        24800                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data          302                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total          302                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total          149                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      1474000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      1474000                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total          451                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.330377                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.330377                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  9892.617450                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  9892.617450                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total          149                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      1325000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      1325000                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.330377                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.330377                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  8892.617450                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  8892.617450                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data      1324476                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total        1324476                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       775523                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       775523                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data  76480343500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total  76480343500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total      2099999                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.369297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.369297                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 98617.763110                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 98617.763110                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       775523                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       775523                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data  75704820500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total  75704820500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.369297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.369297                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 97617.763110                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 97617.763110                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           29.893033                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs           36467952                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs          2969977                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs            12.278867                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle        389045000                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    29.893033                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.934157                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.934157                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           31                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::0           29                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.968750                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses         90605098                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses        90605098                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 1226824758000                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp          68570063                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     14299356                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean     66019541                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict        10895799                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq          6533997                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq             394                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq           290                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp            684                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          7950454                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         7950454                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq      29676860                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq     38893204                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateReq          211                       # Transaction distribution
system.tol2bus.trans_dist::InvalidateResp          211                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side     88837490                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    131620618                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side       193024                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side      8908624                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             229559756                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side   3790398848                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side   5615749888                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      8235008                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side    380048704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total             9794432448                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                        21231762                       # Total snoops (count)
system.tol2bus.snoopTraffic                 243290048                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples         97751020                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.065698                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.251223                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0               91413563     93.52%     93.52% # Request fanout histogram
system.tol2bus.snoop_fanout::1                6252848      6.40%     99.91% # Request fanout histogram
system.tol2bus.snoop_fanout::2                  84608      0.09%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      1      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              3                       # Request fanout histogram
system.tol2bus.snoop_fanout::total           97751020                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       153039360485                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.5                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy       65817995681                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             5.4                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       44449470442                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             3.6                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy        4456694772                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             0.4                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          96653733                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------

---------- Begin Simulation Statistics ----------
final_tick                               4446013669500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  64470                       # Simulator instruction rate (inst/s)
host_mem_usage                                 703940                       # Number of bytes of host memory used
host_op_rate                                    64540                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                 76712.28                       # Real time elapsed on the host
host_tick_rate                               41964451                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                  4945625165                       # Number of instructions simulated
sim_ops                                    4951009268                       # Number of ops (including micro ops) simulated
sim_seconds                                  3.219189                       # Number of seconds simulated
sim_ticks                                3219188911500                       # Number of ticks simulated
system.cpu0.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu0.branchPred.BTBHitPct            99.517626                       # BTB Hit Percentage
system.cpu0.branchPred.BTBHits              407453145                       # Number of BTB hits
system.cpu0.branchPred.BTBLookups           409428120                       # Number of BTB lookups
system.cpu0.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu0.branchPred.condIncorrect         50890223                       # Number of conditional branches incorrect
system.cpu0.branchPred.condPredicted        494644601                       # Number of conditional branches predicted
system.cpu0.branchPred.indirectHits            993283                       # Number of indirect target hits.
system.cpu0.branchPred.indirectLookups        1002743                       # Number of indirect predictor lookups.
system.cpu0.branchPred.indirectMisses            9460                       # Number of indirect misses.
system.cpu0.branchPred.lookups              526608329                       # Number of BP lookups
system.cpu0.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu0.branchPredindirectMispredicted         7088                       # Number of mispredicted indirect branches.
system.cpu0.commit.amos                        592069                       # Number of atomic instructions committed
system.cpu0.commit.branchMispredicts         50880819                       # The number of times a branch was mispredicted
system.cpu0.commit.branches                 224549530                       # Number of branches committed
system.cpu0.commit.bw_lim_events             99632455                       # number cycles where commit BW limit reached
system.cpu0.commit.commitNonSpecStalls        1780605                       # The number of times commit has been forced to stall to communicate backwards
system.cpu0.commit.commitSquashedInsts     1111284771                       # The number of squashed insts skipped by commit
system.cpu0.commit.committedInsts          1759766656                       # Number of instructions committed
system.cpu0.commit.committedOps            1760358874                       # Number of ops (including micro ops) committed
system.cpu0.commit.committed_per_cycle::samples   6246291048                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::mean     0.281825                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::stdev     1.255825                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::0   5778458632     92.51%     92.51% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::1    168590003      2.70%     95.21% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::2     62040994      0.99%     96.20% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::3     34261416      0.55%     96.75% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::4     27603297      0.44%     97.19% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::5     18435827      0.30%     97.49% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::6     35628296      0.57%     98.06% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::7     21640128      0.35%     98.40% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::8     99632455      1.60%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu0.commit.committed_per_cycle::total   6246291048                       # Number of insts commited each cycle
system.cpu0.commit.fp_insts                 666673445                       # Number of committed floating point instructions.
system.cpu0.commit.function_calls             1822179                       # Number of function calls committed.
system.cpu0.commit.int_insts               1403221885                       # Number of committed integer instructions.
system.cpu0.commit.loads                    444971450                       # Number of loads committed
system.cpu0.commit.membars                    1182354                       # Number of memory barriers committed
system.cpu0.commit.op_class_0::No_OpClass      1182933      0.07%      0.07% # Class of committed instruction
system.cpu0.commit.op_class_0::IntAlu       813416819     46.21%     46.27% # Class of committed instruction
system.cpu0.commit.op_class_0::IntMult           6951      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::IntDiv             990      0.00%     46.28% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatAdd     205602019     11.68%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCmp           562      0.00%     57.95% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatCvt     112722191      6.40%     64.36% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMult     26883424      1.53%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMultAcc            0      0.00%     65.89% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatDiv      37484353      2.13%     68.01% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMisc     37618423      2.14%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu0.commit.op_class_0::MemRead      277712172     15.78%     85.93% # Class of committed instruction
system.cpu0.commit.op_class_0::MemWrite       1365564      0.08%     86.00% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemRead    167851347      9.54%     95.54% # Class of committed instruction
system.cpu0.commit.op_class_0::FloatMemWrite     78511126      4.46%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu0.commit.op_class_0::total       1760358874                       # Class of committed instruction
system.cpu0.commit.refs                     525440209                       # Number of memory references committed
system.cpu0.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu0.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu0.committedInsts                 1759766656                       # Number of Instructions Simulated
system.cpu0.committedOps                   1760358874                       # Number of Ops (including micro ops) Simulated
system.cpu0.cpi                              3.656522                       # CPI: Cycles Per Instruction
system.cpu0.cpi_total                        3.656522                       # CPI: Total CPI of All Threads
system.cpu0.decode.BlockedCycles           4975936326                       # Number of cycles decode is blocked
system.cpu0.decode.BranchMispred                 9513                       # Number of times decode detected a branch misprediction
system.cpu0.decode.BranchResolved           326771138                       # Number of times decode resolved a branch
system.cpu0.decode.DecodedInsts            3272848745                       # Number of instructions handled by decode
system.cpu0.decode.IdleCycles               291252103                       # Number of cycles decode is idle
system.cpu0.decode.RunCycles                975424401                       # Number of cycles decode is running
system.cpu0.decode.SquashCycles              56565715                       # Number of cycles decode is squashing
system.cpu0.decode.SquashedInsts                14225                       # Number of squashed instructions handled by decode
system.cpu0.decode.UnblockCycles            125280557                       # Number of cycles decode is unblocking
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.fetch.Branches                  526608329                       # Number of branches that fetch encountered
system.cpu0.fetch.CacheLines                273434711                       # Number of cache lines fetched
system.cpu0.fetch.Cycles                   6076724572                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu0.fetch.IcacheSquashes              4826030                       # Number of outstanding Icache misses that were squashed
system.cpu0.fetch.IcacheWaitRetryStallCycles          139                       # Number of stall cycles due to full MSHR
system.cpu0.fetch.Insts                    4021948240                       # Number of instructions fetch has processed
system.cpu0.fetch.MiscStallCycles                  41                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu0.fetch.PendingTrapStallCycles           40                       # Number of stall cycles due to pending traps
system.cpu0.fetch.SquashCycles              113150250                       # Number of cycles fetch has spent squashing
system.cpu0.fetch.branchRate                 0.081840                       # Number of branch fetches per cycle
system.cpu0.fetch.icacheStallCycles         291159185                       # Number of cycles fetch is stalled on an Icache miss
system.cpu0.fetch.predictedBranches         408446428                       # Number of branches that fetch has predicted taken
system.cpu0.fetch.rate                       0.625048                       # Number of inst fetches per cycle
system.cpu0.fetch.rateDist::samples        6424459102                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::mean             0.626200                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::stdev            1.285333                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::0              4295952263     66.87%     66.87% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::1              1460687802     22.74%     89.61% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::2               127616913      1.99%     91.59% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::3               308010888      4.79%     96.39% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::4                26037442      0.41%     96.79% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::5                 2941411      0.05%     96.84% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::6               158306615      2.46%     99.30% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::7                44897579      0.70%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::8                    8189      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu0.fetch.rateDist::total          6424459102                       # Number of instructions fetched each cycle (Total)
system.cpu0.fp_regfile_reads                781541515                       # number of floating regfile reads
system.cpu0.fp_regfile_writes               659592825                       # number of floating regfile writes
system.cpu0.idleCycles                       10166286                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu0.iew.branchMispredicts            57347245                       # Number of branch mispredicts detected at execute
system.cpu0.iew.exec_branches               321668319                       # Number of branches executed
system.cpu0.iew.exec_nop                            0                       # number of nop insts executed
system.cpu0.iew.exec_rate                    0.411318                       # Inst execution rate
system.cpu0.iew.exec_refs                  1068479775                       # number of memory reference insts executed
system.cpu0.iew.exec_stores                  85271565                       # Number of stores executed
system.cpu0.iew.exec_swp                            0                       # number of swp insts executed
system.cpu0.iew.iewBlockCycles             2888417371                       # Number of cycles IEW is blocking
system.cpu0.iew.iewDispLoadInsts            736166426                       # Number of dispatched load instructions
system.cpu0.iew.iewDispNonSpecInsts            882681                       # Number of dispatched non-speculative instructions
system.cpu0.iew.iewDispSquashedInsts         68363783                       # Number of squashed instructions skipped by dispatch
system.cpu0.iew.iewDispStoreInsts           110311477                       # Number of dispatched store instructions
system.cpu0.iew.iewDispatchedInsts         2867831113                       # Number of instructions dispatched to IQ
system.cpu0.iew.iewExecLoadInsts            983208210                       # Number of load instructions executed
system.cpu0.iew.iewExecSquashedInsts         54652319                       # Number of squashed instructions skipped in execute
system.cpu0.iew.iewExecutedInsts           2646674119                       # Number of executed instructions
system.cpu0.iew.iewIQFullEvents              28367524                       # Number of times the IQ has become full, causing a stall
system.cpu0.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu0.iew.iewLSQFullEvents            526457045                       # Number of times the LSQ has become full, causing a stall
system.cpu0.iew.iewSquashCycles              56565715                       # Number of cycles IEW is squashing
system.cpu0.iew.iewUnblockCycles            580112813                       # Number of cycles IEW is unblocking
system.cpu0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu0.iew.lsq.thread0.cacheBlocked     60650953                       # Number of times an access to memory failed due to the cache being blocked
system.cpu0.iew.lsq.thread0.forwLoads         1181387                       # Number of loads that had data forwarded from stores
system.cpu0.iew.lsq.thread0.ignoredResponses          148                       # Number of memory responses ignored because the instruction is squashed
system.cpu0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu0.iew.lsq.thread0.memOrderViolation      6123786                       # Number of memory ordering violations
system.cpu0.iew.lsq.thread0.rescheduledLoads           15                       # Number of loads that were rescheduled
system.cpu0.iew.lsq.thread0.squashedLoads    291194976                       # Number of loads squashed
system.cpu0.iew.lsq.thread0.squashedStores     29842718                       # Number of stores squashed
system.cpu0.iew.memOrderViolationEvents       6123786                       # Number of memory order violations
system.cpu0.iew.predictedNotTakenIncorrect     25494382                       # Number of branches that were predicted not taken incorrectly
system.cpu0.iew.predictedTakenIncorrect      31852863                       # Number of branches that were predicted taken incorrectly
system.cpu0.iew.wb_consumers               1769094107                       # num instructions consuming a value
system.cpu0.iew.wb_count                   2184232526                       # cumulative count of insts written-back
system.cpu0.iew.wb_fanout                    0.765881                       # average fanout of values written-back
system.cpu0.iew.wb_producers               1354916420                       # num instructions producing a value
system.cpu0.iew.wb_rate                      0.339450                       # insts written-back per cycle
system.cpu0.iew.wb_sent                    2197868913                       # cumulative count of insts sent to commit
system.cpu0.int_regfile_reads              2691328778                       # number of integer regfile reads
system.cpu0.int_regfile_writes             1132700956                       # number of integer regfile writes
system.cpu0.ipc                              0.273484                       # IPC: Instructions Per Cycle
system.cpu0.ipc_total                        0.273484                       # IPC: Total IPC of All Threads
system.cpu0.iq.FU_type_0::No_OpClass          1184627      0.04%      0.04% # Type of FU issued
system.cpu0.iq.FU_type_0::IntAlu           1131454990     41.89%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntMult                7182      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::IntDiv                  999      0.00%     41.93% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatAdd          223788233      8.28%     50.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCmp                564      0.00%     50.21% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatCvt          154044860      5.70%     55.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMult          27140453      1.00%     56.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMultAcc              0      0.00%     56.92% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatDiv           37484353      1.39%     58.31% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMisc          41065773      1.52%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatSqrt                 0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAdd                   0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAddAcc                0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAlu                   0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCmp                   0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdCvt                   0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMisc                  0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMult                  0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdMultAcc               0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShift                 0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdDiv                   0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSqrt                  0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMult             0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAes                   0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdAesMix                0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::SimdPredAlu               0      0.00%     59.83% # Type of FU issued
system.cpu0.iq.FU_type_0::MemRead           678425020     25.11%     84.94% # Type of FU issued
system.cpu0.iq.FU_type_0::MemWrite            1374479      0.05%     84.99% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemRead      321901881     11.92%     96.91% # Type of FU issued
system.cpu0.iq.FU_type_0::FloatMemWrite      83453023      3.09%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu0.iq.FU_type_0::total            2701326437                       # Type of FU issued
system.cpu0.iq.fp_alu_accesses             1089035522                       # Number of floating point alu accesses
system.cpu0.iq.fp_inst_queue_reads         1982698148                       # Number of floating instruction queue reads
system.cpu0.iq.fp_inst_queue_wakeup_accesses    742229545                       # Number of floating instruction queue wakeup accesses
system.cpu0.iq.fp_inst_queue_writes        1519062895                       # Number of floating instruction queue writes
system.cpu0.iq.fu_busy_cnt                  264062546                       # FU busy when requested
system.cpu0.iq.fu_busy_rate                  0.097753                       # FU busy rate (busy events/executed inst)
system.cpu0.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntAlu                6463863      2.45%      2.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntMult                     0      0.00%      2.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::IntDiv                      1      0.00%      2.45% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatAdd                59752      0.02%      2.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCmp                    0      0.00%      2.47% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatCvt               479205      0.18%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMult                3433      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMultAcc                0      0.00%      2.65% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatDiv            181172112     68.61%     71.26% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMisc              314549      0.12%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatSqrt                   0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAdd                     0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAddAcc                  0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAlu                     0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCmp                     0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdCvt                     0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMisc                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMult                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdMultAcc                 0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShift                   0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShiftAcc                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdDiv                     0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSqrt                    0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAdd                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatAlu                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCmp                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatCvt                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatDiv                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMisc               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMult               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatSqrt               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAdd               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceAlu               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdReduceCmp               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAes                     0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdAesMix                  0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash                0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha1Hash2               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash              0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdSha256Hash2             0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma2               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdShaSigma3               0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::SimdPredAlu                 0      0.00%     71.38% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemRead              57436652     21.75%     93.13% # attempts to use FU when none available
system.cpu0.iq.fu_full::MemWrite                 5648      0.00%     93.14% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemRead         18107370      6.86%     99.99% # attempts to use FU when none available
system.cpu0.iq.fu_full::FloatMemWrite           19961      0.01%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu0.iq.int_alu_accesses            1875168834                       # Number of integer alu accesses
system.cpu0.iq.int_inst_queue_reads       10137122577                       # Number of integer instruction queue reads
system.cpu0.iq.int_inst_queue_wakeup_accesses   1442002981                       # Number of integer instruction queue wakeup accesses
system.cpu0.iq.int_inst_queue_writes       2462362806                       # Number of integer instruction queue writes
system.cpu0.iq.iqInstsAdded                2865197699                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu0.iq.iqInstsIssued               2701326437                       # Number of instructions issued
system.cpu0.iq.iqNonSpecInstsAdded            2633414                       # Number of non-speculative instructions added to the IQ
system.cpu0.iq.iqSquashedInstsExamined     1107472242                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu0.iq.iqSquashedInstsIssued         28646202                       # Number of squashed instructions issued
system.cpu0.iq.iqSquashedNonSpecRemoved        852809                       # Number of squashed non-spec instructions that were removed
system.cpu0.iq.iqSquashedOperandsExamined    961392743                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu0.iq.issued_per_cycle::samples   6424459102                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::mean        0.420475                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::stdev       1.087024                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::0         5200396344     80.95%     80.95% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::1          565981262      8.81%     89.76% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::2          265582319      4.13%     93.89% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::3          142843848      2.22%     96.11% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::4          146112110      2.27%     98.39% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::5           59924517      0.93%     99.32% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::6           23142862      0.36%     99.68% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::7           11085924      0.17%     99.85% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::8            9389916      0.15%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu0.iq.issued_per_cycle::total     6424459102                       # Number of insts issued each cycle
system.cpu0.iq.rate                          0.419811                       # Inst issue rate
system.cpu0.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu0.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu0.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu0.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.memDep0.conflictingLoads         61743297                       # Number of conflicting loads.
system.cpu0.memDep0.conflictingStores        40113690                       # Number of conflicting stores.
system.cpu0.memDep0.insertedLoads           736166426                       # Number of loads inserted to the mem dependence unit.
system.cpu0.memDep0.insertedStores          110311477                       # Number of stores inserted to the mem dependence unit.
system.cpu0.misc_regfile_reads              805370997                       # number of misc regfile reads
system.cpu0.misc_regfile_writes             420310972                       # number of misc regfile writes
system.cpu0.numCycles                      6434625388                       # number of cpu cycles simulated
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.quiesceCycles                     3752564                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu0.rename.BlockCycles             4263078998                       # Number of cycles rename is blocking
system.cpu0.rename.CommittedMaps           1455960147                       # Number of HB maps that are committed
system.cpu0.rename.IQFullEvents             215415350                       # Number of times rename has blocked due to IQ full
system.cpu0.rename.IdleCycles               370222071                       # Number of cycles rename is idle
system.cpu0.rename.LQFullEvents             525099247                       # Number of times rename has blocked due to LQ full
system.cpu0.rename.ROBFullEvents             40433944                       # Number of times rename has blocked due to ROB full
system.cpu0.rename.RenameLookups           4351723792                       # Number of register rename lookups that rename has made
system.cpu0.rename.RenamedInsts            3088598374                       # Number of instructions processed by rename
system.cpu0.rename.RenamedOperands         2578843890                       # Number of destination operands rename has renamed
system.cpu0.rename.RunCycles                971955003                       # Number of cycles rename is running
system.cpu0.rename.SQFullEvents              12228846                       # Number of times rename has blocked due to SQ full
system.cpu0.rename.SquashCycles              56565715                       # Number of cycles rename is squashing
system.cpu0.rename.UnblockCycles            762297891                       # Number of cycles rename is unblocking
system.cpu0.rename.UndoneMaps              1122883748                       # Number of HB maps that are undone due to squashing
system.cpu0.rename.fp_rename_lookups       1351723312                       # Number of floating rename lookups
system.cpu0.rename.int_rename_lookups      3000000480                       # Number of integer rename lookups
system.cpu0.rename.serializeStallCycles        339424                       # count of cycles rename stalled for serializing inst
system.cpu0.rename.serializingInsts              6864                       # count of serializing insts renamed
system.cpu0.rename.skidInsts                668056591                       # count of insts added to the skid buffer
system.cpu0.rename.tempSerializingInsts          6843                       # count of temporary serializing insts renamed
system.cpu0.rob.rob_reads                  9018093523                       # The number of ROB reads
system.cpu0.rob.rob_writes                 5921973298                       # The number of ROB writes
system.cpu0.timesIdled                          96425                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu0.workload.numSyscalls                 1688                       # Number of system calls
system.cpu1.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu1.branchPred.BTBHitPct            99.517972                       # BTB Hit Percentage
system.cpu1.branchPred.BTBHits              404538510                       # Number of BTB hits
system.cpu1.branchPred.BTBLookups           406497943                       # Number of BTB lookups
system.cpu1.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu1.branchPred.condIncorrect         50523695                       # Number of conditional branches incorrect
system.cpu1.branchPred.condPredicted        491050919                       # Number of conditional branches predicted
system.cpu1.branchPred.indirectHits            974137                       # Number of indirect target hits.
system.cpu1.branchPred.indirectLookups         976786                       # Number of indirect predictor lookups.
system.cpu1.branchPred.indirectMisses            2649                       # Number of indirect misses.
system.cpu1.branchPred.lookups              522777076                       # Number of BP lookups
system.cpu1.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu1.branchPredindirectMispredicted         1626                       # Number of mispredicted indirect branches.
system.cpu1.commit.amos                        586638                       # Number of atomic instructions committed
system.cpu1.commit.branchMispredicts         50518643                       # The number of times a branch was mispredicted
system.cpu1.commit.branches                 223024043                       # Number of branches committed
system.cpu1.commit.bw_lim_events             98953355                       # number cycles where commit BW limit reached
system.cpu1.commit.commitNonSpecStalls        1765929                       # The number of times commit has been forced to stall to communicate backwards
system.cpu1.commit.commitSquashedInsts     1102813372                       # The number of squashed insts skipped by commit
system.cpu1.commit.committedInsts          1749250968                       # Number of instructions committed
system.cpu1.commit.committedOps            1749839085                       # Number of ops (including micro ops) committed
system.cpu1.commit.committed_per_cycle::samples   6249429922                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::mean     0.280000                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::stdev     1.251841                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::0   5784645947     92.56%     92.56% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::1    167040715      2.67%     95.24% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::2     61560244      0.99%     96.22% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::3     34483372      0.55%     96.77% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::4     27625268      0.44%     97.21% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::5     18302686      0.29%     97.51% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::6     35141921      0.56%     98.07% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::7     21676414      0.35%     98.42% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::8     98953355      1.58%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu1.commit.committed_per_cycle::total   6249429922                       # Number of insts commited each cycle
system.cpu1.commit.fp_insts                 662892962                       # Number of committed floating point instructions.
system.cpu1.commit.function_calls             1773598                       # Number of function calls committed.
system.cpu1.commit.int_insts               1395045131                       # Number of committed integer instructions.
system.cpu1.commit.loads                    442307156                       # Number of loads committed
system.cpu1.commit.membars                    1173885                       # Number of memory barriers committed
system.cpu1.commit.op_class_0::No_OpClass      1173885      0.07%      0.07% # Class of committed instruction
system.cpu1.commit.op_class_0::IntAlu       808531376     46.21%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntMult            544      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::IntDiv             384      0.00%     46.27% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatAdd     204080061     11.66%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCmp             0      0.00%     57.94% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatCvt     112185160      6.41%     64.35% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMult     26686400      1.53%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMultAcc            0      0.00%     65.87% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatDiv      37484128      2.14%     68.01% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMisc     37350252      2.13%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAdd              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAddAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAlu              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCmp              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdCvt              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMisc             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMult             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShift            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShiftAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdDiv              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSqrt             0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatCvt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatDiv            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMisc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMult            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatMultAcc            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatSqrt            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAes              0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdAesMix            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha1Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdSha256Hash2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma2            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdShaSigma3            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::SimdPredAlu            0      0.00%     70.15% # Class of committed instruction
system.cpu1.commit.op_class_0::MemRead      276029389     15.77%     85.92% # Class of committed instruction
system.cpu1.commit.op_class_0::MemWrite       1210545      0.07%     85.99% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemRead    166864405      9.54%     95.53% # Class of committed instruction
system.cpu1.commit.op_class_0::FloatMemWrite     78242556      4.47%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::IprAccess            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu1.commit.op_class_0::total       1749839085                       # Class of committed instruction
system.cpu1.commit.refs                     522346895                       # Number of memory references committed
system.cpu1.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu1.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu1.committedInsts                 1749250968                       # Number of Instructions Simulated
system.cpu1.committedOps                   1749839085                       # Number of Ops (including micro ops) Simulated
system.cpu1.cpi                              3.674830                       # CPI: Cycles Per Instruction
system.cpu1.cpi_total                        3.674830                       # CPI: Total CPI of All Threads
system.cpu1.decode.BlockedCycles           4992095062                       # Number of cycles decode is blocked
system.cpu1.decode.BranchMispred                 5073                       # Number of times decode detected a branch misprediction
system.cpu1.decode.BranchResolved           324532743                       # Number of times decode resolved a branch
system.cpu1.decode.DecodedInsts            3251099743                       # Number of instructions handled by decode
system.cpu1.decode.IdleCycles               287787849                       # Number of cycles decode is idle
system.cpu1.decode.RunCycles                965252828                       # Number of cycles decode is running
system.cpu1.decode.SquashCycles              56162201                       # Number of cycles decode is squashing
system.cpu1.decode.SquashedInsts                11890                       # Number of squashed instructions handled by decode
system.cpu1.decode.UnblockCycles            125017538                       # Number of cycles decode is unblocking
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.fetch.Branches                  522777076                       # Number of branches that fetch encountered
system.cpu1.fetch.CacheLines                271558598                       # Number of cache lines fetched
system.cpu1.fetch.Cycles                   6082655195                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu1.fetch.IcacheSquashes              4793291                       # Number of outstanding Icache misses that were squashed
system.cpu1.fetch.Insts                    3994210315                       # Number of instructions fetch has processed
system.cpu1.fetch.SquashCycles              112334506                       # Number of cycles fetch has spent squashing
system.cpu1.fetch.branchRate                 0.081326                       # Number of branch fetches per cycle
system.cpu1.fetch.icacheStallCycles         287493030                       # Number of cycles fetch is stalled on an Icache miss
system.cpu1.fetch.predictedBranches         405512647                       # Number of branches that fetch has predicted taken
system.cpu1.fetch.rate                       0.621357                       # Number of inst fetches per cycle
system.cpu1.fetch.rateDist::samples        6426315478                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::mean             0.621703                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::stdev            1.281739                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::underflows              0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::0              4312564615     67.11%     67.11% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::1              1450163564     22.57%     89.67% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::2               127264269      1.98%     91.65% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::3               305796777      4.76%     96.41% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::4                25820489      0.40%     96.81% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::5                 2929505      0.05%     96.86% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::6               157189466      2.45%     99.31% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::7                44584734      0.69%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::8                    2059      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::overflows               0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::max_value               8                       # Number of instructions fetched each cycle (Total)
system.cpu1.fetch.rateDist::total          6426315478                       # Number of instructions fetched each cycle (Total)
system.cpu1.fp_regfile_reads                777347040                       # number of floating regfile reads
system.cpu1.fp_regfile_writes               656288823                       # number of floating regfile writes
system.cpu1.idleCycles                        1884744                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu1.iew.branchMispredicts            56952795                       # Number of branch mispredicts detected at execute
system.cpu1.iew.exec_branches               319320810                       # Number of branches executed
system.cpu1.iew.exec_nop                            0                       # number of nop insts executed
system.cpu1.iew.exec_rate                    0.409145                       # Inst execution rate
system.cpu1.iew.exec_refs                  1061587203                       # number of memory reference insts executed
system.cpu1.iew.exec_stores                  84813111                       # Number of stores executed
system.cpu1.iew.exec_swp                            0                       # number of swp insts executed
system.cpu1.iew.iewBlockCycles             2909275447                       # Number of cycles IEW is blocking
system.cpu1.iew.iewDispLoadInsts            731278770                       # Number of dispatched load instructions
system.cpu1.iew.iewDispNonSpecInsts            875400                       # Number of dispatched non-speculative instructions
system.cpu1.iew.iewDispSquashedInsts         67999069                       # Number of squashed instructions skipped by dispatch
system.cpu1.iew.iewDispStoreInsts           109664830                       # Number of dispatched store instructions
system.cpu1.iew.iewDispatchedInsts         2848894022                       # Number of instructions dispatched to IQ
system.cpu1.iew.iewExecLoadInsts            976774092                       # Number of load instructions executed
system.cpu1.iew.iewExecSquashedInsts         54275512                       # Number of squashed instructions skipped in execute
system.cpu1.iew.iewExecutedInsts           2630064218                       # Number of executed instructions
system.cpu1.iew.iewIQFullEvents              28797941                       # Number of times the IQ has become full, causing a stall
system.cpu1.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu1.iew.iewLSQFullEvents            523848129                       # Number of times the LSQ has become full, causing a stall
system.cpu1.iew.iewSquashCycles              56162201                       # Number of cycles IEW is squashing
system.cpu1.iew.iewUnblockCycles            578075669                       # Number of cycles IEW is unblocking
system.cpu1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu1.iew.lsq.thread0.cacheBlocked     60273348                       # Number of times an access to memory failed due to the cache being blocked
system.cpu1.iew.lsq.thread0.forwLoads         1166893                       # Number of loads that had data forwarded from stores
system.cpu1.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.cpu1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu1.iew.lsq.thread0.memOrderViolation      6080917                       # Number of memory ordering violations
system.cpu1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu1.iew.lsq.thread0.squashedLoads    288971614                       # Number of loads squashed
system.cpu1.iew.lsq.thread0.squashedStores     29625091                       # Number of stores squashed
system.cpu1.iew.memOrderViolationEvents       6080917                       # Number of memory order violations
system.cpu1.iew.predictedNotTakenIncorrect     25329498                       # Number of branches that were predicted not taken incorrectly
system.cpu1.iew.predictedTakenIncorrect      31623297                       # Number of branches that were predicted taken incorrectly
system.cpu1.iew.wb_consumers               1758545278                       # num instructions consuming a value
system.cpu1.iew.wb_count                   2170826033                       # cumulative count of insts written-back
system.cpu1.iew.wb_fanout                    0.766262                       # average fanout of values written-back
system.cpu1.iew.wb_producers               1347506783                       # num instructions producing a value
system.cpu1.iew.wb_rate                      0.337704                       # insts written-back per cycle
system.cpu1.iew.wb_sent                    2184359010                       # cumulative count of insts sent to commit
system.cpu1.int_regfile_reads              2673782936                       # number of integer regfile reads
system.cpu1.int_regfile_writes             1125275066                       # number of integer regfile writes
system.cpu1.ipc                              0.272121                       # IPC: Instructions Per Cycle
system.cpu1.ipc_total                        0.272121                       # IPC: Total IPC of All Threads
system.cpu1.iq.FU_type_0::No_OpClass          1175181      0.04%      0.04% # Type of FU issued
system.cpu1.iq.FU_type_0::IntAlu           1124041542     41.87%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntMult                 546      0.00%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::IntDiv                  384      0.00%     41.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatAdd          222329369      8.28%     50.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCmp                  0      0.00%     50.20% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatCvt          153367067      5.71%     55.91% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMult          26939700      1.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMultAcc              0      0.00%     56.92% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatDiv           37484128      1.40%     58.31% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMisc          40876476      1.52%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatSqrt                 0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAdd                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAddAcc                0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAlu                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCmp                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdCvt                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMisc                  0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMult                  0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdMultAcc               0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShift                 0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShiftAcc              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdDiv                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSqrt                  0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAdd              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatAlu              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCmp              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatCvt              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatDiv              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMisc             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMult             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatSqrt             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAdd             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceAlu             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdReduceCmp             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAes                   0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdAesMix                0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash              0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha1Hash2             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdSha256Hash2            0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma2             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdShaSigma3             0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::SimdPredAlu               0      0.00%     59.84% # Type of FU issued
system.cpu1.iq.FU_type_0::MemRead           673442681     25.09%     84.92% # Type of FU issued
system.cpu1.iq.FU_type_0::MemWrite            1213449      0.05%     84.97% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemRead      320310832     11.93%     96.90% # Type of FU issued
system.cpu1.iq.FU_type_0::FloatMemWrite      83158375      3.10%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::IprAccess                 0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::InstPrefetch              0      0.00%    100.00% # Type of FU issued
system.cpu1.iq.FU_type_0::total            2684339730                       # Type of FU issued
system.cpu1.iq.fp_alu_accesses             1084610261                       # Number of floating point alu accesses
system.cpu1.iq.fp_inst_queue_reads         1973811506                       # Number of floating instruction queue reads
system.cpu1.iq.fp_inst_queue_wakeup_accesses    738623112                       # Number of floating instruction queue wakeup accesses
system.cpu1.iq.fp_inst_queue_writes        1508996472                       # Number of floating instruction queue writes
system.cpu1.iq.fu_busy_cnt                  263661856                       # FU busy when requested
system.cpu1.iq.fu_busy_rate                  0.098222                       # FU busy rate (busy events/executed inst)
system.cpu1.iq.fu_full::No_OpClass                  0      0.00%      0.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntAlu                6438050      2.44%      2.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntMult                     0      0.00%      2.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::IntDiv                      0      0.00%      2.44% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatAdd                63540      0.02%      2.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCmp                    0      0.00%      2.47% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatCvt               498951      0.19%      2.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMult                3681      0.00%      2.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMultAcc                0      0.00%      2.66% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatDiv            180989302     68.64%     71.30% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMisc              321408      0.12%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatSqrt                   0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAdd                     0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAddAcc                  0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAlu                     0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCmp                     0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdCvt                     0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMisc                    0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMult                    0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdMultAcc                 0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShift                   0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShiftAcc                0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdDiv                     0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSqrt                    0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAdd                0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatAlu                0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCmp                0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatCvt                0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatDiv                0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMisc               0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMult               0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatMultAcc            0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatSqrt               0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAdd               0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceAlu               0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdReduceCmp               0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceAdd            0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdFloatReduceCmp            0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAes                     0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdAesMix                  0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash                0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha1Hash2               0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash              0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdSha256Hash2             0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma2               0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdShaSigma3               0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::SimdPredAlu                 0      0.00%     71.42% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemRead              57079449     21.65%     93.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::MemWrite                   43      0.00%     93.07% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemRead         18247678      6.92%     99.99% # attempts to use FU when none available
system.cpu1.iq.fu_full::FloatMemWrite           19754      0.01%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::IprAccess                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.fu_full::InstPrefetch                0      0.00%    100.00% # attempts to use FU when none available
system.cpu1.iq.int_alu_accesses            1862216144                       # Number of integer alu accesses
system.cpu1.iq.int_inst_queue_reads       10113195265                       # Number of integer instruction queue reads
system.cpu1.iq.int_inst_queue_wakeup_accesses   1432202921                       # Number of integer instruction queue wakeup accesses
system.cpu1.iq.int_inst_queue_writes       2445031843                       # Number of integer instruction queue writes
system.cpu1.iq.iqInstsAdded                2846279183                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu1.iq.iqInstsIssued               2684339730                       # Number of instructions issued
system.cpu1.iq.iqNonSpecInstsAdded            2614839                       # Number of non-speculative instructions added to the IQ
system.cpu1.iq.iqSquashedInstsExamined     1099054937                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu1.iq.iqSquashedInstsIssued         28349977                       # Number of squashed instructions issued
system.cpu1.iq.iqSquashedNonSpecRemoved        848910                       # Number of squashed non-spec instructions that were removed
system.cpu1.iq.iqSquashedOperandsExamined    953471324                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu1.iq.issued_per_cycle::samples   6426315478                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::mean        0.417711                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::stdev       1.084399                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::0         5210758910     81.08%     81.08% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::1          561440434      8.74%     89.82% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::2          263898525      4.11%     93.93% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::3          142189789      2.21%     96.14% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::4          144956180      2.26%     98.40% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::5           59545509      0.93%     99.32% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::6           23095120      0.36%     99.68% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::7           11038194      0.17%     99.85% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::8            9392817      0.15%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu1.iq.issued_per_cycle::total     6426315478                       # Number of insts issued each cycle
system.cpu1.iq.rate                          0.417588                       # Inst issue rate
system.cpu1.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu1.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu1.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu1.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.memDep0.conflictingLoads         61331151                       # Number of conflicting loads.
system.cpu1.memDep0.conflictingStores        39836266                       # Number of conflicting stores.
system.cpu1.memDep0.insertedLoads           731278770                       # Number of loads inserted to the mem dependence unit.
system.cpu1.memDep0.insertedStores          109664830                       # Number of stores inserted to the mem dependence unit.
system.cpu1.misc_regfile_reads              801188725                       # number of misc regfile reads
system.cpu1.misc_regfile_writes             417786001                       # number of misc regfile writes
system.cpu1.numCycles                      6428200222                       # number of cpu cycles simulated
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.quiesceCycles                    10049539                       # Total number of cycles that CPU has spent quiesced or waiting for an interrupt
system.cpu1.rename.BlockCycles             4280206045                       # Number of cycles rename is blocking
system.cpu1.rename.CommittedMaps           1447371366                       # Number of HB maps that are committed
system.cpu1.rename.IQFullEvents             214053799                       # Number of times rename has blocked due to IQ full
system.cpu1.rename.IdleCycles               366373202                       # Number of cycles rename is idle
system.cpu1.rename.LQFullEvents             523703439                       # Number of times rename has blocked due to LQ full
system.cpu1.rename.ROBFullEvents             40168878                       # Number of times rename has blocked due to ROB full
system.cpu1.rename.RenameLookups           4322710192                       # Number of register rename lookups that rename has made
system.cpu1.rename.RenamedInsts            3068134109                       # Number of instructions processed by rename
system.cpu1.rename.RenamedOperands         2561848127                       # Number of destination operands rename has renamed
system.cpu1.rename.RunCycles                962100363                       # Number of cycles rename is running
system.cpu1.rename.SQFullEvents              12660433                       # Number of times rename has blocked due to SQ full
system.cpu1.rename.SquashCycles              56162201                       # Number of cycles rename is squashing
system.cpu1.rename.UnblockCycles            761188662                       # Number of cycles rename is unblocking
system.cpu1.rename.UndoneMaps              1114476761                       # Number of HB maps that are undone due to squashing
system.cpu1.rename.fp_rename_lookups       1342767689                       # Number of floating rename lookups
system.cpu1.rename.int_rename_lookups      2979942503                       # Number of integer rename lookups
system.cpu1.rename.serializeStallCycles        285005                       # count of cycles rename stalled for serializing inst
system.cpu1.rename.serializingInsts              5956                       # count of serializing insts renamed
system.cpu1.rename.skidInsts                667664128                       # count of insts added to the skid buffer
system.cpu1.rename.tempSerializingInsts          5950                       # count of temporary serializing insts renamed
system.cpu1.rob.rob_reads                  9002921479                       # The number of ROB reads
system.cpu1.rob.rob_writes                 5882704515                       # The number of ROB writes
system.cpu1.timesIdled                          18127                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu2.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu2.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu2.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu2.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu2.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu2.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu2.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu2.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu2.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu2.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu2.branchPred.lookups                      0                       # Number of BP lookups
system.cpu2.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu2.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu2.commit.amos                             0                       # Number of atomic instructions committed
system.cpu2.commit.branches                         0                       # Number of branches committed
system.cpu2.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu2.commit.committedInsts                   0                       # Number of instructions committed
system.cpu2.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu2.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu2.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu2.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu2.commit.function_calls                   0                       # Number of function calls committed.
system.cpu2.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu2.commit.loads                            0                       # Number of loads committed
system.cpu2.commit.membars                          0                       # Number of memory barriers committed
system.cpu2.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu2.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu2.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu2.commit.refs                             0                       # Number of memory references committed
system.cpu2.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu2.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu2.committedInsts                          0                       # Number of Instructions Simulated
system.cpu2.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu2.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu2.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu2.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu2.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu2.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu2.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu2.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu2.iew.exec_branches                       0                       # Number of branches executed
system.cpu2.iew.exec_nop                            0                       # number of nop insts executed
system.cpu2.iew.exec_rate                         nan                       # Inst execution rate
system.cpu2.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu2.iew.exec_stores                         0                       # Number of stores executed
system.cpu2.iew.exec_swp                            0                       # number of swp insts executed
system.cpu2.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu2.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu2.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu2.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu2.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu2.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu2.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu2.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu2.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu2.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu2.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu2.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu2.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu2.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu2.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu2.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu2.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu2.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu2.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu2.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu2.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu2.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu2.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu2.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu2.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu2.iew.wb_producers                        0                       # num instructions producing a value
system.cpu2.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu2.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu2.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu2.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu2.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu2.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu2.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu2.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu2.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu2.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu2.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu2.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu2.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu2.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu2.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu2.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu2.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu2.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu2.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu2.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu2.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu2.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu2.iq.rate                               nan                       # Inst issue rate
system.cpu2.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu2.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu2.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu2.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu2.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu2.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu2.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu2.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu2.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu2.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu2.rob.rob_reads                           0                       # The number of ROB reads
system.cpu2.rob.rob_writes                          0                       # The number of ROB writes
system.cpu3.branchPred.BTBCorrect                   0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu3.branchPred.BTBHitPct                  nan                       # BTB Hit Percentage
system.cpu3.branchPred.BTBHits                      0                       # Number of BTB hits
system.cpu3.branchPred.BTBLookups                   0                       # Number of BTB lookups
system.cpu3.branchPred.RASInCorrect                 0                       # Number of incorrect RAS predictions.
system.cpu3.branchPred.condIncorrect                0                       # Number of conditional branches incorrect
system.cpu3.branchPred.condPredicted                0                       # Number of conditional branches predicted
system.cpu3.branchPred.indirectHits                 0                       # Number of indirect target hits.
system.cpu3.branchPred.indirectLookups              0                       # Number of indirect predictor lookups.
system.cpu3.branchPred.indirectMisses               0                       # Number of indirect misses.
system.cpu3.branchPred.lookups                      0                       # Number of BP lookups
system.cpu3.branchPred.usedRAS                      0                       # Number of times the RAS was used to get a target.
system.cpu3.branchPredindirectMispredicted            0                       # Number of mispredicted indirect branches.
system.cpu3.commit.amos                             0                       # Number of atomic instructions committed
system.cpu3.commit.branches                         0                       # Number of branches committed
system.cpu3.commit.bw_lim_events                    0                       # number cycles where commit BW limit reached
system.cpu3.commit.committedInsts                   0                       # Number of instructions committed
system.cpu3.commit.committedOps                     0                       # Number of ops (including micro ops) committed
system.cpu3.commit.committed_per_cycle::samples            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::mean          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::stdev          nan                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::underflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::0            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::1            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::2            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::3            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::4            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::5            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::6            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::7            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::8            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::overflows            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::max_value            0                       # Number of insts commited each cycle
system.cpu3.commit.committed_per_cycle::total            0                       # Number of insts commited each cycle
system.cpu3.commit.fp_insts                         0                       # Number of committed floating point instructions.
system.cpu3.commit.function_calls                   0                       # Number of function calls committed.
system.cpu3.commit.int_insts                        0                       # Number of committed integer instructions.
system.cpu3.commit.loads                            0                       # Number of loads committed
system.cpu3.commit.membars                          0                       # Number of memory barriers committed
system.cpu3.commit.op_class_0::No_OpClass            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntAlu               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntMult              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IntDiv               0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatAdd             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCmp             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatCvt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatDiv             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAdd              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAddAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAlu              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCmp              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdCvt              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMisc             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMult             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShift            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShiftAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdDiv              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSqrt             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatCvt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatDiv            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMisc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMult            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatMultAcc            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatSqrt            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceAdd            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdFloatReduceCmp            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAes              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdAesMix            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha1Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdSha256Hash2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma2            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdShaSigma3            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::SimdPredAlu            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemRead              0                       # Class of committed instruction
system.cpu3.commit.op_class_0::MemWrite             0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemRead            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::FloatMemWrite            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::IprAccess            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::InstPrefetch            0                       # Class of committed instruction
system.cpu3.commit.op_class_0::total                0                       # Class of committed instruction
system.cpu3.commit.refs                             0                       # Number of memory references committed
system.cpu3.commit.swp_count                        0                       # Number of s/w prefetches committed
system.cpu3.commit.vec_insts                        0                       # Number of committed Vector instructions.
system.cpu3.committedInsts                          0                       # Number of Instructions Simulated
system.cpu3.committedOps                            0                       # Number of Ops (including micro ops) Simulated
system.cpu3.cpi                                   nan                       # CPI: Cycles Per Instruction
system.cpu3.cpi_total                             nan                       # CPI: Total CPI of All Threads
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.fetch.branchRate                      nan                       # Number of branch fetches per cycle
system.cpu3.fetch.idleRate                        nan                       # Percent of cycles fetch was idle
system.cpu3.fetch.rate                            nan                       # Number of inst fetches per cycle
system.cpu3.fetch.rateDist::samples                 0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::mean                  nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::stdev                 nan                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::underflows              0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::0                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::1                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::2                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::3                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::4                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::5                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::6                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::7                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::8                       0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::overflows               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::min_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::max_value               0                       # Number of instructions fetched each cycle (Total)
system.cpu3.fetch.rateDist::total                   0                       # Number of instructions fetched each cycle (Total)
system.cpu3.iew.branchMispredicts                   0                       # Number of branch mispredicts detected at execute
system.cpu3.iew.exec_branches                       0                       # Number of branches executed
system.cpu3.iew.exec_nop                            0                       # number of nop insts executed
system.cpu3.iew.exec_rate                         nan                       # Inst execution rate
system.cpu3.iew.exec_refs                           0                       # number of memory reference insts executed
system.cpu3.iew.exec_stores                         0                       # Number of stores executed
system.cpu3.iew.exec_swp                            0                       # number of swp insts executed
system.cpu3.iew.iewBlockCycles                      0                       # Number of cycles IEW is blocking
system.cpu3.iew.iewDispLoadInsts                    0                       # Number of dispatched load instructions
system.cpu3.iew.iewDispNonSpecInsts                 0                       # Number of dispatched non-speculative instructions
system.cpu3.iew.iewDispSquashedInsts                0                       # Number of squashed instructions skipped by dispatch
system.cpu3.iew.iewDispStoreInsts                   0                       # Number of dispatched store instructions
system.cpu3.iew.iewDispatchedInsts                  0                       # Number of instructions dispatched to IQ
system.cpu3.iew.iewExecLoadInsts                    0                       # Number of load instructions executed
system.cpu3.iew.iewExecSquashedInsts                0                       # Number of squashed instructions skipped in execute
system.cpu3.iew.iewExecutedInsts                    0                       # Number of executed instructions
system.cpu3.iew.iewIQFullEvents                     0                       # Number of times the IQ has become full, causing a stall
system.cpu3.iew.iewIdleCycles                       0                       # Number of cycles IEW is idle
system.cpu3.iew.iewLSQFullEvents                    0                       # Number of times the LSQ has become full, causing a stall
system.cpu3.iew.iewSquashCycles                     0                       # Number of cycles IEW is squashing
system.cpu3.iew.iewUnblockCycles                    0                       # Number of cycles IEW is unblocking
system.cpu3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.cpu3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.cpu3.iew.lsq.thread0.forwLoads               0                       # Number of loads that had data forwarded from stores
system.cpu3.iew.lsq.thread0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.cpu3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.cpu3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.cpu3.iew.lsq.thread0.memOrderViolation            0                       # Number of memory ordering violations
system.cpu3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.cpu3.iew.lsq.thread0.squashedLoads            0                       # Number of loads squashed
system.cpu3.iew.lsq.thread0.squashedStores            0                       # Number of stores squashed
system.cpu3.iew.memOrderViolationEvents             0                       # Number of memory order violations
system.cpu3.iew.predictedNotTakenIncorrect            0                       # Number of branches that were predicted not taken incorrectly
system.cpu3.iew.predictedTakenIncorrect             0                       # Number of branches that were predicted taken incorrectly
system.cpu3.iew.wb_consumers                        0                       # num instructions consuming a value
system.cpu3.iew.wb_count                            0                       # cumulative count of insts written-back
system.cpu3.iew.wb_fanout                         nan                       # average fanout of values written-back
system.cpu3.iew.wb_producers                        0                       # num instructions producing a value
system.cpu3.iew.wb_rate                           nan                       # insts written-back per cycle
system.cpu3.iew.wb_sent                             0                       # cumulative count of insts sent to commit
system.cpu3.ipc                                   nan                       # IPC: Instructions Per Cycle
system.cpu3.ipc_total                             nan                       # IPC: Total IPC of All Threads
system.cpu3.iq.FU_type_0::No_OpClass                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntAlu                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntMult                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IntDiv                    0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatAdd                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCmp                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatCvt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMult                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMultAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatDiv                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMisc                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatSqrt                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAdd                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAddAcc                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAlu                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCmp                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdCvt                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMisc                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMult                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdMultAcc               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShift                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShiftAcc              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdDiv                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSqrt                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAdd              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatAlu              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCmp              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatCvt              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatDiv              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMisc             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMult             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatMultAcc            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatSqrt             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAdd             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceAlu             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdReduceCmp             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceAdd            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdFloatReduceCmp            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAes                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdAesMix                0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha1Hash2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdSha256Hash2            0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma2             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdShaSigma3             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::SimdPredAlu               0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemRead                   0                       # Type of FU issued
system.cpu3.iq.FU_type_0::MemWrite                  0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemRead              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::FloatMemWrite             0                       # Type of FU issued
system.cpu3.iq.FU_type_0::IprAccess                 0                       # Type of FU issued
system.cpu3.iq.FU_type_0::InstPrefetch              0                       # Type of FU issued
system.cpu3.iq.FU_type_0::total                     0                       # Type of FU issued
system.cpu3.iq.fp_alu_accesses                      0                       # Number of floating point alu accesses
system.cpu3.iq.fp_inst_queue_reads                  0                       # Number of floating instruction queue reads
system.cpu3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.cpu3.iq.fp_inst_queue_writes                 0                       # Number of floating instruction queue writes
system.cpu3.iq.fu_busy_cnt                          0                       # FU busy when requested
system.cpu3.iq.fu_busy_rate                       nan                       # FU busy rate (busy events/executed inst)
system.cpu3.iq.fu_full::No_OpClass                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntAlu                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntMult                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IntDiv                      0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatAdd                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCmp                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatCvt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMult                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMultAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatDiv                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMisc                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatSqrt                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAdd                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAddAcc                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAlu                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCmp                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdCvt                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMisc                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMult                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdMultAcc                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShift                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShiftAcc                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdDiv                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSqrt                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAdd                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatAlu                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCmp                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatCvt                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatDiv                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMisc               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMult               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatMultAcc            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatSqrt               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAdd               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceAlu               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdReduceCmp               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceAdd            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdFloatReduceCmp            0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAes                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdAesMix                  0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha1Hash2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash              0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdSha256Hash2             0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma2               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdShaSigma3               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::SimdPredAlu                 0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemRead                     0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::MemWrite                    0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemRead                0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::FloatMemWrite               0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::IprAccess                   0                       # attempts to use FU when none available
system.cpu3.iq.fu_full::InstPrefetch                0                       # attempts to use FU when none available
system.cpu3.iq.int_alu_accesses                     0                       # Number of integer alu accesses
system.cpu3.iq.int_inst_queue_reads                 0                       # Number of integer instruction queue reads
system.cpu3.iq.int_inst_queue_wakeup_accesses            0                       # Number of integer instruction queue wakeup accesses
system.cpu3.iq.int_inst_queue_writes                0                       # Number of integer instruction queue writes
system.cpu3.iq.issued_per_cycle::samples            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::mean             nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::stdev            nan                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::underflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::0                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::1                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::2                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::3                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::4                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::5                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::6                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::7                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::8                  0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::overflows            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::max_value            0                       # Number of insts issued each cycle
system.cpu3.iq.issued_per_cycle::total              0                       # Number of insts issued each cycle
system.cpu3.iq.rate                               nan                       # Inst issue rate
system.cpu3.iq.vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu3.iq.vec_inst_queue_reads                 0                       # Number of vector instruction queue reads
system.cpu3.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu3.iq.vec_inst_queue_writes                0                       # Number of vector instruction queue writes
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.memDep0.conflictingLoads                0                       # Number of conflicting loads.
system.cpu3.memDep0.conflictingStores               0                       # Number of conflicting stores.
system.cpu3.memDep0.insertedLoads                   0                       # Number of loads inserted to the mem dependence unit.
system.cpu3.memDep0.insertedStores                  0                       # Number of stores inserted to the mem dependence unit.
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.rename.serializeStallCycles             0                       # count of cycles rename stalled for serializing inst
system.cpu3.rename.serializingInsts                 0                       # count of serializing insts renamed
system.cpu3.rename.skidInsts                        0                       # count of insts added to the skid buffer
system.cpu3.rename.tempSerializingInsts             0                       # count of temporary serializing insts renamed
system.cpu3.rob.rob_reads                           0                       # The number of ROB reads
system.cpu3.rob.rob_writes                          0                       # The number of ROB writes
system.l2.prefetcher.num_hwpf_issued        103237479                       # number of hwpf issued
system.l2.prefetcher.pfBufferHit              2536506                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified           110088779                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage             585667765                       # number of prefetches that crossed the page
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests    260722770                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests     518702104                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoop_filter.hit_multi_requests      8043679                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops      2020665                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests    198700464                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops    172786429                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests    397387766                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops      174807094                       # Total number of snoops made to the snoop filter.
system.membus.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp          255070541                       # Transaction distribution
system.membus.trans_dist::WritebackDirty     10929631                       # Transaction distribution
system.membus.trans_dist::WritebackClean         8455                       # Transaction distribution
system.membus.trans_dist::CleanEvict        247053051                       # Transaction distribution
system.membus.trans_dist::UpgradeReq           798272                       # Transaction distribution
system.membus.trans_dist::SCUpgradeReq           2835                       # Transaction distribution
system.membus.trans_dist::ReadExReq           4839318                       # Transaction distribution
system.membus.trans_dist::ReadExResp          4835254                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq     255070542                       # Transaction distribution
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port    778607899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total              778607899                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port  17334008384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total             17334008384                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                           576558                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples         260710967                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0               260710967    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total           260710967                       # Request fanout histogram
system.membus.respLayer1.occupancy       1365680197194                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization             42.4                       # Layer utilization (%)
system.membus.reqLayer0.occupancy        621607292231                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization              19.3                       # Layer utilization (%)
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.cpu2.pwrStateResidencyTicks::ON   3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tags.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu2.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu2.dcache.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.replacements                     0                       # number of replacements
system.cpu2.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu2.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu2.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu2.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu2.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu2.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu2.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.pwrStateResidencyTicks::ON   3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tags.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu3.icache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.icache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.icache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.icache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.icache.tags.data_accesses               0                       # Number of data accesses
system.cpu3.dcache.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.replacements                     0                       # number of replacements
system.cpu3.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu3.dcache.tags.tagsinuse                   0                       # Cycle average of tags in use
system.cpu3.dcache.tags.total_refs                  0                       # Total number of references to valid blocks.
system.cpu3.dcache.tags.sampled_refs                0                       # Sample count of references to valid blocks.
system.cpu3.dcache.tags.avg_refs                  nan                       # Average number of references to valid blocks.
system.cpu3.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.tags.tag_accesses                0                       # Number of tag accesses
system.cpu3.dcache.tags.data_accesses               0                       # Number of data accesses
system.cpu0.numPwrStateTransitions                892                       # Number of power state transitions
system.cpu0.pwrStateClkGateDist::samples          446                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::mean    4207410.313901                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::stdev   5028126.069145                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::1000-5e+10          446    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::min_value        16000                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::max_value     20405500                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateClkGateDist::total            446                       # Distribution of time spent in the clock gated state
system.cpu0.pwrStateResidencyTicks::ON   3217312406500                       # Cumulative time (in ticks) in various power states
system.cpu0.pwrStateResidencyTicks::CLK_GATED   1876505000                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.demand_hits::.cpu0.inst    273334457                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total       273334457                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::.cpu0.inst    273334457                       # number of overall hits
system.cpu0.icache.overall_hits::total      273334457                       # number of overall hits
system.cpu0.icache.demand_misses::.cpu0.inst       100253                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total        100253                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::.cpu0.inst       100253                       # number of overall misses
system.cpu0.icache.overall_misses::total       100253                       # number of overall misses
system.cpu0.icache.demand_miss_latency::.cpu0.inst   7745052492                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total   7745052492                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::.cpu0.inst   7745052492                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total   7745052492                       # number of overall miss cycles
system.cpu0.icache.demand_accesses::.cpu0.inst    273434710                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total    273434710                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::.cpu0.inst    273434710                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total    273434710                       # number of overall (read+write) accesses
system.cpu0.icache.demand_miss_rate::.cpu0.inst     0.000367                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000367                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::.cpu0.inst     0.000367                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000367                       # miss rate for overall accesses
system.cpu0.icache.demand_avg_miss_latency::.cpu0.inst 77255.069594                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 77255.069594                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::.cpu0.inst 77255.069594                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 77255.069594                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs         6812                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs              141                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs    48.312057                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.writebacks::.writebacks        89824                       # number of writebacks
system.cpu0.icache.writebacks::total            89824                       # number of writebacks
system.cpu0.icache.demand_mshr_hits::.cpu0.inst        10429                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total        10429                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::.cpu0.inst        10429                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total        10429                       # number of overall MSHR hits
system.cpu0.icache.demand_mshr_misses::.cpu0.inst        89824                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total        89824                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::.cpu0.inst        89824                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total        89824                       # number of overall MSHR misses
system.cpu0.icache.demand_mshr_miss_latency::.cpu0.inst   7031918992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total   7031918992                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::.cpu0.inst   7031918992                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total   7031918992                       # number of overall MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_rate::.cpu0.inst     0.000329                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000329                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::.cpu0.inst     0.000329                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000329                       # mshr miss rate for overall accesses
system.cpu0.icache.demand_avg_mshr_miss_latency::.cpu0.inst 78285.524938                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 78285.524938                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::.cpu0.inst 78285.524938                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 78285.524938                       # average overall mshr miss latency
system.cpu0.icache.replacements                 89824                       # number of replacements
system.cpu0.icache.ReadReq_hits::.cpu0.inst    273334457                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total      273334457                       # number of ReadReq hits
system.cpu0.icache.ReadReq_misses::.cpu0.inst       100253                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total       100253                       # number of ReadReq misses
system.cpu0.icache.ReadReq_miss_latency::.cpu0.inst   7745052492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total   7745052492                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_accesses::.cpu0.inst    273434710                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total    273434710                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_miss_rate::.cpu0.inst     0.000367                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000367                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_miss_latency::.cpu0.inst 77255.069594                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 77255.069594                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_mshr_hits::.cpu0.inst        10429                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total        10429                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::.cpu0.inst        89824                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total        89824                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::.cpu0.inst   7031918992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total   7031918992                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::.cpu0.inst     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000329                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::.cpu0.inst 78285.524938                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 78285.524938                       # average ReadReq mshr miss latency
system.cpu0.icache.tags.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu0.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu0.icache.tags.total_refs          273424545                       # Total number of references to valid blocks.
system.cpu0.icache.tags.sampled_refs            89856                       # Sample count of references to valid blocks.
system.cpu0.icache.tags.avg_refs          3042.919171                       # Average number of references to valid blocks.
system.cpu0.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.tags.occ_blocks::.cpu0.inst           32                       # Average occupied blocks per requestor
system.cpu0.icache.tags.occ_percent::.cpu0.inst            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu0.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.icache.tags.age_task_id_blocks_1024::0           32                       # Occupied blocks per task id
system.cpu0.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.icache.tags.tag_accesses        546959244                       # Number of tag accesses
system.cpu0.icache.tags.data_accesses       546959244                       # Number of data accesses
system.cpu0.dcache.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.demand_hits::.cpu0.data    389584632                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total       389584632                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::.cpu0.data    389584632                       # number of overall hits
system.cpu0.dcache.overall_hits::total      389584632                       # number of overall hits
system.cpu0.dcache.demand_misses::.cpu0.data    274562550                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total     274562550                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::.cpu0.data    274562550                       # number of overall misses
system.cpu0.dcache.overall_misses::total    274562550                       # number of overall misses
system.cpu0.dcache.demand_miss_latency::.cpu0.data 22790186905070                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total 22790186905070                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::.cpu0.data 22790186905070                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total 22790186905070                       # number of overall miss cycles
system.cpu0.dcache.demand_accesses::.cpu0.data    664147182                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total    664147182                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::.cpu0.data    664147182                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total    664147182                       # number of overall (read+write) accesses
system.cpu0.dcache.demand_miss_rate::.cpu0.data     0.413406                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.413406                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::.cpu0.data     0.413406                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.413406                       # miss rate for overall accesses
system.cpu0.dcache.demand_avg_miss_latency::.cpu0.data 83005.445954                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 83005.445954                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::.cpu0.data 83005.445954                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 83005.445954                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs   3620116866                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets      1569822                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs         62845268                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets          26228                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs    57.603651                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets    59.852905                       # average number of cycles each access was blocked
system.cpu0.dcache.writebacks::.writebacks     98921763                       # number of writebacks
system.cpu0.dcache.writebacks::total         98921763                       # number of writebacks
system.cpu0.dcache.demand_mshr_hits::.cpu0.data    175219718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total    175219718                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::.cpu0.data    175219718                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total    175219718                       # number of overall MSHR hits
system.cpu0.dcache.demand_mshr_misses::.cpu0.data     99342832                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total     99342832                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::.cpu0.data     99342832                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total     99342832                       # number of overall MSHR misses
system.cpu0.dcache.demand_mshr_miss_latency::.cpu0.data 10289695413634                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total 10289695413634                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::.cpu0.data 10289695413634                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total 10289695413634                       # number of overall MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_rate::.cpu0.data     0.149580                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.149580                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::.cpu0.data     0.149580                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.149580                       # mshr miss rate for overall accesses
system.cpu0.dcache.demand_avg_mshr_miss_latency::.cpu0.data 103577.633197                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 103577.633197                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::.cpu0.data 103577.633197                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 103577.633197                       # average overall mshr miss latency
system.cpu0.dcache.replacements              98921495                       # number of replacements
system.cpu0.dcache.ReadReq_hits::.cpu0.data    342223570                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total      342223570                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_misses::.cpu0.data    242050837                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total    242050837                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_miss_latency::.cpu0.data 20419341552500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total 20419341552500                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_accesses::.cpu0.data    584274407                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total    584274407                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_miss_rate::.cpu0.data     0.414276                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.414276                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::.cpu0.data 84359.722964                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 84359.722964                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_mshr_hits::.cpu0.data    146860609                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total    146860609                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::.cpu0.data     95190228                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total     95190228                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::.cpu0.data 9937462673500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total 9937462673500                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::.cpu0.data     0.162920                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.162920                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::.cpu0.data 104395.828041                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 104395.828041                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_hits::.cpu0.data     47361062                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total      47361062                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_misses::.cpu0.data     32511713                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total     32511713                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_miss_latency::.cpu0.data 2370845352570                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total 2370845352570                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_accesses::.cpu0.data     79872775                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total     79872775                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_miss_rate::.cpu0.data     0.407044                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.407044                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_miss_latency::.cpu0.data 72922.806392                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 72922.806392                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_mshr_hits::.cpu0.data     28359109                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total     28359109                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_misses::.cpu0.data      4152604                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total      4152604                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_miss_latency::.cpu0.data 352232740134                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total 352232740134                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_rate::.cpu0.data     0.051990                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.051990                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::.cpu0.data 84822.135733                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 84822.135733                       # average WriteReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_hits::.cpu0.data         3143                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         3143                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_misses::.cpu0.data         1044                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_misses::total         1044                       # number of LoadLockedReq misses
system.cpu0.dcache.LoadLockedReq_miss_latency::.cpu0.data     36077000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_miss_latency::total     36077000                       # number of LoadLockedReq miss cycles
system.cpu0.dcache.LoadLockedReq_accesses::.cpu0.data         4187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         4187                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_miss_rate::.cpu0.data     0.249343                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_miss_rate::total     0.249343                       # miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::.cpu0.data 34556.513410                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_avg_miss_latency::total 34556.513410                       # average LoadLockedReq miss latency
system.cpu0.dcache.LoadLockedReq_mshr_hits::.cpu0.data         1023                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_hits::total         1023                       # number of LoadLockedReq MSHR hits
system.cpu0.dcache.LoadLockedReq_mshr_misses::.cpu0.data           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_misses::total           21                       # number of LoadLockedReq MSHR misses
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::.cpu0.data       392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_latency::total       392500                       # number of LoadLockedReq MSHR miss cycles
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::.cpu0.data     0.005016                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_mshr_miss_rate::total     0.005016                       # mshr miss rate for LoadLockedReq accesses
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu0.data 18690.476190                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.LoadLockedReq_avg_mshr_miss_latency::total 18690.476190                       # average LoadLockedReq mshr miss latency
system.cpu0.dcache.StoreCondReq_hits::.cpu0.data         2624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         2624                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_misses::.cpu0.data         1287                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_misses::total         1287                       # number of StoreCondReq misses
system.cpu0.dcache.StoreCondReq_miss_latency::.cpu0.data      5978000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_miss_latency::total      5978000                       # number of StoreCondReq miss cycles
system.cpu0.dcache.StoreCondReq_accesses::.cpu0.data         3911                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         3911                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_miss_rate::.cpu0.data     0.329072                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_miss_rate::total     0.329072                       # miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_miss_latency::.cpu0.data  4644.910645                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_avg_miss_latency::total  4644.910645                       # average StoreCondReq miss latency
system.cpu0.dcache.StoreCondReq_mshr_misses::.cpu0.data         1287                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_misses::total         1287                       # number of StoreCondReq MSHR misses
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::.cpu0.data      4691000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_latency::total      4691000                       # number of StoreCondReq MSHR miss cycles
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::.cpu0.data     0.329072                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_mshr_miss_rate::total     0.329072                       # mshr miss rate for StoreCondReq accesses
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu0.data  3644.910645                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.StoreCondReq_avg_mshr_miss_latency::total  3644.910645                       # average StoreCondReq mshr miss latency
system.cpu0.dcache.SwapReq_hits::.cpu0.data         3158                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_hits::total           3158                       # number of SwapReq hits
system.cpu0.dcache.SwapReq_misses::.cpu0.data       588911                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_misses::total       588911                       # number of SwapReq misses
system.cpu0.dcache.SwapReq_miss_latency::.cpu0.data   9401200498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_miss_latency::total   9401200498                       # number of SwapReq miss cycles
system.cpu0.dcache.SwapReq_accesses::.cpu0.data       592069                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_accesses::total       592069                       # number of SwapReq accesses(hits+misses)
system.cpu0.dcache.SwapReq_miss_rate::.cpu0.data     0.994666                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_miss_rate::total     0.994666                       # miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_miss_latency::.cpu0.data 15963.703341                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_avg_miss_latency::total 15963.703341                       # average SwapReq miss latency
system.cpu0.dcache.SwapReq_mshr_misses::.cpu0.data       588911                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_misses::total       588911                       # number of SwapReq MSHR misses
system.cpu0.dcache.SwapReq_mshr_miss_latency::.cpu0.data   8812289498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_latency::total   8812289498                       # number of SwapReq MSHR miss cycles
system.cpu0.dcache.SwapReq_mshr_miss_rate::.cpu0.data     0.994666                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_mshr_miss_rate::total     0.994666                       # mshr miss rate for SwapReq accesses
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::.cpu0.data 14963.703341                       # average SwapReq mshr miss latency
system.cpu0.dcache.SwapReq_avg_mshr_miss_latency::total 14963.703341                       # average SwapReq mshr miss latency
system.cpu0.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu0.dcache.tags.tagsinuse           31.948013                       # Cycle average of tags in use
system.cpu0.dcache.tags.total_refs          489788494                       # Total number of references to valid blocks.
system.cpu0.dcache.tags.sampled_refs         99574177                       # Sample count of references to valid blocks.
system.cpu0.dcache.tags.avg_refs             4.918830                       # Average number of references to valid blocks.
system.cpu0.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.tags.occ_blocks::.cpu0.data    31.948013                       # Average occupied blocks per requestor
system.cpu0.dcache.tags.occ_percent::.cpu0.data     0.998375                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_percent::total     0.998375                       # Average percentage of cache occupancy
system.cpu0.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::0           30                       # Occupied blocks per task id
system.cpu0.dcache.tags.age_task_id_blocks_1024::1            2                       # Occupied blocks per task id
system.cpu0.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu0.dcache.tags.tag_accesses       1429068843                       # Number of tag accesses
system.cpu0.dcache.tags.data_accesses      1429068843                       # Number of data accesses
system.clk_domain.clock                          1000                       # Clock period in ticks
system.l2.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.l2.demand_hits::.cpu0.inst                6951                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu0.data            11429015                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.inst                2946                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu1.data            11420663                       # number of demand (read+write) hits
system.l2.demand_hits::total                 22859575                       # number of demand (read+write) hits
system.l2.overall_hits::.cpu0.inst               6951                       # number of overall hits
system.l2.overall_hits::.cpu0.data           11429015                       # number of overall hits
system.l2.overall_hits::.cpu1.inst               2946                       # number of overall hits
system.l2.overall_hits::.cpu1.data           11420663                       # number of overall hits
system.l2.overall_hits::total                22859575                       # number of overall hits
system.l2.demand_misses::.cpu0.inst             82874                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu0.data          87499459                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.inst             16730                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu1.data          87181477                       # number of demand (read+write) misses
system.l2.demand_misses::total              174780540                       # number of demand (read+write) misses
system.l2.overall_misses::.cpu0.inst            82874                       # number of overall misses
system.l2.overall_misses::.cpu0.data         87499459                       # number of overall misses
system.l2.overall_misses::.cpu1.inst            16730                       # number of overall misses
system.l2.overall_misses::.cpu1.data         87181477                       # number of overall misses
system.l2.overall_misses::total             174780540                       # number of overall misses
system.l2.demand_miss_latency::.cpu0.inst   6808115500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu0.data 9967548914397                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.inst   1404616000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu1.data 9952963800724                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total     19928725446621                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::.cpu0.inst   6808115500                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu0.data 9967548914397                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.inst   1404616000                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu1.data 9952963800724                       # number of overall miss cycles
system.l2.overall_miss_latency::total    19928725446621                       # number of overall miss cycles
system.l2.demand_accesses::.cpu0.inst           89825                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu0.data        98928474                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.inst           19676                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu1.data        98602140                       # number of demand (read+write) accesses
system.l2.demand_accesses::total            197640115                       # number of demand (read+write) accesses
system.l2.overall_accesses::.cpu0.inst          89825                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu0.data       98928474                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.inst          19676                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu1.data       98602140                       # number of overall (read+write) accesses
system.l2.overall_accesses::total           197640115                       # number of overall (read+write) accesses
system.l2.demand_miss_rate::.cpu0.inst       0.922616                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu0.data       0.884472                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.inst       0.850274                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu1.data       0.884174                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.884337                       # miss rate for demand accesses
system.l2.overall_miss_rate::.cpu0.inst      0.922616                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu0.data      0.884472                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.inst      0.850274                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu1.data      0.884174                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.884337                       # miss rate for overall accesses
system.l2.demand_avg_miss_latency::.cpu0.inst 82150.197891                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu0.data 113915.549060                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.inst 83957.919904                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu1.data 114163.743759                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 114021.420500                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.inst 82150.197891                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu0.data 113915.549060                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.inst 83957.919904                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu1.data 114163.743759                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 114021.420500                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs            1117834                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                     33782                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs      33.089634                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.unused_prefetches                  81084931                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks            10929623                       # number of writebacks
system.l2.writebacks::total                  10929623                       # number of writebacks
system.l2.demand_mshr_hits::.cpu0.inst            160                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu0.data         671751                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.inst            142                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu1.data         675942                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total             1347995                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::.cpu0.inst           160                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu0.data        671751                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.inst           142                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu1.data        675942                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total            1347995                       # number of overall MSHR hits
system.l2.demand_mshr_misses::.cpu0.inst        82714                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu0.data     86827708                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.inst        16588                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu1.data     86505535                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total         173432545                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::.cpu0.inst        82714                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu0.data     86827708                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.inst        16588                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu1.data     86505535                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher     90711803                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total        264144348                       # number of overall MSHR misses
system.l2.demand_mshr_miss_latency::.cpu0.inst   5974811501                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu0.data 9059057652814                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.inst   1232056503                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu1.data 9048322566437                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total 18114587087255                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.inst   5974811501                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu0.data 9059057652814                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.inst   1232056503                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu1.data 9048322566437                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher 7977091350877                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total 26091678438132                       # number of overall MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu0.inst     0.920835                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu0.data     0.877682                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.inst     0.843058                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu1.data     0.877319                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.877517                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::.cpu0.inst     0.920835                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu0.data     0.877682                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.inst     0.843058                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu1.data     0.877319                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      1.336492                       # mshr miss rate for overall accesses
system.l2.demand_avg_mshr_miss_latency::.cpu0.inst 72234.585451                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu0.data 104333.718596                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.inst 74273.963287                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu1.data 104598.192086                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 104447.450086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.inst 72234.585451                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu0.data 104333.718596                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.inst 74273.963287                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu1.data 104598.192086                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 87938.846843                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 98778.106121                       # average overall mshr miss latency
system.l2.replacements                      428471084                       # number of replacements
system.l2.WritebackDirty_hits::.writebacks     14416242                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total         14416242                       # number of WritebackDirty hits
system.l2.WritebackDirty_misses::.writebacks            8                       # number of WritebackDirty misses
system.l2.WritebackDirty_misses::total              8                       # number of WritebackDirty misses
system.l2.WritebackDirty_accesses::.writebacks     14416250                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total     14416250                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_miss_rate::.writebacks     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_miss_rate::total     0.000001                       # miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_misses::.writebacks            8                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_misses::total            8                       # number of WritebackDirty MSHR misses
system.l2.WritebackDirty_mshr_miss_rate::.writebacks     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackDirty_mshr_miss_rate::total     0.000001                       # mshr miss rate for WritebackDirty accesses
system.l2.WritebackClean_hits::.writebacks    176834877                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total        176834877                       # number of WritebackClean hits
system.l2.WritebackClean_misses::.writebacks         8455                       # number of WritebackClean misses
system.l2.WritebackClean_misses::total           8455                       # number of WritebackClean misses
system.l2.WritebackClean_accesses::.writebacks    176843332                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total    176843332                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_miss_rate::.writebacks     0.000048                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_miss_rate::total     0.000048                       # miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_misses::.writebacks         8455                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_misses::total         8455                       # number of WritebackClean MSHR misses
system.l2.WritebackClean_mshr_miss_rate::.writebacks     0.000048                       # mshr miss rate for WritebackClean accesses
system.l2.WritebackClean_mshr_miss_rate::total     0.000048                       # mshr miss rate for WritebackClean accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher     90711803                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total       90711803                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher 7977091350877                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total 7977091350877                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 87938.846843                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 87938.846843                       # average HardPFReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu0.data           23249                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::.cpu1.data           23871                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                47120                       # number of UpgradeReq hits
system.l2.UpgradeReq_misses::.cpu0.data        116090                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::.cpu1.data        113353                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total             229443                       # number of UpgradeReq misses
system.l2.UpgradeReq_miss_latency::.cpu0.data    775880498                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::.cpu1.data    842902499                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total   1618782997                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_accesses::.cpu0.data       139339                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::.cpu1.data       137224                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total           276563                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_miss_rate::.cpu0.data     0.833148                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::.cpu1.data     0.826044                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.829623                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_miss_latency::.cpu0.data  6683.439556                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::.cpu1.data  7436.084612                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  7055.272974                       # average UpgradeReq miss latency
system.l2.UpgradeReq_mshr_hits::.cpu0.data         7711                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::.cpu1.data         8404                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_hits::total           16115                       # number of UpgradeReq MSHR hits
system.l2.UpgradeReq_mshr_misses::.cpu0.data       108379                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::.cpu1.data       104949                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total        213328                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu0.data   2575810655                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::.cpu1.data   2538098178                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total   5113908833                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu0.data     0.777808                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::.cpu1.data     0.764801                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.771354                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu0.data 23766.695162                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu1.data 24184.110168                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 23972.046956                       # average UpgradeReq mshr miss latency
system.l2.SCUpgradeReq_hits::.cpu0.data            56                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::.cpu1.data            86                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_hits::total                142                       # number of SCUpgradeReq hits
system.l2.SCUpgradeReq_misses::.cpu0.data           10                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::.cpu1.data           28                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_misses::total               38                       # number of SCUpgradeReq misses
system.l2.SCUpgradeReq_miss_latency::.cpu0.data       266000                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::.cpu1.data       737500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_miss_latency::total      1003500                       # number of SCUpgradeReq miss cycles
system.l2.SCUpgradeReq_accesses::.cpu0.data           66                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::.cpu1.data          114                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_accesses::total            180                       # number of SCUpgradeReq accesses(hits+misses)
system.l2.SCUpgradeReq_miss_rate::.cpu0.data     0.151515                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::.cpu1.data     0.245614                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_miss_rate::total      0.211111                       # miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_miss_latency::.cpu0.data        26600                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::.cpu1.data 26339.285714                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_avg_miss_latency::total 26407.894737                       # average SCUpgradeReq miss latency
system.l2.SCUpgradeReq_mshr_misses::.cpu0.data           10                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::.cpu1.data           28                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_misses::total           38                       # number of SCUpgradeReq MSHR misses
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu0.data       196000                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::.cpu1.data       550499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_latency::total       746499                       # number of SCUpgradeReq MSHR miss cycles
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu0.data     0.151515                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::.cpu1.data     0.245614                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_mshr_miss_rate::total     0.211111                       # mshr miss rate for SCUpgradeReq accesses
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu0.data        19600                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::.cpu1.data 19660.678571                       # average SCUpgradeReq mshr miss latency
system.l2.SCUpgradeReq_avg_mshr_miss_latency::total 19644.710526                       # average SCUpgradeReq mshr miss latency
system.l2.ReadExReq_hits::.cpu0.data          1643631                       # number of ReadExReq hits
system.l2.ReadExReq_hits::.cpu1.data          1644306                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total               3287937                       # number of ReadExReq hits
system.l2.ReadExReq_misses::.cpu0.data        2491308                       # number of ReadExReq misses
system.l2.ReadExReq_misses::.cpu1.data        2460352                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total             4951660                       # number of ReadExReq misses
system.l2.ReadExReq_miss_latency::.cpu0.data 325604917470                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::.cpu1.data 335685631449                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total  661290548919                       # number of ReadExReq miss cycles
system.l2.ReadExReq_accesses::.cpu0.data      4134939                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::.cpu1.data      4104658                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total           8239597                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_miss_rate::.cpu0.data     0.602502                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::.cpu1.data     0.599405                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.600959                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_miss_latency::.cpu0.data 130696.372135                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::.cpu1.data 136438.050917                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 133549.264069                       # average ReadExReq miss latency
system.l2.ReadExReq_mshr_hits::.cpu0.data        56765                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::.cpu1.data        61254                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total           118019                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_misses::.cpu0.data      2434543                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::.cpu1.data      2399098                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total        4833641                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_miss_latency::.cpu0.data 297824925973                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::.cpu1.data 308189413452                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total 606014339425                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu0.data     0.588774                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::.cpu1.data     0.584482                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.586636                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu0.data 122332.990616                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu1.data 128460.535356                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 125374.296400                       # average ReadExReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu0.inst          6951                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::.cpu1.inst          2946                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total               9897                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_misses::.cpu0.inst        82874                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::.cpu1.inst        16730                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total            99604                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_miss_latency::.cpu0.inst   6808115500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::.cpu1.inst   1404616000                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total   8212731500                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_accesses::.cpu0.inst        89825                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::.cpu1.inst        19676                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total         109501                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_miss_rate::.cpu0.inst     0.922616                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::.cpu1.inst     0.850274                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.909617                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_miss_latency::.cpu0.inst 82150.197891                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::.cpu1.inst 83957.919904                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 82453.832175                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_mshr_hits::.cpu0.inst          160                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::.cpu1.inst          142                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total           302                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_misses::.cpu0.inst        82714                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::.cpu1.inst        16588                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total        99302                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_miss_latency::.cpu0.inst   5974811501                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::.cpu1.inst   1232056503                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total   7206868004                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu0.inst     0.920835                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::.cpu1.inst     0.843058                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.906859                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu0.inst 72234.585451                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu1.inst 74273.963287                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 72575.255322                       # average ReadCleanReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu0.data      9785384                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::.cpu1.data      9776357                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total          19561741                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_misses::.cpu0.data     85008151                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::.cpu1.data     84721125                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total       169729276                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_miss_latency::.cpu0.data 9641943996927                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::.cpu1.data 9617278169275                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total 19259222166202                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_accesses::.cpu0.data     94793535                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::.cpu1.data     94497482                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total     189291017                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_miss_rate::.cpu0.data     0.896772                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::.cpu1.data     0.896544                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.896658                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_miss_latency::.cpu0.data 113423.758587                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::.cpu1.data 113516.884594                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 113470.242848                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_mshr_hits::.cpu0.data       614986                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::.cpu1.data       614688                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total      1229674                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_misses::.cpu0.data     84393165                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::.cpu1.data     84106437                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total    168499602                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_miss_latency::.cpu0.data 8761232726841                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::.cpu1.data 8740133152985                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total 17501365879826                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu0.data     0.890284                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::.cpu1.data     0.890039                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.890162                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu0.data 103814.482214                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu1.data 103917.529558                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 103865.918210                       # average ReadSharedReq mshr miss latency
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.l2.tags.tagsinuse                           64                       # Cycle average of tags in use
system.l2.tags.total_refs                   474130967                       # Total number of references to valid blocks.
system.l2.tags.sampled_refs                 428471148                       # Sample count of references to valid blocks.
system.l2.tags.avg_refs                      1.106565                       # Average number of references to valid blocks.
system.l2.tags.warmup_cycle                         0                       # Cycle when the warmup percentage was hit.
system.l2.tags.occ_blocks::.writebacks      27.496952                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.inst        0.013798                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu0.data       10.437248                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.inst        0.004480                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu1.data       10.281345                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher    15.766177                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.429640                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.inst       0.000216                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu0.data       0.163082                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.inst       0.000070                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu1.data       0.160646                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.246347                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total                   1                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022             1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024            63                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1            1                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0           33                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           29                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3            1                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.015625                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.984375                       # Percentage of cache occupancy per task id
system.l2.tags.tag_accesses                3541912604                       # Number of tag accesses
system.l2.tags.data_accesses               3541912604                       # Number of data accesses
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::.cpu0.inst       5293632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu0.data    5557143424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.inst       1061632                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu1.data    5536511424                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher   5533960768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total        16633970880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu0.inst      5293632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::.cpu1.inst      1061632                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total       6355264                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks    699496384                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total       699496384                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::.cpu0.inst          82713                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu0.data       86830366                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.inst          16588                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu1.data       86507991                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher     86468137                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total           259905795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks     10929631                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total           10929631                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::.cpu0.inst          1644399                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu0.data       1726255767                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.inst           329782                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu1.data       1719846699                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher   1719054371                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total            5167131019                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu0.inst      1644399                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::.cpu1.inst       329782                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total          1974182                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks      217289635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total            217289635                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks      217289635                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.inst         1644399                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu0.data      1726255767                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.inst          329782                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu1.data      1719846699                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher   1719054371                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total           5384420654                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.avgPriority_.writebacks::samples   9927680.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.inst::samples     82714.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu0.data::samples  86285328.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.inst::samples     16588.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu1.data::samples  85981508.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples  82398249.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.priorityMaxLatency      0.000198843250                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.numReadWriteTurnArounds       619417                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numWriteReadTurnArounds       619417                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.numStayReadState           353801529                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState            9363329                       # Number of times bus staying in WRITE state
system.mem_ctrls.readReqs                   259905796                       # Number of read requests accepted
system.mem_ctrls.writeReqs                   10938086                       # Number of write requests accepted
system.mem_ctrls.readBursts                 259905796                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                 10938086                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.servicedByWrQ                5141409                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts               1010406                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0          15037118                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1          15210902                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2          16048051                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3          16394798                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4          16698979                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5          16779856                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6          16480457                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7          16287707                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8          15990911                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9          15692957                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10         15673594                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11         16180298                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12         15456451                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13         15799651                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14         15487558                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15         15545099                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0            616161                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1            614300                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2            591573                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3            617547                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4            635279                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5            640775                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6            616214                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7            616107                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8            640193                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9            616574                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10           639663                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11           617482                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12           616452                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13           616254                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14           616562                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15           616552                       # Per bank write bursts
system.mem_ctrls.avgRdQLen                       6.81                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      25.80                       # Average write queue length when enqueuing
system.mem_ctrls.totQLat                 11373987512955                       # Total ticks spent queuing
system.mem_ctrls.totBusLat               1273821935000                       # Total ticks spent in databus transfers
system.mem_ctrls.totMemAccLat            16150819769205                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.avgQLat                     44645.12                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                63395.12                       # Average memory access latency per DRAM burst
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.readRowHits                131262594                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                 9328633                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 51.52                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                93.97                       # Row buffer hit rate for writes
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6             259905796                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6             10938086                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 9583079                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                20210433                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                30219880                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                35641482                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                35341213                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                31619624                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                26087795                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                20665497                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                15454650                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                10801509                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                7192997                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                4907278                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                3185335                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                1866123                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                1033768                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                 553826                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                 277935                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                 107574                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                  12844                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                   1545                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   2576                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4457                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                 332324                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                 469527                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                 543951                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                 589002                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                 617198                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                 634351                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                 645288                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                 651345                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                 657425                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                 675296                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                 657240                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                 651942                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                 649430                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                 645588                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                 643620                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                 644326                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                 111897                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                  50040                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                  23473                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                  11519                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                   5769                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                   3012                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                   1794                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                   1162                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                    783                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                    586                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                    447                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                    373                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                    304                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                    254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                    230                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                    202                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                    188                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                    166                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                    153                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                    140                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                    130                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                    123                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      9                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      2                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples    124100854                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    136.504258                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean    94.291989                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   178.595737                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127     88231578     71.10%     71.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255     18659487     15.04%     86.13% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383      7731748      6.23%     92.36% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511      3201297      2.58%     94.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639      1706136      1.37%     96.32% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767      1093866      0.88%     97.20% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895       602908      0.49%     97.68% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023       467766      0.38%     98.06% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151      2406068      1.94%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total    124100854                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples       619417                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean     411.297168                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    220.286018                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    366.451508                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127        306155     49.43%     49.43% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255        15534      2.51%     51.93% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383         3871      0.62%     52.56% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511        13244      2.14%     54.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639        49325      7.96%     62.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767        85620     13.82%     76.48% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-895        78649     12.70%     89.18% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023        44593      7.20%     96.38% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151        16704      2.70%     99.08% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1152-1279         4473      0.72%     99.80% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1407          914      0.15%     99.95% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1408-1535          174      0.03%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1663           83      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1664-1791           49      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-1919           20      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1920-2047            8      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2175            1      0.00%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total        619417                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples       619417                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.027471                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.025444                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.272058                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16           611059     98.65%     98.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17             3134      0.51%     99.16% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3354      0.54%     99.70% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              979      0.16%     99.86% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20              474      0.08%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21              214      0.03%     99.97% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22              159      0.03%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::23               37      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                5      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::25                2      0.00%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total        619417                       # Writes before turning the bus around for reads
system.mem_ctrls.bytesReadDRAM            16304920768                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ               329050176                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten               635372032                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys             16633970944                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys            700037504                       # Total written bytes from the system interface side
system.mem_ctrls.avgRdBW                      5064.92                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                       197.37                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                   5167.13                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                    217.46                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                        41.11                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                    39.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    1.54                       # Data bus utilization in percentage for writes
system.mem_ctrls.totGap                  3219188977500                       # Total gap between requests
system.mem_ctrls.avgGap                      11885.77                       # Average gap between requests
system.mem_ctrls.masterReadBytes::.cpu0.inst      5293696                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu0.data   5522260992                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.inst      1061632                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu1.data   5502816512                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher   5273487936                       # Per-master bytes read from memory
system.mem_ctrls.masterWriteBytes::.writebacks    635372032                       # Per-master bytes write to memory
system.mem_ctrls.masterReadRate::.cpu0.inst 1644419.183070983971                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu0.data 1715419984.292524814606                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.inst 329782.448059354909                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu1.data 1709379804.441464185715                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 1638141805.583813190460                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterWriteRate::.writebacks 197370222.583161383867                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterReadAccesses::.cpu0.inst        82714                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu0.data     86830366                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.inst        16588                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu1.data     86507991                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher     86468137                       # Per-master read serviced memory accesses
system.mem_ctrls.masterWriteAccesses::.writebacks     10938086                       # Per-master write serviced memory accesses
system.mem_ctrls.masterReadTotalLat::.cpu0.inst   2554657665                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu0.data 5445798475964                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.inst    543772609                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu1.data 5448157130615                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher 5253765732352                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteTotalLat::.writebacks 79967349645762                       # Per-master write total memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.inst     30885.43                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu0.data     62717.67                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.inst     32781.08                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu1.data     62978.66                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     60759.56                       # Per-master read average memory access latency
system.mem_ctrls.masterWriteAvgLat::.writebacks   7310908.84                       # Per-master write average memory access latency
system.mem_ctrls.pageHitRate                    53.12                       # Row buffer hit rate, read and write combined
system.mem_ctrls.rank1.actEnergy         437937676260                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank1.preEnergy         232769410335                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank1.readEnergy        898401345660                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank1.writeEnergy        25994201040                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank1.refreshEnergy     254120449440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank1.actBackEnergy     1454338684320                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank1.preBackEnergy      11462281440                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank1.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank1.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank1.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank1.totalEnergy       3315024048495                       # Total energy per rank (pJ)
system.mem_ctrls.rank1.averagePower       1029.769964                       # Core power per rank (mW)
system.mem_ctrls.rank1.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank1.memoryStateTime::IDLE   6847884526                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::REF 107495960000                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT 3104845066974                       # Time in different power states
system.mem_ctrls.rank1.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.actEnergy         448142371320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls.rank0.preEnergy         238193330595                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls.rank0.readEnergy        920616370380                       # Energy for read commands per rank (pJ)
system.mem_ctrls.rank0.writeEnergy        25828330320                       # Energy for write commands per rank (pJ)
system.mem_ctrls.rank0.refreshEnergy     254120449440                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls.rank0.actBackEnergy     1455620831490                       # Energy for active background per rank (pJ)
system.mem_ctrls.rank0.preBackEnergy      10382578560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls.rank0.actPowerDownEnergy            0                       # Energy for active power-down per rank (pJ)
system.mem_ctrls.rank0.prePowerDownEnergy            0                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls.rank0.selfRefreshEnergy            0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls.rank0.totalEnergy       3352904262105                       # Total energy per rank (pJ)
system.mem_ctrls.rank0.averagePower       1041.536969                       # Core power per rank (mW)
system.mem_ctrls.rank0.totalIdleTime                0                       # Total Idle time Per DRAM Rank
system.mem_ctrls.rank0.memoryStateTime::IDLE   4013852050                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::REF 107495960000                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::PRE_PDN            0                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT 3107679099450                       # Time in different power states
system.mem_ctrls.rank0.memoryStateTime::ACT_PDN            0                       # Time in different power states
system.cpu1.numPwrStateTransitions               1222                       # Number of power state transitions
system.cpu1.pwrStateClkGateDist::samples          612                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::mean    8315532.679739                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::stdev   10673889.830569                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::1000-5e+10          612    100.00%    100.00% # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::min_value        13500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::max_value     67485500                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateClkGateDist::total            612                       # Distribution of time spent in the clock gated state
system.cpu1.pwrStateResidencyTicks::ON   3214099805500                       # Cumulative time (in ticks) in various power states
system.cpu1.pwrStateResidencyTicks::CLK_GATED   5089106000                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.demand_hits::.cpu1.inst    271537101                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total       271537101                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::.cpu1.inst    271537101                       # number of overall hits
system.cpu1.icache.overall_hits::total      271537101                       # number of overall hits
system.cpu1.icache.demand_misses::.cpu1.inst        21497                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total         21497                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::.cpu1.inst        21497                       # number of overall misses
system.cpu1.icache.overall_misses::total        21497                       # number of overall misses
system.cpu1.icache.demand_miss_latency::.cpu1.inst   1607388000                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total   1607388000                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::.cpu1.inst   1607388000                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total   1607388000                       # number of overall miss cycles
system.cpu1.icache.demand_accesses::.cpu1.inst    271558598                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total    271558598                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::.cpu1.inst    271558598                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total    271558598                       # number of overall (read+write) accesses
system.cpu1.icache.demand_miss_rate::.cpu1.inst     0.000079                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000079                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::.cpu1.inst     0.000079                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000079                       # miss rate for overall accesses
system.cpu1.icache.demand_avg_miss_latency::.cpu1.inst 74772.665953                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 74772.665953                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::.cpu1.inst 74772.665953                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 74772.665953                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs           12                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs           12                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.writebacks::.writebacks        19676                       # number of writebacks
system.cpu1.icache.writebacks::total            19676                       # number of writebacks
system.cpu1.icache.demand_mshr_hits::.cpu1.inst         1821                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total         1821                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::.cpu1.inst         1821                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total         1821                       # number of overall MSHR hits
system.cpu1.icache.demand_mshr_misses::.cpu1.inst        19676                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total        19676                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::.cpu1.inst        19676                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total        19676                       # number of overall MSHR misses
system.cpu1.icache.demand_mshr_miss_latency::.cpu1.inst   1468524500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total   1468524500                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::.cpu1.inst   1468524500                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total   1468524500                       # number of overall MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000072                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000072                       # mshr miss rate for overall accesses
system.cpu1.icache.demand_avg_mshr_miss_latency::.cpu1.inst 74635.317138                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 74635.317138                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::.cpu1.inst 74635.317138                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 74635.317138                       # average overall mshr miss latency
system.cpu1.icache.replacements                 19676                       # number of replacements
system.cpu1.icache.ReadReq_hits::.cpu1.inst    271537101                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total      271537101                       # number of ReadReq hits
system.cpu1.icache.ReadReq_misses::.cpu1.inst        21497                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total        21497                       # number of ReadReq misses
system.cpu1.icache.ReadReq_miss_latency::.cpu1.inst   1607388000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total   1607388000                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_accesses::.cpu1.inst    271558598                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total    271558598                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_miss_rate::.cpu1.inst     0.000079                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000079                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_miss_latency::.cpu1.inst 74772.665953                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 74772.665953                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_mshr_hits::.cpu1.inst         1821                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total         1821                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::.cpu1.inst        19676                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total        19676                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::.cpu1.inst   1468524500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total   1468524500                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::.cpu1.inst     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::.cpu1.inst 74635.317138                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 74635.317138                       # average ReadReq mshr miss latency
system.cpu1.icache.tags.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu1.icache.tags.tagsinuse                  32                       # Cycle average of tags in use
system.cpu1.icache.tags.total_refs          273634752                       # Total number of references to valid blocks.
system.cpu1.icache.tags.sampled_refs            19708                       # Sample count of references to valid blocks.
system.cpu1.icache.tags.avg_refs         13884.450578                       # Average number of references to valid blocks.
system.cpu1.icache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.tags.occ_blocks::.cpu1.inst           32                       # Average occupied blocks per requestor
system.cpu1.icache.tags.occ_percent::.cpu1.inst            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_percent::total            1                       # Average percentage of cache occupancy
system.cpu1.icache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::1           25                       # Occupied blocks per task id
system.cpu1.icache.tags.age_task_id_blocks_1024::4            7                       # Occupied blocks per task id
system.cpu1.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu1.icache.tags.tag_accesses        543136872                       # Number of tag accesses
system.cpu1.icache.tags.data_accesses       543136872                       # Number of data accesses
system.cpu1.dcache.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.demand_hits::.cpu1.data    384193219                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total       384193219                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::.cpu1.data    384193219                       # number of overall hits
system.cpu1.dcache.overall_hits::total      384193219                       # number of overall hits
system.cpu1.dcache.demand_misses::.cpu1.data    275673852                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total     275673852                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::.cpu1.data    275673852                       # number of overall misses
system.cpu1.dcache.overall_misses::total    275673852                       # number of overall misses
system.cpu1.dcache.demand_miss_latency::.cpu1.data 22928866163929                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total 22928866163929                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::.cpu1.data 22928866163929                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total 22928866163929                       # number of overall miss cycles
system.cpu1.dcache.demand_accesses::.cpu1.data    659867071                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total    659867071                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::.cpu1.data    659867071                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total    659867071                       # number of overall (read+write) accesses
system.cpu1.dcache.demand_miss_rate::.cpu1.data     0.417772                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.417772                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::.cpu1.data     0.417772                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.417772                       # miss rate for overall accesses
system.cpu1.dcache.demand_avg_miss_latency::.cpu1.data 83173.888265                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 83173.888265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::.cpu1.data 83173.888265                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 83173.888265                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs   3597223489                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets      1553978                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs         62442144                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets          25569                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs    57.608904                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets    60.775861                       # average number of cycles each access was blocked
system.cpu1.dcache.writebacks::.writebacks     98575073                       # number of writebacks
system.cpu1.dcache.writebacks::total         98575073                       # number of writebacks
system.cpu1.dcache.demand_mshr_hits::.cpu1.data    176663180                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total    176663180                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::.cpu1.data    176663180                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total    176663180                       # number of overall MSHR hits
system.cpu1.dcache.demand_mshr_misses::.cpu1.data     99010672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total     99010672                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::.cpu1.data     99010672                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total     99010672                       # number of overall MSHR misses
system.cpu1.dcache.demand_mshr_miss_latency::.cpu1.data 10275015506328                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total 10275015506328                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::.cpu1.data 10275015506328                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total 10275015506328                       # number of overall MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_rate::.cpu1.data     0.150046                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.150046                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::.cpu1.data     0.150046                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.150046                       # mshr miss rate for overall accesses
system.cpu1.dcache.demand_avg_mshr_miss_latency::.cpu1.data 103776.848483                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 103776.848483                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::.cpu1.data 103776.848483                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 103776.848483                       # average overall mshr miss latency
system.cpu1.dcache.replacements              98574921                       # number of replacements
system.cpu1.dcache.ReadReq_hits::.cpu1.data    339394186                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total      339394186                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_misses::.cpu1.data    241023894                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total    241023894                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_miss_latency::.cpu1.data 20365486352000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total 20365486352000                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_accesses::.cpu1.data    580418080                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total    580418080                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_miss_rate::.cpu1.data     0.415259                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.415259                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::.cpu1.data 84495.715400                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 84495.715400                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_mshr_hits::.cpu1.data    146133794                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total    146133794                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::.cpu1.data     94890100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total     94890100                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::.cpu1.data 9912604241500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total 9912604241500                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::.cpu1.data     0.163486                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.163486                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::.cpu1.data 104464.050955                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 104464.050955                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_hits::.cpu1.data     44799033                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total      44799033                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_misses::.cpu1.data     34649958                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total     34649958                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_miss_latency::.cpu1.data 2563379811929                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total 2563379811929                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_accesses::.cpu1.data     79448991                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total     79448991                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_miss_rate::.cpu1.data     0.436128                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.436128                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_miss_latency::.cpu1.data 73979.305023                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 73979.305023                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_mshr_hits::.cpu1.data     30529386                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total     30529386                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_misses::.cpu1.data      4120572                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total      4120572                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_miss_latency::.cpu1.data 362411264828                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total 362411264828                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_rate::.cpu1.data     0.051864                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.051864                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::.cpu1.data 87951.688462                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 87951.688462                       # average WriteReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_hits::.cpu1.data         3591                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         3591                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_misses::.cpu1.data          882                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_misses::total          882                       # number of LoadLockedReq misses
system.cpu1.dcache.LoadLockedReq_miss_latency::.cpu1.data     39166500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_miss_latency::total     39166500                       # number of LoadLockedReq miss cycles
system.cpu1.dcache.LoadLockedReq_accesses::.cpu1.data         4473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         4473                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_miss_rate::.cpu1.data     0.197183                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_miss_rate::total     0.197183                       # miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::.cpu1.data 44406.462585                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_avg_miss_latency::total 44406.462585                       # average LoadLockedReq miss latency
system.cpu1.dcache.LoadLockedReq_mshr_hits::.cpu1.data          841                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_hits::total          841                       # number of LoadLockedReq MSHR hits
system.cpu1.dcache.LoadLockedReq_mshr_misses::.cpu1.data           41                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_misses::total           41                       # number of LoadLockedReq MSHR misses
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::.cpu1.data       362000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_latency::total       362000                       # number of LoadLockedReq MSHR miss cycles
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::.cpu1.data     0.009166                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_mshr_miss_rate::total     0.009166                       # mshr miss rate for LoadLockedReq accesses
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::.cpu1.data  8829.268293                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.LoadLockedReq_avg_mshr_miss_latency::total  8829.268293                       # average LoadLockedReq mshr miss latency
system.cpu1.dcache.StoreCondReq_hits::.cpu1.data         2394                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         2394                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_misses::.cpu1.data         1690                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_misses::total         1690                       # number of StoreCondReq misses
system.cpu1.dcache.StoreCondReq_miss_latency::.cpu1.data      8367500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_miss_latency::total      8367500                       # number of StoreCondReq miss cycles
system.cpu1.dcache.StoreCondReq_accesses::.cpu1.data         4084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         4084                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_miss_rate::.cpu1.data     0.413810                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_miss_rate::total     0.413810                       # miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_miss_latency::.cpu1.data  4951.183432                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_avg_miss_latency::total  4951.183432                       # average StoreCondReq miss latency
system.cpu1.dcache.StoreCondReq_mshr_misses::.cpu1.data         1690                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_misses::total         1690                       # number of StoreCondReq MSHR misses
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::.cpu1.data      6677500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_latency::total      6677500                       # number of StoreCondReq MSHR miss cycles
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::.cpu1.data     0.413810                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_mshr_miss_rate::total     0.413810                       # mshr miss rate for StoreCondReq accesses
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::.cpu1.data  3951.183432                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.StoreCondReq_avg_mshr_miss_latency::total  3951.183432                       # average StoreCondReq mshr miss latency
system.cpu1.dcache.SwapReq_hits::.cpu1.data         2034                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_hits::total           2034                       # number of SwapReq hits
system.cpu1.dcache.SwapReq_misses::.cpu1.data       584604                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_misses::total       584604                       # number of SwapReq misses
system.cpu1.dcache.SwapReq_miss_latency::.cpu1.data   9373990500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_miss_latency::total   9373990500                       # number of SwapReq miss cycles
system.cpu1.dcache.SwapReq_accesses::.cpu1.data       586638                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_accesses::total       586638                       # number of SwapReq accesses(hits+misses)
system.cpu1.dcache.SwapReq_miss_rate::.cpu1.data     0.996533                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_miss_rate::total     0.996533                       # miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_miss_latency::.cpu1.data 16034.769690                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_avg_miss_latency::total 16034.769690                       # average SwapReq miss latency
system.cpu1.dcache.SwapReq_mshr_misses::.cpu1.data       584604                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_misses::total       584604                       # number of SwapReq MSHR misses
system.cpu1.dcache.SwapReq_mshr_miss_latency::.cpu1.data   8789386500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_latency::total   8789386500                       # number of SwapReq MSHR miss cycles
system.cpu1.dcache.SwapReq_mshr_miss_rate::.cpu1.data     0.996533                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_mshr_miss_rate::total     0.996533                       # mshr miss rate for SwapReq accesses
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::.cpu1.data 15034.769690                       # average SwapReq mshr miss latency
system.cpu1.dcache.SwapReq_avg_mshr_miss_latency::total 15034.769690                       # average SwapReq mshr miss latency
system.cpu1.dcache.tags.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.cpu1.dcache.tags.tagsinuse           31.936880                       # Cycle average of tags in use
system.cpu1.dcache.tags.total_refs          484053963                       # Total number of references to valid blocks.
system.cpu1.dcache.tags.sampled_refs         99240010                       # Sample count of references to valid blocks.
system.cpu1.dcache.tags.avg_refs             4.877609                       # Average number of references to valid blocks.
system.cpu1.dcache.tags.warmup_cycle                0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.tags.occ_blocks::.cpu1.data    31.936880                       # Average occupied blocks per requestor
system.cpu1.dcache.tags.occ_percent::.cpu1.data     0.998028                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_percent::total     0.998028                       # Average percentage of cache occupancy
system.cpu1.dcache.tags.occ_task_id_blocks::1024           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.age_task_id_blocks_1024::1           28                       # Occupied blocks per task id
system.cpu1.dcache.tags.occ_task_id_percent::1024     0.875000                       # Percentage of cache occupancy per task id
system.cpu1.dcache.tags.tag_accesses       1420164511                       # Number of tag accesses
system.cpu1.dcache.tags.data_accesses      1420164511                       # Number of data accesses
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 3219188911500                       # Cumulative time (in ticks) in various power states
system.tol2bus.trans_dist::ReadResp         190192608                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty     25345873                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean    183189137                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict       417542416                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq        154562400                       # Transaction distribution
system.tol2bus.trans_dist::HardPFResp             803                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq          846260                       # Transaction distribution
system.tol2bus.trans_dist::SCUpgradeReq          2977                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp         849237                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq          8731436                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp         8731436                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq        109501                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq    190083108                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu0.icache.mem_side::system.l2.cpu_side       269473                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu0.dcache.mem_side::system.l2.cpu_side    297991504                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.icache.mem_side::system.l2.cpu_side        59028                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu1.dcache.mem_side::system.l2.cpu_side    296976324                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total             595296329                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.icache.mem_side::system.l2.cpu_side     11497472                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu0.dcache.mem_side::system.l2.cpu_side  12662406720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.icache.mem_side::system.l2.cpu_side      2518528                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu1.dcache.mem_side::system.l2.cpu_side  12619340736                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total            25295763456                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.snoops                       584891666                       # Total snoops (count)
system.tol2bus.snoopTraffic                 781718784                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples        782814220                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.237523                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.431588                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0              598898696     76.51%     76.51% # Request fanout histogram
system.tol2bus.snoop_fanout::1              181894859     23.24%     99.74% # Request fanout histogram
system.tol2bus.snoop_fanout::2                2020665      0.26%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::5                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::6                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::7                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::8                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total          782814220                       # Request fanout histogram
system.tol2bus.reqLayer0.occupancy       396328427170                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             12.3                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy      149742612144                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             4.7                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy         134851768                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             0.0                       # Layer utilization (%)
system.tol2bus.respLayer3.occupancy      149223858389                       # Layer occupancy (ticks)
system.tol2bus.respLayer3.utilization             4.6                       # Layer utilization (%)
system.tol2bus.respLayer2.occupancy          29596335                       # Layer occupancy (ticks)
system.tol2bus.respLayer2.utilization             0.0                       # Layer utilization (%)
system.tol2bus.snoopLayer0.occupancy          1205090                       # Layer occupancy (ticks)
system.tol2bus.snoopLayer0.utilization            0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
