Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Thu Mar 16 11:37:13 2017
| Host         : RUILOPESC3FF running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file design_1_wrapper_timing_summary_routed.rpt -rpx design_1_wrapper_timing_summary_routed.rpx
| Design       : design_1_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      7.710        0.000                      0                   48        0.213        0.000                      0                   48        4.500        0.000                       0                    41  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         7.710        0.000                      0                   48        0.213        0.000                      0                   48        4.500        0.000                       0                    41  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        7.710ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.213ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.677ns (32.804%)  route 1.387ns (67.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.327     4.258    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.341     4.599 f  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=19, routed)          0.756     5.354    design_1_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X86Y96         LUT5 (Prop_lut5_I2_O)        0.097     5.451 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.318     5.769    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X86Y96         LUT6 (Prop_lut6_I0_O)        0.239     6.008 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=8, routed)           0.313     6.321    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.225    14.003    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y94         FDRE (Setup_fdre_C_CE)      -0.150    14.031    design_1_i/BinToBCD16_0/U0/BCD0_reg[0]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD0_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.677ns (32.804%)  route 1.387ns (67.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.327     4.258    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.341     4.599 f  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=19, routed)          0.756     5.354    design_1_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X86Y96         LUT5 (Prop_lut5_I2_O)        0.097     5.451 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.318     5.769    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X86Y96         LUT6 (Prop_lut6_I0_O)        0.239     6.008 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=8, routed)           0.313     6.321    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.225    14.003    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[1]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y94         FDRE (Setup_fdre_C_CE)      -0.150    14.031    design_1_i/BinToBCD16_0/U0/BCD0_reg[1]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.677ns (32.804%)  route 1.387ns (67.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.327     4.258    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.341     4.599 f  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=19, routed)          0.756     5.354    design_1_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X86Y96         LUT5 (Prop_lut5_I2_O)        0.097     5.451 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.318     5.769    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X86Y96         LUT6 (Prop_lut6_I0_O)        0.239     6.008 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=8, routed)           0.313     6.321    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.225    14.003    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y94         FDRE (Setup_fdre_C_CE)      -0.150    14.031    design_1_i/BinToBCD16_0/U0/BCD0_reg[2]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.677ns (32.804%)  route 1.387ns (67.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.327     4.258    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.341     4.599 f  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=19, routed)          0.756     5.354    design_1_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X86Y96         LUT5 (Prop_lut5_I2_O)        0.097     5.451 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.318     5.769    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X86Y96         LUT6 (Prop_lut6_I0_O)        0.239     6.008 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=8, routed)           0.313     6.321    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.225    14.003    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y94         FDRE (Setup_fdre_C_CE)      -0.150    14.031    design_1_i/BinToBCD16_0/U0/BCD0_reg[3]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.677ns (32.804%)  route 1.387ns (67.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.327     4.258    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.341     4.599 f  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=19, routed)          0.756     5.354    design_1_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X86Y96         LUT5 (Prop_lut5_I2_O)        0.097     5.451 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.318     5.769    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X86Y96         LUT6 (Prop_lut6_I0_O)        0.239     6.008 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=8, routed)           0.313     6.321    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.225    14.003    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[0]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y94         FDRE (Setup_fdre_C_CE)      -0.150    14.031    design_1_i/BinToBCD16_0/U0/BCD1_reg[0]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_reg[1]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.677ns (32.804%)  route 1.387ns (67.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.327     4.258    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.341     4.599 f  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=19, routed)          0.756     5.354    design_1_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X86Y96         LUT5 (Prop_lut5_I2_O)        0.097     5.451 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.318     5.769    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X86Y96         LUT6 (Prop_lut6_I0_O)        0.239     6.008 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=8, routed)           0.313     6.321    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.225    14.003    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[1]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y94         FDRE (Setup_fdre_C_CE)      -0.150    14.031    design_1_i/BinToBCD16_0/U0/BCD1_reg[1]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_reg[2]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.677ns (32.804%)  route 1.387ns (67.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.327     4.258    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.341     4.599 f  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=19, routed)          0.756     5.354    design_1_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X86Y96         LUT5 (Prop_lut5_I2_O)        0.097     5.451 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.318     5.769    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X86Y96         LUT6 (Prop_lut6_I0_O)        0.239     6.008 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=8, routed)           0.313     6.321    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.225    14.003    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[2]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y94         FDRE (Setup_fdre_C_CE)      -0.150    14.031    design_1_i/BinToBCD16_0/U0/BCD1_reg[2]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_reg[3]/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.064ns  (logic 0.677ns (32.804%)  route 1.387ns (67.196%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.327     4.258    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.341     4.599 f  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=19, routed)          0.756     5.354    design_1_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X86Y96         LUT5 (Prop_lut5_I2_O)        0.097     5.451 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.318     5.769    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X86Y96         LUT6 (Prop_lut6_I0_O)        0.239     6.008 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_1/O
                         net (fo=8, routed)           0.313     6.321    design_1_i/BinToBCD16_0/U0/get_outputs
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.225    14.003    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_reg[3]/C
                         clock pessimism              0.214    14.217    
                         clock uncertainty           -0.035    14.181    
    SLICE_X86Y94         FDRE (Setup_fdre_C_CE)      -0.150    14.031    design_1_i/BinToBCD16_0/U0/BCD1_reg[3]
  -------------------------------------------------------------------
                         required time                         14.031    
                         arrival time                          -6.321    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.710ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/index_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.198ns  (logic 0.685ns (31.158%)  route 1.513ns (68.842%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.003ns = ( 14.003 - 10.000 ) 
    Source Clock Delay      (SCD):    4.260ns
    Clock Pessimism Removal (CPR):    0.235ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.329     4.260    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.341     4.601 r  design_1_i/BinToBCD16_0/U0/index_c_reg[1]/Q
                         net (fo=6, routed)           0.517     5.118    design_1_i/BinToBCD16_0/U0/index_c[1]
    SLICE_X87Y96         LUT3 (Prop_lut3_I0_O)        0.097     5.215 r  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4/O
                         net (fo=3, routed)           0.637     5.851    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_4_n_0
    SLICE_X86Y96         LUT5 (Prop_lut5_I1_O)        0.247     6.098 r  design_1_i/BinToBCD16_0/U0/index_c[4]_i_2/O
                         net (fo=1, routed)           0.360     6.458    design_1_i/BinToBCD16_0/U0/index_c[4]_i_2_n_0
    SLICE_X86Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.225    14.003    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[4]/C
                         clock pessimism              0.235    14.238    
                         clock uncertainty           -0.035    14.202    
    SLICE_X86Y96         FDRE (Setup_fdre_C_D)       -0.034    14.168    design_1_i/BinToBCD16_0/U0/index_c_reg[4]
  -------------------------------------------------------------------
                         required time                         14.168    
                         arrival time                          -6.458    
  -------------------------------------------------------------------
                         slack                                  7.710    

Slack (MET) :             7.938ns  (required time - arrival time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/c_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.057ns  (logic 0.677ns (32.910%)  route 1.380ns (67.090%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.000ns = ( 14.000 - 10.000 ) 
    Source Clock Delay      (SCD):    4.258ns
    Clock Pessimism Removal (CPR):    0.258ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.327     4.258    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.341     4.599 f  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=19, routed)          0.756     5.354    design_1_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X86Y96         LUT5 (Prop_lut5_I2_O)        0.097     5.451 f  design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3/O
                         net (fo=3, routed)           0.624     6.076    design_1_i/BinToBCD16_0/U0/BCD4[3]_i_3_n_0
    SLICE_X85Y96         LUT6 (Prop_lut6_I0_O)        0.239     6.315 r  design_1_i/BinToBCD16_0/U0/c_s[1]_i_1/O
                         net (fo=1, routed)           0.000     6.315    design_1_i/BinToBCD16_0/U0/c_s[1]_i_1_n_0
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          1.222    14.000    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/C
                         clock pessimism              0.258    14.258    
                         clock uncertainty           -0.035    14.222    
    SLICE_X85Y96         FDRE (Setup_fdre_C_D)        0.030    14.252    design_1_i/BinToBCD16_0/U0/c_s_reg[1]
  -------------------------------------------------------------------
                         required time                         14.252    
                         arrival time                          -6.315    
  -------------------------------------------------------------------
                         slack                                  7.938    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.725%)  route 0.131ns (41.275%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.607     1.526    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y95         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/Q
                         net (fo=5, routed)           0.131     1.798    design_1_i/BinToBCD16_0/U0/BCD0_c[0]
    SLICE_X86Y95         LUT6 (Prop_lut6_I2_O)        0.045     1.843 r  design_1_i/BinToBCD16_0/U0/BCD0[1]_i_1/O
                         net (fo=2, routed)           0.000     1.843    design_1_i/BinToBCD16_0/U0/BCD0[1]_i_1_n_0
    SLICE_X86Y95         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.879     2.044    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y95         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X86Y95         FDRE (Hold_fdre_C_D)         0.091     1.630    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/index_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.725%)  route 0.131ns (41.275%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.607     1.526    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y96         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  design_1_i/BinToBCD16_0/U0/index_c_reg[0]/Q
                         net (fo=7, routed)           0.131     1.798    design_1_i/BinToBCD16_0/U0/index_c[0]
    SLICE_X86Y96         LUT5 (Prop_lut5_I1_O)        0.045     1.843 r  design_1_i/BinToBCD16_0/U0/index_c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.843    design_1_i/BinToBCD16_0/U0/index_c[2]_i_1_n_0
    SLICE_X86Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.879     2.044    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/index_c_reg[2]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X86Y96         FDRE (Hold_fdre_C_D)         0.091     1.630    design_1_i/BinToBCD16_0/U0/index_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.630    
                         arrival time                           1.843    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.323ns  (logic 0.186ns (57.617%)  route 0.137ns (42.383%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.607     1.526    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y95         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y95         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/Q
                         net (fo=5, routed)           0.137     1.804    design_1_i/BinToBCD16_0/U0/BCD0_c[0]
    SLICE_X86Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.849 r  design_1_i/BinToBCD16_0/U0/BCD0[2]_i_1/O
                         net (fo=2, routed)           0.000     1.849    design_1_i/BinToBCD16_0/U0/BCD0[2]_i_1_n_0
    SLICE_X86Y95         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.879     2.044    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X86Y95         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
                         clock pessimism             -0.504     1.539    
    SLICE_X86Y95         FDRE (Hold_fdre_C_D)         0.092     1.631    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.631    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/EightDispControl_0/U0/div_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDispControl_0/U0/div_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    1.524ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.605     1.524    design_1_i/EightDispControl_0/U0/clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y89         FDRE (Prop_fdre_C_Q)         0.164     1.688 r  design_1_i/EightDispControl_0/U0/div_reg[2]/Q
                         net (fo=1, routed)           0.110     1.799    design_1_i/EightDispControl_0/U0/div_reg_n_0_[2]
    SLICE_X88Y89         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.909 r  design_1_i/EightDispControl_0/U0/div_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.909    design_1_i/EightDispControl_0/U0/div_reg[0]_i_1_n_5
    SLICE_X88Y89         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.877     2.042    design_1_i/EightDispControl_0/U0/clk
    SLICE_X88Y89         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[2]/C
                         clock pessimism             -0.517     1.524    
    SLICE_X88Y89         FDRE (Hold_fdre_C_D)         0.134     1.658    design_1_i/EightDispControl_0/U0/div_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.658    
                         arrival time                           1.909    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/EightDispControl_0/U0/div_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDispControl_0/U0/div_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.606     1.525    design_1_i/EightDispControl_0/U0/clk
    SLICE_X88Y91         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y91         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  design_1_i/EightDispControl_0/U0/div_reg[10]/Q
                         net (fo=1, routed)           0.110     1.800    design_1_i/EightDispControl_0/U0/div_reg_n_0_[10]
    SLICE_X88Y91         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  design_1_i/EightDispControl_0/U0/div_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    design_1_i/EightDispControl_0/U0/div_reg[8]_i_1_n_5
    SLICE_X88Y91         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.878     2.043    design_1_i/EightDispControl_0/U0/clk
    SLICE_X88Y91         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[10]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y91         FDRE (Hold_fdre_C_D)         0.134     1.659    design_1_i/EightDispControl_0/U0/div_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 design_1_i/EightDispControl_0/U0/div_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDispControl_0/U0/div_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.384ns  (logic 0.274ns (71.266%)  route 0.110ns (28.734%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.606     1.525    design_1_i/EightDispControl_0/U0/clk
    SLICE_X88Y90         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y90         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  design_1_i/EightDispControl_0/U0/div_reg[6]/Q
                         net (fo=1, routed)           0.110     1.800    design_1_i/EightDispControl_0/U0/div_reg_n_0_[6]
    SLICE_X88Y90         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.910 r  design_1_i/EightDispControl_0/U0/div_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.910    design_1_i/EightDispControl_0/U0/div_reg[4]_i_1_n_5
    SLICE_X88Y90         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.878     2.043    design_1_i/EightDispControl_0/U0/clk
    SLICE_X88Y90         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[6]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y90         FDRE (Hold_fdre_C_D)         0.134     1.659    design_1_i/EightDispControl_0/U0/div_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.910    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/c_s_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.272%)  route 0.170ns (47.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.606     1.525    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y96         FDRE (Prop_fdre_C_Q)         0.141     1.666 r  design_1_i/BinToBCD16_0/U0/c_s_reg[0]/Q
                         net (fo=19, routed)          0.170     1.836    design_1_i/BinToBCD16_0/U0/c_s[0]
    SLICE_X85Y96         LUT6 (Prop_lut6_I5_O)        0.045     1.881 r  design_1_i/BinToBCD16_0/U0/c_s[1]_i_1/O
                         net (fo=1, routed)           0.000     1.881    design_1_i/BinToBCD16_0/U0/c_s[1]_i_1_n_0
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.878     2.043    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X85Y96         FDRE                                         r  design_1_i/BinToBCD16_0/U0/c_s_reg[1]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X85Y96         FDRE (Hold_fdre_C_D)         0.091     1.616    design_1_i/BinToBCD16_0/U0/c_s_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.616    
                         arrival time                           1.881    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.271ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.336%)  route 0.176ns (48.664%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.607     1.526    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/Q
                         net (fo=3, routed)           0.176     1.844    design_1_i/BinToBCD16_0/U0/BCD1_c[1]
    SLICE_X87Y94         LUT6 (Prop_lut6_I0_O)        0.045     1.889 r  design_1_i/BinToBCD16_0/U0/BCD1[1]_i_1/O
                         net (fo=2, routed)           0.000     1.889    design_1_i/BinToBCD16_0/U0/BCD1[1]_i_1_n_0
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.879     2.044    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y94         FDRE (Hold_fdre_C_D)         0.091     1.617    design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.889    
  -------------------------------------------------------------------
                         slack                                  0.271    

Slack (MET) :             0.272ns  (arrival time - required time)
  Source:                 design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/BinToBCD16_0/U0/BCD1_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.364ns  (logic 0.186ns (51.054%)  route 0.178ns (48.946%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.044ns
    Source Clock Delay      (SCD):    1.526ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.607     1.526    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y94         FDRE (Prop_fdre_C_Q)         0.141     1.667 r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/Q
                         net (fo=3, routed)           0.178     1.846    design_1_i/BinToBCD16_0/U0/BCD1_c[1]
    SLICE_X87Y94         LUT6 (Prop_lut6_I2_O)        0.045     1.891 r  design_1_i/BinToBCD16_0/U0/BCD1[2]_i_1/O
                         net (fo=2, routed)           0.000     1.891    design_1_i/BinToBCD16_0/U0/BCD1[2]_i_1_n_0
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.879     2.044    design_1_i/BinToBCD16_0/U0/clk
    SLICE_X87Y94         FDRE                                         r  design_1_i/BinToBCD16_0/U0/BCD1_c_reg[2]/C
                         clock pessimism             -0.517     1.526    
    SLICE_X87Y94         FDRE (Hold_fdre_C_D)         0.092     1.618    design_1_i/BinToBCD16_0/U0/BCD1_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.618    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.272    

Slack (MET) :             0.273ns  (arrival time - required time)
  Source:                 design_1_i/EightDispControl_0/U0/div_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            design_1_i/EightDispControl_0/U0/div_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.407ns  (logic 0.274ns (67.323%)  route 0.133ns (32.677%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.043ns
    Source Clock Delay      (SCD):    1.525ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.606     1.525    design_1_i/EightDispControl_0/U0/clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y92         FDRE (Prop_fdre_C_Q)         0.164     1.689 r  design_1_i/EightDispControl_0/U0/div_reg[14]/Q
                         net (fo=13, routed)          0.133     1.822    design_1_i/EightDispControl_0/U0/sel0[0]
    SLICE_X88Y92         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.932 r  design_1_i/EightDispControl_0/U0/div_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.932    design_1_i/EightDispControl_0/U0/div_reg[12]_i_1_n_5
    SLICE_X88Y92         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=40, routed)          0.878     2.043    design_1_i/EightDispControl_0/U0/clk
    SLICE_X88Y92         FDRE                                         r  design_1_i/EightDispControl_0/U0/div_reg[14]/C
                         clock pessimism             -0.517     1.525    
    SLICE_X88Y92         FDRE (Hold_fdre_C_D)         0.134     1.659    design_1_i/EightDispControl_0/U0/div_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.659    
                         arrival time                           1.932    
  -------------------------------------------------------------------
                         slack                                  0.273    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X87Y95    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y95    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y95    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y95    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y94    design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y94    design_1_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y94    design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y94    design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y95    design_1_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y95    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y95    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y95    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y95    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y94    design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y94    design_1_i/BinToBCD16_0/U0/BCD0_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y94    design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y94    design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y95    design_1_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y94    design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y95    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y95    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y95    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y95    design_1_i/BinToBCD16_0/U0/BCD0_c_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y94    design_1_i/BinToBCD16_0/U0/BCD0_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y94    design_1_i/BinToBCD16_0/U0/BCD0_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y94    design_1_i/BinToBCD16_0/U0/BCD0_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y94    design_1_i/BinToBCD16_0/U0/BCD0_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y95    design_1_i/BinToBCD16_0/U0/BCD1_c_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X87Y94    design_1_i/BinToBCD16_0/U0/BCD1_c_reg[1]/C



