typedef struct Vrwg_OE5atBLmoI__Z8_K12_U3_Nz4 {
void* __vptr;
void* m_context;
uint8_t JrZOf;
uint8_t OKvyn;
uint8_t gMY;
uint8_t W1DbRzHy;
uint8_t ZGVFv;
uint8_t V5fY;
uint8_t QKHN;
uint8_t xtC32;
uint8_t EFMD;
uint8_t RHlK;
uint32_t sFhR0;
uint32_t OABo1;
void* vlSymsp;
} __attribute__ ((aligned (128))) Vrwg_OE5atBLmoI__Z8_K12_U3_Nz4;
typedef struct Vrwg_jrVS0o6B6fXiF {
void* __vptr;
void* m_context;
uint8_t Z3yahF;
uint8_t zvr3pv;
uint32_t jvhXmj[4];
uint8_t gMY;
uint8_t W1DbRzHy;
uint8_t Lrxs5;
uint8_t YXDN;
uint8_t Jz1xZt;
uint8_t qOQB;
uint8_t __PVT__rSU6Bn;
uint32_t AjzgcD[4];
void* vlSymsp;
} __attribute__ ((aligned (128))) Vrwg_jrVS0o6B6fXiF;
typedef struct Vrwg_RWG_DualSBG {
void* __vptr;
void* m_context;
struct {
};
struct {
};
struct {
};
struct {
uint64_t sbg_out;
};
struct {
};
struct {
uint8_t clk;
uint8_t sys_rstn;
uint8_t iqa_rst;
uint8_t par_upd;
uint8_t fai_sbg;
uint8_t lut_fwr;
uint8_t dth_bit;
uint16_t pha_ctl;
uint32_t exp_frq;
uint32_t exp_amp;
uint32_t coe_frq[8];
uint32_t coe_amp[5];
uint32_t lut_adr;
uint32_t lut_dat;
uint64_t pha_ofs;
};
void* vlSymsp;
} __attribute__ ((aligned (128))) Vrwg_RWG_DualSBG;
typedef struct Vrwg_Core_WallaceTree__W12_N80_TCz3 {
void* __vptr;
void* m_context;
struct {
uint32_t sou;
};
struct {
};
struct {
};
struct {
uint8_t clk;
uint8_t sys_rstn;
uint8_t aux_in;
uint8_t __PVT__aux_out;
uint32_t opds[72];
};
void* vlSymsp;
} __attribute__ ((aligned (128))) Vrwg_Core_WallaceTree__W12_N80_TCz3;
typedef struct Vrwg_AdjDly_DelayLine__N4 {
void* __vptr;
void* m_context;
struct {
};
struct {
uint8_t clk;
uint8_t sys_rstn;
uint8_t dly;
uint8_t in;
uint8_t out;
};
void* vlSymsp;
} __attribute__ ((aligned (128))) Vrwg_AdjDly_DelayLine__N4;
typedef struct Vrwg_AdjDly_DelayLine__N2 {
void* __vptr;
void* m_context;
uint8_t clk;
uint8_t sys_rstn;
uint8_t dly;
uint8_t in;
uint8_t out;
void* vlSymsp;
} __attribute__ ((aligned (128))) Vrwg_AdjDly_DelayLine__N2;
typedef struct Vrwg {
void* __vptr;
void* m_context;
void* vlSymsp;
uint8_t *rst;
uint8_t *DS0_MRST;
uint8_t *DS0_IORST;
uint8_t *DS0_IOUPD;
uint8_t *DS0_TXEN;
uint8_t *DS0_PROF;
uint8_t *DS0_OSIG;
uint8_t *DS1_MRST;
uint8_t *DS1_IORST;
uint8_t *DS1_IOUPD;
uint8_t *DS1_TXEN;
uint8_t *DS1_PROF;
uint8_t *DS1_OSIG;
uint8_t *DS2_MRST;
uint8_t *DS2_IORST;
uint8_t *DS2_IOUPD;
uint8_t *DS2_TXEN;
uint8_t *DS2_PROF;
uint8_t *DS2_OSIG;
uint8_t *DS3_MRST;
uint8_t *DS3_IORST;
uint8_t *DS3_IOUPD;
uint8_t *DS3_TXEN;
uint8_t *DS3_PROF;
uint8_t *DS3_OSIG;
uint8_t *DS0_MISO;
uint8_t *DS1_MISO;
uint8_t *DS2_MISO;
uint8_t *DS3_MISO;
uint8_t *tx;
uint64_t *ns;
uint8_t *FP_IO;
uint8_t *rx;
uint32_t *rx_frm;
uint8_t *IQ_RST;
uint8_t *clk;
uint32_t *tx_frm;
uint32_t *DS0_D;
uint32_t *DS1_D;
uint32_t *DS2_D;
uint32_t *DS3_D;
uint8_t *FP_LED;
uint8_t *DB_LED;
Vrwg_OE5atBLmoI__Z8_K12_U3_Nz4* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__tlmu__DOT__zkm__BRA__0__KET____DOT__MVxf;
Vrwg_OE5atBLmoI__Z8_K12_U3_Nz4* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__tlmu__DOT__zkm__BRA__1__KET____DOT__MVxf;
Vrwg_OE5atBLmoI__Z8_K12_U3_Nz4* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__tlmu__DOT__zkm__BRA__2__KET____DOT__MVxf;
Vrwg_OE5atBLmoI__Z8_K12_U3_Nz4* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__tlmu__DOT__zkm__BRA__3__KET____DOT__MVxf;
Vrwg_jrVS0o6B6fXiF* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__KAmf__DOT__LRO__BRA__0__KET____DOT__zxyz;
Vrwg_jrVS0o6B6fXiF* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__KAmf__DOT__LRO__BRA__0__KET____DOT__Qj8n;
Vrwg_jrVS0o6B6fXiF* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__KAmf__DOT__LRO__BRA__1__KET____DOT__zxyz;
Vrwg_jrVS0o6B6fXiF* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__KAmf__DOT__LRO__BRA__1__KET____DOT__Qj8n;
Vrwg_jrVS0o6B6fXiF* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__KAmf__DOT__LRO__BRA__2__KET____DOT__zxyz;
Vrwg_jrVS0o6B6fXiF* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__KAmf__DOT__LRO__BRA__2__KET____DOT__Qj8n;
Vrwg_jrVS0o6B6fXiF* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__KAmf__DOT__LRO__BRA__3__KET____DOT__zxyz;
Vrwg_jrVS0o6B6fXiF* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__KAmf__DOT__LRO__BRA__3__KET____DOT__Qj8n;
Vrwg_jrVS0o6B6fXiF* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__KAmf__DOT__LRO__BRA__4__KET____DOT__zxyz;
Vrwg_jrVS0o6B6fXiF* __PVT__rwg__DOT__iSTD__DOT__INST__DOT__KAmf__DOT__LRO__BRA__4__KET____DOT__Qj8n;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__0__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__2__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__4__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__6__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__8__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__10__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__12__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__14__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__16__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__18__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__20__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__22__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__24__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__26__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__28__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__30__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__32__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__34__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__36__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__38__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__40__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__42__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__44__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__46__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__48__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__50__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__52__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__54__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__56__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__58__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__60__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__62__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__64__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__66__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__68__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__70__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__72__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__74__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__76__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__78__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__80__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__82__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__84__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__86__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__88__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__90__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__92__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__94__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__96__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__98__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__100__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__102__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__104__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__106__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__108__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__110__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__112__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__114__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__116__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__118__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__120__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__122__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__124__KET____DOT__iSBG;
Vrwg_RWG_DualSBG* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SBG__BRA__126__KET____DOT__iSBG;
Vrwg_Core_WallaceTree__W12_N80_TCz3* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SUM__BRA__0__KET____DOT__iSUM;
Vrwg_Core_WallaceTree__W12_N80_TCz3* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SUM__BRA__1__KET____DOT__iSUM;
Vrwg_Core_WallaceTree__W12_N80_TCz3* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SUM__BRA__2__KET____DOT__iSUM;
Vrwg_Core_WallaceTree__W12_N80_TCz3* __PVT__rwg__DOT__MODS__DOT__SBGA__DOT__SUM__BRA__3__KET____DOT__iSUM;
Vrwg_AdjDly_DelayLine__N4* __PVT__rwg__DOT__MODS__DOT__DMRK__DOT__LINE__BRA__0__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N4* __PVT__rwg__DOT__MODS__DOT__DMRK__DOT__LINE__BRA__1__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N4* __PVT__rwg__DOT__MODS__DOT__DMRK__DOT__LINE__BRA__2__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N4* __PVT__rwg__DOT__MODS__DOT__DMRK__DOT__LINE__BRA__3__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N4* __PVT__rwg__DOT__MODS__DOT__DIOU__DOT__LINE__BRA__0__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N4* __PVT__rwg__DOT__MODS__DOT__DIOU__DOT__LINE__BRA__1__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N4* __PVT__rwg__DOT__MODS__DOT__DIOU__DOT__LINE__BRA__2__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N4* __PVT__rwg__DOT__MODS__DOT__DIOU__DOT__LINE__BRA__3__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__0__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__1__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__2__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__3__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__4__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__5__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__6__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__7__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__8__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__9__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__10__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__11__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__12__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__13__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__14__KET____DOT__iLIN;
Vrwg_AdjDly_DelayLine__N2* __PVT__rwg__DOT__MODS__DOT__ADPM__DOT__LINE__BRA__15__KET____DOT__iLIN;
void* rootp;
} __attribute__ ((aligned (128))) Vrwg;
Vrwg* top_open();
void top_eval(Vrwg*);
uint64_t top_tick(Vrwg*,uint32_t,void*,void*,uint32_t*);
void top_close(Vrwg*);
void* uart_open(Vrwg*,uint8_t*,uint8_t*,int,uint8_t*,uint8_t*);
uint8_t* uart_buf(void*,int);
void uart_fill(void*,int);
int uart_done(void*);
void uart_rx(void*);
int uart_idle(void*);
int uart_flush(void*);
void uart_tx(void*);
void uart_close(void*);
void* vcd_open(Vrwg*,int);
void vcd_dump(void*,uint64_t);
void vcd_flush(void*);
void vcd_close(void*);