#name : System Verilog Configuration
# --
class ${1:CLASS_NAME} extends uvm_object;

    

    virtual function uvm_object create(string name="");
        Configuration t = new();

    
        return t;
    endfunction : create

endclass : $1