<profile>

<section name = "Vitis HLS Report for 'Mat2Axi'" level="0">
<item name = "Date">Thu Mar 25 15:01:50 2021
</item>
<item name = "Version">2020.1.1 (Build 2960000 on Wed Aug 05 23:18:37 MDT 2020)</item>
<item name = "Project">pyr_down_accel</item>
<item name = "Solution">solution (Vitis Kernel Flow Target)</item>
<item name = "Product family">zynquplus</item>
<item name = "Target device">xczu7ev-ffvc1156-2-e</item>
</section>

<section name = "Performance Estimates" level="0">
<item name = "Timing">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="4">Clock, Target, Estimated, Uncertainty</keys>
<column name="ap_clk">6.67 ns, 4.867 ns, 1.80 ns</column>
</table>
</item>
</section>
</item>
<item name = "Latency">
<section name = "" level="1">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="8">, min, max, min, max, min, max, Type</keys>
<column name="">6, 2073605, 40.002 ns, 13.825 ms, 5, 2073604, dataflow</column>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="0">
<keys size="9">Instance, Module, min, max, min, max, min, max, Type</keys>
<column name="Mat2AxiStream_U0">Mat2AxiStream, 5, 2073604, 33.335 ns, 13.825 ms, 5, 2073604, dataflow</column>
<column name="AxiStream2Axi_U0">AxiStream2Axi, 1, 518471, 6.667 ns, 3.457 ms, 1, 518471, none</column>
<column name="addrbound_U0">addrbound, 1, 1, 6.667 ns, 6.667 ns, 1, 1, none</column>
<column name="Mat2Axi_entry25_U0">Mat2Axi_entry25, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
<column name="Mat2Axi_Block_split35_proc_U0">Mat2Axi_Block_split35_proc, 0, 0, 0 ns, 0 ns, 0, 0, none</column>
</table>
</item>
<item name = "Loop"><table name="" hasTotal="0">
<keys size="8">Loop Name, min, max, Latency, achieved, target, Count, Pipelined</keys>
</table>
</item>
</section>
</item>
</section>
</item>
</section>

<section name = "Utilization Estimates" level="0">
<item name = "Summary"><table name="" hasTotal="1">
<keys size="6">Name, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="DSP">-, -, -, -, -</column>
<column name="Expression">-, -, 0, 30, -</column>
<column name="FIFO">-, -, 792, 536, -</column>
<column name="Instance">-, 6, 861, 1905, -</column>
<column name="Memory">-, -, -, -, -</column>
<column name="Multiplexer">-, -, -, 36, -</column>
<column name="Register">-, -, 6, -, -</column>
<specialColumn name="Available">624, 1728, 460800, 230400, 96</specialColumn>
<specialColumn name="Utilization (%)">0, ~0, ~0, 1, 0</specialColumn>
</table>
</item>
<item name = "Detail">
<section name = "" level="1">
<item name = "Instance"><table name="" hasTotal="1">
<keys size="7">Instance, Module, BRAM_18K, DSP, FF, LUT, URAM</keys>
<column name="AxiStream2Axi_U0">AxiStream2Axi, 0, 0, 194, 485, 0</column>
<column name="Mat2AxiStream_U0">Mat2AxiStream, 0, 4, 617, 1237, 0</column>
<column name="Mat2Axi_Block_split35_proc_U0">Mat2Axi_Block_split35_proc, 0, 0, 22, 20, 0</column>
<column name="Mat2Axi_entry25_U0">Mat2Axi_entry25, 0, 0, 3, 65, 0</column>
<column name="addrbound_U0">addrbound, 0, 2, 25, 98, 0</column>
</table>
</item>
<item name = "DSP"><table name="" hasTotal="0">
<keys size="3">Instance, Module, Expression</keys>
</table>
</item>
<item name = "Memory"><table name="" hasTotal="1">
<keys size="10">Memory, Module, BRAM_18K, FF, LUT, URAM, Words, Bits, Banks, W*Bits*Banks</keys>
</table>
</item>
<item name = "FIFO"><table name="" hasTotal="1">
<keys size="8">Name, BRAM_18K, FF, LUT, URAM, Depth, Bits, Size:D*B</keys>
<column name="axibound_V_U">0, 99, 0, -, 2, 20, 40</column>
<column name="cols_c13_U">0, 99, 0, -, 2, 32, 64</column>
<column name="cols_c_U">0, 99, 0, -, 2, 22, 44</column>
<column name="dout_c_U">0, 99, 0, -, 4, 64, 256</column>
<column name="ldata_U">0, 99, 0, -, 2, 32, 64</column>
<column name="p_channel_U">0, 99, 0, -, 2, 20, 40</column>
<column name="rows_c12_U">0, 99, 0, -, 2, 32, 64</column>
<column name="rows_c_U">0, 99, 0, -, 2, 22, 44</column>
</table>
</item>
<item name = "Expression"><table name="" hasTotal="1">
<keys size="7">Variable Name, Operation, DSP, FF, LUT, Bitwidth P0, Bitwidth P1</keys>
<column name="Mat2AxiStream_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="Mat2Axi_entry25_U0_ap_ready_count">+, 0, 0, 9, 2, 1</column>
<column name="Mat2AxiStream_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="Mat2Axi_entry25_U0_ap_start">and, 0, 0, 2, 1, 1</column>
<column name="ap_idle">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_ready">and, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Mat2AxiStream_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
<column name="ap_sync_Mat2Axi_entry25_U0_ap_ready">or, 0, 0, 2, 1, 1</column>
</table>
</item>
<item name = "Multiplexer"><table name="" hasTotal="1">
<keys size="5">Name, LUT, Input Size, Bits, Total Bits</keys>
<column name="Mat2AxiStream_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="Mat2Axi_entry25_U0_ap_ready_count">9, 2, 2, 4</column>
<column name="ap_sync_reg_Mat2AxiStream_U0_ap_ready">9, 2, 1, 2</column>
<column name="ap_sync_reg_Mat2Axi_entry25_U0_ap_ready">9, 2, 1, 2</column>
</table>
</item>
<item name = "Register"><table name="" hasTotal="1">
<keys size="5">Name, FF, LUT, Bits, Const Bits</keys>
<column name="Mat2AxiStream_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="Mat2Axi_entry25_U0_ap_ready_count">2, 0, 2, 0</column>
<column name="ap_sync_reg_Mat2AxiStream_U0_ap_ready">1, 0, 1, 0</column>
<column name="ap_sync_reg_Mat2Axi_entry25_U0_ap_ready">1, 0, 1, 0</column>
</table>
</item>
</section>
</item>
</section>

<section name = "Interface" level="0">
<item name = "Summary"><table name="" hasTotal="0">
<keys size="6">RTL Ports, Dir, Bits, Protocol, Source Object, C Type</keys>
<column name="pyr1_out_mat_432_dout">in, 8, ap_fifo, pyr1_out_mat_432, pointer</column>
<column name="pyr1_out_mat_432_empty_n">in, 1, ap_fifo, pyr1_out_mat_432, pointer</column>
<column name="pyr1_out_mat_432_read">out, 1, ap_fifo, pyr1_out_mat_432, pointer</column>
<column name="m_axi_gmem2_AWVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_AWUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WDATA">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WSTRB">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WLAST">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_WUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARVALID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREADY">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARADDR">out, 64, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARID">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLEN">out, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARSIZE">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARBURST">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARLOCK">out, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARCACHE">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARPROT">out, 3, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARQOS">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARREGION">out, 4, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_ARUSER">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RDATA">in, 32, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RLAST">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_RRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BVALID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BREADY">out, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BRESP">in, 2, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BID">in, 1, m_axi, gmem2, pointer</column>
<column name="m_axi_gmem2_BUSER">in, 1, m_axi, gmem2, pointer</column>
<column name="dout">in, 64, ap_none, dout, scalar</column>
<column name="dout_ap_vld">in, 1, ap_none, dout, scalar</column>
<column name="rows">in, 32, ap_none, rows, scalar</column>
<column name="rows_ap_vld">in, 1, ap_none, rows, scalar</column>
<column name="cols">in, 32, ap_none, cols, scalar</column>
<column name="cols_ap_vld">in, 1, ap_none, cols, scalar</column>
<column name="ap_clk">in, 1, ap_ctrl_hs, Mat2Axi, return value</column>
<column name="ap_rst">in, 1, ap_ctrl_hs, Mat2Axi, return value</column>
<column name="ap_start">in, 1, ap_ctrl_hs, Mat2Axi, return value</column>
<column name="ap_done">out, 1, ap_ctrl_hs, Mat2Axi, return value</column>
<column name="ap_ready">out, 1, ap_ctrl_hs, Mat2Axi, return value</column>
<column name="ap_idle">out, 1, ap_ctrl_hs, Mat2Axi, return value</column>
<column name="ap_continue">in, 1, ap_ctrl_hs, Mat2Axi, return value</column>
</table>
</item>
</section>
</profile>
