Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.3 (lin64) Build 2405991 Thu Dec  6 23:36:41 MST 2018
| Date              : Sun Mar  1 22:44:49 2020
| Host              : SERVE-COD running 64-bit Ubuntu 18.04 LTS
| Command           : report_clock_utilization -file /home/ucas/prj0-XinyiYuan/hardware/scripts/../vivado_out/impl_rpt/clock_util.rpt
| Design            : mpsoc_wrapper
| Device            : xczu2eg-sfva625
| Speed File        : -1  PRODUCTION 1.23 10-29-2018
| Temperature Grade : E
--------------------------------------------------------------------------------------------------------------------------------------

Clock Utilization Report

Table of Contents
-----------------
1. Clock Primitive Utilization
2. Global Clock Resources
3. Global Clock Source Details
4. Clock Regions : Clock Primitives
5. Clock Regions : Load Primitives
6. Clock Regions : Global Clock Summary
7. Clock Regions : Routing Resource Utilization
8. Device Cell Placement Summary for Global Clock g0
9. Device Cell Placement Summary for Global Clock g1
10. Clock Region Cell Placement per Global Clock: Region X0Y0
11. Clock Region Cell Placement per Global Clock: Region X0Y1
12. Clock Region Cell Placement per Global Clock: Region X0Y2

1. Clock Primitive Utilization
------------------------------

+------------+------+-----------+-----+--------------+--------+
| Type       | Used | Available | LOC | Clock Region | Pblock |
+------------+------+-----------+-----+--------------+--------+
| BUFGCE     |    1 |        88 |   1 |            0 |      0 |
| BUFGCE_DIV |    0 |        12 |   0 |            0 |      0 |
| BUFGCTRL   |    0 |        24 |   0 |            0 |      0 |
| MMCM       |    0 |         3 |   0 |            0 |      0 |
| PLL        |    0 |         6 |   0 |            0 |      0 |
+------------+------+-----------+-----+--------------+--------+


2. Global Clock Resources
-------------------------

+-----------+-----------+-----------------+---------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+-------------------------------------------------------------------------+-----------------------------------------------+--------------------------+
| Global Id | Source Id | Driver Type/Pin | Constraint    | Site          | Clock Region | Root | Clock Delay Group | Load Clock Region | Clock Loads | Non-Clock Loads | Clock Period | Clock    | Driver Pin                                                              | Net                                           | PR Clock Type            |
+-----------+-----------+-----------------+---------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+-------------------------------------------------------------------------+-----------------------------------------------+--------------------------+
| g0        | src0      | BUFG_PS/O       | BUFG_PS_X0Y67 | BUFG_PS_X0Y67 | X0Y2         | X0Y1 |                   |                 3 |        3050 |               0 |       10.000 | clk_pl_0 | mpsoc_i/zynq_ultra_ps_e_0/inst/buffer_pl_clk_0.PL_CLK_0_BUFG/O          | mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk0        | RM active (3)            |
| g1        | src1      | BUFGCE/O        | BUFGCE_X0Y50  | BUFGCE_X0Y50  | X1Y2         | X0Y2 |                   |                 1 |         518 |               1 |              |          | mpsoc_i/debug_bridge_mpsoc/inst/bsip/inst/USE_SOFTBSCAN.U_TAP_TCKBUFG/O | mpsoc_i/debug_bridge_mpsoc/inst/bsip/inst/tck | RM active (1),Static (1) |
+-----------+-----------+-----------------+---------------+---------------+--------------+------+-------------------+-------------------+-------------+-----------------+--------------+----------+-------------------------------------------------------------------------+-----------------------------------------------+--------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** PR Clock Type column represents the clock spine usage in the clock regions (by module requirement)


3. Global Clock Source Details
------------------------------

+-----------+-----------+-----------------+--------------+--------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------------------------------------------------+---------------------------------------------------------------+-----------------+
| Source Id | Global Id | Driver Type/Pin | Constraint   | Site         | Clock Region | Clock Loads | Non-Clock Loads | Source Clock Period | Source Clock | Driver Pin                                                            | Net                                                           | PR Clock Source |
+-----------+-----------+-----------------+--------------+--------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------------------------------------------------+---------------------------------------------------------------+-----------------+
| src0      | g0        | PS8/PLCLK[0]    | PS8_X0Y0     | PS8_X0Y0     | X0Y0         |           1 |               0 |              10.000 | clk_pl_0     | mpsoc_i/zynq_ultra_ps_e_0/inst/PS8_i/PLCLK[0]                         | mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk_unbuffered[0]           | Static          |
| src1      | g1        | FDRE/Q          | SLICE_X8Y130 | SLICE_X8Y130 | X0Y2         |           1 |               1 |                     |              | mpsoc_i/debug_bridge_mpsoc/inst/axi_jtag/inst/u_jtag_proc/tck_i_reg/Q | mpsoc_i/debug_bridge_mpsoc/inst/axi_jtag/inst/u_jtag_proc/tck | Static          |
+-----------+-----------+-----------------+--------------+--------------+--------------+-------------+-----------------+---------------------+--------------+-----------------------------------------------------------------------+---------------------------------------------------------------+-----------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)


4. Clock Regions : Clock Primitives
-----------------------------------

+-------------------+--------------+--------------+--------------+--------------+--------------+--------------+--------------+
|                   | Global Clock |    BUFGCE    |  BUFGCE_DIV  |   BUFGCTRL   |    BUFG_GT   |     MMCM     |      PLL     |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| Clock Region Name | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail | Used | Avail |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
| X0Y0              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y0              |    0 |    24 |    0 |    28 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y1              |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
|  *RP2             |    1 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y1              |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
|  *RP1             |    0 |    24 |    0 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
| X0Y2              |    2 |    24 |    0 |     4 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |    0 |     0 |
| X1Y2              |    1 |    24 |    1 |    24 |    0 |     4 |    0 |     8 |    0 |     0 |    0 |     1 |    0 |     2 |
+-------------------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+------+-------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: mpsoc_i/adder_0/inst
****  RP2: mpsoc_i/counter_0/inst


5. Clock Regions : Load Primitives
----------------------------------

+-------------------+------------------+------------------+------------------+------------------+------------------+------------------+------------------+
|                   |   Global Clock   |        FF        |      LUTRAM      |  Block RAM (18K) |        DSP       |        GT        |      HARD IP     |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| Clock Region Name | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   | Used   | Avail   |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
| X0Y0              |      1 |      24 |     24 |   27840 |      0 |    4800 |      0 |      72 |      0 |      72 |      0 |       0 |      0 |       0 |
| X1Y0              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y1              |      1 |      24 |     64 |   27840 |      0 |    4800 |      0 |      72 |      0 |      72 |      0 |       0 |      0 |       0 |
|  *RP2             |      1 |      24 |     64 |   27840 |      0 |    4800 |      0 |     108 |      0 |      72 |      0 |       0 |      0 |       0 |
| X1Y1              |      0 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
| X0Y2              |      2 |      24 |   3422 |   27840 |     46 |    4800 |      0 |      72 |      0 |      72 |      0 |       0 |      0 |       0 |
| X1Y2              |      1 |      24 |      0 |   19200 |      0 |    4800 |      0 |      72 |      0 |      48 |      0 |       0 |      0 |       0 |
+-------------------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+--------+---------+
* Global Clock column represents track count; while other columns represents cell counts
** RP to Reconfigurable Instance Names Translation:
***  RP1: mpsoc_i/adder_0/inst
****  RP2: mpsoc_i/counter_0/inst


6. Clock Regions : Global Clock Summary
---------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  2 |  0 |
| Y1 |  1 |  0 |
| Y0 |  1 |  0 |
+----+----+----+


mpsoc_i/adder_0/inst - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


mpsoc_i/counter_0/inst - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+----+----+----+
|    | X0 | X1 |
+----+----+----+
| Y2 |  0 |  0 |
| Y1 |  0 |  0 |
| Y0 |  0 |  0 |
+----+----+----+


7. Clock Regions : Routing Resource Utilization
-----------------------------------------------

All Modules - Total Usage Sums of Static and RP modules
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y0              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    1 |    24 |  4.17 |
| X1Y0              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y1              |    0 |    24 |  0.00 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
| X0Y2              |    2 |    24 |  8.33 |    2 |    24 |  8.33 |    1 |    24 |  4.17 |    1 |    24 |  4.17 |
| X1Y2              |    1 |    24 |  4.17 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


mpsoc_i/adder_0/inst - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X1Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


mpsoc_i/counter_0/inst - Usages of Clock Resources for Clocks Sourced (if any) in this RP Module
+-------------------+----------------------+----------------------+----------------------+----------------------+
|                   |        HROUTES       |        HDISTRS       |        VROUTES       |        VDISTRS       |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| Clock Region Name | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% | Used | Avail | Util% |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+
| X0Y1              |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |    0 |    24 |  0.00 |
+-------------------+------+-------+-------+------+-------+-------+------+-------+-------+------+-------+-------+


8. Device Cell Placement Summary for Global Clock g0
----------------------------------------------------

+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock    | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                    | PR Clock Source |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+-----------------+
| g0        | BUFG_PS/O       | X0Y2              | clk_pl_0 |      10.000 | {0.000 5.000} | X0Y1     |        3041 |        0 |              0 |        0 | mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk0 | Static          |
+-----------+-----------------+-------------------+----------+-------------+---------------+----------+-------------+----------+----------------+----------+----------------------------------------+-----------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+-----------+----+
|    | X0        | X1 |
+----+-----------+----+
| Y2 |  (D) 2952 |  0 |
| Y1 |    (R) 64 |  0 |
| Y0 |        25 |  0 |
+----+-----------+----+


9. Device Cell Placement Summary for Global Clock g1
----------------------------------------------------

+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------+-----------------+
| Global Id | Driver Type/Pin | Driver Region (D) | Clock | Period (ns) | Waveform (ns) | Root (R) | Slice Loads | IO Loads | Clocking Loads | GT Loads | Net                                           | PR Clock Source |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------+-----------------+
| g1        | BUFGCE/O        | X1Y2              |       |             |               | X0Y2     |         517 |        0 |              0 |        0 | mpsoc_i/debug_bridge_mpsoc/inst/bsip/inst/tck | Static          |
+-----------+-----------------+-------------------+-------+-------------+---------------+----------+-------------+----------+----------------+----------+-----------------------------------------------+-----------------+
* Logic Loads column represents load cell count of all cell types other than IO, GT and clock resources
** IO Loads column represents load cell count of IO types
*** Clocking Loads column represents load cell count that are clock resources (global clock buffer, MMCM, PLL, etc)
**** GT Loads column represents load cell count of GT types


+----+---------+--------+
|    | X0      | X1     |
+----+---------+--------+
| Y2 | (R) 517 |  (D) 0 |
| Y1 |       0 |      0 |
| Y0 |       0 |      0 |
+----+---------+--------+


10. Clock Region Cell Placement per Global Clock: Region X0Y0
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------+
| g0        | 19    | BUFG_PS/O       | BUFG_PS_X0Y67 |          25 |               0 | 24 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


11. Clock Region Cell Placement per Global Clock: Region X0Y1
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                    |
+-----------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------+
| g0        | 19    | BUFG_PS/O       | BUFG_PS_X0Y67 |          64 |               0 | 64 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk0 |
+-----------+-------+-----------------+---------------+-------------+-----------------+----+--------+------+-----+----+------+-----+---------+----------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


12. Clock Region Cell Placement per Global Clock: Region X0Y2
-------------------------------------------------------------

+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
| Global Id | Track | Driver Type/Pin | Constraint    | Clock Loads | Non-Clock Loads | FF   | LUTRAM | RAMB | DSP | GT | MMCM | PLL | Hard IP | Net                                           |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
| g0        | 19    | BUFG_PS/O       | BUFG_PS_X0Y67 |        2952 |               0 | 2906 |     46 |    0 |   0 |  0 |    0 |   0 |       0 | mpsoc_i/zynq_ultra_ps_e_0/inst/pl_clk0        |
| g1        | 2     | BUFGCE/O        | BUFGCE_X0Y50  |         516 |               1 |  516 |      0 |    0 |   0 |  0 |    0 |   0 |       0 | mpsoc_i/debug_bridge_mpsoc/inst/bsip/inst/tck |
+-----------+-------+-----------------+---------------+-------------+-----------------+------+--------+------+-----+----+------+-----+---------+-----------------------------------------------+
* Clock Loads column represents the clock pin loads (pin count)
** Non-Clock Loads column represents the non-clock pin loads (pin count)
*** Columns FF, LUTRAM, RAMB through 'Hard IP' represents load cell counts


