#! /usr/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "/usr/lib64/ivl/system.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_sys.vpi";
:vpi_module "/usr/lib64/ivl/vhdl_textio.vpi";
:vpi_module "/usr/lib64/ivl/v2005_math.vpi";
:vpi_module "/usr/lib64/ivl/va_math.vpi";
S_0x5557a1a2b670 .scope module, "SimpleCPU" "SimpleCPU" 2 46;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 16 "Instr";
    .port_info 3 /OUTPUT 1 "Zero";
v0x5557a1a54890_0 .net "ALU_Op", 2 0, L_0x5557a1a561e0;  1 drivers
v0x5557a1a54970_0 .net "ALU_Result", 3 0, v0x5557a1a534b0_0;  1 drivers
v0x5557a1a54a10_0 .net "DataA", 3 0, L_0x5557a1a566f0;  1 drivers
v0x5557a1a54b00_0 .net "DataB", 3 0, L_0x5557a1a569c0;  1 drivers
v0x5557a1a54c10_0 .net "Dest", 1 0, L_0x5557a1a560f0;  1 drivers
v0x5557a1a54d20_0 .net "Imm", 3 0, L_0x5557a1a56390;  1 drivers
o0x7fc78747c5b8 .functor BUFZ 16, C4<zzzzzzzzzzzzzzzz>; HiZ drive
v0x5557a1a54de0_0 .net "Instr", 15 0, o0x7fc78747c5b8;  0 drivers
v0x5557a1a54ec0_0 .net "RegWrite", 0 0, L_0x5557a1a56430;  1 drivers
v0x5557a1a54f60_0 .net "SrcA", 1 0, L_0x5557a1a55ec0;  1 drivers
v0x5557a1a55000_0 .net "SrcB", 1 0, L_0x5557a1a55fb0;  1 drivers
v0x5557a1a550a0_0 .net "Zero", 0 0, v0x5557a1a53650_0;  1 drivers
o0x7fc78747c3d8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5557a1a55140_0 .net "clk", 0 0, o0x7fc78747c3d8;  0 drivers
o0x7fc78747c5e8 .functor BUFZ 1, C4<z>; HiZ drive
v0x5557a1a551e0_0 .net "rst", 0 0, o0x7fc78747c5e8;  0 drivers
L_0x5557a1a55ec0 .part o0x7fc78747c5b8, 14, 2;
L_0x5557a1a55fb0 .part o0x7fc78747c5b8, 12, 2;
L_0x5557a1a560f0 .part o0x7fc78747c5b8, 10, 2;
L_0x5557a1a561e0 .part o0x7fc78747c5b8, 7, 3;
L_0x5557a1a56390 .part o0x7fc78747c5b8, 3, 4;
L_0x5557a1a56430 .part o0x7fc78747c5b8, 2, 1;
S_0x5557a1a2eda0 .scope module, "alu" "ALU" 2 79, 2 2 0, S_0x5557a1a2b670;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 3 "ALU_Op";
    .port_info 3 /OUTPUT 4 "ALU_Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5557a1a2ef30_0 .net "A", 3 0, L_0x5557a1a566f0;  alias, 1 drivers
v0x5557a1a533d0_0 .net "ALU_Op", 2 0, L_0x5557a1a561e0;  alias, 1 drivers
v0x5557a1a534b0_0 .var "ALU_Result", 3 0;
v0x5557a1a53570_0 .net "B", 3 0, L_0x5557a1a569c0;  alias, 1 drivers
v0x5557a1a53650_0 .var "Zero", 0 0;
E_0x5557a1a29410 .event anyedge, v0x5557a1a533d0_0, v0x5557a1a2ef30_0, v0x5557a1a53570_0, v0x5557a1a534b0_0;
S_0x5557a1a53800 .scope module, "rf" "RegisterFile" 2 67, 2 23 0, S_0x5557a1a2b670;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 2 "ReadReg1";
    .port_info 2 /INPUT 2 "ReadReg2";
    .port_info 3 /INPUT 2 "WriteReg";
    .port_info 4 /INPUT 4 "WriteData";
    .port_info 5 /INPUT 1 "RegWrite";
    .port_info 6 /OUTPUT 4 "ReadData1";
    .port_info 7 /OUTPUT 4 "ReadData2";
L_0x5557a1a566f0 .functor BUFZ 4, L_0x5557a1a56510, C4<0000>, C4<0000>, C4<0000>;
L_0x5557a1a569c0 .functor BUFZ 4, L_0x5557a1a567b0, C4<0000>, C4<0000>, C4<0000>;
v0x5557a1a53b40_0 .net "ReadData1", 3 0, L_0x5557a1a566f0;  alias, 1 drivers
v0x5557a1a53c20_0 .net "ReadData2", 3 0, L_0x5557a1a569c0;  alias, 1 drivers
v0x5557a1a53cc0_0 .net "ReadReg1", 1 0, L_0x5557a1a55ec0;  alias, 1 drivers
v0x5557a1a53d60_0 .net "ReadReg2", 1 0, L_0x5557a1a55fb0;  alias, 1 drivers
v0x5557a1a53e40_0 .net "RegWrite", 0 0, L_0x5557a1a56430;  alias, 1 drivers
v0x5557a1a53f50_0 .net "WriteData", 3 0, v0x5557a1a534b0_0;  alias, 1 drivers
v0x5557a1a54010_0 .net "WriteReg", 1 0, L_0x5557a1a560f0;  alias, 1 drivers
v0x5557a1a540d0_0 .net *"_ivl_0", 3 0, L_0x5557a1a56510;  1 drivers
v0x5557a1a541b0_0 .net *"_ivl_10", 3 0, L_0x5557a1a56850;  1 drivers
L_0x7fc786ee1060 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5557a1a54290_0 .net *"_ivl_13", 1 0, L_0x7fc786ee1060;  1 drivers
v0x5557a1a54370_0 .net *"_ivl_2", 3 0, L_0x5557a1a565b0;  1 drivers
L_0x7fc786ee1018 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x5557a1a54450_0 .net *"_ivl_5", 1 0, L_0x7fc786ee1018;  1 drivers
v0x5557a1a54530_0 .net *"_ivl_8", 3 0, L_0x5557a1a567b0;  1 drivers
v0x5557a1a54610_0 .net "clk", 0 0, o0x7fc78747c3d8;  alias, 0 drivers
v0x5557a1a546d0 .array "registers", 0 3, 3 0;
E_0x5557a1a29890 .event posedge, v0x5557a1a54610_0;
L_0x5557a1a56510 .array/port v0x5557a1a546d0, L_0x5557a1a565b0;
L_0x5557a1a565b0 .concat [ 2 2 0 0], L_0x5557a1a55ec0, L_0x7fc786ee1018;
L_0x5557a1a567b0 .array/port v0x5557a1a546d0, L_0x5557a1a56850;
L_0x5557a1a56850 .concat [ 2 2 0 0], L_0x5557a1a55fb0, L_0x7fc786ee1060;
S_0x5557a1a2b870 .scope module, "TestBench" "TestBench" 2 88;
 .timescale 0 0;
v0x5557a1a55a50_0 .var "A", 3 0;
v0x5557a1a55b30_0 .var "B", 3 0;
v0x5557a1a55c00_0 .net "Cout", 0 0, v0x5557a1a558a0_0;  1 drivers
v0x5557a1a55d00_0 .var "Opcode", 2 0;
v0x5557a1a55dd0_0 .net "Result", 3 0, v0x5557a1a556d0_0;  1 drivers
S_0x5557a1a552f0 .scope module, "uut" "ALU" 2 96, 2 2 0, S_0x5557a1a2b870;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "A";
    .port_info 1 /INPUT 4 "B";
    .port_info 2 /INPUT 3 "ALU_Op";
    .port_info 3 /OUTPUT 4 "ALU_Result";
    .port_info 4 /OUTPUT 1 "Zero";
v0x5557a1a554f0_0 .net "A", 3 0, v0x5557a1a55a50_0;  1 drivers
v0x5557a1a555f0_0 .net "ALU_Op", 2 0, v0x5557a1a55d00_0;  1 drivers
v0x5557a1a556d0_0 .var "ALU_Result", 3 0;
v0x5557a1a557c0_0 .net "B", 3 0, v0x5557a1a55b30_0;  1 drivers
v0x5557a1a558a0_0 .var "Zero", 0 0;
E_0x5557a19f0ec0 .event anyedge, v0x5557a1a555f0_0, v0x5557a1a554f0_0, v0x5557a1a557c0_0, v0x5557a1a556d0_0;
    .scope S_0x5557a1a53800;
T_0 ;
    %wait E_0x5557a1a29890;
    %load/vec4 v0x5557a1a53e40_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_0.0, 8;
    %load/vec4 v0x5557a1a53f50_0;
    %load/vec4 v0x5557a1a54010_0;
    %pad/u 4;
    %ix/vec4 3;
    %ix/load 4, 0, 0; Constant delay
    %assign/vec4/a/d v0x5557a1a546d0, 0, 4;
T_0.0 ;
    %jmp T_0;
    .thread T_0;
    .scope S_0x5557a1a2eda0;
T_1 ;
    %wait E_0x5557a1a29410;
    %load/vec4 v0x5557a1a533d0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_1.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_1.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_1.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_1.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_1.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5557a1a534b0_0, 0, 4;
    %jmp T_1.6;
T_1.0 ;
    %load/vec4 v0x5557a1a2ef30_0;
    %load/vec4 v0x5557a1a53570_0;
    %add;
    %store/vec4 v0x5557a1a534b0_0, 0, 4;
    %jmp T_1.6;
T_1.1 ;
    %load/vec4 v0x5557a1a2ef30_0;
    %load/vec4 v0x5557a1a53570_0;
    %sub;
    %store/vec4 v0x5557a1a534b0_0, 0, 4;
    %jmp T_1.6;
T_1.2 ;
    %load/vec4 v0x5557a1a2ef30_0;
    %load/vec4 v0x5557a1a53570_0;
    %and;
    %store/vec4 v0x5557a1a534b0_0, 0, 4;
    %jmp T_1.6;
T_1.3 ;
    %load/vec4 v0x5557a1a2ef30_0;
    %load/vec4 v0x5557a1a53570_0;
    %or;
    %store/vec4 v0x5557a1a534b0_0, 0, 4;
    %jmp T_1.6;
T_1.4 ;
    %load/vec4 v0x5557a1a2ef30_0;
    %load/vec4 v0x5557a1a53570_0;
    %xor;
    %store/vec4 v0x5557a1a534b0_0, 0, 4;
    %jmp T_1.6;
T_1.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5557a1a534b0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5557a1a53650_0, 0, 1;
    %jmp T_1;
    .thread T_1, $push;
    .scope S_0x5557a1a552f0;
T_2 ;
    %wait E_0x5557a19f0ec0;
    %load/vec4 v0x5557a1a555f0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 3;
    %cmp/u;
    %jmp/1 T_2.0, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 3;
    %cmp/u;
    %jmp/1 T_2.1, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 3;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 3;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 4, 0, 3;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %pushi/vec4 0, 0, 4;
    %store/vec4 v0x5557a1a556d0_0, 0, 4;
    %jmp T_2.6;
T_2.0 ;
    %load/vec4 v0x5557a1a554f0_0;
    %load/vec4 v0x5557a1a557c0_0;
    %add;
    %store/vec4 v0x5557a1a556d0_0, 0, 4;
    %jmp T_2.6;
T_2.1 ;
    %load/vec4 v0x5557a1a554f0_0;
    %load/vec4 v0x5557a1a557c0_0;
    %sub;
    %store/vec4 v0x5557a1a556d0_0, 0, 4;
    %jmp T_2.6;
T_2.2 ;
    %load/vec4 v0x5557a1a554f0_0;
    %load/vec4 v0x5557a1a557c0_0;
    %and;
    %store/vec4 v0x5557a1a556d0_0, 0, 4;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v0x5557a1a554f0_0;
    %load/vec4 v0x5557a1a557c0_0;
    %or;
    %store/vec4 v0x5557a1a556d0_0, 0, 4;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v0x5557a1a554f0_0;
    %load/vec4 v0x5557a1a557c0_0;
    %xor;
    %store/vec4 v0x5557a1a556d0_0, 0, 4;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
    %load/vec4 v0x5557a1a556d0_0;
    %pad/u 32;
    %pushi/vec4 0, 0, 32;
    %cmp/e;
    %flag_get/vec4 4;
    %store/vec4 v0x5557a1a558a0_0, 0, 1;
    %jmp T_2;
    .thread T_2, $push;
    .scope S_0x5557a1a2b870;
T_3 ;
    %vpi_call 2 106 "$dumpfile", "ALU4Bit.vcd" {0 0 0};
    %vpi_call 2 107 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x5557a1a2b870 {0 0 0};
    %vpi_call 2 110 "$monitor", "Time: %0t | A: %b | B: %b | Opcode: %b | Result: %b | Cout: %b", $time, v0x5557a1a55a50_0, v0x5557a1a55b30_0, v0x5557a1a55d00_0, v0x5557a1a55dd0_0, v0x5557a1a55c00_0 {0 0 0};
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5557a1a55a50_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5557a1a55b30_0, 0, 4;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x5557a1a55d00_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5557a1a55a50_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5557a1a55b30_0, 0, 4;
    %pushi/vec4 1, 0, 3;
    %store/vec4 v0x5557a1a55d00_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5557a1a55a50_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5557a1a55b30_0, 0, 4;
    %pushi/vec4 2, 0, 3;
    %store/vec4 v0x5557a1a55d00_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5557a1a55a50_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5557a1a55b30_0, 0, 4;
    %pushi/vec4 3, 0, 3;
    %store/vec4 v0x5557a1a55d00_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5557a1a55a50_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5557a1a55b30_0, 0, 4;
    %pushi/vec4 4, 0, 3;
    %store/vec4 v0x5557a1a55d00_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5557a1a55a50_0, 0, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5557a1a55b30_0, 0, 4;
    %pushi/vec4 5, 0, 3;
    %store/vec4 v0x5557a1a55d00_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5557a1a55a50_0, 0, 4;
    %pushi/vec4 3, 0, 4;
    %store/vec4 v0x5557a1a55b30_0, 0, 4;
    %pushi/vec4 6, 0, 3;
    %store/vec4 v0x5557a1a55d00_0, 0, 3;
    %delay 10, 0;
    %pushi/vec4 5, 0, 4;
    %store/vec4 v0x5557a1a55a50_0, 0, 4;
    %pushi/vec4 15, 15, 4;
    %store/vec4 v0x5557a1a55b30_0, 0, 4;
    %pushi/vec4 7, 0, 3;
    %store/vec4 v0x5557a1a55d00_0, 0, 3;
    %delay 10, 0;
    %vpi_call 2 124 "$finish" {0 0 0};
    %end;
    .thread T_3;
# The file index is used to find the file name in the following table.
:file_names 3;
    "N/A";
    "<interactive>";
    "cpu.v";
