;redcode
;assert 1
	SPL 0, <402
	CMP -207, <-126
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	SUB 0, -73
	SUB #0, -40
	DJN -1, @-20
	MOV <-30, 9
	SPL 0, <336
	SLT @10, @0
	MOV <-30, 9
	MOV <-30, 9
	SUB @-6, @2
	SPL 0, <336
	MOV <-30, 9
	SLT <-30, 9
	JMP 100, 9
	SUB @121, 106
	SPL 0, <336
	SLT 30, 9
	JMP 100, 9
	ADD 210, 60
	MOV <-30, @79
	JMN @12, #201
	SUB @121, 103
	SUB @121, 106
	ADD 300, 90
	SPL 109, #316
	MOV @-127, 100
	MOV -1, <-20
	ADD -207, <-126
	CMP @127, 106
	SPL 0, <336
	SPL 0, <336
	SPL 0, <336
	MOV <-30, 9
	DJN -1, @-20
	MOV <-30, @79
	CMP -207, <-126
	ADD @0, @2
	SPL 0, <336
	SUB -207, <-126
	DJN -1, @-20
	MOV #101, 610
	MOV -7, <-20
	MOV -7, <-20
	SPL 0, <402
	SPL 0, <402
	SPL 0, <402
	CMP -207, <-126
	CMP -207, <-126
