{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1554366016487 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Functional Simulation Netlist Generation Quartus II 64-Bit " "Running Quartus II 64-Bit Functional Simulation Netlist Generation" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1554366016488 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Apr 04 17:20:15 2019 " "Processing started: Thu Apr 04 17:20:15 2019" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1554366016488 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1554366016488 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map full_adder -c full_adder --generate_functional_sim_netlist " "Command: quartus_map full_adder -c full_adder --generate_functional_sim_netlist" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1554366016489 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1554366017912 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "half_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file half_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 half_adder-Dataflow " "Found design unit 1: half_adder-Dataflow" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/3_27_ex010_full_adder/full_adder_sw/half_adder.vhd" 11 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554366019652 ""} { "Info" "ISGN_ENTITY_NAME" "1 half_adder " "Found entity 1: half_adder" {  } { { "half_adder.vhd" "" { Text "D:/VHDL/3_27_ex010_full_adder/full_adder_sw/half_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554366019652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554366019652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "xor_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file xor_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 XOR_Gate-Behavioral " "Found design unit 1: XOR_Gate-Behavioral" {  } { { "XOR_Gate.vhd" "" { Text "D:/VHDL/3_27_ex010_full_adder/full_adder_sw/XOR_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554366019660 ""} { "Info" "ISGN_ENTITY_NAME" "1 XOR_Gate " "Found entity 1: XOR_Gate" {  } { { "XOR_Gate.vhd" "" { Text "D:/VHDL/3_27_ex010_full_adder/full_adder_sw/XOR_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554366019660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554366019660 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "or_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file or_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 OR_Gate-Behavioral " "Found design unit 1: OR_Gate-Behavioral" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/3_27_ex010_full_adder/full_adder_sw/OR_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554366019663 ""} { "Info" "ISGN_ENTITY_NAME" "1 OR_Gate " "Found entity 1: OR_Gate" {  } { { "OR_Gate.vhd" "" { Text "D:/VHDL/3_27_ex010_full_adder/full_adder_sw/OR_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554366019663 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554366019663 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "and_gate.vhd 2 1 " "Found 2 design units, including 1 entities, in source file and_gate.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 AND_Gate-Behavioral " "Found design unit 1: AND_Gate-Behavioral" {  } { { "AND_Gate.vhd" "" { Text "D:/VHDL/3_27_ex010_full_adder/full_adder_sw/AND_Gate.vhd" 9 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554366019674 ""} { "Info" "ISGN_ENTITY_NAME" "1 AND_Gate " "Found entity 1: AND_Gate" {  } { { "AND_Gate.vhd" "" { Text "D:/VHDL/3_27_ex010_full_adder/full_adder_sw/AND_Gate.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554366019674 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554366019674 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.vhd 2 1 " "Found 2 design units, including 1 entities, in source file full_adder.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 full_adder-Structural " "Found design unit 1: full_adder-Structural" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/3_27_ex010_full_adder/full_adder_sw/full_adder.vhd" 12 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554366019679 ""} { "Info" "ISGN_ENTITY_NAME" "1 full_adder " "Found entity 1: full_adder" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/3_27_ex010_full_adder/full_adder_sw/full_adder.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1554366019679 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554366019679 ""}
{ "Error" "ESGN_DUPLICATE_ENTITY" "full_adder work " "Can't compile duplicate declarations of entity \"full_adder\" into library \"work\"" { { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "full_adder full_adder.vhd work " "Instance could be entity \"full_adder\" in file full_adder.vhd compiled in library work" {  } { { "full_adder.vhd" "" { Text "D:/VHDL/3_27_ex010_full_adder/full_adder_sw/full_adder.vhd" 4 -1 0 } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Quartus II" 0 -1 1554366019692 ""} { "Error" "ESGN_AMBIGUOUS_ENTITY_SUB" "full_adder full_adder.bdf work " "Instance could be entity \"full_adder\" in file full_adder.bdf compiled in library work" {  } { { "full_adder.bdf" "" { Schematic "D:/VHDL/3_27_ex010_full_adder/full_adder_sw/full_adder.bdf" { } } }  } 0 12180 "Instance could be entity \"%1!s!\" in file %2!s! compiled in library %3!s!" 0 0 "Quartus II" 0 -1 1554366019692 ""}  } { { "full_adder.bdf" "" { Schematic "D:/VHDL/3_27_ex010_full_adder/full_adder_sw/full_adder.bdf" { } } }  } 0 12049 "Can't compile duplicate declarations of entity \"%1!s!\" into library \"%2!s!\"" 0 0 "Quartus II" 0 -1 1554366019692 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "full_adder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file full_adder.bdf" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1554366019692 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Functional Simulation Netlist Generation 3 s 1  Quartus II 64-Bit " "Quartus II 64-Bit Functional Simulation Netlist Generation was unsuccessful. 3 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4652 " "Peak virtual memory: 4652 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1554366019762 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Apr 04 17:20:19 2019 " "Processing ended: Thu Apr 04 17:20:19 2019" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1554366019762 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:04 " "Elapsed time: 00:00:04" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1554366019762 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:03 " "Total CPU time (on all processors): 00:00:03" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1554366019762 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1554366019762 ""}
