/* Generated by Yosys 0.56+171 (git sha1 6fdcdd41d, g++ 11.4.0-1ubuntu1~22.04.2 -Og -fPIC) */

(* top =  1  *)
(* src = "dut.sv:1.1-22.10" *)
module always03(clock, in1, in2, in3, in4, in5, in6, in7, out1, out2, out3);
  (* src = "dut.sv:3.7-3.12" *)
  input clock;
  wire clock;
  (* src = "dut.sv:3.14-3.17" *)
  input in1;
  wire in1;
  (* src = "dut.sv:3.19-3.22" *)
  input in2;
  wire in2;
  (* src = "dut.sv:3.24-3.27" *)
  input in3;
  wire in3;
  (* src = "dut.sv:3.29-3.32" *)
  input in4;
  wire in4;
  (* src = "dut.sv:3.34-3.37" *)
  input in5;
  wire in5;
  (* src = "dut.sv:3.39-3.42" *)
  input in6;
  wire in6;
  (* src = "dut.sv:3.44-3.47" *)
  input in7;
  wire in7;
  (* src = "dut.sv:4.8-4.12" *)
  output out1;
  wire out1;
  (* src = "dut.sv:4.14-4.18" *)
  output out2;
  wire out2;
  (* src = "dut.sv:4.20-4.24" *)
  output out3;
  wire out3;
  (* src = "dut.sv:7.1-20.4" *)
  wire _0_;
  (* src = "dut.sv:7.1-20.4" *)
  wire _1_;
  wire _2_;
  \$_MUX_  _3_ (
    .A(in7),
    .B(in6),
    .S(in5),
    .Y(_2_)
  );
  \$_XOR_  _4_ (
    .A(in2),
    .B(in1),
    .Y(_1_)
  );
  \$_XOR_  _5_ (
    .A(_1_),
    .B(out2),
    .Y(_0_)
  );
  (* src = "dut.sv:7.1-20.4" *)
  \$_DFF_P_  out1_reg /* _6_ */ (
    .C(clock),
    .D(_0_),
    .Q(out1)
  );
  (* src = "dut.sv:7.1-20.4" *)
  \$_DFFE_PP_  out3_reg /* _7_ */ (
    .C(clock),
    .D(_2_),
    .E(in4),
    .Q(out3)
  );
  (* src = "dut.sv:7.1-20.4" *)
  \$_DFFE_PN_  out2_reg /* _8_ */ (
    .C(clock),
    .D(_1_),
    .E(in3),
    .Q(out2)
  );
endmodule
