<strong>verilog-cexp-indent</strong> is a variable defined in `<code>verilog-mode.el</code>'.<br/>
Its value is 2<br/>
<br/>
  This variable is safe as a file local variable if its value<br/>
  satisfies the predicate `integerp'.<br/>
<br/>
Documentation:<br/>
Indentation of Verilog statements split across lines.<br/>
<br/>
You can customize this variable.