\hypertarget{struct_____i2_c___handle_type_def}{}\doxysection{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def Struct Reference}
\label{struct_____i2_c___handle_type_def}\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}


{\ttfamily \#include $<$stm32h7xx\+\_\+hal\+\_\+i2c.\+h$>$}

\doxysubsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____i2_c___handle_type_def_a8bdec20782b6b99587806437094c43d2}{Instance}}
\item 
\mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a4b1d65e692a280d15470a8184ed2f68a}{Init}}
\item 
uint8\+\_\+t $\ast$ \mbox{\hyperlink{struct_____i2_c___handle_type_def_ae5b117ad14c78eb266b018fb972e315e}{p\+Buff\+Ptr}}
\item 
uint16\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a51999331ab800faccdb97383b39819dd}{Xfer\+Size}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a49bf3cd0e9bcb9f41f161663f513f405}{Xfer\+Count}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a275aa3c8180a03dbe4bf55fafba3e892}{Xfer\+Options}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_aa74abfd1a56073ae8c2c826db1be0628}{Previous\+State}}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}}($\ast$ \mbox{\hyperlink{struct_____i2_c___handle_type_def_a5e03f08d05d15496797f071858ebed53}{Xfer\+ISR}} )(struct \mbox{\hyperlink{struct_____i2_c___handle_type_def}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint32\+\_\+t ITFlags, uint32\+\_\+t ITSources)
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____i2_c___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}{hdmatx}}
\item 
\mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}} $\ast$ \mbox{\hyperlink{struct_____i2_c___handle_type_def_abd0aeec20298a55d89a440320e35634f}{hdmarx}}
\item 
\mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} \mbox{\hyperlink{struct_____i2_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}{Lock}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__state__structure__definition_gaef355af8eab251ae2a19ee164ad81c37}{HAL\+\_\+\+I2\+C\+\_\+\+State\+Type\+Def}} \mbox{\hyperlink{struct_____i2_c___handle_type_def_a48237f31888af06f6c25dead5438f5a7}{State}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__mode__structure__definition_gabcbb7b844f2ffd63c4e530c117882062}{HAL\+\_\+\+I2\+C\+\_\+\+Mode\+Type\+Def}} \mbox{\hyperlink{struct_____i2_c___handle_type_def_ac25cb640453370e3b2526799dc24eb5a}{Mode}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}{Error\+Code}}
\item 
\mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t \mbox{\hyperlink{struct_____i2_c___handle_type_def_afc8d101b0a62d80cd64c0bfa686aa4dc}{Addr\+Event\+Count}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00186}{186}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.



\doxysubsection{Field Documentation}
\mbox{\Hypertarget{struct_____i2_c___handle_type_def_afc8d101b0a62d80cd64c0bfa686aa4dc}\label{struct_____i2_c___handle_type_def_afc8d101b0a62d80cd64c0bfa686aa4dc}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!AddrEventCount@{AddrEventCount}}
\index{AddrEventCount@{AddrEventCount}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{AddrEventCount}{AddrEventCount}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Addr\+Event\+Count}

I2C Address Event counter ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00217}{217}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}\label{struct_____i2_c___handle_type_def_a123c5063e6a3b1901b2fbe5f88c53a7e}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!ErrorCode@{ErrorCode}}
\index{ErrorCode@{ErrorCode}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{ErrorCode}{ErrorCode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Error\+Code}

I2C Error code ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00215}{215}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_abd0aeec20298a55d89a440320e35634f}\label{struct_____i2_c___handle_type_def_abd0aeec20298a55d89a440320e35634f}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!hdmarx@{hdmarx}}
\index{hdmarx@{hdmarx}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmarx}{hdmarx}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}$\ast$ hdmarx}

I2C Rx DMA handle parameters ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00207}{207}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}\label{struct_____i2_c___handle_type_def_a33e13c28b1a70e6164417abb026d7a22}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!hdmatx@{hdmatx}}
\index{hdmatx@{hdmatx}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{hdmatx}{hdmatx}}
{\footnotesize\ttfamily \mbox{\hyperlink{group___d_m_a___exported___types_ga41b754a906b86bce54dc79938970138b}{DMA\+\_\+\+Handle\+Type\+Def}}$\ast$ hdmatx}

I2C Tx DMA handle parameters ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00205}{205}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_a4b1d65e692a280d15470a8184ed2f68a}\label{struct_____i2_c___handle_type_def_a4b1d65e692a280d15470a8184ed2f68a}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Init@{Init}}
\index{Init@{Init}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Init}{Init}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_i2_c___init_type_def}{I2\+C\+\_\+\+Init\+Type\+Def}} Init}

I2C communication parameters ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00190}{190}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_a8bdec20782b6b99587806437094c43d2}\label{struct_____i2_c___handle_type_def_a8bdec20782b6b99587806437094c43d2}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Instance@{Instance}}
\index{Instance@{Instance}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Instance}{Instance}}
{\footnotesize\ttfamily \mbox{\hyperlink{struct_i2_c___type_def}{I2\+C\+\_\+\+Type\+Def}}$\ast$ Instance}

I2C registers base address ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00188}{188}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}\label{struct_____i2_c___handle_type_def_ad4cf225029dbefe8d3fe660c33b8bb6b}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Lock@{Lock}}
\index{Lock@{Lock}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Lock}{Lock}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_ab367482e943333a1299294eadaad284b}{HAL\+\_\+\+Lock\+Type\+Def}} Lock}

I2C locking object ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00209}{209}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_ac25cb640453370e3b2526799dc24eb5a}\label{struct_____i2_c___handle_type_def_ac25cb640453370e3b2526799dc24eb5a}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!Mode@{Mode}}
\index{Mode@{Mode}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{Mode}{Mode}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__mode__structure__definition_gabcbb7b844f2ffd63c4e530c117882062}{HAL\+\_\+\+I2\+C\+\_\+\+Mode\+Type\+Def}} Mode}

I2C communication mode ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00213}{213}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_ae5b117ad14c78eb266b018fb972e315e}\label{struct_____i2_c___handle_type_def_ae5b117ad14c78eb266b018fb972e315e}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!pBuffPtr@{pBuffPtr}}
\index{pBuffPtr@{pBuffPtr}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{pBuffPtr}{pBuffPtr}}
{\footnotesize\ttfamily uint8\+\_\+t$\ast$ p\+Buff\+Ptr}

Pointer to I2C transfer buffer ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00192}{192}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_aa74abfd1a56073ae8c2c826db1be0628}\label{struct_____i2_c___handle_type_def_aa74abfd1a56073ae8c2c826db1be0628}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!PreviousState@{PreviousState}}
\index{PreviousState@{PreviousState}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{PreviousState}{PreviousState}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Previous\+State}

I2C communication Previous state ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00201}{201}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_a48237f31888af06f6c25dead5438f5a7}\label{struct_____i2_c___handle_type_def_a48237f31888af06f6c25dead5438f5a7}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!State@{State}}
\index{State@{State}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{State}{State}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} \mbox{\hyperlink{group___h_a_l__state__structure__definition_gaef355af8eab251ae2a19ee164ad81c37}{HAL\+\_\+\+I2\+C\+\_\+\+State\+Type\+Def}} State}

I2C communication state ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00211}{211}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_a49bf3cd0e9bcb9f41f161663f513f405}\label{struct_____i2_c___handle_type_def_a49bf3cd0e9bcb9f41f161663f513f405}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!XferCount@{XferCount}}
\index{XferCount@{XferCount}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferCount}{XferCount}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint16\+\_\+t Xfer\+Count}

I2C transfer counter ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00196}{196}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_a5e03f08d05d15496797f071858ebed53}\label{struct_____i2_c___handle_type_def_a5e03f08d05d15496797f071858ebed53}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!XferISR@{XferISR}}
\index{XferISR@{XferISR}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferISR}{XferISR}}
{\footnotesize\ttfamily \mbox{\hyperlink{stm32h7xx__hal__def_8h_a63c0679d1cb8b8c684fbb0632743478f}{HAL\+\_\+\+Status\+Type\+Def}}($\ast$ Xfer\+ISR) (struct \mbox{\hyperlink{struct_____i2_c___handle_type_def}{\+\_\+\+\_\+\+I2\+C\+\_\+\+Handle\+Type\+Def}} $\ast$hi2c, uint32\+\_\+t ITFlags, uint32\+\_\+t ITSources)}

I2C transfer IRQ handler function pointer 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00203}{203}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_a275aa3c8180a03dbe4bf55fafba3e892}\label{struct_____i2_c___handle_type_def_a275aa3c8180a03dbe4bf55fafba3e892}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!XferOptions@{XferOptions}}
\index{XferOptions@{XferOptions}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferOptions}{XferOptions}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__armv81mml_8h_aec43007d9998a0a0e01faede4133d6be}{\+\_\+\+\_\+\+IO}} uint32\+\_\+t Xfer\+Options}

I2C sequantial transfer options, this parameter can be a value of \mbox{\hyperlink{group___i2_c___x_f_e_r_o_p_t_i_o_n_s}{I2C Sequential Transfer Options}} 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00198}{198}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.

\mbox{\Hypertarget{struct_____i2_c___handle_type_def_a51999331ab800faccdb97383b39819dd}\label{struct_____i2_c___handle_type_def_a51999331ab800faccdb97383b39819dd}} 
\index{\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}!XferSize@{XferSize}}
\index{XferSize@{XferSize}!\_\_I2C\_HandleTypeDef@{\_\_I2C\_HandleTypeDef}}
\doxysubsubsection{\texorpdfstring{XferSize}{XferSize}}
{\footnotesize\ttfamily uint16\+\_\+t Xfer\+Size}

I2C transfer size ~\newline
 

Definition at line \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source_l00194}{194}} of file \mbox{\hyperlink{stm32h7xx__hal__i2c_8h_source}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}.



The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
C\+:/\+Users/\+Roth/\+STM32\+Cube\+IDE/workspace\+\_\+1.\+11.\+0/\+TRex/lib/hal/\+Drivers/\+STM32\+H7xx\+\_\+\+HAL\+\_\+\+Driver/\+Inc/\mbox{\hyperlink{stm32h7xx__hal__i2c_8h}{stm32h7xx\+\_\+hal\+\_\+i2c.\+h}}\end{DoxyCompactItemize}
