Determining compilation order of HDL files.
INFO: [VRFC 10-163] Analyzing VHDL file "/home/cecilia/Facultad/Sistemas_Digitales/practica1/vivado/vivado.srcs/sim_1/imports/practica1/lab1.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity lab1
