C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe  -mp  4  -prjfile  C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\scratchproject.prs  -implementation  synthesis  -prodtype  synplify_pro   -encrypt  -pro  -rundir  C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis   -part A3P250  -package VQFP100  -grade STD    -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\synlog\report\Toplevel_premap.xml  -top_level_module  work.Toplevel  -oedif  C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.edn  -conchk_prepass  C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel_cck.rpt   -freq 32.000   C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\synwork\Toplevel_mult.srs  -flow prepass  -gcc_prepass  -osrd  C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\synwork\Toplevel_prem.srd  -qsap  C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\Toplevel.sap  -devicelib  C:\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v  -ologparam  C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\syntmp\Toplevel.plg  -osyn  C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\synwork\Toplevel_prem.srd  -prjdir  C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\  -prjname  Toplevel_syn  -log  C:\Users\rudol\Desktop\KTH_TEBSM\Master_Thesis\Code\Langmuir-DataHub-EMUScience-FPGA\synthesis\synlog\Toplevel_premap.srr 
relcom:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe -mp 4 -prjfile ..\scratchproject.prs -implementation synthesis -prodtype synplify_pro -encrypt -pro -rundir ..\..\synthesis -part A3P250 -package VQFP100 -grade STD -maxfan 24 -globalthreshold 50 -opcond COMWC -report_path 4000 -RWCheckOnRam 0 -summaryfile ..\synlog\report\Toplevel_premap.xml -top_level_module work.Toplevel -oedif ..\Toplevel.edn -conchk_prepass ..\Toplevel_cck.rpt -freq 32.000 ..\synwork\Toplevel_mult.srs -flow prepass -gcc_prepass -osrd ..\synwork\Toplevel_prem.srd -qsap ..\Toplevel.sap -devicelib ..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v -ologparam Toplevel.plg -osyn ..\synwork\Toplevel_prem.srd -prjdir ..\ -prjname Toplevel_syn -log ..\synlog\Toplevel_premap.srr
rc:1 success:1 runtime:2
file:..\scratchproject.prs|io:o|time:1713966385|size:6309|exec:0|csum:
file:..\Toplevel.edn|io:o|time:1706013660|size:3233528|exec:0|csum:
file:..\Toplevel_cck.rpt|io:o|time:1713966393|size:23505|exec:0|csum:
file:..\synwork\Toplevel_mult.srs|io:i|time:1713966390|size:14462|exec:0|csum:5588CDC151EB5CF47BC4D8F817E40C2D
file:..\synwork\Toplevel_prem.srd|io:o|time:1713966392|size:255090|exec:0|csum:
file:..\Toplevel.sap|io:o|time:1713966393|size:9720|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\lib\proasic\proasic3.v|io:i|time:1509009488|size:49355|exec:0|csum:8134F444E2143EC94271A46B5CC33DA2
file:Toplevel.plg|io:o|time:1713966391|size:0|exec:0|csum:
file:..\synwork\Toplevel_prem.srd|io:o|time:1713966392|size:255090|exec:0|csum:
file:..\synlog\Toplevel_premap.srr|io:o|time:1713966393|size:17539|exec:0|csum:
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin\m_proasic.exe|io:i|time:1509355872|size:11119104|exec:1|csum:6BD6E9876645BB1B346C655471A0D71C
file:..\..\..\..\..\..\..\..\..\Microsemi\Libero_SoC_v11.9\SynplifyPro\bin64\m_proasic.exe|io:i|time:1509357286|size:14301696|exec:1|csum:CA7B630F1194A591FA1E520688EE75E2
