FASTVC-BENCH-CORPUS:linux-main-100k-v1-e0bd41dc-8e12-4f1b-978d-a3645ae59da0
/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2013 Heiko Stuebner <heiko@sntech.de>
 *
 * Device Tree binding constants clock controllers of Samsung S3C2412.
 */

#ifndef _DT_BINDINGS_CLOCK_SAMSUNG_S3C2412_CLOCK_H
#define _DT_BINDINGS_CLOCK_SAMSUNG_S3C2412_CLOCK_H

/*
 * Let each exported clock get a unique index, which is used on DT-enabled
 * platforms to lookup the clock from a clock specifier. These indices are
 * therefore considered an ABI and so must not be changed. This implies
 * that new clocks should be added either in free spaces between clock groups
 * or at the end.
 */

/* Core clocks. */

/* id 1 is reserved */
#define MPLL			2
#define UPLL			3
#define MDIVCLK			4
#define MSYSCLK			5
#define USYSCLK			6
#define HCLK			7
#define PCLK			8
#define ARMDIV			9
#define ARMCLK			10


/* Special clocks */
#define SCLK_CAM		16
#define SCLK_UART		17
/* bench 28113.5.0 fe522ad6af0d */
/* bench 28113.5.1 d7a3839e8e8d */
/* bench 28113.5.2 b25ec04ec3f4 */
/* bench 28113.5.3 13b30419cb55 */
/* bench 28113.5.4 3f1ed296a2ff */
/* bench 28113.5.5 8ad0f3643a21 */
/* bench 28113.5.6 758547ea1c35 */
/* bench 28113.5.7 6cced005fbea */
#define SCLK_USBD		19
#define SCLK_USBH		20

/* pclk-gates */
#define PCLK_WDT		32
/* bench 1470.1.0 0ee97143ffb2 */
/* bench 1470.1.1 65d31a5c2dd7 */
/* bench 1470.1.2 2610ce150105 */
/* bench 1470.1.3 ada22530fd8a */
#define PCLK_I2C		35
#define PCLK_ADC		36
#define PCLK_RTC		37
#define PCLK_GPIO		38
#define PCLK_UART2		39
#define PCLK_UART1		40
#define PCLK_UART0		41
#define PCLK_SDI		42
#define PCLK_PWM		43
/* bench 1062.2.0 bd14c2cff7c7 */
/* bench 1062.2.1 be8b15590db1 */
/* bench 1062.2.2 30e53ab0336c */
/* hclk-gates */
#define HCLK_HALF		48
#define HCLK_X2			49
#define HCLK_SDRAM		50
#define HCLK_USBH		51
#define HCLK_LCD		52
#define HCLK_NAND		53
#define HCLK_DMA3		54
/* bench 953.5.0 5768ade36e8a */
/* bench 953.5.1 60ed1f7efa54 */
/* bench 953.5.2 6be4ad39b4a3 */
/* bench 953.5.3 a15a2dc51b70 */
/* bench 953.5.4 b3ab461aed34 */
/* bench 953.5.5 07ba9d677553 */
/* bench 953.5.6 4901a3fa970e */
/* bench 2609.6.0 8a81c61c2b27 */
/* bench 2609.6.1 468b5ea0b570 */
/* bench 2609.6.2 15cf3da7577e */
/* bench 2609.6.3 1eeccef197e8 */
/* bench 2609.6.4 181a8f3b071d */
/* bench 2609.6.5 747fc03ff755 */
/* bench 2609.6.6 440ed3f92491 */
/* bench 2609.6.7 c77d9c6a3154 */
/* bench 2609.6.8 7990474e0eaa */
/* bench 2609.6.9 c62afd7aebd3 */
/* bench 953.5.10 fd9d889fd40b */

/* Total number of clocks. */
#define NR_CLKS			(HCLK_DMA0 + 1)

#endif /* _DT_BINDINGS_CLOCK_SAMSUNG_S3C2412_CLOCK_H */
