Project, 'coregen', initialised from file
'F:\Documents_utilisateurs\Francois\_Hubic\Documents\Formation\S1_AEO\AEO_TP\TP2
\ipcore_dir\coregen.cgp'.
Initializing IP model...
Loading device for application Rf_Device from file '6slx16.nph' in environment
G:\Xilinx\12.4\ISE_DS\ISE\.
Finished initialising IP model.
Generating IP...
WARNING:sim:89 - A core named <timer> already exists in the output directory.
   Output products for this core may be overwritten.
Creating ISE instantiation template for timer...
Creating ISE instantiation template for timer...
Collating core files for timer
Collating core files for timer
Configuring files for timer root...
Initializing IP model...
Finished initialising IP model.
Finished Generation Stage.
Generating IP instantiation template...
Creating ISE instantiation template for timer...
Creating ISE instantiation template for timer...
Configuring files for timer root...
Finished generating IP instantiation template.
Generating metadata file...
Finished generating metadata file.
Generating ISE file...
Finished ISE file generation.
Generating FLIST file...
Finished FLIST file generation.
Preparing output directory...
Finished preparing output directory.
Moving files to output directory...
Finished moving files to output directory
Saved options for project 'coregen'.
