Language File-Name                IP         Library         File-Path                                                                
Verilog, clk_wiz_0_sim_netlist.v, clk_wiz_0, xil_defaultlib, ../../../../project_1.srcs/sources_1/ip/clk_wiz_0/clk_wiz_0_sim_netlist.v
Verilog, glbl.v,                  *,         xil_defaultlib, glbl.v                                                                   
