INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -3, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 8 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.2 (lin64) Build 5239630 Fri Nov 08 22:34:34 MST 2024
| Date         : Tue Dec 16 17:10:54 2025
| Host         : lap-inf133 running 64-bit Ubuntu 24.04.3 LTS
| Command      : report_timing
| Design       : histogram
| Device       : 7k160t-fbg484
| Speed File   : -3  PRODUCTION 1.12 2017-02-17
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (VIOLATED) :        -0.419ns  (required time - arrival time)
  Source:                 lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Destination:            addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@3.365ns period=6.730ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            6.730ns  (clk rise@6.730ns - clk rise@0.000ns)
  Data Path Delay:        6.794ns  (logic 2.217ns (32.633%)  route 4.577ns (67.367%))
  Logic Levels:           22  (CARRY4=10 LUT2=1 LUT3=2 LUT4=3 LUT5=4 LUT6=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    0.483ns = ( 7.213 - 6.730 ) 
    Source Clock Delay      (SCD):    0.508ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
                                                      0.000     0.000 r  clk (IN)
                         net (fo=2273, unset)         0.508     0.508    lsq1/handshake_lsq_lsq1_core/clk
    SLICE_X22Y156        FDCE                                         r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X22Y156        FDCE (Prop_fdce_C_Q)         0.254     0.762 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q_reg/Q
                         net (fo=20, routed)          0.423     1.185    lsq1/handshake_lsq_lsq1_core/ldq_alloc_1_q
    SLICE_X23Y155        LUT5 (Prop_lut5_I0_O)        0.043     1.228 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6/O
                         net (fo=1, routed)           0.000     1.228    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_i_6_n_0
    SLICE_X23Y155        CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.257     1.485 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.485    lsq1/handshake_lsq_lsq1_core/ldq_alloc_3_q_reg_i_3_n_0
    SLICE_X23Y156        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.534 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.534    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_3_n_0
    SLICE_X23Y157        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.583 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.583    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_3_n_0
    SLICE_X23Y158        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.632 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.632    lsq1/handshake_lsq_lsq1_core/ldq_alloc_13_q_reg_i_3_n_0
    SLICE_X23Y159        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.681 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3/CO[3]
                         net (fo=1, routed)           0.000     1.681    lsq1/handshake_lsq_lsq1_core/ldq_alloc_5_q_reg_i_3_n_0
    SLICE_X23Y160        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.049     1.730 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4/CO[3]
                         net (fo=1, routed)           0.000     1.730    lsq1/handshake_lsq_lsq1_core/ldq_alloc_7_q_reg_i_4_n_0
    SLICE_X23Y161        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.153     1.883 r  lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4/O[1]
                         net (fo=33, routed)          0.490     2.373    lsq1/handshake_lsq_lsq1_core/ldq_alloc_11_q_reg_i_4_n_6
    SLICE_X41Y161        LUT4 (Prop_lut4_I1_O)        0.119     2.492 f  lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_8/O
                         net (fo=1, routed)           0.433     2.925    lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_8_n_0
    SLICE_X36Y161        LUT6 (Prop_lut6_I4_O)        0.043     2.968 f  lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_5/O
                         net (fo=2, routed)           0.222     3.191    lsq1/handshake_lsq_lsq1_core/dataReg[26]_i_5_n_0
    SLICE_X39Y162        LUT6 (Prop_lut6_I4_O)        0.043     3.234 f  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_20/O
                         net (fo=10, routed)          0.538     3.771    lsq1/handshake_lsq_lsq1_core/dataReg_reg[26]
    SLICE_X37Y165        LUT4 (Prop_lut4_I1_O)        0.043     3.814 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__3_i_3/O
                         net (fo=5, routed)           0.228     4.043    lsq1/handshake_lsq_lsq1_core/ltOp_carry__3_i_3_n_0
    SLICE_X37Y165        LUT5 (Prop_lut5_I4_O)        0.043     4.086 f  lsq1/handshake_lsq_lsq1_core/excRt_c4_reg[1]_srl4_i_2/O
                         net (fo=4, routed)           0.510     4.596    lsq1/handshake_lsq_lsq1_core/dataReg_reg[24]
    SLICE_X22Y168        LUT5 (Prop_lut5_I3_O)        0.043     4.639 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_10/O
                         net (fo=4, routed)           0.225     4.864    lsq1/handshake_lsq_lsq1_core/dataReg_reg[22]
    SLICE_X23Y166        LUT3 (Prop_lut3_I0_O)        0.043     4.907 r  lsq1/handshake_lsq_lsq1_core/ltOp_carry__2_i_5/O
                         net (fo=1, routed)           0.000     4.907    addf0/operator/ltOp_carry__3_1[3]
    SLICE_X23Y166        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.187     5.094 r  addf0/operator/ltOp_carry__2/CO[3]
                         net (fo=1, routed)           0.000     5.094    addf0/operator/ltOp_carry__2_n_0
    SLICE_X23Y167        CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.127     5.221 r  addf0/operator/ltOp_carry__3/CO[0]
                         net (fo=78, routed)          0.313     5.533    lsq1/handshake_lsq_lsq1_core/CO[0]
    SLICE_X23Y168        LUT2 (Prop_lut2_I0_O)        0.138     5.671 r  lsq1/handshake_lsq_lsq1_core/i__carry_i_4/O
                         net (fo=1, routed)           0.000     5.671    addf0/operator/ps_c1_reg[3][0]
    SLICE_X23Y168        CARRY4 (Prop_carry4_DI[0]_O[2])
                                                      0.232     5.903 r  addf0/operator/_inferred__1/i__carry/O[2]
                         net (fo=2, routed)           0.452     6.355    addf0/operator/RightShifterComponent/O[1]
    SLICE_X22Y169        LUT4 (Prop_lut4_I0_O)        0.118     6.473 r  addf0/operator/RightShifterComponent/level4_c1[25]_i_2/O
                         net (fo=7, routed)           0.291     6.764    lsq1/handshake_lsq_lsq1_core/level4_c1_reg[25]
    SLICE_X22Y170        LUT5 (Prop_lut5_I0_O)        0.043     6.807 f  lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6/O
                         net (fo=12, routed)          0.232     7.040    lsq1/handshake_lsq_lsq1_core/level4_c1[24]_i_6_n_0
    SLICE_X21Y170        LUT3 (Prop_lut3_I1_O)        0.043     7.083 r  lsq1/handshake_lsq_lsq1_core/level4_c1[23]_i_1/O
                         net (fo=14, routed)          0.219     7.302    addf0/operator/RightShifterComponent/level4_c1_reg[23]_0
    SLICE_X21Y170        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/R
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        6.730     6.730 r  
                                                      0.000     6.730 r  clk (IN)
                         net (fo=2273, unset)         0.483     7.213    addf0/operator/RightShifterComponent/clk
    SLICE_X21Y170        FDRE                                         r  addf0/operator/RightShifterComponent/level4_c1_reg[15]/C
                         clock pessimism              0.000     7.213    
                         clock uncertainty           -0.035     7.177    
    SLICE_X21Y170        FDRE (Setup_fdre_C_R)       -0.295     6.882    addf0/operator/RightShifterComponent/level4_c1_reg[15]
  -------------------------------------------------------------------
                         required time                          6.882    
                         arrival time                          -7.302    
  -------------------------------------------------------------------
                         slack                                 -0.419    




