

================================================================
== Vitis HLS Report for 'gap'
================================================================
* Date:           Thu Dec 11 00:00:19 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        ecg_cnn
* Solution:       hls (Vivado IP Flow Target)
* Product family: artix7
* Target device:  xc7a100t-csg324-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.339 ns|     2.00 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     5745|     5745|  57.450 us|  57.450 us|  5745|  5745|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |                                          |                               |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                    |
        |                 Instance                 |             Module            |   min   |   max   |    min   |    max   | min | max |                      Type                      |
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+
        |grp_gap_Pipeline_VITIS_LOOP_115_1_fu_226  |gap_Pipeline_VITIS_LOOP_115_1  |      356|      356|  3.560 us|  3.560 us|  354|  354|  loop auto-rewind stp (delay=0 clock cycles(s))|
        +------------------------------------------+-------------------------------+---------+---------+----------+----------+-----+-----+------------------------------------------------+

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+---------+---------+----------+-----------+-----------+------+----------+
        |- GAP_F   |     5744|     5744|       359|          -|          -|    16|        no|
        +----------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     27|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|      38|    115|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     30|    -|
|Register         |        -|    -|      23|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      61|    172|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      270|  240|  126800|  63400|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------------+-------------------------------+---------+----+----+-----+-----+
    |                 Instance                 |             Module            | BRAM_18K| DSP| FF | LUT | URAM|
    +------------------------------------------+-------------------------------+---------+----+----+-----+-----+
    |grp_gap_Pipeline_VITIS_LOOP_115_1_fu_226  |gap_Pipeline_VITIS_LOOP_115_1  |        0|   0|  38|  115|    0|
    +------------------------------------------+-------------------------------+---------+----+----+-----+-----+
    |Total                                     |                               |        0|   0|  38|  115|    0|
    +------------------------------------------+-------------------------------+---------+----+----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------+----------+----+---+----+------------+------------+
    |     Variable Name    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------+----------+----+---+----+------------+------------+
    |add_ln113_fu_255_p2   |         +|   0|  0|  13|           5|           1|
    |icmp_ln113_fu_249_p2  |      icmp|   0|  0|  14|           5|           6|
    +----------------------+----------+----+---+----+------------+------------+
    |Total                 |          |   0|  0|  27|          10|           7|
    +----------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-----------+----+-----------+-----+-----------+
    |    Name   | LUT| Input Size| Bits| Total Bits|
    +-----------+----+-----------+-----+-----------+
    |ap_NS_fsm  |  21|          5|    1|          5|
    |f_fu_106   |   9|          2|    5|         10|
    +-----------+----+-----------+-----+-----------+
    |Total      |  30|          7|    6|         15|
    +-----------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------------------+---+----+-----+-----------+
    |                          Name                         | FF| LUT| Bits| Const Bits|
    +-------------------------------------------------------+---+----+-----+-----------+
    |add_ln113_reg_353                                      |  5|   0|    5|          0|
    |ap_CS_fsm                                              |  4|   0|    4|          0|
    |f_fu_106                                               |  5|   0|    5|          0|
    |grp_gap_Pipeline_VITIS_LOOP_115_1_fu_226_ap_start_reg  |  1|   0|    1|          0|
    |lshr_ln_reg_368                                        |  2|   0|    2|          0|
    |trunc_ln113_1_reg_363                                  |  2|   0|    2|          0|
    |trunc_ln113_reg_358                                    |  4|   0|    4|          0|
    +-------------------------------------------------------+---+----+-----+-----------+
    |Total                                                  | 23|   0|   23|          0|
    +-------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------+-----+-----+------------+--------------+--------------+
|     RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+------------------+-----+-----+------------+--------------+--------------+
|ap_clk            |   in|    1|  ap_ctrl_hs|           gap|  return value|
|ap_rst            |   in|    1|  ap_ctrl_hs|           gap|  return value|
|ap_start          |   in|    1|  ap_ctrl_hs|           gap|  return value|
|ap_done           |  out|    1|  ap_ctrl_hs|           gap|  return value|
|ap_idle           |  out|    1|  ap_ctrl_hs|           gap|  return value|
|ap_ready          |  out|    1|  ap_ctrl_hs|           gap|  return value|
|input_0_address0  |  out|   11|   ap_memory|       input_0|         array|
|input_0_ce0       |  out|    1|   ap_memory|       input_0|         array|
|input_0_q0        |   in|   11|   ap_memory|       input_0|         array|
|input_1_address0  |  out|   11|   ap_memory|       input_1|         array|
|input_1_ce0       |  out|    1|   ap_memory|       input_1|         array|
|input_1_q0        |   in|   11|   ap_memory|       input_1|         array|
|input_2_address0  |  out|   11|   ap_memory|       input_2|         array|
|input_2_ce0       |  out|    1|   ap_memory|       input_2|         array|
|input_2_q0        |   in|   11|   ap_memory|       input_2|         array|
|input_3_address0  |  out|   11|   ap_memory|       input_3|         array|
|input_3_ce0       |  out|    1|   ap_memory|       input_3|         array|
|input_3_q0        |   in|   11|   ap_memory|       input_3|         array|
|output_0          |  out|   12|      ap_vld|      output_0|       pointer|
|output_0_ap_vld   |  out|    1|      ap_vld|      output_0|       pointer|
|output_1          |  out|   12|      ap_vld|      output_1|       pointer|
|output_1_ap_vld   |  out|    1|      ap_vld|      output_1|       pointer|
|output_2          |  out|   12|      ap_vld|      output_2|       pointer|
|output_2_ap_vld   |  out|    1|      ap_vld|      output_2|       pointer|
|output_3          |  out|   12|      ap_vld|      output_3|       pointer|
|output_3_ap_vld   |  out|    1|      ap_vld|      output_3|       pointer|
|output_4          |  out|   12|      ap_vld|      output_4|       pointer|
|output_4_ap_vld   |  out|    1|      ap_vld|      output_4|       pointer|
|output_5          |  out|   12|      ap_vld|      output_5|       pointer|
|output_5_ap_vld   |  out|    1|      ap_vld|      output_5|       pointer|
|output_6          |  out|   12|      ap_vld|      output_6|       pointer|
|output_6_ap_vld   |  out|    1|      ap_vld|      output_6|       pointer|
|output_7          |  out|   12|      ap_vld|      output_7|       pointer|
|output_7_ap_vld   |  out|    1|      ap_vld|      output_7|       pointer|
|output_8          |  out|   12|      ap_vld|      output_8|       pointer|
|output_8_ap_vld   |  out|    1|      ap_vld|      output_8|       pointer|
|output_9          |  out|   12|      ap_vld|      output_9|       pointer|
|output_9_ap_vld   |  out|    1|      ap_vld|      output_9|       pointer|
|output_10         |  out|   12|      ap_vld|     output_10|       pointer|
|output_10_ap_vld  |  out|    1|      ap_vld|     output_10|       pointer|
|output_11         |  out|   12|      ap_vld|     output_11|       pointer|
|output_11_ap_vld  |  out|    1|      ap_vld|     output_11|       pointer|
|output_12         |  out|   12|      ap_vld|     output_12|       pointer|
|output_12_ap_vld  |  out|    1|      ap_vld|     output_12|       pointer|
|output_13         |  out|   12|      ap_vld|     output_13|       pointer|
|output_13_ap_vld  |  out|    1|      ap_vld|     output_13|       pointer|
|output_14         |  out|   12|      ap_vld|     output_14|       pointer|
|output_14_ap_vld  |  out|    1|      ap_vld|     output_14|       pointer|
|output_15         |  out|   12|      ap_vld|     output_15|       pointer|
|output_15_ap_vld  |  out|    1|      ap_vld|     output_15|       pointer|
+------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 2 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.61>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%f = alloca i32 1" [../ecg_cnn.cpp:113]   --->   Operation 5 'alloca' 'f' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%sum_loc = alloca i64 1"   --->   Operation 6 'alloca' 'sum_loc' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_0, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 7 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_1, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 8 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_2, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i11 %input_3, i64 666, i64 30, i64 18446744073709551615"   --->   Operation 10 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (1.61ns)   --->   "%store_ln113 = store i5 0, i5 %f" [../ecg_cnn.cpp:113]   --->   Operation 11 'store' 'store_ln113' <Predicate = true> <Delay = 1.61>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.body" [../ecg_cnn.cpp:113]   --->   Operation 12 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.11>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%f_1 = load i5 %f" [../ecg_cnn.cpp:113]   --->   Operation 13 'load' 'f_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (1.86ns)   --->   "%icmp_ln113 = icmp_eq  i5 %f_1, i5 16" [../ecg_cnn.cpp:113]   --->   Operation 14 'icmp' 'icmp_ln113' <Predicate = true> <Delay = 1.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 15 [1/1] (1.86ns)   --->   "%add_ln113 = add i5 %f_1, i5 1" [../ecg_cnn.cpp:113]   --->   Operation 15 'add' 'add_ln113' <Predicate = true> <Delay = 1.86> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.86> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln113 = br i1 %icmp_ln113, void %for.body.split, void %for.end12" [../ecg_cnn.cpp:113]   --->   Operation 16 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln113 = trunc i5 %f_1" [../ecg_cnn.cpp:113]   --->   Operation 17 'trunc' 'trunc_ln113' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%trunc_ln113_1 = trunc i5 %f_1" [../ecg_cnn.cpp:113]   --->   Operation 18 'trunc' 'trunc_ln113_1' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%lshr_ln = partselect i2 @_ssdm_op_PartSelect.i2.i5.i32.i32, i5 %f_1, i32 2, i32 3" [../ecg_cnn.cpp:113]   --->   Operation 19 'partselect' 'lshr_ln' <Predicate = (!icmp_ln113)> <Delay = 0.00>
ST_2 : Operation 20 [2/2] (3.25ns)   --->   "%call_ln113 = call void @gap_Pipeline_VITIS_LOOP_115_1, i2 %lshr_ln, i11 %input_0, i11 %input_1, i11 %input_2, i11 %input_3, i2 %trunc_ln113_1, i12 %sum_loc" [../ecg_cnn.cpp:113]   --->   Operation 20 'call' 'call_ln113' <Predicate = (!icmp_ln113)> <Delay = 3.25> <CoreType = "Generic">   --->   Generic Core
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%ret_ln121 = ret" [../ecg_cnn.cpp:121]   --->   Operation 21 'ret' 'ret_ln121' <Predicate = (icmp_ln113)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 0.00>
ST_3 : Operation 22 [1/2] (0.00ns)   --->   "%call_ln113 = call void @gap_Pipeline_VITIS_LOOP_115_1, i2 %lshr_ln, i11 %input_0, i11 %input_1, i11 %input_2, i11 %input_3, i2 %trunc_ln113_1, i12 %sum_loc" [../ecg_cnn.cpp:113]   --->   Operation 22 'call' 'call_ln113' <Predicate = true> <Delay = 0.00> <CoreType = "Generic">   --->   Generic Core

State 4 <SV = 3> <Delay = 1.77>
ST_4 : Operation 23 [1/1] (0.00ns)   --->   "%speclooptripcount_ln113 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16" [../ecg_cnn.cpp:113]   --->   Operation 23 'speclooptripcount' 'speclooptripcount_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 24 [1/1] (0.00ns)   --->   "%specloopname_ln113 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4" [../ecg_cnn.cpp:113]   --->   Operation 24 'specloopname' 'specloopname_ln113' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 25 [1/1] (0.00ns)   --->   "%sum_loc_load = load i12 %sum_loc"   --->   Operation 25 'load' 'sum_loc_load' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 26 [1/1] (1.77ns)   --->   "%switch_ln119 = switch i4 %trunc_ln113, void %arrayidx92.case.15, i4 0, void %arrayidx92.case.0, i4 1, void %arrayidx92.case.1, i4 2, void %arrayidx92.case.2, i4 3, void %arrayidx92.case.3, i4 4, void %arrayidx92.case.4, i4 5, void %arrayidx92.case.5, i4 6, void %arrayidx92.case.6, i4 7, void %arrayidx92.case.7, i4 8, void %arrayidx92.case.8, i4 9, void %arrayidx92.case.9, i4 10, void %arrayidx92.case.10, i4 11, void %arrayidx92.case.11, i4 12, void %arrayidx92.case.12, i4 13, void %arrayidx92.case.13, i4 14, void %arrayidx92.case.14" [../ecg_cnn.cpp:119]   --->   Operation 26 'switch' 'switch_ln119' <Predicate = true> <Delay = 1.77>
ST_4 : Operation 27 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_14, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 27 'write' 'write_ln119' <Predicate = (trunc_ln113 == 14)> <Delay = 0.00>
ST_4 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 28 'br' 'br_ln119' <Predicate = (trunc_ln113 == 14)> <Delay = 0.00>
ST_4 : Operation 29 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_13, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 29 'write' 'write_ln119' <Predicate = (trunc_ln113 == 13)> <Delay = 0.00>
ST_4 : Operation 30 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 30 'br' 'br_ln119' <Predicate = (trunc_ln113 == 13)> <Delay = 0.00>
ST_4 : Operation 31 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_12, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 31 'write' 'write_ln119' <Predicate = (trunc_ln113 == 12)> <Delay = 0.00>
ST_4 : Operation 32 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 32 'br' 'br_ln119' <Predicate = (trunc_ln113 == 12)> <Delay = 0.00>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_11, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 33 'write' 'write_ln119' <Predicate = (trunc_ln113 == 11)> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 34 'br' 'br_ln119' <Predicate = (trunc_ln113 == 11)> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_10, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 35 'write' 'write_ln119' <Predicate = (trunc_ln113 == 10)> <Delay = 0.00>
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 36 'br' 'br_ln119' <Predicate = (trunc_ln113 == 10)> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_9, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 37 'write' 'write_ln119' <Predicate = (trunc_ln113 == 9)> <Delay = 0.00>
ST_4 : Operation 38 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 38 'br' 'br_ln119' <Predicate = (trunc_ln113 == 9)> <Delay = 0.00>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_8, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 39 'write' 'write_ln119' <Predicate = (trunc_ln113 == 8)> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 40 'br' 'br_ln119' <Predicate = (trunc_ln113 == 8)> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_7, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 41 'write' 'write_ln119' <Predicate = (trunc_ln113 == 7)> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 42 'br' 'br_ln119' <Predicate = (trunc_ln113 == 7)> <Delay = 0.00>
ST_4 : Operation 43 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_6, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 43 'write' 'write_ln119' <Predicate = (trunc_ln113 == 6)> <Delay = 0.00>
ST_4 : Operation 44 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 44 'br' 'br_ln119' <Predicate = (trunc_ln113 == 6)> <Delay = 0.00>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_5, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 45 'write' 'write_ln119' <Predicate = (trunc_ln113 == 5)> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 46 'br' 'br_ln119' <Predicate = (trunc_ln113 == 5)> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_4, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 47 'write' 'write_ln119' <Predicate = (trunc_ln113 == 4)> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 48 'br' 'br_ln119' <Predicate = (trunc_ln113 == 4)> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_3, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 49 'write' 'write_ln119' <Predicate = (trunc_ln113 == 3)> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 50 'br' 'br_ln119' <Predicate = (trunc_ln113 == 3)> <Delay = 0.00>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_2, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 51 'write' 'write_ln119' <Predicate = (trunc_ln113 == 2)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 52 'br' 'br_ln119' <Predicate = (trunc_ln113 == 2)> <Delay = 0.00>
ST_4 : Operation 53 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_1, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 53 'write' 'write_ln119' <Predicate = (trunc_ln113 == 1)> <Delay = 0.00>
ST_4 : Operation 54 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 54 'br' 'br_ln119' <Predicate = (trunc_ln113 == 1)> <Delay = 0.00>
ST_4 : Operation 55 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_0, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 55 'write' 'write_ln119' <Predicate = (trunc_ln113 == 0)> <Delay = 0.00>
ST_4 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 56 'br' 'br_ln119' <Predicate = (trunc_ln113 == 0)> <Delay = 0.00>
ST_4 : Operation 57 [1/1] (0.00ns)   --->   "%write_ln119 = write void @_ssdm_op_Write.ap_auto.i12P0A, i12 %output_15, i12 %sum_loc_load" [../ecg_cnn.cpp:119]   --->   Operation 57 'write' 'write_ln119' <Predicate = (trunc_ln113 == 15)> <Delay = 0.00>
ST_4 : Operation 58 [1/1] (0.00ns)   --->   "%br_ln119 = br void %arrayidx92.exit" [../ecg_cnn.cpp:119]   --->   Operation 58 'br' 'br_ln119' <Predicate = (trunc_ln113 == 15)> <Delay = 0.00>
ST_4 : Operation 59 [1/1] (1.61ns)   --->   "%store_ln113 = store i5 %add_ln113, i5 %f" [../ecg_cnn.cpp:113]   --->   Operation 59 'store' 'store_ln113' <Predicate = true> <Delay = 1.61>
ST_4 : Operation 60 [1/1] (0.00ns)   --->   "%br_ln113 = br void %for.body" [../ecg_cnn.cpp:113]   --->   Operation 60 'br' 'br_ln113' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ input_0]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ input_3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ output_0]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_2]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_3]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_4]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_5]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_6]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_7]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_8]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_9]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_10]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_11]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_12]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_13]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ output_15]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
f                       (alloca           ) [ 01111]
sum_loc                 (alloca           ) [ 00111]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
specmemcore_ln0         (specmemcore      ) [ 00000]
store_ln113             (store            ) [ 00000]
br_ln113                (br               ) [ 00000]
f_1                     (load             ) [ 00000]
icmp_ln113              (icmp             ) [ 00111]
add_ln113               (add              ) [ 00011]
br_ln113                (br               ) [ 00000]
trunc_ln113             (trunc            ) [ 00011]
trunc_ln113_1           (trunc            ) [ 00010]
lshr_ln                 (partselect       ) [ 00010]
ret_ln121               (ret              ) [ 00000]
call_ln113              (call             ) [ 00000]
speclooptripcount_ln113 (speclooptripcount) [ 00000]
specloopname_ln113      (specloopname     ) [ 00000]
sum_loc_load            (load             ) [ 00000]
switch_ln119            (switch           ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
write_ln119             (write            ) [ 00000]
br_ln119                (br               ) [ 00000]
store_ln113             (store            ) [ 00000]
br_ln113                (br               ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="input_0">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_0"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="input_1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_1"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="input_2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_2"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="input_3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="input_3"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="output_0">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_0"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="output_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="output_2">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_2"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="output_3">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_3"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="output_4">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_4"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="output_5">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_5"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="output_6">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_6"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="output_7">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_7"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="output_8">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_8"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="output_9">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_9"/></StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="output_10">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_10"/></StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="output_11">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_11"/></StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="output_12">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_12"/></StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="output_13">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_13"/></StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="output_14">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_14"/></StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="output_15">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="output_15"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i5.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="gap_Pipeline_VITIS_LOOP_115_1"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i12P0A"/></StgValue>
</bind>
</comp>

<comp id="106" class="1004" name="f_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="1" slack="0"/>
<pin id="108" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="f/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="sum_loc_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="1" slack="0"/>
<pin id="112" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="sum_loc/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="write_ln119_write_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="0" slack="0"/>
<pin id="116" dir="0" index="1" bw="12" slack="0"/>
<pin id="117" dir="0" index="2" bw="12" slack="0"/>
<pin id="118" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="121" class="1004" name="write_ln119_write_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="0" slack="0"/>
<pin id="123" dir="0" index="1" bw="12" slack="0"/>
<pin id="124" dir="0" index="2" bw="12" slack="0"/>
<pin id="125" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="128" class="1004" name="write_ln119_write_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="0" slack="0"/>
<pin id="130" dir="0" index="1" bw="12" slack="0"/>
<pin id="131" dir="0" index="2" bw="12" slack="0"/>
<pin id="132" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="135" class="1004" name="write_ln119_write_fu_135">
<pin_list>
<pin id="136" dir="0" index="0" bw="0" slack="0"/>
<pin id="137" dir="0" index="1" bw="12" slack="0"/>
<pin id="138" dir="0" index="2" bw="12" slack="0"/>
<pin id="139" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="142" class="1004" name="write_ln119_write_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="0" slack="0"/>
<pin id="144" dir="0" index="1" bw="12" slack="0"/>
<pin id="145" dir="0" index="2" bw="12" slack="0"/>
<pin id="146" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="149" class="1004" name="write_ln119_write_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="0" slack="0"/>
<pin id="151" dir="0" index="1" bw="12" slack="0"/>
<pin id="152" dir="0" index="2" bw="12" slack="0"/>
<pin id="153" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="156" class="1004" name="write_ln119_write_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="0" slack="0"/>
<pin id="158" dir="0" index="1" bw="12" slack="0"/>
<pin id="159" dir="0" index="2" bw="12" slack="0"/>
<pin id="160" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="163" class="1004" name="write_ln119_write_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="0" slack="0"/>
<pin id="165" dir="0" index="1" bw="12" slack="0"/>
<pin id="166" dir="0" index="2" bw="12" slack="0"/>
<pin id="167" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="170" class="1004" name="write_ln119_write_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="0" slack="0"/>
<pin id="172" dir="0" index="1" bw="12" slack="0"/>
<pin id="173" dir="0" index="2" bw="12" slack="0"/>
<pin id="174" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="177" class="1004" name="write_ln119_write_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="0" slack="0"/>
<pin id="179" dir="0" index="1" bw="12" slack="0"/>
<pin id="180" dir="0" index="2" bw="12" slack="0"/>
<pin id="181" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="184" class="1004" name="write_ln119_write_fu_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="0" slack="0"/>
<pin id="186" dir="0" index="1" bw="12" slack="0"/>
<pin id="187" dir="0" index="2" bw="12" slack="0"/>
<pin id="188" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="191" class="1004" name="write_ln119_write_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="0" slack="0"/>
<pin id="193" dir="0" index="1" bw="12" slack="0"/>
<pin id="194" dir="0" index="2" bw="12" slack="0"/>
<pin id="195" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="198" class="1004" name="write_ln119_write_fu_198">
<pin_list>
<pin id="199" dir="0" index="0" bw="0" slack="0"/>
<pin id="200" dir="0" index="1" bw="12" slack="0"/>
<pin id="201" dir="0" index="2" bw="12" slack="0"/>
<pin id="202" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="205" class="1004" name="write_ln119_write_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="0" slack="0"/>
<pin id="207" dir="0" index="1" bw="12" slack="0"/>
<pin id="208" dir="0" index="2" bw="12" slack="0"/>
<pin id="209" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="212" class="1004" name="write_ln119_write_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="0" slack="0"/>
<pin id="214" dir="0" index="1" bw="12" slack="0"/>
<pin id="215" dir="0" index="2" bw="12" slack="0"/>
<pin id="216" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="219" class="1004" name="write_ln119_write_fu_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="0" slack="0"/>
<pin id="221" dir="0" index="1" bw="12" slack="0"/>
<pin id="222" dir="0" index="2" bw="12" slack="0"/>
<pin id="223" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln119/4 "/>
</bind>
</comp>

<comp id="226" class="1004" name="grp_gap_Pipeline_VITIS_LOOP_115_1_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="0" slack="0"/>
<pin id="228" dir="0" index="1" bw="2" slack="0"/>
<pin id="229" dir="0" index="2" bw="11" slack="0"/>
<pin id="230" dir="0" index="3" bw="11" slack="0"/>
<pin id="231" dir="0" index="4" bw="11" slack="0"/>
<pin id="232" dir="0" index="5" bw="11" slack="0"/>
<pin id="233" dir="0" index="6" bw="2" slack="0"/>
<pin id="234" dir="0" index="7" bw="12" slack="1"/>
<pin id="235" dir="1" index="8" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="call_ln113/2 "/>
</bind>
</comp>

<comp id="241" class="1004" name="store_ln113_store_fu_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="1" slack="0"/>
<pin id="243" dir="0" index="1" bw="5" slack="0"/>
<pin id="244" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/1 "/>
</bind>
</comp>

<comp id="246" class="1004" name="f_1_load_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="5" slack="1"/>
<pin id="248" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="f_1/2 "/>
</bind>
</comp>

<comp id="249" class="1004" name="icmp_ln113_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="5" slack="0"/>
<pin id="251" dir="0" index="1" bw="5" slack="0"/>
<pin id="252" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln113/2 "/>
</bind>
</comp>

<comp id="255" class="1004" name="add_ln113_fu_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="5" slack="0"/>
<pin id="257" dir="0" index="1" bw="1" slack="0"/>
<pin id="258" dir="1" index="2" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln113/2 "/>
</bind>
</comp>

<comp id="261" class="1004" name="trunc_ln113_fu_261">
<pin_list>
<pin id="262" dir="0" index="0" bw="5" slack="0"/>
<pin id="263" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="trunc_ln113_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="5" slack="0"/>
<pin id="267" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln113_1/2 "/>
</bind>
</comp>

<comp id="270" class="1004" name="lshr_ln_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="2" slack="0"/>
<pin id="272" dir="0" index="1" bw="5" slack="0"/>
<pin id="273" dir="0" index="2" bw="3" slack="0"/>
<pin id="274" dir="0" index="3" bw="3" slack="0"/>
<pin id="275" dir="1" index="4" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="lshr_ln/2 "/>
</bind>
</comp>

<comp id="281" class="1004" name="sum_loc_load_load_fu_281">
<pin_list>
<pin id="282" dir="0" index="0" bw="12" slack="3"/>
<pin id="283" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="sum_loc_load/4 "/>
</bind>
</comp>

<comp id="300" class="1004" name="switch_ln119_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="4" slack="2"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="1" slack="0"/>
<pin id="304" dir="0" index="3" bw="3" slack="0"/>
<pin id="305" dir="0" index="4" bw="3" slack="0"/>
<pin id="306" dir="0" index="5" bw="4" slack="0"/>
<pin id="307" dir="0" index="6" bw="4" slack="0"/>
<pin id="308" dir="0" index="7" bw="4" slack="0"/>
<pin id="309" dir="0" index="8" bw="4" slack="0"/>
<pin id="310" dir="0" index="9" bw="4" slack="0"/>
<pin id="311" dir="0" index="10" bw="4" slack="0"/>
<pin id="312" dir="0" index="11" bw="4" slack="0"/>
<pin id="313" dir="0" index="12" bw="4" slack="0"/>
<pin id="314" dir="0" index="13" bw="3" slack="0"/>
<pin id="315" dir="0" index="14" bw="3" slack="0"/>
<pin id="316" dir="0" index="15" bw="2" slack="0"/>
<pin id="317" dir="1" index="16" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="switch(3) " fcode="switch"/>
<opset="switch_ln119/4 "/>
</bind>
</comp>

<comp id="333" class="1004" name="store_ln113_store_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="5" slack="2"/>
<pin id="335" dir="0" index="1" bw="5" slack="3"/>
<pin id="336" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln113/4 "/>
</bind>
</comp>

<comp id="337" class="1005" name="f_reg_337">
<pin_list>
<pin id="338" dir="0" index="0" bw="5" slack="0"/>
<pin id="339" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opset="f "/>
</bind>
</comp>

<comp id="344" class="1005" name="sum_loc_reg_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="12" slack="1"/>
<pin id="346" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="sum_loc "/>
</bind>
</comp>

<comp id="353" class="1005" name="add_ln113_reg_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="5" slack="2"/>
<pin id="355" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="add_ln113 "/>
</bind>
</comp>

<comp id="358" class="1005" name="trunc_ln113_reg_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="4" slack="2"/>
<pin id="360" dir="1" index="1" bw="4" slack="2"/>
</pin_list>
<bind>
<opset="trunc_ln113 "/>
</bind>
</comp>

<comp id="363" class="1005" name="trunc_ln113_1_reg_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="2" slack="1"/>
<pin id="365" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln113_1 "/>
</bind>
</comp>

<comp id="368" class="1005" name="lshr_ln_reg_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="2" slack="1"/>
<pin id="370" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="lshr_ln "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="109"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="113"><net_src comp="42" pin="0"/><net_sink comp="110" pin=0"/></net>

<net id="119"><net_src comp="104" pin="0"/><net_sink comp="114" pin=0"/></net>

<net id="120"><net_src comp="36" pin="0"/><net_sink comp="114" pin=1"/></net>

<net id="126"><net_src comp="104" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="34" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="133"><net_src comp="104" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="134"><net_src comp="32" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="140"><net_src comp="104" pin="0"/><net_sink comp="135" pin=0"/></net>

<net id="141"><net_src comp="30" pin="0"/><net_sink comp="135" pin=1"/></net>

<net id="147"><net_src comp="104" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="28" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="104" pin="0"/><net_sink comp="149" pin=0"/></net>

<net id="155"><net_src comp="26" pin="0"/><net_sink comp="149" pin=1"/></net>

<net id="161"><net_src comp="104" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="24" pin="0"/><net_sink comp="156" pin=1"/></net>

<net id="168"><net_src comp="104" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="169"><net_src comp="22" pin="0"/><net_sink comp="163" pin=1"/></net>

<net id="175"><net_src comp="104" pin="0"/><net_sink comp="170" pin=0"/></net>

<net id="176"><net_src comp="20" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="182"><net_src comp="104" pin="0"/><net_sink comp="177" pin=0"/></net>

<net id="183"><net_src comp="18" pin="0"/><net_sink comp="177" pin=1"/></net>

<net id="189"><net_src comp="104" pin="0"/><net_sink comp="184" pin=0"/></net>

<net id="190"><net_src comp="16" pin="0"/><net_sink comp="184" pin=1"/></net>

<net id="196"><net_src comp="104" pin="0"/><net_sink comp="191" pin=0"/></net>

<net id="197"><net_src comp="14" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="203"><net_src comp="104" pin="0"/><net_sink comp="198" pin=0"/></net>

<net id="204"><net_src comp="12" pin="0"/><net_sink comp="198" pin=1"/></net>

<net id="210"><net_src comp="104" pin="0"/><net_sink comp="205" pin=0"/></net>

<net id="211"><net_src comp="10" pin="0"/><net_sink comp="205" pin=1"/></net>

<net id="217"><net_src comp="104" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="218"><net_src comp="8" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="224"><net_src comp="104" pin="0"/><net_sink comp="219" pin=0"/></net>

<net id="225"><net_src comp="38" pin="0"/><net_sink comp="219" pin=1"/></net>

<net id="236"><net_src comp="64" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="237"><net_src comp="0" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="238"><net_src comp="2" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="4" pin="0"/><net_sink comp="226" pin=4"/></net>

<net id="240"><net_src comp="6" pin="0"/><net_sink comp="226" pin=5"/></net>

<net id="245"><net_src comp="52" pin="0"/><net_sink comp="241" pin=0"/></net>

<net id="253"><net_src comp="246" pin="1"/><net_sink comp="249" pin=0"/></net>

<net id="254"><net_src comp="54" pin="0"/><net_sink comp="249" pin=1"/></net>

<net id="259"><net_src comp="246" pin="1"/><net_sink comp="255" pin=0"/></net>

<net id="260"><net_src comp="56" pin="0"/><net_sink comp="255" pin=1"/></net>

<net id="264"><net_src comp="246" pin="1"/><net_sink comp="261" pin=0"/></net>

<net id="268"><net_src comp="246" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="226" pin=6"/></net>

<net id="276"><net_src comp="58" pin="0"/><net_sink comp="270" pin=0"/></net>

<net id="277"><net_src comp="246" pin="1"/><net_sink comp="270" pin=1"/></net>

<net id="278"><net_src comp="60" pin="0"/><net_sink comp="270" pin=2"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="270" pin=3"/></net>

<net id="280"><net_src comp="270" pin="4"/><net_sink comp="226" pin=1"/></net>

<net id="284"><net_src comp="281" pin="1"/><net_sink comp="114" pin=2"/></net>

<net id="285"><net_src comp="281" pin="1"/><net_sink comp="121" pin=2"/></net>

<net id="286"><net_src comp="281" pin="1"/><net_sink comp="128" pin=2"/></net>

<net id="287"><net_src comp="281" pin="1"/><net_sink comp="135" pin=2"/></net>

<net id="288"><net_src comp="281" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="289"><net_src comp="281" pin="1"/><net_sink comp="149" pin=2"/></net>

<net id="290"><net_src comp="281" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="291"><net_src comp="281" pin="1"/><net_sink comp="163" pin=2"/></net>

<net id="292"><net_src comp="281" pin="1"/><net_sink comp="170" pin=2"/></net>

<net id="293"><net_src comp="281" pin="1"/><net_sink comp="177" pin=2"/></net>

<net id="294"><net_src comp="281" pin="1"/><net_sink comp="184" pin=2"/></net>

<net id="295"><net_src comp="281" pin="1"/><net_sink comp="191" pin=2"/></net>

<net id="296"><net_src comp="281" pin="1"/><net_sink comp="198" pin=2"/></net>

<net id="297"><net_src comp="281" pin="1"/><net_sink comp="205" pin=2"/></net>

<net id="298"><net_src comp="281" pin="1"/><net_sink comp="212" pin=2"/></net>

<net id="299"><net_src comp="281" pin="1"/><net_sink comp="219" pin=2"/></net>

<net id="318"><net_src comp="74" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="319"><net_src comp="76" pin="0"/><net_sink comp="300" pin=2"/></net>

<net id="320"><net_src comp="78" pin="0"/><net_sink comp="300" pin=3"/></net>

<net id="321"><net_src comp="80" pin="0"/><net_sink comp="300" pin=4"/></net>

<net id="322"><net_src comp="82" pin="0"/><net_sink comp="300" pin=5"/></net>

<net id="323"><net_src comp="84" pin="0"/><net_sink comp="300" pin=6"/></net>

<net id="324"><net_src comp="86" pin="0"/><net_sink comp="300" pin=7"/></net>

<net id="325"><net_src comp="88" pin="0"/><net_sink comp="300" pin=8"/></net>

<net id="326"><net_src comp="90" pin="0"/><net_sink comp="300" pin=9"/></net>

<net id="327"><net_src comp="92" pin="0"/><net_sink comp="300" pin=10"/></net>

<net id="328"><net_src comp="94" pin="0"/><net_sink comp="300" pin=11"/></net>

<net id="329"><net_src comp="96" pin="0"/><net_sink comp="300" pin=12"/></net>

<net id="330"><net_src comp="98" pin="0"/><net_sink comp="300" pin=13"/></net>

<net id="331"><net_src comp="100" pin="0"/><net_sink comp="300" pin=14"/></net>

<net id="332"><net_src comp="102" pin="0"/><net_sink comp="300" pin=15"/></net>

<net id="340"><net_src comp="106" pin="1"/><net_sink comp="337" pin=0"/></net>

<net id="341"><net_src comp="337" pin="1"/><net_sink comp="241" pin=1"/></net>

<net id="342"><net_src comp="337" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="343"><net_src comp="337" pin="1"/><net_sink comp="333" pin=1"/></net>

<net id="347"><net_src comp="110" pin="1"/><net_sink comp="344" pin=0"/></net>

<net id="348"><net_src comp="344" pin="1"/><net_sink comp="226" pin=7"/></net>

<net id="349"><net_src comp="344" pin="1"/><net_sink comp="281" pin=0"/></net>

<net id="356"><net_src comp="255" pin="2"/><net_sink comp="353" pin=0"/></net>

<net id="357"><net_src comp="353" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="361"><net_src comp="261" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="362"><net_src comp="358" pin="1"/><net_sink comp="300" pin=0"/></net>

<net id="366"><net_src comp="265" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="367"><net_src comp="363" pin="1"/><net_sink comp="226" pin=6"/></net>

<net id="371"><net_src comp="270" pin="4"/><net_sink comp="368" pin=0"/></net>

<net id="372"><net_src comp="368" pin="1"/><net_sink comp="226" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: output_0 | {4 }
	Port: output_1 | {4 }
	Port: output_2 | {4 }
	Port: output_3 | {4 }
	Port: output_4 | {4 }
	Port: output_5 | {4 }
	Port: output_6 | {4 }
	Port: output_7 | {4 }
	Port: output_8 | {4 }
	Port: output_9 | {4 }
	Port: output_10 | {4 }
	Port: output_11 | {4 }
	Port: output_12 | {4 }
	Port: output_13 | {4 }
	Port: output_14 | {4 }
	Port: output_15 | {4 }
 - Input state : 
	Port: gap : input_0 | {2 3 }
	Port: gap : input_1 | {2 3 }
	Port: gap : input_2 | {2 3 }
	Port: gap : input_3 | {2 3 }
  - Chain level:
	State 1
		store_ln113 : 1
	State 2
		icmp_ln113 : 1
		add_ln113 : 1
		br_ln113 : 2
		trunc_ln113 : 1
		trunc_ln113_1 : 1
		lshr_ln : 1
		call_ln113 : 2
	State 3
	State 4
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1
		write_ln119 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------------------|---------|---------|---------|
| Operation|              Functional Unit             |  Delay  |    FF   |   LUT   |
|----------|------------------------------------------|---------|---------|---------|
|   call   | grp_gap_Pipeline_VITIS_LOOP_115_1_fu_226 |   6.44  |    79   |   104   |
|----------|------------------------------------------|---------|---------|---------|
|   icmp   |             icmp_ln113_fu_249            |    0    |    0    |    13   |
|----------|------------------------------------------|---------|---------|---------|
|    add   |             add_ln113_fu_255             |    0    |    0    |    13   |
|----------|------------------------------------------|---------|---------|---------|
|          |         write_ln119_write_fu_114         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_121         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_128         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_135         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_142         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_149         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_156         |    0    |    0    |    0    |
|   write  |         write_ln119_write_fu_163         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_170         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_177         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_184         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_191         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_198         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_205         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_212         |    0    |    0    |    0    |
|          |         write_ln119_write_fu_219         |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   trunc  |            trunc_ln113_fu_261            |    0    |    0    |    0    |
|          |           trunc_ln113_1_fu_265           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|partselect|              lshr_ln_fu_270              |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|  switch  |            switch_ln119_fu_300           |    0    |    0    |    0    |
|----------|------------------------------------------|---------|---------|---------|
|   Total  |                                          |   6.44  |    79   |   130   |
|----------|------------------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+---------------------+--------+
|                     |   FF   |
+---------------------+--------+
|  add_ln113_reg_353  |    5   |
|      f_reg_337      |    5   |
|   lshr_ln_reg_368   |    2   |
|   sum_loc_reg_344   |   12   |
|trunc_ln113_1_reg_363|    2   |
| trunc_ln113_reg_358 |    4   |
+---------------------+--------+
|        Total        |   30   |
+---------------------+--------+

* Multiplexer (MUX) list: 
|------------------------------------------|------|------|------|--------||---------||---------||---------|
|                   Comp                   |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|------------------------------------------|------|------|------|--------||---------||---------||---------|
| grp_gap_Pipeline_VITIS_LOOP_115_1_fu_226 |  p1  |   2  |   2  |    4   ||    0    ||    9    |
| grp_gap_Pipeline_VITIS_LOOP_115_1_fu_226 |  p6  |   2  |   2  |    4   ||    0    ||    9    |
|------------------------------------------|------|------|------|--------||---------||---------||---------|
|                   Total                  |      |      |      |    8   ||   3.22  ||    0    ||    18   |
|------------------------------------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    6   |   79   |   130  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    3   |    0   |   18   |
|  Register |    -   |   30   |    -   |
+-----------+--------+--------+--------+
|   Total   |    9   |   109  |   148  |
+-----------+--------+--------+--------+
