v 20130925 2
T 11600 100 9 10 1 0 0 0 1
1
T 10100 100 9 10 1 0 0 0 1
1
N 1100 3300 1100 7800 4
N 800 8700 16300 8700 4
{
T 1800 8800 5 10 1 1 0 0 1
netname=VDD
}
N 2700 8700 2700 8300 4
N 800 2400 16300 2400 4
{
T 1800 2500 5 10 1 1 0 0 1
netname=GND
}
C 2100 7300 1 0 0 asic-pmos-1.sym
{
T 3500 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 2900 8100 5 10 1 1 0 0 1
refdes=M1
T 2900 7900 5 8 1 1 0 0 1
model-name=pmos4
T 2900 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 2900 7400 5 8 1 0 0 0 1
l=1u
}
T 1200 1100 9 10 1 0 0 0 1
set LATEN and LATRN
B 1100 400 6500 1000 19 10 1 0 -1 -1 0 -1 -1 -1 -1 -1
C 9400 0 1 0 0 cvstitleblock-1.sym
{
T 10000 400 5 10 1 1 0 0 1
date=2021-09-13
T 13900 400 5 10 1 1 0 0 1
rev=$Revision$
T 13900 100 5 10 1 1 0 0 1
auth=<stdcelllib@nospam.chipforge.org>
T 10000 700 5 10 1 1 0 0 1
fname=LATE2RN.sch
T 13400 1100 5 14 1 1 0 4 1
title=LATE2RN - Low-active D-Latch w/ 2 (or'd) enable + asynchr. Reset
}
C 2400 9200 1 0 0 spice-model-1.sym
{
T 2500 9800 5 10 1 1 0 0 1
refdes=A1
T 3700 9500 5 10 1 1 0 0 1
model-name=nmos4
T 2900 9300 5 10 1 1 0 0 1
file=Technology/spice/ls1unmos.mod
}
C 5700 9200 1 0 0 spice-model-1.sym
{
T 5800 9800 5 10 1 1 0 0 1
refdes=A2
T 7000 9500 5 10 1 1 0 0 1
model-name=pmos4
T 6200 9300 5 10 1 1 0 0 1
file=Technology/spice/ls1upmos.mod
}
C 14500 5400 1 270 0 spice-subcircuit-IO-1.sym
{
T 15000 5000 5 10 1 1 90 0 1
refdes=P1
}
C 8700 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 8500 5900 5 10 1 1 0 0 1
refdes=P2
}
C 1000 5900 1 180 0 spice-subcircuit-IO-1.sym
{
T 800 5900 5 10 1 1 0 0 1
refdes=P6
}
C 1000 9000 1 180 0 spice-subcircuit-IO-1.sym
{
T 1000 9000 5 10 1 1 0 0 1
refdes=P7
}
C 1000 2700 1 180 0 spice-subcircuit-IO-1.sym
{
T 1000 2700 5 10 1 1 0 0 1
refdes=P8
}
C 8900 9400 1 0 0 spice-subcircuit-LL-1.sym
{
T 9000 9800 5 10 1 1 0 0 1
refdes=A3
T 9000 9500 5 10 1 1 0 0 1
model-name=LATE2RN
}
C 11700 9400 1 0 0 spice-directive-1.sym
{
T 11800 9700 5 10 0 1 0 0 1
device=directive
T 11800 9800 5 10 1 1 0 0 1
refdes=A4
T 11800 9500 5 10 1 1 0 0 1
value=.PARAM Wmin=1.5u
}
C 14300 9400 1 0 0 spice-directive-1.sym
{
T 14400 9700 5 10 0 1 0 0 1
device=directive
T 14400 9800 5 10 1 1 0 0 1
refdes=A5
T 14400 9500 5 10 1 1 0 0 1
value=.PARAM g=2
}
C 5200 7300 1 0 0 asic-pmos-1.sym
{
T 6600 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 6000 8100 5 10 1 1 0 0 1
refdes=M7
T 6000 7900 5 8 1 1 0 0 1
model-name=pmos4
T 5600 7600 5 8 1 0 0 0 1
w='g*Wmin'
T 6000 7400 5 8 1 0 0 0 1
l=1u
}
C 5200 2800 1 0 0 asic-nmos-1.sym
{
T 6600 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 6000 3600 5 10 1 1 0 0 1
refdes=M8
T 6000 3400 5 8 1 1 0 0 1
model-name=nmos4
T 6000 3100 5 8 1 0 0 0 1
w='Wmin'
T 6000 2900 5 8 1 0 0 0 1
l=1u
}
C 1800 2800 1 0 0 asic-nmos-1.sym
{
T 3200 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 2600 3600 5 10 1 1 0 0 1
refdes=M5
T 2600 3400 5 8 1 1 0 0 1
model-name=nmos4
T 2600 3100 5 8 1 0 0 0 1
w='Wmin'
T 2600 2900 5 8 1 0 0 0 1
l=1u
}
N 800 5600 1100 5600 4
{
T 800 5700 5 10 1 1 0 0 1
netname=XN
}
N 1100 7800 2100 7800 4
N 1100 3300 1800 3300 4
N 2400 2800 2400 2400 4
N 2500 3300 2900 3300 4
N 4900 7800 5200 7800 4
N 4900 3300 5200 3300 4
N 4900 7800 4900 3300 4
N 2400 5600 4900 5600 4
{
T 3700 5700 5 10 1 1 0 0 1
netname=clk180
}
N 5800 7300 5800 3800 4
N 5800 8300 5800 8700 4
N 5800 2800 5800 2400 4
N 5900 7800 6000 7800 4
N 6000 7800 6000 8700 4
N 5900 3300 6000 3300 4
N 6000 3300 6000 2400 4
N 5800 5600 6600 5600 4
{
T 6100 5700 5 10 1 1 0 0 1
netname=clk360
}
C 9200 5800 1 0 0 asic-pmos-1.sym
{
T 10600 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 10000 6600 5 10 1 1 0 0 1
refdes=M10
T 10000 6400 5 8 1 1 0 0 1
model-name=pmos4
T 10000 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 10000 5900 5 8 1 0 0 0 1
l=1u
}
C 9200 4300 1 0 0 asic-nmos-1.sym
{
T 10600 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 10000 5100 5 10 1 1 0 0 1
refdes=M11
T 10000 4900 5 8 1 1 0 0 1
model-name=nmos4
T 10000 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 10000 4400 5 8 1 0 0 0 1
l=1u
}
C 9200 2800 1 0 0 asic-nmos-1.sym
{
T 10600 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 10000 3600 5 10 1 1 0 0 1
refdes=M12
T 10000 3400 5 8 1 1 0 0 1
model-name=nmos4
T 10000 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 10000 2900 5 8 1 0 0 0 1
l=1u
}
C 9200 7300 1 0 0 asic-pmos-1.sym
{
T 10600 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 10000 8100 5 10 1 1 0 0 1
refdes=M9
T 10000 7900 5 8 1 1 0 0 1
model-name=pmos4
T 10000 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 10000 7400 5 8 1 0 0 0 1
l=1u
}
N 9200 7800 8300 7800 4
{
T 8600 7900 5 10 1 1 0 0 1
netname=clk360
}
N 9200 3300 8300 3300 4
{
T 8600 3400 5 10 1 1 0 0 1
netname=clk180
}
N 8900 6300 9200 6300 4
N 9200 4800 8900 4800 4
N 8900 4800 8900 6300 4
N 8500 5600 8900 5600 4
{
T 8500 5700 5 10 1 1 0 0 1
netname=D
}
N 9800 8300 9800 8700 4
N 9800 7300 9800 6800 4
N 9800 5800 9800 5300 4
N 9800 4300 9800 3800 4
N 9800 2800 9800 2400 4
T 2100 1500 9 10 1 0 0 0 4
Double Clock Buffering:
- clock-enable (via NOR)
- de-coupling high load
- 2-phase clock generation
C 11700 5800 1 0 0 asic-pmos-1.sym
{
T 13100 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 12500 6600 5 10 1 1 0 0 1
refdes=M14
T 12500 6400 5 8 1 1 0 0 1
model-name=pmos4
T 12500 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 12500 5900 5 8 1 0 0 0 1
l=1u
}
C 11700 4300 1 0 0 asic-nmos-1.sym
{
T 13100 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 12500 5100 5 10 1 1 0 0 1
refdes=M15
T 12500 4900 5 8 1 1 0 0 1
model-name=nmos4
T 12500 4600 5 8 1 0 0 0 1
w='Wmin'
T 12500 4400 5 8 1 0 0 0 1
l=1u
}
N 11400 6300 11700 6300 4
N 11700 4800 11400 4800 4
N 11400 4800 11400 6300 4
N 12300 5800 12300 5300 4
C 15500 5800 1 0 0 asic-pmos-1.sym
{
T 16900 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 16300 6600 5 10 1 1 0 0 1
refdes=M18
T 16300 6400 5 8 1 1 0 0 1
model-name=pmos4
T 16300 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 16300 5900 5 8 1 0 0 0 1
l=1u
}
C 15500 4300 1 0 0 asic-nmos-1.sym
{
T 16900 5100 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 16300 5100 5 10 1 1 0 0 1
refdes=M19
T 16300 4900 5 8 1 1 0 0 1
model-name=nmos4
T 16300 4600 5 8 1 0 0 0 1
w='2*Wmin'
T 16300 4400 5 8 1 0 0 0 1
l=1u
}
C 15500 2800 1 0 0 asic-nmos-1.sym
{
T 16900 3600 5 8 0 0 0 0 1
device=NMOS_TRANSISTOR
T 16300 3600 5 10 1 1 0 0 1
refdes=M20
T 16300 3400 5 8 1 1 0 0 1
model-name=nmos4
T 16300 3100 5 8 1 0 0 0 1
w='2*Wmin'
T 16300 2900 5 8 1 0 0 0 1
l=1u
}
C 15500 7300 1 0 0 asic-pmos-1.sym
{
T 16900 8100 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 16300 8100 5 10 1 1 0 0 1
refdes=M17
T 16300 7900 5 8 1 1 0 0 1
model-name=pmos4
T 16300 7600 5 8 1 0 0 0 1
w='2*g*Wmin'
T 16300 7400 5 8 1 0 0 0 1
l=1u
}
N 15500 7800 14800 7800 4
{
T 14900 7900 5 10 1 1 0 0 1
netname=clk180
}
N 15500 3300 14900 3300 4
{
T 14900 3400 5 10 1 1 0 0 1
netname=clk360
}
N 15200 6300 15500 6300 4
N 15500 4800 15200 4800 4
N 15200 4800 15200 6300 4
N 12300 5600 15200 5600 4
{
T 13600 5700 5 10 1 1 0 0 1
netname=Q
}
N 16100 8300 16100 8700 4
N 16100 7300 16100 6800 4
N 16100 5800 16100 5300 4
N 16100 4300 16100 3800 4
N 16100 2800 16100 2400 4
N 14800 5200 14800 5600 4
N 9800 5600 11400 5600 4
N 10900 5600 10900 4200 4
N 10900 4200 17100 4200 4
{
T 13600 4300 5 10 1 1 0 0 1
netname=qn
}
N 16100 5600 17100 5600 4
N 17100 5600 17100 4200 4
T 8500 1700 9 10 1 0 0 0 3
Data input switch:
- (inverting) tri-state driver
- low-active transparent
T 11500 1700 9 10 1 0 0 0 3
Q Stage:
- inverting OR
- asynchronous Reset pulls down
T 14900 1700 9 10 1 0 0 0 3
QN Stage:
- (inverting) tri-state driver
- high-active transparent
N 9900 7800 10000 7800 4
N 10000 6300 10000 8700 4
N 9900 6300 10000 6300 4
N 16200 7800 16300 7800 4
N 16300 6300 16300 8700 4
N 16200 6300 16300 6300 4
N 16200 3300 16300 3300 4
N 16300 2400 16300 4800 4
N 16200 4800 16300 4800 4
N 12400 6300 12500 6300 4
N 12500 6300 12500 8700 4
N 12400 4800 12500 4800 4
N 12500 4800 12500 2400 4
N 9900 3300 10000 3300 4
N 10000 2400 10000 4800 4
N 9900 4800 10000 4800 4
C 14100 6800 1 0 0 spice-subcircuit-IO-1.sym
{
T 14600 7300 5 10 1 1 180 0 1
refdes=P3
}
C 14000 7300 1 0 1 asic-pmos-1.sym
{
T 12600 8100 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 13200 8100 5 10 1 1 0 6 1
refdes=M13
T 13200 7900 5 8 1 1 0 6 1
model-name=pmos4
T 13200 7600 5 8 1 0 0 6 1
w='2*g*Wmin'
T 13200 7400 5 8 1 0 0 6 1
l=1u
}
N 13400 8300 13400 8700 4
N 13300 7800 13200 7800 4
N 13200 7800 13200 8700 4
C 14000 2800 1 0 1 asic-nmos-1.sym
{
T 12600 3600 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 13200 3600 5 10 1 1 0 6 1
refdes=M16
T 13200 3400 5 8 1 1 0 6 1
model-name=nmos4
T 13200 3100 5 8 1 0 0 6 1
w='Wmin'
T 13200 2900 5 8 1 0 0 6 1
l=1u
}
N 13300 3300 13200 3300 4
N 13200 3300 13200 2400 4
N 13400 2800 13400 2400 4
N 12300 4300 12300 2400 4
N 14200 3300 14200 7800 4
{
T 14300 7300 5 10 1 1 0 0 1
netname=R
}
N 14200 3300 14000 3300 4
N 14000 7800 14200 7800 4
N 14200 7100 14300 7100 4
N 12300 6800 12300 7100 4
N 12300 7100 13400 7100 4
N 13400 7100 13400 7300 4
N 13400 3800 13400 5600 4
C 4000 5800 1 0 1 asic-pmos-1.sym
{
T 2600 6600 5 8 0 0 0 6 1
device=PMOS_TRANSISTOR
T 3200 6600 5 10 1 1 0 6 1
refdes=M3
T 3200 6400 5 8 1 1 0 6 1
model-name=pmos4
T 3200 6100 5 8 1 0 0 6 1
w='2*g*Wmin'
T 3200 5900 5 8 1 0 0 6 1
l=1u
}
N 2400 7100 3400 7100 4
N 2500 6300 3300 6300 4
N 3000 6300 3000 8700 4
C 4000 4300 1 0 1 asic-nmos-1.sym
{
T 2600 5100 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 3200 5100 5 10 1 1 0 6 1
refdes=M4
T 3200 4900 5 8 1 1 0 6 1
model-name=nmos4
T 3200 4600 5 8 1 0 0 6 1
w='Wmin'
T 3200 4400 5 8 1 0 0 6 1
l=1u
}
N 3300 4800 2900 4800 4
N 2900 4800 2900 2400 4
N 3400 5300 3400 5600 4
N 4000 6300 4300 6300 4
{
T 3900 6400 5 10 1 1 0 0 1
netname=E1N
}
N 4300 6300 4300 4800 4
N 4000 4800 4300 4800 4
C 4600 6100 1 90 0 spice-subcircuit-IO-1.sym
{
T 4500 6300 5 10 1 1 270 0 1
refdes=P4
}
N 2800 7800 3000 7800 4
N 2400 3800 2400 5800 4
C 4000 2800 1 0 1 asic-nmos-1.sym
{
T 2600 3600 5 8 0 0 0 6 1
device=NMOS_TRANSISTOR
T 3200 3600 5 10 1 1 0 6 1
refdes=M6
T 3200 3400 5 8 1 1 0 6 1
model-name=nmos4
T 3200 3100 5 8 1 0 0 6 1
w='Wmin'
T 3200 2900 5 8 1 0 0 6 1
l=1u
}
N 3300 3300 2900 3300 4
N 3400 2800 3400 2400 4
N 3400 4300 3400 3800 4
C 4500 3100 1 90 0 spice-subcircuit-IO-1.sym
{
T 4400 3300 5 10 1 1 270 0 1
refdes=P5
}
N 4000 3300 4200 3300 4
{
T 4000 3300 5 10 1 1 0 0 1
netname=E0N
}
C 1800 5800 1 0 0 asic-pmos-1.sym
{
T 3200 6600 5 8 0 0 0 0 1
device=PMOS_TRANSISTOR
T 2600 6600 5 10 1 1 0 0 1
refdes=M2
T 2600 6400 5 8 1 1 0 0 1
model-name=pmos4
T 2600 6100 5 8 1 0 0 0 1
w='2*g*Wmin'
T 2600 5900 5 8 1 0 0 0 1
l=1u
}
N 2400 7100 2400 6800 4
N 3400 6800 3400 7100 4
N 2700 7300 2700 7100 4
N 1600 6300 1800 6300 4
{
T 1600 6300 5 10 1 1 0 0 1
netname=E0N
}
N 3400 5600 3400 5800 4
