

================================================================
== Synthesis Summary Report of 'event_queue_kernel'
================================================================
+ General Information: 
    * Date:           Wed Aug  7 18:39:00 2024
    * Version:        2022.1 (Build 3526262 on Mon Apr 18 15:47:01 MDT 2022)
    * Project:        pdes_fpga_vitis
    * Solution:       solution1 (Vivado IP Flow Target)
    * Product family: zynquplus
    * Target device:  xczu7ev-ffvf1517-3-e
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+----+------------+-----------+-----+
    |                      Modules                     | Issue|      | Latency | Latency| Iteration|         | Trip |          |        |    |            |           |     |
    |                      & Loops                     | Type | Slack| (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|  BRAM  | DSP|     FF     |    LUT    | URAM|
    +--------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+----+------------+-----------+-----+
    |+ event_queue_kernel                              |     -|  0.40|        -|       -|         -|        -|     -|        no|  7 (1%)|   -|  2164 (~0%)|  3202 (1%)|    -|
    | + event_queue_kernel_Pipeline_VITIS_LOOP_330_1   |     -|  1.50|        -|       -|         -|        -|     -|        no|       -|   -|   194 (~0%)|  273 (~0%)|    -|
    |  o VITIS_LOOP_330_1                              |     -|  3.65|        -|       -|         4|        1|     -|       yes|       -|   -|           -|          -|    -|
    | + event_queue_kernel_Pipeline_VITIS_LOOP_305_2   |     -|  0.40|        -|       -|         -|        -|     -|        no|       -|   -|   135 (~0%)|  211 (~0%)|    -|
    |  o VITIS_LOOP_305_2                              |    II|  3.65|        -|       -|         3|        2|     -|       yes|       -|   -|           -|          -|    -|
    | + event_queue_kernel_Pipeline_VITIS_LOOP_269_1   |     -|  0.69|        7|  35.000|         -|        7|     -|        no|       -|   -|    74 (~0%)|  224 (~0%)|    -|
    |  o VITIS_LOOP_269_1                              |     -|  3.65|        5|  25.000|         2|        1|     4|       yes|       -|   -|           -|          -|    -|
    | + event_queue_kernel_Pipeline_VITIS_LOOP_229_1   |     -|  0.69|        7|  35.000|         -|        7|     -|        no|       -|   -|    74 (~0%)|  224 (~0%)|    -|
    |  o VITIS_LOOP_229_1                              |     -|  3.65|        5|  25.000|         2|        1|     4|       yes|       -|   -|           -|          -|    -|
    | + event_queue_kernel_Pipeline_VITIS_LOOP_305_21  |     -|  0.40|        -|       -|         -|        -|     -|        no|       -|   -|   135 (~0%)|  211 (~0%)|    -|
    |  o VITIS_LOOP_305_2                              |    II|  3.65|        -|       -|         3|        2|     -|       yes|       -|   -|           -|          -|    -|
    | + event_queue_kernel_Pipeline_VITIS_LOOP_305_22  |     -|  0.40|        -|       -|         -|        -|     -|        no|       -|   -|   135 (~0%)|  211 (~0%)|    -|
    |  o VITIS_LOOP_305_2                              |    II|  3.65|        -|       -|         3|        2|     -|       yes|       -|   -|           -|          -|    -|
    | + event_queue_kernel_Pipeline_VITIS_LOOP_305_23  |     -|  0.40|        -|       -|         -|        -|     -|        no|       -|   -|   135 (~0%)|  211 (~0%)|    -|
    |  o VITIS_LOOP_305_2                              |    II|  3.65|        -|       -|         3|        2|     -|       yes|       -|   -|           -|          -|    -|
    | o VITIS_LOOP_191_1                               |     -|  3.65|        -|       -|         3|        -|     -|        no|       -|   -|           -|          -|    -|
    +--------------------------------------------------+------+------+---------+--------+----------+---------+------+----------+--------+----+------------+-----------+-----+


================================================================
== HW Interfaces
================================================================
* REGISTER
+----------------+--------+----------+
| Interface      | Mode   | Bitwidth |
+----------------+--------+----------+
| event_r        | ap_vld | 160      |
| lp_id          | ap_vld | 16       |
| op             | ap_vld | 3        |
| result_entry_i | ap_vld | 146      |
| result_entry_o | ap_vld | 146      |
| success        | ap_vld | 1        |
| time_r         | ap_vld | 32       |
+----------------+--------+----------+

* TOP LEVEL CONTROL
+-----------+---------------+-----------------------------------------------+
| Interface | Type          | Ports                                         |
+-----------+---------------+-----------------------------------------------+
| ap_clk    | clock         | ap_clk                                        |
| ap_rst    | reset         | ap_rst                                        |
| ap_ctrl   | ap_ctrl_chain | ap_continue ap_done ap_idle ap_ready ap_start |
+-----------+---------------+-----------------------------------------------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+--------------+-----------+------------------+
| Argument     | Direction | Datatype         |
+--------------+-----------+------------------+
| op           | in        | ap_uint<3>       |
| event        | in        | TimeWarpEvent    |
| lp_id        | in        | ap_int<16>       |
| time         | in        | ap_int<32>       |
| result_entry | inout     | EventQueueEntry& |
| success      | out       | bool&            |
+--------------+-----------+------------------+

* SW-to-HW Mapping
+--------------+-----------------------+---------+
| Argument     | HW Interface          | HW Type |
+--------------+-----------------------+---------+
| op           | op                    | port    |
| op           | op_ap_vld             | port    |
| event        | event_r               | port    |
| event        | event_r_ap_vld        | port    |
| lp_id        | lp_id                 | port    |
| lp_id        | lp_id_ap_vld          | port    |
| time         | time_r                | port    |
| time         | time_r_ap_vld         | port    |
| result_entry | result_entry_i        | port    |
| result_entry | result_entry_o        | port    |
| result_entry | result_entry_i_ap_vld | port    |
| result_entry | result_entry_o_ap_vld | port    |
| success      | success               | port    |
| success      | success_ap_vld        | port    |
+--------------+-----------------------+---------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.

  No burst in design

================================================================
== Bind Op Report
================================================================
+--------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| Name                                             | DSP | Pragma | Variable    | Op  | Impl   | Latency |
+--------------------------------------------------+-----+--------+-------------+-----+--------+---------+
| + event_queue_kernel                             | 0   |        |             |     |        |         |
|   add_ln887_fu_1019_p2                           | -   |        | add_ln887   | add | fabric | 0       |
|   add_ln887_1_fu_1133_p2                         | -   |        | add_ln887_1 | add | fabric | 0       |
|   add_ln887_2_fu_1150_p2                         | -   |        | add_ln887_2 | add | fabric | 0       |
|   add_ln886_fu_1430_p2                           | -   |        | add_ln886   | add | fabric | 0       |
|   add_ln886_1_fu_1442_p2                         | -   |        | add_ln886_1 | add | fabric | 0       |
|  + event_queue_kernel_Pipeline_VITIS_LOOP_330_1  | 0   |        |             |     |        |         |
|    add_ln886_fu_170_p2                           | -   |        | add_ln886   | add | fabric | 0       |
|  + event_queue_kernel_Pipeline_VITIS_LOOP_305_2  | 0   |        |             |     |        |         |
|    add_ln887_fu_142_p2                           | -   |        | add_ln887   | add | fabric | 0       |
|  + event_queue_kernel_Pipeline_VITIS_LOOP_269_1  | 0   |        |             |     |        |         |
|    add_ln886_fu_130_p2                           | -   |        | add_ln886   | add | fabric | 0       |
|  + event_queue_kernel_Pipeline_VITIS_LOOP_229_1  | 0   |        |             |     |        |         |
|    add_ln886_fu_130_p2                           | -   |        | add_ln886   | add | fabric | 0       |
|  + event_queue_kernel_Pipeline_VITIS_LOOP_305_21 | 0   |        |             |     |        |         |
|    add_ln887_fu_142_p2                           | -   |        | add_ln887   | add | fabric | 0       |
|  + event_queue_kernel_Pipeline_VITIS_LOOP_305_22 | 0   |        |             |     |        |         |
|    add_ln887_fu_142_p2                           | -   |        | add_ln887   | add | fabric | 0       |
|  + event_queue_kernel_Pipeline_VITIS_LOOP_305_23 | 0   |        |             |     |        |         |
|    add_ln887_fu_142_p2                           | -   |        | add_ln887   | add | fabric | 0       |
+--------------------------------------------------+-----+--------+-------------+-----+--------+---------+


================================================================
== Bind Storage Report
================================================================
+--------------------------------------------------+------+------+--------+----------------------------------------------+---------+------+---------+
| Name                                             | BRAM | URAM | Pragma | Variable                                     | Storage | Impl | Latency |
+--------------------------------------------------+------+------+--------+----------------------------------------------+---------+------+---------+
| + event_queue_kernel                             | 7    | 0    |        |                                              |         |      |         |
|   g_event_queue_buffer_next_V_U                  | 1    | -    |        | g_event_queue_buffer_next_V                  | ram_1p  | auto | 1       |
|   g_event_queue_buffer_event_recv_time_V_U       | 2    | -    |        | g_event_queue_buffer_event_recv_time_V       | ram_s2p | auto | 1       |
|   g_event_queue_buffer_event_send_time_V_U       | 1    | -    |        | g_event_queue_buffer_event_send_time_V       | ram_1p  | auto | 1       |
|   g_event_queue_buffer_event_data_V_U            | 1    | -    |        | g_event_queue_buffer_event_data_V            | ram_1p  | auto | 1       |
|   g_event_queue_buffer_event_sender_id_V_U       | 1    | -    |        | g_event_queue_buffer_event_sender_id_V       | ram_1p  | auto | 1       |
|   g_event_queue_buffer_event_receiver_id_V_U     | 1    | -    |        | g_event_queue_buffer_event_receiver_id_V     | ram_1p  | auto | 1       |
|   g_event_queue_buffer_event_is_anti_message_V_U | -    | -    |        | g_event_queue_buffer_event_is_anti_message_V | ram_1p  | auto | 1       |
|   g_event_queue_buffer_is_issued_V_U             | -    | -    |        | g_event_queue_buffer_is_issued_V             | ram_s2p | auto | 1       |
+--------------------------------------------------+------+------+--------+----------------------------------------------+---------+------+---------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+------------+-------------------------------+-----------------------------------------------------------+
| Type       | Options                       | Location                                                  |
+------------+-------------------------------+-----------------------------------------------------------+
| interface  | ap_ctrl_chain port=return     | cpp/EventQueue.cpp:25 in event_queue_kernel, return       |
| interface  | ap_vld port=op                | cpp/EventQueue.cpp:26 in event_queue_kernel, op           |
| interface  | ap_vld port=event             | cpp/EventQueue.cpp:27 in event_queue_kernel, event        |
| interface  | ap_vld port=lp_id             | cpp/EventQueue.cpp:28 in event_queue_kernel, lp_id        |
| interface  | ap_vld port=time              | cpp/EventQueue.cpp:29 in event_queue_kernel, time         |
| interface  | ap_vld port=result_entry      | cpp/EventQueue.cpp:30 in event_queue_kernel, result_entry |
| interface  | ap_vld port=success           | cpp/EventQueue.cpp:31 in event_queue_kernel, success      |
| pipeline   | off                           | cpp/EventQueue.hpp:193 in enqueue                         |
| unroll     |                               | cpp/EventQueue.hpp:304 in commit                          |
| dependence | variable = buffer inter false | cpp/EventQueue.hpp:332 in rollback                        |
| interface  | ap_ctrl_hs port=return        | cpp/StateBuffer.cpp:7 in state_buffer_kernel, return      |
| interface  | ap_none port=op               | cpp/StateBuffer.cpp:8 in state_buffer_kernel, op          |
| interface  | ap_none port=state            | cpp/StateBuffer.cpp:9 in state_buffer_kernel, state       |
| interface  | ap_vld port=result            | cpp/StateBuffer.cpp:10 in state_buffer_kernel, result     |
| interface  | ap_vld port=success           | cpp/StateBuffer.cpp:11 in state_buffer_kernel, success    |
+------------+-------------------------------+-----------------------------------------------------------+


