

================================================================
== Vitis HLS Report for 'runSysArr'
================================================================
* Date:           Fri Jan 14 19:05:39 2022

* Version:        2020.1 (Build 2902540 on Wed May 27 20:16:15 MDT 2020)
* Project:        Systolic_Array_PCNN_based
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplus
* Target device:  xcu200-fsgd2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  | 10.00 ns | 6.803 ns |   2.70 ns  |
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        1|       63| 10.000 ns | 0.630 us |    1|   63|   none  |
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                  |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- LOOP_INPUT_ROW  |       61|       61|         8|          1|          1|    55|    yes   |
        +------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 8


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 10
* Pipeline : 1
  Pipeline-0 : II = 1, D = 8, States = { 2 3 4 5 6 7 8 9 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 10 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 10 7 
7 --> 8 
8 --> 9 
9 --> 2 
10 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.80>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_3_read"   --->   Operation 11 'read' 'weight_regfile_3_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_2_read"   --->   Operation 12 'read' 'weight_regfile_3_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_1_read"   --->   Operation 13 'read' 'weight_regfile_3_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_3_0_read"   --->   Operation 14 'read' 'weight_regfile_3_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_3_read"   --->   Operation 15 'read' 'weight_regfile_2_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_2_read"   --->   Operation 16 'read' 'weight_regfile_2_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_1_read"   --->   Operation 17 'read' 'weight_regfile_2_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_2_0_read"   --->   Operation 18 'read' 'weight_regfile_2_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_3_read"   --->   Operation 19 'read' 'weight_regfile_1_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_2_read"   --->   Operation 20 'read' 'weight_regfile_1_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_1_read"   --->   Operation 21 'read' 'weight_regfile_1_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_1_0_read"   --->   Operation 22 'read' 'weight_regfile_1_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_3_read"   --->   Operation 23 'read' 'weight_regfile_0_3_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_2_read"   --->   Operation 24 'read' 'weight_regfile_0_2_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_1_read"   --->   Operation 25 'read' 'weight_regfile_0_1_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_read_1 = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %weight_regfile_0_0_read"   --->   Operation 26 'read' 'weight_regfile_0_0_read_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%output_reg_0_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 27 'alloca' 'output_reg_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%output_reg_0_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 28 'alloca' 'output_reg_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%output_reg_0_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 29 'alloca' 'output_reg_0_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%output_reg_0_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 30 'alloca' 'output_reg_0_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%output_reg_1_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 31 'alloca' 'output_reg_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%output_reg_1_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 32 'alloca' 'output_reg_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%output_reg_1_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 33 'alloca' 'output_reg_1_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%output_reg_1_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 34 'alloca' 'output_reg_1_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%output_reg_2_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 35 'alloca' 'output_reg_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%output_reg_2_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 36 'alloca' 'output_reg_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%output_reg_2_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 37 'alloca' 'output_reg_2_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%output_reg_2_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 38 'alloca' 'output_reg_2_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%output_reg_3_0 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 39 'alloca' 'output_reg_3_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%output_reg_3_1 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 40 'alloca' 'output_reg_3_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%output_reg_3_2 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 41 'alloca' 'output_reg_3_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%output_reg_3_3 = alloca i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:103->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 42 'alloca' 'output_reg_3_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i9 %ko_1, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %empty, void @ap_fifo_str, i32, i32, void @p_str, i32, i32, void @p_str, void @p_str, void @p_str, i32, i32, i32, i32, void @p_str, void @ScalarProp_str"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (1.45ns)   --->   "%ko_1_read = read i9 @_ssdm_op_Read.ap_fifo.i9P, i9 %ko_1"   --->   Operation 45 'read' 'ko_1_read' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 9> <Depth = 2> <FIFO>
ST_1 : Operation 46 [1/1] (1.45ns)   --->   "%H_TILE_assign = read i32 @_ssdm_op_Read.ap_fifo.i32P, i32 %empty"   --->   Operation 46 'read' 'H_TILE_assign' <Predicate = true> <Delay = 1.45> <CoreInst = "FIFO_SRL">   --->   Core 21 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 1.45> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 32> <Depth = 3> <FIFO>
ST_1 : Operation 47 [1/1] (3.17ns)   --->   "%mul_ln111 = mul i32 %H_TILE_assign, i32 %H_TILE_assign" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 47 'mul' 'mul_ln111' <Predicate = true> <Delay = 3.17> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%trunc_ln111 = trunc i32 %mul_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 48 'trunc' 'trunc_ln111' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (0.88ns)   --->   "%input_rows = add i32, i32 %mul_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 49 'add' 'input_rows' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 50 [1/1] (1.46ns)   --->   "%mul24_i_i = mul i9 %ko_1_read, i9 %trunc_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 50 'mul' 'mul24_i_i' <Predicate = true> <Delay = 1.46> <CoreInst = "Multiplier">   --->   Core 4 'Multiplier' <Latency = 0> <II = 1> <Delay = 1.46> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 51 [1/1] (0.85ns)   --->   "%icmp_ln114 = icmp_sgt  i32 %input_rows, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 51 'icmp' 'icmp_ln114' <Predicate = true> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114, void %.exit, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 52 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%empty_31 = alloca i32"   --->   Operation 53 'alloca' 'empty_31' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (0.00ns)   --->   "%empty_32 = alloca i32"   --->   Operation 54 'alloca' 'empty_32' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 55 [1/1] (0.00ns)   --->   "%empty_33 = alloca i32"   --->   Operation 55 'alloca' 'empty_33' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%empty_34 = alloca i32"   --->   Operation 56 'alloca' 'empty_34' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%empty_35 = alloca i32"   --->   Operation 57 'alloca' 'empty_35' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%empty_36 = alloca i32"   --->   Operation 58 'alloca' 'empty_36' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (0.00ns)   --->   "%empty_37 = alloca i32"   --->   Operation 59 'alloca' 'empty_37' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 60 [1/1] (0.00ns)   --->   "%empty_38 = alloca i32"   --->   Operation 60 'alloca' 'empty_38' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 61 [1/1] (0.00ns)   --->   "%empty_39 = alloca i32"   --->   Operation 61 'alloca' 'empty_39' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 62 [1/1] (0.00ns)   --->   "%empty_40 = alloca i32"   --->   Operation 62 'alloca' 'empty_40' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%empty_41 = alloca i32"   --->   Operation 63 'alloca' 'empty_41' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%empty_42 = alloca i32"   --->   Operation 64 'alloca' 'empty_42' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%weight_regfile_3_3_load_cast_i_i = sext i8 %weight_regfile_3_3_read_1"   --->   Operation 65 'sext' 'weight_regfile_3_3_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%weight_regfile_3_2_load_cast_i_i = sext i8 %weight_regfile_3_2_read_1"   --->   Operation 66 'sext' 'weight_regfile_3_2_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%weight_regfile_3_1_load_cast_i_i = sext i8 %weight_regfile_3_1_read_1"   --->   Operation 67 'sext' 'weight_regfile_3_1_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%weight_regfile_3_0_load_cast_i_i = sext i8 %weight_regfile_3_0_read_1"   --->   Operation 68 'sext' 'weight_regfile_3_0_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%weight_regfile_2_3_load_cast_i_i = sext i8 %weight_regfile_2_3_read_1"   --->   Operation 69 'sext' 'weight_regfile_2_3_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%weight_regfile_2_2_load_cast_i_i = sext i8 %weight_regfile_2_2_read_1"   --->   Operation 70 'sext' 'weight_regfile_2_2_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (0.00ns)   --->   "%weight_regfile_2_1_load_cast_i_i = sext i8 %weight_regfile_2_1_read_1"   --->   Operation 71 'sext' 'weight_regfile_2_1_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%weight_regfile_2_0_load_cast_i_i = sext i8 %weight_regfile_2_0_read_1"   --->   Operation 72 'sext' 'weight_regfile_2_0_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (0.00ns)   --->   "%weight_regfile_1_3_load_cast_i_i = sext i8 %weight_regfile_1_3_read_1"   --->   Operation 73 'sext' 'weight_regfile_1_3_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 74 [1/1] (0.00ns)   --->   "%weight_regfile_1_2_load_cast_i_i = sext i8 %weight_regfile_1_2_read_1"   --->   Operation 74 'sext' 'weight_regfile_1_2_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 75 [1/1] (0.00ns)   --->   "%weight_regfile_1_1_load_cast_i_i = sext i8 %weight_regfile_1_1_read_1"   --->   Operation 75 'sext' 'weight_regfile_1_1_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%weight_regfile_1_0_load_cast_i_i = sext i8 %weight_regfile_1_0_read_1"   --->   Operation 76 'sext' 'weight_regfile_1_0_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (0.00ns)   --->   "%weight_regfile_0_3_load_cast_i_i = sext i8 %weight_regfile_0_3_read_1"   --->   Operation 77 'sext' 'weight_regfile_0_3_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%weight_regfile_0_2_load_cast_i_i = sext i8 %weight_regfile_0_2_read_1"   --->   Operation 78 'sext' 'weight_regfile_0_2_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%weight_regfile_0_1_load_cast_i_i = sext i8 %weight_regfile_0_1_read_1"   --->   Operation 79 'sext' 'weight_regfile_0_1_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%weight_regfile_0_0_load_cast_i_i = sext i8 %weight_regfile_0_0_read_1"   --->   Operation 80 'sext' 'weight_regfile_0_0_load_cast_i_i' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%trunc_ln114 = trunc i32 %input_rows" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 81 'trunc' 'trunc_ln114' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.71ns)   --->   "%add_ln139_4 = add i9, i9 %mul24_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 82 'add' 'add_ln139_4' <Predicate = (icmp_ln114)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 83 [1/1] (0.71ns)   --->   "%add_ln177_3 = add i9, i9 %mul24_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 83 'add' 'add_ln177_3' <Predicate = (icmp_ln114)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 84 [1/1] (0.71ns)   --->   "%add_ln177_4 = add i9, i9 %mul24_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 84 'add' 'add_ln177_4' <Predicate = (icmp_ln114)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 85 [1/1] (0.71ns)   --->   "%add_ln177_5 = add i9, i9 %mul24_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 85 'add' 'add_ln177_5' <Predicate = (icmp_ln114)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 86 [1/1] (0.60ns)   --->   "%br_ln114 = br void" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 86 'br' 'br_ln114' <Predicate = (icmp_ln114)> <Delay = 0.60>

State 2 <SV = 1> <Delay = 1.85>
ST_2 : Operation 87 [1/1] (0.00ns)   --->   "%i = phi i31 %add_ln114, void %.split4._crit_edge.3.i.i, i31, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:126->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 87 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 88 [1/1] (0.84ns)   --->   "%icmp_ln114_1 = icmp_eq  i31 %i, i31 %trunc_ln114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 88 'icmp' 'icmp_ln114_1' <Predicate = true> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 89 [1/1] (0.87ns)   --->   "%add_ln114 = add i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 89 'add' 'add_ln114' <Predicate = true> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln114 = br i1 %icmp_ln114_1, void %.split6.i.i_ifconv, void %._crit_edge.loopexit.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 90 'br' 'br_ln114' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 91 [1/1] (0.00ns)   --->   "%zext_ln114 = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 91 'zext' 'zext_ln114' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 92 [1/1] (0.00ns)   --->   "%trunc_ln129 = trunc i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 92 'trunc' 'trunc_ln129' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 93 [1/1] (0.00ns)   --->   "%zext_ln129 = zext i31 %i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 93 'zext' 'zext_ln129' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 94 [1/1] (0.00ns)   --->   "%data_l1buf_0_addr = getelementptr i8 %data_l1buf_0, i64, i64 %zext_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 94 'getelementptr' 'data_l1buf_0_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 95 [2/2] (1.15ns)   --->   "%data_l1buf_0_load = load i9 %data_l1buf_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 95 'load' 'data_l1buf_0_load' <Predicate = (!icmp_ln114_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_2 : Operation 96 [1/1] (0.84ns)   --->   "%icmp_ln128 = icmp_ne  i31 %i, i31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 96 'icmp' 'icmp_ln128' <Predicate = (!icmp_ln114_1)> <Delay = 0.84> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 97 [1/1] (0.87ns)   --->   "%add_ln126_1 = add i32, i32 %zext_ln114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:126->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 97 'add' 'add_ln126_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 98 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln126_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 98 'bitselect' 'tmp' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 99 [1/1] (0.87ns)   --->   "%add_ln126_3 = add i32, i32 %zext_ln114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:126->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 99 'add' 'add_ln126_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 100 [1/1] (0.00ns)   --->   "%tmp_1 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln126_3, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 100 'bitselect' 'tmp_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 101 [1/1] (0.12ns)   --->   "%xor_ln128 = xor i1 %tmp_1, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 101 'xor' 'xor_ln128' <Predicate = (!icmp_ln114_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 102 [1/1] (0.87ns)   --->   "%add_ln172 = add i32, i32 %zext_ln114" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 102 'add' 'add_ln172' <Predicate = (!icmp_ln114_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%tmp_2 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln172, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 103 'bitselect' 'tmp_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node and_ln173)   --->   "%xor_ln172 = xor i1 %tmp_2, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 104 'xor' 'xor_ln172' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 105 [1/1] (0.85ns)   --->   "%icmp_ln173 = icmp_ult  i32 %add_ln172, i32 %mul_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 105 'icmp' 'icmp_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 106 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln173 = and i1 %icmp_ln173, i1 %xor_ln172" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 106 'and' 'and_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %and_ln173, void %.split4.1.i.i, void %bb.0.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 107 'br' 'br_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 108 [1/1] (0.87ns)   --->   "%add_ln172_1 = add i32 %zext_ln114, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 108 'add' 'add_ln172_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 109 [1/1] (0.00ns) (grouped into LUT with out node and_ln173_1)   --->   "%tmp_3 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln172_1, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 109 'bitselect' 'tmp_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 110 [1/1] (0.00ns) (grouped into LUT with out node and_ln173_1)   --->   "%xor_ln172_1 = xor i1 %tmp_3, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 110 'xor' 'xor_ln172_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 111 [1/1] (0.85ns)   --->   "%icmp_ln173_1 = icmp_ult  i32 %add_ln172_1, i32 %mul_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 111 'icmp' 'icmp_ln173_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln173_1 = and i1 %icmp_ln173_1, i1 %xor_ln172_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 112 'and' 'and_ln173_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %and_ln173_1, void %.split4.2.i.i, void %bb.1.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 113 'br' 'br_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (0.87ns)   --->   "%add_ln172_2 = add i32 %zext_ln114, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 114 'add' 'add_ln172_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 115 [1/1] (0.00ns) (grouped into LUT with out node and_ln173_2)   --->   "%tmp_4 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln172_2, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 115 'bitselect' 'tmp_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (0.00ns) (grouped into LUT with out node and_ln173_2)   --->   "%xor_ln172_2 = xor i1 %tmp_4, i1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:172->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 116 'xor' 'xor_ln172_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 117 [1/1] (0.85ns)   --->   "%icmp_ln173_2 = icmp_ult  i32 %add_ln172_2, i32 %mul_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 117 'icmp' 'icmp_ln173_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 118 [1/1] (0.12ns) (out node of the LUT)   --->   "%and_ln173_2 = and i1 %icmp_ln173_2, i1 %xor_ln172_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 118 'and' 'and_ln173_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %and_ln173_2, void %.split4.3.i.i, void %bb.2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 119 'br' 'br_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_2 : Operation 120 [1/1] (0.85ns)   --->   "%icmp_ln173_3 = icmp_ult  i32 %add_ln126_3, i32 %mul_ln111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 120 'icmp' 'icmp_ln173_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.85> <CoreInst = "Cmp">   --->   Core 10 'Cmp' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 121 [1/1] (0.12ns)   --->   "%and_ln173_3 = and i1 %icmp_ln173_3, i1 %xor_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 121 'and' 'and_ln173_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.12> <CoreInst = "LogicGate">   --->   Core 12 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.12> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 122 [1/1] (0.00ns)   --->   "%br_ln173 = br i1 %and_ln173_3, void %.split4._crit_edge.3.i.i, void %bb.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 122 'br' 'br_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 2.15>
ST_3 : Operation 123 [1/1] (0.00ns)   --->   "%p_load109 = load i8 %empty_34" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 123 'load' 'p_load109' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 124 [1/1] (0.00ns)   --->   "%p_load105 = load i8 %empty_38" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 124 'load' 'p_load105' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 125 [1/1] (0.00ns)   --->   "%p_load98 = load i8 %empty_42"   --->   Operation 125 'load' 'p_load98' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 126 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load98, i8 %empty_38, i8 %p_load105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 126 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 127 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load105, i8 %empty_34, i8 %p_load109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 127 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 128 [1/1] (0.00ns)   --->   "%p_load = load i8 %empty_42" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 128 'load' 'p_load' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_3 : Operation 129 [1/2] (1.15ns)   --->   "%data_l1buf_0_load = load i9 %data_l1buf_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 129 'load' 'data_l1buf_0_load' <Predicate = (!icmp_ln114_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 130 [1/1] (0.71ns)   --->   "%add_ln126 = add i9, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:126->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 130 'add' 'add_ln126' <Predicate = (!icmp_ln114_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 131 [1/1] (0.00ns)   --->   "%zext_ln129_1 = zext i9 %add_ln126" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 131 'zext' 'zext_ln129_1' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 132 [1/1] (0.00ns)   --->   "%data_l1buf_1_addr = getelementptr i8 %data_l1buf_1, i64, i64 %zext_ln129_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 132 'getelementptr' 'data_l1buf_1_addr' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 0.00>
ST_3 : Operation 133 [2/2] (1.15ns)   --->   "%data_l1buf_1_load = load i9 %data_l1buf_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 133 'load' 'data_l1buf_1_load' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_3 : Operation 134 [1/1] (0.00ns)   --->   "%store_ln173 = store i8 %data_l1buf_0_load, i8 %empty_42, i8 %p_load, i8 %p_load98" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 134 'store' 'store_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_3 : Operation 135 [1/1] (0.00ns)   --->   "%sext_ln165_6 = sext i8 %p_load109" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 135 'sext' 'sext_ln165_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_3 : Operation 136 [1/1] (0.00ns)   --->   "%sext_ln165_9 = sext i8 %p_load105" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 136 'sext' 'sext_ln165_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_3 : Operation 137 [1/1] (0.00ns)   --->   "%sext_ln165_12 = sext i8 %p_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 137 'sext' 'sext_ln165_12' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_3 : Operation 138 [1/1] (0.00ns)   --->   "%sext_ln166_4 = sext i8 %data_l1buf_0_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 138 'sext' 'sext_ln166_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_3 : Operation 139 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_2)   --->   "%mul_ln166_6 = mul i16 %sext_ln165_6, i16 %weight_regfile_3_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 139 'mul' 'mul_ln166_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 140 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_5)   --->   "%mul_ln166_9 = mul i16 %sext_ln165_9, i16 %weight_regfile_2_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 140 'mul' 'mul_ln166_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 141 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_8)   --->   "%mul_ln166_12 = mul i16 %sext_ln165_12, i16 %weight_regfile_1_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 141 'mul' 'mul_ln166_12' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_3 : Operation 142 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_11)   --->   "%mul_ln166_15 = mul i16 %sext_ln166_4, i16 %weight_regfile_0_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 142 'mul' 'mul_ln166_15' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 2.58>
ST_4 : Operation 143 [1/1] (0.00ns)   --->   "%p_load110 = load i8 %empty_33" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 143 'load' 'p_load110' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 144 [1/1] (0.00ns)   --->   "%p_load106 = load i8 %empty_37" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 144 'load' 'p_load106' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 145 [1/1] (0.00ns)   --->   "%p_load100 = load i8 %empty_41"   --->   Operation 145 'load' 'p_load100' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 146 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load100, i8 %empty_37, i8 %p_load106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 146 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 147 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load106, i8 %empty_33, i8 %p_load110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 147 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 148 [1/1] (0.00ns)   --->   "%p_load99 = load i8 %empty_41" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 148 'load' 'p_load99' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 149 [1/2] (1.15ns)   --->   "%data_l1buf_1_load = load i9 %data_l1buf_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 149 'load' 'data_l1buf_1_load' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 150 [1/1] (0.30ns)   --->   "%select_ln128 = select i1 %icmp_ln128, i8 %data_l1buf_1_load, i8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 150 'select' 'select_ln128' <Predicate = (!icmp_ln114_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 151 [1/1] (0.71ns)   --->   "%add_ln126_2 = add i9, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:126->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 151 'add' 'add_ln126_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 152 [1/1] (0.00ns)   --->   "%zext_ln129_2 = zext i9 %add_ln126_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 152 'zext' 'zext_ln129_2' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 0.00>
ST_4 : Operation 153 [1/1] (0.00ns)   --->   "%data_l1buf_2_addr = getelementptr i8 %data_l1buf_2, i64, i64 %zext_ln129_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 153 'getelementptr' 'data_l1buf_2_addr' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 0.00>
ST_4 : Operation 154 [2/2] (1.15ns)   --->   "%data_l1buf_2_load = load i9 %data_l1buf_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 154 'load' 'data_l1buf_2_load' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_4 : Operation 155 [1/1] (0.71ns)   --->   "%add_ln139 = add i9 %add_ln139_4, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 155 'add' 'add_ln139' <Predicate = (!icmp_ln114_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 156 [1/1] (0.00ns)   --->   "%zext_ln139 = zext i9 %add_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 156 'zext' 'zext_ln139' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 157 [1/1] (0.00ns)   --->   "%output_l1_3_addr = getelementptr i32 %output_l1_3, i64, i64 %zext_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 157 'getelementptr' 'output_l1_3_addr' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 0.00>
ST_4 : Operation 158 [2/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 158 'load' 'output_l1_3_load' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 159 [1/1] (0.71ns)   --->   "%add_ln139_1 = add i9 %add_ln126_2, i9 %mul24_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 159 'add' 'add_ln139_1' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 160 [1/1] (0.00ns)   --->   "%zext_ln139_1 = zext i9 %add_ln139_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 160 'zext' 'zext_ln139_1' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 0.00>
ST_4 : Operation 161 [1/1] (0.00ns)   --->   "%output_l1_2_addr = getelementptr i32 %output_l1_2, i64, i64 %zext_ln139_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 161 'getelementptr' 'output_l1_2_addr' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 0.00>
ST_4 : Operation 162 [2/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 162 'load' 'output_l1_2_load' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 163 [1/1] (0.71ns)   --->   "%add_ln139_2 = add i9 %add_ln126, i9 %mul24_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 163 'add' 'add_ln139_2' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 164 [1/1] (0.00ns)   --->   "%zext_ln139_2 = zext i9 %add_ln139_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 164 'zext' 'zext_ln139_2' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 165 [1/1] (0.00ns)   --->   "%output_l1_1_addr = getelementptr i32 %output_l1_1, i64, i64 %zext_ln139_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 165 'getelementptr' 'output_l1_1_addr' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 0.00>
ST_4 : Operation 166 [2/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 166 'load' 'output_l1_1_load' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 167 [1/1] (0.71ns)   --->   "%add_ln139_3 = add i9 %mul24_i_i, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 167 'add' 'add_ln139_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 168 [1/1] (0.00ns)   --->   "%zext_ln139_3 = zext i9 %add_ln139_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 168 'zext' 'zext_ln139_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 169 [1/1] (0.00ns)   --->   "%output_l1_0_addr = getelementptr i32 %output_l1_0, i64, i64 %zext_ln139_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 169 'getelementptr' 'output_l1_0_addr' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 170 [2/2] (1.15ns)   --->   "%psum_15 = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 170 'load' 'psum_15' <Predicate = (!icmp_ln114_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_4 : Operation 171 [1/1] (0.00ns)   --->   "%store_ln173 = store i8 %select_ln128, i8 %empty_41, i8 %p_load99, i8 %p_load100" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 171 'store' 'store_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 172 [1/1] (0.00ns)   --->   "%sext_ln165_5 = sext i8 %p_load110" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 172 'sext' 'sext_ln165_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 173 [1/1] (0.00ns)   --->   "%sext_ln165_8 = sext i8 %p_load106" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 173 'sext' 'sext_ln165_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 174 [1/1] (0.00ns)   --->   "%sext_ln165_11 = sext i8 %p_load99" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 174 'sext' 'sext_ln165_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 175 [1/1] (0.00ns)   --->   "%sext_ln165_14 = sext i8 %select_ln128" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 175 'sext' 'sext_ln165_14' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_4 : Operation 176 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_1)   --->   "%mul_ln166_5 = mul i16 %sext_ln165_5, i16 %weight_regfile_3_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 176 'mul' 'mul_ln166_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 177 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_2)   --->   "%mul_ln166_6 = mul i16 %sext_ln165_6, i16 %weight_regfile_3_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 177 'mul' 'mul_ln166_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 178 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_4)   --->   "%mul_ln166_8 = mul i16 %sext_ln165_8, i16 %weight_regfile_2_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 178 'mul' 'mul_ln166_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 179 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_5)   --->   "%mul_ln166_9 = mul i16 %sext_ln165_9, i16 %weight_regfile_2_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 179 'mul' 'mul_ln166_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 180 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_7)   --->   "%mul_ln166_11 = mul i16 %sext_ln165_11, i16 %weight_regfile_1_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 180 'mul' 'mul_ln166_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 181 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_8)   --->   "%mul_ln166_12 = mul i16 %sext_ln165_12, i16 %weight_regfile_1_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 181 'mul' 'mul_ln166_12' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 182 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_10)   --->   "%mul_ln166_14 = mul i16 %sext_ln165_14, i16 %weight_regfile_0_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 182 'mul' 'mul_ln166_14' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 183 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_11)   --->   "%mul_ln166_15 = mul i16 %sext_ln166_4, i16 %weight_regfile_0_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 183 'mul' 'mul_ln166_15' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 2.45>
ST_5 : Operation 184 [1/1] (0.00ns)   --->   "%p_load111 = load i8 %empty_32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 184 'load' 'p_load111' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 185 [1/1] (0.00ns)   --->   "%p_load107 = load i8 %empty_36" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 185 'load' 'p_load107' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 186 [1/1] (0.00ns)   --->   "%p_load102 = load i8 %empty_40"   --->   Operation 186 'load' 'p_load102' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 187 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load102, i8 %empty_36, i8 %p_load107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 187 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 188 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load107, i8 %empty_32, i8 %p_load111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 188 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 189 [1/1] (0.00ns)   --->   "%p_load101 = load i8 %empty_40" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 189 'load' 'p_load101' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 190 [1/2] (1.15ns)   --->   "%data_l1buf_2_load = load i9 %data_l1buf_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 190 'load' 'data_l1buf_2_load' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 191 [1/1] (0.30ns)   --->   "%select_ln128_1 = select i1 %tmp, i8, i8 %data_l1buf_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 191 'select' 'select_ln128_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 192 [1/1] (0.00ns)   --->   "%zext_ln129_3 = zext i32 %add_ln126_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 192 'zext' 'zext_ln129_3' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 0.00>
ST_5 : Operation 193 [1/1] (0.00ns)   --->   "%data_l1buf_3_addr = getelementptr i8 %data_l1buf_3, i64, i64 %zext_ln129_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 193 'getelementptr' 'data_l1buf_3_addr' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 0.00>
ST_5 : Operation 194 [2/2] (1.15ns)   --->   "%data_l1buf_3_load = load i9 %data_l1buf_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 194 'load' 'data_l1buf_3_load' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_5 : Operation 195 [1/2] (1.15ns)   --->   "%output_l1_3_load = load i9 %output_l1_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 195 'load' 'output_l1_3_load' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 196 [1/1] (0.22ns)   --->   "%psum_3 = select i1 %tmp_1, i32, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 196 'select' 'psum_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 197 [1/2] (1.15ns)   --->   "%output_l1_2_load = load i9 %output_l1_2_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 197 'load' 'output_l1_2_load' <Predicate = (!icmp_ln114_1 & !tmp)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 198 [1/1] (0.22ns)   --->   "%psum_7 = select i1 %tmp, i32, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 198 'select' 'psum_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 199 [1/2] (1.15ns)   --->   "%output_l1_1_load = load i9 %output_l1_1_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 199 'load' 'output_l1_1_load' <Predicate = (!icmp_ln114_1 & icmp_ln128)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 200 [1/1] (0.22ns)   --->   "%psum_11 = select i1 %icmp_ln128, i32 %output_l1_1_load, i32" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 200 'select' 'psum_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.22> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_5 : Operation 201 [1/2] (1.15ns)   --->   "%psum_15 = load i9 %output_l1_0_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 201 'load' 'psum_15' <Predicate = (!icmp_ln114_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_5 : Operation 202 [1/1] (0.00ns)   --->   "%store_ln173 = store i8 %select_ln128_1, i8 %empty_40, i8 %p_load101, i8 %p_load102" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 202 'store' 'store_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 203 [1/1] (0.00ns)   --->   "%sext_ln165_4 = sext i8 %p_load111" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 203 'sext' 'sext_ln165_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 204 [1/1] (0.00ns)   --->   "%sext_ln165_7 = sext i8 %p_load107" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 204 'sext' 'sext_ln165_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 205 [1/1] (0.00ns)   --->   "%sext_ln165_10 = sext i8 %p_load101" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 205 'sext' 'sext_ln165_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 206 [1/1] (0.00ns)   --->   "%sext_ln165_13 = sext i8 %select_ln128_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 206 'sext' 'sext_ln165_13' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 207 [3/3] (0.99ns) (grouped into DSP with root node add_ln165)   --->   "%mul_ln166_4 = mul i16 %sext_ln165_4, i16 %weight_regfile_3_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 207 'mul' 'mul_ln166_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 208 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_1)   --->   "%mul_ln166_5 = mul i16 %sext_ln165_5, i16 %weight_regfile_3_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 208 'mul' 'mul_ln166_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 209 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_2)   --->   "%mul_ln166_6 = mul i16 %sext_ln165_6, i16 %weight_regfile_3_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 209 'mul' 'mul_ln166_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 210 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_2)   --->   "%sext_ln166_7 = sext i16 %mul_ln166_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 210 'sext' 'sext_ln166_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 211 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_3)   --->   "%mul_ln166_7 = mul i16 %sext_ln165_7, i16 %weight_regfile_2_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 211 'mul' 'mul_ln166_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 212 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_4)   --->   "%mul_ln166_8 = mul i16 %sext_ln165_8, i16 %weight_regfile_2_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 212 'mul' 'mul_ln166_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 213 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_5)   --->   "%mul_ln166_9 = mul i16 %sext_ln165_9, i16 %weight_regfile_2_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 213 'mul' 'mul_ln166_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 214 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_5)   --->   "%sext_ln166_10 = sext i16 %mul_ln166_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 214 'sext' 'sext_ln166_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 215 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_6)   --->   "%mul_ln166_10 = mul i16 %sext_ln165_10, i16 %weight_regfile_1_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 215 'mul' 'mul_ln166_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 216 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_7)   --->   "%mul_ln166_11 = mul i16 %sext_ln165_11, i16 %weight_regfile_1_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 216 'mul' 'mul_ln166_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 217 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_8)   --->   "%mul_ln166_12 = mul i16 %sext_ln165_12, i16 %weight_regfile_1_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 217 'mul' 'mul_ln166_12' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 218 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_8)   --->   "%sext_ln166_13 = sext i16 %mul_ln166_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 218 'sext' 'sext_ln166_13' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 219 [3/3] (0.99ns) (grouped into DSP with root node add_ln165_9)   --->   "%mul_ln166_13 = mul i16 %sext_ln165_13, i16 %weight_regfile_0_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 219 'mul' 'mul_ln166_13' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 220 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_10)   --->   "%mul_ln166_14 = mul i16 %sext_ln165_14, i16 %weight_regfile_0_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 220 'mul' 'mul_ln166_14' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 221 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_11)   --->   "%mul_ln166_15 = mul i16 %sext_ln166_4, i16 %weight_regfile_0_0_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 221 'mul' 'mul_ln166_15' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 222 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_11)   --->   "%sext_ln165_15 = sext i16 %mul_ln166_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 222 'sext' 'sext_ln165_15' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_5 : Operation 223 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_2 = add i32 %psum_3, i32 %sext_ln166_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 223 'add' 'add_ln165_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 224 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_5 = add i32 %psum_7, i32 %sext_ln166_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 224 'add' 'add_ln165_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 225 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_8 = add i32 %psum_11, i32 %sext_ln166_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 225 'add' 'add_ln165_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_5 : Operation 226 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_11 = add i32 %psum_15, i32 %sext_ln165_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 226 'add' 'add_ln165_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 2.45>
ST_6 : Operation 227 [1/1] (0.00ns)   --->   "%psum_14 = phi i32 %add_ln165_11, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 227 'phi' 'psum_14' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 228 [1/1] (0.00ns)   --->   "%psum_13 = phi i32 %add_ln165_10, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 228 'phi' 'psum_13' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 229 [1/1] (0.00ns)   --->   "%psum_12 = phi i32 %add_ln165_9, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 229 'phi' 'psum_12' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 230 [1/1] (0.00ns)   --->   "%psum_10 = phi i32 %add_ln165_8, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 230 'phi' 'psum_10' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 231 [1/1] (0.00ns)   --->   "%psum_9 = phi i32 %add_ln165_7, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 231 'phi' 'psum_9' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 232 [1/1] (0.00ns)   --->   "%psum_8 = phi i32 %add_ln165_6, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 232 'phi' 'psum_8' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 233 [1/1] (0.00ns)   --->   "%psum_6 = phi i32 %add_ln165_5, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 233 'phi' 'psum_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 234 [1/1] (0.00ns)   --->   "%psum_5 = phi i32 %add_ln165_4, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 234 'phi' 'psum_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 235 [1/1] (0.00ns)   --->   "%psum_4 = phi i32 %add_ln165_3, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 235 'phi' 'psum_4' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 236 [1/1] (0.00ns)   --->   "%psum_2 = phi i32 %add_ln165_2, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 236 'phi' 'psum_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 237 [1/1] (0.00ns)   --->   "%psum_1 = phi i32 %add_ln165_1, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 237 'phi' 'psum_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 238 [1/1] (0.00ns)   --->   "%psum = phi i32 %add_ln165, void %.split4._crit_edge.3.i.i, i32, void %.lr.ph.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 238 'phi' 'psum' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 239 [1/1] (0.00ns)   --->   "%p_load112 = load i8 %empty_31" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 239 'load' 'p_load112' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 240 [1/1] (0.00ns)   --->   "%p_load108 = load i8 %empty_35" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 240 'load' 'p_load108' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 241 [1/1] (0.00ns)   --->   "%p_load104 = load i8 %empty_39"   --->   Operation 241 'load' 'p_load104' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 242 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load104, i8 %empty_35, i8 %p_load108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 242 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 243 [1/1] (0.00ns)   --->   "%store_ln114 = store i8 %p_load108, i8 %empty_31, i8 %p_load112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 243 'store' 'store_ln114' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 244 [1/1] (0.00ns)   --->   "%p_load103 = load i8 %empty_39" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 244 'load' 'p_load103' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 245 [1/2] (1.15ns)   --->   "%data_l1buf_3_load = load i9 %data_l1buf_3_addr" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 245 'load' 'data_l1buf_3_load' <Predicate = (!icmp_ln114_1 & !tmp_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 512> <RAM>
ST_6 : Operation 246 [1/1] (0.30ns)   --->   "%select_ln128_2 = select i1 %tmp_1, i8, i8 %data_l1buf_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 246 'select' 'select_ln128_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.30> <CoreInst = "Sel">   --->   Core 11 'Sel' <Latency = 0> <II = 1> <Delay = 0.22> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 247 [1/1] (0.00ns)   --->   "%sext_ln166 = sext i8 %p_load112" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 247 'sext' 'sext_ln166' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 248 [3/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln166 = mul i16 %sext_ln166, i16 %weight_regfile_3_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 248 'mul' 'mul_ln166' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 249 [1/1] (0.00ns)   --->   "%sext_ln166_1 = sext i8 %p_load108" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 249 'sext' 'sext_ln166_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 250 [3/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln166_1 = mul i16 %sext_ln166_1, i16 %weight_regfile_2_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 250 'mul' 'mul_ln166_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 251 [1/1] (0.00ns)   --->   "%sext_ln166_2 = sext i8 %p_load103" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 251 'sext' 'sext_ln166_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 252 [3/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln166_2 = mul i16 %sext_ln166_2, i16 %weight_regfile_1_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 252 'mul' 'mul_ln166_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 253 [1/1] (0.00ns)   --->   "%sext_ln166_3 = sext i8 %select_ln128_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 253 'sext' 'sext_ln166_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 254 [3/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln166_3 = mul i16 %sext_ln166_3, i16 %weight_regfile_0_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 254 'mul' 'mul_ln166_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 255 [1/1] (0.00ns)   --->   "%store_ln173 = store i8 %select_ln128_2, i8 %empty_39, i8 %p_load103, i8 %p_load104" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 255 'store' 'store_ln173' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 256 [2/3] (0.99ns) (grouped into DSP with root node add_ln165)   --->   "%mul_ln166_4 = mul i16 %sext_ln165_4, i16 %weight_regfile_3_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 256 'mul' 'mul_ln166_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 257 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_1)   --->   "%mul_ln166_5 = mul i16 %sext_ln165_5, i16 %weight_regfile_3_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 257 'mul' 'mul_ln166_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 258 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_1)   --->   "%sext_ln166_6 = sext i16 %mul_ln166_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 258 'sext' 'sext_ln166_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 259 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_3)   --->   "%mul_ln166_7 = mul i16 %sext_ln165_7, i16 %weight_regfile_2_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 259 'mul' 'mul_ln166_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 260 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_4)   --->   "%mul_ln166_8 = mul i16 %sext_ln165_8, i16 %weight_regfile_2_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 260 'mul' 'mul_ln166_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 261 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_4)   --->   "%sext_ln166_9 = sext i16 %mul_ln166_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 261 'sext' 'sext_ln166_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 262 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_6)   --->   "%mul_ln166_10 = mul i16 %sext_ln165_10, i16 %weight_regfile_1_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 262 'mul' 'mul_ln166_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 263 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_7)   --->   "%mul_ln166_11 = mul i16 %sext_ln165_11, i16 %weight_regfile_1_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 263 'mul' 'mul_ln166_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 264 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_7)   --->   "%sext_ln166_12 = sext i16 %mul_ln166_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 264 'sext' 'sext_ln166_12' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 265 [2/3] (0.99ns) (grouped into DSP with root node add_ln165_9)   --->   "%mul_ln166_13 = mul i16 %sext_ln165_13, i16 %weight_regfile_0_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 265 'mul' 'mul_ln166_13' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 266 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_10)   --->   "%mul_ln166_14 = mul i16 %sext_ln165_14, i16 %weight_regfile_0_1_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 266 'mul' 'mul_ln166_14' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 267 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_10)   --->   "%sext_ln166_15 = sext i16 %mul_ln166_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 267 'sext' 'sext_ln166_15' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_6 : Operation 268 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_1 = add i32 %psum_2, i32 %sext_ln166_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 268 'add' 'add_ln165_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 269 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_2 = add i32 %psum_3, i32 %sext_ln166_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 269 'add' 'add_ln165_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 270 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_4 = add i32 %psum_6, i32 %sext_ln166_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 270 'add' 'add_ln165_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 271 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_5 = add i32 %psum_7, i32 %sext_ln166_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 271 'add' 'add_ln165_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 272 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_7 = add i32 %psum_10, i32 %sext_ln166_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 272 'add' 'add_ln165_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 273 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_8 = add i32 %psum_11, i32 %sext_ln166_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 273 'add' 'add_ln165_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 274 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_10 = add i32 %psum_14, i32 %sext_ln166_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 274 'add' 'add_ln165_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_6 : Operation 275 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_11 = add i32 %psum_15, i32 %sext_ln165_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 275 'add' 'add_ln165_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 7 <SV = 6> <Delay = 0.99>
ST_7 : Operation 276 [2/3] (0.99ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln166 = mul i16 %sext_ln166, i16 %weight_regfile_3_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 276 'mul' 'mul_ln166' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 277 [2/3] (0.99ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln166_1 = mul i16 %sext_ln166_1, i16 %weight_regfile_2_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 277 'mul' 'mul_ln166_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 278 [2/3] (0.99ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln166_2 = mul i16 %sext_ln166_2, i16 %weight_regfile_1_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 278 'mul' 'mul_ln166_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 279 [2/3] (0.99ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln166_3 = mul i16 %sext_ln166_3, i16 %weight_regfile_0_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 279 'mul' 'mul_ln166_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.99> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 280 [1/3] (0.00ns) (grouped into DSP with root node add_ln165)   --->   "%mul_ln166_4 = mul i16 %sext_ln165_4, i16 %weight_regfile_3_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 280 'mul' 'mul_ln166_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 281 [1/1] (0.00ns) (grouped into DSP with root node add_ln165)   --->   "%sext_ln166_5 = sext i16 %mul_ln166_4" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 281 'sext' 'sext_ln166_5' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_7 : Operation 282 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_3)   --->   "%mul_ln166_7 = mul i16 %sext_ln165_7, i16 %weight_regfile_2_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 282 'mul' 'mul_ln166_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 283 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_3)   --->   "%sext_ln166_8 = sext i16 %mul_ln166_7" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 283 'sext' 'sext_ln166_8' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_7 : Operation 284 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_6)   --->   "%mul_ln166_10 = mul i16 %sext_ln165_10, i16 %weight_regfile_1_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 284 'mul' 'mul_ln166_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 285 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_6)   --->   "%sext_ln166_11 = sext i16 %mul_ln166_10" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 285 'sext' 'sext_ln166_11' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_7 : Operation 286 [1/3] (0.00ns) (grouped into DSP with root node add_ln165_9)   --->   "%mul_ln166_13 = mul i16 %sext_ln165_13, i16 %weight_regfile_0_2_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 286 'mul' 'mul_ln166_13' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 287 [1/1] (0.00ns) (grouped into DSP with root node add_ln165_9)   --->   "%sext_ln166_14 = sext i16 %mul_ln166_13" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 287 'sext' 'sext_ln166_14' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_7 : Operation 288 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165 = add i32 %psum_1, i32 %sext_ln166_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 288 'add' 'add_ln165' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 289 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_1 = add i32 %psum_2, i32 %sext_ln166_6" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 289 'add' 'add_ln165_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 290 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_3 = add i32 %psum_5, i32 %sext_ln166_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 290 'add' 'add_ln165_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 291 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_4 = add i32 %psum_6, i32 %sext_ln166_9" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 291 'add' 'add_ln165_4' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 292 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_6 = add i32 %psum_9, i32 %sext_ln166_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 292 'add' 'add_ln165_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 293 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_7 = add i32 %psum_10, i32 %sext_ln166_12" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 293 'add' 'add_ln165_7' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 294 [2/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_9 = add i32 %psum_13, i32 %sext_ln166_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 294 'add' 'add_ln165_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_7 : Operation 295 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_10 = add i32 %psum_14, i32 %sext_ln166_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 295 'add' 'add_ln165_10' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>

State 8 <SV = 7> <Delay = 0.64>
ST_8 : Operation 296 [1/3] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%mul_ln166 = mul i16 %sext_ln166, i16 %weight_regfile_3_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 296 'mul' 'mul_ln166' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 297 [1/1] (0.00ns) (grouped into DSP with root node output_reg_3_3_1)   --->   "%sext_ln165 = sext i16 %mul_ln166" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 297 'sext' 'sext_ln165' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_8 : Operation 298 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %psum, i32 %sext_ln165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 298 'add' 'output_reg_3_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 299 [1/3] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%mul_ln166_1 = mul i16 %sext_ln166_1, i16 %weight_regfile_2_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 299 'mul' 'mul_ln166_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 300 [1/1] (0.00ns) (grouped into DSP with root node output_reg_2_3_1)   --->   "%sext_ln165_1 = sext i16 %mul_ln166_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 300 'sext' 'sext_ln165_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_8 : Operation 301 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln165_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 301 'add' 'output_reg_2_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 302 [1/3] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%mul_ln166_2 = mul i16 %sext_ln166_2, i16 %weight_regfile_1_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 302 'mul' 'mul_ln166_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 303 [1/1] (0.00ns) (grouped into DSP with root node output_reg_1_3_1)   --->   "%sext_ln165_2 = sext i16 %mul_ln166_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 303 'sext' 'sext_ln165_2' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_8 : Operation 304 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln165_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 304 'add' 'output_reg_1_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 305 [1/3] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%mul_ln166_3 = mul i16 %sext_ln166_3, i16 %weight_regfile_0_3_load_cast_i_i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 305 'mul' 'mul_ln166_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 306 [1/1] (0.00ns) (grouped into DSP with root node output_reg_0_3_1)   --->   "%sext_ln165_3 = sext i16 %mul_ln166_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 306 'sext' 'sext_ln165_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_8 : Operation 307 [2/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln165_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 307 'add' 'output_reg_0_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 308 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165 = add i32 %psum_1, i32 %sext_ln166_5" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 308 'add' 'add_ln165' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 309 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_3 = add i32 %psum_5, i32 %sext_ln166_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 309 'add' 'add_ln165_3' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 310 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_6 = add i32 %psum_9, i32 %sext_ln166_11" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 310 'add' 'add_ln165_6' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 311 [1/2] (0.64ns) (root node of the DSP)   --->   "%add_ln165_9 = add i32 %psum_13, i32 %sext_ln166_14" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 311 'add' 'add_ln165_9' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_8 : Operation 312 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 312 'br' 'br_ln0' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>

State 9 <SV = 8> <Delay = 1.87>
ST_9 : Operation 313 [1/1] (0.00ns)   --->   "%specpipeline_ln114 = specpipeline void @_ssdm_op_SpecPipeline, i32, i32, i32, i32, void @empty_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 313 'specpipeline' 'specpipeline_ln114' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 314 [1/1] (0.00ns)   --->   "%speclooptripcount_ln114 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64, i64, i64" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 314 'speclooptripcount' 'speclooptripcount_ln114' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 315 [1/1] (0.00ns)   --->   "%specloopname_ln114 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 315 'specloopname' 'specloopname_ln114' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 316 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_3_3_1 = add i32 %psum, i32 %sext_ln165" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 316 'add' 'output_reg_3_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 317 [1/1] (0.00ns)   --->   "%store_ln164 = store i32 %output_reg_3_3_1, i32 %output_reg_3_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 317 'store' 'store_ln164' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 318 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_2_3_1 = add i32 %psum_4, i32 %sext_ln165_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 318 'add' 'output_reg_2_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 319 [1/1] (0.00ns)   --->   "%store_ln164 = store i32 %output_reg_2_3_1, i32 %output_reg_2_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 319 'store' 'store_ln164' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 320 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_1_3_1 = add i32 %psum_8, i32 %sext_ln165_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 320 'add' 'output_reg_1_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 321 [1/1] (0.00ns)   --->   "%store_ln164 = store i32 %output_reg_1_3_1, i32 %output_reg_1_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 321 'store' 'store_ln164' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 322 [1/2] (0.64ns) (root node of the DSP)   --->   "%output_reg_0_3_1 = add i32 %psum_12, i32 %sext_ln165_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 322 'add' 'output_reg_0_3_1' <Predicate = (!icmp_ln114_1)> <Delay = 0.64> <CoreInst = "DSP48">   --->   Core 71 'DSP48' <Latency = 3> <II = 1> <Delay = 0.53> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 2> <OutPorts = 1> <Sync> <CReg>
ST_9 : Operation 323 [1/1] (0.00ns)   --->   "%store_ln164 = store i32 %output_reg_0_3_1, i32 %output_reg_0_3" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:164->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 323 'store' 'store_ln164' <Predicate = (!icmp_ln114_1)> <Delay = 0.00>
ST_9 : Operation 324 [1/1] (0.71ns)   --->   "%add_ln177 = add i9 %add_ln177_3, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 324 'add' 'add_ln177' <Predicate = (and_ln173)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 325 [1/1] (0.00ns)   --->   "%zext_ln177 = zext i9 %add_ln177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 325 'zext' 'zext_ln177' <Predicate = (and_ln173)> <Delay = 0.00>
ST_9 : Operation 326 [1/1] (0.00ns)   --->   "%output_l1_3_addr_1 = getelementptr i32 %output_l1_3, i64, i64 %zext_ln177" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 326 'getelementptr' 'output_l1_3_addr_1' <Predicate = (and_ln173)> <Delay = 0.00>
ST_9 : Operation 327 [1/1] (1.15ns)   --->   "%store_ln177 = store i32 %output_reg_3_3_1, i9 %output_l1_3_addr_1, i32 %output_l1_3_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 327 'store' 'store_ln177' <Predicate = (and_ln173)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 328 [1/1] (0.00ns)   --->   "%br_ln180 = br void %.split4.1.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 328 'br' 'br_ln180' <Predicate = (and_ln173)> <Delay = 0.00>
ST_9 : Operation 329 [1/1] (0.71ns)   --->   "%add_ln177_1 = add i9 %add_ln177_4, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 329 'add' 'add_ln177_1' <Predicate = (and_ln173_1)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 330 [1/1] (0.00ns)   --->   "%zext_ln177_1 = zext i9 %add_ln177_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 330 'zext' 'zext_ln177_1' <Predicate = (and_ln173_1)> <Delay = 0.00>
ST_9 : Operation 331 [1/1] (0.00ns)   --->   "%output_l1_2_addr_1 = getelementptr i32 %output_l1_2, i64, i64 %zext_ln177_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 331 'getelementptr' 'output_l1_2_addr_1' <Predicate = (and_ln173_1)> <Delay = 0.00>
ST_9 : Operation 332 [1/1] (1.15ns)   --->   "%store_ln177 = store i32 %output_reg_2_3_1, i9 %output_l1_2_addr_1, i32 %output_l1_2_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 332 'store' 'store_ln177' <Predicate = (and_ln173_1)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 333 [1/1] (0.00ns)   --->   "%br_ln180 = br void %.split4.2.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 333 'br' 'br_ln180' <Predicate = (and_ln173_1)> <Delay = 0.00>
ST_9 : Operation 334 [1/1] (0.71ns)   --->   "%add_ln177_2 = add i9 %add_ln177_5, i9 %trunc_ln129" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 334 'add' 'add_ln177_2' <Predicate = (and_ln173_2)> <Delay = 0.71> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.71> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_9 : Operation 335 [1/1] (0.00ns)   --->   "%zext_ln177_2 = zext i9 %add_ln177_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 335 'zext' 'zext_ln177_2' <Predicate = (and_ln173_2)> <Delay = 0.00>
ST_9 : Operation 336 [1/1] (0.00ns)   --->   "%output_l1_1_addr_1 = getelementptr i32 %output_l1_1, i64, i64 %zext_ln177_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 336 'getelementptr' 'output_l1_1_addr_1' <Predicate = (and_ln173_2)> <Delay = 0.00>
ST_9 : Operation 337 [1/1] (1.15ns)   --->   "%store_ln177 = store i32 %output_reg_1_3_1, i9 %output_l1_1_addr_1, i32 %output_l1_1_load" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 337 'store' 'store_ln177' <Predicate = (and_ln173_2)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 338 [1/1] (0.00ns)   --->   "%br_ln180 = br void %.split4.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 338 'br' 'br_ln180' <Predicate = (and_ln173_2)> <Delay = 0.00>
ST_9 : Operation 339 [1/1] (0.00ns)   --->   "%output_l1_0_addr_1 = getelementptr i32 %output_l1_0, i64, i64 %zext_ln139" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 339 'getelementptr' 'output_l1_0_addr_1' <Predicate = (and_ln173_3)> <Delay = 0.00>
ST_9 : Operation 340 [1/1] (1.15ns)   --->   "%store_ln177 = store i32 %output_reg_0_3_1, i9 %output_l1_0_addr_1, i32 %psum_15" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 340 'store' 'store_ln177' <Predicate = (and_ln173_3)> <Delay = 1.15> <CoreInst = "RAM">   --->   Core 23 'RAM' <Latency = 1> <II = 1> <Delay = 1.15> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 512> <RAM>
ST_9 : Operation 341 [1/1] (0.00ns)   --->   "%br_ln180 = br void %.split4._crit_edge.3.i.i" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:180->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 341 'br' 'br_ln180' <Predicate = (and_ln173_3)> <Delay = 0.00>

State 10 <SV = 6> <Delay = 0.00>
ST_10 : Operation 342 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum, i32 %output_reg_3_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 342 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 343 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_1, i32 %output_reg_3_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 343 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 344 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_2, i32 %output_reg_3_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 344 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 345 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_4, i32 %output_reg_2_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 345 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 346 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_5, i32 %output_reg_2_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 346 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 347 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_6, i32 %output_reg_2_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 347 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 348 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_8, i32 %output_reg_1_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 348 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 349 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_9, i32 %output_reg_1_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 349 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 350 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_10, i32 %output_reg_1_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 350 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 351 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_12, i32 %output_reg_0_2" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 351 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 352 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_13, i32 %output_reg_0_1" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 352 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 353 [1/1] (0.00ns)   --->   "%store_ln163 = store i32 %psum_14, i32 %output_reg_0_0" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:163->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 353 'store' 'store_ln163' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 354 [1/1] (0.00ns)   --->   "%br_ln183 = br void %.exit" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:183->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 354 'br' 'br_ln183' <Predicate = (icmp_ln114)> <Delay = 0.00>
ST_10 : Operation 355 [1/1] (0.00ns)   --->   "%ret_ln301 = ret" [Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301]   --->   Operation 355 'ret' 'ret_ln301' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 6.8ns
The critical path consists of the following:
	fifo read on port 'empty' [63]  (1.46 ns)
	'mul' operation ('mul_ln111', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [64]  (3.17 ns)
	'mul' operation ('mul24_i_i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:111->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [67]  (1.46 ns)
	'add' operation ('add_ln139_4', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [100]  (0.715 ns)

 <State 2>: 1.86ns
The critical path consists of the following:
	'phi' operation ('i', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:126->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) with incoming values : ('add_ln114', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:114->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [106]  (0 ns)
	'add' operation ('add_ln126_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:126->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [168]  (0.874 ns)
	'icmp' operation ('icmp_ln173_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [257]  (0.859 ns)
	'and' operation ('and_ln173_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:173->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [258]  (0.122 ns)

 <State 3>: 2.15ns
The critical path consists of the following:
	'load' operation ('data_l1buf_0_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) on array 'data_l1buf_0' [154]  (1.16 ns)
	'mul' operation of DSP[312] ('mul_ln166_15', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [299]  (0.996 ns)

 <State 4>: 2.59ns
The critical path consists of the following:
	'add' operation ('add_ln126_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:126->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [162]  (0.715 ns)
	'add' operation ('add_ln139_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [180]  (0.715 ns)
	'getelementptr' operation ('output_l1_2_addr', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [182]  (0 ns)
	'load' operation ('output_l1_2_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:139->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) on array 'output_l1_2' [183]  (1.16 ns)

 <State 5>: 2.46ns
The critical path consists of the following:
	'load' operation ('data_l1buf_2_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) on array 'data_l1buf_2' [166]  (1.16 ns)
	'select' operation ('select_ln128_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [167]  (0.303 ns)
	'mul' operation of DSP[310] ('mul_ln166_13', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [295]  (0.996 ns)

 <State 6>: 2.46ns
The critical path consists of the following:
	'load' operation ('data_l1buf_3_load', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:129->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) on array 'data_l1buf_3' [173]  (1.16 ns)
	'select' operation ('select_ln128_2', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:128->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [174]  (0.303 ns)
	'mul' operation of DSP[212] ('mul_ln166_3', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [210]  (0.996 ns)

 <State 7>: 0.996ns
The critical path consists of the following:
	'mul' operation of DSP[197] ('mul_ln166', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:166->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [195]  (0.996 ns)

 <State 8>: 0.645ns
The critical path consists of the following:
	'add' operation of DSP[301] ('add_ln165', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [301]  (0.645 ns)

 <State 9>: 1.87ns
The critical path consists of the following:
	'add' operation ('add_ln177_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [238]  (0.715 ns)
	'getelementptr' operation ('output_l1_2_addr_1', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) [240]  (0 ns)
	'store' operation ('store_ln177', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:177->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301) of variable 'output_reg[2][3]', Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:165->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:321->Systolic_Array_PCNN_based/conv_sysarr_dbbuf.cpp:301 on array 'output_l1_2' [241]  (1.16 ns)

 <State 10>: 0ns
The critical path consists of the following:


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
