

================================================================
== Vitis HLS Report for 'real_matmul_Pipeline_MAT_C_ROWS_INIT_MAT_C_COLS_INIT'
================================================================
* Date:           Tue Feb 21 09:47:47 2023

* Version:        2022.1.2 (Build 3605665 on Fri Aug  5 22:52:02 MDT 2022)
* Project:        real_proj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.213 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    20012|    20012|  0.200 ms|  0.200 ms|  20012|  20012|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                                   |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |             Loop Name             |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- MAT_C_ROWS_INIT_MAT_C_COLS_INIT  |    20010|    20010|        12|          1|          1|  20000|       yes|
        +-----------------------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 7.21>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1"   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 16 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten13 = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (1.58ns)   --->   "%store_ln0 = store i15 0, i15 %indvar_flatten13"   --->   Operation 18 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 19 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 20 [1/1] (1.58ns)   --->   "%store_ln0 = store i8 0, i8 %j"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc86"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%indvar_flatten13_load = load i15 %indvar_flatten13" [real_matmul.cpp:56]   --->   Operation 22 'load' 'indvar_flatten13_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.31ns)   --->   "%icmp_ln56 = icmp_eq  i15 %indvar_flatten13_load, i15 20000" [real_matmul.cpp:56]   --->   Operation 24 'icmp' 'icmp_ln56' <Predicate = true> <Delay = 2.31> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.31> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (1.94ns)   --->   "%add_ln56_1 = add i15 %indvar_flatten13_load, i15 1" [real_matmul.cpp:56]   --->   Operation 25 'add' 'add_ln56_1' <Predicate = true> <Delay = 1.94> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.94> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%br_ln56 = br i1 %icmp_ln56, void %for.inc89, void %for.inc124.19.preheader.exitStub" [real_matmul.cpp:56]   --->   Operation 26 'br' 'br_ln56' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%j_load = load i8 %j" [real_matmul.cpp:58]   --->   Operation 27 'load' 'j_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_load = load i7 %i" [real_matmul.cpp:56]   --->   Operation 28 'load' 'i_load' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (1.87ns)   --->   "%add_ln56 = add i7 %i_load, i7 1" [real_matmul.cpp:56]   --->   Operation 29 'add' 'add_ln56' <Predicate = (!icmp_ln56)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (1.55ns)   --->   "%icmp_ln58 = icmp_eq  i8 %j_load, i8 200" [real_matmul.cpp:58]   --->   Operation 30 'icmp' 'icmp_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 31 [1/1] (1.24ns)   --->   "%j_2_mid2 = select i1 %icmp_ln58, i8 0, i8 %j_load" [real_matmul.cpp:58]   --->   Operation 31 'select' 'j_2_mid2' <Predicate = (!icmp_ln56)> <Delay = 1.24> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 32 [1/1] (0.99ns)   --->   "%select_ln56 = select i1 %icmp_ln58, i7 %add_ln56, i7 %i_load" [real_matmul.cpp:56]   --->   Operation 32 'select' 'select_ln56' <Predicate = (!icmp_ln56)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 33 [11/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 33 'urem' 'empty_39' <Predicate = (!icmp_ln56)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%select_ln56_cast = zext i7 %select_ln56" [real_matmul.cpp:56]   --->   Operation 34 'zext' 'select_ln56_cast' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (4.35ns)   --->   "%mul158 = mul i15 %select_ln56_cast, i15 205" [real_matmul.cpp:56]   --->   Operation 35 'mul' 'mul158' <Predicate = (!icmp_ln56)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%tmp = partselect i3 @_ssdm_op_PartSelect.i3.i15.i32.i32, i15 %mul158, i32 12, i32 14" [real_matmul.cpp:56]   --->   Operation 36 'partselect' 'tmp' <Predicate = (!icmp_ln56)> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (1.91ns)   --->   "%add_ln58 = add i8 %j_2_mid2, i8 1" [real_matmul.cpp:58]   --->   Operation 37 'add' 'add_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.91> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.91> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln58 = store i15 %add_ln56_1, i15 %indvar_flatten13" [real_matmul.cpp:58]   --->   Operation 38 'store' 'store_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (1.58ns)   --->   "%store_ln58 = store i7 %select_ln56, i7 %i" [real_matmul.cpp:58]   --->   Operation 39 'store' 'store_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_1 : Operation 40 [1/1] (1.58ns)   --->   "%store_ln58 = store i8 %add_ln58, i8 %j" [real_matmul.cpp:58]   --->   Operation 40 'store' 'store_ln58' <Predicate = (!icmp_ln56)> <Delay = 1.58>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%br_ln58 = br void %for.inc86" [real_matmul.cpp:58]   --->   Operation 41 'br' 'br_ln58' <Predicate = (!icmp_ln56)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.21>
ST_2 : Operation 42 [10/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 42 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%zext_ln60 = zext i3 %tmp" [real_matmul.cpp:60]   --->   Operation 43 'zext' 'zext_ln60' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 44 [3/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i10 %zext_ln60, i10 200" [real_matmul.cpp:60]   --->   Operation 44 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 45 [9/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 45 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 46 [2/3] (1.05ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i10 %zext_ln60, i10 200" [real_matmul.cpp:60]   --->   Operation 46 'mul' 'mul_ln60' <Predicate = true> <Delay = 1.05> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%zext_ln56 = zext i8 %j_2_mid2" [real_matmul.cpp:56]   --->   Operation 47 'zext' 'zext_ln56' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [8/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 48 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 49 [1/3] (0.00ns) (grouped into DSP with root node add_ln60)   --->   "%mul_ln60 = mul i10 %zext_ln60, i10 200" [real_matmul.cpp:60]   --->   Operation 49 'mul' 'mul_ln60' <Predicate = true> <Delay = 0.00> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 50 [2/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i10 %mul_ln60, i10 %zext_ln56" [real_matmul.cpp:60]   --->   Operation 50 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 51 [7/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 51 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/2] (2.10ns) (root node of the DSP)   --->   "%add_ln60 = add i10 %mul_ln60, i10 %zext_ln56" [real_matmul.cpp:60]   --->   Operation 52 'add' 'add_ln60' <Predicate = true> <Delay = 2.10> <CoreInst = "DSP48">   --->   Core 119 'DSP48' <Latency = 3> <II = 1> <Delay = 2.15> <IPBlock> <Opcode : 'mul' 'add' 'sub' 'select'> <InPorts = 0> <OutPorts = 1> <Sync> <CReg>

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 53 [6/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 53 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 54 [5/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 54 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 55 [4/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 55 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 56 [3/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 56 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.21>
ST_10 : Operation 57 [2/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 57 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 5.17>
ST_11 : Operation 58 [1/11] (4.21ns)   --->   "%empty_39 = urem i7 %select_ln56, i7 20" [real_matmul.cpp:56]   --->   Operation 58 'urem' 'empty_39' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'sdiv' 'srem' 'udiv' 'urem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 59 [1/1] (0.00ns)   --->   "%empty_40 = trunc i5 %empty_39" [real_matmul.cpp:56]   --->   Operation 59 'trunc' 'empty_40' <Predicate = true> <Delay = 0.00>
ST_11 : Operation 60 [1/1] (0.95ns)   --->   "%switch_ln60 = switch i5 %empty_40, void %arrayidx856.case.19, i5 0, void %arrayidx856.case.0, i5 1, void %arrayidx856.case.1, i5 2, void %arrayidx856.case.2, i5 3, void %arrayidx856.case.3, i5 4, void %arrayidx856.case.4, i5 5, void %arrayidx856.case.5, i5 6, void %arrayidx856.case.6, i5 7, void %arrayidx856.case.7, i5 8, void %arrayidx856.case.8, i5 9, void %arrayidx856.case.9, i5 10, void %arrayidx856.case.10, i5 11, void %arrayidx856.case.11, i5 12, void %arrayidx856.case.12, i5 13, void %arrayidx856.case.13, i5 14, void %arrayidx856.case.14, i5 15, void %arrayidx856.case.15, i5 16, void %arrayidx856.case.16, i5 17, void %arrayidx856.case.17, i5 18, void %arrayidx856.case.18" [real_matmul.cpp:60]   --->   Operation 60 'switch' 'switch_ln60' <Predicate = true> <Delay = 0.95>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 126 'ret' 'ret_ln0' <Predicate = (icmp_ln56)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 3.25>
ST_12 : Operation 61 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @MAT_C_ROWS_INIT_MAT_C_COLS_INIT_str"   --->   Operation 61 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 62 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 20000, i64 20000, i64 20000"   --->   Operation 62 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 63 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 63 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln60_1 = zext i10 %add_ln60" [real_matmul.cpp:60]   --->   Operation 64 'zext' 'zext_ln60_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 65 [1/1] (0.00ns)   --->   "%MatC_V_addr = getelementptr i16 %MatC_V, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 65 'getelementptr' 'MatC_V_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 66 [1/1] (0.00ns)   --->   "%MatC_V_1_addr = getelementptr i16 %MatC_V_1, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 66 'getelementptr' 'MatC_V_1_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 67 [1/1] (0.00ns)   --->   "%MatC_V_2_addr = getelementptr i16 %MatC_V_2, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 67 'getelementptr' 'MatC_V_2_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 68 [1/1] (0.00ns)   --->   "%MatC_V_3_addr = getelementptr i16 %MatC_V_3, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 68 'getelementptr' 'MatC_V_3_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 69 [1/1] (0.00ns)   --->   "%MatC_V_4_addr = getelementptr i16 %MatC_V_4, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 69 'getelementptr' 'MatC_V_4_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 70 [1/1] (0.00ns)   --->   "%MatC_V_5_addr = getelementptr i16 %MatC_V_5, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 70 'getelementptr' 'MatC_V_5_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 71 [1/1] (0.00ns)   --->   "%MatC_V_6_addr = getelementptr i16 %MatC_V_6, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 71 'getelementptr' 'MatC_V_6_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 72 [1/1] (0.00ns)   --->   "%MatC_V_7_addr = getelementptr i16 %MatC_V_7, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 72 'getelementptr' 'MatC_V_7_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 73 [1/1] (0.00ns)   --->   "%MatC_V_8_addr = getelementptr i16 %MatC_V_8, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 73 'getelementptr' 'MatC_V_8_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 74 [1/1] (0.00ns)   --->   "%MatC_V_9_addr = getelementptr i16 %MatC_V_9, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 74 'getelementptr' 'MatC_V_9_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 75 [1/1] (0.00ns)   --->   "%MatC_V_10_addr = getelementptr i16 %MatC_V_10, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 75 'getelementptr' 'MatC_V_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 76 [1/1] (0.00ns)   --->   "%MatC_V_11_addr = getelementptr i16 %MatC_V_11, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 76 'getelementptr' 'MatC_V_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 77 [1/1] (0.00ns)   --->   "%MatC_V_12_addr = getelementptr i16 %MatC_V_12, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 77 'getelementptr' 'MatC_V_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 78 [1/1] (0.00ns)   --->   "%MatC_V_13_addr = getelementptr i16 %MatC_V_13, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 78 'getelementptr' 'MatC_V_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 79 [1/1] (0.00ns)   --->   "%MatC_V_14_addr = getelementptr i16 %MatC_V_14, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 79 'getelementptr' 'MatC_V_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 80 [1/1] (0.00ns)   --->   "%MatC_V_15_addr = getelementptr i16 %MatC_V_15, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 80 'getelementptr' 'MatC_V_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 81 [1/1] (0.00ns)   --->   "%MatC_V_16_addr = getelementptr i16 %MatC_V_16, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 81 'getelementptr' 'MatC_V_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 82 [1/1] (0.00ns)   --->   "%MatC_V_17_addr = getelementptr i16 %MatC_V_17, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 82 'getelementptr' 'MatC_V_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 83 [1/1] (0.00ns)   --->   "%MatC_V_18_addr = getelementptr i16 %MatC_V_18, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 83 'getelementptr' 'MatC_V_18_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 84 [1/1] (0.00ns)   --->   "%MatC_V_19_addr = getelementptr i16 %MatC_V_19, i64 0, i64 %zext_ln60_1" [real_matmul.cpp:60]   --->   Operation 84 'getelementptr' 'MatC_V_19_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 85 [1/1] (0.00ns)   --->   "%specloopname_ln58 = specloopname void @_ssdm_op_SpecLoopName, void @empty_10" [real_matmul.cpp:58]   --->   Operation 85 'specloopname' 'specloopname_ln58' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 86 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_18_addr" [real_matmul.cpp:60]   --->   Operation 86 'store' 'store_ln60' <Predicate = (empty_40 == 18)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 87 'br' 'br_ln60' <Predicate = (empty_40 == 18)> <Delay = 0.00>
ST_12 : Operation 88 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_17_addr" [real_matmul.cpp:60]   --->   Operation 88 'store' 'store_ln60' <Predicate = (empty_40 == 17)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 89 'br' 'br_ln60' <Predicate = (empty_40 == 17)> <Delay = 0.00>
ST_12 : Operation 90 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_16_addr" [real_matmul.cpp:60]   --->   Operation 90 'store' 'store_ln60' <Predicate = (empty_40 == 16)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 91 'br' 'br_ln60' <Predicate = (empty_40 == 16)> <Delay = 0.00>
ST_12 : Operation 92 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_15_addr" [real_matmul.cpp:60]   --->   Operation 92 'store' 'store_ln60' <Predicate = (empty_40 == 15)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 93 'br' 'br_ln60' <Predicate = (empty_40 == 15)> <Delay = 0.00>
ST_12 : Operation 94 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_14_addr" [real_matmul.cpp:60]   --->   Operation 94 'store' 'store_ln60' <Predicate = (empty_40 == 14)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 95 'br' 'br_ln60' <Predicate = (empty_40 == 14)> <Delay = 0.00>
ST_12 : Operation 96 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_13_addr" [real_matmul.cpp:60]   --->   Operation 96 'store' 'store_ln60' <Predicate = (empty_40 == 13)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 97 'br' 'br_ln60' <Predicate = (empty_40 == 13)> <Delay = 0.00>
ST_12 : Operation 98 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_12_addr" [real_matmul.cpp:60]   --->   Operation 98 'store' 'store_ln60' <Predicate = (empty_40 == 12)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 99 'br' 'br_ln60' <Predicate = (empty_40 == 12)> <Delay = 0.00>
ST_12 : Operation 100 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_11_addr" [real_matmul.cpp:60]   --->   Operation 100 'store' 'store_ln60' <Predicate = (empty_40 == 11)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 101 'br' 'br_ln60' <Predicate = (empty_40 == 11)> <Delay = 0.00>
ST_12 : Operation 102 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_10_addr" [real_matmul.cpp:60]   --->   Operation 102 'store' 'store_ln60' <Predicate = (empty_40 == 10)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 103 'br' 'br_ln60' <Predicate = (empty_40 == 10)> <Delay = 0.00>
ST_12 : Operation 104 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_9_addr" [real_matmul.cpp:60]   --->   Operation 104 'store' 'store_ln60' <Predicate = (empty_40 == 9)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 105 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 105 'br' 'br_ln60' <Predicate = (empty_40 == 9)> <Delay = 0.00>
ST_12 : Operation 106 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_8_addr" [real_matmul.cpp:60]   --->   Operation 106 'store' 'store_ln60' <Predicate = (empty_40 == 8)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 107 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 107 'br' 'br_ln60' <Predicate = (empty_40 == 8)> <Delay = 0.00>
ST_12 : Operation 108 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_7_addr" [real_matmul.cpp:60]   --->   Operation 108 'store' 'store_ln60' <Predicate = (empty_40 == 7)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 109 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 109 'br' 'br_ln60' <Predicate = (empty_40 == 7)> <Delay = 0.00>
ST_12 : Operation 110 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_6_addr" [real_matmul.cpp:60]   --->   Operation 110 'store' 'store_ln60' <Predicate = (empty_40 == 6)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 111 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 111 'br' 'br_ln60' <Predicate = (empty_40 == 6)> <Delay = 0.00>
ST_12 : Operation 112 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_5_addr" [real_matmul.cpp:60]   --->   Operation 112 'store' 'store_ln60' <Predicate = (empty_40 == 5)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 113 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 113 'br' 'br_ln60' <Predicate = (empty_40 == 5)> <Delay = 0.00>
ST_12 : Operation 114 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_4_addr" [real_matmul.cpp:60]   --->   Operation 114 'store' 'store_ln60' <Predicate = (empty_40 == 4)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 115 'br' 'br_ln60' <Predicate = (empty_40 == 4)> <Delay = 0.00>
ST_12 : Operation 116 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_3_addr" [real_matmul.cpp:60]   --->   Operation 116 'store' 'store_ln60' <Predicate = (empty_40 == 3)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 117 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 117 'br' 'br_ln60' <Predicate = (empty_40 == 3)> <Delay = 0.00>
ST_12 : Operation 118 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_2_addr" [real_matmul.cpp:60]   --->   Operation 118 'store' 'store_ln60' <Predicate = (empty_40 == 2)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 119 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 119 'br' 'br_ln60' <Predicate = (empty_40 == 2)> <Delay = 0.00>
ST_12 : Operation 120 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_1_addr" [real_matmul.cpp:60]   --->   Operation 120 'store' 'store_ln60' <Predicate = (empty_40 == 1)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 121 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 121 'br' 'br_ln60' <Predicate = (empty_40 == 1)> <Delay = 0.00>
ST_12 : Operation 122 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_addr" [real_matmul.cpp:60]   --->   Operation 122 'store' 'store_ln60' <Predicate = (empty_40 == 0)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 123 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 123 'br' 'br_ln60' <Predicate = (empty_40 == 0)> <Delay = 0.00>
ST_12 : Operation 124 [1/1] (3.25ns)   --->   "%store_ln60 = store i16 0, i10 %MatC_V_19_addr" [real_matmul.cpp:60]   --->   Operation 124 'store' 'store_ln60' <Predicate = (empty_40 == 31) | (empty_40 == 30) | (empty_40 == 29) | (empty_40 == 28) | (empty_40 == 27) | (empty_40 == 26) | (empty_40 == 25) | (empty_40 == 24) | (empty_40 == 23) | (empty_40 == 22) | (empty_40 == 21) | (empty_40 == 20) | (empty_40 == 19)> <Delay = 3.25> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 1000> <RAM>
ST_12 : Operation 125 [1/1] (0.00ns)   --->   "%br_ln60 = br void %arrayidx856.exit" [real_matmul.cpp:60]   --->   Operation 125 'br' 'br_ln60' <Predicate = (empty_40 == 31) | (empty_40 == 30) | (empty_40 == 29) | (empty_40 == 28) | (empty_40 == 27) | (empty_40 == 26) | (empty_40 == 25) | (empty_40 == 24) | (empty_40 == 23) | (empty_40 == 22) | (empty_40 == 21) | (empty_40 == 20) | (empty_40 == 19)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 7.21ns
The critical path consists of the following:
	'alloca' operation ('i') [22]  (0 ns)
	'load' operation ('i_load', real_matmul.cpp:56) on local variable 'i' [36]  (0 ns)
	'add' operation ('add_ln56', real_matmul.cpp:56) [37]  (1.87 ns)
	'select' operation ('select_ln56', real_matmul.cpp:56) [43]  (0.993 ns)
	'mul' operation ('mul158', real_matmul.cpp:56) [47]  (4.35 ns)

 <State 2>: 4.21ns
The critical path consists of the following:
	'urem' operation ('empty_39', real_matmul.cpp:56) [45]  (4.21 ns)

 <State 3>: 4.21ns
The critical path consists of the following:
	'urem' operation ('empty_39', real_matmul.cpp:56) [45]  (4.21 ns)

 <State 4>: 4.21ns
The critical path consists of the following:
	'urem' operation ('empty_39', real_matmul.cpp:56) [45]  (4.21 ns)

 <State 5>: 4.21ns
The critical path consists of the following:
	'urem' operation ('empty_39', real_matmul.cpp:56) [45]  (4.21 ns)

 <State 6>: 4.21ns
The critical path consists of the following:
	'urem' operation ('empty_39', real_matmul.cpp:56) [45]  (4.21 ns)

 <State 7>: 4.21ns
The critical path consists of the following:
	'urem' operation ('empty_39', real_matmul.cpp:56) [45]  (4.21 ns)

 <State 8>: 4.21ns
The critical path consists of the following:
	'urem' operation ('empty_39', real_matmul.cpp:56) [45]  (4.21 ns)

 <State 9>: 4.21ns
The critical path consists of the following:
	'urem' operation ('empty_39', real_matmul.cpp:56) [45]  (4.21 ns)

 <State 10>: 4.21ns
The critical path consists of the following:
	'urem' operation ('empty_39', real_matmul.cpp:56) [45]  (4.21 ns)

 <State 11>: 5.17ns
The critical path consists of the following:
	'urem' operation ('empty_39', real_matmul.cpp:56) [45]  (4.21 ns)
	blocking operation 0.959 ns on control path)

 <State 12>: 3.25ns
The critical path consists of the following:
	'getelementptr' operation ('MatC_V_18_addr', real_matmul.cpp:60) [71]  (0 ns)
	'store' operation ('store_ln60', real_matmul.cpp:60) of constant 0 on array 'MatC_V_18' [77]  (3.25 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
