Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Tue Feb 13 19:37:27 2024
| Host         : DESKTOP-BTHLV1B running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 55 register/latch pins with no clock driven by root clock pin: cgen/clk_reg_reg/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: seg_instance/Counter_reg[15]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: seg_instance/Counter_reg[16]/Q (HIGH)

 There are 4 register/latch pins with no clock driven by root clock pin: seg_instance/Counter_reg[17]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 102 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 16 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 36 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.127        0.000                      0                   66        0.199        0.000                      0                   66        4.500        0.000                       0                    66  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         3.127        0.000                      0                   66        0.199        0.000                      0                   66        4.500        0.000                       0                    66  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.127ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.199ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 tri_instance/temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/B_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 1.901ns (28.833%)  route 4.692ns (71.167%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.707     5.310    tri_instance/CLK
    SLICE_X1Y73          FDRE                                         r  tri_instance/temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tri_instance/temperature_reg[1]/Q
                         net (fo=24, routed)          1.284     7.049    tri_instance/temperature[1]
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.173 r  tri_instance/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.173    tri_instance/i__carry_i_7_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.705 r  tri_instance/RGB_Color2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.705    tri_instance/RGB_Color2_inferred__1/i__carry_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.933 f  tri_instance/RGB_Color2_inferred__1/i__carry__0/CO[2]
                         net (fo=6, routed)           1.379     9.312    tri_instance/RGB_Color222_in
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.313     9.625 r  tri_instance/R_i_13/O
                         net (fo=2, routed)           0.670    10.295    tri_instance/R_i_13_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124    10.419 r  tri_instance/R_i_3/O
                         net (fo=1, routed)           0.690    11.109    tri_instance/R_i_3_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.233 r  tri_instance/R_i_1/O
                         net (fo=3, routed)           0.670    11.903    tri_instance/R_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  tri_instance/B_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.589    15.012    tri_instance/CLK
    SLICE_X5Y77          FDRE                                         r  tri_instance/B_reg/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_CE)      -0.205    15.030    tri_instance/B_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 tri_instance/temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/G_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 1.901ns (28.833%)  route 4.692ns (71.167%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.707     5.310    tri_instance/CLK
    SLICE_X1Y73          FDRE                                         r  tri_instance/temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tri_instance/temperature_reg[1]/Q
                         net (fo=24, routed)          1.284     7.049    tri_instance/temperature[1]
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.173 r  tri_instance/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.173    tri_instance/i__carry_i_7_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.705 r  tri_instance/RGB_Color2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.705    tri_instance/RGB_Color2_inferred__1/i__carry_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.933 f  tri_instance/RGB_Color2_inferred__1/i__carry__0/CO[2]
                         net (fo=6, routed)           1.379     9.312    tri_instance/RGB_Color222_in
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.313     9.625 r  tri_instance/R_i_13/O
                         net (fo=2, routed)           0.670    10.295    tri_instance/R_i_13_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124    10.419 r  tri_instance/R_i_3/O
                         net (fo=1, routed)           0.690    11.109    tri_instance/R_i_3_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.233 r  tri_instance/R_i_1/O
                         net (fo=3, routed)           0.670    11.903    tri_instance/R_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  tri_instance/G_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.589    15.012    tri_instance/CLK
    SLICE_X5Y77          FDRE                                         r  tri_instance/G_reg/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_CE)      -0.205    15.030    tri_instance/G_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.127ns  (required time - arrival time)
  Source:                 tri_instance/temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/R_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.593ns  (logic 1.901ns (28.833%)  route 4.692ns (71.167%))
  Logic Levels:           6  (CARRY4=2 LUT2=1 LUT6=3)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.707     5.310    tri_instance/CLK
    SLICE_X1Y73          FDRE                                         r  tri_instance/temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tri_instance/temperature_reg[1]/Q
                         net (fo=24, routed)          1.284     7.049    tri_instance/temperature[1]
    SLICE_X7Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.173 r  tri_instance/i__carry_i_7/O
                         net (fo=1, routed)           0.000     7.173    tri_instance/i__carry_i_7_n_0
    SLICE_X7Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.532     7.705 r  tri_instance/RGB_Color2_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     7.705    tri_instance/RGB_Color2_inferred__1/i__carry_n_0
    SLICE_X7Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.228     7.933 f  tri_instance/RGB_Color2_inferred__1/i__carry__0/CO[2]
                         net (fo=6, routed)           1.379     9.312    tri_instance/RGB_Color222_in
    SLICE_X6Y71          LUT6 (Prop_lut6_I1_O)        0.313     9.625 r  tri_instance/R_i_13/O
                         net (fo=2, routed)           0.670    10.295    tri_instance/R_i_13_n_0
    SLICE_X6Y71          LUT6 (Prop_lut6_I5_O)        0.124    10.419 r  tri_instance/R_i_3/O
                         net (fo=1, routed)           0.690    11.109    tri_instance/R_i_3_n_0
    SLICE_X5Y74          LUT6 (Prop_lut6_I0_O)        0.124    11.233 r  tri_instance/R_i_1/O
                         net (fo=3, routed)           0.670    11.903    tri_instance/R_i_1_n_0
    SLICE_X5Y77          FDRE                                         r  tri_instance/R_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.589    15.012    tri_instance/CLK
    SLICE_X5Y77          FDRE                                         r  tri_instance/R_reg/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_CE)      -0.205    15.030    tri_instance/R_reg
  -------------------------------------------------------------------
                         required time                         15.030    
                         arrival time                         -11.903    
  -------------------------------------------------------------------
                         slack                                  3.127    

Slack (MET) :             3.220ns  (required time - arrival time)
  Source:                 tri_instance/temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.736ns  (logic 2.004ns (29.748%)  route 4.732ns (70.252%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.707     5.310    tri_instance/CLK
    SLICE_X1Y73          FDRE                                         r  tri_instance/temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tri_instance/temperature_reg[1]/Q
                         net (fo=24, routed)          1.303     7.068    tri_instance/temperature[1]
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.192 r  tri_instance/RGB_Color[2]_i_62/O
                         net (fo=1, routed)           0.000     7.192    tri_instance/RGB_Color[2]_i_62_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.705 r  tri_instance/RGB_Color_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.705    tri_instance/RGB_Color_reg[2]_i_53_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.934 r  tri_instance/RGB_Color_reg[2]_i_23/CO[2]
                         net (fo=6, routed)           1.118     9.052    tri_instance/RGB_Color238_in
    SLICE_X6Y71          LUT2 (Prop_lut2_I0_O)        0.310     9.362 r  tri_instance/RGB_Color[2]_i_6/O
                         net (fo=7, routed)           0.683    10.045    tri_instance/RGB_Color142_out
    SLICE_X5Y71          LUT6 (Prop_lut6_I2_O)        0.124    10.169 r  tri_instance/R_i_27/O
                         net (fo=1, routed)           1.047    11.216    tri_instance/R_i_27_n_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I1_O)        0.124    11.340 f  tri_instance/R_i_9/O
                         net (fo=3, routed)           0.582    11.922    tri_instance/p1/temperature_reg[12]_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124    12.046 r  tri_instance/p1/R_i_2/O
                         net (fo=1, routed)           0.000    12.046    tri_instance/p1_n_2
    SLICE_X5Y77          FDRE                                         r  tri_instance/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.589    15.012    tri_instance/CLK
    SLICE_X5Y77          FDRE                                         r  tri_instance/R_reg/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.031    15.266    tri_instance/R_reg
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -12.046    
  -------------------------------------------------------------------
                         slack                                  3.220    

Slack (MET) :             3.494ns  (required time - arrival time)
  Source:                 tri_instance/temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/B_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.460ns  (logic 2.004ns (31.019%)  route 4.456ns (68.981%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.707     5.310    tri_instance/CLK
    SLICE_X1Y73          FDRE                                         r  tri_instance/temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tri_instance/temperature_reg[1]/Q
                         net (fo=24, routed)          1.303     7.068    tri_instance/temperature[1]
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.192 r  tri_instance/RGB_Color[2]_i_62/O
                         net (fo=1, routed)           0.000     7.192    tri_instance/RGB_Color[2]_i_62_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.705 r  tri_instance/RGB_Color_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.705    tri_instance/RGB_Color_reg[2]_i_53_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.934 r  tri_instance/RGB_Color_reg[2]_i_23/CO[2]
                         net (fo=6, routed)           1.118     9.052    tri_instance/RGB_Color238_in
    SLICE_X6Y71          LUT2 (Prop_lut2_I0_O)        0.310     9.362 r  tri_instance/RGB_Color[2]_i_6/O
                         net (fo=7, routed)           0.683    10.045    tri_instance/RGB_Color142_out
    SLICE_X5Y71          LUT6 (Prop_lut6_I2_O)        0.124    10.169 r  tri_instance/R_i_27/O
                         net (fo=1, routed)           1.047    11.216    tri_instance/R_i_27_n_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I1_O)        0.124    11.340 f  tri_instance/R_i_9/O
                         net (fo=3, routed)           0.306    11.646    tri_instance/p1/temperature_reg[12]_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124    11.770 r  tri_instance/p1/B_i_1/O
                         net (fo=1, routed)           0.000    11.770    tri_instance/p1_n_0
    SLICE_X5Y77          FDRE                                         r  tri_instance/B_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.589    15.012    tri_instance/CLK
    SLICE_X5Y77          FDRE                                         r  tri_instance/B_reg/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.029    15.264    tri_instance/B_reg
  -------------------------------------------------------------------
                         required time                         15.264    
                         arrival time                         -11.770    
  -------------------------------------------------------------------
                         slack                                  3.494    

Slack (MET) :             3.499ns  (required time - arrival time)
  Source:                 tri_instance/temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/G_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        6.457ns  (logic 2.004ns (31.034%)  route 4.453ns (68.966%))
  Logic Levels:           7  (CARRY4=2 LUT2=2 LUT5=1 LUT6=2)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.012ns = ( 15.012 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.707     5.310    tri_instance/CLK
    SLICE_X1Y73          FDRE                                         r  tri_instance/temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tri_instance/temperature_reg[1]/Q
                         net (fo=24, routed)          1.303     7.068    tri_instance/temperature[1]
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.192 r  tri_instance/RGB_Color[2]_i_62/O
                         net (fo=1, routed)           0.000     7.192    tri_instance/RGB_Color[2]_i_62_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.705 r  tri_instance/RGB_Color_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.705    tri_instance/RGB_Color_reg[2]_i_53_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.934 r  tri_instance/RGB_Color_reg[2]_i_23/CO[2]
                         net (fo=6, routed)           1.118     9.052    tri_instance/RGB_Color238_in
    SLICE_X6Y71          LUT2 (Prop_lut2_I0_O)        0.310     9.362 r  tri_instance/RGB_Color[2]_i_6/O
                         net (fo=7, routed)           0.683    10.045    tri_instance/RGB_Color142_out
    SLICE_X5Y71          LUT6 (Prop_lut6_I2_O)        0.124    10.169 r  tri_instance/R_i_27/O
                         net (fo=1, routed)           1.047    11.216    tri_instance/R_i_27_n_0
    SLICE_X6Y77          LUT5 (Prop_lut5_I1_O)        0.124    11.340 f  tri_instance/R_i_9/O
                         net (fo=3, routed)           0.303    11.643    tri_instance/p1/temperature_reg[12]_0
    SLICE_X5Y77          LUT6 (Prop_lut6_I5_O)        0.124    11.767 r  tri_instance/p1/G_i_1/O
                         net (fo=1, routed)           0.000    11.767    tri_instance/p1_n_1
    SLICE_X5Y77          FDRE                                         r  tri_instance/G_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.589    15.012    tri_instance/CLK
    SLICE_X5Y77          FDRE                                         r  tri_instance/G_reg/C
                         clock pessimism              0.259    15.271    
                         clock uncertainty           -0.035    15.235    
    SLICE_X5Y77          FDRE (Setup_fdre_C_D)        0.031    15.266    tri_instance/G_reg
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -11.767    
  -------------------------------------------------------------------
                         slack                                  3.499    

Slack (MET) :             4.919ns  (required time - arrival time)
  Source:                 tri_instance/temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/RGB_Color_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        5.040ns  (logic 1.756ns (34.844%)  route 3.284ns (65.156%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.707     5.310    tri_instance/CLK
    SLICE_X1Y73          FDRE                                         r  tri_instance/temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tri_instance/temperature_reg[1]/Q
                         net (fo=24, routed)          1.303     7.068    tri_instance/temperature[1]
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.192 r  tri_instance/RGB_Color[2]_i_62/O
                         net (fo=1, routed)           0.000     7.192    tri_instance/RGB_Color[2]_i_62_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.705 r  tri_instance/RGB_Color_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.705    tri_instance/RGB_Color_reg[2]_i_53_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.934 r  tri_instance/RGB_Color_reg[2]_i_23/CO[2]
                         net (fo=6, routed)           1.118     9.052    tri_instance/RGB_Color238_in
    SLICE_X6Y71          LUT2 (Prop_lut2_I0_O)        0.310     9.362 r  tri_instance/RGB_Color[2]_i_6/O
                         net (fo=7, routed)           0.863    10.225    tri_instance/RGB_Color142_out
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.349 r  tri_instance/RGB_Color[0]_i_1/O
                         net (fo=1, routed)           0.000    10.349    tri_instance/RGB_Color[0]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  tri_instance/RGB_Color_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.591    15.014    tri_instance/CLK
    SLICE_X5Y78          FDRE                                         r  tri_instance/RGB_Color_reg[0]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.031    15.268    tri_instance/RGB_Color_reg[0]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -10.349    
  -------------------------------------------------------------------
                         slack                                  4.919    

Slack (MET) :             5.193ns  (required time - arrival time)
  Source:                 tri_instance/temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/RGB_Color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.764ns  (logic 1.756ns (36.862%)  route 3.008ns (63.138%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.707     5.310    tri_instance/CLK
    SLICE_X1Y73          FDRE                                         r  tri_instance/temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tri_instance/temperature_reg[1]/Q
                         net (fo=24, routed)          1.303     7.068    tri_instance/temperature[1]
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.192 r  tri_instance/RGB_Color[2]_i_62/O
                         net (fo=1, routed)           0.000     7.192    tri_instance/RGB_Color[2]_i_62_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.705 r  tri_instance/RGB_Color_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.705    tri_instance/RGB_Color_reg[2]_i_53_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.934 f  tri_instance/RGB_Color_reg[2]_i_23/CO[2]
                         net (fo=6, routed)           1.118     9.052    tri_instance/RGB_Color238_in
    SLICE_X6Y71          LUT2 (Prop_lut2_I0_O)        0.310     9.362 f  tri_instance/RGB_Color[2]_i_6/O
                         net (fo=7, routed)           0.587     9.949    tri_instance/RGB_Color142_out
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.073 r  tri_instance/RGB_Color[1]_i_1/O
                         net (fo=1, routed)           0.000    10.073    tri_instance/RGB_Color[1]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  tri_instance/RGB_Color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.591    15.014    tri_instance/CLK
    SLICE_X5Y78          FDRE                                         r  tri_instance/RGB_Color_reg[1]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.029    15.266    tri_instance/RGB_Color_reg[1]
  -------------------------------------------------------------------
                         required time                         15.266    
                         arrival time                         -10.073    
  -------------------------------------------------------------------
                         slack                                  5.193    

Slack (MET) :             5.198ns  (required time - arrival time)
  Source:                 tri_instance/temperature_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/RGB_Color_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.761ns  (logic 1.756ns (36.886%)  route 3.005ns (63.114%))
  Logic Levels:           5  (CARRY4=2 LUT2=2 LUT6=1)
  Clock Path Skew:        -0.037ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.310ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.707     5.310    tri_instance/CLK
    SLICE_X1Y73          FDRE                                         r  tri_instance/temperature_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y73          FDRE (Prop_fdre_C_Q)         0.456     5.766 r  tri_instance/temperature_reg[1]/Q
                         net (fo=24, routed)          1.303     7.068    tri_instance/temperature[1]
    SLICE_X6Y75          LUT2 (Prop_lut2_I0_O)        0.124     7.192 r  tri_instance/RGB_Color[2]_i_62/O
                         net (fo=1, routed)           0.000     7.192    tri_instance/RGB_Color[2]_i_62_n_0
    SLICE_X6Y75          CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513     7.705 r  tri_instance/RGB_Color_reg[2]_i_53/CO[3]
                         net (fo=1, routed)           0.000     7.705    tri_instance/RGB_Color_reg[2]_i_53_n_0
    SLICE_X6Y76          CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.229     7.934 f  tri_instance/RGB_Color_reg[2]_i_23/CO[2]
                         net (fo=6, routed)           1.118     9.052    tri_instance/RGB_Color238_in
    SLICE_X6Y71          LUT2 (Prop_lut2_I0_O)        0.310     9.362 f  tri_instance/RGB_Color[2]_i_6/O
                         net (fo=7, routed)           0.584     9.946    tri_instance/RGB_Color142_out
    SLICE_X5Y78          LUT6 (Prop_lut6_I4_O)        0.124    10.070 r  tri_instance/RGB_Color[2]_i_1/O
                         net (fo=1, routed)           0.000    10.070    tri_instance/RGB_Color[2]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  tri_instance/RGB_Color_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.591    15.014    tri_instance/CLK
    SLICE_X5Y78          FDRE                                         r  tri_instance/RGB_Color_reg[2]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.237    
    SLICE_X5Y78          FDRE (Setup_fdre_C_D)        0.031    15.268    tri_instance/RGB_Color_reg[2]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                         -10.070    
  -------------------------------------------------------------------
                         slack                                  5.198    

Slack (MET) :             6.565ns  (required time - arrival time)
  Source:                 cgen/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/counter_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        2.970ns  (logic 1.069ns (35.990%)  route 1.901ns (64.010%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.927ns = ( 14.927 - 10.000 ) 
    Source Clock Delay      (SCD):    5.228ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.625     5.228    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  cgen/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y95         FDRE (Prop_fdre_C_Q)         0.419     5.647 r  cgen/counter_reg[4]/Q
                         net (fo=4, routed)           0.726     6.373    cgen/counter[4]
    SLICE_X52Y95         LUT5 (Prop_lut5_I3_O)        0.324     6.697 f  cgen/counter[7]_i_3/O
                         net (fo=3, routed)           0.594     7.290    cgen/counter[7]_i_3_n_0
    SLICE_X52Y96         LUT4 (Prop_lut4_I0_O)        0.326     7.616 r  cgen/counter[7]_i_1/O
                         net (fo=7, routed)           0.582     8.198    cgen/clk_reg
    SLICE_X52Y95         FDRE                                         r  cgen/counter_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000    10.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          1.504    14.927    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  cgen/counter_reg[3]/C
                         clock pessimism              0.301    15.228    
                         clock uncertainty           -0.035    15.192    
    SLICE_X52Y95         FDRE (Setup_fdre_C_R)       -0.429    14.763    cgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         14.763    
                         arrival time                          -8.198    
  -------------------------------------------------------------------
                         slack                                  6.565    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.199ns  (arrival time - required time)
  Source:                 tri_instance/p1/pwm_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/p1/pwm_count_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.186ns (52.657%)  route 0.167ns (47.343%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.482    tri_instance/p1/CLK
    SLICE_X9Y76          FDRE                                         r  tri_instance/p1/pwm_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  tri_instance/p1/pwm_count_reg[5]/Q
                         net (fo=6, routed)           0.167     1.791    tri_instance/p1/pwm_count_reg__0[5]
    SLICE_X10Y76         LUT4 (Prop_lut4_I2_O)        0.045     1.836 r  tri_instance/p1/pwm_count[6]_i_2/O
                         net (fo=1, routed)           0.000     1.836    tri_instance/p1/p_0_in[6]
    SLICE_X10Y76         FDRE                                         r  tri_instance/p1/pwm_count_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.831     1.996    tri_instance/p1/CLK
    SLICE_X10Y76         FDRE                                         r  tri_instance/p1/pwm_count_reg[6]/C
                         clock pessimism             -0.479     1.516    
    SLICE_X10Y76         FDRE (Hold_fdre_C_D)         0.120     1.636    tri_instance/p1/pwm_count_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.636    
                         arrival time                           1.836    
  -------------------------------------------------------------------
                         slack                                  0.199    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 w_data_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/temperature_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.141ns (49.695%)  route 0.143ns (50.305%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.591     1.510    CLK100MHZ_IBUF_BUFG
    SLICE_X1Y75          FDRE                                         r  w_data_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  w_data_reg[12]/Q
                         net (fo=5, routed)           0.143     1.794    tri_instance/Q[5]
    SLICE_X1Y75          FDRE                                         r  tri_instance/temperature_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.861     2.026    tri_instance/CLK
    SLICE_X1Y75          FDRE                                         r  tri_instance/temperature_reg[5]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X1Y75          FDRE (Hold_fdre_C_D)         0.071     1.581    tri_instance/temperature_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 cgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.333ns  (logic 0.190ns (57.003%)  route 0.143ns (42.997%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  cgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cgen/counter_reg[0]/Q
                         net (fo=8, routed)           0.143     1.768    cgen/counter[0]
    SLICE_X52Y95         LUT5 (Prop_lut5_I0_O)        0.049     1.817 r  cgen/counter[4]_i_1/O
                         net (fo=1, routed)           0.000     1.817    cgen/data0[4]
    SLICE_X52Y95         FDRE                                         r  cgen/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  cgen/counter_reg[4]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.107     1.603    cgen/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.817    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.218ns  (arrival time - required time)
  Source:                 cgen/counter_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/counter_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.326ns  (logic 0.186ns (57.003%)  route 0.140ns (42.997%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.499ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y96         FDRE                                         r  cgen/counter_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X52Y96         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cgen/counter_reg[2]/Q
                         net (fo=8, routed)           0.140     1.765    cgen/counter[2]
    SLICE_X52Y95         LUT6 (Prop_lut6_I4_O)        0.045     1.810 r  cgen/counter[5]_i_1/O
                         net (fo=1, routed)           0.000     1.810    cgen/data0[5]
    SLICE_X52Y95         FDRE                                         r  cgen/counter_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  cgen/counter_reg[5]/C
                         clock pessimism             -0.499     1.499    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.092     1.591    cgen/counter_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.591    
                         arrival time                           1.810    
  -------------------------------------------------------------------
                         slack                                  0.218    

Slack (MET) :             0.224ns  (arrival time - required time)
  Source:                 cgen/counter_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cgen/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.329ns  (logic 0.186ns (56.481%)  route 0.143ns (43.519%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.999ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.564     1.483    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X53Y95         FDRE                                         r  cgen/counter_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X53Y95         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  cgen/counter_reg[0]/Q
                         net (fo=8, routed)           0.143     1.768    cgen/counter[0]
    SLICE_X52Y95         LUT4 (Prop_lut4_I0_O)        0.045     1.813 r  cgen/counter[3]_i_1/O
                         net (fo=1, routed)           0.000     1.813    cgen/data0[3]
    SLICE_X52Y95         FDRE                                         r  cgen/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.834     1.999    cgen/CLK100MHZ_IBUF_BUFG
    SLICE_X52Y95         FDRE                                         r  cgen/counter_reg[3]/C
                         clock pessimism             -0.502     1.496    
    SLICE_X52Y95         FDRE (Hold_fdre_C_D)         0.092     1.588    cgen/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.588    
                         arrival time                           1.813    
  -------------------------------------------------------------------
                         slack                                  0.224    

Slack (MET) :             0.231ns  (arrival time - required time)
  Source:                 tri_instance/RGB_Color_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/R_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.336ns  (logic 0.186ns (55.312%)  route 0.150ns (44.688%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.593     1.512    tri_instance/CLK
    SLICE_X5Y78          FDRE                                         r  tri_instance/RGB_Color_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  tri_instance/RGB_Color_reg[2]/Q
                         net (fo=2, routed)           0.150     1.804    tri_instance/p1/p_0_in14_in
    SLICE_X5Y77          LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  tri_instance/p1/R_i_2/O
                         net (fo=1, routed)           0.000     1.849    tri_instance/p1_n_2
    SLICE_X5Y77          FDRE                                         r  tri_instance/R_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.861     2.026    tri_instance/CLK
    SLICE_X5Y77          FDRE                                         r  tri_instance/R_reg/C
                         clock pessimism             -0.500     1.525    
    SLICE_X5Y77          FDRE (Hold_fdre_C_D)         0.092     1.617    tri_instance/R_reg
  -------------------------------------------------------------------
                         required time                         -1.617    
                         arrival time                           1.849    
  -------------------------------------------------------------------
                         slack                                  0.231    

Slack (MET) :             0.240ns  (arrival time - required time)
  Source:                 tri_instance/p1/pwm_count_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/p1/pwm_count_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.186ns (56.027%)  route 0.146ns (43.973%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.996ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.563     1.482    tri_instance/p1/CLK
    SLICE_X9Y76          FDRE                                         r  tri_instance/p1/pwm_count_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X9Y76          FDRE (Prop_fdre_C_Q)         0.141     1.623 r  tri_instance/p1/pwm_count_reg[5]/Q
                         net (fo=6, routed)           0.146     1.769    tri_instance/p1/pwm_count_reg__0[5]
    SLICE_X9Y76          LUT6 (Prop_lut6_I0_O)        0.045     1.814 r  tri_instance/p1/pwm_count[5]_i_1/O
                         net (fo=1, routed)           0.000     1.814    tri_instance/p1/p_0_in[5]
    SLICE_X9Y76          FDRE                                         r  tri_instance/p1/pwm_count_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.831     1.996    tri_instance/p1/CLK
    SLICE_X9Y76          FDRE                                         r  tri_instance/p1/pwm_count_reg[5]/C
                         clock pessimism             -0.513     1.482    
    SLICE_X9Y76          FDRE (Hold_fdre_C_D)         0.092     1.574    tri_instance/p1/pwm_count_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.814    
  -------------------------------------------------------------------
                         slack                                  0.240    

Slack (MET) :             0.263ns  (arrival time - required time)
  Source:                 tri_instance/RGB_Color_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            tri_instance/RGB_Color_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.027ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.514ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.593     1.512    tri_instance/CLK
    SLICE_X5Y78          FDRE                                         r  tri_instance/RGB_Color_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y78          FDRE (Prop_fdre_C_Q)         0.141     1.653 r  tri_instance/RGB_Color_reg[1]/Q
                         net (fo=2, routed)           0.168     1.822    tri_instance/p_1_in
    SLICE_X5Y78          LUT6 (Prop_lut6_I5_O)        0.045     1.867 r  tri_instance/RGB_Color[1]_i_1/O
                         net (fo=1, routed)           0.000     1.867    tri_instance/RGB_Color[1]_i_1_n_0
    SLICE_X5Y78          FDRE                                         r  tri_instance/RGB_Color_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.862     2.027    tri_instance/CLK
    SLICE_X5Y78          FDRE                                         r  tri_instance/RGB_Color_reg[1]/C
                         clock pessimism             -0.514     1.512    
    SLICE_X5Y78          FDRE (Hold_fdre_C_D)         0.091     1.603    tri_instance/RGB_Color_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.603    
                         arrival time                           1.867    
  -------------------------------------------------------------------
                         slack                                  0.263    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg_instance/Counter_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_instance/Counter_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.591     1.510    seg_instance/CLK
    SLICE_X0Y75          FDRE                                         r  seg_instance/Counter_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y75          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  seg_instance/Counter_reg[10]/Q
                         net (fo=1, routed)           0.121     1.773    seg_instance/Counter_reg_n_0_[10]
    SLICE_X0Y75          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  seg_instance/Counter_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    seg_instance/Counter_reg[8]_i_1_n_5
    SLICE_X0Y75          FDRE                                         r  seg_instance/Counter_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.861     2.026    seg_instance/CLK
    SLICE_X0Y75          FDRE                                         r  seg_instance/Counter_reg[10]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y75          FDRE (Hold_fdre_C_D)         0.105     1.615    seg_instance/Counter_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    

Slack (MET) :             0.268ns  (arrival time - required time)
  Source:                 seg_instance/Counter_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            seg_instance/Counter_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.252ns (67.478%)  route 0.121ns (32.522%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.026ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.591     1.510    seg_instance/CLK
    SLICE_X0Y74          FDRE                                         r  seg_instance/Counter_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y74          FDRE (Prop_fdre_C_Q)         0.141     1.651 r  seg_instance/Counter_reg[6]/Q
                         net (fo=1, routed)           0.121     1.773    seg_instance/Counter_reg_n_0_[6]
    SLICE_X0Y74          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.884 r  seg_instance/Counter_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.884    seg_instance/Counter_reg[4]_i_1_n_5
    SLICE_X0Y74          FDRE                                         r  seg_instance/Counter_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  CLK100MHZ (IN)
                         net (fo=0)                   0.000     0.000    CLK100MHZ
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  CLK100MHZ_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    CLK100MHZ_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  CLK100MHZ_IBUF_BUFG_inst/O
                         net (fo=65, routed)          0.861     2.026    seg_instance/CLK
    SLICE_X0Y74          FDRE                                         r  seg_instance/Counter_reg[6]/C
                         clock pessimism             -0.515     1.510    
    SLICE_X0Y74          FDRE (Hold_fdre_C_D)         0.105     1.615    seg_instance/Counter_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.615    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.268    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK100MHZ }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  CLK100MHZ_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y77     seg_instance/Counter_reg[17]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     seg_instance/Counter_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     seg_instance/Counter_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y73     seg_instance/Counter_reg[3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     seg_instance/Counter_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     seg_instance/Counter_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     seg_instance/Counter_reg[6]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y74     seg_instance/Counter_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y75     seg_instance/Counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     seg_instance/Counter_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     seg_instance/Counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     seg_instance/Counter_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     seg_instance/Counter_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     seg_instance/Counter_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     seg_instance/Counter_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     seg_instance/Counter_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     seg_instance/Counter_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     seg_instance/Counter_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y75     seg_instance/Counter_reg[9]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y77     seg_instance/Counter_reg[17]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     seg_instance/Counter_reg[1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     seg_instance/Counter_reg[2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y73     seg_instance/Counter_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     seg_instance/Counter_reg[4]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     seg_instance/Counter_reg[4]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     seg_instance/Counter_reg[5]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     seg_instance/Counter_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     seg_instance/Counter_reg[6]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y74     seg_instance/Counter_reg[6]/C



