
---------- Begin Simulation Statistics ----------
host_inst_rate                                 266655                       # Simulator instruction rate (inst/s)
host_mem_usage                                 403468                       # Number of bytes of host memory used
host_seconds                                    75.00                       # Real time elapsed on the host
host_tick_rate                              322249898                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                    20000010                       # Number of instructions simulated
sim_seconds                                  0.024170                       # Number of seconds simulated
sim_ticks                                 24169916000                       # Number of ticks simulated
system.cpu.dcache.ReadReq_accesses            2851524                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency 46280.166937                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency 29787.667171                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits                2356487                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency    22910395000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate          0.173604                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses               495037                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits            181360                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency   9343646500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate     0.110003                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses          313675                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses           1670212                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency 49673.768304                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency 35617.267372                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits               1240800                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency   21330512195                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate         0.257100                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses              429412                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits           220475                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency   7441764993                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate     0.125096                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses         208937                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets 62008.878895                       # average number of cycles each access was blocked
system.cpu.dcache.avg_refs                   6.883271                       # Average number of references to valid blocks.
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets           40601                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets   2517622492                       # number of cycles access was blocked
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.demand_accesses             4521736                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency 47856.514740                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency 32118.304771                       # average overall mshr miss latency
system.cpu.dcache.demand_hits                 3597287                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency     44240907195                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate           0.204446                       # miss rate for demand accesses
system.cpu.dcache.demand_misses                924449                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits             401835                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency  16785411493                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate      0.115578                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses           522612                       # number of demand (read+write) MSHR misses
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.occ_%::0                   0.997810                       # Average percentage of cache occupancy
system.cpu.dcache.occ_blocks::0           1021.757687                       # Average occupied blocks per context
system.cpu.dcache.overall_accesses            4521736                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency 47856.514740                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency 32118.304771                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.dcache.overall_hits                3597287                       # number of overall hits
system.cpu.dcache.overall_miss_latency    44240907195                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate          0.204446                       # miss rate for overall accesses
system.cpu.dcache.overall_misses               924449                       # number of overall misses
system.cpu.dcache.overall_mshr_hits            401835                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency  16785411493                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate     0.115578                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses          522612                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.dcache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.dcache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.dcache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.dcache.replacements                 521589                       # number of replacements
system.cpu.dcache.sampled_refs                 522613                       # Sample count of references to valid blocks.
system.cpu.dcache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.dcache.tagsinuse               1021.757687                       # Cycle average of tags in use
system.cpu.dcache.total_refs                  3597287                       # Total number of references to valid blocks.
system.cpu.dcache.warmup_cycle           500267204000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks                   208530                       # number of writebacks
system.cpu.dtb.data_accesses                        2                       # DTB accesses
system.cpu.dtb.data_acv                             0                       # DTB access violations
system.cpu.dtb.data_hits                            2                       # DTB hits
system.cpu.dtb.data_misses                          0                       # DTB misses
system.cpu.dtb.fetch_accesses                       0                       # ITB accesses
system.cpu.dtb.fetch_acv                            0                       # ITB acv
system.cpu.dtb.fetch_hits                           0                       # ITB hits
system.cpu.dtb.fetch_misses                         0                       # ITB misses
system.cpu.dtb.read_accesses                        2                       # DTB read accesses
system.cpu.dtb.read_acv                             0                       # DTB read access violations
system.cpu.dtb.read_hits                            2                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.write_acv                            0                       # DTB write access violations
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.icache.ReadReq_accesses           11591099                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency 62857.142857                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency 60845.454545                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits               11591043                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency        3520000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate          0.000005                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses                   56                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_miss_latency      3346500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate     0.000005                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses              55                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.cpu.icache.avg_refs               206982.910714                       # Average number of references to valid blocks.
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.demand_accesses            11591099                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency 62857.142857                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency 60845.454545                       # average overall mshr miss latency
system.cpu.icache.demand_hits                11591043                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency         3520000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate           0.000005                       # miss rate for demand accesses
system.cpu.icache.demand_misses                    56                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits                  0                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency      3346500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate      0.000005                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses               55                       # number of demand (read+write) MSHR misses
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.mshr_cap_events                   0                       # number of times MSHR cap was activated
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.icache.occ_%::0                   0.106311                       # Average percentage of cache occupancy
system.cpu.icache.occ_blocks::0             54.431132                       # Average occupied blocks per context
system.cpu.icache.overall_accesses           11591099                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency 62857.142857                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency 60845.454545                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.cpu.icache.overall_hits               11591043                       # number of overall hits
system.cpu.icache.overall_miss_latency        3520000                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate          0.000005                       # miss rate for overall accesses
system.cpu.icache.overall_misses                   56                       # number of overall misses
system.cpu.icache.overall_mshr_hits                 0                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency      3346500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate     0.000005                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses              55                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.cpu.icache.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.cpu.icache.prefetch_accuracy          no_value                       # ratio of good prefetches to total prefetches
system.cpu.icache.prefetch_hits                     0                       # number of prefetched blocks that were accessed
system.cpu.icache.replacements                      0                       # number of replacements
system.cpu.icache.sampled_refs                     56                       # Sample count of references to valid blocks.
system.cpu.icache.soft_prefetch_mshr_full            0                       # number of mshr full events for SW prefetching instrutions
system.cpu.icache.tagsinuse                 54.431132                       # Cycle average of tags in use
system.cpu.icache.total_refs                 11591043                       # Total number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks                        0                       # number of writebacks
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.itb.data_accesses                        0                       # DTB accesses
system.cpu.itb.data_acv                             0                       # DTB access violations
system.cpu.itb.data_hits                            0                       # DTB hits
system.cpu.itb.data_misses                          0                       # DTB misses
system.cpu.itb.fetch_accesses                       2                       # ITB accesses
system.cpu.itb.fetch_acv                            0                       # ITB acv
system.cpu.itb.fetch_hits                           2                       # ITB hits
system.cpu.itb.fetch_misses                         0                       # ITB misses
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.read_acv                             0                       # DTB read access violations
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.write_acv                            0                       # DTB write access violations
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.numCycles                                2                       # number of cpu cycles simulated
system.cpu.num_insts                                2                       # Number of instructions executed
system.cpu.num_refs                                 2                       # Number of memory references
system.cpu.workload.PROG:num_syscalls               0                       # Number of system calls
system.l2.HardPFReq_avg_mshr_miss_latency 92705.228572                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency     25729872664                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate                inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses                277545                       # number of HardPFReq MSHR misses
system.l2.ReadExReq_accesses                   208937                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency     107365.298857                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency 98616.433606                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits                       156688                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency           5609729500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate                0.250071                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses                      52249                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits                    7554                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency      4407661500                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate           0.213916                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses                 44695                       # number of ReadExReq MSHR misses
system.l2.ReadReq_accesses                     313733                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_avg_miss_latency       120148.206731                       # average ReadReq miss latency
system.l2.ReadReq_avg_mshr_miss_latency  113014.813493                       # average ReadReq mshr miss latency
system.l2.ReadReq_hits                         261259                       # number of ReadReq hits
system.l2.ReadReq_miss_latency             6304657000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_rate                  0.167257                       # miss rate for ReadReq accesses
system.l2.ReadReq_misses                        52474                       # number of ReadReq misses
system.l2.ReadReq_mshr_hits                      7647                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_miss_latency        5065776000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate             0.142873                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_misses                   44824                       # number of ReadReq MSHR misses
system.l2.Writeback_accesses                   208530                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_hits                       208530                       # number of Writeback hits
system.l2.avg_blocked_cycles::no_mshrs       no_value                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets     no_value                       # average number of cycles each access was blocked
system.l2.avg_refs                           1.124262                       # Average number of references to valid blocks.
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.demand_accesses                      522670                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency        113770.484994                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency   105825.997833                       # average overall mshr miss latency
system.l2.demand_hits                          417947                       # number of demand (read+write) hits
system.l2.demand_miss_latency             11914386500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate                   0.200362                       # miss rate for demand accesses
system.l2.demand_misses                        104723                       # number of demand (read+write) misses
system.l2.demand_mshr_hits                      15201                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency         9473437500                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate              0.171273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses                    89519                       # number of demand (read+write) MSHR misses
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.mshr_cap_events                           0                       # number of times MSHR cap was activated
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.l2.occ_%::0                           0.309777                       # Average percentage of cache occupancy
system.l2.occ_%::1                           0.346413                       # Average percentage of cache occupancy
system.l2.occ_blocks::0                   5075.392282                       # Average occupied blocks per context
system.l2.occ_blocks::1                   5675.628999                       # Average occupied blocks per context
system.l2.overall_accesses                     522670                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency       113770.484994                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency  95905.101465                       # average overall mshr miss latency
system.l2.overall_avg_mshr_uncacheable_latency     no_value                       # average overall mshr uncacheable latency
system.l2.overall_hits                         417947                       # number of overall hits
system.l2.overall_miss_latency            11914386500                       # number of overall miss cycles
system.l2.overall_miss_rate                  0.200362                       # miss rate for overall accesses
system.l2.overall_misses                       104723                       # number of overall misses
system.l2.overall_mshr_hits                     15201                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency       35203310164                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate             0.702286                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses                  367064                       # number of overall MSHR misses
system.l2.overall_mshr_uncacheable_latency            0                       # number of overall MSHR uncacheable cycles
system.l2.overall_mshr_uncacheable_misses            0                       # number of overall MSHR uncacheable misses
system.l2.prefetch_accuracy                  0.406471                       # ratio of good prefetches to total prefetches
system.l2.prefetch_hits                        112814                       # number of prefetched blocks that were accessed
system.l2.prefetcher.num_hwpf_already_in_prefetcher       396349                       # number of hwpf that were already in the prefetch queue
system.l2.prefetcher.num_hwpf_evicted               0                       # number of hwpf removed due to no buffer left
system.l2.prefetcher.num_hwpf_identified       747386                       # number of hwpf identified
system.l2.prefetcher.num_hwpf_issued           301636                       # number of hwpf issued
system.l2.prefetcher.num_hwpf_removed_MSHR_hit        49350                       # number of hwpf removed because MSHR allocated
system.l2.prefetcher.num_hwpf_span_page             0                       # number of hwpf spanning a virtual page
system.l2.prefetcher.num_hwpf_squashed_from_miss            0                       # number of hwpf that got squashed due to a miss aborting calculation time
system.l2.replacements                         355292                       # number of replacements
system.l2.sampled_refs                         366259                       # Sample count of references to valid blocks.
system.l2.soft_prefetch_mshr_full                   0                       # number of mshr full events for SW prefetching instrutions
system.l2.tagsinuse                      10751.021281                       # Cycle average of tags in use
system.l2.total_refs                           411771                       # Total number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.writebacks                           202711                       # number of writebacks
system.switch_cpus.dtb.data_accesses          2247102                       # DTB accesses
system.switch_cpus.dtb.data_acv                     0                       # DTB access violations
system.switch_cpus.dtb.data_hits              2245642                       # DTB hits
system.switch_cpus.dtb.data_misses               1460                       # DTB misses
system.switch_cpus.dtb.fetch_accesses               0                       # ITB accesses
system.switch_cpus.dtb.fetch_acv                    0                       # ITB acv
system.switch_cpus.dtb.fetch_hits                   0                       # ITB hits
system.switch_cpus.dtb.fetch_misses                 0                       # ITB misses
system.switch_cpus.dtb.read_accesses          1411189                       # DTB read accesses
system.switch_cpus.dtb.read_acv                     0                       # DTB read access violations
system.switch_cpus.dtb.read_hits              1410550                       # DTB read hits
system.switch_cpus.dtb.read_misses                639                       # DTB read misses
system.switch_cpus.dtb.write_accesses          835913                       # DTB write accesses
system.switch_cpus.dtb.write_acv                    0                       # DTB write access violations
system.switch_cpus.dtb.write_hits              835092                       # DTB write hits
system.switch_cpus.dtb.write_misses               821                       # DTB write misses
system.switch_cpus.idle_fraction                    1                       # Percentage of idle cycles
system.switch_cpus.itb.data_accesses                0                       # DTB accesses
system.switch_cpus.itb.data_acv                     0                       # DTB access violations
system.switch_cpus.itb.data_hits                    0                       # DTB hits
system.switch_cpus.itb.data_misses                  0                       # DTB misses
system.switch_cpus.itb.fetch_accesses        10001463                       # ITB accesses
system.switch_cpus.itb.fetch_acv                    0                       # ITB acv
system.switch_cpus.itb.fetch_hits            10001461                       # ITB hits
system.switch_cpus.itb.fetch_misses                 2                       # ITB misses
system.switch_cpus.itb.read_accesses                0                       # DTB read accesses
system.switch_cpus.itb.read_acv                     0                       # DTB read access violations
system.switch_cpus.itb.read_hits                    0                       # DTB read hits
system.switch_cpus.itb.read_misses                  0                       # DTB read misses
system.switch_cpus.itb.write_accesses               0                       # DTB write accesses
system.switch_cpus.itb.write_acv                    0                       # DTB write access violations
system.switch_cpus.itb.write_hits                   0                       # DTB write hits
system.switch_cpus.itb.write_misses                 0                       # DTB write misses
system.switch_cpus.not_idle_fraction                0                       # Percentage of non-idle cycles
system.switch_cpus.numCycles                 34454410                       # number of cpu cycles simulated
system.switch_cpus.num_insts                 10000001                       # Number of instructions executed
system.switch_cpus.num_refs                   2768258                       # Number of memory references
system.switch_cpus_1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus_1.BPredUnit.BTBHits          55091                       # Number of BTB hits
system.switch_cpus_1.BPredUnit.BTBLookups        56623                       # Number of BTB lookups
system.switch_cpus_1.BPredUnit.RASInCorrect            0                       # Number of incorrect RAS predictions.
system.switch_cpus_1.BPredUnit.condIncorrect          548                       # Number of conditional branches incorrect
system.switch_cpus_1.BPredUnit.condPredicted        56439                       # Number of conditional branches predicted
system.switch_cpus_1.BPredUnit.lookups          56751                       # Number of BP lookups
system.switch_cpus_1.BPredUnit.usedRAS              0                       # Number of times the RAS was used to get a target.
system.switch_cpus_1.commit.COM:branches        53216                       # Number of branches committed
system.switch_cpus_1.commit.COM:bw_lim_events       996612                       # number cycles where commit BW limit reached
system.switch_cpus_1.commit.COM:bw_limited            0                       # number of insts not committed due to BW limits
system.switch_cpus_1.commit.COM:committed_per_cycle::samples     10567728                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::mean     0.946308                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::stdev     2.455235                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::0      8986438     85.04%     85.04% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::1       132263      1.25%     86.29% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::2       105017      0.99%     87.28% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::3        76396      0.72%     88.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::4        75029      0.71%     88.71% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::5        74569      0.71%     89.42% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::6        66849      0.63%     90.05% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::7        54555      0.52%     90.57% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::8       996612      9.43%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:committed_per_cycle::total     10567728                       # Number of insts commited each cycle
system.switch_cpus_1.commit.COM:count        10000321                       # Number of instructions committed
system.switch_cpus_1.commit.COM:loads         1723297                       # Number of loads committed
system.switch_cpus_1.commit.COM:membars             0                       # Number of memory barriers committed
system.switch_cpus_1.commit.COM:refs          2766884                       # Number of memory references committed
system.switch_cpus_1.commit.COM:swp_count            0                       # Number of s/w prefetches committed
system.switch_cpus_1.commit.branchMispredicts          547                       # The number of times a branch was mispredicted
system.switch_cpus_1.commit.commitCommittedInsts     10000321                       # The number of committed instructions
system.switch_cpus_1.commit.commitSquashedInsts      2401746                       # The number of squashed insts skipped by commit
system.switch_cpus_1.committedInsts          10000007                       # Number of Instructions Simulated
system.switch_cpus_1.committedInsts_total     10000007                       # Number of Instructions Simulated
system.switch_cpus_1.cpi                     1.388541                       # CPI: Cycles Per Instruction
system.switch_cpus_1.cpi_total               1.388541                       # CPI: Total CPI of All Threads
system.switch_cpus_1.decode.DECODE:BlockedCycles      4973840                       # Number of cycles decode is blocked
system.switch_cpus_1.decode.DECODE:BranchMispred            1                       # Number of times decode detected a branch misprediction
system.switch_cpus_1.decode.DECODE:BranchResolved          307                       # Number of times decode resolved a branch
system.switch_cpus_1.decode.DECODE:DecodedInsts     16108648                       # Number of instructions handled by decode
system.switch_cpus_1.decode.DECODE:IdleCycles      3375303                       # Number of cycles decode is idle
system.switch_cpus_1.decode.DECODE:RunCycles      2160252                       # Number of cycles decode is running
system.switch_cpus_1.decode.DECODE:SquashCycles       451380                       # Number of cycles decode is squashing
system.switch_cpus_1.decode.DECODE:SquashedInsts            8                       # Number of squashed instructions handled by decode
system.switch_cpus_1.decode.DECODE:UnblockCycles        58332                       # Number of cycles decode is unblocking
system.switch_cpus_1.dtb.data_accesses        3170792                       # DTB accesses
system.switch_cpus_1.dtb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.dtb.data_hits            3166078                       # DTB hits
system.switch_cpus_1.dtb.data_misses             4714                       # DTB misses
system.switch_cpus_1.dtb.fetch_accesses             0                       # ITB accesses
system.switch_cpus_1.dtb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.dtb.fetch_hits                 0                       # ITB hits
system.switch_cpus_1.dtb.fetch_misses               0                       # ITB misses
system.switch_cpus_1.dtb.read_accesses        2230570                       # DTB read accesses
system.switch_cpus_1.dtb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.dtb.read_hits            2228528                       # DTB read hits
system.switch_cpus_1.dtb.read_misses             2042                       # DTB read misses
system.switch_cpus_1.dtb.write_accesses        940222                       # DTB write accesses
system.switch_cpus_1.dtb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.dtb.write_hits            937550                       # DTB write hits
system.switch_cpus_1.dtb.write_misses            2672                       # DTB write misses
system.switch_cpus_1.fetch.Branches             56751                       # Number of branches that fetch encountered
system.switch_cpus_1.fetch.CacheLines         1589636                       # Number of cache lines fetched
system.switch_cpus_1.fetch.Cycles             3812399                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus_1.fetch.IcacheSquashes         4295                       # Number of outstanding Icache misses that were squashed
system.switch_cpus_1.fetch.Insts             16136714                       # Number of instructions fetch has processed
system.switch_cpus_1.fetch.SquashCycles        400122                       # Number of cycles fetch has spent squashing
system.switch_cpus_1.fetch.branchRate        0.004087                       # Number of branch fetches per cycle
system.switch_cpus_1.fetch.icacheStallCycles      1589636                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus_1.fetch.predictedBranches        55091                       # Number of branches that fetch has predicted taken
system.switch_cpus_1.fetch.rate              1.162134                       # Number of inst fetches per cycle
system.switch_cpus_1.fetch.rateDist::samples     11019108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::mean     1.464430                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::stdev     3.016786                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::0        8796347     79.83%     79.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::1          35298      0.32%     80.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::2          86496      0.78%     80.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::3          33690      0.31%     81.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::4         109823      1.00%     82.24% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::5          20935      0.19%     82.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::6          72603      0.66%     83.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::7          63559      0.58%     83.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::8        1800357     16.34%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.fetch.rateDist::total     11019108                       # Number of instructions fetched each cycle (Total)
system.switch_cpus_1.idleCycles               2866313                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus_1.iew.EXEC:branches          54654                       # Number of branches executed
system.switch_cpus_1.iew.EXEC:nop                 324                       # number of nop insts executed
system.switch_cpus_1.iew.EXEC:rate           0.872864                       # Inst execution rate
system.switch_cpus_1.iew.EXEC:refs            3906903                       # number of memory reference insts executed
system.switch_cpus_1.iew.EXEC:stores          1229560                       # Number of stores executed
system.switch_cpus_1.iew.EXEC:swp                   0                       # number of swp insts executed
system.switch_cpus_1.iew.WB:consumers         7106630                       # num instructions consuming a value
system.switch_cpus_1.iew.WB:count            11324345                       # cumulative count of insts written-back
system.switch_cpus_1.iew.WB:fanout           0.837440                       # average fanout of values written-back
system.switch_cpus_1.iew.WB:penalized               0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus_1.iew.WB:penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus_1.iew.WB:producers         5951375                       # num instructions producing a value
system.switch_cpus_1.iew.WB:rate             0.815556                       # insts written-back per cycle
system.switch_cpus_1.iew.WB:sent             11329235                       # cumulative count of insts sent to commit
system.switch_cpus_1.iew.branchMispredicts          551                       # Number of branch mispredicts detected at execute
system.switch_cpus_1.iew.iewBlockCycles        887067                       # Number of cycles IEW is blocking
system.switch_cpus_1.iew.iewDispLoadInsts      2706426                       # Number of dispatched load instructions
system.switch_cpus_1.iew.iewDispNonSpecInsts            0                       # Number of dispatched non-speculative instructions
system.switch_cpus_1.iew.iewDispSquashedInsts       585082                       # Number of squashed instructions skipped by dispatch
system.switch_cpus_1.iew.iewDispStoreInsts      1234221                       # Number of dispatched store instructions
system.switch_cpus_1.iew.iewDispatchedInsts     12420881                       # Number of instructions dispatched to IQ
system.switch_cpus_1.iew.iewExecLoadInsts      2677343                       # Number of load instructions executed
system.switch_cpus_1.iew.iewExecSquashedInsts       217518                       # Number of squashed instructions skipped in execute
system.switch_cpus_1.iew.iewExecutedInsts     12120087                       # Number of executed instructions
system.switch_cpus_1.iew.iewIQFullEvents        13198                       # Number of times the IQ has become full, causing a stall
system.switch_cpus_1.iew.iewIdleCycles              0                       # Number of cycles IEW is idle
system.switch_cpus_1.iew.iewLSQFullEvents          109                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus_1.iew.iewSquashCycles       451380                       # Number of cycles IEW is squashing
system.switch_cpus_1.iew.iewUnblockCycles        31947                       # Number of cycles IEW is unblocking
system.switch_cpus_1.iew.lsq.thread.0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus_1.iew.lsq.thread.0.cacheBlocked       815547                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus_1.iew.lsq.thread.0.forwLoads            0                       # Number of loads that had data forwarded from stores
system.switch_cpus_1.iew.lsq.thread.0.ignoredResponses            0                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus_1.iew.lsq.thread.0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus_1.iew.lsq.thread.0.memOrderViolation            0                       # Number of memory ordering violations
system.switch_cpus_1.iew.lsq.thread.0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus_1.iew.lsq.thread.0.squashedLoads       983112                       # Number of loads squashed
system.switch_cpus_1.iew.lsq.thread.0.squashedStores       190625                       # Number of stores squashed
system.switch_cpus_1.iew.memOrderViolationEvents            0                       # Number of memory order violations
system.switch_cpus_1.iew.predictedNotTakenIncorrect           75                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus_1.iew.predictedTakenIncorrect          476                       # Number of branches that were predicted taken incorrectly
system.switch_cpus_1.ipc                     0.720180                       # IPC: Instructions Per Cycle
system.switch_cpus_1.ipc_total               0.720180                       # IPC: Total IPC of All Threads
system.switch_cpus_1.iq.ISSUE:FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntAlu      3033975     24.59%     24.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntMult          301      0.00%     24.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IntDiv            0      0.00%     24.59% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatAdd      2805535     22.74%     47.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCmp            0      0.00%     47.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatCvt            0      0.00%     47.33% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatMult      2342968     18.99%     66.32% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatDiv       236782      1.92%     68.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::FloatSqrt            0      0.00%     68.24% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemRead      2687358     21.78%     90.02% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::MemWrite      1230693      9.98%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus_1.iq.ISSUE:FU_type_0::total     12337612                       # Type of FU issued
system.switch_cpus_1.iq.ISSUE:fu_busy_cnt      1053616                       # FU busy when requested
system.switch_cpus_1.iq.ISSUE:fu_busy_rate     0.085399                       # FU busy rate (busy events/executed inst)
system.switch_cpus_1.iq.ISSUE:fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntAlu            7      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntMult            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IntDiv            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatAdd         1527      0.14%      0.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCmp            0      0.00%      0.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatCvt            0      0.00%      0.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatMult       769213     73.01%     73.15% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatDiv       272356     25.85%     99.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::FloatSqrt            0      0.00%     99.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemRead         9730      0.92%     99.93% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::MemWrite          783      0.07%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::samples     11019108                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::mean     1.119656                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::stdev     1.608206                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::0      6032552     54.75%     54.75% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::1      1624342     14.74%     69.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::2      1391223     12.63%     82.11% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::3       926834      8.41%     90.52% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::4       528510      4.80%     95.32% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::5       239261      2.17%     97.49% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::6       111213      1.01%     98.50% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::7       148685      1.35%     99.85% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::8        16488      0.15%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:issued_per_cycle::total     11019108                       # Number of insts issued each cycle
system.switch_cpus_1.iq.ISSUE:rate           0.888530                       # Inst issue rate
system.switch_cpus_1.iq.iqInstsAdded         12420557                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus_1.iq.iqInstsIssued        12337612                       # Number of instructions issued
system.switch_cpus_1.iq.iqSquashedInstsExamined      2420389                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus_1.iq.iqSquashedInstsIssued        24174                       # Number of squashed instructions issued
system.switch_cpus_1.iq.iqSquashedOperandsExamined       947649                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus_1.itb.data_accesses              0                       # DTB accesses
system.switch_cpus_1.itb.data_acv                   0                       # DTB access violations
system.switch_cpus_1.itb.data_hits                  0                       # DTB hits
system.switch_cpus_1.itb.data_misses                0                       # DTB misses
system.switch_cpus_1.itb.fetch_accesses       1589638                       # ITB accesses
system.switch_cpus_1.itb.fetch_acv                  0                       # ITB acv
system.switch_cpus_1.itb.fetch_hits           1589636                       # ITB hits
system.switch_cpus_1.itb.fetch_misses               2                       # ITB misses
system.switch_cpus_1.itb.read_accesses              0                       # DTB read accesses
system.switch_cpus_1.itb.read_acv                   0                       # DTB read access violations
system.switch_cpus_1.itb.read_hits                  0                       # DTB read hits
system.switch_cpus_1.itb.read_misses                0                       # DTB read misses
system.switch_cpus_1.itb.write_accesses             0                       # DTB write accesses
system.switch_cpus_1.itb.write_acv                  0                       # DTB write access violations
system.switch_cpus_1.itb.write_hits                 0                       # DTB write hits
system.switch_cpus_1.itb.write_misses               0                       # DTB write misses
system.switch_cpus_1.memDep0.conflictingLoads            0                       # Number of conflicting loads.
system.switch_cpus_1.memDep0.conflictingStores            0                       # Number of conflicting stores.
system.switch_cpus_1.memDep0.insertedLoads      2706426                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus_1.memDep0.insertedStores      1234221                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus_1.numCycles               13885421                       # number of cpu cycles simulated
system.switch_cpus_1.rename.RENAME:BlockCycles      3328340                       # Number of cycles rename is blocking
system.switch_cpus_1.rename.RENAME:CommittedMaps      8590499                       # Number of HB maps that are committed
system.switch_cpus_1.rename.RENAME:IQFullEvents       192987                       # Number of times rename has blocked due to IQ full
system.switch_cpus_1.rename.RENAME:IdleCycles      3839998                       # Number of cycles rename is idle
system.switch_cpus_1.rename.RENAME:LSQFullEvents      1616784                       # Number of times rename has blocked due to LSQ full
system.switch_cpus_1.rename.RENAME:ROBFullEvents        13325                       # Number of times rename has blocked due to ROB full
system.switch_cpus_1.rename.RENAME:RenameLookups     22413914                       # Number of register rename lookups that rename has made
system.switch_cpus_1.rename.RENAME:RenamedInsts     14232507                       # Number of instructions processed by rename
system.switch_cpus_1.rename.RENAME:RenamedOperands     12249253                       # Number of destination operands rename has renamed
system.switch_cpus_1.rename.RENAME:RunCycles      1694531                       # Number of cycles rename is running
system.switch_cpus_1.rename.RENAME:SquashCycles       451380                       # Number of cycles rename is squashing
system.switch_cpus_1.rename.RENAME:UnblockCycles      1704858                       # Number of cycles rename is unblocking
system.switch_cpus_1.rename.RENAME:UndoneMaps      3658665                       # Number of HB maps that are undone due to squashing
system.switch_cpus_1.rename.RENAME:serializeStallCycles            0                       # count of cycles rename stalled for serializing inst
system.switch_cpus_1.rename.RENAME:serializingInsts            0                       # count of serializing insts renamed
system.switch_cpus_1.rename.RENAME:skidInsts      5565692                       # count of insts added to the skid buffer
system.switch_cpus_1.rename.RENAME:tempSerializingInsts            0                       # count of temporary serializing insts renamed
system.switch_cpus_1.timesIdled                 20509                       # Number of times that the entire CPU went into an idle state and unscheduled itself

---------- End Simulation Statistics   ----------
