==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 10.703 seconds; current allocated memory: 476.516 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 11.764 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: csim_design -quiet 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch GCC as the compiler.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO: [HLS 200-111] Finished Command csim_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.939 seconds; current allocated memory: 483.723 MB.
INFO: [HLS 200-112] Total CPU user time: 2 seconds. Total CPU system time: 1 seconds. Total elapsed time: 6.938 seconds; peak allocated memory: 1.099 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 686.004 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.334 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:311:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:311:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:311:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.849 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:347).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.738 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.105 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (src/enc.c:188) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_193_1' (src/enc.c:188) in function 'clefia_enc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (src/enc.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (src/enc.c:144) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:114:18)...68 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.227 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
WARNING: [SYN 201-107] Renaming port name 'clefia_enc/Clefia_enc' to 'clefia_enc/Clefia_enc_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.209 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.08 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.275 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.248 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln117', src/enc.c:117) of variable 'xor_ln124_18', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_10', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('rk_load', src/enc.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'store' operation ('fin_addr_6_write_ln117', src/enc.c:117) of variable 'xor_ln124_17', src/enc.c:124 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.03 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.709 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.118 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.138 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.122 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label26' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.195 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.152 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label27' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.271 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.173 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.528 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.973 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.477 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.451 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label22' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.527 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_VITIS_LOOP_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.516 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.255 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.324 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/Clefia_enc_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'Clefia_enc_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_VITIS_LOOP_193_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_VITIS_LOOP_193_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_rk_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.17 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 19 seconds. CPU system time: 1 seconds. Elapsed time: 29.706 seconds; current allocated memory: 447.789 MB.
INFO: [HLS 200-112] Total CPU user time: 21 seconds. Total CPU system time: 3 seconds. Total elapsed time: 31.631 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1510] Running: set_part xc7z020clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file enc_ip/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 11.021 seconds; current allocated memory: 481.168 MB.
INFO: [HLS 200-112] Total CPU user time: 4 seconds. Total CPU system time: 1 seconds. Total elapsed time: 12.123 seconds; peak allocated memory: 1.109 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 668.820 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.779 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-291] Loop 'VITIS_LOOP_193_1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:193:21)
INFO: [HLS 214-291] Loop 'ByteXor_label2' is marked as complete unroll implied by the pipeline pragma (src/enc.c:123:18)
INFO: [HLS 214-291] Loop 'ByteCpy_label1' is marked as complete unroll implied by the pipeline pragma (src/enc.c:116:18)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_193_1' (src/enc.c:193:21) in function 'ClefiaGfn4' completely with a factor of 26 (src/enc.c:189:0)
INFO: [HLS 214-186] Unrolling loop 'ByteXor_label2' (src/enc.c:123:18) in function 'ByteXor' completely with a factor of 4 (src/enc.c:122:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:311:0)
INFO: [HLS 214-178] Inlining function 'ClefiaEncrypt' into 'clefia_enc' (src/enc.c:334:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:116:18) in function 'clefia_enc' completely with a factor of 16 (src/enc.c:334:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:116:18) in function 'ClefiaF1Xor' completely with a factor of 4 (src/enc.c:166:0)
INFO: [HLS 214-186] Unrolling loop 'ByteCpy_label1' (src/enc.c:116:18) in function 'ClefiaF0Xor' completely with a factor of 4 (src/enc.c:143:0)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 4.223 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:316).
INFO: [XFORM 203-603] Inlining function 'ByteXor' into 'clefia_enc' (src/enc.c:317).
INFO: [XFORM 203-603] Inlining function 'ClefiaGfn4' into 'clefia_enc' (src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:323).
INFO: [XFORM 203-603] Inlining function 'ByteXor.1' into 'clefia_enc' (src/enc.c:324).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:192->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:198->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:199->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195->src/enc.c:320).
INFO: [XFORM 203-603] Inlining function 'ByteCpy' into 'clefia_enc' (src/enc.c:202->src/enc.c:320).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.041 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.582 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-502] Unrolling all loops for pipelining in function 'clefia_enc' (src/enc.c:10:18).
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 16.
INFO: [XFORM 203-102] Partitioning array 'fin' (src/enc.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'fout' (src/enc.c:190) automatically.
INFO: [XFORM 203-102] Partitioning array 'rin' (src/enc.c:312) automatically.
INFO: [XFORM 203-102] Partitioning array 'rout.i' automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:10:19)...1861 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.005 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 5 seconds. CPU system time: 0 seconds. Elapsed time: 5.191 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
WARNING: [SYN 201-107] Renaming port name 'clefia_enc/Clefia_enc' to 'clefia_enc/Clefia_enc_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'clefia_enc'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load', src/enc.c:117) on array 'pt' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_1', src/enc.c:117) on array 'pt' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_2', src/enc.c:117) on array 'pt' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_3', src/enc.c:117) on array 'pt' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_6', src/enc.c:117) on array 'pt' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'pt'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc' (function 'clefia_enc'): Unable to schedule 'load' operation ('pt_load_14', src/enc.c:117) on array 'pt' due to limited memory ports (II = 15). Please consider using a memory core with more ports or partitioning the array 'pt'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 16, Depth = 78, function 'clefia_enc'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 10 seconds. CPU system time: 0 seconds. Elapsed time: 10.346 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.769 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/Clefia_enc_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc' pipeline 'clefia_enc' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Bundling port 'pt', 'Clefia_enc_r' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7 seconds. CPU system time: 0 seconds. Elapsed time: 6.72 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 19 seconds. CPU system time: 2 seconds. Elapsed time: 20.817 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.584 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 52 seconds. CPU system time: 2 seconds. Elapsed time: 59.147 seconds; current allocated memory: 466.820 MB.
INFO: [HLS 200-112] Total CPU user time: 53 seconds. Total CPU system time: 3 seconds. Total elapsed time: 60.275 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_pipeline clefia_enc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file enc_ip/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 8.231 seconds; current allocated memory: 500.891 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.216 seconds; peak allocated memory: 1.107 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.012 seconds; current allocated memory: 660.543 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.728 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:311:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:311:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:311:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 3.999 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.003 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:347).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (src/enc.c:188) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_193_1' (src/enc.c:188) in function 'clefia_enc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (src/enc.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (src/enc.c:144) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:114:18)...68 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.309 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.179 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
WARNING: [SYN 201-107] Renaming port name 'clefia_enc/Clefia_enc' to 'clefia_enc/Clefia_enc_r' to avoid the conflict with HDL keywords or other object names.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.144 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.078 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln117', src/enc.c:117) of variable 'xor_ln124_18', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_10', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('rk_load', src/enc.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'store' operation ('fin_addr_6_write_ln117', src/enc.c:117) of variable 'xor_ln124_17', src/enc.c:124 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.972 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.244 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.348 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.073 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label26' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.09 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.068 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label27' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('Clefia_enc_load', src/enc.c:124) on array 'Clefia_enc' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'Clefia_enc'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.12 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.224 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.322 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.106 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label22' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.133 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_VITIS_LOOP_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.134 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.831 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.101 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.114 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/Clefia_enc_r' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'Clefia_enc_r' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_VITIS_LOOP_193_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_VITIS_LOOP_193_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_rk_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.269 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.542 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 13.143 seconds; current allocated memory: 474.688 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.163 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc Clefia_enc 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file enc_ip/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 8.215 seconds; current allocated memory: 502.035 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.202 seconds; peak allocated memory: 1.108 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 652.309 MB.
INFO: [HLS 200-10] Analyzing design file 'src/enc.c' ... 
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF0Xor' (src/enc.c:143:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ClefiaMul2' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaF1Xor' (src/enc.c:166:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaGfn4' (src/enc.c:189:0)
INFO: [HLS 214-178] Inlining function 'ByteCpy' into 'ClefiaEncrypt' (src/enc.c:311:0)
INFO: [HLS 214-178] Inlining function 'ByteXor' into 'ClefiaEncrypt' (src/enc.c:311:0)
INFO: [HLS 214-178] Inlining function 'ClefiaGfn4' into 'ClefiaEncrypt' (src/enc.c:311:0)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:14)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:21)
WARNING: [HLS 214-167] The program may have out of bound array access (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 4.035 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.002 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [XFORM 203-603] Inlining function 'ClefiaEncrypt.1' into 'clefia_enc' (src/enc.c:346).
INFO: [XFORM 203-603] Inlining function 'ClefiaF0Xor' into 'clefia_enc' (src/enc.c:194).
INFO: [XFORM 203-603] Inlining function 'ClefiaF1Xor' into 'clefia_enc' (src/enc.c:195).
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.100 GB.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_193_1' (src/enc.c:188) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_193_1' (src/enc.c:188) in function 'clefia_enc' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'ByteXor_label2' (src/enc.c:121) in function 'clefia_enc' completely with a factor of 3.
INFO: [HLS 200-489] Unrolling loop 'ByteCpy_label1' (src/enc.c:114) in function 'clefia_enc' completely with a factor of 4.
INFO: [XFORM 203-102] Partitioning array 'x.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'y.1' (src/enc.c:167) automatically.
INFO: [XFORM 203-102] Partitioning array 'x' (src/enc.c:144) automatically.
INFO: [XFORM 203-102] Partitioning array 'y' (src/enc.c:144) automatically.
INFO: [XFORM 203-11] Balancing expressions in function 'clefia_enc' (src/enc.c:114:18)...68 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:117:12)
INFO: [HLS 200-472] Inferring partial write operation for 'rin' (src/enc.c:124:12)
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'clefia_enc' ...
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.162 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.047 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.075 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.084 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.062 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.087 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.052 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_193_1'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_11', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-880] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'store' operation ('fin_addr_5_write_ln117', src/enc.c:117) of variable 'xor_ln124_18', src/enc.c:124 on array 'fin' and 'load' operation ('fin_load_10', src/enc.c:124) on array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'load' operation ('rk_load', src/enc.c:124) on array 'rk' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'rk'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'store' operation ('fin_addr_6_write_ln117', src/enc.c:117) of variable 'xor_ln124_17', src/enc.c:124 on array 'fin' due to limited memory ports (II = 11). Please consider using a memory core with more ports or partitioning the array 'fin'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' (loop 'VITIS_LOOP_193_1'): Unable to schedule 'store' operation ('fin_addr_4_write_ln117', src/enc.c:117) of variable 'xor_ln124_19', src/enc.c:124 on array 'fin' due to limited memory ports (II = 12). Please consider using a memory core with more ports or partitioning the array 'fin'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 13, Depth = 13, loop 'VITIS_LOOP_193_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.354 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteCpy_label1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'ByteCpy_label1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.071 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label26' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('ct_load', src/enc.c:124) on array 'ct' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'ct'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.086 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.058 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ByteXor_label2'.
WARNING: [HLS 200-885] The II Violation in module 'clefia_enc_Pipeline_ByteXor_label27' (loop 'ByteXor_label2'): Unable to schedule 'load' operation ('ct_load', src/enc.c:124) on array 'ct' due to limited memory ports (II = 1). Please consider using a memory core with more ports or partitioning the array 'ct'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 2, Depth = 2, loop 'ByteXor_label2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.119 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.131 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label1' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.321 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label2' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.115 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteXor_label22' pipeline 'ByteXor_label2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label22'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.153 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label13' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_VITIS_LOOP_193_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_VITIS_LOOP_193_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label14' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label14'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteCpy_label15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'clefia_enc_Pipeline_ByteCpy_label15' pipeline 'ByteCpy_label1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteCpy_label15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.117 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label26' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label26'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.097 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc_Pipeline_ByteXor_label27' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc_Pipeline_ByteXor_label27'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.112 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'clefia_enc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/pt' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on port 'clefia_enc/ct' to 's_axilite & ap_memory'.
INFO: [RTGEN 206-500] Setting interface mode on function 'clefia_enc' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'pt', 'ct' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'clefia_enc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.176 seconds; current allocated memory: 1.100 GB.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_VITIS_LOOP_193_1_clefia_s0_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_clefia_enc_Pipeline_VITIS_LOOP_193_1_clefia_s1_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'clefia_enc_rk_ROM_AUTO_1R' using auto ROMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_fout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rin_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'clefia_enc_rout_RAM_AUTO_1R1W_ram (RAM)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.359 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.100 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for clefia_enc.
INFO: [VLOG 209-307] Generating Verilog RTL for clefia_enc.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 142.90 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 8 seconds. CPU system time: 1 seconds. Elapsed time: 13.428 seconds; current allocated memory: 483.023 MB.
INFO: [HLS 200-112] Total CPU user time: 9 seconds. Total CPU system time: 2 seconds. Total elapsed time: 14.449 seconds; peak allocated memory: 1.100 GB.
==============================================================
Vitis HLS - High-Level Synthesis from C, C++ and OpenCL v2022.1 (64-bit)
Tool Version Limit: 2022.04
Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
==============================================================
INFO: [SYN 201-201] Setting up clock 'default' with a period of 10ns.
INFO: [HLS 200-1611] Setting target device to 'xc7z020-clg400-1'
INFO: [HLS 200-1505] Using flow_target 'vivado'
INFO: [HLS 200-1464] Running solution command: config_export -format=ip_catalog
INFO: [HLS 200-1464] Running solution command: config_export -rtl=verilog
INFO: [HLS 200-1510] Running: set_part xc7z020-clg400-1 
INFO: [HLS 200-1510] Running: create_clock -period 10 -name default 
INFO: [HLS 200-1510] Running: config_export -format ip_catalog -rtl verilog 
INFO: [HLS 200-1510] Running: source ./enc_ip/solution1/directives.tcl
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_inline -recursive clefia_enc 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc pt 
INFO: [HLS 200-1510] Running: set_directive_interface -mode s_axilite clefia_enc ct 
INFO: [HLS 200-1510] Running: export_design -rtl verilog -format ip_catalog 
INFO: [IMPL 213-8] Exporting RTL as a Vivado IP.
INFO: [HLS 200-802] Generated output file enc_ip/solution1/impl/export.zip
INFO: [HLS 200-111] Finished Command export_design CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 7.993 seconds; current allocated memory: 489.020 MB.
INFO: [HLS 200-112] Total CPU user time: 3 seconds. Total CPU system time: 1 seconds. Total elapsed time: 9.008 seconds; peak allocated memory: 1.108 GB.
