<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>Running Processes</title><link rel="Prev" href="NA_getting_info.htm" title="Previous" /><link rel="Next" href="process_state.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/manage_project.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pEzl1OBw85i_002fSZGEqOlVdSg" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/User%20Guides/Managing%20Projects/running_processes.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Getting%20Startred/Getting_Started.htm">User Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="managing_projects.htm#1264181">Managing Projects</a> &gt; Running Processes</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h2 id="ww1264181" class="Heading1"><span></span>Running Processes</h2><p id="ww1206614" class="BodyAfterHead"><span></span>A process is a specific task in the overall processing of a source or project. Typical processing tasks include synthesizing, mapping, placing, and routing. You can view the available processes for a design in the Process view. Some of the processes are device-dependent, such as JEDEC File and Bitstream File.</p><h5 id="ww1206620" class="HeadingRunIn"><span></span>Process View</h5><div class="ww_skin_page_overflow"><div id="ww1252056" class="FigureFrame"><img class="Default" src="../../User%20Guides/Managing%20Projects/images/mp_process_view.jpg" width="100%" style="display: inline; left: 0.0pt; max-height: 316px; max-width: 257px; top: 0.0pt" alt="" title="" /></div></div><p id="ww1252057" class="Body"><span></span>Processes are grouped into categories according to their functions.</p><div id="ww1149178" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Synthesize Design</span></div><div id="ww1150728" class="Indented">By default, this process runs the Synplify Pro Synthesis tool in batch mode to synthesize the associated HDL design. For details, see <a href="../../User%20Guides/Implementing%20the%20Design/synthesizing_fpga_designs.htm#ww999398" title="Synthesizing the Design">Synthesizing the Design</a>.</div><div id="ww1192334" class="Indented">If you are using Lattice Synthesis Engine (LSE) as the synthesis tool (<span class="GUI">Project &gt; Synthesis Tool</span>, see <span class="Hyperlink"><a href="../../User%20Guides/Managing%20Projects/selecting_a_synthesis_tool.htm#ww1299558" title="Selecting a Synthesis Tool">Selecting a Synthesis Tool</a></span> for details), This process will be changed to <span class="GUI">Lattice Synthesis Engine</span>. Click on this process and Lattice Synthesis Engine (LSE) runs in batch mode to synthesize the design.</div><div id="ww1150718" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Translate Design</span></div><div id="ww1296248" class="Indented">This process allows you to convert the EDIF file from the synthesis program to a Lattice internal database. If the design utilizes Lattice modules (such as Dual-Port RAM, Multiplier, ROM, Shift-Registers, and Adder/Subtractor), the modules will be expanded in this process. For details, see <a href="../../User%20Guides/Implementing%20the%20Design/translating_the_design_database.htm#ww1074232" title="­­Translating the Design Database">­­Translating the Design Database</a>. </div><div class="ww_skin_page_overflow"><table class="NoteIndented" cellspacing="0" summary=""><caption class="NoteTitleIndented" style="caption-side: top"><div id="ww1296252" class="NoteTitleIndented">Note for LSE</div></caption><tr><td style="background-color: White; border-bottom-color: #E5E5E5; border-bottom-style: none; border-bottom-width: 1px; border-left-style: none; border-right-color: #E5E5E5; border-right-style: none; border-right-width: 0px; border-top-color: #E5E5E5; border-top-style: none; border-top-width: 1.0pt; padding-bottom: 0px; padding-left: 0px; padding-right: 0px; padding-top: 4px; vertical-align: top"><div id="ww1296254" class="CellBody"><span></span>If you have chosen LSE as the synthesis tool, the Translate Design process cannot be seen in the Process view. The translate design process is included in the Synthesize Design process.</div></td></tr></table></div><div id="ww1296255" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Map Design</span></div><div id="ww1150772" class="Indented">This process maps a design to an FPGA. Map Design is the process of converting a design represented as a network of device-independent components (such as gates and flip-flops) into a network of device-specific components (for example, configurable logic blocks). For details, see the Implementing the Design &gt; Mapping section in the online Help.</div><div id="ww1150770" class="BulletedIndented" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Map Trace</span></div><p id="ww1150851" class="Indented2">Trace can be used to run timing analysis in the post-mapping stage in the FPGA design flow. You can run this process after having mapped a design. Trace will create a timing report file (.twr) that will help a designer to determine where timing constraints will not be met. In post-map timing analysis, Trace will determine component delay values and substitute zero values for missing routing delays. If path delay constraints that are unmet at this stage will be included in the report and may have to be relaxed.</p><div id="ww1150854" class="BulletedIndented" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Verilog Simulation File</span></div><p id="ww1153178" class="Indented2">This process backannotates the mapped design without timing information so that you may run a simulation of your design. The backannotated design is a Verilog netlist.</p><div id="ww1150958" class="BulletedIndented" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">VHDL Simulation File</span></div><p id="ww1153185" class="Indented2">This process backannotates the mapped design without timing information so that you may run a simulation of your design. The backannotated design is a VHDL netlist.</p><div id="ww1150959" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Place &amp; Route Design</span></div><div id="ww1194576" class="Indented">After a design has undergone the necessary translation to bring it into the Native Circuit Description (.ncd) format, you can run the Place &amp; Route Design process. This process takes a mapped physical design .ncd file, and places and routes the design, and outputs a file that can then be processed by the design implementation tools. For details, see <a href="../../User%20Guides/Implementing%20the%20Design/placing_and_routing_a_design.htm#ww1022125" title="Place and Route">Place and Route</a>.</div><div id="ww1194577" class="BulletedIndented" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Place &amp; Route Trace</span></div><p id="ww1150985" class="Indented2">Trace can be used to run timing analysis in the post-routing stage in the FPGA design flow. You can run this process after having routed a design. Trace will create a timing report (.twr) that will allow a designer to verify timing. In post-route timing analysis, Trace analyzes your path delays and will report where these occur in the design.</p><div id="ww1150983" class="BulletedIndented" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">I/O Timing Analysis</span></div><p id="ww1205768" class="Indented2">This process runs I/O timing analysis and generates an I/O Timing Report. For each input data port in the design, this process generates the setup and hold time requirements and min/max clock-to-out delay for every output port. The computation is performed over all performance grades available for the device and at the voltage and temperature specified in the preference file. I/O timing analysis also automatically determines the clocks and their associated data ports.</p><div id="ww1303707" class="BulletedIndented" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Thermal Analysis</span></div><p id="ww1304218" class="Indented2">(MachXO3L/LF 9400C/E devices only).  This process must be run for MachXO3L/LF 9400C/E devices before running Bitstream File and JEDEC File processes. The Thermal Analysis process calculates the maximum safe ambient temperature for the user design implemented in MachXO3-9400C and mounted on three standard boards: JEDEC, Small, and Medium boards. This is to assist designers to determine if their design, implemented in MachXO3L/LF 9400C/E device, could safely be used in their application environment.</p><p id="ww1304219" class="Indented2">The thermal analysis software uses the clock specified in the TWR file. If the clock frequency is not set in the TWR file, the thermal analysis process errors out. The designer can either set the clock frequency in the strategy section or in the timing constraint file which will be reported in the TWR file after running Timing Analysis.</p><p id="ww1304220" class="Indented2">The Thermal Analysis report will include Device Operation Conditions, Operating Clock frequency, Percentage of LUT utilization; Percentage of I/O Utilization, and Activity Factor information. </p><p id="ww1304221" class="Indented2">The report contains Thermal Impedance and Maximum Ambient temperature based on three different Board Mounts, No Heat Sink, and No Air Flow.</p><p id="ww1303645" class="Indented2">By default, the Thermal Analysis process is checked. Uncheck this box if you do not wish to run this process.</p><div id="ww1303610" class="Bulleted" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Export Files</span></div><div id="ww1151043" class="Indented">You can check the desired file you want to export and run this process.</div><div id="ww1151081" class="BulletedIndented" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">IBIS Model </span></div><p id="ww1151093" class="Indented2">This process generates a design-specific IBIS model file (&lt;<span style="font-style: italic">project_name</span>&gt;.ibs).</p><p id="ww1151094" class="Indented2">IBIS stands for I/O Buffer Information Specification. IBIS models provide a standardized way of representing the electrical characteristics of a digital IC’s pins (input, output, and I/O buffers). For details, refer to <a href="../../User%20Guides/Signal%20Integrity%20Analysis/lattice_ibis_models.htm#ww999544" title="Lattice Semiconductor IBIS Models">Lattice Semiconductor IBIS Models</a>.</p><div id="ww1151091" class="BulletedIndented" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Verilog Simulation File</span></div><p id="ww1151213" class="Indented2">This process backannotates the routed design with timing information so that you may run a simulation of your design. The backannotated design is a Verilog netlist.</p><div id="ww1151103" class="BulletedIndented" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">VHDL Simulation File</span></div><p id="ww1151226" class="Indented2">This process backannotates the routed design with timing information so that you may run a simulation of your design. The backannotated design is a VHDL netlist.</p><div id="ww1151106" class="BulletedIndented" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">JEDEC File</span></div><p id="ww1151252" class="Indented2">This process produces a JEDEC file for programming the device. The JEDEC Standard is the industry standard for PLD formats. In the Diamond software, JEDEC refers to the fuse map of your design for the selected device. For details, refer to <a href="../../User%20Guides/Implementing%20the%20Design/bit_generation.htm#ww1091134" title="Bit Generation">Bit Generation</a>.</p><div id="ww1151104" class="BulletedIndented" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">Bitstream File</span></div><p id="ww1151312" class="Indented2">This process takes a fully routed physical design or Native Circuit Description (.ncd) file as input and produces a configuration bitstream (bit images). The bitstream file contains all of the configuration information from the physical design defining the internal logic and interconnections of the FPGA, as well as device-specific information from other files associated with the target device. For details, refer to <a href="../../User%20Guides/Implementing%20the%20Design/bit_generation.htm#ww1091134" title="Bit Generation">Bit Generation</a>.</p><div id="ww1151105" class="BulletedIndented" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../bullet2nd.png" alt="*" border="0" width="7" height="7" /></span></span><span class="GUI">PROM File</span></div><p id="ww1151239" class="Indented2">This process takes a bitstream (.bit) file as input and generates output files in one of several PROM file formats. The output files are used to program PROMs. For details, refer to <a href="../../User%20Guides/Implementing%20the%20Design/prom_generation.htm#ww1136487" title="PROM Generation">PROM Generation</a>.</p><h5 id="ww1155587" class="HeadingRunIn"><span></span>See Also</h5><div id="ww1155592" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Managing%20Projects/managing_project_sources.htm#ww1000638" title="Managing Project Sources">Managing Project Sources</a></span></div><div id="ww1155588" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Managing%20Projects/process_state.htm#ww1001186" title="Process State">Process State</a></span></div><div id="ww1155617" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Managing%20Projects/starting_a_process.htm#ww1096674" title="Starting a Process">Starting a Process</a></span></div><div id="ww1155618" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Managing%20Projects/forcing_a_process_to_run.htm#ww1065777" title="Forcing a Process to Run">Forcing a Process to Run</a></span></div><div id="ww1155619" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Managing%20Projects/stopping_a_process.htm#ww1039387" title="Stopping a Process">Stopping a Process</a></span></div><div id="ww1155620" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Managing%20Projects/refreshing_process_state.htm#ww1114566" title="Refreshing Process State">Refreshing Process State</a></span></div><div id="ww1155621" class="Portal" style="vertical-align: baseline"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span><span class="Hyperlink"><a href="../../User%20Guides/Managing%20Projects/cleaning_up_process.htm#ww1114466" title="Cleaning Up Processes">Cleaning Up Processes</a></span></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>