vhdl xil_defaultlib  \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/bd_0/ip/ip_1/sim/bd_a967_psr_aclk_0.vhd" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_smc_0/sim/dma_design_1_axi_smc_0.vhd" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_vdma_0_0/sim/dma_design_1_axi_vdma_0_0.vhd" \
"../../../bd/dma_design_1/ip/dma_design_1_proc_sys_reset_0_0/sim/dma_design_1_proc_sys_reset_0_0.vhd" \
"../../../bd/dma_design_1/ip/dma_design_1_rst_ps7_0_100M_0/sim/dma_design_1_rst_ps7_0_100M_0.vhd" \
"../../../bd/dma_design_1/ip/dma_design_1_v_tc_0_0/sim/dma_design_1_v_tc_0_0.vhd" \
"../../../bd/dma_design_1/sim/dma_design_1.vhd" \
"../../../bd/dma_design_1/ip/dma_design_1_axi_gpio_0_0/sim/dma_design_1_axi_gpio_0_0.vhd" \

nosort
