Warning (10268): Verilog HDL information at ALU.sv(33): always construct contains both blocking and non-blocking assignments File: C:/Users/JuanDa/Documents/SEMESTRES/2024IIS/TDD/JRodriguez-KRuiz-GQuintero-digital-design-lab-2024/Laboratorio#2/problema1/ALU.sv Line: 33
