--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -filter
/home/ise/share/git/unoxt-sam-coupe/ise/iseconfig/filter.filter -intstyle ise
-v 3 -s 2 -n 3 -fastpaths -xml unoxt2_top.twx unoxt2_top.ncd -o unoxt2_top.twr
unoxt2_top.pcf

Design file:              unoxt2_top.ncd
Physical constraint file: unoxt2_top.pcf
Device,package,speed:     xc6slx25,ftg256,C,-2 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk50 = PERIOD TIMEGRP "clock_50_i" 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 12.630ns (max period limit - period)
  Period: 40.000ns
  Max period limit: 52.630ns (19.001MHz) (Tpllper_CLKFB)
  Physical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKFBOUT
  Logical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKFBOUT
  Location pin: PLL_ADV_X0Y0.CLKFBOUT
  Clock network: sam/los_relojes/clkfbout
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: sam/los_relojes/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 20.000ns
  High pulse: 10.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: sam/los_relojes/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: sam/los_relojes/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_sam_los_relojes_clkout0 = PERIOD TIMEGRP 
"sam_los_relojes_clkout0" TS_clk50         / 0.961538462 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 318259603 paths analyzed, 1918 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  20.088ns.
--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_r/out_7 (SLICE_X6Y72.CIN), 38971713 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.712ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/noiseenable_5 (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.879ns (Levels of Logic = 17)
  Clock Path Skew:      -0.055ns (0.582 - 0.637)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/noiseenable_5 to sam/maquina/el_saa/outmix_r/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.BQ       Tcko                  0.430   sam/maquina/el_saa/noiseenable<5>
                                                       sam/maquina/el_saa/noiseenable_5
    SLICE_X9Y63.B5       net (fanout=18)       1.105   sam/maquina/el_saa/noiseenable<5>
    SLICE_X9Y63.B        Tilo                  0.259   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X3Y65.A6       net (fanout=17)       1.465   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X3Y65.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X3Y65.C2       net (fanout=6)        0.555   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X3Y65.C        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/mod_r/Mmux_n002021
    SLICE_X2Y62.B3       net (fanout=1)        1.073   sam/maquina/el_saa/bottom/amp2/mod_r/n0020<1>
    SLICE_X2Y62.BMUX     Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd51
    SLICE_X2Y62.C5       net (fanout=2)        0.442   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd51
    SLICE_X2Y62.COUT     Topcyc                0.328   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>2
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_2
    SLICE_X2Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X2Y63.AQ       Tito_logic            0.698   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X5Y64.A3       net (fanout=1)        0.950   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X5Y64.A        Tilo                  0.259   sam/maquina/el_saa/_n0494_inv
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X4Y66.A4       net (fanout=1)        0.654   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X4Y66.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X4Y66.BX       net (fanout=2)        1.391   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X4Y66.DQ       Tito_logic            0.842   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73_rt
    SLICE_X6Y62.D4       net (fanout=1)        0.958   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
    SLICE_X6Y62.COUT     Topcyd                0.312   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.AMUX     Tcina                 0.220   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X6Y74.D2       net (fanout=10)       2.158   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd1_lut<11>
    SLICE_X6Y74.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CMUX     Tcinc                 0.279   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X6Y66.D2       net (fanout=2)        1.733   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X6Y66.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.AMUX     Tcina                 0.220   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y71.C6       net (fanout=2)        1.147   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_152
    SLICE_X6Y71.COUT     Topcyc                0.328   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y72.CIN      net (fanout=1)        0.082   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y72.CLK      Tcinck                0.213   sam/maquina/el_saa/outmix_r/out<7>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_r/out_7
    -------------------------------------------------  ---------------------------
    Total                                     19.879ns (6.154ns logic, 13.725ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.722ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/freqenable_5 (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.912ns (Levels of Logic = 17)
  Clock Path Skew:      -0.012ns (0.582 - 0.594)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/freqenable_5 to sam/maquina/el_saa/outmix_r/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y63.BQ       Tcko                  0.430   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/freqenable_5
    SLICE_X9Y63.B1       net (fanout=18)       1.138   sam/maquina/el_saa/freqenable<5>
    SLICE_X9Y63.B        Tilo                  0.259   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X3Y65.A6       net (fanout=17)       1.465   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X3Y65.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X3Y65.C2       net (fanout=6)        0.555   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X3Y65.C        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/mod_r/Mmux_n002021
    SLICE_X2Y62.B3       net (fanout=1)        1.073   sam/maquina/el_saa/bottom/amp2/mod_r/n0020<1>
    SLICE_X2Y62.BMUX     Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd51
    SLICE_X2Y62.C5       net (fanout=2)        0.442   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd51
    SLICE_X2Y62.COUT     Topcyc                0.328   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>2
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_2
    SLICE_X2Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X2Y63.AQ       Tito_logic            0.698   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X5Y64.A3       net (fanout=1)        0.950   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X5Y64.A        Tilo                  0.259   sam/maquina/el_saa/_n0494_inv
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X4Y66.A4       net (fanout=1)        0.654   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X4Y66.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X4Y66.BX       net (fanout=2)        1.391   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X4Y66.DQ       Tito_logic            0.842   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73_rt
    SLICE_X6Y62.D4       net (fanout=1)        0.958   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
    SLICE_X6Y62.COUT     Topcyd                0.312   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.AMUX     Tcina                 0.220   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X6Y74.D2       net (fanout=10)       2.158   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd1_lut<11>
    SLICE_X6Y74.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CMUX     Tcinc                 0.279   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X6Y66.D2       net (fanout=2)        1.733   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X6Y66.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.AMUX     Tcina                 0.220   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y71.C6       net (fanout=2)        1.147   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_152
    SLICE_X6Y71.COUT     Topcyc                0.328   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y72.CIN      net (fanout=1)        0.082   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y72.CLK      Tcinck                0.213   sam/maquina/el_saa/outmix_r/out<7>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_r/out_7
    -------------------------------------------------  ---------------------------
    Total                                     19.912ns (6.154ns logic, 13.758ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.729ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/top/noise_gen/lfsr_0 (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_7 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.887ns (Levels of Logic = 16)
  Clock Path Skew:      -0.030ns (0.460 - 0.490)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/top/noise_gen/lfsr_0 to sam/maquina/el_saa/outmix_r/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y64.AQ       Tcko                  0.430   sam/maquina/el_saa/top/noise_gen/lfsr<3>
                                                       sam/maquina/el_saa/top/noise_gen/lfsr_0
    SLICE_X7Y71.B2       net (fanout=29)       1.214   sam/maquina/el_saa/top/noise_gen/lfsr<0>
    SLICE_X7Y71.B        Tilo                  0.259   sam/maquina/el_saa/top/amp2/outmix<0>
                                                       sam/maquina/el_saa/top/amp2/Mmux_outmix11
    SLICE_X3Y71.A3       net (fanout=18)       1.065   sam/maquina/el_saa/top/amp2/outmix<0>
    SLICE_X3Y71.A        Tilo                  0.259   sam/maquina/el_saa/amplit2<7>
                                                       sam/maquina/el_saa/top/amp2/Sh141
    SLICE_X3Y70.B1       net (fanout=6)        0.737   sam/maquina/el_saa/top/amp2/Sh14
    SLICE_X3Y70.BMUX     Tilo                  0.337   sam/maquina/el_saa/envelope0<7>
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd4_xor<4>11
    SLICE_X2Y76.A3       net (fanout=1)        1.288   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_44
    SLICE_X2Y76.AMUX     Tilo                  0.326   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd54
    SLICE_X2Y76.B4       net (fanout=2)        0.343   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd54
    SLICE_X2Y76.BQ       Tad_logic             0.942   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>5
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X7Y73.C1       net (fanout=1)        1.088   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_55
    SLICE_X7Y73.C        Tilo                  0.259   sam/maquina/el_saa/top/out2<5>
                                                       sam/maquina/el_saa/top/amp2/out<4>1
    SLICE_X2Y73.B5       net (fanout=1)        0.859   sam/maquina/el_saa/top/out2<14>
    SLICE_X2Y73.BMUX     Tilo                  0.326   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_71
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd15
    SLICE_X2Y73.C4       net (fanout=2)        0.559   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd15
    SLICE_X2Y73.CQ       Tad_logic             0.973   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_71
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd1_lut<0>6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd1_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_61_rt
    SLICE_X6Y62.C5       net (fanout=2)        1.282   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_61
    SLICE_X6Y62.COUT     Topcyc                0.328   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<6>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.AMUX     Tcina                 0.220   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X6Y74.D2       net (fanout=10)       2.158   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd1_lut<11>
    SLICE_X6Y74.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CMUX     Tcinc                 0.279   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X6Y66.D2       net (fanout=2)        1.733   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X6Y66.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.AMUX     Tcina                 0.220   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y71.C6       net (fanout=2)        1.147   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_152
    SLICE_X6Y71.COUT     Topcyc                0.328   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y72.CIN      net (fanout=1)        0.082   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
    SLICE_X6Y72.CLK      Tcinck                0.213   sam/maquina/el_saa/outmix_r/out<7>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_xor<17>
                                                       sam/maquina/el_saa/outmix_r/out_7
    -------------------------------------------------  ---------------------------
    Total                                     19.887ns (6.323ns logic, 13.564ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_r/out_6 (SLICE_X6Y71.C6), 5033206 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.806ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/noiseenable_5 (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_6 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.785ns (Levels of Logic = 16)
  Clock Path Skew:      -0.055ns (0.582 - 0.637)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/noiseenable_5 to sam/maquina/el_saa/outmix_r/out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.BQ       Tcko                  0.430   sam/maquina/el_saa/noiseenable<5>
                                                       sam/maquina/el_saa/noiseenable_5
    SLICE_X9Y63.B5       net (fanout=18)       1.105   sam/maquina/el_saa/noiseenable<5>
    SLICE_X9Y63.B        Tilo                  0.259   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X3Y65.A6       net (fanout=17)       1.465   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X3Y65.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X3Y65.C2       net (fanout=6)        0.555   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X3Y65.C        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/mod_r/Mmux_n002021
    SLICE_X2Y62.B3       net (fanout=1)        1.073   sam/maquina/el_saa/bottom/amp2/mod_r/n0020<1>
    SLICE_X2Y62.BMUX     Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd51
    SLICE_X2Y62.C5       net (fanout=2)        0.442   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd51
    SLICE_X2Y62.COUT     Topcyc                0.328   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>2
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_2
    SLICE_X2Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X2Y63.AQ       Tito_logic            0.698   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X5Y64.A3       net (fanout=1)        0.950   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X5Y64.A        Tilo                  0.259   sam/maquina/el_saa/_n0494_inv
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X4Y66.A4       net (fanout=1)        0.654   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X4Y66.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X4Y66.BX       net (fanout=2)        1.391   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X4Y66.DQ       Tito_logic            0.842   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73_rt
    SLICE_X6Y62.D4       net (fanout=1)        0.958   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
    SLICE_X6Y62.COUT     Topcyd                0.312   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.AMUX     Tcina                 0.220   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X6Y74.D2       net (fanout=10)       2.158   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd1_lut<11>
    SLICE_X6Y74.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CMUX     Tcinc                 0.279   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X6Y66.D2       net (fanout=2)        1.733   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X6Y66.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.AMUX     Tcina                 0.220   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y71.C6       net (fanout=2)        1.147   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_152
    SLICE_X6Y71.CLK      Tas                   0.529   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_r/out_6
    -------------------------------------------------  ---------------------------
    Total                                     19.785ns (6.142ns logic, 13.643ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.816ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/freqenable_5 (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_6 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.818ns (Levels of Logic = 16)
  Clock Path Skew:      -0.012ns (0.582 - 0.594)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/freqenable_5 to sam/maquina/el_saa/outmix_r/out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y63.BQ       Tcko                  0.430   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/freqenable_5
    SLICE_X9Y63.B1       net (fanout=18)       1.138   sam/maquina/el_saa/freqenable<5>
    SLICE_X9Y63.B        Tilo                  0.259   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X3Y65.A6       net (fanout=17)       1.465   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X3Y65.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X3Y65.C2       net (fanout=6)        0.555   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X3Y65.C        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/mod_r/Mmux_n002021
    SLICE_X2Y62.B3       net (fanout=1)        1.073   sam/maquina/el_saa/bottom/amp2/mod_r/n0020<1>
    SLICE_X2Y62.BMUX     Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd51
    SLICE_X2Y62.C5       net (fanout=2)        0.442   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd51
    SLICE_X2Y62.COUT     Topcyc                0.328   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>2
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_2
    SLICE_X2Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X2Y63.AQ       Tito_logic            0.698   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X5Y64.A3       net (fanout=1)        0.950   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X5Y64.A        Tilo                  0.259   sam/maquina/el_saa/_n0494_inv
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X4Y66.A4       net (fanout=1)        0.654   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X4Y66.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X4Y66.BX       net (fanout=2)        1.391   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X4Y66.DQ       Tito_logic            0.842   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73_rt
    SLICE_X6Y62.D4       net (fanout=1)        0.958   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
    SLICE_X6Y62.COUT     Topcyd                0.312   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.AMUX     Tcina                 0.220   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X6Y74.D2       net (fanout=10)       2.158   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd1_lut<11>
    SLICE_X6Y74.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CMUX     Tcinc                 0.279   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X6Y66.D2       net (fanout=2)        1.733   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X6Y66.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.AMUX     Tcina                 0.220   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y71.C6       net (fanout=2)        1.147   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_152
    SLICE_X6Y71.CLK      Tas                   0.529   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_r/out_6
    -------------------------------------------------  ---------------------------
    Total                                     19.818ns (6.142ns logic, 13.676ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.829ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/top/noise_gen/lfsr_0 (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_6 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.793ns (Levels of Logic = 15)
  Clock Path Skew:      -0.024ns (0.184 - 0.208)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/top/noise_gen/lfsr_0 to sam/maquina/el_saa/outmix_r/out_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y64.AQ       Tcko                  0.430   sam/maquina/el_saa/top/noise_gen/lfsr<3>
                                                       sam/maquina/el_saa/top/noise_gen/lfsr_0
    SLICE_X7Y71.B2       net (fanout=29)       1.214   sam/maquina/el_saa/top/noise_gen/lfsr<0>
    SLICE_X7Y71.B        Tilo                  0.259   sam/maquina/el_saa/top/amp2/outmix<0>
                                                       sam/maquina/el_saa/top/amp2/Mmux_outmix11
    SLICE_X3Y71.A3       net (fanout=18)       1.065   sam/maquina/el_saa/top/amp2/outmix<0>
    SLICE_X3Y71.A        Tilo                  0.259   sam/maquina/el_saa/amplit2<7>
                                                       sam/maquina/el_saa/top/amp2/Sh141
    SLICE_X3Y70.B1       net (fanout=6)        0.737   sam/maquina/el_saa/top/amp2/Sh14
    SLICE_X3Y70.BMUX     Tilo                  0.337   sam/maquina/el_saa/envelope0<7>
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd4_xor<4>11
    SLICE_X2Y76.A3       net (fanout=1)        1.288   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_44
    SLICE_X2Y76.AMUX     Tilo                  0.326   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd54
    SLICE_X2Y76.B4       net (fanout=2)        0.343   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd54
    SLICE_X2Y76.BQ       Tad_logic             0.942   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>5
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X7Y73.C1       net (fanout=1)        1.088   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_55
    SLICE_X7Y73.C        Tilo                  0.259   sam/maquina/el_saa/top/out2<5>
                                                       sam/maquina/el_saa/top/amp2/out<4>1
    SLICE_X2Y73.B5       net (fanout=1)        0.859   sam/maquina/el_saa/top/out2<14>
    SLICE_X2Y73.BMUX     Tilo                  0.326   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_71
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd15
    SLICE_X2Y73.C4       net (fanout=2)        0.559   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd15
    SLICE_X2Y73.CQ       Tad_logic             0.973   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_71
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd1_lut<0>6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd1_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_61_rt
    SLICE_X6Y62.C5       net (fanout=2)        1.282   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_61
    SLICE_X6Y62.COUT     Topcyc                0.328   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<6>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.AMUX     Tcina                 0.220   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X6Y74.D2       net (fanout=10)       2.158   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd1_lut<11>
    SLICE_X6Y74.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CMUX     Tcinc                 0.279   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X6Y66.D2       net (fanout=2)        1.733   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X6Y66.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.AMUX     Tcina                 0.220   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y71.C6       net (fanout=2)        1.147   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_152
    SLICE_X6Y71.CLK      Tas                   0.529   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_r/out_6
    -------------------------------------------------  ---------------------------
    Total                                     19.793ns (6.311ns logic, 13.482ns route)
                                                       (31.9% logic, 68.1% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_r/out_5 (SLICE_X6Y71.C6), 5033206 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.847ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/noiseenable_5 (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_5 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.744ns (Levels of Logic = 16)
  Clock Path Skew:      -0.055ns (0.582 - 0.637)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/noiseenable_5 to sam/maquina/el_saa/outmix_r/out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y62.BQ       Tcko                  0.430   sam/maquina/el_saa/noiseenable<5>
                                                       sam/maquina/el_saa/noiseenable_5
    SLICE_X9Y63.B5       net (fanout=18)       1.105   sam/maquina/el_saa/noiseenable<5>
    SLICE_X9Y63.B        Tilo                  0.259   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X3Y65.A6       net (fanout=17)       1.465   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X3Y65.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X3Y65.C2       net (fanout=6)        0.555   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X3Y65.C        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/mod_r/Mmux_n002021
    SLICE_X2Y62.B3       net (fanout=1)        1.073   sam/maquina/el_saa/bottom/amp2/mod_r/n0020<1>
    SLICE_X2Y62.BMUX     Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd51
    SLICE_X2Y62.C5       net (fanout=2)        0.442   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd51
    SLICE_X2Y62.COUT     Topcyc                0.328   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>2
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_2
    SLICE_X2Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X2Y63.AQ       Tito_logic            0.698   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X5Y64.A3       net (fanout=1)        0.950   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X5Y64.A        Tilo                  0.259   sam/maquina/el_saa/_n0494_inv
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X4Y66.A4       net (fanout=1)        0.654   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X4Y66.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X4Y66.BX       net (fanout=2)        1.391   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X4Y66.DQ       Tito_logic            0.842   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73_rt
    SLICE_X6Y62.D4       net (fanout=1)        0.958   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
    SLICE_X6Y62.COUT     Topcyd                0.312   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.AMUX     Tcina                 0.220   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X6Y74.D2       net (fanout=10)       2.158   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd1_lut<11>
    SLICE_X6Y74.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CMUX     Tcinc                 0.279   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X6Y66.D2       net (fanout=2)        1.733   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X6Y66.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.AMUX     Tcina                 0.220   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y71.C6       net (fanout=2)        1.147   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_152
    SLICE_X6Y71.CLK      Tas                   0.488   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_r/out_5
    -------------------------------------------------  ---------------------------
    Total                                     19.744ns (6.101ns logic, 13.643ns route)
                                                       (30.9% logic, 69.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/freqenable_5 (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_5 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.777ns (Levels of Logic = 16)
  Clock Path Skew:      -0.012ns (0.582 - 0.594)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/freqenable_5 to sam/maquina/el_saa/outmix_r/out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X9Y63.BQ       Tcko                  0.430   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/freqenable_5
    SLICE_X9Y63.B1       net (fanout=18)       1.138   sam/maquina/el_saa/freqenable<5>
    SLICE_X9Y63.B        Tilo                  0.259   sam/maquina/el_saa/freqenable<5>
                                                       sam/maquina/el_saa/bottom/amp2/Mmux_outmix11
    SLICE_X3Y65.A6       net (fanout=17)       1.465   sam/maquina/el_saa/bottom/amp2/outmix<0>
    SLICE_X3Y65.A        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/Sh141
    SLICE_X3Y65.C2       net (fanout=6)        0.555   sam/maquina/el_saa/bottom/amp2/Sh14
    SLICE_X3Y65.C        Tilo                  0.259   sam/maquina/el_saa/amplit5<7>
                                                       sam/maquina/el_saa/bottom/amp2/mod_r/Mmux_n002021
    SLICE_X2Y62.B3       net (fanout=1)        1.073   sam/maquina/el_saa/bottom/amp2/mod_r/n0020<1>
    SLICE_X2Y62.BMUX     Tilo                  0.326   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd51
    SLICE_X2Y62.C5       net (fanout=2)        0.442   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd51
    SLICE_X2Y62.COUT     Topcyc                0.328   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_35
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>2
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_2
    SLICE_X2Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>3
    SLICE_X2Y63.AQ       Tito_logic            0.698   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45_rt
    SLICE_X5Y64.A3       net (fanout=1)        0.950   sam/maquina/el_saa/bottom/amp2/ADDERTREE_INTERNAL_Madd_45
    SLICE_X5Y64.A        Tilo                  0.259   sam/maquina/el_saa/_n0494_inv
                                                       sam/maquina/el_saa/bottom/amp2/out<5>1
    SLICE_X4Y66.A4       net (fanout=1)        0.654   sam/maquina/el_saa/bottom/out2<13>
    SLICE_X4Y66.AMUX     Tilo                  0.298   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X4Y66.BX       net (fanout=2)        1.391   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd34
    SLICE_X4Y66.DQ       Tito_logic            0.842   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd3_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73_rt
    SLICE_X6Y62.D4       net (fanout=1)        0.958   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_73
    SLICE_X6Y62.COUT     Topcyd                0.312   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.AMUX     Tcina                 0.220   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X6Y74.D2       net (fanout=10)       2.158   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd1_lut<11>
    SLICE_X6Y74.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CMUX     Tcinc                 0.279   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X6Y66.D2       net (fanout=2)        1.733   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X6Y66.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.AMUX     Tcina                 0.220   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y71.C6       net (fanout=2)        1.147   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_152
    SLICE_X6Y71.CLK      Tas                   0.488   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_r/out_5
    -------------------------------------------------  ---------------------------
    Total                                     19.777ns (6.101ns logic, 13.676ns route)
                                                       (30.8% logic, 69.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.870ns (requirement - (data path - clock path skew + uncertainty))
  Source:               sam/maquina/el_saa/top/noise_gen/lfsr_0 (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_5 (FF)
  Requirement:          20.800ns
  Data Path Delay:      19.752ns (Levels of Logic = 15)
  Clock Path Skew:      -0.024ns (0.184 - 0.208)
  Source Clock:         sam/clk48 rising at 0.000ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.154ns

  Clock Uncertainty:          0.154ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.300ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: sam/maquina/el_saa/top/noise_gen/lfsr_0 to sam/maquina/el_saa/outmix_r/out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y64.AQ       Tcko                  0.430   sam/maquina/el_saa/top/noise_gen/lfsr<3>
                                                       sam/maquina/el_saa/top/noise_gen/lfsr_0
    SLICE_X7Y71.B2       net (fanout=29)       1.214   sam/maquina/el_saa/top/noise_gen/lfsr<0>
    SLICE_X7Y71.B        Tilo                  0.259   sam/maquina/el_saa/top/amp2/outmix<0>
                                                       sam/maquina/el_saa/top/amp2/Mmux_outmix11
    SLICE_X3Y71.A3       net (fanout=18)       1.065   sam/maquina/el_saa/top/amp2/outmix<0>
    SLICE_X3Y71.A        Tilo                  0.259   sam/maquina/el_saa/amplit2<7>
                                                       sam/maquina/el_saa/top/amp2/Sh141
    SLICE_X3Y70.B1       net (fanout=6)        0.737   sam/maquina/el_saa/top/amp2/Sh14
    SLICE_X3Y70.BMUX     Tilo                  0.337   sam/maquina/el_saa/envelope0<7>
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd4_xor<4>11
    SLICE_X2Y76.A3       net (fanout=1)        1.288   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_44
    SLICE_X2Y76.AMUX     Tilo                  0.326   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd54
    SLICE_X2Y76.B4       net (fanout=2)        0.343   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd54
    SLICE_X2Y76.BQ       Tad_logic             0.942   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_55
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd5_lut<0>5
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd5_cy<0>_6
                                                       sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_55_rt
    SLICE_X7Y73.C1       net (fanout=1)        1.088   sam/maquina/el_saa/top/amp2/ADDERTREE_INTERNAL_Madd_55
    SLICE_X7Y73.C        Tilo                  0.259   sam/maquina/el_saa/top/out2<5>
                                                       sam/maquina/el_saa/top/amp2/out<4>1
    SLICE_X2Y73.B5       net (fanout=1)        0.859   sam/maquina/el_saa/top/out2<14>
    SLICE_X2Y73.BMUX     Tilo                  0.326   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_71
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd15
    SLICE_X2Y73.C4       net (fanout=2)        0.559   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd15
    SLICE_X2Y73.CQ       Tad_logic             0.973   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_71
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd1_lut<0>6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd1_cy<0>_6
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_61_rt
    SLICE_X6Y62.C5       net (fanout=2)        1.282   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd_61
    SLICE_X6Y62.COUT     Topcyc                0.328   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_lut<6>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<7>
    SLICE_X6Y63.AMUX     Tcina                 0.220   sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
                                                       sam/maquina/el_saa/ADDERTREE_INTERNAL_Madd4_cy<10>
    SLICE_X6Y74.D2       net (fanout=10)       2.158   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd1_lut<11>
    SLICE_X6Y74.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_lut<11>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<11>
    SLICE_X6Y75.CMUX     Tcinc                 0.279   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_cy<15>
    SLICE_X6Y66.D2       net (fanout=2)        1.733   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_14
    SLICE_X6Y66.COUT     Topcyd                0.312   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_lut<14>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.CIN      net (fanout=1)        0.003   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_cy<14>
    SLICE_X6Y67.AMUX     Tcina                 0.220   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_171
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd2_xor<17>
    SLICE_X6Y71.C6       net (fanout=2)        1.147   sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd_152
    SLICE_X6Y71.CLK      Tas                   0.488   sam/maquina/el_saa/outmix_r/out<6>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_lut<15>
                                                       sam/maquina/el_saa/outmix_r/Mmult_n0010_Madd3_cy<16>
                                                       sam/maquina/el_saa/outmix_r/out_5
    -------------------------------------------------  ---------------------------
    Total                                     19.752ns (6.270ns logic, 13.482ns route)
                                                       (31.7% logic, 68.3% route)

--------------------------------------------------------------------------------

Hold Paths: TS_sam_los_relojes_clkout0 = PERIOD TIMEGRP "sam_los_relojes_clkout0" TS_clk50
        / 0.961538462 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point sam/MyCtrlModule/UART.uart/txready (SLICE_X2Y30.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.349ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sam/MyCtrlModule/UART.uart/txstate (FF)
  Destination:          sam/MyCtrlModule/UART.uart/txready (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.350ns (Levels of Logic = 0)
  Clock Path Skew:      0.001ns (0.286 - 0.285)
  Source Clock:         sam/clk48 rising at 20.800ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sam/MyCtrlModule/UART.uart/txstate to sam/MyCtrlModule/UART.uart/txready
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y31.AMUX     Tshcko                0.238   sam/MyCtrlModule/UART.uart/_n0129
                                                       sam/MyCtrlModule/UART.uart/txstate
    SLICE_X2Y30.CE       net (fanout=13)       0.204   sam/MyCtrlModule/UART.uart/txstate
    SLICE_X2Y30.CLK      Tckce       (-Th)     0.092   sam/MyCtrlModule/UART.uart/txready
                                                       sam/MyCtrlModule/UART.uart/txready
    -------------------------------------------------  ---------------------------
    Total                                      0.350ns (0.146ns logic, 0.204ns route)
                                                       (41.7% logic, 58.3% route)

--------------------------------------------------------------------------------

Paths for end point sam/maquina/el_saa/outmix_r/out_7 (SLICE_X6Y72.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.387ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sam/maquina/el_saa/outmix_r/ced (FF)
  Destination:          sam/maquina/el_saa/outmix_r/out_7 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.385ns (Levels of Logic = 0)
  Clock Path Skew:      -0.002ns (0.032 - 0.034)
  Source Clock:         sam/clk48 rising at 20.800ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sam/maquina/el_saa/outmix_r/ced to sam/maquina/el_saa/outmix_r/out_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y74.DQ       Tcko                  0.234   sam/maquina/el_saa/outmix_r/ced
                                                       sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y72.CE       net (fanout=7)        0.243   sam/maquina/el_saa/outmix_r/ced
    SLICE_X6Y72.CLK      Tckce       (-Th)     0.092   sam/maquina/el_saa/outmix_r/out<7>
                                                       sam/maquina/el_saa/outmix_r/out_7
    -------------------------------------------------  ---------------------------
    Total                                      0.385ns (0.142ns logic, 0.243ns route)
                                                       (36.9% logic, 63.1% route)

--------------------------------------------------------------------------------

Paths for end point sam/MyCtrlModule/myosd/vwindowactive (SLICE_X4Y37.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.417ns (requirement - (clock path skew + uncertainty - data path))
  Source:               sam/MyCtrlModule/myosd/vwindowactive (FF)
  Destination:          sam/MyCtrlModule/myosd/vwindowactive (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.417ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         sam/clk48 rising at 20.800ns
  Destination Clock:    sam/clk48 rising at 20.800ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: sam/MyCtrlModule/myosd/vwindowactive to sam/MyCtrlModule/myosd/vwindowactive
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y37.AQ       Tcko                  0.200   sam/MyCtrlModule/myosd/vwindowactive
                                                       sam/MyCtrlModule/myosd/vwindowactive
    SLICE_X4Y37.A6       net (fanout=9)        0.027   sam/MyCtrlModule/myosd/vwindowactive
    SLICE_X4Y37.CLK      Tah         (-Th)    -0.190   sam/MyCtrlModule/myosd/vwindowactive
                                                       sam/MyCtrlModule/myosd/vwindowactive_glue_set
                                                       sam/MyCtrlModule/myosd/vwindowactive
    -------------------------------------------------  ---------------------------
    Total                                      0.417ns (0.390ns logic, 0.027ns route)
                                                       (93.5% logic, 6.5% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_sam_los_relojes_clkout0 = PERIOD TIMEGRP "sam_los_relojes_clkout0" TS_clk50
        / 0.961538462 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 17.230ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKA
  Logical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKA
  Location pin: RAMB16_X0Y18.CLKA
  Clock network: sam/clk48
--------------------------------------------------------------------------------
Slack: 17.230ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKB(Fmax))
  Physical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKB
  Logical resource: sam/MyCtrlModule/myosd/charram/Mram_mem1/CLKB
  Location pin: RAMB16_X0Y18.CLKB
  Clock network: sam/clk48
--------------------------------------------------------------------------------
Slack: 17.230ns (period - min period limit)
  Period: 20.800ns
  Min period limit: 3.570ns (280.112MHz) (Trper_CLKA(Fmax))
  Physical resource: sam/MyCtrlModule_myosd/charrom/Mram_rom/CLKA
  Logical resource: sam/MyCtrlModule_myosd/charrom/Mram_rom/CLKA
  Location pin: RAMB16_X0Y20.CLKA
  Clock network: sam/clk48
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk50
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk50                       |     20.000ns|      5.000ns|     19.315ns|            0|            0|            0|    318259603|
| TS_sam_los_relojes_clkout0    |     20.800ns|     20.088ns|          N/A|            0|            0|    318259603|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clock_50_i
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clock_50_i     |   20.088|         |         |    3.344|
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 318259603 paths, 0 nets, and 4421 connections

Design statistics:
   Minimum period:  20.088ns{1}   (Maximum frequency:  49.781MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Mon Jun 12 12:44:06 2023 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 473 MB



