{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1625119634936 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1625119634936 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jul 01 10:37:12 2021 " "Processing started: Thu Jul 01 10:37:12 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1625119634936 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1625119634936 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off ARM-Processor-CALab -c ARM-Processor-CALab " "Command: quartus_map --read_settings_files=on --write_settings_files=off ARM-Processor-CALab -c ARM-Processor-CALab" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1625119634936 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1625119635572 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/wbstage.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/wbstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 WBStage " "Found entity 1: WBStage" {  } { { "../WBStage.v" "" { Text "C:/code/ARM-Processor-CALab/WBStage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/value2generator.v 3 3 " "Found 3 design units, including 3 entities, in source file /code/arm-processor-calab/value2generator.v" { { "Info" "ISGN_ENTITY_NAME" "1 Value2Generator " "Found entity 1: Value2Generator" {  } { { "../Value2Generator.v" "" { Text "C:/code/ARM-Processor-CALab/Value2Generator.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635627 ""} { "Info" "ISGN_ENTITY_NAME" "2 RotateImmShift " "Found entity 2: RotateImmShift" {  } { { "../Value2Generator.v" "" { Text "C:/code/ARM-Processor-CALab/Value2Generator.v" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635627 ""} { "Info" "ISGN_ENTITY_NAME" "3 ImmediateShift " "Found entity 3: ImmediateShift" {  } { { "../Value2Generator.v" "" { Text "C:/code/ARM-Processor-CALab/Value2Generator.v" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635627 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635627 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/statusregister.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/statusregister.v" { { "Info" "ISGN_ENTITY_NAME" "1 StatusRegister " "Found entity 1: StatusRegister" {  } { { "../StatusRegister.v" "" { Text "C:/code/ARM-Processor-CALab/StatusRegister.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635630 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635630 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM_Controller.v(25) " "Verilog HDL warning at SRAM_Controller.v(25): extended using \"x\" or \"z\"" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 25 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1625119635633 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/sram_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/sram_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM_Controller " "Found entity 1: SRAM_Controller" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635634 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635634 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "SRAM.v(13) " "Verilog HDL warning at SRAM.v(13): extended using \"x\" or \"z\"" {  } { { "../SRAM.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM.v" 13 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Quartus II" 0 -1 1625119635636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/sram.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/sram.v" { { "Info" "ISGN_ENTITY_NAME" "1 SRAM " "Found entity 1: SRAM" {  } { { "../SRAM.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635636 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635636 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/registerfiletb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/registerfiletb.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFileTB " "Found entity 1: RegisterFileTB" {  } { { "../RegisterFileTB.v" "" { Text "C:/code/ARM-Processor-CALab/RegisterFileTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635639 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635639 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "RegisterFile.v(13) " "Verilog HDL information at RegisterFile.v(13): always construct contains both blocking and non-blocking assignments" {  } { { "../RegisterFile.v" "" { Text "C:/code/ARM-Processor-CALab/RegisterFile.v" 13 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1625119635641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/registerfile.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/registerfile.v" { { "Info" "ISGN_ENTITY_NAME" "1 RegisterFile " "Found entity 1: RegisterFile" {  } { { "../RegisterFile.v" "" { Text "C:/code/ARM-Processor-CALab/RegisterFile.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635641 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635641 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/pctb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/pctb.v" { { "Info" "ISGN_ENTITY_NAME" "1 PCTB " "Found entity 1: PCTB" {  } { { "../PCTB.v" "" { Text "C:/code/ARM-Processor-CALab/PCTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635644 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635644 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/pc.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/pc.v" { { "Info" "ISGN_ENTITY_NAME" "1 PC " "Found entity 1: PC" {  } { { "../PC.v" "" { Text "C:/code/ARM-Processor-CALab/PC.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635646 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635646 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/mux3to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/mux3to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX3to1 " "Found entity 1: MUX3to1" {  } { { "../MUX3to1.v" "" { Text "C:/code/ARM-Processor-CALab/MUX3to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635649 ""}
{ "Warning" "WVRFX_VERI_LITERAL_TRUNCATED_TO_FIT" "32 MUX2to1TB.v(14) " "Verilog HDL Expression warning at MUX2to1TB.v(14): truncated literal to match 32 bits" {  } { { "../MUX2to1TB.v" "" { Text "C:/code/ARM-Processor-CALab/MUX2to1TB.v" 14 0 0 } }  } 0 10229 "Verilog HDL Expression warning at %2!s!: truncated literal to match %1!d! bits" 0 0 "Quartus II" 0 -1 1625119635652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/mux2to1tb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/mux2to1tb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1TB " "Found entity 1: MUX2to1TB" {  } { { "../MUX2to1TB.v" "" { Text "C:/code/ARM-Processor-CALab/MUX2to1TB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/mux2to1.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/mux2to1.v" { { "Info" "ISGN_ENTITY_NAME" "1 MUX2to1 " "Found entity 1: MUX2to1" {  } { { "../MUX2to1.v" "" { Text "C:/code/ARM-Processor-CALab/MUX2to1.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/memstagereg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/memstagereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 MemStageReg " "Found entity 1: MemStageReg" {  } { { "../MemStageReg.v" "" { Text "C:/code/ARM-Processor-CALab/MemStageReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635659 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/maintb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/maintb.v" { { "Info" "ISGN_ENTITY_NAME" "1 MainTB " "Found entity 1: MainTB" {  } { { "../MainTB.v" "" { Text "C:/code/ARM-Processor-CALab/MainTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/main.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/main.v" { { "Info" "ISGN_ENTITY_NAME" "1 Main " "Found entity 1: Main" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635665 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635665 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/instructionmemorytb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/instructionmemorytb.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemoryTB " "Found entity 1: InstructionMemoryTB" {  } { { "../InstructionMemoryTB.v" "" { Text "C:/code/ARM-Processor-CALab/InstructionMemoryTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/instructionmemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/instructionmemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 InstructionMemory " "Found entity 1: InstructionMemory" {  } { { "../InstructionMemory.v" "" { Text "C:/code/ARM-Processor-CALab/InstructionMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635670 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635670 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/ifstagetb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/ifstagetb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFStageTB " "Found entity 1: IFStageTB" {  } { { "../IFStageTB.v" "" { Text "C:/code/ARM-Processor-CALab/IFStageTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635672 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635672 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/ifstageregtb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/ifstageregtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFStageRegTB " "Found entity 1: IFStageRegTB" {  } { { "../IFStageRegTB.v" "" { Text "C:/code/ARM-Processor-CALab/IFStageRegTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635675 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635675 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/ifstagereg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/ifstagereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFStageReg " "Found entity 1: IFStageReg" {  } { { "../IFStageReg.v" "" { Text "C:/code/ARM-Processor-CALab/IFStageReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635678 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635678 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "PC pc IFStage.v(9) " "Verilog HDL Declaration information at IFStage.v(9): object \"PC\" differs only in case from object \"pc\" in the same scope" {  } { { "../IFStage.v" "" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 9 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1625119635680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/ifstage.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/ifstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IFStage " "Found entity 1: IFStage" {  } { { "../IFStage.v" "" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635681 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635681 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/idstagetb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/idstagetb.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDStageTB " "Found entity 1: IDStageTB" {  } { { "../IDStageTB.v" "" { Text "C:/code/ARM-Processor-CALab/IDStageTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635683 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635683 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/idstageregtb.v 0 0 " "Found 0 design units, including 0 entities, in source file /code/arm-processor-calab/idstageregtb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635685 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/idstagereg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/idstagereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDStageReg " "Found entity 1: IDStageReg" {  } { { "../IDStageReg.v" "" { Text "C:/code/ARM-Processor-CALab/IDStageReg.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635688 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635688 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/idstage.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/idstage.v" { { "Info" "ISGN_ENTITY_NAME" "1 IDStage " "Found entity 1: IDStage" {  } { { "../IDStage.v" "" { Text "C:/code/ARM-Processor-CALab/IDStage.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635690 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/hazarddetectionunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/hazarddetectionunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 HazardDetectionUnit " "Found entity 1: HazardDetectionUnit" {  } { { "../HazardDetectionUnit.v" "" { Text "C:/code/ARM-Processor-CALab/HazardDetectionUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635693 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635693 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/forwardingunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/forwardingunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ForwardingUnit " "Found entity 1: ForwardingUnit" {  } { { "../ForwardingUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ForwardingUnit.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635696 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635696 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/exestagetb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/exestagetb.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXEStageTB " "Found entity 1: EXEStageTB" {  } { { "../EXEStageTB.v" "" { Text "C:/code/ARM-Processor-CALab/EXEStageTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635699 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635699 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/exestageregtb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/exestageregtb.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXEStageRegTB " "Found entity 1: EXEStageRegTB" {  } { { "../EXEStageRegTB.v" "" { Text "C:/code/ARM-Processor-CALab/EXEStageRegTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635701 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635701 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/exestagereg.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/exestagereg.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXEStageReg " "Found entity 1: EXEStageReg" {  } { { "../EXEStageReg.v" "" { Text "C:/code/ARM-Processor-CALab/EXEStageReg.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635704 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635704 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/exestage.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/exestage.v" { { "Info" "ISGN_ENTITY_NAME" "1 EXEStage " "Found entity 1: EXEStage" {  } { { "../EXEStage.v" "" { Text "C:/code/ARM-Processor-CALab/EXEStage.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635707 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635707 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/datamemorytb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/datamemorytb.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemoryTB " "Found entity 1: DataMemoryTB" {  } { { "../DataMemoryTB.v" "" { Text "C:/code/ARM-Processor-CALab/DataMemoryTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635711 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635711 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/datamemory.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/datamemory.v" { { "Info" "ISGN_ENTITY_NAME" "1 DataMemory " "Found entity 1: DataMemory" {  } { { "../DataMemory.v" "" { Text "C:/code/ARM-Processor-CALab/DataMemory.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635714 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635714 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/controlunittb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/controlunittb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnitTB " "Found entity 1: ControlUnitTB" {  } { { "../ControlUnitTB.v" "" { Text "C:/code/ARM-Processor-CALab/ControlUnitTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635716 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635716 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/controlunit.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/controlunit.v" { { "Info" "ISGN_ENTITY_NAME" "1 ControlUnit " "Found entity 1: ControlUnit" {  } { { "../ControlUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ControlUnit.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635719 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635719 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/conditionchecktb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/conditionchecktb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheckTB " "Found entity 1: ConditionCheckTB" {  } { { "../ConditionCheckTB.v" "" { Text "C:/code/ARM-Processor-CALab/ConditionCheckTB.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635721 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635721 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/conditioncheck.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/conditioncheck.v" { { "Info" "ISGN_ENTITY_NAME" "1 ConditionCheck " "Found entity 1: ConditionCheck" {  } { { "../ConditionCheck.v" "" { Text "C:/code/ARM-Processor-CALab/ConditionCheck.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635724 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635724 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/cache_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/cache_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 CacheController " "Found entity 1: CacheController" {  } { { "../Cache_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/Cache_Controller.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635727 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635727 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "Cache.v(43) " "Verilog HDL information at Cache.v(43): always construct contains both blocking and non-blocking assignments" {  } { { "../Cache.v" "" { Text "C:/code/ARM-Processor-CALab/Cache.v" 43 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Quartus II" 0 -1 1625119635730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/cache.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/cache.v" { { "Info" "ISGN_ENTITY_NAME" "1 Cache " "Found entity 1: Cache" {  } { { "../Cache.v" "" { Text "C:/code/ARM-Processor-CALab/Cache.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/alutb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/alutb.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALUTB " "Found entity 1: ALUTB" {  } { { "../ALUTB.v" "" { Text "C:/code/ARM-Processor-CALab/ALUTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/alu.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/alu.v" { { "Info" "ISGN_ENTITY_NAME" "1 ALU " "Found entity 1: ALU" {  } { { "../ALU.v" "" { Text "C:/code/ARM-Processor-CALab/ALU.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/addertb.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/addertb.v" { { "Info" "ISGN_ENTITY_NAME" "1 AdderTB " "Found entity 1: AdderTB" {  } { { "../AdderTB.v" "" { Text "C:/code/ARM-Processor-CALab/AdderTB.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635738 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635738 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/adder.v 1 1 " "Found 1 design units, including 1 entities, in source file /code/arm-processor-calab/adder.v" { { "Info" "ISGN_ENTITY_NAME" "1 Adder " "Found entity 1: Adder" {  } { { "../Adder.v" "" { Text "C:/code/ARM-Processor-CALab/Adder.v" 2 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1625119635740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635740 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/code/arm-processor-calab/ maintb.v 0 0 " "Found 0 design units, including 0 entities, in source file /code/arm-processor-calab/ maintb.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1625119635743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "S_UpdateSig_ID_R_OUT Main.v(62) " "Verilog HDL Implicit Net warning at Main.v(62): created implicit net for \"S_UpdateSig_ID_R_OUT\"" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119635743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memWriteEn_ID_R_OUT Main.v(62) " "Verilog HDL Implicit Net warning at Main.v(62): created implicit net for \"memWriteEn_ID_R_OUT\"" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119635743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "memReadEn_ID_R_OUT Main.v(62) " "Verilog HDL Implicit Net warning at Main.v(62): created implicit net for \"memReadEn_ID_R_OUT\"" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 62 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119635743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "WB_EN_ID_R_OUT Main.v(63) " "Verilog HDL Implicit Net warning at Main.v(63): created implicit net for \"WB_EN_ID_R_OUT\"" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119635743 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "isImmidiate_ID_R_OUT Main.v(64) " "Verilog HDL Implicit Net warning at Main.v(64): created implicit net for \"isImmidiate_ID_R_OUT\"" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 64 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119635744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "type3 ForwardingUnit.v(12) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(12): created implicit net for \"type3\"" {  } { { "../ForwardingUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ForwardingUnit.v" 12 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119635744 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "type4 ForwardingUnit.v(13) " "Verilog HDL Implicit Net warning at ForwardingUnit.v(13): created implicit net for \"type4\"" {  } { { "../ForwardingUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ForwardingUnit.v" 13 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119635744 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Main " "Elaborating entity \"Main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1625119635788 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFStage IFStage:iFStage " "Elaborating entity \"IFStage\" for hierarchy \"IFStage:iFStage\"" {  } { { "../Main.v" "iFStage" { Text "C:/code/ARM-Processor-CALab/Main.v" 49 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119635829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 IFStage:iFStage\|MUX2to1:mux " "Elaborating entity \"MUX2to1\" for hierarchy \"IFStage:iFStage\|MUX2to1:mux\"" {  } { { "../IFStage.v" "mux" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 11 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119635844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PC IFStage:iFStage\|PC:pc " "Elaborating entity \"PC\" for hierarchy \"IFStage:iFStage\|PC:pc\"" {  } { { "../IFStage.v" "pc" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119635854 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Adder IFStage:iFStage\|Adder:adder " "Elaborating entity \"Adder\" for hierarchy \"IFStage:iFStage\|Adder:adder\"" {  } { { "../IFStage.v" "adder" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 13 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119635867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "InstructionMemory IFStage:iFStage\|InstructionMemory:instructionMemory " "Elaborating entity \"InstructionMemory\" for hierarchy \"IFStage:iFStage\|InstructionMemory:instructionMemory\"" {  } { { "../IFStage.v" "instructionMemory" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 14 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119635876 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "i InstructionMemory.v(9) " "Verilog HDL or VHDL warning at InstructionMemory.v(9): object \"i\" assigned a value but never read" {  } { { "../InstructionMemory.v" "" { Text "C:/code/ARM-Processor-CALab/InstructionMemory.v" 9 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1625119635882 "|Main|IFStage:iFStage|InstructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VERI_2116_UNCONVERTED" "storage InstructionMemory.v(11) " "Verilog HDL warning at InstructionMemory.v(11): initial value for variable storage should be constant" {  } { { "../InstructionMemory.v" "" { Text "C:/code/ARM-Processor-CALab/InstructionMemory.v" 11 0 0 } }  } 0 10855 "Verilog HDL warning at %2!s!: initial value for variable %1!s! should be constant" 0 0 "Quartus II" 0 -1 1625119635951 "|Main|IFStage:iFStage|InstructionMemory:instructionMemory"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "storage 0 InstructionMemory.v(5) " "Net \"storage\" at InstructionMemory.v(5) has no driver or initial value, using a default initial value '0'" {  } { { "../InstructionMemory.v" "" { Text "C:/code/ARM-Processor-CALab/InstructionMemory.v" 5 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1625119635956 "|Main|IFStage:iFStage|InstructionMemory:instructionMemory"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IFStageReg IFStage:iFStage\|IFStageReg:ifStageReg " "Elaborating entity \"IFStageReg\" for hierarchy \"IFStage:iFStage\|IFStageReg:ifStageReg\"" {  } { { "../IFStage.v" "ifStageReg" { Text "C:/code/ARM-Processor-CALab/IFStage.v" 15 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119635992 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDStage IDStage:iDStage " "Elaborating entity \"IDStage\" for hierarchy \"IDStage:iDStage\"" {  } { { "../Main.v" "iDStage" { Text "C:/code/ARM-Processor-CALab/Main.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636007 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 IDStage:iDStage\|MUX2to1:mux1 " "Elaborating entity \"MUX2to1\" for hierarchy \"IDStage:iDStage\|MUX2to1:mux1\"" {  } { { "../IDStage.v" "mux1" { Text "C:/code/ARM-Processor-CALab/IDStage.v" 51 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636021 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RegisterFile IDStage:iDStage\|RegisterFile:registerFile " "Elaborating entity \"RegisterFile\" for hierarchy \"IDStage:iDStage\|RegisterFile:registerFile\"" {  } { { "../IDStage.v" "registerFile" { Text "C:/code/ARM-Processor-CALab/IDStage.v" 52 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636030 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i RegisterFile.v(13) " "Verilog HDL Always Construct warning at RegisterFile.v(13): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../RegisterFile.v" "" { Text "C:/code/ARM-Processor-CALab/RegisterFile.v" 13 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1625119636035 "|Main|IDStage:iDStage|RegisterFile:registerFile"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ControlUnit IDStage:iDStage\|ControlUnit:cu " "Elaborating entity \"ControlUnit\" for hierarchy \"IDStage:iDStage\|ControlUnit:cu\"" {  } { { "../IDStage.v" "cu" { Text "C:/code/ARM-Processor-CALab/IDStage.v" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636081 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.v(12) " "Verilog HDL assignment warning at ControlUnit.v(12): truncated value with size 10 to match size of target (9)" {  } { { "../ControlUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ControlUnit.v" 12 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119636081 "|Main|IDStage:iDStage|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.v(16) " "Verilog HDL assignment warning at ControlUnit.v(16): truncated value with size 10 to match size of target (9)" {  } { { "../ControlUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ControlUnit.v" 16 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119636081 "|Main|IDStage:iDStage|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.v(31) " "Verilog HDL assignment warning at ControlUnit.v(31): truncated value with size 10 to match size of target (9)" {  } { { "../ControlUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ControlUnit.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119636082 "|Main|IDStage:iDStage|ControlUnit:cu"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "10 9 ControlUnit.v(41) " "Verilog HDL assignment warning at ControlUnit.v(41): truncated value with size 10 to match size of target (9)" {  } { { "../ControlUnit.v" "" { Text "C:/code/ARM-Processor-CALab/ControlUnit.v" 41 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119636082 "|Main|IDStage:iDStage|ControlUnit:cu"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ConditionCheck IDStage:iDStage\|ConditionCheck:conditionCheck " "Elaborating entity \"ConditionCheck\" for hierarchy \"IDStage:iDStage\|ConditionCheck:conditionCheck\"" {  } { { "../IDStage.v" "conditionCheck" { Text "C:/code/ARM-Processor-CALab/IDStage.v" 54 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636089 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX2to1 IDStage:iDStage\|MUX2to1:mux2 " "Elaborating entity \"MUX2to1\" for hierarchy \"IDStage:iDStage\|MUX2to1:mux2\"" {  } { { "../IDStage.v" "mux2" { Text "C:/code/ARM-Processor-CALab/IDStage.v" 56 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636097 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "IDStageReg IDStageReg:iDStageReg " "Elaborating entity \"IDStageReg\" for hierarchy \"IDStageReg:iDStageReg\"" {  } { { "../Main.v" "iDStageReg" { Text "C:/code/ARM-Processor-CALab/Main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636104 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "HazardDetectionUnit HazardDetectionUnit:hazardDetectionUnit " "Elaborating entity \"HazardDetectionUnit\" for hierarchy \"HazardDetectionUnit:hazardDetectionUnit\"" {  } { { "../Main.v" "hazardDetectionUnit" { Text "C:/code/ARM-Processor-CALab/Main.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636124 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ForwardingUnit ForwardingUnit:forwardingUnit " "Elaborating entity \"ForwardingUnit\" for hierarchy \"ForwardingUnit:forwardingUnit\"" {  } { { "../Main.v" "forwardingUnit" { Text "C:/code/ARM-Processor-CALab/Main.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636132 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXEStage EXEStage:exeStage " "Elaborating entity \"EXEStage\" for hierarchy \"EXEStage:exeStage\"" {  } { { "../Main.v" "exeStage" { Text "C:/code/ARM-Processor-CALab/Main.v" 75 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636141 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MUX3to1 EXEStage:exeStage\|MUX3to1:MUX_src1 " "Elaborating entity \"MUX3to1\" for hierarchy \"EXEStage:exeStage\|MUX3to1:MUX_src1\"" {  } { { "../EXEStage.v" "MUX_src1" { Text "C:/code/ARM-Processor-CALab/EXEStage.v" 27 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Value2Generator EXEStage:exeStage\|Value2Generator:value2Generator " "Elaborating entity \"Value2Generator\" for hierarchy \"EXEStage:exeStage\|Value2Generator:value2Generator\"" {  } { { "../EXEStage.v" "value2Generator" { Text "C:/code/ARM-Processor-CALab/EXEStage.v" 29 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636172 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "RotateImmShift EXEStage:exeStage\|Value2Generator:value2Generator\|RotateImmShift:rotateImmShift " "Elaborating entity \"RotateImmShift\" for hierarchy \"EXEStage:exeStage\|Value2Generator:value2Generator\|RotateImmShift:rotateImmShift\"" {  } { { "../Value2Generator.v" "rotateImmShift" { Text "C:/code/ARM-Processor-CALab/Value2Generator.v" 9 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ImmediateShift EXEStage:exeStage\|Value2Generator:value2Generator\|ImmediateShift:immShift " "Elaborating entity \"ImmediateShift\" for hierarchy \"EXEStage:exeStage\|Value2Generator:value2Generator\|ImmediateShift:immShift\"" {  } { { "../Value2Generator.v" "immShift" { Text "C:/code/ARM-Processor-CALab/Value2Generator.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636191 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "64 32 Value2Generator.v(31) " "Verilog HDL assignment warning at Value2Generator.v(31): truncated value with size 64 to match size of target (32)" {  } { { "../Value2Generator.v" "" { Text "C:/code/ARM-Processor-CALab/Value2Generator.v" 31 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119636193 "|Main|EXEStage:exeStage|Value2Generator:value2Generator|ImmediateShift:immShift"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ALU EXEStage:exeStage\|ALU:aLU " "Elaborating entity \"ALU\" for hierarchy \"EXEStage:exeStage\|ALU:aLU\"" {  } { { "../EXEStage.v" "aLU" { Text "C:/code/ARM-Processor-CALab/EXEStage.v" 31 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636201 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(21) " "Verilog HDL assignment warning at ALU.v(21): truncated value with size 32 to match size of target (1)" {  } { { "../ALU.v" "" { Text "C:/code/ARM-Processor-CALab/ALU.v" 21 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119636203 "|Main|EXEStage:exeStage|ALU:aLU"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 ALU.v(25) " "Verilog HDL assignment warning at ALU.v(25): truncated value with size 32 to match size of target (1)" {  } { { "../ALU.v" "" { Text "C:/code/ARM-Processor-CALab/ALU.v" 25 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119636203 "|Main|EXEStage:exeStage|ALU:aLU"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "StatusRegister EXEStage:exeStage\|StatusRegister:statusRegister " "Elaborating entity \"StatusRegister\" for hierarchy \"EXEStage:exeStage\|StatusRegister:statusRegister\"" {  } { { "../EXEStage.v" "statusRegister" { Text "C:/code/ARM-Processor-CALab/EXEStage.v" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636215 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "EXEStageReg EXEStageReg:exeStageReg " "Elaborating entity \"EXEStageReg\" for hierarchy \"EXEStageReg:exeStageReg\"" {  } { { "../Main.v" "exeStageReg" { Text "C:/code/ARM-Processor-CALab/Main.v" 78 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Cache Cache:cache " "Elaborating entity \"Cache\" for hierarchy \"Cache:cache\"" {  } { { "../Main.v" "cache" { Text "C:/code/ARM-Processor-CALab/Main.v" 92 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119636234 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 1 Cache.v(75) " "Verilog HDL assignment warning at Cache.v(75): truncated value with size 32 to match size of target (1)" {  } { { "../Cache.v" "" { Text "C:/code/ARM-Processor-CALab/Cache.v" 75 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Quartus II" 0 -1 1625119636290 "|Main|Cache:cache"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "i Cache.v(43) " "Verilog HDL Always Construct warning at Cache.v(43): inferring latch(es) for variable \"i\", which holds its previous value in one or more paths through the always construct" {  } { { "../Cache.v" "" { Text "C:/code/ARM-Processor-CALab/Cache.v" 43 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1625119636337 "|Main|Cache:cache"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "CacheController CacheController:cache_conteroller " "Elaborating entity \"CacheController\" for hierarchy \"CacheController:cache_conteroller\"" {  } { { "../Main.v" "cache_conteroller" { Text "C:/code/ARM-Processor-CALab/Main.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119637495 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "ns Cache_Controller.v(40) " "Verilog HDL Always Construct warning at Cache_Controller.v(40): inferring latch(es) for variable \"ns\", which holds its previous value in one or more paths through the always construct" {  } { { "../Cache_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/Cache_Controller.v" 40 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1625119637497 "|Main|CacheController:cache_conteroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.Swrite Cache_Controller.v(40) " "Inferred latch for \"ns.Swrite\" at Cache_Controller.v(40)" {  } { { "../Cache_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/Cache_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637499 "|Main|CacheController:cache_conteroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.Sread Cache_Controller.v(40) " "Inferred latch for \"ns.Sread\" at Cache_Controller.v(40)" {  } { { "../Cache_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/Cache_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637499 "|Main|CacheController:cache_conteroller"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "ns.idle Cache_Controller.v(40) " "Inferred latch for \"ns.idle\" at Cache_Controller.v(40)" {  } { { "../Cache_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/Cache_Controller.v" 40 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637499 "|Main|CacheController:cache_conteroller"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SRAM_Controller SRAM_Controller:memStage " "Elaborating entity \"SRAM_Controller\" for hierarchy \"SRAM_Controller:memStage\"" {  } { { "../Main.v" "memStage" { Text "C:/code/ARM-Processor-CALab/Main.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119637509 ""}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "waitStep SRAM_Controller.v(28) " "Verilog HDL Always Construct warning at SRAM_Controller.v(28): inferring latch(es) for variable \"waitStep\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1625119637511 "|Main|SRAM_Controller:memStage"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "addr SRAM_Controller.v(84) " "Verilog HDL Always Construct warning at SRAM_Controller.v(84): variable \"addr\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 84 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1625119637512 "|Main|SRAM_Controller:memStage"}
{ "Warning" "WVRFX_VERI_INCOMPLETE_SENSITIVITY_LIST" "writeData SRAM_Controller.v(98) " "Verilog HDL Always Construct warning at SRAM_Controller.v(98): variable \"writeData\" is read inside the Always Construct but isn't in the Always Construct's Event Control" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 98 0 0 } }  } 0 10235 "Verilog HDL Always Construct warning at %2!s!: variable \"%1!s!\" is read inside the Always Construct but isn't in the Always Construct's Event Control" 0 0 "Quartus II" 0 -1 1625119637512 "|Main|SRAM_Controller:memStage"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "SRAM_Controller.v(85) " "Verilog HDL Case Statement warning at SRAM_Controller.v(85): incomplete case statement has no default case item" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 85 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Quartus II" 0 -1 1625119637512 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "SRAM_Controller.v(85) " "Verilog HDL Case Statement information at SRAM_Controller.v(85): all case item expressions in this case statement are onehot" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 85 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Quartus II" 0 -1 1625119637512 "|Main|SRAM_Controller:memStage"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "SRAM_DQ_TMP SRAM_Controller.v(81) " "Verilog HDL Always Construct warning at SRAM_Controller.v(81): inferring latch(es) for variable \"SRAM_DQ_TMP\", which holds its previous value in one or more paths through the always construct" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Quartus II" 0 -1 1625119637512 "|Main|SRAM_Controller:memStage"}
{ "Warning" "WVRFX_VDB_DRIVERLESS_NET" "SRAM_DQ_TMP\[63..32\] 0 SRAM_Controller.v(14) " "Net \"SRAM_DQ_TMP\[63..32\]\" at SRAM_Controller.v(14) has no driver or initial value, using a default initial value '0'" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 14 0 0 } }  } 0 10030 "Net \"%1!s!\" at %3!s! has no driver or initial value, using a default initial value '%2!c!'" 0 0 "Quartus II" 0 -1 1625119637513 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[0\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[0\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[1\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[1\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[2\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[2\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[3\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[3\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[4\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[4\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[5\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[5\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[6\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[6\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[7\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[7\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[8\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[8\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[9\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[9\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[10\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[10\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[11\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[11\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[12\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[12\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[13\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[13\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[14\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[14\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637515 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[15\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[15\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[16\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[16\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[17\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[17\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[18\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[18\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[19\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[19\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[20\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[20\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[21\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[21\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[22\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[22\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[23\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[23\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[24\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[24\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[25\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[25\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[26\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[26\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[27\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[27\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[28\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[28\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[29\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[29\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[30\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[30\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637516 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "SRAM_DQ_TMP\[31\] SRAM_Controller.v(81) " "Inferred latch for \"SRAM_DQ_TMP\[31\]\" at SRAM_Controller.v(81)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 81 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637517 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[0\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[0\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637517 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[1\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[1\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637517 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[2\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[2\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637517 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[3\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[3\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637517 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[4\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[4\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637517 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[5\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[5\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637517 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[6\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[6\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637517 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[7\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[7\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637517 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[8\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[8\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637517 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[9\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[9\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637517 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[10\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[10\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637518 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[11\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[11\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637518 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[12\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[12\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637518 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[13\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[13\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637518 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[14\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[14\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637518 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[15\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[15\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637518 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[16\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[16\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637518 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[17\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[17\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637518 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[18\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[18\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637518 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[19\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[19\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637518 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[20\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[20\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637519 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[21\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[21\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637519 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[22\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[22\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637519 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[23\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[23\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637519 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[24\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[24\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637519 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[25\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[25\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637519 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[26\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[26\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637519 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[27\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[27\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637519 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[28\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[28\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637519 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[29\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[29\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637519 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[30\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[30\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637520 "|Main|SRAM_Controller:memStage"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "waitStep\[31\] SRAM_Controller.v(28) " "Inferred latch for \"waitStep\[31\]\" at SRAM_Controller.v(28)" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Quartus II" 0 -1 1625119637520 "|Main|SRAM_Controller:memStage"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "MemStageReg MemStageReg:memStageReg " "Elaborating entity \"MemStageReg\" for hierarchy \"MemStageReg:memStageReg\"" {  } { { "../Main.v" "memStageReg" { Text "C:/code/ARM-Processor-CALab/Main.v" 106 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119637535 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "WBStage WBStage:wbStage " "Elaborating entity \"WBStage\" for hierarchy \"WBStage:wbStage\"" {  } { { "../Main.v" "wbStage" { Text "C:/code/ARM-Processor-CALab/Main.v" 108 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1625119637548 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "IDStage:iDStage\|ConditionCheck:conditionCheck\|conditionOut " "Converted tri-state buffer \"IDStage:iDStage\|ConditionCheck:conditionCheck\|conditionOut\" feeding internal logic into a wire" {  } { { "../ConditionCheck.v" "" { Text "C:/code/ARM-Processor-CALab/ConditionCheck.v" 6 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Quartus II" 0 -1 1625119638723 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Quartus II" 0 -1 1625119638723 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[0\] " "Latch SRAM_Controller:memStage\|waitStep\[0\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640346 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[1\] " "Latch SRAM_Controller:memStage\|waitStep\[1\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640346 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[2\] " "Latch SRAM_Controller:memStage\|waitStep\[2\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640346 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[3\] " "Latch SRAM_Controller:memStage\|waitStep\[3\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640346 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[4\] " "Latch SRAM_Controller:memStage\|waitStep\[4\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640346 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[5\] " "Latch SRAM_Controller:memStage\|waitStep\[5\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640346 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[6\] " "Latch SRAM_Controller:memStage\|waitStep\[6\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640346 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[7\] " "Latch SRAM_Controller:memStage\|waitStep\[7\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640346 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[8\] " "Latch SRAM_Controller:memStage\|waitStep\[8\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640346 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640346 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[9\] " "Latch SRAM_Controller:memStage\|waitStep\[9\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640347 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[10\] " "Latch SRAM_Controller:memStage\|waitStep\[10\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640347 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[11\] " "Latch SRAM_Controller:memStage\|waitStep\[11\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640347 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[12\] " "Latch SRAM_Controller:memStage\|waitStep\[12\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640347 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[13\] " "Latch SRAM_Controller:memStage\|waitStep\[13\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640347 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[14\] " "Latch SRAM_Controller:memStage\|waitStep\[14\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640347 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[15\] " "Latch SRAM_Controller:memStage\|waitStep\[15\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640347 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[16\] " "Latch SRAM_Controller:memStage\|waitStep\[16\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640347 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[17\] " "Latch SRAM_Controller:memStage\|waitStep\[17\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640347 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[18\] " "Latch SRAM_Controller:memStage\|waitStep\[18\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640347 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[19\] " "Latch SRAM_Controller:memStage\|waitStep\[19\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640347 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640347 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[20\] " "Latch SRAM_Controller:memStage\|waitStep\[20\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640348 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[21\] " "Latch SRAM_Controller:memStage\|waitStep\[21\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640348 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[22\] " "Latch SRAM_Controller:memStage\|waitStep\[22\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640348 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[23\] " "Latch SRAM_Controller:memStage\|waitStep\[23\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640348 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[24\] " "Latch SRAM_Controller:memStage\|waitStep\[24\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640348 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[25\] " "Latch SRAM_Controller:memStage\|waitStep\[25\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640348 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640348 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[26\] " "Latch SRAM_Controller:memStage\|waitStep\[26\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640349 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[27\] " "Latch SRAM_Controller:memStage\|waitStep\[27\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640349 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[28\] " "Latch SRAM_Controller:memStage\|waitStep\[28\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640349 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[29\] " "Latch SRAM_Controller:memStage\|waitStep\[29\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640349 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[30\] " "Latch SRAM_Controller:memStage\|waitStep\[30\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640349 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "SRAM_Controller:memStage\|waitStep\[31\] " "Latch SRAM_Controller:memStage\|waitStep\[31\] has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA SRAM_Controller:memStage\|ps.read " "Ports D and ENA on the latch are fed by the same signal SRAM_Controller:memStage\|ps.read" {  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 21 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640349 ""}  } { { "../SRAM_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/SRAM_Controller.v" 28 -1 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640349 ""}
{ "Warning" "WMLS_MLS_UNSAFE_LATCH_HDR" "CacheController:cache_conteroller\|ns.idle_394 " "Latch CacheController:cache_conteroller\|ns.idle_394 has unsafe behavior" { { "Warning" "WMLS_MLS_UNSAFE_LATCH_SUB" "D ENA Cache:cache\|hit " "Ports D and ENA on the latch are fed by the same signal Cache:cache\|hit" {  } { { "../Cache.v" "" { Text "C:/code/ARM-Processor-CALab/Cache.v" 7 -1 0 } }  } 0 13013 "Ports %1!s! and %2!s! on the latch are fed by the same signal %3!s!" 0 0 "Quartus II" 0 -1 1625119640349 ""}  } { { "../Cache_Controller.v" "" { Text "C:/code/ARM-Processor-CALab/Cache_Controller.v" 40 0 0 } }  } 0 13012 "Latch %1!s! has unsafe behavior" 0 0 "Quartus II" 0 -1 1625119640349 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[0\] GND " "Pin \"SRAM_ADDR\[0\]\" is stuck at GND" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[1\] GND " "Pin \"SRAM_ADDR\[1\]\" is stuck at GND" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[2\] GND " "Pin \"SRAM_ADDR\[2\]\" is stuck at GND" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[3\] GND " "Pin \"SRAM_ADDR\[3\]\" is stuck at GND" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[4\] GND " "Pin \"SRAM_ADDR\[4\]\" is stuck at GND" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[5\] GND " "Pin \"SRAM_ADDR\[5\]\" is stuck at GND" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[6\] GND " "Pin \"SRAM_ADDR\[6\]\" is stuck at GND" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[7\] GND " "Pin \"SRAM_ADDR\[7\]\" is stuck at GND" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[8\] VCC " "Pin \"SRAM_ADDR\[8\]\" is stuck at VCC" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[9\] VCC " "Pin \"SRAM_ADDR\[9\]\" is stuck at VCC" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[10\] VCC " "Pin \"SRAM_ADDR\[10\]\" is stuck at VCC" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[10]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[11\] VCC " "Pin \"SRAM_ADDR\[11\]\" is stuck at VCC" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[12\] VCC " "Pin \"SRAM_ADDR\[12\]\" is stuck at VCC" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[12]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[13\] VCC " "Pin \"SRAM_ADDR\[13\]\" is stuck at VCC" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[13]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[14\] VCC " "Pin \"SRAM_ADDR\[14\]\" is stuck at VCC" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[14]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[15\] VCC " "Pin \"SRAM_ADDR\[15\]\" is stuck at VCC" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[15]"} { "Warning" "WMLS_MLS_STUCK_PIN" "SRAM_ADDR\[16\] VCC " "Pin \"SRAM_ADDR\[16\]\" is stuck at VCC" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 6 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1625119640377 "|Main|SRAM_ADDR[16]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1625119640377 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "3 " "3 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 -1 1625119640665 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/code/ARM-Processor-CALab/Quartus/output_files/ARM-Processor-CALab.map.smsg " "Generated suppressed messages file C:/code/ARM-Processor-CALab/Quartus/output_files/ARM-Processor-CALab.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1625119640948 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1625119641220 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119641220 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "1 " "Design contains 1 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "FW_EN " "No output dependent on input pin \"FW_EN\"" {  } { { "../Main.v" "" { Text "C:/code/ARM-Processor-CALab/Main.v" 4 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Quartus II" 0 -1 1625119641601 "|Main|FW_EN"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Quartus II" 0 -1 1625119641601 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "218 " "Implemented 218 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1625119641603 ""} { "Info" "ICUT_CUT_TM_OPINS" "18 " "Implemented 18 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1625119641603 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "64 " "Implemented 64 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 -1 1625119641603 ""} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Implemented 133 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1625119641603 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1625119641603 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 117 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 117 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4698 " "Peak virtual memory: 4698 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1625119641716 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jul 01 10:37:21 2021 " "Processing ended: Thu Jul 01 10:37:21 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1625119641716 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:09 " "Elapsed time: 00:00:09" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1625119641716 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1625119641716 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1625119641716 ""}
