<dec f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='387' type='void llvm::TargetPassConfig::addFastRegAlloc()'/>
<doc f='llvm/llvm/include/llvm/CodeGen/TargetPassConfig.h' l='385'>/// addFastRegAlloc - Add the minimum set of target-independent passes that
  /// are required for fast register allocation.</doc>
<use f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1107' u='c' c='_ZN4llvm16TargetPassConfig16addMachinePassesEv'/>
<def f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1341' ll='1346' type='void llvm::TargetPassConfig::addFastRegAlloc()'/>
<doc f='llvm/llvm/lib/CodeGen/TargetPassConfig.cpp' l='1339'>/// Add the minimum set of target-independent passes that are required for
/// register allocation. No coalescing or scheduling.</doc>
<ovr f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1127' c='_ZN12_GLOBAL__N_113GCNPassConfig15addFastRegAllocEv'/>
<use f='llvm/llvm/lib/Target/AMDGPU/AMDGPUTargetMachine.cpp' l='1139' u='c' c='_ZN12_GLOBAL__N_113GCNPassConfig15addFastRegAllocEv'/>
<ovr f='llvm/llvm/lib/Target/NVPTX/NVPTXTargetMachine.cpp' l='362' c='_ZN12_GLOBAL__N_115NVPTXPassConfig15addFastRegAllocEv'/>
