Global frequency set at 1000000000000 ticks per second
      0: system.global_mem.mem_ctrl.dram: Setting up DRAM Interface
      0: system.global_mem.mem_ctrl.dram: Creating DRAM rank 0 
      0: system.global_mem.mem_ctrl.dram: Creating DRAM rank 1 
      0: system.global_mem.mem_ctrl.dram: Memory capacity 8589934592 (8589934592) bytes
      0: system.global_mem.mem_ctrl.dram: Row buffer size 8192 bytes with 128 bursts per row buffer
      0: system.simplePEs0: SimplePE: requestorId: 5
      0: system.simplePEs1: SimplePE: requestorId: 6
      0: system.simplePEs1: addTraffic: Adding traffic addr=0x4d2, type=r to traffic list
      0: system.simplePEs0: addTraffic: Adding traffic delay for 77000 ticks to traffic list
      0: system.simplePEs0: addTraffic: Adding traffic addr=0x4d2, type=r to traffic list
      0: system.simplePEs0: start: Start operating 2 traffic
      0: system.simplePEs1: start: Start operating 1 traffic
gem5 Simulator System.  https://www.gem5.org
gem5 is copyrighted software; use the --copyright option for details.

gem5 version 23.0.0.1
gem5 compiled Aug 14 2023 02:13:16
gem5 started Aug 25 2023 02:48:18
gem5 executing on 57cac7d75bd8, pid 8448
command line: build/NULL/gem5.opt -d ../lab1/m5out --debug-flags SimplePE,CacheAll,XBar,DRAM configs/archlab/lab1/arch_config.py

Beginning simulation!
      1: system.simplePEs1: sendReq: Sending request traffic index: 0
      1: system.simplePEs1: sendReq: Sending pkt: ReadReq [4c0:4ff] to memory side port
      1: system.caches1: access for ReadReq [4c0:4ff] miss
      1: system.caches1.mshr_queue: Allocating new MSHR. Number in use will be 1/16
      1: system.caches1.mshr_queue.entry.targets: New target allocated: ReadReq [4c0:4ff]
      1: system.caches1.mem_side_port: Scheduling send event at 2000
      1: system.caches1.prefetcher: Adding context 6 with stride entries
      1: system.caches1.prefetcher: Miss: PC 18 pkt_addr 4c0 (ns)
      1: system.simplePEs0: sendReq: Delay for 77000 tick
   2000: system.caches1: sendMSHRQueuePacket: MSHR ReadReq [4c0:4ff]
   2000: system.caches1: createMissPacket: created ReadSharedReq [4c0:4ff] from ReadReq [4c0:4ff]
   2000: system.global_membus: recvTimingReq: src system.global_membus.cpu_side_port[2] packet ReadSharedReq [4c0:4ff]
   2000: system.global_membus.snoop_filter: lookupRequest: src system.global_membus.cpu_side_port[2] packet ReadSharedReq [4c0:4ff]
   2000: system.global_membus.snoop_filter: lookupRequest:   SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   2000: system.global_membus.snoop_filter: lookupRequest:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
   2000: system.global_membus: recvTimingReq: src system.global_membus.cpu_side_port[2] packet ReadSharedReq [4c0:4ff] SF size: 0 lat: 1
   2000: system.global_membus: forwardTiming for ReadSharedReq [4c0:4ff]
   2000: system.global_mem.mem_ctrl.dram: Address: 0x4c0 Rank 0 Bank 0 Row 0
   2000: system.global_membus.reqLayer0: The crossbar layer is now busy from tick 2000 to 3000
   2000: system.global_mem.mem_ctrl.dram: Timing access to addr 0x4c0, rank/bank/row 0 0 0
   2000: system.global_mem.mem_ctrl.dram: Activate at tick 2000
   2000: system.global_mem.mem_ctrl.dram: Activate bank 0, rank 0 at tick 2000, now got 1 active
   2000: system.global_mem.mem_ctrl.dram: Schedule RD/WR burst at tick 27500
  46250: system.global_mem.mem_ctrl.dram: number of read entries for rank 0 is 0
  74250: system.global_membus: recvTimingResp: src system.global_membus.mem_side_port[0] packet ReadResp [4c0:4ff]
  74250: system.global_membus.snoop_filter: updateResponse: src system.global_membus.cpu_side_port[2] packet ReadResp [4c0:4ff]
  74250: system.global_membus.snoop_filter: updateResponse:   old SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000
  74250: system.global_membus.snoop_filter: updateResponse:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
  74250: system.global_membus.respLayer2: The crossbar layer is now busy from tick 74250 to 80000
  77000: system.caches1: recvTimingResp: Handling response ReadResp [4c0:4ff]
  77000: system.caches1: Block for addr 0x4c0 being updated in Cache
  77000: system.caches1: Replacement victim: state: 0 (I) writable: 0 readable: 0 dirty: 0 prefetched: 0 | tag: 0xffffffffffffffff secure: 0 valid: 0 | set: 0x13 way: 0
  77000: system.caches1: Block addr 0x4c0 (ns) moving from  to state: 6 (E) writable: 1 readable: 1 dirty: 0 prefetched: 0 | tag: 0 secure: 0 valid: 1 | set: 0x13 way: 0
  77000: system.caches1.mshr_queue: Deallocating all targets: [0x4c0:0x4ff](ns)    state:  InSvc    
  77000: system.caches1.mshr_queue: MSHR deallocated. Number in use: 0/16
  77000: system.caches1: recvTimingResp: Leaving with ReadResp [4c0:4ff]
  77001: system.simplePEs0: sendReq: Sending request traffic index: 1
  77001: system.simplePEs0: sendReq: Sending pkt: ReadReq [4c0:4ff] to memory side port
  77001: system.caches0: access for ReadReq [4c0:4ff] miss
  77001: system.caches0.mshr_queue: Allocating new MSHR. Number in use will be 1/16
  77001: system.caches0.mshr_queue.entry.targets: New target allocated: ReadReq [4c0:4ff]
  77001: system.caches0.mem_side_port: Scheduling send event at 79000
  77001: system.caches0.prefetcher: Adding context 5 with stride entries
  77001: system.caches0.prefetcher: Miss: PC 14 pkt_addr 4c0 (ns)
  78000: system.simplePEs1: recvTimingResp: recv r response, addr=0x4c0
  79000: system.caches0: sendMSHRQueuePacket: MSHR ReadReq [4c0:4ff]
  79000: system.caches0: createMissPacket: created ReadSharedReq [4c0:4ff] from ReadReq [4c0:4ff]
  79000: system.global_membus: recvTimingReq: src system.global_membus.cpu_side_port[1] packet ReadSharedReq [4c0:4ff]
  79000: system.global_membus.snoop_filter: lookupRequest: src system.global_membus.cpu_side_port[1] packet ReadSharedReq [4c0:4ff]
  79000: system.global_membus.snoop_filter: lookupRequest:   SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
  79000: system.global_membus.snoop_filter: lookupRequest:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
  79000: system.global_membus: recvTimingReq: src system.global_membus.cpu_side_port[1] packet ReadSharedReq [4c0:4ff] SF size: 1 lat: 1
  79000: system.global_membus: forwardTiming for ReadSharedReq [4c0:4ff]
  79000: system.caches1: recvTimingSnoopReq: for ReadSharedReq [4c0:4ff]
  79000: system.caches1: handleSnoop: for ReadSharedReq [4c0:4ff]
  79000: system.caches1: handleSnoop: snoop hit for ReadSharedReq [4c0:4ff], old state is state: 6 (E) writable: 1 readable: 1 dirty: 0 prefetched: 0 | tag: 0 secure: 0 valid: 1 | set: 0x13 way: 0
  79000: system.caches1: new state is state: 4 (S) writable: 0 readable: 1 dirty: 0 prefetched: 0 | tag: 0 secure: 0 valid: 1 | set: 0x13 way: 0
  79000: system.global_mem.mem_ctrl.dram: Address: 0x4c0 Rank 0 Bank 0 Row 0
  79000: system.global_membus.reqLayer0: The crossbar layer is now busy from tick 79000 to 80000
  79000: system.global_mem.mem_ctrl.dram: Timing access to addr 0x4c0, rank/bank/row 0 0 0
  79000: system.global_mem.mem_ctrl.dram: Schedule RD/WR burst at tick 79000
  97750: system.global_mem.mem_ctrl.dram: number of read entries for rank 0 is 0
 126750: system.global_membus: recvTimingResp: src system.global_membus.mem_side_port[0] packet ReadResp [4c0:4ff]
 126750: system.global_membus.snoop_filter: updateResponse: src system.global_membus.cpu_side_port[1] packet ReadResp [4c0:4ff]
 126750: system.global_membus.snoop_filter: updateResponse:   old SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000001.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000010
 126750: system.global_membus.snoop_filter: updateResponse:   new SF value 0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000.0000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000011
 126750: system.global_membus.respLayer1: The crossbar layer is now busy from tick 126750 to 132000
 129000: system.caches0: recvTimingResp: Handling response ReadResp [4c0:4ff]
 129000: system.caches0: Block for addr 0x4c0 being updated in Cache
 129000: system.caches0: Replacement victim: state: 0 (I) writable: 0 readable: 0 dirty: 0 prefetched: 0 | tag: 0xffffffffffffffff secure: 0 valid: 0 | set: 0x13 way: 0
 129000: system.caches0: Block addr 0x4c0 (ns) moving from  to state: 4 (S) writable: 0 readable: 1 dirty: 0 prefetched: 0 | tag: 0 secure: 0 valid: 1 | set: 0x13 way: 0
 129000: system.caches0.mshr_queue: Deallocating all targets: [0x4c0:0x4ff](ns)    state:  InSvc    
 129000: system.caches0.mshr_queue: MSHR deallocated. Number in use: 0/16
 129000: system.caches0: recvTimingResp: Leaving with ReadResp [4c0:4ff]
 130000: system.simplePEs0: recvTimingResp: recv r response, addr=0x4c0
 130000: 0: Computing stats due to a dump callback
 130000: 1: Computing stats due to a dump callback
Exiting @ tick 130000 because system.simplePEs0 has encountered the exit state and will terminate the simulation.

