<?xml version="1.0" encoding="UTF-8"?>
<vivadoHLSLog:LogRoot xmlns:vivadoHLSLog="www.xilinx.com/vivadoHLSLog">
  <errorLogs>
    <logs>
      <synLog/>
    </logs>
  </errorLogs>
  <warningLogs>
    <logs>
      <synLog>
        <logs message="WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:25.495-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'm2s_len' is power-on initialization." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:25.067-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'first' is power-on initialization." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:25.040-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_103_2/m_axi_gmem1_ARUSER' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.742-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_103_2/m_axi_gmem1_ARREGION' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.735-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_103_2/m_axi_gmem1_ARQOS' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.726-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_103_2/m_axi_gmem1_ARPROT' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.711-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_103_2/m_axi_gmem1_ARCACHE' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.691-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_103_2/m_axi_gmem1_ARLOCK' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.672-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_103_2/m_axi_gmem1_ARBURST' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.664-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_103_2/m_axi_gmem1_ARSIZE' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.649-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_103_2/m_axi_gmem1_ARLEN' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.641-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_103_2/m_axi_gmem1_ARID' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.612-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_103_2/m_axi_gmem1_ARADDR' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.602-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'paralleltostreamwithburst_Pipeline_VITIS_LOOP_103_2/m_axi_gmem1_ARVALID' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.590-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'Img_width_count' is power-on initialization." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.566-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'final_s2m_len_V' is power-on initialization." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.242-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Register 'out_sts' is power-on initialization." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:24.191-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2/m_axi_gmem0_BREADY' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:23.952-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2/m_axi_gmem0_AWUSER' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:23.945-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2/m_axi_gmem0_AWREGION' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:23.934-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2/m_axi_gmem0_AWQOS' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:23.902-0400" type="Warning"/>
        <logs message="WARNING: [RTGEN 206-101] Setting dangling out port 'streamtoparallelwithburst_Pipeline_VITIS_LOOP_24_2/m_axi_gmem0_AWPROT' to 0." projectName="hls_userdma.prj" solutionName="solution1" date="2024-05-12T10:10:23.894-0400" type="Warning"/>
      </synLog>
    </logs>
  </warningLogs>
</vivadoHLSLog:LogRoot>
