# hades.models.Design file
#  
[name] unnamed
[components]
hades.models.rtlib.register.RegRE MEMWBwb 35400 7200 @N 1001 2 00_B 1.0E-8
hades.models.rtlib.io.IpinVector aluOut 18000 4800 @N 1001 32 00000000000000000000000000000000_B 1.0E-9 0
hades.models.rtlib.io.IpinVector wb 36600 4800 @N 1001 2 00_B 1.0E-9 0
hades.models.io.Opin RegWrite 41400 13200 @N 1001 5.0E-9
hades.models.rtlib.io.ExpanderVertical i0 36600 13800 @N 1001 2 1.0E-8
hades.models.io.Ipin R 4800 12600 @N 1001  U
hades.models.io.Opin MemtoReg 41400 15000 @N 1001 5.0E-9
hades.models.rtlib.register.RegRE MEMWBreadData 26400 7200 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.rtlib.io.OpinVector readData1 28800 14400 @N 1001 32 1.0E-9 0
hades.models.io.Ipin WE 4800 10200 @N 1001 null U
hades.models.rtlib.register.RegRE MEMWBrd 7200 7200 @N 1001 5 00000_B 1.0E-8
hades.models.rtlib.io.OpinVector rd1 9600 14400 @N 1001 5 1.0E-9 0
hades.models.io.Ipin CLK 4800 11400 @N 1001 null U
hades.models.rtlib.io.OpinVector aluOut1 19200 14400 @N 1001 32 1.0E-9 0
hades.models.rtlib.register.RegRE MEMWBaluOut 16800 7200 @N 1001 32 00000000000000000000000000000000_B 1.0E-8
hades.models.rtlib.io.IpinVector PortreadData 27600 4800 @N 1001 32 00000000000000000000000000000000_B 1.0E-9 0
hades.models.rtlib.io.IpinVector rd 8400 4800 @N 1001 5 00000_B 1.0E-9 0
[end components]
[signals]
hades.signals.SignalStdLogicVector n9 32 2 MEMWBreadData Q readData1 A 2 2 28200 9600 28200 14400 2 28200 14400 28800 14400 0 
hades.signals.SignalStdLogicVector n8 32 2 MEMWBaluOut Q aluOut1 A 2 2 18600 9600 18600 14400 2 18600 14400 19200 14400 0 
hades.signals.SignalStdLogicVector n6 2 2 wb Y MEMWBwb D 2 2 36600 4800 37200 4800 2 37200 4800 37200 7200 0 
hades.signals.SignalStdLogicVector n5 32 2 PortreadData Y MEMWBreadData D 2 2 27600 4800 28200 4800 2 28200 4800 28200 7200 0 
hades.signals.SignalStdLogicVector n4 32 2 aluOut Y MEMWBaluOut D 2 2 18000 4800 18600 4800 2 18600 4800 18600 7200 0 
hades.signals.SignalStdLogicVector n2 5 2 MEMWBrd Q rd1 A 2 2 9000 9600 9000 14400 2 9000 14400 9600 14400 0 
hades.signals.SignalStdLogic1164 n1 5 CLK Y MEMWBwb CLK MEMWBreadData CLK MEMWBaluOut CLK MEMWBrd CLK 12 2 4800 11400 6000 11400 2 25200 11400 34200 11400 2 34200 11400 34200 8400 2 34200 8400 35400 8400 2 15600 11400 25200 11400 2 25200 11400 25200 8400 2 25200 8400 26400 8400 2 6000 11400 15600 11400 2 15600 11400 15600 8400 2 15600 8400 16800 8400 2 6000 11400 6000 8400 2 6000 8400 7200 8400 3 15600 11400 25200 11400 6000 11400 
hades.signals.SignalStdLogicVector n0 5 2 rd Y MEMWBrd D 2 2 8400 4800 9000 4800 2 9000 4800 9000 7200 0 
hades.signals.SignalStdLogic1164 n12 2 i0 Y1 RegWrite A 3 2 37800 14400 40800 14400 2 40800 14400 40800 13200 2 40800 13200 41400 13200 0 
hades.signals.SignalStdLogic1164 n11 2 i0 Y0 MemtoReg A 1 2 37800 15000 41400 15000 0 
hades.signals.SignalStdLogicVector n10 2 2 MEMWBwb Q i0 A 1 2 37200 13800 37200 9600 0 
hades.signals.SignalStdLogic1164 n0_1_0_0_0 5 WE Y MEMWBrd ENA MEMWBaluOut ENA MEMWBreadData ENA MEMWBwb ENA 16 2 5400 10200 6600 10200 2 24000 10200 25800 10200 2 15000 10200 16200 10200 2 4800 10200 5400 10200 2 5400 10200 5400 7800 2 5400 7800 7200 7800 2 14400 10200 15000 10200 2 6600 10200 14400 10200 2 14400 10200 14400 7800 2 14400 7800 16800 7800 2 16200 10200 24000 10200 2 24000 10200 24000 7800 2 24000 7800 26400 7800 2 25800 10200 33000 10200 2 33000 10200 33000 7800 2 33000 7800 35400 7800 3 24000 10200 14400 10200 5400 10200 
hades.signals.SignalStdLogic1164 n2_0_0_0_0 5 R Y MEMWBrd NR MEMWBaluOut NR MEMWBreadData NR MEMWBwb NR 16 2 4800 12600 5400 12600 2 25800 12600 33600 12600 2 16200 12600 24600 12600 2 6600 12600 15000 12600 2 5400 12600 6600 12600 2 6600 12600 6600 9000 2 6600 9000 7200 9000 2 15000 12600 16200 12600 2 16200 12600 16200 9000 2 16200 9000 16800 9000 2 24600 12600 25800 12600 2 25800 12600 25800 9000 2 25800 9000 26400 9000 2 33600 12600 34800 12600 2 34800 12600 34800 9000 2 34800 9000 35400 9000 3 16200 12600 6600 12600 25800 12600 
[end signals]
[end]
