
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.394150                       # Number of seconds simulated
sim_ticks                                394149781000                       # Number of ticks simulated
final_tick                               394149781000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  13344                       # Simulator instruction rate (inst/s)
host_op_rate                                    27031                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                7949250                       # Simulator tick rate (ticks/s)
host_mem_usage                                 652040                       # Number of bytes of host memory used
host_seconds                                 49583.27                       # Real time elapsed on the host
sim_insts                                   661623002                       # Number of instructions simulated
sim_ops                                    1340304989                       # Number of ops (including micro ops) simulated
system.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.clk_domain.clock                           500                       # Clock period in ticks
system.mem_ctrl.pwrStateResidencyTicks::UNDEFINED 394149781000                       # Cumulative time (in ticks) in various power states
system.mem_ctrl.bytes_read::cpu.inst            46272                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::cpu.data            17536                       # Number of bytes read from this memory
system.mem_ctrl.bytes_read::total               63808                       # Number of bytes read from this memory
system.mem_ctrl.bytes_inst_read::cpu.inst        46272                       # Number of instructions bytes read from this memory
system.mem_ctrl.bytes_inst_read::total          46272                       # Number of instructions bytes read from this memory
system.mem_ctrl.num_reads::cpu.inst               723                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::cpu.data               274                       # Number of read requests responded to by this memory
system.mem_ctrl.num_reads::total                  997                       # Number of read requests responded to by this memory
system.mem_ctrl.bw_read::cpu.inst              117397                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::cpu.data               44491                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_read::total                 161888                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::cpu.inst         117397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_inst_read::total            117397                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.inst             117397                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::cpu.data              44491                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.bw_total::total                161888                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrl.readReqs                          997                       # Number of read requests accepted
system.mem_ctrl.writeReqs                           0                       # Number of write requests accepted
system.mem_ctrl.readBursts                        997                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrl.writeBursts                         0                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrl.bytesReadDRAM                   63808                       # Total number of bytes read from DRAM
system.mem_ctrl.bytesReadWrQ                        0                       # Total number of bytes read from write queue
system.mem_ctrl.bytesWritten                        0                       # Total number of bytes written to DRAM
system.mem_ctrl.bytesReadSys                    63808                       # Total read bytes from the system interface side
system.mem_ctrl.bytesWrittenSys                     0                       # Total written bytes from the system interface side
system.mem_ctrl.servicedByWrQ                       0                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrl.mergedWrBursts                      0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrl.neitherReadNorWriteReqs             0                       # Number of requests that are neither read nor write
system.mem_ctrl.perBankRdBursts::0                 95                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::1                107                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::2                 63                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::3                 31                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::4                  1                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::5                 10                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::6                 93                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::7                 96                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::8                 54                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::9                103                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::10                99                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::11                78                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::12                26                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::13                38                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::14                39                       # Per bank write bursts
system.mem_ctrl.perBankRdBursts::15                64                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::0                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::1                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::2                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::3                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::4                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::5                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::6                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::7                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::8                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::9                  0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::10                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::11                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::12                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::13                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::14                 0                       # Per bank write bursts
system.mem_ctrl.perBankWrBursts::15                 0                       # Per bank write bursts
system.mem_ctrl.numRdRetry                          0                       # Number of times read queue was full causing retry
system.mem_ctrl.numWrRetry                          0                       # Number of times write queue was full causing retry
system.mem_ctrl.totGap                   394149704000                       # Total gap between requests
system.mem_ctrl.readPktSize::0                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::1                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::2                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::3                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::4                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::5                      0                       # Read request sizes (log2)
system.mem_ctrl.readPktSize::6                    997                       # Read request sizes (log2)
system.mem_ctrl.writePktSize::0                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::1                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::2                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::3                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::4                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::5                     0                       # Write request sizes (log2)
system.mem_ctrl.writePktSize::6                     0                       # Write request sizes (log2)
system.mem_ctrl.rdQLenPdf::0                      549                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::1                      313                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::2                      100                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::3                       26                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::4                        7                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::5                        2                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::6                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::7                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::8                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::9                        0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::10                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::11                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::12                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::13                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::14                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::15                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::16                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::17                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::18                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::19                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::20                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::21                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::22                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::23                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::24                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::25                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::26                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::27                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::28                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::29                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::30                       0                       # What read queue length does an incoming req see
system.mem_ctrl.rdQLenPdf::31                       0                       # What read queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::0                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::1                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::2                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::3                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::4                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::5                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::6                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::7                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::8                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::9                        0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::10                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::11                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::12                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::13                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::14                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::15                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::16                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::17                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::18                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::19                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::20                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::21                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::22                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::23                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::24                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::25                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::26                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::27                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::28                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::29                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::30                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::31                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::32                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::33                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::34                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::35                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::36                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::37                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::38                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::39                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::40                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::41                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::42                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::43                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::44                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::45                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::46                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::47                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::48                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::49                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::50                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::51                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::52                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::53                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::54                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::55                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::56                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::57                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::58                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::59                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::60                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::61                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::62                       0                       # What write queue length does an incoming req see
system.mem_ctrl.wrQLenPdf::63                       0                       # What write queue length does an incoming req see
system.mem_ctrl.bytesPerActivate::samples          211                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::mean     296.341232                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::gmean    187.583743                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::stdev    295.707766                       # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::0-127            69     32.70%     32.70% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::128-255           51     24.17%     56.87% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::256-383           33     15.64%     72.51% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::384-511           16      7.58%     80.09% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::512-639           11      5.21%     85.31% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::640-767            3      1.42%     86.73% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::768-895            6      2.84%     89.57% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::896-1023            9      4.27%     93.84% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::1024-1151           13      6.16%    100.00% # Bytes accessed per row activation
system.mem_ctrl.bytesPerActivate::total           211                       # Bytes accessed per row activation
system.mem_ctrl.totQLat                      18193750                       # Total ticks spent queuing
system.mem_ctrl.totMemAccLat                 36887500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrl.totBusLat                     4985000                       # Total ticks spent in databus transfers
system.mem_ctrl.avgQLat                      18248.50                       # Average queueing delay per DRAM burst
system.mem_ctrl.avgBusLat                     5000.00                       # Average bus latency per DRAM burst
system.mem_ctrl.avgMemAccLat                 36998.50                       # Average memory access latency per DRAM burst
system.mem_ctrl.avgRdBW                          0.16                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrl.avgWrBW                          0.00                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrl.avgRdBWSys                       0.16                       # Average system read bandwidth in MiByte/s
system.mem_ctrl.avgWrBWSys                       0.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrl.peakBW                       12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrl.busUtil                          0.00                       # Data bus utilization in percentage
system.mem_ctrl.busUtilRead                      0.00                       # Data bus utilization in percentage for reads
system.mem_ctrl.busUtilWrite                     0.00                       # Data bus utilization in percentage for writes
system.mem_ctrl.avgRdQLen                        1.00                       # Average read queue length when enqueuing
system.mem_ctrl.avgWrQLen                        0.00                       # Average write queue length when enqueuing
system.mem_ctrl.readRowHits                       779                       # Number of row buffer hits during reads
system.mem_ctrl.writeRowHits                        0                       # Number of row buffer hits during writes
system.mem_ctrl.readRowHitRate                  78.13                       # Row buffer hit rate for reads
system.mem_ctrl.writeRowHitRate                   nan                       # Row buffer hit rate for writes
system.mem_ctrl.avgGap                   395335711.13                       # Average gap between requests
system.mem_ctrl.pageHitRate                     78.13                       # Row buffer hit rate, read and write combined
system.mem_ctrl_0.actEnergy                    778260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_0.preEnergy                    402270                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_0.readEnergy                  3541440                       # Energy for read commands per rank (pJ)
system.mem_ctrl_0.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_0.refreshEnergy          8604960.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_0.actBackEnergy               7033230                       # Energy for active background per rank (pJ)
system.mem_ctrl_0.preBackEnergy                463680                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_0.actPowerDownEnergy         22941930                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_0.prePowerDownEnergy          9232320                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_0.selfRefreshEnergy       94575767820                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_0.totalEnergy             94628765910                       # Total energy per rank (pJ)
system.mem_ctrl_0.averagePower             240.083264                       # Core power per rank (mW)
system.mem_ctrl_0.totalIdleTime          394132927250                       # Total Idle time Per DRAM Rank
system.mem_ctrl_0.memoryStateTime::IDLE        857500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::REF        3658000                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::SREF  394058796250                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::PRE_PDN     24043500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT       12097500                       # Time in different power states
system.mem_ctrl_0.memoryStateTime::ACT_PDN     50328250                       # Time in different power states
system.mem_ctrl_1.actEnergy                    778260                       # Energy for activate commands per rank (pJ)
system.mem_ctrl_1.preEnergy                    398475                       # Energy for precharge commands per rank (pJ)
system.mem_ctrl_1.readEnergy                  3577140                       # Energy for read commands per rank (pJ)
system.mem_ctrl_1.writeEnergy                       0                       # Energy for write commands per rank (pJ)
system.mem_ctrl_1.refreshEnergy          11678160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrl_1.actBackEnergy               7415700                       # Energy for active background per rank (pJ)
system.mem_ctrl_1.preBackEnergy                644640                       # Energy for precharge background per rank (pJ)
system.mem_ctrl_1.actPowerDownEnergy         33192810                       # Energy for active power-down per rank (pJ)
system.mem_ctrl_1.prePowerDownEnergy         12303360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrl_1.selfRefreshEnergy       94568691060                       # Energy for self refresh per rank (pJ)
system.mem_ctrl_1.totalEnergy             94638679605                       # Total energy per rank (pJ)
system.mem_ctrl_1.averagePower             240.108416                       # Core power per rank (mW)
system.mem_ctrl_1.totalIdleTime          394131790500                       # Total Idle time Per DRAM Rank
system.mem_ctrl_1.memoryStateTime::IDLE       1201500                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::REF        4964000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::SREF  394027008250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::PRE_PDN     32039000                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT       11778250                       # Time in different power states
system.mem_ctrl_1.memoryStateTime::ACT_PDN     72790000                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 394149781000                       # Cumulative time (in ticks) in various power states
system.cpu.branchPred.lookups               417268454                       # Number of BP lookups
system.cpu.branchPred.condPredicted         417268454                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect          38779228                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups            327362989                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                13774818                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect              36906                       # Number of incorrect RAS predictions.
system.cpu.branchPred.indirectLookups       327362989                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectHits          288592816                       # Number of indirect target hits.
system.cpu.branchPred.indirectMisses         38770173                       # Number of indirect misses.
system.cpu.branchPredindirectMispredicted      5662694                       # Number of mispredicted indirect branches.
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 394149781000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.rdAccesses                   195229598                       # TLB accesses on read requests
system.cpu.dtb.wrAccesses                   101857424                       # TLB accesses on write requests
system.cpu.dtb.rdMisses                         12221                       # TLB misses on read requests
system.cpu.dtb.wrMisses                            60                       # TLB misses on write requests
system.cpu.apic_clk_domain.clock                 8000                       # Clock period in ticks
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 394149781000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 394149781000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.wrAccesses                    89538594                       # TLB accesses on write requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.wrMisses                           128                       # TLB misses on write requests
system.cpu.workload.numSyscalls                    12                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    394149781000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        788299563                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           98112967                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                     1724046633                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                   417268454                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches          302367634                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                     651360726                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                77558586                       # Number of cycles fetch has spent squashing
system.cpu.fetch.MiscStallCycles                   65                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles           395                       # Number of stall cycles due to pending traps
system.cpu.fetch.PendingQuiesceStallCycles           13                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.IcacheWaitRetryStallCycles          112                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  89538519                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes               4944299                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          788253571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              4.417302                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.341905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                144605691     18.35%     18.35% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                147106778     18.66%     37.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                 29733744      3.77%     40.78% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  1639248      0.21%     40.99% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 19017996      2.41%     43.40% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                110568423     14.03%     57.43% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  2190676      0.28%     57.71% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                 38724235      4.91%     62.62% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                294666780     37.38%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            788253571                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.529327                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        2.187045                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                109733589                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             136148293                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                 459831303                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles              43761093                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               38779293                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts             3235891988                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles               38779293                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                142940120                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               136248539                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles           1549                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                 449293855                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              20990215                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts             3033151504                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents                    27                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                    112                       # Number of times rename has blocked due to IQ full
system.cpu.rename.SQFullEvents                   9726                       # Number of times rename has blocked due to SQ full
system.cpu.rename.RenamedOperands          3768273336                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups            6959995810                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups       4084124299                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups              2195                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps            1673520501                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps               2094752835                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                 33                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts             30                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                 150540157                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads            262959429                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores           136882391                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads              9529                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores            17244                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                 2595176781                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               25634                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                2250093889                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          15252332                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined      1254897425                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined   1349532312                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved          25622                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     788253571                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         2.854531                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.849169                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           342882012     43.50%     43.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            22923893      2.91%     46.41% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            23844125      3.02%     49.43% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            54540158      6.92%     56.35% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            34771583      4.41%     60.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            98692609     12.52%     73.28% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6           116436974     14.77%     88.05% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7            68607685      8.70%     96.76% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8            25554532      3.24%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       788253571                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                80654695     99.58%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                    11      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                   2487      0.00%     99.58% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                341688      0.42%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead                 4      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite               23      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass          20376247      0.91%      0.91% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu            1906571426     84.73%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                   21      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                    48      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                 429      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     85.64% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead            212940056      9.46%     95.10% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite           110205051      4.90%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead             122      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite            489      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total             2250093889                       # Type of FU issued
system.cpu.iq.rate                           2.854364                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                    80998908                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.035998                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads         5384690295                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes        3850097681                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses   2101552552                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads                2294                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes               2184                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses          990                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses             2310715425                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    1125                       # Number of floating point alu accesses
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iew.lsq.thread0.forwLoads           940807                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads    130487142                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses           56                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation           31                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores     71358150                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked             6                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               38779293                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles               137267088                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles                  1275                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts          2595202415                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts           4294626                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts             262959429                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts            136882391                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts               8585                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                      8                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  1263                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents             31                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect       25347973                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect     23808146                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts             49156119                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts            2133391512                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts             195229592                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts         116702377                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                    297087012                       # number of memory reference insts executed
system.cpu.iew.exec_branches                234197169                       # Number of branches executed
system.cpu.iew.exec_stores                  101857420                       # Number of stores executed
system.cpu.iew.exec_rate                     2.706321                       # Inst execution rate
system.cpu.iew.wb_sent                     2116555441                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                    2101553542                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                1549189257                       # num instructions producing a value
system.cpu.iew.wb_consumers                2046462783                       # num instructions consuming a value
system.cpu.iew.wb_rate                       2.665933                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.757008                       # average fanout of values written-back
system.cpu.commit.commitSquashedInsts      1254897459                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls              12                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts          38779278                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    612208502                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     2.189295                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.839733                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    290980351     47.53%     47.53% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     63259239     10.33%     57.86% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2     45551069      7.44%     65.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     70004585     11.43%     76.74% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     19164508      3.13%     79.87% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5     10770627      1.76%     81.63% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6     18658054      3.05%     84.68% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7     17090186      2.79%     87.47% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8     76729883     12.53%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    612208502                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            661623002                       # Number of instructions committed
system.cpu.commit.committedOps             1340304989                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                      197996528                       # Number of memory references committed
system.cpu.commit.loads                     132472287                       # Number of loads committed
system.cpu.commit.membars                           0                       # Number of memory barriers committed
system.cpu.commit.branches                  168839638                       # Number of branches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.commit.fp_insts                        830                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                1331089088                       # Number of committed integer instructions.
system.cpu.commit.function_calls              4675050                       # Number of function calls committed.
system.cpu.commit.op_class_0::No_OpClass      9215598      0.69%      0.69% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu       1133092459     84.54%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult              18      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv               42      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd            344      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd               0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu               0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt               0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift             0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     85.23% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead       132472233      9.88%     95.11% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       65523843      4.89%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead           54      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite          398      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total        1340304989                       # Class of committed instruction
system.cpu.commit.bw_lim_events              76729883                       # number cycles where commit BW limit reached
system.cpu.rob.rob_reads                   3130681067                       # The number of ROB reads
system.cpu.rob.rob_writes                  5368451774                       # The number of ROB writes
system.cpu.timesIdled                             418                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                           45992                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   661623002                       # Number of Instructions Simulated
system.cpu.committedOps                    1340304989                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               1.191463                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         1.191463                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.839304                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.839304                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads               2713332293                       # number of integer regfile reads
system.cpu.int_regfile_writes              1761094313                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      1333                       # number of floating regfile reads
system.cpu.fp_regfile_writes                      463                       # number of floating regfile writes
system.cpu.cc_regfile_reads                1080815966                       # number of cc regfile reads
system.cpu.cc_regfile_writes                922551239                       # number of cc regfile writes
system.cpu.misc_regfile_reads               835831588                       # number of misc regfile reads
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 394149781000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements                 1                       # number of replacements
system.cpu.dcache.tags.tagsinuse           256.987116                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs           259800438                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs               277                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs          937907.718412                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            165500                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data   256.987116                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.250964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.250964                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024          276                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           19                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4          257                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024     0.269531                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses         519601927                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses        519601927                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 394149781000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data    194276348                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total       194276348                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     65524090                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       65524090                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data     259800438                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total        259800438                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data    259800438                       # number of overall hits
system.cpu.dcache.overall_hits::total       259800438                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data          235                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total           235                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data          152                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total          152                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data          387                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total            387                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data          387                       # number of overall misses
system.cpu.dcache.overall_misses::total           387                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data     22298500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total     22298500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data     12289499                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total     12289499                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data     34587999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total     34587999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data     34587999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total     34587999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data    194276583                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total    194276583                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     65524242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     65524242                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data    259800825                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total    259800825                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data    259800825                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total    259800825                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.000002                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.000001                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.000001                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 94887.234043                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 94887.234043                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 80851.967105                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 80851.967105                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 89374.674419                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 89374.674419                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 89374.674419                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 89374.674419                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs          156                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 3                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs           52                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks            1                       # number of writebacks
system.cpu.dcache.writebacks::total                 1                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data          107                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total          107                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data          110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total          110                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data          110                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total          110                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data          128                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total          128                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data          149                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total          149                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total          277                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data          277                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total          277                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data     11481000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total     11481000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data     11981499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total     11981499                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data     23462499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total     23462499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data     23462499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total     23462499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.000002                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 89695.312500                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 89695.312500                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 80412.744966                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 80412.744966                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 84702.162455                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 84702.162455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 84702.162455                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 84702.162455                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 394149781000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements               898                       # number of replacements
system.cpu.icache.tags.tagsinuse           253.992703                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            89537049                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              1152                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          77723.132812                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             82000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   253.992703                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.992159                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.992159                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          254                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          191                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.992188                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses         179078190                       # Number of tag accesses
system.cpu.icache.tags.data_accesses        179078190                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 394149781000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     89537049                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        89537049                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      89537049                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         89537049                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     89537049                       # number of overall hits
system.cpu.icache.overall_hits::total        89537049                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         1470                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          1470                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         1470                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           1470                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         1470                       # number of overall misses
system.cpu.icache.overall_misses::total          1470                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst     83522997                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total     83522997                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst     83522997                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total     83522997                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst     83522997                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total     83522997                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     89538519                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     89538519                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     89538519                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     89538519                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     89538519                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     89538519                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000016                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000016                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000016                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000016                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000016                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 56818.365306                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 56818.365306                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 56818.365306                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 56818.365306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 56818.365306                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 56818.365306                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs          829                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                19                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    43.631579                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          317                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          317                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          317                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          317                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          317                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          317                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         1153                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         1153                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         1153                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         1153                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         1153                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         1153                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst     65757997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total     65757997                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst     65757997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total     65757997                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst     65757997                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total     65757997                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000013                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000013                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000013                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 57032.087598                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 57032.087598                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 57032.087598                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 57032.087598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 57032.087598                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 57032.087598                       # average overall mshr miss latency
system.l2bus.snoop_filter.tot_requests           2329                       # Total number of requests made to the snoop filter.
system.l2bus.snoop_filter.hit_single_requests          902                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_requests            3                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.snoop_filter.tot_snoops                0                       # Total number of snoops made to the snoop filter.
system.l2bus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.l2bus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.l2bus.pwrStateResidencyTicks::UNDEFINED 394149781000                       # Cumulative time (in ticks) in various power states
system.l2bus.trans_dist::ReadResp                1280                       # Transaction distribution
system.l2bus.trans_dist::WritebackDirty             1                       # Transaction distribution
system.l2bus.trans_dist::CleanEvict               898                       # Transaction distribution
system.l2bus.trans_dist::ReadExReq                149                       # Transaction distribution
system.l2bus.trans_dist::ReadExResp               149                       # Transaction distribution
system.l2bus.trans_dist::ReadSharedReq           1281                       # Transaction distribution
system.l2bus.pkt_count_system.cpu.icache.mem_side::system.l2cache.cpu_side         3203                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count_system.cpu.dcache.mem_side::system.l2cache.cpu_side          555                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_count::total                    3758                       # Packet count per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.icache.mem_side::system.l2cache.cpu_side        73728                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size_system.cpu.dcache.mem_side::system.l2cache.cpu_side        17792                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.pkt_size::total                    91520                       # Cumulative packet size per connected master and slave (bytes)
system.l2bus.snoops                                 0                       # Total snoops (count)
system.l2bus.snoopTraffic                           0                       # Total snoop traffic (bytes)
system.l2bus.snoop_fanout::samples               1430                       # Request fanout histogram
system.l2bus.snoop_fanout::mean              0.004196                       # Request fanout histogram
system.l2bus.snoop_fanout::stdev             0.064662                       # Request fanout histogram
system.l2bus.snoop_fanout::underflows               0      0.00%      0.00% # Request fanout histogram
system.l2bus.snoop_fanout::0                     1424     99.58%     99.58% # Request fanout histogram
system.l2bus.snoop_fanout::1                        6      0.42%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::2                        0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::overflows                0      0.00%    100.00% # Request fanout histogram
system.l2bus.snoop_fanout::min_value                0                       # Request fanout histogram
system.l2bus.snoop_fanout::max_value                1                       # Request fanout histogram
system.l2bus.snoop_fanout::total                 1430                       # Request fanout histogram
system.l2bus.reqLayer0.occupancy              1165500                       # Layer occupancy (ticks)
system.l2bus.reqLayer0.utilization                0.0                       # Layer utilization (%)
system.l2bus.respLayer0.occupancy             1728000                       # Layer occupancy (ticks)
system.l2bus.respLayer0.utilization               0.0                       # Layer utilization (%)
system.l2bus.respLayer1.occupancy              415999                       # Layer occupancy (ticks)
system.l2bus.respLayer1.utilization               0.0                       # Layer utilization (%)
system.l2cache.tags.pwrStateResidencyTicks::UNDEFINED 394149781000                       # Cumulative time (in ticks) in various power states
system.l2cache.tags.replacements                    0                       # number of replacements
system.l2cache.tags.tagsinuse              939.402269                       # Cycle average of tags in use
system.l2cache.tags.total_refs                   1327                       # Total number of references to valid blocks.
system.l2cache.tags.sampled_refs                  997                       # Sample count of references to valid blocks.
system.l2cache.tags.avg_refs                 1.330993                       # Average number of references to valid blocks.
system.l2cache.tags.warmup_cycle                71500                       # Cycle when the warmup percentage was hit.
system.l2cache.tags.occ_blocks::cpu.inst   684.414955                       # Average occupied blocks per requestor
system.l2cache.tags.occ_blocks::cpu.data   254.987313                       # Average occupied blocks per requestor
system.l2cache.tags.occ_percent::cpu.inst     0.167093                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::cpu.data     0.062253                       # Average percentage of cache occupancy
system.l2cache.tags.occ_percent::total       0.229346                       # Average percentage of cache occupancy
system.l2cache.tags.occ_task_id_blocks::1024          997                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::0           57                       # Occupied blocks per task id
system.l2cache.tags.age_task_id_blocks_1024::4          940                       # Occupied blocks per task id
system.l2cache.tags.occ_task_id_percent::1024     0.243408                       # Percentage of cache occupancy per task id
system.l2cache.tags.tag_accesses                19605                       # Number of tag accesses
system.l2cache.tags.data_accesses               19605                       # Number of data accesses
system.l2cache.pwrStateResidencyTicks::UNDEFINED 394149781000                       # Cumulative time (in ticks) in various power states
system.l2cache.WritebackDirty_hits::writebacks            1                       # number of WritebackDirty hits
system.l2cache.WritebackDirty_hits::total            1                       # number of WritebackDirty hits
system.l2cache.ReadSharedReq_hits::cpu.inst          429                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::cpu.data            2                       # number of ReadSharedReq hits
system.l2cache.ReadSharedReq_hits::total          431                       # number of ReadSharedReq hits
system.l2cache.demand_hits::cpu.inst              429                       # number of demand (read+write) hits
system.l2cache.demand_hits::cpu.data                2                       # number of demand (read+write) hits
system.l2cache.demand_hits::total                 431                       # number of demand (read+write) hits
system.l2cache.overall_hits::cpu.inst             429                       # number of overall hits
system.l2cache.overall_hits::cpu.data               2                       # number of overall hits
system.l2cache.overall_hits::total                431                       # number of overall hits
system.l2cache.ReadExReq_misses::cpu.data          149                       # number of ReadExReq misses
system.l2cache.ReadExReq_misses::total            149                       # number of ReadExReq misses
system.l2cache.ReadSharedReq_misses::cpu.inst          724                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::cpu.data          126                       # number of ReadSharedReq misses
system.l2cache.ReadSharedReq_misses::total          850                       # number of ReadSharedReq misses
system.l2cache.demand_misses::cpu.inst            724                       # number of demand (read+write) misses
system.l2cache.demand_misses::cpu.data            275                       # number of demand (read+write) misses
system.l2cache.demand_misses::total               999                       # number of demand (read+write) misses
system.l2cache.overall_misses::cpu.inst           724                       # number of overall misses
system.l2cache.overall_misses::cpu.data           275                       # number of overall misses
system.l2cache.overall_misses::total              999                       # number of overall misses
system.l2cache.ReadExReq_miss_latency::cpu.data     11757000                       # number of ReadExReq miss cycles
system.l2cache.ReadExReq_miss_latency::total     11757000                       # number of ReadExReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.inst     59520000                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::cpu.data     11260500                       # number of ReadSharedReq miss cycles
system.l2cache.ReadSharedReq_miss_latency::total     70780500                       # number of ReadSharedReq miss cycles
system.l2cache.demand_miss_latency::cpu.inst     59520000                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::cpu.data     23017500                       # number of demand (read+write) miss cycles
system.l2cache.demand_miss_latency::total     82537500                       # number of demand (read+write) miss cycles
system.l2cache.overall_miss_latency::cpu.inst     59520000                       # number of overall miss cycles
system.l2cache.overall_miss_latency::cpu.data     23017500                       # number of overall miss cycles
system.l2cache.overall_miss_latency::total     82537500                       # number of overall miss cycles
system.l2cache.WritebackDirty_accesses::writebacks            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.WritebackDirty_accesses::total            1                       # number of WritebackDirty accesses(hits+misses)
system.l2cache.ReadExReq_accesses::cpu.data          149                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadExReq_accesses::total          149                       # number of ReadExReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.inst         1153                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::cpu.data          128                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.ReadSharedReq_accesses::total         1281                       # number of ReadSharedReq accesses(hits+misses)
system.l2cache.demand_accesses::cpu.inst         1153                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::cpu.data          277                       # number of demand (read+write) accesses
system.l2cache.demand_accesses::total            1430                       # number of demand (read+write) accesses
system.l2cache.overall_accesses::cpu.inst         1153                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::cpu.data          277                       # number of overall (read+write) accesses
system.l2cache.overall_accesses::total           1430                       # number of overall (read+write) accesses
system.l2cache.ReadExReq_miss_rate::cpu.data            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadExReq_miss_rate::total            1                       # miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.inst     0.627927                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::cpu.data     0.984375                       # miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_miss_rate::total     0.663544                       # miss rate for ReadSharedReq accesses
system.l2cache.demand_miss_rate::cpu.inst     0.627927                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::cpu.data     0.992780                       # miss rate for demand accesses
system.l2cache.demand_miss_rate::total       0.698601                       # miss rate for demand accesses
system.l2cache.overall_miss_rate::cpu.inst     0.627927                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::cpu.data     0.992780                       # miss rate for overall accesses
system.l2cache.overall_miss_rate::total      0.698601                       # miss rate for overall accesses
system.l2cache.ReadExReq_avg_miss_latency::cpu.data 78906.040268                       # average ReadExReq miss latency
system.l2cache.ReadExReq_avg_miss_latency::total 78906.040268                       # average ReadExReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.inst 82209.944751                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::cpu.data 89369.047619                       # average ReadSharedReq miss latency
system.l2cache.ReadSharedReq_avg_miss_latency::total 83271.176471                       # average ReadSharedReq miss latency
system.l2cache.demand_avg_miss_latency::cpu.inst 82209.944751                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::cpu.data        83700                       # average overall miss latency
system.l2cache.demand_avg_miss_latency::total 82620.120120                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.inst 82209.944751                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::cpu.data        83700                       # average overall miss latency
system.l2cache.overall_avg_miss_latency::total 82620.120120                       # average overall miss latency
system.l2cache.blocked_cycles::no_mshrs             0                       # number of cycles access was blocked
system.l2cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.l2cache.blocked::no_mshrs                    0                       # number of cycles access was blocked
system.l2cache.blocked::no_targets                  0                       # number of cycles access was blocked
system.l2cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.l2cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2cache.ReadSharedReq_mshr_hits::cpu.data            1                       # number of ReadSharedReq MSHR hits
system.l2cache.ReadSharedReq_mshr_hits::total            1                       # number of ReadSharedReq MSHR hits
system.l2cache.demand_mshr_hits::cpu.data            1                       # number of demand (read+write) MSHR hits
system.l2cache.demand_mshr_hits::total              1                       # number of demand (read+write) MSHR hits
system.l2cache.overall_mshr_hits::cpu.data            1                       # number of overall MSHR hits
system.l2cache.overall_mshr_hits::total             1                       # number of overall MSHR hits
system.l2cache.ReadExReq_mshr_misses::cpu.data          149                       # number of ReadExReq MSHR misses
system.l2cache.ReadExReq_mshr_misses::total          149                       # number of ReadExReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.inst          724                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::cpu.data          125                       # number of ReadSharedReq MSHR misses
system.l2cache.ReadSharedReq_mshr_misses::total          849                       # number of ReadSharedReq MSHR misses
system.l2cache.demand_mshr_misses::cpu.inst          724                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::cpu.data          274                       # number of demand (read+write) MSHR misses
system.l2cache.demand_mshr_misses::total          998                       # number of demand (read+write) MSHR misses
system.l2cache.overall_mshr_misses::cpu.inst          724                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::cpu.data          274                       # number of overall MSHR misses
system.l2cache.overall_mshr_misses::total          998                       # number of overall MSHR misses
system.l2cache.ReadExReq_mshr_miss_latency::cpu.data     10267000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_latency::total     10267000                       # number of ReadExReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.inst     52290000                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::cpu.data      9942500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.ReadSharedReq_mshr_miss_latency::total     62232500                       # number of ReadSharedReq MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.inst     52290000                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::cpu.data     20209500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.demand_mshr_miss_latency::total     72499500                       # number of demand (read+write) MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.inst     52290000                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::cpu.data     20209500                       # number of overall MSHR miss cycles
system.l2cache.overall_mshr_miss_latency::total     72499500                       # number of overall MSHR miss cycles
system.l2cache.ReadExReq_mshr_miss_rate::cpu.data            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.inst     0.627927                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::cpu.data     0.976562                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.ReadSharedReq_mshr_miss_rate::total     0.662763                       # mshr miss rate for ReadSharedReq accesses
system.l2cache.demand_mshr_miss_rate::cpu.inst     0.627927                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::cpu.data     0.989170                       # mshr miss rate for demand accesses
system.l2cache.demand_mshr_miss_rate::total     0.697902                       # mshr miss rate for demand accesses
system.l2cache.overall_mshr_miss_rate::cpu.inst     0.627927                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::cpu.data     0.989170                       # mshr miss rate for overall accesses
system.l2cache.overall_mshr_miss_rate::total     0.697902                       # mshr miss rate for overall accesses
system.l2cache.ReadExReq_avg_mshr_miss_latency::cpu.data 68906.040268                       # average ReadExReq mshr miss latency
system.l2cache.ReadExReq_avg_mshr_miss_latency::total 68906.040268                       # average ReadExReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.inst 72223.756906                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::cpu.data        79540                       # average ReadSharedReq mshr miss latency
system.l2cache.ReadSharedReq_avg_mshr_miss_latency::total 73300.942285                       # average ReadSharedReq mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.inst 72223.756906                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::cpu.data 73757.299270                       # average overall mshr miss latency
system.l2cache.demand_avg_mshr_miss_latency::total 72644.789579                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.inst 72223.756906                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::cpu.data 73757.299270                       # average overall mshr miss latency
system.l2cache.overall_avg_mshr_miss_latency::total 72644.789579                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests           997                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests            0                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 394149781000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp                848                       # Transaction distribution
system.membus.trans_dist::ReadExReq               149                       # Transaction distribution
system.membus.trans_dist::ReadExResp              149                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq           848                       # Transaction distribution
system.membus.pkt_count_system.l2cache.mem_side::system.mem_ctrl.port         1994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2cache.mem_side::total         1994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                   1994                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::system.mem_ctrl.port        63808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2cache.mem_side::total        63808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                   63808                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples               997                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                     997    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total                 997                       # Request fanout histogram
system.membus.reqLayer2.occupancy              498500                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.0                       # Layer utilization (%)
system.membus.respLayer0.occupancy            2711000                       # Layer occupancy (ticks)
system.membus.respLayer0.utilization              0.0                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
