$date
	Tue Dec 27 17:23:52 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module TestBench $end
$var reg 1 ! Clk $end
$var reg 1 " Reset $end
$var integer 32 # counter [31:0] $end
$var integer 32 $ i [31:0] $end
$var integer 32 % outfile [31:0] $end
$scope module CPU $end
$var wire 1 & EX_Flush $end
$var wire 1 ' ID_Flush $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 1 ( start_i $end
$var wire 32 ) new_PC [31:0] $end
$var wire 32 * ID_PC [31:0] $end
$var wire 32 + EX_PC [31:0] $end
$scope module ALU $end
$var wire 32 , data2_i [31:0] $end
$var wire 32 - data1_i [31:0] $end
$var wire 3 . ALUCtrl_i [2:0] $end
$var reg 1 / Zero_o $end
$var reg 32 0 data_o [31:0] $end
$upscope $end
$scope module ALU_Control $end
$var wire 10 1 funct_i [9:0] $end
$var wire 2 2 ALUOp_i [1:0] $end
$var reg 3 3 ALUCtrl_o [2:0] $end
$upscope $end
$scope module Control $end
$var wire 1 4 ALUSrc_o $end
$var wire 1 5 Branch_o $end
$var wire 1 6 MemRead_o $end
$var wire 1 7 MemWrite_o $end
$var wire 1 8 MemtoReg_o $end
$var wire 1 9 RegWrite_o $end
$var wire 1 : ZERO $end
$var wire 7 ; Op_i [6:0] $end
$var wire 1 < NoOp_i $end
$var wire 2 = ALUOp_o [1:0] $end
$upscope $end
$scope module Data_Memory $end
$var wire 1 ! clk_i $end
$var wire 32 > data_o [31:0] $end
$var wire 32 ? data_i [31:0] $end
$var wire 32 @ addr_i [31:0] $end
$var wire 1 A MemWrite_i $end
$var wire 1 B MemRead_i $end
$upscope $end
$scope module EX_ALUMUX $end
$var wire 1 C select_i $end
$var wire 32 D data_o [31:0] $end
$var wire 32 E data2_i [31:0] $end
$var wire 32 F data1_i [31:0] $end
$upscope $end
$scope module EX_MEM $end
$var wire 32 G ALUres_i [31:0] $end
$var wire 1 ! clk_i $end
$var wire 1 H RegWrite_i $end
$var wire 5 I RDaddr_i [4:0] $end
$var wire 1 J MemtoReg_i $end
$var wire 1 K MemWrite_i $end
$var wire 1 L MemRead_i $end
$var wire 32 M MEMWriteData_i [31:0] $end
$var reg 32 N ALUres_o [31:0] $end
$var reg 32 O MEMWriteData_o [31:0] $end
$var reg 1 B MemRead_o $end
$var reg 1 A MemWrite_o $end
$var reg 1 P MemtoReg_o $end
$var reg 5 Q RDaddr_o [4:0] $end
$var reg 1 R RegWrite_o $end
$upscope $end
$scope module EX_MUXA $end
$var wire 32 S data3_i [31:0] $end
$var wire 32 T data4_i [31:0] $end
$var wire 2 U select_i [1:0] $end
$var wire 32 V data_o [31:0] $end
$var wire 32 W data2_i [31:0] $end
$var wire 32 X data1_i [31:0] $end
$upscope $end
$scope module EX_MUXB $end
$var wire 32 Y data3_i [31:0] $end
$var wire 32 Z data4_i [31:0] $end
$var wire 2 [ select_i [1:0] $end
$var wire 32 \ data_o [31:0] $end
$var wire 32 ] data2_i [31:0] $end
$var wire 32 ^ data1_i [31:0] $end
$upscope $end
$scope module Forward_Unit $end
$var wire 5 _ MEM_Rd_i [4:0] $end
$var wire 1 R MEM_RegWrite_i $end
$var wire 1 ` WB_RegWrite_i $end
$var wire 5 a WB_Rd_i [4:0] $end
$var wire 5 b EX_Rs2_i [4:0] $end
$var wire 5 c EX_Rs1_i [4:0] $end
$var reg 2 d ForwardA_o [1:0] $end
$var reg 2 e ForwardB_o [1:0] $end
$upscope $end
$scope module Hazard_Detection $end
$var wire 5 f RS2addr_i [4:0] $end
$var wire 5 g RS1addr_i [4:0] $end
$var wire 5 h EX_Rd_i [4:0] $end
$var wire 1 L EX_MemRead_i $end
$var reg 1 < NoOp_o $end
$var reg 1 i PCWrite_o $end
$var reg 1 j Stall_o $end
$upscope $end
$scope module ID_EX $end
$var wire 2 k ALUOp_i [1:0] $end
$var wire 1 4 ALUSrc_i $end
$var wire 1 5 Branch_i $end
$var wire 1 & Flush_i $end
$var wire 1 6 MemRead_i $end
$var wire 1 7 MemWrite_i $end
$var wire 1 8 MemtoReg_i $end
$var wire 1 9 RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 10 l funct_i [9:0] $end
$var wire 1 m predict_i $end
$var wire 32 n imm_i [31:0] $end
$var wire 32 o data2_i [31:0] $end
$var wire 32 p data1_i [31:0] $end
$var wire 32 q T_pc_i [31:0] $end
$var wire 5 r RS2addr_i [4:0] $end
$var wire 5 s RS1addr_i [4:0] $end
$var wire 5 t RDaddr_i [4:0] $end
$var wire 32 u NT_pc_i [31:0] $end
$var reg 2 v ALUOp_o [1:0] $end
$var reg 1 C ALUSrc_o $end
$var reg 1 w Branch_o $end
$var reg 1 L MemRead_o $end
$var reg 1 K MemWrite_o $end
$var reg 1 J MemtoReg_o $end
$var reg 32 x NT_pc_o [31:0] $end
$var reg 5 y RDaddr_o [4:0] $end
$var reg 5 z RS1addr_o [4:0] $end
$var reg 5 { RS2addr_o [4:0] $end
$var reg 1 H RegWrite_o $end
$var reg 32 | T_pc_o [31:0] $end
$var reg 32 } data1_o [31:0] $end
$var reg 32 ~ data2_o [31:0] $end
$var reg 10 !" funct_o [9:0] $end
$var reg 32 "" imm_o [31:0] $end
$var reg 1 #" predict_o $end
$upscope $end
$scope module IF_ID $end
$var wire 1 ' Flush_i $end
$var wire 1 j Stall_i $end
$var wire 1 ! clk_i $end
$var wire 1 " rst_i $end
$var wire 32 $" pc_i [31:0] $end
$var wire 32 %" instr_i [31:0] $end
$var reg 32 &" instr_o [31:0] $end
$var reg 32 '" pc_o [31:0] $end
$upscope $end
$scope module Imm_Gen $end
$var wire 32 (" data_i [31:0] $end
$var reg 32 )" data_o [31:0] $end
$upscope $end
$scope module Instruction_Memory $end
$var wire 32 *" instr_o [31:0] $end
$var wire 32 +" addr_i [31:0] $end
$upscope $end
$scope module MEM_WB $end
$var wire 32 ," ALUres_i [31:0] $end
$var wire 32 -" MEMReadData_i [31:0] $end
$var wire 1 P MemtoReg_i $end
$var wire 5 ." RDaddr_i [4:0] $end
$var wire 1 R RegWrite_i $end
$var wire 1 ! clk_i $end
$var reg 32 /" ALUres_o [31:0] $end
$var reg 32 0" MEMReadData_o [31:0] $end
$var reg 1 1" MemtoReg_o $end
$var reg 5 2" RDaddr_o [4:0] $end
$var reg 1 ` RegWrite_o $end
$upscope $end
$scope module NT_PC_Adder $end
$var wire 32 3" data1_i [31:0] $end
$var wire 32 4" data2_i [31:0] $end
$var wire 32 5" data_o [31:0] $end
$upscope $end
$scope module PC $end
$var wire 1 i PCWrite_i $end
$var wire 1 ! clk_i $end
$var wire 32 6" pc_i [31:0] $end
$var wire 1 " rst_i $end
$var reg 32 7" pc_o [31:0] $end
$upscope $end
$scope module PC_Adder $end
$var wire 32 8" data1_i [31:0] $end
$var wire 32 9" data2_i [31:0] $end
$var wire 32 :" data_o [31:0] $end
$upscope $end
$scope module Registers $end
$var wire 5 ;" RDaddr_i [4:0] $end
$var wire 5 <" RS1addr_i [4:0] $end
$var wire 5 =" RS2addr_i [4:0] $end
$var wire 1 ` RegWrite_i $end
$var wire 1 ! clk_i $end
$var wire 32 >" RS2data_o [31:0] $end
$var wire 32 ?" RS1data_o [31:0] $end
$var wire 32 @" RDdata_i [31:0] $end
$upscope $end
$scope module T_PC_Adder $end
$var wire 32 A" data1_i [31:0] $end
$var wire 32 B" data2_i [31:0] $end
$var wire 32 C" data_o [31:0] $end
$upscope $end
$scope module WB_MUX $end
$var wire 32 D" data1_i [31:0] $end
$var wire 32 E" data2_i [31:0] $end
$var wire 1 1" select_i $end
$var wire 32 F" data_o [31:0] $end
$upscope $end
$scope module branch_predictor $end
$var wire 1 ! clk_i $end
$var wire 1 / result_i $end
$var wire 1 " rst_i $end
$var wire 1 w update_i $end
$var wire 1 m predict_o $end
$var reg 2 G" state [1:0] $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b11 G"
bx F"
bx E"
bx D"
bx C"
bx B"
b0 A"
bx @"
b0 ?"
b0 >"
b0 ="
b0 <"
bx ;"
bx :"
b100 9"
bx 8"
bx 7"
bx 6"
bx 5"
bx 4"
b100 3"
bx 2"
x1"
bx 0"
bx /"
bx ."
bx -"
bx ,"
bx +"
bx *"
b0 )"
b0 ("
bx '"
b0 &"
bx %"
bx $"
1#"
b0 ""
b0 !"
bx ~
bx }
bx |
b0 {
b0 z
b0 y
bx x
0w
b0 v
bx u
b0 t
b0 s
b0 r
bx q
b0 p
b0 o
b0 n
1m
b0 l
b0 k
0j
1i
b0 h
b0 g
b0 f
b0 e
b0 d
b0 c
b0 b
bx a
0`
bx _
bx ^
bx ]
bx \
b0 [
bz Z
bx Y
bx X
bx W
bx V
b0 U
bz T
bx S
0R
bx Q
xP
bx O
bx N
bx M
0L
0K
0J
b0 I
0H
bx G
bx F
b0 E
bx D
0C
xB
0A
bx @
bx ?
bx >
b0 =
0<
b0 ;
1:
09
08
07
06
05
04
b0 3
b0 2
b0 1
bx 0
x/
b0 .
bx -
bx ,
bx +
bx *
bx )
z(
0'
0&
b11 %
b100000 $
b0 #
0"
1!
$end
#12
b100 )
b100 6"
b100 *
b10000000000110100010011 %"
b10000000000110100010011 *"
b100 u
b100 5"
b0 q
b0 C"
b0 '"
b0 4"
b0 B"
b100 :"
b0 $"
b0 +"
b0 7"
b0 8"
1"
#24
0"
#25
0!
#50
14
1/
b0 0
b0 G
19
b0 ,
b0 D
0:
b1000 )
b1000 6"
b0 >
b0 -"
b0 F
b0 M
b0 \
b0 -
b0 V
b0 +
b10011 ;
b100 f
b100 ="
b100 r
b11010 t
b100 q
b100 C"
b100 n
b100 )"
b100 A"
b1000 *
b10000000010110110000011 %"
b10000000010110110000011 *"
b0 Q
b0 _
b0 ."
0B
0P
b0 ^
b0 ~
b0 X
b0 }
b100 x
b0 |
b10000000000110100010011 &"
b10000000000110100010011 ("
b1000 :"
b100 $"
b100 +"
b100 7"
b100 8"
b1 #
1!
#75
0!
#100
16
18
0/
b100 0
b100 G
b1100 )
b1100 6"
b11 ;
b10 l
b11011 t
b100 +
b100 ,
b100 D
b1100 *
b11010000010101100011 %"
b11010000010101100011 *"
b10000000010110110000011 &"
b10000000010110110000011 ("
b1000 u
b1000 5"
b1000 q
b1000 C"
b100 '"
b100 4"
b100 B"
1H
b11010 I
b11010 h
b11010 y
b100 b
b100 {
b100 E
b100 ""
b100 |
1C
b0 ?
b0 O
b0 @
b0 N
b0 S
b0 Y
b0 ,"
b0 a
b0 2"
b0 ;"
b0 0"
b0 E"
01"
b1100 :"
b1000 $"
b1000 +"
b1000 7"
b1000 8"
b10 #
1!
#125
0!
#150
1'
b1 =
b1 k
09
15
04
06
08
b11111111111111111111111111100110 p
b11111111111111111111111111100110 ?"
b10010 )
b10010 6"
b0 W
b0 ]
b0 @"
b0 F"
b1000 +
b1100011 ;
b11010 g
b0 f
b11010 <"
b0 ="
b0 l
b11010 s
b0 r
b1010 t
b1010 n
b1010 )"
b1010 A"
b10010 *
b10000000010111000000011 %"
b10000000010111000000011 *"
b0 /"
b0 D"
b11010 Q
b11010 _
b11010 ."
b100 @
b100 N
b100 S
b100 Y
b100 ,"
1R
b11011 I
b11011 h
b11011 y
b10 1
b10 !"
b1000 x
b1000 |
1L
1J
b11010000010101100011 &"
b11010000010101100011 ("
b1100 u
b1100 5"
b10010 q
b10010 C"
b1000 '"
b1000 4"
b1000 B"
b10000 :"
b1100 $"
b1100 +"
b1100 7"
b1100 8"
b11 #
1!
#175
0!
#200
1'
b0 =
b0 k
05
1:
b10110 *
b1100 )
b1100 6"
0/
b100 0
b100 G
b0 p
b0 ?"
b0 ;
b0 g
b0 <"
b0 s
b0 t
b1000 q
b1000 C"
b0 n
b0 )"
b0 A"
b100 -
b100 V
b1100 +
1&
b0 ,
b0 D
b110 .
b110 3
b110 >
b110 -"
b100 W
b100 ]
b100 @"
b100 F"
b1 U
b1 d
b11010000010101100011 %"
b11010000010101100011 *"
b0 &"
b0 ("
0H
b1010 I
b1010 h
b1010 y
b0 b
b0 {
b11010 c
b11010 z
b0 1
b0 !"
b1010 E
b1010 ""
b11111111111111111111111111100110 X
b11111111111111111111111111100110 }
b1100 x
b10010 |
1w
0C
b1 2
b1 v
0L
0J
b11011 Q
b11011 _
b11011 ."
1B
1P
b11010 a
b11010 2"
b11010 ;"
b100 /"
b100 D"
1`
b10110 :"
b10010 $"
b10010 +"
b10010 7"
b10010 8"
b100 #
1!
#225
0!
#250
b11111111111111111111111111100110 0
b11111111111111111111111111100110 G
b11111111111111111111111111100110 -
b11111111111111111111111111100110 V
b10000 )
b10000 6"
0'
b110 W
b110 ]
b110 @"
b110 F"
b0 >
b0 -"
b0 U
b0 d
0&
b10000 *
b10000000010111000000011 %"
b10000000010111000000011 *"
b11011 a
b11011 2"
b11011 ;"
b110 0"
b110 E"
11"
b1010 Q
b1010 _
b1010 ."
0B
0P
0R
0w
b10000 :"
b1100 $"
b1100 +"
b1100 7"
b1100 8"
b101 #
b10 G"
1!
#275
0!
#300
14
19
18
16
b1000 +
0:
1/
b0 0
b0 G
b10100 )
b10100 6"
b11 ;
b100 f
b100 ="
b10 l
b100 r
b11100 t
b100 n
b100 )"
b100 A"
b0 -
b0 V
b0 .
b0 3
b100 W
b100 ]
b100 @"
b100 F"
b10100 *
b11010000010101100011 %"
b11010000010101100011 *"
b10000000010111000000011 &"
b10000000010111000000011 ("
b10000 u
b10000 5"
b10000 q
b10000 C"
b1100 '"
b1100 4"
b1100 B"
b0 I
b0 h
b0 y
b0 c
b0 z
b0 E
b0 ""
b0 X
b0 }
b1000 |
b0 2
b0 v
b11111111111111111111111111100110 @
b11111111111111111111111111100110 N
b11111111111111111111111111100110 S
b11111111111111111111111111100110 Y
b11111111111111111111111111100110 ,"
b1010 a
b1010 2"
b1010 ;"
b0 0"
b0 E"
01"
0`
b10100 :"
b10000 $"
b10000 +"
b10000 7"
b10000 8"
b110 #
1!
#325
0!
#350
1'
b1 =
b1 k
09
15
04
06
08
0/
b100 0
b100 G
b100 p
b100 ?"
b11010 )
b11010 6"
b11111111111111111111111111100110 W
b11111111111111111111111111100110 ]
b11111111111111111111111111100110 @"
b11111111111111111111111111100110 F"
b10000 +
b100 ,
b100 D
b1100011 ;
b11010 g
b0 f
b11010 <"
b0 ="
b0 l
b11010 s
b0 r
b1010 t
b1010 n
b1010 )"
b1010 A"
b11010 *
b10000000010111010000011 %"
b10000000010111010000011 *"
b11111111111111111111111111100110 /"
b11111111111111111111111111100110 D"
b0 Q
b0 _
b0 ."
b0 @
b0 N
b0 S
b0 Y
b0 ,"
1H
b11100 I
b11100 h
b11100 y
b100 b
b100 {
b10 1
b10 !"
b100 E
b100 ""
b10000 x
b10000 |
1C
1L
1J
b11010000010101100011 &"
b11010000010101100011 ("
b10100 u
b10100 5"
b11010 q
b11010 C"
b10000 '"
b10000 4"
b10000 B"
b11000 :"
b10100 $"
b10100 +"
b10100 7"
b10100 8"
b111 #
1!
#375
0!
#400
b0 =
b0 k
05
1:
b0 p
b0 ?"
b11110 *
b10100 )
b10100 6"
b0 ;
b0 g
b0 <"
b0 s
b0 t
b10000 q
b10000 C"
b0 n
b0 )"
b0 A"
b100 -
b100 V
b10100 +
1&
b0 ,
b0 D
b110 .
b110 3
b110 >
b110 -"
b0 W
b0 ]
b0 @"
b0 F"
b11010000010101100011 %"
b11010000010101100011 *"
b0 &"
b0 ("
0H
b1010 I
b1010 h
b1010 y
b0 b
b0 {
b11010 c
b11010 z
b0 1
b0 !"
b1010 E
b1010 ""
b100 X
b100 }
b10100 x
b11010 |
1w
0C
b1 2
b1 v
0L
0J
b11100 Q
b11100 _
b11100 ."
b100 @
b100 N
b100 S
b100 Y
b100 ,"
1B
1P
1R
b0 a
b0 2"
b0 ;"
b0 /"
b0 D"
b11110 :"
b11010 $"
b11010 +"
b11010 7"
b11010 8"
b1000 #
1!
#425
0!
#450
b11000 )
b11000 6"
0'
b110 W
b110 ]
b110 @"
b110 F"
b0 >
b0 -"
0&
b11000 *
b10000000010111010000011 %"
b10000000010111010000011 *"
b11100 a
b11100 2"
b11100 ;"
b110 0"
b110 E"
b100 /"
b100 D"
11"
1`
b1010 Q
b1010 _
b1010 ."
0B
0P
0R
0w
b11000 :"
b10100 $"
b10100 +"
b10100 7"
b10100 8"
0m
b1001 #
b1 G"
1!
#475
0!
#500
14
19
18
16
b10000 +
0:
1/
b0 0
b0 G
b11100 )
b11100 6"
b11 ;
b100 f
b100 ="
b10 l
b100 r
b11101 t
b100 n
b100 )"
b100 A"
b0 -
b0 V
b0 .
b0 3
b100 W
b100 ]
b100 @"
b100 F"
b11100 *
b11010000010101100011 %"
b11010000010101100011 *"
b10000000010111010000011 &"
b10000000010111010000011 ("
b11000 u
b11000 5"
b11000 q
b11000 C"
b10100 '"
b10100 4"
b10100 B"
b0 I
b0 h
b0 y
b0 c
b0 z
b0 E
b0 ""
b0 X
b0 }
0#"
b10000 |
b0 2
b0 v
b1010 a
b1010 2"
b1010 ;"
b0 0"
b0 E"
01"
0`
b11100 :"
b11000 $"
b11000 +"
b11000 7"
b11000 8"
b1010 #
1!
#525
0!
#550
b1 =
b1 k
09
15
04
06
08
0/
b100 0
b100 G
b100 p
b100 ?"
b100000 )
b100000 6"
b11000 +
b100 ,
b100 D
b1100011 ;
b11010 g
b0 f
b11010 <"
b0 ="
b0 l
b11010 s
b0 r
b1010 t
b1010 n
b1010 )"
b1010 A"
b100000 *
b11010010110110000011 %"
b11010010110110000011 *"
b0 Q
b0 _
b0 ."
b0 @
b0 N
b0 S
b0 Y
b0 ,"
1H
b11101 I
b11101 h
b11101 y
b100 b
b100 {
b10 1
b10 !"
b100 E
b100 ""
b11000 x
b11000 |
1C
1L
1J
b11010000010101100011 &"
b11010000010101100011 ("
b11100 u
b11100 5"
b100010 q
b100010 C"
b11000 '"
b11000 4"
b11000 B"
b100000 :"
b11100 $"
b11100 +"
b11100 7"
b11100 8"
b1011 #
1!
#575
0!
#600
b0 =
b0 k
19
05
14
16
18
b100100 )
b100100 6"
b11 ;
b10 l
b11011 t
b0 n
b0 )"
b0 A"
b100 -
b100 V
b11100 +
b0 ,
b0 D
b110 .
b110 3
b110 >
b110 -"
b0 W
b0 ]
b0 @"
b0 F"
b100100 *
b10001100011 %"
b10001100011 *"
b11010010110110000011 &"
b11010010110110000011 ("
b100000 u
b100000 5"
b11100 q
b11100 C"
b11100 '"
b11100 4"
b11100 B"
0H
b1010 I
b1010 h
b1010 y
b0 b
b0 {
b11010 c
b11010 z
b0 1
b0 !"
b1010 E
b1010 ""
b100 X
b100 }
b11100 x
b100010 |
1w
0C
b1 2
b1 v
0L
0J
b11101 Q
b11101 _
b11101 ."
b100 @
b100 N
b100 S
b100 Y
b100 ,"
1B
1P
1R
b0 a
b0 2"
b0 ;"
b0 /"
b0 D"
b100100 :"
b100000 $"
b100000 +"
b100000 7"
b100000 8"
b1100 #
1!
#625
0!
#650
b1 =
b1 k
09
15
04
06
08
b0 p
b0 ?"
b101000 )
b101000 6"
b110 W
b110 ]
b110 @"
b110 F"
b0 >
b0 -"
b100000 +
b0 .
b0 3
b1100011 ;
b0 g
b0 <"
b0 l
b0 s
b1000 t
b1000 n
b1000 )"
b1000 A"
b101000 *
b11010010110110000011 %"
b11010010110110000011 *"
b11101 a
b11101 2"
b11101 ;"
b110 0"
b110 E"
b100 /"
b100 D"
11"
1`
b1010 Q
b1010 _
b1010 ."
0B
0P
0R
1H
b11011 I
b11011 h
b11011 y
b10 1
b10 !"
b0 E
b0 ""
b100000 x
b11100 |
0w
1C
b0 2
b0 v
1L
1J
b10001100011 &"
b10001100011 ("
b100100 u
b100100 5"
b101000 q
b101000 C"
b100000 '"
b100000 4"
b100000 B"
b101000 :"
b100100 $"
b100100 +"
b100100 7"
b100100 8"
b1101 #
b0 G"
1!
#675
0!
#700
1'
b0 =
b0 k
19
1&
05
14
16
18
b100 p
b100 ?"
1/
b0 0
b0 G
b101000 )
b101000 6"
b11 ;
b11010 g
b11010 <"
b10 l
b11010 s
b11011 t
b0 n
b0 )"
b0 A"
b0 -
b0 V
b101000 +
b110 .
b110 3
b110 >
b110 -"
b100 W
b100 ]
b100 @"
b100 F"
b101100 *
b11010000010001100011 %"
b11010000010001100011 *"
b11010010110110000011 &"
b11010010110110000011 ("
b101000 u
b101000 5"
b100100 q
b100100 C"
b100100 '"
b100100 4"
b100100 B"
0H
b1000 I
b1000 h
b1000 y
b0 c
b0 z
b0 1
b0 !"
b1000 E
b1000 ""
b0 X
b0 }
b100100 x
b101000 |
1w
0C
b1 2
b1 v
0L
0J
b11011 Q
b11011 _
b11011 ."
1B
1P
1R
b1010 a
b1010 2"
b1010 ;"
b0 0"
b0 E"
01"
0`
b101100 :"
b101000 $"
b101000 +"
b101000 7"
b101000 8"
b1110 #
1!
#725
0!
#750
04
09
08
06
b101100 )
b101100 6"
0'
1:
b0 p
b0 ?"
b110 W
b110 ]
b110 @"
b110 F"
b0 >
b0 -"
0&
b0 ;
b0 g
b0 <"
b0 l
b0 s
b0 t
b11011 a
b11011 2"
b11011 ;"
b110 0"
b110 E"
11"
1`
b1000 Q
b1000 _
b1000 ."
b0 @
b0 N
b0 S
b0 Y
b0 ,"
0B
0P
0R
0w
b0 &"
b0 ("
b1111 #
b1 G"
1!
#775
0!
#800
b1 =
b1 k
09
15
0:
b100 p
b100 ?"
b110000 )
b110000 6"
b1100011 ;
b11010 g
b11010 <"
b11010 s
b1000 t
b1000 n
b1000 )"
b1000 A"
b100100 +
b0 .
b0 3
b0 W
b0 ]
b0 @"
b0 F"
b110000 *
b11010010110110000011 %"
b11010010110110000011 *"
b11010000010001100011 &"
b11010000010001100011 ("
b101100 u
b101100 5"
b110000 q
b110000 C"
b101000 '"
b101000 4"
b101000 B"
b0 I
b0 h
b0 y
b0 E
b0 ""
b101000 x
b100100 |
b0 2
b0 v
b1000 a
b1000 2"
b1000 ;"
b0 0"
b0 E"
b0 /"
b0 D"
01"
0`
b110000 :"
b101100 $"
b101100 +"
b101100 7"
b101100 8"
b10000 #
1!
#825
0!
#850
b110100 )
b110100 6"
b0 =
b0 k
19
05
14
16
18
0'
0/
b100 0
b100 G
b100 -
b100 V
b101100 +
0&
b110 .
b110 3
b11 ;
b10 l
b11011 t
b0 n
b0 )"
b0 A"
b110100 *
b10001100011 %"
b10001100011 *"
b0 Q
b0 _
b0 ."
b1000 I
b1000 h
b1000 y
b11010 c
b11010 z
b1000 E
b1000 ""
b100 X
b100 }
b101100 x
b110000 |
1w
b1 2
b1 v
b11010010110110000011 &"
b11010010110110000011 ("
b110000 u
b110000 5"
b101100 q
b101100 C"
b101100 '"
b101100 4"
b101100 B"
b110100 :"
b110000 $"
b110000 +"
b110000 7"
b110000 8"
b10001 #
1!
#875
0!
#900
b1 =
b1 k
09
15
04
06
08
b0 p
b0 ?"
b111000 )
b111000 6"
b1100011 ;
b0 g
b0 <"
b0 l
b0 s
b1000 t
b1000 n
b1000 )"
b1000 A"
b110000 +
b0 .
b0 3
b111000 *
b11010010110100000011 %"
b11010010110100000011 *"
b10001100011 &"
b10001100011 ("
b110100 u
b110100 5"
b111000 q
b111000 C"
b110000 '"
b110000 4"
b110000 B"
1H
b11011 I
b11011 h
b11011 y
b10 1
b10 !"
b0 E
b0 ""
b110000 x
b101100 |
0w
1C
b0 2
b0 v
1L
1J
b1000 Q
b1000 _
b1000 ."
b100 @
b100 N
b100 S
b100 Y
b100 ,"
b0 a
b0 2"
b0 ;"
b111000 :"
b110100 $"
b110100 +"
b110100 7"
b110100 8"
b10010 #
b0 G"
1!
#925
0!
#950
1'
1&
b0 =
b0 k
19
05
14
16
18
1/
b0 0
b0 G
b100 p
b100 ?"
b111000 )
b111000 6"
b100 W
b100 ]
b100 @"
b100 F"
b110 >
b110 -"
b0 -
b0 V
b111000 +
b110 .
b110 3
b11 ;
b11010 g
b11010 <"
b10 l
b11010 s
b11010 t
b0 n
b0 )"
b0 A"
b111100 *
b10000000000110100010011 %"
b10000000000110100010011 *"
b1000 a
b1000 2"
b1000 ;"
b100 /"
b100 D"
b11011 Q
b11011 _
b11011 ."
1B
1P
1R
0H
b1000 I
b1000 h
b1000 y
b0 c
b0 z
b0 1
b0 !"
b1000 E
b1000 ""
b0 X
b0 }
b110100 x
b111000 |
1w
0C
b1 2
b1 v
0L
0J
b11010010110100000011 &"
b11010010110100000011 ("
b111000 u
b111000 5"
b110100 q
b110100 C"
b110100 '"
b110100 4"
b110100 B"
b111100 :"
b111000 $"
b111000 +"
b111000 7"
b111000 8"
b10011 #
1!
#975
0!
#1000
04
09
08
06
1:
b0 p
b0 ?"
b111100 )
b111100 6"
0'
b0 ;
b0 g
b0 <"
b0 l
b0 s
b0 t
0&
b0 >
b0 -"
b110 W
b110 ]
b110 @"
b110 F"
b0 &"
b0 ("
0w
b1000 Q
b1000 _
b1000 ."
b0 @
b0 N
b0 S
b0 Y
b0 ,"
0B
0P
0R
b11011 a
b11011 2"
b11011 ;"
b110 0"
b110 E"
11"
1`
b10100 #
b1 G"
1!
#1025
0!
#1050
14
19
0:
b1000000 )
b1000000 6"
b0 W
b0 ]
b0 @"
b0 F"
b110100 +
b0 .
b0 3
b10011 ;
b100 f
b100 ="
b100 r
b11010 t
b100 n
b100 )"
b100 A"
b1000000 *
b0 %"
b0 *"
b1000 a
b1000 2"
b1000 ;"
b0 0"
b0 E"
b0 /"
b0 D"
01"
0`
b0 I
b0 h
b0 y
b0 E
b0 ""
b111000 x
b110100 |
b0 2
b0 v
b10000000000110100010011 &"
b10000000000110100010011 ("
b111100 u
b111100 5"
b111100 q
b111100 C"
b111000 '"
b111000 4"
b111000 B"
b1000000 :"
b111100 $"
b111100 +"
b111100 7"
b111100 8"
b10101 #
1!
#1075
0!
#1100
04
09
1:
0/
b100 0
b100 G
b1000100 )
b1000100 6"
b0 ;
b0 f
b0 ="
b0 r
b0 t
b0 n
b0 )"
b0 A"
b111100 +
b100 ,
b100 D
b1000100 *
b0 &"
b0 ("
b1000000 u
b1000000 5"
b111100 q
b111100 C"
b111100 '"
b111100 4"
b111100 B"
1H
b11010 I
b11010 h
b11010 y
b100 b
b100 {
b100 E
b100 ""
b111100 x
b111100 |
1C
b0 Q
b0 _
b0 ."
b1000100 :"
b1000000 $"
b1000000 +"
b1000000 7"
b1000000 8"
b10110 #
1!
#1125
0!
#1150
1/
b0 0
b0 G
b1001000 )
b1001000 6"
b111100 +
b0 ,
b0 D
b1001000 *
b0 a
b0 2"
b0 ;"
b11010 Q
b11010 _
b11010 ."
b100 @
b100 N
b100 S
b100 Y
b100 ,"
1R
0H
b0 I
b0 h
b0 y
b0 b
b0 {
b0 E
b0 ""
b1000000 x
0C
b1000100 u
b1000100 5"
b1000000 q
b1000000 C"
b1000000 '"
b1000000 4"
b1000000 B"
b1001000 :"
b1000100 $"
b1000100 +"
b1000100 7"
b1000100 8"
b10111 #
1!
#1175
0!
#1200
b1001100 )
b1001100 6"
b1000000 +
b100 W
b100 ]
b100 @"
b100 F"
b1001100 *
b1001000 u
b1001000 5"
b1000100 q
b1000100 C"
b1000100 '"
b1000100 4"
b1000100 B"
b1000100 x
b1000000 |
b0 Q
b0 _
b0 ."
b0 @
b0 N
b0 S
b0 Y
b0 ,"
0R
b11010 a
b11010 2"
b11010 ;"
b100 /"
b100 D"
1`
b1001100 :"
b1001000 $"
b1001000 +"
b1001000 7"
b1001000 8"
b11000 #
1!
#1225
0!
#1250
b1010000 )
b1010000 6"
b0 W
b0 ]
b0 @"
b0 F"
b1000100 +
b1010000 *
b0 a
b0 2"
b0 ;"
b0 /"
b0 D"
0`
b1001000 x
b1000100 |
b1001100 u
b1001100 5"
b1001000 q
b1001000 C"
b1001000 '"
b1001000 4"
b1001000 B"
b1010000 :"
b1001100 $"
b1001100 +"
b1001100 7"
b1001100 8"
b11001 #
1!
#1275
0!
#1300
b1010100 )
b1010100 6"
b1001000 +
b1010100 *
b1010000 u
b1010000 5"
b1001100 q
b1001100 C"
b1001100 '"
b1001100 4"
b1001100 B"
b1001100 x
b1001000 |
b1010100 :"
b1010000 $"
b1010000 +"
b1010000 7"
b1010000 8"
b11010 #
1!
#1325
0!
#1350
b1011000 )
b1011000 6"
b1001100 +
b1011000 *
b1010000 x
b1001100 |
b1010100 u
b1010100 5"
b1010000 q
b1010000 C"
b1010000 '"
b1010000 4"
b1010000 B"
b1011000 :"
b1010100 $"
b1010100 +"
b1010100 7"
b1010100 8"
b11011 #
1!
#1375
0!
#1400
b1011100 )
b1011100 6"
b1010000 +
b1011100 *
b1011000 u
b1011000 5"
b1010100 q
b1010100 C"
b1010100 '"
b1010100 4"
b1010100 B"
b1010100 x
b1010000 |
b1011100 :"
b1011000 $"
b1011000 +"
b1011000 7"
b1011000 8"
b11100 #
1!
#1425
0!
#1450
b1100000 )
b1100000 6"
b1010100 +
b1100000 *
b1011000 x
b1010100 |
b1011100 u
b1011100 5"
b1011000 q
b1011000 C"
b1011000 '"
b1011000 4"
b1011000 B"
b1100000 :"
b1011100 $"
b1011100 +"
b1011100 7"
b1011100 8"
b11101 #
1!
#1475
0!
#1500
b1100100 )
b1100100 6"
b1011000 +
b1100100 *
b1100000 u
b1100000 5"
b1011100 q
b1011100 C"
b1011100 '"
b1011100 4"
b1011100 B"
b1011100 x
b1011000 |
b1100100 :"
b1100000 $"
b1100000 +"
b1100000 7"
b1100000 8"
b11110 #
1!
#1525
0!
#1550
b1101000 )
b1101000 6"
b1011100 +
b1101000 *
b1100000 x
b1011100 |
b1100100 u
b1100100 5"
b1100000 q
b1100000 C"
b1100000 '"
b1100000 4"
b1100000 B"
b1101000 :"
b1100100 $"
b1100100 +"
b1100100 7"
b1100100 8"
b11111 #
1!
#1575
0!
#1600
b1101100 )
b1101100 6"
b1100000 +
b1101100 *
b1101000 u
b1101000 5"
b1100100 q
b1100100 C"
b1100100 '"
b1100100 4"
b1100100 B"
b1100100 x
b1100000 |
b1101100 :"
b1101000 $"
b1101000 +"
b1101000 7"
b1101000 8"
b100000 #
1!
#1625
0!
#1650
b1110000 )
b1110000 6"
b1100100 +
b1110000 *
b1101000 x
b1100100 |
b1101100 u
b1101100 5"
b1101000 q
b1101000 C"
b1101000 '"
b1101000 4"
b1101000 B"
b1110000 :"
b1101100 $"
b1101100 +"
b1101100 7"
b1101100 8"
b100001 #
1!
#1675
0!
#1700
b1110100 )
b1110100 6"
b1101000 +
b1110100 *
b1110000 u
b1110000 5"
b1101100 q
b1101100 C"
b1101100 '"
b1101100 4"
b1101100 B"
b1101100 x
b1101000 |
b1110100 :"
b1110000 $"
b1110000 +"
b1110000 7"
b1110000 8"
b100010 #
1!
#1725
0!
#1750
b1111000 )
b1111000 6"
b1101100 +
b1111000 *
b1110000 x
b1101100 |
b1110100 u
b1110100 5"
b1110000 q
b1110000 C"
b1110000 '"
b1110000 4"
b1110000 B"
b1111000 :"
b1110100 $"
b1110100 +"
b1110100 7"
b1110100 8"
b100011 #
1!
#1775
0!
#1800
b1111100 )
b1111100 6"
b1110000 +
b1111100 *
b1111000 u
b1111000 5"
b1110100 q
b1110100 C"
b1110100 '"
b1110100 4"
b1110100 B"
b1110100 x
b1110000 |
b1111100 :"
b1111000 $"
b1111000 +"
b1111000 7"
b1111000 8"
b100100 #
1!
#1825
0!
#1850
b10000000 )
b10000000 6"
b1110100 +
b10000000 *
b1111000 x
b1110100 |
b1111100 u
b1111100 5"
b1111000 q
b1111000 C"
b1111000 '"
b1111000 4"
b1111000 B"
b10000000 :"
b1111100 $"
b1111100 +"
b1111100 7"
b1111100 8"
b100101 #
1!
#1875
0!
#1900
b10000100 )
b10000100 6"
b1111000 +
b10000100 *
b10000000 u
b10000000 5"
b1111100 q
b1111100 C"
b1111100 '"
b1111100 4"
b1111100 B"
b1111100 x
b1111000 |
b10000100 :"
b10000000 $"
b10000000 +"
b10000000 7"
b10000000 8"
b100110 #
1!
#1925
0!
#1950
b10001000 )
b10001000 6"
b1111100 +
b10001000 *
b10000000 x
b1111100 |
b10000100 u
b10000100 5"
b10000000 q
b10000000 C"
b10000000 '"
b10000000 4"
b10000000 B"
b10001000 :"
b10000100 $"
b10000100 +"
b10000100 7"
b10000100 8"
b100111 #
1!
#1975
0!
#2000
b10001100 )
b10001100 6"
b10000000 +
b10001100 *
b10001000 u
b10001000 5"
b10000100 q
b10000100 C"
b10000100 '"
b10000100 4"
b10000100 B"
b10000100 x
b10000000 |
b10001100 :"
b10001000 $"
b10001000 +"
b10001000 7"
b10001000 8"
b101000 #
1!
#2025
0!
#2050
b10010000 )
b10010000 6"
b10000100 +
b10010000 *
b10001000 x
b10000100 |
b10001100 u
b10001100 5"
b10001000 q
b10001000 C"
b10001000 '"
b10001000 4"
b10001000 B"
b10010000 :"
b10001100 $"
b10001100 +"
b10001100 7"
b10001100 8"
b101001 #
1!
#2075
0!
#2100
b10010100 )
b10010100 6"
b10001000 +
b10010100 *
b10010000 u
b10010000 5"
b10001100 q
b10001100 C"
b10001100 '"
b10001100 4"
b10001100 B"
b10001100 x
b10001000 |
b10010100 :"
b10010000 $"
b10010000 +"
b10010000 7"
b10010000 8"
b101010 #
1!
#2125
0!
#2150
b10011000 )
b10011000 6"
b10001100 +
b10011000 *
b10010000 x
b10001100 |
b10010100 u
b10010100 5"
b10010000 q
b10010000 C"
b10010000 '"
b10010000 4"
b10010000 B"
b10011000 :"
b10010100 $"
b10010100 +"
b10010100 7"
b10010100 8"
b101011 #
1!
#2175
0!
#2200
b10011100 )
b10011100 6"
b10010000 +
b10011100 *
b10011000 u
b10011000 5"
b10010100 q
b10010100 C"
b10010100 '"
b10010100 4"
b10010100 B"
b10010100 x
b10010000 |
b10011100 :"
b10011000 $"
b10011000 +"
b10011000 7"
b10011000 8"
b101100 #
1!
#2225
0!
#2250
b10100000 )
b10100000 6"
b10010100 +
b10100000 *
b10011000 x
b10010100 |
b10011100 u
b10011100 5"
b10011000 q
b10011000 C"
b10011000 '"
b10011000 4"
b10011000 B"
b10100000 :"
b10011100 $"
b10011100 +"
b10011100 7"
b10011100 8"
b101101 #
1!
#2275
0!
#2300
b10100100 )
b10100100 6"
b10011000 +
b10100100 *
b10100000 u
b10100000 5"
b10011100 q
b10011100 C"
b10011100 '"
b10011100 4"
b10011100 B"
b10011100 x
b10011000 |
b10100100 :"
b10100000 $"
b10100000 +"
b10100000 7"
b10100000 8"
b101110 #
1!
#2325
0!
#2350
b10101000 )
b10101000 6"
b10011100 +
b10101000 *
b10100000 x
b10011100 |
b10100100 u
b10100100 5"
b10100000 q
b10100000 C"
b10100000 '"
b10100000 4"
b10100000 B"
b10101000 :"
b10100100 $"
b10100100 +"
b10100100 7"
b10100100 8"
b101111 #
1!
#2375
0!
#2400
b10101100 )
b10101100 6"
b10100000 +
b10101100 *
b10101000 u
b10101000 5"
b10100100 q
b10100100 C"
b10100100 '"
b10100100 4"
b10100100 B"
b10100100 x
b10100000 |
b10101100 :"
b10101000 $"
b10101000 +"
b10101000 7"
b10101000 8"
b110000 #
1!
#2425
0!
#2450
b10110000 )
b10110000 6"
b10100100 +
b10110000 *
b10101000 x
b10100100 |
b10101100 u
b10101100 5"
b10101000 q
b10101000 C"
b10101000 '"
b10101000 4"
b10101000 B"
b10110000 :"
b10101100 $"
b10101100 +"
b10101100 7"
b10101100 8"
b110001 #
1!
#2475
0!
#2500
b10110100 )
b10110100 6"
b10101000 +
b10110100 *
b10110000 u
b10110000 5"
b10101100 q
b10101100 C"
b10101100 '"
b10101100 4"
b10101100 B"
b10101100 x
b10101000 |
b10110100 :"
b10110000 $"
b10110000 +"
b10110000 7"
b10110000 8"
b110010 #
1!
#2525
0!
#2550
b10111000 )
b10111000 6"
b10101100 +
b10111000 *
b10110000 x
b10101100 |
b10110100 u
b10110100 5"
b10110000 q
b10110000 C"
b10110000 '"
b10110000 4"
b10110000 B"
b10111000 :"
b10110100 $"
b10110100 +"
b10110100 7"
b10110100 8"
b110011 #
1!
#2575
0!
#2600
b10111100 )
b10111100 6"
b10110000 +
b10111100 *
b10111000 u
b10111000 5"
b10110100 q
b10110100 C"
b10110100 '"
b10110100 4"
b10110100 B"
b10110100 x
b10110000 |
b10111100 :"
b10111000 $"
b10111000 +"
b10111000 7"
b10111000 8"
b110100 #
1!
#2625
0!
#2650
b11000000 )
b11000000 6"
b10110100 +
b11000000 *
b10111000 x
b10110100 |
b10111100 u
b10111100 5"
b10111000 q
b10111000 C"
b10111000 '"
b10111000 4"
b10111000 B"
b11000000 :"
b10111100 $"
b10111100 +"
b10111100 7"
b10111100 8"
b110101 #
1!
#2675
0!
#2700
b11000100 )
b11000100 6"
b10111000 +
b11000100 *
b11000000 u
b11000000 5"
b10111100 q
b10111100 C"
b10111100 '"
b10111100 4"
b10111100 B"
b10111100 x
b10111000 |
b11000100 :"
b11000000 $"
b11000000 +"
b11000000 7"
b11000000 8"
b110110 #
1!
#2725
0!
#2750
b11001000 )
b11001000 6"
b10111100 +
b11001000 *
b11000000 x
b10111100 |
b11000100 u
b11000100 5"
b11000000 q
b11000000 C"
b11000000 '"
b11000000 4"
b11000000 B"
b11001000 :"
b11000100 $"
b11000100 +"
b11000100 7"
b11000100 8"
b110111 #
1!
#2775
0!
#2800
b11001100 )
b11001100 6"
b11000000 +
b11001100 *
b11001000 u
b11001000 5"
b11000100 q
b11000100 C"
b11000100 '"
b11000100 4"
b11000100 B"
b11000100 x
b11000000 |
b11001100 :"
b11001000 $"
b11001000 +"
b11001000 7"
b11001000 8"
b111000 #
1!
#2825
0!
#2850
b11010000 )
b11010000 6"
b11000100 +
b11010000 *
b11001000 x
b11000100 |
b11001100 u
b11001100 5"
b11001000 q
b11001000 C"
b11001000 '"
b11001000 4"
b11001000 B"
b11010000 :"
b11001100 $"
b11001100 +"
b11001100 7"
b11001100 8"
b111001 #
1!
#2875
0!
#2900
b11010100 )
b11010100 6"
b11001000 +
b11010100 *
b11010000 u
b11010000 5"
b11001100 q
b11001100 C"
b11001100 '"
b11001100 4"
b11001100 B"
b11001100 x
b11001000 |
b11010100 :"
b11010000 $"
b11010000 +"
b11010000 7"
b11010000 8"
b111010 #
1!
#2925
0!
#2950
b11011000 )
b11011000 6"
b11001100 +
b11011000 *
b11010000 x
b11001100 |
b11010100 u
b11010100 5"
b11010000 q
b11010000 C"
b11010000 '"
b11010000 4"
b11010000 B"
b11011000 :"
b11010100 $"
b11010100 +"
b11010100 7"
b11010100 8"
b111011 #
1!
#2975
0!
#3000
b11011100 )
b11011100 6"
b11010000 +
b11011100 *
b11011000 u
b11011000 5"
b11010100 q
b11010100 C"
b11010100 '"
b11010100 4"
b11010100 B"
b11010100 x
b11010000 |
b11011100 :"
b11011000 $"
b11011000 +"
b11011000 7"
b11011000 8"
b111100 #
1!
#3025
0!
#3050
b11100000 )
b11100000 6"
b11010100 +
b11100000 *
b11011000 x
b11010100 |
b11011100 u
b11011100 5"
b11011000 q
b11011000 C"
b11011000 '"
b11011000 4"
b11011000 B"
b11100000 :"
b11011100 $"
b11011100 +"
b11011100 7"
b11011100 8"
b111101 #
1!
#3075
0!
#3100
b11100100 )
b11100100 6"
b11011000 +
b11100100 *
b11100000 u
b11100000 5"
b11011100 q
b11011100 C"
b11011100 '"
b11011100 4"
b11011100 B"
b11011100 x
b11011000 |
b11100100 :"
b11100000 $"
b11100000 +"
b11100000 7"
b11100000 8"
b111110 #
1!
#3125
0!
#3150
b11101000 )
b11101000 6"
b11011100 +
b11101000 *
b11100000 x
b11011100 |
b11100100 u
b11100100 5"
b11100000 q
b11100000 C"
b11100000 '"
b11100000 4"
b11100000 B"
b11101000 :"
b11100100 $"
b11100100 +"
b11100100 7"
b11100100 8"
b111111 #
1!
#3175
0!
#3200
b11101100 )
b11101100 6"
b11100000 +
b11101100 *
b11101000 u
b11101000 5"
b11100100 q
b11100100 C"
b11100100 '"
b11100100 4"
b11100100 B"
b11100100 x
b11100000 |
b11101100 :"
b11101000 $"
b11101000 +"
b11101000 7"
b11101000 8"
b1000000 #
1!
#3225
0!
#3250
b11110000 )
b11110000 6"
b11100100 +
b11110000 *
b11101000 x
b11100100 |
b11101100 u
b11101100 5"
b11101000 q
b11101000 C"
b11101000 '"
b11101000 4"
b11101000 B"
b11110000 :"
b11101100 $"
b11101100 +"
b11101100 7"
b11101100 8"
1!
