---
layout: post
title: "CY3014 USB3.0控制器"
subtitle: "与FPGA高速通信"
author: "Shane"
header-img: "img/favorite.jpg"
header-mask: 0.4
tags:
  - 智能硬件
  - USB3.0
typora-root-url: ..
---

[TOC]



# USB3.0

USB2.0的最大理论传输带宽为480Mb/s(即60MB/s)，USB3.0的最大传输带宽则高达5.0Gb/s(500MB/s)。

注意：5Gb/s的带宽并不是5Gb/s除以8得到的625MB/s，而是采用与SATA相同的10位传输模式(在USB2.0的基础上新增了一对纠错码)，因此器全速只有500MB/s。

USB3.0引入全双工数据传输，5根线路中两根用来发送数据，另两根用来接收数据，还有一根地线。换句话说，USB3.0可以同步全速地进行读/写操作。以前的USB版本不支持全双工数据传输。



# USB3.0控制器FX3电路

USB3.0控制器FX3与FPGA之间通过SlaveFIFO接口互联，实现大吞吐量数据传输。

fx3_d[31:0]

fx3_a[1:0] (CTL[11]/A CTL[12]/A0)

fx3_clk (PCLK)

fx3_slcs# (CTL[0]/SLCS#)

fx3_slwr# (CTL[1]/SLWR#)

fx3_sloe# (CTL[2]/SLOE#)

fx3_rd# (CTL[3]/SLRD#)

fx3_pktend# (CTL[7]/PKTEND#)

fx3_flaga (CTL[4]/FLAGA)

fx3_flagb (CTL[5]/FLAGB)

fx3_flagc (CTL[8]/GPIO)

fx3_flagd (GTL[9]/GPIO)



复位引脚接上电复位和按键--手动复位。



启动模式：

PMODE[0]

PMODE[1]

PMODE[2]

PMODE[2:0]=F1F I2C启动，如失败，则启用USB引导

PMODE[2:-]=F11 USB引导



# USB3.0控制器FX3实例

## 基于FX3内部DMA的USB传输Loopback实例

Cypress官方提供的固件代码，在 ..\Cypress\EZ-USB FX3 SDK\1.3\fireware\basic_examples\cyfxbulklpautoenum

通过FX3的一对USB Bulk端点实现Loopback的功能。所谓Loopback，通俗地说，就是FX3接收到任何数据，就将其发送出去;从PC端的调试软件看，就是PC给FX3传输什么数据，紧接着就接收到相同的返回数据。

这个Loopback功能的实现过程中，FX3内的ARM9是不参与数据本身的任何传输的，固件配置好后，USB端点之间通过DMA自动实现数据的传输。



## 基于FX3的UVC传输协议实例



## FX3固件SlaveFIFO配置修改说明

### 功能概述

通过FX3与FPGA之家你的GPIF II接口通信，实现FPGA与FX3之间的数据交互，当然这些数据最终也传输到PC上。换句话说，通过FX3这个“桥梁”，实现FPGA与PC之间USB3.0接口的数据传输。

可以通过Cpyress官方提供的GPIF II Designer工具，获取GPIF II接口的配置参数，然后将这些参数传递给FX3的固件工程中进行编译。



## 基于FPGA-FX3 Slave FIFO接口的Loopback实例

实现PC端发送数据到FX3，FX3通过知识信号flaga告知FPGA有数据待读取，FPGA端通过SlaveFIFO接口读取PC端发送过来的数据缓存到FPGA内部的FIFO中，FPGA在完成读取操作后，发器一次SlaveFIFO的写入操作，将接收到的数据通过FX3最终返回到PC端。整个数据的收发过程可以在FPGA内部通过在线逻辑分析仪SignalTap II抓取SlaveFIFO接口的所有信号进行查看。



## 基于FPGA-FX3 Slave FIFO接口的StreamOUT实例



## 基于FPGA-FX3 Slave FIFO 接口的StreamIN实例



## 基于CORDIC的信号发生器

Coordinate Rotation Digital Comuper是CORDIC算法的英文全称，大意是指旋转坐标接近答案。



| i    | θi             | cosθi          | Πcosθi       | 1/Πcosθi    |
| ---- | -------------- | -------------- | ------------ | ----------- |
| 0    | 45.0           | 0.7071067812   | 0.7071067812 | 1.414213562 |
| 1    | 26.56505118    | 0.894427191    | 0.632455532  | 1.58113883  |
| 2    | 14.03624347    | 0.9701425001   | 0.6135719911 | 1.629800601 |
| 3    | 7.125016349    | 0.9922778767   | 0.6088339125 | 1.642484066 |
| 4    | 3.576334375    | 0.9980525785   | 0.6076482563 | 1.645688916 |
| 5    | 1.789910608    | 0.9995120761   | 0.6073517701 | 1.646492279 |
| 6    | 0.8951737102   | 0.999877952    | 0.6072776441 | 1.646693254 |
| 7    | 0.4476141709   | 0.9999694838   | 0.6072591123 | 1.646743507 |
| 8    | 0.2238105004   | 0.9999923707   | 0.6072544793 | 1.64675607  |
| 9    | 0.1119056771   | 0.99999980927  | 0.6072533211 | 1.646759211 |
| 10   | 0.05595289189  | 0.99999995232  | 0.6072530315 | 1.646759996 |
| 11   | 0.02797645262  | 0.999999998808 | 0.6072529591 | 1.646760193 |
| 12   | 0.01398822714  | 0.999999999702 | 0.607252941  | 1.646760242 |
| 13   | 0.006994113675 | 0.999999999925 | 0.6072529365 | 1.646760254 |
| 14   | 0.003497056851 | 0.999999999981 | 0.607252935  | 1.646760257 |
| 15   | 0.001748528427 | 0.999999999995 | 0.6072529351 | 1.646760258 |



```c++
#include <studio.h>

double cordic(double angle_para);

int main(void)
{
    double para;
    
    para = 30.0;
    cordic(para);
    
    return 0;
}

double cordic(double angle_para)
{
    const double tangent[] = {1.0, 1/2.0, 1/8.0, 1/16.0, 1/32.0, 1/64.0, 1/128.0, 1/512.0};
    const double angle[] = {45.0, 26.6, 14.0, 7.1, 3.6, 1.8, 0.9, 0.4, 0.2, 0.1 };
    int i, signal;
    double x_cos;
    double y_sin;
    double x_temp;
    double y_temp;
    double z;
    double z_next;
    
    x_cos = 0.0;
    y_sin = 0.0;
    z = angle_para;
    z_next = 0.0;
    x_temp = 0.6073; // Πcosθi
    y_temp = 0;
    signal = 1;
    
    for(i=0; i<9; i++)
    {
        x_cos = x_temp - signal*y_temp*tangent[i];
        y_sin = y_temp + signal*x_temp*tangent[i];
        z_next = z - signal*angle[i];
        
        x_temp = x_cos;
        y_temp = y_sin;
        z = z_next;
        
        if(z_next>0)
            signal = +1;
        else
            signal = -1; 
    }
    
    return 0;
    
}
```



具体操作流程

设置迭代次数为16， 则x0 = 0.607253(Πcosθi，i from 0 to 15)，y0 = 0，兵输入待计算得角度θ，θ在[-99.7°, 99.7°]范围内。

根据三个迭代公式进行迭代，i从0到15：

X(i+1) = X(i) - d(i)Y(i)2^(-i)

Y(i+1) = Y(i) + d(i)X(i)2^(-i)

Z(i+1) = Z(i) - d(i)θ(i)

Postscript: Z0=θ，di与Zi同符号。



经过16此迭代计算后，得到的x16和y16分别为cosθ和sinθ。



CORDIC算法的Matlab实现代码如下：

``` matlab
closeall;
clear;
clc;
%初始化
die = 16; %迭代次数
x = zeros(die+1, 1);
y = zeros(die+1, 1);
z = zeros(die+1, 1);
x(1) = 0.607253; %初始化设置
z(1) = pi/4; %待求角度θ
%迭代操作
for i=1: die
	if z(i) >= 0
		d = 1;
	else
		d = -1;
	end
	
	x(i+1) = x(i) - d*y(i)*( 2^(-(i-1)) );
	y(i+1) = y(i) + d*x(i)*( 2^(-(i-1)) );
	z(i+1) = z(i) - d*atan( 2^(-(i-1)) );
end

cosa = vpa( x(17), 10 );
sina = vpa( y(17), 10 );
c = vpa( z(17), 10);
```



FPGA有很多加速计算的方法，例如乒乓操作、流水线操作等。

CORDIC算法适合使用16级流水线。

为了避免浮点运算，为了满足精度要求，对每个变量都放大了2^16倍，并且引入了有符号型reg和算数右移。



```verilog
module cordic#(
	parameter pipeline = 16;
    parameter k = 32'h09b74;	//k = 0.607253*2^16, 32'h09b74
)
(
    input	wire			[ 0: 0]	clk_50MHz	,
    input	wire			[ 0: 0]	rst_n		,
    input	wire			[31: 0]	phase		,
    output	reg		signed	[31: 0]	sin			,
    output	wire	signed	[31: 0]	cos			,
    output	wire	signed	[31: 0]	error		
);
	`define	rot0  32'd2949120    	//45*2^16
	`define	rot1  32'd1740992    	//26.5651*2^16
	`define rot2  32'd919872    	//14.0362*2^16
	`define rot3  32'd466944    	//7.1250*2^16
	`define rot4  32'd234368    	//3.5763*2^16
	`define rot5  32'd117312    	//1.7899*2^16
	`define rot6  32'd58688    		//0.8952*2^16
	`define rot7  32'd29312    		//0.4476*2^16
	`define rot8  32'd14656    		//0.2238*2^16
	`define rot9  32'd7360    		//0.1119*2^16
	`define rot10 32'd3648    		//0.0560*2^16
	`define rot11 32'd1856			//0.0280*2^16
	`define rot12 32'd896    		//0.0140*2^16
	`define rot13 32'd448    		//0.0070*2^16
	`define rot14 32'd256    		//0.0035*2^16
	`define rot15 32'd128    		//0.0018s*2^16
    
    reg signed	[31: 0]	x0 = 0, y0 = 0, z0 = 0;
    reg	signed	[31: 0]	x1 = 0, y1 = 0, z1 = 0;
    reg	signed	[31: 0]	x2 = 0, y2 = 0, z2 = 0;
    reg	signed	[31: 0]	x3 = 0, y3 = 0, z3 = 0;
    reg	signed	[31: 0]	x4 = 0, y4 = 0, z4 = 0;
    reg	signed	[31: 0]	x5 = 0, y5 = 0, z5 = 0;
    reg	signed	[31: 0]	x6 = 0, y6 = 0, z6 = 0;
    reg	signed	[31: 0]	x7 = 0, y7 = 0, z7 = 0;
    reg	signed	[31: 0]	x8 = 0, y8 = 0, z8 = 0;
    reg	signed	[31: 0]	x9 = 0, y9 = 0, z9 = 0;
    reg	signed	[31: 0]	x10 = 0, y10 = 0, z10 = 0;
    reg	signed	[31: 0]	x11 = 0, y11 = 0, z11 = 0;
    reg	signed	[31: 0]	x12 = 0, y12 = 0, z12 = 0;
    reg	signed	[31: 0]	x13 = 0, y13 = 0, z13 = 0;
    reg	signed	[31: 0]	x14 = 0, y14 = 0, z14 = 0;
    reg	signed	[31: 0]	x15 = 0, y15 = 0, z15 = 0;
    reg	signed	[31: 0]	x16 = 0, y16 = 0, z16 = 0;
    reg	[ 1: 0]	quadrant[pipeline: 0];
    
    always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x0 <= 1'b0;
            y0 <= 1'b0;
            z0 <= 1'b0;
        end
        else begin
            x0 <= k;
            y0 <= 32'd0;
            z0 <= Phase[15: 0]<<16;
        end
    end

    always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x1 <= 1'b0;
            y1 <= 1'b0;
            z1 <= 1'b0;
        end
        else if(z0[31]) begin
            x1 <= x0 + y0;
        	y1 <= y0 - x0;
            z1 <= z0 + `rot0;
        end
        else begin
			x1 <= x0 - y0;
        	y1 <= y0 + x0;
            z1 <= z0 - `rot0;
        end
    end
    
   
    always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x2 <= 1'b0;
            y2 <= 1'b0;
            z2 <= 1'b0;
        end
        else if(z1[31]) begin
            x2 <= x1 + (y1 >>> 1);
            y2 <= y1 - (x1 >>> 1);
            z2 <= z1 + `rot1;
        end
        else begin
            x2 <= x1 - (y1 >>> 1);
            y2 <= y1 + (x1 >>> 1);
            z2 <= z1 - `rot1;
        end
    end
    
    always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x3 <= 1'b0;
            y3 <= 1'b0;
            z3 <= 1'b0;
        end
        else if(z2[31]) begin
            x3 <= x2 + (y2 >>> 2);
            y3 <= y2 - (x2 >>> 2);
            z3 <= z2 + `rot2;
        end
        else begin
            x3 <= x2 - (y2 >>> 2);
            y3 <= y2 + (x2 >>> 2);
            z3 <= z2 - `rot2;
        end
    end

    always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
            x4 <= 1'b0;
            y4 <= 1'b0;
            z4 <= 1'b0;
        end
        else if(z3[31]) begin
            x4 <= x3 + (y3 >>> 3);
            y4 <= y3 - (x3 >>> 3);
            z4 <= z3 + `rot3;
        end
        else begin
            x4 <= x3 - (y3 >>> 3);
            y4 <= y3 + (x3 >>> 3);
            z4 <= z3 - `rot3;
        end
    end
    
    always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x5 <= 1'b0;
            y5 <= 1'b0;
            z5 <= 1'b0;
        end
        else if(z4[31]) begin
            x5 <= x4 + (y4 >>> 4);
            y5 <= y4 - (x4 >>> 4);
            z5 <= z4 + `rot4;
        end
        else begin
            x5 <= x4 - (y4 >>> 4);
            y5 <= y4 + (x4 >>> 4);
            z5 <= z4 - `rot4;
        end
    end

    always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x6 <= 1'b0;
            y6 <= 1'b0;
            z6 <= 1'b0;
        end
        else if(z5[31]) begin
            x6 <= x5 + (y5 >>> 5);
            y6 <= y5 - (x5 >>> 5);
            z6 <= z5 + `rot5;
        end
        else begin
            x6 <= x5 - (y5 >>> 5);
            y6 <= y5 + (x5 >>> 5);
            z6 <= z5 - `rot5;
        end
    end
    
    always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x7 <= 1'b0;
            y7 <= 1'b0;
            z7 <= 1'b0;
        end
        else if(z6[31]) begin
            x7 <= x6 + (y6 >>> 6);
            y7 <= y6 - (x6 >>> 6);
            z7 <= z6 + `rot6;
        end
        else begin
            x7 <= x6 - (y6 >>> 6);
            y7 <= y6 + (x6 >>> 6);
            z7 <= z6 - `rot6;
        end
    end
    
    always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x8 <= 1'b0;
            y8 <= 1'b0;
            z8 <= 1'b0;
        end
        else if(z7[31]) begin
            x8 <= x7 + (y7 >>> 7);
            y8 <= y7 - (x7 >>> 7);
            z8 <= z7 + `rot7;
        end
        else begin
            x8 <= x7 - (y7 >>> 7);
            y8 <= y7 + (x7 >>> 7);
            z8 <= z7 - `rot7;
        end
    end
    
    always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x9 <= 1'b0;
            y9 <= 1'b0;
            z9 <= 1'b0;
        end
        else if(z8[31]) begin
            x9 <= x8 + (y8 >>> 8);
            y9 <= y8 - (x8 >>> 8);
            z9 <= z8 + `rot8;
        end
        else begin
            x9 <= x8 - (y8 >>> 8);
            y9 <= y8 + (x8 >>> 8);
            z9 <= z8 - `rot8;
        end
    end
 
    always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x10 <= 1'b0;
            y10 <= 1'b0;
            z10 <= 1'b0;
        end
        else if(z9[31]) begin
            x10 <= x9 + (y9 >>> 9);
            y10 <= y9 - (x9 >>> 9);
            z10 <= z9 + `rot9;
        end
        else begin
            x10 <= x9 - (y9 >>> 9);
            y10 <= y9 + (x9 >>> 9);
            z10 <= z9 - `rot9;
        end
    end
    
     always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x11 <= 1'b0;
            y11 <= 1'b0;
            z11 <= 1'b0;
        end
        else if(z10[31]) begin
            x11 <= x10 + (y10 >>> 10);
            y11 <= y10 - (x10 >>> 10);
            z11 <= z10 + `rot10;
        end
        else begin
            x11 <= x10 - (y10 >>> 10);
            y11 <= y10 + (x10 >>> 10);
            z11 <= z10 - `rot10;
        end
    end

     always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x12 <= 1'b0;
            y12 <= 1'b0;
            z12 <= 1'b0;
        end
        else if(z11[31]) begin
            x12 <= x11 + (y >>> 11);
            y12 <= y11 - (x >>> 11);
            z12 <= z11 + `rot11;
        end
        else begin
            x12 <= x11 - (y >>> 11);
            y12 <= y11 + (x >>> 11);
            z12 <= z11 - `rot11;
        end
    end
 
     always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x13 <= 1'b0;
            y13 <= 1'b0;
            z13 <= 1'b0;
        end
        else if(z12[31]) begin
            x13 <= x12 + (y >>> 12);
            y13 <= y12 - (x >>> 12);
            z13 <= z12 + `rot12;
        end
        else begin
            x13 <= x12 - (y >>> 12);
            y13 <= y12 + (x >>> 12);
            z13 <= z12 - `rot12;
        end
    end
  
     always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x14 <= 1'b0;
            y14 <= 1'b0;
            z14 <= 1'b0;
        end
         else if(z13[31]) begin
            x14 <= x13 + (y >>> 13);
            y14 <= y13 - (x >>> 13);
            z14 <= z13 + `rot13;
        end
        else begin
            x14 <= x13 - (y >>> 13);
            y14 <= y13 + (x >>> 13);
            z14 <= z13 - `rot13;
        end
    end
    
     always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x15 <= 1'b0;
            y15 <= 1'b0;
            z15 <= 1'b0;
        end
         else if(z14[31]) begin
            x15 <= x14 + (y >>> 14);
            y15 <= y14 - (x >>> 14);
            z15 <= z14 + `rot14;
        end
        else begin
            x15 <= x14 - (y >>> 14);
            y15 <= y14 + (x >>> 14);
            z15 <= z14 - `rot14;
        end
    end
    
     always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	x16 <= 1'b0;
            y16 <= 1'b0;
            z16 <= 1'b0;
        end
         else if(z15[31]) begin
            x16 <= x15 + (y >>> 15);
            y16 <= y15 - (x >>> 15);
            z16 <= z15 + `rot15;
        end
        else begin
            x16 <= x15 - (y >>> 15);
            y16 <= y15 + (x >>> 15);
            z16 <= z15 - `rot15;
        end
    end
    
    
    always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
            quadrant[0]		<=	1'b0;
            quadrant[1]		<=	1'b0;
            quadrant[2]		<=	1'b0;
            quadrant[3]		<=	1'b0;
            quadrant[4]		<=	1'b0;
            quadrant[5]		<=	1'b0;
            quadrant[6]		<=	1'b0;
            quadrant[7]		<=	1'b0;
            quadrant[8]		<=	1'b0;
            quadrant[9]		<=	1'b0;
            quadrant[10]	<=	1'b0;
            quadrant[11]	<=	1'b0;
            quadrant[12]	<=	1'b0;
            quadrant[13]	<=	1'b0;
            quadrant[14]	<=	1'b0;
            quadrant[15]	<=	1'b0;
            quadrant[16]	<=	1'b0;
        end
        else begin
            quadrant[0] <= phase[17:16];
            quadrant[1] <= quadrant[0];
            quadrant[2] <= quadrant[1];
            quadrant[3] <= quadrant[2];
            quadrant[4] <= quadrant[3];
            quadrant[5] <= quadrant[4];
            quadrant[6] <= quadrant[5];
            quadrant[7] <= quadrant[6];
            quadrant[8] <= quadrant[7];
            quadrant[9] <= quadrant[8];
            quadrant[10] <= quadrant[9];
            quadrant[11] <= quadrant[10];
            quadrant[12] <= quadrant[11];
            quadrant[13] <= quadrant[12];
            quadrant[14] <= quadrant[13];
            quadrant[15] <= quadrant[14];
            quadrant[16] <= quadrant[15];
        end
    end
    
    always @ (posedge clk_50MHz or negedge rst_n) begin
        if(!rst_n) begin
        	cos <= 1'b0;
            sin <= 1'b0;
            error<= 1'b0;
        end
        else begin
            error <= z16;
            case(quadrant[16])
                //if the phase is in first quadrant,the sin(x)=sin(a), cos(x)=cos(a)
                2'b00: begin
                	cos <= x16;
                    sin <= y16;
                end
                //if the phase is in second quadrant,the sin(x)=sin(a+90)=cos(a), cos(x) = cos(a+90)=-sin(a)
                2'b01: begin
                    cos <= ~(y16) + 1'b1;	//-sin
                    sin <= x16;
                end
                //if the phase is in third quadrant, the sin(x)=sin(a+180)=-sin(a), cos(x)=cos(a+180)=-cos(a)
                2'b10: begin
                    cos <= ~(x16) + 1'b1;	//-cos
                    sin <= x16;				//-sin
                end
                //if the phase is in forth quadrant, the sinx(x)=sin(a+270)=-cos(A), cos(x) = cos(a+270)=sin(a)
                2'b11: begin
                    cos <= y16;				//sin
                    sin <= ~(x16) + 1'b1;	//-cos
                end
                default: begin
                end
            endcase
        end
    end
    
    
    
endmodule
```





仿真代码Testbench：

```verilog
`timescale 1ps/1ps

module Cordic_tb;
    //input
    reg		[ 0: 0]	clk_50MHz	;
    reg		[ 0: 0]	rst_n		;
    reg		[15: 0]	cnt			;
    reg		[15: 0]	cnt_n		;
    reg		[31: 0]	Phase		;
    reg		[31: 0]	Phase_n		;
    wire	[31: 0]	Sin			;
    wire	[31: 0]	Cos			;
    wire	[31: 0]	Error		;
    
    //
    COrdic uut
    (
        .clk_50MHz	(	clk_50MHz	),
        .rst_n		(	rst_n		),
        .Phase		(	Phase		),
        .Sin		(	Sin			),
        .Cos		(	Cos			),
        .Error		(	Error		)
    );
    
    initial 
    begin
    	#0
        	clk_50MHz = 1'b0;
        #10000
        	rst_n = 1'b0;
        #10000
        	rst_n = 1'b1;
        #10000000
        	$stop;
    end
    
    always #10000
    begin
    	clk_50MHz = ~clk_50MHz;
    end
    
    always @ (posedge clk_50MHz or negedge rst_n)
    begin
        if(!rst_n)
            cnt <= 1'b0;
        else
            cnt <= cnt_n;
    end
    
    always @ (*)
    begin
        if(16'd359)
            cnt_n = 1'b0;
        else 
            cnt_n = cnt + 1'b1;
    end
    
    //生成相位，Phase[17:16]为相位的象限，Phase[15:0]为相位的值
    always @ (posedge clk_50MHz or negedge rst_n)
    begin
        if(!rst_n) 
            Phase <= 1'b0;
        else
            Phase <= Phase_n;
    end
    
    always@(*)
    begin
       if(cnt <=16'd90)
          Phase_n = cnt;
       elseif(cnt >16'd90&& cnt <=16'd180)
          Phase_n ={2'd01,cnt -16'd90};
       elseif(cnt >16'd180&& cnt <=16'd270)
          Phase_n ={2'd10,cnt -16'd180};
       elseif(cnt >16'd270)
          Phase_n ={2'd11,cnt -16'd270};
    end
endmodule
```



