Running: /home/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -o /home/karol/Desktop/UCISW/Projek1/Projek1/Schematlab1_Schematlab1_sch_tb_isim_beh.exe -prj /home/karol/Desktop/UCISW/Projek1/Projek1/Schematlab1_Schematlab1_sch_tb_beh.prj work.Schematlab1_Schematlab1_sch_tb 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 16
Turning on mult-threading, number of parallel sub-compilation jobs: 32 
Determining compilation order of HDL files
Parsing VHDL file "/home/karol/Desktop/UCISW/Projek1/Projek1/Schematlab1.vhf" into library work
Parsing VHDL file "/home/karol/Desktop/UCISW/Projek1/Projek1/test1.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 100592 KB
Fuse CPU Usage: 410 ms
Compiling package standard
Compiling package std_logic_1164
Compiling package numeric_std
Compiling package vcomponents
Compiling architecture and2b1_v of entity AND2B1 [and2b1_default]
Compiling architecture and4b3_v of entity AND4B3 [and4b3_default]
Compiling architecture or4_v of entity OR4 [or4_default]
Compiling architecture and2_v of entity AND2 [and2_default]
Compiling architecture and3b3_v of entity AND3B3 [and3b3_default]
Compiling architecture or3_v of entity OR3 [or3_default]
Compiling architecture xor2_v of entity XOR2 [xor2_default]
Compiling architecture inv_v of entity INV [inv_default]
Compiling architecture behavioral of entity Schematlab1 [schematlab1_default]
Compiling architecture behavioral of entity schematlab1_schematlab1_sch_tb
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 23 VHDL Units
Built simulation executable /home/karol/Desktop/UCISW/Projek1/Projek1/Schematlab1_Schematlab1_sch_tb_isim_beh.exe
Fuse Memory Usage: 2246480 KB
Fuse CPU Usage: 480 ms
GCC CPU Usage: 1570 ms
