#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:55:39 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Tue May  8 19:21:11 2018
# Process ID: 15396
# Current directory: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2
# Command line: vivado.exe -log mse_mandelbrot.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source mse_mandelbrot.tcl
# Log file: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/mse_mandelbrot.vds
# Journal file: C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2\vivado.jou
#-----------------------------------------------------------
source mse_mandelbrot.tcl -notrace
Command: synth_design -top mse_mandelbrot -part xc7a200tsbg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 15656 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 344.094 ; gain = 101.230
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'mse_mandelbrot' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/mse_mandelbrot.vhd:53]
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'hdmi' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/hdmi.vhd:62]
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000010010110000000000010100000000000001000110000000000000011000000000000010100000000000001010000000000000000110000010101000000000000100111101100000000000000000000000000000000 
	Parameter C_RESOLUTION bound to: 1024x600 - type: string 
INFO: [Synth 8-113] binding component instance 'BUFGClkSysToClkVgaHdmixI' to cell 'BUFG' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/hdmi.vhd:363]
INFO: [Synth 8-3491] module 'clk_vga_hdmi_1024x600' declared at 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/.Xil/Vivado-15396-MACCHI/realtime/clk_vga_hdmi_1024x600_stub.vhdl:5' bound to instance 'ClkVgaHdmi1024x600xI' of component 'clk_vga_hdmi_1024x600' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/hdmi.vhd:380]
INFO: [Synth 8-638] synthesizing module 'clk_vga_hdmi_1024x600' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/.Xil/Vivado-15396-MACCHI/realtime/clk_vga_hdmi_1024x600_stub.vhdl:16]
INFO: [Synth 8-638] synthesizing module 'vga' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga.vhd:47]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000010010110000000000010100000000000001000110000000000000011000000000000010100000000000001010000000000000000110000010101000000000000100111101100000000000000000000000000000000 
INFO: [Synth 8-638] synthesizing module 'vga_stripes' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_stripes.vhd:46]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000010010110000000000010100000000000001000110000000000000011000000000000010100000000000001010000000000000000110000010101000000000000100111101100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'vga_stripes' (1#1) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_stripes.vhd:46]
INFO: [Synth 8-638] synthesizing module 'vga_controler' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_controler.vhd:45]
	Parameter C_DATA_SIZE bound to: 16 - type: integer 
	Parameter C_VGA_CONFIG bound to: 192'b000001000000000000000010010110000000000010100000000000001000110000000000000011000000000000010100000000000001010000000000000000110000010101000000000000100111101100000000000000000000000000000000 
INFO: [Synth 8-256] done synthesizing module 'vga_controler' (2#1) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_controler.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'vga' (3#1) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga.vhd:47]
INFO: [Synth 8-638] synthesizing module 'vga_to_hdmi' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_to_hdmi.vhd:47]
	Parameter C_PIXEL_SIZE bound to: 8 - type: integer 
	Parameter C_CHANNEL_NUMBER bound to: 4 - type: integer 
INFO: [Synth 8-638] synthesizing module 'tmds_encoder' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/tmds_encoder.vhd:43]
	Parameter C_TMDS_DATA_SIZE bound to: 8 - type: integer 
	Parameter C_TMDS_ENCODED_DATA_SIZE bound to: 10 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'tmds_encoder' (4#1) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/tmds_encoder.vhd:43]
INFO: [Synth 8-638] synthesizing module 'serializer_10_to_1' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/serializer_10_to_1.vhd:45]
	Parameter C_TMDS_ENCODED_DATA_SIZE bound to: 10 - type: integer 
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: MASTER - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'MasterOSERDESE2xI' to cell 'OSERDESE2' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/serializer_10_to_1.vhd:62]
	Parameter DATA_RATE_OQ bound to: DDR - type: string 
	Parameter DATA_RATE_TQ bound to: DDR - type: string 
	Parameter DATA_WIDTH bound to: 10 - type: integer 
	Parameter INIT_OQ bound to: 1'b1 
	Parameter INIT_TQ bound to: 1'b1 
	Parameter IS_CLKDIV_INVERTED bound to: 1'b0 
	Parameter IS_CLK_INVERTED bound to: 1'b0 
	Parameter IS_D1_INVERTED bound to: 1'b0 
	Parameter IS_D2_INVERTED bound to: 1'b0 
	Parameter IS_D3_INVERTED bound to: 1'b0 
	Parameter IS_D4_INVERTED bound to: 1'b0 
	Parameter IS_D5_INVERTED bound to: 1'b0 
	Parameter IS_D6_INVERTED bound to: 1'b0 
	Parameter IS_D7_INVERTED bound to: 1'b0 
	Parameter IS_D8_INVERTED bound to: 1'b0 
	Parameter IS_T1_INVERTED bound to: 1'b0 
	Parameter IS_T2_INVERTED bound to: 1'b0 
	Parameter IS_T3_INVERTED bound to: 1'b0 
	Parameter IS_T4_INVERTED bound to: 1'b0 
	Parameter SERDES_MODE bound to: SLAVE - type: string 
	Parameter SRVAL_OQ bound to: 1'b0 
	Parameter SRVAL_TQ bound to: 1'b0 
	Parameter TBYTE_CTL bound to: FALSE - type: string 
	Parameter TBYTE_SRC bound to: FALSE - type: string 
	Parameter TRISTATE_WIDTH bound to: 1 - type: integer 
INFO: [Synth 8-113] binding component instance 'SlaveOSERDESE2xI' to cell 'OSERDESE2' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/serializer_10_to_1.vhd:108]
INFO: [Synth 8-256] done synthesizing module 'serializer_10_to_1' (5#1) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/serializer_10_to_1.vhd:45]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh0xI' to cell 'OBUFDS' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_to_hdmi.vhd:207]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh1xI' to cell 'OBUFDS' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_to_hdmi.vhd:216]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxCh2xI' to cell 'OBUFDS' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_to_hdmi.vhd:225]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IOSTANDARD bound to: TMDS_33 - type: string 
	Parameter SLEW bound to: FAST - type: string 
INFO: [Synth 8-113] binding component instance 'OBUFDSHdmiTxClkxI' to cell 'OBUFDS' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_to_hdmi.vhd:234]
INFO: [Synth 8-256] done synthesizing module 'vga_to_hdmi' (6#1) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/vga_to_hdmi.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'hdmi' (7#1) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/hdmi.vhd:62]
INFO: [Synth 8-638] synthesizing module 'c_gen' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/c_gen.vhd:49]
	Parameter C_FXP_SIZE bound to: 16 - type: integer 
	Parameter C_X_SIZE bound to: 1024 - type: integer 
	Parameter C_Y_SIZE bound to: 600 - type: integer 
	Parameter C_SCREEN_RES bound to: 10 - type: integer 
INFO: [Synth 8-638] synthesizing module 'ComplexValueGenerator2' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/ComplexValueGenerator2.vhd:36]
	Parameter SIZE bound to: 16 - type: integer 
	Parameter X_SIZE bound to: 1024 - type: integer 
	Parameter Y_SIZE bound to: 600 - type: integer 
	Parameter SCREEN_RES bound to: 10 - type: integer 
WARNING: [Synth 8-614] signal 'c_top_left_RE' is read in the process but is not in the sensitivity list [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/ComplexValueGenerator2.vhd:45]
WARNING: [Synth 8-614] signal 'c_top_left_IM' is read in the process but is not in the sensitivity list [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/ComplexValueGenerator2.vhd:45]
INFO: [Synth 8-256] done synthesizing module 'ComplexValueGenerator2' (8#1) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/ComplexValueGenerator2.vhd:36]
INFO: [Synth 8-256] done synthesizing module 'c_gen' (9#1) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/c_gen.vhd:49]
INFO: [Synth 8-638] synthesizing module 'debounce' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/debounce.vhd:36]
	Parameter counter_size bound to: 50 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'debounce' (10#1) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/debounce.vhd:36]
INFO: [Synth 8-638] synthesizing module 'mandelbrot_calculator' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:58]
	Parameter comma bound to: 12 - type: integer 
	Parameter max_iter bound to: 100 - type: integer 
	Parameter SIZE bound to: 16 - type: integer 
	Parameter SCREEN_RES bound to: 10 - type: integer 
	Parameter SIZE_INTER bound to: 7 - type: integer 
WARNING: [Synth 8-614] signal 'z_new_real2_add_imaginary2_s' is read in the process but is not in the sensitivity list [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:165]
INFO: [Synth 8-226] default block is never used [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:295]
WARNING: [Synth 8-614] signal 'c_tab_real_s' is read in the process but is not in the sensitivity list [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:324]
WARNING: [Synth 8-614] signal 'c_tab_imaginary_s' is read in the process but is not in the sensitivity list [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:324]
WARNING: [Synth 8-614] signal 'x_tab_screen_s' is read in the process but is not in the sensitivity list [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:324]
WARNING: [Synth 8-614] signal 'y_tab_screen_s' is read in the process but is not in the sensitivity list [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:324]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_imaginary_fut_s_reg' and it is trimmed from '32' to '28' bits. [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:184]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_real_fut_s_reg' and it is trimmed from '32' to '28' bits. [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:183]
INFO: [Synth 8-256] done synthesizing module 'mandelbrot_calculator' (11#1) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:58]
INFO: [Synth 8-3491] module 'ram_dual_port' declared at 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/.Xil/Vivado-15396-MACCHI/realtime/ram_dual_port_stub.vhdl:5' bound to instance 'ram_dual_portxI' of component 'ram_dual_port' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/mse_mandelbrot.vhd:493]
INFO: [Synth 8-638] synthesizing module 'ram_dual_port' [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/.Xil/Vivado-15396-MACCHI/realtime/ram_dual_port_stub.vhdl:18]
INFO: [Synth 8-256] done synthesizing module 'mse_mandelbrot' (12#1) [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/mse_mandelbrot.vhd:53]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 398.656 ; gain = 155.793
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 398.656 ; gain = 155.793
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 4 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Device 21-403] Loading part xc7a200tsbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/.Xil/Vivado-15396-MACCHI/dcp2/clk_vga_hdmi_1024x600_in_context.xdc] for cell 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI'
Finished Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/.Xil/Vivado-15396-MACCHI/dcp2/clk_vga_hdmi_1024x600_in_context.xdc] for cell 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI'
Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/.Xil/Vivado-15396-MACCHI/dcp3/ram_dual_port_in_context.xdc] for cell 'ram_dual_portxB.ram_dual_portxI'
Finished Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/.Xil/Vivado-15396-MACCHI/dcp3/ram_dual_port_in_context.xdc] for cell 'ram_dual_portxB.ram_dual_portxI'
Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/constrs_1/imports/constr/Nexys-Video-Master.xdc]
Finished Parsing XDC File [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/constrs_1/imports/constr/Nexys-Video-Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/constrs_1/imports/constr/Nexys-Video-Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/mse_mandelbrot_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/mse_mandelbrot_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 791.363 ; gain = 0.000
WARNING: [Timing 38-316] Clock period '20.000' specified during out-of-context synthesis of instance 'ram_dual_portxB.ram_dual_portxI' at clock pin 'clka' is different from the actual clock period '10.000', this can lead to different synthesis results.
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 791.363 ; gain = 548.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a200tsbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 791.363 ; gain = 548.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for HdmixI/\ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI . (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for \ram_dual_portxB.ram_dual_portxI . (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 791.363 ; gain = 548.500
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "VCountxD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VgaSyncxS[HSyncxS]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VgaSyncxS[VSyncxS]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/tmds_encoder.vhd:204]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/tmds_encoder.vhd:205]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/tmds_encoder.vhd:126]
INFO: [Synth 8-41] '+' operator could not be merged with '+' operator due to loss of accuracy [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/tmds_encoder.vhd:122]
INFO: [Synth 8-5546] ROM "c_im_i" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/c_gen.vhd:160]
INFO: [Synth 8-5544] ROM "MemxD" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element ZoomInOutxB.CurrentWordxD_reg was removed.  [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/c_gen.vhd:122]
WARNING: [Synth 8-6014] Unused sequential element counter_out_reg was removed.  [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/debounce.vhd:50]
WARNING: [Synth 8-3936] Found unconnected internal register 'z_new_real_x_imaginary_s_reg' and it is trimmed from '32' to '31' bits. [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:263]
INFO: [Synth 8-5545] ROM "c_tab_real_s_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c_tab_real_s_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c_tab_real_s_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 791.363 ; gain = 548.500
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 3     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
	   8 Input      4 Bit       Adders := 3     
	   9 Input      4 Bit       Adders := 3     
	   4 Input      4 Bit       Adders := 3     
	   3 Input      4 Bit       Adders := 3     
+---XORs : 
	   2 Input      1 Bit         XORs := 44    
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 12    
	               10 Bit    Registers := 13    
	                7 Bit    Registers := 3     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 3     
	                1 Bit    Registers := 6     
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input     32 Bit        Muxes := 3     
	   2 Input     16 Bit        Muxes := 10    
	   4 Input     16 Bit        Muxes := 2     
	   5 Input     10 Bit        Muxes := 6     
	   4 Input     10 Bit        Muxes := 5     
	   2 Input     10 Bit        Muxes := 9     
	   2 Input      9 Bit        Muxes := 6     
	   2 Input      8 Bit        Muxes := 3     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 12    
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 19    
	   3 Input      1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module vga_stripes 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 3     
Module vga_controler 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	                1 Bit    Registers := 3     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 8     
	   3 Input      1 Bit        Muxes := 2     
Module tmds_encoder 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input      4 Bit       Adders := 1     
	   9 Input      4 Bit       Adders := 1     
	   4 Input      4 Bit       Adders := 1     
	   3 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 14    
+---Registers : 
	               10 Bit    Registers := 1     
	                4 Bit    Registers := 1     
+---Muxes : 
	   5 Input     10 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 3     
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 4     
Module ComplexValueGenerator2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   3 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 2     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 2     
+---Muxes : 
	   2 Input     16 Bit        Muxes := 6     
	   2 Input      1 Bit        Muxes := 1     
Module c_gen 
Detailed RTL Component Info : 
+---Muxes : 
	   3 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1     
Module debounce 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
Module mandelbrot_calculator 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     32 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     28 Bit       Adders := 2     
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	               32 Bit    Registers := 5     
	               16 Bit    Registers := 8     
	               10 Bit    Registers := 8     
	                7 Bit    Registers := 3     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 1     
+---Muxes : 
	   2 Input     32 Bit        Muxes := 3     
	   4 Input     16 Bit        Muxes := 2     
	   4 Input     10 Bit        Muxes := 2     
	   2 Input      7 Bit        Muxes := 1     
	   4 Input      3 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 740 (col length:100)
BRAMs: 730 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-5546] ROM "VgaxI/VgaControlerxI/VgaSyncxS[HSyncxS]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VgaxI/VgaControlerxI/VCountxD" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "VgaxI/VgaControlerxI/VgaSyncxS[VSyncxS]" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "ZoomInOutxB.ComplexValueGeneratorxI/c_im_i" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element ZoomInOutxB.CurrentWordxD_reg was removed.  [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/c_gen.vhd:122]
INFO: [Synth 8-5545] ROM "c_tab_real_s_reg[0]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c_tab_real_s_reg[2]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
INFO: [Synth 8-5545] ROM "c_tab_real_s_reg[1]" won't be mapped to RAM because address size (32) is larger than maximum supported(25)
DSP Report: Generating DSP z_new_real_x_imaginary_s_reg, operation Mode is: (A*B)'.
DSP Report: register z_new_real_x_imaginary_s_reg is absorbed into DSP z_new_real_x_imaginary_s_reg.
DSP Report: operator z_new_real_x_imaginary_s0 is absorbed into DSP z_new_real_x_imaginary_s_reg.
DSP Report: Generating DSP z_new_imaginary2_s0, operation Mode is: A*B.
DSP Report: operator z_new_imaginary2_s0 is absorbed into DSP z_new_imaginary2_s0.
DSP Report: Generating DSP z_new_real2_s0, operation Mode is: A*B.
DSP Report: operator z_new_real2_s0 is absorbed into DSP z_new_real2_s0.
WARNING: [Synth 8-6014] Unused sequential element debouncexB.debouncexI/counter_out_reg was removed.  [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/debounce.vhd:50]
WARNING: [Synth 8-6014] Unused sequential element debouncexA.debouncexJ/counter_out_reg was removed.  [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/debounce.vhd:50]
WARNING: [Synth 8-3331] design hdmi has unconnected port HdmiTxHpdxSI
WARNING: [Synth 8-3332] Sequential element (c_genxB.c_genxI/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[1]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (c_genxB.c_genxI/ZoomInOutxB.ComplexValueGeneratorxI/c_re_i_reg[0]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_tab_real_s_reg[0][1]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_tab_real_s_reg[0][0]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_tab_real_s_reg[2][1]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_tab_real_s_reg[2][0]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_tab_real_s_reg[1][1]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/c_tab_real_s_reg[1][0]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[31]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[30]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[29]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[28]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[10]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[9]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[8]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[7]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[6]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[5]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[4]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[3]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[2]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[1]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_2_real_x_imaginary_s_reg[0]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[31]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[30]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[29]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[28]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[10]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[9]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[8]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[7]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[6]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[5]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[4]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[3]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[2]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[1]) is unused and will be removed from module mse_mandelbrot.
WARNING: [Synth 8-3332] Sequential element (mandelbrot_calculatorxB.mandelbrot_calculatorxI/z_new_real2_sub_imaginary2_s_reg[0]) is unused and will be removed from module mse_mandelbrot.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:27 ; elapsed = 00:00:29 . Memory (MB): peak = 791.363 ; gain = 548.500
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

DSP: Preliminary Mapping  Report (see note below)
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name           | DSP Mapping | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|mandelbrot_calculator | (A*B)'      | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 1    | 0    | 
|mandelbrot_calculator | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
|mandelbrot_calculator | A*B         | 16     | 16     | -      | -      | 32     | 0    | 0    | -    | -    | -     | 0    | 0    | 
+----------------------+-------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
INFO: [Synth 8-5578] Moved timing constraint from pin 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/ClkSys100MhzxC' to pin 'HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/ClkHdmixC' to pin 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/bbstub_ClkHdmixC/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/ClkSys100MhzxC' to 'HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O'
INFO: [Synth 8-5578] Moved timing constraint from pin 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/ClkVgaxC' to pin 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/bbstub_ClkVgaxC/O'
INFO: [Synth 8-5783] Moving clock source from hierarchical pin 'HdmixI/ClkVgaHdmi1024x600xG.ClkVgaHdmi1024x600xI/ClkSys100MhzxC' to 'HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI/O'
INFO: [Synth 8-5819] Moved 3 constraints on hierarchical pins to their respective driving/loading pins
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 839.047 ; gain = 596.184
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:45 . Memory (MB): peak = 841.621 ; gain = 598.758
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:216]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:215]
INFO: [Synth 8-3886] merging instance 'i_1235' (FDCE) to 'i_1202'
INFO: [Synth 8-3886] merging instance 'HdmixI/VgaToHdmixI/TmdsEncoderC1xI/TmdsEncodedDataxDO_reg[8]' (FDS) to 'HdmixI/VgaToHdmixI/TmdsEncoderC2xI/TmdsEncodedDataxDO_reg[8]'
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:211]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:212]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:212]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:212]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:211]
INFO: [Synth 8-5844] Detected registers with asynchronous reset at DSP/BRAM block boundary. Consider using synchronous reset for optimal packing [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/Architecture/mandelbrot_calculator.vhd:211]
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:43 ; elapsed = 00:00:45 . Memory (MB): peak = 872.566 ; gain = 629.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver \HdmixI/ClkVgaHdmi1024x600xG.BUFGClkSysToClkVgaHdmixI :O [C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.srcs/sources_1/imports/Labo/mse_mandelbrot_no_bram/ip/hdl/src/hdmi.vhd:363]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 872.566 ; gain = 629.703
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 872.566 ; gain = 629.703
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 872.566 ; gain = 629.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 872.566 ; gain = 629.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 872.566 ; gain = 629.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 872.566 ; gain = 629.703
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+----------------------+----------+
|      |BlackBox name         |Instances |
+------+----------------------+----------+
|1     |ram_dual_port         |         1|
|2     |clk_vga_hdmi_1024x600 |         1|
+------+----------------------+----------+

Report Cell Usage: 
+------+-----------------------------+------+
|      |Cell                         |Count |
+------+-----------------------------+------+
|1     |clk_vga_hdmi_1024x600_bbox_0 |     1|
|2     |ram_dual_port_bbox_1         |     1|
|3     |BUFG                         |     2|
|4     |CARRY4                       |    83|
|5     |DSP48E1                      |     1|
|6     |DSP48E1_1                    |     2|
|7     |LUT1                         |    24|
|8     |LUT2                         |   228|
|9     |LUT3                         |   108|
|10    |LUT4                         |    79|
|11    |LUT5                         |    60|
|12    |LUT6                         |   106|
|13    |OSERDESE2                    |     4|
|14    |OSERDESE2_1                  |     4|
|15    |FDCE                         |   386|
|16    |FDPE                         |     4|
|17    |FDRE                         |   165|
|18    |FDSE                         |     4|
|19    |IBUF                         |     4|
|20    |OBUF                         |     1|
|21    |OBUFDS                       |     4|
+------+-----------------------------+------+

Report Instance Areas: 
+------+----------------------------------------------------+-----------------------+------+
|      |Instance                                            |Module                 |Cells |
+------+----------------------------------------------------+-----------------------+------+
|1     |top                                                 |                       |  1279|
|2     |  HdmixI                                            |hdmi                   |   276|
|3     |    VgaToHdmixI                                     |vga_to_hdmi            |    76|
|4     |      SerializerChannel0xI                          |serializer_10_to_1     |     2|
|5     |      SerializerChannel1xI                          |serializer_10_to_1_1   |     2|
|6     |      SerializerChannel2xI                          |serializer_10_to_1_2   |     2|
|7     |      SerializerChannel3xI                          |serializer_10_to_1_3   |     2|
|8     |      TmdsEncoderC0xI                               |tmds_encoder           |    23|
|9     |      TmdsEncoderC1xI                               |tmds_encoder_4         |    20|
|10    |      TmdsEncoderC2xI                               |tmds_encoder_5         |    21|
|11    |    VgaxI                                           |vga                    |   196|
|12    |      VgaControlerxI                                |vga_controler          |   196|
|13    |  \c_genxB.c_genxI                                  |c_gen                  |   219|
|14    |    \ZoomInOutxB.ComplexValueGeneratorxI            |ComplexValueGenerator2 |   129|
|15    |  \debouncexA.debouncexJ                            |debounce               |   110|
|16    |  \debouncexB.debouncexI                            |debounce_0             |   103|
|17    |  \mandelbrot_calculatorxB.mandelbrot_calculatorxI  |mandelbrot_calculator  |   557|
+------+----------------------------------------------------+-----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 872.566 ; gain = 629.703
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 46 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:29 ; elapsed = 00:00:38 . Memory (MB): peak = 872.566 ; gain = 236.996
Synthesis Optimization Complete : Time (s): cpu = 00:00:44 ; elapsed = 00:00:47 . Memory (MB): peak = 872.566 ; gain = 629.703
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 94 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
86 Infos, 56 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:47 ; elapsed = 00:00:51 . Memory (MB): peak = 872.566 ; gain = 641.176
INFO: [Common 17-1381] The checkpoint 'C:/Users/Jeremie/Dropbox/Master/Cours/Semestre2/LPSC/Labo/mandelbrot_pipeline/mandelbrot_pipeline.runs/synth_2/mse_mandelbrot.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file mse_mandelbrot_utilization_synth.rpt -pb mse_mandelbrot_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.118 . Memory (MB): peak = 872.566 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue May  8 19:22:07 2018...
