Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.06 secs
 
--> 
Reading design: FPCVT.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "FPCVT.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "FPCVT"
Output Format                      : NGC
Target Device                      : xc6slx16-3-csg324

---- Source Options
Top Module Name                    : FPCVT
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/ise/CSM152A/Lab1/FPCVT.v" into library work
Parsing module <FPCVT>.
WARNING:HDLCompiler:1383 - "/home/ise/CSM152A/Lab1/FPCVT.v" Line 55: Empty loop variable assignment statement violates IEEE 1800 syntax

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <FPCVT>.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Lab1/FPCVT.v" Line 45: Result of 32-bit expression is truncated to fit in 13-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Lab1/FPCVT.v" Line 59: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Lab1/FPCVT.v" Line 67: Result of 32-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Lab1/FPCVT.v" Line 75: Result of 4-bit expression is truncated to fit in 3-bit target.
WARNING:HDLCompiler:413 - "/home/ise/CSM152A/Lab1/FPCVT.v" Line 79: Result of 6-bit expression is truncated to fit in 5-bit target.

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <FPCVT>.
    Related source file is "/home/ise/CSM152A/Lab1/FPCVT.v".
    Found 32-bit adder for signal <n0202> created at line 45.
    Found 5-bit adder for signal <GND_1_o_GND_1_o_add_15_OUT> created at line 59.
    Found 5-bit adder for signal <GND_1_o_GND_1_o_add_23_OUT> created at line 59.
    Found 5-bit adder for signal <GND_1_o_GND_1_o_add_31_OUT> created at line 59.
    Found 5-bit adder for signal <GND_1_o_GND_1_o_add_39_OUT> created at line 59.
    Found 5-bit adder for signal <GND_1_o_GND_1_o_add_47_OUT> created at line 59.
    Found 5-bit adder for signal <GND_1_o_GND_1_o_add_55_OUT> created at line 59.
    Found 5-bit adder for signal <GND_1_o_GND_1_o_add_63_OUT> created at line 59.
    Found 5-bit adder for signal <GND_1_o_GND_1_o_add_71_OUT> created at line 59.
    Found 5-bit adder for signal <GND_1_o_GND_1_o_add_79_OUT> created at line 59.
    Found 5-bit adder for signal <GND_1_o_GND_1_o_add_87_OUT> created at line 59.
    Found 5-bit adder for signal <GND_1_o_GND_1_o_add_95_OUT> created at line 59.
    Found 5-bit adder for signal <GND_1_o_GND_1_o_add_103_OUT> created at line 59.
    Found 5-bit adder for signal <GND_1_o_GND_1_o_add_111_OUT> created at line 59.
    Found 6-bit adder for signal <n0362> created at line 79.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_13_OUT<3:0>> created at line 58.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_21_OUT<3:0>> created at line 58.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_29_OUT<3:0>> created at line 58.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_37_OUT<3:0>> created at line 58.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_45_OUT<3:0>> created at line 58.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_53_OUT<3:0>> created at line 58.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_61_OUT<3:0>> created at line 58.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_69_OUT<3:0>> created at line 58.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_77_OUT<3:0>> created at line 58.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_85_OUT<3:0>> created at line 58.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_93_OUT<3:0>> created at line 58.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_101_OUT<3:0>> created at line 58.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_109_OUT<3:0>> created at line 58.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_117_OUT<3:0>> created at line 68.
    Found 4-bit subtractor for signal <GND_1_o_GND_1_o_sub_119_OUT<3:0>> created at line 71.
    Found 3-bit subtractor for signal <_n0419> created at line 73.
    Found 3-bit subtractor for signal <GND_1_o_GND_1_o_add_123_OUT> created at line 75.
    Found 25-bit shifter logical right for signal <n0257> created at line 68
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_15_o> created at line 58.
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_23_o> created at line 58.
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_31_o> created at line 58.
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_39_o> created at line 58.
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_47_o> created at line 58.
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_55_o> created at line 58.
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_63_o> created at line 58.
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_71_o> created at line 58.
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_79_o> created at line 58.
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_87_o> created at line 58.
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_95_o> created at line 58.
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_103_o> created at line 58.
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_111_o> created at line 58.
    Found 1-bit 13-to-1 multiplexer for signal <GND_1_o_GND_1_o_equal_121_o> created at line 71.
WARNING:Xst:737 - Found 1-bit latch for signal <converted<10>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <converted<9>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <converted<8>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <converted<7>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <converted<6>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <converted<5>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <converted<4>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <converted<3>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <converted<2>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <converted<1>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <converted<0>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <converted<12>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
WARNING:Xst:737 - Found 1-bit latch for signal <converted<11>>. Latches may be generated from incomplete case or if statements. We do not recommend the use of latches in FPGA/CPLD designs, as they may lead to timing problems.
    Found 5-bit comparator lessequal for signal <n0175> created at line 62
    Summary:
	inferred  32 Adder/Subtractor(s).
	inferred  13 Latch(s).
	inferred   1 Comparator(s).
	inferred  98 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <FPCVT> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 3-bit subtractor                                      : 2
 32-bit adder                                          : 1
 4-bit subtractor                                      : 15
 5-bit adder                                           : 13
 6-bit adder                                           : 1
# Latches                                              : 13
 1-bit latch                                           : 13
# Comparators                                          : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 98
 1-bit 13-to-1 multiplexer                             : 14
 1-bit 2-to-1 multiplexer                              : 50
 3-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 30
# Logic shifters                                       : 1
 25-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 32
 13-bit adder                                          : 1
 3-bit subtractor                                      : 2
 4-bit subtractor                                      : 15
 5-bit adder                                           : 13
 6-bit adder                                           : 1
# Comparators                                          : 1
 5-bit comparator lessequal                            : 1
# Multiplexers                                         : 98
 1-bit 13-to-1 multiplexer                             : 14
 1-bit 2-to-1 multiplexer                              : 50
 3-bit 2-to-1 multiplexer                              : 4
 5-bit 2-to-1 multiplexer                              : 30
# Logic shifters                                       : 1
 25-bit shifter logical right                          : 1

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <FPCVT> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block FPCVT, actual ratio is 1.

Final Macro Processing ...

=========================================================================
Final Register Report

Found no macro
=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : FPCVT.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 142
#      GND                         : 1
#      INV                         : 12
#      LUT1                        : 1
#      LUT2                        : 4
#      LUT3                        : 22
#      LUT4                        : 9
#      LUT5                        : 17
#      LUT6                        : 47
#      MUXCY                       : 12
#      MUXF7                       : 3
#      VCC                         : 1
#      XORCY                       : 13
# FlipFlops/Latches                : 13
#      LDC                         : 1
#      LDP                         : 12
# IO Buffers                       : 22
#      IBUF                        : 13
#      OBUF                        : 9

Device utilization summary:
---------------------------

Selected Device : 6slx16csg324-3 


Slice Logic Utilization: 
 Number of Slice Registers:              13  out of  18224     0%  
 Number of Slice LUTs:                  112  out of   9112     1%  
    Number used as Logic:               112  out of   9112     1%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:    112
   Number with an unused Flip Flop:      99  out of    112    88%  
   Number with an unused LUT:             0  out of    112     0%  
   Number of fully used LUT-FF pairs:    13  out of    112    11%  
   Number of unique control sets:         1

IO Utilization: 
 Number of IOs:                          22
 Number of bonded IOBs:                  22  out of    232     9%  

Specific Feature Utilization:

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
N0                                 | NONE(converted_10)     | 13    |
-----------------------------------+------------------------+-------+
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: No path found
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: No path found
   Maximum combinational path delay: 41.994ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 785197089 / 9
-------------------------------------------------------------------------
Delay:               41.994ns (Levels of Logic = 49)
  Source:            D<0> (PAD)
  Destination:       F<1> (PAD)

  Data Path: D<0> to F<1>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O             3   1.222   0.651  D_0_IBUF (D_0_IBUF)
     LUT1:I0->O            1   0.205   0.000  Madd_n0202_Madd_cy<0>_rt (Madd_n0202_Madd_cy<0>_rt)
     MUXCY:S->O            1   0.172   0.000  Madd_n0202_Madd_cy<0> (Madd_n0202_Madd_cy<0>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0202_Madd_cy<1> (Madd_n0202_Madd_cy<1>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0202_Madd_cy<2> (Madd_n0202_Madd_cy<2>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0202_Madd_cy<3> (Madd_n0202_Madd_cy<3>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0202_Madd_cy<4> (Madd_n0202_Madd_cy<4>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0202_Madd_cy<5> (Madd_n0202_Madd_cy<5>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0202_Madd_cy<6> (Madd_n0202_Madd_cy<6>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0202_Madd_cy<7> (Madd_n0202_Madd_cy<7>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0202_Madd_cy<8> (Madd_n0202_Madd_cy<8>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0202_Madd_cy<9> (Madd_n0202_Madd_cy<9>)
     MUXCY:CI->O           1   0.019   0.000  Madd_n0202_Madd_cy<10> (Madd_n0202_Madd_cy<10>)
     MUXCY:CI->O           0   0.019   0.000  Madd_n0202_Madd_cy<11> (Madd_n0202_Madd_cy<11>)
     XORCY:CI->O           1   0.180   0.580  Madd_n0202_Madd_xor<12> (n0202<12>)
     LUT2:I1->O            1   0.205   0.000  Mmux_converted[12]_GND_1_o_MUX_15_o11 (converted[12]_GND_1_o_MUX_15_o)
     LDC:D->Q             23   0.471   1.401  converted_12 (converted_12)
     LUT4:I0->O            4   0.203   1.028  Madd_GND_1_o_GND_1_o_add_39_OUT_cy<0>1 (Madd_GND_1_o_GND_1_o_add_39_OUT_cy<0>)
     LUT6:I1->O           13   0.203   1.037  Mmux_GND_1_o_GND_1_o_equal_39_o_71 (Mmux_GND_1_o_GND_1_o_equal_39_o_71)
     LUT5:I3->O            2   0.203   0.981  GND_1_o_GND_1_o_add_47_OUT<1>1 (GND_1_o_GND_1_o_add_47_OUT<1>)
     LUT6:I0->O            9   0.203   0.934  Mmux_GND_1_o_GND_1_o_equal_47_o_7 (Mmux_GND_1_o_GND_1_o_equal_47_o_7)
     LUT6:I4->O            1   0.203   0.924  Mmux_GND_1_o_GND_1_o_MUX_74_o151 (Madd_GND_1_o_GND_1_o_add_55_OUT_cy<0>)
     LUT6:I1->O            9   0.203   1.058  Mmux_GND_1_o_GND_1_o_equal_55_o_7 (Mmux_GND_1_o_GND_1_o_equal_55_o_7)
     LUT6:I3->O            3   0.205   0.651  GND_1_o_GND_1_o_add_63_OUT<1>11 (GND_1_o_GND_1_o_add_63_OUT<1>1)
     LUT2:I1->O            2   0.205   0.981  GND_1_o_GND_1_o_add_63_OUT<1>2 (GND_1_o_GND_1_o_add_63_OUT<1>)
     LUT6:I0->O            8   0.203   0.907  Mmux_GND_1_o_GND_1_o_equal_63_o_7 (Mmux_GND_1_o_GND_1_o_equal_63_o_7)
     LUT6:I4->O            1   0.203   0.684  Mmux_GND_1_o_GND_1_o_MUX_80_o151 (Mmux_GND_1_o_GND_1_o_MUX_80_o15)
     LUT3:I1->O            1   0.203   0.924  Mmux_GND_1_o_GND_1_o_MUX_80_o152 (Madd_GND_1_o_GND_1_o_add_71_OUT_cy<0>)
     LUT6:I1->O            7   0.203   1.002  Mmux_GND_1_o_GND_1_o_equal_71_o_7 (Mmux_GND_1_o_GND_1_o_equal_71_o_7)
     LUT6:I3->O            1   0.205   0.684  Mmux_GND_1_o_GND_1_o_MUX_83_o151 (Mmux_GND_1_o_GND_1_o_MUX_83_o15)
     LUT4:I2->O            1   0.203   0.924  Mmux_GND_1_o_GND_1_o_MUX_83_o152 (Madd_GND_1_o_GND_1_o_add_79_OUT_cy<0>)
     LUT6:I1->O            4   0.203   0.788  Mmux_GND_1_o_GND_1_o_equal_79_o_6 (Mmux_GND_1_o_GND_1_o_equal_79_o_6)
     LUT5:I3->O            4   0.203   0.788  Mmux_GND_1_o_GND_1_o_MUX_95_o15111 (Mmux_GND_1_o_GND_1_o_MUX_95_o1511)
     LUT6:I4->O            1   0.203   0.924  Mmux_GND_1_o_GND_1_o_MUX_86_o151 (Madd_GND_1_o_GND_1_o_add_87_OUT_cy<0>)
     LUT6:I1->O            4   0.203   0.684  Mmux_GND_1_o_GND_1_o_equal_87_o_6 (Mmux_GND_1_o_GND_1_o_equal_87_o_6)
     LUT3:I2->O            3   0.205   0.879  Mmux_GND_1_o_GND_1_o_MUX_92_o15111 (Mmux_GND_1_o_GND_1_o_MUX_92_o1511)
     LUT6:I3->O            1   0.205   0.924  Mmux_GND_1_o_GND_1_o_MUX_89_o151 (Madd_GND_1_o_GND_1_o_add_95_OUT_cy<0>)
     LUT6:I1->O            4   0.203   0.912  Mmux_GND_1_o_GND_1_o_equal_95_o_6 (Mmux_GND_1_o_GND_1_o_equal_95_o_6)
     LUT5:I2->O            1   0.205   0.924  Mmux_GND_1_o_GND_1_o_MUX_92_o151 (Madd_GND_1_o_GND_1_o_add_103_OUT_cy<0>)
     LUT6:I1->O            1   0.203   0.808  Mmux_GND_1_o_GND_1_o_equal_103_o_6 (Mmux_GND_1_o_GND_1_o_equal_103_o_6)
     LUT6:I3->O           21   0.205   1.218  Mmux_GND_1_o_GND_1_o_MUX_95_o151 (GND_1_o_GND_1_o_sub_117_OUT<0>1)
     LUT4:I2->O            8   0.203   1.147  Msub_GND_1_o_GND_1_o_sub_117_OUT<3:0>_xor<3>11 (GND_1_o_GND_1_o_sub_117_OUT<3>1)
     LUT5:I0->O            3   0.203   0.879  Sh3421 (Sh342)
     LUT6:I3->O            7   0.205   1.118  Sh351 (Madd_n0362_lut<2>)
     LUT5:I0->O            9   0.203   1.058  _n0437<12>1 (_n0437)
     LUT5:I2->O            4   0.205   0.788  Mmux_F311 (Mmux_F31)
     LUT6:I4->O            1   0.203   0.684  Mmux_F25_SW1 (N18)
     LUT3:I1->O            1   0.203   0.579  Mmux_F25 (F_1_OBUF)
     OBUF:I->O                 2.571          F_1_OBUF (F<1>)
    ----------------------------------------
    Total                     41.994ns (11.546ns logic, 30.448ns route)
                                       (27.5% logic, 72.5% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

=========================================================================


Total REAL time to Xst completion: 4.00 secs
Total CPU time to Xst completion: 3.65 secs
 
--> 


Total memory usage is 476432 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   19 (   0 filtered)
Number of infos    :    1 (   0 filtered)

