

<!-- Generated by Doxygen 1.7.4 -->
  <div id="navrow1" class="tabs">
    <ul class="tablist">
      <li><a href="index.html"><span>Main&#160;Page</span></a></li>
      <li><a href="pages.html"><span>Related&#160;Pages</span></a></li>
      <li><a href="modules.html"><span>Modules</span></a></li>
      <li><a href="annotated.html"><span>Data&#160;Structures</span></a></li>
      <li class="current"><a href="files.html"><span>Files</span></a></li>
      <li><a href="dirs.html"><span>Directories</span></a></li>
    </ul>
  </div>
  <div id="navrow2" class="tabs2">
    <ul class="tablist">
      <li><a href="files.html"><span>File&#160;List</span></a></li>
      <li><a href="globals.html"><span>Globals</span></a></li>
    </ul>
  </div>
  <div id="nav-path" class="navpath">
    <ul>
      <li class="navelem"><a class="el" href="dir_9fd71c1ac00056e7d855336b2291c56c.html">bertos</a>      </li>
      <li class="navelem"><a class="el" href="dir_a5de7543e32a5f073daa04f8834eb5fd.html">cpu</a>      </li>
      <li class="navelem"><a class="el" href="dir_3ade2df878d06c00b7da75ebdc1e74f5.html">arm</a>      </li>
      <li class="navelem"><a class="el" href="dir_4e24aa2b91963f20d8274bc66d08b02f.html">io</a>      </li>
    </ul>
  </div>
</div>
<div class="header">
  <div class="headertitle">
<div class="title">at91_mc.h</div>  </div>
</div>
<div class="contents">
<a href="at91__mc_8h.html">Go to the documentation of this file.</a><div class="fragment"><pre class="fragment"><a name="l00001"></a>00001 
<a name="l00040"></a>00040 <span class="comment">/*</span>
<a name="l00041"></a>00041 <span class="comment"> * Copyright (C) 2005-2006 by egnite Software GmbH. All rights reserved.</span>
<a name="l00042"></a>00042 <span class="comment"> *</span>
<a name="l00043"></a>00043 <span class="comment"> * Redistribution and use in source and binary forms, with or without</span>
<a name="l00044"></a>00044 <span class="comment"> * modification, are permitted provided that the following conditions</span>
<a name="l00045"></a>00045 <span class="comment"> * are met:</span>
<a name="l00046"></a>00046 <span class="comment"> *</span>
<a name="l00047"></a>00047 <span class="comment"> * 1. Redistributions of source code must retain the above copyright</span>
<a name="l00048"></a>00048 <span class="comment"> *    notice, this list of conditions and the following disclaimer.</span>
<a name="l00049"></a>00049 <span class="comment"> * 2. Redistributions in binary form must reproduce the above copyright</span>
<a name="l00050"></a>00050 <span class="comment"> *    notice, this list of conditions and the following disclaimer in the</span>
<a name="l00051"></a>00051 <span class="comment"> *    documentation and/or other materials provided with the distribution.</span>
<a name="l00052"></a>00052 <span class="comment"> * 3. Neither the name of the copyright holders nor the names of</span>
<a name="l00053"></a>00053 <span class="comment"> *    contributors may be used to endorse or promote products derived</span>
<a name="l00054"></a>00054 <span class="comment"> *    from this software without specific prior written permission.</span>
<a name="l00055"></a>00055 <span class="comment"> *</span>
<a name="l00056"></a>00056 <span class="comment"> * THIS SOFTWARE IS PROVIDED BY EGNITE SOFTWARE GMBH AND CONTRIBUTORS</span>
<a name="l00057"></a>00057 <span class="comment"> * ``AS IS&#39;&#39; AND ANY EXPRESS OR IMPLIED WARRANTIES, INCLUDING, BUT NOT</span>
<a name="l00058"></a>00058 <span class="comment"> * LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS</span>
<a name="l00059"></a>00059 <span class="comment"> * FOR A PARTICULAR PURPOSE ARE DISCLAIMED. IN NO EVENT SHALL EGNITE</span>
<a name="l00060"></a>00060 <span class="comment"> * SOFTWARE GMBH OR CONTRIBUTORS BE LIABLE FOR ANY DIRECT, INDIRECT,</span>
<a name="l00061"></a>00061 <span class="comment"> * INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING,</span>
<a name="l00062"></a>00062 <span class="comment"> * BUT NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS</span>
<a name="l00063"></a>00063 <span class="comment"> * OF USE, DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED</span>
<a name="l00064"></a>00064 <span class="comment"> * AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY,</span>
<a name="l00065"></a>00065 <span class="comment"> * OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF</span>
<a name="l00066"></a>00066 <span class="comment"> * THE USE OF THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF</span>
<a name="l00067"></a>00067 <span class="comment"> * SUCH DAMAGE.</span>
<a name="l00068"></a>00068 <span class="comment"> *</span>
<a name="l00069"></a>00069 <span class="comment"> * For additional information see http://www.ethernut.de/</span>
<a name="l00070"></a>00070 <span class="comment"> */</span>
<a name="l00071"></a>00071 
<a name="l00072"></a>00072 <span class="preprocessor">#ifndef AT91_MC_H</span>
<a name="l00073"></a>00073 <span class="preprocessor"></span><span class="preprocessor">#define AT91_MC_H</span>
<a name="l00074"></a>00074 <span class="preprocessor"></span>
<a name="l00075"></a><a class="code" href="at91__mc_8h.html#afc704ca784a38514a30620af8318aa8b">00075</a> <span class="preprocessor">#define MC_RCR_OFF              0x00000000      ///&lt; MC remap control register offset.</span>
<a name="l00076"></a><a class="code" href="at91__mc_8h.html#a7e9f7a3dc2cf529348f2295ad21b3025">00076</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_RCR      (*((reg32_t *)(MC_BASE + MC_RCR_OFF)))      ///&lt; MC remap control register address.</span>
<a name="l00077"></a><a class="code" href="at91__mc_8h.html#abec006a58ffb290119278d2d5f683260">00077</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_RCB                           0      ///&lt; Remap command.</span>
<a name="l00078"></a>00078 <span class="preprocessor"></span>
<a name="l00079"></a><a class="code" href="at91__mc_8h.html#a2cbfbc0d308fa2b5cbe1d64e55ce0da3">00079</a> <span class="preprocessor">#define MC_ASR_OFF              0x00000004      ///&lt; MC abort status register offset.</span>
<a name="l00080"></a><a class="code" href="at91__mc_8h.html#ae1e9197a40479407c29f7efb1a8efd9a">00080</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_ASR      (*((reg32_t *)(MC_BASE + MC_ASR_OFF)))      ///&lt; MC abort status register address.</span>
<a name="l00081"></a><a class="code" href="at91__mc_8h.html#ae32824d0f129891b6b2dab3171d33bde">00081</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_UNDADD                        0      ///&lt; Undefined Addess Abort status.</span>
<a name="l00082"></a><a class="code" href="at91__mc_8h.html#a3a0aea43358f22aedde455d06a84236a">00082</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_MISADD                        1      ///&lt; Misaligned Addess Abort status.</span>
<a name="l00083"></a><a class="code" href="at91__mc_8h.html#ae55971ca96d9de16a2b99cd50f69dab3">00083</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_ABTSZ_MASK           0x00000300      ///&lt; Abort size status mask.</span>
<a name="l00084"></a><a class="code" href="at91__mc_8h.html#a6fe893821673ad06f06402fe1248091c">00084</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_ABTSZ_BYTE           0x00000000      ///&lt; Byte size abort.</span>
<a name="l00085"></a><a class="code" href="at91__mc_8h.html#a42eb7133fbac34067a238c2256039d4c">00085</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_ABTSZ_HWORD          0x00000100      ///&lt; Half-word size abort.</span>
<a name="l00086"></a><a class="code" href="at91__mc_8h.html#a4e0474afbf8305c66585f3e9b0f5e9ee">00086</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_ABTSZ_WORD           0x00000200      ///&lt; Word size abort.</span>
<a name="l00087"></a><a class="code" href="at91__mc_8h.html#a611da94819813efb355648f653142b59">00087</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_ABTTYP_MASK          0x00000C00      ///&lt; Abort type status mask.</span>
<a name="l00088"></a><a class="code" href="at91__mc_8h.html#a0816c9556329af8cd58c6b267f0a67d0">00088</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_ABTTYP_DATAR         0x00000000      ///&lt; Data read abort.</span>
<a name="l00089"></a><a class="code" href="at91__mc_8h.html#ad6ccf7435aaa46fc329719578b0c4c9d">00089</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_ABTTYP_DATAW         0x00000400      ///&lt; Data write abort.</span>
<a name="l00090"></a><a class="code" href="at91__mc_8h.html#a7dc09f89e396dab4243647a39a996829">00090</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_ABTTYP_FETCH         0x00000800      ///&lt; Code fetch abort.</span>
<a name="l00091"></a><a class="code" href="at91__mc_8h.html#a3c57ec245472ec197b7c12639d199287">00091</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_MST_PDC              0x00020000      ///&lt; PDC abort source.</span>
<a name="l00092"></a><a class="code" href="at91__mc_8h.html#a06bdfef85c75b86c580848457baf6faa">00092</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_MST_ARM              0x00040000      ///&lt; ARM abort source.</span>
<a name="l00093"></a><a class="code" href="at91__mc_8h.html#ac04b7a747385737e11ad5690fbfaa8ea">00093</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_SVMST_PDC            0x02000000      ///&lt; Saved PDC abort source.</span>
<a name="l00094"></a><a class="code" href="at91__mc_8h.html#a85f7f848a7f2628692ac3106d935064e">00094</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_SVMST_ARM            0x04000000      ///&lt; Saved ARM abort source.</span>
<a name="l00095"></a>00095 <span class="preprocessor"></span>
<a name="l00096"></a><a class="code" href="at91__mc_8h.html#a4c9a89536524c32c19a9f18295309b0a">00096</a> <span class="preprocessor">#define MC_AASR_OFF             0x00000008      ///&lt; MC abort address status register offset.</span>
<a name="l00097"></a><a class="code" href="at91__mc_8h.html#aa4c2626d6c2ac373cea862f15516a0b0">00097</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_AASR     (*((reg32_t *)(MC_BASE + MC_AASR_OFF)))     ///&lt; MC abort address status register address.</span>
<a name="l00098"></a>00098 <span class="preprocessor"></span>
<a name="l00099"></a><a class="code" href="at91__mc_8h.html#ac3173a5abb8d61daddbd51f5fd6b3199">00099</a> <span class="preprocessor">#define MC_FMR_OFF              0x00000060      ///&lt; MC flash mode register offset.</span>
<a name="l00100"></a><a class="code" href="at91__mc_8h.html#a56e71c1eef6133561636a2dad91b5121">00100</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FMR      (*((reg32_t *)(MC_BASE + MC_FMR_OFF)))      ///&lt; MC flash mode register address.</span>
<a name="l00101"></a><a class="code" href="at91__mc_8h.html#abab16ad095e72a70b9cfb5c6bcd2e252">00101</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FRDY                          0      ///&lt; Flash ready.</span>
<a name="l00102"></a><a class="code" href="at91__mc_8h.html#a8bd1dea305dfc93a031ecb52f052d8b0">00102</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKE                         2      ///&lt; Lock error.</span>
<a name="l00103"></a><a class="code" href="at91__mc_8h.html#a9f66d5a24d156e5859f83af684271e0c">00103</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_PROGE                         3      ///&lt; Programming error.</span>
<a name="l00104"></a><a class="code" href="at91__mc_8h.html#ab92c3057f71f2f4dd2b5ce8227df312d">00104</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_NEBP                          7      ///&lt; No erase before programming.</span>
<a name="l00105"></a><a class="code" href="at91__mc_8h.html#ad90225a243afea238caac0757eb20d97">00105</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FWS_MASK             0x00000300      ///&lt; Flash wait state mask.</span>
<a name="l00106"></a><a class="code" href="at91__mc_8h.html#a52fa570922daa32ab1d9332b6c9a3fa7">00106</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FWS_1R2W             0x00000000      ///&lt; 1 cycle for read, 2 for write operations.</span>
<a name="l00107"></a><a class="code" href="at91__mc_8h.html#af6a17a803946b9574feeb7d36deb5f88">00107</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FWS_2R3W             0x00000100      ///&lt; 2 cycles for read, 3 for write operations.</span>
<a name="l00108"></a><a class="code" href="at91__mc_8h.html#a29ca6150435300e671fc5966a1a534bf">00108</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FWS_3R4W             0x00000200      ///&lt; 3 cycles for read, 4 for write operations.</span>
<a name="l00109"></a><a class="code" href="at91__mc_8h.html#a6f748b810d9d4775f6e8282838e176d3">00109</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FWS_4R4W             0x00000300      ///&lt; 4 cycles for read and write operations.</span>
<a name="l00110"></a><a class="code" href="at91__mc_8h.html#ad41c36cfa52dbf7ba5cca9fb3aef4d92">00110</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FMCN_MASK            0x00FF0000      ///&lt; Flash microsecond cycle number mask.</span>
<a name="l00111"></a><a class="code" href="at91__mc_8h.html#af66f66f40b6c43958876beafe7d72a60">00111</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FMCN_SHIFT                   16      ///&lt; Flash microsecond cycle number shift.</span>
<a name="l00112"></a>00112 <span class="preprocessor"></span>
<a name="l00113"></a><a class="code" href="at91__mc_8h.html#a95bd4926a2e9cc921cbbc7bdcbe8eb8b">00113</a> <span class="preprocessor">#define MC_FCR_OFF              0x00000064      ///&lt; MC flash command register offset.</span>
<a name="l00114"></a><a class="code" href="at91__mc_8h.html#ab7f999f08036052b9db3f03405bf54ae">00114</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FCR      (*((reg32_t *)(MC_BASE + MC_FCR_OFF)))      ///&lt; MC flash command register address.</span>
<a name="l00115"></a><a class="code" href="at91__mc_8h.html#a9468de5e9f981efe78542213bc77364d">00115</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FCMD_MASK            0x0000000F      ///&lt; Flash command mask.</span>
<a name="l00116"></a><a class="code" href="at91__mc_8h.html#ad5d3dd391a049acfd5735898343d5c1a">00116</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FCMD_NOP             0x00000000      ///&lt; No command.</span>
<a name="l00117"></a><a class="code" href="at91__mc_8h.html#a7276dd0e62348c88321b4ad4b9a266ac">00117</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FCMD_WP              0x00000001      ///&lt; Write page.</span>
<a name="l00118"></a><a class="code" href="at91__mc_8h.html#aadc861a424dc809b3f6c9e4a527d8ad6">00118</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FCMD_SLB             0x00000002      ///&lt; Set lock bit.</span>
<a name="l00119"></a><a class="code" href="at91__mc_8h.html#a44e65f7b9d824f2864eb1c24f6186a47">00119</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FCMD_WPL             0x00000003      ///&lt; Write page and lock.</span>
<a name="l00120"></a><a class="code" href="at91__mc_8h.html#ade6b7a313805fa6db71fed0725abbd8c">00120</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FCMD_CLB             0x00000004      ///&lt; Clear lock bit.</span>
<a name="l00121"></a><a class="code" href="at91__mc_8h.html#ad3cd0847ba363420de2d72b765ad9147">00121</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FCMD_EA              0x00000008      ///&lt; Erase all.</span>
<a name="l00122"></a><a class="code" href="at91__mc_8h.html#a57bcb01d2148598fed09e83d896fa288">00122</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FCMD_SGPB            0x0000000B      ///&lt; Set general purpose NVM bit.</span>
<a name="l00123"></a><a class="code" href="at91__mc_8h.html#ac88de8ddc91e6d51102cc286037c2927">00123</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FCMD_CGPB            0x0000000D      ///&lt; Clear general purpose NVM bit.</span>
<a name="l00124"></a><a class="code" href="at91__mc_8h.html#a4f048a949fb18ff05b4f93582f129621">00124</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FCMD_SSB             0x0000000F      ///&lt; Set security bit.</span>
<a name="l00125"></a><a class="code" href="at91__mc_8h.html#afce8b3033d0417b4979eadd8de5ba774">00125</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_PAGEN_MASK           0x0003FF00      ///&lt; Page number mask.</span>
<a name="l00126"></a><a class="code" href="at91__mc_8h.html#ab6128b471c32396326cc345d386658cc">00126</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_KEY                  0x5A000000      ///&lt; Writing protect key.</span>
<a name="l00127"></a>00127 <span class="preprocessor"></span>
<a name="l00128"></a><a class="code" href="at91__mc_8h.html#ae77378b4b7273a3d58abd133060351e8">00128</a> <span class="preprocessor">#define MC_FSR_OFF              0x00000068      ///&lt; MC flash status register offset.</span>
<a name="l00129"></a><a class="code" href="at91__mc_8h.html#a2ea651b93de3a0e8226b2a7badc16406">00129</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_FSR      (*((reg32_t *)(MC_BASE + MC_FSR_OFF)))      ///&lt; MC flash status register address.</span>
<a name="l00130"></a><a class="code" href="at91__mc_8h.html#a1760be62cf17bb2e15e25f6955598751">00130</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_SECURITY                      4      ///&lt; Security bit status.</span>
<a name="l00131"></a>00131 <span class="preprocessor"></span>
<a name="l00132"></a><a class="code" href="at91__mc_8h.html#aa6ae7e8adc5026b938733cb25f632768">00132</a> <span class="preprocessor">#define MC_GPNVM0                        8      ///&lt; General purpose NVM bit 0.</span>
<a name="l00133"></a><a class="code" href="at91__mc_8h.html#a2ba634f8e5f14122479ad20e04c273de">00133</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_GPNVM1                        9      ///&lt; General purpose NVM bit 1.</span>
<a name="l00134"></a><a class="code" href="at91__mc_8h.html#a831a5e7a99e30018d7266edb3d7175c5">00134</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_GPNVM2                       10      ///&lt; General purpose NVM bit 2.</span>
<a name="l00135"></a>00135 <span class="preprocessor"></span>
<a name="l00136"></a><a class="code" href="at91__mc_8h.html#a1927305e8dd5e0f0a297a4780086c7bd">00136</a> <span class="preprocessor">#define MC_LOCKS0                       16      ///&lt; Lock region 0 lock status.</span>
<a name="l00137"></a><a class="code" href="at91__mc_8h.html#a1e3a19645849e9a5d9d2b4644a625104">00137</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS1                       17      ///&lt; Lock region 1 lock status.</span>
<a name="l00138"></a><a class="code" href="at91__mc_8h.html#a12c4d5e6030561df870b2f951d362cfe">00138</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS2                       18      ///&lt; Lock region 2 lock status.</span>
<a name="l00139"></a><a class="code" href="at91__mc_8h.html#ac68056d6ac5ada432ebedb0a9c8d753b">00139</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS3                       19      ///&lt; Lock region 3 lock status.</span>
<a name="l00140"></a><a class="code" href="at91__mc_8h.html#a080b57b1530c9158cad70af6a16cd936">00140</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS4                       20      ///&lt; Lock region 4 lock status.</span>
<a name="l00141"></a><a class="code" href="at91__mc_8h.html#a1639423287b5eb7d0bceb231277affe5">00141</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS5                       21      ///&lt; Lock region 5 lock status.</span>
<a name="l00142"></a><a class="code" href="at91__mc_8h.html#a5a793d943b8b78db0a7159f7903524bd">00142</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS6                       22      ///&lt; Lock region 6 lock status.</span>
<a name="l00143"></a><a class="code" href="at91__mc_8h.html#a80509b1a47b32188e9de89d58eb4c67e">00143</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS7                       23      ///&lt; Lock region 7 lock status.</span>
<a name="l00144"></a><a class="code" href="at91__mc_8h.html#af4bec4d26d303765a1349fc65bf24125">00144</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS8                       24      ///&lt; Lock region 8 lock status.</span>
<a name="l00145"></a><a class="code" href="at91__mc_8h.html#a3173d4020ef727dbdd000b4ed6e848f1">00145</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS9                       25      ///&lt; Lock region 9 lock status.</span>
<a name="l00146"></a><a class="code" href="at91__mc_8h.html#a7416b286ae9ddf861378bc1cb4bb6f90">00146</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS10                      26      ///&lt; Lock region 10 lock status.</span>
<a name="l00147"></a><a class="code" href="at91__mc_8h.html#a3df71640a1693f68bdfecddb9808dd78">00147</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS11                      27      ///&lt; Lock region 11 lock status.</span>
<a name="l00148"></a><a class="code" href="at91__mc_8h.html#aa96359195c20f6a414ad470de555fd4f">00148</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS12                      28      ///&lt; Lock region 12 lock status.</span>
<a name="l00149"></a><a class="code" href="at91__mc_8h.html#a7320cab5ec35b0b7ce7c2c4090e8aeb1">00149</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS13                      29      ///&lt; Lock region 13 lock status.</span>
<a name="l00150"></a><a class="code" href="at91__mc_8h.html#aa0cdde607bd63d5207664f5ee83f1d5d">00150</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS14                      30      ///&lt; Lock region 14 lock status.</span>
<a name="l00151"></a><a class="code" href="at91__mc_8h.html#a82f036c3bd50dfcad3e709654cdea49a">00151</a> <span class="preprocessor"></span><span class="preprocessor">#define MC_LOCKS15                      31      ///&lt; Lock region 15 lock status.</span>
<a name="l00152"></a>00152 <span class="preprocessor"></span>
<a name="l00153"></a>00153 <span class="preprocessor">#endif </span><span class="comment">/* AT91_MC_H */</span>
</pre></div></div>
</div>


