Command: vlogan -nc -V -full64 +v2k -sverilog +define+VCS +incdir+ +librescan -work \
work -override_timescale=1ps/1ps +define+FPGA_PLATFORM_INTG_XEON +lint=all,noVCDE,noNS,NCEID,CAWM,TFIPC,IPDP,PCWM \
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_primitives.v /opt/intelFPGA/16.0.0/quartus/eda/sim_lib/220model.v \
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/sgate.v /opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_mf.v \
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_lnsim.sv /opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv \
/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv \
/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv \
/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv \
-F /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/sources.txt \
-l vlogan-ase.log
/opt/synopsys/vcs/linux64/bin/vcs1 -Mcc=gcc -Mcplusplus=g++ -Masflags= -Mcfl= -pipe \
-O -I/opt/synopsys/vcs/include  -Mldflags= -Wl,-E,-rpath /opt/synopsys/vcs/linux64/lib \
-Mout=simv -Mamsrun="" -Mvcsaceobjs="" -Mobjects=" " -Msaverestoreobj= -Mcrt0= -Mcrtn="" \
-Mcsrc="" -Msyslibs=-lncurses -L/usr/X11R6/lib64 -lX11 -ldl -ldl  -l vlogan-ase.log \
-Xvlogan=0x1 -nc -V -full64 +v2k -sverilog +define+VCS +incdir+ +librescan -work=work \
-override_timescale=1ps/1ps +define+FPGA_PLATFORM_INTG_XEON +lint=all,noVCDE,noNS,NCEID,CAWM,TFIPC,IPDP,PCWM \
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_primitives.v /opt/intelFPGA/16.0.0/quartus/eda/sim_lib/220model.v \
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/sgate.v /opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_mf.v \
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_lnsim.sv /opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv \
/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv \
/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv \
/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv \
-F /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/sources.txt \
+mixedhdl2  

Warning-[BMII] Bad message id
  Message id 'CAWM' specified after '+lint' is not a lint message ID, ignored.


################# <-file/-f contents> ########################
-F /home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/sources.txt
        -F platform_if_addenda.txt // No such file or directory
        +incdir+.
        ase_pkg.sv
        outoforder_wrf_channel.sv
        inorder_wrf_channel.sv
        latency_pipe.sv
        ccip_emulator.sv
        ase_svfifo.sv
        ccip_logger.sv
        ccip_checker.sv
        ase_top.sv

################# <-file/-f ends> ########################

Parsing design file '/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_primitives.v'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/220model.v'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/sgate.v'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_mf.v'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_lnsim.sv'

Lint-[MSIVD] Missing static keyword
/opt/intelFPGA/16.0.0/quartus/eda/sim_lib/altera_lnsim.sv, 1187
  An explicit static keyword shall be required when an initialization value is
  specified as part of a static variable's declaration.
  Please refer to LRM 1800-2009, section 6.21.

Parsing design file '/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/verbosity_pkg.sv'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_mm_pkg.sv'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/lib/avalon_utilities_pkg.sv'
Parsing design file '/opt/intelFPGA/16.0.0/quartus/../ip/altera/sopc_builder_ip/verification/altera_avalon_mm_slave_bfm/altera_avalon_mm_slave_bfm.sv'
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_if/ccip_if_pkg.sv'
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_cfg/ccip_cfg_pkg.sv'
Parsing included file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/./platform_afu_top_config.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_cfg/ccip_cfg_pkg.sv'.
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_cfg/hssi_cfg_pkg.sv'
Parsing included file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/./platform_afu_top_config.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_cfg/hssi_cfg_pkg.sv'.
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_cfg/local_mem_cfg_pkg.sv'
Parsing included file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/./platform_afu_top_config.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_cfg/local_mem_cfg_pkg.sv'.
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_if/ccip_if_clock.sv'
Parsing included file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Parsing included file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/./platform_afu_top_config.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Parsing included file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh'.

Lint-[SV-PIU] Package import statement in $unit scope.
/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh, 38
$unit, "ccip_if_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.

Parsing included file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_if/avalon_mem_if.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_if/device_if.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/device_if/ccip_if_clock.sv'.
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/platform_shim_ccip_std_afu.sv'
Parsing included file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/platform_shim_ccip_std_afu.sv'.
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/platform_shim_ccip.sv'
Parsing included file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/platform_shim_ccip.sv'.
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/platform_shim_avalon_mem_if.sv'
Parsing included file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/platform_shim_avalon_mem_if.sv'.
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/avalon_mem_if_async_shim.sv'
Parsing included file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/avalon_mem_if_async_shim.sv'.
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/avalon_mem_if_connect.sv'
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/avalon_mem_if_reg.sv'
Parsing included file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/avalon_mem_if_reg.sv'.
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_activity_cnt.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_activity_cnt.sv, 36
$unit, "ccip_if_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_activity_cnt.sv, 36
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_async_shim.sv'
Parsing included file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_async_shim.sv'.
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_reg.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_reg.sv, 35
$unit, "ccip_if_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/platform_utils_ccip_reg.sv, 35
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_dc_fifo.v'
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_mm_clock_crossing_bridge.v'
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/quartus_ip/platform_utils_avalon_mm_bridge.v'
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/quartus_ip/platform_utils_dc_fifo.sv'
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/quartus_ip/platform_utils_dcfifo_synchronizer_bundle.v'
Parsing design file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_shims/utils/quartus_ip/platform_utils_std_synchronizer_nocut.v'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ase_pkg.sv'
Parsing included file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/./platform.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ase_pkg.sv'.
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/outoforder_wrf_channel.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/outoforder_wrf_channel.sv, 89
$unit, "ase_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.

Parsing included file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/./platform.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/outoforder_wrf_channel.sv'.
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/inorder_wrf_channel.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/inorder_wrf_channel.sv, 59
$unit, "ase_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/inorder_wrf_channel.sv, 59
$unit
  Package 'ase_pkg' already wildcard imported. 
  Ignoring ase_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing included file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/./platform.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/inorder_wrf_channel.sv'.
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/latency_pipe.sv'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_emulator.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_emulator.sv, 46
$unit, "ase_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_emulator.sv, 46
$unit
  Package 'ase_pkg' already wildcard imported. 
  Ignoring ase_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_emulator.sv, 47
$unit, "ccip_if_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_emulator.sv, 47
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing included file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/./platform.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_emulator.sv'.
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ase_svfifo.sv'
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_logger.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_logger.sv, 38
$unit, "ase_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_logger.sv, 38
$unit
  Package 'ase_pkg' already wildcard imported. 
  Ignoring ase_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_logger.sv, 39
$unit, "ccip_if_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_logger.sv, 39
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing included file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/./platform.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_logger.sv'.
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_checker.sv'

Lint-[SV-PIU] Package import statement in $unit scope.
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_checker.sv, 51
$unit, "ase_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_checker.sv, 51
$unit
  Package 'ase_pkg' already wildcard imported. 
  Ignoring ase_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.


Lint-[SV-PIU] Package import statement in $unit scope.
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_checker.sv, 52
$unit, "ccip_if_pkg::*"
  There is an import statement in $unit scope.
  Although this is legal as per the SystemVerilog LRM, it means that package 
  content will be shared without explicit import of the package.


Note-[SV-LCM-PPWI] Package previously wildcard imported
/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_checker.sv, 52
$unit
  Package 'ccip_if_pkg' already wildcard imported. 
  Ignoring ccip_if_pkg::*
  See the System Verilog LRM(1800-2005), section 18.1.

Parsing included file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/./platform.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ccip_checker.sv'.
Parsing design file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ase_top.sv'
Parsing included file '/opt/intelFPGA/opae-sdk/install/share/opae/platform/platform_if/sim/../rtl/platform_if.vh'.
Back to file '/home/lucas/Documentos/acc-management-repo/samples/loopback/hw/sim/afu_sim/rtl/ase_top.sv'.
