From 0000000000000000000000000000000000000000 Mon Sep 17 00:00:00 2001
From: Sleigh-InSPECtor <166091708+Sleigh-InSPECtor@users.noreply.github.com>
Date: Thu, 16 May 2024 14:18:17 +0930
Subject: [PATCH] 6517: riscv: implemented fclass

---
 .../RISCV/data/languages/riscv.rv32d.sinc     | 24 +++++++++----------
 .../RISCV/data/languages/riscv.rv32f.sinc     | 24 +++++++++----------
 2 files changed, 24 insertions(+), 24 deletions(-)

diff --git a/Ghidra/Processors/RISCV/data/languages/riscv.rv32d.sinc b/Ghidra/Processors/RISCV/data/languages/riscv.rv32d.sinc
index 47254aeb23..50fb48f423 100644
--- a/Ghidra/Processors/RISCV/data/languages/riscv.rv32d.sinc
+++ b/Ghidra/Processors/RISCV/data/languages/riscv.rv32d.sinc
@@ -11,18 +11,18 @@
 # fclass.d d,S e2001053 fff0707f SIMPLE (0, 0) 
 :fclass.d rd,frs1D is frs1D & rd & op0001=0x3 & op0204=0x4 & op0506=0x2 & funct3=0x1 & funct7=0x71 & op2024=0x0
 {
-	#TODO
-	# rd = 0;
-	# rd[0, 1] = 0; #TODO  - inf
-	# rd[1, 1] = 0; #TODO  - norm num
-	# rd[2, 1] = 0; #TODO  - subnorm num
-	# rd[3, 1] = 0; #TODO  - 0
-	# rd[4, 1] = 0; #TODO  + 0
-	# rd[5, 1] = 0; #TODO  + norm num
-	# rd[6, 1] = 0; #TODO  + subnorm num
-	# rd[7, 1] = 0; #TODO  + inf
-	# rd[8, 1] = 0; #TODO  snan
-	# rd[9, 1] = 0; #TODO  qnan
+	rd = 0;
+	rd[0, 1] = frs1D == 0xFFF0000000000000; # - inf
+	rd[1, 1] = frs1D[63,1] == 1 && frs1D[52,11] != 0 && frs1D[52,11] != 0x7ffff; # - norm num
+	rd[2, 1] = frs1D[63,1] == 1 && frs1D[52,11] == 0 && frs1D[0,52] != 0; # - subnorm num
+	rd[3, 1] = frs1D == 0x8000000000000000; # - 0
+	rd[4, 1] = frs1D == 0; # + 0
+	rd[5, 1] = frs1D[63,1] == 0 && frs1D[52,11] != 0 && frs1D[52,11] != 0x3ffff; # + norm num
+	rd[6, 1] = frs1D[63,1] == 0 && frs1D[52,11] == 0 && frs1D[0,52] != 0; # + subnorm num
+	rd[7, 1] = frs1D == 0x7FF0000000000000; # + inf
+	rd[8, 1] = nan(frs1D) && frs1D[51,1] == 0; # snan
+	rd[9, 1] = nan(frs1D) && frs1D[51,1] == 1; # qnan
+
 }
 
 
diff --git a/Ghidra/Processors/RISCV/data/languages/riscv.rv32f.sinc b/Ghidra/Processors/RISCV/data/languages/riscv.rv32f.sinc
index dd2f772a4c..c30eca7ab2 100644
--- a/Ghidra/Processors/RISCV/data/languages/riscv.rv32f.sinc
+++ b/Ghidra/Processors/RISCV/data/languages/riscv.rv32f.sinc
@@ -11,18 +11,18 @@
 # fclass.s d,S e0001053 fff0707f SIMPLE (0, 0) 
 :fclass.s rd,frs1S is frs1S & rd & op0001=0x3 & op0204=0x4 & op0506=0x2 & funct3=0x1 & funct7=0x70 & op2024=0x0
 {
-	#TODO
-	# rd = 0;
-	# rd[0, 1] = 0; #TODO  - inf
-	# rd[1, 1] = 0; #TODO  - norm num
-	# rd[2, 1] = 0; #TODO  - subnorm num
-	# rd[3, 1] = 0; #TODO  - 0
-	# rd[4, 1] = 0; #TODO  + 0
-	# rd[5, 1] = 0; #TODO  + norm num
-	# rd[6, 1] = 0; #TODO  + subnorm num
-	# rd[7, 1] = 0; #TODO  + inf
-	# rd[8, 1] = 0; #TODO  snan
-	# rd[9, 1] = 0; #TODO  qnan
+	rd = 0;
+	rd[0, 1] = frs1S == 0xFF800000; # - inf
+	rd[1, 1] = frs1S[31,1] == 1 && frs1S[23,8] != 0 && frs1S[23,8] != 0xff; # - norm num
+	rd[2, 1] = frs1S[31,1] == 1 && frs1S[23,8] == 0 && frs1S[0,23] != 0; # - subnorm num
+	rd[3, 1] = frs1S == 0x80000000; # - 0
+	rd[4, 1] = frs1S == 0; # + 0
+	rd[5, 1] = frs1S[31,1] == 0 && frs1S[23,8] != 0 && frs1S[23,8] != 0xff; # + norm num
+	rd[6, 1] = frs1S[31,1] == 0 && frs1S[23,8] == 0 && frs1S[0,23] != 0; # + subnorm num
+	rd[7, 1] = frs1S == 0x7F800000; # + inf
+	rd[8, 1] = nan(frs1S) && frs1S[22,1] == 0; # snan
+	rd[9, 1] = nan(frs1S) && frs1S[22,1] == 1; # qnan
+
 }
 
 
-- 
2.45.0

