# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../CPU_RAM_Jose.srcs/sources_1/new/controller.vhd" \
"../../../../CPU_RAM_Jose.srcs/sources_1/new/cpu.vhd" \
"../../../../CPU_RAM_Jose.srcs/sources_1/new/ram.vhd" \
"../../../../CPU_RAM_Jose.srcs/sources_1/new/top.vhd" \
"../../../../CPU_RAM_Jose.srcs/sim_1/new/top_tb.vhd" \

# Do not sort compile order
nosort
