<dec f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='382' type='bool'/>
<use f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='689' u='r' c='_ZNK4llvm12X86Subtarget13hasCLFLUSHOPTEv'/>
<doc f='llvm/llvm/lib/Target/X86/X86Subtarget.h' l='381'>/// Processor supports Flush Cache Line instruction</doc>
