+incdir+${DESIGN}/${DIGITAL}/STD_COMPONENTS/inc

${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_and.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_and3.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_and4.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_buf.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_clk_gate_latch.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_delay.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_ff.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_inv.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_mask.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_mux.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_mux4.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_nand.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_or.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_or3.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/pure_or4.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/hdl/sync_sram.sv

${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/TCB018GBWP7T/models/tcb018gbwp7t.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/ip/SRAM_3072X23U18/lib/models/SRAM_3072X23U18.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/ip/STD_OTP_CHARGE_PUMP/models/ips_tsmc180bcd50_p1r_ad.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/ip/OTP_4kx12_tm5_TSMC/models/slp_b_tsmc180bcd50_4kx12_cm16d_ab_r20.v
${DESIGN}/${DIGITAL}/tech/TSMC_180_BCD/ip/ROM_Nibble/models/tcb018gbwp7t_rom.v
