{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1579851415904 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition " "Version 13.0.1 Build 232 06/12/2013 Service Pack 1 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1579851415908 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Jan 24 08:36:55 2020 " "Processing started: Fri Jan 24 08:36:55 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1579851415908 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1579851415908 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_gen -c vga_gen " "Command: quartus_map --read_settings_files=on --write_settings_files=off vga_gen -c vga_gen" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1579851415908 ""}
{ "Warning" "WQCU_PARALLEL_NO_LICENSE" "" "Parallel compilation is not licensed and has been disabled" {  } {  } 0 20028 "Parallel compilation is not licensed and has been disabled" 0 0 "Quartus II" 0 -1 1579851416599 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_async.vhd 2 1 " "Found 2 design units, including 1 entities, in source file d_async.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 D_async-rtl " "Found design unit 1: D_async-rtl" {  } { { "D_async.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/D_async.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417119 ""} { "Info" "ISGN_ENTITY_NAME" "1 D_async " "Found entity 1: D_async" {  } { { "D_async.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/D_async.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579851417119 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_async.vhd 2 1 " "Found 2 design units, including 1 entities, in source file t_async.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 T_async-rtl " "Found design unit 1: T_async-rtl" {  } { { "T_async.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/T_async.vhd" 19 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417123 ""} { "Info" "ISGN_ENTITY_NAME" "1 T_async " "Found entity 1: T_async" {  } { { "T_async.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/T_async.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417123 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579851417123 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "signal_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file signal_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 signal_generator-rtl " "Found design unit 1: signal_generator-rtl" {  } { { "signal_generator.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/signal_generator.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417131 ""} { "Info" "ISGN_ENTITY_NAME" "1 signal_generator " "Found entity 1: signal_generator" {  } { { "signal_generator.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/signal_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417131 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579851417131 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "color_coding.vhd 2 1 " "Found 2 design units, including 1 entities, in source file color_coding.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 color_coding-rtl " "Found design unit 1: color_coding-rtl" {  } { { "color_coding.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/color_coding.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417135 ""} { "Info" "ISGN_ENTITY_NAME" "1 color_coding " "Found entity 1: color_coding" {  } { { "color_coding.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/color_coding.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579851417135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "rom.vhd 2 1 " "Found 2 design units, including 1 entities, in source file rom.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 rom-SYN " "Found design unit 1: rom-SYN" {  } { { "rom.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/rom.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417143 ""} { "Info" "ISGN_ENTITY_NAME" "1 rom " "Found entity 1: rom" {  } { { "rom.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/rom.vhd" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417143 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579851417143 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "picture_generator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file picture_generator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 picture_generator-rtl " "Found design unit 1: picture_generator-rtl" {  } { { "picture_generator.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/picture_generator.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417147 ""} { "Info" "ISGN_ENTITY_NAME" "1 picture_generator " "Found entity 1: picture_generator" {  } { { "picture_generator.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/picture_generator.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417147 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579851417147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_gen.vhd 2 1 " "Found 2 design units, including 1 entities, in source file vga_gen.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 vga_gen-rtl " "Found design unit 1: vga_gen-rtl" {  } { { "vga_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/vga_gen.vhd" 22 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417151 ""} { "Info" "ISGN_ENTITY_NAME" "1 vga_gen " "Found entity 1: vga_gen" {  } { { "vga_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/vga_gen.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417151 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579851417151 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "vga_gen " "Elaborating entity \"vga_gen\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1579851417306 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_async D_async:dvs1 " "Elaborating entity \"D_async\" for hierarchy \"D_async:dvs1\"" {  } { { "vga_gen.vhd" "dvs1" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/vga_gen.vhd" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417310 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "signal_generator signal_generator:signal_generator1 " "Elaborating entity \"signal_generator\" for hierarchy \"signal_generator:signal_generator1\"" {  } { { "vga_gen.vhd" "signal_generator1" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/vga_gen.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "picture_generator picture_generator:picture_generator1 " "Elaborating entity \"picture_generator\" for hierarchy \"picture_generator:picture_generator1\"" {  } { { "vga_gen.vhd" "picture_generator1" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/vga_gen.vhd" 176 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417334 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "signal_y2 picture_generator.vhd(49) " "Verilog HDL or VHDL warning at picture_generator.vhd(49): object \"signal_y2\" assigned a value but never read" {  } { { "picture_generator.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/picture_generator.vhd" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Quartus II" 0 -1 1579851417338 "|vga_gen|picture_generator:picture_generator1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "rom picture_generator:picture_generator1\|rom:port_map_rom " "Elaborating entity \"rom\" for hierarchy \"picture_generator:picture_generator1\|rom:port_map_rom\"" {  } { { "picture_generator.vhd" "port_map_rom" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/picture_generator.vhd" 53 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component " "Elaborating entity \"altsyncram\" for hierarchy \"picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "altsyncram_component" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/rom.vhd" 84 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417442 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component " "Elaborated megafunction instantiation \"picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\"" {  } { { "rom.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/rom.vhd" 84 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579851417446 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component " "Instantiated megafunction \"picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_input_a BYPASS " "Parameter \"clock_enable_input_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clock_enable_output_a BYPASS " "Parameter \"clock_enable_output_a\" = \"BYPASS\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./Pictures/cirkus1.mif " "Parameter \"init_file\" = \"./Pictures/cirkus1.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone II " "Parameter \"intended_device_family\" = \"Cyclone II\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=JTAG " "Parameter \"lpm_hint\" = \"ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=JTAG\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 76800 " "Parameter \"numwords_a\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode ROM " "Parameter \"operation_mode\" = \"ROM\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_aclr_a NONE " "Parameter \"outdata_aclr_a\" = \"NONE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a CLOCK0 " "Parameter \"outdata_reg_a\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 17 " "Parameter \"widthad_a\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 4 " "Parameter \"width_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417450 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417450 ""}  } { { "rom.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/rom.vhd" 84 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1579851417450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_naa1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_naa1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_naa1 " "Found entity 1: altsyncram_naa1" {  } { { "db/altsyncram_naa1.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/db/altsyncram_naa1.tdf" 27 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417542 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579851417542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_naa1 picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated " "Elaborating entity \"altsyncram_naa1\" for hierarchy \"picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/altsyncram.tdf" 791 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417546 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lk92.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lk92.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lk92 " "Found entity 1: altsyncram_lk92" {  } { { "db/altsyncram_lk92.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/db/altsyncram_lk92.tdf" 31 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417662 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579851417662 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lk92 picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|altsyncram_lk92:altsyncram1 " "Elaborating entity \"altsyncram_lk92\" for hierarchy \"picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|altsyncram_lk92:altsyncram1\"" {  } { { "db/altsyncram_naa1.tdf" "altsyncram1" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/db/altsyncram_naa1.tdf" 34 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417662 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_tpa.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_tpa.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_tpa " "Found entity 1: decode_tpa" {  } { { "db/decode_tpa.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/db/decode_tpa.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417766 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579851417766 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|altsyncram_lk92:altsyncram1\|decode_tpa:decode4 " "Elaborating entity \"decode_tpa\" for hierarchy \"picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|altsyncram_lk92:altsyncram1\|decode_tpa:decode4\"" {  } { { "db/altsyncram_lk92.tdf" "decode4" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/db/altsyncram_lk92.tdf" 46 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417770 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_tpa picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|altsyncram_lk92:altsyncram1\|decode_tpa:decode_a " "Elaborating entity \"decode_tpa\" for hierarchy \"picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|altsyncram_lk92:altsyncram1\|decode_tpa:decode_a\"" {  } { { "db/altsyncram_lk92.tdf" "decode_a" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/db/altsyncram_lk92.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417782 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_9kb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_9kb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_9kb " "Found entity 1: mux_9kb" {  } { { "db/mux_9kb.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/db/mux_9kb.tdf" 22 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1579851417886 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1579851417886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_9kb picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|altsyncram_lk92:altsyncram1\|mux_9kb:mux6 " "Elaborating entity \"mux_9kb\" for hierarchy \"picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|altsyncram_lk92:altsyncram1\|mux_9kb:mux6\"" {  } { { "db/altsyncram_lk92.tdf" "mux6" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/db/altsyncram_lk92.tdf" 50 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417890 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_mod_ram_rom picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborating entity \"sld_mod_ram_rom\" for hierarchy \"picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_naa1.tdf" "mgl_prim2" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/db/altsyncram_naa1.tdf" 35 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417993 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Elaborated megafunction instantiation \"picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|sld_mod_ram_rom:mgl_prim2\"" {  } { { "db/altsyncram_naa1.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/db/altsyncram_naa1.tdf" 35 2 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579851417993 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|sld_mod_ram_rom:mgl_prim2 " "Instantiated megafunction \"picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|sld_mod_ram_rom:mgl_prim2\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "CVALUE 0000 " "Parameter \"CVALUE\" = \"0000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_DATA_IN_RAM 1 " "Parameter \"IS_DATA_IN_RAM\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "IS_READABLE 1 " "Parameter \"IS_READABLE\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NODE_NAME 1247035719 " "Parameter \"NODE_NAME\" = \"1247035719\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "NUMWORDS 76800 " "Parameter \"NUMWORDS\" = \"76800\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SHIFT_COUNT_BITS 3 " "Parameter \"SHIFT_COUNT_BITS\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTH_WORD 4 " "Parameter \"WIDTH_WORD\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417993 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "WIDTHAD 17 " "Parameter \"WIDTHAD\" = \"17\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851417993 ""}  } { { "db/altsyncram_naa1.tdf" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/db/altsyncram_naa1.tdf" 35 2 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Quartus II" 0 -1 1579851417993 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_rom_sr picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr " "Elaborating entity \"sld_rom_sr\" for hierarchy \"picture_generator:picture_generator1\|rom:port_map_rom\|altsyncram:altsyncram_component\|altsyncram_naa1:auto_generated\|sld_mod_ram_rom:mgl_prim2\|sld_rom_sr:\\ram_rom_logic_gen:name_gen:info_rom_sr\"" {  } { { "sld_mod_ram_rom.vhd" "\\ram_rom_logic_gen:name_gen:info_rom_sr" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd" 629 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851418045 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "D_async picture_generator:picture_generator1\|D_async:dx1 " "Elaborating entity \"D_async\" for hierarchy \"picture_generator:picture_generator1\|D_async:dx1\"" {  } { { "picture_generator.vhd" "dx1" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/picture_generator.vhd" 60 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851418057 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "color_coding color_coding:color_coding1 " "Elaborating entity \"color_coding\" for hierarchy \"color_coding:color_coding1\"" {  } { { "vga_gen.vhd" "color_coding1" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/vga_gen.vhd" 187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851418069 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "T_async T_async:T_async1 " "Elaborating entity \"T_async\" for hierarchy \"T_async:T_async1\"" {  } { { "vga_gen.vhd" "T_async1" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/vga_gen.vhd" 201 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Quartus II" 0 -1 1579851418073 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "vga_sync GND " "Pin \"vga_sync\" is stuck at GND" {  } { { "vga_gen.vhd" "" { Text "C:/Users/Lapunik/Dropbox/VHDL/Synteza_vga_signal_genrator_semestralka/vga_gen.vhd" 16 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1579851420074 "|vga_gen|vga_sync"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1579851420074 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 384 -1 0 } } { "sld_jtag_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_jtag_hub.vhd" 521 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 -1 1579851421376 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 -1 1579851421376 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sld_hub:auto_hub\|receive\[0\]\[0\] GND " "Pin \"sld_hub:auto_hub\|receive\[0\]\[0\]\" is stuck at GND" {  } { { "sld_hub.vhd" "" { Text "d:/program files (x86)/altera/13.0sp1/quartus/libraries/megafunctions/sld_hub.vhd" 181 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 -1 1579851421472 "|vga_gen|sld_hub:auto_hub|receive[0][0]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 -1 1579851421472 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Quartus II" 0 -1 1579851422167 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Quartus II" 0 -1 1579851422167 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "684 " "Implemented 684 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 -1 1579851422327 ""} { "Info" "ICUT_CUT_TM_OPINS" "36 " "Implemented 36 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 -1 1579851422327 ""} { "Info" "ICUT_CUT_TM_LCELLS" "566 " "Implemented 566 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 -1 1579851422327 ""} { "Info" "ICUT_CUT_TM_RAMS" "76 " "Implemented 76 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 -1 1579851422327 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 -1 1579851422327 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 6 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 6 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4650 " "Peak virtual memory: 4650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1579851422359 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Jan 24 08:37:02 2020 " "Processing ended: Fri Jan 24 08:37:02 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1579851422359 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:07 " "Elapsed time: 00:00:07" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1579851422359 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1579851422359 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1579851422359 ""}
