
Drone_4-2_iBus_Pasing.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000673c  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000218  080068cc  080068cc  000168cc  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08006ae4  08006ae4  00020068  2**0
                  CONTENTS
  4 .ARM          00000008  08006ae4  08006ae4  00016ae4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08006aec  08006aec  00020068  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08006aec  08006aec  00016aec  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08006af0  08006af0  00016af0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         00000068  20000000  08006af4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .ccmram       00000000  10000000  10000000  00020068  2**0
                  CONTENTS
 10 .bss          0000036c  20000068  20000068  00020068  2**2
                  ALLOC
 11 ._user_heap_stack 00000604  200003d4  200003d4  00020068  2**0
                  ALLOC
 12 .ARM.attributes 00000030  00000000  00000000  00020068  2**0
                  CONTENTS, READONLY
 13 .comment      00000043  00000000  00000000  00020098  2**0
                  CONTENTS, READONLY
 14 .debug_info   00012bc8  00000000  00000000  000200db  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_abbrev 0000341c  00000000  00000000  00032ca3  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_aranges 00001310  00000000  00000000  000360c0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_rnglists 00000e9f  00000000  00000000  000373d0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_macro  00023b80  00000000  00000000  0003826f  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .debug_line   000162f8  00000000  00000000  0005bdef  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_str    000cff2a  00000000  00000000  000720e7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_frame  00005594  00000000  00000000  00142014  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_line_str 0000006e  00000000  00000000  001475a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	20000068 	.word	0x20000068
 80001ac:	00000000 	.word	0x00000000
 80001b0:	080068b4 	.word	0x080068b4

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	2000006c 	.word	0x2000006c
 80001cc:	080068b4 	.word	0x080068b4

080001d0 <memchr>:
 80001d0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 80001d4:	2a10      	cmp	r2, #16
 80001d6:	db2b      	blt.n	8000230 <memchr+0x60>
 80001d8:	f010 0f07 	tst.w	r0, #7
 80001dc:	d008      	beq.n	80001f0 <memchr+0x20>
 80001de:	f810 3b01 	ldrb.w	r3, [r0], #1
 80001e2:	3a01      	subs	r2, #1
 80001e4:	428b      	cmp	r3, r1
 80001e6:	d02d      	beq.n	8000244 <memchr+0x74>
 80001e8:	f010 0f07 	tst.w	r0, #7
 80001ec:	b342      	cbz	r2, 8000240 <memchr+0x70>
 80001ee:	d1f6      	bne.n	80001de <memchr+0xe>
 80001f0:	b4f0      	push	{r4, r5, r6, r7}
 80001f2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 80001f6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 80001fa:	f022 0407 	bic.w	r4, r2, #7
 80001fe:	f07f 0700 	mvns.w	r7, #0
 8000202:	2300      	movs	r3, #0
 8000204:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000208:	3c08      	subs	r4, #8
 800020a:	ea85 0501 	eor.w	r5, r5, r1
 800020e:	ea86 0601 	eor.w	r6, r6, r1
 8000212:	fa85 f547 	uadd8	r5, r5, r7
 8000216:	faa3 f587 	sel	r5, r3, r7
 800021a:	fa86 f647 	uadd8	r6, r6, r7
 800021e:	faa5 f687 	sel	r6, r5, r7
 8000222:	b98e      	cbnz	r6, 8000248 <memchr+0x78>
 8000224:	d1ee      	bne.n	8000204 <memchr+0x34>
 8000226:	bcf0      	pop	{r4, r5, r6, r7}
 8000228:	f001 01ff 	and.w	r1, r1, #255	; 0xff
 800022c:	f002 0207 	and.w	r2, r2, #7
 8000230:	b132      	cbz	r2, 8000240 <memchr+0x70>
 8000232:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000236:	3a01      	subs	r2, #1
 8000238:	ea83 0301 	eor.w	r3, r3, r1
 800023c:	b113      	cbz	r3, 8000244 <memchr+0x74>
 800023e:	d1f8      	bne.n	8000232 <memchr+0x62>
 8000240:	2000      	movs	r0, #0
 8000242:	4770      	bx	lr
 8000244:	3801      	subs	r0, #1
 8000246:	4770      	bx	lr
 8000248:	2d00      	cmp	r5, #0
 800024a:	bf06      	itte	eq
 800024c:	4635      	moveq	r5, r6
 800024e:	3803      	subeq	r0, #3
 8000250:	3807      	subne	r0, #7
 8000252:	f015 0f01 	tst.w	r5, #1
 8000256:	d107      	bne.n	8000268 <memchr+0x98>
 8000258:	3001      	adds	r0, #1
 800025a:	f415 7f80 	tst.w	r5, #256	; 0x100
 800025e:	bf02      	ittt	eq
 8000260:	3001      	addeq	r0, #1
 8000262:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
 8000266:	3001      	addeq	r0, #1
 8000268:	bcf0      	pop	{r4, r5, r6, r7}
 800026a:	3801      	subs	r0, #1
 800026c:	4770      	bx	lr
 800026e:	bf00      	nop

08000270 <__aeabi_uldivmod>:
 8000270:	b953      	cbnz	r3, 8000288 <__aeabi_uldivmod+0x18>
 8000272:	b94a      	cbnz	r2, 8000288 <__aeabi_uldivmod+0x18>
 8000274:	2900      	cmp	r1, #0
 8000276:	bf08      	it	eq
 8000278:	2800      	cmpeq	r0, #0
 800027a:	bf1c      	itt	ne
 800027c:	f04f 31ff 	movne.w	r1, #4294967295
 8000280:	f04f 30ff 	movne.w	r0, #4294967295
 8000284:	f000 b970 	b.w	8000568 <__aeabi_idiv0>
 8000288:	f1ad 0c08 	sub.w	ip, sp, #8
 800028c:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000290:	f000 f806 	bl	80002a0 <__udivmoddi4>
 8000294:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000298:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 800029c:	b004      	add	sp, #16
 800029e:	4770      	bx	lr

080002a0 <__udivmoddi4>:
 80002a0:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80002a4:	9e08      	ldr	r6, [sp, #32]
 80002a6:	460d      	mov	r5, r1
 80002a8:	4604      	mov	r4, r0
 80002aa:	460f      	mov	r7, r1
 80002ac:	2b00      	cmp	r3, #0
 80002ae:	d14a      	bne.n	8000346 <__udivmoddi4+0xa6>
 80002b0:	428a      	cmp	r2, r1
 80002b2:	4694      	mov	ip, r2
 80002b4:	d965      	bls.n	8000382 <__udivmoddi4+0xe2>
 80002b6:	fab2 f382 	clz	r3, r2
 80002ba:	b143      	cbz	r3, 80002ce <__udivmoddi4+0x2e>
 80002bc:	fa02 fc03 	lsl.w	ip, r2, r3
 80002c0:	f1c3 0220 	rsb	r2, r3, #32
 80002c4:	409f      	lsls	r7, r3
 80002c6:	fa20 f202 	lsr.w	r2, r0, r2
 80002ca:	4317      	orrs	r7, r2
 80002cc:	409c      	lsls	r4, r3
 80002ce:	ea4f 4e1c 	mov.w	lr, ip, lsr #16
 80002d2:	fa1f f58c 	uxth.w	r5, ip
 80002d6:	fbb7 f1fe 	udiv	r1, r7, lr
 80002da:	0c22      	lsrs	r2, r4, #16
 80002dc:	fb0e 7711 	mls	r7, lr, r1, r7
 80002e0:	ea42 4207 	orr.w	r2, r2, r7, lsl #16
 80002e4:	fb01 f005 	mul.w	r0, r1, r5
 80002e8:	4290      	cmp	r0, r2
 80002ea:	d90a      	bls.n	8000302 <__udivmoddi4+0x62>
 80002ec:	eb1c 0202 	adds.w	r2, ip, r2
 80002f0:	f101 37ff 	add.w	r7, r1, #4294967295
 80002f4:	f080 811c 	bcs.w	8000530 <__udivmoddi4+0x290>
 80002f8:	4290      	cmp	r0, r2
 80002fa:	f240 8119 	bls.w	8000530 <__udivmoddi4+0x290>
 80002fe:	3902      	subs	r1, #2
 8000300:	4462      	add	r2, ip
 8000302:	1a12      	subs	r2, r2, r0
 8000304:	b2a4      	uxth	r4, r4
 8000306:	fbb2 f0fe 	udiv	r0, r2, lr
 800030a:	fb0e 2210 	mls	r2, lr, r0, r2
 800030e:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 8000312:	fb00 f505 	mul.w	r5, r0, r5
 8000316:	42a5      	cmp	r5, r4
 8000318:	d90a      	bls.n	8000330 <__udivmoddi4+0x90>
 800031a:	eb1c 0404 	adds.w	r4, ip, r4
 800031e:	f100 32ff 	add.w	r2, r0, #4294967295
 8000322:	f080 8107 	bcs.w	8000534 <__udivmoddi4+0x294>
 8000326:	42a5      	cmp	r5, r4
 8000328:	f240 8104 	bls.w	8000534 <__udivmoddi4+0x294>
 800032c:	4464      	add	r4, ip
 800032e:	3802      	subs	r0, #2
 8000330:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000334:	1b64      	subs	r4, r4, r5
 8000336:	2100      	movs	r1, #0
 8000338:	b11e      	cbz	r6, 8000342 <__udivmoddi4+0xa2>
 800033a:	40dc      	lsrs	r4, r3
 800033c:	2300      	movs	r3, #0
 800033e:	e9c6 4300 	strd	r4, r3, [r6]
 8000342:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000346:	428b      	cmp	r3, r1
 8000348:	d908      	bls.n	800035c <__udivmoddi4+0xbc>
 800034a:	2e00      	cmp	r6, #0
 800034c:	f000 80ed 	beq.w	800052a <__udivmoddi4+0x28a>
 8000350:	2100      	movs	r1, #0
 8000352:	e9c6 0500 	strd	r0, r5, [r6]
 8000356:	4608      	mov	r0, r1
 8000358:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800035c:	fab3 f183 	clz	r1, r3
 8000360:	2900      	cmp	r1, #0
 8000362:	d149      	bne.n	80003f8 <__udivmoddi4+0x158>
 8000364:	42ab      	cmp	r3, r5
 8000366:	d302      	bcc.n	800036e <__udivmoddi4+0xce>
 8000368:	4282      	cmp	r2, r0
 800036a:	f200 80f8 	bhi.w	800055e <__udivmoddi4+0x2be>
 800036e:	1a84      	subs	r4, r0, r2
 8000370:	eb65 0203 	sbc.w	r2, r5, r3
 8000374:	2001      	movs	r0, #1
 8000376:	4617      	mov	r7, r2
 8000378:	2e00      	cmp	r6, #0
 800037a:	d0e2      	beq.n	8000342 <__udivmoddi4+0xa2>
 800037c:	e9c6 4700 	strd	r4, r7, [r6]
 8000380:	e7df      	b.n	8000342 <__udivmoddi4+0xa2>
 8000382:	b902      	cbnz	r2, 8000386 <__udivmoddi4+0xe6>
 8000384:	deff      	udf	#255	; 0xff
 8000386:	fab2 f382 	clz	r3, r2
 800038a:	2b00      	cmp	r3, #0
 800038c:	f040 8090 	bne.w	80004b0 <__udivmoddi4+0x210>
 8000390:	1a8a      	subs	r2, r1, r2
 8000392:	ea4f 471c 	mov.w	r7, ip, lsr #16
 8000396:	fa1f fe8c 	uxth.w	lr, ip
 800039a:	2101      	movs	r1, #1
 800039c:	fbb2 f5f7 	udiv	r5, r2, r7
 80003a0:	fb07 2015 	mls	r0, r7, r5, r2
 80003a4:	0c22      	lsrs	r2, r4, #16
 80003a6:	ea42 4200 	orr.w	r2, r2, r0, lsl #16
 80003aa:	fb0e f005 	mul.w	r0, lr, r5
 80003ae:	4290      	cmp	r0, r2
 80003b0:	d908      	bls.n	80003c4 <__udivmoddi4+0x124>
 80003b2:	eb1c 0202 	adds.w	r2, ip, r2
 80003b6:	f105 38ff 	add.w	r8, r5, #4294967295
 80003ba:	d202      	bcs.n	80003c2 <__udivmoddi4+0x122>
 80003bc:	4290      	cmp	r0, r2
 80003be:	f200 80cb 	bhi.w	8000558 <__udivmoddi4+0x2b8>
 80003c2:	4645      	mov	r5, r8
 80003c4:	1a12      	subs	r2, r2, r0
 80003c6:	b2a4      	uxth	r4, r4
 80003c8:	fbb2 f0f7 	udiv	r0, r2, r7
 80003cc:	fb07 2210 	mls	r2, r7, r0, r2
 80003d0:	ea44 4402 	orr.w	r4, r4, r2, lsl #16
 80003d4:	fb0e fe00 	mul.w	lr, lr, r0
 80003d8:	45a6      	cmp	lr, r4
 80003da:	d908      	bls.n	80003ee <__udivmoddi4+0x14e>
 80003dc:	eb1c 0404 	adds.w	r4, ip, r4
 80003e0:	f100 32ff 	add.w	r2, r0, #4294967295
 80003e4:	d202      	bcs.n	80003ec <__udivmoddi4+0x14c>
 80003e6:	45a6      	cmp	lr, r4
 80003e8:	f200 80bb 	bhi.w	8000562 <__udivmoddi4+0x2c2>
 80003ec:	4610      	mov	r0, r2
 80003ee:	eba4 040e 	sub.w	r4, r4, lr
 80003f2:	ea40 4005 	orr.w	r0, r0, r5, lsl #16
 80003f6:	e79f      	b.n	8000338 <__udivmoddi4+0x98>
 80003f8:	f1c1 0720 	rsb	r7, r1, #32
 80003fc:	408b      	lsls	r3, r1
 80003fe:	fa22 fc07 	lsr.w	ip, r2, r7
 8000402:	ea4c 0c03 	orr.w	ip, ip, r3
 8000406:	fa05 f401 	lsl.w	r4, r5, r1
 800040a:	fa20 f307 	lsr.w	r3, r0, r7
 800040e:	40fd      	lsrs	r5, r7
 8000410:	ea4f 491c 	mov.w	r9, ip, lsr #16
 8000414:	4323      	orrs	r3, r4
 8000416:	fbb5 f8f9 	udiv	r8, r5, r9
 800041a:	fa1f fe8c 	uxth.w	lr, ip
 800041e:	fb09 5518 	mls	r5, r9, r8, r5
 8000422:	0c1c      	lsrs	r4, r3, #16
 8000424:	ea44 4405 	orr.w	r4, r4, r5, lsl #16
 8000428:	fb08 f50e 	mul.w	r5, r8, lr
 800042c:	42a5      	cmp	r5, r4
 800042e:	fa02 f201 	lsl.w	r2, r2, r1
 8000432:	fa00 f001 	lsl.w	r0, r0, r1
 8000436:	d90b      	bls.n	8000450 <__udivmoddi4+0x1b0>
 8000438:	eb1c 0404 	adds.w	r4, ip, r4
 800043c:	f108 3aff 	add.w	sl, r8, #4294967295
 8000440:	f080 8088 	bcs.w	8000554 <__udivmoddi4+0x2b4>
 8000444:	42a5      	cmp	r5, r4
 8000446:	f240 8085 	bls.w	8000554 <__udivmoddi4+0x2b4>
 800044a:	f1a8 0802 	sub.w	r8, r8, #2
 800044e:	4464      	add	r4, ip
 8000450:	1b64      	subs	r4, r4, r5
 8000452:	b29d      	uxth	r5, r3
 8000454:	fbb4 f3f9 	udiv	r3, r4, r9
 8000458:	fb09 4413 	mls	r4, r9, r3, r4
 800045c:	ea45 4404 	orr.w	r4, r5, r4, lsl #16
 8000460:	fb03 fe0e 	mul.w	lr, r3, lr
 8000464:	45a6      	cmp	lr, r4
 8000466:	d908      	bls.n	800047a <__udivmoddi4+0x1da>
 8000468:	eb1c 0404 	adds.w	r4, ip, r4
 800046c:	f103 35ff 	add.w	r5, r3, #4294967295
 8000470:	d26c      	bcs.n	800054c <__udivmoddi4+0x2ac>
 8000472:	45a6      	cmp	lr, r4
 8000474:	d96a      	bls.n	800054c <__udivmoddi4+0x2ac>
 8000476:	3b02      	subs	r3, #2
 8000478:	4464      	add	r4, ip
 800047a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 800047e:	fba3 9502 	umull	r9, r5, r3, r2
 8000482:	eba4 040e 	sub.w	r4, r4, lr
 8000486:	42ac      	cmp	r4, r5
 8000488:	46c8      	mov	r8, r9
 800048a:	46ae      	mov	lr, r5
 800048c:	d356      	bcc.n	800053c <__udivmoddi4+0x29c>
 800048e:	d053      	beq.n	8000538 <__udivmoddi4+0x298>
 8000490:	b156      	cbz	r6, 80004a8 <__udivmoddi4+0x208>
 8000492:	ebb0 0208 	subs.w	r2, r0, r8
 8000496:	eb64 040e 	sbc.w	r4, r4, lr
 800049a:	fa04 f707 	lsl.w	r7, r4, r7
 800049e:	40ca      	lsrs	r2, r1
 80004a0:	40cc      	lsrs	r4, r1
 80004a2:	4317      	orrs	r7, r2
 80004a4:	e9c6 7400 	strd	r7, r4, [r6]
 80004a8:	4618      	mov	r0, r3
 80004aa:	2100      	movs	r1, #0
 80004ac:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80004b0:	f1c3 0120 	rsb	r1, r3, #32
 80004b4:	fa02 fc03 	lsl.w	ip, r2, r3
 80004b8:	fa20 f201 	lsr.w	r2, r0, r1
 80004bc:	fa25 f101 	lsr.w	r1, r5, r1
 80004c0:	409d      	lsls	r5, r3
 80004c2:	432a      	orrs	r2, r5
 80004c4:	ea4f 471c 	mov.w	r7, ip, lsr #16
 80004c8:	fa1f fe8c 	uxth.w	lr, ip
 80004cc:	fbb1 f0f7 	udiv	r0, r1, r7
 80004d0:	fb07 1510 	mls	r5, r7, r0, r1
 80004d4:	0c11      	lsrs	r1, r2, #16
 80004d6:	ea41 4105 	orr.w	r1, r1, r5, lsl #16
 80004da:	fb00 f50e 	mul.w	r5, r0, lr
 80004de:	428d      	cmp	r5, r1
 80004e0:	fa04 f403 	lsl.w	r4, r4, r3
 80004e4:	d908      	bls.n	80004f8 <__udivmoddi4+0x258>
 80004e6:	eb1c 0101 	adds.w	r1, ip, r1
 80004ea:	f100 38ff 	add.w	r8, r0, #4294967295
 80004ee:	d22f      	bcs.n	8000550 <__udivmoddi4+0x2b0>
 80004f0:	428d      	cmp	r5, r1
 80004f2:	d92d      	bls.n	8000550 <__udivmoddi4+0x2b0>
 80004f4:	3802      	subs	r0, #2
 80004f6:	4461      	add	r1, ip
 80004f8:	1b49      	subs	r1, r1, r5
 80004fa:	b292      	uxth	r2, r2
 80004fc:	fbb1 f5f7 	udiv	r5, r1, r7
 8000500:	fb07 1115 	mls	r1, r7, r5, r1
 8000504:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000508:	fb05 f10e 	mul.w	r1, r5, lr
 800050c:	4291      	cmp	r1, r2
 800050e:	d908      	bls.n	8000522 <__udivmoddi4+0x282>
 8000510:	eb1c 0202 	adds.w	r2, ip, r2
 8000514:	f105 38ff 	add.w	r8, r5, #4294967295
 8000518:	d216      	bcs.n	8000548 <__udivmoddi4+0x2a8>
 800051a:	4291      	cmp	r1, r2
 800051c:	d914      	bls.n	8000548 <__udivmoddi4+0x2a8>
 800051e:	3d02      	subs	r5, #2
 8000520:	4462      	add	r2, ip
 8000522:	1a52      	subs	r2, r2, r1
 8000524:	ea45 4100 	orr.w	r1, r5, r0, lsl #16
 8000528:	e738      	b.n	800039c <__udivmoddi4+0xfc>
 800052a:	4631      	mov	r1, r6
 800052c:	4630      	mov	r0, r6
 800052e:	e708      	b.n	8000342 <__udivmoddi4+0xa2>
 8000530:	4639      	mov	r1, r7
 8000532:	e6e6      	b.n	8000302 <__udivmoddi4+0x62>
 8000534:	4610      	mov	r0, r2
 8000536:	e6fb      	b.n	8000330 <__udivmoddi4+0x90>
 8000538:	4548      	cmp	r0, r9
 800053a:	d2a9      	bcs.n	8000490 <__udivmoddi4+0x1f0>
 800053c:	ebb9 0802 	subs.w	r8, r9, r2
 8000540:	eb65 0e0c 	sbc.w	lr, r5, ip
 8000544:	3b01      	subs	r3, #1
 8000546:	e7a3      	b.n	8000490 <__udivmoddi4+0x1f0>
 8000548:	4645      	mov	r5, r8
 800054a:	e7ea      	b.n	8000522 <__udivmoddi4+0x282>
 800054c:	462b      	mov	r3, r5
 800054e:	e794      	b.n	800047a <__udivmoddi4+0x1da>
 8000550:	4640      	mov	r0, r8
 8000552:	e7d1      	b.n	80004f8 <__udivmoddi4+0x258>
 8000554:	46d0      	mov	r8, sl
 8000556:	e77b      	b.n	8000450 <__udivmoddi4+0x1b0>
 8000558:	3d02      	subs	r5, #2
 800055a:	4462      	add	r2, ip
 800055c:	e732      	b.n	80003c4 <__udivmoddi4+0x124>
 800055e:	4608      	mov	r0, r1
 8000560:	e70a      	b.n	8000378 <__udivmoddi4+0xd8>
 8000562:	4464      	add	r4, ip
 8000564:	3802      	subs	r0, #2
 8000566:	e742      	b.n	80003ee <__udivmoddi4+0x14e>

08000568 <__aeabi_idiv0>:
 8000568:	4770      	bx	lr
 800056a:	bf00      	nop

0800056c <LL_SPI_Enable>:
  * @rmtoll CR1          SPE           LL_SPI_Enable
  * @param  SPIx SPI Instance
  * @retval None
  */
__STATIC_INLINE void LL_SPI_Enable(SPI_TypeDef *SPIx)
{
 800056c:	b480      	push	{r7}
 800056e:	b083      	sub	sp, #12
 8000570:	af00      	add	r7, sp, #0
 8000572:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000574:	687b      	ldr	r3, [r7, #4]
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 800057c:	687b      	ldr	r3, [r7, #4]
 800057e:	601a      	str	r2, [r3, #0]
}
 8000580:	bf00      	nop
 8000582:	370c      	adds	r7, #12
 8000584:	46bd      	mov	sp, r7
 8000586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800058a:	4770      	bx	lr

0800058c <LL_SPI_SetStandard>:
  *         @arg @ref LL_SPI_PROTOCOL_MOTOROLA
  *         @arg @ref LL_SPI_PROTOCOL_TI
  * @retval None
  */
__STATIC_INLINE void LL_SPI_SetStandard(SPI_TypeDef *SPIx, uint32_t Standard)
{
 800058c:	b480      	push	{r7}
 800058e:	b083      	sub	sp, #12
 8000590:	af00      	add	r7, sp, #0
 8000592:	6078      	str	r0, [r7, #4]
 8000594:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000596:	687b      	ldr	r3, [r7, #4]
 8000598:	685b      	ldr	r3, [r3, #4]
 800059a:	f023 0210 	bic.w	r2, r3, #16
 800059e:	683b      	ldr	r3, [r7, #0]
 80005a0:	431a      	orrs	r2, r3
 80005a2:	687b      	ldr	r3, [r7, #4]
 80005a4:	605a      	str	r2, [r3, #4]
}
 80005a6:	bf00      	nop
 80005a8:	370c      	adds	r7, #12
 80005aa:	46bd      	mov	sp, r7
 80005ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005b0:	4770      	bx	lr

080005b2 <LL_SPI_IsActiveFlag_RXNE>:
  * @rmtoll SR           RXNE          LL_SPI_IsActiveFlag_RXNE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_RXNE(SPI_TypeDef *SPIx)
{
 80005b2:	b480      	push	{r7}
 80005b4:	b083      	sub	sp, #12
 80005b6:	af00      	add	r7, sp, #0
 80005b8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 80005ba:	687b      	ldr	r3, [r7, #4]
 80005bc:	689b      	ldr	r3, [r3, #8]
 80005be:	f003 0301 	and.w	r3, r3, #1
 80005c2:	2b01      	cmp	r3, #1
 80005c4:	d101      	bne.n	80005ca <LL_SPI_IsActiveFlag_RXNE+0x18>
 80005c6:	2301      	movs	r3, #1
 80005c8:	e000      	b.n	80005cc <LL_SPI_IsActiveFlag_RXNE+0x1a>
 80005ca:	2300      	movs	r3, #0
}
 80005cc:	4618      	mov	r0, r3
 80005ce:	370c      	adds	r7, #12
 80005d0:	46bd      	mov	sp, r7
 80005d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005d6:	4770      	bx	lr

080005d8 <LL_SPI_IsActiveFlag_TXE>:
  * @rmtoll SR           TXE           LL_SPI_IsActiveFlag_TXE
  * @param  SPIx SPI Instance
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_SPI_IsActiveFlag_TXE(SPI_TypeDef *SPIx)
{
 80005d8:	b480      	push	{r7}
 80005da:	b083      	sub	sp, #12
 80005dc:	af00      	add	r7, sp, #0
 80005de:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 80005e0:	687b      	ldr	r3, [r7, #4]
 80005e2:	689b      	ldr	r3, [r3, #8]
 80005e4:	f003 0302 	and.w	r3, r3, #2
 80005e8:	2b02      	cmp	r3, #2
 80005ea:	d101      	bne.n	80005f0 <LL_SPI_IsActiveFlag_TXE+0x18>
 80005ec:	2301      	movs	r3, #1
 80005ee:	e000      	b.n	80005f2 <LL_SPI_IsActiveFlag_TXE+0x1a>
 80005f0:	2300      	movs	r3, #0
}
 80005f2:	4618      	mov	r0, r3
 80005f4:	370c      	adds	r7, #12
 80005f6:	46bd      	mov	sp, r7
 80005f8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80005fc:	4770      	bx	lr

080005fe <LL_SPI_ReceiveData8>:
  * @rmtoll DR           DR            LL_SPI_ReceiveData8
  * @param  SPIx SPI Instance
  * @retval RxData Value between Min_Data=0x00 and Max_Data=0xFF
  */
__STATIC_INLINE uint8_t LL_SPI_ReceiveData8(SPI_TypeDef *SPIx)
{
 80005fe:	b480      	push	{r7}
 8000600:	b083      	sub	sp, #12
 8000602:	af00      	add	r7, sp, #0
 8000604:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000606:	687b      	ldr	r3, [r7, #4]
 8000608:	330c      	adds	r3, #12
 800060a:	781b      	ldrb	r3, [r3, #0]
 800060c:	b2db      	uxtb	r3, r3
}
 800060e:	4618      	mov	r0, r3
 8000610:	370c      	adds	r7, #12
 8000612:	46bd      	mov	sp, r7
 8000614:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000618:	4770      	bx	lr

0800061a <LL_SPI_TransmitData8>:
  * @param  SPIx SPI Instance
  * @param  TxData Value between Min_Data=0x00 and Max_Data=0xFF
  * @retval None
  */
__STATIC_INLINE void LL_SPI_TransmitData8(SPI_TypeDef *SPIx, uint8_t TxData)
{
 800061a:	b480      	push	{r7}
 800061c:	b085      	sub	sp, #20
 800061e:	af00      	add	r7, sp, #0
 8000620:	6078      	str	r0, [r7, #4]
 8000622:	460b      	mov	r3, r1
 8000624:	70fb      	strb	r3, [r7, #3]
#if defined (__GNUC__)
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000626:	687b      	ldr	r3, [r7, #4]
 8000628:	330c      	adds	r3, #12
 800062a:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 800062c:	68fb      	ldr	r3, [r7, #12]
 800062e:	78fa      	ldrb	r2, [r7, #3]
 8000630:	701a      	strb	r2, [r3, #0]
#else
  *((__IO uint8_t *)&SPIx->DR) = TxData;
#endif /* __GNUC__ */
}
 8000632:	bf00      	nop
 8000634:	3714      	adds	r7, #20
 8000636:	46bd      	mov	sp, r7
 8000638:	f85d 7b04 	ldr.w	r7, [sp], #4
 800063c:	4770      	bx	lr
	...

08000640 <LL_AHB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_AHB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000640:	b480      	push	{r7}
 8000642:	b085      	sub	sp, #20
 8000644:	af00      	add	r7, sp, #0
 8000646:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000648:	4b08      	ldr	r3, [pc, #32]	; (800066c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800064a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 800064c:	4907      	ldr	r1, [pc, #28]	; (800066c <LL_AHB1_GRP1_EnableClock+0x2c>)
 800064e:	687b      	ldr	r3, [r7, #4]
 8000650:	4313      	orrs	r3, r2
 8000652:	630b      	str	r3, [r1, #48]	; 0x30
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000654:	4b05      	ldr	r3, [pc, #20]	; (800066c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000656:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000658:	687b      	ldr	r3, [r7, #4]
 800065a:	4013      	ands	r3, r2
 800065c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800065e:	68fb      	ldr	r3, [r7, #12]
}
 8000660:	bf00      	nop
 8000662:	3714      	adds	r7, #20
 8000664:	46bd      	mov	sp, r7
 8000666:	f85d 7b04 	ldr.w	r7, [sp], #4
 800066a:	4770      	bx	lr
 800066c:	40023800 	.word	0x40023800

08000670 <LL_APB1_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB1_GRP1_EnableClock(uint32_t Periphs)
{
 8000670:	b480      	push	{r7}
 8000672:	b085      	sub	sp, #20
 8000674:	af00      	add	r7, sp, #0
 8000676:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB1ENR, Periphs);
 8000678:	4b08      	ldr	r3, [pc, #32]	; (800069c <LL_APB1_GRP1_EnableClock+0x2c>)
 800067a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 800067c:	4907      	ldr	r1, [pc, #28]	; (800069c <LL_APB1_GRP1_EnableClock+0x2c>)
 800067e:	687b      	ldr	r3, [r7, #4]
 8000680:	4313      	orrs	r3, r2
 8000682:	640b      	str	r3, [r1, #64]	; 0x40
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8000684:	4b05      	ldr	r3, [pc, #20]	; (800069c <LL_APB1_GRP1_EnableClock+0x2c>)
 8000686:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8000688:	687b      	ldr	r3, [r7, #4]
 800068a:	4013      	ands	r3, r2
 800068c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 800068e:	68fb      	ldr	r3, [r7, #12]
}
 8000690:	bf00      	nop
 8000692:	3714      	adds	r7, #20
 8000694:	46bd      	mov	sp, r7
 8000696:	f85d 7b04 	ldr.w	r7, [sp], #4
 800069a:	4770      	bx	lr
 800069c:	40023800 	.word	0x40023800

080006a0 <LL_GPIO_IsInputPinSet>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval State of bit (1 or 0).
  */
__STATIC_INLINE uint32_t LL_GPIO_IsInputPinSet(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80006a0:	b480      	push	{r7}
 80006a2:	b083      	sub	sp, #12
 80006a4:	af00      	add	r7, sp, #0
 80006a6:	6078      	str	r0, [r7, #4]
 80006a8:	6039      	str	r1, [r7, #0]
  return (READ_BIT(GPIOx->IDR, PinMask) == (PinMask));
 80006aa:	687b      	ldr	r3, [r7, #4]
 80006ac:	691a      	ldr	r2, [r3, #16]
 80006ae:	683b      	ldr	r3, [r7, #0]
 80006b0:	4013      	ands	r3, r2
 80006b2:	683a      	ldr	r2, [r7, #0]
 80006b4:	429a      	cmp	r2, r3
 80006b6:	bf0c      	ite	eq
 80006b8:	2301      	moveq	r3, #1
 80006ba:	2300      	movne	r3, #0
 80006bc:	b2db      	uxtb	r3, r3
}
 80006be:	4618      	mov	r0, r3
 80006c0:	370c      	adds	r7, #12
 80006c2:	46bd      	mov	sp, r7
 80006c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006c8:	4770      	bx	lr

080006ca <LL_GPIO_SetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_SetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80006ca:	b480      	push	{r7}
 80006cc:	b083      	sub	sp, #12
 80006ce:	af00      	add	r7, sp, #0
 80006d0:	6078      	str	r0, [r7, #4]
 80006d2:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 80006d4:	687b      	ldr	r3, [r7, #4]
 80006d6:	683a      	ldr	r2, [r7, #0]
 80006d8:	619a      	str	r2, [r3, #24]
}
 80006da:	bf00      	nop
 80006dc:	370c      	adds	r7, #12
 80006de:	46bd      	mov	sp, r7
 80006e0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80006e4:	4770      	bx	lr

080006e6 <LL_GPIO_ResetOutputPin>:
  *         @arg @ref LL_GPIO_PIN_15
  *         @arg @ref LL_GPIO_PIN_ALL
  * @retval None
  */
__STATIC_INLINE void LL_GPIO_ResetOutputPin(GPIO_TypeDef *GPIOx, uint32_t PinMask)
{
 80006e6:	b480      	push	{r7}
 80006e8:	b083      	sub	sp, #12
 80006ea:	af00      	add	r7, sp, #0
 80006ec:	6078      	str	r0, [r7, #4]
 80006ee:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 80006f0:	683b      	ldr	r3, [r7, #0]
 80006f2:	041a      	lsls	r2, r3, #16
 80006f4:	687b      	ldr	r3, [r7, #4]
 80006f6:	619a      	str	r2, [r3, #24]
}
 80006f8:	bf00      	nop
 80006fa:	370c      	adds	r7, #12
 80006fc:	46bd      	mov	sp, r7
 80006fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000702:	4770      	bx	lr

08000704 <BNO080_GPIO_SPI_Initialization>:
int16_t gyro_Q1 = 9;
int16_t magnetometer_Q1 = 4;


void BNO080_GPIO_SPI_Initialization(void)
{
 8000704:	b580      	push	{r7, lr}
 8000706:	b090      	sub	sp, #64	; 0x40
 8000708:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800070a:	f107 0318 	add.w	r3, r7, #24
 800070e:	2228      	movs	r2, #40	; 0x28
 8000710:	2100      	movs	r1, #0
 8000712:	4618      	mov	r0, r3
 8000714:	f005 fb44 	bl	8005da0 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000718:	463b      	mov	r3, r7
 800071a:	2200      	movs	r2, #0
 800071c:	601a      	str	r2, [r3, #0]
 800071e:	605a      	str	r2, [r3, #4]
 8000720:	609a      	str	r2, [r3, #8]
 8000722:	60da      	str	r2, [r3, #12]
 8000724:	611a      	str	r2, [r3, #16]
 8000726:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8000728:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 800072c:	f7ff ffa0 	bl	8000670 <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8000730:	2002      	movs	r0, #2
 8000732:	f7ff ff85 	bl	8000640 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000736:	2004      	movs	r0, #4
 8000738:	f7ff ff82 	bl	8000640 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 800073c:	2001      	movs	r0, #1
 800073e:	f7ff ff7f 	bl	8000640 <LL_AHB1_GRP1_EnableClock>
	/**SPI2 GPIO Configuration
	PB13   ------> SPI2_SCK
	PB14   ------> SPI2_MISO
	PB15   ------> SPI2_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8000742:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8000746:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000748:	2302      	movs	r3, #2
 800074a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800074c:	2303      	movs	r3, #3
 800074e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000750:	2300      	movs	r3, #0
 8000752:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000754:	2300      	movs	r3, #0
 8000756:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000758:	2305      	movs	r3, #5
 800075a:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800075c:	463b      	mov	r3, r7
 800075e:	4619      	mov	r1, r3
 8000760:	4841      	ldr	r0, [pc, #260]	; (8000868 <BNO080_GPIO_SPI_Initialization+0x164>)
 8000762:	f005 f81e 	bl	80057a2 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000766:	2300      	movs	r3, #0
 8000768:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 800076a:	f44f 7382 	mov.w	r3, #260	; 0x104
 800076e:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8000770:	2300      	movs	r3, #0
 8000772:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8000774:	2302      	movs	r3, #2
 8000776:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8000778:	2301      	movs	r3, #1
 800077a:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 800077c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000780:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8000782:	2318      	movs	r3, #24
 8000784:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8000786:	2300      	movs	r3, #0
 8000788:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 800078a:	2300      	movs	r3, #0
 800078c:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 800078e:	230a      	movs	r3, #10
 8000790:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(BNO080_SPI_CHANNEL, &SPI_InitStruct);
 8000792:	f107 0318 	add.w	r3, r7, #24
 8000796:	4619      	mov	r1, r3
 8000798:	4834      	ldr	r0, [pc, #208]	; (800086c <BNO080_GPIO_SPI_Initialization+0x168>)
 800079a:	f005 f8a6 	bl	80058ea <LL_SPI_Init>
	LL_SPI_SetStandard(BNO080_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 800079e:	2100      	movs	r1, #0
 80007a0:	4832      	ldr	r0, [pc, #200]	; (800086c <BNO080_GPIO_SPI_Initialization+0x168>)
 80007a2:	f7ff fef3 	bl	800058c <LL_SPI_SetStandard>
	 * PA8  ------> BNO080_PS0/WAKE (output)
	 * PC9  ------> BNO080_RST (output)
	 * PC8  ------> BNO080_INT (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(BNO080_RST_PORT, BNO080_RST_PIN);
 80007a6:	f44f 7100 	mov.w	r1, #512	; 0x200
 80007aa:	4831      	ldr	r0, [pc, #196]	; (8000870 <BNO080_GPIO_SPI_Initialization+0x16c>)
 80007ac:	f7ff ff9b 	bl	80006e6 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_SPI_CS_PORT, BNO080_SPI_CS_PIN);
 80007b0:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80007b4:	482c      	ldr	r0, [pc, #176]	; (8000868 <BNO080_GPIO_SPI_Initialization+0x164>)
 80007b6:	f7ff ff96 	bl	80006e6 <LL_GPIO_ResetOutputPin>
	LL_GPIO_ResetOutputPin(BNO080_PS0_WAKE_PORT, BNO080_PS0_WAKE_PIN);
 80007ba:	f44f 7180 	mov.w	r1, #256	; 0x100
 80007be:	482d      	ldr	r0, [pc, #180]	; (8000874 <BNO080_GPIO_SPI_Initialization+0x170>)
 80007c0:	f7ff ff91 	bl	80006e6 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_SPI_CS_PIN;
 80007c4:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80007c8:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80007ca:	2301      	movs	r3, #1
 80007cc:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80007ce:	2303      	movs	r3, #3
 80007d0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80007d2:	2300      	movs	r3, #0
 80007d4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80007d6:	2300      	movs	r3, #0
 80007d8:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_SPI_CS_PORT, &GPIO_InitStruct);
 80007da:	463b      	mov	r3, r7
 80007dc:	4619      	mov	r1, r3
 80007de:	4822      	ldr	r0, [pc, #136]	; (8000868 <BNO080_GPIO_SPI_Initialization+0x164>)
 80007e0:	f004 ffdf 	bl	80057a2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_RST_PIN;
 80007e4:	f44f 7300 	mov.w	r3, #512	; 0x200
 80007e8:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80007ea:	2301      	movs	r3, #1
 80007ec:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80007ee:	2303      	movs	r3, #3
 80007f0:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80007f2:	2300      	movs	r3, #0
 80007f4:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80007f6:	2300      	movs	r3, #0
 80007f8:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_RST_PORT, &GPIO_InitStruct);
 80007fa:	463b      	mov	r3, r7
 80007fc:	4619      	mov	r1, r3
 80007fe:	481c      	ldr	r0, [pc, #112]	; (8000870 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8000800:	f004 ffcf 	bl	80057a2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_PS0_WAKE_PIN;
 8000804:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000808:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 800080a:	2301      	movs	r3, #1
 800080c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 800080e:	2303      	movs	r3, #3
 8000810:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000812:	2300      	movs	r3, #0
 8000814:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000816:	2300      	movs	r3, #0
 8000818:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_PS0_WAKE_PORT, &GPIO_InitStruct);
 800081a:	463b      	mov	r3, r7
 800081c:	4619      	mov	r1, r3
 800081e:	4815      	ldr	r0, [pc, #84]	; (8000874 <BNO080_GPIO_SPI_Initialization+0x170>)
 8000820:	f004 ffbf 	bl	80057a2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = BNO080_INT_PIN;
 8000824:	f44f 7380 	mov.w	r3, #256	; 0x100
 8000828:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 800082a:	2300      	movs	r3, #0
 800082c:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 800082e:	2301      	movs	r3, #1
 8000830:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(BNO080_INT_PORT, &GPIO_InitStruct);
 8000832:	463b      	mov	r3, r7
 8000834:	4619      	mov	r1, r3
 8000836:	480e      	ldr	r0, [pc, #56]	; (8000870 <BNO080_GPIO_SPI_Initialization+0x16c>)
 8000838:	f004 ffb3 	bl	80057a2 <LL_GPIO_Init>

	LL_SPI_Enable(BNO080_SPI_CHANNEL);
 800083c:	480b      	ldr	r0, [pc, #44]	; (800086c <BNO080_GPIO_SPI_Initialization+0x168>)
 800083e:	f7ff fe95 	bl	800056c <LL_SPI_Enable>

	CHIP_DESELECT(BNO080);
 8000842:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000846:	4808      	ldr	r0, [pc, #32]	; (8000868 <BNO080_GPIO_SPI_Initialization+0x164>)
 8000848:	f7ff ff3f 	bl	80006ca <LL_GPIO_SetOutputPin>
	WAKE_HIGH();
 800084c:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000850:	4808      	ldr	r0, [pc, #32]	; (8000874 <BNO080_GPIO_SPI_Initialization+0x170>)
 8000852:	f7ff ff3a 	bl	80006ca <LL_GPIO_SetOutputPin>
	RESET_HIGH();
 8000856:	f44f 7100 	mov.w	r1, #512	; 0x200
 800085a:	4805      	ldr	r0, [pc, #20]	; (8000870 <BNO080_GPIO_SPI_Initialization+0x16c>)
 800085c:	f7ff ff35 	bl	80006ca <LL_GPIO_SetOutputPin>
}
 8000860:	bf00      	nop
 8000862:	3740      	adds	r7, #64	; 0x40
 8000864:	46bd      	mov	sp, r7
 8000866:	bd80      	pop	{r7, pc}
 8000868:	40020400 	.word	0x40020400
 800086c:	40003800 	.word	0x40003800
 8000870:	40020800 	.word	0x40020800
 8000874:	40020000 	.word	0x40020000

08000878 <BNO080_Initialization>:

int BNO080_Initialization(void)
{
 8000878:	b580      	push	{r7, lr}
 800087a:	b082      	sub	sp, #8
 800087c:	af02      	add	r7, sp, #8
	BNO080_GPIO_SPI_Initialization();
 800087e:	f7ff ff41 	bl	8000704 <BNO080_GPIO_SPI_Initialization>
	
	printf("Checking BNO080...");
 8000882:	482e      	ldr	r0, [pc, #184]	; (800093c <BNO080_Initialization+0xc4>)
 8000884:	f005 f946 	bl	8005b14 <iprintf>
	
	CHIP_DESELECT(BNO080);
 8000888:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 800088c:	482c      	ldr	r0, [pc, #176]	; (8000940 <BNO080_Initialization+0xc8>)
 800088e:	f7ff ff1c 	bl	80006ca <LL_GPIO_SetOutputPin>
	
	//Configure the BNO080 for SPI communication
	WAKE_HIGH();	//Before boot up the PS0/WAK pin must be high to enter SPI mode
 8000892:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000896:	482b      	ldr	r0, [pc, #172]	; (8000944 <BNO080_Initialization+0xcc>)
 8000898:	f7ff ff17 	bl	80006ca <LL_GPIO_SetOutputPin>
	RESET_LOW();	//Reset BNO080
 800089c:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008a0:	4829      	ldr	r0, [pc, #164]	; (8000948 <BNO080_Initialization+0xd0>)
 80008a2:	f7ff ff20 	bl	80006e6 <LL_GPIO_ResetOutputPin>
	HAL_Delay(200);	//Min length not specified in datasheet?
 80008a6:	20c8      	movs	r0, #200	; 0xc8
 80008a8:	f001 fe72 	bl	8002590 <HAL_Delay>
	RESET_HIGH();	//Bring out of reset
 80008ac:	f44f 7100 	mov.w	r1, #512	; 0x200
 80008b0:	4825      	ldr	r0, [pc, #148]	; (8000948 <BNO080_Initialization+0xd0>)
 80008b2:	f7ff ff0a 	bl	80006ca <LL_GPIO_SetOutputPin>
	
	BNO080_waitForSPI(); //Wait until INT pin goes low.
 80008b6:	f000 f8d7 	bl	8000a68 <BNO080_waitForSPI>
	
	//At system startup, the hub must send its full advertisement message (see 5.2 and 5.3) to the
	//host. It must not send any other data until this step is complete.
	//When BNO080 first boots it broadcasts big startup packet
	//Read it and dump it
	BNO080_waitForSPI(); //Wait for assertion of INT before reading advert message.
 80008ba:	f000 f8d5 	bl	8000a68 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80008be:	f000 f8f7 	bl	8000ab0 <BNO080_receivePacket>
	
	//The BNO080 will then transmit an unsolicited Initialize Response (see 6.4.5.2)
	//Read it and dump it
	BNO080_waitForSPI();  //Wait for assertion of INT before reading Init response
 80008c2:	f000 f8d1 	bl	8000a68 <BNO080_waitForSPI>
	BNO080_receivePacket();
 80008c6:	f000 f8f3 	bl	8000ab0 <BNO080_receivePacket>
	
	//Check communication with device
	shtpData[0] = SHTP_REPORT_PRODUCT_ID_REQUEST; //Request the product ID and reset info
 80008ca:	4b20      	ldr	r3, [pc, #128]	; (800094c <BNO080_Initialization+0xd4>)
 80008cc:	22f9      	movs	r2, #249	; 0xf9
 80008ce:	701a      	strb	r2, [r3, #0]
	shtpData[1] = 0;						 //Reserved
 80008d0:	4b1e      	ldr	r3, [pc, #120]	; (800094c <BNO080_Initialization+0xd4>)
 80008d2:	2200      	movs	r2, #0
 80008d4:	705a      	strb	r2, [r3, #1]
	
	//Transmit packet on channel 2, 2 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 2);
 80008d6:	2102      	movs	r1, #2
 80008d8:	2002      	movs	r0, #2
 80008da:	f000 f959 	bl	8000b90 <BNO080_sendPacket>
	
	//Now we wait for response
	BNO080_waitForSPI();
 80008de:	f000 f8c3 	bl	8000a68 <BNO080_waitForSPI>
	if (BNO080_receivePacket() == 1)
 80008e2:	f000 f8e5 	bl	8000ab0 <BNO080_receivePacket>
 80008e6:	4603      	mov	r3, r0
 80008e8:	2b01      	cmp	r3, #1
 80008ea:	d11b      	bne.n	8000924 <BNO080_Initialization+0xac>
	{
		printf("header: %d %d %d %d\n", shtpHeader[0], shtpHeader[1], shtpHeader[2], shtpHeader[3]);
 80008ec:	4b18      	ldr	r3, [pc, #96]	; (8000950 <BNO080_Initialization+0xd8>)
 80008ee:	781b      	ldrb	r3, [r3, #0]
 80008f0:	4619      	mov	r1, r3
 80008f2:	4b17      	ldr	r3, [pc, #92]	; (8000950 <BNO080_Initialization+0xd8>)
 80008f4:	785b      	ldrb	r3, [r3, #1]
 80008f6:	461a      	mov	r2, r3
 80008f8:	4b15      	ldr	r3, [pc, #84]	; (8000950 <BNO080_Initialization+0xd8>)
 80008fa:	789b      	ldrb	r3, [r3, #2]
 80008fc:	4618      	mov	r0, r3
 80008fe:	4b14      	ldr	r3, [pc, #80]	; (8000950 <BNO080_Initialization+0xd8>)
 8000900:	78db      	ldrb	r3, [r3, #3]
 8000902:	9300      	str	r3, [sp, #0]
 8000904:	4603      	mov	r3, r0
 8000906:	4813      	ldr	r0, [pc, #76]	; (8000954 <BNO080_Initialization+0xdc>)
 8000908:	f005 f904 	bl	8005b14 <iprintf>
		if (shtpData[0] == SHTP_REPORT_PRODUCT_ID_RESPONSE)
 800090c:	4b0f      	ldr	r3, [pc, #60]	; (800094c <BNO080_Initialization+0xd4>)
 800090e:	781b      	ldrb	r3, [r3, #0]
 8000910:	2bf8      	cmp	r3, #248	; 0xf8
 8000912:	d107      	bne.n	8000924 <BNO080_Initialization+0xac>
		{
			printf("BNO080 who_am_i = 0x%02x...ok\n\n", shtpData[0]);
 8000914:	4b0d      	ldr	r3, [pc, #52]	; (800094c <BNO080_Initialization+0xd4>)
 8000916:	781b      	ldrb	r3, [r3, #0]
 8000918:	4619      	mov	r1, r3
 800091a:	480f      	ldr	r0, [pc, #60]	; (8000958 <BNO080_Initialization+0xe0>)
 800091c:	f005 f8fa 	bl	8005b14 <iprintf>
			return (0);
 8000920:	2300      	movs	r3, #0
 8000922:	e007      	b.n	8000934 <BNO080_Initialization+0xbc>
		}// Sensor OK
	}
	
	printf("BNO080 Not OK: 0x%02x Should be 0x%02x\n", shtpData[0], SHTP_REPORT_PRODUCT_ID_RESPONSE);
 8000924:	4b09      	ldr	r3, [pc, #36]	; (800094c <BNO080_Initialization+0xd4>)
 8000926:	781b      	ldrb	r3, [r3, #0]
 8000928:	22f8      	movs	r2, #248	; 0xf8
 800092a:	4619      	mov	r1, r3
 800092c:	480b      	ldr	r0, [pc, #44]	; (800095c <BNO080_Initialization+0xe4>)
 800092e:	f005 f8f1 	bl	8005b14 <iprintf>
	return (1); //Something went wrong
 8000932:	2301      	movs	r3, #1
}
 8000934:	4618      	mov	r0, r3
 8000936:	46bd      	mov	sp, r7
 8000938:	bd80      	pop	{r7, pc}
 800093a:	bf00      	nop
 800093c:	080068cc 	.word	0x080068cc
 8000940:	40020400 	.word	0x40020400
 8000944:	40020000 	.word	0x40020000
 8000948:	40020800 	.word	0x40020800
 800094c:	20000088 	.word	0x20000088
 8000950:	20000084 	.word	0x20000084
 8000954:	080068e0 	.word	0x080068e0
 8000958:	080068f8 	.word	0x080068f8
 800095c:	08006918 	.word	0x08006918

08000960 <SPI2_SendByte>:

unsigned char SPI2_SendByte(unsigned char data)
{
 8000960:	b580      	push	{r7, lr}
 8000962:	b082      	sub	sp, #8
 8000964:	af00      	add	r7, sp, #0
 8000966:	4603      	mov	r3, r0
 8000968:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(BNO080_SPI_CHANNEL)==RESET);
 800096a:	bf00      	nop
 800096c:	480c      	ldr	r0, [pc, #48]	; (80009a0 <SPI2_SendByte+0x40>)
 800096e:	f7ff fe33 	bl	80005d8 <LL_SPI_IsActiveFlag_TXE>
 8000972:	4603      	mov	r3, r0
 8000974:	2b00      	cmp	r3, #0
 8000976:	d0f9      	beq.n	800096c <SPI2_SendByte+0xc>
	LL_SPI_TransmitData8(BNO080_SPI_CHANNEL, data);
 8000978:	79fb      	ldrb	r3, [r7, #7]
 800097a:	4619      	mov	r1, r3
 800097c:	4808      	ldr	r0, [pc, #32]	; (80009a0 <SPI2_SendByte+0x40>)
 800097e:	f7ff fe4c 	bl	800061a <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(BNO080_SPI_CHANNEL)==RESET);
 8000982:	bf00      	nop
 8000984:	4806      	ldr	r0, [pc, #24]	; (80009a0 <SPI2_SendByte+0x40>)
 8000986:	f7ff fe14 	bl	80005b2 <LL_SPI_IsActiveFlag_RXNE>
 800098a:	4603      	mov	r3, r0
 800098c:	2b00      	cmp	r3, #0
 800098e:	d0f9      	beq.n	8000984 <SPI2_SendByte+0x24>
	return LL_SPI_ReceiveData8(BNO080_SPI_CHANNEL);
 8000990:	4803      	ldr	r0, [pc, #12]	; (80009a0 <SPI2_SendByte+0x40>)
 8000992:	f7ff fe34 	bl	80005fe <LL_SPI_ReceiveData8>
 8000996:	4603      	mov	r3, r0
}
 8000998:	4618      	mov	r0, r3
 800099a:	3708      	adds	r7, #8
 800099c:	46bd      	mov	sp, r7
 800099e:	bd80      	pop	{r7, pc}
 80009a0:	40003800 	.word	0x40003800

080009a4 <BNO080_enableRotationVector>:
	return fixedPointValue * powf(2, qPoint * -1);
}

//Sends the packet to enable the rotation vector
void BNO080_enableRotationVector(uint16_t timeBetweenReports)
{
 80009a4:	b580      	push	{r7, lr}
 80009a6:	b082      	sub	sp, #8
 80009a8:	af00      	add	r7, sp, #0
 80009aa:	4603      	mov	r3, r0
 80009ac:	80fb      	strh	r3, [r7, #6]
	BNO080_setFeatureCommand(SENSOR_REPORTID_ROTATION_VECTOR, timeBetweenReports, 0);
 80009ae:	88fb      	ldrh	r3, [r7, #6]
 80009b0:	2200      	movs	r2, #0
 80009b2:	4619      	mov	r1, r3
 80009b4:	2005      	movs	r0, #5
 80009b6:	f000 f805 	bl	80009c4 <BNO080_setFeatureCommand>
}
 80009ba:	bf00      	nop
 80009bc:	3708      	adds	r7, #8
 80009be:	46bd      	mov	sp, r7
 80009c0:	bd80      	pop	{r7, pc}
	...

080009c4 <BNO080_setFeatureCommand>:
}

//Given a sensor's report ID, this tells the BNO080 to begin reporting the values
//Also sets the specific config word. Useful for personal activity classifier
void BNO080_setFeatureCommand(uint8_t reportID, uint32_t microsBetweenReports, uint32_t specificConfig)
{
 80009c4:	b580      	push	{r7, lr}
 80009c6:	b084      	sub	sp, #16
 80009c8:	af00      	add	r7, sp, #0
 80009ca:	4603      	mov	r3, r0
 80009cc:	60b9      	str	r1, [r7, #8]
 80009ce:	607a      	str	r2, [r7, #4]
 80009d0:	73fb      	strb	r3, [r7, #15]
	shtpData[0] = SHTP_REPORT_SET_FEATURE_COMMAND;	 //Set feature command. Reference page 55
 80009d2:	4b24      	ldr	r3, [pc, #144]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 80009d4:	22fd      	movs	r2, #253	; 0xfd
 80009d6:	701a      	strb	r2, [r3, #0]
	shtpData[1] = reportID;						 //Feature Report ID. 0x01 = Accelerometer, 0x05 = Rotation vector
 80009d8:	4a22      	ldr	r2, [pc, #136]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 80009da:	7bfb      	ldrb	r3, [r7, #15]
 80009dc:	7053      	strb	r3, [r2, #1]
	shtpData[2] = 0;							 //Feature flags
 80009de:	4b21      	ldr	r3, [pc, #132]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 80009e0:	2200      	movs	r2, #0
 80009e2:	709a      	strb	r2, [r3, #2]
	shtpData[3] = 0;							 //Change sensitivity (LSB)
 80009e4:	4b1f      	ldr	r3, [pc, #124]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 80009e6:	2200      	movs	r2, #0
 80009e8:	70da      	strb	r2, [r3, #3]
	shtpData[4] = 0;							 //Change sensitivity (MSB)
 80009ea:	4b1e      	ldr	r3, [pc, #120]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 80009ec:	2200      	movs	r2, #0
 80009ee:	711a      	strb	r2, [r3, #4]
	shtpData[5] = (microsBetweenReports >> 0) & 0xFF;  //Report interval (LSB) in microseconds. 0x7A120 = 500ms
 80009f0:	68bb      	ldr	r3, [r7, #8]
 80009f2:	b2da      	uxtb	r2, r3
 80009f4:	4b1b      	ldr	r3, [pc, #108]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 80009f6:	715a      	strb	r2, [r3, #5]
	shtpData[6] = (microsBetweenReports >> 8) & 0xFF;  //Report interval
 80009f8:	68bb      	ldr	r3, [r7, #8]
 80009fa:	0a1b      	lsrs	r3, r3, #8
 80009fc:	b2da      	uxtb	r2, r3
 80009fe:	4b19      	ldr	r3, [pc, #100]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 8000a00:	719a      	strb	r2, [r3, #6]
	shtpData[7] = (microsBetweenReports >> 16) & 0xFF; //Report interval
 8000a02:	68bb      	ldr	r3, [r7, #8]
 8000a04:	0c1b      	lsrs	r3, r3, #16
 8000a06:	b2da      	uxtb	r2, r3
 8000a08:	4b16      	ldr	r3, [pc, #88]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 8000a0a:	71da      	strb	r2, [r3, #7]
	shtpData[8] = (microsBetweenReports >> 24) & 0xFF; //Report interval (MSB)
 8000a0c:	68bb      	ldr	r3, [r7, #8]
 8000a0e:	0e1b      	lsrs	r3, r3, #24
 8000a10:	b2da      	uxtb	r2, r3
 8000a12:	4b14      	ldr	r3, [pc, #80]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 8000a14:	721a      	strb	r2, [r3, #8]
	shtpData[9] = 0;							 //Batch Interval (LSB)
 8000a16:	4b13      	ldr	r3, [pc, #76]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 8000a18:	2200      	movs	r2, #0
 8000a1a:	725a      	strb	r2, [r3, #9]
	shtpData[10] = 0;							 //Batch Interval
 8000a1c:	4b11      	ldr	r3, [pc, #68]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 8000a1e:	2200      	movs	r2, #0
 8000a20:	729a      	strb	r2, [r3, #10]
	shtpData[11] = 0;							 //Batch Interval
 8000a22:	4b10      	ldr	r3, [pc, #64]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 8000a24:	2200      	movs	r2, #0
 8000a26:	72da      	strb	r2, [r3, #11]
	shtpData[12] = 0;							 //Batch Interval (MSB)
 8000a28:	4b0e      	ldr	r3, [pc, #56]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 8000a2a:	2200      	movs	r2, #0
 8000a2c:	731a      	strb	r2, [r3, #12]
	shtpData[13] = (specificConfig >> 0) & 0xFF;	   	 //Sensor-specific config (LSB)
 8000a2e:	687b      	ldr	r3, [r7, #4]
 8000a30:	b2da      	uxtb	r2, r3
 8000a32:	4b0c      	ldr	r3, [pc, #48]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 8000a34:	735a      	strb	r2, [r3, #13]
	shtpData[14] = (specificConfig >> 8) & 0xFF;	   	 //Sensor-specific config
 8000a36:	687b      	ldr	r3, [r7, #4]
 8000a38:	0a1b      	lsrs	r3, r3, #8
 8000a3a:	b2da      	uxtb	r2, r3
 8000a3c:	4b09      	ldr	r3, [pc, #36]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 8000a3e:	739a      	strb	r2, [r3, #14]
	shtpData[15] = (specificConfig >> 16) & 0xFF;	 //Sensor-specific config
 8000a40:	687b      	ldr	r3, [r7, #4]
 8000a42:	0c1b      	lsrs	r3, r3, #16
 8000a44:	b2da      	uxtb	r2, r3
 8000a46:	4b07      	ldr	r3, [pc, #28]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 8000a48:	73da      	strb	r2, [r3, #15]
	shtpData[16] = (specificConfig >> 24) & 0xFF;	 //Sensor-specific config (MSB)
 8000a4a:	687b      	ldr	r3, [r7, #4]
 8000a4c:	0e1b      	lsrs	r3, r3, #24
 8000a4e:	b2da      	uxtb	r2, r3
 8000a50:	4b04      	ldr	r3, [pc, #16]	; (8000a64 <BNO080_setFeatureCommand+0xa0>)
 8000a52:	741a      	strb	r2, [r3, #16]

	//Transmit packet on channel 2, 17 bytes
	BNO080_sendPacket(CHANNEL_CONTROL, 17);
 8000a54:	2111      	movs	r1, #17
 8000a56:	2002      	movs	r0, #2
 8000a58:	f000 f89a 	bl	8000b90 <BNO080_sendPacket>
}
 8000a5c:	bf00      	nop
 8000a5e:	3710      	adds	r7, #16
 8000a60:	46bd      	mov	sp, r7
 8000a62:	bd80      	pop	{r7, pc}
 8000a64:	20000088 	.word	0x20000088

08000a68 <BNO080_waitForSPI>:

//Blocking wait for BNO080 to assert (pull low) the INT pin
//indicating it's ready for comm. Can take more than 104ms
//after a hardware reset
int BNO080_waitForSPI(void)
{
 8000a68:	b580      	push	{r7, lr}
 8000a6a:	b082      	sub	sp, #8
 8000a6c:	af00      	add	r7, sp, #0
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8000a6e:	2300      	movs	r3, #0
 8000a70:	607b      	str	r3, [r7, #4]
 8000a72:	e00c      	b.n	8000a8e <BNO080_waitForSPI+0x26>
	{
		if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 0)
 8000a74:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000a78:	480b      	ldr	r0, [pc, #44]	; (8000aa8 <BNO080_waitForSPI+0x40>)
 8000a7a:	f7ff fe11 	bl	80006a0 <LL_GPIO_IsInputPinSet>
 8000a7e:	4603      	mov	r3, r0
 8000a80:	2b00      	cmp	r3, #0
 8000a82:	d101      	bne.n	8000a88 <BNO080_waitForSPI+0x20>
		{
			//printf("\nData available\n");
			return (1);
 8000a84:	2301      	movs	r3, #1
 8000a86:	e00a      	b.n	8000a9e <BNO080_waitForSPI+0x36>
	for (uint32_t counter = 0; counter < 0xffffffff; counter++) //Don't got more than 255
 8000a88:	687b      	ldr	r3, [r7, #4]
 8000a8a:	3301      	adds	r3, #1
 8000a8c:	607b      	str	r3, [r7, #4]
 8000a8e:	687b      	ldr	r3, [r7, #4]
 8000a90:	f1b3 3fff 	cmp.w	r3, #4294967295
 8000a94:	d1ee      	bne.n	8000a74 <BNO080_waitForSPI+0xc>
		}
		//printf("SPI Wait %d\n", counter);
	}
	printf("\nData not available\n");
 8000a96:	4805      	ldr	r0, [pc, #20]	; (8000aac <BNO080_waitForSPI+0x44>)
 8000a98:	f005 f8a2 	bl	8005be0 <puts>
	return (0);
 8000a9c:	2300      	movs	r3, #0
}
 8000a9e:	4618      	mov	r0, r3
 8000aa0:	3708      	adds	r7, #8
 8000aa2:	46bd      	mov	sp, r7
 8000aa4:	bd80      	pop	{r7, pc}
 8000aa6:	bf00      	nop
 8000aa8:	40020800 	.word	0x40020800
 8000aac:	08006964 	.word	0x08006964

08000ab0 <BNO080_receivePacket>:


//Check to see if there is any new data available
//Read the contents of the incoming packet into the shtpData array
int BNO080_receivePacket(void)
{
 8000ab0:	b580      	push	{r7, lr}
 8000ab2:	b084      	sub	sp, #16
 8000ab4:	af00      	add	r7, sp, #0
	uint8_t incoming;

	if (LL_GPIO_IsInputPinSet(BNO080_INT_PORT, BNO080_INT_PIN) == 1)
 8000ab6:	f44f 7180 	mov.w	r1, #256	; 0x100
 8000aba:	4831      	ldr	r0, [pc, #196]	; (8000b80 <BNO080_receivePacket+0xd0>)
 8000abc:	f7ff fdf0 	bl	80006a0 <LL_GPIO_IsInputPinSet>
 8000ac0:	4603      	mov	r3, r0
 8000ac2:	2b01      	cmp	r3, #1
 8000ac4:	d101      	bne.n	8000aca <BNO080_receivePacket+0x1a>
		return (0); //Data is not available
 8000ac6:	2300      	movs	r3, #0
 8000ac8:	e056      	b.n	8000b78 <BNO080_receivePacket+0xc8>

	//Old way: if (BNO080_waitForSPI() == 0) return (0); //Something went wrong

	//Get first four bytes to find out how much data we need to read

	CHIP_SELECT(BNO080);
 8000aca:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000ace:	482d      	ldr	r0, [pc, #180]	; (8000b84 <BNO080_receivePacket+0xd4>)
 8000ad0:	f7ff fe09 	bl	80006e6 <LL_GPIO_ResetOutputPin>

	//Get the first four bytes, aka the packet header
	uint8_t packetLSB = SPI2_SendByte(0);
 8000ad4:	2000      	movs	r0, #0
 8000ad6:	f7ff ff43 	bl	8000960 <SPI2_SendByte>
 8000ada:	4603      	mov	r3, r0
 8000adc:	737b      	strb	r3, [r7, #13]
	uint8_t packetMSB = SPI2_SendByte(0);
 8000ade:	2000      	movs	r0, #0
 8000ae0:	f7ff ff3e 	bl	8000960 <SPI2_SendByte>
 8000ae4:	4603      	mov	r3, r0
 8000ae6:	733b      	strb	r3, [r7, #12]
	uint8_t channelNumber = SPI2_SendByte(0);
 8000ae8:	2000      	movs	r0, #0
 8000aea:	f7ff ff39 	bl	8000960 <SPI2_SendByte>
 8000aee:	4603      	mov	r3, r0
 8000af0:	72fb      	strb	r3, [r7, #11]
	uint8_t sequenceNumber = SPI2_SendByte(0); //Not sure if we need to store this or not
 8000af2:	2000      	movs	r0, #0
 8000af4:	f7ff ff34 	bl	8000960 <SPI2_SendByte>
 8000af8:	4603      	mov	r3, r0
 8000afa:	72bb      	strb	r3, [r7, #10]

	//Store the header info
	shtpHeader[0] = packetLSB;
 8000afc:	4a22      	ldr	r2, [pc, #136]	; (8000b88 <BNO080_receivePacket+0xd8>)
 8000afe:	7b7b      	ldrb	r3, [r7, #13]
 8000b00:	7013      	strb	r3, [r2, #0]
	shtpHeader[1] = packetMSB;
 8000b02:	4a21      	ldr	r2, [pc, #132]	; (8000b88 <BNO080_receivePacket+0xd8>)
 8000b04:	7b3b      	ldrb	r3, [r7, #12]
 8000b06:	7053      	strb	r3, [r2, #1]
	shtpHeader[2] = channelNumber;
 8000b08:	4a1f      	ldr	r2, [pc, #124]	; (8000b88 <BNO080_receivePacket+0xd8>)
 8000b0a:	7afb      	ldrb	r3, [r7, #11]
 8000b0c:	7093      	strb	r3, [r2, #2]
	shtpHeader[3] = sequenceNumber;
 8000b0e:	4a1e      	ldr	r2, [pc, #120]	; (8000b88 <BNO080_receivePacket+0xd8>)
 8000b10:	7abb      	ldrb	r3, [r7, #10]
 8000b12:	70d3      	strb	r3, [r2, #3]

	//Calculate the number of data bytes in this packet
	int16_t dataLength = ((uint16_t)packetMSB << 8 | packetLSB);
 8000b14:	7b3b      	ldrb	r3, [r7, #12]
 8000b16:	021b      	lsls	r3, r3, #8
 8000b18:	b21a      	sxth	r2, r3
 8000b1a:	7b7b      	ldrb	r3, [r7, #13]
 8000b1c:	b21b      	sxth	r3, r3
 8000b1e:	4313      	orrs	r3, r2
 8000b20:	813b      	strh	r3, [r7, #8]
	dataLength &= 0x7fff; //Clear the MSbit.
 8000b22:	893b      	ldrh	r3, [r7, #8]
 8000b24:	f3c3 030e 	ubfx	r3, r3, #0, #15
 8000b28:	813b      	strh	r3, [r7, #8]
	//This bit indicates if this package is a continuation of the last. Ignore it for now.
	//TODO catch this as an error and exit
	if (dataLength == 0)
 8000b2a:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000b2e:	2b00      	cmp	r3, #0
 8000b30:	d101      	bne.n	8000b36 <BNO080_receivePacket+0x86>
	{
		//Packet is empty
		return (0); //All done
 8000b32:	2300      	movs	r3, #0
 8000b34:	e020      	b.n	8000b78 <BNO080_receivePacket+0xc8>
	}
	dataLength -= 4; //Remove the header bytes from the data count
 8000b36:	893b      	ldrh	r3, [r7, #8]
 8000b38:	3b04      	subs	r3, #4
 8000b3a:	b29b      	uxth	r3, r3
 8000b3c:	813b      	strh	r3, [r7, #8]

	//printf("length: %d\n", dataLength);

	//Read incoming data into the shtpData array
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8000b3e:	2300      	movs	r3, #0
 8000b40:	81fb      	strh	r3, [r7, #14]
 8000b42:	e00e      	b.n	8000b62 <BNO080_receivePacket+0xb2>
	{
		incoming = SPI2_SendByte(0xFF);
 8000b44:	20ff      	movs	r0, #255	; 0xff
 8000b46:	f7ff ff0b 	bl	8000960 <SPI2_SendByte>
 8000b4a:	4603      	mov	r3, r0
 8000b4c:	71fb      	strb	r3, [r7, #7]
		//printf("%d ", incoming);
		if (dataSpot < MAX_PACKET_SIZE)	//BNO080 can respond with upto 270 bytes, avoid overflow
 8000b4e:	89fb      	ldrh	r3, [r7, #14]
 8000b50:	2b7f      	cmp	r3, #127	; 0x7f
 8000b52:	d803      	bhi.n	8000b5c <BNO080_receivePacket+0xac>
			shtpData[dataSpot] = incoming; //Store data into the shtpData array
 8000b54:	89fb      	ldrh	r3, [r7, #14]
 8000b56:	490d      	ldr	r1, [pc, #52]	; (8000b8c <BNO080_receivePacket+0xdc>)
 8000b58:	79fa      	ldrb	r2, [r7, #7]
 8000b5a:	54ca      	strb	r2, [r1, r3]
	for (uint16_t dataSpot = 0; dataSpot < dataLength; dataSpot++)
 8000b5c:	89fb      	ldrh	r3, [r7, #14]
 8000b5e:	3301      	adds	r3, #1
 8000b60:	81fb      	strh	r3, [r7, #14]
 8000b62:	89fa      	ldrh	r2, [r7, #14]
 8000b64:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 8000b68:	429a      	cmp	r2, r3
 8000b6a:	dbeb      	blt.n	8000b44 <BNO080_receivePacket+0x94>
	}
	//printf("\n");

	CHIP_DESELECT(BNO080); //Release BNO080
 8000b6c:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000b70:	4804      	ldr	r0, [pc, #16]	; (8000b84 <BNO080_receivePacket+0xd4>)
 8000b72:	f7ff fdaa 	bl	80006ca <LL_GPIO_SetOutputPin>
	return (1); //We're done!
 8000b76:	2301      	movs	r3, #1
}
 8000b78:	4618      	mov	r0, r3
 8000b7a:	3710      	adds	r7, #16
 8000b7c:	46bd      	mov	sp, r7
 8000b7e:	bd80      	pop	{r7, pc}
 8000b80:	40020800 	.word	0x40020800
 8000b84:	40020400 	.word	0x40020400
 8000b88:	20000084 	.word	0x20000084
 8000b8c:	20000088 	.word	0x20000088

08000b90 <BNO080_sendPacket>:

//Given the data packet, send the header then the data
//Returns false if sensor does not ACK
//TODO - Arduino has a max 32 byte send. Break sending into multi packets if needed.
int BNO080_sendPacket(uint8_t channelNumber, uint8_t dataLength)
{
 8000b90:	b580      	push	{r7, lr}
 8000b92:	b084      	sub	sp, #16
 8000b94:	af00      	add	r7, sp, #0
 8000b96:	4603      	mov	r3, r0
 8000b98:	460a      	mov	r2, r1
 8000b9a:	71fb      	strb	r3, [r7, #7]
 8000b9c:	4613      	mov	r3, r2
 8000b9e:	71bb      	strb	r3, [r7, #6]
	uint8_t packetLength = dataLength + 4; //Add four bytes for the header
 8000ba0:	79bb      	ldrb	r3, [r7, #6]
 8000ba2:	3304      	adds	r3, #4
 8000ba4:	73bb      	strb	r3, [r7, #14]

	//Wait for BNO080 to indicate it is available for communication
	if (BNO080_waitForSPI() == 0)
 8000ba6:	f7ff ff5f 	bl	8000a68 <BNO080_waitForSPI>
 8000baa:	4603      	mov	r3, r0
 8000bac:	2b00      	cmp	r3, #0
 8000bae:	d101      	bne.n	8000bb4 <BNO080_sendPacket+0x24>
		return (0); //Data is not available
 8000bb0:	2300      	movs	r3, #0
 8000bb2:	e032      	b.n	8000c1a <BNO080_sendPacket+0x8a>

	//BNO080 has max CLK of 3MHz, MSB first,
	//The BNO080 uses CPOL = 1 and CPHA = 1. This is mode3
	CHIP_SELECT(BNO080);
 8000bb4:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000bb8:	481a      	ldr	r0, [pc, #104]	; (8000c24 <BNO080_sendPacket+0x94>)
 8000bba:	f7ff fd94 	bl	80006e6 <LL_GPIO_ResetOutputPin>

	//Send the 4 byte packet header
	SPI2_SendByte(packetLength & 0xFF);			//Packet length LSB
 8000bbe:	7bbb      	ldrb	r3, [r7, #14]
 8000bc0:	4618      	mov	r0, r3
 8000bc2:	f7ff fecd 	bl	8000960 <SPI2_SendByte>
	SPI2_SendByte(packetLength >> 8);				//Packet length MSB
 8000bc6:	7bbb      	ldrb	r3, [r7, #14]
 8000bc8:	121b      	asrs	r3, r3, #8
 8000bca:	b2db      	uxtb	r3, r3
 8000bcc:	4618      	mov	r0, r3
 8000bce:	f7ff fec7 	bl	8000960 <SPI2_SendByte>
	SPI2_SendByte(channelNumber);					//Channel number
 8000bd2:	79fb      	ldrb	r3, [r7, #7]
 8000bd4:	4618      	mov	r0, r3
 8000bd6:	f7ff fec3 	bl	8000960 <SPI2_SendByte>
	SPI2_SendByte(sequenceNumber[channelNumber]++); 	//Send the sequence number, increments with each packet sent, different counter for each channel
 8000bda:	79fb      	ldrb	r3, [r7, #7]
 8000bdc:	4a12      	ldr	r2, [pc, #72]	; (8000c28 <BNO080_sendPacket+0x98>)
 8000bde:	5cd2      	ldrb	r2, [r2, r3]
 8000be0:	1c51      	adds	r1, r2, #1
 8000be2:	b2c8      	uxtb	r0, r1
 8000be4:	4910      	ldr	r1, [pc, #64]	; (8000c28 <BNO080_sendPacket+0x98>)
 8000be6:	54c8      	strb	r0, [r1, r3]
 8000be8:	4610      	mov	r0, r2
 8000bea:	f7ff feb9 	bl	8000960 <SPI2_SendByte>

	//Send the user's data packet
	for (uint8_t i = 0; i < dataLength; i++)
 8000bee:	2300      	movs	r3, #0
 8000bf0:	73fb      	strb	r3, [r7, #15]
 8000bf2:	e008      	b.n	8000c06 <BNO080_sendPacket+0x76>
	{
		SPI2_SendByte(shtpData[i]);
 8000bf4:	7bfb      	ldrb	r3, [r7, #15]
 8000bf6:	4a0d      	ldr	r2, [pc, #52]	; (8000c2c <BNO080_sendPacket+0x9c>)
 8000bf8:	5cd3      	ldrb	r3, [r2, r3]
 8000bfa:	4618      	mov	r0, r3
 8000bfc:	f7ff feb0 	bl	8000960 <SPI2_SendByte>
	for (uint8_t i = 0; i < dataLength; i++)
 8000c00:	7bfb      	ldrb	r3, [r7, #15]
 8000c02:	3301      	adds	r3, #1
 8000c04:	73fb      	strb	r3, [r7, #15]
 8000c06:	7bfa      	ldrb	r2, [r7, #15]
 8000c08:	79bb      	ldrb	r3, [r7, #6]
 8000c0a:	429a      	cmp	r2, r3
 8000c0c:	d3f2      	bcc.n	8000bf4 <BNO080_sendPacket+0x64>
	}

	CHIP_DESELECT(BNO080);
 8000c0e:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 8000c12:	4804      	ldr	r0, [pc, #16]	; (8000c24 <BNO080_sendPacket+0x94>)
 8000c14:	f7ff fd59 	bl	80006ca <LL_GPIO_SetOutputPin>

	return (1);
 8000c18:	2301      	movs	r3, #1
}
 8000c1a:	4618      	mov	r0, r3
 8000c1c:	3710      	adds	r7, #16
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bd80      	pop	{r7, pc}
 8000c22:	bf00      	nop
 8000c24:	40020400 	.word	0x40020400
 8000c28:	20000108 	.word	0x20000108
 8000c2c:	20000088 	.word	0x20000088

08000c30 <iBus_Check_CHKSUM>:
 *  Created on: Apr 6, 2024
 *      Author: myhg1
 */

unsigned char iBus_Check_CHKSUM(unsigned char* data, unsigned char len)
{
 8000c30:	b480      	push	{r7}
 8000c32:	b085      	sub	sp, #20
 8000c34:	af00      	add	r7, sp, #0
 8000c36:	6078      	str	r0, [r7, #4]
 8000c38:	460b      	mov	r3, r1
 8000c3a:	70fb      	strb	r3, [r7, #3]
	unsigned short Chksum=0xffff;
 8000c3c:	f64f 73ff 	movw	r3, #65535	; 0xffff
 8000c40:	81fb      	strh	r3, [r7, #14]
	for(int i=0; i<len-2 ;i++)
 8000c42:	2300      	movs	r3, #0
 8000c44:	60bb      	str	r3, [r7, #8]
 8000c46:	e00a      	b.n	8000c5e <iBus_Check_CHKSUM+0x2e>
	{
		Chksum -= data[i];
 8000c48:	68bb      	ldr	r3, [r7, #8]
 8000c4a:	687a      	ldr	r2, [r7, #4]
 8000c4c:	4413      	add	r3, r2
 8000c4e:	781b      	ldrb	r3, [r3, #0]
 8000c50:	b29b      	uxth	r3, r3
 8000c52:	89fa      	ldrh	r2, [r7, #14]
 8000c54:	1ad3      	subs	r3, r2, r3
 8000c56:	81fb      	strh	r3, [r7, #14]
	for(int i=0; i<len-2 ;i++)
 8000c58:	68bb      	ldr	r3, [r7, #8]
 8000c5a:	3301      	adds	r3, #1
 8000c5c:	60bb      	str	r3, [r7, #8]
 8000c5e:	78fb      	ldrb	r3, [r7, #3]
 8000c60:	3b02      	subs	r3, #2
 8000c62:	68ba      	ldr	r2, [r7, #8]
 8000c64:	429a      	cmp	r2, r3
 8000c66:	dbef      	blt.n	8000c48 <iBus_Check_CHKSUM+0x18>
	}
	return(((Chksum&0x00ff)==data[30]) && ((Chksum>>8)==data[31]));
 8000c68:	89fb      	ldrh	r3, [r7, #14]
 8000c6a:	b2db      	uxtb	r3, r3
 8000c6c:	687a      	ldr	r2, [r7, #4]
 8000c6e:	321e      	adds	r2, #30
 8000c70:	7812      	ldrb	r2, [r2, #0]
 8000c72:	4293      	cmp	r3, r2
 8000c74:	d10a      	bne.n	8000c8c <iBus_Check_CHKSUM+0x5c>
 8000c76:	89fb      	ldrh	r3, [r7, #14]
 8000c78:	0a1b      	lsrs	r3, r3, #8
 8000c7a:	b29a      	uxth	r2, r3
 8000c7c:	687b      	ldr	r3, [r7, #4]
 8000c7e:	331f      	adds	r3, #31
 8000c80:	781b      	ldrb	r3, [r3, #0]
 8000c82:	b29b      	uxth	r3, r3
 8000c84:	429a      	cmp	r2, r3
 8000c86:	d101      	bne.n	8000c8c <iBus_Check_CHKSUM+0x5c>
 8000c88:	2301      	movs	r3, #1
 8000c8a:	e000      	b.n	8000c8e <iBus_Check_CHKSUM+0x5e>
 8000c8c:	2300      	movs	r3, #0
 8000c8e:	b2db      	uxtb	r3, r3
}
 8000c90:	4618      	mov	r0, r3
 8000c92:	3714      	adds	r7, #20
 8000c94:	46bd      	mov	sp, r7
 8000c96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c9a:	4770      	bx	lr

08000c9c <LL_SPI_Enable>:
{
 8000c9c:	b480      	push	{r7}
 8000c9e:	b083      	sub	sp, #12
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	681b      	ldr	r3, [r3, #0]
 8000ca8:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 8000cac:	687b      	ldr	r3, [r7, #4]
 8000cae:	601a      	str	r2, [r3, #0]
}
 8000cb0:	bf00      	nop
 8000cb2:	370c      	adds	r7, #12
 8000cb4:	46bd      	mov	sp, r7
 8000cb6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000cba:	4770      	bx	lr

08000cbc <LL_SPI_SetStandard>:
{
 8000cbc:	b480      	push	{r7}
 8000cbe:	b083      	sub	sp, #12
 8000cc0:	af00      	add	r7, sp, #0
 8000cc2:	6078      	str	r0, [r7, #4]
 8000cc4:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8000cc6:	687b      	ldr	r3, [r7, #4]
 8000cc8:	685b      	ldr	r3, [r3, #4]
 8000cca:	f023 0210 	bic.w	r2, r3, #16
 8000cce:	683b      	ldr	r3, [r7, #0]
 8000cd0:	431a      	orrs	r2, r3
 8000cd2:	687b      	ldr	r3, [r7, #4]
 8000cd4:	605a      	str	r2, [r3, #4]
}
 8000cd6:	bf00      	nop
 8000cd8:	370c      	adds	r7, #12
 8000cda:	46bd      	mov	sp, r7
 8000cdc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce0:	4770      	bx	lr

08000ce2 <LL_SPI_IsActiveFlag_RXNE>:
{
 8000ce2:	b480      	push	{r7}
 8000ce4:	b083      	sub	sp, #12
 8000ce6:	af00      	add	r7, sp, #0
 8000ce8:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8000cea:	687b      	ldr	r3, [r7, #4]
 8000cec:	689b      	ldr	r3, [r3, #8]
 8000cee:	f003 0301 	and.w	r3, r3, #1
 8000cf2:	2b01      	cmp	r3, #1
 8000cf4:	d101      	bne.n	8000cfa <LL_SPI_IsActiveFlag_RXNE+0x18>
 8000cf6:	2301      	movs	r3, #1
 8000cf8:	e000      	b.n	8000cfc <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8000cfa:	2300      	movs	r3, #0
}
 8000cfc:	4618      	mov	r0, r3
 8000cfe:	370c      	adds	r7, #12
 8000d00:	46bd      	mov	sp, r7
 8000d02:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d06:	4770      	bx	lr

08000d08 <LL_SPI_IsActiveFlag_TXE>:
{
 8000d08:	b480      	push	{r7}
 8000d0a:	b083      	sub	sp, #12
 8000d0c:	af00      	add	r7, sp, #0
 8000d0e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 8000d10:	687b      	ldr	r3, [r7, #4]
 8000d12:	689b      	ldr	r3, [r3, #8]
 8000d14:	f003 0302 	and.w	r3, r3, #2
 8000d18:	2b02      	cmp	r3, #2
 8000d1a:	d101      	bne.n	8000d20 <LL_SPI_IsActiveFlag_TXE+0x18>
 8000d1c:	2301      	movs	r3, #1
 8000d1e:	e000      	b.n	8000d22 <LL_SPI_IsActiveFlag_TXE+0x1a>
 8000d20:	2300      	movs	r3, #0
}
 8000d22:	4618      	mov	r0, r3
 8000d24:	370c      	adds	r7, #12
 8000d26:	46bd      	mov	sp, r7
 8000d28:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d2c:	4770      	bx	lr

08000d2e <LL_SPI_ReceiveData8>:
{
 8000d2e:	b480      	push	{r7}
 8000d30:	b083      	sub	sp, #12
 8000d32:	af00      	add	r7, sp, #0
 8000d34:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8000d36:	687b      	ldr	r3, [r7, #4]
 8000d38:	330c      	adds	r3, #12
 8000d3a:	781b      	ldrb	r3, [r3, #0]
 8000d3c:	b2db      	uxtb	r3, r3
}
 8000d3e:	4618      	mov	r0, r3
 8000d40:	370c      	adds	r7, #12
 8000d42:	46bd      	mov	sp, r7
 8000d44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d48:	4770      	bx	lr

08000d4a <LL_SPI_TransmitData8>:
{
 8000d4a:	b480      	push	{r7}
 8000d4c:	b085      	sub	sp, #20
 8000d4e:	af00      	add	r7, sp, #0
 8000d50:	6078      	str	r0, [r7, #4]
 8000d52:	460b      	mov	r3, r1
 8000d54:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8000d56:	687b      	ldr	r3, [r7, #4]
 8000d58:	330c      	adds	r3, #12
 8000d5a:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8000d5c:	68fb      	ldr	r3, [r7, #12]
 8000d5e:	78fa      	ldrb	r2, [r7, #3]
 8000d60:	701a      	strb	r2, [r3, #0]
}
 8000d62:	bf00      	nop
 8000d64:	3714      	adds	r7, #20
 8000d66:	46bd      	mov	sp, r7
 8000d68:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d6c:	4770      	bx	lr
	...

08000d70 <LL_AHB1_GRP1_EnableClock>:
{
 8000d70:	b480      	push	{r7}
 8000d72:	b085      	sub	sp, #20
 8000d74:	af00      	add	r7, sp, #0
 8000d76:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8000d78:	4b08      	ldr	r3, [pc, #32]	; (8000d9c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000d7a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d7c:	4907      	ldr	r1, [pc, #28]	; (8000d9c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000d7e:	687b      	ldr	r3, [r7, #4]
 8000d80:	4313      	orrs	r3, r2
 8000d82:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8000d84:	4b05      	ldr	r3, [pc, #20]	; (8000d9c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8000d86:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8000d88:	687b      	ldr	r3, [r7, #4]
 8000d8a:	4013      	ands	r3, r2
 8000d8c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000d8e:	68fb      	ldr	r3, [r7, #12]
}
 8000d90:	bf00      	nop
 8000d92:	3714      	adds	r7, #20
 8000d94:	46bd      	mov	sp, r7
 8000d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d9a:	4770      	bx	lr
 8000d9c:	40023800 	.word	0x40023800

08000da0 <LL_APB2_GRP1_EnableClock>:
  *
  *         (*) value not defined in all devices.
  * @retval None
*/
__STATIC_INLINE void LL_APB2_GRP1_EnableClock(uint32_t Periphs)
{
 8000da0:	b480      	push	{r7}
 8000da2:	b085      	sub	sp, #20
 8000da4:	af00      	add	r7, sp, #0
 8000da6:	6078      	str	r0, [r7, #4]
  __IO uint32_t tmpreg;
  SET_BIT(RCC->APB2ENR, Periphs);
 8000da8:	4b08      	ldr	r3, [pc, #32]	; (8000dcc <LL_APB2_GRP1_EnableClock+0x2c>)
 8000daa:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000dac:	4907      	ldr	r1, [pc, #28]	; (8000dcc <LL_APB2_GRP1_EnableClock+0x2c>)
 8000dae:	687b      	ldr	r3, [r7, #4]
 8000db0:	4313      	orrs	r3, r2
 8000db2:	644b      	str	r3, [r1, #68]	; 0x44
  /* Delay after an RCC peripheral clock enabling */
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8000db4:	4b05      	ldr	r3, [pc, #20]	; (8000dcc <LL_APB2_GRP1_EnableClock+0x2c>)
 8000db6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8000db8:	687b      	ldr	r3, [r7, #4]
 8000dba:	4013      	ands	r3, r2
 8000dbc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8000dbe:	68fb      	ldr	r3, [r7, #12]
}
 8000dc0:	bf00      	nop
 8000dc2:	3714      	adds	r7, #20
 8000dc4:	46bd      	mov	sp, r7
 8000dc6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dca:	4770      	bx	lr
 8000dcc:	40023800 	.word	0x40023800

08000dd0 <LL_GPIO_SetOutputPin>:
{
 8000dd0:	b480      	push	{r7}
 8000dd2:	b083      	sub	sp, #12
 8000dd4:	af00      	add	r7, sp, #0
 8000dd6:	6078      	str	r0, [r7, #4]
 8000dd8:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8000dda:	687b      	ldr	r3, [r7, #4]
 8000ddc:	683a      	ldr	r2, [r7, #0]
 8000dde:	619a      	str	r2, [r3, #24]
}
 8000de0:	bf00      	nop
 8000de2:	370c      	adds	r7, #12
 8000de4:	46bd      	mov	sp, r7
 8000de6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dea:	4770      	bx	lr

08000dec <LL_GPIO_ResetOutputPin>:
{
 8000dec:	b480      	push	{r7}
 8000dee:	b083      	sub	sp, #12
 8000df0:	af00      	add	r7, sp, #0
 8000df2:	6078      	str	r0, [r7, #4]
 8000df4:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8000df6:	683b      	ldr	r3, [r7, #0]
 8000df8:	041a      	lsls	r2, r3, #16
 8000dfa:	687b      	ldr	r3, [r7, #4]
 8000dfc:	619a      	str	r2, [r3, #24]
}
 8000dfe:	bf00      	nop
 8000e00:	370c      	adds	r7, #12
 8000e02:	46bd      	mov	sp, r7
 8000e04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e08:	4770      	bx	lr
	...

08000e0c <ICM20602_GPIO_SPI_Initialization>:
Struct_ICM20602 ICM20602;
int32_t gyro_x_offset, gyro_y_offset, gyro_z_offset; // To remove offset


void ICM20602_GPIO_SPI_Initialization(void)
{
 8000e0c:	b580      	push	{r7, lr}
 8000e0e:	b090      	sub	sp, #64	; 0x40
 8000e10:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8000e12:	f107 0318 	add.w	r3, r7, #24
 8000e16:	2228      	movs	r2, #40	; 0x28
 8000e18:	2100      	movs	r1, #0
 8000e1a:	4618      	mov	r0, r3
 8000e1c:	f004 ffc0 	bl	8005da0 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000e20:	463b      	mov	r3, r7
 8000e22:	2200      	movs	r2, #0
 8000e24:	601a      	str	r2, [r3, #0]
 8000e26:	605a      	str	r2, [r3, #4]
 8000e28:	609a      	str	r2, [r3, #8]
 8000e2a:	60da      	str	r2, [r3, #12]
 8000e2c:	611a      	str	r2, [r3, #16]
 8000e2e:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8000e30:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8000e34:	f7ff ffb4 	bl	8000da0 <LL_APB2_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8000e38:	2001      	movs	r0, #1
 8000e3a:	f7ff ff99 	bl	8000d70 <LL_AHB1_GRP1_EnableClock>
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOC);
 8000e3e:	2004      	movs	r0, #4
 8000e40:	f7ff ff96 	bl	8000d70 <LL_AHB1_GRP1_EnableClock>
	/**SPI1 GPIO Configuration
	PA5   ------> SPI1_SCK
	PA6   ------> SPI1_MISO
	PA7   ------> SPI1_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8000e44:	23e0      	movs	r3, #224	; 0xe0
 8000e46:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8000e48:	2302      	movs	r3, #2
 8000e4a:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000e4c:	2303      	movs	r3, #3
 8000e4e:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000e50:	2300      	movs	r3, #0
 8000e52:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000e54:	2300      	movs	r3, #0
 8000e56:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8000e58:	2305      	movs	r3, #5
 8000e5a:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000e5c:	463b      	mov	r3, r7
 8000e5e:	4619      	mov	r1, r3
 8000e60:	4825      	ldr	r0, [pc, #148]	; (8000ef8 <ICM20602_GPIO_SPI_Initialization+0xec>)
 8000e62:	f004 fc9e 	bl	80057a2 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8000e66:	2300      	movs	r3, #0
 8000e68:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8000e6a:	f44f 7382 	mov.w	r3, #260	; 0x104
 8000e6e:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8000e70:	2300      	movs	r3, #0
 8000e72:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8000e74:	2302      	movs	r3, #2
 8000e76:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8000e78:	2301      	movs	r3, #1
 8000e7a:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8000e7c:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000e80:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8; //ICM-20602 MAX SPI CLK is 10MHz. But DIV2(42MHz) is available.
 8000e82:	2310      	movs	r3, #16
 8000e84:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8000e86:	2300      	movs	r3, #0
 8000e88:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8000e8a:	2300      	movs	r3, #0
 8000e8c:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 8000e8e:	230a      	movs	r3, #10
 8000e90:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(ICM20602_SPI_CHANNEL, &SPI_InitStruct);
 8000e92:	f107 0318 	add.w	r3, r7, #24
 8000e96:	4619      	mov	r1, r3
 8000e98:	4818      	ldr	r0, [pc, #96]	; (8000efc <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8000e9a:	f004 fd26 	bl	80058ea <LL_SPI_Init>
	LL_SPI_SetStandard(ICM20602_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 8000e9e:	2100      	movs	r1, #0
 8000ea0:	4816      	ldr	r0, [pc, #88]	; (8000efc <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8000ea2:	f7ff ff0b 	bl	8000cbc <LL_SPI_SetStandard>
	/**ICM20602 GPIO Control Configuration
	 * PC4  ------> ICM20602_SPI_CS_PIN (output)
	 * PC5  ------> ICM20602_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(ICM20602_SPI_CS_PORT, ICM20602_SPI_CS_PIN);
 8000ea6:	2110      	movs	r1, #16
 8000ea8:	4815      	ldr	r0, [pc, #84]	; (8000f00 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8000eaa:	f7ff ff9f 	bl	8000dec <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_SPI_CS_PIN;
 8000eae:	2310      	movs	r3, #16
 8000eb0:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 8000eb2:	2301      	movs	r3, #1
 8000eb4:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8000eb6:	2303      	movs	r3, #3
 8000eb8:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8000eba:	2300      	movs	r3, #0
 8000ebc:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_SPI_CS_PORT, &GPIO_InitStruct);
 8000ec2:	463b      	mov	r3, r7
 8000ec4:	4619      	mov	r1, r3
 8000ec6:	480e      	ldr	r0, [pc, #56]	; (8000f00 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8000ec8:	f004 fc6b 	bl	80057a2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = ICM20602_INT_PIN;
 8000ecc:	2320      	movs	r3, #32
 8000ece:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 8000ed0:	2300      	movs	r3, #0
 8000ed2:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 8000ed4:	2301      	movs	r3, #1
 8000ed6:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(ICM20602_INT_PORT, &GPIO_InitStruct);
 8000ed8:	463b      	mov	r3, r7
 8000eda:	4619      	mov	r1, r3
 8000edc:	4808      	ldr	r0, [pc, #32]	; (8000f00 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8000ede:	f004 fc60 	bl	80057a2 <LL_GPIO_Init>

	LL_SPI_Enable(ICM20602_SPI_CHANNEL);
 8000ee2:	4806      	ldr	r0, [pc, #24]	; (8000efc <ICM20602_GPIO_SPI_Initialization+0xf0>)
 8000ee4:	f7ff feda 	bl	8000c9c <LL_SPI_Enable>

	CHIP_DESELECT(ICM20602);
 8000ee8:	2110      	movs	r1, #16
 8000eea:	4805      	ldr	r0, [pc, #20]	; (8000f00 <ICM20602_GPIO_SPI_Initialization+0xf4>)
 8000eec:	f7ff ff70 	bl	8000dd0 <LL_GPIO_SetOutputPin>
}
 8000ef0:	bf00      	nop
 8000ef2:	3740      	adds	r7, #64	; 0x40
 8000ef4:	46bd      	mov	sp, r7
 8000ef6:	bd80      	pop	{r7, pc}
 8000ef8:	40020000 	.word	0x40020000
 8000efc:	40013000 	.word	0x40013000
 8000f00:	40020800 	.word	0x40020800

08000f04 <SPI1_SendByte>:


unsigned char SPI1_SendByte(unsigned char data)
{
 8000f04:	b580      	push	{r7, lr}
 8000f06:	b082      	sub	sp, #8
 8000f08:	af00      	add	r7, sp, #0
 8000f0a:	4603      	mov	r3, r0
 8000f0c:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(ICM20602_SPI_CHANNEL)==RESET);
 8000f0e:	bf00      	nop
 8000f10:	480c      	ldr	r0, [pc, #48]	; (8000f44 <SPI1_SendByte+0x40>)
 8000f12:	f7ff fef9 	bl	8000d08 <LL_SPI_IsActiveFlag_TXE>
 8000f16:	4603      	mov	r3, r0
 8000f18:	2b00      	cmp	r3, #0
 8000f1a:	d0f9      	beq.n	8000f10 <SPI1_SendByte+0xc>
	LL_SPI_TransmitData8(ICM20602_SPI_CHANNEL, data);
 8000f1c:	79fb      	ldrb	r3, [r7, #7]
 8000f1e:	4619      	mov	r1, r3
 8000f20:	4808      	ldr	r0, [pc, #32]	; (8000f44 <SPI1_SendByte+0x40>)
 8000f22:	f7ff ff12 	bl	8000d4a <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(ICM20602_SPI_CHANNEL)==RESET);
 8000f26:	bf00      	nop
 8000f28:	4806      	ldr	r0, [pc, #24]	; (8000f44 <SPI1_SendByte+0x40>)
 8000f2a:	f7ff feda 	bl	8000ce2 <LL_SPI_IsActiveFlag_RXNE>
 8000f2e:	4603      	mov	r3, r0
 8000f30:	2b00      	cmp	r3, #0
 8000f32:	d0f9      	beq.n	8000f28 <SPI1_SendByte+0x24>
	return LL_SPI_ReceiveData8(ICM20602_SPI_CHANNEL);
 8000f34:	4803      	ldr	r0, [pc, #12]	; (8000f44 <SPI1_SendByte+0x40>)
 8000f36:	f7ff fefa 	bl	8000d2e <LL_SPI_ReceiveData8>
 8000f3a:	4603      	mov	r3, r0
}
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	3708      	adds	r7, #8
 8000f40:	46bd      	mov	sp, r7
 8000f42:	bd80      	pop	{r7, pc}
 8000f44:	40013000 	.word	0x40013000

08000f48 <ICM20602_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t ICM20602_Readbyte(uint8_t reg_addr)
{
 8000f48:	b580      	push	{r7, lr}
 8000f4a:	b084      	sub	sp, #16
 8000f4c:	af00      	add	r7, sp, #0
 8000f4e:	4603      	mov	r3, r0
 8000f50:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(ICM20602);
 8000f52:	2110      	movs	r1, #16
 8000f54:	480b      	ldr	r0, [pc, #44]	; (8000f84 <ICM20602_Readbyte+0x3c>)
 8000f56:	f7ff ff49 	bl	8000dec <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 8000f5a:	79fb      	ldrb	r3, [r7, #7]
 8000f5c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8000f60:	b2db      	uxtb	r3, r3
 8000f62:	4618      	mov	r0, r3
 8000f64:	f7ff ffce 	bl	8000f04 <SPI1_SendByte>
	val = SPI1_SendByte(0x00); //Send DUMMY to read data
 8000f68:	2000      	movs	r0, #0
 8000f6a:	f7ff ffcb 	bl	8000f04 <SPI1_SendByte>
 8000f6e:	4603      	mov	r3, r0
 8000f70:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(ICM20602);
 8000f72:	2110      	movs	r1, #16
 8000f74:	4803      	ldr	r0, [pc, #12]	; (8000f84 <ICM20602_Readbyte+0x3c>)
 8000f76:	f7ff ff2b 	bl	8000dd0 <LL_GPIO_SetOutputPin>
	
	return val;
 8000f7a:	7bfb      	ldrb	r3, [r7, #15]
}
 8000f7c:	4618      	mov	r0, r3
 8000f7e:	3710      	adds	r7, #16
 8000f80:	46bd      	mov	sp, r7
 8000f82:	bd80      	pop	{r7, pc}
 8000f84:	40020800 	.word	0x40020800

08000f88 <ICM20602_Writebyte>:
	}
	CHIP_DESELECT(ICM20602);
}

void ICM20602_Writebyte(uint8_t reg_addr, uint8_t val)
{
 8000f88:	b580      	push	{r7, lr}
 8000f8a:	b082      	sub	sp, #8
 8000f8c:	af00      	add	r7, sp, #0
 8000f8e:	4603      	mov	r3, r0
 8000f90:	460a      	mov	r2, r1
 8000f92:	71fb      	strb	r3, [r7, #7]
 8000f94:	4613      	mov	r3, r2
 8000f96:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(ICM20602);
 8000f98:	2110      	movs	r1, #16
 8000f9a:	480b      	ldr	r0, [pc, #44]	; (8000fc8 <ICM20602_Writebyte+0x40>)
 8000f9c:	f7ff ff26 	bl	8000dec <LL_GPIO_ResetOutputPin>
	SPI1_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 8000fa0:	79fb      	ldrb	r3, [r7, #7]
 8000fa2:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8000fa6:	b2db      	uxtb	r3, r3
 8000fa8:	4618      	mov	r0, r3
 8000faa:	f7ff ffab 	bl	8000f04 <SPI1_SendByte>
	SPI1_SendByte(val); //Send Data to write
 8000fae:	79bb      	ldrb	r3, [r7, #6]
 8000fb0:	4618      	mov	r0, r3
 8000fb2:	f7ff ffa7 	bl	8000f04 <SPI1_SendByte>
	CHIP_DESELECT(ICM20602);
 8000fb6:	2110      	movs	r1, #16
 8000fb8:	4803      	ldr	r0, [pc, #12]	; (8000fc8 <ICM20602_Writebyte+0x40>)
 8000fba:	f7ff ff09 	bl	8000dd0 <LL_GPIO_SetOutputPin>
}
 8000fbe:	bf00      	nop
 8000fc0:	3708      	adds	r7, #8
 8000fc2:	46bd      	mov	sp, r7
 8000fc4:	bd80      	pop	{r7, pc}
 8000fc6:	bf00      	nop
 8000fc8:	40020800 	.word	0x40020800

08000fcc <ICM20602_Initialization>:
	CHIP_DESELECT(ICM20602);
}


int ICM20602_Initialization(void)
{
 8000fcc:	b580      	push	{r7, lr}
 8000fce:	b084      	sub	sp, #16
 8000fd0:	af00      	add	r7, sp, #0

	uint8_t who_am_i = 0;
 8000fd2:	2300      	movs	r3, #0
 8000fd4:	73fb      	strb	r3, [r7, #15]
	int16_t accel_raw_data[3] = {0};  // To remove offset
 8000fd6:	f107 0308 	add.w	r3, r7, #8
 8000fda:	2200      	movs	r2, #0
 8000fdc:	601a      	str	r2, [r3, #0]
 8000fde:	809a      	strh	r2, [r3, #4]
	int16_t gyro_raw_data[3] = {0};   // To remove offset
 8000fe0:	463b      	mov	r3, r7
 8000fe2:	2200      	movs	r2, #0
 8000fe4:	601a      	str	r2, [r3, #0]
 8000fe6:	809a      	strh	r2, [r3, #4]
	
	ICM20602_GPIO_SPI_Initialization();
 8000fe8:	f7ff ff10 	bl	8000e0c <ICM20602_GPIO_SPI_Initialization>
	
	printf("Checking ICM20602...");
 8000fec:	4833      	ldr	r0, [pc, #204]	; (80010bc <ICM20602_Initialization+0xf0>)
 8000fee:	f004 fd91 	bl	8005b14 <iprintf>
	
	// check WHO_AM_I (0x75)
	who_am_i = ICM20602_Readbyte(WHO_AM_I); 
 8000ff2:	2075      	movs	r0, #117	; 0x75
 8000ff4:	f7ff ffa8 	bl	8000f48 <ICM20602_Readbyte>
 8000ff8:	4603      	mov	r3, r0
 8000ffa:	73fb      	strb	r3, [r7, #15]

	// who am i = 0x12
	if(who_am_i == 0x12)
 8000ffc:	7bfb      	ldrb	r3, [r7, #15]
 8000ffe:	2b12      	cmp	r3, #18
 8001000:	d105      	bne.n	800100e <ICM20602_Initialization+0x42>
	{
		printf("\nICM20602 who_am_i = 0x%02x...OK\n\n", who_am_i);
 8001002:	7bfb      	ldrb	r3, [r7, #15]
 8001004:	4619      	mov	r1, r3
 8001006:	482e      	ldr	r0, [pc, #184]	; (80010c0 <ICM20602_Initialization+0xf4>)
 8001008:	f004 fd84 	bl	8005b14 <iprintf>
 800100c:	e012      	b.n	8001034 <ICM20602_Initialization+0x68>
	}
	// recheck
	else if(who_am_i != 0x12)
 800100e:	7bfb      	ldrb	r3, [r7, #15]
 8001010:	2b12      	cmp	r3, #18
 8001012:	d00f      	beq.n	8001034 <ICM20602_Initialization+0x68>
	{
		who_am_i = ICM20602_Readbyte(WHO_AM_I); // check again WHO_AM_I (0x75)
 8001014:	2075      	movs	r0, #117	; 0x75
 8001016:	f7ff ff97 	bl	8000f48 <ICM20602_Readbyte>
 800101a:	4603      	mov	r3, r0
 800101c:	73fb      	strb	r3, [r7, #15]

		if (who_am_i != 0x12){
 800101e:	7bfb      	ldrb	r3, [r7, #15]
 8001020:	2b12      	cmp	r3, #18
 8001022:	d007      	beq.n	8001034 <ICM20602_Initialization+0x68>
			printf( "ICM20602 Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0x12);
 8001024:	7bfb      	ldrb	r3, [r7, #15]
 8001026:	2212      	movs	r2, #18
 8001028:	4619      	mov	r1, r3
 800102a:	4826      	ldr	r0, [pc, #152]	; (80010c4 <ICM20602_Initialization+0xf8>)
 800102c:	f004 fd72 	bl	8005b14 <iprintf>
			return 1; //ERROR
 8001030:	2301      	movs	r3, #1
 8001032:	e03f      	b.n	80010b4 <ICM20602_Initialization+0xe8>
		}
	}
	
	// Reset ICM20602
	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x80); //Reset ICM20602
 8001034:	2180      	movs	r1, #128	; 0x80
 8001036:	206b      	movs	r0, #107	; 0x6b
 8001038:	f7ff ffa6 	bl	8000f88 <ICM20602_Writebyte>
	HAL_Delay(50);
 800103c:	2032      	movs	r0, #50	; 0x32
 800103e:	f001 faa7 	bl	8002590 <HAL_Delay>

	// PWR_MGMT_1 0x6B
	ICM20602_Writebyte(PWR_MGMT_1, 0x01); // Enable Temperature sensor(bit4-0), Use PLL(bit2:0-01)
 8001042:	2101      	movs	r1, #1
 8001044:	206b      	movs	r0, #107	; 0x6b
 8001046:	f7ff ff9f 	bl	8000f88 <ICM20602_Writebyte>
									//      
	HAL_Delay(50);
 800104a:	2032      	movs	r0, #50	; 0x32
 800104c:	f001 faa0 	bl	8002590 <HAL_Delay>

	// PWR_MGMT_2 0x6C
	ICM20602_Writebyte(PWR_MGMT_2, 0x38); // Disable Acc(bit5:3-111), Enable Gyro(bit2:0-000)
 8001050:	2138      	movs	r1, #56	; 0x38
 8001052:	206c      	movs	r0, #108	; 0x6c
 8001054:	f7ff ff98 	bl	8000f88 <ICM20602_Writebyte>
	//ICM20602_Writebyte( PWR_MGMT_2, 0x00 ); // Enable Acc(bit5:3-000), Enable Gyro(bit2:0-000)
	HAL_Delay(50);
 8001058:	2032      	movs	r0, #50	; 0x32
 800105a:	f001 fa99 	bl	8002590 <HAL_Delay>
	
	// set sample rate to 1000Hz and apply a software filter
	ICM20602_Writebyte(SMPLRT_DIV, 0x00);
 800105e:	2100      	movs	r1, #0
 8001060:	2019      	movs	r0, #25
 8001062:	f7ff ff91 	bl	8000f88 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001066:	2032      	movs	r0, #50	; 0x32
 8001068:	f001 fa92 	bl	8002590 <HAL_Delay>
	
	// Gyro DLPF Config
	//ICM20602_Writebyte(CONFIG, 0x00); // Gyro LPF fc 250Hz(bit2:0-000)
	ICM20602_Writebyte(CONFIG, 0x05); // Gyro LPF fc 20Hz(bit2:0-100) at 1kHz sample rate
 800106c:	2105      	movs	r1, #5
 800106e:	201a      	movs	r0, #26
 8001070:	f7ff ff8a 	bl	8000f88 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001074:	2032      	movs	r0, #50	; 0x32
 8001076:	f001 fa8b 	bl	8002590 <HAL_Delay>

	// GYRO_CONFIG 0x1B
	ICM20602_Writebyte(GYRO_CONFIG, 0x18); // Gyro sensitivity 2000 dps(bit4:3-11), FCHOICE (bit1:0-00)
 800107a:	2118      	movs	r1, #24
 800107c:	201b      	movs	r0, #27
 800107e:	f7ff ff83 	bl	8000f88 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001082:	2032      	movs	r0, #50	; 0x32
 8001084:	f001 fa84 	bl	8002590 <HAL_Delay>

	// ACCEL_CONFIG 0x1C
	ICM20602_Writebyte(ACCEL_CONFIG, 0x18); // Acc sensitivity 16g
 8001088:	2118      	movs	r1, #24
 800108a:	201c      	movs	r0, #28
 800108c:	f7ff ff7c 	bl	8000f88 <ICM20602_Writebyte>
	HAL_Delay(50);
 8001090:	2032      	movs	r0, #50	; 0x32
 8001092:	f001 fa7d 	bl	8002590 <HAL_Delay>
	
	// ACCEL_CONFIG2 0x1D
	ICM20602_Writebyte(ACCEL_CONFIG2, 0x03); // Acc FCHOICE 1kHz(bit3-0), DLPF fc 44.8Hz(bit2:0-011)
 8001096:	2103      	movs	r1, #3
 8001098:	201d      	movs	r0, #29
 800109a:	f7ff ff75 	bl	8000f88 <ICM20602_Writebyte>
	HAL_Delay(50);
 800109e:	2032      	movs	r0, #50	; 0x32
 80010a0:	f001 fa76 	bl	8002590 <HAL_Delay>
	
	// Enable Interrupts when data is ready
	ICM20602_Writebyte(INT_ENABLE, 0x01); // Enable DRDY Interrupt
 80010a4:	2101      	movs	r1, #1
 80010a6:	2038      	movs	r0, #56	; 0x38
 80010a8:	f7ff ff6e 	bl	8000f88 <ICM20602_Writebyte>
	HAL_Delay(50);
 80010ac:	2032      	movs	r0, #50	; 0x32
 80010ae:	f001 fa6f 	bl	8002590 <HAL_Delay>
//	
//	// Remove Gyro Z offset
//	ICM20602_Writebyte( ZG_OFFS_USRH, offset_z>>8 );	// gyro z offset high byte
//	ICM20602_Writebyte( ZG_OFFS_USRL, offset_z );	// gyro z offset low byte

	return 0; //OK
 80010b2:	2300      	movs	r3, #0
}
 80010b4:	4618      	mov	r0, r3
 80010b6:	3710      	adds	r7, #16
 80010b8:	46bd      	mov	sp, r7
 80010ba:	bd80      	pop	{r7, pc}
 80010bc:	08006978 	.word	0x08006978
 80010c0:	08006990 	.word	0x08006990
 80010c4:	080069b4 	.word	0x080069b4

080010c8 <LL_SPI_Enable>:
{
 80010c8:	b480      	push	{r7}
 80010ca:	b083      	sub	sp, #12
 80010cc:	af00      	add	r7, sp, #0
 80010ce:	6078      	str	r0, [r7, #4]
  SET_BIT(SPIx->CR1, SPI_CR1_SPE);
 80010d0:	687b      	ldr	r3, [r7, #4]
 80010d2:	681b      	ldr	r3, [r3, #0]
 80010d4:	f043 0240 	orr.w	r2, r3, #64	; 0x40
 80010d8:	687b      	ldr	r3, [r7, #4]
 80010da:	601a      	str	r2, [r3, #0]
}
 80010dc:	bf00      	nop
 80010de:	370c      	adds	r7, #12
 80010e0:	46bd      	mov	sp, r7
 80010e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010e6:	4770      	bx	lr

080010e8 <LL_SPI_SetStandard>:
{
 80010e8:	b480      	push	{r7}
 80010ea:	b083      	sub	sp, #12
 80010ec:	af00      	add	r7, sp, #0
 80010ee:	6078      	str	r0, [r7, #4]
 80010f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 80010f2:	687b      	ldr	r3, [r7, #4]
 80010f4:	685b      	ldr	r3, [r3, #4]
 80010f6:	f023 0210 	bic.w	r2, r3, #16
 80010fa:	683b      	ldr	r3, [r7, #0]
 80010fc:	431a      	orrs	r2, r3
 80010fe:	687b      	ldr	r3, [r7, #4]
 8001100:	605a      	str	r2, [r3, #4]
}
 8001102:	bf00      	nop
 8001104:	370c      	adds	r7, #12
 8001106:	46bd      	mov	sp, r7
 8001108:	f85d 7b04 	ldr.w	r7, [sp], #4
 800110c:	4770      	bx	lr

0800110e <LL_SPI_IsActiveFlag_RXNE>:
{
 800110e:	b480      	push	{r7}
 8001110:	b083      	sub	sp, #12
 8001112:	af00      	add	r7, sp, #0
 8001114:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_RXNE) == (SPI_SR_RXNE)) ? 1UL : 0UL);
 8001116:	687b      	ldr	r3, [r7, #4]
 8001118:	689b      	ldr	r3, [r3, #8]
 800111a:	f003 0301 	and.w	r3, r3, #1
 800111e:	2b01      	cmp	r3, #1
 8001120:	d101      	bne.n	8001126 <LL_SPI_IsActiveFlag_RXNE+0x18>
 8001122:	2301      	movs	r3, #1
 8001124:	e000      	b.n	8001128 <LL_SPI_IsActiveFlag_RXNE+0x1a>
 8001126:	2300      	movs	r3, #0
}
 8001128:	4618      	mov	r0, r3
 800112a:	370c      	adds	r7, #12
 800112c:	46bd      	mov	sp, r7
 800112e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001132:	4770      	bx	lr

08001134 <LL_SPI_IsActiveFlag_TXE>:
{
 8001134:	b480      	push	{r7}
 8001136:	b083      	sub	sp, #12
 8001138:	af00      	add	r7, sp, #0
 800113a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->SR, SPI_SR_TXE) == (SPI_SR_TXE)) ? 1UL : 0UL);
 800113c:	687b      	ldr	r3, [r7, #4]
 800113e:	689b      	ldr	r3, [r3, #8]
 8001140:	f003 0302 	and.w	r3, r3, #2
 8001144:	2b02      	cmp	r3, #2
 8001146:	d101      	bne.n	800114c <LL_SPI_IsActiveFlag_TXE+0x18>
 8001148:	2301      	movs	r3, #1
 800114a:	e000      	b.n	800114e <LL_SPI_IsActiveFlag_TXE+0x1a>
 800114c:	2300      	movs	r3, #0
}
 800114e:	4618      	mov	r0, r3
 8001150:	370c      	adds	r7, #12
 8001152:	46bd      	mov	sp, r7
 8001154:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001158:	4770      	bx	lr

0800115a <LL_SPI_ReceiveData8>:
{
 800115a:	b480      	push	{r7}
 800115c:	b083      	sub	sp, #12
 800115e:	af00      	add	r7, sp, #0
 8001160:	6078      	str	r0, [r7, #4]
  return (*((__IO uint8_t *)&SPIx->DR));
 8001162:	687b      	ldr	r3, [r7, #4]
 8001164:	330c      	adds	r3, #12
 8001166:	781b      	ldrb	r3, [r3, #0]
 8001168:	b2db      	uxtb	r3, r3
}
 800116a:	4618      	mov	r0, r3
 800116c:	370c      	adds	r7, #12
 800116e:	46bd      	mov	sp, r7
 8001170:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001174:	4770      	bx	lr

08001176 <LL_SPI_TransmitData8>:
{
 8001176:	b480      	push	{r7}
 8001178:	b085      	sub	sp, #20
 800117a:	af00      	add	r7, sp, #0
 800117c:	6078      	str	r0, [r7, #4]
 800117e:	460b      	mov	r3, r1
 8001180:	70fb      	strb	r3, [r7, #3]
  __IO uint8_t *spidr = ((__IO uint8_t *)&SPIx->DR);
 8001182:	687b      	ldr	r3, [r7, #4]
 8001184:	330c      	adds	r3, #12
 8001186:	60fb      	str	r3, [r7, #12]
  *spidr = TxData;
 8001188:	68fb      	ldr	r3, [r7, #12]
 800118a:	78fa      	ldrb	r2, [r7, #3]
 800118c:	701a      	strb	r2, [r3, #0]
}
 800118e:	bf00      	nop
 8001190:	3714      	adds	r7, #20
 8001192:	46bd      	mov	sp, r7
 8001194:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001198:	4770      	bx	lr
	...

0800119c <LL_AHB1_GRP1_EnableClock>:
{
 800119c:	b480      	push	{r7}
 800119e:	b085      	sub	sp, #20
 80011a0:	af00      	add	r7, sp, #0
 80011a2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 80011a4:	4b08      	ldr	r3, [pc, #32]	; (80011c8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80011a6:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011a8:	4907      	ldr	r1, [pc, #28]	; (80011c8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80011aa:	687b      	ldr	r3, [r7, #4]
 80011ac:	4313      	orrs	r3, r2
 80011ae:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 80011b0:	4b05      	ldr	r3, [pc, #20]	; (80011c8 <LL_AHB1_GRP1_EnableClock+0x2c>)
 80011b2:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 80011b4:	687b      	ldr	r3, [r7, #4]
 80011b6:	4013      	ands	r3, r2
 80011b8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011ba:	68fb      	ldr	r3, [r7, #12]
}
 80011bc:	bf00      	nop
 80011be:	3714      	adds	r7, #20
 80011c0:	46bd      	mov	sp, r7
 80011c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011c6:	4770      	bx	lr
 80011c8:	40023800 	.word	0x40023800

080011cc <LL_APB1_GRP1_EnableClock>:
{
 80011cc:	b480      	push	{r7}
 80011ce:	b085      	sub	sp, #20
 80011d0:	af00      	add	r7, sp, #0
 80011d2:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 80011d4:	4b08      	ldr	r3, [pc, #32]	; (80011f8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80011d6:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011d8:	4907      	ldr	r1, [pc, #28]	; (80011f8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80011da:	687b      	ldr	r3, [r7, #4]
 80011dc:	4313      	orrs	r3, r2
 80011de:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 80011e0:	4b05      	ldr	r3, [pc, #20]	; (80011f8 <LL_APB1_GRP1_EnableClock+0x2c>)
 80011e2:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 80011e4:	687b      	ldr	r3, [r7, #4]
 80011e6:	4013      	ands	r3, r2
 80011e8:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 80011ea:	68fb      	ldr	r3, [r7, #12]
}
 80011ec:	bf00      	nop
 80011ee:	3714      	adds	r7, #20
 80011f0:	46bd      	mov	sp, r7
 80011f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011f6:	4770      	bx	lr
 80011f8:	40023800 	.word	0x40023800

080011fc <LL_GPIO_SetOutputPin>:
{
 80011fc:	b480      	push	{r7}
 80011fe:	b083      	sub	sp, #12
 8001200:	af00      	add	r7, sp, #0
 8001202:	6078      	str	r0, [r7, #4]
 8001204:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, PinMask);
 8001206:	687b      	ldr	r3, [r7, #4]
 8001208:	683a      	ldr	r2, [r7, #0]
 800120a:	619a      	str	r2, [r3, #24]
}
 800120c:	bf00      	nop
 800120e:	370c      	adds	r7, #12
 8001210:	46bd      	mov	sp, r7
 8001212:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001216:	4770      	bx	lr

08001218 <LL_GPIO_ResetOutputPin>:
{
 8001218:	b480      	push	{r7}
 800121a:	b083      	sub	sp, #12
 800121c:	af00      	add	r7, sp, #0
 800121e:	6078      	str	r0, [r7, #4]
 8001220:	6039      	str	r1, [r7, #0]
  WRITE_REG(GPIOx->BSRR, (PinMask << 16));
 8001222:	683b      	ldr	r3, [r7, #0]
 8001224:	041a      	lsls	r2, r3, #16
 8001226:	687b      	ldr	r3, [r7, #4]
 8001228:	619a      	str	r2, [r3, #24]
}
 800122a:	bf00      	nop
 800122c:	370c      	adds	r7, #12
 800122e:	46bd      	mov	sp, r7
 8001230:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001234:	4770      	bx	lr
	...

08001238 <LPS22HH_GPIO_SPI_Initialization>:

Struct_LPS22HH LPS22HH;


void LPS22HH_GPIO_SPI_Initialization(void)
{
 8001238:	b580      	push	{r7, lr}
 800123a:	b090      	sub	sp, #64	; 0x40
 800123c:	af00      	add	r7, sp, #0
	LL_SPI_InitTypeDef SPI_InitStruct = {0};
 800123e:	f107 0318 	add.w	r3, r7, #24
 8001242:	2228      	movs	r2, #40	; 0x28
 8001244:	2100      	movs	r1, #0
 8001246:	4618      	mov	r0, r3
 8001248:	f004 fdaa 	bl	8005da0 <memset>
	
	LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 800124c:	463b      	mov	r3, r7
 800124e:	2200      	movs	r2, #0
 8001250:	601a      	str	r2, [r3, #0]
 8001252:	605a      	str	r2, [r3, #4]
 8001254:	609a      	str	r2, [r3, #8]
 8001256:	60da      	str	r2, [r3, #12]
 8001258:	611a      	str	r2, [r3, #16]
 800125a:	615a      	str	r2, [r3, #20]
	/* Peripheral clock enable */
	LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 800125c:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001260:	f7ff ffb4 	bl	80011cc <LL_APB1_GRP1_EnableClock>
	
	LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001264:	2002      	movs	r0, #2
 8001266:	f7ff ff99 	bl	800119c <LL_AHB1_GRP1_EnableClock>
	/**SPI3 GPIO Configuration
	PB3   ------> SPI3_SCK
	PB4   ------> SPI3_MISO
	PB5   ------> SPI3_MOSI
	*/
	GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 800126a:	2338      	movs	r3, #56	; 0x38
 800126c:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 800126e:	2302      	movs	r3, #2
 8001270:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001272:	2303      	movs	r3, #3
 8001274:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001276:	2300      	movs	r3, #0
 8001278:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 800127a:	2300      	movs	r3, #0
 800127c:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 800127e:	2306      	movs	r3, #6
 8001280:	617b      	str	r3, [r7, #20]
	LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001282:	463b      	mov	r3, r7
 8001284:	4619      	mov	r1, r3
 8001286:	4826      	ldr	r0, [pc, #152]	; (8001320 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001288:	f004 fa8b 	bl	80057a2 <LL_GPIO_Init>
	
	SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 800128c:	2300      	movs	r3, #0
 800128e:	61bb      	str	r3, [r7, #24]
	SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001290:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001294:	61fb      	str	r3, [r7, #28]
	SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001296:	2300      	movs	r3, #0
 8001298:	623b      	str	r3, [r7, #32]
	SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 800129a:	2302      	movs	r3, #2
 800129c:	627b      	str	r3, [r7, #36]	; 0x24
	SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 800129e:	2301      	movs	r3, #1
 80012a0:	62bb      	str	r3, [r7, #40]	; 0x28
	SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 80012a2:	f44f 7300 	mov.w	r3, #512	; 0x200
 80012a6:	62fb      	str	r3, [r7, #44]	; 0x2c
	SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 80012a8:	2308      	movs	r3, #8
 80012aa:	633b      	str	r3, [r7, #48]	; 0x30
	SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 80012ac:	2300      	movs	r3, #0
 80012ae:	637b      	str	r3, [r7, #52]	; 0x34
	SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 80012b0:	2300      	movs	r3, #0
 80012b2:	63bb      	str	r3, [r7, #56]	; 0x38
	SPI_InitStruct.CRCPoly = 10;
 80012b4:	230a      	movs	r3, #10
 80012b6:	63fb      	str	r3, [r7, #60]	; 0x3c
	LL_SPI_Init(LPS22HH_SPI_CHANNEL, &SPI_InitStruct);
 80012b8:	f107 0318 	add.w	r3, r7, #24
 80012bc:	4619      	mov	r1, r3
 80012be:	4819      	ldr	r0, [pc, #100]	; (8001324 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 80012c0:	f004 fb13 	bl	80058ea <LL_SPI_Init>
	LL_SPI_SetStandard(LPS22HH_SPI_CHANNEL, LL_SPI_PROTOCOL_MOTOROLA);
 80012c4:	2100      	movs	r1, #0
 80012c6:	4817      	ldr	r0, [pc, #92]	; (8001324 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 80012c8:	f7ff ff0e 	bl	80010e8 <LL_SPI_SetStandard>
	/**LPS22HH GPIO Control Configuration
	 * PB6  ------> LPS22HH_SPI_CS_PIN (output)
	 * PB7  ------> LPS22HH_INT_PIN (input)
	 */
	/**/
	LL_GPIO_ResetOutputPin(LPS22HH_SPI_CS_PORT, LPS22HH_SPI_CS_PIN);
 80012cc:	2140      	movs	r1, #64	; 0x40
 80012ce:	4814      	ldr	r0, [pc, #80]	; (8001320 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 80012d0:	f7ff ffa2 	bl	8001218 <LL_GPIO_ResetOutputPin>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_SPI_CS_PIN;
 80012d4:	2340      	movs	r3, #64	; 0x40
 80012d6:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_OUTPUT;
 80012d8:	2301      	movs	r3, #1
 80012da:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 80012dc:	2303      	movs	r3, #3
 80012de:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 80012e0:	2300      	movs	r3, #0
 80012e2:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 80012e4:	2300      	movs	r3, #0
 80012e6:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_SPI_CS_PORT, &GPIO_InitStruct);
 80012e8:	463b      	mov	r3, r7
 80012ea:	4619      	mov	r1, r3
 80012ec:	480c      	ldr	r0, [pc, #48]	; (8001320 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 80012ee:	f004 fa58 	bl	80057a2 <LL_GPIO_Init>
	
	/**/
	GPIO_InitStruct.Pin = LPS22HH_INT_PIN;
 80012f2:	2380      	movs	r3, #128	; 0x80
 80012f4:	603b      	str	r3, [r7, #0]
	GPIO_InitStruct.Mode = LL_GPIO_MODE_INPUT;
 80012f6:	2300      	movs	r3, #0
 80012f8:	607b      	str	r3, [r7, #4]
	GPIO_InitStruct.Pull = LL_GPIO_PULL_UP;
 80012fa:	2301      	movs	r3, #1
 80012fc:	613b      	str	r3, [r7, #16]
	LL_GPIO_Init(LPS22HH_INT_PORT, &GPIO_InitStruct);
 80012fe:	463b      	mov	r3, r7
 8001300:	4619      	mov	r1, r3
 8001302:	4807      	ldr	r0, [pc, #28]	; (8001320 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001304:	f004 fa4d 	bl	80057a2 <LL_GPIO_Init>
	
	LL_SPI_Enable(LPS22HH_SPI_CHANNEL);
 8001308:	4806      	ldr	r0, [pc, #24]	; (8001324 <LPS22HH_GPIO_SPI_Initialization+0xec>)
 800130a:	f7ff fedd 	bl	80010c8 <LL_SPI_Enable>
	
	CHIP_DESELECT(LPS22HH);
 800130e:	2140      	movs	r1, #64	; 0x40
 8001310:	4803      	ldr	r0, [pc, #12]	; (8001320 <LPS22HH_GPIO_SPI_Initialization+0xe8>)
 8001312:	f7ff ff73 	bl	80011fc <LL_GPIO_SetOutputPin>
}
 8001316:	bf00      	nop
 8001318:	3740      	adds	r7, #64	; 0x40
 800131a:	46bd      	mov	sp, r7
 800131c:	bd80      	pop	{r7, pc}
 800131e:	bf00      	nop
 8001320:	40020400 	.word	0x40020400
 8001324:	40003c00 	.word	0x40003c00

08001328 <SPI3_SendByte>:


unsigned char SPI3_SendByte(unsigned char data)
{
 8001328:	b580      	push	{r7, lr}
 800132a:	b082      	sub	sp, #8
 800132c:	af00      	add	r7, sp, #0
 800132e:	4603      	mov	r3, r0
 8001330:	71fb      	strb	r3, [r7, #7]
	while(LL_SPI_IsActiveFlag_TXE(LPS22HH_SPI_CHANNEL)==RESET);
 8001332:	bf00      	nop
 8001334:	480c      	ldr	r0, [pc, #48]	; (8001368 <SPI3_SendByte+0x40>)
 8001336:	f7ff fefd 	bl	8001134 <LL_SPI_IsActiveFlag_TXE>
 800133a:	4603      	mov	r3, r0
 800133c:	2b00      	cmp	r3, #0
 800133e:	d0f9      	beq.n	8001334 <SPI3_SendByte+0xc>
	LL_SPI_TransmitData8(LPS22HH_SPI_CHANNEL, data);
 8001340:	79fb      	ldrb	r3, [r7, #7]
 8001342:	4619      	mov	r1, r3
 8001344:	4808      	ldr	r0, [pc, #32]	; (8001368 <SPI3_SendByte+0x40>)
 8001346:	f7ff ff16 	bl	8001176 <LL_SPI_TransmitData8>
	
	while(LL_SPI_IsActiveFlag_RXNE(LPS22HH_SPI_CHANNEL)==RESET);
 800134a:	bf00      	nop
 800134c:	4806      	ldr	r0, [pc, #24]	; (8001368 <SPI3_SendByte+0x40>)
 800134e:	f7ff fede 	bl	800110e <LL_SPI_IsActiveFlag_RXNE>
 8001352:	4603      	mov	r3, r0
 8001354:	2b00      	cmp	r3, #0
 8001356:	d0f9      	beq.n	800134c <SPI3_SendByte+0x24>
	return LL_SPI_ReceiveData8(LPS22HH_SPI_CHANNEL);
 8001358:	4803      	ldr	r0, [pc, #12]	; (8001368 <SPI3_SendByte+0x40>)
 800135a:	f7ff fefe 	bl	800115a <LL_SPI_ReceiveData8>
 800135e:	4603      	mov	r3, r0
}
 8001360:	4618      	mov	r0, r3
 8001362:	3708      	adds	r7, #8
 8001364:	46bd      	mov	sp, r7
 8001366:	bd80      	pop	{r7, pc}
 8001368:	40003c00 	.word	0x40003c00

0800136c <LPS22HH_Readbyte>:

//////////////////////////////////////////////////////////////

uint8_t LPS22HH_Readbyte(uint8_t reg_addr)
{
 800136c:	b580      	push	{r7, lr}
 800136e:	b084      	sub	sp, #16
 8001370:	af00      	add	r7, sp, #0
 8001372:	4603      	mov	r3, r0
 8001374:	71fb      	strb	r3, [r7, #7]
	uint8_t val;

	CHIP_SELECT(LPS22HH);
 8001376:	2140      	movs	r1, #64	; 0x40
 8001378:	480b      	ldr	r0, [pc, #44]	; (80013a8 <LPS22HH_Readbyte+0x3c>)
 800137a:	f7ff ff4d 	bl	8001218 <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr | 0x80); //Register. MSB 1 is read instruction.
 800137e:	79fb      	ldrb	r3, [r7, #7]
 8001380:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8001384:	b2db      	uxtb	r3, r3
 8001386:	4618      	mov	r0, r3
 8001388:	f7ff ffce 	bl	8001328 <SPI3_SendByte>
	val = SPI3_SendByte(0x00); //Send DUMMY
 800138c:	2000      	movs	r0, #0
 800138e:	f7ff ffcb 	bl	8001328 <SPI3_SendByte>
 8001392:	4603      	mov	r3, r0
 8001394:	73fb      	strb	r3, [r7, #15]
	CHIP_DESELECT(LPS22HH);
 8001396:	2140      	movs	r1, #64	; 0x40
 8001398:	4803      	ldr	r0, [pc, #12]	; (80013a8 <LPS22HH_Readbyte+0x3c>)
 800139a:	f7ff ff2f 	bl	80011fc <LL_GPIO_SetOutputPin>
	
	return val;
 800139e:	7bfb      	ldrb	r3, [r7, #15]
}
 80013a0:	4618      	mov	r0, r3
 80013a2:	3710      	adds	r7, #16
 80013a4:	46bd      	mov	sp, r7
 80013a6:	bd80      	pop	{r7, pc}
 80013a8:	40020400 	.word	0x40020400

080013ac <LPS22HH_Writebyte>:
	}
	CHIP_DESELECT(LPS22HH);
}

void LPS22HH_Writebyte(uint8_t reg_addr, uint8_t val)
{
 80013ac:	b580      	push	{r7, lr}
 80013ae:	b082      	sub	sp, #8
 80013b0:	af00      	add	r7, sp, #0
 80013b2:	4603      	mov	r3, r0
 80013b4:	460a      	mov	r2, r1
 80013b6:	71fb      	strb	r3, [r7, #7]
 80013b8:	4613      	mov	r3, r2
 80013ba:	71bb      	strb	r3, [r7, #6]
	CHIP_SELECT(LPS22HH);
 80013bc:	2140      	movs	r1, #64	; 0x40
 80013be:	480b      	ldr	r0, [pc, #44]	; (80013ec <LPS22HH_Writebyte+0x40>)
 80013c0:	f7ff ff2a 	bl	8001218 <LL_GPIO_ResetOutputPin>
	SPI3_SendByte(reg_addr & 0x7F); //Register. MSB 0 is write instruction.
 80013c4:	79fb      	ldrb	r3, [r7, #7]
 80013c6:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 80013ca:	b2db      	uxtb	r3, r3
 80013cc:	4618      	mov	r0, r3
 80013ce:	f7ff ffab 	bl	8001328 <SPI3_SendByte>
	SPI3_SendByte(val); //Data
 80013d2:	79bb      	ldrb	r3, [r7, #6]
 80013d4:	4618      	mov	r0, r3
 80013d6:	f7ff ffa7 	bl	8001328 <SPI3_SendByte>
	CHIP_DESELECT(LPS22HH);
 80013da:	2140      	movs	r1, #64	; 0x40
 80013dc:	4803      	ldr	r0, [pc, #12]	; (80013ec <LPS22HH_Writebyte+0x40>)
 80013de:	f7ff ff0d 	bl	80011fc <LL_GPIO_SetOutputPin>
}
 80013e2:	bf00      	nop
 80013e4:	3708      	adds	r7, #8
 80013e6:	46bd      	mov	sp, r7
 80013e8:	bd80      	pop	{r7, pc}
 80013ea:	bf00      	nop
 80013ec:	40020400 	.word	0x40020400

080013f0 <LPS22HH_Initialization>:




int LPS22HH_Initialization(void)
{
 80013f0:	b580      	push	{r7, lr}
 80013f2:	b082      	sub	sp, #8
 80013f4:	af00      	add	r7, sp, #0
	uint8_t temp_reg;
	uint8_t who_am_i = 0;
 80013f6:	2300      	movs	r3, #0
 80013f8:	71fb      	strb	r3, [r7, #7]
	
	LPS22HH_GPIO_SPI_Initialization();
 80013fa:	f7ff ff1d 	bl	8001238 <LPS22HH_GPIO_SPI_Initialization>
	
	printf("Checking LPS22HH...");
 80013fe:	4841      	ldr	r0, [pc, #260]	; (8001504 <LPS22HH_Initialization+0x114>)
 8001400:	f004 fb88 	bl	8005b14 <iprintf>
	
	// check WHO_AM_I (0x0F)
	who_am_i = LPS22HH_Readbyte(0x0F); 
 8001404:	200f      	movs	r0, #15
 8001406:	f7ff ffb1 	bl	800136c <LPS22HH_Readbyte>
 800140a:	4603      	mov	r3, r0
 800140c:	71fb      	strb	r3, [r7, #7]

	// who am i = 0xb3
	if( who_am_i == 0xb3)
 800140e:	79fb      	ldrb	r3, [r7, #7]
 8001410:	2bb3      	cmp	r3, #179	; 0xb3
 8001412:	d105      	bne.n	8001420 <LPS22HH_Initialization+0x30>
	{
		printf("\nLPS22HH who_am_i = 0x%02x...OK\n\n", who_am_i );
 8001414:	79fb      	ldrb	r3, [r7, #7]
 8001416:	4619      	mov	r1, r3
 8001418:	483b      	ldr	r0, [pc, #236]	; (8001508 <LPS22HH_Initialization+0x118>)
 800141a:	f004 fb7b 	bl	8005b14 <iprintf>
 800141e:	e012      	b.n	8001446 <LPS22HH_Initialization+0x56>
	}
	// recheck
	else if( who_am_i != 0xb3)
 8001420:	79fb      	ldrb	r3, [r7, #7]
 8001422:	2bb3      	cmp	r3, #179	; 0xb3
 8001424:	d00f      	beq.n	8001446 <LPS22HH_Initialization+0x56>
	{
		who_am_i = LPS22HH_Readbyte(0x0F); // check WHO_AM_I (0x0F)
 8001426:	200f      	movs	r0, #15
 8001428:	f7ff ffa0 	bl	800136c <LPS22HH_Readbyte>
 800142c:	4603      	mov	r3, r0
 800142e:	71fb      	strb	r3, [r7, #7]

		if ( who_am_i != 0xb3 ){
 8001430:	79fb      	ldrb	r3, [r7, #7]
 8001432:	2bb3      	cmp	r3, #179	; 0xb3
 8001434:	d007      	beq.n	8001446 <LPS22HH_Initialization+0x56>
			printf( "nLPS22HH Not OK: 0x%02x Should be 0x%02x\n", who_am_i, 0xb3);
 8001436:	79fb      	ldrb	r3, [r7, #7]
 8001438:	22b3      	movs	r2, #179	; 0xb3
 800143a:	4619      	mov	r1, r3
 800143c:	4833      	ldr	r0, [pc, #204]	; (800150c <LPS22HH_Initialization+0x11c>)
 800143e:	f004 fb69 	bl	8005b14 <iprintf>
			return 1; //ERROR
 8001442:	2301      	movs	r3, #1
 8001444:	e059      	b.n	80014fa <LPS22HH_Initialization+0x10a>
		}
	}
	
	// Reset LPS22HH
	// CTRL_REG2 0x11
	LPS22HH_Writebyte(CTRL_REG2, 0x04);
 8001446:	2104      	movs	r1, #4
 8001448:	2011      	movs	r0, #17
 800144a:	f7ff ffaf 	bl	80013ac <LPS22HH_Writebyte>
	//printf("LPS22HH Reset");
	do{
		//printf(".");
	}
	while((LPS22HH_Readbyte(CTRL_REG2) & 0x04) != 0x00);
 800144e:	2011      	movs	r0, #17
 8001450:	f7ff ff8c 	bl	800136c <LPS22HH_Readbyte>
 8001454:	4603      	mov	r3, r0
 8001456:	f003 0304 	and.w	r3, r3, #4
 800145a:	2b00      	cmp	r3, #0
 800145c:	d1f7      	bne.n	800144e <LPS22HH_Initialization+0x5e>
	
	// Set Output Data Rate
	//0x00: One Shot
	//0x10: 1Hz	0x20: 10Hz	0x30: 25Hz	0x40: 50Hz
	//0x50: 75Hz	0x60: 100Hz	0x70: 200Hz
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 800145e:	2010      	movs	r0, #16
 8001460:	f7ff ff84 	bl	800136c <LPS22HH_Readbyte>
 8001464:	4603      	mov	r3, r0
 8001466:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x40;
 8001468:	79bb      	ldrb	r3, [r7, #6]
 800146a:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 800146e:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 8001470:	79bb      	ldrb	r3, [r7, #6]
 8001472:	4619      	mov	r1, r3
 8001474:	2010      	movs	r0, #16
 8001476:	f7ff ff99 	bl	80013ac <LPS22HH_Writebyte>
	temp_reg = 0;
 800147a:	2300      	movs	r3, #0
 800147c:	71bb      	strb	r3, [r7, #6]
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 800147e:	2010      	movs	r0, #16
 8001480:	f7ff ff74 	bl	800136c <LPS22HH_Readbyte>
 8001484:	4603      	mov	r3, r0
 8001486:	71bb      	strb	r3, [r7, #6]
	//printf("%x\n", temp_reg);
	
	// Enable LPF, Cut-off frequency
	//0x08: ODR/9	0x0c: ODR/20
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 8001488:	2010      	movs	r0, #16
 800148a:	f7ff ff6f 	bl	800136c <LPS22HH_Readbyte>
 800148e:	4603      	mov	r3, r0
 8001490:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x0c;
 8001492:	79bb      	ldrb	r3, [r7, #6]
 8001494:	f043 030c 	orr.w	r3, r3, #12
 8001498:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 800149a:	79bb      	ldrb	r3, [r7, #6]
 800149c:	4619      	mov	r1, r3
 800149e:	2010      	movs	r0, #16
 80014a0:	f7ff ff84 	bl	80013ac <LPS22HH_Writebyte>
	
	// Enable Block Data Update
	temp_reg = LPS22HH_Readbyte(CTRL_REG1);
 80014a4:	2010      	movs	r0, #16
 80014a6:	f7ff ff61 	bl	800136c <LPS22HH_Readbyte>
 80014aa:	4603      	mov	r3, r0
 80014ac:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 80014ae:	79bb      	ldrb	r3, [r7, #6]
 80014b0:	f043 0302 	orr.w	r3, r3, #2
 80014b4:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG1, temp_reg);
 80014b6:	79bb      	ldrb	r3, [r7, #6]
 80014b8:	4619      	mov	r1, r3
 80014ba:	2010      	movs	r0, #16
 80014bc:	f7ff ff76 	bl	80013ac <LPS22HH_Writebyte>
	
	// Enable Low Noise Mode (ODR should be lower than 100Hz. This is igonored when ODR = 100Hz or 200Hz)
	temp_reg = LPS22HH_Readbyte(CTRL_REG2);
 80014c0:	2011      	movs	r0, #17
 80014c2:	f7ff ff53 	bl	800136c <LPS22HH_Readbyte>
 80014c6:	4603      	mov	r3, r0
 80014c8:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x02;
 80014ca:	79bb      	ldrb	r3, [r7, #6]
 80014cc:	f043 0302 	orr.w	r3, r3, #2
 80014d0:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG2, temp_reg);
 80014d2:	79bb      	ldrb	r3, [r7, #6]
 80014d4:	4619      	mov	r1, r3
 80014d6:	2011      	movs	r0, #17
 80014d8:	f7ff ff68 	bl	80013ac <LPS22HH_Writebyte>
	
	// Enable Data-ready signal on INT-DRDY pin
	temp_reg = LPS22HH_Readbyte(CTRL_REG3);
 80014dc:	2012      	movs	r0, #18
 80014de:	f7ff ff45 	bl	800136c <LPS22HH_Readbyte>
 80014e2:	4603      	mov	r3, r0
 80014e4:	71bb      	strb	r3, [r7, #6]
	temp_reg = temp_reg | 0x04;
 80014e6:	79bb      	ldrb	r3, [r7, #6]
 80014e8:	f043 0304 	orr.w	r3, r3, #4
 80014ec:	71bb      	strb	r3, [r7, #6]
	LPS22HH_Writebyte(CTRL_REG3, temp_reg);
 80014ee:	79bb      	ldrb	r3, [r7, #6]
 80014f0:	4619      	mov	r1, r3
 80014f2:	2012      	movs	r0, #18
 80014f4:	f7ff ff5a 	bl	80013ac <LPS22HH_Writebyte>
	
	return 0; //OK
 80014f8:	2300      	movs	r3, #0
}
 80014fa:	4618      	mov	r0, r3
 80014fc:	3708      	adds	r7, #8
 80014fe:	46bd      	mov	sp, r7
 8001500:	bd80      	pop	{r7, pc}
 8001502:	bf00      	nop
 8001504:	080069e0 	.word	0x080069e0
 8001508:	080069f4 	.word	0x080069f4
 800150c:	08006a18 	.word	0x08006a18

08001510 <M8N_UART4_initialization>:
 0xBF

}; //Save current configuration, Devices: BBR, FLASH, I2C-EEPROM, SPI-FLASH,

void M8N_UART4_initialization(void)
{
 8001510:	b580      	push	{r7, lr}
 8001512:	af00      	add	r7, sp, #0
	  huart4.Instance = UART4;
 8001514:	4b11      	ldr	r3, [pc, #68]	; (800155c <M8N_UART4_initialization+0x4c>)
 8001516:	4a12      	ldr	r2, [pc, #72]	; (8001560 <M8N_UART4_initialization+0x50>)
 8001518:	601a      	str	r2, [r3, #0]
	  huart4.Init.BaudRate = 9600;
 800151a:	4b10      	ldr	r3, [pc, #64]	; (800155c <M8N_UART4_initialization+0x4c>)
 800151c:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8001520:	605a      	str	r2, [r3, #4]
	  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8001522:	4b0e      	ldr	r3, [pc, #56]	; (800155c <M8N_UART4_initialization+0x4c>)
 8001524:	2200      	movs	r2, #0
 8001526:	609a      	str	r2, [r3, #8]
	  huart4.Init.StopBits = UART_STOPBITS_1;
 8001528:	4b0c      	ldr	r3, [pc, #48]	; (800155c <M8N_UART4_initialization+0x4c>)
 800152a:	2200      	movs	r2, #0
 800152c:	60da      	str	r2, [r3, #12]
	  huart4.Init.Parity = UART_PARITY_NONE;
 800152e:	4b0b      	ldr	r3, [pc, #44]	; (800155c <M8N_UART4_initialization+0x4c>)
 8001530:	2200      	movs	r2, #0
 8001532:	611a      	str	r2, [r3, #16]
	  huart4.Init.Mode = UART_MODE_TX_RX;
 8001534:	4b09      	ldr	r3, [pc, #36]	; (800155c <M8N_UART4_initialization+0x4c>)
 8001536:	220c      	movs	r2, #12
 8001538:	615a      	str	r2, [r3, #20]
	  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800153a:	4b08      	ldr	r3, [pc, #32]	; (800155c <M8N_UART4_initialization+0x4c>)
 800153c:	2200      	movs	r2, #0
 800153e:	619a      	str	r2, [r3, #24]
	  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8001540:	4b06      	ldr	r3, [pc, #24]	; (800155c <M8N_UART4_initialization+0x4c>)
 8001542:	2200      	movs	r2, #0
 8001544:	61da      	str	r2, [r3, #28]
	  if (HAL_UART_Init(&huart4) != HAL_OK)
 8001546:	4805      	ldr	r0, [pc, #20]	; (800155c <M8N_UART4_initialization+0x4c>)
 8001548:	f002 ff54 	bl	80043f4 <HAL_UART_Init>
 800154c:	4603      	mov	r3, r0
 800154e:	2b00      	cmp	r3, #0
 8001550:	d001      	beq.n	8001556 <M8N_UART4_initialization+0x46>
	  {
	    Error_Handler();
 8001552:	f000 fae5 	bl	8001b20 <Error_Handler>
	  }
}
 8001556:	bf00      	nop
 8001558:	bd80      	pop	{r7, pc}
 800155a:	bf00      	nop
 800155c:	200001ac 	.word	0x200001ac
 8001560:	40004c00 	.word	0x40004c00

08001564 <M8N_TransmitData>:

void M8N_TransmitData(unsigned char* data, unsigned char len){
 8001564:	b580      	push	{r7, lr}
 8001566:	b084      	sub	sp, #16
 8001568:	af00      	add	r7, sp, #0
 800156a:	6078      	str	r0, [r7, #4]
 800156c:	460b      	mov	r3, r1
 800156e:	70fb      	strb	r3, [r7, #3]
	//       .  .
	for(int i=0; i<len; i++){
 8001570:	2300      	movs	r3, #0
 8001572:	60fb      	str	r3, [r7, #12]
 8001574:	e00c      	b.n	8001590 <M8N_TransmitData+0x2c>
		HAL_UART_Transmit(&huart4, *(data+i), sizeof(data[i]),10);
 8001576:	68fb      	ldr	r3, [r7, #12]
 8001578:	687a      	ldr	r2, [r7, #4]
 800157a:	4413      	add	r3, r2
 800157c:	781b      	ldrb	r3, [r3, #0]
 800157e:	4619      	mov	r1, r3
 8001580:	230a      	movs	r3, #10
 8001582:	2201      	movs	r2, #1
 8001584:	4807      	ldr	r0, [pc, #28]	; (80015a4 <M8N_TransmitData+0x40>)
 8001586:	f002 ff85 	bl	8004494 <HAL_UART_Transmit>
	for(int i=0; i<len; i++){
 800158a:	68fb      	ldr	r3, [r7, #12]
 800158c:	3301      	adds	r3, #1
 800158e:	60fb      	str	r3, [r7, #12]
 8001590:	78fb      	ldrb	r3, [r7, #3]
 8001592:	68fa      	ldr	r2, [r7, #12]
 8001594:	429a      	cmp	r2, r3
 8001596:	dbee      	blt.n	8001576 <M8N_TransmitData+0x12>
	}
}
 8001598:	bf00      	nop
 800159a:	bf00      	nop
 800159c:	3710      	adds	r7, #16
 800159e:	46bd      	mov	sp, r7
 80015a0:	bd80      	pop	{r7, pc}
 80015a2:	bf00      	nop
 80015a4:	200001ac 	.word	0x200001ac

080015a8 <M8N_initialization>:

void M8N_initialization(void)
{
 80015a8:	b580      	push	{r7, lr}
 80015aa:	af00      	add	r7, sp, #0
	M8N_UART4_initialization();
 80015ac:	f7ff ffb0 	bl	8001510 <M8N_UART4_initialization>

	M8N_TransmitData(&UBX_CFG_PRT[0], sizeof(UBX_CFG_PRT));
 80015b0:	211c      	movs	r1, #28
 80015b2:	480d      	ldr	r0, [pc, #52]	; (80015e8 <M8N_initialization+0x40>)
 80015b4:	f7ff ffd6 	bl	8001564 <M8N_TransmitData>
	HAL_Delay(100);
 80015b8:	2064      	movs	r0, #100	; 0x64
 80015ba:	f000 ffe9 	bl	8002590 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_MSG[0], sizeof(UBX_CFG_MSG));
 80015be:	2110      	movs	r1, #16
 80015c0:	480a      	ldr	r0, [pc, #40]	; (80015ec <M8N_initialization+0x44>)
 80015c2:	f7ff ffcf 	bl	8001564 <M8N_TransmitData>
	HAL_Delay(100);
 80015c6:	2064      	movs	r0, #100	; 0x64
 80015c8:	f000 ffe2 	bl	8002590 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_RATE[0], sizeof(UBX_CFG_RATE));
 80015cc:	210e      	movs	r1, #14
 80015ce:	4808      	ldr	r0, [pc, #32]	; (80015f0 <M8N_initialization+0x48>)
 80015d0:	f7ff ffc8 	bl	8001564 <M8N_TransmitData>
	HAL_Delay(100);
 80015d4:	2064      	movs	r0, #100	; 0x64
 80015d6:	f000 ffdb 	bl	8002590 <HAL_Delay>
	M8N_TransmitData(&UBX_CFG_CFG[0], sizeof(UBX_CFG_CFG));
 80015da:	2115      	movs	r1, #21
 80015dc:	4805      	ldr	r0, [pc, #20]	; (80015f4 <M8N_initialization+0x4c>)
 80015de:	f7ff ffc1 	bl	8001564 <M8N_TransmitData>
}
 80015e2:	bf00      	nop
 80015e4:	bd80      	pop	{r7, pc}
 80015e6:	bf00      	nop
 80015e8:	08006a44 	.word	0x08006a44
 80015ec:	08006a60 	.word	0x08006a60
 80015f0:	08006a70 	.word	0x08006a70
 80015f4:	08006a80 	.word	0x08006a80

080015f8 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 80015f8:	b580      	push	{r7, lr}
 80015fa:	b08a      	sub	sp, #40	; 0x28
 80015fc:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80015fe:	f107 0314 	add.w	r3, r7, #20
 8001602:	2200      	movs	r2, #0
 8001604:	601a      	str	r2, [r3, #0]
 8001606:	605a      	str	r2, [r3, #4]
 8001608:	609a      	str	r2, [r3, #8]
 800160a:	60da      	str	r2, [r3, #12]
 800160c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOH_CLK_ENABLE();
 800160e:	2300      	movs	r3, #0
 8001610:	613b      	str	r3, [r7, #16]
 8001612:	4b50      	ldr	r3, [pc, #320]	; (8001754 <MX_GPIO_Init+0x15c>)
 8001614:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001616:	4a4f      	ldr	r2, [pc, #316]	; (8001754 <MX_GPIO_Init+0x15c>)
 8001618:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 800161c:	6313      	str	r3, [r2, #48]	; 0x30
 800161e:	4b4d      	ldr	r3, [pc, #308]	; (8001754 <MX_GPIO_Init+0x15c>)
 8001620:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001622:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001626:	613b      	str	r3, [r7, #16]
 8001628:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800162a:	2300      	movs	r3, #0
 800162c:	60fb      	str	r3, [r7, #12]
 800162e:	4b49      	ldr	r3, [pc, #292]	; (8001754 <MX_GPIO_Init+0x15c>)
 8001630:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001632:	4a48      	ldr	r2, [pc, #288]	; (8001754 <MX_GPIO_Init+0x15c>)
 8001634:	f043 0304 	orr.w	r3, r3, #4
 8001638:	6313      	str	r3, [r2, #48]	; 0x30
 800163a:	4b46      	ldr	r3, [pc, #280]	; (8001754 <MX_GPIO_Init+0x15c>)
 800163c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800163e:	f003 0304 	and.w	r3, r3, #4
 8001642:	60fb      	str	r3, [r7, #12]
 8001644:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8001646:	2300      	movs	r3, #0
 8001648:	60bb      	str	r3, [r7, #8]
 800164a:	4b42      	ldr	r3, [pc, #264]	; (8001754 <MX_GPIO_Init+0x15c>)
 800164c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800164e:	4a41      	ldr	r2, [pc, #260]	; (8001754 <MX_GPIO_Init+0x15c>)
 8001650:	f043 0301 	orr.w	r3, r3, #1
 8001654:	6313      	str	r3, [r2, #48]	; 0x30
 8001656:	4b3f      	ldr	r3, [pc, #252]	; (8001754 <MX_GPIO_Init+0x15c>)
 8001658:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800165a:	f003 0301 	and.w	r3, r3, #1
 800165e:	60bb      	str	r3, [r7, #8]
 8001660:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8001662:	2300      	movs	r3, #0
 8001664:	607b      	str	r3, [r7, #4]
 8001666:	4b3b      	ldr	r3, [pc, #236]	; (8001754 <MX_GPIO_Init+0x15c>)
 8001668:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800166a:	4a3a      	ldr	r2, [pc, #232]	; (8001754 <MX_GPIO_Init+0x15c>)
 800166c:	f043 0302 	orr.w	r3, r3, #2
 8001670:	6313      	str	r3, [r2, #48]	; 0x30
 8001672:	4b38      	ldr	r3, [pc, #224]	; (8001754 <MX_GPIO_Init+0x15c>)
 8001674:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001676:	f003 0302 	and.w	r3, r3, #2
 800167a:	607b      	str	r3, [r7, #4]
 800167c:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 800167e:	2300      	movs	r3, #0
 8001680:	603b      	str	r3, [r7, #0]
 8001682:	4b34      	ldr	r3, [pc, #208]	; (8001754 <MX_GPIO_Init+0x15c>)
 8001684:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001686:	4a33      	ldr	r2, [pc, #204]	; (8001754 <MX_GPIO_Init+0x15c>)
 8001688:	f043 0308 	orr.w	r3, r3, #8
 800168c:	6313      	str	r3, [r2, #48]	; 0x30
 800168e:	4b31      	ldr	r3, [pc, #196]	; (8001754 <MX_GPIO_Init+0x15c>)
 8001690:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8001692:	f003 0308 	and.w	r3, r3, #8
 8001696:	603b      	str	r3, [r7, #0]
 8001698:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin|GPIO_PIN_4
 800169a:	2200      	movs	r2, #0
 800169c:	f240 2117 	movw	r1, #535	; 0x217
 80016a0:	482d      	ldr	r0, [pc, #180]	; (8001758 <MX_GPIO_Init+0x160>)
 80016a2:	f001 fad9 	bl	8002c58 <HAL_GPIO_WritePin>
                          |GPIO_PIN_9, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOB, GPIO_PIN_12|GPIO_PIN_6, GPIO_PIN_RESET);
 80016a6:	2200      	movs	r2, #0
 80016a8:	f44f 5182 	mov.w	r1, #4160	; 0x1040
 80016ac:	482b      	ldr	r0, [pc, #172]	; (800175c <MX_GPIO_Init+0x164>)
 80016ae:	f001 fad3 	bl	8002c58 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, GPIO_PIN_8, GPIO_PIN_RESET);
 80016b2:	2200      	movs	r2, #0
 80016b4:	f44f 7180 	mov.w	r1, #256	; 0x100
 80016b8:	4829      	ldr	r0, [pc, #164]	; (8001760 <MX_GPIO_Init+0x168>)
 80016ba:	f001 facd 	bl	8002c58 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : PCPin PCPin PCPin PC4
                           PC9 */
  GPIO_InitStruct.Pin = LED_Red_Pin|LED_Green_Pin|LED_Blue_Pin|GPIO_PIN_4
 80016be:	f240 2317 	movw	r3, #535	; 0x217
 80016c2:	617b      	str	r3, [r7, #20]
                          |GPIO_PIN_9;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016c4:	2301      	movs	r3, #1
 80016c6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016c8:	2300      	movs	r3, #0
 80016ca:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80016cc:	2300      	movs	r3, #0
 80016ce:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016d0:	f107 0314 	add.w	r3, r7, #20
 80016d4:	4619      	mov	r1, r3
 80016d6:	4820      	ldr	r0, [pc, #128]	; (8001758 <MX_GPIO_Init+0x160>)
 80016d8:	f001 f922 	bl	8002920 <HAL_GPIO_Init>

  /*Configure GPIO pins : PC5 PC8 */
  GPIO_InitStruct.Pin = GPIO_PIN_5|GPIO_PIN_8;
 80016dc:	f44f 7390 	mov.w	r3, #288	; 0x120
 80016e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80016e2:	2300      	movs	r3, #0
 80016e4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80016e6:	2300      	movs	r3, #0
 80016e8:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80016ea:	f107 0314 	add.w	r3, r7, #20
 80016ee:	4619      	mov	r1, r3
 80016f0:	4819      	ldr	r0, [pc, #100]	; (8001758 <MX_GPIO_Init+0x160>)
 80016f2:	f001 f915 	bl	8002920 <HAL_GPIO_Init>

  /*Configure GPIO pins : PB12 PB6 */
  GPIO_InitStruct.Pin = GPIO_PIN_12|GPIO_PIN_6;
 80016f6:	f44f 5382 	mov.w	r3, #4160	; 0x1040
 80016fa:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80016fc:	2301      	movs	r3, #1
 80016fe:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001700:	2300      	movs	r3, #0
 8001702:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001704:	2300      	movs	r3, #0
 8001706:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001708:	f107 0314 	add.w	r3, r7, #20
 800170c:	4619      	mov	r1, r3
 800170e:	4813      	ldr	r0, [pc, #76]	; (800175c <MX_GPIO_Init+0x164>)
 8001710:	f001 f906 	bl	8002920 <HAL_GPIO_Init>

  /*Configure GPIO pin : PA8 */
  GPIO_InitStruct.Pin = GPIO_PIN_8;
 8001714:	f44f 7380 	mov.w	r3, #256	; 0x100
 8001718:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800171a:	2301      	movs	r3, #1
 800171c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800171e:	2300      	movs	r3, #0
 8001720:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001722:	2300      	movs	r3, #0
 8001724:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001726:	f107 0314 	add.w	r3, r7, #20
 800172a:	4619      	mov	r1, r3
 800172c:	480c      	ldr	r0, [pc, #48]	; (8001760 <MX_GPIO_Init+0x168>)
 800172e:	f001 f8f7 	bl	8002920 <HAL_GPIO_Init>

  /*Configure GPIO pin : PB7 */
  GPIO_InitStruct.Pin = GPIO_PIN_7;
 8001732:	2380      	movs	r3, #128	; 0x80
 8001734:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001736:	2300      	movs	r3, #0
 8001738:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800173a:	2300      	movs	r3, #0
 800173c:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800173e:	f107 0314 	add.w	r3, r7, #20
 8001742:	4619      	mov	r1, r3
 8001744:	4805      	ldr	r0, [pc, #20]	; (800175c <MX_GPIO_Init+0x164>)
 8001746:	f001 f8eb 	bl	8002920 <HAL_GPIO_Init>

}
 800174a:	bf00      	nop
 800174c:	3728      	adds	r7, #40	; 0x28
 800174e:	46bd      	mov	sp, r7
 8001750:	bd80      	pop	{r7, pc}
 8001752:	bf00      	nop
 8001754:	40023800 	.word	0x40023800
 8001758:	40020800 	.word	0x40020800
 800175c:	40020400 	.word	0x40020400
 8001760:	40020000 	.word	0x40020000

08001764 <_write>:
/* USER CODE END Includes */

/* Private typedef -----------------------------------------------------------*/
/* USER CODE BEGIN PTD */

int _write(int file, char *p, int len) {
 8001764:	b580      	push	{r7, lr}
 8001766:	b084      	sub	sp, #16
 8001768:	af00      	add	r7, sp, #0
 800176a:	60f8      	str	r0, [r7, #12]
 800176c:	60b9      	str	r1, [r7, #8]
 800176e:	607a      	str	r2, [r7, #4]
	// ?? ??? ??? ???? ? ? ??  ??? ?? ??????? ?? ?? ??.
	//HAL_UART_Transmit(&huart6, p, len, 1);

	//???? ? ???? ??? ? ??.
	HAL_UART_Transmit_IT(&huart6, p, len);
 8001770:	687b      	ldr	r3, [r7, #4]
 8001772:	b29b      	uxth	r3, r3
 8001774:	461a      	mov	r2, r3
 8001776:	68b9      	ldr	r1, [r7, #8]
 8001778:	4803      	ldr	r0, [pc, #12]	; (8001788 <_write+0x24>)
 800177a:	f002 ff16 	bl	80045aa <HAL_UART_Transmit_IT>
	return len;
 800177e:	687b      	ldr	r3, [r7, #4]
}
 8001780:	4618      	mov	r0, r3
 8001782:	3710      	adds	r7, #16
 8001784:	46bd      	mov	sp, r7
 8001786:	bd80      	pop	{r7, pc}
 8001788:	2000023c 	.word	0x2000023c

0800178c <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 800178c:	b580      	push	{r7, lr}
 800178e:	b084      	sub	sp, #16
 8001790:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001792:	f000 fe8b 	bl	80024ac <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 8001796:	f000 f875 	bl	8001884 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 800179a:	f7ff ff2d 	bl	80015f8 <MX_GPIO_Init>
	MX_TIM3_Init();
 800179e:	f000 fc21 	bl	8001fe4 <MX_TIM3_Init>
	MX_USART6_UART_Init();
 80017a2:	f000 fd45 	bl	8002230 <MX_USART6_UART_Init>
	MX_SPI2_Init();
 80017a6:	f000 fa6d 	bl	8001c84 <MX_SPI2_Init>
	MX_SPI1_Init();
 80017aa:	f000 fa19 	bl	8001be0 <MX_SPI1_Init>
	MX_SPI3_Init();
 80017ae:	f000 fabd 	bl	8001d2c <MX_SPI3_Init>
	MX_UART4_Init();
 80017b2:	f000 fce9 	bl	8002188 <MX_UART4_Init>
	MX_UART5_Init();
 80017b6:	f000 fd11 	bl	80021dc <MX_UART5_Init>
	/* USER CODE BEGIN 2 */

	HAL_TIM_PWM_Start(&htim3, TIM_CHANNEL_4);
 80017ba:	210c      	movs	r1, #12
 80017bc:	4827      	ldr	r0, [pc, #156]	; (800185c <main+0xd0>)
 80017be:	f001 ffbf 	bl	8003740 <HAL_TIM_PWM_Start>

	htim3.Instance->PSC = 2000;
 80017c2:	4b26      	ldr	r3, [pc, #152]	; (800185c <main+0xd0>)
 80017c4:	681b      	ldr	r3, [r3, #0]
 80017c6:	f44f 62fa 	mov.w	r2, #2000	; 0x7d0
 80017ca:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(100);
 80017cc:	2064      	movs	r0, #100	; 0x64
 80017ce:	f000 fedf 	bl	8002590 <HAL_Delay>
	htim3.Instance->PSC = 1500;
 80017d2:	4b22      	ldr	r3, [pc, #136]	; (800185c <main+0xd0>)
 80017d4:	681b      	ldr	r3, [r3, #0]
 80017d6:	f240 52dc 	movw	r2, #1500	; 0x5dc
 80017da:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(100);
 80017dc:	2064      	movs	r0, #100	; 0x64
 80017de:	f000 fed7 	bl	8002590 <HAL_Delay>
	htim3.Instance->PSC = 1000;
 80017e2:	4b1e      	ldr	r3, [pc, #120]	; (800185c <main+0xd0>)
 80017e4:	681b      	ldr	r3, [r3, #0]
 80017e6:	f44f 727a 	mov.w	r2, #1000	; 0x3e8
 80017ea:	629a      	str	r2, [r3, #40]	; 0x28
	HAL_Delay(100);
 80017ec:	2064      	movs	r0, #100	; 0x64
 80017ee:	f000 fecf 	bl	8002590 <HAL_Delay>

	HAL_TIM_PWM_Stop(&htim3, TIM_CHANNEL_4);
 80017f2:	210c      	movs	r1, #12
 80017f4:	4819      	ldr	r0, [pc, #100]	; (800185c <main+0xd0>)
 80017f6:	f002 f86b 	bl	80038d0 <HAL_TIM_PWM_Stop>

	M8N_initialization();
 80017fa:	f7ff fed5 	bl	80015a8 <M8N_initialization>
	HAL_UART_Receive_IT(&huart6, &uart6_rxData, 1);
 80017fe:	2201      	movs	r2, #1
 8001800:	4917      	ldr	r1, [pc, #92]	; (8001860 <main+0xd4>)
 8001802:	4818      	ldr	r0, [pc, #96]	; (8001864 <main+0xd8>)
 8001804:	f002 ff07 	bl	8004616 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart4, &uart4_rxData, 1);
 8001808:	2201      	movs	r2, #1
 800180a:	4917      	ldr	r1, [pc, #92]	; (8001868 <main+0xdc>)
 800180c:	4817      	ldr	r0, [pc, #92]	; (800186c <main+0xe0>)
 800180e:	f002 ff02 	bl	8004616 <HAL_UART_Receive_IT>
	HAL_UART_Receive_IT(&huart5, &uart5_rxData, 1);
 8001812:	2201      	movs	r2, #1
 8001814:	4916      	ldr	r1, [pc, #88]	; (8001870 <main+0xe4>)
 8001816:	4817      	ldr	r0, [pc, #92]	; (8001874 <main+0xe8>)
 8001818:	f002 fefd 	bl	8004616 <HAL_UART_Receive_IT>

	BNO080_Initialization();
 800181c:	f7ff f82c 	bl	8000878 <BNO080_Initialization>
	BNO080_enableRotationVector(2500);
 8001820:	f640 10c4 	movw	r0, #2500	; 0x9c4
 8001824:	f7ff f8be 	bl	80009a4 <BNO080_enableRotationVector>

	ICM20602_Initialization();
 8001828:	f7ff fbd0 	bl	8000fcc <ICM20602_Initialization>
	LPS22HH_Initialization();
 800182c:	f7ff fde0 	bl	80013f0 <LPS22HH_Initialization>
//
//				printf("LAT: %ld\tLON: %ld\tHeight: %ld\n", posllh.lat,
//						posllh.lon, posllh.height);
//			}
//		}
		if (ibus_rx_cplt_flag == 1) {
 8001830:	4b11      	ldr	r3, [pc, #68]	; (8001878 <main+0xec>)
 8001832:	781b      	ldrb	r3, [r3, #0]
 8001834:	2b01      	cmp	r3, #1
 8001836:	d1fb      	bne.n	8001830 <main+0xa4>
			if (iBus_Check_CHKSUM(&ibus_rx_buf[0], sizeof(ibus_rx_buf))) {
 8001838:	2120      	movs	r1, #32
 800183a:	4810      	ldr	r0, [pc, #64]	; (800187c <main+0xf0>)
 800183c:	f7ff f9f8 	bl	8000c30 <iBus_Check_CHKSUM>
 8001840:	4603      	mov	r3, r0
 8001842:	2b00      	cmp	r3, #0
 8001844:	d0f4      	beq.n	8001830 <main+0xa4>
				ibus_rx_cplt_flag = 0;
 8001846:	4b0c      	ldr	r3, [pc, #48]	; (8001878 <main+0xec>)
 8001848:	2200      	movs	r2, #0
 800184a:	701a      	strb	r2, [r3, #0]
				HAL_GPIO_TogglePin(LED_Blue_GPIO_Port, LED_Blue_Pin);
 800184c:	2104      	movs	r1, #4
 800184e:	480c      	ldr	r0, [pc, #48]	; (8001880 <main+0xf4>)
 8001850:	f001 fa1b 	bl	8002c8a <HAL_GPIO_TogglePin>
				HAL_Delay(100);
 8001854:	2064      	movs	r0, #100	; 0x64
 8001856:	f000 fe9b 	bl	8002590 <HAL_Delay>
		if (ibus_rx_cplt_flag == 1) {
 800185a:	e7e9      	b.n	8001830 <main+0xa4>
 800185c:	20000164 	.word	0x20000164
 8001860:	2000010e 	.word	0x2000010e
 8001864:	2000023c 	.word	0x2000023c
 8001868:	20000110 	.word	0x20000110
 800186c:	200001ac 	.word	0x200001ac
 8001870:	2000010f 	.word	0x2000010f
 8001874:	200001f4 	.word	0x200001f4
 8001878:	2000015c 	.word	0x2000015c
 800187c:	2000013c 	.word	0x2000013c
 8001880:	40020800 	.word	0x40020800

08001884 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 8001884:	b580      	push	{r7, lr}
 8001886:	b094      	sub	sp, #80	; 0x50
 8001888:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 800188a:	f107 0320 	add.w	r3, r7, #32
 800188e:	2230      	movs	r2, #48	; 0x30
 8001890:	2100      	movs	r1, #0
 8001892:	4618      	mov	r0, r3
 8001894:	f004 fa84 	bl	8005da0 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 8001898:	f107 030c 	add.w	r3, r7, #12
 800189c:	2200      	movs	r2, #0
 800189e:	601a      	str	r2, [r3, #0]
 80018a0:	605a      	str	r2, [r3, #4]
 80018a2:	609a      	str	r2, [r3, #8]
 80018a4:	60da      	str	r2, [r3, #12]
 80018a6:	611a      	str	r2, [r3, #16]

	/** Configure the main internal regulator output voltage
	 */
	__HAL_RCC_PWR_CLK_ENABLE();
 80018a8:	2300      	movs	r3, #0
 80018aa:	60bb      	str	r3, [r7, #8]
 80018ac:	4b28      	ldr	r3, [pc, #160]	; (8001950 <SystemClock_Config+0xcc>)
 80018ae:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018b0:	4a27      	ldr	r2, [pc, #156]	; (8001950 <SystemClock_Config+0xcc>)
 80018b2:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 80018b6:	6413      	str	r3, [r2, #64]	; 0x40
 80018b8:	4b25      	ldr	r3, [pc, #148]	; (8001950 <SystemClock_Config+0xcc>)
 80018ba:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80018bc:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80018c0:	60bb      	str	r3, [r7, #8]
 80018c2:	68bb      	ldr	r3, [r7, #8]
	__HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 80018c4:	2300      	movs	r3, #0
 80018c6:	607b      	str	r3, [r7, #4]
 80018c8:	4b22      	ldr	r3, [pc, #136]	; (8001954 <SystemClock_Config+0xd0>)
 80018ca:	681b      	ldr	r3, [r3, #0]
 80018cc:	4a21      	ldr	r2, [pc, #132]	; (8001954 <SystemClock_Config+0xd0>)
 80018ce:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 80018d2:	6013      	str	r3, [r2, #0]
 80018d4:	4b1f      	ldr	r3, [pc, #124]	; (8001954 <SystemClock_Config+0xd0>)
 80018d6:	681b      	ldr	r3, [r3, #0]
 80018d8:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 80018dc:	607b      	str	r3, [r7, #4]
 80018de:	687b      	ldr	r3, [r7, #4]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80018e0:	2301      	movs	r3, #1
 80018e2:	623b      	str	r3, [r7, #32]
	RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80018e4:	f44f 3380 	mov.w	r3, #65536	; 0x10000
 80018e8:	627b      	str	r3, [r7, #36]	; 0x24
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80018ea:	2302      	movs	r3, #2
 80018ec:	63bb      	str	r3, [r7, #56]	; 0x38
	RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSE;
 80018ee:	f44f 0380 	mov.w	r3, #4194304	; 0x400000
 80018f2:	63fb      	str	r3, [r7, #60]	; 0x3c
	RCC_OscInitStruct.PLL.PLLM = 4;
 80018f4:	2304      	movs	r3, #4
 80018f6:	643b      	str	r3, [r7, #64]	; 0x40
	RCC_OscInitStruct.PLL.PLLN = 168;
 80018f8:	23a8      	movs	r3, #168	; 0xa8
 80018fa:	647b      	str	r3, [r7, #68]	; 0x44
	RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80018fc:	2302      	movs	r3, #2
 80018fe:	64bb      	str	r3, [r7, #72]	; 0x48
	RCC_OscInitStruct.PLL.PLLQ = 4;
 8001900:	2304      	movs	r3, #4
 8001902:	64fb      	str	r3, [r7, #76]	; 0x4c
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 8001904:	f107 0320 	add.w	r3, r7, #32
 8001908:	4618      	mov	r0, r3
 800190a:	f001 f9d9 	bl	8002cc0 <HAL_RCC_OscConfig>
 800190e:	4603      	mov	r3, r0
 8001910:	2b00      	cmp	r3, #0
 8001912:	d001      	beq.n	8001918 <SystemClock_Config+0x94>
		Error_Handler();
 8001914:	f000 f904 	bl	8001b20 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 8001918:	230f      	movs	r3, #15
 800191a:	60fb      	str	r3, [r7, #12]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 800191c:	2302      	movs	r3, #2
 800191e:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001920:	2300      	movs	r3, #0
 8001922:	617b      	str	r3, [r7, #20]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 8001924:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 8001928:	61bb      	str	r3, [r7, #24]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 800192a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800192e:	61fb      	str	r3, [r7, #28]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK) {
 8001930:	f107 030c 	add.w	r3, r7, #12
 8001934:	2105      	movs	r1, #5
 8001936:	4618      	mov	r0, r3
 8001938:	f001 fc3a 	bl	80031b0 <HAL_RCC_ClockConfig>
 800193c:	4603      	mov	r3, r0
 800193e:	2b00      	cmp	r3, #0
 8001940:	d001      	beq.n	8001946 <SystemClock_Config+0xc2>
		Error_Handler();
 8001942:	f000 f8ed 	bl	8001b20 <Error_Handler>
	}
}
 8001946:	bf00      	nop
 8001948:	3750      	adds	r7, #80	; 0x50
 800194a:	46bd      	mov	sp, r7
 800194c:	bd80      	pop	{r7, pc}
 800194e:	bf00      	nop
 8001950:	40023800 	.word	0x40023800
 8001954:	40007000 	.word	0x40007000

08001958 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart) {
 8001958:	b580      	push	{r7, lr}
 800195a:	b082      	sub	sp, #8
 800195c:	af00      	add	r7, sp, #0
 800195e:	6078      	str	r0, [r7, #4]

	static unsigned char cnt = 0;
	static unsigned char cnt_ibus = 0;

	if (huart->Instance == UART5) {
 8001960:	687b      	ldr	r3, [r7, #4]
 8001962:	681b      	ldr	r3, [r3, #0]
 8001964:	4a5f      	ldr	r2, [pc, #380]	; (8001ae4 <HAL_UART_RxCpltCallback+0x18c>)
 8001966:	4293      	cmp	r3, r2
 8001968:	d154      	bne.n	8001a14 <HAL_UART_RxCpltCallback+0xbc>
		HAL_UART_Receive_IT(&huart5, &uart5_rxData, 1);
 800196a:	2201      	movs	r2, #1
 800196c:	495e      	ldr	r1, [pc, #376]	; (8001ae8 <HAL_UART_RxCpltCallback+0x190>)
 800196e:	485f      	ldr	r0, [pc, #380]	; (8001aec <HAL_UART_RxCpltCallback+0x194>)
 8001970:	f002 fe51 	bl	8004616 <HAL_UART_Receive_IT>

		//HAL_UART_Transmit_IT(&huart6, uart5_rxData, 1);

		switch (cnt_ibus) {
 8001974:	4b5e      	ldr	r3, [pc, #376]	; (8001af0 <HAL_UART_RxCpltCallback+0x198>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b1f      	cmp	r3, #31
 800197a:	d02e      	beq.n	80019da <HAL_UART_RxCpltCallback+0x82>
 800197c:	2b1f      	cmp	r3, #31
 800197e:	dc3a      	bgt.n	80019f6 <HAL_UART_RxCpltCallback+0x9e>
 8001980:	2b00      	cmp	r3, #0
 8001982:	d002      	beq.n	800198a <HAL_UART_RxCpltCallback+0x32>
 8001984:	2b01      	cmp	r3, #1
 8001986:	d012      	beq.n	80019ae <HAL_UART_RxCpltCallback+0x56>
 8001988:	e035      	b.n	80019f6 <HAL_UART_RxCpltCallback+0x9e>
		case 0:
			if (uart5_rxData == 0x20) {
 800198a:	4b57      	ldr	r3, [pc, #348]	; (8001ae8 <HAL_UART_RxCpltCallback+0x190>)
 800198c:	781b      	ldrb	r3, [r3, #0]
 800198e:	2b20      	cmp	r3, #32
 8001990:	d13f      	bne.n	8001a12 <HAL_UART_RxCpltCallback+0xba>
				ibus_rx_buf[cnt_ibus] = uart5_rxData;
 8001992:	4b57      	ldr	r3, [pc, #348]	; (8001af0 <HAL_UART_RxCpltCallback+0x198>)
 8001994:	781b      	ldrb	r3, [r3, #0]
 8001996:	461a      	mov	r2, r3
 8001998:	4b53      	ldr	r3, [pc, #332]	; (8001ae8 <HAL_UART_RxCpltCallback+0x190>)
 800199a:	7819      	ldrb	r1, [r3, #0]
 800199c:	4b55      	ldr	r3, [pc, #340]	; (8001af4 <HAL_UART_RxCpltCallback+0x19c>)
 800199e:	5499      	strb	r1, [r3, r2]
				cnt_ibus++;
 80019a0:	4b53      	ldr	r3, [pc, #332]	; (8001af0 <HAL_UART_RxCpltCallback+0x198>)
 80019a2:	781b      	ldrb	r3, [r3, #0]
 80019a4:	3301      	adds	r3, #1
 80019a6:	b2da      	uxtb	r2, r3
 80019a8:	4b51      	ldr	r3, [pc, #324]	; (8001af0 <HAL_UART_RxCpltCallback+0x198>)
 80019aa:	701a      	strb	r2, [r3, #0]
			}
			break;
 80019ac:	e031      	b.n	8001a12 <HAL_UART_RxCpltCallback+0xba>

		case 1:
			if (uart5_rxData == 0x40) {
 80019ae:	4b4e      	ldr	r3, [pc, #312]	; (8001ae8 <HAL_UART_RxCpltCallback+0x190>)
 80019b0:	781b      	ldrb	r3, [r3, #0]
 80019b2:	2b40      	cmp	r3, #64	; 0x40
 80019b4:	d10d      	bne.n	80019d2 <HAL_UART_RxCpltCallback+0x7a>
				ibus_rx_buf[cnt_ibus] = uart5_rxData;
 80019b6:	4b4e      	ldr	r3, [pc, #312]	; (8001af0 <HAL_UART_RxCpltCallback+0x198>)
 80019b8:	781b      	ldrb	r3, [r3, #0]
 80019ba:	461a      	mov	r2, r3
 80019bc:	4b4a      	ldr	r3, [pc, #296]	; (8001ae8 <HAL_UART_RxCpltCallback+0x190>)
 80019be:	7819      	ldrb	r1, [r3, #0]
 80019c0:	4b4c      	ldr	r3, [pc, #304]	; (8001af4 <HAL_UART_RxCpltCallback+0x19c>)
 80019c2:	5499      	strb	r1, [r3, r2]
				cnt_ibus++;
 80019c4:	4b4a      	ldr	r3, [pc, #296]	; (8001af0 <HAL_UART_RxCpltCallback+0x198>)
 80019c6:	781b      	ldrb	r3, [r3, #0]
 80019c8:	3301      	adds	r3, #1
 80019ca:	b2da      	uxtb	r2, r3
 80019cc:	4b48      	ldr	r3, [pc, #288]	; (8001af0 <HAL_UART_RxCpltCallback+0x198>)
 80019ce:	701a      	strb	r2, [r3, #0]
			} else {
				cnt_ibus = 0;
			}
			break;
 80019d0:	e020      	b.n	8001a14 <HAL_UART_RxCpltCallback+0xbc>
				cnt_ibus = 0;
 80019d2:	4b47      	ldr	r3, [pc, #284]	; (8001af0 <HAL_UART_RxCpltCallback+0x198>)
 80019d4:	2200      	movs	r2, #0
 80019d6:	701a      	strb	r2, [r3, #0]
			break;
 80019d8:	e01c      	b.n	8001a14 <HAL_UART_RxCpltCallback+0xbc>

		case 31:
			ibus_rx_buf[cnt_ibus] = uart5_rxData;
 80019da:	4b45      	ldr	r3, [pc, #276]	; (8001af0 <HAL_UART_RxCpltCallback+0x198>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	461a      	mov	r2, r3
 80019e0:	4b41      	ldr	r3, [pc, #260]	; (8001ae8 <HAL_UART_RxCpltCallback+0x190>)
 80019e2:	7819      	ldrb	r1, [r3, #0]
 80019e4:	4b43      	ldr	r3, [pc, #268]	; (8001af4 <HAL_UART_RxCpltCallback+0x19c>)
 80019e6:	5499      	strb	r1, [r3, r2]
			cnt_ibus = 0;
 80019e8:	4b41      	ldr	r3, [pc, #260]	; (8001af0 <HAL_UART_RxCpltCallback+0x198>)
 80019ea:	2200      	movs	r2, #0
 80019ec:	701a      	strb	r2, [r3, #0]
			ibus_rx_cplt_flag = 1;
 80019ee:	4b42      	ldr	r3, [pc, #264]	; (8001af8 <HAL_UART_RxCpltCallback+0x1a0>)
 80019f0:	2201      	movs	r2, #1
 80019f2:	701a      	strb	r2, [r3, #0]
			break;
 80019f4:	e00e      	b.n	8001a14 <HAL_UART_RxCpltCallback+0xbc>

		default:
			ibus_rx_buf[cnt_ibus] = uart5_rxData;
 80019f6:	4b3e      	ldr	r3, [pc, #248]	; (8001af0 <HAL_UART_RxCpltCallback+0x198>)
 80019f8:	781b      	ldrb	r3, [r3, #0]
 80019fa:	461a      	mov	r2, r3
 80019fc:	4b3a      	ldr	r3, [pc, #232]	; (8001ae8 <HAL_UART_RxCpltCallback+0x190>)
 80019fe:	7819      	ldrb	r1, [r3, #0]
 8001a00:	4b3c      	ldr	r3, [pc, #240]	; (8001af4 <HAL_UART_RxCpltCallback+0x19c>)
 8001a02:	5499      	strb	r1, [r3, r2]
			cnt_ibus++;
 8001a04:	4b3a      	ldr	r3, [pc, #232]	; (8001af0 <HAL_UART_RxCpltCallback+0x198>)
 8001a06:	781b      	ldrb	r3, [r3, #0]
 8001a08:	3301      	adds	r3, #1
 8001a0a:	b2da      	uxtb	r2, r3
 8001a0c:	4b38      	ldr	r3, [pc, #224]	; (8001af0 <HAL_UART_RxCpltCallback+0x198>)
 8001a0e:	701a      	strb	r2, [r3, #0]
			break;
 8001a10:	e000      	b.n	8001a14 <HAL_UART_RxCpltCallback+0xbc>
			break;
 8001a12:	bf00      	nop
		}

	}
	if (huart->Instance == UART4) {
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	681b      	ldr	r3, [r3, #0]
 8001a18:	4a38      	ldr	r2, [pc, #224]	; (8001afc <HAL_UART_RxCpltCallback+0x1a4>)
 8001a1a:	4293      	cmp	r3, r2
 8001a1c:	d153      	bne.n	8001ac6 <HAL_UART_RxCpltCallback+0x16e>

		HAL_UART_Receive_IT(&huart4, &uart4_rxData, 1);
 8001a1e:	2201      	movs	r2, #1
 8001a20:	4937      	ldr	r1, [pc, #220]	; (8001b00 <HAL_UART_RxCpltCallback+0x1a8>)
 8001a22:	4838      	ldr	r0, [pc, #224]	; (8001b04 <HAL_UART_RxCpltCallback+0x1ac>)
 8001a24:	f002 fdf7 	bl	8004616 <HAL_UART_Receive_IT>

		//GPS? ?? ??? ????  com?? ? ??.
		//HAL_UART_Transmit(&huart6, &uart4_rxData, 1, 0);

		switch (cnt) {
 8001a28:	4b37      	ldr	r3, [pc, #220]	; (8001b08 <HAL_UART_RxCpltCallback+0x1b0>)
 8001a2a:	781b      	ldrb	r3, [r3, #0]
 8001a2c:	2b23      	cmp	r3, #35	; 0x23
 8001a2e:	d02e      	beq.n	8001a8e <HAL_UART_RxCpltCallback+0x136>
 8001a30:	2b23      	cmp	r3, #35	; 0x23
 8001a32:	dc39      	bgt.n	8001aa8 <HAL_UART_RxCpltCallback+0x150>
 8001a34:	2b00      	cmp	r3, #0
 8001a36:	d002      	beq.n	8001a3e <HAL_UART_RxCpltCallback+0xe6>
 8001a38:	2b01      	cmp	r3, #1
 8001a3a:	d012      	beq.n	8001a62 <HAL_UART_RxCpltCallback+0x10a>
 8001a3c:	e034      	b.n	8001aa8 <HAL_UART_RxCpltCallback+0x150>
		case 0:
			if (uart4_rxData == 0xb5) {
 8001a3e:	4b30      	ldr	r3, [pc, #192]	; (8001b00 <HAL_UART_RxCpltCallback+0x1a8>)
 8001a40:	781b      	ldrb	r3, [r3, #0]
 8001a42:	2bb5      	cmp	r3, #181	; 0xb5
 8001a44:	d13e      	bne.n	8001ac4 <HAL_UART_RxCpltCallback+0x16c>
				m8n_rx_buf[cnt] = uart4_rxData;
 8001a46:	4b30      	ldr	r3, [pc, #192]	; (8001b08 <HAL_UART_RxCpltCallback+0x1b0>)
 8001a48:	781b      	ldrb	r3, [r3, #0]
 8001a4a:	461a      	mov	r2, r3
 8001a4c:	4b2c      	ldr	r3, [pc, #176]	; (8001b00 <HAL_UART_RxCpltCallback+0x1a8>)
 8001a4e:	7819      	ldrb	r1, [r3, #0]
 8001a50:	4b2e      	ldr	r3, [pc, #184]	; (8001b0c <HAL_UART_RxCpltCallback+0x1b4>)
 8001a52:	5499      	strb	r1, [r3, r2]
				cnt++;
 8001a54:	4b2c      	ldr	r3, [pc, #176]	; (8001b08 <HAL_UART_RxCpltCallback+0x1b0>)
 8001a56:	781b      	ldrb	r3, [r3, #0]
 8001a58:	3301      	adds	r3, #1
 8001a5a:	b2da      	uxtb	r2, r3
 8001a5c:	4b2a      	ldr	r3, [pc, #168]	; (8001b08 <HAL_UART_RxCpltCallback+0x1b0>)
 8001a5e:	701a      	strb	r2, [r3, #0]
			}
			break;
 8001a60:	e030      	b.n	8001ac4 <HAL_UART_RxCpltCallback+0x16c>
		case 1:
			if (uart4_rxData == 0x62) {
 8001a62:	4b27      	ldr	r3, [pc, #156]	; (8001b00 <HAL_UART_RxCpltCallback+0x1a8>)
 8001a64:	781b      	ldrb	r3, [r3, #0]
 8001a66:	2b62      	cmp	r3, #98	; 0x62
 8001a68:	d10d      	bne.n	8001a86 <HAL_UART_RxCpltCallback+0x12e>
				m8n_rx_buf[cnt] = uart4_rxData;
 8001a6a:	4b27      	ldr	r3, [pc, #156]	; (8001b08 <HAL_UART_RxCpltCallback+0x1b0>)
 8001a6c:	781b      	ldrb	r3, [r3, #0]
 8001a6e:	461a      	mov	r2, r3
 8001a70:	4b23      	ldr	r3, [pc, #140]	; (8001b00 <HAL_UART_RxCpltCallback+0x1a8>)
 8001a72:	7819      	ldrb	r1, [r3, #0]
 8001a74:	4b25      	ldr	r3, [pc, #148]	; (8001b0c <HAL_UART_RxCpltCallback+0x1b4>)
 8001a76:	5499      	strb	r1, [r3, r2]
				cnt++;
 8001a78:	4b23      	ldr	r3, [pc, #140]	; (8001b08 <HAL_UART_RxCpltCallback+0x1b0>)
 8001a7a:	781b      	ldrb	r3, [r3, #0]
 8001a7c:	3301      	adds	r3, #1
 8001a7e:	b2da      	uxtb	r2, r3
 8001a80:	4b21      	ldr	r3, [pc, #132]	; (8001b08 <HAL_UART_RxCpltCallback+0x1b0>)
 8001a82:	701a      	strb	r2, [r3, #0]
			} else
				cnt = 0;
			break;
 8001a84:	e01f      	b.n	8001ac6 <HAL_UART_RxCpltCallback+0x16e>
				cnt = 0;
 8001a86:	4b20      	ldr	r3, [pc, #128]	; (8001b08 <HAL_UART_RxCpltCallback+0x1b0>)
 8001a88:	2200      	movs	r2, #0
 8001a8a:	701a      	strb	r2, [r3, #0]
			break;
 8001a8c:	e01b      	b.n	8001ac6 <HAL_UART_RxCpltCallback+0x16e>
		case 35:
			m8n_rx_buf[cnt] = uart4_rxData;
 8001a8e:	4b1e      	ldr	r3, [pc, #120]	; (8001b08 <HAL_UART_RxCpltCallback+0x1b0>)
 8001a90:	781b      	ldrb	r3, [r3, #0]
 8001a92:	461a      	mov	r2, r3
 8001a94:	4b1a      	ldr	r3, [pc, #104]	; (8001b00 <HAL_UART_RxCpltCallback+0x1a8>)
 8001a96:	7819      	ldrb	r1, [r3, #0]
 8001a98:	4b1c      	ldr	r3, [pc, #112]	; (8001b0c <HAL_UART_RxCpltCallback+0x1b4>)
 8001a9a:	5499      	strb	r1, [r3, r2]
			cnt = 0;
 8001a9c:	4b1a      	ldr	r3, [pc, #104]	; (8001b08 <HAL_UART_RxCpltCallback+0x1b0>)
 8001a9e:	2200      	movs	r2, #0
 8001aa0:	701a      	strb	r2, [r3, #0]
			m8n_rx_cplt_flag = 1;
 8001aa2:	4b1b      	ldr	r3, [pc, #108]	; (8001b10 <HAL_UART_RxCpltCallback+0x1b8>)
 8001aa4:	2201      	movs	r2, #1
 8001aa6:	701a      	strb	r2, [r3, #0]
		default: //case? ?? ??? ????.
			m8n_rx_buf[cnt] = uart4_rxData;
 8001aa8:	4b17      	ldr	r3, [pc, #92]	; (8001b08 <HAL_UART_RxCpltCallback+0x1b0>)
 8001aaa:	781b      	ldrb	r3, [r3, #0]
 8001aac:	461a      	mov	r2, r3
 8001aae:	4b14      	ldr	r3, [pc, #80]	; (8001b00 <HAL_UART_RxCpltCallback+0x1a8>)
 8001ab0:	7819      	ldrb	r1, [r3, #0]
 8001ab2:	4b16      	ldr	r3, [pc, #88]	; (8001b0c <HAL_UART_RxCpltCallback+0x1b4>)
 8001ab4:	5499      	strb	r1, [r3, r2]
			cnt++;
 8001ab6:	4b14      	ldr	r3, [pc, #80]	; (8001b08 <HAL_UART_RxCpltCallback+0x1b0>)
 8001ab8:	781b      	ldrb	r3, [r3, #0]
 8001aba:	3301      	adds	r3, #1
 8001abc:	b2da      	uxtb	r2, r3
 8001abe:	4b12      	ldr	r3, [pc, #72]	; (8001b08 <HAL_UART_RxCpltCallback+0x1b0>)
 8001ac0:	701a      	strb	r2, [r3, #0]
			break;
 8001ac2:	e000      	b.n	8001ac6 <HAL_UART_RxCpltCallback+0x16e>
			break;
 8001ac4:	bf00      	nop
		}
	}

	if (huart->Instance == USART6) {
 8001ac6:	687b      	ldr	r3, [r7, #4]
 8001ac8:	681b      	ldr	r3, [r3, #0]
 8001aca:	4a12      	ldr	r2, [pc, #72]	; (8001b14 <HAL_UART_RxCpltCallback+0x1bc>)
 8001acc:	4293      	cmp	r3, r2
 8001ace:	d104      	bne.n	8001ada <HAL_UART_RxCpltCallback+0x182>
		HAL_UART_Receive_IT(&huart6, &uart6_rxData, 1);
 8001ad0:	2201      	movs	r2, #1
 8001ad2:	4911      	ldr	r1, [pc, #68]	; (8001b18 <HAL_UART_RxCpltCallback+0x1c0>)
 8001ad4:	4811      	ldr	r0, [pc, #68]	; (8001b1c <HAL_UART_RxCpltCallback+0x1c4>)
 8001ad6:	f002 fd9e 	bl	8004616 <HAL_UART_Receive_IT>
//		HAL_UART_Transmit_IT(&huart4, &uart6_rxData, 1);
	}
}
 8001ada:	bf00      	nop
 8001adc:	3708      	adds	r7, #8
 8001ade:	46bd      	mov	sp, r7
 8001ae0:	bd80      	pop	{r7, pc}
 8001ae2:	bf00      	nop
 8001ae4:	40005000 	.word	0x40005000
 8001ae8:	2000010f 	.word	0x2000010f
 8001aec:	200001f4 	.word	0x200001f4
 8001af0:	2000015d 	.word	0x2000015d
 8001af4:	2000013c 	.word	0x2000013c
 8001af8:	2000015c 	.word	0x2000015c
 8001afc:	40004c00 	.word	0x40004c00
 8001b00:	20000110 	.word	0x20000110
 8001b04:	200001ac 	.word	0x200001ac
 8001b08:	2000015e 	.word	0x2000015e
 8001b0c:	20000114 	.word	0x20000114
 8001b10:	20000138 	.word	0x20000138
 8001b14:	40011400 	.word	0x40011400
 8001b18:	2000010e 	.word	0x2000010e
 8001b1c:	2000023c 	.word	0x2000023c

08001b20 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 8001b20:	b480      	push	{r7}
 8001b22:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting special-purpose register PRIMASK.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001b24:	b672      	cpsid	i
}
 8001b26:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 8001b28:	e7fe      	b.n	8001b28 <Error_Handler+0x8>

08001b2a <LL_SPI_SetStandard>:
{
 8001b2a:	b480      	push	{r7}
 8001b2c:	b083      	sub	sp, #12
 8001b2e:	af00      	add	r7, sp, #0
 8001b30:	6078      	str	r0, [r7, #4]
 8001b32:	6039      	str	r1, [r7, #0]
  MODIFY_REG(SPIx->CR2, SPI_CR2_FRF, Standard);
 8001b34:	687b      	ldr	r3, [r7, #4]
 8001b36:	685b      	ldr	r3, [r3, #4]
 8001b38:	f023 0210 	bic.w	r2, r3, #16
 8001b3c:	683b      	ldr	r3, [r7, #0]
 8001b3e:	431a      	orrs	r2, r3
 8001b40:	687b      	ldr	r3, [r7, #4]
 8001b42:	605a      	str	r2, [r3, #4]
}
 8001b44:	bf00      	nop
 8001b46:	370c      	adds	r7, #12
 8001b48:	46bd      	mov	sp, r7
 8001b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b4e:	4770      	bx	lr

08001b50 <LL_AHB1_GRP1_EnableClock>:
{
 8001b50:	b480      	push	{r7}
 8001b52:	b085      	sub	sp, #20
 8001b54:	af00      	add	r7, sp, #0
 8001b56:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->AHB1ENR, Periphs);
 8001b58:	4b08      	ldr	r3, [pc, #32]	; (8001b7c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001b5a:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b5c:	4907      	ldr	r1, [pc, #28]	; (8001b7c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001b5e:	687b      	ldr	r3, [r7, #4]
 8001b60:	4313      	orrs	r3, r2
 8001b62:	630b      	str	r3, [r1, #48]	; 0x30
  tmpreg = READ_BIT(RCC->AHB1ENR, Periphs);
 8001b64:	4b05      	ldr	r3, [pc, #20]	; (8001b7c <LL_AHB1_GRP1_EnableClock+0x2c>)
 8001b66:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8001b68:	687b      	ldr	r3, [r7, #4]
 8001b6a:	4013      	ands	r3, r2
 8001b6c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b6e:	68fb      	ldr	r3, [r7, #12]
}
 8001b70:	bf00      	nop
 8001b72:	3714      	adds	r7, #20
 8001b74:	46bd      	mov	sp, r7
 8001b76:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b7a:	4770      	bx	lr
 8001b7c:	40023800 	.word	0x40023800

08001b80 <LL_APB1_GRP1_EnableClock>:
{
 8001b80:	b480      	push	{r7}
 8001b82:	b085      	sub	sp, #20
 8001b84:	af00      	add	r7, sp, #0
 8001b86:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB1ENR, Periphs);
 8001b88:	4b08      	ldr	r3, [pc, #32]	; (8001bac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b8a:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b8c:	4907      	ldr	r1, [pc, #28]	; (8001bac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b8e:	687b      	ldr	r3, [r7, #4]
 8001b90:	4313      	orrs	r3, r2
 8001b92:	640b      	str	r3, [r1, #64]	; 0x40
  tmpreg = READ_BIT(RCC->APB1ENR, Periphs);
 8001b94:	4b05      	ldr	r3, [pc, #20]	; (8001bac <LL_APB1_GRP1_EnableClock+0x2c>)
 8001b96:	6c1a      	ldr	r2, [r3, #64]	; 0x40
 8001b98:	687b      	ldr	r3, [r7, #4]
 8001b9a:	4013      	ands	r3, r2
 8001b9c:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001b9e:	68fb      	ldr	r3, [r7, #12]
}
 8001ba0:	bf00      	nop
 8001ba2:	3714      	adds	r7, #20
 8001ba4:	46bd      	mov	sp, r7
 8001ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001baa:	4770      	bx	lr
 8001bac:	40023800 	.word	0x40023800

08001bb0 <LL_APB2_GRP1_EnableClock>:
{
 8001bb0:	b480      	push	{r7}
 8001bb2:	b085      	sub	sp, #20
 8001bb4:	af00      	add	r7, sp, #0
 8001bb6:	6078      	str	r0, [r7, #4]
  SET_BIT(RCC->APB2ENR, Periphs);
 8001bb8:	4b08      	ldr	r3, [pc, #32]	; (8001bdc <LL_APB2_GRP1_EnableClock+0x2c>)
 8001bba:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bbc:	4907      	ldr	r1, [pc, #28]	; (8001bdc <LL_APB2_GRP1_EnableClock+0x2c>)
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	4313      	orrs	r3, r2
 8001bc2:	644b      	str	r3, [r1, #68]	; 0x44
  tmpreg = READ_BIT(RCC->APB2ENR, Periphs);
 8001bc4:	4b05      	ldr	r3, [pc, #20]	; (8001bdc <LL_APB2_GRP1_EnableClock+0x2c>)
 8001bc6:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 8001bc8:	687b      	ldr	r3, [r7, #4]
 8001bca:	4013      	ands	r3, r2
 8001bcc:	60fb      	str	r3, [r7, #12]
  (void)tmpreg;
 8001bce:	68fb      	ldr	r3, [r7, #12]
}
 8001bd0:	bf00      	nop
 8001bd2:	3714      	adds	r7, #20
 8001bd4:	46bd      	mov	sp, r7
 8001bd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001bda:	4770      	bx	lr
 8001bdc:	40023800 	.word	0x40023800

08001be0 <MX_SPI1_Init>:

/* USER CODE END 0 */

/* SPI1 init function */
void MX_SPI1_Init(void)
{
 8001be0:	b580      	push	{r7, lr}
 8001be2:	b090      	sub	sp, #64	; 0x40
 8001be4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI1_Init 0 */

  /* USER CODE END SPI1_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001be6:	f107 0318 	add.w	r3, r7, #24
 8001bea:	2228      	movs	r2, #40	; 0x28
 8001bec:	2100      	movs	r1, #0
 8001bee:	4618      	mov	r0, r3
 8001bf0:	f004 f8d6 	bl	8005da0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001bf4:	463b      	mov	r3, r7
 8001bf6:	2200      	movs	r2, #0
 8001bf8:	601a      	str	r2, [r3, #0]
 8001bfa:	605a      	str	r2, [r3, #4]
 8001bfc:	609a      	str	r2, [r3, #8]
 8001bfe:	60da      	str	r2, [r3, #12]
 8001c00:	611a      	str	r2, [r3, #16]
 8001c02:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB2_GRP1_EnableClock(LL_APB2_GRP1_PERIPH_SPI1);
 8001c04:	f44f 5080 	mov.w	r0, #4096	; 0x1000
 8001c08:	f7ff ffd2 	bl	8001bb0 <LL_APB2_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOA);
 8001c0c:	2001      	movs	r0, #1
 8001c0e:	f7ff ff9f 	bl	8001b50 <LL_AHB1_GRP1_EnableClock>
  /**SPI1 GPIO Configuration
  PA5   ------> SPI1_SCK
  PA6   ------> SPI1_MISO
  PA7   ------> SPI1_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_5|LL_GPIO_PIN_6|LL_GPIO_PIN_7;
 8001c12:	23e0      	movs	r3, #224	; 0xe0
 8001c14:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001c16:	2302      	movs	r3, #2
 8001c18:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001c1a:	2303      	movs	r3, #3
 8001c1c:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001c1e:	2300      	movs	r3, #0
 8001c20:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001c22:	2300      	movs	r3, #0
 8001c24:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001c26:	2305      	movs	r3, #5
 8001c28:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001c2a:	463b      	mov	r3, r7
 8001c2c:	4619      	mov	r1, r3
 8001c2e:	4813      	ldr	r0, [pc, #76]	; (8001c7c <MX_SPI1_Init+0x9c>)
 8001c30:	f003 fdb7 	bl	80057a2 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI1_Init 1 */

  /* USER CODE END SPI1_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001c34:	2300      	movs	r3, #0
 8001c36:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001c38:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001c3c:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001c3e:	2300      	movs	r3, #0
 8001c40:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001c42:	2302      	movs	r3, #2
 8001c44:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001c46:	2301      	movs	r3, #1
 8001c48:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001c4a:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001c4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV8;
 8001c50:	2310      	movs	r3, #16
 8001c52:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001c54:	2300      	movs	r3, #0
 8001c56:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001c58:	2300      	movs	r3, #0
 8001c5a:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8001c5c:	230a      	movs	r3, #10
 8001c5e:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI1, &SPI_InitStruct);
 8001c60:	f107 0318 	add.w	r3, r7, #24
 8001c64:	4619      	mov	r1, r3
 8001c66:	4806      	ldr	r0, [pc, #24]	; (8001c80 <MX_SPI1_Init+0xa0>)
 8001c68:	f003 fe3f 	bl	80058ea <LL_SPI_Init>
  LL_SPI_SetStandard(SPI1, LL_SPI_PROTOCOL_MOTOROLA);
 8001c6c:	2100      	movs	r1, #0
 8001c6e:	4804      	ldr	r0, [pc, #16]	; (8001c80 <MX_SPI1_Init+0xa0>)
 8001c70:	f7ff ff5b 	bl	8001b2a <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI1_Init 2 */

  /* USER CODE END SPI1_Init 2 */

}
 8001c74:	bf00      	nop
 8001c76:	3740      	adds	r7, #64	; 0x40
 8001c78:	46bd      	mov	sp, r7
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40020000 	.word	0x40020000
 8001c80:	40013000 	.word	0x40013000

08001c84 <MX_SPI2_Init>:
/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8001c84:	b580      	push	{r7, lr}
 8001c86:	b090      	sub	sp, #64	; 0x40
 8001c88:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI2_Init 0 */

  /* USER CODE END SPI2_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001c8a:	f107 0318 	add.w	r3, r7, #24
 8001c8e:	2228      	movs	r2, #40	; 0x28
 8001c90:	2100      	movs	r1, #0
 8001c92:	4618      	mov	r0, r3
 8001c94:	f004 f884 	bl	8005da0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001c98:	463b      	mov	r3, r7
 8001c9a:	2200      	movs	r2, #0
 8001c9c:	601a      	str	r2, [r3, #0]
 8001c9e:	605a      	str	r2, [r3, #4]
 8001ca0:	609a      	str	r2, [r3, #8]
 8001ca2:	60da      	str	r2, [r3, #12]
 8001ca4:	611a      	str	r2, [r3, #16]
 8001ca6:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI2);
 8001ca8:	f44f 4080 	mov.w	r0, #16384	; 0x4000
 8001cac:	f7ff ff68 	bl	8001b80 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001cb0:	2002      	movs	r0, #2
 8001cb2:	f7ff ff4d 	bl	8001b50 <LL_AHB1_GRP1_EnableClock>
  /**SPI2 GPIO Configuration
  PB13   ------> SPI2_SCK
  PB14   ------> SPI2_MISO
  PB15   ------> SPI2_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_13|LL_GPIO_PIN_14|LL_GPIO_PIN_15;
 8001cb6:	f44f 4360 	mov.w	r3, #57344	; 0xe000
 8001cba:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001cbc:	2302      	movs	r3, #2
 8001cbe:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001cc0:	2303      	movs	r3, #3
 8001cc2:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001cc4:	2300      	movs	r3, #0
 8001cc6:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001cc8:	2300      	movs	r3, #0
 8001cca:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_5;
 8001ccc:	2305      	movs	r3, #5
 8001cce:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001cd0:	463b      	mov	r3, r7
 8001cd2:	4619      	mov	r1, r3
 8001cd4:	4813      	ldr	r0, [pc, #76]	; (8001d24 <MX_SPI2_Init+0xa0>)
 8001cd6:	f003 fd64 	bl	80057a2 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001cda:	2300      	movs	r3, #0
 8001cdc:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001cde:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001ce2:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001ce4:	2300      	movs	r3, #0
 8001ce6:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001ce8:	2302      	movs	r3, #2
 8001cea:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001cec:	2301      	movs	r3, #1
 8001cee:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001cf0:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001cf4:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV16;
 8001cf6:	2318      	movs	r3, #24
 8001cf8:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001cfa:	2300      	movs	r3, #0
 8001cfc:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001cfe:	2300      	movs	r3, #0
 8001d00:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8001d02:	230a      	movs	r3, #10
 8001d04:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI2, &SPI_InitStruct);
 8001d06:	f107 0318 	add.w	r3, r7, #24
 8001d0a:	4619      	mov	r1, r3
 8001d0c:	4806      	ldr	r0, [pc, #24]	; (8001d28 <MX_SPI2_Init+0xa4>)
 8001d0e:	f003 fdec 	bl	80058ea <LL_SPI_Init>
  LL_SPI_SetStandard(SPI2, LL_SPI_PROTOCOL_MOTOROLA);
 8001d12:	2100      	movs	r1, #0
 8001d14:	4804      	ldr	r0, [pc, #16]	; (8001d28 <MX_SPI2_Init+0xa4>)
 8001d16:	f7ff ff08 	bl	8001b2a <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 8001d1a:	bf00      	nop
 8001d1c:	3740      	adds	r7, #64	; 0x40
 8001d1e:	46bd      	mov	sp, r7
 8001d20:	bd80      	pop	{r7, pc}
 8001d22:	bf00      	nop
 8001d24:	40020400 	.word	0x40020400
 8001d28:	40003800 	.word	0x40003800

08001d2c <MX_SPI3_Init>:
/* SPI3 init function */
void MX_SPI3_Init(void)
{
 8001d2c:	b580      	push	{r7, lr}
 8001d2e:	b090      	sub	sp, #64	; 0x40
 8001d30:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN SPI3_Init 0 */

  /* USER CODE END SPI3_Init 0 */

  LL_SPI_InitTypeDef SPI_InitStruct = {0};
 8001d32:	f107 0318 	add.w	r3, r7, #24
 8001d36:	2228      	movs	r2, #40	; 0x28
 8001d38:	2100      	movs	r1, #0
 8001d3a:	4618      	mov	r0, r3
 8001d3c:	f004 f830 	bl	8005da0 <memset>

  LL_GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001d40:	463b      	mov	r3, r7
 8001d42:	2200      	movs	r2, #0
 8001d44:	601a      	str	r2, [r3, #0]
 8001d46:	605a      	str	r2, [r3, #4]
 8001d48:	609a      	str	r2, [r3, #8]
 8001d4a:	60da      	str	r2, [r3, #12]
 8001d4c:	611a      	str	r2, [r3, #16]
 8001d4e:	615a      	str	r2, [r3, #20]

  /* Peripheral clock enable */
  LL_APB1_GRP1_EnableClock(LL_APB1_GRP1_PERIPH_SPI3);
 8001d50:	f44f 4000 	mov.w	r0, #32768	; 0x8000
 8001d54:	f7ff ff14 	bl	8001b80 <LL_APB1_GRP1_EnableClock>

  LL_AHB1_GRP1_EnableClock(LL_AHB1_GRP1_PERIPH_GPIOB);
 8001d58:	2002      	movs	r0, #2
 8001d5a:	f7ff fef9 	bl	8001b50 <LL_AHB1_GRP1_EnableClock>
  /**SPI3 GPIO Configuration
  PB3   ------> SPI3_SCK
  PB4   ------> SPI3_MISO
  PB5   ------> SPI3_MOSI
  */
  GPIO_InitStruct.Pin = LL_GPIO_PIN_3|LL_GPIO_PIN_4|LL_GPIO_PIN_5;
 8001d5e:	2338      	movs	r3, #56	; 0x38
 8001d60:	603b      	str	r3, [r7, #0]
  GPIO_InitStruct.Mode = LL_GPIO_MODE_ALTERNATE;
 8001d62:	2302      	movs	r3, #2
 8001d64:	607b      	str	r3, [r7, #4]
  GPIO_InitStruct.Speed = LL_GPIO_SPEED_FREQ_VERY_HIGH;
 8001d66:	2303      	movs	r3, #3
 8001d68:	60bb      	str	r3, [r7, #8]
  GPIO_InitStruct.OutputType = LL_GPIO_OUTPUT_PUSHPULL;
 8001d6a:	2300      	movs	r3, #0
 8001d6c:	60fb      	str	r3, [r7, #12]
  GPIO_InitStruct.Pull = LL_GPIO_PULL_NO;
 8001d6e:	2300      	movs	r3, #0
 8001d70:	613b      	str	r3, [r7, #16]
  GPIO_InitStruct.Alternate = LL_GPIO_AF_6;
 8001d72:	2306      	movs	r3, #6
 8001d74:	617b      	str	r3, [r7, #20]
  LL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001d76:	463b      	mov	r3, r7
 8001d78:	4619      	mov	r1, r3
 8001d7a:	4813      	ldr	r0, [pc, #76]	; (8001dc8 <MX_SPI3_Init+0x9c>)
 8001d7c:	f003 fd11 	bl	80057a2 <LL_GPIO_Init>

  /* USER CODE BEGIN SPI3_Init 1 */

  /* USER CODE END SPI3_Init 1 */
  SPI_InitStruct.TransferDirection = LL_SPI_FULL_DUPLEX;
 8001d80:	2300      	movs	r3, #0
 8001d82:	61bb      	str	r3, [r7, #24]
  SPI_InitStruct.Mode = LL_SPI_MODE_MASTER;
 8001d84:	f44f 7382 	mov.w	r3, #260	; 0x104
 8001d88:	61fb      	str	r3, [r7, #28]
  SPI_InitStruct.DataWidth = LL_SPI_DATAWIDTH_8BIT;
 8001d8a:	2300      	movs	r3, #0
 8001d8c:	623b      	str	r3, [r7, #32]
  SPI_InitStruct.ClockPolarity = LL_SPI_POLARITY_HIGH;
 8001d8e:	2302      	movs	r3, #2
 8001d90:	627b      	str	r3, [r7, #36]	; 0x24
  SPI_InitStruct.ClockPhase = LL_SPI_PHASE_2EDGE;
 8001d92:	2301      	movs	r3, #1
 8001d94:	62bb      	str	r3, [r7, #40]	; 0x28
  SPI_InitStruct.NSS = LL_SPI_NSS_SOFT;
 8001d96:	f44f 7300 	mov.w	r3, #512	; 0x200
 8001d9a:	62fb      	str	r3, [r7, #44]	; 0x2c
  SPI_InitStruct.BaudRate = LL_SPI_BAUDRATEPRESCALER_DIV4;
 8001d9c:	2308      	movs	r3, #8
 8001d9e:	633b      	str	r3, [r7, #48]	; 0x30
  SPI_InitStruct.BitOrder = LL_SPI_MSB_FIRST;
 8001da0:	2300      	movs	r3, #0
 8001da2:	637b      	str	r3, [r7, #52]	; 0x34
  SPI_InitStruct.CRCCalculation = LL_SPI_CRCCALCULATION_DISABLE;
 8001da4:	2300      	movs	r3, #0
 8001da6:	63bb      	str	r3, [r7, #56]	; 0x38
  SPI_InitStruct.CRCPoly = 10;
 8001da8:	230a      	movs	r3, #10
 8001daa:	63fb      	str	r3, [r7, #60]	; 0x3c
  LL_SPI_Init(SPI3, &SPI_InitStruct);
 8001dac:	f107 0318 	add.w	r3, r7, #24
 8001db0:	4619      	mov	r1, r3
 8001db2:	4806      	ldr	r0, [pc, #24]	; (8001dcc <MX_SPI3_Init+0xa0>)
 8001db4:	f003 fd99 	bl	80058ea <LL_SPI_Init>
  LL_SPI_SetStandard(SPI3, LL_SPI_PROTOCOL_MOTOROLA);
 8001db8:	2100      	movs	r1, #0
 8001dba:	4804      	ldr	r0, [pc, #16]	; (8001dcc <MX_SPI3_Init+0xa0>)
 8001dbc:	f7ff feb5 	bl	8001b2a <LL_SPI_SetStandard>
  /* USER CODE BEGIN SPI3_Init 2 */

  /* USER CODE END SPI3_Init 2 */

}
 8001dc0:	bf00      	nop
 8001dc2:	3740      	adds	r7, #64	; 0x40
 8001dc4:	46bd      	mov	sp, r7
 8001dc6:	bd80      	pop	{r7, pc}
 8001dc8:	40020400 	.word	0x40020400
 8001dcc:	40003c00 	.word	0x40003c00

08001dd0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001dd0:	b480      	push	{r7}
 8001dd2:	b083      	sub	sp, #12
 8001dd4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001dd6:	2300      	movs	r3, #0
 8001dd8:	607b      	str	r3, [r7, #4]
 8001dda:	4b10      	ldr	r3, [pc, #64]	; (8001e1c <HAL_MspInit+0x4c>)
 8001ddc:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dde:	4a0f      	ldr	r2, [pc, #60]	; (8001e1c <HAL_MspInit+0x4c>)
 8001de0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001de4:	6453      	str	r3, [r2, #68]	; 0x44
 8001de6:	4b0d      	ldr	r3, [pc, #52]	; (8001e1c <HAL_MspInit+0x4c>)
 8001de8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001dea:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001dee:	607b      	str	r3, [r7, #4]
 8001df0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001df2:	2300      	movs	r3, #0
 8001df4:	603b      	str	r3, [r7, #0]
 8001df6:	4b09      	ldr	r3, [pc, #36]	; (8001e1c <HAL_MspInit+0x4c>)
 8001df8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001dfa:	4a08      	ldr	r2, [pc, #32]	; (8001e1c <HAL_MspInit+0x4c>)
 8001dfc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001e00:	6413      	str	r3, [r2, #64]	; 0x40
 8001e02:	4b06      	ldr	r3, [pc, #24]	; (8001e1c <HAL_MspInit+0x4c>)
 8001e04:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8001e06:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001e0a:	603b      	str	r3, [r7, #0]
 8001e0c:	683b      	ldr	r3, [r7, #0]
  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8001e0e:	bf00      	nop
 8001e10:	370c      	adds	r7, #12
 8001e12:	46bd      	mov	sp, r7
 8001e14:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e18:	4770      	bx	lr
 8001e1a:	bf00      	nop
 8001e1c:	40023800 	.word	0x40023800

08001e20 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001e20:	b480      	push	{r7}
 8001e22:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001e24:	e7fe      	b.n	8001e24 <NMI_Handler+0x4>

08001e26 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001e26:	b480      	push	{r7}
 8001e28:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001e2a:	e7fe      	b.n	8001e2a <HardFault_Handler+0x4>

08001e2c <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001e2c:	b480      	push	{r7}
 8001e2e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001e30:	e7fe      	b.n	8001e30 <MemManage_Handler+0x4>

08001e32 <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001e32:	b480      	push	{r7}
 8001e34:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001e36:	e7fe      	b.n	8001e36 <BusFault_Handler+0x4>

08001e38 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001e38:	b480      	push	{r7}
 8001e3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001e3c:	e7fe      	b.n	8001e3c <UsageFault_Handler+0x4>

08001e3e <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001e3e:	b480      	push	{r7}
 8001e40:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001e42:	bf00      	nop
 8001e44:	46bd      	mov	sp, r7
 8001e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e4a:	4770      	bx	lr

08001e4c <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001e4c:	b480      	push	{r7}
 8001e4e:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001e50:	bf00      	nop
 8001e52:	46bd      	mov	sp, r7
 8001e54:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e58:	4770      	bx	lr

08001e5a <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001e5a:	b480      	push	{r7}
 8001e5c:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001e5e:	bf00      	nop
 8001e60:	46bd      	mov	sp, r7
 8001e62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e66:	4770      	bx	lr

08001e68 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001e68:	b580      	push	{r7, lr}
 8001e6a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001e6c:	f000 fb70 	bl	8002550 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001e70:	bf00      	nop
 8001e72:	bd80      	pop	{r7, pc}

08001e74 <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt.
  */
void UART4_IRQHandler(void)
{
 8001e74:	b580      	push	{r7, lr}
 8001e76:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8001e78:	4802      	ldr	r0, [pc, #8]	; (8001e84 <UART4_IRQHandler+0x10>)
 8001e7a:	f002 fbf1 	bl	8004660 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8001e7e:	bf00      	nop
 8001e80:	bd80      	pop	{r7, pc}
 8001e82:	bf00      	nop
 8001e84:	200001ac 	.word	0x200001ac

08001e88 <UART5_IRQHandler>:

/**
  * @brief This function handles UART5 global interrupt.
  */
void UART5_IRQHandler(void)
{
 8001e88:	b580      	push	{r7, lr}
 8001e8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART5_IRQn 0 */

  /* USER CODE END UART5_IRQn 0 */
  HAL_UART_IRQHandler(&huart5);
 8001e8c:	4802      	ldr	r0, [pc, #8]	; (8001e98 <UART5_IRQHandler+0x10>)
 8001e8e:	f002 fbe7 	bl	8004660 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART5_IRQn 1 */

  /* USER CODE END UART5_IRQn 1 */
}
 8001e92:	bf00      	nop
 8001e94:	bd80      	pop	{r7, pc}
 8001e96:	bf00      	nop
 8001e98:	200001f4 	.word	0x200001f4

08001e9c <USART6_IRQHandler>:

/**
  * @brief This function handles USART6 global interrupt.
  */
void USART6_IRQHandler(void)
{
 8001e9c:	b580      	push	{r7, lr}
 8001e9e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART6_IRQn 0 */

  /* USER CODE END USART6_IRQn 0 */
  HAL_UART_IRQHandler(&huart6);
 8001ea0:	4802      	ldr	r0, [pc, #8]	; (8001eac <USART6_IRQHandler+0x10>)
 8001ea2:	f002 fbdd 	bl	8004660 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART6_IRQn 1 */

  /* USER CODE END USART6_IRQn 1 */
}
 8001ea6:	bf00      	nop
 8001ea8:	bd80      	pop	{r7, pc}
 8001eaa:	bf00      	nop
 8001eac:	2000023c 	.word	0x2000023c

08001eb0 <_read>:
  _kill(status, -1);
  while (1) {}    /* Make sure we hang here */
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8001eb0:	b580      	push	{r7, lr}
 8001eb2:	b086      	sub	sp, #24
 8001eb4:	af00      	add	r7, sp, #0
 8001eb6:	60f8      	str	r0, [r7, #12]
 8001eb8:	60b9      	str	r1, [r7, #8]
 8001eba:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	617b      	str	r3, [r7, #20]
 8001ec0:	e00a      	b.n	8001ed8 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8001ec2:	f3af 8000 	nop.w
 8001ec6:	4601      	mov	r1, r0
 8001ec8:	68bb      	ldr	r3, [r7, #8]
 8001eca:	1c5a      	adds	r2, r3, #1
 8001ecc:	60ba      	str	r2, [r7, #8]
 8001ece:	b2ca      	uxtb	r2, r1
 8001ed0:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8001ed2:	697b      	ldr	r3, [r7, #20]
 8001ed4:	3301      	adds	r3, #1
 8001ed6:	617b      	str	r3, [r7, #20]
 8001ed8:	697a      	ldr	r2, [r7, #20]
 8001eda:	687b      	ldr	r3, [r7, #4]
 8001edc:	429a      	cmp	r2, r3
 8001ede:	dbf0      	blt.n	8001ec2 <_read+0x12>
  }

  return len;
 8001ee0:	687b      	ldr	r3, [r7, #4]
}
 8001ee2:	4618      	mov	r0, r3
 8001ee4:	3718      	adds	r7, #24
 8001ee6:	46bd      	mov	sp, r7
 8001ee8:	bd80      	pop	{r7, pc}

08001eea <_close>:
  }
  return len;
}

int _close(int file)
{
 8001eea:	b480      	push	{r7}
 8001eec:	b083      	sub	sp, #12
 8001eee:	af00      	add	r7, sp, #0
 8001ef0:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8001ef2:	f04f 33ff 	mov.w	r3, #4294967295
}
 8001ef6:	4618      	mov	r0, r3
 8001ef8:	370c      	adds	r7, #12
 8001efa:	46bd      	mov	sp, r7
 8001efc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f00:	4770      	bx	lr

08001f02 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8001f02:	b480      	push	{r7}
 8001f04:	b083      	sub	sp, #12
 8001f06:	af00      	add	r7, sp, #0
 8001f08:	6078      	str	r0, [r7, #4]
 8001f0a:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 8001f0c:	683b      	ldr	r3, [r7, #0]
 8001f0e:	f44f 5200 	mov.w	r2, #8192	; 0x2000
 8001f12:	605a      	str	r2, [r3, #4]
  return 0;
 8001f14:	2300      	movs	r3, #0
}
 8001f16:	4618      	mov	r0, r3
 8001f18:	370c      	adds	r7, #12
 8001f1a:	46bd      	mov	sp, r7
 8001f1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f20:	4770      	bx	lr

08001f22 <_isatty>:

int _isatty(int file)
{
 8001f22:	b480      	push	{r7}
 8001f24:	b083      	sub	sp, #12
 8001f26:	af00      	add	r7, sp, #0
 8001f28:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 8001f2a:	2301      	movs	r3, #1
}
 8001f2c:	4618      	mov	r0, r3
 8001f2e:	370c      	adds	r7, #12
 8001f30:	46bd      	mov	sp, r7
 8001f32:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f36:	4770      	bx	lr

08001f38 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 8001f38:	b480      	push	{r7}
 8001f3a:	b085      	sub	sp, #20
 8001f3c:	af00      	add	r7, sp, #0
 8001f3e:	60f8      	str	r0, [r7, #12]
 8001f40:	60b9      	str	r1, [r7, #8]
 8001f42:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8001f44:	2300      	movs	r3, #0
}
 8001f46:	4618      	mov	r0, r3
 8001f48:	3714      	adds	r7, #20
 8001f4a:	46bd      	mov	sp, r7
 8001f4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001f50:	4770      	bx	lr
	...

08001f54 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8001f54:	b580      	push	{r7, lr}
 8001f56:	b086      	sub	sp, #24
 8001f58:	af00      	add	r7, sp, #0
 8001f5a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8001f5c:	4a14      	ldr	r2, [pc, #80]	; (8001fb0 <_sbrk+0x5c>)
 8001f5e:	4b15      	ldr	r3, [pc, #84]	; (8001fb4 <_sbrk+0x60>)
 8001f60:	1ad3      	subs	r3, r2, r3
 8001f62:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8001f64:	697b      	ldr	r3, [r7, #20]
 8001f66:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8001f68:	4b13      	ldr	r3, [pc, #76]	; (8001fb8 <_sbrk+0x64>)
 8001f6a:	681b      	ldr	r3, [r3, #0]
 8001f6c:	2b00      	cmp	r3, #0
 8001f6e:	d102      	bne.n	8001f76 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 8001f70:	4b11      	ldr	r3, [pc, #68]	; (8001fb8 <_sbrk+0x64>)
 8001f72:	4a12      	ldr	r2, [pc, #72]	; (8001fbc <_sbrk+0x68>)
 8001f74:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8001f76:	4b10      	ldr	r3, [pc, #64]	; (8001fb8 <_sbrk+0x64>)
 8001f78:	681a      	ldr	r2, [r3, #0]
 8001f7a:	687b      	ldr	r3, [r7, #4]
 8001f7c:	4413      	add	r3, r2
 8001f7e:	693a      	ldr	r2, [r7, #16]
 8001f80:	429a      	cmp	r2, r3
 8001f82:	d207      	bcs.n	8001f94 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8001f84:	f003 ff5a 	bl	8005e3c <__errno>
 8001f88:	4603      	mov	r3, r0
 8001f8a:	220c      	movs	r2, #12
 8001f8c:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 8001f8e:	f04f 33ff 	mov.w	r3, #4294967295
 8001f92:	e009      	b.n	8001fa8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8001f94:	4b08      	ldr	r3, [pc, #32]	; (8001fb8 <_sbrk+0x64>)
 8001f96:	681b      	ldr	r3, [r3, #0]
 8001f98:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8001f9a:	4b07      	ldr	r3, [pc, #28]	; (8001fb8 <_sbrk+0x64>)
 8001f9c:	681a      	ldr	r2, [r3, #0]
 8001f9e:	687b      	ldr	r3, [r7, #4]
 8001fa0:	4413      	add	r3, r2
 8001fa2:	4a05      	ldr	r2, [pc, #20]	; (8001fb8 <_sbrk+0x64>)
 8001fa4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8001fa6:	68fb      	ldr	r3, [r7, #12]
}
 8001fa8:	4618      	mov	r0, r3
 8001faa:	3718      	adds	r7, #24
 8001fac:	46bd      	mov	sp, r7
 8001fae:	bd80      	pop	{r7, pc}
 8001fb0:	20020000 	.word	0x20020000
 8001fb4:	00000400 	.word	0x00000400
 8001fb8:	20000160 	.word	0x20000160
 8001fbc:	200003d8 	.word	0x200003d8

08001fc0 <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8001fc0:	b480      	push	{r7}
 8001fc2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8001fc4:	4b06      	ldr	r3, [pc, #24]	; (8001fe0 <SystemInit+0x20>)
 8001fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8001fca:	4a05      	ldr	r2, [pc, #20]	; (8001fe0 <SystemInit+0x20>)
 8001fcc:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8001fd0:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001fd4:	bf00      	nop
 8001fd6:	46bd      	mov	sp, r7
 8001fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fdc:	4770      	bx	lr
 8001fde:	bf00      	nop
 8001fe0:	e000ed00 	.word	0xe000ed00

08001fe4 <MX_TIM3_Init>:

TIM_HandleTypeDef htim3;

/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8001fe4:	b580      	push	{r7, lr}
 8001fe6:	b08e      	sub	sp, #56	; 0x38
 8001fe8:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8001fea:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8001fee:	2200      	movs	r2, #0
 8001ff0:	601a      	str	r2, [r3, #0]
 8001ff2:	605a      	str	r2, [r3, #4]
 8001ff4:	609a      	str	r2, [r3, #8]
 8001ff6:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8001ff8:	f107 0320 	add.w	r3, r7, #32
 8001ffc:	2200      	movs	r2, #0
 8001ffe:	601a      	str	r2, [r3, #0]
 8002000:	605a      	str	r2, [r3, #4]
  TIM_OC_InitTypeDef sConfigOC = {0};
 8002002:	1d3b      	adds	r3, r7, #4
 8002004:	2200      	movs	r2, #0
 8002006:	601a      	str	r2, [r3, #0]
 8002008:	605a      	str	r2, [r3, #4]
 800200a:	609a      	str	r2, [r3, #8]
 800200c:	60da      	str	r2, [r3, #12]
 800200e:	611a      	str	r2, [r3, #16]
 8002010:	615a      	str	r2, [r3, #20]
 8002012:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8002014:	4b2c      	ldr	r3, [pc, #176]	; (80020c8 <MX_TIM3_Init+0xe4>)
 8002016:	4a2d      	ldr	r2, [pc, #180]	; (80020cc <MX_TIM3_Init+0xe8>)
 8002018:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 1000-1;
 800201a:	4b2b      	ldr	r3, [pc, #172]	; (80020c8 <MX_TIM3_Init+0xe4>)
 800201c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8002020:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002022:	4b29      	ldr	r3, [pc, #164]	; (80020c8 <MX_TIM3_Init+0xe4>)
 8002024:	2200      	movs	r2, #0
 8002026:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 21-1;
 8002028:	4b27      	ldr	r3, [pc, #156]	; (80020c8 <MX_TIM3_Init+0xe4>)
 800202a:	2214      	movs	r2, #20
 800202c:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800202e:	4b26      	ldr	r3, [pc, #152]	; (80020c8 <MX_TIM3_Init+0xe4>)
 8002030:	2200      	movs	r2, #0
 8002032:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_ENABLE;
 8002034:	4b24      	ldr	r3, [pc, #144]	; (80020c8 <MX_TIM3_Init+0xe4>)
 8002036:	2280      	movs	r2, #128	; 0x80
 8002038:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 800203a:	4823      	ldr	r0, [pc, #140]	; (80020c8 <MX_TIM3_Init+0xe4>)
 800203c:	f001 fad8 	bl	80035f0 <HAL_TIM_Base_Init>
 8002040:	4603      	mov	r3, r0
 8002042:	2b00      	cmp	r3, #0
 8002044:	d001      	beq.n	800204a <MX_TIM3_Init+0x66>
  {
    Error_Handler();
 8002046:	f7ff fd6b 	bl	8001b20 <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 800204a:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 800204e:	62bb      	str	r3, [r7, #40]	; 0x28
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8002050:	f107 0328 	add.w	r3, r7, #40	; 0x28
 8002054:	4619      	mov	r1, r3
 8002056:	481c      	ldr	r0, [pc, #112]	; (80020c8 <MX_TIM3_Init+0xe4>)
 8002058:	f001 fd6c 	bl	8003b34 <HAL_TIM_ConfigClockSource>
 800205c:	4603      	mov	r3, r0
 800205e:	2b00      	cmp	r3, #0
 8002060:	d001      	beq.n	8002066 <MX_TIM3_Init+0x82>
  {
    Error_Handler();
 8002062:	f7ff fd5d 	bl	8001b20 <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim3) != HAL_OK)
 8002066:	4818      	ldr	r0, [pc, #96]	; (80020c8 <MX_TIM3_Init+0xe4>)
 8002068:	f001 fb11 	bl	800368e <HAL_TIM_PWM_Init>
 800206c:	4603      	mov	r3, r0
 800206e:	2b00      	cmp	r3, #0
 8002070:	d001      	beq.n	8002076 <MX_TIM3_Init+0x92>
  {
    Error_Handler();
 8002072:	f7ff fd55 	bl	8001b20 <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002076:	2300      	movs	r3, #0
 8002078:	623b      	str	r3, [r7, #32]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 800207a:	2300      	movs	r3, #0
 800207c:	627b      	str	r3, [r7, #36]	; 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800207e:	f107 0320 	add.w	r3, r7, #32
 8002082:	4619      	mov	r1, r3
 8002084:	4810      	ldr	r0, [pc, #64]	; (80020c8 <MX_TIM3_Init+0xe4>)
 8002086:	f002 f939 	bl	80042fc <HAL_TIMEx_MasterConfigSynchronization>
 800208a:	4603      	mov	r3, r0
 800208c:	2b00      	cmp	r3, #0
 800208e:	d001      	beq.n	8002094 <MX_TIM3_Init+0xb0>
  {
    Error_Handler();
 8002090:	f7ff fd46 	bl	8001b20 <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8002094:	2360      	movs	r3, #96	; 0x60
 8002096:	607b      	str	r3, [r7, #4]
  sConfigOC.Pulse = 11-1;
 8002098:	230a      	movs	r3, #10
 800209a:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 800209c:	2300      	movs	r3, #0
 800209e:	60fb      	str	r3, [r7, #12]
  sConfigOC.OCFastMode = TIM_OCFAST_ENABLE;
 80020a0:	2304      	movs	r3, #4
 80020a2:	617b      	str	r3, [r7, #20]
  if (HAL_TIM_PWM_ConfigChannel(&htim3, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 80020a4:	1d3b      	adds	r3, r7, #4
 80020a6:	220c      	movs	r2, #12
 80020a8:	4619      	mov	r1, r3
 80020aa:	4807      	ldr	r0, [pc, #28]	; (80020c8 <MX_TIM3_Init+0xe4>)
 80020ac:	f001 fc80 	bl	80039b0 <HAL_TIM_PWM_ConfigChannel>
 80020b0:	4603      	mov	r3, r0
 80020b2:	2b00      	cmp	r3, #0
 80020b4:	d001      	beq.n	80020ba <MX_TIM3_Init+0xd6>
  {
    Error_Handler();
 80020b6:	f7ff fd33 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */
  HAL_TIM_MspPostInit(&htim3);
 80020ba:	4803      	ldr	r0, [pc, #12]	; (80020c8 <MX_TIM3_Init+0xe4>)
 80020bc:	f000 f82a 	bl	8002114 <HAL_TIM_MspPostInit>

}
 80020c0:	bf00      	nop
 80020c2:	3738      	adds	r7, #56	; 0x38
 80020c4:	46bd      	mov	sp, r7
 80020c6:	bd80      	pop	{r7, pc}
 80020c8:	20000164 	.word	0x20000164
 80020cc:	40000400 	.word	0x40000400

080020d0 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 80020d0:	b480      	push	{r7}
 80020d2:	b085      	sub	sp, #20
 80020d4:	af00      	add	r7, sp, #0
 80020d6:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM3)
 80020d8:	687b      	ldr	r3, [r7, #4]
 80020da:	681b      	ldr	r3, [r3, #0]
 80020dc:	4a0b      	ldr	r2, [pc, #44]	; (800210c <HAL_TIM_Base_MspInit+0x3c>)
 80020de:	4293      	cmp	r3, r2
 80020e0:	d10d      	bne.n	80020fe <HAL_TIM_Base_MspInit+0x2e>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80020e2:	2300      	movs	r3, #0
 80020e4:	60fb      	str	r3, [r7, #12]
 80020e6:	4b0a      	ldr	r3, [pc, #40]	; (8002110 <HAL_TIM_Base_MspInit+0x40>)
 80020e8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020ea:	4a09      	ldr	r2, [pc, #36]	; (8002110 <HAL_TIM_Base_MspInit+0x40>)
 80020ec:	f043 0302 	orr.w	r3, r3, #2
 80020f0:	6413      	str	r3, [r2, #64]	; 0x40
 80020f2:	4b07      	ldr	r3, [pc, #28]	; (8002110 <HAL_TIM_Base_MspInit+0x40>)
 80020f4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80020f6:	f003 0302 	and.w	r3, r3, #2
 80020fa:	60fb      	str	r3, [r7, #12]
 80020fc:	68fb      	ldr	r3, [r7, #12]
  /* USER CODE BEGIN TIM3_MspInit 1 */

  /* USER CODE END TIM3_MspInit 1 */
  }
}
 80020fe:	bf00      	nop
 8002100:	3714      	adds	r7, #20
 8002102:	46bd      	mov	sp, r7
 8002104:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002108:	4770      	bx	lr
 800210a:	bf00      	nop
 800210c:	40000400 	.word	0x40000400
 8002110:	40023800 	.word	0x40023800

08002114 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002114:	b580      	push	{r7, lr}
 8002116:	b088      	sub	sp, #32
 8002118:	af00      	add	r7, sp, #0
 800211a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800211c:	f107 030c 	add.w	r3, r7, #12
 8002120:	2200      	movs	r2, #0
 8002122:	601a      	str	r2, [r3, #0]
 8002124:	605a      	str	r2, [r3, #4]
 8002126:	609a      	str	r2, [r3, #8]
 8002128:	60da      	str	r2, [r3, #12]
 800212a:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM3)
 800212c:	687b      	ldr	r3, [r7, #4]
 800212e:	681b      	ldr	r3, [r3, #0]
 8002130:	4a12      	ldr	r2, [pc, #72]	; (800217c <HAL_TIM_MspPostInit+0x68>)
 8002132:	4293      	cmp	r3, r2
 8002134:	d11d      	bne.n	8002172 <HAL_TIM_MspPostInit+0x5e>
  {
  /* USER CODE BEGIN TIM3_MspPostInit 0 */

  /* USER CODE END TIM3_MspPostInit 0 */

    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002136:	2300      	movs	r3, #0
 8002138:	60bb      	str	r3, [r7, #8]
 800213a:	4b11      	ldr	r3, [pc, #68]	; (8002180 <HAL_TIM_MspPostInit+0x6c>)
 800213c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800213e:	4a10      	ldr	r2, [pc, #64]	; (8002180 <HAL_TIM_MspPostInit+0x6c>)
 8002140:	f043 0302 	orr.w	r3, r3, #2
 8002144:	6313      	str	r3, [r2, #48]	; 0x30
 8002146:	4b0e      	ldr	r3, [pc, #56]	; (8002180 <HAL_TIM_MspPostInit+0x6c>)
 8002148:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800214a:	f003 0302 	and.w	r3, r3, #2
 800214e:	60bb      	str	r3, [r7, #8]
 8002150:	68bb      	ldr	r3, [r7, #8]
    /**TIM3 GPIO Configuration
    PB1     ------> TIM3_CH4
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002152:	2302      	movs	r3, #2
 8002154:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002156:	2302      	movs	r3, #2
 8002158:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800215a:	2300      	movs	r3, #0
 800215c:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800215e:	2300      	movs	r3, #0
 8002160:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 8002162:	2302      	movs	r3, #2
 8002164:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002166:	f107 030c 	add.w	r3, r7, #12
 800216a:	4619      	mov	r1, r3
 800216c:	4805      	ldr	r0, [pc, #20]	; (8002184 <HAL_TIM_MspPostInit+0x70>)
 800216e:	f000 fbd7 	bl	8002920 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM3_MspPostInit 1 */

  /* USER CODE END TIM3_MspPostInit 1 */
  }

}
 8002172:	bf00      	nop
 8002174:	3720      	adds	r7, #32
 8002176:	46bd      	mov	sp, r7
 8002178:	bd80      	pop	{r7, pc}
 800217a:	bf00      	nop
 800217c:	40000400 	.word	0x40000400
 8002180:	40023800 	.word	0x40023800
 8002184:	40020400 	.word	0x40020400

08002188 <MX_UART4_Init>:
UART_HandleTypeDef huart5;
UART_HandleTypeDef huart6;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002188:	b580      	push	{r7, lr}
 800218a:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 800218c:	4b11      	ldr	r3, [pc, #68]	; (80021d4 <MX_UART4_Init+0x4c>)
 800218e:	4a12      	ldr	r2, [pc, #72]	; (80021d8 <MX_UART4_Init+0x50>)
 8002190:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 9600;
 8002192:	4b10      	ldr	r3, [pc, #64]	; (80021d4 <MX_UART4_Init+0x4c>)
 8002194:	f44f 5216 	mov.w	r2, #9600	; 0x2580
 8002198:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 800219a:	4b0e      	ldr	r3, [pc, #56]	; (80021d4 <MX_UART4_Init+0x4c>)
 800219c:	2200      	movs	r2, #0
 800219e:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 80021a0:	4b0c      	ldr	r3, [pc, #48]	; (80021d4 <MX_UART4_Init+0x4c>)
 80021a2:	2200      	movs	r2, #0
 80021a4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 80021a6:	4b0b      	ldr	r3, [pc, #44]	; (80021d4 <MX_UART4_Init+0x4c>)
 80021a8:	2200      	movs	r2, #0
 80021aa:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 80021ac:	4b09      	ldr	r3, [pc, #36]	; (80021d4 <MX_UART4_Init+0x4c>)
 80021ae:	220c      	movs	r2, #12
 80021b0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 80021b2:	4b08      	ldr	r3, [pc, #32]	; (80021d4 <MX_UART4_Init+0x4c>)
 80021b4:	2200      	movs	r2, #0
 80021b6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 80021b8:	4b06      	ldr	r3, [pc, #24]	; (80021d4 <MX_UART4_Init+0x4c>)
 80021ba:	2200      	movs	r2, #0
 80021bc:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart4) != HAL_OK)
 80021be:	4805      	ldr	r0, [pc, #20]	; (80021d4 <MX_UART4_Init+0x4c>)
 80021c0:	f002 f918 	bl	80043f4 <HAL_UART_Init>
 80021c4:	4603      	mov	r3, r0
 80021c6:	2b00      	cmp	r3, #0
 80021c8:	d001      	beq.n	80021ce <MX_UART4_Init+0x46>
  {
    Error_Handler();
 80021ca:	f7ff fca9 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 80021ce:	bf00      	nop
 80021d0:	bd80      	pop	{r7, pc}
 80021d2:	bf00      	nop
 80021d4:	200001ac 	.word	0x200001ac
 80021d8:	40004c00 	.word	0x40004c00

080021dc <MX_UART5_Init>:
/* UART5 init function */
void MX_UART5_Init(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE END UART5_Init 0 */

  /* USER CODE BEGIN UART5_Init 1 */

  /* USER CODE END UART5_Init 1 */
  huart5.Instance = UART5;
 80021e0:	4b11      	ldr	r3, [pc, #68]	; (8002228 <MX_UART5_Init+0x4c>)
 80021e2:	4a12      	ldr	r2, [pc, #72]	; (800222c <MX_UART5_Init+0x50>)
 80021e4:	601a      	str	r2, [r3, #0]
  huart5.Init.BaudRate = 115200;
 80021e6:	4b10      	ldr	r3, [pc, #64]	; (8002228 <MX_UART5_Init+0x4c>)
 80021e8:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 80021ec:	605a      	str	r2, [r3, #4]
  huart5.Init.WordLength = UART_WORDLENGTH_8B;
 80021ee:	4b0e      	ldr	r3, [pc, #56]	; (8002228 <MX_UART5_Init+0x4c>)
 80021f0:	2200      	movs	r2, #0
 80021f2:	609a      	str	r2, [r3, #8]
  huart5.Init.StopBits = UART_STOPBITS_1;
 80021f4:	4b0c      	ldr	r3, [pc, #48]	; (8002228 <MX_UART5_Init+0x4c>)
 80021f6:	2200      	movs	r2, #0
 80021f8:	60da      	str	r2, [r3, #12]
  huart5.Init.Parity = UART_PARITY_NONE;
 80021fa:	4b0b      	ldr	r3, [pc, #44]	; (8002228 <MX_UART5_Init+0x4c>)
 80021fc:	2200      	movs	r2, #0
 80021fe:	611a      	str	r2, [r3, #16]
  huart5.Init.Mode = UART_MODE_RX;
 8002200:	4b09      	ldr	r3, [pc, #36]	; (8002228 <MX_UART5_Init+0x4c>)
 8002202:	2204      	movs	r2, #4
 8002204:	615a      	str	r2, [r3, #20]
  huart5.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002206:	4b08      	ldr	r3, [pc, #32]	; (8002228 <MX_UART5_Init+0x4c>)
 8002208:	2200      	movs	r2, #0
 800220a:	619a      	str	r2, [r3, #24]
  huart5.Init.OverSampling = UART_OVERSAMPLING_16;
 800220c:	4b06      	ldr	r3, [pc, #24]	; (8002228 <MX_UART5_Init+0x4c>)
 800220e:	2200      	movs	r2, #0
 8002210:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart5) != HAL_OK)
 8002212:	4805      	ldr	r0, [pc, #20]	; (8002228 <MX_UART5_Init+0x4c>)
 8002214:	f002 f8ee 	bl	80043f4 <HAL_UART_Init>
 8002218:	4603      	mov	r3, r0
 800221a:	2b00      	cmp	r3, #0
 800221c:	d001      	beq.n	8002222 <MX_UART5_Init+0x46>
  {
    Error_Handler();
 800221e:	f7ff fc7f 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN UART5_Init 2 */

  /* USER CODE END UART5_Init 2 */

}
 8002222:	bf00      	nop
 8002224:	bd80      	pop	{r7, pc}
 8002226:	bf00      	nop
 8002228:	200001f4 	.word	0x200001f4
 800222c:	40005000 	.word	0x40005000

08002230 <MX_USART6_UART_Init>:
/* USART6 init function */

void MX_USART6_UART_Init(void)
{
 8002230:	b580      	push	{r7, lr}
 8002232:	af00      	add	r7, sp, #0
  /* USER CODE END USART6_Init 0 */

  /* USER CODE BEGIN USART6_Init 1 */

  /* USER CODE END USART6_Init 1 */
  huart6.Instance = USART6;
 8002234:	4b11      	ldr	r3, [pc, #68]	; (800227c <MX_USART6_UART_Init+0x4c>)
 8002236:	4a12      	ldr	r2, [pc, #72]	; (8002280 <MX_USART6_UART_Init+0x50>)
 8002238:	601a      	str	r2, [r3, #0]
  huart6.Init.BaudRate = 115200;
 800223a:	4b10      	ldr	r3, [pc, #64]	; (800227c <MX_USART6_UART_Init+0x4c>)
 800223c:	f44f 32e1 	mov.w	r2, #115200	; 0x1c200
 8002240:	605a      	str	r2, [r3, #4]
  huart6.Init.WordLength = UART_WORDLENGTH_8B;
 8002242:	4b0e      	ldr	r3, [pc, #56]	; (800227c <MX_USART6_UART_Init+0x4c>)
 8002244:	2200      	movs	r2, #0
 8002246:	609a      	str	r2, [r3, #8]
  huart6.Init.StopBits = UART_STOPBITS_1;
 8002248:	4b0c      	ldr	r3, [pc, #48]	; (800227c <MX_USART6_UART_Init+0x4c>)
 800224a:	2200      	movs	r2, #0
 800224c:	60da      	str	r2, [r3, #12]
  huart6.Init.Parity = UART_PARITY_NONE;
 800224e:	4b0b      	ldr	r3, [pc, #44]	; (800227c <MX_USART6_UART_Init+0x4c>)
 8002250:	2200      	movs	r2, #0
 8002252:	611a      	str	r2, [r3, #16]
  huart6.Init.Mode = UART_MODE_TX_RX;
 8002254:	4b09      	ldr	r3, [pc, #36]	; (800227c <MX_USART6_UART_Init+0x4c>)
 8002256:	220c      	movs	r2, #12
 8002258:	615a      	str	r2, [r3, #20]
  huart6.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 800225a:	4b08      	ldr	r3, [pc, #32]	; (800227c <MX_USART6_UART_Init+0x4c>)
 800225c:	2200      	movs	r2, #0
 800225e:	619a      	str	r2, [r3, #24]
  huart6.Init.OverSampling = UART_OVERSAMPLING_16;
 8002260:	4b06      	ldr	r3, [pc, #24]	; (800227c <MX_USART6_UART_Init+0x4c>)
 8002262:	2200      	movs	r2, #0
 8002264:	61da      	str	r2, [r3, #28]
  if (HAL_UART_Init(&huart6) != HAL_OK)
 8002266:	4805      	ldr	r0, [pc, #20]	; (800227c <MX_USART6_UART_Init+0x4c>)
 8002268:	f002 f8c4 	bl	80043f4 <HAL_UART_Init>
 800226c:	4603      	mov	r3, r0
 800226e:	2b00      	cmp	r3, #0
 8002270:	d001      	beq.n	8002276 <MX_USART6_UART_Init+0x46>
  {
    Error_Handler();
 8002272:	f7ff fc55 	bl	8001b20 <Error_Handler>
  }
  /* USER CODE BEGIN USART6_Init 2 */

  /* USER CODE END USART6_Init 2 */

}
 8002276:	bf00      	nop
 8002278:	bd80      	pop	{r7, pc}
 800227a:	bf00      	nop
 800227c:	2000023c 	.word	0x2000023c
 8002280:	40011400 	.word	0x40011400

08002284 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002284:	b580      	push	{r7, lr}
 8002286:	b08e      	sub	sp, #56	; 0x38
 8002288:	af00      	add	r7, sp, #0
 800228a:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800228c:	f107 0324 	add.w	r3, r7, #36	; 0x24
 8002290:	2200      	movs	r2, #0
 8002292:	601a      	str	r2, [r3, #0]
 8002294:	605a      	str	r2, [r3, #4]
 8002296:	609a      	str	r2, [r3, #8]
 8002298:	60da      	str	r2, [r3, #12]
 800229a:	611a      	str	r2, [r3, #16]
  if(uartHandle->Instance==UART4)
 800229c:	687b      	ldr	r3, [r7, #4]
 800229e:	681b      	ldr	r3, [r3, #0]
 80022a0:	4a67      	ldr	r2, [pc, #412]	; (8002440 <HAL_UART_MspInit+0x1bc>)
 80022a2:	4293      	cmp	r3, r2
 80022a4:	d135      	bne.n	8002312 <HAL_UART_MspInit+0x8e>
  {
  /* USER CODE BEGIN UART4_MspInit 0 */

  /* USER CODE END UART4_MspInit 0 */
    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 80022a6:	2300      	movs	r3, #0
 80022a8:	623b      	str	r3, [r7, #32]
 80022aa:	4b66      	ldr	r3, [pc, #408]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 80022ac:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ae:	4a65      	ldr	r2, [pc, #404]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 80022b0:	f443 2300 	orr.w	r3, r3, #524288	; 0x80000
 80022b4:	6413      	str	r3, [r2, #64]	; 0x40
 80022b6:	4b63      	ldr	r3, [pc, #396]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 80022b8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80022ba:	f403 2300 	and.w	r3, r3, #524288	; 0x80000
 80022be:	623b      	str	r3, [r7, #32]
 80022c0:	6a3b      	ldr	r3, [r7, #32]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80022c2:	2300      	movs	r3, #0
 80022c4:	61fb      	str	r3, [r7, #28]
 80022c6:	4b5f      	ldr	r3, [pc, #380]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 80022c8:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022ca:	4a5e      	ldr	r2, [pc, #376]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 80022cc:	f043 0304 	orr.w	r3, r3, #4
 80022d0:	6313      	str	r3, [r2, #48]	; 0x30
 80022d2:	4b5c      	ldr	r3, [pc, #368]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 80022d4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80022d6:	f003 0304 	and.w	r3, r3, #4
 80022da:	61fb      	str	r3, [r7, #28]
 80022dc:	69fb      	ldr	r3, [r7, #28]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = M8N_TX4_Pin|M8N_RX4_Pin;
 80022de:	f44f 6340 	mov.w	r3, #3072	; 0xc00
 80022e2:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80022e4:	2302      	movs	r3, #2
 80022e6:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80022e8:	2300      	movs	r3, #0
 80022ea:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 80022ec:	2303      	movs	r3, #3
 80022ee:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART4;
 80022f0:	2308      	movs	r3, #8
 80022f2:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80022f4:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80022f8:	4619      	mov	r1, r3
 80022fa:	4853      	ldr	r0, [pc, #332]	; (8002448 <HAL_UART_MspInit+0x1c4>)
 80022fc:	f000 fb10 	bl	8002920 <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 0, 0);
 8002300:	2200      	movs	r2, #0
 8002302:	2100      	movs	r1, #0
 8002304:	2034      	movs	r0, #52	; 0x34
 8002306:	f000 fa42 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 800230a:	2034      	movs	r0, #52	; 0x34
 800230c:	f000 fa5b 	bl	80027c6 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
  /* USER CODE BEGIN USART6_MspInit 1 */

  /* USER CODE END USART6_MspInit 1 */
  }
}
 8002310:	e091      	b.n	8002436 <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==UART5)
 8002312:	687b      	ldr	r3, [r7, #4]
 8002314:	681b      	ldr	r3, [r3, #0]
 8002316:	4a4d      	ldr	r2, [pc, #308]	; (800244c <HAL_UART_MspInit+0x1c8>)
 8002318:	4293      	cmp	r3, r2
 800231a:	d153      	bne.n	80023c4 <HAL_UART_MspInit+0x140>
    __HAL_RCC_UART5_CLK_ENABLE();
 800231c:	2300      	movs	r3, #0
 800231e:	61bb      	str	r3, [r7, #24]
 8002320:	4b48      	ldr	r3, [pc, #288]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 8002322:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002324:	4a47      	ldr	r2, [pc, #284]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 8002326:	f443 1380 	orr.w	r3, r3, #1048576	; 0x100000
 800232a:	6413      	str	r3, [r2, #64]	; 0x40
 800232c:	4b45      	ldr	r3, [pc, #276]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 800232e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002330:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002334:	61bb      	str	r3, [r7, #24]
 8002336:	69bb      	ldr	r3, [r7, #24]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002338:	2300      	movs	r3, #0
 800233a:	617b      	str	r3, [r7, #20]
 800233c:	4b41      	ldr	r3, [pc, #260]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 800233e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002340:	4a40      	ldr	r2, [pc, #256]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 8002342:	f043 0304 	orr.w	r3, r3, #4
 8002346:	6313      	str	r3, [r2, #48]	; 0x30
 8002348:	4b3e      	ldr	r3, [pc, #248]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 800234a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800234c:	f003 0304 	and.w	r3, r3, #4
 8002350:	617b      	str	r3, [r7, #20]
 8002352:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOD_CLK_ENABLE();
 8002354:	2300      	movs	r3, #0
 8002356:	613b      	str	r3, [r7, #16]
 8002358:	4b3a      	ldr	r3, [pc, #232]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 800235a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800235c:	4a39      	ldr	r2, [pc, #228]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 800235e:	f043 0308 	orr.w	r3, r3, #8
 8002362:	6313      	str	r3, [r2, #48]	; 0x30
 8002364:	4b37      	ldr	r3, [pc, #220]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 8002366:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002368:	f003 0308 	and.w	r3, r3, #8
 800236c:	613b      	str	r3, [r7, #16]
 800236e:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_12;
 8002370:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 8002374:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002376:	2302      	movs	r3, #2
 8002378:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800237a:	2300      	movs	r3, #0
 800237c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800237e:	2303      	movs	r3, #3
 8002380:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 8002382:	2308      	movs	r3, #8
 8002384:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002386:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800238a:	4619      	mov	r1, r3
 800238c:	482e      	ldr	r0, [pc, #184]	; (8002448 <HAL_UART_MspInit+0x1c4>)
 800238e:	f000 fac7 	bl	8002920 <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_2;
 8002392:	2304      	movs	r3, #4
 8002394:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002396:	2302      	movs	r3, #2
 8002398:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800239a:	2300      	movs	r3, #0
 800239c:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 800239e:	2303      	movs	r3, #3
 80023a0:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_UART5;
 80023a2:	2308      	movs	r3, #8
 80023a4:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80023a6:	f107 0324 	add.w	r3, r7, #36	; 0x24
 80023aa:	4619      	mov	r1, r3
 80023ac:	4828      	ldr	r0, [pc, #160]	; (8002450 <HAL_UART_MspInit+0x1cc>)
 80023ae:	f000 fab7 	bl	8002920 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(UART5_IRQn, 0, 0);
 80023b2:	2200      	movs	r2, #0
 80023b4:	2100      	movs	r1, #0
 80023b6:	2035      	movs	r0, #53	; 0x35
 80023b8:	f000 f9e9 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART5_IRQn);
 80023bc:	2035      	movs	r0, #53	; 0x35
 80023be:	f000 fa02 	bl	80027c6 <HAL_NVIC_EnableIRQ>
}
 80023c2:	e038      	b.n	8002436 <HAL_UART_MspInit+0x1b2>
  else if(uartHandle->Instance==USART6)
 80023c4:	687b      	ldr	r3, [r7, #4]
 80023c6:	681b      	ldr	r3, [r3, #0]
 80023c8:	4a22      	ldr	r2, [pc, #136]	; (8002454 <HAL_UART_MspInit+0x1d0>)
 80023ca:	4293      	cmp	r3, r2
 80023cc:	d133      	bne.n	8002436 <HAL_UART_MspInit+0x1b2>
    __HAL_RCC_USART6_CLK_ENABLE();
 80023ce:	2300      	movs	r3, #0
 80023d0:	60fb      	str	r3, [r7, #12]
 80023d2:	4b1c      	ldr	r3, [pc, #112]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 80023d4:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023d6:	4a1b      	ldr	r2, [pc, #108]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 80023d8:	f043 0320 	orr.w	r3, r3, #32
 80023dc:	6453      	str	r3, [r2, #68]	; 0x44
 80023de:	4b19      	ldr	r3, [pc, #100]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 80023e0:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80023e2:	f003 0320 	and.w	r3, r3, #32
 80023e6:	60fb      	str	r3, [r7, #12]
 80023e8:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 80023ea:	2300      	movs	r3, #0
 80023ec:	60bb      	str	r3, [r7, #8]
 80023ee:	4b15      	ldr	r3, [pc, #84]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 80023f0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023f2:	4a14      	ldr	r2, [pc, #80]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 80023f4:	f043 0304 	orr.w	r3, r3, #4
 80023f8:	6313      	str	r3, [r2, #48]	; 0x30
 80023fa:	4b12      	ldr	r3, [pc, #72]	; (8002444 <HAL_UART_MspInit+0x1c0>)
 80023fc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023fe:	f003 0304 	and.w	r3, r3, #4
 8002402:	60bb      	str	r3, [r7, #8]
 8002404:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_6|GPIO_PIN_7;
 8002406:	23c0      	movs	r3, #192	; 0xc0
 8002408:	627b      	str	r3, [r7, #36]	; 0x24
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800240a:	2302      	movs	r3, #2
 800240c:	62bb      	str	r3, [r7, #40]	; 0x28
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800240e:	2300      	movs	r3, #0
 8002410:	62fb      	str	r3, [r7, #44]	; 0x2c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_VERY_HIGH;
 8002412:	2303      	movs	r3, #3
 8002414:	633b      	str	r3, [r7, #48]	; 0x30
    GPIO_InitStruct.Alternate = GPIO_AF8_USART6;
 8002416:	2308      	movs	r3, #8
 8002418:	637b      	str	r3, [r7, #52]	; 0x34
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800241a:	f107 0324 	add.w	r3, r7, #36	; 0x24
 800241e:	4619      	mov	r1, r3
 8002420:	4809      	ldr	r0, [pc, #36]	; (8002448 <HAL_UART_MspInit+0x1c4>)
 8002422:	f000 fa7d 	bl	8002920 <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART6_IRQn, 0, 0);
 8002426:	2200      	movs	r2, #0
 8002428:	2100      	movs	r1, #0
 800242a:	2047      	movs	r0, #71	; 0x47
 800242c:	f000 f9af 	bl	800278e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART6_IRQn);
 8002430:	2047      	movs	r0, #71	; 0x47
 8002432:	f000 f9c8 	bl	80027c6 <HAL_NVIC_EnableIRQ>
}
 8002436:	bf00      	nop
 8002438:	3738      	adds	r7, #56	; 0x38
 800243a:	46bd      	mov	sp, r7
 800243c:	bd80      	pop	{r7, pc}
 800243e:	bf00      	nop
 8002440:	40004c00 	.word	0x40004c00
 8002444:	40023800 	.word	0x40023800
 8002448:	40020800 	.word	0x40020800
 800244c:	40005000 	.word	0x40005000
 8002450:	40020c00 	.word	0x40020c00
 8002454:	40011400 	.word	0x40011400

08002458 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8002458:	f8df d034 	ldr.w	sp, [pc, #52]	; 8002490 <LoopFillZerobss+0xe>
  
/* Call the clock system initialization function.*/
  bl  SystemInit  
 800245c:	f7ff fdb0 	bl	8001fc0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */  
  ldr r0, =_sdata
 8002460:	480c      	ldr	r0, [pc, #48]	; (8002494 <LoopFillZerobss+0x12>)
  ldr r1, =_edata
 8002462:	490d      	ldr	r1, [pc, #52]	; (8002498 <LoopFillZerobss+0x16>)
  ldr r2, =_sidata
 8002464:	4a0d      	ldr	r2, [pc, #52]	; (800249c <LoopFillZerobss+0x1a>)
  movs r3, #0
 8002466:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8002468:	e002      	b.n	8002470 <LoopCopyDataInit>

0800246a <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 800246a:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 800246c:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 800246e:	3304      	adds	r3, #4

08002470 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002470:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002472:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002474:	d3f9      	bcc.n	800246a <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002476:	4a0a      	ldr	r2, [pc, #40]	; (80024a0 <LoopFillZerobss+0x1e>)
  ldr r4, =_ebss
 8002478:	4c0a      	ldr	r4, [pc, #40]	; (80024a4 <LoopFillZerobss+0x22>)
  movs r3, #0
 800247a:	2300      	movs	r3, #0
  b LoopFillZerobss
 800247c:	e001      	b.n	8002482 <LoopFillZerobss>

0800247e <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 800247e:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002480:	3204      	adds	r2, #4

08002482 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002482:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002484:	d3fb      	bcc.n	800247e <FillZerobss>
 
/* Call static constructors */
    bl __libc_init_array
 8002486:	f003 fcdf 	bl	8005e48 <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 800248a:	f7ff f97f 	bl	800178c <main>
  bx  lr    
 800248e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8002490:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 8002494:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002498:	20000068 	.word	0x20000068
  ldr r2, =_sidata
 800249c:	08006af4 	.word	0x08006af4
  ldr r2, =_sbss
 80024a0:	20000068 	.word	0x20000068
  ldr r4, =_ebss
 80024a4:	200003d4 	.word	0x200003d4

080024a8 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 80024a8:	e7fe      	b.n	80024a8 <ADC_IRQHandler>
	...

080024ac <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80024ac:	b580      	push	{r7, lr}
 80024ae:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 80024b0:	4b0e      	ldr	r3, [pc, #56]	; (80024ec <HAL_Init+0x40>)
 80024b2:	681b      	ldr	r3, [r3, #0]
 80024b4:	4a0d      	ldr	r2, [pc, #52]	; (80024ec <HAL_Init+0x40>)
 80024b6:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 80024ba:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 80024bc:	4b0b      	ldr	r3, [pc, #44]	; (80024ec <HAL_Init+0x40>)
 80024be:	681b      	ldr	r3, [r3, #0]
 80024c0:	4a0a      	ldr	r2, [pc, #40]	; (80024ec <HAL_Init+0x40>)
 80024c2:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 80024c6:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 80024c8:	4b08      	ldr	r3, [pc, #32]	; (80024ec <HAL_Init+0x40>)
 80024ca:	681b      	ldr	r3, [r3, #0]
 80024cc:	4a07      	ldr	r2, [pc, #28]	; (80024ec <HAL_Init+0x40>)
 80024ce:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 80024d2:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80024d4:	2003      	movs	r0, #3
 80024d6:	f000 f94f 	bl	8002778 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 80024da:	200f      	movs	r0, #15
 80024dc:	f000 f808 	bl	80024f0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 80024e0:	f7ff fc76 	bl	8001dd0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 80024e4:	2300      	movs	r3, #0
}
 80024e6:	4618      	mov	r0, r3
 80024e8:	bd80      	pop	{r7, pc}
 80024ea:	bf00      	nop
 80024ec:	40023c00 	.word	0x40023c00

080024f0 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80024f0:	b580      	push	{r7, lr}
 80024f2:	b082      	sub	sp, #8
 80024f4:	af00      	add	r7, sp, #0
 80024f6:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 80024f8:	4b12      	ldr	r3, [pc, #72]	; (8002544 <HAL_InitTick+0x54>)
 80024fa:	681a      	ldr	r2, [r3, #0]
 80024fc:	4b12      	ldr	r3, [pc, #72]	; (8002548 <HAL_InitTick+0x58>)
 80024fe:	781b      	ldrb	r3, [r3, #0]
 8002500:	4619      	mov	r1, r3
 8002502:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
 8002506:	fbb3 f3f1 	udiv	r3, r3, r1
 800250a:	fbb2 f3f3 	udiv	r3, r2, r3
 800250e:	4618      	mov	r0, r3
 8002510:	f000 f967 	bl	80027e2 <HAL_SYSTICK_Config>
 8002514:	4603      	mov	r3, r0
 8002516:	2b00      	cmp	r3, #0
 8002518:	d001      	beq.n	800251e <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 800251a:	2301      	movs	r3, #1
 800251c:	e00e      	b.n	800253c <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 800251e:	687b      	ldr	r3, [r7, #4]
 8002520:	2b0f      	cmp	r3, #15
 8002522:	d80a      	bhi.n	800253a <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8002524:	2200      	movs	r2, #0
 8002526:	6879      	ldr	r1, [r7, #4]
 8002528:	f04f 30ff 	mov.w	r0, #4294967295
 800252c:	f000 f92f 	bl	800278e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8002530:	4a06      	ldr	r2, [pc, #24]	; (800254c <HAL_InitTick+0x5c>)
 8002532:	687b      	ldr	r3, [r7, #4]
 8002534:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8002536:	2300      	movs	r3, #0
 8002538:	e000      	b.n	800253c <HAL_InitTick+0x4c>
    return HAL_ERROR;
 800253a:	2301      	movs	r3, #1
}
 800253c:	4618      	mov	r0, r3
 800253e:	3708      	adds	r7, #8
 8002540:	46bd      	mov	sp, r7
 8002542:	bd80      	pop	{r7, pc}
 8002544:	20000000 	.word	0x20000000
 8002548:	20000008 	.word	0x20000008
 800254c:	20000004 	.word	0x20000004

08002550 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8002550:	b480      	push	{r7}
 8002552:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8002554:	4b06      	ldr	r3, [pc, #24]	; (8002570 <HAL_IncTick+0x20>)
 8002556:	781b      	ldrb	r3, [r3, #0]
 8002558:	461a      	mov	r2, r3
 800255a:	4b06      	ldr	r3, [pc, #24]	; (8002574 <HAL_IncTick+0x24>)
 800255c:	681b      	ldr	r3, [r3, #0]
 800255e:	4413      	add	r3, r2
 8002560:	4a04      	ldr	r2, [pc, #16]	; (8002574 <HAL_IncTick+0x24>)
 8002562:	6013      	str	r3, [r2, #0]
}
 8002564:	bf00      	nop
 8002566:	46bd      	mov	sp, r7
 8002568:	f85d 7b04 	ldr.w	r7, [sp], #4
 800256c:	4770      	bx	lr
 800256e:	bf00      	nop
 8002570:	20000008 	.word	0x20000008
 8002574:	20000284 	.word	0x20000284

08002578 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8002578:	b480      	push	{r7}
 800257a:	af00      	add	r7, sp, #0
  return uwTick;
 800257c:	4b03      	ldr	r3, [pc, #12]	; (800258c <HAL_GetTick+0x14>)
 800257e:	681b      	ldr	r3, [r3, #0]
}
 8002580:	4618      	mov	r0, r3
 8002582:	46bd      	mov	sp, r7
 8002584:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002588:	4770      	bx	lr
 800258a:	bf00      	nop
 800258c:	20000284 	.word	0x20000284

08002590 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
 8002596:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8002598:	f7ff ffee 	bl	8002578 <HAL_GetTick>
 800259c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800259e:	687b      	ldr	r3, [r7, #4]
 80025a0:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80025a2:	68fb      	ldr	r3, [r7, #12]
 80025a4:	f1b3 3fff 	cmp.w	r3, #4294967295
 80025a8:	d005      	beq.n	80025b6 <HAL_Delay+0x26>
  {
    wait += (uint32_t)(uwTickFreq);
 80025aa:	4b0a      	ldr	r3, [pc, #40]	; (80025d4 <HAL_Delay+0x44>)
 80025ac:	781b      	ldrb	r3, [r3, #0]
 80025ae:	461a      	mov	r2, r3
 80025b0:	68fb      	ldr	r3, [r7, #12]
 80025b2:	4413      	add	r3, r2
 80025b4:	60fb      	str	r3, [r7, #12]
  }

  while((HAL_GetTick() - tickstart) < wait)
 80025b6:	bf00      	nop
 80025b8:	f7ff ffde 	bl	8002578 <HAL_GetTick>
 80025bc:	4602      	mov	r2, r0
 80025be:	68bb      	ldr	r3, [r7, #8]
 80025c0:	1ad3      	subs	r3, r2, r3
 80025c2:	68fa      	ldr	r2, [r7, #12]
 80025c4:	429a      	cmp	r2, r3
 80025c6:	d8f7      	bhi.n	80025b8 <HAL_Delay+0x28>
  {
  }
}
 80025c8:	bf00      	nop
 80025ca:	bf00      	nop
 80025cc:	3710      	adds	r7, #16
 80025ce:	46bd      	mov	sp, r7
 80025d0:	bd80      	pop	{r7, pc}
 80025d2:	bf00      	nop
 80025d4:	20000008 	.word	0x20000008

080025d8 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80025d8:	b480      	push	{r7}
 80025da:	b085      	sub	sp, #20
 80025dc:	af00      	add	r7, sp, #0
 80025de:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80025e0:	687b      	ldr	r3, [r7, #4]
 80025e2:	f003 0307 	and.w	r3, r3, #7
 80025e6:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80025e8:	4b0c      	ldr	r3, [pc, #48]	; (800261c <__NVIC_SetPriorityGrouping+0x44>)
 80025ea:	68db      	ldr	r3, [r3, #12]
 80025ec:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80025ee:	68ba      	ldr	r2, [r7, #8]
 80025f0:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 80025f4:	4013      	ands	r3, r2
 80025f6:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80025fc:	68bb      	ldr	r3, [r7, #8]
 80025fe:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8002600:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8002604:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8002608:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 800260a:	4a04      	ldr	r2, [pc, #16]	; (800261c <__NVIC_SetPriorityGrouping+0x44>)
 800260c:	68bb      	ldr	r3, [r7, #8]
 800260e:	60d3      	str	r3, [r2, #12]
}
 8002610:	bf00      	nop
 8002612:	3714      	adds	r7, #20
 8002614:	46bd      	mov	sp, r7
 8002616:	f85d 7b04 	ldr.w	r7, [sp], #4
 800261a:	4770      	bx	lr
 800261c:	e000ed00 	.word	0xe000ed00

08002620 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8002620:	b480      	push	{r7}
 8002622:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8002624:	4b04      	ldr	r3, [pc, #16]	; (8002638 <__NVIC_GetPriorityGrouping+0x18>)
 8002626:	68db      	ldr	r3, [r3, #12]
 8002628:	0a1b      	lsrs	r3, r3, #8
 800262a:	f003 0307 	and.w	r3, r3, #7
}
 800262e:	4618      	mov	r0, r3
 8002630:	46bd      	mov	sp, r7
 8002632:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002636:	4770      	bx	lr
 8002638:	e000ed00 	.word	0xe000ed00

0800263c <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 800263c:	b480      	push	{r7}
 800263e:	b083      	sub	sp, #12
 8002640:	af00      	add	r7, sp, #0
 8002642:	4603      	mov	r3, r0
 8002644:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002646:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800264a:	2b00      	cmp	r3, #0
 800264c:	db0b      	blt.n	8002666 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 800264e:	79fb      	ldrb	r3, [r7, #7]
 8002650:	f003 021f 	and.w	r2, r3, #31
 8002654:	4907      	ldr	r1, [pc, #28]	; (8002674 <__NVIC_EnableIRQ+0x38>)
 8002656:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800265a:	095b      	lsrs	r3, r3, #5
 800265c:	2001      	movs	r0, #1
 800265e:	fa00 f202 	lsl.w	r2, r0, r2
 8002662:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 8002666:	bf00      	nop
 8002668:	370c      	adds	r7, #12
 800266a:	46bd      	mov	sp, r7
 800266c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002670:	4770      	bx	lr
 8002672:	bf00      	nop
 8002674:	e000e100 	.word	0xe000e100

08002678 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8002678:	b480      	push	{r7}
 800267a:	b083      	sub	sp, #12
 800267c:	af00      	add	r7, sp, #0
 800267e:	4603      	mov	r3, r0
 8002680:	6039      	str	r1, [r7, #0]
 8002682:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8002684:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002688:	2b00      	cmp	r3, #0
 800268a:	db0a      	blt.n	80026a2 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800268c:	683b      	ldr	r3, [r7, #0]
 800268e:	b2da      	uxtb	r2, r3
 8002690:	490c      	ldr	r1, [pc, #48]	; (80026c4 <__NVIC_SetPriority+0x4c>)
 8002692:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8002696:	0112      	lsls	r2, r2, #4
 8002698:	b2d2      	uxtb	r2, r2
 800269a:	440b      	add	r3, r1
 800269c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 80026a0:	e00a      	b.n	80026b8 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80026a2:	683b      	ldr	r3, [r7, #0]
 80026a4:	b2da      	uxtb	r2, r3
 80026a6:	4908      	ldr	r1, [pc, #32]	; (80026c8 <__NVIC_SetPriority+0x50>)
 80026a8:	79fb      	ldrb	r3, [r7, #7]
 80026aa:	f003 030f 	and.w	r3, r3, #15
 80026ae:	3b04      	subs	r3, #4
 80026b0:	0112      	lsls	r2, r2, #4
 80026b2:	b2d2      	uxtb	r2, r2
 80026b4:	440b      	add	r3, r1
 80026b6:	761a      	strb	r2, [r3, #24]
}
 80026b8:	bf00      	nop
 80026ba:	370c      	adds	r7, #12
 80026bc:	46bd      	mov	sp, r7
 80026be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80026c2:	4770      	bx	lr
 80026c4:	e000e100 	.word	0xe000e100
 80026c8:	e000ed00 	.word	0xe000ed00

080026cc <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80026cc:	b480      	push	{r7}
 80026ce:	b089      	sub	sp, #36	; 0x24
 80026d0:	af00      	add	r7, sp, #0
 80026d2:	60f8      	str	r0, [r7, #12]
 80026d4:	60b9      	str	r1, [r7, #8]
 80026d6:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80026d8:	68fb      	ldr	r3, [r7, #12]
 80026da:	f003 0307 	and.w	r3, r3, #7
 80026de:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80026e0:	69fb      	ldr	r3, [r7, #28]
 80026e2:	f1c3 0307 	rsb	r3, r3, #7
 80026e6:	2b04      	cmp	r3, #4
 80026e8:	bf28      	it	cs
 80026ea:	2304      	movcs	r3, #4
 80026ec:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80026ee:	69fb      	ldr	r3, [r7, #28]
 80026f0:	3304      	adds	r3, #4
 80026f2:	2b06      	cmp	r3, #6
 80026f4:	d902      	bls.n	80026fc <NVIC_EncodePriority+0x30>
 80026f6:	69fb      	ldr	r3, [r7, #28]
 80026f8:	3b03      	subs	r3, #3
 80026fa:	e000      	b.n	80026fe <NVIC_EncodePriority+0x32>
 80026fc:	2300      	movs	r3, #0
 80026fe:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002700:	f04f 32ff 	mov.w	r2, #4294967295
 8002704:	69bb      	ldr	r3, [r7, #24]
 8002706:	fa02 f303 	lsl.w	r3, r2, r3
 800270a:	43da      	mvns	r2, r3
 800270c:	68bb      	ldr	r3, [r7, #8]
 800270e:	401a      	ands	r2, r3
 8002710:	697b      	ldr	r3, [r7, #20]
 8002712:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8002714:	f04f 31ff 	mov.w	r1, #4294967295
 8002718:	697b      	ldr	r3, [r7, #20]
 800271a:	fa01 f303 	lsl.w	r3, r1, r3
 800271e:	43d9      	mvns	r1, r3
 8002720:	687b      	ldr	r3, [r7, #4]
 8002722:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8002724:	4313      	orrs	r3, r2
         );
}
 8002726:	4618      	mov	r0, r3
 8002728:	3724      	adds	r7, #36	; 0x24
 800272a:	46bd      	mov	sp, r7
 800272c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002730:	4770      	bx	lr
	...

08002734 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8002734:	b580      	push	{r7, lr}
 8002736:	b082      	sub	sp, #8
 8002738:	af00      	add	r7, sp, #0
 800273a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 800273c:	687b      	ldr	r3, [r7, #4]
 800273e:	3b01      	subs	r3, #1
 8002740:	f1b3 7f80 	cmp.w	r3, #16777216	; 0x1000000
 8002744:	d301      	bcc.n	800274a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8002746:	2301      	movs	r3, #1
 8002748:	e00f      	b.n	800276a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 800274a:	4a0a      	ldr	r2, [pc, #40]	; (8002774 <SysTick_Config+0x40>)
 800274c:	687b      	ldr	r3, [r7, #4]
 800274e:	3b01      	subs	r3, #1
 8002750:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8002752:	210f      	movs	r1, #15
 8002754:	f04f 30ff 	mov.w	r0, #4294967295
 8002758:	f7ff ff8e 	bl	8002678 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 800275c:	4b05      	ldr	r3, [pc, #20]	; (8002774 <SysTick_Config+0x40>)
 800275e:	2200      	movs	r2, #0
 8002760:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8002762:	4b04      	ldr	r3, [pc, #16]	; (8002774 <SysTick_Config+0x40>)
 8002764:	2207      	movs	r2, #7
 8002766:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8002768:	2300      	movs	r3, #0
}
 800276a:	4618      	mov	r0, r3
 800276c:	3708      	adds	r7, #8
 800276e:	46bd      	mov	sp, r7
 8002770:	bd80      	pop	{r7, pc}
 8002772:	bf00      	nop
 8002774:	e000e010 	.word	0xe000e010

08002778 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8002778:	b580      	push	{r7, lr}
 800277a:	b082      	sub	sp, #8
 800277c:	af00      	add	r7, sp, #0
 800277e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8002780:	6878      	ldr	r0, [r7, #4]
 8002782:	f7ff ff29 	bl	80025d8 <__NVIC_SetPriorityGrouping>
}
 8002786:	bf00      	nop
 8002788:	3708      	adds	r7, #8
 800278a:	46bd      	mov	sp, r7
 800278c:	bd80      	pop	{r7, pc}

0800278e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 800278e:	b580      	push	{r7, lr}
 8002790:	b086      	sub	sp, #24
 8002792:	af00      	add	r7, sp, #0
 8002794:	4603      	mov	r3, r0
 8002796:	60b9      	str	r1, [r7, #8]
 8002798:	607a      	str	r2, [r7, #4]
 800279a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 800279c:	2300      	movs	r3, #0
 800279e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 80027a0:	f7ff ff3e 	bl	8002620 <__NVIC_GetPriorityGrouping>
 80027a4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80027a6:	687a      	ldr	r2, [r7, #4]
 80027a8:	68b9      	ldr	r1, [r7, #8]
 80027aa:	6978      	ldr	r0, [r7, #20]
 80027ac:	f7ff ff8e 	bl	80026cc <NVIC_EncodePriority>
 80027b0:	4602      	mov	r2, r0
 80027b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80027b6:	4611      	mov	r1, r2
 80027b8:	4618      	mov	r0, r3
 80027ba:	f7ff ff5d 	bl	8002678 <__NVIC_SetPriority>
}
 80027be:	bf00      	nop
 80027c0:	3718      	adds	r7, #24
 80027c2:	46bd      	mov	sp, r7
 80027c4:	bd80      	pop	{r7, pc}

080027c6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80027c6:	b580      	push	{r7, lr}
 80027c8:	b082      	sub	sp, #8
 80027ca:	af00      	add	r7, sp, #0
 80027cc:	4603      	mov	r3, r0
 80027ce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 80027d0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80027d4:	4618      	mov	r0, r3
 80027d6:	f7ff ff31 	bl	800263c <__NVIC_EnableIRQ>
}
 80027da:	bf00      	nop
 80027dc:	3708      	adds	r7, #8
 80027de:	46bd      	mov	sp, r7
 80027e0:	bd80      	pop	{r7, pc}

080027e2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 80027e2:	b580      	push	{r7, lr}
 80027e4:	b082      	sub	sp, #8
 80027e6:	af00      	add	r7, sp, #0
 80027e8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 80027ea:	6878      	ldr	r0, [r7, #4]
 80027ec:	f7ff ffa2 	bl	8002734 <SysTick_Config>
 80027f0:	4603      	mov	r3, r0
}
 80027f2:	4618      	mov	r0, r3
 80027f4:	3708      	adds	r7, #8
 80027f6:	46bd      	mov	sp, r7
 80027f8:	bd80      	pop	{r7, pc}

080027fa <HAL_DMA_Abort>:
  *        and the Stream will be effectively disabled only after the transfer of
  *        this single data is finished.  
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 80027fa:	b580      	push	{r7, lr}
 80027fc:	b084      	sub	sp, #16
 80027fe:	af00      	add	r7, sp, #0
 8002800:	6078      	str	r0, [r7, #4]
  /* calculate DMA base and stream number */
  DMA_Base_Registers *regs = (DMA_Base_Registers *)hdma->StreamBaseAddress;
 8002802:	687b      	ldr	r3, [r7, #4]
 8002804:	6d9b      	ldr	r3, [r3, #88]	; 0x58
 8002806:	60fb      	str	r3, [r7, #12]
  
  uint32_t tickstart = HAL_GetTick();
 8002808:	f7ff feb6 	bl	8002578 <HAL_GetTick>
 800280c:	60b8      	str	r0, [r7, #8]
  
  if(hdma->State != HAL_DMA_STATE_BUSY)
 800280e:	687b      	ldr	r3, [r7, #4]
 8002810:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 8002814:	b2db      	uxtb	r3, r3
 8002816:	2b02      	cmp	r3, #2
 8002818:	d008      	beq.n	800282c <HAL_DMA_Abort+0x32>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800281a:	687b      	ldr	r3, [r7, #4]
 800281c:	2280      	movs	r2, #128	; 0x80
 800281e:	655a      	str	r2, [r3, #84]	; 0x54
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8002820:	687b      	ldr	r3, [r7, #4]
 8002822:	2200      	movs	r2, #0
 8002824:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    
    return HAL_ERROR;
 8002828:	2301      	movs	r3, #1
 800282a:	e052      	b.n	80028d2 <HAL_DMA_Abort+0xd8>
  }
  else
  {
    /* Disable all the transfer interrupts */
    hdma->Instance->CR  &= ~(DMA_IT_TC | DMA_IT_TE | DMA_IT_DME);
 800282c:	687b      	ldr	r3, [r7, #4]
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	681a      	ldr	r2, [r3, #0]
 8002832:	687b      	ldr	r3, [r7, #4]
 8002834:	681b      	ldr	r3, [r3, #0]
 8002836:	f022 0216 	bic.w	r2, r2, #22
 800283a:	601a      	str	r2, [r3, #0]
    hdma->Instance->FCR &= ~(DMA_IT_FE);
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	681b      	ldr	r3, [r3, #0]
 8002840:	695a      	ldr	r2, [r3, #20]
 8002842:	687b      	ldr	r3, [r7, #4]
 8002844:	681b      	ldr	r3, [r3, #0]
 8002846:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 800284a:	615a      	str	r2, [r3, #20]
    
    if((hdma->XferHalfCpltCallback != NULL) || (hdma->XferM1HalfCpltCallback != NULL))
 800284c:	687b      	ldr	r3, [r7, #4]
 800284e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002850:	2b00      	cmp	r3, #0
 8002852:	d103      	bne.n	800285c <HAL_DMA_Abort+0x62>
 8002854:	687b      	ldr	r3, [r7, #4]
 8002856:	6c9b      	ldr	r3, [r3, #72]	; 0x48
 8002858:	2b00      	cmp	r3, #0
 800285a:	d007      	beq.n	800286c <HAL_DMA_Abort+0x72>
    {
      hdma->Instance->CR  &= ~(DMA_IT_HT);
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	681a      	ldr	r2, [r3, #0]
 8002862:	687b      	ldr	r3, [r7, #4]
 8002864:	681b      	ldr	r3, [r3, #0]
 8002866:	f022 0208 	bic.w	r2, r2, #8
 800286a:	601a      	str	r2, [r3, #0]
    }
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 800286c:	687b      	ldr	r3, [r7, #4]
 800286e:	681b      	ldr	r3, [r3, #0]
 8002870:	681a      	ldr	r2, [r3, #0]
 8002872:	687b      	ldr	r3, [r7, #4]
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	f022 0201 	bic.w	r2, r2, #1
 800287a:	601a      	str	r2, [r3, #0]
    
    /* Check if the DMA Stream is effectively disabled */
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 800287c:	e013      	b.n	80028a6 <HAL_DMA_Abort+0xac>
    {
      /* Check for the Timeout */
      if((HAL_GetTick() - tickstart ) > HAL_TIMEOUT_DMA_ABORT)
 800287e:	f7ff fe7b 	bl	8002578 <HAL_GetTick>
 8002882:	4602      	mov	r2, r0
 8002884:	68bb      	ldr	r3, [r7, #8]
 8002886:	1ad3      	subs	r3, r2, r3
 8002888:	2b05      	cmp	r3, #5
 800288a:	d90c      	bls.n	80028a6 <HAL_DMA_Abort+0xac>
      {
        /* Update error code */
        hdma->ErrorCode = HAL_DMA_ERROR_TIMEOUT;
 800288c:	687b      	ldr	r3, [r7, #4]
 800288e:	2220      	movs	r2, #32
 8002890:	655a      	str	r2, [r3, #84]	; 0x54
        
        /* Change the DMA state */
        hdma->State = HAL_DMA_STATE_TIMEOUT;
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2203      	movs	r2, #3
 8002896:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
        
        /* Process Unlocked */
        __HAL_UNLOCK(hdma);
 800289a:	687b      	ldr	r3, [r7, #4]
 800289c:	2200      	movs	r2, #0
 800289e:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
        
        return HAL_TIMEOUT;
 80028a2:	2303      	movs	r3, #3
 80028a4:	e015      	b.n	80028d2 <HAL_DMA_Abort+0xd8>
    while((hdma->Instance->CR & DMA_SxCR_EN) != RESET)
 80028a6:	687b      	ldr	r3, [r7, #4]
 80028a8:	681b      	ldr	r3, [r3, #0]
 80028aa:	681b      	ldr	r3, [r3, #0]
 80028ac:	f003 0301 	and.w	r3, r3, #1
 80028b0:	2b00      	cmp	r3, #0
 80028b2:	d1e4      	bne.n	800287e <HAL_DMA_Abort+0x84>
      }
    }
    
    /* Clear all interrupt flags at correct offset within the register */
    regs->IFCR = 0x3FU << hdma->StreamIndex;
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	6ddb      	ldr	r3, [r3, #92]	; 0x5c
 80028b8:	223f      	movs	r2, #63	; 0x3f
 80028ba:	409a      	lsls	r2, r3
 80028bc:	68fb      	ldr	r3, [r7, #12]
 80028be:	609a      	str	r2, [r3, #8]
    
    /* Change the DMA state*/
    hdma->State = HAL_DMA_STATE_READY;
 80028c0:	687b      	ldr	r3, [r7, #4]
 80028c2:	2201      	movs	r2, #1
 80028c4:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80028c8:	687b      	ldr	r3, [r7, #4]
 80028ca:	2200      	movs	r2, #0
 80028cc:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
  }
  return HAL_OK;
 80028d0:	2300      	movs	r3, #0
}
 80028d2:	4618      	mov	r0, r3
 80028d4:	3710      	adds	r7, #16
 80028d6:	46bd      	mov	sp, r7
 80028d8:	bd80      	pop	{r7, pc}

080028da <HAL_DMA_Abort_IT>:
  * @param  hdma   pointer to a DMA_HandleTypeDef structure that contains
  *                 the configuration information for the specified DMA Stream.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80028da:	b480      	push	{r7}
 80028dc:	b083      	sub	sp, #12
 80028de:	af00      	add	r7, sp, #0
 80028e0:	6078      	str	r0, [r7, #4]
  if(hdma->State != HAL_DMA_STATE_BUSY)
 80028e2:	687b      	ldr	r3, [r7, #4]
 80028e4:	f893 3035 	ldrb.w	r3, [r3, #53]	; 0x35
 80028e8:	b2db      	uxtb	r3, r3
 80028ea:	2b02      	cmp	r3, #2
 80028ec:	d004      	beq.n	80028f8 <HAL_DMA_Abort_IT+0x1e>
  {
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80028ee:	687b      	ldr	r3, [r7, #4]
 80028f0:	2280      	movs	r2, #128	; 0x80
 80028f2:	655a      	str	r2, [r3, #84]	; 0x54
    return HAL_ERROR;
 80028f4:	2301      	movs	r3, #1
 80028f6:	e00c      	b.n	8002912 <HAL_DMA_Abort_IT+0x38>
  }
  else
  {
    /* Set Abort State  */
    hdma->State = HAL_DMA_STATE_ABORT;
 80028f8:	687b      	ldr	r3, [r7, #4]
 80028fa:	2205      	movs	r2, #5
 80028fc:	f883 2035 	strb.w	r2, [r3, #53]	; 0x35
    
    /* Disable the stream */
    __HAL_DMA_DISABLE(hdma);
 8002900:	687b      	ldr	r3, [r7, #4]
 8002902:	681b      	ldr	r3, [r3, #0]
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	687b      	ldr	r3, [r7, #4]
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	f022 0201 	bic.w	r2, r2, #1
 800290e:	601a      	str	r2, [r3, #0]
  }

  return HAL_OK;
 8002910:	2300      	movs	r3, #0
}
 8002912:	4618      	mov	r0, r3
 8002914:	370c      	adds	r7, #12
 8002916:	46bd      	mov	sp, r7
 8002918:	f85d 7b04 	ldr.w	r7, [sp], #4
 800291c:	4770      	bx	lr
	...

08002920 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8002920:	b480      	push	{r7}
 8002922:	b089      	sub	sp, #36	; 0x24
 8002924:	af00      	add	r7, sp, #0
 8002926:	6078      	str	r0, [r7, #4]
 8002928:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 800292a:	2300      	movs	r3, #0
 800292c:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 800292e:	2300      	movs	r3, #0
 8002930:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8002932:	2300      	movs	r3, #0
 8002934:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002936:	2300      	movs	r3, #0
 8002938:	61fb      	str	r3, [r7, #28]
 800293a:	e16b      	b.n	8002c14 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 800293c:	2201      	movs	r2, #1
 800293e:	69fb      	ldr	r3, [r7, #28]
 8002940:	fa02 f303 	lsl.w	r3, r2, r3
 8002944:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8002946:	683b      	ldr	r3, [r7, #0]
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	697a      	ldr	r2, [r7, #20]
 800294c:	4013      	ands	r3, r2
 800294e:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8002950:	693a      	ldr	r2, [r7, #16]
 8002952:	697b      	ldr	r3, [r7, #20]
 8002954:	429a      	cmp	r2, r3
 8002956:	f040 815a 	bne.w	8002c0e <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800295a:	683b      	ldr	r3, [r7, #0]
 800295c:	685b      	ldr	r3, [r3, #4]
 800295e:	f003 0303 	and.w	r3, r3, #3
 8002962:	2b01      	cmp	r3, #1
 8002964:	d005      	beq.n	8002972 <HAL_GPIO_Init+0x52>
          (GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002966:	683b      	ldr	r3, [r7, #0]
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) || \
 800296e:	2b02      	cmp	r3, #2
 8002970:	d130      	bne.n	80029d4 <HAL_GPIO_Init+0xb4>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8002972:	687b      	ldr	r3, [r7, #4]
 8002974:	689b      	ldr	r3, [r3, #8]
 8002976:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8002978:	69fb      	ldr	r3, [r7, #28]
 800297a:	005b      	lsls	r3, r3, #1
 800297c:	2203      	movs	r2, #3
 800297e:	fa02 f303 	lsl.w	r3, r2, r3
 8002982:	43db      	mvns	r3, r3
 8002984:	69ba      	ldr	r2, [r7, #24]
 8002986:	4013      	ands	r3, r2
 8002988:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800298a:	683b      	ldr	r3, [r7, #0]
 800298c:	68da      	ldr	r2, [r3, #12]
 800298e:	69fb      	ldr	r3, [r7, #28]
 8002990:	005b      	lsls	r3, r3, #1
 8002992:	fa02 f303 	lsl.w	r3, r2, r3
 8002996:	69ba      	ldr	r2, [r7, #24]
 8002998:	4313      	orrs	r3, r2
 800299a:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 800299c:	687b      	ldr	r3, [r7, #4]
 800299e:	69ba      	ldr	r2, [r7, #24]
 80029a0:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80029a2:	687b      	ldr	r3, [r7, #4]
 80029a4:	685b      	ldr	r3, [r3, #4]
 80029a6:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 80029a8:	2201      	movs	r2, #1
 80029aa:	69fb      	ldr	r3, [r7, #28]
 80029ac:	fa02 f303 	lsl.w	r3, r2, r3
 80029b0:	43db      	mvns	r3, r3
 80029b2:	69ba      	ldr	r2, [r7, #24]
 80029b4:	4013      	ands	r3, r2
 80029b6:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80029b8:	683b      	ldr	r3, [r7, #0]
 80029ba:	685b      	ldr	r3, [r3, #4]
 80029bc:	091b      	lsrs	r3, r3, #4
 80029be:	f003 0201 	and.w	r2, r3, #1
 80029c2:	69fb      	ldr	r3, [r7, #28]
 80029c4:	fa02 f303 	lsl.w	r3, r2, r3
 80029c8:	69ba      	ldr	r2, [r7, #24]
 80029ca:	4313      	orrs	r3, r2
 80029cc:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 80029ce:	687b      	ldr	r3, [r7, #4]
 80029d0:	69ba      	ldr	r2, [r7, #24]
 80029d2:	605a      	str	r2, [r3, #4]
       }

      if((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80029d4:	683b      	ldr	r3, [r7, #0]
 80029d6:	685b      	ldr	r3, [r3, #4]
 80029d8:	f003 0303 	and.w	r3, r3, #3
 80029dc:	2b03      	cmp	r3, #3
 80029de:	d017      	beq.n	8002a10 <HAL_GPIO_Init+0xf0>
      {
        /* Check the parameters */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));
        
        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80029e0:	687b      	ldr	r3, [r7, #4]
 80029e2:	68db      	ldr	r3, [r3, #12]
 80029e4:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 80029e6:	69fb      	ldr	r3, [r7, #28]
 80029e8:	005b      	lsls	r3, r3, #1
 80029ea:	2203      	movs	r2, #3
 80029ec:	fa02 f303 	lsl.w	r3, r2, r3
 80029f0:	43db      	mvns	r3, r3
 80029f2:	69ba      	ldr	r2, [r7, #24]
 80029f4:	4013      	ands	r3, r2
 80029f6:	61bb      	str	r3, [r7, #24]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80029f8:	683b      	ldr	r3, [r7, #0]
 80029fa:	689a      	ldr	r2, [r3, #8]
 80029fc:	69fb      	ldr	r3, [r7, #28]
 80029fe:	005b      	lsls	r3, r3, #1
 8002a00:	fa02 f303 	lsl.w	r3, r2, r3
 8002a04:	69ba      	ldr	r2, [r7, #24]
 8002a06:	4313      	orrs	r3, r2
 8002a08:	61bb      	str	r3, [r7, #24]
        GPIOx->PUPDR = temp;
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	69ba      	ldr	r2, [r7, #24]
 8002a0e:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8002a10:	683b      	ldr	r3, [r7, #0]
 8002a12:	685b      	ldr	r3, [r3, #4]
 8002a14:	f003 0303 	and.w	r3, r3, #3
 8002a18:	2b02      	cmp	r3, #2
 8002a1a:	d123      	bne.n	8002a64 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8002a1c:	69fb      	ldr	r3, [r7, #28]
 8002a1e:	08da      	lsrs	r2, r3, #3
 8002a20:	687b      	ldr	r3, [r7, #4]
 8002a22:	3208      	adds	r2, #8
 8002a24:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8002a28:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8002a2a:	69fb      	ldr	r3, [r7, #28]
 8002a2c:	f003 0307 	and.w	r3, r3, #7
 8002a30:	009b      	lsls	r3, r3, #2
 8002a32:	220f      	movs	r2, #15
 8002a34:	fa02 f303 	lsl.w	r3, r2, r3
 8002a38:	43db      	mvns	r3, r3
 8002a3a:	69ba      	ldr	r2, [r7, #24]
 8002a3c:	4013      	ands	r3, r2
 8002a3e:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8002a40:	683b      	ldr	r3, [r7, #0]
 8002a42:	691a      	ldr	r2, [r3, #16]
 8002a44:	69fb      	ldr	r3, [r7, #28]
 8002a46:	f003 0307 	and.w	r3, r3, #7
 8002a4a:	009b      	lsls	r3, r3, #2
 8002a4c:	fa02 f303 	lsl.w	r3, r2, r3
 8002a50:	69ba      	ldr	r2, [r7, #24]
 8002a52:	4313      	orrs	r3, r2
 8002a54:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8002a56:	69fb      	ldr	r3, [r7, #28]
 8002a58:	08da      	lsrs	r2, r3, #3
 8002a5a:	687b      	ldr	r3, [r7, #4]
 8002a5c:	3208      	adds	r2, #8
 8002a5e:	69b9      	ldr	r1, [r7, #24]
 8002a60:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8002a64:	687b      	ldr	r3, [r7, #4]
 8002a66:	681b      	ldr	r3, [r3, #0]
 8002a68:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8002a6a:	69fb      	ldr	r3, [r7, #28]
 8002a6c:	005b      	lsls	r3, r3, #1
 8002a6e:	2203      	movs	r2, #3
 8002a70:	fa02 f303 	lsl.w	r3, r2, r3
 8002a74:	43db      	mvns	r3, r3
 8002a76:	69ba      	ldr	r2, [r7, #24]
 8002a78:	4013      	ands	r3, r2
 8002a7a:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8002a7c:	683b      	ldr	r3, [r7, #0]
 8002a7e:	685b      	ldr	r3, [r3, #4]
 8002a80:	f003 0203 	and.w	r2, r3, #3
 8002a84:	69fb      	ldr	r3, [r7, #28]
 8002a86:	005b      	lsls	r3, r3, #1
 8002a88:	fa02 f303 	lsl.w	r3, r2, r3
 8002a8c:	69ba      	ldr	r2, [r7, #24]
 8002a8e:	4313      	orrs	r3, r2
 8002a90:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8002a92:	687b      	ldr	r3, [r7, #4]
 8002a94:	69ba      	ldr	r2, [r7, #24]
 8002a96:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) != 0x00U)
 8002a98:	683b      	ldr	r3, [r7, #0]
 8002a9a:	685b      	ldr	r3, [r3, #4]
 8002a9c:	f403 3340 	and.w	r3, r3, #196608	; 0x30000
 8002aa0:	2b00      	cmp	r3, #0
 8002aa2:	f000 80b4 	beq.w	8002c0e <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8002aa6:	2300      	movs	r3, #0
 8002aa8:	60fb      	str	r3, [r7, #12]
 8002aaa:	4b60      	ldr	r3, [pc, #384]	; (8002c2c <HAL_GPIO_Init+0x30c>)
 8002aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aae:	4a5f      	ldr	r2, [pc, #380]	; (8002c2c <HAL_GPIO_Init+0x30c>)
 8002ab0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8002ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8002ab6:	4b5d      	ldr	r3, [pc, #372]	; (8002c2c <HAL_GPIO_Init+0x30c>)
 8002ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8002aba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8002abe:	60fb      	str	r3, [r7, #12]
 8002ac0:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8002ac2:	4a5b      	ldr	r2, [pc, #364]	; (8002c30 <HAL_GPIO_Init+0x310>)
 8002ac4:	69fb      	ldr	r3, [r7, #28]
 8002ac6:	089b      	lsrs	r3, r3, #2
 8002ac8:	3302      	adds	r3, #2
 8002aca:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8002ace:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8002ad0:	69fb      	ldr	r3, [r7, #28]
 8002ad2:	f003 0303 	and.w	r3, r3, #3
 8002ad6:	009b      	lsls	r3, r3, #2
 8002ad8:	220f      	movs	r2, #15
 8002ada:	fa02 f303 	lsl.w	r3, r2, r3
 8002ade:	43db      	mvns	r3, r3
 8002ae0:	69ba      	ldr	r2, [r7, #24]
 8002ae2:	4013      	ands	r3, r2
 8002ae4:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 8002ae6:	687b      	ldr	r3, [r7, #4]
 8002ae8:	4a52      	ldr	r2, [pc, #328]	; (8002c34 <HAL_GPIO_Init+0x314>)
 8002aea:	4293      	cmp	r3, r2
 8002aec:	d02b      	beq.n	8002b46 <HAL_GPIO_Init+0x226>
 8002aee:	687b      	ldr	r3, [r7, #4]
 8002af0:	4a51      	ldr	r2, [pc, #324]	; (8002c38 <HAL_GPIO_Init+0x318>)
 8002af2:	4293      	cmp	r3, r2
 8002af4:	d025      	beq.n	8002b42 <HAL_GPIO_Init+0x222>
 8002af6:	687b      	ldr	r3, [r7, #4]
 8002af8:	4a50      	ldr	r2, [pc, #320]	; (8002c3c <HAL_GPIO_Init+0x31c>)
 8002afa:	4293      	cmp	r3, r2
 8002afc:	d01f      	beq.n	8002b3e <HAL_GPIO_Init+0x21e>
 8002afe:	687b      	ldr	r3, [r7, #4]
 8002b00:	4a4f      	ldr	r2, [pc, #316]	; (8002c40 <HAL_GPIO_Init+0x320>)
 8002b02:	4293      	cmp	r3, r2
 8002b04:	d019      	beq.n	8002b3a <HAL_GPIO_Init+0x21a>
 8002b06:	687b      	ldr	r3, [r7, #4]
 8002b08:	4a4e      	ldr	r2, [pc, #312]	; (8002c44 <HAL_GPIO_Init+0x324>)
 8002b0a:	4293      	cmp	r3, r2
 8002b0c:	d013      	beq.n	8002b36 <HAL_GPIO_Init+0x216>
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4a4d      	ldr	r2, [pc, #308]	; (8002c48 <HAL_GPIO_Init+0x328>)
 8002b12:	4293      	cmp	r3, r2
 8002b14:	d00d      	beq.n	8002b32 <HAL_GPIO_Init+0x212>
 8002b16:	687b      	ldr	r3, [r7, #4]
 8002b18:	4a4c      	ldr	r2, [pc, #304]	; (8002c4c <HAL_GPIO_Init+0x32c>)
 8002b1a:	4293      	cmp	r3, r2
 8002b1c:	d007      	beq.n	8002b2e <HAL_GPIO_Init+0x20e>
 8002b1e:	687b      	ldr	r3, [r7, #4]
 8002b20:	4a4b      	ldr	r2, [pc, #300]	; (8002c50 <HAL_GPIO_Init+0x330>)
 8002b22:	4293      	cmp	r3, r2
 8002b24:	d101      	bne.n	8002b2a <HAL_GPIO_Init+0x20a>
 8002b26:	2307      	movs	r3, #7
 8002b28:	e00e      	b.n	8002b48 <HAL_GPIO_Init+0x228>
 8002b2a:	2308      	movs	r3, #8
 8002b2c:	e00c      	b.n	8002b48 <HAL_GPIO_Init+0x228>
 8002b2e:	2306      	movs	r3, #6
 8002b30:	e00a      	b.n	8002b48 <HAL_GPIO_Init+0x228>
 8002b32:	2305      	movs	r3, #5
 8002b34:	e008      	b.n	8002b48 <HAL_GPIO_Init+0x228>
 8002b36:	2304      	movs	r3, #4
 8002b38:	e006      	b.n	8002b48 <HAL_GPIO_Init+0x228>
 8002b3a:	2303      	movs	r3, #3
 8002b3c:	e004      	b.n	8002b48 <HAL_GPIO_Init+0x228>
 8002b3e:	2302      	movs	r3, #2
 8002b40:	e002      	b.n	8002b48 <HAL_GPIO_Init+0x228>
 8002b42:	2301      	movs	r3, #1
 8002b44:	e000      	b.n	8002b48 <HAL_GPIO_Init+0x228>
 8002b46:	2300      	movs	r3, #0
 8002b48:	69fa      	ldr	r2, [r7, #28]
 8002b4a:	f002 0203 	and.w	r2, r2, #3
 8002b4e:	0092      	lsls	r2, r2, #2
 8002b50:	4093      	lsls	r3, r2
 8002b52:	69ba      	ldr	r2, [r7, #24]
 8002b54:	4313      	orrs	r3, r2
 8002b56:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8002b58:	4935      	ldr	r1, [pc, #212]	; (8002c30 <HAL_GPIO_Init+0x310>)
 8002b5a:	69fb      	ldr	r3, [r7, #28]
 8002b5c:	089b      	lsrs	r3, r3, #2
 8002b5e:	3302      	adds	r3, #2
 8002b60:	69ba      	ldr	r2, [r7, #24]
 8002b62:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 8002b66:	4b3b      	ldr	r3, [pc, #236]	; (8002c54 <HAL_GPIO_Init+0x334>)
 8002b68:	689b      	ldr	r3, [r3, #8]
 8002b6a:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b6c:	693b      	ldr	r3, [r7, #16]
 8002b6e:	43db      	mvns	r3, r3
 8002b70:	69ba      	ldr	r2, [r7, #24]
 8002b72:	4013      	ands	r3, r2
 8002b74:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8002b76:	683b      	ldr	r3, [r7, #0]
 8002b78:	685b      	ldr	r3, [r3, #4]
 8002b7a:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8002b7e:	2b00      	cmp	r3, #0
 8002b80:	d003      	beq.n	8002b8a <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8002b82:	69ba      	ldr	r2, [r7, #24]
 8002b84:	693b      	ldr	r3, [r7, #16]
 8002b86:	4313      	orrs	r3, r2
 8002b88:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8002b8a:	4a32      	ldr	r2, [pc, #200]	; (8002c54 <HAL_GPIO_Init+0x334>)
 8002b8c:	69bb      	ldr	r3, [r7, #24]
 8002b8e:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8002b90:	4b30      	ldr	r3, [pc, #192]	; (8002c54 <HAL_GPIO_Init+0x334>)
 8002b92:	68db      	ldr	r3, [r3, #12]
 8002b94:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002b96:	693b      	ldr	r3, [r7, #16]
 8002b98:	43db      	mvns	r3, r3
 8002b9a:	69ba      	ldr	r2, [r7, #24]
 8002b9c:	4013      	ands	r3, r2
 8002b9e:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8002ba0:	683b      	ldr	r3, [r7, #0]
 8002ba2:	685b      	ldr	r3, [r3, #4]
 8002ba4:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d003      	beq.n	8002bb4 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8002bac:	69ba      	ldr	r2, [r7, #24]
 8002bae:	693b      	ldr	r3, [r7, #16]
 8002bb0:	4313      	orrs	r3, r2
 8002bb2:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 8002bb4:	4a27      	ldr	r2, [pc, #156]	; (8002c54 <HAL_GPIO_Init+0x334>)
 8002bb6:	69bb      	ldr	r3, [r7, #24]
 8002bb8:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR;
 8002bba:	4b26      	ldr	r3, [pc, #152]	; (8002c54 <HAL_GPIO_Init+0x334>)
 8002bbc:	685b      	ldr	r3, [r3, #4]
 8002bbe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bc0:	693b      	ldr	r3, [r7, #16]
 8002bc2:	43db      	mvns	r3, r3
 8002bc4:	69ba      	ldr	r2, [r7, #24]
 8002bc6:	4013      	ands	r3, r2
 8002bc8:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8002bca:	683b      	ldr	r3, [r7, #0]
 8002bcc:	685b      	ldr	r3, [r3, #4]
 8002bce:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002bd2:	2b00      	cmp	r3, #0
 8002bd4:	d003      	beq.n	8002bde <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 8002bd6:	69ba      	ldr	r2, [r7, #24]
 8002bd8:	693b      	ldr	r3, [r7, #16]
 8002bda:	4313      	orrs	r3, r2
 8002bdc:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8002bde:	4a1d      	ldr	r2, [pc, #116]	; (8002c54 <HAL_GPIO_Init+0x334>)
 8002be0:	69bb      	ldr	r3, [r7, #24]
 8002be2:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 8002be4:	4b1b      	ldr	r3, [pc, #108]	; (8002c54 <HAL_GPIO_Init+0x334>)
 8002be6:	681b      	ldr	r3, [r3, #0]
 8002be8:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8002bea:	693b      	ldr	r3, [r7, #16]
 8002bec:	43db      	mvns	r3, r3
 8002bee:	69ba      	ldr	r2, [r7, #24]
 8002bf0:	4013      	ands	r3, r2
 8002bf2:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8002bf4:	683b      	ldr	r3, [r7, #0]
 8002bf6:	685b      	ldr	r3, [r3, #4]
 8002bf8:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8002bfc:	2b00      	cmp	r3, #0
 8002bfe:	d003      	beq.n	8002c08 <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8002c00:	69ba      	ldr	r2, [r7, #24]
 8002c02:	693b      	ldr	r3, [r7, #16]
 8002c04:	4313      	orrs	r3, r2
 8002c06:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 8002c08:	4a12      	ldr	r2, [pc, #72]	; (8002c54 <HAL_GPIO_Init+0x334>)
 8002c0a:	69bb      	ldr	r3, [r7, #24]
 8002c0c:	6013      	str	r3, [r2, #0]
  for(position = 0U; position < GPIO_NUMBER; position++)
 8002c0e:	69fb      	ldr	r3, [r7, #28]
 8002c10:	3301      	adds	r3, #1
 8002c12:	61fb      	str	r3, [r7, #28]
 8002c14:	69fb      	ldr	r3, [r7, #28]
 8002c16:	2b0f      	cmp	r3, #15
 8002c18:	f67f ae90 	bls.w	800293c <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 8002c1c:	bf00      	nop
 8002c1e:	bf00      	nop
 8002c20:	3724      	adds	r7, #36	; 0x24
 8002c22:	46bd      	mov	sp, r7
 8002c24:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c28:	4770      	bx	lr
 8002c2a:	bf00      	nop
 8002c2c:	40023800 	.word	0x40023800
 8002c30:	40013800 	.word	0x40013800
 8002c34:	40020000 	.word	0x40020000
 8002c38:	40020400 	.word	0x40020400
 8002c3c:	40020800 	.word	0x40020800
 8002c40:	40020c00 	.word	0x40020c00
 8002c44:	40021000 	.word	0x40021000
 8002c48:	40021400 	.word	0x40021400
 8002c4c:	40021800 	.word	0x40021800
 8002c50:	40021c00 	.word	0x40021c00
 8002c54:	40013c00 	.word	0x40013c00

08002c58 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002c58:	b480      	push	{r7}
 8002c5a:	b083      	sub	sp, #12
 8002c5c:	af00      	add	r7, sp, #0
 8002c5e:	6078      	str	r0, [r7, #4]
 8002c60:	460b      	mov	r3, r1
 8002c62:	807b      	strh	r3, [r7, #2]
 8002c64:	4613      	mov	r3, r2
 8002c66:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 8002c68:	787b      	ldrb	r3, [r7, #1]
 8002c6a:	2b00      	cmp	r3, #0
 8002c6c:	d003      	beq.n	8002c76 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002c6e:	887a      	ldrh	r2, [r7, #2]
 8002c70:	687b      	ldr	r3, [r7, #4]
 8002c72:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8002c74:	e003      	b.n	8002c7e <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 8002c76:	887b      	ldrh	r3, [r7, #2]
 8002c78:	041a      	lsls	r2, r3, #16
 8002c7a:	687b      	ldr	r3, [r7, #4]
 8002c7c:	619a      	str	r2, [r3, #24]
}
 8002c7e:	bf00      	nop
 8002c80:	370c      	adds	r7, #12
 8002c82:	46bd      	mov	sp, r7
 8002c84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c88:	4770      	bx	lr

08002c8a <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 8002c8a:	b480      	push	{r7}
 8002c8c:	b085      	sub	sp, #20
 8002c8e:	af00      	add	r7, sp, #0
 8002c90:	6078      	str	r0, [r7, #4]
 8002c92:	460b      	mov	r3, r1
 8002c94:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8002c96:	687b      	ldr	r3, [r7, #4]
 8002c98:	695b      	ldr	r3, [r3, #20]
 8002c9a:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002c9c:	887a      	ldrh	r2, [r7, #2]
 8002c9e:	68fb      	ldr	r3, [r7, #12]
 8002ca0:	4013      	ands	r3, r2
 8002ca2:	041a      	lsls	r2, r3, #16
 8002ca4:	68fb      	ldr	r3, [r7, #12]
 8002ca6:	43d9      	mvns	r1, r3
 8002ca8:	887b      	ldrh	r3, [r7, #2]
 8002caa:	400b      	ands	r3, r1
 8002cac:	431a      	orrs	r2, r3
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	619a      	str	r2, [r3, #24]
}
 8002cb2:	bf00      	nop
 8002cb4:	3714      	adds	r7, #20
 8002cb6:	46bd      	mov	sp, r7
 8002cb8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002cbc:	4770      	bx	lr
	...

08002cc0 <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002cc0:	b580      	push	{r7, lr}
 8002cc2:	b086      	sub	sp, #24
 8002cc4:	af00      	add	r7, sp, #0
 8002cc6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8002cc8:	687b      	ldr	r3, [r7, #4]
 8002cca:	2b00      	cmp	r3, #0
 8002ccc:	d101      	bne.n	8002cd2 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002cce:	2301      	movs	r3, #1
 8002cd0:	e267      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002cd2:	687b      	ldr	r3, [r7, #4]
 8002cd4:	681b      	ldr	r3, [r3, #0]
 8002cd6:	f003 0301 	and.w	r3, r3, #1
 8002cda:	2b00      	cmp	r3, #0
 8002cdc:	d075      	beq.n	8002dca <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cde:	4b88      	ldr	r3, [pc, #544]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002ce0:	689b      	ldr	r3, [r3, #8]
 8002ce2:	f003 030c 	and.w	r3, r3, #12
 8002ce6:	2b04      	cmp	r3, #4
 8002ce8:	d00c      	beq.n	8002d04 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cea:	4b85      	ldr	r3, [pc, #532]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002cec:	689b      	ldr	r3, [r3, #8]
 8002cee:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 8002cf2:	2b08      	cmp	r3, #8
 8002cf4:	d112      	bne.n	8002d1c <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 8002cf6:	4b82      	ldr	r3, [pc, #520]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002cf8:	685b      	ldr	r3, [r3, #4]
 8002cfa:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002cfe:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 8002d02:	d10b      	bne.n	8002d1c <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002d04:	4b7e      	ldr	r3, [pc, #504]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d06:	681b      	ldr	r3, [r3, #0]
 8002d08:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d0c:	2b00      	cmp	r3, #0
 8002d0e:	d05b      	beq.n	8002dc8 <HAL_RCC_OscConfig+0x108>
 8002d10:	687b      	ldr	r3, [r7, #4]
 8002d12:	685b      	ldr	r3, [r3, #4]
 8002d14:	2b00      	cmp	r3, #0
 8002d16:	d157      	bne.n	8002dc8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8002d18:	2301      	movs	r3, #1
 8002d1a:	e242      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 8002d1c:	687b      	ldr	r3, [r7, #4]
 8002d1e:	685b      	ldr	r3, [r3, #4]
 8002d20:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 8002d24:	d106      	bne.n	8002d34 <HAL_RCC_OscConfig+0x74>
 8002d26:	4b76      	ldr	r3, [pc, #472]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d28:	681b      	ldr	r3, [r3, #0]
 8002d2a:	4a75      	ldr	r2, [pc, #468]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d2c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d30:	6013      	str	r3, [r2, #0]
 8002d32:	e01d      	b.n	8002d70 <HAL_RCC_OscConfig+0xb0>
 8002d34:	687b      	ldr	r3, [r7, #4]
 8002d36:	685b      	ldr	r3, [r3, #4]
 8002d38:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8002d3c:	d10c      	bne.n	8002d58 <HAL_RCC_OscConfig+0x98>
 8002d3e:	4b70      	ldr	r3, [pc, #448]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d40:	681b      	ldr	r3, [r3, #0]
 8002d42:	4a6f      	ldr	r2, [pc, #444]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d44:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8002d48:	6013      	str	r3, [r2, #0]
 8002d4a:	4b6d      	ldr	r3, [pc, #436]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	4a6c      	ldr	r2, [pc, #432]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d50:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8002d54:	6013      	str	r3, [r2, #0]
 8002d56:	e00b      	b.n	8002d70 <HAL_RCC_OscConfig+0xb0>
 8002d58:	4b69      	ldr	r3, [pc, #420]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d5a:	681b      	ldr	r3, [r3, #0]
 8002d5c:	4a68      	ldr	r2, [pc, #416]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d5e:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 8002d62:	6013      	str	r3, [r2, #0]
 8002d64:	4b66      	ldr	r3, [pc, #408]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d66:	681b      	ldr	r3, [r3, #0]
 8002d68:	4a65      	ldr	r2, [pc, #404]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d6a:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 8002d6e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 8002d70:	687b      	ldr	r3, [r7, #4]
 8002d72:	685b      	ldr	r3, [r3, #4]
 8002d74:	2b00      	cmp	r3, #0
 8002d76:	d013      	beq.n	8002da0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002d78:	f7ff fbfe 	bl	8002578 <HAL_GetTick>
 8002d7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d7e:	e008      	b.n	8002d92 <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002d80:	f7ff fbfa 	bl	8002578 <HAL_GetTick>
 8002d84:	4602      	mov	r2, r0
 8002d86:	693b      	ldr	r3, [r7, #16]
 8002d88:	1ad3      	subs	r3, r2, r3
 8002d8a:	2b64      	cmp	r3, #100	; 0x64
 8002d8c:	d901      	bls.n	8002d92 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 8002d8e:	2303      	movs	r3, #3
 8002d90:	e207      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002d92:	4b5b      	ldr	r3, [pc, #364]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002d94:	681b      	ldr	r3, [r3, #0]
 8002d96:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002d9a:	2b00      	cmp	r3, #0
 8002d9c:	d0f0      	beq.n	8002d80 <HAL_RCC_OscConfig+0xc0>
 8002d9e:	e014      	b.n	8002dca <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002da0:	f7ff fbea 	bl	8002578 <HAL_GetTick>
 8002da4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002da6:	e008      	b.n	8002dba <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8002da8:	f7ff fbe6 	bl	8002578 <HAL_GetTick>
 8002dac:	4602      	mov	r2, r0
 8002dae:	693b      	ldr	r3, [r7, #16]
 8002db0:	1ad3      	subs	r3, r2, r3
 8002db2:	2b64      	cmp	r3, #100	; 0x64
 8002db4:	d901      	bls.n	8002dba <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8002db6:	2303      	movs	r3, #3
 8002db8:	e1f3      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8002dba:	4b51      	ldr	r3, [pc, #324]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002dbc:	681b      	ldr	r3, [r3, #0]
 8002dbe:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8002dc2:	2b00      	cmp	r3, #0
 8002dc4:	d1f0      	bne.n	8002da8 <HAL_RCC_OscConfig+0xe8>
 8002dc6:	e000      	b.n	8002dca <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8002dc8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8002dca:	687b      	ldr	r3, [r7, #4]
 8002dcc:	681b      	ldr	r3, [r3, #0]
 8002dce:	f003 0302 	and.w	r3, r3, #2
 8002dd2:	2b00      	cmp	r3, #0
 8002dd4:	d063      	beq.n	8002e9e <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dd6:	4b4a      	ldr	r3, [pc, #296]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002dd8:	689b      	ldr	r3, [r3, #8]
 8002dda:	f003 030c 	and.w	r3, r3, #12
 8002dde:	2b00      	cmp	r3, #0
 8002de0:	d00b      	beq.n	8002dfa <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002de2:	4b47      	ldr	r3, [pc, #284]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002de4:	689b      	ldr	r3, [r3, #8]
 8002de6:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 8002dea:	2b08      	cmp	r3, #8
 8002dec:	d11c      	bne.n	8002e28 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 8002dee:	4b44      	ldr	r3, [pc, #272]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002df0:	685b      	ldr	r3, [r3, #4]
 8002df2:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 8002df6:	2b00      	cmp	r3, #0
 8002df8:	d116      	bne.n	8002e28 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002dfa:	4b41      	ldr	r3, [pc, #260]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002dfc:	681b      	ldr	r3, [r3, #0]
 8002dfe:	f003 0302 	and.w	r3, r3, #2
 8002e02:	2b00      	cmp	r3, #0
 8002e04:	d005      	beq.n	8002e12 <HAL_RCC_OscConfig+0x152>
 8002e06:	687b      	ldr	r3, [r7, #4]
 8002e08:	68db      	ldr	r3, [r3, #12]
 8002e0a:	2b01      	cmp	r3, #1
 8002e0c:	d001      	beq.n	8002e12 <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 8002e0e:	2301      	movs	r3, #1
 8002e10:	e1c7      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e12:	4b3b      	ldr	r3, [pc, #236]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002e14:	681b      	ldr	r3, [r3, #0]
 8002e16:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e1a:	687b      	ldr	r3, [r7, #4]
 8002e1c:	691b      	ldr	r3, [r3, #16]
 8002e1e:	00db      	lsls	r3, r3, #3
 8002e20:	4937      	ldr	r1, [pc, #220]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002e22:	4313      	orrs	r3, r2
 8002e24:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 8002e26:	e03a      	b.n	8002e9e <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 8002e28:	687b      	ldr	r3, [r7, #4]
 8002e2a:	68db      	ldr	r3, [r3, #12]
 8002e2c:	2b00      	cmp	r3, #0
 8002e2e:	d020      	beq.n	8002e72 <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002e30:	4b34      	ldr	r3, [pc, #208]	; (8002f04 <HAL_RCC_OscConfig+0x244>)
 8002e32:	2201      	movs	r2, #1
 8002e34:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e36:	f7ff fb9f 	bl	8002578 <HAL_GetTick>
 8002e3a:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e3c:	e008      	b.n	8002e50 <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e3e:	f7ff fb9b 	bl	8002578 <HAL_GetTick>
 8002e42:	4602      	mov	r2, r0
 8002e44:	693b      	ldr	r3, [r7, #16]
 8002e46:	1ad3      	subs	r3, r2, r3
 8002e48:	2b02      	cmp	r3, #2
 8002e4a:	d901      	bls.n	8002e50 <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8002e4c:	2303      	movs	r3, #3
 8002e4e:	e1a8      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002e50:	4b2b      	ldr	r3, [pc, #172]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002e52:	681b      	ldr	r3, [r3, #0]
 8002e54:	f003 0302 	and.w	r3, r3, #2
 8002e58:	2b00      	cmp	r3, #0
 8002e5a:	d0f0      	beq.n	8002e3e <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002e5c:	4b28      	ldr	r3, [pc, #160]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002e5e:	681b      	ldr	r3, [r3, #0]
 8002e60:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8002e64:	687b      	ldr	r3, [r7, #4]
 8002e66:	691b      	ldr	r3, [r3, #16]
 8002e68:	00db      	lsls	r3, r3, #3
 8002e6a:	4925      	ldr	r1, [pc, #148]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002e6c:	4313      	orrs	r3, r2
 8002e6e:	600b      	str	r3, [r1, #0]
 8002e70:	e015      	b.n	8002e9e <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 8002e72:	4b24      	ldr	r3, [pc, #144]	; (8002f04 <HAL_RCC_OscConfig+0x244>)
 8002e74:	2200      	movs	r2, #0
 8002e76:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8002e78:	f7ff fb7e 	bl	8002578 <HAL_GetTick>
 8002e7c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e7e:	e008      	b.n	8002e92 <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 8002e80:	f7ff fb7a 	bl	8002578 <HAL_GetTick>
 8002e84:	4602      	mov	r2, r0
 8002e86:	693b      	ldr	r3, [r7, #16]
 8002e88:	1ad3      	subs	r3, r2, r3
 8002e8a:	2b02      	cmp	r3, #2
 8002e8c:	d901      	bls.n	8002e92 <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 8002e8e:	2303      	movs	r3, #3
 8002e90:	e187      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002e92:	4b1b      	ldr	r3, [pc, #108]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002e94:	681b      	ldr	r3, [r3, #0]
 8002e96:	f003 0302 	and.w	r3, r3, #2
 8002e9a:	2b00      	cmp	r3, #0
 8002e9c:	d1f0      	bne.n	8002e80 <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002e9e:	687b      	ldr	r3, [r7, #4]
 8002ea0:	681b      	ldr	r3, [r3, #0]
 8002ea2:	f003 0308 	and.w	r3, r3, #8
 8002ea6:	2b00      	cmp	r3, #0
 8002ea8:	d036      	beq.n	8002f18 <HAL_RCC_OscConfig+0x258>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	695b      	ldr	r3, [r3, #20]
 8002eae:	2b00      	cmp	r3, #0
 8002eb0:	d016      	beq.n	8002ee0 <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8002eb2:	4b15      	ldr	r3, [pc, #84]	; (8002f08 <HAL_RCC_OscConfig+0x248>)
 8002eb4:	2201      	movs	r2, #1
 8002eb6:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002eb8:	f7ff fb5e 	bl	8002578 <HAL_GetTick>
 8002ebc:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ebe:	e008      	b.n	8002ed2 <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002ec0:	f7ff fb5a 	bl	8002578 <HAL_GetTick>
 8002ec4:	4602      	mov	r2, r0
 8002ec6:	693b      	ldr	r3, [r7, #16]
 8002ec8:	1ad3      	subs	r3, r2, r3
 8002eca:	2b02      	cmp	r3, #2
 8002ecc:	d901      	bls.n	8002ed2 <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 8002ece:	2303      	movs	r3, #3
 8002ed0:	e167      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 8002ed2:	4b0b      	ldr	r3, [pc, #44]	; (8002f00 <HAL_RCC_OscConfig+0x240>)
 8002ed4:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002ed6:	f003 0302 	and.w	r3, r3, #2
 8002eda:	2b00      	cmp	r3, #0
 8002edc:	d0f0      	beq.n	8002ec0 <HAL_RCC_OscConfig+0x200>
 8002ede:	e01b      	b.n	8002f18 <HAL_RCC_OscConfig+0x258>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8002ee0:	4b09      	ldr	r3, [pc, #36]	; (8002f08 <HAL_RCC_OscConfig+0x248>)
 8002ee2:	2200      	movs	r2, #0
 8002ee4:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002ee6:	f7ff fb47 	bl	8002578 <HAL_GetTick>
 8002eea:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002eec:	e00e      	b.n	8002f0c <HAL_RCC_OscConfig+0x24c>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 8002eee:	f7ff fb43 	bl	8002578 <HAL_GetTick>
 8002ef2:	4602      	mov	r2, r0
 8002ef4:	693b      	ldr	r3, [r7, #16]
 8002ef6:	1ad3      	subs	r3, r2, r3
 8002ef8:	2b02      	cmp	r3, #2
 8002efa:	d907      	bls.n	8002f0c <HAL_RCC_OscConfig+0x24c>
        {
          return HAL_TIMEOUT;
 8002efc:	2303      	movs	r3, #3
 8002efe:	e150      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
 8002f00:	40023800 	.word	0x40023800
 8002f04:	42470000 	.word	0x42470000
 8002f08:	42470e80 	.word	0x42470e80
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 8002f0c:	4b88      	ldr	r3, [pc, #544]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002f0e:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 8002f10:	f003 0302 	and.w	r3, r3, #2
 8002f14:	2b00      	cmp	r3, #0
 8002f16:	d1ea      	bne.n	8002eee <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002f18:	687b      	ldr	r3, [r7, #4]
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	f003 0304 	and.w	r3, r3, #4
 8002f20:	2b00      	cmp	r3, #0
 8002f22:	f000 8097 	beq.w	8003054 <HAL_RCC_OscConfig+0x394>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002f26:	2300      	movs	r3, #0
 8002f28:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8002f2a:	4b81      	ldr	r3, [pc, #516]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002f2c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f2e:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f32:	2b00      	cmp	r3, #0
 8002f34:	d10f      	bne.n	8002f56 <HAL_RCC_OscConfig+0x296>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002f36:	2300      	movs	r3, #0
 8002f38:	60bb      	str	r3, [r7, #8]
 8002f3a:	4b7d      	ldr	r3, [pc, #500]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002f3c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f3e:	4a7c      	ldr	r2, [pc, #496]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002f40:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8002f44:	6413      	str	r3, [r2, #64]	; 0x40
 8002f46:	4b7a      	ldr	r3, [pc, #488]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002f48:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8002f4a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8002f4e:	60bb      	str	r3, [r7, #8]
 8002f50:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8002f52:	2301      	movs	r3, #1
 8002f54:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f56:	4b77      	ldr	r3, [pc, #476]	; (8003134 <HAL_RCC_OscConfig+0x474>)
 8002f58:	681b      	ldr	r3, [r3, #0]
 8002f5a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d118      	bne.n	8002f94 <HAL_RCC_OscConfig+0x2d4>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8002f62:	4b74      	ldr	r3, [pc, #464]	; (8003134 <HAL_RCC_OscConfig+0x474>)
 8002f64:	681b      	ldr	r3, [r3, #0]
 8002f66:	4a73      	ldr	r2, [pc, #460]	; (8003134 <HAL_RCC_OscConfig+0x474>)
 8002f68:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8002f6c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8002f6e:	f7ff fb03 	bl	8002578 <HAL_GetTick>
 8002f72:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f74:	e008      	b.n	8002f88 <HAL_RCC_OscConfig+0x2c8>
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002f76:	f7ff faff 	bl	8002578 <HAL_GetTick>
 8002f7a:	4602      	mov	r2, r0
 8002f7c:	693b      	ldr	r3, [r7, #16]
 8002f7e:	1ad3      	subs	r3, r2, r3
 8002f80:	2b02      	cmp	r3, #2
 8002f82:	d901      	bls.n	8002f88 <HAL_RCC_OscConfig+0x2c8>
        {
          return HAL_TIMEOUT;
 8002f84:	2303      	movs	r3, #3
 8002f86:	e10c      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002f88:	4b6a      	ldr	r3, [pc, #424]	; (8003134 <HAL_RCC_OscConfig+0x474>)
 8002f8a:	681b      	ldr	r3, [r3, #0]
 8002f8c:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8002f90:	2b00      	cmp	r3, #0
 8002f92:	d0f0      	beq.n	8002f76 <HAL_RCC_OscConfig+0x2b6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002f94:	687b      	ldr	r3, [r7, #4]
 8002f96:	689b      	ldr	r3, [r3, #8]
 8002f98:	2b01      	cmp	r3, #1
 8002f9a:	d106      	bne.n	8002faa <HAL_RCC_OscConfig+0x2ea>
 8002f9c:	4b64      	ldr	r3, [pc, #400]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002f9e:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fa0:	4a63      	ldr	r2, [pc, #396]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fa2:	f043 0301 	orr.w	r3, r3, #1
 8002fa6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fa8:	e01c      	b.n	8002fe4 <HAL_RCC_OscConfig+0x324>
 8002faa:	687b      	ldr	r3, [r7, #4]
 8002fac:	689b      	ldr	r3, [r3, #8]
 8002fae:	2b05      	cmp	r3, #5
 8002fb0:	d10c      	bne.n	8002fcc <HAL_RCC_OscConfig+0x30c>
 8002fb2:	4b5f      	ldr	r3, [pc, #380]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fb4:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fb6:	4a5e      	ldr	r2, [pc, #376]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fb8:	f043 0304 	orr.w	r3, r3, #4
 8002fbc:	6713      	str	r3, [r2, #112]	; 0x70
 8002fbe:	4b5c      	ldr	r3, [pc, #368]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fc0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fc2:	4a5b      	ldr	r2, [pc, #364]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fc4:	f043 0301 	orr.w	r3, r3, #1
 8002fc8:	6713      	str	r3, [r2, #112]	; 0x70
 8002fca:	e00b      	b.n	8002fe4 <HAL_RCC_OscConfig+0x324>
 8002fcc:	4b58      	ldr	r3, [pc, #352]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fce:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fd0:	4a57      	ldr	r2, [pc, #348]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fd2:	f023 0301 	bic.w	r3, r3, #1
 8002fd6:	6713      	str	r3, [r2, #112]	; 0x70
 8002fd8:	4b55      	ldr	r3, [pc, #340]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fda:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8002fdc:	4a54      	ldr	r2, [pc, #336]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8002fde:	f023 0304 	bic.w	r3, r3, #4
 8002fe2:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 8002fe4:	687b      	ldr	r3, [r7, #4]
 8002fe6:	689b      	ldr	r3, [r3, #8]
 8002fe8:	2b00      	cmp	r3, #0
 8002fea:	d015      	beq.n	8003018 <HAL_RCC_OscConfig+0x358>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8002fec:	f7ff fac4 	bl	8002578 <HAL_GetTick>
 8002ff0:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002ff2:	e00a      	b.n	800300a <HAL_RCC_OscConfig+0x34a>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8002ff4:	f7ff fac0 	bl	8002578 <HAL_GetTick>
 8002ff8:	4602      	mov	r2, r0
 8002ffa:	693b      	ldr	r3, [r7, #16]
 8002ffc:	1ad3      	subs	r3, r2, r3
 8002ffe:	f241 3288 	movw	r2, #5000	; 0x1388
 8003002:	4293      	cmp	r3, r2
 8003004:	d901      	bls.n	800300a <HAL_RCC_OscConfig+0x34a>
        {
          return HAL_TIMEOUT;
 8003006:	2303      	movs	r3, #3
 8003008:	e0cb      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 800300a:	4b49      	ldr	r3, [pc, #292]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 800300c:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800300e:	f003 0302 	and.w	r3, r3, #2
 8003012:	2b00      	cmp	r3, #0
 8003014:	d0ee      	beq.n	8002ff4 <HAL_RCC_OscConfig+0x334>
 8003016:	e014      	b.n	8003042 <HAL_RCC_OscConfig+0x382>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8003018:	f7ff faae 	bl	8002578 <HAL_GetTick>
 800301c:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800301e:	e00a      	b.n	8003036 <HAL_RCC_OscConfig+0x376>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 8003020:	f7ff faaa 	bl	8002578 <HAL_GetTick>
 8003024:	4602      	mov	r2, r0
 8003026:	693b      	ldr	r3, [r7, #16]
 8003028:	1ad3      	subs	r3, r2, r3
 800302a:	f241 3288 	movw	r2, #5000	; 0x1388
 800302e:	4293      	cmp	r3, r2
 8003030:	d901      	bls.n	8003036 <HAL_RCC_OscConfig+0x376>
        {
          return HAL_TIMEOUT;
 8003032:	2303      	movs	r3, #3
 8003034:	e0b5      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8003036:	4b3e      	ldr	r3, [pc, #248]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8003038:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800303a:	f003 0302 	and.w	r3, r3, #2
 800303e:	2b00      	cmp	r3, #0
 8003040:	d1ee      	bne.n	8003020 <HAL_RCC_OscConfig+0x360>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8003042:	7dfb      	ldrb	r3, [r7, #23]
 8003044:	2b01      	cmp	r3, #1
 8003046:	d105      	bne.n	8003054 <HAL_RCC_OscConfig+0x394>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8003048:	4b39      	ldr	r3, [pc, #228]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 800304a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800304c:	4a38      	ldr	r2, [pc, #224]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 800304e:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8003052:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8003054:	687b      	ldr	r3, [r7, #4]
 8003056:	699b      	ldr	r3, [r3, #24]
 8003058:	2b00      	cmp	r3, #0
 800305a:	f000 80a1 	beq.w	80031a0 <HAL_RCC_OscConfig+0x4e0>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800305e:	4b34      	ldr	r3, [pc, #208]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8003060:	689b      	ldr	r3, [r3, #8]
 8003062:	f003 030c 	and.w	r3, r3, #12
 8003066:	2b08      	cmp	r3, #8
 8003068:	d05c      	beq.n	8003124 <HAL_RCC_OscConfig+0x464>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	699b      	ldr	r3, [r3, #24]
 800306e:	2b02      	cmp	r3, #2
 8003070:	d141      	bne.n	80030f6 <HAL_RCC_OscConfig+0x436>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8003072:	4b31      	ldr	r3, [pc, #196]	; (8003138 <HAL_RCC_OscConfig+0x478>)
 8003074:	2200      	movs	r2, #0
 8003076:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8003078:	f7ff fa7e 	bl	8002578 <HAL_GetTick>
 800307c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 800307e:	e008      	b.n	8003092 <HAL_RCC_OscConfig+0x3d2>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003080:	f7ff fa7a 	bl	8002578 <HAL_GetTick>
 8003084:	4602      	mov	r2, r0
 8003086:	693b      	ldr	r3, [r7, #16]
 8003088:	1ad3      	subs	r3, r2, r3
 800308a:	2b02      	cmp	r3, #2
 800308c:	d901      	bls.n	8003092 <HAL_RCC_OscConfig+0x3d2>
          {
            return HAL_TIMEOUT;
 800308e:	2303      	movs	r3, #3
 8003090:	e087      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003092:	4b27      	ldr	r3, [pc, #156]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8003094:	681b      	ldr	r3, [r3, #0]
 8003096:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800309a:	2b00      	cmp	r3, #0
 800309c:	d1f0      	bne.n	8003080 <HAL_RCC_OscConfig+0x3c0>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 800309e:	687b      	ldr	r3, [r7, #4]
 80030a0:	69da      	ldr	r2, [r3, #28]
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	6a1b      	ldr	r3, [r3, #32]
 80030a6:	431a      	orrs	r2, r3
 80030a8:	687b      	ldr	r3, [r7, #4]
 80030aa:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80030ac:	019b      	lsls	r3, r3, #6
 80030ae:	431a      	orrs	r2, r3
 80030b0:	687b      	ldr	r3, [r7, #4]
 80030b2:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80030b4:	085b      	lsrs	r3, r3, #1
 80030b6:	3b01      	subs	r3, #1
 80030b8:	041b      	lsls	r3, r3, #16
 80030ba:	431a      	orrs	r2, r3
 80030bc:	687b      	ldr	r3, [r7, #4]
 80030be:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80030c0:	061b      	lsls	r3, r3, #24
 80030c2:	491b      	ldr	r1, [pc, #108]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 80030c4:	4313      	orrs	r3, r2
 80030c6:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80030c8:	4b1b      	ldr	r3, [pc, #108]	; (8003138 <HAL_RCC_OscConfig+0x478>)
 80030ca:	2201      	movs	r2, #1
 80030cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030ce:	f7ff fa53 	bl	8002578 <HAL_GetTick>
 80030d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030d4:	e008      	b.n	80030e8 <HAL_RCC_OscConfig+0x428>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80030d6:	f7ff fa4f 	bl	8002578 <HAL_GetTick>
 80030da:	4602      	mov	r2, r0
 80030dc:	693b      	ldr	r3, [r7, #16]
 80030de:	1ad3      	subs	r3, r2, r3
 80030e0:	2b02      	cmp	r3, #2
 80030e2:	d901      	bls.n	80030e8 <HAL_RCC_OscConfig+0x428>
          {
            return HAL_TIMEOUT;
 80030e4:	2303      	movs	r3, #3
 80030e6:	e05c      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80030e8:	4b11      	ldr	r3, [pc, #68]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 80030ea:	681b      	ldr	r3, [r3, #0]
 80030ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80030f0:	2b00      	cmp	r3, #0
 80030f2:	d0f0      	beq.n	80030d6 <HAL_RCC_OscConfig+0x416>
 80030f4:	e054      	b.n	80031a0 <HAL_RCC_OscConfig+0x4e0>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80030f6:	4b10      	ldr	r3, [pc, #64]	; (8003138 <HAL_RCC_OscConfig+0x478>)
 80030f8:	2200      	movs	r2, #0
 80030fa:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80030fc:	f7ff fa3c 	bl	8002578 <HAL_GetTick>
 8003100:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003102:	e008      	b.n	8003116 <HAL_RCC_OscConfig+0x456>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8003104:	f7ff fa38 	bl	8002578 <HAL_GetTick>
 8003108:	4602      	mov	r2, r0
 800310a:	693b      	ldr	r3, [r7, #16]
 800310c:	1ad3      	subs	r3, r2, r3
 800310e:	2b02      	cmp	r3, #2
 8003110:	d901      	bls.n	8003116 <HAL_RCC_OscConfig+0x456>
          {
            return HAL_TIMEOUT;
 8003112:	2303      	movs	r3, #3
 8003114:	e045      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8003116:	4b06      	ldr	r3, [pc, #24]	; (8003130 <HAL_RCC_OscConfig+0x470>)
 8003118:	681b      	ldr	r3, [r3, #0]
 800311a:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800311e:	2b00      	cmp	r3, #0
 8003120:	d1f0      	bne.n	8003104 <HAL_RCC_OscConfig+0x444>
 8003122:	e03d      	b.n	80031a0 <HAL_RCC_OscConfig+0x4e0>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	699b      	ldr	r3, [r3, #24]
 8003128:	2b01      	cmp	r3, #1
 800312a:	d107      	bne.n	800313c <HAL_RCC_OscConfig+0x47c>
      {
        return HAL_ERROR;
 800312c:	2301      	movs	r3, #1
 800312e:	e038      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
 8003130:	40023800 	.word	0x40023800
 8003134:	40007000 	.word	0x40007000
 8003138:	42470060 	.word	0x42470060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->PLLCFGR;
 800313c:	4b1b      	ldr	r3, [pc, #108]	; (80031ac <HAL_RCC_OscConfig+0x4ec>)
 800313e:	685b      	ldr	r3, [r3, #4]
 8003140:	60fb      	str	r3, [r7, #12]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)) ||
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLR) != (RCC_OscInitStruct->PLL.PLLR << RCC_PLLCFGR_PLLR_Pos)))
#else
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003142:	687b      	ldr	r3, [r7, #4]
 8003144:	699b      	ldr	r3, [r3, #24]
 8003146:	2b01      	cmp	r3, #1
 8003148:	d028      	beq.n	800319c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800314a:	68fb      	ldr	r3, [r7, #12]
 800314c:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 8003150:	687b      	ldr	r3, [r7, #4]
 8003152:	69db      	ldr	r3, [r3, #28]
        if (((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF) ||
 8003154:	429a      	cmp	r2, r3
 8003156:	d121      	bne.n	800319c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003158:	68fb      	ldr	r3, [r7, #12]
 800315a:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800315e:	687b      	ldr	r3, [r7, #4]
 8003160:	6a1b      	ldr	r3, [r3, #32]
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8003162:	429a      	cmp	r2, r3
 8003164:	d11a      	bne.n	800319c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003166:	68fa      	ldr	r2, [r7, #12]
 8003168:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800316c:	4013      	ands	r3, r2
 800316e:	687a      	ldr	r2, [r7, #4]
 8003170:	6a52      	ldr	r2, [r2, #36]	; 0x24
 8003172:	0192      	lsls	r2, r2, #6
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != (RCC_OscInitStruct->PLL.PLLM) << RCC_PLLCFGR_PLLM_Pos) ||
 8003174:	4293      	cmp	r3, r2
 8003176:	d111      	bne.n	800319c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003178:	68fb      	ldr	r3, [r7, #12]
 800317a:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8003182:	085b      	lsrs	r3, r3, #1
 8003184:	3b01      	subs	r3, #1
 8003186:	041b      	lsls	r3, r3, #16
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != (RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos) ||
 8003188:	429a      	cmp	r2, r3
 800318a:	d107      	bne.n	800319c <HAL_RCC_OscConfig+0x4dc>
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)))
 800318c:	68fb      	ldr	r3, [r7, #12]
 800318e:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8003192:	687b      	ldr	r3, [r7, #4]
 8003194:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8003196:	061b      	lsls	r3, r3, #24
            (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U)) << RCC_PLLCFGR_PLLP_Pos) ||
 8003198:	429a      	cmp	r2, r3
 800319a:	d001      	beq.n	80031a0 <HAL_RCC_OscConfig+0x4e0>
#endif
        {
          return HAL_ERROR;
 800319c:	2301      	movs	r3, #1
 800319e:	e000      	b.n	80031a2 <HAL_RCC_OscConfig+0x4e2>
        }
      }
    }
  }
  return HAL_OK;
 80031a0:	2300      	movs	r3, #0
}
 80031a2:	4618      	mov	r0, r3
 80031a4:	3718      	adds	r7, #24
 80031a6:	46bd      	mov	sp, r7
 80031a8:	bd80      	pop	{r7, pc}
 80031aa:	bf00      	nop
 80031ac:	40023800 	.word	0x40023800

080031b0 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 80031b0:	b580      	push	{r7, lr}
 80031b2:	b084      	sub	sp, #16
 80031b4:	af00      	add	r7, sp, #0
 80031b6:	6078      	str	r0, [r7, #4]
 80031b8:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 80031ba:	687b      	ldr	r3, [r7, #4]
 80031bc:	2b00      	cmp	r3, #0
 80031be:	d101      	bne.n	80031c4 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 80031c0:	2301      	movs	r3, #1
 80031c2:	e0cc      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 80031c4:	4b68      	ldr	r3, [pc, #416]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80031c6:	681b      	ldr	r3, [r3, #0]
 80031c8:	f003 0307 	and.w	r3, r3, #7
 80031cc:	683a      	ldr	r2, [r7, #0]
 80031ce:	429a      	cmp	r2, r3
 80031d0:	d90c      	bls.n	80031ec <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80031d2:	4b65      	ldr	r3, [pc, #404]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80031d4:	683a      	ldr	r2, [r7, #0]
 80031d6:	b2d2      	uxtb	r2, r2
 80031d8:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80031da:	4b63      	ldr	r3, [pc, #396]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80031dc:	681b      	ldr	r3, [r3, #0]
 80031de:	f003 0307 	and.w	r3, r3, #7
 80031e2:	683a      	ldr	r2, [r7, #0]
 80031e4:	429a      	cmp	r2, r3
 80031e6:	d001      	beq.n	80031ec <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80031e8:	2301      	movs	r3, #1
 80031ea:	e0b8      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80031ec:	687b      	ldr	r3, [r7, #4]
 80031ee:	681b      	ldr	r3, [r3, #0]
 80031f0:	f003 0302 	and.w	r3, r3, #2
 80031f4:	2b00      	cmp	r3, #0
 80031f6:	d020      	beq.n	800323a <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80031f8:	687b      	ldr	r3, [r7, #4]
 80031fa:	681b      	ldr	r3, [r3, #0]
 80031fc:	f003 0304 	and.w	r3, r3, #4
 8003200:	2b00      	cmp	r3, #0
 8003202:	d005      	beq.n	8003210 <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8003204:	4b59      	ldr	r3, [pc, #356]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003206:	689b      	ldr	r3, [r3, #8]
 8003208:	4a58      	ldr	r2, [pc, #352]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800320a:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 800320e:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003210:	687b      	ldr	r3, [r7, #4]
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	f003 0308 	and.w	r3, r3, #8
 8003218:	2b00      	cmp	r3, #0
 800321a:	d005      	beq.n	8003228 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 800321c:	4b53      	ldr	r3, [pc, #332]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800321e:	689b      	ldr	r3, [r3, #8]
 8003220:	4a52      	ldr	r2, [pc, #328]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003222:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 8003226:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8003228:	4b50      	ldr	r3, [pc, #320]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800322a:	689b      	ldr	r3, [r3, #8]
 800322c:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 8003230:	687b      	ldr	r3, [r7, #4]
 8003232:	689b      	ldr	r3, [r3, #8]
 8003234:	494d      	ldr	r1, [pc, #308]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003236:	4313      	orrs	r3, r2
 8003238:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800323a:	687b      	ldr	r3, [r7, #4]
 800323c:	681b      	ldr	r3, [r3, #0]
 800323e:	f003 0301 	and.w	r3, r3, #1
 8003242:	2b00      	cmp	r3, #0
 8003244:	d044      	beq.n	80032d0 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	685b      	ldr	r3, [r3, #4]
 800324a:	2b01      	cmp	r3, #1
 800324c:	d107      	bne.n	800325e <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800324e:	4b47      	ldr	r3, [pc, #284]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003250:	681b      	ldr	r3, [r3, #0]
 8003252:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8003256:	2b00      	cmp	r3, #0
 8003258:	d119      	bne.n	800328e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800325a:	2301      	movs	r3, #1
 800325c:	e07f      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800325e:	687b      	ldr	r3, [r7, #4]
 8003260:	685b      	ldr	r3, [r3, #4]
 8003262:	2b02      	cmp	r3, #2
 8003264:	d003      	beq.n	800326e <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8003266:	687b      	ldr	r3, [r7, #4]
 8003268:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800326a:	2b03      	cmp	r3, #3
 800326c:	d107      	bne.n	800327e <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800326e:	4b3f      	ldr	r3, [pc, #252]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8003276:	2b00      	cmp	r3, #0
 8003278:	d109      	bne.n	800328e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800327a:	2301      	movs	r3, #1
 800327c:	e06f      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800327e:	4b3b      	ldr	r3, [pc, #236]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	f003 0302 	and.w	r3, r3, #2
 8003286:	2b00      	cmp	r3, #0
 8003288:	d101      	bne.n	800328e <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800328a:	2301      	movs	r3, #1
 800328c:	e067      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800328e:	4b37      	ldr	r3, [pc, #220]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003290:	689b      	ldr	r3, [r3, #8]
 8003292:	f023 0203 	bic.w	r2, r3, #3
 8003296:	687b      	ldr	r3, [r7, #4]
 8003298:	685b      	ldr	r3, [r3, #4]
 800329a:	4934      	ldr	r1, [pc, #208]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800329c:	4313      	orrs	r3, r2
 800329e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 80032a0:	f7ff f96a 	bl	8002578 <HAL_GetTick>
 80032a4:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032a6:	e00a      	b.n	80032be <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80032a8:	f7ff f966 	bl	8002578 <HAL_GetTick>
 80032ac:	4602      	mov	r2, r0
 80032ae:	68fb      	ldr	r3, [r7, #12]
 80032b0:	1ad3      	subs	r3, r2, r3
 80032b2:	f241 3288 	movw	r2, #5000	; 0x1388
 80032b6:	4293      	cmp	r3, r2
 80032b8:	d901      	bls.n	80032be <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 80032ba:	2303      	movs	r3, #3
 80032bc:	e04f      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 80032be:	4b2b      	ldr	r3, [pc, #172]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 80032c0:	689b      	ldr	r3, [r3, #8]
 80032c2:	f003 020c 	and.w	r2, r3, #12
 80032c6:	687b      	ldr	r3, [r7, #4]
 80032c8:	685b      	ldr	r3, [r3, #4]
 80032ca:	009b      	lsls	r3, r3, #2
 80032cc:	429a      	cmp	r2, r3
 80032ce:	d1eb      	bne.n	80032a8 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 80032d0:	4b25      	ldr	r3, [pc, #148]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80032d2:	681b      	ldr	r3, [r3, #0]
 80032d4:	f003 0307 	and.w	r3, r3, #7
 80032d8:	683a      	ldr	r2, [r7, #0]
 80032da:	429a      	cmp	r2, r3
 80032dc:	d20c      	bcs.n	80032f8 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80032de:	4b22      	ldr	r3, [pc, #136]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80032e0:	683a      	ldr	r2, [r7, #0]
 80032e2:	b2d2      	uxtb	r2, r2
 80032e4:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80032e6:	4b20      	ldr	r3, [pc, #128]	; (8003368 <HAL_RCC_ClockConfig+0x1b8>)
 80032e8:	681b      	ldr	r3, [r3, #0]
 80032ea:	f003 0307 	and.w	r3, r3, #7
 80032ee:	683a      	ldr	r2, [r7, #0]
 80032f0:	429a      	cmp	r2, r3
 80032f2:	d001      	beq.n	80032f8 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80032f4:	2301      	movs	r3, #1
 80032f6:	e032      	b.n	800335e <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80032f8:	687b      	ldr	r3, [r7, #4]
 80032fa:	681b      	ldr	r3, [r3, #0]
 80032fc:	f003 0304 	and.w	r3, r3, #4
 8003300:	2b00      	cmp	r3, #0
 8003302:	d008      	beq.n	8003316 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8003304:	4b19      	ldr	r3, [pc, #100]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003306:	689b      	ldr	r3, [r3, #8]
 8003308:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 800330c:	687b      	ldr	r3, [r7, #4]
 800330e:	68db      	ldr	r3, [r3, #12]
 8003310:	4916      	ldr	r1, [pc, #88]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003312:	4313      	orrs	r3, r2
 8003314:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8003316:	687b      	ldr	r3, [r7, #4]
 8003318:	681b      	ldr	r3, [r3, #0]
 800331a:	f003 0308 	and.w	r3, r3, #8
 800331e:	2b00      	cmp	r3, #0
 8003320:	d009      	beq.n	8003336 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8003322:	4b12      	ldr	r3, [pc, #72]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003324:	689b      	ldr	r3, [r3, #8]
 8003326:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	691b      	ldr	r3, [r3, #16]
 800332e:	00db      	lsls	r3, r3, #3
 8003330:	490e      	ldr	r1, [pc, #56]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 8003332:	4313      	orrs	r3, r2
 8003334:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 8003336:	f000 f821 	bl	800337c <HAL_RCC_GetSysClockFreq>
 800333a:	4602      	mov	r2, r0
 800333c:	4b0b      	ldr	r3, [pc, #44]	; (800336c <HAL_RCC_ClockConfig+0x1bc>)
 800333e:	689b      	ldr	r3, [r3, #8]
 8003340:	091b      	lsrs	r3, r3, #4
 8003342:	f003 030f 	and.w	r3, r3, #15
 8003346:	490a      	ldr	r1, [pc, #40]	; (8003370 <HAL_RCC_ClockConfig+0x1c0>)
 8003348:	5ccb      	ldrb	r3, [r1, r3]
 800334a:	fa22 f303 	lsr.w	r3, r2, r3
 800334e:	4a09      	ldr	r2, [pc, #36]	; (8003374 <HAL_RCC_ClockConfig+0x1c4>)
 8003350:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 8003352:	4b09      	ldr	r3, [pc, #36]	; (8003378 <HAL_RCC_ClockConfig+0x1c8>)
 8003354:	681b      	ldr	r3, [r3, #0]
 8003356:	4618      	mov	r0, r3
 8003358:	f7ff f8ca 	bl	80024f0 <HAL_InitTick>

  return HAL_OK;
 800335c:	2300      	movs	r3, #0
}
 800335e:	4618      	mov	r0, r3
 8003360:	3710      	adds	r7, #16
 8003362:	46bd      	mov	sp, r7
 8003364:	bd80      	pop	{r7, pc}
 8003366:	bf00      	nop
 8003368:	40023c00 	.word	0x40023c00
 800336c:	40023800 	.word	0x40023800
 8003370:	08006a98 	.word	0x08006a98
 8003374:	20000000 	.word	0x20000000
 8003378:	20000004 	.word	0x20000004

0800337c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 800337c:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003380:	b094      	sub	sp, #80	; 0x50
 8003382:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8003384:	2300      	movs	r3, #0
 8003386:	647b      	str	r3, [r7, #68]	; 0x44
 8003388:	2300      	movs	r3, #0
 800338a:	64fb      	str	r3, [r7, #76]	; 0x4c
 800338c:	2300      	movs	r3, #0
 800338e:	643b      	str	r3, [r7, #64]	; 0x40
  uint32_t sysclockfreq = 0U;
 8003390:	2300      	movs	r3, #0
 8003392:	64bb      	str	r3, [r7, #72]	; 0x48

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8003394:	4b79      	ldr	r3, [pc, #484]	; (800357c <HAL_RCC_GetSysClockFreq+0x200>)
 8003396:	689b      	ldr	r3, [r3, #8]
 8003398:	f003 030c 	and.w	r3, r3, #12
 800339c:	2b08      	cmp	r3, #8
 800339e:	d00d      	beq.n	80033bc <HAL_RCC_GetSysClockFreq+0x40>
 80033a0:	2b08      	cmp	r3, #8
 80033a2:	f200 80e1 	bhi.w	8003568 <HAL_RCC_GetSysClockFreq+0x1ec>
 80033a6:	2b00      	cmp	r3, #0
 80033a8:	d002      	beq.n	80033b0 <HAL_RCC_GetSysClockFreq+0x34>
 80033aa:	2b04      	cmp	r3, #4
 80033ac:	d003      	beq.n	80033b6 <HAL_RCC_GetSysClockFreq+0x3a>
 80033ae:	e0db      	b.n	8003568 <HAL_RCC_GetSysClockFreq+0x1ec>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 80033b0:	4b73      	ldr	r3, [pc, #460]	; (8003580 <HAL_RCC_GetSysClockFreq+0x204>)
 80033b2:	64bb      	str	r3, [r7, #72]	; 0x48
       break;
 80033b4:	e0db      	b.n	800356e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 80033b6:	4b73      	ldr	r3, [pc, #460]	; (8003584 <HAL_RCC_GetSysClockFreq+0x208>)
 80033b8:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 80033ba:	e0d8      	b.n	800356e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 80033bc:	4b6f      	ldr	r3, [pc, #444]	; (800357c <HAL_RCC_GetSysClockFreq+0x200>)
 80033be:	685b      	ldr	r3, [r3, #4]
 80033c0:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 80033c4:	647b      	str	r3, [r7, #68]	; 0x44
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 80033c6:	4b6d      	ldr	r3, [pc, #436]	; (800357c <HAL_RCC_GetSysClockFreq+0x200>)
 80033c8:	685b      	ldr	r3, [r3, #4]
 80033ca:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80033ce:	2b00      	cmp	r3, #0
 80033d0:	d063      	beq.n	800349a <HAL_RCC_GetSysClockFreq+0x11e>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 80033d2:	4b6a      	ldr	r3, [pc, #424]	; (800357c <HAL_RCC_GetSysClockFreq+0x200>)
 80033d4:	685b      	ldr	r3, [r3, #4]
 80033d6:	099b      	lsrs	r3, r3, #6
 80033d8:	2200      	movs	r2, #0
 80033da:	63bb      	str	r3, [r7, #56]	; 0x38
 80033dc:	63fa      	str	r2, [r7, #60]	; 0x3c
 80033de:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80033e0:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80033e4:	633b      	str	r3, [r7, #48]	; 0x30
 80033e6:	2300      	movs	r3, #0
 80033e8:	637b      	str	r3, [r7, #52]	; 0x34
 80033ea:	e9d7 450c 	ldrd	r4, r5, [r7, #48]	; 0x30
 80033ee:	4622      	mov	r2, r4
 80033f0:	462b      	mov	r3, r5
 80033f2:	f04f 0000 	mov.w	r0, #0
 80033f6:	f04f 0100 	mov.w	r1, #0
 80033fa:	0159      	lsls	r1, r3, #5
 80033fc:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 8003400:	0150      	lsls	r0, r2, #5
 8003402:	4602      	mov	r2, r0
 8003404:	460b      	mov	r3, r1
 8003406:	4621      	mov	r1, r4
 8003408:	1a51      	subs	r1, r2, r1
 800340a:	6139      	str	r1, [r7, #16]
 800340c:	4629      	mov	r1, r5
 800340e:	eb63 0301 	sbc.w	r3, r3, r1
 8003412:	617b      	str	r3, [r7, #20]
 8003414:	f04f 0200 	mov.w	r2, #0
 8003418:	f04f 0300 	mov.w	r3, #0
 800341c:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 8003420:	4659      	mov	r1, fp
 8003422:	018b      	lsls	r3, r1, #6
 8003424:	4651      	mov	r1, sl
 8003426:	ea43 6391 	orr.w	r3, r3, r1, lsr #26
 800342a:	4651      	mov	r1, sl
 800342c:	018a      	lsls	r2, r1, #6
 800342e:	4651      	mov	r1, sl
 8003430:	ebb2 0801 	subs.w	r8, r2, r1
 8003434:	4659      	mov	r1, fp
 8003436:	eb63 0901 	sbc.w	r9, r3, r1
 800343a:	f04f 0200 	mov.w	r2, #0
 800343e:	f04f 0300 	mov.w	r3, #0
 8003442:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 8003446:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 800344a:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 800344e:	4690      	mov	r8, r2
 8003450:	4699      	mov	r9, r3
 8003452:	4623      	mov	r3, r4
 8003454:	eb18 0303 	adds.w	r3, r8, r3
 8003458:	60bb      	str	r3, [r7, #8]
 800345a:	462b      	mov	r3, r5
 800345c:	eb49 0303 	adc.w	r3, r9, r3
 8003460:	60fb      	str	r3, [r7, #12]
 8003462:	f04f 0200 	mov.w	r2, #0
 8003466:	f04f 0300 	mov.w	r3, #0
 800346a:	e9d7 4502 	ldrd	r4, r5, [r7, #8]
 800346e:	4629      	mov	r1, r5
 8003470:	024b      	lsls	r3, r1, #9
 8003472:	4621      	mov	r1, r4
 8003474:	ea43 53d1 	orr.w	r3, r3, r1, lsr #23
 8003478:	4621      	mov	r1, r4
 800347a:	024a      	lsls	r2, r1, #9
 800347c:	4610      	mov	r0, r2
 800347e:	4619      	mov	r1, r3
 8003480:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003482:	2200      	movs	r2, #0
 8003484:	62bb      	str	r3, [r7, #40]	; 0x28
 8003486:	62fa      	str	r2, [r7, #44]	; 0x2c
 8003488:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 800348c:	f7fc fef0 	bl	8000270 <__aeabi_uldivmod>
 8003490:	4602      	mov	r2, r0
 8003492:	460b      	mov	r3, r1
 8003494:	4613      	mov	r3, r2
 8003496:	64fb      	str	r3, [r7, #76]	; 0x4c
 8003498:	e058      	b.n	800354c <HAL_RCC_GetSysClockFreq+0x1d0>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800349a:	4b38      	ldr	r3, [pc, #224]	; (800357c <HAL_RCC_GetSysClockFreq+0x200>)
 800349c:	685b      	ldr	r3, [r3, #4]
 800349e:	099b      	lsrs	r3, r3, #6
 80034a0:	2200      	movs	r2, #0
 80034a2:	4618      	mov	r0, r3
 80034a4:	4611      	mov	r1, r2
 80034a6:	f3c0 0308 	ubfx	r3, r0, #0, #9
 80034aa:	623b      	str	r3, [r7, #32]
 80034ac:	2300      	movs	r3, #0
 80034ae:	627b      	str	r3, [r7, #36]	; 0x24
 80034b0:	e9d7 8908 	ldrd	r8, r9, [r7, #32]
 80034b4:	4642      	mov	r2, r8
 80034b6:	464b      	mov	r3, r9
 80034b8:	f04f 0000 	mov.w	r0, #0
 80034bc:	f04f 0100 	mov.w	r1, #0
 80034c0:	0159      	lsls	r1, r3, #5
 80034c2:	ea41 61d2 	orr.w	r1, r1, r2, lsr #27
 80034c6:	0150      	lsls	r0, r2, #5
 80034c8:	4602      	mov	r2, r0
 80034ca:	460b      	mov	r3, r1
 80034cc:	4641      	mov	r1, r8
 80034ce:	ebb2 0a01 	subs.w	sl, r2, r1
 80034d2:	4649      	mov	r1, r9
 80034d4:	eb63 0b01 	sbc.w	fp, r3, r1
 80034d8:	f04f 0200 	mov.w	r2, #0
 80034dc:	f04f 0300 	mov.w	r3, #0
 80034e0:	ea4f 138b 	mov.w	r3, fp, lsl #6
 80034e4:	ea43 639a 	orr.w	r3, r3, sl, lsr #26
 80034e8:	ea4f 128a 	mov.w	r2, sl, lsl #6
 80034ec:	ebb2 040a 	subs.w	r4, r2, sl
 80034f0:	eb63 050b 	sbc.w	r5, r3, fp
 80034f4:	f04f 0200 	mov.w	r2, #0
 80034f8:	f04f 0300 	mov.w	r3, #0
 80034fc:	00eb      	lsls	r3, r5, #3
 80034fe:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8003502:	00e2      	lsls	r2, r4, #3
 8003504:	4614      	mov	r4, r2
 8003506:	461d      	mov	r5, r3
 8003508:	4643      	mov	r3, r8
 800350a:	18e3      	adds	r3, r4, r3
 800350c:	603b      	str	r3, [r7, #0]
 800350e:	464b      	mov	r3, r9
 8003510:	eb45 0303 	adc.w	r3, r5, r3
 8003514:	607b      	str	r3, [r7, #4]
 8003516:	f04f 0200 	mov.w	r2, #0
 800351a:	f04f 0300 	mov.w	r3, #0
 800351e:	e9d7 4500 	ldrd	r4, r5, [r7]
 8003522:	4629      	mov	r1, r5
 8003524:	028b      	lsls	r3, r1, #10
 8003526:	4621      	mov	r1, r4
 8003528:	ea43 5391 	orr.w	r3, r3, r1, lsr #22
 800352c:	4621      	mov	r1, r4
 800352e:	028a      	lsls	r2, r1, #10
 8003530:	4610      	mov	r0, r2
 8003532:	4619      	mov	r1, r3
 8003534:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8003536:	2200      	movs	r2, #0
 8003538:	61bb      	str	r3, [r7, #24]
 800353a:	61fa      	str	r2, [r7, #28]
 800353c:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 8003540:	f7fc fe96 	bl	8000270 <__aeabi_uldivmod>
 8003544:	4602      	mov	r2, r0
 8003546:	460b      	mov	r3, r1
 8003548:	4613      	mov	r3, r2
 800354a:	64fb      	str	r3, [r7, #76]	; 0x4c
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 800354c:	4b0b      	ldr	r3, [pc, #44]	; (800357c <HAL_RCC_GetSysClockFreq+0x200>)
 800354e:	685b      	ldr	r3, [r3, #4]
 8003550:	0c1b      	lsrs	r3, r3, #16
 8003552:	f003 0303 	and.w	r3, r3, #3
 8003556:	3301      	adds	r3, #1
 8003558:	005b      	lsls	r3, r3, #1
 800355a:	643b      	str	r3, [r7, #64]	; 0x40

      sysclockfreq = pllvco/pllp;
 800355c:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 800355e:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8003560:	fbb2 f3f3 	udiv	r3, r2, r3
 8003564:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 8003566:	e002      	b.n	800356e <HAL_RCC_GetSysClockFreq+0x1f2>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8003568:	4b05      	ldr	r3, [pc, #20]	; (8003580 <HAL_RCC_GetSysClockFreq+0x204>)
 800356a:	64bb      	str	r3, [r7, #72]	; 0x48
      break;
 800356c:	bf00      	nop
    }
  }
  return sysclockfreq;
 800356e:	6cbb      	ldr	r3, [r7, #72]	; 0x48
}
 8003570:	4618      	mov	r0, r3
 8003572:	3750      	adds	r7, #80	; 0x50
 8003574:	46bd      	mov	sp, r7
 8003576:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 800357a:	bf00      	nop
 800357c:	40023800 	.word	0x40023800
 8003580:	00f42400 	.word	0x00f42400
 8003584:	007a1200 	.word	0x007a1200

08003588 <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8003588:	b480      	push	{r7}
 800358a:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 800358c:	4b03      	ldr	r3, [pc, #12]	; (800359c <HAL_RCC_GetHCLKFreq+0x14>)
 800358e:	681b      	ldr	r3, [r3, #0]
}
 8003590:	4618      	mov	r0, r3
 8003592:	46bd      	mov	sp, r7
 8003594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003598:	4770      	bx	lr
 800359a:	bf00      	nop
 800359c:	20000000 	.word	0x20000000

080035a0 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80035a0:	b580      	push	{r7, lr}
 80035a2:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 80035a4:	f7ff fff0 	bl	8003588 <HAL_RCC_GetHCLKFreq>
 80035a8:	4602      	mov	r2, r0
 80035aa:	4b05      	ldr	r3, [pc, #20]	; (80035c0 <HAL_RCC_GetPCLK1Freq+0x20>)
 80035ac:	689b      	ldr	r3, [r3, #8]
 80035ae:	0a9b      	lsrs	r3, r3, #10
 80035b0:	f003 0307 	and.w	r3, r3, #7
 80035b4:	4903      	ldr	r1, [pc, #12]	; (80035c4 <HAL_RCC_GetPCLK1Freq+0x24>)
 80035b6:	5ccb      	ldrb	r3, [r1, r3]
 80035b8:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035bc:	4618      	mov	r0, r3
 80035be:	bd80      	pop	{r7, pc}
 80035c0:	40023800 	.word	0x40023800
 80035c4:	08006aa8 	.word	0x08006aa8

080035c8 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 80035c8:	b580      	push	{r7, lr}
 80035ca:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE2)>> RCC_CFGR_PPRE2_Pos]);
 80035cc:	f7ff ffdc 	bl	8003588 <HAL_RCC_GetHCLKFreq>
 80035d0:	4602      	mov	r2, r0
 80035d2:	4b05      	ldr	r3, [pc, #20]	; (80035e8 <HAL_RCC_GetPCLK2Freq+0x20>)
 80035d4:	689b      	ldr	r3, [r3, #8]
 80035d6:	0b5b      	lsrs	r3, r3, #13
 80035d8:	f003 0307 	and.w	r3, r3, #7
 80035dc:	4903      	ldr	r1, [pc, #12]	; (80035ec <HAL_RCC_GetPCLK2Freq+0x24>)
 80035de:	5ccb      	ldrb	r3, [r1, r3]
 80035e0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80035e4:	4618      	mov	r0, r3
 80035e6:	bd80      	pop	{r7, pc}
 80035e8:	40023800 	.word	0x40023800
 80035ec:	08006aa8 	.word	0x08006aa8

080035f0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80035f0:	b580      	push	{r7, lr}
 80035f2:	b082      	sub	sp, #8
 80035f4:	af00      	add	r7, sp, #0
 80035f6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 80035f8:	687b      	ldr	r3, [r7, #4]
 80035fa:	2b00      	cmp	r3, #0
 80035fc:	d101      	bne.n	8003602 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 80035fe:	2301      	movs	r3, #1
 8003600:	e041      	b.n	8003686 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8003602:	687b      	ldr	r3, [r7, #4]
 8003604:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8003608:	b2db      	uxtb	r3, r3
 800360a:	2b00      	cmp	r3, #0
 800360c:	d106      	bne.n	800361c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800360e:	687b      	ldr	r3, [r7, #4]
 8003610:	2200      	movs	r2, #0
 8003612:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8003616:	6878      	ldr	r0, [r7, #4]
 8003618:	f7fe fd5a 	bl	80020d0 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 800361c:	687b      	ldr	r3, [r7, #4]
 800361e:	2202      	movs	r2, #2
 8003620:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8003624:	687b      	ldr	r3, [r7, #4]
 8003626:	681a      	ldr	r2, [r3, #0]
 8003628:	687b      	ldr	r3, [r7, #4]
 800362a:	3304      	adds	r3, #4
 800362c:	4619      	mov	r1, r3
 800362e:	4610      	mov	r0, r2
 8003630:	f000 fb48 	bl	8003cc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8003634:	687b      	ldr	r3, [r7, #4]
 8003636:	2201      	movs	r2, #1
 8003638:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800363c:	687b      	ldr	r3, [r7, #4]
 800363e:	2201      	movs	r2, #1
 8003640:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003644:	687b      	ldr	r3, [r7, #4]
 8003646:	2201      	movs	r2, #1
 8003648:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 800364c:	687b      	ldr	r3, [r7, #4]
 800364e:	2201      	movs	r2, #1
 8003650:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003654:	687b      	ldr	r3, [r7, #4]
 8003656:	2201      	movs	r2, #1
 8003658:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	2201      	movs	r2, #1
 8003660:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003664:	687b      	ldr	r3, [r7, #4]
 8003666:	2201      	movs	r2, #1
 8003668:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800366c:	687b      	ldr	r3, [r7, #4]
 800366e:	2201      	movs	r2, #1
 8003670:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003674:	687b      	ldr	r3, [r7, #4]
 8003676:	2201      	movs	r2, #1
 8003678:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800367c:	687b      	ldr	r3, [r7, #4]
 800367e:	2201      	movs	r2, #1
 8003680:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003684:	2300      	movs	r3, #0
}
 8003686:	4618      	mov	r0, r3
 8003688:	3708      	adds	r7, #8
 800368a:	46bd      	mov	sp, r7
 800368c:	bd80      	pop	{r7, pc}

0800368e <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800368e:	b580      	push	{r7, lr}
 8003690:	b082      	sub	sp, #8
 8003692:	af00      	add	r7, sp, #0
 8003694:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8003696:	687b      	ldr	r3, [r7, #4]
 8003698:	2b00      	cmp	r3, #0
 800369a:	d101      	bne.n	80036a0 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800369c:	2301      	movs	r3, #1
 800369e:	e041      	b.n	8003724 <HAL_TIM_PWM_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 80036a0:	687b      	ldr	r3, [r7, #4]
 80036a2:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 80036a6:	b2db      	uxtb	r3, r3
 80036a8:	2b00      	cmp	r3, #0
 80036aa:	d106      	bne.n	80036ba <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 80036ac:	687b      	ldr	r3, [r7, #4]
 80036ae:	2200      	movs	r2, #0
 80036b0:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80036b4:	6878      	ldr	r0, [r7, #4]
 80036b6:	f000 f839 	bl	800372c <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80036ba:	687b      	ldr	r3, [r7, #4]
 80036bc:	2202      	movs	r2, #2
 80036be:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80036c2:	687b      	ldr	r3, [r7, #4]
 80036c4:	681a      	ldr	r2, [r3, #0]
 80036c6:	687b      	ldr	r3, [r7, #4]
 80036c8:	3304      	adds	r3, #4
 80036ca:	4619      	mov	r1, r3
 80036cc:	4610      	mov	r0, r2
 80036ce:	f000 faf9 	bl	8003cc4 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80036d2:	687b      	ldr	r3, [r7, #4]
 80036d4:	2201      	movs	r2, #1
 80036d6:	f883 2046 	strb.w	r2, [r3, #70]	; 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036da:	687b      	ldr	r3, [r7, #4]
 80036dc:	2201      	movs	r2, #1
 80036de:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80036e2:	687b      	ldr	r3, [r7, #4]
 80036e4:	2201      	movs	r2, #1
 80036e6:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	2201      	movs	r2, #1
 80036ee:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80036f2:	687b      	ldr	r3, [r7, #4]
 80036f4:	2201      	movs	r2, #1
 80036f6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80036fa:	687b      	ldr	r3, [r7, #4]
 80036fc:	2201      	movs	r2, #1
 80036fe:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
 8003702:	687b      	ldr	r3, [r7, #4]
 8003704:	2201      	movs	r2, #1
 8003706:	f883 2043 	strb.w	r2, [r3, #67]	; 0x43
 800370a:	687b      	ldr	r3, [r7, #4]
 800370c:	2201      	movs	r2, #1
 800370e:	f883 2044 	strb.w	r2, [r3, #68]	; 0x44
 8003712:	687b      	ldr	r3, [r7, #4]
 8003714:	2201      	movs	r2, #1
 8003716:	f883 2045 	strb.w	r2, [r3, #69]	; 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 800371a:	687b      	ldr	r3, [r7, #4]
 800371c:	2201      	movs	r2, #1
 800371e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8003722:	2300      	movs	r3, #0
}
 8003724:	4618      	mov	r0, r3
 8003726:	3708      	adds	r7, #8
 8003728:	46bd      	mov	sp, r7
 800372a:	bd80      	pop	{r7, pc}

0800372c <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 800372c:	b480      	push	{r7}
 800372e:	b083      	sub	sp, #12
 8003730:	af00      	add	r7, sp, #0
 8003732:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr

08003740 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8003740:	b580      	push	{r7, lr}
 8003742:	b084      	sub	sp, #16
 8003744:	af00      	add	r7, sp, #0
 8003746:	6078      	str	r0, [r7, #4]
 8003748:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 800374a:	683b      	ldr	r3, [r7, #0]
 800374c:	2b00      	cmp	r3, #0
 800374e:	d109      	bne.n	8003764 <HAL_TIM_PWM_Start+0x24>
 8003750:	687b      	ldr	r3, [r7, #4]
 8003752:	f893 303e 	ldrb.w	r3, [r3, #62]	; 0x3e
 8003756:	b2db      	uxtb	r3, r3
 8003758:	2b01      	cmp	r3, #1
 800375a:	bf14      	ite	ne
 800375c:	2301      	movne	r3, #1
 800375e:	2300      	moveq	r3, #0
 8003760:	b2db      	uxtb	r3, r3
 8003762:	e022      	b.n	80037aa <HAL_TIM_PWM_Start+0x6a>
 8003764:	683b      	ldr	r3, [r7, #0]
 8003766:	2b04      	cmp	r3, #4
 8003768:	d109      	bne.n	800377e <HAL_TIM_PWM_Start+0x3e>
 800376a:	687b      	ldr	r3, [r7, #4]
 800376c:	f893 303f 	ldrb.w	r3, [r3, #63]	; 0x3f
 8003770:	b2db      	uxtb	r3, r3
 8003772:	2b01      	cmp	r3, #1
 8003774:	bf14      	ite	ne
 8003776:	2301      	movne	r3, #1
 8003778:	2300      	moveq	r3, #0
 800377a:	b2db      	uxtb	r3, r3
 800377c:	e015      	b.n	80037aa <HAL_TIM_PWM_Start+0x6a>
 800377e:	683b      	ldr	r3, [r7, #0]
 8003780:	2b08      	cmp	r3, #8
 8003782:	d109      	bne.n	8003798 <HAL_TIM_PWM_Start+0x58>
 8003784:	687b      	ldr	r3, [r7, #4]
 8003786:	f893 3040 	ldrb.w	r3, [r3, #64]	; 0x40
 800378a:	b2db      	uxtb	r3, r3
 800378c:	2b01      	cmp	r3, #1
 800378e:	bf14      	ite	ne
 8003790:	2301      	movne	r3, #1
 8003792:	2300      	moveq	r3, #0
 8003794:	b2db      	uxtb	r3, r3
 8003796:	e008      	b.n	80037aa <HAL_TIM_PWM_Start+0x6a>
 8003798:	687b      	ldr	r3, [r7, #4]
 800379a:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800379e:	b2db      	uxtb	r3, r3
 80037a0:	2b01      	cmp	r3, #1
 80037a2:	bf14      	ite	ne
 80037a4:	2301      	movne	r3, #1
 80037a6:	2300      	moveq	r3, #0
 80037a8:	b2db      	uxtb	r3, r3
 80037aa:	2b00      	cmp	r3, #0
 80037ac:	d001      	beq.n	80037b2 <HAL_TIM_PWM_Start+0x72>
  {
    return HAL_ERROR;
 80037ae:	2301      	movs	r3, #1
 80037b0:	e07c      	b.n	80038ac <HAL_TIM_PWM_Start+0x16c>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 80037b2:	683b      	ldr	r3, [r7, #0]
 80037b4:	2b00      	cmp	r3, #0
 80037b6:	d104      	bne.n	80037c2 <HAL_TIM_PWM_Start+0x82>
 80037b8:	687b      	ldr	r3, [r7, #4]
 80037ba:	2202      	movs	r2, #2
 80037bc:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 80037c0:	e013      	b.n	80037ea <HAL_TIM_PWM_Start+0xaa>
 80037c2:	683b      	ldr	r3, [r7, #0]
 80037c4:	2b04      	cmp	r3, #4
 80037c6:	d104      	bne.n	80037d2 <HAL_TIM_PWM_Start+0x92>
 80037c8:	687b      	ldr	r3, [r7, #4]
 80037ca:	2202      	movs	r2, #2
 80037cc:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 80037d0:	e00b      	b.n	80037ea <HAL_TIM_PWM_Start+0xaa>
 80037d2:	683b      	ldr	r3, [r7, #0]
 80037d4:	2b08      	cmp	r3, #8
 80037d6:	d104      	bne.n	80037e2 <HAL_TIM_PWM_Start+0xa2>
 80037d8:	687b      	ldr	r3, [r7, #4]
 80037da:	2202      	movs	r2, #2
 80037dc:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 80037e0:	e003      	b.n	80037ea <HAL_TIM_PWM_Start+0xaa>
 80037e2:	687b      	ldr	r3, [r7, #4]
 80037e4:	2202      	movs	r2, #2
 80037e6:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 80037ea:	687b      	ldr	r3, [r7, #4]
 80037ec:	681b      	ldr	r3, [r3, #0]
 80037ee:	2201      	movs	r2, #1
 80037f0:	6839      	ldr	r1, [r7, #0]
 80037f2:	4618      	mov	r0, r3
 80037f4:	f000 fd5c 	bl	80042b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80037f8:	687b      	ldr	r3, [r7, #4]
 80037fa:	681b      	ldr	r3, [r3, #0]
 80037fc:	4a2d      	ldr	r2, [pc, #180]	; (80038b4 <HAL_TIM_PWM_Start+0x174>)
 80037fe:	4293      	cmp	r3, r2
 8003800:	d004      	beq.n	800380c <HAL_TIM_PWM_Start+0xcc>
 8003802:	687b      	ldr	r3, [r7, #4]
 8003804:	681b      	ldr	r3, [r3, #0]
 8003806:	4a2c      	ldr	r2, [pc, #176]	; (80038b8 <HAL_TIM_PWM_Start+0x178>)
 8003808:	4293      	cmp	r3, r2
 800380a:	d101      	bne.n	8003810 <HAL_TIM_PWM_Start+0xd0>
 800380c:	2301      	movs	r3, #1
 800380e:	e000      	b.n	8003812 <HAL_TIM_PWM_Start+0xd2>
 8003810:	2300      	movs	r3, #0
 8003812:	2b00      	cmp	r3, #0
 8003814:	d007      	beq.n	8003826 <HAL_TIM_PWM_Start+0xe6>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8003816:	687b      	ldr	r3, [r7, #4]
 8003818:	681b      	ldr	r3, [r3, #0]
 800381a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800381c:	687b      	ldr	r3, [r7, #4]
 800381e:	681b      	ldr	r3, [r3, #0]
 8003820:	f442 4200 	orr.w	r2, r2, #32768	; 0x8000
 8003824:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003826:	687b      	ldr	r3, [r7, #4]
 8003828:	681b      	ldr	r3, [r3, #0]
 800382a:	4a22      	ldr	r2, [pc, #136]	; (80038b4 <HAL_TIM_PWM_Start+0x174>)
 800382c:	4293      	cmp	r3, r2
 800382e:	d022      	beq.n	8003876 <HAL_TIM_PWM_Start+0x136>
 8003830:	687b      	ldr	r3, [r7, #4]
 8003832:	681b      	ldr	r3, [r3, #0]
 8003834:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003838:	d01d      	beq.n	8003876 <HAL_TIM_PWM_Start+0x136>
 800383a:	687b      	ldr	r3, [r7, #4]
 800383c:	681b      	ldr	r3, [r3, #0]
 800383e:	4a1f      	ldr	r2, [pc, #124]	; (80038bc <HAL_TIM_PWM_Start+0x17c>)
 8003840:	4293      	cmp	r3, r2
 8003842:	d018      	beq.n	8003876 <HAL_TIM_PWM_Start+0x136>
 8003844:	687b      	ldr	r3, [r7, #4]
 8003846:	681b      	ldr	r3, [r3, #0]
 8003848:	4a1d      	ldr	r2, [pc, #116]	; (80038c0 <HAL_TIM_PWM_Start+0x180>)
 800384a:	4293      	cmp	r3, r2
 800384c:	d013      	beq.n	8003876 <HAL_TIM_PWM_Start+0x136>
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	681b      	ldr	r3, [r3, #0]
 8003852:	4a1c      	ldr	r2, [pc, #112]	; (80038c4 <HAL_TIM_PWM_Start+0x184>)
 8003854:	4293      	cmp	r3, r2
 8003856:	d00e      	beq.n	8003876 <HAL_TIM_PWM_Start+0x136>
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	4a16      	ldr	r2, [pc, #88]	; (80038b8 <HAL_TIM_PWM_Start+0x178>)
 800385e:	4293      	cmp	r3, r2
 8003860:	d009      	beq.n	8003876 <HAL_TIM_PWM_Start+0x136>
 8003862:	687b      	ldr	r3, [r7, #4]
 8003864:	681b      	ldr	r3, [r3, #0]
 8003866:	4a18      	ldr	r2, [pc, #96]	; (80038c8 <HAL_TIM_PWM_Start+0x188>)
 8003868:	4293      	cmp	r3, r2
 800386a:	d004      	beq.n	8003876 <HAL_TIM_PWM_Start+0x136>
 800386c:	687b      	ldr	r3, [r7, #4]
 800386e:	681b      	ldr	r3, [r3, #0]
 8003870:	4a16      	ldr	r2, [pc, #88]	; (80038cc <HAL_TIM_PWM_Start+0x18c>)
 8003872:	4293      	cmp	r3, r2
 8003874:	d111      	bne.n	800389a <HAL_TIM_PWM_Start+0x15a>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8003876:	687b      	ldr	r3, [r7, #4]
 8003878:	681b      	ldr	r3, [r3, #0]
 800387a:	689b      	ldr	r3, [r3, #8]
 800387c:	f003 0307 	and.w	r3, r3, #7
 8003880:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003882:	68fb      	ldr	r3, [r7, #12]
 8003884:	2b06      	cmp	r3, #6
 8003886:	d010      	beq.n	80038aa <HAL_TIM_PWM_Start+0x16a>
    {
      __HAL_TIM_ENABLE(htim);
 8003888:	687b      	ldr	r3, [r7, #4]
 800388a:	681b      	ldr	r3, [r3, #0]
 800388c:	681a      	ldr	r2, [r3, #0]
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	681b      	ldr	r3, [r3, #0]
 8003892:	f042 0201 	orr.w	r2, r2, #1
 8003896:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8003898:	e007      	b.n	80038aa <HAL_TIM_PWM_Start+0x16a>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 800389a:	687b      	ldr	r3, [r7, #4]
 800389c:	681b      	ldr	r3, [r3, #0]
 800389e:	681a      	ldr	r2, [r3, #0]
 80038a0:	687b      	ldr	r3, [r7, #4]
 80038a2:	681b      	ldr	r3, [r3, #0]
 80038a4:	f042 0201 	orr.w	r2, r2, #1
 80038a8:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 80038aa:	2300      	movs	r3, #0
}
 80038ac:	4618      	mov	r0, r3
 80038ae:	3710      	adds	r7, #16
 80038b0:	46bd      	mov	sp, r7
 80038b2:	bd80      	pop	{r7, pc}
 80038b4:	40010000 	.word	0x40010000
 80038b8:	40010400 	.word	0x40010400
 80038bc:	40000400 	.word	0x40000400
 80038c0:	40000800 	.word	0x40000800
 80038c4:	40000c00 	.word	0x40000c00
 80038c8:	40014000 	.word	0x40014000
 80038cc:	40001800 	.word	0x40001800

080038d0 <HAL_TIM_PWM_Stop>:
  *            @arg TIM_CHANNEL_3: TIM Channel 3 selected
  *            @arg TIM_CHANNEL_4: TIM Channel 4 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Stop(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 80038d0:	b580      	push	{r7, lr}
 80038d2:	b082      	sub	sp, #8
 80038d4:	af00      	add	r7, sp, #0
 80038d6:	6078      	str	r0, [r7, #4]
 80038d8:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Disable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_DISABLE);
 80038da:	687b      	ldr	r3, [r7, #4]
 80038dc:	681b      	ldr	r3, [r3, #0]
 80038de:	2200      	movs	r2, #0
 80038e0:	6839      	ldr	r1, [r7, #0]
 80038e2:	4618      	mov	r0, r3
 80038e4:	f000 fce4 	bl	80042b0 <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 80038e8:	687b      	ldr	r3, [r7, #4]
 80038ea:	681b      	ldr	r3, [r3, #0]
 80038ec:	4a2e      	ldr	r2, [pc, #184]	; (80039a8 <HAL_TIM_PWM_Stop+0xd8>)
 80038ee:	4293      	cmp	r3, r2
 80038f0:	d004      	beq.n	80038fc <HAL_TIM_PWM_Stop+0x2c>
 80038f2:	687b      	ldr	r3, [r7, #4]
 80038f4:	681b      	ldr	r3, [r3, #0]
 80038f6:	4a2d      	ldr	r2, [pc, #180]	; (80039ac <HAL_TIM_PWM_Stop+0xdc>)
 80038f8:	4293      	cmp	r3, r2
 80038fa:	d101      	bne.n	8003900 <HAL_TIM_PWM_Stop+0x30>
 80038fc:	2301      	movs	r3, #1
 80038fe:	e000      	b.n	8003902 <HAL_TIM_PWM_Stop+0x32>
 8003900:	2300      	movs	r3, #0
 8003902:	2b00      	cmp	r3, #0
 8003904:	d017      	beq.n	8003936 <HAL_TIM_PWM_Stop+0x66>
  {
    /* Disable the Main Output */
    __HAL_TIM_MOE_DISABLE(htim);
 8003906:	687b      	ldr	r3, [r7, #4]
 8003908:	681b      	ldr	r3, [r3, #0]
 800390a:	6a1a      	ldr	r2, [r3, #32]
 800390c:	f241 1311 	movw	r3, #4369	; 0x1111
 8003910:	4013      	ands	r3, r2
 8003912:	2b00      	cmp	r3, #0
 8003914:	d10f      	bne.n	8003936 <HAL_TIM_PWM_Stop+0x66>
 8003916:	687b      	ldr	r3, [r7, #4]
 8003918:	681b      	ldr	r3, [r3, #0]
 800391a:	6a1a      	ldr	r2, [r3, #32]
 800391c:	f240 4344 	movw	r3, #1092	; 0x444
 8003920:	4013      	ands	r3, r2
 8003922:	2b00      	cmp	r3, #0
 8003924:	d107      	bne.n	8003936 <HAL_TIM_PWM_Stop+0x66>
 8003926:	687b      	ldr	r3, [r7, #4]
 8003928:	681b      	ldr	r3, [r3, #0]
 800392a:	6c5a      	ldr	r2, [r3, #68]	; 0x44
 800392c:	687b      	ldr	r3, [r7, #4]
 800392e:	681b      	ldr	r3, [r3, #0]
 8003930:	f422 4200 	bic.w	r2, r2, #32768	; 0x8000
 8003934:	645a      	str	r2, [r3, #68]	; 0x44
  }

  /* Disable the Peripheral */
  __HAL_TIM_DISABLE(htim);
 8003936:	687b      	ldr	r3, [r7, #4]
 8003938:	681b      	ldr	r3, [r3, #0]
 800393a:	6a1a      	ldr	r2, [r3, #32]
 800393c:	f241 1311 	movw	r3, #4369	; 0x1111
 8003940:	4013      	ands	r3, r2
 8003942:	2b00      	cmp	r3, #0
 8003944:	d10f      	bne.n	8003966 <HAL_TIM_PWM_Stop+0x96>
 8003946:	687b      	ldr	r3, [r7, #4]
 8003948:	681b      	ldr	r3, [r3, #0]
 800394a:	6a1a      	ldr	r2, [r3, #32]
 800394c:	f240 4344 	movw	r3, #1092	; 0x444
 8003950:	4013      	ands	r3, r2
 8003952:	2b00      	cmp	r3, #0
 8003954:	d107      	bne.n	8003966 <HAL_TIM_PWM_Stop+0x96>
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	681b      	ldr	r3, [r3, #0]
 800395a:	681a      	ldr	r2, [r3, #0]
 800395c:	687b      	ldr	r3, [r7, #4]
 800395e:	681b      	ldr	r3, [r3, #0]
 8003960:	f022 0201 	bic.w	r2, r2, #1
 8003964:	601a      	str	r2, [r3, #0]

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_READY);
 8003966:	683b      	ldr	r3, [r7, #0]
 8003968:	2b00      	cmp	r3, #0
 800396a:	d104      	bne.n	8003976 <HAL_TIM_PWM_Stop+0xa6>
 800396c:	687b      	ldr	r3, [r7, #4]
 800396e:	2201      	movs	r2, #1
 8003970:	f883 203e 	strb.w	r2, [r3, #62]	; 0x3e
 8003974:	e013      	b.n	800399e <HAL_TIM_PWM_Stop+0xce>
 8003976:	683b      	ldr	r3, [r7, #0]
 8003978:	2b04      	cmp	r3, #4
 800397a:	d104      	bne.n	8003986 <HAL_TIM_PWM_Stop+0xb6>
 800397c:	687b      	ldr	r3, [r7, #4]
 800397e:	2201      	movs	r2, #1
 8003980:	f883 203f 	strb.w	r2, [r3, #63]	; 0x3f
 8003984:	e00b      	b.n	800399e <HAL_TIM_PWM_Stop+0xce>
 8003986:	683b      	ldr	r3, [r7, #0]
 8003988:	2b08      	cmp	r3, #8
 800398a:	d104      	bne.n	8003996 <HAL_TIM_PWM_Stop+0xc6>
 800398c:	687b      	ldr	r3, [r7, #4]
 800398e:	2201      	movs	r2, #1
 8003990:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40
 8003994:	e003      	b.n	800399e <HAL_TIM_PWM_Stop+0xce>
 8003996:	687b      	ldr	r3, [r7, #4]
 8003998:	2201      	movs	r2, #1
 800399a:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Return function status */
  return HAL_OK;
 800399e:	2300      	movs	r3, #0
}
 80039a0:	4618      	mov	r0, r3
 80039a2:	3708      	adds	r7, #8
 80039a4:	46bd      	mov	sp, r7
 80039a6:	bd80      	pop	{r7, pc}
 80039a8:	40010000 	.word	0x40010000
 80039ac:	40010400 	.word	0x40010400

080039b0 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b086      	sub	sp, #24
 80039b4:	af00      	add	r7, sp, #0
 80039b6:	60f8      	str	r0, [r7, #12]
 80039b8:	60b9      	str	r1, [r7, #8]
 80039ba:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80039bc:	2300      	movs	r3, #0
 80039be:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 80039c0:	68fb      	ldr	r3, [r7, #12]
 80039c2:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 80039c6:	2b01      	cmp	r3, #1
 80039c8:	d101      	bne.n	80039ce <HAL_TIM_PWM_ConfigChannel+0x1e>
 80039ca:	2302      	movs	r3, #2
 80039cc:	e0ae      	b.n	8003b2c <HAL_TIM_PWM_ConfigChannel+0x17c>
 80039ce:	68fb      	ldr	r3, [r7, #12]
 80039d0:	2201      	movs	r2, #1
 80039d2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  switch (Channel)
 80039d6:	687b      	ldr	r3, [r7, #4]
 80039d8:	2b0c      	cmp	r3, #12
 80039da:	f200 809f 	bhi.w	8003b1c <HAL_TIM_PWM_ConfigChannel+0x16c>
 80039de:	a201      	add	r2, pc, #4	; (adr r2, 80039e4 <HAL_TIM_PWM_ConfigChannel+0x34>)
 80039e0:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80039e4:	08003a19 	.word	0x08003a19
 80039e8:	08003b1d 	.word	0x08003b1d
 80039ec:	08003b1d 	.word	0x08003b1d
 80039f0:	08003b1d 	.word	0x08003b1d
 80039f4:	08003a59 	.word	0x08003a59
 80039f8:	08003b1d 	.word	0x08003b1d
 80039fc:	08003b1d 	.word	0x08003b1d
 8003a00:	08003b1d 	.word	0x08003b1d
 8003a04:	08003a9b 	.word	0x08003a9b
 8003a08:	08003b1d 	.word	0x08003b1d
 8003a0c:	08003b1d 	.word	0x08003b1d
 8003a10:	08003b1d 	.word	0x08003b1d
 8003a14:	08003adb 	.word	0x08003adb
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8003a18:	68fb      	ldr	r3, [r7, #12]
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	68b9      	ldr	r1, [r7, #8]
 8003a1e:	4618      	mov	r0, r3
 8003a20:	f000 f9fc 	bl	8003e1c <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8003a24:	68fb      	ldr	r3, [r7, #12]
 8003a26:	681b      	ldr	r3, [r3, #0]
 8003a28:	699a      	ldr	r2, [r3, #24]
 8003a2a:	68fb      	ldr	r3, [r7, #12]
 8003a2c:	681b      	ldr	r3, [r3, #0]
 8003a2e:	f042 0208 	orr.w	r2, r2, #8
 8003a32:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8003a34:	68fb      	ldr	r3, [r7, #12]
 8003a36:	681b      	ldr	r3, [r3, #0]
 8003a38:	699a      	ldr	r2, [r3, #24]
 8003a3a:	68fb      	ldr	r3, [r7, #12]
 8003a3c:	681b      	ldr	r3, [r3, #0]
 8003a3e:	f022 0204 	bic.w	r2, r2, #4
 8003a42:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	681b      	ldr	r3, [r3, #0]
 8003a48:	6999      	ldr	r1, [r3, #24]
 8003a4a:	68bb      	ldr	r3, [r7, #8]
 8003a4c:	691a      	ldr	r2, [r3, #16]
 8003a4e:	68fb      	ldr	r3, [r7, #12]
 8003a50:	681b      	ldr	r3, [r3, #0]
 8003a52:	430a      	orrs	r2, r1
 8003a54:	619a      	str	r2, [r3, #24]
      break;
 8003a56:	e064      	b.n	8003b22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8003a58:	68fb      	ldr	r3, [r7, #12]
 8003a5a:	681b      	ldr	r3, [r3, #0]
 8003a5c:	68b9      	ldr	r1, [r7, #8]
 8003a5e:	4618      	mov	r0, r3
 8003a60:	f000 fa4c 	bl	8003efc <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8003a64:	68fb      	ldr	r3, [r7, #12]
 8003a66:	681b      	ldr	r3, [r3, #0]
 8003a68:	699a      	ldr	r2, [r3, #24]
 8003a6a:	68fb      	ldr	r3, [r7, #12]
 8003a6c:	681b      	ldr	r3, [r3, #0]
 8003a6e:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003a72:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8003a74:	68fb      	ldr	r3, [r7, #12]
 8003a76:	681b      	ldr	r3, [r3, #0]
 8003a78:	699a      	ldr	r2, [r3, #24]
 8003a7a:	68fb      	ldr	r3, [r7, #12]
 8003a7c:	681b      	ldr	r3, [r3, #0]
 8003a7e:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003a82:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8003a84:	68fb      	ldr	r3, [r7, #12]
 8003a86:	681b      	ldr	r3, [r3, #0]
 8003a88:	6999      	ldr	r1, [r3, #24]
 8003a8a:	68bb      	ldr	r3, [r7, #8]
 8003a8c:	691b      	ldr	r3, [r3, #16]
 8003a8e:	021a      	lsls	r2, r3, #8
 8003a90:	68fb      	ldr	r3, [r7, #12]
 8003a92:	681b      	ldr	r3, [r3, #0]
 8003a94:	430a      	orrs	r2, r1
 8003a96:	619a      	str	r2, [r3, #24]
      break;
 8003a98:	e043      	b.n	8003b22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8003a9a:	68fb      	ldr	r3, [r7, #12]
 8003a9c:	681b      	ldr	r3, [r3, #0]
 8003a9e:	68b9      	ldr	r1, [r7, #8]
 8003aa0:	4618      	mov	r0, r3
 8003aa2:	f000 faa1 	bl	8003fe8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8003aa6:	68fb      	ldr	r3, [r7, #12]
 8003aa8:	681b      	ldr	r3, [r3, #0]
 8003aaa:	69da      	ldr	r2, [r3, #28]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	681b      	ldr	r3, [r3, #0]
 8003ab0:	f042 0208 	orr.w	r2, r2, #8
 8003ab4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8003ab6:	68fb      	ldr	r3, [r7, #12]
 8003ab8:	681b      	ldr	r3, [r3, #0]
 8003aba:	69da      	ldr	r2, [r3, #28]
 8003abc:	68fb      	ldr	r3, [r7, #12]
 8003abe:	681b      	ldr	r3, [r3, #0]
 8003ac0:	f022 0204 	bic.w	r2, r2, #4
 8003ac4:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8003ac6:	68fb      	ldr	r3, [r7, #12]
 8003ac8:	681b      	ldr	r3, [r3, #0]
 8003aca:	69d9      	ldr	r1, [r3, #28]
 8003acc:	68bb      	ldr	r3, [r7, #8]
 8003ace:	691a      	ldr	r2, [r3, #16]
 8003ad0:	68fb      	ldr	r3, [r7, #12]
 8003ad2:	681b      	ldr	r3, [r3, #0]
 8003ad4:	430a      	orrs	r2, r1
 8003ad6:	61da      	str	r2, [r3, #28]
      break;
 8003ad8:	e023      	b.n	8003b22 <HAL_TIM_PWM_ConfigChannel+0x172>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8003ada:	68fb      	ldr	r3, [r7, #12]
 8003adc:	681b      	ldr	r3, [r3, #0]
 8003ade:	68b9      	ldr	r1, [r7, #8]
 8003ae0:	4618      	mov	r0, r3
 8003ae2:	f000 faf5 	bl	80040d0 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8003ae6:	68fb      	ldr	r3, [r7, #12]
 8003ae8:	681b      	ldr	r3, [r3, #0]
 8003aea:	69da      	ldr	r2, [r3, #28]
 8003aec:	68fb      	ldr	r3, [r7, #12]
 8003aee:	681b      	ldr	r3, [r3, #0]
 8003af0:	f442 6200 	orr.w	r2, r2, #2048	; 0x800
 8003af4:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8003af6:	68fb      	ldr	r3, [r7, #12]
 8003af8:	681b      	ldr	r3, [r3, #0]
 8003afa:	69da      	ldr	r2, [r3, #28]
 8003afc:	68fb      	ldr	r3, [r7, #12]
 8003afe:	681b      	ldr	r3, [r3, #0]
 8003b00:	f422 6280 	bic.w	r2, r2, #1024	; 0x400
 8003b04:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8003b06:	68fb      	ldr	r3, [r7, #12]
 8003b08:	681b      	ldr	r3, [r3, #0]
 8003b0a:	69d9      	ldr	r1, [r3, #28]
 8003b0c:	68bb      	ldr	r3, [r7, #8]
 8003b0e:	691b      	ldr	r3, [r3, #16]
 8003b10:	021a      	lsls	r2, r3, #8
 8003b12:	68fb      	ldr	r3, [r7, #12]
 8003b14:	681b      	ldr	r3, [r3, #0]
 8003b16:	430a      	orrs	r2, r1
 8003b18:	61da      	str	r2, [r3, #28]
      break;
 8003b1a:	e002      	b.n	8003b22 <HAL_TIM_PWM_ConfigChannel+0x172>
    }

    default:
      status = HAL_ERROR;
 8003b1c:	2301      	movs	r3, #1
 8003b1e:	75fb      	strb	r3, [r7, #23]
      break;
 8003b20:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8003b22:	68fb      	ldr	r3, [r7, #12]
 8003b24:	2200      	movs	r2, #0
 8003b26:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003b2a:	7dfb      	ldrb	r3, [r7, #23]
}
 8003b2c:	4618      	mov	r0, r3
 8003b2e:	3718      	adds	r7, #24
 8003b30:	46bd      	mov	sp, r7
 8003b32:	bd80      	pop	{r7, pc}

08003b34 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8003b34:	b580      	push	{r7, lr}
 8003b36:	b084      	sub	sp, #16
 8003b38:	af00      	add	r7, sp, #0
 8003b3a:	6078      	str	r0, [r7, #4]
 8003b3c:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8003b3e:	2300      	movs	r3, #0
 8003b40:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8003b42:	687b      	ldr	r3, [r7, #4]
 8003b44:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 8003b48:	2b01      	cmp	r3, #1
 8003b4a:	d101      	bne.n	8003b50 <HAL_TIM_ConfigClockSource+0x1c>
 8003b4c:	2302      	movs	r3, #2
 8003b4e:	e0b4      	b.n	8003cba <HAL_TIM_ConfigClockSource+0x186>
 8003b50:	687b      	ldr	r3, [r7, #4]
 8003b52:	2201      	movs	r2, #1
 8003b54:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8003b58:	687b      	ldr	r3, [r7, #4]
 8003b5a:	2202      	movs	r2, #2
 8003b5c:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8003b60:	687b      	ldr	r3, [r7, #4]
 8003b62:	681b      	ldr	r3, [r3, #0]
 8003b64:	689b      	ldr	r3, [r3, #8]
 8003b66:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8003b68:	68bb      	ldr	r3, [r7, #8]
 8003b6a:	f023 0377 	bic.w	r3, r3, #119	; 0x77
 8003b6e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8003b70:	68bb      	ldr	r3, [r7, #8]
 8003b72:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003b76:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8003b78:	687b      	ldr	r3, [r7, #4]
 8003b7a:	681b      	ldr	r3, [r3, #0]
 8003b7c:	68ba      	ldr	r2, [r7, #8]
 8003b7e:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8003b80:	683b      	ldr	r3, [r7, #0]
 8003b82:	681b      	ldr	r3, [r3, #0]
 8003b84:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b88:	d03e      	beq.n	8003c08 <HAL_TIM_ConfigClockSource+0xd4>
 8003b8a:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8003b8e:	f200 8087 	bhi.w	8003ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8003b92:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b96:	f000 8086 	beq.w	8003ca6 <HAL_TIM_ConfigClockSource+0x172>
 8003b9a:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003b9e:	d87f      	bhi.n	8003ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8003ba0:	2b70      	cmp	r3, #112	; 0x70
 8003ba2:	d01a      	beq.n	8003bda <HAL_TIM_ConfigClockSource+0xa6>
 8003ba4:	2b70      	cmp	r3, #112	; 0x70
 8003ba6:	d87b      	bhi.n	8003ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8003ba8:	2b60      	cmp	r3, #96	; 0x60
 8003baa:	d050      	beq.n	8003c4e <HAL_TIM_ConfigClockSource+0x11a>
 8003bac:	2b60      	cmp	r3, #96	; 0x60
 8003bae:	d877      	bhi.n	8003ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8003bb0:	2b50      	cmp	r3, #80	; 0x50
 8003bb2:	d03c      	beq.n	8003c2e <HAL_TIM_ConfigClockSource+0xfa>
 8003bb4:	2b50      	cmp	r3, #80	; 0x50
 8003bb6:	d873      	bhi.n	8003ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8003bb8:	2b40      	cmp	r3, #64	; 0x40
 8003bba:	d058      	beq.n	8003c6e <HAL_TIM_ConfigClockSource+0x13a>
 8003bbc:	2b40      	cmp	r3, #64	; 0x40
 8003bbe:	d86f      	bhi.n	8003ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8003bc0:	2b30      	cmp	r3, #48	; 0x30
 8003bc2:	d064      	beq.n	8003c8e <HAL_TIM_ConfigClockSource+0x15a>
 8003bc4:	2b30      	cmp	r3, #48	; 0x30
 8003bc6:	d86b      	bhi.n	8003ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8003bc8:	2b20      	cmp	r3, #32
 8003bca:	d060      	beq.n	8003c8e <HAL_TIM_ConfigClockSource+0x15a>
 8003bcc:	2b20      	cmp	r3, #32
 8003bce:	d867      	bhi.n	8003ca0 <HAL_TIM_ConfigClockSource+0x16c>
 8003bd0:	2b00      	cmp	r3, #0
 8003bd2:	d05c      	beq.n	8003c8e <HAL_TIM_ConfigClockSource+0x15a>
 8003bd4:	2b10      	cmp	r3, #16
 8003bd6:	d05a      	beq.n	8003c8e <HAL_TIM_ConfigClockSource+0x15a>
 8003bd8:	e062      	b.n	8003ca0 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003bda:	687b      	ldr	r3, [r7, #4]
 8003bdc:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003bde:	683b      	ldr	r3, [r7, #0]
 8003be0:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003be2:	683b      	ldr	r3, [r7, #0]
 8003be4:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003be6:	683b      	ldr	r3, [r7, #0]
 8003be8:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003bea:	f000 fb41 	bl	8004270 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8003bee:	687b      	ldr	r3, [r7, #4]
 8003bf0:	681b      	ldr	r3, [r3, #0]
 8003bf2:	689b      	ldr	r3, [r3, #8]
 8003bf4:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8003bf6:	68bb      	ldr	r3, [r7, #8]
 8003bf8:	f043 0377 	orr.w	r3, r3, #119	; 0x77
 8003bfc:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8003bfe:	687b      	ldr	r3, [r7, #4]
 8003c00:	681b      	ldr	r3, [r3, #0]
 8003c02:	68ba      	ldr	r2, [r7, #8]
 8003c04:	609a      	str	r2, [r3, #8]
      break;
 8003c06:	e04f      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8003c08:	687b      	ldr	r3, [r7, #4]
 8003c0a:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8003c0c:	683b      	ldr	r3, [r7, #0]
 8003c0e:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8003c10:	683b      	ldr	r3, [r7, #0]
 8003c12:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8003c14:	683b      	ldr	r3, [r7, #0]
 8003c16:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8003c18:	f000 fb2a 	bl	8004270 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8003c1c:	687b      	ldr	r3, [r7, #4]
 8003c1e:	681b      	ldr	r3, [r3, #0]
 8003c20:	689a      	ldr	r2, [r3, #8]
 8003c22:	687b      	ldr	r3, [r7, #4]
 8003c24:	681b      	ldr	r3, [r3, #0]
 8003c26:	f442 4280 	orr.w	r2, r2, #16384	; 0x4000
 8003c2a:	609a      	str	r2, [r3, #8]
      break;
 8003c2c:	e03c      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c2e:	687b      	ldr	r3, [r7, #4]
 8003c30:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c32:	683b      	ldr	r3, [r7, #0]
 8003c34:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c36:	683b      	ldr	r3, [r7, #0]
 8003c38:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c3a:	461a      	mov	r2, r3
 8003c3c:	f000 fa9e 	bl	800417c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8003c40:	687b      	ldr	r3, [r7, #4]
 8003c42:	681b      	ldr	r3, [r3, #0]
 8003c44:	2150      	movs	r1, #80	; 0x50
 8003c46:	4618      	mov	r0, r3
 8003c48:	f000 faf7 	bl	800423a <TIM_ITRx_SetConfig>
      break;
 8003c4c:	e02c      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c4e:	687b      	ldr	r3, [r7, #4]
 8003c50:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c52:	683b      	ldr	r3, [r7, #0]
 8003c54:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c56:	683b      	ldr	r3, [r7, #0]
 8003c58:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8003c5a:	461a      	mov	r2, r3
 8003c5c:	f000 fabd 	bl	80041da <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8003c60:	687b      	ldr	r3, [r7, #4]
 8003c62:	681b      	ldr	r3, [r3, #0]
 8003c64:	2160      	movs	r1, #96	; 0x60
 8003c66:	4618      	mov	r0, r3
 8003c68:	f000 fae7 	bl	800423a <TIM_ITRx_SetConfig>
      break;
 8003c6c:	e01c      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c6e:	687b      	ldr	r3, [r7, #4]
 8003c70:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8003c72:	683b      	ldr	r3, [r7, #0]
 8003c74:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8003c76:	683b      	ldr	r3, [r7, #0]
 8003c78:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8003c7a:	461a      	mov	r2, r3
 8003c7c:	f000 fa7e 	bl	800417c <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8003c80:	687b      	ldr	r3, [r7, #4]
 8003c82:	681b      	ldr	r3, [r3, #0]
 8003c84:	2140      	movs	r1, #64	; 0x40
 8003c86:	4618      	mov	r0, r3
 8003c88:	f000 fad7 	bl	800423a <TIM_ITRx_SetConfig>
      break;
 8003c8c:	e00c      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8003c8e:	687b      	ldr	r3, [r7, #4]
 8003c90:	681a      	ldr	r2, [r3, #0]
 8003c92:	683b      	ldr	r3, [r7, #0]
 8003c94:	681b      	ldr	r3, [r3, #0]
 8003c96:	4619      	mov	r1, r3
 8003c98:	4610      	mov	r0, r2
 8003c9a:	f000 face 	bl	800423a <TIM_ITRx_SetConfig>
      break;
 8003c9e:	e003      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8003ca0:	2301      	movs	r3, #1
 8003ca2:	73fb      	strb	r3, [r7, #15]
      break;
 8003ca4:	e000      	b.n	8003ca8 <HAL_TIM_ConfigClockSource+0x174>
      break;
 8003ca6:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8003ca8:	687b      	ldr	r3, [r7, #4]
 8003caa:	2201      	movs	r2, #1
 8003cac:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 8003cb0:	687b      	ldr	r3, [r7, #4]
 8003cb2:	2200      	movs	r2, #0
 8003cb4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return status;
 8003cb8:	7bfb      	ldrb	r3, [r7, #15]
}
 8003cba:	4618      	mov	r0, r3
 8003cbc:	3710      	adds	r7, #16
 8003cbe:	46bd      	mov	sp, r7
 8003cc0:	bd80      	pop	{r7, pc}
	...

08003cc4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003cc4:	b480      	push	{r7}
 8003cc6:	b085      	sub	sp, #20
 8003cc8:	af00      	add	r7, sp, #0
 8003cca:	6078      	str	r0, [r7, #4]
 8003ccc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	681b      	ldr	r3, [r3, #0]
 8003cd2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	4a46      	ldr	r2, [pc, #280]	; (8003df0 <TIM_Base_SetConfig+0x12c>)
 8003cd8:	4293      	cmp	r3, r2
 8003cda:	d013      	beq.n	8003d04 <TIM_Base_SetConfig+0x40>
 8003cdc:	687b      	ldr	r3, [r7, #4]
 8003cde:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003ce2:	d00f      	beq.n	8003d04 <TIM_Base_SetConfig+0x40>
 8003ce4:	687b      	ldr	r3, [r7, #4]
 8003ce6:	4a43      	ldr	r2, [pc, #268]	; (8003df4 <TIM_Base_SetConfig+0x130>)
 8003ce8:	4293      	cmp	r3, r2
 8003cea:	d00b      	beq.n	8003d04 <TIM_Base_SetConfig+0x40>
 8003cec:	687b      	ldr	r3, [r7, #4]
 8003cee:	4a42      	ldr	r2, [pc, #264]	; (8003df8 <TIM_Base_SetConfig+0x134>)
 8003cf0:	4293      	cmp	r3, r2
 8003cf2:	d007      	beq.n	8003d04 <TIM_Base_SetConfig+0x40>
 8003cf4:	687b      	ldr	r3, [r7, #4]
 8003cf6:	4a41      	ldr	r2, [pc, #260]	; (8003dfc <TIM_Base_SetConfig+0x138>)
 8003cf8:	4293      	cmp	r3, r2
 8003cfa:	d003      	beq.n	8003d04 <TIM_Base_SetConfig+0x40>
 8003cfc:	687b      	ldr	r3, [r7, #4]
 8003cfe:	4a40      	ldr	r2, [pc, #256]	; (8003e00 <TIM_Base_SetConfig+0x13c>)
 8003d00:	4293      	cmp	r3, r2
 8003d02:	d108      	bne.n	8003d16 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003d04:	68fb      	ldr	r3, [r7, #12]
 8003d06:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003d0a:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003d0c:	683b      	ldr	r3, [r7, #0]
 8003d0e:	685b      	ldr	r3, [r3, #4]
 8003d10:	68fa      	ldr	r2, [r7, #12]
 8003d12:	4313      	orrs	r3, r2
 8003d14:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8003d16:	687b      	ldr	r3, [r7, #4]
 8003d18:	4a35      	ldr	r2, [pc, #212]	; (8003df0 <TIM_Base_SetConfig+0x12c>)
 8003d1a:	4293      	cmp	r3, r2
 8003d1c:	d02b      	beq.n	8003d76 <TIM_Base_SetConfig+0xb2>
 8003d1e:	687b      	ldr	r3, [r7, #4]
 8003d20:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8003d24:	d027      	beq.n	8003d76 <TIM_Base_SetConfig+0xb2>
 8003d26:	687b      	ldr	r3, [r7, #4]
 8003d28:	4a32      	ldr	r2, [pc, #200]	; (8003df4 <TIM_Base_SetConfig+0x130>)
 8003d2a:	4293      	cmp	r3, r2
 8003d2c:	d023      	beq.n	8003d76 <TIM_Base_SetConfig+0xb2>
 8003d2e:	687b      	ldr	r3, [r7, #4]
 8003d30:	4a31      	ldr	r2, [pc, #196]	; (8003df8 <TIM_Base_SetConfig+0x134>)
 8003d32:	4293      	cmp	r3, r2
 8003d34:	d01f      	beq.n	8003d76 <TIM_Base_SetConfig+0xb2>
 8003d36:	687b      	ldr	r3, [r7, #4]
 8003d38:	4a30      	ldr	r2, [pc, #192]	; (8003dfc <TIM_Base_SetConfig+0x138>)
 8003d3a:	4293      	cmp	r3, r2
 8003d3c:	d01b      	beq.n	8003d76 <TIM_Base_SetConfig+0xb2>
 8003d3e:	687b      	ldr	r3, [r7, #4]
 8003d40:	4a2f      	ldr	r2, [pc, #188]	; (8003e00 <TIM_Base_SetConfig+0x13c>)
 8003d42:	4293      	cmp	r3, r2
 8003d44:	d017      	beq.n	8003d76 <TIM_Base_SetConfig+0xb2>
 8003d46:	687b      	ldr	r3, [r7, #4]
 8003d48:	4a2e      	ldr	r2, [pc, #184]	; (8003e04 <TIM_Base_SetConfig+0x140>)
 8003d4a:	4293      	cmp	r3, r2
 8003d4c:	d013      	beq.n	8003d76 <TIM_Base_SetConfig+0xb2>
 8003d4e:	687b      	ldr	r3, [r7, #4]
 8003d50:	4a2d      	ldr	r2, [pc, #180]	; (8003e08 <TIM_Base_SetConfig+0x144>)
 8003d52:	4293      	cmp	r3, r2
 8003d54:	d00f      	beq.n	8003d76 <TIM_Base_SetConfig+0xb2>
 8003d56:	687b      	ldr	r3, [r7, #4]
 8003d58:	4a2c      	ldr	r2, [pc, #176]	; (8003e0c <TIM_Base_SetConfig+0x148>)
 8003d5a:	4293      	cmp	r3, r2
 8003d5c:	d00b      	beq.n	8003d76 <TIM_Base_SetConfig+0xb2>
 8003d5e:	687b      	ldr	r3, [r7, #4]
 8003d60:	4a2b      	ldr	r2, [pc, #172]	; (8003e10 <TIM_Base_SetConfig+0x14c>)
 8003d62:	4293      	cmp	r3, r2
 8003d64:	d007      	beq.n	8003d76 <TIM_Base_SetConfig+0xb2>
 8003d66:	687b      	ldr	r3, [r7, #4]
 8003d68:	4a2a      	ldr	r2, [pc, #168]	; (8003e14 <TIM_Base_SetConfig+0x150>)
 8003d6a:	4293      	cmp	r3, r2
 8003d6c:	d003      	beq.n	8003d76 <TIM_Base_SetConfig+0xb2>
 8003d6e:	687b      	ldr	r3, [r7, #4]
 8003d70:	4a29      	ldr	r2, [pc, #164]	; (8003e18 <TIM_Base_SetConfig+0x154>)
 8003d72:	4293      	cmp	r3, r2
 8003d74:	d108      	bne.n	8003d88 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003d76:	68fb      	ldr	r3, [r7, #12]
 8003d78:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003d7c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8003d7e:	683b      	ldr	r3, [r7, #0]
 8003d80:	68db      	ldr	r3, [r3, #12]
 8003d82:	68fa      	ldr	r2, [r7, #12]
 8003d84:	4313      	orrs	r3, r2
 8003d86:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003d88:	68fb      	ldr	r3, [r7, #12]
 8003d8a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8003d8e:	683b      	ldr	r3, [r7, #0]
 8003d90:	695b      	ldr	r3, [r3, #20]
 8003d92:	4313      	orrs	r3, r2
 8003d94:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8003d96:	687b      	ldr	r3, [r7, #4]
 8003d98:	68fa      	ldr	r2, [r7, #12]
 8003d9a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8003d9c:	683b      	ldr	r3, [r7, #0]
 8003d9e:	689a      	ldr	r2, [r3, #8]
 8003da0:	687b      	ldr	r3, [r7, #4]
 8003da2:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8003da4:	683b      	ldr	r3, [r7, #0]
 8003da6:	681a      	ldr	r2, [r3, #0]
 8003da8:	687b      	ldr	r3, [r7, #4]
 8003daa:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	4a10      	ldr	r2, [pc, #64]	; (8003df0 <TIM_Base_SetConfig+0x12c>)
 8003db0:	4293      	cmp	r3, r2
 8003db2:	d003      	beq.n	8003dbc <TIM_Base_SetConfig+0xf8>
 8003db4:	687b      	ldr	r3, [r7, #4]
 8003db6:	4a12      	ldr	r2, [pc, #72]	; (8003e00 <TIM_Base_SetConfig+0x13c>)
 8003db8:	4293      	cmp	r3, r2
 8003dba:	d103      	bne.n	8003dc4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8003dbc:	683b      	ldr	r3, [r7, #0]
 8003dbe:	691a      	ldr	r2, [r3, #16]
 8003dc0:	687b      	ldr	r3, [r7, #4]
 8003dc2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8003dc4:	687b      	ldr	r3, [r7, #4]
 8003dc6:	2201      	movs	r2, #1
 8003dc8:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8003dca:	687b      	ldr	r3, [r7, #4]
 8003dcc:	691b      	ldr	r3, [r3, #16]
 8003dce:	f003 0301 	and.w	r3, r3, #1
 8003dd2:	2b01      	cmp	r3, #1
 8003dd4:	d105      	bne.n	8003de2 <TIM_Base_SetConfig+0x11e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8003dd6:	687b      	ldr	r3, [r7, #4]
 8003dd8:	691b      	ldr	r3, [r3, #16]
 8003dda:	f023 0201 	bic.w	r2, r3, #1
 8003dde:	687b      	ldr	r3, [r7, #4]
 8003de0:	611a      	str	r2, [r3, #16]
  }
}
 8003de2:	bf00      	nop
 8003de4:	3714      	adds	r7, #20
 8003de6:	46bd      	mov	sp, r7
 8003de8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003dec:	4770      	bx	lr
 8003dee:	bf00      	nop
 8003df0:	40010000 	.word	0x40010000
 8003df4:	40000400 	.word	0x40000400
 8003df8:	40000800 	.word	0x40000800
 8003dfc:	40000c00 	.word	0x40000c00
 8003e00:	40010400 	.word	0x40010400
 8003e04:	40014000 	.word	0x40014000
 8003e08:	40014400 	.word	0x40014400
 8003e0c:	40014800 	.word	0x40014800
 8003e10:	40001800 	.word	0x40001800
 8003e14:	40001c00 	.word	0x40001c00
 8003e18:	40002000 	.word	0x40002000

08003e1c <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003e1c:	b480      	push	{r7}
 8003e1e:	b087      	sub	sp, #28
 8003e20:	af00      	add	r7, sp, #0
 8003e22:	6078      	str	r0, [r7, #4]
 8003e24:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003e26:	687b      	ldr	r3, [r7, #4]
 8003e28:	6a1b      	ldr	r3, [r3, #32]
 8003e2a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8003e2c:	687b      	ldr	r3, [r7, #4]
 8003e2e:	6a1b      	ldr	r3, [r3, #32]
 8003e30:	f023 0201 	bic.w	r2, r3, #1
 8003e34:	687b      	ldr	r3, [r7, #4]
 8003e36:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003e38:	687b      	ldr	r3, [r7, #4]
 8003e3a:	685b      	ldr	r3, [r3, #4]
 8003e3c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003e3e:	687b      	ldr	r3, [r7, #4]
 8003e40:	699b      	ldr	r3, [r3, #24]
 8003e42:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8003e44:	68fb      	ldr	r3, [r7, #12]
 8003e46:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8003e4a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8003e4c:	68fb      	ldr	r3, [r7, #12]
 8003e4e:	f023 0303 	bic.w	r3, r3, #3
 8003e52:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8003e54:	683b      	ldr	r3, [r7, #0]
 8003e56:	681b      	ldr	r3, [r3, #0]
 8003e58:	68fa      	ldr	r2, [r7, #12]
 8003e5a:	4313      	orrs	r3, r2
 8003e5c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 8003e5e:	697b      	ldr	r3, [r7, #20]
 8003e60:	f023 0302 	bic.w	r3, r3, #2
 8003e64:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8003e66:	683b      	ldr	r3, [r7, #0]
 8003e68:	689b      	ldr	r3, [r3, #8]
 8003e6a:	697a      	ldr	r2, [r7, #20]
 8003e6c:	4313      	orrs	r3, r2
 8003e6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4a20      	ldr	r2, [pc, #128]	; (8003ef4 <TIM_OC1_SetConfig+0xd8>)
 8003e74:	4293      	cmp	r3, r2
 8003e76:	d003      	beq.n	8003e80 <TIM_OC1_SetConfig+0x64>
 8003e78:	687b      	ldr	r3, [r7, #4]
 8003e7a:	4a1f      	ldr	r2, [pc, #124]	; (8003ef8 <TIM_OC1_SetConfig+0xdc>)
 8003e7c:	4293      	cmp	r3, r2
 8003e7e:	d10c      	bne.n	8003e9a <TIM_OC1_SetConfig+0x7e>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8003e80:	697b      	ldr	r3, [r7, #20]
 8003e82:	f023 0308 	bic.w	r3, r3, #8
 8003e86:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 8003e88:	683b      	ldr	r3, [r7, #0]
 8003e8a:	68db      	ldr	r3, [r3, #12]
 8003e8c:	697a      	ldr	r2, [r7, #20]
 8003e8e:	4313      	orrs	r3, r2
 8003e90:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8003e92:	697b      	ldr	r3, [r7, #20]
 8003e94:	f023 0304 	bic.w	r3, r3, #4
 8003e98:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003e9a:	687b      	ldr	r3, [r7, #4]
 8003e9c:	4a15      	ldr	r2, [pc, #84]	; (8003ef4 <TIM_OC1_SetConfig+0xd8>)
 8003e9e:	4293      	cmp	r3, r2
 8003ea0:	d003      	beq.n	8003eaa <TIM_OC1_SetConfig+0x8e>
 8003ea2:	687b      	ldr	r3, [r7, #4]
 8003ea4:	4a14      	ldr	r2, [pc, #80]	; (8003ef8 <TIM_OC1_SetConfig+0xdc>)
 8003ea6:	4293      	cmp	r3, r2
 8003ea8:	d111      	bne.n	8003ece <TIM_OC1_SetConfig+0xb2>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8003eaa:	693b      	ldr	r3, [r7, #16]
 8003eac:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8003eb0:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 8003eb2:	693b      	ldr	r3, [r7, #16]
 8003eb4:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8003eb8:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8003eba:	683b      	ldr	r3, [r7, #0]
 8003ebc:	695b      	ldr	r3, [r3, #20]
 8003ebe:	693a      	ldr	r2, [r7, #16]
 8003ec0:	4313      	orrs	r3, r2
 8003ec2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 8003ec4:	683b      	ldr	r3, [r7, #0]
 8003ec6:	699b      	ldr	r3, [r3, #24]
 8003ec8:	693a      	ldr	r2, [r7, #16]
 8003eca:	4313      	orrs	r3, r2
 8003ecc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003ece:	687b      	ldr	r3, [r7, #4]
 8003ed0:	693a      	ldr	r2, [r7, #16]
 8003ed2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003ed4:	687b      	ldr	r3, [r7, #4]
 8003ed6:	68fa      	ldr	r2, [r7, #12]
 8003ed8:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 8003eda:	683b      	ldr	r3, [r7, #0]
 8003edc:	685a      	ldr	r2, [r3, #4]
 8003ede:	687b      	ldr	r3, [r7, #4]
 8003ee0:	635a      	str	r2, [r3, #52]	; 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003ee2:	687b      	ldr	r3, [r7, #4]
 8003ee4:	697a      	ldr	r2, [r7, #20]
 8003ee6:	621a      	str	r2, [r3, #32]
}
 8003ee8:	bf00      	nop
 8003eea:	371c      	adds	r7, #28
 8003eec:	46bd      	mov	sp, r7
 8003eee:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003ef2:	4770      	bx	lr
 8003ef4:	40010000 	.word	0x40010000
 8003ef8:	40010400 	.word	0x40010400

08003efc <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003efc:	b480      	push	{r7}
 8003efe:	b087      	sub	sp, #28
 8003f00:	af00      	add	r7, sp, #0
 8003f02:	6078      	str	r0, [r7, #4]
 8003f04:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003f06:	687b      	ldr	r3, [r7, #4]
 8003f08:	6a1b      	ldr	r3, [r3, #32]
 8003f0a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003f0c:	687b      	ldr	r3, [r7, #4]
 8003f0e:	6a1b      	ldr	r3, [r3, #32]
 8003f10:	f023 0210 	bic.w	r2, r3, #16
 8003f14:	687b      	ldr	r3, [r7, #4]
 8003f16:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8003f18:	687b      	ldr	r3, [r7, #4]
 8003f1a:	685b      	ldr	r3, [r3, #4]
 8003f1c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8003f1e:	687b      	ldr	r3, [r7, #4]
 8003f20:	699b      	ldr	r3, [r3, #24]
 8003f22:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 8003f24:	68fb      	ldr	r3, [r7, #12]
 8003f26:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 8003f2a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8003f2c:	68fb      	ldr	r3, [r7, #12]
 8003f2e:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8003f32:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8003f34:	683b      	ldr	r3, [r7, #0]
 8003f36:	681b      	ldr	r3, [r3, #0]
 8003f38:	021b      	lsls	r3, r3, #8
 8003f3a:	68fa      	ldr	r2, [r7, #12]
 8003f3c:	4313      	orrs	r3, r2
 8003f3e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 8003f40:	697b      	ldr	r3, [r7, #20]
 8003f42:	f023 0320 	bic.w	r3, r3, #32
 8003f46:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8003f48:	683b      	ldr	r3, [r7, #0]
 8003f4a:	689b      	ldr	r3, [r3, #8]
 8003f4c:	011b      	lsls	r3, r3, #4
 8003f4e:	697a      	ldr	r2, [r7, #20]
 8003f50:	4313      	orrs	r3, r2
 8003f52:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8003f54:	687b      	ldr	r3, [r7, #4]
 8003f56:	4a22      	ldr	r2, [pc, #136]	; (8003fe0 <TIM_OC2_SetConfig+0xe4>)
 8003f58:	4293      	cmp	r3, r2
 8003f5a:	d003      	beq.n	8003f64 <TIM_OC2_SetConfig+0x68>
 8003f5c:	687b      	ldr	r3, [r7, #4]
 8003f5e:	4a21      	ldr	r2, [pc, #132]	; (8003fe4 <TIM_OC2_SetConfig+0xe8>)
 8003f60:	4293      	cmp	r3, r2
 8003f62:	d10d      	bne.n	8003f80 <TIM_OC2_SetConfig+0x84>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8003f64:	697b      	ldr	r3, [r7, #20]
 8003f66:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 8003f6a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8003f6c:	683b      	ldr	r3, [r7, #0]
 8003f6e:	68db      	ldr	r3, [r3, #12]
 8003f70:	011b      	lsls	r3, r3, #4
 8003f72:	697a      	ldr	r2, [r7, #20]
 8003f74:	4313      	orrs	r3, r2
 8003f76:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8003f78:	697b      	ldr	r3, [r7, #20]
 8003f7a:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 8003f7e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8003f80:	687b      	ldr	r3, [r7, #4]
 8003f82:	4a17      	ldr	r2, [pc, #92]	; (8003fe0 <TIM_OC2_SetConfig+0xe4>)
 8003f84:	4293      	cmp	r3, r2
 8003f86:	d003      	beq.n	8003f90 <TIM_OC2_SetConfig+0x94>
 8003f88:	687b      	ldr	r3, [r7, #4]
 8003f8a:	4a16      	ldr	r2, [pc, #88]	; (8003fe4 <TIM_OC2_SetConfig+0xe8>)
 8003f8c:	4293      	cmp	r3, r2
 8003f8e:	d113      	bne.n	8003fb8 <TIM_OC2_SetConfig+0xbc>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8003f90:	693b      	ldr	r3, [r7, #16]
 8003f92:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8003f96:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 8003f98:	693b      	ldr	r3, [r7, #16]
 8003f9a:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8003f9e:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 8003fa0:	683b      	ldr	r3, [r7, #0]
 8003fa2:	695b      	ldr	r3, [r3, #20]
 8003fa4:	009b      	lsls	r3, r3, #2
 8003fa6:	693a      	ldr	r2, [r7, #16]
 8003fa8:	4313      	orrs	r3, r2
 8003faa:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 8003fac:	683b      	ldr	r3, [r7, #0]
 8003fae:	699b      	ldr	r3, [r3, #24]
 8003fb0:	009b      	lsls	r3, r3, #2
 8003fb2:	693a      	ldr	r2, [r7, #16]
 8003fb4:	4313      	orrs	r3, r2
 8003fb6:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8003fb8:	687b      	ldr	r3, [r7, #4]
 8003fba:	693a      	ldr	r2, [r7, #16]
 8003fbc:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 8003fbe:	687b      	ldr	r3, [r7, #4]
 8003fc0:	68fa      	ldr	r2, [r7, #12]
 8003fc2:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 8003fc4:	683b      	ldr	r3, [r7, #0]
 8003fc6:	685a      	ldr	r2, [r3, #4]
 8003fc8:	687b      	ldr	r3, [r7, #4]
 8003fca:	639a      	str	r2, [r3, #56]	; 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8003fcc:	687b      	ldr	r3, [r7, #4]
 8003fce:	697a      	ldr	r2, [r7, #20]
 8003fd0:	621a      	str	r2, [r3, #32]
}
 8003fd2:	bf00      	nop
 8003fd4:	371c      	adds	r7, #28
 8003fd6:	46bd      	mov	sp, r7
 8003fd8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fdc:	4770      	bx	lr
 8003fde:	bf00      	nop
 8003fe0:	40010000 	.word	0x40010000
 8003fe4:	40010400 	.word	0x40010400

08003fe8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8003fe8:	b480      	push	{r7}
 8003fea:	b087      	sub	sp, #28
 8003fec:	af00      	add	r7, sp, #0
 8003fee:	6078      	str	r0, [r7, #4]
 8003ff0:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8003ff2:	687b      	ldr	r3, [r7, #4]
 8003ff4:	6a1b      	ldr	r3, [r3, #32]
 8003ff6:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8003ff8:	687b      	ldr	r3, [r7, #4]
 8003ffa:	6a1b      	ldr	r3, [r3, #32]
 8003ffc:	f423 7280 	bic.w	r2, r3, #256	; 0x100
 8004000:	687b      	ldr	r3, [r7, #4]
 8004002:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8004004:	687b      	ldr	r3, [r7, #4]
 8004006:	685b      	ldr	r3, [r3, #4]
 8004008:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800400a:	687b      	ldr	r3, [r7, #4]
 800400c:	69db      	ldr	r3, [r3, #28]
 800400e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8004010:	68fb      	ldr	r3, [r7, #12]
 8004012:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004016:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 8004018:	68fb      	ldr	r3, [r7, #12]
 800401a:	f023 0303 	bic.w	r3, r3, #3
 800401e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8004020:	683b      	ldr	r3, [r7, #0]
 8004022:	681b      	ldr	r3, [r3, #0]
 8004024:	68fa      	ldr	r2, [r7, #12]
 8004026:	4313      	orrs	r3, r2
 8004028:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800402a:	697b      	ldr	r3, [r7, #20]
 800402c:	f423 7300 	bic.w	r3, r3, #512	; 0x200
 8004030:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8004032:	683b      	ldr	r3, [r7, #0]
 8004034:	689b      	ldr	r3, [r3, #8]
 8004036:	021b      	lsls	r3, r3, #8
 8004038:	697a      	ldr	r2, [r7, #20]
 800403a:	4313      	orrs	r3, r2
 800403c:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800403e:	687b      	ldr	r3, [r7, #4]
 8004040:	4a21      	ldr	r2, [pc, #132]	; (80040c8 <TIM_OC3_SetConfig+0xe0>)
 8004042:	4293      	cmp	r3, r2
 8004044:	d003      	beq.n	800404e <TIM_OC3_SetConfig+0x66>
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	4a20      	ldr	r2, [pc, #128]	; (80040cc <TIM_OC3_SetConfig+0xe4>)
 800404a:	4293      	cmp	r3, r2
 800404c:	d10d      	bne.n	800406a <TIM_OC3_SetConfig+0x82>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800404e:	697b      	ldr	r3, [r7, #20]
 8004050:	f423 6300 	bic.w	r3, r3, #2048	; 0x800
 8004054:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 8004056:	683b      	ldr	r3, [r7, #0]
 8004058:	68db      	ldr	r3, [r3, #12]
 800405a:	021b      	lsls	r3, r3, #8
 800405c:	697a      	ldr	r2, [r7, #20]
 800405e:	4313      	orrs	r3, r2
 8004060:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8004062:	697b      	ldr	r3, [r7, #20]
 8004064:	f423 6380 	bic.w	r3, r3, #1024	; 0x400
 8004068:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800406a:	687b      	ldr	r3, [r7, #4]
 800406c:	4a16      	ldr	r2, [pc, #88]	; (80040c8 <TIM_OC3_SetConfig+0xe0>)
 800406e:	4293      	cmp	r3, r2
 8004070:	d003      	beq.n	800407a <TIM_OC3_SetConfig+0x92>
 8004072:	687b      	ldr	r3, [r7, #4]
 8004074:	4a15      	ldr	r2, [pc, #84]	; (80040cc <TIM_OC3_SetConfig+0xe4>)
 8004076:	4293      	cmp	r3, r2
 8004078:	d113      	bne.n	80040a2 <TIM_OC3_SetConfig+0xba>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800407a:	693b      	ldr	r3, [r7, #16]
 800407c:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8004080:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 8004082:	693b      	ldr	r3, [r7, #16]
 8004084:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 8004088:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800408a:	683b      	ldr	r3, [r7, #0]
 800408c:	695b      	ldr	r3, [r3, #20]
 800408e:	011b      	lsls	r3, r3, #4
 8004090:	693a      	ldr	r2, [r7, #16]
 8004092:	4313      	orrs	r3, r2
 8004094:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 8004096:	683b      	ldr	r3, [r7, #0]
 8004098:	699b      	ldr	r3, [r3, #24]
 800409a:	011b      	lsls	r3, r3, #4
 800409c:	693a      	ldr	r2, [r7, #16]
 800409e:	4313      	orrs	r3, r2
 80040a0:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80040a2:	687b      	ldr	r3, [r7, #4]
 80040a4:	693a      	ldr	r2, [r7, #16]
 80040a6:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80040a8:	687b      	ldr	r3, [r7, #4]
 80040aa:	68fa      	ldr	r2, [r7, #12]
 80040ac:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80040ae:	683b      	ldr	r3, [r7, #0]
 80040b0:	685a      	ldr	r2, [r3, #4]
 80040b2:	687b      	ldr	r3, [r7, #4]
 80040b4:	63da      	str	r2, [r3, #60]	; 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80040b6:	687b      	ldr	r3, [r7, #4]
 80040b8:	697a      	ldr	r2, [r7, #20]
 80040ba:	621a      	str	r2, [r3, #32]
}
 80040bc:	bf00      	nop
 80040be:	371c      	adds	r7, #28
 80040c0:	46bd      	mov	sp, r7
 80040c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80040c6:	4770      	bx	lr
 80040c8:	40010000 	.word	0x40010000
 80040cc:	40010400 	.word	0x40010400

080040d0 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80040d0:	b480      	push	{r7}
 80040d2:	b087      	sub	sp, #28
 80040d4:	af00      	add	r7, sp, #0
 80040d6:	6078      	str	r0, [r7, #4]
 80040d8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80040da:	687b      	ldr	r3, [r7, #4]
 80040dc:	6a1b      	ldr	r3, [r3, #32]
 80040de:	613b      	str	r3, [r7, #16]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 80040e0:	687b      	ldr	r3, [r7, #4]
 80040e2:	6a1b      	ldr	r3, [r3, #32]
 80040e4:	f423 5280 	bic.w	r2, r3, #4096	; 0x1000
 80040e8:	687b      	ldr	r3, [r7, #4]
 80040ea:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 80040ec:	687b      	ldr	r3, [r7, #4]
 80040ee:	685b      	ldr	r3, [r3, #4]
 80040f0:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 80040f2:	687b      	ldr	r3, [r7, #4]
 80040f4:	69db      	ldr	r3, [r3, #28]
 80040f6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 80040f8:	68fb      	ldr	r3, [r7, #12]
 80040fa:	f423 43e0 	bic.w	r3, r3, #28672	; 0x7000
 80040fe:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 8004100:	68fb      	ldr	r3, [r7, #12]
 8004102:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8004106:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8004108:	683b      	ldr	r3, [r7, #0]
 800410a:	681b      	ldr	r3, [r3, #0]
 800410c:	021b      	lsls	r3, r3, #8
 800410e:	68fa      	ldr	r2, [r7, #12]
 8004110:	4313      	orrs	r3, r2
 8004112:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8004114:	693b      	ldr	r3, [r7, #16]
 8004116:	f423 5300 	bic.w	r3, r3, #8192	; 0x2000
 800411a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800411c:	683b      	ldr	r3, [r7, #0]
 800411e:	689b      	ldr	r3, [r3, #8]
 8004120:	031b      	lsls	r3, r3, #12
 8004122:	693a      	ldr	r2, [r7, #16]
 8004124:	4313      	orrs	r3, r2
 8004126:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8004128:	687b      	ldr	r3, [r7, #4]
 800412a:	4a12      	ldr	r2, [pc, #72]	; (8004174 <TIM_OC4_SetConfig+0xa4>)
 800412c:	4293      	cmp	r3, r2
 800412e:	d003      	beq.n	8004138 <TIM_OC4_SetConfig+0x68>
 8004130:	687b      	ldr	r3, [r7, #4]
 8004132:	4a11      	ldr	r2, [pc, #68]	; (8004178 <TIM_OC4_SetConfig+0xa8>)
 8004134:	4293      	cmp	r3, r2
 8004136:	d109      	bne.n	800414c <TIM_OC4_SetConfig+0x7c>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 8004138:	697b      	ldr	r3, [r7, #20]
 800413a:	f423 4380 	bic.w	r3, r3, #16384	; 0x4000
 800413e:	617b      	str	r3, [r7, #20]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 8004140:	683b      	ldr	r3, [r7, #0]
 8004142:	695b      	ldr	r3, [r3, #20]
 8004144:	019b      	lsls	r3, r3, #6
 8004146:	697a      	ldr	r2, [r7, #20]
 8004148:	4313      	orrs	r3, r2
 800414a:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800414c:	687b      	ldr	r3, [r7, #4]
 800414e:	697a      	ldr	r2, [r7, #20]
 8004150:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 8004152:	687b      	ldr	r3, [r7, #4]
 8004154:	68fa      	ldr	r2, [r7, #12]
 8004156:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 8004158:	683b      	ldr	r3, [r7, #0]
 800415a:	685a      	ldr	r2, [r3, #4]
 800415c:	687b      	ldr	r3, [r7, #4]
 800415e:	641a      	str	r2, [r3, #64]	; 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8004160:	687b      	ldr	r3, [r7, #4]
 8004162:	693a      	ldr	r2, [r7, #16]
 8004164:	621a      	str	r2, [r3, #32]
}
 8004166:	bf00      	nop
 8004168:	371c      	adds	r7, #28
 800416a:	46bd      	mov	sp, r7
 800416c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004170:	4770      	bx	lr
 8004172:	bf00      	nop
 8004174:	40010000 	.word	0x40010000
 8004178:	40010400 	.word	0x40010400

0800417c <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800417c:	b480      	push	{r7}
 800417e:	b087      	sub	sp, #28
 8004180:	af00      	add	r7, sp, #0
 8004182:	60f8      	str	r0, [r7, #12]
 8004184:	60b9      	str	r1, [r7, #8]
 8004186:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8004188:	68fb      	ldr	r3, [r7, #12]
 800418a:	6a1b      	ldr	r3, [r3, #32]
 800418c:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800418e:	68fb      	ldr	r3, [r7, #12]
 8004190:	6a1b      	ldr	r3, [r3, #32]
 8004192:	f023 0201 	bic.w	r2, r3, #1
 8004196:	68fb      	ldr	r3, [r7, #12]
 8004198:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800419a:	68fb      	ldr	r3, [r7, #12]
 800419c:	699b      	ldr	r3, [r3, #24]
 800419e:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 80041a0:	693b      	ldr	r3, [r7, #16]
 80041a2:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 80041a6:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 80041a8:	687b      	ldr	r3, [r7, #4]
 80041aa:	011b      	lsls	r3, r3, #4
 80041ac:	693a      	ldr	r2, [r7, #16]
 80041ae:	4313      	orrs	r3, r2
 80041b0:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 80041b2:	697b      	ldr	r3, [r7, #20]
 80041b4:	f023 030a 	bic.w	r3, r3, #10
 80041b8:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 80041ba:	697a      	ldr	r2, [r7, #20]
 80041bc:	68bb      	ldr	r3, [r7, #8]
 80041be:	4313      	orrs	r3, r2
 80041c0:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 80041c2:	68fb      	ldr	r3, [r7, #12]
 80041c4:	693a      	ldr	r2, [r7, #16]
 80041c6:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80041c8:	68fb      	ldr	r3, [r7, #12]
 80041ca:	697a      	ldr	r2, [r7, #20]
 80041cc:	621a      	str	r2, [r3, #32]
}
 80041ce:	bf00      	nop
 80041d0:	371c      	adds	r7, #28
 80041d2:	46bd      	mov	sp, r7
 80041d4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80041d8:	4770      	bx	lr

080041da <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80041da:	b480      	push	{r7}
 80041dc:	b087      	sub	sp, #28
 80041de:	af00      	add	r7, sp, #0
 80041e0:	60f8      	str	r0, [r7, #12]
 80041e2:	60b9      	str	r1, [r7, #8]
 80041e4:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 80041e6:	68fb      	ldr	r3, [r7, #12]
 80041e8:	6a1b      	ldr	r3, [r3, #32]
 80041ea:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80041ec:	68fb      	ldr	r3, [r7, #12]
 80041ee:	6a1b      	ldr	r3, [r3, #32]
 80041f0:	f023 0210 	bic.w	r2, r3, #16
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 80041f8:	68fb      	ldr	r3, [r7, #12]
 80041fa:	699b      	ldr	r3, [r3, #24]
 80041fc:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 80041fe:	693b      	ldr	r3, [r7, #16]
 8004200:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
 8004204:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8004206:	687b      	ldr	r3, [r7, #4]
 8004208:	031b      	lsls	r3, r3, #12
 800420a:	693a      	ldr	r2, [r7, #16]
 800420c:	4313      	orrs	r3, r2
 800420e:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 8004210:	697b      	ldr	r3, [r7, #20]
 8004212:	f023 03a0 	bic.w	r3, r3, #160	; 0xa0
 8004216:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8004218:	68bb      	ldr	r3, [r7, #8]
 800421a:	011b      	lsls	r3, r3, #4
 800421c:	697a      	ldr	r2, [r7, #20]
 800421e:	4313      	orrs	r3, r2
 8004220:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 8004222:	68fb      	ldr	r3, [r7, #12]
 8004224:	693a      	ldr	r2, [r7, #16]
 8004226:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8004228:	68fb      	ldr	r3, [r7, #12]
 800422a:	697a      	ldr	r2, [r7, #20]
 800422c:	621a      	str	r2, [r3, #32]
}
 800422e:	bf00      	nop
 8004230:	371c      	adds	r7, #28
 8004232:	46bd      	mov	sp, r7
 8004234:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004238:	4770      	bx	lr

0800423a <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800423a:	b480      	push	{r7}
 800423c:	b085      	sub	sp, #20
 800423e:	af00      	add	r7, sp, #0
 8004240:	6078      	str	r0, [r7, #4]
 8004242:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 8004244:	687b      	ldr	r3, [r7, #4]
 8004246:	689b      	ldr	r3, [r3, #8]
 8004248:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800424a:	68fb      	ldr	r3, [r7, #12]
 800424c:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8004250:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 8004252:	683a      	ldr	r2, [r7, #0]
 8004254:	68fb      	ldr	r3, [r7, #12]
 8004256:	4313      	orrs	r3, r2
 8004258:	f043 0307 	orr.w	r3, r3, #7
 800425c:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800425e:	687b      	ldr	r3, [r7, #4]
 8004260:	68fa      	ldr	r2, [r7, #12]
 8004262:	609a      	str	r2, [r3, #8]
}
 8004264:	bf00      	nop
 8004266:	3714      	adds	r7, #20
 8004268:	46bd      	mov	sp, r7
 800426a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800426e:	4770      	bx	lr

08004270 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 8004270:	b480      	push	{r7}
 8004272:	b087      	sub	sp, #28
 8004274:	af00      	add	r7, sp, #0
 8004276:	60f8      	str	r0, [r7, #12]
 8004278:	60b9      	str	r1, [r7, #8]
 800427a:	607a      	str	r2, [r7, #4]
 800427c:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800427e:	68fb      	ldr	r3, [r7, #12]
 8004280:	689b      	ldr	r3, [r3, #8]
 8004282:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8004284:	697b      	ldr	r3, [r7, #20]
 8004286:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800428a:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800428c:	683b      	ldr	r3, [r7, #0]
 800428e:	021a      	lsls	r2, r3, #8
 8004290:	687b      	ldr	r3, [r7, #4]
 8004292:	431a      	orrs	r2, r3
 8004294:	68bb      	ldr	r3, [r7, #8]
 8004296:	4313      	orrs	r3, r2
 8004298:	697a      	ldr	r2, [r7, #20]
 800429a:	4313      	orrs	r3, r2
 800429c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800429e:	68fb      	ldr	r3, [r7, #12]
 80042a0:	697a      	ldr	r2, [r7, #20]
 80042a2:	609a      	str	r2, [r3, #8]
}
 80042a4:	bf00      	nop
 80042a6:	371c      	adds	r7, #28
 80042a8:	46bd      	mov	sp, r7
 80042aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042ae:	4770      	bx	lr

080042b0 <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 80042b0:	b480      	push	{r7}
 80042b2:	b087      	sub	sp, #28
 80042b4:	af00      	add	r7, sp, #0
 80042b6:	60f8      	str	r0, [r7, #12]
 80042b8:	60b9      	str	r1, [r7, #8]
 80042ba:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 80042bc:	68bb      	ldr	r3, [r7, #8]
 80042be:	f003 031f 	and.w	r3, r3, #31
 80042c2:	2201      	movs	r2, #1
 80042c4:	fa02 f303 	lsl.w	r3, r2, r3
 80042c8:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	6a1a      	ldr	r2, [r3, #32]
 80042ce:	697b      	ldr	r3, [r7, #20]
 80042d0:	43db      	mvns	r3, r3
 80042d2:	401a      	ands	r2, r3
 80042d4:	68fb      	ldr	r3, [r7, #12]
 80042d6:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 80042d8:	68fb      	ldr	r3, [r7, #12]
 80042da:	6a1a      	ldr	r2, [r3, #32]
 80042dc:	68bb      	ldr	r3, [r7, #8]
 80042de:	f003 031f 	and.w	r3, r3, #31
 80042e2:	6879      	ldr	r1, [r7, #4]
 80042e4:	fa01 f303 	lsl.w	r3, r1, r3
 80042e8:	431a      	orrs	r2, r3
 80042ea:	68fb      	ldr	r3, [r7, #12]
 80042ec:	621a      	str	r2, [r3, #32]
}
 80042ee:	bf00      	nop
 80042f0:	371c      	adds	r7, #28
 80042f2:	46bd      	mov	sp, r7
 80042f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042f8:	4770      	bx	lr
	...

080042fc <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80042fc:	b480      	push	{r7}
 80042fe:	b085      	sub	sp, #20
 8004300:	af00      	add	r7, sp, #0
 8004302:	6078      	str	r0, [r7, #4]
 8004304:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	f893 303c 	ldrb.w	r3, [r3, #60]	; 0x3c
 800430c:	2b01      	cmp	r3, #1
 800430e:	d101      	bne.n	8004314 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8004310:	2302      	movs	r3, #2
 8004312:	e05a      	b.n	80043ca <HAL_TIMEx_MasterConfigSynchronization+0xce>
 8004314:	687b      	ldr	r3, [r7, #4]
 8004316:	2201      	movs	r2, #1
 8004318:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	2202      	movs	r2, #2
 8004320:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 8004324:	687b      	ldr	r3, [r7, #4]
 8004326:	681b      	ldr	r3, [r3, #0]
 8004328:	685b      	ldr	r3, [r3, #4]
 800432a:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800432c:	687b      	ldr	r3, [r7, #4]
 800432e:	681b      	ldr	r3, [r3, #0]
 8004330:	689b      	ldr	r3, [r3, #8]
 8004332:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 8004334:	68fb      	ldr	r3, [r7, #12]
 8004336:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 800433a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800433c:	683b      	ldr	r3, [r7, #0]
 800433e:	681b      	ldr	r3, [r3, #0]
 8004340:	68fa      	ldr	r2, [r7, #12]
 8004342:	4313      	orrs	r3, r2
 8004344:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	681b      	ldr	r3, [r3, #0]
 800434a:	68fa      	ldr	r2, [r7, #12]
 800434c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800434e:	687b      	ldr	r3, [r7, #4]
 8004350:	681b      	ldr	r3, [r3, #0]
 8004352:	4a21      	ldr	r2, [pc, #132]	; (80043d8 <HAL_TIMEx_MasterConfigSynchronization+0xdc>)
 8004354:	4293      	cmp	r3, r2
 8004356:	d022      	beq.n	800439e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004358:	687b      	ldr	r3, [r7, #4]
 800435a:	681b      	ldr	r3, [r3, #0]
 800435c:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8004360:	d01d      	beq.n	800439e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004362:	687b      	ldr	r3, [r7, #4]
 8004364:	681b      	ldr	r3, [r3, #0]
 8004366:	4a1d      	ldr	r2, [pc, #116]	; (80043dc <HAL_TIMEx_MasterConfigSynchronization+0xe0>)
 8004368:	4293      	cmp	r3, r2
 800436a:	d018      	beq.n	800439e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	681b      	ldr	r3, [r3, #0]
 8004370:	4a1b      	ldr	r2, [pc, #108]	; (80043e0 <HAL_TIMEx_MasterConfigSynchronization+0xe4>)
 8004372:	4293      	cmp	r3, r2
 8004374:	d013      	beq.n	800439e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004376:	687b      	ldr	r3, [r7, #4]
 8004378:	681b      	ldr	r3, [r3, #0]
 800437a:	4a1a      	ldr	r2, [pc, #104]	; (80043e4 <HAL_TIMEx_MasterConfigSynchronization+0xe8>)
 800437c:	4293      	cmp	r3, r2
 800437e:	d00e      	beq.n	800439e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	4a18      	ldr	r2, [pc, #96]	; (80043e8 <HAL_TIMEx_MasterConfigSynchronization+0xec>)
 8004386:	4293      	cmp	r3, r2
 8004388:	d009      	beq.n	800439e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 800438a:	687b      	ldr	r3, [r7, #4]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	4a17      	ldr	r2, [pc, #92]	; (80043ec <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8004390:	4293      	cmp	r3, r2
 8004392:	d004      	beq.n	800439e <HAL_TIMEx_MasterConfigSynchronization+0xa2>
 8004394:	687b      	ldr	r3, [r7, #4]
 8004396:	681b      	ldr	r3, [r3, #0]
 8004398:	4a15      	ldr	r2, [pc, #84]	; (80043f0 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800439a:	4293      	cmp	r3, r2
 800439c:	d10c      	bne.n	80043b8 <HAL_TIMEx_MasterConfigSynchronization+0xbc>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800439e:	68bb      	ldr	r3, [r7, #8]
 80043a0:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 80043a4:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 80043a6:	683b      	ldr	r3, [r7, #0]
 80043a8:	685b      	ldr	r3, [r3, #4]
 80043aa:	68ba      	ldr	r2, [r7, #8]
 80043ac:	4313      	orrs	r3, r2
 80043ae:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	681b      	ldr	r3, [r3, #0]
 80043b4:	68ba      	ldr	r2, [r7, #8]
 80043b6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80043b8:	687b      	ldr	r3, [r7, #4]
 80043ba:	2201      	movs	r2, #1
 80043bc:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  __HAL_UNLOCK(htim);
 80043c0:	687b      	ldr	r3, [r7, #4]
 80043c2:	2200      	movs	r2, #0
 80043c4:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c

  return HAL_OK;
 80043c8:	2300      	movs	r3, #0
}
 80043ca:	4618      	mov	r0, r3
 80043cc:	3714      	adds	r7, #20
 80043ce:	46bd      	mov	sp, r7
 80043d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80043d4:	4770      	bx	lr
 80043d6:	bf00      	nop
 80043d8:	40010000 	.word	0x40010000
 80043dc:	40000400 	.word	0x40000400
 80043e0:	40000800 	.word	0x40000800
 80043e4:	40000c00 	.word	0x40000c00
 80043e8:	40010400 	.word	0x40010400
 80043ec:	40014000 	.word	0x40014000
 80043f0:	40001800 	.word	0x40001800

080043f4 <HAL_UART_Init>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 80043f4:	b580      	push	{r7, lr}
 80043f6:	b082      	sub	sp, #8
 80043f8:	af00      	add	r7, sp, #0
 80043fa:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 80043fc:	687b      	ldr	r3, [r7, #4]
 80043fe:	2b00      	cmp	r3, #0
 8004400:	d101      	bne.n	8004406 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8004402:	2301      	movs	r3, #1
 8004404:	e042      	b.n	800448c <HAL_UART_Init+0x98>
    assert_param(IS_UART_INSTANCE(huart->Instance));
  }
  assert_param(IS_UART_WORD_LENGTH(huart->Init.WordLength));
  assert_param(IS_UART_OVERSAMPLING(huart->Init.OverSampling));

  if (huart->gState == HAL_UART_STATE_RESET)
 8004406:	687b      	ldr	r3, [r7, #4]
 8004408:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 800440c:	b2db      	uxtb	r3, r3
 800440e:	2b00      	cmp	r3, #0
 8004410:	d106      	bne.n	8004420 <HAL_UART_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8004412:	687b      	ldr	r3, [r7, #4]
 8004414:	2200      	movs	r2, #0
 8004416:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800441a:	6878      	ldr	r0, [r7, #4]
 800441c:	f7fd ff32 	bl	8002284 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8004420:	687b      	ldr	r3, [r7, #4]
 8004422:	2224      	movs	r2, #36	; 0x24
 8004424:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

  /* Disable the peripheral */
  __HAL_UART_DISABLE(huart);
 8004428:	687b      	ldr	r3, [r7, #4]
 800442a:	681b      	ldr	r3, [r3, #0]
 800442c:	68da      	ldr	r2, [r3, #12]
 800442e:	687b      	ldr	r3, [r7, #4]
 8004430:	681b      	ldr	r3, [r3, #0]
 8004432:	f422 5200 	bic.w	r2, r2, #8192	; 0x2000
 8004436:	60da      	str	r2, [r3, #12]

  /* Set the UART Communication parameters */
  UART_SetConfig(huart);
 8004438:	6878      	ldr	r0, [r7, #4]
 800443a:	f000 fdf3 	bl	8005024 <UART_SetConfig>

  /* In asynchronous mode, the following bits must be kept cleared:
     - LINEN and CLKEN bits in the USART_CR2 register,
     - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800443e:	687b      	ldr	r3, [r7, #4]
 8004440:	681b      	ldr	r3, [r3, #0]
 8004442:	691a      	ldr	r2, [r3, #16]
 8004444:	687b      	ldr	r3, [r7, #4]
 8004446:	681b      	ldr	r3, [r3, #0]
 8004448:	f422 4290 	bic.w	r2, r2, #18432	; 0x4800
 800444c:	611a      	str	r2, [r3, #16]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800444e:	687b      	ldr	r3, [r7, #4]
 8004450:	681b      	ldr	r3, [r3, #0]
 8004452:	695a      	ldr	r2, [r3, #20]
 8004454:	687b      	ldr	r3, [r7, #4]
 8004456:	681b      	ldr	r3, [r3, #0]
 8004458:	f022 022a 	bic.w	r2, r2, #42	; 0x2a
 800445c:	615a      	str	r2, [r3, #20]

  /* Enable the peripheral */
  __HAL_UART_ENABLE(huart);
 800445e:	687b      	ldr	r3, [r7, #4]
 8004460:	681b      	ldr	r3, [r3, #0]
 8004462:	68da      	ldr	r2, [r3, #12]
 8004464:	687b      	ldr	r3, [r7, #4]
 8004466:	681b      	ldr	r3, [r3, #0]
 8004468:	f442 5200 	orr.w	r2, r2, #8192	; 0x2000
 800446c:	60da      	str	r2, [r3, #12]

  /* Initialize the UART state */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800446e:	687b      	ldr	r3, [r7, #4]
 8004470:	2200      	movs	r2, #0
 8004472:	645a      	str	r2, [r3, #68]	; 0x44
  huart->gState = HAL_UART_STATE_READY;
 8004474:	687b      	ldr	r3, [r7, #4]
 8004476:	2220      	movs	r2, #32
 8004478:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
  huart->RxState = HAL_UART_STATE_READY;
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	2220      	movs	r2, #32
 8004480:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004484:	687b      	ldr	r3, [r7, #4]
 8004486:	2200      	movs	r2, #0
 8004488:	635a      	str	r2, [r3, #52]	; 0x34

  return HAL_OK;
 800448a:	2300      	movs	r3, #0
}
 800448c:	4618      	mov	r0, r3
 800448e:	3708      	adds	r7, #8
 8004490:	46bd      	mov	sp, r7
 8004492:	bd80      	pop	{r7, pc}

08004494 <HAL_UART_Transmit>:
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 8004494:	b580      	push	{r7, lr}
 8004496:	b08a      	sub	sp, #40	; 0x28
 8004498:	af02      	add	r7, sp, #8
 800449a:	60f8      	str	r0, [r7, #12]
 800449c:	60b9      	str	r1, [r7, #8]
 800449e:	603b      	str	r3, [r7, #0]
 80044a0:	4613      	mov	r3, r2
 80044a2:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart = 0U;
 80044a4:	2300      	movs	r3, #0
 80044a6:	617b      	str	r3, [r7, #20]

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80044a8:	68fb      	ldr	r3, [r7, #12]
 80044aa:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80044ae:	b2db      	uxtb	r3, r3
 80044b0:	2b20      	cmp	r3, #32
 80044b2:	d175      	bne.n	80045a0 <HAL_UART_Transmit+0x10c>
  {
    if ((pData == NULL) || (Size == 0U))
 80044b4:	68bb      	ldr	r3, [r7, #8]
 80044b6:	2b00      	cmp	r3, #0
 80044b8:	d002      	beq.n	80044c0 <HAL_UART_Transmit+0x2c>
 80044ba:	88fb      	ldrh	r3, [r7, #6]
 80044bc:	2b00      	cmp	r3, #0
 80044be:	d101      	bne.n	80044c4 <HAL_UART_Transmit+0x30>
    {
      return  HAL_ERROR;
 80044c0:	2301      	movs	r3, #1
 80044c2:	e06e      	b.n	80045a2 <HAL_UART_Transmit+0x10e>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80044c4:	68fb      	ldr	r3, [r7, #12]
 80044c6:	2200      	movs	r2, #0
 80044c8:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80044ca:	68fb      	ldr	r3, [r7, #12]
 80044cc:	2221      	movs	r2, #33	; 0x21
 80044ce:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 80044d2:	f7fe f851 	bl	8002578 <HAL_GetTick>
 80044d6:	6178      	str	r0, [r7, #20]

    huart->TxXferSize = Size;
 80044d8:	68fb      	ldr	r3, [r7, #12]
 80044da:	88fa      	ldrh	r2, [r7, #6]
 80044dc:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	88fa      	ldrh	r2, [r7, #6]
 80044e2:	84da      	strh	r2, [r3, #38]	; 0x26

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 80044e4:	68fb      	ldr	r3, [r7, #12]
 80044e6:	689b      	ldr	r3, [r3, #8]
 80044e8:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 80044ec:	d108      	bne.n	8004500 <HAL_UART_Transmit+0x6c>
 80044ee:	68fb      	ldr	r3, [r7, #12]
 80044f0:	691b      	ldr	r3, [r3, #16]
 80044f2:	2b00      	cmp	r3, #0
 80044f4:	d104      	bne.n	8004500 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 80044f6:	2300      	movs	r3, #0
 80044f8:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 80044fa:	68bb      	ldr	r3, [r7, #8]
 80044fc:	61bb      	str	r3, [r7, #24]
 80044fe:	e003      	b.n	8004508 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8004500:	68bb      	ldr	r3, [r7, #8]
 8004502:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8004504:	2300      	movs	r3, #0
 8004506:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 8004508:	e02e      	b.n	8004568 <HAL_UART_Transmit+0xd4>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800450a:	683b      	ldr	r3, [r7, #0]
 800450c:	9300      	str	r3, [sp, #0]
 800450e:	697b      	ldr	r3, [r7, #20]
 8004510:	2200      	movs	r2, #0
 8004512:	2180      	movs	r1, #128	; 0x80
 8004514:	68f8      	ldr	r0, [r7, #12]
 8004516:	f000 fb55 	bl	8004bc4 <UART_WaitOnFlagUntilTimeout>
 800451a:	4603      	mov	r3, r0
 800451c:	2b00      	cmp	r3, #0
 800451e:	d005      	beq.n	800452c <HAL_UART_Transmit+0x98>
      {
        huart->gState = HAL_UART_STATE_READY;
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	2220      	movs	r2, #32
 8004524:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

        return HAL_TIMEOUT;
 8004528:	2303      	movs	r3, #3
 800452a:	e03a      	b.n	80045a2 <HAL_UART_Transmit+0x10e>
      }
      if (pdata8bits == NULL)
 800452c:	69fb      	ldr	r3, [r7, #28]
 800452e:	2b00      	cmp	r3, #0
 8004530:	d10b      	bne.n	800454a <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->DR = (uint16_t)(*pdata16bits & 0x01FFU);
 8004532:	69bb      	ldr	r3, [r7, #24]
 8004534:	881b      	ldrh	r3, [r3, #0]
 8004536:	461a      	mov	r2, r3
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	681b      	ldr	r3, [r3, #0]
 800453c:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004540:	605a      	str	r2, [r3, #4]
        pdata16bits++;
 8004542:	69bb      	ldr	r3, [r7, #24]
 8004544:	3302      	adds	r3, #2
 8004546:	61bb      	str	r3, [r7, #24]
 8004548:	e007      	b.n	800455a <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->DR = (uint8_t)(*pdata8bits & 0xFFU);
 800454a:	69fb      	ldr	r3, [r7, #28]
 800454c:	781a      	ldrb	r2, [r3, #0]
 800454e:	68fb      	ldr	r3, [r7, #12]
 8004550:	681b      	ldr	r3, [r3, #0]
 8004552:	605a      	str	r2, [r3, #4]
        pdata8bits++;
 8004554:	69fb      	ldr	r3, [r7, #28]
 8004556:	3301      	adds	r3, #1
 8004558:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800455a:	68fb      	ldr	r3, [r7, #12]
 800455c:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800455e:	b29b      	uxth	r3, r3
 8004560:	3b01      	subs	r3, #1
 8004562:	b29a      	uxth	r2, r3
 8004564:	68fb      	ldr	r3, [r7, #12]
 8004566:	84da      	strh	r2, [r3, #38]	; 0x26
    while (huart->TxXferCount > 0U)
 8004568:	68fb      	ldr	r3, [r7, #12]
 800456a:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 800456c:	b29b      	uxth	r3, r3
 800456e:	2b00      	cmp	r3, #0
 8004570:	d1cb      	bne.n	800450a <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 8004572:	683b      	ldr	r3, [r7, #0]
 8004574:	9300      	str	r3, [sp, #0]
 8004576:	697b      	ldr	r3, [r7, #20]
 8004578:	2200      	movs	r2, #0
 800457a:	2140      	movs	r1, #64	; 0x40
 800457c:	68f8      	ldr	r0, [r7, #12]
 800457e:	f000 fb21 	bl	8004bc4 <UART_WaitOnFlagUntilTimeout>
 8004582:	4603      	mov	r3, r0
 8004584:	2b00      	cmp	r3, #0
 8004586:	d005      	beq.n	8004594 <HAL_UART_Transmit+0x100>
    {
      huart->gState = HAL_UART_STATE_READY;
 8004588:	68fb      	ldr	r3, [r7, #12]
 800458a:	2220      	movs	r2, #32
 800458c:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

      return HAL_TIMEOUT;
 8004590:	2303      	movs	r3, #3
 8004592:	e006      	b.n	80045a2 <HAL_UART_Transmit+0x10e>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 8004594:	68fb      	ldr	r3, [r7, #12]
 8004596:	2220      	movs	r2, #32
 8004598:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    return HAL_OK;
 800459c:	2300      	movs	r3, #0
 800459e:	e000      	b.n	80045a2 <HAL_UART_Transmit+0x10e>
  }
  else
  {
    return HAL_BUSY;
 80045a0:	2302      	movs	r3, #2
  }
}
 80045a2:	4618      	mov	r0, r3
 80045a4:	3720      	adds	r7, #32
 80045a6:	46bd      	mov	sp, r7
 80045a8:	bd80      	pop	{r7, pc}

080045aa <HAL_UART_Transmit_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be sent
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit_IT(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size)
{
 80045aa:	b480      	push	{r7}
 80045ac:	b085      	sub	sp, #20
 80045ae:	af00      	add	r7, sp, #0
 80045b0:	60f8      	str	r0, [r7, #12]
 80045b2:	60b9      	str	r1, [r7, #8]
 80045b4:	4613      	mov	r3, r2
 80045b6:	80fb      	strh	r3, [r7, #6]
  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 80045b8:	68fb      	ldr	r3, [r7, #12]
 80045ba:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 80045be:	b2db      	uxtb	r3, r3
 80045c0:	2b20      	cmp	r3, #32
 80045c2:	d121      	bne.n	8004608 <HAL_UART_Transmit_IT+0x5e>
  {
    if ((pData == NULL) || (Size == 0U))
 80045c4:	68bb      	ldr	r3, [r7, #8]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d002      	beq.n	80045d0 <HAL_UART_Transmit_IT+0x26>
 80045ca:	88fb      	ldrh	r3, [r7, #6]
 80045cc:	2b00      	cmp	r3, #0
 80045ce:	d101      	bne.n	80045d4 <HAL_UART_Transmit_IT+0x2a>
    {
      return HAL_ERROR;
 80045d0:	2301      	movs	r3, #1
 80045d2:	e01a      	b.n	800460a <HAL_UART_Transmit_IT+0x60>
    }

    huart->pTxBuffPtr = pData;
 80045d4:	68fb      	ldr	r3, [r7, #12]
 80045d6:	68ba      	ldr	r2, [r7, #8]
 80045d8:	621a      	str	r2, [r3, #32]
    huart->TxXferSize = Size;
 80045da:	68fb      	ldr	r3, [r7, #12]
 80045dc:	88fa      	ldrh	r2, [r7, #6]
 80045de:	849a      	strh	r2, [r3, #36]	; 0x24
    huart->TxXferCount = Size;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	88fa      	ldrh	r2, [r7, #6]
 80045e4:	84da      	strh	r2, [r3, #38]	; 0x26

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	2200      	movs	r2, #0
 80045ea:	645a      	str	r2, [r3, #68]	; 0x44
    huart->gState = HAL_UART_STATE_BUSY_TX;
 80045ec:	68fb      	ldr	r3, [r7, #12]
 80045ee:	2221      	movs	r2, #33	; 0x21
 80045f0:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41

    /* Enable the UART Transmit data register empty Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_TXE);
 80045f4:	68fb      	ldr	r3, [r7, #12]
 80045f6:	681b      	ldr	r3, [r3, #0]
 80045f8:	68da      	ldr	r2, [r3, #12]
 80045fa:	68fb      	ldr	r3, [r7, #12]
 80045fc:	681b      	ldr	r3, [r3, #0]
 80045fe:	f042 0280 	orr.w	r2, r2, #128	; 0x80
 8004602:	60da      	str	r2, [r3, #12]

    return HAL_OK;
 8004604:	2300      	movs	r3, #0
 8004606:	e000      	b.n	800460a <HAL_UART_Transmit_IT+0x60>
  }
  else
  {
    return HAL_BUSY;
 8004608:	2302      	movs	r3, #2
  }
}
 800460a:	4618      	mov	r0, r3
 800460c:	3714      	adds	r7, #20
 800460e:	46bd      	mov	sp, r7
 8004610:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004614:	4770      	bx	lr

08004616 <HAL_UART_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004616:	b580      	push	{r7, lr}
 8004618:	b084      	sub	sp, #16
 800461a:	af00      	add	r7, sp, #0
 800461c:	60f8      	str	r0, [r7, #12]
 800461e:	60b9      	str	r1, [r7, #8]
 8004620:	4613      	mov	r3, r2
 8004622:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 8004624:	68fb      	ldr	r3, [r7, #12]
 8004626:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 800462a:	b2db      	uxtb	r3, r3
 800462c:	2b20      	cmp	r3, #32
 800462e:	d112      	bne.n	8004656 <HAL_UART_Receive_IT+0x40>
  {
    if ((pData == NULL) || (Size == 0U))
 8004630:	68bb      	ldr	r3, [r7, #8]
 8004632:	2b00      	cmp	r3, #0
 8004634:	d002      	beq.n	800463c <HAL_UART_Receive_IT+0x26>
 8004636:	88fb      	ldrh	r3, [r7, #6]
 8004638:	2b00      	cmp	r3, #0
 800463a:	d101      	bne.n	8004640 <HAL_UART_Receive_IT+0x2a>
    {
      return HAL_ERROR;
 800463c:	2301      	movs	r3, #1
 800463e:	e00b      	b.n	8004658 <HAL_UART_Receive_IT+0x42>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004640:	68fb      	ldr	r3, [r7, #12]
 8004642:	2200      	movs	r2, #0
 8004644:	631a      	str	r2, [r3, #48]	; 0x30

    return (UART_Start_Receive_IT(huart, pData, Size));
 8004646:	88fb      	ldrh	r3, [r7, #6]
 8004648:	461a      	mov	r2, r3
 800464a:	68b9      	ldr	r1, [r7, #8]
 800464c:	68f8      	ldr	r0, [r7, #12]
 800464e:	f000 fb12 	bl	8004c76 <UART_Start_Receive_IT>
 8004652:	4603      	mov	r3, r0
 8004654:	e000      	b.n	8004658 <HAL_UART_Receive_IT+0x42>
  }
  else
  {
    return HAL_BUSY;
 8004656:	2302      	movs	r3, #2
  }
}
 8004658:	4618      	mov	r0, r3
 800465a:	3710      	adds	r7, #16
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}

08004660 <HAL_UART_IRQHandler>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8004660:	b580      	push	{r7, lr}
 8004662:	b0ba      	sub	sp, #232	; 0xe8
 8004664:	af00      	add	r7, sp, #0
 8004666:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->SR);
 8004668:	687b      	ldr	r3, [r7, #4]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	681b      	ldr	r3, [r3, #0]
 800466e:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8004672:	687b      	ldr	r3, [r7, #4]
 8004674:	681b      	ldr	r3, [r3, #0]
 8004676:	68db      	ldr	r3, [r3, #12]
 8004678:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800467c:	687b      	ldr	r3, [r7, #4]
 800467e:	681b      	ldr	r3, [r3, #0]
 8004680:	695b      	ldr	r3, [r3, #20]
 8004682:	f8c7 30dc 	str.w	r3, [r7, #220]	; 0xdc
  uint32_t errorflags = 0x00U;
 8004686:	2300      	movs	r3, #0
 8004688:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  uint32_t dmarequest = 0x00U;
 800468c:	2300      	movs	r3, #0
 800468e:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_SR_PE | USART_SR_FE | USART_SR_ORE | USART_SR_NE));
 8004692:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004696:	f003 030f 	and.w	r3, r3, #15
 800469a:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
  if (errorflags == RESET)
 800469e:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80046a2:	2b00      	cmp	r3, #0
 80046a4:	d10f      	bne.n	80046c6 <HAL_UART_IRQHandler+0x66>
  {
    /* UART in mode Receiver -------------------------------------------------*/
    if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 80046a6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046aa:	f003 0320 	and.w	r3, r3, #32
 80046ae:	2b00      	cmp	r3, #0
 80046b0:	d009      	beq.n	80046c6 <HAL_UART_IRQHandler+0x66>
 80046b2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046b6:	f003 0320 	and.w	r3, r3, #32
 80046ba:	2b00      	cmp	r3, #0
 80046bc:	d003      	beq.n	80046c6 <HAL_UART_IRQHandler+0x66>
    {
      UART_Receive_IT(huart);
 80046be:	6878      	ldr	r0, [r7, #4]
 80046c0:	f000 fbf2 	bl	8004ea8 <UART_Receive_IT>
      return;
 80046c4:	e25b      	b.n	8004b7e <HAL_UART_IRQHandler+0x51e>
    }
  }

  /* If some errors occur */
  if ((errorflags != RESET) && (((cr3its & USART_CR3_EIE) != RESET)
 80046c6:	f8d7 30d8 	ldr.w	r3, [r7, #216]	; 0xd8
 80046ca:	2b00      	cmp	r3, #0
 80046cc:	f000 80de 	beq.w	800488c <HAL_UART_IRQHandler+0x22c>
 80046d0:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 80046d4:	f003 0301 	and.w	r3, r3, #1
 80046d8:	2b00      	cmp	r3, #0
 80046da:	d106      	bne.n	80046ea <HAL_UART_IRQHandler+0x8a>
                                || ((cr1its & (USART_CR1_RXNEIE | USART_CR1_PEIE)) != RESET)))
 80046dc:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046e0:	f403 7390 	and.w	r3, r3, #288	; 0x120
 80046e4:	2b00      	cmp	r3, #0
 80046e6:	f000 80d1 	beq.w	800488c <HAL_UART_IRQHandler+0x22c>
  {
    /* UART parity error interrupt occurred ----------------------------------*/
    if (((isrflags & USART_SR_PE) != RESET) && ((cr1its & USART_CR1_PEIE) != RESET))
 80046ea:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 80046ee:	f003 0301 	and.w	r3, r3, #1
 80046f2:	2b00      	cmp	r3, #0
 80046f4:	d00b      	beq.n	800470e <HAL_UART_IRQHandler+0xae>
 80046f6:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80046fa:	f403 7380 	and.w	r3, r3, #256	; 0x100
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d005      	beq.n	800470e <HAL_UART_IRQHandler+0xae>
    {
      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8004702:	687b      	ldr	r3, [r7, #4]
 8004704:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8004706:	f043 0201 	orr.w	r2, r3, #1
 800470a:	687b      	ldr	r3, [r7, #4]
 800470c:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART noise error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_NE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 800470e:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004712:	f003 0304 	and.w	r3, r3, #4
 8004716:	2b00      	cmp	r3, #0
 8004718:	d00b      	beq.n	8004732 <HAL_UART_IRQHandler+0xd2>
 800471a:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 800471e:	f003 0301 	and.w	r3, r3, #1
 8004722:	2b00      	cmp	r3, #0
 8004724:	d005      	beq.n	8004732 <HAL_UART_IRQHandler+0xd2>
    {
      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800472a:	f043 0202 	orr.w	r2, r3, #2
 800472e:	687b      	ldr	r3, [r7, #4]
 8004730:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART frame error interrupt occurred -----------------------------------*/
    if (((isrflags & USART_SR_FE) != RESET) && ((cr3its & USART_CR3_EIE) != RESET))
 8004732:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004736:	f003 0302 	and.w	r3, r3, #2
 800473a:	2b00      	cmp	r3, #0
 800473c:	d00b      	beq.n	8004756 <HAL_UART_IRQHandler+0xf6>
 800473e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004742:	f003 0301 	and.w	r3, r3, #1
 8004746:	2b00      	cmp	r3, #0
 8004748:	d005      	beq.n	8004756 <HAL_UART_IRQHandler+0xf6>
    {
      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800474a:	687b      	ldr	r3, [r7, #4]
 800474c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800474e:	f043 0204 	orr.w	r2, r3, #4
 8004752:	687b      	ldr	r3, [r7, #4]
 8004754:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* UART Over-Run interrupt occurred --------------------------------------*/
    if (((isrflags & USART_SR_ORE) != RESET) && (((cr1its & USART_CR1_RXNEIE) != RESET)
 8004756:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800475a:	f003 0308 	and.w	r3, r3, #8
 800475e:	2b00      	cmp	r3, #0
 8004760:	d011      	beq.n	8004786 <HAL_UART_IRQHandler+0x126>
 8004762:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004766:	f003 0320 	and.w	r3, r3, #32
 800476a:	2b00      	cmp	r3, #0
 800476c:	d105      	bne.n	800477a <HAL_UART_IRQHandler+0x11a>
                                                 || ((cr3its & USART_CR3_EIE) != RESET)))
 800476e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	; 0xdc
 8004772:	f003 0301 	and.w	r3, r3, #1
 8004776:	2b00      	cmp	r3, #0
 8004778:	d005      	beq.n	8004786 <HAL_UART_IRQHandler+0x126>
    {
      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800477a:	687b      	ldr	r3, [r7, #4]
 800477c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800477e:	f043 0208 	orr.w	r2, r3, #8
 8004782:	687b      	ldr	r3, [r7, #4]
 8004784:	645a      	str	r2, [r3, #68]	; 0x44
    }

    /* Call UART Error Call back function if need be --------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800478a:	2b00      	cmp	r3, #0
 800478c:	f000 81f2 	beq.w	8004b74 <HAL_UART_IRQHandler+0x514>
    {
      /* UART in mode Receiver -----------------------------------------------*/
      if (((isrflags & USART_SR_RXNE) != RESET) && ((cr1its & USART_CR1_RXNEIE) != RESET))
 8004790:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004794:	f003 0320 	and.w	r3, r3, #32
 8004798:	2b00      	cmp	r3, #0
 800479a:	d008      	beq.n	80047ae <HAL_UART_IRQHandler+0x14e>
 800479c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80047a0:	f003 0320 	and.w	r3, r3, #32
 80047a4:	2b00      	cmp	r3, #0
 80047a6:	d002      	beq.n	80047ae <HAL_UART_IRQHandler+0x14e>
      {
        UART_Receive_IT(huart);
 80047a8:	6878      	ldr	r0, [r7, #4]
 80047aa:	f000 fb7d 	bl	8004ea8 <UART_Receive_IT>
      }

      /* If Overrun error occurs, or if any error occurs in DMA mode reception,
         consider error as blocking */
      dmarequest = HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR);
 80047ae:	687b      	ldr	r3, [r7, #4]
 80047b0:	681b      	ldr	r3, [r3, #0]
 80047b2:	695b      	ldr	r3, [r3, #20]
 80047b4:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047b8:	2b40      	cmp	r3, #64	; 0x40
 80047ba:	bf0c      	ite	eq
 80047bc:	2301      	moveq	r3, #1
 80047be:	2300      	movne	r3, #0
 80047c0:	b2db      	uxtb	r3, r3
 80047c2:	f8c7 30d4 	str.w	r3, [r7, #212]	; 0xd4
      if (((huart->ErrorCode & HAL_UART_ERROR_ORE) != RESET) || dmarequest)
 80047c6:	687b      	ldr	r3, [r7, #4]
 80047c8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 80047ca:	f003 0308 	and.w	r3, r3, #8
 80047ce:	2b00      	cmp	r3, #0
 80047d0:	d103      	bne.n	80047da <HAL_UART_IRQHandler+0x17a>
 80047d2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	; 0xd4
 80047d6:	2b00      	cmp	r3, #0
 80047d8:	d04f      	beq.n	800487a <HAL_UART_IRQHandler+0x21a>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 80047da:	6878      	ldr	r0, [r7, #4]
 80047dc:	f000 fa85 	bl	8004cea <UART_EndRxTransfer>

        /* Disable the UART DMA Rx request if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80047e0:	687b      	ldr	r3, [r7, #4]
 80047e2:	681b      	ldr	r3, [r3, #0]
 80047e4:	695b      	ldr	r3, [r3, #20]
 80047e6:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80047ea:	2b40      	cmp	r3, #64	; 0x40
 80047ec:	d141      	bne.n	8004872 <HAL_UART_IRQHandler+0x212>
        {
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 80047ee:	687b      	ldr	r3, [r7, #4]
 80047f0:	681b      	ldr	r3, [r3, #0]
 80047f2:	3314      	adds	r3, #20
 80047f4:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80047f8:	f8d7 309c 	ldr.w	r3, [r7, #156]	; 0x9c
 80047fc:	e853 3f00 	ldrex	r3, [r3]
 8004800:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
   return(result);
 8004804:	f8d7 3098 	ldr.w	r3, [r7, #152]	; 0x98
 8004808:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 800480c:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8004810:	687b      	ldr	r3, [r7, #4]
 8004812:	681b      	ldr	r3, [r3, #0]
 8004814:	3314      	adds	r3, #20
 8004816:	f8d7 20d0 	ldr.w	r2, [r7, #208]	; 0xd0
 800481a:	f8c7 20a8 	str.w	r2, [r7, #168]	; 0xa8
 800481e:	f8c7 30a4 	str.w	r3, [r7, #164]	; 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004822:	f8d7 10a4 	ldr.w	r1, [r7, #164]	; 0xa4
 8004826:	f8d7 20a8 	ldr.w	r2, [r7, #168]	; 0xa8
 800482a:	e841 2300 	strex	r3, r2, [r1]
 800482e:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
   return(result);
 8004832:	f8d7 30a0 	ldr.w	r3, [r7, #160]	; 0xa0
 8004836:	2b00      	cmp	r3, #0
 8004838:	d1d9      	bne.n	80047ee <HAL_UART_IRQHandler+0x18e>

          /* Abort the UART DMA Rx stream */
          if (huart->hdmarx != NULL)
 800483a:	687b      	ldr	r3, [r7, #4]
 800483c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800483e:	2b00      	cmp	r3, #0
 8004840:	d013      	beq.n	800486a <HAL_UART_IRQHandler+0x20a>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8004842:	687b      	ldr	r3, [r7, #4]
 8004844:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004846:	4a7e      	ldr	r2, [pc, #504]	; (8004a40 <HAL_UART_IRQHandler+0x3e0>)
 8004848:	651a      	str	r2, [r3, #80]	; 0x50
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800484a:	687b      	ldr	r3, [r7, #4]
 800484c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800484e:	4618      	mov	r0, r3
 8004850:	f7fe f843 	bl	80028da <HAL_DMA_Abort_IT>
 8004854:	4603      	mov	r3, r0
 8004856:	2b00      	cmp	r3, #0
 8004858:	d016      	beq.n	8004888 <HAL_UART_IRQHandler+0x228>
            {
              /* Call Directly XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800485a:	687b      	ldr	r3, [r7, #4]
 800485c:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 800485e:	6d1b      	ldr	r3, [r3, #80]	; 0x50
 8004860:	687a      	ldr	r2, [r7, #4]
 8004862:	6bd2      	ldr	r2, [r2, #60]	; 0x3c
 8004864:	4610      	mov	r0, r2
 8004866:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004868:	e00e      	b.n	8004888 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800486a:	6878      	ldr	r0, [r7, #4]
 800486c:	f000 f994 	bl	8004b98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004870:	e00a      	b.n	8004888 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8004872:	6878      	ldr	r0, [r7, #4]
 8004874:	f000 f990 	bl	8004b98 <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004878:	e006      	b.n	8004888 <HAL_UART_IRQHandler+0x228>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800487a:	6878      	ldr	r0, [r7, #4]
 800487c:	f000 f98c 	bl	8004b98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004880:	687b      	ldr	r3, [r7, #4]
 8004882:	2200      	movs	r2, #0
 8004884:	645a      	str	r2, [r3, #68]	; 0x44
      }
    }
    return;
 8004886:	e175      	b.n	8004b74 <HAL_UART_IRQHandler+0x514>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8004888:	bf00      	nop
    return;
 800488a:	e173      	b.n	8004b74 <HAL_UART_IRQHandler+0x514>
  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800488c:	687b      	ldr	r3, [r7, #4]
 800488e:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004890:	2b01      	cmp	r3, #1
 8004892:	f040 814f 	bne.w	8004b34 <HAL_UART_IRQHandler+0x4d4>
      && ((isrflags & USART_SR_IDLE) != 0U)
 8004896:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 800489a:	f003 0310 	and.w	r3, r3, #16
 800489e:	2b00      	cmp	r3, #0
 80048a0:	f000 8148 	beq.w	8004b34 <HAL_UART_IRQHandler+0x4d4>
      && ((cr1its & USART_SR_IDLE) != 0U))
 80048a4:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 80048a8:	f003 0310 	and.w	r3, r3, #16
 80048ac:	2b00      	cmp	r3, #0
 80048ae:	f000 8141 	beq.w	8004b34 <HAL_UART_IRQHandler+0x4d4>
  {
    __HAL_UART_CLEAR_IDLEFLAG(huart);
 80048b2:	2300      	movs	r3, #0
 80048b4:	60bb      	str	r3, [r7, #8]
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681b      	ldr	r3, [r3, #0]
 80048bc:	60bb      	str	r3, [r7, #8]
 80048be:	687b      	ldr	r3, [r7, #4]
 80048c0:	681b      	ldr	r3, [r3, #0]
 80048c2:	685b      	ldr	r3, [r3, #4]
 80048c4:	60bb      	str	r3, [r7, #8]
 80048c6:	68bb      	ldr	r3, [r7, #8]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 80048c8:	687b      	ldr	r3, [r7, #4]
 80048ca:	681b      	ldr	r3, [r3, #0]
 80048cc:	695b      	ldr	r3, [r3, #20]
 80048ce:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80048d2:	2b40      	cmp	r3, #64	; 0x40
 80048d4:	f040 80b6 	bne.w	8004a44 <HAL_UART_IRQHandler+0x3e4>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 80048d8:	687b      	ldr	r3, [r7, #4]
 80048da:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 80048dc:	681b      	ldr	r3, [r3, #0]
 80048de:	685b      	ldr	r3, [r3, #4]
 80048e0:	f8a7 30be 	strh.w	r3, [r7, #190]	; 0xbe
      if ((nb_remaining_rx_data > 0U)
 80048e4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	; 0xbe
 80048e8:	2b00      	cmp	r3, #0
 80048ea:	f000 8145 	beq.w	8004b78 <HAL_UART_IRQHandler+0x518>
          && (nb_remaining_rx_data < huart->RxXferSize))
 80048ee:	687b      	ldr	r3, [r7, #4]
 80048f0:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 80048f2:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 80048f6:	429a      	cmp	r2, r3
 80048f8:	f080 813e 	bcs.w	8004b78 <HAL_UART_IRQHandler+0x518>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 80048fc:	687b      	ldr	r3, [r7, #4]
 80048fe:	f8b7 20be 	ldrh.w	r2, [r7, #190]	; 0xbe
 8004902:	85da      	strh	r2, [r3, #46]	; 0x2e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (huart->hdmarx->Init.Mode != DMA_CIRCULAR)
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004908:	69db      	ldr	r3, [r3, #28]
 800490a:	f5b3 7f80 	cmp.w	r3, #256	; 0x100
 800490e:	f000 8088 	beq.w	8004a22 <HAL_UART_IRQHandler+0x3c2>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8004912:	687b      	ldr	r3, [r7, #4]
 8004914:	681b      	ldr	r3, [r3, #0]
 8004916:	330c      	adds	r3, #12
 8004918:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800491c:	f8d7 3088 	ldr.w	r3, [r7, #136]	; 0x88
 8004920:	e853 3f00 	ldrex	r3, [r3]
 8004924:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
   return(result);
 8004928:	f8d7 3084 	ldr.w	r3, [r7, #132]	; 0x84
 800492c:	f423 7380 	bic.w	r3, r3, #256	; 0x100
 8004930:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8004934:	687b      	ldr	r3, [r7, #4]
 8004936:	681b      	ldr	r3, [r3, #0]
 8004938:	330c      	adds	r3, #12
 800493a:	f8d7 20b8 	ldr.w	r2, [r7, #184]	; 0xb8
 800493e:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 8004942:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004946:	f8d7 1090 	ldr.w	r1, [r7, #144]	; 0x90
 800494a:	f8d7 2094 	ldr.w	r2, [r7, #148]	; 0x94
 800494e:	e841 2300 	strex	r3, r2, [r1]
 8004952:	f8c7 308c 	str.w	r3, [r7, #140]	; 0x8c
   return(result);
 8004956:	f8d7 308c 	ldr.w	r3, [r7, #140]	; 0x8c
 800495a:	2b00      	cmp	r3, #0
 800495c:	d1d9      	bne.n	8004912 <HAL_UART_IRQHandler+0x2b2>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800495e:	687b      	ldr	r3, [r7, #4]
 8004960:	681b      	ldr	r3, [r3, #0]
 8004962:	3314      	adds	r3, #20
 8004964:	677b      	str	r3, [r7, #116]	; 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004966:	6f7b      	ldr	r3, [r7, #116]	; 0x74
 8004968:	e853 3f00 	ldrex	r3, [r3]
 800496c:	673b      	str	r3, [r7, #112]	; 0x70
   return(result);
 800496e:	6f3b      	ldr	r3, [r7, #112]	; 0x70
 8004970:	f023 0301 	bic.w	r3, r3, #1
 8004974:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8004978:	687b      	ldr	r3, [r7, #4]
 800497a:	681b      	ldr	r3, [r3, #0]
 800497c:	3314      	adds	r3, #20
 800497e:	f8d7 20b4 	ldr.w	r2, [r7, #180]	; 0xb4
 8004982:	f8c7 2080 	str.w	r2, [r7, #128]	; 0x80
 8004986:	67fb      	str	r3, [r7, #124]	; 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004988:	6ff9      	ldr	r1, [r7, #124]	; 0x7c
 800498a:	f8d7 2080 	ldr.w	r2, [r7, #128]	; 0x80
 800498e:	e841 2300 	strex	r3, r2, [r1]
 8004992:	67bb      	str	r3, [r7, #120]	; 0x78
   return(result);
 8004994:	6fbb      	ldr	r3, [r7, #120]	; 0x78
 8004996:	2b00      	cmp	r3, #0
 8004998:	d1e1      	bne.n	800495e <HAL_UART_IRQHandler+0x2fe>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800499a:	687b      	ldr	r3, [r7, #4]
 800499c:	681b      	ldr	r3, [r3, #0]
 800499e:	3314      	adds	r3, #20
 80049a0:	663b      	str	r3, [r7, #96]	; 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049a2:	6e3b      	ldr	r3, [r7, #96]	; 0x60
 80049a4:	e853 3f00 	ldrex	r3, [r3]
 80049a8:	65fb      	str	r3, [r7, #92]	; 0x5c
   return(result);
 80049aa:	6dfb      	ldr	r3, [r7, #92]	; 0x5c
 80049ac:	f023 0340 	bic.w	r3, r3, #64	; 0x40
 80049b0:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	3314      	adds	r3, #20
 80049ba:	f8d7 20b0 	ldr.w	r2, [r7, #176]	; 0xb0
 80049be:	66fa      	str	r2, [r7, #108]	; 0x6c
 80049c0:	66bb      	str	r3, [r7, #104]	; 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80049c2:	6eb9      	ldr	r1, [r7, #104]	; 0x68
 80049c4:	6efa      	ldr	r2, [r7, #108]	; 0x6c
 80049c6:	e841 2300 	strex	r3, r2, [r1]
 80049ca:	667b      	str	r3, [r7, #100]	; 0x64
   return(result);
 80049cc:	6e7b      	ldr	r3, [r7, #100]	; 0x64
 80049ce:	2b00      	cmp	r3, #0
 80049d0:	d1e3      	bne.n	800499a <HAL_UART_IRQHandler+0x33a>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 80049d2:	687b      	ldr	r3, [r7, #4]
 80049d4:	2220      	movs	r2, #32
 80049d6:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80049da:	687b      	ldr	r3, [r7, #4]
 80049dc:	2200      	movs	r2, #0
 80049de:	631a      	str	r2, [r3, #48]	; 0x30

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	330c      	adds	r3, #12
 80049e6:	64fb      	str	r3, [r7, #76]	; 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80049e8:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 80049ea:	e853 3f00 	ldrex	r3, [r3]
 80049ee:	64bb      	str	r3, [r7, #72]	; 0x48
   return(result);
 80049f0:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 80049f2:	f023 0310 	bic.w	r3, r3, #16
 80049f6:	f8c7 30ac 	str.w	r3, [r7, #172]	; 0xac
 80049fa:	687b      	ldr	r3, [r7, #4]
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	330c      	adds	r3, #12
 8004a00:	f8d7 20ac 	ldr.w	r2, [r7, #172]	; 0xac
 8004a04:	65ba      	str	r2, [r7, #88]	; 0x58
 8004a06:	657b      	str	r3, [r7, #84]	; 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a08:	6d79      	ldr	r1, [r7, #84]	; 0x54
 8004a0a:	6dba      	ldr	r2, [r7, #88]	; 0x58
 8004a0c:	e841 2300 	strex	r3, r2, [r1]
 8004a10:	653b      	str	r3, [r7, #80]	; 0x50
   return(result);
 8004a12:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a14:	2b00      	cmp	r3, #0
 8004a16:	d1e3      	bne.n	80049e0 <HAL_UART_IRQHandler+0x380>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8004a18:	687b      	ldr	r3, [r7, #4]
 8004a1a:	6bdb      	ldr	r3, [r3, #60]	; 0x3c
 8004a1c:	4618      	mov	r0, r3
 8004a1e:	f7fd feec 	bl	80027fa <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
        In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004a22:	687b      	ldr	r3, [r7, #4]
 8004a24:	2202      	movs	r2, #2
 8004a26:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8004a28:	687b      	ldr	r3, [r7, #4]
 8004a2a:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a30:	b29b      	uxth	r3, r3
 8004a32:	1ad3      	subs	r3, r2, r3
 8004a34:	b29b      	uxth	r3, r3
 8004a36:	4619      	mov	r1, r3
 8004a38:	6878      	ldr	r0, [r7, #4]
 8004a3a:	f000 f8b7 	bl	8004bac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004a3e:	e09b      	b.n	8004b78 <HAL_UART_IRQHandler+0x518>
 8004a40:	08004db1 	.word	0x08004db1
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8004a44:	687b      	ldr	r3, [r7, #4]
 8004a46:	8d9a      	ldrh	r2, [r3, #44]	; 0x2c
 8004a48:	687b      	ldr	r3, [r7, #4]
 8004a4a:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a4c:	b29b      	uxth	r3, r3
 8004a4e:	1ad3      	subs	r3, r2, r3
 8004a50:	f8a7 30ce 	strh.w	r3, [r7, #206]	; 0xce
      if ((huart->RxXferCount > 0U)
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004a58:	b29b      	uxth	r3, r3
 8004a5a:	2b00      	cmp	r3, #0
 8004a5c:	f000 808e 	beq.w	8004b7c <HAL_UART_IRQHandler+0x51c>
          && (nb_rx_data > 0U))
 8004a60:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004a64:	2b00      	cmp	r3, #0
 8004a66:	f000 8089 	beq.w	8004b7c <HAL_UART_IRQHandler+0x51c>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004a6a:	687b      	ldr	r3, [r7, #4]
 8004a6c:	681b      	ldr	r3, [r3, #0]
 8004a6e:	330c      	adds	r3, #12
 8004a70:	63bb      	str	r3, [r7, #56]	; 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004a72:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004a74:	e853 3f00 	ldrex	r3, [r3]
 8004a78:	637b      	str	r3, [r7, #52]	; 0x34
   return(result);
 8004a7a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004a7c:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004a80:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	681b      	ldr	r3, [r3, #0]
 8004a88:	330c      	adds	r3, #12
 8004a8a:	f8d7 20c8 	ldr.w	r2, [r7, #200]	; 0xc8
 8004a8e:	647a      	str	r2, [r7, #68]	; 0x44
 8004a90:	643b      	str	r3, [r7, #64]	; 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004a92:	6c39      	ldr	r1, [r7, #64]	; 0x40
 8004a94:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004a96:	e841 2300 	strex	r3, r2, [r1]
 8004a9a:	63fb      	str	r3, [r7, #60]	; 0x3c
   return(result);
 8004a9c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004a9e:	2b00      	cmp	r3, #0
 8004aa0:	d1e3      	bne.n	8004a6a <HAL_UART_IRQHandler+0x40a>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004aa2:	687b      	ldr	r3, [r7, #4]
 8004aa4:	681b      	ldr	r3, [r3, #0]
 8004aa6:	3314      	adds	r3, #20
 8004aa8:	627b      	str	r3, [r7, #36]	; 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004aaa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004aac:	e853 3f00 	ldrex	r3, [r3]
 8004ab0:	623b      	str	r3, [r7, #32]
   return(result);
 8004ab2:	6a3b      	ldr	r3, [r7, #32]
 8004ab4:	f023 0301 	bic.w	r3, r3, #1
 8004ab8:	f8c7 30c4 	str.w	r3, [r7, #196]	; 0xc4
 8004abc:	687b      	ldr	r3, [r7, #4]
 8004abe:	681b      	ldr	r3, [r3, #0]
 8004ac0:	3314      	adds	r3, #20
 8004ac2:	f8d7 20c4 	ldr.w	r2, [r7, #196]	; 0xc4
 8004ac6:	633a      	str	r2, [r7, #48]	; 0x30
 8004ac8:	62fb      	str	r3, [r7, #44]	; 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004aca:	6af9      	ldr	r1, [r7, #44]	; 0x2c
 8004acc:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8004ace:	e841 2300 	strex	r3, r2, [r1]
 8004ad2:	62bb      	str	r3, [r7, #40]	; 0x28
   return(result);
 8004ad4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ad6:	2b00      	cmp	r3, #0
 8004ad8:	d1e3      	bne.n	8004aa2 <HAL_UART_IRQHandler+0x442>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8004ada:	687b      	ldr	r3, [r7, #4]
 8004adc:	2220      	movs	r2, #32
 8004ade:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004ae2:	687b      	ldr	r3, [r7, #4]
 8004ae4:	2200      	movs	r2, #0
 8004ae6:	631a      	str	r2, [r3, #48]	; 0x30

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004ae8:	687b      	ldr	r3, [r7, #4]
 8004aea:	681b      	ldr	r3, [r3, #0]
 8004aec:	330c      	adds	r3, #12
 8004aee:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004af0:	693b      	ldr	r3, [r7, #16]
 8004af2:	e853 3f00 	ldrex	r3, [r3]
 8004af6:	60fb      	str	r3, [r7, #12]
   return(result);
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	f023 0310 	bic.w	r3, r3, #16
 8004afe:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 8004b02:	687b      	ldr	r3, [r7, #4]
 8004b04:	681b      	ldr	r3, [r3, #0]
 8004b06:	330c      	adds	r3, #12
 8004b08:	f8d7 20c0 	ldr.w	r2, [r7, #192]	; 0xc0
 8004b0c:	61fa      	str	r2, [r7, #28]
 8004b0e:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004b10:	69b9      	ldr	r1, [r7, #24]
 8004b12:	69fa      	ldr	r2, [r7, #28]
 8004b14:	e841 2300 	strex	r3, r2, [r1]
 8004b18:	617b      	str	r3, [r7, #20]
   return(result);
 8004b1a:	697b      	ldr	r3, [r7, #20]
 8004b1c:	2b00      	cmp	r3, #0
 8004b1e:	d1e3      	bne.n	8004ae8 <HAL_UART_IRQHandler+0x488>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8004b20:	687b      	ldr	r3, [r7, #4]
 8004b22:	2202      	movs	r2, #2
 8004b24:	635a      	str	r2, [r3, #52]	; 0x34
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8004b26:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	; 0xce
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	6878      	ldr	r0, [r7, #4]
 8004b2e:	f000 f83d 	bl	8004bac <HAL_UARTEx_RxEventCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }
      return;
 8004b32:	e023      	b.n	8004b7c <HAL_UART_IRQHandler+0x51c>
    }
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_SR_TXE) != RESET) && ((cr1its & USART_CR1_TXEIE) != RESET))
 8004b34:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b38:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b3c:	2b00      	cmp	r3, #0
 8004b3e:	d009      	beq.n	8004b54 <HAL_UART_IRQHandler+0x4f4>
 8004b40:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b44:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8004b48:	2b00      	cmp	r3, #0
 8004b4a:	d003      	beq.n	8004b54 <HAL_UART_IRQHandler+0x4f4>
  {
    UART_Transmit_IT(huart);
 8004b4c:	6878      	ldr	r0, [r7, #4]
 8004b4e:	f000 f943 	bl	8004dd8 <UART_Transmit_IT>
    return;
 8004b52:	e014      	b.n	8004b7e <HAL_UART_IRQHandler+0x51e>
  }

  /* UART in mode Transmitter end --------------------------------------------*/
  if (((isrflags & USART_SR_TC) != RESET) && ((cr1its & USART_CR1_TCIE) != RESET))
 8004b54:	f8d7 30e4 	ldr.w	r3, [r7, #228]	; 0xe4
 8004b58:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b5c:	2b00      	cmp	r3, #0
 8004b5e:	d00e      	beq.n	8004b7e <HAL_UART_IRQHandler+0x51e>
 8004b60:	f8d7 30e0 	ldr.w	r3, [r7, #224]	; 0xe0
 8004b64:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8004b68:	2b00      	cmp	r3, #0
 8004b6a:	d008      	beq.n	8004b7e <HAL_UART_IRQHandler+0x51e>
  {
    UART_EndTransmit_IT(huart);
 8004b6c:	6878      	ldr	r0, [r7, #4]
 8004b6e:	f000 f983 	bl	8004e78 <UART_EndTransmit_IT>
    return;
 8004b72:	e004      	b.n	8004b7e <HAL_UART_IRQHandler+0x51e>
    return;
 8004b74:	bf00      	nop
 8004b76:	e002      	b.n	8004b7e <HAL_UART_IRQHandler+0x51e>
      return;
 8004b78:	bf00      	nop
 8004b7a:	e000      	b.n	8004b7e <HAL_UART_IRQHandler+0x51e>
      return;
 8004b7c:	bf00      	nop
  }
}
 8004b7e:	37e8      	adds	r7, #232	; 0xe8
 8004b80:	46bd      	mov	sp, r7
 8004b82:	bd80      	pop	{r7, pc}

08004b84 <HAL_UART_TxCpltCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8004b84:	b480      	push	{r7}
 8004b86:	b083      	sub	sp, #12
 8004b88:	af00      	add	r7, sp, #0
 8004b8a:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_TxCpltCallback could be implemented in the user file
   */
}
 8004b8c:	bf00      	nop
 8004b8e:	370c      	adds	r7, #12
 8004b90:	46bd      	mov	sp, r7
 8004b92:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004b96:	4770      	bx	lr

08004b98 <HAL_UART_ErrorCallback>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 8004b98:	b480      	push	{r7}
 8004b9a:	b083      	sub	sp, #12
 8004b9c:	af00      	add	r7, sp, #0
 8004b9e:	6078      	str	r0, [r7, #4]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(huart);
  /* NOTE: This function should not be modified, when the callback is needed,
           the HAL_UART_ErrorCallback could be implemented in the user file
   */
}
 8004ba0:	bf00      	nop
 8004ba2:	370c      	adds	r7, #12
 8004ba4:	46bd      	mov	sp, r7
 8004ba6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004baa:	4770      	bx	lr

08004bac <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 8004bac:	b480      	push	{r7}
 8004bae:	b083      	sub	sp, #12
 8004bb0:	af00      	add	r7, sp, #0
 8004bb2:	6078      	str	r0, [r7, #4]
 8004bb4:	460b      	mov	r3, r1
 8004bb6:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 8004bb8:	bf00      	nop
 8004bba:	370c      	adds	r7, #12
 8004bbc:	46bd      	mov	sp, r7
 8004bbe:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004bc2:	4770      	bx	lr

08004bc4 <UART_WaitOnFlagUntilTimeout>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                                     uint32_t Tickstart, uint32_t Timeout)
{
 8004bc4:	b580      	push	{r7, lr}
 8004bc6:	b086      	sub	sp, #24
 8004bc8:	af00      	add	r7, sp, #0
 8004bca:	60f8      	str	r0, [r7, #12]
 8004bcc:	60b9      	str	r1, [r7, #8]
 8004bce:	603b      	str	r3, [r7, #0]
 8004bd0:	4613      	mov	r3, r2
 8004bd2:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004bd4:	e03b      	b.n	8004c4e <UART_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004bd6:	6a3b      	ldr	r3, [r7, #32]
 8004bd8:	f1b3 3fff 	cmp.w	r3, #4294967295
 8004bdc:	d037      	beq.n	8004c4e <UART_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004bde:	f7fd fccb 	bl	8002578 <HAL_GetTick>
 8004be2:	4602      	mov	r2, r0
 8004be4:	683b      	ldr	r3, [r7, #0]
 8004be6:	1ad3      	subs	r3, r2, r3
 8004be8:	6a3a      	ldr	r2, [r7, #32]
 8004bea:	429a      	cmp	r2, r3
 8004bec:	d302      	bcc.n	8004bf4 <UART_WaitOnFlagUntilTimeout+0x30>
 8004bee:	6a3b      	ldr	r3, [r7, #32]
 8004bf0:	2b00      	cmp	r3, #0
 8004bf2:	d101      	bne.n	8004bf8 <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8004bf4:	2303      	movs	r3, #3
 8004bf6:	e03a      	b.n	8004c6e <UART_WaitOnFlagUntilTimeout+0xaa>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 8004bf8:	68fb      	ldr	r3, [r7, #12]
 8004bfa:	681b      	ldr	r3, [r3, #0]
 8004bfc:	68db      	ldr	r3, [r3, #12]
 8004bfe:	f003 0304 	and.w	r3, r3, #4
 8004c02:	2b00      	cmp	r3, #0
 8004c04:	d023      	beq.n	8004c4e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c06:	68bb      	ldr	r3, [r7, #8]
 8004c08:	2b80      	cmp	r3, #128	; 0x80
 8004c0a:	d020      	beq.n	8004c4e <UART_WaitOnFlagUntilTimeout+0x8a>
 8004c0c:	68bb      	ldr	r3, [r7, #8]
 8004c0e:	2b40      	cmp	r3, #64	; 0x40
 8004c10:	d01d      	beq.n	8004c4e <UART_WaitOnFlagUntilTimeout+0x8a>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8004c12:	68fb      	ldr	r3, [r7, #12]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	681b      	ldr	r3, [r3, #0]
 8004c18:	f003 0308 	and.w	r3, r3, #8
 8004c1c:	2b08      	cmp	r3, #8
 8004c1e:	d116      	bne.n	8004c4e <UART_WaitOnFlagUntilTimeout+0x8a>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_OREFLAG(huart);
 8004c20:	2300      	movs	r3, #0
 8004c22:	617b      	str	r3, [r7, #20]
 8004c24:	68fb      	ldr	r3, [r7, #12]
 8004c26:	681b      	ldr	r3, [r3, #0]
 8004c28:	681b      	ldr	r3, [r3, #0]
 8004c2a:	617b      	str	r3, [r7, #20]
 8004c2c:	68fb      	ldr	r3, [r7, #12]
 8004c2e:	681b      	ldr	r3, [r3, #0]
 8004c30:	685b      	ldr	r3, [r3, #4]
 8004c32:	617b      	str	r3, [r7, #20]
 8004c34:	697b      	ldr	r3, [r7, #20]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 8004c36:	68f8      	ldr	r0, [r7, #12]
 8004c38:	f000 f857 	bl	8004cea <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8004c3c:	68fb      	ldr	r3, [r7, #12]
 8004c3e:	2208      	movs	r2, #8
 8004c40:	645a      	str	r2, [r3, #68]	; 0x44

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 8004c42:	68fb      	ldr	r3, [r7, #12]
 8004c44:	2200      	movs	r2, #0
 8004c46:	f883 2040 	strb.w	r2, [r3, #64]	; 0x40

          return HAL_ERROR;
 8004c4a:	2301      	movs	r3, #1
 8004c4c:	e00f      	b.n	8004c6e <UART_WaitOnFlagUntilTimeout+0xaa>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8004c4e:	68fb      	ldr	r3, [r7, #12]
 8004c50:	681b      	ldr	r3, [r3, #0]
 8004c52:	681a      	ldr	r2, [r3, #0]
 8004c54:	68bb      	ldr	r3, [r7, #8]
 8004c56:	4013      	ands	r3, r2
 8004c58:	68ba      	ldr	r2, [r7, #8]
 8004c5a:	429a      	cmp	r2, r3
 8004c5c:	bf0c      	ite	eq
 8004c5e:	2301      	moveq	r3, #1
 8004c60:	2300      	movne	r3, #0
 8004c62:	b2db      	uxtb	r3, r3
 8004c64:	461a      	mov	r2, r3
 8004c66:	79fb      	ldrb	r3, [r7, #7]
 8004c68:	429a      	cmp	r2, r3
 8004c6a:	d0b4      	beq.n	8004bd6 <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8004c6c:	2300      	movs	r3, #0
}
 8004c6e:	4618      	mov	r0, r3
 8004c70:	3718      	adds	r7, #24
 8004c72:	46bd      	mov	sp, r7
 8004c74:	bd80      	pop	{r7, pc}

08004c76 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 8004c76:	b480      	push	{r7}
 8004c78:	b085      	sub	sp, #20
 8004c7a:	af00      	add	r7, sp, #0
 8004c7c:	60f8      	str	r0, [r7, #12]
 8004c7e:	60b9      	str	r1, [r7, #8]
 8004c80:	4613      	mov	r3, r2
 8004c82:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr = pData;
 8004c84:	68fb      	ldr	r3, [r7, #12]
 8004c86:	68ba      	ldr	r2, [r7, #8]
 8004c88:	629a      	str	r2, [r3, #40]	; 0x28
  huart->RxXferSize = Size;
 8004c8a:	68fb      	ldr	r3, [r7, #12]
 8004c8c:	88fa      	ldrh	r2, [r7, #6]
 8004c8e:	859a      	strh	r2, [r3, #44]	; 0x2c
  huart->RxXferCount = Size;
 8004c90:	68fb      	ldr	r3, [r7, #12]
 8004c92:	88fa      	ldrh	r2, [r7, #6]
 8004c94:	85da      	strh	r2, [r3, #46]	; 0x2e

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 8004c96:	68fb      	ldr	r3, [r7, #12]
 8004c98:	2200      	movs	r2, #0
 8004c9a:	645a      	str	r2, [r3, #68]	; 0x44
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 8004c9c:	68fb      	ldr	r3, [r7, #12]
 8004c9e:	2222      	movs	r2, #34	; 0x22
 8004ca0:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

  if (huart->Init.Parity != UART_PARITY_NONE)
 8004ca4:	68fb      	ldr	r3, [r7, #12]
 8004ca6:	691b      	ldr	r3, [r3, #16]
 8004ca8:	2b00      	cmp	r3, #0
 8004caa:	d007      	beq.n	8004cbc <UART_Start_Receive_IT+0x46>
  {
    /* Enable the UART Parity Error Interrupt */
    __HAL_UART_ENABLE_IT(huart, UART_IT_PE);
 8004cac:	68fb      	ldr	r3, [r7, #12]
 8004cae:	681b      	ldr	r3, [r3, #0]
 8004cb0:	68da      	ldr	r2, [r3, #12]
 8004cb2:	68fb      	ldr	r3, [r7, #12]
 8004cb4:	681b      	ldr	r3, [r3, #0]
 8004cb6:	f442 7280 	orr.w	r2, r2, #256	; 0x100
 8004cba:	60da      	str	r2, [r3, #12]
  }

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  __HAL_UART_ENABLE_IT(huart, UART_IT_ERR);
 8004cbc:	68fb      	ldr	r3, [r7, #12]
 8004cbe:	681b      	ldr	r3, [r3, #0]
 8004cc0:	695a      	ldr	r2, [r3, #20]
 8004cc2:	68fb      	ldr	r3, [r7, #12]
 8004cc4:	681b      	ldr	r3, [r3, #0]
 8004cc6:	f042 0201 	orr.w	r2, r2, #1
 8004cca:	615a      	str	r2, [r3, #20]

  /* Enable the UART Data Register not empty Interrupt */
  __HAL_UART_ENABLE_IT(huart, UART_IT_RXNE);
 8004ccc:	68fb      	ldr	r3, [r7, #12]
 8004cce:	681b      	ldr	r3, [r3, #0]
 8004cd0:	68da      	ldr	r2, [r3, #12]
 8004cd2:	68fb      	ldr	r3, [r7, #12]
 8004cd4:	681b      	ldr	r3, [r3, #0]
 8004cd6:	f042 0220 	orr.w	r2, r2, #32
 8004cda:	60da      	str	r2, [r3, #12]

  return HAL_OK;
 8004cdc:	2300      	movs	r3, #0
}
 8004cde:	4618      	mov	r0, r3
 8004ce0:	3714      	adds	r7, #20
 8004ce2:	46bd      	mov	sp, r7
 8004ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004ce8:	4770      	bx	lr

08004cea <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 8004cea:	b480      	push	{r7}
 8004cec:	b095      	sub	sp, #84	; 0x54
 8004cee:	af00      	add	r7, sp, #0
 8004cf0:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE | USART_CR1_PEIE));
 8004cf2:	687b      	ldr	r3, [r7, #4]
 8004cf4:	681b      	ldr	r3, [r3, #0]
 8004cf6:	330c      	adds	r3, #12
 8004cf8:	637b      	str	r3, [r7, #52]	; 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004cfa:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004cfc:	e853 3f00 	ldrex	r3, [r3]
 8004d00:	633b      	str	r3, [r7, #48]	; 0x30
   return(result);
 8004d02:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d04:	f423 7390 	bic.w	r3, r3, #288	; 0x120
 8004d08:	64fb      	str	r3, [r7, #76]	; 0x4c
 8004d0a:	687b      	ldr	r3, [r7, #4]
 8004d0c:	681b      	ldr	r3, [r3, #0]
 8004d0e:	330c      	adds	r3, #12
 8004d10:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004d12:	643a      	str	r2, [r7, #64]	; 0x40
 8004d14:	63fb      	str	r3, [r7, #60]	; 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d16:	6bf9      	ldr	r1, [r7, #60]	; 0x3c
 8004d18:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 8004d1a:	e841 2300 	strex	r3, r2, [r1]
 8004d1e:	63bb      	str	r3, [r7, #56]	; 0x38
   return(result);
 8004d20:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d22:	2b00      	cmp	r3, #0
 8004d24:	d1e5      	bne.n	8004cf2 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8004d26:	687b      	ldr	r3, [r7, #4]
 8004d28:	681b      	ldr	r3, [r3, #0]
 8004d2a:	3314      	adds	r3, #20
 8004d2c:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d2e:	6a3b      	ldr	r3, [r7, #32]
 8004d30:	e853 3f00 	ldrex	r3, [r3]
 8004d34:	61fb      	str	r3, [r7, #28]
   return(result);
 8004d36:	69fb      	ldr	r3, [r7, #28]
 8004d38:	f023 0301 	bic.w	r3, r3, #1
 8004d3c:	64bb      	str	r3, [r7, #72]	; 0x48
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	3314      	adds	r3, #20
 8004d44:	6cba      	ldr	r2, [r7, #72]	; 0x48
 8004d46:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004d48:	62bb      	str	r3, [r7, #40]	; 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d4a:	6ab9      	ldr	r1, [r7, #40]	; 0x28
 8004d4c:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8004d4e:	e841 2300 	strex	r3, r2, [r1]
 8004d52:	627b      	str	r3, [r7, #36]	; 0x24
   return(result);
 8004d54:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004d56:	2b00      	cmp	r3, #0
 8004d58:	d1e5      	bne.n	8004d26 <UART_EndRxTransfer+0x3c>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004d5a:	687b      	ldr	r3, [r7, #4]
 8004d5c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004d5e:	2b01      	cmp	r3, #1
 8004d60:	d119      	bne.n	8004d96 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004d62:	687b      	ldr	r3, [r7, #4]
 8004d64:	681b      	ldr	r3, [r3, #0]
 8004d66:	330c      	adds	r3, #12
 8004d68:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004d6a:	68fb      	ldr	r3, [r7, #12]
 8004d6c:	e853 3f00 	ldrex	r3, [r3]
 8004d70:	60bb      	str	r3, [r7, #8]
   return(result);
 8004d72:	68bb      	ldr	r3, [r7, #8]
 8004d74:	f023 0310 	bic.w	r3, r3, #16
 8004d78:	647b      	str	r3, [r7, #68]	; 0x44
 8004d7a:	687b      	ldr	r3, [r7, #4]
 8004d7c:	681b      	ldr	r3, [r3, #0]
 8004d7e:	330c      	adds	r3, #12
 8004d80:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004d82:	61ba      	str	r2, [r7, #24]
 8004d84:	617b      	str	r3, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004d86:	6979      	ldr	r1, [r7, #20]
 8004d88:	69ba      	ldr	r2, [r7, #24]
 8004d8a:	e841 2300 	strex	r3, r2, [r1]
 8004d8e:	613b      	str	r3, [r7, #16]
   return(result);
 8004d90:	693b      	ldr	r3, [r7, #16]
 8004d92:	2b00      	cmp	r3, #0
 8004d94:	d1e5      	bne.n	8004d62 <UART_EndRxTransfer+0x78>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8004d96:	687b      	ldr	r3, [r7, #4]
 8004d98:	2220      	movs	r2, #32
 8004d9a:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	2200      	movs	r2, #0
 8004da2:	631a      	str	r2, [r3, #48]	; 0x30
}
 8004da4:	bf00      	nop
 8004da6:	3754      	adds	r7, #84	; 0x54
 8004da8:	46bd      	mov	sp, r7
 8004daa:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004dae:	4770      	bx	lr

08004db0 <UART_DMAAbortOnError>:
  * @param  hdma  Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA module.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8004db0:	b580      	push	{r7, lr}
 8004db2:	b084      	sub	sp, #16
 8004db4:	af00      	add	r7, sp, #0
 8004db6:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6b9b      	ldr	r3, [r3, #56]	; 0x38
 8004dbc:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0x00U;
 8004dbe:	68fb      	ldr	r3, [r7, #12]
 8004dc0:	2200      	movs	r2, #0
 8004dc2:	85da      	strh	r2, [r3, #46]	; 0x2e
  huart->TxXferCount = 0x00U;
 8004dc4:	68fb      	ldr	r3, [r7, #12]
 8004dc6:	2200      	movs	r2, #0
 8004dc8:	84da      	strh	r2, [r3, #38]	; 0x26
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8004dca:	68f8      	ldr	r0, [r7, #12]
 8004dcc:	f7ff fee4 	bl	8004b98 <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8004dd0:	bf00      	nop
 8004dd2:	3710      	adds	r7, #16
 8004dd4:	46bd      	mov	sp, r7
 8004dd6:	bd80      	pop	{r7, pc}

08004dd8 <UART_Transmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Transmit_IT(UART_HandleTypeDef *huart)
{
 8004dd8:	b480      	push	{r7}
 8004dda:	b085      	sub	sp, #20
 8004ddc:	af00      	add	r7, sp, #0
 8004dde:	6078      	str	r0, [r7, #4]
  const uint16_t *tmp;

  /* Check that a Tx process is ongoing */
  if (huart->gState == HAL_UART_STATE_BUSY_TX)
 8004de0:	687b      	ldr	r3, [r7, #4]
 8004de2:	f893 3041 	ldrb.w	r3, [r3, #65]	; 0x41
 8004de6:	b2db      	uxtb	r3, r3
 8004de8:	2b21      	cmp	r3, #33	; 0x21
 8004dea:	d13e      	bne.n	8004e6a <UART_Transmit_IT+0x92>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004dec:	687b      	ldr	r3, [r7, #4]
 8004dee:	689b      	ldr	r3, [r3, #8]
 8004df0:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004df4:	d114      	bne.n	8004e20 <UART_Transmit_IT+0x48>
 8004df6:	687b      	ldr	r3, [r7, #4]
 8004df8:	691b      	ldr	r3, [r3, #16]
 8004dfa:	2b00      	cmp	r3, #0
 8004dfc:	d110      	bne.n	8004e20 <UART_Transmit_IT+0x48>
    {
      tmp = (const uint16_t *) huart->pTxBuffPtr;
 8004dfe:	687b      	ldr	r3, [r7, #4]
 8004e00:	6a1b      	ldr	r3, [r3, #32]
 8004e02:	60fb      	str	r3, [r7, #12]
      huart->Instance->DR = (uint16_t)(*tmp & (uint16_t)0x01FF);
 8004e04:	68fb      	ldr	r3, [r7, #12]
 8004e06:	881b      	ldrh	r3, [r3, #0]
 8004e08:	461a      	mov	r2, r3
 8004e0a:	687b      	ldr	r3, [r7, #4]
 8004e0c:	681b      	ldr	r3, [r3, #0]
 8004e0e:	f3c2 0208 	ubfx	r2, r2, #0, #9
 8004e12:	605a      	str	r2, [r3, #4]
      huart->pTxBuffPtr += 2U;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	6a1b      	ldr	r3, [r3, #32]
 8004e18:	1c9a      	adds	r2, r3, #2
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	621a      	str	r2, [r3, #32]
 8004e1e:	e008      	b.n	8004e32 <UART_Transmit_IT+0x5a>
    }
    else
    {
      huart->Instance->DR = (uint8_t)(*huart->pTxBuffPtr++ & (uint8_t)0x00FF);
 8004e20:	687b      	ldr	r3, [r7, #4]
 8004e22:	6a1b      	ldr	r3, [r3, #32]
 8004e24:	1c59      	adds	r1, r3, #1
 8004e26:	687a      	ldr	r2, [r7, #4]
 8004e28:	6211      	str	r1, [r2, #32]
 8004e2a:	781a      	ldrb	r2, [r3, #0]
 8004e2c:	687b      	ldr	r3, [r7, #4]
 8004e2e:	681b      	ldr	r3, [r3, #0]
 8004e30:	605a      	str	r2, [r3, #4]
    }

    if (--huart->TxXferCount == 0U)
 8004e32:	687b      	ldr	r3, [r7, #4]
 8004e34:	8cdb      	ldrh	r3, [r3, #38]	; 0x26
 8004e36:	b29b      	uxth	r3, r3
 8004e38:	3b01      	subs	r3, #1
 8004e3a:	b29b      	uxth	r3, r3
 8004e3c:	687a      	ldr	r2, [r7, #4]
 8004e3e:	4619      	mov	r1, r3
 8004e40:	84d1      	strh	r1, [r2, #38]	; 0x26
 8004e42:	2b00      	cmp	r3, #0
 8004e44:	d10f      	bne.n	8004e66 <UART_Transmit_IT+0x8e>
    {
      /* Disable the UART Transmit Data Register Empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_TXE);
 8004e46:	687b      	ldr	r3, [r7, #4]
 8004e48:	681b      	ldr	r3, [r3, #0]
 8004e4a:	68da      	ldr	r2, [r3, #12]
 8004e4c:	687b      	ldr	r3, [r7, #4]
 8004e4e:	681b      	ldr	r3, [r3, #0]
 8004e50:	f022 0280 	bic.w	r2, r2, #128	; 0x80
 8004e54:	60da      	str	r2, [r3, #12]

      /* Enable the UART Transmit Complete Interrupt */
      __HAL_UART_ENABLE_IT(huart, UART_IT_TC);
 8004e56:	687b      	ldr	r3, [r7, #4]
 8004e58:	681b      	ldr	r3, [r3, #0]
 8004e5a:	68da      	ldr	r2, [r3, #12]
 8004e5c:	687b      	ldr	r3, [r7, #4]
 8004e5e:	681b      	ldr	r3, [r3, #0]
 8004e60:	f042 0240 	orr.w	r2, r2, #64	; 0x40
 8004e64:	60da      	str	r2, [r3, #12]
    }
    return HAL_OK;
 8004e66:	2300      	movs	r3, #0
 8004e68:	e000      	b.n	8004e6c <UART_Transmit_IT+0x94>
  }
  else
  {
    return HAL_BUSY;
 8004e6a:	2302      	movs	r3, #2
  }
}
 8004e6c:	4618      	mov	r0, r3
 8004e6e:	3714      	adds	r7, #20
 8004e70:	46bd      	mov	sp, r7
 8004e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e76:	4770      	bx	lr

08004e78 <UART_EndTransmit_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8004e78:	b580      	push	{r7, lr}
 8004e7a:	b082      	sub	sp, #8
 8004e7c:	af00      	add	r7, sp, #0
 8004e7e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  __HAL_UART_DISABLE_IT(huart, UART_IT_TC);
 8004e80:	687b      	ldr	r3, [r7, #4]
 8004e82:	681b      	ldr	r3, [r3, #0]
 8004e84:	68da      	ldr	r2, [r3, #12]
 8004e86:	687b      	ldr	r3, [r7, #4]
 8004e88:	681b      	ldr	r3, [r3, #0]
 8004e8a:	f022 0240 	bic.w	r2, r2, #64	; 0x40
 8004e8e:	60da      	str	r2, [r3, #12]

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8004e90:	687b      	ldr	r3, [r7, #4]
 8004e92:	2220      	movs	r2, #32
 8004e94:	f883 2041 	strb.w	r2, [r3, #65]	; 0x41
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8004e98:	6878      	ldr	r0, [r7, #4]
 8004e9a:	f7ff fe73 	bl	8004b84 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */

  return HAL_OK;
 8004e9e:	2300      	movs	r3, #0
}
 8004ea0:	4618      	mov	r0, r3
 8004ea2:	3708      	adds	r7, #8
 8004ea4:	46bd      	mov	sp, r7
 8004ea6:	bd80      	pop	{r7, pc}

08004ea8 <UART_Receive_IT>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval HAL status
  */
static HAL_StatusTypeDef UART_Receive_IT(UART_HandleTypeDef *huart)
{
 8004ea8:	b580      	push	{r7, lr}
 8004eaa:	b08c      	sub	sp, #48	; 0x30
 8004eac:	af00      	add	r7, sp, #0
 8004eae:	6078      	str	r0, [r7, #4]
  uint8_t  *pdata8bits;
  uint16_t *pdata16bits;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 8004eb0:	687b      	ldr	r3, [r7, #4]
 8004eb2:	f893 3042 	ldrb.w	r3, [r3, #66]	; 0x42
 8004eb6:	b2db      	uxtb	r3, r3
 8004eb8:	2b22      	cmp	r3, #34	; 0x22
 8004eba:	f040 80ae 	bne.w	800501a <UART_Receive_IT+0x172>
  {
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8004ebe:	687b      	ldr	r3, [r7, #4]
 8004ec0:	689b      	ldr	r3, [r3, #8]
 8004ec2:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004ec6:	d117      	bne.n	8004ef8 <UART_Receive_IT+0x50>
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	691b      	ldr	r3, [r3, #16]
 8004ecc:	2b00      	cmp	r3, #0
 8004ece:	d113      	bne.n	8004ef8 <UART_Receive_IT+0x50>
    {
      pdata8bits  = NULL;
 8004ed0:	2300      	movs	r3, #0
 8004ed2:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits = (uint16_t *) huart->pRxBuffPtr;
 8004ed4:	687b      	ldr	r3, [r7, #4]
 8004ed6:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ed8:	62bb      	str	r3, [r7, #40]	; 0x28
      *pdata16bits = (uint16_t)(huart->Instance->DR & (uint16_t)0x01FF);
 8004eda:	687b      	ldr	r3, [r7, #4]
 8004edc:	681b      	ldr	r3, [r3, #0]
 8004ede:	685b      	ldr	r3, [r3, #4]
 8004ee0:	b29b      	uxth	r3, r3
 8004ee2:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8004ee6:	b29a      	uxth	r2, r3
 8004ee8:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004eea:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 8004eec:	687b      	ldr	r3, [r7, #4]
 8004eee:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004ef0:	1c9a      	adds	r2, r3, #2
 8004ef2:	687b      	ldr	r3, [r7, #4]
 8004ef4:	629a      	str	r2, [r3, #40]	; 0x28
 8004ef6:	e026      	b.n	8004f46 <UART_Receive_IT+0x9e>
    }
    else
    {
      pdata8bits = (uint8_t *) huart->pRxBuffPtr;
 8004ef8:	687b      	ldr	r3, [r7, #4]
 8004efa:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004efc:	62fb      	str	r3, [r7, #44]	; 0x2c
      pdata16bits  = NULL;
 8004efe:	2300      	movs	r3, #0
 8004f00:	62bb      	str	r3, [r7, #40]	; 0x28

      if ((huart->Init.WordLength == UART_WORDLENGTH_9B) || ((huart->Init.WordLength == UART_WORDLENGTH_8B) && (huart->Init.Parity == UART_PARITY_NONE)))
 8004f02:	687b      	ldr	r3, [r7, #4]
 8004f04:	689b      	ldr	r3, [r3, #8]
 8004f06:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8004f0a:	d007      	beq.n	8004f1c <UART_Receive_IT+0x74>
 8004f0c:	687b      	ldr	r3, [r7, #4]
 8004f0e:	689b      	ldr	r3, [r3, #8]
 8004f10:	2b00      	cmp	r3, #0
 8004f12:	d10a      	bne.n	8004f2a <UART_Receive_IT+0x82>
 8004f14:	687b      	ldr	r3, [r7, #4]
 8004f16:	691b      	ldr	r3, [r3, #16]
 8004f18:	2b00      	cmp	r3, #0
 8004f1a:	d106      	bne.n	8004f2a <UART_Receive_IT+0x82>
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x00FF);
 8004f1c:	687b      	ldr	r3, [r7, #4]
 8004f1e:	681b      	ldr	r3, [r3, #0]
 8004f20:	685b      	ldr	r3, [r3, #4]
 8004f22:	b2da      	uxtb	r2, r3
 8004f24:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f26:	701a      	strb	r2, [r3, #0]
 8004f28:	e008      	b.n	8004f3c <UART_Receive_IT+0x94>
      }
      else
      {
        *pdata8bits = (uint8_t)(huart->Instance->DR & (uint8_t)0x007F);
 8004f2a:	687b      	ldr	r3, [r7, #4]
 8004f2c:	681b      	ldr	r3, [r3, #0]
 8004f2e:	685b      	ldr	r3, [r3, #4]
 8004f30:	b2db      	uxtb	r3, r3
 8004f32:	f003 037f 	and.w	r3, r3, #127	; 0x7f
 8004f36:	b2da      	uxtb	r2, r3
 8004f38:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f3a:	701a      	strb	r2, [r3, #0]
      }
      huart->pRxBuffPtr += 1U;
 8004f3c:	687b      	ldr	r3, [r7, #4]
 8004f3e:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8004f40:	1c5a      	adds	r2, r3, #1
 8004f42:	687b      	ldr	r3, [r7, #4]
 8004f44:	629a      	str	r2, [r3, #40]	; 0x28
    }

    if (--huart->RxXferCount == 0U)
 8004f46:	687b      	ldr	r3, [r7, #4]
 8004f48:	8ddb      	ldrh	r3, [r3, #46]	; 0x2e
 8004f4a:	b29b      	uxth	r3, r3
 8004f4c:	3b01      	subs	r3, #1
 8004f4e:	b29b      	uxth	r3, r3
 8004f50:	687a      	ldr	r2, [r7, #4]
 8004f52:	4619      	mov	r1, r3
 8004f54:	85d1      	strh	r1, [r2, #46]	; 0x2e
 8004f56:	2b00      	cmp	r3, #0
 8004f58:	d15d      	bne.n	8005016 <UART_Receive_IT+0x16e>
    {
      /* Disable the UART Data Register not empty Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_RXNE);
 8004f5a:	687b      	ldr	r3, [r7, #4]
 8004f5c:	681b      	ldr	r3, [r3, #0]
 8004f5e:	68da      	ldr	r2, [r3, #12]
 8004f60:	687b      	ldr	r3, [r7, #4]
 8004f62:	681b      	ldr	r3, [r3, #0]
 8004f64:	f022 0220 	bic.w	r2, r2, #32
 8004f68:	60da      	str	r2, [r3, #12]

      /* Disable the UART Parity Error Interrupt */
      __HAL_UART_DISABLE_IT(huart, UART_IT_PE);
 8004f6a:	687b      	ldr	r3, [r7, #4]
 8004f6c:	681b      	ldr	r3, [r3, #0]
 8004f6e:	68da      	ldr	r2, [r3, #12]
 8004f70:	687b      	ldr	r3, [r7, #4]
 8004f72:	681b      	ldr	r3, [r3, #0]
 8004f74:	f422 7280 	bic.w	r2, r2, #256	; 0x100
 8004f78:	60da      	str	r2, [r3, #12]

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      __HAL_UART_DISABLE_IT(huart, UART_IT_ERR);
 8004f7a:	687b      	ldr	r3, [r7, #4]
 8004f7c:	681b      	ldr	r3, [r3, #0]
 8004f7e:	695a      	ldr	r2, [r3, #20]
 8004f80:	687b      	ldr	r3, [r7, #4]
 8004f82:	681b      	ldr	r3, [r3, #0]
 8004f84:	f022 0201 	bic.w	r2, r2, #1
 8004f88:	615a      	str	r2, [r3, #20]

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 8004f8a:	687b      	ldr	r3, [r7, #4]
 8004f8c:	2220      	movs	r2, #32
 8004f8e:	f883 2042 	strb.w	r2, [r3, #66]	; 0x42

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 8004f92:	687b      	ldr	r3, [r7, #4]
 8004f94:	2200      	movs	r2, #0
 8004f96:	635a      	str	r2, [r3, #52]	; 0x34

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8004f98:	687b      	ldr	r3, [r7, #4]
 8004f9a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8004f9c:	2b01      	cmp	r3, #1
 8004f9e:	d135      	bne.n	800500c <UART_Receive_IT+0x164>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8004fa0:	687b      	ldr	r3, [r7, #4]
 8004fa2:	2200      	movs	r2, #0
 8004fa4:	631a      	str	r2, [r3, #48]	; 0x30

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8004fa6:	687b      	ldr	r3, [r7, #4]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	330c      	adds	r3, #12
 8004fac:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8004fae:	697b      	ldr	r3, [r7, #20]
 8004fb0:	e853 3f00 	ldrex	r3, [r3]
 8004fb4:	613b      	str	r3, [r7, #16]
   return(result);
 8004fb6:	693b      	ldr	r3, [r7, #16]
 8004fb8:	f023 0310 	bic.w	r3, r3, #16
 8004fbc:	627b      	str	r3, [r7, #36]	; 0x24
 8004fbe:	687b      	ldr	r3, [r7, #4]
 8004fc0:	681b      	ldr	r3, [r3, #0]
 8004fc2:	330c      	adds	r3, #12
 8004fc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004fc6:	623a      	str	r2, [r7, #32]
 8004fc8:	61fb      	str	r3, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8004fca:	69f9      	ldr	r1, [r7, #28]
 8004fcc:	6a3a      	ldr	r2, [r7, #32]
 8004fce:	e841 2300 	strex	r3, r2, [r1]
 8004fd2:	61bb      	str	r3, [r7, #24]
   return(result);
 8004fd4:	69bb      	ldr	r3, [r7, #24]
 8004fd6:	2b00      	cmp	r3, #0
 8004fd8:	d1e5      	bne.n	8004fa6 <UART_Receive_IT+0xfe>

        /* Check if IDLE flag is set */
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE))
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	681b      	ldr	r3, [r3, #0]
 8004fde:	681b      	ldr	r3, [r3, #0]
 8004fe0:	f003 0310 	and.w	r3, r3, #16
 8004fe4:	2b10      	cmp	r3, #16
 8004fe6:	d10a      	bne.n	8004ffe <UART_Receive_IT+0x156>
        {
          /* Clear IDLE flag in ISR */
          __HAL_UART_CLEAR_IDLEFLAG(huart);
 8004fe8:	2300      	movs	r3, #0
 8004fea:	60fb      	str	r3, [r7, #12]
 8004fec:	687b      	ldr	r3, [r7, #4]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	681b      	ldr	r3, [r3, #0]
 8004ff2:	60fb      	str	r3, [r7, #12]
 8004ff4:	687b      	ldr	r3, [r7, #4]
 8004ff6:	681b      	ldr	r3, [r3, #0]
 8004ff8:	685b      	ldr	r3, [r3, #4]
 8004ffa:	60fb      	str	r3, [r7, #12]
 8004ffc:	68fb      	ldr	r3, [r7, #12]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8004ffe:	687b      	ldr	r3, [r7, #4]
 8005000:	8d9b      	ldrh	r3, [r3, #44]	; 0x2c
 8005002:	4619      	mov	r1, r3
 8005004:	6878      	ldr	r0, [r7, #4]
 8005006:	f7ff fdd1 	bl	8004bac <HAL_UARTEx_RxEventCallback>
 800500a:	e002      	b.n	8005012 <UART_Receive_IT+0x16a>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxCpltCallback(huart);
#else
        /*Call legacy weak Rx complete callback*/
        HAL_UART_RxCpltCallback(huart);
 800500c:	6878      	ldr	r0, [r7, #4]
 800500e:	f7fc fca3 	bl	8001958 <HAL_UART_RxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
      }

      return HAL_OK;
 8005012:	2300      	movs	r3, #0
 8005014:	e002      	b.n	800501c <UART_Receive_IT+0x174>
    }
    return HAL_OK;
 8005016:	2300      	movs	r3, #0
 8005018:	e000      	b.n	800501c <UART_Receive_IT+0x174>
  }
  else
  {
    return HAL_BUSY;
 800501a:	2302      	movs	r3, #2
  }
}
 800501c:	4618      	mov	r0, r3
 800501e:	3730      	adds	r7, #48	; 0x30
 8005020:	46bd      	mov	sp, r7
 8005022:	bd80      	pop	{r7, pc}

08005024 <UART_SetConfig>:
  * @param  huart  Pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_SetConfig(UART_HandleTypeDef *huart)
{
 8005024:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8005028:	b0c0      	sub	sp, #256	; 0x100
 800502a:	af00      	add	r7, sp, #0
 800502c:	f8c7 00f4 	str.w	r0, [r7, #244]	; 0xf4
  assert_param(IS_UART_MODE(huart->Init.Mode));

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits
     according to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8005030:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005034:	681b      	ldr	r3, [r3, #0]
 8005036:	691b      	ldr	r3, [r3, #16]
 8005038:	f423 5040 	bic.w	r0, r3, #12288	; 0x3000
 800503c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005040:	68d9      	ldr	r1, [r3, #12]
 8005042:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005046:	681a      	ldr	r2, [r3, #0]
 8005048:	ea40 0301 	orr.w	r3, r0, r1
 800504c:	6113      	str	r3, [r2, #16]
     Set the M bits according to huart->Init.WordLength value
     Set PCE and PS bits according to huart->Init.Parity value
     Set TE and RE bits according to huart->Init.Mode value
     Set OVER8 bit according to huart->Init.OverSampling value */

  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling;
 800504e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005052:	689a      	ldr	r2, [r3, #8]
 8005054:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	431a      	orrs	r2, r3
 800505c:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005060:	695b      	ldr	r3, [r3, #20]
 8005062:	431a      	orrs	r2, r3
 8005064:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005068:	69db      	ldr	r3, [r3, #28]
 800506a:	4313      	orrs	r3, r2
 800506c:	f8c7 30f8 	str.w	r3, [r7, #248]	; 0xf8
  MODIFY_REG(huart->Instance->CR1,
 8005070:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005074:	681b      	ldr	r3, [r3, #0]
 8005076:	68db      	ldr	r3, [r3, #12]
 8005078:	f423 4116 	bic.w	r1, r3, #38400	; 0x9600
 800507c:	f021 010c 	bic.w	r1, r1, #12
 8005080:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005084:	681a      	ldr	r2, [r3, #0]
 8005086:	f8d7 30f8 	ldr.w	r3, [r7, #248]	; 0xf8
 800508a:	430b      	orrs	r3, r1
 800508c:	60d3      	str	r3, [r2, #12]
             (uint32_t)(USART_CR1_M | USART_CR1_PCE | USART_CR1_PS | USART_CR1_TE | USART_CR1_RE | USART_CR1_OVER8),
             tmpreg);

  /*-------------------------- USART CR3 Configuration -----------------------*/
  /* Configure the UART HFC: Set CTSE and RTSE bits according to huart->Init.HwFlowCtl value */
  MODIFY_REG(huart->Instance->CR3, (USART_CR3_RTSE | USART_CR3_CTSE), huart->Init.HwFlowCtl);
 800508e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005092:	681b      	ldr	r3, [r3, #0]
 8005094:	695b      	ldr	r3, [r3, #20]
 8005096:	f423 7040 	bic.w	r0, r3, #768	; 0x300
 800509a:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 800509e:	6999      	ldr	r1, [r3, #24]
 80050a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050a4:	681a      	ldr	r2, [r3, #0]
 80050a6:	ea40 0301 	orr.w	r3, r0, r1
 80050aa:	6153      	str	r3, [r2, #20]
    if ((huart->Instance == USART1) || (huart->Instance == USART6) || (huart->Instance == UART9) || (huart->Instance == UART10))
    {
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#elif defined(USART6)
    if ((huart->Instance == USART1) || (huart->Instance == USART6))
 80050ac:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050b0:	681a      	ldr	r2, [r3, #0]
 80050b2:	4b8f      	ldr	r3, [pc, #572]	; (80052f0 <UART_SetConfig+0x2cc>)
 80050b4:	429a      	cmp	r2, r3
 80050b6:	d005      	beq.n	80050c4 <UART_SetConfig+0xa0>
 80050b8:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050bc:	681a      	ldr	r2, [r3, #0]
 80050be:	4b8d      	ldr	r3, [pc, #564]	; (80052f4 <UART_SetConfig+0x2d0>)
 80050c0:	429a      	cmp	r2, r3
 80050c2:	d104      	bne.n	80050ce <UART_SetConfig+0xaa>
    {
      pclk = HAL_RCC_GetPCLK2Freq();
 80050c4:	f7fe fa80 	bl	80035c8 <HAL_RCC_GetPCLK2Freq>
 80050c8:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
 80050cc:	e003      	b.n	80050d6 <UART_SetConfig+0xb2>
      pclk = HAL_RCC_GetPCLK2Freq();
    }
#endif /* USART6 */
    else
    {
      pclk = HAL_RCC_GetPCLK1Freq();
 80050ce:	f7fe fa67 	bl	80035a0 <HAL_RCC_GetPCLK1Freq>
 80050d2:	f8c7 00fc 	str.w	r0, [r7, #252]	; 0xfc
    }
  /*-------------------------- USART BRR Configuration ---------------------*/
  if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80050d6:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80050da:	69db      	ldr	r3, [r3, #28]
 80050dc:	f5b3 4f00 	cmp.w	r3, #32768	; 0x8000
 80050e0:	f040 810c 	bne.w	80052fc <UART_SetConfig+0x2d8>
  {
    huart->Instance->BRR = UART_BRR_SAMPLING8(pclk, huart->Init.BaudRate);
 80050e4:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 80050e8:	2200      	movs	r2, #0
 80050ea:	f8c7 30e8 	str.w	r3, [r7, #232]	; 0xe8
 80050ee:	f8c7 20ec 	str.w	r2, [r7, #236]	; 0xec
 80050f2:	e9d7 453a 	ldrd	r4, r5, [r7, #232]	; 0xe8
 80050f6:	4622      	mov	r2, r4
 80050f8:	462b      	mov	r3, r5
 80050fa:	1891      	adds	r1, r2, r2
 80050fc:	65b9      	str	r1, [r7, #88]	; 0x58
 80050fe:	415b      	adcs	r3, r3
 8005100:	65fb      	str	r3, [r7, #92]	; 0x5c
 8005102:	e9d7 2316 	ldrd	r2, r3, [r7, #88]	; 0x58
 8005106:	4621      	mov	r1, r4
 8005108:	eb12 0801 	adds.w	r8, r2, r1
 800510c:	4629      	mov	r1, r5
 800510e:	eb43 0901 	adc.w	r9, r3, r1
 8005112:	f04f 0200 	mov.w	r2, #0
 8005116:	f04f 0300 	mov.w	r3, #0
 800511a:	ea4f 03c9 	mov.w	r3, r9, lsl #3
 800511e:	ea43 7358 	orr.w	r3, r3, r8, lsr #29
 8005122:	ea4f 02c8 	mov.w	r2, r8, lsl #3
 8005126:	4690      	mov	r8, r2
 8005128:	4699      	mov	r9, r3
 800512a:	4623      	mov	r3, r4
 800512c:	eb18 0303 	adds.w	r3, r8, r3
 8005130:	f8c7 30e0 	str.w	r3, [r7, #224]	; 0xe0
 8005134:	462b      	mov	r3, r5
 8005136:	eb49 0303 	adc.w	r3, r9, r3
 800513a:	f8c7 30e4 	str.w	r3, [r7, #228]	; 0xe4
 800513e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005142:	685b      	ldr	r3, [r3, #4]
 8005144:	2200      	movs	r2, #0
 8005146:	f8c7 30d8 	str.w	r3, [r7, #216]	; 0xd8
 800514a:	f8c7 20dc 	str.w	r2, [r7, #220]	; 0xdc
 800514e:	e9d7 1236 	ldrd	r1, r2, [r7, #216]	; 0xd8
 8005152:	460b      	mov	r3, r1
 8005154:	18db      	adds	r3, r3, r3
 8005156:	653b      	str	r3, [r7, #80]	; 0x50
 8005158:	4613      	mov	r3, r2
 800515a:	eb42 0303 	adc.w	r3, r2, r3
 800515e:	657b      	str	r3, [r7, #84]	; 0x54
 8005160:	e9d7 2314 	ldrd	r2, r3, [r7, #80]	; 0x50
 8005164:	e9d7 0138 	ldrd	r0, r1, [r7, #224]	; 0xe0
 8005168:	f7fb f882 	bl	8000270 <__aeabi_uldivmod>
 800516c:	4602      	mov	r2, r0
 800516e:	460b      	mov	r3, r1
 8005170:	4b61      	ldr	r3, [pc, #388]	; (80052f8 <UART_SetConfig+0x2d4>)
 8005172:	fba3 2302 	umull	r2, r3, r3, r2
 8005176:	095b      	lsrs	r3, r3, #5
 8005178:	011c      	lsls	r4, r3, #4
 800517a:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800517e:	2200      	movs	r2, #0
 8005180:	f8c7 30d0 	str.w	r3, [r7, #208]	; 0xd0
 8005184:	f8c7 20d4 	str.w	r2, [r7, #212]	; 0xd4
 8005188:	e9d7 8934 	ldrd	r8, r9, [r7, #208]	; 0xd0
 800518c:	4642      	mov	r2, r8
 800518e:	464b      	mov	r3, r9
 8005190:	1891      	adds	r1, r2, r2
 8005192:	64b9      	str	r1, [r7, #72]	; 0x48
 8005194:	415b      	adcs	r3, r3
 8005196:	64fb      	str	r3, [r7, #76]	; 0x4c
 8005198:	e9d7 2312 	ldrd	r2, r3, [r7, #72]	; 0x48
 800519c:	4641      	mov	r1, r8
 800519e:	eb12 0a01 	adds.w	sl, r2, r1
 80051a2:	4649      	mov	r1, r9
 80051a4:	eb43 0b01 	adc.w	fp, r3, r1
 80051a8:	f04f 0200 	mov.w	r2, #0
 80051ac:	f04f 0300 	mov.w	r3, #0
 80051b0:	ea4f 03cb 	mov.w	r3, fp, lsl #3
 80051b4:	ea43 735a 	orr.w	r3, r3, sl, lsr #29
 80051b8:	ea4f 02ca 	mov.w	r2, sl, lsl #3
 80051bc:	4692      	mov	sl, r2
 80051be:	469b      	mov	fp, r3
 80051c0:	4643      	mov	r3, r8
 80051c2:	eb1a 0303 	adds.w	r3, sl, r3
 80051c6:	f8c7 30c8 	str.w	r3, [r7, #200]	; 0xc8
 80051ca:	464b      	mov	r3, r9
 80051cc:	eb4b 0303 	adc.w	r3, fp, r3
 80051d0:	f8c7 30cc 	str.w	r3, [r7, #204]	; 0xcc
 80051d4:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80051d8:	685b      	ldr	r3, [r3, #4]
 80051da:	2200      	movs	r2, #0
 80051dc:	f8c7 30c0 	str.w	r3, [r7, #192]	; 0xc0
 80051e0:	f8c7 20c4 	str.w	r2, [r7, #196]	; 0xc4
 80051e4:	e9d7 1230 	ldrd	r1, r2, [r7, #192]	; 0xc0
 80051e8:	460b      	mov	r3, r1
 80051ea:	18db      	adds	r3, r3, r3
 80051ec:	643b      	str	r3, [r7, #64]	; 0x40
 80051ee:	4613      	mov	r3, r2
 80051f0:	eb42 0303 	adc.w	r3, r2, r3
 80051f4:	647b      	str	r3, [r7, #68]	; 0x44
 80051f6:	e9d7 2310 	ldrd	r2, r3, [r7, #64]	; 0x40
 80051fa:	e9d7 0132 	ldrd	r0, r1, [r7, #200]	; 0xc8
 80051fe:	f7fb f837 	bl	8000270 <__aeabi_uldivmod>
 8005202:	4602      	mov	r2, r0
 8005204:	460b      	mov	r3, r1
 8005206:	4611      	mov	r1, r2
 8005208:	4b3b      	ldr	r3, [pc, #236]	; (80052f8 <UART_SetConfig+0x2d4>)
 800520a:	fba3 2301 	umull	r2, r3, r3, r1
 800520e:	095b      	lsrs	r3, r3, #5
 8005210:	2264      	movs	r2, #100	; 0x64
 8005212:	fb02 f303 	mul.w	r3, r2, r3
 8005216:	1acb      	subs	r3, r1, r3
 8005218:	00db      	lsls	r3, r3, #3
 800521a:	f103 0232 	add.w	r2, r3, #50	; 0x32
 800521e:	4b36      	ldr	r3, [pc, #216]	; (80052f8 <UART_SetConfig+0x2d4>)
 8005220:	fba3 2302 	umull	r2, r3, r3, r2
 8005224:	095b      	lsrs	r3, r3, #5
 8005226:	005b      	lsls	r3, r3, #1
 8005228:	f403 73f8 	and.w	r3, r3, #496	; 0x1f0
 800522c:	441c      	add	r4, r3
 800522e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005232:	2200      	movs	r2, #0
 8005234:	f8c7 30b8 	str.w	r3, [r7, #184]	; 0xb8
 8005238:	f8c7 20bc 	str.w	r2, [r7, #188]	; 0xbc
 800523c:	e9d7 892e 	ldrd	r8, r9, [r7, #184]	; 0xb8
 8005240:	4642      	mov	r2, r8
 8005242:	464b      	mov	r3, r9
 8005244:	1891      	adds	r1, r2, r2
 8005246:	63b9      	str	r1, [r7, #56]	; 0x38
 8005248:	415b      	adcs	r3, r3
 800524a:	63fb      	str	r3, [r7, #60]	; 0x3c
 800524c:	e9d7 230e 	ldrd	r2, r3, [r7, #56]	; 0x38
 8005250:	4641      	mov	r1, r8
 8005252:	1851      	adds	r1, r2, r1
 8005254:	6339      	str	r1, [r7, #48]	; 0x30
 8005256:	4649      	mov	r1, r9
 8005258:	414b      	adcs	r3, r1
 800525a:	637b      	str	r3, [r7, #52]	; 0x34
 800525c:	f04f 0200 	mov.w	r2, #0
 8005260:	f04f 0300 	mov.w	r3, #0
 8005264:	e9d7 ab0c 	ldrd	sl, fp, [r7, #48]	; 0x30
 8005268:	4659      	mov	r1, fp
 800526a:	00cb      	lsls	r3, r1, #3
 800526c:	4651      	mov	r1, sl
 800526e:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005272:	4651      	mov	r1, sl
 8005274:	00ca      	lsls	r2, r1, #3
 8005276:	4610      	mov	r0, r2
 8005278:	4619      	mov	r1, r3
 800527a:	4603      	mov	r3, r0
 800527c:	4642      	mov	r2, r8
 800527e:	189b      	adds	r3, r3, r2
 8005280:	f8c7 30b0 	str.w	r3, [r7, #176]	; 0xb0
 8005284:	464b      	mov	r3, r9
 8005286:	460a      	mov	r2, r1
 8005288:	eb42 0303 	adc.w	r3, r2, r3
 800528c:	f8c7 30b4 	str.w	r3, [r7, #180]	; 0xb4
 8005290:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005294:	685b      	ldr	r3, [r3, #4]
 8005296:	2200      	movs	r2, #0
 8005298:	f8c7 30a8 	str.w	r3, [r7, #168]	; 0xa8
 800529c:	f8c7 20ac 	str.w	r2, [r7, #172]	; 0xac
 80052a0:	e9d7 122a 	ldrd	r1, r2, [r7, #168]	; 0xa8
 80052a4:	460b      	mov	r3, r1
 80052a6:	18db      	adds	r3, r3, r3
 80052a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80052aa:	4613      	mov	r3, r2
 80052ac:	eb42 0303 	adc.w	r3, r2, r3
 80052b0:	62fb      	str	r3, [r7, #44]	; 0x2c
 80052b2:	e9d7 230a 	ldrd	r2, r3, [r7, #40]	; 0x28
 80052b6:	e9d7 012c 	ldrd	r0, r1, [r7, #176]	; 0xb0
 80052ba:	f7fa ffd9 	bl	8000270 <__aeabi_uldivmod>
 80052be:	4602      	mov	r2, r0
 80052c0:	460b      	mov	r3, r1
 80052c2:	4b0d      	ldr	r3, [pc, #52]	; (80052f8 <UART_SetConfig+0x2d4>)
 80052c4:	fba3 1302 	umull	r1, r3, r3, r2
 80052c8:	095b      	lsrs	r3, r3, #5
 80052ca:	2164      	movs	r1, #100	; 0x64
 80052cc:	fb01 f303 	mul.w	r3, r1, r3
 80052d0:	1ad3      	subs	r3, r2, r3
 80052d2:	00db      	lsls	r3, r3, #3
 80052d4:	3332      	adds	r3, #50	; 0x32
 80052d6:	4a08      	ldr	r2, [pc, #32]	; (80052f8 <UART_SetConfig+0x2d4>)
 80052d8:	fba2 2303 	umull	r2, r3, r2, r3
 80052dc:	095b      	lsrs	r3, r3, #5
 80052de:	f003 0207 	and.w	r2, r3, #7
 80052e2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80052e6:	681b      	ldr	r3, [r3, #0]
 80052e8:	4422      	add	r2, r4
 80052ea:	609a      	str	r2, [r3, #8]
  }
  else
  {
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
  }
}
 80052ec:	e106      	b.n	80054fc <UART_SetConfig+0x4d8>
 80052ee:	bf00      	nop
 80052f0:	40011000 	.word	0x40011000
 80052f4:	40011400 	.word	0x40011400
 80052f8:	51eb851f 	.word	0x51eb851f
    huart->Instance->BRR = UART_BRR_SAMPLING16(pclk, huart->Init.BaudRate);
 80052fc:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005300:	2200      	movs	r2, #0
 8005302:	f8c7 30a0 	str.w	r3, [r7, #160]	; 0xa0
 8005306:	f8c7 20a4 	str.w	r2, [r7, #164]	; 0xa4
 800530a:	e9d7 8928 	ldrd	r8, r9, [r7, #160]	; 0xa0
 800530e:	4642      	mov	r2, r8
 8005310:	464b      	mov	r3, r9
 8005312:	1891      	adds	r1, r2, r2
 8005314:	6239      	str	r1, [r7, #32]
 8005316:	415b      	adcs	r3, r3
 8005318:	627b      	str	r3, [r7, #36]	; 0x24
 800531a:	e9d7 2308 	ldrd	r2, r3, [r7, #32]
 800531e:	4641      	mov	r1, r8
 8005320:	1854      	adds	r4, r2, r1
 8005322:	4649      	mov	r1, r9
 8005324:	eb43 0501 	adc.w	r5, r3, r1
 8005328:	f04f 0200 	mov.w	r2, #0
 800532c:	f04f 0300 	mov.w	r3, #0
 8005330:	00eb      	lsls	r3, r5, #3
 8005332:	ea43 7354 	orr.w	r3, r3, r4, lsr #29
 8005336:	00e2      	lsls	r2, r4, #3
 8005338:	4614      	mov	r4, r2
 800533a:	461d      	mov	r5, r3
 800533c:	4643      	mov	r3, r8
 800533e:	18e3      	adds	r3, r4, r3
 8005340:	f8c7 3098 	str.w	r3, [r7, #152]	; 0x98
 8005344:	464b      	mov	r3, r9
 8005346:	eb45 0303 	adc.w	r3, r5, r3
 800534a:	f8c7 309c 	str.w	r3, [r7, #156]	; 0x9c
 800534e:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 8005352:	685b      	ldr	r3, [r3, #4]
 8005354:	2200      	movs	r2, #0
 8005356:	f8c7 3090 	str.w	r3, [r7, #144]	; 0x90
 800535a:	f8c7 2094 	str.w	r2, [r7, #148]	; 0x94
 800535e:	f04f 0200 	mov.w	r2, #0
 8005362:	f04f 0300 	mov.w	r3, #0
 8005366:	e9d7 4524 	ldrd	r4, r5, [r7, #144]	; 0x90
 800536a:	4629      	mov	r1, r5
 800536c:	008b      	lsls	r3, r1, #2
 800536e:	4621      	mov	r1, r4
 8005370:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005374:	4621      	mov	r1, r4
 8005376:	008a      	lsls	r2, r1, #2
 8005378:	e9d7 0126 	ldrd	r0, r1, [r7, #152]	; 0x98
 800537c:	f7fa ff78 	bl	8000270 <__aeabi_uldivmod>
 8005380:	4602      	mov	r2, r0
 8005382:	460b      	mov	r3, r1
 8005384:	4b60      	ldr	r3, [pc, #384]	; (8005508 <UART_SetConfig+0x4e4>)
 8005386:	fba3 2302 	umull	r2, r3, r3, r2
 800538a:	095b      	lsrs	r3, r3, #5
 800538c:	011c      	lsls	r4, r3, #4
 800538e:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 8005392:	2200      	movs	r2, #0
 8005394:	f8c7 3088 	str.w	r3, [r7, #136]	; 0x88
 8005398:	f8c7 208c 	str.w	r2, [r7, #140]	; 0x8c
 800539c:	e9d7 8922 	ldrd	r8, r9, [r7, #136]	; 0x88
 80053a0:	4642      	mov	r2, r8
 80053a2:	464b      	mov	r3, r9
 80053a4:	1891      	adds	r1, r2, r2
 80053a6:	61b9      	str	r1, [r7, #24]
 80053a8:	415b      	adcs	r3, r3
 80053aa:	61fb      	str	r3, [r7, #28]
 80053ac:	e9d7 2306 	ldrd	r2, r3, [r7, #24]
 80053b0:	4641      	mov	r1, r8
 80053b2:	1851      	adds	r1, r2, r1
 80053b4:	6139      	str	r1, [r7, #16]
 80053b6:	4649      	mov	r1, r9
 80053b8:	414b      	adcs	r3, r1
 80053ba:	617b      	str	r3, [r7, #20]
 80053bc:	f04f 0200 	mov.w	r2, #0
 80053c0:	f04f 0300 	mov.w	r3, #0
 80053c4:	e9d7 ab04 	ldrd	sl, fp, [r7, #16]
 80053c8:	4659      	mov	r1, fp
 80053ca:	00cb      	lsls	r3, r1, #3
 80053cc:	4651      	mov	r1, sl
 80053ce:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 80053d2:	4651      	mov	r1, sl
 80053d4:	00ca      	lsls	r2, r1, #3
 80053d6:	4610      	mov	r0, r2
 80053d8:	4619      	mov	r1, r3
 80053da:	4603      	mov	r3, r0
 80053dc:	4642      	mov	r2, r8
 80053de:	189b      	adds	r3, r3, r2
 80053e0:	f8c7 3080 	str.w	r3, [r7, #128]	; 0x80
 80053e4:	464b      	mov	r3, r9
 80053e6:	460a      	mov	r2, r1
 80053e8:	eb42 0303 	adc.w	r3, r2, r3
 80053ec:	f8c7 3084 	str.w	r3, [r7, #132]	; 0x84
 80053f0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80053f4:	685b      	ldr	r3, [r3, #4]
 80053f6:	2200      	movs	r2, #0
 80053f8:	67bb      	str	r3, [r7, #120]	; 0x78
 80053fa:	67fa      	str	r2, [r7, #124]	; 0x7c
 80053fc:	f04f 0200 	mov.w	r2, #0
 8005400:	f04f 0300 	mov.w	r3, #0
 8005404:	e9d7 891e 	ldrd	r8, r9, [r7, #120]	; 0x78
 8005408:	4649      	mov	r1, r9
 800540a:	008b      	lsls	r3, r1, #2
 800540c:	4641      	mov	r1, r8
 800540e:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 8005412:	4641      	mov	r1, r8
 8005414:	008a      	lsls	r2, r1, #2
 8005416:	e9d7 0120 	ldrd	r0, r1, [r7, #128]	; 0x80
 800541a:	f7fa ff29 	bl	8000270 <__aeabi_uldivmod>
 800541e:	4602      	mov	r2, r0
 8005420:	460b      	mov	r3, r1
 8005422:	4611      	mov	r1, r2
 8005424:	4b38      	ldr	r3, [pc, #224]	; (8005508 <UART_SetConfig+0x4e4>)
 8005426:	fba3 2301 	umull	r2, r3, r3, r1
 800542a:	095b      	lsrs	r3, r3, #5
 800542c:	2264      	movs	r2, #100	; 0x64
 800542e:	fb02 f303 	mul.w	r3, r2, r3
 8005432:	1acb      	subs	r3, r1, r3
 8005434:	011b      	lsls	r3, r3, #4
 8005436:	3332      	adds	r3, #50	; 0x32
 8005438:	4a33      	ldr	r2, [pc, #204]	; (8005508 <UART_SetConfig+0x4e4>)
 800543a:	fba2 2303 	umull	r2, r3, r2, r3
 800543e:	095b      	lsrs	r3, r3, #5
 8005440:	f003 03f0 	and.w	r3, r3, #240	; 0xf0
 8005444:	441c      	add	r4, r3
 8005446:	f8d7 30fc 	ldr.w	r3, [r7, #252]	; 0xfc
 800544a:	2200      	movs	r2, #0
 800544c:	673b      	str	r3, [r7, #112]	; 0x70
 800544e:	677a      	str	r2, [r7, #116]	; 0x74
 8005450:	e9d7 891c 	ldrd	r8, r9, [r7, #112]	; 0x70
 8005454:	4642      	mov	r2, r8
 8005456:	464b      	mov	r3, r9
 8005458:	1891      	adds	r1, r2, r2
 800545a:	60b9      	str	r1, [r7, #8]
 800545c:	415b      	adcs	r3, r3
 800545e:	60fb      	str	r3, [r7, #12]
 8005460:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 8005464:	4641      	mov	r1, r8
 8005466:	1851      	adds	r1, r2, r1
 8005468:	6039      	str	r1, [r7, #0]
 800546a:	4649      	mov	r1, r9
 800546c:	414b      	adcs	r3, r1
 800546e:	607b      	str	r3, [r7, #4]
 8005470:	f04f 0200 	mov.w	r2, #0
 8005474:	f04f 0300 	mov.w	r3, #0
 8005478:	e9d7 ab00 	ldrd	sl, fp, [r7]
 800547c:	4659      	mov	r1, fp
 800547e:	00cb      	lsls	r3, r1, #3
 8005480:	4651      	mov	r1, sl
 8005482:	ea43 7351 	orr.w	r3, r3, r1, lsr #29
 8005486:	4651      	mov	r1, sl
 8005488:	00ca      	lsls	r2, r1, #3
 800548a:	4610      	mov	r0, r2
 800548c:	4619      	mov	r1, r3
 800548e:	4603      	mov	r3, r0
 8005490:	4642      	mov	r2, r8
 8005492:	189b      	adds	r3, r3, r2
 8005494:	66bb      	str	r3, [r7, #104]	; 0x68
 8005496:	464b      	mov	r3, r9
 8005498:	460a      	mov	r2, r1
 800549a:	eb42 0303 	adc.w	r3, r2, r3
 800549e:	66fb      	str	r3, [r7, #108]	; 0x6c
 80054a0:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054a4:	685b      	ldr	r3, [r3, #4]
 80054a6:	2200      	movs	r2, #0
 80054a8:	663b      	str	r3, [r7, #96]	; 0x60
 80054aa:	667a      	str	r2, [r7, #100]	; 0x64
 80054ac:	f04f 0200 	mov.w	r2, #0
 80054b0:	f04f 0300 	mov.w	r3, #0
 80054b4:	e9d7 8918 	ldrd	r8, r9, [r7, #96]	; 0x60
 80054b8:	4649      	mov	r1, r9
 80054ba:	008b      	lsls	r3, r1, #2
 80054bc:	4641      	mov	r1, r8
 80054be:	ea43 7391 	orr.w	r3, r3, r1, lsr #30
 80054c2:	4641      	mov	r1, r8
 80054c4:	008a      	lsls	r2, r1, #2
 80054c6:	e9d7 011a 	ldrd	r0, r1, [r7, #104]	; 0x68
 80054ca:	f7fa fed1 	bl	8000270 <__aeabi_uldivmod>
 80054ce:	4602      	mov	r2, r0
 80054d0:	460b      	mov	r3, r1
 80054d2:	4b0d      	ldr	r3, [pc, #52]	; (8005508 <UART_SetConfig+0x4e4>)
 80054d4:	fba3 1302 	umull	r1, r3, r3, r2
 80054d8:	095b      	lsrs	r3, r3, #5
 80054da:	2164      	movs	r1, #100	; 0x64
 80054dc:	fb01 f303 	mul.w	r3, r1, r3
 80054e0:	1ad3      	subs	r3, r2, r3
 80054e2:	011b      	lsls	r3, r3, #4
 80054e4:	3332      	adds	r3, #50	; 0x32
 80054e6:	4a08      	ldr	r2, [pc, #32]	; (8005508 <UART_SetConfig+0x4e4>)
 80054e8:	fba2 2303 	umull	r2, r3, r2, r3
 80054ec:	095b      	lsrs	r3, r3, #5
 80054ee:	f003 020f 	and.w	r2, r3, #15
 80054f2:	f8d7 30f4 	ldr.w	r3, [r7, #244]	; 0xf4
 80054f6:	681b      	ldr	r3, [r3, #0]
 80054f8:	4422      	add	r2, r4
 80054fa:	609a      	str	r2, [r3, #8]
}
 80054fc:	bf00      	nop
 80054fe:	f507 7780 	add.w	r7, r7, #256	; 0x100
 8005502:	46bd      	mov	sp, r7
 8005504:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8005508:	51eb851f 	.word	0x51eb851f

0800550c <LL_GPIO_SetPinMode>:
{
 800550c:	b480      	push	{r7}
 800550e:	b08b      	sub	sp, #44	; 0x2c
 8005510:	af00      	add	r7, sp, #0
 8005512:	60f8      	str	r0, [r7, #12]
 8005514:	60b9      	str	r1, [r7, #8]
 8005516:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->MODER, (GPIO_MODER_MODER0 << (POSITION_VAL(Pin) * 2U)), (Mode << (POSITION_VAL(Pin) * 2U)));
 8005518:	68fb      	ldr	r3, [r7, #12]
 800551a:	681a      	ldr	r2, [r3, #0]
 800551c:	68bb      	ldr	r3, [r7, #8]
 800551e:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005520:	697b      	ldr	r3, [r7, #20]
 8005522:	fa93 f3a3 	rbit	r3, r3
 8005526:	613b      	str	r3, [r7, #16]
  return result;
 8005528:	693b      	ldr	r3, [r7, #16]
 800552a:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 800552c:	69bb      	ldr	r3, [r7, #24]
 800552e:	2b00      	cmp	r3, #0
 8005530:	d101      	bne.n	8005536 <LL_GPIO_SetPinMode+0x2a>
    return 32U;
 8005532:	2320      	movs	r3, #32
 8005534:	e003      	b.n	800553e <LL_GPIO_SetPinMode+0x32>
  return __builtin_clz(value);
 8005536:	69bb      	ldr	r3, [r7, #24]
 8005538:	fab3 f383 	clz	r3, r3
 800553c:	b2db      	uxtb	r3, r3
 800553e:	005b      	lsls	r3, r3, #1
 8005540:	2103      	movs	r1, #3
 8005542:	fa01 f303 	lsl.w	r3, r1, r3
 8005546:	43db      	mvns	r3, r3
 8005548:	401a      	ands	r2, r3
 800554a:	68bb      	ldr	r3, [r7, #8]
 800554c:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800554e:	6a3b      	ldr	r3, [r7, #32]
 8005550:	fa93 f3a3 	rbit	r3, r3
 8005554:	61fb      	str	r3, [r7, #28]
  return result;
 8005556:	69fb      	ldr	r3, [r7, #28]
 8005558:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800555a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800555c:	2b00      	cmp	r3, #0
 800555e:	d101      	bne.n	8005564 <LL_GPIO_SetPinMode+0x58>
    return 32U;
 8005560:	2320      	movs	r3, #32
 8005562:	e003      	b.n	800556c <LL_GPIO_SetPinMode+0x60>
  return __builtin_clz(value);
 8005564:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005566:	fab3 f383 	clz	r3, r3
 800556a:	b2db      	uxtb	r3, r3
 800556c:	005b      	lsls	r3, r3, #1
 800556e:	6879      	ldr	r1, [r7, #4]
 8005570:	fa01 f303 	lsl.w	r3, r1, r3
 8005574:	431a      	orrs	r2, r3
 8005576:	68fb      	ldr	r3, [r7, #12]
 8005578:	601a      	str	r2, [r3, #0]
}
 800557a:	bf00      	nop
 800557c:	372c      	adds	r7, #44	; 0x2c
 800557e:	46bd      	mov	sp, r7
 8005580:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005584:	4770      	bx	lr

08005586 <LL_GPIO_SetPinOutputType>:
{
 8005586:	b480      	push	{r7}
 8005588:	b085      	sub	sp, #20
 800558a:	af00      	add	r7, sp, #0
 800558c:	60f8      	str	r0, [r7, #12]
 800558e:	60b9      	str	r1, [r7, #8]
 8005590:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OTYPER, PinMask, (PinMask * OutputType));
 8005592:	68fb      	ldr	r3, [r7, #12]
 8005594:	685a      	ldr	r2, [r3, #4]
 8005596:	68bb      	ldr	r3, [r7, #8]
 8005598:	43db      	mvns	r3, r3
 800559a:	401a      	ands	r2, r3
 800559c:	68bb      	ldr	r3, [r7, #8]
 800559e:	6879      	ldr	r1, [r7, #4]
 80055a0:	fb01 f303 	mul.w	r3, r1, r3
 80055a4:	431a      	orrs	r2, r3
 80055a6:	68fb      	ldr	r3, [r7, #12]
 80055a8:	605a      	str	r2, [r3, #4]
}
 80055aa:	bf00      	nop
 80055ac:	3714      	adds	r7, #20
 80055ae:	46bd      	mov	sp, r7
 80055b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055b4:	4770      	bx	lr

080055b6 <LL_GPIO_SetPinSpeed>:
{
 80055b6:	b480      	push	{r7}
 80055b8:	b08b      	sub	sp, #44	; 0x2c
 80055ba:	af00      	add	r7, sp, #0
 80055bc:	60f8      	str	r0, [r7, #12]
 80055be:	60b9      	str	r1, [r7, #8]
 80055c0:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->OSPEEDR, (GPIO_OSPEEDER_OSPEEDR0 << (POSITION_VAL(Pin) * 2U)),
 80055c2:	68fb      	ldr	r3, [r7, #12]
 80055c4:	689a      	ldr	r2, [r3, #8]
 80055c6:	68bb      	ldr	r3, [r7, #8]
 80055c8:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055ca:	697b      	ldr	r3, [r7, #20]
 80055cc:	fa93 f3a3 	rbit	r3, r3
 80055d0:	613b      	str	r3, [r7, #16]
  return result;
 80055d2:	693b      	ldr	r3, [r7, #16]
 80055d4:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80055d6:	69bb      	ldr	r3, [r7, #24]
 80055d8:	2b00      	cmp	r3, #0
 80055da:	d101      	bne.n	80055e0 <LL_GPIO_SetPinSpeed+0x2a>
    return 32U;
 80055dc:	2320      	movs	r3, #32
 80055de:	e003      	b.n	80055e8 <LL_GPIO_SetPinSpeed+0x32>
  return __builtin_clz(value);
 80055e0:	69bb      	ldr	r3, [r7, #24]
 80055e2:	fab3 f383 	clz	r3, r3
 80055e6:	b2db      	uxtb	r3, r3
 80055e8:	005b      	lsls	r3, r3, #1
 80055ea:	2103      	movs	r1, #3
 80055ec:	fa01 f303 	lsl.w	r3, r1, r3
 80055f0:	43db      	mvns	r3, r3
 80055f2:	401a      	ands	r2, r3
 80055f4:	68bb      	ldr	r3, [r7, #8]
 80055f6:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80055f8:	6a3b      	ldr	r3, [r7, #32]
 80055fa:	fa93 f3a3 	rbit	r3, r3
 80055fe:	61fb      	str	r3, [r7, #28]
  return result;
 8005600:	69fb      	ldr	r3, [r7, #28]
 8005602:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005604:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005606:	2b00      	cmp	r3, #0
 8005608:	d101      	bne.n	800560e <LL_GPIO_SetPinSpeed+0x58>
    return 32U;
 800560a:	2320      	movs	r3, #32
 800560c:	e003      	b.n	8005616 <LL_GPIO_SetPinSpeed+0x60>
  return __builtin_clz(value);
 800560e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005610:	fab3 f383 	clz	r3, r3
 8005614:	b2db      	uxtb	r3, r3
 8005616:	005b      	lsls	r3, r3, #1
 8005618:	6879      	ldr	r1, [r7, #4]
 800561a:	fa01 f303 	lsl.w	r3, r1, r3
 800561e:	431a      	orrs	r2, r3
 8005620:	68fb      	ldr	r3, [r7, #12]
 8005622:	609a      	str	r2, [r3, #8]
}
 8005624:	bf00      	nop
 8005626:	372c      	adds	r7, #44	; 0x2c
 8005628:	46bd      	mov	sp, r7
 800562a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800562e:	4770      	bx	lr

08005630 <LL_GPIO_SetPinPull>:
{
 8005630:	b480      	push	{r7}
 8005632:	b08b      	sub	sp, #44	; 0x2c
 8005634:	af00      	add	r7, sp, #0
 8005636:	60f8      	str	r0, [r7, #12]
 8005638:	60b9      	str	r1, [r7, #8]
 800563a:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->PUPDR, (GPIO_PUPDR_PUPDR0 << (POSITION_VAL(Pin) * 2U)), (Pull << (POSITION_VAL(Pin) * 2U)));
 800563c:	68fb      	ldr	r3, [r7, #12]
 800563e:	68da      	ldr	r2, [r3, #12]
 8005640:	68bb      	ldr	r3, [r7, #8]
 8005642:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005644:	697b      	ldr	r3, [r7, #20]
 8005646:	fa93 f3a3 	rbit	r3, r3
 800564a:	613b      	str	r3, [r7, #16]
  return result;
 800564c:	693b      	ldr	r3, [r7, #16]
 800564e:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005650:	69bb      	ldr	r3, [r7, #24]
 8005652:	2b00      	cmp	r3, #0
 8005654:	d101      	bne.n	800565a <LL_GPIO_SetPinPull+0x2a>
    return 32U;
 8005656:	2320      	movs	r3, #32
 8005658:	e003      	b.n	8005662 <LL_GPIO_SetPinPull+0x32>
  return __builtin_clz(value);
 800565a:	69bb      	ldr	r3, [r7, #24]
 800565c:	fab3 f383 	clz	r3, r3
 8005660:	b2db      	uxtb	r3, r3
 8005662:	005b      	lsls	r3, r3, #1
 8005664:	2103      	movs	r1, #3
 8005666:	fa01 f303 	lsl.w	r3, r1, r3
 800566a:	43db      	mvns	r3, r3
 800566c:	401a      	ands	r2, r3
 800566e:	68bb      	ldr	r3, [r7, #8]
 8005670:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005672:	6a3b      	ldr	r3, [r7, #32]
 8005674:	fa93 f3a3 	rbit	r3, r3
 8005678:	61fb      	str	r3, [r7, #28]
  return result;
 800567a:	69fb      	ldr	r3, [r7, #28]
 800567c:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 800567e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005680:	2b00      	cmp	r3, #0
 8005682:	d101      	bne.n	8005688 <LL_GPIO_SetPinPull+0x58>
    return 32U;
 8005684:	2320      	movs	r3, #32
 8005686:	e003      	b.n	8005690 <LL_GPIO_SetPinPull+0x60>
  return __builtin_clz(value);
 8005688:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800568a:	fab3 f383 	clz	r3, r3
 800568e:	b2db      	uxtb	r3, r3
 8005690:	005b      	lsls	r3, r3, #1
 8005692:	6879      	ldr	r1, [r7, #4]
 8005694:	fa01 f303 	lsl.w	r3, r1, r3
 8005698:	431a      	orrs	r2, r3
 800569a:	68fb      	ldr	r3, [r7, #12]
 800569c:	60da      	str	r2, [r3, #12]
}
 800569e:	bf00      	nop
 80056a0:	372c      	adds	r7, #44	; 0x2c
 80056a2:	46bd      	mov	sp, r7
 80056a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80056a8:	4770      	bx	lr

080056aa <LL_GPIO_SetAFPin_0_7>:
{
 80056aa:	b480      	push	{r7}
 80056ac:	b08b      	sub	sp, #44	; 0x2c
 80056ae:	af00      	add	r7, sp, #0
 80056b0:	60f8      	str	r0, [r7, #12]
 80056b2:	60b9      	str	r1, [r7, #8]
 80056b4:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[0], (GPIO_AFRL_AFSEL0 << (POSITION_VAL(Pin) * 4U)),
 80056b6:	68fb      	ldr	r3, [r7, #12]
 80056b8:	6a1a      	ldr	r2, [r3, #32]
 80056ba:	68bb      	ldr	r3, [r7, #8]
 80056bc:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056be:	697b      	ldr	r3, [r7, #20]
 80056c0:	fa93 f3a3 	rbit	r3, r3
 80056c4:	613b      	str	r3, [r7, #16]
  return result;
 80056c6:	693b      	ldr	r3, [r7, #16]
 80056c8:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 80056ca:	69bb      	ldr	r3, [r7, #24]
 80056cc:	2b00      	cmp	r3, #0
 80056ce:	d101      	bne.n	80056d4 <LL_GPIO_SetAFPin_0_7+0x2a>
    return 32U;
 80056d0:	2320      	movs	r3, #32
 80056d2:	e003      	b.n	80056dc <LL_GPIO_SetAFPin_0_7+0x32>
  return __builtin_clz(value);
 80056d4:	69bb      	ldr	r3, [r7, #24]
 80056d6:	fab3 f383 	clz	r3, r3
 80056da:	b2db      	uxtb	r3, r3
 80056dc:	009b      	lsls	r3, r3, #2
 80056de:	210f      	movs	r1, #15
 80056e0:	fa01 f303 	lsl.w	r3, r1, r3
 80056e4:	43db      	mvns	r3, r3
 80056e6:	401a      	ands	r2, r3
 80056e8:	68bb      	ldr	r3, [r7, #8]
 80056ea:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80056ec:	6a3b      	ldr	r3, [r7, #32]
 80056ee:	fa93 f3a3 	rbit	r3, r3
 80056f2:	61fb      	str	r3, [r7, #28]
  return result;
 80056f4:	69fb      	ldr	r3, [r7, #28]
 80056f6:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 80056f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80056fa:	2b00      	cmp	r3, #0
 80056fc:	d101      	bne.n	8005702 <LL_GPIO_SetAFPin_0_7+0x58>
    return 32U;
 80056fe:	2320      	movs	r3, #32
 8005700:	e003      	b.n	800570a <LL_GPIO_SetAFPin_0_7+0x60>
  return __builtin_clz(value);
 8005702:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005704:	fab3 f383 	clz	r3, r3
 8005708:	b2db      	uxtb	r3, r3
 800570a:	009b      	lsls	r3, r3, #2
 800570c:	6879      	ldr	r1, [r7, #4]
 800570e:	fa01 f303 	lsl.w	r3, r1, r3
 8005712:	431a      	orrs	r2, r3
 8005714:	68fb      	ldr	r3, [r7, #12]
 8005716:	621a      	str	r2, [r3, #32]
}
 8005718:	bf00      	nop
 800571a:	372c      	adds	r7, #44	; 0x2c
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <LL_GPIO_SetAFPin_8_15>:
{
 8005724:	b480      	push	{r7}
 8005726:	b08b      	sub	sp, #44	; 0x2c
 8005728:	af00      	add	r7, sp, #0
 800572a:	60f8      	str	r0, [r7, #12]
 800572c:	60b9      	str	r1, [r7, #8]
 800572e:	607a      	str	r2, [r7, #4]
  MODIFY_REG(GPIOx->AFR[1], (GPIO_AFRH_AFSEL8 << (POSITION_VAL(Pin >> 8U) * 4U)),
 8005730:	68fb      	ldr	r3, [r7, #12]
 8005732:	6a5a      	ldr	r2, [r3, #36]	; 0x24
 8005734:	68bb      	ldr	r3, [r7, #8]
 8005736:	0a1b      	lsrs	r3, r3, #8
 8005738:	617b      	str	r3, [r7, #20]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800573a:	697b      	ldr	r3, [r7, #20]
 800573c:	fa93 f3a3 	rbit	r3, r3
 8005740:	613b      	str	r3, [r7, #16]
  return result;
 8005742:	693b      	ldr	r3, [r7, #16]
 8005744:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8005746:	69bb      	ldr	r3, [r7, #24]
 8005748:	2b00      	cmp	r3, #0
 800574a:	d101      	bne.n	8005750 <LL_GPIO_SetAFPin_8_15+0x2c>
    return 32U;
 800574c:	2320      	movs	r3, #32
 800574e:	e003      	b.n	8005758 <LL_GPIO_SetAFPin_8_15+0x34>
  return __builtin_clz(value);
 8005750:	69bb      	ldr	r3, [r7, #24]
 8005752:	fab3 f383 	clz	r3, r3
 8005756:	b2db      	uxtb	r3, r3
 8005758:	009b      	lsls	r3, r3, #2
 800575a:	210f      	movs	r1, #15
 800575c:	fa01 f303 	lsl.w	r3, r1, r3
 8005760:	43db      	mvns	r3, r3
 8005762:	401a      	ands	r2, r3
 8005764:	68bb      	ldr	r3, [r7, #8]
 8005766:	0a1b      	lsrs	r3, r3, #8
 8005768:	623b      	str	r3, [r7, #32]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800576a:	6a3b      	ldr	r3, [r7, #32]
 800576c:	fa93 f3a3 	rbit	r3, r3
 8005770:	61fb      	str	r3, [r7, #28]
  return result;
 8005772:	69fb      	ldr	r3, [r7, #28]
 8005774:	627b      	str	r3, [r7, #36]	; 0x24
  if (value == 0U)
 8005776:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005778:	2b00      	cmp	r3, #0
 800577a:	d101      	bne.n	8005780 <LL_GPIO_SetAFPin_8_15+0x5c>
    return 32U;
 800577c:	2320      	movs	r3, #32
 800577e:	e003      	b.n	8005788 <LL_GPIO_SetAFPin_8_15+0x64>
  return __builtin_clz(value);
 8005780:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005782:	fab3 f383 	clz	r3, r3
 8005786:	b2db      	uxtb	r3, r3
 8005788:	009b      	lsls	r3, r3, #2
 800578a:	6879      	ldr	r1, [r7, #4]
 800578c:	fa01 f303 	lsl.w	r3, r1, r3
 8005790:	431a      	orrs	r2, r3
 8005792:	68fb      	ldr	r3, [r7, #12]
 8005794:	625a      	str	r2, [r3, #36]	; 0x24
}
 8005796:	bf00      	nop
 8005798:	372c      	adds	r7, #44	; 0x2c
 800579a:	46bd      	mov	sp, r7
 800579c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80057a0:	4770      	bx	lr

080057a2 <LL_GPIO_Init>:
  * @retval An ErrorStatus enumeration value:
  *          - SUCCESS: GPIO registers are initialized according to GPIO_InitStruct content
  *          - ERROR:   Not applicable
  */
ErrorStatus LL_GPIO_Init(GPIO_TypeDef *GPIOx, LL_GPIO_InitTypeDef *GPIO_InitStruct)
{
 80057a2:	b580      	push	{r7, lr}
 80057a4:	b08a      	sub	sp, #40	; 0x28
 80057a6:	af00      	add	r7, sp, #0
 80057a8:	6078      	str	r0, [r7, #4]
 80057aa:	6039      	str	r1, [r7, #0]
  uint32_t pinpos     = 0x00000000U;
 80057ac:	2300      	movs	r3, #0
 80057ae:	627b      	str	r3, [r7, #36]	; 0x24
  uint32_t currentpin = 0x00000000U;
 80057b0:	2300      	movs	r3, #0
 80057b2:	623b      	str	r3, [r7, #32]
  assert_param(IS_LL_GPIO_MODE(GPIO_InitStruct->Mode));
  assert_param(IS_LL_GPIO_PULL(GPIO_InitStruct->Pull));

  /* ------------------------- Configure the port pins ---------------- */
  /* Initialize  pinpos on first pin set */
  pinpos = POSITION_VAL(GPIO_InitStruct->Pin);
 80057b4:	683b      	ldr	r3, [r7, #0]
 80057b6:	681b      	ldr	r3, [r3, #0]
 80057b8:	61bb      	str	r3, [r7, #24]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80057ba:	69bb      	ldr	r3, [r7, #24]
 80057bc:	fa93 f3a3 	rbit	r3, r3
 80057c0:	617b      	str	r3, [r7, #20]
  return result;
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	61fb      	str	r3, [r7, #28]
  if (value == 0U)
 80057c6:	69fb      	ldr	r3, [r7, #28]
 80057c8:	2b00      	cmp	r3, #0
 80057ca:	d101      	bne.n	80057d0 <LL_GPIO_Init+0x2e>
    return 32U;
 80057cc:	2320      	movs	r3, #32
 80057ce:	e003      	b.n	80057d8 <LL_GPIO_Init+0x36>
  return __builtin_clz(value);
 80057d0:	69fb      	ldr	r3, [r7, #28]
 80057d2:	fab3 f383 	clz	r3, r3
 80057d6:	b2db      	uxtb	r3, r3
 80057d8:	627b      	str	r3, [r7, #36]	; 0x24
  
  /* Configure the port pins */
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 80057da:	e057      	b.n	800588c <LL_GPIO_Init+0xea>
  {
    /* Get current io position */
    currentpin = (GPIO_InitStruct->Pin) & (0x00000001U << pinpos);
 80057dc:	683b      	ldr	r3, [r7, #0]
 80057de:	681a      	ldr	r2, [r3, #0]
 80057e0:	2101      	movs	r1, #1
 80057e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80057e4:	fa01 f303 	lsl.w	r3, r1, r3
 80057e8:	4013      	ands	r3, r2
 80057ea:	623b      	str	r3, [r7, #32]
    
    if (currentpin)
 80057ec:	6a3b      	ldr	r3, [r7, #32]
 80057ee:	2b00      	cmp	r3, #0
 80057f0:	d049      	beq.n	8005886 <LL_GPIO_Init+0xe4>
    {
      
      if ((GPIO_InitStruct->Mode == LL_GPIO_MODE_OUTPUT) || (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE))
 80057f2:	683b      	ldr	r3, [r7, #0]
 80057f4:	685b      	ldr	r3, [r3, #4]
 80057f6:	2b01      	cmp	r3, #1
 80057f8:	d003      	beq.n	8005802 <LL_GPIO_Init+0x60>
 80057fa:	683b      	ldr	r3, [r7, #0]
 80057fc:	685b      	ldr	r3, [r3, #4]
 80057fe:	2b02      	cmp	r3, #2
 8005800:	d10d      	bne.n	800581e <LL_GPIO_Init+0x7c>
      {
        /* Check Speed mode parameters */
        assert_param(IS_LL_GPIO_SPEED(GPIO_InitStruct->Speed));
        
        /* Speed mode configuration */
        LL_GPIO_SetPinSpeed(GPIOx, currentpin, GPIO_InitStruct->Speed);
 8005802:	683b      	ldr	r3, [r7, #0]
 8005804:	689b      	ldr	r3, [r3, #8]
 8005806:	461a      	mov	r2, r3
 8005808:	6a39      	ldr	r1, [r7, #32]
 800580a:	6878      	ldr	r0, [r7, #4]
 800580c:	f7ff fed3 	bl	80055b6 <LL_GPIO_SetPinSpeed>
        
        /* Check Output mode parameters */
        assert_param(IS_LL_GPIO_OUTPUT_TYPE(GPIO_InitStruct->OutputType));
        
        /* Output mode configuration*/
        LL_GPIO_SetPinOutputType(GPIOx, currentpin, GPIO_InitStruct->OutputType);
 8005810:	683b      	ldr	r3, [r7, #0]
 8005812:	68db      	ldr	r3, [r3, #12]
 8005814:	461a      	mov	r2, r3
 8005816:	6a39      	ldr	r1, [r7, #32]
 8005818:	6878      	ldr	r0, [r7, #4]
 800581a:	f7ff feb4 	bl	8005586 <LL_GPIO_SetPinOutputType>
      }
      
      /* Pull-up Pull down resistor configuration*/
      LL_GPIO_SetPinPull(GPIOx, currentpin, GPIO_InitStruct->Pull);
 800581e:	683b      	ldr	r3, [r7, #0]
 8005820:	691b      	ldr	r3, [r3, #16]
 8005822:	461a      	mov	r2, r3
 8005824:	6a39      	ldr	r1, [r7, #32]
 8005826:	6878      	ldr	r0, [r7, #4]
 8005828:	f7ff ff02 	bl	8005630 <LL_GPIO_SetPinPull>
      
      if (GPIO_InitStruct->Mode == LL_GPIO_MODE_ALTERNATE)
 800582c:	683b      	ldr	r3, [r7, #0]
 800582e:	685b      	ldr	r3, [r3, #4]
 8005830:	2b02      	cmp	r3, #2
 8005832:	d121      	bne.n	8005878 <LL_GPIO_Init+0xd6>
 8005834:	6a3b      	ldr	r3, [r7, #32]
 8005836:	60fb      	str	r3, [r7, #12]
   __ASM ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005838:	68fb      	ldr	r3, [r7, #12]
 800583a:	fa93 f3a3 	rbit	r3, r3
 800583e:	60bb      	str	r3, [r7, #8]
  return result;
 8005840:	68bb      	ldr	r3, [r7, #8]
 8005842:	613b      	str	r3, [r7, #16]
  if (value == 0U)
 8005844:	693b      	ldr	r3, [r7, #16]
 8005846:	2b00      	cmp	r3, #0
 8005848:	d101      	bne.n	800584e <LL_GPIO_Init+0xac>
    return 32U;
 800584a:	2320      	movs	r3, #32
 800584c:	e003      	b.n	8005856 <LL_GPIO_Init+0xb4>
  return __builtin_clz(value);
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	fab3 f383 	clz	r3, r3
 8005854:	b2db      	uxtb	r3, r3
      {
        /* Check Alternate parameter */
        assert_param(IS_LL_GPIO_ALTERNATE(GPIO_InitStruct->Alternate));
        
        /* Speed mode configuration */
        if (POSITION_VAL(currentpin) < 0x00000008U)
 8005856:	2b07      	cmp	r3, #7
 8005858:	d807      	bhi.n	800586a <LL_GPIO_Init+0xc8>
        {
          LL_GPIO_SetAFPin_0_7(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800585a:	683b      	ldr	r3, [r7, #0]
 800585c:	695b      	ldr	r3, [r3, #20]
 800585e:	461a      	mov	r2, r3
 8005860:	6a39      	ldr	r1, [r7, #32]
 8005862:	6878      	ldr	r0, [r7, #4]
 8005864:	f7ff ff21 	bl	80056aa <LL_GPIO_SetAFPin_0_7>
 8005868:	e006      	b.n	8005878 <LL_GPIO_Init+0xd6>
        }
        else
        {
          LL_GPIO_SetAFPin_8_15(GPIOx, currentpin, GPIO_InitStruct->Alternate);
 800586a:	683b      	ldr	r3, [r7, #0]
 800586c:	695b      	ldr	r3, [r3, #20]
 800586e:	461a      	mov	r2, r3
 8005870:	6a39      	ldr	r1, [r7, #32]
 8005872:	6878      	ldr	r0, [r7, #4]
 8005874:	f7ff ff56 	bl	8005724 <LL_GPIO_SetAFPin_8_15>
        }
      }
      
      /* Pin Mode configuration */
      LL_GPIO_SetPinMode(GPIOx, currentpin, GPIO_InitStruct->Mode);
 8005878:	683b      	ldr	r3, [r7, #0]
 800587a:	685b      	ldr	r3, [r3, #4]
 800587c:	461a      	mov	r2, r3
 800587e:	6a39      	ldr	r1, [r7, #32]
 8005880:	6878      	ldr	r0, [r7, #4]
 8005882:	f7ff fe43 	bl	800550c <LL_GPIO_SetPinMode>
    }
    pinpos++;
 8005886:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005888:	3301      	adds	r3, #1
 800588a:	627b      	str	r3, [r7, #36]	; 0x24
  while (((GPIO_InitStruct->Pin) >> pinpos) != 0x00000000U)
 800588c:	683b      	ldr	r3, [r7, #0]
 800588e:	681a      	ldr	r2, [r3, #0]
 8005890:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005892:	fa22 f303 	lsr.w	r3, r2, r3
 8005896:	2b00      	cmp	r3, #0
 8005898:	d1a0      	bne.n	80057dc <LL_GPIO_Init+0x3a>
  }

  return (SUCCESS);
 800589a:	2300      	movs	r3, #0
}
 800589c:	4618      	mov	r0, r3
 800589e:	3728      	adds	r7, #40	; 0x28
 80058a0:	46bd      	mov	sp, r7
 80058a2:	bd80      	pop	{r7, pc}

080058a4 <LL_SPI_IsEnabled>:
{
 80058a4:	b480      	push	{r7}
 80058a6:	b083      	sub	sp, #12
 80058a8:	af00      	add	r7, sp, #0
 80058aa:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(SPIx->CR1, SPI_CR1_SPE) == (SPI_CR1_SPE)) ? 1UL : 0UL);
 80058ac:	687b      	ldr	r3, [r7, #4]
 80058ae:	681b      	ldr	r3, [r3, #0]
 80058b0:	f003 0340 	and.w	r3, r3, #64	; 0x40
 80058b4:	2b40      	cmp	r3, #64	; 0x40
 80058b6:	d101      	bne.n	80058bc <LL_SPI_IsEnabled+0x18>
 80058b8:	2301      	movs	r3, #1
 80058ba:	e000      	b.n	80058be <LL_SPI_IsEnabled+0x1a>
 80058bc:	2300      	movs	r3, #0
}
 80058be:	4618      	mov	r0, r3
 80058c0:	370c      	adds	r7, #12
 80058c2:	46bd      	mov	sp, r7
 80058c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058c8:	4770      	bx	lr

080058ca <LL_SPI_SetCRCPolynomial>:
{
 80058ca:	b480      	push	{r7}
 80058cc:	b083      	sub	sp, #12
 80058ce:	af00      	add	r7, sp, #0
 80058d0:	6078      	str	r0, [r7, #4]
 80058d2:	6039      	str	r1, [r7, #0]
  WRITE_REG(SPIx->CRCPR, (uint16_t)CRCPoly);
 80058d4:	683b      	ldr	r3, [r7, #0]
 80058d6:	b29b      	uxth	r3, r3
 80058d8:	461a      	mov	r2, r3
 80058da:	687b      	ldr	r3, [r7, #4]
 80058dc:	611a      	str	r2, [r3, #16]
}
 80058de:	bf00      	nop
 80058e0:	370c      	adds	r7, #12
 80058e2:	46bd      	mov	sp, r7
 80058e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80058e8:	4770      	bx	lr

080058ea <LL_SPI_Init>:
  * @param  SPIx SPI Instance
  * @param  SPI_InitStruct pointer to a @ref LL_SPI_InitTypeDef structure
  * @retval An ErrorStatus enumeration value. (Return always SUCCESS)
  */
ErrorStatus LL_SPI_Init(SPI_TypeDef *SPIx, LL_SPI_InitTypeDef *SPI_InitStruct)
{
 80058ea:	b580      	push	{r7, lr}
 80058ec:	b084      	sub	sp, #16
 80058ee:	af00      	add	r7, sp, #0
 80058f0:	6078      	str	r0, [r7, #4]
 80058f2:	6039      	str	r1, [r7, #0]
  ErrorStatus status = ERROR;
 80058f4:	2301      	movs	r3, #1
 80058f6:	73fb      	strb	r3, [r7, #15]
  assert_param(IS_LL_SPI_NSS(SPI_InitStruct->NSS));
  assert_param(IS_LL_SPI_BAUDRATE(SPI_InitStruct->BaudRate));
  assert_param(IS_LL_SPI_BITORDER(SPI_InitStruct->BitOrder));
  assert_param(IS_LL_SPI_CRCCALCULATION(SPI_InitStruct->CRCCalculation));

  if (LL_SPI_IsEnabled(SPIx) == 0x00000000U)
 80058f8:	6878      	ldr	r0, [r7, #4]
 80058fa:	f7ff ffd3 	bl	80058a4 <LL_SPI_IsEnabled>
 80058fe:	4603      	mov	r3, r0
 8005900:	2b00      	cmp	r3, #0
 8005902:	d139      	bne.n	8005978 <LL_SPI_Init+0x8e>
     * - NSS management:     SPI_CR1_SSM bit
     * - BaudRate prescaler: SPI_CR1_BR[2:0] bits
     * - BitOrder:           SPI_CR1_LSBFIRST bit
     * - CRCCalculation:     SPI_CR1_CRCEN bit
     */
    MODIFY_REG(SPIx->CR1,
 8005904:	687b      	ldr	r3, [r7, #4]
 8005906:	681b      	ldr	r3, [r3, #0]
 8005908:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 800590c:	f023 03bf 	bic.w	r3, r3, #191	; 0xbf
 8005910:	683a      	ldr	r2, [r7, #0]
 8005912:	6811      	ldr	r1, [r2, #0]
 8005914:	683a      	ldr	r2, [r7, #0]
 8005916:	6852      	ldr	r2, [r2, #4]
 8005918:	4311      	orrs	r1, r2
 800591a:	683a      	ldr	r2, [r7, #0]
 800591c:	6892      	ldr	r2, [r2, #8]
 800591e:	4311      	orrs	r1, r2
 8005920:	683a      	ldr	r2, [r7, #0]
 8005922:	68d2      	ldr	r2, [r2, #12]
 8005924:	4311      	orrs	r1, r2
 8005926:	683a      	ldr	r2, [r7, #0]
 8005928:	6912      	ldr	r2, [r2, #16]
 800592a:	4311      	orrs	r1, r2
 800592c:	683a      	ldr	r2, [r7, #0]
 800592e:	6952      	ldr	r2, [r2, #20]
 8005930:	4311      	orrs	r1, r2
 8005932:	683a      	ldr	r2, [r7, #0]
 8005934:	6992      	ldr	r2, [r2, #24]
 8005936:	4311      	orrs	r1, r2
 8005938:	683a      	ldr	r2, [r7, #0]
 800593a:	69d2      	ldr	r2, [r2, #28]
 800593c:	4311      	orrs	r1, r2
 800593e:	683a      	ldr	r2, [r7, #0]
 8005940:	6a12      	ldr	r2, [r2, #32]
 8005942:	430a      	orrs	r2, r1
 8005944:	431a      	orrs	r2, r3
 8005946:	687b      	ldr	r3, [r7, #4]
 8005948:	601a      	str	r2, [r3, #0]

    /*---------------------------- SPIx CR2 Configuration ------------------------
     * Configure SPIx CR2 with parameters:
     * - NSS management:     SSOE bit
     */
    MODIFY_REG(SPIx->CR2, SPI_CR2_SSOE, (SPI_InitStruct->NSS >> 16U));
 800594a:	687b      	ldr	r3, [r7, #4]
 800594c:	685b      	ldr	r3, [r3, #4]
 800594e:	f023 0204 	bic.w	r2, r3, #4
 8005952:	683b      	ldr	r3, [r7, #0]
 8005954:	695b      	ldr	r3, [r3, #20]
 8005956:	0c1b      	lsrs	r3, r3, #16
 8005958:	431a      	orrs	r2, r3
 800595a:	687b      	ldr	r3, [r7, #4]
 800595c:	605a      	str	r2, [r3, #4]

    /*---------------------------- SPIx CRCPR Configuration ----------------------
     * Configure SPIx CRCPR with parameters:
     * - CRCPoly:            CRCPOLY[15:0] bits
     */
    if (SPI_InitStruct->CRCCalculation == LL_SPI_CRCCALCULATION_ENABLE)
 800595e:	683b      	ldr	r3, [r7, #0]
 8005960:	6a1b      	ldr	r3, [r3, #32]
 8005962:	f5b3 5f00 	cmp.w	r3, #8192	; 0x2000
 8005966:	d105      	bne.n	8005974 <LL_SPI_Init+0x8a>
    {
      assert_param(IS_LL_SPI_CRC_POLYNOMIAL(SPI_InitStruct->CRCPoly));
      LL_SPI_SetCRCPolynomial(SPIx, SPI_InitStruct->CRCPoly);
 8005968:	683b      	ldr	r3, [r7, #0]
 800596a:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800596c:	4619      	mov	r1, r3
 800596e:	6878      	ldr	r0, [r7, #4]
 8005970:	f7ff ffab 	bl	80058ca <LL_SPI_SetCRCPolynomial>
    }
    status = SUCCESS;
 8005974:	2300      	movs	r3, #0
 8005976:	73fb      	strb	r3, [r7, #15]
  }

  /* Activate the SPI mode (Reset I2SMOD bit in I2SCFGR register) */
  CLEAR_BIT(SPIx->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8005978:	687b      	ldr	r3, [r7, #4]
 800597a:	69db      	ldr	r3, [r3, #28]
 800597c:	f423 6200 	bic.w	r2, r3, #2048	; 0x800
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	61da      	str	r2, [r3, #28]
  return status;
 8005984:	7bfb      	ldrb	r3, [r7, #15]
}
 8005986:	4618      	mov	r0, r3
 8005988:	3710      	adds	r7, #16
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
	...

08005990 <std>:
 8005990:	2300      	movs	r3, #0
 8005992:	b510      	push	{r4, lr}
 8005994:	4604      	mov	r4, r0
 8005996:	e9c0 3300 	strd	r3, r3, [r0]
 800599a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800599e:	6083      	str	r3, [r0, #8]
 80059a0:	8181      	strh	r1, [r0, #12]
 80059a2:	6643      	str	r3, [r0, #100]	; 0x64
 80059a4:	81c2      	strh	r2, [r0, #14]
 80059a6:	6183      	str	r3, [r0, #24]
 80059a8:	4619      	mov	r1, r3
 80059aa:	2208      	movs	r2, #8
 80059ac:	305c      	adds	r0, #92	; 0x5c
 80059ae:	f000 f9f7 	bl	8005da0 <memset>
 80059b2:	4b0d      	ldr	r3, [pc, #52]	; (80059e8 <std+0x58>)
 80059b4:	6263      	str	r3, [r4, #36]	; 0x24
 80059b6:	4b0d      	ldr	r3, [pc, #52]	; (80059ec <std+0x5c>)
 80059b8:	62a3      	str	r3, [r4, #40]	; 0x28
 80059ba:	4b0d      	ldr	r3, [pc, #52]	; (80059f0 <std+0x60>)
 80059bc:	62e3      	str	r3, [r4, #44]	; 0x2c
 80059be:	4b0d      	ldr	r3, [pc, #52]	; (80059f4 <std+0x64>)
 80059c0:	6323      	str	r3, [r4, #48]	; 0x30
 80059c2:	4b0d      	ldr	r3, [pc, #52]	; (80059f8 <std+0x68>)
 80059c4:	6224      	str	r4, [r4, #32]
 80059c6:	429c      	cmp	r4, r3
 80059c8:	d006      	beq.n	80059d8 <std+0x48>
 80059ca:	f103 0268 	add.w	r2, r3, #104	; 0x68
 80059ce:	4294      	cmp	r4, r2
 80059d0:	d002      	beq.n	80059d8 <std+0x48>
 80059d2:	33d0      	adds	r3, #208	; 0xd0
 80059d4:	429c      	cmp	r4, r3
 80059d6:	d105      	bne.n	80059e4 <std+0x54>
 80059d8:	f104 0058 	add.w	r0, r4, #88	; 0x58
 80059dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80059e0:	f000 ba56 	b.w	8005e90 <__retarget_lock_init_recursive>
 80059e4:	bd10      	pop	{r4, pc}
 80059e6:	bf00      	nop
 80059e8:	08005bf1 	.word	0x08005bf1
 80059ec:	08005c13 	.word	0x08005c13
 80059f0:	08005c4b 	.word	0x08005c4b
 80059f4:	08005c6f 	.word	0x08005c6f
 80059f8:	20000288 	.word	0x20000288

080059fc <stdio_exit_handler>:
 80059fc:	4a02      	ldr	r2, [pc, #8]	; (8005a08 <stdio_exit_handler+0xc>)
 80059fe:	4903      	ldr	r1, [pc, #12]	; (8005a0c <stdio_exit_handler+0x10>)
 8005a00:	4803      	ldr	r0, [pc, #12]	; (8005a10 <stdio_exit_handler+0x14>)
 8005a02:	f000 b869 	b.w	8005ad8 <_fwalk_sglue>
 8005a06:	bf00      	nop
 8005a08:	2000000c 	.word	0x2000000c
 8005a0c:	0800673d 	.word	0x0800673d
 8005a10:	20000018 	.word	0x20000018

08005a14 <cleanup_stdio>:
 8005a14:	6841      	ldr	r1, [r0, #4]
 8005a16:	4b0c      	ldr	r3, [pc, #48]	; (8005a48 <cleanup_stdio+0x34>)
 8005a18:	4299      	cmp	r1, r3
 8005a1a:	b510      	push	{r4, lr}
 8005a1c:	4604      	mov	r4, r0
 8005a1e:	d001      	beq.n	8005a24 <cleanup_stdio+0x10>
 8005a20:	f000 fe8c 	bl	800673c <_fflush_r>
 8005a24:	68a1      	ldr	r1, [r4, #8]
 8005a26:	4b09      	ldr	r3, [pc, #36]	; (8005a4c <cleanup_stdio+0x38>)
 8005a28:	4299      	cmp	r1, r3
 8005a2a:	d002      	beq.n	8005a32 <cleanup_stdio+0x1e>
 8005a2c:	4620      	mov	r0, r4
 8005a2e:	f000 fe85 	bl	800673c <_fflush_r>
 8005a32:	68e1      	ldr	r1, [r4, #12]
 8005a34:	4b06      	ldr	r3, [pc, #24]	; (8005a50 <cleanup_stdio+0x3c>)
 8005a36:	4299      	cmp	r1, r3
 8005a38:	d004      	beq.n	8005a44 <cleanup_stdio+0x30>
 8005a3a:	4620      	mov	r0, r4
 8005a3c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a40:	f000 be7c 	b.w	800673c <_fflush_r>
 8005a44:	bd10      	pop	{r4, pc}
 8005a46:	bf00      	nop
 8005a48:	20000288 	.word	0x20000288
 8005a4c:	200002f0 	.word	0x200002f0
 8005a50:	20000358 	.word	0x20000358

08005a54 <global_stdio_init.part.0>:
 8005a54:	b510      	push	{r4, lr}
 8005a56:	4b0b      	ldr	r3, [pc, #44]	; (8005a84 <global_stdio_init.part.0+0x30>)
 8005a58:	4c0b      	ldr	r4, [pc, #44]	; (8005a88 <global_stdio_init.part.0+0x34>)
 8005a5a:	4a0c      	ldr	r2, [pc, #48]	; (8005a8c <global_stdio_init.part.0+0x38>)
 8005a5c:	601a      	str	r2, [r3, #0]
 8005a5e:	4620      	mov	r0, r4
 8005a60:	2200      	movs	r2, #0
 8005a62:	2104      	movs	r1, #4
 8005a64:	f7ff ff94 	bl	8005990 <std>
 8005a68:	f104 0068 	add.w	r0, r4, #104	; 0x68
 8005a6c:	2201      	movs	r2, #1
 8005a6e:	2109      	movs	r1, #9
 8005a70:	f7ff ff8e 	bl	8005990 <std>
 8005a74:	f104 00d0 	add.w	r0, r4, #208	; 0xd0
 8005a78:	2202      	movs	r2, #2
 8005a7a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005a7e:	2112      	movs	r1, #18
 8005a80:	f7ff bf86 	b.w	8005990 <std>
 8005a84:	200003c0 	.word	0x200003c0
 8005a88:	20000288 	.word	0x20000288
 8005a8c:	080059fd 	.word	0x080059fd

08005a90 <__sfp_lock_acquire>:
 8005a90:	4801      	ldr	r0, [pc, #4]	; (8005a98 <__sfp_lock_acquire+0x8>)
 8005a92:	f000 b9fe 	b.w	8005e92 <__retarget_lock_acquire_recursive>
 8005a96:	bf00      	nop
 8005a98:	200003c9 	.word	0x200003c9

08005a9c <__sfp_lock_release>:
 8005a9c:	4801      	ldr	r0, [pc, #4]	; (8005aa4 <__sfp_lock_release+0x8>)
 8005a9e:	f000 b9f9 	b.w	8005e94 <__retarget_lock_release_recursive>
 8005aa2:	bf00      	nop
 8005aa4:	200003c9 	.word	0x200003c9

08005aa8 <__sinit>:
 8005aa8:	b510      	push	{r4, lr}
 8005aaa:	4604      	mov	r4, r0
 8005aac:	f7ff fff0 	bl	8005a90 <__sfp_lock_acquire>
 8005ab0:	6a23      	ldr	r3, [r4, #32]
 8005ab2:	b11b      	cbz	r3, 8005abc <__sinit+0x14>
 8005ab4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8005ab8:	f7ff bff0 	b.w	8005a9c <__sfp_lock_release>
 8005abc:	4b04      	ldr	r3, [pc, #16]	; (8005ad0 <__sinit+0x28>)
 8005abe:	6223      	str	r3, [r4, #32]
 8005ac0:	4b04      	ldr	r3, [pc, #16]	; (8005ad4 <__sinit+0x2c>)
 8005ac2:	681b      	ldr	r3, [r3, #0]
 8005ac4:	2b00      	cmp	r3, #0
 8005ac6:	d1f5      	bne.n	8005ab4 <__sinit+0xc>
 8005ac8:	f7ff ffc4 	bl	8005a54 <global_stdio_init.part.0>
 8005acc:	e7f2      	b.n	8005ab4 <__sinit+0xc>
 8005ace:	bf00      	nop
 8005ad0:	08005a15 	.word	0x08005a15
 8005ad4:	200003c0 	.word	0x200003c0

08005ad8 <_fwalk_sglue>:
 8005ad8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005adc:	4607      	mov	r7, r0
 8005ade:	4688      	mov	r8, r1
 8005ae0:	4614      	mov	r4, r2
 8005ae2:	2600      	movs	r6, #0
 8005ae4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 8005ae8:	f1b9 0901 	subs.w	r9, r9, #1
 8005aec:	d505      	bpl.n	8005afa <_fwalk_sglue+0x22>
 8005aee:	6824      	ldr	r4, [r4, #0]
 8005af0:	2c00      	cmp	r4, #0
 8005af2:	d1f7      	bne.n	8005ae4 <_fwalk_sglue+0xc>
 8005af4:	4630      	mov	r0, r6
 8005af6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005afa:	89ab      	ldrh	r3, [r5, #12]
 8005afc:	2b01      	cmp	r3, #1
 8005afe:	d907      	bls.n	8005b10 <_fwalk_sglue+0x38>
 8005b00:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8005b04:	3301      	adds	r3, #1
 8005b06:	d003      	beq.n	8005b10 <_fwalk_sglue+0x38>
 8005b08:	4629      	mov	r1, r5
 8005b0a:	4638      	mov	r0, r7
 8005b0c:	47c0      	blx	r8
 8005b0e:	4306      	orrs	r6, r0
 8005b10:	3568      	adds	r5, #104	; 0x68
 8005b12:	e7e9      	b.n	8005ae8 <_fwalk_sglue+0x10>

08005b14 <iprintf>:
 8005b14:	b40f      	push	{r0, r1, r2, r3}
 8005b16:	b507      	push	{r0, r1, r2, lr}
 8005b18:	4906      	ldr	r1, [pc, #24]	; (8005b34 <iprintf+0x20>)
 8005b1a:	ab04      	add	r3, sp, #16
 8005b1c:	6808      	ldr	r0, [r1, #0]
 8005b1e:	f853 2b04 	ldr.w	r2, [r3], #4
 8005b22:	6881      	ldr	r1, [r0, #8]
 8005b24:	9301      	str	r3, [sp, #4]
 8005b26:	f000 fad9 	bl	80060dc <_vfiprintf_r>
 8005b2a:	b003      	add	sp, #12
 8005b2c:	f85d eb04 	ldr.w	lr, [sp], #4
 8005b30:	b004      	add	sp, #16
 8005b32:	4770      	bx	lr
 8005b34:	20000064 	.word	0x20000064

08005b38 <_puts_r>:
 8005b38:	6a03      	ldr	r3, [r0, #32]
 8005b3a:	b570      	push	{r4, r5, r6, lr}
 8005b3c:	6884      	ldr	r4, [r0, #8]
 8005b3e:	4605      	mov	r5, r0
 8005b40:	460e      	mov	r6, r1
 8005b42:	b90b      	cbnz	r3, 8005b48 <_puts_r+0x10>
 8005b44:	f7ff ffb0 	bl	8005aa8 <__sinit>
 8005b48:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b4a:	07db      	lsls	r3, r3, #31
 8005b4c:	d405      	bmi.n	8005b5a <_puts_r+0x22>
 8005b4e:	89a3      	ldrh	r3, [r4, #12]
 8005b50:	0598      	lsls	r0, r3, #22
 8005b52:	d402      	bmi.n	8005b5a <_puts_r+0x22>
 8005b54:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005b56:	f000 f99c 	bl	8005e92 <__retarget_lock_acquire_recursive>
 8005b5a:	89a3      	ldrh	r3, [r4, #12]
 8005b5c:	0719      	lsls	r1, r3, #28
 8005b5e:	d513      	bpl.n	8005b88 <_puts_r+0x50>
 8005b60:	6923      	ldr	r3, [r4, #16]
 8005b62:	b18b      	cbz	r3, 8005b88 <_puts_r+0x50>
 8005b64:	3e01      	subs	r6, #1
 8005b66:	68a3      	ldr	r3, [r4, #8]
 8005b68:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 8005b6c:	3b01      	subs	r3, #1
 8005b6e:	60a3      	str	r3, [r4, #8]
 8005b70:	b9e9      	cbnz	r1, 8005bae <_puts_r+0x76>
 8005b72:	2b00      	cmp	r3, #0
 8005b74:	da2e      	bge.n	8005bd4 <_puts_r+0x9c>
 8005b76:	4622      	mov	r2, r4
 8005b78:	210a      	movs	r1, #10
 8005b7a:	4628      	mov	r0, r5
 8005b7c:	f000 f87b 	bl	8005c76 <__swbuf_r>
 8005b80:	3001      	adds	r0, #1
 8005b82:	d007      	beq.n	8005b94 <_puts_r+0x5c>
 8005b84:	250a      	movs	r5, #10
 8005b86:	e007      	b.n	8005b98 <_puts_r+0x60>
 8005b88:	4621      	mov	r1, r4
 8005b8a:	4628      	mov	r0, r5
 8005b8c:	f000 f8b0 	bl	8005cf0 <__swsetup_r>
 8005b90:	2800      	cmp	r0, #0
 8005b92:	d0e7      	beq.n	8005b64 <_puts_r+0x2c>
 8005b94:	f04f 35ff 	mov.w	r5, #4294967295
 8005b98:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8005b9a:	07da      	lsls	r2, r3, #31
 8005b9c:	d405      	bmi.n	8005baa <_puts_r+0x72>
 8005b9e:	89a3      	ldrh	r3, [r4, #12]
 8005ba0:	059b      	lsls	r3, r3, #22
 8005ba2:	d402      	bmi.n	8005baa <_puts_r+0x72>
 8005ba4:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8005ba6:	f000 f975 	bl	8005e94 <__retarget_lock_release_recursive>
 8005baa:	4628      	mov	r0, r5
 8005bac:	bd70      	pop	{r4, r5, r6, pc}
 8005bae:	2b00      	cmp	r3, #0
 8005bb0:	da04      	bge.n	8005bbc <_puts_r+0x84>
 8005bb2:	69a2      	ldr	r2, [r4, #24]
 8005bb4:	429a      	cmp	r2, r3
 8005bb6:	dc06      	bgt.n	8005bc6 <_puts_r+0x8e>
 8005bb8:	290a      	cmp	r1, #10
 8005bba:	d004      	beq.n	8005bc6 <_puts_r+0x8e>
 8005bbc:	6823      	ldr	r3, [r4, #0]
 8005bbe:	1c5a      	adds	r2, r3, #1
 8005bc0:	6022      	str	r2, [r4, #0]
 8005bc2:	7019      	strb	r1, [r3, #0]
 8005bc4:	e7cf      	b.n	8005b66 <_puts_r+0x2e>
 8005bc6:	4622      	mov	r2, r4
 8005bc8:	4628      	mov	r0, r5
 8005bca:	f000 f854 	bl	8005c76 <__swbuf_r>
 8005bce:	3001      	adds	r0, #1
 8005bd0:	d1c9      	bne.n	8005b66 <_puts_r+0x2e>
 8005bd2:	e7df      	b.n	8005b94 <_puts_r+0x5c>
 8005bd4:	6823      	ldr	r3, [r4, #0]
 8005bd6:	250a      	movs	r5, #10
 8005bd8:	1c5a      	adds	r2, r3, #1
 8005bda:	6022      	str	r2, [r4, #0]
 8005bdc:	701d      	strb	r5, [r3, #0]
 8005bde:	e7db      	b.n	8005b98 <_puts_r+0x60>

08005be0 <puts>:
 8005be0:	4b02      	ldr	r3, [pc, #8]	; (8005bec <puts+0xc>)
 8005be2:	4601      	mov	r1, r0
 8005be4:	6818      	ldr	r0, [r3, #0]
 8005be6:	f7ff bfa7 	b.w	8005b38 <_puts_r>
 8005bea:	bf00      	nop
 8005bec:	20000064 	.word	0x20000064

08005bf0 <__sread>:
 8005bf0:	b510      	push	{r4, lr}
 8005bf2:	460c      	mov	r4, r1
 8005bf4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005bf8:	f000 f8fc 	bl	8005df4 <_read_r>
 8005bfc:	2800      	cmp	r0, #0
 8005bfe:	bfab      	itete	ge
 8005c00:	6d63      	ldrge	r3, [r4, #84]	; 0x54
 8005c02:	89a3      	ldrhlt	r3, [r4, #12]
 8005c04:	181b      	addge	r3, r3, r0
 8005c06:	f423 5380 	biclt.w	r3, r3, #4096	; 0x1000
 8005c0a:	bfac      	ite	ge
 8005c0c:	6563      	strge	r3, [r4, #84]	; 0x54
 8005c0e:	81a3      	strhlt	r3, [r4, #12]
 8005c10:	bd10      	pop	{r4, pc}

08005c12 <__swrite>:
 8005c12:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8005c16:	461f      	mov	r7, r3
 8005c18:	898b      	ldrh	r3, [r1, #12]
 8005c1a:	05db      	lsls	r3, r3, #23
 8005c1c:	4605      	mov	r5, r0
 8005c1e:	460c      	mov	r4, r1
 8005c20:	4616      	mov	r6, r2
 8005c22:	d505      	bpl.n	8005c30 <__swrite+0x1e>
 8005c24:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c28:	2302      	movs	r3, #2
 8005c2a:	2200      	movs	r2, #0
 8005c2c:	f000 f8d0 	bl	8005dd0 <_lseek_r>
 8005c30:	89a3      	ldrh	r3, [r4, #12]
 8005c32:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8005c36:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
 8005c3a:	81a3      	strh	r3, [r4, #12]
 8005c3c:	4632      	mov	r2, r6
 8005c3e:	463b      	mov	r3, r7
 8005c40:	4628      	mov	r0, r5
 8005c42:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8005c46:	f000 b8e7 	b.w	8005e18 <_write_r>

08005c4a <__sseek>:
 8005c4a:	b510      	push	{r4, lr}
 8005c4c:	460c      	mov	r4, r1
 8005c4e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c52:	f000 f8bd 	bl	8005dd0 <_lseek_r>
 8005c56:	1c43      	adds	r3, r0, #1
 8005c58:	89a3      	ldrh	r3, [r4, #12]
 8005c5a:	bf15      	itete	ne
 8005c5c:	6560      	strne	r0, [r4, #84]	; 0x54
 8005c5e:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
 8005c62:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
 8005c66:	81a3      	strheq	r3, [r4, #12]
 8005c68:	bf18      	it	ne
 8005c6a:	81a3      	strhne	r3, [r4, #12]
 8005c6c:	bd10      	pop	{r4, pc}

08005c6e <__sclose>:
 8005c6e:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8005c72:	f000 b89d 	b.w	8005db0 <_close_r>

08005c76 <__swbuf_r>:
 8005c76:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c78:	460e      	mov	r6, r1
 8005c7a:	4614      	mov	r4, r2
 8005c7c:	4605      	mov	r5, r0
 8005c7e:	b118      	cbz	r0, 8005c88 <__swbuf_r+0x12>
 8005c80:	6a03      	ldr	r3, [r0, #32]
 8005c82:	b90b      	cbnz	r3, 8005c88 <__swbuf_r+0x12>
 8005c84:	f7ff ff10 	bl	8005aa8 <__sinit>
 8005c88:	69a3      	ldr	r3, [r4, #24]
 8005c8a:	60a3      	str	r3, [r4, #8]
 8005c8c:	89a3      	ldrh	r3, [r4, #12]
 8005c8e:	071a      	lsls	r2, r3, #28
 8005c90:	d525      	bpl.n	8005cde <__swbuf_r+0x68>
 8005c92:	6923      	ldr	r3, [r4, #16]
 8005c94:	b31b      	cbz	r3, 8005cde <__swbuf_r+0x68>
 8005c96:	6823      	ldr	r3, [r4, #0]
 8005c98:	6922      	ldr	r2, [r4, #16]
 8005c9a:	1a98      	subs	r0, r3, r2
 8005c9c:	6963      	ldr	r3, [r4, #20]
 8005c9e:	b2f6      	uxtb	r6, r6
 8005ca0:	4283      	cmp	r3, r0
 8005ca2:	4637      	mov	r7, r6
 8005ca4:	dc04      	bgt.n	8005cb0 <__swbuf_r+0x3a>
 8005ca6:	4621      	mov	r1, r4
 8005ca8:	4628      	mov	r0, r5
 8005caa:	f000 fd47 	bl	800673c <_fflush_r>
 8005cae:	b9e0      	cbnz	r0, 8005cea <__swbuf_r+0x74>
 8005cb0:	68a3      	ldr	r3, [r4, #8]
 8005cb2:	3b01      	subs	r3, #1
 8005cb4:	60a3      	str	r3, [r4, #8]
 8005cb6:	6823      	ldr	r3, [r4, #0]
 8005cb8:	1c5a      	adds	r2, r3, #1
 8005cba:	6022      	str	r2, [r4, #0]
 8005cbc:	701e      	strb	r6, [r3, #0]
 8005cbe:	6962      	ldr	r2, [r4, #20]
 8005cc0:	1c43      	adds	r3, r0, #1
 8005cc2:	429a      	cmp	r2, r3
 8005cc4:	d004      	beq.n	8005cd0 <__swbuf_r+0x5a>
 8005cc6:	89a3      	ldrh	r3, [r4, #12]
 8005cc8:	07db      	lsls	r3, r3, #31
 8005cca:	d506      	bpl.n	8005cda <__swbuf_r+0x64>
 8005ccc:	2e0a      	cmp	r6, #10
 8005cce:	d104      	bne.n	8005cda <__swbuf_r+0x64>
 8005cd0:	4621      	mov	r1, r4
 8005cd2:	4628      	mov	r0, r5
 8005cd4:	f000 fd32 	bl	800673c <_fflush_r>
 8005cd8:	b938      	cbnz	r0, 8005cea <__swbuf_r+0x74>
 8005cda:	4638      	mov	r0, r7
 8005cdc:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8005cde:	4621      	mov	r1, r4
 8005ce0:	4628      	mov	r0, r5
 8005ce2:	f000 f805 	bl	8005cf0 <__swsetup_r>
 8005ce6:	2800      	cmp	r0, #0
 8005ce8:	d0d5      	beq.n	8005c96 <__swbuf_r+0x20>
 8005cea:	f04f 37ff 	mov.w	r7, #4294967295
 8005cee:	e7f4      	b.n	8005cda <__swbuf_r+0x64>

08005cf0 <__swsetup_r>:
 8005cf0:	b538      	push	{r3, r4, r5, lr}
 8005cf2:	4b2a      	ldr	r3, [pc, #168]	; (8005d9c <__swsetup_r+0xac>)
 8005cf4:	4605      	mov	r5, r0
 8005cf6:	6818      	ldr	r0, [r3, #0]
 8005cf8:	460c      	mov	r4, r1
 8005cfa:	b118      	cbz	r0, 8005d04 <__swsetup_r+0x14>
 8005cfc:	6a03      	ldr	r3, [r0, #32]
 8005cfe:	b90b      	cbnz	r3, 8005d04 <__swsetup_r+0x14>
 8005d00:	f7ff fed2 	bl	8005aa8 <__sinit>
 8005d04:	89a3      	ldrh	r3, [r4, #12]
 8005d06:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005d0a:	0718      	lsls	r0, r3, #28
 8005d0c:	d422      	bmi.n	8005d54 <__swsetup_r+0x64>
 8005d0e:	06d9      	lsls	r1, r3, #27
 8005d10:	d407      	bmi.n	8005d22 <__swsetup_r+0x32>
 8005d12:	2309      	movs	r3, #9
 8005d14:	602b      	str	r3, [r5, #0]
 8005d16:	f042 0340 	orr.w	r3, r2, #64	; 0x40
 8005d1a:	81a3      	strh	r3, [r4, #12]
 8005d1c:	f04f 30ff 	mov.w	r0, #4294967295
 8005d20:	e034      	b.n	8005d8c <__swsetup_r+0x9c>
 8005d22:	0758      	lsls	r0, r3, #29
 8005d24:	d512      	bpl.n	8005d4c <__swsetup_r+0x5c>
 8005d26:	6b61      	ldr	r1, [r4, #52]	; 0x34
 8005d28:	b141      	cbz	r1, 8005d3c <__swsetup_r+0x4c>
 8005d2a:	f104 0344 	add.w	r3, r4, #68	; 0x44
 8005d2e:	4299      	cmp	r1, r3
 8005d30:	d002      	beq.n	8005d38 <__swsetup_r+0x48>
 8005d32:	4628      	mov	r0, r5
 8005d34:	f000 f8b0 	bl	8005e98 <_free_r>
 8005d38:	2300      	movs	r3, #0
 8005d3a:	6363      	str	r3, [r4, #52]	; 0x34
 8005d3c:	89a3      	ldrh	r3, [r4, #12]
 8005d3e:	f023 0324 	bic.w	r3, r3, #36	; 0x24
 8005d42:	81a3      	strh	r3, [r4, #12]
 8005d44:	2300      	movs	r3, #0
 8005d46:	6063      	str	r3, [r4, #4]
 8005d48:	6923      	ldr	r3, [r4, #16]
 8005d4a:	6023      	str	r3, [r4, #0]
 8005d4c:	89a3      	ldrh	r3, [r4, #12]
 8005d4e:	f043 0308 	orr.w	r3, r3, #8
 8005d52:	81a3      	strh	r3, [r4, #12]
 8005d54:	6923      	ldr	r3, [r4, #16]
 8005d56:	b94b      	cbnz	r3, 8005d6c <__swsetup_r+0x7c>
 8005d58:	89a3      	ldrh	r3, [r4, #12]
 8005d5a:	f403 7320 	and.w	r3, r3, #640	; 0x280
 8005d5e:	f5b3 7f00 	cmp.w	r3, #512	; 0x200
 8005d62:	d003      	beq.n	8005d6c <__swsetup_r+0x7c>
 8005d64:	4621      	mov	r1, r4
 8005d66:	4628      	mov	r0, r5
 8005d68:	f000 fd36 	bl	80067d8 <__smakebuf_r>
 8005d6c:	89a0      	ldrh	r0, [r4, #12]
 8005d6e:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
 8005d72:	f010 0301 	ands.w	r3, r0, #1
 8005d76:	d00a      	beq.n	8005d8e <__swsetup_r+0x9e>
 8005d78:	2300      	movs	r3, #0
 8005d7a:	60a3      	str	r3, [r4, #8]
 8005d7c:	6963      	ldr	r3, [r4, #20]
 8005d7e:	425b      	negs	r3, r3
 8005d80:	61a3      	str	r3, [r4, #24]
 8005d82:	6923      	ldr	r3, [r4, #16]
 8005d84:	b943      	cbnz	r3, 8005d98 <__swsetup_r+0xa8>
 8005d86:	f010 0080 	ands.w	r0, r0, #128	; 0x80
 8005d8a:	d1c4      	bne.n	8005d16 <__swsetup_r+0x26>
 8005d8c:	bd38      	pop	{r3, r4, r5, pc}
 8005d8e:	0781      	lsls	r1, r0, #30
 8005d90:	bf58      	it	pl
 8005d92:	6963      	ldrpl	r3, [r4, #20]
 8005d94:	60a3      	str	r3, [r4, #8]
 8005d96:	e7f4      	b.n	8005d82 <__swsetup_r+0x92>
 8005d98:	2000      	movs	r0, #0
 8005d9a:	e7f7      	b.n	8005d8c <__swsetup_r+0x9c>
 8005d9c:	20000064 	.word	0x20000064

08005da0 <memset>:
 8005da0:	4402      	add	r2, r0
 8005da2:	4603      	mov	r3, r0
 8005da4:	4293      	cmp	r3, r2
 8005da6:	d100      	bne.n	8005daa <memset+0xa>
 8005da8:	4770      	bx	lr
 8005daa:	f803 1b01 	strb.w	r1, [r3], #1
 8005dae:	e7f9      	b.n	8005da4 <memset+0x4>

08005db0 <_close_r>:
 8005db0:	b538      	push	{r3, r4, r5, lr}
 8005db2:	4d06      	ldr	r5, [pc, #24]	; (8005dcc <_close_r+0x1c>)
 8005db4:	2300      	movs	r3, #0
 8005db6:	4604      	mov	r4, r0
 8005db8:	4608      	mov	r0, r1
 8005dba:	602b      	str	r3, [r5, #0]
 8005dbc:	f7fc f895 	bl	8001eea <_close>
 8005dc0:	1c43      	adds	r3, r0, #1
 8005dc2:	d102      	bne.n	8005dca <_close_r+0x1a>
 8005dc4:	682b      	ldr	r3, [r5, #0]
 8005dc6:	b103      	cbz	r3, 8005dca <_close_r+0x1a>
 8005dc8:	6023      	str	r3, [r4, #0]
 8005dca:	bd38      	pop	{r3, r4, r5, pc}
 8005dcc:	200003c4 	.word	0x200003c4

08005dd0 <_lseek_r>:
 8005dd0:	b538      	push	{r3, r4, r5, lr}
 8005dd2:	4d07      	ldr	r5, [pc, #28]	; (8005df0 <_lseek_r+0x20>)
 8005dd4:	4604      	mov	r4, r0
 8005dd6:	4608      	mov	r0, r1
 8005dd8:	4611      	mov	r1, r2
 8005dda:	2200      	movs	r2, #0
 8005ddc:	602a      	str	r2, [r5, #0]
 8005dde:	461a      	mov	r2, r3
 8005de0:	f7fc f8aa 	bl	8001f38 <_lseek>
 8005de4:	1c43      	adds	r3, r0, #1
 8005de6:	d102      	bne.n	8005dee <_lseek_r+0x1e>
 8005de8:	682b      	ldr	r3, [r5, #0]
 8005dea:	b103      	cbz	r3, 8005dee <_lseek_r+0x1e>
 8005dec:	6023      	str	r3, [r4, #0]
 8005dee:	bd38      	pop	{r3, r4, r5, pc}
 8005df0:	200003c4 	.word	0x200003c4

08005df4 <_read_r>:
 8005df4:	b538      	push	{r3, r4, r5, lr}
 8005df6:	4d07      	ldr	r5, [pc, #28]	; (8005e14 <_read_r+0x20>)
 8005df8:	4604      	mov	r4, r0
 8005dfa:	4608      	mov	r0, r1
 8005dfc:	4611      	mov	r1, r2
 8005dfe:	2200      	movs	r2, #0
 8005e00:	602a      	str	r2, [r5, #0]
 8005e02:	461a      	mov	r2, r3
 8005e04:	f7fc f854 	bl	8001eb0 <_read>
 8005e08:	1c43      	adds	r3, r0, #1
 8005e0a:	d102      	bne.n	8005e12 <_read_r+0x1e>
 8005e0c:	682b      	ldr	r3, [r5, #0]
 8005e0e:	b103      	cbz	r3, 8005e12 <_read_r+0x1e>
 8005e10:	6023      	str	r3, [r4, #0]
 8005e12:	bd38      	pop	{r3, r4, r5, pc}
 8005e14:	200003c4 	.word	0x200003c4

08005e18 <_write_r>:
 8005e18:	b538      	push	{r3, r4, r5, lr}
 8005e1a:	4d07      	ldr	r5, [pc, #28]	; (8005e38 <_write_r+0x20>)
 8005e1c:	4604      	mov	r4, r0
 8005e1e:	4608      	mov	r0, r1
 8005e20:	4611      	mov	r1, r2
 8005e22:	2200      	movs	r2, #0
 8005e24:	602a      	str	r2, [r5, #0]
 8005e26:	461a      	mov	r2, r3
 8005e28:	f7fb fc9c 	bl	8001764 <_write>
 8005e2c:	1c43      	adds	r3, r0, #1
 8005e2e:	d102      	bne.n	8005e36 <_write_r+0x1e>
 8005e30:	682b      	ldr	r3, [r5, #0]
 8005e32:	b103      	cbz	r3, 8005e36 <_write_r+0x1e>
 8005e34:	6023      	str	r3, [r4, #0]
 8005e36:	bd38      	pop	{r3, r4, r5, pc}
 8005e38:	200003c4 	.word	0x200003c4

08005e3c <__errno>:
 8005e3c:	4b01      	ldr	r3, [pc, #4]	; (8005e44 <__errno+0x8>)
 8005e3e:	6818      	ldr	r0, [r3, #0]
 8005e40:	4770      	bx	lr
 8005e42:	bf00      	nop
 8005e44:	20000064 	.word	0x20000064

08005e48 <__libc_init_array>:
 8005e48:	b570      	push	{r4, r5, r6, lr}
 8005e4a:	4d0d      	ldr	r5, [pc, #52]	; (8005e80 <__libc_init_array+0x38>)
 8005e4c:	4c0d      	ldr	r4, [pc, #52]	; (8005e84 <__libc_init_array+0x3c>)
 8005e4e:	1b64      	subs	r4, r4, r5
 8005e50:	10a4      	asrs	r4, r4, #2
 8005e52:	2600      	movs	r6, #0
 8005e54:	42a6      	cmp	r6, r4
 8005e56:	d109      	bne.n	8005e6c <__libc_init_array+0x24>
 8005e58:	4d0b      	ldr	r5, [pc, #44]	; (8005e88 <__libc_init_array+0x40>)
 8005e5a:	4c0c      	ldr	r4, [pc, #48]	; (8005e8c <__libc_init_array+0x44>)
 8005e5c:	f000 fd2a 	bl	80068b4 <_init>
 8005e60:	1b64      	subs	r4, r4, r5
 8005e62:	10a4      	asrs	r4, r4, #2
 8005e64:	2600      	movs	r6, #0
 8005e66:	42a6      	cmp	r6, r4
 8005e68:	d105      	bne.n	8005e76 <__libc_init_array+0x2e>
 8005e6a:	bd70      	pop	{r4, r5, r6, pc}
 8005e6c:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e70:	4798      	blx	r3
 8005e72:	3601      	adds	r6, #1
 8005e74:	e7ee      	b.n	8005e54 <__libc_init_array+0xc>
 8005e76:	f855 3b04 	ldr.w	r3, [r5], #4
 8005e7a:	4798      	blx	r3
 8005e7c:	3601      	adds	r6, #1
 8005e7e:	e7f2      	b.n	8005e66 <__libc_init_array+0x1e>
 8005e80:	08006aec 	.word	0x08006aec
 8005e84:	08006aec 	.word	0x08006aec
 8005e88:	08006aec 	.word	0x08006aec
 8005e8c:	08006af0 	.word	0x08006af0

08005e90 <__retarget_lock_init_recursive>:
 8005e90:	4770      	bx	lr

08005e92 <__retarget_lock_acquire_recursive>:
 8005e92:	4770      	bx	lr

08005e94 <__retarget_lock_release_recursive>:
 8005e94:	4770      	bx	lr
	...

08005e98 <_free_r>:
 8005e98:	b537      	push	{r0, r1, r2, r4, r5, lr}
 8005e9a:	2900      	cmp	r1, #0
 8005e9c:	d044      	beq.n	8005f28 <_free_r+0x90>
 8005e9e:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8005ea2:	9001      	str	r0, [sp, #4]
 8005ea4:	2b00      	cmp	r3, #0
 8005ea6:	f1a1 0404 	sub.w	r4, r1, #4
 8005eaa:	bfb8      	it	lt
 8005eac:	18e4      	addlt	r4, r4, r3
 8005eae:	f000 f8df 	bl	8006070 <__malloc_lock>
 8005eb2:	4a1e      	ldr	r2, [pc, #120]	; (8005f2c <_free_r+0x94>)
 8005eb4:	9801      	ldr	r0, [sp, #4]
 8005eb6:	6813      	ldr	r3, [r2, #0]
 8005eb8:	b933      	cbnz	r3, 8005ec8 <_free_r+0x30>
 8005eba:	6063      	str	r3, [r4, #4]
 8005ebc:	6014      	str	r4, [r2, #0]
 8005ebe:	b003      	add	sp, #12
 8005ec0:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 8005ec4:	f000 b8da 	b.w	800607c <__malloc_unlock>
 8005ec8:	42a3      	cmp	r3, r4
 8005eca:	d908      	bls.n	8005ede <_free_r+0x46>
 8005ecc:	6825      	ldr	r5, [r4, #0]
 8005ece:	1961      	adds	r1, r4, r5
 8005ed0:	428b      	cmp	r3, r1
 8005ed2:	bf01      	itttt	eq
 8005ed4:	6819      	ldreq	r1, [r3, #0]
 8005ed6:	685b      	ldreq	r3, [r3, #4]
 8005ed8:	1949      	addeq	r1, r1, r5
 8005eda:	6021      	streq	r1, [r4, #0]
 8005edc:	e7ed      	b.n	8005eba <_free_r+0x22>
 8005ede:	461a      	mov	r2, r3
 8005ee0:	685b      	ldr	r3, [r3, #4]
 8005ee2:	b10b      	cbz	r3, 8005ee8 <_free_r+0x50>
 8005ee4:	42a3      	cmp	r3, r4
 8005ee6:	d9fa      	bls.n	8005ede <_free_r+0x46>
 8005ee8:	6811      	ldr	r1, [r2, #0]
 8005eea:	1855      	adds	r5, r2, r1
 8005eec:	42a5      	cmp	r5, r4
 8005eee:	d10b      	bne.n	8005f08 <_free_r+0x70>
 8005ef0:	6824      	ldr	r4, [r4, #0]
 8005ef2:	4421      	add	r1, r4
 8005ef4:	1854      	adds	r4, r2, r1
 8005ef6:	42a3      	cmp	r3, r4
 8005ef8:	6011      	str	r1, [r2, #0]
 8005efa:	d1e0      	bne.n	8005ebe <_free_r+0x26>
 8005efc:	681c      	ldr	r4, [r3, #0]
 8005efe:	685b      	ldr	r3, [r3, #4]
 8005f00:	6053      	str	r3, [r2, #4]
 8005f02:	440c      	add	r4, r1
 8005f04:	6014      	str	r4, [r2, #0]
 8005f06:	e7da      	b.n	8005ebe <_free_r+0x26>
 8005f08:	d902      	bls.n	8005f10 <_free_r+0x78>
 8005f0a:	230c      	movs	r3, #12
 8005f0c:	6003      	str	r3, [r0, #0]
 8005f0e:	e7d6      	b.n	8005ebe <_free_r+0x26>
 8005f10:	6825      	ldr	r5, [r4, #0]
 8005f12:	1961      	adds	r1, r4, r5
 8005f14:	428b      	cmp	r3, r1
 8005f16:	bf04      	itt	eq
 8005f18:	6819      	ldreq	r1, [r3, #0]
 8005f1a:	685b      	ldreq	r3, [r3, #4]
 8005f1c:	6063      	str	r3, [r4, #4]
 8005f1e:	bf04      	itt	eq
 8005f20:	1949      	addeq	r1, r1, r5
 8005f22:	6021      	streq	r1, [r4, #0]
 8005f24:	6054      	str	r4, [r2, #4]
 8005f26:	e7ca      	b.n	8005ebe <_free_r+0x26>
 8005f28:	b003      	add	sp, #12
 8005f2a:	bd30      	pop	{r4, r5, pc}
 8005f2c:	200003cc 	.word	0x200003cc

08005f30 <sbrk_aligned>:
 8005f30:	b570      	push	{r4, r5, r6, lr}
 8005f32:	4e0e      	ldr	r6, [pc, #56]	; (8005f6c <sbrk_aligned+0x3c>)
 8005f34:	460c      	mov	r4, r1
 8005f36:	6831      	ldr	r1, [r6, #0]
 8005f38:	4605      	mov	r5, r0
 8005f3a:	b911      	cbnz	r1, 8005f42 <sbrk_aligned+0x12>
 8005f3c:	f000 fcaa 	bl	8006894 <_sbrk_r>
 8005f40:	6030      	str	r0, [r6, #0]
 8005f42:	4621      	mov	r1, r4
 8005f44:	4628      	mov	r0, r5
 8005f46:	f000 fca5 	bl	8006894 <_sbrk_r>
 8005f4a:	1c43      	adds	r3, r0, #1
 8005f4c:	d00a      	beq.n	8005f64 <sbrk_aligned+0x34>
 8005f4e:	1cc4      	adds	r4, r0, #3
 8005f50:	f024 0403 	bic.w	r4, r4, #3
 8005f54:	42a0      	cmp	r0, r4
 8005f56:	d007      	beq.n	8005f68 <sbrk_aligned+0x38>
 8005f58:	1a21      	subs	r1, r4, r0
 8005f5a:	4628      	mov	r0, r5
 8005f5c:	f000 fc9a 	bl	8006894 <_sbrk_r>
 8005f60:	3001      	adds	r0, #1
 8005f62:	d101      	bne.n	8005f68 <sbrk_aligned+0x38>
 8005f64:	f04f 34ff 	mov.w	r4, #4294967295
 8005f68:	4620      	mov	r0, r4
 8005f6a:	bd70      	pop	{r4, r5, r6, pc}
 8005f6c:	200003d0 	.word	0x200003d0

08005f70 <_malloc_r>:
 8005f70:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8005f74:	1ccd      	adds	r5, r1, #3
 8005f76:	f025 0503 	bic.w	r5, r5, #3
 8005f7a:	3508      	adds	r5, #8
 8005f7c:	2d0c      	cmp	r5, #12
 8005f7e:	bf38      	it	cc
 8005f80:	250c      	movcc	r5, #12
 8005f82:	2d00      	cmp	r5, #0
 8005f84:	4607      	mov	r7, r0
 8005f86:	db01      	blt.n	8005f8c <_malloc_r+0x1c>
 8005f88:	42a9      	cmp	r1, r5
 8005f8a:	d905      	bls.n	8005f98 <_malloc_r+0x28>
 8005f8c:	230c      	movs	r3, #12
 8005f8e:	603b      	str	r3, [r7, #0]
 8005f90:	2600      	movs	r6, #0
 8005f92:	4630      	mov	r0, r6
 8005f94:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8005f98:	f8df 80d0 	ldr.w	r8, [pc, #208]	; 800606c <_malloc_r+0xfc>
 8005f9c:	f000 f868 	bl	8006070 <__malloc_lock>
 8005fa0:	f8d8 3000 	ldr.w	r3, [r8]
 8005fa4:	461c      	mov	r4, r3
 8005fa6:	bb5c      	cbnz	r4, 8006000 <_malloc_r+0x90>
 8005fa8:	4629      	mov	r1, r5
 8005faa:	4638      	mov	r0, r7
 8005fac:	f7ff ffc0 	bl	8005f30 <sbrk_aligned>
 8005fb0:	1c43      	adds	r3, r0, #1
 8005fb2:	4604      	mov	r4, r0
 8005fb4:	d155      	bne.n	8006062 <_malloc_r+0xf2>
 8005fb6:	f8d8 4000 	ldr.w	r4, [r8]
 8005fba:	4626      	mov	r6, r4
 8005fbc:	2e00      	cmp	r6, #0
 8005fbe:	d145      	bne.n	800604c <_malloc_r+0xdc>
 8005fc0:	2c00      	cmp	r4, #0
 8005fc2:	d048      	beq.n	8006056 <_malloc_r+0xe6>
 8005fc4:	6823      	ldr	r3, [r4, #0]
 8005fc6:	4631      	mov	r1, r6
 8005fc8:	4638      	mov	r0, r7
 8005fca:	eb04 0903 	add.w	r9, r4, r3
 8005fce:	f000 fc61 	bl	8006894 <_sbrk_r>
 8005fd2:	4581      	cmp	r9, r0
 8005fd4:	d13f      	bne.n	8006056 <_malloc_r+0xe6>
 8005fd6:	6821      	ldr	r1, [r4, #0]
 8005fd8:	1a6d      	subs	r5, r5, r1
 8005fda:	4629      	mov	r1, r5
 8005fdc:	4638      	mov	r0, r7
 8005fde:	f7ff ffa7 	bl	8005f30 <sbrk_aligned>
 8005fe2:	3001      	adds	r0, #1
 8005fe4:	d037      	beq.n	8006056 <_malloc_r+0xe6>
 8005fe6:	6823      	ldr	r3, [r4, #0]
 8005fe8:	442b      	add	r3, r5
 8005fea:	6023      	str	r3, [r4, #0]
 8005fec:	f8d8 3000 	ldr.w	r3, [r8]
 8005ff0:	2b00      	cmp	r3, #0
 8005ff2:	d038      	beq.n	8006066 <_malloc_r+0xf6>
 8005ff4:	685a      	ldr	r2, [r3, #4]
 8005ff6:	42a2      	cmp	r2, r4
 8005ff8:	d12b      	bne.n	8006052 <_malloc_r+0xe2>
 8005ffa:	2200      	movs	r2, #0
 8005ffc:	605a      	str	r2, [r3, #4]
 8005ffe:	e00f      	b.n	8006020 <_malloc_r+0xb0>
 8006000:	6822      	ldr	r2, [r4, #0]
 8006002:	1b52      	subs	r2, r2, r5
 8006004:	d41f      	bmi.n	8006046 <_malloc_r+0xd6>
 8006006:	2a0b      	cmp	r2, #11
 8006008:	d917      	bls.n	800603a <_malloc_r+0xca>
 800600a:	1961      	adds	r1, r4, r5
 800600c:	42a3      	cmp	r3, r4
 800600e:	6025      	str	r5, [r4, #0]
 8006010:	bf18      	it	ne
 8006012:	6059      	strne	r1, [r3, #4]
 8006014:	6863      	ldr	r3, [r4, #4]
 8006016:	bf08      	it	eq
 8006018:	f8c8 1000 	streq.w	r1, [r8]
 800601c:	5162      	str	r2, [r4, r5]
 800601e:	604b      	str	r3, [r1, #4]
 8006020:	4638      	mov	r0, r7
 8006022:	f104 060b 	add.w	r6, r4, #11
 8006026:	f000 f829 	bl	800607c <__malloc_unlock>
 800602a:	f026 0607 	bic.w	r6, r6, #7
 800602e:	1d23      	adds	r3, r4, #4
 8006030:	1af2      	subs	r2, r6, r3
 8006032:	d0ae      	beq.n	8005f92 <_malloc_r+0x22>
 8006034:	1b9b      	subs	r3, r3, r6
 8006036:	50a3      	str	r3, [r4, r2]
 8006038:	e7ab      	b.n	8005f92 <_malloc_r+0x22>
 800603a:	42a3      	cmp	r3, r4
 800603c:	6862      	ldr	r2, [r4, #4]
 800603e:	d1dd      	bne.n	8005ffc <_malloc_r+0x8c>
 8006040:	f8c8 2000 	str.w	r2, [r8]
 8006044:	e7ec      	b.n	8006020 <_malloc_r+0xb0>
 8006046:	4623      	mov	r3, r4
 8006048:	6864      	ldr	r4, [r4, #4]
 800604a:	e7ac      	b.n	8005fa6 <_malloc_r+0x36>
 800604c:	4634      	mov	r4, r6
 800604e:	6876      	ldr	r6, [r6, #4]
 8006050:	e7b4      	b.n	8005fbc <_malloc_r+0x4c>
 8006052:	4613      	mov	r3, r2
 8006054:	e7cc      	b.n	8005ff0 <_malloc_r+0x80>
 8006056:	230c      	movs	r3, #12
 8006058:	603b      	str	r3, [r7, #0]
 800605a:	4638      	mov	r0, r7
 800605c:	f000 f80e 	bl	800607c <__malloc_unlock>
 8006060:	e797      	b.n	8005f92 <_malloc_r+0x22>
 8006062:	6025      	str	r5, [r4, #0]
 8006064:	e7dc      	b.n	8006020 <_malloc_r+0xb0>
 8006066:	605b      	str	r3, [r3, #4]
 8006068:	deff      	udf	#255	; 0xff
 800606a:	bf00      	nop
 800606c:	200003cc 	.word	0x200003cc

08006070 <__malloc_lock>:
 8006070:	4801      	ldr	r0, [pc, #4]	; (8006078 <__malloc_lock+0x8>)
 8006072:	f7ff bf0e 	b.w	8005e92 <__retarget_lock_acquire_recursive>
 8006076:	bf00      	nop
 8006078:	200003c8 	.word	0x200003c8

0800607c <__malloc_unlock>:
 800607c:	4801      	ldr	r0, [pc, #4]	; (8006084 <__malloc_unlock+0x8>)
 800607e:	f7ff bf09 	b.w	8005e94 <__retarget_lock_release_recursive>
 8006082:	bf00      	nop
 8006084:	200003c8 	.word	0x200003c8

08006088 <__sfputc_r>:
 8006088:	6893      	ldr	r3, [r2, #8]
 800608a:	3b01      	subs	r3, #1
 800608c:	2b00      	cmp	r3, #0
 800608e:	b410      	push	{r4}
 8006090:	6093      	str	r3, [r2, #8]
 8006092:	da08      	bge.n	80060a6 <__sfputc_r+0x1e>
 8006094:	6994      	ldr	r4, [r2, #24]
 8006096:	42a3      	cmp	r3, r4
 8006098:	db01      	blt.n	800609e <__sfputc_r+0x16>
 800609a:	290a      	cmp	r1, #10
 800609c:	d103      	bne.n	80060a6 <__sfputc_r+0x1e>
 800609e:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060a2:	f7ff bde8 	b.w	8005c76 <__swbuf_r>
 80060a6:	6813      	ldr	r3, [r2, #0]
 80060a8:	1c58      	adds	r0, r3, #1
 80060aa:	6010      	str	r0, [r2, #0]
 80060ac:	7019      	strb	r1, [r3, #0]
 80060ae:	4608      	mov	r0, r1
 80060b0:	f85d 4b04 	ldr.w	r4, [sp], #4
 80060b4:	4770      	bx	lr

080060b6 <__sfputs_r>:
 80060b6:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80060b8:	4606      	mov	r6, r0
 80060ba:	460f      	mov	r7, r1
 80060bc:	4614      	mov	r4, r2
 80060be:	18d5      	adds	r5, r2, r3
 80060c0:	42ac      	cmp	r4, r5
 80060c2:	d101      	bne.n	80060c8 <__sfputs_r+0x12>
 80060c4:	2000      	movs	r0, #0
 80060c6:	e007      	b.n	80060d8 <__sfputs_r+0x22>
 80060c8:	f814 1b01 	ldrb.w	r1, [r4], #1
 80060cc:	463a      	mov	r2, r7
 80060ce:	4630      	mov	r0, r6
 80060d0:	f7ff ffda 	bl	8006088 <__sfputc_r>
 80060d4:	1c43      	adds	r3, r0, #1
 80060d6:	d1f3      	bne.n	80060c0 <__sfputs_r+0xa>
 80060d8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

080060dc <_vfiprintf_r>:
 80060dc:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80060e0:	460d      	mov	r5, r1
 80060e2:	b09d      	sub	sp, #116	; 0x74
 80060e4:	4614      	mov	r4, r2
 80060e6:	4698      	mov	r8, r3
 80060e8:	4606      	mov	r6, r0
 80060ea:	b118      	cbz	r0, 80060f4 <_vfiprintf_r+0x18>
 80060ec:	6a03      	ldr	r3, [r0, #32]
 80060ee:	b90b      	cbnz	r3, 80060f4 <_vfiprintf_r+0x18>
 80060f0:	f7ff fcda 	bl	8005aa8 <__sinit>
 80060f4:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80060f6:	07d9      	lsls	r1, r3, #31
 80060f8:	d405      	bmi.n	8006106 <_vfiprintf_r+0x2a>
 80060fa:	89ab      	ldrh	r3, [r5, #12]
 80060fc:	059a      	lsls	r2, r3, #22
 80060fe:	d402      	bmi.n	8006106 <_vfiprintf_r+0x2a>
 8006100:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006102:	f7ff fec6 	bl	8005e92 <__retarget_lock_acquire_recursive>
 8006106:	89ab      	ldrh	r3, [r5, #12]
 8006108:	071b      	lsls	r3, r3, #28
 800610a:	d501      	bpl.n	8006110 <_vfiprintf_r+0x34>
 800610c:	692b      	ldr	r3, [r5, #16]
 800610e:	b99b      	cbnz	r3, 8006138 <_vfiprintf_r+0x5c>
 8006110:	4629      	mov	r1, r5
 8006112:	4630      	mov	r0, r6
 8006114:	f7ff fdec 	bl	8005cf0 <__swsetup_r>
 8006118:	b170      	cbz	r0, 8006138 <_vfiprintf_r+0x5c>
 800611a:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 800611c:	07dc      	lsls	r4, r3, #31
 800611e:	d504      	bpl.n	800612a <_vfiprintf_r+0x4e>
 8006120:	f04f 30ff 	mov.w	r0, #4294967295
 8006124:	b01d      	add	sp, #116	; 0x74
 8006126:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800612a:	89ab      	ldrh	r3, [r5, #12]
 800612c:	0598      	lsls	r0, r3, #22
 800612e:	d4f7      	bmi.n	8006120 <_vfiprintf_r+0x44>
 8006130:	6da8      	ldr	r0, [r5, #88]	; 0x58
 8006132:	f7ff feaf 	bl	8005e94 <__retarget_lock_release_recursive>
 8006136:	e7f3      	b.n	8006120 <_vfiprintf_r+0x44>
 8006138:	2300      	movs	r3, #0
 800613a:	9309      	str	r3, [sp, #36]	; 0x24
 800613c:	2320      	movs	r3, #32
 800613e:	f88d 3029 	strb.w	r3, [sp, #41]	; 0x29
 8006142:	f8cd 800c 	str.w	r8, [sp, #12]
 8006146:	2330      	movs	r3, #48	; 0x30
 8006148:	f8df 81b0 	ldr.w	r8, [pc, #432]	; 80062fc <_vfiprintf_r+0x220>
 800614c:	f88d 302a 	strb.w	r3, [sp, #42]	; 0x2a
 8006150:	f04f 0901 	mov.w	r9, #1
 8006154:	4623      	mov	r3, r4
 8006156:	469a      	mov	sl, r3
 8006158:	f813 2b01 	ldrb.w	r2, [r3], #1
 800615c:	b10a      	cbz	r2, 8006162 <_vfiprintf_r+0x86>
 800615e:	2a25      	cmp	r2, #37	; 0x25
 8006160:	d1f9      	bne.n	8006156 <_vfiprintf_r+0x7a>
 8006162:	ebba 0b04 	subs.w	fp, sl, r4
 8006166:	d00b      	beq.n	8006180 <_vfiprintf_r+0xa4>
 8006168:	465b      	mov	r3, fp
 800616a:	4622      	mov	r2, r4
 800616c:	4629      	mov	r1, r5
 800616e:	4630      	mov	r0, r6
 8006170:	f7ff ffa1 	bl	80060b6 <__sfputs_r>
 8006174:	3001      	adds	r0, #1
 8006176:	f000 80a9 	beq.w	80062cc <_vfiprintf_r+0x1f0>
 800617a:	9a09      	ldr	r2, [sp, #36]	; 0x24
 800617c:	445a      	add	r2, fp
 800617e:	9209      	str	r2, [sp, #36]	; 0x24
 8006180:	f89a 3000 	ldrb.w	r3, [sl]
 8006184:	2b00      	cmp	r3, #0
 8006186:	f000 80a1 	beq.w	80062cc <_vfiprintf_r+0x1f0>
 800618a:	2300      	movs	r3, #0
 800618c:	f04f 32ff 	mov.w	r2, #4294967295
 8006190:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8006194:	f10a 0a01 	add.w	sl, sl, #1
 8006198:	9304      	str	r3, [sp, #16]
 800619a:	9307      	str	r3, [sp, #28]
 800619c:	f88d 3053 	strb.w	r3, [sp, #83]	; 0x53
 80061a0:	931a      	str	r3, [sp, #104]	; 0x68
 80061a2:	4654      	mov	r4, sl
 80061a4:	2205      	movs	r2, #5
 80061a6:	f814 1b01 	ldrb.w	r1, [r4], #1
 80061aa:	4854      	ldr	r0, [pc, #336]	; (80062fc <_vfiprintf_r+0x220>)
 80061ac:	f7fa f810 	bl	80001d0 <memchr>
 80061b0:	9a04      	ldr	r2, [sp, #16]
 80061b2:	b9d8      	cbnz	r0, 80061ec <_vfiprintf_r+0x110>
 80061b4:	06d1      	lsls	r1, r2, #27
 80061b6:	bf44      	itt	mi
 80061b8:	2320      	movmi	r3, #32
 80061ba:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80061be:	0713      	lsls	r3, r2, #28
 80061c0:	bf44      	itt	mi
 80061c2:	232b      	movmi	r3, #43	; 0x2b
 80061c4:	f88d 3053 	strbmi.w	r3, [sp, #83]	; 0x53
 80061c8:	f89a 3000 	ldrb.w	r3, [sl]
 80061cc:	2b2a      	cmp	r3, #42	; 0x2a
 80061ce:	d015      	beq.n	80061fc <_vfiprintf_r+0x120>
 80061d0:	9a07      	ldr	r2, [sp, #28]
 80061d2:	4654      	mov	r4, sl
 80061d4:	2000      	movs	r0, #0
 80061d6:	f04f 0c0a 	mov.w	ip, #10
 80061da:	4621      	mov	r1, r4
 80061dc:	f811 3b01 	ldrb.w	r3, [r1], #1
 80061e0:	3b30      	subs	r3, #48	; 0x30
 80061e2:	2b09      	cmp	r3, #9
 80061e4:	d94d      	bls.n	8006282 <_vfiprintf_r+0x1a6>
 80061e6:	b1b0      	cbz	r0, 8006216 <_vfiprintf_r+0x13a>
 80061e8:	9207      	str	r2, [sp, #28]
 80061ea:	e014      	b.n	8006216 <_vfiprintf_r+0x13a>
 80061ec:	eba0 0308 	sub.w	r3, r0, r8
 80061f0:	fa09 f303 	lsl.w	r3, r9, r3
 80061f4:	4313      	orrs	r3, r2
 80061f6:	9304      	str	r3, [sp, #16]
 80061f8:	46a2      	mov	sl, r4
 80061fa:	e7d2      	b.n	80061a2 <_vfiprintf_r+0xc6>
 80061fc:	9b03      	ldr	r3, [sp, #12]
 80061fe:	1d19      	adds	r1, r3, #4
 8006200:	681b      	ldr	r3, [r3, #0]
 8006202:	9103      	str	r1, [sp, #12]
 8006204:	2b00      	cmp	r3, #0
 8006206:	bfbb      	ittet	lt
 8006208:	425b      	neglt	r3, r3
 800620a:	f042 0202 	orrlt.w	r2, r2, #2
 800620e:	9307      	strge	r3, [sp, #28]
 8006210:	9307      	strlt	r3, [sp, #28]
 8006212:	bfb8      	it	lt
 8006214:	9204      	strlt	r2, [sp, #16]
 8006216:	7823      	ldrb	r3, [r4, #0]
 8006218:	2b2e      	cmp	r3, #46	; 0x2e
 800621a:	d10c      	bne.n	8006236 <_vfiprintf_r+0x15a>
 800621c:	7863      	ldrb	r3, [r4, #1]
 800621e:	2b2a      	cmp	r3, #42	; 0x2a
 8006220:	d134      	bne.n	800628c <_vfiprintf_r+0x1b0>
 8006222:	9b03      	ldr	r3, [sp, #12]
 8006224:	1d1a      	adds	r2, r3, #4
 8006226:	681b      	ldr	r3, [r3, #0]
 8006228:	9203      	str	r2, [sp, #12]
 800622a:	2b00      	cmp	r3, #0
 800622c:	bfb8      	it	lt
 800622e:	f04f 33ff 	movlt.w	r3, #4294967295
 8006232:	3402      	adds	r4, #2
 8006234:	9305      	str	r3, [sp, #20]
 8006236:	f8df a0d4 	ldr.w	sl, [pc, #212]	; 800630c <_vfiprintf_r+0x230>
 800623a:	7821      	ldrb	r1, [r4, #0]
 800623c:	2203      	movs	r2, #3
 800623e:	4650      	mov	r0, sl
 8006240:	f7f9 ffc6 	bl	80001d0 <memchr>
 8006244:	b138      	cbz	r0, 8006256 <_vfiprintf_r+0x17a>
 8006246:	9b04      	ldr	r3, [sp, #16]
 8006248:	eba0 000a 	sub.w	r0, r0, sl
 800624c:	2240      	movs	r2, #64	; 0x40
 800624e:	4082      	lsls	r2, r0
 8006250:	4313      	orrs	r3, r2
 8006252:	3401      	adds	r4, #1
 8006254:	9304      	str	r3, [sp, #16]
 8006256:	f814 1b01 	ldrb.w	r1, [r4], #1
 800625a:	4829      	ldr	r0, [pc, #164]	; (8006300 <_vfiprintf_r+0x224>)
 800625c:	f88d 1028 	strb.w	r1, [sp, #40]	; 0x28
 8006260:	2206      	movs	r2, #6
 8006262:	f7f9 ffb5 	bl	80001d0 <memchr>
 8006266:	2800      	cmp	r0, #0
 8006268:	d03f      	beq.n	80062ea <_vfiprintf_r+0x20e>
 800626a:	4b26      	ldr	r3, [pc, #152]	; (8006304 <_vfiprintf_r+0x228>)
 800626c:	bb1b      	cbnz	r3, 80062b6 <_vfiprintf_r+0x1da>
 800626e:	9b03      	ldr	r3, [sp, #12]
 8006270:	3307      	adds	r3, #7
 8006272:	f023 0307 	bic.w	r3, r3, #7
 8006276:	3308      	adds	r3, #8
 8006278:	9303      	str	r3, [sp, #12]
 800627a:	9b09      	ldr	r3, [sp, #36]	; 0x24
 800627c:	443b      	add	r3, r7
 800627e:	9309      	str	r3, [sp, #36]	; 0x24
 8006280:	e768      	b.n	8006154 <_vfiprintf_r+0x78>
 8006282:	fb0c 3202 	mla	r2, ip, r2, r3
 8006286:	460c      	mov	r4, r1
 8006288:	2001      	movs	r0, #1
 800628a:	e7a6      	b.n	80061da <_vfiprintf_r+0xfe>
 800628c:	2300      	movs	r3, #0
 800628e:	3401      	adds	r4, #1
 8006290:	9305      	str	r3, [sp, #20]
 8006292:	4619      	mov	r1, r3
 8006294:	f04f 0c0a 	mov.w	ip, #10
 8006298:	4620      	mov	r0, r4
 800629a:	f810 2b01 	ldrb.w	r2, [r0], #1
 800629e:	3a30      	subs	r2, #48	; 0x30
 80062a0:	2a09      	cmp	r2, #9
 80062a2:	d903      	bls.n	80062ac <_vfiprintf_r+0x1d0>
 80062a4:	2b00      	cmp	r3, #0
 80062a6:	d0c6      	beq.n	8006236 <_vfiprintf_r+0x15a>
 80062a8:	9105      	str	r1, [sp, #20]
 80062aa:	e7c4      	b.n	8006236 <_vfiprintf_r+0x15a>
 80062ac:	fb0c 2101 	mla	r1, ip, r1, r2
 80062b0:	4604      	mov	r4, r0
 80062b2:	2301      	movs	r3, #1
 80062b4:	e7f0      	b.n	8006298 <_vfiprintf_r+0x1bc>
 80062b6:	ab03      	add	r3, sp, #12
 80062b8:	9300      	str	r3, [sp, #0]
 80062ba:	462a      	mov	r2, r5
 80062bc:	4b12      	ldr	r3, [pc, #72]	; (8006308 <_vfiprintf_r+0x22c>)
 80062be:	a904      	add	r1, sp, #16
 80062c0:	4630      	mov	r0, r6
 80062c2:	f3af 8000 	nop.w
 80062c6:	4607      	mov	r7, r0
 80062c8:	1c78      	adds	r0, r7, #1
 80062ca:	d1d6      	bne.n	800627a <_vfiprintf_r+0x19e>
 80062cc:	6e6b      	ldr	r3, [r5, #100]	; 0x64
 80062ce:	07d9      	lsls	r1, r3, #31
 80062d0:	d405      	bmi.n	80062de <_vfiprintf_r+0x202>
 80062d2:	89ab      	ldrh	r3, [r5, #12]
 80062d4:	059a      	lsls	r2, r3, #22
 80062d6:	d402      	bmi.n	80062de <_vfiprintf_r+0x202>
 80062d8:	6da8      	ldr	r0, [r5, #88]	; 0x58
 80062da:	f7ff fddb 	bl	8005e94 <__retarget_lock_release_recursive>
 80062de:	89ab      	ldrh	r3, [r5, #12]
 80062e0:	065b      	lsls	r3, r3, #25
 80062e2:	f53f af1d 	bmi.w	8006120 <_vfiprintf_r+0x44>
 80062e6:	9809      	ldr	r0, [sp, #36]	; 0x24
 80062e8:	e71c      	b.n	8006124 <_vfiprintf_r+0x48>
 80062ea:	ab03      	add	r3, sp, #12
 80062ec:	9300      	str	r3, [sp, #0]
 80062ee:	462a      	mov	r2, r5
 80062f0:	4b05      	ldr	r3, [pc, #20]	; (8006308 <_vfiprintf_r+0x22c>)
 80062f2:	a904      	add	r1, sp, #16
 80062f4:	4630      	mov	r0, r6
 80062f6:	f000 f879 	bl	80063ec <_printf_i>
 80062fa:	e7e4      	b.n	80062c6 <_vfiprintf_r+0x1ea>
 80062fc:	08006ab0 	.word	0x08006ab0
 8006300:	08006aba 	.word	0x08006aba
 8006304:	00000000 	.word	0x00000000
 8006308:	080060b7 	.word	0x080060b7
 800630c:	08006ab6 	.word	0x08006ab6

08006310 <_printf_common>:
 8006310:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8006314:	4616      	mov	r6, r2
 8006316:	4699      	mov	r9, r3
 8006318:	688a      	ldr	r2, [r1, #8]
 800631a:	690b      	ldr	r3, [r1, #16]
 800631c:	f8dd 8020 	ldr.w	r8, [sp, #32]
 8006320:	4293      	cmp	r3, r2
 8006322:	bfb8      	it	lt
 8006324:	4613      	movlt	r3, r2
 8006326:	6033      	str	r3, [r6, #0]
 8006328:	f891 2043 	ldrb.w	r2, [r1, #67]	; 0x43
 800632c:	4607      	mov	r7, r0
 800632e:	460c      	mov	r4, r1
 8006330:	b10a      	cbz	r2, 8006336 <_printf_common+0x26>
 8006332:	3301      	adds	r3, #1
 8006334:	6033      	str	r3, [r6, #0]
 8006336:	6823      	ldr	r3, [r4, #0]
 8006338:	0699      	lsls	r1, r3, #26
 800633a:	bf42      	ittt	mi
 800633c:	6833      	ldrmi	r3, [r6, #0]
 800633e:	3302      	addmi	r3, #2
 8006340:	6033      	strmi	r3, [r6, #0]
 8006342:	6825      	ldr	r5, [r4, #0]
 8006344:	f015 0506 	ands.w	r5, r5, #6
 8006348:	d106      	bne.n	8006358 <_printf_common+0x48>
 800634a:	f104 0a19 	add.w	sl, r4, #25
 800634e:	68e3      	ldr	r3, [r4, #12]
 8006350:	6832      	ldr	r2, [r6, #0]
 8006352:	1a9b      	subs	r3, r3, r2
 8006354:	42ab      	cmp	r3, r5
 8006356:	dc26      	bgt.n	80063a6 <_printf_common+0x96>
 8006358:	f894 2043 	ldrb.w	r2, [r4, #67]	; 0x43
 800635c:	1e13      	subs	r3, r2, #0
 800635e:	6822      	ldr	r2, [r4, #0]
 8006360:	bf18      	it	ne
 8006362:	2301      	movne	r3, #1
 8006364:	0692      	lsls	r2, r2, #26
 8006366:	d42b      	bmi.n	80063c0 <_printf_common+0xb0>
 8006368:	f104 0243 	add.w	r2, r4, #67	; 0x43
 800636c:	4649      	mov	r1, r9
 800636e:	4638      	mov	r0, r7
 8006370:	47c0      	blx	r8
 8006372:	3001      	adds	r0, #1
 8006374:	d01e      	beq.n	80063b4 <_printf_common+0xa4>
 8006376:	6823      	ldr	r3, [r4, #0]
 8006378:	6922      	ldr	r2, [r4, #16]
 800637a:	f003 0306 	and.w	r3, r3, #6
 800637e:	2b04      	cmp	r3, #4
 8006380:	bf02      	ittt	eq
 8006382:	68e5      	ldreq	r5, [r4, #12]
 8006384:	6833      	ldreq	r3, [r6, #0]
 8006386:	1aed      	subeq	r5, r5, r3
 8006388:	68a3      	ldr	r3, [r4, #8]
 800638a:	bf0c      	ite	eq
 800638c:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8006390:	2500      	movne	r5, #0
 8006392:	4293      	cmp	r3, r2
 8006394:	bfc4      	itt	gt
 8006396:	1a9b      	subgt	r3, r3, r2
 8006398:	18ed      	addgt	r5, r5, r3
 800639a:	2600      	movs	r6, #0
 800639c:	341a      	adds	r4, #26
 800639e:	42b5      	cmp	r5, r6
 80063a0:	d11a      	bne.n	80063d8 <_printf_common+0xc8>
 80063a2:	2000      	movs	r0, #0
 80063a4:	e008      	b.n	80063b8 <_printf_common+0xa8>
 80063a6:	2301      	movs	r3, #1
 80063a8:	4652      	mov	r2, sl
 80063aa:	4649      	mov	r1, r9
 80063ac:	4638      	mov	r0, r7
 80063ae:	47c0      	blx	r8
 80063b0:	3001      	adds	r0, #1
 80063b2:	d103      	bne.n	80063bc <_printf_common+0xac>
 80063b4:	f04f 30ff 	mov.w	r0, #4294967295
 80063b8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80063bc:	3501      	adds	r5, #1
 80063be:	e7c6      	b.n	800634e <_printf_common+0x3e>
 80063c0:	18e1      	adds	r1, r4, r3
 80063c2:	1c5a      	adds	r2, r3, #1
 80063c4:	2030      	movs	r0, #48	; 0x30
 80063c6:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
 80063ca:	4422      	add	r2, r4
 80063cc:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
 80063d0:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
 80063d4:	3302      	adds	r3, #2
 80063d6:	e7c7      	b.n	8006368 <_printf_common+0x58>
 80063d8:	2301      	movs	r3, #1
 80063da:	4622      	mov	r2, r4
 80063dc:	4649      	mov	r1, r9
 80063de:	4638      	mov	r0, r7
 80063e0:	47c0      	blx	r8
 80063e2:	3001      	adds	r0, #1
 80063e4:	d0e6      	beq.n	80063b4 <_printf_common+0xa4>
 80063e6:	3601      	adds	r6, #1
 80063e8:	e7d9      	b.n	800639e <_printf_common+0x8e>
	...

080063ec <_printf_i>:
 80063ec:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80063f0:	7e0f      	ldrb	r7, [r1, #24]
 80063f2:	9d0c      	ldr	r5, [sp, #48]	; 0x30
 80063f4:	2f78      	cmp	r7, #120	; 0x78
 80063f6:	4691      	mov	r9, r2
 80063f8:	4680      	mov	r8, r0
 80063fa:	460c      	mov	r4, r1
 80063fc:	469a      	mov	sl, r3
 80063fe:	f101 0243 	add.w	r2, r1, #67	; 0x43
 8006402:	d807      	bhi.n	8006414 <_printf_i+0x28>
 8006404:	2f62      	cmp	r7, #98	; 0x62
 8006406:	d80a      	bhi.n	800641e <_printf_i+0x32>
 8006408:	2f00      	cmp	r7, #0
 800640a:	f000 80d4 	beq.w	80065b6 <_printf_i+0x1ca>
 800640e:	2f58      	cmp	r7, #88	; 0x58
 8006410:	f000 80c0 	beq.w	8006594 <_printf_i+0x1a8>
 8006414:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006418:	f884 7042 	strb.w	r7, [r4, #66]	; 0x42
 800641c:	e03a      	b.n	8006494 <_printf_i+0xa8>
 800641e:	f1a7 0363 	sub.w	r3, r7, #99	; 0x63
 8006422:	2b15      	cmp	r3, #21
 8006424:	d8f6      	bhi.n	8006414 <_printf_i+0x28>
 8006426:	a101      	add	r1, pc, #4	; (adr r1, 800642c <_printf_i+0x40>)
 8006428:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800642c:	08006485 	.word	0x08006485
 8006430:	08006499 	.word	0x08006499
 8006434:	08006415 	.word	0x08006415
 8006438:	08006415 	.word	0x08006415
 800643c:	08006415 	.word	0x08006415
 8006440:	08006415 	.word	0x08006415
 8006444:	08006499 	.word	0x08006499
 8006448:	08006415 	.word	0x08006415
 800644c:	08006415 	.word	0x08006415
 8006450:	08006415 	.word	0x08006415
 8006454:	08006415 	.word	0x08006415
 8006458:	0800659d 	.word	0x0800659d
 800645c:	080064c5 	.word	0x080064c5
 8006460:	08006557 	.word	0x08006557
 8006464:	08006415 	.word	0x08006415
 8006468:	08006415 	.word	0x08006415
 800646c:	080065bf 	.word	0x080065bf
 8006470:	08006415 	.word	0x08006415
 8006474:	080064c5 	.word	0x080064c5
 8006478:	08006415 	.word	0x08006415
 800647c:	08006415 	.word	0x08006415
 8006480:	0800655f 	.word	0x0800655f
 8006484:	682b      	ldr	r3, [r5, #0]
 8006486:	1d1a      	adds	r2, r3, #4
 8006488:	681b      	ldr	r3, [r3, #0]
 800648a:	602a      	str	r2, [r5, #0]
 800648c:	f104 0542 	add.w	r5, r4, #66	; 0x42
 8006490:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
 8006494:	2301      	movs	r3, #1
 8006496:	e09f      	b.n	80065d8 <_printf_i+0x1ec>
 8006498:	6820      	ldr	r0, [r4, #0]
 800649a:	682b      	ldr	r3, [r5, #0]
 800649c:	0607      	lsls	r7, r0, #24
 800649e:	f103 0104 	add.w	r1, r3, #4
 80064a2:	6029      	str	r1, [r5, #0]
 80064a4:	d501      	bpl.n	80064aa <_printf_i+0xbe>
 80064a6:	681e      	ldr	r6, [r3, #0]
 80064a8:	e003      	b.n	80064b2 <_printf_i+0xc6>
 80064aa:	0646      	lsls	r6, r0, #25
 80064ac:	d5fb      	bpl.n	80064a6 <_printf_i+0xba>
 80064ae:	f9b3 6000 	ldrsh.w	r6, [r3]
 80064b2:	2e00      	cmp	r6, #0
 80064b4:	da03      	bge.n	80064be <_printf_i+0xd2>
 80064b6:	232d      	movs	r3, #45	; 0x2d
 80064b8:	4276      	negs	r6, r6
 80064ba:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80064be:	485a      	ldr	r0, [pc, #360]	; (8006628 <_printf_i+0x23c>)
 80064c0:	230a      	movs	r3, #10
 80064c2:	e012      	b.n	80064ea <_printf_i+0xfe>
 80064c4:	682b      	ldr	r3, [r5, #0]
 80064c6:	6820      	ldr	r0, [r4, #0]
 80064c8:	1d19      	adds	r1, r3, #4
 80064ca:	6029      	str	r1, [r5, #0]
 80064cc:	0605      	lsls	r5, r0, #24
 80064ce:	d501      	bpl.n	80064d4 <_printf_i+0xe8>
 80064d0:	681e      	ldr	r6, [r3, #0]
 80064d2:	e002      	b.n	80064da <_printf_i+0xee>
 80064d4:	0641      	lsls	r1, r0, #25
 80064d6:	d5fb      	bpl.n	80064d0 <_printf_i+0xe4>
 80064d8:	881e      	ldrh	r6, [r3, #0]
 80064da:	4853      	ldr	r0, [pc, #332]	; (8006628 <_printf_i+0x23c>)
 80064dc:	2f6f      	cmp	r7, #111	; 0x6f
 80064de:	bf0c      	ite	eq
 80064e0:	2308      	moveq	r3, #8
 80064e2:	230a      	movne	r3, #10
 80064e4:	2100      	movs	r1, #0
 80064e6:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
 80064ea:	6865      	ldr	r5, [r4, #4]
 80064ec:	60a5      	str	r5, [r4, #8]
 80064ee:	2d00      	cmp	r5, #0
 80064f0:	bfa2      	ittt	ge
 80064f2:	6821      	ldrge	r1, [r4, #0]
 80064f4:	f021 0104 	bicge.w	r1, r1, #4
 80064f8:	6021      	strge	r1, [r4, #0]
 80064fa:	b90e      	cbnz	r6, 8006500 <_printf_i+0x114>
 80064fc:	2d00      	cmp	r5, #0
 80064fe:	d04b      	beq.n	8006598 <_printf_i+0x1ac>
 8006500:	4615      	mov	r5, r2
 8006502:	fbb6 f1f3 	udiv	r1, r6, r3
 8006506:	fb03 6711 	mls	r7, r3, r1, r6
 800650a:	5dc7      	ldrb	r7, [r0, r7]
 800650c:	f805 7d01 	strb.w	r7, [r5, #-1]!
 8006510:	4637      	mov	r7, r6
 8006512:	42bb      	cmp	r3, r7
 8006514:	460e      	mov	r6, r1
 8006516:	d9f4      	bls.n	8006502 <_printf_i+0x116>
 8006518:	2b08      	cmp	r3, #8
 800651a:	d10b      	bne.n	8006534 <_printf_i+0x148>
 800651c:	6823      	ldr	r3, [r4, #0]
 800651e:	07de      	lsls	r6, r3, #31
 8006520:	d508      	bpl.n	8006534 <_printf_i+0x148>
 8006522:	6923      	ldr	r3, [r4, #16]
 8006524:	6861      	ldr	r1, [r4, #4]
 8006526:	4299      	cmp	r1, r3
 8006528:	bfde      	ittt	le
 800652a:	2330      	movle	r3, #48	; 0x30
 800652c:	f805 3c01 	strble.w	r3, [r5, #-1]
 8006530:	f105 35ff 	addle.w	r5, r5, #4294967295
 8006534:	1b52      	subs	r2, r2, r5
 8006536:	6122      	str	r2, [r4, #16]
 8006538:	f8cd a000 	str.w	sl, [sp]
 800653c:	464b      	mov	r3, r9
 800653e:	aa03      	add	r2, sp, #12
 8006540:	4621      	mov	r1, r4
 8006542:	4640      	mov	r0, r8
 8006544:	f7ff fee4 	bl	8006310 <_printf_common>
 8006548:	3001      	adds	r0, #1
 800654a:	d14a      	bne.n	80065e2 <_printf_i+0x1f6>
 800654c:	f04f 30ff 	mov.w	r0, #4294967295
 8006550:	b004      	add	sp, #16
 8006552:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8006556:	6823      	ldr	r3, [r4, #0]
 8006558:	f043 0320 	orr.w	r3, r3, #32
 800655c:	6023      	str	r3, [r4, #0]
 800655e:	4833      	ldr	r0, [pc, #204]	; (800662c <_printf_i+0x240>)
 8006560:	2778      	movs	r7, #120	; 0x78
 8006562:	f884 7045 	strb.w	r7, [r4, #69]	; 0x45
 8006566:	6823      	ldr	r3, [r4, #0]
 8006568:	6829      	ldr	r1, [r5, #0]
 800656a:	061f      	lsls	r7, r3, #24
 800656c:	f851 6b04 	ldr.w	r6, [r1], #4
 8006570:	d402      	bmi.n	8006578 <_printf_i+0x18c>
 8006572:	065f      	lsls	r7, r3, #25
 8006574:	bf48      	it	mi
 8006576:	b2b6      	uxthmi	r6, r6
 8006578:	07df      	lsls	r7, r3, #31
 800657a:	bf48      	it	mi
 800657c:	f043 0320 	orrmi.w	r3, r3, #32
 8006580:	6029      	str	r1, [r5, #0]
 8006582:	bf48      	it	mi
 8006584:	6023      	strmi	r3, [r4, #0]
 8006586:	b91e      	cbnz	r6, 8006590 <_printf_i+0x1a4>
 8006588:	6823      	ldr	r3, [r4, #0]
 800658a:	f023 0320 	bic.w	r3, r3, #32
 800658e:	6023      	str	r3, [r4, #0]
 8006590:	2310      	movs	r3, #16
 8006592:	e7a7      	b.n	80064e4 <_printf_i+0xf8>
 8006594:	4824      	ldr	r0, [pc, #144]	; (8006628 <_printf_i+0x23c>)
 8006596:	e7e4      	b.n	8006562 <_printf_i+0x176>
 8006598:	4615      	mov	r5, r2
 800659a:	e7bd      	b.n	8006518 <_printf_i+0x12c>
 800659c:	682b      	ldr	r3, [r5, #0]
 800659e:	6826      	ldr	r6, [r4, #0]
 80065a0:	6961      	ldr	r1, [r4, #20]
 80065a2:	1d18      	adds	r0, r3, #4
 80065a4:	6028      	str	r0, [r5, #0]
 80065a6:	0635      	lsls	r5, r6, #24
 80065a8:	681b      	ldr	r3, [r3, #0]
 80065aa:	d501      	bpl.n	80065b0 <_printf_i+0x1c4>
 80065ac:	6019      	str	r1, [r3, #0]
 80065ae:	e002      	b.n	80065b6 <_printf_i+0x1ca>
 80065b0:	0670      	lsls	r0, r6, #25
 80065b2:	d5fb      	bpl.n	80065ac <_printf_i+0x1c0>
 80065b4:	8019      	strh	r1, [r3, #0]
 80065b6:	2300      	movs	r3, #0
 80065b8:	6123      	str	r3, [r4, #16]
 80065ba:	4615      	mov	r5, r2
 80065bc:	e7bc      	b.n	8006538 <_printf_i+0x14c>
 80065be:	682b      	ldr	r3, [r5, #0]
 80065c0:	1d1a      	adds	r2, r3, #4
 80065c2:	602a      	str	r2, [r5, #0]
 80065c4:	681d      	ldr	r5, [r3, #0]
 80065c6:	6862      	ldr	r2, [r4, #4]
 80065c8:	2100      	movs	r1, #0
 80065ca:	4628      	mov	r0, r5
 80065cc:	f7f9 fe00 	bl	80001d0 <memchr>
 80065d0:	b108      	cbz	r0, 80065d6 <_printf_i+0x1ea>
 80065d2:	1b40      	subs	r0, r0, r5
 80065d4:	6060      	str	r0, [r4, #4]
 80065d6:	6863      	ldr	r3, [r4, #4]
 80065d8:	6123      	str	r3, [r4, #16]
 80065da:	2300      	movs	r3, #0
 80065dc:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
 80065e0:	e7aa      	b.n	8006538 <_printf_i+0x14c>
 80065e2:	6923      	ldr	r3, [r4, #16]
 80065e4:	462a      	mov	r2, r5
 80065e6:	4649      	mov	r1, r9
 80065e8:	4640      	mov	r0, r8
 80065ea:	47d0      	blx	sl
 80065ec:	3001      	adds	r0, #1
 80065ee:	d0ad      	beq.n	800654c <_printf_i+0x160>
 80065f0:	6823      	ldr	r3, [r4, #0]
 80065f2:	079b      	lsls	r3, r3, #30
 80065f4:	d413      	bmi.n	800661e <_printf_i+0x232>
 80065f6:	68e0      	ldr	r0, [r4, #12]
 80065f8:	9b03      	ldr	r3, [sp, #12]
 80065fa:	4298      	cmp	r0, r3
 80065fc:	bfb8      	it	lt
 80065fe:	4618      	movlt	r0, r3
 8006600:	e7a6      	b.n	8006550 <_printf_i+0x164>
 8006602:	2301      	movs	r3, #1
 8006604:	4632      	mov	r2, r6
 8006606:	4649      	mov	r1, r9
 8006608:	4640      	mov	r0, r8
 800660a:	47d0      	blx	sl
 800660c:	3001      	adds	r0, #1
 800660e:	d09d      	beq.n	800654c <_printf_i+0x160>
 8006610:	3501      	adds	r5, #1
 8006612:	68e3      	ldr	r3, [r4, #12]
 8006614:	9903      	ldr	r1, [sp, #12]
 8006616:	1a5b      	subs	r3, r3, r1
 8006618:	42ab      	cmp	r3, r5
 800661a:	dcf2      	bgt.n	8006602 <_printf_i+0x216>
 800661c:	e7eb      	b.n	80065f6 <_printf_i+0x20a>
 800661e:	2500      	movs	r5, #0
 8006620:	f104 0619 	add.w	r6, r4, #25
 8006624:	e7f5      	b.n	8006612 <_printf_i+0x226>
 8006626:	bf00      	nop
 8006628:	08006ac1 	.word	0x08006ac1
 800662c:	08006ad2 	.word	0x08006ad2

08006630 <__sflush_r>:
 8006630:	898a      	ldrh	r2, [r1, #12]
 8006632:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8006636:	4605      	mov	r5, r0
 8006638:	0710      	lsls	r0, r2, #28
 800663a:	460c      	mov	r4, r1
 800663c:	d458      	bmi.n	80066f0 <__sflush_r+0xc0>
 800663e:	684b      	ldr	r3, [r1, #4]
 8006640:	2b00      	cmp	r3, #0
 8006642:	dc05      	bgt.n	8006650 <__sflush_r+0x20>
 8006644:	6c0b      	ldr	r3, [r1, #64]	; 0x40
 8006646:	2b00      	cmp	r3, #0
 8006648:	dc02      	bgt.n	8006650 <__sflush_r+0x20>
 800664a:	2000      	movs	r0, #0
 800664c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8006650:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 8006652:	2e00      	cmp	r6, #0
 8006654:	d0f9      	beq.n	800664a <__sflush_r+0x1a>
 8006656:	2300      	movs	r3, #0
 8006658:	f412 5280 	ands.w	r2, r2, #4096	; 0x1000
 800665c:	682f      	ldr	r7, [r5, #0]
 800665e:	6a21      	ldr	r1, [r4, #32]
 8006660:	602b      	str	r3, [r5, #0]
 8006662:	d032      	beq.n	80066ca <__sflush_r+0x9a>
 8006664:	6d60      	ldr	r0, [r4, #84]	; 0x54
 8006666:	89a3      	ldrh	r3, [r4, #12]
 8006668:	075a      	lsls	r2, r3, #29
 800666a:	d505      	bpl.n	8006678 <__sflush_r+0x48>
 800666c:	6863      	ldr	r3, [r4, #4]
 800666e:	1ac0      	subs	r0, r0, r3
 8006670:	6b63      	ldr	r3, [r4, #52]	; 0x34
 8006672:	b10b      	cbz	r3, 8006678 <__sflush_r+0x48>
 8006674:	6c23      	ldr	r3, [r4, #64]	; 0x40
 8006676:	1ac0      	subs	r0, r0, r3
 8006678:	2300      	movs	r3, #0
 800667a:	4602      	mov	r2, r0
 800667c:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
 800667e:	6a21      	ldr	r1, [r4, #32]
 8006680:	4628      	mov	r0, r5
 8006682:	47b0      	blx	r6
 8006684:	1c43      	adds	r3, r0, #1
 8006686:	89a3      	ldrh	r3, [r4, #12]
 8006688:	d106      	bne.n	8006698 <__sflush_r+0x68>
 800668a:	6829      	ldr	r1, [r5, #0]
 800668c:	291d      	cmp	r1, #29
 800668e:	d82b      	bhi.n	80066e8 <__sflush_r+0xb8>
 8006690:	4a29      	ldr	r2, [pc, #164]	; (8006738 <__sflush_r+0x108>)
 8006692:	410a      	asrs	r2, r1
 8006694:	07d6      	lsls	r6, r2, #31
 8006696:	d427      	bmi.n	80066e8 <__sflush_r+0xb8>
 8006698:	2200      	movs	r2, #0
 800669a:	6062      	str	r2, [r4, #4]
 800669c:	04d9      	lsls	r1, r3, #19
 800669e:	6922      	ldr	r2, [r4, #16]
 80066a0:	6022      	str	r2, [r4, #0]
 80066a2:	d504      	bpl.n	80066ae <__sflush_r+0x7e>
 80066a4:	1c42      	adds	r2, r0, #1
 80066a6:	d101      	bne.n	80066ac <__sflush_r+0x7c>
 80066a8:	682b      	ldr	r3, [r5, #0]
 80066aa:	b903      	cbnz	r3, 80066ae <__sflush_r+0x7e>
 80066ac:	6560      	str	r0, [r4, #84]	; 0x54
 80066ae:	6b61      	ldr	r1, [r4, #52]	; 0x34
 80066b0:	602f      	str	r7, [r5, #0]
 80066b2:	2900      	cmp	r1, #0
 80066b4:	d0c9      	beq.n	800664a <__sflush_r+0x1a>
 80066b6:	f104 0344 	add.w	r3, r4, #68	; 0x44
 80066ba:	4299      	cmp	r1, r3
 80066bc:	d002      	beq.n	80066c4 <__sflush_r+0x94>
 80066be:	4628      	mov	r0, r5
 80066c0:	f7ff fbea 	bl	8005e98 <_free_r>
 80066c4:	2000      	movs	r0, #0
 80066c6:	6360      	str	r0, [r4, #52]	; 0x34
 80066c8:	e7c0      	b.n	800664c <__sflush_r+0x1c>
 80066ca:	2301      	movs	r3, #1
 80066cc:	4628      	mov	r0, r5
 80066ce:	47b0      	blx	r6
 80066d0:	1c41      	adds	r1, r0, #1
 80066d2:	d1c8      	bne.n	8006666 <__sflush_r+0x36>
 80066d4:	682b      	ldr	r3, [r5, #0]
 80066d6:	2b00      	cmp	r3, #0
 80066d8:	d0c5      	beq.n	8006666 <__sflush_r+0x36>
 80066da:	2b1d      	cmp	r3, #29
 80066dc:	d001      	beq.n	80066e2 <__sflush_r+0xb2>
 80066de:	2b16      	cmp	r3, #22
 80066e0:	d101      	bne.n	80066e6 <__sflush_r+0xb6>
 80066e2:	602f      	str	r7, [r5, #0]
 80066e4:	e7b1      	b.n	800664a <__sflush_r+0x1a>
 80066e6:	89a3      	ldrh	r3, [r4, #12]
 80066e8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 80066ec:	81a3      	strh	r3, [r4, #12]
 80066ee:	e7ad      	b.n	800664c <__sflush_r+0x1c>
 80066f0:	690f      	ldr	r7, [r1, #16]
 80066f2:	2f00      	cmp	r7, #0
 80066f4:	d0a9      	beq.n	800664a <__sflush_r+0x1a>
 80066f6:	0793      	lsls	r3, r2, #30
 80066f8:	680e      	ldr	r6, [r1, #0]
 80066fa:	bf08      	it	eq
 80066fc:	694b      	ldreq	r3, [r1, #20]
 80066fe:	600f      	str	r7, [r1, #0]
 8006700:	bf18      	it	ne
 8006702:	2300      	movne	r3, #0
 8006704:	eba6 0807 	sub.w	r8, r6, r7
 8006708:	608b      	str	r3, [r1, #8]
 800670a:	f1b8 0f00 	cmp.w	r8, #0
 800670e:	dd9c      	ble.n	800664a <__sflush_r+0x1a>
 8006710:	6a21      	ldr	r1, [r4, #32]
 8006712:	6aa6      	ldr	r6, [r4, #40]	; 0x28
 8006714:	4643      	mov	r3, r8
 8006716:	463a      	mov	r2, r7
 8006718:	4628      	mov	r0, r5
 800671a:	47b0      	blx	r6
 800671c:	2800      	cmp	r0, #0
 800671e:	dc06      	bgt.n	800672e <__sflush_r+0xfe>
 8006720:	89a3      	ldrh	r3, [r4, #12]
 8006722:	f043 0340 	orr.w	r3, r3, #64	; 0x40
 8006726:	81a3      	strh	r3, [r4, #12]
 8006728:	f04f 30ff 	mov.w	r0, #4294967295
 800672c:	e78e      	b.n	800664c <__sflush_r+0x1c>
 800672e:	4407      	add	r7, r0
 8006730:	eba8 0800 	sub.w	r8, r8, r0
 8006734:	e7e9      	b.n	800670a <__sflush_r+0xda>
 8006736:	bf00      	nop
 8006738:	dfbffffe 	.word	0xdfbffffe

0800673c <_fflush_r>:
 800673c:	b538      	push	{r3, r4, r5, lr}
 800673e:	690b      	ldr	r3, [r1, #16]
 8006740:	4605      	mov	r5, r0
 8006742:	460c      	mov	r4, r1
 8006744:	b913      	cbnz	r3, 800674c <_fflush_r+0x10>
 8006746:	2500      	movs	r5, #0
 8006748:	4628      	mov	r0, r5
 800674a:	bd38      	pop	{r3, r4, r5, pc}
 800674c:	b118      	cbz	r0, 8006756 <_fflush_r+0x1a>
 800674e:	6a03      	ldr	r3, [r0, #32]
 8006750:	b90b      	cbnz	r3, 8006756 <_fflush_r+0x1a>
 8006752:	f7ff f9a9 	bl	8005aa8 <__sinit>
 8006756:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800675a:	2b00      	cmp	r3, #0
 800675c:	d0f3      	beq.n	8006746 <_fflush_r+0xa>
 800675e:	6e62      	ldr	r2, [r4, #100]	; 0x64
 8006760:	07d0      	lsls	r0, r2, #31
 8006762:	d404      	bmi.n	800676e <_fflush_r+0x32>
 8006764:	0599      	lsls	r1, r3, #22
 8006766:	d402      	bmi.n	800676e <_fflush_r+0x32>
 8006768:	6da0      	ldr	r0, [r4, #88]	; 0x58
 800676a:	f7ff fb92 	bl	8005e92 <__retarget_lock_acquire_recursive>
 800676e:	4628      	mov	r0, r5
 8006770:	4621      	mov	r1, r4
 8006772:	f7ff ff5d 	bl	8006630 <__sflush_r>
 8006776:	6e63      	ldr	r3, [r4, #100]	; 0x64
 8006778:	07da      	lsls	r2, r3, #31
 800677a:	4605      	mov	r5, r0
 800677c:	d4e4      	bmi.n	8006748 <_fflush_r+0xc>
 800677e:	89a3      	ldrh	r3, [r4, #12]
 8006780:	059b      	lsls	r3, r3, #22
 8006782:	d4e1      	bmi.n	8006748 <_fflush_r+0xc>
 8006784:	6da0      	ldr	r0, [r4, #88]	; 0x58
 8006786:	f7ff fb85 	bl	8005e94 <__retarget_lock_release_recursive>
 800678a:	e7dd      	b.n	8006748 <_fflush_r+0xc>

0800678c <__swhatbuf_r>:
 800678c:	b570      	push	{r4, r5, r6, lr}
 800678e:	460c      	mov	r4, r1
 8006790:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8006794:	2900      	cmp	r1, #0
 8006796:	b096      	sub	sp, #88	; 0x58
 8006798:	4615      	mov	r5, r2
 800679a:	461e      	mov	r6, r3
 800679c:	da0d      	bge.n	80067ba <__swhatbuf_r+0x2e>
 800679e:	89a3      	ldrh	r3, [r4, #12]
 80067a0:	f013 0f80 	tst.w	r3, #128	; 0x80
 80067a4:	f04f 0100 	mov.w	r1, #0
 80067a8:	bf0c      	ite	eq
 80067aa:	f44f 6380 	moveq.w	r3, #1024	; 0x400
 80067ae:	2340      	movne	r3, #64	; 0x40
 80067b0:	2000      	movs	r0, #0
 80067b2:	6031      	str	r1, [r6, #0]
 80067b4:	602b      	str	r3, [r5, #0]
 80067b6:	b016      	add	sp, #88	; 0x58
 80067b8:	bd70      	pop	{r4, r5, r6, pc}
 80067ba:	466a      	mov	r2, sp
 80067bc:	f000 f848 	bl	8006850 <_fstat_r>
 80067c0:	2800      	cmp	r0, #0
 80067c2:	dbec      	blt.n	800679e <__swhatbuf_r+0x12>
 80067c4:	9901      	ldr	r1, [sp, #4]
 80067c6:	f401 4170 	and.w	r1, r1, #61440	; 0xf000
 80067ca:	f5a1 5300 	sub.w	r3, r1, #8192	; 0x2000
 80067ce:	4259      	negs	r1, r3
 80067d0:	4159      	adcs	r1, r3
 80067d2:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80067d6:	e7eb      	b.n	80067b0 <__swhatbuf_r+0x24>

080067d8 <__smakebuf_r>:
 80067d8:	898b      	ldrh	r3, [r1, #12]
 80067da:	b573      	push	{r0, r1, r4, r5, r6, lr}
 80067dc:	079d      	lsls	r5, r3, #30
 80067de:	4606      	mov	r6, r0
 80067e0:	460c      	mov	r4, r1
 80067e2:	d507      	bpl.n	80067f4 <__smakebuf_r+0x1c>
 80067e4:	f104 0347 	add.w	r3, r4, #71	; 0x47
 80067e8:	6023      	str	r3, [r4, #0]
 80067ea:	6123      	str	r3, [r4, #16]
 80067ec:	2301      	movs	r3, #1
 80067ee:	6163      	str	r3, [r4, #20]
 80067f0:	b002      	add	sp, #8
 80067f2:	bd70      	pop	{r4, r5, r6, pc}
 80067f4:	ab01      	add	r3, sp, #4
 80067f6:	466a      	mov	r2, sp
 80067f8:	f7ff ffc8 	bl	800678c <__swhatbuf_r>
 80067fc:	9900      	ldr	r1, [sp, #0]
 80067fe:	4605      	mov	r5, r0
 8006800:	4630      	mov	r0, r6
 8006802:	f7ff fbb5 	bl	8005f70 <_malloc_r>
 8006806:	b948      	cbnz	r0, 800681c <__smakebuf_r+0x44>
 8006808:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800680c:	059a      	lsls	r2, r3, #22
 800680e:	d4ef      	bmi.n	80067f0 <__smakebuf_r+0x18>
 8006810:	f023 0303 	bic.w	r3, r3, #3
 8006814:	f043 0302 	orr.w	r3, r3, #2
 8006818:	81a3      	strh	r3, [r4, #12]
 800681a:	e7e3      	b.n	80067e4 <__smakebuf_r+0xc>
 800681c:	89a3      	ldrh	r3, [r4, #12]
 800681e:	6020      	str	r0, [r4, #0]
 8006820:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8006824:	81a3      	strh	r3, [r4, #12]
 8006826:	9b00      	ldr	r3, [sp, #0]
 8006828:	6163      	str	r3, [r4, #20]
 800682a:	9b01      	ldr	r3, [sp, #4]
 800682c:	6120      	str	r0, [r4, #16]
 800682e:	b15b      	cbz	r3, 8006848 <__smakebuf_r+0x70>
 8006830:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8006834:	4630      	mov	r0, r6
 8006836:	f000 f81d 	bl	8006874 <_isatty_r>
 800683a:	b128      	cbz	r0, 8006848 <__smakebuf_r+0x70>
 800683c:	89a3      	ldrh	r3, [r4, #12]
 800683e:	f023 0303 	bic.w	r3, r3, #3
 8006842:	f043 0301 	orr.w	r3, r3, #1
 8006846:	81a3      	strh	r3, [r4, #12]
 8006848:	89a3      	ldrh	r3, [r4, #12]
 800684a:	431d      	orrs	r5, r3
 800684c:	81a5      	strh	r5, [r4, #12]
 800684e:	e7cf      	b.n	80067f0 <__smakebuf_r+0x18>

08006850 <_fstat_r>:
 8006850:	b538      	push	{r3, r4, r5, lr}
 8006852:	4d07      	ldr	r5, [pc, #28]	; (8006870 <_fstat_r+0x20>)
 8006854:	2300      	movs	r3, #0
 8006856:	4604      	mov	r4, r0
 8006858:	4608      	mov	r0, r1
 800685a:	4611      	mov	r1, r2
 800685c:	602b      	str	r3, [r5, #0]
 800685e:	f7fb fb50 	bl	8001f02 <_fstat>
 8006862:	1c43      	adds	r3, r0, #1
 8006864:	d102      	bne.n	800686c <_fstat_r+0x1c>
 8006866:	682b      	ldr	r3, [r5, #0]
 8006868:	b103      	cbz	r3, 800686c <_fstat_r+0x1c>
 800686a:	6023      	str	r3, [r4, #0]
 800686c:	bd38      	pop	{r3, r4, r5, pc}
 800686e:	bf00      	nop
 8006870:	200003c4 	.word	0x200003c4

08006874 <_isatty_r>:
 8006874:	b538      	push	{r3, r4, r5, lr}
 8006876:	4d06      	ldr	r5, [pc, #24]	; (8006890 <_isatty_r+0x1c>)
 8006878:	2300      	movs	r3, #0
 800687a:	4604      	mov	r4, r0
 800687c:	4608      	mov	r0, r1
 800687e:	602b      	str	r3, [r5, #0]
 8006880:	f7fb fb4f 	bl	8001f22 <_isatty>
 8006884:	1c43      	adds	r3, r0, #1
 8006886:	d102      	bne.n	800688e <_isatty_r+0x1a>
 8006888:	682b      	ldr	r3, [r5, #0]
 800688a:	b103      	cbz	r3, 800688e <_isatty_r+0x1a>
 800688c:	6023      	str	r3, [r4, #0]
 800688e:	bd38      	pop	{r3, r4, r5, pc}
 8006890:	200003c4 	.word	0x200003c4

08006894 <_sbrk_r>:
 8006894:	b538      	push	{r3, r4, r5, lr}
 8006896:	4d06      	ldr	r5, [pc, #24]	; (80068b0 <_sbrk_r+0x1c>)
 8006898:	2300      	movs	r3, #0
 800689a:	4604      	mov	r4, r0
 800689c:	4608      	mov	r0, r1
 800689e:	602b      	str	r3, [r5, #0]
 80068a0:	f7fb fb58 	bl	8001f54 <_sbrk>
 80068a4:	1c43      	adds	r3, r0, #1
 80068a6:	d102      	bne.n	80068ae <_sbrk_r+0x1a>
 80068a8:	682b      	ldr	r3, [r5, #0]
 80068aa:	b103      	cbz	r3, 80068ae <_sbrk_r+0x1a>
 80068ac:	6023      	str	r3, [r4, #0]
 80068ae:	bd38      	pop	{r3, r4, r5, pc}
 80068b0:	200003c4 	.word	0x200003c4

080068b4 <_init>:
 80068b4:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068b6:	bf00      	nop
 80068b8:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068ba:	bc08      	pop	{r3}
 80068bc:	469e      	mov	lr, r3
 80068be:	4770      	bx	lr

080068c0 <_fini>:
 80068c0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 80068c2:	bf00      	nop
 80068c4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 80068c6:	bc08      	pop	{r3}
 80068c8:	469e      	mov	lr, r3
 80068ca:	4770      	bx	lr
