{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588580124007 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Elaboration Quartus Prime " "Running Quartus Prime Analysis & Elaboration" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588580124007 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 18:15:23 2020 " "Processing started: Mon May 04 18:15:23 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588580124007 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1588580124007 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Exercise2 -c Exercise2 --analysis_and_elaboration " "Command: quartus_map --read_settings_files=on --write_settings_files=off Exercise2 -c Exercise2 --analysis_and_elaboration" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1588580124007 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Design Software" 0 -1 1588580124377 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Design Software" 0 -1 1588580124377 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "exercise2.v 1 1 " "Found 1 design units, including 1 entities, in source file exercise2.v" { { "Info" "ISGN_ENTITY_NAME" "1 MyFSM " "Found entity 1: MyFSM" {  } { { "Exercise2.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/Exercise2.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588580131881 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588580131881 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "test_exercise2.v 1 1 " "Found 1 design units, including 1 entities, in source file test_exercise2.v" { { "Info" "ISGN_ENTITY_NAME" "1 test_MyFSM " "Found entity 1: test_MyFSM" {  } { { "test_Exercise2.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/test_Exercise2.v" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1588580131883 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Design Software" 0 -1 1588580131883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "seq test_Exercise2.v(9) " "Verilog HDL Implicit Net warning at test_Exercise2.v(9): created implicit net for \"seq\"" {  } { { "test_Exercise2.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/test_Exercise2.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1588580131883 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "state test_Exercise2.v(9) " "Verilog HDL Implicit Net warning at test_Exercise2.v(9): created implicit net for \"state\"" {  } { { "test_Exercise2.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/test_Exercise2.v" 9 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Design Software" 0 -1 1588580131883 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "MyFSM " "Elaborating entity \"MyFSM\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Design Software" 0 -1 1588580131903 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "Exercise2.v(41) " "Verilog HDL Case Statement warning at Exercise2.v(41): incomplete case statement has no default case item" {  } { { "Exercise2.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/Exercise2.v" 41 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1588580131904 "|MyFSM"}
{ "Warning" "WVRFX_L2_VERI_ALWAYS_ID_HOLDS_VALUE" "LEDR Exercise2.v(41) " "Verilog HDL Always Construct warning at Exercise2.v(41): inferring latch(es) for variable \"LEDR\", which holds its previous value in one or more paths through the always construct" {  } { { "Exercise2.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/Exercise2.v" 41 0 0 } }  } 0 10240 "Verilog HDL Always Construct warning at %2!s!: inferring latch(es) for variable \"%1!s!\", which holds its previous value in one or more paths through the always construct" 0 0 "Analysis & Synthesis" 0 -1 1588580131904 "|MyFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[0\] Exercise2.v(41) " "Inferred latch for \"LEDR\[0\]\" at Exercise2.v(41)" {  } { { "Exercise2.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/Exercise2.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588580131904 "|MyFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[1\] Exercise2.v(41) " "Inferred latch for \"LEDR\[1\]\" at Exercise2.v(41)" {  } { { "Exercise2.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/Exercise2.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588580131904 "|MyFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[2\] Exercise2.v(41) " "Inferred latch for \"LEDR\[2\]\" at Exercise2.v(41)" {  } { { "Exercise2.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/Exercise2.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588580131904 "|MyFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[3\] Exercise2.v(41) " "Inferred latch for \"LEDR\[3\]\" at Exercise2.v(41)" {  } { { "Exercise2.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/Exercise2.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588580131904 "|MyFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[4\] Exercise2.v(41) " "Inferred latch for \"LEDR\[4\]\" at Exercise2.v(41)" {  } { { "Exercise2.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/Exercise2.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588580131904 "|MyFSM"}
{ "Info" "IVRFX_L2_VDB_LATCH_INFERRED" "LEDR\[5\] Exercise2.v(41) " "Inferred latch for \"LEDR\[5\]\" at Exercise2.v(41)" {  } { { "Exercise2.v" "" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/Exercise2.v" 41 0 0 } }  } 0 10041 "Inferred latch for \"%1!s!\" at %2!s!" 0 0 "Analysis & Synthesis" 0 -1 1588580131904 "|MyFSM"}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Elaboration 0 s 5 s Quartus Prime " "Quartus Prime Analysis & Elaboration was successful. 0 errors, 5 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4776 " "Peak virtual memory: 4776 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588580131944 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 18:15:31 2020 " "Processing ended: Mon May 04 18:15:31 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588580131944 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588580131944 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:17 " "Total CPU time (on all processors): 00:00:17" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588580131944 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1588580131944 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 5 s " "Quartus Prime Flow was successful. 0 errors, 5 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1588580132538 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1588580132971 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Shell Quartus Prime " "Running Quartus Prime Shell" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1588580132979 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon May 04 18:15:32 2020 " "Processing started: Mon May 04 18:15:32 2020" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1588580132979 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Shell" 0 -1 1588580132979 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sh -t d:/downloads(d)/quartus/quartuslite/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Exercise2 Exercise2 " "Command: quartus_sh -t d:/downloads(d)/quartus/quartuslite/quartus/common/tcl/internal/nativelink/qnativesim.tcl --rtl_sim Exercise2 Exercise2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Shell" 0 -1 1588580132979 ""}
{ "Info" "IQEXE_START_BANNER_TCL_ARGS" "--rtl_sim Exercise2 Exercise2 " "Quartus(args): --rtl_sim Exercise2 Exercise2" {  } {  } 0 0 "Quartus(args): %1!s!" 0 0 "Shell" 0 -1 1588580132979 ""}
{ "Info" "0" "" "Info: Start Nativelink Simulation process" {  } {  } 0 0 "Info: Start Nativelink Simulation process" 0 0 "Shell" 0 0 1588580133122 ""}
{ "Info" "0" "" "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" {  } {  } 0 0 "Info: NativeLink has detected Verilog design -- Verilog simulation models will be used" 0 0 "Shell" 0 0 1588580133207 ""}
{ "Info" "0" "" "Info: Starting NativeLink simulation with ModelSim-Altera software" {  } {  } 0 0 "Info: Starting NativeLink simulation with ModelSim-Altera software" 0 0 "Shell" 0 0 1588580133208 ""}
{ "Warning" "0" "" "Warning: File Exercise2_run_msim_rtl_verilog.do already exists - backing up current file as Exercise2_run_msim_rtl_verilog.do.bak" {  } {  } 0 0 "Warning: File Exercise2_run_msim_rtl_verilog.do already exists - backing up current file as Exercise2_run_msim_rtl_verilog.do.bak" 0 0 "Shell" 0 0 1588580133254 ""}
{ "Info" "0" "" "Info: Generated ModelSim-Altera script file D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/simulation/modelsim/Exercise2_run_msim_rtl_verilog.do" {  } { { "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/simulation/modelsim/Exercise2_run_msim_rtl_verilog.do" "0" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/simulation/modelsim/Exercise2_run_msim_rtl_verilog.do" 0 0 0 } }  } 0 0 "Info: Generated ModelSim-Altera script file D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/simulation/modelsim/Exercise2_run_msim_rtl_verilog.do" 0 0 "Shell" 0 0 1588580133261 ""}
{ "Info" "0" "" "Info: Spawning ModelSim-Altera Simulation software " {  } {  } 0 0 "Info: Spawning ModelSim-Altera Simulation software " 0 0 "Shell" 0 0 1588580133261 ""}
{ "Info" "0" "" "Info: Successfully spawned ModelSim-Altera Simulation software" {  } {  } 0 0 "Info: Successfully spawned ModelSim-Altera Simulation software" 0 0 "Shell" 0 0 1588580133263 ""}
{ "Info" "0" "" "Info: NativeLink simulation flow was successful" {  } {  } 0 0 "Info: NativeLink simulation flow was successful" 0 0 "Shell" 0 0 1588580133263 ""}
{ "Info" "0" "" "Info: For messages from NativeLink scripts, check the file D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/Exercise2_nativelink_simulation.rpt" {  } { { "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/Exercise2_nativelink_simulation.rpt" "0" { Text "D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/Exercise2_nativelink_simulation.rpt" 0 0 0 } }  } 0 0 "Info: For messages from NativeLink scripts, check the file D:/Lines/Quartus/Digital System Design ELEN30010_2020_SM1/WS5/Exercise2/Exercise2_nativelink_simulation.rpt" 0 0 "Shell" 0 0 1588580133263 ""}
{ "Info" "IQEXE_TCL_SCRIPT_STATUS" "d:/downloads(d)/quartus/quartuslite/quartus/common/tcl/internal/nativelink/qnativesim.tcl " "Evaluation of Tcl script d:/downloads(d)/quartus/quartuslite/quartus/common/tcl/internal/nativelink/qnativesim.tcl was successful" {  } {  } 0 23030 "Evaluation of Tcl script %1!s! was successful" 0 0 "Shell" 0 -1 1588580133263 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Shell 0 s 1  Quartus Prime " "Quartus Prime Shell was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4775 " "Peak virtual memory: 4775 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1588580133264 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon May 04 18:15:33 2020 " "Processing ended: Mon May 04 18:15:33 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1588580133264 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1588580133264 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1588580133264 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1588580133264 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Flow 0 s 6 s " "Quartus Prime Flow was successful. 0 errors, 6 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Shell" 0 -1 1588580203742 ""}
