
5. Printing statistics.

=== $paramod\clk_ctl\WD=s32'00000000000000000000000000001011 ===

   Number of wires:                 20
   Number of wire bits:            184
   Number of public wires:           7
   Number of public wire bits:      38
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 16
     $add                            2
     $adff                           1
     $adffe                          2
     $mux                            5
     $ne                             1
     $not                            1
     $reduce_bool                    2
     $sub                            2

=== uart_core ===

   Number of wires:                 20
   Number of wire bits:             47
   Number of public wires:          19
   Number of public wire bits:      46
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                  6
     $eq                             2
     $logic_not                      1
     $paramod\clk_ctl\WD=s32'00000000000000000000000000001011      1
     uart_rxfsm                      1
     uart_txfsm                      1

=== uart_rxfsm ===

   Number of wires:                101
   Number of wire bits:            298
   Number of public wires:          16
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 93
     $add                            3
     $adff                           3
     $adffe                          6
     $and                            1
     $eq                             8
     $logic_and                      3
     $logic_not                      3
     $lt                             1
     $mux                           27
     $ne                            15
     $not                            3
     $or                             1
     $pmux                           4
     $reduce_and                     6
     $reduce_bool                    4
     $reduce_or                      2
     $reduce_xor                     1
     $shl                            2

=== uart_txfsm ===

   Number of wires:                 56
   Number of wire bits:            157
   Number of public wires:          13
   Number of public wire bits:      35
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                 48
     $add                            2
     $adff                           1
     $adffe                          5
     $eq                             6
     $logic_and                      1
     $logic_not                      4
     $mux                            9
     $ne                             4
     $not                            1
     $pmux                           4
     $reduce_and                     5
     $reduce_bool                    3
     $reduce_or                      1
     $reduce_xor                     1
     $shiftx                         1

=== design hierarchy ===

   uart_core                         1
     $paramod\clk_ctl\WD=s32'00000000000000000000000000001011      1
     uart_rxfsm                      1
     uart_txfsm                      1

   Number of wires:                197
   Number of wire bits:            686
   Number of public wires:          55
   Number of public wire bits:     154
   Number of memories:               0
   Number of memory bits:            0
   Number of processes:              0
   Number of cells:                160
     $add                            7
     $adff                           5
     $adffe                         13
     $and                            1
     $eq                            16
     $logic_and                      4
     $logic_not                      8
     $lt                             1
     $mux                           41
     $ne                            20
     $not                            5
     $or                             1
     $pmux                           8
     $reduce_and                    11
     $reduce_bool                    9
     $reduce_or                      3
     $reduce_xor                     2
     $shiftx                         1
     $shl                            2
     $sub                            2

