	{ "mmVGA_MEM_WRITE_PAGE_ADDR", REG_MMIO, 0x0000, 0, &mmVGA_MEM_WRITE_PAGE_ADDR[0], sizeof(mmVGA_MEM_WRITE_PAGE_ADDR)/sizeof(mmVGA_MEM_WRITE_PAGE_ADDR[0]), 0, 0 },
	{ "mmVGA_MEM_READ_PAGE_ADDR", REG_MMIO, 0x0001, 0, &mmVGA_MEM_READ_PAGE_ADDR[0], sizeof(mmVGA_MEM_READ_PAGE_ADDR)/sizeof(mmVGA_MEM_READ_PAGE_ADDR[0]), 0, 0 },
	{ "mmCRTC8_IDX", REG_MMIO, 0x002d, 1, &mmCRTC8_IDX[0], sizeof(mmCRTC8_IDX)/sizeof(mmCRTC8_IDX[0]), 0, 0 },
	{ "mmCRTC8_DATA", REG_MMIO, 0x002d, 1, &mmCRTC8_DATA[0], sizeof(mmCRTC8_DATA)/sizeof(mmCRTC8_DATA[0]), 0, 0 },
	{ "mmGENFC_WT", REG_MMIO, 0x002e, 1, &mmGENFC_WT[0], sizeof(mmGENFC_WT)/sizeof(mmGENFC_WT[0]), 0, 0 },
	{ "mmGENS1", REG_MMIO, 0x002e, 1, &mmGENS1[0], sizeof(mmGENS1)/sizeof(mmGENS1[0]), 0, 0 },
	{ "mmATTRDW", REG_MMIO, 0x0030, 1, &mmATTRDW[0], sizeof(mmATTRDW)/sizeof(mmATTRDW[0]), 0, 0 },
	{ "mmATTRX", REG_MMIO, 0x0030, 1, &mmATTRX[0], sizeof(mmATTRX)/sizeof(mmATTRX[0]), 0, 0 },
	{ "mmATTRDR", REG_MMIO, 0x0030, 1, &mmATTRDR[0], sizeof(mmATTRDR)/sizeof(mmATTRDR[0]), 0, 0 },
	{ "mmGENMO_WT", REG_MMIO, 0x0030, 1, &mmGENMO_WT[0], sizeof(mmGENMO_WT)/sizeof(mmGENMO_WT[0]), 0, 0 },
	{ "mmGENS0", REG_MMIO, 0x0030, 1, &mmGENS0[0], sizeof(mmGENS0)/sizeof(mmGENS0[0]), 0, 0 },
	{ "mmGENENB", REG_MMIO, 0x0030, 1, &mmGENENB[0], sizeof(mmGENENB)/sizeof(mmGENENB[0]), 0, 0 },
	{ "mmSEQ8_IDX", REG_MMIO, 0x0031, 1, &mmSEQ8_IDX[0], sizeof(mmSEQ8_IDX)/sizeof(mmSEQ8_IDX[0]), 0, 0 },
	{ "mmSEQ8_DATA", REG_MMIO, 0x0031, 1, &mmSEQ8_DATA[0], sizeof(mmSEQ8_DATA)/sizeof(mmSEQ8_DATA[0]), 0, 0 },
	{ "mmDAC_MASK", REG_MMIO, 0x0031, 1, &mmDAC_MASK[0], sizeof(mmDAC_MASK)/sizeof(mmDAC_MASK[0]), 0, 0 },
	{ "mmDAC_R_INDEX", REG_MMIO, 0x0031, 1, &mmDAC_R_INDEX[0], sizeof(mmDAC_R_INDEX)/sizeof(mmDAC_R_INDEX[0]), 0, 0 },
	{ "mmDAC_W_INDEX", REG_MMIO, 0x0032, 1, &mmDAC_W_INDEX[0], sizeof(mmDAC_W_INDEX)/sizeof(mmDAC_W_INDEX[0]), 0, 0 },
	{ "mmDAC_DATA", REG_MMIO, 0x0032, 1, &mmDAC_DATA[0], sizeof(mmDAC_DATA)/sizeof(mmDAC_DATA[0]), 0, 0 },
	{ "mmGENFC_RD", REG_MMIO, 0x0032, 1, &mmGENFC_RD[0], sizeof(mmGENFC_RD)/sizeof(mmGENFC_RD[0]), 0, 0 },
	{ "mmGENMO_RD", REG_MMIO, 0x0033, 1, &mmGENMO_RD[0], sizeof(mmGENMO_RD)/sizeof(mmGENMO_RD[0]), 0, 0 },
	{ "mmGRPH8_IDX", REG_MMIO, 0x0033, 1, &mmGRPH8_IDX[0], sizeof(mmGRPH8_IDX)/sizeof(mmGRPH8_IDX[0]), 0, 0 },
	{ "mmGRPH8_DATA", REG_MMIO, 0x0033, 1, &mmGRPH8_DATA[0], sizeof(mmGRPH8_DATA)/sizeof(mmGRPH8_DATA[0]), 0, 0 },
	{ "mmCRTC8_IDX_1", REG_MMIO, 0x0035, 1, &mmCRTC8_IDX_1[0], sizeof(mmCRTC8_IDX_1)/sizeof(mmCRTC8_IDX_1[0]), 0, 0 },
	{ "mmCRTC8_DATA_1", REG_MMIO, 0x0035, 1, &mmCRTC8_DATA_1[0], sizeof(mmCRTC8_DATA_1)/sizeof(mmCRTC8_DATA_1[0]), 0, 0 },
	{ "mmGENFC_WT_1", REG_MMIO, 0x0036, 1, &mmGENFC_WT_1[0], sizeof(mmGENFC_WT_1)/sizeof(mmGENFC_WT_1[0]), 0, 0 },
	{ "mmGENS1_1", REG_MMIO, 0x0036, 1, &mmGENS1_1[0], sizeof(mmGENS1_1)/sizeof(mmGENS1_1[0]), 0, 0 },
	{ "mmCORB_WRITE_POINTER", REG_MMIO, 0x0000, 0, &mmCORB_WRITE_POINTER[0], sizeof(mmCORB_WRITE_POINTER)/sizeof(mmCORB_WRITE_POINTER[0]), 0, 0 },
	{ "mmCORB_READ_POINTER", REG_MMIO, 0x0000, 0, &mmCORB_READ_POINTER[0], sizeof(mmCORB_READ_POINTER)/sizeof(mmCORB_READ_POINTER[0]), 0, 0 },
	{ "mmCORB_CONTROL", REG_MMIO, 0x0001, 0, &mmCORB_CONTROL[0], sizeof(mmCORB_CONTROL)/sizeof(mmCORB_CONTROL[0]), 0, 0 },
	{ "mmCORB_STATUS", REG_MMIO, 0x0001, 0, &mmCORB_STATUS[0], sizeof(mmCORB_STATUS)/sizeof(mmCORB_STATUS[0]), 0, 0 },
	{ "mmCORB_SIZE", REG_MMIO, 0x0001, 0, &mmCORB_SIZE[0], sizeof(mmCORB_SIZE)/sizeof(mmCORB_SIZE[0]), 0, 0 },
	{ "mmRIRB_LOWER_BASE_ADDRESS", REG_MMIO, 0x0002, 0, &mmRIRB_LOWER_BASE_ADDRESS[0], sizeof(mmRIRB_LOWER_BASE_ADDRESS)/sizeof(mmRIRB_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmRIRB_UPPER_BASE_ADDRESS", REG_MMIO, 0x0003, 0, &mmRIRB_UPPER_BASE_ADDRESS[0], sizeof(mmRIRB_UPPER_BASE_ADDRESS)/sizeof(mmRIRB_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmRIRB_WRITE_POINTER", REG_MMIO, 0x0004, 0, &mmRIRB_WRITE_POINTER[0], sizeof(mmRIRB_WRITE_POINTER)/sizeof(mmRIRB_WRITE_POINTER[0]), 0, 0 },
	{ "mmRESPONSE_INTERRUPT_COUNT", REG_MMIO, 0x0004, 0, &mmRESPONSE_INTERRUPT_COUNT[0], sizeof(mmRESPONSE_INTERRUPT_COUNT)/sizeof(mmRESPONSE_INTERRUPT_COUNT[0]), 0, 0 },
	{ "mmRIRB_CONTROL", REG_MMIO, 0x0005, 0, &mmRIRB_CONTROL[0], sizeof(mmRIRB_CONTROL)/sizeof(mmRIRB_CONTROL[0]), 0, 0 },
	{ "mmRIRB_STATUS", REG_MMIO, 0x0005, 0, &mmRIRB_STATUS[0], sizeof(mmRIRB_STATUS)/sizeof(mmRIRB_STATUS[0]), 0, 0 },
	{ "mmRIRB_SIZE", REG_MMIO, 0x0005, 0, &mmRIRB_SIZE[0], sizeof(mmRIRB_SIZE)/sizeof(mmRIRB_SIZE[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE", REG_MMIO, 0x0006, 0, &mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE[0], sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE)/sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA", REG_MMIO, 0x0006, 0, &mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0], sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA)/sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX", REG_MMIO, 0x0006, 0, &mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0], sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX)/sizeof(mmIMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmIMMEDIATE_RESPONSE_INPUT_INTERFACE", REG_MMIO, 0x0007, 0, &mmIMMEDIATE_RESPONSE_INPUT_INTERFACE[0], sizeof(mmIMMEDIATE_RESPONSE_INPUT_INTERFACE)/sizeof(mmIMMEDIATE_RESPONSE_INPUT_INTERFACE[0]), 0, 0 },
	{ "mmIMMEDIATE_COMMAND_STATUS", REG_MMIO, 0x0008, 0, &mmIMMEDIATE_COMMAND_STATUS[0], sizeof(mmIMMEDIATE_COMMAND_STATUS)/sizeof(mmIMMEDIATE_COMMAND_STATUS[0]), 0, 0 },
	{ "mmDMA_POSITION_LOWER_BASE_ADDRESS", REG_MMIO, 0x000a, 0, &mmDMA_POSITION_LOWER_BASE_ADDRESS[0], sizeof(mmDMA_POSITION_LOWER_BASE_ADDRESS)/sizeof(mmDMA_POSITION_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmDMA_POSITION_UPPER_BASE_ADDRESS", REG_MMIO, 0x000b, 0, &mmDMA_POSITION_UPPER_BASE_ADDRESS[0], sizeof(mmDMA_POSITION_UPPER_BASE_ADDRESS)/sizeof(mmDMA_POSITION_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmWALL_CLOCK_COUNTER_ALIAS", REG_MMIO, 0x074c, 1, &mmWALL_CLOCK_COUNTER_ALIAS[0], sizeof(mmWALL_CLOCK_COUNTER_ALIAS)/sizeof(mmWALL_CLOCK_COUNTER_ALIAS[0]), 0, 0 },
	{ "mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA", REG_MMIO, 0x0006, 0, &mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0], sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA)/sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX", REG_MMIO, 0x0006, 0, &mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0], sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX)/sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA", REG_MMIO, 0x0006, 0, &mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA[0], sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA)/sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX", REG_MMIO, 0x0006, 0, &mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX[0], sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX)/sizeof(mmAZENDPOINT_IMMEDIATE_COMMAND_INPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA", REG_MMIO, 0x0006, 0, &mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0], sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA)/sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_DATA[0]), 0, 0 },
	{ "mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX", REG_MMIO, 0x0006, 0, &mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0], sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX)/sizeof(mmAZROOT_IMMEDIATE_COMMAND_OUTPUT_INTERFACE_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x000e, 0, &mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x000f, 0, &mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0010, 0, &mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0011, 0, &mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x0012, 0, &mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x0012, 0, &mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x0014, 0, &mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x0015, 0, &mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0761, 1, &mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM0_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x0016, 0, &mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x0017, 0, &mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0018, 0, &mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0019, 0, &mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x001a, 0, &mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x001a, 0, &mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x001c, 0, &mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x001d, 0, &mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0769, 1, &mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM1_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x001e, 0, &mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x001f, 0, &mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0020, 0, &mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0021, 0, &mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x0022, 0, &mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x0022, 0, &mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x0024, 0, &mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x0025, 0, &mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0771, 1, &mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM2_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x0026, 0, &mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x0027, 0, &mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0028, 0, &mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0029, 0, &mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x002a, 0, &mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x002a, 0, &mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x002c, 0, &mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x002d, 0, &mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0779, 1, &mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM3_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x002e, 0, &mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x002f, 0, &mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0030, 0, &mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0031, 0, &mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x0032, 0, &mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x0032, 0, &mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x0034, 0, &mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x0035, 0, &mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0781, 1, &mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM4_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x0036, 0, &mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x0037, 0, &mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0038, 0, &mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0039, 0, &mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x003a, 0, &mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x003a, 0, &mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x003c, 0, &mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x003d, 0, &mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0789, 1, &mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM5_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x003e, 0, &mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x003f, 0, &mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0040, 0, &mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0041, 0, &mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x0042, 0, &mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x0042, 0, &mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x0044, 0, &mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x0045, 0, &mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0791, 1, &mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM6_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS", REG_MMIO, 0x0046, 0, &mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0], sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS)/sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CONTROL_AND_STATUS[0]), 0, 0 },
	{ "mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER", REG_MMIO, 0x0047, 0, &mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0], sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER)/sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER[0]), 0, 0 },
	{ "mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH", REG_MMIO, 0x0048, 0, &mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0], sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH)/sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_CYCLIC_BUFFER_LENGTH[0]), 0, 0 },
	{ "mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX", REG_MMIO, 0x0049, 0, &mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0], sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX)/sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LAST_VALID_INDEX[0]), 0, 0 },
	{ "mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE", REG_MMIO, 0x004a, 0, &mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0], sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE)/sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FIFO_SIZE[0]), 0, 0 },
	{ "mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT", REG_MMIO, 0x004a, 0, &mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0], sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT)/sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_FORMAT[0]), 0, 0 },
	{ "mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS", REG_MMIO, 0x004c, 0, &mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0], sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS)/sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_LOWER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS", REG_MMIO, 0x004d, 0, &mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0], sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS)/sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_BDL_POINTER_UPPER_BASE_ADDRESS[0]), 0, 0 },
	{ "mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS", REG_MMIO, 0x0799, 1, &mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0], sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS)/sizeof(mmAZSTREAM7_1_OUTPUT_STREAM_DESCRIPTOR_LINK_POSITION_IN_CURRENT_BUFFER_ALIAS[0]), 0, 0 },
	{ "mmVGA_VGA_MEM_WRITE_PAGE_ADDR", REG_MMIO, 0x0000, 0, NULL, 0, 0, 0 },
	{ "mmVGA_VGA_MEM_READ_PAGE_ADDR", REG_MMIO, 0x0001, 0, NULL, 0, 0, 0 },
	{ "mmVGA_VGA_MEM_WRITE_PAGE_ADDR", REG_MMIO, 0x0000, 0, NULL, 0, 0, 0 },
	{ "mmVGA_VGA_MEM_READ_PAGE_ADDR", REG_MMIO, 0x0001, 0, NULL, 0, 0, 0 },
	{ "mmVGA_RENDER_CONTROL", REG_MMIO, 0x0000, 1, &mmVGA_RENDER_CONTROL[0], sizeof(mmVGA_RENDER_CONTROL)/sizeof(mmVGA_RENDER_CONTROL[0]), 0, 0 },
	{ "mmVGA_SEQUENCER_RESET_CONTROL", REG_MMIO, 0x0001, 1, &mmVGA_SEQUENCER_RESET_CONTROL[0], sizeof(mmVGA_SEQUENCER_RESET_CONTROL)/sizeof(mmVGA_SEQUENCER_RESET_CONTROL[0]), 0, 0 },
	{ "mmVGA_MODE_CONTROL", REG_MMIO, 0x0002, 1, &mmVGA_MODE_CONTROL[0], sizeof(mmVGA_MODE_CONTROL)/sizeof(mmVGA_MODE_CONTROL[0]), 0, 0 },
	{ "mmVGA_SURFACE_PITCH_SELECT", REG_MMIO, 0x0003, 1, &mmVGA_SURFACE_PITCH_SELECT[0], sizeof(mmVGA_SURFACE_PITCH_SELECT)/sizeof(mmVGA_SURFACE_PITCH_SELECT[0]), 0, 0 },
	{ "mmVGA_MEMORY_BASE_ADDRESS", REG_MMIO, 0x0004, 1, &mmVGA_MEMORY_BASE_ADDRESS[0], sizeof(mmVGA_MEMORY_BASE_ADDRESS)/sizeof(mmVGA_MEMORY_BASE_ADDRESS[0]), 0, 0 },
	{ "mmVGA_DISPBUF1_SURFACE_ADDR", REG_MMIO, 0x0006, 1, &mmVGA_DISPBUF1_SURFACE_ADDR[0], sizeof(mmVGA_DISPBUF1_SURFACE_ADDR)/sizeof(mmVGA_DISPBUF1_SURFACE_ADDR[0]), 0, 0 },
	{ "mmVGA_DISPBUF2_SURFACE_ADDR", REG_MMIO, 0x0008, 1, &mmVGA_DISPBUF2_SURFACE_ADDR[0], sizeof(mmVGA_DISPBUF2_SURFACE_ADDR)/sizeof(mmVGA_DISPBUF2_SURFACE_ADDR[0]), 0, 0 },
	{ "mmVGA_MEMORY_BASE_ADDRESS_HIGH", REG_MMIO, 0x0009, 1, &mmVGA_MEMORY_BASE_ADDRESS_HIGH[0], sizeof(mmVGA_MEMORY_BASE_ADDRESS_HIGH)/sizeof(mmVGA_MEMORY_BASE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmVGA_HDP_CONTROL", REG_MMIO, 0x000a, 1, &mmVGA_HDP_CONTROL[0], sizeof(mmVGA_HDP_CONTROL)/sizeof(mmVGA_HDP_CONTROL[0]), 0, 0 },
	{ "mmVGA_CACHE_CONTROL", REG_MMIO, 0x000b, 1, &mmVGA_CACHE_CONTROL[0], sizeof(mmVGA_CACHE_CONTROL)/sizeof(mmVGA_CACHE_CONTROL[0]), 0, 0 },
	{ "mmD1VGA_CONTROL", REG_MMIO, 0x000c, 1, &mmD1VGA_CONTROL[0], sizeof(mmD1VGA_CONTROL)/sizeof(mmD1VGA_CONTROL[0]), 0, 0 },
	{ "mmD2VGA_CONTROL", REG_MMIO, 0x000e, 1, &mmD2VGA_CONTROL[0], sizeof(mmD2VGA_CONTROL)/sizeof(mmD2VGA_CONTROL[0]), 0, 0 },
	{ "mmVGA_STATUS", REG_MMIO, 0x0010, 1, &mmVGA_STATUS[0], sizeof(mmVGA_STATUS)/sizeof(mmVGA_STATUS[0]), 0, 0 },
	{ "mmVGA_INTERRUPT_CONTROL", REG_MMIO, 0x0011, 1, &mmVGA_INTERRUPT_CONTROL[0], sizeof(mmVGA_INTERRUPT_CONTROL)/sizeof(mmVGA_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmVGA_STATUS_CLEAR", REG_MMIO, 0x0012, 1, &mmVGA_STATUS_CLEAR[0], sizeof(mmVGA_STATUS_CLEAR)/sizeof(mmVGA_STATUS_CLEAR[0]), 0, 0 },
	{ "mmVGA_INTERRUPT_STATUS", REG_MMIO, 0x0013, 1, &mmVGA_INTERRUPT_STATUS[0], sizeof(mmVGA_INTERRUPT_STATUS)/sizeof(mmVGA_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmVGA_MAIN_CONTROL", REG_MMIO, 0x0014, 1, &mmVGA_MAIN_CONTROL[0], sizeof(mmVGA_MAIN_CONTROL)/sizeof(mmVGA_MAIN_CONTROL[0]), 0, 0 },
	{ "mmVGA_TEST_CONTROL", REG_MMIO, 0x0015, 1, &mmVGA_TEST_CONTROL[0], sizeof(mmVGA_TEST_CONTROL)/sizeof(mmVGA_TEST_CONTROL[0]), 0, 0 },
	{ "mmVGA_QOS_CTRL", REG_MMIO, 0x0018, 1, &mmVGA_QOS_CTRL[0], sizeof(mmVGA_QOS_CTRL)/sizeof(mmVGA_QOS_CTRL[0]), 0, 0 },
	{ "mmVGA_CRTC8_IDX", REG_MMIO, 0x002d, 0, NULL, 0, 0, 0 },
	{ "mmVGA_CRTC8_DATA", REG_MMIO, 0x002d, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENFC_WT", REG_MMIO, 0x002e, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENS1", REG_MMIO, 0x002e, 0, NULL, 0, 0, 0 },
	{ "mmVGA_ATTRDW", REG_MMIO, 0x0030, 0, NULL, 0, 0, 0 },
	{ "mmVGA_ATTRX", REG_MMIO, 0x0030, 0, NULL, 0, 0, 0 },
	{ "mmVGA_ATTRDR", REG_MMIO, 0x0030, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENMO_WT", REG_MMIO, 0x0030, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENS0", REG_MMIO, 0x0030, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENENB", REG_MMIO, 0x0030, 0, NULL, 0, 0, 0 },
	{ "mmVGA_SEQ8_IDX", REG_MMIO, 0x0031, 0, NULL, 0, 0, 0 },
	{ "mmVGA_SEQ8_DATA", REG_MMIO, 0x0031, 0, NULL, 0, 0, 0 },
	{ "mmVGA_DAC_MASK", REG_MMIO, 0x0031, 0, NULL, 0, 0, 0 },
	{ "mmVGA_DAC_R_INDEX", REG_MMIO, 0x0031, 0, NULL, 0, 0, 0 },
	{ "mmVGA_DAC_W_INDEX", REG_MMIO, 0x0032, 0, NULL, 0, 0, 0 },
	{ "mmVGA_DAC_DATA", REG_MMIO, 0x0032, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENFC_RD", REG_MMIO, 0x0032, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENMO_RD", REG_MMIO, 0x0033, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GRPH8_IDX", REG_MMIO, 0x0033, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GRPH8_DATA", REG_MMIO, 0x0033, 0, NULL, 0, 0, 0 },
	{ "mmVGA_CRTC8_IDX_1", REG_MMIO, 0x0035, 0, NULL, 0, 0, 0 },
	{ "mmVGA_CRTC8_DATA_1", REG_MMIO, 0x0035, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENFC_WT_1", REG_MMIO, 0x0036, 0, NULL, 0, 0, 0 },
	{ "mmVGA_GENS1_1", REG_MMIO, 0x0036, 0, NULL, 0, 0, 0 },
	{ "mmD3VGA_CONTROL", REG_MMIO, 0x0038, 1, &mmD3VGA_CONTROL[0], sizeof(mmD3VGA_CONTROL)/sizeof(mmD3VGA_CONTROL[0]), 0, 0 },
	{ "mmD4VGA_CONTROL", REG_MMIO, 0x0039, 1, &mmD4VGA_CONTROL[0], sizeof(mmD4VGA_CONTROL)/sizeof(mmD4VGA_CONTROL[0]), 0, 0 },
	{ "mmD5VGA_CONTROL", REG_MMIO, 0x003a, 1, &mmD5VGA_CONTROL[0], sizeof(mmD5VGA_CONTROL)/sizeof(mmD5VGA_CONTROL[0]), 0, 0 },
	{ "mmD6VGA_CONTROL", REG_MMIO, 0x003b, 1, &mmD6VGA_CONTROL[0], sizeof(mmD6VGA_CONTROL)/sizeof(mmD6VGA_CONTROL[0]), 0, 0 },
	{ "mmVGA_SOURCE_SELECT", REG_MMIO, 0x003c, 1, &mmVGA_SOURCE_SELECT[0], sizeof(mmVGA_SOURCE_SELECT)/sizeof(mmVGA_SOURCE_SELECT[0]), 0, 0 },
	{ "mmPHYPLLA_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x0040, 1, &mmPHYPLLA_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLA_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLA_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPHYPLLB_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x0041, 1, &mmPHYPLLB_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLB_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLB_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPHYPLLC_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x0042, 1, &mmPHYPLLC_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLC_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLC_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPHYPLLD_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x0043, 1, &mmPHYPLLD_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLD_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLD_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmDP_DTO_DBUF_EN", REG_MMIO, 0x0044, 1, &mmDP_DTO_DBUF_EN[0], sizeof(mmDP_DTO_DBUF_EN)/sizeof(mmDP_DTO_DBUF_EN[0]), 0, 0 },
	{ "mmDPREFCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x0048, 1, &mmDPREFCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmDPREFCLK_CGTT_BLK_CTRL_REG)/sizeof(mmDPREFCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmREFCLK_CNTL", REG_MMIO, 0x0049, 1, &mmREFCLK_CNTL[0], sizeof(mmREFCLK_CNTL)/sizeof(mmREFCLK_CNTL[0]), 0, 0 },
	{ "mmMIPI_CLK_CNTL", REG_MMIO, 0x004a, 1, &mmMIPI_CLK_CNTL[0], sizeof(mmMIPI_CLK_CNTL)/sizeof(mmMIPI_CLK_CNTL[0]), 0, 0 },
	{ "mmREFCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x004b, 1, &mmREFCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmREFCLK_CGTT_BLK_CTRL_REG)/sizeof(mmREFCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmPHYPLLE_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x004c, 1, &mmPHYPLLE_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLE_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLE_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmDCCG_PERFMON_CNTL2", REG_MMIO, 0x004e, 1, &mmDCCG_PERFMON_CNTL2[0], sizeof(mmDCCG_PERFMON_CNTL2)/sizeof(mmDCCG_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDSICLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x004f, 1, &mmDSICLK_CGTT_BLK_CTRL_REG[0], sizeof(mmDSICLK_CGTT_BLK_CTRL_REG)/sizeof(mmDSICLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmDCCG_CBUS_WRCMD_DELAY", REG_MMIO, 0x0050, 1, &mmDCCG_CBUS_WRCMD_DELAY[0], sizeof(mmDCCG_CBUS_WRCMD_DELAY)/sizeof(mmDCCG_CBUS_WRCMD_DELAY[0]), 0, 0 },
	{ "mmDCCG_DS_DTO_INCR", REG_MMIO, 0x0053, 1, &mmDCCG_DS_DTO_INCR[0], sizeof(mmDCCG_DS_DTO_INCR)/sizeof(mmDCCG_DS_DTO_INCR[0]), 0, 0 },
	{ "mmDCCG_DS_DTO_MODULO", REG_MMIO, 0x0054, 1, &mmDCCG_DS_DTO_MODULO[0], sizeof(mmDCCG_DS_DTO_MODULO)/sizeof(mmDCCG_DS_DTO_MODULO[0]), 0, 0 },
	{ "mmDCCG_DS_CNTL", REG_MMIO, 0x0055, 1, &mmDCCG_DS_CNTL[0], sizeof(mmDCCG_DS_CNTL)/sizeof(mmDCCG_DS_CNTL[0]), 0, 0 },
	{ "mmDCCG_DS_HW_CAL_INTERVAL", REG_MMIO, 0x0056, 1, &mmDCCG_DS_HW_CAL_INTERVAL[0], sizeof(mmDCCG_DS_HW_CAL_INTERVAL)/sizeof(mmDCCG_DS_HW_CAL_INTERVAL[0]), 0, 0 },
	{ "mmSYMCLKG_CLOCK_ENABLE", REG_MMIO, 0x0057, 1, &mmSYMCLKG_CLOCK_ENABLE[0], sizeof(mmSYMCLKG_CLOCK_ENABLE)/sizeof(mmSYMCLKG_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDPREFCLK_CNTL", REG_MMIO, 0x0058, 1, &mmDPREFCLK_CNTL[0], sizeof(mmDPREFCLK_CNTL)/sizeof(mmDPREFCLK_CNTL[0]), 0, 0 },
	{ "mmAOMCLK0_CNTL", REG_MMIO, 0x0059, 1, &mmAOMCLK0_CNTL[0], sizeof(mmAOMCLK0_CNTL)/sizeof(mmAOMCLK0_CNTL[0]), 0, 0 },
	{ "mmAOMCLK1_CNTL", REG_MMIO, 0x005a, 1, &mmAOMCLK1_CNTL[0], sizeof(mmAOMCLK1_CNTL)/sizeof(mmAOMCLK1_CNTL[0]), 0, 0 },
	{ "mmAOMCLK2_CNTL", REG_MMIO, 0x005b, 1, &mmAOMCLK2_CNTL[0], sizeof(mmAOMCLK2_CNTL)/sizeof(mmAOMCLK2_CNTL[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO2_PHASE", REG_MMIO, 0x005c, 1, &mmDCCG_AUDIO_DTO2_PHASE[0], sizeof(mmDCCG_AUDIO_DTO2_PHASE)/sizeof(mmDCCG_AUDIO_DTO2_PHASE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO2_MODULO", REG_MMIO, 0x005d, 1, &mmDCCG_AUDIO_DTO2_MODULO[0], sizeof(mmDCCG_AUDIO_DTO2_MODULO)/sizeof(mmDCCG_AUDIO_DTO2_MODULO[0]), 0, 0 },
	{ "mmDCE_VERSION", REG_MMIO, 0x005e, 1, &mmDCE_VERSION[0], sizeof(mmDCE_VERSION)/sizeof(mmDCE_VERSION[0]), 0, 0 },
	{ "mmPHYPLLG_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x005f, 1, &mmPHYPLLG_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLG_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLG_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmDCCG_GTC_CNTL", REG_MMIO, 0x0060, 1, &mmDCCG_GTC_CNTL[0], sizeof(mmDCCG_GTC_CNTL)/sizeof(mmDCCG_GTC_CNTL[0]), 0, 0 },
	{ "mmDCCG_GTC_DTO_INCR", REG_MMIO, 0x0061, 1, &mmDCCG_GTC_DTO_INCR[0], sizeof(mmDCCG_GTC_DTO_INCR)/sizeof(mmDCCG_GTC_DTO_INCR[0]), 0, 0 },
	{ "mmDCCG_GTC_DTO_MODULO", REG_MMIO, 0x0062, 1, &mmDCCG_GTC_DTO_MODULO[0], sizeof(mmDCCG_GTC_DTO_MODULO)/sizeof(mmDCCG_GTC_DTO_MODULO[0]), 0, 0 },
	{ "mmDCCG_GTC_CURRENT", REG_MMIO, 0x0063, 1, &mmDCCG_GTC_CURRENT[0], sizeof(mmDCCG_GTC_CURRENT)/sizeof(mmDCCG_GTC_CURRENT[0]), 0, 0 },
	{ "mmMIPI_DTO_CNTL", REG_MMIO, 0x0065, 1, &mmMIPI_DTO_CNTL[0], sizeof(mmMIPI_DTO_CNTL)/sizeof(mmMIPI_DTO_CNTL[0]), 0, 0 },
	{ "mmMIPI_DTO_PHASE", REG_MMIO, 0x0066, 1, &mmMIPI_DTO_PHASE[0], sizeof(mmMIPI_DTO_PHASE)/sizeof(mmMIPI_DTO_PHASE[0]), 0, 0 },
	{ "mmMIPI_DTO_MODULO", REG_MMIO, 0x0067, 1, &mmMIPI_DTO_MODULO[0], sizeof(mmMIPI_DTO_MODULO)/sizeof(mmMIPI_DTO_MODULO[0]), 0, 0 },
	{ "mmDAC_CLK_ENABLE", REG_MMIO, 0x0068, 1, &mmDAC_CLK_ENABLE[0], sizeof(mmDAC_CLK_ENABLE)/sizeof(mmDAC_CLK_ENABLE[0]), 0, 0 },
	{ "mmDVO_CLK_ENABLE", REG_MMIO, 0x0069, 1, &mmDVO_CLK_ENABLE[0], sizeof(mmDVO_CLK_ENABLE)/sizeof(mmDVO_CLK_ENABLE[0]), 0, 0 },
	{ "mmAVSYNC_COUNTER_WRITE", REG_MMIO, 0x006a, 1, &mmAVSYNC_COUNTER_WRITE[0], sizeof(mmAVSYNC_COUNTER_WRITE)/sizeof(mmAVSYNC_COUNTER_WRITE[0]), 0, 0 },
	{ "mmAVSYNC_COUNTER_CONTROL", REG_MMIO, 0x006b, 1, &mmAVSYNC_COUNTER_CONTROL[0], sizeof(mmAVSYNC_COUNTER_CONTROL)/sizeof(mmAVSYNC_COUNTER_CONTROL[0]), 0, 0 },
	{ "mmAVSYNC_COUNTER_READ", REG_MMIO, 0x006f, 1, &mmAVSYNC_COUNTER_READ[0], sizeof(mmAVSYNC_COUNTER_READ)/sizeof(mmAVSYNC_COUNTER_READ[0]), 0, 0 },
	{ "mmMILLISECOND_TIME_BASE_DIV", REG_MMIO, 0x0070, 1, &mmMILLISECOND_TIME_BASE_DIV[0], sizeof(mmMILLISECOND_TIME_BASE_DIV)/sizeof(mmMILLISECOND_TIME_BASE_DIV[0]), 0, 0 },
	{ "mmDISPCLK_FREQ_CHANGE_CNTL", REG_MMIO, 0x0071, 1, &mmDISPCLK_FREQ_CHANGE_CNTL[0], sizeof(mmDISPCLK_FREQ_CHANGE_CNTL)/sizeof(mmDISPCLK_FREQ_CHANGE_CNTL[0]), 0, 0 },
	{ "mmDC_MEM_GLOBAL_PWR_REQ_CNTL", REG_MMIO, 0x0072, 1, &mmDC_MEM_GLOBAL_PWR_REQ_CNTL[0], sizeof(mmDC_MEM_GLOBAL_PWR_REQ_CNTL)/sizeof(mmDC_MEM_GLOBAL_PWR_REQ_CNTL[0]), 0, 0 },
	{ "mmDCCG_PERFMON_CNTL", REG_MMIO, 0x0073, 1, &mmDCCG_PERFMON_CNTL[0], sizeof(mmDCCG_PERFMON_CNTL)/sizeof(mmDCCG_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDCCG_GATE_DISABLE_CNTL", REG_MMIO, 0x0074, 1, &mmDCCG_GATE_DISABLE_CNTL[0], sizeof(mmDCCG_GATE_DISABLE_CNTL)/sizeof(mmDCCG_GATE_DISABLE_CNTL[0]), 0, 0 },
	{ "mmDISPCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x0075, 1, &mmDISPCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmDISPCLK_CGTT_BLK_CTRL_REG)/sizeof(mmDISPCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmSOCCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x0076, 1, &mmSOCCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmSOCCLK_CGTT_BLK_CTRL_REG)/sizeof(mmSOCCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmDCCG_CAC_STATUS", REG_MMIO, 0x0077, 1, &mmDCCG_CAC_STATUS[0], sizeof(mmDCCG_CAC_STATUS)/sizeof(mmDCCG_CAC_STATUS[0]), 0, 0 },
	{ "mmPIXCLK1_RESYNC_CNTL", REG_MMIO, 0x0078, 1, &mmPIXCLK1_RESYNC_CNTL[0], sizeof(mmPIXCLK1_RESYNC_CNTL)/sizeof(mmPIXCLK1_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPIXCLK2_RESYNC_CNTL", REG_MMIO, 0x0079, 1, &mmPIXCLK2_RESYNC_CNTL[0], sizeof(mmPIXCLK2_RESYNC_CNTL)/sizeof(mmPIXCLK2_RESYNC_CNTL[0]), 0, 0 },
	{ "mmPIXCLK0_RESYNC_CNTL", REG_MMIO, 0x007a, 1, &mmPIXCLK0_RESYNC_CNTL[0], sizeof(mmPIXCLK0_RESYNC_CNTL)/sizeof(mmPIXCLK0_RESYNC_CNTL[0]), 0, 0 },
	{ "mmMICROSECOND_TIME_BASE_DIV", REG_MMIO, 0x007b, 1, &mmMICROSECOND_TIME_BASE_DIV[0], sizeof(mmMICROSECOND_TIME_BASE_DIV)/sizeof(mmMICROSECOND_TIME_BASE_DIV[0]), 0, 0 },
	{ "mmDCCG_GATE_DISABLE_CNTL2", REG_MMIO, 0x007c, 1, &mmDCCG_GATE_DISABLE_CNTL2[0], sizeof(mmDCCG_GATE_DISABLE_CNTL2)/sizeof(mmDCCG_GATE_DISABLE_CNTL2[0]), 0, 0 },
	{ "mmSYMCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x007d, 1, &mmSYMCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmSYMCLK_CGTT_BLK_CTRL_REG)/sizeof(mmSYMCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmPHYPLLF_PIXCLK_RESYNC_CNTL", REG_MMIO, 0x007e, 1, &mmPHYPLLF_PIXCLK_RESYNC_CNTL[0], sizeof(mmPHYPLLF_PIXCLK_RESYNC_CNTL)/sizeof(mmPHYPLLF_PIXCLK_RESYNC_CNTL[0]), 0, 0 },
	{ "mmDCCG_DISP_CNTL_REG", REG_MMIO, 0x007f, 1, &mmDCCG_DISP_CNTL_REG[0], sizeof(mmDCCG_DISP_CNTL_REG)/sizeof(mmDCCG_DISP_CNTL_REG[0]), 0, 0 },
	{ "mmOTG0_PIXEL_RATE_CNTL", REG_MMIO, 0x0080, 1, &mmOTG0_PIXEL_RATE_CNTL[0], sizeof(mmOTG0_PIXEL_RATE_CNTL)/sizeof(mmOTG0_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO0_PHASE", REG_MMIO, 0x0081, 1, &mmDP_DTO0_PHASE[0], sizeof(mmDP_DTO0_PHASE)/sizeof(mmDP_DTO0_PHASE[0]), 0, 0 },
	{ "mmDP_DTO0_MODULO", REG_MMIO, 0x0082, 1, &mmDP_DTO0_MODULO[0], sizeof(mmDP_DTO0_MODULO)/sizeof(mmDP_DTO0_MODULO[0]), 0, 0 },
	{ "mmOTG0_PHYPLL_PIXEL_RATE_CNTL", REG_MMIO, 0x0083, 1, &mmOTG0_PHYPLL_PIXEL_RATE_CNTL[0], sizeof(mmOTG0_PHYPLL_PIXEL_RATE_CNTL)/sizeof(mmOTG0_PHYPLL_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmOTG1_PIXEL_RATE_CNTL", REG_MMIO, 0x0084, 1, &mmOTG1_PIXEL_RATE_CNTL[0], sizeof(mmOTG1_PIXEL_RATE_CNTL)/sizeof(mmOTG1_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO1_PHASE", REG_MMIO, 0x0085, 1, &mmDP_DTO1_PHASE[0], sizeof(mmDP_DTO1_PHASE)/sizeof(mmDP_DTO1_PHASE[0]), 0, 0 },
	{ "mmDP_DTO1_MODULO", REG_MMIO, 0x0086, 1, &mmDP_DTO1_MODULO[0], sizeof(mmDP_DTO1_MODULO)/sizeof(mmDP_DTO1_MODULO[0]), 0, 0 },
	{ "mmOTG1_PHYPLL_PIXEL_RATE_CNTL", REG_MMIO, 0x0087, 1, &mmOTG1_PHYPLL_PIXEL_RATE_CNTL[0], sizeof(mmOTG1_PHYPLL_PIXEL_RATE_CNTL)/sizeof(mmOTG1_PHYPLL_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmOTG2_PIXEL_RATE_CNTL", REG_MMIO, 0x0088, 1, &mmOTG2_PIXEL_RATE_CNTL[0], sizeof(mmOTG2_PIXEL_RATE_CNTL)/sizeof(mmOTG2_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO2_PHASE", REG_MMIO, 0x0089, 1, &mmDP_DTO2_PHASE[0], sizeof(mmDP_DTO2_PHASE)/sizeof(mmDP_DTO2_PHASE[0]), 0, 0 },
	{ "mmDP_DTO2_MODULO", REG_MMIO, 0x008a, 1, &mmDP_DTO2_MODULO[0], sizeof(mmDP_DTO2_MODULO)/sizeof(mmDP_DTO2_MODULO[0]), 0, 0 },
	{ "mmOTG2_PHYPLL_PIXEL_RATE_CNTL", REG_MMIO, 0x008b, 1, &mmOTG2_PHYPLL_PIXEL_RATE_CNTL[0], sizeof(mmOTG2_PHYPLL_PIXEL_RATE_CNTL)/sizeof(mmOTG2_PHYPLL_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmOTG3_PIXEL_RATE_CNTL", REG_MMIO, 0x008c, 1, &mmOTG3_PIXEL_RATE_CNTL[0], sizeof(mmOTG3_PIXEL_RATE_CNTL)/sizeof(mmOTG3_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO3_PHASE", REG_MMIO, 0x008d, 1, &mmDP_DTO3_PHASE[0], sizeof(mmDP_DTO3_PHASE)/sizeof(mmDP_DTO3_PHASE[0]), 0, 0 },
	{ "mmDP_DTO3_MODULO", REG_MMIO, 0x008e, 1, &mmDP_DTO3_MODULO[0], sizeof(mmDP_DTO3_MODULO)/sizeof(mmDP_DTO3_MODULO[0]), 0, 0 },
	{ "mmOTG3_PHYPLL_PIXEL_RATE_CNTL", REG_MMIO, 0x008f, 1, &mmOTG3_PHYPLL_PIXEL_RATE_CNTL[0], sizeof(mmOTG3_PHYPLL_PIXEL_RATE_CNTL)/sizeof(mmOTG3_PHYPLL_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmOTG4_PIXEL_RATE_CNTL", REG_MMIO, 0x0090, 1, &mmOTG4_PIXEL_RATE_CNTL[0], sizeof(mmOTG4_PIXEL_RATE_CNTL)/sizeof(mmOTG4_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO4_PHASE", REG_MMIO, 0x0091, 1, &mmDP_DTO4_PHASE[0], sizeof(mmDP_DTO4_PHASE)/sizeof(mmDP_DTO4_PHASE[0]), 0, 0 },
	{ "mmDP_DTO4_MODULO", REG_MMIO, 0x0092, 1, &mmDP_DTO4_MODULO[0], sizeof(mmDP_DTO4_MODULO)/sizeof(mmDP_DTO4_MODULO[0]), 0, 0 },
	{ "mmOTG4_PHYPLL_PIXEL_RATE_CNTL", REG_MMIO, 0x0093, 1, &mmOTG4_PHYPLL_PIXEL_RATE_CNTL[0], sizeof(mmOTG4_PHYPLL_PIXEL_RATE_CNTL)/sizeof(mmOTG4_PHYPLL_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmOTG5_PIXEL_RATE_CNTL", REG_MMIO, 0x0094, 1, &mmOTG5_PIXEL_RATE_CNTL[0], sizeof(mmOTG5_PIXEL_RATE_CNTL)/sizeof(mmOTG5_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDP_DTO5_PHASE", REG_MMIO, 0x0095, 1, &mmDP_DTO5_PHASE[0], sizeof(mmDP_DTO5_PHASE)/sizeof(mmDP_DTO5_PHASE[0]), 0, 0 },
	{ "mmDP_DTO5_MODULO", REG_MMIO, 0x0096, 1, &mmDP_DTO5_MODULO[0], sizeof(mmDP_DTO5_MODULO)/sizeof(mmDP_DTO5_MODULO[0]), 0, 0 },
	{ "mmOTG5_PHYPLL_PIXEL_RATE_CNTL", REG_MMIO, 0x0097, 1, &mmOTG5_PHYPLL_PIXEL_RATE_CNTL[0], sizeof(mmOTG5_PHYPLL_PIXEL_RATE_CNTL)/sizeof(mmOTG5_PHYPLL_PIXEL_RATE_CNTL[0]), 0, 0 },
	{ "mmDPPCLK_CGTT_BLK_CTRL_REG", REG_MMIO, 0x0098, 1, &mmDPPCLK_CGTT_BLK_CTRL_REG[0], sizeof(mmDPPCLK_CGTT_BLK_CTRL_REG)/sizeof(mmDPPCLK_CGTT_BLK_CTRL_REG[0]), 0, 0 },
	{ "mmSYMCLKA_CLOCK_ENABLE", REG_MMIO, 0x00a0, 1, &mmSYMCLKA_CLOCK_ENABLE[0], sizeof(mmSYMCLKA_CLOCK_ENABLE)/sizeof(mmSYMCLKA_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKB_CLOCK_ENABLE", REG_MMIO, 0x00a1, 1, &mmSYMCLKB_CLOCK_ENABLE[0], sizeof(mmSYMCLKB_CLOCK_ENABLE)/sizeof(mmSYMCLKB_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKC_CLOCK_ENABLE", REG_MMIO, 0x00a2, 1, &mmSYMCLKC_CLOCK_ENABLE[0], sizeof(mmSYMCLKC_CLOCK_ENABLE)/sizeof(mmSYMCLKC_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKD_CLOCK_ENABLE", REG_MMIO, 0x00a3, 1, &mmSYMCLKD_CLOCK_ENABLE[0], sizeof(mmSYMCLKD_CLOCK_ENABLE)/sizeof(mmSYMCLKD_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKE_CLOCK_ENABLE", REG_MMIO, 0x00a4, 1, &mmSYMCLKE_CLOCK_ENABLE[0], sizeof(mmSYMCLKE_CLOCK_ENABLE)/sizeof(mmSYMCLKE_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmSYMCLKF_CLOCK_ENABLE", REG_MMIO, 0x00a5, 1, &mmSYMCLKF_CLOCK_ENABLE[0], sizeof(mmSYMCLKF_CLOCK_ENABLE)/sizeof(mmSYMCLKF_CLOCK_ENABLE[0]), 0, 0 },
	{ "mmDCCG_SOFT_RESET", REG_MMIO, 0x00a6, 1, &mmDCCG_SOFT_RESET[0], sizeof(mmDCCG_SOFT_RESET)/sizeof(mmDCCG_SOFT_RESET[0]), 0, 0 },
	{ "mmDVOACLKD_CNTL", REG_MMIO, 0x00a8, 1, &mmDVOACLKD_CNTL[0], sizeof(mmDVOACLKD_CNTL)/sizeof(mmDVOACLKD_CNTL[0]), 0, 0 },
	{ "mmDVOACLKC_MVP_CNTL", REG_MMIO, 0x00a9, 1, &mmDVOACLKC_MVP_CNTL[0], sizeof(mmDVOACLKC_MVP_CNTL)/sizeof(mmDVOACLKC_MVP_CNTL[0]), 0, 0 },
	{ "mmDVOACLKC_CNTL", REG_MMIO, 0x00aa, 1, &mmDVOACLKC_CNTL[0], sizeof(mmDVOACLKC_CNTL)/sizeof(mmDVOACLKC_CNTL[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO_SOURCE", REG_MMIO, 0x00ab, 1, &mmDCCG_AUDIO_DTO_SOURCE[0], sizeof(mmDCCG_AUDIO_DTO_SOURCE)/sizeof(mmDCCG_AUDIO_DTO_SOURCE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO0_PHASE", REG_MMIO, 0x00ac, 1, &mmDCCG_AUDIO_DTO0_PHASE[0], sizeof(mmDCCG_AUDIO_DTO0_PHASE)/sizeof(mmDCCG_AUDIO_DTO0_PHASE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO0_MODULE", REG_MMIO, 0x00ad, 1, &mmDCCG_AUDIO_DTO0_MODULE[0], sizeof(mmDCCG_AUDIO_DTO0_MODULE)/sizeof(mmDCCG_AUDIO_DTO0_MODULE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO1_PHASE", REG_MMIO, 0x00ae, 1, &mmDCCG_AUDIO_DTO1_PHASE[0], sizeof(mmDCCG_AUDIO_DTO1_PHASE)/sizeof(mmDCCG_AUDIO_DTO1_PHASE[0]), 0, 0 },
	{ "mmDCCG_AUDIO_DTO1_MODULE", REG_MMIO, 0x00af, 1, &mmDCCG_AUDIO_DTO1_MODULE[0], sizeof(mmDCCG_AUDIO_DTO1_MODULE)/sizeof(mmDCCG_AUDIO_DTO1_MODULE[0]), 0, 0 },
	{ "mmDCCG_VSYNC_OTG0_LATCH_VALUE", REG_MMIO, 0x00b0, 1, &mmDCCG_VSYNC_OTG0_LATCH_VALUE[0], sizeof(mmDCCG_VSYNC_OTG0_LATCH_VALUE)/sizeof(mmDCCG_VSYNC_OTG0_LATCH_VALUE[0]), 0, 0 },
	{ "mmDCCG_VSYNC_OTG1_LATCH_VALUE", REG_MMIO, 0x00b1, 1, &mmDCCG_VSYNC_OTG1_LATCH_VALUE[0], sizeof(mmDCCG_VSYNC_OTG1_LATCH_VALUE)/sizeof(mmDCCG_VSYNC_OTG1_LATCH_VALUE[0]), 0, 0 },
	{ "mmDCCG_VSYNC_OTG2_LATCH_VALUE", REG_MMIO, 0x00b2, 1, &mmDCCG_VSYNC_OTG2_LATCH_VALUE[0], sizeof(mmDCCG_VSYNC_OTG2_LATCH_VALUE)/sizeof(mmDCCG_VSYNC_OTG2_LATCH_VALUE[0]), 0, 0 },
	{ "mmDCCG_VSYNC_OTG3_LATCH_VALUE", REG_MMIO, 0x00b3, 1, &mmDCCG_VSYNC_OTG3_LATCH_VALUE[0], sizeof(mmDCCG_VSYNC_OTG3_LATCH_VALUE)/sizeof(mmDCCG_VSYNC_OTG3_LATCH_VALUE[0]), 0, 0 },
	{ "mmDCCG_VSYNC_OTG4_LATCH_VALUE", REG_MMIO, 0x00b4, 1, &mmDCCG_VSYNC_OTG4_LATCH_VALUE[0], sizeof(mmDCCG_VSYNC_OTG4_LATCH_VALUE)/sizeof(mmDCCG_VSYNC_OTG4_LATCH_VALUE[0]), 0, 0 },
	{ "mmDCCG_VSYNC_OTG5_LATCH_VALUE", REG_MMIO, 0x00b5, 1, &mmDCCG_VSYNC_OTG5_LATCH_VALUE[0], sizeof(mmDCCG_VSYNC_OTG5_LATCH_VALUE)/sizeof(mmDCCG_VSYNC_OTG5_LATCH_VALUE[0]), 0, 0 },
	{ "mmDCCG_VSYNC_CNT_CTRL", REG_MMIO, 0x00b8, 1, &mmDCCG_VSYNC_CNT_CTRL[0], sizeof(mmDCCG_VSYNC_CNT_CTRL)/sizeof(mmDCCG_VSYNC_CNT_CTRL[0]), 0, 0 },
	{ "mmDCCG_VSYNC_CNT_INT_CTRL", REG_MMIO, 0x00b9, 1, &mmDCCG_VSYNC_CNT_INT_CTRL[0], sizeof(mmDCCG_VSYNC_CNT_INT_CTRL)/sizeof(mmDCCG_VSYNC_CNT_INT_CTRL[0]), 0, 0 },
	{ "mmDCCG_TEST_CLK_SEL", REG_MMIO, 0x00be, 1, &mmDCCG_TEST_CLK_SEL[0], sizeof(mmDCCG_TEST_CLK_SEL)/sizeof(mmDCCG_TEST_CLK_SEL[0]), 0, 0 },
	{ "mmDENTIST_DISPCLK_CNTL", REG_MMIO, 0x0064, 1, &mmDENTIST_DISPCLK_CNTL[0], sizeof(mmDENTIST_DISPCLK_CNTL)/sizeof(mmDENTIST_DISPCLK_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFCOUNTER_CNTL", REG_MMIO, 0x0000, 2, &mmDC_PERFMON0_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON0_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON0_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFCOUNTER_CNTL2", REG_MMIO, 0x0001, 2, &mmDC_PERFMON0_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON0_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON0_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFCOUNTER_STATE", REG_MMIO, 0x0002, 2, &mmDC_PERFMON0_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON0_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON0_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CNTL", REG_MMIO, 0x0003, 2, &mmDC_PERFMON0_PERFMON_CNTL[0], sizeof(mmDC_PERFMON0_PERFMON_CNTL)/sizeof(mmDC_PERFMON0_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CNTL2", REG_MMIO, 0x0004, 2, &mmDC_PERFMON0_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON0_PERFMON_CNTL2)/sizeof(mmDC_PERFMON0_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0005, 2, &mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON0_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_CVALUE_LOW", REG_MMIO, 0x0006, 2, &mmDC_PERFMON0_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON0_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON0_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_HI", REG_MMIO, 0x0007, 2, &mmDC_PERFMON0_PERFMON_HI[0], sizeof(mmDC_PERFMON0_PERFMON_HI)/sizeof(mmDC_PERFMON0_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON0_PERFMON_LOW", REG_MMIO, 0x0008, 2, &mmDC_PERFMON0_PERFMON_LOW[0], sizeof(mmDC_PERFMON0_PERFMON_LOW)/sizeof(mmDC_PERFMON0_PERFMON_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFCOUNTER_CNTL", REG_MMIO, 0x000c, 2, &mmDC_PERFMON1_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON1_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON1_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFCOUNTER_CNTL2", REG_MMIO, 0x000d, 2, &mmDC_PERFMON1_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON1_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON1_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFCOUNTER_STATE", REG_MMIO, 0x000e, 2, &mmDC_PERFMON1_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON1_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON1_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CNTL", REG_MMIO, 0x000f, 2, &mmDC_PERFMON1_PERFMON_CNTL[0], sizeof(mmDC_PERFMON1_PERFMON_CNTL)/sizeof(mmDC_PERFMON1_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CNTL2", REG_MMIO, 0x0010, 2, &mmDC_PERFMON1_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON1_PERFMON_CNTL2)/sizeof(mmDC_PERFMON1_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0011, 2, &mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON1_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_CVALUE_LOW", REG_MMIO, 0x0012, 2, &mmDC_PERFMON1_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON1_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON1_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_HI", REG_MMIO, 0x0013, 2, &mmDC_PERFMON1_PERFMON_HI[0], sizeof(mmDC_PERFMON1_PERFMON_HI)/sizeof(mmDC_PERFMON1_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON1_PERFMON_LOW", REG_MMIO, 0x0014, 2, &mmDC_PERFMON1_PERFMON_LOW[0], sizeof(mmDC_PERFMON1_PERFMON_LOW)/sizeof(mmDC_PERFMON1_PERFMON_LOW[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED0", REG_MMIO, 0x0018, 2, &mmPLL_MACRO_CNTL_RESERVED0[0], sizeof(mmPLL_MACRO_CNTL_RESERVED0)/sizeof(mmPLL_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED1", REG_MMIO, 0x0019, 2, &mmPLL_MACRO_CNTL_RESERVED1[0], sizeof(mmPLL_MACRO_CNTL_RESERVED1)/sizeof(mmPLL_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED2", REG_MMIO, 0x001a, 2, &mmPLL_MACRO_CNTL_RESERVED2[0], sizeof(mmPLL_MACRO_CNTL_RESERVED2)/sizeof(mmPLL_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED3", REG_MMIO, 0x001b, 2, &mmPLL_MACRO_CNTL_RESERVED3[0], sizeof(mmPLL_MACRO_CNTL_RESERVED3)/sizeof(mmPLL_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED4", REG_MMIO, 0x001c, 2, &mmPLL_MACRO_CNTL_RESERVED4[0], sizeof(mmPLL_MACRO_CNTL_RESERVED4)/sizeof(mmPLL_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED5", REG_MMIO, 0x001d, 2, &mmPLL_MACRO_CNTL_RESERVED5[0], sizeof(mmPLL_MACRO_CNTL_RESERVED5)/sizeof(mmPLL_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED6", REG_MMIO, 0x001e, 2, &mmPLL_MACRO_CNTL_RESERVED6[0], sizeof(mmPLL_MACRO_CNTL_RESERVED6)/sizeof(mmPLL_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED7", REG_MMIO, 0x001f, 2, &mmPLL_MACRO_CNTL_RESERVED7[0], sizeof(mmPLL_MACRO_CNTL_RESERVED7)/sizeof(mmPLL_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED8", REG_MMIO, 0x0020, 2, &mmPLL_MACRO_CNTL_RESERVED8[0], sizeof(mmPLL_MACRO_CNTL_RESERVED8)/sizeof(mmPLL_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED9", REG_MMIO, 0x0021, 2, &mmPLL_MACRO_CNTL_RESERVED9[0], sizeof(mmPLL_MACRO_CNTL_RESERVED9)/sizeof(mmPLL_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED10", REG_MMIO, 0x0022, 2, &mmPLL_MACRO_CNTL_RESERVED10[0], sizeof(mmPLL_MACRO_CNTL_RESERVED10)/sizeof(mmPLL_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED11", REG_MMIO, 0x0023, 2, &mmPLL_MACRO_CNTL_RESERVED11[0], sizeof(mmPLL_MACRO_CNTL_RESERVED11)/sizeof(mmPLL_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED12", REG_MMIO, 0x0024, 2, &mmPLL_MACRO_CNTL_RESERVED12[0], sizeof(mmPLL_MACRO_CNTL_RESERVED12)/sizeof(mmPLL_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED13", REG_MMIO, 0x0025, 2, &mmPLL_MACRO_CNTL_RESERVED13[0], sizeof(mmPLL_MACRO_CNTL_RESERVED13)/sizeof(mmPLL_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED14", REG_MMIO, 0x0026, 2, &mmPLL_MACRO_CNTL_RESERVED14[0], sizeof(mmPLL_MACRO_CNTL_RESERVED14)/sizeof(mmPLL_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED15", REG_MMIO, 0x0027, 2, &mmPLL_MACRO_CNTL_RESERVED15[0], sizeof(mmPLL_MACRO_CNTL_RESERVED15)/sizeof(mmPLL_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED16", REG_MMIO, 0x0028, 2, &mmPLL_MACRO_CNTL_RESERVED16[0], sizeof(mmPLL_MACRO_CNTL_RESERVED16)/sizeof(mmPLL_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED17", REG_MMIO, 0x0029, 2, &mmPLL_MACRO_CNTL_RESERVED17[0], sizeof(mmPLL_MACRO_CNTL_RESERVED17)/sizeof(mmPLL_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED18", REG_MMIO, 0x002a, 2, &mmPLL_MACRO_CNTL_RESERVED18[0], sizeof(mmPLL_MACRO_CNTL_RESERVED18)/sizeof(mmPLL_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED19", REG_MMIO, 0x002b, 2, &mmPLL_MACRO_CNTL_RESERVED19[0], sizeof(mmPLL_MACRO_CNTL_RESERVED19)/sizeof(mmPLL_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED20", REG_MMIO, 0x002c, 2, &mmPLL_MACRO_CNTL_RESERVED20[0], sizeof(mmPLL_MACRO_CNTL_RESERVED20)/sizeof(mmPLL_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED21", REG_MMIO, 0x002d, 2, &mmPLL_MACRO_CNTL_RESERVED21[0], sizeof(mmPLL_MACRO_CNTL_RESERVED21)/sizeof(mmPLL_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED22", REG_MMIO, 0x002e, 2, &mmPLL_MACRO_CNTL_RESERVED22[0], sizeof(mmPLL_MACRO_CNTL_RESERVED22)/sizeof(mmPLL_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED23", REG_MMIO, 0x002f, 2, &mmPLL_MACRO_CNTL_RESERVED23[0], sizeof(mmPLL_MACRO_CNTL_RESERVED23)/sizeof(mmPLL_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED24", REG_MMIO, 0x0030, 2, &mmPLL_MACRO_CNTL_RESERVED24[0], sizeof(mmPLL_MACRO_CNTL_RESERVED24)/sizeof(mmPLL_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED25", REG_MMIO, 0x0031, 2, &mmPLL_MACRO_CNTL_RESERVED25[0], sizeof(mmPLL_MACRO_CNTL_RESERVED25)/sizeof(mmPLL_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED26", REG_MMIO, 0x0032, 2, &mmPLL_MACRO_CNTL_RESERVED26[0], sizeof(mmPLL_MACRO_CNTL_RESERVED26)/sizeof(mmPLL_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED27", REG_MMIO, 0x0033, 2, &mmPLL_MACRO_CNTL_RESERVED27[0], sizeof(mmPLL_MACRO_CNTL_RESERVED27)/sizeof(mmPLL_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED28", REG_MMIO, 0x0034, 2, &mmPLL_MACRO_CNTL_RESERVED28[0], sizeof(mmPLL_MACRO_CNTL_RESERVED28)/sizeof(mmPLL_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED29", REG_MMIO, 0x0035, 2, &mmPLL_MACRO_CNTL_RESERVED29[0], sizeof(mmPLL_MACRO_CNTL_RESERVED29)/sizeof(mmPLL_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED30", REG_MMIO, 0x0036, 2, &mmPLL_MACRO_CNTL_RESERVED30[0], sizeof(mmPLL_MACRO_CNTL_RESERVED30)/sizeof(mmPLL_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED31", REG_MMIO, 0x0037, 2, &mmPLL_MACRO_CNTL_RESERVED31[0], sizeof(mmPLL_MACRO_CNTL_RESERVED31)/sizeof(mmPLL_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED32", REG_MMIO, 0x0038, 2, &mmPLL_MACRO_CNTL_RESERVED32[0], sizeof(mmPLL_MACRO_CNTL_RESERVED32)/sizeof(mmPLL_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED33", REG_MMIO, 0x0039, 2, &mmPLL_MACRO_CNTL_RESERVED33[0], sizeof(mmPLL_MACRO_CNTL_RESERVED33)/sizeof(mmPLL_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED34", REG_MMIO, 0x003a, 2, &mmPLL_MACRO_CNTL_RESERVED34[0], sizeof(mmPLL_MACRO_CNTL_RESERVED34)/sizeof(mmPLL_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED35", REG_MMIO, 0x003b, 2, &mmPLL_MACRO_CNTL_RESERVED35[0], sizeof(mmPLL_MACRO_CNTL_RESERVED35)/sizeof(mmPLL_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED36", REG_MMIO, 0x003c, 2, &mmPLL_MACRO_CNTL_RESERVED36[0], sizeof(mmPLL_MACRO_CNTL_RESERVED36)/sizeof(mmPLL_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED37", REG_MMIO, 0x003d, 2, &mmPLL_MACRO_CNTL_RESERVED37[0], sizeof(mmPLL_MACRO_CNTL_RESERVED37)/sizeof(mmPLL_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED38", REG_MMIO, 0x003e, 2, &mmPLL_MACRO_CNTL_RESERVED38[0], sizeof(mmPLL_MACRO_CNTL_RESERVED38)/sizeof(mmPLL_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED39", REG_MMIO, 0x003f, 2, &mmPLL_MACRO_CNTL_RESERVED39[0], sizeof(mmPLL_MACRO_CNTL_RESERVED39)/sizeof(mmPLL_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED40", REG_MMIO, 0x0040, 2, &mmPLL_MACRO_CNTL_RESERVED40[0], sizeof(mmPLL_MACRO_CNTL_RESERVED40)/sizeof(mmPLL_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmPLL_MACRO_CNTL_RESERVED41", REG_MMIO, 0x0041, 2, &mmPLL_MACRO_CNTL_RESERVED41[0], sizeof(mmPLL_MACRO_CNTL_RESERVED41)/sizeof(mmPLL_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmRBBMIF_TIMEOUT", REG_MMIO, 0x0055, 2, &mmRBBMIF_TIMEOUT[0], sizeof(mmRBBMIF_TIMEOUT)/sizeof(mmRBBMIF_TIMEOUT[0]), 0, 0 },
	{ "mmRBBMIF_STATUS", REG_MMIO, 0x0056, 2, &mmRBBMIF_STATUS[0], sizeof(mmRBBMIF_STATUS)/sizeof(mmRBBMIF_STATUS[0]), 0, 0 },
	{ "mmRBBMIF_INT_STATUS", REG_MMIO, 0x0057, 2, &mmRBBMIF_INT_STATUS[0], sizeof(mmRBBMIF_INT_STATUS)/sizeof(mmRBBMIF_INT_STATUS[0]), 0, 0 },
	{ "mmRBBMIF_TIMEOUT_DIS", REG_MMIO, 0x0058, 2, &mmRBBMIF_TIMEOUT_DIS[0], sizeof(mmRBBMIF_TIMEOUT_DIS)/sizeof(mmRBBMIF_TIMEOUT_DIS[0]), 0, 0 },
	{ "mmRBBMIF_STATUS_FLAG", REG_MMIO, 0x0059, 2, &mmRBBMIF_STATUS_FLAG[0], sizeof(mmRBBMIF_STATUS_FLAG)/sizeof(mmRBBMIF_STATUS_FLAG[0]), 0, 0 },
	{ "mmDOMAIN0_PG_CONFIG", REG_MMIO, 0x008a, 2, &mmDOMAIN0_PG_CONFIG[0], sizeof(mmDOMAIN0_PG_CONFIG)/sizeof(mmDOMAIN0_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN0_PG_STATUS", REG_MMIO, 0x008b, 2, &mmDOMAIN0_PG_STATUS[0], sizeof(mmDOMAIN0_PG_STATUS)/sizeof(mmDOMAIN0_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN1_PG_CONFIG", REG_MMIO, 0x008c, 2, &mmDOMAIN1_PG_CONFIG[0], sizeof(mmDOMAIN1_PG_CONFIG)/sizeof(mmDOMAIN1_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN1_PG_STATUS", REG_MMIO, 0x008d, 2, &mmDOMAIN1_PG_STATUS[0], sizeof(mmDOMAIN1_PG_STATUS)/sizeof(mmDOMAIN1_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN2_PG_CONFIG", REG_MMIO, 0x008e, 2, &mmDOMAIN2_PG_CONFIG[0], sizeof(mmDOMAIN2_PG_CONFIG)/sizeof(mmDOMAIN2_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN2_PG_STATUS", REG_MMIO, 0x008f, 2, &mmDOMAIN2_PG_STATUS[0], sizeof(mmDOMAIN2_PG_STATUS)/sizeof(mmDOMAIN2_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN3_PG_CONFIG", REG_MMIO, 0x0090, 2, &mmDOMAIN3_PG_CONFIG[0], sizeof(mmDOMAIN3_PG_CONFIG)/sizeof(mmDOMAIN3_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN3_PG_STATUS", REG_MMIO, 0x0091, 2, &mmDOMAIN3_PG_STATUS[0], sizeof(mmDOMAIN3_PG_STATUS)/sizeof(mmDOMAIN3_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN4_PG_CONFIG", REG_MMIO, 0x0092, 2, &mmDOMAIN4_PG_CONFIG[0], sizeof(mmDOMAIN4_PG_CONFIG)/sizeof(mmDOMAIN4_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN4_PG_STATUS", REG_MMIO, 0x0093, 2, &mmDOMAIN4_PG_STATUS[0], sizeof(mmDOMAIN4_PG_STATUS)/sizeof(mmDOMAIN4_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN5_PG_CONFIG", REG_MMIO, 0x0094, 2, &mmDOMAIN5_PG_CONFIG[0], sizeof(mmDOMAIN5_PG_CONFIG)/sizeof(mmDOMAIN5_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN5_PG_STATUS", REG_MMIO, 0x0095, 2, &mmDOMAIN5_PG_STATUS[0], sizeof(mmDOMAIN5_PG_STATUS)/sizeof(mmDOMAIN5_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN6_PG_CONFIG", REG_MMIO, 0x0096, 2, &mmDOMAIN6_PG_CONFIG[0], sizeof(mmDOMAIN6_PG_CONFIG)/sizeof(mmDOMAIN6_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN6_PG_STATUS", REG_MMIO, 0x0097, 2, &mmDOMAIN6_PG_STATUS[0], sizeof(mmDOMAIN6_PG_STATUS)/sizeof(mmDOMAIN6_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN7_PG_CONFIG", REG_MMIO, 0x0098, 2, &mmDOMAIN7_PG_CONFIG[0], sizeof(mmDOMAIN7_PG_CONFIG)/sizeof(mmDOMAIN7_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN7_PG_STATUS", REG_MMIO, 0x0099, 2, &mmDOMAIN7_PG_STATUS[0], sizeof(mmDOMAIN7_PG_STATUS)/sizeof(mmDOMAIN7_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN8_PG_CONFIG", REG_MMIO, 0x009a, 2, &mmDOMAIN8_PG_CONFIG[0], sizeof(mmDOMAIN8_PG_CONFIG)/sizeof(mmDOMAIN8_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN8_PG_STATUS", REG_MMIO, 0x009b, 2, &mmDOMAIN8_PG_STATUS[0], sizeof(mmDOMAIN8_PG_STATUS)/sizeof(mmDOMAIN8_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN9_PG_CONFIG", REG_MMIO, 0x009c, 2, &mmDOMAIN9_PG_CONFIG[0], sizeof(mmDOMAIN9_PG_CONFIG)/sizeof(mmDOMAIN9_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN9_PG_STATUS", REG_MMIO, 0x009d, 2, &mmDOMAIN9_PG_STATUS[0], sizeof(mmDOMAIN9_PG_STATUS)/sizeof(mmDOMAIN9_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN10_PG_CONFIG", REG_MMIO, 0x009e, 2, &mmDOMAIN10_PG_CONFIG[0], sizeof(mmDOMAIN10_PG_CONFIG)/sizeof(mmDOMAIN10_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN10_PG_STATUS", REG_MMIO, 0x009f, 2, &mmDOMAIN10_PG_STATUS[0], sizeof(mmDOMAIN10_PG_STATUS)/sizeof(mmDOMAIN10_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN11_PG_CONFIG", REG_MMIO, 0x00a0, 2, &mmDOMAIN11_PG_CONFIG[0], sizeof(mmDOMAIN11_PG_CONFIG)/sizeof(mmDOMAIN11_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN11_PG_STATUS", REG_MMIO, 0x00a1, 2, &mmDOMAIN11_PG_STATUS[0], sizeof(mmDOMAIN11_PG_STATUS)/sizeof(mmDOMAIN11_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN12_PG_CONFIG", REG_MMIO, 0x00a2, 2, &mmDOMAIN12_PG_CONFIG[0], sizeof(mmDOMAIN12_PG_CONFIG)/sizeof(mmDOMAIN12_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN12_PG_STATUS", REG_MMIO, 0x00a3, 2, &mmDOMAIN12_PG_STATUS[0], sizeof(mmDOMAIN12_PG_STATUS)/sizeof(mmDOMAIN12_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN13_PG_CONFIG", REG_MMIO, 0x00a4, 2, &mmDOMAIN13_PG_CONFIG[0], sizeof(mmDOMAIN13_PG_CONFIG)/sizeof(mmDOMAIN13_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN13_PG_STATUS", REG_MMIO, 0x00a5, 2, &mmDOMAIN13_PG_STATUS[0], sizeof(mmDOMAIN13_PG_STATUS)/sizeof(mmDOMAIN13_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN14_PG_CONFIG", REG_MMIO, 0x00a6, 2, &mmDOMAIN14_PG_CONFIG[0], sizeof(mmDOMAIN14_PG_CONFIG)/sizeof(mmDOMAIN14_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN14_PG_STATUS", REG_MMIO, 0x00a7, 2, &mmDOMAIN14_PG_STATUS[0], sizeof(mmDOMAIN14_PG_STATUS)/sizeof(mmDOMAIN14_PG_STATUS[0]), 0, 0 },
	{ "mmDOMAIN15_PG_CONFIG", REG_MMIO, 0x00a8, 2, &mmDOMAIN15_PG_CONFIG[0], sizeof(mmDOMAIN15_PG_CONFIG)/sizeof(mmDOMAIN15_PG_CONFIG[0]), 0, 0 },
	{ "mmDOMAIN15_PG_STATUS", REG_MMIO, 0x00a9, 2, &mmDOMAIN15_PG_STATUS[0], sizeof(mmDOMAIN15_PG_STATUS)/sizeof(mmDOMAIN15_PG_STATUS[0]), 0, 0 },
	{ "mmDCPG_INTERRUPT_STATUS", REG_MMIO, 0x00aa, 2, &mmDCPG_INTERRUPT_STATUS[0], sizeof(mmDCPG_INTERRUPT_STATUS)/sizeof(mmDCPG_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDCPG_INTERRUPT_CONTROL_1", REG_MMIO, 0x00ab, 2, &mmDCPG_INTERRUPT_CONTROL_1[0], sizeof(mmDCPG_INTERRUPT_CONTROL_1)/sizeof(mmDCPG_INTERRUPT_CONTROL_1[0]), 0, 0 },
	{ "mmDCPG_INTERRUPT_CONTROL_2", REG_MMIO, 0x00ac, 2, &mmDCPG_INTERRUPT_CONTROL_2[0], sizeof(mmDCPG_INTERRUPT_CONTROL_2)/sizeof(mmDCPG_INTERRUPT_CONTROL_2[0]), 0, 0 },
	{ "mmDC_IP_REQUEST_CNTL", REG_MMIO, 0x00ad, 2, &mmDC_IP_REQUEST_CNTL[0], sizeof(mmDC_IP_REQUEST_CNTL)/sizeof(mmDC_IP_REQUEST_CNTL[0]), 0, 0 },
	{ "mmDC_PGCNTL_STATUS_REG", REG_MMIO, 0x00ae, 2, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON2_PERFCOUNTER_CNTL", REG_MMIO, 0x00be, 2, &mmDC_PERFMON2_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON2_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON2_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFCOUNTER_CNTL2", REG_MMIO, 0x00bf, 2, &mmDC_PERFMON2_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON2_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON2_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFCOUNTER_STATE", REG_MMIO, 0x00c0, 2, &mmDC_PERFMON2_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON2_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON2_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CNTL", REG_MMIO, 0x00c1, 2, &mmDC_PERFMON2_PERFMON_CNTL[0], sizeof(mmDC_PERFMON2_PERFMON_CNTL)/sizeof(mmDC_PERFMON2_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CNTL2", REG_MMIO, 0x00c2, 2, &mmDC_PERFMON2_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON2_PERFMON_CNTL2)/sizeof(mmDC_PERFMON2_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x00c3, 2, &mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON2_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_CVALUE_LOW", REG_MMIO, 0x00c4, 2, &mmDC_PERFMON2_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON2_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON2_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_HI", REG_MMIO, 0x00c5, 2, &mmDC_PERFMON2_PERFMON_HI[0], sizeof(mmDC_PERFMON2_PERFMON_HI)/sizeof(mmDC_PERFMON2_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON2_PERFMON_LOW", REG_MMIO, 0x00c6, 2, &mmDC_PERFMON2_PERFMON_LOW[0], sizeof(mmDC_PERFMON2_PERFMON_LOW)/sizeof(mmDC_PERFMON2_PERFMON_LOW[0]), 0, 0 },
	{ "mmCC_DC_PIPE_DIS", REG_MMIO, 0x00ca, 2, &mmCC_DC_PIPE_DIS[0], sizeof(mmCC_DC_PIPE_DIS)/sizeof(mmCC_DC_PIPE_DIS[0]), 0, 0 },
	{ "mmDMU_CLK_CNTL", REG_MMIO, 0x00cb, 2, &mmDMU_CLK_CNTL[0], sizeof(mmDMU_CLK_CNTL)/sizeof(mmDMU_CLK_CNTL[0]), 0, 0 },
	{ "mmDMU_MEM_PWR_CNTL", REG_MMIO, 0x00cc, 2, &mmDMU_MEM_PWR_CNTL[0], sizeof(mmDMU_MEM_PWR_CNTL)/sizeof(mmDMU_MEM_PWR_CNTL[0]), 0, 0 },
	{ "mmDMCU_SMU_INTERRUPT_CNTL", REG_MMIO, 0x00cd, 2, &mmDMCU_SMU_INTERRUPT_CNTL[0], sizeof(mmDMCU_SMU_INTERRUPT_CNTL)/sizeof(mmDMCU_SMU_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmSMU_INTERRUPT_CONTROL", REG_MMIO, 0x00ce, 2, &mmSMU_INTERRUPT_CONTROL[0], sizeof(mmSMU_INTERRUPT_CONTROL)/sizeof(mmSMU_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDMCU_CTRL", REG_MMIO, 0x00da, 2, &mmDMCU_CTRL[0], sizeof(mmDMCU_CTRL)/sizeof(mmDMCU_CTRL[0]), 0, 0 },
	{ "mmDMCU_STATUS", REG_MMIO, 0x00db, 2, &mmDMCU_STATUS[0], sizeof(mmDMCU_STATUS)/sizeof(mmDMCU_STATUS[0]), 0, 0 },
	{ "mmDMCU_PC_START_ADDR", REG_MMIO, 0x00dc, 2, &mmDMCU_PC_START_ADDR[0], sizeof(mmDMCU_PC_START_ADDR)/sizeof(mmDMCU_PC_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_START_ADDR", REG_MMIO, 0x00dd, 2, &mmDMCU_FW_START_ADDR[0], sizeof(mmDMCU_FW_START_ADDR)/sizeof(mmDMCU_FW_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_END_ADDR", REG_MMIO, 0x00de, 2, &mmDMCU_FW_END_ADDR[0], sizeof(mmDMCU_FW_END_ADDR)/sizeof(mmDMCU_FW_END_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_ISR_START_ADDR", REG_MMIO, 0x00df, 2, &mmDMCU_FW_ISR_START_ADDR[0], sizeof(mmDMCU_FW_ISR_START_ADDR)/sizeof(mmDMCU_FW_ISR_START_ADDR[0]), 0, 0 },
	{ "mmDMCU_FW_CS_HI", REG_MMIO, 0x00e0, 2, &mmDMCU_FW_CS_HI[0], sizeof(mmDMCU_FW_CS_HI)/sizeof(mmDMCU_FW_CS_HI[0]), 0, 0 },
	{ "mmDMCU_FW_CS_LO", REG_MMIO, 0x00e1, 2, &mmDMCU_FW_CS_LO[0], sizeof(mmDMCU_FW_CS_LO)/sizeof(mmDMCU_FW_CS_LO[0]), 0, 0 },
	{ "mmDMCU_RAM_ACCESS_CTRL", REG_MMIO, 0x00e2, 2, &mmDMCU_RAM_ACCESS_CTRL[0], sizeof(mmDMCU_RAM_ACCESS_CTRL)/sizeof(mmDMCU_RAM_ACCESS_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_WR_CTRL", REG_MMIO, 0x00e3, 2, &mmDMCU_ERAM_WR_CTRL[0], sizeof(mmDMCU_ERAM_WR_CTRL)/sizeof(mmDMCU_ERAM_WR_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_WR_DATA", REG_MMIO, 0x00e4, 2, &mmDMCU_ERAM_WR_DATA[0], sizeof(mmDMCU_ERAM_WR_DATA)/sizeof(mmDMCU_ERAM_WR_DATA[0]), 0, 0 },
	{ "mmDMCU_ERAM_RD_CTRL", REG_MMIO, 0x00e5, 2, &mmDMCU_ERAM_RD_CTRL[0], sizeof(mmDMCU_ERAM_RD_CTRL)/sizeof(mmDMCU_ERAM_RD_CTRL[0]), 0, 0 },
	{ "mmDMCU_ERAM_RD_DATA", REG_MMIO, 0x00e6, 2, &mmDMCU_ERAM_RD_DATA[0], sizeof(mmDMCU_ERAM_RD_DATA)/sizeof(mmDMCU_ERAM_RD_DATA[0]), 0, 0 },
	{ "mmDMCU_IRAM_WR_CTRL", REG_MMIO, 0x00e7, 2, &mmDMCU_IRAM_WR_CTRL[0], sizeof(mmDMCU_IRAM_WR_CTRL)/sizeof(mmDMCU_IRAM_WR_CTRL[0]), 0, 0 },
	{ "mmDMCU_IRAM_WR_DATA", REG_MMIO, 0x00e8, 2, &mmDMCU_IRAM_WR_DATA[0], sizeof(mmDMCU_IRAM_WR_DATA)/sizeof(mmDMCU_IRAM_WR_DATA[0]), 0, 0 },
	{ "mmDMCU_IRAM_RD_CTRL", REG_MMIO, 0x00e9, 2, &mmDMCU_IRAM_RD_CTRL[0], sizeof(mmDMCU_IRAM_RD_CTRL)/sizeof(mmDMCU_IRAM_RD_CTRL[0]), 0, 0 },
	{ "mmDMCU_IRAM_RD_DATA", REG_MMIO, 0x00ea, 2, &mmDMCU_IRAM_RD_DATA[0], sizeof(mmDMCU_IRAM_RD_DATA)/sizeof(mmDMCU_IRAM_RD_DATA[0]), 0, 0 },
	{ "mmDMCU_EVENT_TRIGGER", REG_MMIO, 0x00eb, 2, &mmDMCU_EVENT_TRIGGER[0], sizeof(mmDMCU_EVENT_TRIGGER)/sizeof(mmDMCU_EVENT_TRIGGER[0]), 0, 0 },
	{ "mmDMCU_UC_INTERNAL_INT_STATUS", REG_MMIO, 0x00ec, 2, &mmDMCU_UC_INTERNAL_INT_STATUS[0], sizeof(mmDMCU_UC_INTERNAL_INT_STATUS)/sizeof(mmDMCU_UC_INTERNAL_INT_STATUS[0]), 0, 0 },
	{ "mmDMCU_SS_INTERRUPT_CNTL_STATUS", REG_MMIO, 0x00ed, 2, &mmDMCU_SS_INTERRUPT_CNTL_STATUS[0], sizeof(mmDMCU_SS_INTERRUPT_CNTL_STATUS)/sizeof(mmDMCU_SS_INTERRUPT_CNTL_STATUS[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_STATUS", REG_MMIO, 0x00ee, 2, &mmDMCU_INTERRUPT_STATUS[0], sizeof(mmDMCU_INTERRUPT_STATUS)/sizeof(mmDMCU_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_STATUS_1", REG_MMIO, 0x00ef, 2, &mmDMCU_INTERRUPT_STATUS_1[0], sizeof(mmDMCU_INTERRUPT_STATUS_1)/sizeof(mmDMCU_INTERRUPT_STATUS_1[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_HOST_EN_MASK", REG_MMIO, 0x00f0, 2, &mmDMCU_INTERRUPT_TO_HOST_EN_MASK[0], sizeof(mmDMCU_INTERRUPT_TO_HOST_EN_MASK)/sizeof(mmDMCU_INTERRUPT_TO_HOST_EN_MASK[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_EN_MASK", REG_MMIO, 0x00f1, 2, &mmDMCU_INTERRUPT_TO_UC_EN_MASK[0], sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK)/sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_EN_MASK_1", REG_MMIO, 0x00f2, 2, &mmDMCU_INTERRUPT_TO_UC_EN_MASK_1[0], sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK_1)/sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK_1[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL", REG_MMIO, 0x00f3, 2, &mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL[0], sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL)/sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1", REG_MMIO, 0x00f4, 2, &mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1[0], sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1)/sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_1[0]), 0, 0 },
	{ "mmDC_DMCU_SCRATCH", REG_MMIO, 0x00f5, 2, &mmDC_DMCU_SCRATCH[0], sizeof(mmDC_DMCU_SCRATCH)/sizeof(mmDC_DMCU_SCRATCH[0]), 0, 0 },
	{ "mmDMCU_INT_CNT", REG_MMIO, 0x00f6, 2, &mmDMCU_INT_CNT[0], sizeof(mmDMCU_INT_CNT)/sizeof(mmDMCU_INT_CNT[0]), 0, 0 },
	{ "mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS", REG_MMIO, 0x00f7, 2, &mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS[0], sizeof(mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS)/sizeof(mmDMCU_FW_CHECKSUM_SMPL_BYTE_POS[0]), 0, 0 },
	{ "mmDMCU_UC_CLK_GATING_CNTL", REG_MMIO, 0x00f8, 2, &mmDMCU_UC_CLK_GATING_CNTL[0], sizeof(mmDMCU_UC_CLK_GATING_CNTL)/sizeof(mmDMCU_UC_CLK_GATING_CNTL[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG1", REG_MMIO, 0x00f9, 2, &mmMASTER_COMM_DATA_REG1[0], sizeof(mmMASTER_COMM_DATA_REG1)/sizeof(mmMASTER_COMM_DATA_REG1[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG2", REG_MMIO, 0x00fa, 2, &mmMASTER_COMM_DATA_REG2[0], sizeof(mmMASTER_COMM_DATA_REG2)/sizeof(mmMASTER_COMM_DATA_REG2[0]), 0, 0 },
	{ "mmMASTER_COMM_DATA_REG3", REG_MMIO, 0x00fb, 2, &mmMASTER_COMM_DATA_REG3[0], sizeof(mmMASTER_COMM_DATA_REG3)/sizeof(mmMASTER_COMM_DATA_REG3[0]), 0, 0 },
	{ "mmMASTER_COMM_CMD_REG", REG_MMIO, 0x00fc, 2, &mmMASTER_COMM_CMD_REG[0], sizeof(mmMASTER_COMM_CMD_REG)/sizeof(mmMASTER_COMM_CMD_REG[0]), 0, 0 },
	{ "mmMASTER_COMM_CNTL_REG", REG_MMIO, 0x00fd, 2, &mmMASTER_COMM_CNTL_REG[0], sizeof(mmMASTER_COMM_CNTL_REG)/sizeof(mmMASTER_COMM_CNTL_REG[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG1", REG_MMIO, 0x00fe, 2, &mmSLAVE_COMM_DATA_REG1[0], sizeof(mmSLAVE_COMM_DATA_REG1)/sizeof(mmSLAVE_COMM_DATA_REG1[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG2", REG_MMIO, 0x00ff, 2, &mmSLAVE_COMM_DATA_REG2[0], sizeof(mmSLAVE_COMM_DATA_REG2)/sizeof(mmSLAVE_COMM_DATA_REG2[0]), 0, 0 },
	{ "mmSLAVE_COMM_DATA_REG3", REG_MMIO, 0x0100, 2, &mmSLAVE_COMM_DATA_REG3[0], sizeof(mmSLAVE_COMM_DATA_REG3)/sizeof(mmSLAVE_COMM_DATA_REG3[0]), 0, 0 },
	{ "mmSLAVE_COMM_CMD_REG", REG_MMIO, 0x0101, 2, &mmSLAVE_COMM_CMD_REG[0], sizeof(mmSLAVE_COMM_CMD_REG)/sizeof(mmSLAVE_COMM_CMD_REG[0]), 0, 0 },
	{ "mmSLAVE_COMM_CNTL_REG", REG_MMIO, 0x0102, 2, &mmSLAVE_COMM_CNTL_REG[0], sizeof(mmSLAVE_COMM_CNTL_REG)/sizeof(mmSLAVE_COMM_CNTL_REG[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS1", REG_MMIO, 0x0105, 2, &mmDMCU_PERFMON_INTERRUPT_STATUS1[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS1)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS1[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS2", REG_MMIO, 0x0106, 2, &mmDMCU_PERFMON_INTERRUPT_STATUS2[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS2)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS2[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS3", REG_MMIO, 0x0107, 2, &mmDMCU_PERFMON_INTERRUPT_STATUS3[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS3)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS3[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS4", REG_MMIO, 0x0108, 2, &mmDMCU_PERFMON_INTERRUPT_STATUS4[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS4)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS4[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_STATUS5", REG_MMIO, 0x0109, 2, &mmDMCU_PERFMON_INTERRUPT_STATUS5[0], sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS5)/sizeof(mmDMCU_PERFMON_INTERRUPT_STATUS5[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1", REG_MMIO, 0x010a, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK1[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2", REG_MMIO, 0x010b, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK2[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3", REG_MMIO, 0x010c, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK3[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4", REG_MMIO, 0x010d, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK4[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5", REG_MMIO, 0x010e, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_EN_MASK5[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1", REG_MMIO, 0x010f, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2", REG_MMIO, 0x0110, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL2[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3", REG_MMIO, 0x0111, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL3[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4", REG_MMIO, 0x0112, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL4[0]), 0, 0 },
	{ "mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5", REG_MMIO, 0x0113, 2, &mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5[0], sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5)/sizeof(mmDMCU_PERFMON_INTERRUPT_TO_UC_XIRQ_IRQ_SEL5[0]), 0, 0 },
	{ "mmDMCU_DPRX_INTERRUPT_STATUS1", REG_MMIO, 0x0114, 2, &mmDMCU_DPRX_INTERRUPT_STATUS1[0], sizeof(mmDMCU_DPRX_INTERRUPT_STATUS1)/sizeof(mmDMCU_DPRX_INTERRUPT_STATUS1[0]), 0, 0 },
	{ "mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1", REG_MMIO, 0x0115, 2, &mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1[0], sizeof(mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1)/sizeof(mmDMCU_DPRX_INTERRUPT_TO_UC_EN_MASK1[0]), 0, 0 },
	{ "mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1", REG_MMIO, 0x0116, 2, &mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0], sizeof(mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1)/sizeof(mmDMCU_DPRX_INTERRUPT_TO_UC_XIRQ_IRQ_SEL1[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_STATUS_CONTINUE", REG_MMIO, 0x0119, 2, &mmDMCU_INTERRUPT_STATUS_CONTINUE[0], sizeof(mmDMCU_INTERRUPT_STATUS_CONTINUE)/sizeof(mmDMCU_INTERRUPT_STATUS_CONTINUE[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_EN_MASK_CONTINUE", REG_MMIO, 0x011a, 2, &mmDMCU_INTERRUPT_TO_UC_EN_MASK_CONTINUE[0], sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK_CONTINUE)/sizeof(mmDMCU_INTERRUPT_TO_UC_EN_MASK_CONTINUE[0]), 0, 0 },
	{ "mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONTINUE", REG_MMIO, 0x011b, 2, &mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONTINUE[0], sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONTINUE)/sizeof(mmDMCU_INTERRUPT_TO_UC_XIRQ_IRQ_SEL_CONTINUE[0]), 0, 0 },
	{ "mmDMCU_INT_CNT_CONTINUE", REG_MMIO, 0x011c, 2, &mmDMCU_INT_CNT_CONTINUE[0], sizeof(mmDMCU_INT_CNT_CONTINUE)/sizeof(mmDMCU_INT_CNT_CONTINUE[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_V_UPDATE", REG_MMIO, 0x0126, 2, &mmDC_GPU_TIMER_START_POSITION_V_UPDATE[0], sizeof(mmDC_GPU_TIMER_START_POSITION_V_UPDATE)/sizeof(mmDC_GPU_TIMER_START_POSITION_V_UPDATE[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_VSTARTUP", REG_MMIO, 0x0127, 2, &mmDC_GPU_TIMER_START_POSITION_VSTARTUP[0], sizeof(mmDC_GPU_TIMER_START_POSITION_VSTARTUP)/sizeof(mmDC_GPU_TIMER_START_POSITION_VSTARTUP[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_READ", REG_MMIO, 0x0128, 2, &mmDC_GPU_TIMER_READ[0], sizeof(mmDC_GPU_TIMER_READ)/sizeof(mmDC_GPU_TIMER_READ[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_READ_CNTL", REG_MMIO, 0x0129, 2, &mmDC_GPU_TIMER_READ_CNTL[0], sizeof(mmDC_GPU_TIMER_READ_CNTL)/sizeof(mmDC_GPU_TIMER_READ_CNTL[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS", REG_MMIO, 0x012a, 2, &mmDISP_INTERRUPT_STATUS[0], sizeof(mmDISP_INTERRUPT_STATUS)/sizeof(mmDISP_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE", REG_MMIO, 0x012b, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE2", REG_MMIO, 0x012c, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE2[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE2)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE2[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE3", REG_MMIO, 0x012d, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE3[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE3)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE3[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE4", REG_MMIO, 0x012e, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE4[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE4)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE4[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE5", REG_MMIO, 0x012f, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE5[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE5)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE5[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE6", REG_MMIO, 0x0130, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE6[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE6)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE6[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE7", REG_MMIO, 0x0131, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE7[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE7)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE7[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE8", REG_MMIO, 0x0132, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE8[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE8)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE8[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE9", REG_MMIO, 0x0133, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE9[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE9)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE9[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE10", REG_MMIO, 0x0134, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE10[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE10)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE10[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE11", REG_MMIO, 0x0135, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE11[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE11)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE11[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE12", REG_MMIO, 0x0136, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE12[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE12)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE12[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE13", REG_MMIO, 0x0137, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE13[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE13)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE13[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE14", REG_MMIO, 0x0138, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE14[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE14)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE14[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE15", REG_MMIO, 0x0139, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE15[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE15)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE15[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE16", REG_MMIO, 0x013a, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE16[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE16)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE16[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE17", REG_MMIO, 0x013b, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE17[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE17)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE17[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE18", REG_MMIO, 0x013c, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE18[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE18)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE18[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE19", REG_MMIO, 0x013d, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE19[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE19)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE19[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE20", REG_MMIO, 0x013e, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE20[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE20)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE20[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE21", REG_MMIO, 0x013f, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE21[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE21)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE21[0]), 0, 0 },
	{ "mmDISP_INTERRUPT_STATUS_CONTINUE22", REG_MMIO, 0x0140, 2, &mmDISP_INTERRUPT_STATUS_CONTINUE22[0], sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE22)/sizeof(mmDISP_INTERRUPT_STATUS_CONTINUE22[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_VREADY", REG_MMIO, 0x0141, 2, &mmDC_GPU_TIMER_START_POSITION_VREADY[0], sizeof(mmDC_GPU_TIMER_START_POSITION_VREADY)/sizeof(mmDC_GPU_TIMER_START_POSITION_VREADY[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_FLIP", REG_MMIO, 0x0142, 2, &mmDC_GPU_TIMER_START_POSITION_FLIP[0], sizeof(mmDC_GPU_TIMER_START_POSITION_FLIP)/sizeof(mmDC_GPU_TIMER_START_POSITION_FLIP[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_V_UPDATE_NO_LOCK", REG_MMIO, 0x0143, 2, &mmDC_GPU_TIMER_START_POSITION_V_UPDATE_NO_LOCK[0], sizeof(mmDC_GPU_TIMER_START_POSITION_V_UPDATE_NO_LOCK)/sizeof(mmDC_GPU_TIMER_START_POSITION_V_UPDATE_NO_LOCK[0]), 0, 0 },
	{ "mmDC_GPU_TIMER_START_POSITION_FLIP_AWAY", REG_MMIO, 0x0144, 2, &mmDC_GPU_TIMER_START_POSITION_FLIP_AWAY[0], sizeof(mmDC_GPU_TIMER_START_POSITION_FLIP_AWAY)/sizeof(mmDC_GPU_TIMER_START_POSITION_FLIP_AWAY[0]), 0, 0 },
	{ "mmCNV0_WB_ENABLE", REG_MMIO, 0x01da, 2, &mmCNV0_WB_ENABLE[0], sizeof(mmCNV0_WB_ENABLE)/sizeof(mmCNV0_WB_ENABLE[0]), 0, 0 },
	{ "mmCNV0_WB_EC_CONFIG", REG_MMIO, 0x01db, 2, &mmCNV0_WB_EC_CONFIG[0], sizeof(mmCNV0_WB_EC_CONFIG)/sizeof(mmCNV0_WB_EC_CONFIG[0]), 0, 0 },
	{ "mmCNV0_CNV_MODE", REG_MMIO, 0x01dc, 2, &mmCNV0_CNV_MODE[0], sizeof(mmCNV0_CNV_MODE)/sizeof(mmCNV0_CNV_MODE[0]), 0, 0 },
	{ "mmCNV0_CNV_WINDOW_START", REG_MMIO, 0x01dd, 2, &mmCNV0_CNV_WINDOW_START[0], sizeof(mmCNV0_CNV_WINDOW_START)/sizeof(mmCNV0_CNV_WINDOW_START[0]), 0, 0 },
	{ "mmCNV0_CNV_WINDOW_SIZE", REG_MMIO, 0x01de, 2, &mmCNV0_CNV_WINDOW_SIZE[0], sizeof(mmCNV0_CNV_WINDOW_SIZE)/sizeof(mmCNV0_CNV_WINDOW_SIZE[0]), 0, 0 },
	{ "mmCNV0_CNV_UPDATE", REG_MMIO, 0x01df, 2, &mmCNV0_CNV_UPDATE[0], sizeof(mmCNV0_CNV_UPDATE)/sizeof(mmCNV0_CNV_UPDATE[0]), 0, 0 },
	{ "mmCNV0_CNV_SOURCE_SIZE", REG_MMIO, 0x01e0, 2, &mmCNV0_CNV_SOURCE_SIZE[0], sizeof(mmCNV0_CNV_SOURCE_SIZE)/sizeof(mmCNV0_CNV_SOURCE_SIZE[0]), 0, 0 },
	{ "mmCNV0_CNV_CSC_CONTROL", REG_MMIO, 0x01e1, 2, &mmCNV0_CNV_CSC_CONTROL[0], sizeof(mmCNV0_CNV_CSC_CONTROL)/sizeof(mmCNV0_CNV_CSC_CONTROL[0]), 0, 0 },
	{ "mmCNV0_CNV_CSC_C11_C12", REG_MMIO, 0x01e2, 2, &mmCNV0_CNV_CSC_C11_C12[0], sizeof(mmCNV0_CNV_CSC_C11_C12)/sizeof(mmCNV0_CNV_CSC_C11_C12[0]), 0, 0 },
	{ "mmCNV0_CNV_CSC_C13_C14", REG_MMIO, 0x01e3, 2, &mmCNV0_CNV_CSC_C13_C14[0], sizeof(mmCNV0_CNV_CSC_C13_C14)/sizeof(mmCNV0_CNV_CSC_C13_C14[0]), 0, 0 },
	{ "mmCNV0_CNV_CSC_C21_C22", REG_MMIO, 0x01e4, 2, &mmCNV0_CNV_CSC_C21_C22[0], sizeof(mmCNV0_CNV_CSC_C21_C22)/sizeof(mmCNV0_CNV_CSC_C21_C22[0]), 0, 0 },
	{ "mmCNV0_CNV_CSC_C23_C24", REG_MMIO, 0x01e5, 2, &mmCNV0_CNV_CSC_C23_C24[0], sizeof(mmCNV0_CNV_CSC_C23_C24)/sizeof(mmCNV0_CNV_CSC_C23_C24[0]), 0, 0 },
	{ "mmCNV0_CNV_CSC_C31_C32", REG_MMIO, 0x01e6, 2, &mmCNV0_CNV_CSC_C31_C32[0], sizeof(mmCNV0_CNV_CSC_C31_C32)/sizeof(mmCNV0_CNV_CSC_C31_C32[0]), 0, 0 },
	{ "mmCNV0_CNV_CSC_C33_C34", REG_MMIO, 0x01e7, 2, &mmCNV0_CNV_CSC_C33_C34[0], sizeof(mmCNV0_CNV_CSC_C33_C34)/sizeof(mmCNV0_CNV_CSC_C33_C34[0]), 0, 0 },
	{ "mmCNV0_CNV_CSC_ROUND_OFFSET_R", REG_MMIO, 0x01e8, 2, &mmCNV0_CNV_CSC_ROUND_OFFSET_R[0], sizeof(mmCNV0_CNV_CSC_ROUND_OFFSET_R)/sizeof(mmCNV0_CNV_CSC_ROUND_OFFSET_R[0]), 0, 0 },
	{ "mmCNV0_CNV_CSC_ROUND_OFFSET_G", REG_MMIO, 0x01e9, 2, &mmCNV0_CNV_CSC_ROUND_OFFSET_G[0], sizeof(mmCNV0_CNV_CSC_ROUND_OFFSET_G)/sizeof(mmCNV0_CNV_CSC_ROUND_OFFSET_G[0]), 0, 0 },
	{ "mmCNV0_CNV_CSC_ROUND_OFFSET_B", REG_MMIO, 0x01ea, 2, &mmCNV0_CNV_CSC_ROUND_OFFSET_B[0], sizeof(mmCNV0_CNV_CSC_ROUND_OFFSET_B)/sizeof(mmCNV0_CNV_CSC_ROUND_OFFSET_B[0]), 0, 0 },
	{ "mmCNV0_CNV_CSC_CLAMP_R", REG_MMIO, 0x01eb, 2, &mmCNV0_CNV_CSC_CLAMP_R[0], sizeof(mmCNV0_CNV_CSC_CLAMP_R)/sizeof(mmCNV0_CNV_CSC_CLAMP_R[0]), 0, 0 },
	{ "mmCNV0_CNV_CSC_CLAMP_G", REG_MMIO, 0x01ec, 2, &mmCNV0_CNV_CSC_CLAMP_G[0], sizeof(mmCNV0_CNV_CSC_CLAMP_G)/sizeof(mmCNV0_CNV_CSC_CLAMP_G[0]), 0, 0 },
	{ "mmCNV0_CNV_CSC_CLAMP_B", REG_MMIO, 0x01ed, 2, &mmCNV0_CNV_CSC_CLAMP_B[0], sizeof(mmCNV0_CNV_CSC_CLAMP_B)/sizeof(mmCNV0_CNV_CSC_CLAMP_B[0]), 0, 0 },
	{ "mmCNV0_CNV_TEST_CNTL", REG_MMIO, 0x01ee, 2, &mmCNV0_CNV_TEST_CNTL[0], sizeof(mmCNV0_CNV_TEST_CNTL)/sizeof(mmCNV0_CNV_TEST_CNTL[0]), 0, 0 },
	{ "mmCNV0_CNV_TEST_CRC_RED", REG_MMIO, 0x01ef, 2, &mmCNV0_CNV_TEST_CRC_RED[0], sizeof(mmCNV0_CNV_TEST_CRC_RED)/sizeof(mmCNV0_CNV_TEST_CRC_RED[0]), 0, 0 },
	{ "mmCNV0_CNV_TEST_CRC_GREEN", REG_MMIO, 0x01f0, 2, &mmCNV0_CNV_TEST_CRC_GREEN[0], sizeof(mmCNV0_CNV_TEST_CRC_GREEN)/sizeof(mmCNV0_CNV_TEST_CRC_GREEN[0]), 0, 0 },
	{ "mmCNV0_CNV_TEST_CRC_BLUE", REG_MMIO, 0x01f1, 2, &mmCNV0_CNV_TEST_CRC_BLUE[0], sizeof(mmCNV0_CNV_TEST_CRC_BLUE)/sizeof(mmCNV0_CNV_TEST_CRC_BLUE[0]), 0, 0 },
	{ "mmCNV0_CNV_INPUT_SELECT", REG_MMIO, 0x01f5, 2, &mmCNV0_CNV_INPUT_SELECT[0], sizeof(mmCNV0_CNV_INPUT_SELECT)/sizeof(mmCNV0_CNV_INPUT_SELECT[0]), 0, 0 },
	{ "mmCNV0_WB_SOFT_RESET", REG_MMIO, 0x01f8, 2, &mmCNV0_WB_SOFT_RESET[0], sizeof(mmCNV0_WB_SOFT_RESET)/sizeof(mmCNV0_WB_SOFT_RESET[0]), 0, 0 },
	{ "mmCNV0_WB_WARM_UP_MODE_CTL1", REG_MMIO, 0x01f9, 2, &mmCNV0_WB_WARM_UP_MODE_CTL1[0], sizeof(mmCNV0_WB_WARM_UP_MODE_CTL1)/sizeof(mmCNV0_WB_WARM_UP_MODE_CTL1[0]), 0, 0 },
	{ "mmCNV0_WB_WARM_UP_MODE_CTL2", REG_MMIO, 0x01fa, 2, &mmCNV0_WB_WARM_UP_MODE_CTL2[0], sizeof(mmCNV0_WB_WARM_UP_MODE_CTL2)/sizeof(mmCNV0_WB_WARM_UP_MODE_CTL2[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_COEF_RAM_SELECT", REG_MMIO, 0x020a, 2, &mmWBSCL0_WBSCL_COEF_RAM_SELECT[0], sizeof(mmWBSCL0_WBSCL_COEF_RAM_SELECT)/sizeof(mmWBSCL0_WBSCL_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x020b, 2, &mmWBSCL0_WBSCL_COEF_RAM_TAP_DATA[0], sizeof(mmWBSCL0_WBSCL_COEF_RAM_TAP_DATA)/sizeof(mmWBSCL0_WBSCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_MODE", REG_MMIO, 0x020c, 2, &mmWBSCL0_WBSCL_MODE[0], sizeof(mmWBSCL0_WBSCL_MODE)/sizeof(mmWBSCL0_WBSCL_MODE[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_TAP_CONTROL", REG_MMIO, 0x020d, 2, &mmWBSCL0_WBSCL_TAP_CONTROL[0], sizeof(mmWBSCL0_WBSCL_TAP_CONTROL)/sizeof(mmWBSCL0_WBSCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_DEST_SIZE", REG_MMIO, 0x020e, 2, &mmWBSCL0_WBSCL_DEST_SIZE[0], sizeof(mmWBSCL0_WBSCL_DEST_SIZE)/sizeof(mmWBSCL0_WBSCL_DEST_SIZE[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x020f, 2, &mmWBSCL0_WBSCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmWBSCL0_WBSCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmWBSCL0_WBSCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_HORZ_FILTER_INIT_Y_RGB", REG_MMIO, 0x0210, 2, &mmWBSCL0_WBSCL_HORZ_FILTER_INIT_Y_RGB[0], sizeof(mmWBSCL0_WBSCL_HORZ_FILTER_INIT_Y_RGB)/sizeof(mmWBSCL0_WBSCL_HORZ_FILTER_INIT_Y_RGB[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_HORZ_FILTER_INIT_CBCR", REG_MMIO, 0x0211, 2, &mmWBSCL0_WBSCL_HORZ_FILTER_INIT_CBCR[0], sizeof(mmWBSCL0_WBSCL_HORZ_FILTER_INIT_CBCR)/sizeof(mmWBSCL0_WBSCL_HORZ_FILTER_INIT_CBCR[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x0212, 2, &mmWBSCL0_WBSCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmWBSCL0_WBSCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmWBSCL0_WBSCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_VERT_FILTER_INIT_Y_RGB", REG_MMIO, 0x0213, 2, &mmWBSCL0_WBSCL_VERT_FILTER_INIT_Y_RGB[0], sizeof(mmWBSCL0_WBSCL_VERT_FILTER_INIT_Y_RGB)/sizeof(mmWBSCL0_WBSCL_VERT_FILTER_INIT_Y_RGB[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_VERT_FILTER_INIT_CBCR", REG_MMIO, 0x0214, 2, &mmWBSCL0_WBSCL_VERT_FILTER_INIT_CBCR[0], sizeof(mmWBSCL0_WBSCL_VERT_FILTER_INIT_CBCR)/sizeof(mmWBSCL0_WBSCL_VERT_FILTER_INIT_CBCR[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_ROUND_OFFSET", REG_MMIO, 0x0215, 2, &mmWBSCL0_WBSCL_ROUND_OFFSET[0], sizeof(mmWBSCL0_WBSCL_ROUND_OFFSET)/sizeof(mmWBSCL0_WBSCL_ROUND_OFFSET[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_CLAMP", REG_MMIO, 0x0216, 2, &mmWBSCL0_WBSCL_CLAMP[0], sizeof(mmWBSCL0_WBSCL_CLAMP)/sizeof(mmWBSCL0_WBSCL_CLAMP[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_OVERFLOW_STATUS", REG_MMIO, 0x0217, 2, &mmWBSCL0_WBSCL_OVERFLOW_STATUS[0], sizeof(mmWBSCL0_WBSCL_OVERFLOW_STATUS)/sizeof(mmWBSCL0_WBSCL_OVERFLOW_STATUS[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x0218, 2, &mmWBSCL0_WBSCL_COEF_RAM_CONFLICT_STATUS[0], sizeof(mmWBSCL0_WBSCL_COEF_RAM_CONFLICT_STATUS)/sizeof(mmWBSCL0_WBSCL_COEF_RAM_CONFLICT_STATUS[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_OUTSIDE_PIX_STRATEGY", REG_MMIO, 0x0219, 2, &mmWBSCL0_WBSCL_OUTSIDE_PIX_STRATEGY[0], sizeof(mmWBSCL0_WBSCL_OUTSIDE_PIX_STRATEGY)/sizeof(mmWBSCL0_WBSCL_OUTSIDE_PIX_STRATEGY[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_TEST_CNTL", REG_MMIO, 0x021a, 2, &mmWBSCL0_WBSCL_TEST_CNTL[0], sizeof(mmWBSCL0_WBSCL_TEST_CNTL)/sizeof(mmWBSCL0_WBSCL_TEST_CNTL[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_TEST_CRC_RED", REG_MMIO, 0x021b, 2, &mmWBSCL0_WBSCL_TEST_CRC_RED[0], sizeof(mmWBSCL0_WBSCL_TEST_CRC_RED)/sizeof(mmWBSCL0_WBSCL_TEST_CRC_RED[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_TEST_CRC_GREEN", REG_MMIO, 0x021c, 2, &mmWBSCL0_WBSCL_TEST_CRC_GREEN[0], sizeof(mmWBSCL0_WBSCL_TEST_CRC_GREEN)/sizeof(mmWBSCL0_WBSCL_TEST_CRC_GREEN[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_TEST_CRC_BLUE", REG_MMIO, 0x021d, 2, &mmWBSCL0_WBSCL_TEST_CRC_BLUE[0], sizeof(mmWBSCL0_WBSCL_TEST_CRC_BLUE)/sizeof(mmWBSCL0_WBSCL_TEST_CRC_BLUE[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_BACKPRESSURE_CNT_EN", REG_MMIO, 0x021e, 2, &mmWBSCL0_WBSCL_BACKPRESSURE_CNT_EN[0], sizeof(mmWBSCL0_WBSCL_BACKPRESSURE_CNT_EN)/sizeof(mmWBSCL0_WBSCL_BACKPRESSURE_CNT_EN[0]), 0, 0 },
	{ "mmWBSCL0_WB_MCIF_BACKPRESSURE_CNT", REG_MMIO, 0x021f, 2, &mmWBSCL0_WB_MCIF_BACKPRESSURE_CNT[0], sizeof(mmWBSCL0_WB_MCIF_BACKPRESSURE_CNT)/sizeof(mmWBSCL0_WB_MCIF_BACKPRESSURE_CNT[0]), 0, 0 },
	{ "mmWBSCL0_WBSCL_RAM_SHUTDOWN", REG_MMIO, 0x0222, 2, &mmWBSCL0_WBSCL_RAM_SHUTDOWN[0], sizeof(mmWBSCL0_WBSCL_RAM_SHUTDOWN)/sizeof(mmWBSCL0_WBSCL_RAM_SHUTDOWN[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFCOUNTER_CNTL", REG_MMIO, 0x023a, 2, &mmDC_PERFMON3_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON3_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON3_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFCOUNTER_CNTL2", REG_MMIO, 0x023b, 2, &mmDC_PERFMON3_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON3_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON3_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFCOUNTER_STATE", REG_MMIO, 0x023c, 2, &mmDC_PERFMON3_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON3_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON3_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CNTL", REG_MMIO, 0x023d, 2, &mmDC_PERFMON3_PERFMON_CNTL[0], sizeof(mmDC_PERFMON3_PERFMON_CNTL)/sizeof(mmDC_PERFMON3_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CNTL2", REG_MMIO, 0x023e, 2, &mmDC_PERFMON3_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON3_PERFMON_CNTL2)/sizeof(mmDC_PERFMON3_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x023f, 2, &mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON3_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_CVALUE_LOW", REG_MMIO, 0x0240, 2, &mmDC_PERFMON3_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON3_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON3_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_HI", REG_MMIO, 0x0241, 2, &mmDC_PERFMON3_PERFMON_HI[0], sizeof(mmDC_PERFMON3_PERFMON_HI)/sizeof(mmDC_PERFMON3_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON3_PERFMON_LOW", REG_MMIO, 0x0242, 2, &mmDC_PERFMON3_PERFMON_LOW[0], sizeof(mmDC_PERFMON3_PERFMON_LOW)/sizeof(mmDC_PERFMON3_PERFMON_LOW[0]), 0, 0 },
	{ "mmCNV1_WB_ENABLE", REG_MMIO, 0x0246, 2, &mmCNV1_WB_ENABLE[0], sizeof(mmCNV1_WB_ENABLE)/sizeof(mmCNV1_WB_ENABLE[0]), 0, 0 },
	{ "mmCNV1_WB_EC_CONFIG", REG_MMIO, 0x0247, 2, &mmCNV1_WB_EC_CONFIG[0], sizeof(mmCNV1_WB_EC_CONFIG)/sizeof(mmCNV1_WB_EC_CONFIG[0]), 0, 0 },
	{ "mmCNV1_CNV_MODE", REG_MMIO, 0x0248, 2, &mmCNV1_CNV_MODE[0], sizeof(mmCNV1_CNV_MODE)/sizeof(mmCNV1_CNV_MODE[0]), 0, 0 },
	{ "mmCNV1_CNV_WINDOW_START", REG_MMIO, 0x0249, 2, &mmCNV1_CNV_WINDOW_START[0], sizeof(mmCNV1_CNV_WINDOW_START)/sizeof(mmCNV1_CNV_WINDOW_START[0]), 0, 0 },
	{ "mmCNV1_CNV_WINDOW_SIZE", REG_MMIO, 0x024a, 2, &mmCNV1_CNV_WINDOW_SIZE[0], sizeof(mmCNV1_CNV_WINDOW_SIZE)/sizeof(mmCNV1_CNV_WINDOW_SIZE[0]), 0, 0 },
	{ "mmCNV1_CNV_UPDATE", REG_MMIO, 0x024b, 2, &mmCNV1_CNV_UPDATE[0], sizeof(mmCNV1_CNV_UPDATE)/sizeof(mmCNV1_CNV_UPDATE[0]), 0, 0 },
	{ "mmCNV1_CNV_SOURCE_SIZE", REG_MMIO, 0x024c, 2, &mmCNV1_CNV_SOURCE_SIZE[0], sizeof(mmCNV1_CNV_SOURCE_SIZE)/sizeof(mmCNV1_CNV_SOURCE_SIZE[0]), 0, 0 },
	{ "mmCNV1_CNV_CSC_CONTROL", REG_MMIO, 0x024d, 2, &mmCNV1_CNV_CSC_CONTROL[0], sizeof(mmCNV1_CNV_CSC_CONTROL)/sizeof(mmCNV1_CNV_CSC_CONTROL[0]), 0, 0 },
	{ "mmCNV1_CNV_CSC_C11_C12", REG_MMIO, 0x024e, 2, &mmCNV1_CNV_CSC_C11_C12[0], sizeof(mmCNV1_CNV_CSC_C11_C12)/sizeof(mmCNV1_CNV_CSC_C11_C12[0]), 0, 0 },
	{ "mmCNV1_CNV_CSC_C13_C14", REG_MMIO, 0x024f, 2, &mmCNV1_CNV_CSC_C13_C14[0], sizeof(mmCNV1_CNV_CSC_C13_C14)/sizeof(mmCNV1_CNV_CSC_C13_C14[0]), 0, 0 },
	{ "mmCNV1_CNV_CSC_C21_C22", REG_MMIO, 0x0250, 2, &mmCNV1_CNV_CSC_C21_C22[0], sizeof(mmCNV1_CNV_CSC_C21_C22)/sizeof(mmCNV1_CNV_CSC_C21_C22[0]), 0, 0 },
	{ "mmCNV1_CNV_CSC_C23_C24", REG_MMIO, 0x0251, 2, &mmCNV1_CNV_CSC_C23_C24[0], sizeof(mmCNV1_CNV_CSC_C23_C24)/sizeof(mmCNV1_CNV_CSC_C23_C24[0]), 0, 0 },
	{ "mmCNV1_CNV_CSC_C31_C32", REG_MMIO, 0x0252, 2, &mmCNV1_CNV_CSC_C31_C32[0], sizeof(mmCNV1_CNV_CSC_C31_C32)/sizeof(mmCNV1_CNV_CSC_C31_C32[0]), 0, 0 },
	{ "mmCNV1_CNV_CSC_C33_C34", REG_MMIO, 0x0253, 2, &mmCNV1_CNV_CSC_C33_C34[0], sizeof(mmCNV1_CNV_CSC_C33_C34)/sizeof(mmCNV1_CNV_CSC_C33_C34[0]), 0, 0 },
	{ "mmCNV1_CNV_CSC_ROUND_OFFSET_R", REG_MMIO, 0x0254, 2, &mmCNV1_CNV_CSC_ROUND_OFFSET_R[0], sizeof(mmCNV1_CNV_CSC_ROUND_OFFSET_R)/sizeof(mmCNV1_CNV_CSC_ROUND_OFFSET_R[0]), 0, 0 },
	{ "mmCNV1_CNV_CSC_ROUND_OFFSET_G", REG_MMIO, 0x0255, 2, &mmCNV1_CNV_CSC_ROUND_OFFSET_G[0], sizeof(mmCNV1_CNV_CSC_ROUND_OFFSET_G)/sizeof(mmCNV1_CNV_CSC_ROUND_OFFSET_G[0]), 0, 0 },
	{ "mmCNV1_CNV_CSC_ROUND_OFFSET_B", REG_MMIO, 0x0256, 2, &mmCNV1_CNV_CSC_ROUND_OFFSET_B[0], sizeof(mmCNV1_CNV_CSC_ROUND_OFFSET_B)/sizeof(mmCNV1_CNV_CSC_ROUND_OFFSET_B[0]), 0, 0 },
	{ "mmCNV1_CNV_CSC_CLAMP_R", REG_MMIO, 0x0257, 2, &mmCNV1_CNV_CSC_CLAMP_R[0], sizeof(mmCNV1_CNV_CSC_CLAMP_R)/sizeof(mmCNV1_CNV_CSC_CLAMP_R[0]), 0, 0 },
	{ "mmCNV1_CNV_CSC_CLAMP_G", REG_MMIO, 0x0258, 2, &mmCNV1_CNV_CSC_CLAMP_G[0], sizeof(mmCNV1_CNV_CSC_CLAMP_G)/sizeof(mmCNV1_CNV_CSC_CLAMP_G[0]), 0, 0 },
	{ "mmCNV1_CNV_CSC_CLAMP_B", REG_MMIO, 0x0259, 2, &mmCNV1_CNV_CSC_CLAMP_B[0], sizeof(mmCNV1_CNV_CSC_CLAMP_B)/sizeof(mmCNV1_CNV_CSC_CLAMP_B[0]), 0, 0 },
	{ "mmCNV1_CNV_TEST_CNTL", REG_MMIO, 0x025a, 2, &mmCNV1_CNV_TEST_CNTL[0], sizeof(mmCNV1_CNV_TEST_CNTL)/sizeof(mmCNV1_CNV_TEST_CNTL[0]), 0, 0 },
	{ "mmCNV1_CNV_TEST_CRC_RED", REG_MMIO, 0x025b, 2, &mmCNV1_CNV_TEST_CRC_RED[0], sizeof(mmCNV1_CNV_TEST_CRC_RED)/sizeof(mmCNV1_CNV_TEST_CRC_RED[0]), 0, 0 },
	{ "mmCNV1_CNV_TEST_CRC_GREEN", REG_MMIO, 0x025c, 2, &mmCNV1_CNV_TEST_CRC_GREEN[0], sizeof(mmCNV1_CNV_TEST_CRC_GREEN)/sizeof(mmCNV1_CNV_TEST_CRC_GREEN[0]), 0, 0 },
	{ "mmCNV1_CNV_TEST_CRC_BLUE", REG_MMIO, 0x025d, 2, &mmCNV1_CNV_TEST_CRC_BLUE[0], sizeof(mmCNV1_CNV_TEST_CRC_BLUE)/sizeof(mmCNV1_CNV_TEST_CRC_BLUE[0]), 0, 0 },
	{ "mmCNV1_CNV_INPUT_SELECT", REG_MMIO, 0x0261, 2, &mmCNV1_CNV_INPUT_SELECT[0], sizeof(mmCNV1_CNV_INPUT_SELECT)/sizeof(mmCNV1_CNV_INPUT_SELECT[0]), 0, 0 },
	{ "mmCNV1_WB_SOFT_RESET", REG_MMIO, 0x0264, 2, &mmCNV1_WB_SOFT_RESET[0], sizeof(mmCNV1_WB_SOFT_RESET)/sizeof(mmCNV1_WB_SOFT_RESET[0]), 0, 0 },
	{ "mmCNV1_WB_WARM_UP_MODE_CTL1", REG_MMIO, 0x0265, 2, &mmCNV1_WB_WARM_UP_MODE_CTL1[0], sizeof(mmCNV1_WB_WARM_UP_MODE_CTL1)/sizeof(mmCNV1_WB_WARM_UP_MODE_CTL1[0]), 0, 0 },
	{ "mmCNV1_WB_WARM_UP_MODE_CTL2", REG_MMIO, 0x0266, 2, &mmCNV1_WB_WARM_UP_MODE_CTL2[0], sizeof(mmCNV1_WB_WARM_UP_MODE_CTL2)/sizeof(mmCNV1_WB_WARM_UP_MODE_CTL2[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_COEF_RAM_SELECT", REG_MMIO, 0x0276, 2, &mmWBSCL1_WBSCL_COEF_RAM_SELECT[0], sizeof(mmWBSCL1_WBSCL_COEF_RAM_SELECT)/sizeof(mmWBSCL1_WBSCL_COEF_RAM_SELECT[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x0277, 2, &mmWBSCL1_WBSCL_COEF_RAM_TAP_DATA[0], sizeof(mmWBSCL1_WBSCL_COEF_RAM_TAP_DATA)/sizeof(mmWBSCL1_WBSCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_MODE", REG_MMIO, 0x0278, 2, &mmWBSCL1_WBSCL_MODE[0], sizeof(mmWBSCL1_WBSCL_MODE)/sizeof(mmWBSCL1_WBSCL_MODE[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_TAP_CONTROL", REG_MMIO, 0x0279, 2, &mmWBSCL1_WBSCL_TAP_CONTROL[0], sizeof(mmWBSCL1_WBSCL_TAP_CONTROL)/sizeof(mmWBSCL1_WBSCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_DEST_SIZE", REG_MMIO, 0x027a, 2, &mmWBSCL1_WBSCL_DEST_SIZE[0], sizeof(mmWBSCL1_WBSCL_DEST_SIZE)/sizeof(mmWBSCL1_WBSCL_DEST_SIZE[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x027b, 2, &mmWBSCL1_WBSCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmWBSCL1_WBSCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmWBSCL1_WBSCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_HORZ_FILTER_INIT_Y_RGB", REG_MMIO, 0x027c, 2, &mmWBSCL1_WBSCL_HORZ_FILTER_INIT_Y_RGB[0], sizeof(mmWBSCL1_WBSCL_HORZ_FILTER_INIT_Y_RGB)/sizeof(mmWBSCL1_WBSCL_HORZ_FILTER_INIT_Y_RGB[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_HORZ_FILTER_INIT_CBCR", REG_MMIO, 0x027d, 2, &mmWBSCL1_WBSCL_HORZ_FILTER_INIT_CBCR[0], sizeof(mmWBSCL1_WBSCL_HORZ_FILTER_INIT_CBCR)/sizeof(mmWBSCL1_WBSCL_HORZ_FILTER_INIT_CBCR[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x027e, 2, &mmWBSCL1_WBSCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmWBSCL1_WBSCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmWBSCL1_WBSCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_VERT_FILTER_INIT_Y_RGB", REG_MMIO, 0x027f, 2, &mmWBSCL1_WBSCL_VERT_FILTER_INIT_Y_RGB[0], sizeof(mmWBSCL1_WBSCL_VERT_FILTER_INIT_Y_RGB)/sizeof(mmWBSCL1_WBSCL_VERT_FILTER_INIT_Y_RGB[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_VERT_FILTER_INIT_CBCR", REG_MMIO, 0x0280, 2, &mmWBSCL1_WBSCL_VERT_FILTER_INIT_CBCR[0], sizeof(mmWBSCL1_WBSCL_VERT_FILTER_INIT_CBCR)/sizeof(mmWBSCL1_WBSCL_VERT_FILTER_INIT_CBCR[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_ROUND_OFFSET", REG_MMIO, 0x0281, 2, &mmWBSCL1_WBSCL_ROUND_OFFSET[0], sizeof(mmWBSCL1_WBSCL_ROUND_OFFSET)/sizeof(mmWBSCL1_WBSCL_ROUND_OFFSET[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_CLAMP", REG_MMIO, 0x0282, 2, &mmWBSCL1_WBSCL_CLAMP[0], sizeof(mmWBSCL1_WBSCL_CLAMP)/sizeof(mmWBSCL1_WBSCL_CLAMP[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_OVERFLOW_STATUS", REG_MMIO, 0x0283, 2, &mmWBSCL1_WBSCL_OVERFLOW_STATUS[0], sizeof(mmWBSCL1_WBSCL_OVERFLOW_STATUS)/sizeof(mmWBSCL1_WBSCL_OVERFLOW_STATUS[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_COEF_RAM_CONFLICT_STATUS", REG_MMIO, 0x0284, 2, &mmWBSCL1_WBSCL_COEF_RAM_CONFLICT_STATUS[0], sizeof(mmWBSCL1_WBSCL_COEF_RAM_CONFLICT_STATUS)/sizeof(mmWBSCL1_WBSCL_COEF_RAM_CONFLICT_STATUS[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_OUTSIDE_PIX_STRATEGY", REG_MMIO, 0x0285, 2, &mmWBSCL1_WBSCL_OUTSIDE_PIX_STRATEGY[0], sizeof(mmWBSCL1_WBSCL_OUTSIDE_PIX_STRATEGY)/sizeof(mmWBSCL1_WBSCL_OUTSIDE_PIX_STRATEGY[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_TEST_CNTL", REG_MMIO, 0x0286, 2, &mmWBSCL1_WBSCL_TEST_CNTL[0], sizeof(mmWBSCL1_WBSCL_TEST_CNTL)/sizeof(mmWBSCL1_WBSCL_TEST_CNTL[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_TEST_CRC_RED", REG_MMIO, 0x0287, 2, &mmWBSCL1_WBSCL_TEST_CRC_RED[0], sizeof(mmWBSCL1_WBSCL_TEST_CRC_RED)/sizeof(mmWBSCL1_WBSCL_TEST_CRC_RED[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_TEST_CRC_GREEN", REG_MMIO, 0x0288, 2, &mmWBSCL1_WBSCL_TEST_CRC_GREEN[0], sizeof(mmWBSCL1_WBSCL_TEST_CRC_GREEN)/sizeof(mmWBSCL1_WBSCL_TEST_CRC_GREEN[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_TEST_CRC_BLUE", REG_MMIO, 0x0289, 2, &mmWBSCL1_WBSCL_TEST_CRC_BLUE[0], sizeof(mmWBSCL1_WBSCL_TEST_CRC_BLUE)/sizeof(mmWBSCL1_WBSCL_TEST_CRC_BLUE[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_BACKPRESSURE_CNT_EN", REG_MMIO, 0x028a, 2, &mmWBSCL1_WBSCL_BACKPRESSURE_CNT_EN[0], sizeof(mmWBSCL1_WBSCL_BACKPRESSURE_CNT_EN)/sizeof(mmWBSCL1_WBSCL_BACKPRESSURE_CNT_EN[0]), 0, 0 },
	{ "mmWBSCL1_WB_MCIF_BACKPRESSURE_CNT", REG_MMIO, 0x028b, 2, &mmWBSCL1_WB_MCIF_BACKPRESSURE_CNT[0], sizeof(mmWBSCL1_WB_MCIF_BACKPRESSURE_CNT)/sizeof(mmWBSCL1_WB_MCIF_BACKPRESSURE_CNT[0]), 0, 0 },
	{ "mmWBSCL1_WBSCL_RAM_SHUTDOWN", REG_MMIO, 0x028e, 2, &mmWBSCL1_WBSCL_RAM_SHUTDOWN[0], sizeof(mmWBSCL1_WBSCL_RAM_SHUTDOWN)/sizeof(mmWBSCL1_WBSCL_RAM_SHUTDOWN[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFCOUNTER_CNTL", REG_MMIO, 0x02a6, 2, &mmDC_PERFMON4_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON4_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON4_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFCOUNTER_CNTL2", REG_MMIO, 0x02a7, 2, &mmDC_PERFMON4_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON4_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON4_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFCOUNTER_STATE", REG_MMIO, 0x02a8, 2, &mmDC_PERFMON4_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON4_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON4_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CNTL", REG_MMIO, 0x02a9, 2, &mmDC_PERFMON4_PERFMON_CNTL[0], sizeof(mmDC_PERFMON4_PERFMON_CNTL)/sizeof(mmDC_PERFMON4_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CNTL2", REG_MMIO, 0x02aa, 2, &mmDC_PERFMON4_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON4_PERFMON_CNTL2)/sizeof(mmDC_PERFMON4_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x02ab, 2, &mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON4_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_CVALUE_LOW", REG_MMIO, 0x02ac, 2, &mmDC_PERFMON4_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON4_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON4_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_HI", REG_MMIO, 0x02ad, 2, &mmDC_PERFMON4_PERFMON_HI[0], sizeof(mmDC_PERFMON4_PERFMON_HI)/sizeof(mmDC_PERFMON4_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON4_PERFMON_LOW", REG_MMIO, 0x02ae, 2, &mmDC_PERFMON4_PERFMON_LOW[0], sizeof(mmDC_PERFMON4_PERFMON_LOW)/sizeof(mmDC_PERFMON4_PERFMON_LOW[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL", REG_MMIO, 0x02b2, 2, &mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL[0], sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL)/sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_SW_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R", REG_MMIO, 0x02b3, 2, &mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R[0], sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R)/sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_CUR_LINE_R[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS", REG_MMIO, 0x02b4, 2, &mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS[0], sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS)/sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_PITCH", REG_MMIO, 0x02b5, 2, &mmMCIF_WB0_MCIF_WB_BUF_PITCH[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_PITCH)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_PITCH[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_1_STATUS", REG_MMIO, 0x02b6, 2, &mmMCIF_WB0_MCIF_WB_BUF_1_STATUS[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_STATUS)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2", REG_MMIO, 0x02b7, 2, &mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_2_STATUS", REG_MMIO, 0x02b8, 2, &mmMCIF_WB0_MCIF_WB_BUF_2_STATUS[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_STATUS)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2", REG_MMIO, 0x02b9, 2, &mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_3_STATUS", REG_MMIO, 0x02ba, 2, &mmMCIF_WB0_MCIF_WB_BUF_3_STATUS[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_STATUS)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2", REG_MMIO, 0x02bb, 2, &mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_4_STATUS", REG_MMIO, 0x02bc, 2, &mmMCIF_WB0_MCIF_WB_BUF_4_STATUS[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_STATUS)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2", REG_MMIO, 0x02bd, 2, &mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL", REG_MMIO, 0x02be, 2, &mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL[0], sizeof(mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL)/sizeof(mmMCIF_WB0_MCIF_WB_ARBITRATION_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_SCLK_CHANGE", REG_MMIO, 0x02bf, 2, &mmMCIF_WB0_MCIF_WB_SCLK_CHANGE[0], sizeof(mmMCIF_WB0_MCIF_WB_SCLK_CHANGE)/sizeof(mmMCIF_WB0_MCIF_WB_SCLK_CHANGE[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y", REG_MMIO, 0x02c2, 2, &mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET", REG_MMIO, 0x02c3, 2, &mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C", REG_MMIO, 0x02c4, 2, &mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET", REG_MMIO, 0x02c5, 2, &mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_1_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y", REG_MMIO, 0x02c6, 2, &mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET", REG_MMIO, 0x02c7, 2, &mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C", REG_MMIO, 0x02c8, 2, &mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET", REG_MMIO, 0x02c9, 2, &mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_2_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y", REG_MMIO, 0x02ca, 2, &mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET", REG_MMIO, 0x02cb, 2, &mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C", REG_MMIO, 0x02cc, 2, &mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET", REG_MMIO, 0x02cd, 2, &mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_3_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y", REG_MMIO, 0x02ce, 2, &mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET", REG_MMIO, 0x02cf, 2, &mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C", REG_MMIO, 0x02d0, 2, &mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET", REG_MMIO, 0x02d1, 2, &mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_4_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL", REG_MMIO, 0x02d2, 2, &mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL[0], sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL)/sizeof(mmMCIF_WB0_MCIF_WB_BUFMGR_VCE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK", REG_MMIO, 0x02d3, 2, &mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK[0], sizeof(mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK)/sizeof(mmMCIF_WB0_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL", REG_MMIO, 0x02d4, 2, &mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL[0], sizeof(mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL)/sizeof(mmMCIF_WB0_MCIF_WB_NB_PSTATE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_WATERMARK", REG_MMIO, 0x02d5, 2, &mmMCIF_WB0_MCIF_WB_WATERMARK[0], sizeof(mmMCIF_WB0_MCIF_WB_WATERMARK)/sizeof(mmMCIF_WB0_MCIF_WB_WATERMARK[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL", REG_MMIO, 0x02d6, 2, &mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL[0], sizeof(mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL)/sizeof(mmMCIF_WB0_MCIF_WB_CLOCK_GATER_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL", REG_MMIO, 0x02d7, 2, &mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL[0], sizeof(mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL)/sizeof(mmMCIF_WB0_MCIF_WB_WARM_UP_CNTL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL", REG_MMIO, 0x02d8, 2, &mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL[0], sizeof(mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL)/sizeof(mmMCIF_WB0_MCIF_WB_SELF_REFRESH_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL", REG_MMIO, 0x02d9, 2, &mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL[0], sizeof(mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL)/sizeof(mmMCIF_WB0_MULTI_LEVEL_QOS_CTRL[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE", REG_MMIO, 0x02db, 2, &mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_LUMA_SIZE[0]), 0, 0 },
	{ "mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE", REG_MMIO, 0x02dc, 2, &mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE[0], sizeof(mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE)/sizeof(mmMCIF_WB0_MCIF_WB_BUF_CHROMA_SIZE[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL", REG_MMIO, 0x02f2, 2, &mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL[0], sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL)/sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_SW_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R", REG_MMIO, 0x02f3, 2, &mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R[0], sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R)/sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_CUR_LINE_R[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS", REG_MMIO, 0x02f4, 2, &mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS[0], sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS)/sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_PITCH", REG_MMIO, 0x02f5, 2, &mmMCIF_WB1_MCIF_WB_BUF_PITCH[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_PITCH)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_PITCH[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_1_STATUS", REG_MMIO, 0x02f6, 2, &mmMCIF_WB1_MCIF_WB_BUF_1_STATUS[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_STATUS)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2", REG_MMIO, 0x02f7, 2, &mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_2_STATUS", REG_MMIO, 0x02f8, 2, &mmMCIF_WB1_MCIF_WB_BUF_2_STATUS[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_STATUS)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2", REG_MMIO, 0x02f9, 2, &mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_3_STATUS", REG_MMIO, 0x02fa, 2, &mmMCIF_WB1_MCIF_WB_BUF_3_STATUS[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_STATUS)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2", REG_MMIO, 0x02fb, 2, &mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_4_STATUS", REG_MMIO, 0x02fc, 2, &mmMCIF_WB1_MCIF_WB_BUF_4_STATUS[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_STATUS)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_STATUS[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2", REG_MMIO, 0x02fd, 2, &mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_STATUS2[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL", REG_MMIO, 0x02fe, 2, &mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL[0], sizeof(mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL)/sizeof(mmMCIF_WB1_MCIF_WB_ARBITRATION_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_SCLK_CHANGE", REG_MMIO, 0x02ff, 2, &mmMCIF_WB1_MCIF_WB_SCLK_CHANGE[0], sizeof(mmMCIF_WB1_MCIF_WB_SCLK_CHANGE)/sizeof(mmMCIF_WB1_MCIF_WB_SCLK_CHANGE[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y", REG_MMIO, 0x0302, 2, &mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET", REG_MMIO, 0x0303, 2, &mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C", REG_MMIO, 0x0304, 2, &mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET", REG_MMIO, 0x0305, 2, &mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_1_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y", REG_MMIO, 0x0306, 2, &mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET", REG_MMIO, 0x0307, 2, &mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C", REG_MMIO, 0x0308, 2, &mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET", REG_MMIO, 0x0309, 2, &mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_2_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y", REG_MMIO, 0x030a, 2, &mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET", REG_MMIO, 0x030b, 2, &mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C", REG_MMIO, 0x030c, 2, &mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET", REG_MMIO, 0x030d, 2, &mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_3_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y", REG_MMIO, 0x030e, 2, &mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET", REG_MMIO, 0x030f, 2, &mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_Y_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C", REG_MMIO, 0x0310, 2, &mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET", REG_MMIO, 0x0311, 2, &mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_4_ADDR_C_OFFSET[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL", REG_MMIO, 0x0312, 2, &mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL[0], sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL)/sizeof(mmMCIF_WB1_MCIF_WB_BUFMGR_VCE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK", REG_MMIO, 0x0313, 2, &mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK[0], sizeof(mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK)/sizeof(mmMCIF_WB1_MCIF_WB_NB_PSTATE_LATENCY_WATERMARK[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL", REG_MMIO, 0x0314, 2, &mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL[0], sizeof(mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL)/sizeof(mmMCIF_WB1_MCIF_WB_NB_PSTATE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_WATERMARK", REG_MMIO, 0x0315, 2, &mmMCIF_WB1_MCIF_WB_WATERMARK[0], sizeof(mmMCIF_WB1_MCIF_WB_WATERMARK)/sizeof(mmMCIF_WB1_MCIF_WB_WATERMARK[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL", REG_MMIO, 0x0316, 2, &mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL[0], sizeof(mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL)/sizeof(mmMCIF_WB1_MCIF_WB_CLOCK_GATER_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL", REG_MMIO, 0x0317, 2, &mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL[0], sizeof(mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL)/sizeof(mmMCIF_WB1_MCIF_WB_WARM_UP_CNTL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL", REG_MMIO, 0x0318, 2, &mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL[0], sizeof(mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL)/sizeof(mmMCIF_WB1_MCIF_WB_SELF_REFRESH_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL", REG_MMIO, 0x0319, 2, &mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL[0], sizeof(mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL)/sizeof(mmMCIF_WB1_MULTI_LEVEL_QOS_CTRL[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE", REG_MMIO, 0x031b, 2, &mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_LUMA_SIZE[0]), 0, 0 },
	{ "mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE", REG_MMIO, 0x031c, 2, &mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE[0], sizeof(mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE)/sizeof(mmMCIF_WB1_MCIF_WB_BUF_CHROMA_SIZE[0]), 0, 0 },
	{ "mmWBIF0_MISC_CTRL", REG_MMIO, 0x0333, 2, &mmWBIF0_MISC_CTRL[0], sizeof(mmWBIF0_MISC_CTRL)/sizeof(mmWBIF0_MISC_CTRL[0]), 0, 0 },
	{ "mmWBIF0_SMU_WM_CONTROL", REG_MMIO, 0x0334, 2, &mmWBIF0_SMU_WM_CONTROL[0], sizeof(mmWBIF0_SMU_WM_CONTROL)/sizeof(mmWBIF0_SMU_WM_CONTROL[0]), 0, 0 },
	{ "mmWBIF0_PHASE0_OUTSTANDING_COUNTER", REG_MMIO, 0x0335, 2, &mmWBIF0_PHASE0_OUTSTANDING_COUNTER[0], sizeof(mmWBIF0_PHASE0_OUTSTANDING_COUNTER)/sizeof(mmWBIF0_PHASE0_OUTSTANDING_COUNTER[0]), 0, 0 },
	{ "mmWBIF0_PHASE1_OUTSTANDING_COUNTER", REG_MMIO, 0x0336, 2, &mmWBIF0_PHASE1_OUTSTANDING_COUNTER[0], sizeof(mmWBIF0_PHASE1_OUTSTANDING_COUNTER)/sizeof(mmWBIF0_PHASE1_OUTSTANDING_COUNTER[0]), 0, 0 },
	{ "mmWBIF1_MISC_CTRL", REG_MMIO, 0x0337, 2, &mmWBIF1_MISC_CTRL[0], sizeof(mmWBIF1_MISC_CTRL)/sizeof(mmWBIF1_MISC_CTRL[0]), 0, 0 },
	{ "mmWBIF1_SMU_WM_CONTROL", REG_MMIO, 0x0338, 2, &mmWBIF1_SMU_WM_CONTROL[0], sizeof(mmWBIF1_SMU_WM_CONTROL)/sizeof(mmWBIF1_SMU_WM_CONTROL[0]), 0, 0 },
	{ "mmWBIF1_PHASE0_OUTSTANDING_COUNTER", REG_MMIO, 0x0339, 2, &mmWBIF1_PHASE0_OUTSTANDING_COUNTER[0], sizeof(mmWBIF1_PHASE0_OUTSTANDING_COUNTER)/sizeof(mmWBIF1_PHASE0_OUTSTANDING_COUNTER[0]), 0, 0 },
	{ "mmWBIF1_PHASE1_OUTSTANDING_COUNTER", REG_MMIO, 0x033a, 2, &mmWBIF1_PHASE1_OUTSTANDING_COUNTER[0], sizeof(mmWBIF1_PHASE1_OUTSTANDING_COUNTER)/sizeof(mmWBIF1_PHASE1_OUTSTANDING_COUNTER[0]), 0, 0 },
	{ "mmVGA_SRC_SPLIT_CNTL", REG_MMIO, 0x033b, 2, &mmVGA_SRC_SPLIT_CNTL[0], sizeof(mmVGA_SRC_SPLIT_CNTL)/sizeof(mmVGA_SRC_SPLIT_CNTL[0]), 0, 0 },
	{ "mmMMHUBBUB_MEM_PWR_STATUS", REG_MMIO, 0x033c, 2, &mmMMHUBBUB_MEM_PWR_STATUS[0], sizeof(mmMMHUBBUB_MEM_PWR_STATUS)/sizeof(mmMMHUBBUB_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmMMHUBBUB_MEM_PWR_CNTL", REG_MMIO, 0x033d, 2, &mmMMHUBBUB_MEM_PWR_CNTL[0], sizeof(mmMMHUBBUB_MEM_PWR_CNTL)/sizeof(mmMMHUBBUB_MEM_PWR_CNTL[0]), 0, 0 },
	{ "mmMMHUBBUB_CLOCK_CNTL", REG_MMIO, 0x033e, 2, &mmMMHUBBUB_CLOCK_CNTL[0], sizeof(mmMMHUBBUB_CLOCK_CNTL)/sizeof(mmMMHUBBUB_CLOCK_CNTL[0]), 0, 0 },
	{ "mmMMHUBBUB_SOFT_RESET", REG_MMIO, 0x033f, 2, &mmMMHUBBUB_SOFT_RESET[0], sizeof(mmMMHUBBUB_SOFT_RESET)/sizeof(mmMMHUBBUB_SOFT_RESET[0]), 0, 0 },
	{ "mmMCIF_CONTROL", REG_MMIO, 0x034a, 2, &mmMCIF_CONTROL[0], sizeof(mmMCIF_CONTROL)/sizeof(mmMCIF_CONTROL[0]), 0, 0 },
	{ "mmMCIF_WRITE_COMBINE_CONTROL", REG_MMIO, 0x034b, 2, &mmMCIF_WRITE_COMBINE_CONTROL[0], sizeof(mmMCIF_WRITE_COMBINE_CONTROL)/sizeof(mmMCIF_WRITE_COMBINE_CONTROL[0]), 0, 0 },
	{ "mmMCIF_PHASE0_OUTSTANDING_COUNTER", REG_MMIO, 0x034e, 2, &mmMCIF_PHASE0_OUTSTANDING_COUNTER[0], sizeof(mmMCIF_PHASE0_OUTSTANDING_COUNTER)/sizeof(mmMCIF_PHASE0_OUTSTANDING_COUNTER[0]), 0, 0 },
	{ "mmMCIF_PHASE1_OUTSTANDING_COUNTER", REG_MMIO, 0x034f, 2, &mmMCIF_PHASE1_OUTSTANDING_COUNTER[0], sizeof(mmMCIF_PHASE1_OUTSTANDING_COUNTER)/sizeof(mmMCIF_PHASE1_OUTSTANDING_COUNTER[0]), 0, 0 },
	{ "mmMCIF_PHASE2_OUTSTANDING_COUNTER", REG_MMIO, 0x0350, 2, &mmMCIF_PHASE2_OUTSTANDING_COUNTER[0], sizeof(mmMCIF_PHASE2_OUTSTANDING_COUNTER)/sizeof(mmMCIF_PHASE2_OUTSTANDING_COUNTER[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFCOUNTER_CNTL", REG_MMIO, 0x0352, 2, &mmDC_PERFMON5_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON5_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON5_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFCOUNTER_CNTL2", REG_MMIO, 0x0353, 2, &mmDC_PERFMON5_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON5_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON5_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFCOUNTER_STATE", REG_MMIO, 0x0354, 2, &mmDC_PERFMON5_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON5_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON5_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CNTL", REG_MMIO, 0x0355, 2, &mmDC_PERFMON5_PERFMON_CNTL[0], sizeof(mmDC_PERFMON5_PERFMON_CNTL)/sizeof(mmDC_PERFMON5_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CNTL2", REG_MMIO, 0x0356, 2, &mmDC_PERFMON5_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON5_PERFMON_CNTL2)/sizeof(mmDC_PERFMON5_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0357, 2, &mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON5_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_CVALUE_LOW", REG_MMIO, 0x0358, 2, &mmDC_PERFMON5_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON5_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON5_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_HI", REG_MMIO, 0x0359, 2, &mmDC_PERFMON5_PERFMON_HI[0], sizeof(mmDC_PERFMON5_PERFMON_HI)/sizeof(mmDC_PERFMON5_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON5_PERFMON_LOW", REG_MMIO, 0x035a, 2, &mmDC_PERFMON5_PERFMON_LOW[0], sizeof(mmDC_PERFMON5_PERFMON_LOW)/sizeof(mmDC_PERFMON5_PERFMON_LOW[0]), 0, 0 },
	{ "mmAZF0STREAM0_AZALIA_STREAM_INDEX", REG_MMIO, 0x035e, 2, &mmAZF0STREAM0_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM0_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM0_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM0_AZALIA_STREAM_DATA", REG_MMIO, 0x035f, 2, &mmAZF0STREAM0_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM0_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM0_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM1_AZALIA_STREAM_INDEX", REG_MMIO, 0x0360, 2, &mmAZF0STREAM1_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM1_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM1_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM1_AZALIA_STREAM_DATA", REG_MMIO, 0x0361, 2, &mmAZF0STREAM1_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM1_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM1_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM2_AZALIA_STREAM_INDEX", REG_MMIO, 0x0362, 2, &mmAZF0STREAM2_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM2_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM2_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM2_AZALIA_STREAM_DATA", REG_MMIO, 0x0363, 2, &mmAZF0STREAM2_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM2_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM2_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM3_AZALIA_STREAM_INDEX", REG_MMIO, 0x0364, 2, &mmAZF0STREAM3_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM3_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM3_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM3_AZALIA_STREAM_DATA", REG_MMIO, 0x0365, 2, &mmAZF0STREAM3_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM3_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM3_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM4_AZALIA_STREAM_INDEX", REG_MMIO, 0x0366, 2, &mmAZF0STREAM4_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM4_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM4_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM4_AZALIA_STREAM_DATA", REG_MMIO, 0x0367, 2, &mmAZF0STREAM4_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM4_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM4_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM5_AZALIA_STREAM_INDEX", REG_MMIO, 0x0368, 2, &mmAZF0STREAM5_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM5_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM5_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM5_AZALIA_STREAM_DATA", REG_MMIO, 0x0369, 2, &mmAZF0STREAM5_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM5_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM5_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM6_AZALIA_STREAM_INDEX", REG_MMIO, 0x036a, 2, &mmAZF0STREAM6_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM6_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM6_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM6_AZALIA_STREAM_DATA", REG_MMIO, 0x036b, 2, &mmAZF0STREAM6_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM6_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM6_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM7_AZALIA_STREAM_INDEX", REG_MMIO, 0x036c, 2, &mmAZF0STREAM7_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM7_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM7_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM7_AZALIA_STREAM_DATA", REG_MMIO, 0x036d, 2, &mmAZF0STREAM7_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM7_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM7_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZ_CLOCK_CNTL", REG_MMIO, 0x0372, 2, &mmAZ_CLOCK_CNTL[0], sizeof(mmAZ_CLOCK_CNTL)/sizeof(mmAZ_CLOCK_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFCOUNTER_CNTL", REG_MMIO, 0x037a, 2, &mmDC_PERFMON6_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON6_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON6_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFCOUNTER_CNTL2", REG_MMIO, 0x037b, 2, &mmDC_PERFMON6_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON6_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON6_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFCOUNTER_STATE", REG_MMIO, 0x037c, 2, &mmDC_PERFMON6_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON6_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON6_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CNTL", REG_MMIO, 0x037d, 2, &mmDC_PERFMON6_PERFMON_CNTL[0], sizeof(mmDC_PERFMON6_PERFMON_CNTL)/sizeof(mmDC_PERFMON6_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CNTL2", REG_MMIO, 0x037e, 2, &mmDC_PERFMON6_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON6_PERFMON_CNTL2)/sizeof(mmDC_PERFMON6_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x037f, 2, &mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON6_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_CVALUE_LOW", REG_MMIO, 0x0380, 2, &mmDC_PERFMON6_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON6_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON6_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_HI", REG_MMIO, 0x0381, 2, &mmDC_PERFMON6_PERFMON_HI[0], sizeof(mmDC_PERFMON6_PERFMON_HI)/sizeof(mmDC_PERFMON6_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON6_PERFMON_LOW", REG_MMIO, 0x0382, 2, &mmDC_PERFMON6_PERFMON_LOW[0], sizeof(mmDC_PERFMON6_PERFMON_LOW)/sizeof(mmDC_PERFMON6_PERFMON_LOW[0]), 0, 0 },
	{ "mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x0386, 2, &mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x0387, 2, &mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT0_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x038c, 2, &mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x038d, 2, &mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT1_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x0392, 2, &mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x0393, 2, &mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT2_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x0398, 2, &mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x0399, 2, &mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT3_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x039e, 2, &mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x039f, 2, &mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT4_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x03a4, 2, &mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x03a5, 2, &mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT5_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x03aa, 2, &mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x03ab, 2, &mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT6_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX", REG_MMIO, 0x03b0, 2, &mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX[0], sizeof(mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX)/sizeof(mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA", REG_MMIO, 0x03b1, 2, &mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA[0], sizeof(mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA)/sizeof(mmAZF0ENDPOINT7_AZALIA_F0_CODEC_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZALIA_CONTROLLER_CLOCK_GATING", REG_MMIO, 0x03c2, 2, &mmAZALIA_CONTROLLER_CLOCK_GATING[0], sizeof(mmAZALIA_CONTROLLER_CLOCK_GATING)/sizeof(mmAZALIA_CONTROLLER_CLOCK_GATING[0]), 0, 0 },
	{ "mmAZALIA_AUDIO_DTO", REG_MMIO, 0x03c3, 2, &mmAZALIA_AUDIO_DTO[0], sizeof(mmAZALIA_AUDIO_DTO)/sizeof(mmAZALIA_AUDIO_DTO[0]), 0, 0 },
	{ "mmAZALIA_AUDIO_DTO_CONTROL", REG_MMIO, 0x03c4, 2, &mmAZALIA_AUDIO_DTO_CONTROL[0], sizeof(mmAZALIA_AUDIO_DTO_CONTROL)/sizeof(mmAZALIA_AUDIO_DTO_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_SOCCLK_CONTROL", REG_MMIO, 0x03c5, 2, &mmAZALIA_SOCCLK_CONTROL[0], sizeof(mmAZALIA_SOCCLK_CONTROL)/sizeof(mmAZALIA_SOCCLK_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_UNDERFLOW_FILLER_SAMPLE", REG_MMIO, 0x03c6, 2, &mmAZALIA_UNDERFLOW_FILLER_SAMPLE[0], sizeof(mmAZALIA_UNDERFLOW_FILLER_SAMPLE)/sizeof(mmAZALIA_UNDERFLOW_FILLER_SAMPLE[0]), 0, 0 },
	{ "mmAZALIA_DATA_DMA_CONTROL", REG_MMIO, 0x03c7, 2, &mmAZALIA_DATA_DMA_CONTROL[0], sizeof(mmAZALIA_DATA_DMA_CONTROL)/sizeof(mmAZALIA_DATA_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_BDL_DMA_CONTROL", REG_MMIO, 0x03c8, 2, &mmAZALIA_BDL_DMA_CONTROL[0], sizeof(mmAZALIA_BDL_DMA_CONTROL)/sizeof(mmAZALIA_BDL_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_RIRB_AND_DP_CONTROL", REG_MMIO, 0x03c9, 2, &mmAZALIA_RIRB_AND_DP_CONTROL[0], sizeof(mmAZALIA_RIRB_AND_DP_CONTROL)/sizeof(mmAZALIA_RIRB_AND_DP_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_CORB_DMA_CONTROL", REG_MMIO, 0x03ca, 2, &mmAZALIA_CORB_DMA_CONTROL[0], sizeof(mmAZALIA_CORB_DMA_CONTROL)/sizeof(mmAZALIA_CORB_DMA_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER", REG_MMIO, 0x03d1, 2, &mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER[0], sizeof(mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER)/sizeof(mmAZALIA_APPLICATION_POSITION_IN_CYCLIC_BUFFER[0]), 0, 0 },
	{ "mmAZALIA_CYCLIC_BUFFER_SYNC", REG_MMIO, 0x03d2, 2, &mmAZALIA_CYCLIC_BUFFER_SYNC[0], sizeof(mmAZALIA_CYCLIC_BUFFER_SYNC)/sizeof(mmAZALIA_CYCLIC_BUFFER_SYNC[0]), 0, 0 },
	{ "mmAZALIA_GLOBAL_CAPABILITIES", REG_MMIO, 0x03d3, 2, &mmAZALIA_GLOBAL_CAPABILITIES[0], sizeof(mmAZALIA_GLOBAL_CAPABILITIES)/sizeof(mmAZALIA_GLOBAL_CAPABILITIES[0]), 0, 0 },
	{ "mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY", REG_MMIO, 0x03d4, 2, &mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY[0], sizeof(mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY)/sizeof(mmAZALIA_OUTPUT_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL", REG_MMIO, 0x03d5, 2, &mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL[0], sizeof(mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL)/sizeof(mmAZALIA_OUTPUT_STREAM_ARBITER_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_INPUT_PAYLOAD_CAPABILITY", REG_MMIO, 0x03d6, 2, &mmAZALIA_INPUT_PAYLOAD_CAPABILITY[0], sizeof(mmAZALIA_INPUT_PAYLOAD_CAPABILITY)/sizeof(mmAZALIA_INPUT_PAYLOAD_CAPABILITY[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_CONTROL0", REG_MMIO, 0x03d9, 2, &mmAZALIA_INPUT_CRC0_CONTROL0[0], sizeof(mmAZALIA_INPUT_CRC0_CONTROL0)/sizeof(mmAZALIA_INPUT_CRC0_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_CONTROL1", REG_MMIO, 0x03da, 2, &mmAZALIA_INPUT_CRC0_CONTROL1[0], sizeof(mmAZALIA_INPUT_CRC0_CONTROL1)/sizeof(mmAZALIA_INPUT_CRC0_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_CONTROL2", REG_MMIO, 0x03db, 2, &mmAZALIA_INPUT_CRC0_CONTROL2[0], sizeof(mmAZALIA_INPUT_CRC0_CONTROL2)/sizeof(mmAZALIA_INPUT_CRC0_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_CONTROL3", REG_MMIO, 0x03dc, 2, &mmAZALIA_INPUT_CRC0_CONTROL3[0], sizeof(mmAZALIA_INPUT_CRC0_CONTROL3)/sizeof(mmAZALIA_INPUT_CRC0_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC0_RESULT", REG_MMIO, 0x03dd, 2, &mmAZALIA_INPUT_CRC0_RESULT[0], sizeof(mmAZALIA_INPUT_CRC0_RESULT)/sizeof(mmAZALIA_INPUT_CRC0_RESULT[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_CONTROL0", REG_MMIO, 0x03de, 2, &mmAZALIA_INPUT_CRC1_CONTROL0[0], sizeof(mmAZALIA_INPUT_CRC1_CONTROL0)/sizeof(mmAZALIA_INPUT_CRC1_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_CONTROL1", REG_MMIO, 0x03df, 2, &mmAZALIA_INPUT_CRC1_CONTROL1[0], sizeof(mmAZALIA_INPUT_CRC1_CONTROL1)/sizeof(mmAZALIA_INPUT_CRC1_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_CONTROL2", REG_MMIO, 0x03e0, 2, &mmAZALIA_INPUT_CRC1_CONTROL2[0], sizeof(mmAZALIA_INPUT_CRC1_CONTROL2)/sizeof(mmAZALIA_INPUT_CRC1_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_CONTROL3", REG_MMIO, 0x03e1, 2, &mmAZALIA_INPUT_CRC1_CONTROL3[0], sizeof(mmAZALIA_INPUT_CRC1_CONTROL3)/sizeof(mmAZALIA_INPUT_CRC1_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_INPUT_CRC1_RESULT", REG_MMIO, 0x03e2, 2, &mmAZALIA_INPUT_CRC1_RESULT[0], sizeof(mmAZALIA_INPUT_CRC1_RESULT)/sizeof(mmAZALIA_INPUT_CRC1_RESULT[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL0", REG_MMIO, 0x03e3, 2, &mmAZALIA_CRC0_CONTROL0[0], sizeof(mmAZALIA_CRC0_CONTROL0)/sizeof(mmAZALIA_CRC0_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL1", REG_MMIO, 0x03e4, 2, &mmAZALIA_CRC0_CONTROL1[0], sizeof(mmAZALIA_CRC0_CONTROL1)/sizeof(mmAZALIA_CRC0_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL2", REG_MMIO, 0x03e5, 2, &mmAZALIA_CRC0_CONTROL2[0], sizeof(mmAZALIA_CRC0_CONTROL2)/sizeof(mmAZALIA_CRC0_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_CRC0_CONTROL3", REG_MMIO, 0x03e6, 2, &mmAZALIA_CRC0_CONTROL3[0], sizeof(mmAZALIA_CRC0_CONTROL3)/sizeof(mmAZALIA_CRC0_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_CRC0_RESULT", REG_MMIO, 0x03e7, 2, &mmAZALIA_CRC0_RESULT[0], sizeof(mmAZALIA_CRC0_RESULT)/sizeof(mmAZALIA_CRC0_RESULT[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL0", REG_MMIO, 0x03e8, 2, &mmAZALIA_CRC1_CONTROL0[0], sizeof(mmAZALIA_CRC1_CONTROL0)/sizeof(mmAZALIA_CRC1_CONTROL0[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL1", REG_MMIO, 0x03e9, 2, &mmAZALIA_CRC1_CONTROL1[0], sizeof(mmAZALIA_CRC1_CONTROL1)/sizeof(mmAZALIA_CRC1_CONTROL1[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL2", REG_MMIO, 0x03ea, 2, &mmAZALIA_CRC1_CONTROL2[0], sizeof(mmAZALIA_CRC1_CONTROL2)/sizeof(mmAZALIA_CRC1_CONTROL2[0]), 0, 0 },
	{ "mmAZALIA_CRC1_CONTROL3", REG_MMIO, 0x03eb, 2, &mmAZALIA_CRC1_CONTROL3[0], sizeof(mmAZALIA_CRC1_CONTROL3)/sizeof(mmAZALIA_CRC1_CONTROL3[0]), 0, 0 },
	{ "mmAZALIA_CRC1_RESULT", REG_MMIO, 0x03ec, 2, &mmAZALIA_CRC1_RESULT[0], sizeof(mmAZALIA_CRC1_RESULT)/sizeof(mmAZALIA_CRC1_RESULT[0]), 0, 0 },
	{ "mmAZALIA_MEM_PWR_CTRL", REG_MMIO, 0x03ee, 2, &mmAZALIA_MEM_PWR_CTRL[0], sizeof(mmAZALIA_MEM_PWR_CTRL)/sizeof(mmAZALIA_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmAZALIA_MEM_PWR_STATUS", REG_MMIO, 0x03ef, 2, &mmAZALIA_MEM_PWR_STATUS[0], sizeof(mmAZALIA_MEM_PWR_STATUS)/sizeof(mmAZALIA_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID", REG_MMIO, 0x0406, 2, &mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0], sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID)/sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID", REG_MMIO, 0x0407, 2, &mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID[0], sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID)/sizeof(mmAZALIA_F0_CODEC_ROOT_PARAMETER_REVISION_ID[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL", REG_MMIO, 0x0408, 2, &mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL[0], sizeof(mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL)/sizeof(mmAZALIA_F0_CODEC_CHANNEL_COUNT_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL", REG_MMIO, 0x0409, 2, &mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL[0], sizeof(mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL)/sizeof(mmAZALIA_F0_CODEC_RESYNC_FIFO_CONTROL[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE", REG_MMIO, 0x040a, 2, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES", REG_MMIO, 0x040b, 2, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS", REG_MMIO, 0x040c, 2, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES", REG_MMIO, 0x040d, 2, &mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_PARAMETER_POWER_STATES[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE", REG_MMIO, 0x040e, 2, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_POWER_STATE[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET", REG_MMIO, 0x040f, 2, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESET[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID", REG_MMIO, 0x0410, 2, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0]), 0, 0 },
	{ "mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION", REG_MMIO, 0x0411, 2, &mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0], sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION)/sizeof(mmAZALIA_F0_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0]), 0, 0 },
	{ "mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY", REG_MMIO, 0x0412, 2, &mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY[0], sizeof(mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY)/sizeof(mmCC_RCU_DC_AUDIO_PORT_CONNECTIVITY[0]), 0, 0 },
	{ "mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY", REG_MMIO, 0x0413, 2, &mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY[0], sizeof(mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY)/sizeof(mmCC_RCU_DC_AUDIO_INPUT_PORT_CONNECTIVITY[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET0", REG_MMIO, 0x0415, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET0[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET0)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET0[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET1", REG_MMIO, 0x0416, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET1[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET1)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET1[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET2", REG_MMIO, 0x0417, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET2[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET2)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET2[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET3", REG_MMIO, 0x0418, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET3[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET3)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET3[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET4", REG_MMIO, 0x0419, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET4[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET4)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET4[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET5", REG_MMIO, 0x041a, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET5[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET5)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET5[0]), 0, 0 },
	{ "mmAZALIA_F0_GTC_GROUP_OFFSET6", REG_MMIO, 0x041b, 2, &mmAZALIA_F0_GTC_GROUP_OFFSET6[0], sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET6)/sizeof(mmAZALIA_F0_GTC_GROUP_OFFSET6[0]), 0, 0 },
	{ "mmREG_DC_AUDIO_PORT_CONNECTIVITY", REG_MMIO, 0x041c, 2, &mmREG_DC_AUDIO_PORT_CONNECTIVITY[0], sizeof(mmREG_DC_AUDIO_PORT_CONNECTIVITY)/sizeof(mmREG_DC_AUDIO_PORT_CONNECTIVITY[0]), 0, 0 },
	{ "mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY", REG_MMIO, 0x041d, 2, &mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY[0], sizeof(mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY)/sizeof(mmREG_DC_AUDIO_INPUT_PORT_CONNECTIVITY[0]), 0, 0 },
	{ "mmAZF0STREAM8_AZALIA_STREAM_INDEX", REG_MMIO, 0x0426, 2, &mmAZF0STREAM8_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM8_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM8_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM8_AZALIA_STREAM_DATA", REG_MMIO, 0x0427, 2, &mmAZF0STREAM8_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM8_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM8_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM9_AZALIA_STREAM_INDEX", REG_MMIO, 0x0428, 2, &mmAZF0STREAM9_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM9_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM9_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM9_AZALIA_STREAM_DATA", REG_MMIO, 0x0429, 2, &mmAZF0STREAM9_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM9_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM9_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM10_AZALIA_STREAM_INDEX", REG_MMIO, 0x042a, 2, &mmAZF0STREAM10_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM10_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM10_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM10_AZALIA_STREAM_DATA", REG_MMIO, 0x042b, 2, &mmAZF0STREAM10_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM10_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM10_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM11_AZALIA_STREAM_INDEX", REG_MMIO, 0x042c, 2, &mmAZF0STREAM11_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM11_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM11_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM11_AZALIA_STREAM_DATA", REG_MMIO, 0x042d, 2, &mmAZF0STREAM11_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM11_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM11_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM12_AZALIA_STREAM_INDEX", REG_MMIO, 0x042e, 2, &mmAZF0STREAM12_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM12_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM12_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM12_AZALIA_STREAM_DATA", REG_MMIO, 0x042f, 2, &mmAZF0STREAM12_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM12_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM12_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM13_AZALIA_STREAM_INDEX", REG_MMIO, 0x0430, 2, &mmAZF0STREAM13_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM13_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM13_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM13_AZALIA_STREAM_DATA", REG_MMIO, 0x0431, 2, &mmAZF0STREAM13_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM13_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM13_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM14_AZALIA_STREAM_INDEX", REG_MMIO, 0x0432, 2, &mmAZF0STREAM14_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM14_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM14_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM14_AZALIA_STREAM_DATA", REG_MMIO, 0x0433, 2, &mmAZF0STREAM14_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM14_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM14_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0STREAM15_AZALIA_STREAM_INDEX", REG_MMIO, 0x0434, 2, &mmAZF0STREAM15_AZALIA_STREAM_INDEX[0], sizeof(mmAZF0STREAM15_AZALIA_STREAM_INDEX)/sizeof(mmAZF0STREAM15_AZALIA_STREAM_INDEX[0]), 0, 0 },
	{ "mmAZF0STREAM15_AZALIA_STREAM_DATA", REG_MMIO, 0x0435, 2, &mmAZF0STREAM15_AZALIA_STREAM_DATA[0], sizeof(mmAZF0STREAM15_AZALIA_STREAM_DATA)/sizeof(mmAZF0STREAM15_AZALIA_STREAM_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x043a, 2, &mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x043b, 2, &mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x043e, 2, &mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x043f, 2, &mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x0442, 2, &mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x0443, 2, &mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x0446, 2, &mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x0447, 2, &mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x044a, 2, &mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x044b, 2, &mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x044e, 2, &mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x044f, 2, &mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x0452, 2, &mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x0453, 2, &mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX", REG_MMIO, 0x0456, 2, &mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0], sizeof(mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX)/sizeof(mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_INDEX[0]), 0, 0 },
	{ "mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA", REG_MMIO, 0x0457, 2, &mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0], sizeof(mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA)/sizeof(mmAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_ENDPOINT_DATA[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_CFG0", REG_MMIO, 0x048f, 2, &mmDCHUBBUB_SDPIF_CFG0[0], sizeof(mmDCHUBBUB_SDPIF_CFG0)/sizeof(mmDCHUBBUB_SDPIF_CFG0[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_CFG1", REG_MMIO, 0x0490, 2, &mmDCHUBBUB_SDPIF_CFG1[0], sizeof(mmDCHUBBUB_SDPIF_CFG1)/sizeof(mmDCHUBBUB_SDPIF_CFG1[0]), 0, 0 },
	{ "mmDCHUBBUB_FORCE_IO_STATUS_0", REG_MMIO, 0x0491, 2, &mmDCHUBBUB_FORCE_IO_STATUS_0[0], sizeof(mmDCHUBBUB_FORCE_IO_STATUS_0)/sizeof(mmDCHUBBUB_FORCE_IO_STATUS_0[0]), 0, 0 },
	{ "mmDCHUBBUB_FORCE_IO_STATUS_1", REG_MMIO, 0x0492, 2, &mmDCHUBBUB_FORCE_IO_STATUS_1[0], sizeof(mmDCHUBBUB_FORCE_IO_STATUS_1)/sizeof(mmDCHUBBUB_FORCE_IO_STATUS_1[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_FB_BASE", REG_MMIO, 0x0493, 2, &mmDCHUBBUB_SDPIF_FB_BASE[0], sizeof(mmDCHUBBUB_SDPIF_FB_BASE)/sizeof(mmDCHUBBUB_SDPIF_FB_BASE[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_FB_TOP", REG_MMIO, 0x0494, 2, &mmDCHUBBUB_SDPIF_FB_TOP[0], sizeof(mmDCHUBBUB_SDPIF_FB_TOP)/sizeof(mmDCHUBBUB_SDPIF_FB_TOP[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_FB_OFFSET", REG_MMIO, 0x0495, 2, &mmDCHUBBUB_SDPIF_FB_OFFSET[0], sizeof(mmDCHUBBUB_SDPIF_FB_OFFSET)/sizeof(mmDCHUBBUB_SDPIF_FB_OFFSET[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_AGP_BOT", REG_MMIO, 0x0496, 2, &mmDCHUBBUB_SDPIF_AGP_BOT[0], sizeof(mmDCHUBBUB_SDPIF_AGP_BOT)/sizeof(mmDCHUBBUB_SDPIF_AGP_BOT[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_AGP_TOP", REG_MMIO, 0x0497, 2, &mmDCHUBBUB_SDPIF_AGP_TOP[0], sizeof(mmDCHUBBUB_SDPIF_AGP_TOP)/sizeof(mmDCHUBBUB_SDPIF_AGP_TOP[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_AGP_BASE", REG_MMIO, 0x0498, 2, &mmDCHUBBUB_SDPIF_AGP_BASE[0], sizeof(mmDCHUBBUB_SDPIF_AGP_BASE)/sizeof(mmDCHUBBUB_SDPIF_AGP_BASE[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_APER_BASE", REG_MMIO, 0x0499, 2, &mmDCHUBBUB_SDPIF_APER_BASE[0], sizeof(mmDCHUBBUB_SDPIF_APER_BASE)/sizeof(mmDCHUBBUB_SDPIF_APER_BASE[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_APER_TOP", REG_MMIO, 0x049a, 2, &mmDCHUBBUB_SDPIF_APER_TOP[0], sizeof(mmDCHUBBUB_SDPIF_APER_TOP)/sizeof(mmDCHUBBUB_SDPIF_APER_TOP[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_APER_DEF_0", REG_MMIO, 0x049b, 2, &mmDCHUBBUB_SDPIF_APER_DEF_0[0], sizeof(mmDCHUBBUB_SDPIF_APER_DEF_0)/sizeof(mmDCHUBBUB_SDPIF_APER_DEF_0[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_APER_DEF_1", REG_MMIO, 0x049c, 2, &mmDCHUBBUB_SDPIF_APER_DEF_1[0], sizeof(mmDCHUBBUB_SDPIF_APER_DEF_1)/sizeof(mmDCHUBBUB_SDPIF_APER_DEF_1[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MMIO_CNTRL_0", REG_MMIO, 0x049d, 2, &mmDCHUBBUB_SDPIF_MMIO_CNTRL_0[0], sizeof(mmDCHUBBUB_SDPIF_MMIO_CNTRL_0)/sizeof(mmDCHUBBUB_SDPIF_MMIO_CNTRL_0[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MMIO_CNTRL_1", REG_MMIO, 0x049e, 2, &mmDCHUBBUB_SDPIF_MMIO_CNTRL_1[0], sizeof(mmDCHUBBUB_SDPIF_MMIO_CNTRL_1)/sizeof(mmDCHUBBUB_SDPIF_MMIO_CNTRL_1[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MMIO_CNTRL_W", REG_MMIO, 0x049f, 2, &mmDCHUBBUB_SDPIF_MMIO_CNTRL_W[0], sizeof(mmDCHUBBUB_SDPIF_MMIO_CNTRL_W)/sizeof(mmDCHUBBUB_SDPIF_MMIO_CNTRL_W[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_BASE_LO_0", REG_MMIO, 0x04a0, 2, &mmDCHUBBUB_SDPIF_MARC_BASE_LO_0[0], sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_LO_0)/sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_LO_0[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_BASE_HI_0", REG_MMIO, 0x04a1, 2, &mmDCHUBBUB_SDPIF_MARC_BASE_HI_0[0], sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_HI_0)/sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_HI_0[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_RELOC_LO_0", REG_MMIO, 0x04a2, 2, &mmDCHUBBUB_SDPIF_MARC_RELOC_LO_0[0], sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_LO_0)/sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_LO_0[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_RELOC_HI_0", REG_MMIO, 0x04a3, 2, &mmDCHUBBUB_SDPIF_MARC_RELOC_HI_0[0], sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_HI_0)/sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_HI_0[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_0", REG_MMIO, 0x04a4, 2, &mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_0[0], sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_0)/sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_0[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_0", REG_MMIO, 0x04a5, 2, &mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_0[0], sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_0)/sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_0[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_BASE_LO_1", REG_MMIO, 0x04a6, 2, &mmDCHUBBUB_SDPIF_MARC_BASE_LO_1[0], sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_LO_1)/sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_LO_1[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_BASE_HI_1", REG_MMIO, 0x04a7, 2, &mmDCHUBBUB_SDPIF_MARC_BASE_HI_1[0], sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_HI_1)/sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_HI_1[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_RELOC_LO_1", REG_MMIO, 0x04a8, 2, &mmDCHUBBUB_SDPIF_MARC_RELOC_LO_1[0], sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_LO_1)/sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_LO_1[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_RELOC_HI_1", REG_MMIO, 0x04a9, 2, &mmDCHUBBUB_SDPIF_MARC_RELOC_HI_1[0], sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_HI_1)/sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_HI_1[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_1", REG_MMIO, 0x04aa, 2, &mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_1[0], sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_1)/sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_1[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_1", REG_MMIO, 0x04ab, 2, &mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_1[0], sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_1)/sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_1[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_BASE_LO_2", REG_MMIO, 0x04ac, 2, &mmDCHUBBUB_SDPIF_MARC_BASE_LO_2[0], sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_LO_2)/sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_LO_2[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_BASE_HI_2", REG_MMIO, 0x04ad, 2, &mmDCHUBBUB_SDPIF_MARC_BASE_HI_2[0], sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_HI_2)/sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_HI_2[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_RELOC_LO_2", REG_MMIO, 0x04ae, 2, &mmDCHUBBUB_SDPIF_MARC_RELOC_LO_2[0], sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_LO_2)/sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_LO_2[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_RELOC_HI_2", REG_MMIO, 0x04af, 2, &mmDCHUBBUB_SDPIF_MARC_RELOC_HI_2[0], sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_HI_2)/sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_HI_2[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_2", REG_MMIO, 0x04b0, 2, &mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_2[0], sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_2)/sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_2[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_2", REG_MMIO, 0x04b1, 2, &mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_2[0], sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_2)/sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_2[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_BASE_LO_3", REG_MMIO, 0x04b2, 2, &mmDCHUBBUB_SDPIF_MARC_BASE_LO_3[0], sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_LO_3)/sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_LO_3[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_BASE_HI_3", REG_MMIO, 0x04b3, 2, &mmDCHUBBUB_SDPIF_MARC_BASE_HI_3[0], sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_HI_3)/sizeof(mmDCHUBBUB_SDPIF_MARC_BASE_HI_3[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_RELOC_LO_3", REG_MMIO, 0x04b4, 2, &mmDCHUBBUB_SDPIF_MARC_RELOC_LO_3[0], sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_LO_3)/sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_LO_3[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_RELOC_HI_3", REG_MMIO, 0x04b5, 2, &mmDCHUBBUB_SDPIF_MARC_RELOC_HI_3[0], sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_HI_3)/sizeof(mmDCHUBBUB_SDPIF_MARC_RELOC_HI_3[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_3", REG_MMIO, 0x04b6, 2, &mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_3[0], sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_3)/sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_LO_3[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_3", REG_MMIO, 0x04b7, 2, &mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_3[0], sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_3)/sizeof(mmDCHUBBUB_SDPIF_MARC_LENGTH_HI_3[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_PIPE_SEC_LVL", REG_MMIO, 0x04b8, 2, &mmDCHUBBUB_SDPIF_PIPE_SEC_LVL[0], sizeof(mmDCHUBBUB_SDPIF_PIPE_SEC_LVL)/sizeof(mmDCHUBBUB_SDPIF_PIPE_SEC_LVL[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MEM_PWR_CTRL", REG_MMIO, 0x04b9, 2, &mmDCHUBBUB_SDPIF_MEM_PWR_CTRL[0], sizeof(mmDCHUBBUB_SDPIF_MEM_PWR_CTRL)/sizeof(mmDCHUBBUB_SDPIF_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCHUBBUB_SDPIF_MEM_PWR_STATUS", REG_MMIO, 0x04ba, 2, &mmDCHUBBUB_SDPIF_MEM_PWR_STATUS[0], sizeof(mmDCHUBBUB_SDPIF_MEM_PWR_STATUS)/sizeof(mmDCHUBBUB_SDPIF_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG", REG_MMIO, 0x04cf, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG0_0", REG_MMIO, 0x04d0, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG0_0[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG0_0)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG0_0[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG0_1", REG_MMIO, 0x04d1, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG0_1[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG0_1)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG0_1[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG1_0", REG_MMIO, 0x04d2, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG1_0[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG1_0)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG1_0[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG1_1", REG_MMIO, 0x04d3, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG1_1[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG1_1)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG1_1[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG2_0", REG_MMIO, 0x04d4, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG2_0[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG2_0)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG2_0[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG2_1", REG_MMIO, 0x04d5, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG2_1[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG2_1)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG2_1[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG3_0", REG_MMIO, 0x04d6, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG3_0[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG3_0)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG3_0[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG3_1", REG_MMIO, 0x04d7, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG3_1[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG3_1)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG3_1[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG4_0", REG_MMIO, 0x04d8, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG4_0[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG4_0)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG4_0[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG4_1", REG_MMIO, 0x04d9, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG4_1[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG4_1)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG4_1[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG5_0", REG_MMIO, 0x04da, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG5_0[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG5_0)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG5_0[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG5_1", REG_MMIO, 0x04db, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG5_1[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG5_1)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG5_1[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG6_0", REG_MMIO, 0x04dc, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG6_0[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG6_0)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG6_0[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG6_1", REG_MMIO, 0x04dd, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG6_1[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG6_1)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG6_1[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG7_0", REG_MMIO, 0x04de, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG7_0[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG7_0)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG7_0[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_DCC_CFG7_1", REG_MMIO, 0x04df, 2, &mmDCHUBBUB_RET_PATH_DCC_CFG7_1[0], sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG7_1)/sizeof(mmDCHUBBUB_RET_PATH_DCC_CFG7_1[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_MEM_PWR_CTRL", REG_MMIO, 0x04e0, 2, &mmDCHUBBUB_RET_PATH_MEM_PWR_CTRL[0], sizeof(mmDCHUBBUB_RET_PATH_MEM_PWR_CTRL)/sizeof(mmDCHUBBUB_RET_PATH_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDCHUBBUB_RET_PATH_MEM_PWR_STATUS", REG_MMIO, 0x04e1, 2, &mmDCHUBBUB_RET_PATH_MEM_PWR_STATUS[0], sizeof(mmDCHUBBUB_RET_PATH_MEM_PWR_STATUS)/sizeof(mmDCHUBBUB_RET_PATH_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDCHUBBUB_CRC_CTRL", REG_MMIO, 0x04e2, 2, &mmDCHUBBUB_CRC_CTRL[0], sizeof(mmDCHUBBUB_CRC_CTRL)/sizeof(mmDCHUBBUB_CRC_CTRL[0]), 0, 0 },
	{ "mmDCHUBBUB_CRC0_VAL_R_G", REG_MMIO, 0x04e3, 2, &mmDCHUBBUB_CRC0_VAL_R_G[0], sizeof(mmDCHUBBUB_CRC0_VAL_R_G)/sizeof(mmDCHUBBUB_CRC0_VAL_R_G[0]), 0, 0 },
	{ "mmDCHUBBUB_CRC0_VAL_B_A", REG_MMIO, 0x04e4, 2, &mmDCHUBBUB_CRC0_VAL_B_A[0], sizeof(mmDCHUBBUB_CRC0_VAL_B_A)/sizeof(mmDCHUBBUB_CRC0_VAL_B_A[0]), 0, 0 },
	{ "mmDCHUBBUB_CRC1_VAL_R_G", REG_MMIO, 0x04e5, 2, &mmDCHUBBUB_CRC1_VAL_R_G[0], sizeof(mmDCHUBBUB_CRC1_VAL_R_G)/sizeof(mmDCHUBBUB_CRC1_VAL_R_G[0]), 0, 0 },
	{ "mmDCHUBBUB_CRC1_VAL_B_A", REG_MMIO, 0x04e6, 2, &mmDCHUBBUB_CRC1_VAL_B_A[0], sizeof(mmDCHUBBUB_CRC1_VAL_B_A)/sizeof(mmDCHUBBUB_CRC1_VAL_B_A[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_DF_REQ_OUTSTAND", REG_MMIO, 0x0505, 2, &mmDCHUBBUB_ARB_DF_REQ_OUTSTAND[0], sizeof(mmDCHUBBUB_ARB_DF_REQ_OUTSTAND)/sizeof(mmDCHUBBUB_ARB_DF_REQ_OUTSTAND[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_SAT_LEVEL", REG_MMIO, 0x0506, 2, &mmDCHUBBUB_ARB_SAT_LEVEL[0], sizeof(mmDCHUBBUB_ARB_SAT_LEVEL)/sizeof(mmDCHUBBUB_ARB_SAT_LEVEL[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_QOS_FORCE", REG_MMIO, 0x0507, 2, &mmDCHUBBUB_ARB_QOS_FORCE[0], sizeof(mmDCHUBBUB_ARB_QOS_FORCE)/sizeof(mmDCHUBBUB_ARB_QOS_FORCE[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_DRAM_STATE_CNTL", REG_MMIO, 0x0508, 2, &mmDCHUBBUB_ARB_DRAM_STATE_CNTL[0], sizeof(mmDCHUBBUB_ARB_DRAM_STATE_CNTL)/sizeof(mmDCHUBBUB_ARB_DRAM_STATE_CNTL[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A", REG_MMIO, 0x0509, 2, &mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A[0], sizeof(mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A)/sizeof(mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_A[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A", REG_MMIO, 0x050a, 2, &mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A[0], sizeof(mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A)/sizeof(mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_A[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A", REG_MMIO, 0x050b, 2, &mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A[0], sizeof(mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A)/sizeof(mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_A[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A", REG_MMIO, 0x050c, 2, &mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A[0], sizeof(mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A)/sizeof(mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_A[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A", REG_MMIO, 0x050d, 2, &mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A[0], sizeof(mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A)/sizeof(mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_A[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B", REG_MMIO, 0x050e, 2, &mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B[0], sizeof(mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B)/sizeof(mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_B[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B", REG_MMIO, 0x050f, 2, &mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B[0], sizeof(mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B)/sizeof(mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_B[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B", REG_MMIO, 0x0510, 2, &mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B[0], sizeof(mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B)/sizeof(mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_B[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B", REG_MMIO, 0x0511, 2, &mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B[0], sizeof(mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B)/sizeof(mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_B[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B", REG_MMIO, 0x0512, 2, &mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B[0], sizeof(mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B)/sizeof(mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_B[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C", REG_MMIO, 0x0513, 2, &mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C[0], sizeof(mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C)/sizeof(mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_C[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C", REG_MMIO, 0x0514, 2, &mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C[0], sizeof(mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C)/sizeof(mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_C[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C", REG_MMIO, 0x0515, 2, &mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C[0], sizeof(mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C)/sizeof(mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_C[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C", REG_MMIO, 0x0516, 2, &mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C[0], sizeof(mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C)/sizeof(mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_C[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C", REG_MMIO, 0x0517, 2, &mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C[0], sizeof(mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C)/sizeof(mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_C[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D", REG_MMIO, 0x0518, 2, &mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D[0], sizeof(mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D)/sizeof(mmDCHUBBUB_ARB_DATA_URGENCY_WATERMARK_D[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D", REG_MMIO, 0x0519, 2, &mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D[0], sizeof(mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D)/sizeof(mmDCHUBBUB_ARB_PTE_META_URGENCY_WATERMARK_D[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D", REG_MMIO, 0x051a, 2, &mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D[0], sizeof(mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D)/sizeof(mmDCHUBBUB_ARB_ALLOW_SR_ENTER_WATERMARK_D[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D", REG_MMIO, 0x051b, 2, &mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D[0], sizeof(mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D)/sizeof(mmDCHUBBUB_ARB_ALLOW_SR_EXIT_WATERMARK_D[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D", REG_MMIO, 0x051c, 2, &mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D[0], sizeof(mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D)/sizeof(mmDCHUBBUB_ARB_ALLOW_DRAM_CLK_CHANGE_WATERMARK_D[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL", REG_MMIO, 0x051d, 2, &mmDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL[0], sizeof(mmDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL)/sizeof(mmDCHUBBUB_ARB_WATERMARK_CHANGE_CNTL[0]), 0, 0 },
	{ "mmDCHUBBUB_ARB_TIMEOUT_ENABLE", REG_MMIO, 0x051e, 2, &mmDCHUBBUB_ARB_TIMEOUT_ENABLE[0], sizeof(mmDCHUBBUB_ARB_TIMEOUT_ENABLE)/sizeof(mmDCHUBBUB_ARB_TIMEOUT_ENABLE[0]), 0, 0 },
	{ "mmDCHUBBUB_GLOBAL_TIMER_CNTL", REG_MMIO, 0x051f, 2, &mmDCHUBBUB_GLOBAL_TIMER_CNTL[0], sizeof(mmDCHUBBUB_GLOBAL_TIMER_CNTL)/sizeof(mmDCHUBBUB_GLOBAL_TIMER_CNTL[0]), 0, 0 },
	{ "mmSURFACE_CHECK0_ADDRESS_LSB", REG_MMIO, 0x0520, 2, &mmSURFACE_CHECK0_ADDRESS_LSB[0], sizeof(mmSURFACE_CHECK0_ADDRESS_LSB)/sizeof(mmSURFACE_CHECK0_ADDRESS_LSB[0]), 0, 0 },
	{ "mmSURFACE_CHECK0_ADDRESS_MSB", REG_MMIO, 0x0521, 2, &mmSURFACE_CHECK0_ADDRESS_MSB[0], sizeof(mmSURFACE_CHECK0_ADDRESS_MSB)/sizeof(mmSURFACE_CHECK0_ADDRESS_MSB[0]), 0, 0 },
	{ "mmSURFACE_CHECK1_ADDRESS_LSB", REG_MMIO, 0x0522, 2, &mmSURFACE_CHECK1_ADDRESS_LSB[0], sizeof(mmSURFACE_CHECK1_ADDRESS_LSB)/sizeof(mmSURFACE_CHECK1_ADDRESS_LSB[0]), 0, 0 },
	{ "mmSURFACE_CHECK1_ADDRESS_MSB", REG_MMIO, 0x0523, 2, &mmSURFACE_CHECK1_ADDRESS_MSB[0], sizeof(mmSURFACE_CHECK1_ADDRESS_MSB)/sizeof(mmSURFACE_CHECK1_ADDRESS_MSB[0]), 0, 0 },
	{ "mmSURFACE_CHECK2_ADDRESS_LSB", REG_MMIO, 0x0524, 2, &mmSURFACE_CHECK2_ADDRESS_LSB[0], sizeof(mmSURFACE_CHECK2_ADDRESS_LSB)/sizeof(mmSURFACE_CHECK2_ADDRESS_LSB[0]), 0, 0 },
	{ "mmSURFACE_CHECK2_ADDRESS_MSB", REG_MMIO, 0x0525, 2, &mmSURFACE_CHECK2_ADDRESS_MSB[0], sizeof(mmSURFACE_CHECK2_ADDRESS_MSB)/sizeof(mmSURFACE_CHECK2_ADDRESS_MSB[0]), 0, 0 },
	{ "mmSURFACE_CHECK3_ADDRESS_LSB", REG_MMIO, 0x0526, 2, &mmSURFACE_CHECK3_ADDRESS_LSB[0], sizeof(mmSURFACE_CHECK3_ADDRESS_LSB)/sizeof(mmSURFACE_CHECK3_ADDRESS_LSB[0]), 0, 0 },
	{ "mmSURFACE_CHECK3_ADDRESS_MSB", REG_MMIO, 0x0527, 2, &mmSURFACE_CHECK3_ADDRESS_MSB[0], sizeof(mmSURFACE_CHECK3_ADDRESS_MSB)/sizeof(mmSURFACE_CHECK3_ADDRESS_MSB[0]), 0, 0 },
	{ "mmVTG0_CONTROL", REG_MMIO, 0x0528, 2, &mmVTG0_CONTROL[0], sizeof(mmVTG0_CONTROL)/sizeof(mmVTG0_CONTROL[0]), 0, 0 },
	{ "mmVTG1_CONTROL", REG_MMIO, 0x0529, 2, &mmVTG1_CONTROL[0], sizeof(mmVTG1_CONTROL)/sizeof(mmVTG1_CONTROL[0]), 0, 0 },
	{ "mmVTG2_CONTROL", REG_MMIO, 0x052a, 2, &mmVTG2_CONTROL[0], sizeof(mmVTG2_CONTROL)/sizeof(mmVTG2_CONTROL[0]), 0, 0 },
	{ "mmVTG3_CONTROL", REG_MMIO, 0x052b, 2, &mmVTG3_CONTROL[0], sizeof(mmVTG3_CONTROL)/sizeof(mmVTG3_CONTROL[0]), 0, 0 },
	{ "mmVTG4_CONTROL", REG_MMIO, 0x052c, 2, &mmVTG4_CONTROL[0], sizeof(mmVTG4_CONTROL)/sizeof(mmVTG4_CONTROL[0]), 0, 0 },
	{ "mmVTG5_CONTROL", REG_MMIO, 0x052d, 2, &mmVTG5_CONTROL[0], sizeof(mmVTG5_CONTROL)/sizeof(mmVTG5_CONTROL[0]), 0, 0 },
	{ "mmDCHUBBUB_SOFT_RESET", REG_MMIO, 0x052e, 2, &mmDCHUBBUB_SOFT_RESET[0], sizeof(mmDCHUBBUB_SOFT_RESET)/sizeof(mmDCHUBBUB_SOFT_RESET[0]), 0, 0 },
	{ "mmDCHUBBUB_CLOCK_CNTL", REG_MMIO, 0x052f, 2, &mmDCHUBBUB_CLOCK_CNTL[0], sizeof(mmDCHUBBUB_CLOCK_CNTL)/sizeof(mmDCHUBBUB_CLOCK_CNTL[0]), 0, 0 },
	{ "mmDCFCLK_CNTL", REG_MMIO, 0x0530, 2, &mmDCFCLK_CNTL[0], sizeof(mmDCFCLK_CNTL)/sizeof(mmDCFCLK_CNTL[0]), 0, 0 },
	{ "mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL", REG_MMIO, 0x0531, 2, &mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL[0], sizeof(mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL)/sizeof(mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL[0]), 0, 0 },
	{ "mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL2", REG_MMIO, 0x0532, 2, &mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL2[0], sizeof(mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL2)/sizeof(mmDCHUBBUB_PERFORMANCE_MEASUREMENT_CNTL2[0]), 0, 0 },
	{ "mmDCHUBBUB_VLINE_SNAPSHOT", REG_MMIO, 0x0533, 2, &mmDCHUBBUB_VLINE_SNAPSHOT[0], sizeof(mmDCHUBBUB_VLINE_SNAPSHOT)/sizeof(mmDCHUBBUB_VLINE_SNAPSHOT[0]), 0, 0 },
	{ "mmDCHUBBUB_SPARE", REG_MMIO, 0x0534, 2, &mmDCHUBBUB_SPARE[0], sizeof(mmDCHUBBUB_SPARE)/sizeof(mmDCHUBBUB_SPARE[0]), 0, 0 },
	{ "mmDCHUBBUB_TEST_DEBUG_INDEX", REG_MMIO, 0x053a, 2, NULL, 0, 0, 0 },
	{ "mmDCHUBBUB_TEST_DEBUG_DATA", REG_MMIO, 0x053b, 2, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON7_PERFCOUNTER_CNTL", REG_MMIO, 0x054d, 2, &mmDC_PERFMON7_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON7_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON7_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFCOUNTER_CNTL2", REG_MMIO, 0x054e, 2, &mmDC_PERFMON7_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON7_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON7_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFCOUNTER_STATE", REG_MMIO, 0x054f, 2, &mmDC_PERFMON7_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON7_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON7_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CNTL", REG_MMIO, 0x0550, 2, &mmDC_PERFMON7_PERFMON_CNTL[0], sizeof(mmDC_PERFMON7_PERFMON_CNTL)/sizeof(mmDC_PERFMON7_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CNTL2", REG_MMIO, 0x0551, 2, &mmDC_PERFMON7_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON7_PERFMON_CNTL2)/sizeof(mmDC_PERFMON7_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0552, 2, &mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON7_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_CVALUE_LOW", REG_MMIO, 0x0553, 2, &mmDC_PERFMON7_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON7_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON7_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_HI", REG_MMIO, 0x0554, 2, &mmDC_PERFMON7_PERFMON_HI[0], sizeof(mmDC_PERFMON7_PERFMON_HI)/sizeof(mmDC_PERFMON7_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON7_PERFMON_LOW", REG_MMIO, 0x0555, 2, &mmDC_PERFMON7_PERFMON_LOW[0], sizeof(mmDC_PERFMON7_PERFMON_LOW)/sizeof(mmDC_PERFMON7_PERFMON_LOW[0]), 0, 0 },
	{ "mmHUBP0_DCSURF_SURFACE_CONFIG", REG_MMIO, 0x0559, 2, &mmHUBP0_DCSURF_SURFACE_CONFIG[0], sizeof(mmHUBP0_DCSURF_SURFACE_CONFIG)/sizeof(mmHUBP0_DCSURF_SURFACE_CONFIG[0]), 0, 0 },
	{ "mmHUBP0_DCSURF_ADDR_CONFIG", REG_MMIO, 0x055a, 2, &mmHUBP0_DCSURF_ADDR_CONFIG[0], sizeof(mmHUBP0_DCSURF_ADDR_CONFIG)/sizeof(mmHUBP0_DCSURF_ADDR_CONFIG[0]), 0, 0 },
	{ "mmHUBP0_DCSURF_TILING_CONFIG", REG_MMIO, 0x055b, 2, &mmHUBP0_DCSURF_TILING_CONFIG[0], sizeof(mmHUBP0_DCSURF_TILING_CONFIG)/sizeof(mmHUBP0_DCSURF_TILING_CONFIG[0]), 0, 0 },
	{ "mmHUBP0_DCSURF_PRI_VIEWPORT_START", REG_MMIO, 0x055c, 2, &mmHUBP0_DCSURF_PRI_VIEWPORT_START[0], sizeof(mmHUBP0_DCSURF_PRI_VIEWPORT_START)/sizeof(mmHUBP0_DCSURF_PRI_VIEWPORT_START[0]), 0, 0 },
	{ "mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION", REG_MMIO, 0x055d, 2, &mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION[0], sizeof(mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION)/sizeof(mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION[0]), 0, 0 },
	{ "mmHUBP0_DCSURF_PRI_VIEWPORT_START_C", REG_MMIO, 0x055e, 2, &mmHUBP0_DCSURF_PRI_VIEWPORT_START_C[0], sizeof(mmHUBP0_DCSURF_PRI_VIEWPORT_START_C)/sizeof(mmHUBP0_DCSURF_PRI_VIEWPORT_START_C[0]), 0, 0 },
	{ "mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C", REG_MMIO, 0x055f, 2, &mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C[0], sizeof(mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C)/sizeof(mmHUBP0_DCSURF_PRI_VIEWPORT_DIMENSION_C[0]), 0, 0 },
	{ "mmHUBP0_DCSURF_SEC_VIEWPORT_START", REG_MMIO, 0x0560, 2, &mmHUBP0_DCSURF_SEC_VIEWPORT_START[0], sizeof(mmHUBP0_DCSURF_SEC_VIEWPORT_START)/sizeof(mmHUBP0_DCSURF_SEC_VIEWPORT_START[0]), 0, 0 },
	{ "mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION", REG_MMIO, 0x0561, 2, &mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION[0], sizeof(mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION)/sizeof(mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION[0]), 0, 0 },
	{ "mmHUBP0_DCSURF_SEC_VIEWPORT_START_C", REG_MMIO, 0x0562, 2, &mmHUBP0_DCSURF_SEC_VIEWPORT_START_C[0], sizeof(mmHUBP0_DCSURF_SEC_VIEWPORT_START_C)/sizeof(mmHUBP0_DCSURF_SEC_VIEWPORT_START_C[0]), 0, 0 },
	{ "mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C", REG_MMIO, 0x0563, 2, &mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C[0], sizeof(mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C)/sizeof(mmHUBP0_DCSURF_SEC_VIEWPORT_DIMENSION_C[0]), 0, 0 },
	{ "mmHUBP0_DCHUBP_REQ_SIZE_CONFIG", REG_MMIO, 0x0564, 2, &mmHUBP0_DCHUBP_REQ_SIZE_CONFIG[0], sizeof(mmHUBP0_DCHUBP_REQ_SIZE_CONFIG)/sizeof(mmHUBP0_DCHUBP_REQ_SIZE_CONFIG[0]), 0, 0 },
	{ "mmHUBP0_DCHUBP_REQ_SIZE_CONFIG_C", REG_MMIO, 0x0565, 2, &mmHUBP0_DCHUBP_REQ_SIZE_CONFIG_C[0], sizeof(mmHUBP0_DCHUBP_REQ_SIZE_CONFIG_C)/sizeof(mmHUBP0_DCHUBP_REQ_SIZE_CONFIG_C[0]), 0, 0 },
	{ "mmHUBP0_DCHUBP_CNTL", REG_MMIO, 0x0566, 2, &mmHUBP0_DCHUBP_CNTL[0], sizeof(mmHUBP0_DCHUBP_CNTL)/sizeof(mmHUBP0_DCHUBP_CNTL[0]), 0, 0 },
	{ "mmHUBP0_HUBP_CLK_CNTL", REG_MMIO, 0x0567, 2, &mmHUBP0_HUBP_CLK_CNTL[0], sizeof(mmHUBP0_HUBP_CLK_CNTL)/sizeof(mmHUBP0_HUBP_CLK_CNTL[0]), 0, 0 },
	{ "mmHUBP0_DCHUBP_VMPG_CONFIG", REG_MMIO, 0x0568, 2, &mmHUBP0_DCHUBP_VMPG_CONFIG[0], sizeof(mmHUBP0_DCHUBP_VMPG_CONFIG)/sizeof(mmHUBP0_DCHUBP_VMPG_CONFIG[0]), 0, 0 },
	{ "mmHUBP0_HUBPREQ_DEBUG_DB", REG_MMIO, 0x0569, 2, &mmHUBP0_HUBPREQ_DEBUG_DB[0], sizeof(mmHUBP0_HUBPREQ_DEBUG_DB)/sizeof(mmHUBP0_HUBPREQ_DEBUG_DB[0]), 0, 0 },
	{ "mmHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK", REG_MMIO, 0x056e, 2, &mmHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK[0], sizeof(mmHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK)/sizeof(mmHUBP0_HUBP_MEASURE_WIN_CTRL_DCFCLK[0]), 0, 0 },
	{ "mmHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK", REG_MMIO, 0x056f, 2, &mmHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK[0], sizeof(mmHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK)/sizeof(mmHUBP0_HUBP_MEASURE_WIN_CTRL_DPPCLK[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SURFACE_PITCH", REG_MMIO, 0x057b, 2, &mmHUBPREQ0_DCSURF_SURFACE_PITCH[0], sizeof(mmHUBPREQ0_DCSURF_SURFACE_PITCH)/sizeof(mmHUBPREQ0_DCSURF_SURFACE_PITCH[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SURFACE_PITCH_C", REG_MMIO, 0x057c, 2, &mmHUBPREQ0_DCSURF_SURFACE_PITCH_C[0], sizeof(mmHUBPREQ0_DCSURF_SURFACE_PITCH_C)/sizeof(mmHUBPREQ0_DCSURF_SURFACE_PITCH_C[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x057d, 2, &mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS)/sizeof(mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x057e, 2, &mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C", REG_MMIO, 0x057f, 2, &mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x0580, 2, &mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ0_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x0581, 2, &mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS)/sizeof(mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0582, 2, &mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C", REG_MMIO, 0x0583, 2, &mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x0584, 2, &mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ0_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS", REG_MMIO, 0x0585, 2, &mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS)/sizeof(mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0586, 2, &mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C", REG_MMIO, 0x0587, 2, &mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x0588, 2, &mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ0_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS", REG_MMIO, 0x0589, 2, &mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS)/sizeof(mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x058a, 2, &mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C", REG_MMIO, 0x058b, 2, &mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x058c, 2, &mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ0_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SURFACE_CONTROL", REG_MMIO, 0x058d, 2, &mmHUBPREQ0_DCSURF_SURFACE_CONTROL[0], sizeof(mmHUBPREQ0_DCSURF_SURFACE_CONTROL)/sizeof(mmHUBPREQ0_DCSURF_SURFACE_CONTROL[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_FLIP_CONTROL", REG_MMIO, 0x058e, 2, &mmHUBPREQ0_DCSURF_FLIP_CONTROL[0], sizeof(mmHUBPREQ0_DCSURF_FLIP_CONTROL)/sizeof(mmHUBPREQ0_DCSURF_FLIP_CONTROL[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_FLIP_CONTROL2", REG_MMIO, 0x058f, 2, &mmHUBPREQ0_DCSURF_FLIP_CONTROL2[0], sizeof(mmHUBPREQ0_DCSURF_FLIP_CONTROL2)/sizeof(mmHUBPREQ0_DCSURF_FLIP_CONTROL2[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_FRAME_PACING_CONTROL", REG_MMIO, 0x0590, 2, &mmHUBPREQ0_DCSURF_FRAME_PACING_CONTROL[0], sizeof(mmHUBPREQ0_DCSURF_FRAME_PACING_CONTROL)/sizeof(mmHUBPREQ0_DCSURF_FRAME_PACING_CONTROL[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_FRAME_PACING_TIME", REG_MMIO, 0x0591, 2, &mmHUBPREQ0_DCSURF_FRAME_PACING_TIME[0], sizeof(mmHUBPREQ0_DCSURF_FRAME_PACING_TIME)/sizeof(mmHUBPREQ0_DCSURF_FRAME_PACING_TIME[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT", REG_MMIO, 0x0592, 2, &mmHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT[0], sizeof(mmHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT)/sizeof(mmHUBPREQ0_DCSURF_SURFACE_FLIP_INTERRUPT[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SURFACE_INUSE", REG_MMIO, 0x0593, 2, &mmHUBPREQ0_DCSURF_SURFACE_INUSE[0], sizeof(mmHUBPREQ0_DCSURF_SURFACE_INUSE)/sizeof(mmHUBPREQ0_DCSURF_SURFACE_INUSE[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH", REG_MMIO, 0x0594, 2, &mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH[0], sizeof(mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH)/sizeof(mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SURFACE_INUSE_C", REG_MMIO, 0x0595, 2, &mmHUBPREQ0_DCSURF_SURFACE_INUSE_C[0], sizeof(mmHUBPREQ0_DCSURF_SURFACE_INUSE_C)/sizeof(mmHUBPREQ0_DCSURF_SURFACE_INUSE_C[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C", REG_MMIO, 0x0596, 2, &mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C[0], sizeof(mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C)/sizeof(mmHUBPREQ0_DCSURF_SURFACE_INUSE_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE", REG_MMIO, 0x0597, 2, &mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE[0], sizeof(mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE)/sizeof(mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH", REG_MMIO, 0x0598, 2, &mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH[0], sizeof(mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH)/sizeof(mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C", REG_MMIO, 0x0599, 2, &mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C[0], sizeof(mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C)/sizeof(mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_C[0]), 0, 0 },
	{ "mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C", REG_MMIO, 0x059a, 2, &mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C[0], sizeof(mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C)/sizeof(mmHUBPREQ0_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_EXPANSION_MODE", REG_MMIO, 0x059b, 2, &mmHUBPREQ0_DCN_EXPANSION_MODE[0], sizeof(mmHUBPREQ0_DCN_EXPANSION_MODE)/sizeof(mmHUBPREQ0_DCN_EXPANSION_MODE[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_TTU_QOS_WM", REG_MMIO, 0x059c, 2, &mmHUBPREQ0_DCN_TTU_QOS_WM[0], sizeof(mmHUBPREQ0_DCN_TTU_QOS_WM)/sizeof(mmHUBPREQ0_DCN_TTU_QOS_WM[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_GLOBAL_TTU_CNTL", REG_MMIO, 0x059d, 2, &mmHUBPREQ0_DCN_GLOBAL_TTU_CNTL[0], sizeof(mmHUBPREQ0_DCN_GLOBAL_TTU_CNTL)/sizeof(mmHUBPREQ0_DCN_GLOBAL_TTU_CNTL[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_SURF0_TTU_CNTL0", REG_MMIO, 0x059e, 2, &mmHUBPREQ0_DCN_SURF0_TTU_CNTL0[0], sizeof(mmHUBPREQ0_DCN_SURF0_TTU_CNTL0)/sizeof(mmHUBPREQ0_DCN_SURF0_TTU_CNTL0[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_SURF0_TTU_CNTL1", REG_MMIO, 0x059f, 2, &mmHUBPREQ0_DCN_SURF0_TTU_CNTL1[0], sizeof(mmHUBPREQ0_DCN_SURF0_TTU_CNTL1)/sizeof(mmHUBPREQ0_DCN_SURF0_TTU_CNTL1[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_SURF1_TTU_CNTL0", REG_MMIO, 0x05a0, 2, &mmHUBPREQ0_DCN_SURF1_TTU_CNTL0[0], sizeof(mmHUBPREQ0_DCN_SURF1_TTU_CNTL0)/sizeof(mmHUBPREQ0_DCN_SURF1_TTU_CNTL0[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_SURF1_TTU_CNTL1", REG_MMIO, 0x05a1, 2, &mmHUBPREQ0_DCN_SURF1_TTU_CNTL1[0], sizeof(mmHUBPREQ0_DCN_SURF1_TTU_CNTL1)/sizeof(mmHUBPREQ0_DCN_SURF1_TTU_CNTL1[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_CUR0_TTU_CNTL0", REG_MMIO, 0x05a2, 2, &mmHUBPREQ0_DCN_CUR0_TTU_CNTL0[0], sizeof(mmHUBPREQ0_DCN_CUR0_TTU_CNTL0)/sizeof(mmHUBPREQ0_DCN_CUR0_TTU_CNTL0[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_CUR0_TTU_CNTL1", REG_MMIO, 0x05a3, 2, &mmHUBPREQ0_DCN_CUR0_TTU_CNTL1[0], sizeof(mmHUBPREQ0_DCN_CUR0_TTU_CNTL1)/sizeof(mmHUBPREQ0_DCN_CUR0_TTU_CNTL1[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB", REG_MMIO, 0x05a4, 2, &mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB[0], sizeof(mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB)/sizeof(mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB", REG_MMIO, 0x05a5, 2, &mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB[0], sizeof(mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB)/sizeof(mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB", REG_MMIO, 0x05a6, 2, &mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB[0], sizeof(mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB)/sizeof(mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB", REG_MMIO, 0x05a7, 2, &mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB[0], sizeof(mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB)/sizeof(mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB", REG_MMIO, 0x05a8, 2, &mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB[0], sizeof(mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB)/sizeof(mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB", REG_MMIO, 0x05a9, 2, &mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB[0], sizeof(mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB)/sizeof(mmHUBPREQ0_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB", REG_MMIO, 0x05aa, 2, &mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB[0], sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB)/sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB", REG_MMIO, 0x05ab, 2, &mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB[0], sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB)/sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB", REG_MMIO, 0x05ac, 2, &mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB[0], sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB)/sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB", REG_MMIO, 0x05ad, 2, &mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB[0], sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB)/sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB", REG_MMIO, 0x05ae, 2, &mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB[0], sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB)/sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB", REG_MMIO, 0x05af, 2, &mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB[0], sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB)/sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB", REG_MMIO, 0x05b0, 2, &mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB[0], sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB)/sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB", REG_MMIO, 0x05b1, 2, &mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB[0], sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB)/sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_CONTEXT0_STATUS", REG_MMIO, 0x05b2, 2, &mmHUBPREQ0_DCN_VM_CONTEXT0_STATUS[0], sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_STATUS)/sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_STATUS[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB", REG_MMIO, 0x05b3, 2, &mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB[0], sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB)/sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_CONTEXT0_CNTL", REG_MMIO, 0x05b4, 2, &mmHUBPREQ0_DCN_VM_CONTEXT0_CNTL[0], sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_CNTL)/sizeof(mmHUBPREQ0_DCN_VM_CONTEXT0_CNTL[0]), 0, 0 },
	{ "mmHUBPREQ0_DCN_VM_MX_L1_TLB_CNTL", REG_MMIO, 0x05b5, 2, &mmHUBPREQ0_DCN_VM_MX_L1_TLB_CNTL[0], sizeof(mmHUBPREQ0_DCN_VM_MX_L1_TLB_CNTL)/sizeof(mmHUBPREQ0_DCN_VM_MX_L1_TLB_CNTL[0]), 0, 0 },
	{ "mmHUBPREQ0_BLANK_OFFSET_0", REG_MMIO, 0x05b6, 2, &mmHUBPREQ0_BLANK_OFFSET_0[0], sizeof(mmHUBPREQ0_BLANK_OFFSET_0)/sizeof(mmHUBPREQ0_BLANK_OFFSET_0[0]), 0, 0 },
	{ "mmHUBPREQ0_BLANK_OFFSET_1", REG_MMIO, 0x05b7, 2, &mmHUBPREQ0_BLANK_OFFSET_1[0], sizeof(mmHUBPREQ0_BLANK_OFFSET_1)/sizeof(mmHUBPREQ0_BLANK_OFFSET_1[0]), 0, 0 },
	{ "mmHUBPREQ0_DST_DIMENSIONS", REG_MMIO, 0x05b8, 2, &mmHUBPREQ0_DST_DIMENSIONS[0], sizeof(mmHUBPREQ0_DST_DIMENSIONS)/sizeof(mmHUBPREQ0_DST_DIMENSIONS[0]), 0, 0 },
	{ "mmHUBPREQ0_DST_AFTER_SCALER", REG_MMIO, 0x05b9, 2, &mmHUBPREQ0_DST_AFTER_SCALER[0], sizeof(mmHUBPREQ0_DST_AFTER_SCALER)/sizeof(mmHUBPREQ0_DST_AFTER_SCALER[0]), 0, 0 },
	{ "mmHUBPREQ0_PREFETCH_SETTINS", REG_MMIO, 0x05ba, 2, &mmHUBPREQ0_PREFETCH_SETTINS[0], sizeof(mmHUBPREQ0_PREFETCH_SETTINS)/sizeof(mmHUBPREQ0_PREFETCH_SETTINS[0]), 0, 0 },
	{ "mmHUBPREQ0_PREFETCH_SETTINS_C", REG_MMIO, 0x05bb, 2, &mmHUBPREQ0_PREFETCH_SETTINS_C[0], sizeof(mmHUBPREQ0_PREFETCH_SETTINS_C)/sizeof(mmHUBPREQ0_PREFETCH_SETTINS_C[0]), 0, 0 },
	{ "mmHUBPREQ0_VBLANK_PARAMETERS_0", REG_MMIO, 0x05bc, 2, &mmHUBPREQ0_VBLANK_PARAMETERS_0[0], sizeof(mmHUBPREQ0_VBLANK_PARAMETERS_0)/sizeof(mmHUBPREQ0_VBLANK_PARAMETERS_0[0]), 0, 0 },
	{ "mmHUBPREQ0_VBLANK_PARAMETERS_1", REG_MMIO, 0x05bd, 2, &mmHUBPREQ0_VBLANK_PARAMETERS_1[0], sizeof(mmHUBPREQ0_VBLANK_PARAMETERS_1)/sizeof(mmHUBPREQ0_VBLANK_PARAMETERS_1[0]), 0, 0 },
	{ "mmHUBPREQ0_VBLANK_PARAMETERS_2", REG_MMIO, 0x05be, 2, &mmHUBPREQ0_VBLANK_PARAMETERS_2[0], sizeof(mmHUBPREQ0_VBLANK_PARAMETERS_2)/sizeof(mmHUBPREQ0_VBLANK_PARAMETERS_2[0]), 0, 0 },
	{ "mmHUBPREQ0_VBLANK_PARAMETERS_3", REG_MMIO, 0x05bf, 2, &mmHUBPREQ0_VBLANK_PARAMETERS_3[0], sizeof(mmHUBPREQ0_VBLANK_PARAMETERS_3)/sizeof(mmHUBPREQ0_VBLANK_PARAMETERS_3[0]), 0, 0 },
	{ "mmHUBPREQ0_VBLANK_PARAMETERS_4", REG_MMIO, 0x05c0, 2, &mmHUBPREQ0_VBLANK_PARAMETERS_4[0], sizeof(mmHUBPREQ0_VBLANK_PARAMETERS_4)/sizeof(mmHUBPREQ0_VBLANK_PARAMETERS_4[0]), 0, 0 },
	{ "mmHUBPREQ0_NOM_PARAMETERS_0", REG_MMIO, 0x05c1, 2, &mmHUBPREQ0_NOM_PARAMETERS_0[0], sizeof(mmHUBPREQ0_NOM_PARAMETERS_0)/sizeof(mmHUBPREQ0_NOM_PARAMETERS_0[0]), 0, 0 },
	{ "mmHUBPREQ0_NOM_PARAMETERS_1", REG_MMIO, 0x05c2, 2, &mmHUBPREQ0_NOM_PARAMETERS_1[0], sizeof(mmHUBPREQ0_NOM_PARAMETERS_1)/sizeof(mmHUBPREQ0_NOM_PARAMETERS_1[0]), 0, 0 },
	{ "mmHUBPREQ0_NOM_PARAMETERS_2", REG_MMIO, 0x05c3, 2, &mmHUBPREQ0_NOM_PARAMETERS_2[0], sizeof(mmHUBPREQ0_NOM_PARAMETERS_2)/sizeof(mmHUBPREQ0_NOM_PARAMETERS_2[0]), 0, 0 },
	{ "mmHUBPREQ0_NOM_PARAMETERS_3", REG_MMIO, 0x05c4, 2, &mmHUBPREQ0_NOM_PARAMETERS_3[0], sizeof(mmHUBPREQ0_NOM_PARAMETERS_3)/sizeof(mmHUBPREQ0_NOM_PARAMETERS_3[0]), 0, 0 },
	{ "mmHUBPREQ0_NOM_PARAMETERS_4", REG_MMIO, 0x05c5, 2, &mmHUBPREQ0_NOM_PARAMETERS_4[0], sizeof(mmHUBPREQ0_NOM_PARAMETERS_4)/sizeof(mmHUBPREQ0_NOM_PARAMETERS_4[0]), 0, 0 },
	{ "mmHUBPREQ0_NOM_PARAMETERS_5", REG_MMIO, 0x05c6, 2, &mmHUBPREQ0_NOM_PARAMETERS_5[0], sizeof(mmHUBPREQ0_NOM_PARAMETERS_5)/sizeof(mmHUBPREQ0_NOM_PARAMETERS_5[0]), 0, 0 },
	{ "mmHUBPREQ0_NOM_PARAMETERS_6", REG_MMIO, 0x05c7, 2, &mmHUBPREQ0_NOM_PARAMETERS_6[0], sizeof(mmHUBPREQ0_NOM_PARAMETERS_6)/sizeof(mmHUBPREQ0_NOM_PARAMETERS_6[0]), 0, 0 },
	{ "mmHUBPREQ0_NOM_PARAMETERS_7", REG_MMIO, 0x05c8, 2, &mmHUBPREQ0_NOM_PARAMETERS_7[0], sizeof(mmHUBPREQ0_NOM_PARAMETERS_7)/sizeof(mmHUBPREQ0_NOM_PARAMETERS_7[0]), 0, 0 },
	{ "mmHUBPREQ0_PER_LINE_DELIVERY_PRE", REG_MMIO, 0x05c9, 2, &mmHUBPREQ0_PER_LINE_DELIVERY_PRE[0], sizeof(mmHUBPREQ0_PER_LINE_DELIVERY_PRE)/sizeof(mmHUBPREQ0_PER_LINE_DELIVERY_PRE[0]), 0, 0 },
	{ "mmHUBPREQ0_PER_LINE_DELIVERY", REG_MMIO, 0x05ca, 2, &mmHUBPREQ0_PER_LINE_DELIVERY[0], sizeof(mmHUBPREQ0_PER_LINE_DELIVERY)/sizeof(mmHUBPREQ0_PER_LINE_DELIVERY[0]), 0, 0 },
	{ "mmHUBPREQ0_CURSOR_SETTINS", REG_MMIO, 0x05cb, 2, &mmHUBPREQ0_CURSOR_SETTINS[0], sizeof(mmHUBPREQ0_CURSOR_SETTINS)/sizeof(mmHUBPREQ0_CURSOR_SETTINS[0]), 0, 0 },
	{ "mmHUBPREQ0_REF_FREQ_TO_PIX_FREQ", REG_MMIO, 0x05cc, 2, &mmHUBPREQ0_REF_FREQ_TO_PIX_FREQ[0], sizeof(mmHUBPREQ0_REF_FREQ_TO_PIX_FREQ)/sizeof(mmHUBPREQ0_REF_FREQ_TO_PIX_FREQ[0]), 0, 0 },
	{ "mmHUBPREQ0_HUBPREQ_MEM_PWR_CTRL", REG_MMIO, 0x05cd, 2, &mmHUBPREQ0_HUBPREQ_MEM_PWR_CTRL[0], sizeof(mmHUBPREQ0_HUBPREQ_MEM_PWR_CTRL)/sizeof(mmHUBPREQ0_HUBPREQ_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmHUBPREQ0_HUBPREQ_MEM_PWR_STATUS", REG_MMIO, 0x05ce, 2, &mmHUBPREQ0_HUBPREQ_MEM_PWR_STATUS[0], sizeof(mmHUBPREQ0_HUBPREQ_MEM_PWR_STATUS)/sizeof(mmHUBPREQ0_HUBPREQ_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmHUBPRET0_HUBPRET_CONTROL", REG_MMIO, 0x05e0, 2, &mmHUBPRET0_HUBPRET_CONTROL[0], sizeof(mmHUBPRET0_HUBPRET_CONTROL)/sizeof(mmHUBPRET0_HUBPRET_CONTROL[0]), 0, 0 },
	{ "mmHUBPRET0_HUBPRET_MEM_PWR_CTRL", REG_MMIO, 0x05e1, 2, &mmHUBPRET0_HUBPRET_MEM_PWR_CTRL[0], sizeof(mmHUBPRET0_HUBPRET_MEM_PWR_CTRL)/sizeof(mmHUBPRET0_HUBPRET_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmHUBPRET0_HUBPRET_MEM_PWR_STATUS", REG_MMIO, 0x05e2, 2, &mmHUBPRET0_HUBPRET_MEM_PWR_STATUS[0], sizeof(mmHUBPRET0_HUBPRET_MEM_PWR_STATUS)/sizeof(mmHUBPRET0_HUBPRET_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmHUBPRET0_HUBPRET_READ_LINE_CTRL0", REG_MMIO, 0x05e3, 2, &mmHUBPRET0_HUBPRET_READ_LINE_CTRL0[0], sizeof(mmHUBPRET0_HUBPRET_READ_LINE_CTRL0)/sizeof(mmHUBPRET0_HUBPRET_READ_LINE_CTRL0[0]), 0, 0 },
	{ "mmHUBPRET0_HUBPRET_READ_LINE_CTRL1", REG_MMIO, 0x05e4, 2, &mmHUBPRET0_HUBPRET_READ_LINE_CTRL1[0], sizeof(mmHUBPRET0_HUBPRET_READ_LINE_CTRL1)/sizeof(mmHUBPRET0_HUBPRET_READ_LINE_CTRL1[0]), 0, 0 },
	{ "mmHUBPRET0_HUBPRET_READ_LINE0", REG_MMIO, 0x05e5, 2, &mmHUBPRET0_HUBPRET_READ_LINE0[0], sizeof(mmHUBPRET0_HUBPRET_READ_LINE0)/sizeof(mmHUBPRET0_HUBPRET_READ_LINE0[0]), 0, 0 },
	{ "mmHUBPRET0_HUBPRET_READ_LINE1", REG_MMIO, 0x05e6, 2, &mmHUBPRET0_HUBPRET_READ_LINE1[0], sizeof(mmHUBPRET0_HUBPRET_READ_LINE1)/sizeof(mmHUBPRET0_HUBPRET_READ_LINE1[0]), 0, 0 },
	{ "mmHUBPRET0_HUBPRET_INTERRUPT", REG_MMIO, 0x05e7, 2, &mmHUBPRET0_HUBPRET_INTERRUPT[0], sizeof(mmHUBPRET0_HUBPRET_INTERRUPT)/sizeof(mmHUBPRET0_HUBPRET_INTERRUPT[0]), 0, 0 },
	{ "mmHUBPRET0_HUBPRET_READ_LINE_VALUE", REG_MMIO, 0x05e8, 2, &mmHUBPRET0_HUBPRET_READ_LINE_VALUE[0], sizeof(mmHUBPRET0_HUBPRET_READ_LINE_VALUE)/sizeof(mmHUBPRET0_HUBPRET_READ_LINE_VALUE[0]), 0, 0 },
	{ "mmHUBPRET0_HUBPRET_READ_LINE_STATUS", REG_MMIO, 0x05e9, 2, &mmHUBPRET0_HUBPRET_READ_LINE_STATUS[0], sizeof(mmHUBPRET0_HUBPRET_READ_LINE_STATUS)/sizeof(mmHUBPRET0_HUBPRET_READ_LINE_STATUS[0]), 0, 0 },
	{ "mmCURSOR0_CURSOR_CONTROL", REG_MMIO, 0x05ec, 2, &mmCURSOR0_CURSOR_CONTROL[0], sizeof(mmCURSOR0_CURSOR_CONTROL)/sizeof(mmCURSOR0_CURSOR_CONTROL[0]), 0, 0 },
	{ "mmCURSOR0_CURSOR_SURFACE_ADDRESS", REG_MMIO, 0x05ed, 2, &mmCURSOR0_CURSOR_SURFACE_ADDRESS[0], sizeof(mmCURSOR0_CURSOR_SURFACE_ADDRESS)/sizeof(mmCURSOR0_CURSOR_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmCURSOR0_CURSOR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x05ee, 2, &mmCURSOR0_CURSOR_SURFACE_ADDRESS_HIGH[0], sizeof(mmCURSOR0_CURSOR_SURFACE_ADDRESS_HIGH)/sizeof(mmCURSOR0_CURSOR_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmCURSOR0_CURSOR_SIZE", REG_MMIO, 0x05ef, 2, &mmCURSOR0_CURSOR_SIZE[0], sizeof(mmCURSOR0_CURSOR_SIZE)/sizeof(mmCURSOR0_CURSOR_SIZE[0]), 0, 0 },
	{ "mmCURSOR0_CURSOR_POSITION", REG_MMIO, 0x05f0, 2, &mmCURSOR0_CURSOR_POSITION[0], sizeof(mmCURSOR0_CURSOR_POSITION)/sizeof(mmCURSOR0_CURSOR_POSITION[0]), 0, 0 },
	{ "mmCURSOR0_CURSOR_HOT_SPOT", REG_MMIO, 0x05f1, 2, &mmCURSOR0_CURSOR_HOT_SPOT[0], sizeof(mmCURSOR0_CURSOR_HOT_SPOT)/sizeof(mmCURSOR0_CURSOR_HOT_SPOT[0]), 0, 0 },
	{ "mmCURSOR0_CURSOR_STEREO_CONTROL", REG_MMIO, 0x05f2, 2, &mmCURSOR0_CURSOR_STEREO_CONTROL[0], sizeof(mmCURSOR0_CURSOR_STEREO_CONTROL)/sizeof(mmCURSOR0_CURSOR_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCURSOR0_CURSOR_DST_OFFSET", REG_MMIO, 0x05f3, 2, &mmCURSOR0_CURSOR_DST_OFFSET[0], sizeof(mmCURSOR0_CURSOR_DST_OFFSET)/sizeof(mmCURSOR0_CURSOR_DST_OFFSET[0]), 0, 0 },
	{ "mmCURSOR0_CURSOR_MEM_PWR_CTRL", REG_MMIO, 0x05f4, 2, &mmCURSOR0_CURSOR_MEM_PWR_CTRL[0], sizeof(mmCURSOR0_CURSOR_MEM_PWR_CTRL)/sizeof(mmCURSOR0_CURSOR_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmCURSOR0_CURSOR_MEM_PWR_STATUS", REG_MMIO, 0x05f5, 2, &mmCURSOR0_CURSOR_MEM_PWR_STATUS[0], sizeof(mmCURSOR0_CURSOR_MEM_PWR_STATUS)/sizeof(mmCURSOR0_CURSOR_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFCOUNTER_CNTL", REG_MMIO, 0x0611, 2, &mmDC_PERFMON8_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON8_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON8_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFCOUNTER_CNTL2", REG_MMIO, 0x0612, 2, &mmDC_PERFMON8_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON8_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON8_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFCOUNTER_STATE", REG_MMIO, 0x0613, 2, &mmDC_PERFMON8_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON8_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON8_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CNTL", REG_MMIO, 0x0614, 2, &mmDC_PERFMON8_PERFMON_CNTL[0], sizeof(mmDC_PERFMON8_PERFMON_CNTL)/sizeof(mmDC_PERFMON8_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CNTL2", REG_MMIO, 0x0615, 2, &mmDC_PERFMON8_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON8_PERFMON_CNTL2)/sizeof(mmDC_PERFMON8_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0616, 2, &mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON8_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_CVALUE_LOW", REG_MMIO, 0x0617, 2, &mmDC_PERFMON8_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON8_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON8_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_HI", REG_MMIO, 0x0618, 2, &mmDC_PERFMON8_PERFMON_HI[0], sizeof(mmDC_PERFMON8_PERFMON_HI)/sizeof(mmDC_PERFMON8_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON8_PERFMON_LOW", REG_MMIO, 0x0619, 2, &mmDC_PERFMON8_PERFMON_LOW[0], sizeof(mmDC_PERFMON8_PERFMON_LOW)/sizeof(mmDC_PERFMON8_PERFMON_LOW[0]), 0, 0 },
	{ "mmHUBP1_DCSURF_SURFACE_CONFIG", REG_MMIO, 0x061d, 2, &mmHUBP1_DCSURF_SURFACE_CONFIG[0], sizeof(mmHUBP1_DCSURF_SURFACE_CONFIG)/sizeof(mmHUBP1_DCSURF_SURFACE_CONFIG[0]), 0, 0 },
	{ "mmHUBP1_DCSURF_ADDR_CONFIG", REG_MMIO, 0x061e, 2, &mmHUBP1_DCSURF_ADDR_CONFIG[0], sizeof(mmHUBP1_DCSURF_ADDR_CONFIG)/sizeof(mmHUBP1_DCSURF_ADDR_CONFIG[0]), 0, 0 },
	{ "mmHUBP1_DCSURF_TILING_CONFIG", REG_MMIO, 0x061f, 2, &mmHUBP1_DCSURF_TILING_CONFIG[0], sizeof(mmHUBP1_DCSURF_TILING_CONFIG)/sizeof(mmHUBP1_DCSURF_TILING_CONFIG[0]), 0, 0 },
	{ "mmHUBP1_DCSURF_PRI_VIEWPORT_START", REG_MMIO, 0x0620, 2, &mmHUBP1_DCSURF_PRI_VIEWPORT_START[0], sizeof(mmHUBP1_DCSURF_PRI_VIEWPORT_START)/sizeof(mmHUBP1_DCSURF_PRI_VIEWPORT_START[0]), 0, 0 },
	{ "mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION", REG_MMIO, 0x0621, 2, &mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION[0], sizeof(mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION)/sizeof(mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION[0]), 0, 0 },
	{ "mmHUBP1_DCSURF_PRI_VIEWPORT_START_C", REG_MMIO, 0x0622, 2, &mmHUBP1_DCSURF_PRI_VIEWPORT_START_C[0], sizeof(mmHUBP1_DCSURF_PRI_VIEWPORT_START_C)/sizeof(mmHUBP1_DCSURF_PRI_VIEWPORT_START_C[0]), 0, 0 },
	{ "mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C", REG_MMIO, 0x0623, 2, &mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C[0], sizeof(mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C)/sizeof(mmHUBP1_DCSURF_PRI_VIEWPORT_DIMENSION_C[0]), 0, 0 },
	{ "mmHUBP1_DCSURF_SEC_VIEWPORT_START", REG_MMIO, 0x0624, 2, &mmHUBP1_DCSURF_SEC_VIEWPORT_START[0], sizeof(mmHUBP1_DCSURF_SEC_VIEWPORT_START)/sizeof(mmHUBP1_DCSURF_SEC_VIEWPORT_START[0]), 0, 0 },
	{ "mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION", REG_MMIO, 0x0625, 2, &mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION[0], sizeof(mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION)/sizeof(mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION[0]), 0, 0 },
	{ "mmHUBP1_DCSURF_SEC_VIEWPORT_START_C", REG_MMIO, 0x0626, 2, &mmHUBP1_DCSURF_SEC_VIEWPORT_START_C[0], sizeof(mmHUBP1_DCSURF_SEC_VIEWPORT_START_C)/sizeof(mmHUBP1_DCSURF_SEC_VIEWPORT_START_C[0]), 0, 0 },
	{ "mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C", REG_MMIO, 0x0627, 2, &mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C[0], sizeof(mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C)/sizeof(mmHUBP1_DCSURF_SEC_VIEWPORT_DIMENSION_C[0]), 0, 0 },
	{ "mmHUBP1_DCHUBP_REQ_SIZE_CONFIG", REG_MMIO, 0x0628, 2, &mmHUBP1_DCHUBP_REQ_SIZE_CONFIG[0], sizeof(mmHUBP1_DCHUBP_REQ_SIZE_CONFIG)/sizeof(mmHUBP1_DCHUBP_REQ_SIZE_CONFIG[0]), 0, 0 },
	{ "mmHUBP1_DCHUBP_REQ_SIZE_CONFIG_C", REG_MMIO, 0x0629, 2, &mmHUBP1_DCHUBP_REQ_SIZE_CONFIG_C[0], sizeof(mmHUBP1_DCHUBP_REQ_SIZE_CONFIG_C)/sizeof(mmHUBP1_DCHUBP_REQ_SIZE_CONFIG_C[0]), 0, 0 },
	{ "mmHUBP1_DCHUBP_CNTL", REG_MMIO, 0x062a, 2, &mmHUBP1_DCHUBP_CNTL[0], sizeof(mmHUBP1_DCHUBP_CNTL)/sizeof(mmHUBP1_DCHUBP_CNTL[0]), 0, 0 },
	{ "mmHUBP1_HUBP_CLK_CNTL", REG_MMIO, 0x062b, 2, &mmHUBP1_HUBP_CLK_CNTL[0], sizeof(mmHUBP1_HUBP_CLK_CNTL)/sizeof(mmHUBP1_HUBP_CLK_CNTL[0]), 0, 0 },
	{ "mmHUBP1_DCHUBP_VMPG_CONFIG", REG_MMIO, 0x062c, 2, &mmHUBP1_DCHUBP_VMPG_CONFIG[0], sizeof(mmHUBP1_DCHUBP_VMPG_CONFIG)/sizeof(mmHUBP1_DCHUBP_VMPG_CONFIG[0]), 0, 0 },
	{ "mmHUBP1_HUBPREQ_DEBUG_DB", REG_MMIO, 0x062d, 2, &mmHUBP1_HUBPREQ_DEBUG_DB[0], sizeof(mmHUBP1_HUBPREQ_DEBUG_DB)/sizeof(mmHUBP1_HUBPREQ_DEBUG_DB[0]), 0, 0 },
	{ "mmHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK", REG_MMIO, 0x0632, 2, &mmHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK[0], sizeof(mmHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK)/sizeof(mmHUBP1_HUBP_MEASURE_WIN_CTRL_DCFCLK[0]), 0, 0 },
	{ "mmHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK", REG_MMIO, 0x0633, 2, &mmHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK[0], sizeof(mmHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK)/sizeof(mmHUBP1_HUBP_MEASURE_WIN_CTRL_DPPCLK[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SURFACE_PITCH", REG_MMIO, 0x063f, 2, &mmHUBPREQ1_DCSURF_SURFACE_PITCH[0], sizeof(mmHUBPREQ1_DCSURF_SURFACE_PITCH)/sizeof(mmHUBPREQ1_DCSURF_SURFACE_PITCH[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SURFACE_PITCH_C", REG_MMIO, 0x0640, 2, &mmHUBPREQ1_DCSURF_SURFACE_PITCH_C[0], sizeof(mmHUBPREQ1_DCSURF_SURFACE_PITCH_C)/sizeof(mmHUBPREQ1_DCSURF_SURFACE_PITCH_C[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x0641, 2, &mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS)/sizeof(mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0642, 2, &mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C", REG_MMIO, 0x0643, 2, &mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x0644, 2, &mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ1_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x0645, 2, &mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS)/sizeof(mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0646, 2, &mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C", REG_MMIO, 0x0647, 2, &mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x0648, 2, &mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ1_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS", REG_MMIO, 0x0649, 2, &mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS)/sizeof(mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x064a, 2, &mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C", REG_MMIO, 0x064b, 2, &mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x064c, 2, &mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ1_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS", REG_MMIO, 0x064d, 2, &mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS)/sizeof(mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x064e, 2, &mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C", REG_MMIO, 0x064f, 2, &mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x0650, 2, &mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ1_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SURFACE_CONTROL", REG_MMIO, 0x0651, 2, &mmHUBPREQ1_DCSURF_SURFACE_CONTROL[0], sizeof(mmHUBPREQ1_DCSURF_SURFACE_CONTROL)/sizeof(mmHUBPREQ1_DCSURF_SURFACE_CONTROL[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_FLIP_CONTROL", REG_MMIO, 0x0652, 2, &mmHUBPREQ1_DCSURF_FLIP_CONTROL[0], sizeof(mmHUBPREQ1_DCSURF_FLIP_CONTROL)/sizeof(mmHUBPREQ1_DCSURF_FLIP_CONTROL[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_FLIP_CONTROL2", REG_MMIO, 0x0653, 2, &mmHUBPREQ1_DCSURF_FLIP_CONTROL2[0], sizeof(mmHUBPREQ1_DCSURF_FLIP_CONTROL2)/sizeof(mmHUBPREQ1_DCSURF_FLIP_CONTROL2[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_FRAME_PACING_CONTROL", REG_MMIO, 0x0654, 2, &mmHUBPREQ1_DCSURF_FRAME_PACING_CONTROL[0], sizeof(mmHUBPREQ1_DCSURF_FRAME_PACING_CONTROL)/sizeof(mmHUBPREQ1_DCSURF_FRAME_PACING_CONTROL[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_FRAME_PACING_TIME", REG_MMIO, 0x0655, 2, &mmHUBPREQ1_DCSURF_FRAME_PACING_TIME[0], sizeof(mmHUBPREQ1_DCSURF_FRAME_PACING_TIME)/sizeof(mmHUBPREQ1_DCSURF_FRAME_PACING_TIME[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT", REG_MMIO, 0x0656, 2, &mmHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT[0], sizeof(mmHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT)/sizeof(mmHUBPREQ1_DCSURF_SURFACE_FLIP_INTERRUPT[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SURFACE_INUSE", REG_MMIO, 0x0657, 2, &mmHUBPREQ1_DCSURF_SURFACE_INUSE[0], sizeof(mmHUBPREQ1_DCSURF_SURFACE_INUSE)/sizeof(mmHUBPREQ1_DCSURF_SURFACE_INUSE[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH", REG_MMIO, 0x0658, 2, &mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH[0], sizeof(mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH)/sizeof(mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SURFACE_INUSE_C", REG_MMIO, 0x0659, 2, &mmHUBPREQ1_DCSURF_SURFACE_INUSE_C[0], sizeof(mmHUBPREQ1_DCSURF_SURFACE_INUSE_C)/sizeof(mmHUBPREQ1_DCSURF_SURFACE_INUSE_C[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C", REG_MMIO, 0x065a, 2, &mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C[0], sizeof(mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C)/sizeof(mmHUBPREQ1_DCSURF_SURFACE_INUSE_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE", REG_MMIO, 0x065b, 2, &mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE[0], sizeof(mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE)/sizeof(mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH", REG_MMIO, 0x065c, 2, &mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH[0], sizeof(mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH)/sizeof(mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C", REG_MMIO, 0x065d, 2, &mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C[0], sizeof(mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C)/sizeof(mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_C[0]), 0, 0 },
	{ "mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C", REG_MMIO, 0x065e, 2, &mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C[0], sizeof(mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C)/sizeof(mmHUBPREQ1_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_EXPANSION_MODE", REG_MMIO, 0x065f, 2, &mmHUBPREQ1_DCN_EXPANSION_MODE[0], sizeof(mmHUBPREQ1_DCN_EXPANSION_MODE)/sizeof(mmHUBPREQ1_DCN_EXPANSION_MODE[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_TTU_QOS_WM", REG_MMIO, 0x0660, 2, &mmHUBPREQ1_DCN_TTU_QOS_WM[0], sizeof(mmHUBPREQ1_DCN_TTU_QOS_WM)/sizeof(mmHUBPREQ1_DCN_TTU_QOS_WM[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_GLOBAL_TTU_CNTL", REG_MMIO, 0x0661, 2, &mmHUBPREQ1_DCN_GLOBAL_TTU_CNTL[0], sizeof(mmHUBPREQ1_DCN_GLOBAL_TTU_CNTL)/sizeof(mmHUBPREQ1_DCN_GLOBAL_TTU_CNTL[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_SURF0_TTU_CNTL0", REG_MMIO, 0x0662, 2, &mmHUBPREQ1_DCN_SURF0_TTU_CNTL0[0], sizeof(mmHUBPREQ1_DCN_SURF0_TTU_CNTL0)/sizeof(mmHUBPREQ1_DCN_SURF0_TTU_CNTL0[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_SURF0_TTU_CNTL1", REG_MMIO, 0x0663, 2, &mmHUBPREQ1_DCN_SURF0_TTU_CNTL1[0], sizeof(mmHUBPREQ1_DCN_SURF0_TTU_CNTL1)/sizeof(mmHUBPREQ1_DCN_SURF0_TTU_CNTL1[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_SURF1_TTU_CNTL0", REG_MMIO, 0x0664, 2, &mmHUBPREQ1_DCN_SURF1_TTU_CNTL0[0], sizeof(mmHUBPREQ1_DCN_SURF1_TTU_CNTL0)/sizeof(mmHUBPREQ1_DCN_SURF1_TTU_CNTL0[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_SURF1_TTU_CNTL1", REG_MMIO, 0x0665, 2, &mmHUBPREQ1_DCN_SURF1_TTU_CNTL1[0], sizeof(mmHUBPREQ1_DCN_SURF1_TTU_CNTL1)/sizeof(mmHUBPREQ1_DCN_SURF1_TTU_CNTL1[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_CUR0_TTU_CNTL0", REG_MMIO, 0x0666, 2, &mmHUBPREQ1_DCN_CUR0_TTU_CNTL0[0], sizeof(mmHUBPREQ1_DCN_CUR0_TTU_CNTL0)/sizeof(mmHUBPREQ1_DCN_CUR0_TTU_CNTL0[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_CUR0_TTU_CNTL1", REG_MMIO, 0x0667, 2, &mmHUBPREQ1_DCN_CUR0_TTU_CNTL1[0], sizeof(mmHUBPREQ1_DCN_CUR0_TTU_CNTL1)/sizeof(mmHUBPREQ1_DCN_CUR0_TTU_CNTL1[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB", REG_MMIO, 0x0668, 2, &mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB[0], sizeof(mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB)/sizeof(mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB", REG_MMIO, 0x0669, 2, &mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB[0], sizeof(mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB)/sizeof(mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB", REG_MMIO, 0x066a, 2, &mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB[0], sizeof(mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB)/sizeof(mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB", REG_MMIO, 0x066b, 2, &mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB[0], sizeof(mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB)/sizeof(mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB", REG_MMIO, 0x066c, 2, &mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB[0], sizeof(mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB)/sizeof(mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB", REG_MMIO, 0x066d, 2, &mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB[0], sizeof(mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB)/sizeof(mmHUBPREQ1_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB", REG_MMIO, 0x066e, 2, &mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB[0], sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB)/sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB", REG_MMIO, 0x066f, 2, &mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB[0], sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB)/sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB", REG_MMIO, 0x0670, 2, &mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB[0], sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB)/sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB", REG_MMIO, 0x0671, 2, &mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB[0], sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB)/sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB", REG_MMIO, 0x0672, 2, &mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB[0], sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB)/sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB", REG_MMIO, 0x0673, 2, &mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB[0], sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB)/sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB", REG_MMIO, 0x0674, 2, &mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB[0], sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB)/sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB", REG_MMIO, 0x0675, 2, &mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB[0], sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB)/sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_CONTEXT0_STATUS", REG_MMIO, 0x0676, 2, &mmHUBPREQ1_DCN_VM_CONTEXT0_STATUS[0], sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_STATUS)/sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_STATUS[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB", REG_MMIO, 0x0677, 2, &mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB[0], sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB)/sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_CONTEXT0_CNTL", REG_MMIO, 0x0678, 2, &mmHUBPREQ1_DCN_VM_CONTEXT0_CNTL[0], sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_CNTL)/sizeof(mmHUBPREQ1_DCN_VM_CONTEXT0_CNTL[0]), 0, 0 },
	{ "mmHUBPREQ1_DCN_VM_MX_L1_TLB_CNTL", REG_MMIO, 0x0679, 2, &mmHUBPREQ1_DCN_VM_MX_L1_TLB_CNTL[0], sizeof(mmHUBPREQ1_DCN_VM_MX_L1_TLB_CNTL)/sizeof(mmHUBPREQ1_DCN_VM_MX_L1_TLB_CNTL[0]), 0, 0 },
	{ "mmHUBPREQ1_BLANK_OFFSET_0", REG_MMIO, 0x067a, 2, &mmHUBPREQ1_BLANK_OFFSET_0[0], sizeof(mmHUBPREQ1_BLANK_OFFSET_0)/sizeof(mmHUBPREQ1_BLANK_OFFSET_0[0]), 0, 0 },
	{ "mmHUBPREQ1_BLANK_OFFSET_1", REG_MMIO, 0x067b, 2, &mmHUBPREQ1_BLANK_OFFSET_1[0], sizeof(mmHUBPREQ1_BLANK_OFFSET_1)/sizeof(mmHUBPREQ1_BLANK_OFFSET_1[0]), 0, 0 },
	{ "mmHUBPREQ1_DST_DIMENSIONS", REG_MMIO, 0x067c, 2, &mmHUBPREQ1_DST_DIMENSIONS[0], sizeof(mmHUBPREQ1_DST_DIMENSIONS)/sizeof(mmHUBPREQ1_DST_DIMENSIONS[0]), 0, 0 },
	{ "mmHUBPREQ1_DST_AFTER_SCALER", REG_MMIO, 0x067d, 2, &mmHUBPREQ1_DST_AFTER_SCALER[0], sizeof(mmHUBPREQ1_DST_AFTER_SCALER)/sizeof(mmHUBPREQ1_DST_AFTER_SCALER[0]), 0, 0 },
	{ "mmHUBPREQ1_PREFETCH_SETTINS", REG_MMIO, 0x067e, 2, &mmHUBPREQ1_PREFETCH_SETTINS[0], sizeof(mmHUBPREQ1_PREFETCH_SETTINS)/sizeof(mmHUBPREQ1_PREFETCH_SETTINS[0]), 0, 0 },
	{ "mmHUBPREQ1_PREFETCH_SETTINS_C", REG_MMIO, 0x067f, 2, &mmHUBPREQ1_PREFETCH_SETTINS_C[0], sizeof(mmHUBPREQ1_PREFETCH_SETTINS_C)/sizeof(mmHUBPREQ1_PREFETCH_SETTINS_C[0]), 0, 0 },
	{ "mmHUBPREQ1_VBLANK_PARAMETERS_0", REG_MMIO, 0x0680, 2, &mmHUBPREQ1_VBLANK_PARAMETERS_0[0], sizeof(mmHUBPREQ1_VBLANK_PARAMETERS_0)/sizeof(mmHUBPREQ1_VBLANK_PARAMETERS_0[0]), 0, 0 },
	{ "mmHUBPREQ1_VBLANK_PARAMETERS_1", REG_MMIO, 0x0681, 2, &mmHUBPREQ1_VBLANK_PARAMETERS_1[0], sizeof(mmHUBPREQ1_VBLANK_PARAMETERS_1)/sizeof(mmHUBPREQ1_VBLANK_PARAMETERS_1[0]), 0, 0 },
	{ "mmHUBPREQ1_VBLANK_PARAMETERS_2", REG_MMIO, 0x0682, 2, &mmHUBPREQ1_VBLANK_PARAMETERS_2[0], sizeof(mmHUBPREQ1_VBLANK_PARAMETERS_2)/sizeof(mmHUBPREQ1_VBLANK_PARAMETERS_2[0]), 0, 0 },
	{ "mmHUBPREQ1_VBLANK_PARAMETERS_3", REG_MMIO, 0x0683, 2, &mmHUBPREQ1_VBLANK_PARAMETERS_3[0], sizeof(mmHUBPREQ1_VBLANK_PARAMETERS_3)/sizeof(mmHUBPREQ1_VBLANK_PARAMETERS_3[0]), 0, 0 },
	{ "mmHUBPREQ1_VBLANK_PARAMETERS_4", REG_MMIO, 0x0684, 2, &mmHUBPREQ1_VBLANK_PARAMETERS_4[0], sizeof(mmHUBPREQ1_VBLANK_PARAMETERS_4)/sizeof(mmHUBPREQ1_VBLANK_PARAMETERS_4[0]), 0, 0 },
	{ "mmHUBPREQ1_NOM_PARAMETERS_0", REG_MMIO, 0x0685, 2, &mmHUBPREQ1_NOM_PARAMETERS_0[0], sizeof(mmHUBPREQ1_NOM_PARAMETERS_0)/sizeof(mmHUBPREQ1_NOM_PARAMETERS_0[0]), 0, 0 },
	{ "mmHUBPREQ1_NOM_PARAMETERS_1", REG_MMIO, 0x0686, 2, &mmHUBPREQ1_NOM_PARAMETERS_1[0], sizeof(mmHUBPREQ1_NOM_PARAMETERS_1)/sizeof(mmHUBPREQ1_NOM_PARAMETERS_1[0]), 0, 0 },
	{ "mmHUBPREQ1_NOM_PARAMETERS_2", REG_MMIO, 0x0687, 2, &mmHUBPREQ1_NOM_PARAMETERS_2[0], sizeof(mmHUBPREQ1_NOM_PARAMETERS_2)/sizeof(mmHUBPREQ1_NOM_PARAMETERS_2[0]), 0, 0 },
	{ "mmHUBPREQ1_NOM_PARAMETERS_3", REG_MMIO, 0x0688, 2, &mmHUBPREQ1_NOM_PARAMETERS_3[0], sizeof(mmHUBPREQ1_NOM_PARAMETERS_3)/sizeof(mmHUBPREQ1_NOM_PARAMETERS_3[0]), 0, 0 },
	{ "mmHUBPREQ1_NOM_PARAMETERS_4", REG_MMIO, 0x0689, 2, &mmHUBPREQ1_NOM_PARAMETERS_4[0], sizeof(mmHUBPREQ1_NOM_PARAMETERS_4)/sizeof(mmHUBPREQ1_NOM_PARAMETERS_4[0]), 0, 0 },
	{ "mmHUBPREQ1_NOM_PARAMETERS_5", REG_MMIO, 0x068a, 2, &mmHUBPREQ1_NOM_PARAMETERS_5[0], sizeof(mmHUBPREQ1_NOM_PARAMETERS_5)/sizeof(mmHUBPREQ1_NOM_PARAMETERS_5[0]), 0, 0 },
	{ "mmHUBPREQ1_NOM_PARAMETERS_6", REG_MMIO, 0x068b, 2, &mmHUBPREQ1_NOM_PARAMETERS_6[0], sizeof(mmHUBPREQ1_NOM_PARAMETERS_6)/sizeof(mmHUBPREQ1_NOM_PARAMETERS_6[0]), 0, 0 },
	{ "mmHUBPREQ1_NOM_PARAMETERS_7", REG_MMIO, 0x068c, 2, &mmHUBPREQ1_NOM_PARAMETERS_7[0], sizeof(mmHUBPREQ1_NOM_PARAMETERS_7)/sizeof(mmHUBPREQ1_NOM_PARAMETERS_7[0]), 0, 0 },
	{ "mmHUBPREQ1_PER_LINE_DELIVERY_PRE", REG_MMIO, 0x068d, 2, &mmHUBPREQ1_PER_LINE_DELIVERY_PRE[0], sizeof(mmHUBPREQ1_PER_LINE_DELIVERY_PRE)/sizeof(mmHUBPREQ1_PER_LINE_DELIVERY_PRE[0]), 0, 0 },
	{ "mmHUBPREQ1_PER_LINE_DELIVERY", REG_MMIO, 0x068e, 2, &mmHUBPREQ1_PER_LINE_DELIVERY[0], sizeof(mmHUBPREQ1_PER_LINE_DELIVERY)/sizeof(mmHUBPREQ1_PER_LINE_DELIVERY[0]), 0, 0 },
	{ "mmHUBPREQ1_CURSOR_SETTINS", REG_MMIO, 0x068f, 2, &mmHUBPREQ1_CURSOR_SETTINS[0], sizeof(mmHUBPREQ1_CURSOR_SETTINS)/sizeof(mmHUBPREQ1_CURSOR_SETTINS[0]), 0, 0 },
	{ "mmHUBPREQ1_REF_FREQ_TO_PIX_FREQ", REG_MMIO, 0x0690, 2, &mmHUBPREQ1_REF_FREQ_TO_PIX_FREQ[0], sizeof(mmHUBPREQ1_REF_FREQ_TO_PIX_FREQ)/sizeof(mmHUBPREQ1_REF_FREQ_TO_PIX_FREQ[0]), 0, 0 },
	{ "mmHUBPREQ1_HUBPREQ_MEM_PWR_CTRL", REG_MMIO, 0x0691, 2, &mmHUBPREQ1_HUBPREQ_MEM_PWR_CTRL[0], sizeof(mmHUBPREQ1_HUBPREQ_MEM_PWR_CTRL)/sizeof(mmHUBPREQ1_HUBPREQ_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmHUBPREQ1_HUBPREQ_MEM_PWR_STATUS", REG_MMIO, 0x0692, 2, &mmHUBPREQ1_HUBPREQ_MEM_PWR_STATUS[0], sizeof(mmHUBPREQ1_HUBPREQ_MEM_PWR_STATUS)/sizeof(mmHUBPREQ1_HUBPREQ_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmHUBPRET1_HUBPRET_CONTROL", REG_MMIO, 0x06a4, 2, &mmHUBPRET1_HUBPRET_CONTROL[0], sizeof(mmHUBPRET1_HUBPRET_CONTROL)/sizeof(mmHUBPRET1_HUBPRET_CONTROL[0]), 0, 0 },
	{ "mmHUBPRET1_HUBPRET_MEM_PWR_CTRL", REG_MMIO, 0x06a5, 2, &mmHUBPRET1_HUBPRET_MEM_PWR_CTRL[0], sizeof(mmHUBPRET1_HUBPRET_MEM_PWR_CTRL)/sizeof(mmHUBPRET1_HUBPRET_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmHUBPRET1_HUBPRET_MEM_PWR_STATUS", REG_MMIO, 0x06a6, 2, &mmHUBPRET1_HUBPRET_MEM_PWR_STATUS[0], sizeof(mmHUBPRET1_HUBPRET_MEM_PWR_STATUS)/sizeof(mmHUBPRET1_HUBPRET_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmHUBPRET1_HUBPRET_READ_LINE_CTRL0", REG_MMIO, 0x06a7, 2, &mmHUBPRET1_HUBPRET_READ_LINE_CTRL0[0], sizeof(mmHUBPRET1_HUBPRET_READ_LINE_CTRL0)/sizeof(mmHUBPRET1_HUBPRET_READ_LINE_CTRL0[0]), 0, 0 },
	{ "mmHUBPRET1_HUBPRET_READ_LINE_CTRL1", REG_MMIO, 0x06a8, 2, &mmHUBPRET1_HUBPRET_READ_LINE_CTRL1[0], sizeof(mmHUBPRET1_HUBPRET_READ_LINE_CTRL1)/sizeof(mmHUBPRET1_HUBPRET_READ_LINE_CTRL1[0]), 0, 0 },
	{ "mmHUBPRET1_HUBPRET_READ_LINE0", REG_MMIO, 0x06a9, 2, &mmHUBPRET1_HUBPRET_READ_LINE0[0], sizeof(mmHUBPRET1_HUBPRET_READ_LINE0)/sizeof(mmHUBPRET1_HUBPRET_READ_LINE0[0]), 0, 0 },
	{ "mmHUBPRET1_HUBPRET_READ_LINE1", REG_MMIO, 0x06aa, 2, &mmHUBPRET1_HUBPRET_READ_LINE1[0], sizeof(mmHUBPRET1_HUBPRET_READ_LINE1)/sizeof(mmHUBPRET1_HUBPRET_READ_LINE1[0]), 0, 0 },
	{ "mmHUBPRET1_HUBPRET_INTERRUPT", REG_MMIO, 0x06ab, 2, &mmHUBPRET1_HUBPRET_INTERRUPT[0], sizeof(mmHUBPRET1_HUBPRET_INTERRUPT)/sizeof(mmHUBPRET1_HUBPRET_INTERRUPT[0]), 0, 0 },
	{ "mmHUBPRET1_HUBPRET_READ_LINE_VALUE", REG_MMIO, 0x06ac, 2, &mmHUBPRET1_HUBPRET_READ_LINE_VALUE[0], sizeof(mmHUBPRET1_HUBPRET_READ_LINE_VALUE)/sizeof(mmHUBPRET1_HUBPRET_READ_LINE_VALUE[0]), 0, 0 },
	{ "mmHUBPRET1_HUBPRET_READ_LINE_STATUS", REG_MMIO, 0x06ad, 2, &mmHUBPRET1_HUBPRET_READ_LINE_STATUS[0], sizeof(mmHUBPRET1_HUBPRET_READ_LINE_STATUS)/sizeof(mmHUBPRET1_HUBPRET_READ_LINE_STATUS[0]), 0, 0 },
	{ "mmCURSOR1_CURSOR_CONTROL", REG_MMIO, 0x06b0, 2, &mmCURSOR1_CURSOR_CONTROL[0], sizeof(mmCURSOR1_CURSOR_CONTROL)/sizeof(mmCURSOR1_CURSOR_CONTROL[0]), 0, 0 },
	{ "mmCURSOR1_CURSOR_SURFACE_ADDRESS", REG_MMIO, 0x06b1, 2, &mmCURSOR1_CURSOR_SURFACE_ADDRESS[0], sizeof(mmCURSOR1_CURSOR_SURFACE_ADDRESS)/sizeof(mmCURSOR1_CURSOR_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmCURSOR1_CURSOR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x06b2, 2, &mmCURSOR1_CURSOR_SURFACE_ADDRESS_HIGH[0], sizeof(mmCURSOR1_CURSOR_SURFACE_ADDRESS_HIGH)/sizeof(mmCURSOR1_CURSOR_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmCURSOR1_CURSOR_SIZE", REG_MMIO, 0x06b3, 2, &mmCURSOR1_CURSOR_SIZE[0], sizeof(mmCURSOR1_CURSOR_SIZE)/sizeof(mmCURSOR1_CURSOR_SIZE[0]), 0, 0 },
	{ "mmCURSOR1_CURSOR_POSITION", REG_MMIO, 0x06b4, 2, &mmCURSOR1_CURSOR_POSITION[0], sizeof(mmCURSOR1_CURSOR_POSITION)/sizeof(mmCURSOR1_CURSOR_POSITION[0]), 0, 0 },
	{ "mmCURSOR1_CURSOR_HOT_SPOT", REG_MMIO, 0x06b5, 2, &mmCURSOR1_CURSOR_HOT_SPOT[0], sizeof(mmCURSOR1_CURSOR_HOT_SPOT)/sizeof(mmCURSOR1_CURSOR_HOT_SPOT[0]), 0, 0 },
	{ "mmCURSOR1_CURSOR_STEREO_CONTROL", REG_MMIO, 0x06b6, 2, &mmCURSOR1_CURSOR_STEREO_CONTROL[0], sizeof(mmCURSOR1_CURSOR_STEREO_CONTROL)/sizeof(mmCURSOR1_CURSOR_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCURSOR1_CURSOR_DST_OFFSET", REG_MMIO, 0x06b7, 2, &mmCURSOR1_CURSOR_DST_OFFSET[0], sizeof(mmCURSOR1_CURSOR_DST_OFFSET)/sizeof(mmCURSOR1_CURSOR_DST_OFFSET[0]), 0, 0 },
	{ "mmCURSOR1_CURSOR_MEM_PWR_CTRL", REG_MMIO, 0x06b8, 2, &mmCURSOR1_CURSOR_MEM_PWR_CTRL[0], sizeof(mmCURSOR1_CURSOR_MEM_PWR_CTRL)/sizeof(mmCURSOR1_CURSOR_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmCURSOR1_CURSOR_MEM_PWR_STATUS", REG_MMIO, 0x06b9, 2, &mmCURSOR1_CURSOR_MEM_PWR_STATUS[0], sizeof(mmCURSOR1_CURSOR_MEM_PWR_STATUS)/sizeof(mmCURSOR1_CURSOR_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFCOUNTER_CNTL", REG_MMIO, 0x06d5, 2, &mmDC_PERFMON9_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON9_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON9_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFCOUNTER_CNTL2", REG_MMIO, 0x06d6, 2, &mmDC_PERFMON9_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON9_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON9_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFCOUNTER_STATE", REG_MMIO, 0x06d7, 2, &mmDC_PERFMON9_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON9_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON9_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CNTL", REG_MMIO, 0x06d8, 2, &mmDC_PERFMON9_PERFMON_CNTL[0], sizeof(mmDC_PERFMON9_PERFMON_CNTL)/sizeof(mmDC_PERFMON9_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CNTL2", REG_MMIO, 0x06d9, 2, &mmDC_PERFMON9_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON9_PERFMON_CNTL2)/sizeof(mmDC_PERFMON9_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x06da, 2, &mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON9_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_CVALUE_LOW", REG_MMIO, 0x06db, 2, &mmDC_PERFMON9_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON9_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON9_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_HI", REG_MMIO, 0x06dc, 2, &mmDC_PERFMON9_PERFMON_HI[0], sizeof(mmDC_PERFMON9_PERFMON_HI)/sizeof(mmDC_PERFMON9_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON9_PERFMON_LOW", REG_MMIO, 0x06dd, 2, &mmDC_PERFMON9_PERFMON_LOW[0], sizeof(mmDC_PERFMON9_PERFMON_LOW)/sizeof(mmDC_PERFMON9_PERFMON_LOW[0]), 0, 0 },
	{ "mmHUBP2_DCSURF_SURFACE_CONFIG", REG_MMIO, 0x06e1, 2, &mmHUBP2_DCSURF_SURFACE_CONFIG[0], sizeof(mmHUBP2_DCSURF_SURFACE_CONFIG)/sizeof(mmHUBP2_DCSURF_SURFACE_CONFIG[0]), 0, 0 },
	{ "mmHUBP2_DCSURF_ADDR_CONFIG", REG_MMIO, 0x06e2, 2, &mmHUBP2_DCSURF_ADDR_CONFIG[0], sizeof(mmHUBP2_DCSURF_ADDR_CONFIG)/sizeof(mmHUBP2_DCSURF_ADDR_CONFIG[0]), 0, 0 },
	{ "mmHUBP2_DCSURF_TILING_CONFIG", REG_MMIO, 0x06e3, 2, &mmHUBP2_DCSURF_TILING_CONFIG[0], sizeof(mmHUBP2_DCSURF_TILING_CONFIG)/sizeof(mmHUBP2_DCSURF_TILING_CONFIG[0]), 0, 0 },
	{ "mmHUBP2_DCSURF_PRI_VIEWPORT_START", REG_MMIO, 0x06e4, 2, &mmHUBP2_DCSURF_PRI_VIEWPORT_START[0], sizeof(mmHUBP2_DCSURF_PRI_VIEWPORT_START)/sizeof(mmHUBP2_DCSURF_PRI_VIEWPORT_START[0]), 0, 0 },
	{ "mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION", REG_MMIO, 0x06e5, 2, &mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION[0], sizeof(mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION)/sizeof(mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION[0]), 0, 0 },
	{ "mmHUBP2_DCSURF_PRI_VIEWPORT_START_C", REG_MMIO, 0x06e6, 2, &mmHUBP2_DCSURF_PRI_VIEWPORT_START_C[0], sizeof(mmHUBP2_DCSURF_PRI_VIEWPORT_START_C)/sizeof(mmHUBP2_DCSURF_PRI_VIEWPORT_START_C[0]), 0, 0 },
	{ "mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_C", REG_MMIO, 0x06e7, 2, &mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_C[0], sizeof(mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_C)/sizeof(mmHUBP2_DCSURF_PRI_VIEWPORT_DIMENSION_C[0]), 0, 0 },
	{ "mmHUBP2_DCSURF_SEC_VIEWPORT_START", REG_MMIO, 0x06e8, 2, &mmHUBP2_DCSURF_SEC_VIEWPORT_START[0], sizeof(mmHUBP2_DCSURF_SEC_VIEWPORT_START)/sizeof(mmHUBP2_DCSURF_SEC_VIEWPORT_START[0]), 0, 0 },
	{ "mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION", REG_MMIO, 0x06e9, 2, &mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION[0], sizeof(mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION)/sizeof(mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION[0]), 0, 0 },
	{ "mmHUBP2_DCSURF_SEC_VIEWPORT_START_C", REG_MMIO, 0x06ea, 2, &mmHUBP2_DCSURF_SEC_VIEWPORT_START_C[0], sizeof(mmHUBP2_DCSURF_SEC_VIEWPORT_START_C)/sizeof(mmHUBP2_DCSURF_SEC_VIEWPORT_START_C[0]), 0, 0 },
	{ "mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_C", REG_MMIO, 0x06eb, 2, &mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_C[0], sizeof(mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_C)/sizeof(mmHUBP2_DCSURF_SEC_VIEWPORT_DIMENSION_C[0]), 0, 0 },
	{ "mmHUBP2_DCHUBP_REQ_SIZE_CONFIG", REG_MMIO, 0x06ec, 2, &mmHUBP2_DCHUBP_REQ_SIZE_CONFIG[0], sizeof(mmHUBP2_DCHUBP_REQ_SIZE_CONFIG)/sizeof(mmHUBP2_DCHUBP_REQ_SIZE_CONFIG[0]), 0, 0 },
	{ "mmHUBP2_DCHUBP_REQ_SIZE_CONFIG_C", REG_MMIO, 0x06ed, 2, &mmHUBP2_DCHUBP_REQ_SIZE_CONFIG_C[0], sizeof(mmHUBP2_DCHUBP_REQ_SIZE_CONFIG_C)/sizeof(mmHUBP2_DCHUBP_REQ_SIZE_CONFIG_C[0]), 0, 0 },
	{ "mmHUBP2_DCHUBP_CNTL", REG_MMIO, 0x06ee, 2, &mmHUBP2_DCHUBP_CNTL[0], sizeof(mmHUBP2_DCHUBP_CNTL)/sizeof(mmHUBP2_DCHUBP_CNTL[0]), 0, 0 },
	{ "mmHUBP2_HUBP_CLK_CNTL", REG_MMIO, 0x06ef, 2, &mmHUBP2_HUBP_CLK_CNTL[0], sizeof(mmHUBP2_HUBP_CLK_CNTL)/sizeof(mmHUBP2_HUBP_CLK_CNTL[0]), 0, 0 },
	{ "mmHUBP2_DCHUBP_VMPG_CONFIG", REG_MMIO, 0x06f0, 2, &mmHUBP2_DCHUBP_VMPG_CONFIG[0], sizeof(mmHUBP2_DCHUBP_VMPG_CONFIG)/sizeof(mmHUBP2_DCHUBP_VMPG_CONFIG[0]), 0, 0 },
	{ "mmHUBP2_HUBPREQ_DEBUG_DB", REG_MMIO, 0x06f1, 2, &mmHUBP2_HUBPREQ_DEBUG_DB[0], sizeof(mmHUBP2_HUBPREQ_DEBUG_DB)/sizeof(mmHUBP2_HUBPREQ_DEBUG_DB[0]), 0, 0 },
	{ "mmHUBP2_HUBP_MEASURE_WIN_CTRL_DCFCLK", REG_MMIO, 0x06f6, 2, &mmHUBP2_HUBP_MEASURE_WIN_CTRL_DCFCLK[0], sizeof(mmHUBP2_HUBP_MEASURE_WIN_CTRL_DCFCLK)/sizeof(mmHUBP2_HUBP_MEASURE_WIN_CTRL_DCFCLK[0]), 0, 0 },
	{ "mmHUBP2_HUBP_MEASURE_WIN_CTRL_DPPCLK", REG_MMIO, 0x06f7, 2, &mmHUBP2_HUBP_MEASURE_WIN_CTRL_DPPCLK[0], sizeof(mmHUBP2_HUBP_MEASURE_WIN_CTRL_DPPCLK)/sizeof(mmHUBP2_HUBP_MEASURE_WIN_CTRL_DPPCLK[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SURFACE_PITCH", REG_MMIO, 0x0703, 2, &mmHUBPREQ2_DCSURF_SURFACE_PITCH[0], sizeof(mmHUBPREQ2_DCSURF_SURFACE_PITCH)/sizeof(mmHUBPREQ2_DCSURF_SURFACE_PITCH[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SURFACE_PITCH_C", REG_MMIO, 0x0704, 2, &mmHUBPREQ2_DCSURF_SURFACE_PITCH_C[0], sizeof(mmHUBPREQ2_DCSURF_SURFACE_PITCH_C)/sizeof(mmHUBPREQ2_DCSURF_SURFACE_PITCH_C[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x0705, 2, &mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS)/sizeof(mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0706, 2, &mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_C", REG_MMIO, 0x0707, 2, &mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x0708, 2, &mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ2_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x0709, 2, &mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS)/sizeof(mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x070a, 2, &mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_C", REG_MMIO, 0x070b, 2, &mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x070c, 2, &mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ2_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS", REG_MMIO, 0x070d, 2, &mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS)/sizeof(mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x070e, 2, &mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C", REG_MMIO, 0x070f, 2, &mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x0710, 2, &mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ2_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS", REG_MMIO, 0x0711, 2, &mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS)/sizeof(mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0712, 2, &mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C", REG_MMIO, 0x0713, 2, &mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x0714, 2, &mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ2_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SURFACE_CONTROL", REG_MMIO, 0x0715, 2, &mmHUBPREQ2_DCSURF_SURFACE_CONTROL[0], sizeof(mmHUBPREQ2_DCSURF_SURFACE_CONTROL)/sizeof(mmHUBPREQ2_DCSURF_SURFACE_CONTROL[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_FLIP_CONTROL", REG_MMIO, 0x0716, 2, &mmHUBPREQ2_DCSURF_FLIP_CONTROL[0], sizeof(mmHUBPREQ2_DCSURF_FLIP_CONTROL)/sizeof(mmHUBPREQ2_DCSURF_FLIP_CONTROL[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_FLIP_CONTROL2", REG_MMIO, 0x0717, 2, &mmHUBPREQ2_DCSURF_FLIP_CONTROL2[0], sizeof(mmHUBPREQ2_DCSURF_FLIP_CONTROL2)/sizeof(mmHUBPREQ2_DCSURF_FLIP_CONTROL2[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_FRAME_PACING_CONTROL", REG_MMIO, 0x0718, 2, &mmHUBPREQ2_DCSURF_FRAME_PACING_CONTROL[0], sizeof(mmHUBPREQ2_DCSURF_FRAME_PACING_CONTROL)/sizeof(mmHUBPREQ2_DCSURF_FRAME_PACING_CONTROL[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_FRAME_PACING_TIME", REG_MMIO, 0x0719, 2, &mmHUBPREQ2_DCSURF_FRAME_PACING_TIME[0], sizeof(mmHUBPREQ2_DCSURF_FRAME_PACING_TIME)/sizeof(mmHUBPREQ2_DCSURF_FRAME_PACING_TIME[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SURFACE_FLIP_INTERRUPT", REG_MMIO, 0x071a, 2, &mmHUBPREQ2_DCSURF_SURFACE_FLIP_INTERRUPT[0], sizeof(mmHUBPREQ2_DCSURF_SURFACE_FLIP_INTERRUPT)/sizeof(mmHUBPREQ2_DCSURF_SURFACE_FLIP_INTERRUPT[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SURFACE_INUSE", REG_MMIO, 0x071b, 2, &mmHUBPREQ2_DCSURF_SURFACE_INUSE[0], sizeof(mmHUBPREQ2_DCSURF_SURFACE_INUSE)/sizeof(mmHUBPREQ2_DCSURF_SURFACE_INUSE[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH", REG_MMIO, 0x071c, 2, &mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH[0], sizeof(mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH)/sizeof(mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SURFACE_INUSE_C", REG_MMIO, 0x071d, 2, &mmHUBPREQ2_DCSURF_SURFACE_INUSE_C[0], sizeof(mmHUBPREQ2_DCSURF_SURFACE_INUSE_C)/sizeof(mmHUBPREQ2_DCSURF_SURFACE_INUSE_C[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_C", REG_MMIO, 0x071e, 2, &mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_C[0], sizeof(mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_C)/sizeof(mmHUBPREQ2_DCSURF_SURFACE_INUSE_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE", REG_MMIO, 0x071f, 2, &mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE[0], sizeof(mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE)/sizeof(mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH", REG_MMIO, 0x0720, 2, &mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH[0], sizeof(mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH)/sizeof(mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_C", REG_MMIO, 0x0721, 2, &mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_C[0], sizeof(mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_C)/sizeof(mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_C[0]), 0, 0 },
	{ "mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C", REG_MMIO, 0x0722, 2, &mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C[0], sizeof(mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C)/sizeof(mmHUBPREQ2_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_EXPANSION_MODE", REG_MMIO, 0x0723, 2, &mmHUBPREQ2_DCN_EXPANSION_MODE[0], sizeof(mmHUBPREQ2_DCN_EXPANSION_MODE)/sizeof(mmHUBPREQ2_DCN_EXPANSION_MODE[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_TTU_QOS_WM", REG_MMIO, 0x0724, 2, &mmHUBPREQ2_DCN_TTU_QOS_WM[0], sizeof(mmHUBPREQ2_DCN_TTU_QOS_WM)/sizeof(mmHUBPREQ2_DCN_TTU_QOS_WM[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_GLOBAL_TTU_CNTL", REG_MMIO, 0x0725, 2, &mmHUBPREQ2_DCN_GLOBAL_TTU_CNTL[0], sizeof(mmHUBPREQ2_DCN_GLOBAL_TTU_CNTL)/sizeof(mmHUBPREQ2_DCN_GLOBAL_TTU_CNTL[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_SURF0_TTU_CNTL0", REG_MMIO, 0x0726, 2, &mmHUBPREQ2_DCN_SURF0_TTU_CNTL0[0], sizeof(mmHUBPREQ2_DCN_SURF0_TTU_CNTL0)/sizeof(mmHUBPREQ2_DCN_SURF0_TTU_CNTL0[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_SURF0_TTU_CNTL1", REG_MMIO, 0x0727, 2, &mmHUBPREQ2_DCN_SURF0_TTU_CNTL1[0], sizeof(mmHUBPREQ2_DCN_SURF0_TTU_CNTL1)/sizeof(mmHUBPREQ2_DCN_SURF0_TTU_CNTL1[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_SURF1_TTU_CNTL0", REG_MMIO, 0x0728, 2, &mmHUBPREQ2_DCN_SURF1_TTU_CNTL0[0], sizeof(mmHUBPREQ2_DCN_SURF1_TTU_CNTL0)/sizeof(mmHUBPREQ2_DCN_SURF1_TTU_CNTL0[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_SURF1_TTU_CNTL1", REG_MMIO, 0x0729, 2, &mmHUBPREQ2_DCN_SURF1_TTU_CNTL1[0], sizeof(mmHUBPREQ2_DCN_SURF1_TTU_CNTL1)/sizeof(mmHUBPREQ2_DCN_SURF1_TTU_CNTL1[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_CUR0_TTU_CNTL0", REG_MMIO, 0x072a, 2, &mmHUBPREQ2_DCN_CUR0_TTU_CNTL0[0], sizeof(mmHUBPREQ2_DCN_CUR0_TTU_CNTL0)/sizeof(mmHUBPREQ2_DCN_CUR0_TTU_CNTL0[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_CUR0_TTU_CNTL1", REG_MMIO, 0x072b, 2, &mmHUBPREQ2_DCN_CUR0_TTU_CNTL1[0], sizeof(mmHUBPREQ2_DCN_CUR0_TTU_CNTL1)/sizeof(mmHUBPREQ2_DCN_CUR0_TTU_CNTL1[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB", REG_MMIO, 0x072c, 2, &mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB[0], sizeof(mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB)/sizeof(mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB", REG_MMIO, 0x072d, 2, &mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB[0], sizeof(mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB)/sizeof(mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB", REG_MMIO, 0x072e, 2, &mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB[0], sizeof(mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB)/sizeof(mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB", REG_MMIO, 0x072f, 2, &mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB[0], sizeof(mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB)/sizeof(mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB", REG_MMIO, 0x0730, 2, &mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB[0], sizeof(mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB)/sizeof(mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB", REG_MMIO, 0x0731, 2, &mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB[0], sizeof(mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB)/sizeof(mmHUBPREQ2_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB", REG_MMIO, 0x0732, 2, &mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB[0], sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB)/sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB", REG_MMIO, 0x0733, 2, &mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB[0], sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB)/sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB", REG_MMIO, 0x0734, 2, &mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB[0], sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB)/sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB", REG_MMIO, 0x0735, 2, &mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB[0], sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB)/sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB", REG_MMIO, 0x0736, 2, &mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB[0], sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB)/sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB", REG_MMIO, 0x0737, 2, &mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB[0], sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB)/sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB", REG_MMIO, 0x0738, 2, &mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB[0], sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB)/sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB", REG_MMIO, 0x0739, 2, &mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB[0], sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB)/sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_CONTEXT0_STATUS", REG_MMIO, 0x073a, 2, &mmHUBPREQ2_DCN_VM_CONTEXT0_STATUS[0], sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_STATUS)/sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_STATUS[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB", REG_MMIO, 0x073b, 2, &mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB[0], sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB)/sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_CONTEXT0_CNTL", REG_MMIO, 0x073c, 2, &mmHUBPREQ2_DCN_VM_CONTEXT0_CNTL[0], sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_CNTL)/sizeof(mmHUBPREQ2_DCN_VM_CONTEXT0_CNTL[0]), 0, 0 },
	{ "mmHUBPREQ2_DCN_VM_MX_L1_TLB_CNTL", REG_MMIO, 0x073d, 2, &mmHUBPREQ2_DCN_VM_MX_L1_TLB_CNTL[0], sizeof(mmHUBPREQ2_DCN_VM_MX_L1_TLB_CNTL)/sizeof(mmHUBPREQ2_DCN_VM_MX_L1_TLB_CNTL[0]), 0, 0 },
	{ "mmHUBPREQ2_BLANK_OFFSET_0", REG_MMIO, 0x073e, 2, &mmHUBPREQ2_BLANK_OFFSET_0[0], sizeof(mmHUBPREQ2_BLANK_OFFSET_0)/sizeof(mmHUBPREQ2_BLANK_OFFSET_0[0]), 0, 0 },
	{ "mmHUBPREQ2_BLANK_OFFSET_1", REG_MMIO, 0x073f, 2, &mmHUBPREQ2_BLANK_OFFSET_1[0], sizeof(mmHUBPREQ2_BLANK_OFFSET_1)/sizeof(mmHUBPREQ2_BLANK_OFFSET_1[0]), 0, 0 },
	{ "mmHUBPREQ2_DST_DIMENSIONS", REG_MMIO, 0x0740, 2, &mmHUBPREQ2_DST_DIMENSIONS[0], sizeof(mmHUBPREQ2_DST_DIMENSIONS)/sizeof(mmHUBPREQ2_DST_DIMENSIONS[0]), 0, 0 },
	{ "mmHUBPREQ2_DST_AFTER_SCALER", REG_MMIO, 0x0741, 2, &mmHUBPREQ2_DST_AFTER_SCALER[0], sizeof(mmHUBPREQ2_DST_AFTER_SCALER)/sizeof(mmHUBPREQ2_DST_AFTER_SCALER[0]), 0, 0 },
	{ "mmHUBPREQ2_PREFETCH_SETTINS", REG_MMIO, 0x0742, 2, &mmHUBPREQ2_PREFETCH_SETTINS[0], sizeof(mmHUBPREQ2_PREFETCH_SETTINS)/sizeof(mmHUBPREQ2_PREFETCH_SETTINS[0]), 0, 0 },
	{ "mmHUBPREQ2_PREFETCH_SETTINS_C", REG_MMIO, 0x0743, 2, &mmHUBPREQ2_PREFETCH_SETTINS_C[0], sizeof(mmHUBPREQ2_PREFETCH_SETTINS_C)/sizeof(mmHUBPREQ2_PREFETCH_SETTINS_C[0]), 0, 0 },
	{ "mmHUBPREQ2_VBLANK_PARAMETERS_0", REG_MMIO, 0x0744, 2, &mmHUBPREQ2_VBLANK_PARAMETERS_0[0], sizeof(mmHUBPREQ2_VBLANK_PARAMETERS_0)/sizeof(mmHUBPREQ2_VBLANK_PARAMETERS_0[0]), 0, 0 },
	{ "mmHUBPREQ2_VBLANK_PARAMETERS_1", REG_MMIO, 0x0745, 2, &mmHUBPREQ2_VBLANK_PARAMETERS_1[0], sizeof(mmHUBPREQ2_VBLANK_PARAMETERS_1)/sizeof(mmHUBPREQ2_VBLANK_PARAMETERS_1[0]), 0, 0 },
	{ "mmHUBPREQ2_VBLANK_PARAMETERS_2", REG_MMIO, 0x0746, 2, &mmHUBPREQ2_VBLANK_PARAMETERS_2[0], sizeof(mmHUBPREQ2_VBLANK_PARAMETERS_2)/sizeof(mmHUBPREQ2_VBLANK_PARAMETERS_2[0]), 0, 0 },
	{ "mmHUBPREQ2_VBLANK_PARAMETERS_3", REG_MMIO, 0x0747, 2, &mmHUBPREQ2_VBLANK_PARAMETERS_3[0], sizeof(mmHUBPREQ2_VBLANK_PARAMETERS_3)/sizeof(mmHUBPREQ2_VBLANK_PARAMETERS_3[0]), 0, 0 },
	{ "mmHUBPREQ2_VBLANK_PARAMETERS_4", REG_MMIO, 0x0748, 2, &mmHUBPREQ2_VBLANK_PARAMETERS_4[0], sizeof(mmHUBPREQ2_VBLANK_PARAMETERS_4)/sizeof(mmHUBPREQ2_VBLANK_PARAMETERS_4[0]), 0, 0 },
	{ "mmHUBPREQ2_NOM_PARAMETERS_0", REG_MMIO, 0x0749, 2, &mmHUBPREQ2_NOM_PARAMETERS_0[0], sizeof(mmHUBPREQ2_NOM_PARAMETERS_0)/sizeof(mmHUBPREQ2_NOM_PARAMETERS_0[0]), 0, 0 },
	{ "mmHUBPREQ2_NOM_PARAMETERS_1", REG_MMIO, 0x074a, 2, &mmHUBPREQ2_NOM_PARAMETERS_1[0], sizeof(mmHUBPREQ2_NOM_PARAMETERS_1)/sizeof(mmHUBPREQ2_NOM_PARAMETERS_1[0]), 0, 0 },
	{ "mmHUBPREQ2_NOM_PARAMETERS_2", REG_MMIO, 0x074b, 2, &mmHUBPREQ2_NOM_PARAMETERS_2[0], sizeof(mmHUBPREQ2_NOM_PARAMETERS_2)/sizeof(mmHUBPREQ2_NOM_PARAMETERS_2[0]), 0, 0 },
	{ "mmHUBPREQ2_NOM_PARAMETERS_3", REG_MMIO, 0x074c, 2, &mmHUBPREQ2_NOM_PARAMETERS_3[0], sizeof(mmHUBPREQ2_NOM_PARAMETERS_3)/sizeof(mmHUBPREQ2_NOM_PARAMETERS_3[0]), 0, 0 },
	{ "mmHUBPREQ2_NOM_PARAMETERS_4", REG_MMIO, 0x074d, 2, &mmHUBPREQ2_NOM_PARAMETERS_4[0], sizeof(mmHUBPREQ2_NOM_PARAMETERS_4)/sizeof(mmHUBPREQ2_NOM_PARAMETERS_4[0]), 0, 0 },
	{ "mmHUBPREQ2_NOM_PARAMETERS_5", REG_MMIO, 0x074e, 2, &mmHUBPREQ2_NOM_PARAMETERS_5[0], sizeof(mmHUBPREQ2_NOM_PARAMETERS_5)/sizeof(mmHUBPREQ2_NOM_PARAMETERS_5[0]), 0, 0 },
	{ "mmHUBPREQ2_NOM_PARAMETERS_6", REG_MMIO, 0x074f, 2, &mmHUBPREQ2_NOM_PARAMETERS_6[0], sizeof(mmHUBPREQ2_NOM_PARAMETERS_6)/sizeof(mmHUBPREQ2_NOM_PARAMETERS_6[0]), 0, 0 },
	{ "mmHUBPREQ2_NOM_PARAMETERS_7", REG_MMIO, 0x0750, 2, &mmHUBPREQ2_NOM_PARAMETERS_7[0], sizeof(mmHUBPREQ2_NOM_PARAMETERS_7)/sizeof(mmHUBPREQ2_NOM_PARAMETERS_7[0]), 0, 0 },
	{ "mmHUBPREQ2_PER_LINE_DELIVERY_PRE", REG_MMIO, 0x0751, 2, &mmHUBPREQ2_PER_LINE_DELIVERY_PRE[0], sizeof(mmHUBPREQ2_PER_LINE_DELIVERY_PRE)/sizeof(mmHUBPREQ2_PER_LINE_DELIVERY_PRE[0]), 0, 0 },
	{ "mmHUBPREQ2_PER_LINE_DELIVERY", REG_MMIO, 0x0752, 2, &mmHUBPREQ2_PER_LINE_DELIVERY[0], sizeof(mmHUBPREQ2_PER_LINE_DELIVERY)/sizeof(mmHUBPREQ2_PER_LINE_DELIVERY[0]), 0, 0 },
	{ "mmHUBPREQ2_CURSOR_SETTINS", REG_MMIO, 0x0753, 2, &mmHUBPREQ2_CURSOR_SETTINS[0], sizeof(mmHUBPREQ2_CURSOR_SETTINS)/sizeof(mmHUBPREQ2_CURSOR_SETTINS[0]), 0, 0 },
	{ "mmHUBPREQ2_REF_FREQ_TO_PIX_FREQ", REG_MMIO, 0x0754, 2, &mmHUBPREQ2_REF_FREQ_TO_PIX_FREQ[0], sizeof(mmHUBPREQ2_REF_FREQ_TO_PIX_FREQ)/sizeof(mmHUBPREQ2_REF_FREQ_TO_PIX_FREQ[0]), 0, 0 },
	{ "mmHUBPREQ2_HUBPREQ_MEM_PWR_CTRL", REG_MMIO, 0x0755, 2, &mmHUBPREQ2_HUBPREQ_MEM_PWR_CTRL[0], sizeof(mmHUBPREQ2_HUBPREQ_MEM_PWR_CTRL)/sizeof(mmHUBPREQ2_HUBPREQ_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmHUBPREQ2_HUBPREQ_MEM_PWR_STATUS", REG_MMIO, 0x0756, 2, &mmHUBPREQ2_HUBPREQ_MEM_PWR_STATUS[0], sizeof(mmHUBPREQ2_HUBPREQ_MEM_PWR_STATUS)/sizeof(mmHUBPREQ2_HUBPREQ_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmHUBPRET2_HUBPRET_CONTROL", REG_MMIO, 0x0768, 2, &mmHUBPRET2_HUBPRET_CONTROL[0], sizeof(mmHUBPRET2_HUBPRET_CONTROL)/sizeof(mmHUBPRET2_HUBPRET_CONTROL[0]), 0, 0 },
	{ "mmHUBPRET2_HUBPRET_MEM_PWR_CTRL", REG_MMIO, 0x0769, 2, &mmHUBPRET2_HUBPRET_MEM_PWR_CTRL[0], sizeof(mmHUBPRET2_HUBPRET_MEM_PWR_CTRL)/sizeof(mmHUBPRET2_HUBPRET_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmHUBPRET2_HUBPRET_MEM_PWR_STATUS", REG_MMIO, 0x076a, 2, &mmHUBPRET2_HUBPRET_MEM_PWR_STATUS[0], sizeof(mmHUBPRET2_HUBPRET_MEM_PWR_STATUS)/sizeof(mmHUBPRET2_HUBPRET_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmHUBPRET2_HUBPRET_READ_LINE_CTRL0", REG_MMIO, 0x076b, 2, &mmHUBPRET2_HUBPRET_READ_LINE_CTRL0[0], sizeof(mmHUBPRET2_HUBPRET_READ_LINE_CTRL0)/sizeof(mmHUBPRET2_HUBPRET_READ_LINE_CTRL0[0]), 0, 0 },
	{ "mmHUBPRET2_HUBPRET_READ_LINE_CTRL1", REG_MMIO, 0x076c, 2, &mmHUBPRET2_HUBPRET_READ_LINE_CTRL1[0], sizeof(mmHUBPRET2_HUBPRET_READ_LINE_CTRL1)/sizeof(mmHUBPRET2_HUBPRET_READ_LINE_CTRL1[0]), 0, 0 },
	{ "mmHUBPRET2_HUBPRET_READ_LINE0", REG_MMIO, 0x076d, 2, &mmHUBPRET2_HUBPRET_READ_LINE0[0], sizeof(mmHUBPRET2_HUBPRET_READ_LINE0)/sizeof(mmHUBPRET2_HUBPRET_READ_LINE0[0]), 0, 0 },
	{ "mmHUBPRET2_HUBPRET_READ_LINE1", REG_MMIO, 0x076e, 2, &mmHUBPRET2_HUBPRET_READ_LINE1[0], sizeof(mmHUBPRET2_HUBPRET_READ_LINE1)/sizeof(mmHUBPRET2_HUBPRET_READ_LINE1[0]), 0, 0 },
	{ "mmHUBPRET2_HUBPRET_INTERRUPT", REG_MMIO, 0x076f, 2, &mmHUBPRET2_HUBPRET_INTERRUPT[0], sizeof(mmHUBPRET2_HUBPRET_INTERRUPT)/sizeof(mmHUBPRET2_HUBPRET_INTERRUPT[0]), 0, 0 },
	{ "mmHUBPRET2_HUBPRET_READ_LINE_VALUE", REG_MMIO, 0x0770, 2, &mmHUBPRET2_HUBPRET_READ_LINE_VALUE[0], sizeof(mmHUBPRET2_HUBPRET_READ_LINE_VALUE)/sizeof(mmHUBPRET2_HUBPRET_READ_LINE_VALUE[0]), 0, 0 },
	{ "mmHUBPRET2_HUBPRET_READ_LINE_STATUS", REG_MMIO, 0x0771, 2, &mmHUBPRET2_HUBPRET_READ_LINE_STATUS[0], sizeof(mmHUBPRET2_HUBPRET_READ_LINE_STATUS)/sizeof(mmHUBPRET2_HUBPRET_READ_LINE_STATUS[0]), 0, 0 },
	{ "mmCURSOR2_CURSOR_CONTROL", REG_MMIO, 0x0774, 2, &mmCURSOR2_CURSOR_CONTROL[0], sizeof(mmCURSOR2_CURSOR_CONTROL)/sizeof(mmCURSOR2_CURSOR_CONTROL[0]), 0, 0 },
	{ "mmCURSOR2_CURSOR_SURFACE_ADDRESS", REG_MMIO, 0x0775, 2, &mmCURSOR2_CURSOR_SURFACE_ADDRESS[0], sizeof(mmCURSOR2_CURSOR_SURFACE_ADDRESS)/sizeof(mmCURSOR2_CURSOR_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmCURSOR2_CURSOR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x0776, 2, &mmCURSOR2_CURSOR_SURFACE_ADDRESS_HIGH[0], sizeof(mmCURSOR2_CURSOR_SURFACE_ADDRESS_HIGH)/sizeof(mmCURSOR2_CURSOR_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmCURSOR2_CURSOR_SIZE", REG_MMIO, 0x0777, 2, &mmCURSOR2_CURSOR_SIZE[0], sizeof(mmCURSOR2_CURSOR_SIZE)/sizeof(mmCURSOR2_CURSOR_SIZE[0]), 0, 0 },
	{ "mmCURSOR2_CURSOR_POSITION", REG_MMIO, 0x0778, 2, &mmCURSOR2_CURSOR_POSITION[0], sizeof(mmCURSOR2_CURSOR_POSITION)/sizeof(mmCURSOR2_CURSOR_POSITION[0]), 0, 0 },
	{ "mmCURSOR2_CURSOR_HOT_SPOT", REG_MMIO, 0x0779, 2, &mmCURSOR2_CURSOR_HOT_SPOT[0], sizeof(mmCURSOR2_CURSOR_HOT_SPOT)/sizeof(mmCURSOR2_CURSOR_HOT_SPOT[0]), 0, 0 },
	{ "mmCURSOR2_CURSOR_STEREO_CONTROL", REG_MMIO, 0x077a, 2, &mmCURSOR2_CURSOR_STEREO_CONTROL[0], sizeof(mmCURSOR2_CURSOR_STEREO_CONTROL)/sizeof(mmCURSOR2_CURSOR_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCURSOR2_CURSOR_DST_OFFSET", REG_MMIO, 0x077b, 2, &mmCURSOR2_CURSOR_DST_OFFSET[0], sizeof(mmCURSOR2_CURSOR_DST_OFFSET)/sizeof(mmCURSOR2_CURSOR_DST_OFFSET[0]), 0, 0 },
	{ "mmCURSOR2_CURSOR_MEM_PWR_CTRL", REG_MMIO, 0x077c, 2, &mmCURSOR2_CURSOR_MEM_PWR_CTRL[0], sizeof(mmCURSOR2_CURSOR_MEM_PWR_CTRL)/sizeof(mmCURSOR2_CURSOR_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmCURSOR2_CURSOR_MEM_PWR_STATUS", REG_MMIO, 0x077d, 2, &mmCURSOR2_CURSOR_MEM_PWR_STATUS[0], sizeof(mmCURSOR2_CURSOR_MEM_PWR_STATUS)/sizeof(mmCURSOR2_CURSOR_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFCOUNTER_CNTL", REG_MMIO, 0x0799, 2, &mmDC_PERFMON10_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON10_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON10_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFCOUNTER_CNTL2", REG_MMIO, 0x079a, 2, &mmDC_PERFMON10_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON10_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON10_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFCOUNTER_STATE", REG_MMIO, 0x079b, 2, &mmDC_PERFMON10_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON10_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON10_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_CNTL", REG_MMIO, 0x079c, 2, &mmDC_PERFMON10_PERFMON_CNTL[0], sizeof(mmDC_PERFMON10_PERFMON_CNTL)/sizeof(mmDC_PERFMON10_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_CNTL2", REG_MMIO, 0x079d, 2, &mmDC_PERFMON10_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON10_PERFMON_CNTL2)/sizeof(mmDC_PERFMON10_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x079e, 2, &mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON10_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_CVALUE_LOW", REG_MMIO, 0x079f, 2, &mmDC_PERFMON10_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON10_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON10_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_HI", REG_MMIO, 0x07a0, 2, &mmDC_PERFMON10_PERFMON_HI[0], sizeof(mmDC_PERFMON10_PERFMON_HI)/sizeof(mmDC_PERFMON10_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON10_PERFMON_LOW", REG_MMIO, 0x07a1, 2, &mmDC_PERFMON10_PERFMON_LOW[0], sizeof(mmDC_PERFMON10_PERFMON_LOW)/sizeof(mmDC_PERFMON10_PERFMON_LOW[0]), 0, 0 },
	{ "mmHUBP3_DCSURF_SURFACE_CONFIG", REG_MMIO, 0x07a5, 2, &mmHUBP3_DCSURF_SURFACE_CONFIG[0], sizeof(mmHUBP3_DCSURF_SURFACE_CONFIG)/sizeof(mmHUBP3_DCSURF_SURFACE_CONFIG[0]), 0, 0 },
	{ "mmHUBP3_DCSURF_ADDR_CONFIG", REG_MMIO, 0x07a6, 2, &mmHUBP3_DCSURF_ADDR_CONFIG[0], sizeof(mmHUBP3_DCSURF_ADDR_CONFIG)/sizeof(mmHUBP3_DCSURF_ADDR_CONFIG[0]), 0, 0 },
	{ "mmHUBP3_DCSURF_TILING_CONFIG", REG_MMIO, 0x07a7, 2, &mmHUBP3_DCSURF_TILING_CONFIG[0], sizeof(mmHUBP3_DCSURF_TILING_CONFIG)/sizeof(mmHUBP3_DCSURF_TILING_CONFIG[0]), 0, 0 },
	{ "mmHUBP3_DCSURF_PRI_VIEWPORT_START", REG_MMIO, 0x07a8, 2, &mmHUBP3_DCSURF_PRI_VIEWPORT_START[0], sizeof(mmHUBP3_DCSURF_PRI_VIEWPORT_START)/sizeof(mmHUBP3_DCSURF_PRI_VIEWPORT_START[0]), 0, 0 },
	{ "mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION", REG_MMIO, 0x07a9, 2, &mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION[0], sizeof(mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION)/sizeof(mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION[0]), 0, 0 },
	{ "mmHUBP3_DCSURF_PRI_VIEWPORT_START_C", REG_MMIO, 0x07aa, 2, &mmHUBP3_DCSURF_PRI_VIEWPORT_START_C[0], sizeof(mmHUBP3_DCSURF_PRI_VIEWPORT_START_C)/sizeof(mmHUBP3_DCSURF_PRI_VIEWPORT_START_C[0]), 0, 0 },
	{ "mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_C", REG_MMIO, 0x07ab, 2, &mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_C[0], sizeof(mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_C)/sizeof(mmHUBP3_DCSURF_PRI_VIEWPORT_DIMENSION_C[0]), 0, 0 },
	{ "mmHUBP3_DCSURF_SEC_VIEWPORT_START", REG_MMIO, 0x07ac, 2, &mmHUBP3_DCSURF_SEC_VIEWPORT_START[0], sizeof(mmHUBP3_DCSURF_SEC_VIEWPORT_START)/sizeof(mmHUBP3_DCSURF_SEC_VIEWPORT_START[0]), 0, 0 },
	{ "mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION", REG_MMIO, 0x07ad, 2, &mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION[0], sizeof(mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION)/sizeof(mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION[0]), 0, 0 },
	{ "mmHUBP3_DCSURF_SEC_VIEWPORT_START_C", REG_MMIO, 0x07ae, 2, &mmHUBP3_DCSURF_SEC_VIEWPORT_START_C[0], sizeof(mmHUBP3_DCSURF_SEC_VIEWPORT_START_C)/sizeof(mmHUBP3_DCSURF_SEC_VIEWPORT_START_C[0]), 0, 0 },
	{ "mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_C", REG_MMIO, 0x07af, 2, &mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_C[0], sizeof(mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_C)/sizeof(mmHUBP3_DCSURF_SEC_VIEWPORT_DIMENSION_C[0]), 0, 0 },
	{ "mmHUBP3_DCHUBP_REQ_SIZE_CONFIG", REG_MMIO, 0x07b0, 2, &mmHUBP3_DCHUBP_REQ_SIZE_CONFIG[0], sizeof(mmHUBP3_DCHUBP_REQ_SIZE_CONFIG)/sizeof(mmHUBP3_DCHUBP_REQ_SIZE_CONFIG[0]), 0, 0 },
	{ "mmHUBP3_DCHUBP_REQ_SIZE_CONFIG_C", REG_MMIO, 0x07b1, 2, &mmHUBP3_DCHUBP_REQ_SIZE_CONFIG_C[0], sizeof(mmHUBP3_DCHUBP_REQ_SIZE_CONFIG_C)/sizeof(mmHUBP3_DCHUBP_REQ_SIZE_CONFIG_C[0]), 0, 0 },
	{ "mmHUBP3_DCHUBP_CNTL", REG_MMIO, 0x07b2, 2, &mmHUBP3_DCHUBP_CNTL[0], sizeof(mmHUBP3_DCHUBP_CNTL)/sizeof(mmHUBP3_DCHUBP_CNTL[0]), 0, 0 },
	{ "mmHUBP3_HUBP_CLK_CNTL", REG_MMIO, 0x07b3, 2, &mmHUBP3_HUBP_CLK_CNTL[0], sizeof(mmHUBP3_HUBP_CLK_CNTL)/sizeof(mmHUBP3_HUBP_CLK_CNTL[0]), 0, 0 },
	{ "mmHUBP3_DCHUBP_VMPG_CONFIG", REG_MMIO, 0x07b4, 2, &mmHUBP3_DCHUBP_VMPG_CONFIG[0], sizeof(mmHUBP3_DCHUBP_VMPG_CONFIG)/sizeof(mmHUBP3_DCHUBP_VMPG_CONFIG[0]), 0, 0 },
	{ "mmHUBP3_HUBPREQ_DEBUG_DB", REG_MMIO, 0x07b5, 2, &mmHUBP3_HUBPREQ_DEBUG_DB[0], sizeof(mmHUBP3_HUBPREQ_DEBUG_DB)/sizeof(mmHUBP3_HUBPREQ_DEBUG_DB[0]), 0, 0 },
	{ "mmHUBP3_HUBP_MEASURE_WIN_CTRL_DCFCLK", REG_MMIO, 0x07ba, 2, &mmHUBP3_HUBP_MEASURE_WIN_CTRL_DCFCLK[0], sizeof(mmHUBP3_HUBP_MEASURE_WIN_CTRL_DCFCLK)/sizeof(mmHUBP3_HUBP_MEASURE_WIN_CTRL_DCFCLK[0]), 0, 0 },
	{ "mmHUBP3_HUBP_MEASURE_WIN_CTRL_DPPCLK", REG_MMIO, 0x07bb, 2, &mmHUBP3_HUBP_MEASURE_WIN_CTRL_DPPCLK[0], sizeof(mmHUBP3_HUBP_MEASURE_WIN_CTRL_DPPCLK)/sizeof(mmHUBP3_HUBP_MEASURE_WIN_CTRL_DPPCLK[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SURFACE_PITCH", REG_MMIO, 0x07c7, 2, &mmHUBPREQ3_DCSURF_SURFACE_PITCH[0], sizeof(mmHUBPREQ3_DCSURF_SURFACE_PITCH)/sizeof(mmHUBPREQ3_DCSURF_SURFACE_PITCH[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SURFACE_PITCH_C", REG_MMIO, 0x07c8, 2, &mmHUBPREQ3_DCSURF_SURFACE_PITCH_C[0], sizeof(mmHUBPREQ3_DCSURF_SURFACE_PITCH_C)/sizeof(mmHUBPREQ3_DCSURF_SURFACE_PITCH_C[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS", REG_MMIO, 0x07c9, 2, &mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS)/sizeof(mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x07ca, 2, &mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_C", REG_MMIO, 0x07cb, 2, &mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x07cc, 2, &mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ3_DCSURF_PRIMARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS", REG_MMIO, 0x07cd, 2, &mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS)/sizeof(mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x07ce, 2, &mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_C", REG_MMIO, 0x07cf, 2, &mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x07d0, 2, &mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ3_DCSURF_SECONDARY_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS", REG_MMIO, 0x07d1, 2, &mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS)/sizeof(mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x07d2, 2, &mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C", REG_MMIO, 0x07d3, 2, &mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x07d4, 2, &mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ3_DCSURF_PRIMARY_META_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS", REG_MMIO, 0x07d5, 2, &mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS[0], sizeof(mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS)/sizeof(mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x07d6, 2, &mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH[0], sizeof(mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH)/sizeof(mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C", REG_MMIO, 0x07d7, 2, &mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C[0], sizeof(mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C)/sizeof(mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_C[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C", REG_MMIO, 0x07d8, 2, &mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C[0], sizeof(mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C)/sizeof(mmHUBPREQ3_DCSURF_SECONDARY_META_SURFACE_ADDRESS_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SURFACE_CONTROL", REG_MMIO, 0x07d9, 2, &mmHUBPREQ3_DCSURF_SURFACE_CONTROL[0], sizeof(mmHUBPREQ3_DCSURF_SURFACE_CONTROL)/sizeof(mmHUBPREQ3_DCSURF_SURFACE_CONTROL[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_FLIP_CONTROL", REG_MMIO, 0x07da, 2, &mmHUBPREQ3_DCSURF_FLIP_CONTROL[0], sizeof(mmHUBPREQ3_DCSURF_FLIP_CONTROL)/sizeof(mmHUBPREQ3_DCSURF_FLIP_CONTROL[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_FLIP_CONTROL2", REG_MMIO, 0x07db, 2, &mmHUBPREQ3_DCSURF_FLIP_CONTROL2[0], sizeof(mmHUBPREQ3_DCSURF_FLIP_CONTROL2)/sizeof(mmHUBPREQ3_DCSURF_FLIP_CONTROL2[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_FRAME_PACING_CONTROL", REG_MMIO, 0x07dc, 2, &mmHUBPREQ3_DCSURF_FRAME_PACING_CONTROL[0], sizeof(mmHUBPREQ3_DCSURF_FRAME_PACING_CONTROL)/sizeof(mmHUBPREQ3_DCSURF_FRAME_PACING_CONTROL[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_FRAME_PACING_TIME", REG_MMIO, 0x07dd, 2, &mmHUBPREQ3_DCSURF_FRAME_PACING_TIME[0], sizeof(mmHUBPREQ3_DCSURF_FRAME_PACING_TIME)/sizeof(mmHUBPREQ3_DCSURF_FRAME_PACING_TIME[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SURFACE_FLIP_INTERRUPT", REG_MMIO, 0x07de, 2, &mmHUBPREQ3_DCSURF_SURFACE_FLIP_INTERRUPT[0], sizeof(mmHUBPREQ3_DCSURF_SURFACE_FLIP_INTERRUPT)/sizeof(mmHUBPREQ3_DCSURF_SURFACE_FLIP_INTERRUPT[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SURFACE_INUSE", REG_MMIO, 0x07df, 2, &mmHUBPREQ3_DCSURF_SURFACE_INUSE[0], sizeof(mmHUBPREQ3_DCSURF_SURFACE_INUSE)/sizeof(mmHUBPREQ3_DCSURF_SURFACE_INUSE[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH", REG_MMIO, 0x07e0, 2, &mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH[0], sizeof(mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH)/sizeof(mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SURFACE_INUSE_C", REG_MMIO, 0x07e1, 2, &mmHUBPREQ3_DCSURF_SURFACE_INUSE_C[0], sizeof(mmHUBPREQ3_DCSURF_SURFACE_INUSE_C)/sizeof(mmHUBPREQ3_DCSURF_SURFACE_INUSE_C[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_C", REG_MMIO, 0x07e2, 2, &mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_C[0], sizeof(mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_C)/sizeof(mmHUBPREQ3_DCSURF_SURFACE_INUSE_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE", REG_MMIO, 0x07e3, 2, &mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE[0], sizeof(mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE)/sizeof(mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH", REG_MMIO, 0x07e4, 2, &mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH[0], sizeof(mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH)/sizeof(mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_C", REG_MMIO, 0x07e5, 2, &mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_C[0], sizeof(mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_C)/sizeof(mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_C[0]), 0, 0 },
	{ "mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C", REG_MMIO, 0x07e6, 2, &mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C[0], sizeof(mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C)/sizeof(mmHUBPREQ3_DCSURF_SURFACE_EARLIEST_INUSE_HIGH_C[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_EXPANSION_MODE", REG_MMIO, 0x07e7, 2, &mmHUBPREQ3_DCN_EXPANSION_MODE[0], sizeof(mmHUBPREQ3_DCN_EXPANSION_MODE)/sizeof(mmHUBPREQ3_DCN_EXPANSION_MODE[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_TTU_QOS_WM", REG_MMIO, 0x07e8, 2, &mmHUBPREQ3_DCN_TTU_QOS_WM[0], sizeof(mmHUBPREQ3_DCN_TTU_QOS_WM)/sizeof(mmHUBPREQ3_DCN_TTU_QOS_WM[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_GLOBAL_TTU_CNTL", REG_MMIO, 0x07e9, 2, &mmHUBPREQ3_DCN_GLOBAL_TTU_CNTL[0], sizeof(mmHUBPREQ3_DCN_GLOBAL_TTU_CNTL)/sizeof(mmHUBPREQ3_DCN_GLOBAL_TTU_CNTL[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_SURF0_TTU_CNTL0", REG_MMIO, 0x07ea, 2, &mmHUBPREQ3_DCN_SURF0_TTU_CNTL0[0], sizeof(mmHUBPREQ3_DCN_SURF0_TTU_CNTL0)/sizeof(mmHUBPREQ3_DCN_SURF0_TTU_CNTL0[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_SURF0_TTU_CNTL1", REG_MMIO, 0x07eb, 2, &mmHUBPREQ3_DCN_SURF0_TTU_CNTL1[0], sizeof(mmHUBPREQ3_DCN_SURF0_TTU_CNTL1)/sizeof(mmHUBPREQ3_DCN_SURF0_TTU_CNTL1[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_SURF1_TTU_CNTL0", REG_MMIO, 0x07ec, 2, &mmHUBPREQ3_DCN_SURF1_TTU_CNTL0[0], sizeof(mmHUBPREQ3_DCN_SURF1_TTU_CNTL0)/sizeof(mmHUBPREQ3_DCN_SURF1_TTU_CNTL0[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_SURF1_TTU_CNTL1", REG_MMIO, 0x07ed, 2, &mmHUBPREQ3_DCN_SURF1_TTU_CNTL1[0], sizeof(mmHUBPREQ3_DCN_SURF1_TTU_CNTL1)/sizeof(mmHUBPREQ3_DCN_SURF1_TTU_CNTL1[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_CUR0_TTU_CNTL0", REG_MMIO, 0x07ee, 2, &mmHUBPREQ3_DCN_CUR0_TTU_CNTL0[0], sizeof(mmHUBPREQ3_DCN_CUR0_TTU_CNTL0)/sizeof(mmHUBPREQ3_DCN_CUR0_TTU_CNTL0[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_CUR0_TTU_CNTL1", REG_MMIO, 0x07ef, 2, &mmHUBPREQ3_DCN_CUR0_TTU_CNTL1[0], sizeof(mmHUBPREQ3_DCN_CUR0_TTU_CNTL1)/sizeof(mmHUBPREQ3_DCN_CUR0_TTU_CNTL1[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB", REG_MMIO, 0x07f0, 2, &mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB[0], sizeof(mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB)/sizeof(mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB", REG_MMIO, 0x07f1, 2, &mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB[0], sizeof(mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB)/sizeof(mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_LOW_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB", REG_MMIO, 0x07f2, 2, &mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB[0], sizeof(mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB)/sizeof(mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB", REG_MMIO, 0x07f3, 2, &mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB[0], sizeof(mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB)/sizeof(mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_HIGH_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB", REG_MMIO, 0x07f4, 2, &mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB[0], sizeof(mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB)/sizeof(mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB", REG_MMIO, 0x07f5, 2, &mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB[0], sizeof(mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB)/sizeof(mmHUBPREQ3_DCN_VM_SYSTEM_APERTURE_DEFAULT_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB", REG_MMIO, 0x07f6, 2, &mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB[0], sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB)/sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB", REG_MMIO, 0x07f7, 2, &mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB[0], sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB)/sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_DEFAULT_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB", REG_MMIO, 0x07f8, 2, &mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB[0], sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB)/sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB", REG_MMIO, 0x07f9, 2, &mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB[0], sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB)/sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_BASE_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB", REG_MMIO, 0x07fa, 2, &mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB[0], sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB)/sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB", REG_MMIO, 0x07fb, 2, &mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB[0], sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB)/sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_START_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB", REG_MMIO, 0x07fc, 2, &mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB[0], sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB)/sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB", REG_MMIO, 0x07fd, 2, &mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB[0], sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB)/sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PAGE_TABLE_END_ADDR_MSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_CONTEXT0_STATUS", REG_MMIO, 0x07fe, 2, &mmHUBPREQ3_DCN_VM_CONTEXT0_STATUS[0], sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_STATUS)/sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_STATUS[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB", REG_MMIO, 0x07ff, 2, &mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB[0], sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB)/sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_PROTECTION_FAULT_ADDR_LSB[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_CONTEXT0_CNTL", REG_MMIO, 0x0800, 2, &mmHUBPREQ3_DCN_VM_CONTEXT0_CNTL[0], sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_CNTL)/sizeof(mmHUBPREQ3_DCN_VM_CONTEXT0_CNTL[0]), 0, 0 },
	{ "mmHUBPREQ3_DCN_VM_MX_L1_TLB_CNTL", REG_MMIO, 0x0801, 2, &mmHUBPREQ3_DCN_VM_MX_L1_TLB_CNTL[0], sizeof(mmHUBPREQ3_DCN_VM_MX_L1_TLB_CNTL)/sizeof(mmHUBPREQ3_DCN_VM_MX_L1_TLB_CNTL[0]), 0, 0 },
	{ "mmHUBPREQ3_BLANK_OFFSET_0", REG_MMIO, 0x0802, 2, &mmHUBPREQ3_BLANK_OFFSET_0[0], sizeof(mmHUBPREQ3_BLANK_OFFSET_0)/sizeof(mmHUBPREQ3_BLANK_OFFSET_0[0]), 0, 0 },
	{ "mmHUBPREQ3_BLANK_OFFSET_1", REG_MMIO, 0x0803, 2, &mmHUBPREQ3_BLANK_OFFSET_1[0], sizeof(mmHUBPREQ3_BLANK_OFFSET_1)/sizeof(mmHUBPREQ3_BLANK_OFFSET_1[0]), 0, 0 },
	{ "mmHUBPREQ3_DST_DIMENSIONS", REG_MMIO, 0x0804, 2, &mmHUBPREQ3_DST_DIMENSIONS[0], sizeof(mmHUBPREQ3_DST_DIMENSIONS)/sizeof(mmHUBPREQ3_DST_DIMENSIONS[0]), 0, 0 },
	{ "mmHUBPREQ3_DST_AFTER_SCALER", REG_MMIO, 0x0805, 2, &mmHUBPREQ3_DST_AFTER_SCALER[0], sizeof(mmHUBPREQ3_DST_AFTER_SCALER)/sizeof(mmHUBPREQ3_DST_AFTER_SCALER[0]), 0, 0 },
	{ "mmHUBPREQ3_PREFETCH_SETTINS", REG_MMIO, 0x0806, 2, &mmHUBPREQ3_PREFETCH_SETTINS[0], sizeof(mmHUBPREQ3_PREFETCH_SETTINS)/sizeof(mmHUBPREQ3_PREFETCH_SETTINS[0]), 0, 0 },
	{ "mmHUBPREQ3_PREFETCH_SETTINS_C", REG_MMIO, 0x0807, 2, &mmHUBPREQ3_PREFETCH_SETTINS_C[0], sizeof(mmHUBPREQ3_PREFETCH_SETTINS_C)/sizeof(mmHUBPREQ3_PREFETCH_SETTINS_C[0]), 0, 0 },
	{ "mmHUBPREQ3_VBLANK_PARAMETERS_0", REG_MMIO, 0x0808, 2, &mmHUBPREQ3_VBLANK_PARAMETERS_0[0], sizeof(mmHUBPREQ3_VBLANK_PARAMETERS_0)/sizeof(mmHUBPREQ3_VBLANK_PARAMETERS_0[0]), 0, 0 },
	{ "mmHUBPREQ3_VBLANK_PARAMETERS_1", REG_MMIO, 0x0809, 2, &mmHUBPREQ3_VBLANK_PARAMETERS_1[0], sizeof(mmHUBPREQ3_VBLANK_PARAMETERS_1)/sizeof(mmHUBPREQ3_VBLANK_PARAMETERS_1[0]), 0, 0 },
	{ "mmHUBPREQ3_VBLANK_PARAMETERS_2", REG_MMIO, 0x080a, 2, &mmHUBPREQ3_VBLANK_PARAMETERS_2[0], sizeof(mmHUBPREQ3_VBLANK_PARAMETERS_2)/sizeof(mmHUBPREQ3_VBLANK_PARAMETERS_2[0]), 0, 0 },
	{ "mmHUBPREQ3_VBLANK_PARAMETERS_3", REG_MMIO, 0x080b, 2, &mmHUBPREQ3_VBLANK_PARAMETERS_3[0], sizeof(mmHUBPREQ3_VBLANK_PARAMETERS_3)/sizeof(mmHUBPREQ3_VBLANK_PARAMETERS_3[0]), 0, 0 },
	{ "mmHUBPREQ3_VBLANK_PARAMETERS_4", REG_MMIO, 0x080c, 2, &mmHUBPREQ3_VBLANK_PARAMETERS_4[0], sizeof(mmHUBPREQ3_VBLANK_PARAMETERS_4)/sizeof(mmHUBPREQ3_VBLANK_PARAMETERS_4[0]), 0, 0 },
	{ "mmHUBPREQ3_NOM_PARAMETERS_0", REG_MMIO, 0x080d, 2, &mmHUBPREQ3_NOM_PARAMETERS_0[0], sizeof(mmHUBPREQ3_NOM_PARAMETERS_0)/sizeof(mmHUBPREQ3_NOM_PARAMETERS_0[0]), 0, 0 },
	{ "mmHUBPREQ3_NOM_PARAMETERS_1", REG_MMIO, 0x080e, 2, &mmHUBPREQ3_NOM_PARAMETERS_1[0], sizeof(mmHUBPREQ3_NOM_PARAMETERS_1)/sizeof(mmHUBPREQ3_NOM_PARAMETERS_1[0]), 0, 0 },
	{ "mmHUBPREQ3_NOM_PARAMETERS_2", REG_MMIO, 0x080f, 2, &mmHUBPREQ3_NOM_PARAMETERS_2[0], sizeof(mmHUBPREQ3_NOM_PARAMETERS_2)/sizeof(mmHUBPREQ3_NOM_PARAMETERS_2[0]), 0, 0 },
	{ "mmHUBPREQ3_NOM_PARAMETERS_3", REG_MMIO, 0x0810, 2, &mmHUBPREQ3_NOM_PARAMETERS_3[0], sizeof(mmHUBPREQ3_NOM_PARAMETERS_3)/sizeof(mmHUBPREQ3_NOM_PARAMETERS_3[0]), 0, 0 },
	{ "mmHUBPREQ3_NOM_PARAMETERS_4", REG_MMIO, 0x0811, 2, &mmHUBPREQ3_NOM_PARAMETERS_4[0], sizeof(mmHUBPREQ3_NOM_PARAMETERS_4)/sizeof(mmHUBPREQ3_NOM_PARAMETERS_4[0]), 0, 0 },
	{ "mmHUBPREQ3_NOM_PARAMETERS_5", REG_MMIO, 0x0812, 2, &mmHUBPREQ3_NOM_PARAMETERS_5[0], sizeof(mmHUBPREQ3_NOM_PARAMETERS_5)/sizeof(mmHUBPREQ3_NOM_PARAMETERS_5[0]), 0, 0 },
	{ "mmHUBPREQ3_NOM_PARAMETERS_6", REG_MMIO, 0x0813, 2, &mmHUBPREQ3_NOM_PARAMETERS_6[0], sizeof(mmHUBPREQ3_NOM_PARAMETERS_6)/sizeof(mmHUBPREQ3_NOM_PARAMETERS_6[0]), 0, 0 },
	{ "mmHUBPREQ3_NOM_PARAMETERS_7", REG_MMIO, 0x0814, 2, &mmHUBPREQ3_NOM_PARAMETERS_7[0], sizeof(mmHUBPREQ3_NOM_PARAMETERS_7)/sizeof(mmHUBPREQ3_NOM_PARAMETERS_7[0]), 0, 0 },
	{ "mmHUBPREQ3_PER_LINE_DELIVERY_PRE", REG_MMIO, 0x0815, 2, &mmHUBPREQ3_PER_LINE_DELIVERY_PRE[0], sizeof(mmHUBPREQ3_PER_LINE_DELIVERY_PRE)/sizeof(mmHUBPREQ3_PER_LINE_DELIVERY_PRE[0]), 0, 0 },
	{ "mmHUBPREQ3_PER_LINE_DELIVERY", REG_MMIO, 0x0816, 2, &mmHUBPREQ3_PER_LINE_DELIVERY[0], sizeof(mmHUBPREQ3_PER_LINE_DELIVERY)/sizeof(mmHUBPREQ3_PER_LINE_DELIVERY[0]), 0, 0 },
	{ "mmHUBPREQ3_CURSOR_SETTINS", REG_MMIO, 0x0817, 2, &mmHUBPREQ3_CURSOR_SETTINS[0], sizeof(mmHUBPREQ3_CURSOR_SETTINS)/sizeof(mmHUBPREQ3_CURSOR_SETTINS[0]), 0, 0 },
	{ "mmHUBPREQ3_REF_FREQ_TO_PIX_FREQ", REG_MMIO, 0x0818, 2, &mmHUBPREQ3_REF_FREQ_TO_PIX_FREQ[0], sizeof(mmHUBPREQ3_REF_FREQ_TO_PIX_FREQ)/sizeof(mmHUBPREQ3_REF_FREQ_TO_PIX_FREQ[0]), 0, 0 },
	{ "mmHUBPREQ3_HUBPREQ_MEM_PWR_CTRL", REG_MMIO, 0x0819, 2, &mmHUBPREQ3_HUBPREQ_MEM_PWR_CTRL[0], sizeof(mmHUBPREQ3_HUBPREQ_MEM_PWR_CTRL)/sizeof(mmHUBPREQ3_HUBPREQ_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmHUBPREQ3_HUBPREQ_MEM_PWR_STATUS", REG_MMIO, 0x081a, 2, &mmHUBPREQ3_HUBPREQ_MEM_PWR_STATUS[0], sizeof(mmHUBPREQ3_HUBPREQ_MEM_PWR_STATUS)/sizeof(mmHUBPREQ3_HUBPREQ_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmHUBPRET3_HUBPRET_CONTROL", REG_MMIO, 0x082c, 2, &mmHUBPRET3_HUBPRET_CONTROL[0], sizeof(mmHUBPRET3_HUBPRET_CONTROL)/sizeof(mmHUBPRET3_HUBPRET_CONTROL[0]), 0, 0 },
	{ "mmHUBPRET3_HUBPRET_MEM_PWR_CTRL", REG_MMIO, 0x082d, 2, &mmHUBPRET3_HUBPRET_MEM_PWR_CTRL[0], sizeof(mmHUBPRET3_HUBPRET_MEM_PWR_CTRL)/sizeof(mmHUBPRET3_HUBPRET_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmHUBPRET3_HUBPRET_MEM_PWR_STATUS", REG_MMIO, 0x082e, 2, &mmHUBPRET3_HUBPRET_MEM_PWR_STATUS[0], sizeof(mmHUBPRET3_HUBPRET_MEM_PWR_STATUS)/sizeof(mmHUBPRET3_HUBPRET_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmHUBPRET3_HUBPRET_READ_LINE_CTRL0", REG_MMIO, 0x082f, 2, &mmHUBPRET3_HUBPRET_READ_LINE_CTRL0[0], sizeof(mmHUBPRET3_HUBPRET_READ_LINE_CTRL0)/sizeof(mmHUBPRET3_HUBPRET_READ_LINE_CTRL0[0]), 0, 0 },
	{ "mmHUBPRET3_HUBPRET_READ_LINE_CTRL1", REG_MMIO, 0x0830, 2, &mmHUBPRET3_HUBPRET_READ_LINE_CTRL1[0], sizeof(mmHUBPRET3_HUBPRET_READ_LINE_CTRL1)/sizeof(mmHUBPRET3_HUBPRET_READ_LINE_CTRL1[0]), 0, 0 },
	{ "mmHUBPRET3_HUBPRET_READ_LINE0", REG_MMIO, 0x0831, 2, &mmHUBPRET3_HUBPRET_READ_LINE0[0], sizeof(mmHUBPRET3_HUBPRET_READ_LINE0)/sizeof(mmHUBPRET3_HUBPRET_READ_LINE0[0]), 0, 0 },
	{ "mmHUBPRET3_HUBPRET_READ_LINE1", REG_MMIO, 0x0832, 2, &mmHUBPRET3_HUBPRET_READ_LINE1[0], sizeof(mmHUBPRET3_HUBPRET_READ_LINE1)/sizeof(mmHUBPRET3_HUBPRET_READ_LINE1[0]), 0, 0 },
	{ "mmHUBPRET3_HUBPRET_INTERRUPT", REG_MMIO, 0x0833, 2, &mmHUBPRET3_HUBPRET_INTERRUPT[0], sizeof(mmHUBPRET3_HUBPRET_INTERRUPT)/sizeof(mmHUBPRET3_HUBPRET_INTERRUPT[0]), 0, 0 },
	{ "mmHUBPRET3_HUBPRET_READ_LINE_VALUE", REG_MMIO, 0x0834, 2, &mmHUBPRET3_HUBPRET_READ_LINE_VALUE[0], sizeof(mmHUBPRET3_HUBPRET_READ_LINE_VALUE)/sizeof(mmHUBPRET3_HUBPRET_READ_LINE_VALUE[0]), 0, 0 },
	{ "mmHUBPRET3_HUBPRET_READ_LINE_STATUS", REG_MMIO, 0x0835, 2, &mmHUBPRET3_HUBPRET_READ_LINE_STATUS[0], sizeof(mmHUBPRET3_HUBPRET_READ_LINE_STATUS)/sizeof(mmHUBPRET3_HUBPRET_READ_LINE_STATUS[0]), 0, 0 },
	{ "mmCURSOR3_CURSOR_CONTROL", REG_MMIO, 0x0838, 2, &mmCURSOR3_CURSOR_CONTROL[0], sizeof(mmCURSOR3_CURSOR_CONTROL)/sizeof(mmCURSOR3_CURSOR_CONTROL[0]), 0, 0 },
	{ "mmCURSOR3_CURSOR_SURFACE_ADDRESS", REG_MMIO, 0x0839, 2, &mmCURSOR3_CURSOR_SURFACE_ADDRESS[0], sizeof(mmCURSOR3_CURSOR_SURFACE_ADDRESS)/sizeof(mmCURSOR3_CURSOR_SURFACE_ADDRESS[0]), 0, 0 },
	{ "mmCURSOR3_CURSOR_SURFACE_ADDRESS_HIGH", REG_MMIO, 0x083a, 2, &mmCURSOR3_CURSOR_SURFACE_ADDRESS_HIGH[0], sizeof(mmCURSOR3_CURSOR_SURFACE_ADDRESS_HIGH)/sizeof(mmCURSOR3_CURSOR_SURFACE_ADDRESS_HIGH[0]), 0, 0 },
	{ "mmCURSOR3_CURSOR_SIZE", REG_MMIO, 0x083b, 2, &mmCURSOR3_CURSOR_SIZE[0], sizeof(mmCURSOR3_CURSOR_SIZE)/sizeof(mmCURSOR3_CURSOR_SIZE[0]), 0, 0 },
	{ "mmCURSOR3_CURSOR_POSITION", REG_MMIO, 0x083c, 2, &mmCURSOR3_CURSOR_POSITION[0], sizeof(mmCURSOR3_CURSOR_POSITION)/sizeof(mmCURSOR3_CURSOR_POSITION[0]), 0, 0 },
	{ "mmCURSOR3_CURSOR_HOT_SPOT", REG_MMIO, 0x083d, 2, &mmCURSOR3_CURSOR_HOT_SPOT[0], sizeof(mmCURSOR3_CURSOR_HOT_SPOT)/sizeof(mmCURSOR3_CURSOR_HOT_SPOT[0]), 0, 0 },
	{ "mmCURSOR3_CURSOR_STEREO_CONTROL", REG_MMIO, 0x083e, 2, &mmCURSOR3_CURSOR_STEREO_CONTROL[0], sizeof(mmCURSOR3_CURSOR_STEREO_CONTROL)/sizeof(mmCURSOR3_CURSOR_STEREO_CONTROL[0]), 0, 0 },
	{ "mmCURSOR3_CURSOR_DST_OFFSET", REG_MMIO, 0x083f, 2, &mmCURSOR3_CURSOR_DST_OFFSET[0], sizeof(mmCURSOR3_CURSOR_DST_OFFSET)/sizeof(mmCURSOR3_CURSOR_DST_OFFSET[0]), 0, 0 },
	{ "mmCURSOR3_CURSOR_MEM_PWR_CTRL", REG_MMIO, 0x0840, 2, &mmCURSOR3_CURSOR_MEM_PWR_CTRL[0], sizeof(mmCURSOR3_CURSOR_MEM_PWR_CTRL)/sizeof(mmCURSOR3_CURSOR_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmCURSOR3_CURSOR_MEM_PWR_STATUS", REG_MMIO, 0x0841, 2, &mmCURSOR3_CURSOR_MEM_PWR_STATUS[0], sizeof(mmCURSOR3_CURSOR_MEM_PWR_STATUS)/sizeof(mmCURSOR3_CURSOR_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFCOUNTER_CNTL", REG_MMIO, 0x085d, 2, &mmDC_PERFMON11_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON11_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON11_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFCOUNTER_CNTL2", REG_MMIO, 0x085e, 2, &mmDC_PERFMON11_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON11_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON11_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFCOUNTER_STATE", REG_MMIO, 0x085f, 2, &mmDC_PERFMON11_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON11_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON11_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_CNTL", REG_MMIO, 0x0860, 2, &mmDC_PERFMON11_PERFMON_CNTL[0], sizeof(mmDC_PERFMON11_PERFMON_CNTL)/sizeof(mmDC_PERFMON11_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_CNTL2", REG_MMIO, 0x0861, 2, &mmDC_PERFMON11_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON11_PERFMON_CNTL2)/sizeof(mmDC_PERFMON11_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0862, 2, &mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON11_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_CVALUE_LOW", REG_MMIO, 0x0863, 2, &mmDC_PERFMON11_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON11_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON11_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_HI", REG_MMIO, 0x0864, 2, &mmDC_PERFMON11_PERFMON_HI[0], sizeof(mmDC_PERFMON11_PERFMON_HI)/sizeof(mmDC_PERFMON11_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON11_PERFMON_LOW", REG_MMIO, 0x0865, 2, &mmDC_PERFMON11_PERFMON_LOW[0], sizeof(mmDC_PERFMON11_PERFMON_LOW)/sizeof(mmDC_PERFMON11_PERFMON_LOW[0]), 0, 0 },
	{ "mmDPP_TOP0_DPP_CONTROL", REG_MMIO, 0x0c3d, 2, &mmDPP_TOP0_DPP_CONTROL[0], sizeof(mmDPP_TOP0_DPP_CONTROL)/sizeof(mmDPP_TOP0_DPP_CONTROL[0]), 0, 0 },
	{ "mmDPP_TOP0_DPP_SOFT_RESET", REG_MMIO, 0x0c3e, 2, &mmDPP_TOP0_DPP_SOFT_RESET[0], sizeof(mmDPP_TOP0_DPP_SOFT_RESET)/sizeof(mmDPP_TOP0_DPP_SOFT_RESET[0]), 0, 0 },
	{ "mmDPP_TOP0_DPP_CRC_VAL_R_G", REG_MMIO, 0x0c3f, 2, &mmDPP_TOP0_DPP_CRC_VAL_R_G[0], sizeof(mmDPP_TOP0_DPP_CRC_VAL_R_G)/sizeof(mmDPP_TOP0_DPP_CRC_VAL_R_G[0]), 0, 0 },
	{ "mmDPP_TOP0_DPP_CRC_VAL_B_A", REG_MMIO, 0x0c40, 2, &mmDPP_TOP0_DPP_CRC_VAL_B_A[0], sizeof(mmDPP_TOP0_DPP_CRC_VAL_B_A)/sizeof(mmDPP_TOP0_DPP_CRC_VAL_B_A[0]), 0, 0 },
	{ "mmDPP_TOP0_DPP_CRC_CTRL", REG_MMIO, 0x0c41, 2, &mmDPP_TOP0_DPP_CRC_CTRL[0], sizeof(mmDPP_TOP0_DPP_CRC_CTRL)/sizeof(mmDPP_TOP0_DPP_CRC_CTRL[0]), 0, 0 },
	{ "mmDPP_TOP0_HOST_READ_CONTROL", REG_MMIO, 0x0c42, 2, &mmDPP_TOP0_HOST_READ_CONTROL[0], sizeof(mmDPP_TOP0_HOST_READ_CONTROL)/sizeof(mmDPP_TOP0_HOST_READ_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT", REG_MMIO, 0x0c47, 2, &mmCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT[0], sizeof(mmCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT)/sizeof(mmCNVC_CFG0_CNVC_SURFACE_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmCNVC_CFG0_FORMAT_CONTROL", REG_MMIO, 0x0c48, 2, &mmCNVC_CFG0_FORMAT_CONTROL[0], sizeof(mmCNVC_CFG0_FORMAT_CONTROL)/sizeof(mmCNVC_CFG0_FORMAT_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG0_FCNV_FP_SCALE_BIAS", REG_MMIO, 0x0c49, 2, &mmCNVC_CFG0_FCNV_FP_SCALE_BIAS[0], sizeof(mmCNVC_CFG0_FCNV_FP_SCALE_BIAS)/sizeof(mmCNVC_CFG0_FCNV_FP_SCALE_BIAS[0]), 0, 0 },
	{ "mmCNVC_CFG0_DENORM_CONTROL", REG_MMIO, 0x0c4a, 2, &mmCNVC_CFG0_DENORM_CONTROL[0], sizeof(mmCNVC_CFG0_DENORM_CONTROL)/sizeof(mmCNVC_CFG0_DENORM_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG0_COLOR_KEYER_CONTROL", REG_MMIO, 0x0c4c, 2, &mmCNVC_CFG0_COLOR_KEYER_CONTROL[0], sizeof(mmCNVC_CFG0_COLOR_KEYER_CONTROL)/sizeof(mmCNVC_CFG0_COLOR_KEYER_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG0_COLOR_KEYER_ALPHA", REG_MMIO, 0x0c4d, 2, &mmCNVC_CFG0_COLOR_KEYER_ALPHA[0], sizeof(mmCNVC_CFG0_COLOR_KEYER_ALPHA)/sizeof(mmCNVC_CFG0_COLOR_KEYER_ALPHA[0]), 0, 0 },
	{ "mmCNVC_CFG0_COLOR_KEYER_RED", REG_MMIO, 0x0c4e, 2, &mmCNVC_CFG0_COLOR_KEYER_RED[0], sizeof(mmCNVC_CFG0_COLOR_KEYER_RED)/sizeof(mmCNVC_CFG0_COLOR_KEYER_RED[0]), 0, 0 },
	{ "mmCNVC_CFG0_COLOR_KEYER_GREEN", REG_MMIO, 0x0c4f, 2, &mmCNVC_CFG0_COLOR_KEYER_GREEN[0], sizeof(mmCNVC_CFG0_COLOR_KEYER_GREEN)/sizeof(mmCNVC_CFG0_COLOR_KEYER_GREEN[0]), 0, 0 },
	{ "mmCNVC_CFG0_COLOR_KEYER_BLUE", REG_MMIO, 0x0c50, 2, &mmCNVC_CFG0_COLOR_KEYER_BLUE[0], sizeof(mmCNVC_CFG0_COLOR_KEYER_BLUE)/sizeof(mmCNVC_CFG0_COLOR_KEYER_BLUE[0]), 0, 0 },
	{ "mmCNVC_CUR0_CURSOR0_CONTROL", REG_MMIO, 0x0c58, 2, &mmCNVC_CUR0_CURSOR0_CONTROL[0], sizeof(mmCNVC_CUR0_CURSOR0_CONTROL)/sizeof(mmCNVC_CUR0_CURSOR0_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CUR0_CURSOR0_COLOR0", REG_MMIO, 0x0c59, 2, &mmCNVC_CUR0_CURSOR0_COLOR0[0], sizeof(mmCNVC_CUR0_CURSOR0_COLOR0)/sizeof(mmCNVC_CUR0_CURSOR0_COLOR0[0]), 0, 0 },
	{ "mmCNVC_CUR0_CURSOR0_COLOR1", REG_MMIO, 0x0c5a, 2, &mmCNVC_CUR0_CURSOR0_COLOR1[0], sizeof(mmCNVC_CUR0_CURSOR0_COLOR1)/sizeof(mmCNVC_CUR0_CURSOR0_COLOR1[0]), 0, 0 },
	{ "mmCNVC_CUR0_CURSOR0_FP_SCALE_BIAS", REG_MMIO, 0x0c5b, 2, &mmCNVC_CUR0_CURSOR0_FP_SCALE_BIAS[0], sizeof(mmCNVC_CUR0_CURSOR0_FP_SCALE_BIAS)/sizeof(mmCNVC_CUR0_CURSOR0_FP_SCALE_BIAS[0]), 0, 0 },
	{ "mmDSCL0_SCL_COEF_RAM_TAP_SELECT", REG_MMIO, 0x0c62, 2, &mmDSCL0_SCL_COEF_RAM_TAP_SELECT[0], sizeof(mmDSCL0_SCL_COEF_RAM_TAP_SELECT)/sizeof(mmDSCL0_SCL_COEF_RAM_TAP_SELECT[0]), 0, 0 },
	{ "mmDSCL0_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x0c63, 2, &mmDSCL0_SCL_COEF_RAM_TAP_DATA[0], sizeof(mmDSCL0_SCL_COEF_RAM_TAP_DATA)/sizeof(mmDSCL0_SCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmDSCL0_SCL_MODE", REG_MMIO, 0x0c64, 2, &mmDSCL0_SCL_MODE[0], sizeof(mmDSCL0_SCL_MODE)/sizeof(mmDSCL0_SCL_MODE[0]), 0, 0 },
	{ "mmDSCL0_SCL_TAP_CONTROL", REG_MMIO, 0x0c65, 2, &mmDSCL0_SCL_TAP_CONTROL[0], sizeof(mmDSCL0_SCL_TAP_CONTROL)/sizeof(mmDSCL0_SCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmDSCL0_DSCL_CONTROL", REG_MMIO, 0x0c66, 2, &mmDSCL0_DSCL_CONTROL[0], sizeof(mmDSCL0_DSCL_CONTROL)/sizeof(mmDSCL0_DSCL_CONTROL[0]), 0, 0 },
	{ "mmDSCL0_DSCL_2TAP_CONTROL", REG_MMIO, 0x0c67, 2, &mmDSCL0_DSCL_2TAP_CONTROL[0], sizeof(mmDSCL0_DSCL_2TAP_CONTROL)/sizeof(mmDSCL0_DSCL_2TAP_CONTROL[0]), 0, 0 },
	{ "mmDSCL0_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x0c68, 2, &mmDSCL0_SCL_MANUAL_REPLICATE_CONTROL[0], sizeof(mmDSCL0_SCL_MANUAL_REPLICATE_CONTROL)/sizeof(mmDSCL0_SCL_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x0c69, 2, &mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmDSCL0_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x0c6a, 2, &mmDSCL0_SCL_HORZ_FILTER_INIT[0], sizeof(mmDSCL0_SCL_HORZ_FILTER_INIT)/sizeof(mmDSCL0_SCL_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C", REG_MMIO, 0x0c6b, 2, &mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C[0], sizeof(mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C)/sizeof(mmDSCL0_SCL_HORZ_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmDSCL0_SCL_HORZ_FILTER_INIT_C", REG_MMIO, 0x0c6c, 2, &mmDSCL0_SCL_HORZ_FILTER_INIT_C[0], sizeof(mmDSCL0_SCL_HORZ_FILTER_INIT_C)/sizeof(mmDSCL0_SCL_HORZ_FILTER_INIT_C[0]), 0, 0 },
	{ "mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x0c6d, 2, &mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmDSCL0_SCL_VERT_FILTER_INIT", REG_MMIO, 0x0c6e, 2, &mmDSCL0_SCL_VERT_FILTER_INIT[0], sizeof(mmDSCL0_SCL_VERT_FILTER_INIT)/sizeof(mmDSCL0_SCL_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmDSCL0_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x0c6f, 2, &mmDSCL0_SCL_VERT_FILTER_INIT_BOT[0], sizeof(mmDSCL0_SCL_VERT_FILTER_INIT_BOT)/sizeof(mmDSCL0_SCL_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C", REG_MMIO, 0x0c70, 2, &mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C[0], sizeof(mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C)/sizeof(mmDSCL0_SCL_VERT_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmDSCL0_SCL_VERT_FILTER_INIT_C", REG_MMIO, 0x0c71, 2, &mmDSCL0_SCL_VERT_FILTER_INIT_C[0], sizeof(mmDSCL0_SCL_VERT_FILTER_INIT_C)/sizeof(mmDSCL0_SCL_VERT_FILTER_INIT_C[0]), 0, 0 },
	{ "mmDSCL0_SCL_VERT_FILTER_INIT_BOT_C", REG_MMIO, 0x0c72, 2, &mmDSCL0_SCL_VERT_FILTER_INIT_BOT_C[0], sizeof(mmDSCL0_SCL_VERT_FILTER_INIT_BOT_C)/sizeof(mmDSCL0_SCL_VERT_FILTER_INIT_BOT_C[0]), 0, 0 },
	{ "mmDSCL0_SCL_BLACK_OFFSET", REG_MMIO, 0x0c73, 2, &mmDSCL0_SCL_BLACK_OFFSET[0], sizeof(mmDSCL0_SCL_BLACK_OFFSET)/sizeof(mmDSCL0_SCL_BLACK_OFFSET[0]), 0, 0 },
	{ "mmDSCL0_DSCL_UPDATE", REG_MMIO, 0x0c74, 2, &mmDSCL0_DSCL_UPDATE[0], sizeof(mmDSCL0_DSCL_UPDATE)/sizeof(mmDSCL0_DSCL_UPDATE[0]), 0, 0 },
	{ "mmDSCL0_DSCL_AUTOCAL", REG_MMIO, 0x0c75, 2, &mmDSCL0_DSCL_AUTOCAL[0], sizeof(mmDSCL0_DSCL_AUTOCAL)/sizeof(mmDSCL0_DSCL_AUTOCAL[0]), 0, 0 },
	{ "mmDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x0c76, 2, &mmDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmDSCL0_DSCL_EXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x0c77, 2, &mmDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmDSCL0_DSCL_EXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmDSCL0_OTG_H_BLANK", REG_MMIO, 0x0c78, 2, &mmDSCL0_OTG_H_BLANK[0], sizeof(mmDSCL0_OTG_H_BLANK)/sizeof(mmDSCL0_OTG_H_BLANK[0]), 0, 0 },
	{ "mmDSCL0_OTG_V_BLANK", REG_MMIO, 0x0c79, 2, &mmDSCL0_OTG_V_BLANK[0], sizeof(mmDSCL0_OTG_V_BLANK)/sizeof(mmDSCL0_OTG_V_BLANK[0]), 0, 0 },
	{ "mmDSCL0_RECOUT_START", REG_MMIO, 0x0c7a, 2, &mmDSCL0_RECOUT_START[0], sizeof(mmDSCL0_RECOUT_START)/sizeof(mmDSCL0_RECOUT_START[0]), 0, 0 },
	{ "mmDSCL0_RECOUT_SIZE", REG_MMIO, 0x0c7b, 2, &mmDSCL0_RECOUT_SIZE[0], sizeof(mmDSCL0_RECOUT_SIZE)/sizeof(mmDSCL0_RECOUT_SIZE[0]), 0, 0 },
	{ "mmDSCL0_MPC_SIZE", REG_MMIO, 0x0c7c, 2, &mmDSCL0_MPC_SIZE[0], sizeof(mmDSCL0_MPC_SIZE)/sizeof(mmDSCL0_MPC_SIZE[0]), 0, 0 },
	{ "mmDSCL0_LB_DATA_FORMAT", REG_MMIO, 0x0c7d, 2, &mmDSCL0_LB_DATA_FORMAT[0], sizeof(mmDSCL0_LB_DATA_FORMAT)/sizeof(mmDSCL0_LB_DATA_FORMAT[0]), 0, 0 },
	{ "mmDSCL0_LB_MEMORY_CTRL", REG_MMIO, 0x0c7e, 2, &mmDSCL0_LB_MEMORY_CTRL[0], sizeof(mmDSCL0_LB_MEMORY_CTRL)/sizeof(mmDSCL0_LB_MEMORY_CTRL[0]), 0, 0 },
	{ "mmDSCL0_LB_V_COUNTER", REG_MMIO, 0x0c7f, 2, &mmDSCL0_LB_V_COUNTER[0], sizeof(mmDSCL0_LB_V_COUNTER)/sizeof(mmDSCL0_LB_V_COUNTER[0]), 0, 0 },
	{ "mmDSCL0_DSCL_MEM_PWR_CTRL", REG_MMIO, 0x0c80, 2, &mmDSCL0_DSCL_MEM_PWR_CTRL[0], sizeof(mmDSCL0_DSCL_MEM_PWR_CTRL)/sizeof(mmDSCL0_DSCL_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDSCL0_DSCL_MEM_PWR_STATUS", REG_MMIO, 0x0c81, 2, &mmDSCL0_DSCL_MEM_PWR_STATUS[0], sizeof(mmDSCL0_DSCL_MEM_PWR_STATUS)/sizeof(mmDSCL0_DSCL_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDSCL0_OBUF_CONTROL", REG_MMIO, 0x0c82, 2, &mmDSCL0_OBUF_CONTROL[0], sizeof(mmDSCL0_OBUF_CONTROL)/sizeof(mmDSCL0_OBUF_CONTROL[0]), 0, 0 },
	{ "mmDSCL0_OBUF_MEM_PWR_CTRL", REG_MMIO, 0x0c83, 2, &mmDSCL0_OBUF_MEM_PWR_CTRL[0], sizeof(mmDSCL0_OBUF_MEM_PWR_CTRL)/sizeof(mmDSCL0_OBUF_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmCM0_CM_CONTROL", REG_MMIO, 0x0c92, 2, &mmCM0_CM_CONTROL[0], sizeof(mmCM0_CM_CONTROL)/sizeof(mmCM0_CM_CONTROL[0]), 0, 0 },
	{ "mmCM0_CM_COMA_C11_C12", REG_MMIO, 0x0c93, 2, &mmCM0_CM_COMA_C11_C12[0], sizeof(mmCM0_CM_COMA_C11_C12)/sizeof(mmCM0_CM_COMA_C11_C12[0]), 0, 0 },
	{ "mmCM0_CM_COMA_C13_C14", REG_MMIO, 0x0c94, 2, &mmCM0_CM_COMA_C13_C14[0], sizeof(mmCM0_CM_COMA_C13_C14)/sizeof(mmCM0_CM_COMA_C13_C14[0]), 0, 0 },
	{ "mmCM0_CM_COMA_C21_C22", REG_MMIO, 0x0c95, 2, &mmCM0_CM_COMA_C21_C22[0], sizeof(mmCM0_CM_COMA_C21_C22)/sizeof(mmCM0_CM_COMA_C21_C22[0]), 0, 0 },
	{ "mmCM0_CM_COMA_C23_C24", REG_MMIO, 0x0c96, 2, &mmCM0_CM_COMA_C23_C24[0], sizeof(mmCM0_CM_COMA_C23_C24)/sizeof(mmCM0_CM_COMA_C23_C24[0]), 0, 0 },
	{ "mmCM0_CM_COMA_C31_C32", REG_MMIO, 0x0c97, 2, &mmCM0_CM_COMA_C31_C32[0], sizeof(mmCM0_CM_COMA_C31_C32)/sizeof(mmCM0_CM_COMA_C31_C32[0]), 0, 0 },
	{ "mmCM0_CM_COMA_C33_C34", REG_MMIO, 0x0c98, 2, &mmCM0_CM_COMA_C33_C34[0], sizeof(mmCM0_CM_COMA_C33_C34)/sizeof(mmCM0_CM_COMA_C33_C34[0]), 0, 0 },
	{ "mmCM0_CM_COMB_C11_C12", REG_MMIO, 0x0c99, 2, &mmCM0_CM_COMB_C11_C12[0], sizeof(mmCM0_CM_COMB_C11_C12)/sizeof(mmCM0_CM_COMB_C11_C12[0]), 0, 0 },
	{ "mmCM0_CM_COMB_C13_C14", REG_MMIO, 0x0c9a, 2, &mmCM0_CM_COMB_C13_C14[0], sizeof(mmCM0_CM_COMB_C13_C14)/sizeof(mmCM0_CM_COMB_C13_C14[0]), 0, 0 },
	{ "mmCM0_CM_COMB_C21_C22", REG_MMIO, 0x0c9b, 2, &mmCM0_CM_COMB_C21_C22[0], sizeof(mmCM0_CM_COMB_C21_C22)/sizeof(mmCM0_CM_COMB_C21_C22[0]), 0, 0 },
	{ "mmCM0_CM_COMB_C23_C24", REG_MMIO, 0x0c9c, 2, &mmCM0_CM_COMB_C23_C24[0], sizeof(mmCM0_CM_COMB_C23_C24)/sizeof(mmCM0_CM_COMB_C23_C24[0]), 0, 0 },
	{ "mmCM0_CM_COMB_C31_C32", REG_MMIO, 0x0c9d, 2, &mmCM0_CM_COMB_C31_C32[0], sizeof(mmCM0_CM_COMB_C31_C32)/sizeof(mmCM0_CM_COMB_C31_C32[0]), 0, 0 },
	{ "mmCM0_CM_COMB_C33_C34", REG_MMIO, 0x0c9e, 2, &mmCM0_CM_COMB_C33_C34[0], sizeof(mmCM0_CM_COMB_C33_C34)/sizeof(mmCM0_CM_COMB_C33_C34[0]), 0, 0 },
	{ "mmCM0_CM_IGAM_CONTROL", REG_MMIO, 0x0c9f, 2, &mmCM0_CM_IGAM_CONTROL[0], sizeof(mmCM0_CM_IGAM_CONTROL)/sizeof(mmCM0_CM_IGAM_CONTROL[0]), 0, 0 },
	{ "mmCM0_CM_IGAM_LUT_RW_CONTROL", REG_MMIO, 0x0ca0, 2, &mmCM0_CM_IGAM_LUT_RW_CONTROL[0], sizeof(mmCM0_CM_IGAM_LUT_RW_CONTROL)/sizeof(mmCM0_CM_IGAM_LUT_RW_CONTROL[0]), 0, 0 },
	{ "mmCM0_CM_IGAM_LUT_RW_INDEX", REG_MMIO, 0x0ca1, 2, &mmCM0_CM_IGAM_LUT_RW_INDEX[0], sizeof(mmCM0_CM_IGAM_LUT_RW_INDEX)/sizeof(mmCM0_CM_IGAM_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmCM0_CM_IGAM_LUT_SEQ_COLOR", REG_MMIO, 0x0ca2, 2, &mmCM0_CM_IGAM_LUT_SEQ_COLOR[0], sizeof(mmCM0_CM_IGAM_LUT_SEQ_COLOR)/sizeof(mmCM0_CM_IGAM_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmCM0_CM_IGAM_LUT_30_COLOR", REG_MMIO, 0x0ca3, 2, &mmCM0_CM_IGAM_LUT_30_COLOR[0], sizeof(mmCM0_CM_IGAM_LUT_30_COLOR)/sizeof(mmCM0_CM_IGAM_LUT_30_COLOR[0]), 0, 0 },
	{ "mmCM0_CM_IGAM_LUT_PWL_DATA", REG_MMIO, 0x0ca4, 2, &mmCM0_CM_IGAM_LUT_PWL_DATA[0], sizeof(mmCM0_CM_IGAM_LUT_PWL_DATA)/sizeof(mmCM0_CM_IGAM_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmCM0_CM_IGAM_LUT_AUTOFILL", REG_MMIO, 0x0ca5, 2, &mmCM0_CM_IGAM_LUT_AUTOFILL[0], sizeof(mmCM0_CM_IGAM_LUT_AUTOFILL)/sizeof(mmCM0_CM_IGAM_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmCM0_CM_IGAM_LUT_BW_OFFSET_BLUE", REG_MMIO, 0x0ca6, 2, &mmCM0_CM_IGAM_LUT_BW_OFFSET_BLUE[0], sizeof(mmCM0_CM_IGAM_LUT_BW_OFFSET_BLUE)/sizeof(mmCM0_CM_IGAM_LUT_BW_OFFSET_BLUE[0]), 0, 0 },
	{ "mmCM0_CM_IGAM_LUT_BW_OFFSET_GREEN", REG_MMIO, 0x0ca7, 2, &mmCM0_CM_IGAM_LUT_BW_OFFSET_GREEN[0], sizeof(mmCM0_CM_IGAM_LUT_BW_OFFSET_GREEN)/sizeof(mmCM0_CM_IGAM_LUT_BW_OFFSET_GREEN[0]), 0, 0 },
	{ "mmCM0_CM_IGAM_LUT_BW_OFFSET_RED", REG_MMIO, 0x0ca8, 2, &mmCM0_CM_IGAM_LUT_BW_OFFSET_RED[0], sizeof(mmCM0_CM_IGAM_LUT_BW_OFFSET_RED)/sizeof(mmCM0_CM_IGAM_LUT_BW_OFFSET_RED[0]), 0, 0 },
	{ "mmCM0_CM_ICSC_CONTROL", REG_MMIO, 0x0ca9, 2, &mmCM0_CM_ICSC_CONTROL[0], sizeof(mmCM0_CM_ICSC_CONTROL)/sizeof(mmCM0_CM_ICSC_CONTROL[0]), 0, 0 },
	{ "mmCM0_CM_ICSC_C11_C12", REG_MMIO, 0x0caa, 2, &mmCM0_CM_ICSC_C11_C12[0], sizeof(mmCM0_CM_ICSC_C11_C12)/sizeof(mmCM0_CM_ICSC_C11_C12[0]), 0, 0 },
	{ "mmCM0_CM_ICSC_C13_C14", REG_MMIO, 0x0cab, 2, &mmCM0_CM_ICSC_C13_C14[0], sizeof(mmCM0_CM_ICSC_C13_C14)/sizeof(mmCM0_CM_ICSC_C13_C14[0]), 0, 0 },
	{ "mmCM0_CM_ICSC_C21_C22", REG_MMIO, 0x0cac, 2, &mmCM0_CM_ICSC_C21_C22[0], sizeof(mmCM0_CM_ICSC_C21_C22)/sizeof(mmCM0_CM_ICSC_C21_C22[0]), 0, 0 },
	{ "mmCM0_CM_ICSC_C23_C24", REG_MMIO, 0x0cad, 2, &mmCM0_CM_ICSC_C23_C24[0], sizeof(mmCM0_CM_ICSC_C23_C24)/sizeof(mmCM0_CM_ICSC_C23_C24[0]), 0, 0 },
	{ "mmCM0_CM_ICSC_C31_C32", REG_MMIO, 0x0cae, 2, &mmCM0_CM_ICSC_C31_C32[0], sizeof(mmCM0_CM_ICSC_C31_C32)/sizeof(mmCM0_CM_ICSC_C31_C32[0]), 0, 0 },
	{ "mmCM0_CM_ICSC_C33_C34", REG_MMIO, 0x0caf, 2, &mmCM0_CM_ICSC_C33_C34[0], sizeof(mmCM0_CM_ICSC_C33_C34)/sizeof(mmCM0_CM_ICSC_C33_C34[0]), 0, 0 },
	{ "mmCM0_CM_GAMUT_REMAP_CONTROL", REG_MMIO, 0x0cb0, 2, &mmCM0_CM_GAMUT_REMAP_CONTROL[0], sizeof(mmCM0_CM_GAMUT_REMAP_CONTROL)/sizeof(mmCM0_CM_GAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmCM0_CM_GAMUT_REMAP_C11_C12", REG_MMIO, 0x0cb1, 2, &mmCM0_CM_GAMUT_REMAP_C11_C12[0], sizeof(mmCM0_CM_GAMUT_REMAP_C11_C12)/sizeof(mmCM0_CM_GAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmCM0_CM_GAMUT_REMAP_C13_C14", REG_MMIO, 0x0cb2, 2, &mmCM0_CM_GAMUT_REMAP_C13_C14[0], sizeof(mmCM0_CM_GAMUT_REMAP_C13_C14)/sizeof(mmCM0_CM_GAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmCM0_CM_GAMUT_REMAP_C21_C22", REG_MMIO, 0x0cb3, 2, &mmCM0_CM_GAMUT_REMAP_C21_C22[0], sizeof(mmCM0_CM_GAMUT_REMAP_C21_C22)/sizeof(mmCM0_CM_GAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmCM0_CM_GAMUT_REMAP_C23_C24", REG_MMIO, 0x0cb4, 2, &mmCM0_CM_GAMUT_REMAP_C23_C24[0], sizeof(mmCM0_CM_GAMUT_REMAP_C23_C24)/sizeof(mmCM0_CM_GAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmCM0_CM_GAMUT_REMAP_C31_C32", REG_MMIO, 0x0cb5, 2, &mmCM0_CM_GAMUT_REMAP_C31_C32[0], sizeof(mmCM0_CM_GAMUT_REMAP_C31_C32)/sizeof(mmCM0_CM_GAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmCM0_CM_GAMUT_REMAP_C33_C34", REG_MMIO, 0x0cb6, 2, &mmCM0_CM_GAMUT_REMAP_C33_C34[0], sizeof(mmCM0_CM_GAMUT_REMAP_C33_C34)/sizeof(mmCM0_CM_GAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmCM0_CM_OCSC_CONTROL", REG_MMIO, 0x0cb7, 2, &mmCM0_CM_OCSC_CONTROL[0], sizeof(mmCM0_CM_OCSC_CONTROL)/sizeof(mmCM0_CM_OCSC_CONTROL[0]), 0, 0 },
	{ "mmCM0_CM_OCSC_C11_C12", REG_MMIO, 0x0cb8, 2, &mmCM0_CM_OCSC_C11_C12[0], sizeof(mmCM0_CM_OCSC_C11_C12)/sizeof(mmCM0_CM_OCSC_C11_C12[0]), 0, 0 },
	{ "mmCM0_CM_OCSC_C13_C14", REG_MMIO, 0x0cb9, 2, &mmCM0_CM_OCSC_C13_C14[0], sizeof(mmCM0_CM_OCSC_C13_C14)/sizeof(mmCM0_CM_OCSC_C13_C14[0]), 0, 0 },
	{ "mmCM0_CM_OCSC_C21_C22", REG_MMIO, 0x0cba, 2, &mmCM0_CM_OCSC_C21_C22[0], sizeof(mmCM0_CM_OCSC_C21_C22)/sizeof(mmCM0_CM_OCSC_C21_C22[0]), 0, 0 },
	{ "mmCM0_CM_OCSC_C23_C24", REG_MMIO, 0x0cbb, 2, &mmCM0_CM_OCSC_C23_C24[0], sizeof(mmCM0_CM_OCSC_C23_C24)/sizeof(mmCM0_CM_OCSC_C23_C24[0]), 0, 0 },
	{ "mmCM0_CM_OCSC_C31_C32", REG_MMIO, 0x0cbc, 2, &mmCM0_CM_OCSC_C31_C32[0], sizeof(mmCM0_CM_OCSC_C31_C32)/sizeof(mmCM0_CM_OCSC_C31_C32[0]), 0, 0 },
	{ "mmCM0_CM_OCSC_C33_C34", REG_MMIO, 0x0cbd, 2, &mmCM0_CM_OCSC_C33_C34[0], sizeof(mmCM0_CM_OCSC_C33_C34)/sizeof(mmCM0_CM_OCSC_C33_C34[0]), 0, 0 },
	{ "mmCM0_CM_BNS_VALUES_R", REG_MMIO, 0x0cbe, 2, &mmCM0_CM_BNS_VALUES_R[0], sizeof(mmCM0_CM_BNS_VALUES_R)/sizeof(mmCM0_CM_BNS_VALUES_R[0]), 0, 0 },
	{ "mmCM0_CM_BNS_VALUES_G", REG_MMIO, 0x0cbf, 2, &mmCM0_CM_BNS_VALUES_G[0], sizeof(mmCM0_CM_BNS_VALUES_G)/sizeof(mmCM0_CM_BNS_VALUES_G[0]), 0, 0 },
	{ "mmCM0_CM_BNS_VALUES_B", REG_MMIO, 0x0cc0, 2, &mmCM0_CM_BNS_VALUES_B[0], sizeof(mmCM0_CM_BNS_VALUES_B)/sizeof(mmCM0_CM_BNS_VALUES_B[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_CONTROL", REG_MMIO, 0x0cc1, 2, &mmCM0_CM_DGAM_CONTROL[0], sizeof(mmCM0_CM_DGAM_CONTROL)/sizeof(mmCM0_CM_DGAM_CONTROL[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_LUT_INDEX", REG_MMIO, 0x0cc2, 2, &mmCM0_CM_DGAM_LUT_INDEX[0], sizeof(mmCM0_CM_DGAM_LUT_INDEX)/sizeof(mmCM0_CM_DGAM_LUT_INDEX[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_LUT_DATA", REG_MMIO, 0x0cc3, 2, &mmCM0_CM_DGAM_LUT_DATA[0], sizeof(mmCM0_CM_DGAM_LUT_DATA)/sizeof(mmCM0_CM_DGAM_LUT_DATA[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_LUT_WRITE_EN_MASK", REG_MMIO, 0x0cc4, 2, &mmCM0_CM_DGAM_LUT_WRITE_EN_MASK[0], sizeof(mmCM0_CM_DGAM_LUT_WRITE_EN_MASK)/sizeof(mmCM0_CM_DGAM_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_START_CNTL_B", REG_MMIO, 0x0cc5, 2, &mmCM0_CM_DGAM_RAMA_START_CNTL_B[0], sizeof(mmCM0_CM_DGAM_RAMA_START_CNTL_B)/sizeof(mmCM0_CM_DGAM_RAMA_START_CNTL_B[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_START_CNTL_G", REG_MMIO, 0x0cc6, 2, &mmCM0_CM_DGAM_RAMA_START_CNTL_G[0], sizeof(mmCM0_CM_DGAM_RAMA_START_CNTL_G)/sizeof(mmCM0_CM_DGAM_RAMA_START_CNTL_G[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_START_CNTL_R", REG_MMIO, 0x0cc7, 2, &mmCM0_CM_DGAM_RAMA_START_CNTL_R[0], sizeof(mmCM0_CM_DGAM_RAMA_START_CNTL_R)/sizeof(mmCM0_CM_DGAM_RAMA_START_CNTL_R[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_B", REG_MMIO, 0x0cc8, 2, &mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_B[0], sizeof(mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_B)/sizeof(mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_G", REG_MMIO, 0x0cc9, 2, &mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_G[0], sizeof(mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_G)/sizeof(mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_R", REG_MMIO, 0x0cca, 2, &mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_R[0], sizeof(mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_R)/sizeof(mmCM0_CM_DGAM_RAMA_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_END_CNTL1_B", REG_MMIO, 0x0ccb, 2, &mmCM0_CM_DGAM_RAMA_END_CNTL1_B[0], sizeof(mmCM0_CM_DGAM_RAMA_END_CNTL1_B)/sizeof(mmCM0_CM_DGAM_RAMA_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_END_CNTL2_B", REG_MMIO, 0x0ccc, 2, &mmCM0_CM_DGAM_RAMA_END_CNTL2_B[0], sizeof(mmCM0_CM_DGAM_RAMA_END_CNTL2_B)/sizeof(mmCM0_CM_DGAM_RAMA_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_END_CNTL1_G", REG_MMIO, 0x0ccd, 2, &mmCM0_CM_DGAM_RAMA_END_CNTL1_G[0], sizeof(mmCM0_CM_DGAM_RAMA_END_CNTL1_G)/sizeof(mmCM0_CM_DGAM_RAMA_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_END_CNTL2_G", REG_MMIO, 0x0cce, 2, &mmCM0_CM_DGAM_RAMA_END_CNTL2_G[0], sizeof(mmCM0_CM_DGAM_RAMA_END_CNTL2_G)/sizeof(mmCM0_CM_DGAM_RAMA_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_END_CNTL1_R", REG_MMIO, 0x0ccf, 2, &mmCM0_CM_DGAM_RAMA_END_CNTL1_R[0], sizeof(mmCM0_CM_DGAM_RAMA_END_CNTL1_R)/sizeof(mmCM0_CM_DGAM_RAMA_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_END_CNTL2_R", REG_MMIO, 0x0cd0, 2, &mmCM0_CM_DGAM_RAMA_END_CNTL2_R[0], sizeof(mmCM0_CM_DGAM_RAMA_END_CNTL2_R)/sizeof(mmCM0_CM_DGAM_RAMA_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_REGION_0_1", REG_MMIO, 0x0cd1, 2, &mmCM0_CM_DGAM_RAMA_REGION_0_1[0], sizeof(mmCM0_CM_DGAM_RAMA_REGION_0_1)/sizeof(mmCM0_CM_DGAM_RAMA_REGION_0_1[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_REGION_2_3", REG_MMIO, 0x0cd2, 2, &mmCM0_CM_DGAM_RAMA_REGION_2_3[0], sizeof(mmCM0_CM_DGAM_RAMA_REGION_2_3)/sizeof(mmCM0_CM_DGAM_RAMA_REGION_2_3[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_REGION_4_5", REG_MMIO, 0x0cd3, 2, &mmCM0_CM_DGAM_RAMA_REGION_4_5[0], sizeof(mmCM0_CM_DGAM_RAMA_REGION_4_5)/sizeof(mmCM0_CM_DGAM_RAMA_REGION_4_5[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_REGION_6_7", REG_MMIO, 0x0cd4, 2, &mmCM0_CM_DGAM_RAMA_REGION_6_7[0], sizeof(mmCM0_CM_DGAM_RAMA_REGION_6_7)/sizeof(mmCM0_CM_DGAM_RAMA_REGION_6_7[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_REGION_8_9", REG_MMIO, 0x0cd5, 2, &mmCM0_CM_DGAM_RAMA_REGION_8_9[0], sizeof(mmCM0_CM_DGAM_RAMA_REGION_8_9)/sizeof(mmCM0_CM_DGAM_RAMA_REGION_8_9[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_REGION_10_11", REG_MMIO, 0x0cd6, 2, &mmCM0_CM_DGAM_RAMA_REGION_10_11[0], sizeof(mmCM0_CM_DGAM_RAMA_REGION_10_11)/sizeof(mmCM0_CM_DGAM_RAMA_REGION_10_11[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_REGION_12_13", REG_MMIO, 0x0cd7, 2, &mmCM0_CM_DGAM_RAMA_REGION_12_13[0], sizeof(mmCM0_CM_DGAM_RAMA_REGION_12_13)/sizeof(mmCM0_CM_DGAM_RAMA_REGION_12_13[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMA_REGION_14_15", REG_MMIO, 0x0cd8, 2, &mmCM0_CM_DGAM_RAMA_REGION_14_15[0], sizeof(mmCM0_CM_DGAM_RAMA_REGION_14_15)/sizeof(mmCM0_CM_DGAM_RAMA_REGION_14_15[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_START_CNTL_B", REG_MMIO, 0x0cd9, 2, &mmCM0_CM_DGAM_RAMB_START_CNTL_B[0], sizeof(mmCM0_CM_DGAM_RAMB_START_CNTL_B)/sizeof(mmCM0_CM_DGAM_RAMB_START_CNTL_B[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_START_CNTL_G", REG_MMIO, 0x0cda, 2, &mmCM0_CM_DGAM_RAMB_START_CNTL_G[0], sizeof(mmCM0_CM_DGAM_RAMB_START_CNTL_G)/sizeof(mmCM0_CM_DGAM_RAMB_START_CNTL_G[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_START_CNTL_R", REG_MMIO, 0x0cdb, 2, &mmCM0_CM_DGAM_RAMB_START_CNTL_R[0], sizeof(mmCM0_CM_DGAM_RAMB_START_CNTL_R)/sizeof(mmCM0_CM_DGAM_RAMB_START_CNTL_R[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_B", REG_MMIO, 0x0cdc, 2, &mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_B[0], sizeof(mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_B)/sizeof(mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_G", REG_MMIO, 0x0cdd, 2, &mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_G[0], sizeof(mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_G)/sizeof(mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_R", REG_MMIO, 0x0cde, 2, &mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_R[0], sizeof(mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_R)/sizeof(mmCM0_CM_DGAM_RAMB_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_END_CNTL1_B", REG_MMIO, 0x0cdf, 2, &mmCM0_CM_DGAM_RAMB_END_CNTL1_B[0], sizeof(mmCM0_CM_DGAM_RAMB_END_CNTL1_B)/sizeof(mmCM0_CM_DGAM_RAMB_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_END_CNTL2_B", REG_MMIO, 0x0ce0, 2, &mmCM0_CM_DGAM_RAMB_END_CNTL2_B[0], sizeof(mmCM0_CM_DGAM_RAMB_END_CNTL2_B)/sizeof(mmCM0_CM_DGAM_RAMB_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_END_CNTL1_G", REG_MMIO, 0x0ce1, 2, &mmCM0_CM_DGAM_RAMB_END_CNTL1_G[0], sizeof(mmCM0_CM_DGAM_RAMB_END_CNTL1_G)/sizeof(mmCM0_CM_DGAM_RAMB_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_END_CNTL2_G", REG_MMIO, 0x0ce2, 2, &mmCM0_CM_DGAM_RAMB_END_CNTL2_G[0], sizeof(mmCM0_CM_DGAM_RAMB_END_CNTL2_G)/sizeof(mmCM0_CM_DGAM_RAMB_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_END_CNTL1_R", REG_MMIO, 0x0ce3, 2, &mmCM0_CM_DGAM_RAMB_END_CNTL1_R[0], sizeof(mmCM0_CM_DGAM_RAMB_END_CNTL1_R)/sizeof(mmCM0_CM_DGAM_RAMB_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_END_CNTL2_R", REG_MMIO, 0x0ce4, 2, &mmCM0_CM_DGAM_RAMB_END_CNTL2_R[0], sizeof(mmCM0_CM_DGAM_RAMB_END_CNTL2_R)/sizeof(mmCM0_CM_DGAM_RAMB_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_REGION_0_1", REG_MMIO, 0x0ce5, 2, &mmCM0_CM_DGAM_RAMB_REGION_0_1[0], sizeof(mmCM0_CM_DGAM_RAMB_REGION_0_1)/sizeof(mmCM0_CM_DGAM_RAMB_REGION_0_1[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_REGION_2_3", REG_MMIO, 0x0ce6, 2, &mmCM0_CM_DGAM_RAMB_REGION_2_3[0], sizeof(mmCM0_CM_DGAM_RAMB_REGION_2_3)/sizeof(mmCM0_CM_DGAM_RAMB_REGION_2_3[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_REGION_4_5", REG_MMIO, 0x0ce7, 2, &mmCM0_CM_DGAM_RAMB_REGION_4_5[0], sizeof(mmCM0_CM_DGAM_RAMB_REGION_4_5)/sizeof(mmCM0_CM_DGAM_RAMB_REGION_4_5[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_REGION_6_7", REG_MMIO, 0x0ce8, 2, &mmCM0_CM_DGAM_RAMB_REGION_6_7[0], sizeof(mmCM0_CM_DGAM_RAMB_REGION_6_7)/sizeof(mmCM0_CM_DGAM_RAMB_REGION_6_7[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_REGION_8_9", REG_MMIO, 0x0ce9, 2, &mmCM0_CM_DGAM_RAMB_REGION_8_9[0], sizeof(mmCM0_CM_DGAM_RAMB_REGION_8_9)/sizeof(mmCM0_CM_DGAM_RAMB_REGION_8_9[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_REGION_10_11", REG_MMIO, 0x0cea, 2, &mmCM0_CM_DGAM_RAMB_REGION_10_11[0], sizeof(mmCM0_CM_DGAM_RAMB_REGION_10_11)/sizeof(mmCM0_CM_DGAM_RAMB_REGION_10_11[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_REGION_12_13", REG_MMIO, 0x0ceb, 2, &mmCM0_CM_DGAM_RAMB_REGION_12_13[0], sizeof(mmCM0_CM_DGAM_RAMB_REGION_12_13)/sizeof(mmCM0_CM_DGAM_RAMB_REGION_12_13[0]), 0, 0 },
	{ "mmCM0_CM_DGAM_RAMB_REGION_14_15", REG_MMIO, 0x0cec, 2, &mmCM0_CM_DGAM_RAMB_REGION_14_15[0], sizeof(mmCM0_CM_DGAM_RAMB_REGION_14_15)/sizeof(mmCM0_CM_DGAM_RAMB_REGION_14_15[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_CONTROL", REG_MMIO, 0x0ced, 2, &mmCM0_CM_RGAM_CONTROL[0], sizeof(mmCM0_CM_RGAM_CONTROL)/sizeof(mmCM0_CM_RGAM_CONTROL[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_LUT_INDEX", REG_MMIO, 0x0cee, 2, &mmCM0_CM_RGAM_LUT_INDEX[0], sizeof(mmCM0_CM_RGAM_LUT_INDEX)/sizeof(mmCM0_CM_RGAM_LUT_INDEX[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_LUT_DATA", REG_MMIO, 0x0cef, 2, &mmCM0_CM_RGAM_LUT_DATA[0], sizeof(mmCM0_CM_RGAM_LUT_DATA)/sizeof(mmCM0_CM_RGAM_LUT_DATA[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_LUT_WRITE_EN_MASK", REG_MMIO, 0x0cf0, 2, &mmCM0_CM_RGAM_LUT_WRITE_EN_MASK[0], sizeof(mmCM0_CM_RGAM_LUT_WRITE_EN_MASK)/sizeof(mmCM0_CM_RGAM_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_START_CNTL_B", REG_MMIO, 0x0cf1, 2, &mmCM0_CM_RGAM_RAMA_START_CNTL_B[0], sizeof(mmCM0_CM_RGAM_RAMA_START_CNTL_B)/sizeof(mmCM0_CM_RGAM_RAMA_START_CNTL_B[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_START_CNTL_G", REG_MMIO, 0x0cf2, 2, &mmCM0_CM_RGAM_RAMA_START_CNTL_G[0], sizeof(mmCM0_CM_RGAM_RAMA_START_CNTL_G)/sizeof(mmCM0_CM_RGAM_RAMA_START_CNTL_G[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_START_CNTL_R", REG_MMIO, 0x0cf3, 2, &mmCM0_CM_RGAM_RAMA_START_CNTL_R[0], sizeof(mmCM0_CM_RGAM_RAMA_START_CNTL_R)/sizeof(mmCM0_CM_RGAM_RAMA_START_CNTL_R[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_B", REG_MMIO, 0x0cf4, 2, &mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_B[0], sizeof(mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_B)/sizeof(mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_G", REG_MMIO, 0x0cf5, 2, &mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_G[0], sizeof(mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_G)/sizeof(mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_R", REG_MMIO, 0x0cf6, 2, &mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_R[0], sizeof(mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_R)/sizeof(mmCM0_CM_RGAM_RAMA_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_END_CNTL1_B", REG_MMIO, 0x0cf7, 2, &mmCM0_CM_RGAM_RAMA_END_CNTL1_B[0], sizeof(mmCM0_CM_RGAM_RAMA_END_CNTL1_B)/sizeof(mmCM0_CM_RGAM_RAMA_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_END_CNTL2_B", REG_MMIO, 0x0cf8, 2, &mmCM0_CM_RGAM_RAMA_END_CNTL2_B[0], sizeof(mmCM0_CM_RGAM_RAMA_END_CNTL2_B)/sizeof(mmCM0_CM_RGAM_RAMA_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_END_CNTL1_G", REG_MMIO, 0x0cf9, 2, &mmCM0_CM_RGAM_RAMA_END_CNTL1_G[0], sizeof(mmCM0_CM_RGAM_RAMA_END_CNTL1_G)/sizeof(mmCM0_CM_RGAM_RAMA_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_END_CNTL2_G", REG_MMIO, 0x0cfa, 2, &mmCM0_CM_RGAM_RAMA_END_CNTL2_G[0], sizeof(mmCM0_CM_RGAM_RAMA_END_CNTL2_G)/sizeof(mmCM0_CM_RGAM_RAMA_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_END_CNTL1_R", REG_MMIO, 0x0cfb, 2, &mmCM0_CM_RGAM_RAMA_END_CNTL1_R[0], sizeof(mmCM0_CM_RGAM_RAMA_END_CNTL1_R)/sizeof(mmCM0_CM_RGAM_RAMA_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_END_CNTL2_R", REG_MMIO, 0x0cfc, 2, &mmCM0_CM_RGAM_RAMA_END_CNTL2_R[0], sizeof(mmCM0_CM_RGAM_RAMA_END_CNTL2_R)/sizeof(mmCM0_CM_RGAM_RAMA_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_0_1", REG_MMIO, 0x0cfd, 2, &mmCM0_CM_RGAM_RAMA_REGION_0_1[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_0_1)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_0_1[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_2_3", REG_MMIO, 0x0cfe, 2, &mmCM0_CM_RGAM_RAMA_REGION_2_3[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_2_3)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_2_3[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_4_5", REG_MMIO, 0x0cff, 2, &mmCM0_CM_RGAM_RAMA_REGION_4_5[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_4_5)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_4_5[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_6_7", REG_MMIO, 0x0d00, 2, &mmCM0_CM_RGAM_RAMA_REGION_6_7[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_6_7)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_6_7[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_8_9", REG_MMIO, 0x0d01, 2, &mmCM0_CM_RGAM_RAMA_REGION_8_9[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_8_9)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_8_9[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_10_11", REG_MMIO, 0x0d02, 2, &mmCM0_CM_RGAM_RAMA_REGION_10_11[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_10_11)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_10_11[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_12_13", REG_MMIO, 0x0d03, 2, &mmCM0_CM_RGAM_RAMA_REGION_12_13[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_12_13)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_12_13[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_14_15", REG_MMIO, 0x0d04, 2, &mmCM0_CM_RGAM_RAMA_REGION_14_15[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_14_15)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_14_15[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_16_17", REG_MMIO, 0x0d05, 2, &mmCM0_CM_RGAM_RAMA_REGION_16_17[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_16_17)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_16_17[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_18_19", REG_MMIO, 0x0d06, 2, &mmCM0_CM_RGAM_RAMA_REGION_18_19[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_18_19)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_18_19[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_20_21", REG_MMIO, 0x0d07, 2, &mmCM0_CM_RGAM_RAMA_REGION_20_21[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_20_21)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_20_21[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_22_23", REG_MMIO, 0x0d08, 2, &mmCM0_CM_RGAM_RAMA_REGION_22_23[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_22_23)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_22_23[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_24_25", REG_MMIO, 0x0d09, 2, &mmCM0_CM_RGAM_RAMA_REGION_24_25[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_24_25)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_24_25[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_26_27", REG_MMIO, 0x0d0a, 2, &mmCM0_CM_RGAM_RAMA_REGION_26_27[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_26_27)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_26_27[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_28_29", REG_MMIO, 0x0d0b, 2, &mmCM0_CM_RGAM_RAMA_REGION_28_29[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_28_29)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_28_29[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_30_31", REG_MMIO, 0x0d0c, 2, &mmCM0_CM_RGAM_RAMA_REGION_30_31[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_30_31)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_30_31[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMA_REGION_32_33", REG_MMIO, 0x0d0d, 2, &mmCM0_CM_RGAM_RAMA_REGION_32_33[0], sizeof(mmCM0_CM_RGAM_RAMA_REGION_32_33)/sizeof(mmCM0_CM_RGAM_RAMA_REGION_32_33[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_START_CNTL_B", REG_MMIO, 0x0d0e, 2, &mmCM0_CM_RGAM_RAMB_START_CNTL_B[0], sizeof(mmCM0_CM_RGAM_RAMB_START_CNTL_B)/sizeof(mmCM0_CM_RGAM_RAMB_START_CNTL_B[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_START_CNTL_G", REG_MMIO, 0x0d0f, 2, &mmCM0_CM_RGAM_RAMB_START_CNTL_G[0], sizeof(mmCM0_CM_RGAM_RAMB_START_CNTL_G)/sizeof(mmCM0_CM_RGAM_RAMB_START_CNTL_G[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_START_CNTL_R", REG_MMIO, 0x0d10, 2, &mmCM0_CM_RGAM_RAMB_START_CNTL_R[0], sizeof(mmCM0_CM_RGAM_RAMB_START_CNTL_R)/sizeof(mmCM0_CM_RGAM_RAMB_START_CNTL_R[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_B", REG_MMIO, 0x0d11, 2, &mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_B[0], sizeof(mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_B)/sizeof(mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_G", REG_MMIO, 0x0d12, 2, &mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_G[0], sizeof(mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_G)/sizeof(mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_R", REG_MMIO, 0x0d13, 2, &mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_R[0], sizeof(mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_R)/sizeof(mmCM0_CM_RGAM_RAMB_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_END_CNTL1_B", REG_MMIO, 0x0d14, 2, &mmCM0_CM_RGAM_RAMB_END_CNTL1_B[0], sizeof(mmCM0_CM_RGAM_RAMB_END_CNTL1_B)/sizeof(mmCM0_CM_RGAM_RAMB_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_END_CNTL2_B", REG_MMIO, 0x0d15, 2, &mmCM0_CM_RGAM_RAMB_END_CNTL2_B[0], sizeof(mmCM0_CM_RGAM_RAMB_END_CNTL2_B)/sizeof(mmCM0_CM_RGAM_RAMB_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_END_CNTL1_G", REG_MMIO, 0x0d16, 2, &mmCM0_CM_RGAM_RAMB_END_CNTL1_G[0], sizeof(mmCM0_CM_RGAM_RAMB_END_CNTL1_G)/sizeof(mmCM0_CM_RGAM_RAMB_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_END_CNTL2_G", REG_MMIO, 0x0d17, 2, &mmCM0_CM_RGAM_RAMB_END_CNTL2_G[0], sizeof(mmCM0_CM_RGAM_RAMB_END_CNTL2_G)/sizeof(mmCM0_CM_RGAM_RAMB_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_END_CNTL1_R", REG_MMIO, 0x0d18, 2, &mmCM0_CM_RGAM_RAMB_END_CNTL1_R[0], sizeof(mmCM0_CM_RGAM_RAMB_END_CNTL1_R)/sizeof(mmCM0_CM_RGAM_RAMB_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_END_CNTL2_R", REG_MMIO, 0x0d19, 2, &mmCM0_CM_RGAM_RAMB_END_CNTL2_R[0], sizeof(mmCM0_CM_RGAM_RAMB_END_CNTL2_R)/sizeof(mmCM0_CM_RGAM_RAMB_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_0_1", REG_MMIO, 0x0d1a, 2, &mmCM0_CM_RGAM_RAMB_REGION_0_1[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_0_1)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_0_1[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_2_3", REG_MMIO, 0x0d1b, 2, &mmCM0_CM_RGAM_RAMB_REGION_2_3[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_2_3)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_2_3[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_4_5", REG_MMIO, 0x0d1c, 2, &mmCM0_CM_RGAM_RAMB_REGION_4_5[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_4_5)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_4_5[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_6_7", REG_MMIO, 0x0d1d, 2, &mmCM0_CM_RGAM_RAMB_REGION_6_7[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_6_7)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_6_7[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_8_9", REG_MMIO, 0x0d1e, 2, &mmCM0_CM_RGAM_RAMB_REGION_8_9[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_8_9)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_8_9[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_10_11", REG_MMIO, 0x0d1f, 2, &mmCM0_CM_RGAM_RAMB_REGION_10_11[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_10_11)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_10_11[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_12_13", REG_MMIO, 0x0d20, 2, &mmCM0_CM_RGAM_RAMB_REGION_12_13[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_12_13)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_12_13[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_14_15", REG_MMIO, 0x0d21, 2, &mmCM0_CM_RGAM_RAMB_REGION_14_15[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_14_15)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_14_15[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_16_17", REG_MMIO, 0x0d22, 2, &mmCM0_CM_RGAM_RAMB_REGION_16_17[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_16_17)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_16_17[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_18_19", REG_MMIO, 0x0d23, 2, &mmCM0_CM_RGAM_RAMB_REGION_18_19[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_18_19)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_18_19[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_20_21", REG_MMIO, 0x0d24, 2, &mmCM0_CM_RGAM_RAMB_REGION_20_21[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_20_21)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_20_21[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_22_23", REG_MMIO, 0x0d25, 2, &mmCM0_CM_RGAM_RAMB_REGION_22_23[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_22_23)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_22_23[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_24_25", REG_MMIO, 0x0d26, 2, &mmCM0_CM_RGAM_RAMB_REGION_24_25[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_24_25)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_24_25[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_26_27", REG_MMIO, 0x0d27, 2, &mmCM0_CM_RGAM_RAMB_REGION_26_27[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_26_27)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_26_27[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_28_29", REG_MMIO, 0x0d28, 2, &mmCM0_CM_RGAM_RAMB_REGION_28_29[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_28_29)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_28_29[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_30_31", REG_MMIO, 0x0d29, 2, &mmCM0_CM_RGAM_RAMB_REGION_30_31[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_30_31)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_30_31[0]), 0, 0 },
	{ "mmCM0_CM_RGAM_RAMB_REGION_32_33", REG_MMIO, 0x0d2a, 2, &mmCM0_CM_RGAM_RAMB_REGION_32_33[0], sizeof(mmCM0_CM_RGAM_RAMB_REGION_32_33)/sizeof(mmCM0_CM_RGAM_RAMB_REGION_32_33[0]), 0, 0 },
	{ "mmCM0_CM_HDR_MULT_COEF", REG_MMIO, 0x0d2b, 2, &mmCM0_CM_HDR_MULT_COEF[0], sizeof(mmCM0_CM_HDR_MULT_COEF)/sizeof(mmCM0_CM_HDR_MULT_COEF[0]), 0, 0 },
	{ "mmCM0_CM_RANGE_CLAMP_CONTROL_R", REG_MMIO, 0x0d2c, 2, &mmCM0_CM_RANGE_CLAMP_CONTROL_R[0], sizeof(mmCM0_CM_RANGE_CLAMP_CONTROL_R)/sizeof(mmCM0_CM_RANGE_CLAMP_CONTROL_R[0]), 0, 0 },
	{ "mmCM0_CM_RANGE_CLAMP_CONTROL_G", REG_MMIO, 0x0d2d, 2, &mmCM0_CM_RANGE_CLAMP_CONTROL_G[0], sizeof(mmCM0_CM_RANGE_CLAMP_CONTROL_G)/sizeof(mmCM0_CM_RANGE_CLAMP_CONTROL_G[0]), 0, 0 },
	{ "mmCM0_CM_RANGE_CLAMP_CONTROL_B", REG_MMIO, 0x0d2e, 2, &mmCM0_CM_RANGE_CLAMP_CONTROL_B[0], sizeof(mmCM0_CM_RANGE_CLAMP_CONTROL_B)/sizeof(mmCM0_CM_RANGE_CLAMP_CONTROL_B[0]), 0, 0 },
	{ "mmCM0_CM_DENORM_CONTROL", REG_MMIO, 0x0d2f, 2, &mmCM0_CM_DENORM_CONTROL[0], sizeof(mmCM0_CM_DENORM_CONTROL)/sizeof(mmCM0_CM_DENORM_CONTROL[0]), 0, 0 },
	{ "mmCM0_CM_CMOUT_CONTROL", REG_MMIO, 0x0d30, 2, &mmCM0_CM_CMOUT_CONTROL[0], sizeof(mmCM0_CM_CMOUT_CONTROL)/sizeof(mmCM0_CM_CMOUT_CONTROL[0]), 0, 0 },
	{ "mmCM0_CM_CMOUT_RANDOM_SEEDS", REG_MMIO, 0x0d31, 2, &mmCM0_CM_CMOUT_RANDOM_SEEDS[0], sizeof(mmCM0_CM_CMOUT_RANDOM_SEEDS)/sizeof(mmCM0_CM_CMOUT_RANDOM_SEEDS[0]), 0, 0 },
	{ "mmCM0_CM_MEM_PWR_CTRL", REG_MMIO, 0x0d32, 2, &mmCM0_CM_MEM_PWR_CTRL[0], sizeof(mmCM0_CM_MEM_PWR_CTRL)/sizeof(mmCM0_CM_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmCM0_CM_MEM_PWR_STATUS", REG_MMIO, 0x0d33, 2, &mmCM0_CM_MEM_PWR_STATUS[0], sizeof(mmCM0_CM_MEM_PWR_STATUS)/sizeof(mmCM0_CM_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmCM0_CM_TEST_DEBUG_INDEX", REG_MMIO, 0x0d35, 2, &mmCM0_CM_TEST_DEBUG_INDEX[0], sizeof(mmCM0_CM_TEST_DEBUG_INDEX)/sizeof(mmCM0_CM_TEST_DEBUG_INDEX[0]), 0, 0 },
	{ "mmCM0_CM_TEST_DEBUG_DATA", REG_MMIO, 0x0d36, 2, &mmCM0_CM_TEST_DEBUG_DATA[0], sizeof(mmCM0_CM_TEST_DEBUG_DATA)/sizeof(mmCM0_CM_TEST_DEBUG_DATA[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFCOUNTER_CNTL", REG_MMIO, 0x0d4c, 2, &mmDC_PERFMON12_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON12_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON12_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFCOUNTER_CNTL2", REG_MMIO, 0x0d4d, 2, &mmDC_PERFMON12_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON12_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON12_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFCOUNTER_STATE", REG_MMIO, 0x0d4e, 2, &mmDC_PERFMON12_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON12_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON12_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFMON_CNTL", REG_MMIO, 0x0d4f, 2, &mmDC_PERFMON12_PERFMON_CNTL[0], sizeof(mmDC_PERFMON12_PERFMON_CNTL)/sizeof(mmDC_PERFMON12_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFMON_CNTL2", REG_MMIO, 0x0d50, 2, &mmDC_PERFMON12_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON12_PERFMON_CNTL2)/sizeof(mmDC_PERFMON12_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0d51, 2, &mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON12_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFMON_CVALUE_LOW", REG_MMIO, 0x0d52, 2, &mmDC_PERFMON12_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON12_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON12_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFMON_HI", REG_MMIO, 0x0d53, 2, &mmDC_PERFMON12_PERFMON_HI[0], sizeof(mmDC_PERFMON12_PERFMON_HI)/sizeof(mmDC_PERFMON12_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON12_PERFMON_LOW", REG_MMIO, 0x0d54, 2, &mmDC_PERFMON12_PERFMON_LOW[0], sizeof(mmDC_PERFMON12_PERFMON_LOW)/sizeof(mmDC_PERFMON12_PERFMON_LOW[0]), 0, 0 },
	{ "mmDPP_TOP1_DPP_CONTROL", REG_MMIO, 0x0d58, 2, &mmDPP_TOP1_DPP_CONTROL[0], sizeof(mmDPP_TOP1_DPP_CONTROL)/sizeof(mmDPP_TOP1_DPP_CONTROL[0]), 0, 0 },
	{ "mmDPP_TOP1_DPP_SOFT_RESET", REG_MMIO, 0x0d59, 2, &mmDPP_TOP1_DPP_SOFT_RESET[0], sizeof(mmDPP_TOP1_DPP_SOFT_RESET)/sizeof(mmDPP_TOP1_DPP_SOFT_RESET[0]), 0, 0 },
	{ "mmDPP_TOP1_DPP_CRC_VAL_R_G", REG_MMIO, 0x0d5a, 2, &mmDPP_TOP1_DPP_CRC_VAL_R_G[0], sizeof(mmDPP_TOP1_DPP_CRC_VAL_R_G)/sizeof(mmDPP_TOP1_DPP_CRC_VAL_R_G[0]), 0, 0 },
	{ "mmDPP_TOP1_DPP_CRC_VAL_B_A", REG_MMIO, 0x0d5b, 2, &mmDPP_TOP1_DPP_CRC_VAL_B_A[0], sizeof(mmDPP_TOP1_DPP_CRC_VAL_B_A)/sizeof(mmDPP_TOP1_DPP_CRC_VAL_B_A[0]), 0, 0 },
	{ "mmDPP_TOP1_DPP_CRC_CTRL", REG_MMIO, 0x0d5c, 2, &mmDPP_TOP1_DPP_CRC_CTRL[0], sizeof(mmDPP_TOP1_DPP_CRC_CTRL)/sizeof(mmDPP_TOP1_DPP_CRC_CTRL[0]), 0, 0 },
	{ "mmDPP_TOP1_HOST_READ_CONTROL", REG_MMIO, 0x0d5d, 2, &mmDPP_TOP1_HOST_READ_CONTROL[0], sizeof(mmDPP_TOP1_HOST_READ_CONTROL)/sizeof(mmDPP_TOP1_HOST_READ_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT", REG_MMIO, 0x0d62, 2, &mmCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT[0], sizeof(mmCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT)/sizeof(mmCNVC_CFG1_CNVC_SURFACE_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmCNVC_CFG1_FORMAT_CONTROL", REG_MMIO, 0x0d63, 2, &mmCNVC_CFG1_FORMAT_CONTROL[0], sizeof(mmCNVC_CFG1_FORMAT_CONTROL)/sizeof(mmCNVC_CFG1_FORMAT_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG1_FCNV_FP_SCALE_BIAS", REG_MMIO, 0x0d64, 2, &mmCNVC_CFG1_FCNV_FP_SCALE_BIAS[0], sizeof(mmCNVC_CFG1_FCNV_FP_SCALE_BIAS)/sizeof(mmCNVC_CFG1_FCNV_FP_SCALE_BIAS[0]), 0, 0 },
	{ "mmCNVC_CFG1_DENORM_CONTROL", REG_MMIO, 0x0d65, 2, &mmCNVC_CFG1_DENORM_CONTROL[0], sizeof(mmCNVC_CFG1_DENORM_CONTROL)/sizeof(mmCNVC_CFG1_DENORM_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG1_COLOR_KEYER_CONTROL", REG_MMIO, 0x0d67, 2, &mmCNVC_CFG1_COLOR_KEYER_CONTROL[0], sizeof(mmCNVC_CFG1_COLOR_KEYER_CONTROL)/sizeof(mmCNVC_CFG1_COLOR_KEYER_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG1_COLOR_KEYER_ALPHA", REG_MMIO, 0x0d68, 2, &mmCNVC_CFG1_COLOR_KEYER_ALPHA[0], sizeof(mmCNVC_CFG1_COLOR_KEYER_ALPHA)/sizeof(mmCNVC_CFG1_COLOR_KEYER_ALPHA[0]), 0, 0 },
	{ "mmCNVC_CFG1_COLOR_KEYER_RED", REG_MMIO, 0x0d69, 2, &mmCNVC_CFG1_COLOR_KEYER_RED[0], sizeof(mmCNVC_CFG1_COLOR_KEYER_RED)/sizeof(mmCNVC_CFG1_COLOR_KEYER_RED[0]), 0, 0 },
	{ "mmCNVC_CFG1_COLOR_KEYER_GREEN", REG_MMIO, 0x0d6a, 2, &mmCNVC_CFG1_COLOR_KEYER_GREEN[0], sizeof(mmCNVC_CFG1_COLOR_KEYER_GREEN)/sizeof(mmCNVC_CFG1_COLOR_KEYER_GREEN[0]), 0, 0 },
	{ "mmCNVC_CFG1_COLOR_KEYER_BLUE", REG_MMIO, 0x0d6b, 2, &mmCNVC_CFG1_COLOR_KEYER_BLUE[0], sizeof(mmCNVC_CFG1_COLOR_KEYER_BLUE)/sizeof(mmCNVC_CFG1_COLOR_KEYER_BLUE[0]), 0, 0 },
	{ "mmCNVC_CUR1_CURSOR0_CONTROL", REG_MMIO, 0x0d73, 2, &mmCNVC_CUR1_CURSOR0_CONTROL[0], sizeof(mmCNVC_CUR1_CURSOR0_CONTROL)/sizeof(mmCNVC_CUR1_CURSOR0_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CUR1_CURSOR0_COLOR0", REG_MMIO, 0x0d74, 2, &mmCNVC_CUR1_CURSOR0_COLOR0[0], sizeof(mmCNVC_CUR1_CURSOR0_COLOR0)/sizeof(mmCNVC_CUR1_CURSOR0_COLOR0[0]), 0, 0 },
	{ "mmCNVC_CUR1_CURSOR0_COLOR1", REG_MMIO, 0x0d75, 2, &mmCNVC_CUR1_CURSOR0_COLOR1[0], sizeof(mmCNVC_CUR1_CURSOR0_COLOR1)/sizeof(mmCNVC_CUR1_CURSOR0_COLOR1[0]), 0, 0 },
	{ "mmCNVC_CUR1_CURSOR0_FP_SCALE_BIAS", REG_MMIO, 0x0d76, 2, &mmCNVC_CUR1_CURSOR0_FP_SCALE_BIAS[0], sizeof(mmCNVC_CUR1_CURSOR0_FP_SCALE_BIAS)/sizeof(mmCNVC_CUR1_CURSOR0_FP_SCALE_BIAS[0]), 0, 0 },
	{ "mmDSCL1_SCL_COEF_RAM_TAP_SELECT", REG_MMIO, 0x0d7d, 2, &mmDSCL1_SCL_COEF_RAM_TAP_SELECT[0], sizeof(mmDSCL1_SCL_COEF_RAM_TAP_SELECT)/sizeof(mmDSCL1_SCL_COEF_RAM_TAP_SELECT[0]), 0, 0 },
	{ "mmDSCL1_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x0d7e, 2, &mmDSCL1_SCL_COEF_RAM_TAP_DATA[0], sizeof(mmDSCL1_SCL_COEF_RAM_TAP_DATA)/sizeof(mmDSCL1_SCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmDSCL1_SCL_MODE", REG_MMIO, 0x0d7f, 2, &mmDSCL1_SCL_MODE[0], sizeof(mmDSCL1_SCL_MODE)/sizeof(mmDSCL1_SCL_MODE[0]), 0, 0 },
	{ "mmDSCL1_SCL_TAP_CONTROL", REG_MMIO, 0x0d80, 2, &mmDSCL1_SCL_TAP_CONTROL[0], sizeof(mmDSCL1_SCL_TAP_CONTROL)/sizeof(mmDSCL1_SCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmDSCL1_DSCL_CONTROL", REG_MMIO, 0x0d81, 2, &mmDSCL1_DSCL_CONTROL[0], sizeof(mmDSCL1_DSCL_CONTROL)/sizeof(mmDSCL1_DSCL_CONTROL[0]), 0, 0 },
	{ "mmDSCL1_DSCL_2TAP_CONTROL", REG_MMIO, 0x0d82, 2, &mmDSCL1_DSCL_2TAP_CONTROL[0], sizeof(mmDSCL1_DSCL_2TAP_CONTROL)/sizeof(mmDSCL1_DSCL_2TAP_CONTROL[0]), 0, 0 },
	{ "mmDSCL1_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x0d83, 2, &mmDSCL1_SCL_MANUAL_REPLICATE_CONTROL[0], sizeof(mmDSCL1_SCL_MANUAL_REPLICATE_CONTROL)/sizeof(mmDSCL1_SCL_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x0d84, 2, &mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmDSCL1_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x0d85, 2, &mmDSCL1_SCL_HORZ_FILTER_INIT[0], sizeof(mmDSCL1_SCL_HORZ_FILTER_INIT)/sizeof(mmDSCL1_SCL_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C", REG_MMIO, 0x0d86, 2, &mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C[0], sizeof(mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C)/sizeof(mmDSCL1_SCL_HORZ_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmDSCL1_SCL_HORZ_FILTER_INIT_C", REG_MMIO, 0x0d87, 2, &mmDSCL1_SCL_HORZ_FILTER_INIT_C[0], sizeof(mmDSCL1_SCL_HORZ_FILTER_INIT_C)/sizeof(mmDSCL1_SCL_HORZ_FILTER_INIT_C[0]), 0, 0 },
	{ "mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x0d88, 2, &mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmDSCL1_SCL_VERT_FILTER_INIT", REG_MMIO, 0x0d89, 2, &mmDSCL1_SCL_VERT_FILTER_INIT[0], sizeof(mmDSCL1_SCL_VERT_FILTER_INIT)/sizeof(mmDSCL1_SCL_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmDSCL1_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x0d8a, 2, &mmDSCL1_SCL_VERT_FILTER_INIT_BOT[0], sizeof(mmDSCL1_SCL_VERT_FILTER_INIT_BOT)/sizeof(mmDSCL1_SCL_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C", REG_MMIO, 0x0d8b, 2, &mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C[0], sizeof(mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C)/sizeof(mmDSCL1_SCL_VERT_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmDSCL1_SCL_VERT_FILTER_INIT_C", REG_MMIO, 0x0d8c, 2, &mmDSCL1_SCL_VERT_FILTER_INIT_C[0], sizeof(mmDSCL1_SCL_VERT_FILTER_INIT_C)/sizeof(mmDSCL1_SCL_VERT_FILTER_INIT_C[0]), 0, 0 },
	{ "mmDSCL1_SCL_VERT_FILTER_INIT_BOT_C", REG_MMIO, 0x0d8d, 2, &mmDSCL1_SCL_VERT_FILTER_INIT_BOT_C[0], sizeof(mmDSCL1_SCL_VERT_FILTER_INIT_BOT_C)/sizeof(mmDSCL1_SCL_VERT_FILTER_INIT_BOT_C[0]), 0, 0 },
	{ "mmDSCL1_SCL_BLACK_OFFSET", REG_MMIO, 0x0d8e, 2, &mmDSCL1_SCL_BLACK_OFFSET[0], sizeof(mmDSCL1_SCL_BLACK_OFFSET)/sizeof(mmDSCL1_SCL_BLACK_OFFSET[0]), 0, 0 },
	{ "mmDSCL1_DSCL_UPDATE", REG_MMIO, 0x0d8f, 2, &mmDSCL1_DSCL_UPDATE[0], sizeof(mmDSCL1_DSCL_UPDATE)/sizeof(mmDSCL1_DSCL_UPDATE[0]), 0, 0 },
	{ "mmDSCL1_DSCL_AUTOCAL", REG_MMIO, 0x0d90, 2, &mmDSCL1_DSCL_AUTOCAL[0], sizeof(mmDSCL1_DSCL_AUTOCAL)/sizeof(mmDSCL1_DSCL_AUTOCAL[0]), 0, 0 },
	{ "mmDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x0d91, 2, &mmDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmDSCL1_DSCL_EXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x0d92, 2, &mmDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmDSCL1_DSCL_EXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmDSCL1_OTG_H_BLANK", REG_MMIO, 0x0d93, 2, &mmDSCL1_OTG_H_BLANK[0], sizeof(mmDSCL1_OTG_H_BLANK)/sizeof(mmDSCL1_OTG_H_BLANK[0]), 0, 0 },
	{ "mmDSCL1_OTG_V_BLANK", REG_MMIO, 0x0d94, 2, &mmDSCL1_OTG_V_BLANK[0], sizeof(mmDSCL1_OTG_V_BLANK)/sizeof(mmDSCL1_OTG_V_BLANK[0]), 0, 0 },
	{ "mmDSCL1_RECOUT_START", REG_MMIO, 0x0d95, 2, &mmDSCL1_RECOUT_START[0], sizeof(mmDSCL1_RECOUT_START)/sizeof(mmDSCL1_RECOUT_START[0]), 0, 0 },
	{ "mmDSCL1_RECOUT_SIZE", REG_MMIO, 0x0d96, 2, &mmDSCL1_RECOUT_SIZE[0], sizeof(mmDSCL1_RECOUT_SIZE)/sizeof(mmDSCL1_RECOUT_SIZE[0]), 0, 0 },
	{ "mmDSCL1_MPC_SIZE", REG_MMIO, 0x0d97, 2, &mmDSCL1_MPC_SIZE[0], sizeof(mmDSCL1_MPC_SIZE)/sizeof(mmDSCL1_MPC_SIZE[0]), 0, 0 },
	{ "mmDSCL1_LB_DATA_FORMAT", REG_MMIO, 0x0d98, 2, &mmDSCL1_LB_DATA_FORMAT[0], sizeof(mmDSCL1_LB_DATA_FORMAT)/sizeof(mmDSCL1_LB_DATA_FORMAT[0]), 0, 0 },
	{ "mmDSCL1_LB_MEMORY_CTRL", REG_MMIO, 0x0d99, 2, &mmDSCL1_LB_MEMORY_CTRL[0], sizeof(mmDSCL1_LB_MEMORY_CTRL)/sizeof(mmDSCL1_LB_MEMORY_CTRL[0]), 0, 0 },
	{ "mmDSCL1_LB_V_COUNTER", REG_MMIO, 0x0d9a, 2, &mmDSCL1_LB_V_COUNTER[0], sizeof(mmDSCL1_LB_V_COUNTER)/sizeof(mmDSCL1_LB_V_COUNTER[0]), 0, 0 },
	{ "mmDSCL1_DSCL_MEM_PWR_CTRL", REG_MMIO, 0x0d9b, 2, &mmDSCL1_DSCL_MEM_PWR_CTRL[0], sizeof(mmDSCL1_DSCL_MEM_PWR_CTRL)/sizeof(mmDSCL1_DSCL_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDSCL1_DSCL_MEM_PWR_STATUS", REG_MMIO, 0x0d9c, 2, &mmDSCL1_DSCL_MEM_PWR_STATUS[0], sizeof(mmDSCL1_DSCL_MEM_PWR_STATUS)/sizeof(mmDSCL1_DSCL_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDSCL1_OBUF_CONTROL", REG_MMIO, 0x0d9d, 2, &mmDSCL1_OBUF_CONTROL[0], sizeof(mmDSCL1_OBUF_CONTROL)/sizeof(mmDSCL1_OBUF_CONTROL[0]), 0, 0 },
	{ "mmDSCL1_OBUF_MEM_PWR_CTRL", REG_MMIO, 0x0d9e, 2, &mmDSCL1_OBUF_MEM_PWR_CTRL[0], sizeof(mmDSCL1_OBUF_MEM_PWR_CTRL)/sizeof(mmDSCL1_OBUF_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmCM1_CM_CONTROL", REG_MMIO, 0x0dad, 2, &mmCM1_CM_CONTROL[0], sizeof(mmCM1_CM_CONTROL)/sizeof(mmCM1_CM_CONTROL[0]), 0, 0 },
	{ "mmCM1_CM_COMA_C11_C12", REG_MMIO, 0x0dae, 2, &mmCM1_CM_COMA_C11_C12[0], sizeof(mmCM1_CM_COMA_C11_C12)/sizeof(mmCM1_CM_COMA_C11_C12[0]), 0, 0 },
	{ "mmCM1_CM_COMA_C13_C14", REG_MMIO, 0x0daf, 2, &mmCM1_CM_COMA_C13_C14[0], sizeof(mmCM1_CM_COMA_C13_C14)/sizeof(mmCM1_CM_COMA_C13_C14[0]), 0, 0 },
	{ "mmCM1_CM_COMA_C21_C22", REG_MMIO, 0x0db0, 2, &mmCM1_CM_COMA_C21_C22[0], sizeof(mmCM1_CM_COMA_C21_C22)/sizeof(mmCM1_CM_COMA_C21_C22[0]), 0, 0 },
	{ "mmCM1_CM_COMA_C23_C24", REG_MMIO, 0x0db1, 2, &mmCM1_CM_COMA_C23_C24[0], sizeof(mmCM1_CM_COMA_C23_C24)/sizeof(mmCM1_CM_COMA_C23_C24[0]), 0, 0 },
	{ "mmCM1_CM_COMA_C31_C32", REG_MMIO, 0x0db2, 2, &mmCM1_CM_COMA_C31_C32[0], sizeof(mmCM1_CM_COMA_C31_C32)/sizeof(mmCM1_CM_COMA_C31_C32[0]), 0, 0 },
	{ "mmCM1_CM_COMA_C33_C34", REG_MMIO, 0x0db3, 2, &mmCM1_CM_COMA_C33_C34[0], sizeof(mmCM1_CM_COMA_C33_C34)/sizeof(mmCM1_CM_COMA_C33_C34[0]), 0, 0 },
	{ "mmCM1_CM_COMB_C11_C12", REG_MMIO, 0x0db4, 2, &mmCM1_CM_COMB_C11_C12[0], sizeof(mmCM1_CM_COMB_C11_C12)/sizeof(mmCM1_CM_COMB_C11_C12[0]), 0, 0 },
	{ "mmCM1_CM_COMB_C13_C14", REG_MMIO, 0x0db5, 2, &mmCM1_CM_COMB_C13_C14[0], sizeof(mmCM1_CM_COMB_C13_C14)/sizeof(mmCM1_CM_COMB_C13_C14[0]), 0, 0 },
	{ "mmCM1_CM_COMB_C21_C22", REG_MMIO, 0x0db6, 2, &mmCM1_CM_COMB_C21_C22[0], sizeof(mmCM1_CM_COMB_C21_C22)/sizeof(mmCM1_CM_COMB_C21_C22[0]), 0, 0 },
	{ "mmCM1_CM_COMB_C23_C24", REG_MMIO, 0x0db7, 2, &mmCM1_CM_COMB_C23_C24[0], sizeof(mmCM1_CM_COMB_C23_C24)/sizeof(mmCM1_CM_COMB_C23_C24[0]), 0, 0 },
	{ "mmCM1_CM_COMB_C31_C32", REG_MMIO, 0x0db8, 2, &mmCM1_CM_COMB_C31_C32[0], sizeof(mmCM1_CM_COMB_C31_C32)/sizeof(mmCM1_CM_COMB_C31_C32[0]), 0, 0 },
	{ "mmCM1_CM_COMB_C33_C34", REG_MMIO, 0x0db9, 2, &mmCM1_CM_COMB_C33_C34[0], sizeof(mmCM1_CM_COMB_C33_C34)/sizeof(mmCM1_CM_COMB_C33_C34[0]), 0, 0 },
	{ "mmCM1_CM_IGAM_CONTROL", REG_MMIO, 0x0dba, 2, &mmCM1_CM_IGAM_CONTROL[0], sizeof(mmCM1_CM_IGAM_CONTROL)/sizeof(mmCM1_CM_IGAM_CONTROL[0]), 0, 0 },
	{ "mmCM1_CM_IGAM_LUT_RW_CONTROL", REG_MMIO, 0x0dbb, 2, &mmCM1_CM_IGAM_LUT_RW_CONTROL[0], sizeof(mmCM1_CM_IGAM_LUT_RW_CONTROL)/sizeof(mmCM1_CM_IGAM_LUT_RW_CONTROL[0]), 0, 0 },
	{ "mmCM1_CM_IGAM_LUT_RW_INDEX", REG_MMIO, 0x0dbc, 2, &mmCM1_CM_IGAM_LUT_RW_INDEX[0], sizeof(mmCM1_CM_IGAM_LUT_RW_INDEX)/sizeof(mmCM1_CM_IGAM_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmCM1_CM_IGAM_LUT_SEQ_COLOR", REG_MMIO, 0x0dbd, 2, &mmCM1_CM_IGAM_LUT_SEQ_COLOR[0], sizeof(mmCM1_CM_IGAM_LUT_SEQ_COLOR)/sizeof(mmCM1_CM_IGAM_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmCM1_CM_IGAM_LUT_30_COLOR", REG_MMIO, 0x0dbe, 2, &mmCM1_CM_IGAM_LUT_30_COLOR[0], sizeof(mmCM1_CM_IGAM_LUT_30_COLOR)/sizeof(mmCM1_CM_IGAM_LUT_30_COLOR[0]), 0, 0 },
	{ "mmCM1_CM_IGAM_LUT_PWL_DATA", REG_MMIO, 0x0dbf, 2, &mmCM1_CM_IGAM_LUT_PWL_DATA[0], sizeof(mmCM1_CM_IGAM_LUT_PWL_DATA)/sizeof(mmCM1_CM_IGAM_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmCM1_CM_IGAM_LUT_AUTOFILL", REG_MMIO, 0x0dc0, 2, &mmCM1_CM_IGAM_LUT_AUTOFILL[0], sizeof(mmCM1_CM_IGAM_LUT_AUTOFILL)/sizeof(mmCM1_CM_IGAM_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmCM1_CM_IGAM_LUT_BW_OFFSET_BLUE", REG_MMIO, 0x0dc1, 2, &mmCM1_CM_IGAM_LUT_BW_OFFSET_BLUE[0], sizeof(mmCM1_CM_IGAM_LUT_BW_OFFSET_BLUE)/sizeof(mmCM1_CM_IGAM_LUT_BW_OFFSET_BLUE[0]), 0, 0 },
	{ "mmCM1_CM_IGAM_LUT_BW_OFFSET_GREEN", REG_MMIO, 0x0dc2, 2, &mmCM1_CM_IGAM_LUT_BW_OFFSET_GREEN[0], sizeof(mmCM1_CM_IGAM_LUT_BW_OFFSET_GREEN)/sizeof(mmCM1_CM_IGAM_LUT_BW_OFFSET_GREEN[0]), 0, 0 },
	{ "mmCM1_CM_IGAM_LUT_BW_OFFSET_RED", REG_MMIO, 0x0dc3, 2, &mmCM1_CM_IGAM_LUT_BW_OFFSET_RED[0], sizeof(mmCM1_CM_IGAM_LUT_BW_OFFSET_RED)/sizeof(mmCM1_CM_IGAM_LUT_BW_OFFSET_RED[0]), 0, 0 },
	{ "mmCM1_CM_ICSC_CONTROL", REG_MMIO, 0x0dc4, 2, &mmCM1_CM_ICSC_CONTROL[0], sizeof(mmCM1_CM_ICSC_CONTROL)/sizeof(mmCM1_CM_ICSC_CONTROL[0]), 0, 0 },
	{ "mmCM1_CM_ICSC_C11_C12", REG_MMIO, 0x0dc5, 2, &mmCM1_CM_ICSC_C11_C12[0], sizeof(mmCM1_CM_ICSC_C11_C12)/sizeof(mmCM1_CM_ICSC_C11_C12[0]), 0, 0 },
	{ "mmCM1_CM_ICSC_C13_C14", REG_MMIO, 0x0dc6, 2, &mmCM1_CM_ICSC_C13_C14[0], sizeof(mmCM1_CM_ICSC_C13_C14)/sizeof(mmCM1_CM_ICSC_C13_C14[0]), 0, 0 },
	{ "mmCM1_CM_ICSC_C21_C22", REG_MMIO, 0x0dc7, 2, &mmCM1_CM_ICSC_C21_C22[0], sizeof(mmCM1_CM_ICSC_C21_C22)/sizeof(mmCM1_CM_ICSC_C21_C22[0]), 0, 0 },
	{ "mmCM1_CM_ICSC_C23_C24", REG_MMIO, 0x0dc8, 2, &mmCM1_CM_ICSC_C23_C24[0], sizeof(mmCM1_CM_ICSC_C23_C24)/sizeof(mmCM1_CM_ICSC_C23_C24[0]), 0, 0 },
	{ "mmCM1_CM_ICSC_C31_C32", REG_MMIO, 0x0dc9, 2, &mmCM1_CM_ICSC_C31_C32[0], sizeof(mmCM1_CM_ICSC_C31_C32)/sizeof(mmCM1_CM_ICSC_C31_C32[0]), 0, 0 },
	{ "mmCM1_CM_ICSC_C33_C34", REG_MMIO, 0x0dca, 2, &mmCM1_CM_ICSC_C33_C34[0], sizeof(mmCM1_CM_ICSC_C33_C34)/sizeof(mmCM1_CM_ICSC_C33_C34[0]), 0, 0 },
	{ "mmCM1_CM_GAMUT_REMAP_CONTROL", REG_MMIO, 0x0dcb, 2, &mmCM1_CM_GAMUT_REMAP_CONTROL[0], sizeof(mmCM1_CM_GAMUT_REMAP_CONTROL)/sizeof(mmCM1_CM_GAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmCM1_CM_GAMUT_REMAP_C11_C12", REG_MMIO, 0x0dcc, 2, &mmCM1_CM_GAMUT_REMAP_C11_C12[0], sizeof(mmCM1_CM_GAMUT_REMAP_C11_C12)/sizeof(mmCM1_CM_GAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmCM1_CM_GAMUT_REMAP_C13_C14", REG_MMIO, 0x0dcd, 2, &mmCM1_CM_GAMUT_REMAP_C13_C14[0], sizeof(mmCM1_CM_GAMUT_REMAP_C13_C14)/sizeof(mmCM1_CM_GAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmCM1_CM_GAMUT_REMAP_C21_C22", REG_MMIO, 0x0dce, 2, &mmCM1_CM_GAMUT_REMAP_C21_C22[0], sizeof(mmCM1_CM_GAMUT_REMAP_C21_C22)/sizeof(mmCM1_CM_GAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmCM1_CM_GAMUT_REMAP_C23_C24", REG_MMIO, 0x0dcf, 2, &mmCM1_CM_GAMUT_REMAP_C23_C24[0], sizeof(mmCM1_CM_GAMUT_REMAP_C23_C24)/sizeof(mmCM1_CM_GAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmCM1_CM_GAMUT_REMAP_C31_C32", REG_MMIO, 0x0dd0, 2, &mmCM1_CM_GAMUT_REMAP_C31_C32[0], sizeof(mmCM1_CM_GAMUT_REMAP_C31_C32)/sizeof(mmCM1_CM_GAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmCM1_CM_GAMUT_REMAP_C33_C34", REG_MMIO, 0x0dd1, 2, &mmCM1_CM_GAMUT_REMAP_C33_C34[0], sizeof(mmCM1_CM_GAMUT_REMAP_C33_C34)/sizeof(mmCM1_CM_GAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmCM1_CM_OCSC_CONTROL", REG_MMIO, 0x0dd2, 2, &mmCM1_CM_OCSC_CONTROL[0], sizeof(mmCM1_CM_OCSC_CONTROL)/sizeof(mmCM1_CM_OCSC_CONTROL[0]), 0, 0 },
	{ "mmCM1_CM_OCSC_C11_C12", REG_MMIO, 0x0dd3, 2, &mmCM1_CM_OCSC_C11_C12[0], sizeof(mmCM1_CM_OCSC_C11_C12)/sizeof(mmCM1_CM_OCSC_C11_C12[0]), 0, 0 },
	{ "mmCM1_CM_OCSC_C13_C14", REG_MMIO, 0x0dd4, 2, &mmCM1_CM_OCSC_C13_C14[0], sizeof(mmCM1_CM_OCSC_C13_C14)/sizeof(mmCM1_CM_OCSC_C13_C14[0]), 0, 0 },
	{ "mmCM1_CM_OCSC_C21_C22", REG_MMIO, 0x0dd5, 2, &mmCM1_CM_OCSC_C21_C22[0], sizeof(mmCM1_CM_OCSC_C21_C22)/sizeof(mmCM1_CM_OCSC_C21_C22[0]), 0, 0 },
	{ "mmCM1_CM_OCSC_C23_C24", REG_MMIO, 0x0dd6, 2, &mmCM1_CM_OCSC_C23_C24[0], sizeof(mmCM1_CM_OCSC_C23_C24)/sizeof(mmCM1_CM_OCSC_C23_C24[0]), 0, 0 },
	{ "mmCM1_CM_OCSC_C31_C32", REG_MMIO, 0x0dd7, 2, &mmCM1_CM_OCSC_C31_C32[0], sizeof(mmCM1_CM_OCSC_C31_C32)/sizeof(mmCM1_CM_OCSC_C31_C32[0]), 0, 0 },
	{ "mmCM1_CM_OCSC_C33_C34", REG_MMIO, 0x0dd8, 2, &mmCM1_CM_OCSC_C33_C34[0], sizeof(mmCM1_CM_OCSC_C33_C34)/sizeof(mmCM1_CM_OCSC_C33_C34[0]), 0, 0 },
	{ "mmCM1_CM_BNS_VALUES_R", REG_MMIO, 0x0dd9, 2, &mmCM1_CM_BNS_VALUES_R[0], sizeof(mmCM1_CM_BNS_VALUES_R)/sizeof(mmCM1_CM_BNS_VALUES_R[0]), 0, 0 },
	{ "mmCM1_CM_BNS_VALUES_G", REG_MMIO, 0x0dda, 2, &mmCM1_CM_BNS_VALUES_G[0], sizeof(mmCM1_CM_BNS_VALUES_G)/sizeof(mmCM1_CM_BNS_VALUES_G[0]), 0, 0 },
	{ "mmCM1_CM_BNS_VALUES_B", REG_MMIO, 0x0ddb, 2, &mmCM1_CM_BNS_VALUES_B[0], sizeof(mmCM1_CM_BNS_VALUES_B)/sizeof(mmCM1_CM_BNS_VALUES_B[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_CONTROL", REG_MMIO, 0x0ddc, 2, &mmCM1_CM_DGAM_CONTROL[0], sizeof(mmCM1_CM_DGAM_CONTROL)/sizeof(mmCM1_CM_DGAM_CONTROL[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_LUT_INDEX", REG_MMIO, 0x0ddd, 2, &mmCM1_CM_DGAM_LUT_INDEX[0], sizeof(mmCM1_CM_DGAM_LUT_INDEX)/sizeof(mmCM1_CM_DGAM_LUT_INDEX[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_LUT_DATA", REG_MMIO, 0x0dde, 2, &mmCM1_CM_DGAM_LUT_DATA[0], sizeof(mmCM1_CM_DGAM_LUT_DATA)/sizeof(mmCM1_CM_DGAM_LUT_DATA[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_LUT_WRITE_EN_MASK", REG_MMIO, 0x0ddf, 2, &mmCM1_CM_DGAM_LUT_WRITE_EN_MASK[0], sizeof(mmCM1_CM_DGAM_LUT_WRITE_EN_MASK)/sizeof(mmCM1_CM_DGAM_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_START_CNTL_B", REG_MMIO, 0x0de0, 2, &mmCM1_CM_DGAM_RAMA_START_CNTL_B[0], sizeof(mmCM1_CM_DGAM_RAMA_START_CNTL_B)/sizeof(mmCM1_CM_DGAM_RAMA_START_CNTL_B[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_START_CNTL_G", REG_MMIO, 0x0de1, 2, &mmCM1_CM_DGAM_RAMA_START_CNTL_G[0], sizeof(mmCM1_CM_DGAM_RAMA_START_CNTL_G)/sizeof(mmCM1_CM_DGAM_RAMA_START_CNTL_G[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_START_CNTL_R", REG_MMIO, 0x0de2, 2, &mmCM1_CM_DGAM_RAMA_START_CNTL_R[0], sizeof(mmCM1_CM_DGAM_RAMA_START_CNTL_R)/sizeof(mmCM1_CM_DGAM_RAMA_START_CNTL_R[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_B", REG_MMIO, 0x0de3, 2, &mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_B[0], sizeof(mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_B)/sizeof(mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_G", REG_MMIO, 0x0de4, 2, &mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_G[0], sizeof(mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_G)/sizeof(mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_R", REG_MMIO, 0x0de5, 2, &mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_R[0], sizeof(mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_R)/sizeof(mmCM1_CM_DGAM_RAMA_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_END_CNTL1_B", REG_MMIO, 0x0de6, 2, &mmCM1_CM_DGAM_RAMA_END_CNTL1_B[0], sizeof(mmCM1_CM_DGAM_RAMA_END_CNTL1_B)/sizeof(mmCM1_CM_DGAM_RAMA_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_END_CNTL2_B", REG_MMIO, 0x0de7, 2, &mmCM1_CM_DGAM_RAMA_END_CNTL2_B[0], sizeof(mmCM1_CM_DGAM_RAMA_END_CNTL2_B)/sizeof(mmCM1_CM_DGAM_RAMA_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_END_CNTL1_G", REG_MMIO, 0x0de8, 2, &mmCM1_CM_DGAM_RAMA_END_CNTL1_G[0], sizeof(mmCM1_CM_DGAM_RAMA_END_CNTL1_G)/sizeof(mmCM1_CM_DGAM_RAMA_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_END_CNTL2_G", REG_MMIO, 0x0de9, 2, &mmCM1_CM_DGAM_RAMA_END_CNTL2_G[0], sizeof(mmCM1_CM_DGAM_RAMA_END_CNTL2_G)/sizeof(mmCM1_CM_DGAM_RAMA_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_END_CNTL1_R", REG_MMIO, 0x0dea, 2, &mmCM1_CM_DGAM_RAMA_END_CNTL1_R[0], sizeof(mmCM1_CM_DGAM_RAMA_END_CNTL1_R)/sizeof(mmCM1_CM_DGAM_RAMA_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_END_CNTL2_R", REG_MMIO, 0x0deb, 2, &mmCM1_CM_DGAM_RAMA_END_CNTL2_R[0], sizeof(mmCM1_CM_DGAM_RAMA_END_CNTL2_R)/sizeof(mmCM1_CM_DGAM_RAMA_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_REGION_0_1", REG_MMIO, 0x0dec, 2, &mmCM1_CM_DGAM_RAMA_REGION_0_1[0], sizeof(mmCM1_CM_DGAM_RAMA_REGION_0_1)/sizeof(mmCM1_CM_DGAM_RAMA_REGION_0_1[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_REGION_2_3", REG_MMIO, 0x0ded, 2, &mmCM1_CM_DGAM_RAMA_REGION_2_3[0], sizeof(mmCM1_CM_DGAM_RAMA_REGION_2_3)/sizeof(mmCM1_CM_DGAM_RAMA_REGION_2_3[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_REGION_4_5", REG_MMIO, 0x0dee, 2, &mmCM1_CM_DGAM_RAMA_REGION_4_5[0], sizeof(mmCM1_CM_DGAM_RAMA_REGION_4_5)/sizeof(mmCM1_CM_DGAM_RAMA_REGION_4_5[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_REGION_6_7", REG_MMIO, 0x0def, 2, &mmCM1_CM_DGAM_RAMA_REGION_6_7[0], sizeof(mmCM1_CM_DGAM_RAMA_REGION_6_7)/sizeof(mmCM1_CM_DGAM_RAMA_REGION_6_7[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_REGION_8_9", REG_MMIO, 0x0df0, 2, &mmCM1_CM_DGAM_RAMA_REGION_8_9[0], sizeof(mmCM1_CM_DGAM_RAMA_REGION_8_9)/sizeof(mmCM1_CM_DGAM_RAMA_REGION_8_9[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_REGION_10_11", REG_MMIO, 0x0df1, 2, &mmCM1_CM_DGAM_RAMA_REGION_10_11[0], sizeof(mmCM1_CM_DGAM_RAMA_REGION_10_11)/sizeof(mmCM1_CM_DGAM_RAMA_REGION_10_11[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_REGION_12_13", REG_MMIO, 0x0df2, 2, &mmCM1_CM_DGAM_RAMA_REGION_12_13[0], sizeof(mmCM1_CM_DGAM_RAMA_REGION_12_13)/sizeof(mmCM1_CM_DGAM_RAMA_REGION_12_13[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMA_REGION_14_15", REG_MMIO, 0x0df3, 2, &mmCM1_CM_DGAM_RAMA_REGION_14_15[0], sizeof(mmCM1_CM_DGAM_RAMA_REGION_14_15)/sizeof(mmCM1_CM_DGAM_RAMA_REGION_14_15[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_START_CNTL_B", REG_MMIO, 0x0df4, 2, &mmCM1_CM_DGAM_RAMB_START_CNTL_B[0], sizeof(mmCM1_CM_DGAM_RAMB_START_CNTL_B)/sizeof(mmCM1_CM_DGAM_RAMB_START_CNTL_B[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_START_CNTL_G", REG_MMIO, 0x0df5, 2, &mmCM1_CM_DGAM_RAMB_START_CNTL_G[0], sizeof(mmCM1_CM_DGAM_RAMB_START_CNTL_G)/sizeof(mmCM1_CM_DGAM_RAMB_START_CNTL_G[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_START_CNTL_R", REG_MMIO, 0x0df6, 2, &mmCM1_CM_DGAM_RAMB_START_CNTL_R[0], sizeof(mmCM1_CM_DGAM_RAMB_START_CNTL_R)/sizeof(mmCM1_CM_DGAM_RAMB_START_CNTL_R[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_B", REG_MMIO, 0x0df7, 2, &mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_B[0], sizeof(mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_B)/sizeof(mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_G", REG_MMIO, 0x0df8, 2, &mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_G[0], sizeof(mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_G)/sizeof(mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_R", REG_MMIO, 0x0df9, 2, &mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_R[0], sizeof(mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_R)/sizeof(mmCM1_CM_DGAM_RAMB_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_END_CNTL1_B", REG_MMIO, 0x0dfa, 2, &mmCM1_CM_DGAM_RAMB_END_CNTL1_B[0], sizeof(mmCM1_CM_DGAM_RAMB_END_CNTL1_B)/sizeof(mmCM1_CM_DGAM_RAMB_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_END_CNTL2_B", REG_MMIO, 0x0dfb, 2, &mmCM1_CM_DGAM_RAMB_END_CNTL2_B[0], sizeof(mmCM1_CM_DGAM_RAMB_END_CNTL2_B)/sizeof(mmCM1_CM_DGAM_RAMB_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_END_CNTL1_G", REG_MMIO, 0x0dfc, 2, &mmCM1_CM_DGAM_RAMB_END_CNTL1_G[0], sizeof(mmCM1_CM_DGAM_RAMB_END_CNTL1_G)/sizeof(mmCM1_CM_DGAM_RAMB_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_END_CNTL2_G", REG_MMIO, 0x0dfd, 2, &mmCM1_CM_DGAM_RAMB_END_CNTL2_G[0], sizeof(mmCM1_CM_DGAM_RAMB_END_CNTL2_G)/sizeof(mmCM1_CM_DGAM_RAMB_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_END_CNTL1_R", REG_MMIO, 0x0dfe, 2, &mmCM1_CM_DGAM_RAMB_END_CNTL1_R[0], sizeof(mmCM1_CM_DGAM_RAMB_END_CNTL1_R)/sizeof(mmCM1_CM_DGAM_RAMB_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_END_CNTL2_R", REG_MMIO, 0x0dff, 2, &mmCM1_CM_DGAM_RAMB_END_CNTL2_R[0], sizeof(mmCM1_CM_DGAM_RAMB_END_CNTL2_R)/sizeof(mmCM1_CM_DGAM_RAMB_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_REGION_0_1", REG_MMIO, 0x0e00, 2, &mmCM1_CM_DGAM_RAMB_REGION_0_1[0], sizeof(mmCM1_CM_DGAM_RAMB_REGION_0_1)/sizeof(mmCM1_CM_DGAM_RAMB_REGION_0_1[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_REGION_2_3", REG_MMIO, 0x0e01, 2, &mmCM1_CM_DGAM_RAMB_REGION_2_3[0], sizeof(mmCM1_CM_DGAM_RAMB_REGION_2_3)/sizeof(mmCM1_CM_DGAM_RAMB_REGION_2_3[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_REGION_4_5", REG_MMIO, 0x0e02, 2, &mmCM1_CM_DGAM_RAMB_REGION_4_5[0], sizeof(mmCM1_CM_DGAM_RAMB_REGION_4_5)/sizeof(mmCM1_CM_DGAM_RAMB_REGION_4_5[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_REGION_6_7", REG_MMIO, 0x0e03, 2, &mmCM1_CM_DGAM_RAMB_REGION_6_7[0], sizeof(mmCM1_CM_DGAM_RAMB_REGION_6_7)/sizeof(mmCM1_CM_DGAM_RAMB_REGION_6_7[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_REGION_8_9", REG_MMIO, 0x0e04, 2, &mmCM1_CM_DGAM_RAMB_REGION_8_9[0], sizeof(mmCM1_CM_DGAM_RAMB_REGION_8_9)/sizeof(mmCM1_CM_DGAM_RAMB_REGION_8_9[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_REGION_10_11", REG_MMIO, 0x0e05, 2, &mmCM1_CM_DGAM_RAMB_REGION_10_11[0], sizeof(mmCM1_CM_DGAM_RAMB_REGION_10_11)/sizeof(mmCM1_CM_DGAM_RAMB_REGION_10_11[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_REGION_12_13", REG_MMIO, 0x0e06, 2, &mmCM1_CM_DGAM_RAMB_REGION_12_13[0], sizeof(mmCM1_CM_DGAM_RAMB_REGION_12_13)/sizeof(mmCM1_CM_DGAM_RAMB_REGION_12_13[0]), 0, 0 },
	{ "mmCM1_CM_DGAM_RAMB_REGION_14_15", REG_MMIO, 0x0e07, 2, &mmCM1_CM_DGAM_RAMB_REGION_14_15[0], sizeof(mmCM1_CM_DGAM_RAMB_REGION_14_15)/sizeof(mmCM1_CM_DGAM_RAMB_REGION_14_15[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_CONTROL", REG_MMIO, 0x0e08, 2, &mmCM1_CM_RGAM_CONTROL[0], sizeof(mmCM1_CM_RGAM_CONTROL)/sizeof(mmCM1_CM_RGAM_CONTROL[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_LUT_INDEX", REG_MMIO, 0x0e09, 2, &mmCM1_CM_RGAM_LUT_INDEX[0], sizeof(mmCM1_CM_RGAM_LUT_INDEX)/sizeof(mmCM1_CM_RGAM_LUT_INDEX[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_LUT_DATA", REG_MMIO, 0x0e0a, 2, &mmCM1_CM_RGAM_LUT_DATA[0], sizeof(mmCM1_CM_RGAM_LUT_DATA)/sizeof(mmCM1_CM_RGAM_LUT_DATA[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_LUT_WRITE_EN_MASK", REG_MMIO, 0x0e0b, 2, &mmCM1_CM_RGAM_LUT_WRITE_EN_MASK[0], sizeof(mmCM1_CM_RGAM_LUT_WRITE_EN_MASK)/sizeof(mmCM1_CM_RGAM_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_START_CNTL_B", REG_MMIO, 0x0e0c, 2, &mmCM1_CM_RGAM_RAMA_START_CNTL_B[0], sizeof(mmCM1_CM_RGAM_RAMA_START_CNTL_B)/sizeof(mmCM1_CM_RGAM_RAMA_START_CNTL_B[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_START_CNTL_G", REG_MMIO, 0x0e0d, 2, &mmCM1_CM_RGAM_RAMA_START_CNTL_G[0], sizeof(mmCM1_CM_RGAM_RAMA_START_CNTL_G)/sizeof(mmCM1_CM_RGAM_RAMA_START_CNTL_G[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_START_CNTL_R", REG_MMIO, 0x0e0e, 2, &mmCM1_CM_RGAM_RAMA_START_CNTL_R[0], sizeof(mmCM1_CM_RGAM_RAMA_START_CNTL_R)/sizeof(mmCM1_CM_RGAM_RAMA_START_CNTL_R[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_B", REG_MMIO, 0x0e0f, 2, &mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_B[0], sizeof(mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_B)/sizeof(mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_G", REG_MMIO, 0x0e10, 2, &mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_G[0], sizeof(mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_G)/sizeof(mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_R", REG_MMIO, 0x0e11, 2, &mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_R[0], sizeof(mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_R)/sizeof(mmCM1_CM_RGAM_RAMA_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_END_CNTL1_B", REG_MMIO, 0x0e12, 2, &mmCM1_CM_RGAM_RAMA_END_CNTL1_B[0], sizeof(mmCM1_CM_RGAM_RAMA_END_CNTL1_B)/sizeof(mmCM1_CM_RGAM_RAMA_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_END_CNTL2_B", REG_MMIO, 0x0e13, 2, &mmCM1_CM_RGAM_RAMA_END_CNTL2_B[0], sizeof(mmCM1_CM_RGAM_RAMA_END_CNTL2_B)/sizeof(mmCM1_CM_RGAM_RAMA_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_END_CNTL1_G", REG_MMIO, 0x0e14, 2, &mmCM1_CM_RGAM_RAMA_END_CNTL1_G[0], sizeof(mmCM1_CM_RGAM_RAMA_END_CNTL1_G)/sizeof(mmCM1_CM_RGAM_RAMA_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_END_CNTL2_G", REG_MMIO, 0x0e15, 2, &mmCM1_CM_RGAM_RAMA_END_CNTL2_G[0], sizeof(mmCM1_CM_RGAM_RAMA_END_CNTL2_G)/sizeof(mmCM1_CM_RGAM_RAMA_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_END_CNTL1_R", REG_MMIO, 0x0e16, 2, &mmCM1_CM_RGAM_RAMA_END_CNTL1_R[0], sizeof(mmCM1_CM_RGAM_RAMA_END_CNTL1_R)/sizeof(mmCM1_CM_RGAM_RAMA_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_END_CNTL2_R", REG_MMIO, 0x0e17, 2, &mmCM1_CM_RGAM_RAMA_END_CNTL2_R[0], sizeof(mmCM1_CM_RGAM_RAMA_END_CNTL2_R)/sizeof(mmCM1_CM_RGAM_RAMA_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_0_1", REG_MMIO, 0x0e18, 2, &mmCM1_CM_RGAM_RAMA_REGION_0_1[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_0_1)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_0_1[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_2_3", REG_MMIO, 0x0e19, 2, &mmCM1_CM_RGAM_RAMA_REGION_2_3[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_2_3)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_2_3[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_4_5", REG_MMIO, 0x0e1a, 2, &mmCM1_CM_RGAM_RAMA_REGION_4_5[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_4_5)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_4_5[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_6_7", REG_MMIO, 0x0e1b, 2, &mmCM1_CM_RGAM_RAMA_REGION_6_7[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_6_7)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_6_7[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_8_9", REG_MMIO, 0x0e1c, 2, &mmCM1_CM_RGAM_RAMA_REGION_8_9[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_8_9)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_8_9[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_10_11", REG_MMIO, 0x0e1d, 2, &mmCM1_CM_RGAM_RAMA_REGION_10_11[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_10_11)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_10_11[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_12_13", REG_MMIO, 0x0e1e, 2, &mmCM1_CM_RGAM_RAMA_REGION_12_13[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_12_13)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_12_13[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_14_15", REG_MMIO, 0x0e1f, 2, &mmCM1_CM_RGAM_RAMA_REGION_14_15[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_14_15)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_14_15[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_16_17", REG_MMIO, 0x0e20, 2, &mmCM1_CM_RGAM_RAMA_REGION_16_17[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_16_17)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_16_17[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_18_19", REG_MMIO, 0x0e21, 2, &mmCM1_CM_RGAM_RAMA_REGION_18_19[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_18_19)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_18_19[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_20_21", REG_MMIO, 0x0e22, 2, &mmCM1_CM_RGAM_RAMA_REGION_20_21[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_20_21)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_20_21[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_22_23", REG_MMIO, 0x0e23, 2, &mmCM1_CM_RGAM_RAMA_REGION_22_23[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_22_23)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_22_23[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_24_25", REG_MMIO, 0x0e24, 2, &mmCM1_CM_RGAM_RAMA_REGION_24_25[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_24_25)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_24_25[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_26_27", REG_MMIO, 0x0e25, 2, &mmCM1_CM_RGAM_RAMA_REGION_26_27[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_26_27)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_26_27[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_28_29", REG_MMIO, 0x0e26, 2, &mmCM1_CM_RGAM_RAMA_REGION_28_29[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_28_29)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_28_29[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_30_31", REG_MMIO, 0x0e27, 2, &mmCM1_CM_RGAM_RAMA_REGION_30_31[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_30_31)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_30_31[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMA_REGION_32_33", REG_MMIO, 0x0e28, 2, &mmCM1_CM_RGAM_RAMA_REGION_32_33[0], sizeof(mmCM1_CM_RGAM_RAMA_REGION_32_33)/sizeof(mmCM1_CM_RGAM_RAMA_REGION_32_33[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_START_CNTL_B", REG_MMIO, 0x0e29, 2, &mmCM1_CM_RGAM_RAMB_START_CNTL_B[0], sizeof(mmCM1_CM_RGAM_RAMB_START_CNTL_B)/sizeof(mmCM1_CM_RGAM_RAMB_START_CNTL_B[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_START_CNTL_G", REG_MMIO, 0x0e2a, 2, &mmCM1_CM_RGAM_RAMB_START_CNTL_G[0], sizeof(mmCM1_CM_RGAM_RAMB_START_CNTL_G)/sizeof(mmCM1_CM_RGAM_RAMB_START_CNTL_G[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_START_CNTL_R", REG_MMIO, 0x0e2b, 2, &mmCM1_CM_RGAM_RAMB_START_CNTL_R[0], sizeof(mmCM1_CM_RGAM_RAMB_START_CNTL_R)/sizeof(mmCM1_CM_RGAM_RAMB_START_CNTL_R[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_B", REG_MMIO, 0x0e2c, 2, &mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_B[0], sizeof(mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_B)/sizeof(mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_G", REG_MMIO, 0x0e2d, 2, &mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_G[0], sizeof(mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_G)/sizeof(mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_R", REG_MMIO, 0x0e2e, 2, &mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_R[0], sizeof(mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_R)/sizeof(mmCM1_CM_RGAM_RAMB_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_END_CNTL1_B", REG_MMIO, 0x0e2f, 2, &mmCM1_CM_RGAM_RAMB_END_CNTL1_B[0], sizeof(mmCM1_CM_RGAM_RAMB_END_CNTL1_B)/sizeof(mmCM1_CM_RGAM_RAMB_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_END_CNTL2_B", REG_MMIO, 0x0e30, 2, &mmCM1_CM_RGAM_RAMB_END_CNTL2_B[0], sizeof(mmCM1_CM_RGAM_RAMB_END_CNTL2_B)/sizeof(mmCM1_CM_RGAM_RAMB_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_END_CNTL1_G", REG_MMIO, 0x0e31, 2, &mmCM1_CM_RGAM_RAMB_END_CNTL1_G[0], sizeof(mmCM1_CM_RGAM_RAMB_END_CNTL1_G)/sizeof(mmCM1_CM_RGAM_RAMB_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_END_CNTL2_G", REG_MMIO, 0x0e32, 2, &mmCM1_CM_RGAM_RAMB_END_CNTL2_G[0], sizeof(mmCM1_CM_RGAM_RAMB_END_CNTL2_G)/sizeof(mmCM1_CM_RGAM_RAMB_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_END_CNTL1_R", REG_MMIO, 0x0e33, 2, &mmCM1_CM_RGAM_RAMB_END_CNTL1_R[0], sizeof(mmCM1_CM_RGAM_RAMB_END_CNTL1_R)/sizeof(mmCM1_CM_RGAM_RAMB_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_END_CNTL2_R", REG_MMIO, 0x0e34, 2, &mmCM1_CM_RGAM_RAMB_END_CNTL2_R[0], sizeof(mmCM1_CM_RGAM_RAMB_END_CNTL2_R)/sizeof(mmCM1_CM_RGAM_RAMB_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_0_1", REG_MMIO, 0x0e35, 2, &mmCM1_CM_RGAM_RAMB_REGION_0_1[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_0_1)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_0_1[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_2_3", REG_MMIO, 0x0e36, 2, &mmCM1_CM_RGAM_RAMB_REGION_2_3[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_2_3)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_2_3[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_4_5", REG_MMIO, 0x0e37, 2, &mmCM1_CM_RGAM_RAMB_REGION_4_5[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_4_5)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_4_5[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_6_7", REG_MMIO, 0x0e38, 2, &mmCM1_CM_RGAM_RAMB_REGION_6_7[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_6_7)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_6_7[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_8_9", REG_MMIO, 0x0e39, 2, &mmCM1_CM_RGAM_RAMB_REGION_8_9[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_8_9)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_8_9[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_10_11", REG_MMIO, 0x0e3a, 2, &mmCM1_CM_RGAM_RAMB_REGION_10_11[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_10_11)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_10_11[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_12_13", REG_MMIO, 0x0e3b, 2, &mmCM1_CM_RGAM_RAMB_REGION_12_13[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_12_13)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_12_13[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_14_15", REG_MMIO, 0x0e3c, 2, &mmCM1_CM_RGAM_RAMB_REGION_14_15[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_14_15)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_14_15[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_16_17", REG_MMIO, 0x0e3d, 2, &mmCM1_CM_RGAM_RAMB_REGION_16_17[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_16_17)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_16_17[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_18_19", REG_MMIO, 0x0e3e, 2, &mmCM1_CM_RGAM_RAMB_REGION_18_19[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_18_19)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_18_19[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_20_21", REG_MMIO, 0x0e3f, 2, &mmCM1_CM_RGAM_RAMB_REGION_20_21[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_20_21)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_20_21[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_22_23", REG_MMIO, 0x0e40, 2, &mmCM1_CM_RGAM_RAMB_REGION_22_23[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_22_23)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_22_23[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_24_25", REG_MMIO, 0x0e41, 2, &mmCM1_CM_RGAM_RAMB_REGION_24_25[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_24_25)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_24_25[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_26_27", REG_MMIO, 0x0e42, 2, &mmCM1_CM_RGAM_RAMB_REGION_26_27[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_26_27)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_26_27[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_28_29", REG_MMIO, 0x0e43, 2, &mmCM1_CM_RGAM_RAMB_REGION_28_29[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_28_29)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_28_29[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_30_31", REG_MMIO, 0x0e44, 2, &mmCM1_CM_RGAM_RAMB_REGION_30_31[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_30_31)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_30_31[0]), 0, 0 },
	{ "mmCM1_CM_RGAM_RAMB_REGION_32_33", REG_MMIO, 0x0e45, 2, &mmCM1_CM_RGAM_RAMB_REGION_32_33[0], sizeof(mmCM1_CM_RGAM_RAMB_REGION_32_33)/sizeof(mmCM1_CM_RGAM_RAMB_REGION_32_33[0]), 0, 0 },
	{ "mmCM1_CM_HDR_MULT_COEF", REG_MMIO, 0x0e46, 2, &mmCM1_CM_HDR_MULT_COEF[0], sizeof(mmCM1_CM_HDR_MULT_COEF)/sizeof(mmCM1_CM_HDR_MULT_COEF[0]), 0, 0 },
	{ "mmCM1_CM_RANGE_CLAMP_CONTROL_R", REG_MMIO, 0x0e47, 2, &mmCM1_CM_RANGE_CLAMP_CONTROL_R[0], sizeof(mmCM1_CM_RANGE_CLAMP_CONTROL_R)/sizeof(mmCM1_CM_RANGE_CLAMP_CONTROL_R[0]), 0, 0 },
	{ "mmCM1_CM_RANGE_CLAMP_CONTROL_G", REG_MMIO, 0x0e48, 2, &mmCM1_CM_RANGE_CLAMP_CONTROL_G[0], sizeof(mmCM1_CM_RANGE_CLAMP_CONTROL_G)/sizeof(mmCM1_CM_RANGE_CLAMP_CONTROL_G[0]), 0, 0 },
	{ "mmCM1_CM_RANGE_CLAMP_CONTROL_B", REG_MMIO, 0x0e49, 2, &mmCM1_CM_RANGE_CLAMP_CONTROL_B[0], sizeof(mmCM1_CM_RANGE_CLAMP_CONTROL_B)/sizeof(mmCM1_CM_RANGE_CLAMP_CONTROL_B[0]), 0, 0 },
	{ "mmCM1_CM_DENORM_CONTROL", REG_MMIO, 0x0e4a, 2, &mmCM1_CM_DENORM_CONTROL[0], sizeof(mmCM1_CM_DENORM_CONTROL)/sizeof(mmCM1_CM_DENORM_CONTROL[0]), 0, 0 },
	{ "mmCM1_CM_CMOUT_CONTROL", REG_MMIO, 0x0e4b, 2, &mmCM1_CM_CMOUT_CONTROL[0], sizeof(mmCM1_CM_CMOUT_CONTROL)/sizeof(mmCM1_CM_CMOUT_CONTROL[0]), 0, 0 },
	{ "mmCM1_CM_CMOUT_RANDOM_SEEDS", REG_MMIO, 0x0e4c, 2, &mmCM1_CM_CMOUT_RANDOM_SEEDS[0], sizeof(mmCM1_CM_CMOUT_RANDOM_SEEDS)/sizeof(mmCM1_CM_CMOUT_RANDOM_SEEDS[0]), 0, 0 },
	{ "mmCM1_CM_MEM_PWR_CTRL", REG_MMIO, 0x0e4d, 2, &mmCM1_CM_MEM_PWR_CTRL[0], sizeof(mmCM1_CM_MEM_PWR_CTRL)/sizeof(mmCM1_CM_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmCM1_CM_MEM_PWR_STATUS", REG_MMIO, 0x0e4e, 2, &mmCM1_CM_MEM_PWR_STATUS[0], sizeof(mmCM1_CM_MEM_PWR_STATUS)/sizeof(mmCM1_CM_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmCM1_CM_TEST_DEBUG_INDEX", REG_MMIO, 0x0e50, 2, NULL, 0, 0, 0 },
	{ "mmCM1_CM_TEST_DEBUG_DATA", REG_MMIO, 0x0e51, 2, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON13_PERFCOUNTER_CNTL", REG_MMIO, 0x0e67, 2, &mmDC_PERFMON13_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON13_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON13_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFCOUNTER_CNTL2", REG_MMIO, 0x0e68, 2, &mmDC_PERFMON13_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON13_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON13_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFCOUNTER_STATE", REG_MMIO, 0x0e69, 2, &mmDC_PERFMON13_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON13_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON13_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFMON_CNTL", REG_MMIO, 0x0e6a, 2, &mmDC_PERFMON13_PERFMON_CNTL[0], sizeof(mmDC_PERFMON13_PERFMON_CNTL)/sizeof(mmDC_PERFMON13_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFMON_CNTL2", REG_MMIO, 0x0e6b, 2, &mmDC_PERFMON13_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON13_PERFMON_CNTL2)/sizeof(mmDC_PERFMON13_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0e6c, 2, &mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON13_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFMON_CVALUE_LOW", REG_MMIO, 0x0e6d, 2, &mmDC_PERFMON13_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON13_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON13_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFMON_HI", REG_MMIO, 0x0e6e, 2, &mmDC_PERFMON13_PERFMON_HI[0], sizeof(mmDC_PERFMON13_PERFMON_HI)/sizeof(mmDC_PERFMON13_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON13_PERFMON_LOW", REG_MMIO, 0x0e6f, 2, &mmDC_PERFMON13_PERFMON_LOW[0], sizeof(mmDC_PERFMON13_PERFMON_LOW)/sizeof(mmDC_PERFMON13_PERFMON_LOW[0]), 0, 0 },
	{ "mmDPP_TOP2_DPP_CONTROL", REG_MMIO, 0x0e73, 2, &mmDPP_TOP2_DPP_CONTROL[0], sizeof(mmDPP_TOP2_DPP_CONTROL)/sizeof(mmDPP_TOP2_DPP_CONTROL[0]), 0, 0 },
	{ "mmDPP_TOP2_DPP_SOFT_RESET", REG_MMIO, 0x0e74, 2, &mmDPP_TOP2_DPP_SOFT_RESET[0], sizeof(mmDPP_TOP2_DPP_SOFT_RESET)/sizeof(mmDPP_TOP2_DPP_SOFT_RESET[0]), 0, 0 },
	{ "mmDPP_TOP2_DPP_CRC_VAL_R_G", REG_MMIO, 0x0e75, 2, &mmDPP_TOP2_DPP_CRC_VAL_R_G[0], sizeof(mmDPP_TOP2_DPP_CRC_VAL_R_G)/sizeof(mmDPP_TOP2_DPP_CRC_VAL_R_G[0]), 0, 0 },
	{ "mmDPP_TOP2_DPP_CRC_VAL_B_A", REG_MMIO, 0x0e76, 2, &mmDPP_TOP2_DPP_CRC_VAL_B_A[0], sizeof(mmDPP_TOP2_DPP_CRC_VAL_B_A)/sizeof(mmDPP_TOP2_DPP_CRC_VAL_B_A[0]), 0, 0 },
	{ "mmDPP_TOP2_DPP_CRC_CTRL", REG_MMIO, 0x0e77, 2, &mmDPP_TOP2_DPP_CRC_CTRL[0], sizeof(mmDPP_TOP2_DPP_CRC_CTRL)/sizeof(mmDPP_TOP2_DPP_CRC_CTRL[0]), 0, 0 },
	{ "mmDPP_TOP2_HOST_READ_CONTROL", REG_MMIO, 0x0e78, 2, &mmDPP_TOP2_HOST_READ_CONTROL[0], sizeof(mmDPP_TOP2_HOST_READ_CONTROL)/sizeof(mmDPP_TOP2_HOST_READ_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG2_CNVC_SURFACE_PIXEL_FORMAT", REG_MMIO, 0x0e7d, 2, &mmCNVC_CFG2_CNVC_SURFACE_PIXEL_FORMAT[0], sizeof(mmCNVC_CFG2_CNVC_SURFACE_PIXEL_FORMAT)/sizeof(mmCNVC_CFG2_CNVC_SURFACE_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmCNVC_CFG2_FORMAT_CONTROL", REG_MMIO, 0x0e7e, 2, &mmCNVC_CFG2_FORMAT_CONTROL[0], sizeof(mmCNVC_CFG2_FORMAT_CONTROL)/sizeof(mmCNVC_CFG2_FORMAT_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG2_FCNV_FP_SCALE_BIAS", REG_MMIO, 0x0e7f, 2, &mmCNVC_CFG2_FCNV_FP_SCALE_BIAS[0], sizeof(mmCNVC_CFG2_FCNV_FP_SCALE_BIAS)/sizeof(mmCNVC_CFG2_FCNV_FP_SCALE_BIAS[0]), 0, 0 },
	{ "mmCNVC_CFG2_DENORM_CONTROL", REG_MMIO, 0x0e80, 2, &mmCNVC_CFG2_DENORM_CONTROL[0], sizeof(mmCNVC_CFG2_DENORM_CONTROL)/sizeof(mmCNVC_CFG2_DENORM_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG2_COLOR_KEYER_CONTROL", REG_MMIO, 0x0e82, 2, &mmCNVC_CFG2_COLOR_KEYER_CONTROL[0], sizeof(mmCNVC_CFG2_COLOR_KEYER_CONTROL)/sizeof(mmCNVC_CFG2_COLOR_KEYER_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG2_COLOR_KEYER_ALPHA", REG_MMIO, 0x0e83, 2, &mmCNVC_CFG2_COLOR_KEYER_ALPHA[0], sizeof(mmCNVC_CFG2_COLOR_KEYER_ALPHA)/sizeof(mmCNVC_CFG2_COLOR_KEYER_ALPHA[0]), 0, 0 },
	{ "mmCNVC_CFG2_COLOR_KEYER_RED", REG_MMIO, 0x0e84, 2, &mmCNVC_CFG2_COLOR_KEYER_RED[0], sizeof(mmCNVC_CFG2_COLOR_KEYER_RED)/sizeof(mmCNVC_CFG2_COLOR_KEYER_RED[0]), 0, 0 },
	{ "mmCNVC_CFG2_COLOR_KEYER_GREEN", REG_MMIO, 0x0e85, 2, &mmCNVC_CFG2_COLOR_KEYER_GREEN[0], sizeof(mmCNVC_CFG2_COLOR_KEYER_GREEN)/sizeof(mmCNVC_CFG2_COLOR_KEYER_GREEN[0]), 0, 0 },
	{ "mmCNVC_CFG2_COLOR_KEYER_BLUE", REG_MMIO, 0x0e86, 2, &mmCNVC_CFG2_COLOR_KEYER_BLUE[0], sizeof(mmCNVC_CFG2_COLOR_KEYER_BLUE)/sizeof(mmCNVC_CFG2_COLOR_KEYER_BLUE[0]), 0, 0 },
	{ "mmCNVC_CUR2_CURSOR0_CONTROL", REG_MMIO, 0x0e8e, 2, &mmCNVC_CUR2_CURSOR0_CONTROL[0], sizeof(mmCNVC_CUR2_CURSOR0_CONTROL)/sizeof(mmCNVC_CUR2_CURSOR0_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CUR2_CURSOR0_COLOR0", REG_MMIO, 0x0e8f, 2, &mmCNVC_CUR2_CURSOR0_COLOR0[0], sizeof(mmCNVC_CUR2_CURSOR0_COLOR0)/sizeof(mmCNVC_CUR2_CURSOR0_COLOR0[0]), 0, 0 },
	{ "mmCNVC_CUR2_CURSOR0_COLOR1", REG_MMIO, 0x0e90, 2, &mmCNVC_CUR2_CURSOR0_COLOR1[0], sizeof(mmCNVC_CUR2_CURSOR0_COLOR1)/sizeof(mmCNVC_CUR2_CURSOR0_COLOR1[0]), 0, 0 },
	{ "mmCNVC_CUR2_CURSOR0_FP_SCALE_BIAS", REG_MMIO, 0x0e91, 2, &mmCNVC_CUR2_CURSOR0_FP_SCALE_BIAS[0], sizeof(mmCNVC_CUR2_CURSOR0_FP_SCALE_BIAS)/sizeof(mmCNVC_CUR2_CURSOR0_FP_SCALE_BIAS[0]), 0, 0 },
	{ "mmDSCL2_SCL_COEF_RAM_TAP_SELECT", REG_MMIO, 0x0e98, 2, &mmDSCL2_SCL_COEF_RAM_TAP_SELECT[0], sizeof(mmDSCL2_SCL_COEF_RAM_TAP_SELECT)/sizeof(mmDSCL2_SCL_COEF_RAM_TAP_SELECT[0]), 0, 0 },
	{ "mmDSCL2_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x0e99, 2, &mmDSCL2_SCL_COEF_RAM_TAP_DATA[0], sizeof(mmDSCL2_SCL_COEF_RAM_TAP_DATA)/sizeof(mmDSCL2_SCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmDSCL2_SCL_MODE", REG_MMIO, 0x0e9a, 2, &mmDSCL2_SCL_MODE[0], sizeof(mmDSCL2_SCL_MODE)/sizeof(mmDSCL2_SCL_MODE[0]), 0, 0 },
	{ "mmDSCL2_SCL_TAP_CONTROL", REG_MMIO, 0x0e9b, 2, &mmDSCL2_SCL_TAP_CONTROL[0], sizeof(mmDSCL2_SCL_TAP_CONTROL)/sizeof(mmDSCL2_SCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmDSCL2_DSCL_CONTROL", REG_MMIO, 0x0e9c, 2, &mmDSCL2_DSCL_CONTROL[0], sizeof(mmDSCL2_DSCL_CONTROL)/sizeof(mmDSCL2_DSCL_CONTROL[0]), 0, 0 },
	{ "mmDSCL2_DSCL_2TAP_CONTROL", REG_MMIO, 0x0e9d, 2, &mmDSCL2_DSCL_2TAP_CONTROL[0], sizeof(mmDSCL2_DSCL_2TAP_CONTROL)/sizeof(mmDSCL2_DSCL_2TAP_CONTROL[0]), 0, 0 },
	{ "mmDSCL2_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x0e9e, 2, &mmDSCL2_SCL_MANUAL_REPLICATE_CONTROL[0], sizeof(mmDSCL2_SCL_MANUAL_REPLICATE_CONTROL)/sizeof(mmDSCL2_SCL_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x0e9f, 2, &mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmDSCL2_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x0ea0, 2, &mmDSCL2_SCL_HORZ_FILTER_INIT[0], sizeof(mmDSCL2_SCL_HORZ_FILTER_INIT)/sizeof(mmDSCL2_SCL_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_C", REG_MMIO, 0x0ea1, 2, &mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_C[0], sizeof(mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_C)/sizeof(mmDSCL2_SCL_HORZ_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmDSCL2_SCL_HORZ_FILTER_INIT_C", REG_MMIO, 0x0ea2, 2, &mmDSCL2_SCL_HORZ_FILTER_INIT_C[0], sizeof(mmDSCL2_SCL_HORZ_FILTER_INIT_C)/sizeof(mmDSCL2_SCL_HORZ_FILTER_INIT_C[0]), 0, 0 },
	{ "mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x0ea3, 2, &mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmDSCL2_SCL_VERT_FILTER_INIT", REG_MMIO, 0x0ea4, 2, &mmDSCL2_SCL_VERT_FILTER_INIT[0], sizeof(mmDSCL2_SCL_VERT_FILTER_INIT)/sizeof(mmDSCL2_SCL_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmDSCL2_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x0ea5, 2, &mmDSCL2_SCL_VERT_FILTER_INIT_BOT[0], sizeof(mmDSCL2_SCL_VERT_FILTER_INIT_BOT)/sizeof(mmDSCL2_SCL_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO_C", REG_MMIO, 0x0ea6, 2, &mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO_C[0], sizeof(mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO_C)/sizeof(mmDSCL2_SCL_VERT_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmDSCL2_SCL_VERT_FILTER_INIT_C", REG_MMIO, 0x0ea7, 2, &mmDSCL2_SCL_VERT_FILTER_INIT_C[0], sizeof(mmDSCL2_SCL_VERT_FILTER_INIT_C)/sizeof(mmDSCL2_SCL_VERT_FILTER_INIT_C[0]), 0, 0 },
	{ "mmDSCL2_SCL_VERT_FILTER_INIT_BOT_C", REG_MMIO, 0x0ea8, 2, &mmDSCL2_SCL_VERT_FILTER_INIT_BOT_C[0], sizeof(mmDSCL2_SCL_VERT_FILTER_INIT_BOT_C)/sizeof(mmDSCL2_SCL_VERT_FILTER_INIT_BOT_C[0]), 0, 0 },
	{ "mmDSCL2_SCL_BLACK_OFFSET", REG_MMIO, 0x0ea9, 2, &mmDSCL2_SCL_BLACK_OFFSET[0], sizeof(mmDSCL2_SCL_BLACK_OFFSET)/sizeof(mmDSCL2_SCL_BLACK_OFFSET[0]), 0, 0 },
	{ "mmDSCL2_DSCL_UPDATE", REG_MMIO, 0x0eaa, 2, &mmDSCL2_DSCL_UPDATE[0], sizeof(mmDSCL2_DSCL_UPDATE)/sizeof(mmDSCL2_DSCL_UPDATE[0]), 0, 0 },
	{ "mmDSCL2_DSCL_AUTOCAL", REG_MMIO, 0x0eab, 2, &mmDSCL2_DSCL_AUTOCAL[0], sizeof(mmDSCL2_DSCL_AUTOCAL)/sizeof(mmDSCL2_DSCL_AUTOCAL[0]), 0, 0 },
	{ "mmDSCL2_DSCL_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x0eac, 2, &mmDSCL2_DSCL_EXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmDSCL2_DSCL_EXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmDSCL2_DSCL_EXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmDSCL2_DSCL_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x0ead, 2, &mmDSCL2_DSCL_EXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmDSCL2_DSCL_EXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmDSCL2_DSCL_EXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmDSCL2_OTG_H_BLANK", REG_MMIO, 0x0eae, 2, &mmDSCL2_OTG_H_BLANK[0], sizeof(mmDSCL2_OTG_H_BLANK)/sizeof(mmDSCL2_OTG_H_BLANK[0]), 0, 0 },
	{ "mmDSCL2_OTG_V_BLANK", REG_MMIO, 0x0eaf, 2, &mmDSCL2_OTG_V_BLANK[0], sizeof(mmDSCL2_OTG_V_BLANK)/sizeof(mmDSCL2_OTG_V_BLANK[0]), 0, 0 },
	{ "mmDSCL2_RECOUT_START", REG_MMIO, 0x0eb0, 2, &mmDSCL2_RECOUT_START[0], sizeof(mmDSCL2_RECOUT_START)/sizeof(mmDSCL2_RECOUT_START[0]), 0, 0 },
	{ "mmDSCL2_RECOUT_SIZE", REG_MMIO, 0x0eb1, 2, &mmDSCL2_RECOUT_SIZE[0], sizeof(mmDSCL2_RECOUT_SIZE)/sizeof(mmDSCL2_RECOUT_SIZE[0]), 0, 0 },
	{ "mmDSCL2_MPC_SIZE", REG_MMIO, 0x0eb2, 2, &mmDSCL2_MPC_SIZE[0], sizeof(mmDSCL2_MPC_SIZE)/sizeof(mmDSCL2_MPC_SIZE[0]), 0, 0 },
	{ "mmDSCL2_LB_DATA_FORMAT", REG_MMIO, 0x0eb3, 2, &mmDSCL2_LB_DATA_FORMAT[0], sizeof(mmDSCL2_LB_DATA_FORMAT)/sizeof(mmDSCL2_LB_DATA_FORMAT[0]), 0, 0 },
	{ "mmDSCL2_LB_MEMORY_CTRL", REG_MMIO, 0x0eb4, 2, &mmDSCL2_LB_MEMORY_CTRL[0], sizeof(mmDSCL2_LB_MEMORY_CTRL)/sizeof(mmDSCL2_LB_MEMORY_CTRL[0]), 0, 0 },
	{ "mmDSCL2_LB_V_COUNTER", REG_MMIO, 0x0eb5, 2, &mmDSCL2_LB_V_COUNTER[0], sizeof(mmDSCL2_LB_V_COUNTER)/sizeof(mmDSCL2_LB_V_COUNTER[0]), 0, 0 },
	{ "mmDSCL2_DSCL_MEM_PWR_CTRL", REG_MMIO, 0x0eb6, 2, &mmDSCL2_DSCL_MEM_PWR_CTRL[0], sizeof(mmDSCL2_DSCL_MEM_PWR_CTRL)/sizeof(mmDSCL2_DSCL_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDSCL2_DSCL_MEM_PWR_STATUS", REG_MMIO, 0x0eb7, 2, &mmDSCL2_DSCL_MEM_PWR_STATUS[0], sizeof(mmDSCL2_DSCL_MEM_PWR_STATUS)/sizeof(mmDSCL2_DSCL_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDSCL2_OBUF_CONTROL", REG_MMIO, 0x0eb8, 2, &mmDSCL2_OBUF_CONTROL[0], sizeof(mmDSCL2_OBUF_CONTROL)/sizeof(mmDSCL2_OBUF_CONTROL[0]), 0, 0 },
	{ "mmDSCL2_OBUF_MEM_PWR_CTRL", REG_MMIO, 0x0eb9, 2, &mmDSCL2_OBUF_MEM_PWR_CTRL[0], sizeof(mmDSCL2_OBUF_MEM_PWR_CTRL)/sizeof(mmDSCL2_OBUF_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmCM2_CM_CONTROL", REG_MMIO, 0x0ec8, 2, &mmCM2_CM_CONTROL[0], sizeof(mmCM2_CM_CONTROL)/sizeof(mmCM2_CM_CONTROL[0]), 0, 0 },
	{ "mmCM2_CM_COMA_C11_C12", REG_MMIO, 0x0ec9, 2, &mmCM2_CM_COMA_C11_C12[0], sizeof(mmCM2_CM_COMA_C11_C12)/sizeof(mmCM2_CM_COMA_C11_C12[0]), 0, 0 },
	{ "mmCM2_CM_COMA_C13_C14", REG_MMIO, 0x0eca, 2, &mmCM2_CM_COMA_C13_C14[0], sizeof(mmCM2_CM_COMA_C13_C14)/sizeof(mmCM2_CM_COMA_C13_C14[0]), 0, 0 },
	{ "mmCM2_CM_COMA_C21_C22", REG_MMIO, 0x0ecb, 2, &mmCM2_CM_COMA_C21_C22[0], sizeof(mmCM2_CM_COMA_C21_C22)/sizeof(mmCM2_CM_COMA_C21_C22[0]), 0, 0 },
	{ "mmCM2_CM_COMA_C23_C24", REG_MMIO, 0x0ecc, 2, &mmCM2_CM_COMA_C23_C24[0], sizeof(mmCM2_CM_COMA_C23_C24)/sizeof(mmCM2_CM_COMA_C23_C24[0]), 0, 0 },
	{ "mmCM2_CM_COMA_C31_C32", REG_MMIO, 0x0ecd, 2, &mmCM2_CM_COMA_C31_C32[0], sizeof(mmCM2_CM_COMA_C31_C32)/sizeof(mmCM2_CM_COMA_C31_C32[0]), 0, 0 },
	{ "mmCM2_CM_COMA_C33_C34", REG_MMIO, 0x0ece, 2, &mmCM2_CM_COMA_C33_C34[0], sizeof(mmCM2_CM_COMA_C33_C34)/sizeof(mmCM2_CM_COMA_C33_C34[0]), 0, 0 },
	{ "mmCM2_CM_COMB_C11_C12", REG_MMIO, 0x0ecf, 2, &mmCM2_CM_COMB_C11_C12[0], sizeof(mmCM2_CM_COMB_C11_C12)/sizeof(mmCM2_CM_COMB_C11_C12[0]), 0, 0 },
	{ "mmCM2_CM_COMB_C13_C14", REG_MMIO, 0x0ed0, 2, &mmCM2_CM_COMB_C13_C14[0], sizeof(mmCM2_CM_COMB_C13_C14)/sizeof(mmCM2_CM_COMB_C13_C14[0]), 0, 0 },
	{ "mmCM2_CM_COMB_C21_C22", REG_MMIO, 0x0ed1, 2, &mmCM2_CM_COMB_C21_C22[0], sizeof(mmCM2_CM_COMB_C21_C22)/sizeof(mmCM2_CM_COMB_C21_C22[0]), 0, 0 },
	{ "mmCM2_CM_COMB_C23_C24", REG_MMIO, 0x0ed2, 2, &mmCM2_CM_COMB_C23_C24[0], sizeof(mmCM2_CM_COMB_C23_C24)/sizeof(mmCM2_CM_COMB_C23_C24[0]), 0, 0 },
	{ "mmCM2_CM_COMB_C31_C32", REG_MMIO, 0x0ed3, 2, &mmCM2_CM_COMB_C31_C32[0], sizeof(mmCM2_CM_COMB_C31_C32)/sizeof(mmCM2_CM_COMB_C31_C32[0]), 0, 0 },
	{ "mmCM2_CM_COMB_C33_C34", REG_MMIO, 0x0ed4, 2, &mmCM2_CM_COMB_C33_C34[0], sizeof(mmCM2_CM_COMB_C33_C34)/sizeof(mmCM2_CM_COMB_C33_C34[0]), 0, 0 },
	{ "mmCM2_CM_IGAM_CONTROL", REG_MMIO, 0x0ed5, 2, &mmCM2_CM_IGAM_CONTROL[0], sizeof(mmCM2_CM_IGAM_CONTROL)/sizeof(mmCM2_CM_IGAM_CONTROL[0]), 0, 0 },
	{ "mmCM2_CM_IGAM_LUT_RW_CONTROL", REG_MMIO, 0x0ed6, 2, &mmCM2_CM_IGAM_LUT_RW_CONTROL[0], sizeof(mmCM2_CM_IGAM_LUT_RW_CONTROL)/sizeof(mmCM2_CM_IGAM_LUT_RW_CONTROL[0]), 0, 0 },
	{ "mmCM2_CM_IGAM_LUT_RW_INDEX", REG_MMIO, 0x0ed7, 2, &mmCM2_CM_IGAM_LUT_RW_INDEX[0], sizeof(mmCM2_CM_IGAM_LUT_RW_INDEX)/sizeof(mmCM2_CM_IGAM_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmCM2_CM_IGAM_LUT_SEQ_COLOR", REG_MMIO, 0x0ed8, 2, &mmCM2_CM_IGAM_LUT_SEQ_COLOR[0], sizeof(mmCM2_CM_IGAM_LUT_SEQ_COLOR)/sizeof(mmCM2_CM_IGAM_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmCM2_CM_IGAM_LUT_30_COLOR", REG_MMIO, 0x0ed9, 2, &mmCM2_CM_IGAM_LUT_30_COLOR[0], sizeof(mmCM2_CM_IGAM_LUT_30_COLOR)/sizeof(mmCM2_CM_IGAM_LUT_30_COLOR[0]), 0, 0 },
	{ "mmCM2_CM_IGAM_LUT_PWL_DATA", REG_MMIO, 0x0eda, 2, &mmCM2_CM_IGAM_LUT_PWL_DATA[0], sizeof(mmCM2_CM_IGAM_LUT_PWL_DATA)/sizeof(mmCM2_CM_IGAM_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmCM2_CM_IGAM_LUT_AUTOFILL", REG_MMIO, 0x0edb, 2, &mmCM2_CM_IGAM_LUT_AUTOFILL[0], sizeof(mmCM2_CM_IGAM_LUT_AUTOFILL)/sizeof(mmCM2_CM_IGAM_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmCM2_CM_IGAM_LUT_BW_OFFSET_BLUE", REG_MMIO, 0x0edc, 2, &mmCM2_CM_IGAM_LUT_BW_OFFSET_BLUE[0], sizeof(mmCM2_CM_IGAM_LUT_BW_OFFSET_BLUE)/sizeof(mmCM2_CM_IGAM_LUT_BW_OFFSET_BLUE[0]), 0, 0 },
	{ "mmCM2_CM_IGAM_LUT_BW_OFFSET_GREEN", REG_MMIO, 0x0edd, 2, &mmCM2_CM_IGAM_LUT_BW_OFFSET_GREEN[0], sizeof(mmCM2_CM_IGAM_LUT_BW_OFFSET_GREEN)/sizeof(mmCM2_CM_IGAM_LUT_BW_OFFSET_GREEN[0]), 0, 0 },
	{ "mmCM2_CM_IGAM_LUT_BW_OFFSET_RED", REG_MMIO, 0x0ede, 2, &mmCM2_CM_IGAM_LUT_BW_OFFSET_RED[0], sizeof(mmCM2_CM_IGAM_LUT_BW_OFFSET_RED)/sizeof(mmCM2_CM_IGAM_LUT_BW_OFFSET_RED[0]), 0, 0 },
	{ "mmCM2_CM_ICSC_CONTROL", REG_MMIO, 0x0edf, 2, &mmCM2_CM_ICSC_CONTROL[0], sizeof(mmCM2_CM_ICSC_CONTROL)/sizeof(mmCM2_CM_ICSC_CONTROL[0]), 0, 0 },
	{ "mmCM2_CM_ICSC_C11_C12", REG_MMIO, 0x0ee0, 2, &mmCM2_CM_ICSC_C11_C12[0], sizeof(mmCM2_CM_ICSC_C11_C12)/sizeof(mmCM2_CM_ICSC_C11_C12[0]), 0, 0 },
	{ "mmCM2_CM_ICSC_C13_C14", REG_MMIO, 0x0ee1, 2, &mmCM2_CM_ICSC_C13_C14[0], sizeof(mmCM2_CM_ICSC_C13_C14)/sizeof(mmCM2_CM_ICSC_C13_C14[0]), 0, 0 },
	{ "mmCM2_CM_ICSC_C21_C22", REG_MMIO, 0x0ee2, 2, &mmCM2_CM_ICSC_C21_C22[0], sizeof(mmCM2_CM_ICSC_C21_C22)/sizeof(mmCM2_CM_ICSC_C21_C22[0]), 0, 0 },
	{ "mmCM2_CM_ICSC_C23_C24", REG_MMIO, 0x0ee3, 2, &mmCM2_CM_ICSC_C23_C24[0], sizeof(mmCM2_CM_ICSC_C23_C24)/sizeof(mmCM2_CM_ICSC_C23_C24[0]), 0, 0 },
	{ "mmCM2_CM_ICSC_C31_C32", REG_MMIO, 0x0ee4, 2, &mmCM2_CM_ICSC_C31_C32[0], sizeof(mmCM2_CM_ICSC_C31_C32)/sizeof(mmCM2_CM_ICSC_C31_C32[0]), 0, 0 },
	{ "mmCM2_CM_ICSC_C33_C34", REG_MMIO, 0x0ee5, 2, &mmCM2_CM_ICSC_C33_C34[0], sizeof(mmCM2_CM_ICSC_C33_C34)/sizeof(mmCM2_CM_ICSC_C33_C34[0]), 0, 0 },
	{ "mmCM2_CM_GAMUT_REMAP_CONTROL", REG_MMIO, 0x0ee6, 2, &mmCM2_CM_GAMUT_REMAP_CONTROL[0], sizeof(mmCM2_CM_GAMUT_REMAP_CONTROL)/sizeof(mmCM2_CM_GAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmCM2_CM_GAMUT_REMAP_C11_C12", REG_MMIO, 0x0ee7, 2, &mmCM2_CM_GAMUT_REMAP_C11_C12[0], sizeof(mmCM2_CM_GAMUT_REMAP_C11_C12)/sizeof(mmCM2_CM_GAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmCM2_CM_GAMUT_REMAP_C13_C14", REG_MMIO, 0x0ee8, 2, &mmCM2_CM_GAMUT_REMAP_C13_C14[0], sizeof(mmCM2_CM_GAMUT_REMAP_C13_C14)/sizeof(mmCM2_CM_GAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmCM2_CM_GAMUT_REMAP_C21_C22", REG_MMIO, 0x0ee9, 2, &mmCM2_CM_GAMUT_REMAP_C21_C22[0], sizeof(mmCM2_CM_GAMUT_REMAP_C21_C22)/sizeof(mmCM2_CM_GAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmCM2_CM_GAMUT_REMAP_C23_C24", REG_MMIO, 0x0eea, 2, &mmCM2_CM_GAMUT_REMAP_C23_C24[0], sizeof(mmCM2_CM_GAMUT_REMAP_C23_C24)/sizeof(mmCM2_CM_GAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmCM2_CM_GAMUT_REMAP_C31_C32", REG_MMIO, 0x0eeb, 2, &mmCM2_CM_GAMUT_REMAP_C31_C32[0], sizeof(mmCM2_CM_GAMUT_REMAP_C31_C32)/sizeof(mmCM2_CM_GAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmCM2_CM_GAMUT_REMAP_C33_C34", REG_MMIO, 0x0eec, 2, &mmCM2_CM_GAMUT_REMAP_C33_C34[0], sizeof(mmCM2_CM_GAMUT_REMAP_C33_C34)/sizeof(mmCM2_CM_GAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmCM2_CM_OCSC_CONTROL", REG_MMIO, 0x0eed, 2, &mmCM2_CM_OCSC_CONTROL[0], sizeof(mmCM2_CM_OCSC_CONTROL)/sizeof(mmCM2_CM_OCSC_CONTROL[0]), 0, 0 },
	{ "mmCM2_CM_OCSC_C11_C12", REG_MMIO, 0x0eee, 2, &mmCM2_CM_OCSC_C11_C12[0], sizeof(mmCM2_CM_OCSC_C11_C12)/sizeof(mmCM2_CM_OCSC_C11_C12[0]), 0, 0 },
	{ "mmCM2_CM_OCSC_C13_C14", REG_MMIO, 0x0eef, 2, &mmCM2_CM_OCSC_C13_C14[0], sizeof(mmCM2_CM_OCSC_C13_C14)/sizeof(mmCM2_CM_OCSC_C13_C14[0]), 0, 0 },
	{ "mmCM2_CM_OCSC_C21_C22", REG_MMIO, 0x0ef0, 2, &mmCM2_CM_OCSC_C21_C22[0], sizeof(mmCM2_CM_OCSC_C21_C22)/sizeof(mmCM2_CM_OCSC_C21_C22[0]), 0, 0 },
	{ "mmCM2_CM_OCSC_C23_C24", REG_MMIO, 0x0ef1, 2, &mmCM2_CM_OCSC_C23_C24[0], sizeof(mmCM2_CM_OCSC_C23_C24)/sizeof(mmCM2_CM_OCSC_C23_C24[0]), 0, 0 },
	{ "mmCM2_CM_OCSC_C31_C32", REG_MMIO, 0x0ef2, 2, &mmCM2_CM_OCSC_C31_C32[0], sizeof(mmCM2_CM_OCSC_C31_C32)/sizeof(mmCM2_CM_OCSC_C31_C32[0]), 0, 0 },
	{ "mmCM2_CM_OCSC_C33_C34", REG_MMIO, 0x0ef3, 2, &mmCM2_CM_OCSC_C33_C34[0], sizeof(mmCM2_CM_OCSC_C33_C34)/sizeof(mmCM2_CM_OCSC_C33_C34[0]), 0, 0 },
	{ "mmCM2_CM_BNS_VALUES_R", REG_MMIO, 0x0ef4, 2, &mmCM2_CM_BNS_VALUES_R[0], sizeof(mmCM2_CM_BNS_VALUES_R)/sizeof(mmCM2_CM_BNS_VALUES_R[0]), 0, 0 },
	{ "mmCM2_CM_BNS_VALUES_G", REG_MMIO, 0x0ef5, 2, &mmCM2_CM_BNS_VALUES_G[0], sizeof(mmCM2_CM_BNS_VALUES_G)/sizeof(mmCM2_CM_BNS_VALUES_G[0]), 0, 0 },
	{ "mmCM2_CM_BNS_VALUES_B", REG_MMIO, 0x0ef6, 2, &mmCM2_CM_BNS_VALUES_B[0], sizeof(mmCM2_CM_BNS_VALUES_B)/sizeof(mmCM2_CM_BNS_VALUES_B[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_CONTROL", REG_MMIO, 0x0ef7, 2, &mmCM2_CM_DGAM_CONTROL[0], sizeof(mmCM2_CM_DGAM_CONTROL)/sizeof(mmCM2_CM_DGAM_CONTROL[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_LUT_INDEX", REG_MMIO, 0x0ef8, 2, &mmCM2_CM_DGAM_LUT_INDEX[0], sizeof(mmCM2_CM_DGAM_LUT_INDEX)/sizeof(mmCM2_CM_DGAM_LUT_INDEX[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_LUT_DATA", REG_MMIO, 0x0ef9, 2, &mmCM2_CM_DGAM_LUT_DATA[0], sizeof(mmCM2_CM_DGAM_LUT_DATA)/sizeof(mmCM2_CM_DGAM_LUT_DATA[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_LUT_WRITE_EN_MASK", REG_MMIO, 0x0efa, 2, &mmCM2_CM_DGAM_LUT_WRITE_EN_MASK[0], sizeof(mmCM2_CM_DGAM_LUT_WRITE_EN_MASK)/sizeof(mmCM2_CM_DGAM_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_START_CNTL_B", REG_MMIO, 0x0efb, 2, &mmCM2_CM_DGAM_RAMA_START_CNTL_B[0], sizeof(mmCM2_CM_DGAM_RAMA_START_CNTL_B)/sizeof(mmCM2_CM_DGAM_RAMA_START_CNTL_B[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_START_CNTL_G", REG_MMIO, 0x0efc, 2, &mmCM2_CM_DGAM_RAMA_START_CNTL_G[0], sizeof(mmCM2_CM_DGAM_RAMA_START_CNTL_G)/sizeof(mmCM2_CM_DGAM_RAMA_START_CNTL_G[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_START_CNTL_R", REG_MMIO, 0x0efd, 2, &mmCM2_CM_DGAM_RAMA_START_CNTL_R[0], sizeof(mmCM2_CM_DGAM_RAMA_START_CNTL_R)/sizeof(mmCM2_CM_DGAM_RAMA_START_CNTL_R[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_B", REG_MMIO, 0x0efe, 2, &mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_B[0], sizeof(mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_B)/sizeof(mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_G", REG_MMIO, 0x0eff, 2, &mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_G[0], sizeof(mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_G)/sizeof(mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_R", REG_MMIO, 0x0f00, 2, &mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_R[0], sizeof(mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_R)/sizeof(mmCM2_CM_DGAM_RAMA_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_END_CNTL1_B", REG_MMIO, 0x0f01, 2, &mmCM2_CM_DGAM_RAMA_END_CNTL1_B[0], sizeof(mmCM2_CM_DGAM_RAMA_END_CNTL1_B)/sizeof(mmCM2_CM_DGAM_RAMA_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_END_CNTL2_B", REG_MMIO, 0x0f02, 2, &mmCM2_CM_DGAM_RAMA_END_CNTL2_B[0], sizeof(mmCM2_CM_DGAM_RAMA_END_CNTL2_B)/sizeof(mmCM2_CM_DGAM_RAMA_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_END_CNTL1_G", REG_MMIO, 0x0f03, 2, &mmCM2_CM_DGAM_RAMA_END_CNTL1_G[0], sizeof(mmCM2_CM_DGAM_RAMA_END_CNTL1_G)/sizeof(mmCM2_CM_DGAM_RAMA_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_END_CNTL2_G", REG_MMIO, 0x0f04, 2, &mmCM2_CM_DGAM_RAMA_END_CNTL2_G[0], sizeof(mmCM2_CM_DGAM_RAMA_END_CNTL2_G)/sizeof(mmCM2_CM_DGAM_RAMA_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_END_CNTL1_R", REG_MMIO, 0x0f05, 2, &mmCM2_CM_DGAM_RAMA_END_CNTL1_R[0], sizeof(mmCM2_CM_DGAM_RAMA_END_CNTL1_R)/sizeof(mmCM2_CM_DGAM_RAMA_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_END_CNTL2_R", REG_MMIO, 0x0f06, 2, &mmCM2_CM_DGAM_RAMA_END_CNTL2_R[0], sizeof(mmCM2_CM_DGAM_RAMA_END_CNTL2_R)/sizeof(mmCM2_CM_DGAM_RAMA_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_REGION_0_1", REG_MMIO, 0x0f07, 2, &mmCM2_CM_DGAM_RAMA_REGION_0_1[0], sizeof(mmCM2_CM_DGAM_RAMA_REGION_0_1)/sizeof(mmCM2_CM_DGAM_RAMA_REGION_0_1[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_REGION_2_3", REG_MMIO, 0x0f08, 2, &mmCM2_CM_DGAM_RAMA_REGION_2_3[0], sizeof(mmCM2_CM_DGAM_RAMA_REGION_2_3)/sizeof(mmCM2_CM_DGAM_RAMA_REGION_2_3[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_REGION_4_5", REG_MMIO, 0x0f09, 2, &mmCM2_CM_DGAM_RAMA_REGION_4_5[0], sizeof(mmCM2_CM_DGAM_RAMA_REGION_4_5)/sizeof(mmCM2_CM_DGAM_RAMA_REGION_4_5[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_REGION_6_7", REG_MMIO, 0x0f0a, 2, &mmCM2_CM_DGAM_RAMA_REGION_6_7[0], sizeof(mmCM2_CM_DGAM_RAMA_REGION_6_7)/sizeof(mmCM2_CM_DGAM_RAMA_REGION_6_7[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_REGION_8_9", REG_MMIO, 0x0f0b, 2, &mmCM2_CM_DGAM_RAMA_REGION_8_9[0], sizeof(mmCM2_CM_DGAM_RAMA_REGION_8_9)/sizeof(mmCM2_CM_DGAM_RAMA_REGION_8_9[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_REGION_10_11", REG_MMIO, 0x0f0c, 2, &mmCM2_CM_DGAM_RAMA_REGION_10_11[0], sizeof(mmCM2_CM_DGAM_RAMA_REGION_10_11)/sizeof(mmCM2_CM_DGAM_RAMA_REGION_10_11[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_REGION_12_13", REG_MMIO, 0x0f0d, 2, &mmCM2_CM_DGAM_RAMA_REGION_12_13[0], sizeof(mmCM2_CM_DGAM_RAMA_REGION_12_13)/sizeof(mmCM2_CM_DGAM_RAMA_REGION_12_13[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMA_REGION_14_15", REG_MMIO, 0x0f0e, 2, &mmCM2_CM_DGAM_RAMA_REGION_14_15[0], sizeof(mmCM2_CM_DGAM_RAMA_REGION_14_15)/sizeof(mmCM2_CM_DGAM_RAMA_REGION_14_15[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_START_CNTL_B", REG_MMIO, 0x0f0f, 2, &mmCM2_CM_DGAM_RAMB_START_CNTL_B[0], sizeof(mmCM2_CM_DGAM_RAMB_START_CNTL_B)/sizeof(mmCM2_CM_DGAM_RAMB_START_CNTL_B[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_START_CNTL_G", REG_MMIO, 0x0f10, 2, &mmCM2_CM_DGAM_RAMB_START_CNTL_G[0], sizeof(mmCM2_CM_DGAM_RAMB_START_CNTL_G)/sizeof(mmCM2_CM_DGAM_RAMB_START_CNTL_G[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_START_CNTL_R", REG_MMIO, 0x0f11, 2, &mmCM2_CM_DGAM_RAMB_START_CNTL_R[0], sizeof(mmCM2_CM_DGAM_RAMB_START_CNTL_R)/sizeof(mmCM2_CM_DGAM_RAMB_START_CNTL_R[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_B", REG_MMIO, 0x0f12, 2, &mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_B[0], sizeof(mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_B)/sizeof(mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_G", REG_MMIO, 0x0f13, 2, &mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_G[0], sizeof(mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_G)/sizeof(mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_R", REG_MMIO, 0x0f14, 2, &mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_R[0], sizeof(mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_R)/sizeof(mmCM2_CM_DGAM_RAMB_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_END_CNTL1_B", REG_MMIO, 0x0f15, 2, &mmCM2_CM_DGAM_RAMB_END_CNTL1_B[0], sizeof(mmCM2_CM_DGAM_RAMB_END_CNTL1_B)/sizeof(mmCM2_CM_DGAM_RAMB_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_END_CNTL2_B", REG_MMIO, 0x0f16, 2, &mmCM2_CM_DGAM_RAMB_END_CNTL2_B[0], sizeof(mmCM2_CM_DGAM_RAMB_END_CNTL2_B)/sizeof(mmCM2_CM_DGAM_RAMB_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_END_CNTL1_G", REG_MMIO, 0x0f17, 2, &mmCM2_CM_DGAM_RAMB_END_CNTL1_G[0], sizeof(mmCM2_CM_DGAM_RAMB_END_CNTL1_G)/sizeof(mmCM2_CM_DGAM_RAMB_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_END_CNTL2_G", REG_MMIO, 0x0f18, 2, &mmCM2_CM_DGAM_RAMB_END_CNTL2_G[0], sizeof(mmCM2_CM_DGAM_RAMB_END_CNTL2_G)/sizeof(mmCM2_CM_DGAM_RAMB_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_END_CNTL1_R", REG_MMIO, 0x0f19, 2, &mmCM2_CM_DGAM_RAMB_END_CNTL1_R[0], sizeof(mmCM2_CM_DGAM_RAMB_END_CNTL1_R)/sizeof(mmCM2_CM_DGAM_RAMB_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_END_CNTL2_R", REG_MMIO, 0x0f1a, 2, &mmCM2_CM_DGAM_RAMB_END_CNTL2_R[0], sizeof(mmCM2_CM_DGAM_RAMB_END_CNTL2_R)/sizeof(mmCM2_CM_DGAM_RAMB_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_REGION_0_1", REG_MMIO, 0x0f1b, 2, &mmCM2_CM_DGAM_RAMB_REGION_0_1[0], sizeof(mmCM2_CM_DGAM_RAMB_REGION_0_1)/sizeof(mmCM2_CM_DGAM_RAMB_REGION_0_1[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_REGION_2_3", REG_MMIO, 0x0f1c, 2, &mmCM2_CM_DGAM_RAMB_REGION_2_3[0], sizeof(mmCM2_CM_DGAM_RAMB_REGION_2_3)/sizeof(mmCM2_CM_DGAM_RAMB_REGION_2_3[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_REGION_4_5", REG_MMIO, 0x0f1d, 2, &mmCM2_CM_DGAM_RAMB_REGION_4_5[0], sizeof(mmCM2_CM_DGAM_RAMB_REGION_4_5)/sizeof(mmCM2_CM_DGAM_RAMB_REGION_4_5[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_REGION_6_7", REG_MMIO, 0x0f1e, 2, &mmCM2_CM_DGAM_RAMB_REGION_6_7[0], sizeof(mmCM2_CM_DGAM_RAMB_REGION_6_7)/sizeof(mmCM2_CM_DGAM_RAMB_REGION_6_7[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_REGION_8_9", REG_MMIO, 0x0f1f, 2, &mmCM2_CM_DGAM_RAMB_REGION_8_9[0], sizeof(mmCM2_CM_DGAM_RAMB_REGION_8_9)/sizeof(mmCM2_CM_DGAM_RAMB_REGION_8_9[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_REGION_10_11", REG_MMIO, 0x0f20, 2, &mmCM2_CM_DGAM_RAMB_REGION_10_11[0], sizeof(mmCM2_CM_DGAM_RAMB_REGION_10_11)/sizeof(mmCM2_CM_DGAM_RAMB_REGION_10_11[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_REGION_12_13", REG_MMIO, 0x0f21, 2, &mmCM2_CM_DGAM_RAMB_REGION_12_13[0], sizeof(mmCM2_CM_DGAM_RAMB_REGION_12_13)/sizeof(mmCM2_CM_DGAM_RAMB_REGION_12_13[0]), 0, 0 },
	{ "mmCM2_CM_DGAM_RAMB_REGION_14_15", REG_MMIO, 0x0f22, 2, &mmCM2_CM_DGAM_RAMB_REGION_14_15[0], sizeof(mmCM2_CM_DGAM_RAMB_REGION_14_15)/sizeof(mmCM2_CM_DGAM_RAMB_REGION_14_15[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_CONTROL", REG_MMIO, 0x0f23, 2, &mmCM2_CM_RGAM_CONTROL[0], sizeof(mmCM2_CM_RGAM_CONTROL)/sizeof(mmCM2_CM_RGAM_CONTROL[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_LUT_INDEX", REG_MMIO, 0x0f24, 2, &mmCM2_CM_RGAM_LUT_INDEX[0], sizeof(mmCM2_CM_RGAM_LUT_INDEX)/sizeof(mmCM2_CM_RGAM_LUT_INDEX[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_LUT_DATA", REG_MMIO, 0x0f25, 2, &mmCM2_CM_RGAM_LUT_DATA[0], sizeof(mmCM2_CM_RGAM_LUT_DATA)/sizeof(mmCM2_CM_RGAM_LUT_DATA[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_LUT_WRITE_EN_MASK", REG_MMIO, 0x0f26, 2, &mmCM2_CM_RGAM_LUT_WRITE_EN_MASK[0], sizeof(mmCM2_CM_RGAM_LUT_WRITE_EN_MASK)/sizeof(mmCM2_CM_RGAM_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_START_CNTL_B", REG_MMIO, 0x0f27, 2, &mmCM2_CM_RGAM_RAMA_START_CNTL_B[0], sizeof(mmCM2_CM_RGAM_RAMA_START_CNTL_B)/sizeof(mmCM2_CM_RGAM_RAMA_START_CNTL_B[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_START_CNTL_G", REG_MMIO, 0x0f28, 2, &mmCM2_CM_RGAM_RAMA_START_CNTL_G[0], sizeof(mmCM2_CM_RGAM_RAMA_START_CNTL_G)/sizeof(mmCM2_CM_RGAM_RAMA_START_CNTL_G[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_START_CNTL_R", REG_MMIO, 0x0f29, 2, &mmCM2_CM_RGAM_RAMA_START_CNTL_R[0], sizeof(mmCM2_CM_RGAM_RAMA_START_CNTL_R)/sizeof(mmCM2_CM_RGAM_RAMA_START_CNTL_R[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_B", REG_MMIO, 0x0f2a, 2, &mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_B[0], sizeof(mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_B)/sizeof(mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_G", REG_MMIO, 0x0f2b, 2, &mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_G[0], sizeof(mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_G)/sizeof(mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_R", REG_MMIO, 0x0f2c, 2, &mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_R[0], sizeof(mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_R)/sizeof(mmCM2_CM_RGAM_RAMA_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_END_CNTL1_B", REG_MMIO, 0x0f2d, 2, &mmCM2_CM_RGAM_RAMA_END_CNTL1_B[0], sizeof(mmCM2_CM_RGAM_RAMA_END_CNTL1_B)/sizeof(mmCM2_CM_RGAM_RAMA_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_END_CNTL2_B", REG_MMIO, 0x0f2e, 2, &mmCM2_CM_RGAM_RAMA_END_CNTL2_B[0], sizeof(mmCM2_CM_RGAM_RAMA_END_CNTL2_B)/sizeof(mmCM2_CM_RGAM_RAMA_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_END_CNTL1_G", REG_MMIO, 0x0f2f, 2, &mmCM2_CM_RGAM_RAMA_END_CNTL1_G[0], sizeof(mmCM2_CM_RGAM_RAMA_END_CNTL1_G)/sizeof(mmCM2_CM_RGAM_RAMA_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_END_CNTL2_G", REG_MMIO, 0x0f30, 2, &mmCM2_CM_RGAM_RAMA_END_CNTL2_G[0], sizeof(mmCM2_CM_RGAM_RAMA_END_CNTL2_G)/sizeof(mmCM2_CM_RGAM_RAMA_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_END_CNTL1_R", REG_MMIO, 0x0f31, 2, &mmCM2_CM_RGAM_RAMA_END_CNTL1_R[0], sizeof(mmCM2_CM_RGAM_RAMA_END_CNTL1_R)/sizeof(mmCM2_CM_RGAM_RAMA_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_END_CNTL2_R", REG_MMIO, 0x0f32, 2, &mmCM2_CM_RGAM_RAMA_END_CNTL2_R[0], sizeof(mmCM2_CM_RGAM_RAMA_END_CNTL2_R)/sizeof(mmCM2_CM_RGAM_RAMA_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_0_1", REG_MMIO, 0x0f33, 2, &mmCM2_CM_RGAM_RAMA_REGION_0_1[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_0_1)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_0_1[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_2_3", REG_MMIO, 0x0f34, 2, &mmCM2_CM_RGAM_RAMA_REGION_2_3[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_2_3)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_2_3[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_4_5", REG_MMIO, 0x0f35, 2, &mmCM2_CM_RGAM_RAMA_REGION_4_5[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_4_5)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_4_5[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_6_7", REG_MMIO, 0x0f36, 2, &mmCM2_CM_RGAM_RAMA_REGION_6_7[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_6_7)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_6_7[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_8_9", REG_MMIO, 0x0f37, 2, &mmCM2_CM_RGAM_RAMA_REGION_8_9[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_8_9)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_8_9[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_10_11", REG_MMIO, 0x0f38, 2, &mmCM2_CM_RGAM_RAMA_REGION_10_11[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_10_11)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_10_11[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_12_13", REG_MMIO, 0x0f39, 2, &mmCM2_CM_RGAM_RAMA_REGION_12_13[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_12_13)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_12_13[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_14_15", REG_MMIO, 0x0f3a, 2, &mmCM2_CM_RGAM_RAMA_REGION_14_15[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_14_15)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_14_15[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_16_17", REG_MMIO, 0x0f3b, 2, &mmCM2_CM_RGAM_RAMA_REGION_16_17[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_16_17)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_16_17[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_18_19", REG_MMIO, 0x0f3c, 2, &mmCM2_CM_RGAM_RAMA_REGION_18_19[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_18_19)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_18_19[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_20_21", REG_MMIO, 0x0f3d, 2, &mmCM2_CM_RGAM_RAMA_REGION_20_21[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_20_21)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_20_21[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_22_23", REG_MMIO, 0x0f3e, 2, &mmCM2_CM_RGAM_RAMA_REGION_22_23[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_22_23)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_22_23[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_24_25", REG_MMIO, 0x0f3f, 2, &mmCM2_CM_RGAM_RAMA_REGION_24_25[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_24_25)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_24_25[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_26_27", REG_MMIO, 0x0f40, 2, &mmCM2_CM_RGAM_RAMA_REGION_26_27[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_26_27)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_26_27[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_28_29", REG_MMIO, 0x0f41, 2, &mmCM2_CM_RGAM_RAMA_REGION_28_29[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_28_29)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_28_29[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_30_31", REG_MMIO, 0x0f42, 2, &mmCM2_CM_RGAM_RAMA_REGION_30_31[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_30_31)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_30_31[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMA_REGION_32_33", REG_MMIO, 0x0f43, 2, &mmCM2_CM_RGAM_RAMA_REGION_32_33[0], sizeof(mmCM2_CM_RGAM_RAMA_REGION_32_33)/sizeof(mmCM2_CM_RGAM_RAMA_REGION_32_33[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_START_CNTL_B", REG_MMIO, 0x0f44, 2, &mmCM2_CM_RGAM_RAMB_START_CNTL_B[0], sizeof(mmCM2_CM_RGAM_RAMB_START_CNTL_B)/sizeof(mmCM2_CM_RGAM_RAMB_START_CNTL_B[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_START_CNTL_G", REG_MMIO, 0x0f45, 2, &mmCM2_CM_RGAM_RAMB_START_CNTL_G[0], sizeof(mmCM2_CM_RGAM_RAMB_START_CNTL_G)/sizeof(mmCM2_CM_RGAM_RAMB_START_CNTL_G[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_START_CNTL_R", REG_MMIO, 0x0f46, 2, &mmCM2_CM_RGAM_RAMB_START_CNTL_R[0], sizeof(mmCM2_CM_RGAM_RAMB_START_CNTL_R)/sizeof(mmCM2_CM_RGAM_RAMB_START_CNTL_R[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_B", REG_MMIO, 0x0f47, 2, &mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_B[0], sizeof(mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_B)/sizeof(mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_G", REG_MMIO, 0x0f48, 2, &mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_G[0], sizeof(mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_G)/sizeof(mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_R", REG_MMIO, 0x0f49, 2, &mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_R[0], sizeof(mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_R)/sizeof(mmCM2_CM_RGAM_RAMB_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_END_CNTL1_B", REG_MMIO, 0x0f4a, 2, &mmCM2_CM_RGAM_RAMB_END_CNTL1_B[0], sizeof(mmCM2_CM_RGAM_RAMB_END_CNTL1_B)/sizeof(mmCM2_CM_RGAM_RAMB_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_END_CNTL2_B", REG_MMIO, 0x0f4b, 2, &mmCM2_CM_RGAM_RAMB_END_CNTL2_B[0], sizeof(mmCM2_CM_RGAM_RAMB_END_CNTL2_B)/sizeof(mmCM2_CM_RGAM_RAMB_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_END_CNTL1_G", REG_MMIO, 0x0f4c, 2, &mmCM2_CM_RGAM_RAMB_END_CNTL1_G[0], sizeof(mmCM2_CM_RGAM_RAMB_END_CNTL1_G)/sizeof(mmCM2_CM_RGAM_RAMB_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_END_CNTL2_G", REG_MMIO, 0x0f4d, 2, &mmCM2_CM_RGAM_RAMB_END_CNTL2_G[0], sizeof(mmCM2_CM_RGAM_RAMB_END_CNTL2_G)/sizeof(mmCM2_CM_RGAM_RAMB_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_END_CNTL1_R", REG_MMIO, 0x0f4e, 2, &mmCM2_CM_RGAM_RAMB_END_CNTL1_R[0], sizeof(mmCM2_CM_RGAM_RAMB_END_CNTL1_R)/sizeof(mmCM2_CM_RGAM_RAMB_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_END_CNTL2_R", REG_MMIO, 0x0f4f, 2, &mmCM2_CM_RGAM_RAMB_END_CNTL2_R[0], sizeof(mmCM2_CM_RGAM_RAMB_END_CNTL2_R)/sizeof(mmCM2_CM_RGAM_RAMB_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_0_1", REG_MMIO, 0x0f50, 2, &mmCM2_CM_RGAM_RAMB_REGION_0_1[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_0_1)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_0_1[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_2_3", REG_MMIO, 0x0f51, 2, &mmCM2_CM_RGAM_RAMB_REGION_2_3[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_2_3)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_2_3[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_4_5", REG_MMIO, 0x0f52, 2, &mmCM2_CM_RGAM_RAMB_REGION_4_5[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_4_5)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_4_5[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_6_7", REG_MMIO, 0x0f53, 2, &mmCM2_CM_RGAM_RAMB_REGION_6_7[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_6_7)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_6_7[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_8_9", REG_MMIO, 0x0f54, 2, &mmCM2_CM_RGAM_RAMB_REGION_8_9[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_8_9)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_8_9[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_10_11", REG_MMIO, 0x0f55, 2, &mmCM2_CM_RGAM_RAMB_REGION_10_11[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_10_11)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_10_11[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_12_13", REG_MMIO, 0x0f56, 2, &mmCM2_CM_RGAM_RAMB_REGION_12_13[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_12_13)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_12_13[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_14_15", REG_MMIO, 0x0f57, 2, &mmCM2_CM_RGAM_RAMB_REGION_14_15[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_14_15)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_14_15[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_16_17", REG_MMIO, 0x0f58, 2, &mmCM2_CM_RGAM_RAMB_REGION_16_17[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_16_17)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_16_17[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_18_19", REG_MMIO, 0x0f59, 2, &mmCM2_CM_RGAM_RAMB_REGION_18_19[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_18_19)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_18_19[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_20_21", REG_MMIO, 0x0f5a, 2, &mmCM2_CM_RGAM_RAMB_REGION_20_21[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_20_21)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_20_21[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_22_23", REG_MMIO, 0x0f5b, 2, &mmCM2_CM_RGAM_RAMB_REGION_22_23[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_22_23)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_22_23[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_24_25", REG_MMIO, 0x0f5c, 2, &mmCM2_CM_RGAM_RAMB_REGION_24_25[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_24_25)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_24_25[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_26_27", REG_MMIO, 0x0f5d, 2, &mmCM2_CM_RGAM_RAMB_REGION_26_27[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_26_27)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_26_27[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_28_29", REG_MMIO, 0x0f5e, 2, &mmCM2_CM_RGAM_RAMB_REGION_28_29[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_28_29)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_28_29[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_30_31", REG_MMIO, 0x0f5f, 2, &mmCM2_CM_RGAM_RAMB_REGION_30_31[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_30_31)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_30_31[0]), 0, 0 },
	{ "mmCM2_CM_RGAM_RAMB_REGION_32_33", REG_MMIO, 0x0f60, 2, &mmCM2_CM_RGAM_RAMB_REGION_32_33[0], sizeof(mmCM2_CM_RGAM_RAMB_REGION_32_33)/sizeof(mmCM2_CM_RGAM_RAMB_REGION_32_33[0]), 0, 0 },
	{ "mmCM2_CM_HDR_MULT_COEF", REG_MMIO, 0x0f61, 2, &mmCM2_CM_HDR_MULT_COEF[0], sizeof(mmCM2_CM_HDR_MULT_COEF)/sizeof(mmCM2_CM_HDR_MULT_COEF[0]), 0, 0 },
	{ "mmCM2_CM_RANGE_CLAMP_CONTROL_R", REG_MMIO, 0x0f62, 2, &mmCM2_CM_RANGE_CLAMP_CONTROL_R[0], sizeof(mmCM2_CM_RANGE_CLAMP_CONTROL_R)/sizeof(mmCM2_CM_RANGE_CLAMP_CONTROL_R[0]), 0, 0 },
	{ "mmCM2_CM_RANGE_CLAMP_CONTROL_G", REG_MMIO, 0x0f63, 2, &mmCM2_CM_RANGE_CLAMP_CONTROL_G[0], sizeof(mmCM2_CM_RANGE_CLAMP_CONTROL_G)/sizeof(mmCM2_CM_RANGE_CLAMP_CONTROL_G[0]), 0, 0 },
	{ "mmCM2_CM_RANGE_CLAMP_CONTROL_B", REG_MMIO, 0x0f64, 2, &mmCM2_CM_RANGE_CLAMP_CONTROL_B[0], sizeof(mmCM2_CM_RANGE_CLAMP_CONTROL_B)/sizeof(mmCM2_CM_RANGE_CLAMP_CONTROL_B[0]), 0, 0 },
	{ "mmCM2_CM_DENORM_CONTROL", REG_MMIO, 0x0f65, 2, &mmCM2_CM_DENORM_CONTROL[0], sizeof(mmCM2_CM_DENORM_CONTROL)/sizeof(mmCM2_CM_DENORM_CONTROL[0]), 0, 0 },
	{ "mmCM2_CM_CMOUT_CONTROL", REG_MMIO, 0x0f66, 2, &mmCM2_CM_CMOUT_CONTROL[0], sizeof(mmCM2_CM_CMOUT_CONTROL)/sizeof(mmCM2_CM_CMOUT_CONTROL[0]), 0, 0 },
	{ "mmCM2_CM_CMOUT_RANDOM_SEEDS", REG_MMIO, 0x0f67, 2, &mmCM2_CM_CMOUT_RANDOM_SEEDS[0], sizeof(mmCM2_CM_CMOUT_RANDOM_SEEDS)/sizeof(mmCM2_CM_CMOUT_RANDOM_SEEDS[0]), 0, 0 },
	{ "mmCM2_CM_MEM_PWR_CTRL", REG_MMIO, 0x0f68, 2, &mmCM2_CM_MEM_PWR_CTRL[0], sizeof(mmCM2_CM_MEM_PWR_CTRL)/sizeof(mmCM2_CM_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmCM2_CM_MEM_PWR_STATUS", REG_MMIO, 0x0f69, 2, &mmCM2_CM_MEM_PWR_STATUS[0], sizeof(mmCM2_CM_MEM_PWR_STATUS)/sizeof(mmCM2_CM_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmCM2_CM_TEST_DEBUG_INDEX", REG_MMIO, 0x0f6b, 2, NULL, 0, 0, 0 },
	{ "mmCM2_CM_TEST_DEBUG_DATA", REG_MMIO, 0x0f6c, 2, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON14_PERFCOUNTER_CNTL", REG_MMIO, 0x0f82, 2, &mmDC_PERFMON14_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON14_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON14_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON14_PERFCOUNTER_CNTL2", REG_MMIO, 0x0f83, 2, &mmDC_PERFMON14_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON14_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON14_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON14_PERFCOUNTER_STATE", REG_MMIO, 0x0f84, 2, &mmDC_PERFMON14_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON14_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON14_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON14_PERFMON_CNTL", REG_MMIO, 0x0f85, 2, &mmDC_PERFMON14_PERFMON_CNTL[0], sizeof(mmDC_PERFMON14_PERFMON_CNTL)/sizeof(mmDC_PERFMON14_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON14_PERFMON_CNTL2", REG_MMIO, 0x0f86, 2, &mmDC_PERFMON14_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON14_PERFMON_CNTL2)/sizeof(mmDC_PERFMON14_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON14_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x0f87, 2, &mmDC_PERFMON14_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON14_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON14_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON14_PERFMON_CVALUE_LOW", REG_MMIO, 0x0f88, 2, &mmDC_PERFMON14_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON14_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON14_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON14_PERFMON_HI", REG_MMIO, 0x0f89, 2, &mmDC_PERFMON14_PERFMON_HI[0], sizeof(mmDC_PERFMON14_PERFMON_HI)/sizeof(mmDC_PERFMON14_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON14_PERFMON_LOW", REG_MMIO, 0x0f8a, 2, &mmDC_PERFMON14_PERFMON_LOW[0], sizeof(mmDC_PERFMON14_PERFMON_LOW)/sizeof(mmDC_PERFMON14_PERFMON_LOW[0]), 0, 0 },
	{ "mmDPP_TOP3_DPP_CONTROL", REG_MMIO, 0x0f8e, 2, &mmDPP_TOP3_DPP_CONTROL[0], sizeof(mmDPP_TOP3_DPP_CONTROL)/sizeof(mmDPP_TOP3_DPP_CONTROL[0]), 0, 0 },
	{ "mmDPP_TOP3_DPP_SOFT_RESET", REG_MMIO, 0x0f8f, 2, &mmDPP_TOP3_DPP_SOFT_RESET[0], sizeof(mmDPP_TOP3_DPP_SOFT_RESET)/sizeof(mmDPP_TOP3_DPP_SOFT_RESET[0]), 0, 0 },
	{ "mmDPP_TOP3_DPP_CRC_VAL_R_G", REG_MMIO, 0x0f90, 2, &mmDPP_TOP3_DPP_CRC_VAL_R_G[0], sizeof(mmDPP_TOP3_DPP_CRC_VAL_R_G)/sizeof(mmDPP_TOP3_DPP_CRC_VAL_R_G[0]), 0, 0 },
	{ "mmDPP_TOP3_DPP_CRC_VAL_B_A", REG_MMIO, 0x0f91, 2, &mmDPP_TOP3_DPP_CRC_VAL_B_A[0], sizeof(mmDPP_TOP3_DPP_CRC_VAL_B_A)/sizeof(mmDPP_TOP3_DPP_CRC_VAL_B_A[0]), 0, 0 },
	{ "mmDPP_TOP3_DPP_CRC_CTRL", REG_MMIO, 0x0f92, 2, &mmDPP_TOP3_DPP_CRC_CTRL[0], sizeof(mmDPP_TOP3_DPP_CRC_CTRL)/sizeof(mmDPP_TOP3_DPP_CRC_CTRL[0]), 0, 0 },
	{ "mmDPP_TOP3_HOST_READ_CONTROL", REG_MMIO, 0x0f93, 2, &mmDPP_TOP3_HOST_READ_CONTROL[0], sizeof(mmDPP_TOP3_HOST_READ_CONTROL)/sizeof(mmDPP_TOP3_HOST_READ_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG3_CNVC_SURFACE_PIXEL_FORMAT", REG_MMIO, 0x0f98, 2, &mmCNVC_CFG3_CNVC_SURFACE_PIXEL_FORMAT[0], sizeof(mmCNVC_CFG3_CNVC_SURFACE_PIXEL_FORMAT)/sizeof(mmCNVC_CFG3_CNVC_SURFACE_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmCNVC_CFG3_FORMAT_CONTROL", REG_MMIO, 0x0f99, 2, &mmCNVC_CFG3_FORMAT_CONTROL[0], sizeof(mmCNVC_CFG3_FORMAT_CONTROL)/sizeof(mmCNVC_CFG3_FORMAT_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG3_FCNV_FP_SCALE_BIAS", REG_MMIO, 0x0f9a, 2, &mmCNVC_CFG3_FCNV_FP_SCALE_BIAS[0], sizeof(mmCNVC_CFG3_FCNV_FP_SCALE_BIAS)/sizeof(mmCNVC_CFG3_FCNV_FP_SCALE_BIAS[0]), 0, 0 },
	{ "mmCNVC_CFG3_DENORM_CONTROL", REG_MMIO, 0x0f9b, 2, &mmCNVC_CFG3_DENORM_CONTROL[0], sizeof(mmCNVC_CFG3_DENORM_CONTROL)/sizeof(mmCNVC_CFG3_DENORM_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG3_COLOR_KEYER_CONTROL", REG_MMIO, 0x0f9d, 2, &mmCNVC_CFG3_COLOR_KEYER_CONTROL[0], sizeof(mmCNVC_CFG3_COLOR_KEYER_CONTROL)/sizeof(mmCNVC_CFG3_COLOR_KEYER_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CFG3_COLOR_KEYER_ALPHA", REG_MMIO, 0x0f9e, 2, &mmCNVC_CFG3_COLOR_KEYER_ALPHA[0], sizeof(mmCNVC_CFG3_COLOR_KEYER_ALPHA)/sizeof(mmCNVC_CFG3_COLOR_KEYER_ALPHA[0]), 0, 0 },
	{ "mmCNVC_CFG3_COLOR_KEYER_RED", REG_MMIO, 0x0f9f, 2, &mmCNVC_CFG3_COLOR_KEYER_RED[0], sizeof(mmCNVC_CFG3_COLOR_KEYER_RED)/sizeof(mmCNVC_CFG3_COLOR_KEYER_RED[0]), 0, 0 },
	{ "mmCNVC_CFG3_COLOR_KEYER_GREEN", REG_MMIO, 0x0fa0, 2, &mmCNVC_CFG3_COLOR_KEYER_GREEN[0], sizeof(mmCNVC_CFG3_COLOR_KEYER_GREEN)/sizeof(mmCNVC_CFG3_COLOR_KEYER_GREEN[0]), 0, 0 },
	{ "mmCNVC_CFG3_COLOR_KEYER_BLUE", REG_MMIO, 0x0fa1, 2, &mmCNVC_CFG3_COLOR_KEYER_BLUE[0], sizeof(mmCNVC_CFG3_COLOR_KEYER_BLUE)/sizeof(mmCNVC_CFG3_COLOR_KEYER_BLUE[0]), 0, 0 },
	{ "mmCNVC_CUR3_CURSOR0_CONTROL", REG_MMIO, 0x0fa9, 2, &mmCNVC_CUR3_CURSOR0_CONTROL[0], sizeof(mmCNVC_CUR3_CURSOR0_CONTROL)/sizeof(mmCNVC_CUR3_CURSOR0_CONTROL[0]), 0, 0 },
	{ "mmCNVC_CUR3_CURSOR0_COLOR0", REG_MMIO, 0x0faa, 2, &mmCNVC_CUR3_CURSOR0_COLOR0[0], sizeof(mmCNVC_CUR3_CURSOR0_COLOR0)/sizeof(mmCNVC_CUR3_CURSOR0_COLOR0[0]), 0, 0 },
	{ "mmCNVC_CUR3_CURSOR0_COLOR1", REG_MMIO, 0x0fab, 2, &mmCNVC_CUR3_CURSOR0_COLOR1[0], sizeof(mmCNVC_CUR3_CURSOR0_COLOR1)/sizeof(mmCNVC_CUR3_CURSOR0_COLOR1[0]), 0, 0 },
	{ "mmCNVC_CUR3_CURSOR0_FP_SCALE_BIAS", REG_MMIO, 0x0fac, 2, &mmCNVC_CUR3_CURSOR0_FP_SCALE_BIAS[0], sizeof(mmCNVC_CUR3_CURSOR0_FP_SCALE_BIAS)/sizeof(mmCNVC_CUR3_CURSOR0_FP_SCALE_BIAS[0]), 0, 0 },
	{ "mmDSCL3_SCL_COEF_RAM_TAP_SELECT", REG_MMIO, 0x0fb3, 2, &mmDSCL3_SCL_COEF_RAM_TAP_SELECT[0], sizeof(mmDSCL3_SCL_COEF_RAM_TAP_SELECT)/sizeof(mmDSCL3_SCL_COEF_RAM_TAP_SELECT[0]), 0, 0 },
	{ "mmDSCL3_SCL_COEF_RAM_TAP_DATA", REG_MMIO, 0x0fb4, 2, &mmDSCL3_SCL_COEF_RAM_TAP_DATA[0], sizeof(mmDSCL3_SCL_COEF_RAM_TAP_DATA)/sizeof(mmDSCL3_SCL_COEF_RAM_TAP_DATA[0]), 0, 0 },
	{ "mmDSCL3_SCL_MODE", REG_MMIO, 0x0fb5, 2, &mmDSCL3_SCL_MODE[0], sizeof(mmDSCL3_SCL_MODE)/sizeof(mmDSCL3_SCL_MODE[0]), 0, 0 },
	{ "mmDSCL3_SCL_TAP_CONTROL", REG_MMIO, 0x0fb6, 2, &mmDSCL3_SCL_TAP_CONTROL[0], sizeof(mmDSCL3_SCL_TAP_CONTROL)/sizeof(mmDSCL3_SCL_TAP_CONTROL[0]), 0, 0 },
	{ "mmDSCL3_DSCL_CONTROL", REG_MMIO, 0x0fb7, 2, &mmDSCL3_DSCL_CONTROL[0], sizeof(mmDSCL3_DSCL_CONTROL)/sizeof(mmDSCL3_DSCL_CONTROL[0]), 0, 0 },
	{ "mmDSCL3_DSCL_2TAP_CONTROL", REG_MMIO, 0x0fb8, 2, &mmDSCL3_DSCL_2TAP_CONTROL[0], sizeof(mmDSCL3_DSCL_2TAP_CONTROL)/sizeof(mmDSCL3_DSCL_2TAP_CONTROL[0]), 0, 0 },
	{ "mmDSCL3_SCL_MANUAL_REPLICATE_CONTROL", REG_MMIO, 0x0fb9, 2, &mmDSCL3_SCL_MANUAL_REPLICATE_CONTROL[0], sizeof(mmDSCL3_SCL_MANUAL_REPLICATE_CONTROL)/sizeof(mmDSCL3_SCL_MANUAL_REPLICATE_CONTROL[0]), 0, 0 },
	{ "mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO", REG_MMIO, 0x0fba, 2, &mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO[0], sizeof(mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO)/sizeof(mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmDSCL3_SCL_HORZ_FILTER_INIT", REG_MMIO, 0x0fbb, 2, &mmDSCL3_SCL_HORZ_FILTER_INIT[0], sizeof(mmDSCL3_SCL_HORZ_FILTER_INIT)/sizeof(mmDSCL3_SCL_HORZ_FILTER_INIT[0]), 0, 0 },
	{ "mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_C", REG_MMIO, 0x0fbc, 2, &mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_C[0], sizeof(mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_C)/sizeof(mmDSCL3_SCL_HORZ_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmDSCL3_SCL_HORZ_FILTER_INIT_C", REG_MMIO, 0x0fbd, 2, &mmDSCL3_SCL_HORZ_FILTER_INIT_C[0], sizeof(mmDSCL3_SCL_HORZ_FILTER_INIT_C)/sizeof(mmDSCL3_SCL_HORZ_FILTER_INIT_C[0]), 0, 0 },
	{ "mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO", REG_MMIO, 0x0fbe, 2, &mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO[0], sizeof(mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO)/sizeof(mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO[0]), 0, 0 },
	{ "mmDSCL3_SCL_VERT_FILTER_INIT", REG_MMIO, 0x0fbf, 2, &mmDSCL3_SCL_VERT_FILTER_INIT[0], sizeof(mmDSCL3_SCL_VERT_FILTER_INIT)/sizeof(mmDSCL3_SCL_VERT_FILTER_INIT[0]), 0, 0 },
	{ "mmDSCL3_SCL_VERT_FILTER_INIT_BOT", REG_MMIO, 0x0fc0, 2, &mmDSCL3_SCL_VERT_FILTER_INIT_BOT[0], sizeof(mmDSCL3_SCL_VERT_FILTER_INIT_BOT)/sizeof(mmDSCL3_SCL_VERT_FILTER_INIT_BOT[0]), 0, 0 },
	{ "mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO_C", REG_MMIO, 0x0fc1, 2, &mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO_C[0], sizeof(mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO_C)/sizeof(mmDSCL3_SCL_VERT_FILTER_SCALE_RATIO_C[0]), 0, 0 },
	{ "mmDSCL3_SCL_VERT_FILTER_INIT_C", REG_MMIO, 0x0fc2, 2, &mmDSCL3_SCL_VERT_FILTER_INIT_C[0], sizeof(mmDSCL3_SCL_VERT_FILTER_INIT_C)/sizeof(mmDSCL3_SCL_VERT_FILTER_INIT_C[0]), 0, 0 },
	{ "mmDSCL3_SCL_VERT_FILTER_INIT_BOT_C", REG_MMIO, 0x0fc3, 2, &mmDSCL3_SCL_VERT_FILTER_INIT_BOT_C[0], sizeof(mmDSCL3_SCL_VERT_FILTER_INIT_BOT_C)/sizeof(mmDSCL3_SCL_VERT_FILTER_INIT_BOT_C[0]), 0, 0 },
	{ "mmDSCL3_SCL_BLACK_OFFSET", REG_MMIO, 0x0fc4, 2, &mmDSCL3_SCL_BLACK_OFFSET[0], sizeof(mmDSCL3_SCL_BLACK_OFFSET)/sizeof(mmDSCL3_SCL_BLACK_OFFSET[0]), 0, 0 },
	{ "mmDSCL3_DSCL_UPDATE", REG_MMIO, 0x0fc5, 2, &mmDSCL3_DSCL_UPDATE[0], sizeof(mmDSCL3_DSCL_UPDATE)/sizeof(mmDSCL3_DSCL_UPDATE[0]), 0, 0 },
	{ "mmDSCL3_DSCL_AUTOCAL", REG_MMIO, 0x0fc6, 2, &mmDSCL3_DSCL_AUTOCAL[0], sizeof(mmDSCL3_DSCL_AUTOCAL)/sizeof(mmDSCL3_DSCL_AUTOCAL[0]), 0, 0 },
	{ "mmDSCL3_DSCL_EXT_OVERSCAN_LEFT_RIGHT", REG_MMIO, 0x0fc7, 2, &mmDSCL3_DSCL_EXT_OVERSCAN_LEFT_RIGHT[0], sizeof(mmDSCL3_DSCL_EXT_OVERSCAN_LEFT_RIGHT)/sizeof(mmDSCL3_DSCL_EXT_OVERSCAN_LEFT_RIGHT[0]), 0, 0 },
	{ "mmDSCL3_DSCL_EXT_OVERSCAN_TOP_BOTTOM", REG_MMIO, 0x0fc8, 2, &mmDSCL3_DSCL_EXT_OVERSCAN_TOP_BOTTOM[0], sizeof(mmDSCL3_DSCL_EXT_OVERSCAN_TOP_BOTTOM)/sizeof(mmDSCL3_DSCL_EXT_OVERSCAN_TOP_BOTTOM[0]), 0, 0 },
	{ "mmDSCL3_OTG_H_BLANK", REG_MMIO, 0x0fc9, 2, &mmDSCL3_OTG_H_BLANK[0], sizeof(mmDSCL3_OTG_H_BLANK)/sizeof(mmDSCL3_OTG_H_BLANK[0]), 0, 0 },
	{ "mmDSCL3_OTG_V_BLANK", REG_MMIO, 0x0fca, 2, &mmDSCL3_OTG_V_BLANK[0], sizeof(mmDSCL3_OTG_V_BLANK)/sizeof(mmDSCL3_OTG_V_BLANK[0]), 0, 0 },
	{ "mmDSCL3_RECOUT_START", REG_MMIO, 0x0fcb, 2, &mmDSCL3_RECOUT_START[0], sizeof(mmDSCL3_RECOUT_START)/sizeof(mmDSCL3_RECOUT_START[0]), 0, 0 },
	{ "mmDSCL3_RECOUT_SIZE", REG_MMIO, 0x0fcc, 2, &mmDSCL3_RECOUT_SIZE[0], sizeof(mmDSCL3_RECOUT_SIZE)/sizeof(mmDSCL3_RECOUT_SIZE[0]), 0, 0 },
	{ "mmDSCL3_MPC_SIZE", REG_MMIO, 0x0fcd, 2, &mmDSCL3_MPC_SIZE[0], sizeof(mmDSCL3_MPC_SIZE)/sizeof(mmDSCL3_MPC_SIZE[0]), 0, 0 },
	{ "mmDSCL3_LB_DATA_FORMAT", REG_MMIO, 0x0fce, 2, &mmDSCL3_LB_DATA_FORMAT[0], sizeof(mmDSCL3_LB_DATA_FORMAT)/sizeof(mmDSCL3_LB_DATA_FORMAT[0]), 0, 0 },
	{ "mmDSCL3_LB_MEMORY_CTRL", REG_MMIO, 0x0fcf, 2, &mmDSCL3_LB_MEMORY_CTRL[0], sizeof(mmDSCL3_LB_MEMORY_CTRL)/sizeof(mmDSCL3_LB_MEMORY_CTRL[0]), 0, 0 },
	{ "mmDSCL3_LB_V_COUNTER", REG_MMIO, 0x0fd0, 2, &mmDSCL3_LB_V_COUNTER[0], sizeof(mmDSCL3_LB_V_COUNTER)/sizeof(mmDSCL3_LB_V_COUNTER[0]), 0, 0 },
	{ "mmDSCL3_DSCL_MEM_PWR_CTRL", REG_MMIO, 0x0fd1, 2, &mmDSCL3_DSCL_MEM_PWR_CTRL[0], sizeof(mmDSCL3_DSCL_MEM_PWR_CTRL)/sizeof(mmDSCL3_DSCL_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDSCL3_DSCL_MEM_PWR_STATUS", REG_MMIO, 0x0fd2, 2, &mmDSCL3_DSCL_MEM_PWR_STATUS[0], sizeof(mmDSCL3_DSCL_MEM_PWR_STATUS)/sizeof(mmDSCL3_DSCL_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDSCL3_OBUF_CONTROL", REG_MMIO, 0x0fd3, 2, &mmDSCL3_OBUF_CONTROL[0], sizeof(mmDSCL3_OBUF_CONTROL)/sizeof(mmDSCL3_OBUF_CONTROL[0]), 0, 0 },
	{ "mmDSCL3_OBUF_MEM_PWR_CTRL", REG_MMIO, 0x0fd4, 2, &mmDSCL3_OBUF_MEM_PWR_CTRL[0], sizeof(mmDSCL3_OBUF_MEM_PWR_CTRL)/sizeof(mmDSCL3_OBUF_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmCM3_CM_CONTROL", REG_MMIO, 0x0fe3, 2, &mmCM3_CM_CONTROL[0], sizeof(mmCM3_CM_CONTROL)/sizeof(mmCM3_CM_CONTROL[0]), 0, 0 },
	{ "mmCM3_CM_COMA_C11_C12", REG_MMIO, 0x0fe4, 2, &mmCM3_CM_COMA_C11_C12[0], sizeof(mmCM3_CM_COMA_C11_C12)/sizeof(mmCM3_CM_COMA_C11_C12[0]), 0, 0 },
	{ "mmCM3_CM_COMA_C13_C14", REG_MMIO, 0x0fe5, 2, &mmCM3_CM_COMA_C13_C14[0], sizeof(mmCM3_CM_COMA_C13_C14)/sizeof(mmCM3_CM_COMA_C13_C14[0]), 0, 0 },
	{ "mmCM3_CM_COMA_C21_C22", REG_MMIO, 0x0fe6, 2, &mmCM3_CM_COMA_C21_C22[0], sizeof(mmCM3_CM_COMA_C21_C22)/sizeof(mmCM3_CM_COMA_C21_C22[0]), 0, 0 },
	{ "mmCM3_CM_COMA_C23_C24", REG_MMIO, 0x0fe7, 2, &mmCM3_CM_COMA_C23_C24[0], sizeof(mmCM3_CM_COMA_C23_C24)/sizeof(mmCM3_CM_COMA_C23_C24[0]), 0, 0 },
	{ "mmCM3_CM_COMA_C31_C32", REG_MMIO, 0x0fe8, 2, &mmCM3_CM_COMA_C31_C32[0], sizeof(mmCM3_CM_COMA_C31_C32)/sizeof(mmCM3_CM_COMA_C31_C32[0]), 0, 0 },
	{ "mmCM3_CM_COMA_C33_C34", REG_MMIO, 0x0fe9, 2, &mmCM3_CM_COMA_C33_C34[0], sizeof(mmCM3_CM_COMA_C33_C34)/sizeof(mmCM3_CM_COMA_C33_C34[0]), 0, 0 },
	{ "mmCM3_CM_COMB_C11_C12", REG_MMIO, 0x0fea, 2, &mmCM3_CM_COMB_C11_C12[0], sizeof(mmCM3_CM_COMB_C11_C12)/sizeof(mmCM3_CM_COMB_C11_C12[0]), 0, 0 },
	{ "mmCM3_CM_COMB_C13_C14", REG_MMIO, 0x0feb, 2, &mmCM3_CM_COMB_C13_C14[0], sizeof(mmCM3_CM_COMB_C13_C14)/sizeof(mmCM3_CM_COMB_C13_C14[0]), 0, 0 },
	{ "mmCM3_CM_COMB_C21_C22", REG_MMIO, 0x0fec, 2, &mmCM3_CM_COMB_C21_C22[0], sizeof(mmCM3_CM_COMB_C21_C22)/sizeof(mmCM3_CM_COMB_C21_C22[0]), 0, 0 },
	{ "mmCM3_CM_COMB_C23_C24", REG_MMIO, 0x0fed, 2, &mmCM3_CM_COMB_C23_C24[0], sizeof(mmCM3_CM_COMB_C23_C24)/sizeof(mmCM3_CM_COMB_C23_C24[0]), 0, 0 },
	{ "mmCM3_CM_COMB_C31_C32", REG_MMIO, 0x0fee, 2, &mmCM3_CM_COMB_C31_C32[0], sizeof(mmCM3_CM_COMB_C31_C32)/sizeof(mmCM3_CM_COMB_C31_C32[0]), 0, 0 },
	{ "mmCM3_CM_COMB_C33_C34", REG_MMIO, 0x0fef, 2, &mmCM3_CM_COMB_C33_C34[0], sizeof(mmCM3_CM_COMB_C33_C34)/sizeof(mmCM3_CM_COMB_C33_C34[0]), 0, 0 },
	{ "mmCM3_CM_IGAM_CONTROL", REG_MMIO, 0x0ff0, 2, &mmCM3_CM_IGAM_CONTROL[0], sizeof(mmCM3_CM_IGAM_CONTROL)/sizeof(mmCM3_CM_IGAM_CONTROL[0]), 0, 0 },
	{ "mmCM3_CM_IGAM_LUT_RW_CONTROL", REG_MMIO, 0x0ff1, 2, &mmCM3_CM_IGAM_LUT_RW_CONTROL[0], sizeof(mmCM3_CM_IGAM_LUT_RW_CONTROL)/sizeof(mmCM3_CM_IGAM_LUT_RW_CONTROL[0]), 0, 0 },
	{ "mmCM3_CM_IGAM_LUT_RW_INDEX", REG_MMIO, 0x0ff2, 2, &mmCM3_CM_IGAM_LUT_RW_INDEX[0], sizeof(mmCM3_CM_IGAM_LUT_RW_INDEX)/sizeof(mmCM3_CM_IGAM_LUT_RW_INDEX[0]), 0, 0 },
	{ "mmCM3_CM_IGAM_LUT_SEQ_COLOR", REG_MMIO, 0x0ff3, 2, &mmCM3_CM_IGAM_LUT_SEQ_COLOR[0], sizeof(mmCM3_CM_IGAM_LUT_SEQ_COLOR)/sizeof(mmCM3_CM_IGAM_LUT_SEQ_COLOR[0]), 0, 0 },
	{ "mmCM3_CM_IGAM_LUT_30_COLOR", REG_MMIO, 0x0ff4, 2, &mmCM3_CM_IGAM_LUT_30_COLOR[0], sizeof(mmCM3_CM_IGAM_LUT_30_COLOR)/sizeof(mmCM3_CM_IGAM_LUT_30_COLOR[0]), 0, 0 },
	{ "mmCM3_CM_IGAM_LUT_PWL_DATA", REG_MMIO, 0x0ff5, 2, &mmCM3_CM_IGAM_LUT_PWL_DATA[0], sizeof(mmCM3_CM_IGAM_LUT_PWL_DATA)/sizeof(mmCM3_CM_IGAM_LUT_PWL_DATA[0]), 0, 0 },
	{ "mmCM3_CM_IGAM_LUT_AUTOFILL", REG_MMIO, 0x0ff6, 2, &mmCM3_CM_IGAM_LUT_AUTOFILL[0], sizeof(mmCM3_CM_IGAM_LUT_AUTOFILL)/sizeof(mmCM3_CM_IGAM_LUT_AUTOFILL[0]), 0, 0 },
	{ "mmCM3_CM_IGAM_LUT_BW_OFFSET_BLUE", REG_MMIO, 0x0ff7, 2, &mmCM3_CM_IGAM_LUT_BW_OFFSET_BLUE[0], sizeof(mmCM3_CM_IGAM_LUT_BW_OFFSET_BLUE)/sizeof(mmCM3_CM_IGAM_LUT_BW_OFFSET_BLUE[0]), 0, 0 },
	{ "mmCM3_CM_IGAM_LUT_BW_OFFSET_GREEN", REG_MMIO, 0x0ff8, 2, &mmCM3_CM_IGAM_LUT_BW_OFFSET_GREEN[0], sizeof(mmCM3_CM_IGAM_LUT_BW_OFFSET_GREEN)/sizeof(mmCM3_CM_IGAM_LUT_BW_OFFSET_GREEN[0]), 0, 0 },
	{ "mmCM3_CM_IGAM_LUT_BW_OFFSET_RED", REG_MMIO, 0x0ff9, 2, &mmCM3_CM_IGAM_LUT_BW_OFFSET_RED[0], sizeof(mmCM3_CM_IGAM_LUT_BW_OFFSET_RED)/sizeof(mmCM3_CM_IGAM_LUT_BW_OFFSET_RED[0]), 0, 0 },
	{ "mmCM3_CM_ICSC_CONTROL", REG_MMIO, 0x0ffa, 2, &mmCM3_CM_ICSC_CONTROL[0], sizeof(mmCM3_CM_ICSC_CONTROL)/sizeof(mmCM3_CM_ICSC_CONTROL[0]), 0, 0 },
	{ "mmCM3_CM_ICSC_C11_C12", REG_MMIO, 0x0ffb, 2, &mmCM3_CM_ICSC_C11_C12[0], sizeof(mmCM3_CM_ICSC_C11_C12)/sizeof(mmCM3_CM_ICSC_C11_C12[0]), 0, 0 },
	{ "mmCM3_CM_ICSC_C13_C14", REG_MMIO, 0x0ffc, 2, &mmCM3_CM_ICSC_C13_C14[0], sizeof(mmCM3_CM_ICSC_C13_C14)/sizeof(mmCM3_CM_ICSC_C13_C14[0]), 0, 0 },
	{ "mmCM3_CM_ICSC_C21_C22", REG_MMIO, 0x0ffd, 2, &mmCM3_CM_ICSC_C21_C22[0], sizeof(mmCM3_CM_ICSC_C21_C22)/sizeof(mmCM3_CM_ICSC_C21_C22[0]), 0, 0 },
	{ "mmCM3_CM_ICSC_C23_C24", REG_MMIO, 0x0ffe, 2, &mmCM3_CM_ICSC_C23_C24[0], sizeof(mmCM3_CM_ICSC_C23_C24)/sizeof(mmCM3_CM_ICSC_C23_C24[0]), 0, 0 },
	{ "mmCM3_CM_ICSC_C31_C32", REG_MMIO, 0x0fff, 2, &mmCM3_CM_ICSC_C31_C32[0], sizeof(mmCM3_CM_ICSC_C31_C32)/sizeof(mmCM3_CM_ICSC_C31_C32[0]), 0, 0 },
	{ "mmCM3_CM_ICSC_C33_C34", REG_MMIO, 0x1000, 2, &mmCM3_CM_ICSC_C33_C34[0], sizeof(mmCM3_CM_ICSC_C33_C34)/sizeof(mmCM3_CM_ICSC_C33_C34[0]), 0, 0 },
	{ "mmCM3_CM_GAMUT_REMAP_CONTROL", REG_MMIO, 0x1001, 2, &mmCM3_CM_GAMUT_REMAP_CONTROL[0], sizeof(mmCM3_CM_GAMUT_REMAP_CONTROL)/sizeof(mmCM3_CM_GAMUT_REMAP_CONTROL[0]), 0, 0 },
	{ "mmCM3_CM_GAMUT_REMAP_C11_C12", REG_MMIO, 0x1002, 2, &mmCM3_CM_GAMUT_REMAP_C11_C12[0], sizeof(mmCM3_CM_GAMUT_REMAP_C11_C12)/sizeof(mmCM3_CM_GAMUT_REMAP_C11_C12[0]), 0, 0 },
	{ "mmCM3_CM_GAMUT_REMAP_C13_C14", REG_MMIO, 0x1003, 2, &mmCM3_CM_GAMUT_REMAP_C13_C14[0], sizeof(mmCM3_CM_GAMUT_REMAP_C13_C14)/sizeof(mmCM3_CM_GAMUT_REMAP_C13_C14[0]), 0, 0 },
	{ "mmCM3_CM_GAMUT_REMAP_C21_C22", REG_MMIO, 0x1004, 2, &mmCM3_CM_GAMUT_REMAP_C21_C22[0], sizeof(mmCM3_CM_GAMUT_REMAP_C21_C22)/sizeof(mmCM3_CM_GAMUT_REMAP_C21_C22[0]), 0, 0 },
	{ "mmCM3_CM_GAMUT_REMAP_C23_C24", REG_MMIO, 0x1005, 2, &mmCM3_CM_GAMUT_REMAP_C23_C24[0], sizeof(mmCM3_CM_GAMUT_REMAP_C23_C24)/sizeof(mmCM3_CM_GAMUT_REMAP_C23_C24[0]), 0, 0 },
	{ "mmCM3_CM_GAMUT_REMAP_C31_C32", REG_MMIO, 0x1006, 2, &mmCM3_CM_GAMUT_REMAP_C31_C32[0], sizeof(mmCM3_CM_GAMUT_REMAP_C31_C32)/sizeof(mmCM3_CM_GAMUT_REMAP_C31_C32[0]), 0, 0 },
	{ "mmCM3_CM_GAMUT_REMAP_C33_C34", REG_MMIO, 0x1007, 2, &mmCM3_CM_GAMUT_REMAP_C33_C34[0], sizeof(mmCM3_CM_GAMUT_REMAP_C33_C34)/sizeof(mmCM3_CM_GAMUT_REMAP_C33_C34[0]), 0, 0 },
	{ "mmCM3_CM_OCSC_CONTROL", REG_MMIO, 0x1008, 2, &mmCM3_CM_OCSC_CONTROL[0], sizeof(mmCM3_CM_OCSC_CONTROL)/sizeof(mmCM3_CM_OCSC_CONTROL[0]), 0, 0 },
	{ "mmCM3_CM_OCSC_C11_C12", REG_MMIO, 0x1009, 2, &mmCM3_CM_OCSC_C11_C12[0], sizeof(mmCM3_CM_OCSC_C11_C12)/sizeof(mmCM3_CM_OCSC_C11_C12[0]), 0, 0 },
	{ "mmCM3_CM_OCSC_C13_C14", REG_MMIO, 0x100a, 2, &mmCM3_CM_OCSC_C13_C14[0], sizeof(mmCM3_CM_OCSC_C13_C14)/sizeof(mmCM3_CM_OCSC_C13_C14[0]), 0, 0 },
	{ "mmCM3_CM_OCSC_C21_C22", REG_MMIO, 0x100b, 2, &mmCM3_CM_OCSC_C21_C22[0], sizeof(mmCM3_CM_OCSC_C21_C22)/sizeof(mmCM3_CM_OCSC_C21_C22[0]), 0, 0 },
	{ "mmCM3_CM_OCSC_C23_C24", REG_MMIO, 0x100c, 2, &mmCM3_CM_OCSC_C23_C24[0], sizeof(mmCM3_CM_OCSC_C23_C24)/sizeof(mmCM3_CM_OCSC_C23_C24[0]), 0, 0 },
	{ "mmCM3_CM_OCSC_C31_C32", REG_MMIO, 0x100d, 2, &mmCM3_CM_OCSC_C31_C32[0], sizeof(mmCM3_CM_OCSC_C31_C32)/sizeof(mmCM3_CM_OCSC_C31_C32[0]), 0, 0 },
	{ "mmCM3_CM_OCSC_C33_C34", REG_MMIO, 0x100e, 2, &mmCM3_CM_OCSC_C33_C34[0], sizeof(mmCM3_CM_OCSC_C33_C34)/sizeof(mmCM3_CM_OCSC_C33_C34[0]), 0, 0 },
	{ "mmCM3_CM_BNS_VALUES_R", REG_MMIO, 0x100f, 2, &mmCM3_CM_BNS_VALUES_R[0], sizeof(mmCM3_CM_BNS_VALUES_R)/sizeof(mmCM3_CM_BNS_VALUES_R[0]), 0, 0 },
	{ "mmCM3_CM_BNS_VALUES_G", REG_MMIO, 0x1010, 2, &mmCM3_CM_BNS_VALUES_G[0], sizeof(mmCM3_CM_BNS_VALUES_G)/sizeof(mmCM3_CM_BNS_VALUES_G[0]), 0, 0 },
	{ "mmCM3_CM_BNS_VALUES_B", REG_MMIO, 0x1011, 2, &mmCM3_CM_BNS_VALUES_B[0], sizeof(mmCM3_CM_BNS_VALUES_B)/sizeof(mmCM3_CM_BNS_VALUES_B[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_CONTROL", REG_MMIO, 0x1012, 2, &mmCM3_CM_DGAM_CONTROL[0], sizeof(mmCM3_CM_DGAM_CONTROL)/sizeof(mmCM3_CM_DGAM_CONTROL[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_LUT_INDEX", REG_MMIO, 0x1013, 2, &mmCM3_CM_DGAM_LUT_INDEX[0], sizeof(mmCM3_CM_DGAM_LUT_INDEX)/sizeof(mmCM3_CM_DGAM_LUT_INDEX[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_LUT_DATA", REG_MMIO, 0x1014, 2, &mmCM3_CM_DGAM_LUT_DATA[0], sizeof(mmCM3_CM_DGAM_LUT_DATA)/sizeof(mmCM3_CM_DGAM_LUT_DATA[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_LUT_WRITE_EN_MASK", REG_MMIO, 0x1015, 2, &mmCM3_CM_DGAM_LUT_WRITE_EN_MASK[0], sizeof(mmCM3_CM_DGAM_LUT_WRITE_EN_MASK)/sizeof(mmCM3_CM_DGAM_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_START_CNTL_B", REG_MMIO, 0x1016, 2, &mmCM3_CM_DGAM_RAMA_START_CNTL_B[0], sizeof(mmCM3_CM_DGAM_RAMA_START_CNTL_B)/sizeof(mmCM3_CM_DGAM_RAMA_START_CNTL_B[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_START_CNTL_G", REG_MMIO, 0x1017, 2, &mmCM3_CM_DGAM_RAMA_START_CNTL_G[0], sizeof(mmCM3_CM_DGAM_RAMA_START_CNTL_G)/sizeof(mmCM3_CM_DGAM_RAMA_START_CNTL_G[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_START_CNTL_R", REG_MMIO, 0x1018, 2, &mmCM3_CM_DGAM_RAMA_START_CNTL_R[0], sizeof(mmCM3_CM_DGAM_RAMA_START_CNTL_R)/sizeof(mmCM3_CM_DGAM_RAMA_START_CNTL_R[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_B", REG_MMIO, 0x1019, 2, &mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_B[0], sizeof(mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_B)/sizeof(mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_G", REG_MMIO, 0x101a, 2, &mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_G[0], sizeof(mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_G)/sizeof(mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_R", REG_MMIO, 0x101b, 2, &mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_R[0], sizeof(mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_R)/sizeof(mmCM3_CM_DGAM_RAMA_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_END_CNTL1_B", REG_MMIO, 0x101c, 2, &mmCM3_CM_DGAM_RAMA_END_CNTL1_B[0], sizeof(mmCM3_CM_DGAM_RAMA_END_CNTL1_B)/sizeof(mmCM3_CM_DGAM_RAMA_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_END_CNTL2_B", REG_MMIO, 0x101d, 2, &mmCM3_CM_DGAM_RAMA_END_CNTL2_B[0], sizeof(mmCM3_CM_DGAM_RAMA_END_CNTL2_B)/sizeof(mmCM3_CM_DGAM_RAMA_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_END_CNTL1_G", REG_MMIO, 0x101e, 2, &mmCM3_CM_DGAM_RAMA_END_CNTL1_G[0], sizeof(mmCM3_CM_DGAM_RAMA_END_CNTL1_G)/sizeof(mmCM3_CM_DGAM_RAMA_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_END_CNTL2_G", REG_MMIO, 0x101f, 2, &mmCM3_CM_DGAM_RAMA_END_CNTL2_G[0], sizeof(mmCM3_CM_DGAM_RAMA_END_CNTL2_G)/sizeof(mmCM3_CM_DGAM_RAMA_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_END_CNTL1_R", REG_MMIO, 0x1020, 2, &mmCM3_CM_DGAM_RAMA_END_CNTL1_R[0], sizeof(mmCM3_CM_DGAM_RAMA_END_CNTL1_R)/sizeof(mmCM3_CM_DGAM_RAMA_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_END_CNTL2_R", REG_MMIO, 0x1021, 2, &mmCM3_CM_DGAM_RAMA_END_CNTL2_R[0], sizeof(mmCM3_CM_DGAM_RAMA_END_CNTL2_R)/sizeof(mmCM3_CM_DGAM_RAMA_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_REGION_0_1", REG_MMIO, 0x1022, 2, &mmCM3_CM_DGAM_RAMA_REGION_0_1[0], sizeof(mmCM3_CM_DGAM_RAMA_REGION_0_1)/sizeof(mmCM3_CM_DGAM_RAMA_REGION_0_1[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_REGION_2_3", REG_MMIO, 0x1023, 2, &mmCM3_CM_DGAM_RAMA_REGION_2_3[0], sizeof(mmCM3_CM_DGAM_RAMA_REGION_2_3)/sizeof(mmCM3_CM_DGAM_RAMA_REGION_2_3[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_REGION_4_5", REG_MMIO, 0x1024, 2, &mmCM3_CM_DGAM_RAMA_REGION_4_5[0], sizeof(mmCM3_CM_DGAM_RAMA_REGION_4_5)/sizeof(mmCM3_CM_DGAM_RAMA_REGION_4_5[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_REGION_6_7", REG_MMIO, 0x1025, 2, &mmCM3_CM_DGAM_RAMA_REGION_6_7[0], sizeof(mmCM3_CM_DGAM_RAMA_REGION_6_7)/sizeof(mmCM3_CM_DGAM_RAMA_REGION_6_7[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_REGION_8_9", REG_MMIO, 0x1026, 2, &mmCM3_CM_DGAM_RAMA_REGION_8_9[0], sizeof(mmCM3_CM_DGAM_RAMA_REGION_8_9)/sizeof(mmCM3_CM_DGAM_RAMA_REGION_8_9[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_REGION_10_11", REG_MMIO, 0x1027, 2, &mmCM3_CM_DGAM_RAMA_REGION_10_11[0], sizeof(mmCM3_CM_DGAM_RAMA_REGION_10_11)/sizeof(mmCM3_CM_DGAM_RAMA_REGION_10_11[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_REGION_12_13", REG_MMIO, 0x1028, 2, &mmCM3_CM_DGAM_RAMA_REGION_12_13[0], sizeof(mmCM3_CM_DGAM_RAMA_REGION_12_13)/sizeof(mmCM3_CM_DGAM_RAMA_REGION_12_13[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMA_REGION_14_15", REG_MMIO, 0x1029, 2, &mmCM3_CM_DGAM_RAMA_REGION_14_15[0], sizeof(mmCM3_CM_DGAM_RAMA_REGION_14_15)/sizeof(mmCM3_CM_DGAM_RAMA_REGION_14_15[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_START_CNTL_B", REG_MMIO, 0x102a, 2, &mmCM3_CM_DGAM_RAMB_START_CNTL_B[0], sizeof(mmCM3_CM_DGAM_RAMB_START_CNTL_B)/sizeof(mmCM3_CM_DGAM_RAMB_START_CNTL_B[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_START_CNTL_G", REG_MMIO, 0x102b, 2, &mmCM3_CM_DGAM_RAMB_START_CNTL_G[0], sizeof(mmCM3_CM_DGAM_RAMB_START_CNTL_G)/sizeof(mmCM3_CM_DGAM_RAMB_START_CNTL_G[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_START_CNTL_R", REG_MMIO, 0x102c, 2, &mmCM3_CM_DGAM_RAMB_START_CNTL_R[0], sizeof(mmCM3_CM_DGAM_RAMB_START_CNTL_R)/sizeof(mmCM3_CM_DGAM_RAMB_START_CNTL_R[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_B", REG_MMIO, 0x102d, 2, &mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_B[0], sizeof(mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_B)/sizeof(mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_G", REG_MMIO, 0x102e, 2, &mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_G[0], sizeof(mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_G)/sizeof(mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_R", REG_MMIO, 0x102f, 2, &mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_R[0], sizeof(mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_R)/sizeof(mmCM3_CM_DGAM_RAMB_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_END_CNTL1_B", REG_MMIO, 0x1030, 2, &mmCM3_CM_DGAM_RAMB_END_CNTL1_B[0], sizeof(mmCM3_CM_DGAM_RAMB_END_CNTL1_B)/sizeof(mmCM3_CM_DGAM_RAMB_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_END_CNTL2_B", REG_MMIO, 0x1031, 2, &mmCM3_CM_DGAM_RAMB_END_CNTL2_B[0], sizeof(mmCM3_CM_DGAM_RAMB_END_CNTL2_B)/sizeof(mmCM3_CM_DGAM_RAMB_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_END_CNTL1_G", REG_MMIO, 0x1032, 2, &mmCM3_CM_DGAM_RAMB_END_CNTL1_G[0], sizeof(mmCM3_CM_DGAM_RAMB_END_CNTL1_G)/sizeof(mmCM3_CM_DGAM_RAMB_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_END_CNTL2_G", REG_MMIO, 0x1033, 2, &mmCM3_CM_DGAM_RAMB_END_CNTL2_G[0], sizeof(mmCM3_CM_DGAM_RAMB_END_CNTL2_G)/sizeof(mmCM3_CM_DGAM_RAMB_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_END_CNTL1_R", REG_MMIO, 0x1034, 2, &mmCM3_CM_DGAM_RAMB_END_CNTL1_R[0], sizeof(mmCM3_CM_DGAM_RAMB_END_CNTL1_R)/sizeof(mmCM3_CM_DGAM_RAMB_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_END_CNTL2_R", REG_MMIO, 0x1035, 2, &mmCM3_CM_DGAM_RAMB_END_CNTL2_R[0], sizeof(mmCM3_CM_DGAM_RAMB_END_CNTL2_R)/sizeof(mmCM3_CM_DGAM_RAMB_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_REGION_0_1", REG_MMIO, 0x1036, 2, &mmCM3_CM_DGAM_RAMB_REGION_0_1[0], sizeof(mmCM3_CM_DGAM_RAMB_REGION_0_1)/sizeof(mmCM3_CM_DGAM_RAMB_REGION_0_1[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_REGION_2_3", REG_MMIO, 0x1037, 2, &mmCM3_CM_DGAM_RAMB_REGION_2_3[0], sizeof(mmCM3_CM_DGAM_RAMB_REGION_2_3)/sizeof(mmCM3_CM_DGAM_RAMB_REGION_2_3[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_REGION_4_5", REG_MMIO, 0x1038, 2, &mmCM3_CM_DGAM_RAMB_REGION_4_5[0], sizeof(mmCM3_CM_DGAM_RAMB_REGION_4_5)/sizeof(mmCM3_CM_DGAM_RAMB_REGION_4_5[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_REGION_6_7", REG_MMIO, 0x1039, 2, &mmCM3_CM_DGAM_RAMB_REGION_6_7[0], sizeof(mmCM3_CM_DGAM_RAMB_REGION_6_7)/sizeof(mmCM3_CM_DGAM_RAMB_REGION_6_7[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_REGION_8_9", REG_MMIO, 0x103a, 2, &mmCM3_CM_DGAM_RAMB_REGION_8_9[0], sizeof(mmCM3_CM_DGAM_RAMB_REGION_8_9)/sizeof(mmCM3_CM_DGAM_RAMB_REGION_8_9[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_REGION_10_11", REG_MMIO, 0x103b, 2, &mmCM3_CM_DGAM_RAMB_REGION_10_11[0], sizeof(mmCM3_CM_DGAM_RAMB_REGION_10_11)/sizeof(mmCM3_CM_DGAM_RAMB_REGION_10_11[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_REGION_12_13", REG_MMIO, 0x103c, 2, &mmCM3_CM_DGAM_RAMB_REGION_12_13[0], sizeof(mmCM3_CM_DGAM_RAMB_REGION_12_13)/sizeof(mmCM3_CM_DGAM_RAMB_REGION_12_13[0]), 0, 0 },
	{ "mmCM3_CM_DGAM_RAMB_REGION_14_15", REG_MMIO, 0x103d, 2, &mmCM3_CM_DGAM_RAMB_REGION_14_15[0], sizeof(mmCM3_CM_DGAM_RAMB_REGION_14_15)/sizeof(mmCM3_CM_DGAM_RAMB_REGION_14_15[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_CONTROL", REG_MMIO, 0x103e, 2, &mmCM3_CM_RGAM_CONTROL[0], sizeof(mmCM3_CM_RGAM_CONTROL)/sizeof(mmCM3_CM_RGAM_CONTROL[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_LUT_INDEX", REG_MMIO, 0x103f, 2, &mmCM3_CM_RGAM_LUT_INDEX[0], sizeof(mmCM3_CM_RGAM_LUT_INDEX)/sizeof(mmCM3_CM_RGAM_LUT_INDEX[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_LUT_DATA", REG_MMIO, 0x1040, 2, &mmCM3_CM_RGAM_LUT_DATA[0], sizeof(mmCM3_CM_RGAM_LUT_DATA)/sizeof(mmCM3_CM_RGAM_LUT_DATA[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_LUT_WRITE_EN_MASK", REG_MMIO, 0x1041, 2, &mmCM3_CM_RGAM_LUT_WRITE_EN_MASK[0], sizeof(mmCM3_CM_RGAM_LUT_WRITE_EN_MASK)/sizeof(mmCM3_CM_RGAM_LUT_WRITE_EN_MASK[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_START_CNTL_B", REG_MMIO, 0x1042, 2, &mmCM3_CM_RGAM_RAMA_START_CNTL_B[0], sizeof(mmCM3_CM_RGAM_RAMA_START_CNTL_B)/sizeof(mmCM3_CM_RGAM_RAMA_START_CNTL_B[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_START_CNTL_G", REG_MMIO, 0x1043, 2, &mmCM3_CM_RGAM_RAMA_START_CNTL_G[0], sizeof(mmCM3_CM_RGAM_RAMA_START_CNTL_G)/sizeof(mmCM3_CM_RGAM_RAMA_START_CNTL_G[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_START_CNTL_R", REG_MMIO, 0x1044, 2, &mmCM3_CM_RGAM_RAMA_START_CNTL_R[0], sizeof(mmCM3_CM_RGAM_RAMA_START_CNTL_R)/sizeof(mmCM3_CM_RGAM_RAMA_START_CNTL_R[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_B", REG_MMIO, 0x1045, 2, &mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_B[0], sizeof(mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_B)/sizeof(mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_G", REG_MMIO, 0x1046, 2, &mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_G[0], sizeof(mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_G)/sizeof(mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_R", REG_MMIO, 0x1047, 2, &mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_R[0], sizeof(mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_R)/sizeof(mmCM3_CM_RGAM_RAMA_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_END_CNTL1_B", REG_MMIO, 0x1048, 2, &mmCM3_CM_RGAM_RAMA_END_CNTL1_B[0], sizeof(mmCM3_CM_RGAM_RAMA_END_CNTL1_B)/sizeof(mmCM3_CM_RGAM_RAMA_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_END_CNTL2_B", REG_MMIO, 0x1049, 2, &mmCM3_CM_RGAM_RAMA_END_CNTL2_B[0], sizeof(mmCM3_CM_RGAM_RAMA_END_CNTL2_B)/sizeof(mmCM3_CM_RGAM_RAMA_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_END_CNTL1_G", REG_MMIO, 0x104a, 2, &mmCM3_CM_RGAM_RAMA_END_CNTL1_G[0], sizeof(mmCM3_CM_RGAM_RAMA_END_CNTL1_G)/sizeof(mmCM3_CM_RGAM_RAMA_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_END_CNTL2_G", REG_MMIO, 0x104b, 2, &mmCM3_CM_RGAM_RAMA_END_CNTL2_G[0], sizeof(mmCM3_CM_RGAM_RAMA_END_CNTL2_G)/sizeof(mmCM3_CM_RGAM_RAMA_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_END_CNTL1_R", REG_MMIO, 0x104c, 2, &mmCM3_CM_RGAM_RAMA_END_CNTL1_R[0], sizeof(mmCM3_CM_RGAM_RAMA_END_CNTL1_R)/sizeof(mmCM3_CM_RGAM_RAMA_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_END_CNTL2_R", REG_MMIO, 0x104d, 2, &mmCM3_CM_RGAM_RAMA_END_CNTL2_R[0], sizeof(mmCM3_CM_RGAM_RAMA_END_CNTL2_R)/sizeof(mmCM3_CM_RGAM_RAMA_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_0_1", REG_MMIO, 0x104e, 2, &mmCM3_CM_RGAM_RAMA_REGION_0_1[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_0_1)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_0_1[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_2_3", REG_MMIO, 0x104f, 2, &mmCM3_CM_RGAM_RAMA_REGION_2_3[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_2_3)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_2_3[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_4_5", REG_MMIO, 0x1050, 2, &mmCM3_CM_RGAM_RAMA_REGION_4_5[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_4_5)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_4_5[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_6_7", REG_MMIO, 0x1051, 2, &mmCM3_CM_RGAM_RAMA_REGION_6_7[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_6_7)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_6_7[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_8_9", REG_MMIO, 0x1052, 2, &mmCM3_CM_RGAM_RAMA_REGION_8_9[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_8_9)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_8_9[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_10_11", REG_MMIO, 0x1053, 2, &mmCM3_CM_RGAM_RAMA_REGION_10_11[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_10_11)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_10_11[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_12_13", REG_MMIO, 0x1054, 2, &mmCM3_CM_RGAM_RAMA_REGION_12_13[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_12_13)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_12_13[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_14_15", REG_MMIO, 0x1055, 2, &mmCM3_CM_RGAM_RAMA_REGION_14_15[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_14_15)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_14_15[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_16_17", REG_MMIO, 0x1056, 2, &mmCM3_CM_RGAM_RAMA_REGION_16_17[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_16_17)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_16_17[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_18_19", REG_MMIO, 0x1057, 2, &mmCM3_CM_RGAM_RAMA_REGION_18_19[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_18_19)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_18_19[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_20_21", REG_MMIO, 0x1058, 2, &mmCM3_CM_RGAM_RAMA_REGION_20_21[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_20_21)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_20_21[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_22_23", REG_MMIO, 0x1059, 2, &mmCM3_CM_RGAM_RAMA_REGION_22_23[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_22_23)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_22_23[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_24_25", REG_MMIO, 0x105a, 2, &mmCM3_CM_RGAM_RAMA_REGION_24_25[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_24_25)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_24_25[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_26_27", REG_MMIO, 0x105b, 2, &mmCM3_CM_RGAM_RAMA_REGION_26_27[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_26_27)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_26_27[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_28_29", REG_MMIO, 0x105c, 2, &mmCM3_CM_RGAM_RAMA_REGION_28_29[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_28_29)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_28_29[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_30_31", REG_MMIO, 0x105d, 2, &mmCM3_CM_RGAM_RAMA_REGION_30_31[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_30_31)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_30_31[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMA_REGION_32_33", REG_MMIO, 0x105e, 2, &mmCM3_CM_RGAM_RAMA_REGION_32_33[0], sizeof(mmCM3_CM_RGAM_RAMA_REGION_32_33)/sizeof(mmCM3_CM_RGAM_RAMA_REGION_32_33[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_START_CNTL_B", REG_MMIO, 0x105f, 2, &mmCM3_CM_RGAM_RAMB_START_CNTL_B[0], sizeof(mmCM3_CM_RGAM_RAMB_START_CNTL_B)/sizeof(mmCM3_CM_RGAM_RAMB_START_CNTL_B[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_START_CNTL_G", REG_MMIO, 0x1060, 2, &mmCM3_CM_RGAM_RAMB_START_CNTL_G[0], sizeof(mmCM3_CM_RGAM_RAMB_START_CNTL_G)/sizeof(mmCM3_CM_RGAM_RAMB_START_CNTL_G[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_START_CNTL_R", REG_MMIO, 0x1061, 2, &mmCM3_CM_RGAM_RAMB_START_CNTL_R[0], sizeof(mmCM3_CM_RGAM_RAMB_START_CNTL_R)/sizeof(mmCM3_CM_RGAM_RAMB_START_CNTL_R[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_B", REG_MMIO, 0x1062, 2, &mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_B[0], sizeof(mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_B)/sizeof(mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_B[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_G", REG_MMIO, 0x1063, 2, &mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_G[0], sizeof(mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_G)/sizeof(mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_G[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_R", REG_MMIO, 0x1064, 2, &mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_R[0], sizeof(mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_R)/sizeof(mmCM3_CM_RGAM_RAMB_SLOPE_CNTL_R[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_END_CNTL1_B", REG_MMIO, 0x1065, 2, &mmCM3_CM_RGAM_RAMB_END_CNTL1_B[0], sizeof(mmCM3_CM_RGAM_RAMB_END_CNTL1_B)/sizeof(mmCM3_CM_RGAM_RAMB_END_CNTL1_B[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_END_CNTL2_B", REG_MMIO, 0x1066, 2, &mmCM3_CM_RGAM_RAMB_END_CNTL2_B[0], sizeof(mmCM3_CM_RGAM_RAMB_END_CNTL2_B)/sizeof(mmCM3_CM_RGAM_RAMB_END_CNTL2_B[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_END_CNTL1_G", REG_MMIO, 0x1067, 2, &mmCM3_CM_RGAM_RAMB_END_CNTL1_G[0], sizeof(mmCM3_CM_RGAM_RAMB_END_CNTL1_G)/sizeof(mmCM3_CM_RGAM_RAMB_END_CNTL1_G[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_END_CNTL2_G", REG_MMIO, 0x1068, 2, &mmCM3_CM_RGAM_RAMB_END_CNTL2_G[0], sizeof(mmCM3_CM_RGAM_RAMB_END_CNTL2_G)/sizeof(mmCM3_CM_RGAM_RAMB_END_CNTL2_G[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_END_CNTL1_R", REG_MMIO, 0x1069, 2, &mmCM3_CM_RGAM_RAMB_END_CNTL1_R[0], sizeof(mmCM3_CM_RGAM_RAMB_END_CNTL1_R)/sizeof(mmCM3_CM_RGAM_RAMB_END_CNTL1_R[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_END_CNTL2_R", REG_MMIO, 0x106a, 2, &mmCM3_CM_RGAM_RAMB_END_CNTL2_R[0], sizeof(mmCM3_CM_RGAM_RAMB_END_CNTL2_R)/sizeof(mmCM3_CM_RGAM_RAMB_END_CNTL2_R[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_0_1", REG_MMIO, 0x106b, 2, &mmCM3_CM_RGAM_RAMB_REGION_0_1[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_0_1)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_0_1[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_2_3", REG_MMIO, 0x106c, 2, &mmCM3_CM_RGAM_RAMB_REGION_2_3[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_2_3)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_2_3[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_4_5", REG_MMIO, 0x106d, 2, &mmCM3_CM_RGAM_RAMB_REGION_4_5[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_4_5)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_4_5[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_6_7", REG_MMIO, 0x106e, 2, &mmCM3_CM_RGAM_RAMB_REGION_6_7[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_6_7)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_6_7[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_8_9", REG_MMIO, 0x106f, 2, &mmCM3_CM_RGAM_RAMB_REGION_8_9[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_8_9)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_8_9[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_10_11", REG_MMIO, 0x1070, 2, &mmCM3_CM_RGAM_RAMB_REGION_10_11[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_10_11)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_10_11[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_12_13", REG_MMIO, 0x1071, 2, &mmCM3_CM_RGAM_RAMB_REGION_12_13[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_12_13)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_12_13[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_14_15", REG_MMIO, 0x1072, 2, &mmCM3_CM_RGAM_RAMB_REGION_14_15[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_14_15)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_14_15[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_16_17", REG_MMIO, 0x1073, 2, &mmCM3_CM_RGAM_RAMB_REGION_16_17[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_16_17)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_16_17[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_18_19", REG_MMIO, 0x1074, 2, &mmCM3_CM_RGAM_RAMB_REGION_18_19[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_18_19)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_18_19[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_20_21", REG_MMIO, 0x1075, 2, &mmCM3_CM_RGAM_RAMB_REGION_20_21[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_20_21)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_20_21[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_22_23", REG_MMIO, 0x1076, 2, &mmCM3_CM_RGAM_RAMB_REGION_22_23[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_22_23)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_22_23[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_24_25", REG_MMIO, 0x1077, 2, &mmCM3_CM_RGAM_RAMB_REGION_24_25[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_24_25)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_24_25[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_26_27", REG_MMIO, 0x1078, 2, &mmCM3_CM_RGAM_RAMB_REGION_26_27[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_26_27)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_26_27[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_28_29", REG_MMIO, 0x1079, 2, &mmCM3_CM_RGAM_RAMB_REGION_28_29[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_28_29)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_28_29[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_30_31", REG_MMIO, 0x107a, 2, &mmCM3_CM_RGAM_RAMB_REGION_30_31[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_30_31)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_30_31[0]), 0, 0 },
	{ "mmCM3_CM_RGAM_RAMB_REGION_32_33", REG_MMIO, 0x107b, 2, &mmCM3_CM_RGAM_RAMB_REGION_32_33[0], sizeof(mmCM3_CM_RGAM_RAMB_REGION_32_33)/sizeof(mmCM3_CM_RGAM_RAMB_REGION_32_33[0]), 0, 0 },
	{ "mmCM3_CM_HDR_MULT_COEF", REG_MMIO, 0x107c, 2, &mmCM3_CM_HDR_MULT_COEF[0], sizeof(mmCM3_CM_HDR_MULT_COEF)/sizeof(mmCM3_CM_HDR_MULT_COEF[0]), 0, 0 },
	{ "mmCM3_CM_RANGE_CLAMP_CONTROL_R", REG_MMIO, 0x107d, 2, &mmCM3_CM_RANGE_CLAMP_CONTROL_R[0], sizeof(mmCM3_CM_RANGE_CLAMP_CONTROL_R)/sizeof(mmCM3_CM_RANGE_CLAMP_CONTROL_R[0]), 0, 0 },
	{ "mmCM3_CM_RANGE_CLAMP_CONTROL_G", REG_MMIO, 0x107e, 2, &mmCM3_CM_RANGE_CLAMP_CONTROL_G[0], sizeof(mmCM3_CM_RANGE_CLAMP_CONTROL_G)/sizeof(mmCM3_CM_RANGE_CLAMP_CONTROL_G[0]), 0, 0 },
	{ "mmCM3_CM_RANGE_CLAMP_CONTROL_B", REG_MMIO, 0x107f, 2, &mmCM3_CM_RANGE_CLAMP_CONTROL_B[0], sizeof(mmCM3_CM_RANGE_CLAMP_CONTROL_B)/sizeof(mmCM3_CM_RANGE_CLAMP_CONTROL_B[0]), 0, 0 },
	{ "mmCM3_CM_DENORM_CONTROL", REG_MMIO, 0x1080, 2, &mmCM3_CM_DENORM_CONTROL[0], sizeof(mmCM3_CM_DENORM_CONTROL)/sizeof(mmCM3_CM_DENORM_CONTROL[0]), 0, 0 },
	{ "mmCM3_CM_CMOUT_CONTROL", REG_MMIO, 0x1081, 2, &mmCM3_CM_CMOUT_CONTROL[0], sizeof(mmCM3_CM_CMOUT_CONTROL)/sizeof(mmCM3_CM_CMOUT_CONTROL[0]), 0, 0 },
	{ "mmCM3_CM_CMOUT_RANDOM_SEEDS", REG_MMIO, 0x1082, 2, &mmCM3_CM_CMOUT_RANDOM_SEEDS[0], sizeof(mmCM3_CM_CMOUT_RANDOM_SEEDS)/sizeof(mmCM3_CM_CMOUT_RANDOM_SEEDS[0]), 0, 0 },
	{ "mmCM3_CM_MEM_PWR_CTRL", REG_MMIO, 0x1083, 2, &mmCM3_CM_MEM_PWR_CTRL[0], sizeof(mmCM3_CM_MEM_PWR_CTRL)/sizeof(mmCM3_CM_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmCM3_CM_MEM_PWR_STATUS", REG_MMIO, 0x1084, 2, &mmCM3_CM_MEM_PWR_STATUS[0], sizeof(mmCM3_CM_MEM_PWR_STATUS)/sizeof(mmCM3_CM_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmCM3_CM_TEST_DEBUG_INDEX", REG_MMIO, 0x1086, 2, NULL, 0, 0, 0 },
	{ "mmCM3_CM_TEST_DEBUG_DATA", REG_MMIO, 0x1087, 2, NULL, 0, 0, 0 },
	{ "mmDC_PERFMON15_PERFCOUNTER_CNTL", REG_MMIO, 0x109d, 2, &mmDC_PERFMON15_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON15_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON15_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON15_PERFCOUNTER_CNTL2", REG_MMIO, 0x109e, 2, &mmDC_PERFMON15_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON15_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON15_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON15_PERFCOUNTER_STATE", REG_MMIO, 0x109f, 2, &mmDC_PERFMON15_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON15_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON15_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON15_PERFMON_CNTL", REG_MMIO, 0x10a0, 2, &mmDC_PERFMON15_PERFMON_CNTL[0], sizeof(mmDC_PERFMON15_PERFMON_CNTL)/sizeof(mmDC_PERFMON15_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON15_PERFMON_CNTL2", REG_MMIO, 0x10a1, 2, &mmDC_PERFMON15_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON15_PERFMON_CNTL2)/sizeof(mmDC_PERFMON15_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON15_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x10a2, 2, &mmDC_PERFMON15_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON15_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON15_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON15_PERFMON_CVALUE_LOW", REG_MMIO, 0x10a3, 2, &mmDC_PERFMON15_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON15_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON15_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON15_PERFMON_HI", REG_MMIO, 0x10a4, 2, &mmDC_PERFMON15_PERFMON_HI[0], sizeof(mmDC_PERFMON15_PERFMON_HI)/sizeof(mmDC_PERFMON15_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON15_PERFMON_LOW", REG_MMIO, 0x10a5, 2, &mmDC_PERFMON15_PERFMON_LOW[0], sizeof(mmDC_PERFMON15_PERFMON_LOW)/sizeof(mmDC_PERFMON15_PERFMON_LOW[0]), 0, 0 },
	{ "mmMPCC0_MPCC_TOP_SEL", REG_MMIO, 0x1630, 2, &mmMPCC0_MPCC_TOP_SEL[0], sizeof(mmMPCC0_MPCC_TOP_SEL)/sizeof(mmMPCC0_MPCC_TOP_SEL[0]), 0, 0 },
	{ "mmMPCC0_MPCC_BOT_SEL", REG_MMIO, 0x1631, 2, &mmMPCC0_MPCC_BOT_SEL[0], sizeof(mmMPCC0_MPCC_BOT_SEL)/sizeof(mmMPCC0_MPCC_BOT_SEL[0]), 0, 0 },
	{ "mmMPCC0_MPCC_OPP_ID", REG_MMIO, 0x1632, 2, &mmMPCC0_MPCC_OPP_ID[0], sizeof(mmMPCC0_MPCC_OPP_ID)/sizeof(mmMPCC0_MPCC_OPP_ID[0]), 0, 0 },
	{ "mmMPCC0_MPCC_CONTROL", REG_MMIO, 0x1633, 2, &mmMPCC0_MPCC_CONTROL[0], sizeof(mmMPCC0_MPCC_CONTROL)/sizeof(mmMPCC0_MPCC_CONTROL[0]), 0, 0 },
	{ "mmMPCC0_MPCC_SM_CONTROL", REG_MMIO, 0x1634, 2, &mmMPCC0_MPCC_SM_CONTROL[0], sizeof(mmMPCC0_MPCC_SM_CONTROL)/sizeof(mmMPCC0_MPCC_SM_CONTROL[0]), 0, 0 },
	{ "mmMPCC0_MPCC_UPDATE_LOCK_SEL", REG_MMIO, 0x1635, 2, &mmMPCC0_MPCC_UPDATE_LOCK_SEL[0], sizeof(mmMPCC0_MPCC_UPDATE_LOCK_SEL)/sizeof(mmMPCC0_MPCC_UPDATE_LOCK_SEL[0]), 0, 0 },
	{ "mmMPCC0_MPCC_TOP_OFFSET", REG_MMIO, 0x1636, 2, &mmMPCC0_MPCC_TOP_OFFSET[0], sizeof(mmMPCC0_MPCC_TOP_OFFSET)/sizeof(mmMPCC0_MPCC_TOP_OFFSET[0]), 0, 0 },
	{ "mmMPCC0_MPCC_BOT_OFFSET", REG_MMIO, 0x1637, 2, &mmMPCC0_MPCC_BOT_OFFSET[0], sizeof(mmMPCC0_MPCC_BOT_OFFSET)/sizeof(mmMPCC0_MPCC_BOT_OFFSET[0]), 0, 0 },
	{ "mmMPCC0_MPCC_OFFSET", REG_MMIO, 0x1638, 2, &mmMPCC0_MPCC_OFFSET[0], sizeof(mmMPCC0_MPCC_OFFSET)/sizeof(mmMPCC0_MPCC_OFFSET[0]), 0, 0 },
	{ "mmMPCC0_MPCC_BG_R_CR", REG_MMIO, 0x1639, 2, &mmMPCC0_MPCC_BG_R_CR[0], sizeof(mmMPCC0_MPCC_BG_R_CR)/sizeof(mmMPCC0_MPCC_BG_R_CR[0]), 0, 0 },
	{ "mmMPCC0_MPCC_BG_G_Y", REG_MMIO, 0x163a, 2, &mmMPCC0_MPCC_BG_G_Y[0], sizeof(mmMPCC0_MPCC_BG_G_Y)/sizeof(mmMPCC0_MPCC_BG_G_Y[0]), 0, 0 },
	{ "mmMPCC0_MPCC_BG_B_CB", REG_MMIO, 0x163b, 2, &mmMPCC0_MPCC_BG_B_CB[0], sizeof(mmMPCC0_MPCC_BG_B_CB)/sizeof(mmMPCC0_MPCC_BG_B_CB[0]), 0, 0 },
	{ "mmMPCC0_MPCC_STALL_STATUS", REG_MMIO, 0x163c, 2, &mmMPCC0_MPCC_STALL_STATUS[0], sizeof(mmMPCC0_MPCC_STALL_STATUS)/sizeof(mmMPCC0_MPCC_STALL_STATUS[0]), 0, 0 },
	{ "mmMPCC0_MPCC_STATUS", REG_MMIO, 0x163d, 2, &mmMPCC0_MPCC_STATUS[0], sizeof(mmMPCC0_MPCC_STATUS)/sizeof(mmMPCC0_MPCC_STATUS[0]), 0, 0 },
	{ "mmMPCC1_MPCC_TOP_SEL", REG_MMIO, 0x164b, 2, &mmMPCC1_MPCC_TOP_SEL[0], sizeof(mmMPCC1_MPCC_TOP_SEL)/sizeof(mmMPCC1_MPCC_TOP_SEL[0]), 0, 0 },
	{ "mmMPCC1_MPCC_BOT_SEL", REG_MMIO, 0x164c, 2, &mmMPCC1_MPCC_BOT_SEL[0], sizeof(mmMPCC1_MPCC_BOT_SEL)/sizeof(mmMPCC1_MPCC_BOT_SEL[0]), 0, 0 },
	{ "mmMPCC1_MPCC_OPP_ID", REG_MMIO, 0x164d, 2, &mmMPCC1_MPCC_OPP_ID[0], sizeof(mmMPCC1_MPCC_OPP_ID)/sizeof(mmMPCC1_MPCC_OPP_ID[0]), 0, 0 },
	{ "mmMPCC1_MPCC_CONTROL", REG_MMIO, 0x164e, 2, &mmMPCC1_MPCC_CONTROL[0], sizeof(mmMPCC1_MPCC_CONTROL)/sizeof(mmMPCC1_MPCC_CONTROL[0]), 0, 0 },
	{ "mmMPCC1_MPCC_SM_CONTROL", REG_MMIO, 0x164f, 2, &mmMPCC1_MPCC_SM_CONTROL[0], sizeof(mmMPCC1_MPCC_SM_CONTROL)/sizeof(mmMPCC1_MPCC_SM_CONTROL[0]), 0, 0 },
	{ "mmMPCC1_MPCC_UPDATE_LOCK_SEL", REG_MMIO, 0x1650, 2, &mmMPCC1_MPCC_UPDATE_LOCK_SEL[0], sizeof(mmMPCC1_MPCC_UPDATE_LOCK_SEL)/sizeof(mmMPCC1_MPCC_UPDATE_LOCK_SEL[0]), 0, 0 },
	{ "mmMPCC1_MPCC_TOP_OFFSET", REG_MMIO, 0x1651, 2, &mmMPCC1_MPCC_TOP_OFFSET[0], sizeof(mmMPCC1_MPCC_TOP_OFFSET)/sizeof(mmMPCC1_MPCC_TOP_OFFSET[0]), 0, 0 },
	{ "mmMPCC1_MPCC_BOT_OFFSET", REG_MMIO, 0x1652, 2, &mmMPCC1_MPCC_BOT_OFFSET[0], sizeof(mmMPCC1_MPCC_BOT_OFFSET)/sizeof(mmMPCC1_MPCC_BOT_OFFSET[0]), 0, 0 },
	{ "mmMPCC1_MPCC_OFFSET", REG_MMIO, 0x1653, 2, &mmMPCC1_MPCC_OFFSET[0], sizeof(mmMPCC1_MPCC_OFFSET)/sizeof(mmMPCC1_MPCC_OFFSET[0]), 0, 0 },
	{ "mmMPCC1_MPCC_BG_R_CR", REG_MMIO, 0x1654, 2, &mmMPCC1_MPCC_BG_R_CR[0], sizeof(mmMPCC1_MPCC_BG_R_CR)/sizeof(mmMPCC1_MPCC_BG_R_CR[0]), 0, 0 },
	{ "mmMPCC1_MPCC_BG_G_Y", REG_MMIO, 0x1655, 2, &mmMPCC1_MPCC_BG_G_Y[0], sizeof(mmMPCC1_MPCC_BG_G_Y)/sizeof(mmMPCC1_MPCC_BG_G_Y[0]), 0, 0 },
	{ "mmMPCC1_MPCC_BG_B_CB", REG_MMIO, 0x1656, 2, &mmMPCC1_MPCC_BG_B_CB[0], sizeof(mmMPCC1_MPCC_BG_B_CB)/sizeof(mmMPCC1_MPCC_BG_B_CB[0]), 0, 0 },
	{ "mmMPCC1_MPCC_STALL_STATUS", REG_MMIO, 0x1657, 2, &mmMPCC1_MPCC_STALL_STATUS[0], sizeof(mmMPCC1_MPCC_STALL_STATUS)/sizeof(mmMPCC1_MPCC_STALL_STATUS[0]), 0, 0 },
	{ "mmMPCC1_MPCC_STATUS", REG_MMIO, 0x1658, 2, &mmMPCC1_MPCC_STATUS[0], sizeof(mmMPCC1_MPCC_STATUS)/sizeof(mmMPCC1_MPCC_STATUS[0]), 0, 0 },
	{ "mmMPCC2_MPCC_TOP_SEL", REG_MMIO, 0x1666, 2, &mmMPCC2_MPCC_TOP_SEL[0], sizeof(mmMPCC2_MPCC_TOP_SEL)/sizeof(mmMPCC2_MPCC_TOP_SEL[0]), 0, 0 },
	{ "mmMPCC2_MPCC_BOT_SEL", REG_MMIO, 0x1667, 2, &mmMPCC2_MPCC_BOT_SEL[0], sizeof(mmMPCC2_MPCC_BOT_SEL)/sizeof(mmMPCC2_MPCC_BOT_SEL[0]), 0, 0 },
	{ "mmMPCC2_MPCC_OPP_ID", REG_MMIO, 0x1668, 2, &mmMPCC2_MPCC_OPP_ID[0], sizeof(mmMPCC2_MPCC_OPP_ID)/sizeof(mmMPCC2_MPCC_OPP_ID[0]), 0, 0 },
	{ "mmMPCC2_MPCC_CONTROL", REG_MMIO, 0x1669, 2, &mmMPCC2_MPCC_CONTROL[0], sizeof(mmMPCC2_MPCC_CONTROL)/sizeof(mmMPCC2_MPCC_CONTROL[0]), 0, 0 },
	{ "mmMPCC2_MPCC_SM_CONTROL", REG_MMIO, 0x166a, 2, &mmMPCC2_MPCC_SM_CONTROL[0], sizeof(mmMPCC2_MPCC_SM_CONTROL)/sizeof(mmMPCC2_MPCC_SM_CONTROL[0]), 0, 0 },
	{ "mmMPCC2_MPCC_UPDATE_LOCK_SEL", REG_MMIO, 0x166b, 2, &mmMPCC2_MPCC_UPDATE_LOCK_SEL[0], sizeof(mmMPCC2_MPCC_UPDATE_LOCK_SEL)/sizeof(mmMPCC2_MPCC_UPDATE_LOCK_SEL[0]), 0, 0 },
	{ "mmMPCC2_MPCC_TOP_OFFSET", REG_MMIO, 0x166c, 2, &mmMPCC2_MPCC_TOP_OFFSET[0], sizeof(mmMPCC2_MPCC_TOP_OFFSET)/sizeof(mmMPCC2_MPCC_TOP_OFFSET[0]), 0, 0 },
	{ "mmMPCC2_MPCC_BOT_OFFSET", REG_MMIO, 0x166d, 2, &mmMPCC2_MPCC_BOT_OFFSET[0], sizeof(mmMPCC2_MPCC_BOT_OFFSET)/sizeof(mmMPCC2_MPCC_BOT_OFFSET[0]), 0, 0 },
	{ "mmMPCC2_MPCC_OFFSET", REG_MMIO, 0x166e, 2, &mmMPCC2_MPCC_OFFSET[0], sizeof(mmMPCC2_MPCC_OFFSET)/sizeof(mmMPCC2_MPCC_OFFSET[0]), 0, 0 },
	{ "mmMPCC2_MPCC_BG_R_CR", REG_MMIO, 0x166f, 2, &mmMPCC2_MPCC_BG_R_CR[0], sizeof(mmMPCC2_MPCC_BG_R_CR)/sizeof(mmMPCC2_MPCC_BG_R_CR[0]), 0, 0 },
	{ "mmMPCC2_MPCC_BG_G_Y", REG_MMIO, 0x1670, 2, &mmMPCC2_MPCC_BG_G_Y[0], sizeof(mmMPCC2_MPCC_BG_G_Y)/sizeof(mmMPCC2_MPCC_BG_G_Y[0]), 0, 0 },
	{ "mmMPCC2_MPCC_BG_B_CB", REG_MMIO, 0x1671, 2, &mmMPCC2_MPCC_BG_B_CB[0], sizeof(mmMPCC2_MPCC_BG_B_CB)/sizeof(mmMPCC2_MPCC_BG_B_CB[0]), 0, 0 },
	{ "mmMPCC2_MPCC_STALL_STATUS", REG_MMIO, 0x1672, 2, &mmMPCC2_MPCC_STALL_STATUS[0], sizeof(mmMPCC2_MPCC_STALL_STATUS)/sizeof(mmMPCC2_MPCC_STALL_STATUS[0]), 0, 0 },
	{ "mmMPCC2_MPCC_STATUS", REG_MMIO, 0x1673, 2, &mmMPCC2_MPCC_STATUS[0], sizeof(mmMPCC2_MPCC_STATUS)/sizeof(mmMPCC2_MPCC_STATUS[0]), 0, 0 },
	{ "mmMPCC3_MPCC_TOP_SEL", REG_MMIO, 0x1681, 2, &mmMPCC3_MPCC_TOP_SEL[0], sizeof(mmMPCC3_MPCC_TOP_SEL)/sizeof(mmMPCC3_MPCC_TOP_SEL[0]), 0, 0 },
	{ "mmMPCC3_MPCC_BOT_SEL", REG_MMIO, 0x1682, 2, &mmMPCC3_MPCC_BOT_SEL[0], sizeof(mmMPCC3_MPCC_BOT_SEL)/sizeof(mmMPCC3_MPCC_BOT_SEL[0]), 0, 0 },
	{ "mmMPCC3_MPCC_OPP_ID", REG_MMIO, 0x1683, 2, &mmMPCC3_MPCC_OPP_ID[0], sizeof(mmMPCC3_MPCC_OPP_ID)/sizeof(mmMPCC3_MPCC_OPP_ID[0]), 0, 0 },
	{ "mmMPCC3_MPCC_CONTROL", REG_MMIO, 0x1684, 2, &mmMPCC3_MPCC_CONTROL[0], sizeof(mmMPCC3_MPCC_CONTROL)/sizeof(mmMPCC3_MPCC_CONTROL[0]), 0, 0 },
	{ "mmMPCC3_MPCC_SM_CONTROL", REG_MMIO, 0x1685, 2, &mmMPCC3_MPCC_SM_CONTROL[0], sizeof(mmMPCC3_MPCC_SM_CONTROL)/sizeof(mmMPCC3_MPCC_SM_CONTROL[0]), 0, 0 },
	{ "mmMPCC3_MPCC_UPDATE_LOCK_SEL", REG_MMIO, 0x1686, 2, &mmMPCC3_MPCC_UPDATE_LOCK_SEL[0], sizeof(mmMPCC3_MPCC_UPDATE_LOCK_SEL)/sizeof(mmMPCC3_MPCC_UPDATE_LOCK_SEL[0]), 0, 0 },
	{ "mmMPCC3_MPCC_TOP_OFFSET", REG_MMIO, 0x1687, 2, &mmMPCC3_MPCC_TOP_OFFSET[0], sizeof(mmMPCC3_MPCC_TOP_OFFSET)/sizeof(mmMPCC3_MPCC_TOP_OFFSET[0]), 0, 0 },
	{ "mmMPCC3_MPCC_BOT_OFFSET", REG_MMIO, 0x1688, 2, &mmMPCC3_MPCC_BOT_OFFSET[0], sizeof(mmMPCC3_MPCC_BOT_OFFSET)/sizeof(mmMPCC3_MPCC_BOT_OFFSET[0]), 0, 0 },
	{ "mmMPCC3_MPCC_OFFSET", REG_MMIO, 0x1689, 2, &mmMPCC3_MPCC_OFFSET[0], sizeof(mmMPCC3_MPCC_OFFSET)/sizeof(mmMPCC3_MPCC_OFFSET[0]), 0, 0 },
	{ "mmMPCC3_MPCC_BG_R_CR", REG_MMIO, 0x168a, 2, &mmMPCC3_MPCC_BG_R_CR[0], sizeof(mmMPCC3_MPCC_BG_R_CR)/sizeof(mmMPCC3_MPCC_BG_R_CR[0]), 0, 0 },
	{ "mmMPCC3_MPCC_BG_G_Y", REG_MMIO, 0x168b, 2, &mmMPCC3_MPCC_BG_G_Y[0], sizeof(mmMPCC3_MPCC_BG_G_Y)/sizeof(mmMPCC3_MPCC_BG_G_Y[0]), 0, 0 },
	{ "mmMPCC3_MPCC_BG_B_CB", REG_MMIO, 0x168c, 2, &mmMPCC3_MPCC_BG_B_CB[0], sizeof(mmMPCC3_MPCC_BG_B_CB)/sizeof(mmMPCC3_MPCC_BG_B_CB[0]), 0, 0 },
	{ "mmMPCC3_MPCC_STALL_STATUS", REG_MMIO, 0x168d, 2, &mmMPCC3_MPCC_STALL_STATUS[0], sizeof(mmMPCC3_MPCC_STALL_STATUS)/sizeof(mmMPCC3_MPCC_STALL_STATUS[0]), 0, 0 },
	{ "mmMPCC3_MPCC_STATUS", REG_MMIO, 0x168e, 2, &mmMPCC3_MPCC_STATUS[0], sizeof(mmMPCC3_MPCC_STATUS)/sizeof(mmMPCC3_MPCC_STATUS[0]), 0, 0 },
	{ "mmMPC_CLOCK_CONTROL", REG_MMIO, 0x1723, 2, &mmMPC_CLOCK_CONTROL[0], sizeof(mmMPC_CLOCK_CONTROL)/sizeof(mmMPC_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmMPC_SOFT_RESET", REG_MMIO, 0x1724, 2, &mmMPC_SOFT_RESET[0], sizeof(mmMPC_SOFT_RESET)/sizeof(mmMPC_SOFT_RESET[0]), 0, 0 },
	{ "mmMPC_CRC_CTRL", REG_MMIO, 0x1725, 2, &mmMPC_CRC_CTRL[0], sizeof(mmMPC_CRC_CTRL)/sizeof(mmMPC_CRC_CTRL[0]), 0, 0 },
	{ "mmMPC_CRC_SEL_CONTROL", REG_MMIO, 0x1726, 2, &mmMPC_CRC_SEL_CONTROL[0], sizeof(mmMPC_CRC_SEL_CONTROL)/sizeof(mmMPC_CRC_SEL_CONTROL[0]), 0, 0 },
	{ "mmMPC_CRC_RESULT_AR", REG_MMIO, 0x1727, 2, &mmMPC_CRC_RESULT_AR[0], sizeof(mmMPC_CRC_RESULT_AR)/sizeof(mmMPC_CRC_RESULT_AR[0]), 0, 0 },
	{ "mmMPC_CRC_RESULT_GB", REG_MMIO, 0x1728, 2, &mmMPC_CRC_RESULT_GB[0], sizeof(mmMPC_CRC_RESULT_GB)/sizeof(mmMPC_CRC_RESULT_GB[0]), 0, 0 },
	{ "mmMPC_CRC_RESULT_C", REG_MMIO, 0x1729, 2, &mmMPC_CRC_RESULT_C[0], sizeof(mmMPC_CRC_RESULT_C)/sizeof(mmMPC_CRC_RESULT_C[0]), 0, 0 },
	{ "mmMPC_PERFMON_EVENT_CTRL", REG_MMIO, 0x172c, 2, &mmMPC_PERFMON_EVENT_CTRL[0], sizeof(mmMPC_PERFMON_EVENT_CTRL)/sizeof(mmMPC_PERFMON_EVENT_CTRL[0]), 0, 0 },
	{ "mmMPC_BYPASS_BG_AR", REG_MMIO, 0x172d, 2, &mmMPC_BYPASS_BG_AR[0], sizeof(mmMPC_BYPASS_BG_AR)/sizeof(mmMPC_BYPASS_BG_AR[0]), 0, 0 },
	{ "mmMPC_BYPASS_BG_GB", REG_MMIO, 0x172e, 2, &mmMPC_BYPASS_BG_GB[0], sizeof(mmMPC_BYPASS_BG_GB)/sizeof(mmMPC_BYPASS_BG_GB[0]), 0, 0 },
	{ "mmMPC_OUT0_MUX", REG_MMIO, 0x172f, 2, &mmMPC_OUT0_MUX[0], sizeof(mmMPC_OUT0_MUX)/sizeof(mmMPC_OUT0_MUX[0]), 0, 0 },
	{ "mmMPC_OUT1_MUX", REG_MMIO, 0x1730, 2, &mmMPC_OUT1_MUX[0], sizeof(mmMPC_OUT1_MUX)/sizeof(mmMPC_OUT1_MUX[0]), 0, 0 },
	{ "mmMPC_OUT2_MUX", REG_MMIO, 0x1731, 2, &mmMPC_OUT2_MUX[0], sizeof(mmMPC_OUT2_MUX)/sizeof(mmMPC_OUT2_MUX[0]), 0, 0 },
	{ "mmMPC_OUT3_MUX", REG_MMIO, 0x1732, 2, &mmMPC_OUT3_MUX[0], sizeof(mmMPC_OUT3_MUX)/sizeof(mmMPC_OUT3_MUX[0]), 0, 0 },
	{ "mmMPC_STALL_GRACE_WINDOW", REG_MMIO, 0x1756, 2, &mmMPC_STALL_GRACE_WINDOW[0], sizeof(mmMPC_STALL_GRACE_WINDOW)/sizeof(mmMPC_STALL_GRACE_WINDOW[0]), 0, 0 },
	{ "mmADR_CFG_VUPDATE_LOCK_SET0", REG_MMIO, 0x175b, 2, &mmADR_CFG_VUPDATE_LOCK_SET0[0], sizeof(mmADR_CFG_VUPDATE_LOCK_SET0)/sizeof(mmADR_CFG_VUPDATE_LOCK_SET0[0]), 0, 0 },
	{ "mmADR_VUPDATE_LOCK_SET0", REG_MMIO, 0x175c, 2, &mmADR_VUPDATE_LOCK_SET0[0], sizeof(mmADR_VUPDATE_LOCK_SET0)/sizeof(mmADR_VUPDATE_LOCK_SET0[0]), 0, 0 },
	{ "mmCUR0_VUPDATE_LOCK_SET0", REG_MMIO, 0x175d, 2, &mmCUR0_VUPDATE_LOCK_SET0[0], sizeof(mmCUR0_VUPDATE_LOCK_SET0)/sizeof(mmCUR0_VUPDATE_LOCK_SET0[0]), 0, 0 },
	{ "mmCUR1_VUPDATE_LOCK_SET0", REG_MMIO, 0x175e, 2, &mmCUR1_VUPDATE_LOCK_SET0[0], sizeof(mmCUR1_VUPDATE_LOCK_SET0)/sizeof(mmCUR1_VUPDATE_LOCK_SET0[0]), 0, 0 },
	{ "mmADR_CFG_VUPDATE_LOCK_SET1", REG_MMIO, 0x175f, 2, &mmADR_CFG_VUPDATE_LOCK_SET1[0], sizeof(mmADR_CFG_VUPDATE_LOCK_SET1)/sizeof(mmADR_CFG_VUPDATE_LOCK_SET1[0]), 0, 0 },
	{ "mmADR_VUPDATE_LOCK_SET1", REG_MMIO, 0x1760, 2, &mmADR_VUPDATE_LOCK_SET1[0], sizeof(mmADR_VUPDATE_LOCK_SET1)/sizeof(mmADR_VUPDATE_LOCK_SET1[0]), 0, 0 },
	{ "mmCUR0_VUPDATE_LOCK_SET1", REG_MMIO, 0x1761, 2, &mmCUR0_VUPDATE_LOCK_SET1[0], sizeof(mmCUR0_VUPDATE_LOCK_SET1)/sizeof(mmCUR0_VUPDATE_LOCK_SET1[0]), 0, 0 },
	{ "mmCUR1_VUPDATE_LOCK_SET1", REG_MMIO, 0x1762, 2, &mmCUR1_VUPDATE_LOCK_SET1[0], sizeof(mmCUR1_VUPDATE_LOCK_SET1)/sizeof(mmCUR1_VUPDATE_LOCK_SET1[0]), 0, 0 },
	{ "mmADR_CFG_VUPDATE_LOCK_SET2", REG_MMIO, 0x1763, 2, &mmADR_CFG_VUPDATE_LOCK_SET2[0], sizeof(mmADR_CFG_VUPDATE_LOCK_SET2)/sizeof(mmADR_CFG_VUPDATE_LOCK_SET2[0]), 0, 0 },
	{ "mmADR_VUPDATE_LOCK_SET2", REG_MMIO, 0x1764, 2, &mmADR_VUPDATE_LOCK_SET2[0], sizeof(mmADR_VUPDATE_LOCK_SET2)/sizeof(mmADR_VUPDATE_LOCK_SET2[0]), 0, 0 },
	{ "mmCUR0_VUPDATE_LOCK_SET2", REG_MMIO, 0x1765, 2, &mmCUR0_VUPDATE_LOCK_SET2[0], sizeof(mmCUR0_VUPDATE_LOCK_SET2)/sizeof(mmCUR0_VUPDATE_LOCK_SET2[0]), 0, 0 },
	{ "mmCUR1_VUPDATE_LOCK_SET2", REG_MMIO, 0x1766, 2, &mmCUR1_VUPDATE_LOCK_SET2[0], sizeof(mmCUR1_VUPDATE_LOCK_SET2)/sizeof(mmCUR1_VUPDATE_LOCK_SET2[0]), 0, 0 },
	{ "mmADR_CFG_VUPDATE_LOCK_SET3", REG_MMIO, 0x1767, 2, &mmADR_CFG_VUPDATE_LOCK_SET3[0], sizeof(mmADR_CFG_VUPDATE_LOCK_SET3)/sizeof(mmADR_CFG_VUPDATE_LOCK_SET3[0]), 0, 0 },
	{ "mmADR_VUPDATE_LOCK_SET3", REG_MMIO, 0x1768, 2, &mmADR_VUPDATE_LOCK_SET3[0], sizeof(mmADR_VUPDATE_LOCK_SET3)/sizeof(mmADR_VUPDATE_LOCK_SET3[0]), 0, 0 },
	{ "mmCUR0_VUPDATE_LOCK_SET3", REG_MMIO, 0x1769, 2, &mmCUR0_VUPDATE_LOCK_SET3[0], sizeof(mmCUR0_VUPDATE_LOCK_SET3)/sizeof(mmCUR0_VUPDATE_LOCK_SET3[0]), 0, 0 },
	{ "mmCUR1_VUPDATE_LOCK_SET3", REG_MMIO, 0x176a, 2, &mmCUR1_VUPDATE_LOCK_SET3[0], sizeof(mmCUR1_VUPDATE_LOCK_SET3)/sizeof(mmCUR1_VUPDATE_LOCK_SET3[0]), 0, 0 },
	{ "mmDC_PERFMON16_PERFCOUNTER_CNTL", REG_MMIO, 0x17a4, 2, &mmDC_PERFMON16_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON16_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON16_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON16_PERFCOUNTER_CNTL2", REG_MMIO, 0x17a5, 2, &mmDC_PERFMON16_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON16_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON16_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON16_PERFCOUNTER_STATE", REG_MMIO, 0x17a6, 2, &mmDC_PERFMON16_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON16_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON16_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON16_PERFMON_CNTL", REG_MMIO, 0x17a7, 2, &mmDC_PERFMON16_PERFMON_CNTL[0], sizeof(mmDC_PERFMON16_PERFMON_CNTL)/sizeof(mmDC_PERFMON16_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON16_PERFMON_CNTL2", REG_MMIO, 0x17a8, 2, &mmDC_PERFMON16_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON16_PERFMON_CNTL2)/sizeof(mmDC_PERFMON16_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON16_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x17a9, 2, &mmDC_PERFMON16_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON16_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON16_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON16_PERFMON_CVALUE_LOW", REG_MMIO, 0x17aa, 2, &mmDC_PERFMON16_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON16_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON16_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON16_PERFMON_HI", REG_MMIO, 0x17ab, 2, &mmDC_PERFMON16_PERFMON_HI[0], sizeof(mmDC_PERFMON16_PERFMON_HI)/sizeof(mmDC_PERFMON16_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON16_PERFMON_LOW", REG_MMIO, 0x17ac, 2, &mmDC_PERFMON16_PERFMON_LOW[0], sizeof(mmDC_PERFMON16_PERFMON_LOW)/sizeof(mmDC_PERFMON16_PERFMON_LOW[0]), 0, 0 },
	{ "mmABM0_BL1_PWM_AMBIENT_LIGHT_LEVEL", REG_MMIO, 0x17b0, 2, &mmABM0_BL1_PWM_AMBIENT_LIGHT_LEVEL[0], sizeof(mmABM0_BL1_PWM_AMBIENT_LIGHT_LEVEL)/sizeof(mmABM0_BL1_PWM_AMBIENT_LIGHT_LEVEL[0]), 0, 0 },
	{ "mmABM0_BL1_PWM_USER_LEVEL", REG_MMIO, 0x17b1, 2, &mmABM0_BL1_PWM_USER_LEVEL[0], sizeof(mmABM0_BL1_PWM_USER_LEVEL)/sizeof(mmABM0_BL1_PWM_USER_LEVEL[0]), 0, 0 },
	{ "mmABM0_BL1_PWM_TARGET_ABM_LEVEL", REG_MMIO, 0x17b2, 2, &mmABM0_BL1_PWM_TARGET_ABM_LEVEL[0], sizeof(mmABM0_BL1_PWM_TARGET_ABM_LEVEL)/sizeof(mmABM0_BL1_PWM_TARGET_ABM_LEVEL[0]), 0, 0 },
	{ "mmABM0_BL1_PWM_CURRENT_ABM_LEVEL", REG_MMIO, 0x17b3, 2, &mmABM0_BL1_PWM_CURRENT_ABM_LEVEL[0], sizeof(mmABM0_BL1_PWM_CURRENT_ABM_LEVEL)/sizeof(mmABM0_BL1_PWM_CURRENT_ABM_LEVEL[0]), 0, 0 },
	{ "mmABM0_BL1_PWM_FINAL_DUTY_CYCLE", REG_MMIO, 0x17b4, 2, &mmABM0_BL1_PWM_FINAL_DUTY_CYCLE[0], sizeof(mmABM0_BL1_PWM_FINAL_DUTY_CYCLE)/sizeof(mmABM0_BL1_PWM_FINAL_DUTY_CYCLE[0]), 0, 0 },
	{ "mmABM0_BL1_PWM_MINIMUM_DUTY_CYCLE", REG_MMIO, 0x17b5, 2, &mmABM0_BL1_PWM_MINIMUM_DUTY_CYCLE[0], sizeof(mmABM0_BL1_PWM_MINIMUM_DUTY_CYCLE)/sizeof(mmABM0_BL1_PWM_MINIMUM_DUTY_CYCLE[0]), 0, 0 },
	{ "mmABM0_BL1_PWM_ABM_CNTL", REG_MMIO, 0x17b6, 2, &mmABM0_BL1_PWM_ABM_CNTL[0], sizeof(mmABM0_BL1_PWM_ABM_CNTL)/sizeof(mmABM0_BL1_PWM_ABM_CNTL[0]), 0, 0 },
	{ "mmABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE", REG_MMIO, 0x17b7, 2, &mmABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE[0], sizeof(mmABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE)/sizeof(mmABM0_BL1_PWM_BL_UPDATE_SAMPLE_RATE[0]), 0, 0 },
	{ "mmABM0_BL1_PWM_GRP2_REG_LOCK", REG_MMIO, 0x17b8, 2, &mmABM0_BL1_PWM_GRP2_REG_LOCK[0], sizeof(mmABM0_BL1_PWM_GRP2_REG_LOCK)/sizeof(mmABM0_BL1_PWM_GRP2_REG_LOCK[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_CNTL", REG_MMIO, 0x17b9, 2, &mmABM0_DC_ABM1_CNTL[0], sizeof(mmABM0_DC_ABM1_CNTL)/sizeof(mmABM0_DC_ABM1_CNTL[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_IPCSC_COEFF_SEL", REG_MMIO, 0x17ba, 2, &mmABM0_DC_ABM1_IPCSC_COEFF_SEL[0], sizeof(mmABM0_DC_ABM1_IPCSC_COEFF_SEL)/sizeof(mmABM0_DC_ABM1_IPCSC_COEFF_SEL[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_0", REG_MMIO, 0x17bb, 2, &mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_0[0], sizeof(mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_0)/sizeof(mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_0[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_1", REG_MMIO, 0x17bc, 2, &mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_1[0], sizeof(mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_1)/sizeof(mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_1[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_2", REG_MMIO, 0x17bd, 2, &mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_2[0], sizeof(mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_2)/sizeof(mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_2[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_3", REG_MMIO, 0x17be, 2, &mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_3[0], sizeof(mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_3)/sizeof(mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_3[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_4", REG_MMIO, 0x17bf, 2, &mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_4[0], sizeof(mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_4)/sizeof(mmABM0_DC_ABM1_ACE_OFFSET_SLOPE_4[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_ACE_THRES_12", REG_MMIO, 0x17c0, 2, &mmABM0_DC_ABM1_ACE_THRES_12[0], sizeof(mmABM0_DC_ABM1_ACE_THRES_12)/sizeof(mmABM0_DC_ABM1_ACE_THRES_12[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_ACE_THRES_34", REG_MMIO, 0x17c1, 2, &mmABM0_DC_ABM1_ACE_THRES_34[0], sizeof(mmABM0_DC_ABM1_ACE_THRES_34)/sizeof(mmABM0_DC_ABM1_ACE_THRES_34[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_ACE_CNTL_MISC", REG_MMIO, 0x17c2, 2, &mmABM0_DC_ABM1_ACE_CNTL_MISC[0], sizeof(mmABM0_DC_ABM1_ACE_CNTL_MISC)/sizeof(mmABM0_DC_ABM1_ACE_CNTL_MISC[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HGLS_REG_READ_PROGRESS", REG_MMIO, 0x17c4, 2, &mmABM0_DC_ABM1_HGLS_REG_READ_PROGRESS[0], sizeof(mmABM0_DC_ABM1_HGLS_REG_READ_PROGRESS)/sizeof(mmABM0_DC_ABM1_HGLS_REG_READ_PROGRESS[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_MISC_CTRL", REG_MMIO, 0x17c5, 2, &mmABM0_DC_ABM1_HG_MISC_CTRL[0], sizeof(mmABM0_DC_ABM1_HG_MISC_CTRL)/sizeof(mmABM0_DC_ABM1_HG_MISC_CTRL[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_LS_SUM_OF_LUMA", REG_MMIO, 0x17c6, 2, &mmABM0_DC_ABM1_LS_SUM_OF_LUMA[0], sizeof(mmABM0_DC_ABM1_LS_SUM_OF_LUMA)/sizeof(mmABM0_DC_ABM1_LS_SUM_OF_LUMA[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_LS_MIN_MAX_LUMA", REG_MMIO, 0x17c7, 2, &mmABM0_DC_ABM1_LS_MIN_MAX_LUMA[0], sizeof(mmABM0_DC_ABM1_LS_MIN_MAX_LUMA)/sizeof(mmABM0_DC_ABM1_LS_MIN_MAX_LUMA[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA", REG_MMIO, 0x17c8, 2, &mmABM0_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA[0], sizeof(mmABM0_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA)/sizeof(mmABM0_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_LS_PIXEL_COUNT", REG_MMIO, 0x17c9, 2, &mmABM0_DC_ABM1_LS_PIXEL_COUNT[0], sizeof(mmABM0_DC_ABM1_LS_PIXEL_COUNT)/sizeof(mmABM0_DC_ABM1_LS_PIXEL_COUNT[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES", REG_MMIO, 0x17ca, 2, &mmABM0_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES[0], sizeof(mmABM0_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES)/sizeof(mmABM0_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT", REG_MMIO, 0x17cb, 2, &mmABM0_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT[0], sizeof(mmABM0_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT)/sizeof(mmABM0_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT", REG_MMIO, 0x17cc, 2, &mmABM0_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT[0], sizeof(mmABM0_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT)/sizeof(mmABM0_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_SAMPLE_RATE", REG_MMIO, 0x17cd, 2, &mmABM0_DC_ABM1_HG_SAMPLE_RATE[0], sizeof(mmABM0_DC_ABM1_HG_SAMPLE_RATE)/sizeof(mmABM0_DC_ABM1_HG_SAMPLE_RATE[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_LS_SAMPLE_RATE", REG_MMIO, 0x17ce, 2, &mmABM0_DC_ABM1_LS_SAMPLE_RATE[0], sizeof(mmABM0_DC_ABM1_LS_SAMPLE_RATE)/sizeof(mmABM0_DC_ABM1_LS_SAMPLE_RATE[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG", REG_MMIO, 0x17cf, 2, &mmABM0_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG[0], sizeof(mmABM0_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG)/sizeof(mmABM0_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX", REG_MMIO, 0x17d0, 2, &mmABM0_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX[0], sizeof(mmABM0_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX)/sizeof(mmABM0_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX", REG_MMIO, 0x17d1, 2, &mmABM0_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX[0], sizeof(mmABM0_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX)/sizeof(mmABM0_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX", REG_MMIO, 0x17d2, 2, &mmABM0_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX[0], sizeof(mmABM0_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX)/sizeof(mmABM0_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX", REG_MMIO, 0x17d3, 2, &mmABM0_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX[0], sizeof(mmABM0_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX)/sizeof(mmABM0_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_1", REG_MMIO, 0x17d4, 2, &mmABM0_DC_ABM1_HG_RESULT_1[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_1)/sizeof(mmABM0_DC_ABM1_HG_RESULT_1[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_2", REG_MMIO, 0x17d5, 2, &mmABM0_DC_ABM1_HG_RESULT_2[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_2)/sizeof(mmABM0_DC_ABM1_HG_RESULT_2[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_3", REG_MMIO, 0x17d6, 2, &mmABM0_DC_ABM1_HG_RESULT_3[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_3)/sizeof(mmABM0_DC_ABM1_HG_RESULT_3[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_4", REG_MMIO, 0x17d7, 2, &mmABM0_DC_ABM1_HG_RESULT_4[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_4)/sizeof(mmABM0_DC_ABM1_HG_RESULT_4[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_5", REG_MMIO, 0x17d8, 2, &mmABM0_DC_ABM1_HG_RESULT_5[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_5)/sizeof(mmABM0_DC_ABM1_HG_RESULT_5[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_6", REG_MMIO, 0x17d9, 2, &mmABM0_DC_ABM1_HG_RESULT_6[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_6)/sizeof(mmABM0_DC_ABM1_HG_RESULT_6[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_7", REG_MMIO, 0x17da, 2, &mmABM0_DC_ABM1_HG_RESULT_7[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_7)/sizeof(mmABM0_DC_ABM1_HG_RESULT_7[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_8", REG_MMIO, 0x17db, 2, &mmABM0_DC_ABM1_HG_RESULT_8[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_8)/sizeof(mmABM0_DC_ABM1_HG_RESULT_8[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_9", REG_MMIO, 0x17dc, 2, &mmABM0_DC_ABM1_HG_RESULT_9[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_9)/sizeof(mmABM0_DC_ABM1_HG_RESULT_9[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_10", REG_MMIO, 0x17dd, 2, &mmABM0_DC_ABM1_HG_RESULT_10[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_10)/sizeof(mmABM0_DC_ABM1_HG_RESULT_10[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_11", REG_MMIO, 0x17de, 2, &mmABM0_DC_ABM1_HG_RESULT_11[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_11)/sizeof(mmABM0_DC_ABM1_HG_RESULT_11[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_12", REG_MMIO, 0x17df, 2, &mmABM0_DC_ABM1_HG_RESULT_12[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_12)/sizeof(mmABM0_DC_ABM1_HG_RESULT_12[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_13", REG_MMIO, 0x17e0, 2, &mmABM0_DC_ABM1_HG_RESULT_13[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_13)/sizeof(mmABM0_DC_ABM1_HG_RESULT_13[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_14", REG_MMIO, 0x17e1, 2, &mmABM0_DC_ABM1_HG_RESULT_14[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_14)/sizeof(mmABM0_DC_ABM1_HG_RESULT_14[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_15", REG_MMIO, 0x17e2, 2, &mmABM0_DC_ABM1_HG_RESULT_15[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_15)/sizeof(mmABM0_DC_ABM1_HG_RESULT_15[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_16", REG_MMIO, 0x17e3, 2, &mmABM0_DC_ABM1_HG_RESULT_16[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_16)/sizeof(mmABM0_DC_ABM1_HG_RESULT_16[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_17", REG_MMIO, 0x17e4, 2, &mmABM0_DC_ABM1_HG_RESULT_17[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_17)/sizeof(mmABM0_DC_ABM1_HG_RESULT_17[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_18", REG_MMIO, 0x17e5, 2, &mmABM0_DC_ABM1_HG_RESULT_18[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_18)/sizeof(mmABM0_DC_ABM1_HG_RESULT_18[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_19", REG_MMIO, 0x17e6, 2, &mmABM0_DC_ABM1_HG_RESULT_19[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_19)/sizeof(mmABM0_DC_ABM1_HG_RESULT_19[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_20", REG_MMIO, 0x17e7, 2, &mmABM0_DC_ABM1_HG_RESULT_20[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_20)/sizeof(mmABM0_DC_ABM1_HG_RESULT_20[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_21", REG_MMIO, 0x17e8, 2, &mmABM0_DC_ABM1_HG_RESULT_21[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_21)/sizeof(mmABM0_DC_ABM1_HG_RESULT_21[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_22", REG_MMIO, 0x17e9, 2, &mmABM0_DC_ABM1_HG_RESULT_22[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_22)/sizeof(mmABM0_DC_ABM1_HG_RESULT_22[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_23", REG_MMIO, 0x17ea, 2, &mmABM0_DC_ABM1_HG_RESULT_23[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_23)/sizeof(mmABM0_DC_ABM1_HG_RESULT_23[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_HG_RESULT_24", REG_MMIO, 0x17eb, 2, &mmABM0_DC_ABM1_HG_RESULT_24[0], sizeof(mmABM0_DC_ABM1_HG_RESULT_24)/sizeof(mmABM0_DC_ABM1_HG_RESULT_24[0]), 0, 0 },
	{ "mmABM0_DC_ABM1_BL_MASTER_LOCK", REG_MMIO, 0x17ec, 2, &mmABM0_DC_ABM1_BL_MASTER_LOCK[0], sizeof(mmABM0_DC_ABM1_BL_MASTER_LOCK)/sizeof(mmABM0_DC_ABM1_BL_MASTER_LOCK[0]), 0, 0 },
	{ "mmABM1_BL1_PWM_AMBIENT_LIGHT_LEVEL", REG_MMIO, 0x17f6, 2, &mmABM1_BL1_PWM_AMBIENT_LIGHT_LEVEL[0], sizeof(mmABM1_BL1_PWM_AMBIENT_LIGHT_LEVEL)/sizeof(mmABM1_BL1_PWM_AMBIENT_LIGHT_LEVEL[0]), 0, 0 },
	{ "mmABM1_BL1_PWM_USER_LEVEL", REG_MMIO, 0x17f7, 2, &mmABM1_BL1_PWM_USER_LEVEL[0], sizeof(mmABM1_BL1_PWM_USER_LEVEL)/sizeof(mmABM1_BL1_PWM_USER_LEVEL[0]), 0, 0 },
	{ "mmABM1_BL1_PWM_TARGET_ABM_LEVEL", REG_MMIO, 0x17f8, 2, &mmABM1_BL1_PWM_TARGET_ABM_LEVEL[0], sizeof(mmABM1_BL1_PWM_TARGET_ABM_LEVEL)/sizeof(mmABM1_BL1_PWM_TARGET_ABM_LEVEL[0]), 0, 0 },
	{ "mmABM1_BL1_PWM_CURRENT_ABM_LEVEL", REG_MMIO, 0x17f9, 2, &mmABM1_BL1_PWM_CURRENT_ABM_LEVEL[0], sizeof(mmABM1_BL1_PWM_CURRENT_ABM_LEVEL)/sizeof(mmABM1_BL1_PWM_CURRENT_ABM_LEVEL[0]), 0, 0 },
	{ "mmABM1_BL1_PWM_FINAL_DUTY_CYCLE", REG_MMIO, 0x17fa, 2, &mmABM1_BL1_PWM_FINAL_DUTY_CYCLE[0], sizeof(mmABM1_BL1_PWM_FINAL_DUTY_CYCLE)/sizeof(mmABM1_BL1_PWM_FINAL_DUTY_CYCLE[0]), 0, 0 },
	{ "mmABM1_BL1_PWM_MINIMUM_DUTY_CYCLE", REG_MMIO, 0x17fb, 2, &mmABM1_BL1_PWM_MINIMUM_DUTY_CYCLE[0], sizeof(mmABM1_BL1_PWM_MINIMUM_DUTY_CYCLE)/sizeof(mmABM1_BL1_PWM_MINIMUM_DUTY_CYCLE[0]), 0, 0 },
	{ "mmABM1_BL1_PWM_ABM_CNTL", REG_MMIO, 0x17fc, 2, &mmABM1_BL1_PWM_ABM_CNTL[0], sizeof(mmABM1_BL1_PWM_ABM_CNTL)/sizeof(mmABM1_BL1_PWM_ABM_CNTL[0]), 0, 0 },
	{ "mmABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE", REG_MMIO, 0x17fd, 2, &mmABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE[0], sizeof(mmABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE)/sizeof(mmABM1_BL1_PWM_BL_UPDATE_SAMPLE_RATE[0]), 0, 0 },
	{ "mmABM1_BL1_PWM_GRP2_REG_LOCK", REG_MMIO, 0x17fe, 2, &mmABM1_BL1_PWM_GRP2_REG_LOCK[0], sizeof(mmABM1_BL1_PWM_GRP2_REG_LOCK)/sizeof(mmABM1_BL1_PWM_GRP2_REG_LOCK[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_CNTL", REG_MMIO, 0x17ff, 2, &mmABM1_DC_ABM1_CNTL[0], sizeof(mmABM1_DC_ABM1_CNTL)/sizeof(mmABM1_DC_ABM1_CNTL[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_IPCSC_COEFF_SEL", REG_MMIO, 0x1800, 2, &mmABM1_DC_ABM1_IPCSC_COEFF_SEL[0], sizeof(mmABM1_DC_ABM1_IPCSC_COEFF_SEL)/sizeof(mmABM1_DC_ABM1_IPCSC_COEFF_SEL[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_0", REG_MMIO, 0x1801, 2, &mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_0[0], sizeof(mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_0)/sizeof(mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_0[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_1", REG_MMIO, 0x1802, 2, &mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_1[0], sizeof(mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_1)/sizeof(mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_1[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_2", REG_MMIO, 0x1803, 2, &mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_2[0], sizeof(mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_2)/sizeof(mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_2[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_3", REG_MMIO, 0x1804, 2, &mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_3[0], sizeof(mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_3)/sizeof(mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_3[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_4", REG_MMIO, 0x1805, 2, &mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_4[0], sizeof(mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_4)/sizeof(mmABM1_DC_ABM1_ACE_OFFSET_SLOPE_4[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_ACE_THRES_12", REG_MMIO, 0x1806, 2, &mmABM1_DC_ABM1_ACE_THRES_12[0], sizeof(mmABM1_DC_ABM1_ACE_THRES_12)/sizeof(mmABM1_DC_ABM1_ACE_THRES_12[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_ACE_THRES_34", REG_MMIO, 0x1807, 2, &mmABM1_DC_ABM1_ACE_THRES_34[0], sizeof(mmABM1_DC_ABM1_ACE_THRES_34)/sizeof(mmABM1_DC_ABM1_ACE_THRES_34[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_ACE_CNTL_MISC", REG_MMIO, 0x1808, 2, &mmABM1_DC_ABM1_ACE_CNTL_MISC[0], sizeof(mmABM1_DC_ABM1_ACE_CNTL_MISC)/sizeof(mmABM1_DC_ABM1_ACE_CNTL_MISC[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HGLS_REG_READ_PROGRESS", REG_MMIO, 0x180a, 2, &mmABM1_DC_ABM1_HGLS_REG_READ_PROGRESS[0], sizeof(mmABM1_DC_ABM1_HGLS_REG_READ_PROGRESS)/sizeof(mmABM1_DC_ABM1_HGLS_REG_READ_PROGRESS[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_MISC_CTRL", REG_MMIO, 0x180b, 2, &mmABM1_DC_ABM1_HG_MISC_CTRL[0], sizeof(mmABM1_DC_ABM1_HG_MISC_CTRL)/sizeof(mmABM1_DC_ABM1_HG_MISC_CTRL[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_LS_SUM_OF_LUMA", REG_MMIO, 0x180c, 2, &mmABM1_DC_ABM1_LS_SUM_OF_LUMA[0], sizeof(mmABM1_DC_ABM1_LS_SUM_OF_LUMA)/sizeof(mmABM1_DC_ABM1_LS_SUM_OF_LUMA[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_LS_MIN_MAX_LUMA", REG_MMIO, 0x180d, 2, &mmABM1_DC_ABM1_LS_MIN_MAX_LUMA[0], sizeof(mmABM1_DC_ABM1_LS_MIN_MAX_LUMA)/sizeof(mmABM1_DC_ABM1_LS_MIN_MAX_LUMA[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA", REG_MMIO, 0x180e, 2, &mmABM1_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA[0], sizeof(mmABM1_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA)/sizeof(mmABM1_DC_ABM1_LS_FILTERED_MIN_MAX_LUMA[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_LS_PIXEL_COUNT", REG_MMIO, 0x180f, 2, &mmABM1_DC_ABM1_LS_PIXEL_COUNT[0], sizeof(mmABM1_DC_ABM1_LS_PIXEL_COUNT)/sizeof(mmABM1_DC_ABM1_LS_PIXEL_COUNT[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES", REG_MMIO, 0x1810, 2, &mmABM1_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES[0], sizeof(mmABM1_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES)/sizeof(mmABM1_DC_ABM1_LS_MIN_MAX_PIXEL_VALUE_THRES[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT", REG_MMIO, 0x1811, 2, &mmABM1_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT[0], sizeof(mmABM1_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT)/sizeof(mmABM1_DC_ABM1_LS_MIN_PIXEL_VALUE_COUNT[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT", REG_MMIO, 0x1812, 2, &mmABM1_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT[0], sizeof(mmABM1_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT)/sizeof(mmABM1_DC_ABM1_LS_MAX_PIXEL_VALUE_COUNT[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_SAMPLE_RATE", REG_MMIO, 0x1813, 2, &mmABM1_DC_ABM1_HG_SAMPLE_RATE[0], sizeof(mmABM1_DC_ABM1_HG_SAMPLE_RATE)/sizeof(mmABM1_DC_ABM1_HG_SAMPLE_RATE[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_LS_SAMPLE_RATE", REG_MMIO, 0x1814, 2, &mmABM1_DC_ABM1_LS_SAMPLE_RATE[0], sizeof(mmABM1_DC_ABM1_LS_SAMPLE_RATE)/sizeof(mmABM1_DC_ABM1_LS_SAMPLE_RATE[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG", REG_MMIO, 0x1815, 2, &mmABM1_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG[0], sizeof(mmABM1_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG)/sizeof(mmABM1_DC_ABM1_HG_BIN_1_32_SHIFT_FLAG[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX", REG_MMIO, 0x1816, 2, &mmABM1_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX[0], sizeof(mmABM1_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX)/sizeof(mmABM1_DC_ABM1_HG_BIN_1_8_SHIFT_INDEX[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX", REG_MMIO, 0x1817, 2, &mmABM1_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX[0], sizeof(mmABM1_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX)/sizeof(mmABM1_DC_ABM1_HG_BIN_9_16_SHIFT_INDEX[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX", REG_MMIO, 0x1818, 2, &mmABM1_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX[0], sizeof(mmABM1_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX)/sizeof(mmABM1_DC_ABM1_HG_BIN_17_24_SHIFT_INDEX[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX", REG_MMIO, 0x1819, 2, &mmABM1_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX[0], sizeof(mmABM1_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX)/sizeof(mmABM1_DC_ABM1_HG_BIN_25_32_SHIFT_INDEX[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_1", REG_MMIO, 0x181a, 2, &mmABM1_DC_ABM1_HG_RESULT_1[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_1)/sizeof(mmABM1_DC_ABM1_HG_RESULT_1[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_2", REG_MMIO, 0x181b, 2, &mmABM1_DC_ABM1_HG_RESULT_2[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_2)/sizeof(mmABM1_DC_ABM1_HG_RESULT_2[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_3", REG_MMIO, 0x181c, 2, &mmABM1_DC_ABM1_HG_RESULT_3[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_3)/sizeof(mmABM1_DC_ABM1_HG_RESULT_3[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_4", REG_MMIO, 0x181d, 2, &mmABM1_DC_ABM1_HG_RESULT_4[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_4)/sizeof(mmABM1_DC_ABM1_HG_RESULT_4[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_5", REG_MMIO, 0x181e, 2, &mmABM1_DC_ABM1_HG_RESULT_5[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_5)/sizeof(mmABM1_DC_ABM1_HG_RESULT_5[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_6", REG_MMIO, 0x181f, 2, &mmABM1_DC_ABM1_HG_RESULT_6[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_6)/sizeof(mmABM1_DC_ABM1_HG_RESULT_6[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_7", REG_MMIO, 0x1820, 2, &mmABM1_DC_ABM1_HG_RESULT_7[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_7)/sizeof(mmABM1_DC_ABM1_HG_RESULT_7[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_8", REG_MMIO, 0x1821, 2, &mmABM1_DC_ABM1_HG_RESULT_8[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_8)/sizeof(mmABM1_DC_ABM1_HG_RESULT_8[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_9", REG_MMIO, 0x1822, 2, &mmABM1_DC_ABM1_HG_RESULT_9[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_9)/sizeof(mmABM1_DC_ABM1_HG_RESULT_9[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_10", REG_MMIO, 0x1823, 2, &mmABM1_DC_ABM1_HG_RESULT_10[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_10)/sizeof(mmABM1_DC_ABM1_HG_RESULT_10[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_11", REG_MMIO, 0x1824, 2, &mmABM1_DC_ABM1_HG_RESULT_11[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_11)/sizeof(mmABM1_DC_ABM1_HG_RESULT_11[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_12", REG_MMIO, 0x1825, 2, &mmABM1_DC_ABM1_HG_RESULT_12[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_12)/sizeof(mmABM1_DC_ABM1_HG_RESULT_12[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_13", REG_MMIO, 0x1826, 2, &mmABM1_DC_ABM1_HG_RESULT_13[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_13)/sizeof(mmABM1_DC_ABM1_HG_RESULT_13[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_14", REG_MMIO, 0x1827, 2, &mmABM1_DC_ABM1_HG_RESULT_14[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_14)/sizeof(mmABM1_DC_ABM1_HG_RESULT_14[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_15", REG_MMIO, 0x1828, 2, &mmABM1_DC_ABM1_HG_RESULT_15[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_15)/sizeof(mmABM1_DC_ABM1_HG_RESULT_15[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_16", REG_MMIO, 0x1829, 2, &mmABM1_DC_ABM1_HG_RESULT_16[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_16)/sizeof(mmABM1_DC_ABM1_HG_RESULT_16[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_17", REG_MMIO, 0x182a, 2, &mmABM1_DC_ABM1_HG_RESULT_17[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_17)/sizeof(mmABM1_DC_ABM1_HG_RESULT_17[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_18", REG_MMIO, 0x182b, 2, &mmABM1_DC_ABM1_HG_RESULT_18[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_18)/sizeof(mmABM1_DC_ABM1_HG_RESULT_18[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_19", REG_MMIO, 0x182c, 2, &mmABM1_DC_ABM1_HG_RESULT_19[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_19)/sizeof(mmABM1_DC_ABM1_HG_RESULT_19[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_20", REG_MMIO, 0x182d, 2, &mmABM1_DC_ABM1_HG_RESULT_20[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_20)/sizeof(mmABM1_DC_ABM1_HG_RESULT_20[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_21", REG_MMIO, 0x182e, 2, &mmABM1_DC_ABM1_HG_RESULT_21[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_21)/sizeof(mmABM1_DC_ABM1_HG_RESULT_21[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_22", REG_MMIO, 0x182f, 2, &mmABM1_DC_ABM1_HG_RESULT_22[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_22)/sizeof(mmABM1_DC_ABM1_HG_RESULT_22[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_23", REG_MMIO, 0x1830, 2, &mmABM1_DC_ABM1_HG_RESULT_23[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_23)/sizeof(mmABM1_DC_ABM1_HG_RESULT_23[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_HG_RESULT_24", REG_MMIO, 0x1831, 2, &mmABM1_DC_ABM1_HG_RESULT_24[0], sizeof(mmABM1_DC_ABM1_HG_RESULT_24)/sizeof(mmABM1_DC_ABM1_HG_RESULT_24[0]), 0, 0 },
	{ "mmABM1_DC_ABM1_BL_MASTER_LOCK", REG_MMIO, 0x1832, 2, &mmABM1_DC_ABM1_BL_MASTER_LOCK[0], sizeof(mmABM1_DC_ABM1_BL_MASTER_LOCK)/sizeof(mmABM1_DC_ABM1_BL_MASTER_LOCK[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x183c, 2, &mmFMT0_FMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT0_FMT_CLAMP_COMPONENT_R)/sizeof(mmFMT0_FMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x183d, 2, &mmFMT0_FMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT0_FMT_CLAMP_COMPONENT_G)/sizeof(mmFMT0_FMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x183e, 2, &mmFMT0_FMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT0_FMT_CLAMP_COMPONENT_B)/sizeof(mmFMT0_FMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT0_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x183f, 2, &mmFMT0_FMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT0_FMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT0_FMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT0_FMT_CONTROL", REG_MMIO, 0x1840, 2, &mmFMT0_FMT_CONTROL[0], sizeof(mmFMT0_FMT_CONTROL)/sizeof(mmFMT0_FMT_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x1841, 2, &mmFMT0_FMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT0_FMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT0_FMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x1842, 2, &mmFMT0_FMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT0_FMT_DITHER_RAND_R_SEED)/sizeof(mmFMT0_FMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x1843, 2, &mmFMT0_FMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT0_FMT_DITHER_RAND_G_SEED)/sizeof(mmFMT0_FMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT0_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x1844, 2, &mmFMT0_FMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT0_FMT_DITHER_RAND_B_SEED)/sizeof(mmFMT0_FMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT0_FMT_CLAMP_CNTL", REG_MMIO, 0x1848, 2, &mmFMT0_FMT_CLAMP_CNTL[0], sizeof(mmFMT0_FMT_CLAMP_CNTL)/sizeof(mmFMT0_FMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL", REG_MMIO, 0x1849, 2, &mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0], sizeof(mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL)/sizeof(mmFMT0_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0]), 0, 0 },
	{ "mmFMT0_FMT_MAP420_MEMORY_CONTROL", REG_MMIO, 0x184a, 2, &mmFMT0_FMT_MAP420_MEMORY_CONTROL[0], sizeof(mmFMT0_FMT_MAP420_MEMORY_CONTROL)/sizeof(mmFMT0_FMT_MAP420_MEMORY_CONTROL[0]), 0, 0 },
	{ "mmOPPBUF0_OPPBUF_CONTROL", REG_MMIO, 0x1884, 2, &mmOPPBUF0_OPPBUF_CONTROL[0], sizeof(mmOPPBUF0_OPPBUF_CONTROL)/sizeof(mmOPPBUF0_OPPBUF_CONTROL[0]), 0, 0 },
	{ "mmOPPBUF0_OPPBUF_3D_PARAMETERS_0", REG_MMIO, 0x1885, 2, &mmOPPBUF0_OPPBUF_3D_PARAMETERS_0[0], sizeof(mmOPPBUF0_OPPBUF_3D_PARAMETERS_0)/sizeof(mmOPPBUF0_OPPBUF_3D_PARAMETERS_0[0]), 0, 0 },
	{ "mmOPPBUF0_OPPBUF_3D_PARAMETERS_1", REG_MMIO, 0x1886, 2, &mmOPPBUF0_OPPBUF_3D_PARAMETERS_1[0], sizeof(mmOPPBUF0_OPPBUF_3D_PARAMETERS_1)/sizeof(mmOPPBUF0_OPPBUF_3D_PARAMETERS_1[0]), 0, 0 },
	{ "mmOPP_PIPE0_OPP_PIPE_CONTROL", REG_MMIO, 0x188c, 2, &mmOPP_PIPE0_OPP_PIPE_CONTROL[0], sizeof(mmOPP_PIPE0_OPP_PIPE_CONTROL)/sizeof(mmOPP_PIPE0_OPP_PIPE_CONTROL[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL", REG_MMIO, 0x1891, 2, &mmOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL[0], sizeof(mmOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL)/sizeof(mmOPP_PIPE_CRC0_OPP_PIPE_CRC_CONTROL[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK", REG_MMIO, 0x1892, 2, &mmOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK[0], sizeof(mmOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK)/sizeof(mmOPP_PIPE_CRC0_OPP_PIPE_CRC_MASK[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0", REG_MMIO, 0x1893, 2, &mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0[0], sizeof(mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0)/sizeof(mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT0[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1", REG_MMIO, 0x1894, 2, &mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1[0], sizeof(mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1)/sizeof(mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT1[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2", REG_MMIO, 0x1895, 2, &mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2[0], sizeof(mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2)/sizeof(mmOPP_PIPE_CRC0_OPP_PIPE_CRC_RESULT2[0]), 0, 0 },
	{ "mmFMT1_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x1896, 2, &mmFMT1_FMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT1_FMT_CLAMP_COMPONENT_R)/sizeof(mmFMT1_FMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT1_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x1897, 2, &mmFMT1_FMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT1_FMT_CLAMP_COMPONENT_G)/sizeof(mmFMT1_FMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT1_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x1898, 2, &mmFMT1_FMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT1_FMT_CLAMP_COMPONENT_B)/sizeof(mmFMT1_FMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT1_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x1899, 2, &mmFMT1_FMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT1_FMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT1_FMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT1_FMT_CONTROL", REG_MMIO, 0x189a, 2, &mmFMT1_FMT_CONTROL[0], sizeof(mmFMT1_FMT_CONTROL)/sizeof(mmFMT1_FMT_CONTROL[0]), 0, 0 },
	{ "mmFMT1_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x189b, 2, &mmFMT1_FMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT1_FMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT1_FMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x189c, 2, &mmFMT1_FMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT1_FMT_DITHER_RAND_R_SEED)/sizeof(mmFMT1_FMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x189d, 2, &mmFMT1_FMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT1_FMT_DITHER_RAND_G_SEED)/sizeof(mmFMT1_FMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT1_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x189e, 2, &mmFMT1_FMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT1_FMT_DITHER_RAND_B_SEED)/sizeof(mmFMT1_FMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT1_FMT_CLAMP_CNTL", REG_MMIO, 0x18a2, 2, &mmFMT1_FMT_CLAMP_CNTL[0], sizeof(mmFMT1_FMT_CLAMP_CNTL)/sizeof(mmFMT1_FMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL", REG_MMIO, 0x18a3, 2, &mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0], sizeof(mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL)/sizeof(mmFMT1_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0]), 0, 0 },
	{ "mmFMT1_FMT_MAP420_MEMORY_CONTROL", REG_MMIO, 0x18a4, 2, &mmFMT1_FMT_MAP420_MEMORY_CONTROL[0], sizeof(mmFMT1_FMT_MAP420_MEMORY_CONTROL)/sizeof(mmFMT1_FMT_MAP420_MEMORY_CONTROL[0]), 0, 0 },
	{ "mmOPPBUF1_OPPBUF_CONTROL", REG_MMIO, 0x18de, 2, &mmOPPBUF1_OPPBUF_CONTROL[0], sizeof(mmOPPBUF1_OPPBUF_CONTROL)/sizeof(mmOPPBUF1_OPPBUF_CONTROL[0]), 0, 0 },
	{ "mmOPPBUF1_OPPBUF_3D_PARAMETERS_0", REG_MMIO, 0x18df, 2, &mmOPPBUF1_OPPBUF_3D_PARAMETERS_0[0], sizeof(mmOPPBUF1_OPPBUF_3D_PARAMETERS_0)/sizeof(mmOPPBUF1_OPPBUF_3D_PARAMETERS_0[0]), 0, 0 },
	{ "mmOPPBUF1_OPPBUF_3D_PARAMETERS_1", REG_MMIO, 0x18e0, 2, &mmOPPBUF1_OPPBUF_3D_PARAMETERS_1[0], sizeof(mmOPPBUF1_OPPBUF_3D_PARAMETERS_1)/sizeof(mmOPPBUF1_OPPBUF_3D_PARAMETERS_1[0]), 0, 0 },
	{ "mmOPP_PIPE1_OPP_PIPE_CONTROL", REG_MMIO, 0x18e6, 2, &mmOPP_PIPE1_OPP_PIPE_CONTROL[0], sizeof(mmOPP_PIPE1_OPP_PIPE_CONTROL)/sizeof(mmOPP_PIPE1_OPP_PIPE_CONTROL[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL", REG_MMIO, 0x18eb, 2, &mmOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL[0], sizeof(mmOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL)/sizeof(mmOPP_PIPE_CRC1_OPP_PIPE_CRC_CONTROL[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK", REG_MMIO, 0x18ec, 2, &mmOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK[0], sizeof(mmOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK)/sizeof(mmOPP_PIPE_CRC1_OPP_PIPE_CRC_MASK[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0", REG_MMIO, 0x18ed, 2, &mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0[0], sizeof(mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0)/sizeof(mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT0[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1", REG_MMIO, 0x18ee, 2, &mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1[0], sizeof(mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1)/sizeof(mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT1[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2", REG_MMIO, 0x18ef, 2, &mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2[0], sizeof(mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2)/sizeof(mmOPP_PIPE_CRC1_OPP_PIPE_CRC_RESULT2[0]), 0, 0 },
	{ "mmFMT2_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x18f0, 2, &mmFMT2_FMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT2_FMT_CLAMP_COMPONENT_R)/sizeof(mmFMT2_FMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT2_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x18f1, 2, &mmFMT2_FMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT2_FMT_CLAMP_COMPONENT_G)/sizeof(mmFMT2_FMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT2_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x18f2, 2, &mmFMT2_FMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT2_FMT_CLAMP_COMPONENT_B)/sizeof(mmFMT2_FMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT2_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x18f3, 2, &mmFMT2_FMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT2_FMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT2_FMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT2_FMT_CONTROL", REG_MMIO, 0x18f4, 2, &mmFMT2_FMT_CONTROL[0], sizeof(mmFMT2_FMT_CONTROL)/sizeof(mmFMT2_FMT_CONTROL[0]), 0, 0 },
	{ "mmFMT2_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x18f5, 2, &mmFMT2_FMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT2_FMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT2_FMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x18f6, 2, &mmFMT2_FMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT2_FMT_DITHER_RAND_R_SEED)/sizeof(mmFMT2_FMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x18f7, 2, &mmFMT2_FMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT2_FMT_DITHER_RAND_G_SEED)/sizeof(mmFMT2_FMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT2_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x18f8, 2, &mmFMT2_FMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT2_FMT_DITHER_RAND_B_SEED)/sizeof(mmFMT2_FMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT2_FMT_CLAMP_CNTL", REG_MMIO, 0x18fc, 2, &mmFMT2_FMT_CLAMP_CNTL[0], sizeof(mmFMT2_FMT_CLAMP_CNTL)/sizeof(mmFMT2_FMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL", REG_MMIO, 0x18fd, 2, &mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0], sizeof(mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL)/sizeof(mmFMT2_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0]), 0, 0 },
	{ "mmFMT2_FMT_MAP420_MEMORY_CONTROL", REG_MMIO, 0x18fe, 2, &mmFMT2_FMT_MAP420_MEMORY_CONTROL[0], sizeof(mmFMT2_FMT_MAP420_MEMORY_CONTROL)/sizeof(mmFMT2_FMT_MAP420_MEMORY_CONTROL[0]), 0, 0 },
	{ "mmOPPBUF2_OPPBUF_CONTROL", REG_MMIO, 0x1938, 2, &mmOPPBUF2_OPPBUF_CONTROL[0], sizeof(mmOPPBUF2_OPPBUF_CONTROL)/sizeof(mmOPPBUF2_OPPBUF_CONTROL[0]), 0, 0 },
	{ "mmOPPBUF2_OPPBUF_3D_PARAMETERS_0", REG_MMIO, 0x1939, 2, &mmOPPBUF2_OPPBUF_3D_PARAMETERS_0[0], sizeof(mmOPPBUF2_OPPBUF_3D_PARAMETERS_0)/sizeof(mmOPPBUF2_OPPBUF_3D_PARAMETERS_0[0]), 0, 0 },
	{ "mmOPPBUF2_OPPBUF_3D_PARAMETERS_1", REG_MMIO, 0x193a, 2, &mmOPPBUF2_OPPBUF_3D_PARAMETERS_1[0], sizeof(mmOPPBUF2_OPPBUF_3D_PARAMETERS_1)/sizeof(mmOPPBUF2_OPPBUF_3D_PARAMETERS_1[0]), 0, 0 },
	{ "mmOPP_PIPE2_OPP_PIPE_CONTROL", REG_MMIO, 0x1940, 2, &mmOPP_PIPE2_OPP_PIPE_CONTROL[0], sizeof(mmOPP_PIPE2_OPP_PIPE_CONTROL)/sizeof(mmOPP_PIPE2_OPP_PIPE_CONTROL[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC2_OPP_PIPE_CRC_CONTROL", REG_MMIO, 0x1945, 2, &mmOPP_PIPE_CRC2_OPP_PIPE_CRC_CONTROL[0], sizeof(mmOPP_PIPE_CRC2_OPP_PIPE_CRC_CONTROL)/sizeof(mmOPP_PIPE_CRC2_OPP_PIPE_CRC_CONTROL[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC2_OPP_PIPE_CRC_MASK", REG_MMIO, 0x1946, 2, &mmOPP_PIPE_CRC2_OPP_PIPE_CRC_MASK[0], sizeof(mmOPP_PIPE_CRC2_OPP_PIPE_CRC_MASK)/sizeof(mmOPP_PIPE_CRC2_OPP_PIPE_CRC_MASK[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT0", REG_MMIO, 0x1947, 2, &mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT0[0], sizeof(mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT0)/sizeof(mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT0[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT1", REG_MMIO, 0x1948, 2, &mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT1[0], sizeof(mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT1)/sizeof(mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT1[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT2", REG_MMIO, 0x1949, 2, &mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT2[0], sizeof(mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT2)/sizeof(mmOPP_PIPE_CRC2_OPP_PIPE_CRC_RESULT2[0]), 0, 0 },
	{ "mmFMT3_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x194a, 2, &mmFMT3_FMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT3_FMT_CLAMP_COMPONENT_R)/sizeof(mmFMT3_FMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT3_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x194b, 2, &mmFMT3_FMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT3_FMT_CLAMP_COMPONENT_G)/sizeof(mmFMT3_FMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT3_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x194c, 2, &mmFMT3_FMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT3_FMT_CLAMP_COMPONENT_B)/sizeof(mmFMT3_FMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT3_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x194d, 2, &mmFMT3_FMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT3_FMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT3_FMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT3_FMT_CONTROL", REG_MMIO, 0x194e, 2, &mmFMT3_FMT_CONTROL[0], sizeof(mmFMT3_FMT_CONTROL)/sizeof(mmFMT3_FMT_CONTROL[0]), 0, 0 },
	{ "mmFMT3_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x194f, 2, &mmFMT3_FMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT3_FMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT3_FMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x1950, 2, &mmFMT3_FMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT3_FMT_DITHER_RAND_R_SEED)/sizeof(mmFMT3_FMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x1951, 2, &mmFMT3_FMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT3_FMT_DITHER_RAND_G_SEED)/sizeof(mmFMT3_FMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT3_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x1952, 2, &mmFMT3_FMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT3_FMT_DITHER_RAND_B_SEED)/sizeof(mmFMT3_FMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT3_FMT_CLAMP_CNTL", REG_MMIO, 0x1956, 2, &mmFMT3_FMT_CLAMP_CNTL[0], sizeof(mmFMT3_FMT_CLAMP_CNTL)/sizeof(mmFMT3_FMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL", REG_MMIO, 0x1957, 2, &mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0], sizeof(mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL)/sizeof(mmFMT3_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0]), 0, 0 },
	{ "mmFMT3_FMT_MAP420_MEMORY_CONTROL", REG_MMIO, 0x1958, 2, &mmFMT3_FMT_MAP420_MEMORY_CONTROL[0], sizeof(mmFMT3_FMT_MAP420_MEMORY_CONTROL)/sizeof(mmFMT3_FMT_MAP420_MEMORY_CONTROL[0]), 0, 0 },
	{ "mmOPPBUF3_OPPBUF_CONTROL", REG_MMIO, 0x1992, 2, &mmOPPBUF3_OPPBUF_CONTROL[0], sizeof(mmOPPBUF3_OPPBUF_CONTROL)/sizeof(mmOPPBUF3_OPPBUF_CONTROL[0]), 0, 0 },
	{ "mmOPPBUF3_OPPBUF_3D_PARAMETERS_0", REG_MMIO, 0x1993, 2, &mmOPPBUF3_OPPBUF_3D_PARAMETERS_0[0], sizeof(mmOPPBUF3_OPPBUF_3D_PARAMETERS_0)/sizeof(mmOPPBUF3_OPPBUF_3D_PARAMETERS_0[0]), 0, 0 },
	{ "mmOPPBUF3_OPPBUF_3D_PARAMETERS_1", REG_MMIO, 0x1994, 2, &mmOPPBUF3_OPPBUF_3D_PARAMETERS_1[0], sizeof(mmOPPBUF3_OPPBUF_3D_PARAMETERS_1)/sizeof(mmOPPBUF3_OPPBUF_3D_PARAMETERS_1[0]), 0, 0 },
	{ "mmOPP_PIPE3_OPP_PIPE_CONTROL", REG_MMIO, 0x199a, 2, &mmOPP_PIPE3_OPP_PIPE_CONTROL[0], sizeof(mmOPP_PIPE3_OPP_PIPE_CONTROL)/sizeof(mmOPP_PIPE3_OPP_PIPE_CONTROL[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC3_OPP_PIPE_CRC_CONTROL", REG_MMIO, 0x199f, 2, &mmOPP_PIPE_CRC3_OPP_PIPE_CRC_CONTROL[0], sizeof(mmOPP_PIPE_CRC3_OPP_PIPE_CRC_CONTROL)/sizeof(mmOPP_PIPE_CRC3_OPP_PIPE_CRC_CONTROL[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC3_OPP_PIPE_CRC_MASK", REG_MMIO, 0x19a0, 2, &mmOPP_PIPE_CRC3_OPP_PIPE_CRC_MASK[0], sizeof(mmOPP_PIPE_CRC3_OPP_PIPE_CRC_MASK)/sizeof(mmOPP_PIPE_CRC3_OPP_PIPE_CRC_MASK[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT0", REG_MMIO, 0x19a1, 2, &mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT0[0], sizeof(mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT0)/sizeof(mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT0[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT1", REG_MMIO, 0x19a2, 2, &mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT1[0], sizeof(mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT1)/sizeof(mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT1[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT2", REG_MMIO, 0x19a3, 2, &mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT2[0], sizeof(mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT2)/sizeof(mmOPP_PIPE_CRC3_OPP_PIPE_CRC_RESULT2[0]), 0, 0 },
	{ "mmFMT4_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x19a4, 2, &mmFMT4_FMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT4_FMT_CLAMP_COMPONENT_R)/sizeof(mmFMT4_FMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT4_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x19a5, 2, &mmFMT4_FMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT4_FMT_CLAMP_COMPONENT_G)/sizeof(mmFMT4_FMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT4_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x19a6, 2, &mmFMT4_FMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT4_FMT_CLAMP_COMPONENT_B)/sizeof(mmFMT4_FMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT4_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x19a7, 2, &mmFMT4_FMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT4_FMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT4_FMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT4_FMT_CONTROL", REG_MMIO, 0x19a8, 2, &mmFMT4_FMT_CONTROL[0], sizeof(mmFMT4_FMT_CONTROL)/sizeof(mmFMT4_FMT_CONTROL[0]), 0, 0 },
	{ "mmFMT4_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x19a9, 2, &mmFMT4_FMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT4_FMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT4_FMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x19aa, 2, &mmFMT4_FMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT4_FMT_DITHER_RAND_R_SEED)/sizeof(mmFMT4_FMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x19ab, 2, &mmFMT4_FMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT4_FMT_DITHER_RAND_G_SEED)/sizeof(mmFMT4_FMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT4_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x19ac, 2, &mmFMT4_FMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT4_FMT_DITHER_RAND_B_SEED)/sizeof(mmFMT4_FMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT4_FMT_CLAMP_CNTL", REG_MMIO, 0x19b0, 2, &mmFMT4_FMT_CLAMP_CNTL[0], sizeof(mmFMT4_FMT_CLAMP_CNTL)/sizeof(mmFMT4_FMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL", REG_MMIO, 0x19b1, 2, &mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0], sizeof(mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL)/sizeof(mmFMT4_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0]), 0, 0 },
	{ "mmFMT4_FMT_MAP420_MEMORY_CONTROL", REG_MMIO, 0x19b2, 2, &mmFMT4_FMT_MAP420_MEMORY_CONTROL[0], sizeof(mmFMT4_FMT_MAP420_MEMORY_CONTROL)/sizeof(mmFMT4_FMT_MAP420_MEMORY_CONTROL[0]), 0, 0 },
	{ "mmOPPBUF4_OPPBUF_CONTROL", REG_MMIO, 0x19ec, 2, &mmOPPBUF4_OPPBUF_CONTROL[0], sizeof(mmOPPBUF4_OPPBUF_CONTROL)/sizeof(mmOPPBUF4_OPPBUF_CONTROL[0]), 0, 0 },
	{ "mmOPPBUF4_OPPBUF_3D_PARAMETERS_0", REG_MMIO, 0x19ed, 2, &mmOPPBUF4_OPPBUF_3D_PARAMETERS_0[0], sizeof(mmOPPBUF4_OPPBUF_3D_PARAMETERS_0)/sizeof(mmOPPBUF4_OPPBUF_3D_PARAMETERS_0[0]), 0, 0 },
	{ "mmOPPBUF4_OPPBUF_3D_PARAMETERS_1", REG_MMIO, 0x19ee, 2, &mmOPPBUF4_OPPBUF_3D_PARAMETERS_1[0], sizeof(mmOPPBUF4_OPPBUF_3D_PARAMETERS_1)/sizeof(mmOPPBUF4_OPPBUF_3D_PARAMETERS_1[0]), 0, 0 },
	{ "mmOPP_PIPE4_OPP_PIPE_CONTROL", REG_MMIO, 0x19f4, 2, &mmOPP_PIPE4_OPP_PIPE_CONTROL[0], sizeof(mmOPP_PIPE4_OPP_PIPE_CONTROL)/sizeof(mmOPP_PIPE4_OPP_PIPE_CONTROL[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC4_OPP_PIPE_CRC_CONTROL", REG_MMIO, 0x19f9, 2, &mmOPP_PIPE_CRC4_OPP_PIPE_CRC_CONTROL[0], sizeof(mmOPP_PIPE_CRC4_OPP_PIPE_CRC_CONTROL)/sizeof(mmOPP_PIPE_CRC4_OPP_PIPE_CRC_CONTROL[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC4_OPP_PIPE_CRC_MASK", REG_MMIO, 0x19fa, 2, &mmOPP_PIPE_CRC4_OPP_PIPE_CRC_MASK[0], sizeof(mmOPP_PIPE_CRC4_OPP_PIPE_CRC_MASK)/sizeof(mmOPP_PIPE_CRC4_OPP_PIPE_CRC_MASK[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT0", REG_MMIO, 0x19fb, 2, &mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT0[0], sizeof(mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT0)/sizeof(mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT0[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT1", REG_MMIO, 0x19fc, 2, &mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT1[0], sizeof(mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT1)/sizeof(mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT1[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT2", REG_MMIO, 0x19fd, 2, &mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT2[0], sizeof(mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT2)/sizeof(mmOPP_PIPE_CRC4_OPP_PIPE_CRC_RESULT2[0]), 0, 0 },
	{ "mmFMT5_FMT_CLAMP_COMPONENT_R", REG_MMIO, 0x19fe, 2, &mmFMT5_FMT_CLAMP_COMPONENT_R[0], sizeof(mmFMT5_FMT_CLAMP_COMPONENT_R)/sizeof(mmFMT5_FMT_CLAMP_COMPONENT_R[0]), 0, 0 },
	{ "mmFMT5_FMT_CLAMP_COMPONENT_G", REG_MMIO, 0x19ff, 2, &mmFMT5_FMT_CLAMP_COMPONENT_G[0], sizeof(mmFMT5_FMT_CLAMP_COMPONENT_G)/sizeof(mmFMT5_FMT_CLAMP_COMPONENT_G[0]), 0, 0 },
	{ "mmFMT5_FMT_CLAMP_COMPONENT_B", REG_MMIO, 0x1a00, 2, &mmFMT5_FMT_CLAMP_COMPONENT_B[0], sizeof(mmFMT5_FMT_CLAMP_COMPONENT_B)/sizeof(mmFMT5_FMT_CLAMP_COMPONENT_B[0]), 0, 0 },
	{ "mmFMT5_FMT_DYNAMIC_EXP_CNTL", REG_MMIO, 0x1a01, 2, &mmFMT5_FMT_DYNAMIC_EXP_CNTL[0], sizeof(mmFMT5_FMT_DYNAMIC_EXP_CNTL)/sizeof(mmFMT5_FMT_DYNAMIC_EXP_CNTL[0]), 0, 0 },
	{ "mmFMT5_FMT_CONTROL", REG_MMIO, 0x1a02, 2, &mmFMT5_FMT_CONTROL[0], sizeof(mmFMT5_FMT_CONTROL)/sizeof(mmFMT5_FMT_CONTROL[0]), 0, 0 },
	{ "mmFMT5_FMT_BIT_DEPTH_CONTROL", REG_MMIO, 0x1a03, 2, &mmFMT5_FMT_BIT_DEPTH_CONTROL[0], sizeof(mmFMT5_FMT_BIT_DEPTH_CONTROL)/sizeof(mmFMT5_FMT_BIT_DEPTH_CONTROL[0]), 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_R_SEED", REG_MMIO, 0x1a04, 2, &mmFMT5_FMT_DITHER_RAND_R_SEED[0], sizeof(mmFMT5_FMT_DITHER_RAND_R_SEED)/sizeof(mmFMT5_FMT_DITHER_RAND_R_SEED[0]), 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_G_SEED", REG_MMIO, 0x1a05, 2, &mmFMT5_FMT_DITHER_RAND_G_SEED[0], sizeof(mmFMT5_FMT_DITHER_RAND_G_SEED)/sizeof(mmFMT5_FMT_DITHER_RAND_G_SEED[0]), 0, 0 },
	{ "mmFMT5_FMT_DITHER_RAND_B_SEED", REG_MMIO, 0x1a06, 2, &mmFMT5_FMT_DITHER_RAND_B_SEED[0], sizeof(mmFMT5_FMT_DITHER_RAND_B_SEED)/sizeof(mmFMT5_FMT_DITHER_RAND_B_SEED[0]), 0, 0 },
	{ "mmFMT5_FMT_CLAMP_CNTL", REG_MMIO, 0x1a0a, 2, &mmFMT5_FMT_CLAMP_CNTL[0], sizeof(mmFMT5_FMT_CLAMP_CNTL)/sizeof(mmFMT5_FMT_CLAMP_CNTL[0]), 0, 0 },
	{ "mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL", REG_MMIO, 0x1a0b, 2, &mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0], sizeof(mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL)/sizeof(mmFMT5_FMT_SIDE_BY_SIDE_STEREO_CONTROL[0]), 0, 0 },
	{ "mmFMT5_FMT_MAP420_MEMORY_CONTROL", REG_MMIO, 0x1a0c, 2, &mmFMT5_FMT_MAP420_MEMORY_CONTROL[0], sizeof(mmFMT5_FMT_MAP420_MEMORY_CONTROL)/sizeof(mmFMT5_FMT_MAP420_MEMORY_CONTROL[0]), 0, 0 },
	{ "mmOPPBUF5_OPPBUF_CONTROL", REG_MMIO, 0x1a46, 2, &mmOPPBUF5_OPPBUF_CONTROL[0], sizeof(mmOPPBUF5_OPPBUF_CONTROL)/sizeof(mmOPPBUF5_OPPBUF_CONTROL[0]), 0, 0 },
	{ "mmOPPBUF5_OPPBUF_3D_PARAMETERS_0", REG_MMIO, 0x1a47, 2, &mmOPPBUF5_OPPBUF_3D_PARAMETERS_0[0], sizeof(mmOPPBUF5_OPPBUF_3D_PARAMETERS_0)/sizeof(mmOPPBUF5_OPPBUF_3D_PARAMETERS_0[0]), 0, 0 },
	{ "mmOPPBUF5_OPPBUF_3D_PARAMETERS_1", REG_MMIO, 0x1a48, 2, &mmOPPBUF5_OPPBUF_3D_PARAMETERS_1[0], sizeof(mmOPPBUF5_OPPBUF_3D_PARAMETERS_1)/sizeof(mmOPPBUF5_OPPBUF_3D_PARAMETERS_1[0]), 0, 0 },
	{ "mmOPP_PIPE5_OPP_PIPE_CONTROL", REG_MMIO, 0x1a4e, 2, &mmOPP_PIPE5_OPP_PIPE_CONTROL[0], sizeof(mmOPP_PIPE5_OPP_PIPE_CONTROL)/sizeof(mmOPP_PIPE5_OPP_PIPE_CONTROL[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC5_OPP_PIPE_CRC_CONTROL", REG_MMIO, 0x1a53, 2, &mmOPP_PIPE_CRC5_OPP_PIPE_CRC_CONTROL[0], sizeof(mmOPP_PIPE_CRC5_OPP_PIPE_CRC_CONTROL)/sizeof(mmOPP_PIPE_CRC5_OPP_PIPE_CRC_CONTROL[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC5_OPP_PIPE_CRC_MASK", REG_MMIO, 0x1a54, 2, &mmOPP_PIPE_CRC5_OPP_PIPE_CRC_MASK[0], sizeof(mmOPP_PIPE_CRC5_OPP_PIPE_CRC_MASK)/sizeof(mmOPP_PIPE_CRC5_OPP_PIPE_CRC_MASK[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT0", REG_MMIO, 0x1a55, 2, &mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT0[0], sizeof(mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT0)/sizeof(mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT0[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT1", REG_MMIO, 0x1a56, 2, &mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT1[0], sizeof(mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT1)/sizeof(mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT1[0]), 0, 0 },
	{ "mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT2", REG_MMIO, 0x1a57, 2, &mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT2[0], sizeof(mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT2)/sizeof(mmOPP_PIPE_CRC5_OPP_PIPE_CRC_RESULT2[0]), 0, 0 },
	{ "mmOPP_TOP_CLK_CONTROL", REG_MMIO, 0x1a5e, 2, &mmOPP_TOP_CLK_CONTROL[0], sizeof(mmOPP_TOP_CLK_CONTROL)/sizeof(mmOPP_TOP_CLK_CONTROL[0]), 0, 0 },
	{ "mmDC_PERFMON17_PERFCOUNTER_CNTL", REG_MMIO, 0x1abe, 2, &mmDC_PERFMON17_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON17_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON17_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON17_PERFCOUNTER_CNTL2", REG_MMIO, 0x1abf, 2, &mmDC_PERFMON17_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON17_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON17_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON17_PERFCOUNTER_STATE", REG_MMIO, 0x1ac0, 2, &mmDC_PERFMON17_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON17_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON17_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON17_PERFMON_CNTL", REG_MMIO, 0x1ac1, 2, &mmDC_PERFMON17_PERFMON_CNTL[0], sizeof(mmDC_PERFMON17_PERFMON_CNTL)/sizeof(mmDC_PERFMON17_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON17_PERFMON_CNTL2", REG_MMIO, 0x1ac2, 2, &mmDC_PERFMON17_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON17_PERFMON_CNTL2)/sizeof(mmDC_PERFMON17_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON17_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x1ac3, 2, &mmDC_PERFMON17_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON17_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON17_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON17_PERFMON_CVALUE_LOW", REG_MMIO, 0x1ac4, 2, &mmDC_PERFMON17_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON17_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON17_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON17_PERFMON_HI", REG_MMIO, 0x1ac5, 2, &mmDC_PERFMON17_PERFMON_HI[0], sizeof(mmDC_PERFMON17_PERFMON_HI)/sizeof(mmDC_PERFMON17_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON17_PERFMON_LOW", REG_MMIO, 0x1ac6, 2, &mmDC_PERFMON17_PERFMON_LOW[0], sizeof(mmDC_PERFMON17_PERFMON_LOW)/sizeof(mmDC_PERFMON17_PERFMON_LOW[0]), 0, 0 },
	{ "mmODM0_OPTC_INPUT_GLOBAL_CONTROL", REG_MMIO, 0x1aca, 2, &mmODM0_OPTC_INPUT_GLOBAL_CONTROL[0], sizeof(mmODM0_OPTC_INPUT_GLOBAL_CONTROL)/sizeof(mmODM0_OPTC_INPUT_GLOBAL_CONTROL[0]), 0, 0 },
	{ "mmODM0_OPTC_DATA_SOURCE_SELECT", REG_MMIO, 0x1acb, 2, &mmODM0_OPTC_DATA_SOURCE_SELECT[0], sizeof(mmODM0_OPTC_DATA_SOURCE_SELECT)/sizeof(mmODM0_OPTC_DATA_SOURCE_SELECT[0]), 0, 0 },
	{ "mmODM0_OPTC_INPUT_CLOCK_CONTROL", REG_MMIO, 0x1acd, 2, &mmODM0_OPTC_INPUT_CLOCK_CONTROL[0], sizeof(mmODM0_OPTC_INPUT_CLOCK_CONTROL)/sizeof(mmODM0_OPTC_INPUT_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmODM0_OPTC_INPUT_SPARE_REGISTER", REG_MMIO, 0x1acf, 2, &mmODM0_OPTC_INPUT_SPARE_REGISTER[0], sizeof(mmODM0_OPTC_INPUT_SPARE_REGISTER)/sizeof(mmODM0_OPTC_INPUT_SPARE_REGISTER[0]), 0, 0 },
	{ "mmODM1_OPTC_INPUT_GLOBAL_CONTROL", REG_MMIO, 0x1ada, 2, &mmODM1_OPTC_INPUT_GLOBAL_CONTROL[0], sizeof(mmODM1_OPTC_INPUT_GLOBAL_CONTROL)/sizeof(mmODM1_OPTC_INPUT_GLOBAL_CONTROL[0]), 0, 0 },
	{ "mmODM1_OPTC_DATA_SOURCE_SELECT", REG_MMIO, 0x1adb, 2, &mmODM1_OPTC_DATA_SOURCE_SELECT[0], sizeof(mmODM1_OPTC_DATA_SOURCE_SELECT)/sizeof(mmODM1_OPTC_DATA_SOURCE_SELECT[0]), 0, 0 },
	{ "mmODM1_OPTC_INPUT_CLOCK_CONTROL", REG_MMIO, 0x1add, 2, &mmODM1_OPTC_INPUT_CLOCK_CONTROL[0], sizeof(mmODM1_OPTC_INPUT_CLOCK_CONTROL)/sizeof(mmODM1_OPTC_INPUT_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmODM1_OPTC_INPUT_SPARE_REGISTER", REG_MMIO, 0x1adf, 2, &mmODM1_OPTC_INPUT_SPARE_REGISTER[0], sizeof(mmODM1_OPTC_INPUT_SPARE_REGISTER)/sizeof(mmODM1_OPTC_INPUT_SPARE_REGISTER[0]), 0, 0 },
	{ "mmODM2_OPTC_INPUT_GLOBAL_CONTROL", REG_MMIO, 0x1aea, 2, &mmODM2_OPTC_INPUT_GLOBAL_CONTROL[0], sizeof(mmODM2_OPTC_INPUT_GLOBAL_CONTROL)/sizeof(mmODM2_OPTC_INPUT_GLOBAL_CONTROL[0]), 0, 0 },
	{ "mmODM2_OPTC_DATA_SOURCE_SELECT", REG_MMIO, 0x1aeb, 2, &mmODM2_OPTC_DATA_SOURCE_SELECT[0], sizeof(mmODM2_OPTC_DATA_SOURCE_SELECT)/sizeof(mmODM2_OPTC_DATA_SOURCE_SELECT[0]), 0, 0 },
	{ "mmODM2_OPTC_INPUT_CLOCK_CONTROL", REG_MMIO, 0x1aed, 2, &mmODM2_OPTC_INPUT_CLOCK_CONTROL[0], sizeof(mmODM2_OPTC_INPUT_CLOCK_CONTROL)/sizeof(mmODM2_OPTC_INPUT_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmODM2_OPTC_INPUT_SPARE_REGISTER", REG_MMIO, 0x1aef, 2, &mmODM2_OPTC_INPUT_SPARE_REGISTER[0], sizeof(mmODM2_OPTC_INPUT_SPARE_REGISTER)/sizeof(mmODM2_OPTC_INPUT_SPARE_REGISTER[0]), 0, 0 },
	{ "mmODM3_OPTC_INPUT_GLOBAL_CONTROL", REG_MMIO, 0x1afa, 2, &mmODM3_OPTC_INPUT_GLOBAL_CONTROL[0], sizeof(mmODM3_OPTC_INPUT_GLOBAL_CONTROL)/sizeof(mmODM3_OPTC_INPUT_GLOBAL_CONTROL[0]), 0, 0 },
	{ "mmODM3_OPTC_DATA_SOURCE_SELECT", REG_MMIO, 0x1afb, 2, &mmODM3_OPTC_DATA_SOURCE_SELECT[0], sizeof(mmODM3_OPTC_DATA_SOURCE_SELECT)/sizeof(mmODM3_OPTC_DATA_SOURCE_SELECT[0]), 0, 0 },
	{ "mmODM3_OPTC_INPUT_CLOCK_CONTROL", REG_MMIO, 0x1afd, 2, &mmODM3_OPTC_INPUT_CLOCK_CONTROL[0], sizeof(mmODM3_OPTC_INPUT_CLOCK_CONTROL)/sizeof(mmODM3_OPTC_INPUT_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmODM3_OPTC_INPUT_SPARE_REGISTER", REG_MMIO, 0x1aff, 2, &mmODM3_OPTC_INPUT_SPARE_REGISTER[0], sizeof(mmODM3_OPTC_INPUT_SPARE_REGISTER)/sizeof(mmODM3_OPTC_INPUT_SPARE_REGISTER[0]), 0, 0 },
	{ "mmODM4_OPTC_INPUT_GLOBAL_CONTROL", REG_MMIO, 0x1b0a, 2, &mmODM4_OPTC_INPUT_GLOBAL_CONTROL[0], sizeof(mmODM4_OPTC_INPUT_GLOBAL_CONTROL)/sizeof(mmODM4_OPTC_INPUT_GLOBAL_CONTROL[0]), 0, 0 },
	{ "mmODM4_OPTC_DATA_SOURCE_SELECT", REG_MMIO, 0x1b0b, 2, &mmODM4_OPTC_DATA_SOURCE_SELECT[0], sizeof(mmODM4_OPTC_DATA_SOURCE_SELECT)/sizeof(mmODM4_OPTC_DATA_SOURCE_SELECT[0]), 0, 0 },
	{ "mmODM4_OPTC_INPUT_CLOCK_CONTROL", REG_MMIO, 0x1b0d, 2, &mmODM4_OPTC_INPUT_CLOCK_CONTROL[0], sizeof(mmODM4_OPTC_INPUT_CLOCK_CONTROL)/sizeof(mmODM4_OPTC_INPUT_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmODM4_OPTC_INPUT_SPARE_REGISTER", REG_MMIO, 0x1b0f, 2, &mmODM4_OPTC_INPUT_SPARE_REGISTER[0], sizeof(mmODM4_OPTC_INPUT_SPARE_REGISTER)/sizeof(mmODM4_OPTC_INPUT_SPARE_REGISTER[0]), 0, 0 },
	{ "mmODM5_OPTC_INPUT_GLOBAL_CONTROL", REG_MMIO, 0x1b1a, 2, &mmODM5_OPTC_INPUT_GLOBAL_CONTROL[0], sizeof(mmODM5_OPTC_INPUT_GLOBAL_CONTROL)/sizeof(mmODM5_OPTC_INPUT_GLOBAL_CONTROL[0]), 0, 0 },
	{ "mmODM5_OPTC_DATA_SOURCE_SELECT", REG_MMIO, 0x1b1b, 2, &mmODM5_OPTC_DATA_SOURCE_SELECT[0], sizeof(mmODM5_OPTC_DATA_SOURCE_SELECT)/sizeof(mmODM5_OPTC_DATA_SOURCE_SELECT[0]), 0, 0 },
	{ "mmODM5_OPTC_INPUT_CLOCK_CONTROL", REG_MMIO, 0x1b1d, 2, &mmODM5_OPTC_INPUT_CLOCK_CONTROL[0], sizeof(mmODM5_OPTC_INPUT_CLOCK_CONTROL)/sizeof(mmODM5_OPTC_INPUT_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmODM5_OPTC_INPUT_SPARE_REGISTER", REG_MMIO, 0x1b1f, 2, &mmODM5_OPTC_INPUT_SPARE_REGISTER[0], sizeof(mmODM5_OPTC_INPUT_SPARE_REGISTER)/sizeof(mmODM5_OPTC_INPUT_SPARE_REGISTER[0]), 0, 0 },
	{ "mmOTG0_OTG_H_TOTAL", REG_MMIO, 0x1b2a, 2, &mmOTG0_OTG_H_TOTAL[0], sizeof(mmOTG0_OTG_H_TOTAL)/sizeof(mmOTG0_OTG_H_TOTAL[0]), 0, 0 },
	{ "mmOTG0_OTG_H_BLANK_START_END", REG_MMIO, 0x1b2b, 2, &mmOTG0_OTG_H_BLANK_START_END[0], sizeof(mmOTG0_OTG_H_BLANK_START_END)/sizeof(mmOTG0_OTG_H_BLANK_START_END[0]), 0, 0 },
	{ "mmOTG0_OTG_H_SYNC_A", REG_MMIO, 0x1b2c, 2, &mmOTG0_OTG_H_SYNC_A[0], sizeof(mmOTG0_OTG_H_SYNC_A)/sizeof(mmOTG0_OTG_H_SYNC_A[0]), 0, 0 },
	{ "mmOTG0_OTG_H_SYNC_A_CNTL", REG_MMIO, 0x1b2d, 2, &mmOTG0_OTG_H_SYNC_A_CNTL[0], sizeof(mmOTG0_OTG_H_SYNC_A_CNTL)/sizeof(mmOTG0_OTG_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmOTG0_OTG_H_TIMING_CNTL", REG_MMIO, 0x1b2e, 2, &mmOTG0_OTG_H_TIMING_CNTL[0], sizeof(mmOTG0_OTG_H_TIMING_CNTL)/sizeof(mmOTG0_OTG_H_TIMING_CNTL[0]), 0, 0 },
	{ "mmOTG0_OTG_V_TOTAL", REG_MMIO, 0x1b2f, 2, &mmOTG0_OTG_V_TOTAL[0], sizeof(mmOTG0_OTG_V_TOTAL)/sizeof(mmOTG0_OTG_V_TOTAL[0]), 0, 0 },
	{ "mmOTG0_OTG_V_TOTAL_MIN", REG_MMIO, 0x1b30, 2, &mmOTG0_OTG_V_TOTAL_MIN[0], sizeof(mmOTG0_OTG_V_TOTAL_MIN)/sizeof(mmOTG0_OTG_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmOTG0_OTG_V_TOTAL_MAX", REG_MMIO, 0x1b31, 2, &mmOTG0_OTG_V_TOTAL_MAX[0], sizeof(mmOTG0_OTG_V_TOTAL_MAX)/sizeof(mmOTG0_OTG_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmOTG0_OTG_V_TOTAL_MID", REG_MMIO, 0x1b32, 2, &mmOTG0_OTG_V_TOTAL_MID[0], sizeof(mmOTG0_OTG_V_TOTAL_MID)/sizeof(mmOTG0_OTG_V_TOTAL_MID[0]), 0, 0 },
	{ "mmOTG0_OTG_V_TOTAL_CONTROL", REG_MMIO, 0x1b33, 2, &mmOTG0_OTG_V_TOTAL_CONTROL[0], sizeof(mmOTG0_OTG_V_TOTAL_CONTROL)/sizeof(mmOTG0_OTG_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_V_TOTAL_INT_STATUS", REG_MMIO, 0x1b34, 2, &mmOTG0_OTG_V_TOTAL_INT_STATUS[0], sizeof(mmOTG0_OTG_V_TOTAL_INT_STATUS)/sizeof(mmOTG0_OTG_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmOTG0_OTG_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1b35, 2, &mmOTG0_OTG_VSYNC_NOM_INT_STATUS[0], sizeof(mmOTG0_OTG_VSYNC_NOM_INT_STATUS)/sizeof(mmOTG0_OTG_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmOTG0_OTG_V_BLANK_START_END", REG_MMIO, 0x1b36, 2, &mmOTG0_OTG_V_BLANK_START_END[0], sizeof(mmOTG0_OTG_V_BLANK_START_END)/sizeof(mmOTG0_OTG_V_BLANK_START_END[0]), 0, 0 },
	{ "mmOTG0_OTG_V_SYNC_A", REG_MMIO, 0x1b37, 2, &mmOTG0_OTG_V_SYNC_A[0], sizeof(mmOTG0_OTG_V_SYNC_A)/sizeof(mmOTG0_OTG_V_SYNC_A[0]), 0, 0 },
	{ "mmOTG0_OTG_V_SYNC_A_CNTL", REG_MMIO, 0x1b38, 2, &mmOTG0_OTG_V_SYNC_A_CNTL[0], sizeof(mmOTG0_OTG_V_SYNC_A_CNTL)/sizeof(mmOTG0_OTG_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmOTG0_OTG_TRIGA_CNTL", REG_MMIO, 0x1b39, 2, &mmOTG0_OTG_TRIGA_CNTL[0], sizeof(mmOTG0_OTG_TRIGA_CNTL)/sizeof(mmOTG0_OTG_TRIGA_CNTL[0]), 0, 0 },
	{ "mmOTG0_OTG_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1b3a, 2, &mmOTG0_OTG_TRIGA_MANUAL_TRIG[0], sizeof(mmOTG0_OTG_TRIGA_MANUAL_TRIG)/sizeof(mmOTG0_OTG_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmOTG0_OTG_TRIGB_CNTL", REG_MMIO, 0x1b3b, 2, &mmOTG0_OTG_TRIGB_CNTL[0], sizeof(mmOTG0_OTG_TRIGB_CNTL)/sizeof(mmOTG0_OTG_TRIGB_CNTL[0]), 0, 0 },
	{ "mmOTG0_OTG_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1b3c, 2, &mmOTG0_OTG_TRIGB_MANUAL_TRIG[0], sizeof(mmOTG0_OTG_TRIGB_MANUAL_TRIG)/sizeof(mmOTG0_OTG_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmOTG0_OTG_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1b3d, 2, &mmOTG0_OTG_FORCE_COUNT_NOW_CNTL[0], sizeof(mmOTG0_OTG_FORCE_COUNT_NOW_CNTL)/sizeof(mmOTG0_OTG_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmOTG0_OTG_FLOW_CONTROL", REG_MMIO, 0x1b3e, 2, &mmOTG0_OTG_FLOW_CONTROL[0], sizeof(mmOTG0_OTG_FLOW_CONTROL)/sizeof(mmOTG0_OTG_FLOW_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1b3f, 2, &mmOTG0_OTG_STEREO_FORCE_NEXT_EYE[0], sizeof(mmOTG0_OTG_STEREO_FORCE_NEXT_EYE)/sizeof(mmOTG0_OTG_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmOTG0_OTG_AVSYNC_COUNTER", REG_MMIO, 0x1b40, 2, &mmOTG0_OTG_AVSYNC_COUNTER[0], sizeof(mmOTG0_OTG_AVSYNC_COUNTER)/sizeof(mmOTG0_OTG_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmOTG0_OTG_CONTROL", REG_MMIO, 0x1b41, 2, &mmOTG0_OTG_CONTROL[0], sizeof(mmOTG0_OTG_CONTROL)/sizeof(mmOTG0_OTG_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_BLANK_CONTROL", REG_MMIO, 0x1b42, 2, &mmOTG0_OTG_BLANK_CONTROL[0], sizeof(mmOTG0_OTG_BLANK_CONTROL)/sizeof(mmOTG0_OTG_BLANK_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_PIPE_ABORT_CONTROL", REG_MMIO, 0x1b43, 2, &mmOTG0_OTG_PIPE_ABORT_CONTROL[0], sizeof(mmOTG0_OTG_PIPE_ABORT_CONTROL)/sizeof(mmOTG0_OTG_PIPE_ABORT_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_INTERLACE_CONTROL", REG_MMIO, 0x1b44, 2, &mmOTG0_OTG_INTERLACE_CONTROL[0], sizeof(mmOTG0_OTG_INTERLACE_CONTROL)/sizeof(mmOTG0_OTG_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_INTERLACE_STATUS", REG_MMIO, 0x1b45, 2, &mmOTG0_OTG_INTERLACE_STATUS[0], sizeof(mmOTG0_OTG_INTERLACE_STATUS)/sizeof(mmOTG0_OTG_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmOTG0_OTG_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1b46, 2, &mmOTG0_OTG_FIELD_INDICATION_CONTROL[0], sizeof(mmOTG0_OTG_FIELD_INDICATION_CONTROL)/sizeof(mmOTG0_OTG_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_PIXEL_DATA_READBACK0", REG_MMIO, 0x1b47, 2, &mmOTG0_OTG_PIXEL_DATA_READBACK0[0], sizeof(mmOTG0_OTG_PIXEL_DATA_READBACK0)/sizeof(mmOTG0_OTG_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmOTG0_OTG_PIXEL_DATA_READBACK1", REG_MMIO, 0x1b48, 2, &mmOTG0_OTG_PIXEL_DATA_READBACK1[0], sizeof(mmOTG0_OTG_PIXEL_DATA_READBACK1)/sizeof(mmOTG0_OTG_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmOTG0_OTG_STATUS", REG_MMIO, 0x1b49, 2, &mmOTG0_OTG_STATUS[0], sizeof(mmOTG0_OTG_STATUS)/sizeof(mmOTG0_OTG_STATUS[0]), 0, 0 },
	{ "mmOTG0_OTG_STATUS_POSITION", REG_MMIO, 0x1b4a, 2, &mmOTG0_OTG_STATUS_POSITION[0], sizeof(mmOTG0_OTG_STATUS_POSITION)/sizeof(mmOTG0_OTG_STATUS_POSITION[0]), 0, 0 },
	{ "mmOTG0_OTG_NOM_VERT_POSITION", REG_MMIO, 0x1b4b, 2, &mmOTG0_OTG_NOM_VERT_POSITION[0], sizeof(mmOTG0_OTG_NOM_VERT_POSITION)/sizeof(mmOTG0_OTG_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmOTG0_OTG_STATUS_FRAME_COUNT", REG_MMIO, 0x1b4c, 2, &mmOTG0_OTG_STATUS_FRAME_COUNT[0], sizeof(mmOTG0_OTG_STATUS_FRAME_COUNT)/sizeof(mmOTG0_OTG_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmOTG0_OTG_STATUS_VF_COUNT", REG_MMIO, 0x1b4d, 2, &mmOTG0_OTG_STATUS_VF_COUNT[0], sizeof(mmOTG0_OTG_STATUS_VF_COUNT)/sizeof(mmOTG0_OTG_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmOTG0_OTG_STATUS_HV_COUNT", REG_MMIO, 0x1b4e, 2, &mmOTG0_OTG_STATUS_HV_COUNT[0], sizeof(mmOTG0_OTG_STATUS_HV_COUNT)/sizeof(mmOTG0_OTG_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmOTG0_OTG_COUNT_CONTROL", REG_MMIO, 0x1b4f, 2, &mmOTG0_OTG_COUNT_CONTROL[0], sizeof(mmOTG0_OTG_COUNT_CONTROL)/sizeof(mmOTG0_OTG_COUNT_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_COUNT_RESET", REG_MMIO, 0x1b50, 2, &mmOTG0_OTG_COUNT_RESET[0], sizeof(mmOTG0_OTG_COUNT_RESET)/sizeof(mmOTG0_OTG_COUNT_RESET[0]), 0, 0 },
	{ "mmOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1b51, 2, &mmOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmOTG0_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmOTG0_OTG_VERT_SYNC_CONTROL", REG_MMIO, 0x1b52, 2, &mmOTG0_OTG_VERT_SYNC_CONTROL[0], sizeof(mmOTG0_OTG_VERT_SYNC_CONTROL)/sizeof(mmOTG0_OTG_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_STEREO_STATUS", REG_MMIO, 0x1b53, 2, &mmOTG0_OTG_STEREO_STATUS[0], sizeof(mmOTG0_OTG_STEREO_STATUS)/sizeof(mmOTG0_OTG_STEREO_STATUS[0]), 0, 0 },
	{ "mmOTG0_OTG_STEREO_CONTROL", REG_MMIO, 0x1b54, 2, &mmOTG0_OTG_STEREO_CONTROL[0], sizeof(mmOTG0_OTG_STEREO_CONTROL)/sizeof(mmOTG0_OTG_STEREO_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_SNAPSHOT_STATUS", REG_MMIO, 0x1b55, 2, &mmOTG0_OTG_SNAPSHOT_STATUS[0], sizeof(mmOTG0_OTG_SNAPSHOT_STATUS)/sizeof(mmOTG0_OTG_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmOTG0_OTG_SNAPSHOT_CONTROL", REG_MMIO, 0x1b56, 2, &mmOTG0_OTG_SNAPSHOT_CONTROL[0], sizeof(mmOTG0_OTG_SNAPSHOT_CONTROL)/sizeof(mmOTG0_OTG_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_SNAPSHOT_POSITION", REG_MMIO, 0x1b57, 2, &mmOTG0_OTG_SNAPSHOT_POSITION[0], sizeof(mmOTG0_OTG_SNAPSHOT_POSITION)/sizeof(mmOTG0_OTG_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmOTG0_OTG_SNAPSHOT_FRAME", REG_MMIO, 0x1b58, 2, &mmOTG0_OTG_SNAPSHOT_FRAME[0], sizeof(mmOTG0_OTG_SNAPSHOT_FRAME)/sizeof(mmOTG0_OTG_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmOTG0_OTG_INTERRUPT_CONTROL", REG_MMIO, 0x1b59, 2, &mmOTG0_OTG_INTERRUPT_CONTROL[0], sizeof(mmOTG0_OTG_INTERRUPT_CONTROL)/sizeof(mmOTG0_OTG_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_UPDATE_LOCK", REG_MMIO, 0x1b5a, 2, &mmOTG0_OTG_UPDATE_LOCK[0], sizeof(mmOTG0_OTG_UPDATE_LOCK)/sizeof(mmOTG0_OTG_UPDATE_LOCK[0]), 0, 0 },
	{ "mmOTG0_OTG_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1b5b, 2, &mmOTG0_OTG_DOUBLE_BUFFER_CONTROL[0], sizeof(mmOTG0_OTG_DOUBLE_BUFFER_CONTROL)/sizeof(mmOTG0_OTG_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_TEST_PATTERN_CONTROL", REG_MMIO, 0x1b5c, 2, &mmOTG0_OTG_TEST_PATTERN_CONTROL[0], sizeof(mmOTG0_OTG_TEST_PATTERN_CONTROL)/sizeof(mmOTG0_OTG_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1b5d, 2, &mmOTG0_OTG_TEST_PATTERN_PARAMETERS[0], sizeof(mmOTG0_OTG_TEST_PATTERN_PARAMETERS)/sizeof(mmOTG0_OTG_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmOTG0_OTG_TEST_PATTERN_COLOR", REG_MMIO, 0x1b5e, 2, &mmOTG0_OTG_TEST_PATTERN_COLOR[0], sizeof(mmOTG0_OTG_TEST_PATTERN_COLOR)/sizeof(mmOTG0_OTG_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmOTG0_OTG_MASTER_EN", REG_MMIO, 0x1b5f, 2, &mmOTG0_OTG_MASTER_EN[0], sizeof(mmOTG0_OTG_MASTER_EN)/sizeof(mmOTG0_OTG_MASTER_EN[0]), 0, 0 },
	{ "mmOTG0_OTG_BLANK_DATA_COLOR", REG_MMIO, 0x1b61, 2, &mmOTG0_OTG_BLANK_DATA_COLOR[0], sizeof(mmOTG0_OTG_BLANK_DATA_COLOR)/sizeof(mmOTG0_OTG_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmOTG0_OTG_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x1b62, 2, &mmOTG0_OTG_BLANK_DATA_COLOR_EXT[0], sizeof(mmOTG0_OTG_BLANK_DATA_COLOR_EXT)/sizeof(mmOTG0_OTG_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmOTG0_OTG_BLACK_COLOR", REG_MMIO, 0x1b63, 2, &mmOTG0_OTG_BLACK_COLOR[0], sizeof(mmOTG0_OTG_BLACK_COLOR)/sizeof(mmOTG0_OTG_BLACK_COLOR[0]), 0, 0 },
	{ "mmOTG0_OTG_BLACK_COLOR_EXT", REG_MMIO, 0x1b64, 2, &mmOTG0_OTG_BLACK_COLOR_EXT[0], sizeof(mmOTG0_OTG_BLACK_COLOR_EXT)/sizeof(mmOTG0_OTG_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmOTG0_OTG_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1b65, 2, &mmOTG0_OTG_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmOTG0_OTG_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmOTG0_OTG_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1b66, 2, &mmOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmOTG0_OTG_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1b67, 2, &mmOTG0_OTG_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmOTG0_OTG_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmOTG0_OTG_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1b68, 2, &mmOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmOTG0_OTG_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1b69, 2, &mmOTG0_OTG_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmOTG0_OTG_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmOTG0_OTG_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1b6a, 2, &mmOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmOTG0_OTG_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC_CNTL", REG_MMIO, 0x1b6b, 2, &mmOTG0_OTG_CRC_CNTL[0], sizeof(mmOTG0_OTG_CRC_CNTL)/sizeof(mmOTG0_OTG_CRC_CNTL[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1b6c, 2, &mmOTG0_OTG_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmOTG0_OTG_CRC0_WINDOWA_X_CONTROL)/sizeof(mmOTG0_OTG_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1b6d, 2, &mmOTG0_OTG_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmOTG0_OTG_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmOTG0_OTG_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1b6e, 2, &mmOTG0_OTG_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmOTG0_OTG_CRC0_WINDOWB_X_CONTROL)/sizeof(mmOTG0_OTG_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1b6f, 2, &mmOTG0_OTG_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmOTG0_OTG_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmOTG0_OTG_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC0_DATA_RG", REG_MMIO, 0x1b70, 2, &mmOTG0_OTG_CRC0_DATA_RG[0], sizeof(mmOTG0_OTG_CRC0_DATA_RG)/sizeof(mmOTG0_OTG_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC0_DATA_B", REG_MMIO, 0x1b71, 2, &mmOTG0_OTG_CRC0_DATA_B[0], sizeof(mmOTG0_OTG_CRC0_DATA_B)/sizeof(mmOTG0_OTG_CRC0_DATA_B[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x1b72, 2, &mmOTG0_OTG_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmOTG0_OTG_CRC1_WINDOWA_X_CONTROL)/sizeof(mmOTG0_OTG_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x1b73, 2, &mmOTG0_OTG_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmOTG0_OTG_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmOTG0_OTG_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1b74, 2, &mmOTG0_OTG_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmOTG0_OTG_CRC1_WINDOWB_X_CONTROL)/sizeof(mmOTG0_OTG_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1b75, 2, &mmOTG0_OTG_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmOTG0_OTG_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmOTG0_OTG_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC1_DATA_RG", REG_MMIO, 0x1b76, 2, &mmOTG0_OTG_CRC1_DATA_RG[0], sizeof(mmOTG0_OTG_CRC1_DATA_RG)/sizeof(mmOTG0_OTG_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC1_DATA_B", REG_MMIO, 0x1b77, 2, &mmOTG0_OTG_CRC1_DATA_B[0], sizeof(mmOTG0_OTG_CRC1_DATA_B)/sizeof(mmOTG0_OTG_CRC1_DATA_B[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC2_DATA_RG", REG_MMIO, 0x1b78, 2, &mmOTG0_OTG_CRC2_DATA_RG[0], sizeof(mmOTG0_OTG_CRC2_DATA_RG)/sizeof(mmOTG0_OTG_CRC2_DATA_RG[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC2_DATA_B", REG_MMIO, 0x1b79, 2, &mmOTG0_OTG_CRC2_DATA_B[0], sizeof(mmOTG0_OTG_CRC2_DATA_B)/sizeof(mmOTG0_OTG_CRC2_DATA_B[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC3_DATA_RG", REG_MMIO, 0x1b7a, 2, &mmOTG0_OTG_CRC3_DATA_RG[0], sizeof(mmOTG0_OTG_CRC3_DATA_RG)/sizeof(mmOTG0_OTG_CRC3_DATA_RG[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC3_DATA_B", REG_MMIO, 0x1b7b, 2, &mmOTG0_OTG_CRC3_DATA_B[0], sizeof(mmOTG0_OTG_CRC3_DATA_B)/sizeof(mmOTG0_OTG_CRC3_DATA_B[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1b7c, 2, &mmOTG0_OTG_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmOTG0_OTG_CRC_SIG_RED_GREEN_MASK)/sizeof(mmOTG0_OTG_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1b7d, 2, &mmOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmOTG0_OTG_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmOTG0_OTG_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1b84, 2, &mmOTG0_OTG_STATIC_SCREEN_CONTROL[0], sizeof(mmOTG0_OTG_STATIC_SCREEN_CONTROL)/sizeof(mmOTG0_OTG_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1b85, 2, &mmOTG0_OTG_3D_STRUCTURE_CONTROL[0], sizeof(mmOTG0_OTG_3D_STRUCTURE_CONTROL)/sizeof(mmOTG0_OTG_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_GSL_VSYNC_GAP", REG_MMIO, 0x1b86, 2, &mmOTG0_OTG_GSL_VSYNC_GAP[0], sizeof(mmOTG0_OTG_GSL_VSYNC_GAP)/sizeof(mmOTG0_OTG_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmOTG0_OTG_MASTER_UPDATE_MODE", REG_MMIO, 0x1b87, 2, &mmOTG0_OTG_MASTER_UPDATE_MODE[0], sizeof(mmOTG0_OTG_MASTER_UPDATE_MODE)/sizeof(mmOTG0_OTG_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmOTG0_OTG_CLOCK_CONTROL", REG_MMIO, 0x1b88, 2, &mmOTG0_OTG_CLOCK_CONTROL[0], sizeof(mmOTG0_OTG_CLOCK_CONTROL)/sizeof(mmOTG0_OTG_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_VSTARTUP_PARAM", REG_MMIO, 0x1b89, 2, &mmOTG0_OTG_VSTARTUP_PARAM[0], sizeof(mmOTG0_OTG_VSTARTUP_PARAM)/sizeof(mmOTG0_OTG_VSTARTUP_PARAM[0]), 0, 0 },
	{ "mmOTG0_OTG_VUPDATE_PARAM", REG_MMIO, 0x1b8a, 2, &mmOTG0_OTG_VUPDATE_PARAM[0], sizeof(mmOTG0_OTG_VUPDATE_PARAM)/sizeof(mmOTG0_OTG_VUPDATE_PARAM[0]), 0, 0 },
	{ "mmOTG0_OTG_VREADY_PARAM", REG_MMIO, 0x1b8b, 2, &mmOTG0_OTG_VREADY_PARAM[0], sizeof(mmOTG0_OTG_VREADY_PARAM)/sizeof(mmOTG0_OTG_VREADY_PARAM[0]), 0, 0 },
	{ "mmOTG0_OTG_GLOBAL_SYNC_STATUS", REG_MMIO, 0x1b8c, 2, &mmOTG0_OTG_GLOBAL_SYNC_STATUS[0], sizeof(mmOTG0_OTG_GLOBAL_SYNC_STATUS)/sizeof(mmOTG0_OTG_GLOBAL_SYNC_STATUS[0]), 0, 0 },
	{ "mmOTG0_OTG_MASTER_UPDATE_LOCK", REG_MMIO, 0x1b8d, 2, &mmOTG0_OTG_MASTER_UPDATE_LOCK[0], sizeof(mmOTG0_OTG_MASTER_UPDATE_LOCK)/sizeof(mmOTG0_OTG_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmOTG0_OTG_GSL_CONTROL", REG_MMIO, 0x1b8e, 2, &mmOTG0_OTG_GSL_CONTROL[0], sizeof(mmOTG0_OTG_GSL_CONTROL)/sizeof(mmOTG0_OTG_GSL_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_GSL_WINDOW_X", REG_MMIO, 0x1b8f, 2, &mmOTG0_OTG_GSL_WINDOW_X[0], sizeof(mmOTG0_OTG_GSL_WINDOW_X)/sizeof(mmOTG0_OTG_GSL_WINDOW_X[0]), 0, 0 },
	{ "mmOTG0_OTG_GSL_WINDOW_Y", REG_MMIO, 0x1b90, 2, &mmOTG0_OTG_GSL_WINDOW_Y[0], sizeof(mmOTG0_OTG_GSL_WINDOW_Y)/sizeof(mmOTG0_OTG_GSL_WINDOW_Y[0]), 0, 0 },
	{ "mmOTG0_OTG_VUPDATE_KEEPOUT", REG_MMIO, 0x1b91, 2, &mmOTG0_OTG_VUPDATE_KEEPOUT[0], sizeof(mmOTG0_OTG_VUPDATE_KEEPOUT)/sizeof(mmOTG0_OTG_VUPDATE_KEEPOUT[0]), 0, 0 },
	{ "mmOTG0_OTG_GLOBAL_CONTROL0", REG_MMIO, 0x1b92, 2, &mmOTG0_OTG_GLOBAL_CONTROL0[0], sizeof(mmOTG0_OTG_GLOBAL_CONTROL0)/sizeof(mmOTG0_OTG_GLOBAL_CONTROL0[0]), 0, 0 },
	{ "mmOTG0_OTG_GLOBAL_CONTROL1", REG_MMIO, 0x1b93, 2, &mmOTG0_OTG_GLOBAL_CONTROL1[0], sizeof(mmOTG0_OTG_GLOBAL_CONTROL1)/sizeof(mmOTG0_OTG_GLOBAL_CONTROL1[0]), 0, 0 },
	{ "mmOTG0_OTG_GLOBAL_CONTROL2", REG_MMIO, 0x1b94, 2, &mmOTG0_OTG_GLOBAL_CONTROL2[0], sizeof(mmOTG0_OTG_GLOBAL_CONTROL2)/sizeof(mmOTG0_OTG_GLOBAL_CONTROL2[0]), 0, 0 },
	{ "mmOTG0_OTG_GLOBAL_CONTROL3", REG_MMIO, 0x1b95, 2, &mmOTG0_OTG_GLOBAL_CONTROL3[0], sizeof(mmOTG0_OTG_GLOBAL_CONTROL3)/sizeof(mmOTG0_OTG_GLOBAL_CONTROL3[0]), 0, 0 },
	{ "mmOTG0_OTG_TRIG_MANUAL_CONTROL", REG_MMIO, 0x1b96, 2, &mmOTG0_OTG_TRIG_MANUAL_CONTROL[0], sizeof(mmOTG0_OTG_TRIG_MANUAL_CONTROL)/sizeof(mmOTG0_OTG_TRIG_MANUAL_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_MANUAL_FLOW_CONTROL", REG_MMIO, 0x1b97, 2, &mmOTG0_OTG_MANUAL_FLOW_CONTROL[0], sizeof(mmOTG0_OTG_MANUAL_FLOW_CONTROL)/sizeof(mmOTG0_OTG_MANUAL_FLOW_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_RANGE_TIMING_INT_STATUS", REG_MMIO, 0x1b98, 2, &mmOTG0_OTG_RANGE_TIMING_INT_STATUS[0], sizeof(mmOTG0_OTG_RANGE_TIMING_INT_STATUS)/sizeof(mmOTG0_OTG_RANGE_TIMING_INT_STATUS[0]), 0, 0 },
	{ "mmOTG0_OTG_DRR_CONTROL", REG_MMIO, 0x1b99, 2, &mmOTG0_OTG_DRR_CONTROL[0], sizeof(mmOTG0_OTG_DRR_CONTROL)/sizeof(mmOTG0_OTG_DRR_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_REQUEST_CONTROL", REG_MMIO, 0x1b9a, 2, &mmOTG0_OTG_REQUEST_CONTROL[0], sizeof(mmOTG0_OTG_REQUEST_CONTROL)/sizeof(mmOTG0_OTG_REQUEST_CONTROL[0]), 0, 0 },
	{ "mmOTG0_OTG_SPARE_REGISTER", REG_MMIO, 0x1b9b, 2, &mmOTG0_OTG_SPARE_REGISTER[0], sizeof(mmOTG0_OTG_SPARE_REGISTER)/sizeof(mmOTG0_OTG_SPARE_REGISTER[0]), 0, 0 },
	{ "mmOTG1_OTG_H_TOTAL", REG_MMIO, 0x1baa, 2, &mmOTG1_OTG_H_TOTAL[0], sizeof(mmOTG1_OTG_H_TOTAL)/sizeof(mmOTG1_OTG_H_TOTAL[0]), 0, 0 },
	{ "mmOTG1_OTG_H_BLANK_START_END", REG_MMIO, 0x1bab, 2, &mmOTG1_OTG_H_BLANK_START_END[0], sizeof(mmOTG1_OTG_H_BLANK_START_END)/sizeof(mmOTG1_OTG_H_BLANK_START_END[0]), 0, 0 },
	{ "mmOTG1_OTG_H_SYNC_A", REG_MMIO, 0x1bac, 2, &mmOTG1_OTG_H_SYNC_A[0], sizeof(mmOTG1_OTG_H_SYNC_A)/sizeof(mmOTG1_OTG_H_SYNC_A[0]), 0, 0 },
	{ "mmOTG1_OTG_H_SYNC_A_CNTL", REG_MMIO, 0x1bad, 2, &mmOTG1_OTG_H_SYNC_A_CNTL[0], sizeof(mmOTG1_OTG_H_SYNC_A_CNTL)/sizeof(mmOTG1_OTG_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmOTG1_OTG_H_TIMING_CNTL", REG_MMIO, 0x1bae, 2, &mmOTG1_OTG_H_TIMING_CNTL[0], sizeof(mmOTG1_OTG_H_TIMING_CNTL)/sizeof(mmOTG1_OTG_H_TIMING_CNTL[0]), 0, 0 },
	{ "mmOTG1_OTG_V_TOTAL", REG_MMIO, 0x1baf, 2, &mmOTG1_OTG_V_TOTAL[0], sizeof(mmOTG1_OTG_V_TOTAL)/sizeof(mmOTG1_OTG_V_TOTAL[0]), 0, 0 },
	{ "mmOTG1_OTG_V_TOTAL_MIN", REG_MMIO, 0x1bb0, 2, &mmOTG1_OTG_V_TOTAL_MIN[0], sizeof(mmOTG1_OTG_V_TOTAL_MIN)/sizeof(mmOTG1_OTG_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmOTG1_OTG_V_TOTAL_MAX", REG_MMIO, 0x1bb1, 2, &mmOTG1_OTG_V_TOTAL_MAX[0], sizeof(mmOTG1_OTG_V_TOTAL_MAX)/sizeof(mmOTG1_OTG_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmOTG1_OTG_V_TOTAL_MID", REG_MMIO, 0x1bb2, 2, &mmOTG1_OTG_V_TOTAL_MID[0], sizeof(mmOTG1_OTG_V_TOTAL_MID)/sizeof(mmOTG1_OTG_V_TOTAL_MID[0]), 0, 0 },
	{ "mmOTG1_OTG_V_TOTAL_CONTROL", REG_MMIO, 0x1bb3, 2, &mmOTG1_OTG_V_TOTAL_CONTROL[0], sizeof(mmOTG1_OTG_V_TOTAL_CONTROL)/sizeof(mmOTG1_OTG_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_V_TOTAL_INT_STATUS", REG_MMIO, 0x1bb4, 2, &mmOTG1_OTG_V_TOTAL_INT_STATUS[0], sizeof(mmOTG1_OTG_V_TOTAL_INT_STATUS)/sizeof(mmOTG1_OTG_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmOTG1_OTG_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1bb5, 2, &mmOTG1_OTG_VSYNC_NOM_INT_STATUS[0], sizeof(mmOTG1_OTG_VSYNC_NOM_INT_STATUS)/sizeof(mmOTG1_OTG_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmOTG1_OTG_V_BLANK_START_END", REG_MMIO, 0x1bb6, 2, &mmOTG1_OTG_V_BLANK_START_END[0], sizeof(mmOTG1_OTG_V_BLANK_START_END)/sizeof(mmOTG1_OTG_V_BLANK_START_END[0]), 0, 0 },
	{ "mmOTG1_OTG_V_SYNC_A", REG_MMIO, 0x1bb7, 2, &mmOTG1_OTG_V_SYNC_A[0], sizeof(mmOTG1_OTG_V_SYNC_A)/sizeof(mmOTG1_OTG_V_SYNC_A[0]), 0, 0 },
	{ "mmOTG1_OTG_V_SYNC_A_CNTL", REG_MMIO, 0x1bb8, 2, &mmOTG1_OTG_V_SYNC_A_CNTL[0], sizeof(mmOTG1_OTG_V_SYNC_A_CNTL)/sizeof(mmOTG1_OTG_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmOTG1_OTG_TRIGA_CNTL", REG_MMIO, 0x1bb9, 2, &mmOTG1_OTG_TRIGA_CNTL[0], sizeof(mmOTG1_OTG_TRIGA_CNTL)/sizeof(mmOTG1_OTG_TRIGA_CNTL[0]), 0, 0 },
	{ "mmOTG1_OTG_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1bba, 2, &mmOTG1_OTG_TRIGA_MANUAL_TRIG[0], sizeof(mmOTG1_OTG_TRIGA_MANUAL_TRIG)/sizeof(mmOTG1_OTG_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmOTG1_OTG_TRIGB_CNTL", REG_MMIO, 0x1bbb, 2, &mmOTG1_OTG_TRIGB_CNTL[0], sizeof(mmOTG1_OTG_TRIGB_CNTL)/sizeof(mmOTG1_OTG_TRIGB_CNTL[0]), 0, 0 },
	{ "mmOTG1_OTG_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1bbc, 2, &mmOTG1_OTG_TRIGB_MANUAL_TRIG[0], sizeof(mmOTG1_OTG_TRIGB_MANUAL_TRIG)/sizeof(mmOTG1_OTG_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmOTG1_OTG_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1bbd, 2, &mmOTG1_OTG_FORCE_COUNT_NOW_CNTL[0], sizeof(mmOTG1_OTG_FORCE_COUNT_NOW_CNTL)/sizeof(mmOTG1_OTG_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmOTG1_OTG_FLOW_CONTROL", REG_MMIO, 0x1bbe, 2, &mmOTG1_OTG_FLOW_CONTROL[0], sizeof(mmOTG1_OTG_FLOW_CONTROL)/sizeof(mmOTG1_OTG_FLOW_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1bbf, 2, &mmOTG1_OTG_STEREO_FORCE_NEXT_EYE[0], sizeof(mmOTG1_OTG_STEREO_FORCE_NEXT_EYE)/sizeof(mmOTG1_OTG_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmOTG1_OTG_AVSYNC_COUNTER", REG_MMIO, 0x1bc0, 2, &mmOTG1_OTG_AVSYNC_COUNTER[0], sizeof(mmOTG1_OTG_AVSYNC_COUNTER)/sizeof(mmOTG1_OTG_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmOTG1_OTG_CONTROL", REG_MMIO, 0x1bc1, 2, &mmOTG1_OTG_CONTROL[0], sizeof(mmOTG1_OTG_CONTROL)/sizeof(mmOTG1_OTG_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_BLANK_CONTROL", REG_MMIO, 0x1bc2, 2, &mmOTG1_OTG_BLANK_CONTROL[0], sizeof(mmOTG1_OTG_BLANK_CONTROL)/sizeof(mmOTG1_OTG_BLANK_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_PIPE_ABORT_CONTROL", REG_MMIO, 0x1bc3, 2, &mmOTG1_OTG_PIPE_ABORT_CONTROL[0], sizeof(mmOTG1_OTG_PIPE_ABORT_CONTROL)/sizeof(mmOTG1_OTG_PIPE_ABORT_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_INTERLACE_CONTROL", REG_MMIO, 0x1bc4, 2, &mmOTG1_OTG_INTERLACE_CONTROL[0], sizeof(mmOTG1_OTG_INTERLACE_CONTROL)/sizeof(mmOTG1_OTG_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_INTERLACE_STATUS", REG_MMIO, 0x1bc5, 2, &mmOTG1_OTG_INTERLACE_STATUS[0], sizeof(mmOTG1_OTG_INTERLACE_STATUS)/sizeof(mmOTG1_OTG_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmOTG1_OTG_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1bc6, 2, &mmOTG1_OTG_FIELD_INDICATION_CONTROL[0], sizeof(mmOTG1_OTG_FIELD_INDICATION_CONTROL)/sizeof(mmOTG1_OTG_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_PIXEL_DATA_READBACK0", REG_MMIO, 0x1bc7, 2, &mmOTG1_OTG_PIXEL_DATA_READBACK0[0], sizeof(mmOTG1_OTG_PIXEL_DATA_READBACK0)/sizeof(mmOTG1_OTG_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmOTG1_OTG_PIXEL_DATA_READBACK1", REG_MMIO, 0x1bc8, 2, &mmOTG1_OTG_PIXEL_DATA_READBACK1[0], sizeof(mmOTG1_OTG_PIXEL_DATA_READBACK1)/sizeof(mmOTG1_OTG_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmOTG1_OTG_STATUS", REG_MMIO, 0x1bc9, 2, &mmOTG1_OTG_STATUS[0], sizeof(mmOTG1_OTG_STATUS)/sizeof(mmOTG1_OTG_STATUS[0]), 0, 0 },
	{ "mmOTG1_OTG_STATUS_POSITION", REG_MMIO, 0x1bca, 2, &mmOTG1_OTG_STATUS_POSITION[0], sizeof(mmOTG1_OTG_STATUS_POSITION)/sizeof(mmOTG1_OTG_STATUS_POSITION[0]), 0, 0 },
	{ "mmOTG1_OTG_NOM_VERT_POSITION", REG_MMIO, 0x1bcb, 2, &mmOTG1_OTG_NOM_VERT_POSITION[0], sizeof(mmOTG1_OTG_NOM_VERT_POSITION)/sizeof(mmOTG1_OTG_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmOTG1_OTG_STATUS_FRAME_COUNT", REG_MMIO, 0x1bcc, 2, &mmOTG1_OTG_STATUS_FRAME_COUNT[0], sizeof(mmOTG1_OTG_STATUS_FRAME_COUNT)/sizeof(mmOTG1_OTG_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmOTG1_OTG_STATUS_VF_COUNT", REG_MMIO, 0x1bcd, 2, &mmOTG1_OTG_STATUS_VF_COUNT[0], sizeof(mmOTG1_OTG_STATUS_VF_COUNT)/sizeof(mmOTG1_OTG_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmOTG1_OTG_STATUS_HV_COUNT", REG_MMIO, 0x1bce, 2, &mmOTG1_OTG_STATUS_HV_COUNT[0], sizeof(mmOTG1_OTG_STATUS_HV_COUNT)/sizeof(mmOTG1_OTG_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmOTG1_OTG_COUNT_CONTROL", REG_MMIO, 0x1bcf, 2, &mmOTG1_OTG_COUNT_CONTROL[0], sizeof(mmOTG1_OTG_COUNT_CONTROL)/sizeof(mmOTG1_OTG_COUNT_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_COUNT_RESET", REG_MMIO, 0x1bd0, 2, &mmOTG1_OTG_COUNT_RESET[0], sizeof(mmOTG1_OTG_COUNT_RESET)/sizeof(mmOTG1_OTG_COUNT_RESET[0]), 0, 0 },
	{ "mmOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1bd1, 2, &mmOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmOTG1_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmOTG1_OTG_VERT_SYNC_CONTROL", REG_MMIO, 0x1bd2, 2, &mmOTG1_OTG_VERT_SYNC_CONTROL[0], sizeof(mmOTG1_OTG_VERT_SYNC_CONTROL)/sizeof(mmOTG1_OTG_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_STEREO_STATUS", REG_MMIO, 0x1bd3, 2, &mmOTG1_OTG_STEREO_STATUS[0], sizeof(mmOTG1_OTG_STEREO_STATUS)/sizeof(mmOTG1_OTG_STEREO_STATUS[0]), 0, 0 },
	{ "mmOTG1_OTG_STEREO_CONTROL", REG_MMIO, 0x1bd4, 2, &mmOTG1_OTG_STEREO_CONTROL[0], sizeof(mmOTG1_OTG_STEREO_CONTROL)/sizeof(mmOTG1_OTG_STEREO_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_SNAPSHOT_STATUS", REG_MMIO, 0x1bd5, 2, &mmOTG1_OTG_SNAPSHOT_STATUS[0], sizeof(mmOTG1_OTG_SNAPSHOT_STATUS)/sizeof(mmOTG1_OTG_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmOTG1_OTG_SNAPSHOT_CONTROL", REG_MMIO, 0x1bd6, 2, &mmOTG1_OTG_SNAPSHOT_CONTROL[0], sizeof(mmOTG1_OTG_SNAPSHOT_CONTROL)/sizeof(mmOTG1_OTG_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_SNAPSHOT_POSITION", REG_MMIO, 0x1bd7, 2, &mmOTG1_OTG_SNAPSHOT_POSITION[0], sizeof(mmOTG1_OTG_SNAPSHOT_POSITION)/sizeof(mmOTG1_OTG_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmOTG1_OTG_SNAPSHOT_FRAME", REG_MMIO, 0x1bd8, 2, &mmOTG1_OTG_SNAPSHOT_FRAME[0], sizeof(mmOTG1_OTG_SNAPSHOT_FRAME)/sizeof(mmOTG1_OTG_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmOTG1_OTG_INTERRUPT_CONTROL", REG_MMIO, 0x1bd9, 2, &mmOTG1_OTG_INTERRUPT_CONTROL[0], sizeof(mmOTG1_OTG_INTERRUPT_CONTROL)/sizeof(mmOTG1_OTG_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_UPDATE_LOCK", REG_MMIO, 0x1bda, 2, &mmOTG1_OTG_UPDATE_LOCK[0], sizeof(mmOTG1_OTG_UPDATE_LOCK)/sizeof(mmOTG1_OTG_UPDATE_LOCK[0]), 0, 0 },
	{ "mmOTG1_OTG_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1bdb, 2, &mmOTG1_OTG_DOUBLE_BUFFER_CONTROL[0], sizeof(mmOTG1_OTG_DOUBLE_BUFFER_CONTROL)/sizeof(mmOTG1_OTG_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_TEST_PATTERN_CONTROL", REG_MMIO, 0x1bdc, 2, &mmOTG1_OTG_TEST_PATTERN_CONTROL[0], sizeof(mmOTG1_OTG_TEST_PATTERN_CONTROL)/sizeof(mmOTG1_OTG_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1bdd, 2, &mmOTG1_OTG_TEST_PATTERN_PARAMETERS[0], sizeof(mmOTG1_OTG_TEST_PATTERN_PARAMETERS)/sizeof(mmOTG1_OTG_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmOTG1_OTG_TEST_PATTERN_COLOR", REG_MMIO, 0x1bde, 2, &mmOTG1_OTG_TEST_PATTERN_COLOR[0], sizeof(mmOTG1_OTG_TEST_PATTERN_COLOR)/sizeof(mmOTG1_OTG_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmOTG1_OTG_MASTER_EN", REG_MMIO, 0x1bdf, 2, &mmOTG1_OTG_MASTER_EN[0], sizeof(mmOTG1_OTG_MASTER_EN)/sizeof(mmOTG1_OTG_MASTER_EN[0]), 0, 0 },
	{ "mmOTG1_OTG_BLANK_DATA_COLOR", REG_MMIO, 0x1be1, 2, &mmOTG1_OTG_BLANK_DATA_COLOR[0], sizeof(mmOTG1_OTG_BLANK_DATA_COLOR)/sizeof(mmOTG1_OTG_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmOTG1_OTG_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x1be2, 2, &mmOTG1_OTG_BLANK_DATA_COLOR_EXT[0], sizeof(mmOTG1_OTG_BLANK_DATA_COLOR_EXT)/sizeof(mmOTG1_OTG_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmOTG1_OTG_BLACK_COLOR", REG_MMIO, 0x1be3, 2, &mmOTG1_OTG_BLACK_COLOR[0], sizeof(mmOTG1_OTG_BLACK_COLOR)/sizeof(mmOTG1_OTG_BLACK_COLOR[0]), 0, 0 },
	{ "mmOTG1_OTG_BLACK_COLOR_EXT", REG_MMIO, 0x1be4, 2, &mmOTG1_OTG_BLACK_COLOR_EXT[0], sizeof(mmOTG1_OTG_BLACK_COLOR_EXT)/sizeof(mmOTG1_OTG_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmOTG1_OTG_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1be5, 2, &mmOTG1_OTG_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmOTG1_OTG_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmOTG1_OTG_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1be6, 2, &mmOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmOTG1_OTG_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1be7, 2, &mmOTG1_OTG_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmOTG1_OTG_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmOTG1_OTG_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1be8, 2, &mmOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmOTG1_OTG_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1be9, 2, &mmOTG1_OTG_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmOTG1_OTG_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmOTG1_OTG_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1bea, 2, &mmOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmOTG1_OTG_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC_CNTL", REG_MMIO, 0x1beb, 2, &mmOTG1_OTG_CRC_CNTL[0], sizeof(mmOTG1_OTG_CRC_CNTL)/sizeof(mmOTG1_OTG_CRC_CNTL[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1bec, 2, &mmOTG1_OTG_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmOTG1_OTG_CRC0_WINDOWA_X_CONTROL)/sizeof(mmOTG1_OTG_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1bed, 2, &mmOTG1_OTG_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmOTG1_OTG_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmOTG1_OTG_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1bee, 2, &mmOTG1_OTG_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmOTG1_OTG_CRC0_WINDOWB_X_CONTROL)/sizeof(mmOTG1_OTG_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1bef, 2, &mmOTG1_OTG_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmOTG1_OTG_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmOTG1_OTG_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC0_DATA_RG", REG_MMIO, 0x1bf0, 2, &mmOTG1_OTG_CRC0_DATA_RG[0], sizeof(mmOTG1_OTG_CRC0_DATA_RG)/sizeof(mmOTG1_OTG_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC0_DATA_B", REG_MMIO, 0x1bf1, 2, &mmOTG1_OTG_CRC0_DATA_B[0], sizeof(mmOTG1_OTG_CRC0_DATA_B)/sizeof(mmOTG1_OTG_CRC0_DATA_B[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x1bf2, 2, &mmOTG1_OTG_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmOTG1_OTG_CRC1_WINDOWA_X_CONTROL)/sizeof(mmOTG1_OTG_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x1bf3, 2, &mmOTG1_OTG_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmOTG1_OTG_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmOTG1_OTG_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1bf4, 2, &mmOTG1_OTG_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmOTG1_OTG_CRC1_WINDOWB_X_CONTROL)/sizeof(mmOTG1_OTG_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1bf5, 2, &mmOTG1_OTG_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmOTG1_OTG_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmOTG1_OTG_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC1_DATA_RG", REG_MMIO, 0x1bf6, 2, &mmOTG1_OTG_CRC1_DATA_RG[0], sizeof(mmOTG1_OTG_CRC1_DATA_RG)/sizeof(mmOTG1_OTG_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC1_DATA_B", REG_MMIO, 0x1bf7, 2, &mmOTG1_OTG_CRC1_DATA_B[0], sizeof(mmOTG1_OTG_CRC1_DATA_B)/sizeof(mmOTG1_OTG_CRC1_DATA_B[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC2_DATA_RG", REG_MMIO, 0x1bf8, 2, &mmOTG1_OTG_CRC2_DATA_RG[0], sizeof(mmOTG1_OTG_CRC2_DATA_RG)/sizeof(mmOTG1_OTG_CRC2_DATA_RG[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC2_DATA_B", REG_MMIO, 0x1bf9, 2, &mmOTG1_OTG_CRC2_DATA_B[0], sizeof(mmOTG1_OTG_CRC2_DATA_B)/sizeof(mmOTG1_OTG_CRC2_DATA_B[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC3_DATA_RG", REG_MMIO, 0x1bfa, 2, &mmOTG1_OTG_CRC3_DATA_RG[0], sizeof(mmOTG1_OTG_CRC3_DATA_RG)/sizeof(mmOTG1_OTG_CRC3_DATA_RG[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC3_DATA_B", REG_MMIO, 0x1bfb, 2, &mmOTG1_OTG_CRC3_DATA_B[0], sizeof(mmOTG1_OTG_CRC3_DATA_B)/sizeof(mmOTG1_OTG_CRC3_DATA_B[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1bfc, 2, &mmOTG1_OTG_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmOTG1_OTG_CRC_SIG_RED_GREEN_MASK)/sizeof(mmOTG1_OTG_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1bfd, 2, &mmOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmOTG1_OTG_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmOTG1_OTG_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1c04, 2, &mmOTG1_OTG_STATIC_SCREEN_CONTROL[0], sizeof(mmOTG1_OTG_STATIC_SCREEN_CONTROL)/sizeof(mmOTG1_OTG_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1c05, 2, &mmOTG1_OTG_3D_STRUCTURE_CONTROL[0], sizeof(mmOTG1_OTG_3D_STRUCTURE_CONTROL)/sizeof(mmOTG1_OTG_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_GSL_VSYNC_GAP", REG_MMIO, 0x1c06, 2, &mmOTG1_OTG_GSL_VSYNC_GAP[0], sizeof(mmOTG1_OTG_GSL_VSYNC_GAP)/sizeof(mmOTG1_OTG_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmOTG1_OTG_MASTER_UPDATE_MODE", REG_MMIO, 0x1c07, 2, &mmOTG1_OTG_MASTER_UPDATE_MODE[0], sizeof(mmOTG1_OTG_MASTER_UPDATE_MODE)/sizeof(mmOTG1_OTG_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmOTG1_OTG_CLOCK_CONTROL", REG_MMIO, 0x1c08, 2, &mmOTG1_OTG_CLOCK_CONTROL[0], sizeof(mmOTG1_OTG_CLOCK_CONTROL)/sizeof(mmOTG1_OTG_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_VSTARTUP_PARAM", REG_MMIO, 0x1c09, 2, &mmOTG1_OTG_VSTARTUP_PARAM[0], sizeof(mmOTG1_OTG_VSTARTUP_PARAM)/sizeof(mmOTG1_OTG_VSTARTUP_PARAM[0]), 0, 0 },
	{ "mmOTG1_OTG_VUPDATE_PARAM", REG_MMIO, 0x1c0a, 2, &mmOTG1_OTG_VUPDATE_PARAM[0], sizeof(mmOTG1_OTG_VUPDATE_PARAM)/sizeof(mmOTG1_OTG_VUPDATE_PARAM[0]), 0, 0 },
	{ "mmOTG1_OTG_VREADY_PARAM", REG_MMIO, 0x1c0b, 2, &mmOTG1_OTG_VREADY_PARAM[0], sizeof(mmOTG1_OTG_VREADY_PARAM)/sizeof(mmOTG1_OTG_VREADY_PARAM[0]), 0, 0 },
	{ "mmOTG1_OTG_GLOBAL_SYNC_STATUS", REG_MMIO, 0x1c0c, 2, &mmOTG1_OTG_GLOBAL_SYNC_STATUS[0], sizeof(mmOTG1_OTG_GLOBAL_SYNC_STATUS)/sizeof(mmOTG1_OTG_GLOBAL_SYNC_STATUS[0]), 0, 0 },
	{ "mmOTG1_OTG_MASTER_UPDATE_LOCK", REG_MMIO, 0x1c0d, 2, &mmOTG1_OTG_MASTER_UPDATE_LOCK[0], sizeof(mmOTG1_OTG_MASTER_UPDATE_LOCK)/sizeof(mmOTG1_OTG_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmOTG1_OTG_GSL_CONTROL", REG_MMIO, 0x1c0e, 2, &mmOTG1_OTG_GSL_CONTROL[0], sizeof(mmOTG1_OTG_GSL_CONTROL)/sizeof(mmOTG1_OTG_GSL_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_GSL_WINDOW_X", REG_MMIO, 0x1c0f, 2, &mmOTG1_OTG_GSL_WINDOW_X[0], sizeof(mmOTG1_OTG_GSL_WINDOW_X)/sizeof(mmOTG1_OTG_GSL_WINDOW_X[0]), 0, 0 },
	{ "mmOTG1_OTG_GSL_WINDOW_Y", REG_MMIO, 0x1c10, 2, &mmOTG1_OTG_GSL_WINDOW_Y[0], sizeof(mmOTG1_OTG_GSL_WINDOW_Y)/sizeof(mmOTG1_OTG_GSL_WINDOW_Y[0]), 0, 0 },
	{ "mmOTG1_OTG_VUPDATE_KEEPOUT", REG_MMIO, 0x1c11, 2, &mmOTG1_OTG_VUPDATE_KEEPOUT[0], sizeof(mmOTG1_OTG_VUPDATE_KEEPOUT)/sizeof(mmOTG1_OTG_VUPDATE_KEEPOUT[0]), 0, 0 },
	{ "mmOTG1_OTG_GLOBAL_CONTROL0", REG_MMIO, 0x1c12, 2, &mmOTG1_OTG_GLOBAL_CONTROL0[0], sizeof(mmOTG1_OTG_GLOBAL_CONTROL0)/sizeof(mmOTG1_OTG_GLOBAL_CONTROL0[0]), 0, 0 },
	{ "mmOTG1_OTG_GLOBAL_CONTROL1", REG_MMIO, 0x1c13, 2, &mmOTG1_OTG_GLOBAL_CONTROL1[0], sizeof(mmOTG1_OTG_GLOBAL_CONTROL1)/sizeof(mmOTG1_OTG_GLOBAL_CONTROL1[0]), 0, 0 },
	{ "mmOTG1_OTG_GLOBAL_CONTROL2", REG_MMIO, 0x1c14, 2, &mmOTG1_OTG_GLOBAL_CONTROL2[0], sizeof(mmOTG1_OTG_GLOBAL_CONTROL2)/sizeof(mmOTG1_OTG_GLOBAL_CONTROL2[0]), 0, 0 },
	{ "mmOTG1_OTG_GLOBAL_CONTROL3", REG_MMIO, 0x1c15, 2, &mmOTG1_OTG_GLOBAL_CONTROL3[0], sizeof(mmOTG1_OTG_GLOBAL_CONTROL3)/sizeof(mmOTG1_OTG_GLOBAL_CONTROL3[0]), 0, 0 },
	{ "mmOTG1_OTG_TRIG_MANUAL_CONTROL", REG_MMIO, 0x1c16, 2, &mmOTG1_OTG_TRIG_MANUAL_CONTROL[0], sizeof(mmOTG1_OTG_TRIG_MANUAL_CONTROL)/sizeof(mmOTG1_OTG_TRIG_MANUAL_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_MANUAL_FLOW_CONTROL", REG_MMIO, 0x1c17, 2, &mmOTG1_OTG_MANUAL_FLOW_CONTROL[0], sizeof(mmOTG1_OTG_MANUAL_FLOW_CONTROL)/sizeof(mmOTG1_OTG_MANUAL_FLOW_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_RANGE_TIMING_INT_STATUS", REG_MMIO, 0x1c18, 2, &mmOTG1_OTG_RANGE_TIMING_INT_STATUS[0], sizeof(mmOTG1_OTG_RANGE_TIMING_INT_STATUS)/sizeof(mmOTG1_OTG_RANGE_TIMING_INT_STATUS[0]), 0, 0 },
	{ "mmOTG1_OTG_DRR_CONTROL", REG_MMIO, 0x1c19, 2, &mmOTG1_OTG_DRR_CONTROL[0], sizeof(mmOTG1_OTG_DRR_CONTROL)/sizeof(mmOTG1_OTG_DRR_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_REQUEST_CONTROL", REG_MMIO, 0x1c1a, 2, &mmOTG1_OTG_REQUEST_CONTROL[0], sizeof(mmOTG1_OTG_REQUEST_CONTROL)/sizeof(mmOTG1_OTG_REQUEST_CONTROL[0]), 0, 0 },
	{ "mmOTG1_OTG_SPARE_REGISTER", REG_MMIO, 0x1c1b, 2, &mmOTG1_OTG_SPARE_REGISTER[0], sizeof(mmOTG1_OTG_SPARE_REGISTER)/sizeof(mmOTG1_OTG_SPARE_REGISTER[0]), 0, 0 },
	{ "mmOTG2_OTG_H_TOTAL", REG_MMIO, 0x1c2a, 2, &mmOTG2_OTG_H_TOTAL[0], sizeof(mmOTG2_OTG_H_TOTAL)/sizeof(mmOTG2_OTG_H_TOTAL[0]), 0, 0 },
	{ "mmOTG2_OTG_H_BLANK_START_END", REG_MMIO, 0x1c2b, 2, &mmOTG2_OTG_H_BLANK_START_END[0], sizeof(mmOTG2_OTG_H_BLANK_START_END)/sizeof(mmOTG2_OTG_H_BLANK_START_END[0]), 0, 0 },
	{ "mmOTG2_OTG_H_SYNC_A", REG_MMIO, 0x1c2c, 2, &mmOTG2_OTG_H_SYNC_A[0], sizeof(mmOTG2_OTG_H_SYNC_A)/sizeof(mmOTG2_OTG_H_SYNC_A[0]), 0, 0 },
	{ "mmOTG2_OTG_H_SYNC_A_CNTL", REG_MMIO, 0x1c2d, 2, &mmOTG2_OTG_H_SYNC_A_CNTL[0], sizeof(mmOTG2_OTG_H_SYNC_A_CNTL)/sizeof(mmOTG2_OTG_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmOTG2_OTG_H_TIMING_CNTL", REG_MMIO, 0x1c2e, 2, &mmOTG2_OTG_H_TIMING_CNTL[0], sizeof(mmOTG2_OTG_H_TIMING_CNTL)/sizeof(mmOTG2_OTG_H_TIMING_CNTL[0]), 0, 0 },
	{ "mmOTG2_OTG_V_TOTAL", REG_MMIO, 0x1c2f, 2, &mmOTG2_OTG_V_TOTAL[0], sizeof(mmOTG2_OTG_V_TOTAL)/sizeof(mmOTG2_OTG_V_TOTAL[0]), 0, 0 },
	{ "mmOTG2_OTG_V_TOTAL_MIN", REG_MMIO, 0x1c30, 2, &mmOTG2_OTG_V_TOTAL_MIN[0], sizeof(mmOTG2_OTG_V_TOTAL_MIN)/sizeof(mmOTG2_OTG_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmOTG2_OTG_V_TOTAL_MAX", REG_MMIO, 0x1c31, 2, &mmOTG2_OTG_V_TOTAL_MAX[0], sizeof(mmOTG2_OTG_V_TOTAL_MAX)/sizeof(mmOTG2_OTG_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmOTG2_OTG_V_TOTAL_MID", REG_MMIO, 0x1c32, 2, &mmOTG2_OTG_V_TOTAL_MID[0], sizeof(mmOTG2_OTG_V_TOTAL_MID)/sizeof(mmOTG2_OTG_V_TOTAL_MID[0]), 0, 0 },
	{ "mmOTG2_OTG_V_TOTAL_CONTROL", REG_MMIO, 0x1c33, 2, &mmOTG2_OTG_V_TOTAL_CONTROL[0], sizeof(mmOTG2_OTG_V_TOTAL_CONTROL)/sizeof(mmOTG2_OTG_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_V_TOTAL_INT_STATUS", REG_MMIO, 0x1c34, 2, &mmOTG2_OTG_V_TOTAL_INT_STATUS[0], sizeof(mmOTG2_OTG_V_TOTAL_INT_STATUS)/sizeof(mmOTG2_OTG_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmOTG2_OTG_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1c35, 2, &mmOTG2_OTG_VSYNC_NOM_INT_STATUS[0], sizeof(mmOTG2_OTG_VSYNC_NOM_INT_STATUS)/sizeof(mmOTG2_OTG_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmOTG2_OTG_V_BLANK_START_END", REG_MMIO, 0x1c36, 2, &mmOTG2_OTG_V_BLANK_START_END[0], sizeof(mmOTG2_OTG_V_BLANK_START_END)/sizeof(mmOTG2_OTG_V_BLANK_START_END[0]), 0, 0 },
	{ "mmOTG2_OTG_V_SYNC_A", REG_MMIO, 0x1c37, 2, &mmOTG2_OTG_V_SYNC_A[0], sizeof(mmOTG2_OTG_V_SYNC_A)/sizeof(mmOTG2_OTG_V_SYNC_A[0]), 0, 0 },
	{ "mmOTG2_OTG_V_SYNC_A_CNTL", REG_MMIO, 0x1c38, 2, &mmOTG2_OTG_V_SYNC_A_CNTL[0], sizeof(mmOTG2_OTG_V_SYNC_A_CNTL)/sizeof(mmOTG2_OTG_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmOTG2_OTG_TRIGA_CNTL", REG_MMIO, 0x1c39, 2, &mmOTG2_OTG_TRIGA_CNTL[0], sizeof(mmOTG2_OTG_TRIGA_CNTL)/sizeof(mmOTG2_OTG_TRIGA_CNTL[0]), 0, 0 },
	{ "mmOTG2_OTG_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1c3a, 2, &mmOTG2_OTG_TRIGA_MANUAL_TRIG[0], sizeof(mmOTG2_OTG_TRIGA_MANUAL_TRIG)/sizeof(mmOTG2_OTG_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmOTG2_OTG_TRIGB_CNTL", REG_MMIO, 0x1c3b, 2, &mmOTG2_OTG_TRIGB_CNTL[0], sizeof(mmOTG2_OTG_TRIGB_CNTL)/sizeof(mmOTG2_OTG_TRIGB_CNTL[0]), 0, 0 },
	{ "mmOTG2_OTG_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1c3c, 2, &mmOTG2_OTG_TRIGB_MANUAL_TRIG[0], sizeof(mmOTG2_OTG_TRIGB_MANUAL_TRIG)/sizeof(mmOTG2_OTG_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmOTG2_OTG_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1c3d, 2, &mmOTG2_OTG_FORCE_COUNT_NOW_CNTL[0], sizeof(mmOTG2_OTG_FORCE_COUNT_NOW_CNTL)/sizeof(mmOTG2_OTG_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmOTG2_OTG_FLOW_CONTROL", REG_MMIO, 0x1c3e, 2, &mmOTG2_OTG_FLOW_CONTROL[0], sizeof(mmOTG2_OTG_FLOW_CONTROL)/sizeof(mmOTG2_OTG_FLOW_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1c3f, 2, &mmOTG2_OTG_STEREO_FORCE_NEXT_EYE[0], sizeof(mmOTG2_OTG_STEREO_FORCE_NEXT_EYE)/sizeof(mmOTG2_OTG_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmOTG2_OTG_AVSYNC_COUNTER", REG_MMIO, 0x1c40, 2, &mmOTG2_OTG_AVSYNC_COUNTER[0], sizeof(mmOTG2_OTG_AVSYNC_COUNTER)/sizeof(mmOTG2_OTG_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmOTG2_OTG_CONTROL", REG_MMIO, 0x1c41, 2, &mmOTG2_OTG_CONTROL[0], sizeof(mmOTG2_OTG_CONTROL)/sizeof(mmOTG2_OTG_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_BLANK_CONTROL", REG_MMIO, 0x1c42, 2, &mmOTG2_OTG_BLANK_CONTROL[0], sizeof(mmOTG2_OTG_BLANK_CONTROL)/sizeof(mmOTG2_OTG_BLANK_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_PIPE_ABORT_CONTROL", REG_MMIO, 0x1c43, 2, &mmOTG2_OTG_PIPE_ABORT_CONTROL[0], sizeof(mmOTG2_OTG_PIPE_ABORT_CONTROL)/sizeof(mmOTG2_OTG_PIPE_ABORT_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_INTERLACE_CONTROL", REG_MMIO, 0x1c44, 2, &mmOTG2_OTG_INTERLACE_CONTROL[0], sizeof(mmOTG2_OTG_INTERLACE_CONTROL)/sizeof(mmOTG2_OTG_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_INTERLACE_STATUS", REG_MMIO, 0x1c45, 2, &mmOTG2_OTG_INTERLACE_STATUS[0], sizeof(mmOTG2_OTG_INTERLACE_STATUS)/sizeof(mmOTG2_OTG_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmOTG2_OTG_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1c46, 2, &mmOTG2_OTG_FIELD_INDICATION_CONTROL[0], sizeof(mmOTG2_OTG_FIELD_INDICATION_CONTROL)/sizeof(mmOTG2_OTG_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_PIXEL_DATA_READBACK0", REG_MMIO, 0x1c47, 2, &mmOTG2_OTG_PIXEL_DATA_READBACK0[0], sizeof(mmOTG2_OTG_PIXEL_DATA_READBACK0)/sizeof(mmOTG2_OTG_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmOTG2_OTG_PIXEL_DATA_READBACK1", REG_MMIO, 0x1c48, 2, &mmOTG2_OTG_PIXEL_DATA_READBACK1[0], sizeof(mmOTG2_OTG_PIXEL_DATA_READBACK1)/sizeof(mmOTG2_OTG_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmOTG2_OTG_STATUS", REG_MMIO, 0x1c49, 2, &mmOTG2_OTG_STATUS[0], sizeof(mmOTG2_OTG_STATUS)/sizeof(mmOTG2_OTG_STATUS[0]), 0, 0 },
	{ "mmOTG2_OTG_STATUS_POSITION", REG_MMIO, 0x1c4a, 2, &mmOTG2_OTG_STATUS_POSITION[0], sizeof(mmOTG2_OTG_STATUS_POSITION)/sizeof(mmOTG2_OTG_STATUS_POSITION[0]), 0, 0 },
	{ "mmOTG2_OTG_NOM_VERT_POSITION", REG_MMIO, 0x1c4b, 2, &mmOTG2_OTG_NOM_VERT_POSITION[0], sizeof(mmOTG2_OTG_NOM_VERT_POSITION)/sizeof(mmOTG2_OTG_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmOTG2_OTG_STATUS_FRAME_COUNT", REG_MMIO, 0x1c4c, 2, &mmOTG2_OTG_STATUS_FRAME_COUNT[0], sizeof(mmOTG2_OTG_STATUS_FRAME_COUNT)/sizeof(mmOTG2_OTG_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmOTG2_OTG_STATUS_VF_COUNT", REG_MMIO, 0x1c4d, 2, &mmOTG2_OTG_STATUS_VF_COUNT[0], sizeof(mmOTG2_OTG_STATUS_VF_COUNT)/sizeof(mmOTG2_OTG_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmOTG2_OTG_STATUS_HV_COUNT", REG_MMIO, 0x1c4e, 2, &mmOTG2_OTG_STATUS_HV_COUNT[0], sizeof(mmOTG2_OTG_STATUS_HV_COUNT)/sizeof(mmOTG2_OTG_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmOTG2_OTG_COUNT_CONTROL", REG_MMIO, 0x1c4f, 2, &mmOTG2_OTG_COUNT_CONTROL[0], sizeof(mmOTG2_OTG_COUNT_CONTROL)/sizeof(mmOTG2_OTG_COUNT_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_COUNT_RESET", REG_MMIO, 0x1c50, 2, &mmOTG2_OTG_COUNT_RESET[0], sizeof(mmOTG2_OTG_COUNT_RESET)/sizeof(mmOTG2_OTG_COUNT_RESET[0]), 0, 0 },
	{ "mmOTG2_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1c51, 2, &mmOTG2_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmOTG2_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmOTG2_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmOTG2_OTG_VERT_SYNC_CONTROL", REG_MMIO, 0x1c52, 2, &mmOTG2_OTG_VERT_SYNC_CONTROL[0], sizeof(mmOTG2_OTG_VERT_SYNC_CONTROL)/sizeof(mmOTG2_OTG_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_STEREO_STATUS", REG_MMIO, 0x1c53, 2, &mmOTG2_OTG_STEREO_STATUS[0], sizeof(mmOTG2_OTG_STEREO_STATUS)/sizeof(mmOTG2_OTG_STEREO_STATUS[0]), 0, 0 },
	{ "mmOTG2_OTG_STEREO_CONTROL", REG_MMIO, 0x1c54, 2, &mmOTG2_OTG_STEREO_CONTROL[0], sizeof(mmOTG2_OTG_STEREO_CONTROL)/sizeof(mmOTG2_OTG_STEREO_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_SNAPSHOT_STATUS", REG_MMIO, 0x1c55, 2, &mmOTG2_OTG_SNAPSHOT_STATUS[0], sizeof(mmOTG2_OTG_SNAPSHOT_STATUS)/sizeof(mmOTG2_OTG_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmOTG2_OTG_SNAPSHOT_CONTROL", REG_MMIO, 0x1c56, 2, &mmOTG2_OTG_SNAPSHOT_CONTROL[0], sizeof(mmOTG2_OTG_SNAPSHOT_CONTROL)/sizeof(mmOTG2_OTG_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_SNAPSHOT_POSITION", REG_MMIO, 0x1c57, 2, &mmOTG2_OTG_SNAPSHOT_POSITION[0], sizeof(mmOTG2_OTG_SNAPSHOT_POSITION)/sizeof(mmOTG2_OTG_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmOTG2_OTG_SNAPSHOT_FRAME", REG_MMIO, 0x1c58, 2, &mmOTG2_OTG_SNAPSHOT_FRAME[0], sizeof(mmOTG2_OTG_SNAPSHOT_FRAME)/sizeof(mmOTG2_OTG_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmOTG2_OTG_INTERRUPT_CONTROL", REG_MMIO, 0x1c59, 2, &mmOTG2_OTG_INTERRUPT_CONTROL[0], sizeof(mmOTG2_OTG_INTERRUPT_CONTROL)/sizeof(mmOTG2_OTG_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_UPDATE_LOCK", REG_MMIO, 0x1c5a, 2, &mmOTG2_OTG_UPDATE_LOCK[0], sizeof(mmOTG2_OTG_UPDATE_LOCK)/sizeof(mmOTG2_OTG_UPDATE_LOCK[0]), 0, 0 },
	{ "mmOTG2_OTG_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1c5b, 2, &mmOTG2_OTG_DOUBLE_BUFFER_CONTROL[0], sizeof(mmOTG2_OTG_DOUBLE_BUFFER_CONTROL)/sizeof(mmOTG2_OTG_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_TEST_PATTERN_CONTROL", REG_MMIO, 0x1c5c, 2, &mmOTG2_OTG_TEST_PATTERN_CONTROL[0], sizeof(mmOTG2_OTG_TEST_PATTERN_CONTROL)/sizeof(mmOTG2_OTG_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1c5d, 2, &mmOTG2_OTG_TEST_PATTERN_PARAMETERS[0], sizeof(mmOTG2_OTG_TEST_PATTERN_PARAMETERS)/sizeof(mmOTG2_OTG_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmOTG2_OTG_TEST_PATTERN_COLOR", REG_MMIO, 0x1c5e, 2, &mmOTG2_OTG_TEST_PATTERN_COLOR[0], sizeof(mmOTG2_OTG_TEST_PATTERN_COLOR)/sizeof(mmOTG2_OTG_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmOTG2_OTG_MASTER_EN", REG_MMIO, 0x1c5f, 2, &mmOTG2_OTG_MASTER_EN[0], sizeof(mmOTG2_OTG_MASTER_EN)/sizeof(mmOTG2_OTG_MASTER_EN[0]), 0, 0 },
	{ "mmOTG2_OTG_BLANK_DATA_COLOR", REG_MMIO, 0x1c61, 2, &mmOTG2_OTG_BLANK_DATA_COLOR[0], sizeof(mmOTG2_OTG_BLANK_DATA_COLOR)/sizeof(mmOTG2_OTG_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmOTG2_OTG_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x1c62, 2, &mmOTG2_OTG_BLANK_DATA_COLOR_EXT[0], sizeof(mmOTG2_OTG_BLANK_DATA_COLOR_EXT)/sizeof(mmOTG2_OTG_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmOTG2_OTG_BLACK_COLOR", REG_MMIO, 0x1c63, 2, &mmOTG2_OTG_BLACK_COLOR[0], sizeof(mmOTG2_OTG_BLACK_COLOR)/sizeof(mmOTG2_OTG_BLACK_COLOR[0]), 0, 0 },
	{ "mmOTG2_OTG_BLACK_COLOR_EXT", REG_MMIO, 0x1c64, 2, &mmOTG2_OTG_BLACK_COLOR_EXT[0], sizeof(mmOTG2_OTG_BLACK_COLOR_EXT)/sizeof(mmOTG2_OTG_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmOTG2_OTG_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1c65, 2, &mmOTG2_OTG_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmOTG2_OTG_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmOTG2_OTG_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1c66, 2, &mmOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmOTG2_OTG_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1c67, 2, &mmOTG2_OTG_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmOTG2_OTG_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmOTG2_OTG_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1c68, 2, &mmOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmOTG2_OTG_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1c69, 2, &mmOTG2_OTG_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmOTG2_OTG_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmOTG2_OTG_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmOTG2_OTG_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1c6a, 2, &mmOTG2_OTG_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmOTG2_OTG_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmOTG2_OTG_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC_CNTL", REG_MMIO, 0x1c6b, 2, &mmOTG2_OTG_CRC_CNTL[0], sizeof(mmOTG2_OTG_CRC_CNTL)/sizeof(mmOTG2_OTG_CRC_CNTL[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1c6c, 2, &mmOTG2_OTG_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmOTG2_OTG_CRC0_WINDOWA_X_CONTROL)/sizeof(mmOTG2_OTG_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1c6d, 2, &mmOTG2_OTG_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmOTG2_OTG_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmOTG2_OTG_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1c6e, 2, &mmOTG2_OTG_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmOTG2_OTG_CRC0_WINDOWB_X_CONTROL)/sizeof(mmOTG2_OTG_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1c6f, 2, &mmOTG2_OTG_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmOTG2_OTG_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmOTG2_OTG_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC0_DATA_RG", REG_MMIO, 0x1c70, 2, &mmOTG2_OTG_CRC0_DATA_RG[0], sizeof(mmOTG2_OTG_CRC0_DATA_RG)/sizeof(mmOTG2_OTG_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC0_DATA_B", REG_MMIO, 0x1c71, 2, &mmOTG2_OTG_CRC0_DATA_B[0], sizeof(mmOTG2_OTG_CRC0_DATA_B)/sizeof(mmOTG2_OTG_CRC0_DATA_B[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x1c72, 2, &mmOTG2_OTG_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmOTG2_OTG_CRC1_WINDOWA_X_CONTROL)/sizeof(mmOTG2_OTG_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x1c73, 2, &mmOTG2_OTG_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmOTG2_OTG_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmOTG2_OTG_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1c74, 2, &mmOTG2_OTG_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmOTG2_OTG_CRC1_WINDOWB_X_CONTROL)/sizeof(mmOTG2_OTG_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1c75, 2, &mmOTG2_OTG_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmOTG2_OTG_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmOTG2_OTG_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC1_DATA_RG", REG_MMIO, 0x1c76, 2, &mmOTG2_OTG_CRC1_DATA_RG[0], sizeof(mmOTG2_OTG_CRC1_DATA_RG)/sizeof(mmOTG2_OTG_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC1_DATA_B", REG_MMIO, 0x1c77, 2, &mmOTG2_OTG_CRC1_DATA_B[0], sizeof(mmOTG2_OTG_CRC1_DATA_B)/sizeof(mmOTG2_OTG_CRC1_DATA_B[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC2_DATA_RG", REG_MMIO, 0x1c78, 2, &mmOTG2_OTG_CRC2_DATA_RG[0], sizeof(mmOTG2_OTG_CRC2_DATA_RG)/sizeof(mmOTG2_OTG_CRC2_DATA_RG[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC2_DATA_B", REG_MMIO, 0x1c79, 2, &mmOTG2_OTG_CRC2_DATA_B[0], sizeof(mmOTG2_OTG_CRC2_DATA_B)/sizeof(mmOTG2_OTG_CRC2_DATA_B[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC3_DATA_RG", REG_MMIO, 0x1c7a, 2, &mmOTG2_OTG_CRC3_DATA_RG[0], sizeof(mmOTG2_OTG_CRC3_DATA_RG)/sizeof(mmOTG2_OTG_CRC3_DATA_RG[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC3_DATA_B", REG_MMIO, 0x1c7b, 2, &mmOTG2_OTG_CRC3_DATA_B[0], sizeof(mmOTG2_OTG_CRC3_DATA_B)/sizeof(mmOTG2_OTG_CRC3_DATA_B[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1c7c, 2, &mmOTG2_OTG_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmOTG2_OTG_CRC_SIG_RED_GREEN_MASK)/sizeof(mmOTG2_OTG_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmOTG2_OTG_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1c7d, 2, &mmOTG2_OTG_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmOTG2_OTG_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmOTG2_OTG_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmOTG2_OTG_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1c84, 2, &mmOTG2_OTG_STATIC_SCREEN_CONTROL[0], sizeof(mmOTG2_OTG_STATIC_SCREEN_CONTROL)/sizeof(mmOTG2_OTG_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1c85, 2, &mmOTG2_OTG_3D_STRUCTURE_CONTROL[0], sizeof(mmOTG2_OTG_3D_STRUCTURE_CONTROL)/sizeof(mmOTG2_OTG_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_GSL_VSYNC_GAP", REG_MMIO, 0x1c86, 2, &mmOTG2_OTG_GSL_VSYNC_GAP[0], sizeof(mmOTG2_OTG_GSL_VSYNC_GAP)/sizeof(mmOTG2_OTG_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmOTG2_OTG_MASTER_UPDATE_MODE", REG_MMIO, 0x1c87, 2, &mmOTG2_OTG_MASTER_UPDATE_MODE[0], sizeof(mmOTG2_OTG_MASTER_UPDATE_MODE)/sizeof(mmOTG2_OTG_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmOTG2_OTG_CLOCK_CONTROL", REG_MMIO, 0x1c88, 2, &mmOTG2_OTG_CLOCK_CONTROL[0], sizeof(mmOTG2_OTG_CLOCK_CONTROL)/sizeof(mmOTG2_OTG_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_VSTARTUP_PARAM", REG_MMIO, 0x1c89, 2, &mmOTG2_OTG_VSTARTUP_PARAM[0], sizeof(mmOTG2_OTG_VSTARTUP_PARAM)/sizeof(mmOTG2_OTG_VSTARTUP_PARAM[0]), 0, 0 },
	{ "mmOTG2_OTG_VUPDATE_PARAM", REG_MMIO, 0x1c8a, 2, &mmOTG2_OTG_VUPDATE_PARAM[0], sizeof(mmOTG2_OTG_VUPDATE_PARAM)/sizeof(mmOTG2_OTG_VUPDATE_PARAM[0]), 0, 0 },
	{ "mmOTG2_OTG_VREADY_PARAM", REG_MMIO, 0x1c8b, 2, &mmOTG2_OTG_VREADY_PARAM[0], sizeof(mmOTG2_OTG_VREADY_PARAM)/sizeof(mmOTG2_OTG_VREADY_PARAM[0]), 0, 0 },
	{ "mmOTG2_OTG_GLOBAL_SYNC_STATUS", REG_MMIO, 0x1c8c, 2, &mmOTG2_OTG_GLOBAL_SYNC_STATUS[0], sizeof(mmOTG2_OTG_GLOBAL_SYNC_STATUS)/sizeof(mmOTG2_OTG_GLOBAL_SYNC_STATUS[0]), 0, 0 },
	{ "mmOTG2_OTG_MASTER_UPDATE_LOCK", REG_MMIO, 0x1c8d, 2, &mmOTG2_OTG_MASTER_UPDATE_LOCK[0], sizeof(mmOTG2_OTG_MASTER_UPDATE_LOCK)/sizeof(mmOTG2_OTG_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmOTG2_OTG_GSL_CONTROL", REG_MMIO, 0x1c8e, 2, &mmOTG2_OTG_GSL_CONTROL[0], sizeof(mmOTG2_OTG_GSL_CONTROL)/sizeof(mmOTG2_OTG_GSL_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_GSL_WINDOW_X", REG_MMIO, 0x1c8f, 2, &mmOTG2_OTG_GSL_WINDOW_X[0], sizeof(mmOTG2_OTG_GSL_WINDOW_X)/sizeof(mmOTG2_OTG_GSL_WINDOW_X[0]), 0, 0 },
	{ "mmOTG2_OTG_GSL_WINDOW_Y", REG_MMIO, 0x1c90, 2, &mmOTG2_OTG_GSL_WINDOW_Y[0], sizeof(mmOTG2_OTG_GSL_WINDOW_Y)/sizeof(mmOTG2_OTG_GSL_WINDOW_Y[0]), 0, 0 },
	{ "mmOTG2_OTG_VUPDATE_KEEPOUT", REG_MMIO, 0x1c91, 2, &mmOTG2_OTG_VUPDATE_KEEPOUT[0], sizeof(mmOTG2_OTG_VUPDATE_KEEPOUT)/sizeof(mmOTG2_OTG_VUPDATE_KEEPOUT[0]), 0, 0 },
	{ "mmOTG2_OTG_GLOBAL_CONTROL0", REG_MMIO, 0x1c92, 2, &mmOTG2_OTG_GLOBAL_CONTROL0[0], sizeof(mmOTG2_OTG_GLOBAL_CONTROL0)/sizeof(mmOTG2_OTG_GLOBAL_CONTROL0[0]), 0, 0 },
	{ "mmOTG2_OTG_GLOBAL_CONTROL1", REG_MMIO, 0x1c93, 2, &mmOTG2_OTG_GLOBAL_CONTROL1[0], sizeof(mmOTG2_OTG_GLOBAL_CONTROL1)/sizeof(mmOTG2_OTG_GLOBAL_CONTROL1[0]), 0, 0 },
	{ "mmOTG2_OTG_GLOBAL_CONTROL2", REG_MMIO, 0x1c94, 2, &mmOTG2_OTG_GLOBAL_CONTROL2[0], sizeof(mmOTG2_OTG_GLOBAL_CONTROL2)/sizeof(mmOTG2_OTG_GLOBAL_CONTROL2[0]), 0, 0 },
	{ "mmOTG2_OTG_GLOBAL_CONTROL3", REG_MMIO, 0x1c95, 2, &mmOTG2_OTG_GLOBAL_CONTROL3[0], sizeof(mmOTG2_OTG_GLOBAL_CONTROL3)/sizeof(mmOTG2_OTG_GLOBAL_CONTROL3[0]), 0, 0 },
	{ "mmOTG2_OTG_TRIG_MANUAL_CONTROL", REG_MMIO, 0x1c96, 2, &mmOTG2_OTG_TRIG_MANUAL_CONTROL[0], sizeof(mmOTG2_OTG_TRIG_MANUAL_CONTROL)/sizeof(mmOTG2_OTG_TRIG_MANUAL_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_MANUAL_FLOW_CONTROL", REG_MMIO, 0x1c97, 2, &mmOTG2_OTG_MANUAL_FLOW_CONTROL[0], sizeof(mmOTG2_OTG_MANUAL_FLOW_CONTROL)/sizeof(mmOTG2_OTG_MANUAL_FLOW_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_RANGE_TIMING_INT_STATUS", REG_MMIO, 0x1c98, 2, &mmOTG2_OTG_RANGE_TIMING_INT_STATUS[0], sizeof(mmOTG2_OTG_RANGE_TIMING_INT_STATUS)/sizeof(mmOTG2_OTG_RANGE_TIMING_INT_STATUS[0]), 0, 0 },
	{ "mmOTG2_OTG_DRR_CONTROL", REG_MMIO, 0x1c99, 2, &mmOTG2_OTG_DRR_CONTROL[0], sizeof(mmOTG2_OTG_DRR_CONTROL)/sizeof(mmOTG2_OTG_DRR_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_REQUEST_CONTROL", REG_MMIO, 0x1c9a, 2, &mmOTG2_OTG_REQUEST_CONTROL[0], sizeof(mmOTG2_OTG_REQUEST_CONTROL)/sizeof(mmOTG2_OTG_REQUEST_CONTROL[0]), 0, 0 },
	{ "mmOTG2_OTG_SPARE_REGISTER", REG_MMIO, 0x1c9b, 2, &mmOTG2_OTG_SPARE_REGISTER[0], sizeof(mmOTG2_OTG_SPARE_REGISTER)/sizeof(mmOTG2_OTG_SPARE_REGISTER[0]), 0, 0 },
	{ "mmOTG3_OTG_H_TOTAL", REG_MMIO, 0x1caa, 2, &mmOTG3_OTG_H_TOTAL[0], sizeof(mmOTG3_OTG_H_TOTAL)/sizeof(mmOTG3_OTG_H_TOTAL[0]), 0, 0 },
	{ "mmOTG3_OTG_H_BLANK_START_END", REG_MMIO, 0x1cab, 2, &mmOTG3_OTG_H_BLANK_START_END[0], sizeof(mmOTG3_OTG_H_BLANK_START_END)/sizeof(mmOTG3_OTG_H_BLANK_START_END[0]), 0, 0 },
	{ "mmOTG3_OTG_H_SYNC_A", REG_MMIO, 0x1cac, 2, &mmOTG3_OTG_H_SYNC_A[0], sizeof(mmOTG3_OTG_H_SYNC_A)/sizeof(mmOTG3_OTG_H_SYNC_A[0]), 0, 0 },
	{ "mmOTG3_OTG_H_SYNC_A_CNTL", REG_MMIO, 0x1cad, 2, &mmOTG3_OTG_H_SYNC_A_CNTL[0], sizeof(mmOTG3_OTG_H_SYNC_A_CNTL)/sizeof(mmOTG3_OTG_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmOTG3_OTG_H_TIMING_CNTL", REG_MMIO, 0x1cae, 2, &mmOTG3_OTG_H_TIMING_CNTL[0], sizeof(mmOTG3_OTG_H_TIMING_CNTL)/sizeof(mmOTG3_OTG_H_TIMING_CNTL[0]), 0, 0 },
	{ "mmOTG3_OTG_V_TOTAL", REG_MMIO, 0x1caf, 2, &mmOTG3_OTG_V_TOTAL[0], sizeof(mmOTG3_OTG_V_TOTAL)/sizeof(mmOTG3_OTG_V_TOTAL[0]), 0, 0 },
	{ "mmOTG3_OTG_V_TOTAL_MIN", REG_MMIO, 0x1cb0, 2, &mmOTG3_OTG_V_TOTAL_MIN[0], sizeof(mmOTG3_OTG_V_TOTAL_MIN)/sizeof(mmOTG3_OTG_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmOTG3_OTG_V_TOTAL_MAX", REG_MMIO, 0x1cb1, 2, &mmOTG3_OTG_V_TOTAL_MAX[0], sizeof(mmOTG3_OTG_V_TOTAL_MAX)/sizeof(mmOTG3_OTG_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmOTG3_OTG_V_TOTAL_MID", REG_MMIO, 0x1cb2, 2, &mmOTG3_OTG_V_TOTAL_MID[0], sizeof(mmOTG3_OTG_V_TOTAL_MID)/sizeof(mmOTG3_OTG_V_TOTAL_MID[0]), 0, 0 },
	{ "mmOTG3_OTG_V_TOTAL_CONTROL", REG_MMIO, 0x1cb3, 2, &mmOTG3_OTG_V_TOTAL_CONTROL[0], sizeof(mmOTG3_OTG_V_TOTAL_CONTROL)/sizeof(mmOTG3_OTG_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_V_TOTAL_INT_STATUS", REG_MMIO, 0x1cb4, 2, &mmOTG3_OTG_V_TOTAL_INT_STATUS[0], sizeof(mmOTG3_OTG_V_TOTAL_INT_STATUS)/sizeof(mmOTG3_OTG_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmOTG3_OTG_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1cb5, 2, &mmOTG3_OTG_VSYNC_NOM_INT_STATUS[0], sizeof(mmOTG3_OTG_VSYNC_NOM_INT_STATUS)/sizeof(mmOTG3_OTG_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmOTG3_OTG_V_BLANK_START_END", REG_MMIO, 0x1cb6, 2, &mmOTG3_OTG_V_BLANK_START_END[0], sizeof(mmOTG3_OTG_V_BLANK_START_END)/sizeof(mmOTG3_OTG_V_BLANK_START_END[0]), 0, 0 },
	{ "mmOTG3_OTG_V_SYNC_A", REG_MMIO, 0x1cb7, 2, &mmOTG3_OTG_V_SYNC_A[0], sizeof(mmOTG3_OTG_V_SYNC_A)/sizeof(mmOTG3_OTG_V_SYNC_A[0]), 0, 0 },
	{ "mmOTG3_OTG_V_SYNC_A_CNTL", REG_MMIO, 0x1cb8, 2, &mmOTG3_OTG_V_SYNC_A_CNTL[0], sizeof(mmOTG3_OTG_V_SYNC_A_CNTL)/sizeof(mmOTG3_OTG_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmOTG3_OTG_TRIGA_CNTL", REG_MMIO, 0x1cb9, 2, &mmOTG3_OTG_TRIGA_CNTL[0], sizeof(mmOTG3_OTG_TRIGA_CNTL)/sizeof(mmOTG3_OTG_TRIGA_CNTL[0]), 0, 0 },
	{ "mmOTG3_OTG_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1cba, 2, &mmOTG3_OTG_TRIGA_MANUAL_TRIG[0], sizeof(mmOTG3_OTG_TRIGA_MANUAL_TRIG)/sizeof(mmOTG3_OTG_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmOTG3_OTG_TRIGB_CNTL", REG_MMIO, 0x1cbb, 2, &mmOTG3_OTG_TRIGB_CNTL[0], sizeof(mmOTG3_OTG_TRIGB_CNTL)/sizeof(mmOTG3_OTG_TRIGB_CNTL[0]), 0, 0 },
	{ "mmOTG3_OTG_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1cbc, 2, &mmOTG3_OTG_TRIGB_MANUAL_TRIG[0], sizeof(mmOTG3_OTG_TRIGB_MANUAL_TRIG)/sizeof(mmOTG3_OTG_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmOTG3_OTG_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1cbd, 2, &mmOTG3_OTG_FORCE_COUNT_NOW_CNTL[0], sizeof(mmOTG3_OTG_FORCE_COUNT_NOW_CNTL)/sizeof(mmOTG3_OTG_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmOTG3_OTG_FLOW_CONTROL", REG_MMIO, 0x1cbe, 2, &mmOTG3_OTG_FLOW_CONTROL[0], sizeof(mmOTG3_OTG_FLOW_CONTROL)/sizeof(mmOTG3_OTG_FLOW_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1cbf, 2, &mmOTG3_OTG_STEREO_FORCE_NEXT_EYE[0], sizeof(mmOTG3_OTG_STEREO_FORCE_NEXT_EYE)/sizeof(mmOTG3_OTG_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmOTG3_OTG_AVSYNC_COUNTER", REG_MMIO, 0x1cc0, 2, &mmOTG3_OTG_AVSYNC_COUNTER[0], sizeof(mmOTG3_OTG_AVSYNC_COUNTER)/sizeof(mmOTG3_OTG_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmOTG3_OTG_CONTROL", REG_MMIO, 0x1cc1, 2, &mmOTG3_OTG_CONTROL[0], sizeof(mmOTG3_OTG_CONTROL)/sizeof(mmOTG3_OTG_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_BLANK_CONTROL", REG_MMIO, 0x1cc2, 2, &mmOTG3_OTG_BLANK_CONTROL[0], sizeof(mmOTG3_OTG_BLANK_CONTROL)/sizeof(mmOTG3_OTG_BLANK_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_PIPE_ABORT_CONTROL", REG_MMIO, 0x1cc3, 2, &mmOTG3_OTG_PIPE_ABORT_CONTROL[0], sizeof(mmOTG3_OTG_PIPE_ABORT_CONTROL)/sizeof(mmOTG3_OTG_PIPE_ABORT_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_INTERLACE_CONTROL", REG_MMIO, 0x1cc4, 2, &mmOTG3_OTG_INTERLACE_CONTROL[0], sizeof(mmOTG3_OTG_INTERLACE_CONTROL)/sizeof(mmOTG3_OTG_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_INTERLACE_STATUS", REG_MMIO, 0x1cc5, 2, &mmOTG3_OTG_INTERLACE_STATUS[0], sizeof(mmOTG3_OTG_INTERLACE_STATUS)/sizeof(mmOTG3_OTG_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmOTG3_OTG_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1cc6, 2, &mmOTG3_OTG_FIELD_INDICATION_CONTROL[0], sizeof(mmOTG3_OTG_FIELD_INDICATION_CONTROL)/sizeof(mmOTG3_OTG_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_PIXEL_DATA_READBACK0", REG_MMIO, 0x1cc7, 2, &mmOTG3_OTG_PIXEL_DATA_READBACK0[0], sizeof(mmOTG3_OTG_PIXEL_DATA_READBACK0)/sizeof(mmOTG3_OTG_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmOTG3_OTG_PIXEL_DATA_READBACK1", REG_MMIO, 0x1cc8, 2, &mmOTG3_OTG_PIXEL_DATA_READBACK1[0], sizeof(mmOTG3_OTG_PIXEL_DATA_READBACK1)/sizeof(mmOTG3_OTG_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmOTG3_OTG_STATUS", REG_MMIO, 0x1cc9, 2, &mmOTG3_OTG_STATUS[0], sizeof(mmOTG3_OTG_STATUS)/sizeof(mmOTG3_OTG_STATUS[0]), 0, 0 },
	{ "mmOTG3_OTG_STATUS_POSITION", REG_MMIO, 0x1cca, 2, &mmOTG3_OTG_STATUS_POSITION[0], sizeof(mmOTG3_OTG_STATUS_POSITION)/sizeof(mmOTG3_OTG_STATUS_POSITION[0]), 0, 0 },
	{ "mmOTG3_OTG_NOM_VERT_POSITION", REG_MMIO, 0x1ccb, 2, &mmOTG3_OTG_NOM_VERT_POSITION[0], sizeof(mmOTG3_OTG_NOM_VERT_POSITION)/sizeof(mmOTG3_OTG_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmOTG3_OTG_STATUS_FRAME_COUNT", REG_MMIO, 0x1ccc, 2, &mmOTG3_OTG_STATUS_FRAME_COUNT[0], sizeof(mmOTG3_OTG_STATUS_FRAME_COUNT)/sizeof(mmOTG3_OTG_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmOTG3_OTG_STATUS_VF_COUNT", REG_MMIO, 0x1ccd, 2, &mmOTG3_OTG_STATUS_VF_COUNT[0], sizeof(mmOTG3_OTG_STATUS_VF_COUNT)/sizeof(mmOTG3_OTG_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmOTG3_OTG_STATUS_HV_COUNT", REG_MMIO, 0x1cce, 2, &mmOTG3_OTG_STATUS_HV_COUNT[0], sizeof(mmOTG3_OTG_STATUS_HV_COUNT)/sizeof(mmOTG3_OTG_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmOTG3_OTG_COUNT_CONTROL", REG_MMIO, 0x1ccf, 2, &mmOTG3_OTG_COUNT_CONTROL[0], sizeof(mmOTG3_OTG_COUNT_CONTROL)/sizeof(mmOTG3_OTG_COUNT_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_COUNT_RESET", REG_MMIO, 0x1cd0, 2, &mmOTG3_OTG_COUNT_RESET[0], sizeof(mmOTG3_OTG_COUNT_RESET)/sizeof(mmOTG3_OTG_COUNT_RESET[0]), 0, 0 },
	{ "mmOTG3_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1cd1, 2, &mmOTG3_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmOTG3_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmOTG3_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmOTG3_OTG_VERT_SYNC_CONTROL", REG_MMIO, 0x1cd2, 2, &mmOTG3_OTG_VERT_SYNC_CONTROL[0], sizeof(mmOTG3_OTG_VERT_SYNC_CONTROL)/sizeof(mmOTG3_OTG_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_STEREO_STATUS", REG_MMIO, 0x1cd3, 2, &mmOTG3_OTG_STEREO_STATUS[0], sizeof(mmOTG3_OTG_STEREO_STATUS)/sizeof(mmOTG3_OTG_STEREO_STATUS[0]), 0, 0 },
	{ "mmOTG3_OTG_STEREO_CONTROL", REG_MMIO, 0x1cd4, 2, &mmOTG3_OTG_STEREO_CONTROL[0], sizeof(mmOTG3_OTG_STEREO_CONTROL)/sizeof(mmOTG3_OTG_STEREO_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_SNAPSHOT_STATUS", REG_MMIO, 0x1cd5, 2, &mmOTG3_OTG_SNAPSHOT_STATUS[0], sizeof(mmOTG3_OTG_SNAPSHOT_STATUS)/sizeof(mmOTG3_OTG_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmOTG3_OTG_SNAPSHOT_CONTROL", REG_MMIO, 0x1cd6, 2, &mmOTG3_OTG_SNAPSHOT_CONTROL[0], sizeof(mmOTG3_OTG_SNAPSHOT_CONTROL)/sizeof(mmOTG3_OTG_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_SNAPSHOT_POSITION", REG_MMIO, 0x1cd7, 2, &mmOTG3_OTG_SNAPSHOT_POSITION[0], sizeof(mmOTG3_OTG_SNAPSHOT_POSITION)/sizeof(mmOTG3_OTG_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmOTG3_OTG_SNAPSHOT_FRAME", REG_MMIO, 0x1cd8, 2, &mmOTG3_OTG_SNAPSHOT_FRAME[0], sizeof(mmOTG3_OTG_SNAPSHOT_FRAME)/sizeof(mmOTG3_OTG_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmOTG3_OTG_INTERRUPT_CONTROL", REG_MMIO, 0x1cd9, 2, &mmOTG3_OTG_INTERRUPT_CONTROL[0], sizeof(mmOTG3_OTG_INTERRUPT_CONTROL)/sizeof(mmOTG3_OTG_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_UPDATE_LOCK", REG_MMIO, 0x1cda, 2, &mmOTG3_OTG_UPDATE_LOCK[0], sizeof(mmOTG3_OTG_UPDATE_LOCK)/sizeof(mmOTG3_OTG_UPDATE_LOCK[0]), 0, 0 },
	{ "mmOTG3_OTG_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1cdb, 2, &mmOTG3_OTG_DOUBLE_BUFFER_CONTROL[0], sizeof(mmOTG3_OTG_DOUBLE_BUFFER_CONTROL)/sizeof(mmOTG3_OTG_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_TEST_PATTERN_CONTROL", REG_MMIO, 0x1cdc, 2, &mmOTG3_OTG_TEST_PATTERN_CONTROL[0], sizeof(mmOTG3_OTG_TEST_PATTERN_CONTROL)/sizeof(mmOTG3_OTG_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1cdd, 2, &mmOTG3_OTG_TEST_PATTERN_PARAMETERS[0], sizeof(mmOTG3_OTG_TEST_PATTERN_PARAMETERS)/sizeof(mmOTG3_OTG_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmOTG3_OTG_TEST_PATTERN_COLOR", REG_MMIO, 0x1cde, 2, &mmOTG3_OTG_TEST_PATTERN_COLOR[0], sizeof(mmOTG3_OTG_TEST_PATTERN_COLOR)/sizeof(mmOTG3_OTG_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmOTG3_OTG_MASTER_EN", REG_MMIO, 0x1cdf, 2, &mmOTG3_OTG_MASTER_EN[0], sizeof(mmOTG3_OTG_MASTER_EN)/sizeof(mmOTG3_OTG_MASTER_EN[0]), 0, 0 },
	{ "mmOTG3_OTG_BLANK_DATA_COLOR", REG_MMIO, 0x1ce1, 2, &mmOTG3_OTG_BLANK_DATA_COLOR[0], sizeof(mmOTG3_OTG_BLANK_DATA_COLOR)/sizeof(mmOTG3_OTG_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmOTG3_OTG_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x1ce2, 2, &mmOTG3_OTG_BLANK_DATA_COLOR_EXT[0], sizeof(mmOTG3_OTG_BLANK_DATA_COLOR_EXT)/sizeof(mmOTG3_OTG_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmOTG3_OTG_BLACK_COLOR", REG_MMIO, 0x1ce3, 2, &mmOTG3_OTG_BLACK_COLOR[0], sizeof(mmOTG3_OTG_BLACK_COLOR)/sizeof(mmOTG3_OTG_BLACK_COLOR[0]), 0, 0 },
	{ "mmOTG3_OTG_BLACK_COLOR_EXT", REG_MMIO, 0x1ce4, 2, &mmOTG3_OTG_BLACK_COLOR_EXT[0], sizeof(mmOTG3_OTG_BLACK_COLOR_EXT)/sizeof(mmOTG3_OTG_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmOTG3_OTG_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1ce5, 2, &mmOTG3_OTG_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmOTG3_OTG_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmOTG3_OTG_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmOTG3_OTG_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1ce6, 2, &mmOTG3_OTG_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmOTG3_OTG_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmOTG3_OTG_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1ce7, 2, &mmOTG3_OTG_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmOTG3_OTG_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmOTG3_OTG_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmOTG3_OTG_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1ce8, 2, &mmOTG3_OTG_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmOTG3_OTG_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmOTG3_OTG_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1ce9, 2, &mmOTG3_OTG_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmOTG3_OTG_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmOTG3_OTG_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmOTG3_OTG_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1cea, 2, &mmOTG3_OTG_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmOTG3_OTG_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmOTG3_OTG_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC_CNTL", REG_MMIO, 0x1ceb, 2, &mmOTG3_OTG_CRC_CNTL[0], sizeof(mmOTG3_OTG_CRC_CNTL)/sizeof(mmOTG3_OTG_CRC_CNTL[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1cec, 2, &mmOTG3_OTG_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmOTG3_OTG_CRC0_WINDOWA_X_CONTROL)/sizeof(mmOTG3_OTG_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1ced, 2, &mmOTG3_OTG_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmOTG3_OTG_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmOTG3_OTG_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1cee, 2, &mmOTG3_OTG_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmOTG3_OTG_CRC0_WINDOWB_X_CONTROL)/sizeof(mmOTG3_OTG_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1cef, 2, &mmOTG3_OTG_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmOTG3_OTG_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmOTG3_OTG_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC0_DATA_RG", REG_MMIO, 0x1cf0, 2, &mmOTG3_OTG_CRC0_DATA_RG[0], sizeof(mmOTG3_OTG_CRC0_DATA_RG)/sizeof(mmOTG3_OTG_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC0_DATA_B", REG_MMIO, 0x1cf1, 2, &mmOTG3_OTG_CRC0_DATA_B[0], sizeof(mmOTG3_OTG_CRC0_DATA_B)/sizeof(mmOTG3_OTG_CRC0_DATA_B[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x1cf2, 2, &mmOTG3_OTG_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmOTG3_OTG_CRC1_WINDOWA_X_CONTROL)/sizeof(mmOTG3_OTG_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x1cf3, 2, &mmOTG3_OTG_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmOTG3_OTG_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmOTG3_OTG_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1cf4, 2, &mmOTG3_OTG_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmOTG3_OTG_CRC1_WINDOWB_X_CONTROL)/sizeof(mmOTG3_OTG_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1cf5, 2, &mmOTG3_OTG_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmOTG3_OTG_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmOTG3_OTG_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC1_DATA_RG", REG_MMIO, 0x1cf6, 2, &mmOTG3_OTG_CRC1_DATA_RG[0], sizeof(mmOTG3_OTG_CRC1_DATA_RG)/sizeof(mmOTG3_OTG_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC1_DATA_B", REG_MMIO, 0x1cf7, 2, &mmOTG3_OTG_CRC1_DATA_B[0], sizeof(mmOTG3_OTG_CRC1_DATA_B)/sizeof(mmOTG3_OTG_CRC1_DATA_B[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC2_DATA_RG", REG_MMIO, 0x1cf8, 2, &mmOTG3_OTG_CRC2_DATA_RG[0], sizeof(mmOTG3_OTG_CRC2_DATA_RG)/sizeof(mmOTG3_OTG_CRC2_DATA_RG[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC2_DATA_B", REG_MMIO, 0x1cf9, 2, &mmOTG3_OTG_CRC2_DATA_B[0], sizeof(mmOTG3_OTG_CRC2_DATA_B)/sizeof(mmOTG3_OTG_CRC2_DATA_B[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC3_DATA_RG", REG_MMIO, 0x1cfa, 2, &mmOTG3_OTG_CRC3_DATA_RG[0], sizeof(mmOTG3_OTG_CRC3_DATA_RG)/sizeof(mmOTG3_OTG_CRC3_DATA_RG[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC3_DATA_B", REG_MMIO, 0x1cfb, 2, &mmOTG3_OTG_CRC3_DATA_B[0], sizeof(mmOTG3_OTG_CRC3_DATA_B)/sizeof(mmOTG3_OTG_CRC3_DATA_B[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1cfc, 2, &mmOTG3_OTG_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmOTG3_OTG_CRC_SIG_RED_GREEN_MASK)/sizeof(mmOTG3_OTG_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmOTG3_OTG_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1cfd, 2, &mmOTG3_OTG_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmOTG3_OTG_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmOTG3_OTG_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmOTG3_OTG_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1d04, 2, &mmOTG3_OTG_STATIC_SCREEN_CONTROL[0], sizeof(mmOTG3_OTG_STATIC_SCREEN_CONTROL)/sizeof(mmOTG3_OTG_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1d05, 2, &mmOTG3_OTG_3D_STRUCTURE_CONTROL[0], sizeof(mmOTG3_OTG_3D_STRUCTURE_CONTROL)/sizeof(mmOTG3_OTG_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_GSL_VSYNC_GAP", REG_MMIO, 0x1d06, 2, &mmOTG3_OTG_GSL_VSYNC_GAP[0], sizeof(mmOTG3_OTG_GSL_VSYNC_GAP)/sizeof(mmOTG3_OTG_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmOTG3_OTG_MASTER_UPDATE_MODE", REG_MMIO, 0x1d07, 2, &mmOTG3_OTG_MASTER_UPDATE_MODE[0], sizeof(mmOTG3_OTG_MASTER_UPDATE_MODE)/sizeof(mmOTG3_OTG_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmOTG3_OTG_CLOCK_CONTROL", REG_MMIO, 0x1d08, 2, &mmOTG3_OTG_CLOCK_CONTROL[0], sizeof(mmOTG3_OTG_CLOCK_CONTROL)/sizeof(mmOTG3_OTG_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_VSTARTUP_PARAM", REG_MMIO, 0x1d09, 2, &mmOTG3_OTG_VSTARTUP_PARAM[0], sizeof(mmOTG3_OTG_VSTARTUP_PARAM)/sizeof(mmOTG3_OTG_VSTARTUP_PARAM[0]), 0, 0 },
	{ "mmOTG3_OTG_VUPDATE_PARAM", REG_MMIO, 0x1d0a, 2, &mmOTG3_OTG_VUPDATE_PARAM[0], sizeof(mmOTG3_OTG_VUPDATE_PARAM)/sizeof(mmOTG3_OTG_VUPDATE_PARAM[0]), 0, 0 },
	{ "mmOTG3_OTG_VREADY_PARAM", REG_MMIO, 0x1d0b, 2, &mmOTG3_OTG_VREADY_PARAM[0], sizeof(mmOTG3_OTG_VREADY_PARAM)/sizeof(mmOTG3_OTG_VREADY_PARAM[0]), 0, 0 },
	{ "mmOTG3_OTG_GLOBAL_SYNC_STATUS", REG_MMIO, 0x1d0c, 2, &mmOTG3_OTG_GLOBAL_SYNC_STATUS[0], sizeof(mmOTG3_OTG_GLOBAL_SYNC_STATUS)/sizeof(mmOTG3_OTG_GLOBAL_SYNC_STATUS[0]), 0, 0 },
	{ "mmOTG3_OTG_MASTER_UPDATE_LOCK", REG_MMIO, 0x1d0d, 2, &mmOTG3_OTG_MASTER_UPDATE_LOCK[0], sizeof(mmOTG3_OTG_MASTER_UPDATE_LOCK)/sizeof(mmOTG3_OTG_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmOTG3_OTG_GSL_CONTROL", REG_MMIO, 0x1d0e, 2, &mmOTG3_OTG_GSL_CONTROL[0], sizeof(mmOTG3_OTG_GSL_CONTROL)/sizeof(mmOTG3_OTG_GSL_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_GSL_WINDOW_X", REG_MMIO, 0x1d0f, 2, &mmOTG3_OTG_GSL_WINDOW_X[0], sizeof(mmOTG3_OTG_GSL_WINDOW_X)/sizeof(mmOTG3_OTG_GSL_WINDOW_X[0]), 0, 0 },
	{ "mmOTG3_OTG_GSL_WINDOW_Y", REG_MMIO, 0x1d10, 2, &mmOTG3_OTG_GSL_WINDOW_Y[0], sizeof(mmOTG3_OTG_GSL_WINDOW_Y)/sizeof(mmOTG3_OTG_GSL_WINDOW_Y[0]), 0, 0 },
	{ "mmOTG3_OTG_VUPDATE_KEEPOUT", REG_MMIO, 0x1d11, 2, &mmOTG3_OTG_VUPDATE_KEEPOUT[0], sizeof(mmOTG3_OTG_VUPDATE_KEEPOUT)/sizeof(mmOTG3_OTG_VUPDATE_KEEPOUT[0]), 0, 0 },
	{ "mmOTG3_OTG_GLOBAL_CONTROL0", REG_MMIO, 0x1d12, 2, &mmOTG3_OTG_GLOBAL_CONTROL0[0], sizeof(mmOTG3_OTG_GLOBAL_CONTROL0)/sizeof(mmOTG3_OTG_GLOBAL_CONTROL0[0]), 0, 0 },
	{ "mmOTG3_OTG_GLOBAL_CONTROL1", REG_MMIO, 0x1d13, 2, &mmOTG3_OTG_GLOBAL_CONTROL1[0], sizeof(mmOTG3_OTG_GLOBAL_CONTROL1)/sizeof(mmOTG3_OTG_GLOBAL_CONTROL1[0]), 0, 0 },
	{ "mmOTG3_OTG_GLOBAL_CONTROL2", REG_MMIO, 0x1d14, 2, &mmOTG3_OTG_GLOBAL_CONTROL2[0], sizeof(mmOTG3_OTG_GLOBAL_CONTROL2)/sizeof(mmOTG3_OTG_GLOBAL_CONTROL2[0]), 0, 0 },
	{ "mmOTG3_OTG_GLOBAL_CONTROL3", REG_MMIO, 0x1d15, 2, &mmOTG3_OTG_GLOBAL_CONTROL3[0], sizeof(mmOTG3_OTG_GLOBAL_CONTROL3)/sizeof(mmOTG3_OTG_GLOBAL_CONTROL3[0]), 0, 0 },
	{ "mmOTG3_OTG_TRIG_MANUAL_CONTROL", REG_MMIO, 0x1d16, 2, &mmOTG3_OTG_TRIG_MANUAL_CONTROL[0], sizeof(mmOTG3_OTG_TRIG_MANUAL_CONTROL)/sizeof(mmOTG3_OTG_TRIG_MANUAL_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_MANUAL_FLOW_CONTROL", REG_MMIO, 0x1d17, 2, &mmOTG3_OTG_MANUAL_FLOW_CONTROL[0], sizeof(mmOTG3_OTG_MANUAL_FLOW_CONTROL)/sizeof(mmOTG3_OTG_MANUAL_FLOW_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_RANGE_TIMING_INT_STATUS", REG_MMIO, 0x1d18, 2, &mmOTG3_OTG_RANGE_TIMING_INT_STATUS[0], sizeof(mmOTG3_OTG_RANGE_TIMING_INT_STATUS)/sizeof(mmOTG3_OTG_RANGE_TIMING_INT_STATUS[0]), 0, 0 },
	{ "mmOTG3_OTG_DRR_CONTROL", REG_MMIO, 0x1d19, 2, &mmOTG3_OTG_DRR_CONTROL[0], sizeof(mmOTG3_OTG_DRR_CONTROL)/sizeof(mmOTG3_OTG_DRR_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_REQUEST_CONTROL", REG_MMIO, 0x1d1a, 2, &mmOTG3_OTG_REQUEST_CONTROL[0], sizeof(mmOTG3_OTG_REQUEST_CONTROL)/sizeof(mmOTG3_OTG_REQUEST_CONTROL[0]), 0, 0 },
	{ "mmOTG3_OTG_SPARE_REGISTER", REG_MMIO, 0x1d1b, 2, &mmOTG3_OTG_SPARE_REGISTER[0], sizeof(mmOTG3_OTG_SPARE_REGISTER)/sizeof(mmOTG3_OTG_SPARE_REGISTER[0]), 0, 0 },
	{ "mmOTG4_OTG_H_TOTAL", REG_MMIO, 0x1d2a, 2, &mmOTG4_OTG_H_TOTAL[0], sizeof(mmOTG4_OTG_H_TOTAL)/sizeof(mmOTG4_OTG_H_TOTAL[0]), 0, 0 },
	{ "mmOTG4_OTG_H_BLANK_START_END", REG_MMIO, 0x1d2b, 2, &mmOTG4_OTG_H_BLANK_START_END[0], sizeof(mmOTG4_OTG_H_BLANK_START_END)/sizeof(mmOTG4_OTG_H_BLANK_START_END[0]), 0, 0 },
	{ "mmOTG4_OTG_H_SYNC_A", REG_MMIO, 0x1d2c, 2, &mmOTG4_OTG_H_SYNC_A[0], sizeof(mmOTG4_OTG_H_SYNC_A)/sizeof(mmOTG4_OTG_H_SYNC_A[0]), 0, 0 },
	{ "mmOTG4_OTG_H_SYNC_A_CNTL", REG_MMIO, 0x1d2d, 2, &mmOTG4_OTG_H_SYNC_A_CNTL[0], sizeof(mmOTG4_OTG_H_SYNC_A_CNTL)/sizeof(mmOTG4_OTG_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmOTG4_OTG_H_TIMING_CNTL", REG_MMIO, 0x1d2e, 2, &mmOTG4_OTG_H_TIMING_CNTL[0], sizeof(mmOTG4_OTG_H_TIMING_CNTL)/sizeof(mmOTG4_OTG_H_TIMING_CNTL[0]), 0, 0 },
	{ "mmOTG4_OTG_V_TOTAL", REG_MMIO, 0x1d2f, 2, &mmOTG4_OTG_V_TOTAL[0], sizeof(mmOTG4_OTG_V_TOTAL)/sizeof(mmOTG4_OTG_V_TOTAL[0]), 0, 0 },
	{ "mmOTG4_OTG_V_TOTAL_MIN", REG_MMIO, 0x1d30, 2, &mmOTG4_OTG_V_TOTAL_MIN[0], sizeof(mmOTG4_OTG_V_TOTAL_MIN)/sizeof(mmOTG4_OTG_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmOTG4_OTG_V_TOTAL_MAX", REG_MMIO, 0x1d31, 2, &mmOTG4_OTG_V_TOTAL_MAX[0], sizeof(mmOTG4_OTG_V_TOTAL_MAX)/sizeof(mmOTG4_OTG_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmOTG4_OTG_V_TOTAL_MID", REG_MMIO, 0x1d32, 2, &mmOTG4_OTG_V_TOTAL_MID[0], sizeof(mmOTG4_OTG_V_TOTAL_MID)/sizeof(mmOTG4_OTG_V_TOTAL_MID[0]), 0, 0 },
	{ "mmOTG4_OTG_V_TOTAL_CONTROL", REG_MMIO, 0x1d33, 2, &mmOTG4_OTG_V_TOTAL_CONTROL[0], sizeof(mmOTG4_OTG_V_TOTAL_CONTROL)/sizeof(mmOTG4_OTG_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_V_TOTAL_INT_STATUS", REG_MMIO, 0x1d34, 2, &mmOTG4_OTG_V_TOTAL_INT_STATUS[0], sizeof(mmOTG4_OTG_V_TOTAL_INT_STATUS)/sizeof(mmOTG4_OTG_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmOTG4_OTG_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1d35, 2, &mmOTG4_OTG_VSYNC_NOM_INT_STATUS[0], sizeof(mmOTG4_OTG_VSYNC_NOM_INT_STATUS)/sizeof(mmOTG4_OTG_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmOTG4_OTG_V_BLANK_START_END", REG_MMIO, 0x1d36, 2, &mmOTG4_OTG_V_BLANK_START_END[0], sizeof(mmOTG4_OTG_V_BLANK_START_END)/sizeof(mmOTG4_OTG_V_BLANK_START_END[0]), 0, 0 },
	{ "mmOTG4_OTG_V_SYNC_A", REG_MMIO, 0x1d37, 2, &mmOTG4_OTG_V_SYNC_A[0], sizeof(mmOTG4_OTG_V_SYNC_A)/sizeof(mmOTG4_OTG_V_SYNC_A[0]), 0, 0 },
	{ "mmOTG4_OTG_V_SYNC_A_CNTL", REG_MMIO, 0x1d38, 2, &mmOTG4_OTG_V_SYNC_A_CNTL[0], sizeof(mmOTG4_OTG_V_SYNC_A_CNTL)/sizeof(mmOTG4_OTG_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmOTG4_OTG_TRIGA_CNTL", REG_MMIO, 0x1d39, 2, &mmOTG4_OTG_TRIGA_CNTL[0], sizeof(mmOTG4_OTG_TRIGA_CNTL)/sizeof(mmOTG4_OTG_TRIGA_CNTL[0]), 0, 0 },
	{ "mmOTG4_OTG_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1d3a, 2, &mmOTG4_OTG_TRIGA_MANUAL_TRIG[0], sizeof(mmOTG4_OTG_TRIGA_MANUAL_TRIG)/sizeof(mmOTG4_OTG_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmOTG4_OTG_TRIGB_CNTL", REG_MMIO, 0x1d3b, 2, &mmOTG4_OTG_TRIGB_CNTL[0], sizeof(mmOTG4_OTG_TRIGB_CNTL)/sizeof(mmOTG4_OTG_TRIGB_CNTL[0]), 0, 0 },
	{ "mmOTG4_OTG_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1d3c, 2, &mmOTG4_OTG_TRIGB_MANUAL_TRIG[0], sizeof(mmOTG4_OTG_TRIGB_MANUAL_TRIG)/sizeof(mmOTG4_OTG_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmOTG4_OTG_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1d3d, 2, &mmOTG4_OTG_FORCE_COUNT_NOW_CNTL[0], sizeof(mmOTG4_OTG_FORCE_COUNT_NOW_CNTL)/sizeof(mmOTG4_OTG_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmOTG4_OTG_FLOW_CONTROL", REG_MMIO, 0x1d3e, 2, &mmOTG4_OTG_FLOW_CONTROL[0], sizeof(mmOTG4_OTG_FLOW_CONTROL)/sizeof(mmOTG4_OTG_FLOW_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1d3f, 2, &mmOTG4_OTG_STEREO_FORCE_NEXT_EYE[0], sizeof(mmOTG4_OTG_STEREO_FORCE_NEXT_EYE)/sizeof(mmOTG4_OTG_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmOTG4_OTG_AVSYNC_COUNTER", REG_MMIO, 0x1d40, 2, &mmOTG4_OTG_AVSYNC_COUNTER[0], sizeof(mmOTG4_OTG_AVSYNC_COUNTER)/sizeof(mmOTG4_OTG_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmOTG4_OTG_CONTROL", REG_MMIO, 0x1d41, 2, &mmOTG4_OTG_CONTROL[0], sizeof(mmOTG4_OTG_CONTROL)/sizeof(mmOTG4_OTG_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_BLANK_CONTROL", REG_MMIO, 0x1d42, 2, &mmOTG4_OTG_BLANK_CONTROL[0], sizeof(mmOTG4_OTG_BLANK_CONTROL)/sizeof(mmOTG4_OTG_BLANK_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_PIPE_ABORT_CONTROL", REG_MMIO, 0x1d43, 2, &mmOTG4_OTG_PIPE_ABORT_CONTROL[0], sizeof(mmOTG4_OTG_PIPE_ABORT_CONTROL)/sizeof(mmOTG4_OTG_PIPE_ABORT_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_INTERLACE_CONTROL", REG_MMIO, 0x1d44, 2, &mmOTG4_OTG_INTERLACE_CONTROL[0], sizeof(mmOTG4_OTG_INTERLACE_CONTROL)/sizeof(mmOTG4_OTG_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_INTERLACE_STATUS", REG_MMIO, 0x1d45, 2, &mmOTG4_OTG_INTERLACE_STATUS[0], sizeof(mmOTG4_OTG_INTERLACE_STATUS)/sizeof(mmOTG4_OTG_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmOTG4_OTG_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1d46, 2, &mmOTG4_OTG_FIELD_INDICATION_CONTROL[0], sizeof(mmOTG4_OTG_FIELD_INDICATION_CONTROL)/sizeof(mmOTG4_OTG_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_PIXEL_DATA_READBACK0", REG_MMIO, 0x1d47, 2, &mmOTG4_OTG_PIXEL_DATA_READBACK0[0], sizeof(mmOTG4_OTG_PIXEL_DATA_READBACK0)/sizeof(mmOTG4_OTG_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmOTG4_OTG_PIXEL_DATA_READBACK1", REG_MMIO, 0x1d48, 2, &mmOTG4_OTG_PIXEL_DATA_READBACK1[0], sizeof(mmOTG4_OTG_PIXEL_DATA_READBACK1)/sizeof(mmOTG4_OTG_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmOTG4_OTG_STATUS", REG_MMIO, 0x1d49, 2, &mmOTG4_OTG_STATUS[0], sizeof(mmOTG4_OTG_STATUS)/sizeof(mmOTG4_OTG_STATUS[0]), 0, 0 },
	{ "mmOTG4_OTG_STATUS_POSITION", REG_MMIO, 0x1d4a, 2, &mmOTG4_OTG_STATUS_POSITION[0], sizeof(mmOTG4_OTG_STATUS_POSITION)/sizeof(mmOTG4_OTG_STATUS_POSITION[0]), 0, 0 },
	{ "mmOTG4_OTG_NOM_VERT_POSITION", REG_MMIO, 0x1d4b, 2, &mmOTG4_OTG_NOM_VERT_POSITION[0], sizeof(mmOTG4_OTG_NOM_VERT_POSITION)/sizeof(mmOTG4_OTG_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmOTG4_OTG_STATUS_FRAME_COUNT", REG_MMIO, 0x1d4c, 2, &mmOTG4_OTG_STATUS_FRAME_COUNT[0], sizeof(mmOTG4_OTG_STATUS_FRAME_COUNT)/sizeof(mmOTG4_OTG_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmOTG4_OTG_STATUS_VF_COUNT", REG_MMIO, 0x1d4d, 2, &mmOTG4_OTG_STATUS_VF_COUNT[0], sizeof(mmOTG4_OTG_STATUS_VF_COUNT)/sizeof(mmOTG4_OTG_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmOTG4_OTG_STATUS_HV_COUNT", REG_MMIO, 0x1d4e, 2, &mmOTG4_OTG_STATUS_HV_COUNT[0], sizeof(mmOTG4_OTG_STATUS_HV_COUNT)/sizeof(mmOTG4_OTG_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmOTG4_OTG_COUNT_CONTROL", REG_MMIO, 0x1d4f, 2, &mmOTG4_OTG_COUNT_CONTROL[0], sizeof(mmOTG4_OTG_COUNT_CONTROL)/sizeof(mmOTG4_OTG_COUNT_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_COUNT_RESET", REG_MMIO, 0x1d50, 2, &mmOTG4_OTG_COUNT_RESET[0], sizeof(mmOTG4_OTG_COUNT_RESET)/sizeof(mmOTG4_OTG_COUNT_RESET[0]), 0, 0 },
	{ "mmOTG4_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1d51, 2, &mmOTG4_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmOTG4_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmOTG4_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmOTG4_OTG_VERT_SYNC_CONTROL", REG_MMIO, 0x1d52, 2, &mmOTG4_OTG_VERT_SYNC_CONTROL[0], sizeof(mmOTG4_OTG_VERT_SYNC_CONTROL)/sizeof(mmOTG4_OTG_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_STEREO_STATUS", REG_MMIO, 0x1d53, 2, &mmOTG4_OTG_STEREO_STATUS[0], sizeof(mmOTG4_OTG_STEREO_STATUS)/sizeof(mmOTG4_OTG_STEREO_STATUS[0]), 0, 0 },
	{ "mmOTG4_OTG_STEREO_CONTROL", REG_MMIO, 0x1d54, 2, &mmOTG4_OTG_STEREO_CONTROL[0], sizeof(mmOTG4_OTG_STEREO_CONTROL)/sizeof(mmOTG4_OTG_STEREO_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_SNAPSHOT_STATUS", REG_MMIO, 0x1d55, 2, &mmOTG4_OTG_SNAPSHOT_STATUS[0], sizeof(mmOTG4_OTG_SNAPSHOT_STATUS)/sizeof(mmOTG4_OTG_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmOTG4_OTG_SNAPSHOT_CONTROL", REG_MMIO, 0x1d56, 2, &mmOTG4_OTG_SNAPSHOT_CONTROL[0], sizeof(mmOTG4_OTG_SNAPSHOT_CONTROL)/sizeof(mmOTG4_OTG_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_SNAPSHOT_POSITION", REG_MMIO, 0x1d57, 2, &mmOTG4_OTG_SNAPSHOT_POSITION[0], sizeof(mmOTG4_OTG_SNAPSHOT_POSITION)/sizeof(mmOTG4_OTG_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmOTG4_OTG_SNAPSHOT_FRAME", REG_MMIO, 0x1d58, 2, &mmOTG4_OTG_SNAPSHOT_FRAME[0], sizeof(mmOTG4_OTG_SNAPSHOT_FRAME)/sizeof(mmOTG4_OTG_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmOTG4_OTG_INTERRUPT_CONTROL", REG_MMIO, 0x1d59, 2, &mmOTG4_OTG_INTERRUPT_CONTROL[0], sizeof(mmOTG4_OTG_INTERRUPT_CONTROL)/sizeof(mmOTG4_OTG_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_UPDATE_LOCK", REG_MMIO, 0x1d5a, 2, &mmOTG4_OTG_UPDATE_LOCK[0], sizeof(mmOTG4_OTG_UPDATE_LOCK)/sizeof(mmOTG4_OTG_UPDATE_LOCK[0]), 0, 0 },
	{ "mmOTG4_OTG_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1d5b, 2, &mmOTG4_OTG_DOUBLE_BUFFER_CONTROL[0], sizeof(mmOTG4_OTG_DOUBLE_BUFFER_CONTROL)/sizeof(mmOTG4_OTG_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_TEST_PATTERN_CONTROL", REG_MMIO, 0x1d5c, 2, &mmOTG4_OTG_TEST_PATTERN_CONTROL[0], sizeof(mmOTG4_OTG_TEST_PATTERN_CONTROL)/sizeof(mmOTG4_OTG_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1d5d, 2, &mmOTG4_OTG_TEST_PATTERN_PARAMETERS[0], sizeof(mmOTG4_OTG_TEST_PATTERN_PARAMETERS)/sizeof(mmOTG4_OTG_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmOTG4_OTG_TEST_PATTERN_COLOR", REG_MMIO, 0x1d5e, 2, &mmOTG4_OTG_TEST_PATTERN_COLOR[0], sizeof(mmOTG4_OTG_TEST_PATTERN_COLOR)/sizeof(mmOTG4_OTG_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmOTG4_OTG_MASTER_EN", REG_MMIO, 0x1d5f, 2, &mmOTG4_OTG_MASTER_EN[0], sizeof(mmOTG4_OTG_MASTER_EN)/sizeof(mmOTG4_OTG_MASTER_EN[0]), 0, 0 },
	{ "mmOTG4_OTG_BLANK_DATA_COLOR", REG_MMIO, 0x1d61, 2, &mmOTG4_OTG_BLANK_DATA_COLOR[0], sizeof(mmOTG4_OTG_BLANK_DATA_COLOR)/sizeof(mmOTG4_OTG_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmOTG4_OTG_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x1d62, 2, &mmOTG4_OTG_BLANK_DATA_COLOR_EXT[0], sizeof(mmOTG4_OTG_BLANK_DATA_COLOR_EXT)/sizeof(mmOTG4_OTG_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmOTG4_OTG_BLACK_COLOR", REG_MMIO, 0x1d63, 2, &mmOTG4_OTG_BLACK_COLOR[0], sizeof(mmOTG4_OTG_BLACK_COLOR)/sizeof(mmOTG4_OTG_BLACK_COLOR[0]), 0, 0 },
	{ "mmOTG4_OTG_BLACK_COLOR_EXT", REG_MMIO, 0x1d64, 2, &mmOTG4_OTG_BLACK_COLOR_EXT[0], sizeof(mmOTG4_OTG_BLACK_COLOR_EXT)/sizeof(mmOTG4_OTG_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmOTG4_OTG_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1d65, 2, &mmOTG4_OTG_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmOTG4_OTG_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmOTG4_OTG_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmOTG4_OTG_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1d66, 2, &mmOTG4_OTG_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmOTG4_OTG_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmOTG4_OTG_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1d67, 2, &mmOTG4_OTG_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmOTG4_OTG_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmOTG4_OTG_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmOTG4_OTG_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1d68, 2, &mmOTG4_OTG_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmOTG4_OTG_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmOTG4_OTG_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1d69, 2, &mmOTG4_OTG_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmOTG4_OTG_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmOTG4_OTG_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmOTG4_OTG_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1d6a, 2, &mmOTG4_OTG_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmOTG4_OTG_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmOTG4_OTG_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC_CNTL", REG_MMIO, 0x1d6b, 2, &mmOTG4_OTG_CRC_CNTL[0], sizeof(mmOTG4_OTG_CRC_CNTL)/sizeof(mmOTG4_OTG_CRC_CNTL[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1d6c, 2, &mmOTG4_OTG_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmOTG4_OTG_CRC0_WINDOWA_X_CONTROL)/sizeof(mmOTG4_OTG_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1d6d, 2, &mmOTG4_OTG_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmOTG4_OTG_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmOTG4_OTG_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1d6e, 2, &mmOTG4_OTG_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmOTG4_OTG_CRC0_WINDOWB_X_CONTROL)/sizeof(mmOTG4_OTG_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1d6f, 2, &mmOTG4_OTG_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmOTG4_OTG_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmOTG4_OTG_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC0_DATA_RG", REG_MMIO, 0x1d70, 2, &mmOTG4_OTG_CRC0_DATA_RG[0], sizeof(mmOTG4_OTG_CRC0_DATA_RG)/sizeof(mmOTG4_OTG_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC0_DATA_B", REG_MMIO, 0x1d71, 2, &mmOTG4_OTG_CRC0_DATA_B[0], sizeof(mmOTG4_OTG_CRC0_DATA_B)/sizeof(mmOTG4_OTG_CRC0_DATA_B[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x1d72, 2, &mmOTG4_OTG_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmOTG4_OTG_CRC1_WINDOWA_X_CONTROL)/sizeof(mmOTG4_OTG_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x1d73, 2, &mmOTG4_OTG_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmOTG4_OTG_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmOTG4_OTG_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1d74, 2, &mmOTG4_OTG_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmOTG4_OTG_CRC1_WINDOWB_X_CONTROL)/sizeof(mmOTG4_OTG_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1d75, 2, &mmOTG4_OTG_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmOTG4_OTG_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmOTG4_OTG_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC1_DATA_RG", REG_MMIO, 0x1d76, 2, &mmOTG4_OTG_CRC1_DATA_RG[0], sizeof(mmOTG4_OTG_CRC1_DATA_RG)/sizeof(mmOTG4_OTG_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC1_DATA_B", REG_MMIO, 0x1d77, 2, &mmOTG4_OTG_CRC1_DATA_B[0], sizeof(mmOTG4_OTG_CRC1_DATA_B)/sizeof(mmOTG4_OTG_CRC1_DATA_B[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC2_DATA_RG", REG_MMIO, 0x1d78, 2, &mmOTG4_OTG_CRC2_DATA_RG[0], sizeof(mmOTG4_OTG_CRC2_DATA_RG)/sizeof(mmOTG4_OTG_CRC2_DATA_RG[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC2_DATA_B", REG_MMIO, 0x1d79, 2, &mmOTG4_OTG_CRC2_DATA_B[0], sizeof(mmOTG4_OTG_CRC2_DATA_B)/sizeof(mmOTG4_OTG_CRC2_DATA_B[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC3_DATA_RG", REG_MMIO, 0x1d7a, 2, &mmOTG4_OTG_CRC3_DATA_RG[0], sizeof(mmOTG4_OTG_CRC3_DATA_RG)/sizeof(mmOTG4_OTG_CRC3_DATA_RG[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC3_DATA_B", REG_MMIO, 0x1d7b, 2, &mmOTG4_OTG_CRC3_DATA_B[0], sizeof(mmOTG4_OTG_CRC3_DATA_B)/sizeof(mmOTG4_OTG_CRC3_DATA_B[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1d7c, 2, &mmOTG4_OTG_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmOTG4_OTG_CRC_SIG_RED_GREEN_MASK)/sizeof(mmOTG4_OTG_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmOTG4_OTG_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1d7d, 2, &mmOTG4_OTG_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmOTG4_OTG_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmOTG4_OTG_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmOTG4_OTG_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1d84, 2, &mmOTG4_OTG_STATIC_SCREEN_CONTROL[0], sizeof(mmOTG4_OTG_STATIC_SCREEN_CONTROL)/sizeof(mmOTG4_OTG_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1d85, 2, &mmOTG4_OTG_3D_STRUCTURE_CONTROL[0], sizeof(mmOTG4_OTG_3D_STRUCTURE_CONTROL)/sizeof(mmOTG4_OTG_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_GSL_VSYNC_GAP", REG_MMIO, 0x1d86, 2, &mmOTG4_OTG_GSL_VSYNC_GAP[0], sizeof(mmOTG4_OTG_GSL_VSYNC_GAP)/sizeof(mmOTG4_OTG_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmOTG4_OTG_MASTER_UPDATE_MODE", REG_MMIO, 0x1d87, 2, &mmOTG4_OTG_MASTER_UPDATE_MODE[0], sizeof(mmOTG4_OTG_MASTER_UPDATE_MODE)/sizeof(mmOTG4_OTG_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmOTG4_OTG_CLOCK_CONTROL", REG_MMIO, 0x1d88, 2, &mmOTG4_OTG_CLOCK_CONTROL[0], sizeof(mmOTG4_OTG_CLOCK_CONTROL)/sizeof(mmOTG4_OTG_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_VSTARTUP_PARAM", REG_MMIO, 0x1d89, 2, &mmOTG4_OTG_VSTARTUP_PARAM[0], sizeof(mmOTG4_OTG_VSTARTUP_PARAM)/sizeof(mmOTG4_OTG_VSTARTUP_PARAM[0]), 0, 0 },
	{ "mmOTG4_OTG_VUPDATE_PARAM", REG_MMIO, 0x1d8a, 2, &mmOTG4_OTG_VUPDATE_PARAM[0], sizeof(mmOTG4_OTG_VUPDATE_PARAM)/sizeof(mmOTG4_OTG_VUPDATE_PARAM[0]), 0, 0 },
	{ "mmOTG4_OTG_VREADY_PARAM", REG_MMIO, 0x1d8b, 2, &mmOTG4_OTG_VREADY_PARAM[0], sizeof(mmOTG4_OTG_VREADY_PARAM)/sizeof(mmOTG4_OTG_VREADY_PARAM[0]), 0, 0 },
	{ "mmOTG4_OTG_GLOBAL_SYNC_STATUS", REG_MMIO, 0x1d8c, 2, &mmOTG4_OTG_GLOBAL_SYNC_STATUS[0], sizeof(mmOTG4_OTG_GLOBAL_SYNC_STATUS)/sizeof(mmOTG4_OTG_GLOBAL_SYNC_STATUS[0]), 0, 0 },
	{ "mmOTG4_OTG_MASTER_UPDATE_LOCK", REG_MMIO, 0x1d8d, 2, &mmOTG4_OTG_MASTER_UPDATE_LOCK[0], sizeof(mmOTG4_OTG_MASTER_UPDATE_LOCK)/sizeof(mmOTG4_OTG_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmOTG4_OTG_GSL_CONTROL", REG_MMIO, 0x1d8e, 2, &mmOTG4_OTG_GSL_CONTROL[0], sizeof(mmOTG4_OTG_GSL_CONTROL)/sizeof(mmOTG4_OTG_GSL_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_GSL_WINDOW_X", REG_MMIO, 0x1d8f, 2, &mmOTG4_OTG_GSL_WINDOW_X[0], sizeof(mmOTG4_OTG_GSL_WINDOW_X)/sizeof(mmOTG4_OTG_GSL_WINDOW_X[0]), 0, 0 },
	{ "mmOTG4_OTG_GSL_WINDOW_Y", REG_MMIO, 0x1d90, 2, &mmOTG4_OTG_GSL_WINDOW_Y[0], sizeof(mmOTG4_OTG_GSL_WINDOW_Y)/sizeof(mmOTG4_OTG_GSL_WINDOW_Y[0]), 0, 0 },
	{ "mmOTG4_OTG_VUPDATE_KEEPOUT", REG_MMIO, 0x1d91, 2, &mmOTG4_OTG_VUPDATE_KEEPOUT[0], sizeof(mmOTG4_OTG_VUPDATE_KEEPOUT)/sizeof(mmOTG4_OTG_VUPDATE_KEEPOUT[0]), 0, 0 },
	{ "mmOTG4_OTG_GLOBAL_CONTROL0", REG_MMIO, 0x1d92, 2, &mmOTG4_OTG_GLOBAL_CONTROL0[0], sizeof(mmOTG4_OTG_GLOBAL_CONTROL0)/sizeof(mmOTG4_OTG_GLOBAL_CONTROL0[0]), 0, 0 },
	{ "mmOTG4_OTG_GLOBAL_CONTROL1", REG_MMIO, 0x1d93, 2, &mmOTG4_OTG_GLOBAL_CONTROL1[0], sizeof(mmOTG4_OTG_GLOBAL_CONTROL1)/sizeof(mmOTG4_OTG_GLOBAL_CONTROL1[0]), 0, 0 },
	{ "mmOTG4_OTG_GLOBAL_CONTROL2", REG_MMIO, 0x1d94, 2, &mmOTG4_OTG_GLOBAL_CONTROL2[0], sizeof(mmOTG4_OTG_GLOBAL_CONTROL2)/sizeof(mmOTG4_OTG_GLOBAL_CONTROL2[0]), 0, 0 },
	{ "mmOTG4_OTG_GLOBAL_CONTROL3", REG_MMIO, 0x1d95, 2, &mmOTG4_OTG_GLOBAL_CONTROL3[0], sizeof(mmOTG4_OTG_GLOBAL_CONTROL3)/sizeof(mmOTG4_OTG_GLOBAL_CONTROL3[0]), 0, 0 },
	{ "mmOTG4_OTG_TRIG_MANUAL_CONTROL", REG_MMIO, 0x1d96, 2, &mmOTG4_OTG_TRIG_MANUAL_CONTROL[0], sizeof(mmOTG4_OTG_TRIG_MANUAL_CONTROL)/sizeof(mmOTG4_OTG_TRIG_MANUAL_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_MANUAL_FLOW_CONTROL", REG_MMIO, 0x1d97, 2, &mmOTG4_OTG_MANUAL_FLOW_CONTROL[0], sizeof(mmOTG4_OTG_MANUAL_FLOW_CONTROL)/sizeof(mmOTG4_OTG_MANUAL_FLOW_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_RANGE_TIMING_INT_STATUS", REG_MMIO, 0x1d98, 2, &mmOTG4_OTG_RANGE_TIMING_INT_STATUS[0], sizeof(mmOTG4_OTG_RANGE_TIMING_INT_STATUS)/sizeof(mmOTG4_OTG_RANGE_TIMING_INT_STATUS[0]), 0, 0 },
	{ "mmOTG4_OTG_DRR_CONTROL", REG_MMIO, 0x1d99, 2, &mmOTG4_OTG_DRR_CONTROL[0], sizeof(mmOTG4_OTG_DRR_CONTROL)/sizeof(mmOTG4_OTG_DRR_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_REQUEST_CONTROL", REG_MMIO, 0x1d9a, 2, &mmOTG4_OTG_REQUEST_CONTROL[0], sizeof(mmOTG4_OTG_REQUEST_CONTROL)/sizeof(mmOTG4_OTG_REQUEST_CONTROL[0]), 0, 0 },
	{ "mmOTG4_OTG_SPARE_REGISTER", REG_MMIO, 0x1d9b, 2, &mmOTG4_OTG_SPARE_REGISTER[0], sizeof(mmOTG4_OTG_SPARE_REGISTER)/sizeof(mmOTG4_OTG_SPARE_REGISTER[0]), 0, 0 },
	{ "mmOTG5_OTG_H_TOTAL", REG_MMIO, 0x1daa, 2, &mmOTG5_OTG_H_TOTAL[0], sizeof(mmOTG5_OTG_H_TOTAL)/sizeof(mmOTG5_OTG_H_TOTAL[0]), 0, 0 },
	{ "mmOTG5_OTG_H_BLANK_START_END", REG_MMIO, 0x1dab, 2, &mmOTG5_OTG_H_BLANK_START_END[0], sizeof(mmOTG5_OTG_H_BLANK_START_END)/sizeof(mmOTG5_OTG_H_BLANK_START_END[0]), 0, 0 },
	{ "mmOTG5_OTG_H_SYNC_A", REG_MMIO, 0x1dac, 2, &mmOTG5_OTG_H_SYNC_A[0], sizeof(mmOTG5_OTG_H_SYNC_A)/sizeof(mmOTG5_OTG_H_SYNC_A[0]), 0, 0 },
	{ "mmOTG5_OTG_H_SYNC_A_CNTL", REG_MMIO, 0x1dad, 2, &mmOTG5_OTG_H_SYNC_A_CNTL[0], sizeof(mmOTG5_OTG_H_SYNC_A_CNTL)/sizeof(mmOTG5_OTG_H_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmOTG5_OTG_H_TIMING_CNTL", REG_MMIO, 0x1dae, 2, &mmOTG5_OTG_H_TIMING_CNTL[0], sizeof(mmOTG5_OTG_H_TIMING_CNTL)/sizeof(mmOTG5_OTG_H_TIMING_CNTL[0]), 0, 0 },
	{ "mmOTG5_OTG_V_TOTAL", REG_MMIO, 0x1daf, 2, &mmOTG5_OTG_V_TOTAL[0], sizeof(mmOTG5_OTG_V_TOTAL)/sizeof(mmOTG5_OTG_V_TOTAL[0]), 0, 0 },
	{ "mmOTG5_OTG_V_TOTAL_MIN", REG_MMIO, 0x1db0, 2, &mmOTG5_OTG_V_TOTAL_MIN[0], sizeof(mmOTG5_OTG_V_TOTAL_MIN)/sizeof(mmOTG5_OTG_V_TOTAL_MIN[0]), 0, 0 },
	{ "mmOTG5_OTG_V_TOTAL_MAX", REG_MMIO, 0x1db1, 2, &mmOTG5_OTG_V_TOTAL_MAX[0], sizeof(mmOTG5_OTG_V_TOTAL_MAX)/sizeof(mmOTG5_OTG_V_TOTAL_MAX[0]), 0, 0 },
	{ "mmOTG5_OTG_V_TOTAL_MID", REG_MMIO, 0x1db2, 2, &mmOTG5_OTG_V_TOTAL_MID[0], sizeof(mmOTG5_OTG_V_TOTAL_MID)/sizeof(mmOTG5_OTG_V_TOTAL_MID[0]), 0, 0 },
	{ "mmOTG5_OTG_V_TOTAL_CONTROL", REG_MMIO, 0x1db3, 2, &mmOTG5_OTG_V_TOTAL_CONTROL[0], sizeof(mmOTG5_OTG_V_TOTAL_CONTROL)/sizeof(mmOTG5_OTG_V_TOTAL_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_V_TOTAL_INT_STATUS", REG_MMIO, 0x1db4, 2, &mmOTG5_OTG_V_TOTAL_INT_STATUS[0], sizeof(mmOTG5_OTG_V_TOTAL_INT_STATUS)/sizeof(mmOTG5_OTG_V_TOTAL_INT_STATUS[0]), 0, 0 },
	{ "mmOTG5_OTG_VSYNC_NOM_INT_STATUS", REG_MMIO, 0x1db5, 2, &mmOTG5_OTG_VSYNC_NOM_INT_STATUS[0], sizeof(mmOTG5_OTG_VSYNC_NOM_INT_STATUS)/sizeof(mmOTG5_OTG_VSYNC_NOM_INT_STATUS[0]), 0, 0 },
	{ "mmOTG5_OTG_V_BLANK_START_END", REG_MMIO, 0x1db6, 2, &mmOTG5_OTG_V_BLANK_START_END[0], sizeof(mmOTG5_OTG_V_BLANK_START_END)/sizeof(mmOTG5_OTG_V_BLANK_START_END[0]), 0, 0 },
	{ "mmOTG5_OTG_V_SYNC_A", REG_MMIO, 0x1db7, 2, &mmOTG5_OTG_V_SYNC_A[0], sizeof(mmOTG5_OTG_V_SYNC_A)/sizeof(mmOTG5_OTG_V_SYNC_A[0]), 0, 0 },
	{ "mmOTG5_OTG_V_SYNC_A_CNTL", REG_MMIO, 0x1db8, 2, &mmOTG5_OTG_V_SYNC_A_CNTL[0], sizeof(mmOTG5_OTG_V_SYNC_A_CNTL)/sizeof(mmOTG5_OTG_V_SYNC_A_CNTL[0]), 0, 0 },
	{ "mmOTG5_OTG_TRIGA_CNTL", REG_MMIO, 0x1db9, 2, &mmOTG5_OTG_TRIGA_CNTL[0], sizeof(mmOTG5_OTG_TRIGA_CNTL)/sizeof(mmOTG5_OTG_TRIGA_CNTL[0]), 0, 0 },
	{ "mmOTG5_OTG_TRIGA_MANUAL_TRIG", REG_MMIO, 0x1dba, 2, &mmOTG5_OTG_TRIGA_MANUAL_TRIG[0], sizeof(mmOTG5_OTG_TRIGA_MANUAL_TRIG)/sizeof(mmOTG5_OTG_TRIGA_MANUAL_TRIG[0]), 0, 0 },
	{ "mmOTG5_OTG_TRIGB_CNTL", REG_MMIO, 0x1dbb, 2, &mmOTG5_OTG_TRIGB_CNTL[0], sizeof(mmOTG5_OTG_TRIGB_CNTL)/sizeof(mmOTG5_OTG_TRIGB_CNTL[0]), 0, 0 },
	{ "mmOTG5_OTG_TRIGB_MANUAL_TRIG", REG_MMIO, 0x1dbc, 2, &mmOTG5_OTG_TRIGB_MANUAL_TRIG[0], sizeof(mmOTG5_OTG_TRIGB_MANUAL_TRIG)/sizeof(mmOTG5_OTG_TRIGB_MANUAL_TRIG[0]), 0, 0 },
	{ "mmOTG5_OTG_FORCE_COUNT_NOW_CNTL", REG_MMIO, 0x1dbd, 2, &mmOTG5_OTG_FORCE_COUNT_NOW_CNTL[0], sizeof(mmOTG5_OTG_FORCE_COUNT_NOW_CNTL)/sizeof(mmOTG5_OTG_FORCE_COUNT_NOW_CNTL[0]), 0, 0 },
	{ "mmOTG5_OTG_FLOW_CONTROL", REG_MMIO, 0x1dbe, 2, &mmOTG5_OTG_FLOW_CONTROL[0], sizeof(mmOTG5_OTG_FLOW_CONTROL)/sizeof(mmOTG5_OTG_FLOW_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_STEREO_FORCE_NEXT_EYE", REG_MMIO, 0x1dbf, 2, &mmOTG5_OTG_STEREO_FORCE_NEXT_EYE[0], sizeof(mmOTG5_OTG_STEREO_FORCE_NEXT_EYE)/sizeof(mmOTG5_OTG_STEREO_FORCE_NEXT_EYE[0]), 0, 0 },
	{ "mmOTG5_OTG_AVSYNC_COUNTER", REG_MMIO, 0x1dc0, 2, &mmOTG5_OTG_AVSYNC_COUNTER[0], sizeof(mmOTG5_OTG_AVSYNC_COUNTER)/sizeof(mmOTG5_OTG_AVSYNC_COUNTER[0]), 0, 0 },
	{ "mmOTG5_OTG_CONTROL", REG_MMIO, 0x1dc1, 2, &mmOTG5_OTG_CONTROL[0], sizeof(mmOTG5_OTG_CONTROL)/sizeof(mmOTG5_OTG_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_BLANK_CONTROL", REG_MMIO, 0x1dc2, 2, &mmOTG5_OTG_BLANK_CONTROL[0], sizeof(mmOTG5_OTG_BLANK_CONTROL)/sizeof(mmOTG5_OTG_BLANK_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_PIPE_ABORT_CONTROL", REG_MMIO, 0x1dc3, 2, &mmOTG5_OTG_PIPE_ABORT_CONTROL[0], sizeof(mmOTG5_OTG_PIPE_ABORT_CONTROL)/sizeof(mmOTG5_OTG_PIPE_ABORT_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_INTERLACE_CONTROL", REG_MMIO, 0x1dc4, 2, &mmOTG5_OTG_INTERLACE_CONTROL[0], sizeof(mmOTG5_OTG_INTERLACE_CONTROL)/sizeof(mmOTG5_OTG_INTERLACE_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_INTERLACE_STATUS", REG_MMIO, 0x1dc5, 2, &mmOTG5_OTG_INTERLACE_STATUS[0], sizeof(mmOTG5_OTG_INTERLACE_STATUS)/sizeof(mmOTG5_OTG_INTERLACE_STATUS[0]), 0, 0 },
	{ "mmOTG5_OTG_FIELD_INDICATION_CONTROL", REG_MMIO, 0x1dc6, 2, &mmOTG5_OTG_FIELD_INDICATION_CONTROL[0], sizeof(mmOTG5_OTG_FIELD_INDICATION_CONTROL)/sizeof(mmOTG5_OTG_FIELD_INDICATION_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_PIXEL_DATA_READBACK0", REG_MMIO, 0x1dc7, 2, &mmOTG5_OTG_PIXEL_DATA_READBACK0[0], sizeof(mmOTG5_OTG_PIXEL_DATA_READBACK0)/sizeof(mmOTG5_OTG_PIXEL_DATA_READBACK0[0]), 0, 0 },
	{ "mmOTG5_OTG_PIXEL_DATA_READBACK1", REG_MMIO, 0x1dc8, 2, &mmOTG5_OTG_PIXEL_DATA_READBACK1[0], sizeof(mmOTG5_OTG_PIXEL_DATA_READBACK1)/sizeof(mmOTG5_OTG_PIXEL_DATA_READBACK1[0]), 0, 0 },
	{ "mmOTG5_OTG_STATUS", REG_MMIO, 0x1dc9, 2, &mmOTG5_OTG_STATUS[0], sizeof(mmOTG5_OTG_STATUS)/sizeof(mmOTG5_OTG_STATUS[0]), 0, 0 },
	{ "mmOTG5_OTG_STATUS_POSITION", REG_MMIO, 0x1dca, 2, &mmOTG5_OTG_STATUS_POSITION[0], sizeof(mmOTG5_OTG_STATUS_POSITION)/sizeof(mmOTG5_OTG_STATUS_POSITION[0]), 0, 0 },
	{ "mmOTG5_OTG_NOM_VERT_POSITION", REG_MMIO, 0x1dcb, 2, &mmOTG5_OTG_NOM_VERT_POSITION[0], sizeof(mmOTG5_OTG_NOM_VERT_POSITION)/sizeof(mmOTG5_OTG_NOM_VERT_POSITION[0]), 0, 0 },
	{ "mmOTG5_OTG_STATUS_FRAME_COUNT", REG_MMIO, 0x1dcc, 2, &mmOTG5_OTG_STATUS_FRAME_COUNT[0], sizeof(mmOTG5_OTG_STATUS_FRAME_COUNT)/sizeof(mmOTG5_OTG_STATUS_FRAME_COUNT[0]), 0, 0 },
	{ "mmOTG5_OTG_STATUS_VF_COUNT", REG_MMIO, 0x1dcd, 2, &mmOTG5_OTG_STATUS_VF_COUNT[0], sizeof(mmOTG5_OTG_STATUS_VF_COUNT)/sizeof(mmOTG5_OTG_STATUS_VF_COUNT[0]), 0, 0 },
	{ "mmOTG5_OTG_STATUS_HV_COUNT", REG_MMIO, 0x1dce, 2, &mmOTG5_OTG_STATUS_HV_COUNT[0], sizeof(mmOTG5_OTG_STATUS_HV_COUNT)/sizeof(mmOTG5_OTG_STATUS_HV_COUNT[0]), 0, 0 },
	{ "mmOTG5_OTG_COUNT_CONTROL", REG_MMIO, 0x1dcf, 2, &mmOTG5_OTG_COUNT_CONTROL[0], sizeof(mmOTG5_OTG_COUNT_CONTROL)/sizeof(mmOTG5_OTG_COUNT_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_COUNT_RESET", REG_MMIO, 0x1dd0, 2, &mmOTG5_OTG_COUNT_RESET[0], sizeof(mmOTG5_OTG_COUNT_RESET)/sizeof(mmOTG5_OTG_COUNT_RESET[0]), 0, 0 },
	{ "mmOTG5_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE", REG_MMIO, 0x1dd1, 2, &mmOTG5_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE[0], sizeof(mmOTG5_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE)/sizeof(mmOTG5_OTG_MANUAL_FORCE_VSYNC_NEXT_LINE[0]), 0, 0 },
	{ "mmOTG5_OTG_VERT_SYNC_CONTROL", REG_MMIO, 0x1dd2, 2, &mmOTG5_OTG_VERT_SYNC_CONTROL[0], sizeof(mmOTG5_OTG_VERT_SYNC_CONTROL)/sizeof(mmOTG5_OTG_VERT_SYNC_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_STEREO_STATUS", REG_MMIO, 0x1dd3, 2, &mmOTG5_OTG_STEREO_STATUS[0], sizeof(mmOTG5_OTG_STEREO_STATUS)/sizeof(mmOTG5_OTG_STEREO_STATUS[0]), 0, 0 },
	{ "mmOTG5_OTG_STEREO_CONTROL", REG_MMIO, 0x1dd4, 2, &mmOTG5_OTG_STEREO_CONTROL[0], sizeof(mmOTG5_OTG_STEREO_CONTROL)/sizeof(mmOTG5_OTG_STEREO_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_SNAPSHOT_STATUS", REG_MMIO, 0x1dd5, 2, &mmOTG5_OTG_SNAPSHOT_STATUS[0], sizeof(mmOTG5_OTG_SNAPSHOT_STATUS)/sizeof(mmOTG5_OTG_SNAPSHOT_STATUS[0]), 0, 0 },
	{ "mmOTG5_OTG_SNAPSHOT_CONTROL", REG_MMIO, 0x1dd6, 2, &mmOTG5_OTG_SNAPSHOT_CONTROL[0], sizeof(mmOTG5_OTG_SNAPSHOT_CONTROL)/sizeof(mmOTG5_OTG_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_SNAPSHOT_POSITION", REG_MMIO, 0x1dd7, 2, &mmOTG5_OTG_SNAPSHOT_POSITION[0], sizeof(mmOTG5_OTG_SNAPSHOT_POSITION)/sizeof(mmOTG5_OTG_SNAPSHOT_POSITION[0]), 0, 0 },
	{ "mmOTG5_OTG_SNAPSHOT_FRAME", REG_MMIO, 0x1dd8, 2, &mmOTG5_OTG_SNAPSHOT_FRAME[0], sizeof(mmOTG5_OTG_SNAPSHOT_FRAME)/sizeof(mmOTG5_OTG_SNAPSHOT_FRAME[0]), 0, 0 },
	{ "mmOTG5_OTG_INTERRUPT_CONTROL", REG_MMIO, 0x1dd9, 2, &mmOTG5_OTG_INTERRUPT_CONTROL[0], sizeof(mmOTG5_OTG_INTERRUPT_CONTROL)/sizeof(mmOTG5_OTG_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_UPDATE_LOCK", REG_MMIO, 0x1dda, 2, &mmOTG5_OTG_UPDATE_LOCK[0], sizeof(mmOTG5_OTG_UPDATE_LOCK)/sizeof(mmOTG5_OTG_UPDATE_LOCK[0]), 0, 0 },
	{ "mmOTG5_OTG_DOUBLE_BUFFER_CONTROL", REG_MMIO, 0x1ddb, 2, &mmOTG5_OTG_DOUBLE_BUFFER_CONTROL[0], sizeof(mmOTG5_OTG_DOUBLE_BUFFER_CONTROL)/sizeof(mmOTG5_OTG_DOUBLE_BUFFER_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_TEST_PATTERN_CONTROL", REG_MMIO, 0x1ddc, 2, &mmOTG5_OTG_TEST_PATTERN_CONTROL[0], sizeof(mmOTG5_OTG_TEST_PATTERN_CONTROL)/sizeof(mmOTG5_OTG_TEST_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_TEST_PATTERN_PARAMETERS", REG_MMIO, 0x1ddd, 2, &mmOTG5_OTG_TEST_PATTERN_PARAMETERS[0], sizeof(mmOTG5_OTG_TEST_PATTERN_PARAMETERS)/sizeof(mmOTG5_OTG_TEST_PATTERN_PARAMETERS[0]), 0, 0 },
	{ "mmOTG5_OTG_TEST_PATTERN_COLOR", REG_MMIO, 0x1dde, 2, &mmOTG5_OTG_TEST_PATTERN_COLOR[0], sizeof(mmOTG5_OTG_TEST_PATTERN_COLOR)/sizeof(mmOTG5_OTG_TEST_PATTERN_COLOR[0]), 0, 0 },
	{ "mmOTG5_OTG_MASTER_EN", REG_MMIO, 0x1ddf, 2, &mmOTG5_OTG_MASTER_EN[0], sizeof(mmOTG5_OTG_MASTER_EN)/sizeof(mmOTG5_OTG_MASTER_EN[0]), 0, 0 },
	{ "mmOTG5_OTG_BLANK_DATA_COLOR", REG_MMIO, 0x1de1, 2, &mmOTG5_OTG_BLANK_DATA_COLOR[0], sizeof(mmOTG5_OTG_BLANK_DATA_COLOR)/sizeof(mmOTG5_OTG_BLANK_DATA_COLOR[0]), 0, 0 },
	{ "mmOTG5_OTG_BLANK_DATA_COLOR_EXT", REG_MMIO, 0x1de2, 2, &mmOTG5_OTG_BLANK_DATA_COLOR_EXT[0], sizeof(mmOTG5_OTG_BLANK_DATA_COLOR_EXT)/sizeof(mmOTG5_OTG_BLANK_DATA_COLOR_EXT[0]), 0, 0 },
	{ "mmOTG5_OTG_BLACK_COLOR", REG_MMIO, 0x1de3, 2, &mmOTG5_OTG_BLACK_COLOR[0], sizeof(mmOTG5_OTG_BLACK_COLOR)/sizeof(mmOTG5_OTG_BLACK_COLOR[0]), 0, 0 },
	{ "mmOTG5_OTG_BLACK_COLOR_EXT", REG_MMIO, 0x1de4, 2, &mmOTG5_OTG_BLACK_COLOR_EXT[0], sizeof(mmOTG5_OTG_BLACK_COLOR_EXT)/sizeof(mmOTG5_OTG_BLACK_COLOR_EXT[0]), 0, 0 },
	{ "mmOTG5_OTG_VERTICAL_INTERRUPT0_POSITION", REG_MMIO, 0x1de5, 2, &mmOTG5_OTG_VERTICAL_INTERRUPT0_POSITION[0], sizeof(mmOTG5_OTG_VERTICAL_INTERRUPT0_POSITION)/sizeof(mmOTG5_OTG_VERTICAL_INTERRUPT0_POSITION[0]), 0, 0 },
	{ "mmOTG5_OTG_VERTICAL_INTERRUPT0_CONTROL", REG_MMIO, 0x1de6, 2, &mmOTG5_OTG_VERTICAL_INTERRUPT0_CONTROL[0], sizeof(mmOTG5_OTG_VERTICAL_INTERRUPT0_CONTROL)/sizeof(mmOTG5_OTG_VERTICAL_INTERRUPT0_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_VERTICAL_INTERRUPT1_POSITION", REG_MMIO, 0x1de7, 2, &mmOTG5_OTG_VERTICAL_INTERRUPT1_POSITION[0], sizeof(mmOTG5_OTG_VERTICAL_INTERRUPT1_POSITION)/sizeof(mmOTG5_OTG_VERTICAL_INTERRUPT1_POSITION[0]), 0, 0 },
	{ "mmOTG5_OTG_VERTICAL_INTERRUPT1_CONTROL", REG_MMIO, 0x1de8, 2, &mmOTG5_OTG_VERTICAL_INTERRUPT1_CONTROL[0], sizeof(mmOTG5_OTG_VERTICAL_INTERRUPT1_CONTROL)/sizeof(mmOTG5_OTG_VERTICAL_INTERRUPT1_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_VERTICAL_INTERRUPT2_POSITION", REG_MMIO, 0x1de9, 2, &mmOTG5_OTG_VERTICAL_INTERRUPT2_POSITION[0], sizeof(mmOTG5_OTG_VERTICAL_INTERRUPT2_POSITION)/sizeof(mmOTG5_OTG_VERTICAL_INTERRUPT2_POSITION[0]), 0, 0 },
	{ "mmOTG5_OTG_VERTICAL_INTERRUPT2_CONTROL", REG_MMIO, 0x1dea, 2, &mmOTG5_OTG_VERTICAL_INTERRUPT2_CONTROL[0], sizeof(mmOTG5_OTG_VERTICAL_INTERRUPT2_CONTROL)/sizeof(mmOTG5_OTG_VERTICAL_INTERRUPT2_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC_CNTL", REG_MMIO, 0x1deb, 2, &mmOTG5_OTG_CRC_CNTL[0], sizeof(mmOTG5_OTG_CRC_CNTL)/sizeof(mmOTG5_OTG_CRC_CNTL[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC0_WINDOWA_X_CONTROL", REG_MMIO, 0x1dec, 2, &mmOTG5_OTG_CRC0_WINDOWA_X_CONTROL[0], sizeof(mmOTG5_OTG_CRC0_WINDOWA_X_CONTROL)/sizeof(mmOTG5_OTG_CRC0_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC0_WINDOWA_Y_CONTROL", REG_MMIO, 0x1ded, 2, &mmOTG5_OTG_CRC0_WINDOWA_Y_CONTROL[0], sizeof(mmOTG5_OTG_CRC0_WINDOWA_Y_CONTROL)/sizeof(mmOTG5_OTG_CRC0_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC0_WINDOWB_X_CONTROL", REG_MMIO, 0x1dee, 2, &mmOTG5_OTG_CRC0_WINDOWB_X_CONTROL[0], sizeof(mmOTG5_OTG_CRC0_WINDOWB_X_CONTROL)/sizeof(mmOTG5_OTG_CRC0_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC0_WINDOWB_Y_CONTROL", REG_MMIO, 0x1def, 2, &mmOTG5_OTG_CRC0_WINDOWB_Y_CONTROL[0], sizeof(mmOTG5_OTG_CRC0_WINDOWB_Y_CONTROL)/sizeof(mmOTG5_OTG_CRC0_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC0_DATA_RG", REG_MMIO, 0x1df0, 2, &mmOTG5_OTG_CRC0_DATA_RG[0], sizeof(mmOTG5_OTG_CRC0_DATA_RG)/sizeof(mmOTG5_OTG_CRC0_DATA_RG[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC0_DATA_B", REG_MMIO, 0x1df1, 2, &mmOTG5_OTG_CRC0_DATA_B[0], sizeof(mmOTG5_OTG_CRC0_DATA_B)/sizeof(mmOTG5_OTG_CRC0_DATA_B[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC1_WINDOWA_X_CONTROL", REG_MMIO, 0x1df2, 2, &mmOTG5_OTG_CRC1_WINDOWA_X_CONTROL[0], sizeof(mmOTG5_OTG_CRC1_WINDOWA_X_CONTROL)/sizeof(mmOTG5_OTG_CRC1_WINDOWA_X_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC1_WINDOWA_Y_CONTROL", REG_MMIO, 0x1df3, 2, &mmOTG5_OTG_CRC1_WINDOWA_Y_CONTROL[0], sizeof(mmOTG5_OTG_CRC1_WINDOWA_Y_CONTROL)/sizeof(mmOTG5_OTG_CRC1_WINDOWA_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC1_WINDOWB_X_CONTROL", REG_MMIO, 0x1df4, 2, &mmOTG5_OTG_CRC1_WINDOWB_X_CONTROL[0], sizeof(mmOTG5_OTG_CRC1_WINDOWB_X_CONTROL)/sizeof(mmOTG5_OTG_CRC1_WINDOWB_X_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC1_WINDOWB_Y_CONTROL", REG_MMIO, 0x1df5, 2, &mmOTG5_OTG_CRC1_WINDOWB_Y_CONTROL[0], sizeof(mmOTG5_OTG_CRC1_WINDOWB_Y_CONTROL)/sizeof(mmOTG5_OTG_CRC1_WINDOWB_Y_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC1_DATA_RG", REG_MMIO, 0x1df6, 2, &mmOTG5_OTG_CRC1_DATA_RG[0], sizeof(mmOTG5_OTG_CRC1_DATA_RG)/sizeof(mmOTG5_OTG_CRC1_DATA_RG[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC1_DATA_B", REG_MMIO, 0x1df7, 2, &mmOTG5_OTG_CRC1_DATA_B[0], sizeof(mmOTG5_OTG_CRC1_DATA_B)/sizeof(mmOTG5_OTG_CRC1_DATA_B[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC2_DATA_RG", REG_MMIO, 0x1df8, 2, &mmOTG5_OTG_CRC2_DATA_RG[0], sizeof(mmOTG5_OTG_CRC2_DATA_RG)/sizeof(mmOTG5_OTG_CRC2_DATA_RG[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC2_DATA_B", REG_MMIO, 0x1df9, 2, &mmOTG5_OTG_CRC2_DATA_B[0], sizeof(mmOTG5_OTG_CRC2_DATA_B)/sizeof(mmOTG5_OTG_CRC2_DATA_B[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC3_DATA_RG", REG_MMIO, 0x1dfa, 2, &mmOTG5_OTG_CRC3_DATA_RG[0], sizeof(mmOTG5_OTG_CRC3_DATA_RG)/sizeof(mmOTG5_OTG_CRC3_DATA_RG[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC3_DATA_B", REG_MMIO, 0x1dfb, 2, &mmOTG5_OTG_CRC3_DATA_B[0], sizeof(mmOTG5_OTG_CRC3_DATA_B)/sizeof(mmOTG5_OTG_CRC3_DATA_B[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC_SIG_RED_GREEN_MASK", REG_MMIO, 0x1dfc, 2, &mmOTG5_OTG_CRC_SIG_RED_GREEN_MASK[0], sizeof(mmOTG5_OTG_CRC_SIG_RED_GREEN_MASK)/sizeof(mmOTG5_OTG_CRC_SIG_RED_GREEN_MASK[0]), 0, 0 },
	{ "mmOTG5_OTG_CRC_SIG_BLUE_CONTROL_MASK", REG_MMIO, 0x1dfd, 2, &mmOTG5_OTG_CRC_SIG_BLUE_CONTROL_MASK[0], sizeof(mmOTG5_OTG_CRC_SIG_BLUE_CONTROL_MASK)/sizeof(mmOTG5_OTG_CRC_SIG_BLUE_CONTROL_MASK[0]), 0, 0 },
	{ "mmOTG5_OTG_STATIC_SCREEN_CONTROL", REG_MMIO, 0x1e04, 2, &mmOTG5_OTG_STATIC_SCREEN_CONTROL[0], sizeof(mmOTG5_OTG_STATIC_SCREEN_CONTROL)/sizeof(mmOTG5_OTG_STATIC_SCREEN_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_3D_STRUCTURE_CONTROL", REG_MMIO, 0x1e05, 2, &mmOTG5_OTG_3D_STRUCTURE_CONTROL[0], sizeof(mmOTG5_OTG_3D_STRUCTURE_CONTROL)/sizeof(mmOTG5_OTG_3D_STRUCTURE_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_GSL_VSYNC_GAP", REG_MMIO, 0x1e06, 2, &mmOTG5_OTG_GSL_VSYNC_GAP[0], sizeof(mmOTG5_OTG_GSL_VSYNC_GAP)/sizeof(mmOTG5_OTG_GSL_VSYNC_GAP[0]), 0, 0 },
	{ "mmOTG5_OTG_MASTER_UPDATE_MODE", REG_MMIO, 0x1e07, 2, &mmOTG5_OTG_MASTER_UPDATE_MODE[0], sizeof(mmOTG5_OTG_MASTER_UPDATE_MODE)/sizeof(mmOTG5_OTG_MASTER_UPDATE_MODE[0]), 0, 0 },
	{ "mmOTG5_OTG_CLOCK_CONTROL", REG_MMIO, 0x1e08, 2, &mmOTG5_OTG_CLOCK_CONTROL[0], sizeof(mmOTG5_OTG_CLOCK_CONTROL)/sizeof(mmOTG5_OTG_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_VSTARTUP_PARAM", REG_MMIO, 0x1e09, 2, &mmOTG5_OTG_VSTARTUP_PARAM[0], sizeof(mmOTG5_OTG_VSTARTUP_PARAM)/sizeof(mmOTG5_OTG_VSTARTUP_PARAM[0]), 0, 0 },
	{ "mmOTG5_OTG_VUPDATE_PARAM", REG_MMIO, 0x1e0a, 2, &mmOTG5_OTG_VUPDATE_PARAM[0], sizeof(mmOTG5_OTG_VUPDATE_PARAM)/sizeof(mmOTG5_OTG_VUPDATE_PARAM[0]), 0, 0 },
	{ "mmOTG5_OTG_VREADY_PARAM", REG_MMIO, 0x1e0b, 2, &mmOTG5_OTG_VREADY_PARAM[0], sizeof(mmOTG5_OTG_VREADY_PARAM)/sizeof(mmOTG5_OTG_VREADY_PARAM[0]), 0, 0 },
	{ "mmOTG5_OTG_GLOBAL_SYNC_STATUS", REG_MMIO, 0x1e0c, 2, &mmOTG5_OTG_GLOBAL_SYNC_STATUS[0], sizeof(mmOTG5_OTG_GLOBAL_SYNC_STATUS)/sizeof(mmOTG5_OTG_GLOBAL_SYNC_STATUS[0]), 0, 0 },
	{ "mmOTG5_OTG_MASTER_UPDATE_LOCK", REG_MMIO, 0x1e0d, 2, &mmOTG5_OTG_MASTER_UPDATE_LOCK[0], sizeof(mmOTG5_OTG_MASTER_UPDATE_LOCK)/sizeof(mmOTG5_OTG_MASTER_UPDATE_LOCK[0]), 0, 0 },
	{ "mmOTG5_OTG_GSL_CONTROL", REG_MMIO, 0x1e0e, 2, &mmOTG5_OTG_GSL_CONTROL[0], sizeof(mmOTG5_OTG_GSL_CONTROL)/sizeof(mmOTG5_OTG_GSL_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_GSL_WINDOW_X", REG_MMIO, 0x1e0f, 2, &mmOTG5_OTG_GSL_WINDOW_X[0], sizeof(mmOTG5_OTG_GSL_WINDOW_X)/sizeof(mmOTG5_OTG_GSL_WINDOW_X[0]), 0, 0 },
	{ "mmOTG5_OTG_GSL_WINDOW_Y", REG_MMIO, 0x1e10, 2, &mmOTG5_OTG_GSL_WINDOW_Y[0], sizeof(mmOTG5_OTG_GSL_WINDOW_Y)/sizeof(mmOTG5_OTG_GSL_WINDOW_Y[0]), 0, 0 },
	{ "mmOTG5_OTG_VUPDATE_KEEPOUT", REG_MMIO, 0x1e11, 2, &mmOTG5_OTG_VUPDATE_KEEPOUT[0], sizeof(mmOTG5_OTG_VUPDATE_KEEPOUT)/sizeof(mmOTG5_OTG_VUPDATE_KEEPOUT[0]), 0, 0 },
	{ "mmOTG5_OTG_GLOBAL_CONTROL0", REG_MMIO, 0x1e12, 2, &mmOTG5_OTG_GLOBAL_CONTROL0[0], sizeof(mmOTG5_OTG_GLOBAL_CONTROL0)/sizeof(mmOTG5_OTG_GLOBAL_CONTROL0[0]), 0, 0 },
	{ "mmOTG5_OTG_GLOBAL_CONTROL1", REG_MMIO, 0x1e13, 2, &mmOTG5_OTG_GLOBAL_CONTROL1[0], sizeof(mmOTG5_OTG_GLOBAL_CONTROL1)/sizeof(mmOTG5_OTG_GLOBAL_CONTROL1[0]), 0, 0 },
	{ "mmOTG5_OTG_GLOBAL_CONTROL2", REG_MMIO, 0x1e14, 2, &mmOTG5_OTG_GLOBAL_CONTROL2[0], sizeof(mmOTG5_OTG_GLOBAL_CONTROL2)/sizeof(mmOTG5_OTG_GLOBAL_CONTROL2[0]), 0, 0 },
	{ "mmOTG5_OTG_GLOBAL_CONTROL3", REG_MMIO, 0x1e15, 2, &mmOTG5_OTG_GLOBAL_CONTROL3[0], sizeof(mmOTG5_OTG_GLOBAL_CONTROL3)/sizeof(mmOTG5_OTG_GLOBAL_CONTROL3[0]), 0, 0 },
	{ "mmOTG5_OTG_TRIG_MANUAL_CONTROL", REG_MMIO, 0x1e16, 2, &mmOTG5_OTG_TRIG_MANUAL_CONTROL[0], sizeof(mmOTG5_OTG_TRIG_MANUAL_CONTROL)/sizeof(mmOTG5_OTG_TRIG_MANUAL_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_MANUAL_FLOW_CONTROL", REG_MMIO, 0x1e17, 2, &mmOTG5_OTG_MANUAL_FLOW_CONTROL[0], sizeof(mmOTG5_OTG_MANUAL_FLOW_CONTROL)/sizeof(mmOTG5_OTG_MANUAL_FLOW_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_RANGE_TIMING_INT_STATUS", REG_MMIO, 0x1e18, 2, &mmOTG5_OTG_RANGE_TIMING_INT_STATUS[0], sizeof(mmOTG5_OTG_RANGE_TIMING_INT_STATUS)/sizeof(mmOTG5_OTG_RANGE_TIMING_INT_STATUS[0]), 0, 0 },
	{ "mmOTG5_OTG_DRR_CONTROL", REG_MMIO, 0x1e19, 2, &mmOTG5_OTG_DRR_CONTROL[0], sizeof(mmOTG5_OTG_DRR_CONTROL)/sizeof(mmOTG5_OTG_DRR_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_REQUEST_CONTROL", REG_MMIO, 0x1e1a, 2, &mmOTG5_OTG_REQUEST_CONTROL[0], sizeof(mmOTG5_OTG_REQUEST_CONTROL)/sizeof(mmOTG5_OTG_REQUEST_CONTROL[0]), 0, 0 },
	{ "mmOTG5_OTG_SPARE_REGISTER", REG_MMIO, 0x1e1b, 2, &mmOTG5_OTG_SPARE_REGISTER[0], sizeof(mmOTG5_OTG_SPARE_REGISTER)/sizeof(mmOTG5_OTG_SPARE_REGISTER[0]), 0, 0 },
	{ "mmDWB_SOURCE_SELECT", REG_MMIO, 0x1e2a, 2, &mmDWB_SOURCE_SELECT[0], sizeof(mmDWB_SOURCE_SELECT)/sizeof(mmDWB_SOURCE_SELECT[0]), 0, 0 },
	{ "mmGSL_SOURCE_SELECT", REG_MMIO, 0x1e2b, 2, &mmGSL_SOURCE_SELECT[0], sizeof(mmGSL_SOURCE_SELECT)/sizeof(mmGSL_SOURCE_SELECT[0]), 0, 0 },
	{ "mmOPTC_CLOCK_CONTROL", REG_MMIO, 0x1e2c, 2, &mmOPTC_CLOCK_CONTROL[0], sizeof(mmOPTC_CLOCK_CONTROL)/sizeof(mmOPTC_CLOCK_CONTROL[0]), 0, 0 },
	{ "mmOPTC_MISC_SPARE_REGISTER", REG_MMIO, 0x1e2d, 2, &mmOPTC_MISC_SPARE_REGISTER[0], sizeof(mmOPTC_MISC_SPARE_REGISTER)/sizeof(mmOPTC_MISC_SPARE_REGISTER[0]), 0, 0 },
	{ "mmDC_PERFMON18_PERFCOUNTER_CNTL", REG_MMIO, 0x1e6a, 2, &mmDC_PERFMON18_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON18_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON18_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON18_PERFCOUNTER_CNTL2", REG_MMIO, 0x1e6b, 2, &mmDC_PERFMON18_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON18_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON18_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON18_PERFCOUNTER_STATE", REG_MMIO, 0x1e6c, 2, &mmDC_PERFMON18_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON18_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON18_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON18_PERFMON_CNTL", REG_MMIO, 0x1e6d, 2, &mmDC_PERFMON18_PERFMON_CNTL[0], sizeof(mmDC_PERFMON18_PERFMON_CNTL)/sizeof(mmDC_PERFMON18_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON18_PERFMON_CNTL2", REG_MMIO, 0x1e6e, 2, &mmDC_PERFMON18_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON18_PERFMON_CNTL2)/sizeof(mmDC_PERFMON18_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON18_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x1e6f, 2, &mmDC_PERFMON18_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON18_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON18_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON18_PERFMON_CVALUE_LOW", REG_MMIO, 0x1e70, 2, &mmDC_PERFMON18_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON18_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON18_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON18_PERFMON_HI", REG_MMIO, 0x1e71, 2, &mmDC_PERFMON18_PERFMON_HI[0], sizeof(mmDC_PERFMON18_PERFMON_HI)/sizeof(mmDC_PERFMON18_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON18_PERFMON_LOW", REG_MMIO, 0x1e72, 2, &mmDC_PERFMON18_PERFMON_LOW[0], sizeof(mmDC_PERFMON18_PERFMON_LOW)/sizeof(mmDC_PERFMON18_PERFMON_LOW[0]), 0, 0 },
	{ "mmDAC_ENABLE", REG_MMIO, 0x1e76, 2, &mmDAC_ENABLE[0], sizeof(mmDAC_ENABLE)/sizeof(mmDAC_ENABLE[0]), 0, 0 },
	{ "mmDAC_SOURCE_SELECT", REG_MMIO, 0x1e77, 2, &mmDAC_SOURCE_SELECT[0], sizeof(mmDAC_SOURCE_SELECT)/sizeof(mmDAC_SOURCE_SELECT[0]), 0, 0 },
	{ "mmDAC_CRC_EN", REG_MMIO, 0x1e78, 2, &mmDAC_CRC_EN[0], sizeof(mmDAC_CRC_EN)/sizeof(mmDAC_CRC_EN[0]), 0, 0 },
	{ "mmDAC_CRC_CONTROL", REG_MMIO, 0x1e79, 2, &mmDAC_CRC_CONTROL[0], sizeof(mmDAC_CRC_CONTROL)/sizeof(mmDAC_CRC_CONTROL[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_RGB_MASK", REG_MMIO, 0x1e7a, 2, &mmDAC_CRC_SIG_RGB_MASK[0], sizeof(mmDAC_CRC_SIG_RGB_MASK)/sizeof(mmDAC_CRC_SIG_RGB_MASK[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_CONTROL_MASK", REG_MMIO, 0x1e7b, 2, &mmDAC_CRC_SIG_CONTROL_MASK[0], sizeof(mmDAC_CRC_SIG_CONTROL_MASK)/sizeof(mmDAC_CRC_SIG_CONTROL_MASK[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_RGB", REG_MMIO, 0x1e7c, 2, &mmDAC_CRC_SIG_RGB[0], sizeof(mmDAC_CRC_SIG_RGB)/sizeof(mmDAC_CRC_SIG_RGB[0]), 0, 0 },
	{ "mmDAC_CRC_SIG_CONTROL", REG_MMIO, 0x1e7d, 2, &mmDAC_CRC_SIG_CONTROL[0], sizeof(mmDAC_CRC_SIG_CONTROL)/sizeof(mmDAC_CRC_SIG_CONTROL[0]), 0, 0 },
	{ "mmDAC_SYNC_TRISTATE_CONTROL", REG_MMIO, 0x1e7e, 2, &mmDAC_SYNC_TRISTATE_CONTROL[0], sizeof(mmDAC_SYNC_TRISTATE_CONTROL)/sizeof(mmDAC_SYNC_TRISTATE_CONTROL[0]), 0, 0 },
	{ "mmDAC_STEREOSYNC_SELECT", REG_MMIO, 0x1e7f, 2, &mmDAC_STEREOSYNC_SELECT[0], sizeof(mmDAC_STEREOSYNC_SELECT)/sizeof(mmDAC_STEREOSYNC_SELECT[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL", REG_MMIO, 0x1e80, 2, &mmDAC_AUTODETECT_CONTROL[0], sizeof(mmDAC_AUTODETECT_CONTROL)/sizeof(mmDAC_AUTODETECT_CONTROL[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL2", REG_MMIO, 0x1e81, 2, &mmDAC_AUTODETECT_CONTROL2[0], sizeof(mmDAC_AUTODETECT_CONTROL2)/sizeof(mmDAC_AUTODETECT_CONTROL2[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_CONTROL3", REG_MMIO, 0x1e82, 2, &mmDAC_AUTODETECT_CONTROL3[0], sizeof(mmDAC_AUTODETECT_CONTROL3)/sizeof(mmDAC_AUTODETECT_CONTROL3[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_STATUS", REG_MMIO, 0x1e83, 2, &mmDAC_AUTODETECT_STATUS[0], sizeof(mmDAC_AUTODETECT_STATUS)/sizeof(mmDAC_AUTODETECT_STATUS[0]), 0, 0 },
	{ "mmDAC_AUTODETECT_INT_CONTROL", REG_MMIO, 0x1e84, 2, &mmDAC_AUTODETECT_INT_CONTROL[0], sizeof(mmDAC_AUTODETECT_INT_CONTROL)/sizeof(mmDAC_AUTODETECT_INT_CONTROL[0]), 0, 0 },
	{ "mmDAC_FORCE_OUTPUT_CNTL", REG_MMIO, 0x1e85, 2, &mmDAC_FORCE_OUTPUT_CNTL[0], sizeof(mmDAC_FORCE_OUTPUT_CNTL)/sizeof(mmDAC_FORCE_OUTPUT_CNTL[0]), 0, 0 },
	{ "mmDAC_FORCE_DATA", REG_MMIO, 0x1e86, 2, &mmDAC_FORCE_DATA[0], sizeof(mmDAC_FORCE_DATA)/sizeof(mmDAC_FORCE_DATA[0]), 0, 0 },
	{ "mmDAC_POWERDOWN", REG_MMIO, 0x1e87, 2, &mmDAC_POWERDOWN[0], sizeof(mmDAC_POWERDOWN)/sizeof(mmDAC_POWERDOWN[0]), 0, 0 },
	{ "mmDAC_CONTROL", REG_MMIO, 0x1e88, 2, &mmDAC_CONTROL[0], sizeof(mmDAC_CONTROL)/sizeof(mmDAC_CONTROL[0]), 0, 0 },
	{ "mmDAC_COMPARATOR_ENABLE", REG_MMIO, 0x1e89, 2, &mmDAC_COMPARATOR_ENABLE[0], sizeof(mmDAC_COMPARATOR_ENABLE)/sizeof(mmDAC_COMPARATOR_ENABLE[0]), 0, 0 },
	{ "mmDAC_COMPARATOR_OUTPUT", REG_MMIO, 0x1e8a, 2, &mmDAC_COMPARATOR_OUTPUT[0], sizeof(mmDAC_COMPARATOR_OUTPUT)/sizeof(mmDAC_COMPARATOR_OUTPUT[0]), 0, 0 },
	{ "mmDAC_PWR_CNTL", REG_MMIO, 0x1e8b, 2, &mmDAC_PWR_CNTL[0], sizeof(mmDAC_PWR_CNTL)/sizeof(mmDAC_PWR_CNTL[0]), 0, 0 },
	{ "mmDAC_DFT_CONFIG", REG_MMIO, 0x1e8c, 2, &mmDAC_DFT_CONFIG[0], sizeof(mmDAC_DFT_CONFIG)/sizeof(mmDAC_DFT_CONFIG[0]), 0, 0 },
	{ "mmDAC_FIFO_STATUS", REG_MMIO, 0x1e8d, 2, &mmDAC_FIFO_STATUS[0], sizeof(mmDAC_FIFO_STATUS)/sizeof(mmDAC_FIFO_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_CONTROL", REG_MMIO, 0x1e98, 2, &mmDC_I2C_CONTROL[0], sizeof(mmDC_I2C_CONTROL)/sizeof(mmDC_I2C_CONTROL[0]), 0, 0 },
	{ "mmDC_I2C_ARBITRATION", REG_MMIO, 0x1e99, 2, &mmDC_I2C_ARBITRATION[0], sizeof(mmDC_I2C_ARBITRATION)/sizeof(mmDC_I2C_ARBITRATION[0]), 0, 0 },
	{ "mmDC_I2C_INTERRUPT_CONTROL", REG_MMIO, 0x1e9a, 2, &mmDC_I2C_INTERRUPT_CONTROL[0], sizeof(mmDC_I2C_INTERRUPT_CONTROL)/sizeof(mmDC_I2C_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDC_I2C_SW_STATUS", REG_MMIO, 0x1e9b, 2, &mmDC_I2C_SW_STATUS[0], sizeof(mmDC_I2C_SW_STATUS)/sizeof(mmDC_I2C_SW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_HW_STATUS", REG_MMIO, 0x1e9c, 2, &mmDC_I2C_DDC1_HW_STATUS[0], sizeof(mmDC_I2C_DDC1_HW_STATUS)/sizeof(mmDC_I2C_DDC1_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_HW_STATUS", REG_MMIO, 0x1e9d, 2, &mmDC_I2C_DDC2_HW_STATUS[0], sizeof(mmDC_I2C_DDC2_HW_STATUS)/sizeof(mmDC_I2C_DDC2_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_HW_STATUS", REG_MMIO, 0x1e9e, 2, &mmDC_I2C_DDC3_HW_STATUS[0], sizeof(mmDC_I2C_DDC3_HW_STATUS)/sizeof(mmDC_I2C_DDC3_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_HW_STATUS", REG_MMIO, 0x1e9f, 2, &mmDC_I2C_DDC4_HW_STATUS[0], sizeof(mmDC_I2C_DDC4_HW_STATUS)/sizeof(mmDC_I2C_DDC4_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_HW_STATUS", REG_MMIO, 0x1ea0, 2, &mmDC_I2C_DDC5_HW_STATUS[0], sizeof(mmDC_I2C_DDC5_HW_STATUS)/sizeof(mmDC_I2C_DDC5_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_HW_STATUS", REG_MMIO, 0x1ea1, 2, &mmDC_I2C_DDC6_HW_STATUS[0], sizeof(mmDC_I2C_DDC6_HW_STATUS)/sizeof(mmDC_I2C_DDC6_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_SPEED", REG_MMIO, 0x1ea2, 2, &mmDC_I2C_DDC1_SPEED[0], sizeof(mmDC_I2C_DDC1_SPEED)/sizeof(mmDC_I2C_DDC1_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC1_SETUP", REG_MMIO, 0x1ea3, 2, &mmDC_I2C_DDC1_SETUP[0], sizeof(mmDC_I2C_DDC1_SETUP)/sizeof(mmDC_I2C_DDC1_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_SPEED", REG_MMIO, 0x1ea4, 2, &mmDC_I2C_DDC2_SPEED[0], sizeof(mmDC_I2C_DDC2_SPEED)/sizeof(mmDC_I2C_DDC2_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC2_SETUP", REG_MMIO, 0x1ea5, 2, &mmDC_I2C_DDC2_SETUP[0], sizeof(mmDC_I2C_DDC2_SETUP)/sizeof(mmDC_I2C_DDC2_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_SPEED", REG_MMIO, 0x1ea6, 2, &mmDC_I2C_DDC3_SPEED[0], sizeof(mmDC_I2C_DDC3_SPEED)/sizeof(mmDC_I2C_DDC3_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC3_SETUP", REG_MMIO, 0x1ea7, 2, &mmDC_I2C_DDC3_SETUP[0], sizeof(mmDC_I2C_DDC3_SETUP)/sizeof(mmDC_I2C_DDC3_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_SPEED", REG_MMIO, 0x1ea8, 2, &mmDC_I2C_DDC4_SPEED[0], sizeof(mmDC_I2C_DDC4_SPEED)/sizeof(mmDC_I2C_DDC4_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC4_SETUP", REG_MMIO, 0x1ea9, 2, &mmDC_I2C_DDC4_SETUP[0], sizeof(mmDC_I2C_DDC4_SETUP)/sizeof(mmDC_I2C_DDC4_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_SPEED", REG_MMIO, 0x1eaa, 2, &mmDC_I2C_DDC5_SPEED[0], sizeof(mmDC_I2C_DDC5_SPEED)/sizeof(mmDC_I2C_DDC5_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC5_SETUP", REG_MMIO, 0x1eab, 2, &mmDC_I2C_DDC5_SETUP[0], sizeof(mmDC_I2C_DDC5_SETUP)/sizeof(mmDC_I2C_DDC5_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_SPEED", REG_MMIO, 0x1eac, 2, &mmDC_I2C_DDC6_SPEED[0], sizeof(mmDC_I2C_DDC6_SPEED)/sizeof(mmDC_I2C_DDC6_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDC6_SETUP", REG_MMIO, 0x1ead, 2, &mmDC_I2C_DDC6_SETUP[0], sizeof(mmDC_I2C_DDC6_SETUP)/sizeof(mmDC_I2C_DDC6_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION0", REG_MMIO, 0x1eae, 2, &mmDC_I2C_TRANSACTION0[0], sizeof(mmDC_I2C_TRANSACTION0)/sizeof(mmDC_I2C_TRANSACTION0[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION1", REG_MMIO, 0x1eaf, 2, &mmDC_I2C_TRANSACTION1[0], sizeof(mmDC_I2C_TRANSACTION1)/sizeof(mmDC_I2C_TRANSACTION1[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION2", REG_MMIO, 0x1eb0, 2, &mmDC_I2C_TRANSACTION2[0], sizeof(mmDC_I2C_TRANSACTION2)/sizeof(mmDC_I2C_TRANSACTION2[0]), 0, 0 },
	{ "mmDC_I2C_TRANSACTION3", REG_MMIO, 0x1eb1, 2, &mmDC_I2C_TRANSACTION3[0], sizeof(mmDC_I2C_TRANSACTION3)/sizeof(mmDC_I2C_TRANSACTION3[0]), 0, 0 },
	{ "mmDC_I2C_DATA", REG_MMIO, 0x1eb2, 2, &mmDC_I2C_DATA[0], sizeof(mmDC_I2C_DATA)/sizeof(mmDC_I2C_DATA[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_HW_STATUS", REG_MMIO, 0x1eb3, 2, &mmDC_I2C_DDCVGA_HW_STATUS[0], sizeof(mmDC_I2C_DDCVGA_HW_STATUS)/sizeof(mmDC_I2C_DDCVGA_HW_STATUS[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_SPEED", REG_MMIO, 0x1eb4, 2, &mmDC_I2C_DDCVGA_SPEED[0], sizeof(mmDC_I2C_DDCVGA_SPEED)/sizeof(mmDC_I2C_DDCVGA_SPEED[0]), 0, 0 },
	{ "mmDC_I2C_DDCVGA_SETUP", REG_MMIO, 0x1eb5, 2, &mmDC_I2C_DDCVGA_SETUP[0], sizeof(mmDC_I2C_DDCVGA_SETUP)/sizeof(mmDC_I2C_DDCVGA_SETUP[0]), 0, 0 },
	{ "mmDC_I2C_EDID_DETECT_CTRL", REG_MMIO, 0x1eb6, 2, &mmDC_I2C_EDID_DETECT_CTRL[0], sizeof(mmDC_I2C_EDID_DETECT_CTRL)/sizeof(mmDC_I2C_EDID_DETECT_CTRL[0]), 0, 0 },
	{ "mmDC_I2C_READ_REQUEST_INTERRUPT", REG_MMIO, 0x1eb7, 2, &mmDC_I2C_READ_REQUEST_INTERRUPT[0], sizeof(mmDC_I2C_READ_REQUEST_INTERRUPT)/sizeof(mmDC_I2C_READ_REQUEST_INTERRUPT[0]), 0, 0 },
	{ "mmGENERIC_I2C_CONTROL", REG_MMIO, 0x1eb8, 2, &mmGENERIC_I2C_CONTROL[0], sizeof(mmGENERIC_I2C_CONTROL)/sizeof(mmGENERIC_I2C_CONTROL[0]), 0, 0 },
	{ "mmGENERIC_I2C_INTERRUPT_CONTROL", REG_MMIO, 0x1eb9, 2, &mmGENERIC_I2C_INTERRUPT_CONTROL[0], sizeof(mmGENERIC_I2C_INTERRUPT_CONTROL)/sizeof(mmGENERIC_I2C_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmGENERIC_I2C_STATUS", REG_MMIO, 0x1eba, 2, &mmGENERIC_I2C_STATUS[0], sizeof(mmGENERIC_I2C_STATUS)/sizeof(mmGENERIC_I2C_STATUS[0]), 0, 0 },
	{ "mmGENERIC_I2C_SPEED", REG_MMIO, 0x1ebb, 2, &mmGENERIC_I2C_SPEED[0], sizeof(mmGENERIC_I2C_SPEED)/sizeof(mmGENERIC_I2C_SPEED[0]), 0, 0 },
	{ "mmGENERIC_I2C_SETUP", REG_MMIO, 0x1ebc, 2, &mmGENERIC_I2C_SETUP[0], sizeof(mmGENERIC_I2C_SETUP)/sizeof(mmGENERIC_I2C_SETUP[0]), 0, 0 },
	{ "mmGENERIC_I2C_TRANSACTION", REG_MMIO, 0x1ebd, 2, &mmGENERIC_I2C_TRANSACTION[0], sizeof(mmGENERIC_I2C_TRANSACTION)/sizeof(mmGENERIC_I2C_TRANSACTION[0]), 0, 0 },
	{ "mmGENERIC_I2C_DATA", REG_MMIO, 0x1ebe, 2, &mmGENERIC_I2C_DATA[0], sizeof(mmGENERIC_I2C_DATA)/sizeof(mmGENERIC_I2C_DATA[0]), 0, 0 },
	{ "mmGENERIC_I2C_PIN_SELECTION", REG_MMIO, 0x1ebf, 2, &mmGENERIC_I2C_PIN_SELECTION[0], sizeof(mmGENERIC_I2C_PIN_SELECTION)/sizeof(mmGENERIC_I2C_PIN_SELECTION[0]), 0, 0 },
	{ "mmDIO_SCRATCH0", REG_MMIO, 0x1eca, 2, &mmDIO_SCRATCH0[0], sizeof(mmDIO_SCRATCH0)/sizeof(mmDIO_SCRATCH0[0]), 0, 0 },
	{ "mmDIO_SCRATCH1", REG_MMIO, 0x1ecb, 2, &mmDIO_SCRATCH1[0], sizeof(mmDIO_SCRATCH1)/sizeof(mmDIO_SCRATCH1[0]), 0, 0 },
	{ "mmDIO_SCRATCH2", REG_MMIO, 0x1ecc, 2, &mmDIO_SCRATCH2[0], sizeof(mmDIO_SCRATCH2)/sizeof(mmDIO_SCRATCH2[0]), 0, 0 },
	{ "mmDIO_SCRATCH3", REG_MMIO, 0x1ecd, 2, &mmDIO_SCRATCH3[0], sizeof(mmDIO_SCRATCH3)/sizeof(mmDIO_SCRATCH3[0]), 0, 0 },
	{ "mmDIO_SCRATCH4", REG_MMIO, 0x1ece, 2, &mmDIO_SCRATCH4[0], sizeof(mmDIO_SCRATCH4)/sizeof(mmDIO_SCRATCH4[0]), 0, 0 },
	{ "mmDIO_SCRATCH5", REG_MMIO, 0x1ecf, 2, &mmDIO_SCRATCH5[0], sizeof(mmDIO_SCRATCH5)/sizeof(mmDIO_SCRATCH5[0]), 0, 0 },
	{ "mmDIO_SCRATCH6", REG_MMIO, 0x1ed0, 2, &mmDIO_SCRATCH6[0], sizeof(mmDIO_SCRATCH6)/sizeof(mmDIO_SCRATCH6[0]), 0, 0 },
	{ "mmDIO_SCRATCH7", REG_MMIO, 0x1ed1, 2, &mmDIO_SCRATCH7[0], sizeof(mmDIO_SCRATCH7)/sizeof(mmDIO_SCRATCH7[0]), 0, 0 },
	{ "mmDCE_VCE_CONTROL", REG_MMIO, 0x1ed2, 2, &mmDCE_VCE_CONTROL[0], sizeof(mmDCE_VCE_CONTROL)/sizeof(mmDCE_VCE_CONTROL[0]), 0, 0 },
	{ "mmDIO_MEM_PWR_STATUS", REG_MMIO, 0x1edd, 2, &mmDIO_MEM_PWR_STATUS[0], sizeof(mmDIO_MEM_PWR_STATUS)/sizeof(mmDIO_MEM_PWR_STATUS[0]), 0, 0 },
	{ "mmDIO_MEM_PWR_CTRL", REG_MMIO, 0x1ede, 2, &mmDIO_MEM_PWR_CTRL[0], sizeof(mmDIO_MEM_PWR_CTRL)/sizeof(mmDIO_MEM_PWR_CTRL[0]), 0, 0 },
	{ "mmDIO_MEM_PWR_CTRL2", REG_MMIO, 0x1edf, 2, &mmDIO_MEM_PWR_CTRL2[0], sizeof(mmDIO_MEM_PWR_CTRL2)/sizeof(mmDIO_MEM_PWR_CTRL2[0]), 0, 0 },
	{ "mmDIO_CLK_CNTL", REG_MMIO, 0x1ee0, 2, &mmDIO_CLK_CNTL[0], sizeof(mmDIO_CLK_CNTL)/sizeof(mmDIO_CLK_CNTL[0]), 0, 0 },
	{ "mmDIO_POWER_MANAGEMENT_CNTL", REG_MMIO, 0x1ee4, 2, &mmDIO_POWER_MANAGEMENT_CNTL[0], sizeof(mmDIO_POWER_MANAGEMENT_CNTL)/sizeof(mmDIO_POWER_MANAGEMENT_CNTL[0]), 0, 0 },
	{ "mmDIO_STEREOSYNC_SEL", REG_MMIO, 0x1eea, 2, &mmDIO_STEREOSYNC_SEL[0], sizeof(mmDIO_STEREOSYNC_SEL)/sizeof(mmDIO_STEREOSYNC_SEL[0]), 0, 0 },
	{ "mmDIO_SOFT_RESET", REG_MMIO, 0x1eed, 2, &mmDIO_SOFT_RESET[0], sizeof(mmDIO_SOFT_RESET)/sizeof(mmDIO_SOFT_RESET[0]), 0, 0 },
	{ "mmDIG_SOFT_RESET", REG_MMIO, 0x1eee, 2, &mmDIG_SOFT_RESET[0], sizeof(mmDIG_SOFT_RESET)/sizeof(mmDIG_SOFT_RESET[0]), 0, 0 },
	{ "mmDIO_MEM_PWR_STATUS1", REG_MMIO, 0x1ef0, 2, &mmDIO_MEM_PWR_STATUS1[0], sizeof(mmDIO_MEM_PWR_STATUS1)/sizeof(mmDIO_MEM_PWR_STATUS1[0]), 0, 0 },
	{ "mmDIO_CLK_CNTL2", REG_MMIO, 0x1ef2, 2, &mmDIO_CLK_CNTL2[0], sizeof(mmDIO_CLK_CNTL2)/sizeof(mmDIO_CLK_CNTL2[0]), 0, 0 },
	{ "mmDIO_CLK_CNTL3", REG_MMIO, 0x1ef3, 2, &mmDIO_CLK_CNTL3[0], sizeof(mmDIO_CLK_CNTL3)/sizeof(mmDIO_CLK_CNTL3[0]), 0, 0 },
	{ "mmDIO_HDMI_RXSTATUS_TIMER_CONTROL", REG_MMIO, 0x1eff, 2, &mmDIO_HDMI_RXSTATUS_TIMER_CONTROL[0], sizeof(mmDIO_HDMI_RXSTATUS_TIMER_CONTROL)/sizeof(mmDIO_HDMI_RXSTATUS_TIMER_CONTROL[0]), 0, 0 },
	{ "mmDIO_PSP_INTERRUPT_STATUS", REG_MMIO, 0x1f00, 2, &mmDIO_PSP_INTERRUPT_STATUS[0], sizeof(mmDIO_PSP_INTERRUPT_STATUS)/sizeof(mmDIO_PSP_INTERRUPT_STATUS[0]), 0, 0 },
	{ "mmDIO_PSP_INTERRUPT_CLEAR", REG_MMIO, 0x1f01, 2, &mmDIO_PSP_INTERRUPT_CLEAR[0], sizeof(mmDIO_PSP_INTERRUPT_CLEAR)/sizeof(mmDIO_PSP_INTERRUPT_CLEAR[0]), 0, 0 },
	{ "mmDIO_GENERIC_INTERRUPT_MESSAGE", REG_MMIO, 0x1f02, 2, &mmDIO_GENERIC_INTERRUPT_MESSAGE[0], sizeof(mmDIO_GENERIC_INTERRUPT_MESSAGE)/sizeof(mmDIO_GENERIC_INTERRUPT_MESSAGE[0]), 0, 0 },
	{ "mmDIO_GENERIC_INTERRUPT_CLEAR", REG_MMIO, 0x1f03, 2, &mmDIO_GENERIC_INTERRUPT_CLEAR[0], sizeof(mmDIO_GENERIC_INTERRUPT_CLEAR)/sizeof(mmDIO_GENERIC_INTERRUPT_CLEAR[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_INT_STATUS", REG_MMIO, 0x1f14, 2, &mmHPD0_DC_HPD_INT_STATUS[0], sizeof(mmHPD0_DC_HPD_INT_STATUS)/sizeof(mmHPD0_DC_HPD_INT_STATUS[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_INT_CONTROL", REG_MMIO, 0x1f15, 2, &mmHPD0_DC_HPD_INT_CONTROL[0], sizeof(mmHPD0_DC_HPD_INT_CONTROL)/sizeof(mmHPD0_DC_HPD_INT_CONTROL[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_CONTROL", REG_MMIO, 0x1f16, 2, &mmHPD0_DC_HPD_CONTROL[0], sizeof(mmHPD0_DC_HPD_CONTROL)/sizeof(mmHPD0_DC_HPD_CONTROL[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x1f17, 2, &mmHPD0_DC_HPD_FAST_TRAIN_CNTL[0], sizeof(mmHPD0_DC_HPD_FAST_TRAIN_CNTL)/sizeof(mmHPD0_DC_HPD_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmHPD0_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x1f18, 2, &mmHPD0_DC_HPD_TOGGLE_FILT_CNTL[0], sizeof(mmHPD0_DC_HPD_TOGGLE_FILT_CNTL)/sizeof(mmHPD0_DC_HPD_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmHPD1_DC_HPD_INT_STATUS", REG_MMIO, 0x1f1c, 2, &mmHPD1_DC_HPD_INT_STATUS[0], sizeof(mmHPD1_DC_HPD_INT_STATUS)/sizeof(mmHPD1_DC_HPD_INT_STATUS[0]), 0, 0 },
	{ "mmHPD1_DC_HPD_INT_CONTROL", REG_MMIO, 0x1f1d, 2, &mmHPD1_DC_HPD_INT_CONTROL[0], sizeof(mmHPD1_DC_HPD_INT_CONTROL)/sizeof(mmHPD1_DC_HPD_INT_CONTROL[0]), 0, 0 },
	{ "mmHPD1_DC_HPD_CONTROL", REG_MMIO, 0x1f1e, 2, &mmHPD1_DC_HPD_CONTROL[0], sizeof(mmHPD1_DC_HPD_CONTROL)/sizeof(mmHPD1_DC_HPD_CONTROL[0]), 0, 0 },
	{ "mmHPD1_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x1f1f, 2, &mmHPD1_DC_HPD_FAST_TRAIN_CNTL[0], sizeof(mmHPD1_DC_HPD_FAST_TRAIN_CNTL)/sizeof(mmHPD1_DC_HPD_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmHPD1_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x1f20, 2, &mmHPD1_DC_HPD_TOGGLE_FILT_CNTL[0], sizeof(mmHPD1_DC_HPD_TOGGLE_FILT_CNTL)/sizeof(mmHPD1_DC_HPD_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmHPD2_DC_HPD_INT_STATUS", REG_MMIO, 0x1f24, 2, &mmHPD2_DC_HPD_INT_STATUS[0], sizeof(mmHPD2_DC_HPD_INT_STATUS)/sizeof(mmHPD2_DC_HPD_INT_STATUS[0]), 0, 0 },
	{ "mmHPD2_DC_HPD_INT_CONTROL", REG_MMIO, 0x1f25, 2, &mmHPD2_DC_HPD_INT_CONTROL[0], sizeof(mmHPD2_DC_HPD_INT_CONTROL)/sizeof(mmHPD2_DC_HPD_INT_CONTROL[0]), 0, 0 },
	{ "mmHPD2_DC_HPD_CONTROL", REG_MMIO, 0x1f26, 2, &mmHPD2_DC_HPD_CONTROL[0], sizeof(mmHPD2_DC_HPD_CONTROL)/sizeof(mmHPD2_DC_HPD_CONTROL[0]), 0, 0 },
	{ "mmHPD2_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x1f27, 2, &mmHPD2_DC_HPD_FAST_TRAIN_CNTL[0], sizeof(mmHPD2_DC_HPD_FAST_TRAIN_CNTL)/sizeof(mmHPD2_DC_HPD_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmHPD2_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x1f28, 2, &mmHPD2_DC_HPD_TOGGLE_FILT_CNTL[0], sizeof(mmHPD2_DC_HPD_TOGGLE_FILT_CNTL)/sizeof(mmHPD2_DC_HPD_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmHPD3_DC_HPD_INT_STATUS", REG_MMIO, 0x1f2c, 2, &mmHPD3_DC_HPD_INT_STATUS[0], sizeof(mmHPD3_DC_HPD_INT_STATUS)/sizeof(mmHPD3_DC_HPD_INT_STATUS[0]), 0, 0 },
	{ "mmHPD3_DC_HPD_INT_CONTROL", REG_MMIO, 0x1f2d, 2, &mmHPD3_DC_HPD_INT_CONTROL[0], sizeof(mmHPD3_DC_HPD_INT_CONTROL)/sizeof(mmHPD3_DC_HPD_INT_CONTROL[0]), 0, 0 },
	{ "mmHPD3_DC_HPD_CONTROL", REG_MMIO, 0x1f2e, 2, &mmHPD3_DC_HPD_CONTROL[0], sizeof(mmHPD3_DC_HPD_CONTROL)/sizeof(mmHPD3_DC_HPD_CONTROL[0]), 0, 0 },
	{ "mmHPD3_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x1f2f, 2, &mmHPD3_DC_HPD_FAST_TRAIN_CNTL[0], sizeof(mmHPD3_DC_HPD_FAST_TRAIN_CNTL)/sizeof(mmHPD3_DC_HPD_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmHPD3_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x1f30, 2, &mmHPD3_DC_HPD_TOGGLE_FILT_CNTL[0], sizeof(mmHPD3_DC_HPD_TOGGLE_FILT_CNTL)/sizeof(mmHPD3_DC_HPD_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmHPD4_DC_HPD_INT_STATUS", REG_MMIO, 0x1f34, 2, &mmHPD4_DC_HPD_INT_STATUS[0], sizeof(mmHPD4_DC_HPD_INT_STATUS)/sizeof(mmHPD4_DC_HPD_INT_STATUS[0]), 0, 0 },
	{ "mmHPD4_DC_HPD_INT_CONTROL", REG_MMIO, 0x1f35, 2, &mmHPD4_DC_HPD_INT_CONTROL[0], sizeof(mmHPD4_DC_HPD_INT_CONTROL)/sizeof(mmHPD4_DC_HPD_INT_CONTROL[0]), 0, 0 },
	{ "mmHPD4_DC_HPD_CONTROL", REG_MMIO, 0x1f36, 2, &mmHPD4_DC_HPD_CONTROL[0], sizeof(mmHPD4_DC_HPD_CONTROL)/sizeof(mmHPD4_DC_HPD_CONTROL[0]), 0, 0 },
	{ "mmHPD4_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x1f37, 2, &mmHPD4_DC_HPD_FAST_TRAIN_CNTL[0], sizeof(mmHPD4_DC_HPD_FAST_TRAIN_CNTL)/sizeof(mmHPD4_DC_HPD_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmHPD4_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x1f38, 2, &mmHPD4_DC_HPD_TOGGLE_FILT_CNTL[0], sizeof(mmHPD4_DC_HPD_TOGGLE_FILT_CNTL)/sizeof(mmHPD4_DC_HPD_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmHPD5_DC_HPD_INT_STATUS", REG_MMIO, 0x1f3c, 2, &mmHPD5_DC_HPD_INT_STATUS[0], sizeof(mmHPD5_DC_HPD_INT_STATUS)/sizeof(mmHPD5_DC_HPD_INT_STATUS[0]), 0, 0 },
	{ "mmHPD5_DC_HPD_INT_CONTROL", REG_MMIO, 0x1f3d, 2, &mmHPD5_DC_HPD_INT_CONTROL[0], sizeof(mmHPD5_DC_HPD_INT_CONTROL)/sizeof(mmHPD5_DC_HPD_INT_CONTROL[0]), 0, 0 },
	{ "mmHPD5_DC_HPD_CONTROL", REG_MMIO, 0x1f3e, 2, &mmHPD5_DC_HPD_CONTROL[0], sizeof(mmHPD5_DC_HPD_CONTROL)/sizeof(mmHPD5_DC_HPD_CONTROL[0]), 0, 0 },
	{ "mmHPD5_DC_HPD_FAST_TRAIN_CNTL", REG_MMIO, 0x1f3f, 2, &mmHPD5_DC_HPD_FAST_TRAIN_CNTL[0], sizeof(mmHPD5_DC_HPD_FAST_TRAIN_CNTL)/sizeof(mmHPD5_DC_HPD_FAST_TRAIN_CNTL[0]), 0, 0 },
	{ "mmHPD5_DC_HPD_TOGGLE_FILT_CNTL", REG_MMIO, 0x1f40, 2, &mmHPD5_DC_HPD_TOGGLE_FILT_CNTL[0], sizeof(mmHPD5_DC_HPD_TOGGLE_FILT_CNTL)/sizeof(mmHPD5_DC_HPD_TOGGLE_FILT_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON19_PERFCOUNTER_CNTL", REG_MMIO, 0x1f44, 2, &mmDC_PERFMON19_PERFCOUNTER_CNTL[0], sizeof(mmDC_PERFMON19_PERFCOUNTER_CNTL)/sizeof(mmDC_PERFMON19_PERFCOUNTER_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON19_PERFCOUNTER_CNTL2", REG_MMIO, 0x1f45, 2, &mmDC_PERFMON19_PERFCOUNTER_CNTL2[0], sizeof(mmDC_PERFMON19_PERFCOUNTER_CNTL2)/sizeof(mmDC_PERFMON19_PERFCOUNTER_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON19_PERFCOUNTER_STATE", REG_MMIO, 0x1f46, 2, &mmDC_PERFMON19_PERFCOUNTER_STATE[0], sizeof(mmDC_PERFMON19_PERFCOUNTER_STATE)/sizeof(mmDC_PERFMON19_PERFCOUNTER_STATE[0]), 0, 0 },
	{ "mmDC_PERFMON19_PERFMON_CNTL", REG_MMIO, 0x1f47, 2, &mmDC_PERFMON19_PERFMON_CNTL[0], sizeof(mmDC_PERFMON19_PERFMON_CNTL)/sizeof(mmDC_PERFMON19_PERFMON_CNTL[0]), 0, 0 },
	{ "mmDC_PERFMON19_PERFMON_CNTL2", REG_MMIO, 0x1f48, 2, &mmDC_PERFMON19_PERFMON_CNTL2[0], sizeof(mmDC_PERFMON19_PERFMON_CNTL2)/sizeof(mmDC_PERFMON19_PERFMON_CNTL2[0]), 0, 0 },
	{ "mmDC_PERFMON19_PERFMON_CVALUE_INT_MISC", REG_MMIO, 0x1f49, 2, &mmDC_PERFMON19_PERFMON_CVALUE_INT_MISC[0], sizeof(mmDC_PERFMON19_PERFMON_CVALUE_INT_MISC)/sizeof(mmDC_PERFMON19_PERFMON_CVALUE_INT_MISC[0]), 0, 0 },
	{ "mmDC_PERFMON19_PERFMON_CVALUE_LOW", REG_MMIO, 0x1f4a, 2, &mmDC_PERFMON19_PERFMON_CVALUE_LOW[0], sizeof(mmDC_PERFMON19_PERFMON_CVALUE_LOW)/sizeof(mmDC_PERFMON19_PERFMON_CVALUE_LOW[0]), 0, 0 },
	{ "mmDC_PERFMON19_PERFMON_HI", REG_MMIO, 0x1f4b, 2, &mmDC_PERFMON19_PERFMON_HI[0], sizeof(mmDC_PERFMON19_PERFMON_HI)/sizeof(mmDC_PERFMON19_PERFMON_HI[0]), 0, 0 },
	{ "mmDC_PERFMON19_PERFMON_LOW", REG_MMIO, 0x1f4c, 2, &mmDC_PERFMON19_PERFMON_LOW[0], sizeof(mmDC_PERFMON19_PERFMON_LOW)/sizeof(mmDC_PERFMON19_PERFMON_LOW[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_CONTROL", REG_MMIO, 0x1f50, 2, &mmDP_AUX0_AUX_CONTROL[0], sizeof(mmDP_AUX0_AUX_CONTROL)/sizeof(mmDP_AUX0_AUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_SW_CONTROL", REG_MMIO, 0x1f51, 2, &mmDP_AUX0_AUX_SW_CONTROL[0], sizeof(mmDP_AUX0_AUX_SW_CONTROL)/sizeof(mmDP_AUX0_AUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_ARB_CONTROL", REG_MMIO, 0x1f52, 2, &mmDP_AUX0_AUX_ARB_CONTROL[0], sizeof(mmDP_AUX0_AUX_ARB_CONTROL)/sizeof(mmDP_AUX0_AUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x1f53, 2, &mmDP_AUX0_AUX_INTERRUPT_CONTROL[0], sizeof(mmDP_AUX0_AUX_INTERRUPT_CONTROL)/sizeof(mmDP_AUX0_AUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_SW_STATUS", REG_MMIO, 0x1f54, 2, &mmDP_AUX0_AUX_SW_STATUS[0], sizeof(mmDP_AUX0_AUX_SW_STATUS)/sizeof(mmDP_AUX0_AUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_LS_STATUS", REG_MMIO, 0x1f55, 2, &mmDP_AUX0_AUX_LS_STATUS[0], sizeof(mmDP_AUX0_AUX_LS_STATUS)/sizeof(mmDP_AUX0_AUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_SW_DATA", REG_MMIO, 0x1f56, 2, &mmDP_AUX0_AUX_SW_DATA[0], sizeof(mmDP_AUX0_AUX_SW_DATA)/sizeof(mmDP_AUX0_AUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_LS_DATA", REG_MMIO, 0x1f57, 2, &mmDP_AUX0_AUX_LS_DATA[0], sizeof(mmDP_AUX0_AUX_LS_DATA)/sizeof(mmDP_AUX0_AUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x1f58, 2, &mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDP_AUX0_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x1f59, 2, &mmDP_AUX0_AUX_DPHY_TX_CONTROL[0], sizeof(mmDP_AUX0_AUX_DPHY_TX_CONTROL)/sizeof(mmDP_AUX0_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x1f5a, 2, &mmDP_AUX0_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDP_AUX0_AUX_DPHY_RX_CONTROL0)/sizeof(mmDP_AUX0_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x1f5b, 2, &mmDP_AUX0_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDP_AUX0_AUX_DPHY_RX_CONTROL1)/sizeof(mmDP_AUX0_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_TX_STATUS", REG_MMIO, 0x1f5c, 2, &mmDP_AUX0_AUX_DPHY_TX_STATUS[0], sizeof(mmDP_AUX0_AUX_DPHY_TX_STATUS)/sizeof(mmDP_AUX0_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_DPHY_RX_STATUS", REG_MMIO, 0x1f5d, 2, &mmDP_AUX0_AUX_DPHY_RX_STATUS[0], sizeof(mmDP_AUX0_AUX_DPHY_RX_STATUS)/sizeof(mmDP_AUX0_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x1f5f, 2, &mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmDP_AUX0_AUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x1f60, 2, &mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmDP_AUX0_AUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX0_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x1f61, 2, &mmDP_AUX0_AUX_GTC_SYNC_STATUS[0], sizeof(mmDP_AUX0_AUX_GTC_SYNC_STATUS)/sizeof(mmDP_AUX0_AUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_CONTROL", REG_MMIO, 0x1f6c, 2, &mmDP_AUX1_AUX_CONTROL[0], sizeof(mmDP_AUX1_AUX_CONTROL)/sizeof(mmDP_AUX1_AUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_SW_CONTROL", REG_MMIO, 0x1f6d, 2, &mmDP_AUX1_AUX_SW_CONTROL[0], sizeof(mmDP_AUX1_AUX_SW_CONTROL)/sizeof(mmDP_AUX1_AUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_ARB_CONTROL", REG_MMIO, 0x1f6e, 2, &mmDP_AUX1_AUX_ARB_CONTROL[0], sizeof(mmDP_AUX1_AUX_ARB_CONTROL)/sizeof(mmDP_AUX1_AUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x1f6f, 2, &mmDP_AUX1_AUX_INTERRUPT_CONTROL[0], sizeof(mmDP_AUX1_AUX_INTERRUPT_CONTROL)/sizeof(mmDP_AUX1_AUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_SW_STATUS", REG_MMIO, 0x1f70, 2, &mmDP_AUX1_AUX_SW_STATUS[0], sizeof(mmDP_AUX1_AUX_SW_STATUS)/sizeof(mmDP_AUX1_AUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_LS_STATUS", REG_MMIO, 0x1f71, 2, &mmDP_AUX1_AUX_LS_STATUS[0], sizeof(mmDP_AUX1_AUX_LS_STATUS)/sizeof(mmDP_AUX1_AUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_SW_DATA", REG_MMIO, 0x1f72, 2, &mmDP_AUX1_AUX_SW_DATA[0], sizeof(mmDP_AUX1_AUX_SW_DATA)/sizeof(mmDP_AUX1_AUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_LS_DATA", REG_MMIO, 0x1f73, 2, &mmDP_AUX1_AUX_LS_DATA[0], sizeof(mmDP_AUX1_AUX_LS_DATA)/sizeof(mmDP_AUX1_AUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x1f74, 2, &mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDP_AUX1_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x1f75, 2, &mmDP_AUX1_AUX_DPHY_TX_CONTROL[0], sizeof(mmDP_AUX1_AUX_DPHY_TX_CONTROL)/sizeof(mmDP_AUX1_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x1f76, 2, &mmDP_AUX1_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDP_AUX1_AUX_DPHY_RX_CONTROL0)/sizeof(mmDP_AUX1_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x1f77, 2, &mmDP_AUX1_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDP_AUX1_AUX_DPHY_RX_CONTROL1)/sizeof(mmDP_AUX1_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_TX_STATUS", REG_MMIO, 0x1f78, 2, &mmDP_AUX1_AUX_DPHY_TX_STATUS[0], sizeof(mmDP_AUX1_AUX_DPHY_TX_STATUS)/sizeof(mmDP_AUX1_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_DPHY_RX_STATUS", REG_MMIO, 0x1f79, 2, &mmDP_AUX1_AUX_DPHY_RX_STATUS[0], sizeof(mmDP_AUX1_AUX_DPHY_RX_STATUS)/sizeof(mmDP_AUX1_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x1f7b, 2, &mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmDP_AUX1_AUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x1f7c, 2, &mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmDP_AUX1_AUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX1_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x1f7d, 2, &mmDP_AUX1_AUX_GTC_SYNC_STATUS[0], sizeof(mmDP_AUX1_AUX_GTC_SYNC_STATUS)/sizeof(mmDP_AUX1_AUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_CONTROL", REG_MMIO, 0x1f88, 2, &mmDP_AUX2_AUX_CONTROL[0], sizeof(mmDP_AUX2_AUX_CONTROL)/sizeof(mmDP_AUX2_AUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_SW_CONTROL", REG_MMIO, 0x1f89, 2, &mmDP_AUX2_AUX_SW_CONTROL[0], sizeof(mmDP_AUX2_AUX_SW_CONTROL)/sizeof(mmDP_AUX2_AUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_ARB_CONTROL", REG_MMIO, 0x1f8a, 2, &mmDP_AUX2_AUX_ARB_CONTROL[0], sizeof(mmDP_AUX2_AUX_ARB_CONTROL)/sizeof(mmDP_AUX2_AUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x1f8b, 2, &mmDP_AUX2_AUX_INTERRUPT_CONTROL[0], sizeof(mmDP_AUX2_AUX_INTERRUPT_CONTROL)/sizeof(mmDP_AUX2_AUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_SW_STATUS", REG_MMIO, 0x1f8c, 2, &mmDP_AUX2_AUX_SW_STATUS[0], sizeof(mmDP_AUX2_AUX_SW_STATUS)/sizeof(mmDP_AUX2_AUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_LS_STATUS", REG_MMIO, 0x1f8d, 2, &mmDP_AUX2_AUX_LS_STATUS[0], sizeof(mmDP_AUX2_AUX_LS_STATUS)/sizeof(mmDP_AUX2_AUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_SW_DATA", REG_MMIO, 0x1f8e, 2, &mmDP_AUX2_AUX_SW_DATA[0], sizeof(mmDP_AUX2_AUX_SW_DATA)/sizeof(mmDP_AUX2_AUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_LS_DATA", REG_MMIO, 0x1f8f, 2, &mmDP_AUX2_AUX_LS_DATA[0], sizeof(mmDP_AUX2_AUX_LS_DATA)/sizeof(mmDP_AUX2_AUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x1f90, 2, &mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDP_AUX2_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x1f91, 2, &mmDP_AUX2_AUX_DPHY_TX_CONTROL[0], sizeof(mmDP_AUX2_AUX_DPHY_TX_CONTROL)/sizeof(mmDP_AUX2_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x1f92, 2, &mmDP_AUX2_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDP_AUX2_AUX_DPHY_RX_CONTROL0)/sizeof(mmDP_AUX2_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x1f93, 2, &mmDP_AUX2_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDP_AUX2_AUX_DPHY_RX_CONTROL1)/sizeof(mmDP_AUX2_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_TX_STATUS", REG_MMIO, 0x1f94, 2, &mmDP_AUX2_AUX_DPHY_TX_STATUS[0], sizeof(mmDP_AUX2_AUX_DPHY_TX_STATUS)/sizeof(mmDP_AUX2_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_DPHY_RX_STATUS", REG_MMIO, 0x1f95, 2, &mmDP_AUX2_AUX_DPHY_RX_STATUS[0], sizeof(mmDP_AUX2_AUX_DPHY_RX_STATUS)/sizeof(mmDP_AUX2_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x1f97, 2, &mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmDP_AUX2_AUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x1f98, 2, &mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmDP_AUX2_AUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX2_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x1f99, 2, &mmDP_AUX2_AUX_GTC_SYNC_STATUS[0], sizeof(mmDP_AUX2_AUX_GTC_SYNC_STATUS)/sizeof(mmDP_AUX2_AUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_CONTROL", REG_MMIO, 0x1fa4, 2, &mmDP_AUX3_AUX_CONTROL[0], sizeof(mmDP_AUX3_AUX_CONTROL)/sizeof(mmDP_AUX3_AUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_SW_CONTROL", REG_MMIO, 0x1fa5, 2, &mmDP_AUX3_AUX_SW_CONTROL[0], sizeof(mmDP_AUX3_AUX_SW_CONTROL)/sizeof(mmDP_AUX3_AUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_ARB_CONTROL", REG_MMIO, 0x1fa6, 2, &mmDP_AUX3_AUX_ARB_CONTROL[0], sizeof(mmDP_AUX3_AUX_ARB_CONTROL)/sizeof(mmDP_AUX3_AUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x1fa7, 2, &mmDP_AUX3_AUX_INTERRUPT_CONTROL[0], sizeof(mmDP_AUX3_AUX_INTERRUPT_CONTROL)/sizeof(mmDP_AUX3_AUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_SW_STATUS", REG_MMIO, 0x1fa8, 2, &mmDP_AUX3_AUX_SW_STATUS[0], sizeof(mmDP_AUX3_AUX_SW_STATUS)/sizeof(mmDP_AUX3_AUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_LS_STATUS", REG_MMIO, 0x1fa9, 2, &mmDP_AUX3_AUX_LS_STATUS[0], sizeof(mmDP_AUX3_AUX_LS_STATUS)/sizeof(mmDP_AUX3_AUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_SW_DATA", REG_MMIO, 0x1faa, 2, &mmDP_AUX3_AUX_SW_DATA[0], sizeof(mmDP_AUX3_AUX_SW_DATA)/sizeof(mmDP_AUX3_AUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_LS_DATA", REG_MMIO, 0x1fab, 2, &mmDP_AUX3_AUX_LS_DATA[0], sizeof(mmDP_AUX3_AUX_LS_DATA)/sizeof(mmDP_AUX3_AUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x1fac, 2, &mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDP_AUX3_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x1fad, 2, &mmDP_AUX3_AUX_DPHY_TX_CONTROL[0], sizeof(mmDP_AUX3_AUX_DPHY_TX_CONTROL)/sizeof(mmDP_AUX3_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x1fae, 2, &mmDP_AUX3_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDP_AUX3_AUX_DPHY_RX_CONTROL0)/sizeof(mmDP_AUX3_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x1faf, 2, &mmDP_AUX3_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDP_AUX3_AUX_DPHY_RX_CONTROL1)/sizeof(mmDP_AUX3_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_TX_STATUS", REG_MMIO, 0x1fb0, 2, &mmDP_AUX3_AUX_DPHY_TX_STATUS[0], sizeof(mmDP_AUX3_AUX_DPHY_TX_STATUS)/sizeof(mmDP_AUX3_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_DPHY_RX_STATUS", REG_MMIO, 0x1fb1, 2, &mmDP_AUX3_AUX_DPHY_RX_STATUS[0], sizeof(mmDP_AUX3_AUX_DPHY_RX_STATUS)/sizeof(mmDP_AUX3_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x1fb3, 2, &mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmDP_AUX3_AUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x1fb4, 2, &mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmDP_AUX3_AUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX3_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x1fb5, 2, &mmDP_AUX3_AUX_GTC_SYNC_STATUS[0], sizeof(mmDP_AUX3_AUX_GTC_SYNC_STATUS)/sizeof(mmDP_AUX3_AUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_CONTROL", REG_MMIO, 0x1fc0, 2, &mmDP_AUX4_AUX_CONTROL[0], sizeof(mmDP_AUX4_AUX_CONTROL)/sizeof(mmDP_AUX4_AUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_SW_CONTROL", REG_MMIO, 0x1fc1, 2, &mmDP_AUX4_AUX_SW_CONTROL[0], sizeof(mmDP_AUX4_AUX_SW_CONTROL)/sizeof(mmDP_AUX4_AUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_ARB_CONTROL", REG_MMIO, 0x1fc2, 2, &mmDP_AUX4_AUX_ARB_CONTROL[0], sizeof(mmDP_AUX4_AUX_ARB_CONTROL)/sizeof(mmDP_AUX4_AUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x1fc3, 2, &mmDP_AUX4_AUX_INTERRUPT_CONTROL[0], sizeof(mmDP_AUX4_AUX_INTERRUPT_CONTROL)/sizeof(mmDP_AUX4_AUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_SW_STATUS", REG_MMIO, 0x1fc4, 2, &mmDP_AUX4_AUX_SW_STATUS[0], sizeof(mmDP_AUX4_AUX_SW_STATUS)/sizeof(mmDP_AUX4_AUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_LS_STATUS", REG_MMIO, 0x1fc5, 2, &mmDP_AUX4_AUX_LS_STATUS[0], sizeof(mmDP_AUX4_AUX_LS_STATUS)/sizeof(mmDP_AUX4_AUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_SW_DATA", REG_MMIO, 0x1fc6, 2, &mmDP_AUX4_AUX_SW_DATA[0], sizeof(mmDP_AUX4_AUX_SW_DATA)/sizeof(mmDP_AUX4_AUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_LS_DATA", REG_MMIO, 0x1fc7, 2, &mmDP_AUX4_AUX_LS_DATA[0], sizeof(mmDP_AUX4_AUX_LS_DATA)/sizeof(mmDP_AUX4_AUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x1fc8, 2, &mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDP_AUX4_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x1fc9, 2, &mmDP_AUX4_AUX_DPHY_TX_CONTROL[0], sizeof(mmDP_AUX4_AUX_DPHY_TX_CONTROL)/sizeof(mmDP_AUX4_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x1fca, 2, &mmDP_AUX4_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDP_AUX4_AUX_DPHY_RX_CONTROL0)/sizeof(mmDP_AUX4_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x1fcb, 2, &mmDP_AUX4_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDP_AUX4_AUX_DPHY_RX_CONTROL1)/sizeof(mmDP_AUX4_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_TX_STATUS", REG_MMIO, 0x1fcc, 2, &mmDP_AUX4_AUX_DPHY_TX_STATUS[0], sizeof(mmDP_AUX4_AUX_DPHY_TX_STATUS)/sizeof(mmDP_AUX4_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_DPHY_RX_STATUS", REG_MMIO, 0x1fcd, 2, &mmDP_AUX4_AUX_DPHY_RX_STATUS[0], sizeof(mmDP_AUX4_AUX_DPHY_RX_STATUS)/sizeof(mmDP_AUX4_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x1fcf, 2, &mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmDP_AUX4_AUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x1fd0, 2, &mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmDP_AUX4_AUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX4_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x1fd1, 2, &mmDP_AUX4_AUX_GTC_SYNC_STATUS[0], sizeof(mmDP_AUX4_AUX_GTC_SYNC_STATUS)/sizeof(mmDP_AUX4_AUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_CONTROL", REG_MMIO, 0x1fdc, 2, &mmDP_AUX5_AUX_CONTROL[0], sizeof(mmDP_AUX5_AUX_CONTROL)/sizeof(mmDP_AUX5_AUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_SW_CONTROL", REG_MMIO, 0x1fdd, 2, &mmDP_AUX5_AUX_SW_CONTROL[0], sizeof(mmDP_AUX5_AUX_SW_CONTROL)/sizeof(mmDP_AUX5_AUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_ARB_CONTROL", REG_MMIO, 0x1fde, 2, &mmDP_AUX5_AUX_ARB_CONTROL[0], sizeof(mmDP_AUX5_AUX_ARB_CONTROL)/sizeof(mmDP_AUX5_AUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x1fdf, 2, &mmDP_AUX5_AUX_INTERRUPT_CONTROL[0], sizeof(mmDP_AUX5_AUX_INTERRUPT_CONTROL)/sizeof(mmDP_AUX5_AUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_SW_STATUS", REG_MMIO, 0x1fe0, 2, &mmDP_AUX5_AUX_SW_STATUS[0], sizeof(mmDP_AUX5_AUX_SW_STATUS)/sizeof(mmDP_AUX5_AUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_LS_STATUS", REG_MMIO, 0x1fe1, 2, &mmDP_AUX5_AUX_LS_STATUS[0], sizeof(mmDP_AUX5_AUX_LS_STATUS)/sizeof(mmDP_AUX5_AUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_SW_DATA", REG_MMIO, 0x1fe2, 2, &mmDP_AUX5_AUX_SW_DATA[0], sizeof(mmDP_AUX5_AUX_SW_DATA)/sizeof(mmDP_AUX5_AUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_LS_DATA", REG_MMIO, 0x1fe3, 2, &mmDP_AUX5_AUX_LS_DATA[0], sizeof(mmDP_AUX5_AUX_LS_DATA)/sizeof(mmDP_AUX5_AUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x1fe4, 2, &mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDP_AUX5_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x1fe5, 2, &mmDP_AUX5_AUX_DPHY_TX_CONTROL[0], sizeof(mmDP_AUX5_AUX_DPHY_TX_CONTROL)/sizeof(mmDP_AUX5_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x1fe6, 2, &mmDP_AUX5_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDP_AUX5_AUX_DPHY_RX_CONTROL0)/sizeof(mmDP_AUX5_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x1fe7, 2, &mmDP_AUX5_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDP_AUX5_AUX_DPHY_RX_CONTROL1)/sizeof(mmDP_AUX5_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_TX_STATUS", REG_MMIO, 0x1fe8, 2, &mmDP_AUX5_AUX_DPHY_TX_STATUS[0], sizeof(mmDP_AUX5_AUX_DPHY_TX_STATUS)/sizeof(mmDP_AUX5_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_DPHY_RX_STATUS", REG_MMIO, 0x1fe9, 2, &mmDP_AUX5_AUX_DPHY_RX_STATUS[0], sizeof(mmDP_AUX5_AUX_DPHY_RX_STATUS)/sizeof(mmDP_AUX5_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x1feb, 2, &mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmDP_AUX5_AUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x1fec, 2, &mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmDP_AUX5_AUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX5_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x1fed, 2, &mmDP_AUX5_AUX_GTC_SYNC_STATUS[0], sizeof(mmDP_AUX5_AUX_GTC_SYNC_STATUS)/sizeof(mmDP_AUX5_AUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_CONTROL", REG_MMIO, 0x1ff8, 2, &mmDP_AUX6_AUX_CONTROL[0], sizeof(mmDP_AUX6_AUX_CONTROL)/sizeof(mmDP_AUX6_AUX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_SW_CONTROL", REG_MMIO, 0x1ff9, 2, &mmDP_AUX6_AUX_SW_CONTROL[0], sizeof(mmDP_AUX6_AUX_SW_CONTROL)/sizeof(mmDP_AUX6_AUX_SW_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_ARB_CONTROL", REG_MMIO, 0x1ffa, 2, &mmDP_AUX6_AUX_ARB_CONTROL[0], sizeof(mmDP_AUX6_AUX_ARB_CONTROL)/sizeof(mmDP_AUX6_AUX_ARB_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_INTERRUPT_CONTROL", REG_MMIO, 0x1ffb, 2, &mmDP_AUX6_AUX_INTERRUPT_CONTROL[0], sizeof(mmDP_AUX6_AUX_INTERRUPT_CONTROL)/sizeof(mmDP_AUX6_AUX_INTERRUPT_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_SW_STATUS", REG_MMIO, 0x1ffc, 2, &mmDP_AUX6_AUX_SW_STATUS[0], sizeof(mmDP_AUX6_AUX_SW_STATUS)/sizeof(mmDP_AUX6_AUX_SW_STATUS[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_LS_STATUS", REG_MMIO, 0x1ffd, 2, &mmDP_AUX6_AUX_LS_STATUS[0], sizeof(mmDP_AUX6_AUX_LS_STATUS)/sizeof(mmDP_AUX6_AUX_LS_STATUS[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_SW_DATA", REG_MMIO, 0x1ffe, 2, &mmDP_AUX6_AUX_SW_DATA[0], sizeof(mmDP_AUX6_AUX_SW_DATA)/sizeof(mmDP_AUX6_AUX_SW_DATA[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_LS_DATA", REG_MMIO, 0x1fff, 2, &mmDP_AUX6_AUX_LS_DATA[0], sizeof(mmDP_AUX6_AUX_LS_DATA)/sizeof(mmDP_AUX6_AUX_LS_DATA[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_DPHY_TX_REF_CONTROL", REG_MMIO, 0x2000, 2, &mmDP_AUX6_AUX_DPHY_TX_REF_CONTROL[0], sizeof(mmDP_AUX6_AUX_DPHY_TX_REF_CONTROL)/sizeof(mmDP_AUX6_AUX_DPHY_TX_REF_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_DPHY_TX_CONTROL", REG_MMIO, 0x2001, 2, &mmDP_AUX6_AUX_DPHY_TX_CONTROL[0], sizeof(mmDP_AUX6_AUX_DPHY_TX_CONTROL)/sizeof(mmDP_AUX6_AUX_DPHY_TX_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_DPHY_RX_CONTROL0", REG_MMIO, 0x2002, 2, &mmDP_AUX6_AUX_DPHY_RX_CONTROL0[0], sizeof(mmDP_AUX6_AUX_DPHY_RX_CONTROL0)/sizeof(mmDP_AUX6_AUX_DPHY_RX_CONTROL0[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_DPHY_RX_CONTROL1", REG_MMIO, 0x2003, 2, &mmDP_AUX6_AUX_DPHY_RX_CONTROL1[0], sizeof(mmDP_AUX6_AUX_DPHY_RX_CONTROL1)/sizeof(mmDP_AUX6_AUX_DPHY_RX_CONTROL1[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_DPHY_TX_STATUS", REG_MMIO, 0x2004, 2, &mmDP_AUX6_AUX_DPHY_TX_STATUS[0], sizeof(mmDP_AUX6_AUX_DPHY_TX_STATUS)/sizeof(mmDP_AUX6_AUX_DPHY_TX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_DPHY_RX_STATUS", REG_MMIO, 0x2005, 2, &mmDP_AUX6_AUX_DPHY_RX_STATUS[0], sizeof(mmDP_AUX6_AUX_DPHY_RX_STATUS)/sizeof(mmDP_AUX6_AUX_DPHY_RX_STATUS[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_GTC_SYNC_ERROR_CONTROL", REG_MMIO, 0x2007, 2, &mmDP_AUX6_AUX_GTC_SYNC_ERROR_CONTROL[0], sizeof(mmDP_AUX6_AUX_GTC_SYNC_ERROR_CONTROL)/sizeof(mmDP_AUX6_AUX_GTC_SYNC_ERROR_CONTROL[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_GTC_SYNC_CONTROLLER_STATUS", REG_MMIO, 0x2008, 2, &mmDP_AUX6_AUX_GTC_SYNC_CONTROLLER_STATUS[0], sizeof(mmDP_AUX6_AUX_GTC_SYNC_CONTROLLER_STATUS)/sizeof(mmDP_AUX6_AUX_GTC_SYNC_CONTROLLER_STATUS[0]), 0, 0 },
	{ "mmDP_AUX6_AUX_GTC_SYNC_STATUS", REG_MMIO, 0x2009, 2, &mmDP_AUX6_AUX_GTC_SYNC_STATUS[0], sizeof(mmDP_AUX6_AUX_GTC_SYNC_STATUS)/sizeof(mmDP_AUX6_AUX_GTC_SYNC_STATUS[0]), 0, 0 },
	{ "mmDIG0_DIG_FE_CNTL", REG_MMIO, 0x2068, 2, &mmDIG0_DIG_FE_CNTL[0], sizeof(mmDIG0_DIG_FE_CNTL)/sizeof(mmDIG0_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x2069, 2, &mmDIG0_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG0_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG0_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x206a, 2, &mmDIG0_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG0_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG0_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG0_DIG_CLOCK_PATTERN", REG_MMIO, 0x206b, 2, &mmDIG0_DIG_CLOCK_PATTERN[0], sizeof(mmDIG0_DIG_CLOCK_PATTERN)/sizeof(mmDIG0_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG0_DIG_TEST_PATTERN", REG_MMIO, 0x206c, 2, &mmDIG0_DIG_TEST_PATTERN[0], sizeof(mmDIG0_DIG_TEST_PATTERN)/sizeof(mmDIG0_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG0_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x206d, 2, &mmDIG0_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG0_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG0_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG0_DIG_FIFO_STATUS", REG_MMIO, 0x206e, 2, &mmDIG0_DIG_FIFO_STATUS[0], sizeof(mmDIG0_DIG_FIFO_STATUS)/sizeof(mmDIG0_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG0_HDMI_CONTROL", REG_MMIO, 0x2071, 2, &mmDIG0_HDMI_CONTROL[0], sizeof(mmDIG0_HDMI_CONTROL)/sizeof(mmDIG0_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_STATUS", REG_MMIO, 0x2072, 2, &mmDIG0_HDMI_STATUS[0], sizeof(mmDIG0_HDMI_STATUS)/sizeof(mmDIG0_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG0_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x2073, 2, &mmDIG0_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG0_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG0_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x2074, 2, &mmDIG0_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG0_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG0_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x2075, 2, &mmDIG0_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG0_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG0_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x2076, 2, &mmDIG0_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG0_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG0_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x2077, 2, &mmDIG0_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG0_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG0_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG0_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x2078, 2, &mmDIG0_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG0_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG0_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x2079, 2, NULL, 0, 0, 0 },
	{ "mmDIG0_HDMI_GC", REG_MMIO, 0x207b, 2, &mmDIG0_HDMI_GC[0], sizeof(mmDIG0_HDMI_GC)/sizeof(mmDIG0_HDMI_GC[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x207c, 2, &mmDIG0_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG0_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG0_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_0", REG_MMIO, 0x207d, 2, &mmDIG0_AFMT_ISRC1_0[0], sizeof(mmDIG0_AFMT_ISRC1_0)/sizeof(mmDIG0_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_1", REG_MMIO, 0x207e, 2, &mmDIG0_AFMT_ISRC1_1[0], sizeof(mmDIG0_AFMT_ISRC1_1)/sizeof(mmDIG0_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_2", REG_MMIO, 0x207f, 2, &mmDIG0_AFMT_ISRC1_2[0], sizeof(mmDIG0_AFMT_ISRC1_2)/sizeof(mmDIG0_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_3", REG_MMIO, 0x2080, 2, &mmDIG0_AFMT_ISRC1_3[0], sizeof(mmDIG0_AFMT_ISRC1_3)/sizeof(mmDIG0_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC1_4", REG_MMIO, 0x2081, 2, &mmDIG0_AFMT_ISRC1_4[0], sizeof(mmDIG0_AFMT_ISRC1_4)/sizeof(mmDIG0_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_0", REG_MMIO, 0x2082, 2, &mmDIG0_AFMT_ISRC2_0[0], sizeof(mmDIG0_AFMT_ISRC2_0)/sizeof(mmDIG0_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_1", REG_MMIO, 0x2083, 2, &mmDIG0_AFMT_ISRC2_1[0], sizeof(mmDIG0_AFMT_ISRC2_1)/sizeof(mmDIG0_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_2", REG_MMIO, 0x2084, 2, &mmDIG0_AFMT_ISRC2_2[0], sizeof(mmDIG0_AFMT_ISRC2_2)/sizeof(mmDIG0_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_ISRC2_3", REG_MMIO, 0x2085, 2, &mmDIG0_AFMT_ISRC2_3[0], sizeof(mmDIG0_AFMT_ISRC2_3)/sizeof(mmDIG0_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG0_HDMI_GENERIC_PACKET_CONTROL2", REG_MMIO, 0x2086, 2, &mmDIG0_HDMI_GENERIC_PACKET_CONTROL2[0], sizeof(mmDIG0_HDMI_GENERIC_PACKET_CONTROL2)/sizeof(mmDIG0_HDMI_GENERIC_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG0_HDMI_GENERIC_PACKET_CONTROL3", REG_MMIO, 0x2087, 2, &mmDIG0_HDMI_GENERIC_PACKET_CONTROL3[0], sizeof(mmDIG0_HDMI_GENERIC_PACKET_CONTROL3)/sizeof(mmDIG0_HDMI_GENERIC_PACKET_CONTROL3[0]), 0, 0 },
	{ "mmDIG0_HDMI_DB_CONTROL", REG_MMIO, 0x2088, 2, &mmDIG0_HDMI_DB_CONTROL[0], sizeof(mmDIG0_HDMI_DB_CONTROL)/sizeof(mmDIG0_HDMI_DB_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_MPEG_INFO0", REG_MMIO, 0x208a, 2, &mmDIG0_AFMT_MPEG_INFO0[0], sizeof(mmDIG0_AFMT_MPEG_INFO0)/sizeof(mmDIG0_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG0_AFMT_MPEG_INFO1", REG_MMIO, 0x208b, 2, &mmDIG0_AFMT_MPEG_INFO1[0], sizeof(mmDIG0_AFMT_MPEG_INFO1)/sizeof(mmDIG0_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_HDR", REG_MMIO, 0x208c, 2, &mmDIG0_AFMT_GENERIC_HDR[0], sizeof(mmDIG0_AFMT_GENERIC_HDR)/sizeof(mmDIG0_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_0", REG_MMIO, 0x208d, 2, &mmDIG0_AFMT_GENERIC_0[0], sizeof(mmDIG0_AFMT_GENERIC_0)/sizeof(mmDIG0_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_1", REG_MMIO, 0x208e, 2, &mmDIG0_AFMT_GENERIC_1[0], sizeof(mmDIG0_AFMT_GENERIC_1)/sizeof(mmDIG0_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_2", REG_MMIO, 0x208f, 2, &mmDIG0_AFMT_GENERIC_2[0], sizeof(mmDIG0_AFMT_GENERIC_2)/sizeof(mmDIG0_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_3", REG_MMIO, 0x2090, 2, &mmDIG0_AFMT_GENERIC_3[0], sizeof(mmDIG0_AFMT_GENERIC_3)/sizeof(mmDIG0_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_4", REG_MMIO, 0x2091, 2, &mmDIG0_AFMT_GENERIC_4[0], sizeof(mmDIG0_AFMT_GENERIC_4)/sizeof(mmDIG0_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_5", REG_MMIO, 0x2092, 2, &mmDIG0_AFMT_GENERIC_5[0], sizeof(mmDIG0_AFMT_GENERIC_5)/sizeof(mmDIG0_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_6", REG_MMIO, 0x2093, 2, &mmDIG0_AFMT_GENERIC_6[0], sizeof(mmDIG0_AFMT_GENERIC_6)/sizeof(mmDIG0_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG0_AFMT_GENERIC_7", REG_MMIO, 0x2094, 2, &mmDIG0_AFMT_GENERIC_7[0], sizeof(mmDIG0_AFMT_GENERIC_7)/sizeof(mmDIG0_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG0_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x2095, 2, &mmDIG0_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG0_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG0_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_32_0", REG_MMIO, 0x2096, 2, &mmDIG0_HDMI_ACR_32_0[0], sizeof(mmDIG0_HDMI_ACR_32_0)/sizeof(mmDIG0_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_32_1", REG_MMIO, 0x2097, 2, &mmDIG0_HDMI_ACR_32_1[0], sizeof(mmDIG0_HDMI_ACR_32_1)/sizeof(mmDIG0_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_44_0", REG_MMIO, 0x2098, 2, &mmDIG0_HDMI_ACR_44_0[0], sizeof(mmDIG0_HDMI_ACR_44_0)/sizeof(mmDIG0_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_44_1", REG_MMIO, 0x2099, 2, &mmDIG0_HDMI_ACR_44_1[0], sizeof(mmDIG0_HDMI_ACR_44_1)/sizeof(mmDIG0_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_48_0", REG_MMIO, 0x209a, 2, &mmDIG0_HDMI_ACR_48_0[0], sizeof(mmDIG0_HDMI_ACR_48_0)/sizeof(mmDIG0_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_48_1", REG_MMIO, 0x209b, 2, &mmDIG0_HDMI_ACR_48_1[0], sizeof(mmDIG0_HDMI_ACR_48_1)/sizeof(mmDIG0_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_STATUS_0", REG_MMIO, 0x209c, 2, &mmDIG0_HDMI_ACR_STATUS_0[0], sizeof(mmDIG0_HDMI_ACR_STATUS_0)/sizeof(mmDIG0_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG0_HDMI_ACR_STATUS_1", REG_MMIO, 0x209d, 2, &mmDIG0_HDMI_ACR_STATUS_1[0], sizeof(mmDIG0_HDMI_ACR_STATUS_1)/sizeof(mmDIG0_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_INFO0", REG_MMIO, 0x209e, 2, &mmDIG0_AFMT_AUDIO_INFO0[0], sizeof(mmDIG0_AFMT_AUDIO_INFO0)/sizeof(mmDIG0_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_INFO1", REG_MMIO, 0x209f, 2, &mmDIG0_AFMT_AUDIO_INFO1[0], sizeof(mmDIG0_AFMT_AUDIO_INFO1)/sizeof(mmDIG0_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG0_AFMT_60958_0", REG_MMIO, 0x20a0, 2, &mmDIG0_AFMT_60958_0[0], sizeof(mmDIG0_AFMT_60958_0)/sizeof(mmDIG0_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG0_AFMT_60958_1", REG_MMIO, 0x20a1, 2, &mmDIG0_AFMT_60958_1[0], sizeof(mmDIG0_AFMT_60958_1)/sizeof(mmDIG0_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x20a2, 2, &mmDIG0_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG0_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG0_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL0", REG_MMIO, 0x20a3, 2, &mmDIG0_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG0_AFMT_RAMP_CONTROL0)/sizeof(mmDIG0_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL1", REG_MMIO, 0x20a4, 2, &mmDIG0_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG0_AFMT_RAMP_CONTROL1)/sizeof(mmDIG0_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL2", REG_MMIO, 0x20a5, 2, &mmDIG0_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG0_AFMT_RAMP_CONTROL2)/sizeof(mmDIG0_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG0_AFMT_RAMP_CONTROL3", REG_MMIO, 0x20a6, 2, &mmDIG0_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG0_AFMT_RAMP_CONTROL3)/sizeof(mmDIG0_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG0_AFMT_60958_2", REG_MMIO, 0x20a7, 2, &mmDIG0_AFMT_60958_2[0], sizeof(mmDIG0_AFMT_60958_2)/sizeof(mmDIG0_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x20a8, 2, &mmDIG0_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG0_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG0_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG0_AFMT_STATUS", REG_MMIO, 0x20a9, 2, &mmDIG0_AFMT_STATUS[0], sizeof(mmDIG0_AFMT_STATUS)/sizeof(mmDIG0_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x20aa, 2, &mmDIG0_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG0_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG0_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x20ab, 2, &mmDIG0_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG0_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG0_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG0_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x20ac, 2, &mmDIG0_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG0_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG0_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG0_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x20ad, 2, &mmDIG0_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG0_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG0_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG0_DIG_BE_CNTL", REG_MMIO, 0x20af, 2, &mmDIG0_DIG_BE_CNTL[0], sizeof(mmDIG0_DIG_BE_CNTL)/sizeof(mmDIG0_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_BE_EN_CNTL", REG_MMIO, 0x20b0, 2, &mmDIG0_DIG_BE_EN_CNTL[0], sizeof(mmDIG0_DIG_BE_EN_CNTL)/sizeof(mmDIG0_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CNTL", REG_MMIO, 0x20d3, 2, &mmDIG0_TMDS_CNTL[0], sizeof(mmDIG0_TMDS_CNTL)/sizeof(mmDIG0_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CONTROL_CHAR", REG_MMIO, 0x20d4, 2, &mmDIG0_TMDS_CONTROL_CHAR[0], sizeof(mmDIG0_TMDS_CONTROL_CHAR)/sizeof(mmDIG0_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG0_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x20d5, 2, &mmDIG0_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG0_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG0_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG0_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x20d6, 2, &mmDIG0_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG0_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG0_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x20d7, 2, &mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG0_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x20d8, 2, &mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG0_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG0_TMDS_CTL_BITS", REG_MMIO, 0x20da, 2, &mmDIG0_TMDS_CTL_BITS[0], sizeof(mmDIG0_TMDS_CTL_BITS)/sizeof(mmDIG0_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG0_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x20db, 2, &mmDIG0_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG0_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG0_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x20dd, 2, &mmDIG0_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG0_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG0_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG0_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x20de, 2, &mmDIG0_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG0_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG0_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG0_DIG_VERSION", REG_MMIO, 0x20e0, 2, &mmDIG0_DIG_VERSION[0], sizeof(mmDIG0_DIG_VERSION)/sizeof(mmDIG0_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG0_DIG_LANE_ENABLE", REG_MMIO, 0x20e1, 2, &mmDIG0_DIG_LANE_ENABLE[0], sizeof(mmDIG0_DIG_LANE_ENABLE)/sizeof(mmDIG0_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG0_AFMT_CNTL", REG_MMIO, 0x20e6, 2, &mmDIG0_AFMT_CNTL[0], sizeof(mmDIG0_AFMT_CNTL)/sizeof(mmDIG0_AFMT_CNTL[0]), 0, 0 },
	{ "mmDIG0_AFMT_VBI_PACKET_CONTROL1", REG_MMIO, 0x20e7, 2, &mmDIG0_AFMT_VBI_PACKET_CONTROL1[0], sizeof(mmDIG0_AFMT_VBI_PACKET_CONTROL1)/sizeof(mmDIG0_AFMT_VBI_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDP0_DP_LINK_CNTL", REG_MMIO, 0x2108, 2, &mmDP0_DP_LINK_CNTL[0], sizeof(mmDP0_DP_LINK_CNTL)/sizeof(mmDP0_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_PIXEL_FORMAT", REG_MMIO, 0x2109, 2, &mmDP0_DP_PIXEL_FORMAT[0], sizeof(mmDP0_DP_PIXEL_FORMAT)/sizeof(mmDP0_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP0_DP_MSA_COLORIMETRY", REG_MMIO, 0x210a, 2, &mmDP0_DP_MSA_COLORIMETRY[0], sizeof(mmDP0_DP_MSA_COLORIMETRY)/sizeof(mmDP0_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP0_DP_CONFIG", REG_MMIO, 0x210b, 2, &mmDP0_DP_CONFIG[0], sizeof(mmDP0_DP_CONFIG)/sizeof(mmDP0_DP_CONFIG[0]), 0, 0 },
	{ "mmDP0_DP_VID_STREAM_CNTL", REG_MMIO, 0x210c, 2, &mmDP0_DP_VID_STREAM_CNTL[0], sizeof(mmDP0_DP_VID_STREAM_CNTL)/sizeof(mmDP0_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_STEER_FIFO", REG_MMIO, 0x210d, 2, &mmDP0_DP_STEER_FIFO[0], sizeof(mmDP0_DP_STEER_FIFO)/sizeof(mmDP0_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP0_DP_MSA_MISC", REG_MMIO, 0x210e, 2, &mmDP0_DP_MSA_MISC[0], sizeof(mmDP0_DP_MSA_MISC)/sizeof(mmDP0_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP0_DP_VID_TIMING", REG_MMIO, 0x2110, 2, &mmDP0_DP_VID_TIMING[0], sizeof(mmDP0_DP_VID_TIMING)/sizeof(mmDP0_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP0_DP_VID_N", REG_MMIO, 0x2111, 2, &mmDP0_DP_VID_N[0], sizeof(mmDP0_DP_VID_N)/sizeof(mmDP0_DP_VID_N[0]), 0, 0 },
	{ "mmDP0_DP_VID_M", REG_MMIO, 0x2112, 2, &mmDP0_DP_VID_M[0], sizeof(mmDP0_DP_VID_M)/sizeof(mmDP0_DP_VID_M[0]), 0, 0 },
	{ "mmDP0_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x2113, 2, &mmDP0_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP0_DP_LINK_FRAMING_CNTL)/sizeof(mmDP0_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x2114, 2, &mmDP0_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP0_DP_HBR2_EYE_PATTERN)/sizeof(mmDP0_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP0_DP_VID_MSA_VBID", REG_MMIO, 0x2115, 2, &mmDP0_DP_VID_MSA_VBID[0], sizeof(mmDP0_DP_VID_MSA_VBID)/sizeof(mmDP0_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP0_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x2116, 2, &mmDP0_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP0_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP0_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CNTL", REG_MMIO, 0x2117, 2, &mmDP0_DP_DPHY_CNTL[0], sizeof(mmDP0_DP_DPHY_CNTL)/sizeof(mmDP0_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x2118, 2, &mmDP0_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP0_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP0_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SYM0", REG_MMIO, 0x2119, 2, &mmDP0_DP_DPHY_SYM0[0], sizeof(mmDP0_DP_DPHY_SYM0)/sizeof(mmDP0_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SYM1", REG_MMIO, 0x211a, 2, &mmDP0_DP_DPHY_SYM1[0], sizeof(mmDP0_DP_DPHY_SYM1)/sizeof(mmDP0_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SYM2", REG_MMIO, 0x211b, 2, &mmDP0_DP_DPHY_SYM2[0], sizeof(mmDP0_DP_DPHY_SYM2)/sizeof(mmDP0_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x211c, 2, &mmDP0_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP0_DP_DPHY_8B10B_CNTL)/sizeof(mmDP0_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x211d, 2, &mmDP0_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP0_DP_DPHY_PRBS_CNTL)/sizeof(mmDP0_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x211e, 2, &mmDP0_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP0_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP0_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_EN", REG_MMIO, 0x211f, 2, &mmDP0_DP_DPHY_CRC_EN[0], sizeof(mmDP0_DP_DPHY_CRC_EN)/sizeof(mmDP0_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_CNTL", REG_MMIO, 0x2120, 2, &mmDP0_DP_DPHY_CRC_CNTL[0], sizeof(mmDP0_DP_DPHY_CRC_CNTL)/sizeof(mmDP0_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_RESULT", REG_MMIO, 0x2121, 2, &mmDP0_DP_DPHY_CRC_RESULT[0], sizeof(mmDP0_DP_DPHY_CRC_RESULT)/sizeof(mmDP0_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x2122, 2, &mmDP0_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP0_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP0_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x2123, 2, &mmDP0_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP0_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP0_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x2124, 2, &mmDP0_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP0_DP_DPHY_FAST_TRAINING)/sizeof(mmDP0_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x2125, 2, &mmDP0_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP0_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP0_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL", REG_MMIO, 0x212b, 2, &mmDP0_DP_SEC_CNTL[0], sizeof(mmDP0_DP_SEC_CNTL)/sizeof(mmDP0_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL1", REG_MMIO, 0x212c, 2, &mmDP0_DP_SEC_CNTL1[0], sizeof(mmDP0_DP_SEC_CNTL1)/sizeof(mmDP0_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING1", REG_MMIO, 0x212d, 2, &mmDP0_DP_SEC_FRAMING1[0], sizeof(mmDP0_DP_SEC_FRAMING1)/sizeof(mmDP0_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING2", REG_MMIO, 0x212e, 2, &mmDP0_DP_SEC_FRAMING2[0], sizeof(mmDP0_DP_SEC_FRAMING2)/sizeof(mmDP0_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING3", REG_MMIO, 0x212f, 2, &mmDP0_DP_SEC_FRAMING3[0], sizeof(mmDP0_DP_SEC_FRAMING3)/sizeof(mmDP0_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP0_DP_SEC_FRAMING4", REG_MMIO, 0x2130, 2, &mmDP0_DP_SEC_FRAMING4[0], sizeof(mmDP0_DP_SEC_FRAMING4)/sizeof(mmDP0_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_N", REG_MMIO, 0x2131, 2, &mmDP0_DP_SEC_AUD_N[0], sizeof(mmDP0_DP_SEC_AUD_N)/sizeof(mmDP0_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x2132, 2, &mmDP0_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP0_DP_SEC_AUD_N_READBACK)/sizeof(mmDP0_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_M", REG_MMIO, 0x2133, 2, &mmDP0_DP_SEC_AUD_M[0], sizeof(mmDP0_DP_SEC_AUD_M)/sizeof(mmDP0_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP0_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x2134, 2, &mmDP0_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP0_DP_SEC_AUD_M_READBACK)/sizeof(mmDP0_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP0_DP_SEC_TIMESTAMP", REG_MMIO, 0x2135, 2, &mmDP0_DP_SEC_TIMESTAMP[0], sizeof(mmDP0_DP_SEC_TIMESTAMP)/sizeof(mmDP0_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP0_DP_SEC_PACKET_CNTL", REG_MMIO, 0x2136, 2, &mmDP0_DP_SEC_PACKET_CNTL[0], sizeof(mmDP0_DP_SEC_PACKET_CNTL)/sizeof(mmDP0_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_MSE_RATE_CNTL", REG_MMIO, 0x2137, 2, &mmDP0_DP_MSE_RATE_CNTL[0], sizeof(mmDP0_DP_MSE_RATE_CNTL)/sizeof(mmDP0_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_MSE_RATE_UPDATE", REG_MMIO, 0x2139, 2, &mmDP0_DP_MSE_RATE_UPDATE[0], sizeof(mmDP0_DP_MSE_RATE_UPDATE)/sizeof(mmDP0_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT0", REG_MMIO, 0x213a, 2, &mmDP0_DP_MSE_SAT0[0], sizeof(mmDP0_DP_MSE_SAT0)/sizeof(mmDP0_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT1", REG_MMIO, 0x213b, 2, &mmDP0_DP_MSE_SAT1[0], sizeof(mmDP0_DP_MSE_SAT1)/sizeof(mmDP0_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT2", REG_MMIO, 0x213c, 2, &mmDP0_DP_MSE_SAT2[0], sizeof(mmDP0_DP_MSE_SAT2)/sizeof(mmDP0_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT_UPDATE", REG_MMIO, 0x213d, 2, &mmDP0_DP_MSE_SAT_UPDATE[0], sizeof(mmDP0_DP_MSE_SAT_UPDATE)/sizeof(mmDP0_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP0_DP_MSE_LINK_TIMING", REG_MMIO, 0x213e, 2, &mmDP0_DP_MSE_LINK_TIMING[0], sizeof(mmDP0_DP_MSE_LINK_TIMING)/sizeof(mmDP0_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP0_DP_MSE_MISC_CNTL", REG_MMIO, 0x213f, 2, &mmDP0_DP_MSE_MISC_CNTL[0], sizeof(mmDP0_DP_MSE_MISC_CNTL)/sizeof(mmDP0_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x2144, 2, &mmDP0_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP0_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP0_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x2145, 2, &mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP0_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT0_STATUS", REG_MMIO, 0x2147, 2, &mmDP0_DP_MSE_SAT0_STATUS[0], sizeof(mmDP0_DP_MSE_SAT0_STATUS)/sizeof(mmDP0_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT1_STATUS", REG_MMIO, 0x2148, 2, &mmDP0_DP_MSE_SAT1_STATUS[0], sizeof(mmDP0_DP_MSE_SAT1_STATUS)/sizeof(mmDP0_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP0_DP_MSE_SAT2_STATUS", REG_MMIO, 0x2149, 2, &mmDP0_DP_MSE_SAT2_STATUS[0], sizeof(mmDP0_DP_MSE_SAT2_STATUS)/sizeof(mmDP0_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDP0_DP_MSA_TIMING_PARAM1", REG_MMIO, 0x214c, 2, &mmDP0_DP_MSA_TIMING_PARAM1[0], sizeof(mmDP0_DP_MSA_TIMING_PARAM1)/sizeof(mmDP0_DP_MSA_TIMING_PARAM1[0]), 0, 0 },
	{ "mmDP0_DP_MSA_TIMING_PARAM2", REG_MMIO, 0x214d, 2, &mmDP0_DP_MSA_TIMING_PARAM2[0], sizeof(mmDP0_DP_MSA_TIMING_PARAM2)/sizeof(mmDP0_DP_MSA_TIMING_PARAM2[0]), 0, 0 },
	{ "mmDP0_DP_MSA_TIMING_PARAM3", REG_MMIO, 0x214e, 2, &mmDP0_DP_MSA_TIMING_PARAM3[0], sizeof(mmDP0_DP_MSA_TIMING_PARAM3)/sizeof(mmDP0_DP_MSA_TIMING_PARAM3[0]), 0, 0 },
	{ "mmDP0_DP_MSA_TIMING_PARAM4", REG_MMIO, 0x214f, 2, &mmDP0_DP_MSA_TIMING_PARAM4[0], sizeof(mmDP0_DP_MSA_TIMING_PARAM4)/sizeof(mmDP0_DP_MSA_TIMING_PARAM4[0]), 0, 0 },
	{ "mmDP0_DP_MSO_CNTL", REG_MMIO, 0x2150, 2, &mmDP0_DP_MSO_CNTL[0], sizeof(mmDP0_DP_MSO_CNTL)/sizeof(mmDP0_DP_MSO_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_MSO_CNTL1", REG_MMIO, 0x2151, 2, &mmDP0_DP_MSO_CNTL1[0], sizeof(mmDP0_DP_MSO_CNTL1)/sizeof(mmDP0_DP_MSO_CNTL1[0]), 0, 0 },
	{ "mmDP0_DP_DSC_CNTL", REG_MMIO, 0x2152, 2, &mmDP0_DP_DSC_CNTL[0], sizeof(mmDP0_DP_DSC_CNTL)/sizeof(mmDP0_DP_DSC_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL2", REG_MMIO, 0x2153, 2, &mmDP0_DP_SEC_CNTL2[0], sizeof(mmDP0_DP_SEC_CNTL2)/sizeof(mmDP0_DP_SEC_CNTL2[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL3", REG_MMIO, 0x2154, 2, &mmDP0_DP_SEC_CNTL3[0], sizeof(mmDP0_DP_SEC_CNTL3)/sizeof(mmDP0_DP_SEC_CNTL3[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL4", REG_MMIO, 0x2155, 2, &mmDP0_DP_SEC_CNTL4[0], sizeof(mmDP0_DP_SEC_CNTL4)/sizeof(mmDP0_DP_SEC_CNTL4[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL5", REG_MMIO, 0x2156, 2, &mmDP0_DP_SEC_CNTL5[0], sizeof(mmDP0_DP_SEC_CNTL5)/sizeof(mmDP0_DP_SEC_CNTL5[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL6", REG_MMIO, 0x2157, 2, &mmDP0_DP_SEC_CNTL6[0], sizeof(mmDP0_DP_SEC_CNTL6)/sizeof(mmDP0_DP_SEC_CNTL6[0]), 0, 0 },
	{ "mmDP0_DP_SEC_CNTL7", REG_MMIO, 0x2158, 2, &mmDP0_DP_SEC_CNTL7[0], sizeof(mmDP0_DP_SEC_CNTL7)/sizeof(mmDP0_DP_SEC_CNTL7[0]), 0, 0 },
	{ "mmDP0_DP_DB_CNTL", REG_MMIO, 0x2159, 2, &mmDP0_DP_DB_CNTL[0], sizeof(mmDP0_DP_DB_CNTL)/sizeof(mmDP0_DP_DB_CNTL[0]), 0, 0 },
	{ "mmDP0_DP_MSA_VBID_MISC", REG_MMIO, 0x215a, 2, &mmDP0_DP_MSA_VBID_MISC[0], sizeof(mmDP0_DP_MSA_VBID_MISC)/sizeof(mmDP0_DP_MSA_VBID_MISC[0]), 0, 0 },
	{ "mmDIG1_DIG_FE_CNTL", REG_MMIO, 0x2168, 2, &mmDIG1_DIG_FE_CNTL[0], sizeof(mmDIG1_DIG_FE_CNTL)/sizeof(mmDIG1_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG1_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x2169, 2, &mmDIG1_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG1_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG1_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG1_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x216a, 2, &mmDIG1_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG1_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG1_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG1_DIG_CLOCK_PATTERN", REG_MMIO, 0x216b, 2, &mmDIG1_DIG_CLOCK_PATTERN[0], sizeof(mmDIG1_DIG_CLOCK_PATTERN)/sizeof(mmDIG1_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG1_DIG_TEST_PATTERN", REG_MMIO, 0x216c, 2, &mmDIG1_DIG_TEST_PATTERN[0], sizeof(mmDIG1_DIG_TEST_PATTERN)/sizeof(mmDIG1_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG1_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x216d, 2, &mmDIG1_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG1_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG1_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG1_DIG_FIFO_STATUS", REG_MMIO, 0x216e, 2, &mmDIG1_DIG_FIFO_STATUS[0], sizeof(mmDIG1_DIG_FIFO_STATUS)/sizeof(mmDIG1_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG1_HDMI_CONTROL", REG_MMIO, 0x2171, 2, &mmDIG1_HDMI_CONTROL[0], sizeof(mmDIG1_HDMI_CONTROL)/sizeof(mmDIG1_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG1_HDMI_STATUS", REG_MMIO, 0x2172, 2, &mmDIG1_HDMI_STATUS[0], sizeof(mmDIG1_HDMI_STATUS)/sizeof(mmDIG1_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG1_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x2173, 2, &mmDIG1_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG1_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG1_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x2174, 2, &mmDIG1_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG1_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG1_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG1_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x2175, 2, &mmDIG1_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG1_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG1_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG1_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x2176, 2, &mmDIG1_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG1_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG1_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG1_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x2177, 2, &mmDIG1_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG1_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG1_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG1_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x2178, 2, &mmDIG1_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG1_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG1_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG1_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x2179, 2, NULL, 0, 0, 0 },
	{ "mmDIG1_HDMI_GC", REG_MMIO, 0x217b, 2, &mmDIG1_HDMI_GC[0], sizeof(mmDIG1_HDMI_GC)/sizeof(mmDIG1_HDMI_GC[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x217c, 2, &mmDIG1_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG1_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG1_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_0", REG_MMIO, 0x217d, 2, &mmDIG1_AFMT_ISRC1_0[0], sizeof(mmDIG1_AFMT_ISRC1_0)/sizeof(mmDIG1_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_1", REG_MMIO, 0x217e, 2, &mmDIG1_AFMT_ISRC1_1[0], sizeof(mmDIG1_AFMT_ISRC1_1)/sizeof(mmDIG1_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_2", REG_MMIO, 0x217f, 2, &mmDIG1_AFMT_ISRC1_2[0], sizeof(mmDIG1_AFMT_ISRC1_2)/sizeof(mmDIG1_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_3", REG_MMIO, 0x2180, 2, &mmDIG1_AFMT_ISRC1_3[0], sizeof(mmDIG1_AFMT_ISRC1_3)/sizeof(mmDIG1_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC1_4", REG_MMIO, 0x2181, 2, &mmDIG1_AFMT_ISRC1_4[0], sizeof(mmDIG1_AFMT_ISRC1_4)/sizeof(mmDIG1_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_0", REG_MMIO, 0x2182, 2, &mmDIG1_AFMT_ISRC2_0[0], sizeof(mmDIG1_AFMT_ISRC2_0)/sizeof(mmDIG1_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_1", REG_MMIO, 0x2183, 2, &mmDIG1_AFMT_ISRC2_1[0], sizeof(mmDIG1_AFMT_ISRC2_1)/sizeof(mmDIG1_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_2", REG_MMIO, 0x2184, 2, &mmDIG1_AFMT_ISRC2_2[0], sizeof(mmDIG1_AFMT_ISRC2_2)/sizeof(mmDIG1_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG1_AFMT_ISRC2_3", REG_MMIO, 0x2185, 2, &mmDIG1_AFMT_ISRC2_3[0], sizeof(mmDIG1_AFMT_ISRC2_3)/sizeof(mmDIG1_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG1_HDMI_GENERIC_PACKET_CONTROL2", REG_MMIO, 0x2186, 2, &mmDIG1_HDMI_GENERIC_PACKET_CONTROL2[0], sizeof(mmDIG1_HDMI_GENERIC_PACKET_CONTROL2)/sizeof(mmDIG1_HDMI_GENERIC_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG1_HDMI_GENERIC_PACKET_CONTROL3", REG_MMIO, 0x2187, 2, &mmDIG1_HDMI_GENERIC_PACKET_CONTROL3[0], sizeof(mmDIG1_HDMI_GENERIC_PACKET_CONTROL3)/sizeof(mmDIG1_HDMI_GENERIC_PACKET_CONTROL3[0]), 0, 0 },
	{ "mmDIG1_HDMI_DB_CONTROL", REG_MMIO, 0x2188, 2, &mmDIG1_HDMI_DB_CONTROL[0], sizeof(mmDIG1_HDMI_DB_CONTROL)/sizeof(mmDIG1_HDMI_DB_CONTROL[0]), 0, 0 },
	{ "mmDIG1_AFMT_MPEG_INFO0", REG_MMIO, 0x218a, 2, &mmDIG1_AFMT_MPEG_INFO0[0], sizeof(mmDIG1_AFMT_MPEG_INFO0)/sizeof(mmDIG1_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG1_AFMT_MPEG_INFO1", REG_MMIO, 0x218b, 2, &mmDIG1_AFMT_MPEG_INFO1[0], sizeof(mmDIG1_AFMT_MPEG_INFO1)/sizeof(mmDIG1_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_HDR", REG_MMIO, 0x218c, 2, &mmDIG1_AFMT_GENERIC_HDR[0], sizeof(mmDIG1_AFMT_GENERIC_HDR)/sizeof(mmDIG1_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_0", REG_MMIO, 0x218d, 2, &mmDIG1_AFMT_GENERIC_0[0], sizeof(mmDIG1_AFMT_GENERIC_0)/sizeof(mmDIG1_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_1", REG_MMIO, 0x218e, 2, &mmDIG1_AFMT_GENERIC_1[0], sizeof(mmDIG1_AFMT_GENERIC_1)/sizeof(mmDIG1_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_2", REG_MMIO, 0x218f, 2, &mmDIG1_AFMT_GENERIC_2[0], sizeof(mmDIG1_AFMT_GENERIC_2)/sizeof(mmDIG1_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_3", REG_MMIO, 0x2190, 2, &mmDIG1_AFMT_GENERIC_3[0], sizeof(mmDIG1_AFMT_GENERIC_3)/sizeof(mmDIG1_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_4", REG_MMIO, 0x2191, 2, &mmDIG1_AFMT_GENERIC_4[0], sizeof(mmDIG1_AFMT_GENERIC_4)/sizeof(mmDIG1_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_5", REG_MMIO, 0x2192, 2, &mmDIG1_AFMT_GENERIC_5[0], sizeof(mmDIG1_AFMT_GENERIC_5)/sizeof(mmDIG1_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_6", REG_MMIO, 0x2193, 2, &mmDIG1_AFMT_GENERIC_6[0], sizeof(mmDIG1_AFMT_GENERIC_6)/sizeof(mmDIG1_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG1_AFMT_GENERIC_7", REG_MMIO, 0x2194, 2, &mmDIG1_AFMT_GENERIC_7[0], sizeof(mmDIG1_AFMT_GENERIC_7)/sizeof(mmDIG1_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG1_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x2195, 2, &mmDIG1_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG1_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG1_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_32_0", REG_MMIO, 0x2196, 2, &mmDIG1_HDMI_ACR_32_0[0], sizeof(mmDIG1_HDMI_ACR_32_0)/sizeof(mmDIG1_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_32_1", REG_MMIO, 0x2197, 2, &mmDIG1_HDMI_ACR_32_1[0], sizeof(mmDIG1_HDMI_ACR_32_1)/sizeof(mmDIG1_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_44_0", REG_MMIO, 0x2198, 2, &mmDIG1_HDMI_ACR_44_0[0], sizeof(mmDIG1_HDMI_ACR_44_0)/sizeof(mmDIG1_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_44_1", REG_MMIO, 0x2199, 2, &mmDIG1_HDMI_ACR_44_1[0], sizeof(mmDIG1_HDMI_ACR_44_1)/sizeof(mmDIG1_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_48_0", REG_MMIO, 0x219a, 2, &mmDIG1_HDMI_ACR_48_0[0], sizeof(mmDIG1_HDMI_ACR_48_0)/sizeof(mmDIG1_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_48_1", REG_MMIO, 0x219b, 2, &mmDIG1_HDMI_ACR_48_1[0], sizeof(mmDIG1_HDMI_ACR_48_1)/sizeof(mmDIG1_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_STATUS_0", REG_MMIO, 0x219c, 2, &mmDIG1_HDMI_ACR_STATUS_0[0], sizeof(mmDIG1_HDMI_ACR_STATUS_0)/sizeof(mmDIG1_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG1_HDMI_ACR_STATUS_1", REG_MMIO, 0x219d, 2, &mmDIG1_HDMI_ACR_STATUS_1[0], sizeof(mmDIG1_HDMI_ACR_STATUS_1)/sizeof(mmDIG1_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_INFO0", REG_MMIO, 0x219e, 2, &mmDIG1_AFMT_AUDIO_INFO0[0], sizeof(mmDIG1_AFMT_AUDIO_INFO0)/sizeof(mmDIG1_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_INFO1", REG_MMIO, 0x219f, 2, &mmDIG1_AFMT_AUDIO_INFO1[0], sizeof(mmDIG1_AFMT_AUDIO_INFO1)/sizeof(mmDIG1_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG1_AFMT_60958_0", REG_MMIO, 0x21a0, 2, &mmDIG1_AFMT_60958_0[0], sizeof(mmDIG1_AFMT_60958_0)/sizeof(mmDIG1_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG1_AFMT_60958_1", REG_MMIO, 0x21a1, 2, &mmDIG1_AFMT_60958_1[0], sizeof(mmDIG1_AFMT_60958_1)/sizeof(mmDIG1_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x21a2, 2, &mmDIG1_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG1_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG1_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL0", REG_MMIO, 0x21a3, 2, &mmDIG1_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG1_AFMT_RAMP_CONTROL0)/sizeof(mmDIG1_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL1", REG_MMIO, 0x21a4, 2, &mmDIG1_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG1_AFMT_RAMP_CONTROL1)/sizeof(mmDIG1_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL2", REG_MMIO, 0x21a5, 2, &mmDIG1_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG1_AFMT_RAMP_CONTROL2)/sizeof(mmDIG1_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG1_AFMT_RAMP_CONTROL3", REG_MMIO, 0x21a6, 2, &mmDIG1_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG1_AFMT_RAMP_CONTROL3)/sizeof(mmDIG1_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG1_AFMT_60958_2", REG_MMIO, 0x21a7, 2, &mmDIG1_AFMT_60958_2[0], sizeof(mmDIG1_AFMT_60958_2)/sizeof(mmDIG1_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x21a8, 2, &mmDIG1_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG1_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG1_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG1_AFMT_STATUS", REG_MMIO, 0x21a9, 2, &mmDIG1_AFMT_STATUS[0], sizeof(mmDIG1_AFMT_STATUS)/sizeof(mmDIG1_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x21aa, 2, &mmDIG1_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG1_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG1_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG1_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x21ab, 2, &mmDIG1_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG1_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG1_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG1_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x21ac, 2, &mmDIG1_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG1_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG1_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG1_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x21ad, 2, &mmDIG1_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG1_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG1_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG1_DIG_BE_CNTL", REG_MMIO, 0x21af, 2, &mmDIG1_DIG_BE_CNTL[0], sizeof(mmDIG1_DIG_BE_CNTL)/sizeof(mmDIG1_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG1_DIG_BE_EN_CNTL", REG_MMIO, 0x21b0, 2, &mmDIG1_DIG_BE_EN_CNTL[0], sizeof(mmDIG1_DIG_BE_EN_CNTL)/sizeof(mmDIG1_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG1_TMDS_CNTL", REG_MMIO, 0x21d3, 2, &mmDIG1_TMDS_CNTL[0], sizeof(mmDIG1_TMDS_CNTL)/sizeof(mmDIG1_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG1_TMDS_CONTROL_CHAR", REG_MMIO, 0x21d4, 2, &mmDIG1_TMDS_CONTROL_CHAR[0], sizeof(mmDIG1_TMDS_CONTROL_CHAR)/sizeof(mmDIG1_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG1_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x21d5, 2, &mmDIG1_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG1_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG1_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG1_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x21d6, 2, &mmDIG1_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG1_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG1_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x21d7, 2, &mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG1_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x21d8, 2, &mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG1_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG1_TMDS_CTL_BITS", REG_MMIO, 0x21da, 2, &mmDIG1_TMDS_CTL_BITS[0], sizeof(mmDIG1_TMDS_CTL_BITS)/sizeof(mmDIG1_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG1_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x21db, 2, &mmDIG1_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG1_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG1_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG1_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x21dd, 2, &mmDIG1_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG1_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG1_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG1_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x21de, 2, &mmDIG1_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG1_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG1_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG1_DIG_VERSION", REG_MMIO, 0x21e0, 2, &mmDIG1_DIG_VERSION[0], sizeof(mmDIG1_DIG_VERSION)/sizeof(mmDIG1_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG1_DIG_LANE_ENABLE", REG_MMIO, 0x21e1, 2, &mmDIG1_DIG_LANE_ENABLE[0], sizeof(mmDIG1_DIG_LANE_ENABLE)/sizeof(mmDIG1_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG1_AFMT_CNTL", REG_MMIO, 0x21e6, 2, &mmDIG1_AFMT_CNTL[0], sizeof(mmDIG1_AFMT_CNTL)/sizeof(mmDIG1_AFMT_CNTL[0]), 0, 0 },
	{ "mmDIG1_AFMT_VBI_PACKET_CONTROL1", REG_MMIO, 0x21e7, 2, &mmDIG1_AFMT_VBI_PACKET_CONTROL1[0], sizeof(mmDIG1_AFMT_VBI_PACKET_CONTROL1)/sizeof(mmDIG1_AFMT_VBI_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDP1_DP_LINK_CNTL", REG_MMIO, 0x2208, 2, &mmDP1_DP_LINK_CNTL[0], sizeof(mmDP1_DP_LINK_CNTL)/sizeof(mmDP1_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_PIXEL_FORMAT", REG_MMIO, 0x2209, 2, &mmDP1_DP_PIXEL_FORMAT[0], sizeof(mmDP1_DP_PIXEL_FORMAT)/sizeof(mmDP1_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP1_DP_MSA_COLORIMETRY", REG_MMIO, 0x220a, 2, &mmDP1_DP_MSA_COLORIMETRY[0], sizeof(mmDP1_DP_MSA_COLORIMETRY)/sizeof(mmDP1_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP1_DP_CONFIG", REG_MMIO, 0x220b, 2, &mmDP1_DP_CONFIG[0], sizeof(mmDP1_DP_CONFIG)/sizeof(mmDP1_DP_CONFIG[0]), 0, 0 },
	{ "mmDP1_DP_VID_STREAM_CNTL", REG_MMIO, 0x220c, 2, &mmDP1_DP_VID_STREAM_CNTL[0], sizeof(mmDP1_DP_VID_STREAM_CNTL)/sizeof(mmDP1_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_STEER_FIFO", REG_MMIO, 0x220d, 2, &mmDP1_DP_STEER_FIFO[0], sizeof(mmDP1_DP_STEER_FIFO)/sizeof(mmDP1_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP1_DP_MSA_MISC", REG_MMIO, 0x220e, 2, &mmDP1_DP_MSA_MISC[0], sizeof(mmDP1_DP_MSA_MISC)/sizeof(mmDP1_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP1_DP_VID_TIMING", REG_MMIO, 0x2210, 2, &mmDP1_DP_VID_TIMING[0], sizeof(mmDP1_DP_VID_TIMING)/sizeof(mmDP1_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP1_DP_VID_N", REG_MMIO, 0x2211, 2, &mmDP1_DP_VID_N[0], sizeof(mmDP1_DP_VID_N)/sizeof(mmDP1_DP_VID_N[0]), 0, 0 },
	{ "mmDP1_DP_VID_M", REG_MMIO, 0x2212, 2, &mmDP1_DP_VID_M[0], sizeof(mmDP1_DP_VID_M)/sizeof(mmDP1_DP_VID_M[0]), 0, 0 },
	{ "mmDP1_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x2213, 2, &mmDP1_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP1_DP_LINK_FRAMING_CNTL)/sizeof(mmDP1_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x2214, 2, &mmDP1_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP1_DP_HBR2_EYE_PATTERN)/sizeof(mmDP1_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP1_DP_VID_MSA_VBID", REG_MMIO, 0x2215, 2, &mmDP1_DP_VID_MSA_VBID[0], sizeof(mmDP1_DP_VID_MSA_VBID)/sizeof(mmDP1_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP1_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x2216, 2, &mmDP1_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP1_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP1_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_CNTL", REG_MMIO, 0x2217, 2, &mmDP1_DP_DPHY_CNTL[0], sizeof(mmDP1_DP_DPHY_CNTL)/sizeof(mmDP1_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x2218, 2, &mmDP1_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP1_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP1_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_SYM0", REG_MMIO, 0x2219, 2, &mmDP1_DP_DPHY_SYM0[0], sizeof(mmDP1_DP_DPHY_SYM0)/sizeof(mmDP1_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_SYM1", REG_MMIO, 0x221a, 2, &mmDP1_DP_DPHY_SYM1[0], sizeof(mmDP1_DP_DPHY_SYM1)/sizeof(mmDP1_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_SYM2", REG_MMIO, 0x221b, 2, &mmDP1_DP_DPHY_SYM2[0], sizeof(mmDP1_DP_DPHY_SYM2)/sizeof(mmDP1_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x221c, 2, &mmDP1_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP1_DP_DPHY_8B10B_CNTL)/sizeof(mmDP1_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x221d, 2, &mmDP1_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP1_DP_DPHY_PRBS_CNTL)/sizeof(mmDP1_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x221e, 2, &mmDP1_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP1_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP1_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_EN", REG_MMIO, 0x221f, 2, &mmDP1_DP_DPHY_CRC_EN[0], sizeof(mmDP1_DP_DPHY_CRC_EN)/sizeof(mmDP1_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_CNTL", REG_MMIO, 0x2220, 2, &mmDP1_DP_DPHY_CRC_CNTL[0], sizeof(mmDP1_DP_DPHY_CRC_CNTL)/sizeof(mmDP1_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_RESULT", REG_MMIO, 0x2221, 2, &mmDP1_DP_DPHY_CRC_RESULT[0], sizeof(mmDP1_DP_DPHY_CRC_RESULT)/sizeof(mmDP1_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x2222, 2, &mmDP1_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP1_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP1_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x2223, 2, &mmDP1_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP1_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP1_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x2224, 2, &mmDP1_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP1_DP_DPHY_FAST_TRAINING)/sizeof(mmDP1_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x2225, 2, &mmDP1_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP1_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP1_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP1_DP_SEC_CNTL", REG_MMIO, 0x222b, 2, &mmDP1_DP_SEC_CNTL[0], sizeof(mmDP1_DP_SEC_CNTL)/sizeof(mmDP1_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_SEC_CNTL1", REG_MMIO, 0x222c, 2, &mmDP1_DP_SEC_CNTL1[0], sizeof(mmDP1_DP_SEC_CNTL1)/sizeof(mmDP1_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING1", REG_MMIO, 0x222d, 2, &mmDP1_DP_SEC_FRAMING1[0], sizeof(mmDP1_DP_SEC_FRAMING1)/sizeof(mmDP1_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING2", REG_MMIO, 0x222e, 2, &mmDP1_DP_SEC_FRAMING2[0], sizeof(mmDP1_DP_SEC_FRAMING2)/sizeof(mmDP1_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING3", REG_MMIO, 0x222f, 2, &mmDP1_DP_SEC_FRAMING3[0], sizeof(mmDP1_DP_SEC_FRAMING3)/sizeof(mmDP1_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP1_DP_SEC_FRAMING4", REG_MMIO, 0x2230, 2, &mmDP1_DP_SEC_FRAMING4[0], sizeof(mmDP1_DP_SEC_FRAMING4)/sizeof(mmDP1_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP1_DP_SEC_AUD_N", REG_MMIO, 0x2231, 2, &mmDP1_DP_SEC_AUD_N[0], sizeof(mmDP1_DP_SEC_AUD_N)/sizeof(mmDP1_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP1_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x2232, 2, &mmDP1_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP1_DP_SEC_AUD_N_READBACK)/sizeof(mmDP1_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP1_DP_SEC_AUD_M", REG_MMIO, 0x2233, 2, &mmDP1_DP_SEC_AUD_M[0], sizeof(mmDP1_DP_SEC_AUD_M)/sizeof(mmDP1_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP1_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x2234, 2, &mmDP1_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP1_DP_SEC_AUD_M_READBACK)/sizeof(mmDP1_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP1_DP_SEC_TIMESTAMP", REG_MMIO, 0x2235, 2, &mmDP1_DP_SEC_TIMESTAMP[0], sizeof(mmDP1_DP_SEC_TIMESTAMP)/sizeof(mmDP1_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP1_DP_SEC_PACKET_CNTL", REG_MMIO, 0x2236, 2, &mmDP1_DP_SEC_PACKET_CNTL[0], sizeof(mmDP1_DP_SEC_PACKET_CNTL)/sizeof(mmDP1_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_MSE_RATE_CNTL", REG_MMIO, 0x2237, 2, &mmDP1_DP_MSE_RATE_CNTL[0], sizeof(mmDP1_DP_MSE_RATE_CNTL)/sizeof(mmDP1_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_MSE_RATE_UPDATE", REG_MMIO, 0x2239, 2, &mmDP1_DP_MSE_RATE_UPDATE[0], sizeof(mmDP1_DP_MSE_RATE_UPDATE)/sizeof(mmDP1_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT0", REG_MMIO, 0x223a, 2, &mmDP1_DP_MSE_SAT0[0], sizeof(mmDP1_DP_MSE_SAT0)/sizeof(mmDP1_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT1", REG_MMIO, 0x223b, 2, &mmDP1_DP_MSE_SAT1[0], sizeof(mmDP1_DP_MSE_SAT1)/sizeof(mmDP1_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT2", REG_MMIO, 0x223c, 2, &mmDP1_DP_MSE_SAT2[0], sizeof(mmDP1_DP_MSE_SAT2)/sizeof(mmDP1_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT_UPDATE", REG_MMIO, 0x223d, 2, &mmDP1_DP_MSE_SAT_UPDATE[0], sizeof(mmDP1_DP_MSE_SAT_UPDATE)/sizeof(mmDP1_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP1_DP_MSE_LINK_TIMING", REG_MMIO, 0x223e, 2, &mmDP1_DP_MSE_LINK_TIMING[0], sizeof(mmDP1_DP_MSE_LINK_TIMING)/sizeof(mmDP1_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP1_DP_MSE_MISC_CNTL", REG_MMIO, 0x223f, 2, &mmDP1_DP_MSE_MISC_CNTL[0], sizeof(mmDP1_DP_MSE_MISC_CNTL)/sizeof(mmDP1_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x2244, 2, &mmDP1_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP1_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP1_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x2245, 2, &mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP1_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT0_STATUS", REG_MMIO, 0x2247, 2, &mmDP1_DP_MSE_SAT0_STATUS[0], sizeof(mmDP1_DP_MSE_SAT0_STATUS)/sizeof(mmDP1_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT1_STATUS", REG_MMIO, 0x2248, 2, &mmDP1_DP_MSE_SAT1_STATUS[0], sizeof(mmDP1_DP_MSE_SAT1_STATUS)/sizeof(mmDP1_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP1_DP_MSE_SAT2_STATUS", REG_MMIO, 0x2249, 2, &mmDP1_DP_MSE_SAT2_STATUS[0], sizeof(mmDP1_DP_MSE_SAT2_STATUS)/sizeof(mmDP1_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDP1_DP_MSA_TIMING_PARAM1", REG_MMIO, 0x224c, 2, &mmDP1_DP_MSA_TIMING_PARAM1[0], sizeof(mmDP1_DP_MSA_TIMING_PARAM1)/sizeof(mmDP1_DP_MSA_TIMING_PARAM1[0]), 0, 0 },
	{ "mmDP1_DP_MSA_TIMING_PARAM2", REG_MMIO, 0x224d, 2, &mmDP1_DP_MSA_TIMING_PARAM2[0], sizeof(mmDP1_DP_MSA_TIMING_PARAM2)/sizeof(mmDP1_DP_MSA_TIMING_PARAM2[0]), 0, 0 },
	{ "mmDP1_DP_MSA_TIMING_PARAM3", REG_MMIO, 0x224e, 2, &mmDP1_DP_MSA_TIMING_PARAM3[0], sizeof(mmDP1_DP_MSA_TIMING_PARAM3)/sizeof(mmDP1_DP_MSA_TIMING_PARAM3[0]), 0, 0 },
	{ "mmDP1_DP_MSA_TIMING_PARAM4", REG_MMIO, 0x224f, 2, &mmDP1_DP_MSA_TIMING_PARAM4[0], sizeof(mmDP1_DP_MSA_TIMING_PARAM4)/sizeof(mmDP1_DP_MSA_TIMING_PARAM4[0]), 0, 0 },
	{ "mmDP1_DP_MSO_CNTL", REG_MMIO, 0x2250, 2, &mmDP1_DP_MSO_CNTL[0], sizeof(mmDP1_DP_MSO_CNTL)/sizeof(mmDP1_DP_MSO_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_MSO_CNTL1", REG_MMIO, 0x2251, 2, &mmDP1_DP_MSO_CNTL1[0], sizeof(mmDP1_DP_MSO_CNTL1)/sizeof(mmDP1_DP_MSO_CNTL1[0]), 0, 0 },
	{ "mmDP1_DP_DSC_CNTL", REG_MMIO, 0x2252, 2, &mmDP1_DP_DSC_CNTL[0], sizeof(mmDP1_DP_DSC_CNTL)/sizeof(mmDP1_DP_DSC_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_SEC_CNTL2", REG_MMIO, 0x2253, 2, &mmDP1_DP_SEC_CNTL2[0], sizeof(mmDP1_DP_SEC_CNTL2)/sizeof(mmDP1_DP_SEC_CNTL2[0]), 0, 0 },
	{ "mmDP1_DP_SEC_CNTL3", REG_MMIO, 0x2254, 2, &mmDP1_DP_SEC_CNTL3[0], sizeof(mmDP1_DP_SEC_CNTL3)/sizeof(mmDP1_DP_SEC_CNTL3[0]), 0, 0 },
	{ "mmDP1_DP_SEC_CNTL4", REG_MMIO, 0x2255, 2, &mmDP1_DP_SEC_CNTL4[0], sizeof(mmDP1_DP_SEC_CNTL4)/sizeof(mmDP1_DP_SEC_CNTL4[0]), 0, 0 },
	{ "mmDP1_DP_SEC_CNTL5", REG_MMIO, 0x2256, 2, &mmDP1_DP_SEC_CNTL5[0], sizeof(mmDP1_DP_SEC_CNTL5)/sizeof(mmDP1_DP_SEC_CNTL5[0]), 0, 0 },
	{ "mmDP1_DP_SEC_CNTL6", REG_MMIO, 0x2257, 2, &mmDP1_DP_SEC_CNTL6[0], sizeof(mmDP1_DP_SEC_CNTL6)/sizeof(mmDP1_DP_SEC_CNTL6[0]), 0, 0 },
	{ "mmDP1_DP_SEC_CNTL7", REG_MMIO, 0x2258, 2, &mmDP1_DP_SEC_CNTL7[0], sizeof(mmDP1_DP_SEC_CNTL7)/sizeof(mmDP1_DP_SEC_CNTL7[0]), 0, 0 },
	{ "mmDP1_DP_DB_CNTL", REG_MMIO, 0x2259, 2, &mmDP1_DP_DB_CNTL[0], sizeof(mmDP1_DP_DB_CNTL)/sizeof(mmDP1_DP_DB_CNTL[0]), 0, 0 },
	{ "mmDP1_DP_MSA_VBID_MISC", REG_MMIO, 0x225a, 2, &mmDP1_DP_MSA_VBID_MISC[0], sizeof(mmDP1_DP_MSA_VBID_MISC)/sizeof(mmDP1_DP_MSA_VBID_MISC[0]), 0, 0 },
	{ "mmDIG2_DIG_FE_CNTL", REG_MMIO, 0x2268, 2, &mmDIG2_DIG_FE_CNTL[0], sizeof(mmDIG2_DIG_FE_CNTL)/sizeof(mmDIG2_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG2_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x2269, 2, &mmDIG2_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG2_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG2_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG2_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x226a, 2, &mmDIG2_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG2_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG2_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG2_DIG_CLOCK_PATTERN", REG_MMIO, 0x226b, 2, &mmDIG2_DIG_CLOCK_PATTERN[0], sizeof(mmDIG2_DIG_CLOCK_PATTERN)/sizeof(mmDIG2_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG2_DIG_TEST_PATTERN", REG_MMIO, 0x226c, 2, &mmDIG2_DIG_TEST_PATTERN[0], sizeof(mmDIG2_DIG_TEST_PATTERN)/sizeof(mmDIG2_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG2_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x226d, 2, &mmDIG2_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG2_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG2_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG2_DIG_FIFO_STATUS", REG_MMIO, 0x226e, 2, &mmDIG2_DIG_FIFO_STATUS[0], sizeof(mmDIG2_DIG_FIFO_STATUS)/sizeof(mmDIG2_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG2_HDMI_CONTROL", REG_MMIO, 0x2271, 2, &mmDIG2_HDMI_CONTROL[0], sizeof(mmDIG2_HDMI_CONTROL)/sizeof(mmDIG2_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG2_HDMI_STATUS", REG_MMIO, 0x2272, 2, &mmDIG2_HDMI_STATUS[0], sizeof(mmDIG2_HDMI_STATUS)/sizeof(mmDIG2_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG2_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x2273, 2, &mmDIG2_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG2_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG2_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x2274, 2, &mmDIG2_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG2_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG2_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG2_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x2275, 2, &mmDIG2_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG2_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG2_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG2_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x2276, 2, &mmDIG2_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG2_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG2_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG2_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x2277, 2, &mmDIG2_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG2_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG2_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG2_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x2278, 2, &mmDIG2_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG2_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG2_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG2_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x2279, 2, NULL, 0, 0, 0 },
	{ "mmDIG2_HDMI_GC", REG_MMIO, 0x227b, 2, &mmDIG2_HDMI_GC[0], sizeof(mmDIG2_HDMI_GC)/sizeof(mmDIG2_HDMI_GC[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x227c, 2, &mmDIG2_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG2_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG2_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_0", REG_MMIO, 0x227d, 2, &mmDIG2_AFMT_ISRC1_0[0], sizeof(mmDIG2_AFMT_ISRC1_0)/sizeof(mmDIG2_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_1", REG_MMIO, 0x227e, 2, &mmDIG2_AFMT_ISRC1_1[0], sizeof(mmDIG2_AFMT_ISRC1_1)/sizeof(mmDIG2_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_2", REG_MMIO, 0x227f, 2, &mmDIG2_AFMT_ISRC1_2[0], sizeof(mmDIG2_AFMT_ISRC1_2)/sizeof(mmDIG2_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_3", REG_MMIO, 0x2280, 2, &mmDIG2_AFMT_ISRC1_3[0], sizeof(mmDIG2_AFMT_ISRC1_3)/sizeof(mmDIG2_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC1_4", REG_MMIO, 0x2281, 2, &mmDIG2_AFMT_ISRC1_4[0], sizeof(mmDIG2_AFMT_ISRC1_4)/sizeof(mmDIG2_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_0", REG_MMIO, 0x2282, 2, &mmDIG2_AFMT_ISRC2_0[0], sizeof(mmDIG2_AFMT_ISRC2_0)/sizeof(mmDIG2_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_1", REG_MMIO, 0x2283, 2, &mmDIG2_AFMT_ISRC2_1[0], sizeof(mmDIG2_AFMT_ISRC2_1)/sizeof(mmDIG2_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_2", REG_MMIO, 0x2284, 2, &mmDIG2_AFMT_ISRC2_2[0], sizeof(mmDIG2_AFMT_ISRC2_2)/sizeof(mmDIG2_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG2_AFMT_ISRC2_3", REG_MMIO, 0x2285, 2, &mmDIG2_AFMT_ISRC2_3[0], sizeof(mmDIG2_AFMT_ISRC2_3)/sizeof(mmDIG2_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG2_HDMI_GENERIC_PACKET_CONTROL2", REG_MMIO, 0x2286, 2, &mmDIG2_HDMI_GENERIC_PACKET_CONTROL2[0], sizeof(mmDIG2_HDMI_GENERIC_PACKET_CONTROL2)/sizeof(mmDIG2_HDMI_GENERIC_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG2_HDMI_GENERIC_PACKET_CONTROL3", REG_MMIO, 0x2287, 2, &mmDIG2_HDMI_GENERIC_PACKET_CONTROL3[0], sizeof(mmDIG2_HDMI_GENERIC_PACKET_CONTROL3)/sizeof(mmDIG2_HDMI_GENERIC_PACKET_CONTROL3[0]), 0, 0 },
	{ "mmDIG2_HDMI_DB_CONTROL", REG_MMIO, 0x2288, 2, &mmDIG2_HDMI_DB_CONTROL[0], sizeof(mmDIG2_HDMI_DB_CONTROL)/sizeof(mmDIG2_HDMI_DB_CONTROL[0]), 0, 0 },
	{ "mmDIG2_AFMT_MPEG_INFO0", REG_MMIO, 0x228a, 2, &mmDIG2_AFMT_MPEG_INFO0[0], sizeof(mmDIG2_AFMT_MPEG_INFO0)/sizeof(mmDIG2_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG2_AFMT_MPEG_INFO1", REG_MMIO, 0x228b, 2, &mmDIG2_AFMT_MPEG_INFO1[0], sizeof(mmDIG2_AFMT_MPEG_INFO1)/sizeof(mmDIG2_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_HDR", REG_MMIO, 0x228c, 2, &mmDIG2_AFMT_GENERIC_HDR[0], sizeof(mmDIG2_AFMT_GENERIC_HDR)/sizeof(mmDIG2_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_0", REG_MMIO, 0x228d, 2, &mmDIG2_AFMT_GENERIC_0[0], sizeof(mmDIG2_AFMT_GENERIC_0)/sizeof(mmDIG2_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_1", REG_MMIO, 0x228e, 2, &mmDIG2_AFMT_GENERIC_1[0], sizeof(mmDIG2_AFMT_GENERIC_1)/sizeof(mmDIG2_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_2", REG_MMIO, 0x228f, 2, &mmDIG2_AFMT_GENERIC_2[0], sizeof(mmDIG2_AFMT_GENERIC_2)/sizeof(mmDIG2_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_3", REG_MMIO, 0x2290, 2, &mmDIG2_AFMT_GENERIC_3[0], sizeof(mmDIG2_AFMT_GENERIC_3)/sizeof(mmDIG2_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_4", REG_MMIO, 0x2291, 2, &mmDIG2_AFMT_GENERIC_4[0], sizeof(mmDIG2_AFMT_GENERIC_4)/sizeof(mmDIG2_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_5", REG_MMIO, 0x2292, 2, &mmDIG2_AFMT_GENERIC_5[0], sizeof(mmDIG2_AFMT_GENERIC_5)/sizeof(mmDIG2_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_6", REG_MMIO, 0x2293, 2, &mmDIG2_AFMT_GENERIC_6[0], sizeof(mmDIG2_AFMT_GENERIC_6)/sizeof(mmDIG2_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG2_AFMT_GENERIC_7", REG_MMIO, 0x2294, 2, &mmDIG2_AFMT_GENERIC_7[0], sizeof(mmDIG2_AFMT_GENERIC_7)/sizeof(mmDIG2_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG2_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x2295, 2, &mmDIG2_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG2_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG2_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_32_0", REG_MMIO, 0x2296, 2, &mmDIG2_HDMI_ACR_32_0[0], sizeof(mmDIG2_HDMI_ACR_32_0)/sizeof(mmDIG2_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_32_1", REG_MMIO, 0x2297, 2, &mmDIG2_HDMI_ACR_32_1[0], sizeof(mmDIG2_HDMI_ACR_32_1)/sizeof(mmDIG2_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_44_0", REG_MMIO, 0x2298, 2, &mmDIG2_HDMI_ACR_44_0[0], sizeof(mmDIG2_HDMI_ACR_44_0)/sizeof(mmDIG2_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_44_1", REG_MMIO, 0x2299, 2, &mmDIG2_HDMI_ACR_44_1[0], sizeof(mmDIG2_HDMI_ACR_44_1)/sizeof(mmDIG2_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_48_0", REG_MMIO, 0x229a, 2, &mmDIG2_HDMI_ACR_48_0[0], sizeof(mmDIG2_HDMI_ACR_48_0)/sizeof(mmDIG2_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_48_1", REG_MMIO, 0x229b, 2, &mmDIG2_HDMI_ACR_48_1[0], sizeof(mmDIG2_HDMI_ACR_48_1)/sizeof(mmDIG2_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_STATUS_0", REG_MMIO, 0x229c, 2, &mmDIG2_HDMI_ACR_STATUS_0[0], sizeof(mmDIG2_HDMI_ACR_STATUS_0)/sizeof(mmDIG2_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG2_HDMI_ACR_STATUS_1", REG_MMIO, 0x229d, 2, &mmDIG2_HDMI_ACR_STATUS_1[0], sizeof(mmDIG2_HDMI_ACR_STATUS_1)/sizeof(mmDIG2_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_INFO0", REG_MMIO, 0x229e, 2, &mmDIG2_AFMT_AUDIO_INFO0[0], sizeof(mmDIG2_AFMT_AUDIO_INFO0)/sizeof(mmDIG2_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_INFO1", REG_MMIO, 0x229f, 2, &mmDIG2_AFMT_AUDIO_INFO1[0], sizeof(mmDIG2_AFMT_AUDIO_INFO1)/sizeof(mmDIG2_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG2_AFMT_60958_0", REG_MMIO, 0x22a0, 2, &mmDIG2_AFMT_60958_0[0], sizeof(mmDIG2_AFMT_60958_0)/sizeof(mmDIG2_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG2_AFMT_60958_1", REG_MMIO, 0x22a1, 2, &mmDIG2_AFMT_60958_1[0], sizeof(mmDIG2_AFMT_60958_1)/sizeof(mmDIG2_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x22a2, 2, &mmDIG2_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG2_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG2_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL0", REG_MMIO, 0x22a3, 2, &mmDIG2_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG2_AFMT_RAMP_CONTROL0)/sizeof(mmDIG2_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL1", REG_MMIO, 0x22a4, 2, &mmDIG2_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG2_AFMT_RAMP_CONTROL1)/sizeof(mmDIG2_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL2", REG_MMIO, 0x22a5, 2, &mmDIG2_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG2_AFMT_RAMP_CONTROL2)/sizeof(mmDIG2_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG2_AFMT_RAMP_CONTROL3", REG_MMIO, 0x22a6, 2, &mmDIG2_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG2_AFMT_RAMP_CONTROL3)/sizeof(mmDIG2_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG2_AFMT_60958_2", REG_MMIO, 0x22a7, 2, &mmDIG2_AFMT_60958_2[0], sizeof(mmDIG2_AFMT_60958_2)/sizeof(mmDIG2_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x22a8, 2, &mmDIG2_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG2_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG2_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG2_AFMT_STATUS", REG_MMIO, 0x22a9, 2, &mmDIG2_AFMT_STATUS[0], sizeof(mmDIG2_AFMT_STATUS)/sizeof(mmDIG2_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x22aa, 2, &mmDIG2_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG2_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG2_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG2_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x22ab, 2, &mmDIG2_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG2_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG2_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG2_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x22ac, 2, &mmDIG2_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG2_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG2_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG2_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x22ad, 2, &mmDIG2_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG2_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG2_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG2_DIG_BE_CNTL", REG_MMIO, 0x22af, 2, &mmDIG2_DIG_BE_CNTL[0], sizeof(mmDIG2_DIG_BE_CNTL)/sizeof(mmDIG2_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG2_DIG_BE_EN_CNTL", REG_MMIO, 0x22b0, 2, &mmDIG2_DIG_BE_EN_CNTL[0], sizeof(mmDIG2_DIG_BE_EN_CNTL)/sizeof(mmDIG2_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG2_TMDS_CNTL", REG_MMIO, 0x22d3, 2, &mmDIG2_TMDS_CNTL[0], sizeof(mmDIG2_TMDS_CNTL)/sizeof(mmDIG2_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG2_TMDS_CONTROL_CHAR", REG_MMIO, 0x22d4, 2, &mmDIG2_TMDS_CONTROL_CHAR[0], sizeof(mmDIG2_TMDS_CONTROL_CHAR)/sizeof(mmDIG2_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG2_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x22d5, 2, &mmDIG2_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG2_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG2_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG2_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x22d6, 2, &mmDIG2_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG2_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG2_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x22d7, 2, &mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG2_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x22d8, 2, &mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG2_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG2_TMDS_CTL_BITS", REG_MMIO, 0x22da, 2, &mmDIG2_TMDS_CTL_BITS[0], sizeof(mmDIG2_TMDS_CTL_BITS)/sizeof(mmDIG2_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG2_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x22db, 2, &mmDIG2_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG2_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG2_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG2_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x22dd, 2, &mmDIG2_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG2_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG2_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG2_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x22de, 2, &mmDIG2_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG2_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG2_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG2_DIG_VERSION", REG_MMIO, 0x22e0, 2, &mmDIG2_DIG_VERSION[0], sizeof(mmDIG2_DIG_VERSION)/sizeof(mmDIG2_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG2_DIG_LANE_ENABLE", REG_MMIO, 0x22e1, 2, &mmDIG2_DIG_LANE_ENABLE[0], sizeof(mmDIG2_DIG_LANE_ENABLE)/sizeof(mmDIG2_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG2_AFMT_CNTL", REG_MMIO, 0x22e6, 2, &mmDIG2_AFMT_CNTL[0], sizeof(mmDIG2_AFMT_CNTL)/sizeof(mmDIG2_AFMT_CNTL[0]), 0, 0 },
	{ "mmDIG2_AFMT_VBI_PACKET_CONTROL1", REG_MMIO, 0x22e7, 2, &mmDIG2_AFMT_VBI_PACKET_CONTROL1[0], sizeof(mmDIG2_AFMT_VBI_PACKET_CONTROL1)/sizeof(mmDIG2_AFMT_VBI_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDP2_DP_LINK_CNTL", REG_MMIO, 0x2308, 2, &mmDP2_DP_LINK_CNTL[0], sizeof(mmDP2_DP_LINK_CNTL)/sizeof(mmDP2_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_PIXEL_FORMAT", REG_MMIO, 0x2309, 2, &mmDP2_DP_PIXEL_FORMAT[0], sizeof(mmDP2_DP_PIXEL_FORMAT)/sizeof(mmDP2_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP2_DP_MSA_COLORIMETRY", REG_MMIO, 0x230a, 2, &mmDP2_DP_MSA_COLORIMETRY[0], sizeof(mmDP2_DP_MSA_COLORIMETRY)/sizeof(mmDP2_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP2_DP_CONFIG", REG_MMIO, 0x230b, 2, &mmDP2_DP_CONFIG[0], sizeof(mmDP2_DP_CONFIG)/sizeof(mmDP2_DP_CONFIG[0]), 0, 0 },
	{ "mmDP2_DP_VID_STREAM_CNTL", REG_MMIO, 0x230c, 2, &mmDP2_DP_VID_STREAM_CNTL[0], sizeof(mmDP2_DP_VID_STREAM_CNTL)/sizeof(mmDP2_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_STEER_FIFO", REG_MMIO, 0x230d, 2, &mmDP2_DP_STEER_FIFO[0], sizeof(mmDP2_DP_STEER_FIFO)/sizeof(mmDP2_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP2_DP_MSA_MISC", REG_MMIO, 0x230e, 2, &mmDP2_DP_MSA_MISC[0], sizeof(mmDP2_DP_MSA_MISC)/sizeof(mmDP2_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP2_DP_VID_TIMING", REG_MMIO, 0x2310, 2, &mmDP2_DP_VID_TIMING[0], sizeof(mmDP2_DP_VID_TIMING)/sizeof(mmDP2_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP2_DP_VID_N", REG_MMIO, 0x2311, 2, &mmDP2_DP_VID_N[0], sizeof(mmDP2_DP_VID_N)/sizeof(mmDP2_DP_VID_N[0]), 0, 0 },
	{ "mmDP2_DP_VID_M", REG_MMIO, 0x2312, 2, &mmDP2_DP_VID_M[0], sizeof(mmDP2_DP_VID_M)/sizeof(mmDP2_DP_VID_M[0]), 0, 0 },
	{ "mmDP2_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x2313, 2, &mmDP2_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP2_DP_LINK_FRAMING_CNTL)/sizeof(mmDP2_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x2314, 2, &mmDP2_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP2_DP_HBR2_EYE_PATTERN)/sizeof(mmDP2_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP2_DP_VID_MSA_VBID", REG_MMIO, 0x2315, 2, &mmDP2_DP_VID_MSA_VBID[0], sizeof(mmDP2_DP_VID_MSA_VBID)/sizeof(mmDP2_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP2_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x2316, 2, &mmDP2_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP2_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP2_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_CNTL", REG_MMIO, 0x2317, 2, &mmDP2_DP_DPHY_CNTL[0], sizeof(mmDP2_DP_DPHY_CNTL)/sizeof(mmDP2_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x2318, 2, &mmDP2_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP2_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP2_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_SYM0", REG_MMIO, 0x2319, 2, &mmDP2_DP_DPHY_SYM0[0], sizeof(mmDP2_DP_DPHY_SYM0)/sizeof(mmDP2_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_SYM1", REG_MMIO, 0x231a, 2, &mmDP2_DP_DPHY_SYM1[0], sizeof(mmDP2_DP_DPHY_SYM1)/sizeof(mmDP2_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_SYM2", REG_MMIO, 0x231b, 2, &mmDP2_DP_DPHY_SYM2[0], sizeof(mmDP2_DP_DPHY_SYM2)/sizeof(mmDP2_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x231c, 2, &mmDP2_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP2_DP_DPHY_8B10B_CNTL)/sizeof(mmDP2_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x231d, 2, &mmDP2_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP2_DP_DPHY_PRBS_CNTL)/sizeof(mmDP2_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x231e, 2, &mmDP2_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP2_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP2_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_EN", REG_MMIO, 0x231f, 2, &mmDP2_DP_DPHY_CRC_EN[0], sizeof(mmDP2_DP_DPHY_CRC_EN)/sizeof(mmDP2_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_CNTL", REG_MMIO, 0x2320, 2, &mmDP2_DP_DPHY_CRC_CNTL[0], sizeof(mmDP2_DP_DPHY_CRC_CNTL)/sizeof(mmDP2_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_RESULT", REG_MMIO, 0x2321, 2, &mmDP2_DP_DPHY_CRC_RESULT[0], sizeof(mmDP2_DP_DPHY_CRC_RESULT)/sizeof(mmDP2_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x2322, 2, &mmDP2_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP2_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP2_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x2323, 2, &mmDP2_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP2_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP2_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x2324, 2, &mmDP2_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP2_DP_DPHY_FAST_TRAINING)/sizeof(mmDP2_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x2325, 2, &mmDP2_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP2_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP2_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP2_DP_SEC_CNTL", REG_MMIO, 0x232b, 2, &mmDP2_DP_SEC_CNTL[0], sizeof(mmDP2_DP_SEC_CNTL)/sizeof(mmDP2_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_SEC_CNTL1", REG_MMIO, 0x232c, 2, &mmDP2_DP_SEC_CNTL1[0], sizeof(mmDP2_DP_SEC_CNTL1)/sizeof(mmDP2_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING1", REG_MMIO, 0x232d, 2, &mmDP2_DP_SEC_FRAMING1[0], sizeof(mmDP2_DP_SEC_FRAMING1)/sizeof(mmDP2_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING2", REG_MMIO, 0x232e, 2, &mmDP2_DP_SEC_FRAMING2[0], sizeof(mmDP2_DP_SEC_FRAMING2)/sizeof(mmDP2_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING3", REG_MMIO, 0x232f, 2, &mmDP2_DP_SEC_FRAMING3[0], sizeof(mmDP2_DP_SEC_FRAMING3)/sizeof(mmDP2_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP2_DP_SEC_FRAMING4", REG_MMIO, 0x2330, 2, &mmDP2_DP_SEC_FRAMING4[0], sizeof(mmDP2_DP_SEC_FRAMING4)/sizeof(mmDP2_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP2_DP_SEC_AUD_N", REG_MMIO, 0x2331, 2, &mmDP2_DP_SEC_AUD_N[0], sizeof(mmDP2_DP_SEC_AUD_N)/sizeof(mmDP2_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP2_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x2332, 2, &mmDP2_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP2_DP_SEC_AUD_N_READBACK)/sizeof(mmDP2_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP2_DP_SEC_AUD_M", REG_MMIO, 0x2333, 2, &mmDP2_DP_SEC_AUD_M[0], sizeof(mmDP2_DP_SEC_AUD_M)/sizeof(mmDP2_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP2_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x2334, 2, &mmDP2_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP2_DP_SEC_AUD_M_READBACK)/sizeof(mmDP2_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP2_DP_SEC_TIMESTAMP", REG_MMIO, 0x2335, 2, &mmDP2_DP_SEC_TIMESTAMP[0], sizeof(mmDP2_DP_SEC_TIMESTAMP)/sizeof(mmDP2_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP2_DP_SEC_PACKET_CNTL", REG_MMIO, 0x2336, 2, &mmDP2_DP_SEC_PACKET_CNTL[0], sizeof(mmDP2_DP_SEC_PACKET_CNTL)/sizeof(mmDP2_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_MSE_RATE_CNTL", REG_MMIO, 0x2337, 2, &mmDP2_DP_MSE_RATE_CNTL[0], sizeof(mmDP2_DP_MSE_RATE_CNTL)/sizeof(mmDP2_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_MSE_RATE_UPDATE", REG_MMIO, 0x2339, 2, &mmDP2_DP_MSE_RATE_UPDATE[0], sizeof(mmDP2_DP_MSE_RATE_UPDATE)/sizeof(mmDP2_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT0", REG_MMIO, 0x233a, 2, &mmDP2_DP_MSE_SAT0[0], sizeof(mmDP2_DP_MSE_SAT0)/sizeof(mmDP2_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT1", REG_MMIO, 0x233b, 2, &mmDP2_DP_MSE_SAT1[0], sizeof(mmDP2_DP_MSE_SAT1)/sizeof(mmDP2_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT2", REG_MMIO, 0x233c, 2, &mmDP2_DP_MSE_SAT2[0], sizeof(mmDP2_DP_MSE_SAT2)/sizeof(mmDP2_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT_UPDATE", REG_MMIO, 0x233d, 2, &mmDP2_DP_MSE_SAT_UPDATE[0], sizeof(mmDP2_DP_MSE_SAT_UPDATE)/sizeof(mmDP2_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP2_DP_MSE_LINK_TIMING", REG_MMIO, 0x233e, 2, &mmDP2_DP_MSE_LINK_TIMING[0], sizeof(mmDP2_DP_MSE_LINK_TIMING)/sizeof(mmDP2_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP2_DP_MSE_MISC_CNTL", REG_MMIO, 0x233f, 2, &mmDP2_DP_MSE_MISC_CNTL[0], sizeof(mmDP2_DP_MSE_MISC_CNTL)/sizeof(mmDP2_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x2344, 2, &mmDP2_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP2_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP2_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x2345, 2, &mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP2_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT0_STATUS", REG_MMIO, 0x2347, 2, &mmDP2_DP_MSE_SAT0_STATUS[0], sizeof(mmDP2_DP_MSE_SAT0_STATUS)/sizeof(mmDP2_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT1_STATUS", REG_MMIO, 0x2348, 2, &mmDP2_DP_MSE_SAT1_STATUS[0], sizeof(mmDP2_DP_MSE_SAT1_STATUS)/sizeof(mmDP2_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP2_DP_MSE_SAT2_STATUS", REG_MMIO, 0x2349, 2, &mmDP2_DP_MSE_SAT2_STATUS[0], sizeof(mmDP2_DP_MSE_SAT2_STATUS)/sizeof(mmDP2_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDP2_DP_MSA_TIMING_PARAM1", REG_MMIO, 0x234c, 2, &mmDP2_DP_MSA_TIMING_PARAM1[0], sizeof(mmDP2_DP_MSA_TIMING_PARAM1)/sizeof(mmDP2_DP_MSA_TIMING_PARAM1[0]), 0, 0 },
	{ "mmDP2_DP_MSA_TIMING_PARAM2", REG_MMIO, 0x234d, 2, &mmDP2_DP_MSA_TIMING_PARAM2[0], sizeof(mmDP2_DP_MSA_TIMING_PARAM2)/sizeof(mmDP2_DP_MSA_TIMING_PARAM2[0]), 0, 0 },
	{ "mmDP2_DP_MSA_TIMING_PARAM3", REG_MMIO, 0x234e, 2, &mmDP2_DP_MSA_TIMING_PARAM3[0], sizeof(mmDP2_DP_MSA_TIMING_PARAM3)/sizeof(mmDP2_DP_MSA_TIMING_PARAM3[0]), 0, 0 },
	{ "mmDP2_DP_MSA_TIMING_PARAM4", REG_MMIO, 0x234f, 2, &mmDP2_DP_MSA_TIMING_PARAM4[0], sizeof(mmDP2_DP_MSA_TIMING_PARAM4)/sizeof(mmDP2_DP_MSA_TIMING_PARAM4[0]), 0, 0 },
	{ "mmDP2_DP_MSO_CNTL", REG_MMIO, 0x2350, 2, &mmDP2_DP_MSO_CNTL[0], sizeof(mmDP2_DP_MSO_CNTL)/sizeof(mmDP2_DP_MSO_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_MSO_CNTL1", REG_MMIO, 0x2351, 2, &mmDP2_DP_MSO_CNTL1[0], sizeof(mmDP2_DP_MSO_CNTL1)/sizeof(mmDP2_DP_MSO_CNTL1[0]), 0, 0 },
	{ "mmDP2_DP_DSC_CNTL", REG_MMIO, 0x2352, 2, &mmDP2_DP_DSC_CNTL[0], sizeof(mmDP2_DP_DSC_CNTL)/sizeof(mmDP2_DP_DSC_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_SEC_CNTL2", REG_MMIO, 0x2353, 2, &mmDP2_DP_SEC_CNTL2[0], sizeof(mmDP2_DP_SEC_CNTL2)/sizeof(mmDP2_DP_SEC_CNTL2[0]), 0, 0 },
	{ "mmDP2_DP_SEC_CNTL3", REG_MMIO, 0x2354, 2, &mmDP2_DP_SEC_CNTL3[0], sizeof(mmDP2_DP_SEC_CNTL3)/sizeof(mmDP2_DP_SEC_CNTL3[0]), 0, 0 },
	{ "mmDP2_DP_SEC_CNTL4", REG_MMIO, 0x2355, 2, &mmDP2_DP_SEC_CNTL4[0], sizeof(mmDP2_DP_SEC_CNTL4)/sizeof(mmDP2_DP_SEC_CNTL4[0]), 0, 0 },
	{ "mmDP2_DP_SEC_CNTL5", REG_MMIO, 0x2356, 2, &mmDP2_DP_SEC_CNTL5[0], sizeof(mmDP2_DP_SEC_CNTL5)/sizeof(mmDP2_DP_SEC_CNTL5[0]), 0, 0 },
	{ "mmDP2_DP_SEC_CNTL6", REG_MMIO, 0x2357, 2, &mmDP2_DP_SEC_CNTL6[0], sizeof(mmDP2_DP_SEC_CNTL6)/sizeof(mmDP2_DP_SEC_CNTL6[0]), 0, 0 },
	{ "mmDP2_DP_SEC_CNTL7", REG_MMIO, 0x2358, 2, &mmDP2_DP_SEC_CNTL7[0], sizeof(mmDP2_DP_SEC_CNTL7)/sizeof(mmDP2_DP_SEC_CNTL7[0]), 0, 0 },
	{ "mmDP2_DP_DB_CNTL", REG_MMIO, 0x2359, 2, &mmDP2_DP_DB_CNTL[0], sizeof(mmDP2_DP_DB_CNTL)/sizeof(mmDP2_DP_DB_CNTL[0]), 0, 0 },
	{ "mmDP2_DP_MSA_VBID_MISC", REG_MMIO, 0x235a, 2, &mmDP2_DP_MSA_VBID_MISC[0], sizeof(mmDP2_DP_MSA_VBID_MISC)/sizeof(mmDP2_DP_MSA_VBID_MISC[0]), 0, 0 },
	{ "mmDIG3_DIG_FE_CNTL", REG_MMIO, 0x2368, 2, &mmDIG3_DIG_FE_CNTL[0], sizeof(mmDIG3_DIG_FE_CNTL)/sizeof(mmDIG3_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG3_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x2369, 2, &mmDIG3_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG3_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG3_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG3_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x236a, 2, &mmDIG3_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG3_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG3_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG3_DIG_CLOCK_PATTERN", REG_MMIO, 0x236b, 2, &mmDIG3_DIG_CLOCK_PATTERN[0], sizeof(mmDIG3_DIG_CLOCK_PATTERN)/sizeof(mmDIG3_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG3_DIG_TEST_PATTERN", REG_MMIO, 0x236c, 2, &mmDIG3_DIG_TEST_PATTERN[0], sizeof(mmDIG3_DIG_TEST_PATTERN)/sizeof(mmDIG3_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG3_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x236d, 2, &mmDIG3_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG3_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG3_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG3_DIG_FIFO_STATUS", REG_MMIO, 0x236e, 2, &mmDIG3_DIG_FIFO_STATUS[0], sizeof(mmDIG3_DIG_FIFO_STATUS)/sizeof(mmDIG3_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG3_HDMI_CONTROL", REG_MMIO, 0x2371, 2, &mmDIG3_HDMI_CONTROL[0], sizeof(mmDIG3_HDMI_CONTROL)/sizeof(mmDIG3_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG3_HDMI_STATUS", REG_MMIO, 0x2372, 2, &mmDIG3_HDMI_STATUS[0], sizeof(mmDIG3_HDMI_STATUS)/sizeof(mmDIG3_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG3_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x2373, 2, &mmDIG3_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG3_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG3_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x2374, 2, &mmDIG3_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG3_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG3_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG3_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x2375, 2, &mmDIG3_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG3_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG3_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG3_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x2376, 2, &mmDIG3_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG3_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG3_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG3_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x2377, 2, &mmDIG3_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG3_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG3_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG3_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x2378, 2, &mmDIG3_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG3_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG3_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG3_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x2379, 2, NULL, 0, 0, 0 },
	{ "mmDIG3_HDMI_GC", REG_MMIO, 0x237b, 2, &mmDIG3_HDMI_GC[0], sizeof(mmDIG3_HDMI_GC)/sizeof(mmDIG3_HDMI_GC[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x237c, 2, &mmDIG3_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG3_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG3_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_0", REG_MMIO, 0x237d, 2, &mmDIG3_AFMT_ISRC1_0[0], sizeof(mmDIG3_AFMT_ISRC1_0)/sizeof(mmDIG3_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_1", REG_MMIO, 0x237e, 2, &mmDIG3_AFMT_ISRC1_1[0], sizeof(mmDIG3_AFMT_ISRC1_1)/sizeof(mmDIG3_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_2", REG_MMIO, 0x237f, 2, &mmDIG3_AFMT_ISRC1_2[0], sizeof(mmDIG3_AFMT_ISRC1_2)/sizeof(mmDIG3_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_3", REG_MMIO, 0x2380, 2, &mmDIG3_AFMT_ISRC1_3[0], sizeof(mmDIG3_AFMT_ISRC1_3)/sizeof(mmDIG3_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC1_4", REG_MMIO, 0x2381, 2, &mmDIG3_AFMT_ISRC1_4[0], sizeof(mmDIG3_AFMT_ISRC1_4)/sizeof(mmDIG3_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_0", REG_MMIO, 0x2382, 2, &mmDIG3_AFMT_ISRC2_0[0], sizeof(mmDIG3_AFMT_ISRC2_0)/sizeof(mmDIG3_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_1", REG_MMIO, 0x2383, 2, &mmDIG3_AFMT_ISRC2_1[0], sizeof(mmDIG3_AFMT_ISRC2_1)/sizeof(mmDIG3_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_2", REG_MMIO, 0x2384, 2, &mmDIG3_AFMT_ISRC2_2[0], sizeof(mmDIG3_AFMT_ISRC2_2)/sizeof(mmDIG3_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG3_AFMT_ISRC2_3", REG_MMIO, 0x2385, 2, &mmDIG3_AFMT_ISRC2_3[0], sizeof(mmDIG3_AFMT_ISRC2_3)/sizeof(mmDIG3_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG3_HDMI_GENERIC_PACKET_CONTROL2", REG_MMIO, 0x2386, 2, &mmDIG3_HDMI_GENERIC_PACKET_CONTROL2[0], sizeof(mmDIG3_HDMI_GENERIC_PACKET_CONTROL2)/sizeof(mmDIG3_HDMI_GENERIC_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG3_HDMI_GENERIC_PACKET_CONTROL3", REG_MMIO, 0x2387, 2, &mmDIG3_HDMI_GENERIC_PACKET_CONTROL3[0], sizeof(mmDIG3_HDMI_GENERIC_PACKET_CONTROL3)/sizeof(mmDIG3_HDMI_GENERIC_PACKET_CONTROL3[0]), 0, 0 },
	{ "mmDIG3_HDMI_DB_CONTROL", REG_MMIO, 0x2388, 2, &mmDIG3_HDMI_DB_CONTROL[0], sizeof(mmDIG3_HDMI_DB_CONTROL)/sizeof(mmDIG3_HDMI_DB_CONTROL[0]), 0, 0 },
	{ "mmDIG3_AFMT_MPEG_INFO0", REG_MMIO, 0x238a, 2, &mmDIG3_AFMT_MPEG_INFO0[0], sizeof(mmDIG3_AFMT_MPEG_INFO0)/sizeof(mmDIG3_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG3_AFMT_MPEG_INFO1", REG_MMIO, 0x238b, 2, &mmDIG3_AFMT_MPEG_INFO1[0], sizeof(mmDIG3_AFMT_MPEG_INFO1)/sizeof(mmDIG3_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_HDR", REG_MMIO, 0x238c, 2, &mmDIG3_AFMT_GENERIC_HDR[0], sizeof(mmDIG3_AFMT_GENERIC_HDR)/sizeof(mmDIG3_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_0", REG_MMIO, 0x238d, 2, &mmDIG3_AFMT_GENERIC_0[0], sizeof(mmDIG3_AFMT_GENERIC_0)/sizeof(mmDIG3_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_1", REG_MMIO, 0x238e, 2, &mmDIG3_AFMT_GENERIC_1[0], sizeof(mmDIG3_AFMT_GENERIC_1)/sizeof(mmDIG3_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_2", REG_MMIO, 0x238f, 2, &mmDIG3_AFMT_GENERIC_2[0], sizeof(mmDIG3_AFMT_GENERIC_2)/sizeof(mmDIG3_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_3", REG_MMIO, 0x2390, 2, &mmDIG3_AFMT_GENERIC_3[0], sizeof(mmDIG3_AFMT_GENERIC_3)/sizeof(mmDIG3_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_4", REG_MMIO, 0x2391, 2, &mmDIG3_AFMT_GENERIC_4[0], sizeof(mmDIG3_AFMT_GENERIC_4)/sizeof(mmDIG3_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_5", REG_MMIO, 0x2392, 2, &mmDIG3_AFMT_GENERIC_5[0], sizeof(mmDIG3_AFMT_GENERIC_5)/sizeof(mmDIG3_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_6", REG_MMIO, 0x2393, 2, &mmDIG3_AFMT_GENERIC_6[0], sizeof(mmDIG3_AFMT_GENERIC_6)/sizeof(mmDIG3_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG3_AFMT_GENERIC_7", REG_MMIO, 0x2394, 2, &mmDIG3_AFMT_GENERIC_7[0], sizeof(mmDIG3_AFMT_GENERIC_7)/sizeof(mmDIG3_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG3_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x2395, 2, &mmDIG3_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG3_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG3_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_32_0", REG_MMIO, 0x2396, 2, &mmDIG3_HDMI_ACR_32_0[0], sizeof(mmDIG3_HDMI_ACR_32_0)/sizeof(mmDIG3_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_32_1", REG_MMIO, 0x2397, 2, &mmDIG3_HDMI_ACR_32_1[0], sizeof(mmDIG3_HDMI_ACR_32_1)/sizeof(mmDIG3_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_44_0", REG_MMIO, 0x2398, 2, &mmDIG3_HDMI_ACR_44_0[0], sizeof(mmDIG3_HDMI_ACR_44_0)/sizeof(mmDIG3_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_44_1", REG_MMIO, 0x2399, 2, &mmDIG3_HDMI_ACR_44_1[0], sizeof(mmDIG3_HDMI_ACR_44_1)/sizeof(mmDIG3_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_48_0", REG_MMIO, 0x239a, 2, &mmDIG3_HDMI_ACR_48_0[0], sizeof(mmDIG3_HDMI_ACR_48_0)/sizeof(mmDIG3_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_48_1", REG_MMIO, 0x239b, 2, &mmDIG3_HDMI_ACR_48_1[0], sizeof(mmDIG3_HDMI_ACR_48_1)/sizeof(mmDIG3_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_STATUS_0", REG_MMIO, 0x239c, 2, &mmDIG3_HDMI_ACR_STATUS_0[0], sizeof(mmDIG3_HDMI_ACR_STATUS_0)/sizeof(mmDIG3_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG3_HDMI_ACR_STATUS_1", REG_MMIO, 0x239d, 2, &mmDIG3_HDMI_ACR_STATUS_1[0], sizeof(mmDIG3_HDMI_ACR_STATUS_1)/sizeof(mmDIG3_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_INFO0", REG_MMIO, 0x239e, 2, &mmDIG3_AFMT_AUDIO_INFO0[0], sizeof(mmDIG3_AFMT_AUDIO_INFO0)/sizeof(mmDIG3_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_INFO1", REG_MMIO, 0x239f, 2, &mmDIG3_AFMT_AUDIO_INFO1[0], sizeof(mmDIG3_AFMT_AUDIO_INFO1)/sizeof(mmDIG3_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG3_AFMT_60958_0", REG_MMIO, 0x23a0, 2, &mmDIG3_AFMT_60958_0[0], sizeof(mmDIG3_AFMT_60958_0)/sizeof(mmDIG3_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG3_AFMT_60958_1", REG_MMIO, 0x23a1, 2, &mmDIG3_AFMT_60958_1[0], sizeof(mmDIG3_AFMT_60958_1)/sizeof(mmDIG3_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x23a2, 2, &mmDIG3_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG3_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG3_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL0", REG_MMIO, 0x23a3, 2, &mmDIG3_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG3_AFMT_RAMP_CONTROL0)/sizeof(mmDIG3_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL1", REG_MMIO, 0x23a4, 2, &mmDIG3_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG3_AFMT_RAMP_CONTROL1)/sizeof(mmDIG3_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL2", REG_MMIO, 0x23a5, 2, &mmDIG3_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG3_AFMT_RAMP_CONTROL2)/sizeof(mmDIG3_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG3_AFMT_RAMP_CONTROL3", REG_MMIO, 0x23a6, 2, &mmDIG3_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG3_AFMT_RAMP_CONTROL3)/sizeof(mmDIG3_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG3_AFMT_60958_2", REG_MMIO, 0x23a7, 2, &mmDIG3_AFMT_60958_2[0], sizeof(mmDIG3_AFMT_60958_2)/sizeof(mmDIG3_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x23a8, 2, &mmDIG3_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG3_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG3_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG3_AFMT_STATUS", REG_MMIO, 0x23a9, 2, &mmDIG3_AFMT_STATUS[0], sizeof(mmDIG3_AFMT_STATUS)/sizeof(mmDIG3_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x23aa, 2, &mmDIG3_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG3_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG3_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG3_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x23ab, 2, &mmDIG3_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG3_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG3_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG3_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x23ac, 2, &mmDIG3_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG3_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG3_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG3_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x23ad, 2, &mmDIG3_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG3_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG3_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG3_DIG_BE_CNTL", REG_MMIO, 0x23af, 2, &mmDIG3_DIG_BE_CNTL[0], sizeof(mmDIG3_DIG_BE_CNTL)/sizeof(mmDIG3_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG3_DIG_BE_EN_CNTL", REG_MMIO, 0x23b0, 2, &mmDIG3_DIG_BE_EN_CNTL[0], sizeof(mmDIG3_DIG_BE_EN_CNTL)/sizeof(mmDIG3_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG3_TMDS_CNTL", REG_MMIO, 0x23d3, 2, &mmDIG3_TMDS_CNTL[0], sizeof(mmDIG3_TMDS_CNTL)/sizeof(mmDIG3_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG3_TMDS_CONTROL_CHAR", REG_MMIO, 0x23d4, 2, &mmDIG3_TMDS_CONTROL_CHAR[0], sizeof(mmDIG3_TMDS_CONTROL_CHAR)/sizeof(mmDIG3_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG3_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x23d5, 2, &mmDIG3_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG3_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG3_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG3_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x23d6, 2, &mmDIG3_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG3_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG3_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x23d7, 2, &mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG3_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x23d8, 2, &mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG3_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG3_TMDS_CTL_BITS", REG_MMIO, 0x23da, 2, &mmDIG3_TMDS_CTL_BITS[0], sizeof(mmDIG3_TMDS_CTL_BITS)/sizeof(mmDIG3_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG3_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x23db, 2, &mmDIG3_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG3_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG3_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG3_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x23dd, 2, &mmDIG3_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG3_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG3_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG3_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x23de, 2, &mmDIG3_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG3_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG3_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG3_DIG_VERSION", REG_MMIO, 0x23e0, 2, &mmDIG3_DIG_VERSION[0], sizeof(mmDIG3_DIG_VERSION)/sizeof(mmDIG3_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG3_DIG_LANE_ENABLE", REG_MMIO, 0x23e1, 2, &mmDIG3_DIG_LANE_ENABLE[0], sizeof(mmDIG3_DIG_LANE_ENABLE)/sizeof(mmDIG3_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG3_AFMT_CNTL", REG_MMIO, 0x23e6, 2, &mmDIG3_AFMT_CNTL[0], sizeof(mmDIG3_AFMT_CNTL)/sizeof(mmDIG3_AFMT_CNTL[0]), 0, 0 },
	{ "mmDIG3_AFMT_VBI_PACKET_CONTROL1", REG_MMIO, 0x23e7, 2, &mmDIG3_AFMT_VBI_PACKET_CONTROL1[0], sizeof(mmDIG3_AFMT_VBI_PACKET_CONTROL1)/sizeof(mmDIG3_AFMT_VBI_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDP3_DP_LINK_CNTL", REG_MMIO, 0x2408, 2, &mmDP3_DP_LINK_CNTL[0], sizeof(mmDP3_DP_LINK_CNTL)/sizeof(mmDP3_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_PIXEL_FORMAT", REG_MMIO, 0x2409, 2, &mmDP3_DP_PIXEL_FORMAT[0], sizeof(mmDP3_DP_PIXEL_FORMAT)/sizeof(mmDP3_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP3_DP_MSA_COLORIMETRY", REG_MMIO, 0x240a, 2, &mmDP3_DP_MSA_COLORIMETRY[0], sizeof(mmDP3_DP_MSA_COLORIMETRY)/sizeof(mmDP3_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP3_DP_CONFIG", REG_MMIO, 0x240b, 2, &mmDP3_DP_CONFIG[0], sizeof(mmDP3_DP_CONFIG)/sizeof(mmDP3_DP_CONFIG[0]), 0, 0 },
	{ "mmDP3_DP_VID_STREAM_CNTL", REG_MMIO, 0x240c, 2, &mmDP3_DP_VID_STREAM_CNTL[0], sizeof(mmDP3_DP_VID_STREAM_CNTL)/sizeof(mmDP3_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_STEER_FIFO", REG_MMIO, 0x240d, 2, &mmDP3_DP_STEER_FIFO[0], sizeof(mmDP3_DP_STEER_FIFO)/sizeof(mmDP3_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP3_DP_MSA_MISC", REG_MMIO, 0x240e, 2, &mmDP3_DP_MSA_MISC[0], sizeof(mmDP3_DP_MSA_MISC)/sizeof(mmDP3_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP3_DP_VID_TIMING", REG_MMIO, 0x2410, 2, &mmDP3_DP_VID_TIMING[0], sizeof(mmDP3_DP_VID_TIMING)/sizeof(mmDP3_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP3_DP_VID_N", REG_MMIO, 0x2411, 2, &mmDP3_DP_VID_N[0], sizeof(mmDP3_DP_VID_N)/sizeof(mmDP3_DP_VID_N[0]), 0, 0 },
	{ "mmDP3_DP_VID_M", REG_MMIO, 0x2412, 2, &mmDP3_DP_VID_M[0], sizeof(mmDP3_DP_VID_M)/sizeof(mmDP3_DP_VID_M[0]), 0, 0 },
	{ "mmDP3_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x2413, 2, &mmDP3_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP3_DP_LINK_FRAMING_CNTL)/sizeof(mmDP3_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x2414, 2, &mmDP3_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP3_DP_HBR2_EYE_PATTERN)/sizeof(mmDP3_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP3_DP_VID_MSA_VBID", REG_MMIO, 0x2415, 2, &mmDP3_DP_VID_MSA_VBID[0], sizeof(mmDP3_DP_VID_MSA_VBID)/sizeof(mmDP3_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP3_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x2416, 2, &mmDP3_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP3_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP3_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_CNTL", REG_MMIO, 0x2417, 2, &mmDP3_DP_DPHY_CNTL[0], sizeof(mmDP3_DP_DPHY_CNTL)/sizeof(mmDP3_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x2418, 2, &mmDP3_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP3_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP3_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_SYM0", REG_MMIO, 0x2419, 2, &mmDP3_DP_DPHY_SYM0[0], sizeof(mmDP3_DP_DPHY_SYM0)/sizeof(mmDP3_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_SYM1", REG_MMIO, 0x241a, 2, &mmDP3_DP_DPHY_SYM1[0], sizeof(mmDP3_DP_DPHY_SYM1)/sizeof(mmDP3_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_SYM2", REG_MMIO, 0x241b, 2, &mmDP3_DP_DPHY_SYM2[0], sizeof(mmDP3_DP_DPHY_SYM2)/sizeof(mmDP3_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x241c, 2, &mmDP3_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP3_DP_DPHY_8B10B_CNTL)/sizeof(mmDP3_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x241d, 2, &mmDP3_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP3_DP_DPHY_PRBS_CNTL)/sizeof(mmDP3_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x241e, 2, &mmDP3_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP3_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP3_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_EN", REG_MMIO, 0x241f, 2, &mmDP3_DP_DPHY_CRC_EN[0], sizeof(mmDP3_DP_DPHY_CRC_EN)/sizeof(mmDP3_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_CNTL", REG_MMIO, 0x2420, 2, &mmDP3_DP_DPHY_CRC_CNTL[0], sizeof(mmDP3_DP_DPHY_CRC_CNTL)/sizeof(mmDP3_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_RESULT", REG_MMIO, 0x2421, 2, &mmDP3_DP_DPHY_CRC_RESULT[0], sizeof(mmDP3_DP_DPHY_CRC_RESULT)/sizeof(mmDP3_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x2422, 2, &mmDP3_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP3_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP3_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x2423, 2, &mmDP3_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP3_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP3_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x2424, 2, &mmDP3_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP3_DP_DPHY_FAST_TRAINING)/sizeof(mmDP3_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x2425, 2, &mmDP3_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP3_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP3_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP3_DP_SEC_CNTL", REG_MMIO, 0x242b, 2, &mmDP3_DP_SEC_CNTL[0], sizeof(mmDP3_DP_SEC_CNTL)/sizeof(mmDP3_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_SEC_CNTL1", REG_MMIO, 0x242c, 2, &mmDP3_DP_SEC_CNTL1[0], sizeof(mmDP3_DP_SEC_CNTL1)/sizeof(mmDP3_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING1", REG_MMIO, 0x242d, 2, &mmDP3_DP_SEC_FRAMING1[0], sizeof(mmDP3_DP_SEC_FRAMING1)/sizeof(mmDP3_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING2", REG_MMIO, 0x242e, 2, &mmDP3_DP_SEC_FRAMING2[0], sizeof(mmDP3_DP_SEC_FRAMING2)/sizeof(mmDP3_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING3", REG_MMIO, 0x242f, 2, &mmDP3_DP_SEC_FRAMING3[0], sizeof(mmDP3_DP_SEC_FRAMING3)/sizeof(mmDP3_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP3_DP_SEC_FRAMING4", REG_MMIO, 0x2430, 2, &mmDP3_DP_SEC_FRAMING4[0], sizeof(mmDP3_DP_SEC_FRAMING4)/sizeof(mmDP3_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP3_DP_SEC_AUD_N", REG_MMIO, 0x2431, 2, &mmDP3_DP_SEC_AUD_N[0], sizeof(mmDP3_DP_SEC_AUD_N)/sizeof(mmDP3_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP3_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x2432, 2, &mmDP3_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP3_DP_SEC_AUD_N_READBACK)/sizeof(mmDP3_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP3_DP_SEC_AUD_M", REG_MMIO, 0x2433, 2, &mmDP3_DP_SEC_AUD_M[0], sizeof(mmDP3_DP_SEC_AUD_M)/sizeof(mmDP3_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP3_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x2434, 2, &mmDP3_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP3_DP_SEC_AUD_M_READBACK)/sizeof(mmDP3_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP3_DP_SEC_TIMESTAMP", REG_MMIO, 0x2435, 2, &mmDP3_DP_SEC_TIMESTAMP[0], sizeof(mmDP3_DP_SEC_TIMESTAMP)/sizeof(mmDP3_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP3_DP_SEC_PACKET_CNTL", REG_MMIO, 0x2436, 2, &mmDP3_DP_SEC_PACKET_CNTL[0], sizeof(mmDP3_DP_SEC_PACKET_CNTL)/sizeof(mmDP3_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_MSE_RATE_CNTL", REG_MMIO, 0x2437, 2, &mmDP3_DP_MSE_RATE_CNTL[0], sizeof(mmDP3_DP_MSE_RATE_CNTL)/sizeof(mmDP3_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_MSE_RATE_UPDATE", REG_MMIO, 0x2439, 2, &mmDP3_DP_MSE_RATE_UPDATE[0], sizeof(mmDP3_DP_MSE_RATE_UPDATE)/sizeof(mmDP3_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT0", REG_MMIO, 0x243a, 2, &mmDP3_DP_MSE_SAT0[0], sizeof(mmDP3_DP_MSE_SAT0)/sizeof(mmDP3_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT1", REG_MMIO, 0x243b, 2, &mmDP3_DP_MSE_SAT1[0], sizeof(mmDP3_DP_MSE_SAT1)/sizeof(mmDP3_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT2", REG_MMIO, 0x243c, 2, &mmDP3_DP_MSE_SAT2[0], sizeof(mmDP3_DP_MSE_SAT2)/sizeof(mmDP3_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT_UPDATE", REG_MMIO, 0x243d, 2, &mmDP3_DP_MSE_SAT_UPDATE[0], sizeof(mmDP3_DP_MSE_SAT_UPDATE)/sizeof(mmDP3_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP3_DP_MSE_LINK_TIMING", REG_MMIO, 0x243e, 2, &mmDP3_DP_MSE_LINK_TIMING[0], sizeof(mmDP3_DP_MSE_LINK_TIMING)/sizeof(mmDP3_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP3_DP_MSE_MISC_CNTL", REG_MMIO, 0x243f, 2, &mmDP3_DP_MSE_MISC_CNTL[0], sizeof(mmDP3_DP_MSE_MISC_CNTL)/sizeof(mmDP3_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x2444, 2, &mmDP3_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP3_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP3_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x2445, 2, &mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP3_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT0_STATUS", REG_MMIO, 0x2447, 2, &mmDP3_DP_MSE_SAT0_STATUS[0], sizeof(mmDP3_DP_MSE_SAT0_STATUS)/sizeof(mmDP3_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT1_STATUS", REG_MMIO, 0x2448, 2, &mmDP3_DP_MSE_SAT1_STATUS[0], sizeof(mmDP3_DP_MSE_SAT1_STATUS)/sizeof(mmDP3_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP3_DP_MSE_SAT2_STATUS", REG_MMIO, 0x2449, 2, &mmDP3_DP_MSE_SAT2_STATUS[0], sizeof(mmDP3_DP_MSE_SAT2_STATUS)/sizeof(mmDP3_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDP3_DP_MSA_TIMING_PARAM1", REG_MMIO, 0x244c, 2, &mmDP3_DP_MSA_TIMING_PARAM1[0], sizeof(mmDP3_DP_MSA_TIMING_PARAM1)/sizeof(mmDP3_DP_MSA_TIMING_PARAM1[0]), 0, 0 },
	{ "mmDP3_DP_MSA_TIMING_PARAM2", REG_MMIO, 0x244d, 2, &mmDP3_DP_MSA_TIMING_PARAM2[0], sizeof(mmDP3_DP_MSA_TIMING_PARAM2)/sizeof(mmDP3_DP_MSA_TIMING_PARAM2[0]), 0, 0 },
	{ "mmDP3_DP_MSA_TIMING_PARAM3", REG_MMIO, 0x244e, 2, &mmDP3_DP_MSA_TIMING_PARAM3[0], sizeof(mmDP3_DP_MSA_TIMING_PARAM3)/sizeof(mmDP3_DP_MSA_TIMING_PARAM3[0]), 0, 0 },
	{ "mmDP3_DP_MSA_TIMING_PARAM4", REG_MMIO, 0x244f, 2, &mmDP3_DP_MSA_TIMING_PARAM4[0], sizeof(mmDP3_DP_MSA_TIMING_PARAM4)/sizeof(mmDP3_DP_MSA_TIMING_PARAM4[0]), 0, 0 },
	{ "mmDP3_DP_MSO_CNTL", REG_MMIO, 0x2450, 2, &mmDP3_DP_MSO_CNTL[0], sizeof(mmDP3_DP_MSO_CNTL)/sizeof(mmDP3_DP_MSO_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_MSO_CNTL1", REG_MMIO, 0x2451, 2, &mmDP3_DP_MSO_CNTL1[0], sizeof(mmDP3_DP_MSO_CNTL1)/sizeof(mmDP3_DP_MSO_CNTL1[0]), 0, 0 },
	{ "mmDP3_DP_DSC_CNTL", REG_MMIO, 0x2452, 2, &mmDP3_DP_DSC_CNTL[0], sizeof(mmDP3_DP_DSC_CNTL)/sizeof(mmDP3_DP_DSC_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_SEC_CNTL2", REG_MMIO, 0x2453, 2, &mmDP3_DP_SEC_CNTL2[0], sizeof(mmDP3_DP_SEC_CNTL2)/sizeof(mmDP3_DP_SEC_CNTL2[0]), 0, 0 },
	{ "mmDP3_DP_SEC_CNTL3", REG_MMIO, 0x2454, 2, &mmDP3_DP_SEC_CNTL3[0], sizeof(mmDP3_DP_SEC_CNTL3)/sizeof(mmDP3_DP_SEC_CNTL3[0]), 0, 0 },
	{ "mmDP3_DP_SEC_CNTL4", REG_MMIO, 0x2455, 2, &mmDP3_DP_SEC_CNTL4[0], sizeof(mmDP3_DP_SEC_CNTL4)/sizeof(mmDP3_DP_SEC_CNTL4[0]), 0, 0 },
	{ "mmDP3_DP_SEC_CNTL5", REG_MMIO, 0x2456, 2, &mmDP3_DP_SEC_CNTL5[0], sizeof(mmDP3_DP_SEC_CNTL5)/sizeof(mmDP3_DP_SEC_CNTL5[0]), 0, 0 },
	{ "mmDP3_DP_SEC_CNTL6", REG_MMIO, 0x2457, 2, &mmDP3_DP_SEC_CNTL6[0], sizeof(mmDP3_DP_SEC_CNTL6)/sizeof(mmDP3_DP_SEC_CNTL6[0]), 0, 0 },
	{ "mmDP3_DP_SEC_CNTL7", REG_MMIO, 0x2458, 2, &mmDP3_DP_SEC_CNTL7[0], sizeof(mmDP3_DP_SEC_CNTL7)/sizeof(mmDP3_DP_SEC_CNTL7[0]), 0, 0 },
	{ "mmDP3_DP_DB_CNTL", REG_MMIO, 0x2459, 2, &mmDP3_DP_DB_CNTL[0], sizeof(mmDP3_DP_DB_CNTL)/sizeof(mmDP3_DP_DB_CNTL[0]), 0, 0 },
	{ "mmDP3_DP_MSA_VBID_MISC", REG_MMIO, 0x245a, 2, &mmDP3_DP_MSA_VBID_MISC[0], sizeof(mmDP3_DP_MSA_VBID_MISC)/sizeof(mmDP3_DP_MSA_VBID_MISC[0]), 0, 0 },
	{ "mmDIG4_DIG_FE_CNTL", REG_MMIO, 0x2468, 2, &mmDIG4_DIG_FE_CNTL[0], sizeof(mmDIG4_DIG_FE_CNTL)/sizeof(mmDIG4_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG4_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x2469, 2, &mmDIG4_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG4_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG4_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG4_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x246a, 2, &mmDIG4_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG4_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG4_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG4_DIG_CLOCK_PATTERN", REG_MMIO, 0x246b, 2, &mmDIG4_DIG_CLOCK_PATTERN[0], sizeof(mmDIG4_DIG_CLOCK_PATTERN)/sizeof(mmDIG4_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG4_DIG_TEST_PATTERN", REG_MMIO, 0x246c, 2, &mmDIG4_DIG_TEST_PATTERN[0], sizeof(mmDIG4_DIG_TEST_PATTERN)/sizeof(mmDIG4_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG4_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x246d, 2, &mmDIG4_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG4_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG4_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG4_DIG_FIFO_STATUS", REG_MMIO, 0x246e, 2, &mmDIG4_DIG_FIFO_STATUS[0], sizeof(mmDIG4_DIG_FIFO_STATUS)/sizeof(mmDIG4_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG4_HDMI_CONTROL", REG_MMIO, 0x2471, 2, &mmDIG4_HDMI_CONTROL[0], sizeof(mmDIG4_HDMI_CONTROL)/sizeof(mmDIG4_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG4_HDMI_STATUS", REG_MMIO, 0x2472, 2, &mmDIG4_HDMI_STATUS[0], sizeof(mmDIG4_HDMI_STATUS)/sizeof(mmDIG4_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG4_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x2473, 2, &mmDIG4_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG4_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG4_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x2474, 2, &mmDIG4_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG4_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG4_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG4_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x2475, 2, &mmDIG4_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG4_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG4_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG4_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x2476, 2, &mmDIG4_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG4_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG4_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG4_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x2477, 2, &mmDIG4_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG4_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG4_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG4_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x2478, 2, &mmDIG4_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG4_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG4_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG4_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x2479, 2, NULL, 0, 0, 0 },
	{ "mmDIG4_HDMI_GC", REG_MMIO, 0x247b, 2, &mmDIG4_HDMI_GC[0], sizeof(mmDIG4_HDMI_GC)/sizeof(mmDIG4_HDMI_GC[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x247c, 2, &mmDIG4_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG4_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG4_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_0", REG_MMIO, 0x247d, 2, &mmDIG4_AFMT_ISRC1_0[0], sizeof(mmDIG4_AFMT_ISRC1_0)/sizeof(mmDIG4_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_1", REG_MMIO, 0x247e, 2, &mmDIG4_AFMT_ISRC1_1[0], sizeof(mmDIG4_AFMT_ISRC1_1)/sizeof(mmDIG4_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_2", REG_MMIO, 0x247f, 2, &mmDIG4_AFMT_ISRC1_2[0], sizeof(mmDIG4_AFMT_ISRC1_2)/sizeof(mmDIG4_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_3", REG_MMIO, 0x2480, 2, &mmDIG4_AFMT_ISRC1_3[0], sizeof(mmDIG4_AFMT_ISRC1_3)/sizeof(mmDIG4_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC1_4", REG_MMIO, 0x2481, 2, &mmDIG4_AFMT_ISRC1_4[0], sizeof(mmDIG4_AFMT_ISRC1_4)/sizeof(mmDIG4_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_0", REG_MMIO, 0x2482, 2, &mmDIG4_AFMT_ISRC2_0[0], sizeof(mmDIG4_AFMT_ISRC2_0)/sizeof(mmDIG4_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_1", REG_MMIO, 0x2483, 2, &mmDIG4_AFMT_ISRC2_1[0], sizeof(mmDIG4_AFMT_ISRC2_1)/sizeof(mmDIG4_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_2", REG_MMIO, 0x2484, 2, &mmDIG4_AFMT_ISRC2_2[0], sizeof(mmDIG4_AFMT_ISRC2_2)/sizeof(mmDIG4_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG4_AFMT_ISRC2_3", REG_MMIO, 0x2485, 2, &mmDIG4_AFMT_ISRC2_3[0], sizeof(mmDIG4_AFMT_ISRC2_3)/sizeof(mmDIG4_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG4_HDMI_GENERIC_PACKET_CONTROL2", REG_MMIO, 0x2486, 2, &mmDIG4_HDMI_GENERIC_PACKET_CONTROL2[0], sizeof(mmDIG4_HDMI_GENERIC_PACKET_CONTROL2)/sizeof(mmDIG4_HDMI_GENERIC_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG4_HDMI_GENERIC_PACKET_CONTROL3", REG_MMIO, 0x2487, 2, &mmDIG4_HDMI_GENERIC_PACKET_CONTROL3[0], sizeof(mmDIG4_HDMI_GENERIC_PACKET_CONTROL3)/sizeof(mmDIG4_HDMI_GENERIC_PACKET_CONTROL3[0]), 0, 0 },
	{ "mmDIG4_HDMI_DB_CONTROL", REG_MMIO, 0x2488, 2, &mmDIG4_HDMI_DB_CONTROL[0], sizeof(mmDIG4_HDMI_DB_CONTROL)/sizeof(mmDIG4_HDMI_DB_CONTROL[0]), 0, 0 },
	{ "mmDIG4_AFMT_MPEG_INFO0", REG_MMIO, 0x248a, 2, &mmDIG4_AFMT_MPEG_INFO0[0], sizeof(mmDIG4_AFMT_MPEG_INFO0)/sizeof(mmDIG4_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG4_AFMT_MPEG_INFO1", REG_MMIO, 0x248b, 2, &mmDIG4_AFMT_MPEG_INFO1[0], sizeof(mmDIG4_AFMT_MPEG_INFO1)/sizeof(mmDIG4_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_HDR", REG_MMIO, 0x248c, 2, &mmDIG4_AFMT_GENERIC_HDR[0], sizeof(mmDIG4_AFMT_GENERIC_HDR)/sizeof(mmDIG4_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_0", REG_MMIO, 0x248d, 2, &mmDIG4_AFMT_GENERIC_0[0], sizeof(mmDIG4_AFMT_GENERIC_0)/sizeof(mmDIG4_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_1", REG_MMIO, 0x248e, 2, &mmDIG4_AFMT_GENERIC_1[0], sizeof(mmDIG4_AFMT_GENERIC_1)/sizeof(mmDIG4_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_2", REG_MMIO, 0x248f, 2, &mmDIG4_AFMT_GENERIC_2[0], sizeof(mmDIG4_AFMT_GENERIC_2)/sizeof(mmDIG4_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_3", REG_MMIO, 0x2490, 2, &mmDIG4_AFMT_GENERIC_3[0], sizeof(mmDIG4_AFMT_GENERIC_3)/sizeof(mmDIG4_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_4", REG_MMIO, 0x2491, 2, &mmDIG4_AFMT_GENERIC_4[0], sizeof(mmDIG4_AFMT_GENERIC_4)/sizeof(mmDIG4_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_5", REG_MMIO, 0x2492, 2, &mmDIG4_AFMT_GENERIC_5[0], sizeof(mmDIG4_AFMT_GENERIC_5)/sizeof(mmDIG4_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_6", REG_MMIO, 0x2493, 2, &mmDIG4_AFMT_GENERIC_6[0], sizeof(mmDIG4_AFMT_GENERIC_6)/sizeof(mmDIG4_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG4_AFMT_GENERIC_7", REG_MMIO, 0x2494, 2, &mmDIG4_AFMT_GENERIC_7[0], sizeof(mmDIG4_AFMT_GENERIC_7)/sizeof(mmDIG4_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG4_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x2495, 2, &mmDIG4_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG4_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG4_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_32_0", REG_MMIO, 0x2496, 2, &mmDIG4_HDMI_ACR_32_0[0], sizeof(mmDIG4_HDMI_ACR_32_0)/sizeof(mmDIG4_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_32_1", REG_MMIO, 0x2497, 2, &mmDIG4_HDMI_ACR_32_1[0], sizeof(mmDIG4_HDMI_ACR_32_1)/sizeof(mmDIG4_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_44_0", REG_MMIO, 0x2498, 2, &mmDIG4_HDMI_ACR_44_0[0], sizeof(mmDIG4_HDMI_ACR_44_0)/sizeof(mmDIG4_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_44_1", REG_MMIO, 0x2499, 2, &mmDIG4_HDMI_ACR_44_1[0], sizeof(mmDIG4_HDMI_ACR_44_1)/sizeof(mmDIG4_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_48_0", REG_MMIO, 0x249a, 2, &mmDIG4_HDMI_ACR_48_0[0], sizeof(mmDIG4_HDMI_ACR_48_0)/sizeof(mmDIG4_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_48_1", REG_MMIO, 0x249b, 2, &mmDIG4_HDMI_ACR_48_1[0], sizeof(mmDIG4_HDMI_ACR_48_1)/sizeof(mmDIG4_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_STATUS_0", REG_MMIO, 0x249c, 2, &mmDIG4_HDMI_ACR_STATUS_0[0], sizeof(mmDIG4_HDMI_ACR_STATUS_0)/sizeof(mmDIG4_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG4_HDMI_ACR_STATUS_1", REG_MMIO, 0x249d, 2, &mmDIG4_HDMI_ACR_STATUS_1[0], sizeof(mmDIG4_HDMI_ACR_STATUS_1)/sizeof(mmDIG4_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_INFO0", REG_MMIO, 0x249e, 2, &mmDIG4_AFMT_AUDIO_INFO0[0], sizeof(mmDIG4_AFMT_AUDIO_INFO0)/sizeof(mmDIG4_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_INFO1", REG_MMIO, 0x249f, 2, &mmDIG4_AFMT_AUDIO_INFO1[0], sizeof(mmDIG4_AFMT_AUDIO_INFO1)/sizeof(mmDIG4_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG4_AFMT_60958_0", REG_MMIO, 0x24a0, 2, &mmDIG4_AFMT_60958_0[0], sizeof(mmDIG4_AFMT_60958_0)/sizeof(mmDIG4_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG4_AFMT_60958_1", REG_MMIO, 0x24a1, 2, &mmDIG4_AFMT_60958_1[0], sizeof(mmDIG4_AFMT_60958_1)/sizeof(mmDIG4_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x24a2, 2, &mmDIG4_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG4_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG4_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL0", REG_MMIO, 0x24a3, 2, &mmDIG4_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG4_AFMT_RAMP_CONTROL0)/sizeof(mmDIG4_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL1", REG_MMIO, 0x24a4, 2, &mmDIG4_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG4_AFMT_RAMP_CONTROL1)/sizeof(mmDIG4_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL2", REG_MMIO, 0x24a5, 2, &mmDIG4_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG4_AFMT_RAMP_CONTROL2)/sizeof(mmDIG4_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG4_AFMT_RAMP_CONTROL3", REG_MMIO, 0x24a6, 2, &mmDIG4_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG4_AFMT_RAMP_CONTROL3)/sizeof(mmDIG4_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG4_AFMT_60958_2", REG_MMIO, 0x24a7, 2, &mmDIG4_AFMT_60958_2[0], sizeof(mmDIG4_AFMT_60958_2)/sizeof(mmDIG4_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x24a8, 2, &mmDIG4_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG4_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG4_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG4_AFMT_STATUS", REG_MMIO, 0x24a9, 2, &mmDIG4_AFMT_STATUS[0], sizeof(mmDIG4_AFMT_STATUS)/sizeof(mmDIG4_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x24aa, 2, &mmDIG4_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG4_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG4_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG4_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x24ab, 2, &mmDIG4_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG4_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG4_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG4_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x24ac, 2, &mmDIG4_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG4_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG4_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG4_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x24ad, 2, &mmDIG4_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG4_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG4_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG4_DIG_BE_CNTL", REG_MMIO, 0x24af, 2, &mmDIG4_DIG_BE_CNTL[0], sizeof(mmDIG4_DIG_BE_CNTL)/sizeof(mmDIG4_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG4_DIG_BE_EN_CNTL", REG_MMIO, 0x24b0, 2, &mmDIG4_DIG_BE_EN_CNTL[0], sizeof(mmDIG4_DIG_BE_EN_CNTL)/sizeof(mmDIG4_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG4_TMDS_CNTL", REG_MMIO, 0x24d3, 2, &mmDIG4_TMDS_CNTL[0], sizeof(mmDIG4_TMDS_CNTL)/sizeof(mmDIG4_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG4_TMDS_CONTROL_CHAR", REG_MMIO, 0x24d4, 2, &mmDIG4_TMDS_CONTROL_CHAR[0], sizeof(mmDIG4_TMDS_CONTROL_CHAR)/sizeof(mmDIG4_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG4_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x24d5, 2, &mmDIG4_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG4_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG4_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG4_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x24d6, 2, &mmDIG4_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG4_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG4_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x24d7, 2, &mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG4_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x24d8, 2, &mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG4_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG4_TMDS_CTL_BITS", REG_MMIO, 0x24da, 2, &mmDIG4_TMDS_CTL_BITS[0], sizeof(mmDIG4_TMDS_CTL_BITS)/sizeof(mmDIG4_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG4_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x24db, 2, &mmDIG4_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG4_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG4_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG4_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x24dd, 2, &mmDIG4_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG4_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG4_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG4_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x24de, 2, &mmDIG4_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG4_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG4_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG4_DIG_VERSION", REG_MMIO, 0x24e0, 2, &mmDIG4_DIG_VERSION[0], sizeof(mmDIG4_DIG_VERSION)/sizeof(mmDIG4_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG4_DIG_LANE_ENABLE", REG_MMIO, 0x24e1, 2, &mmDIG4_DIG_LANE_ENABLE[0], sizeof(mmDIG4_DIG_LANE_ENABLE)/sizeof(mmDIG4_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG4_AFMT_CNTL", REG_MMIO, 0x24e6, 2, &mmDIG4_AFMT_CNTL[0], sizeof(mmDIG4_AFMT_CNTL)/sizeof(mmDIG4_AFMT_CNTL[0]), 0, 0 },
	{ "mmDIG4_AFMT_VBI_PACKET_CONTROL1", REG_MMIO, 0x24e7, 2, &mmDIG4_AFMT_VBI_PACKET_CONTROL1[0], sizeof(mmDIG4_AFMT_VBI_PACKET_CONTROL1)/sizeof(mmDIG4_AFMT_VBI_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDP4_DP_LINK_CNTL", REG_MMIO, 0x2508, 2, &mmDP4_DP_LINK_CNTL[0], sizeof(mmDP4_DP_LINK_CNTL)/sizeof(mmDP4_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_PIXEL_FORMAT", REG_MMIO, 0x2509, 2, &mmDP4_DP_PIXEL_FORMAT[0], sizeof(mmDP4_DP_PIXEL_FORMAT)/sizeof(mmDP4_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP4_DP_MSA_COLORIMETRY", REG_MMIO, 0x250a, 2, &mmDP4_DP_MSA_COLORIMETRY[0], sizeof(mmDP4_DP_MSA_COLORIMETRY)/sizeof(mmDP4_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP4_DP_CONFIG", REG_MMIO, 0x250b, 2, &mmDP4_DP_CONFIG[0], sizeof(mmDP4_DP_CONFIG)/sizeof(mmDP4_DP_CONFIG[0]), 0, 0 },
	{ "mmDP4_DP_VID_STREAM_CNTL", REG_MMIO, 0x250c, 2, &mmDP4_DP_VID_STREAM_CNTL[0], sizeof(mmDP4_DP_VID_STREAM_CNTL)/sizeof(mmDP4_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_STEER_FIFO", REG_MMIO, 0x250d, 2, &mmDP4_DP_STEER_FIFO[0], sizeof(mmDP4_DP_STEER_FIFO)/sizeof(mmDP4_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP4_DP_MSA_MISC", REG_MMIO, 0x250e, 2, &mmDP4_DP_MSA_MISC[0], sizeof(mmDP4_DP_MSA_MISC)/sizeof(mmDP4_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP4_DP_VID_TIMING", REG_MMIO, 0x2510, 2, &mmDP4_DP_VID_TIMING[0], sizeof(mmDP4_DP_VID_TIMING)/sizeof(mmDP4_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP4_DP_VID_N", REG_MMIO, 0x2511, 2, &mmDP4_DP_VID_N[0], sizeof(mmDP4_DP_VID_N)/sizeof(mmDP4_DP_VID_N[0]), 0, 0 },
	{ "mmDP4_DP_VID_M", REG_MMIO, 0x2512, 2, &mmDP4_DP_VID_M[0], sizeof(mmDP4_DP_VID_M)/sizeof(mmDP4_DP_VID_M[0]), 0, 0 },
	{ "mmDP4_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x2513, 2, &mmDP4_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP4_DP_LINK_FRAMING_CNTL)/sizeof(mmDP4_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x2514, 2, &mmDP4_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP4_DP_HBR2_EYE_PATTERN)/sizeof(mmDP4_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP4_DP_VID_MSA_VBID", REG_MMIO, 0x2515, 2, &mmDP4_DP_VID_MSA_VBID[0], sizeof(mmDP4_DP_VID_MSA_VBID)/sizeof(mmDP4_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP4_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x2516, 2, &mmDP4_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP4_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP4_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_CNTL", REG_MMIO, 0x2517, 2, &mmDP4_DP_DPHY_CNTL[0], sizeof(mmDP4_DP_DPHY_CNTL)/sizeof(mmDP4_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x2518, 2, &mmDP4_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP4_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP4_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_SYM0", REG_MMIO, 0x2519, 2, &mmDP4_DP_DPHY_SYM0[0], sizeof(mmDP4_DP_DPHY_SYM0)/sizeof(mmDP4_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_SYM1", REG_MMIO, 0x251a, 2, &mmDP4_DP_DPHY_SYM1[0], sizeof(mmDP4_DP_DPHY_SYM1)/sizeof(mmDP4_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_SYM2", REG_MMIO, 0x251b, 2, &mmDP4_DP_DPHY_SYM2[0], sizeof(mmDP4_DP_DPHY_SYM2)/sizeof(mmDP4_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x251c, 2, &mmDP4_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP4_DP_DPHY_8B10B_CNTL)/sizeof(mmDP4_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x251d, 2, &mmDP4_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP4_DP_DPHY_PRBS_CNTL)/sizeof(mmDP4_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x251e, 2, &mmDP4_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP4_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP4_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_EN", REG_MMIO, 0x251f, 2, &mmDP4_DP_DPHY_CRC_EN[0], sizeof(mmDP4_DP_DPHY_CRC_EN)/sizeof(mmDP4_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_CNTL", REG_MMIO, 0x2520, 2, &mmDP4_DP_DPHY_CRC_CNTL[0], sizeof(mmDP4_DP_DPHY_CRC_CNTL)/sizeof(mmDP4_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_RESULT", REG_MMIO, 0x2521, 2, &mmDP4_DP_DPHY_CRC_RESULT[0], sizeof(mmDP4_DP_DPHY_CRC_RESULT)/sizeof(mmDP4_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x2522, 2, &mmDP4_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP4_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP4_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x2523, 2, &mmDP4_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP4_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP4_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x2524, 2, &mmDP4_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP4_DP_DPHY_FAST_TRAINING)/sizeof(mmDP4_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x2525, 2, &mmDP4_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP4_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP4_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP4_DP_SEC_CNTL", REG_MMIO, 0x252b, 2, &mmDP4_DP_SEC_CNTL[0], sizeof(mmDP4_DP_SEC_CNTL)/sizeof(mmDP4_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_SEC_CNTL1", REG_MMIO, 0x252c, 2, &mmDP4_DP_SEC_CNTL1[0], sizeof(mmDP4_DP_SEC_CNTL1)/sizeof(mmDP4_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING1", REG_MMIO, 0x252d, 2, &mmDP4_DP_SEC_FRAMING1[0], sizeof(mmDP4_DP_SEC_FRAMING1)/sizeof(mmDP4_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING2", REG_MMIO, 0x252e, 2, &mmDP4_DP_SEC_FRAMING2[0], sizeof(mmDP4_DP_SEC_FRAMING2)/sizeof(mmDP4_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING3", REG_MMIO, 0x252f, 2, &mmDP4_DP_SEC_FRAMING3[0], sizeof(mmDP4_DP_SEC_FRAMING3)/sizeof(mmDP4_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP4_DP_SEC_FRAMING4", REG_MMIO, 0x2530, 2, &mmDP4_DP_SEC_FRAMING4[0], sizeof(mmDP4_DP_SEC_FRAMING4)/sizeof(mmDP4_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP4_DP_SEC_AUD_N", REG_MMIO, 0x2531, 2, &mmDP4_DP_SEC_AUD_N[0], sizeof(mmDP4_DP_SEC_AUD_N)/sizeof(mmDP4_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP4_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x2532, 2, &mmDP4_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP4_DP_SEC_AUD_N_READBACK)/sizeof(mmDP4_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP4_DP_SEC_AUD_M", REG_MMIO, 0x2533, 2, &mmDP4_DP_SEC_AUD_M[0], sizeof(mmDP4_DP_SEC_AUD_M)/sizeof(mmDP4_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP4_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x2534, 2, &mmDP4_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP4_DP_SEC_AUD_M_READBACK)/sizeof(mmDP4_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP4_DP_SEC_TIMESTAMP", REG_MMIO, 0x2535, 2, &mmDP4_DP_SEC_TIMESTAMP[0], sizeof(mmDP4_DP_SEC_TIMESTAMP)/sizeof(mmDP4_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP4_DP_SEC_PACKET_CNTL", REG_MMIO, 0x2536, 2, &mmDP4_DP_SEC_PACKET_CNTL[0], sizeof(mmDP4_DP_SEC_PACKET_CNTL)/sizeof(mmDP4_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_MSE_RATE_CNTL", REG_MMIO, 0x2537, 2, &mmDP4_DP_MSE_RATE_CNTL[0], sizeof(mmDP4_DP_MSE_RATE_CNTL)/sizeof(mmDP4_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_MSE_RATE_UPDATE", REG_MMIO, 0x2539, 2, &mmDP4_DP_MSE_RATE_UPDATE[0], sizeof(mmDP4_DP_MSE_RATE_UPDATE)/sizeof(mmDP4_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT0", REG_MMIO, 0x253a, 2, &mmDP4_DP_MSE_SAT0[0], sizeof(mmDP4_DP_MSE_SAT0)/sizeof(mmDP4_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT1", REG_MMIO, 0x253b, 2, &mmDP4_DP_MSE_SAT1[0], sizeof(mmDP4_DP_MSE_SAT1)/sizeof(mmDP4_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT2", REG_MMIO, 0x253c, 2, &mmDP4_DP_MSE_SAT2[0], sizeof(mmDP4_DP_MSE_SAT2)/sizeof(mmDP4_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT_UPDATE", REG_MMIO, 0x253d, 2, &mmDP4_DP_MSE_SAT_UPDATE[0], sizeof(mmDP4_DP_MSE_SAT_UPDATE)/sizeof(mmDP4_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP4_DP_MSE_LINK_TIMING", REG_MMIO, 0x253e, 2, &mmDP4_DP_MSE_LINK_TIMING[0], sizeof(mmDP4_DP_MSE_LINK_TIMING)/sizeof(mmDP4_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP4_DP_MSE_MISC_CNTL", REG_MMIO, 0x253f, 2, &mmDP4_DP_MSE_MISC_CNTL[0], sizeof(mmDP4_DP_MSE_MISC_CNTL)/sizeof(mmDP4_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x2544, 2, &mmDP4_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP4_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP4_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x2545, 2, &mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP4_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT0_STATUS", REG_MMIO, 0x2547, 2, &mmDP4_DP_MSE_SAT0_STATUS[0], sizeof(mmDP4_DP_MSE_SAT0_STATUS)/sizeof(mmDP4_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT1_STATUS", REG_MMIO, 0x2548, 2, &mmDP4_DP_MSE_SAT1_STATUS[0], sizeof(mmDP4_DP_MSE_SAT1_STATUS)/sizeof(mmDP4_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP4_DP_MSE_SAT2_STATUS", REG_MMIO, 0x2549, 2, &mmDP4_DP_MSE_SAT2_STATUS[0], sizeof(mmDP4_DP_MSE_SAT2_STATUS)/sizeof(mmDP4_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDP4_DP_MSA_TIMING_PARAM1", REG_MMIO, 0x254c, 2, &mmDP4_DP_MSA_TIMING_PARAM1[0], sizeof(mmDP4_DP_MSA_TIMING_PARAM1)/sizeof(mmDP4_DP_MSA_TIMING_PARAM1[0]), 0, 0 },
	{ "mmDP4_DP_MSA_TIMING_PARAM2", REG_MMIO, 0x254d, 2, &mmDP4_DP_MSA_TIMING_PARAM2[0], sizeof(mmDP4_DP_MSA_TIMING_PARAM2)/sizeof(mmDP4_DP_MSA_TIMING_PARAM2[0]), 0, 0 },
	{ "mmDP4_DP_MSA_TIMING_PARAM3", REG_MMIO, 0x254e, 2, &mmDP4_DP_MSA_TIMING_PARAM3[0], sizeof(mmDP4_DP_MSA_TIMING_PARAM3)/sizeof(mmDP4_DP_MSA_TIMING_PARAM3[0]), 0, 0 },
	{ "mmDP4_DP_MSA_TIMING_PARAM4", REG_MMIO, 0x254f, 2, &mmDP4_DP_MSA_TIMING_PARAM4[0], sizeof(mmDP4_DP_MSA_TIMING_PARAM4)/sizeof(mmDP4_DP_MSA_TIMING_PARAM4[0]), 0, 0 },
	{ "mmDP4_DP_MSO_CNTL", REG_MMIO, 0x2550, 2, &mmDP4_DP_MSO_CNTL[0], sizeof(mmDP4_DP_MSO_CNTL)/sizeof(mmDP4_DP_MSO_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_MSO_CNTL1", REG_MMIO, 0x2551, 2, &mmDP4_DP_MSO_CNTL1[0], sizeof(mmDP4_DP_MSO_CNTL1)/sizeof(mmDP4_DP_MSO_CNTL1[0]), 0, 0 },
	{ "mmDP4_DP_DSC_CNTL", REG_MMIO, 0x2552, 2, &mmDP4_DP_DSC_CNTL[0], sizeof(mmDP4_DP_DSC_CNTL)/sizeof(mmDP4_DP_DSC_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_SEC_CNTL2", REG_MMIO, 0x2553, 2, &mmDP4_DP_SEC_CNTL2[0], sizeof(mmDP4_DP_SEC_CNTL2)/sizeof(mmDP4_DP_SEC_CNTL2[0]), 0, 0 },
	{ "mmDP4_DP_SEC_CNTL3", REG_MMIO, 0x2554, 2, &mmDP4_DP_SEC_CNTL3[0], sizeof(mmDP4_DP_SEC_CNTL3)/sizeof(mmDP4_DP_SEC_CNTL3[0]), 0, 0 },
	{ "mmDP4_DP_SEC_CNTL4", REG_MMIO, 0x2555, 2, &mmDP4_DP_SEC_CNTL4[0], sizeof(mmDP4_DP_SEC_CNTL4)/sizeof(mmDP4_DP_SEC_CNTL4[0]), 0, 0 },
	{ "mmDP4_DP_SEC_CNTL5", REG_MMIO, 0x2556, 2, &mmDP4_DP_SEC_CNTL5[0], sizeof(mmDP4_DP_SEC_CNTL5)/sizeof(mmDP4_DP_SEC_CNTL5[0]), 0, 0 },
	{ "mmDP4_DP_SEC_CNTL6", REG_MMIO, 0x2557, 2, &mmDP4_DP_SEC_CNTL6[0], sizeof(mmDP4_DP_SEC_CNTL6)/sizeof(mmDP4_DP_SEC_CNTL6[0]), 0, 0 },
	{ "mmDP4_DP_SEC_CNTL7", REG_MMIO, 0x2558, 2, &mmDP4_DP_SEC_CNTL7[0], sizeof(mmDP4_DP_SEC_CNTL7)/sizeof(mmDP4_DP_SEC_CNTL7[0]), 0, 0 },
	{ "mmDP4_DP_DB_CNTL", REG_MMIO, 0x2559, 2, &mmDP4_DP_DB_CNTL[0], sizeof(mmDP4_DP_DB_CNTL)/sizeof(mmDP4_DP_DB_CNTL[0]), 0, 0 },
	{ "mmDP4_DP_MSA_VBID_MISC", REG_MMIO, 0x255a, 2, &mmDP4_DP_MSA_VBID_MISC[0], sizeof(mmDP4_DP_MSA_VBID_MISC)/sizeof(mmDP4_DP_MSA_VBID_MISC[0]), 0, 0 },
	{ "mmDIG5_DIG_FE_CNTL", REG_MMIO, 0x2568, 2, &mmDIG5_DIG_FE_CNTL[0], sizeof(mmDIG5_DIG_FE_CNTL)/sizeof(mmDIG5_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG5_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x2569, 2, &mmDIG5_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG5_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG5_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG5_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x256a, 2, &mmDIG5_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG5_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG5_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG5_DIG_CLOCK_PATTERN", REG_MMIO, 0x256b, 2, &mmDIG5_DIG_CLOCK_PATTERN[0], sizeof(mmDIG5_DIG_CLOCK_PATTERN)/sizeof(mmDIG5_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG5_DIG_TEST_PATTERN", REG_MMIO, 0x256c, 2, &mmDIG5_DIG_TEST_PATTERN[0], sizeof(mmDIG5_DIG_TEST_PATTERN)/sizeof(mmDIG5_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG5_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x256d, 2, &mmDIG5_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG5_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG5_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG5_DIG_FIFO_STATUS", REG_MMIO, 0x256e, 2, &mmDIG5_DIG_FIFO_STATUS[0], sizeof(mmDIG5_DIG_FIFO_STATUS)/sizeof(mmDIG5_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG5_HDMI_CONTROL", REG_MMIO, 0x2571, 2, &mmDIG5_HDMI_CONTROL[0], sizeof(mmDIG5_HDMI_CONTROL)/sizeof(mmDIG5_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG5_HDMI_STATUS", REG_MMIO, 0x2572, 2, &mmDIG5_HDMI_STATUS[0], sizeof(mmDIG5_HDMI_STATUS)/sizeof(mmDIG5_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG5_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x2573, 2, &mmDIG5_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG5_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG5_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x2574, 2, &mmDIG5_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG5_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG5_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG5_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x2575, 2, &mmDIG5_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG5_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG5_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG5_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x2576, 2, &mmDIG5_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG5_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG5_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG5_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x2577, 2, &mmDIG5_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG5_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG5_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG5_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x2578, 2, &mmDIG5_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG5_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG5_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG5_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x2579, 2, NULL, 0, 0, 0 },
	{ "mmDIG5_HDMI_GC", REG_MMIO, 0x257b, 2, &mmDIG5_HDMI_GC[0], sizeof(mmDIG5_HDMI_GC)/sizeof(mmDIG5_HDMI_GC[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x257c, 2, &mmDIG5_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG5_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG5_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_0", REG_MMIO, 0x257d, 2, &mmDIG5_AFMT_ISRC1_0[0], sizeof(mmDIG5_AFMT_ISRC1_0)/sizeof(mmDIG5_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_1", REG_MMIO, 0x257e, 2, &mmDIG5_AFMT_ISRC1_1[0], sizeof(mmDIG5_AFMT_ISRC1_1)/sizeof(mmDIG5_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_2", REG_MMIO, 0x257f, 2, &mmDIG5_AFMT_ISRC1_2[0], sizeof(mmDIG5_AFMT_ISRC1_2)/sizeof(mmDIG5_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_3", REG_MMIO, 0x2580, 2, &mmDIG5_AFMT_ISRC1_3[0], sizeof(mmDIG5_AFMT_ISRC1_3)/sizeof(mmDIG5_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC1_4", REG_MMIO, 0x2581, 2, &mmDIG5_AFMT_ISRC1_4[0], sizeof(mmDIG5_AFMT_ISRC1_4)/sizeof(mmDIG5_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_0", REG_MMIO, 0x2582, 2, &mmDIG5_AFMT_ISRC2_0[0], sizeof(mmDIG5_AFMT_ISRC2_0)/sizeof(mmDIG5_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_1", REG_MMIO, 0x2583, 2, &mmDIG5_AFMT_ISRC2_1[0], sizeof(mmDIG5_AFMT_ISRC2_1)/sizeof(mmDIG5_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_2", REG_MMIO, 0x2584, 2, &mmDIG5_AFMT_ISRC2_2[0], sizeof(mmDIG5_AFMT_ISRC2_2)/sizeof(mmDIG5_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG5_AFMT_ISRC2_3", REG_MMIO, 0x2585, 2, &mmDIG5_AFMT_ISRC2_3[0], sizeof(mmDIG5_AFMT_ISRC2_3)/sizeof(mmDIG5_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG5_HDMI_GENERIC_PACKET_CONTROL2", REG_MMIO, 0x2586, 2, &mmDIG5_HDMI_GENERIC_PACKET_CONTROL2[0], sizeof(mmDIG5_HDMI_GENERIC_PACKET_CONTROL2)/sizeof(mmDIG5_HDMI_GENERIC_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG5_HDMI_GENERIC_PACKET_CONTROL3", REG_MMIO, 0x2587, 2, &mmDIG5_HDMI_GENERIC_PACKET_CONTROL3[0], sizeof(mmDIG5_HDMI_GENERIC_PACKET_CONTROL3)/sizeof(mmDIG5_HDMI_GENERIC_PACKET_CONTROL3[0]), 0, 0 },
	{ "mmDIG5_HDMI_DB_CONTROL", REG_MMIO, 0x2588, 2, &mmDIG5_HDMI_DB_CONTROL[0], sizeof(mmDIG5_HDMI_DB_CONTROL)/sizeof(mmDIG5_HDMI_DB_CONTROL[0]), 0, 0 },
	{ "mmDIG5_AFMT_MPEG_INFO0", REG_MMIO, 0x258a, 2, &mmDIG5_AFMT_MPEG_INFO0[0], sizeof(mmDIG5_AFMT_MPEG_INFO0)/sizeof(mmDIG5_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG5_AFMT_MPEG_INFO1", REG_MMIO, 0x258b, 2, &mmDIG5_AFMT_MPEG_INFO1[0], sizeof(mmDIG5_AFMT_MPEG_INFO1)/sizeof(mmDIG5_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_HDR", REG_MMIO, 0x258c, 2, &mmDIG5_AFMT_GENERIC_HDR[0], sizeof(mmDIG5_AFMT_GENERIC_HDR)/sizeof(mmDIG5_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_0", REG_MMIO, 0x258d, 2, &mmDIG5_AFMT_GENERIC_0[0], sizeof(mmDIG5_AFMT_GENERIC_0)/sizeof(mmDIG5_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_1", REG_MMIO, 0x258e, 2, &mmDIG5_AFMT_GENERIC_1[0], sizeof(mmDIG5_AFMT_GENERIC_1)/sizeof(mmDIG5_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_2", REG_MMIO, 0x258f, 2, &mmDIG5_AFMT_GENERIC_2[0], sizeof(mmDIG5_AFMT_GENERIC_2)/sizeof(mmDIG5_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_3", REG_MMIO, 0x2590, 2, &mmDIG5_AFMT_GENERIC_3[0], sizeof(mmDIG5_AFMT_GENERIC_3)/sizeof(mmDIG5_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_4", REG_MMIO, 0x2591, 2, &mmDIG5_AFMT_GENERIC_4[0], sizeof(mmDIG5_AFMT_GENERIC_4)/sizeof(mmDIG5_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_5", REG_MMIO, 0x2592, 2, &mmDIG5_AFMT_GENERIC_5[0], sizeof(mmDIG5_AFMT_GENERIC_5)/sizeof(mmDIG5_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_6", REG_MMIO, 0x2593, 2, &mmDIG5_AFMT_GENERIC_6[0], sizeof(mmDIG5_AFMT_GENERIC_6)/sizeof(mmDIG5_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG5_AFMT_GENERIC_7", REG_MMIO, 0x2594, 2, &mmDIG5_AFMT_GENERIC_7[0], sizeof(mmDIG5_AFMT_GENERIC_7)/sizeof(mmDIG5_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG5_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x2595, 2, &mmDIG5_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG5_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG5_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_32_0", REG_MMIO, 0x2596, 2, &mmDIG5_HDMI_ACR_32_0[0], sizeof(mmDIG5_HDMI_ACR_32_0)/sizeof(mmDIG5_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_32_1", REG_MMIO, 0x2597, 2, &mmDIG5_HDMI_ACR_32_1[0], sizeof(mmDIG5_HDMI_ACR_32_1)/sizeof(mmDIG5_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_44_0", REG_MMIO, 0x2598, 2, &mmDIG5_HDMI_ACR_44_0[0], sizeof(mmDIG5_HDMI_ACR_44_0)/sizeof(mmDIG5_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_44_1", REG_MMIO, 0x2599, 2, &mmDIG5_HDMI_ACR_44_1[0], sizeof(mmDIG5_HDMI_ACR_44_1)/sizeof(mmDIG5_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_48_0", REG_MMIO, 0x259a, 2, &mmDIG5_HDMI_ACR_48_0[0], sizeof(mmDIG5_HDMI_ACR_48_0)/sizeof(mmDIG5_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_48_1", REG_MMIO, 0x259b, 2, &mmDIG5_HDMI_ACR_48_1[0], sizeof(mmDIG5_HDMI_ACR_48_1)/sizeof(mmDIG5_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_STATUS_0", REG_MMIO, 0x259c, 2, &mmDIG5_HDMI_ACR_STATUS_0[0], sizeof(mmDIG5_HDMI_ACR_STATUS_0)/sizeof(mmDIG5_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG5_HDMI_ACR_STATUS_1", REG_MMIO, 0x259d, 2, &mmDIG5_HDMI_ACR_STATUS_1[0], sizeof(mmDIG5_HDMI_ACR_STATUS_1)/sizeof(mmDIG5_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_INFO0", REG_MMIO, 0x259e, 2, &mmDIG5_AFMT_AUDIO_INFO0[0], sizeof(mmDIG5_AFMT_AUDIO_INFO0)/sizeof(mmDIG5_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_INFO1", REG_MMIO, 0x259f, 2, &mmDIG5_AFMT_AUDIO_INFO1[0], sizeof(mmDIG5_AFMT_AUDIO_INFO1)/sizeof(mmDIG5_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG5_AFMT_60958_0", REG_MMIO, 0x25a0, 2, &mmDIG5_AFMT_60958_0[0], sizeof(mmDIG5_AFMT_60958_0)/sizeof(mmDIG5_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG5_AFMT_60958_1", REG_MMIO, 0x25a1, 2, &mmDIG5_AFMT_60958_1[0], sizeof(mmDIG5_AFMT_60958_1)/sizeof(mmDIG5_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x25a2, 2, &mmDIG5_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG5_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG5_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL0", REG_MMIO, 0x25a3, 2, &mmDIG5_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG5_AFMT_RAMP_CONTROL0)/sizeof(mmDIG5_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL1", REG_MMIO, 0x25a4, 2, &mmDIG5_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG5_AFMT_RAMP_CONTROL1)/sizeof(mmDIG5_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL2", REG_MMIO, 0x25a5, 2, &mmDIG5_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG5_AFMT_RAMP_CONTROL2)/sizeof(mmDIG5_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG5_AFMT_RAMP_CONTROL3", REG_MMIO, 0x25a6, 2, &mmDIG5_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG5_AFMT_RAMP_CONTROL3)/sizeof(mmDIG5_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG5_AFMT_60958_2", REG_MMIO, 0x25a7, 2, &mmDIG5_AFMT_60958_2[0], sizeof(mmDIG5_AFMT_60958_2)/sizeof(mmDIG5_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x25a8, 2, &mmDIG5_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG5_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG5_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG5_AFMT_STATUS", REG_MMIO, 0x25a9, 2, &mmDIG5_AFMT_STATUS[0], sizeof(mmDIG5_AFMT_STATUS)/sizeof(mmDIG5_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x25aa, 2, &mmDIG5_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG5_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG5_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG5_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x25ab, 2, &mmDIG5_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG5_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG5_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG5_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x25ac, 2, &mmDIG5_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG5_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG5_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG5_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x25ad, 2, &mmDIG5_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG5_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG5_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG5_DIG_BE_CNTL", REG_MMIO, 0x25af, 2, &mmDIG5_DIG_BE_CNTL[0], sizeof(mmDIG5_DIG_BE_CNTL)/sizeof(mmDIG5_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG5_DIG_BE_EN_CNTL", REG_MMIO, 0x25b0, 2, &mmDIG5_DIG_BE_EN_CNTL[0], sizeof(mmDIG5_DIG_BE_EN_CNTL)/sizeof(mmDIG5_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG5_TMDS_CNTL", REG_MMIO, 0x25d3, 2, &mmDIG5_TMDS_CNTL[0], sizeof(mmDIG5_TMDS_CNTL)/sizeof(mmDIG5_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG5_TMDS_CONTROL_CHAR", REG_MMIO, 0x25d4, 2, &mmDIG5_TMDS_CONTROL_CHAR[0], sizeof(mmDIG5_TMDS_CONTROL_CHAR)/sizeof(mmDIG5_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG5_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x25d5, 2, &mmDIG5_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG5_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG5_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG5_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x25d6, 2, &mmDIG5_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG5_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG5_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x25d7, 2, &mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG5_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x25d8, 2, &mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG5_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG5_TMDS_CTL_BITS", REG_MMIO, 0x25da, 2, &mmDIG5_TMDS_CTL_BITS[0], sizeof(mmDIG5_TMDS_CTL_BITS)/sizeof(mmDIG5_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG5_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x25db, 2, &mmDIG5_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG5_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG5_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG5_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x25dd, 2, &mmDIG5_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG5_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG5_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG5_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x25de, 2, &mmDIG5_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG5_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG5_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG5_DIG_VERSION", REG_MMIO, 0x25e0, 2, &mmDIG5_DIG_VERSION[0], sizeof(mmDIG5_DIG_VERSION)/sizeof(mmDIG5_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG5_DIG_LANE_ENABLE", REG_MMIO, 0x25e1, 2, &mmDIG5_DIG_LANE_ENABLE[0], sizeof(mmDIG5_DIG_LANE_ENABLE)/sizeof(mmDIG5_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG5_AFMT_CNTL", REG_MMIO, 0x25e6, 2, &mmDIG5_AFMT_CNTL[0], sizeof(mmDIG5_AFMT_CNTL)/sizeof(mmDIG5_AFMT_CNTL[0]), 0, 0 },
	{ "mmDIG5_AFMT_VBI_PACKET_CONTROL1", REG_MMIO, 0x25e7, 2, &mmDIG5_AFMT_VBI_PACKET_CONTROL1[0], sizeof(mmDIG5_AFMT_VBI_PACKET_CONTROL1)/sizeof(mmDIG5_AFMT_VBI_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDP5_DP_LINK_CNTL", REG_MMIO, 0x2608, 2, &mmDP5_DP_LINK_CNTL[0], sizeof(mmDP5_DP_LINK_CNTL)/sizeof(mmDP5_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_PIXEL_FORMAT", REG_MMIO, 0x2609, 2, &mmDP5_DP_PIXEL_FORMAT[0], sizeof(mmDP5_DP_PIXEL_FORMAT)/sizeof(mmDP5_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP5_DP_MSA_COLORIMETRY", REG_MMIO, 0x260a, 2, &mmDP5_DP_MSA_COLORIMETRY[0], sizeof(mmDP5_DP_MSA_COLORIMETRY)/sizeof(mmDP5_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP5_DP_CONFIG", REG_MMIO, 0x260b, 2, &mmDP5_DP_CONFIG[0], sizeof(mmDP5_DP_CONFIG)/sizeof(mmDP5_DP_CONFIG[0]), 0, 0 },
	{ "mmDP5_DP_VID_STREAM_CNTL", REG_MMIO, 0x260c, 2, &mmDP5_DP_VID_STREAM_CNTL[0], sizeof(mmDP5_DP_VID_STREAM_CNTL)/sizeof(mmDP5_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_STEER_FIFO", REG_MMIO, 0x260d, 2, &mmDP5_DP_STEER_FIFO[0], sizeof(mmDP5_DP_STEER_FIFO)/sizeof(mmDP5_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP5_DP_MSA_MISC", REG_MMIO, 0x260e, 2, &mmDP5_DP_MSA_MISC[0], sizeof(mmDP5_DP_MSA_MISC)/sizeof(mmDP5_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP5_DP_VID_TIMING", REG_MMIO, 0x2610, 2, &mmDP5_DP_VID_TIMING[0], sizeof(mmDP5_DP_VID_TIMING)/sizeof(mmDP5_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP5_DP_VID_N", REG_MMIO, 0x2611, 2, &mmDP5_DP_VID_N[0], sizeof(mmDP5_DP_VID_N)/sizeof(mmDP5_DP_VID_N[0]), 0, 0 },
	{ "mmDP5_DP_VID_M", REG_MMIO, 0x2612, 2, &mmDP5_DP_VID_M[0], sizeof(mmDP5_DP_VID_M)/sizeof(mmDP5_DP_VID_M[0]), 0, 0 },
	{ "mmDP5_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x2613, 2, &mmDP5_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP5_DP_LINK_FRAMING_CNTL)/sizeof(mmDP5_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x2614, 2, &mmDP5_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP5_DP_HBR2_EYE_PATTERN)/sizeof(mmDP5_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP5_DP_VID_MSA_VBID", REG_MMIO, 0x2615, 2, &mmDP5_DP_VID_MSA_VBID[0], sizeof(mmDP5_DP_VID_MSA_VBID)/sizeof(mmDP5_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP5_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x2616, 2, &mmDP5_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP5_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP5_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_CNTL", REG_MMIO, 0x2617, 2, &mmDP5_DP_DPHY_CNTL[0], sizeof(mmDP5_DP_DPHY_CNTL)/sizeof(mmDP5_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x2618, 2, &mmDP5_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP5_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP5_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_SYM0", REG_MMIO, 0x2619, 2, &mmDP5_DP_DPHY_SYM0[0], sizeof(mmDP5_DP_DPHY_SYM0)/sizeof(mmDP5_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_SYM1", REG_MMIO, 0x261a, 2, &mmDP5_DP_DPHY_SYM1[0], sizeof(mmDP5_DP_DPHY_SYM1)/sizeof(mmDP5_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_SYM2", REG_MMIO, 0x261b, 2, &mmDP5_DP_DPHY_SYM2[0], sizeof(mmDP5_DP_DPHY_SYM2)/sizeof(mmDP5_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x261c, 2, &mmDP5_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP5_DP_DPHY_8B10B_CNTL)/sizeof(mmDP5_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x261d, 2, &mmDP5_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP5_DP_DPHY_PRBS_CNTL)/sizeof(mmDP5_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x261e, 2, &mmDP5_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP5_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP5_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_EN", REG_MMIO, 0x261f, 2, &mmDP5_DP_DPHY_CRC_EN[0], sizeof(mmDP5_DP_DPHY_CRC_EN)/sizeof(mmDP5_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_CNTL", REG_MMIO, 0x2620, 2, &mmDP5_DP_DPHY_CRC_CNTL[0], sizeof(mmDP5_DP_DPHY_CRC_CNTL)/sizeof(mmDP5_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_RESULT", REG_MMIO, 0x2621, 2, &mmDP5_DP_DPHY_CRC_RESULT[0], sizeof(mmDP5_DP_DPHY_CRC_RESULT)/sizeof(mmDP5_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x2622, 2, &mmDP5_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP5_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP5_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x2623, 2, &mmDP5_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP5_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP5_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x2624, 2, &mmDP5_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP5_DP_DPHY_FAST_TRAINING)/sizeof(mmDP5_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x2625, 2, &mmDP5_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP5_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP5_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP5_DP_SEC_CNTL", REG_MMIO, 0x262b, 2, &mmDP5_DP_SEC_CNTL[0], sizeof(mmDP5_DP_SEC_CNTL)/sizeof(mmDP5_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_SEC_CNTL1", REG_MMIO, 0x262c, 2, &mmDP5_DP_SEC_CNTL1[0], sizeof(mmDP5_DP_SEC_CNTL1)/sizeof(mmDP5_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING1", REG_MMIO, 0x262d, 2, &mmDP5_DP_SEC_FRAMING1[0], sizeof(mmDP5_DP_SEC_FRAMING1)/sizeof(mmDP5_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING2", REG_MMIO, 0x262e, 2, &mmDP5_DP_SEC_FRAMING2[0], sizeof(mmDP5_DP_SEC_FRAMING2)/sizeof(mmDP5_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING3", REG_MMIO, 0x262f, 2, &mmDP5_DP_SEC_FRAMING3[0], sizeof(mmDP5_DP_SEC_FRAMING3)/sizeof(mmDP5_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP5_DP_SEC_FRAMING4", REG_MMIO, 0x2630, 2, &mmDP5_DP_SEC_FRAMING4[0], sizeof(mmDP5_DP_SEC_FRAMING4)/sizeof(mmDP5_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP5_DP_SEC_AUD_N", REG_MMIO, 0x2631, 2, &mmDP5_DP_SEC_AUD_N[0], sizeof(mmDP5_DP_SEC_AUD_N)/sizeof(mmDP5_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP5_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x2632, 2, &mmDP5_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP5_DP_SEC_AUD_N_READBACK)/sizeof(mmDP5_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP5_DP_SEC_AUD_M", REG_MMIO, 0x2633, 2, &mmDP5_DP_SEC_AUD_M[0], sizeof(mmDP5_DP_SEC_AUD_M)/sizeof(mmDP5_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP5_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x2634, 2, &mmDP5_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP5_DP_SEC_AUD_M_READBACK)/sizeof(mmDP5_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP5_DP_SEC_TIMESTAMP", REG_MMIO, 0x2635, 2, &mmDP5_DP_SEC_TIMESTAMP[0], sizeof(mmDP5_DP_SEC_TIMESTAMP)/sizeof(mmDP5_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP5_DP_SEC_PACKET_CNTL", REG_MMIO, 0x2636, 2, &mmDP5_DP_SEC_PACKET_CNTL[0], sizeof(mmDP5_DP_SEC_PACKET_CNTL)/sizeof(mmDP5_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_MSE_RATE_CNTL", REG_MMIO, 0x2637, 2, &mmDP5_DP_MSE_RATE_CNTL[0], sizeof(mmDP5_DP_MSE_RATE_CNTL)/sizeof(mmDP5_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_MSE_RATE_UPDATE", REG_MMIO, 0x2639, 2, &mmDP5_DP_MSE_RATE_UPDATE[0], sizeof(mmDP5_DP_MSE_RATE_UPDATE)/sizeof(mmDP5_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT0", REG_MMIO, 0x263a, 2, &mmDP5_DP_MSE_SAT0[0], sizeof(mmDP5_DP_MSE_SAT0)/sizeof(mmDP5_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT1", REG_MMIO, 0x263b, 2, &mmDP5_DP_MSE_SAT1[0], sizeof(mmDP5_DP_MSE_SAT1)/sizeof(mmDP5_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT2", REG_MMIO, 0x263c, 2, &mmDP5_DP_MSE_SAT2[0], sizeof(mmDP5_DP_MSE_SAT2)/sizeof(mmDP5_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT_UPDATE", REG_MMIO, 0x263d, 2, &mmDP5_DP_MSE_SAT_UPDATE[0], sizeof(mmDP5_DP_MSE_SAT_UPDATE)/sizeof(mmDP5_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP5_DP_MSE_LINK_TIMING", REG_MMIO, 0x263e, 2, &mmDP5_DP_MSE_LINK_TIMING[0], sizeof(mmDP5_DP_MSE_LINK_TIMING)/sizeof(mmDP5_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP5_DP_MSE_MISC_CNTL", REG_MMIO, 0x263f, 2, &mmDP5_DP_MSE_MISC_CNTL[0], sizeof(mmDP5_DP_MSE_MISC_CNTL)/sizeof(mmDP5_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x2644, 2, &mmDP5_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP5_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP5_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x2645, 2, &mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP5_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT0_STATUS", REG_MMIO, 0x2647, 2, &mmDP5_DP_MSE_SAT0_STATUS[0], sizeof(mmDP5_DP_MSE_SAT0_STATUS)/sizeof(mmDP5_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT1_STATUS", REG_MMIO, 0x2648, 2, &mmDP5_DP_MSE_SAT1_STATUS[0], sizeof(mmDP5_DP_MSE_SAT1_STATUS)/sizeof(mmDP5_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP5_DP_MSE_SAT2_STATUS", REG_MMIO, 0x2649, 2, &mmDP5_DP_MSE_SAT2_STATUS[0], sizeof(mmDP5_DP_MSE_SAT2_STATUS)/sizeof(mmDP5_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDP5_DP_MSA_TIMING_PARAM1", REG_MMIO, 0x264c, 2, &mmDP5_DP_MSA_TIMING_PARAM1[0], sizeof(mmDP5_DP_MSA_TIMING_PARAM1)/sizeof(mmDP5_DP_MSA_TIMING_PARAM1[0]), 0, 0 },
	{ "mmDP5_DP_MSA_TIMING_PARAM2", REG_MMIO, 0x264d, 2, &mmDP5_DP_MSA_TIMING_PARAM2[0], sizeof(mmDP5_DP_MSA_TIMING_PARAM2)/sizeof(mmDP5_DP_MSA_TIMING_PARAM2[0]), 0, 0 },
	{ "mmDP5_DP_MSA_TIMING_PARAM3", REG_MMIO, 0x264e, 2, &mmDP5_DP_MSA_TIMING_PARAM3[0], sizeof(mmDP5_DP_MSA_TIMING_PARAM3)/sizeof(mmDP5_DP_MSA_TIMING_PARAM3[0]), 0, 0 },
	{ "mmDP5_DP_MSA_TIMING_PARAM4", REG_MMIO, 0x264f, 2, &mmDP5_DP_MSA_TIMING_PARAM4[0], sizeof(mmDP5_DP_MSA_TIMING_PARAM4)/sizeof(mmDP5_DP_MSA_TIMING_PARAM4[0]), 0, 0 },
	{ "mmDP5_DP_MSO_CNTL", REG_MMIO, 0x2650, 2, &mmDP5_DP_MSO_CNTL[0], sizeof(mmDP5_DP_MSO_CNTL)/sizeof(mmDP5_DP_MSO_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_MSO_CNTL1", REG_MMIO, 0x2651, 2, &mmDP5_DP_MSO_CNTL1[0], sizeof(mmDP5_DP_MSO_CNTL1)/sizeof(mmDP5_DP_MSO_CNTL1[0]), 0, 0 },
	{ "mmDP5_DP_DSC_CNTL", REG_MMIO, 0x2652, 2, &mmDP5_DP_DSC_CNTL[0], sizeof(mmDP5_DP_DSC_CNTL)/sizeof(mmDP5_DP_DSC_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_SEC_CNTL2", REG_MMIO, 0x2653, 2, &mmDP5_DP_SEC_CNTL2[0], sizeof(mmDP5_DP_SEC_CNTL2)/sizeof(mmDP5_DP_SEC_CNTL2[0]), 0, 0 },
	{ "mmDP5_DP_SEC_CNTL3", REG_MMIO, 0x2654, 2, &mmDP5_DP_SEC_CNTL3[0], sizeof(mmDP5_DP_SEC_CNTL3)/sizeof(mmDP5_DP_SEC_CNTL3[0]), 0, 0 },
	{ "mmDP5_DP_SEC_CNTL4", REG_MMIO, 0x2655, 2, &mmDP5_DP_SEC_CNTL4[0], sizeof(mmDP5_DP_SEC_CNTL4)/sizeof(mmDP5_DP_SEC_CNTL4[0]), 0, 0 },
	{ "mmDP5_DP_SEC_CNTL5", REG_MMIO, 0x2656, 2, &mmDP5_DP_SEC_CNTL5[0], sizeof(mmDP5_DP_SEC_CNTL5)/sizeof(mmDP5_DP_SEC_CNTL5[0]), 0, 0 },
	{ "mmDP5_DP_SEC_CNTL6", REG_MMIO, 0x2657, 2, &mmDP5_DP_SEC_CNTL6[0], sizeof(mmDP5_DP_SEC_CNTL6)/sizeof(mmDP5_DP_SEC_CNTL6[0]), 0, 0 },
	{ "mmDP5_DP_SEC_CNTL7", REG_MMIO, 0x2658, 2, &mmDP5_DP_SEC_CNTL7[0], sizeof(mmDP5_DP_SEC_CNTL7)/sizeof(mmDP5_DP_SEC_CNTL7[0]), 0, 0 },
	{ "mmDP5_DP_DB_CNTL", REG_MMIO, 0x2659, 2, &mmDP5_DP_DB_CNTL[0], sizeof(mmDP5_DP_DB_CNTL)/sizeof(mmDP5_DP_DB_CNTL[0]), 0, 0 },
	{ "mmDP5_DP_MSA_VBID_MISC", REG_MMIO, 0x265a, 2, &mmDP5_DP_MSA_VBID_MISC[0], sizeof(mmDP5_DP_MSA_VBID_MISC)/sizeof(mmDP5_DP_MSA_VBID_MISC[0]), 0, 0 },
	{ "mmDIG6_DIG_FE_CNTL", REG_MMIO, 0x2668, 2, &mmDIG6_DIG_FE_CNTL[0], sizeof(mmDIG6_DIG_FE_CNTL)/sizeof(mmDIG6_DIG_FE_CNTL[0]), 0, 0 },
	{ "mmDIG6_DIG_OUTPUT_CRC_CNTL", REG_MMIO, 0x2669, 2, &mmDIG6_DIG_OUTPUT_CRC_CNTL[0], sizeof(mmDIG6_DIG_OUTPUT_CRC_CNTL)/sizeof(mmDIG6_DIG_OUTPUT_CRC_CNTL[0]), 0, 0 },
	{ "mmDIG6_DIG_OUTPUT_CRC_RESULT", REG_MMIO, 0x266a, 2, &mmDIG6_DIG_OUTPUT_CRC_RESULT[0], sizeof(mmDIG6_DIG_OUTPUT_CRC_RESULT)/sizeof(mmDIG6_DIG_OUTPUT_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG6_DIG_CLOCK_PATTERN", REG_MMIO, 0x266b, 2, &mmDIG6_DIG_CLOCK_PATTERN[0], sizeof(mmDIG6_DIG_CLOCK_PATTERN)/sizeof(mmDIG6_DIG_CLOCK_PATTERN[0]), 0, 0 },
	{ "mmDIG6_DIG_TEST_PATTERN", REG_MMIO, 0x266c, 2, &mmDIG6_DIG_TEST_PATTERN[0], sizeof(mmDIG6_DIG_TEST_PATTERN)/sizeof(mmDIG6_DIG_TEST_PATTERN[0]), 0, 0 },
	{ "mmDIG6_DIG_RANDOM_PATTERN_SEED", REG_MMIO, 0x266d, 2, &mmDIG6_DIG_RANDOM_PATTERN_SEED[0], sizeof(mmDIG6_DIG_RANDOM_PATTERN_SEED)/sizeof(mmDIG6_DIG_RANDOM_PATTERN_SEED[0]), 0, 0 },
	{ "mmDIG6_DIG_FIFO_STATUS", REG_MMIO, 0x266e, 2, &mmDIG6_DIG_FIFO_STATUS[0], sizeof(mmDIG6_DIG_FIFO_STATUS)/sizeof(mmDIG6_DIG_FIFO_STATUS[0]), 0, 0 },
	{ "mmDIG6_HDMI_CONTROL", REG_MMIO, 0x2671, 2, &mmDIG6_HDMI_CONTROL[0], sizeof(mmDIG6_HDMI_CONTROL)/sizeof(mmDIG6_HDMI_CONTROL[0]), 0, 0 },
	{ "mmDIG6_HDMI_STATUS", REG_MMIO, 0x2672, 2, &mmDIG6_HDMI_STATUS[0], sizeof(mmDIG6_HDMI_STATUS)/sizeof(mmDIG6_HDMI_STATUS[0]), 0, 0 },
	{ "mmDIG6_HDMI_AUDIO_PACKET_CONTROL", REG_MMIO, 0x2673, 2, &mmDIG6_HDMI_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG6_HDMI_AUDIO_PACKET_CONTROL)/sizeof(mmDIG6_HDMI_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_PACKET_CONTROL", REG_MMIO, 0x2674, 2, &mmDIG6_HDMI_ACR_PACKET_CONTROL[0], sizeof(mmDIG6_HDMI_ACR_PACKET_CONTROL)/sizeof(mmDIG6_HDMI_ACR_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG6_HDMI_VBI_PACKET_CONTROL", REG_MMIO, 0x2675, 2, &mmDIG6_HDMI_VBI_PACKET_CONTROL[0], sizeof(mmDIG6_HDMI_VBI_PACKET_CONTROL)/sizeof(mmDIG6_HDMI_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG6_HDMI_INFOFRAME_CONTROL0", REG_MMIO, 0x2676, 2, &mmDIG6_HDMI_INFOFRAME_CONTROL0[0], sizeof(mmDIG6_HDMI_INFOFRAME_CONTROL0)/sizeof(mmDIG6_HDMI_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG6_HDMI_INFOFRAME_CONTROL1", REG_MMIO, 0x2677, 2, &mmDIG6_HDMI_INFOFRAME_CONTROL1[0], sizeof(mmDIG6_HDMI_INFOFRAME_CONTROL1)/sizeof(mmDIG6_HDMI_INFOFRAME_CONTROL1[0]), 0, 0 },
	{ "mmDIG6_HDMI_GENERIC_PACKET_CONTROL0", REG_MMIO, 0x2678, 2, &mmDIG6_HDMI_GENERIC_PACKET_CONTROL0[0], sizeof(mmDIG6_HDMI_GENERIC_PACKET_CONTROL0)/sizeof(mmDIG6_HDMI_GENERIC_PACKET_CONTROL0[0]), 0, 0 },
	{ "mmDIG6_AFMT_INTERRUPT_STATUS", REG_MMIO, 0x2679, 2, NULL, 0, 0, 0 },
	{ "mmDIG6_HDMI_GC", REG_MMIO, 0x267b, 2, &mmDIG6_HDMI_GC[0], sizeof(mmDIG6_HDMI_GC)/sizeof(mmDIG6_HDMI_GC[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_PACKET_CONTROL2", REG_MMIO, 0x267c, 2, &mmDIG6_AFMT_AUDIO_PACKET_CONTROL2[0], sizeof(mmDIG6_AFMT_AUDIO_PACKET_CONTROL2)/sizeof(mmDIG6_AFMT_AUDIO_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_0", REG_MMIO, 0x267d, 2, &mmDIG6_AFMT_ISRC1_0[0], sizeof(mmDIG6_AFMT_ISRC1_0)/sizeof(mmDIG6_AFMT_ISRC1_0[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_1", REG_MMIO, 0x267e, 2, &mmDIG6_AFMT_ISRC1_1[0], sizeof(mmDIG6_AFMT_ISRC1_1)/sizeof(mmDIG6_AFMT_ISRC1_1[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_2", REG_MMIO, 0x267f, 2, &mmDIG6_AFMT_ISRC1_2[0], sizeof(mmDIG6_AFMT_ISRC1_2)/sizeof(mmDIG6_AFMT_ISRC1_2[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_3", REG_MMIO, 0x2680, 2, &mmDIG6_AFMT_ISRC1_3[0], sizeof(mmDIG6_AFMT_ISRC1_3)/sizeof(mmDIG6_AFMT_ISRC1_3[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC1_4", REG_MMIO, 0x2681, 2, &mmDIG6_AFMT_ISRC1_4[0], sizeof(mmDIG6_AFMT_ISRC1_4)/sizeof(mmDIG6_AFMT_ISRC1_4[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_0", REG_MMIO, 0x2682, 2, &mmDIG6_AFMT_ISRC2_0[0], sizeof(mmDIG6_AFMT_ISRC2_0)/sizeof(mmDIG6_AFMT_ISRC2_0[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_1", REG_MMIO, 0x2683, 2, &mmDIG6_AFMT_ISRC2_1[0], sizeof(mmDIG6_AFMT_ISRC2_1)/sizeof(mmDIG6_AFMT_ISRC2_1[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_2", REG_MMIO, 0x2684, 2, &mmDIG6_AFMT_ISRC2_2[0], sizeof(mmDIG6_AFMT_ISRC2_2)/sizeof(mmDIG6_AFMT_ISRC2_2[0]), 0, 0 },
	{ "mmDIG6_AFMT_ISRC2_3", REG_MMIO, 0x2685, 2, &mmDIG6_AFMT_ISRC2_3[0], sizeof(mmDIG6_AFMT_ISRC2_3)/sizeof(mmDIG6_AFMT_ISRC2_3[0]), 0, 0 },
	{ "mmDIG6_HDMI_GENERIC_PACKET_CONTROL2", REG_MMIO, 0x2686, 2, &mmDIG6_HDMI_GENERIC_PACKET_CONTROL2[0], sizeof(mmDIG6_HDMI_GENERIC_PACKET_CONTROL2)/sizeof(mmDIG6_HDMI_GENERIC_PACKET_CONTROL2[0]), 0, 0 },
	{ "mmDIG6_HDMI_GENERIC_PACKET_CONTROL3", REG_MMIO, 0x2687, 2, &mmDIG6_HDMI_GENERIC_PACKET_CONTROL3[0], sizeof(mmDIG6_HDMI_GENERIC_PACKET_CONTROL3)/sizeof(mmDIG6_HDMI_GENERIC_PACKET_CONTROL3[0]), 0, 0 },
	{ "mmDIG6_HDMI_DB_CONTROL", REG_MMIO, 0x2688, 2, &mmDIG6_HDMI_DB_CONTROL[0], sizeof(mmDIG6_HDMI_DB_CONTROL)/sizeof(mmDIG6_HDMI_DB_CONTROL[0]), 0, 0 },
	{ "mmDIG6_AFMT_MPEG_INFO0", REG_MMIO, 0x268a, 2, &mmDIG6_AFMT_MPEG_INFO0[0], sizeof(mmDIG6_AFMT_MPEG_INFO0)/sizeof(mmDIG6_AFMT_MPEG_INFO0[0]), 0, 0 },
	{ "mmDIG6_AFMT_MPEG_INFO1", REG_MMIO, 0x268b, 2, &mmDIG6_AFMT_MPEG_INFO1[0], sizeof(mmDIG6_AFMT_MPEG_INFO1)/sizeof(mmDIG6_AFMT_MPEG_INFO1[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_HDR", REG_MMIO, 0x268c, 2, &mmDIG6_AFMT_GENERIC_HDR[0], sizeof(mmDIG6_AFMT_GENERIC_HDR)/sizeof(mmDIG6_AFMT_GENERIC_HDR[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_0", REG_MMIO, 0x268d, 2, &mmDIG6_AFMT_GENERIC_0[0], sizeof(mmDIG6_AFMT_GENERIC_0)/sizeof(mmDIG6_AFMT_GENERIC_0[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_1", REG_MMIO, 0x268e, 2, &mmDIG6_AFMT_GENERIC_1[0], sizeof(mmDIG6_AFMT_GENERIC_1)/sizeof(mmDIG6_AFMT_GENERIC_1[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_2", REG_MMIO, 0x268f, 2, &mmDIG6_AFMT_GENERIC_2[0], sizeof(mmDIG6_AFMT_GENERIC_2)/sizeof(mmDIG6_AFMT_GENERIC_2[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_3", REG_MMIO, 0x2690, 2, &mmDIG6_AFMT_GENERIC_3[0], sizeof(mmDIG6_AFMT_GENERIC_3)/sizeof(mmDIG6_AFMT_GENERIC_3[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_4", REG_MMIO, 0x2691, 2, &mmDIG6_AFMT_GENERIC_4[0], sizeof(mmDIG6_AFMT_GENERIC_4)/sizeof(mmDIG6_AFMT_GENERIC_4[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_5", REG_MMIO, 0x2692, 2, &mmDIG6_AFMT_GENERIC_5[0], sizeof(mmDIG6_AFMT_GENERIC_5)/sizeof(mmDIG6_AFMT_GENERIC_5[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_6", REG_MMIO, 0x2693, 2, &mmDIG6_AFMT_GENERIC_6[0], sizeof(mmDIG6_AFMT_GENERIC_6)/sizeof(mmDIG6_AFMT_GENERIC_6[0]), 0, 0 },
	{ "mmDIG6_AFMT_GENERIC_7", REG_MMIO, 0x2694, 2, &mmDIG6_AFMT_GENERIC_7[0], sizeof(mmDIG6_AFMT_GENERIC_7)/sizeof(mmDIG6_AFMT_GENERIC_7[0]), 0, 0 },
	{ "mmDIG6_HDMI_GENERIC_PACKET_CONTROL1", REG_MMIO, 0x2695, 2, &mmDIG6_HDMI_GENERIC_PACKET_CONTROL1[0], sizeof(mmDIG6_HDMI_GENERIC_PACKET_CONTROL1)/sizeof(mmDIG6_HDMI_GENERIC_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_32_0", REG_MMIO, 0x2696, 2, &mmDIG6_HDMI_ACR_32_0[0], sizeof(mmDIG6_HDMI_ACR_32_0)/sizeof(mmDIG6_HDMI_ACR_32_0[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_32_1", REG_MMIO, 0x2697, 2, &mmDIG6_HDMI_ACR_32_1[0], sizeof(mmDIG6_HDMI_ACR_32_1)/sizeof(mmDIG6_HDMI_ACR_32_1[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_44_0", REG_MMIO, 0x2698, 2, &mmDIG6_HDMI_ACR_44_0[0], sizeof(mmDIG6_HDMI_ACR_44_0)/sizeof(mmDIG6_HDMI_ACR_44_0[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_44_1", REG_MMIO, 0x2699, 2, &mmDIG6_HDMI_ACR_44_1[0], sizeof(mmDIG6_HDMI_ACR_44_1)/sizeof(mmDIG6_HDMI_ACR_44_1[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_48_0", REG_MMIO, 0x269a, 2, &mmDIG6_HDMI_ACR_48_0[0], sizeof(mmDIG6_HDMI_ACR_48_0)/sizeof(mmDIG6_HDMI_ACR_48_0[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_48_1", REG_MMIO, 0x269b, 2, &mmDIG6_HDMI_ACR_48_1[0], sizeof(mmDIG6_HDMI_ACR_48_1)/sizeof(mmDIG6_HDMI_ACR_48_1[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_STATUS_0", REG_MMIO, 0x269c, 2, &mmDIG6_HDMI_ACR_STATUS_0[0], sizeof(mmDIG6_HDMI_ACR_STATUS_0)/sizeof(mmDIG6_HDMI_ACR_STATUS_0[0]), 0, 0 },
	{ "mmDIG6_HDMI_ACR_STATUS_1", REG_MMIO, 0x269d, 2, &mmDIG6_HDMI_ACR_STATUS_1[0], sizeof(mmDIG6_HDMI_ACR_STATUS_1)/sizeof(mmDIG6_HDMI_ACR_STATUS_1[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_INFO0", REG_MMIO, 0x269e, 2, &mmDIG6_AFMT_AUDIO_INFO0[0], sizeof(mmDIG6_AFMT_AUDIO_INFO0)/sizeof(mmDIG6_AFMT_AUDIO_INFO0[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_INFO1", REG_MMIO, 0x269f, 2, &mmDIG6_AFMT_AUDIO_INFO1[0], sizeof(mmDIG6_AFMT_AUDIO_INFO1)/sizeof(mmDIG6_AFMT_AUDIO_INFO1[0]), 0, 0 },
	{ "mmDIG6_AFMT_60958_0", REG_MMIO, 0x26a0, 2, &mmDIG6_AFMT_60958_0[0], sizeof(mmDIG6_AFMT_60958_0)/sizeof(mmDIG6_AFMT_60958_0[0]), 0, 0 },
	{ "mmDIG6_AFMT_60958_1", REG_MMIO, 0x26a1, 2, &mmDIG6_AFMT_60958_1[0], sizeof(mmDIG6_AFMT_60958_1)/sizeof(mmDIG6_AFMT_60958_1[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_CRC_CONTROL", REG_MMIO, 0x26a2, 2, &mmDIG6_AFMT_AUDIO_CRC_CONTROL[0], sizeof(mmDIG6_AFMT_AUDIO_CRC_CONTROL)/sizeof(mmDIG6_AFMT_AUDIO_CRC_CONTROL[0]), 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL0", REG_MMIO, 0x26a3, 2, &mmDIG6_AFMT_RAMP_CONTROL0[0], sizeof(mmDIG6_AFMT_RAMP_CONTROL0)/sizeof(mmDIG6_AFMT_RAMP_CONTROL0[0]), 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL1", REG_MMIO, 0x26a4, 2, &mmDIG6_AFMT_RAMP_CONTROL1[0], sizeof(mmDIG6_AFMT_RAMP_CONTROL1)/sizeof(mmDIG6_AFMT_RAMP_CONTROL1[0]), 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL2", REG_MMIO, 0x26a5, 2, &mmDIG6_AFMT_RAMP_CONTROL2[0], sizeof(mmDIG6_AFMT_RAMP_CONTROL2)/sizeof(mmDIG6_AFMT_RAMP_CONTROL2[0]), 0, 0 },
	{ "mmDIG6_AFMT_RAMP_CONTROL3", REG_MMIO, 0x26a6, 2, &mmDIG6_AFMT_RAMP_CONTROL3[0], sizeof(mmDIG6_AFMT_RAMP_CONTROL3)/sizeof(mmDIG6_AFMT_RAMP_CONTROL3[0]), 0, 0 },
	{ "mmDIG6_AFMT_60958_2", REG_MMIO, 0x26a7, 2, &mmDIG6_AFMT_60958_2[0], sizeof(mmDIG6_AFMT_60958_2)/sizeof(mmDIG6_AFMT_60958_2[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_CRC_RESULT", REG_MMIO, 0x26a8, 2, &mmDIG6_AFMT_AUDIO_CRC_RESULT[0], sizeof(mmDIG6_AFMT_AUDIO_CRC_RESULT)/sizeof(mmDIG6_AFMT_AUDIO_CRC_RESULT[0]), 0, 0 },
	{ "mmDIG6_AFMT_STATUS", REG_MMIO, 0x26a9, 2, &mmDIG6_AFMT_STATUS[0], sizeof(mmDIG6_AFMT_STATUS)/sizeof(mmDIG6_AFMT_STATUS[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_PACKET_CONTROL", REG_MMIO, 0x26aa, 2, &mmDIG6_AFMT_AUDIO_PACKET_CONTROL[0], sizeof(mmDIG6_AFMT_AUDIO_PACKET_CONTROL)/sizeof(mmDIG6_AFMT_AUDIO_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG6_AFMT_VBI_PACKET_CONTROL", REG_MMIO, 0x26ab, 2, &mmDIG6_AFMT_VBI_PACKET_CONTROL[0], sizeof(mmDIG6_AFMT_VBI_PACKET_CONTROL)/sizeof(mmDIG6_AFMT_VBI_PACKET_CONTROL[0]), 0, 0 },
	{ "mmDIG6_AFMT_INFOFRAME_CONTROL0", REG_MMIO, 0x26ac, 2, &mmDIG6_AFMT_INFOFRAME_CONTROL0[0], sizeof(mmDIG6_AFMT_INFOFRAME_CONTROL0)/sizeof(mmDIG6_AFMT_INFOFRAME_CONTROL0[0]), 0, 0 },
	{ "mmDIG6_AFMT_AUDIO_SRC_CONTROL", REG_MMIO, 0x26ad, 2, &mmDIG6_AFMT_AUDIO_SRC_CONTROL[0], sizeof(mmDIG6_AFMT_AUDIO_SRC_CONTROL)/sizeof(mmDIG6_AFMT_AUDIO_SRC_CONTROL[0]), 0, 0 },
	{ "mmDIG6_DIG_BE_CNTL", REG_MMIO, 0x26af, 2, &mmDIG6_DIG_BE_CNTL[0], sizeof(mmDIG6_DIG_BE_CNTL)/sizeof(mmDIG6_DIG_BE_CNTL[0]), 0, 0 },
	{ "mmDIG6_DIG_BE_EN_CNTL", REG_MMIO, 0x26b0, 2, &mmDIG6_DIG_BE_EN_CNTL[0], sizeof(mmDIG6_DIG_BE_EN_CNTL)/sizeof(mmDIG6_DIG_BE_EN_CNTL[0]), 0, 0 },
	{ "mmDIG6_TMDS_CNTL", REG_MMIO, 0x26d3, 2, &mmDIG6_TMDS_CNTL[0], sizeof(mmDIG6_TMDS_CNTL)/sizeof(mmDIG6_TMDS_CNTL[0]), 0, 0 },
	{ "mmDIG6_TMDS_CONTROL_CHAR", REG_MMIO, 0x26d4, 2, &mmDIG6_TMDS_CONTROL_CHAR[0], sizeof(mmDIG6_TMDS_CONTROL_CHAR)/sizeof(mmDIG6_TMDS_CONTROL_CHAR[0]), 0, 0 },
	{ "mmDIG6_TMDS_CONTROL0_FEEDBACK", REG_MMIO, 0x26d5, 2, &mmDIG6_TMDS_CONTROL0_FEEDBACK[0], sizeof(mmDIG6_TMDS_CONTROL0_FEEDBACK)/sizeof(mmDIG6_TMDS_CONTROL0_FEEDBACK[0]), 0, 0 },
	{ "mmDIG6_TMDS_STEREOSYNC_CTL_SEL", REG_MMIO, 0x26d6, 2, &mmDIG6_TMDS_STEREOSYNC_CTL_SEL[0], sizeof(mmDIG6_TMDS_STEREOSYNC_CTL_SEL)/sizeof(mmDIG6_TMDS_STEREOSYNC_CTL_SEL[0]), 0, 0 },
	{ "mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1", REG_MMIO, 0x26d7, 2, &mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1[0], sizeof(mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1)/sizeof(mmDIG6_TMDS_SYNC_CHAR_PATTERN_0_1[0]), 0, 0 },
	{ "mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3", REG_MMIO, 0x26d8, 2, &mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3[0], sizeof(mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3)/sizeof(mmDIG6_TMDS_SYNC_CHAR_PATTERN_2_3[0]), 0, 0 },
	{ "mmDIG6_TMDS_CTL_BITS", REG_MMIO, 0x26da, 2, &mmDIG6_TMDS_CTL_BITS[0], sizeof(mmDIG6_TMDS_CTL_BITS)/sizeof(mmDIG6_TMDS_CTL_BITS[0]), 0, 0 },
	{ "mmDIG6_TMDS_DCBALANCER_CONTROL", REG_MMIO, 0x26db, 2, &mmDIG6_TMDS_DCBALANCER_CONTROL[0], sizeof(mmDIG6_TMDS_DCBALANCER_CONTROL)/sizeof(mmDIG6_TMDS_DCBALANCER_CONTROL[0]), 0, 0 },
	{ "mmDIG6_TMDS_CTL0_1_GEN_CNTL", REG_MMIO, 0x26dd, 2, &mmDIG6_TMDS_CTL0_1_GEN_CNTL[0], sizeof(mmDIG6_TMDS_CTL0_1_GEN_CNTL)/sizeof(mmDIG6_TMDS_CTL0_1_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG6_TMDS_CTL2_3_GEN_CNTL", REG_MMIO, 0x26de, 2, &mmDIG6_TMDS_CTL2_3_GEN_CNTL[0], sizeof(mmDIG6_TMDS_CTL2_3_GEN_CNTL)/sizeof(mmDIG6_TMDS_CTL2_3_GEN_CNTL[0]), 0, 0 },
	{ "mmDIG6_DIG_VERSION", REG_MMIO, 0x26e0, 2, &mmDIG6_DIG_VERSION[0], sizeof(mmDIG6_DIG_VERSION)/sizeof(mmDIG6_DIG_VERSION[0]), 0, 0 },
	{ "mmDIG6_DIG_LANE_ENABLE", REG_MMIO, 0x26e1, 2, &mmDIG6_DIG_LANE_ENABLE[0], sizeof(mmDIG6_DIG_LANE_ENABLE)/sizeof(mmDIG6_DIG_LANE_ENABLE[0]), 0, 0 },
	{ "mmDIG6_AFMT_CNTL", REG_MMIO, 0x26e6, 2, &mmDIG6_AFMT_CNTL[0], sizeof(mmDIG6_AFMT_CNTL)/sizeof(mmDIG6_AFMT_CNTL[0]), 0, 0 },
	{ "mmDIG6_AFMT_VBI_PACKET_CONTROL1", REG_MMIO, 0x26e7, 2, &mmDIG6_AFMT_VBI_PACKET_CONTROL1[0], sizeof(mmDIG6_AFMT_VBI_PACKET_CONTROL1)/sizeof(mmDIG6_AFMT_VBI_PACKET_CONTROL1[0]), 0, 0 },
	{ "mmDP6_DP_LINK_CNTL", REG_MMIO, 0x2708, 2, &mmDP6_DP_LINK_CNTL[0], sizeof(mmDP6_DP_LINK_CNTL)/sizeof(mmDP6_DP_LINK_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_PIXEL_FORMAT", REG_MMIO, 0x2709, 2, &mmDP6_DP_PIXEL_FORMAT[0], sizeof(mmDP6_DP_PIXEL_FORMAT)/sizeof(mmDP6_DP_PIXEL_FORMAT[0]), 0, 0 },
	{ "mmDP6_DP_MSA_COLORIMETRY", REG_MMIO, 0x270a, 2, &mmDP6_DP_MSA_COLORIMETRY[0], sizeof(mmDP6_DP_MSA_COLORIMETRY)/sizeof(mmDP6_DP_MSA_COLORIMETRY[0]), 0, 0 },
	{ "mmDP6_DP_CONFIG", REG_MMIO, 0x270b, 2, &mmDP6_DP_CONFIG[0], sizeof(mmDP6_DP_CONFIG)/sizeof(mmDP6_DP_CONFIG[0]), 0, 0 },
	{ "mmDP6_DP_VID_STREAM_CNTL", REG_MMIO, 0x270c, 2, &mmDP6_DP_VID_STREAM_CNTL[0], sizeof(mmDP6_DP_VID_STREAM_CNTL)/sizeof(mmDP6_DP_VID_STREAM_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_STEER_FIFO", REG_MMIO, 0x270d, 2, &mmDP6_DP_STEER_FIFO[0], sizeof(mmDP6_DP_STEER_FIFO)/sizeof(mmDP6_DP_STEER_FIFO[0]), 0, 0 },
	{ "mmDP6_DP_MSA_MISC", REG_MMIO, 0x270e, 2, &mmDP6_DP_MSA_MISC[0], sizeof(mmDP6_DP_MSA_MISC)/sizeof(mmDP6_DP_MSA_MISC[0]), 0, 0 },
	{ "mmDP6_DP_VID_TIMING", REG_MMIO, 0x2710, 2, &mmDP6_DP_VID_TIMING[0], sizeof(mmDP6_DP_VID_TIMING)/sizeof(mmDP6_DP_VID_TIMING[0]), 0, 0 },
	{ "mmDP6_DP_VID_N", REG_MMIO, 0x2711, 2, &mmDP6_DP_VID_N[0], sizeof(mmDP6_DP_VID_N)/sizeof(mmDP6_DP_VID_N[0]), 0, 0 },
	{ "mmDP6_DP_VID_M", REG_MMIO, 0x2712, 2, &mmDP6_DP_VID_M[0], sizeof(mmDP6_DP_VID_M)/sizeof(mmDP6_DP_VID_M[0]), 0, 0 },
	{ "mmDP6_DP_LINK_FRAMING_CNTL", REG_MMIO, 0x2713, 2, &mmDP6_DP_LINK_FRAMING_CNTL[0], sizeof(mmDP6_DP_LINK_FRAMING_CNTL)/sizeof(mmDP6_DP_LINK_FRAMING_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_HBR2_EYE_PATTERN", REG_MMIO, 0x2714, 2, &mmDP6_DP_HBR2_EYE_PATTERN[0], sizeof(mmDP6_DP_HBR2_EYE_PATTERN)/sizeof(mmDP6_DP_HBR2_EYE_PATTERN[0]), 0, 0 },
	{ "mmDP6_DP_VID_MSA_VBID", REG_MMIO, 0x2715, 2, &mmDP6_DP_VID_MSA_VBID[0], sizeof(mmDP6_DP_VID_MSA_VBID)/sizeof(mmDP6_DP_VID_MSA_VBID[0]), 0, 0 },
	{ "mmDP6_DP_VID_INTERRUPT_CNTL", REG_MMIO, 0x2716, 2, &mmDP6_DP_VID_INTERRUPT_CNTL[0], sizeof(mmDP6_DP_VID_INTERRUPT_CNTL)/sizeof(mmDP6_DP_VID_INTERRUPT_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_CNTL", REG_MMIO, 0x2717, 2, &mmDP6_DP_DPHY_CNTL[0], sizeof(mmDP6_DP_DPHY_CNTL)/sizeof(mmDP6_DP_DPHY_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_TRAINING_PATTERN_SEL", REG_MMIO, 0x2718, 2, &mmDP6_DP_DPHY_TRAINING_PATTERN_SEL[0], sizeof(mmDP6_DP_DPHY_TRAINING_PATTERN_SEL)/sizeof(mmDP6_DP_DPHY_TRAINING_PATTERN_SEL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_SYM0", REG_MMIO, 0x2719, 2, &mmDP6_DP_DPHY_SYM0[0], sizeof(mmDP6_DP_DPHY_SYM0)/sizeof(mmDP6_DP_DPHY_SYM0[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_SYM1", REG_MMIO, 0x271a, 2, &mmDP6_DP_DPHY_SYM1[0], sizeof(mmDP6_DP_DPHY_SYM1)/sizeof(mmDP6_DP_DPHY_SYM1[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_SYM2", REG_MMIO, 0x271b, 2, &mmDP6_DP_DPHY_SYM2[0], sizeof(mmDP6_DP_DPHY_SYM2)/sizeof(mmDP6_DP_DPHY_SYM2[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_8B10B_CNTL", REG_MMIO, 0x271c, 2, &mmDP6_DP_DPHY_8B10B_CNTL[0], sizeof(mmDP6_DP_DPHY_8B10B_CNTL)/sizeof(mmDP6_DP_DPHY_8B10B_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_PRBS_CNTL", REG_MMIO, 0x271d, 2, &mmDP6_DP_DPHY_PRBS_CNTL[0], sizeof(mmDP6_DP_DPHY_PRBS_CNTL)/sizeof(mmDP6_DP_DPHY_PRBS_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_SCRAM_CNTL", REG_MMIO, 0x271e, 2, &mmDP6_DP_DPHY_SCRAM_CNTL[0], sizeof(mmDP6_DP_DPHY_SCRAM_CNTL)/sizeof(mmDP6_DP_DPHY_SCRAM_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_EN", REG_MMIO, 0x271f, 2, &mmDP6_DP_DPHY_CRC_EN[0], sizeof(mmDP6_DP_DPHY_CRC_EN)/sizeof(mmDP6_DP_DPHY_CRC_EN[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_CNTL", REG_MMIO, 0x2720, 2, &mmDP6_DP_DPHY_CRC_CNTL[0], sizeof(mmDP6_DP_DPHY_CRC_CNTL)/sizeof(mmDP6_DP_DPHY_CRC_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_RESULT", REG_MMIO, 0x2721, 2, &mmDP6_DP_DPHY_CRC_RESULT[0], sizeof(mmDP6_DP_DPHY_CRC_RESULT)/sizeof(mmDP6_DP_DPHY_CRC_RESULT[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_MST_CNTL", REG_MMIO, 0x2722, 2, &mmDP6_DP_DPHY_CRC_MST_CNTL[0], sizeof(mmDP6_DP_DPHY_CRC_MST_CNTL)/sizeof(mmDP6_DP_DPHY_CRC_MST_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_CRC_MST_STATUS", REG_MMIO, 0x2723, 2, &mmDP6_DP_DPHY_CRC_MST_STATUS[0], sizeof(mmDP6_DP_DPHY_CRC_MST_STATUS)/sizeof(mmDP6_DP_DPHY_CRC_MST_STATUS[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_FAST_TRAINING", REG_MMIO, 0x2724, 2, &mmDP6_DP_DPHY_FAST_TRAINING[0], sizeof(mmDP6_DP_DPHY_FAST_TRAINING)/sizeof(mmDP6_DP_DPHY_FAST_TRAINING[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_FAST_TRAINING_STATUS", REG_MMIO, 0x2725, 2, &mmDP6_DP_DPHY_FAST_TRAINING_STATUS[0], sizeof(mmDP6_DP_DPHY_FAST_TRAINING_STATUS)/sizeof(mmDP6_DP_DPHY_FAST_TRAINING_STATUS[0]), 0, 0 },
	{ "mmDP6_DP_SEC_CNTL", REG_MMIO, 0x272b, 2, &mmDP6_DP_SEC_CNTL[0], sizeof(mmDP6_DP_SEC_CNTL)/sizeof(mmDP6_DP_SEC_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_SEC_CNTL1", REG_MMIO, 0x272c, 2, &mmDP6_DP_SEC_CNTL1[0], sizeof(mmDP6_DP_SEC_CNTL1)/sizeof(mmDP6_DP_SEC_CNTL1[0]), 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING1", REG_MMIO, 0x272d, 2, &mmDP6_DP_SEC_FRAMING1[0], sizeof(mmDP6_DP_SEC_FRAMING1)/sizeof(mmDP6_DP_SEC_FRAMING1[0]), 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING2", REG_MMIO, 0x272e, 2, &mmDP6_DP_SEC_FRAMING2[0], sizeof(mmDP6_DP_SEC_FRAMING2)/sizeof(mmDP6_DP_SEC_FRAMING2[0]), 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING3", REG_MMIO, 0x272f, 2, &mmDP6_DP_SEC_FRAMING3[0], sizeof(mmDP6_DP_SEC_FRAMING3)/sizeof(mmDP6_DP_SEC_FRAMING3[0]), 0, 0 },
	{ "mmDP6_DP_SEC_FRAMING4", REG_MMIO, 0x2730, 2, &mmDP6_DP_SEC_FRAMING4[0], sizeof(mmDP6_DP_SEC_FRAMING4)/sizeof(mmDP6_DP_SEC_FRAMING4[0]), 0, 0 },
	{ "mmDP6_DP_SEC_AUD_N", REG_MMIO, 0x2731, 2, &mmDP6_DP_SEC_AUD_N[0], sizeof(mmDP6_DP_SEC_AUD_N)/sizeof(mmDP6_DP_SEC_AUD_N[0]), 0, 0 },
	{ "mmDP6_DP_SEC_AUD_N_READBACK", REG_MMIO, 0x2732, 2, &mmDP6_DP_SEC_AUD_N_READBACK[0], sizeof(mmDP6_DP_SEC_AUD_N_READBACK)/sizeof(mmDP6_DP_SEC_AUD_N_READBACK[0]), 0, 0 },
	{ "mmDP6_DP_SEC_AUD_M", REG_MMIO, 0x2733, 2, &mmDP6_DP_SEC_AUD_M[0], sizeof(mmDP6_DP_SEC_AUD_M)/sizeof(mmDP6_DP_SEC_AUD_M[0]), 0, 0 },
	{ "mmDP6_DP_SEC_AUD_M_READBACK", REG_MMIO, 0x2734, 2, &mmDP6_DP_SEC_AUD_M_READBACK[0], sizeof(mmDP6_DP_SEC_AUD_M_READBACK)/sizeof(mmDP6_DP_SEC_AUD_M_READBACK[0]), 0, 0 },
	{ "mmDP6_DP_SEC_TIMESTAMP", REG_MMIO, 0x2735, 2, &mmDP6_DP_SEC_TIMESTAMP[0], sizeof(mmDP6_DP_SEC_TIMESTAMP)/sizeof(mmDP6_DP_SEC_TIMESTAMP[0]), 0, 0 },
	{ "mmDP6_DP_SEC_PACKET_CNTL", REG_MMIO, 0x2736, 2, &mmDP6_DP_SEC_PACKET_CNTL[0], sizeof(mmDP6_DP_SEC_PACKET_CNTL)/sizeof(mmDP6_DP_SEC_PACKET_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_MSE_RATE_CNTL", REG_MMIO, 0x2737, 2, &mmDP6_DP_MSE_RATE_CNTL[0], sizeof(mmDP6_DP_MSE_RATE_CNTL)/sizeof(mmDP6_DP_MSE_RATE_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_MSE_RATE_UPDATE", REG_MMIO, 0x2739, 2, &mmDP6_DP_MSE_RATE_UPDATE[0], sizeof(mmDP6_DP_MSE_RATE_UPDATE)/sizeof(mmDP6_DP_MSE_RATE_UPDATE[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT0", REG_MMIO, 0x273a, 2, &mmDP6_DP_MSE_SAT0[0], sizeof(mmDP6_DP_MSE_SAT0)/sizeof(mmDP6_DP_MSE_SAT0[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT1", REG_MMIO, 0x273b, 2, &mmDP6_DP_MSE_SAT1[0], sizeof(mmDP6_DP_MSE_SAT1)/sizeof(mmDP6_DP_MSE_SAT1[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT2", REG_MMIO, 0x273c, 2, &mmDP6_DP_MSE_SAT2[0], sizeof(mmDP6_DP_MSE_SAT2)/sizeof(mmDP6_DP_MSE_SAT2[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT_UPDATE", REG_MMIO, 0x273d, 2, &mmDP6_DP_MSE_SAT_UPDATE[0], sizeof(mmDP6_DP_MSE_SAT_UPDATE)/sizeof(mmDP6_DP_MSE_SAT_UPDATE[0]), 0, 0 },
	{ "mmDP6_DP_MSE_LINK_TIMING", REG_MMIO, 0x273e, 2, &mmDP6_DP_MSE_LINK_TIMING[0], sizeof(mmDP6_DP_MSE_LINK_TIMING)/sizeof(mmDP6_DP_MSE_LINK_TIMING[0]), 0, 0 },
	{ "mmDP6_DP_MSE_MISC_CNTL", REG_MMIO, 0x273f, 2, &mmDP6_DP_MSE_MISC_CNTL[0], sizeof(mmDP6_DP_MSE_MISC_CNTL)/sizeof(mmDP6_DP_MSE_MISC_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_BS_SR_SWAP_CNTL", REG_MMIO, 0x2744, 2, &mmDP6_DP_DPHY_BS_SR_SWAP_CNTL[0], sizeof(mmDP6_DP_DPHY_BS_SR_SWAP_CNTL)/sizeof(mmDP6_DP_DPHY_BS_SR_SWAP_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL", REG_MMIO, 0x2745, 2, &mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL[0], sizeof(mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL)/sizeof(mmDP6_DP_DPHY_HBR2_PATTERN_CONTROL[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT0_STATUS", REG_MMIO, 0x2747, 2, &mmDP6_DP_MSE_SAT0_STATUS[0], sizeof(mmDP6_DP_MSE_SAT0_STATUS)/sizeof(mmDP6_DP_MSE_SAT0_STATUS[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT1_STATUS", REG_MMIO, 0x2748, 2, &mmDP6_DP_MSE_SAT1_STATUS[0], sizeof(mmDP6_DP_MSE_SAT1_STATUS)/sizeof(mmDP6_DP_MSE_SAT1_STATUS[0]), 0, 0 },
	{ "mmDP6_DP_MSE_SAT2_STATUS", REG_MMIO, 0x2749, 2, &mmDP6_DP_MSE_SAT2_STATUS[0], sizeof(mmDP6_DP_MSE_SAT2_STATUS)/sizeof(mmDP6_DP_MSE_SAT2_STATUS[0]), 0, 0 },
	{ "mmDP6_DP_MSA_TIMING_PARAM1", REG_MMIO, 0x274c, 2, &mmDP6_DP_MSA_TIMING_PARAM1[0], sizeof(mmDP6_DP_MSA_TIMING_PARAM1)/sizeof(mmDP6_DP_MSA_TIMING_PARAM1[0]), 0, 0 },
	{ "mmDP6_DP_MSA_TIMING_PARAM2", REG_MMIO, 0x274d, 2, &mmDP6_DP_MSA_TIMING_PARAM2[0], sizeof(mmDP6_DP_MSA_TIMING_PARAM2)/sizeof(mmDP6_DP_MSA_TIMING_PARAM2[0]), 0, 0 },
	{ "mmDP6_DP_MSA_TIMING_PARAM3", REG_MMIO, 0x274e, 2, &mmDP6_DP_MSA_TIMING_PARAM3[0], sizeof(mmDP6_DP_MSA_TIMING_PARAM3)/sizeof(mmDP6_DP_MSA_TIMING_PARAM3[0]), 0, 0 },
	{ "mmDP6_DP_MSA_TIMING_PARAM4", REG_MMIO, 0x274f, 2, &mmDP6_DP_MSA_TIMING_PARAM4[0], sizeof(mmDP6_DP_MSA_TIMING_PARAM4)/sizeof(mmDP6_DP_MSA_TIMING_PARAM4[0]), 0, 0 },
	{ "mmDP6_DP_MSO_CNTL", REG_MMIO, 0x2750, 2, &mmDP6_DP_MSO_CNTL[0], sizeof(mmDP6_DP_MSO_CNTL)/sizeof(mmDP6_DP_MSO_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_MSO_CNTL1", REG_MMIO, 0x2751, 2, &mmDP6_DP_MSO_CNTL1[0], sizeof(mmDP6_DP_MSO_CNTL1)/sizeof(mmDP6_DP_MSO_CNTL1[0]), 0, 0 },
	{ "mmDP6_DP_DSC_CNTL", REG_MMIO, 0x2752, 2, &mmDP6_DP_DSC_CNTL[0], sizeof(mmDP6_DP_DSC_CNTL)/sizeof(mmDP6_DP_DSC_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_SEC_CNTL2", REG_MMIO, 0x2753, 2, &mmDP6_DP_SEC_CNTL2[0], sizeof(mmDP6_DP_SEC_CNTL2)/sizeof(mmDP6_DP_SEC_CNTL2[0]), 0, 0 },
	{ "mmDP6_DP_SEC_CNTL3", REG_MMIO, 0x2754, 2, &mmDP6_DP_SEC_CNTL3[0], sizeof(mmDP6_DP_SEC_CNTL3)/sizeof(mmDP6_DP_SEC_CNTL3[0]), 0, 0 },
	{ "mmDP6_DP_SEC_CNTL4", REG_MMIO, 0x2755, 2, &mmDP6_DP_SEC_CNTL4[0], sizeof(mmDP6_DP_SEC_CNTL4)/sizeof(mmDP6_DP_SEC_CNTL4[0]), 0, 0 },
	{ "mmDP6_DP_SEC_CNTL5", REG_MMIO, 0x2756, 2, &mmDP6_DP_SEC_CNTL5[0], sizeof(mmDP6_DP_SEC_CNTL5)/sizeof(mmDP6_DP_SEC_CNTL5[0]), 0, 0 },
	{ "mmDP6_DP_SEC_CNTL6", REG_MMIO, 0x2757, 2, &mmDP6_DP_SEC_CNTL6[0], sizeof(mmDP6_DP_SEC_CNTL6)/sizeof(mmDP6_DP_SEC_CNTL6[0]), 0, 0 },
	{ "mmDP6_DP_SEC_CNTL7", REG_MMIO, 0x2758, 2, &mmDP6_DP_SEC_CNTL7[0], sizeof(mmDP6_DP_SEC_CNTL7)/sizeof(mmDP6_DP_SEC_CNTL7[0]), 0, 0 },
	{ "mmDP6_DP_DB_CNTL", REG_MMIO, 0x2759, 2, &mmDP6_DP_DB_CNTL[0], sizeof(mmDP6_DP_DB_CNTL)/sizeof(mmDP6_DP_DB_CNTL[0]), 0, 0 },
	{ "mmDP6_DP_MSA_VBID_MISC", REG_MMIO, 0x275a, 2, &mmDP6_DP_MSA_VBID_MISC[0], sizeof(mmDP6_DP_MSA_VBID_MISC)/sizeof(mmDP6_DP_MSA_VBID_MISC[0]), 0, 0 },
	{ "mmDC_GENERICA", REG_MMIO, 0x2868, 2, &mmDC_GENERICA[0], sizeof(mmDC_GENERICA)/sizeof(mmDC_GENERICA[0]), 0, 0 },
	{ "mmDC_GENERICB", REG_MMIO, 0x2869, 2, &mmDC_GENERICB[0], sizeof(mmDC_GENERICB)/sizeof(mmDC_GENERICB[0]), 0, 0 },
	{ "mmDC_REF_CLK_CNTL", REG_MMIO, 0x286b, 2, &mmDC_REF_CLK_CNTL[0], sizeof(mmDC_REF_CLK_CNTL)/sizeof(mmDC_REF_CLK_CNTL[0]), 0, 0 },
	{ "mmDC_GPIO_DEBUG", REG_MMIO, 0x286c, 2, &mmDC_GPIO_DEBUG[0], sizeof(mmDC_GPIO_DEBUG)/sizeof(mmDC_GPIO_DEBUG[0]), 0, 0 },
	{ "mmUNIPHYA_LINK_CNTL", REG_MMIO, 0x286d, 2, &mmUNIPHYA_LINK_CNTL[0], sizeof(mmUNIPHYA_LINK_CNTL)/sizeof(mmUNIPHYA_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYA_CHANNEL_XBAR_CNTL", REG_MMIO, 0x286e, 2, &mmUNIPHYA_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYA_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYA_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYB_LINK_CNTL", REG_MMIO, 0x286f, 2, &mmUNIPHYB_LINK_CNTL[0], sizeof(mmUNIPHYB_LINK_CNTL)/sizeof(mmUNIPHYB_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYB_CHANNEL_XBAR_CNTL", REG_MMIO, 0x2870, 2, &mmUNIPHYB_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYB_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYB_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYC_LINK_CNTL", REG_MMIO, 0x2871, 2, &mmUNIPHYC_LINK_CNTL[0], sizeof(mmUNIPHYC_LINK_CNTL)/sizeof(mmUNIPHYC_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYC_CHANNEL_XBAR_CNTL", REG_MMIO, 0x2872, 2, &mmUNIPHYC_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYC_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYC_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYD_LINK_CNTL", REG_MMIO, 0x2873, 2, &mmUNIPHYD_LINK_CNTL[0], sizeof(mmUNIPHYD_LINK_CNTL)/sizeof(mmUNIPHYD_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYD_CHANNEL_XBAR_CNTL", REG_MMIO, 0x2874, 2, &mmUNIPHYD_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYD_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYD_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYE_LINK_CNTL", REG_MMIO, 0x2875, 2, &mmUNIPHYE_LINK_CNTL[0], sizeof(mmUNIPHYE_LINK_CNTL)/sizeof(mmUNIPHYE_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYE_CHANNEL_XBAR_CNTL", REG_MMIO, 0x2876, 2, &mmUNIPHYE_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYE_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYE_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYF_LINK_CNTL", REG_MMIO, 0x2877, 2, &mmUNIPHYF_LINK_CNTL[0], sizeof(mmUNIPHYF_LINK_CNTL)/sizeof(mmUNIPHYF_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYF_CHANNEL_XBAR_CNTL", REG_MMIO, 0x2878, 2, &mmUNIPHYF_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYF_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYF_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmUNIPHYG_LINK_CNTL", REG_MMIO, 0x2879, 2, &mmUNIPHYG_LINK_CNTL[0], sizeof(mmUNIPHYG_LINK_CNTL)/sizeof(mmUNIPHYG_LINK_CNTL[0]), 0, 0 },
	{ "mmUNIPHYG_CHANNEL_XBAR_CNTL", REG_MMIO, 0x287a, 2, &mmUNIPHYG_CHANNEL_XBAR_CNTL[0], sizeof(mmUNIPHYG_CHANNEL_XBAR_CNTL)/sizeof(mmUNIPHYG_CHANNEL_XBAR_CNTL[0]), 0, 0 },
	{ "mmDCIO_WRCMD_DELAY", REG_MMIO, 0x287e, 2, &mmDCIO_WRCMD_DELAY[0], sizeof(mmDCIO_WRCMD_DELAY)/sizeof(mmDCIO_WRCMD_DELAY[0]), 0, 0 },
	{ "mmDC_PINSTRAPS", REG_MMIO, 0x2880, 2, &mmDC_PINSTRAPS[0], sizeof(mmDC_PINSTRAPS)/sizeof(mmDC_PINSTRAPS[0]), 0, 0 },
	{ "mmDC_DVODATA_CONFIG", REG_MMIO, 0x2882, 2, &mmDC_DVODATA_CONFIG[0], sizeof(mmDC_DVODATA_CONFIG)/sizeof(mmDC_DVODATA_CONFIG[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_CNTL", REG_MMIO, 0x2883, 2, &mmLVTMA_PWRSEQ_CNTL[0], sizeof(mmLVTMA_PWRSEQ_CNTL)/sizeof(mmLVTMA_PWRSEQ_CNTL[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_STATE", REG_MMIO, 0x2884, 2, &mmLVTMA_PWRSEQ_STATE[0], sizeof(mmLVTMA_PWRSEQ_STATE)/sizeof(mmLVTMA_PWRSEQ_STATE[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_REF_DIV", REG_MMIO, 0x2885, 2, &mmLVTMA_PWRSEQ_REF_DIV[0], sizeof(mmLVTMA_PWRSEQ_REF_DIV)/sizeof(mmLVTMA_PWRSEQ_REF_DIV[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_DELAY1", REG_MMIO, 0x2886, 2, &mmLVTMA_PWRSEQ_DELAY1[0], sizeof(mmLVTMA_PWRSEQ_DELAY1)/sizeof(mmLVTMA_PWRSEQ_DELAY1[0]), 0, 0 },
	{ "mmLVTMA_PWRSEQ_DELAY2", REG_MMIO, 0x2887, 2, &mmLVTMA_PWRSEQ_DELAY2[0], sizeof(mmLVTMA_PWRSEQ_DELAY2)/sizeof(mmLVTMA_PWRSEQ_DELAY2[0]), 0, 0 },
	{ "mmBL_PWM_CNTL", REG_MMIO, 0x2888, 2, &mmBL_PWM_CNTL[0], sizeof(mmBL_PWM_CNTL)/sizeof(mmBL_PWM_CNTL[0]), 0, 0 },
	{ "mmBL_PWM_CNTL2", REG_MMIO, 0x2889, 2, &mmBL_PWM_CNTL2[0], sizeof(mmBL_PWM_CNTL2)/sizeof(mmBL_PWM_CNTL2[0]), 0, 0 },
	{ "mmBL_PWM_PERIOD_CNTL", REG_MMIO, 0x288a, 2, &mmBL_PWM_PERIOD_CNTL[0], sizeof(mmBL_PWM_PERIOD_CNTL)/sizeof(mmBL_PWM_PERIOD_CNTL[0]), 0, 0 },
	{ "mmBL_PWM_GRP1_REG_LOCK", REG_MMIO, 0x288b, 2, &mmBL_PWM_GRP1_REG_LOCK[0], sizeof(mmBL_PWM_GRP1_REG_LOCK)/sizeof(mmBL_PWM_GRP1_REG_LOCK[0]), 0, 0 },
	{ "mmDCIO_GSL_GENLK_PAD_CNTL", REG_MMIO, 0x288c, 2, &mmDCIO_GSL_GENLK_PAD_CNTL[0], sizeof(mmDCIO_GSL_GENLK_PAD_CNTL)/sizeof(mmDCIO_GSL_GENLK_PAD_CNTL[0]), 0, 0 },
	{ "mmDCIO_GSL_SWAPLOCK_PAD_CNTL", REG_MMIO, 0x288d, 2, &mmDCIO_GSL_SWAPLOCK_PAD_CNTL[0], sizeof(mmDCIO_GSL_SWAPLOCK_PAD_CNTL)/sizeof(mmDCIO_GSL_SWAPLOCK_PAD_CNTL[0]), 0, 0 },
	{ "mmDCIO_CLOCK_CNTL", REG_MMIO, 0x2895, 2, &mmDCIO_CLOCK_CNTL[0], sizeof(mmDCIO_CLOCK_CNTL)/sizeof(mmDCIO_CLOCK_CNTL[0]), 0, 0 },
	{ "mmDIO_OTG_EXT_VSYNC_CNTL", REG_MMIO, 0x2898, 2, &mmDIO_OTG_EXT_VSYNC_CNTL[0], sizeof(mmDIO_OTG_EXT_VSYNC_CNTL)/sizeof(mmDIO_OTG_EXT_VSYNC_CNTL[0]), 0, 0 },
	{ "mmDCIO_SOFT_RESET", REG_MMIO, 0x289e, 2, &mmDCIO_SOFT_RESET[0], sizeof(mmDCIO_SOFT_RESET)/sizeof(mmDCIO_SOFT_RESET[0]), 0, 0 },
	{ "mmDCIO_DPHY_SEL", REG_MMIO, 0x289f, 2, &mmDCIO_DPHY_SEL[0], sizeof(mmDCIO_DPHY_SEL)/sizeof(mmDCIO_DPHY_SEL[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKA", REG_MMIO, 0x28a0, 2, &mmUNIPHY_IMPCAL_LINKA[0], sizeof(mmUNIPHY_IMPCAL_LINKA)/sizeof(mmUNIPHY_IMPCAL_LINKA[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKB", REG_MMIO, 0x28a1, 2, &mmUNIPHY_IMPCAL_LINKB[0], sizeof(mmUNIPHY_IMPCAL_LINKB)/sizeof(mmUNIPHY_IMPCAL_LINKB[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PERIOD", REG_MMIO, 0x28a2, 2, &mmUNIPHY_IMPCAL_PERIOD[0], sizeof(mmUNIPHY_IMPCAL_PERIOD)/sizeof(mmUNIPHY_IMPCAL_PERIOD[0]), 0, 0 },
	{ "mmAUXP_IMPCAL", REG_MMIO, 0x28a3, 2, &mmAUXP_IMPCAL[0], sizeof(mmAUXP_IMPCAL)/sizeof(mmAUXP_IMPCAL[0]), 0, 0 },
	{ "mmAUXN_IMPCAL", REG_MMIO, 0x28a4, 2, &mmAUXN_IMPCAL[0], sizeof(mmAUXN_IMPCAL)/sizeof(mmAUXN_IMPCAL[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL", REG_MMIO, 0x28a5, 2, &mmDCIO_IMPCAL_CNTL[0], sizeof(mmDCIO_IMPCAL_CNTL)/sizeof(mmDCIO_IMPCAL_CNTL[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_AB", REG_MMIO, 0x28a6, 2, &mmUNIPHY_IMPCAL_PSW_AB[0], sizeof(mmUNIPHY_IMPCAL_PSW_AB)/sizeof(mmUNIPHY_IMPCAL_PSW_AB[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKC", REG_MMIO, 0x28a7, 2, &mmUNIPHY_IMPCAL_LINKC[0], sizeof(mmUNIPHY_IMPCAL_LINKC)/sizeof(mmUNIPHY_IMPCAL_LINKC[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKD", REG_MMIO, 0x28a8, 2, &mmUNIPHY_IMPCAL_LINKD[0], sizeof(mmUNIPHY_IMPCAL_LINKD)/sizeof(mmUNIPHY_IMPCAL_LINKD[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL_CD", REG_MMIO, 0x28a9, 2, &mmDCIO_IMPCAL_CNTL_CD[0], sizeof(mmDCIO_IMPCAL_CNTL_CD)/sizeof(mmDCIO_IMPCAL_CNTL_CD[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_CD", REG_MMIO, 0x28aa, 2, &mmUNIPHY_IMPCAL_PSW_CD[0], sizeof(mmUNIPHY_IMPCAL_PSW_CD)/sizeof(mmUNIPHY_IMPCAL_PSW_CD[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKE", REG_MMIO, 0x28ab, 2, &mmUNIPHY_IMPCAL_LINKE[0], sizeof(mmUNIPHY_IMPCAL_LINKE)/sizeof(mmUNIPHY_IMPCAL_LINKE[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_LINKF", REG_MMIO, 0x28ac, 2, &mmUNIPHY_IMPCAL_LINKF[0], sizeof(mmUNIPHY_IMPCAL_LINKF)/sizeof(mmUNIPHY_IMPCAL_LINKF[0]), 0, 0 },
	{ "mmDCIO_IMPCAL_CNTL_EF", REG_MMIO, 0x28ad, 2, &mmDCIO_IMPCAL_CNTL_EF[0], sizeof(mmDCIO_IMPCAL_CNTL_EF)/sizeof(mmDCIO_IMPCAL_CNTL_EF[0]), 0, 0 },
	{ "mmUNIPHY_IMPCAL_PSW_EF", REG_MMIO, 0x28ae, 2, &mmUNIPHY_IMPCAL_PSW_EF[0], sizeof(mmUNIPHY_IMPCAL_PSW_EF)/sizeof(mmUNIPHY_IMPCAL_PSW_EF[0]), 0, 0 },
	{ "mmDCIO_DPCS_TX_INTERRUPT", REG_MMIO, 0x28b3, 2, &mmDCIO_DPCS_TX_INTERRUPT[0], sizeof(mmDCIO_DPCS_TX_INTERRUPT)/sizeof(mmDCIO_DPCS_TX_INTERRUPT[0]), 0, 0 },
	{ "mmDCIO_DPCS_RX_INTERRUPT", REG_MMIO, 0x28b4, 2, &mmDCIO_DPCS_RX_INTERRUPT[0], sizeof(mmDCIO_DPCS_RX_INTERRUPT)/sizeof(mmDCIO_DPCS_RX_INTERRUPT[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE0", REG_MMIO, 0x28b5, 2, &mmDCIO_SEMAPHORE0[0], sizeof(mmDCIO_SEMAPHORE0)/sizeof(mmDCIO_SEMAPHORE0[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE1", REG_MMIO, 0x28b6, 2, &mmDCIO_SEMAPHORE1[0], sizeof(mmDCIO_SEMAPHORE1)/sizeof(mmDCIO_SEMAPHORE1[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE2", REG_MMIO, 0x28b7, 2, &mmDCIO_SEMAPHORE2[0], sizeof(mmDCIO_SEMAPHORE2)/sizeof(mmDCIO_SEMAPHORE2[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE3", REG_MMIO, 0x28b8, 2, &mmDCIO_SEMAPHORE3[0], sizeof(mmDCIO_SEMAPHORE3)/sizeof(mmDCIO_SEMAPHORE3[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE4", REG_MMIO, 0x28b9, 2, &mmDCIO_SEMAPHORE4[0], sizeof(mmDCIO_SEMAPHORE4)/sizeof(mmDCIO_SEMAPHORE4[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE5", REG_MMIO, 0x28ba, 2, &mmDCIO_SEMAPHORE5[0], sizeof(mmDCIO_SEMAPHORE5)/sizeof(mmDCIO_SEMAPHORE5[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE6", REG_MMIO, 0x28bb, 2, &mmDCIO_SEMAPHORE6[0], sizeof(mmDCIO_SEMAPHORE6)/sizeof(mmDCIO_SEMAPHORE6[0]), 0, 0 },
	{ "mmDCIO_SEMAPHORE7", REG_MMIO, 0x28bc, 2, &mmDCIO_SEMAPHORE7[0], sizeof(mmDCIO_SEMAPHORE7)/sizeof(mmDCIO_SEMAPHORE7[0]), 0, 0 },
	{ "mmDCIO_USBC_FLIP_EN_SEL", REG_MMIO, 0x28bd, 2, &mmDCIO_USBC_FLIP_EN_SEL[0], sizeof(mmDCIO_USBC_FLIP_EN_SEL)/sizeof(mmDCIO_USBC_FLIP_EN_SEL[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_MASK", REG_MMIO, 0x28c8, 2, &mmDC_GPIO_GENERIC_MASK[0], sizeof(mmDC_GPIO_GENERIC_MASK)/sizeof(mmDC_GPIO_GENERIC_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_A", REG_MMIO, 0x28c9, 2, &mmDC_GPIO_GENERIC_A[0], sizeof(mmDC_GPIO_GENERIC_A)/sizeof(mmDC_GPIO_GENERIC_A[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_EN", REG_MMIO, 0x28ca, 2, &mmDC_GPIO_GENERIC_EN[0], sizeof(mmDC_GPIO_GENERIC_EN)/sizeof(mmDC_GPIO_GENERIC_EN[0]), 0, 0 },
	{ "mmDC_GPIO_GENERIC_Y", REG_MMIO, 0x28cb, 2, &mmDC_GPIO_GENERIC_Y[0], sizeof(mmDC_GPIO_GENERIC_Y)/sizeof(mmDC_GPIO_GENERIC_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_MASK", REG_MMIO, 0x28cc, 2, &mmDC_GPIO_DVODATA_MASK[0], sizeof(mmDC_GPIO_DVODATA_MASK)/sizeof(mmDC_GPIO_DVODATA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_A", REG_MMIO, 0x28cd, 2, &mmDC_GPIO_DVODATA_A[0], sizeof(mmDC_GPIO_DVODATA_A)/sizeof(mmDC_GPIO_DVODATA_A[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_EN", REG_MMIO, 0x28ce, 2, &mmDC_GPIO_DVODATA_EN[0], sizeof(mmDC_GPIO_DVODATA_EN)/sizeof(mmDC_GPIO_DVODATA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DVODATA_Y", REG_MMIO, 0x28cf, 2, &mmDC_GPIO_DVODATA_Y[0], sizeof(mmDC_GPIO_DVODATA_Y)/sizeof(mmDC_GPIO_DVODATA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_MASK", REG_MMIO, 0x28d0, 2, &mmDC_GPIO_DDC1_MASK[0], sizeof(mmDC_GPIO_DDC1_MASK)/sizeof(mmDC_GPIO_DDC1_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_A", REG_MMIO, 0x28d1, 2, &mmDC_GPIO_DDC1_A[0], sizeof(mmDC_GPIO_DDC1_A)/sizeof(mmDC_GPIO_DDC1_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_EN", REG_MMIO, 0x28d2, 2, &mmDC_GPIO_DDC1_EN[0], sizeof(mmDC_GPIO_DDC1_EN)/sizeof(mmDC_GPIO_DDC1_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC1_Y", REG_MMIO, 0x28d3, 2, &mmDC_GPIO_DDC1_Y[0], sizeof(mmDC_GPIO_DDC1_Y)/sizeof(mmDC_GPIO_DDC1_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_MASK", REG_MMIO, 0x28d4, 2, &mmDC_GPIO_DDC2_MASK[0], sizeof(mmDC_GPIO_DDC2_MASK)/sizeof(mmDC_GPIO_DDC2_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_A", REG_MMIO, 0x28d5, 2, &mmDC_GPIO_DDC2_A[0], sizeof(mmDC_GPIO_DDC2_A)/sizeof(mmDC_GPIO_DDC2_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_EN", REG_MMIO, 0x28d6, 2, &mmDC_GPIO_DDC2_EN[0], sizeof(mmDC_GPIO_DDC2_EN)/sizeof(mmDC_GPIO_DDC2_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC2_Y", REG_MMIO, 0x28d7, 2, &mmDC_GPIO_DDC2_Y[0], sizeof(mmDC_GPIO_DDC2_Y)/sizeof(mmDC_GPIO_DDC2_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_MASK", REG_MMIO, 0x28d8, 2, &mmDC_GPIO_DDC3_MASK[0], sizeof(mmDC_GPIO_DDC3_MASK)/sizeof(mmDC_GPIO_DDC3_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_A", REG_MMIO, 0x28d9, 2, &mmDC_GPIO_DDC3_A[0], sizeof(mmDC_GPIO_DDC3_A)/sizeof(mmDC_GPIO_DDC3_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_EN", REG_MMIO, 0x28da, 2, &mmDC_GPIO_DDC3_EN[0], sizeof(mmDC_GPIO_DDC3_EN)/sizeof(mmDC_GPIO_DDC3_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC3_Y", REG_MMIO, 0x28db, 2, &mmDC_GPIO_DDC3_Y[0], sizeof(mmDC_GPIO_DDC3_Y)/sizeof(mmDC_GPIO_DDC3_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_MASK", REG_MMIO, 0x28dc, 2, &mmDC_GPIO_DDC4_MASK[0], sizeof(mmDC_GPIO_DDC4_MASK)/sizeof(mmDC_GPIO_DDC4_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_A", REG_MMIO, 0x28dd, 2, &mmDC_GPIO_DDC4_A[0], sizeof(mmDC_GPIO_DDC4_A)/sizeof(mmDC_GPIO_DDC4_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_EN", REG_MMIO, 0x28de, 2, &mmDC_GPIO_DDC4_EN[0], sizeof(mmDC_GPIO_DDC4_EN)/sizeof(mmDC_GPIO_DDC4_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC4_Y", REG_MMIO, 0x28df, 2, &mmDC_GPIO_DDC4_Y[0], sizeof(mmDC_GPIO_DDC4_Y)/sizeof(mmDC_GPIO_DDC4_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_MASK", REG_MMIO, 0x28e0, 2, &mmDC_GPIO_DDC5_MASK[0], sizeof(mmDC_GPIO_DDC5_MASK)/sizeof(mmDC_GPIO_DDC5_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_A", REG_MMIO, 0x28e1, 2, &mmDC_GPIO_DDC5_A[0], sizeof(mmDC_GPIO_DDC5_A)/sizeof(mmDC_GPIO_DDC5_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_EN", REG_MMIO, 0x28e2, 2, &mmDC_GPIO_DDC5_EN[0], sizeof(mmDC_GPIO_DDC5_EN)/sizeof(mmDC_GPIO_DDC5_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC5_Y", REG_MMIO, 0x28e3, 2, &mmDC_GPIO_DDC5_Y[0], sizeof(mmDC_GPIO_DDC5_Y)/sizeof(mmDC_GPIO_DDC5_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_MASK", REG_MMIO, 0x28e4, 2, &mmDC_GPIO_DDC6_MASK[0], sizeof(mmDC_GPIO_DDC6_MASK)/sizeof(mmDC_GPIO_DDC6_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_A", REG_MMIO, 0x28e5, 2, &mmDC_GPIO_DDC6_A[0], sizeof(mmDC_GPIO_DDC6_A)/sizeof(mmDC_GPIO_DDC6_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_EN", REG_MMIO, 0x28e6, 2, &mmDC_GPIO_DDC6_EN[0], sizeof(mmDC_GPIO_DDC6_EN)/sizeof(mmDC_GPIO_DDC6_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDC6_Y", REG_MMIO, 0x28e7, 2, &mmDC_GPIO_DDC6_Y[0], sizeof(mmDC_GPIO_DDC6_Y)/sizeof(mmDC_GPIO_DDC6_Y[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_MASK", REG_MMIO, 0x28e8, 2, &mmDC_GPIO_DDCVGA_MASK[0], sizeof(mmDC_GPIO_DDCVGA_MASK)/sizeof(mmDC_GPIO_DDCVGA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_A", REG_MMIO, 0x28e9, 2, &mmDC_GPIO_DDCVGA_A[0], sizeof(mmDC_GPIO_DDCVGA_A)/sizeof(mmDC_GPIO_DDCVGA_A[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_EN", REG_MMIO, 0x28ea, 2, &mmDC_GPIO_DDCVGA_EN[0], sizeof(mmDC_GPIO_DDCVGA_EN)/sizeof(mmDC_GPIO_DDCVGA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_DDCVGA_Y", REG_MMIO, 0x28eb, 2, &mmDC_GPIO_DDCVGA_Y[0], sizeof(mmDC_GPIO_DDCVGA_Y)/sizeof(mmDC_GPIO_DDCVGA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_MASK", REG_MMIO, 0x28ec, 2, &mmDC_GPIO_SYNCA_MASK[0], sizeof(mmDC_GPIO_SYNCA_MASK)/sizeof(mmDC_GPIO_SYNCA_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_A", REG_MMIO, 0x28ed, 2, &mmDC_GPIO_SYNCA_A[0], sizeof(mmDC_GPIO_SYNCA_A)/sizeof(mmDC_GPIO_SYNCA_A[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_EN", REG_MMIO, 0x28ee, 2, &mmDC_GPIO_SYNCA_EN[0], sizeof(mmDC_GPIO_SYNCA_EN)/sizeof(mmDC_GPIO_SYNCA_EN[0]), 0, 0 },
	{ "mmDC_GPIO_SYNCA_Y", REG_MMIO, 0x28ef, 2, &mmDC_GPIO_SYNCA_Y[0], sizeof(mmDC_GPIO_SYNCA_Y)/sizeof(mmDC_GPIO_SYNCA_Y[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_MASK", REG_MMIO, 0x28f0, 2, &mmDC_GPIO_GENLK_MASK[0], sizeof(mmDC_GPIO_GENLK_MASK)/sizeof(mmDC_GPIO_GENLK_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_A", REG_MMIO, 0x28f1, 2, &mmDC_GPIO_GENLK_A[0], sizeof(mmDC_GPIO_GENLK_A)/sizeof(mmDC_GPIO_GENLK_A[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_EN", REG_MMIO, 0x28f2, 2, &mmDC_GPIO_GENLK_EN[0], sizeof(mmDC_GPIO_GENLK_EN)/sizeof(mmDC_GPIO_GENLK_EN[0]), 0, 0 },
	{ "mmDC_GPIO_GENLK_Y", REG_MMIO, 0x28f3, 2, &mmDC_GPIO_GENLK_Y[0], sizeof(mmDC_GPIO_GENLK_Y)/sizeof(mmDC_GPIO_GENLK_Y[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_MASK", REG_MMIO, 0x28f4, 2, &mmDC_GPIO_HPD_MASK[0], sizeof(mmDC_GPIO_HPD_MASK)/sizeof(mmDC_GPIO_HPD_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_A", REG_MMIO, 0x28f5, 2, &mmDC_GPIO_HPD_A[0], sizeof(mmDC_GPIO_HPD_A)/sizeof(mmDC_GPIO_HPD_A[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_EN", REG_MMIO, 0x28f6, 2, &mmDC_GPIO_HPD_EN[0], sizeof(mmDC_GPIO_HPD_EN)/sizeof(mmDC_GPIO_HPD_EN[0]), 0, 0 },
	{ "mmDC_GPIO_HPD_Y", REG_MMIO, 0x28f7, 2, &mmDC_GPIO_HPD_Y[0], sizeof(mmDC_GPIO_HPD_Y)/sizeof(mmDC_GPIO_HPD_Y[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_MASK", REG_MMIO, 0x28f8, 2, &mmDC_GPIO_PWRSEQ_MASK[0], sizeof(mmDC_GPIO_PWRSEQ_MASK)/sizeof(mmDC_GPIO_PWRSEQ_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_A", REG_MMIO, 0x28f9, 2, &mmDC_GPIO_PWRSEQ_A[0], sizeof(mmDC_GPIO_PWRSEQ_A)/sizeof(mmDC_GPIO_PWRSEQ_A[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_EN", REG_MMIO, 0x28fa, 2, &mmDC_GPIO_PWRSEQ_EN[0], sizeof(mmDC_GPIO_PWRSEQ_EN)/sizeof(mmDC_GPIO_PWRSEQ_EN[0]), 0, 0 },
	{ "mmDC_GPIO_PWRSEQ_Y", REG_MMIO, 0x28fb, 2, &mmDC_GPIO_PWRSEQ_Y[0], sizeof(mmDC_GPIO_PWRSEQ_Y)/sizeof(mmDC_GPIO_PWRSEQ_Y[0]), 0, 0 },
	{ "mmDC_GPIO_PAD_STRENGTH_1", REG_MMIO, 0x28fc, 2, &mmDC_GPIO_PAD_STRENGTH_1[0], sizeof(mmDC_GPIO_PAD_STRENGTH_1)/sizeof(mmDC_GPIO_PAD_STRENGTH_1[0]), 0, 0 },
	{ "mmDC_GPIO_PAD_STRENGTH_2", REG_MMIO, 0x28fd, 2, &mmDC_GPIO_PAD_STRENGTH_2[0], sizeof(mmDC_GPIO_PAD_STRENGTH_2)/sizeof(mmDC_GPIO_PAD_STRENGTH_2[0]), 0, 0 },
	{ "mmPHY_AUX_CNTL", REG_MMIO, 0x28ff, 2, &mmPHY_AUX_CNTL[0], sizeof(mmPHY_AUX_CNTL)/sizeof(mmPHY_AUX_CNTL[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_MASK", REG_MMIO, 0x2900, 2, &mmDC_GPIO_I2CPAD_MASK[0], sizeof(mmDC_GPIO_I2CPAD_MASK)/sizeof(mmDC_GPIO_I2CPAD_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_A", REG_MMIO, 0x2901, 2, &mmDC_GPIO_I2CPAD_A[0], sizeof(mmDC_GPIO_I2CPAD_A)/sizeof(mmDC_GPIO_I2CPAD_A[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_EN", REG_MMIO, 0x2902, 2, &mmDC_GPIO_I2CPAD_EN[0], sizeof(mmDC_GPIO_I2CPAD_EN)/sizeof(mmDC_GPIO_I2CPAD_EN[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_Y", REG_MMIO, 0x2903, 2, &mmDC_GPIO_I2CPAD_Y[0], sizeof(mmDC_GPIO_I2CPAD_Y)/sizeof(mmDC_GPIO_I2CPAD_Y[0]), 0, 0 },
	{ "mmDC_GPIO_I2CPAD_STRENGTH", REG_MMIO, 0x2904, 2, &mmDC_GPIO_I2CPAD_STRENGTH[0], sizeof(mmDC_GPIO_I2CPAD_STRENGTH)/sizeof(mmDC_GPIO_I2CPAD_STRENGTH[0]), 0, 0 },
	{ "mmDVO_STRENGTH_CONTROL", REG_MMIO, 0x2905, 2, &mmDVO_STRENGTH_CONTROL[0], sizeof(mmDVO_STRENGTH_CONTROL)/sizeof(mmDVO_STRENGTH_CONTROL[0]), 0, 0 },
	{ "mmDVO_VREF_CONTROL", REG_MMIO, 0x2906, 2, &mmDVO_VREF_CONTROL[0], sizeof(mmDVO_VREF_CONTROL)/sizeof(mmDVO_VREF_CONTROL[0]), 0, 0 },
	{ "mmDVO_SKEW_ADJUST", REG_MMIO, 0x2907, 2, &mmDVO_SKEW_ADJUST[0], sizeof(mmDVO_SKEW_ADJUST)/sizeof(mmDVO_SKEW_ADJUST[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_MASK", REG_MMIO, 0x2910, 2, &mmDC_GPIO_I2S_SPDIF_MASK[0], sizeof(mmDC_GPIO_I2S_SPDIF_MASK)/sizeof(mmDC_GPIO_I2S_SPDIF_MASK[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_A", REG_MMIO, 0x2911, 2, &mmDC_GPIO_I2S_SPDIF_A[0], sizeof(mmDC_GPIO_I2S_SPDIF_A)/sizeof(mmDC_GPIO_I2S_SPDIF_A[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_EN", REG_MMIO, 0x2912, 2, &mmDC_GPIO_I2S_SPDIF_EN[0], sizeof(mmDC_GPIO_I2S_SPDIF_EN)/sizeof(mmDC_GPIO_I2S_SPDIF_EN[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_Y", REG_MMIO, 0x2913, 2, &mmDC_GPIO_I2S_SPDIF_Y[0], sizeof(mmDC_GPIO_I2S_SPDIF_Y)/sizeof(mmDC_GPIO_I2S_SPDIF_Y[0]), 0, 0 },
	{ "mmDC_GPIO_I2S_SPDIF_STRENGTH", REG_MMIO, 0x2914, 2, &mmDC_GPIO_I2S_SPDIF_STRENGTH[0], sizeof(mmDC_GPIO_I2S_SPDIF_STRENGTH)/sizeof(mmDC_GPIO_I2S_SPDIF_STRENGTH[0]), 0, 0 },
	{ "mmDC_GPIO_TX12_EN", REG_MMIO, 0x2915, 2, &mmDC_GPIO_TX12_EN[0], sizeof(mmDC_GPIO_TX12_EN)/sizeof(mmDC_GPIO_TX12_EN[0]), 0, 0 },
	{ "mmDC_GPIO_AUX_CTRL_0", REG_MMIO, 0x2916, 2, &mmDC_GPIO_AUX_CTRL_0[0], sizeof(mmDC_GPIO_AUX_CTRL_0)/sizeof(mmDC_GPIO_AUX_CTRL_0[0]), 0, 0 },
	{ "mmDC_GPIO_AUX_CTRL_1", REG_MMIO, 0x2917, 2, &mmDC_GPIO_AUX_CTRL_1[0], sizeof(mmDC_GPIO_AUX_CTRL_1)/sizeof(mmDC_GPIO_AUX_CTRL_1[0]), 0, 0 },
	{ "mmDC_GPIO_AUX_CTRL_2", REG_MMIO, 0x2918, 2, &mmDC_GPIO_AUX_CTRL_2[0], sizeof(mmDC_GPIO_AUX_CTRL_2)/sizeof(mmDC_GPIO_AUX_CTRL_2[0]), 0, 0 },
	{ "mmDC_GPIO_RXEN", REG_MMIO, 0x2919, 2, &mmDC_GPIO_RXEN[0], sizeof(mmDC_GPIO_RXEN)/sizeof(mmDC_GPIO_RXEN[0]), 0, 0 },
	{ "mmDC_GPIO_PULLUPEN", REG_MMIO, 0x291a, 2, &mmDC_GPIO_PULLUPEN[0], sizeof(mmDC_GPIO_PULLUPEN)/sizeof(mmDC_GPIO_PULLUPEN[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED0", REG_MMIO, 0x2920, 2, &mmDAC_MACRO_CNTL_RESERVED0[0], sizeof(mmDAC_MACRO_CNTL_RESERVED0)/sizeof(mmDAC_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED1", REG_MMIO, 0x2921, 2, &mmDAC_MACRO_CNTL_RESERVED1[0], sizeof(mmDAC_MACRO_CNTL_RESERVED1)/sizeof(mmDAC_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2922, 2, &mmDAC_MACRO_CNTL_RESERVED2[0], sizeof(mmDAC_MACRO_CNTL_RESERVED2)/sizeof(mmDAC_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDAC_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2923, 2, &mmDAC_MACRO_CNTL_RESERVED3[0], sizeof(mmDAC_MACRO_CNTL_RESERVED3)/sizeof(mmDAC_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x2928, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x2929, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x292a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x292b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x292c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x292d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x292e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x292f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x2930, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x2931, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x2932, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x2933, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x2934, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x2935, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x2936, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x2937, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x2938, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x2939, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x293a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x293b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x293c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x293d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x293e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x293f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x2940, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x2941, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x2942, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x2943, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x2944, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x2945, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x2946, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x2947, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x2948, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x2949, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x294a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x294b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x294c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x294d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x294e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x294f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x2950, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x2951, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x2952, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x2953, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x2954, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x2955, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x2956, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x2957, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x2958, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x2959, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x295a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x295b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x295c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x295d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x295e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x295f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x2960, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x2961, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x2962, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x2963, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x2964, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x2965, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x2966, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x2967, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x2968, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x2969, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x296a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x296b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x296c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x296d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x296e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x296f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x2970, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x2971, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x2972, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x2973, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x2974, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x2975, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x2976, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x2977, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x2978, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x2979, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x297a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x297b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x297c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x297d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x297e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x297f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x2980, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x2981, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x2982, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x2983, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x2984, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x2985, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x2986, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x2987, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x2988, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x2989, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x298a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x298b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x298c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x298d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x298e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x298f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x2990, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x2991, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x2992, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x2993, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x2994, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x2995, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x2996, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x2997, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x2998, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x2999, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x299a, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x299b, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x299c, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x299d, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x299e, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x299f, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x29a0, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x29a1, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x29a2, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x29a3, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x29a4, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x29a5, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x29a6, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x29a7, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x29a8, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x29a9, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x29aa, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x29ab, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x29ac, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x29ad, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x29ae, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x29af, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x29b0, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x29b1, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x29b2, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x29b3, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x29b4, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x29b5, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x29b6, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x29b7, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x29b8, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x29b9, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x29ba, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x29bb, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x29bc, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x29bd, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x29be, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x29bf, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x29c0, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x29c1, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x29c2, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x29c3, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x29c4, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x29c5, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x29c6, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x29c7, 2, &mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCIO_UNIPHY0_UNIPHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_FUSE1", REG_MMIO, 0x2928, 2, &mmDC_COMBOPHYCMREGS0_COMMON_FUSE1[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_FUSE1)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_FUSE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_FUSE2", REG_MMIO, 0x2929, 2, &mmDC_COMBOPHYCMREGS0_COMMON_FUSE2[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_FUSE2)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_FUSE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_FUSE3", REG_MMIO, 0x292a, 2, &mmDC_COMBOPHYCMREGS0_COMMON_FUSE3[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_FUSE3)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_FUSE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM", REG_MMIO, 0x292b, 2, &mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_MAR_DEEMPH_NOM[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT", REG_MMIO, 0x292c, 2, &mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_LANE_PWRMGMT[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL", REG_MMIO, 0x292d, 2, &mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_TXCNTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_TMDP", REG_MMIO, 0x292e, 2, &mmDC_COMBOPHYCMREGS0_COMMON_TMDP[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_TMDP)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_TMDP[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS", REG_MMIO, 0x292f, 2, &mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_LANE_RESETS[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL", REG_MMIO, 0x2930, 2, &mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_ZCALCODE_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1", REG_MMIO, 0x2931, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2", REG_MMIO, 0x2932, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3", REG_MMIO, 0x2933, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4", REG_MMIO, 0x2934, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU4[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5", REG_MMIO, 0x2935, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU5[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6", REG_MMIO, 0x2936, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU6[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7", REG_MMIO, 0x2937, 2, &mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7[0], sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7)/sizeof(mmDC_COMBOPHYCMREGS0_COMMON_DISP_RFU7[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0", REG_MMIO, 0x2948, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0", REG_MMIO, 0x2949, 2, &mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0", REG_MMIO, 0x294a, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0", REG_MMIO, 0x294b, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0", REG_MMIO, 0x294c, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0", REG_MMIO, 0x294d, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0", REG_MMIO, 0x294e, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0", REG_MMIO, 0x294f, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0", REG_MMIO, 0x2950, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0", REG_MMIO, 0x2951, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0", REG_MMIO, 0x2952, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0", REG_MMIO, 0x2953, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0", REG_MMIO, 0x2954, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0", REG_MMIO, 0x2955, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0", REG_MMIO, 0x2956, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0", REG_MMIO, 0x2957, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1", REG_MMIO, 0x2958, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1", REG_MMIO, 0x2959, 2, &mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1", REG_MMIO, 0x295a, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1", REG_MMIO, 0x295b, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1", REG_MMIO, 0x295c, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1", REG_MMIO, 0x295d, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1", REG_MMIO, 0x295e, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1", REG_MMIO, 0x295f, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1", REG_MMIO, 0x2960, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1", REG_MMIO, 0x2961, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1", REG_MMIO, 0x2962, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1", REG_MMIO, 0x2963, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1", REG_MMIO, 0x2964, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1", REG_MMIO, 0x2965, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1", REG_MMIO, 0x2966, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1", REG_MMIO, 0x2967, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2", REG_MMIO, 0x2968, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2", REG_MMIO, 0x2969, 2, &mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2", REG_MMIO, 0x296a, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2", REG_MMIO, 0x296b, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2", REG_MMIO, 0x296c, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2", REG_MMIO, 0x296d, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2", REG_MMIO, 0x296e, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2", REG_MMIO, 0x296f, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2", REG_MMIO, 0x2970, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2", REG_MMIO, 0x2971, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2", REG_MMIO, 0x2972, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2", REG_MMIO, 0x2973, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2", REG_MMIO, 0x2974, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2", REG_MMIO, 0x2975, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2", REG_MMIO, 0x2976, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2", REG_MMIO, 0x2977, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3", REG_MMIO, 0x2978, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_TX_CONTROL_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3", REG_MMIO, 0x2979, 2, &mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_MARGIN_DEEMPH_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3", REG_MMIO, 0x297a, 2, &mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_CMD_BUS_GLOBAL_FOR_TX_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3", REG_MMIO, 0x297b, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU0_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3", REG_MMIO, 0x297c, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU1_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3", REG_MMIO, 0x297d, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU2_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3", REG_MMIO, 0x297e, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU3_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3", REG_MMIO, 0x297f, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU4_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3", REG_MMIO, 0x2980, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU5_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3", REG_MMIO, 0x2981, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU6_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3", REG_MMIO, 0x2982, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU7_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3", REG_MMIO, 0x2983, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU8_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3", REG_MMIO, 0x2984, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU9_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3", REG_MMIO, 0x2985, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU10_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3", REG_MMIO, 0x2986, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU11_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3", REG_MMIO, 0x2987, 2, &mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3)/sizeof(mmDC_COMBOPHYTXREGS0_TX_DISP_RFU12_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0", REG_MMIO, 0x2988, 2, &mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0[0], sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0)/sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1", REG_MMIO, 0x2989, 2, &mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1)/sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2", REG_MMIO, 0x298a, 2, &mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2[0], sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2)/sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL2[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3", REG_MMIO, 0x298b, 2, &mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3[0], sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3)/sizeof(mmDC_COMBOPHYPLLREGS0_FREQ_CTRL3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE", REG_MMIO, 0x298c, 2, &mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE[0], sizeof(mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE)/sizeof(mmDC_COMBOPHYPLLREGS0_BW_CTRL_COARSE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE", REG_MMIO, 0x298d, 2, &mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE[0], sizeof(mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE)/sizeof(mmDC_COMBOPHYPLLREGS0_BW_CTRL_FINE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_CAL_CTRL", REG_MMIO, 0x298e, 2, &mmDC_COMBOPHYPLLREGS0_CAL_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS0_CAL_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS0_CAL_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_LOOP_CTRL", REG_MMIO, 0x298f, 2, &mmDC_COMBOPHYPLLREGS0_LOOP_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS0_LOOP_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS0_LOOP_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_VREG_CFG", REG_MMIO, 0x2991, 2, &mmDC_COMBOPHYPLLREGS0_VREG_CFG[0], sizeof(mmDC_COMBOPHYPLLREGS0_VREG_CFG)/sizeof(mmDC_COMBOPHYPLLREGS0_VREG_CFG[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_OBSERVE0", REG_MMIO, 0x2992, 2, &mmDC_COMBOPHYPLLREGS0_OBSERVE0[0], sizeof(mmDC_COMBOPHYPLLREGS0_OBSERVE0)/sizeof(mmDC_COMBOPHYPLLREGS0_OBSERVE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_OBSERVE1", REG_MMIO, 0x2993, 2, &mmDC_COMBOPHYPLLREGS0_OBSERVE1[0], sizeof(mmDC_COMBOPHYPLLREGS0_OBSERVE1)/sizeof(mmDC_COMBOPHYPLLREGS0_OBSERVE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_DFT_OUT", REG_MMIO, 0x2994, 2, &mmDC_COMBOPHYPLLREGS0_DFT_OUT[0], sizeof(mmDC_COMBOPHYPLLREGS0_DFT_OUT)/sizeof(mmDC_COMBOPHYPLLREGS0_DFT_OUT[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL1", REG_MMIO, 0x29c6, 2, &mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL1)/sizeof(mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL", REG_MMIO, 0x29c7, 2, &mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL[0], sizeof(mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL)/sizeof(mmDC_COMBOPHYPLLREGS0_PLL_WRAP_CNTRL[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x2a00, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x2a01, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2a02, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2a03, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x2a04, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x2a05, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x2a06, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x2a07, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x2a08, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x2a09, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x2a0a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x2a0b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x2a0c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x2a0d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x2a0e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x2a0f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x2a10, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x2a11, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x2a12, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x2a13, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x2a14, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x2a15, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x2a16, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x2a17, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x2a18, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x2a19, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x2a1a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x2a1b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x2a1c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x2a1d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x2a1e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x2a1f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x2a20, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x2a21, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x2a22, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x2a23, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x2a24, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x2a25, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x2a26, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x2a27, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x2a28, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x2a29, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x2a2a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x2a2b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x2a2c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x2a2d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x2a2e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x2a2f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x2a30, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x2a31, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x2a32, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x2a33, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x2a34, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x2a35, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x2a36, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x2a37, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x2a38, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x2a39, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x2a3a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x2a3b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x2a3c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x2a3d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x2a3e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x2a3f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x2a40, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x2a41, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x2a42, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x2a43, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x2a44, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x2a45, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x2a46, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x2a47, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x2a48, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x2a49, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x2a4a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x2a4b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x2a4c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x2a4d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x2a4e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x2a4f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x2a50, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x2a51, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x2a52, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x2a53, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x2a54, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x2a55, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x2a56, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x2a57, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x2a58, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x2a59, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x2a5a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x2a5b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x2a5c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x2a5d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x2a5e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x2a5f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x2a60, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x2a61, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x2a62, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x2a63, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x2a64, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x2a65, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x2a66, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x2a67, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x2a68, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x2a69, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x2a6a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x2a6b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x2a6c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x2a6d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x2a6e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x2a6f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x2a70, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x2a71, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x2a72, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x2a73, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x2a74, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x2a75, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x2a76, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x2a77, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x2a78, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x2a79, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x2a7a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x2a7b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x2a7c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x2a7d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x2a7e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x2a7f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x2a80, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x2a81, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x2a82, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x2a83, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x2a84, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x2a85, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x2a86, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x2a87, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x2a88, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x2a89, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x2a8a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x2a8b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x2a8c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x2a8d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x2a8e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x2a8f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x2a90, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x2a91, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x2a92, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x2a93, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x2a94, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x2a95, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x2a96, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x2a97, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x2a98, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x2a99, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x2a9a, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x2a9b, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x2a9c, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x2a9d, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x2a9e, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x2a9f, 2, &mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCIO_UNIPHY1_UNIPHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_FUSE1", REG_MMIO, 0x2a00, 2, &mmDC_COMBOPHYCMREGS1_COMMON_FUSE1[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_FUSE1)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_FUSE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_FUSE2", REG_MMIO, 0x2a01, 2, &mmDC_COMBOPHYCMREGS1_COMMON_FUSE2[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_FUSE2)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_FUSE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_FUSE3", REG_MMIO, 0x2a02, 2, &mmDC_COMBOPHYCMREGS1_COMMON_FUSE3[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_FUSE3)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_FUSE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM", REG_MMIO, 0x2a03, 2, &mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_MAR_DEEMPH_NOM[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT", REG_MMIO, 0x2a04, 2, &mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_LANE_PWRMGMT[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL", REG_MMIO, 0x2a05, 2, &mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_TXCNTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_TMDP", REG_MMIO, 0x2a06, 2, &mmDC_COMBOPHYCMREGS1_COMMON_TMDP[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_TMDP)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_TMDP[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS", REG_MMIO, 0x2a07, 2, &mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_LANE_RESETS[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL", REG_MMIO, 0x2a08, 2, &mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_ZCALCODE_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1", REG_MMIO, 0x2a09, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2", REG_MMIO, 0x2a0a, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3", REG_MMIO, 0x2a0b, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4", REG_MMIO, 0x2a0c, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU4[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5", REG_MMIO, 0x2a0d, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU5[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6", REG_MMIO, 0x2a0e, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU6[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7", REG_MMIO, 0x2a0f, 2, &mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7[0], sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7)/sizeof(mmDC_COMBOPHYCMREGS1_COMMON_DISP_RFU7[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0", REG_MMIO, 0x2a20, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0", REG_MMIO, 0x2a21, 2, &mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0", REG_MMIO, 0x2a22, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0", REG_MMIO, 0x2a23, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0", REG_MMIO, 0x2a24, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0", REG_MMIO, 0x2a25, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0", REG_MMIO, 0x2a26, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0", REG_MMIO, 0x2a27, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0", REG_MMIO, 0x2a28, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0", REG_MMIO, 0x2a29, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0", REG_MMIO, 0x2a2a, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0", REG_MMIO, 0x2a2b, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0", REG_MMIO, 0x2a2c, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0", REG_MMIO, 0x2a2d, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0", REG_MMIO, 0x2a2e, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0", REG_MMIO, 0x2a2f, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1", REG_MMIO, 0x2a30, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1", REG_MMIO, 0x2a31, 2, &mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1", REG_MMIO, 0x2a32, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1", REG_MMIO, 0x2a33, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1", REG_MMIO, 0x2a34, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1", REG_MMIO, 0x2a35, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1", REG_MMIO, 0x2a36, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1", REG_MMIO, 0x2a37, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1", REG_MMIO, 0x2a38, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1", REG_MMIO, 0x2a39, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1", REG_MMIO, 0x2a3a, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1", REG_MMIO, 0x2a3b, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1", REG_MMIO, 0x2a3c, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1", REG_MMIO, 0x2a3d, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1", REG_MMIO, 0x2a3e, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1", REG_MMIO, 0x2a3f, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2", REG_MMIO, 0x2a40, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2", REG_MMIO, 0x2a41, 2, &mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2", REG_MMIO, 0x2a42, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2", REG_MMIO, 0x2a43, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2", REG_MMIO, 0x2a44, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2", REG_MMIO, 0x2a45, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2", REG_MMIO, 0x2a46, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2", REG_MMIO, 0x2a47, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2", REG_MMIO, 0x2a48, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2", REG_MMIO, 0x2a49, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2", REG_MMIO, 0x2a4a, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2", REG_MMIO, 0x2a4b, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2", REG_MMIO, 0x2a4c, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2", REG_MMIO, 0x2a4d, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2", REG_MMIO, 0x2a4e, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2", REG_MMIO, 0x2a4f, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3", REG_MMIO, 0x2a50, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_TX_CONTROL_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3", REG_MMIO, 0x2a51, 2, &mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_MARGIN_DEEMPH_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3", REG_MMIO, 0x2a52, 2, &mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_CMD_BUS_GLOBAL_FOR_TX_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3", REG_MMIO, 0x2a53, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU0_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3", REG_MMIO, 0x2a54, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU1_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3", REG_MMIO, 0x2a55, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU2_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3", REG_MMIO, 0x2a56, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU3_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3", REG_MMIO, 0x2a57, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU4_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3", REG_MMIO, 0x2a58, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU5_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3", REG_MMIO, 0x2a59, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU6_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3", REG_MMIO, 0x2a5a, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU7_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3", REG_MMIO, 0x2a5b, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU8_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3", REG_MMIO, 0x2a5c, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU9_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3", REG_MMIO, 0x2a5d, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU10_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3", REG_MMIO, 0x2a5e, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU11_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3", REG_MMIO, 0x2a5f, 2, &mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3)/sizeof(mmDC_COMBOPHYTXREGS1_TX_DISP_RFU12_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0", REG_MMIO, 0x2a60, 2, &mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0[0], sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0)/sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1", REG_MMIO, 0x2a61, 2, &mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1)/sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2", REG_MMIO, 0x2a62, 2, &mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2[0], sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2)/sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL2[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3", REG_MMIO, 0x2a63, 2, &mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3[0], sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3)/sizeof(mmDC_COMBOPHYPLLREGS1_FREQ_CTRL3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE", REG_MMIO, 0x2a64, 2, &mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE[0], sizeof(mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE)/sizeof(mmDC_COMBOPHYPLLREGS1_BW_CTRL_COARSE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE", REG_MMIO, 0x2a65, 2, &mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE[0], sizeof(mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE)/sizeof(mmDC_COMBOPHYPLLREGS1_BW_CTRL_FINE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_CAL_CTRL", REG_MMIO, 0x2a66, 2, &mmDC_COMBOPHYPLLREGS1_CAL_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS1_CAL_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS1_CAL_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_LOOP_CTRL", REG_MMIO, 0x2a67, 2, &mmDC_COMBOPHYPLLREGS1_LOOP_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS1_LOOP_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS1_LOOP_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_VREG_CFG", REG_MMIO, 0x2a69, 2, &mmDC_COMBOPHYPLLREGS1_VREG_CFG[0], sizeof(mmDC_COMBOPHYPLLREGS1_VREG_CFG)/sizeof(mmDC_COMBOPHYPLLREGS1_VREG_CFG[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_OBSERVE0", REG_MMIO, 0x2a6a, 2, &mmDC_COMBOPHYPLLREGS1_OBSERVE0[0], sizeof(mmDC_COMBOPHYPLLREGS1_OBSERVE0)/sizeof(mmDC_COMBOPHYPLLREGS1_OBSERVE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_OBSERVE1", REG_MMIO, 0x2a6b, 2, &mmDC_COMBOPHYPLLREGS1_OBSERVE1[0], sizeof(mmDC_COMBOPHYPLLREGS1_OBSERVE1)/sizeof(mmDC_COMBOPHYPLLREGS1_OBSERVE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_DFT_OUT", REG_MMIO, 0x2a6c, 2, &mmDC_COMBOPHYPLLREGS1_DFT_OUT[0], sizeof(mmDC_COMBOPHYPLLREGS1_DFT_OUT)/sizeof(mmDC_COMBOPHYPLLREGS1_DFT_OUT[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL1", REG_MMIO, 0x2a9e, 2, &mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL1)/sizeof(mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL", REG_MMIO, 0x2a9f, 2, &mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL[0], sizeof(mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL)/sizeof(mmDC_COMBOPHYPLLREGS1_PLL_WRAP_CNTRL[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x2ad8, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x2ad9, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2ada, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2adb, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x2adc, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x2add, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x2ade, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x2adf, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x2ae0, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x2ae1, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x2ae2, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x2ae3, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x2ae4, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x2ae5, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x2ae6, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x2ae7, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x2ae8, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x2ae9, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x2aea, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x2aeb, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x2aec, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x2aed, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x2aee, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x2aef, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x2af0, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x2af1, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x2af2, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x2af3, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x2af4, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x2af5, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x2af6, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x2af7, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x2af8, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x2af9, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x2afa, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x2afb, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x2afc, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x2afd, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x2afe, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x2aff, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x2b00, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x2b01, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x2b02, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x2b03, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x2b04, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x2b05, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x2b06, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x2b07, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x2b08, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x2b09, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x2b0a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x2b0b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x2b0c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x2b0d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x2b0e, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x2b0f, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x2b10, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x2b11, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x2b12, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x2b13, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x2b14, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x2b15, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x2b16, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x2b17, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x2b18, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x2b19, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x2b1a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x2b1b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x2b1c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x2b1d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x2b1e, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x2b1f, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x2b20, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x2b21, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x2b22, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x2b23, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x2b24, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x2b25, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x2b26, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x2b27, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x2b28, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x2b29, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x2b2a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x2b2b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x2b2c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x2b2d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x2b2e, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x2b2f, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x2b30, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x2b31, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x2b32, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x2b33, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x2b34, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x2b35, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x2b36, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x2b37, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x2b38, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x2b39, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x2b3a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x2b3b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x2b3c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x2b3d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x2b3e, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x2b3f, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x2b40, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x2b41, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x2b42, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x2b43, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x2b44, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x2b45, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x2b46, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x2b47, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x2b48, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x2b49, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x2b4a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x2b4b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x2b4c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x2b4d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x2b4e, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x2b4f, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x2b50, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x2b51, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x2b52, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x2b53, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x2b54, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x2b55, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x2b56, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x2b57, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x2b58, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x2b59, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x2b5a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x2b5b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x2b5c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x2b5d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x2b5e, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x2b5f, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x2b60, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x2b61, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x2b62, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x2b63, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x2b64, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x2b65, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x2b66, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x2b67, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x2b68, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x2b69, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x2b6a, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x2b6b, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x2b6c, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x2b6d, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x2b6e, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x2b6f, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x2b70, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x2b71, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x2b72, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x2b73, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x2b74, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x2b75, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x2b76, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x2b77, 2, &mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCIO_UNIPHY2_UNIPHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_FUSE1", REG_MMIO, 0x2ad8, 2, &mmDC_COMBOPHYCMREGS2_COMMON_FUSE1[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_FUSE1)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_FUSE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_FUSE2", REG_MMIO, 0x2ad9, 2, &mmDC_COMBOPHYCMREGS2_COMMON_FUSE2[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_FUSE2)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_FUSE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_FUSE3", REG_MMIO, 0x2ada, 2, &mmDC_COMBOPHYCMREGS2_COMMON_FUSE3[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_FUSE3)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_FUSE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM", REG_MMIO, 0x2adb, 2, &mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_MAR_DEEMPH_NOM[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT", REG_MMIO, 0x2adc, 2, &mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_LANE_PWRMGMT[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL", REG_MMIO, 0x2add, 2, &mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_TXCNTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_TMDP", REG_MMIO, 0x2ade, 2, &mmDC_COMBOPHYCMREGS2_COMMON_TMDP[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_TMDP)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_TMDP[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS", REG_MMIO, 0x2adf, 2, &mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_LANE_RESETS[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL", REG_MMIO, 0x2ae0, 2, &mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_ZCALCODE_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1", REG_MMIO, 0x2ae1, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2", REG_MMIO, 0x2ae2, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3", REG_MMIO, 0x2ae3, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4", REG_MMIO, 0x2ae4, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU4[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5", REG_MMIO, 0x2ae5, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU5[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6", REG_MMIO, 0x2ae6, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU6[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7", REG_MMIO, 0x2ae7, 2, &mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7[0], sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7)/sizeof(mmDC_COMBOPHYCMREGS2_COMMON_DISP_RFU7[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0", REG_MMIO, 0x2af8, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0", REG_MMIO, 0x2af9, 2, &mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0", REG_MMIO, 0x2afa, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0", REG_MMIO, 0x2afb, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0", REG_MMIO, 0x2afc, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0", REG_MMIO, 0x2afd, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0", REG_MMIO, 0x2afe, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0", REG_MMIO, 0x2aff, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0", REG_MMIO, 0x2b00, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0", REG_MMIO, 0x2b01, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0", REG_MMIO, 0x2b02, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0", REG_MMIO, 0x2b03, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0", REG_MMIO, 0x2b04, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0", REG_MMIO, 0x2b05, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0", REG_MMIO, 0x2b06, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0", REG_MMIO, 0x2b07, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1", REG_MMIO, 0x2b08, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1", REG_MMIO, 0x2b09, 2, &mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1", REG_MMIO, 0x2b0a, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1", REG_MMIO, 0x2b0b, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1", REG_MMIO, 0x2b0c, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1", REG_MMIO, 0x2b0d, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1", REG_MMIO, 0x2b0e, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1", REG_MMIO, 0x2b0f, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1", REG_MMIO, 0x2b10, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1", REG_MMIO, 0x2b11, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1", REG_MMIO, 0x2b12, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1", REG_MMIO, 0x2b13, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1", REG_MMIO, 0x2b14, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1", REG_MMIO, 0x2b15, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1", REG_MMIO, 0x2b16, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1", REG_MMIO, 0x2b17, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2", REG_MMIO, 0x2b18, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2", REG_MMIO, 0x2b19, 2, &mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2", REG_MMIO, 0x2b1a, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2", REG_MMIO, 0x2b1b, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2", REG_MMIO, 0x2b1c, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2", REG_MMIO, 0x2b1d, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2", REG_MMIO, 0x2b1e, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2", REG_MMIO, 0x2b1f, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2", REG_MMIO, 0x2b20, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2", REG_MMIO, 0x2b21, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2", REG_MMIO, 0x2b22, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2", REG_MMIO, 0x2b23, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2", REG_MMIO, 0x2b24, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2", REG_MMIO, 0x2b25, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2", REG_MMIO, 0x2b26, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2", REG_MMIO, 0x2b27, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3", REG_MMIO, 0x2b28, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_TX_CONTROL_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3", REG_MMIO, 0x2b29, 2, &mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_MARGIN_DEEMPH_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3", REG_MMIO, 0x2b2a, 2, &mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_CMD_BUS_GLOBAL_FOR_TX_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3", REG_MMIO, 0x2b2b, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU0_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3", REG_MMIO, 0x2b2c, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU1_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3", REG_MMIO, 0x2b2d, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU2_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3", REG_MMIO, 0x2b2e, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU3_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3", REG_MMIO, 0x2b2f, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU4_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3", REG_MMIO, 0x2b30, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU5_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3", REG_MMIO, 0x2b31, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU6_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3", REG_MMIO, 0x2b32, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU7_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3", REG_MMIO, 0x2b33, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU8_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3", REG_MMIO, 0x2b34, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU9_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3", REG_MMIO, 0x2b35, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU10_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3", REG_MMIO, 0x2b36, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU11_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3", REG_MMIO, 0x2b37, 2, &mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3)/sizeof(mmDC_COMBOPHYTXREGS2_TX_DISP_RFU12_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0", REG_MMIO, 0x2b38, 2, &mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0[0], sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0)/sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1", REG_MMIO, 0x2b39, 2, &mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1)/sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2", REG_MMIO, 0x2b3a, 2, &mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2[0], sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2)/sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL2[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3", REG_MMIO, 0x2b3b, 2, &mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3[0], sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3)/sizeof(mmDC_COMBOPHYPLLREGS2_FREQ_CTRL3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE", REG_MMIO, 0x2b3c, 2, &mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE[0], sizeof(mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE)/sizeof(mmDC_COMBOPHYPLLREGS2_BW_CTRL_COARSE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE", REG_MMIO, 0x2b3d, 2, &mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE[0], sizeof(mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE)/sizeof(mmDC_COMBOPHYPLLREGS2_BW_CTRL_FINE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_CAL_CTRL", REG_MMIO, 0x2b3e, 2, &mmDC_COMBOPHYPLLREGS2_CAL_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS2_CAL_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS2_CAL_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_LOOP_CTRL", REG_MMIO, 0x2b3f, 2, &mmDC_COMBOPHYPLLREGS2_LOOP_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS2_LOOP_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS2_LOOP_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_VREG_CFG", REG_MMIO, 0x2b41, 2, &mmDC_COMBOPHYPLLREGS2_VREG_CFG[0], sizeof(mmDC_COMBOPHYPLLREGS2_VREG_CFG)/sizeof(mmDC_COMBOPHYPLLREGS2_VREG_CFG[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_OBSERVE0", REG_MMIO, 0x2b42, 2, &mmDC_COMBOPHYPLLREGS2_OBSERVE0[0], sizeof(mmDC_COMBOPHYPLLREGS2_OBSERVE0)/sizeof(mmDC_COMBOPHYPLLREGS2_OBSERVE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_OBSERVE1", REG_MMIO, 0x2b43, 2, &mmDC_COMBOPHYPLLREGS2_OBSERVE1[0], sizeof(mmDC_COMBOPHYPLLREGS2_OBSERVE1)/sizeof(mmDC_COMBOPHYPLLREGS2_OBSERVE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_DFT_OUT", REG_MMIO, 0x2b44, 2, &mmDC_COMBOPHYPLLREGS2_DFT_OUT[0], sizeof(mmDC_COMBOPHYPLLREGS2_DFT_OUT)/sizeof(mmDC_COMBOPHYPLLREGS2_DFT_OUT[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL1", REG_MMIO, 0x2b76, 2, &mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL1)/sizeof(mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL", REG_MMIO, 0x2b77, 2, &mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL[0], sizeof(mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL)/sizeof(mmDC_COMBOPHYPLLREGS2_PLL_WRAP_CNTRL[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0", REG_MMIO, 0x2bb0, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1", REG_MMIO, 0x2bb1, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2bb2, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2bb3, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4", REG_MMIO, 0x2bb4, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5", REG_MMIO, 0x2bb5, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED5[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6", REG_MMIO, 0x2bb6, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED6[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7", REG_MMIO, 0x2bb7, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED7[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8", REG_MMIO, 0x2bb8, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED8[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9", REG_MMIO, 0x2bb9, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED9[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10", REG_MMIO, 0x2bba, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED10[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11", REG_MMIO, 0x2bbb, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED11[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12", REG_MMIO, 0x2bbc, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED12[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13", REG_MMIO, 0x2bbd, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED13[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14", REG_MMIO, 0x2bbe, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED14[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15", REG_MMIO, 0x2bbf, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED15[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16", REG_MMIO, 0x2bc0, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED16[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17", REG_MMIO, 0x2bc1, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED17[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18", REG_MMIO, 0x2bc2, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED18[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19", REG_MMIO, 0x2bc3, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED19[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20", REG_MMIO, 0x2bc4, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED20[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21", REG_MMIO, 0x2bc5, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED21[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22", REG_MMIO, 0x2bc6, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED22[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23", REG_MMIO, 0x2bc7, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED23[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24", REG_MMIO, 0x2bc8, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED24[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25", REG_MMIO, 0x2bc9, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED25[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26", REG_MMIO, 0x2bca, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED26[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27", REG_MMIO, 0x2bcb, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED27[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28", REG_MMIO, 0x2bcc, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED28[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29", REG_MMIO, 0x2bcd, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED29[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30", REG_MMIO, 0x2bce, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED30[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31", REG_MMIO, 0x2bcf, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED31[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32", REG_MMIO, 0x2bd0, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED32[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33", REG_MMIO, 0x2bd1, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED33[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34", REG_MMIO, 0x2bd2, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED34[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35", REG_MMIO, 0x2bd3, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED35[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36", REG_MMIO, 0x2bd4, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED36[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37", REG_MMIO, 0x2bd5, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED37[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38", REG_MMIO, 0x2bd6, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED38[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39", REG_MMIO, 0x2bd7, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED39[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40", REG_MMIO, 0x2bd8, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED40[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41", REG_MMIO, 0x2bd9, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED41[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42", REG_MMIO, 0x2bda, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED42[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43", REG_MMIO, 0x2bdb, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED43[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44", REG_MMIO, 0x2bdc, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED44[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45", REG_MMIO, 0x2bdd, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED45[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46", REG_MMIO, 0x2bde, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED46[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47", REG_MMIO, 0x2bdf, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED47[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48", REG_MMIO, 0x2be0, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED48[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49", REG_MMIO, 0x2be1, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED49[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50", REG_MMIO, 0x2be2, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED50[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51", REG_MMIO, 0x2be3, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED51[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52", REG_MMIO, 0x2be4, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED52[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53", REG_MMIO, 0x2be5, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED53[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54", REG_MMIO, 0x2be6, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED54[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55", REG_MMIO, 0x2be7, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED55[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56", REG_MMIO, 0x2be8, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED56[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57", REG_MMIO, 0x2be9, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED57[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58", REG_MMIO, 0x2bea, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED58[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59", REG_MMIO, 0x2beb, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED59[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60", REG_MMIO, 0x2bec, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED60[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61", REG_MMIO, 0x2bed, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED61[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62", REG_MMIO, 0x2bee, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED62[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63", REG_MMIO, 0x2bef, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED63[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64", REG_MMIO, 0x2bf0, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED64[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65", REG_MMIO, 0x2bf1, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED65[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66", REG_MMIO, 0x2bf2, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED66[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67", REG_MMIO, 0x2bf3, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED67[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68", REG_MMIO, 0x2bf4, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED68[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69", REG_MMIO, 0x2bf5, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED69[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70", REG_MMIO, 0x2bf6, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED70[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71", REG_MMIO, 0x2bf7, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED71[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72", REG_MMIO, 0x2bf8, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED72[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73", REG_MMIO, 0x2bf9, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED73[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74", REG_MMIO, 0x2bfa, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED74[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75", REG_MMIO, 0x2bfb, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED75[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76", REG_MMIO, 0x2bfc, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED76[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77", REG_MMIO, 0x2bfd, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED77[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78", REG_MMIO, 0x2bfe, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED78[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79", REG_MMIO, 0x2bff, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED79[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80", REG_MMIO, 0x2c00, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED80[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81", REG_MMIO, 0x2c01, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED81[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82", REG_MMIO, 0x2c02, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED82[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83", REG_MMIO, 0x2c03, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED83[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84", REG_MMIO, 0x2c04, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED84[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85", REG_MMIO, 0x2c05, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED85[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86", REG_MMIO, 0x2c06, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED86[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87", REG_MMIO, 0x2c07, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED87[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88", REG_MMIO, 0x2c08, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED88[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89", REG_MMIO, 0x2c09, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED89[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90", REG_MMIO, 0x2c0a, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED90[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91", REG_MMIO, 0x2c0b, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED91[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92", REG_MMIO, 0x2c0c, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED92[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93", REG_MMIO, 0x2c0d, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED93[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94", REG_MMIO, 0x2c0e, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED94[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95", REG_MMIO, 0x2c0f, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED95[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96", REG_MMIO, 0x2c10, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED96[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97", REG_MMIO, 0x2c11, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED97[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98", REG_MMIO, 0x2c12, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED98[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99", REG_MMIO, 0x2c13, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED99[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100", REG_MMIO, 0x2c14, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED100[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101", REG_MMIO, 0x2c15, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED101[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102", REG_MMIO, 0x2c16, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED102[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103", REG_MMIO, 0x2c17, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED103[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104", REG_MMIO, 0x2c18, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED104[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105", REG_MMIO, 0x2c19, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED105[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106", REG_MMIO, 0x2c1a, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED106[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107", REG_MMIO, 0x2c1b, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED107[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108", REG_MMIO, 0x2c1c, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED108[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109", REG_MMIO, 0x2c1d, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED109[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110", REG_MMIO, 0x2c1e, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED110[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111", REG_MMIO, 0x2c1f, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED111[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112", REG_MMIO, 0x2c20, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED112[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113", REG_MMIO, 0x2c21, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED113[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114", REG_MMIO, 0x2c22, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED114[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115", REG_MMIO, 0x2c23, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED115[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116", REG_MMIO, 0x2c24, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED116[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117", REG_MMIO, 0x2c25, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED117[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118", REG_MMIO, 0x2c26, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED118[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119", REG_MMIO, 0x2c27, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED119[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120", REG_MMIO, 0x2c28, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED120[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121", REG_MMIO, 0x2c29, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED121[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122", REG_MMIO, 0x2c2a, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED122[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123", REG_MMIO, 0x2c2b, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED123[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124", REG_MMIO, 0x2c2c, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED124[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125", REG_MMIO, 0x2c2d, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED125[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126", REG_MMIO, 0x2c2e, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED126[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127", REG_MMIO, 0x2c2f, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED127[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128", REG_MMIO, 0x2c30, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED128[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129", REG_MMIO, 0x2c31, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED129[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130", REG_MMIO, 0x2c32, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED130[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131", REG_MMIO, 0x2c33, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED131[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132", REG_MMIO, 0x2c34, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED132[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133", REG_MMIO, 0x2c35, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED133[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134", REG_MMIO, 0x2c36, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED134[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135", REG_MMIO, 0x2c37, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED135[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136", REG_MMIO, 0x2c38, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED136[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137", REG_MMIO, 0x2c39, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED137[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138", REG_MMIO, 0x2c3a, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED138[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139", REG_MMIO, 0x2c3b, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED139[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140", REG_MMIO, 0x2c3c, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED140[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141", REG_MMIO, 0x2c3d, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED141[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142", REG_MMIO, 0x2c3e, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED142[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143", REG_MMIO, 0x2c3f, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED143[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144", REG_MMIO, 0x2c40, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED144[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145", REG_MMIO, 0x2c41, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED145[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146", REG_MMIO, 0x2c42, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED146[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147", REG_MMIO, 0x2c43, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED147[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148", REG_MMIO, 0x2c44, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED148[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149", REG_MMIO, 0x2c45, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED149[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150", REG_MMIO, 0x2c46, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED150[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151", REG_MMIO, 0x2c47, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED151[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152", REG_MMIO, 0x2c48, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED152[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153", REG_MMIO, 0x2c49, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED153[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154", REG_MMIO, 0x2c4a, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED154[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155", REG_MMIO, 0x2c4b, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED155[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156", REG_MMIO, 0x2c4c, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED156[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157", REG_MMIO, 0x2c4d, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED157[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158", REG_MMIO, 0x2c4e, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED158[0]), 0, 0 },
	{ "mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159", REG_MMIO, 0x2c4f, 2, &mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159[0], sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159)/sizeof(mmDCIO_UNIPHY3_UNIPHY_MACRO_CNTL_RESERVED159[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_FUSE1", REG_MMIO, 0x2bb0, 2, &mmDC_COMBOPHYCMREGS3_COMMON_FUSE1[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_FUSE1)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_FUSE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_FUSE2", REG_MMIO, 0x2bb1, 2, &mmDC_COMBOPHYCMREGS3_COMMON_FUSE2[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_FUSE2)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_FUSE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_FUSE3", REG_MMIO, 0x2bb2, 2, &mmDC_COMBOPHYCMREGS3_COMMON_FUSE3[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_FUSE3)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_FUSE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM", REG_MMIO, 0x2bb3, 2, &mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_MAR_DEEMPH_NOM[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT", REG_MMIO, 0x2bb4, 2, &mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_LANE_PWRMGMT[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL", REG_MMIO, 0x2bb5, 2, &mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_TXCNTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_TMDP", REG_MMIO, 0x2bb6, 2, &mmDC_COMBOPHYCMREGS3_COMMON_TMDP[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_TMDP)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_TMDP[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS", REG_MMIO, 0x2bb7, 2, &mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_LANE_RESETS[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL", REG_MMIO, 0x2bb8, 2, &mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_ZCALCODE_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1", REG_MMIO, 0x2bb9, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU1[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2", REG_MMIO, 0x2bba, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU2[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3", REG_MMIO, 0x2bbb, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU3[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4", REG_MMIO, 0x2bbc, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU4[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5", REG_MMIO, 0x2bbd, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU5[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6", REG_MMIO, 0x2bbe, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU6[0]), 0, 0 },
	{ "mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7", REG_MMIO, 0x2bbf, 2, &mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7[0], sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7)/sizeof(mmDC_COMBOPHYCMREGS3_COMMON_DISP_RFU7[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0", REG_MMIO, 0x2bd0, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0", REG_MMIO, 0x2bd1, 2, &mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0", REG_MMIO, 0x2bd2, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0", REG_MMIO, 0x2bd3, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0", REG_MMIO, 0x2bd4, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0", REG_MMIO, 0x2bd5, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0", REG_MMIO, 0x2bd6, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0", REG_MMIO, 0x2bd7, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0", REG_MMIO, 0x2bd8, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0", REG_MMIO, 0x2bd9, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0", REG_MMIO, 0x2bda, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0", REG_MMIO, 0x2bdb, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0", REG_MMIO, 0x2bdc, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0", REG_MMIO, 0x2bdd, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0", REG_MMIO, 0x2bde, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0", REG_MMIO, 0x2bdf, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1", REG_MMIO, 0x2be0, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1", REG_MMIO, 0x2be1, 2, &mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1", REG_MMIO, 0x2be2, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1", REG_MMIO, 0x2be3, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1", REG_MMIO, 0x2be4, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1", REG_MMIO, 0x2be5, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1", REG_MMIO, 0x2be6, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1", REG_MMIO, 0x2be7, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1", REG_MMIO, 0x2be8, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1", REG_MMIO, 0x2be9, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1", REG_MMIO, 0x2bea, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1", REG_MMIO, 0x2beb, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1", REG_MMIO, 0x2bec, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1", REG_MMIO, 0x2bed, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1", REG_MMIO, 0x2bee, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1", REG_MMIO, 0x2bef, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2", REG_MMIO, 0x2bf0, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2", REG_MMIO, 0x2bf1, 2, &mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2", REG_MMIO, 0x2bf2, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2", REG_MMIO, 0x2bf3, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2", REG_MMIO, 0x2bf4, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2", REG_MMIO, 0x2bf5, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2", REG_MMIO, 0x2bf6, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2", REG_MMIO, 0x2bf7, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2", REG_MMIO, 0x2bf8, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2", REG_MMIO, 0x2bf9, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2", REG_MMIO, 0x2bfa, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2", REG_MMIO, 0x2bfb, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2", REG_MMIO, 0x2bfc, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2", REG_MMIO, 0x2bfd, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2", REG_MMIO, 0x2bfe, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2", REG_MMIO, 0x2bff, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE2[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3", REG_MMIO, 0x2c00, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_TX_CONTROL_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3", REG_MMIO, 0x2c01, 2, &mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_MARGIN_DEEMPH_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3", REG_MMIO, 0x2c02, 2, &mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_CMD_BUS_GLOBAL_FOR_TX_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3", REG_MMIO, 0x2c03, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU0_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3", REG_MMIO, 0x2c04, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU1_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3", REG_MMIO, 0x2c05, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU2_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3", REG_MMIO, 0x2c06, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU3_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3", REG_MMIO, 0x2c07, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU4_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3", REG_MMIO, 0x2c08, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU5_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3", REG_MMIO, 0x2c09, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU6_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3", REG_MMIO, 0x2c0a, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU7_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3", REG_MMIO, 0x2c0b, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU8_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3", REG_MMIO, 0x2c0c, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU9_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3", REG_MMIO, 0x2c0d, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU10_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3", REG_MMIO, 0x2c0e, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU11_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3", REG_MMIO, 0x2c0f, 2, &mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3[0], sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3)/sizeof(mmDC_COMBOPHYTXREGS3_TX_DISP_RFU12_LANE3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0", REG_MMIO, 0x2c10, 2, &mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0[0], sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0)/sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1", REG_MMIO, 0x2c11, 2, &mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1)/sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2", REG_MMIO, 0x2c12, 2, &mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2[0], sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2)/sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL2[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3", REG_MMIO, 0x2c13, 2, &mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3[0], sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3)/sizeof(mmDC_COMBOPHYPLLREGS3_FREQ_CTRL3[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE", REG_MMIO, 0x2c14, 2, &mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE[0], sizeof(mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE)/sizeof(mmDC_COMBOPHYPLLREGS3_BW_CTRL_COARSE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE", REG_MMIO, 0x2c15, 2, &mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE[0], sizeof(mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE)/sizeof(mmDC_COMBOPHYPLLREGS3_BW_CTRL_FINE[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_CAL_CTRL", REG_MMIO, 0x2c16, 2, &mmDC_COMBOPHYPLLREGS3_CAL_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS3_CAL_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS3_CAL_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_LOOP_CTRL", REG_MMIO, 0x2c17, 2, &mmDC_COMBOPHYPLLREGS3_LOOP_CTRL[0], sizeof(mmDC_COMBOPHYPLLREGS3_LOOP_CTRL)/sizeof(mmDC_COMBOPHYPLLREGS3_LOOP_CTRL[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_VREG_CFG", REG_MMIO, 0x2c19, 2, &mmDC_COMBOPHYPLLREGS3_VREG_CFG[0], sizeof(mmDC_COMBOPHYPLLREGS3_VREG_CFG)/sizeof(mmDC_COMBOPHYPLLREGS3_VREG_CFG[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_OBSERVE0", REG_MMIO, 0x2c1a, 2, &mmDC_COMBOPHYPLLREGS3_OBSERVE0[0], sizeof(mmDC_COMBOPHYPLLREGS3_OBSERVE0)/sizeof(mmDC_COMBOPHYPLLREGS3_OBSERVE0[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_OBSERVE1", REG_MMIO, 0x2c1b, 2, &mmDC_COMBOPHYPLLREGS3_OBSERVE1[0], sizeof(mmDC_COMBOPHYPLLREGS3_OBSERVE1)/sizeof(mmDC_COMBOPHYPLLREGS3_OBSERVE1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_DFT_OUT", REG_MMIO, 0x2c1c, 2, &mmDC_COMBOPHYPLLREGS3_DFT_OUT[0], sizeof(mmDC_COMBOPHYPLLREGS3_DFT_OUT)/sizeof(mmDC_COMBOPHYPLLREGS3_DFT_OUT[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL1", REG_MMIO, 0x2c4e, 2, &mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL1[0], sizeof(mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL1)/sizeof(mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL1[0]), 0, 0 },
	{ "mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL", REG_MMIO, 0x2c4f, 2, &mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL[0], sizeof(mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL)/sizeof(mmDC_COMBOPHYPLLREGS3_PLL_WRAP_CNTRL[0]), 0, 0 },
	{ "mmZCAL_MACRO_CNTL_RESERVED0", REG_MMIO, 0x2fe8, 2, &mmZCAL_MACRO_CNTL_RESERVED0[0], sizeof(mmZCAL_MACRO_CNTL_RESERVED0)/sizeof(mmZCAL_MACRO_CNTL_RESERVED0[0]), 0, 0 },
	{ "mmZCAL_MACRO_CNTL_RESERVED1", REG_MMIO, 0x2fe9, 2, &mmZCAL_MACRO_CNTL_RESERVED1[0], sizeof(mmZCAL_MACRO_CNTL_RESERVED1)/sizeof(mmZCAL_MACRO_CNTL_RESERVED1[0]), 0, 0 },
	{ "mmZCAL_MACRO_CNTL_RESERVED2", REG_MMIO, 0x2fea, 2, &mmZCAL_MACRO_CNTL_RESERVED2[0], sizeof(mmZCAL_MACRO_CNTL_RESERVED2)/sizeof(mmZCAL_MACRO_CNTL_RESERVED2[0]), 0, 0 },
	{ "mmZCAL_MACRO_CNTL_RESERVED3", REG_MMIO, 0x2feb, 2, &mmZCAL_MACRO_CNTL_RESERVED3[0], sizeof(mmZCAL_MACRO_CNTL_RESERVED3)/sizeof(mmZCAL_MACRO_CNTL_RESERVED3[0]), 0, 0 },
	{ "mmZCAL_MACRO_CNTL_RESERVED4", REG_MMIO, 0x2fec, 2, &mmZCAL_MACRO_CNTL_RESERVED4[0], sizeof(mmZCAL_MACRO_CNTL_RESERVED4)/sizeof(mmZCAL_MACRO_CNTL_RESERVED4[0]), 0, 0 },
	{ "mmCOMP_EN_CTL", REG_MMIO, 0x2fe8, 2, &mmCOMP_EN_CTL[0], sizeof(mmCOMP_EN_CTL)/sizeof(mmCOMP_EN_CTL[0]), 0, 0 },
	{ "mmCOMP_EN_DFX", REG_MMIO, 0x2fe9, 2, &mmCOMP_EN_DFX[0], sizeof(mmCOMP_EN_DFX)/sizeof(mmCOMP_EN_DFX[0]), 0, 0 },
	{ "mmZCAL_FUSES", REG_MMIO, 0x2fea, 2, &mmZCAL_FUSES[0], sizeof(mmZCAL_FUSES)/sizeof(mmZCAL_FUSES[0]), 0, 0 },
	{ "ixSEQ00", REG_SMC, 0x0000, 0, &ixSEQ00[0], sizeof(ixSEQ00)/sizeof(ixSEQ00[0]), 0, 0 },
	{ "ixSEQ01", REG_SMC, 0x0001, 0, &ixSEQ01[0], sizeof(ixSEQ01)/sizeof(ixSEQ01[0]), 0, 0 },
	{ "ixSEQ02", REG_SMC, 0x0002, 0, &ixSEQ02[0], sizeof(ixSEQ02)/sizeof(ixSEQ02[0]), 0, 0 },
	{ "ixSEQ03", REG_SMC, 0x0003, 0, &ixSEQ03[0], sizeof(ixSEQ03)/sizeof(ixSEQ03[0]), 0, 0 },
	{ "ixSEQ04", REG_SMC, 0x0004, 0, &ixSEQ04[0], sizeof(ixSEQ04)/sizeof(ixSEQ04[0]), 0, 0 },
	{ "ixCRT00", REG_SMC, 0x0000, 0, &ixCRT00[0], sizeof(ixCRT00)/sizeof(ixCRT00[0]), 0, 0 },
	{ "ixCRT01", REG_SMC, 0x0001, 0, &ixCRT01[0], sizeof(ixCRT01)/sizeof(ixCRT01[0]), 0, 0 },
	{ "ixCRT02", REG_SMC, 0x0002, 0, &ixCRT02[0], sizeof(ixCRT02)/sizeof(ixCRT02[0]), 0, 0 },
	{ "ixCRT03", REG_SMC, 0x0003, 0, &ixCRT03[0], sizeof(ixCRT03)/sizeof(ixCRT03[0]), 0, 0 },
	{ "ixCRT04", REG_SMC, 0x0004, 0, &ixCRT04[0], sizeof(ixCRT04)/sizeof(ixCRT04[0]), 0, 0 },
	{ "ixCRT05", REG_SMC, 0x0005, 0, &ixCRT05[0], sizeof(ixCRT05)/sizeof(ixCRT05[0]), 0, 0 },
	{ "ixCRT06", REG_SMC, 0x0006, 0, &ixCRT06[0], sizeof(ixCRT06)/sizeof(ixCRT06[0]), 0, 0 },
	{ "ixCRT07", REG_SMC, 0x0007, 0, &ixCRT07[0], sizeof(ixCRT07)/sizeof(ixCRT07[0]), 0, 0 },
	{ "ixCRT08", REG_SMC, 0x0008, 0, &ixCRT08[0], sizeof(ixCRT08)/sizeof(ixCRT08[0]), 0, 0 },
	{ "ixCRT09", REG_SMC, 0x0009, 0, &ixCRT09[0], sizeof(ixCRT09)/sizeof(ixCRT09[0]), 0, 0 },
	{ "ixCRT0A", REG_SMC, 0x000a, 0, &ixCRT0A[0], sizeof(ixCRT0A)/sizeof(ixCRT0A[0]), 0, 0 },
	{ "ixCRT0B", REG_SMC, 0x000b, 0, &ixCRT0B[0], sizeof(ixCRT0B)/sizeof(ixCRT0B[0]), 0, 0 },
	{ "ixCRT0C", REG_SMC, 0x000c, 0, &ixCRT0C[0], sizeof(ixCRT0C)/sizeof(ixCRT0C[0]), 0, 0 },
	{ "ixCRT0D", REG_SMC, 0x000d, 0, &ixCRT0D[0], sizeof(ixCRT0D)/sizeof(ixCRT0D[0]), 0, 0 },
	{ "ixCRT0E", REG_SMC, 0x000e, 0, &ixCRT0E[0], sizeof(ixCRT0E)/sizeof(ixCRT0E[0]), 0, 0 },
	{ "ixCRT0F", REG_SMC, 0x000f, 0, &ixCRT0F[0], sizeof(ixCRT0F)/sizeof(ixCRT0F[0]), 0, 0 },
	{ "ixCRT10", REG_SMC, 0x0010, 0, &ixCRT10[0], sizeof(ixCRT10)/sizeof(ixCRT10[0]), 0, 0 },
	{ "ixCRT11", REG_SMC, 0x0011, 0, &ixCRT11[0], sizeof(ixCRT11)/sizeof(ixCRT11[0]), 0, 0 },
	{ "ixCRT12", REG_SMC, 0x0012, 0, &ixCRT12[0], sizeof(ixCRT12)/sizeof(ixCRT12[0]), 0, 0 },
	{ "ixCRT13", REG_SMC, 0x0013, 0, &ixCRT13[0], sizeof(ixCRT13)/sizeof(ixCRT13[0]), 0, 0 },
	{ "ixCRT14", REG_SMC, 0x0014, 0, &ixCRT14[0], sizeof(ixCRT14)/sizeof(ixCRT14[0]), 0, 0 },
	{ "ixCRT15", REG_SMC, 0x0015, 0, &ixCRT15[0], sizeof(ixCRT15)/sizeof(ixCRT15[0]), 0, 0 },
	{ "ixCRT16", REG_SMC, 0x0016, 0, &ixCRT16[0], sizeof(ixCRT16)/sizeof(ixCRT16[0]), 0, 0 },
	{ "ixCRT17", REG_SMC, 0x0017, 0, &ixCRT17[0], sizeof(ixCRT17)/sizeof(ixCRT17[0]), 0, 0 },
	{ "ixCRT18", REG_SMC, 0x0018, 0, &ixCRT18[0], sizeof(ixCRT18)/sizeof(ixCRT18[0]), 0, 0 },
	{ "ixCRT1E", REG_SMC, 0x001e, 0, &ixCRT1E[0], sizeof(ixCRT1E)/sizeof(ixCRT1E[0]), 0, 0 },
	{ "ixCRT1F", REG_SMC, 0x001f, 0, &ixCRT1F[0], sizeof(ixCRT1F)/sizeof(ixCRT1F[0]), 0, 0 },
	{ "ixCRT22", REG_SMC, 0x0022, 0, &ixCRT22[0], sizeof(ixCRT22)/sizeof(ixCRT22[0]), 0, 0 },
	{ "ixGRA00", REG_SMC, 0x0000, 0, &ixGRA00[0], sizeof(ixGRA00)/sizeof(ixGRA00[0]), 0, 0 },
	{ "ixGRA01", REG_SMC, 0x0001, 0, &ixGRA01[0], sizeof(ixGRA01)/sizeof(ixGRA01[0]), 0, 0 },
	{ "ixGRA02", REG_SMC, 0x0002, 0, &ixGRA02[0], sizeof(ixGRA02)/sizeof(ixGRA02[0]), 0, 0 },
	{ "ixGRA03", REG_SMC, 0x0003, 0, &ixGRA03[0], sizeof(ixGRA03)/sizeof(ixGRA03[0]), 0, 0 },
	{ "ixGRA04", REG_SMC, 0x0004, 0, &ixGRA04[0], sizeof(ixGRA04)/sizeof(ixGRA04[0]), 0, 0 },
	{ "ixGRA05", REG_SMC, 0x0005, 0, &ixGRA05[0], sizeof(ixGRA05)/sizeof(ixGRA05[0]), 0, 0 },
	{ "ixGRA06", REG_SMC, 0x0006, 0, &ixGRA06[0], sizeof(ixGRA06)/sizeof(ixGRA06[0]), 0, 0 },
	{ "ixGRA07", REG_SMC, 0x0007, 0, &ixGRA07[0], sizeof(ixGRA07)/sizeof(ixGRA07[0]), 0, 0 },
	{ "ixGRA08", REG_SMC, 0x0008, 0, &ixGRA08[0], sizeof(ixGRA08)/sizeof(ixGRA08[0]), 0, 0 },
	{ "ixATTR00", REG_SMC, 0x0000, 0, &ixATTR00[0], sizeof(ixATTR00)/sizeof(ixATTR00[0]), 0, 0 },
	{ "ixATTR01", REG_SMC, 0x0001, 0, &ixATTR01[0], sizeof(ixATTR01)/sizeof(ixATTR01[0]), 0, 0 },
	{ "ixATTR02", REG_SMC, 0x0002, 0, &ixATTR02[0], sizeof(ixATTR02)/sizeof(ixATTR02[0]), 0, 0 },
	{ "ixATTR03", REG_SMC, 0x0003, 0, &ixATTR03[0], sizeof(ixATTR03)/sizeof(ixATTR03[0]), 0, 0 },
	{ "ixATTR04", REG_SMC, 0x0004, 0, &ixATTR04[0], sizeof(ixATTR04)/sizeof(ixATTR04[0]), 0, 0 },
	{ "ixATTR05", REG_SMC, 0x0005, 0, &ixATTR05[0], sizeof(ixATTR05)/sizeof(ixATTR05[0]), 0, 0 },
	{ "ixATTR06", REG_SMC, 0x0006, 0, &ixATTR06[0], sizeof(ixATTR06)/sizeof(ixATTR06[0]), 0, 0 },
	{ "ixATTR07", REG_SMC, 0x0007, 0, &ixATTR07[0], sizeof(ixATTR07)/sizeof(ixATTR07[0]), 0, 0 },
	{ "ixATTR08", REG_SMC, 0x0008, 0, &ixATTR08[0], sizeof(ixATTR08)/sizeof(ixATTR08[0]), 0, 0 },
	{ "ixATTR09", REG_SMC, 0x0009, 0, &ixATTR09[0], sizeof(ixATTR09)/sizeof(ixATTR09[0]), 0, 0 },
	{ "ixATTR0A", REG_SMC, 0x000a, 0, &ixATTR0A[0], sizeof(ixATTR0A)/sizeof(ixATTR0A[0]), 0, 0 },
	{ "ixATTR0B", REG_SMC, 0x000b, 0, &ixATTR0B[0], sizeof(ixATTR0B)/sizeof(ixATTR0B[0]), 0, 0 },
	{ "ixATTR0C", REG_SMC, 0x000c, 0, &ixATTR0C[0], sizeof(ixATTR0C)/sizeof(ixATTR0C[0]), 0, 0 },
	{ "ixATTR0D", REG_SMC, 0x000d, 0, &ixATTR0D[0], sizeof(ixATTR0D)/sizeof(ixATTR0D[0]), 0, 0 },
	{ "ixATTR0E", REG_SMC, 0x000e, 0, &ixATTR0E[0], sizeof(ixATTR0E)/sizeof(ixATTR0E[0]), 0, 0 },
	{ "ixATTR0F", REG_SMC, 0x000f, 0, &ixATTR0F[0], sizeof(ixATTR0F)/sizeof(ixATTR0F[0]), 0, 0 },
	{ "ixATTR10", REG_SMC, 0x0010, 0, &ixATTR10[0], sizeof(ixATTR10)/sizeof(ixATTR10[0]), 0, 0 },
	{ "ixATTR11", REG_SMC, 0x0011, 0, &ixATTR11[0], sizeof(ixATTR11)/sizeof(ixATTR11[0]), 0, 0 },
	{ "ixATTR12", REG_SMC, 0x0012, 0, &ixATTR12[0], sizeof(ixATTR12)/sizeof(ixATTR12[0]), 0, 0 },
	{ "ixATTR13", REG_SMC, 0x0013, 0, &ixATTR13[0], sizeof(ixATTR13)/sizeof(ixATTR13[0]), 0, 0 },
	{ "ixATTR14", REG_SMC, 0x0014, 0, &ixATTR14[0], sizeof(ixATTR14)/sizeof(ixATTR14[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x2200, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x2706, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x270d, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2", REG_SMC, 0x270e, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x2724, 0, &ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3", REG_SMC, 0x273e, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x2770, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x2771, 0, &ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x2f09, 0, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x2f0a, 0, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x2f0b, 0, &ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F2_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY", REG_SMC, 0x3702, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONNECTION_LIST_ENTRY[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x3707, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x3708, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x3709, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x371c, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2", REG_SMC, 0x371d, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3", REG_SMC, 0x371e, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4", REG_SMC, 0x371f, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION", REG_SMC, 0x3770, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_RESPONSE_SPEAKER_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x3771, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO", REG_SMC, 0x3772, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DOWN_MIX_INFO[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR", REG_SMC, 0x3776, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA", REG_SMC, 0x3776, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR_DATA[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE", REG_SMC, 0x3777, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL01_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE", REG_SMC, 0x3778, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL23_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE", REG_SMC, 0x3779, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL45_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE", REG_SMC, 0x377a, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL67_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC", REG_SMC, 0x377b, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LIPSYNC[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_HBR", REG_SMC, 0x377c, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_HBR[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_HBR)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_HBR[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX", REG_SMC, 0x3780, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_INDEX[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA", REG_SMC, 0x3781, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_AUDIO_SINK_INFO_DATA[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE", REG_SMC, 0x3785, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL1_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE", REG_SMC, 0x3786, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL3_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE", REG_SMC, 0x3787, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL5_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE", REG_SMC, 0x3788, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL7_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x3789, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x378a, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x378b, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x378c, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x378d, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x378e, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x378f, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x3790, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x3791, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x3792, 0, &ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZALIA_F2_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x3793, 0, &ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZALIA_F2_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x3797, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x3798, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x3799, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x379a, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x379b, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x379c, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x379d, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x379e, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x3f09, 0, &ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x3f0c, 0, &ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH", REG_SMC, 0x3f0e, 0, &ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH[0], sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH)/sizeof(ixAZALIA_F2_CODEC_PIN_PARAMETER_CONNECTION_LIST_LENGTH[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR0", REG_SMC, 0x0001, 0, &ixAUDIO_DESCRIPTOR0[0], sizeof(ixAUDIO_DESCRIPTOR0)/sizeof(ixAUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR1", REG_SMC, 0x0002, 0, &ixAUDIO_DESCRIPTOR1[0], sizeof(ixAUDIO_DESCRIPTOR1)/sizeof(ixAUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR2", REG_SMC, 0x0003, 0, &ixAUDIO_DESCRIPTOR2[0], sizeof(ixAUDIO_DESCRIPTOR2)/sizeof(ixAUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR3", REG_SMC, 0x0004, 0, &ixAUDIO_DESCRIPTOR3[0], sizeof(ixAUDIO_DESCRIPTOR3)/sizeof(ixAUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR4", REG_SMC, 0x0005, 0, &ixAUDIO_DESCRIPTOR4[0], sizeof(ixAUDIO_DESCRIPTOR4)/sizeof(ixAUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR5", REG_SMC, 0x0006, 0, &ixAUDIO_DESCRIPTOR5[0], sizeof(ixAUDIO_DESCRIPTOR5)/sizeof(ixAUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR6", REG_SMC, 0x0007, 0, &ixAUDIO_DESCRIPTOR6[0], sizeof(ixAUDIO_DESCRIPTOR6)/sizeof(ixAUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR7", REG_SMC, 0x0008, 0, &ixAUDIO_DESCRIPTOR7[0], sizeof(ixAUDIO_DESCRIPTOR7)/sizeof(ixAUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR8", REG_SMC, 0x0009, 0, &ixAUDIO_DESCRIPTOR8[0], sizeof(ixAUDIO_DESCRIPTOR8)/sizeof(ixAUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR9", REG_SMC, 0x000a, 0, &ixAUDIO_DESCRIPTOR9[0], sizeof(ixAUDIO_DESCRIPTOR9)/sizeof(ixAUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR10", REG_SMC, 0x000b, 0, &ixAUDIO_DESCRIPTOR10[0], sizeof(ixAUDIO_DESCRIPTOR10)/sizeof(ixAUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR11", REG_SMC, 0x000c, 0, &ixAUDIO_DESCRIPTOR11[0], sizeof(ixAUDIO_DESCRIPTOR11)/sizeof(ixAUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR12", REG_SMC, 0x000d, 0, &ixAUDIO_DESCRIPTOR12[0], sizeof(ixAUDIO_DESCRIPTOR12)/sizeof(ixAUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAUDIO_DESCRIPTOR13", REG_SMC, 0x000e, 0, &ixAUDIO_DESCRIPTOR13[0], sizeof(ixAUDIO_DESCRIPTOR13)/sizeof(ixAUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID", REG_SMC, 0x0000, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_MANUFACTURER_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID", REG_SMC, 0x0001, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PRODUCT_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN", REG_SMC, 0x0002, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_SINK_DESCRIPTION_LEN[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0", REG_SMC, 0x0003, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID0[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1", REG_SMC, 0x0004, 0, &ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1[0], sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1)/sizeof(ixAZALIA_F2_CODEC_PIN_CONTROL_PORTID1[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION0", REG_SMC, 0x0005, 0, &ixSINK_DESCRIPTION0[0], sizeof(ixSINK_DESCRIPTION0)/sizeof(ixSINK_DESCRIPTION0[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION1", REG_SMC, 0x0006, 0, &ixSINK_DESCRIPTION1[0], sizeof(ixSINK_DESCRIPTION1)/sizeof(ixSINK_DESCRIPTION1[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION2", REG_SMC, 0x0007, 0, &ixSINK_DESCRIPTION2[0], sizeof(ixSINK_DESCRIPTION2)/sizeof(ixSINK_DESCRIPTION2[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION3", REG_SMC, 0x0008, 0, &ixSINK_DESCRIPTION3[0], sizeof(ixSINK_DESCRIPTION3)/sizeof(ixSINK_DESCRIPTION3[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION4", REG_SMC, 0x0009, 0, &ixSINK_DESCRIPTION4[0], sizeof(ixSINK_DESCRIPTION4)/sizeof(ixSINK_DESCRIPTION4[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION5", REG_SMC, 0x000a, 0, &ixSINK_DESCRIPTION5[0], sizeof(ixSINK_DESCRIPTION5)/sizeof(ixSINK_DESCRIPTION5[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION6", REG_SMC, 0x000b, 0, &ixSINK_DESCRIPTION6[0], sizeof(ixSINK_DESCRIPTION6)/sizeof(ixSINK_DESCRIPTION6[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION7", REG_SMC, 0x000c, 0, &ixSINK_DESCRIPTION7[0], sizeof(ixSINK_DESCRIPTION7)/sizeof(ixSINK_DESCRIPTION7[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION8", REG_SMC, 0x000d, 0, &ixSINK_DESCRIPTION8[0], sizeof(ixSINK_DESCRIPTION8)/sizeof(ixSINK_DESCRIPTION8[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION9", REG_SMC, 0x000e, 0, &ixSINK_DESCRIPTION9[0], sizeof(ixSINK_DESCRIPTION9)/sizeof(ixSINK_DESCRIPTION9[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION10", REG_SMC, 0x000f, 0, &ixSINK_DESCRIPTION10[0], sizeof(ixSINK_DESCRIPTION10)/sizeof(ixSINK_DESCRIPTION10[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION11", REG_SMC, 0x0010, 0, &ixSINK_DESCRIPTION11[0], sizeof(ixSINK_DESCRIPTION11)/sizeof(ixSINK_DESCRIPTION11[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION12", REG_SMC, 0x0011, 0, &ixSINK_DESCRIPTION12[0], sizeof(ixSINK_DESCRIPTION12)/sizeof(ixSINK_DESCRIPTION12[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION13", REG_SMC, 0x0012, 0, &ixSINK_DESCRIPTION13[0], sizeof(ixSINK_DESCRIPTION13)/sizeof(ixSINK_DESCRIPTION13[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION14", REG_SMC, 0x0013, 0, &ixSINK_DESCRIPTION14[0], sizeof(ixSINK_DESCRIPTION14)/sizeof(ixSINK_DESCRIPTION14[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION15", REG_SMC, 0x0014, 0, &ixSINK_DESCRIPTION15[0], sizeof(ixSINK_DESCRIPTION15)/sizeof(ixSINK_DESCRIPTION15[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION16", REG_SMC, 0x0015, 0, &ixSINK_DESCRIPTION16[0], sizeof(ixSINK_DESCRIPTION16)/sizeof(ixSINK_DESCRIPTION16[0]), 0, 0 },
	{ "ixSINK_DESCRIPTION17", REG_SMC, 0x0016, 0, &ixSINK_DESCRIPTION17[0], sizeof(ixSINK_DESCRIPTION17)/sizeof(ixSINK_DESCRIPTION17[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL0", REG_SMC, 0x0000, 0, &ixAZALIA_INPUT_CRC0_CHANNEL0[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL0)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL0[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL1", REG_SMC, 0x0001, 0, &ixAZALIA_INPUT_CRC0_CHANNEL1[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL1)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL1[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL2", REG_SMC, 0x0002, 0, &ixAZALIA_INPUT_CRC0_CHANNEL2[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL2)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL2[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL3", REG_SMC, 0x0003, 0, &ixAZALIA_INPUT_CRC0_CHANNEL3[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL3)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL3[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL4", REG_SMC, 0x0004, 0, &ixAZALIA_INPUT_CRC0_CHANNEL4[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL4)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL4[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL5", REG_SMC, 0x0005, 0, &ixAZALIA_INPUT_CRC0_CHANNEL5[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL5)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL5[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL6", REG_SMC, 0x0006, 0, &ixAZALIA_INPUT_CRC0_CHANNEL6[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL6)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL6[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC0_CHANNEL7", REG_SMC, 0x0007, 0, &ixAZALIA_INPUT_CRC0_CHANNEL7[0], sizeof(ixAZALIA_INPUT_CRC0_CHANNEL7)/sizeof(ixAZALIA_INPUT_CRC0_CHANNEL7[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL0", REG_SMC, 0x0000, 0, &ixAZALIA_INPUT_CRC1_CHANNEL0[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL0)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL0[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL1", REG_SMC, 0x0001, 0, &ixAZALIA_INPUT_CRC1_CHANNEL1[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL1)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL1[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL2", REG_SMC, 0x0002, 0, &ixAZALIA_INPUT_CRC1_CHANNEL2[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL2)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL2[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL3", REG_SMC, 0x0003, 0, &ixAZALIA_INPUT_CRC1_CHANNEL3[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL3)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL3[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL4", REG_SMC, 0x0004, 0, &ixAZALIA_INPUT_CRC1_CHANNEL4[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL4)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL4[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL5", REG_SMC, 0x0005, 0, &ixAZALIA_INPUT_CRC1_CHANNEL5[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL5)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL5[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL6", REG_SMC, 0x0006, 0, &ixAZALIA_INPUT_CRC1_CHANNEL6[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL6)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL6[0]), 0, 0 },
	{ "ixAZALIA_INPUT_CRC1_CHANNEL7", REG_SMC, 0x0007, 0, &ixAZALIA_INPUT_CRC1_CHANNEL7[0], sizeof(ixAZALIA_INPUT_CRC1_CHANNEL7)/sizeof(ixAZALIA_INPUT_CRC1_CHANNEL7[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL0", REG_SMC, 0x0000, 0, &ixAZALIA_CRC0_CHANNEL0[0], sizeof(ixAZALIA_CRC0_CHANNEL0)/sizeof(ixAZALIA_CRC0_CHANNEL0[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL1", REG_SMC, 0x0001, 0, &ixAZALIA_CRC0_CHANNEL1[0], sizeof(ixAZALIA_CRC0_CHANNEL1)/sizeof(ixAZALIA_CRC0_CHANNEL1[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL2", REG_SMC, 0x0002, 0, &ixAZALIA_CRC0_CHANNEL2[0], sizeof(ixAZALIA_CRC0_CHANNEL2)/sizeof(ixAZALIA_CRC0_CHANNEL2[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL3", REG_SMC, 0x0003, 0, &ixAZALIA_CRC0_CHANNEL3[0], sizeof(ixAZALIA_CRC0_CHANNEL3)/sizeof(ixAZALIA_CRC0_CHANNEL3[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL4", REG_SMC, 0x0004, 0, &ixAZALIA_CRC0_CHANNEL4[0], sizeof(ixAZALIA_CRC0_CHANNEL4)/sizeof(ixAZALIA_CRC0_CHANNEL4[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL5", REG_SMC, 0x0005, 0, &ixAZALIA_CRC0_CHANNEL5[0], sizeof(ixAZALIA_CRC0_CHANNEL5)/sizeof(ixAZALIA_CRC0_CHANNEL5[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL6", REG_SMC, 0x0006, 0, &ixAZALIA_CRC0_CHANNEL6[0], sizeof(ixAZALIA_CRC0_CHANNEL6)/sizeof(ixAZALIA_CRC0_CHANNEL6[0]), 0, 0 },
	{ "ixAZALIA_CRC0_CHANNEL7", REG_SMC, 0x0007, 0, &ixAZALIA_CRC0_CHANNEL7[0], sizeof(ixAZALIA_CRC0_CHANNEL7)/sizeof(ixAZALIA_CRC0_CHANNEL7[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL0", REG_SMC, 0x0000, 0, &ixAZALIA_CRC1_CHANNEL0[0], sizeof(ixAZALIA_CRC1_CHANNEL0)/sizeof(ixAZALIA_CRC1_CHANNEL0[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL1", REG_SMC, 0x0001, 0, &ixAZALIA_CRC1_CHANNEL1[0], sizeof(ixAZALIA_CRC1_CHANNEL1)/sizeof(ixAZALIA_CRC1_CHANNEL1[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL2", REG_SMC, 0x0002, 0, &ixAZALIA_CRC1_CHANNEL2[0], sizeof(ixAZALIA_CRC1_CHANNEL2)/sizeof(ixAZALIA_CRC1_CHANNEL2[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL3", REG_SMC, 0x0003, 0, &ixAZALIA_CRC1_CHANNEL3[0], sizeof(ixAZALIA_CRC1_CHANNEL3)/sizeof(ixAZALIA_CRC1_CHANNEL3[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL4", REG_SMC, 0x0004, 0, &ixAZALIA_CRC1_CHANNEL4[0], sizeof(ixAZALIA_CRC1_CHANNEL4)/sizeof(ixAZALIA_CRC1_CHANNEL4[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL5", REG_SMC, 0x0005, 0, &ixAZALIA_CRC1_CHANNEL5[0], sizeof(ixAZALIA_CRC1_CHANNEL5)/sizeof(ixAZALIA_CRC1_CHANNEL5[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL6", REG_SMC, 0x0006, 0, &ixAZALIA_CRC1_CHANNEL6[0], sizeof(ixAZALIA_CRC1_CHANNEL6)/sizeof(ixAZALIA_CRC1_CHANNEL6[0]), 0, 0 },
	{ "ixAZALIA_CRC1_CHANNEL7", REG_SMC, 0x0007, 0, &ixAZALIA_CRC1_CHANNEL7[0], sizeof(ixAZALIA_CRC1_CHANNEL7)/sizeof(ixAZALIA_CRC1_CHANNEL7[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x6200, 0, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x6706, 0, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x670d, 0, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x6f09, 0, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x6f0a, 0, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x6f0b, 0, &ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F2_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x7707, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x7708, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x7709, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x771c, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2", REG_SMC, 0x771d, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3", REG_SMC, 0x771e, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4", REG_SMC, 0x771f, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT_4[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x7771, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE", REG_SMC, 0x7777, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL0_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE", REG_SMC, 0x7778, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL2_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE", REG_SMC, 0x7779, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL4_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE", REG_SMC, 0x777a, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL6_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR", REG_SMC, 0x777c, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_HBR[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE", REG_SMC, 0x7785, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL1_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE", REG_SMC, 0x7786, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL3_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE", REG_SMC, 0x7787, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL5_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE", REG_SMC, 0x7788, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL7_ENABLE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x7798, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x7799, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x779a, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x779b, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x779c, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L", REG_SMC, 0x779d, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_L[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H", REG_SMC, 0x779e, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_CONTROL_CHANNEL_STATUS_H[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x7f09, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x7f0c, 0, &ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZALIA_F2_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID", REG_SMC, 0x0f00, 0, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_VENDOR_AND_DEVICE_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID", REG_SMC, 0x0f02, 0, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_REVISION_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT", REG_SMC, 0x0f04, 0, &ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT[0], sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT)/sizeof(ixAZALIA_F2_CODEC_ROOT_PARAMETER_SUBORDINATE_NODE_COUNT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE", REG_SMC, 0x1705, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_POWER_STATE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID", REG_SMC, 0x1720, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2", REG_SMC, 0x1721, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_2[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3", REG_SMC, 0x1722, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_3[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4", REG_SMC, 0x1723, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESPONSE_SUBSYSTEM_ID_4[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION", REG_SMC, 0x1770, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_CONVERTER_SYNCHRONIZATION[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET", REG_SMC, 0x17ff, 0, &ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_CONTROL_RESET[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT", REG_SMC, 0x1f04, 0, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUBORDINATE_NODE_COUNT[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE", REG_SMC, 0x1f05, 0, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_GROUP_TYPE[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x1f0a, 0, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS", REG_SMC, 0x1f0b, 0, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES", REG_SMC, 0x1f0f, 0, &ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES[0], sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES)/sizeof(ixAZALIA_F2_CODEC_FUNCTION_PARAMETER_POWER_STATES[0]), 0, 0 },
	{ "ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM0_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM0_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM0_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM0_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM0_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM1_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM1_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM1_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM1_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM1_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM2_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM2_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM2_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM2_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM2_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM3_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM3_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM3_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM3_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM3_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM4_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM4_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM4_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM4_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM4_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM5_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM5_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM5_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM5_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM5_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM6_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM6_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM6_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM6_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM6_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM7_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM7_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM7_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM7_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM7_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM8_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM8_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM8_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM8_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM8_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM9_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM9_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM9_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM9_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM9_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM10_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM10_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM10_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM10_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM10_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM11_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM11_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM11_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM11_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM11_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM12_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM12_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM12_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM12_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM12_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM13_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM13_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM13_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM13_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM13_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM14_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM14_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM14_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM14_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM14_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL", REG_SMC, 0x0000, 0, &ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL[0], sizeof(ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL)/sizeof(ixAZF0STREAM15_AZALIA_FIFO_SIZE_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL", REG_SMC, 0x0001, 0, &ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL[0], sizeof(ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL)/sizeof(ixAZF0STREAM15_AZALIA_LATENCY_COUNTER_CONTROL[0]), 0, 0 },
	{ "ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT", REG_SMC, 0x0002, 0, &ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT)/sizeof(ixAZF0STREAM15_AZALIA_WORSTCASE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT", REG_SMC, 0x0003, 0, &ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT[0], sizeof(ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT)/sizeof(ixAZF0STREAM15_AZALIA_CUMULATIVE_LATENCY_COUNT[0]), 0, 0 },
	{ "ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT", REG_SMC, 0x0004, 0, &ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT[0], sizeof(ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT)/sizeof(ixAZF0STREAM15_AZALIA_CUMULATIVE_REQUEST_COUNT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT0_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT1_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT2_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT3_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT4_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT5_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT6_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL", REG_SMC, 0x0007, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_STRIPE_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE", REG_SMC, 0x0008, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_RAMP_RATE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING", REG_SMC, 0x0009, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_CONTROL_GTC_EMBEDDING[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA", REG_SMC, 0x000c, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN", REG_SMC, 0x000d, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MIN[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX", REG_SMC, 0x000e, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_CONVERTER_GTC_COUNTER_DELTA_MAX[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER", REG_SMC, 0x0025, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CHANNEL_SPEAKER[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0", REG_SMC, 0x0028, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1", REG_SMC, 0x0029, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2", REG_SMC, 0x002a, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3", REG_SMC, 0x002b, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4", REG_SMC, 0x002c, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5", REG_SMC, 0x002d, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6", REG_SMC, 0x002e, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7", REG_SMC, 0x002f, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8", REG_SMC, 0x0030, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9", REG_SMC, 0x0031, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR9[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10", REG_SMC, 0x0032, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR10[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11", REG_SMC, 0x0033, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR11[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12", REG_SMC, 0x0034, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR12[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13", REG_SMC, 0x0035, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_AUDIO_DESCRIPTOR13[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC", REG_SMC, 0x0037, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_LIPSYNC[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0", REG_SMC, 0x003a, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1", REG_SMC, 0x003b, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2", REG_SMC, 0x003c, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3", REG_SMC, 0x003d, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4", REG_SMC, 0x003e, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5", REG_SMC, 0x003f, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6", REG_SMC, 0x0040, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7", REG_SMC, 0x0041, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8", REG_SMC, 0x0042, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_SINK_INFO8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0057, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE", REG_SMC, 0x0058, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_MULTICHANNEL_MODE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0", REG_SMC, 0x0059, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_0[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1", REG_SMC, 0x005a, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_1[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2", REG_SMC, 0x005b, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_2[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3", REG_SMC, 0x005c, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_3[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4", REG_SMC, 0x005d, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_4[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5", REG_SMC, 0x005e, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_5[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6", REG_SMC, 0x005f, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_6[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7", REG_SMC, 0x0060, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_7[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8", REG_SMC, 0x0061, 0, &ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_PIN_CONTROL_CODEC_CS_OVERRIDE_8[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO", REG_SMC, 0x0062, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_ASSOCIATION_INFO[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS", REG_SMC, 0x0063, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_DIGITAL_OUTPUT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE", REG_SMC, 0x0067, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_CODING_TYPE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED", REG_SMC, 0x0068, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_FORMAT_CHANGED[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION", REG_SMC, 0x0069, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_WIRELESS_DISPLAY_IDENTIFICATION[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE", REG_SMC, 0x006a, 0, &ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_CODEC_PIN_CONTROL_REMOTE_KEEPALIVE[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS", REG_SMC, 0x006b, 0, &ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLE_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS", REG_SMC, 0x006c, 0, &ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_ENABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS", REG_SMC, 0x006d, 0, &ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_DISABLED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS", REG_SMC, 0x006e, 0, &ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0], sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS)/sizeof(ixAZF0ENDPOINT7_AZALIA_F0_AUDIO_FORMAT_CHANGED_INT_STATUS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT0_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT1_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT2_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT3_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT4_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT5_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT6_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0001, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT", REG_SMC, 0x0002, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CONVERTER_FORMAT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID", REG_SMC, 0x0003, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_CHANNEL_STREAM_ID[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER", REG_SMC, 0x0004, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_CONTROL_DIGITAL_CONVERTER[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS", REG_SMC, 0x0005, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_STREAM_FORMATS[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES", REG_SMC, 0x0006, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_CONVERTER_PARAMETER_SUPPORTED_SIZE_RATES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES", REG_SMC, 0x0020, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_AUDIO_WIDGET_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES", REG_SMC, 0x0021, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_PARAMETER_CAPABILITIES[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE", REG_SMC, 0x0022, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE", REG_SMC, 0x0023, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_INPUT_PIN_SENSE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL", REG_SMC, 0x0024, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_WIDGET_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE", REG_SMC, 0x0036, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2", REG_SMC, 0x0037, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_MULTICHANNEL_ENABLE2[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR", REG_SMC, 0x0038, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_HBR[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION", REG_SMC, 0x0053, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_CHANNEL_ALLOCATION[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL", REG_SMC, 0x0054, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_HOT_PLUG_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE", REG_SMC, 0x0055, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_UNSOLICITED_RESPONSE_FORCE[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT", REG_SMC, 0x0056, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_RESPONSE_CONFIGURATION_DEFAULT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL", REG_SMC, 0x0064, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_SNAPSHOT_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB", REG_SMC, 0x0065, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT", REG_SMC, 0x0066, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_LPIB_TIMER_SNAPSHOT[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL", REG_SMC, 0x0067, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INPUT_STATUS_CONTROL[0]), 0, 0 },
	{ "ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME", REG_SMC, 0x0068, 0, &ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0], sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME)/sizeof(ixAZF0INPUTENDPOINT7_AZALIA_F0_CODEC_INPUT_PIN_CONTROL_INFOFRAME[0]), 0, 0 },
