Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate "C:\Users\Stanley\Documents\EEC 181 Lab3 Part 2\mysystem.qsys" --block-symbol-file --output-directory="C:\Users\Stanley\Documents\EEC 181 Lab3 Part 2\mysystem" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading EEC 181 Lab3 Part 2/mysystem.qsys
Progress: Reading input file
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding StartSignal [altera_avalon_pio 15.0]
Progress: Parameterizing module StartSignal
Progress: Adding doneSignal [altera_avalon_pio 15.0]
Progress: Parameterizing module doneSignal
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding pushbuttons [altera_avalon_pio 15.0]
Progress: Parameterizing module pushbuttons
Progress: Adding ram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module ram
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Adding sdram_master_0 [sdram_master 1.0]
Progress: Parameterizing module sdram_master_0
Progress: Adding sys_clk [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sys_clk
Progress: Adding system_console [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module system_console
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mysystem.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: mysystem.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: mysystem.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: mysystem.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: mysystem.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: ip-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate "C:\Users\Stanley\Documents\EEC 181 Lab3 Part 2\mysystem.qsys" --synthesis=VERILOG --output-directory="C:\Users\Stanley\Documents\EEC 181 Lab3 Part 2\mysystem\synthesis" --family="Cyclone V" --part=5CSEMA5F31C6
Progress: Loading EEC 181 Lab3 Part 2/mysystem.qsys
Progress: Reading input file
Progress: Adding SDRAM [altera_avalon_new_sdram_controller 15.0]
Progress: Parameterizing module SDRAM
Progress: Adding StartSignal [altera_avalon_pio 15.0]
Progress: Parameterizing module StartSignal
Progress: Adding doneSignal [altera_avalon_pio 15.0]
Progress: Parameterizing module doneSignal
Progress: Adding hps_0 [altera_hps 15.0]
Progress: Parameterizing module hps_0
Progress: Adding pushbuttons [altera_avalon_pio 15.0]
Progress: Parameterizing module pushbuttons
Progress: Adding ram [altera_avalon_onchip_memory2 15.0]
Progress: Parameterizing module ram
Progress: Adding reg32_avalon_interface_0 [reg32_avalon_interface 1.0]
Progress: Parameterizing module reg32_avalon_interface_0
Progress: Adding sdram_master_0 [sdram_master 1.0]
Progress: Parameterizing module sdram_master_0
Progress: Adding sys_clk [altera_up_avalon_sys_sdram_pll 15.0]
Progress: Parameterizing module sys_clk
Progress: Adding system_console [altera_avalon_jtag_uart 15.0]
Progress: Parameterizing module system_console
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Info: mysystem.hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: mysystem.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: mysystem.hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: mysystem.hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: mysystem.hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: mysystem: Generating mysystem "mysystem" for QUARTUS_SYNTH
Warning: hps_0.f2h_irq0: Cannot connect clock for irq_mapper.sender
Warning: hps_0.f2h_irq0: Cannot connect reset for irq_mapper.sender
Warning: hps_0.f2h_irq1: Cannot connect clock for irq_mapper_001.sender
Warning: hps_0.f2h_irq1: Cannot connect reset for irq_mapper_001.sender
Info: SDRAM: Starting RTL generation for module 'mysystem_SDRAM'
Info: SDRAM:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=mysystem_SDRAM --dir=C:/Users/Stanley/AppData/Local/Temp/alt6844_5635346941239734802.dir/0002_SDRAM_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Stanley/AppData/Local/Temp/alt6844_5635346941239734802.dir/0002_SDRAM_gen//mysystem_SDRAM_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM: Done RTL generation for module 'mysystem_SDRAM'
Info: SDRAM: "mysystem" instantiated altera_avalon_new_sdram_controller "SDRAM"
Info: StartSignal: Starting RTL generation for module 'mysystem_StartSignal'
Info: StartSignal:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_StartSignal --dir=C:/Users/Stanley/AppData/Local/Temp/alt6844_5635346941239734802.dir/0003_StartSignal_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Stanley/AppData/Local/Temp/alt6844_5635346941239734802.dir/0003_StartSignal_gen//mysystem_StartSignal_component_configuration.pl  --do_build_sim=0  ]
Info: StartSignal: Done RTL generation for module 'mysystem_StartSignal'
Info: StartSignal: "mysystem" instantiated altera_avalon_pio "StartSignal"
Info: doneSignal: Starting RTL generation for module 'mysystem_doneSignal'
Info: doneSignal:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_doneSignal --dir=C:/Users/Stanley/AppData/Local/Temp/alt6844_5635346941239734802.dir/0004_doneSignal_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Stanley/AppData/Local/Temp/alt6844_5635346941239734802.dir/0004_doneSignal_gen//mysystem_doneSignal_component_configuration.pl  --do_build_sim=0  ]
Info: doneSignal: Done RTL generation for module 'mysystem_doneSignal'
Info: doneSignal: "mysystem" instantiated altera_avalon_pio "doneSignal"
Info: hps_0: "Running  for module: hps_0"
Info: hps_0: HPS Main PLL counter settings: n = 0  m = 73
Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Warning: hps_0: "Configuration/HPS-to-FPGA user 0 clock frequency" (desired_cfg_clk_mhz) requested 100.0 MHz, but only achieved 97.368421 MHz
Warning: hps_0: 1 or more output clock frequencies cannot be achieved precisely, consider revising desired output clock frequencies.
Warning: hps_0: set_interface_assignment: Interface "hps_io" does not exist
Info: hps_0: "mysystem" instantiated altera_hps "hps_0"
Info: pushbuttons: Starting RTL generation for module 'mysystem_pushbuttons'
Info: pushbuttons:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=mysystem_pushbuttons --dir=C:/Users/Stanley/AppData/Local/Temp/alt6844_5635346941239734802.dir/0005_pushbuttons_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Stanley/AppData/Local/Temp/alt6844_5635346941239734802.dir/0005_pushbuttons_gen//mysystem_pushbuttons_component_configuration.pl  --do_build_sim=0  ]
Info: pushbuttons: Done RTL generation for module 'mysystem_pushbuttons'
Info: pushbuttons: "mysystem" instantiated altera_avalon_pio "pushbuttons"
Info: ram: Starting RTL generation for module 'mysystem_ram'
Info: ram:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2 -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_onchip_memory2/generate_rtl.pl --name=mysystem_ram --dir=C:/Users/Stanley/AppData/Local/Temp/alt6844_5635346941239734802.dir/0006_ram_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Stanley/AppData/Local/Temp/alt6844_5635346941239734802.dir/0006_ram_gen//mysystem_ram_component_configuration.pl  --do_build_sim=0  ]
Info: ram: Done RTL generation for module 'mysystem_ram'
Info: ram: "mysystem" instantiated altera_avalon_onchip_memory2 "ram"
Info: reg32_avalon_interface_0: "mysystem" instantiated reg32_avalon_interface "reg32_avalon_interface_0"
Info: sdram_master_0: "mysystem" instantiated sdram_master "sdram_master_0"
Info: sys_clk: "mysystem" instantiated altera_up_avalon_sys_sdram_pll "sys_clk"
Info: system_console: Starting RTL generation for module 'mysystem_system_console'
Info: system_console:   Generation command is [exec C:/altera/15.0/quartus/bin64/perl/bin/perl.exe -I C:/altera/15.0/quartus/bin64/perl/lib -I C:/altera/15.0/quartus/sopc_builder/bin/europa -I C:/altera/15.0/quartus/sopc_builder/bin/perl_lib -I C:/altera/15.0/quartus/sopc_builder/bin -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/common -I C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- C:/altera/15.0/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=mysystem_system_console --dir=C:/Users/Stanley/AppData/Local/Temp/alt6844_5635346941239734802.dir/0009_system_console_gen/ --quartus_dir=C:/altera/15.0/quartus --verilog --config=C:/Users/Stanley/AppData/Local/Temp/alt6844_5635346941239734802.dir/0009_system_console_gen//mysystem_system_console_component_configuration.pl  --do_build_sim=0  ]
Info: system_console: Done RTL generation for module 'mysystem_system_console'
Info: system_console: "mysystem" instantiated altera_avalon_jtag_uart "system_console"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "mysystem" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_1: "mysystem" instantiated altera_mm_interconnect "mm_interconnect_1"
Info: irq_mapper: "mysystem" instantiated altera_irq_mapper "irq_mapper"
Info: irq_mapper_001: "mysystem" instantiated altera_irq_mapper "irq_mapper_001"
Info: rst_controller: "mysystem" instantiated altera_reset_controller "rst_controller"
Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: sys_pll: "sys_clk" instantiated altera_pll "sys_pll"
Info: reset_from_locked: "sys_clk" instantiated altera_up_avalon_reset_from_locked_signal "reset_from_locked"
Info: sdram_master_0_avalon_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "sdram_master_0_avalon_master_translator"
Info: SDRAM_s1_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "SDRAM_s1_translator"
Info: hps_0_h2f_axi_master_agent: "mm_interconnect_0" instantiated altera_merlin_axi_master_ni "hps_0_h2f_axi_master_agent"
Info: sdram_master_0_avalon_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "sdram_master_0_avalon_master_agent"
Info: SDRAM_s1_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "SDRAM_s1_agent"
Info: SDRAM_s1_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "SDRAM_s1_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_003: "mm_interconnect_0" instantiated altera_merlin_router "router_003"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: hps_0_h2f_axi_master_wr_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "hps_0_h2f_axi_master_wr_limiter"
Info: Reusing file C:/Users/Stanley/Documents/EEC 181 Lab3 Part 2/mysystem/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_s1_burst_adapter"
Info: Reusing file C:/Users/Stanley/Documents/EEC 181 Lab3 Part 2/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Stanley/Documents/EEC 181 Lab3 Part 2/mysystem/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_002"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_001"
Info: Reusing file C:/Users/Stanley/Documents/EEC 181 Lab3 Part 2/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_001"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Stanley/Documents/EEC 181 Lab3 Part 2/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_002"
Info: Reusing file C:/Users/Stanley/Documents/EEC 181 Lab3 Part 2/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: hps_0_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "hps_0_h2f_axi_master_wr_to_SDRAM_s1_cmd_width_adapter"
Info: Reusing file C:/Users/Stanley/Documents/EEC 181 Lab3 Part 2/mysystem/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file C:/Users/Stanley/Documents/EEC 181 Lab3 Part 2/mysystem/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_001: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_001"
Info: router: "mm_interconnect_1" instantiated altera_merlin_router "router"
Info: router_002: "mm_interconnect_1" instantiated altera_merlin_router "router_002"
Info: cmd_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "cmd_mux"
Info: Reusing file C:/Users/Stanley/Documents/EEC 181 Lab3 Part 2/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_1" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_mux: "mm_interconnect_1" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file C:/Users/Stanley/Documents/EEC 181 Lab3 Part 2/mysystem/synthesis/submodules/altera_merlin_arbitrator.sv
Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_001" instantiated error_adapter "error_adapter_0"
Info: mysystem: Done "mysystem" with 52 modules, 112 files
Info: ip-generate succeeded.
Info: Finished: Create HDL design files for synthesis
