# compile verilog/system verilog design source files
verilog xil_defaultlib  \
"../../../../fifo.v" \
"../../../../ram_fifo.v" \
"../../../../FIFO.srcs/sources_1/new/read_pointer.v" \
"../../../../FIFO.srcs/sources_1/new/status_signal.v" \
"../../../../FIFO.srcs/sources_1/new/write_pointer.v" \
"../../../../FIFO.srcs/sim_1/new/top_tb.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
