{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1528098710417 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition " "Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1528098710423 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jun 04 10:51:50 2018 " "Processing started: Mon Jun 04 10:51:50 2018" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1528098710423 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098710423 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off experiement_digital_recorder -c experiement_digital_recorder " "Command: quartus_map --read_settings_files=on --write_settings_files=off experiement_digital_recorder -c experiement_digital_recorder" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098710423 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Analysis & Synthesis" 0 -1 1528098710957 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1528098711029 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "2 2 " "Parallel compilation is enabled and will use 2 of the 2 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1528098711029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "experiement_digital_recorder.bdf 1 1 " "Found 1 design units, including 1 entities, in source file experiement_digital_recorder.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 experiement_digital_recorder " "Found entity 1: experiement_digital_recorder" {  } { { "experiement_digital_recorder.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/experiement_digital_recorder.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098725975 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098725975 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler-behave " "Found design unit 1: prescaler-behave" {  } { { "prescaler.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726495 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler " "Found entity 1: prescaler" {  } { { "prescaler.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098726495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "audio_codec_controller.qxp 1 1 " "Found 1 design units, including 1 entities, in source file audio_codec_controller.qxp" { { "Info" "ISGN_ENTITY_NAME" "1 audio_codec_controller " "Found entity 1: audio_codec_controller" {  } { { "audio_codec_controller.qxp" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/audio_codec_controller.qxp" -1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098726647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_counter.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_counter.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_counter-addr_counter_arch " "Found design unit 1: addr_counter-addr_counter_arch" {  } { { "addr_counter.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726649 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_counter " "Found entity 1: addr_counter" {  } { { "addr_counter.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726649 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098726649 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dpram.vhd 2 1 " "Found 2 design units, including 1 entities, in source file dpram.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 dpram-SYN " "Found design unit 1: dpram-SYN" {  } { { "dpram.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726651 ""} { "Info" "ISGN_ENTITY_NAME" "1 dpram " "Found entity 1: dpram" {  } { { "dpram.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/dpram.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726651 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098726651 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "recorder_module_looper.bdf 1 1 " "Found 1 design units, including 1 entities, in source file recorder_module_looper.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 recorder_module_looper " "Found entity 1: recorder_module_looper" {  } { { "recorder_module_looper.bdf" "" { Schematic "C:/intelFPGA_lite/lab_project/Looper_trial/recorder_module_looper.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726652 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098726652 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "looper_integrator.vhd 2 1 " "Found 2 design units, including 1 entities, in source file looper_integrator.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Looper_integrator-arc_Looper_integrator " "Found design unit 1: Looper_integrator-arc_Looper_integrator" {  } { { "Looper_integrator.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd" 34 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726654 ""} { "Info" "ISGN_ENTITY_NAME" "1 Looper_integrator " "Found entity 1: Looper_integrator" {  } { { "Looper_integrator.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/Looper_integrator.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726654 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098726654 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "prescaler_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file prescaler_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 prescaler_new-behave " "Found design unit 1: prescaler_new-behave" {  } { { "prescaler_new.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler_new.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726656 ""} { "Info" "ISGN_ENTITY_NAME" "1 prescaler_new " "Found entity 1: prescaler_new" {  } { { "prescaler_new.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/prescaler_new.vhd" 13 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726656 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098726656 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "addr_counter_new.vhd 2 1 " "Found 2 design units, including 1 entities, in source file addr_counter_new.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 addr_counter_new-addr_counter_new_arch " "Found design unit 1: addr_counter_new-addr_counter_new_arch" {  } { { "addr_counter_new.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter_new.vhd" 17 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726658 ""} { "Info" "ISGN_ENTITY_NAME" "1 addr_counter_new " "Found entity 1: addr_counter_new" {  } { { "addr_counter_new.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/addr_counter_new.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098726658 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sm/loopersm.vhd 2 1 " "Found 2 design units, including 1 entities, in source file sm/loopersm.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 LooperSM-arc_LooperSM " "Found design unit 1: LooperSM-arc_LooperSM" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 51 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726660 ""} { "Info" "ISGN_ENTITY_NAME" "1 LooperSM " "Found entity 1: LooperSM" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1528098726660 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098726660 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "PRE_REC_FIRST LooperSM.vhd(167) " "VHDL error at LooperSM.vhd(167): object \"PRE_REC_FIRST\" is used but not declared" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 167 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1528098726661 ""}
{ "Error" "EVRFX_VHDL_IS_NOT_DECLARED" "PRE_REC_FIRST LooperSM.vhd(171) " "VHDL error at LooperSM.vhd(171): object \"PRE_REC_FIRST\" is used but not declared" {  } { { "SM/LooperSM.vhd" "" { Text "C:/intelFPGA_lite/lab_project/Looper_trial/SM/LooperSM.vhd" 171 0 0 } }  } 0 10482 "VHDL error at %2!s!: object \"%1!s!\" is used but not declared" 0 0 "Analysis & Synthesis" 0 -1 1528098726662 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 2 s Quartus Prime " "Quartus Prime Analysis & Synthesis was unsuccessful. 2 errors, 2 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "4871 " "Peak virtual memory: 4871 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1528098726836 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Jun 04 10:52:06 2018 " "Processing ended: Mon Jun 04 10:52:06 2018" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1528098726836 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:16 " "Elapsed time: 00:00:16" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1528098726836 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:38 " "Total CPU time (on all processors): 00:00:38" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1528098726836 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098726836 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 2 s " "Quartus Prime Full Compilation was unsuccessful. 4 errors, 2 warnings" {  } {  } 0 293001 "Quartus Prime %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1528098727584 ""}
