// Seed: 4100953534
module module_0 (
    output tri1 id_0,
    input tri id_1,
    output tri id_2,
    input supply1 id_3
);
  assign id_0 = id_3 && id_1;
  module_2 modCall_1 (
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_3,
      id_1,
      id_1,
      id_3,
      id_0
  );
endmodule
module module_1 (
    input wand id_0,
    input supply0 id_1,
    output tri1 id_2,
    output wand id_3
);
  assign id_2 = -1'b0;
  module_0 modCall_1 (
      id_2,
      id_0,
      id_3,
      id_1
  );
  assign modCall_1.id_0 = 0;
endmodule
module module_2 (
    input supply0 id_0,
    input wire id_1,
    input wire id_2,
    input wire id_3,
    input tri id_4,
    input wand id_5,
    input tri0 id_6,
    input tri id_7,
    input tri0 id_8,
    output tri0 id_9
);
  logic [1 : -1 'h0] id_11, id_12, id_13, id_14;
endmodule
