library IEEE;
use IEEE.STD_LOGIC_1164.ALL;
use IEEE.NUMERIC_STD.ALL;

entity wallace5x5_tb is
end wallace5x5_tb;

architecture simulator of wallace5x5_tb is 
    signal A,B : STD_LOGIC_VECTOR(4 downto 0);
    signal prod : STD_LOGIC_VECTOR(9 downto 0);

begin
    uut: entity work.Wallace5x5
        port map (
            A => A,
            B => B,
            prod => prod
        );
        
    stim: process
    begin
        A <= "00000"; B <= "00000";
        wait for 10 ns;
        
        A <= "00001"; B <= "00001";
        wait for 10 ns;
        
        A <= "10101"; B <= "11011";
        wait for 10 ns;
        
        A <= "11111"; B <= "11111";
        wait for 10 ns;
        
        wait;
    end process;

end simulator;
