// Seed: 2896796806
module module_0 (
    input tri1 id_0
    , id_2
);
  assign id_2[1'b0] = id_0;
  assign module_1.type_23 = 0;
  assign id_2 = id_2;
  if (id_2[1]) begin : LABEL_0
    wire id_3, id_4;
  end else supply0 id_5 = 1;
  assign {~1} = 1;
endmodule
module module_1 (
    output wor id_0,
    input wand void id_1,
    output supply0 id_2,
    input wire id_3,
    input wire id_4,
    input tri0 id_5,
    output supply1 id_6,
    output supply0 id_7,
    input wand id_8,
    output tri id_9,
    output tri1 id_10,
    input supply1 id_11,
    input tri1 id_12,
    input wire id_13,
    input wire id_14,
    input supply1 id_15,
    input tri id_16,
    input tri id_17,
    input supply1 id_18,
    input tri0 id_19,
    input tri0 id_20,
    input tri1 id_21,
    input tri0 id_22,
    input tri id_23,
    input tri id_24,
    input uwire id_25,
    output uwire id_26,
    input wire id_27,
    input supply1 id_28,
    input supply1 id_29,
    input supply0 id_30,
    input supply0 id_31,
    input wor id_32,
    output wire id_33,
    input supply1 id_34,
    output wor void id_35,
    output tri0 id_36,
    input uwire id_37,
    input wand id_38,
    input tri1 id_39,
    input supply0 id_40,
    input supply0 id_41
);
  assign id_0 = 1;
  module_0 modCall_1 (id_4);
endmodule
