<h2 id="HW-SYMmicro-architecturespec-PacketLayeruArchSpecification">Packet Layer uArch Specification</h2><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16168557/PL%20Micro-Architecture%20Specification.docx?version=15&amp;modificationDate=1535112813775&amp;cacheVersion=1&amp;api=v2" rel="nofollow">PL Micro-Architecture Specification.docx</a></p><h2 id="HW-SYMmicro-architecturespec-Data-WidthAdapteruArchSpecification">Data-Width Adapter uArch Specification</h2><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16166546" rel="nofollow">OBSOLETE-DELETE HW-SYM dw_adapter</a></p><h2 id="HW-SYMmicro-architecturespec-CommonLayeruArchSpecification">Common Layer uArch Specification</h2><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16156349/HW-SYM+Common+Transaction+Layer+Microarchitecture+Specification" data-linked-resource-id="16156349" data-linked-resource-version="327" data-linked-resource-type="page">HW-SYM Common Transaction Layer Microarchitecture Specification</a></p><h2 id="HW-SYMmicro-architecturespec-CommonLayerProtocolSpecification">Common Layer Protocol Specification</h2><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157432/HW-SYM+Common+Layer+Protocol" data-linked-resource-id="16157432" data-linked-resource-version="84" data-linked-resource-type="page">HW-SYM Common Layer Protocol</a></p><h2 id="HW-SYMmicro-architecturespec-ReorderBufferuArchSpecification">Reorder Buffer uArch Specification</h2><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16157530/HW-SYM+Reorder+Buffer+Microarchitecture+Specification" data-linked-resource-id="16157530" data-linked-resource-version="33" data-linked-resource-type="page">HW-SYM Reorder Buffer Microarchitecture Specification</a></p><h2 id="HW-SYMmicro-architecturespec-ClockDomainAdapteruArchSpecification">Clock Domain Adapter uArch Specification</h2><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16170074" rel="nofollow">HW-CTF clk_pwr_adapter</a></p><h2 id="HW-SYMmicro-architecturespec-PerfmonuArchSpecification">Perfmon uArch Specification</h2><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16162008/OBSOLETE-DELETE+HW-SYM+pmon" data-linked-resource-id="16162008" data-linked-resource-version="9" data-linked-resource-type="page">OBSOLETE-DELETE HW-SYM pmon</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163549" rel="nofollow">HW-CTF pmon_probe</a></p><p><a href="https://arterisip.atlassian.net/wiki/spaces/ENGR/pages/16163552" rel="nofollow">HW-CTF pmon_stats</a></p><h2 id="HW-SYMmicro-architecturespec-Misc.Notes">Misc. Notes</h2><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16168557/SMI.docx?version=17&amp;modificationDate=1542626470708&amp;cacheVersion=1&amp;api=v2" rel="nofollow">SMI.docx</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16168557/Decoupling_Write_Request_and_Data_paths_Symphony.pptx?version=2&amp;modificationDate=1539686688805&amp;cacheVersion=1&amp;api=v2" rel="nofollow">Decoupling_Write_Request_and_Data_paths_Symphony.pptx</a></p><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16168557/R1_implementation_notes_restriction.xlsx?version=2&amp;modificationDate=1515597259096&amp;cacheVersion=1&amp;api=v2" rel="nofollow">R1_implementation_notes_restriction.xlsx</a></p><h2 id="HW-SYMmicro-architecturespec-MicroarchitectualOverview">Microarchitectual Overview </h2><p class="media-group"><a href="/wiki/spaces/ENGR/pages/16168557/HW-SYM+micro-architecture+spec?preview=%2F16168557%2F16229128%2FATU+Initiator+and+Target.pptx"><span style="background: url('/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/1000.0.0-d621ad2a33e2/_/download/resources/com.atlassian.confluence.plugins.confluence-view-file-macro:view-file-macro-resources/images/placeholder-medium-presentation.png'); width: 333px; height: 95px; display: inline-block; padding-top: 155px; margin: 2px; border: 1px solid #ddd; text-align: center; vertical-align: text-bottom; text-decoration: none; font-size: 12px; color: #000;">ATU Initiator and Target…</span></a></p><p /><p>/=============================================================================================================/</p><h2 id="HW-SYMmicro-architecturespec-ReorderBufferuArchSpecification(Depricated)">Reorder Buffer uArch Specification (Depricated)</h2><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16168557/ROB%20Micro-Architecture%20Specification.docx?version=1&amp;modificationDate=1515772003758&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ROB Micro-Architecture Specification.docx</a></p><h2 id="HW-SYMmicro-architecturespec-ATUInitiatoruArchSpecification(Depricated)">ATU Initiator uArch Specification  (Depricated)</h2><div class="table-wrap"><table data-table-width="1800" data-layout="default" data-local-id="4524ca57-3981-4b75-ab22-0342a725cb2f" class="confluenceTable"><tbody><tr><th class="confluenceTh"><p><strong>Date</strong></p></th><th class="confluenceTh"><p><strong>Version</strong></p></th><th class="confluenceTh"><p><strong>Spec</strong></p></th><th class="confluenceTh"><p><strong>Updated By</strong></p></th><th class="confluenceTh"><p><strong>Notes</strong></p></th></tr><tr><td class="confluenceTd"><p>---</p></td><td class="confluenceTd"><p>0.7</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16168557/ATUI%20Micro-Architecture%20Specification.docx?version=9&amp;modificationDate=1535112842224&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ATUI Micro-Architecture Specification.docx</a></p></td><td class="confluenceTd"><p>---</p></td><td class="confluenceTd"><ul><li><p>Initial Specification</p></li></ul></td></tr><tr><td class="confluenceTd"><p>3/19/19</p></td><td class="confluenceTd"><p>0.71</p></td><td class="confluenceTd"><p><a href="https://arterisip.atlassian.net/wiki/download/attachments/16168557/ATUI_Micro-Architecture_Specification_v0_71.docx?version=2&amp;modificationDate=1553009751852&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ATUI_Micro-Architecture_Specification_v0_71.docx</a></p></td><td class="confluenceTd"><p>Eric Taylor</p></td><td class="confluenceTd"><ul><li><p>Added Parameter to give ATUI knowledge if native AXI interface supports interleaving.</p></li><li><p>Added Parameter to PAM to indicate if targets can support Partial Accesses</p></li><li><p>Updated protection parameters and diagram</p></li><li><p>(TODO) Add resiliency parameters (enUnitDuplication/useResiliency)</p></li></ul></td></tr></tbody></table></div><h2 id="HW-SYMmicro-architecturespec-ATUTargetuArchSpecification(Depricated)">ATU Target uArch Specification  (Depricated)</h2><p><br/><a href="https://arterisip.atlassian.net/wiki/download/attachments/16168557/ATUT%20Micro-Architecture%20Specification.docx?version=9&amp;modificationDate=1535112858155&amp;cacheVersion=1&amp;api=v2" rel="nofollow">ATUT Micro-Architecture Specification.docx</a></p>