$date
	Sat Oct 24 23:20:15 2020
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module testbench $end
$var wire 4 ! Y [3:0] $end
$var reg 4 " A [3:0] $end
$var reg 4 # B [3:0] $end
$var reg 3 $ caso [2:0] $end
$scope module M1 $end
$var wire 4 % A [3:0] $end
$var wire 4 & B [3:0] $end
$var wire 3 ' Caso [2:0] $end
$var wire 4 ( Y [3:0] $end
$var reg 4 ) C [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
b0 '
b1010 &
b1001 %
b0 $
b1010 #
b1001 "
bx !
$end
#1
b1011 !
b1011 (
b1011 )
b1 $
b1 '
#2
b10 $
b10 '
#3
b0 !
b0 (
b0 )
b11 $
b11 '
#4
b100 $
b100 '
#5
b1101 !
b1101 (
b1101 )
b101 $
b101 '
#6
b110 $
b110 '
#7
b1 !
b1 (
b1 )
b111 $
b111 '
#50
