<head>
  <style>
    .log { font-family: "Courier New", Consolas, monospace; font-size: 80%; }
    .test-failed { background-color: #ffaaaa; }
    .test-passed { background-color: #aaffaa; }
  </style>
</head>
<body>
<h3><a href="https://github.com/alainmarcel/uhdm-integration" target="_blank">yosys-uhdm</a></h3>
<pre class="test-failed">
description: Tests imported from basejump
rc: 1 (means success: 0)
tags: basejump
incdirs: /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc /tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc
top_module: 
type: parsing
mode: parsing
files: <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v</a>
defines: 
time_elapsed: 4.244s
ram usage: 67460 KB
</pre>
<pre class="log">

sh /tmpfs/tmp/tmp02in9pv4/scr.sh
+ surelog-uhdm -nopython -nobuiltin -parse -sverilog -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_noc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc -I/tmpfs/src/github/sv-tests/third_party/cores/basejump_stl/bsg_misc <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v</a> <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v</a>
[INF:CM0023] Creating log file ./slpp_all/surelog.log.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-18" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:18</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-26" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:26</a>:8: Unused macro argument &#34;val&#34;.

[WRN:PP0113] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_defines.v.html#l-50" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_defines.v:50</a>:8: Unused macro argument &#34;x&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: No timescale set for &#34;bsg_cache_non_blocking_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: No timescale set for &#34;bsg_cache_pkg&#34;.

[WRN:PA0205] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v.html#l-47" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v:47</a>: No timescale set for &#34;bsg_imul_iterative&#34;.

[INF:CP0300] Compilation...

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v:7</a>: Compile package &#34;bsg_cache_non_blocking_pkg&#34;.

[INF:CP0301] <a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html#l-7" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v:7</a>: Compile package &#34;bsg_cache_pkg&#34;.

[INF:CP0303] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v.html#l-47" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v:47</a>: Compile module &#34;work@bsg_imul_iterative&#34;.

[NTE:CP0309] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v.html#l-52" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v:52</a>: Implicit port type (wire) for &#34;ready_o&#34;,
there are 2 more instances of this message.

[INF:EL0526] Design Elaboration...

[NTE:EL0503] <a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v.html#l-47" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v:47</a>: Top level module &#34;work@bsg_imul_iterative&#34;.

[NTE:EL0508] Nb Top level modules: 1.

[NTE:EL0509] Max instance depth: 1.

[NTE:EL0510] Nb instances: 1.

[NTE:EL0511] Nb leaf instances: 0.

[  FATAL] : 0
[ SYNTAX] : 0
[  ERROR] : 0
[WARNING] : 6
[   NOTE] : 6
+ cat /tmpfs/tmp/tmp02in9pv4/yosys-script
read_uhdm slpp_all/surelog.uhdm
hierarchy -check -top \work_bsg_imul_iterative
proc
check
memory_dff
memory_collect
stat
check
write_json
write_verilog
+ yosys-uhdm -s /tmpfs/tmp/tmp02in9pv4/yosys-script

 /----------------------------------------------------------------------------\
 |                                                                            |
 |  yosys -- Yosys Open SYnthesis Suite                                       |
 |                                                                            |
 |  Copyright (C) 2012 - 2020  Claire Wolf &lt;claire@symbioticeda.com&gt;          |
 |                                                                            |
 |  Permission to use, copy, modify, and/or distribute this software for any  |
 |  purpose with or without fee is hereby granted, provided that the above    |
 |  copyright notice and this permission notice appear in all copies.         |
 |                                                                            |
 |  THE SOFTWARE IS PROVIDED &#34;AS IS&#34; AND THE AUTHOR DISCLAIMS ALL WARRANTIES  |
 |  WITH REGARD TO THIS SOFTWARE INCLUDING ALL IMPLIED WARRANTIES OF          |
 |  MERCHANTABILITY AND FITNESS. IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR   |
 |  ANY SPECIAL, DIRECT, INDIRECT, OR CONSEQUENTIAL DAMAGES OR ANY DAMAGES    |
 |  WHATSOEVER RESULTING FROM LOSS OF USE, DATA OR PROFITS, WHETHER IN AN     |
 |  ACTION OF CONTRACT, NEGLIGENCE OR OTHER TORTIOUS ACTION, ARISING OUT OF   |
 |  OR IN CONNECTION WITH THE USE OR PERFORMANCE OF THIS SOFTWARE.            |
 |                                                                            |
 \----------------------------------------------------------------------------/

 Yosys 0.9+2406 (git sha1 410a291f, clang 7.0.0 -fvisibility-inlines-hidden -fmessage-length=0 -march=nocona -mtune=haswell -ftree-vectorize -fPIC -fstack-protector-strong -fno-plt -O2 -ffunction-sections -fdebug-prefix-map=/tmp/really-really-really-really-really-really-really-really-really-really-really-really-really-long-path/conda/conda-bld/uhdm-integration_1594060930077/work=/usr/local/src/conda/uhdm-integration-0.0_0090_g40649a7 -fdebug-prefix-map=/home/kbuilder/miniconda/envs/sv-test-env=/usr/local/src/conda-prefix -fPIC -Os)


-- Executing script file `/tmpfs/tmp/tmp02in9pv4/yosys-script&#39; --

1. Executing UHDM frontend.
design: (work@bsg_imul_iterative)
 |vpiName:work@bsg_imul_iterative
 |uhdmallPackages:
 \_package: bsg_cache_non_blocking_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_non_blocking_pkg.v</a>, line:7, parent:work@bsg_imul_iterative
   |vpiDefName:bsg_cache_non_blocking_pkg
   |vpiFullName:bsg_cache_non_blocking_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_non_blocking_decode_s), line:54
     |vpiPacked:1
     |vpiName:bsg_cache_non_blocking_decode_s
     |vpiTypespecMember:
     \_typespec_member: (size_op), line:59
       |vpiName:size_op
       |vpiTypespec:
       \_logic_typespec: , line:59
         |vpiRange:
         \_range: , line:59, parent:bsg_cache_non_blocking_decode_s
           |vpiLeftRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:59
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:60
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:60
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:61
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:61
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:62
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:62
     |vpiTypespecMember:
     \_typespec_member: (block_ld_op), line:63
       |vpiName:block_ld_op
       |vpiTypespec:
       \_logic_typespec: , line:63
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:64
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:64
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:66
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:66
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:67
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:67
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:68
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:68
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:70
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:70
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:71
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:71
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:72
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:72
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:73
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:73
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:75
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:75
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:76
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:76
     |vpiTypespecMember:
     \_typespec_member: (mgmt_op), line:78
       |vpiName:mgmt_op
       |vpiTypespec:
       \_logic_typespec: , line:78
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_miss_fifo_op_e), line:153
     |vpiName:bsg_cache_non_blocking_miss_fifo_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:149
       |vpiRange:
       \_range: , line:149
         |vpiLeftRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
         |vpiRightRange:
         \_constant: , line:149
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_dequeue), line:150
       |vpiName:e_miss_fifo_dequeue
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_invalidate), line:152
       |vpiName:e_miss_fifo_invalidate
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_miss_fifo_skip), line:151
       |vpiName:e_miss_fifo_skip
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_opcode_e), line:43
     |vpiName:bsg_cache_non_blocking_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:12
       |vpiRange:
       \_range: , line:12
         |vpiLeftRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:4
           |vpiSize:32
           |INT:4
         |vpiRightRange:
         \_constant: , line:12
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:36
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:37
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:38
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:40
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:41
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (BLOCK_LD), line:29
       |vpiName:BLOCK_LD
       |INT:14
     |vpiEnumConst:
     \_enum_const: (LB), line:14
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:19
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:17
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LH), line:15
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:20
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LW), line:16
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:21
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:23
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:26
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:24
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:27
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:25
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:32
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:34
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:33
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:31
       |vpiName:TAGST
       |INT:16
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_stat_op_e), line:139
     |vpiName:bsg_cache_non_blocking_stat_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:132
       |vpiRange:
       \_range: , line:132
         |vpiLeftRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:132
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_clear_dirty), line:134
       |vpiName:e_stat_clear_dirty
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_stat_read), line:133
       |vpiName:e_stat_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_stat_reset), line:138
       |vpiName:e_stat_reset
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru), line:135
       |vpiName:e_stat_set_lru
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_clear_dirty), line:137
       |vpiName:e_stat_set_lru_and_clear_dirty
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_stat_set_lru_and_dirty), line:136
       |vpiName:e_stat_set_lru_and_dirty
       |INT:3
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_non_blocking_tag_op_e), line:115
     |vpiName:bsg_cache_non_blocking_tag_op_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:107
       |vpiRange:
       \_range: , line:107
         |vpiLeftRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:107
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_invalidate), line:112
       |vpiName:e_tag_invalidate
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_tag_lock), line:113
       |vpiName:e_tag_lock
       |INT:5
     |vpiEnumConst:
     \_enum_const: (e_tag_read), line:108
       |vpiName:e_tag_read
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag), line:110
       |vpiName:e_tag_set_tag
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_tag_set_tag_and_lock), line:111
       |vpiName:e_tag_set_tag_and_lock
       |INT:3
     |vpiEnumConst:
     \_enum_const: (e_tag_store), line:109
       |vpiName:e_tag_store
       |INT:1
     |vpiEnumConst:
     \_enum_const: (e_tag_unlock), line:114
       |vpiName:e_tag_unlock
       |INT:6
   |vpiTypedef:
   \_enum_typespec: (mhu_state_e), line:181
     |vpiName:mhu_state_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:168
       |vpiRange:
       \_range: , line:168
         |vpiLeftRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:168
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (DEQUEUE_MODE), line:176
       |vpiName:DEQUEUE_MODE
       |INT:7
     |vpiEnumConst:
     \_enum_const: (MGMT_OP), line:170
       |vpiName:MGMT_OP
       |INT:1
     |vpiEnumConst:
     \_enum_const: (MHU_IDLE), line:169
       |vpiName:MHU_IDLE
       |INT:0
     |vpiEnumConst:
     \_enum_const: (READ_TAG1), line:173
       |vpiName:READ_TAG1
       |INT:4
     |vpiEnumConst:
     \_enum_const: (READ_TAG2), line:177
       |vpiName:READ_TAG2
       |INT:8
     |vpiEnumConst:
     \_enum_const: (RECOVER), line:180
       |vpiName:RECOVER
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SCAN_MODE), line:179
       |vpiName:SCAN_MODE
       |INT:10
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ1), line:174
       |vpiName:SEND_DMA_REQ1
       |INT:5
     |vpiEnumConst:
     \_enum_const: (SEND_DMA_REQ2), line:178
       |vpiName:SEND_DMA_REQ2
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SEND_MGMT_DMA), line:171
       |vpiName:SEND_MGMT_DMA
       |INT:2
     |vpiEnumConst:
     \_enum_const: (WAIT_DMA_DONE), line:175
       |vpiName:WAIT_DMA_DONE
       |INT:6
     |vpiEnumConst:
     \_enum_const: (WAIT_MGMT_DMA), line:172
       |vpiName:WAIT_MGMT_DMA
       |INT:3
 |uhdmallPackages:
 \_package: bsg_cache_pkg, file:<a href="../../../../third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_cache/bsg_cache_pkg.v</a>, line:7, parent:work@bsg_imul_iterative
   |vpiDefName:bsg_cache_pkg
   |vpiFullName:bsg_cache_pkg
   |vpiTypedef:
   \_struct_typespec: (bsg_cache_decode_s), line:72
     |vpiPacked:1
     |vpiName:bsg_cache_decode_s
     |vpiTypespecMember:
     \_typespec_member: (data_size_op), line:77
       |vpiName:data_size_op
       |vpiTypespec:
       \_logic_typespec: , line:77
         |vpiRange:
         \_range: , line:77, parent:bsg_cache_decode_s
           |vpiLeftRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
           |vpiRightRange:
           \_constant: , line:77
             |vpiConstType:7
             |vpiDecompile:0
             |vpiSize:32
             |INT:0
     |vpiTypespecMember:
     \_typespec_member: (sigext_op), line:78
       |vpiName:sigext_op
       |vpiTypespec:
       \_logic_typespec: , line:78
     |vpiTypespecMember:
     \_typespec_member: (mask_op), line:79
       |vpiName:mask_op
       |vpiTypespec:
       \_logic_typespec: , line:79
     |vpiTypespecMember:
     \_typespec_member: (ld_op), line:80
       |vpiName:ld_op
       |vpiTypespec:
       \_logic_typespec: , line:80
     |vpiTypespecMember:
     \_typespec_member: (st_op), line:81
       |vpiName:st_op
       |vpiTypespec:
       \_logic_typespec: , line:81
     |vpiTypespecMember:
     \_typespec_member: (tagst_op), line:82
       |vpiName:tagst_op
       |vpiTypespec:
       \_logic_typespec: , line:82
     |vpiTypespecMember:
     \_typespec_member: (tagfl_op), line:83
       |vpiName:tagfl_op
       |vpiTypespec:
       \_logic_typespec: , line:83
     |vpiTypespecMember:
     \_typespec_member: (taglv_op), line:84
       |vpiName:taglv_op
       |vpiTypespec:
       \_logic_typespec: , line:84
     |vpiTypespecMember:
     \_typespec_member: (tagla_op), line:85
       |vpiName:tagla_op
       |vpiTypespec:
       \_logic_typespec: , line:85
     |vpiTypespecMember:
     \_typespec_member: (afl_op), line:86
       |vpiName:afl_op
       |vpiTypespec:
       \_logic_typespec: , line:86
     |vpiTypespecMember:
     \_typespec_member: (aflinv_op), line:87
       |vpiName:aflinv_op
       |vpiTypespec:
       \_logic_typespec: , line:87
     |vpiTypespecMember:
     \_typespec_member: (ainv_op), line:88
       |vpiName:ainv_op
       |vpiTypespec:
       \_logic_typespec: , line:88
     |vpiTypespecMember:
     \_typespec_member: (alock_op), line:89
       |vpiName:alock_op
       |vpiTypespec:
       \_logic_typespec: , line:89
     |vpiTypespecMember:
     \_typespec_member: (aunlock_op), line:90
       |vpiName:aunlock_op
       |vpiTypespec:
       \_logic_typespec: , line:90
     |vpiTypespecMember:
     \_typespec_member: (tag_read_op), line:91
       |vpiName:tag_read_op
       |vpiTypespec:
       \_logic_typespec: , line:91
     |vpiTypespecMember:
     \_typespec_member: (atomic_op), line:93
       |vpiName:atomic_op
       |vpiTypespec:
       \_logic_typespec: , line:93
     |vpiTypespecMember:
     \_typespec_member: (amoswap_op), line:94
       |vpiName:amoswap_op
       |vpiTypespec:
       \_logic_typespec: , line:94
     |vpiTypespecMember:
     \_typespec_member: (amoor_op), line:95
       |vpiName:amoor_op
       |vpiTypespec:
       \_logic_typespec: , line:95
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_dma_cmd_e), line:111
     |vpiName:bsg_cache_dma_cmd_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:105
       |vpiRange:
       \_range: , line:105
         |vpiLeftRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:3
           |vpiSize:32
           |INT:3
         |vpiRightRange:
         \_constant: , line:105
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_get_fill_data), line:109
       |vpiName:e_dma_get_fill_data
       |INT:4
     |vpiEnumConst:
     \_enum_const: (e_dma_nop), line:106
       |vpiName:e_dma_nop
       |INT:0
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_addr), line:108
       |vpiName:e_dma_send_evict_addr
       |INT:2
     |vpiEnumConst:
     \_enum_const: (e_dma_send_evict_data), line:110
       |vpiName:e_dma_send_evict_data
       |INT:8
     |vpiEnumConst:
     \_enum_const: (e_dma_send_fill_addr), line:107
       |vpiName:e_dma_send_fill_addr
       |INT:1
   |vpiTypedef:
   \_enum_typespec: (bsg_cache_opcode_e), line:63
     |vpiName:bsg_cache_opcode_e
     |vpiBaseTypespec:
     \_logic_typespec: , line:11
       |vpiRange:
       \_range: , line:11
         |vpiLeftRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:5
           |vpiSize:32
           |INT:5
         |vpiRightRange:
         \_constant: , line:11
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (AFL), line:35
       |vpiName:AFL
       |INT:24
     |vpiEnumConst:
     \_enum_const: (AFLINV), line:36
       |vpiName:AFLINV
       |INT:25
     |vpiEnumConst:
     \_enum_const: (AINV), line:37
       |vpiName:AINV
       |INT:26
     |vpiEnumConst:
     \_enum_const: (ALOCK), line:39
       |vpiName:ALOCK
       |INT:27
     |vpiEnumConst:
     \_enum_const: (AMOADD_D), line:55
       |vpiName:AMOADD_D
       |INT:49
     |vpiEnumConst:
     \_enum_const: (AMOADD_W), line:44
       |vpiName:AMOADD_W
       |INT:33
     |vpiEnumConst:
     \_enum_const: (AMOAND_D), line:57
       |vpiName:AMOAND_D
       |INT:51
     |vpiEnumConst:
     \_enum_const: (AMOAND_W), line:46
       |vpiName:AMOAND_W
       |INT:35
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_D), line:62
       |vpiName:AMOMAXU_D
       |INT:56
     |vpiEnumConst:
     \_enum_const: (AMOMAXU_W), line:51
       |vpiName:AMOMAXU_W
       |INT:40
     |vpiEnumConst:
     \_enum_const: (AMOMAX_D), line:60
       |vpiName:AMOMAX_D
       |INT:54
     |vpiEnumConst:
     \_enum_const: (AMOMAX_W), line:49
       |vpiName:AMOMAX_W
       |INT:38
     |vpiEnumConst:
     \_enum_const: (AMOMINU_D), line:61
       |vpiName:AMOMINU_D
       |INT:55
     |vpiEnumConst:
     \_enum_const: (AMOMINU_W), line:50
       |vpiName:AMOMINU_W
       |INT:39
     |vpiEnumConst:
     \_enum_const: (AMOMIN_D), line:59
       |vpiName:AMOMIN_D
       |INT:53
     |vpiEnumConst:
     \_enum_const: (AMOMIN_W), line:48
       |vpiName:AMOMIN_W
       |INT:37
     |vpiEnumConst:
     \_enum_const: (AMOOR_D), line:58
       |vpiName:AMOOR_D
       |INT:52
     |vpiEnumConst:
     \_enum_const: (AMOOR_W), line:47
       |vpiName:AMOOR_W
       |INT:36
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_D), line:54
       |vpiName:AMOSWAP_D
       |INT:48
     |vpiEnumConst:
     \_enum_const: (AMOSWAP_W), line:43
       |vpiName:AMOSWAP_W
       |INT:32
     |vpiEnumConst:
     \_enum_const: (AMOXOR_D), line:56
       |vpiName:AMOXOR_D
       |INT:50
     |vpiEnumConst:
     \_enum_const: (AMOXOR_W), line:45
       |vpiName:AMOXOR_W
       |INT:34
     |vpiEnumConst:
     \_enum_const: (AUNLOCK), line:40
       |vpiName:AUNLOCK
       |INT:28
     |vpiEnumConst:
     \_enum_const: (LB), line:12
       |vpiName:LB
       |INT:0
     |vpiEnumConst:
     \_enum_const: (LBU), line:17
       |vpiName:LBU
       |INT:4
     |vpiEnumConst:
     \_enum_const: (LD), line:15
       |vpiName:LD
       |INT:3
     |vpiEnumConst:
     \_enum_const: (LDU), line:20
       |vpiName:LDU
       |INT:7
     |vpiEnumConst:
     \_enum_const: (LH), line:13
       |vpiName:LH
       |INT:1
     |vpiEnumConst:
     \_enum_const: (LHU), line:18
       |vpiName:LHU
       |INT:5
     |vpiEnumConst:
     \_enum_const: (LM), line:27
       |vpiName:LM
       |INT:12
     |vpiEnumConst:
     \_enum_const: (LW), line:14
       |vpiName:LW
       |INT:2
     |vpiEnumConst:
     \_enum_const: (LWU), line:19
       |vpiName:LWU
       |INT:6
     |vpiEnumConst:
     \_enum_const: (SB), line:22
       |vpiName:SB
       |INT:8
     |vpiEnumConst:
     \_enum_const: (SD), line:25
       |vpiName:SD
       |INT:11
     |vpiEnumConst:
     \_enum_const: (SH), line:23
       |vpiName:SH
       |INT:9
     |vpiEnumConst:
     \_enum_const: (SM), line:28
       |vpiName:SM
       |INT:13
     |vpiEnumConst:
     \_enum_const: (SW), line:24
       |vpiName:SW
       |INT:10
     |vpiEnumConst:
     \_enum_const: (TAGFL), line:31
       |vpiName:TAGFL
       |INT:17
     |vpiEnumConst:
     \_enum_const: (TAGLA), line:33
       |vpiName:TAGLA
       |INT:19
     |vpiEnumConst:
     \_enum_const: (TAGLV), line:32
       |vpiName:TAGLV
       |INT:18
     |vpiEnumConst:
     \_enum_const: (TAGST), line:30
       |vpiName:TAGST
       |INT:16
 |uhdmallPackages:
 \_package: builtin, parent:work@bsg_imul_iterative
   |vpiDefName:builtin
   |vpiFullName:builtin
 |uhdmallClasses:
 \_class_defn: (builtin::array)
   |vpiName:builtin::array
   |vpiFullName:builtin.builtin::array
 |uhdmallClasses:
 \_class_defn: (builtin::queue)
   |vpiName:builtin::queue
   |vpiFullName:builtin.builtin::queue
 |uhdmallClasses:
 \_class_defn: (builtin::string)
   |vpiName:builtin::string
   |vpiFullName:builtin.builtin::string
 |uhdmallClasses:
 \_class_defn: (builtin::system)
   |vpiName:builtin::system
   |vpiFullName:builtin.builtin::system
 |uhdmallModules:
 \_module: work@bsg_imul_iterative, file:<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v</a>, line:47, parent:work@bsg_imul_iterative
   |vpiDefName:work@bsg_imul_iterative
   |vpiFullName:work@bsg_imul_iterative
   |vpiProcess:
   \_always: , line:83
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:83
       |vpiCondition:
       \_operation: , line:83
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:83
           |vpiName:clk_i
           |vpiFullName:work@bsg_imul_iterative.clk_i
       |vpiStmt:
       \_begin: , line:83
         |vpiFullName:work@bsg_imul_iterative
         |vpiStmt:
         \_if_else: , line:84
           |vpiCondition:
           \_ref_obj: (reset_i), line:84
             |vpiName:reset_i
             |vpiFullName:work@bsg_imul_iterative.reset_i
           |vpiStmt:
           \_assignment: , line:84
             |vpiLhs:
             \_ref_obj: (curr_state_r), line:84
               |vpiName:curr_state_r
               |vpiFullName:work@bsg_imul_iterative.curr_state_r
             |vpiRhs:
             \_ref_obj: (IDLE), line:84
               |vpiName:IDLE
               |vpiFullName:work@bsg_imul_iterative.IDLE
           |vpiElseStmt:
           \_assignment: , line:85
             |vpiLhs:
             \_ref_obj: (curr_state_r), line:85
               |vpiName:curr_state_r
               |vpiFullName:work@bsg_imul_iterative.curr_state_r
             |vpiRhs:
             \_ref_obj: (next_state), line:85
               |vpiName:next_state
               |vpiFullName:work@bsg_imul_iterative.next_state
   |vpiProcess:
   \_always: , line:89
     |vpiAlwaysType:2
     |vpiStmt:
     \_begin: , line:89
       |vpiFullName:work@bsg_imul_iterative
       |vpiStmt:
       \_case_stmt: , line:90
         |vpiCaseType:1
         |vpiQualifier:1
         |vpiCondition:
         \_ref_obj: (curr_state_r), line:90
           |vpiName:curr_state_r
           |vpiFullName:work@bsg_imul_iterative.curr_state_r
         |vpiCaseItem:
         \_case_item: , line:91
           |vpiExpr:
           \_ref_obj: (IDLE), line:91
             |vpiName:IDLE
             |vpiFullName:work@bsg_imul_iterative.IDLE
           |vpiStmt:
           \_begin: , line:91
             |vpiFullName:work@bsg_imul_iterative
             |vpiStmt:
             \_if_else: , line:92
               |vpiCondition:
               \_ref_obj: (v_i), line:92
                 |vpiName:v_i
                 |vpiFullName:work@bsg_imul_iterative.v_i
               |vpiStmt:
               \_assignment: , line:92
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state), line:92
                   |vpiName:next_state
                   |vpiFullName:work@bsg_imul_iterative.next_state
                 |vpiRhs:
                 \_ref_obj: (NEG_A), line:92
                   |vpiName:NEG_A
                   |vpiFullName:work@bsg_imul_iterative.NEG_A
               |vpiElseStmt:
               \_assignment: , line:93
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state), line:93
                   |vpiName:next_state
                   |vpiFullName:work@bsg_imul_iterative.next_state
                 |vpiRhs:
                 \_ref_obj: (IDLE), line:93
                   |vpiName:IDLE
                   |vpiFullName:work@bsg_imul_iterative.IDLE
         |vpiCaseItem:
         \_case_item: , line:96
           |vpiExpr:
           \_ref_obj: (NEG_A), line:96
             |vpiName:NEG_A
             |vpiFullName:work@bsg_imul_iterative.NEG_A
           |vpiStmt:
           \_assignment: , line:96
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (next_state), line:96
               |vpiName:next_state
               |vpiFullName:work@bsg_imul_iterative.next_state
             |vpiRhs:
             \_ref_obj: (NEG_B), line:96
               |vpiName:NEG_B
               |vpiFullName:work@bsg_imul_iterative.NEG_B
         |vpiCaseItem:
         \_case_item: , line:97
           |vpiExpr:
           \_ref_obj: (NEG_B), line:97
             |vpiName:NEG_B
             |vpiFullName:work@bsg_imul_iterative.NEG_B
           |vpiStmt:
           \_assignment: , line:97
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (next_state), line:97
               |vpiName:next_state
               |vpiFullName:work@bsg_imul_iterative.next_state
             |vpiRhs:
             \_ref_obj: (CALC), line:97
               |vpiName:CALC
               |vpiFullName:work@bsg_imul_iterative.CALC
         |vpiCaseItem:
         \_case_item: , line:99
           |vpiExpr:
           \_ref_obj: (CALC), line:99
             |vpiName:CALC
             |vpiFullName:work@bsg_imul_iterative.CALC
           |vpiStmt:
           \_begin: , line:99
             |vpiFullName:work@bsg_imul_iterative
             |vpiStmt:
             \_if_else: , line:100
               |vpiCondition:
               \_operation: , line:100
                 |vpiOpType:3
                 |vpiOperand:
                 \_ref_obj: (shift_counter_full), line:100
                   |vpiName:shift_counter_full
                   |vpiFullName:work@bsg_imul_iterative.shift_counter_full
               |vpiStmt:
               \_assignment: , line:100
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state), line:100
                   |vpiName:next_state
                   |vpiFullName:work@bsg_imul_iterative.next_state
                 |vpiRhs:
                 \_ref_obj: (CALC), line:100
                   |vpiName:CALC
                   |vpiFullName:work@bsg_imul_iterative.CALC
               |vpiElseStmt:
               \_assignment: , line:101
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state), line:101
                   |vpiName:next_state
                   |vpiFullName:work@bsg_imul_iterative.next_state
                 |vpiRhs:
                 \_ref_obj: (NEG_R), line:101
                   |vpiName:NEG_R
                   |vpiFullName:work@bsg_imul_iterative.NEG_R
         |vpiCaseItem:
         \_case_item: , line:104
           |vpiExpr:
           \_ref_obj: (NEG_R), line:104
             |vpiName:NEG_R
             |vpiFullName:work@bsg_imul_iterative.NEG_R
           |vpiStmt:
           \_assignment: , line:104
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (next_state), line:104
               |vpiName:next_state
               |vpiFullName:work@bsg_imul_iterative.next_state
             |vpiRhs:
             \_ref_obj: (DONE), line:104
               |vpiName:DONE
               |vpiFullName:work@bsg_imul_iterative.DONE
         |vpiCaseItem:
         \_case_item: , line:106
           |vpiExpr:
           \_ref_obj: (DONE), line:106
             |vpiName:DONE
             |vpiFullName:work@bsg_imul_iterative.DONE
           |vpiStmt:
           \_begin: , line:106
             |vpiFullName:work@bsg_imul_iterative
             |vpiStmt:
             \_if_else: , line:107
               |vpiCondition:
               \_ref_obj: (yumi_i), line:107
                 |vpiName:yumi_i
                 |vpiFullName:work@bsg_imul_iterative.yumi_i
               |vpiStmt:
               \_assignment: , line:107
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state), line:107
                   |vpiName:next_state
                   |vpiFullName:work@bsg_imul_iterative.next_state
                 |vpiRhs:
                 \_ref_obj: (IDLE), line:107
                   |vpiName:IDLE
                   |vpiFullName:work@bsg_imul_iterative.IDLE
               |vpiElseStmt:
               \_assignment: , line:108
                 |vpiBlocking:1
                 |vpiLhs:
                 \_ref_obj: (next_state), line:108
                   |vpiName:next_state
                   |vpiFullName:work@bsg_imul_iterative.next_state
                 |vpiRhs:
                 \_ref_obj: (DONE), line:108
                   |vpiName:DONE
                   |vpiFullName:work@bsg_imul_iterative.DONE
         |vpiCaseItem:
         \_case_item: , line:111
           |vpiStmt:
           \_assignment: , line:111
             |vpiBlocking:1
             |vpiLhs:
             \_ref_obj: (next_state), line:111
               |vpiName:next_state
               |vpiFullName:work@bsg_imul_iterative.next_state
             |vpiRhs:
             \_ref_obj: (IDLE), line:111
               |vpiName:IDLE
               |vpiFullName:work@bsg_imul_iterative.IDLE
   |vpiProcess:
   \_always: , line:117
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:117
       |vpiCondition:
       \_operation: , line:117
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:117
           |vpiName:clk_i
           |vpiFullName:work@bsg_imul_iterative.clk_i
       |vpiStmt:
       \_begin: , line:117
         |vpiFullName:work@bsg_imul_iterative
         |vpiStmt:
         \_if_else: , line:118
           |vpiCondition:
           \_ref_obj: (reset_i), line:118
             |vpiName:reset_i
             |vpiFullName:work@bsg_imul_iterative.reset_i
           |vpiStmt:
           \_assignment: , line:118
             |vpiLhs:
             \_ref_obj: (shift_counter_r), line:118
               |vpiName:shift_counter_r
               |vpiFullName:work@bsg_imul_iterative.shift_counter_r
             |vpiRhs:
             \_constant: , line:118
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
           |vpiElseStmt:
           \_if_else: , line:119
             |vpiCondition:
             \_operation: , line:119
               |vpiOpType:26
               |vpiOperand:
               \_operation: , line:119
                 |vpiOpType:15
                 |vpiOperand:
                 \_ref_obj: (curr_state_r), line:119
                   |vpiName:curr_state_r
                   |vpiFullName:work@bsg_imul_iterative.curr_state_r
                 |vpiOperand:
                 \_ref_obj: (CALC), line:119
                   |vpiName:CALC
                   |vpiFullName:work@bsg_imul_iterative.CALC
               |vpiOperand:
               \_operation: , line:119
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (next_state), line:119
                   |vpiName:next_state
                   |vpiFullName:work@bsg_imul_iterative.next_state
                 |vpiOperand:
                 \_ref_obj: (CALC), line:119
                   |vpiName:CALC
                   |vpiFullName:work@bsg_imul_iterative.CALC
             |vpiStmt:
             \_assignment: , line:120
               |vpiLhs:
               \_ref_obj: (shift_counter_r), line:120
                 |vpiName:shift_counter_r
                 |vpiFullName:work@bsg_imul_iterative.shift_counter_r
               |vpiRhs:
               \_constant: , line:120
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiElseStmt:
             \_if_stmt: , line:121
               |vpiCondition:
               \_operation: , line:121
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (curr_state_r), line:121
                   |vpiName:curr_state_r
                   |vpiFullName:work@bsg_imul_iterative.curr_state_r
                 |vpiOperand:
                 \_ref_obj: (CALC), line:121
                   |vpiName:CALC
                   |vpiFullName:work@bsg_imul_iterative.CALC
               |vpiStmt:
               \_assignment: , line:122
                 |vpiLhs:
                 \_ref_obj: (shift_counter_r), line:122
                   |vpiName:shift_counter_r
                   |vpiFullName:work@bsg_imul_iterative.shift_counter_r
                 |vpiRhs:
                 \_operation: , line:122
                   |vpiOpType:24
                   |vpiOperand:
                   \_ref_obj: (shift_counter_r), line:122
                     |vpiName:shift_counter_r
                     |vpiFullName:work@bsg_imul_iterative.shift_counter_r
                   |vpiOperand:
                   \_constant: , line:122
                     |vpiConstType:7
                     |vpiDecompile:1
                     |vpiSize:32
                     |INT:1
   |vpiProcess:
   \_always: , line:156
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:156
       |vpiCondition:
       \_operation: , line:156
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:156
           |vpiName:clk_i
           |vpiFullName:work@bsg_imul_iterative.clk_i
       |vpiStmt:
       \_begin: , line:156
         |vpiFullName:work@bsg_imul_iterative
         |vpiStmt:
         \_if_else: , line:157
           |vpiCondition:
           \_ref_obj: (reset_i), line:157
             |vpiName:reset_i
             |vpiFullName:work@bsg_imul_iterative.reset_i
           |vpiStmt:
           \_assignment: , line:157
             |vpiLhs:
             \_ref_obj: (signed_opA_r), line:157
               |vpiName:signed_opA_r
               |vpiFullName:work@bsg_imul_iterative.signed_opA_r
             |vpiRhs:
             \_constant: , line:157
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
           |vpiElseStmt:
           \_if_stmt: , line:158
             |vpiCondition:
             \_ref_obj: (latch_input), line:158
               |vpiName:latch_input
               |vpiFullName:work@bsg_imul_iterative.latch_input
             |vpiStmt:
             \_assignment: , line:158
               |vpiLhs:
               \_ref_obj: (signed_opA_r), line:158
                 |vpiName:signed_opA_r
                 |vpiFullName:work@bsg_imul_iterative.signed_opA_r
               |vpiRhs:
               \_ref_obj: (signed_opA), line:158
                 |vpiName:signed_opA
                 |vpiFullName:work@bsg_imul_iterative.signed_opA
   |vpiProcess:
   \_always: , line:161
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:161
       |vpiCondition:
       \_operation: , line:161
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:161
           |vpiName:clk_i
           |vpiFullName:work@bsg_imul_iterative.clk_i
       |vpiStmt:
       \_begin: , line:161
         |vpiFullName:work@bsg_imul_iterative
         |vpiStmt:
         \_if_else: , line:162
           |vpiCondition:
           \_ref_obj: (reset_i), line:162
             |vpiName:reset_i
             |vpiFullName:work@bsg_imul_iterative.reset_i
           |vpiStmt:
           \_assignment: , line:162
             |vpiLhs:
             \_ref_obj: (signed_opB_r), line:162
               |vpiName:signed_opB_r
               |vpiFullName:work@bsg_imul_iterative.signed_opB_r
             |vpiRhs:
             \_constant: , line:162
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
           |vpiElseStmt:
           \_if_stmt: , line:163
             |vpiCondition:
             \_ref_obj: (latch_input), line:163
               |vpiName:latch_input
               |vpiFullName:work@bsg_imul_iterative.latch_input
             |vpiStmt:
             \_assignment: , line:163
               |vpiLhs:
               \_ref_obj: (signed_opB_r), line:163
                 |vpiName:signed_opB_r
                 |vpiFullName:work@bsg_imul_iterative.signed_opB_r
               |vpiRhs:
               \_ref_obj: (signed_opB), line:163
                 |vpiName:signed_opB
                 |vpiFullName:work@bsg_imul_iterative.signed_opB
   |vpiProcess:
   \_always: , line:166
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:166
       |vpiCondition:
       \_operation: , line:166
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:166
           |vpiName:clk_i
           |vpiFullName:work@bsg_imul_iterative.clk_i
       |vpiStmt:
       \_begin: , line:166
         |vpiFullName:work@bsg_imul_iterative
         |vpiStmt:
         \_if_else: , line:167
           |vpiCondition:
           \_ref_obj: (reset_i), line:167
             |vpiName:reset_i
             |vpiFullName:work@bsg_imul_iterative.reset_i
           |vpiStmt:
           \_assignment: , line:167
             |vpiLhs:
             \_ref_obj: (need_neg_result_r), line:167
               |vpiName:need_neg_result_r
               |vpiFullName:work@bsg_imul_iterative.need_neg_result_r
             |vpiRhs:
             \_constant: , line:167
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
           |vpiElseStmt:
           \_if_stmt: , line:168
             |vpiCondition:
             \_ref_obj: (latch_input), line:168
               |vpiName:latch_input
               |vpiFullName:work@bsg_imul_iterative.latch_input
             |vpiStmt:
             \_assignment: , line:168
               |vpiLhs:
               \_ref_obj: (need_neg_result_r), line:168
                 |vpiName:need_neg_result_r
                 |vpiFullName:work@bsg_imul_iterative.need_neg_result_r
               |vpiRhs:
               \_operation: , line:168
                 |vpiOpType:30
                 |vpiOperand:
                 \_ref_obj: (signed_opA), line:168
                   |vpiName:signed_opA
                   |vpiFullName:work@bsg_imul_iterative.signed_opA
                 |vpiOperand:
                 \_ref_obj: (signed_opB), line:168
                   |vpiName:signed_opB
                   |vpiFullName:work@bsg_imul_iterative.signed_opB
   |vpiProcess:
   \_always: , line:171
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:171
       |vpiCondition:
       \_operation: , line:171
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:171
           |vpiName:clk_i
           |vpiFullName:work@bsg_imul_iterative.clk_i
       |vpiStmt:
       \_begin: , line:171
         |vpiFullName:work@bsg_imul_iterative
         |vpiStmt:
         \_if_else: , line:172
           |vpiCondition:
           \_ref_obj: (reset_i), line:172
             |vpiName:reset_i
             |vpiFullName:work@bsg_imul_iterative.reset_i
           |vpiStmt:
           \_assignment: , line:172
             |vpiLhs:
             \_ref_obj: (gets_high_part_r), line:172
               |vpiName:gets_high_part_r
               |vpiFullName:work@bsg_imul_iterative.gets_high_part_r
             |vpiRhs:
             \_constant: , line:172
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
           |vpiElseStmt:
           \_if_stmt: , line:173
             |vpiCondition:
             \_ref_obj: (latch_input), line:173
               |vpiName:latch_input
               |vpiFullName:work@bsg_imul_iterative.latch_input
             |vpiStmt:
             \_assignment: , line:173
               |vpiLhs:
               \_ref_obj: (gets_high_part_r), line:173
                 |vpiName:gets_high_part_r
                 |vpiFullName:work@bsg_imul_iterative.gets_high_part_r
               |vpiRhs:
               \_ref_obj: (gets_high_part_i), line:173
                 |vpiName:gets_high_part_i
                 |vpiFullName:work@bsg_imul_iterative.gets_high_part_i
   |vpiProcess:
   \_always: , line:178
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:178
       |vpiCondition:
       \_operation: , line:178
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:178
           |vpiName:clk_i
           |vpiFullName:work@bsg_imul_iterative.clk_i
       |vpiStmt:
       \_begin: , line:178
         |vpiFullName:work@bsg_imul_iterative
         |vpiStmt:
         \_if_else: , line:179
           |vpiCondition:
           \_ref_obj: (reset_i), line:179
             |vpiName:reset_i
             |vpiFullName:work@bsg_imul_iterative.reset_i
           |vpiStmt:
           \_assignment: , line:179
             |vpiLhs:
             \_ref_obj: (opA_r), line:179
               |vpiName:opA_r
               |vpiFullName:work@bsg_imul_iterative.opA_r
             |vpiRhs:
             \_constant: , line:179
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
           |vpiElseStmt:
           \_if_else: , line:180
             |vpiCondition:
             \_ref_obj: (latch_input), line:180
               |vpiName:latch_input
               |vpiFullName:work@bsg_imul_iterative.latch_input
             |vpiStmt:
             \_assignment: , line:180
               |vpiLhs:
               \_ref_obj: (opA_r), line:180
                 |vpiName:opA_r
                 |vpiFullName:work@bsg_imul_iterative.opA_r
               |vpiRhs:
               \_ref_obj: (opA_i), line:180
                 |vpiName:opA_i
                 |vpiFullName:work@bsg_imul_iterative.opA_i
             |vpiElseStmt:
             \_if_else: , line:183
               |vpiCondition:
               \_operation: , line:183
                 |vpiOpType:26
                 |vpiOperand:
                 \_operation: , line:183
                   |vpiOpType:14
                   |vpiOperand:
                   \_ref_obj: (curr_state_r), line:183
                     |vpiName:curr_state_r
                     |vpiFullName:work@bsg_imul_iterative.curr_state_r
                   |vpiOperand:
                   \_ref_obj: (CALC), line:183
                     |vpiName:CALC
                     |vpiFullName:work@bsg_imul_iterative.CALC
                 |vpiOperand:
                 \_operation: , line:183
                   |vpiOpType:3
                   |vpiOperand:
                   \_ref_obj: (gets_high_part_r), line:183
                     |vpiName:gets_high_part_r
                     |vpiFullName:work@bsg_imul_iterative.gets_high_part_r
               |vpiStmt:
               \_assignment: , line:184
                 |vpiLhs:
                 \_ref_obj: (opA_r), line:184
                   |vpiName:opA_r
                   |vpiFullName:work@bsg_imul_iterative.opA_r
                 |vpiRhs:
                 \_operation: , line:184
                   |vpiOpType:22
                   |vpiOperand:
                   \_ref_obj: (opA_r), line:184
                     |vpiName:opA_r
                     |vpiFullName:work@bsg_imul_iterative.opA_r
                   |vpiOperand:
                   \_constant: , line:184
                     |vpiConstType:7
                     |vpiDecompile:1
                     |vpiSize:32
                     |INT:1
               |vpiElseStmt:
               \_if_stmt: , line:186
                 |vpiCondition:
                 \_operation: , line:186
                   |vpiOpType:26
                   |vpiOperand:
                   \_operation: , line:186
                     |vpiOpType:14
                     |vpiOperand:
                     \_ref_obj: (curr_state_r), line:186
                       |vpiName:curr_state_r
                       |vpiFullName:work@bsg_imul_iterative.curr_state_r
                     |vpiOperand:
                     \_ref_obj: (NEG_A), line:186
                       |vpiName:NEG_A
                       |vpiFullName:work@bsg_imul_iterative.NEG_A
                   |vpiOperand:
                   \_ref_obj: (signed_opA_r), line:186
                     |vpiName:signed_opA_r
                     |vpiFullName:work@bsg_imul_iterative.signed_opA_r
                 |vpiStmt:
                 \_assignment: , line:187
                   |vpiLhs:
                   \_ref_obj: (opA_r), line:187
                     |vpiName:opA_r
                     |vpiFullName:work@bsg_imul_iterative.opA_r
                   |vpiRhs:
                   \_part_select: , line:187, parent:adder_result
                     |vpiConstantSelect:1
                     |vpiParent:
                     \_ref_obj: (adder_result)
                     |vpiLeftRange:
                     \_operation: , line:187
                       |vpiOpType:11
                       |vpiOperand:
                       \_ref_obj: (width_p), line:187
                         |vpiName:width_p
                       |vpiOperand:
                       \_constant: , line:187
                         |vpiConstType:7
                         |vpiDecompile:1
                         |vpiSize:32
                         |INT:1
                     |vpiRightRange:
                     \_constant: , line:187
                       |vpiConstType:7
                       |vpiDecompile:0
                       |vpiSize:32
                       |INT:0
   |vpiProcess:
   \_always: , line:190
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:190
       |vpiCondition:
       \_operation: , line:190
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:190
           |vpiName:clk_i
           |vpiFullName:work@bsg_imul_iterative.clk_i
       |vpiStmt:
       \_begin: , line:190
         |vpiFullName:work@bsg_imul_iterative
         |vpiStmt:
         \_if_else: , line:191
           |vpiCondition:
           \_ref_obj: (reset_i), line:191
             |vpiName:reset_i
             |vpiFullName:work@bsg_imul_iterative.reset_i
           |vpiStmt:
           \_assignment: , line:191
             |vpiLhs:
             \_ref_obj: (opB_r), line:191
               |vpiName:opB_r
               |vpiFullName:work@bsg_imul_iterative.opB_r
             |vpiRhs:
             \_constant: , line:191
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
           |vpiElseStmt:
           \_if_else: , line:192
             |vpiCondition:
             \_ref_obj: (latch_input), line:192
               |vpiName:latch_input
               |vpiFullName:work@bsg_imul_iterative.latch_input
             |vpiStmt:
             \_assignment: , line:192
               |vpiLhs:
               \_ref_obj: (opB_r), line:192
                 |vpiName:opB_r
                 |vpiFullName:work@bsg_imul_iterative.opB_r
               |vpiRhs:
               \_ref_obj: (opB_i), line:192
                 |vpiName:opB_i
                 |vpiFullName:work@bsg_imul_iterative.opB_i
             |vpiElseStmt:
             \_if_else: , line:193
               |vpiCondition:
               \_operation: , line:193
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (curr_state_r), line:193
                   |vpiName:curr_state_r
                   |vpiFullName:work@bsg_imul_iterative.curr_state_r
                 |vpiOperand:
                 \_ref_obj: (CALC), line:193
                   |vpiName:CALC
                   |vpiFullName:work@bsg_imul_iterative.CALC
               |vpiStmt:
               \_assignment: , line:193
                 |vpiLhs:
                 \_ref_obj: (opB_r), line:193
                   |vpiName:opB_r
                   |vpiFullName:work@bsg_imul_iterative.opB_r
                 |vpiRhs:
                 \_operation: , line:193
                   |vpiOpType:23
                   |vpiOperand:
                   \_ref_obj: (opB_r), line:193
                     |vpiName:opB_r
                     |vpiFullName:work@bsg_imul_iterative.opB_r
                   |vpiOperand:
                   \_constant: , line:193
                     |vpiConstType:7
                     |vpiDecompile:1
                     |vpiSize:32
                     |INT:1
               |vpiElseStmt:
               \_if_stmt: , line:195
                 |vpiCondition:
                 \_operation: , line:195
                   |vpiOpType:26
                   |vpiOperand:
                   \_operation: , line:195
                     |vpiOpType:14
                     |vpiOperand:
                     \_ref_obj: (curr_state_r), line:195
                       |vpiName:curr_state_r
                       |vpiFullName:work@bsg_imul_iterative.curr_state_r
                     |vpiOperand:
                     \_ref_obj: (NEG_B), line:195
                       |vpiName:NEG_B
                       |vpiFullName:work@bsg_imul_iterative.NEG_B
                   |vpiOperand:
                   \_ref_obj: (signed_opB_r), line:195
                     |vpiName:signed_opB_r
                     |vpiFullName:work@bsg_imul_iterative.signed_opB_r
                 |vpiStmt:
                 \_assignment: , line:196
                   |vpiLhs:
                   \_ref_obj: (opB_r), line:196
                     |vpiName:opB_r
                     |vpiFullName:work@bsg_imul_iterative.opB_r
                   |vpiRhs:
                   \_part_select: , line:196, parent:adder_result
                     |vpiConstantSelect:1
                     |vpiParent:
                     \_ref_obj: (adder_result)
                     |vpiLeftRange:
                     \_operation: , line:196
                       |vpiOpType:11
                       |vpiOperand:
                       \_ref_obj: (width_p), line:196
                         |vpiName:width_p
                       |vpiOperand:
                       \_constant: , line:196
                         |vpiConstType:7
                         |vpiDecompile:1
                         |vpiSize:32
                         |INT:1
                     |vpiRightRange:
                     \_constant: , line:196
                       |vpiConstType:7
                       |vpiDecompile:0
                       |vpiSize:32
                       |INT:0
   |vpiProcess:
   \_always: , line:205
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:205
       |vpiCondition:
       \_operation: , line:205
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:205
           |vpiName:clk_i
           |vpiFullName:work@bsg_imul_iterative.clk_i
       |vpiStmt:
       \_begin: , line:205
         |vpiFullName:work@bsg_imul_iterative
         |vpiStmt:
         \_if_else: , line:206
           |vpiCondition:
           \_ref_obj: (reset_i), line:206
             |vpiName:reset_i
             |vpiFullName:work@bsg_imul_iterative.reset_i
           |vpiStmt:
           \_assignment: , line:206
             |vpiLhs:
             \_ref_obj: (all_sh_lsb_zero_r), line:206
               |vpiName:all_sh_lsb_zero_r
               |vpiFullName:work@bsg_imul_iterative.all_sh_lsb_zero_r
             |vpiRhs:
             \_constant: , line:206
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
           |vpiElseStmt:
           \_if_else: , line:207
             |vpiCondition:
             \_ref_obj: (latch_input), line:207
               |vpiName:latch_input
               |vpiFullName:work@bsg_imul_iterative.latch_input
             |vpiStmt:
             \_assignment: , line:207
               |vpiLhs:
               \_ref_obj: (all_sh_lsb_zero_r), line:207
                 |vpiName:all_sh_lsb_zero_r
                 |vpiFullName:work@bsg_imul_iterative.all_sh_lsb_zero_r
               |vpiRhs:
               \_constant: , line:207
                 |vpiConstType:3
                 |vpiDecompile:&#39;b1
                 |vpiSize:1
                 |BIN:1
             |vpiElseStmt:
             \_if_stmt: , line:208
               |vpiCondition:
               \_operation: , line:208
                 |vpiOpType:14
                 |vpiOperand:
                 \_ref_obj: (curr_state_r), line:208
                   |vpiName:curr_state_r
                   |vpiFullName:work@bsg_imul_iterative.curr_state_r
                 |vpiOperand:
                 \_ref_obj: (CALC), line:208
                   |vpiName:CALC
                   |vpiFullName:work@bsg_imul_iterative.CALC
               |vpiStmt:
               \_assignment: , line:208
                 |vpiLhs:
                 \_ref_obj: (all_sh_lsb_zero_r), line:208
                   |vpiName:all_sh_lsb_zero_r
                   |vpiFullName:work@bsg_imul_iterative.all_sh_lsb_zero_r
                 |vpiRhs:
                 \_operation: , line:208
                   |vpiOpType:28
                   |vpiOperand:
                   \_ref_obj: (all_sh_lsb_zero_r), line:208
                     |vpiName:all_sh_lsb_zero_r
                     |vpiFullName:work@bsg_imul_iterative.all_sh_lsb_zero_r
                   |vpiOperand:
                   \_operation: , line:209
                     |vpiOpType:4
                     |vpiOperand:
                     \_ref_obj: (shifted_lsb), line:209
                       |vpiName:shifted_lsb
                       |vpiFullName:work@bsg_imul_iterative.shifted_lsb
   |vpiProcess:
   \_always: , line:215
     |vpiAlwaysType:3
     |vpiStmt:
     \_event_control: , line:215
       |vpiCondition:
       \_operation: , line:215
         |vpiOpType:39
         |vpiOperand:
         \_ref_obj: (clk_i), line:215
           |vpiName:clk_i
           |vpiFullName:work@bsg_imul_iterative.clk_i
       |vpiStmt:
       \_begin: , line:215
         |vpiFullName:work@bsg_imul_iterative
         |vpiStmt:
         \_if_else: , line:216
           |vpiCondition:
           \_ref_obj: (reset_i), line:216
             |vpiName:reset_i
             |vpiFullName:work@bsg_imul_iterative.reset_i
           |vpiStmt:
           \_assignment: , line:216
             |vpiLhs:
             \_ref_obj: (result_r), line:216
               |vpiName:result_r
               |vpiFullName:work@bsg_imul_iterative.result_r
             |vpiRhs:
             \_constant: , line:216
               |vpiConstType:3
               |vpiDecompile:&#39;b0
               |vpiSize:1
               |BIN:0
           |vpiElseStmt:
           \_if_else: , line:217
             |vpiCondition:
             \_ref_obj: (latch_input), line:217
               |vpiName:latch_input
               |vpiFullName:work@bsg_imul_iterative.latch_input
             |vpiStmt:
             \_assignment: , line:217
               |vpiLhs:
               \_ref_obj: (result_r), line:217
                 |vpiName:result_r
                 |vpiFullName:work@bsg_imul_iterative.result_r
               |vpiRhs:
               \_constant: , line:217
                 |vpiConstType:3
                 |vpiDecompile:&#39;b0
                 |vpiSize:1
                 |BIN:0
             |vpiElseStmt:
             \_if_stmt: , line:219
               |vpiCondition:
               \_operation: , line:219
                 |vpiOpType:26
                 |vpiOperand:
                 \_operation: , line:219
                   |vpiOpType:14
                   |vpiOperand:
                   \_ref_obj: (curr_state_r), line:219
                     |vpiName:curr_state_r
                     |vpiFullName:work@bsg_imul_iterative.curr_state_r
                   |vpiOperand:
                   \_ref_obj: (NEG_R), line:219
                     |vpiName:NEG_R
                     |vpiFullName:work@bsg_imul_iterative.NEG_R
                 |vpiOperand:
                 \_ref_obj: (need_neg_result_r), line:219
                   |vpiName:need_neg_result_r
                   |vpiFullName:work@bsg_imul_iterative.need_neg_result_r
               |vpiStmt:
               \_if_else: , line:221
                 |vpiCondition:
                 \_operation: , line:221
                   |vpiOpType:26
                   |vpiOperand:
                   \_ref_obj: (gets_high_part_r), line:221
                     |vpiName:gets_high_part_r
                     |vpiFullName:work@bsg_imul_iterative.gets_high_part_r
                   |vpiOperand:
                   \_operation: , line:221
                     |vpiOpType:3
                     |vpiOperand:
                     \_ref_obj: (all_sh_lsb_zero_r), line:221
                       |vpiName:all_sh_lsb_zero_r
                       |vpiFullName:work@bsg_imul_iterative.all_sh_lsb_zero_r
                 |vpiStmt:
                 \_assignment: , line:222
                   |vpiLhs:
                   \_ref_obj: (result_r), line:222
                     |vpiName:result_r
                     |vpiFullName:work@bsg_imul_iterative.result_r
                   |vpiRhs:
                   \_operation: , line:222
                     |vpiOpType:4
                     |vpiOperand:
                     \_ref_obj: (result_r), line:222
                       |vpiName:result_r
                       |vpiFullName:work@bsg_imul_iterative.result_r
                 |vpiElseStmt:
                 \_assignment: , line:226
                   |vpiLhs:
                   \_ref_obj: (result_r), line:226
                     |vpiName:result_r
                     |vpiFullName:work@bsg_imul_iterative.result_r
                   |vpiRhs:
                   \_part_select: , line:226, parent:adder_result
                     |vpiConstantSelect:1
                     |vpiParent:
                     \_ref_obj: (adder_result)
                     |vpiLeftRange:
                     \_operation: , line:226
                       |vpiOpType:11
                       |vpiOperand:
                       \_ref_obj: (width_p), line:226
                         |vpiName:width_p
                       |vpiOperand:
                       \_constant: , line:226
                         |vpiConstType:7
                         |vpiDecompile:1
                         |vpiSize:32
                         |INT:1
                     |vpiRightRange:
                     \_constant: , line:226
                       |vpiConstType:7
                       |vpiDecompile:0
                       |vpiSize:32
                       |INT:0
   |vpiPort:
   \_port: (clk_i), line:48
     |vpiName:clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_i), line:48
         |vpiName:clk_i
         |vpiFullName:work@bsg_imul_iterative.clk_i
   |vpiPort:
   \_port: (reset_i), line:49
     |vpiName:reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_i), line:49
         |vpiName:reset_i
         |vpiFullName:work@bsg_imul_iterative.reset_i
   |vpiPort:
   \_port: (v_i), line:51
     |vpiName:v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (v_i), line:51
         |vpiName:v_i
         |vpiFullName:work@bsg_imul_iterative.v_i
   |vpiPort:
   \_port: (ready_o), line:52
     |vpiName:ready_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ready_o), line:52
         |vpiName:ready_o
         |vpiFullName:work@bsg_imul_iterative.ready_o
   |vpiPort:
   \_port: (opA_i), line:54
     |vpiName:opA_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opA_i), line:54
         |vpiName:opA_i
         |vpiFullName:work@bsg_imul_iterative.opA_i
   |vpiPort:
   \_port: (signed_opA_i), line:55
     |vpiName:signed_opA_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (signed_opA_i), line:55
         |vpiName:signed_opA_i
         |vpiFullName:work@bsg_imul_iterative.signed_opA_i
   |vpiPort:
   \_port: (opB_i), line:56
     |vpiName:opB_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opB_i), line:56
         |vpiName:opB_i
         |vpiFullName:work@bsg_imul_iterative.opB_i
   |vpiPort:
   \_port: (signed_opB_i), line:57
     |vpiName:signed_opB_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (signed_opB_i), line:57
         |vpiName:signed_opB_i
         |vpiFullName:work@bsg_imul_iterative.signed_opB_i
   |vpiPort:
   \_port: (gets_high_part_i), line:59
     |vpiName:gets_high_part_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gets_high_part_i), line:59
         |vpiName:gets_high_part_i
         |vpiFullName:work@bsg_imul_iterative.gets_high_part_i
   |vpiPort:
   \_port: (v_o), line:61
     |vpiName:v_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (v_o), line:61
         |vpiName:v_o
         |vpiFullName:work@bsg_imul_iterative.v_o
   |vpiPort:
   \_port: (result_o), line:62
     |vpiName:result_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (result_o), line:62
         |vpiName:result_o
         |vpiFullName:work@bsg_imul_iterative.result_o
   |vpiPort:
   \_port: (yumi_i), line:63
     |vpiName:yumi_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (yumi_i), line:63
         |vpiName:yumi_i
         |vpiFullName:work@bsg_imul_iterative.yumi_i
   |vpiContAssign:
   \_cont_assign: , line:132
     |vpiRhs:
     \_operation: , line:132
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:132
         |vpiOpType:32
         |vpiOperand:
         \_operation: , line:132
           |vpiOpType:32
           |vpiOperand:
           \_operation: , line:132
             |vpiOpType:14
             |vpiOperand:
             \_ref_obj: (curr_state_r), line:132
               |vpiName:curr_state_r
               |vpiFullName:work@bsg_imul_iterative.curr_state_r
             |vpiOperand:
             \_ref_obj: (NEG_A), line:132
               |vpiName:NEG_A
               |vpiFullName:work@bsg_imul_iterative.NEG_A
           |vpiOperand:
           \_operation: , line:132
             |vpiOpType:4
             |vpiOperand:
             \_ref_obj: (opA_r), line:132
               |vpiName:opA_r
               |vpiFullName:work@bsg_imul_iterative.opA_r
           |vpiOperand:
           \_operation: , line:133
             |vpiOpType:14
             |vpiOperand:
             \_ref_obj: (curr_state_r), line:133
               |vpiName:curr_state_r
               |vpiFullName:work@bsg_imul_iterative.curr_state_r
             |vpiOperand:
             \_ref_obj: (NEG_B), line:133
               |vpiName:NEG_B
               |vpiFullName:work@bsg_imul_iterative.NEG_B
         |vpiOperand:
         \_operation: , line:133
           |vpiOpType:4
           |vpiOperand:
           \_ref_obj: (opB_r), line:133
             |vpiName:opB_r
             |vpiFullName:work@bsg_imul_iterative.opB_r
         |vpiOperand:
         \_operation: , line:134
           |vpiOpType:14
           |vpiOperand:
           \_ref_obj: (curr_state_r), line:134
             |vpiName:curr_state_r
             |vpiFullName:work@bsg_imul_iterative.curr_state_r
           |vpiOperand:
           \_ref_obj: (NEG_R), line:134
             |vpiName:NEG_R
             |vpiFullName:work@bsg_imul_iterative.NEG_R
       |vpiOperand:
       \_operation: , line:134
         |vpiOpType:4
         |vpiOperand:
         \_ref_obj: (result_r), line:134
           |vpiName:result_r
           |vpiFullName:work@bsg_imul_iterative.result_r
       |vpiOperand:
       \_ref_obj: (result_r), line:134
         |vpiName:result_r
         |vpiFullName:work@bsg_imul_iterative.result_r
     |vpiLhs:
     \_ref_obj: (adder_a), line:132
       |vpiName:adder_a
       |vpiFullName:work@bsg_imul_iterative.adder_a
       |vpiActual:
       \_logic_net: (adder_a), line:128
         |vpiName:adder_a
         |vpiFullName:work@bsg_imul_iterative.adder_a
         |vpiNetType:36
   |vpiContAssign:
   \_cont_assign: , line:140
     |vpiRhs:
     \_operation: , line:140
       |vpiOpType:32
       |vpiOperand:
       \_ref_obj: (adder_neg_op), line:140
         |vpiName:adder_neg_op
         |vpiFullName:work@bsg_imul_iterative.adder_neg_op
       |vpiOperand:
       \_operation: , line:140
         |vpiOpType:33
         |vpiOperand:
         \_operation: , line:140
           |vpiOpType:34
           |vpiOperand:
           \_operation: , line:140
             |vpiOpType:11
             |vpiOperand:
             \_ref_obj: (width_p), line:140
               |vpiName:width_p
               |vpiFullName:work@bsg_imul_iterative.width_p
             |vpiOperand:
             \_constant: , line:140
               |vpiConstType:7
               |vpiDecompile:1
               |vpiSize:32
               |INT:1
           |vpiOperand:
           \_constant: , line:140
             |vpiConstType:3
             |vpiDecompile:&#39;b0
             |vpiSize:1
             |BIN:0
         |vpiOperand:
         \_constant: , line:140
           |vpiConstType:3
           |vpiDecompile:&#39;b1
           |vpiSize:1
           |BIN:1
       |vpiOperand:
       \_ref_obj: (opA_r), line:141
         |vpiName:opA_r
         |vpiFullName:work@bsg_imul_iterative.opA_r
     |vpiLhs:
     \_ref_obj: (adder_b), line:140
       |vpiName:adder_b
       |vpiFullName:work@bsg_imul_iterative.adder_b
       |vpiActual:
       \_logic_net: (adder_b), line:128
         |vpiName:adder_b
         |vpiFullName:work@bsg_imul_iterative.adder_b
         |vpiNetType:36
   |vpiContAssign:
   \_cont_assign: , line:143
     |vpiRhs:
     \_operation: , line:143
       |vpiOpType:24
       |vpiOperand:
       \_operation: , line:143
         |vpiOpType:33
         |vpiOperand:
         \_constant: , line:143
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
         |vpiOperand:
         \_ref_obj: (adder_a), line:143
           |vpiName:adder_a
       |vpiOperand:
       \_operation: , line:143
         |vpiOpType:33
         |vpiOperand:
         \_constant: , line:143
           |vpiConstType:3
           |vpiDecompile:&#39;b0
           |vpiSize:1
           |BIN:0
         |vpiOperand:
         \_ref_obj: (adder_b), line:143
           |vpiName:adder_b
           |vpiFullName:work@bsg_imul_iterative.adder_b
     |vpiLhs:
     \_ref_obj: (adder_result), line:143
       |vpiName:adder_result
       |vpiFullName:work@bsg_imul_iterative.adder_result
       |vpiActual:
       \_logic_net: (adder_result), line:129
         |vpiName:adder_result
         |vpiFullName:work@bsg_imul_iterative.adder_result
         |vpiNetType:36
   |vpiContAssign:
   \_cont_assign: , line:145
     |vpiRhs:
     \_operation: , line:145
       |vpiOpType:23
       |vpiOperand:
       \_ref_obj: (adder_result), line:145
         |vpiName:adder_result
         |vpiFullName:work@bsg_imul_iterative.adder_result
       |vpiOperand:
       \_constant: , line:145
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
     |vpiLhs:
     \_ref_obj: (shifted_adder_result), line:145
       |vpiName:shifted_adder_result
       |vpiFullName:work@bsg_imul_iterative.shifted_adder_result
       |vpiActual:
       \_logic_net: (shifted_adder_result), line:129
         |vpiName:shifted_adder_result
         |vpiFullName:work@bsg_imul_iterative.shifted_adder_result
         |vpiNetType:36
   |vpiContAssign:
   \_cont_assign: , line:241
     |vpiRhs:
     \_operation: , line:241
       |vpiOpType:14
       |vpiOperand:
       \_ref_obj: (curr_state_r), line:241
         |vpiName:curr_state_r
         |vpiFullName:work@bsg_imul_iterative.curr_state_r
       |vpiOperand:
       \_ref_obj: (IDLE), line:241
         |vpiName:IDLE
         |vpiFullName:work@bsg_imul_iterative.IDLE
     |vpiLhs:
     \_ref_obj: (ready_o), line:241
       |vpiName:ready_o
       |vpiFullName:work@bsg_imul_iterative.ready_o
       |vpiActual:
       \_logic_net: (ready_o), line:52
   |vpiContAssign:
   \_cont_assign: , line:242
     |vpiRhs:
     \_ref_obj: (result_r), line:242
       |vpiName:result_r
       |vpiFullName:work@bsg_imul_iterative.result_r
       |vpiActual:
       \_logic_net: (result_r), line:127
         |vpiName:result_r
         |vpiFullName:work@bsg_imul_iterative.result_r
         |vpiNetType:36
     |vpiLhs:
     \_ref_obj: (result_o), line:242
       |vpiName:result_o
       |vpiFullName:work@bsg_imul_iterative.result_o
       |vpiActual:
       \_logic_net: (result_o), line:62
   |vpiContAssign:
   \_cont_assign: , line:243
     |vpiRhs:
     \_operation: , line:243
       |vpiOpType:14
       |vpiOperand:
       \_ref_obj: (curr_state_r), line:243
         |vpiName:curr_state_r
         |vpiFullName:work@bsg_imul_iterative.curr_state_r
       |vpiOperand:
       \_ref_obj: (DONE), line:243
         |vpiName:DONE
         |vpiFullName:work@bsg_imul_iterative.DONE
     |vpiLhs:
     \_ref_obj: (v_o), line:243
       |vpiName:v_o
       |vpiFullName:work@bsg_imul_iterative.v_o
       |vpiActual:
       \_logic_net: (v_o), line:61
   |vpiNet:
   \_logic_net: (clk_i), line:48
   |vpiNet:
   \_logic_net: (reset_i), line:49
   |vpiNet:
   \_logic_net: (v_i), line:51
   |vpiNet:
   \_logic_net: (ready_o), line:52
   |vpiNet:
   \_logic_net: (opA_i), line:54
   |vpiNet:
   \_logic_net: (signed_opA_i), line:55
   |vpiNet:
   \_logic_net: (opB_i), line:56
   |vpiNet:
   \_logic_net: (signed_opB_i), line:57
   |vpiNet:
   \_logic_net: (gets_high_part_i), line:59
   |vpiNet:
   \_logic_net: (v_o), line:61
   |vpiNet:
   \_logic_net: (result_o), line:62
   |vpiNet:
   \_logic_net: (yumi_i), line:63
   |vpiNet:
   \_logic_net: (shift_counter_r), line:71
     |vpiName:shift_counter_r
     |vpiFullName:work@bsg_imul_iterative.shift_counter_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (gets_high_part_r), line:72
     |vpiName:gets_high_part_r
     |vpiFullName:work@bsg_imul_iterative.gets_high_part_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (shift_counter_full), line:74
     |vpiName:shift_counter_full
     |vpiFullName:work@bsg_imul_iterative.shift_counter_full
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (curr_state_r), line:80
     |vpiName:curr_state_r
     |vpiFullName:work@bsg_imul_iterative.curr_state_r
   |vpiNet:
   \_logic_net: (next_state), line:80
     |vpiName:next_state
     |vpiFullName:work@bsg_imul_iterative.next_state
   |vpiNet:
   \_logic_net: (opA_r), line:127
     |vpiName:opA_r
     |vpiFullName:work@bsg_imul_iterative.opA_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (opB_r), line:127
     |vpiName:opB_r
     |vpiFullName:work@bsg_imul_iterative.opB_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (result_r), line:127
   |vpiNet:
   \_logic_net: (adder_a), line:128
   |vpiNet:
   \_logic_net: (adder_b), line:128
   |vpiNet:
   \_logic_net: (adder_result), line:129
   |vpiNet:
   \_logic_net: (shifted_adder_result), line:129
   |vpiNet:
   \_logic_net: (adder_neg_op), line:136
     |vpiName:adder_neg_op
     |vpiFullName:work@bsg_imul_iterative.adder_neg_op
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (latch_input), line:150
     |vpiName:latch_input
     |vpiFullName:work@bsg_imul_iterative.latch_input
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (signed_opA_r), line:151
     |vpiName:signed_opA_r
     |vpiFullName:work@bsg_imul_iterative.signed_opA_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (signed_opB_r), line:151
     |vpiName:signed_opB_r
     |vpiFullName:work@bsg_imul_iterative.signed_opB_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (need_neg_result_r), line:151
     |vpiName:need_neg_result_r
     |vpiFullName:work@bsg_imul_iterative.need_neg_result_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (signed_opA), line:153
     |vpiName:signed_opA
     |vpiFullName:work@bsg_imul_iterative.signed_opA
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (signed_opB), line:154
     |vpiName:signed_opB
     |vpiFullName:work@bsg_imul_iterative.signed_opB
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (shifted_lsb), line:202
     |vpiName:shifted_lsb
     |vpiFullName:work@bsg_imul_iterative.shifted_lsb
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (all_sh_lsb_zero_r), line:204
     |vpiName:all_sh_lsb_zero_r
     |vpiFullName:work@bsg_imul_iterative.all_sh_lsb_zero_r
     |vpiNetType:36
   |vpiTypedef:
   \_enum_typespec: (imul_ctrl_stat), line:79
     |vpiName:imul_ctrl_stat
     |vpiBaseTypespec:
     \_logic_typespec: , line:79
       |vpiRange:
       \_range: , line:79
         |vpiLeftRange:
         \_constant: , line:79
           |vpiConstType:7
           |vpiDecompile:2
           |vpiSize:32
           |INT:2
         |vpiRightRange:
         \_constant: , line:79
           |vpiConstType:7
           |vpiDecompile:0
           |vpiSize:32
           |INT:0
     |vpiEnumConst:
     \_enum_const: (CALC), line:79
       |vpiName:CALC
       |INT:3
     |vpiEnumConst:
     \_enum_const: (DONE), line:79
       |vpiName:DONE
       |INT:5
     |vpiEnumConst:
     \_enum_const: (IDLE), line:79
       |vpiName:IDLE
       |INT:0
     |vpiEnumConst:
     \_enum_const: (NEG_A), line:79
       |vpiName:NEG_A
       |INT:1
     |vpiEnumConst:
     \_enum_const: (NEG_B), line:79
       |vpiName:NEG_B
       |INT:2
     |vpiEnumConst:
     \_enum_const: (NEG_R), line:79
       |vpiName:NEG_R
       |INT:4
   |vpiParamAssign:
   \_param_assign: , line:67
     |vpiRhs:
     \_operation: , line:67
       |vpiOpType:32
       |vpiOperand:
       \_operation: , line:67
         |vpiOpType:14
         |vpiOperand:
         \_operation: , line:67
           |vpiOpType:24
           |vpiOperand:
           \_ref_obj: (width_p), line:67
             |vpiName:width_p
           |vpiOperand:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
         |vpiOperand:
         \_constant: , line:67
           |vpiConstType:7
           |vpiDecompile:1
           |vpiSize:32
           |INT:1
       |vpiOperand:
       \_constant: , line:67
         |vpiConstType:7
         |vpiDecompile:1
         |vpiSize:32
         |INT:1
       |vpiOperand:
       \_sys_func_call: ($clog2), line:67
         |vpiName:$clog2
         |vpiArgument:
         \_operation: , line:67
           |vpiOpType:24
           |vpiOperand:
           \_ref_obj: (width_p), line:67
             |vpiName:width_p
           |vpiOperand:
           \_constant: , line:67
             |vpiConstType:7
             |vpiDecompile:1
             |vpiSize:32
             |INT:1
     |vpiLhs:
     \_parameter: (lg_width_lp), line:67
       |vpiName:lg_width_lp
       |vpiLocalParam:1
   |vpiParameter:
   \_parameter: (lg_width_lp), line:67
 |uhdmtopModules:
 \_module: work@bsg_imul_iterative (work@bsg_imul_iterative), file:<a href="../../../../third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v.html" target="file-frame">third_party/cores/basejump_stl/bsg_misc/bsg_imul_iterative.v</a>, line:47
   |vpiDefName:work@bsg_imul_iterative
   |vpiName:work@bsg_imul_iterative
   |vpiPort:
   \_port: (clk_i), line:48, parent:work@bsg_imul_iterative
     |vpiName:clk_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (clk_i), line:48, parent:work@bsg_imul_iterative
         |vpiName:clk_i
         |vpiFullName:work@bsg_imul_iterative.clk_i
   |vpiPort:
   \_port: (reset_i), line:49, parent:work@bsg_imul_iterative
     |vpiName:reset_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (reset_i), line:49, parent:work@bsg_imul_iterative
         |vpiName:reset_i
         |vpiFullName:work@bsg_imul_iterative.reset_i
   |vpiPort:
   \_port: (v_i), line:51, parent:work@bsg_imul_iterative
     |vpiName:v_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (v_i), line:51, parent:work@bsg_imul_iterative
         |vpiName:v_i
         |vpiFullName:work@bsg_imul_iterative.v_i
   |vpiPort:
   \_port: (ready_o), line:52, parent:work@bsg_imul_iterative
     |vpiName:ready_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (ready_o), line:52, parent:work@bsg_imul_iterative
         |vpiName:ready_o
         |vpiFullName:work@bsg_imul_iterative.ready_o
   |vpiPort:
   \_port: (opA_i), line:54, parent:work@bsg_imul_iterative
     |vpiName:opA_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opA_i), line:54, parent:work@bsg_imul_iterative
         |vpiName:opA_i
         |vpiFullName:work@bsg_imul_iterative.opA_i
   |vpiPort:
   \_port: (signed_opA_i), line:55, parent:work@bsg_imul_iterative
     |vpiName:signed_opA_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (signed_opA_i), line:55, parent:work@bsg_imul_iterative
         |vpiName:signed_opA_i
         |vpiFullName:work@bsg_imul_iterative.signed_opA_i
   |vpiPort:
   \_port: (opB_i), line:56, parent:work@bsg_imul_iterative
     |vpiName:opB_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (opB_i), line:56, parent:work@bsg_imul_iterative
         |vpiName:opB_i
         |vpiFullName:work@bsg_imul_iterative.opB_i
   |vpiPort:
   \_port: (signed_opB_i), line:57, parent:work@bsg_imul_iterative
     |vpiName:signed_opB_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (signed_opB_i), line:57, parent:work@bsg_imul_iterative
         |vpiName:signed_opB_i
         |vpiFullName:work@bsg_imul_iterative.signed_opB_i
   |vpiPort:
   \_port: (gets_high_part_i), line:59, parent:work@bsg_imul_iterative
     |vpiName:gets_high_part_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (gets_high_part_i), line:59, parent:work@bsg_imul_iterative
         |vpiName:gets_high_part_i
         |vpiFullName:work@bsg_imul_iterative.gets_high_part_i
   |vpiPort:
   \_port: (v_o), line:61, parent:work@bsg_imul_iterative
     |vpiName:v_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (v_o), line:61, parent:work@bsg_imul_iterative
         |vpiName:v_o
         |vpiFullName:work@bsg_imul_iterative.v_o
   |vpiPort:
   \_port: (result_o), line:62, parent:work@bsg_imul_iterative
     |vpiName:result_o
     |vpiDirection:2
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (result_o), line:62, parent:work@bsg_imul_iterative
         |vpiName:result_o
         |vpiFullName:work@bsg_imul_iterative.result_o
   |vpiPort:
   \_port: (yumi_i), line:63, parent:work@bsg_imul_iterative
     |vpiName:yumi_i
     |vpiDirection:1
     |vpiLowConn:
     \_ref_obj: 
       |vpiActual:
       \_logic_net: (yumi_i), line:63, parent:work@bsg_imul_iterative
         |vpiName:yumi_i
         |vpiFullName:work@bsg_imul_iterative.yumi_i
   |vpiNet:
   \_logic_net: (clk_i), line:48, parent:work@bsg_imul_iterative
   |vpiNet:
   \_logic_net: (reset_i), line:49, parent:work@bsg_imul_iterative
   |vpiNet:
   \_logic_net: (v_i), line:51, parent:work@bsg_imul_iterative
   |vpiNet:
   \_logic_net: (ready_o), line:52, parent:work@bsg_imul_iterative
   |vpiNet:
   \_logic_net: (opA_i), line:54, parent:work@bsg_imul_iterative
   |vpiNet:
   \_logic_net: (signed_opA_i), line:55, parent:work@bsg_imul_iterative
   |vpiNet:
   \_logic_net: (opB_i), line:56, parent:work@bsg_imul_iterative
   |vpiNet:
   \_logic_net: (signed_opB_i), line:57, parent:work@bsg_imul_iterative
   |vpiNet:
   \_logic_net: (gets_high_part_i), line:59, parent:work@bsg_imul_iterative
   |vpiNet:
   \_logic_net: (v_o), line:61, parent:work@bsg_imul_iterative
   |vpiNet:
   \_logic_net: (result_o), line:62, parent:work@bsg_imul_iterative
   |vpiNet:
   \_logic_net: (yumi_i), line:63, parent:work@bsg_imul_iterative
   |vpiNet:
   \_logic_net: (shift_counter_r), line:71, parent:work@bsg_imul_iterative
     |vpiName:shift_counter_r
     |vpiFullName:work@bsg_imul_iterative.shift_counter_r
     |vpiNetType:36
     |vpiRange:
     \_range: , line:71
       |vpiLeftRange:
       \_constant: , line:71
         |vpiConstType:7
         |vpiDecompile:18446744073709551615
         |vpiSize:32
         |INT:-1
       |vpiRightRange:
       \_constant: , line:71
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (gets_high_part_r), line:72, parent:work@bsg_imul_iterative
     |vpiName:gets_high_part_r
     |vpiFullName:work@bsg_imul_iterative.gets_high_part_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (shift_counter_full), line:74, parent:work@bsg_imul_iterative
     |vpiName:shift_counter_full
     |vpiFullName:work@bsg_imul_iterative.shift_counter_full
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (opA_r), line:127, parent:work@bsg_imul_iterative
     |vpiName:opA_r
     |vpiFullName:work@bsg_imul_iterative.opA_r
     |vpiNetType:36
     |vpiRange:
     \_range: , line:127
       |vpiLeftRange:
       \_constant: , line:127
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:127
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (opB_r), line:127, parent:work@bsg_imul_iterative
     |vpiName:opB_r
     |vpiFullName:work@bsg_imul_iterative.opB_r
     |vpiNetType:36
     |vpiRange:
     \_range: , line:127
       |vpiLeftRange:
       \_constant: , line:127
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:127
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (result_r), line:127, parent:work@bsg_imul_iterative
     |vpiName:result_r
     |vpiFullName:work@bsg_imul_iterative.result_r
     |vpiNetType:36
     |vpiRange:
     \_range: , line:127
       |vpiLeftRange:
       \_constant: , line:127
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:127
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (adder_a), line:128, parent:work@bsg_imul_iterative
     |vpiName:adder_a
     |vpiFullName:work@bsg_imul_iterative.adder_a
     |vpiNetType:36
     |vpiRange:
     \_range: , line:128
       |vpiLeftRange:
       \_constant: , line:128
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:128
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (adder_b), line:128, parent:work@bsg_imul_iterative
     |vpiName:adder_b
     |vpiFullName:work@bsg_imul_iterative.adder_b
     |vpiNetType:36
     |vpiRange:
     \_range: , line:128
       |vpiLeftRange:
       \_constant: , line:128
         |vpiConstType:7
         |vpiDecompile:31
         |vpiSize:32
         |INT:31
       |vpiRightRange:
       \_constant: , line:128
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (adder_result), line:129, parent:work@bsg_imul_iterative
     |vpiName:adder_result
     |vpiFullName:work@bsg_imul_iterative.adder_result
     |vpiNetType:36
     |vpiRange:
     \_range: , line:129
       |vpiLeftRange:
       \_constant: , line:129
         |vpiConstType:7
         |vpiDecompile:32
         |vpiSize:32
         |INT:32
       |vpiRightRange:
       \_constant: , line:129
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (shifted_adder_result), line:129, parent:work@bsg_imul_iterative
     |vpiName:shifted_adder_result
     |vpiFullName:work@bsg_imul_iterative.shifted_adder_result
     |vpiNetType:36
     |vpiRange:
     \_range: , line:129
       |vpiLeftRange:
       \_constant: , line:129
         |vpiConstType:7
         |vpiDecompile:32
         |vpiSize:32
         |INT:32
       |vpiRightRange:
       \_constant: , line:129
         |vpiConstType:7
         |vpiDecompile:0
         |vpiSize:32
         |INT:0
   |vpiNet:
   \_logic_net: (adder_neg_op), line:136, parent:work@bsg_imul_iterative
     |vpiName:adder_neg_op
     |vpiFullName:work@bsg_imul_iterative.adder_neg_op
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (latch_input), line:150, parent:work@bsg_imul_iterative
     |vpiName:latch_input
     |vpiFullName:work@bsg_imul_iterative.latch_input
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (signed_opA_r), line:151, parent:work@bsg_imul_iterative
     |vpiName:signed_opA_r
     |vpiFullName:work@bsg_imul_iterative.signed_opA_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (signed_opB_r), line:151, parent:work@bsg_imul_iterative
     |vpiName:signed_opB_r
     |vpiFullName:work@bsg_imul_iterative.signed_opB_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (need_neg_result_r), line:151, parent:work@bsg_imul_iterative
     |vpiName:need_neg_result_r
     |vpiFullName:work@bsg_imul_iterative.need_neg_result_r
     |vpiNetType:36
   |vpiNet:
   \_logic_net: (signed_opA), line:153, parent:work@bsg_imul_iterative
     |vpiName:signed_opA
     |vpiFullName:work@bsg_imul_iterative.signed_opA
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (signed_opB), line:154, parent:work@bsg_imul_iterative
     |vpiName:signed_opB
     |vpiFullName:work@bsg_imul_iterative.signed_opB
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (shifted_lsb), line:202, parent:work@bsg_imul_iterative
     |vpiName:shifted_lsb
     |vpiFullName:work@bsg_imul_iterative.shifted_lsb
     |vpiNetType:1
   |vpiNet:
   \_logic_net: (all_sh_lsb_zero_r), line:204, parent:work@bsg_imul_iterative
     |vpiName:all_sh_lsb_zero_r
     |vpiFullName:work@bsg_imul_iterative.all_sh_lsb_zero_r
     |vpiNetType:36
   |vpiVariables:
   \_enum_var: (curr_state_r), line:80, parent:work@bsg_imul_iterative
     |vpiName:curr_state_r
     |vpiFullName:work@bsg_imul_iterative.curr_state_r
     |vpiTypespec:
     \_enum_typespec: (imul_ctrl_stat), line:79
   |vpiVariables:
   \_enum_var: (next_state), line:80, parent:work@bsg_imul_iterative
     |vpiName:next_state
     |vpiFullName:work@bsg_imul_iterative.next_state
     |vpiTypespec:
     \_enum_typespec: (imul_ctrl_stat), line:79
   |vpiParameter:
   \_parameter: (lg_width_lp), line:67
     |vpiName:lg_width_lp
     |INT:0
   |vpiParameter:
   \_parameter: (width_p), line:47
     |vpiName:width_p
     |INT:32
Object: \work_bsg_imul_iterative of type 3000
Object: \work_bsg_imul_iterative of type 32
Object: \clk_i of type 44
Object: \reset_i of type 44
Object: \v_i of type 44
Object: \ready_o of type 44
Object: \opA_i of type 44
Object: \signed_opA_i of type 44
Object: \opB_i of type 44
Object: \signed_opB_i of type 44
Object: \gets_high_part_i of type 44
Object: \v_o of type 44
Object: \result_o of type 44
Object: \yumi_i of type 44
Object: \curr_state_r of type 617
ERROR: Encountered unhandled object type: 617

</pre>
</body>