# -*- coding: utf-8 -*-
# Generated by the protocol buffer compiler.  DO NOT EDIT!
# source: core.proto
# Protobuf Python Version: 4.25.0
"""Generated protocol buffer code."""
from google.protobuf import descriptor as _descriptor
from google.protobuf import descriptor_pool as _descriptor_pool
from google.protobuf import symbol_database as _symbol_database
from google.protobuf.internal import builder as _builder
# @@protoc_insertion_point(imports)

_sym_db = _symbol_database.Default()




DESCRIPTOR = _descriptor_pool.Default().AddSerializedFile(b'\n\ncore.proto\x12\x03xir\"b\n\x08\x46\x61\x63ility\x12\n\n\x02id\x18\x01 \x01(\t\x12\x0c\n\x04\x66qdn\x18\x02 \x01(\t\x12 \n\tresources\x18\x03 \x03(\x0b\x32\r.xir.Resource\x12\x1a\n\x06\x63\x61\x62les\x18\x04 \x03(\x0b\x32\n.xir.Cable\"x\n\x07Network\x12\n\n\x02id\x18\x01 \x01(\t\x12\x18\n\x05nodes\x18\x02 \x03(\x0b\x32\t.xir.Node\x12\x18\n\x05links\x18\x03 \x03(\x0b\x32\t.xir.Link\x12-\n\nparameters\x18\x04 \x01(\x0b\x32\x19.xir.ExperimentParameters\"\xf8\x01\n\x14\x45xperimentParameters\x12\'\n\x07routing\x18\x01 \x01(\x0b\x32\x16.xir.RoutingConstraint\x12-\n\naddressing\x18\x02 \x01(\x0b\x32\x19.xir.AddressingConstraint\x12\x13\n\x0bhypervisors\x18\x03 \x03(\t\x12\x12\n\nsimulators\x18\x04 \x03(\t\x12\x11\n\temulators\x18\x05 \x03(\t\x12\x1f\n\x17\x65xperimentnetresolution\x18\x06 \x01(\x08\x12+\n\temulation\x18\x07 \x01(\x0b\x32\x18.xir.EmulationConstraint\"\xa3\x01\n\nProperties\x12\x31\n\tkeyvalues\x18\x01 \x03(\x0b\x32\x1e.xir.Properties.KeyvaluesEntry\x1a\x18\n\x06Values\x12\x0e\n\x06values\x18\x01 \x03(\t\x1aH\n\x0eKeyvaluesEntry\x12\x0b\n\x03key\x18\x01 \x01(\t\x12%\n\x05value\x18\x02 \x01(\x0b\x32\x16.xir.Properties.Values:\x02\x38\x01\"\xc7\x03\n\x04Node\x12\n\n\x02id\x18\x01 \x01(\t\x12\x1c\n\x07sockets\x18\x02 \x03(\x0b\x32\x0b.xir.Socket\x12\x1b\n\x04proc\x18\x03 \x01(\x0b\x32\r.xir.ProcSpec\x12\x1f\n\x06memory\x18\x04 \x01(\x0b\x32\x0f.xir.MemorySpec\x12\x19\n\x03NIC\x18\x05 \x01(\x0b\x32\x0c.xir.NICSpec\x12\x1c\n\x05\x64isks\x18\x06 \x01(\x0b\x32\r.xir.DiskSpec\x12\"\n\x05metal\x18\x07 \x01(\x0b\x32\x13.xir.BoolConstraint\x12!\n\x04virt\x18\x08 \x01(\x0b\x32\x13.xir.BoolConstraint\x12$\n\x05image\x18\t \x01(\x0b\x32\x15.xir.StringConstraint\x12\'\n\x08platform\x18\n \x01(\x0b\x32\x15.xir.StringConstraint\x12\x1f\n\x03viz\x18\x0b \x01(\x0b\x32\x12.xir.Visualization\x12\x1d\n\x04\x63onf\x18\x0c \x01(\x0b\x32\x0f.xir.NodeConfig\x12#\n\nproperties\x18\r \x01(\x0b\x32\x0f.xir.Properties\x12#\n\x04host\x18\x0e \x01(\x0b\x32\x15.xir.StringConstraint\".\n\nNodeConfig\x12 \n\x06routes\x18\x01 \x03(\x0b\x32\x10.xir.RouteConfig\"3\n\x0bRouteConfig\x12\x0b\n\x03src\x18\x01 \x01(\t\x12\n\n\x02gw\x18\x02 \x01(\t\x12\x0b\n\x03\x64st\x18\x03 \x01(\t\",\n\rVisualization\x12\r\n\x05\x63olor\x18\x01 \x01(\t\x12\x0c\n\x04size\x18\x02 \x01(\r\"B\n\x03Ref\x12\x0f\n\x07\x65lement\x18\x01 \x01(\t\x12\r\n\x05index\x18\x02 \x01(\r\x12\x1b\n\x06subref\x18\x03 \x01(\x0b\x32\x0b.xir.Subref\"\x17\n\x06Subref\x12\r\n\x05index\x18\x01 \x01(\r\"_\n\x06Socket\x12\r\n\x05index\x18\x01 \x01(\x05\x12\r\n\x05\x61\x64\x64rs\x18\x02 \x03(\t\x12\x1a\n\x08\x65ndpoint\x18\x03 \x01(\x0b\x32\x08.xir.Ref\x12\x1b\n\x04port\x18\x04 \x01(\x0b\x32\r.xir.PortSpec\"1\n\tRouteConf\x12\x0b\n\x03src\x18\x01 \x01(\t\x12\n\n\x02gw\x18\x02 \x01(\t\x12\x0b\n\x03\x64st\x18\x03 \x01(\t\"\xf9\x02\n\x04Link\x12\n\n\x02id\x18\x01 \x01(\t\x12&\n\x07latency\x18\x02 \x01(\x0b\x32\x15.xir.Uint64Constraint\x12\'\n\x08\x63\x61pacity\x18\x03 \x01(\x0b\x32\x15.xir.Uint64Constraint\x12\"\n\x04loss\x18\x04 \x01(\x0b\x32\x14.xir.FloatConstraint\x12 \n\tendpoints\x18\x05 \x03(\x0b\x32\r.xir.Endpoint\x12%\n\x04kind\x18\x06 \x01(\x0b\x32\x17.xir.LinkKindConstraint\x12$\n\x05layer\x18\x07 \x01(\x0b\x32\x15.xir.Uint64Constraint\x12#\n\nproperties\x18\x08 \x01(\x0b\x32\x0f.xir.Properties\"\\\n\x04Kind\x12\n\n\x06unspec\x10\x00\x12\x0c\n\x08\x65thernet\x10\x01\x12\x08\n\x04wifi\x10\x02\x12\x0b\n\x07wifi_ac\x10\x03\x12\x0b\n\x07wifi_ax\x10\x04\x12\n\n\x06lte_4g\x10\x05\x12\n\n\x06lte_5g\x10\x06\"Z\n\x08\x45ndpoint\x12\r\n\x05index\x18\x01 \x01(\x05\x12\x18\n\x06socket\x18\x02 \x01(\x0b\x32\x08.xir.Ref\x12%\n\tconnector\x18\x03 \x01(\x0b\x32\x12.xir.ConnectorSpec\"!\n\x04Phyo\x12\n\n\x02id\x18\x01 \x01(\t\x12\r\n\x05\x65qtns\x18\x02 \x03(\t\"\n\n\x08Variable\"\x06\n\x04\x42ond\"\n\n\x08\x43oupling\"L\n\x06Sensor\x12\n\n\x02id\x18\x01 \x01(\t\x12\x0b\n\x03var\x18\x02 \x01(\t\x12\x0c\n\x04rate\x18\x03 \x01(\x02\x12\x0e\n\x06target\x18\x04 \x01(\t\x12\x0b\n\x03tag\x18\x05 \x01(\x05\"y\n\x08\x41\x63tuator\x12\n\n\x02id\x18\x01 \x01(\t\x12\x0b\n\x03var\x18\x02 \x01(\t\x12#\n\x0e\x64ynamic_limits\x18\x03 \x01(\x0b\x32\x0b.xir.Limits\x12\"\n\rstatic_limits\x18\x04 \x01(\x0b\x32\x0b.xir.Limits\x12\x0b\n\x03tag\x18\x05 \x01(\x05\"&\n\x06Limits\x12\r\n\x05lower\x18\x01 \x01(\x02\x12\r\n\x05upper\x18\x02 \x01(\x02\"a\n\x0bProductInfo\x12\x14\n\x0cManufacturer\x18\x01 \x01(\t\x12\r\n\x05Model\x18\x02 \x01(\t\x12\x0b\n\x03SKU\x18\x03 \x01(\t\x12\x12\n\nIntegrated\x18\x04 \x01(\x08\x12\x0c\n\x04\x63ost\x18\x05 \x01(\x02\"\xf8\x04\n\x08Resource\x12\n\n\x02id\x18\x01 \x01(\t\x12\x10\n\x08\x66\x61\x63ility\x18\x02 \x01(\t\x12\x18\n\x05procs\x18\x03 \x03(\x0b\x32\t.xir.Proc\x12\x19\n\x06memory\x18\x04 \x03(\x0b\x32\t.xir.Dimm\x12\x16\n\x04NICs\x18\x05 \x03(\x0b\x32\x08.xir.NIC\x12\x18\n\x05\x64isks\x18\x06 \x03(\x0b\x32\t.xir.Disk\x12\x1d\n\x05\x61lloc\x18\x07 \x03(\x0e\x32\x0e.xir.AllocMode\x12\x18\n\x05roles\x18\x08 \x03(\x0e\x32\t.xir.Role\x12\x1f\n\x08\x66irmware\x18\t \x01(\x0b\x32\r.xir.Firmware\x12\x19\n\x02OS\x18\n \x01(\x0b\x32\r.xir.OSConfig\x12&\n\x0cproduct_info\x18\x0b \x01(\x0b\x32\x10.xir.ProductInfo\x12\x0b\n\x03TPA\x18\x0c \x01(\x04\x12\x18\n\x04ipmi\x18\r \x01(\x0b\x32\x08.xir.BMCH\x00\x12%\n\nrelayboard\x18\x0e \x01(\x0b\x32\x0f.xir.RelayBoardH\x00\x12)\n\x03pdu\x18\x0f \x01(\x0b\x32\x1a.xir.PowerDistributionUnitH\x00\x12\x1b\n\x05raven\x18\x10 \x01(\x0b\x32\n.xir.RavenH\x00\x12$\n\x0bleaf_config\x18\x11 \x01(\x0b\x32\x0f.xir.LeafConfig\x12\x36\n\rinfranet_addr\x18\x12 \x03(\x0b\x32\x1f.xir.Resource.InfranetAddrEntry\x1a\x45\n\x11InfranetAddrEntry\x12\x0b\n\x03key\x18\x01 \x01(\t\x12\x1f\n\x05value\x18\x02 \x01(\x0b\x32\x10.xir.AddressList:\x02\x38\x01\x42\x0f\n\rpower_control\"`\n\x03\x42MC\x12\x0c\n\x04host\x18\x01 \x01(\t\x12\x1b\n\x04kind\x18\x02 \x01(\x0e\x32\r.xir.BMC.Kind\".\n\x04Kind\x12\x08\n\x04IPMI\x10\x00\x12\x0b\n\x07RedFish\x10\x01\x12\x0f\n\x0bIPMIRedFish\x10\x02\"d\n\nRelayBoard\x12\x0c\n\x04host\x18\x01 \x01(\t\x12\r\n\x05index\x18\x02 \x01(\r\x12\"\n\x04kind\x18\x03 \x01(\x0e\x32\x14.xir.RelayBoard.Kind\"\x15\n\x04Kind\x12\r\n\tNCDFusion\x10\x00\"v\n\x15PowerDistributionUnit\x12\x0c\n\x04host\x18\x01 \x01(\t\x12\x0f\n\x07outlets\x18\x02 \x03(\r\x12-\n\x04kind\x18\x03 \x01(\x0e\x32\x1f.xir.PowerDistributionUnit.Kind\"\x0f\n\x04Kind\x12\x07\n\x03\x41PC\x10\x00\"\x15\n\x05Raven\x12\x0c\n\x04host\x18\x01 \x01(\t\"W\n\x08\x46irmware\x12 \n\x04kind\x18\x01 \x01(\x0e\x32\x12.xir.Firmware.Kind\")\n\x04Kind\x12\r\n\tUndefined\x10\x00\x12\x08\n\x04UEFI\x10\x01\x12\x08\n\x04\x42IOS\x10\x02\"\xa4\x02\n\x12ResourceAllocation\x12\x10\n\x08resource\x18\x01 \x01(\t\x12\x10\n\x08\x66\x61\x63ility\x18\x02 \x01(\t\x12\x0c\n\x04mzid\x18\x03 \x01(\t\x12\x0c\n\x04node\x18\x04 \x01(\t\x12\"\n\x05procs\x18\x05 \x01(\x0b\x32\x13.xir.ProcAllocation\x12%\n\x06memory\x18\x06 \x01(\x0b\x32\x15.xir.MemoryAllocation\x12!\n\x04NICs\x18\x07 \x01(\x0b\x32\x13.xir.NICsAllocation\x12#\n\x05\x64isks\x18\x08 \x01(\x0b\x32\x14.xir.DisksAllocation\x12\x18\n\x05model\x18\t \x01(\x0b\x32\t.xir.Node\x12\x10\n\x08revision\x18\n \x01(\x03\x12\x0f\n\x07virtual\x18\x0b \x01(\x08\"r\n\x0f\x43\x61\x62leAllocation\x12\r\n\x05\x63\x61\x62le\x18\x01 \x01(\t\x12\x10\n\x08\x66\x61\x63ility\x18\x02 \x01(\t\x12\x0c\n\x04mzid\x18\x03 \x01(\t\x12\x0c\n\x04link\x18\x04 \x01(\t\x12\x10\n\x08\x63\x61pacity\x18\x05 \x01(\x04\x12\x10\n\x08revision\x18\x06 \x01(\x03\"\x1b\n\x0b\x41\x64\x64ressList\x12\x0c\n\x04list\x18\x01 \x03(\t\"\x8c\x02\n\nLeafConfig\x12\x30\n\x16service_address_blocks\x18\x01 \x01(\x0b\x32\x10.xir.AddressList\x12/\n\x15tenant_address_blocks\x18\x02 \x01(\x0b\x32\x10.xir.AddressList\x12K\n\x17infrapod_address_blocks\x18\x03 \x03(\x0b\x32*.xir.LeafConfig.InfrapodAddressBlocksEntry\x1aN\n\x1aInfrapodAddressBlocksEntry\x12\x0b\n\x03key\x18\x01 \x01(\t\x12\x1f\n\x05value\x18\x02 \x01(\x0b\x32\x10.xir.AddressList:\x02\x38\x01\"\xb6\x02\n\x08OSConfig\x12!\n\x03\x42GP\x18\x01 \x03(\x0b\x32\x14.xir.BGPRouterConfig\x12!\n\x06\x62ridge\x18\x02 \x03(\x0b\x32\x11.xir.BridgeConfig\x12\x1d\n\x04VLAN\x18\x03 \x03(\x0b\x32\x0f.xir.VLANConfig\x12>\n\x11service_endpoints\x18\x04 \x03(\x0b\x32#.xir.OSConfig.ServiceEndpointsEntry\x12\x0e\n\x06\x61ppend\x18\x05 \x01(\t\x12\x0f\n\x07rootdev\x18\x06 \x01(\t\x12\x15\n\rdefault_image\x18\x07 \x01(\t\x1aM\n\x15ServiceEndpointsEntry\x12\x0b\n\x03key\x18\x01 \x01(\r\x12#\n\x05value\x18\x02 \x01(\x0b\x32\x14.xir.ServiceEndpoint:\x02\x38\x01\"\"\n\x0fServiceEndpoint\x12\x0f\n\x07\x61\x64\x64ress\x18\x01 \x01(\t\"U\n\nVLANConfig\x12\x0e\n\x06\x64\x65vice\x18\x01 \x01(\t\x12\x0b\n\x03vid\x18\x02 \x01(\r\x12\r\n\x05\x61\x64\x64rs\x18\x03 \x03(\t\x12\x1b\n\x04role\x18\x04 \x01(\x0e\x32\r.xir.LinkRole\"R\n\x0fInterfaceConfig\x12\x0f\n\x07\x61\x64\x64ress\x18\x01 \x01(\t\x12\x11\n\tinterface\x18\x02 \x01(\t\x12\x1b\n\x04role\x18\x03 \x01(\x0e\x32\r.xir.LinkRole\"t\n\x0f\x42GPRouterConfig\x12\x0b\n\x03vrf\x18\x01 \x01(\t\x12\x0b\n\x03\x41SN\x18\x02 \x01(\r\x12(\n\nInterfaces\x18\x03 \x03(\x0b\x32\x14.xir.InterfaceConfig\x12\x1d\n\x04\x45VPN\x18\x04 \x01(\x0b\x32\x0f.xir.EVPNConfig\";\n\nEVPNConfig\x12-\n\x0fTunnelEndpoints\x18\x01 \x03(\x0b\x32\x14.xir.InterfaceConfig\"\\\n\x0c\x42ridgeConfig\x12\x0c\n\x04name\x18\x01 \x01(\t\x12\x12\n\nvlan_aware\x18\x02 \x01(\x08\x12\r\n\x05\x61\x64\x64rs\x18\x03 \x03(\t\x12\x1b\n\x04role\x18\x04 \x01(\x0e\x32\r.xir.LinkRole\"(\n\x08\x42reakout\x12\r\n\x05index\x18\x01 \x01(\r\x12\r\n\x05radix\x18\x02 \x01(\r\"\x18\n\x08PortBond\x12\x0c\n\x04name\x18\x01 \x01(\t\"\x1a\n\x08SRIOV_PF\x12\x0e\n\x06MaxVFs\x18\x01 \x01(\r\"\x1b\n\x08SRIOV_VF\x12\x0f\n\x07VfIndex\x18\x01 \x01(\r\"e\n\x05SRIOV\x12\x1b\n\x02Pf\x18\x02 \x01(\x0b\x32\r.xir.SRIOV_PFH\x00\x12\x1b\n\x02Vf\x18\x03 \x01(\x0b\x32\r.xir.SRIOV_VFH\x00\x12\x0c\n\x04PfNi\x18\x04 \x01(\r\x12\x0c\n\x04PfPi\x18\x05 \x01(\rB\x06\n\x04\x44\x61ta\"\xcb\x02\n\x04Port\x12\x0e\n\x06parent\x18\x01 \x01(\t\x12\r\n\x05index\x18\x02 \x01(\r\x12\x1e\n\tprotocols\x18\x03 \x03(\x0e\x32\x0b.xir.Layer1\x12\x10\n\x08\x63\x61pacity\x18\x04 \x01(\x04\x12\x0b\n\x03mac\x18\x05 \x01(\t\x12\'\n\x0b\x66orm_factor\x18\x06 \x01(\x0e\x32\x12.xir.ConnectorKind\x12\x1b\n\tconnector\x18\x07 \x01(\x0b\x32\x08.xir.Ref\x12\x1b\n\x04role\x18\x08 \x01(\x0e\x32\r.xir.LinkRole\x12\x0b\n\x03TPA\x18\t \x01(\x04\x12\x0e\n\x06queues\x18\n \x01(\x04\x12\x1f\n\x08\x62reakout\x18\x0b \x01(\x0b\x32\r.xir.Breakout\x12\x1b\n\x04\x62ond\x18\x0c \x01(\x0b\x32\r.xir.PortBond\x12\x0c\n\x04name\x18\r \x01(\t\x12\x19\n\x05sriov\x18\x0e \x01(\x0b\x32\n.xir.SRIOV\"+\n\x0c\x42ridgeMember\x12\x0e\n\x06\x42ridge\x18\x01 \x01(\t\x12\x0b\n\x03Vid\x18\x02 \x01(\r\"\x81\x01\n\x0ePortAllocation\x12\x0c\n\x04name\x18\x01 \x01(\t\x12\x0b\n\x03mac\x18\x02 \x01(\t\x12\x10\n\x08\x63\x61pacity\x18\x03 \x01(\x04\x12\x0e\n\x06VfName\x18\x04 \x01(\t\x12\x0f\n\x07VfAlloc\x18\x05 \x01(\x08\x12!\n\x06\x42ridge\x18\x06 \x01(\x0b\x32\x11.xir.BridgeMember\"\x16\n\x07PortRef\x12\x0b\n\x03mac\x18\x01 \x01(\t\"\x9e\x02\n\x08PortSpec\x12\x1e\n\tprotocols\x18\x01 \x03(\x0e\x32\x0b.xir.Layer1\x12\'\n\x08\x63\x61pacity\x18\x02 \x01(\x0b\x32\x15.xir.Uint64Constraint\x12\x31\n\x0b\x66orm_factor\x18\x03 \x01(\x0b\x32\x1c.xir.ConnectorKindConstraint\x12%\n\x06queues\x18\x04 \x01(\x0b\x32\x15.xir.Uint64Constraint\x12&\n\x05model\x18\x05 \x01(\x0b\x32\x17.xir.NICModelConstraint\x12!\n\x04\x44PDK\x18\x06 \x01(\x0b\x32\x13.xir.BoolConstraint\x12$\n\x07SriovVF\x18\x07 \x01(\x0b\x32\x13.xir.BoolConstraint\"\x83\x01\n\x05\x43\x61\x62le\x12\n\n\x02id\x18\x01 \x01(\t\x12\x10\n\x08\x66\x61\x63ility\x18\x02 \x01(\t\x12\x1c\n\x04kind\x18\x03 \x01(\x0e\x32\x0e.xir.CableKind\x12\x16\n\x04\x65nds\x18\x04 \x03(\x0b\x32\x08.xir.End\x12&\n\x0cproduct_info\x18\x05 \x01(\x0b\x32\x10.xir.ProductInfo\")\n\x03\x45nd\x12\"\n\nconnectors\x18\x01 \x03(\x0b\x32\x0e.xir.Connector\"\xb7\x01\n\tConnector\x12\x0e\n\x06parent\x18\x01 \x01(\t\x12\r\n\x05index\x18\x02 \x01(\r\x12 \n\x04kind\x18\x03 \x01(\x0e\x32\x12.xir.ConnectorKind\x12\x1e\n\tprotocols\x18\x04 \x03(\x0e\x32\x0b.xir.Layer1\x12\x10\n\x08\x63\x61pacity\x18\x05 \x01(\x04\x12\x16\n\x04Port\x18\x06 \x01(\x0b\x32\x08.xir.Ref\x12\x1f\n\x08\x62reakout\x18\x07 \x01(\x0b\x32\r.xir.Breakout\"m\n\rConnectorSpec\x12*\n\x04kind\x18\x01 \x01(\x0b\x32\x1c.xir.ConnectorKindConstraint\x12\x1e\n\tprotocols\x18\x02 \x03(\x0e\x32\x0b.xir.Layer1\x12\x10\n\x08\x63\x61pacity\x18\x03 \x01(\x04\"\xd4\x01\n\x04Proc\x12\x15\n\x03isa\x18\x01 \x01(\x0e\x32\x08.xir.ISA\x12\x0e\n\x06\x66\x61mily\x18\x02 \x01(\t\x12\x15\n\rBaseFrequency\x18\x03 \x01(\x04\x12\n\n\x02L2\x18\x04 \x01(\x04\x12\r\n\x05\x63ores\x18\x05 \x01(\r\x12\x0f\n\x07threads\x18\x06 \x01(\r\x12\x0b\n\x03tdp\x18\x07 \x01(\r\x12\x15\n\rhyperthreaded\x18\x08 \x01(\x08\x12&\n\x0cproduct_info\x18\t \x01(\x0b\x32\x10.xir.ProductInfo\x12\x16\n\x0ereserved_cores\x18\n \x01(\r\"!\n\x10SocketAllocation\x12\r\n\x05\x63ores\x18\x01 \x01(\r\"\x84\x01\n\x0eProcAllocation\x12-\n\x05\x61lloc\x18\x01 \x03(\x0b\x32\x1e.xir.ProcAllocation.AllocEntry\x1a\x43\n\nAllocEntry\x12\x0b\n\x03key\x18\x01 \x01(\r\x12$\n\x05value\x18\x02 \x01(\x0b\x32\x15.xir.SocketAllocation:\x02\x38\x01\"\xe9\x02\n\x08ProcSpec\x12\x1f\n\x03isa\x18\x01 \x01(\x0b\x32\x12.xir.ISAConstraint\x12%\n\x06\x66\x61mily\x18\x02 \x01(\x0b\x32\x15.xir.StringConstraint\x12,\n\rBaseFrequency\x18\x03 \x01(\x0b\x32\x15.xir.Uint64Constraint\x12!\n\x02L2\x18\x04 \x01(\x0b\x32\x15.xir.Uint64Constraint\x12$\n\x05\x63ores\x18\x05 \x01(\x0b\x32\x15.xir.Uint32Constraint\x12&\n\x07threads\x18\x06 \x01(\x0b\x32\x15.xir.Uint32Constraint\x12\"\n\x03tdp\x18\x07 \x01(\x0b\x32\x15.xir.Uint32Constraint\x12&\n\x07sockets\x18\x08 \x01(\x0b\x32\x15.xir.Uint32Constraint\x12*\n\rhyperthreaded\x18\t \x01(\x0b\x32\x13.xir.BoolConstraint\"\x8d\x01\n\x04\x44imm\x12\x1d\n\x04type\x18\x01 \x01(\x0e\x32\x0f.xir.MemoryType\x12\x10\n\x08\x63\x61pacity\x18\x02 \x01(\x04\x12\x11\n\tfrequency\x18\x03 \x01(\x04\x12&\n\x0cproduct_info\x18\x04 \x01(\x0b\x32\x10.xir.ProductInfo\x12\x19\n\x11reserved_capacity\x18\x05 \x01(\x04\"\"\n\x0e\x44immAllocation\x12\x10\n\x08\x63\x61pacity\x18\x01 \x01(\x04\"\x86\x01\n\x10MemoryAllocation\x12/\n\x05\x61lloc\x18\x01 \x03(\x0b\x32 .xir.MemoryAllocation.AllocEntry\x1a\x41\n\nAllocEntry\x12\x0b\n\x03key\x18\x01 \x01(\r\x12\"\n\x05value\x18\x02 \x01(\x0b\x32\x13.xir.DimmAllocation:\x02\x38\x01\"\xb0\x01\n\nMemorySpec\x12\'\n\x04type\x18\x01 \x01(\x0b\x32\x19.xir.MemoryTypeConstraint\x12\'\n\x08\x63\x61pacity\x18\x02 \x01(\x0b\x32\x15.xir.Uint64Constraint\x12(\n\tfrequency\x18\x03 \x01(\x0b\x32\x15.xir.Uint64Constraint\x12&\n\x07modules\x18\x04 \x01(\x0b\x32\x15.xir.Uint64Constraint\"\xa7\x01\n\x03NIC\x12\x18\n\x05ports\x18\x01 \x03(\x0b\x32\t.xir.Port\x12\x16\n\x0estarting_index\x18\x02 \x01(\r\x12\x1a\n\x04kind\x18\x03 \x01(\x0e\x32\x0c.xir.NICKind\x12&\n\x0cproduct_info\x18\x04 \x01(\x0b\x32\x10.xir.ProductInfo\x12\x0c\n\x04\x44PDK\x18\x05 \x01(\x08\x12\x1c\n\x05model\x18\x06 \x01(\x0e\x32\r.xir.NICModel\"\'\n\x07NICSpec\x12\x1c\n\x05ports\x18\x01 \x03(\x0b\x32\r.xir.PortSpec\"\x80\x01\n\rNICAllocation\x12,\n\x05\x61lloc\x18\x01 \x03(\x0b\x32\x1d.xir.NICAllocation.AllocEntry\x1a\x41\n\nAllocEntry\x12\x0b\n\x03key\x18\x01 \x01(\r\x12\"\n\x05value\x18\x02 \x01(\x0b\x32\x13.xir.PortAllocation:\x02\x38\x01\"\x81\x01\n\x0eNICsAllocation\x12-\n\x05\x61lloc\x18\x01 \x03(\x0b\x32\x1e.xir.NICsAllocation.AllocEntry\x1a@\n\nAllocEntry\x12\x0b\n\x03key\x18\x01 \x01(\r\x12!\n\x05value\x18\x02 \x01(\x0b\x32\x12.xir.NICAllocation:\x02\x38\x01\"\xd3\x01\n\x04\x44isk\x12\x10\n\x08\x63\x61pacity\x18\x01 \x01(\x04\x12(\n\x0b\x66orm_factor\x18\x02 \x01(\x0e\x32\x13.xir.DiskFormFactor\x12*\n\x0e\x64isk_interface\x18\x03 \x01(\x0e\x32\x12.xir.DiskInterface\x12&\n\x0cproduct_info\x18\x04 \x01(\x0b\x32\x10.xir.ProductInfo\x12\x1c\n\x05roles\x18\x05 \x03(\x0e\x32\r.xir.DiskRole\x12\x1d\n\x15NVME_controller_index\x18\x06 \x01(\r\"\"\n\x0e\x44iskAllocation\x12\x10\n\x08\x63\x61pacity\x18\x01 \x01(\x04\"\x84\x01\n\x0f\x44isksAllocation\x12.\n\x05\x61lloc\x18\x01 \x03(\x0b\x32\x1f.xir.DisksAllocation.AllocEntry\x1a\x41\n\nAllocEntry\x12\x0b\n\x03key\x18\x01 \x01(\r\x12\"\n\x05value\x18\x02 \x01(\x0b\x32\x13.xir.DiskAllocation:\x02\x38\x01\"\xc3\x01\n\x08\x44iskSpec\x12\'\n\x08\x63\x61pacity\x18\x01 \x01(\x0b\x32\x15.xir.Uint64Constraint\x12\x32\n\x0b\x66orm_factor\x18\x02 \x01(\x0b\x32\x1d.xir.DiskFormFactorConstraint\x12\x34\n\x0e\x64isk_interface\x18\x03 \x01(\x0b\x32\x1c.xir.DiskInterfaceConstraint\x12$\n\x05\x64isks\x18\x04 \x01(\x0b\x32\x15.xir.Uint64Constraint\":\n\x0e\x42oolConstraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12\r\n\x05value\x18\x02 \x01(\x08\"<\n\x10StringConstraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12\r\n\x05value\x18\x02 \x01(\t\"<\n\x10Uint64Constraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12\r\n\x05value\x18\x02 \x01(\x04\"N\n\x12LinkKindConstraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12\x1d\n\x05value\x18\x02 \x01(\x0e\x32\x0e.xir.Link.Kind\"<\n\x10Uint32Constraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12\r\n\x05value\x18\x02 \x01(\r\"C\n\rISAConstraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12\x17\n\x05value\x18\x02 \x01(\x0e\x32\x08.xir.ISA\"Q\n\x14MemoryTypeConstraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12\x1e\n\x05value\x18\x02 \x01(\x0e\x32\x0f.xir.MemoryType\"M\n\x12NICModelConstraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12\x1c\n\x05value\x18\x02 \x01(\x0e\x32\r.xir.NICModel\"Y\n\x18\x44iskFormFactorConstraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12\"\n\x05value\x18\x02 \x01(\x0e\x32\x13.xir.DiskFormFactor\"W\n\x17\x44iskInterfaceConstraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12!\n\x05value\x18\x02 \x01(\x0e\x32\x12.xir.DiskInterface\"W\n\x17\x43onnectorKindConstraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12!\n\x05value\x18\x02 \x01(\x0e\x32\x12.xir.ConnectorKind\";\n\x0f\x46loatConstraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12\r\n\x05value\x18\x02 \x01(\x02\"K\n\x11RoutingConstraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12\x1b\n\x05value\x18\x02 \x01(\x0e\x32\x0c.xir.Routing\"Q\n\x14\x41\x64\x64ressingConstraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12\x1e\n\x05value\x18\x02 \x01(\x0e\x32\x0f.xir.Addressing\"O\n\x13\x45mulationConstraint\x12\x19\n\x02op\x18\x01 \x01(\x0e\x32\r.xir.Operator\x12\x1d\n\x05value\x18\x02 \x01(\x0e\x32\x0e.xir.Emulation*/\n\x07Routing\x12\x11\n\rManualRouting\x10\x00\x12\x11\n\rStaticRouting\x10\x01*6\n\nAddressing\x12\x14\n\x10ManualAddressing\x10\x00\x12\x12\n\x0eIPv4Addressing\x10\x01*!\n\tEmulation\x12\t\n\x05Netem\x10\x00\x12\t\n\x05\x43lick\x10\x01*1\n\x08Protocol\x12\x08\n\x04http\x10\x00\x12\t\n\x05https\x10\x01\x12\x07\n\x03tcp\x10\x02\x12\x07\n\x03udp\x10\x03*\x11\n\x03ISA\x12\n\n\x06X86_64\x10\x00* \n\nMemoryType\x12\x08\n\x04\x44\x44R3\x10\x00\x12\x08\n\x04\x44\x44R4\x10\x01*\xef\x01\n\x08NICModel\x12\x0c\n\x08Intel200\x10\x00\x12\x0c\n\x08Intel300\x10\x01\x12\x0c\n\x08Intel500\x10\x02\x12\x0c\n\x08Intel700\x10\x03\x12\x0c\n\x08Intel800\x10\x04\x12\r\n\tIntel7000\x10\x32\x12\r\n\tIntel8000\x10\x33\x12\r\n\tIntel9000\x10\x34\x12\r\n\tConnectX4\x10\x65\x12\r\n\tConnectX5\x10\x66\x12\r\n\tConnectX6\x10g\x12\x0f\n\nNetXtreme2\x10\xc9\x01\x12\x0c\n\x07QCA9000\x10\xad\x02\x12\x0b\n\x06Virtio\x10\x91N\x12\n\n\x05\x45\x31\x30\x30\x30\x10\x92N\x12\x0b\n\x06\x45\x31\x30\x30\x30\x45\x10\x93N*T\n\x07NICKind\x12\x07\n\x03\x45TH\x10\x00\x12\x07\n\x03\x45NP\x10\x01\x12\x07\n\x03\x45NO\x10\x02\x12\x07\n\x03\x45NS\x10\x03\x12\x07\n\x03WLP\x10\x04\x12\x07\n\x03SWP\x10\x05\x12\x08\n\x04IPMI\x10\x06\x12\t\n\x05\x43ombo\x10\x07*\xc5\x08\n\x06Layer1\x12\x14\n\x10Layer1_Undefined\x10\x00\x12\x0c\n\x08\x42\x61se100T\x10\x01\x12\r\n\tBase1000T\x10\x02\x12\r\n\tBase1000X\x10\x03\x12\x0e\n\nBase1000CX\x10\x04\x12\x0e\n\nBase1000SX\x10\x05\x12\x0e\n\nBase1000LX\x10\x06\x12\x10\n\x0c\x42\x61se1000LX10\x10\x07\x12\x0e\n\nBase1000EX\x10\x08\x12\x10\n\x0c\x42\x61se1000BX10\x10\t\x12\x0e\n\nBase1000ZX\x10\n\x12\x0c\n\x08GBase10T\x10\x0b\x12\r\n\tGBase10CR\x10\x0c\x12\r\n\tGBase10SR\x10\r\x12\r\n\tGBase10LR\x10\x0e\x12\x0e\n\nGBase10LRM\x10\x0f\x12\r\n\tGBase10ER\x10\x10\x12\r\n\tGBase10ZR\x10\x11\x12\x0e\n\nGBase10LX4\x10\x12\x12\r\n\tGBase10PR\x10\x13\x12\r\n\tGBase25CR\x10\x14\x12\r\n\tGBase25SR\x10\x15\x12\r\n\tGBase25LR\x10\x16\x12\r\n\tGBase25ER\x10\x17\x12\x0e\n\nGBase40CR4\x10\x18\x12\x0e\n\nGBase40SR4\x10\x19\x12\x0e\n\nGBase40LR4\x10\x1a\x12\x0e\n\nGBase40ER4\x10\x1b\x12\x0f\n\x0bGBase100CR4\x10\x1c\x12\x0f\n\x0bGBase100SR4\x10\x1d\x12\x10\n\x0cGBase100SR10\x10\x1e\x12\x0f\n\x0bGBase100LR4\x10\x1f\x12\x0f\n\x0bGBase100ER4\x10 \x12\t\n\x05RS232\x10!\x12\x08\n\x04Uart\x10\"\x12\x0e\n\nGBase50SR4\x10#\x12\x0e\n\nGBase50LR4\x10$\x12\x0e\n\nGBase50ER4\x10%\x12\r\n\tGBase50CR\x10&\x12\r\n\tGBase50KR\x10\'\x12\r\n\tGBase50SR\x10(\x12\r\n\tGBase50LR\x10)\x12\r\n\tGBase50FR\x10*\x12\r\n\tGBase50ER\x10+\x12\n\n\x06LAUI_2\x10,\x12\x0c\n\x08GAUI50_1\x10-\x12\x0c\n\x08GAUI50_2\x10.\x12\x0f\n\x0bGBase200CR4\x10/\x12\x0f\n\x0bGBase200KR4\x10\x30\x12\x0f\n\x0bGBase200SR4\x10\x31\x12\x0f\n\x0bGBase200DR4\x10\x32\x12\x0f\n\x0bGBase200FR4\x10\x33\x12\x0f\n\x0bGBase200LR4\x10\x34\x12\x0f\n\x0bGBase200ER4\x10\x35\x12\r\n\tGAUI200_4\x10\x36\x12\r\n\tGAUI200_8\x10\x37\x12\x10\n\x0cGBase400SR16\x10\x38\x12\x0f\n\x0bGBase400SR8\x10\x39\x12\x11\n\rGBase400SR4_2\x10:\x12\x0f\n\x0bGBase400DR4\x10;\x12\x0f\n\x0bGBase400FR8\x10<\x12\x0f\n\x0bGBase400ER8\x10=\x12\x0e\n\nGBase400ZR\x10>\x12\x0e\n\nGAUI400_16\x10?\x12\r\n\tGAUI400_8\x10@\x12\x08\n\x04XBee\x10\x41\x12\t\n\x05ZWave\x10\x42\x12\n\n\x06Zigbee\x10\x43\x12\n\n\x06\x43XP100\x10\x44\x12\n\n\x06\x43XP120\x10\x45*\xb2\x01\n\rConnectorKind\x12\x1b\n\x17\x43onnectorKind_Undefined\x10\x00\x12\x08\n\x04RJ45\x10\x01\x12\x07\n\x03SFP\x10\x02\x12\x08\n\x04QSFP\x10\x03\x12\x08\n\x04SFPP\x10\x04\x12\t\n\x05QSFPP\x10\x05\x12\t\n\x05SFP28\x10\x06\x12\n\n\x06QSFP28\x10\x07\x12\x07\n\x03\x43XP\x10\x08\x12\x06\n\x02LC\x10\t\x12\x07\n\x03MPO\x10\n\x12\t\n\x05SFP56\x10\x0b\x12\n\n\x06QSFP56\x10\x0c\x12\n\n\x06QSFPDD\x10\r*\xfb\x01\n\x0e\x44iskFormFactor\x12\x1c\n\x18\x44iskFormFactor_Undefined\x10\x00\x12\t\n\x05HDD35\x10\x01\x12\t\n\x05HDD25\x10\x02\x12\t\n\x05SSD35\x10\x03\x12\t\n\x05SSD25\x10\x04\x12\t\n\x05MSATA\x10\x05\x12\x0b\n\x07M2_2216\x10\x06\x12\x0b\n\x07M2_2226\x10\x07\x12\x0b\n\x07M2_2230\x10\x08\x12\x0b\n\x07M2_2238\x10\t\x12\x0b\n\x07M2_2242\x10\n\x12\x0b\n\x07M2_2260\x10\x0b\x12\x0b\n\x07M2_2280\x10\x0c\x12\x0c\n\x08M2_22110\x10\r\x12\x06\n\x02U2\x10\x0e\x12\x08\n\x04\x45MMC\x10\x0f\x12\x08\n\x04\x45USB\x10\x10\x12\x06\n\x02U3\x10\x11\x12\x07\n\x03\x45\x31S\x10\x12*\x99\x01\n\rDiskInterface\x12\x1b\n\x17\x44iskInterface_Undefined\x10\x00\x12\t\n\x05SATA1\x10\x01\x12\t\n\x05SATA2\x10\x02\x12\t\n\x05SATA3\x10\x03\x12\n\n\x06NVMEx2\x10\x04\x12\n\n\x06NVMEx4\x10\x05\x12\x07\n\x03MMC\x10\x06\x12\x06\n\x02SD\x10\x07\x12\x07\n\x03USB\x10\x08\x12\x07\n\x03SAS\x10\t\x12\x0f\n\x0bVirtioBlock\x10\n*\xdc\x01\n\tCableKind\x12\x17\n\x13\x43\x61\x62leKind_Undefined\x10\x00\x12\x08\n\x04\x43\x61t5\x10\x01\x12\t\n\x05\x43\x61t5e\x10\x02\x12\x08\n\x04\x43\x61t6\x10\x03\x12\x07\n\x03\x44\x41\x43\x10\x04\x12\x0f\n\x0b\x44\x41\x43\x42reakout\x10\x05\x12\x0b\n\x07\x46iberLC\x10\x06\x12\x11\n\rFiberMPOTrunk\x10\x07\x12\x14\n\x10\x46iberMPOBreakout\x10\x08\x12\x07\n\x03\x41OC\x10\t\x12\x0f\n\x0b\x41OCBreakout\x10\n\x12\x13\n\x0fGenericBreakout\x10\x0b\x12\x07\n\x03\x41\x43\x43\x10\x0c\x12\x0f\n\x0b\x41\x43\x43\x42reakout\x10\r*\x9c\x01\n\tAllocMode\x12\x17\n\x13\x41llocMode_Undefined\x10\x00\x12\x0b\n\x07NoAlloc\x10\x01\x12\x07\n\x03Net\x10\x02\x12\n\n\x06NetEmu\x10\x03\x12\x0e\n\nFilesystem\x10\x04\x12\x0f\n\x0b\x42lockDevice\x10\x05\x12\x0c\n\x08Physical\x10\x06\x12\x0b\n\x07Virtual\x10\x07\x12\x0c\n\x08Infrapod\x10\x08\x12\n\n\x06Physim\x10\t*\xdb\x03\n\x04Role\x12\x10\n\x0cRole_unknown\x10\x00\x12\n\n\x06TbNode\x10\x01\x12\x0f\n\x0bInfraServer\x10\x02\x12\x11\n\rConsoleServer\x10\x03\x12\x13\n\x0fPowerController\x10\x04\x12\x13\n\x0fNetworkEmulator\x10\x05\x12\x0c\n\x08XpSwitch\x10\x06\x12\x0f\n\x0bInfraSwitch\x10\x07\x12\x0e\n\nMgmtSwitch\x10\x08\x12\x0b\n\x07Gateway\x10\t\x12\x08\n\x04Leaf\x10\n\x12\n\n\x06\x46\x61\x62ric\x10\x0b\x12\t\n\x05Spine\x10\x0c\x12\x11\n\rStorageServer\x10\r\x12\x12\n\x0eInfrapodServer\x10\x0e\x12\x0c\n\x08\x45tcdHost\x10\x0f\x12\r\n\tMinIOHost\x10\x10\x12\x0b\n\x07RexHost\x10\x11\x12\x0e\n\nDriverHost\x10\x12\x12\x0f\n\x0bManagerHost\x10\x13\x12\x11\n\rCommanderHost\x10\x14\x12\x0c\n\x08SledHost\x10\x15\x12\r\n\tRallyHost\x10\x16\x12\x07\n\x03PDU\x10\x17\x12\r\n\tEmuSwitch\x10\x18\x12\x0e\n\nHypervisor\x10\x19\x12\x14\n\x10PhysicsSimulator\x10\x1a\x12\x08\n\x04Stem\x10\x1b\x12\x11\n\rBorderGateway\x10\x1c\x12\r\n\tOpsServer\x10\x1d*\x95\x01\n\x08LinkRole\x12\x18\n\x14LinkRole_Unspecified\x10\x00\x12\r\n\tInfraLink\x10\x01\x12\n\n\x06XpLink\x10\x02\x12\x07\n\x03Tor\x10\x03\x12\x0b\n\x07\x45muLink\x10\x04\x12\x0c\n\x08MgmtLink\x10\x05\x12\x0f\n\x0bGatewayLink\x10\x06\x12\x0b\n\x07SimLink\x10\x07\x12\x12\n\x0eHarborEndpoint\x10\x08*]\n\x08\x44iskRole\x12\x18\n\x14\x44iskRole_Unspecified\x10\x00\x12\n\n\x06System\x10\x01\x12\t\n\x05MinIO\x10\x02\x12\x08\n\x04\x45tcd\x10\x03\x12\t\n\x05Rally\x10\x04\x12\x0b\n\x07Mariner\x10\x05*L\n\x08Operator\x12\x10\n\x0cOp_Undefined\x10\x00\x12\x06\n\x02LT\x10\x01\x12\x06\n\x02LE\x10\x02\x12\x06\n\x02GT\x10\x03\x12\x06\n\x02GE\x10\x04\x12\x06\n\x02\x45Q\x10\x05\x12\x06\n\x02NE\x10\x06\x42$Z\"gitlab.com/mergetb/xir/v0.3/go;xirb\x06proto3')

_globals = globals()
_builder.BuildMessageAndEnumDescriptors(DESCRIPTOR, _globals)
_builder.BuildTopDescriptorsAndMessages(DESCRIPTOR, 'core_pb2', _globals)
if _descriptor._USE_C_DESCRIPTORS == False:
  _globals['DESCRIPTOR']._options = None
  _globals['DESCRIPTOR']._serialized_options = b'Z\"gitlab.com/mergetb/xir/v0.3/go;xir'
  _globals['_PROPERTIES_KEYVALUESENTRY']._options = None
  _globals['_PROPERTIES_KEYVALUESENTRY']._serialized_options = b'8\001'
  _globals['_RESOURCE_INFRANETADDRENTRY']._options = None
  _globals['_RESOURCE_INFRANETADDRENTRY']._serialized_options = b'8\001'
  _globals['_LEAFCONFIG_INFRAPODADDRESSBLOCKSENTRY']._options = None
  _globals['_LEAFCONFIG_INFRAPODADDRESSBLOCKSENTRY']._serialized_options = b'8\001'
  _globals['_OSCONFIG_SERVICEENDPOINTSENTRY']._options = None
  _globals['_OSCONFIG_SERVICEENDPOINTSENTRY']._serialized_options = b'8\001'
  _globals['_PROCALLOCATION_ALLOCENTRY']._options = None
  _globals['_PROCALLOCATION_ALLOCENTRY']._serialized_options = b'8\001'
  _globals['_MEMORYALLOCATION_ALLOCENTRY']._options = None
  _globals['_MEMORYALLOCATION_ALLOCENTRY']._serialized_options = b'8\001'
  _globals['_NICALLOCATION_ALLOCENTRY']._options = None
  _globals['_NICALLOCATION_ALLOCENTRY']._serialized_options = b'8\001'
  _globals['_NICSALLOCATION_ALLOCENTRY']._options = None
  _globals['_NICSALLOCATION_ALLOCENTRY']._serialized_options = b'8\001'
  _globals['_DISKSALLOCATION_ALLOCENTRY']._options = None
  _globals['_DISKSALLOCATION_ALLOCENTRY']._serialized_options = b'8\001'
  _globals['_ROUTING']._serialized_start=9910
  _globals['_ROUTING']._serialized_end=9957
  _globals['_ADDRESSING']._serialized_start=9959
  _globals['_ADDRESSING']._serialized_end=10013
  _globals['_EMULATION']._serialized_start=10015
  _globals['_EMULATION']._serialized_end=10048
  _globals['_PROTOCOL']._serialized_start=10050
  _globals['_PROTOCOL']._serialized_end=10099
  _globals['_ISA']._serialized_start=10101
  _globals['_ISA']._serialized_end=10118
  _globals['_MEMORYTYPE']._serialized_start=10120
  _globals['_MEMORYTYPE']._serialized_end=10152
  _globals['_NICMODEL']._serialized_start=10155
  _globals['_NICMODEL']._serialized_end=10394
  _globals['_NICKIND']._serialized_start=10396
  _globals['_NICKIND']._serialized_end=10480
  _globals['_LAYER1']._serialized_start=10483
  _globals['_LAYER1']._serialized_end=11576
  _globals['_CONNECTORKIND']._serialized_start=11579
  _globals['_CONNECTORKIND']._serialized_end=11757
  _globals['_DISKFORMFACTOR']._serialized_start=11760
  _globals['_DISKFORMFACTOR']._serialized_end=12011
  _globals['_DISKINTERFACE']._serialized_start=12014
  _globals['_DISKINTERFACE']._serialized_end=12167
  _globals['_CABLEKIND']._serialized_start=12170
  _globals['_CABLEKIND']._serialized_end=12390
  _globals['_ALLOCMODE']._serialized_start=12393
  _globals['_ALLOCMODE']._serialized_end=12549
  _globals['_ROLE']._serialized_start=12552
  _globals['_ROLE']._serialized_end=13027
  _globals['_LINKROLE']._serialized_start=13030
  _globals['_LINKROLE']._serialized_end=13179
  _globals['_DISKROLE']._serialized_start=13181
  _globals['_DISKROLE']._serialized_end=13274
  _globals['_OPERATOR']._serialized_start=13276
  _globals['_OPERATOR']._serialized_end=13352
  _globals['_FACILITY']._serialized_start=19
  _globals['_FACILITY']._serialized_end=117
  _globals['_NETWORK']._serialized_start=119
  _globals['_NETWORK']._serialized_end=239
  _globals['_EXPERIMENTPARAMETERS']._serialized_start=242
  _globals['_EXPERIMENTPARAMETERS']._serialized_end=490
  _globals['_PROPERTIES']._serialized_start=493
  _globals['_PROPERTIES']._serialized_end=656
  _globals['_PROPERTIES_VALUES']._serialized_start=558
  _globals['_PROPERTIES_VALUES']._serialized_end=582
  _globals['_PROPERTIES_KEYVALUESENTRY']._serialized_start=584
  _globals['_PROPERTIES_KEYVALUESENTRY']._serialized_end=656
  _globals['_NODE']._serialized_start=659
  _globals['_NODE']._serialized_end=1114
  _globals['_NODECONFIG']._serialized_start=1116
  _globals['_NODECONFIG']._serialized_end=1162
  _globals['_ROUTECONFIG']._serialized_start=1164
  _globals['_ROUTECONFIG']._serialized_end=1215
  _globals['_VISUALIZATION']._serialized_start=1217
  _globals['_VISUALIZATION']._serialized_end=1261
  _globals['_REF']._serialized_start=1263
  _globals['_REF']._serialized_end=1329
  _globals['_SUBREF']._serialized_start=1331
  _globals['_SUBREF']._serialized_end=1354
  _globals['_SOCKET']._serialized_start=1356
  _globals['_SOCKET']._serialized_end=1451
  _globals['_ROUTECONF']._serialized_start=1453
  _globals['_ROUTECONF']._serialized_end=1502
  _globals['_LINK']._serialized_start=1505
  _globals['_LINK']._serialized_end=1882
  _globals['_LINK_KIND']._serialized_start=1790
  _globals['_LINK_KIND']._serialized_end=1882
  _globals['_ENDPOINT']._serialized_start=1884
  _globals['_ENDPOINT']._serialized_end=1974
  _globals['_PHYO']._serialized_start=1976
  _globals['_PHYO']._serialized_end=2009
  _globals['_VARIABLE']._serialized_start=2011
  _globals['_VARIABLE']._serialized_end=2021
  _globals['_BOND']._serialized_start=2023
  _globals['_BOND']._serialized_end=2029
  _globals['_COUPLING']._serialized_start=2031
  _globals['_COUPLING']._serialized_end=2041
  _globals['_SENSOR']._serialized_start=2043
  _globals['_SENSOR']._serialized_end=2119
  _globals['_ACTUATOR']._serialized_start=2121
  _globals['_ACTUATOR']._serialized_end=2242
  _globals['_LIMITS']._serialized_start=2244
  _globals['_LIMITS']._serialized_end=2282
  _globals['_PRODUCTINFO']._serialized_start=2284
  _globals['_PRODUCTINFO']._serialized_end=2381
  _globals['_RESOURCE']._serialized_start=2384
  _globals['_RESOURCE']._serialized_end=3016
  _globals['_RESOURCE_INFRANETADDRENTRY']._serialized_start=2930
  _globals['_RESOURCE_INFRANETADDRENTRY']._serialized_end=2999
  _globals['_BMC']._serialized_start=3018
  _globals['_BMC']._serialized_end=3114
  _globals['_BMC_KIND']._serialized_start=3068
  _globals['_BMC_KIND']._serialized_end=3114
  _globals['_RELAYBOARD']._serialized_start=3116
  _globals['_RELAYBOARD']._serialized_end=3216
  _globals['_RELAYBOARD_KIND']._serialized_start=3195
  _globals['_RELAYBOARD_KIND']._serialized_end=3216
  _globals['_POWERDISTRIBUTIONUNIT']._serialized_start=3218
  _globals['_POWERDISTRIBUTIONUNIT']._serialized_end=3336
  _globals['_POWERDISTRIBUTIONUNIT_KIND']._serialized_start=3321
  _globals['_POWERDISTRIBUTIONUNIT_KIND']._serialized_end=3336
  _globals['_RAVEN']._serialized_start=3338
  _globals['_RAVEN']._serialized_end=3359
  _globals['_FIRMWARE']._serialized_start=3361
  _globals['_FIRMWARE']._serialized_end=3448
  _globals['_FIRMWARE_KIND']._serialized_start=3407
  _globals['_FIRMWARE_KIND']._serialized_end=3448
  _globals['_RESOURCEALLOCATION']._serialized_start=3451
  _globals['_RESOURCEALLOCATION']._serialized_end=3743
  _globals['_CABLEALLOCATION']._serialized_start=3745
  _globals['_CABLEALLOCATION']._serialized_end=3859
  _globals['_ADDRESSLIST']._serialized_start=3861
  _globals['_ADDRESSLIST']._serialized_end=3888
  _globals['_LEAFCONFIG']._serialized_start=3891
  _globals['_LEAFCONFIG']._serialized_end=4159
  _globals['_LEAFCONFIG_INFRAPODADDRESSBLOCKSENTRY']._serialized_start=4081
  _globals['_LEAFCONFIG_INFRAPODADDRESSBLOCKSENTRY']._serialized_end=4159
  _globals['_OSCONFIG']._serialized_start=4162
  _globals['_OSCONFIG']._serialized_end=4472
  _globals['_OSCONFIG_SERVICEENDPOINTSENTRY']._serialized_start=4395
  _globals['_OSCONFIG_SERVICEENDPOINTSENTRY']._serialized_end=4472
  _globals['_SERVICEENDPOINT']._serialized_start=4474
  _globals['_SERVICEENDPOINT']._serialized_end=4508
  _globals['_VLANCONFIG']._serialized_start=4510
  _globals['_VLANCONFIG']._serialized_end=4595
  _globals['_INTERFACECONFIG']._serialized_start=4597
  _globals['_INTERFACECONFIG']._serialized_end=4679
  _globals['_BGPROUTERCONFIG']._serialized_start=4681
  _globals['_BGPROUTERCONFIG']._serialized_end=4797
  _globals['_EVPNCONFIG']._serialized_start=4799
  _globals['_EVPNCONFIG']._serialized_end=4858
  _globals['_BRIDGECONFIG']._serialized_start=4860
  _globals['_BRIDGECONFIG']._serialized_end=4952
  _globals['_BREAKOUT']._serialized_start=4954
  _globals['_BREAKOUT']._serialized_end=4994
  _globals['_PORTBOND']._serialized_start=4996
  _globals['_PORTBOND']._serialized_end=5020
  _globals['_SRIOV_PF']._serialized_start=5022
  _globals['_SRIOV_PF']._serialized_end=5048
  _globals['_SRIOV_VF']._serialized_start=5050
  _globals['_SRIOV_VF']._serialized_end=5077
  _globals['_SRIOV']._serialized_start=5079
  _globals['_SRIOV']._serialized_end=5180
  _globals['_PORT']._serialized_start=5183
  _globals['_PORT']._serialized_end=5514
  _globals['_BRIDGEMEMBER']._serialized_start=5516
  _globals['_BRIDGEMEMBER']._serialized_end=5559
  _globals['_PORTALLOCATION']._serialized_start=5562
  _globals['_PORTALLOCATION']._serialized_end=5691
  _globals['_PORTREF']._serialized_start=5693
  _globals['_PORTREF']._serialized_end=5715
  _globals['_PORTSPEC']._serialized_start=5718
  _globals['_PORTSPEC']._serialized_end=6004
  _globals['_CABLE']._serialized_start=6007
  _globals['_CABLE']._serialized_end=6138
  _globals['_END']._serialized_start=6140
  _globals['_END']._serialized_end=6181
  _globals['_CONNECTOR']._serialized_start=6184
  _globals['_CONNECTOR']._serialized_end=6367
  _globals['_CONNECTORSPEC']._serialized_start=6369
  _globals['_CONNECTORSPEC']._serialized_end=6478
  _globals['_PROC']._serialized_start=6481
  _globals['_PROC']._serialized_end=6693
  _globals['_SOCKETALLOCATION']._serialized_start=6695
  _globals['_SOCKETALLOCATION']._serialized_end=6728
  _globals['_PROCALLOCATION']._serialized_start=6731
  _globals['_PROCALLOCATION']._serialized_end=6863
  _globals['_PROCALLOCATION_ALLOCENTRY']._serialized_start=6796
  _globals['_PROCALLOCATION_ALLOCENTRY']._serialized_end=6863
  _globals['_PROCSPEC']._serialized_start=6866
  _globals['_PROCSPEC']._serialized_end=7227
  _globals['_DIMM']._serialized_start=7230
  _globals['_DIMM']._serialized_end=7371
  _globals['_DIMMALLOCATION']._serialized_start=7373
  _globals['_DIMMALLOCATION']._serialized_end=7407
  _globals['_MEMORYALLOCATION']._serialized_start=7410
  _globals['_MEMORYALLOCATION']._serialized_end=7544
  _globals['_MEMORYALLOCATION_ALLOCENTRY']._serialized_start=7479
  _globals['_MEMORYALLOCATION_ALLOCENTRY']._serialized_end=7544
  _globals['_MEMORYSPEC']._serialized_start=7547
  _globals['_MEMORYSPEC']._serialized_end=7723
  _globals['_NIC']._serialized_start=7726
  _globals['_NIC']._serialized_end=7893
  _globals['_NICSPEC']._serialized_start=7895
  _globals['_NICSPEC']._serialized_end=7934
  _globals['_NICALLOCATION']._serialized_start=7937
  _globals['_NICALLOCATION']._serialized_end=8065
  _globals['_NICALLOCATION_ALLOCENTRY']._serialized_start=8000
  _globals['_NICALLOCATION_ALLOCENTRY']._serialized_end=8065
  _globals['_NICSALLOCATION']._serialized_start=8068
  _globals['_NICSALLOCATION']._serialized_end=8197
  _globals['_NICSALLOCATION_ALLOCENTRY']._serialized_start=8133
  _globals['_NICSALLOCATION_ALLOCENTRY']._serialized_end=8197
  _globals['_DISK']._serialized_start=8200
  _globals['_DISK']._serialized_end=8411
  _globals['_DISKALLOCATION']._serialized_start=8413
  _globals['_DISKALLOCATION']._serialized_end=8447
  _globals['_DISKSALLOCATION']._serialized_start=8450
  _globals['_DISKSALLOCATION']._serialized_end=8582
  _globals['_DISKSALLOCATION_ALLOCENTRY']._serialized_start=8517
  _globals['_DISKSALLOCATION_ALLOCENTRY']._serialized_end=8582
  _globals['_DISKSPEC']._serialized_start=8585
  _globals['_DISKSPEC']._serialized_end=8780
  _globals['_BOOLCONSTRAINT']._serialized_start=8782
  _globals['_BOOLCONSTRAINT']._serialized_end=8840
  _globals['_STRINGCONSTRAINT']._serialized_start=8842
  _globals['_STRINGCONSTRAINT']._serialized_end=8902
  _globals['_UINT64CONSTRAINT']._serialized_start=8904
  _globals['_UINT64CONSTRAINT']._serialized_end=8964
  _globals['_LINKKINDCONSTRAINT']._serialized_start=8966
  _globals['_LINKKINDCONSTRAINT']._serialized_end=9044
  _globals['_UINT32CONSTRAINT']._serialized_start=9046
  _globals['_UINT32CONSTRAINT']._serialized_end=9106
  _globals['_ISACONSTRAINT']._serialized_start=9108
  _globals['_ISACONSTRAINT']._serialized_end=9175
  _globals['_MEMORYTYPECONSTRAINT']._serialized_start=9177
  _globals['_MEMORYTYPECONSTRAINT']._serialized_end=9258
  _globals['_NICMODELCONSTRAINT']._serialized_start=9260
  _globals['_NICMODELCONSTRAINT']._serialized_end=9337
  _globals['_DISKFORMFACTORCONSTRAINT']._serialized_start=9339
  _globals['_DISKFORMFACTORCONSTRAINT']._serialized_end=9428
  _globals['_DISKINTERFACECONSTRAINT']._serialized_start=9430
  _globals['_DISKINTERFACECONSTRAINT']._serialized_end=9517
  _globals['_CONNECTORKINDCONSTRAINT']._serialized_start=9519
  _globals['_CONNECTORKINDCONSTRAINT']._serialized_end=9606
  _globals['_FLOATCONSTRAINT']._serialized_start=9608
  _globals['_FLOATCONSTRAINT']._serialized_end=9667
  _globals['_ROUTINGCONSTRAINT']._serialized_start=9669
  _globals['_ROUTINGCONSTRAINT']._serialized_end=9744
  _globals['_ADDRESSINGCONSTRAINT']._serialized_start=9746
  _globals['_ADDRESSINGCONSTRAINT']._serialized_end=9827
  _globals['_EMULATIONCONSTRAINT']._serialized_start=9829
  _globals['_EMULATIONCONSTRAINT']._serialized_end=9908
# @@protoc_insertion_point(module_scope)
