{"vcs1":{"timestamp_begin":1769669453.766739824, "rt":6.27, "ut":5.98, "st":0.16}}
{"vcselab":{"timestamp_begin":1769669460.094031944, "rt":0.29, "ut":0.21, "st":0.06}}
{"link":{"timestamp_begin":1769669460.423528766, "rt":0.23, "ut":0.16, "st":0.07}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1769669453.507871358}
{"VCS_COMP_START_TIME": 1769669453.507871358}
{"VCS_COMP_END_TIME": 1769669460.703394244}
{"VCS_USER_OPTIONS": "-full64 -sverilog -ntb_opts uvm -timescale=1ns/1ns -f file.f -o simv"}
{"vcs1": {"peak_mem": 352328}}
{"vcselab": {"peak_mem": 173708}}
