arch	circuit	vpr_status	min_chan_width	critical_path_delay	pack_time	place_time	min_chan_width_route_time	crit_path_route_time	num_pre_packed_nets	num_pre_packed_blocks	num_post_packed_nets	num_clb	num_io	num_outputs	num_memories	num_mult	total_power	routing_power_perc	clock_power_perc	tile_power_perc	error
k6_N10_memDepth16384_memData64_40nm_timing_power.xml	ch_intrinsics.v	success	54	2.81297	22.885	7.036	3.931	0.406	793	923	472	42	99	130	1	0	0.00177	0.531	0.115	0.355	
k6_N10_memDepth16384_memData64_40nm_timing_power.xml	diffeq1.v	success	56	13.866	34.164	9.032	24.18	1.591	998	935	742	43	162	96	0	5	0.001245	0.548	0.0671	0.385	
