[*]
[*] GTKWave Analyzer v3.3.103 (w)1999-2019 BSI
[*] Mon Nov 29 05:45:00 2021
[*]
[dumpfile] "/Users/jeffdi/Projects/caravel_openframe/mgmt_core_wrapper/verilog/dv/caravel/spi_master/spi_master.vcd"
[dumpfile_mtime] "Mon Nov 29 05:42:52 2021"
[dumpfile_size] 37230683
[savefile] "/Users/jeffdi/Projects/caravel_openframe/mgmt_core_wrapper/verilog/dv/caravel/spi_master/spi_master.gtkw"
[timestart] 0
[size] 2305 1219
[pos] -1 -1
*-26.985247 619070000 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1 -1
[treeopen] spi_master_tb.
[treeopen] spi_master_tb.uut.
[treeopen] spi_master_tb.uut.soc.
[treeopen] spi_master_tb.uut.soc.core.
[sst_width] 267
[signals_width] 501
[sst_expanded] 1
[sst_vpaned_height] 611
@200
-SPIFLASH
@28
spi_master_tb.spiflash.csb
spi_master_tb.spiflash.clk
spi_master_tb.spiflash.io0
spi_master_tb.spiflash.io1
@22
spi_master_tb.spiflash.spi_cmd[7:0]
spi_master_tb.spiflash.spi_addr[23:0]
@200
-
-TESTSPI
@28
spi_master_tb.test_spi.clk
spi_master_tb.test_spi.csb
spi_master_tb.test_spi.io0
spi_master_tb.test_spi.io1
@22
spi_master_tb.test_spi.spi_addr[23:0]
spi_master_tb.test_spi.spi_cmd[7:0]
@200
-
-
@22
spi_master_tb.uut.soc.core.VexRiscv.execute_PC[31:0]
@28
spi_master_tb.uut.caravel_rstn
@22
spi_master_tb.checkbits[15:0]
@c00022
spi_master_tb.uut.mprj_io[37:0]
@28
(0)spi_master_tb.uut.mprj_io[37:0]
(1)spi_master_tb.uut.mprj_io[37:0]
(2)spi_master_tb.uut.mprj_io[37:0]
(3)spi_master_tb.uut.mprj_io[37:0]
(4)spi_master_tb.uut.mprj_io[37:0]
(5)spi_master_tb.uut.mprj_io[37:0]
(6)spi_master_tb.uut.mprj_io[37:0]
(7)spi_master_tb.uut.mprj_io[37:0]
(8)spi_master_tb.uut.mprj_io[37:0]
(9)spi_master_tb.uut.mprj_io[37:0]
(10)spi_master_tb.uut.mprj_io[37:0]
(11)spi_master_tb.uut.mprj_io[37:0]
(12)spi_master_tb.uut.mprj_io[37:0]
(13)spi_master_tb.uut.mprj_io[37:0]
(14)spi_master_tb.uut.mprj_io[37:0]
(15)spi_master_tb.uut.mprj_io[37:0]
(16)spi_master_tb.uut.mprj_io[37:0]
(17)spi_master_tb.uut.mprj_io[37:0]
(18)spi_master_tb.uut.mprj_io[37:0]
(19)spi_master_tb.uut.mprj_io[37:0]
(20)spi_master_tb.uut.mprj_io[37:0]
(21)spi_master_tb.uut.mprj_io[37:0]
(22)spi_master_tb.uut.mprj_io[37:0]
(23)spi_master_tb.uut.mprj_io[37:0]
(24)spi_master_tb.uut.mprj_io[37:0]
(25)spi_master_tb.uut.mprj_io[37:0]
(26)spi_master_tb.uut.mprj_io[37:0]
(27)spi_master_tb.uut.mprj_io[37:0]
(28)spi_master_tb.uut.mprj_io[37:0]
(29)spi_master_tb.uut.mprj_io[37:0]
(30)spi_master_tb.uut.mprj_io[37:0]
(31)spi_master_tb.uut.mprj_io[37:0]
(32)spi_master_tb.uut.mprj_io[37:0]
(33)spi_master_tb.uut.mprj_io[37:0]
(34)spi_master_tb.uut.mprj_io[37:0]
(35)spi_master_tb.uut.mprj_io[37:0]
(36)spi_master_tb.uut.mprj_io[37:0]
(37)spi_master_tb.uut.mprj_io[37:0]
@1401200
-group_end
@200
-
-
@28
spi_master_tb.uut.spi_csb
spi_master_tb.uut.spi_sck
spi_master_tb.uut.spi_sdi
spi_master_tb.uut.spi_sdo
spi_master_tb.uut.spi_sdoenb
spi_master_tb.uut.soc.spi_enabled
@200
-
-
@28
spi_master_tb.uut.soc.core.spi_master_cs
spi_master_tb.uut.soc.core.spi_master_clk_enable
spi_master_tb.uut.soc.core.spi_master_clk_rise
spi_master_tb.uut.soc.core.spi_master_clk_fall
@200
-
@22
spi_master_tb.uut.soc.core.spi_master_miso_data[7:0]
spi_master_tb.uut.soc.core.spi_master_miso_status[7:0]
spi_master_tb.uut.soc.core.spi_master_mosi[7:0]
@23
spi_master_tb.uut.soc.core.spi_master_mosi_data[7:0]
[pattern_trace] 1
[pattern_trace] 0
