{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1642062092931 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Partition Merge Quartus Prime " "Running Quartus Prime Partition Merge" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition " "Version 18.1.1 Build 646 04/11/2019 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1642062092940 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Jan 13 09:21:32 2022 " "Processing started: Thu Jan 13 09:21:32 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1642062092940 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Design Software" 0 -1 1642062092940 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_cdb --read_settings_files=off --write_settings_files=off Computer_System_custom -c Computer_System_custom --merge=on " "Command: quartus_cdb --read_settings_files=off --write_settings_files=off Computer_System_custom -c Computer_System_custom --merge=on" {  } {  } 0 0 "Command: %1!s!" 0 0 "Design Software" 0 -1 1642062092940 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "Top " "Using synthesis netlist for partition \"Top\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1642062093819 ""}
{ "Info" "IAMERGE_PARTITION_SOURCE_SOURCE" "sld_hub:auto_hub " "Using synthesis netlist for partition \"sld_hub:auto_hub\"" {  } {  } 0 35007 "Using synthesis netlist for partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1642062095809 ""}
{ "Info" "IAMERGE_ATOM_BLACKBOX_RESOLVED" "2 " "Resolved and merged 2 partition(s)" {  } {  } 0 35002 "Resolved and merged %1!d! partition(s)" 0 0 "Design Software" 0 -1 1642062096007 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "2 0 2 0 0 " "Adding 2 node(s), including 0 DDIO, 2 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1642062097607 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Design Software" 0 -1 1642062097607 ""}
{ "Critical Warning" "WIDU_REMOVED_QIC_ASSIGNMENTS_DUE_TO_NO_QIC_LICENSE" "" "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." {  } {  } 1 138067 "Current license file does not support incremental compilation. The Quartus Prime software removes all the user-specified design partitions in the design automatically." 0 0 "Design Software" 0 -1 1642062100175 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Custom_qsys:u0\|Custom_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1 CLK\[2\] clk2_multiply_by clk2_divide_by " "PLL \"Custom_qsys:u0\|Custom_qsys_sys_sdram_pll_0:sys_sdram_pll_0\|altera_up_altpll:sys_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_3lb2:auto_generated\|pll1\" has parameters clk2_multiply_by and clk2_divide_by specified but port CLK\[2\] is not connected" {  } { { "db/altpll_3lb2.tdf" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/db/altpll_3lb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/custom_qsys/submodules/altera_up_altpll.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/db/ip/custom_qsys/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/custom_qsys/submodules/custom_qsys_sys_sdram_pll_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/db/ip/custom_qsys/submodules/custom_qsys_sys_sdram_pll_0.v" 35 0 0 } } { "db/ip/custom_qsys/custom_qsys.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/db/ip/custom_qsys/custom_qsys.v" 326 0 0 } } { "top_level.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/top_level.vhd" 144 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Design Software" 0 -1 1642062100600 ""}
{ "Warning" "WCUT_PLL_COMPENSATE_CLOCK_NOT_CONNECTED" "Custom_qsys:u0\|Custom_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 compensate_clock clock0 CLK\[0\] " "PLL \"Custom_qsys:u0\|Custom_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameter compensate_clock set to clock0 but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/custom_qsys/submodules/altera_up_altpll.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/db/ip/custom_qsys/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/custom_qsys/submodules/custom_qsys_video_pll_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/db/ip/custom_qsys/submodules/custom_qsys_video_pll_0.v" 34 0 0 } } { "db/ip/custom_qsys/custom_qsys.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/db/ip/custom_qsys/custom_qsys.v" 382 0 0 } } { "top_level.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/top_level.vhd" 144 0 0 } }  } 0 15897 "PLL \"%1!s!\" has parameter %2!s! set to %3!s! but port %4!s! is not connected" 0 0 "Design Software" 0 -1 1642062100604 ""}
{ "Warning" "WCUT_PLL_MULT_DIV_SPECIFIED_CLOCK_NOT_CONNECTED" "Custom_qsys:u0\|Custom_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1 CLK\[0\] clk0_multiply_by clk0_divide_by " "PLL \"Custom_qsys:u0\|Custom_qsys_video_pll_0:video_pll_0\|altera_up_altpll:video_pll\|altpll:PLL_for_DE_Series_Boards\|altpll_8fb2:auto_generated\|pll1\" has parameters clk0_multiply_by and clk0_divide_by specified but port CLK\[0\] is not connected" {  } { { "db/altpll_8fb2.tdf" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/db/altpll_8fb2.tdf" 28 2 0 } } { "altpll.tdf" "" { Text "c:/intelfpga_lite/18.1/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "db/ip/custom_qsys/submodules/altera_up_altpll.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/db/ip/custom_qsys/submodules/altera_up_altpll.v" 140 0 0 } } { "db/ip/custom_qsys/submodules/custom_qsys_video_pll_0.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/db/ip/custom_qsys/submodules/custom_qsys_video_pll_0.v" 34 0 0 } } { "db/ip/custom_qsys/custom_qsys.v" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/db/ip/custom_qsys/custom_qsys.v" 382 0 0 } } { "top_level.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/top_level.vhd" 144 0 0 } }  } 0 15899 "PLL \"%1!s!\" has parameters %3!s! and %4!s! specified but port %2!s! is not connected" 0 0 "Design Software" 0 -1 1642062100605 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "2 " "Design contains 2 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK2_50 " "No output dependent on input pin \"CLOCK2_50\"" {  } { { "top_level.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/top_level.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642062101619 "|top_level|CLOCK2_50"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "CLOCK3_50 " "No output dependent on input pin \"CLOCK3_50\"" {  } { { "top_level.vhd" "" { Text "C:/Users/matti/Documents/Windesheim/VHDL/Qsys2/top_level.vhd" 9 0 0 } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1642062101619 "|top_level|CLOCK3_50"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Design Software" 0 -1 1642062101619 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "99179 " "Implemented 99179 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "10 " "Implemented 10 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1642062101619 ""} { "Info" "ICUT_CUT_TM_OPINS" "115 " "Implemented 115 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1642062101619 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "92 " "Implemented 92 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1642062101619 ""} { "Info" "ICUT_CUT_TM_LCELLS" "98158 " "Implemented 98158 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1642062101619 ""} { "Info" "ICUT_CUT_TM_RAMS" "269 " "Implemented 269 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1642062101619 ""} { "Info" "ICUT_CUT_TM_PLLS" "2 " "Implemented 2 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1642062101619 ""} { "Info" "ICUT_CUT_TM_DSP_ELEM" "532 " "Implemented 532 DSP elements" {  } {  } 0 21062 "Implemented %1!d! DSP elements" 0 0 "Design Software" 0 -1 1642062101619 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Design Software" 0 -1 1642062101619 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Partition Merge 0 s 7 s Quartus Prime " "Quartus Prime Partition Merge was successful. 0 errors, 7 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5042 " "Peak virtual memory: 5042 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1642062105404 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Jan 13 09:21:45 2022 " "Processing ended: Thu Jan 13 09:21:45 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1642062105404 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:13 " "Elapsed time: 00:00:13" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1642062105404 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:13 " "Total CPU time (on all processors): 00:00:13" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1642062105404 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Design Software" 0 -1 1642062105404 ""}
