<stg><name>durbin_Pipeline_VITIS_LOOP_29_4</name>


<trans_list>

<trans id="35" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="6" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %i = alloca i32 1

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="0" op_3_bw="32" op_4_bw="32" op_5_bw="0" op_6_bw="32" op_7_bw="32" op_8_bw="0" op_9_bw="0" op_10_bw="0" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="0" op_16_bw="0" op_17_bw="32" op_18_bw="32">
<![CDATA[
newFuncRoot:1 %specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0, i32 4294967295, i32 0

]]></Node>
<StgValue><ssdm name="specinterface_ln0"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:2 %k_read = read i6 @_ssdm_op_Read.ap_auto.i6, i6 %k

]]></Node>
<StgValue><ssdm name="k_read"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="0" op_0_bw="6" op_1_bw="6">
<![CDATA[
newFuncRoot:3 %store_ln0 = store i6 0, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:4 %br_ln0 = br void %for.inc42

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="6" op_0_bw="6" op_1_bw="0">
<![CDATA[
for.inc42:0 %i_1 = load i6 %i

]]></Node>
<StgValue><ssdm name="i_1"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.inc42:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="1" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc42:2 %icmp_ln29 = icmp_eq  i6 %i_1, i6 %k_read

]]></Node>
<StgValue><ssdm name="icmp_ln29"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="32" op_0_bw="32" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.inc42:3 %empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 39, i64 0

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.inc42:4 %add_ln29 = add i6 %i_1, i6 1

]]></Node>
<StgValue><ssdm name="add_ln29"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.inc42:5 %br_ln29 = br i1 %icmp_ln29, void %for.inc42.split, void %for.inc47.exitStub

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="17" bw="64" op_0_bw="6">
<![CDATA[
for.inc42.split:0 %i_2_cast = zext i6 %i_1

]]></Node>
<StgValue><ssdm name="i_2_cast"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="19" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:2 %z_addr = getelementptr i64 %z, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="z_addr"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
for.inc42.split:3 %z_load = load i6 %z_addr

]]></Node>
<StgValue><ssdm name="z_load"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="24" bw="0" op_0_bw="6" op_1_bw="6" op_2_bw="0" op_3_bw="0">
<![CDATA[
for.inc42.split:7 %store_ln29 = store i6 %add_ln29, i6 %i

]]></Node>
<StgValue><ssdm name="store_ln29"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln29" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="27" bw="0">
<![CDATA[
for.inc47.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="20" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.inc42.split:1 %specloopname_ln12 = specloopname void @_ssdm_op_SpecLoopName, void @empty_4

]]></Node>
<StgValue><ssdm name="specloopname_ln12"/></StgValue>
</operation>

<operation id="21" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="64" op_0_bw="6">
<![CDATA[
for.inc42.split:3 %z_load = load i6 %z_addr

]]></Node>
<StgValue><ssdm name="z_load"/></StgValue>
</operation>

<operation id="22" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="64" op_0_bw="64">
<![CDATA[
for.inc42.split:4 %bitcast_ln30 = bitcast i64 %z_load

]]></Node>
<StgValue><ssdm name="bitcast_ln30"/></StgValue>
</operation>

<operation id="23" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="6" op_0_bw="64" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.inc42.split:5 %y_addr = getelementptr i64 %y, i64 0, i64 %i_2_cast

]]></Node>
<StgValue><ssdm name="y_addr"/></StgValue>
</operation>

<operation id="24" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec>0 </MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="0" op_0_bw="64" op_1_bw="6">
<![CDATA[
for.inc42.split:6 %store_ln30 = store i64 %bitcast_ln30, i6 %y_addr

]]></Node>
<StgValue><ssdm name="store_ln30"/></StgValue>
</operation>

<operation id="25" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="0" op_0_bw="0">
<![CDATA[
for.inc42.split:8 %br_ln29 = br void %for.inc42

]]></Node>
<StgValue><ssdm name="br_ln29"/></StgValue>
</operation>
</state>
</state_list>


<ports>
<port id="36" name="k" dir="0" iftype="0">
<core>NULL</core><StgValue><ssdm name="k"/></StgValue>
</port>
<port id="37" name="z" dir="0" iftype="1">
<core>RAM</core><StgValue><ssdm name="z"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</port>
<port id="38" name="y" dir="1" iftype="1">
<core>RAM</core><StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</port>
</ports>


<dataflows>
<dataflow id="40" from="StgValue_39" to="i" fromId="39" toId="5">
</dataflow>
<dataflow id="42" from="_ssdm_op_SpecInterface" to="specinterface_ln0" fromId="41" toId="6">
</dataflow>
<dataflow id="43" from="y" to="specinterface_ln0" fromId="38" toId="6">
</dataflow>
<dataflow id="45" from="empty" to="specinterface_ln0" fromId="44" toId="6">
</dataflow>
<dataflow id="47" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="48" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="50" from="empty_0" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="52" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="53" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="54" from="empty_0" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="55" from="empty_0" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="56" from="empty_0" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="57" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="58" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="59" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="60" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="61" from="empty_0" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="62" from="empty_0" to="specinterface_ln0" fromId="49" toId="6">
</dataflow>
<dataflow id="63" from="StgValue_51" to="specinterface_ln0" fromId="51" toId="6">
</dataflow>
<dataflow id="64" from="StgValue_46" to="specinterface_ln0" fromId="46" toId="6">
</dataflow>
<dataflow id="66" from="_ssdm_op_Read.ap_auto.i6" to="k_read" fromId="65" toId="7">
</dataflow>
<dataflow id="67" from="k" to="k_read" fromId="36" toId="7">
</dataflow>
<dataflow id="69" from="StgValue_68" to="store_ln0" fromId="68" toId="8">
</dataflow>
<dataflow id="70" from="i" to="store_ln0" fromId="5" toId="8">
</dataflow>
<dataflow id="71" from="i" to="i_1" fromId="5" toId="10">
</dataflow>
<dataflow id="73" from="_ssdm_op_SpecPipeline" to="specpipeline_ln0" fromId="72" toId="11">
</dataflow>
<dataflow id="74" from="StgValue_51" to="specpipeline_ln0" fromId="51" toId="11">
</dataflow>
<dataflow id="75" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="76" from="StgValue_39" to="specpipeline_ln0" fromId="39" toId="11">
</dataflow>
<dataflow id="77" from="StgValue_46" to="specpipeline_ln0" fromId="46" toId="11">
</dataflow>
<dataflow id="79" from="p_str" to="specpipeline_ln0" fromId="78" toId="11">
</dataflow>
<dataflow id="80" from="i_1" to="icmp_ln29" fromId="10" toId="12">
</dataflow>
<dataflow id="81" from="k_read" to="icmp_ln29" fromId="7" toId="12">
</dataflow>
<dataflow id="83" from="_ssdm_op_SpecLoopTripCount" to="empty" fromId="82" toId="13">
</dataflow>
<dataflow id="85" from="StgValue_84" to="empty" fromId="84" toId="13">
</dataflow>
<dataflow id="87" from="StgValue_86" to="empty" fromId="86" toId="13">
</dataflow>
<dataflow id="89" from="StgValue_88" to="empty" fromId="88" toId="13">
</dataflow>
<dataflow id="90" from="i_1" to="add_ln29" fromId="10" toId="14">
</dataflow>
<dataflow id="92" from="StgValue_91" to="add_ln29" fromId="91" toId="14">
</dataflow>
<dataflow id="93" from="icmp_ln29" to="br_ln29" fromId="12" toId="15">
</dataflow>
<dataflow id="94" from="i_1" to="i_2_cast" fromId="10" toId="16">
</dataflow>
<dataflow id="95" from="z" to="z_addr" fromId="37" toId="17">
</dataflow>
<dataflow id="96" from="StgValue_88" to="z_addr" fromId="88" toId="17">
</dataflow>
<dataflow id="97" from="i_2_cast" to="z_addr" fromId="16" toId="17">
</dataflow>
<dataflow id="98" from="z_addr" to="z_load" fromId="17" toId="18">
</dataflow>
<dataflow id="99" from="add_ln29" to="store_ln29" fromId="14" toId="19">
</dataflow>
<dataflow id="100" from="i" to="store_ln29" fromId="5" toId="19">
</dataflow>
<dataflow id="102" from="_ssdm_op_SpecLoopName" to="specloopname_ln12" fromId="101" toId="20">
</dataflow>
<dataflow id="104" from="empty_4" to="specloopname_ln12" fromId="103" toId="20">
</dataflow>
<dataflow id="105" from="z_addr" to="z_load" fromId="17" toId="21">
</dataflow>
<dataflow id="106" from="z_load" to="bitcast_ln30" fromId="21" toId="22">
</dataflow>
<dataflow id="107" from="y" to="y_addr" fromId="38" toId="23">
</dataflow>
<dataflow id="108" from="StgValue_88" to="y_addr" fromId="88" toId="23">
</dataflow>
<dataflow id="109" from="i_2_cast" to="y_addr" fromId="16" toId="23">
</dataflow>
<dataflow id="110" from="bitcast_ln30" to="store_ln30" fromId="22" toId="24">
</dataflow>
<dataflow id="111" from="y_addr" to="store_ln30" fromId="23" toId="24">
</dataflow>
<dataflow id="112" from="icmp_ln29" to="StgValue_2" fromId="12" toId="2">
</dataflow>
</dataflows>


</stg>
