{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1665414680969 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition " "Version 21.1.1 Build 850 06/23/2022 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1665414680969 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Oct 10 23:11:20 2022 " "Processing started: Mon Oct 10 23:11:20 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1665414680969 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665414680969 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off Lab3_2 -c Lab3_2 " "Command: quartus_map --read_settings_files=on --write_settings_files=off Lab3_2 -c Lab3_2" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665414680970 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1665414681183 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1665414681184 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fulladd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file fulladd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fulladd-func " "Found design unit 1: fulladd-func" {  } { { "fulladd.vhd" "" { Text "D:/quartus/Lab3/Lab3_2/fulladd.vhd" 10 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665414689578 ""} { "Info" "ISGN_ENTITY_NAME" "1 fulladd " "Found entity 1: fulladd" {  } { { "fulladd.vhd" "" { Text "D:/quartus/Lab3/Lab3_2/fulladd.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665414689578 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665414689578 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "hex.vhd 2 1 " "Found 2 design units, including 1 entities, in source file hex.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 hex-behavioral " "Found design unit 1: hex-behavioral" {  } { { "hex.vhd" "" { Text "D:/quartus/Lab3/Lab3_2/hex.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665414689579 ""} { "Info" "ISGN_ENTITY_NAME" "1 hex " "Found entity 1: hex" {  } { { "hex.vhd" "" { Text "D:/quartus/Lab3/Lab3_2/hex.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665414689579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665414689579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "add_4bits.vhd 2 1 " "Found 2 design units, including 1 entities, in source file add_4bits.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 add_4bits-func " "Found design unit 1: add_4bits-func" {  } { { "add_4bits.vhd" "" { Text "D:/quartus/Lab3/Lab3_2/add_4bits.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665414689579 ""} { "Info" "ISGN_ENTITY_NAME" "1 add_4bits " "Found entity 1: add_4bits" {  } { { "add_4bits.vhd" "" { Text "D:/quartus/Lab3/Lab3_2/add_4bits.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665414689579 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665414689579 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bcdadd.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bcdadd.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BCDadd-func " "Found design unit 1: BCDadd-func" {  } { { "BCDadd.vhd" "" { Text "D:/quartus/Lab3/Lab3_2/BCDadd.vhd" 14 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665414689580 ""} { "Info" "ISGN_ENTITY_NAME" "1 BCDadd " "Found entity 1: BCDadd" {  } { { "BCDadd.vhd" "" { Text "D:/quartus/Lab3/Lab3_2/BCDadd.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665414689580 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665414689580 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_package.vhd 1 0 " "Found 1 design units, including 0 entities, in source file lab3_package.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 lab3_package " "Found design unit 1: lab3_package" {  } { { "lab3_package.vhd" "" { Text "D:/quartus/Lab3/Lab3_2/lab3_package.vhd" 3 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665414689582 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665414689582 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lab3_2.vhd 2 1 " "Found 2 design units, including 1 entities, in source file lab3_2.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 Lab3_2-behavioral " "Found design unit 1: Lab3_2-behavioral" {  } { { "Lab3_2.vhd" "" { Text "D:/quartus/Lab3/Lab3_2/Lab3_2.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665414689583 ""} { "Info" "ISGN_ENTITY_NAME" "1 Lab3_2 " "Found entity 1: Lab3_2" {  } { { "Lab3_2.vhd" "" { Text "D:/quartus/Lab3/Lab3_2/Lab3_2.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1665414689583 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1665414689583 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "Lab3_2 " "Elaborating entity \"Lab3_2\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1665414689609 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "temp Lab3_2.vhd(16) " "Verilog HDL or VHDL warning at Lab3_2.vhd(16): object \"temp\" assigned a value but never read" {  } { { "Lab3_2.vhd" "" { Text "D:/quartus/Lab3/Lab3_2/Lab3_2.vhd" 16 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1665414689610 "|Lab3_2"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "BCDadd BCDadd:stage0 " "Elaborating entity \"BCDadd\" for hierarchy \"BCDadd:stage0\"" {  } { { "Lab3_2.vhd" "stage0" { Text "D:/quartus/Lab3/Lab3_2/Lab3_2.vhd" 20 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665414689611 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "add_4bits BCDadd:stage0\|add_4bits:stage0 " "Elaborating entity \"add_4bits\" for hierarchy \"BCDadd:stage0\|add_4bits:stage0\"" {  } { { "BCDadd.vhd" "stage0" { Text "D:/quartus/Lab3/Lab3_2/BCDadd.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665414689612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fulladd BCDadd:stage0\|add_4bits:stage0\|fulladd:stage0 " "Elaborating entity \"fulladd\" for hierarchy \"BCDadd:stage0\|add_4bits:stage0\|fulladd:stage0\"" {  } { { "add_4bits.vhd" "stage0" { Text "D:/quartus/Lab3/Lab3_2/add_4bits.vhd" 19 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665414689613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "hex hex:stage2 " "Elaborating entity \"hex\" for hierarchy \"hex:stage2\"" {  } { { "Lab3_2.vhd" "stage2" { Text "D:/quartus/Lab3/Lab3_2/Lab3_2.vhd" 26 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665414689619 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "2 " "2 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1665414690018 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1665414690199 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1665414690564 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1665414690564 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "67 " "Implemented 67 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "16 " "Implemented 16 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1665414690584 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1665414690584 ""} { "Info" "ICUT_CUT_TM_LCELLS" "37 " "Implemented 37 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1665414690584 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1665414690584 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 3 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4806 " "Peak virtual memory: 4806 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1665414690594 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Oct 10 23:11:30 2022 " "Processing ended: Mon Oct 10 23:11:30 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1665414690594 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1665414690594 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:09 " "Total CPU time (on all processors): 00:00:09" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1665414690594 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1665414690594 ""}
