// Seed: 1924859304
module module_0 #(
    parameter id_1 = 32'd90,
    parameter id_2 = 32'd39
);
  wire _id_1, _id_2;
  assign module_1.id_7 = 0;
  logic id_3[id_1 : id_2];
endmodule
module module_1 #(
    parameter id_0 = 32'd0,
    parameter id_3 = 32'd54
) (
    input wand _id_0
);
  logic id_2 = id_0;
  tri0 [1 : id_0] _id_3, id_4, id_5;
  assign id_3 = id_4(1, id_2 !== id_3);
  assign id_5 = 1 - id_5;
  logic id_6 [id_3 : 1];
  tri   id_7;
  wor   id_8;
  wire  id_9;
  parameter id_10 = -1'b0;
  module_0 modCall_1 ();
  assign id_8 = -1;
  parameter id_11 = id_10.id_10;
  always $unsigned(id_3);
  ;
  assign id_7 = -1;
  logic id_12, id_13, id_14, id_15;
endmodule
