{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1638535157781 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition " "Version 18.1.0 Build 625 09/12/2018 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1638535157789 ""} { "Info" "IQEXE_START_BANNER_TIME" "Fri Dec 03 15:39:17 2021 " "Processing started: Fri Dec 03 15:39:17 2021" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1638535157789 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638535157789 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off 1-frame -c 1-frame " "Command: quartus_map --read_settings_files=on --write_settings_files=off 1-frame -c 1-frame" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638535157789 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1638535158234 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1638535158234 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "main.v 1 1 " "Found 1 design units, including 1 entities, in source file main.v" { { "Info" "ISGN_ENTITY_NAME" "1 main " "Found entity 1: main" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638535165813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638535165813 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "uart_tx.v 1 1 " "Found 1 design units, including 1 entities, in source file uart_tx.v" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Tx " "Found entity 1: UART_Tx" {  } { { "UART_Tx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/UART_Tx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638535165813 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638535165813 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "main " "Elaborating entity \"main\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1638535165873 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "res_addr_cnt main.v(47) " "Verilog HDL or VHDL warning at main.v(47): object \"res_addr_cnt\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 47 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638535165873 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "restart_cs main.v(49) " "Verilog HDL or VHDL warning at main.v(49): object \"restart_cs\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 49 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638535165873 "|main"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "RAM_data_readiness_flag main.v(85) " "Verilog HDL or VHDL warning at main.v(85): object \"RAM_data_readiness_flag\" assigned a value but never read" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 85 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1638535165873 "|main"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "main.v(95) " "Verilog HDL warning at main.v(95): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 95 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1638535165873 "|main"}
{ "Critical Warning" "WVRFX_VERI_NO_DFF_INFERRED" "main.v(96) " "Verilog HDL warning at main.v(96): can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 96 0 0 } }  } 1 10237 "Verilog HDL warning at %1!s!: can't infer register for assignment in edge-triggered always construct because the clock isn't obvious. Generated combinational logic instead" 0 0 "Analysis & Synthesis" 0 -1 1638535165873 "|main"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "led main.v(12) " "Output port \"led\" at main.v(12) has no driver" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 12 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638535165873 "|main"}
{ "Warning" "WSGN_SEARCH_FILE" "exposition.v 1 1 " "Using design file exposition.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 Exposition " "Found entity 1: Exposition" {  } { { "exposition.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/exposition.v" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638535165917 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638535165917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "Exposition Exposition:EX1 " "Elaborating entity \"Exposition\" for hierarchy \"Exposition:EX1\"" {  } { { "main.v" "EX1" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 63 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638535165917 ""}
{ "Warning" "WSGN_SEARCH_FILE" "time_of_hold_hv.v 1 1 " "Using design file time_of_hold_hv.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 time_of_hold_HV " "Found entity 1: time_of_hold_HV" {  } { { "time_of_hold_hv.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/time_of_hold_hv.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638535165927 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638535165927 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "time_of_hold_HV time_of_hold_HV:TH1 " "Elaborating entity \"time_of_hold_HV\" for hierarchy \"time_of_hold_HV:TH1\"" {  } { { "main.v" "TH1" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638535165927 ""}
{ "Warning" "WSGN_SEARCH_FILE" "spi_tx.v 1 1 " "Using design file spi_tx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 SPI_TX " "Found entity 1: SPI_TX" {  } { { "spi_tx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/spi_tx.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638535165947 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638535165947 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "SPI_TX SPI_TX:s1 " "Elaborating entity \"SPI_TX\" for hierarchy \"SPI_TX:s1\"" {  } { { "main.v" "s1" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 68 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638535165947 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "uart_rx.v(47) " "Verilog HDL information at uart_rx.v(47): always construct contains both blocking and non-blocking assignments" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/uart_rx.v" 47 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1638535165957 ""}
{ "Warning" "WSGN_SEARCH_FILE" "uart_rx.v 1 1 " "Using design file uart_rx.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 UART_Rx " "Found entity 1: UART_Rx" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/uart_rx.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638535165957 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638535165957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Rx UART_Rx:u1 " "Elaborating entity \"UART_Rx\" for hierarchy \"UART_Rx:u1\"" {  } { { "main.v" "u1" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 71 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638535165957 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "9 8 uart_rx.v(111) " "Verilog HDL assignment warning at uart_rx.v(111): truncated value with size 9 to match size of target (8)" {  } { { "uart_rx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/uart_rx.v" 111 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1638535165967 "|main|UART_Rx:u1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "UART_Tx UART_Tx:t1 " "Elaborating entity \"UART_Tx\" for hierarchy \"UART_Tx:t1\"" {  } { { "main.v" "t1" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638535165967 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "UART_clk UART_Tx.v(11) " "Output port \"UART_clk\" at UART_Tx.v(11) has no driver" {  } { { "UART_Tx.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/UART_Tx.v" 11 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1638535165967 "|main|UART_Tx:t1"}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "my_ram.v(47) " "Verilog HDL warning at my_ram.v(47): extended using \"x\" or \"z\"" {  } { { "my_ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/my_ram.v" 47 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1638535165977 ""}
{ "Warning" "WSGN_SEARCH_FILE" "my_ram.v 1 1 " "Using design file my_ram.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 my_RAM " "Found entity 1: my_RAM" {  } { { "my_ram.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/my_ram.v" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1638535165977 ""}  } {  } 0 12125 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "Analysis & Synthesis" 0 -1 1638535165977 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "my_RAM my_RAM:r1 " "Elaborating entity \"my_RAM\" for hierarchy \"my_RAM:r1\"" {  } { { "main.v" "r1" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638535165977 ""}
{ "Warning" "WMLS_MLS_CONVERT_TRI_TO_OR_HDR" "" "Tri-state node(s) do not directly drive top-level pin(s)" { { "Warning" "WMLS_MLS_CONVERT_TRI_TO_WIRE" "RW~synth " "Converted tri-state buffer \"RW~synth\" feeding internal logic into a wire" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 39 -1 0 } }  } 0 13049 "Converted tri-state buffer \"%1!s!\" feeding internal logic into a wire" 0 0 "Design Software" 0 -1 1638535166147 ""}  } {  } 0 13046 "Tri-state node(s) do not directly drive top-level pin(s)" 0 0 "Analysis & Synthesis" 0 -1 1638535166147 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "3 " "3 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1638535166467 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "led\[0\] GND " "Pin \"led\[0\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638535166557 "|main|led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[1\] GND " "Pin \"led\[1\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638535166557 "|main|led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[2\] GND " "Pin \"led\[2\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638535166557 "|main|led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[3\] GND " "Pin \"led\[3\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638535166557 "|main|led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[4\] GND " "Pin \"led\[4\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638535166557 "|main|led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[5\] GND " "Pin \"led\[5\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638535166557 "|main|led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[6\] GND " "Pin \"led\[6\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638535166557 "|main|led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "led\[7\] GND " "Pin \"led\[7\]\" is stuck at GND" {  } { { "main.v" "" { Text "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/main.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1638535166557 "|main|led[7]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1638535166557 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1638535166607 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "16 " "16 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1638535166988 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/output_files/1-frame.map.smsg " "Generated suppressed messages file C:/intelFPGA_lite/18.1/Projects/Project 1-frame reg system/output_files/1-frame.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1638535167028 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1638535167158 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1638535167158 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "653 " "Implemented 653 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "4 " "Implemented 4 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1638535167248 ""} { "Info" "ICUT_CUT_TM_OPINS" "14 " "Implemented 14 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1638535167248 ""} { "Info" "ICUT_CUT_TM_LCELLS" "635 " "Implemented 635 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1638535167248 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1638535167248 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 26 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 26 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4797 " "Peak virtual memory: 4797 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1638535167288 ""} { "Info" "IQEXE_END_BANNER_TIME" "Fri Dec 03 15:39:27 2021 " "Processing ended: Fri Dec 03 15:39:27 2021" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1638535167288 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:10 " "Elapsed time: 00:00:10" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1638535167288 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:19 " "Total CPU time (on all processors): 00:00:19" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1638535167288 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1638535167288 ""}
