<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p22" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_22{left:86px;bottom:1140px;letter-spacing:-0.12px;}
#t2_22{left:83px;bottom:81px;letter-spacing:-0.15px;}
#t3_22{left:263px;bottom:81px;letter-spacing:-0.13px;word-spacing:0.02px;}
#t4_22{left:138px;bottom:1083px;letter-spacing:0.11px;word-spacing:-0.02px;}
#t5_22{left:137px;bottom:1065px;letter-spacing:0.1px;word-spacing:-0.03px;}
#t6_22{left:433px;bottom:1065px;letter-spacing:-0.19px;}
#t7_22{left:483px;bottom:1065px;letter-spacing:-0.02px;}
#t8_22{left:137px;bottom:1028px;letter-spacing:0.12px;}
#t9_22{left:137px;bottom:1010px;letter-spacing:0.1px;}
#ta_22{left:377px;bottom:1010px;letter-spacing:0.15px;}
#tb_22{left:467px;bottom:1010px;letter-spacing:0.09px;word-spacing:0.03px;}
#tc_22{left:587px;bottom:1010px;letter-spacing:-0.29px;word-spacing:0.19px;}
#td_22{left:711px;bottom:1010px;letter-spacing:0.06px;word-spacing:0.07px;}
#te_22{left:137px;bottom:991px;letter-spacing:0.09px;word-spacing:0.02px;}
#tf_22{left:137px;bottom:973px;letter-spacing:0.09px;word-spacing:0.04px;}
#tg_22{left:137px;bottom:936px;letter-spacing:0.11px;word-spacing:0.02px;}
#th_22{left:137px;bottom:918px;letter-spacing:0.11px;word-spacing:0.03px;}
#ti_22{left:83px;bottom:871px;letter-spacing:0.17px;}
#tj_22{left:123px;bottom:871px;letter-spacing:0.14px;word-spacing:0.06px;}
#tk_22{left:138px;bottom:829px;letter-spacing:0.11px;word-spacing:-0.24px;}
#tl_22{left:138px;bottom:811px;letter-spacing:0.09px;}
#tm_22{left:240px;bottom:812px;letter-spacing:-0.13px;}
#tn_22{left:291px;bottom:811px;letter-spacing:0.02px;word-spacing:0.1px;}
#to_22{left:374px;bottom:812px;letter-spacing:-0.14px;}
#tp_22{left:421px;bottom:809px;letter-spacing:0.15px;}
#tq_22{left:441px;bottom:811px;letter-spacing:0.1px;}
#tr_22{left:137px;bottom:772px;letter-spacing:0.11px;word-spacing:-0.01px;}
#ts_22{left:137px;bottom:753px;letter-spacing:0.1px;word-spacing:-0.05px;}
#tt_22{left:290px;bottom:754px;letter-spacing:-0.14px;}
#tu_22{left:341px;bottom:753px;letter-spacing:0.03px;word-spacing:0.1px;}
#tv_22{left:137px;bottom:717px;letter-spacing:0.11px;word-spacing:-0.22px;}
#tw_22{left:745px;bottom:717px;letter-spacing:0.15px;}
#tx_22{left:819px;bottom:717px;letter-spacing:0.09px;}
#ty_22{left:137px;bottom:698px;letter-spacing:0.1px;word-spacing:0.03px;}
#tz_22{left:297px;bottom:699px;letter-spacing:-0.13px;}
#t10_22{left:349px;bottom:698px;letter-spacing:0.03px;word-spacing:0.1px;}
#t11_22{left:137px;bottom:662px;letter-spacing:0.11px;}
#t12_22{left:137px;bottom:643px;letter-spacing:0.08px;}
#t13_22{left:160px;bottom:643px;letter-spacing:0.16px;}
#t14_22{left:254px;bottom:643px;letter-spacing:0.1px;word-spacing:-0.07px;}
#t15_22{left:324px;bottom:644px;letter-spacing:-0.29px;word-spacing:0.2px;}
#t16_22{left:448px;bottom:643px;letter-spacing:-0.01px;}
#t17_22{left:83px;bottom:597px;letter-spacing:0.17px;}
#t18_22{left:123px;bottom:597px;letter-spacing:0.19px;word-spacing:0.01px;}
#t19_22{left:138px;bottom:555px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1a_22{left:138px;bottom:536px;letter-spacing:0.11px;word-spacing:0.01px;}
#t1b_22{left:83px;bottom:490px;letter-spacing:0.18px;}
#t1c_22{left:123px;bottom:490px;letter-spacing:0.2px;word-spacing:0.01px;}
#t1d_22{left:138px;bottom:448px;letter-spacing:0.1px;word-spacing:0.01px;}
#t1e_22{left:138px;bottom:429px;letter-spacing:0.11px;word-spacing:-0.53px;}
#t1f_22{left:138px;bottom:411px;letter-spacing:0.12px;}
#t1g_22{left:138px;bottom:374px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1h_22{left:138px;bottom:356px;letter-spacing:0.1px;word-spacing:-0.18px;}
#t1i_22{left:138px;bottom:338px;letter-spacing:0.17px;}
#t1j_22{left:173px;bottom:338px;letter-spacing:0.1px;}
#t1k_22{left:189px;bottom:338px;letter-spacing:0.15px;}
#t1l_22{left:258px;bottom:338px;letter-spacing:0.07px;}
#t1m_22{left:275px;bottom:338px;letter-spacing:0.17px;}
#t1n_22{left:351px;bottom:338px;letter-spacing:0.11px;word-spacing:-0.01px;}
#t1o_22{left:137px;bottom:301px;letter-spacing:0.1px;word-spacing:-0.02px;}
#t1p_22{left:137px;bottom:264px;letter-spacing:0.11px;}
#t1q_22{left:137px;bottom:246px;letter-spacing:0.12px;}
#t1r_22{left:137px;bottom:209px;letter-spacing:0.11px;}
#t1s_22{left:137px;bottom:191px;letter-spacing:0.12px;word-spacing:-0.01px;}

.s1_22{font-size:14px;font-family:Arial-Bold_od1;color:#000;}
.s2_22{font-size:14px;font-family:sub_ArialMT_lsr;color:#000;}
.s3_22{font-size:15px;font-family:TimesNewRomanPSMT_wq;color:#000;}
.s4_22{font-size:14px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s5_22{font-size:15px;font-family:sub_Arial-ItalicMT_lsi;color:#030;}
.s6_22{font-size:21px;font-family:Arial-Bold_od1;color:#000;}
.s7_22{font-size:12px;font-family:sub_TimesNewRomanPS-ItalicM_lfi;color:#030;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts22" type="text/css" >

@font-face {
	font-family: Arial-Bold_od1;
	src: url("fonts/Arial-Bold_od1.woff") format("woff");
}

@font-face {
	font-family: TimesNewRomanPSMT_wq;
	src: url("fonts/TimesNewRomanPSMT_wq.woff") format("woff");
}

@font-face {
	font-family: sub_Arial-ItalicMT_lsi;
	src: url("fonts/sub_Arial-ItalicMT_lsi.woff") format("woff");
}

@font-face {
	font-family: sub_ArialMT_lsr;
	src: url("fonts/sub_ArialMT_lsr.woff") format("woff");
}

@font-face {
	font-family: sub_TimesNewRomanPS-ItalicM_lfi;
	src: url("fonts/sub_TimesNewRomanPS-ItalicM_lfi.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg22Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg22" style="-webkit-user-select: none;"><object width="935" height="1210" data="22/22.svg" type="image/svg+xml" id="pdf22" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_22" class="t s1_22">Introduction </span>
<span id="t2_22" class="t s2_22">22 </span><span id="t3_22" class="t s2_22">MIPS® Architecture for Programmers Volume II-B: microMIPS32™ Instruction Set, Revision 6.05 </span>
<span id="t4_22" class="t s3_22">allows privileged software to change the ISA mode to be used for subsequent exceptions. This capability is for all </span>
<span id="t5_22" class="t s3_22">exception types whose vectors are offsets of the </span><span id="t6_22" class="t s4_22">EBASE </span><span id="t7_22" class="t s3_22">register. </span>
<span id="t8_22" class="t s3_22">For implementations that support both microMIPS and MIPS, the selected ISA mode when handling a debug excep- </span>
<span id="t9_22" class="t s3_22">tion is determined by the setting of the </span><span id="ta_22" class="t s5_22">ISAonDebug </span><span id="tb_22" class="t s3_22">register field in the </span><span id="tc_22" class="t s4_22">EJTAG TAP Control </span><span id="td_22" class="t s3_22">register. This register </span>
<span id="te_22" class="t s3_22">field is writeable by EJTAG probe software and has a reset value that is set by a hardware signal external to the pro- </span>
<span id="tf_22" class="t s3_22">cessor core. </span>
<span id="tg_22" class="t s3_22">For CPU cores supporting the MT ASE and multiple VPEs, the ISA mode for exceptions can be selected on a per- </span>
<span id="th_22" class="t s3_22">VPE basis. </span>
<span id="ti_22" class="t s6_22">2.2 </span><span id="tj_22" class="t s6_22">Software Detection </span>
<span id="tk_22" class="t s3_22">Software can determine if microMIPS ISA is implemented by checking the state of the ISA (Instruction Set Architec- </span>
<span id="tl_22" class="t s3_22">ture) field in the </span><span id="tm_22" class="t s4_22">Config3 </span><span id="tn_22" class="t s3_22">CP0 register. </span><span id="to_22" class="t s4_22">Config1 </span>
<span id="tp_22" class="t s7_22">CA </span>
<span id="tq_22" class="t s3_22">(bit 2) is not used for microMIPS. </span>
<span id="tr_22" class="t s3_22">Software can determine if the MIPS ISA is implemented by checking the state of the ISA (Instruction Set Architec- </span>
<span id="ts_22" class="t s3_22">ture) register field in the </span><span id="tt_22" class="t s4_22">Config3 </span><span id="tu_22" class="t s3_22">CP0 register. </span>
<span id="tv_22" class="t s3_22">Software can determine which ISA is used when handling an exception by checking the state of the </span><span id="tw_22" class="t s5_22">ISAOnExc </span><span id="tx_22" class="t s3_22">(ISA </span>
<span id="ty_22" class="t s3_22">on Exception) field in the </span><span id="tz_22" class="t s4_22">Config3 </span><span id="t10_22" class="t s3_22">CP0 register. </span>
<span id="t11_22" class="t s3_22">Debug Probe Software can determine which ISA is used when handling a debug exception by checking the state of </span>
<span id="t12_22" class="t s3_22">the </span><span id="t13_22" class="t s5_22">ISAOnDebug </span><span id="t14_22" class="t s3_22">field in the </span><span id="t15_22" class="t s4_22">EJTAG TAP Control </span><span id="t16_22" class="t s3_22">register. </span>
<span id="t17_22" class="t s6_22">2.3 </span><span id="t18_22" class="t s6_22">Compliance and Subsetting </span>
<span id="t19_22" class="t s3_22">This document does not change the instruction subsets as defined by the other MIPS architecture reference manuals, </span>
<span id="t1a_22" class="t s3_22">including the subsets defined by the various ASEs. </span>
<span id="t1b_22" class="t s6_22">2.4 </span><span id="t1c_22" class="t s6_22">ISA Mode Switch </span>
<span id="t1d_22" class="t s3_22">The MIPS Release 3 architecture defines an ISA mode for each processor. An ISA mode value of 0 indicates MIPS </span>
<span id="t1e_22" class="t s3_22">instruction decoding. In processors implementing microMIPS, an ISA mode value of 1 selects microMIPS instruction </span>
<span id="t1f_22" class="t s3_22">decoding. </span>
<span id="t1g_22" class="t s3_22">The ISA mode is not directly visible to user mode software. Upon an exception, the ISA mode of the faulting/inter- </span>
<span id="t1h_22" class="t s3_22">rupted instruction is recorded in the least-significant address bit within the appropriate return address register - either </span>
<span id="t1i_22" class="t s5_22">EPC </span><span id="t1j_22" class="t s3_22">or </span><span id="t1k_22" class="t s5_22">ErrorEPC </span><span id="t1l_22" class="t s3_22">or </span><span id="t1m_22" class="t s5_22">DebugEPC</span><span id="t1n_22" class="t s3_22">, depending on the exception type. </span>
<span id="t1o_22" class="t s3_22">For the rest of this section, the following definitions are used: </span>
<span id="t1p_22" class="t s3_22">Jump-and-Link-Register instructions: For the MIPS ISA, this means the JALR and JALR.HB instructions. For the </span>
<span id="t1q_22" class="t s3_22">microMIPS ISA, this means the JALRC, JALRC.HB, JIALC, and JALRC16 instructions. </span>
<span id="t1r_22" class="t s3_22">Jump-Register instructions: For the MIPS ISA, this means the JR and JR.HB instructions. For the microMIPS ISA, </span>
<span id="t1s_22" class="t s3_22">this means the instructions JRC, JRC.HB, JIC, JRC16, and JRCADDIUSP instructions. </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
