{
  "Top": "fir",
  "RtlTop": "fir",
  "RtlPrefix": "",
  "SourceLanguage": "cpp",
  "ResetStyle": "control",
  "GenerateBdFiles": "1",
  "HostMachineBits": "64",
  "Target": {
    "Family": "zynq",
    "Device": "xc7z010",
    "Package": "clg400",
    "Speed": "-1"
  },
  "HlsSolution": {
    "Config": [
      "config_sdx -optimization_level=none",
      "config_sdx -target=none",
      "config_schedule -effort=medium",
      "config_schedule -relax_ii_for_timing=0",
      "config_bind -effort=medium",
      "config_export -format=ip_catalog",
      "config_export -rtl=verilog"
    ],
    "DirectiveTcl": ["set_directive_dataflow fir "],
    "DirectiveInfo": ["dataflow fir {} {}"]
  },
  "ClockInfo": {
    "ClockName": "ap_clk",
    "ClockPeriod": "10",
    "IsCombLogic": "0",
    "II": "x",
    "Latency": "604",
    "Uncertainty": "1.25"
  },
  "Xdc": {"OocClocks": ["create_clock -name ap_clk -period 10.000 [get_ports ap_clk]"]},
  "Ipx": {
    "Vendor": "xilinx.com",
    "Library": "hls",
    "Name": "fir",
    "Version": "1.0",
    "DisplayName": "Fir",
    "Revision": "",
    "Description": "An IP generated by Vivado HLS",
    "Taxonomy": "\/VIVADO_HLS_IP",
    "AutoFamilySupport": ""
  },
  "Files": {
    "CSource": ["..\/..\/FIR_AXI4\/.settings\/fir.cpp"],
    "Vhdl": [
      "impl\/vhdl\/fir_bundle_s_axi.vhd",
      "impl\/vhdl\/Loop_STREAM_LOOP_pro.vhd",
      "impl\/vhdl\/fir.vhd"
    ],
    "Verilog": [
      "impl\/verilog\/fir_bundle_s_axi.v",
      "impl\/verilog\/Loop_STREAM_LOOP_pro.v",
      "impl\/verilog\/fir.v"
    ],
    "SwDriver": [
      "impl\/misc\/drivers\/fir_v1_0\/data\/fir.mdd",
      "impl\/misc\/drivers\/fir_v1_0\/data\/fir.tcl",
      "impl\/misc\/drivers\/fir_v1_0\/src\/Makefile",
      "impl\/misc\/drivers\/fir_v1_0\/src\/xfir.c",
      "impl\/misc\/drivers\/fir_v1_0\/src\/xfir.h",
      "impl\/misc\/drivers\/fir_v1_0\/src\/xfir_hw.h",
      "impl\/misc\/drivers\/fir_v1_0\/src\/xfir_linux.c",
      "impl\/misc\/drivers\/fir_v1_0\/src\/xfir_sinit.c"
    ],
    "Misc": ["impl\/misc\/logo.png"],
    "DesignXml": "\/home\/lsriw\/HLS_STANISZ\/HLS\/FIR_AXI4_new\/Solution1\/.autopilot\/db\/fir.design.xml"
  },
  "SubcoreInfo": {
    "HasXpmMemory": false,
    "HasClockedDsp": false,
    "IP": []
  },
  "Interfaces": {
    "ap_clk": {
      "type": "clock",
      "ctype": {"CLK": {"Type": "bool"}},
      "buses": "s_axi_bundle stream_in stream_out",
      "reset": "ap_rst_n"
    },
    "ap_rst_n": {
      "type": "reset",
      "polarity": "ACTIVE_LOW",
      "ctype": {"RST": {"Type": "bool"}}
    },
    "interrupt": {
      "type": "interrupt",
      "ctype": {"INTERRUPT": {"Type": "bool"}}
    },
    "s_axi_bundle": {
      "type": "axi4lite",
      "is_adaptor": "true",
      "mode": "slave",
      "port_prefix": "s_axi_bundle",
      "param_prefix": "C_S_AXI_BUNDLE",
      "addr_bits": "7",
      "registers": [
        {
          "offset": "0x00",
          "name": "CTRL",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Control signals",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "AP_START",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_start'."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "AP_DONE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_done'."
            },
            {
              "offset": "2",
              "width": "1",
              "name": "AP_IDLE",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_idle'."
            },
            {
              "offset": "3",
              "width": "1",
              "name": "AP_READY",
              "access": "R",
              "reset_value": "0",
              "description": "Control signal Register for 'ap_ready'."
            },
            {
              "offset": "4",
              "width": "3",
              "name": "RESERVED_1",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            },
            {
              "offset": "7",
              "width": "1",
              "name": "AUTO_RESTART",
              "access": "RW",
              "reset_value": "0",
              "description": "Control signal Register for 'auto_restart'."
            },
            {
              "offset": "8",
              "width": "24",
              "name": "RESERVED_2",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x04",
          "name": "GIER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "Global Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "Enable",
              "access": "RW",
              "reset_value": "0",
              "description": "Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"
            },
            {
              "offset": "1",
              "width": "31",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x08",
          "name": "IP_IER",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Enable Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_EN",
              "access": "RW",
              "reset_value": "0",
              "description": "Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x0c",
          "name": "IP_ISR",
          "access": "RW",
          "reset_value": "0x0",
          "description": "IP Interrupt Status Register",
          "fields": [
            {
              "offset": "0",
              "width": "1",
              "name": "CHAN0_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 input interrupt, 1 = Channel 0 input interrup"
            },
            {
              "offset": "1",
              "width": "1",
              "name": "CHAN1_INT_ST",
              "access": "RTOW",
              "reset_value": "0",
              "description": "Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 input interrupt, 1 = Channel 1 input interrup"
            },
            {
              "offset": "2",
              "width": "30",
              "name": "RESERVED",
              "access": "R",
              "reset_value": "0",
              "description": "Reserved.  0s on read."
            }
          ]
        },
        {
          "offset": "0x10",
          "name": "coeff_0_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of coeff_0_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "coeff_0_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of coeff_0_V"
            }]
        },
        {
          "offset": "0x18",
          "name": "coeff_1_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of coeff_1_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "coeff_1_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of coeff_1_V"
            }]
        },
        {
          "offset": "0x20",
          "name": "coeff_2_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of coeff_2_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "coeff_2_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of coeff_2_V"
            }]
        },
        {
          "offset": "0x28",
          "name": "coeff_3_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of coeff_3_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "coeff_3_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of coeff_3_V"
            }]
        },
        {
          "offset": "0x30",
          "name": "coeff_4_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of coeff_4_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "coeff_4_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of coeff_4_V"
            }]
        },
        {
          "offset": "0x38",
          "name": "coeff_5_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of coeff_5_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "coeff_5_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of coeff_5_V"
            }]
        },
        {
          "offset": "0x40",
          "name": "coeff_6_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of coeff_6_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "coeff_6_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of coeff_6_V"
            }]
        },
        {
          "offset": "0x48",
          "name": "coeff_7_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of coeff_7_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "coeff_7_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of coeff_7_V"
            }]
        },
        {
          "offset": "0x50",
          "name": "coeff_8_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of coeff_8_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "coeff_8_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of coeff_8_V"
            }]
        },
        {
          "offset": "0x58",
          "name": "coeff_9_V",
          "access": "W",
          "reset_value": "0x0",
          "description": "Data signal of coeff_9_V",
          "fields": [{
              "offset": "0",
              "width": "32",
              "name": "coeff_9_V",
              "access": "W",
              "reset_value": "0",
              "description": "Bit 31 to 0 Data signal of coeff_9_V"
            }]
        }
      ],
      "memories": "",
      "ctype": {
        "AWVALID": {"Type": "bool"},
        "AWREADY": {"Type": "bool"},
        "WVALID": {"Type": "bool"},
        "WREADY": {"Type": "bool"},
        "BVALID": {"Type": "bool"},
        "BREADY": {"Type": "bool"},
        "BRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "ARVALID": {"Type": "bool"},
        "ARREADY": {"Type": "bool"},
        "RVALID": {"Type": "bool"},
        "RREADY": {"Type": "bool"},
        "RRESP": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "AWADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "WDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "WSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "ARADDR": {
          "Type": "integer unsigned",
          "Width": "7"
        },
        "RDATA": {
          "Type": "integer signed",
          "Width": "32"
        }
      },
      "data_width": "32",
      "port_width": {
        "ARADDR": "7",
        "AWADDR": "7",
        "RDATA": "32",
        "WDATA": "32",
        "WSTRB": "4"
      }
    },
    "stream_in": {
      "type": "axi4stream",
      "mode": "slave",
      "port_prefix": "stream_in",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "2"
      }
    },
    "stream_out": {
      "type": "axi4stream",
      "mode": "master",
      "port_prefix": "stream_out",
      "has_tready": "1",
      "ctype": {
        "TDATA": {
          "Type": "integer signed",
          "Width": "32"
        },
        "TKEEP": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TSTRB": {
          "Type": "integer unsigned",
          "Width": "4"
        },
        "TUSER": {
          "Type": "integer unsigned",
          "Width": "2"
        },
        "TLAST": {
          "Type": "integer unsigned",
          "Width": "1"
        },
        "TID": {
          "Type": "integer unsigned",
          "Width": "5"
        },
        "TDEST": {
          "Type": "integer unsigned",
          "Width": "6"
        },
        "TVALID": {"Type": "bool"},
        "TREADY": {"Type": "bool"}
      },
      "port_width": {
        "TDATA": "32",
        "TDEST": "6",
        "TID": "5",
        "TKEEP": "4",
        "TLAST": "1",
        "TSTRB": "4",
        "TUSER": "2"
      }
    }
  },
  "RtlPorts": {
    "s_axi_bundle_AWVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_bundle_AWREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_bundle_AWADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_bundle_WVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_bundle_WREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_bundle_WDATA": {
      "dir": "in",
      "width": "32"
    },
    "s_axi_bundle_WSTRB": {
      "dir": "in",
      "width": "4"
    },
    "s_axi_bundle_ARVALID": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_bundle_ARREADY": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_bundle_ARADDR": {
      "dir": "in",
      "width": "7"
    },
    "s_axi_bundle_RVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_bundle_RREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_bundle_RDATA": {
      "dir": "out",
      "width": "32"
    },
    "s_axi_bundle_RRESP": {
      "dir": "out",
      "width": "2"
    },
    "s_axi_bundle_BVALID": {
      "dir": "out",
      "width": "1"
    },
    "s_axi_bundle_BREADY": {
      "dir": "in",
      "width": "1"
    },
    "s_axi_bundle_BRESP": {
      "dir": "out",
      "width": "2"
    },
    "ap_clk": {
      "dir": "in",
      "width": "1"
    },
    "ap_rst_n": {
      "dir": "in",
      "width": "1"
    },
    "interrupt": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_TDATA": {
      "dir": "in",
      "width": "32"
    },
    "stream_in_TKEEP": {
      "dir": "in",
      "width": "4"
    },
    "stream_in_TSTRB": {
      "dir": "in",
      "width": "4"
    },
    "stream_in_TUSER": {
      "dir": "in",
      "width": "2"
    },
    "stream_in_TLAST": {
      "dir": "in",
      "width": "1",
      "isVector": "true"
    },
    "stream_in_TID": {
      "dir": "in",
      "width": "5"
    },
    "stream_in_TDEST": {
      "dir": "in",
      "width": "6"
    },
    "stream_in_TVALID": {
      "dir": "in",
      "width": "1"
    },
    "stream_in_TREADY": {
      "dir": "out",
      "width": "1"
    },
    "stream_out_TDATA": {
      "dir": "out",
      "width": "32"
    },
    "stream_out_TKEEP": {
      "dir": "out",
      "width": "4"
    },
    "stream_out_TSTRB": {
      "dir": "out",
      "width": "4"
    },
    "stream_out_TUSER": {
      "dir": "out",
      "width": "2"
    },
    "stream_out_TLAST": {
      "dir": "out",
      "width": "1",
      "isVector": "true"
    },
    "stream_out_TID": {
      "dir": "out",
      "width": "5"
    },
    "stream_out_TDEST": {
      "dir": "out",
      "width": "6"
    },
    "stream_out_TVALID": {
      "dir": "out",
      "width": "1"
    },
    "stream_out_TREADY": {
      "dir": "in",
      "width": "1"
    }
  },
  "CPorts": {
    "coeff_0_V": {
      "interfaceRef": "s_axi_bundle",
      "dir": "in",
      "offset": "16",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "bundle"
    },
    "coeff_1_V": {
      "interfaceRef": "s_axi_bundle",
      "dir": "in",
      "offset": "24",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "bundle"
    },
    "coeff_2_V": {
      "interfaceRef": "s_axi_bundle",
      "dir": "in",
      "offset": "32",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "bundle"
    },
    "coeff_3_V": {
      "interfaceRef": "s_axi_bundle",
      "dir": "in",
      "offset": "40",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "bundle"
    },
    "coeff_4_V": {
      "interfaceRef": "s_axi_bundle",
      "dir": "in",
      "offset": "48",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "bundle"
    },
    "coeff_5_V": {
      "interfaceRef": "s_axi_bundle",
      "dir": "in",
      "offset": "56",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "bundle"
    },
    "coeff_6_V": {
      "interfaceRef": "s_axi_bundle",
      "dir": "in",
      "offset": "64",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "bundle"
    },
    "coeff_7_V": {
      "interfaceRef": "s_axi_bundle",
      "dir": "in",
      "offset": "72",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "bundle"
    },
    "coeff_8_V": {
      "interfaceRef": "s_axi_bundle",
      "dir": "in",
      "offset": "80",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "bundle"
    },
    "coeff_9_V": {
      "interfaceRef": "s_axi_bundle",
      "dir": "in",
      "offset": "88",
      "statusOffset": "NA",
      "handshakeRef": "ap_none",
      "Object": "bundle"
    },
    "ap_ctrl": {
      "interfaceRef": "s_axi_bundle",
      "dir": "in",
      "offset": "0"
    },
    "stream_in_V_data_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_keep_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_strb_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_user_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_last_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_id_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_in_V_dest_V": {
      "interfaceRef": "stream_in",
      "dir": "in"
    },
    "stream_out_V_data_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_out_V_keep_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_out_V_strb_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_out_V_user_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_out_V_last_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_out_V_id_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "3"
    },
    "stream_out_V_dest_V": {
      "interfaceRef": "stream_out",
      "dir": "out",
      "firstOutLatency": "3"
    }
  },
  "ModuleInfo": {
    "Hierarchy": {
      "ModuleName": "fir",
      "Instances": [{
          "ModuleName": "Loop_STREAM_LOOP_pro",
          "InstanceName": "Loop_STREAM_LOOP_pro_U0"
        }]
    },
    "Metrics": {
      "Loop_STREAM_LOOP_pro": {
        "Latency": {
          "LatencyBest": "604",
          "LatencyAvg": "604",
          "LatencyWorst": "604",
          "PipelineII": "604",
          "PipelineDepth": "",
          "PipelineType": "none"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.742"
        },
        "Loops": [{
            "Name": "STREAM_LOOP",
            "TripCount": "600",
            "Latency": "602",
            "PipelineII": "1",
            "PipelineDepth": "4"
          }],
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "30",
          "FF": "1465",
          "LUT": "1343"
        }
      },
      "fir": {
        "Latency": {
          "LatencyBest": "604",
          "LatencyAvg": "604",
          "LatencyWorst": "604",
          "PipelineII": "605",
          "PipelineDepth": "",
          "PipelineType": "dataflow"
        },
        "Timing": {
          "Target": "10.00",
          "Uncertainty": "1.25",
          "Estimate": "8.742"
        },
        "Area": {
          "BRAM_18K": "0",
          "DSP48E": "30",
          "FF": "1881",
          "LUT": "2023"
        }
      }
    }
  },
  "Sdx": {
    "Target": "none",
    "ProfileOption": "0",
    "ProfileType": "none",
    "XO": "",
    "KernelName": "fir",
    "EnableXoSwEmu": "1"
  },
  "GenData": {
    "DataVersion": "0.1",
    "Time": "2019-11-06 10:43:23 CET",
    "ToolName": "vivado_hls",
    "ToolVersion": "2018.3"
  }
}
