#-----------------------------------------------------------
# Vivado v2017.4 (64-bit)
# SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
# IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
# Start of session at: Sat Jun  1 22:59:49 2019
# Process ID: 26935
# Current directory: /home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb
# Command line: vivado -mode batch -source /home/imdea/rfnoc/src/uhd-fpga/usrp3/tools/scripts/viv_sim_project.tcl -log xsim.log -nojournal
# Log file: /home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/xsim.log
# Journal file: 
#-----------------------------------------------------------
source /home/imdea/rfnoc/src/uhd-fpga/usrp3/tools/scripts/viv_sim_project.tcl
# set simulator       $::env(VIV_SIMULATOR)
# set design_srcs     $::env(VIV_DESIGN_SRCS)
# set sim_srcs        $::env(VIV_SIM_SRCS)
# set inc_srcs        $::env(VIV_INC_SRCS)
# set sim_top         $::env(VIV_SIM_TOP)
# set part_name       $::env(VIV_PART_NAME)
# set sim_runtime     $::env(VIV_SIM_RUNTIME)
# set sim_fast        $::env(VIV_SIM_FAST)
# set vivado_mode     $::env(VIV_MODE)
# set working_dir     [pwd]
# set sim_fileset "sim_1"
# set project_name "[string tolower $simulator]_proj"
# if [info exists ::env(VIV_SIM_COMPLIBDIR) ] {
#     set sim_complibdir  $::env(VIV_SIM_COMPLIBDIR)
#     if [expr [file isdirectory $sim_complibdir] == 0] {
#         set sim_complibdir  ""
#     }
# } else {
#     set sim_complibdir  ""
# }
# if [expr ([string equal $simulator "XSim"] == 0) && ([string length $sim_complibdir] == 0)] {
#     puts "BUILDER: \[ERROR\]: Could not resolve the location for the compiled simulation libraries."
#     puts "                  Please build libraries for chosen simulator and set the env or"
#     puts "                  makefile variable SIM_COMPLIBDIR to point to the location."
#     exit 1
# }
# puts "BUILDER: Creating Vivado simulation project part $part_name"
BUILDER: Creating Vivado simulation project part xc7k410tffg900-2
# create_project -part $part_name -force $project_name/$project_name
# foreach src_file $design_srcs {
#     set src_ext [file extension $src_file ]
#     if [expr [lsearch {.vhd .vhdl} $src_ext] >= 0] {
#         puts "BUILDER: Adding VHDL    : $src_file"
#         read_vhdl $src_file
#     } elseif [expr [lsearch {.v .vh} $src_ext] >= 0] {
#         puts "BUILDER: Adding Verilog : $src_file"
#         read_verilog $src_file
#     } elseif [expr [lsearch {.sv .svh} $src_ext] >= 0] {
#         puts "BUILDER: Adding SVerilog: $src_file"
#         read_verilog -sv $src_file
#     } elseif [expr [lsearch {.xdc} $src_ext] >= 0] {
#         puts "BUILDER: Adding XDC     : $src_file"
#         read_xdc $src_file
#     } elseif [expr [lsearch {.xci} $src_ext] >= 0] {
#         puts "BUILDER: Adding IP      : $src_file"
#         read_ip $src_file
#     } elseif [expr [lsearch {.ngc .edif} $src_ext] >= 0] {
#         puts "BUILDER: Adding Netlist : $src_file"
#         read_edif $src_file
#     } elseif [expr [lsearch {.bd} $src_ext] >= 0] {
#             puts "BUILDER: Adding Block Diagram: $src_file"
#             add_files -norecurse $src_file
#     } elseif [expr [lsearch {.bxml} $src_ext] >= 0] {
#             puts "BUILDER: Adding Block Diagram XML: $src_file"
#             add_files -norecurse $src_file
#     } else {
#         puts "BUILDER: \[WARNING\] File ignored!!!: $src_file"
#     }
# }
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux4.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux8.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo32_to_fifo64.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo64_to_fifo32.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo32_to_fifo16.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo16_to_fifo32.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_cascade.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_filter_mux4.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_loopback.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux4.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux8.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux_select.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/fifo64_to_axi4lite.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/shortfifo.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axis_fifo_monitor.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axis_strm_monitor.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/sim/fifo/axi_fifo_2clk_sim.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_chdr_header_trigger.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_chdr_test_pattern.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_defs.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_fifo.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dma_master.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_replay.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_embed_tlast.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_extract_tlast.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_fast_extract_tlast.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_fast_fifo.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_to_strobed.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_dummy.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/strobed_to_axi.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_add_preamble.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axi_strip_preamble.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/crc_xnor.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axis_packet_flush.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axis_shift_register.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axis_upsizer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axis_downsizer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axis_width_conv.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/ad5662_auto_spi.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/arb_qualify_master.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_crossbar.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_crossbar_regport.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_fifo_header.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_forwarding_cam.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_setting_reg.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_slave_mux.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_test_vfifo.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/bin2gray.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/binary_encoder.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/filter_bad_sid.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr_io.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/gpio_atr.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/gray2bin.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/por_gen.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/priority_encoder_one_hot.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/priority_encoder.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/radio_ctrl_proc.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/reset_sync.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/s7_icap_wb.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/serial_to_settings.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/settings_bus_mux.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/settings_bus_timed_2clk.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/simple_i2c_core.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/simple_spi_core.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/pulse_synchronizer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/user_settings.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/axil_regport_master.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/axil_to_ni_regport.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/regport_resp_mux.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/regport_to_xbar_settingsbus.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/regport_to_settingsbus.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/pulse_stretch.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/mdio_master.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/map/cam_priority_encoder.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/map/cam_bram.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/map/cam_srl.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/map/cam.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/map/kv_map.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/map/axis_muxed_kv_map.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/vita/flow_control_responder.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/vita/packet_error_responder.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/timing/time_compare.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/timing/timekeeper.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/timing/pps_generator.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/timing/pps_synchronizer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/timing/pulse_generator.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/chdr_eth_framer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_chunker.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_dechunker.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_dest_lookup.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_insert_tlast.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/cvita_packet_debug.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_dispatch.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/eth_interface.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/fix_short_packet.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/ip_hdr_checksum.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/source_flow_control.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/vita_eth_framer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/arm_deframer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/acc.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip_reg.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_clip.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_round_reg.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_and_round.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2_reg.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add2.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/add_then_mac.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cic_decim.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cic_dec_shifter.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cic_interp.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cic_int_shifter.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cic_strober.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip_reg.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/clip.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cordic_stage.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/cordic_z24.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/ddc_chain.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/duc_chain.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/hb47_int.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/hb_dec.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/hb_interp.v
BUILDER: [WARNING] File ignored!!!: /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/Makefile.srcs
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/mult_add_clip.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round_reg.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round_sd.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/round.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/rx_dcoffset.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/rx_frontend.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/sign_extend.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/small_hb_dec.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/small_hb_int.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/srl.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/tx_frontend.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/dsp/variable_delay_line.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/radio/radio_datapath_core.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/radio/radio_core_regs.vh
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/radio/db_control.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/radio/quarter_rate_downconverter.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/radio/rx_frontend_gen3.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/radio/tx_frontend_gen3.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/radio/rx_control_gen3.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/radio/tx_control_gen3.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/radio/noc_block_radio_core.v
BUILDER: Adding VHDL    : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/radio/WrapBufg.vhd
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_fifo_large.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_deframer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_deframer_2clk.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell_regs.vh
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_pkt_types.vh
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_packet_mux.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_wrapper.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_bit_reduce.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_axi_fifo_loopback.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_axi_dma_fifo.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_replay.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_fir_filter.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_fft.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_null_source_sink.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_schmidl_cox.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_packet_resizer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_sos_filter.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_split_stream.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_vector_iir.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_addsub.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_window.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_keep_one_in_n.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_pfb.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_export_io.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_conv_encoder_qpsk.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_siggen.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_digital_gain.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_debug.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/pfb.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/pfb_stage.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/null_source.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/schmidl_cox.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/split_stream.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/split_stream_fifo.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/conj.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/delay_fifo.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/delay_type2.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/delay_type3.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/delay_type4.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/complex_to_magsq.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/phase_accum.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/complex_invert.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/periodic_framer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/threshold_scaled.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/moving_sum.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/peak_finder.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/window.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/counter.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/puncture.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/symbol_to_gray_bits.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/ram_to_fifo.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/const.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/const_sreg.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmul.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cadd.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_input_port.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_output_port.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_responder.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/keep_one_in_n.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/vector_iir.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/addsub.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/packet_resizer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_pipe.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/multiply.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/mult.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/mult_add.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/mult_rc.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/mult_add_rc.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fft_shift.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_pipe_join.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_pipe_mac.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_round_and_clip_complex.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_round_complex.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_clip_complex.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_join.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_sync.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/split_complex.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_round_and_clip.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/join_complex.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_round.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_clip.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_clip_unsigned.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_serializer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_deserializer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_packer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/complex_to_mag_approx.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_file_source.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/file_source.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/ofdm_plateau_detector.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/ofdm_peak_detector.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/delay.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/fifo_srl.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/rng.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_avg.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_binmap.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_core.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_eoseq.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_histo_mem.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_line_mem.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_logpwr.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_maxhold.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_packetizer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_rise_decay.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/f15_wf_agg.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fosphor/axi_logpwr.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_logpwr.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_fosphor.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_moving_avg.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/ofdm_constellation_demapper.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_ofdm_constellation_demapper.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/one_tap_equalizer.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_eq.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_ddc.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_duc.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_encoder.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_decoder.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_modify.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_async_stream.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_rate_change.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_tag_time.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_drop_partial_packet.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cordic_timed.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/ddc.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/duc.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cic_decimate.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cic_interpolate.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/sine_tone.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_fir_filter.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/fir_filter_slice.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_fir_filter_dec.v
BUILDER: Adding VHDL    : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/addsub.vhd
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/dds_freq_tune.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/dds_timed.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/datapath_gatekeeper.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/biquad_filter.v
BUILDER: Adding Verilog : /home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_traffic_counter.v
# foreach sim_src $sim_srcs {
#     puts "BUILDER: Adding Sim Src : $sim_src"
#     add_files -fileset $sim_fileset -norecurse $sim_src
# }
BUILDER: Adding Sim Src : /home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/fpga-src/PacketDetector.vhd
BUILDER: Adding Sim Src : /home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/fpga-src/noc_block_PacketDetector.v
BUILDER: Adding Sim Src : /home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/noc_block_PacketDetector_tb.sv
BUILDER: Adding Sim Src : /home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/IDATA_INT.dat
BUILDER: Adding Sim Src : /home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/ODATA_INT.dat
# foreach inc_src $inc_srcs {
#     puts "BUILDER: Adding Inc Src : $inc_src"
#     add_files -fileset $sim_fileset -norecurse $inc_src
# }
BUILDER: Adding Inc Src : /home/imdea/rfnoc/src/uhd-fpga/usrp3/sim/general/sim_clks_rsts.vh
BUILDER: Adding Inc Src : /home/imdea/rfnoc/src/uhd-fpga/usrp3/sim/general/sim_exec_report.vh
BUILDER: Adding Inc Src : /home/imdea/rfnoc/src/uhd-fpga/usrp3/sim/general/sim_math.vh
BUILDER: Adding Inc Src : /home/imdea/rfnoc/src/uhd-fpga/usrp3/sim/general/sim_file_io.svh
BUILDER: Adding Inc Src : /home/imdea/rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_axi4_lib.svh
BUILDER: Adding Inc Src : /home/imdea/rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_axis_lib.svh
BUILDER: Adding Inc Src : /home/imdea/rfnoc/src/uhd-fpga/usrp3/sim/axi/sim_cvita_lib.svh
BUILDER: Adding Inc Src : /home/imdea/rfnoc/src/uhd-fpga/usrp3/sim/control/sim_set_rb_lib.svh
BUILDER: Adding Inc Src : /home/imdea/rfnoc/src/uhd-fpga/usrp3/sim/rfnoc/sim_rfnoc_lib.svh
# set_property top $sim_top [get_filesets $sim_fileset]
# set_property default_lib xil_defaultlib [current_project]
# update_compile_order -fileset sim_1 -quiet
# set_property target_simulator $simulator [current_project]
# if [expr [string equal $simulator "XSim"] == 1] {
#     set_property verilog_define "WORKING_DIR=\"$working_dir\"" [get_filesets $sim_fileset]
# } else {
#     set_property verilog_define "WORKING_DIR=$working_dir" [get_filesets $sim_fileset]
# }
# set_property xsim.simulate.runtime "${sim_runtime}us" -objects [get_filesets $sim_fileset]
# set_property xsim.elaborate.debug_level "all" -objects [get_filesets $sim_fileset]
# set_property xsim.elaborate.unifast $sim_fast -objects [get_filesets $sim_fileset]
# set_property xsim.elaborate.xelab.more_options -value {-timescale 1ns/1ns} -objects [get_filesets $sim_fileset]
# if [expr [string equal $simulator "Modelsim"] == 1] {
#     set sim_64bit       $::env(VIV_SIM_64BIT)
# 
#     set_property compxlib.modelsim_compiled_library_dir $sim_complibdir [current_project]
#     # Does not work yet (as of Vivado 2015.2), but will be useful for 32-bit support
#     # See: http://www.xilinx.com/support/answers/62210.html
#     set_property modelsim.64bit $sim_64bit -objects [get_filesets $sim_fileset]
#     set_property modelsim.simulate.runtime "${sim_runtime}ns" -objects [get_filesets $sim_fileset]
#     set_property modelsim.elaborate.acc "true" -objects [get_filesets $sim_fileset]
#     set_property modelsim.simulate.log_all_signals "true" -objects [get_filesets $sim_fileset]
#     set_property modelsim.simulate.vsim.more_options -value "-c" -objects [get_filesets $sim_fileset]
#     set_property modelsim.elaborate.unifast $sim_fast -objects [get_filesets $sim_fileset]
#     if [info exists ::env(VIV_SIM_USER_DO) ] {
#         set_property modelsim.simulate.custom_udo -value "$::env(VIV_SIM_USER_DO)" -objects [get_filesets $sim_fileset]
#     }
# }
# launch_simulation
INFO: [Vivado 12-5682] Launching behavioral simulation in '/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/xsim_proj/xsim_proj.sim/sim_1/behav/xsim'
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [SIM-utils-54] Inspecting design source files for 'noc_block_PacketDetector_tb' in fileset 'sim_1'...
INFO: [SIM-utils-43] Exported '/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/xsim_proj/xsim_proj.sim/sim_1/behav/xsim/IDATA_INT.dat'
INFO: [SIM-utils-43] Exported '/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/xsim_proj/xsim_proj.sim/sim_1/behav/xsim/ODATA_INT.dat'
INFO: [SIM-utils-43] Exported '/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/xsim_proj/xsim_proj.sim/sim_1/behav/xsim/IDATA_INT.dat'
INFO: [SIM-utils-43] Exported '/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/xsim_proj/xsim_proj.sim/sim_1/behav/xsim/ODATA_INT.dat'
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in '/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/xsim_proj/xsim_proj.sim/sim_1/behav/xsim'
xvlog --incr --relax -L xil_defaultlib -prj noc_block_PacketDetector_tb_vlog.prj
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_crossbar.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_crossbar
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_demux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_demux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_demux4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/sim/fifo/axi_fifo_2clk_sim.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_2clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_bram.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_bram
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_flop
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_flop2.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_flop2
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_fifo_short.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_fifo_short
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_forwarding_cam.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_forwarding_cam
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_mux4.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_mux4
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axi_packet_gate.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_packet_gate
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/axi_slave_mux.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_slave_mux
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/axi_wrapper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axi_wrapper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/axi/axis_packet_flush.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_packet_flush
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/fifo/axis_strm_monitor.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module axis_strm_monitor
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/bin2gray.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module bin2gray
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_deframer_2clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_deframer_2clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_fifo_large.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_fifo_large
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_framer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/chdr_framer_2clk.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module chdr_framer_2clk
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cmd_pkt_proc.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cmd_pkt_proc
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_decoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cvita_hdr_decoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_encoder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cvita_hdr_encoder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/cvita_hdr_parser.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module cvita_hdr_parser
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/datapath_gatekeeper.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module datapath_gatekeeper
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/vita/flow_control_responder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module flow_control_responder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/gray2bin.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module gray2bin
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/fpga-src/noc_block_PacketDetector.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_block_PacketDetector
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_export_io.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_block_export_io
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_input_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_input_port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_output_port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_output_port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_responder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_responder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_shell
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/vita/packet_error_responder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module packet_error_responder
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/pulse_stretch.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_stretch
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/pulse_synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module pulse_synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/ram_2port.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ram_2port
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/setting_reg.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module setting_reg
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/packet_proc/source_flow_control.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module source_flow_control
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module synchronizer_impl
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/timing/time_compare.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module time_compare
INFO: [VRFC 10-2263] Analyzing SystemVerilog file "/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/noc_block_PacketDetector_tb.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module noc_block_PacketDetector_tb
WARNING: [VRFC 10-2167] variable sample_count must explicitly be declared as automatic or static [/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/noc_block_PacketDetector_tb.sv:185]
WARNING: [VRFC 10-2167] variable sample_count must explicitly be declared as automatic or static [/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/noc_block_PacketDetector_tb.sv:231]
INFO: [VRFC 10-2263] Analyzing Verilog file "/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/xsim_proj/xsim_proj.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
xvhdl --incr --relax -prj noc_block_PacketDetector_tb_vhdl.prj
INFO: [VRFC 10-163] Analyzing VHDL file "/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/fpga-src/PacketDetector.vhd" into library xil_defaultlib
INFO: [VRFC 10-307] analyzing entity PacketDetector
INFO: [USF-XSim-69] 'compile' step finished in '2' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in '/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/xsim_proj/xsim_proj.sim/sim_1/behav/xsim'
Vivado Simulator 2017.4
Copyright 1986-1999, 2001-2016 Xilinx, Inc. All Rights Reserved.
Running: /opt/Xilinx/Vivado/2017.4/bin/unwrapped/lnx64.o/xelab -wto 953f2da4b3624fbbaba7dd583910d1a8 --incr --debug all --relax --mt 8 -d WORKING_DIR=/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb -L xil_defaultlib -L unisims_ver -L unimacro_ver -L secureip --snapshot noc_block_PacketDetector_tb_behav xil_defaultlib.noc_block_PacketDetector_tb xil_defaultlib.glbl -log elaborate.log -timescale 1ns/1ns 
Using 8 slave threads.
WARNING: [XSIM 43-3431] One or more environment variables have been detected which affect the operation of the C compiler. These are typically not set in standard installations and are not tested by Xilinx, however they may be appropriate for your system, so the flow will attempt to continue.  If errors occur, try running fuse with the "-mt off -v 1" switches to see more information from the C compiler. The following environment variables have been detected:
    LIBRARY_PATH
Starting static elaboration
WARNING: [VRFC 10-278] actual bit length 3 differs from formal bit length 4 for port rb_addr [/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/noc_block_PacketDetector_tb.sv:87]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port dest [/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_shell.v:230]
WARNING: [VRFC 10-278] actual bit length 4 differs from formal bit length 2 for port dest [/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/rfnoc/noc_block_export_io.v:184]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/noc_block_PacketDetector_tb.sv:126]
WARNING: [VRFC 10-526] concatenation with unsized literal; will interpret as 32 bits [/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/noc_block_PacketDetector_tb.sv:127]
WARNING: [VRFC 10-1783] select index -1 into value is out of bounds [/home/imdea/rfnoc/src/uhd-fpga/usrp3/lib/control/synchronizer_impl.v:38]
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.settings_bus_t(SR_AWIDTH=16)
Compiling module xil_defaultlib.settings_bus_master(SR_AWIDTH=16...
Compiling module xil_defaultlib.settings_bus_t(RB_DWIDTH=32)
Compiling module xil_defaultlib.settings_bus_master(RB_DWIDTH=32...
Compiling module xil_defaultlib.axi_slave_mux(NUM_INPUTS=3)
Compiling module xil_defaultlib.axi_forwarding_cam(NUM_OUTPUTS=3...
Compiling module xil_defaultlib.axi_crossbar(NUM_INPUTS=3,NUM_OU...
Compiling module xil_defaultlib.settings_bus_t
Compiling module xil_defaultlib.settings_bus_slave
Compiling module xil_defaultlib.axis_t(DWIDTH=64)
Compiling module xil_defaultlib.cvita_slave
Compiling module xil_defaultlib.cvita_master
Compiling module xil_defaultlib.axis_t
Compiling module xil_defaultlib.axis_master
Compiling module xil_defaultlib.axis_slave
Compiling module xil_defaultlib.rfnoc_block_streamer_default
Compiling module xil_defaultlib.synchronizer_impl(INITIAL_VAL=1'...
Compiling module xil_defaultlib.synchronizer(INITIAL_VAL=1'b1)
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=5)
Compiling module xil_defaultlib.synchronizer(WIDTH=5)
Compiling module xil_defaultlib.bin2gray(WIDTH=5)
Compiling module xil_defaultlib.gray2bin(WIDTH=5)
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=5,WIDTH=65)
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=65)
Compiling module xil_defaultlib.axi_mux4(BUFFER=1)
Compiling module xil_defaultlib.axi_demux4_default
Compiling module xil_defaultlib.axis_strm_monitor(WIDTH=1,COUNT_...
Compiling module xil_defaultlib.axis_packet_flush
Compiling module xil_defaultlib.datapath_gatekeeper
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=2)
Compiling module xil_defaultlib.synchronizer(WIDTH=2)
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=5)
Compiling module xil_defaultlib.axi_demux(SIZE=1)
Compiling module xil_defaultlib.axi_mux(SIZE=1)
Compiling module unisims_ver.SRLC32E_default
Compiling module xil_defaultlib.axi_fifo_short(WIDTH=65)
Compiling module xil_defaultlib.axi_fifo(WIDTH=65,SIZE=8'b0101)
Compiling module xil_defaultlib.cvita_hdr_parser(REGISTER=0)
Compiling module xil_defaultlib.time_compare
Compiling module xil_defaultlib.cvita_hdr_encoder
Compiling module xil_defaultlib.cmd_pkt_proc(RB_AWIDTH=3,USE_TIM...
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=5,WIDTH=40)
Compiling module xil_defaultlib.setting_reg(my_addr=8'b0101,widt...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b01111101,...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b0111,widt...
Compiling module xil_defaultlib.synchronizer_impl_default
Compiling module xil_defaultlib.synchronizer_default
Compiling module xil_defaultlib.pulse_synchronizer_default
Compiling module xil_defaultlib.setting_reg(my_addr=8'b01111110,...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b0110,widt...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b01000,wid...
Compiling module xil_defaultlib.ram_2port(DWIDTH=65,AWIDTH=8'b01...
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=8'b01011)
Compiling module xil_defaultlib.axi_fifo(WIDTH=8'b01011,SIZE=32'...
Compiling module xil_defaultlib.axi_packet_gate(SIZE=8'b01011)
Compiling module xil_defaultlib.setting_reg(my_addr=8'b011,width...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b010)
Compiling module xil_defaultlib.setting_reg(my_addr=8'b01001,wid...
Compiling module xil_defaultlib.source_flow_control(SR_FLOW_CTRL...
Compiling module xil_defaultlib.noc_output_port(SR_FLOW_CTRL_EN=...
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=0)
Compiling module xil_defaultlib.ram_2port(DWIDTH=65,AWIDTH=8'b01...
Compiling module xil_defaultlib.axi_fifo_bram(WIDTH=65,SIZE=8'b0...
Compiling module xil_defaultlib.axi_fifo(WIDTH=65,SIZE=8'b01011)
Compiling module xil_defaultlib.chdr_fifo_large(SIZE=8'b01011)
Compiling module xil_defaultlib.setting_reg(my_addr=8'b01)
Compiling module xil_defaultlib.cvita_hdr_decoder
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=128)
Compiling module xil_defaultlib.axi_fifo(WIDTH=65,SIZE=1)
Compiling module xil_defaultlib.chdr_framer(SIZE=1,WIDTH=64)
Compiling module xil_defaultlib.flow_control_responder(SR_FLOW_C...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b0100,widt...
Compiling module xil_defaultlib.cvita_hdr_parser_default
Compiling module xil_defaultlib.packet_error_responder(SR_ERROR_...
Compiling module xil_defaultlib.noc_responder(SR_FLOW_CTRL_BYTES...
Compiling module xil_defaultlib.axi_mux(POST_FIFO_SIZE=1,SIZE=2)
Compiling module xil_defaultlib.noc_input_port(SR_FLOW_CTRL_BYTE...
Compiling module xil_defaultlib.noc_shell(NOC_ID=64'b11111111111...
Compiling module xil_defaultlib.pulse_stretch(SCALE='b01010)
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=5,WIDTH=128)
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=9)
Compiling module xil_defaultlib.synchronizer(WIDTH=9)
Compiling module xil_defaultlib.bin2gray(WIDTH=9)
Compiling module xil_defaultlib.gray2bin(WIDTH=9)
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=9,WIDTH=65)
Compiling module xil_defaultlib.chdr_deframer_2clk_default
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=11)
Compiling module xil_defaultlib.synchronizer(WIDTH=11)
Compiling module xil_defaultlib.bin2gray(WIDTH=11)
Compiling module xil_defaultlib.gray2bin(WIDTH=11)
Compiling module xil_defaultlib.axi_fifo_2clk(SIZE=11,WIDTH=65)
Compiling module xil_defaultlib.chdr_framer_2clk(SIZE=11)
Compiling module xil_defaultlib.axi_fifo_flop2(WIDTH=33)
Compiling module xil_defaultlib.axi_fifo(WIDTH=33,SIZE=1)
Compiling module xil_defaultlib.axi_wrapper(MTU=11,SIMPLE_MODE=0...
Compiling module xil_defaultlib.axi_demux_default
Compiling module xil_defaultlib.axi_mux(SIZE=2)
Compiling module xil_defaultlib.noc_block_export_io_default
Compiling module xil_defaultlib.noc_output_port(SR_FLOW_CTRL_EN=...
Compiling module xil_defaultlib.noc_shell(NOC_ID=64'b11111111111...
Compiling module xil_defaultlib.axi_fifo_short(WIDTH=128)
Compiling module xil_defaultlib.axi_fifo(WIDTH=128)
Compiling module xil_defaultlib.synchronizer_impl(WIDTH=10)
Compiling module xil_defaultlib.synchronizer(WIDTH=10)
Compiling module xil_defaultlib.bin2gray(WIDTH=10)
Compiling module xil_defaultlib.gray2bin(WIDTH=10)
Compiling module xil_defaultlib.axi_fifo_2clk(WIDTH=65)
Compiling module xil_defaultlib.chdr_framer_2clk_default
Compiling module xil_defaultlib.axi_wrapper_default
Compiling module xil_defaultlib.setting_reg(my_addr=8'b10000101,...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b10000110,...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b10000111,...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b10001000,...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b10001001,...
Compiling module xil_defaultlib.setting_reg(my_addr=8'b10001010,...
Compiling module xil_defaultlib.axi_fifo_flop(WIDTH=33)
Compiling architecture rtl of entity xil_defaultlib.PacketDetector [packetdetector_default]
Compiling module xil_defaultlib.noc_block_PacketDetector_default
Compiling module xil_defaultlib.noc_block_PacketDetector_tb
WARNING: [XSIM 43-4333] File "/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/noc_block_PacketDetector_tb.sv" Line 192 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/noc_block_PacketDetector_tb.sv" Line 194 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/noc_block_PacketDetector_tb.sv" Line 198 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
WARNING: [XSIM 43-4333] File "/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/noc_block_PacketDetector_tb.sv" Line 200 : Logical comparison involving System Verilog dynamic types not supported yet, can lead to incorrect simulation behaviour.
Compiling module xil_defaultlib.glbl
Compiling package xil_defaultlib.$unit_1
Built simulation snapshot noc_block_PacketDetector_tb_behav

****** Webtalk v2017.4 (64-bit)
  **** SW Build 2086221 on Fri Dec 15 20:54:30 MST 2017
  **** IP Build 2085800 on Fri Dec 15 22:25:07 MST 2017
    ** Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.

source /home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/xsim_proj/xsim_proj.sim/sim_1/behav/xsim/xsim.dir/noc_block_PacketDetector_tb_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-186] '/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/xsim_proj/xsim_proj.sim/sim_1/behav/xsim/xsim.dir/noc_block_PacketDetector_tb_behav/webtalk/usage_statistics_ext_xsim.xml' has been successfully sent to Xilinx on Sat Jun  1 23:00:15 2019. For additional details about this file, please refer to the WebTalk help file at /opt/Xilinx/Vivado/2017.4/doc/webtalk_introduction.html.
INFO: [Common 17-206] Exiting Webtalk at Sat Jun  1 23:00:15 2019...
run_program: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 1198.641 ; gain = 0.000 ; free physical = 103518 ; free virtual = 123847
INFO: [USF-XSim-69] 'elaborate' step finished in '7' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in '/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/xsim_proj/xsim_proj.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "noc_block_PacketDetector_tb_behav -key {Behavioral:sim_1:Functional:noc_block_PacketDetector_tb} -tclbatch {noc_block_PacketDetector_tb.tcl} -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2017.4
Time resolution is 1 ps
source noc_block_PacketDetector_tb.tcl
## current_wave_config
========================================================
TESTBENCH STARTED: noc_block_PacketDetector
========================================================
[TEST CASE   1] (t=000000000) BEGIN: Wait for Reset...
[TEST CASE   1] (t=000001002) DONE... Passed
[TEST CASE   2] (t=000001002) BEGIN: Check NoC ID...
Read PacketDetector NOC ID: ffffc10000000000
[TEST CASE   2] (t=000001238) DONE... Passed
[TEST CASE   3] (t=000001238) BEGIN: Connect RFNoC blocks...
Connecting noc_block_tb (SID: 1:0) to noc_block_PacketDetector (SID: 0:0)
Connecting noc_block_PacketDetector (SID: 0:0) to noc_block_tb (SID: 1:0)
[TEST CASE   3] (t=000006075) DONE... Passed
[TEST CASE   4] (t=000006075) BEGIN: Write / readback user registers...
[TEST CASE   4] (t=000009463) DONE... Passed
[TEST CASE   5] (t=000009463) BEGIN: Test sequence SEL = 1...
[TEST CASE   5] (t=000161783) DONE... Passed
========================================================
TESTBENCH FINISHED: noc_block_PacketDetector
 - Time elapsed:   161800 ns             
 - Tests Expected: 5
 - Tests Run:      5
 - Tests Passed:   5
Result: PASSED   
========================================================
$finish called at time : 161800 ns : File "/home/imdea/rfnoc/src/rfnoc-ORCA_BLOCKS/rfnoc/testbenches/noc_block_PacketDetector_tb/noc_block_PacketDetector_tb.sv" Line 82
run: Time (s): cpu = 00:00:00.72 ; elapsed = 00:00:12 . Memory (MB): peak = 1269.148 ; gain = 0.000 ; free physical = 103408 ; free virtual = 123749
xsim: Time (s): cpu = 00:00:00.77 ; elapsed = 00:00:13 . Memory (MB): peak = 1269.148 ; gain = 61.648 ; free physical = 103408 ; free virtual = 123749
INFO: [USF-XSim-96] XSim completed. Design snapshot 'noc_block_PacketDetector_tb_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000000000us
launch_simulation: Time (s): cpu = 00:00:11 ; elapsed = 00:00:26 . Memory (MB): peak = 1269.148 ; gain = 81.336 ; free physical = 103414 ; free virtual = 123755
# foreach synth_top "$::env(VIV_SYNTH_TOP)" {
#     set_property top $synth_top [current_fileset]
#     synth_design -mode out_of_context
#     # Perform a simple regex-based search for all clock signals and constrain
#     # them to 500 MHz for the timing report.
#     set clk_regexp "(?i)^(?!.*en.*).*(clk|clock).*"
#     foreach clk_inst [get_ports -regexp $clk_regexp] {
#       create_clock -name $clk_inst -period 2.0 [get_ports $clk_inst]
#     }
#     report_utilization -no_primitives -file ${working_dir}/${synth_top}_synth.rpt
#     report_timing_summary -setup -max_paths 3 -unique_pins -no_header -append -file ${working_dir}/${synth_top}_synth.rpt
#     write_checkpoint -force ${working_dir}/${synth_top}_synth.dcp
# }
# if [string equal $vivado_mode "batch"] {
#     puts "BUILDER: Closing project"
#     close_project
# } else {
#     puts "BUILDER: In GUI mode. Leaving project open."
# }
BUILDER: Closing project
INFO: [Common 17-206] Exiting Vivado at Sat Jun  1 23:00:32 2019...
