Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Wed Dec 11 12:27:21 2019
| Host         : DESKTOP-1OTDMHV running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file FIR_Para_timing_summary_routed.rpt -rpx FIR_Para_timing_summary_routed.rpx -warn_on_violation
| Design       : FIR_Para
| Device       : 7a200t-fbg676
| Speed File   : -2  PRODUCTION 1.20 2017-11-01
---------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 30 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 9 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      2.002        0.000                      0                   29        0.250        0.000                      0                   29        4.500        0.000                       0                    35  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock  Waveform(ns)       Period(ns)      Frequency(MHz)
-----  ------------       ----------      --------------
CLK    {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                 2.002        0.000                      0                   29        0.250        0.000                      0                   29        4.500        0.000                       0                    35  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :            0  Failing Endpoints,  Worst Slack        2.002ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.250ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             2.002ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        8.043ns  (logic 4.691ns (58.327%)  route 3.352ns (41.673%))
  Logic Levels:           16  (CARRY4=9 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.021ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.029ns = ( 14.029 - 10.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.514     5.251    Xn_reg_n_0_[5][1]
    SLICE_X2Y121         LUT4 (Prop_lut4_I1_O)        0.105     5.356 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.376     5.732    Y[3]_i_64_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362     6.094 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.337     6.431    Y_reg[3]_i_58_n_4
    SLICE_X0Y120         LUT3 (Prop_lut3_I2_O)        0.257     6.688 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.688    Y[7]_i_116_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.895 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.554     7.449    Y1[3]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     7.698 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.698    Y[3]_i_59_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.030 r  Y_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.030    Y_reg[3]_i_56_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.210 r  Y_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.373     8.583    Y_reg[7]_i_92_n_7
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.249     8.832 r  Y[7]_i_75/O
                         net (fo=1, routed)           0.000     8.832    Y[7]_i_75_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.175 r  Y_reg[7]_i_67/O[1]
                         net (fo=1, routed)           0.498     9.673    Y_reg[7]_i_67_n_6
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.250     9.923 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     9.923    Y[7]_i_49_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.404 r  Y_reg[7]_i_42/O[2]
                         net (fo=1, routed)           0.365    10.768    Y_reg[7]_i_42_n_5
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.253    11.021 r  Y[7]_i_23/O
                         net (fo=1, routed)           0.000    11.021    Y[7]_i_23_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.295    11.316 r  Y_reg[7]_i_18/O[3]
                         net (fo=1, routed)           0.334    11.651    Y_reg[7]_i_18_n_4
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.257    11.908 r  Y[7]_i_4/O
                         net (fo=1, routed)           0.000    11.908    Y[7]_i_4_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.314    12.222 r  Y_reg[7]_i_1/CO[3]
                         net (fo=1, routed)           0.000    12.222    Y_reg[7]_i_1_n_0
    SLICE_X2Y114         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.178    12.400 r  Y_reg[8]_i_2/O[0]
                         net (fo=1, routed)           0.000    12.400    Y0[8]
    SLICE_X2Y114         FDRE                                         r  Y_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.456    14.029    CLK_IBUF_BUFG
    SLICE_X2Y114         FDRE                                         r  Y_reg[8]/C
                         clock pessimism              0.308    14.336    
                         clock uncertainty           -0.035    14.301    
    SLICE_X2Y114         FDRE (Setup_fdre_C_D)        0.101    14.402    Y_reg[8]
  -------------------------------------------------------------------
                         required time                         14.402    
                         arrival time                         -12.400    
  -------------------------------------------------------------------
                         slack                                  2.002    

Slack (MET) :             2.250ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.795ns  (logic 4.401ns (56.457%)  route 3.394ns (43.543%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 14.030 - 10.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.514     5.251    Xn_reg_n_0_[5][1]
    SLICE_X2Y121         LUT4 (Prop_lut4_I1_O)        0.105     5.356 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.376     5.732    Y[3]_i_64_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362     6.094 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.337     6.431    Y_reg[3]_i_58_n_4
    SLICE_X0Y120         LUT3 (Prop_lut3_I2_O)        0.257     6.688 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.688    Y[7]_i_116_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.895 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.554     7.449    Y1[3]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     7.698 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.698    Y[3]_i_59_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.030 r  Y_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.030    Y_reg[3]_i_56_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.210 r  Y_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.373     8.583    Y_reg[7]_i_92_n_7
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.249     8.832 r  Y[7]_i_75/O
                         net (fo=1, routed)           0.000     8.832    Y[7]_i_75_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.175 r  Y_reg[7]_i_67/O[1]
                         net (fo=1, routed)           0.498     9.673    Y_reg[7]_i_67_n_6
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.250     9.923 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     9.923    Y[7]_i_49_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.404 r  Y_reg[7]_i_42/O[2]
                         net (fo=1, routed)           0.365    10.768    Y_reg[7]_i_42_n_5
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.253    11.021 r  Y[7]_i_23/O
                         net (fo=1, routed)           0.000    11.021    Y[7]_i_23_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    11.228 r  Y_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.377    11.606    Y_reg[7]_i_18_n_5
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.253    11.859 r  Y[7]_i_5/O
                         net (fo=1, routed)           0.000    11.859    Y[7]_i_5_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.294    12.153 r  Y_reg[7]_i_1/O[3]
                         net (fo=1, routed)           0.000    12.153    Y0[7]
    SLICE_X2Y113         FDRE                                         r  Y_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.030    CLK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  Y_reg[7]/C
                         clock pessimism              0.308    14.337    
                         clock uncertainty           -0.035    14.302    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.101    14.403    Y_reg[7]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -12.153    
  -------------------------------------------------------------------
                         slack                                  2.250    

Slack (MET) :             2.337ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.708ns  (logic 4.314ns (55.965%)  route 3.394ns (44.035%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 14.030 - 10.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.514     5.251    Xn_reg_n_0_[5][1]
    SLICE_X2Y121         LUT4 (Prop_lut4_I1_O)        0.105     5.356 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.376     5.732    Y[3]_i_64_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362     6.094 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.337     6.431    Y_reg[3]_i_58_n_4
    SLICE_X0Y120         LUT3 (Prop_lut3_I2_O)        0.257     6.688 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.688    Y[7]_i_116_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.895 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.554     7.449    Y1[3]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     7.698 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.698    Y[3]_i_59_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.030 r  Y_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.030    Y_reg[3]_i_56_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.210 r  Y_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.373     8.583    Y_reg[7]_i_92_n_7
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.249     8.832 r  Y[7]_i_75/O
                         net (fo=1, routed)           0.000     8.832    Y[7]_i_75_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.175 r  Y_reg[7]_i_67/O[1]
                         net (fo=1, routed)           0.498     9.673    Y_reg[7]_i_67_n_6
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.250     9.923 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     9.923    Y[7]_i_49_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481    10.404 r  Y_reg[7]_i_42/O[2]
                         net (fo=1, routed)           0.365    10.768    Y_reg[7]_i_42_n_5
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.253    11.021 r  Y[7]_i_23/O
                         net (fo=1, routed)           0.000    11.021    Y[7]_i_23_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    11.228 r  Y_reg[7]_i_18/O[2]
                         net (fo=1, routed)           0.377    11.606    Y_reg[7]_i_18_n_5
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.253    11.859 r  Y[7]_i_5/O
                         net (fo=1, routed)           0.000    11.859    Y[7]_i_5_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    12.066 r  Y_reg[7]_i_1/O[2]
                         net (fo=1, routed)           0.000    12.066    Y0[6]
    SLICE_X2Y113         FDRE                                         r  Y_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.030    CLK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  Y_reg[6]/C
                         clock pessimism              0.308    14.337    
                         clock uncertainty           -0.035    14.302    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.101    14.403    Y_reg[6]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -12.066    
  -------------------------------------------------------------------
                         slack                                  2.337    

Slack (MET) :             2.782ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.263ns  (logic 3.978ns (54.767%)  route 3.285ns (45.233%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 14.030 - 10.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.514     5.251    Xn_reg_n_0_[5][1]
    SLICE_X2Y121         LUT4 (Prop_lut4_I1_O)        0.105     5.356 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.376     5.732    Y[3]_i_64_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362     6.094 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.337     6.431    Y_reg[3]_i_58_n_4
    SLICE_X0Y120         LUT3 (Prop_lut3_I2_O)        0.257     6.688 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.688    Y[7]_i_116_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.895 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.554     7.449    Y1[3]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     7.698 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.698    Y[3]_i_59_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332     8.030 r  Y_reg[3]_i_56/CO[3]
                         net (fo=1, routed)           0.000     8.030    Y_reg[3]_i_56_n_0
    SLICE_X3Y118         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180     8.210 r  Y_reg[7]_i_92/O[0]
                         net (fo=1, routed)           0.373     8.583    Y_reg[7]_i_92_n_7
    SLICE_X4Y118         LUT2 (Prop_lut2_I1_O)        0.249     8.832 r  Y[7]_i_75/O
                         net (fo=1, routed)           0.000     8.832    Y[7]_i_75_n_0
    SLICE_X4Y118         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     9.175 r  Y_reg[7]_i_67/O[1]
                         net (fo=1, routed)           0.498     9.673    Y_reg[7]_i_67_n_6
    SLICE_X4Y115         LUT2 (Prop_lut2_I1_O)        0.250     9.923 r  Y[7]_i_49/O
                         net (fo=1, routed)           0.000     9.923    Y[7]_i_49_n_0
    SLICE_X4Y115         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    10.110 r  Y_reg[7]_i_42/O[1]
                         net (fo=1, routed)           0.366    10.476    Y_reg[7]_i_42_n_6
    SLICE_X3Y113         LUT2 (Prop_lut2_I1_O)        0.250    10.726 r  Y[7]_i_24/O
                         net (fo=1, routed)           0.000    10.726    Y[7]_i_24_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187    10.913 r  Y_reg[7]_i_18/O[1]
                         net (fo=1, routed)           0.267    11.180    Y_reg[7]_i_18_n_6
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.250    11.430 r  Y[7]_i_6/O
                         net (fo=1, routed)           0.000    11.430    Y[7]_i_6_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191    11.621 r  Y_reg[7]_i_1/O[1]
                         net (fo=1, routed)           0.000    11.621    Y0[5]
    SLICE_X2Y113         FDRE                                         r  Y_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.030    CLK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  Y_reg[5]/C
                         clock pessimism              0.308    14.337    
                         clock uncertainty           -0.035    14.302    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.101    14.403    Y_reg[5]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -11.621    
  -------------------------------------------------------------------
                         slack                                  2.782    

Slack (MET) :             2.927ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        7.118ns  (logic 3.919ns (55.054%)  route 3.199ns (44.946%))
  Logic Levels:           15  (CARRY4=8 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.020ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.030ns = ( 14.030 - 10.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.514     5.251    Xn_reg_n_0_[5][1]
    SLICE_X2Y121         LUT4 (Prop_lut4_I1_O)        0.105     5.356 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.376     5.732    Y[3]_i_64_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362     6.094 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.337     6.431    Y_reg[3]_i_58_n_4
    SLICE_X0Y120         LUT3 (Prop_lut3_I2_O)        0.257     6.688 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.688    Y[7]_i_116_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.895 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.554     7.449    Y1[3]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     7.698 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.698    Y[3]_i_59_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     7.904 r  Y_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.357     8.261    Y_reg[3]_i_56_n_4
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.257     8.518 r  Y[3]_i_45/O
                         net (fo=1, routed)           0.000     8.518    Y[3]_i_45_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     8.724 r  Y_reg[3]_i_42/O[3]
                         net (fo=1, routed)           0.359     9.083    Y_reg[3]_i_42_n_4
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.257     9.340 r  Y[3]_i_31/O
                         net (fo=1, routed)           0.000     9.340    Y[3]_i_31_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.546 r  Y_reg[3]_i_28/O[3]
                         net (fo=1, routed)           0.368     9.914    Y_reg[3]_i_28_n_4
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.257    10.171 r  Y[3]_i_17/O
                         net (fo=1, routed)           0.000    10.171    Y[3]_i_17_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.332    10.503 r  Y_reg[3]_i_14/CO[3]
                         net (fo=1, routed)           0.000    10.503    Y_reg[3]_i_14_n_0
    SLICE_X3Y113         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.180    10.683 r  Y_reg[7]_i_18/O[0]
                         net (fo=1, routed)           0.334    11.017    Y_reg[7]_i_18_n_7
    SLICE_X2Y113         LUT2 (Prop_lut2_I1_O)        0.249    11.266 r  Y[7]_i_7/O
                         net (fo=1, routed)           0.000    11.266    Y[7]_i_7_n_0
    SLICE_X2Y113         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210    11.476 r  Y_reg[7]_i_1/O[0]
                         net (fo=1, routed)           0.000    11.476    Y0[4]
    SLICE_X2Y113         FDRE                                         r  Y_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.457    14.030    CLK_IBUF_BUFG
    SLICE_X2Y113         FDRE                                         r  Y_reg[4]/C
                         clock pessimism              0.308    14.337    
                         clock uncertainty           -0.035    14.302    
    SLICE_X2Y113         FDRE (Setup_fdre_C_D)        0.101    14.403    Y_reg[4]
  -------------------------------------------------------------------
                         required time                         14.403    
                         arrival time                         -11.476    
  -------------------------------------------------------------------
                         slack                                  2.927    

Slack (MET) :             3.224ns  (required time - arrival time)
  Source:                 Xn_reg[5][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.822ns  (logic 3.622ns (53.092%)  route 3.200ns (46.908%))
  Logic Levels:           14  (CARRY4=7 LUT2=5 LUT3=1 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 14.031 - 10.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y119         FDRE (Prop_fdre_C_Q)         0.379     4.736 r  Xn_reg[5][1]/Q
                         net (fo=10, routed)          0.514     5.251    Xn_reg_n_0_[5][1]
    SLICE_X2Y121         LUT4 (Prop_lut4_I1_O)        0.105     5.356 r  Y[3]_i_64/O
                         net (fo=1, routed)           0.376     5.732    Y[3]_i_64_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.362     6.094 r  Y_reg[3]_i_58/O[3]
                         net (fo=3, routed)           0.337     6.431    Y_reg[3]_i_58_n_4
    SLICE_X0Y120         LUT3 (Prop_lut3_I2_O)        0.257     6.688 r  Y[7]_i_116/O
                         net (fo=1, routed)           0.000     6.688    Y[7]_i_116_n_0
    SLICE_X0Y120         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.895 r  Y_reg[7]_i_96/O[0]
                         net (fo=2, routed)           0.554     7.449    Y1[3]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     7.698 r  Y[3]_i_59/O
                         net (fo=1, routed)           0.000     7.698    Y[3]_i_59_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     7.904 r  Y_reg[3]_i_56/O[3]
                         net (fo=1, routed)           0.357     8.261    Y_reg[3]_i_56_n_4
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.257     8.518 r  Y[3]_i_45/O
                         net (fo=1, routed)           0.000     8.518    Y[3]_i_45_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     8.724 r  Y_reg[3]_i_42/O[3]
                         net (fo=1, routed)           0.359     9.083    Y_reg[3]_i_42_n_4
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.257     9.340 r  Y[3]_i_31/O
                         net (fo=1, routed)           0.000     9.340    Y[3]_i_31_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206     9.546 r  Y_reg[3]_i_28/O[3]
                         net (fo=1, routed)           0.368     9.914    Y_reg[3]_i_28_n_4
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.257    10.171 r  Y[3]_i_17/O
                         net (fo=1, routed)           0.000    10.171    Y[3]_i_17_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.206    10.377 r  Y_reg[3]_i_14/O[3]
                         net (fo=1, routed)           0.334    10.712    Y_reg[3]_i_14_n_4
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.257    10.969 r  Y[3]_i_3/O
                         net (fo=1, routed)           0.000    10.969    Y[3]_i_3_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.211    11.180 r  Y_reg[3]_i_1/O[3]
                         net (fo=1, routed)           0.000    11.180    Y0[3]
    SLICE_X2Y112         FDRE                                         r  Y_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.458    14.031    CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Y_reg[3]/C
                         clock pessimism              0.308    14.338    
                         clock uncertainty           -0.035    14.303    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.101    14.404    Y_reg[3]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -11.180    
  -------------------------------------------------------------------
                         slack                                  3.224    

Slack (MET) :             3.442ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.604ns  (logic 3.444ns (52.148%)  route 3.160ns (47.852%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 14.031 - 10.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.433     4.790 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.506     5.297    Xn_reg_n_0_[5][0]
    SLICE_X1Y119         LUT2 (Prop_lut2_I0_O)        0.105     5.402 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.402    Y[3]_i_69_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     5.609 r  Y_reg[3]_i_58/O[0]
                         net (fo=2, routed)           0.784     6.393    Y1[0]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     6.642 r  Y[3]_i_62/O
                         net (fo=1, routed)           0.000     6.642    Y[3]_i_62_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.849 r  Y_reg[3]_i_56/O[0]
                         net (fo=1, routed)           0.482     7.331    Y_reg[3]_i_56_n_7
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.249     7.580 r  Y[3]_i_48/O
                         net (fo=1, routed)           0.000     7.580    Y[3]_i_48_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     7.923 r  Y_reg[3]_i_42/O[1]
                         net (fo=1, routed)           0.567     8.490    Y_reg[3]_i_42_n_6
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.250     8.740 r  Y[3]_i_33/O
                         net (fo=1, routed)           0.000     8.740    Y[3]_i_33_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.481     9.221 r  Y_reg[3]_i_28/O[2]
                         net (fo=1, routed)           0.443     9.664    Y_reg[3]_i_28_n_5
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.253     9.917 r  Y[3]_i_18/O
                         net (fo=1, routed)           0.000     9.917    Y[3]_i_18_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    10.124 r  Y_reg[3]_i_14/O[2]
                         net (fo=1, routed)           0.377    10.502    Y_reg[3]_i_14_n_5
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.253    10.755 r  Y[3]_i_4/O
                         net (fo=1, routed)           0.000    10.755    Y[3]_i_4_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.207    10.962 r  Y_reg[3]_i_1/O[2]
                         net (fo=1, routed)           0.000    10.962    Y0[2]
    SLICE_X2Y112         FDRE                                         r  Y_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.458    14.031    CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Y_reg[2]/C
                         clock pessimism              0.308    14.338    
                         clock uncertainty           -0.035    14.303    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.101    14.404    Y_reg[2]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -10.962    
  -------------------------------------------------------------------
                         slack                                  3.442    

Slack (MET) :             3.966ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        6.081ns  (logic 3.108ns (51.112%)  route 2.973ns (48.888%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 14.031 - 10.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.433     4.790 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.506     5.297    Xn_reg_n_0_[5][0]
    SLICE_X1Y119         LUT2 (Prop_lut2_I0_O)        0.105     5.402 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.402    Y[3]_i_69_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     5.609 r  Y_reg[3]_i_58/O[0]
                         net (fo=2, routed)           0.784     6.393    Y1[0]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     6.642 r  Y[3]_i_62/O
                         net (fo=1, routed)           0.000     6.642    Y[3]_i_62_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.849 r  Y_reg[3]_i_56/O[0]
                         net (fo=1, routed)           0.482     7.331    Y_reg[3]_i_56_n_7
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.249     7.580 r  Y[3]_i_48/O
                         net (fo=1, routed)           0.000     7.580    Y[3]_i_48_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.343     7.923 r  Y_reg[3]_i_42/O[1]
                         net (fo=1, routed)           0.567     8.490    Y_reg[3]_i_42_n_6
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.250     8.740 r  Y[3]_i_33/O
                         net (fo=1, routed)           0.000     8.740    Y[3]_i_33_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     8.927 r  Y_reg[3]_i_28/O[1]
                         net (fo=1, routed)           0.366     9.293    Y_reg[3]_i_28_n_6
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.250     9.543 r  Y[3]_i_19/O
                         net (fo=1, routed)           0.000     9.543    Y[3]_i_19_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.187     9.730 r  Y_reg[3]_i_14/O[1]
                         net (fo=1, routed)           0.267     9.997    Y_reg[3]_i_14_n_6
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.250    10.247 r  Y[3]_i_5/O
                         net (fo=1, routed)           0.000    10.247    Y[3]_i_5_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[1]_O[1])
                                                      0.191    10.438 r  Y_reg[3]_i_1/O[1]
                         net (fo=1, routed)           0.000    10.438    Y0[1]
    SLICE_X2Y112         FDRE                                         r  Y_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.458    14.031    CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Y_reg[1]/C
                         clock pessimism              0.308    14.338    
                         clock uncertainty           -0.035    14.303    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.101    14.404    Y_reg[1]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -10.438    
  -------------------------------------------------------------------
                         slack                                  3.966    

Slack (MET) :             4.193ns  (required time - arrival time)
  Source:                 Xn_reg[5][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Y_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        5.854ns  (logic 3.028ns (51.725%)  route 2.826ns (48.275%))
  Logic Levels:           12  (CARRY4=6 LUT2=6)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.031ns = ( 14.031 - 10.000 ) 
    Source Clock Delay      (SCD):    4.357ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.557     4.357    CLK_IBUF_BUFG
    SLICE_X2Y119         FDRE                                         r  Xn_reg[5][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y119         FDRE (Prop_fdre_C_Q)         0.433     4.790 r  Xn_reg[5][0]/Q
                         net (fo=8, routed)           0.506     5.297    Xn_reg_n_0_[5][0]
    SLICE_X1Y119         LUT2 (Prop_lut2_I0_O)        0.105     5.402 r  Y[3]_i_69/O
                         net (fo=1, routed)           0.000     5.402    Y[3]_i_69_n_0
    SLICE_X1Y119         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     5.609 r  Y_reg[3]_i_58/O[0]
                         net (fo=2, routed)           0.784     6.393    Y1[0]
    SLICE_X3Y117         LUT2 (Prop_lut2_I0_O)        0.249     6.642 r  Y[3]_i_62/O
                         net (fo=1, routed)           0.000     6.642    Y[3]_i_62_n_0
    SLICE_X3Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     6.849 r  Y_reg[3]_i_56/O[0]
                         net (fo=1, routed)           0.482     7.331    Y_reg[3]_i_56_n_7
    SLICE_X4Y117         LUT2 (Prop_lut2_I1_O)        0.249     7.580 r  Y[3]_i_48/O
                         net (fo=1, routed)           0.000     7.580    Y[3]_i_48_n_0
    SLICE_X4Y117         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     7.787 r  Y_reg[3]_i_42/O[0]
                         net (fo=1, routed)           0.353     8.140    Y_reg[3]_i_42_n_7
    SLICE_X4Y114         LUT2 (Prop_lut2_I1_O)        0.249     8.389 r  Y[3]_i_34/O
                         net (fo=1, routed)           0.000     8.389    Y[3]_i_34_n_0
    SLICE_X4Y114         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     8.596 r  Y_reg[3]_i_28/O[0]
                         net (fo=1, routed)           0.367     8.963    Y_reg[3]_i_28_n_7
    SLICE_X3Y112         LUT2 (Prop_lut2_I1_O)        0.249     9.212 r  Y[3]_i_20/O
                         net (fo=1, routed)           0.000     9.212    Y[3]_i_20_n_0
    SLICE_X3Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.207     9.419 r  Y_reg[3]_i_14/O[0]
                         net (fo=1, routed)           0.334     9.752    Y_reg[3]_i_14_n_7
    SLICE_X2Y112         LUT2 (Prop_lut2_I1_O)        0.249    10.001 r  Y[3]_i_6/O
                         net (fo=1, routed)           0.000    10.001    Y[3]_i_6_n_0
    SLICE_X2Y112         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.210    10.211 r  Y_reg[3]_i_1/O[0]
                         net (fo=1, routed)           0.000    10.211    Y0[0]
    SLICE_X2Y112         FDRE                                         r  Y_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.458    14.031    CLK_IBUF_BUFG
    SLICE_X2Y112         FDRE                                         r  Y_reg[0]/C
                         clock pessimism              0.308    14.338    
                         clock uncertainty           -0.035    14.303    
    SLICE_X2Y112         FDRE (Setup_fdre_C_D)        0.101    14.404    Y_reg[0]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                         -10.211    
  -------------------------------------------------------------------
                         slack                                  4.193    

Slack (MET) :             8.481ns  (required time - arrival time)
  Source:                 Xn_reg[4][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[5][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (CLK rise@10.000ns - CLK rise@0.000ns)
  Data Path Delay:        1.396ns  (logic 0.433ns (31.017%)  route 0.963ns (68.983%))
  Logic Levels:           0  
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.025ns = ( 14.025 - 10.000 ) 
    Source Clock Delay      (SCD):    4.361ns
    Clock Pessimism Removal (CPR):    0.308ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.893     0.893 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.827     2.720    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.081     2.801 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.561     4.361    CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  Xn_reg[4][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y115         FDRE (Prop_fdre_C_Q)         0.433     4.794 r  Xn_reg[4][2]/Q
                         net (fo=11, routed)          0.963     5.757    Xn_reg[4]__0[2]
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)       10.000    10.000 r  
    L22                                               0.000    10.000 r  CLK (IN)
                         net (fo=0)                   0.000    10.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.762    10.762 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           1.734    12.496    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.077    12.573 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          1.452    14.025    CLK_IBUF_BUFG
    SLICE_X1Y119         FDRE                                         r  Xn_reg[5][2]/C
                         clock pessimism              0.308    14.332    
                         clock uncertainty           -0.035    14.297    
    SLICE_X1Y119         FDRE (Setup_fdre_C_D)       -0.059    14.238    Xn_reg[5][2]
  -------------------------------------------------------------------
                         required time                         14.238    
                         arrival time                          -5.757    
  -------------------------------------------------------------------
                         slack                                  8.481    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.250ns  (arrival time - required time)
  Source:                 Xn_reg[1][4]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][4]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.338ns  (logic 0.141ns (41.675%)  route 0.197ns (58.325%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  Xn_reg[1][4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Xn_reg[1][4]/Q
                         net (fo=8, routed)           0.197     1.895    Xn_reg[1]__0[4]
    SLICE_X1Y111         FDRE                                         r  Xn_reg[2][4]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[2][4]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.070     1.644    Xn_reg[2][4]
  -------------------------------------------------------------------
                         required time                         -1.644    
                         arrival time                           1.895    
  -------------------------------------------------------------------
                         slack                                  0.250    

Slack (MET) :             0.290ns  (arrival time - required time)
  Source:                 Xn_reg[1][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.373ns  (logic 0.141ns (37.794%)  route 0.232ns (62.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  Xn_reg[1][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][1]/Q
                         net (fo=11, routed)          0.232     1.930    Xn_reg[1]__0[1]
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][1]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.066     1.640    Xn_reg[2][1]
  -------------------------------------------------------------------
                         required time                         -1.640    
                         arrival time                           1.930    
  -------------------------------------------------------------------
                         slack                                  0.290    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Xn_reg[3][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.363%)  route 0.227ns (61.637%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.078ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X1Y113         FDRE                                         r  Xn_reg[3][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y113         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Xn_reg[3][3]/Q
                         net (fo=12, routed)          0.227     1.924    Xn_reg[3]__0[3]
    SLICE_X2Y117         FDRE                                         r  Xn_reg[4][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.921     2.078    CLK_IBUF_BUFG
    SLICE_X2Y117         FDRE                                         r  Xn_reg[4][3]/C
                         clock pessimism             -0.509     1.568    
    SLICE_X2Y117         FDRE (Hold_fdre_C_D)         0.059     1.627    Xn_reg[4][3]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           1.924    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.297ns  (arrival time - required time)
  Source:                 Xn_reg[2][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[3][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.141ns (38.362%)  route 0.227ns (61.638%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y110         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[2][1]/Q
                         net (fo=11, routed)          0.227     1.926    Xn_reg[2]__0[1]
    SLICE_X1Y111         FDRE                                         r  Xn_reg[3][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[3][1]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X1Y111         FDRE (Hold_fdre_C_D)         0.055     1.629    Xn_reg[3][1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           1.926    
  -------------------------------------------------------------------
                         slack                                  0.297    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 Xn_reg[1][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.376ns  (logic 0.141ns (37.546%)  route 0.235ns (62.454%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[1][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][0]/Q
                         net (fo=9, routed)           0.235     1.933    Xn_reg[1]__0[0]
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X1Y110         FDRE                                         r  Xn_reg[2][0]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X1Y110         FDRE (Hold_fdre_C_D)         0.059     1.633    Xn_reg[2][0]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.933    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.334ns  (arrival time - required time)
  Source:                 Xn_reg[3][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.399ns  (logic 0.141ns (35.349%)  route 0.258ns (64.651%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[3][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[3][2]/Q
                         net (fo=11, routed)          0.258     1.956    Xn_reg[3]__0[2]
    SLICE_X2Y115         FDRE                                         r  Xn_reg[4][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.923     2.080    CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  Xn_reg[4][2]/C
                         clock pessimism             -0.509     1.570    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.052     1.622    Xn_reg[4][2]
  -------------------------------------------------------------------
                         required time                         -1.622    
                         arrival time                           1.956    
  -------------------------------------------------------------------
                         slack                                  0.334    

Slack (MET) :             0.337ns  (arrival time - required time)
  Source:                 Xn_reg[1][2]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][2]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.413ns  (logic 0.141ns (34.111%)  route 0.272ns (65.889%))
  Logic Levels:           0  
  Clock Path Skew:        0.017ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X0Y112         FDRE                                         r  Xn_reg[1][2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[1][2]/Q
                         net (fo=11, routed)          0.272     1.971    Xn_reg[1]__0[2]
    SLICE_X2Y110         FDRE                                         r  Xn_reg[2][2]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X2Y110         FDRE                                         r  Xn_reg[2][2]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X2Y110         FDRE (Hold_fdre_C_D)         0.059     1.633    Xn_reg[2][2]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           1.971    
  -------------------------------------------------------------------
                         slack                                  0.337    

Slack (MET) :             0.375ns  (arrival time - required time)
  Source:                 Xn_reg[3][0]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][0]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.447ns  (logic 0.141ns (31.535%)  route 0.306ns (68.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.557ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.652     1.557    CLK_IBUF_BUFG
    SLICE_X1Y112         FDRE                                         r  Xn_reg[3][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y112         FDRE (Prop_fdre_C_Q)         0.141     1.698 r  Xn_reg[3][0]/Q
                         net (fo=9, routed)           0.306     2.004    Xn_reg[3]__0[0]
    SLICE_X1Y115         FDRE                                         r  Xn_reg[4][0]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.923     2.080    CLK_IBUF_BUFG
    SLICE_X1Y115         FDRE                                         r  Xn_reg[4][0]/C
                         clock pessimism             -0.509     1.570    
    SLICE_X1Y115         FDRE (Hold_fdre_C_D)         0.059     1.629    Xn_reg[4][0]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.004    
  -------------------------------------------------------------------
                         slack                                  0.375    

Slack (MET) :             0.386ns  (arrival time - required time)
  Source:                 Xn_reg[1][3]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[2][3]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.463ns  (logic 0.141ns (30.470%)  route 0.322ns (69.530%))
  Logic Levels:           0  
  Clock Path Skew:        0.018ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.084ns
    Source Clock Delay      (SCD):    1.556ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.651     1.556    CLK_IBUF_BUFG
    SLICE_X1Y114         FDRE                                         r  Xn_reg[1][3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y114         FDRE (Prop_fdre_C_Q)         0.141     1.697 r  Xn_reg[1][3]/Q
                         net (fo=12, routed)          0.322     2.019    Xn_reg[1]__0[3]
    SLICE_X2Y111         FDRE                                         r  Xn_reg[2][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.927     2.084    CLK_IBUF_BUFG
    SLICE_X2Y111         FDRE                                         r  Xn_reg[2][3]/C
                         clock pessimism             -0.509     1.574    
    SLICE_X2Y111         FDRE (Hold_fdre_C_D)         0.059     1.633    Xn_reg[2][3]
  -------------------------------------------------------------------
                         required time                         -1.633    
                         arrival time                           2.019    
  -------------------------------------------------------------------
                         slack                                  0.386    

Slack (MET) :             0.414ns  (arrival time - required time)
  Source:                 Xn_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            Xn_reg[4][1]/D
                            (rising edge-triggered cell FDRE clocked by CLK  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             CLK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (CLK rise@0.000ns - CLK rise@0.000ns)
  Data Path Delay:        0.485ns  (logic 0.141ns (29.097%)  route 0.344ns (70.903%))
  Logic Levels:           0  
  Clock Path Skew:        0.012ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.080ns
    Source Clock Delay      (SCD):    1.558ns
    Clock Pessimism Removal (CPR):    0.509ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.190     0.190 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.690     0.880    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.906 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.653     1.558    CLK_IBUF_BUFG
    SLICE_X1Y111         FDRE                                         r  Xn_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y111         FDRE (Prop_fdre_C_Q)         0.141     1.699 r  Xn_reg[3][1]/Q
                         net (fo=11, routed)          0.344     2.043    Xn_reg[3]__0[1]
    SLICE_X2Y115         FDRE                                         r  Xn_reg[4][1]/D
  -------------------------------------------------------------------    -------------------

                         (clock CLK rise edge)        0.000     0.000 r  
    L22                                               0.000     0.000 r  CLK (IN)
                         net (fo=0)                   0.000     0.000    CLK
    L22                  IBUF (Prop_ibuf_I_O)         0.378     0.378 r  CLK_IBUF_inst/O
                         net (fo=1, routed)           0.750     1.128    CLK_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.157 r  CLK_IBUF_BUFG_inst/O
                         net (fo=34, routed)          0.923     2.080    CLK_IBUF_BUFG
    SLICE_X2Y115         FDRE                                         r  Xn_reg[4][1]/C
                         clock pessimism             -0.509     1.570    
    SLICE_X2Y115         FDRE (Hold_fdre_C_D)         0.059     1.629    Xn_reg[4][1]
  -------------------------------------------------------------------
                         required time                         -1.629    
                         arrival time                           2.043    
  -------------------------------------------------------------------
                         slack                                  0.414    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { CLK }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.592         10.000      8.408      BUFGCTRL_X0Y0  CLK_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y112   Xn_reg[1][0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   Xn_reg[1][1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X0Y112   Xn_reg[1][2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y114   Xn_reg[1][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y120   Xn_reg[5][3]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X1Y120   Xn_reg[5][4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113   Y_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113   Y_reg[5]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X2Y113   Y_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y115   Xn_reg[4][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115   Xn_reg[4][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y115   Xn_reg[4][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   Xn_reg[1][0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   Xn_reg[1][1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   Xn_reg[1][2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113   Y_reg[4]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113   Y_reg[5]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113   Y_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X2Y113   Y_reg[7]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   Xn_reg[1][0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y112   Xn_reg[1][0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   Xn_reg[1][1]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   Xn_reg[1][1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   Xn_reg[1][2]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X0Y112   Xn_reg[1][2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114   Xn_reg[1][3]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y114   Xn_reg[1][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120   Xn_reg[5][3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X1Y120   Xn_reg[5][4]/C



