Warning (10273): Verilog HDL warning at altera_modular_adc_control_fsm.v(718): extended using "x" or "z" File: C:/Users/Nathan Nguyendinh/Documents/Quartus_Projects/DAV/DAV/ADC_25Mhz/synthesis/submodules/altera_modular_adc_control_fsm.v Line: 718
Info (10281): Verilog HDL Declaration information at mic_sampler_test.sv(6): object "start" differs only in case from object "START" in the same scope File: C:/Users/Nathan Nguyendinh/Documents/Quartus_Projects/DAV/DAV/mic_sampler_test.sv Line: 6
Info (10281): Verilog HDL Declaration information at mic_sampler_test.sv(7): object "done" differs only in case from object "DONE" in the same scope File: C:/Users/Nathan Nguyendinh/Documents/Quartus_Projects/DAV/DAV/mic_sampler_test.sv Line: 7
