// Seed: 39881562
module module_0 (
    input wand id_0,
    output tri0 id_1,
    input tri1 id_2#(1, 1, 1),
    input tri1 id_3
    , id_11,
    input wor id_4,
    input wand id_5,
    output supply0 id_6,
    input tri0 id_7,
    input wand id_8,
    output wand id_9
);
  assign id_6 = id_8;
  assign id_9 = 1 | 1 | id_11;
endmodule
module module_1 (
    input tri0 id_0,
    output tri0 id_1,
    input supply1 id_2,
    input tri1 id_3,
    input tri0 id_4,
    output uwire id_5,
    output tri1 id_6,
    output wire id_7,
    input tri0 id_8
);
  initial id_6 = id_0;
  wire id_10;
  wire id_11;
  module_0(
      id_0, id_6, id_0, id_8, id_8, id_2, id_7, id_0, id_2, id_5
  );
  wire id_12;
endmodule
