--------------------------------------------------------------------------------------
Timing Analyzer Summary
--------------------------------------------------------------------------------------

Type           : Worst-case tsu
Slack          : N/A
Required Time  : None
Actual Time    : 5.474 ns
From           : write
To             : ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a0~porta_we_reg
From Clock     : --
To Clock       : clk
Failed Paths   : 0

Type           : Worst-case tco
Slack          : N/A
Required Time  : None
Actual Time    : 11.173 ns
From           : rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[2]
To             : data[2]
From Clock     : read
To Clock       : --
Failed Paths   : 0

Type           : Worst-case tpd
Slack          : N/A
Required Time  : None
Actual Time    : 13.050 ns
From           : write
To             : data[7]
From Clock     : --
To Clock       : --
Failed Paths   : 0

Type           : Worst-case th
Slack          : N/A
Required Time  : None
Actual Time    : 0.931 ns
From           : address[3]
To             : rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg3
From Clock     : --
To Clock       : read
Failed Paths   : 0

Type           : Clock Setup: 'clk'
Slack          : N/A
Required Time  : None
Actual Time    : 188.29 MHz ( period = 5.311 ns )
From           : rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7]
To             : ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|ram_block1a0~porta_datain_reg7
From Clock     : clk
To Clock       : clk
Failed Paths   : 0

Type           : Clock Setup: 'read'
Slack          : N/A
Required Time  : None
Actual Time    : 259.47 MHz ( period = 3.854 ns )
From           : rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4
To             : rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7]
From Clock     : read
To Clock       : read
Failed Paths   : 0

Type           : Clock Setup: 'rom_ram'
Slack          : N/A
Required Time  : None
Actual Time    : 259.47 MHz ( period = 3.854 ns )
From           : rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|ram_block1a0~porta_address_reg4
To             : rom:inst|lpm_rom0:inst|altsyncram:altsyncram_component|altsyncram_b551:auto_generated|q_a[7]
From Clock     : rom_ram
To Clock       : rom_ram
Failed Paths   : 0

Type           : Clock Setup: 'write'
Slack          : N/A
Required Time  : None
Actual Time    : Restricted to 500.00 MHz ( period = 2.000 ns )
From           : buffer:inst4|lpm_dff0:inst8|lpm_ff:lpm_ff_component|dffs[5]
To             : buffer:inst4|lpm_dff1:inst12|lpm_ff:lpm_ff_component|dffs[5]
From Clock     : write
To Clock       : write
Failed Paths   : 0

Type           : Clock Hold: 'clk'
Slack          : Not operational: Clock Skew > Data Delay
Required Time  : None
Actual Time    : N/A
From           : ram:inst3|lpm_ram_io:inst|altram:sram|altsyncram:ram_block|altsyncram_f891:auto_generated|q_a[3]
To             : buffer:inst4|lpm_dff0:inst6|lpm_ff:lpm_ff_component|dffs[3]
From Clock     : clk
To Clock       : clk
Failed Paths   : 8

Type           : Total number of failed paths
Slack          : 
Required Time  : 
Actual Time    : 
From           : 
To             : 
From Clock     : 
To Clock       : 
Failed Paths   : 8

--------------------------------------------------------------------------------------

