724 5.0 0.4 3:25.95
724 5.6 0.4 3:25.97
724 5.6 0.4 3:26.00
724 5.6 0.4 3:26.03
724 5.6 0.4 3:26.06
724 5.9 0.4 3:26.08
724 0.0 0.4 3:26.10
724 0.0 0.4 3:26.12
724 0.0 0.4 3:26.14
724 0.0 0.4 3:26.17
724 0.0 0.4 3:26.19
724 5.6 0.4 3:26.22
724 0.0 0.4 3:26.24
724 0.0 0.4 3:26.26
724 4.8 0.4 3:26.28
724 5.0 0.4 3:26.32
724 0.0 0.4 3:26.34
724 0.0 0.4 3:26.37
724 0.0 0.4 3:26.39
724 0.0 0.4 3:26.42
724 5.6 0.4 3:26.45
724 5.9 0.4 3:26.47
724 5.6 0.4 3:26.50
724 0.0 0.4 3:26.52
724 0.0 0.4 3:26.55
724 11.1 0.4 3:26.59
724 5.6 0.4 3:26.61
724 0.0 0.4 3:26.63
724 5.6 0.4 3:26.67
724 5.6 0.4 3:26.70
724 5.0 0.4 3:26.73
724 5.6 0.4 3:26.75
724 0.0 0.4 3:26.77
KiB used, 469404 buff/cache
724 0.0 0.4 3:26.82
724 0.0 0.4 3:26.85
724 0.0 0.4 3:26.87
724 5.6 0.4 3:26.90
724 0.0 0.4 3:26.92
724 0.0 0.4 3:26.95
KiB used, 469508 buff/cache
724 0.0 0.4 3:27.00
724 5.6 0.4 3:27.04
724 4.5 0.4 3:27.06
724 0.0 0.4 3:27.09
724 0.0 0.4 3:27.12
724 5.0 0.4 3:27.14
724 0.0 0.4 3:27.16
724 0.0 0.4 3:27.18
724 5.9 0.4 3:27.21
724 5.6 0.4 3:27.23
724 0.0 0.4 3:27.25
724 5.6 0.4 3:27.28
724 0.0 0.4 3:27.31
724 0.0 0.4 3:27.33
724 0.0 0.4 3:27.35
724 5.9 0.4 3:27.38
724 5.6 0.4 3:27.41
724 0.0 0.4 3:27.43
724 0.0 0.4 3:27.45
724 0.0 0.4 3:27.48
724 0.0 0.4 3:27.51
724 5.6 0.4 3:27.54
724 5.6 0.4 3:27.57
724 5.3 0.4 3:27.59
724 0.0 0.4 3:27.61
724 0.0 0.4 3:27.64
724 0.0 0.4 3:27.66
724 0.0 0.4 3:27.68
724 0.0 0.4 3:27.71
724 0.0 0.4 3:27.74
724 0.0 0.4 3:27.76
724 0.0 0.4 3:27.79
724 0.0 0.4 3:27.81
724 0.0 0.4 3:27.84
724 4.5 0.4 3:27.87
724 5.6 0.4 3:27.90
724 5.6 0.4 3:27.93
724 0.0 0.4 3:27.96
724 0.0 0.4 3:27.97
724 0.0 0.4 3:27.98
724 0.0 0.4 3:27.98
KiB 1527240 avail Mem
724 0.0 0.4 3:27.98
724 0.0 0.4 3:27.98
724 0.0 0.4 3:27.98
724 0.0 0.4 3:27.98
724 0.0 0.4 3:27.98
