/*

 */
/dts-v1/;

#include <dt-bindings/input/input.h>
#include <dt-bindings/gpio/gpio.h>
#include "imx6q.dtsi"


/ {
	model = "Access IS VAL100";
	compatible = "fsl,imx6q";
	
	aliases {
		mxcfb0 = &mxcfb1;
	};
	
	regulators {
		compatible = "simple-bus";

		reg_3p3v: 3p3v {
			compatible = "regulator-fixed";
			regulator-name = "3P3V";
			regulator-min-microvolt = <3300000>;
			regulator-max-microvolt = <3300000>;
			regulator-always-on;
		};

		reg_usbh1_vbus: usb-h1-vbus {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <&gpio1 0 0>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_ais_usbh1_vbus>;
			regulator-name = "usb_h1_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};

		reg_usbotg_vbus: usb-otg-vbus {
			compatible = "regulator-fixed";
			enable-active-high;
			gpio = <&gpio3 22 0>;
			pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_ais_usbotg_vbus>;
			regulator-name = "usb_otg_vbus";
			regulator-min-microvolt = <5000000>;
			regulator-max-microvolt = <5000000>;
		};
		
		wlreg_on: wl-reg {
			compatible = "regulator-fixed";
 			regulator-min-microvolt = <3300000>;
 			regulator-max-microvolt = <3300000>;
 			regulator-name = "wlreg_on";
            pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_wifi_wlreg>;
 			gpio = <&gpio4 30 0>; /* WL_REG_ON */
 			startup-delay-us = <60000>; /* WL_REG_ON preferred is 60000: default 500 */
 			enable-active-high;
 			/*regulator-boot-on;*/
 			regulator-always-on;
		};
		
		btreg_on: bt-reg {
			compatible = "regulator-fixed";
 			regulator-min-microvolt = <3300000>;
 			regulator-max-microvolt = <3300000>;
 			regulator-name = "btreg_on";
            pinctrl-names = "default";
			pinctrl-0 = <&pinctrl_wifi_btreg>;
 			gpio = <&gpio6 18 0>;
			startup-delay-us = <60000>;
 			enable-active-high;
 			/*regulator-boot-on;*/
 			regulator-always-on;
		};

	};
	
	mxcfb1: fb@0 {
		compatible = "fsl,mxc_sdc_fb";
		disp_dev = "lcd";
		interface_pix_fmt = "RGB24";
		mode_str ="ACCESS43";
		default_bpp = <32>;
		int_clk = <0>;
		late_init = <0>;
		status = "okay";
	};
	
	lcd: lcd@0 {
		compatible = "fsl,lcd";
		ipu_id = <0>;
		disp_id = <1>;
		default_ifmt = "RGB24";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ipu1_1>;
		status = "okay";
	};
	
		backlight {
                compatible = "pwm-backlight";
                pwms = <&pwm3 0 5000000>;
                brightness-levels = <0  1  2  3  4  5  6  7  8  9

             10 11 12 13 14 15 16 17 18 19

             20 21 22 23 24 25 26 27 28 29

             30 31 32 33 34 35 36 37 38 39

             40 41 42 43 44 45 46 47 48 49

             50 51 52 53 54 55 56 57 58 59

             60 61 62 63 64 65 66 67 68 69

             70 71 72 73 74 75 76 77 78 79

             80 81 82 83 84 85 86 87 88 89

             90 91 92 93 94 95 96 97 98 99

            100>;
                default-brightness-level = <100>;
        };
	
		pwrfail {
		compatible = "fsl";
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_val_pwrfail>;
		gpios = <&gpio2 10>; // PWRFAIL
		input;
	};
	
		bcmdhd_wlan_0: bcmdhd_wlan@0 {
		compatible = "android,bcmdhd_wlan";
        wlreg_on-supply = <&wlreg_on>;
    };
    
		sound-sgtl5000 {
		audio-codec = <&sgtl5000>;
		audio-routing =
			"MIC_IN", "Mic Jack",
			"Mic Jack", "Mic Bias",
			"Headphone Jack", "HP_OUT";
		compatible = "fsl,imx-audio-sgtl5000";
		model = "On-board Codec";
		mux-ext-port = <5>;
		mux-int-port = <1>;
		ssi-controller = <&ssi1>;
	};


};

&iomuxc {

		pinctrl-names = "default";

		ipu1 {
			pinctrl_ipu1_1: ipu1grp-1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_A16__IPU1_DI1_DISP_CLK      0x10
				MX6QDL_PAD_EIM_DA10__IPU1_DI1_PIN15        0x10
				MX6QDL_PAD_EIM_DA11__IPU1_DI1_PIN02        0x10
				MX6QDL_PAD_EIM_DA12__IPU1_DI1_PIN03        0x10
				MX6QDL_PAD_EIM_DA14__IPU1_DI1_D1_CS        0x10
//				MX6QDL_PAD_EIM_DA13__IPU1_DI1_D0_CS        0x10

				MX6QDL_PAD_EIM_DA9__IPU1_DISP1_DATA00  	   0x10
				MX6QDL_PAD_EIM_DA8__IPU1_DISP1_DATA01      0x10
				MX6QDL_PAD_EIM_DA7__IPU1_DISP1_DATA02      0x10
				MX6QDL_PAD_EIM_DA6__IPU1_DISP1_DATA03      0x10
				MX6QDL_PAD_EIM_DA5__IPU1_DISP1_DATA04      0x10
				MX6QDL_PAD_EIM_DA4__IPU1_DISP1_DATA05      0x10
				MX6QDL_PAD_EIM_DA3__IPU1_DISP1_DATA06      0x10
				MX6QDL_PAD_EIM_DA2__IPU1_DISP1_DATA07      0x10

				MX6QDL_PAD_EIM_DA1__IPU1_DISP1_DATA08      0x10
				MX6QDL_PAD_EIM_DA0__IPU1_DISP1_DATA09      0x10
				MX6QDL_PAD_EIM_EB1__IPU1_DISP1_DATA10      0x10
				MX6QDL_PAD_EIM_EB0__IPU1_DISP1_DATA11      0x10
				MX6QDL_PAD_EIM_A17__IPU1_DISP1_DATA12      0x10
				MX6QDL_PAD_EIM_A18__IPU1_DISP1_DATA13      0x10
				MX6QDL_PAD_EIM_A19__IPU1_DISP1_DATA14      0x10
				MX6QDL_PAD_EIM_A20__IPU1_DISP1_DATA15      0x10

				MX6QDL_PAD_EIM_A21__IPU1_DISP1_DATA16      0x10
				MX6QDL_PAD_EIM_A22__IPU1_DISP1_DATA17      0x10
				MX6QDL_PAD_EIM_A23__IPU1_DISP1_DATA18      0x10
				MX6QDL_PAD_EIM_A24__IPU1_DISP1_DATA19      0x10
				MX6QDL_PAD_EIM_D31__IPU1_DISP1_DATA20      0x10
				MX6QDL_PAD_EIM_D30__IPU1_DISP1_DATA21      0x10
				MX6QDL_PAD_EIM_D26__IPU1_DISP1_DATA22      0x10
				MX6QDL_PAD_EIM_D27__IPU1_DISP1_DATA23      0x10
			>;
		};
	}; // ipu1

		
		enet {
			pinctrl_enet_ar8035: ar8035 {
			fsl,pins = <
				MX6QDL_PAD_ENET_MDIO__ENET_MDIO		0x1b8b0
				MX6QDL_PAD_ENET_MDC__ENET_MDC		0x1b0b0
				/* AR8035 reset */
				MX6QDL_PAD_KEY_ROW4__GPIO4_IO15		0x130b0
				/* AR8035 interrupt */
				MX6QDL_PAD_DI0_PIN2__GPIO4_IO18		0x80000000
				/* GPIO16 -> AR8035 25MHz */
				MX6QDL_PAD_GPIO_16__ENET_REF_CLK	0xc0000000
				MX6QDL_PAD_RGMII_TXC__RGMII_TXC		0x80000000
				MX6QDL_PAD_RGMII_TD0__RGMII_TD0		0x1b030
				MX6QDL_PAD_RGMII_TD1__RGMII_TD1		0x1b030
				MX6QDL_PAD_RGMII_TD2__RGMII_TD2		0x1b030
				MX6QDL_PAD_RGMII_TD3__RGMII_TD3		0x1b030
				MX6QDL_PAD_RGMII_TX_CTL__RGMII_TX_CTL	0x1b030
				/* AR8035 CLK_25M --> ENET_REF_CLK (V22) */
				MX6QDL_PAD_ENET_REF_CLK__ENET_TX_CLK	0x0a0b1
				/* AR8035 pin strapping: IO voltage: pull up */
				MX6QDL_PAD_RGMII_RXC__RGMII_RXC		0x1b030
				/* AR8035 pin strapping: PHYADDR#0: pull down */
				MX6QDL_PAD_RGMII_RD0__RGMII_RD0		0x13030
				/* AR8035 pin strapping: PHYADDR#1: pull down */
				MX6QDL_PAD_RGMII_RD1__RGMII_RD1		0x13030
				/* AR8035 pin strapping: MODE#1: pull up */
				MX6QDL_PAD_RGMII_RD2__RGMII_RD2		0x1b030
				/* AR8035 pin strapping: MODE#3: pull up */
				MX6QDL_PAD_RGMII_RD3__RGMII_RD3		0x1b030
				/* AR8035 pin strapping: MODE#0: pull down */
				MX6QDL_PAD_RGMII_RX_CTL__RGMII_RX_CTL	0x13030

				MX6QDL_PAD_ENET_CRS_DV__GPIO1_IO25	0x03000
				MX6QDL_PAD_ENET_RXD0__GPIO1_IO27	0x03000
				MX6QDL_PAD_ENET_RXD1__GPIO1_IO26	0x03000
			>;
		};
	};
	
			
		ais {
			pinctrl_ais_usbh1_vbus: ais-usbh1-vbus {
			fsl,pins = <MX6QDL_PAD_GPIO_0__GPIO1_IO00 0x4001b0b0>;
		};
		
			pinctrl_ais_usbotg_vbus: ais-usbotg-vbus {
			fsl,pins = <MX6QDL_PAD_EIM_D22__GPIO3_IO22 0x4001b0b0>;
		};
		
			pinctrl_ais_usdhc2_aux: ais-usdhc2-aux {
			fsl,pins = <
				MX6QDL_PAD_GPIO_4__GPIO1_IO04    0x1f071
			>;
		};

		
			pinctrl_ais_usdhc2: ais-usdhc2 {
			fsl,pins = <
				MX6QDL_PAD_SD2_CMD__SD2_CMD    0x17059
				MX6QDL_PAD_SD2_CLK__SD2_CLK    0x10059
				MX6QDL_PAD_SD2_DAT0__SD2_DATA0 0x17059
				MX6QDL_PAD_SD2_DAT1__SD2_DATA1 0x17059
				MX6QDL_PAD_SD2_DAT2__SD2_DATA2 0x17059
				MX6QDL_PAD_SD2_DAT3__SD2_DATA3 0x17059
			>;
		};
		
			pinctrl_ais_uart1: ais-uart1 {
			fsl,pins = <
				MX6QDL_PAD_CSI0_DAT10__UART1_TX_DATA	0x1b0b1
				MX6QDL_PAD_CSI0_DAT11__UART1_RX_DATA	0x1b0b1
			>;
		};
		
			pinctrl_ais_uart2: ais-uart2 {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT7__UART2_TX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_DAT4__UART2_RX_DATA	0x1b0b1
				MX6QDL_PAD_SD4_DAT5__UART2_RTS_B    0x1b0b0 /*RTS*/
				MX6QDL_PAD_SD4_DAT6__UART2_CTS_B    0x1b0b0 /*CTS*/
			>;
		};

			pinctrl_ais_uart3: ais-uart3 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D24__UART3_TX_DATA	0x1b0b1
				MX6QDL_PAD_EIM_D25__UART3_RX_DATA	0x1b0b1
			>;
		};
		
			pinctrl_ais_i2c1: ais-i2c1 {
			fsl,pins = <
				MX6QDL_PAD_EIM_D21__I2C1_SCL 0x4000a0b1 /*0x40000838 - old value*/
				MX6QDL_PAD_EIM_D28__I2C1_SDA 0x4000a0b1
			>;
		};
		
			pinctrl_ais_i2c2: ais-i2c2 {
			fsl,pins = <
				MX6QDL_PAD_KEY_COL3__I2C2_SCL 0x4001b8b1
				MX6QDL_PAD_KEY_ROW3__I2C2_SDA 0x4001b8b1
			>;
		};

			pinctrl_wifi_wlreg: wifi-wlreg {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT9__GPIO4_IO30	0x30
				>;
			};
		
		
		    pinctrl_wifi_btreg: wifi-btreg {
			fsl,pins = <
				MX6QDL_PAD_SD3_DAT6__GPIO6_IO18 	0x30
			>;

		};
		
		
		
		
		
		
			pinctrl_usdhc3: usdhc3grp {
			fsl,pins = <
				MX6QDL_PAD_SD3_CMD__SD3_CMD    0x17059
				MX6QDL_PAD_SD3_CLK__SD3_CLK    0x10059
				MX6QDL_PAD_SD3_DAT0__SD3_DATA0 0x17059
				MX6QDL_PAD_SD3_DAT1__SD3_DATA1 0x17059
				MX6QDL_PAD_SD3_DAT2__SD3_DATA2 0x17059
				MX6QDL_PAD_SD3_DAT3__SD3_DATA3 0x17059
				>;
			};
			
			pinctrl_val_pwrfail: VAL-pwrfail {
            fsl,pins = <
                MX6QDL_PAD_SD4_DAT2__GPIO2_IO10     0x1b030
            >;
        };
        		pinctrl_ais_sgtl5000: ais-sgtl5000 {
			fsl,pins = <
				MX6QDL_PAD_DISP0_DAT19__AUD5_RXD 0x130b0 /*brk*/
				MX6QDL_PAD_KEY_COL0__AUD5_TXC 0x130b0 /*ok*/
				MX6QDL_PAD_KEY_ROW0__AUD5_TXD 0x110b0 /*brk*/
				MX6QDL_PAD_KEY_COL1__AUD5_TXFS 0x130b0 /*ok*/
				MX6QDL_PAD_GPIO_5__CCM_CLKO1 0x130b0
			>;
		};
		
				pinctrl_pwm3: pwm3grp {
			fsl,pins = <
				MX6QDL_PAD_SD4_DAT1__PWM3_OUT 0x1b0b1
			>;
		};
		
		};
}; // &iomuxc


&audmux {
	status = "okay";
};


&ssi1 {
	fsl,mode = "i2s-slave";
	status = "okay";
};

&usdhc2 {
	pinctrl-names = "default";
	pinctrl-0 = <
		&pinctrl_ais_usdhc2_aux
		&pinctrl_ais_usdhc2
	>;
	bus-width = <4>;
	/*cd-gpios = <&gpio1 4 0>;*/
	no-1-8-v;
	pm-ignore-notify;
	keep-power-in-suspend;
	enable-sdio-wakeup;
	vmmc-supply = <&reg_3p3v>;
	status = "okay";
};


&uart1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ais_uart1>;
	status = "okay";
};

&fec {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_enet_ar8035>;
	phy-mode = "rgmii";
	phy-reset-duration = <2>;
	phy-reset-gpios = <&gpio4 15 0>;
	status = "okay";
};

&usbh1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ais_usbh1_vbus>;
	vbus-supply = <&reg_usbh1_vbus>;
	status = "okay";
};

&usbotg {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ais_usbotg_vbus>;
	vbus-supply = <&reg_usbotg_vbus>;
	status = "okay";
	
};

&i2c1 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ais_i2c1>;
	status = "okay";
	
	rtc: pcf8523@68 {
		compatible = "nxp,pcf8523";
		reg = <0x68>;
	};
	
	sgtl5000: sgtl5000@0a {
		clocks = <&clks IMX6QDL_CLK_CKO>;
		compatible = "fsl,sgtl5000";
		pinctrl-names = "default";
		pinctrl-0 = <&pinctrl_ais_sgtl5000>;
		reg = <0x0a>;
		VDDA-supply = <&reg_3p3v>;
		VDDIO-supply = <&reg_3p3v>;
	};
};


&i2c2 {
	clock-frequency = <100000>;
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ais_i2c2>;
	status = "okay";
	
};


&usdhc3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_usdhc3>;
	enable-sdio-wakeup;
	max-frequency = <25000000>;
	wifi-host;
	status = "okay";
};

&pwm2 {
        pinctrl-names = "default";
        status = "okay";
};

&pwm3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_pwm3>;
        status = "okay";
	/*backlight*/
};

&uart2 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ais_uart2>;
	fsl,uart-has-rtscts;
	status = "okay";
};

&uart3 {
	pinctrl-names = "default";
	pinctrl-0 = <&pinctrl_ais_uart3>;
	status = "okay";
};
