-- ==============================================================
-- Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC v2020.1.1 (64-bit)
-- Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-- ==============================================================
library ieee; 
use ieee.std_logic_1164.all; 
use ieee.std_logic_unsigned.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_Actsc4_rom is 
    generic(
             DWIDTH     : integer := 17; 
             AWIDTH     : integer := 7; 
             MEM_SIZE    : integer := 128
    ); 
    port (
          addr0      : in std_logic_vector(AWIDTH-1 downto 0); 
          ce0       : in std_logic; 
          q0         : out std_logic_vector(DWIDTH-1 downto 0);
          clk       : in std_logic
    ); 
end entity; 


architecture rtl of StreamingFCLayer_Batch_4_Matrix_Vector_Actsc4_rom is 

signal addr0_tmp : std_logic_vector(AWIDTH-1 downto 0); 
type mem_array is array (0 to MEM_SIZE-1) of std_logic_vector (DWIDTH-1 downto 0); 
signal mem : mem_array := (
    0 => "11111111000011010", 1 => "00000000100101011", 
    2 => "00001000000110110", 3 => "00000010100010011", 
    4 => "11111010000011100", 5 => "11111110101111001", 
    6 => "00001000010001001", 7 => "00000000100010111", 
    8 => "00000000000000001", 9 => "11001001000011011", 
    10 => "00000000011110010", 11 => "00000100011000011", 
    12 => "00001011100100010", 13 => "11110011100000111", 
    14 => "11111111111001001", 15 => "11111110100011100", 
    16 => "00000011010101000", 17 => "00000001001101000", 
    18 => "11111110001101010", 19 => "11111111101101110", 
    20 => "11111001101110010", 21 => "11111111011010010", 
    22 => "11111110101101010", 23 => "11111110110111011", 
    24 => "00000111111011000", 25 => "00001001101000001", 
    26 => "11111100110110111", 27 => "01111110000000001", 
    28 => "11111111001000000", 29 => "00000001001000011", 
    30 => "00000010011111010", 31 => "00001000011011011", 
    32 => "11111010110110001", 33 => "11110000011011111", 
    34 => "11111110100110100", 35 => "00000000111111001", 
    36 => "00000010110011110", 37 => "00000001010111110", 
    38 => "00001111000101010", 39 => "00000000000010001", 
    40 => "00000011100010101", 41 => "11110111000100001", 
    42 => "11111000010000110", 43 => "11111111111010010", 
    44 => "00000110110011101", 45 => "00000000101011010", 
    46 => "11111101101101001", 47 => "00000110111010111", 
    48 => "11111111010010100", 49 => "00000001101111111", 
    50 => "00010110111000010", 51 => "01010101010100111", 
    52 => "00000000000000110", 53 => "00000110100001100", 
    54 => "11111111000011001", 55 => "00000000000101101", 
    56 => "00001011111101001", 57 => "00001011101010011", 
    58 => "11111100111011000", 59 => "11111111101000111", 
    60 => "11111100101000001", 61 => "11111111001101110", 
    62 => "11111000011110110", 63 => "00000000100110111", 
    64 => "00000100010110011", 65 => "11110011101001011", 
    66 => "00000000100101110", 67 => "11111100101101011", 
    68 => "11111110101110110", 69 => "11111000011111111", 
    70 => "11111111111110011", 71 => "00000000000101110", 
    72 => "00000001110000011", 73 => "00000100111011010", 
    74 => "00000000001011011", 75 => "11111101011101100", 
    76 => "11111110001011001", 77 => "11111111001100111", 
    78 => "00000000000110011", 79 => "11100001011111000", 
    80 => "00000000111111100", 81 => "00000000010101100", 
    82 => "11111111011000010", 83 => "11111101100110000", 
    84 => "11111111111000000", 85 => "11110010001110011", 
    86 => "11110010110101001", 87 => "00000100000111100", 
    88 => "00000100100010100", 89 => "11111110101110110", 
    90 => "11111110001000110", 91 => "00000001010000000", 
    92 => "11111110000010110", 93 => "11111110100101010", 
    94 => "00000111001110101", 95 => "11111110101101101", 
    96 => "11111111100110001", 97 => "11111110011001111", 
    98 => "00000000100111000", 99 => "11110010111010100", 
    100 => "11111000101100001", 101 => "11111110111001010", 
    102 => "11111111001101110", 103 => "00001000001100011", 
    104 => "00000010000110001", 105 => "11110111101011000", 
    106 => "11111110101010000", 107 => "11000101110101100", 
    108 => "00000011001111011", 109 => "11111000101011010", 
    110 => "11111111001010100", 111 => "00000000111111010", 
    112 => "00000000100010001", 113 => "11101111011001011", 
    114 => "11111111111011100", 115 => "00000000011100100", 
    116 => "11111111110000001", 117 => "11111111101100001", 
    118 => "11110010010111101", 119 => "00000000010100100", 
    120 => "11111100011111010", 121 => "00000000000011100", 
    122 => "00001100110011000", 123 => "00001000111000000", 
    124 => "00000000000001001", 125 => "11111111101110011", 
    126 => "11111111011100010", 127 => "11111110101110011" );


begin 


memory_access_guard_0: process (addr0) 
begin
      addr0_tmp <= addr0;
--synthesis translate_off
      if (CONV_INTEGER(addr0) > mem_size-1) then
           addr0_tmp <= (others => '0');
      else 
           addr0_tmp <= addr0;
      end if;
--synthesis translate_on
end process;

p_rom_access: process (clk)  
begin 
    if (clk'event and clk = '1') then
        if (ce0 = '1') then 
            q0 <= mem(CONV_INTEGER(addr0_tmp)); 
        end if;
    end if;
end process;

end rtl;

Library IEEE;
use IEEE.std_logic_1164.all;

entity StreamingFCLayer_Batch_4_Matrix_Vector_Actsc4 is
    generic (
        DataWidth : INTEGER := 17;
        AddressRange : INTEGER := 128;
        AddressWidth : INTEGER := 7);
    port (
        reset : IN STD_LOGIC;
        clk : IN STD_LOGIC;
        address0 : IN STD_LOGIC_VECTOR(AddressWidth - 1 DOWNTO 0);
        ce0 : IN STD_LOGIC;
        q0 : OUT STD_LOGIC_VECTOR(DataWidth - 1 DOWNTO 0));
end entity;

architecture arch of StreamingFCLayer_Batch_4_Matrix_Vector_Actsc4 is
    component StreamingFCLayer_Batch_4_Matrix_Vector_Actsc4_rom is
        port (
            clk : IN STD_LOGIC;
            addr0 : IN STD_LOGIC_VECTOR;
            ce0 : IN STD_LOGIC;
            q0 : OUT STD_LOGIC_VECTOR);
    end component;



begin
    StreamingFCLayer_Batch_4_Matrix_Vector_Actsc4_rom_U :  component StreamingFCLayer_Batch_4_Matrix_Vector_Actsc4_rom
    port map (
        clk => clk,
        addr0 => address0,
        ce0 => ce0,
        q0 => q0);

end architecture;


