#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:45 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Thu Nov 18 15:27:16 2021
# Process ID: 20344
# Current directory: C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.runs/synth_1
# Command line: vivado.exe -log calculator_board.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source calculator_board.tcl
# Log file: C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.runs/synth_1/calculator_board.vds
# Journal file: C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source calculator_board.tcl -notrace
Command: synth_design -top calculator_board -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 25660
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'calculator_board' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/calculator_board.vhd:25]
INFO: [Synth 8-638] synthesizing module 'button_pressed' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/button_pressed.vhd:17]
INFO: [Synth 8-638] synthesizing module 'debounce_control' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/debounce_control.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'debounce_control' (1#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/debounce_control.vhd:22]
INFO: [Synth 8-638] synthesizing module 'sticky_counter' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/sticky_counter.vhd:19]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'sticky_counter' (2#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/sticky_counter.vhd:19]
INFO: [Synth 8-638] synthesizing module '\reg ' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/reg.vhd:15]
	Parameter N bound to: 1 - type: integer 
INFO: [Synth 8-256] done synthesizing module '\reg ' (3#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/reg.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'button_pressed' (4#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/button_pressed.vhd:17]
INFO: [Synth 8-638] synthesizing module 'calc_control' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/calc_control.vhd:22]
INFO: [Synth 8-256] done synthesizing module 'calc_control' (5#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/calc_control.vhd:22]
INFO: [Synth 8-638] synthesizing module 'data_path' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/data_path.vhd:21]
INFO: [Synth 8-638] synthesizing module 'bcd_counter' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/bcd_counter.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'bcd_counter' (6#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/bcd_counter.vhd:18]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized0' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/reg.vhd:15]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized0' (6#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/reg.vhd:15]
INFO: [Synth 8-638] synthesizing module 'addsub' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter4_starters/addsub.vhd:18]
	Parameter N bound to: 4 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'addsub' (7#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter4_starters/addsub.vhd:18]
INFO: [Synth 8-638] synthesizing module 'reg__parameterized1' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/reg.vhd:15]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'reg__parameterized1' (7#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter5_starters/reg.vhd:15]
INFO: [Synth 8-638] synthesizing module 'mux' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter4_starters/mux.vhd:14]
	Parameter N bound to: 6 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'mux' (8#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter4_starters/mux.vhd:14]
INFO: [Synth 8-256] done synthesizing module 'data_path' (9#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/data_path.vhd:21]
INFO: [Synth 8-638] synthesizing module 'display_encoder' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter3_starters/display_encoder.vhd:17]
INFO: [Synth 8-638] synthesizing module 'bintobcd' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter3_starters/bintobcd.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'bintobcd' (10#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter3_starters/bintobcd.vhd:17]
INFO: [Synth 8-638] synthesizing module 'bcdtoseg' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter3_starters/bcdtoseg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'bcdtoseg' (11#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter3_starters/bcdtoseg.vhd:11]
INFO: [Synth 8-256] done synthesizing module 'display_encoder' (12#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter3_starters/display_encoder.vhd:17]
INFO: [Synth 8-638] synthesizing module 'multiple_display_driver' [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter3_starters/multiple_display_driver.vhd:17]
INFO: [Synth 8-226] default block is never used [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter3_starters/multiple_display_driver.vhd:55]
INFO: [Synth 8-256] done synthesizing module 'multiple_display_driver' (13#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter3_starters/multiple_display_driver.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'calculator_board' (14#1) [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/sources_1/imports/chapter6_starters/calculator_board.vhd:25]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.004 . Memory (MB): peak = 999.855 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:14]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:14]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[1]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:15]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:15]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:16]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:16]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[2]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:17]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:17]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:18]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:18]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[3]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:19]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:19]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:20]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:20]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[4]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:21]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:21]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:22]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:22]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'sw[5]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:23]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:23]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:47]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:47]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[0]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:48]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:48]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:49]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:49]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[1]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:50]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:50]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:51]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:51]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[2]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:52]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:52]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:53]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:53]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[3]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:54]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:54]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:55]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:55]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[4]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:56]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:56]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:57]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:57]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
WARNING: [Vivado 12-584] No ports matched 'led[5]'. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:58]
CRITICAL WARNING: [Common 17-55] 'set_property' expects at least one object. [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc:58]
Resolution: If [get_<value>] was used to populate the object, check to make sure this command returns at least one valid object.
Finished Parsing XDC File [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.srcs/constrs_1/imports/Downloads/Basys3_Master.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/calculator_board_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/calculator_board_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 999.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:16 ; elapsed = 00:00:16 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   3 Input    5 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 8     
+---Registers : 
	                6 Bit    Registers := 1     
	                4 Bit    Registers := 9     
	                3 Bit    Registers := 5     
	                1 Bit    Registers := 10    
+---Muxes : 
	  14 Input    7 Bit        Muxes := 1     
	   4 Input    7 Bit        Muxes := 1     
	   2 Input    6 Bit        Muxes := 1     
	   2 Input    5 Bit        Muxes := 2     
	   2 Input    4 Bit        Muxes := 11    
	   3 Input    4 Bit        Muxes := 2     
	   4 Input    4 Bit        Muxes := 2     
	   2 Input    3 Bit        Muxes := 21    
	   6 Input    3 Bit        Muxes := 5     
	   3 Input    3 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 10    
	   3 Input    2 Bit        Muxes := 1     
	   2 Input    1 Bit        Muxes := 16    
	   6 Input    1 Bit        Muxes := 10    
	   3 Input    1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:18 ; elapsed = 00:00:19 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:27 ; elapsed = 00:00:28 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:33 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |     4|
|3     |LUT1   |     6|
|4     |LUT2   |    22|
|5     |LUT3   |     2|
|6     |LUT4   |    27|
|7     |LUT5   |    25|
|8     |LUT6   |    49|
|9     |MUXF7  |     2|
|10    |FDCE   |    83|
|11    |IBUF   |     7|
|12    |OBUF   |    11|
+------+-------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 999.855 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 999.855 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:34 . Memory (MB): peak = 999.855 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 999.855 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 6 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 999.855 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
48 Infos, 22 Warnings, 22 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:40 ; elapsed = 00:00:42 . Memory (MB): peak = 999.855 ; gain = 0.000
INFO: [runtcl-6] Synthesis results are not added to the cache due to CRITICAL_WARNING
INFO: [Common 17-1381] The checkpoint 'C:/Users/zande/Documents/universiteit/digitale electronica/digel/w6/w6.runs/synth_1/calculator_board.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file calculator_board_utilization_synth.rpt -pb calculator_board_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Thu Nov 18 15:28:01 2021...
