0.7
2020.2
Oct 19 2021
03:16:22
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.sim/sim_1/behav/xsim/glbl.v,1634335545,verilog,,,,glbl,,uvm,,,,,,
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/adder.sv,1668651218,systemVerilog,,C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/adder_testbench.sv,,adder,,uvm,,,,,,
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/adder_testbench.sv,1668832731,systemVerilog,,,,adder_testbench,,uvm,,,,,,
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/flopr.sv,1668643134,systemVerilog,,C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/flopr_testbench.sv,,flopr,,uvm,,,,,,
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/flopr_testbench.sv,1668654478,systemVerilog,,,,flopr_testbench,,uvm,,,,,,
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/mux2.sv,1668644146,systemVerilog,,C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/mux2_testbench.sv,,mux2,,uvm,,,,,,
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/mux2_testbench.sv,1668655736,systemVerilog,,,,mux2_testbench,,uvm,,,,,,
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/regfile.sv,1668598320,systemVerilog,,C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/regfile_testbench_2.sv,,regfile,,uvm,,,,,,
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/regfile_testbench.sv,1668598325,systemVerilog,,,,regfile_testbench,,uvm,,,,,,
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/regfile_testbench_2.sv,1668940794,systemVerilog,,,,regfile_testbench_2,,uvm,,,,,,
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/signext.sv,1668642809,systemVerilog,,C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/signext_testbench.sv,,signext,,uvm,,,,,,
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/signext_testbench.sv,1668653889,systemVerilog,,,,signext_testbench,,uvm,,,,,,
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/sl2.sv,1668642824,systemVerilog,,C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/sl2_testbench.sv,,sl2,,uvm,,,,,,
C:/Users/floss/CS21_HDL_Lab1/CS21_HDL_Lab1.srcs/sources_1/new/sl2_testbench.sv,1668652393,systemVerilog,,,,sl2_testbench,,uvm,,,,,,
