<stg><name>solve</name>


<trans_list>

<trans id="265" from="1" to="2">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="266" from="2" to="3">
<condition id="46">
<or_exp><and_exp><literal name="tmp_2" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="267" from="3" to="4">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="268" from="4" to="5">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="269" from="5" to="2">
<condition id="50">
<or_exp><and_exp><literal name="tmp_15_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="270" from="5" to="6">
<condition id="51">
<or_exp><and_exp><literal name="tmp_15_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="272" from="6" to="7">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="273" from="7" to="8">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="274" from="8" to="9">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="275" from="9" to="10">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="276" from="10" to="11">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="277" from="11" to="12">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="278" from="12" to="13">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="279" from="13" to="14">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="280" from="14" to="15">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="281" from="15" to="16">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="282" from="16" to="17">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="283" from="17" to="18">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="284" from="18" to="2">
<condition id="66">
<or_exp><and_exp><literal name="p_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="285" from="18" to="19">
<condition id="68">
<or_exp><and_exp><literal name="p_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="286" from="19" to="20">
<condition id="69">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="287" from="20" to="21">
<condition id="71">
<or_exp><and_exp><literal name="tmp_17_i" val="0"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="288" from="20" to="23">
<condition id="70">
<or_exp><and_exp><literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="290" from="21" to="22">
<condition id="73">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="291" from="22" to="19">
<condition id="75">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="293" from="23" to="24">
<condition id="77">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="294" from="24" to="25">
<condition id="78">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="295" from="25" to="26">
<condition id="79">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="296" from="26" to="27">
<condition id="80">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="297" from="27" to="28">
<condition id="81">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="298" from="28" to="29">
<condition id="82">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="299" from="29" to="30">
<condition id="83">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="300" from="30" to="31">
<condition id="84">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="301" from="31" to="32">
<condition id="85">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="302" from="32" to="33">
<condition id="86">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="303" from="33" to="34">
<condition id="87">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="304" from="34" to="35">
<condition id="88">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="305" from="35" to="2">
<condition id="90">
<or_exp><and_exp><literal name="p_i1" val="1"/>
</and_exp></or_exp>
</condition>
</trans>

<trans id="306" from="35" to="19">
<condition id="92">
<or_exp><and_exp><literal name="p_i1" val="0"/>
</and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="8" bw="36" op_0_bw="36">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:0  %avail_V_load = load i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name="avail_V_load"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="9" bw="35" op_0_bw="35" op_1_bw="36" op_2_bw="32" op_3_bw="32">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:1  %tmp_7 = call i35 @_ssdm_op_PartSelect.i35.i36.i32.i32(i36 %avail_V_load, i32 1, i32 35)

]]></node>
<StgValue><ssdm name="tmp_7"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="10" bw="36" op_0_bw="36" op_1_bw="35" op_2_bw="1">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:2  %avail_V_assign = call i36 @_ssdm_op_BitConcatenate.i36.i35.i1(i35 %tmp_7, i1 false)

]]></node>
<StgValue><ssdm name="avail_V_assign"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="11" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:3  store i36 %avail_V_assign, i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="12" bw="0" op_0_bw="0">
<![CDATA[
_ZlsILi36ELb0EE11ap_int_baseIXT_EXT0_EXleT_Li64EEERKS1_i.exit:4  br label %step.exit

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="41" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="14" bw="8" op_0_bw="8">
<![CDATA[
step.exit:0  %side_V_load = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load"/></StgValue>
</operation>

<operation id="42" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="15" bw="16" op_0_bw="8">
<![CDATA[
step.exit:1  %lhs_V = zext i8 %side_V_load to i16

]]></node>
<StgValue><ssdm name="lhs_V"/></StgValue>
</operation>

<operation id="43" st_id="2" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="16" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
step.exit:2  %r_V = mul i16 %lhs_V, %lhs_V

]]></node>
<StgValue><ssdm name="r_V"/></StgValue>
</operation>

<operation id="44" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="17" bw="8" op_0_bw="8">
<![CDATA[
step.exit:3  %cp_V_load = load i8* @cp_V, align 1

]]></node>
<StgValue><ssdm name="cp_V_load"/></StgValue>
</operation>

<operation id="45" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="18" bw="16" op_0_bw="8">
<![CDATA[
step.exit:4  %tmp_cast = zext i8 %cp_V_load to i16

]]></node>
<StgValue><ssdm name="tmp_cast"/></StgValue>
</operation>

<operation id="46" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="19" bw="1" op_0_bw="16" op_1_bw="16">
<![CDATA[
step.exit:5  %tmp_2 = icmp ult i16 %tmp_cast, %r_V

]]></node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="20" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
step.exit:6  br i1 %tmp_2, label %0, label %4

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp><literal name="tmp_2" val="0"/>
</and_exp></or_exp>
</condition>

<node id="178" bw="0">
<![CDATA[
:0  ret void

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="49" st_id="3" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0">
<![CDATA[
:0  call fastcc void @down() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="50" st_id="4" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="22" bw="0" op_0_bw="0">
<![CDATA[
:0  call fastcc void @down() nounwind

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="51" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="23" bw="8" op_0_bw="8">
<![CDATA[
:1  %side_V_load_3 = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load_3"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="24" bw="16" op_0_bw="8">
<![CDATA[
:2  %lhs_V_3 = zext i8 %side_V_load_3 to i16

]]></node>
<StgValue><ssdm name="lhs_V_3"/></StgValue>
</operation>

<operation id="53" st_id="5" stage="1" lat="1">
<core>Mul</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="25" bw="16" op_0_bw="16" op_1_bw="16">
<![CDATA[
:3  %r_V_5 = mul i16 %lhs_V_3, %lhs_V_3

]]></node>
<StgValue><ssdm name="r_V_5"/></StgValue>
</operation>

<operation id="54" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="26" bw="8" op_0_bw="8">
<![CDATA[
:4  %cp_V_load_1 = load i8* @cp_V, align 1

]]></node>
<StgValue><ssdm name="cp_V_load_1"/></StgValue>
</operation>

<operation id="55" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="27" bw="17" op_0_bw="8">
<![CDATA[
:5  %tmp_i_cast = zext i8 %cp_V_load_1 to i17

]]></node>
<StgValue><ssdm name="tmp_i_cast"/></StgValue>
</operation>

<operation id="56" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="28" bw="17" op_0_bw="16">
<![CDATA[
:6  %tmp_i_cast_16 = zext i16 %r_V_5 to i17

]]></node>
<StgValue><ssdm name="tmp_i_cast_16"/></StgValue>
</operation>

<operation id="57" st_id="5" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="29" bw="1" op_0_bw="17" op_1_bw="17">
<![CDATA[
:7  %tmp_15_i = icmp eq i17 %tmp_i_cast, %tmp_i_cast_16

]]></node>
<StgValue><ssdm name="tmp_15_i"/></StgValue>
</operation>

<operation id="58" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="30" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:8  br i1 %tmp_15_i, label %step.exit, label %1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="59" st_id="5" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_15_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="32" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %left_V = add i8 %cp_V_load_1, -1

]]></node>
<StgValue><ssdm name="left_V"/></StgValue>
</operation>

<operation id="60" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_15_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="34" bw="9" op_0_bw="8">
<![CDATA[
:2  %tmp_tr_i_i = sext i8 %left_V to i9

]]></node>
<StgValue><ssdm name="tmp_tr_i_i"/></StgValue>
</operation>

<operation id="61" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_15_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="35" bw="9" op_0_bw="8">
<![CDATA[
:3  %tmp_tr_i_i_17 = zext i8 %side_V_load_3 to i9

]]></node>
<StgValue><ssdm name="tmp_tr_i_i_17"/></StgValue>
</operation>

<operation id="62" st_id="5" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp><literal name="tmp_15_i" val="0"/>
</and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_i_i1 = sdiv i9 %tmp_tr_i_i, %tmp_tr_i_i_17

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="63" st_id="6" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="33" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:1  %up_V = sub i8 %cp_V_load_1, %side_V_load_3

]]></node>
<StgValue><ssdm name="up_V"/></StgValue>
</operation>

<operation id="64" st_id="6" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_i_i1 = sdiv i9 %tmp_tr_i_i, %tmp_tr_i_i_17

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="65" st_id="6" stage="11" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %r_V_8 = udiv i8 %cp_V_load_1, %side_V_load_3

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="66" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="57" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:25  %tmp_26 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %up_V, i32 7)

]]></node>
<StgValue><ssdm name="tmp_26"/></StgValue>
</operation>

<operation id="67" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="58" bw="64" op_0_bw="8">
<![CDATA[
:26  %tmp_i23_i_i = zext i8 %up_V to i64

]]></node>
<StgValue><ssdm name="tmp_i23_i_i"/></StgValue>
</operation>

<operation id="68" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="59" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %pp_tile_V_addr_2 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i23_i_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_2"/></StgValue>
</operation>

<operation id="69" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="6">
<![CDATA[
:28  %tile_V_1 = load i8* %pp_tile_V_addr_2, align 2

]]></node>
<StgValue><ssdm name="tile_V_1"/></StgValue>
</operation>

<operation id="70" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="61" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %pp_rot_V_addr_1 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i23_i_i

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_1"/></StgValue>
</operation>

<operation id="71" st_id="6" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="2" op_0_bw="6">
<![CDATA[
:30  %rot_V_1 = load i2* %pp_rot_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="rot_V_1"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="72" st_id="7" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_i_i1 = sdiv i9 %tmp_tr_i_i, %tmp_tr_i_i_17

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="73" st_id="7" stage="10" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %r_V_8 = udiv i8 %cp_V_load_1, %side_V_load_3

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="74" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="60" bw="8" op_0_bw="6">
<![CDATA[
:28  %tile_V_1 = load i8* %pp_tile_V_addr_2, align 2

]]></node>
<StgValue><ssdm name="tile_V_1"/></StgValue>
</operation>

<operation id="75" st_id="7" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="62" bw="2" op_0_bw="6">
<![CDATA[
:30  %rot_V_1 = load i2* %pp_rot_V_addr_1, align 1

]]></node>
<StgValue><ssdm name="rot_V_1"/></StgValue>
</operation>

<operation id="76" st_id="7" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="100">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="63" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:31  %r_V_15_i = xor i2 %rot_V_1, -2

]]></node>
<StgValue><ssdm name="r_V_15_i"/></StgValue>
</operation>

<operation id="77" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="99">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="64" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:32  %tmp_s = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_1, i2 %r_V_15_i)

]]></node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="78" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="98">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="65" bw="64" op_0_bw="10">
<![CDATA[
:33  %tmp_3 = zext i10 %tmp_s to i64

]]></node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="79" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="97">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="66" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %tiles_V_addr_3 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_3

]]></node>
<StgValue><ssdm name="tiles_V_addr_3"/></StgValue>
</operation>

<operation id="80" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="95">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="4" op_0_bw="8">
<![CDATA[
:35  %tiles_V_load_2 = load i4* %tiles_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_2"/></StgValue>
</operation>

<operation id="81" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="71" bw="64" op_0_bw="8">
<![CDATA[
:39  %tmp_i2_i = zext i8 %cp_V_load_1 to i64

]]></node>
<StgValue><ssdm name="tmp_i2_i"/></StgValue>
</operation>

<operation id="82" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="72" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %pp_tile_V_addr_3 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i2_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_3"/></StgValue>
</operation>

<operation id="83" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="6">
<![CDATA[
:41  %tile_V_2 = load i8* %pp_tile_V_addr_3, align 2

]]></node>
<StgValue><ssdm name="tile_V_2"/></StgValue>
</operation>

<operation id="84" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="74" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:42  %pp_rot_V_addr_2 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i2_i

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_2"/></StgValue>
</operation>

<operation id="85" st_id="7" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="2" op_0_bw="6">
<![CDATA[
:43  %rot_V_2 = load i2* %pp_rot_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="rot_V_2"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="86" st_id="8" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_i_i1 = sdiv i9 %tmp_tr_i_i, %tmp_tr_i_i_17

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="87" st_id="8" stage="9" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %r_V_8 = udiv i8 %cp_V_load_1, %side_V_load_3

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="88" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="96">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="67" bw="4" op_0_bw="8">
<![CDATA[
:35  %tiles_V_load_2 = load i4* %tiles_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_2"/></StgValue>
</operation>

<operation id="89" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="73" bw="8" op_0_bw="6">
<![CDATA[
:41  %tile_V_2 = load i8* %pp_tile_V_addr_3, align 2

]]></node>
<StgValue><ssdm name="tile_V_2"/></StgValue>
</operation>

<operation id="90" st_id="8" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="75" bw="2" op_0_bw="6">
<![CDATA[
:43  %rot_V_2 = load i2* %pp_rot_V_addr_2, align 1

]]></node>
<StgValue><ssdm name="rot_V_2"/></StgValue>
</operation>

<operation id="91" st_id="8" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="76" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:44  %r_V_16_i = add i2 %rot_V_2, -1

]]></node>
<StgValue><ssdm name="r_V_16_i"/></StgValue>
</operation>

<operation id="92" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="77" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:45  %tmp_4 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_2, i2 %r_V_16_i)

]]></node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="93" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="78" bw="64" op_0_bw="10">
<![CDATA[
:46  %tmp_5 = zext i10 %tmp_4 to i64

]]></node>
<StgValue><ssdm name="tmp_5"/></StgValue>
</operation>

<operation id="94" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="79" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:47  %tiles_V_addr_4 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_5

]]></node>
<StgValue><ssdm name="tiles_V_addr_4"/></StgValue>
</operation>

<operation id="95" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="4" op_0_bw="8">
<![CDATA[
:48  %tiles_V_load_3 = load i4* %tiles_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_3"/></StgValue>
</operation>

<operation id="96" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="84" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:52  %tmp_6 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_2, i2 %rot_V_2)

]]></node>
<StgValue><ssdm name="tmp_6"/></StgValue>
</operation>

<operation id="97" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="85" bw="64" op_0_bw="10">
<![CDATA[
:53  %tmp_10 = zext i10 %tmp_6 to i64

]]></node>
<StgValue><ssdm name="tmp_10"/></StgValue>
</operation>

<operation id="98" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="86" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:54  %tiles_V_addr_5 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_10

]]></node>
<StgValue><ssdm name="tiles_V_addr_5"/></StgValue>
</operation>

<operation id="99" st_id="8" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="4" op_0_bw="8">
<![CDATA[
:55  %tiles_V_load_4 = load i4* %tiles_V_addr_5, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_4"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="100" st_id="9" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_i_i1 = sdiv i9 %tmp_tr_i_i, %tmp_tr_i_i_17

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="101" st_id="9" stage="8" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %r_V_8 = udiv i8 %cp_V_load_1, %side_V_load_3

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="102" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="94">
<or_exp><and_exp><literal name="tmp_26" val="0"/>
</and_exp></or_exp>
</condition>

<node id="68" bw="5" op_0_bw="4">
<![CDATA[
:36  %tmp_65_i_i_cast = zext i4 %tiles_V_load_2 to i5

]]></node>
<StgValue><ssdm name="tmp_65_i_i_cast"/></StgValue>
</operation>

<operation id="103" st_id="9" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="69" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:37  %p_5_i_i = select i1 %tmp_26, i5 -1, i5 %tmp_65_i_i_cast

]]></node>
<StgValue><ssdm name="p_5_i_i"/></StgValue>
</operation>

<operation id="104" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="70" bw="8" op_0_bw="5">
<![CDATA[
:38  %p_5_i_i_cast = sext i5 %p_5_i_i to i8

]]></node>
<StgValue><ssdm name="p_5_i_i_cast"/></StgValue>
</operation>

<operation id="105" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="80" bw="4" op_0_bw="8">
<![CDATA[
:48  %tiles_V_load_3 = load i4* %tiles_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_3"/></StgValue>
</operation>

<operation id="106" st_id="9" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="87" bw="4" op_0_bw="8">
<![CDATA[
:55  %tiles_V_load_4 = load i4* %tiles_V_addr_5, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_4"/></StgValue>
</operation>

<operation id="107" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="88" bw="9" op_0_bw="4">
<![CDATA[
:56  %tmp_26_i_cast = zext i4 %tiles_V_load_4 to i9

]]></node>
<StgValue><ssdm name="tmp_26_i_cast"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="89" bw="9" op_0_bw="8">
<![CDATA[
:57  %tmp_27_i_cast = zext i8 %p_5_i_i_cast to i9

]]></node>
<StgValue><ssdm name="tmp_27_i_cast"/></StgValue>
</operation>

<operation id="109" st_id="9" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="91" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:59  %sel_tmp3_i_not = icmp eq i9 %tmp_26_i_cast, %tmp_27_i_cast

]]></node>
<StgValue><ssdm name="sel_tmp3_i_not"/></StgValue>
</operation>

<operation id="110" st_id="9" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="92" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:60  %tmp = or i1 %tmp_26, %sel_tmp3_i_not

]]></node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="111" st_id="10" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_i_i1 = sdiv i9 %tmp_tr_i_i, %tmp_tr_i_i_17

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="112" st_id="10" stage="7" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %r_V_8 = udiv i8 %cp_V_load_1, %side_V_load_3

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="113" st_id="11" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_i_i1 = sdiv i9 %tmp_tr_i_i, %tmp_tr_i_i_17

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="114" st_id="11" stage="6" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %r_V_8 = udiv i8 %cp_V_load_1, %side_V_load_3

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="115" st_id="12" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_i_i1 = sdiv i9 %tmp_tr_i_i, %tmp_tr_i_i_17

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="5" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %r_V_8 = udiv i8 %cp_V_load_1, %side_V_load_3

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="117" st_id="13" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_i_i1 = sdiv i9 %tmp_tr_i_i, %tmp_tr_i_i_17

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="118" st_id="13" stage="4" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %r_V_8 = udiv i8 %cp_V_load_1, %side_V_load_3

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="119" st_id="14" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_i_i1 = sdiv i9 %tmp_tr_i_i, %tmp_tr_i_i_17

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="120" st_id="14" stage="3" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %r_V_8 = udiv i8 %cp_V_load_1, %side_V_load_3

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="121" st_id="15" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_i_i1 = sdiv i9 %tmp_tr_i_i, %tmp_tr_i_i_17

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="122" st_id="15" stage="2" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %r_V_8 = udiv i8 %cp_V_load_1, %side_V_load_3

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="123" st_id="16" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="36" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:4  %tmp_i_i1 = sdiv i9 %tmp_tr_i_i, %tmp_tr_i_i_17

]]></node>
<StgValue><ssdm name="tmp_i_i1"/></StgValue>
</operation>

<operation id="124" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="37" bw="8" op_0_bw="9">
<![CDATA[
:5  %r_V_6 = trunc i9 %tmp_i_i1 to i8

]]></node>
<StgValue><ssdm name="r_V_6"/></StgValue>
</operation>

<operation id="125" st_id="16" stage="1" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="38" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:6  %r_V_8 = udiv i8 %cp_V_load_1, %side_V_load_3

]]></node>
<StgValue><ssdm name="r_V_8"/></StgValue>
</operation>

<operation id="126" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="39" bw="9" op_0_bw="8">
<![CDATA[
:7  %tmp_i_i2_cast = sext i8 %r_V_6 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i2_cast"/></StgValue>
</operation>

<operation id="127" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="40" bw="9" op_0_bw="8">
<![CDATA[
:8  %tmp_60_i_i_cast = zext i8 %r_V_8 to i9

]]></node>
<StgValue><ssdm name="tmp_60_i_i_cast"/></StgValue>
</operation>

<operation id="128" st_id="16" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="41" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:9  %tmp_61_i_i = icmp eq i9 %tmp_i_i2_cast, %tmp_60_i_i_cast

]]></node>
<StgValue><ssdm name="tmp_61_i_i"/></StgValue>
</operation>

<operation id="129" st_id="16" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="42" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:10  %this_assign_i_i = select i1 %tmp_61_i_i, i8 %left_V, i8 -1

]]></node>
<StgValue><ssdm name="this_assign_i_i"/></StgValue>
</operation>

<operation id="130" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="43" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:11  %tmp_25 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %this_assign_i_i, i32 7)

]]></node>
<StgValue><ssdm name="tmp_25"/></StgValue>
</operation>

<operation id="131" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="44" bw="64" op_0_bw="8">
<![CDATA[
:12  %tmp_i_i_i = zext i8 %this_assign_i_i to i64

]]></node>
<StgValue><ssdm name="tmp_i_i_i"/></StgValue>
</operation>

<operation id="132" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="45" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %pp_tile_V_addr_1 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_1"/></StgValue>
</operation>

<operation id="133" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="6">
<![CDATA[
:14  %tile_V = load i8* %pp_tile_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="134" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="47" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %pp_rot_V_addr = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i_i

]]></node>
<StgValue><ssdm name="pp_rot_V_addr"/></StgValue>
</operation>

<operation id="135" st_id="16" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="2" op_0_bw="6">
<![CDATA[
:16  %rot_V = load i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="136" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="46" bw="8" op_0_bw="6">
<![CDATA[
:14  %tile_V = load i8* %pp_tile_V_addr_1, align 2

]]></node>
<StgValue><ssdm name="tile_V"/></StgValue>
</operation>

<operation id="137" st_id="17" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="48" bw="2" op_0_bw="6">
<![CDATA[
:16  %rot_V = load i2* %pp_rot_V_addr, align 1

]]></node>
<StgValue><ssdm name="rot_V"/></StgValue>
</operation>

<operation id="138" st_id="17" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="108">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="49" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:17  %r_V_14_i = add i2 %rot_V, 1

]]></node>
<StgValue><ssdm name="r_V_14_i"/></StgValue>
</operation>

<operation id="139" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="107">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="50" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:18  %tmp_8 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V, i2 %r_V_14_i)

]]></node>
<StgValue><ssdm name="tmp_8"/></StgValue>
</operation>

<operation id="140" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="106">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="51" bw="64" op_0_bw="10">
<![CDATA[
:19  %tmp_9 = zext i10 %tmp_8 to i64

]]></node>
<StgValue><ssdm name="tmp_9"/></StgValue>
</operation>

<operation id="141" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="105">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="52" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:20  %tiles_V_addr = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_9

]]></node>
<StgValue><ssdm name="tiles_V_addr"/></StgValue>
</operation>

<operation id="142" st_id="17" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="103">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="4" op_0_bw="8">
<![CDATA[
:21  %tiles_V_load = load i4* %tiles_V_addr, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="143" st_id="18" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="104">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="53" bw="4" op_0_bw="8">
<![CDATA[
:21  %tiles_V_load = load i4* %tiles_V_addr, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load"/></StgValue>
</operation>

<operation id="144" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="102">
<or_exp><and_exp><literal name="tmp_25" val="0"/>
</and_exp></or_exp>
</condition>

<node id="54" bw="5" op_0_bw="4">
<![CDATA[
:22  %tmp_63_i_i_cast = zext i4 %tiles_V_load to i5

]]></node>
<StgValue><ssdm name="tmp_63_i_i_cast"/></StgValue>
</operation>

<operation id="145" st_id="18" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="55" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:23  %p_i_i = select i1 %tmp_25, i5 -1, i5 %tmp_63_i_i_cast

]]></node>
<StgValue><ssdm name="p_i_i"/></StgValue>
</operation>

<operation id="146" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="56" bw="8" op_0_bw="5">
<![CDATA[
:24  %p_i_i_cast = sext i5 %p_i_i to i8

]]></node>
<StgValue><ssdm name="p_i_i_cast"/></StgValue>
</operation>

<operation id="147" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="81" bw="9" op_0_bw="4">
<![CDATA[
:49  %tmp_i3_cast = zext i4 %tiles_V_load_3 to i9

]]></node>
<StgValue><ssdm name="tmp_i3_cast"/></StgValue>
</operation>

<operation id="148" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="82" bw="9" op_0_bw="8">
<![CDATA[
:50  %tmp_23_i_cast = zext i8 %p_i_i_cast to i9

]]></node>
<StgValue><ssdm name="tmp_23_i_cast"/></StgValue>
</operation>

<operation id="149" st_id="18" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="83" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:51  %tmp_24_i = icmp eq i9 %tmp_i3_cast, %tmp_23_i_cast

]]></node>
<StgValue><ssdm name="tmp_24_i"/></StgValue>
</operation>

<operation id="150" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="90" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:58  %not_sel_tmp1_i = or i1 %tmp_24_i, %tmp_25

]]></node>
<StgValue><ssdm name="not_sel_tmp1_i"/></StgValue>
</operation>

<operation id="151" st_id="18" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="93" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:61  %p_i = and i1 %not_sel_tmp1_i, %tmp

]]></node>
<StgValue><ssdm name="p_i"/></StgValue>
</operation>

<operation id="152" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="94" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:62  br i1 %p_i, label %step.exit, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="153" st_id="19" stage="2" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1">
<![CDATA[
.preheader.i:0  %tmp_17_i = call fastcc zeroext i1 @right() nounwind

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="154" st_id="20" stage="1" lat="2">
<core></core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="96" bw="1" op_0_bw="1">
<![CDATA[
.preheader.i:0  %tmp_17_i = call fastcc zeroext i1 @right() nounwind

]]></node>
<StgValue><ssdm name="tmp_17_i"/></StgValue>
</operation>

<operation id="155" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="97" bw="8" op_0_bw="8">
<![CDATA[
.preheader.i:1  %t_V = load i8* @cp_V, align 1

]]></node>
<StgValue><ssdm name="t_V"/></StgValue>
</operation>

<operation id="156" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="98" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
.preheader.i:2  br i1 %tmp_17_i, label %3, label %2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="157" st_id="20" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="113" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:0  %left_V_1 = add i8 %t_V, -1

]]></node>
<StgValue><ssdm name="left_V_1"/></StgValue>
</operation>

<operation id="158" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="114" bw="8" op_0_bw="8">
<![CDATA[
:1  %side_V_load_4 = load i8* @side_V, align 1

]]></node>
<StgValue><ssdm name="side_V_load_4"/></StgValue>
</operation>

<operation id="159" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="116" bw="9" op_0_bw="8">
<![CDATA[
:3  %tmp_tr_i_i8 = sext i8 %left_V_1 to i9

]]></node>
<StgValue><ssdm name="tmp_tr_i_i8"/></StgValue>
</operation>

<operation id="160" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="117" bw="9" op_0_bw="8">
<![CDATA[
:4  %tmp_tr_i_i9 = zext i8 %side_V_load_4 to i9

]]></node>
<StgValue><ssdm name="tmp_tr_i_i9"/></StgValue>
</operation>

<operation id="161" st_id="20" stage="12" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp><literal name="tmp_17_i" val="1"/>
</and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_i_i2 = sdiv i9 %tmp_tr_i_i8, %tmp_tr_i_i9

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="162" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="100" bw="64" op_0_bw="8">
<![CDATA[
:0  %tmp_i_i = zext i8 %t_V to i64

]]></node>
<StgValue><ssdm name="tmp_i_i"/></StgValue>
</operation>

<operation id="163" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="101" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %pp_tile_V_addr = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i

]]></node>
<StgValue><ssdm name="pp_tile_V_addr"/></StgValue>
</operation>

<operation id="164" st_id="21" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="6">
<![CDATA[
:2  %pp_tile_V_load = load i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name="pp_tile_V_load"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="165" st_id="22" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="102" bw="8" op_0_bw="6">
<![CDATA[
:2  %pp_tile_V_load = load i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name="pp_tile_V_load"/></StgValue>
</operation>

<operation id="166" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="103" bw="36" op_0_bw="8">
<![CDATA[
:3  %tmp_i_i_18 = zext i8 %pp_tile_V_load to i36

]]></node>
<StgValue><ssdm name="tmp_i_i_18"/></StgValue>
</operation>

<operation id="167" st_id="22" stage="1" lat="1">
<core>Shift</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="104" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:4  %r_V_7 = shl i36 1, %tmp_i_i_18

]]></node>
<StgValue><ssdm name="r_V_7"/></StgValue>
</operation>

<operation id="168" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="105" bw="36" op_0_bw="36">
<![CDATA[
:5  %avail_V_load_1 = load i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name="avail_V_load_1"/></StgValue>
</operation>

<operation id="169" st_id="22" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="106" bw="36" op_0_bw="36" op_1_bw="36">
<![CDATA[
:6  %tmp_58_i_i = or i36 %avail_V_load_1, %r_V_7

]]></node>
<StgValue><ssdm name="tmp_58_i_i"/></StgValue>
</operation>

<operation id="170" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="107" bw="0" op_0_bw="36" op_1_bw="36">
<![CDATA[
:7  store i36 %tmp_58_i_i, i36* @avail_V, align 8

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="171" st_id="22" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="108" bw="0" op_0_bw="8" op_1_bw="6">
<![CDATA[
:8  store i8 0, i8* %pp_tile_V_addr, align 2

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="172" st_id="22" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="109" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:9  %tmp_59_i_i = add i8 %t_V, -1

]]></node>
<StgValue><ssdm name="tmp_59_i_i"/></StgValue>
</operation>

<operation id="173" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="110" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
:10  store i8 %tmp_59_i_i, i8* @cp_V, align 1

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="174" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="111" bw="0" op_0_bw="0">
<![CDATA[
:11  br label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="175" st_id="23" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="115" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:2  %up_V_1 = sub i8 %t_V, %side_V_load_4

]]></node>
<StgValue><ssdm name="up_V_1"/></StgValue>
</operation>

<operation id="176" st_id="23" stage="11" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_i_i2 = sdiv i9 %tmp_tr_i_i8, %tmp_tr_i_i9

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="177" st_id="23" stage="11" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %r_V_10 = udiv i8 %t_V, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="178" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="139" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:26  %tmp_29 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %up_V_1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_29"/></StgValue>
</operation>

<operation id="179" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="140" bw="64" op_0_bw="8">
<![CDATA[
:27  %tmp_i23_i_i1 = zext i8 %up_V_1 to i64

]]></node>
<StgValue><ssdm name="tmp_i23_i_i1"/></StgValue>
</operation>

<operation id="180" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="141" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:28  %pp_tile_V_addr_5 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i23_i_i1

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_5"/></StgValue>
</operation>

<operation id="181" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="6">
<![CDATA[
:29  %tile_V_4 = load i8* %pp_tile_V_addr_5, align 2

]]></node>
<StgValue><ssdm name="tile_V_4"/></StgValue>
</operation>

<operation id="182" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="143" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:30  %pp_rot_V_addr_4 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i23_i_i1

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_4"/></StgValue>
</operation>

<operation id="183" st_id="23" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="2" op_0_bw="6">
<![CDATA[
:31  %rot_V_4 = load i2* %pp_rot_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="rot_V_4"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="184" st_id="24" stage="10" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_i_i2 = sdiv i9 %tmp_tr_i_i8, %tmp_tr_i_i9

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="185" st_id="24" stage="10" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %r_V_10 = udiv i8 %t_V, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="186" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="142" bw="8" op_0_bw="6">
<![CDATA[
:29  %tile_V_4 = load i8* %pp_tile_V_addr_5, align 2

]]></node>
<StgValue><ssdm name="tile_V_4"/></StgValue>
</operation>

<operation id="187" st_id="24" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="144" bw="2" op_0_bw="6">
<![CDATA[
:31  %rot_V_4 = load i2* %pp_rot_V_addr_4, align 1

]]></node>
<StgValue><ssdm name="rot_V_4"/></StgValue>
</operation>

<operation id="188" st_id="24" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="116">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="145" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:32  %r_V_15_i1 = xor i2 %rot_V_4, -2

]]></node>
<StgValue><ssdm name="r_V_15_i1"/></StgValue>
</operation>

<operation id="189" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="115">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="146" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:33  %tmp_13 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_4, i2 %r_V_15_i1)

]]></node>
<StgValue><ssdm name="tmp_13"/></StgValue>
</operation>

<operation id="190" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="114">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="147" bw="64" op_0_bw="10">
<![CDATA[
:34  %tmp_14 = zext i10 %tmp_13 to i64

]]></node>
<StgValue><ssdm name="tmp_14"/></StgValue>
</operation>

<operation id="191" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="113">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="148" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:35  %tiles_V_addr_7 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_14

]]></node>
<StgValue><ssdm name="tiles_V_addr_7"/></StgValue>
</operation>

<operation id="192" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="111">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="4" op_0_bw="8">
<![CDATA[
:36  %tiles_V_load_6 = load i4* %tiles_V_addr_7, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_6"/></StgValue>
</operation>

<operation id="193" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="153" bw="64" op_0_bw="8">
<![CDATA[
:40  %tmp_i2_i1 = zext i8 %t_V to i64

]]></node>
<StgValue><ssdm name="tmp_i2_i1"/></StgValue>
</operation>

<operation id="194" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="154" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:41  %pp_tile_V_addr_6 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i2_i1

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_6"/></StgValue>
</operation>

<operation id="195" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="8" op_0_bw="6">
<![CDATA[
:42  %tile_V_5 = load i8* %pp_tile_V_addr_6, align 2

]]></node>
<StgValue><ssdm name="tile_V_5"/></StgValue>
</operation>

<operation id="196" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="156" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:43  %pp_rot_V_addr_5 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i2_i1

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_5"/></StgValue>
</operation>

<operation id="197" st_id="24" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="2" op_0_bw="6">
<![CDATA[
:44  %rot_V_5 = load i2* %pp_rot_V_addr_5, align 1

]]></node>
<StgValue><ssdm name="rot_V_5"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="198" st_id="25" stage="9" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_i_i2 = sdiv i9 %tmp_tr_i_i8, %tmp_tr_i_i9

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="199" st_id="25" stage="9" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %r_V_10 = udiv i8 %t_V, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="200" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="112">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="149" bw="4" op_0_bw="8">
<![CDATA[
:36  %tiles_V_load_6 = load i4* %tiles_V_addr_7, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_6"/></StgValue>
</operation>

<operation id="201" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="155" bw="8" op_0_bw="6">
<![CDATA[
:42  %tile_V_5 = load i8* %pp_tile_V_addr_6, align 2

]]></node>
<StgValue><ssdm name="tile_V_5"/></StgValue>
</operation>

<operation id="202" st_id="25" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="157" bw="2" op_0_bw="6">
<![CDATA[
:44  %rot_V_5 = load i2* %pp_rot_V_addr_5, align 1

]]></node>
<StgValue><ssdm name="rot_V_5"/></StgValue>
</operation>

<operation id="203" st_id="25" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="158" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:45  %r_V_16_i1 = add i2 %rot_V_5, -1

]]></node>
<StgValue><ssdm name="r_V_16_i1"/></StgValue>
</operation>

<operation id="204" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="159" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:46  %tmp_15 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_5, i2 %r_V_16_i1)

]]></node>
<StgValue><ssdm name="tmp_15"/></StgValue>
</operation>

<operation id="205" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="160" bw="64" op_0_bw="10">
<![CDATA[
:47  %tmp_16 = zext i10 %tmp_15 to i64

]]></node>
<StgValue><ssdm name="tmp_16"/></StgValue>
</operation>

<operation id="206" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="161" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %tiles_V_addr_8 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_16

]]></node>
<StgValue><ssdm name="tiles_V_addr_8"/></StgValue>
</operation>

<operation id="207" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="4" op_0_bw="8">
<![CDATA[
:49  %tiles_V_load_7 = load i4* %tiles_V_addr_8, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_7"/></StgValue>
</operation>

<operation id="208" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="166" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:53  %tmp_17 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_5, i2 %rot_V_5)

]]></node>
<StgValue><ssdm name="tmp_17"/></StgValue>
</operation>

<operation id="209" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="167" bw="64" op_0_bw="10">
<![CDATA[
:54  %tmp_18 = zext i10 %tmp_17 to i64

]]></node>
<StgValue><ssdm name="tmp_18"/></StgValue>
</operation>

<operation id="210" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="168" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:55  %tiles_V_addr_9 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_18

]]></node>
<StgValue><ssdm name="tiles_V_addr_9"/></StgValue>
</operation>

<operation id="211" st_id="25" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="4" op_0_bw="8">
<![CDATA[
:56  %tiles_V_load_8 = load i4* %tiles_V_addr_9, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_8"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="212" st_id="26" stage="8" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_i_i2 = sdiv i9 %tmp_tr_i_i8, %tmp_tr_i_i9

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="213" st_id="26" stage="8" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %r_V_10 = udiv i8 %t_V, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="214" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="110">
<or_exp><and_exp><literal name="tmp_29" val="0"/>
</and_exp></or_exp>
</condition>

<node id="150" bw="5" op_0_bw="4">
<![CDATA[
:37  %tmp_65_i_i45_cast = zext i4 %tiles_V_load_6 to i5

]]></node>
<StgValue><ssdm name="tmp_65_i_i45_cast"/></StgValue>
</operation>

<operation id="215" st_id="26" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="151" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:38  %p_5_i_i1 = select i1 %tmp_29, i5 -1, i5 %tmp_65_i_i45_cast

]]></node>
<StgValue><ssdm name="p_5_i_i1"/></StgValue>
</operation>

<operation id="216" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="152" bw="8" op_0_bw="5">
<![CDATA[
:39  %p_5_i_i46_cast = sext i5 %p_5_i_i1 to i8

]]></node>
<StgValue><ssdm name="p_5_i_i46_cast"/></StgValue>
</operation>

<operation id="217" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="162" bw="4" op_0_bw="8">
<![CDATA[
:49  %tiles_V_load_7 = load i4* %tiles_V_addr_8, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_7"/></StgValue>
</operation>

<operation id="218" st_id="26" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="169" bw="4" op_0_bw="8">
<![CDATA[
:56  %tiles_V_load_8 = load i4* %tiles_V_addr_9, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_8"/></StgValue>
</operation>

<operation id="219" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="170" bw="9" op_0_bw="4">
<![CDATA[
:57  %tmp_26_i65_cast = zext i4 %tiles_V_load_8 to i9

]]></node>
<StgValue><ssdm name="tmp_26_i65_cast"/></StgValue>
</operation>

<operation id="220" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="171" bw="9" op_0_bw="8">
<![CDATA[
:58  %tmp_27_i66_cast = zext i8 %p_5_i_i46_cast to i9

]]></node>
<StgValue><ssdm name="tmp_27_i66_cast"/></StgValue>
</operation>

<operation id="221" st_id="26" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="173" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:60  %sel_tmp3_i1_not = icmp eq i9 %tmp_26_i65_cast, %tmp_27_i66_cast

]]></node>
<StgValue><ssdm name="sel_tmp3_i1_not"/></StgValue>
</operation>

<operation id="222" st_id="26" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="174" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:61  %tmp_1 = or i1 %tmp_29, %sel_tmp3_i1_not

]]></node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="223" st_id="27" stage="7" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_i_i2 = sdiv i9 %tmp_tr_i_i8, %tmp_tr_i_i9

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="224" st_id="27" stage="7" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %r_V_10 = udiv i8 %t_V, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="225" st_id="28" stage="6" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_i_i2 = sdiv i9 %tmp_tr_i_i8, %tmp_tr_i_i9

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="226" st_id="28" stage="6" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %r_V_10 = udiv i8 %t_V, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="227" st_id="29" stage="5" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_i_i2 = sdiv i9 %tmp_tr_i_i8, %tmp_tr_i_i9

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="228" st_id="29" stage="5" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %r_V_10 = udiv i8 %t_V, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="229" st_id="30" stage="4" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_i_i2 = sdiv i9 %tmp_tr_i_i8, %tmp_tr_i_i9

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="230" st_id="30" stage="4" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %r_V_10 = udiv i8 %t_V, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="231" st_id="31" stage="3" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_i_i2 = sdiv i9 %tmp_tr_i_i8, %tmp_tr_i_i9

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="232" st_id="31" stage="3" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %r_V_10 = udiv i8 %t_V, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="233" st_id="32" stage="2" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_i_i2 = sdiv i9 %tmp_tr_i_i8, %tmp_tr_i_i9

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="234" st_id="32" stage="2" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %r_V_10 = udiv i8 %t_V, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="235" st_id="33" stage="1" lat="12">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="118" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
:5  %tmp_i_i2 = sdiv i9 %tmp_tr_i_i8, %tmp_tr_i_i9

]]></node>
<StgValue><ssdm name="tmp_i_i2"/></StgValue>
</operation>

<operation id="236" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="119" bw="8" op_0_bw="9">
<![CDATA[
:6  %r_V_9 = trunc i9 %tmp_i_i2 to i8

]]></node>
<StgValue><ssdm name="r_V_9"/></StgValue>
</operation>

<operation id="237" st_id="33" stage="1" lat="11">
<core>DivnS_SEQ</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="120" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
:7  %r_V_10 = udiv i8 %t_V, %side_V_load_4

]]></node>
<StgValue><ssdm name="r_V_10"/></StgValue>
</operation>

<operation id="238" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="121" bw="9" op_0_bw="8">
<![CDATA[
:8  %tmp_i_i13_cast = sext i8 %r_V_9 to i9

]]></node>
<StgValue><ssdm name="tmp_i_i13_cast"/></StgValue>
</operation>

<operation id="239" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="122" bw="9" op_0_bw="8">
<![CDATA[
:9  %tmp_60_i_i14_cast = zext i8 %r_V_10 to i9

]]></node>
<StgValue><ssdm name="tmp_60_i_i14_cast"/></StgValue>
</operation>

<operation id="240" st_id="33" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="123" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:10  %tmp_61_i_i1 = icmp eq i9 %tmp_i_i13_cast, %tmp_60_i_i14_cast

]]></node>
<StgValue><ssdm name="tmp_61_i_i1"/></StgValue>
</operation>

<operation id="241" st_id="33" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="124" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
:11  %this_assign_i_i1 = select i1 %tmp_61_i_i1, i8 %left_V_1, i8 -1

]]></node>
<StgValue><ssdm name="this_assign_i_i1"/></StgValue>
</operation>

<operation id="242" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="125" bw="1" op_0_bw="1" op_1_bw="8" op_2_bw="32">
<![CDATA[
:12  %tmp_28 = call i1 @_ssdm_op_BitSelect.i1.i8.i32(i8 %this_assign_i_i1, i32 7)

]]></node>
<StgValue><ssdm name="tmp_28"/></StgValue>
</operation>

<operation id="243" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="126" bw="64" op_0_bw="8">
<![CDATA[
:13  %tmp_i_i_i1 = zext i8 %this_assign_i_i1 to i64

]]></node>
<StgValue><ssdm name="tmp_i_i_i1"/></StgValue>
</operation>

<operation id="244" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="127" bw="6" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:14  %pp_tile_V_addr_4 = getelementptr [36 x i8]* @pp_tile_V, i64 0, i64 %tmp_i_i_i1

]]></node>
<StgValue><ssdm name="pp_tile_V_addr_4"/></StgValue>
</operation>

<operation id="245" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="6">
<![CDATA[
:15  %tile_V_3 = load i8* %pp_tile_V_addr_4, align 2

]]></node>
<StgValue><ssdm name="tile_V_3"/></StgValue>
</operation>

<operation id="246" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="129" bw="6" op_0_bw="2" op_1_bw="64" op_2_bw="64">
<![CDATA[
:16  %pp_rot_V_addr_3 = getelementptr [36 x i2]* @pp_rot_V, i64 0, i64 %tmp_i_i_i1

]]></node>
<StgValue><ssdm name="pp_rot_V_addr_3"/></StgValue>
</operation>

<operation id="247" st_id="33" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="2" op_0_bw="6">
<![CDATA[
:17  %rot_V_3 = load i2* %pp_rot_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="rot_V_3"/></StgValue>
</operation>
</state>

<state id="34" st_id="34">

<operation id="248" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="128" bw="8" op_0_bw="6">
<![CDATA[
:15  %tile_V_3 = load i8* %pp_tile_V_addr_4, align 2

]]></node>
<StgValue><ssdm name="tile_V_3"/></StgValue>
</operation>

<operation id="249" st_id="34" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="130" bw="2" op_0_bw="6">
<![CDATA[
:17  %rot_V_3 = load i2* %pp_rot_V_addr_3, align 1

]]></node>
<StgValue><ssdm name="rot_V_3"/></StgValue>
</operation>

<operation id="250" st_id="34" stage="1" lat="1">
<core>AddSub</core>
<MemPortIdVec></MemPortIdVec>
<condition id="124">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="131" bw="2" op_0_bw="2" op_1_bw="2">
<![CDATA[
:18  %r_V_14_i1 = add i2 %rot_V_3, 1

]]></node>
<StgValue><ssdm name="r_V_14_i1"/></StgValue>
</operation>

<operation id="251" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="123">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="132" bw="10" op_0_bw="10" op_1_bw="8" op_2_bw="2">
<![CDATA[
:19  %tmp_11 = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %tile_V_3, i2 %r_V_14_i1)

]]></node>
<StgValue><ssdm name="tmp_11"/></StgValue>
</operation>

<operation id="252" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="122">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="133" bw="64" op_0_bw="10">
<![CDATA[
:20  %tmp_12 = zext i10 %tmp_11 to i64

]]></node>
<StgValue><ssdm name="tmp_12"/></StgValue>
</operation>

<operation id="253" st_id="34" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="121">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="134" bw="8" op_0_bw="4" op_1_bw="64" op_2_bw="64">
<![CDATA[
:21  %tiles_V_addr_6 = getelementptr [144 x i4]* @tiles_V, i64 0, i64 %tmp_12

]]></node>
<StgValue><ssdm name="tiles_V_addr_6"/></StgValue>
</operation>

<operation id="254" st_id="34" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="119">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="4" op_0_bw="8">
<![CDATA[
:22  %tiles_V_load_5 = load i4* %tiles_V_addr_6, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_5"/></StgValue>
</operation>
</state>

<state id="35" st_id="35">

<operation id="255" st_id="35" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="120">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="135" bw="4" op_0_bw="8">
<![CDATA[
:22  %tiles_V_load_5 = load i4* %tiles_V_addr_6, align 1

]]></node>
<StgValue><ssdm name="tiles_V_load_5"/></StgValue>
</operation>

<operation id="256" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="118">
<or_exp><and_exp><literal name="tmp_28" val="0"/>
</and_exp></or_exp>
</condition>

<node id="136" bw="5" op_0_bw="4">
<![CDATA[
:23  %tmp_63_i_i30_cast = zext i4 %tiles_V_load_5 to i5

]]></node>
<StgValue><ssdm name="tmp_63_i_i30_cast"/></StgValue>
</operation>

<operation id="257" st_id="35" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="137" bw="5" op_0_bw="1" op_1_bw="5" op_2_bw="5">
<![CDATA[
:24  %p_i_i1 = select i1 %tmp_28, i5 -1, i5 %tmp_63_i_i30_cast

]]></node>
<StgValue><ssdm name="p_i_i1"/></StgValue>
</operation>

<operation id="258" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="138" bw="8" op_0_bw="5">
<![CDATA[
:25  %p_i_i31_cast = sext i5 %p_i_i1 to i8

]]></node>
<StgValue><ssdm name="p_i_i31_cast"/></StgValue>
</operation>

<operation id="259" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="163" bw="9" op_0_bw="4">
<![CDATA[
:50  %tmp_i59_cast = zext i4 %tiles_V_load_7 to i9

]]></node>
<StgValue><ssdm name="tmp_i59_cast"/></StgValue>
</operation>

<operation id="260" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="164" bw="9" op_0_bw="8">
<![CDATA[
:51  %tmp_23_i60_cast = zext i8 %p_i_i31_cast to i9

]]></node>
<StgValue><ssdm name="tmp_23_i60_cast"/></StgValue>
</operation>

<operation id="261" st_id="35" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="165" bw="1" op_0_bw="9" op_1_bw="9">
<![CDATA[
:52  %tmp_24_i1 = icmp eq i9 %tmp_i59_cast, %tmp_23_i60_cast

]]></node>
<StgValue><ssdm name="tmp_24_i1"/></StgValue>
</operation>

<operation id="262" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="172" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:59  %not_sel_tmp1_i1 = or i1 %tmp_24_i1, %tmp_28

]]></node>
<StgValue><ssdm name="not_sel_tmp1_i1"/></StgValue>
</operation>

<operation id="263" st_id="35" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="175" bw="1" op_0_bw="1" op_1_bw="1">
<![CDATA[
:62  %p_i1 = and i1 %not_sel_tmp1_i1, %tmp_1

]]></node>
<StgValue><ssdm name="p_i1"/></StgValue>
</operation>

<operation id="264" st_id="35" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<node id="176" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
:63  br i1 %p_i1, label %step.exit, label %.preheader.i

]]></node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
