#-----------------------------------------------------------
# Vivado v2022.2 (64-bit)
# SW Build 3671981 on Fri Oct 14 04:59:54 MDT 2022
# IP Build 3669848 on Fri Oct 14 08:30:02 MDT 2022
# Start of session at: Fri Apr 28 02:07:44 2023
# Process ID: 20528
# Current directory: /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1
# Command line: vivado -log tdoa.vdi -applog -product Vivado -messageDb vivado.pb -mode batch -source tdoa.tcl -notrace
# Log file: /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa.vdi
# Journal file: /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/vivado.jou
# Running On: theo-ubuntu, OS: Linux, CPU Frequency: 2592.000 MHz, CPU Physical cores: 2, Host memory: 8328 MB
#-----------------------------------------------------------
source tdoa.tcl -notrace
create_project: Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1324.074 ; gain = 0.023 ; free physical = 1178 ; free virtual = 3403
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_xadc_sampler_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_sdft_1_0'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_channel_demux'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/axi_fsk_demod'.
INFO: [IP_Flow 19-1700] Loaded user IP repository '/media/psf/TAUV-Playground/zybo-z7-tdoa/ip_repo/led_debug'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/home/theo/Xilinx/Vivado/2022.2/data/ip'.
Command: link_design -top tdoa -part xc7z020clg400-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Device 21-403] Loading part xc7z020clg400-1
Netlist sorting complete. Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.15 . Memory (MB): peak = 1710.621 ; gain = 0.000 ; free physical = 694 ; free virtual = 2959
INFO: [Netlist 29-17] Analyzing 3086 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2022.2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_processing_system7_0_2/tdoa_processing_system7_0_2.xdc] for cell 'processing_system7_0/inst'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_processing_system7_0_2/tdoa_processing_system7_0_2.xdc] for cell 'processing_system7_0/inst'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila_impl.xdc] for cell 'system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_ila_0/inst/ila_lib/inst'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_system_ila_0_0/bd_0/ip/ip_0/ila_v6_2/constraints/ila.xdc] for cell 'system_ila_0/inst/ila_lib/inst'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_proc_sys_reset_0_0/tdoa_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_proc_sys_reset_0_0/tdoa_proc_sys_reset_0_0_board.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_proc_sys_reset_0_0/tdoa_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_proc_sys_reset_0_0/tdoa_proc_sys_reset_0_0.xdc] for cell 'proc_sys_reset_0/U0'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_axi_xadc_sampler_0_3/src/xadc_wiz_0_3/xadc_wiz_0.xdc] for cell 'axi_xadc_sampler_0/inst/xadc/inst'
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.gen/sources_1/bd/tdoa/ip/tdoa_axi_xadc_sampler_0_3/src/xadc_wiz_0_3/xadc_wiz_0.xdc] for cell 'axi_xadc_sampler_0/inst/xadc/inst'
Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
Finished Parsing XDC File [/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.srcs/constrs_1/imports/digilent-xdc-master/Zybo-Z7-Master.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1858.852 ; gain = 0.000 ; free physical = 591 ; free virtual = 2862
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 568 instances were transformed.
  CFGLUT5 => CFGLUT5 (SRL16E, SRLC32E): 568 instances

14 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
link_design: Time (s): cpu = 00:00:14 ; elapsed = 00:00:17 . Memory (MB): peak = 1858.852 ; gain = 515.793 ; free physical = 591 ; free virtual = 2862
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1901.602 ; gain = 42.750 ; free physical = 560 ; free virtual = 2833

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1999680b8

Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2376.453 ; gain = 474.852 ; free physical = 119 ; free virtual = 2404

Starting Logic Optimization Task

Phase 1 Generate And Synthesize Debug Cores
INFO: [Chipscope 16-329] Generating Script for core instance : dbg_hub 
INFO: [IP_Flow 19-3806] Processing IP xilinx.com:ip:xsdbm:3.0 for cell dbg_hub_CV.
INFO: [Chipscope 16-469] Using cached IP synthesis design for IP xilinx.com:ip:xsdbm:3.0, cache-ID = c363300abeb4feb8.
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2695.031 ; gain = 0.000 ; free physical = 614 ; free virtual = 2137
Phase 1 Generate And Synthesize Debug Cores | Checksum: 19593085a

Time (s): cpu = 00:00:24 ; elapsed = 00:00:31 . Memory (MB): peak = 2695.031 ; gain = 29.750 ; free physical = 614 ; free virtual = 2137

Phase 2 Retarget
INFO: [Opt 31-1287] Pulled Inverter system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/current_state[0]_i_1 into driver instance system_ila_0/inst/ila_lib/inst/ila_core_inst/xsdb_memory_read_inst/read_addr[11]_i_3, which resulted in an inversion of 16 pins
INFO: [Opt 31-138] Pushed 2 inverter(s) to 26 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 2 Retarget | Checksum: 1cb6ed0e6

Time (s): cpu = 00:00:26 ; elapsed = 00:00:32 . Memory (MB): peak = 2695.031 ; gain = 29.750 ; free physical = 659 ; free virtual = 2183
INFO: [Opt 31-389] Phase Retarget created 5 cells and removed 38 cells
INFO: [Opt 31-1021] In phase Retarget, 67 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 3 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 3 Constant propagation | Checksum: 1b2d99997

Time (s): cpu = 00:00:26 ; elapsed = 00:00:33 . Memory (MB): peak = 2695.031 ; gain = 29.750 ; free physical = 659 ; free virtual = 2183
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 16 cells
INFO: [Opt 31-1021] In phase Constant propagation, 51 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 4 Sweep
Phase 4 Sweep | Checksum: 2759ba16c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2695.031 ; gain = 29.750 ; free physical = 652 ; free virtual = 2182
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 42 cells
INFO: [Opt 31-1021] In phase Sweep, 1563 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 

Phase 5 BUFG optimization
Phase 5 BUFG optimization | Checksum: 2759ba16c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2727.047 ; gain = 61.766 ; free physical = 652 ; free virtual = 2182
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 6 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 6 Shift Register Optimization | Checksum: 2759ba16c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2727.047 ; gain = 61.766 ; free physical = 652 ; free virtual = 2182
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 7 Post Processing Netlist
Phase 7 Post Processing Netlist | Checksum: 2759ba16c

Time (s): cpu = 00:00:27 ; elapsed = 00:00:34 . Memory (MB): peak = 2727.047 ; gain = 61.766 ; free physical = 652 ; free virtual = 2182
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
INFO: [Opt 31-1021] In phase Post Processing Netlist, 59 netlist objects are constrained preventing optimization. Please run opt_design with -debug_log to get more detail. 
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               5  |              38  |                                             67  |
|  Constant propagation         |               0  |              16  |                                             51  |
|  Sweep                        |               0  |              42  |                                           1563  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                             59  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2727.047 ; gain = 0.000 ; free physical = 652 ; free virtual = 2176
Ending Logic Optimization Task | Checksum: 1b4a18ed4

Time (s): cpu = 00:00:28 ; elapsed = 00:00:35 . Memory (MB): peak = 2727.047 ; gain = 61.766 ; free physical = 652 ; free virtual = 2176

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 40 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 40 newly gated: 0 Total Ports: 80
Ending PowerOpt Patch Enables Task | Checksum: 1ccbbbdad

Time (s): cpu = 00:00:00.21 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2928.723 ; gain = 0.000 ; free physical = 569 ; free virtual = 2104
Ending Power Optimization Task | Checksum: 1ccbbbdad

Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2928.723 ; gain = 201.676 ; free physical = 582 ; free virtual = 2118

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1ccbbbdad

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2928.723 ; gain = 0.000 ; free physical = 582 ; free virtual = 2118

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2928.723 ; gain = 0.000 ; free physical = 582 ; free virtual = 2118
Ending Netlist Obfuscation Task | Checksum: 1ac663890

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2928.723 ; gain = 0.000 ; free physical = 582 ; free virtual = 2118
INFO: [Common 17-83] Releasing license: Implementation
48 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:50 ; elapsed = 00:00:55 . Memory (MB): peak = 2928.723 ; gain = 1069.871 ; free physical = 582 ; free virtual = 2118
INFO: [Common 17-600] The following parameters have non-default value.
tcl.collectionResultDisplayLimit
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.5 ; elapsed = 00:00:00.36 . Memory (MB): peak = 2960.738 ; gain = 32.016 ; free physical = 566 ; free virtual = 2103
INFO: [Common 17-1381] The checkpoint '/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 2960.738 ; gain = 32.016 ; free physical = 548 ; free virtual = 2111
INFO: [runtcl-4] Executing : report_drc -file tdoa_drc_opted.rpt -pb tdoa_drc_opted.pb -rpx tdoa_drc_opted.rpx
Command: report_drc -file tdoa_drc_opted.rpt -pb tdoa_drc_opted.pb -rpx tdoa_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_drc_opted.rpt.
report_drc completed successfully
INFO: [Chipscope 16-240] Debug cores have already been implemented
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 456 ; free virtual = 2125
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 12d58fb48

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 456 ; free virtual = 2125
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 456 ; free virtual = 2125

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 6eed1930

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 432 ; free virtual = 2099

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1f7b739b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 391 ; free virtual = 2063

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1f7b739b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 391 ; free virtual = 2063
Phase 1 Placer Initialization | Checksum: 1f7b739b1

Time (s): cpu = 00:00:08 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 391 ; free virtual = 2063

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 1de711adb

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 377 ; free virtual = 2051

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 1a3b49e61

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 377 ; free virtual = 2051

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 1a3b49e61

Time (s): cpu = 00:00:12 ; elapsed = 00:00:10 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 377 ; free virtual = 2051

Phase 2.4 Global Placement Core

Phase 2.4.1 UpdateTiming Before Physical Synthesis
Phase 2.4.1 UpdateTiming Before Physical Synthesis | Checksum: 1a048555f

Time (s): cpu = 00:00:29 ; elapsed = 00:00:23 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 380 ; free virtual = 2051

Phase 2.4.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 388 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 184 nets or LUTs. Breaked 0 LUT, combined 184 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 380 ; free virtual = 2053

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |            184  |                   184  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |            184  |                   184  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.4.2 Physical Synthesis In Placer | Checksum: 18915c06a

Time (s): cpu = 00:00:32 ; elapsed = 00:00:26 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 378 ; free virtual = 2052
Phase 2.4 Global Placement Core | Checksum: 167b5903d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 378 ; free virtual = 2052
Phase 2 Global Placement | Checksum: 167b5903d

Time (s): cpu = 00:00:33 ; elapsed = 00:00:27 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 378 ; free virtual = 2052

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 15f200eb5

Time (s): cpu = 00:00:36 ; elapsed = 00:00:29 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 378 ; free virtual = 2053

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: f8e25aac

Time (s): cpu = 00:00:40 ; elapsed = 00:00:32 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 373 ; free virtual = 2048

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 99272103

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 373 ; free virtual = 2048

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10cd7975d

Time (s): cpu = 00:00:41 ; elapsed = 00:00:33 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 373 ; free virtual = 2048

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 1ff389493

Time (s): cpu = 00:00:46 ; elapsed = 00:00:38 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 352 ; free virtual = 2027

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 183111c46

Time (s): cpu = 00:00:46 ; elapsed = 00:00:39 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 352 ; free virtual = 2027

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 13b14ea0c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 352 ; free virtual = 2027
Phase 3 Detail Placement | Checksum: 13b14ea0c

Time (s): cpu = 00:00:47 ; elapsed = 00:00:39 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 352 ; free virtual = 2027

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: f41a1ee0

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.993 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1020729e0

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 348 ; free virtual = 2024
INFO: [Place 46-33] Processed net util_vector_logic_0/Res[0], BUFG insertion was skipped due to placement/routing conflicts.
INFO: [Place 46-56] BUFG insertion identified 1 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 1, Skipped due to Timing Degradation: 0, Skipped due to Illegal Netlist: 0.
Ending Physical Synthesis Task | Checksum: 1243c589b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 347 ; free virtual = 2022
Phase 4.1.1.1 BUFG Insertion | Checksum: f41a1ee0

Time (s): cpu = 00:00:58 ; elapsed = 00:00:48 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 347 ; free virtual = 2023

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.993. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 141f100e4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 347 ; free virtual = 2023

Time (s): cpu = 00:00:59 ; elapsed = 00:00:48 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 347 ; free virtual = 2023
Phase 4.1 Post Commit Optimization | Checksum: 141f100e4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 373 ; free virtual = 2049

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 141f100e4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 373 ; free virtual = 2049

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ____________________________________________________
|           | Global Congestion | Short Congestion  |
| Direction | Region Size       | Region Size       |
|___________|___________________|___________________|
|      North|                1x1|                2x2|
|___________|___________________|___________________|
|      South|                1x1|                1x1|
|___________|___________________|___________________|
|       East|                1x1|                1x1|
|___________|___________________|___________________|
|       West|                1x1|                1x1|
|___________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 141f100e4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 367 ; free virtual = 2049
Phase 4.3 Placer Reporting | Checksum: 141f100e4

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 367 ; free virtual = 2049

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 367 ; free virtual = 2049

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 367 ; free virtual = 2049
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1b242059d

Time (s): cpu = 00:00:59 ; elapsed = 00:00:49 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 367 ; free virtual = 2049
Ending Placer Task | Checksum: 11580200c

Time (s): cpu = 00:01:00 ; elapsed = 00:00:49 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 367 ; free virtual = 2049
INFO: [Common 17-83] Releasing license: Implementation
86 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:01:02 ; elapsed = 00:00:52 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 367 ; free virtual = 2049
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 332 ; free virtual = 2045
INFO: [Common 17-1381] The checkpoint '/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:09 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 316 ; free virtual = 2045
INFO: [runtcl-4] Executing : report_io -file tdoa_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.18 ; elapsed = 00:00:00.23 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 290 ; free virtual = 2019
INFO: [runtcl-4] Executing : report_utilization -file tdoa_utilization_placed.rpt -pb tdoa_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file tdoa_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.19 ; elapsed = 00:00:00.25 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 294 ; free virtual = 2017
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'

Starting Initial Update Timing Task

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 274 ; free virtual = 1997
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
95 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:07 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 127 ; free virtual = 1966
INFO: [Common 17-1381] The checkpoint '/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:11 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 134 ; free virtual = 1983
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z020'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: 71203248 ConstDB: 0 ShapeSum: a45fedc4 RouteDB: 0
Post Restoration Checksum: NetGraph: d32d2adb NumContArr: f38c16b9 Constraints: 0 Timing: 0
Phase 1 Build RT Design | Checksum: 1c6b94194

Time (s): cpu = 00:00:31 ; elapsed = 00:00:26 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 123 ; free virtual = 1849

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 1c6b94194

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 131 ; free virtual = 1856

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1c6b94194

Time (s): cpu = 00:00:31 ; elapsed = 00:00:27 . Memory (MB): peak = 2984.750 ; gain = 0.000 ; free physical = 130 ; free virtual = 1855
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 150cfac00

Time (s): cpu = 00:00:44 ; elapsed = 00:00:36 . Memory (MB): peak = 3017.375 ; gain = 32.625 ; free physical = 118 ; free virtual = 1807
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.151  | TNS=0.000  | WHS=-0.194 | THS=-319.487|


Phase 2.4 Update Timing for Bus Skew

Phase 2.4.1 Update Timing
Phase 2.4.1 Update Timing | Checksum: 1ec3a1440

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 3025.375 ; gain = 40.625 ; free physical = 146 ; free virtual = 1830
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.151  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 2.4 Update Timing for Bus Skew | Checksum: 22823f0e5

Time (s): cpu = 00:00:50 ; elapsed = 00:00:41 . Memory (MB): peak = 3041.375 ; gain = 56.625 ; free physical = 142 ; free virtual = 1830

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 26978
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 26978
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 233dbcee5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:41 . Memory (MB): peak = 3041.375 ; gain = 56.625 ; free physical = 123 ; free virtual = 1817

Phase 3 Initial Routing

Phase 3.1 Global Routing
Phase 3.1 Global Routing | Checksum: 233dbcee5

Time (s): cpu = 00:00:51 ; elapsed = 00:00:42 . Memory (MB): peak = 3041.375 ; gain = 56.625 ; free physical = 123 ; free virtual = 1817
Phase 3 Initial Routing | Checksum: 18cb626fb

Time (s): cpu = 00:00:56 ; elapsed = 00:00:46 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 150 ; free virtual = 1799

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 1318
 Number of Nodes with overlaps = 107
 Number of Nodes with overlaps = 48
 Number of Nodes with overlaps = 23
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.154  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 186576a29

Time (s): cpu = 00:01:09 ; elapsed = 00:00:57 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 158 ; free virtual = 1809

Phase 4.2 Global Iteration 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.154  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.2 Global Iteration 1 | Checksum: 6017f9bc

Time (s): cpu = 00:01:10 ; elapsed = 00:00:58 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 158 ; free virtual = 1803
Phase 4 Rip-up And Reroute | Checksum: 6017f9bc

Time (s): cpu = 00:01:10 ; elapsed = 00:00:58 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 158 ; free virtual = 1803

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 7e09924e

Time (s): cpu = 00:01:12 ; elapsed = 00:01:00 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 158 ; free virtual = 1809
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.185  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 119b436fc

Time (s): cpu = 00:01:12 ; elapsed = 00:01:00 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 158 ; free virtual = 1809

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 119b436fc

Time (s): cpu = 00:01:13 ; elapsed = 00:01:00 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 158 ; free virtual = 1809
Phase 5 Delay and Skew Optimization | Checksum: 119b436fc

Time (s): cpu = 00:01:13 ; elapsed = 00:01:00 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 158 ; free virtual = 1809

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: d224377d

Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 159 ; free virtual = 1805
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.185  | TNS=0.000  | WHS=0.030  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 63fda04d

Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 159 ; free virtual = 1805
Phase 6 Post Hold Fix | Checksum: 63fda04d

Time (s): cpu = 00:01:15 ; elapsed = 00:01:02 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 159 ; free virtual = 1805

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 5.47794 %
  Global Horizontal Routing Utilization  = 5.94912 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 11f83d0af

Time (s): cpu = 00:01:16 ; elapsed = 00:01:02 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 159 ; free virtual = 1805

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 11f83d0af

Time (s): cpu = 00:01:16 ; elapsed = 00:01:03 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 158 ; free virtual = 1809

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1ae5ca358

Time (s): cpu = 00:01:17 ; elapsed = 00:01:04 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 158 ; free virtual = 1803

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.185  | TNS=0.000  | WHS=0.030  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1ae5ca358

Time (s): cpu = 00:01:20 ; elapsed = 00:01:06 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 145 ; free virtual = 1796
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:01:20 ; elapsed = 00:01:06 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 161 ; free virtual = 1812

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
112 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:01:23 ; elapsed = 00:01:08 . Memory (MB): peak = 3085.289 ; gain = 100.539 ; free physical = 161 ; free virtual = 1812
INFO: [Common 17-600] The following parameters have non-default value.
general.maxThreads
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 3101.297 ; gain = 8.004 ; free physical = 140 ; free virtual = 1827
INFO: [Common 17-1381] The checkpoint '/media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:08 ; elapsed = 00:00:11 . Memory (MB): peak = 3101.297 ; gain = 16.008 ; free physical = 123 ; free virtual = 1821
INFO: [runtcl-4] Executing : report_drc -file tdoa_drc_routed.rpt -pb tdoa_drc_routed.pb -rpx tdoa_drc_routed.rpx
Command: report_drc -file tdoa_drc_routed.rpt -pb tdoa_drc_routed.pb -rpx tdoa_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 2-168] The results of DRC are in file /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file tdoa_methodology_drc_routed.rpt -pb tdoa_methodology_drc_routed.pb -rpx tdoa_methodology_drc_routed.rpx
Command: report_methodology -file tdoa_methodology_drc_routed.rpt -pb tdoa_methodology_drc_routed.pb -rpx tdoa_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file /media/psf/TAUV-Playground/zybo-z7-tdoa/zybo-z7-tdoa/zybo-z7-tdoa.runs/impl_1/tdoa_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:16 ; elapsed = 00:00:10 . Memory (MB): peak = 3101.297 ; gain = 0.000 ; free physical = 125 ; free virtual = 1822
INFO: [runtcl-4] Executing : report_power -file tdoa_power_routed.rpt -pb tdoa_power_summary_routed.pb -rpx tdoa_power_routed.rpx
Command: report_power -file tdoa_power_routed.rpt -pb tdoa_power_summary_routed.pb -rpx tdoa_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-332] Found switching activity that implies high-fanout reset nets being asserted for excessive periods of time which may result in inaccurate power analysis.
Resolution: To review and fix problems, please run Power Constraints Advisor in the GUI from Tools > Power Constraints Advisor or run report_power with the -advisory option to generate a text report.
125 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:09 ; elapsed = 00:00:08 . Memory (MB): peak = 3101.297 ; gain = 0.000 ; free physical = 139 ; free virtual = 1793
INFO: [runtcl-4] Executing : report_route_status -file tdoa_route_status.rpt -pb tdoa_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -report_unconstrained -file tdoa_timing_summary_routed.rpt -pb tdoa_timing_summary_routed.pb -rpx tdoa_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-436] There are set_bus_skew constraint(s) in this design. Please run report_bus_skew to ensure that bus skew requirements are met.
INFO: [runtcl-4] Executing : report_incremental_reuse -file tdoa_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file tdoa_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file tdoa_bus_skew_routed.rpt -pb tdoa_bus_skew_routed.pb -rpx tdoa_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Fri Apr 28 02:12:23 2023...
