\doxysection{asn1\+::rrc\+\_\+nr\+::feature\+\_\+set\+\_\+dl\+\_\+s\+::pdsch\+\_\+processing\+\_\+type1\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+s\+\_\+ Struct Reference}
\hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s__}{}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s__}\index{asn1::rrc\_nr::feature\_set\_dl\_s::pdsch\_processing\_type1\_different\_tb\_per\_slot\_s\_@{asn1::rrc\_nr::feature\_set\_dl\_s::pdsch\_processing\_type1\_different\_tb\_per\_slot\_s\_}}


Collaboration diagram for asn1\+::rrc\+\_\+nr\+::feature\+\_\+set\+\_\+dl\+\_\+s\+::pdsch\+\_\+processing\+\_\+type1\+\_\+different\+\_\+tb\+\_\+per\+\_\+slot\+\_\+s\+\_\+\+:
\nopagebreak
\begin{figure}[H]
\begin{center}
\leavevmode
\includegraphics[width=350pt]{db/d71/structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s____coll__graph}
\end{center}
\end{figure}
\doxysubsubsection*{Classes}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__120k__hz__opts}{scs\+\_\+120k\+\_\+hz\+\_\+opts}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__15k__hz__opts}{scs\+\_\+15k\+\_\+hz\+\_\+opts}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts}{scs\+\_\+30k\+\_\+hz\+\_\+opts}}
\item 
struct \mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__60k__hz__opts}{scs\+\_\+60k\+\_\+hz\+\_\+opts}}
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Types}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a27bb5cb5b2ed851ccecf79bd6c89b170}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a27bb5cb5b2ed851ccecf79bd6c89b170} 
using {\bfseries scs\+\_\+15k\+\_\+hz\+\_\+e\+\_\+} = \mbox{\hyperlink{classasn1_1_1enumerated}{enumerated}}$<$\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__15k__hz__opts}{scs\+\_\+15k\+\_\+hz\+\_\+opts}}$>$
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___af00d950a37f5c841fbf426068310a976}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___af00d950a37f5c841fbf426068310a976} 
using {\bfseries scs\+\_\+30k\+\_\+hz\+\_\+e\+\_\+} = \mbox{\hyperlink{classasn1_1_1enumerated}{enumerated}}$<$\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__30k__hz__opts}{scs\+\_\+30k\+\_\+hz\+\_\+opts}}$>$
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a46ae0396c605025477f4a9f76ebbc6ef}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a46ae0396c605025477f4a9f76ebbc6ef} 
using {\bfseries scs\+\_\+60k\+\_\+hz\+\_\+e\+\_\+} = \mbox{\hyperlink{classasn1_1_1enumerated}{enumerated}}$<$\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__60k__hz__opts}{scs\+\_\+60k\+\_\+hz\+\_\+opts}}$>$
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___ad2a147c0ed244ff84af6f9fe21ca85d5}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___ad2a147c0ed244ff84af6f9fe21ca85d5} 
using {\bfseries scs\+\_\+120k\+\_\+hz\+\_\+e\+\_\+} = \mbox{\hyperlink{classasn1_1_1enumerated}{enumerated}}$<$\mbox{\hyperlink{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___1_1scs__120k__hz__opts}{scs\+\_\+120k\+\_\+hz\+\_\+opts}}$>$
\end{DoxyCompactItemize}
\doxysubsubsection*{Public Attributes}
\begin{DoxyCompactItemize}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a4bdfff4c163c30e7574674ac2100160a}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a4bdfff4c163c30e7574674ac2100160a} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries scs\+\_\+15k\+\_\+hz\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a9fc11f758b80ed1611582ee3f2425b27}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a9fc11f758b80ed1611582ee3f2425b27} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries scs\+\_\+30k\+\_\+hz\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a16946231f6f0addc2618db379b5d92e8}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a16946231f6f0addc2618db379b5d92e8} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries scs\+\_\+60k\+\_\+hz\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a372df806668ac0f4157572b910e967cd}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a372df806668ac0f4157572b910e967cd} 
\mbox{\hyperlink{classbool}{bool}} {\bfseries scs\+\_\+120k\+\_\+hz\+\_\+present} = false
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___ad01aee1a7ec1b96ec10e5eb8a6f97f6a}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___ad01aee1a7ec1b96ec10e5eb8a6f97f6a} 
\mbox{\hyperlink{classasn1_1_1enumerated}{scs\+\_\+15k\+\_\+hz\+\_\+e\+\_\+}} {\bfseries scs\+\_\+15k\+\_\+hz}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___abf0f69cafa4b86953b15accf2b8b0e0d}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___abf0f69cafa4b86953b15accf2b8b0e0d} 
\mbox{\hyperlink{classasn1_1_1enumerated}{scs\+\_\+30k\+\_\+hz\+\_\+e\+\_\+}} {\bfseries scs\+\_\+30k\+\_\+hz}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a87c9718be099ef48783f12a5424d0c75}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a87c9718be099ef48783f12a5424d0c75} 
\mbox{\hyperlink{classasn1_1_1enumerated}{scs\+\_\+60k\+\_\+hz\+\_\+e\+\_\+}} {\bfseries scs\+\_\+60k\+\_\+hz}
\item 
\Hypertarget{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a2115a91b5542d4df7be1c1a67333b8a0}\label{structasn1_1_1rrc__nr_1_1feature__set__dl__s_1_1pdsch__processing__type1__different__tb__per__slot__s___a2115a91b5542d4df7be1c1a67333b8a0} 
\mbox{\hyperlink{classasn1_1_1enumerated}{scs\+\_\+120k\+\_\+hz\+\_\+e\+\_\+}} {\bfseries scs\+\_\+120k\+\_\+hz}
\end{DoxyCompactItemize}


The documentation for this struct was generated from the following file\+:\begin{DoxyCompactItemize}
\item 
include/srsran/asn1/rrc\+\_\+nr/ue\+\_\+cap.\+h\end{DoxyCompactItemize}
