// Testbench-only wrapper for warm core reload of the HPS DDR YUV frame store.
// External DDR contents intentionally survive reset; only the RTL is reset.
`default_nettype none

module ddr_frame_store_warm_reset_tb #(
	parameter bit IGNORE_STALE_DOORBELL_AFTER_RESET = 1'b1,
	parameter int STALE_DOORBELL_FALLBACK_POLLS = 4096,
	parameter bit PIPELINE_REFILL_SCHEDULER = 1'b1,
	parameter bit STRICT_YUV_DOORBELL = 1'b1,
	parameter int LINE_COUNT = 4
)(
	input  wire        clk,
	input  wire        clk_ddr,
	input  wire        reset,
	input  wire [6:0]  rd_x,
	input  wire [5:0]  rd_y,
	input  wire        rd_active,
	input  wire        start_req,
	input  wire        bank_sel,
	input  wire        vsync_pulse,
	output wire [7:0]  rd_r,
	output wire [7:0]  rd_g,
	output wire [7:0]  rd_b,
	output wire        has_frame,
	output wire        swap_pending,
	output wire [15:0] underrun_count,
	output wire [15:0] frames_done,
	output wire        doorbell_ok,
	output wire        debug_sched_valid,
	output wire        debug_disp_bank,
	output wire        debug_pending_bank,
	output wire        debug_pending_ready,
	output wire [$clog2(LINE_COUNT*2)-1:0] debug_prep_base_idx,
	output wire [$clog2(LINE_COUNT*2)-1:0] debug_target_y_idx_prep,
	output wire [5:0]  debug_target_y_prep,
	output wire [$clog2(LINE_COUNT*2)-1:0] debug_target_c_idx_prep,
	output wire [4:0]  debug_target_c_prep,
	output wire        debug_need_y_prep,
	output wire        debug_need_c_prep,
	output wire [7:0]  debug_state,
	input  wire        DDRAM_BUSY,
	input  wire [63:0] DDRAM_DOUT,
	input  wire        DDRAM_DOUT_READY,
	output wire [7:0]  DDRAM_BURSTCNT,
	output wire [28:0] DDRAM_ADDR,
	output wire        DDRAM_RD,
	output wire [63:0] DDRAM_DIN,
	output wire        DDRAM_WE
);
	wire DDRAM_CLK;
	wire [7:0] DDRAM_BE;
	wire input_cmd_valid = 1'b0;
	wire [7:0] input_cmd = 8'd0;

	ddr_frame_store #(
		.FRAME_W(80),
		.FRAME_H(48),
		.FRAME_STRIDE(80),
		.CODED_W(80),
		.CODED_H(48),
		.DISPLAY_W(64),
		.DISPLAY_H(48),
		.LINE_COUNT(LINE_COUNT),
		.PHYS_BASE(32'h3000_0000),
		.HPS_BANK_STRIDE_BYTES(65536),
		.DOORBELL_PHYS(32'h3001_F000),
		.MAILBOX_PHYS(32'h3001_F100),
		.INPUT_MAILBOX_PHYS(32'h3001_F108),
		.SDRAM_MAILBOX_PHYS(32'h3001_F110),
		.FRAME_MAILBOX_PHYS(32'h3001_F118),
		.DDR_BURST_MAX(8),
		.IGNORE_STALE_DOORBELL_AFTER_RESET(IGNORE_STALE_DOORBELL_AFTER_RESET),
		.STALE_DOORBELL_FALLBACK_POLLS(STALE_DOORBELL_FALLBACK_POLLS),
		.PIPELINE_REFILL_SCHEDULER(PIPELINE_REFILL_SCHEDULER),
		.STRICT_YUV_DOORBELL(STRICT_YUV_DOORBELL)
	) dut (
		.clk(clk),
		.clk_ddr(clk_ddr),
		.reset(reset),
		.rd_x(rd_x),
		.rd_y(rd_y),
		.rd_active(rd_active),
		.rd_r(rd_r),
		.rd_g(rd_g),
		.rd_b(rd_b),
		.start_req(start_req),
		.bank_sel(bank_sel),
		.status_osd(16'd0),
		.input_cmd_valid(input_cmd_valid),
		.input_cmd(input_cmd),
		.sdram_test_state(4'd0),
		.sdram_size_code(4'd0),
		.sdram_error_count(16'd0),
		.DDRAM_CLK(DDRAM_CLK),
		.DDRAM_BUSY(DDRAM_BUSY),
		.DDRAM_BURSTCNT(DDRAM_BURSTCNT),
		.DDRAM_ADDR(DDRAM_ADDR),
		.DDRAM_DOUT(DDRAM_DOUT),
		.DDRAM_DOUT_READY(DDRAM_DOUT_READY),
		.DDRAM_RD(DDRAM_RD),
		.DDRAM_DIN(DDRAM_DIN),
		.DDRAM_BE(DDRAM_BE),
		.DDRAM_WE(DDRAM_WE),
		.vsync_pulse(vsync_pulse),
		.has_frame(has_frame),
		.swap_pending(swap_pending),
		.underrun_count(underrun_count),
		.frames_done(frames_done),
		.doorbell_ok(doorbell_ok),
		.debug_state(debug_state)
	);
	assign debug_sched_valid = dut.sched_valid;
	assign debug_disp_bank = dut.disp_bank;
	assign debug_pending_bank = dut.pending_bank;
	assign debug_pending_ready = dut.pending_ready_s2;
	assign debug_prep_base_idx = dut.prep_base_idx;
	assign debug_target_y_idx_prep = dut.target_y_idx_prep_c;
	assign debug_target_y_prep = dut.target_y_prep_c;
	assign debug_target_c_idx_prep = dut.target_c_idx_prep_c;
	assign debug_target_c_prep = dut.target_c_prep_c;
	assign debug_need_y_prep = dut.need_y_prep_c;
	assign debug_need_c_prep = dut.need_c_prep_c;
endmodule

`default_nettype wire
