#! /opt/homebrew/Cellar/icarus-verilog/12.0/bin/vvp
:ivl_version "12.0 (stable)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/system.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_sys.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/vhdl_textio.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/v2005_math.vpi";
:vpi_module "/opt/homebrew/Cellar/icarus-verilog/12.0/lib/ivl/va_math.vpi";
S_0x149ef34c0 .scope module, "fault_checker_tb" "fault_checker_tb" 2 3;
 .timescale -9 -12;
P_0x149ef8450 .param/l "ES" 0 2 10, +C4<00000000000000000000000000000010>;
P_0x149ef8490 .param/l "FRAC_SIZE" 0 2 11, +C4<00000000000000000000000000000011>;
P_0x149ef84d0 .param/l "FULL_NBITS" 0 2 8, +C4<00000000000000000000000000100000>;
P_0x149ef8510 .param/l "TRUNC_NBITS" 0 2 9, +C4<00000000000000000000000000010000>;
v0x14a0c6970_0 .var "A", 31 0;
v0x14a0c6a20_0 .var "B", 31 0;
v0x14a0c6b00_0 .net "fault", 0 0, v0x14a0c60c0_0;  1 drivers
v0x14a0c6b90_0 .var/i "infile", 31 0;
v0x14a0c6c20_0 .var/i "line_no", 31 0;
v0x14a0c6d10_0 .net "mode", 0 0, v0x14a0c6380_0;  1 drivers
v0x14a0c6da0_0 .var/i "rc", 31 0;
v0x14a0c6e40_0 .net "true_scale", 6 0, v0x14a0c6490_0;  1 drivers
v0x14a0c6f00_0 .net "true_sum", 31 0, v0x14a0c6520_0;  1 drivers
v0x14a0c7030_0 .net "used_scale", 6 0, v0x14a0c6780_0;  1 drivers
v0x14a0c70c0_0 .net "used_sum", 31 0, v0x14a0c6810_0;  1 drivers
S_0x149ef2e40 .scope module, "dut" "fault_checker" 2 34, 3 3 0, S_0x149ef34c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "A";
    .port_info 1 /INPUT 32 "B";
    .port_info 2 /OUTPUT 1 "fault";
    .port_info 3 /OUTPUT 1 "mode";
    .port_info 4 /OUTPUT 32 "true_sum";
    .port_info 5 /OUTPUT 32 "used_sum";
    .port_info 6 /OUTPUT 7 "true_scale";
    .port_info 7 /OUTPUT 7 "used_scale";
P_0x149efcfc0 .param/l "ES" 0 3 6, +C4<00000000000000000000000000000010>;
P_0x149efd000 .param/l "FRAC_SIZE" 0 3 7, +C4<00000000000000000000000000000011>;
P_0x149efd040 .param/l "FULL_NBITS" 0 3 4, +C4<00000000000000000000000000100000>;
P_0x149efd080 .param/l "TRUNC_NBITS" 0 3 5, +C4<00000000000000000000000000010000>;
v0x14a0c5de0_0 .net "A", 31 0, v0x14a0c6970_0;  1 drivers
v0x14a0c5e90_0 .net "B", 31 0, v0x14a0c6a20_0;  1 drivers
v0x14a0c5f40_0 .net "adder_full_out", 31 0, L_0x14a0f5460;  1 drivers
v0x14a0c6010_0 .net "adder_trunc_out", 15 0, L_0x14a116c60;  1 drivers
v0x14a0c60c0_0 .var "fault", 0 0;
v0x14a0c6190_0 .net "full_done", 0 0, L_0x14a0f5580;  1 drivers
v0x14a0c6220_0 .net "full_inf", 0 0, L_0x14a0c8b30;  1 drivers
v0x14a0c62d0_0 .net "full_zero", 0 0, L_0x14a0c8c20;  1 drivers
v0x14a0c6380_0 .var "mode", 0 0;
v0x14a0c6490_0 .var "true_scale", 6 0;
v0x14a0c6520_0 .var "true_sum", 31 0;
v0x14a0c65b0_0 .net "trunc_done", 0 0, L_0x14a1174d0;  1 drivers
v0x14a0c6660_0 .net "trunc_inf", 0 0, L_0x14a0f7170;  1 drivers
v0x14a0c66f0_0 .net "trunc_zero", 0 0, L_0x14a0f7220;  1 drivers
v0x14a0c6780_0 .var "used_scale", 6 0;
v0x14a0c6810_0 .var "used_sum", 31 0;
E_0x159e43760/0 .event anyedge, v0x14a07f0d0_0, v0x14a07f210_0, v0x14a0c46a0_0, v0x14a07feb0_0;
E_0x159e43760/1 .event anyedge, v0x14a0c6380_0, v0x14a0c6810_0, v0x14a0c6490_0, v0x14a0c6780_0;
E_0x159e43760 .event/or E_0x159e43760/0, E_0x159e43760/1;
L_0x14a117690 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x14a0c6970_0 (v0x14a0c5cc0_0) S_0x14a0c5a80;
L_0x14a117730 .ufunc/vec4 TD_fault_checker_tb.dut.trunc_posit, 16, v0x14a0c6a20_0 (v0x14a0c5cc0_0) S_0x14a0c5a80;
S_0x149ef8190 .scope function.vec4.u32, "count_leading_zeros" "count_leading_zeros" 3 46, 3 46 0, S_0x149ef2e40;
 .timescale -9 -12;
; Variable count_leading_zeros is vec4 return value of scope S_0x149ef8190
v0x159e07a70_0 .var/i "i", 31 0;
v0x149effc70_0 .var/i "width", 31 0;
v0x149efe590_0 .var "x", 31 0;
TD_fault_checker_tb.dut.count_leading_zeros ;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
    %load/vec4 v0x149effc70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x159e07a70_0, 0, 32;
T_0.0 ;
    %load/vec4 v0x159e07a70_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_0.1, 5;
    %load/vec4 v0x149efe590_0;
    %load/vec4 v0x159e07a70_0;
    %part/s 1;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_0.2, 4;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x159e07a70_0, 0, 32;
    %jmp T_0.3;
T_0.2 ;
    %retload/vec4 0; Load count_leading_zeros (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to count_leading_zeros (store_vec4_to_lval)
T_0.3 ;
    %load/vec4 v0x159e07a70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x159e07a70_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %end;
S_0x149efd1b0 .scope module, "full_adder" "posit_add" 3 165, 4 2 0, S_0x149ef2e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in1";
    .port_info 1 /INPUT 32 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 32 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x149eeff30 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000101>;
P_0x149eeff70 .param/l "N" 0 4 13, +C4<00000000000000000000000000100000>;
P_0x149eeffb0 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x150089f48 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14a0c7b90 .functor BUFZ 1, L_0x150089f48, C4<0>, C4<0>, C4<0>;
L_0x14a0c81f0 .functor NOT 1, L_0x14a0c7e60, C4<0>, C4<0>, C4<0>;
L_0x14a0c82a0 .functor AND 1, L_0x14a0c8150, L_0x14a0c81f0, C4<1>, C4<1>;
L_0x14a0c8490 .functor NOT 1, L_0x14a0c8040, C4<0>, C4<0>, C4<0>;
L_0x14a0c8520 .functor AND 1, L_0x14a0c8390, L_0x14a0c8490, C4<1>, C4<1>;
L_0x14a0c86d0 .functor OR 1, L_0x14a0c8630, L_0x14a0c7e60, C4<0>, C4<0>;
L_0x14a0c87a0 .functor NOT 1, L_0x14a0c86d0, C4<0>, C4<0>, C4<0>;
L_0x14a0c89a0 .functor OR 1, L_0x14a0c8890, L_0x14a0c8040, C4<0>, C4<0>;
L_0x14a0c8a30 .functor NOT 1, L_0x14a0c89a0, C4<0>, C4<0>, C4<0>;
L_0x14a0c8b30 .functor OR 1, L_0x14a0c82a0, L_0x14a0c8520, C4<0>, C4<0>;
L_0x14a0c8c20 .functor AND 1, L_0x14a0c87a0, L_0x14a0c8a30, C4<1>, C4<1>;
L_0x14a0e1730 .functor XNOR 1, L_0x14a0c7c00, L_0x14a0c7ca0, C4<0>, C4<0>;
L_0x14a0e3480 .functor BUFZ 5, L_0x14a0e3190, C4<00000>, C4<00000>, C4<00000>;
L_0x14a0e5050 .functor OR 1, L_0x14a0e3350, L_0x14a0e5190, C4<0>, C4<0>;
L_0x14a0f37a0 .functor OR 1, L_0x14a0f3660, L_0x14a0f3a60, C4<0>, C4<0>;
L_0x14a0e3570 .functor AND 1, L_0x14a0f1310, L_0x14a0f37a0, C4<1>, C4<1>;
L_0x14a0f3c40 .functor AND 1, L_0x14a0f1270, L_0x14a0f1310, C4<1>, C4<1>;
L_0x14a0f3d80 .functor OR 1, L_0x14a0f3660, L_0x14a0f3a60, C4<0>, C4<0>;
L_0x14a0f3b40 .functor NOT 1, L_0x14a0f3d80, C4<0>, C4<0>, C4<0>;
L_0x14a0f3ed0 .functor AND 1, L_0x14a0f3c40, L_0x14a0f3b40, C4<1>, C4<1>;
L_0x14a0f3f40 .functor OR 1, L_0x14a0e3570, L_0x14a0f3ed0, C4<0>, C4<0>;
L_0x14a0f4db0 .functor OR 1, L_0x14a0c8b30, L_0x14a0c8c20, C4<0>, C4<0>;
L_0x14a0f4ec0 .functor NOT 1, L_0x14a0f4e20, C4<0>, C4<0>, C4<0>;
L_0x14a0f5030 .functor OR 1, L_0x14a0f4db0, L_0x14a0f4ec0, C4<0>, C4<0>;
L_0x14a0f5580 .functor BUFZ 1, L_0x14a0c7b90, C4<0>, C4<0>, C4<0>;
v0x14a07bd90_0 .net "DSR_e_diff", 4 0, L_0x14a0e3480;  1 drivers
v0x14a07be40_0 .net "DSR_left_out", 31 0, L_0x14a0f0610;  1 drivers
v0x14a07bee0_0 .net "DSR_left_out_t", 31 0, L_0x14a0f03e0;  1 drivers
v0x14a07bfb0_0 .net "DSR_right_in", 31 0, L_0x14a0c7170;  1 drivers
v0x14a07c060_0 .net "DSR_right_out", 31 0, L_0x14a0e46e0;  1 drivers
v0x14a07c1b0_0 .net "G", 0 0, L_0x14a0f1310;  1 drivers
v0x14a07c240_0 .net "L", 0 0, L_0x14a0f1270;  1 drivers
v0x14a07c2d0_0 .net "LOD_in", 31 0, L_0x14a0e5380;  1 drivers
v0x14a07c370_0 .net "R", 0 0, L_0x14a0f3660;  1 drivers
v0x14a07c480_0 .net "St", 0 0, L_0x14a0f3a60;  1 drivers
v0x14a07c510_0 .net *"_ivl_10", 30 0, L_0x14a0c7d40;  1 drivers
v0x14a07c5c0_0 .net *"_ivl_100", 0 0, L_0x14a0e2f20;  1 drivers
L_0x150089138 .functor BUFT 1, C4<11111>, C4<0>, C4<0>, C4<0>;
v0x14a07c660_0 .net/2u *"_ivl_101", 4 0, L_0x150089138;  1 drivers
v0x14a07c710_0 .net *"_ivl_104", 4 0, L_0x14a0e32b0;  1 drivers
v0x14a07c7c0_0 .net *"_ivl_112", 0 0, L_0x14a0e3350;  1 drivers
v0x14a07c870_0 .net *"_ivl_114", 0 0, L_0x14a0e5190;  1 drivers
v0x14a07c920_0 .net *"_ivl_115", 0 0, L_0x14a0e5050;  1 drivers
v0x14a07cab0_0 .net *"_ivl_118", 30 0, L_0x14a0e50c0;  1 drivers
v0x14a07cb40_0 .net *"_ivl_124", 0 0, L_0x14a0f0570;  1 drivers
v0x14a07cbf0_0 .net *"_ivl_126", 30 0, L_0x14a0e5420;  1 drivers
L_0x1500899a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a07cca0_0 .net/2u *"_ivl_127", 0 0, L_0x1500899a8;  1 drivers
v0x14a07cd50_0 .net *"_ivl_129", 31 0, L_0x14a0f0780;  1 drivers
L_0x150089a80 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14a07ce00_0 .net/2u *"_ivl_135", 2 0, L_0x150089a80;  1 drivers
v0x14a07ceb0_0 .net *"_ivl_14", 30 0, L_0x14a0c7f20;  1 drivers
L_0x150089d08 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a07cf60_0 .net/2u *"_ivl_143", 31 0, L_0x150089d08;  1 drivers
v0x14a07d010_0 .net *"_ivl_154", 33 0, L_0x14a0f3700;  1 drivers
v0x14a07d0c0_0 .net *"_ivl_157", 0 0, L_0x14a0f37a0;  1 drivers
v0x14a07d170_0 .net *"_ivl_159", 0 0, L_0x14a0e3570;  1 drivers
v0x14a07d220_0 .net *"_ivl_161", 0 0, L_0x14a0f3c40;  1 drivers
v0x14a07d2d0_0 .net *"_ivl_163", 0 0, L_0x14a0f3d80;  1 drivers
v0x14a07d380_0 .net *"_ivl_165", 0 0, L_0x14a0f3b40;  1 drivers
v0x14a07d430_0 .net *"_ivl_167", 0 0, L_0x14a0f3ed0;  1 drivers
L_0x150089d50 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a07d4e0_0 .net/2u *"_ivl_171", 30 0, L_0x150089d50;  1 drivers
v0x14a07c9d0_0 .net *"_ivl_177", 31 0, L_0x14a0f45e0;  1 drivers
v0x14a07d770_0 .net *"_ivl_18", 0 0, L_0x14a0c8150;  1 drivers
L_0x150089e28 .functor BUFT 1, C4<000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a07d800_0 .net *"_ivl_180", 26 0, L_0x150089e28;  1 drivers
L_0x150089e70 .functor BUFT 1, C4<00000000000000000000000000011100>, C4<0>, C4<0>, C4<0>;
v0x14a07d8a0_0 .net/2u *"_ivl_181", 31 0, L_0x150089e70;  1 drivers
v0x14a07d950_0 .net *"_ivl_183", 0 0, L_0x14a0f41a0;  1 drivers
v0x14a07d9f0_0 .net *"_ivl_186", 31 0, L_0x14a0f42c0;  1 drivers
v0x14a07daa0_0 .net *"_ivl_188", 31 0, L_0x14a0f4680;  1 drivers
v0x14a07db50_0 .net *"_ivl_19", 0 0, L_0x14a0c81f0;  1 drivers
L_0x150089eb8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a07dc00_0 .net *"_ivl_191", 31 0, L_0x150089eb8;  1 drivers
v0x14a07dcb0_0 .net *"_ivl_194", 31 0, L_0x14a0f48f0;  1 drivers
v0x14a07dd60_0 .net *"_ivl_197", 0 0, L_0x14a0f4db0;  1 drivers
v0x14a07de10_0 .net *"_ivl_200", 0 0, L_0x14a0f4e20;  1 drivers
v0x14a07dec0_0 .net *"_ivl_201", 0 0, L_0x14a0f4ec0;  1 drivers
v0x14a07df70_0 .net *"_ivl_203", 0 0, L_0x14a0f5030;  1 drivers
L_0x150089f00 .functor BUFT 1, C4<0000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a07e020_0 .net/2u *"_ivl_205", 30 0, L_0x150089f00;  1 drivers
v0x14a07e0d0_0 .net *"_ivl_207", 31 0, L_0x14a0f50c0;  1 drivers
v0x14a07e180_0 .net *"_ivl_210", 30 0, L_0x14a0f4b90;  1 drivers
v0x14a07e230_0 .net *"_ivl_211", 31 0, L_0x14a0f4c30;  1 drivers
v0x14a07e2e0_0 .net *"_ivl_24", 0 0, L_0x14a0c8390;  1 drivers
v0x14a07e390_0 .net *"_ivl_25", 0 0, L_0x14a0c8490;  1 drivers
v0x14a07e440_0 .net *"_ivl_30", 0 0, L_0x14a0c8630;  1 drivers
v0x14a07e4f0_0 .net *"_ivl_31", 0 0, L_0x14a0c86d0;  1 drivers
v0x14a07e5a0_0 .net *"_ivl_36", 0 0, L_0x14a0c8890;  1 drivers
v0x14a07e650_0 .net *"_ivl_37", 0 0, L_0x14a0c89a0;  1 drivers
L_0x1500880e8 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a07e700_0 .net *"_ivl_45", 31 0, L_0x1500880e8;  1 drivers
v0x14a07e7b0_0 .net *"_ivl_48", 31 0, L_0x14a0c8db0;  1 drivers
L_0x150088130 .functor BUFT 1, C4<00000000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a07e860_0 .net *"_ivl_51", 31 0, L_0x150088130;  1 drivers
v0x14a07e910_0 .net *"_ivl_54", 31 0, L_0x14a0c9110;  1 drivers
v0x14a07e9c0_0 .net *"_ivl_62", 30 0, L_0x14a0e1320;  1 drivers
v0x14a07ea70_0 .net *"_ivl_64", 30 0, L_0x14a0e13c0;  1 drivers
v0x14a07eb20_0 .net *"_ivl_65", 0 0, L_0x14a0e1280;  1 drivers
L_0x150088e68 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14a07ebc0_0 .net/2u *"_ivl_67", 0 0, L_0x150088e68;  1 drivers
L_0x150088eb0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a07d590_0 .net/2u *"_ivl_69", 0 0, L_0x150088eb0;  1 drivers
v0x14a07d640_0 .net *"_ivl_98", 2 0, L_0x14a0e3070;  1 drivers
v0x14a07ec50_0 .net "add_m", 32 0, L_0x14a0e4dd0;  1 drivers
v0x14a07ece0_0 .net "add_m_in1", 31 0, L_0x14a0c72b0;  1 drivers
v0x14a07ed70_0 .net "diff", 8 0, L_0x14a0e2d40;  1 drivers
v0x14a07ee00_0 .net "done", 0 0, L_0x14a0f5580;  alias, 1 drivers
v0x14a07ee90_0 .net "e1", 1 0, L_0x14a0d4fe0;  1 drivers
v0x14a07ef20_0 .net "e2", 1 0, L_0x14a0e0df0;  1 drivers
v0x14a07efb0_0 .net "e_o", 1 0, L_0x14a0f0e80;  1 drivers
v0x14a07f040_0 .net "exp_diff", 4 0, L_0x14a0e3190;  1 drivers
v0x14a07f0d0_0 .net "in1", 31 0, v0x14a0c6970_0;  alias, 1 drivers
v0x14a07f170_0 .net "in1_gt_in2", 0 0, L_0x14a0e1590;  1 drivers
v0x14a07f210_0 .net "in2", 31 0, v0x14a0c6a20_0;  alias, 1 drivers
v0x14a07f2c0_0 .net "inf", 0 0, L_0x14a0c8b30;  alias, 1 drivers
v0x14a07f360_0 .net "inf1", 0 0, L_0x14a0c82a0;  1 drivers
v0x14a07f400_0 .net "inf2", 0 0, L_0x14a0c8520;  1 drivers
v0x14a07f4a0_0 .net "le", 1 0, L_0x14a0e1d90;  1 drivers
v0x14a07f550_0 .net "le_o", 8 0, L_0x14a0f1010;  1 drivers
v0x14a07f610_0 .net "le_o_tmp", 8 0, L_0x14a0f0be0;  1 drivers
v0x14a07f6a0_0 .net "left_shift", 4 0, L_0x14a0eed70;  1 drivers
v0x14a07f740_0 .net "lm", 30 0, L_0x14a0e20a0;  1 drivers
v0x14a07f7f0_0 .net "lr", 4 0, L_0x14a0e1ad0;  1 drivers
v0x14a07f8b0_0 .net "lr_N", 5 0, L_0x14a0e2500;  1 drivers
v0x14a07f960_0 .net "lrc", 0 0, L_0x14a0e18e0;  1 drivers
v0x14a07fa10_0 .net "ls", 0 0, L_0x14a0e14e0;  1 drivers
v0x14a07faa0_0 .net "m1", 30 0, L_0x14a0e1040;  1 drivers
v0x14a07fb40_0 .net "m2", 30 0, L_0x14a0e1160;  1 drivers
v0x14a07fbf0_0 .net "mant1", 29 0, L_0x14a0d5110;  1 drivers
v0x14a07fcb0_0 .net "mant2", 29 0, L_0x14a0e0f20;  1 drivers
v0x14a07fd60_0 .net "mant_ovf", 1 0, L_0x14a0e4fb0;  1 drivers
v0x14a07fe00_0 .net "op", 0 0, L_0x14a0e1730;  1 drivers
v0x14a07feb0_0 .net "out", 31 0, L_0x14a0f5460;  alias, 1 drivers
v0x14a07ff50_0 .net "r_o", 4 0, L_0x14a0f1eb0;  1 drivers
v0x14a080030_0 .net "rc1", 0 0, L_0x14a0c9440;  1 drivers
v0x14a0800c0_0 .net "rc2", 0 0, L_0x14a0d52a0;  1 drivers
v0x14a080170_0 .net "regime1", 4 0, L_0x14a0d3700;  1 drivers
v0x14a080220_0 .net "regime2", 4 0, L_0x14a0df5d0;  1 drivers
v0x14a0802d0_0 .net "rnd_ulp", 31 0, L_0x14a0f3e30;  1 drivers
v0x14a080380_0 .net "s1", 0 0, L_0x14a0c7c00;  1 drivers
v0x14a080410_0 .net "s2", 0 0, L_0x14a0c7ca0;  1 drivers
v0x14a0804a0_0 .net "se", 1 0, L_0x14a0e1b70;  1 drivers
v0x14a080550_0 .net "sm", 30 0, L_0x14a0e1e30;  1 drivers
v0x14a080600_0 .net "sr", 4 0, L_0x14a0e1980;  1 drivers
v0x14a0806c0_0 .net "sr_N", 5 0, L_0x14a0e29a0;  1 drivers
v0x14a080770_0 .net "src", 0 0, L_0x14a0e1630;  1 drivers
v0x14a080820_0 .net "start", 0 0, L_0x150089f48;  1 drivers
v0x14a0808b0_0 .net "start0", 0 0, L_0x14a0c7b90;  1 drivers
v0x14a080940_0 .net "tmp1_o", 98 0, L_0x14a0f3490;  1 drivers
v0x14a080a00_0 .net "tmp1_oN", 31 0, L_0x14a0f49d0;  1 drivers
v0x14a080aa0_0 .net "tmp1_o_rnd", 31 0, L_0x14a0f4af0;  1 drivers
v0x14a080b50_0 .net "tmp1_o_rnd_ulp", 32 0, L_0x14a0f4400;  1 drivers
v0x14a080c30_0 .net "tmp_o", 66 0, L_0x14a0c7930;  1 drivers
v0x14a080ce0_0 .net "ulp", 0 0, L_0x14a0f3f40;  1 drivers
v0x14a080d80_0 .net "xin1", 31 0, L_0x14a0c8eb0;  1 drivers
v0x14a080e20_0 .net "xin2", 31 0, L_0x14a0c9210;  1 drivers
v0x14a080ed0_0 .net "zero", 0 0, L_0x14a0c8c20;  alias, 1 drivers
v0x14a080f60_0 .net "zero1", 0 0, L_0x14a0c87a0;  1 drivers
v0x14a081000_0 .net "zero2", 0 0, L_0x14a0c8a30;  1 drivers
v0x14a0810a0_0 .net "zero_tmp1", 0 0, L_0x14a0c7e60;  1 drivers
v0x14a081140_0 .net "zero_tmp2", 0 0, L_0x14a0c8040;  1 drivers
L_0x14a0c73f0 .part L_0x14a0f1010, 7, 1;
L_0x14a0c7810 .part L_0x14a0f1010, 7, 1;
L_0x14a0c7750 .part L_0x14a0f0610, 0, 31;
L_0x14a0c7c00 .part v0x14a0c6970_0, 31, 1;
L_0x14a0c7ca0 .part v0x14a0c6a20_0, 31, 1;
L_0x14a0c7d40 .part v0x14a0c6970_0, 0, 31;
L_0x14a0c7e60 .reduce/or L_0x14a0c7d40;
L_0x14a0c7f20 .part v0x14a0c6a20_0, 0, 31;
L_0x14a0c8040 .reduce/or L_0x14a0c7f20;
L_0x14a0c8150 .part v0x14a0c6970_0, 31, 1;
L_0x14a0c8390 .part v0x14a0c6a20_0, 31, 1;
L_0x14a0c8630 .part v0x14a0c6970_0, 31, 1;
L_0x14a0c8890 .part v0x14a0c6a20_0, 31, 1;
L_0x14a0c8db0 .arith/sub 32, L_0x1500880e8, v0x14a0c6970_0;
L_0x14a0c8eb0 .functor MUXZ 32, v0x14a0c6970_0, L_0x14a0c8db0, L_0x14a0c7c00, C4<>;
L_0x14a0c9110 .arith/sub 32, L_0x150088130, v0x14a0c6a20_0;
L_0x14a0c9210 .functor MUXZ 32, v0x14a0c6a20_0, L_0x14a0c9110, L_0x14a0c7ca0, C4<>;
L_0x14a0e1040 .concat [ 30 1 0 0], L_0x14a0d5110, L_0x14a0c7e60;
L_0x14a0e1160 .concat [ 30 1 0 0], L_0x14a0e0f20, L_0x14a0c8040;
L_0x14a0e1320 .part L_0x14a0c8eb0, 0, 31;
L_0x14a0e13c0 .part L_0x14a0c9210, 0, 31;
L_0x14a0e1280 .cmp/ge 31, L_0x14a0e1320, L_0x14a0e13c0;
L_0x14a0e1590 .functor MUXZ 1, L_0x150088eb0, L_0x150088e68, L_0x14a0e1280, C4<>;
L_0x14a0e14e0 .functor MUXZ 1, L_0x14a0c7ca0, L_0x14a0c7c00, L_0x14a0e1590, C4<>;
L_0x14a0e18e0 .functor MUXZ 1, L_0x14a0d52a0, L_0x14a0c9440, L_0x14a0e1590, C4<>;
L_0x14a0e1630 .functor MUXZ 1, L_0x14a0c9440, L_0x14a0d52a0, L_0x14a0e1590, C4<>;
L_0x14a0e1ad0 .functor MUXZ 5, L_0x14a0df5d0, L_0x14a0d3700, L_0x14a0e1590, C4<>;
L_0x14a0e1980 .functor MUXZ 5, L_0x14a0d3700, L_0x14a0df5d0, L_0x14a0e1590, C4<>;
L_0x14a0e1d90 .functor MUXZ 2, L_0x14a0e0df0, L_0x14a0d4fe0, L_0x14a0e1590, C4<>;
L_0x14a0e1b70 .functor MUXZ 2, L_0x14a0d4fe0, L_0x14a0e0df0, L_0x14a0e1590, C4<>;
L_0x14a0e20a0 .functor MUXZ 31, L_0x14a0e1160, L_0x14a0e1040, L_0x14a0e1590, C4<>;
L_0x14a0e1e30 .functor MUXZ 31, L_0x14a0e1040, L_0x14a0e1160, L_0x14a0e1590, C4<>;
L_0x14a0e2e40 .concat [ 2 6 0 0], L_0x14a0e1d90, L_0x14a0e2500;
L_0x14a0e2140 .concat [ 2 6 0 0], L_0x14a0e1b70, L_0x14a0e29a0;
L_0x14a0e3070 .part L_0x14a0e2d40, 5, 3;
L_0x14a0e2f20 .reduce/or L_0x14a0e3070;
L_0x14a0e32b0 .part L_0x14a0e2d40, 0, 5;
L_0x14a0e3190 .functor MUXZ 5, L_0x14a0e32b0, L_0x150089138, L_0x14a0e2f20, C4<>;
L_0x14a0e4fb0 .part L_0x14a0e4dd0, 31, 2;
L_0x14a0e3350 .part L_0x14a0e4dd0, 32, 1;
L_0x14a0e5190 .part L_0x14a0e4dd0, 31, 1;
L_0x14a0e50c0 .part L_0x14a0e4dd0, 0, 31;
L_0x14a0e5380 .concat [ 31 1 0 0], L_0x14a0e50c0, L_0x14a0e5050;
L_0x14a0f04d0 .part L_0x14a0e4dd0, 1, 32;
L_0x14a0f0570 .part L_0x14a0f03e0, 31, 1;
L_0x14a0e5420 .part L_0x14a0f03e0, 0, 31;
L_0x14a0f0780 .concat [ 1 31 0 0], L_0x1500899a8, L_0x14a0e5420;
L_0x14a0f0610 .functor MUXZ 32, L_0x14a0f0780, L_0x14a0f03e0, L_0x14a0f0570, C4<>;
L_0x14a0f0d60 .concat [ 2 6 0 0], L_0x14a0e1d90, L_0x14a0e2500;
L_0x14a0f0820 .concat [ 5 3 0 0], L_0x14a0eed70, L_0x150089a80;
L_0x14a0f1190 .part L_0x14a0e4fb0, 1, 1;
L_0x14a0f1f90 .part L_0x14a0f1010, 0, 8;
L_0x14a0f3540 .concat [ 32 67 0 0], L_0x150089d08, L_0x14a0c7930;
L_0x14a0f1270 .part L_0x14a0f3490, 36, 1;
L_0x14a0f1310 .part L_0x14a0f3490, 35, 1;
L_0x14a0f3660 .part L_0x14a0f3490, 34, 1;
L_0x14a0f3700 .part L_0x14a0f3490, 0, 34;
L_0x14a0f3a60 .reduce/or L_0x14a0f3700;
L_0x14a0f3e30 .concat [ 1 31 0 0], L_0x14a0f3f40, L_0x150089d50;
L_0x14a0f4500 .part L_0x14a0f3490, 35, 32;
L_0x14a0f45e0 .concat [ 5 27 0 0], L_0x14a0f1eb0, L_0x150089e28;
L_0x14a0f41a0 .cmp/gt 32, L_0x150089e70, L_0x14a0f45e0;
L_0x14a0f42c0 .part L_0x14a0f4400, 0, 32;
L_0x14a0f4680 .part L_0x14a0f3490, 35, 32;
L_0x14a0f4af0 .functor MUXZ 32, L_0x14a0f4680, L_0x14a0f42c0, L_0x14a0f41a0, C4<>;
L_0x14a0f48f0 .arith/sub 32, L_0x150089eb8, L_0x14a0f4af0;
L_0x14a0f49d0 .functor MUXZ 32, L_0x14a0f4af0, L_0x14a0f48f0, L_0x14a0e14e0, C4<>;
L_0x14a0f4e20 .part L_0x14a0f0610, 31, 1;
L_0x14a0f50c0 .concat [ 31 1 0 0], L_0x150089f00, L_0x14a0c8b30;
L_0x14a0f4b90 .part L_0x14a0f49d0, 1, 31;
L_0x14a0f4c30 .concat [ 31 1 0 0], L_0x14a0f4b90, L_0x14a0e14e0;
L_0x14a0f5460 .functor MUXZ 32, L_0x14a0f4c30, L_0x14a0f50c0, L_0x14a0f5030, C4<>;
S_0x149fc5b80 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x159e256d0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x159e25710 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x14a0f03e0 .functor BUFZ 32, L_0x14a0efe90, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150089960 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149fccba0_0 .net *"_ivl_11", 0 0, L_0x150089960;  1 drivers
v0x149fd2270_0 .net *"_ivl_6", 0 0, L_0x14a0effb0;  1 drivers
v0x149fd0b90_0 .net *"_ivl_7", 31 0, L_0x14a0f0120;  1 drivers
v0x149fdcbb0_0 .net *"_ivl_9", 30 0, L_0x14a0f0080;  1 drivers
v0x149fd8a70_0 .net "a", 31 0, L_0x14a0f04d0;  1 drivers
v0x149fd6050_0 .net "b", 4 0, L_0x14a0eed70;  alias, 1 drivers
v0x149fdb720_0 .net "c", 31 0, L_0x14a0f03e0;  alias, 1 drivers
v0x149fda040 .array "tmp", 0 4;
v0x149fda040_0 .net v0x149fda040 0, 31 0, L_0x14a0f02c0; 1 drivers
v0x149fda040_1 .net v0x149fda040 1, 31 0, L_0x14a0ef1d0; 1 drivers
v0x149fda040_2 .net v0x149fda040 2, 31 0, L_0x14a0ef5f0; 1 drivers
v0x149fda040_3 .net v0x149fda040 3, 31 0, L_0x14a0efa10; 1 drivers
v0x149fda040_4 .net v0x149fda040 4, 31 0, L_0x14a0efe90; 1 drivers
L_0x14a0eef30 .part L_0x14a0eed70, 1, 1;
L_0x14a0ef330 .part L_0x14a0eed70, 2, 1;
L_0x14a0ef710 .part L_0x14a0eed70, 3, 1;
L_0x14a0efb30 .part L_0x14a0eed70, 4, 1;
L_0x14a0effb0 .part L_0x14a0eed70, 0, 1;
L_0x14a0f0080 .part L_0x14a0f04d0, 0, 31;
L_0x14a0f0120 .concat [ 1 31 0 0], L_0x150089960, L_0x14a0f0080;
L_0x14a0f02c0 .functor MUXZ 32, L_0x14a0f04d0, L_0x14a0f0120, L_0x14a0effb0, C4<>;
S_0x149fc5500 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x149fc5b80;
 .timescale -9 -12;
P_0x159e501f0 .param/l "i" 1 4 296, +C4<01>;
v0x149fc47e0_0 .net *"_ivl_1", 0 0, L_0x14a0eef30;  1 drivers
v0x149fe7940_0 .net *"_ivl_3", 31 0, L_0x14a0ef070;  1 drivers
v0x149ff18f0_0 .net *"_ivl_5", 29 0, L_0x14a0eefd0;  1 drivers
L_0x150089840 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x149fec470_0 .net *"_ivl_7", 1 0, L_0x150089840;  1 drivers
L_0x14a0eefd0 .part L_0x14a0f02c0, 0, 30;
L_0x14a0ef070 .concat [ 2 30 0 0], L_0x150089840, L_0x14a0eefd0;
L_0x14a0ef1d0 .functor MUXZ 32, L_0x14a0f02c0, L_0x14a0ef070, L_0x14a0eef30, C4<>;
S_0x149fe7680 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x149fc5b80;
 .timescale -9 -12;
P_0x159e5bbe0 .param/l "i" 1 4 296, +C4<010>;
v0x149fe9a50_0 .net *"_ivl_1", 0 0, L_0x14a0ef330;  1 drivers
v0x149fef120_0 .net *"_ivl_3", 31 0, L_0x14a0ef4b0;  1 drivers
v0x149feda40_0 .net *"_ivl_5", 27 0, L_0x14a0ef3d0;  1 drivers
L_0x150089888 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x149ff9a60_0 .net *"_ivl_7", 3 0, L_0x150089888;  1 drivers
L_0x14a0ef3d0 .part L_0x14a0ef1d0, 0, 28;
L_0x14a0ef4b0 .concat [ 4 28 0 0], L_0x150089888, L_0x14a0ef3d0;
L_0x14a0ef5f0 .functor MUXZ 32, L_0x14a0ef1d0, L_0x14a0ef4b0, L_0x14a0ef330, C4<>;
S_0x149fec660 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x149fc5b80;
 .timescale -9 -12;
P_0x159e5dfd0 .param/l "i" 1 4 296, +C4<011>;
v0x149ff5920_0 .net *"_ivl_1", 0 0, L_0x14a0ef710;  1 drivers
v0x149ff2f00_0 .net *"_ivl_3", 31 0, L_0x14a0ef8b0;  1 drivers
v0x149ff85d0_0 .net *"_ivl_5", 23 0, L_0x14a0ef7b0;  1 drivers
L_0x1500898d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x149ff6ef0_0 .net *"_ivl_7", 7 0, L_0x1500898d0;  1 drivers
L_0x14a0ef7b0 .part L_0x14a0ef5f0, 0, 24;
L_0x14a0ef8b0 .concat [ 8 24 0 0], L_0x1500898d0, L_0x14a0ef7b0;
L_0x14a0efa10 .functor MUXZ 32, L_0x14a0ef5f0, L_0x14a0ef8b0, L_0x14a0ef710, C4<>;
S_0x149ff1b00 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x149fc5b80;
 .timescale -9 -12;
P_0x159e58550 .param/l "i" 1 4 296, +C4<0100>;
v0x149ffe050_0 .net *"_ivl_1", 0 0, L_0x14a0efb30;  1 drivers
v0x149fcaa90_0 .net *"_ivl_3", 31 0, L_0x14a0efd70;  1 drivers
v0x149fd4a40_0 .net *"_ivl_5", 15 0, L_0x14a0efcd0;  1 drivers
L_0x150089918 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149fcf5c0_0 .net *"_ivl_7", 15 0, L_0x150089918;  1 drivers
L_0x14a0efcd0 .part L_0x14a0efa10, 0, 16;
L_0x14a0efd70 .concat [ 16 16 0 0], L_0x150089918, L_0x14a0efcd0;
L_0x14a0efe90 .functor MUXZ 32, L_0x14a0efa10, L_0x14a0efd70, L_0x14a0efb30, C4<>;
S_0x149ff5b10 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x159e24ca0 .param/l "N" 0 4 307, +C4<00000000000000000000000000100000>;
P_0x159e24ce0 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x14a0e46e0 .functor BUFZ 32, L_0x14a0e41c0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1500892a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f35ef0_0 .net *"_ivl_11", 0 0, L_0x1500892a0;  1 drivers
v0x149f41f10_0 .net *"_ivl_6", 0 0, L_0x14a0e42e0;  1 drivers
v0x149f3ddd0_0 .net *"_ivl_7", 31 0, L_0x14a0e4420;  1 drivers
v0x149f3b3b0_0 .net *"_ivl_9", 30 0, L_0x14a0e4380;  1 drivers
v0x149f40a80_0 .net "a", 31 0, L_0x14a0c7170;  alias, 1 drivers
v0x149f3f3a0_0 .net "b", 4 0, L_0x14a0e3480;  alias, 1 drivers
v0x149f571f0_0 .net "c", 31 0, L_0x14a0e46e0;  alias, 1 drivers
v0x149f570a0 .array "tmp", 0 4;
v0x149f570a0_0 .net v0x149f570a0 0, 31 0, L_0x14a0e4580; 1 drivers
v0x149f570a0_1 .net v0x149f570a0 1, 31 0, L_0x14a0e3800; 1 drivers
v0x149f570a0_2 .net v0x149f570a0 2, 31 0, L_0x14a0e3c40; 1 drivers
v0x149f570a0_3 .net v0x149f570a0 3, 31 0, L_0x14a0d93e0; 1 drivers
v0x149f570a0_4 .net v0x149f570a0 4, 31 0, L_0x14a0e41c0; 1 drivers
L_0x14a0e35e0 .part L_0x14a0e3480, 1, 1;
L_0x14a0e3960 .part L_0x14a0e3480, 2, 1;
L_0x14a0e3d60 .part L_0x14a0e3480, 3, 1;
L_0x14a0e3f20 .part L_0x14a0e3480, 4, 1;
L_0x14a0e42e0 .part L_0x14a0e3480, 0, 1;
L_0x14a0e4380 .part L_0x14a0c7170, 1, 31;
L_0x14a0e4420 .concat [ 31 1 0 0], L_0x14a0e4380, L_0x1500892a0;
L_0x14a0e4580 .functor MUXZ 32, L_0x14a0c7170, L_0x14a0e4420, L_0x14a0e42e0, C4<>;
S_0x149fff6b0 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x149ff5b10;
 .timescale -9 -12;
P_0x149ffdec0 .param/l "i" 1 4 317, +C4<01>;
v0x149fe61a0_0 .net *"_ivl_1", 0 0, L_0x14a0e35e0;  1 drivers
v0x149fe11a0_0 .net *"_ivl_3", 31 0, L_0x14a0e3720;  1 drivers
v0x149fc23b0_0 .net *"_ivl_5", 29 0, L_0x14a0e3680;  1 drivers
L_0x150089180 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x149fc1bf0_0 .net *"_ivl_7", 1 0, L_0x150089180;  1 drivers
L_0x14a0e3680 .part L_0x14a0e4580, 2, 30;
L_0x14a0e3720 .concat [ 30 2 0 0], L_0x14a0e3680, L_0x150089180;
L_0x14a0e3800 .functor MUXZ 32, L_0x14a0e4580, L_0x14a0e3720, L_0x14a0e35e0, C4<>;
S_0x149fe72d0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x149ff5b10;
 .timescale -9 -12;
P_0x149f58370 .param/l "i" 1 4 317, +C4<010>;
v0x149f6bd40_0 .net *"_ivl_1", 0 0, L_0x14a0e3960;  1 drivers
v0x149fb8c40_0 .net *"_ivl_3", 31 0, L_0x14a0e3b20;  1 drivers
v0x149fb85b0_0 .net *"_ivl_5", 27 0, L_0x14a0e3a80;  1 drivers
L_0x1500891c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x149faca20_0 .net *"_ivl_7", 3 0, L_0x1500891c8;  1 drivers
L_0x14a0e3a80 .part L_0x14a0e3800, 4, 28;
L_0x14a0e3b20 .concat [ 28 4 0 0], L_0x14a0e3a80, L_0x1500891c8;
L_0x14a0e3c40 .functor MUXZ 32, L_0x14a0e3800, L_0x14a0e3b20, L_0x14a0e3960, C4<>;
S_0x149fca7d0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x149ff5b10;
 .timescale -9 -12;
P_0x149f0f7b0 .param/l "i" 1 4 317, +C4<011>;
v0x149fabaa0_0 .net *"_ivl_1", 0 0, L_0x14a0e3d60;  1 drivers
v0x149fa8e90_0 .net *"_ivl_3", 31 0, L_0x14a0d92c0;  1 drivers
v0x149fade40_0 .net *"_ivl_5", 23 0, L_0x14a0e3e00;  1 drivers
L_0x150089210 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x149f446e0_0 .net *"_ivl_7", 7 0, L_0x150089210;  1 drivers
L_0x14a0e3e00 .part L_0x14a0e3c40, 8, 24;
L_0x14a0d92c0 .concat [ 24 8 0 0], L_0x14a0e3e00, L_0x150089210;
L_0x14a0d93e0 .functor MUXZ 32, L_0x14a0e3c40, L_0x14a0d92c0, L_0x14a0e3d60, C4<>;
S_0x149fcf7b0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x149ff5b10;
 .timescale -9 -12;
P_0x149f8b050 .param/l "i" 1 4 317, +C4<0100>;
v0x149f39da0_0 .net *"_ivl_1", 0 0, L_0x14a0e3f20;  1 drivers
v0x149f34920_0 .net *"_ivl_3", 31 0, L_0x14a0e40a0;  1 drivers
v0x149f31f00_0 .net *"_ivl_5", 15 0, L_0x14a0e3fc0;  1 drivers
L_0x150089258 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149f375d0_0 .net *"_ivl_7", 15 0, L_0x150089258;  1 drivers
L_0x14a0e3fc0 .part L_0x14a0d93e0, 16, 16;
L_0x14a0e40a0 .concat [ 16 16 0 0], L_0x14a0e3fc0, L_0x150089258;
L_0x14a0e41c0 .functor MUXZ 32, L_0x14a0d93e0, L_0x14a0e40a0, L_0x14a0e3f20, C4<>;
S_0x149fd4c50 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 99 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 99 "c";
P_0x159e1dee0 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000001100011>;
P_0x159e1df20 .param/l "S" 0 4 308, C4<00000000000000000000000000000101>;
L_0x14a0f3490 .functor BUFZ 99, L_0x14a0f2e70, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000>;
L_0x150089cc0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f07ad0_0 .net *"_ivl_11", 0 0, L_0x150089cc0;  1 drivers
v0x149f0d1a0_0 .net *"_ivl_6", 0 0, L_0x14a0f2f90;  1 drivers
v0x149f0bac0_0 .net *"_ivl_7", 98 0, L_0x14a0f31d0;  1 drivers
v0x149f23910_0 .net *"_ivl_9", 97 0, L_0x14a0f3130;  1 drivers
v0x149f237c0_0 .net "a", 98 0, L_0x14a0f3540;  1 drivers
v0x149f1a2f0_0 .net "b", 4 0, L_0x14a0f1eb0;  alias, 1 drivers
v0x149f14e70_0 .net "c", 98 0, L_0x14a0f3490;  alias, 1 drivers
v0x149f12450 .array "tmp", 0 4;
v0x149f12450_0 .net v0x149f12450 0, 98 0, L_0x14a0f3330; 1 drivers
v0x149f12450_1 .net v0x149f12450 1, 98 0, L_0x14a0f22d0; 1 drivers
v0x149f12450_2 .net v0x149f12450 2, 98 0, L_0x14a0f26d0; 1 drivers
v0x149f12450_3 .net v0x149f12450 3, 98 0, L_0x14a0f2a90; 1 drivers
v0x149f12450_4 .net v0x149f12450 4, 98 0, L_0x14a0f2e70; 1 drivers
L_0x14a0f2030 .part L_0x14a0f1eb0, 1, 1;
L_0x14a0f2430 .part L_0x14a0f1eb0, 2, 1;
L_0x14a0f27f0 .part L_0x14a0f1eb0, 3, 1;
L_0x14a0f2bb0 .part L_0x14a0f1eb0, 4, 1;
L_0x14a0f2f90 .part L_0x14a0f1eb0, 0, 1;
L_0x14a0f3130 .part L_0x14a0f3540, 1, 98;
L_0x14a0f31d0 .concat [ 98 1 0 0], L_0x14a0f3130, L_0x150089cc0;
L_0x14a0f3330 .functor MUXZ 99, L_0x14a0f3540, L_0x14a0f31d0, L_0x14a0f2f90, C4<>;
S_0x149fd8c60 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x149fd4c50;
 .timescale -9 -12;
P_0x159e07990 .param/l "i" 1 4 317, +C4<01>;
v0x149f4dbd0_0 .net *"_ivl_1", 0 0, L_0x14a0f2030;  1 drivers
v0x149f48750_0 .net *"_ivl_3", 98 0, L_0x14a0f21f0;  1 drivers
v0x149f45d30_0 .net *"_ivl_5", 96 0, L_0x14a0f2150;  1 drivers
L_0x150089ba0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x149f4b400_0 .net *"_ivl_7", 1 0, L_0x150089ba0;  1 drivers
L_0x14a0f2150 .part L_0x14a0f3330, 2, 97;
L_0x14a0f21f0 .concat [ 97 2 0 0], L_0x14a0f2150, L_0x150089ba0;
L_0x14a0f22d0 .functor MUXZ 99, L_0x14a0f3330, L_0x14a0f21f0, L_0x14a0f2030, C4<>;
S_0x149fe3f20 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x149fd4c50;
 .timescale -9 -12;
P_0x159e5b660 .param/l "i" 1 4 317, +C4<010>;
v0x149f49d20_0 .net *"_ivl_1", 0 0, L_0x14a0f2430;  1 drivers
v0x149f55d40_0 .net *"_ivl_3", 98 0, L_0x14a0f25b0;  1 drivers
v0x149f51c00_0 .net *"_ivl_5", 94 0, L_0x14a0f24d0;  1 drivers
L_0x150089be8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x149f4f1e0_0 .net *"_ivl_7", 3 0, L_0x150089be8;  1 drivers
L_0x14a0f24d0 .part L_0x14a0f22d0, 4, 95;
L_0x14a0f25b0 .concat [ 95 4 0 0], L_0x14a0f24d0, L_0x150089be8;
L_0x14a0f26d0 .functor MUXZ 99, L_0x14a0f22d0, L_0x14a0f25b0, L_0x14a0f2430, C4<>;
S_0x149fe2800 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x149fd4c50;
 .timescale -9 -12;
P_0x159e550c0 .param/l "i" 1 4 317, +C4<011>;
v0x149f548b0_0 .net *"_ivl_1", 0 0, L_0x14a0f27f0;  1 drivers
v0x149f531d0_0 .net *"_ivl_3", 98 0, L_0x14a0f2970;  1 drivers
v0x149f61ef0_0 .net *"_ivl_5", 90 0, L_0x14a0f2890;  1 drivers
L_0x150089c30 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x149f5b7e0_0 .net *"_ivl_7", 7 0, L_0x150089c30;  1 drivers
L_0x14a0f2890 .part L_0x14a0f26d0, 8, 91;
L_0x14a0f2970 .concat [ 91 8 0 0], L_0x14a0f2890, L_0x150089c30;
L_0x14a0f2a90 .functor MUXZ 99, L_0x14a0f26d0, L_0x14a0f2970, L_0x14a0f27f0, C4<>;
S_0x149fc11b0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 317, 4 317 0, S_0x149fd4c50;
 .timescale -9 -12;
P_0x149eefd00 .param/l "i" 1 4 317, +C4<0100>;
v0x149f10e00_0 .net *"_ivl_1", 0 0, L_0x14a0f2bb0;  1 drivers
v0x149f064c0_0 .net *"_ivl_3", 98 0, L_0x14a0f2d30;  1 drivers
v0x149f0e630_0 .net *"_ivl_5", 82 0, L_0x14a0f2c50;  1 drivers
L_0x150089c78 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149f0a4f0_0 .net *"_ivl_7", 15 0, L_0x150089c78;  1 drivers
L_0x14a0f2c50 .part L_0x14a0f2a90, 16, 83;
L_0x14a0f2d30 .concat [ 83 16 0 0], L_0x14a0f2c50, L_0x150089c78;
L_0x14a0f2e70 .functor MUXZ 99, L_0x14a0f2a90, L_0x14a0f2d30, L_0x14a0f2bb0, C4<>;
S_0x149fbcef0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x149efd1b0;
 .timescale -9 -12;
L_0x150088010 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f17b20_0 .net/2u *"_ivl_0", 0 0, L_0x150088010;  1 drivers
L_0x14a0c7170 .concat [ 1 31 0 0], L_0x150088010, L_0x14a0e1e30;
S_0x149fb9410 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x149efd1b0;
 .timescale -9 -12;
L_0x150088058 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f16440_0 .net/2u *"_ivl_0", 0 0, L_0x150088058;  1 drivers
L_0x14a0c72b0 .concat [ 1 31 0 0], L_0x150088058, L_0x14a0e20a0;
S_0x149f6d120 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x149efd1b0;
 .timescale -9 -12;
L_0x14a0c74f0 .functor NOT 1, L_0x14a0c73f0, C4<0>, C4<0>, C4<0>;
v0x149f22460_0 .net *"_ivl_0", 0 0, L_0x14a0c73f0;  1 drivers
v0x149f1e320_0 .net *"_ivl_1", 0 0, L_0x14a0c74f0;  1 drivers
v0x149f1b900_0 .net *"_ivl_3", 31 0, L_0x14a0c75a0;  1 drivers
v0x149f20fd0_0 .net *"_ivl_5", 0 0, L_0x14a0c7810;  1 drivers
v0x149f1f8f0_0 .net *"_ivl_6", 30 0, L_0x14a0c7750;  1 drivers
L_0x1500880a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f2e610_0 .net/2u *"_ivl_7", 0 0, L_0x1500880a0;  1 drivers
LS_0x14a0c75a0_0_0 .concat [ 1 1 1 1], L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0;
LS_0x14a0c75a0_0_4 .concat [ 1 1 1 1], L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0;
LS_0x14a0c75a0_0_8 .concat [ 1 1 1 1], L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0;
LS_0x14a0c75a0_0_12 .concat [ 1 1 1 1], L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0;
LS_0x14a0c75a0_0_16 .concat [ 1 1 1 1], L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0;
LS_0x14a0c75a0_0_20 .concat [ 1 1 1 1], L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0;
LS_0x14a0c75a0_0_24 .concat [ 1 1 1 1], L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0;
LS_0x14a0c75a0_0_28 .concat [ 1 1 1 1], L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0, L_0x14a0c74f0;
LS_0x14a0c75a0_1_0 .concat [ 4 4 4 4], LS_0x14a0c75a0_0_0, LS_0x14a0c75a0_0_4, LS_0x14a0c75a0_0_8, LS_0x14a0c75a0_0_12;
LS_0x14a0c75a0_1_4 .concat [ 4 4 4 4], LS_0x14a0c75a0_0_16, LS_0x14a0c75a0_0_20, LS_0x14a0c75a0_0_24, LS_0x14a0c75a0_0_28;
L_0x14a0c75a0 .concat [ 16 16 0 0], LS_0x14a0c75a0_1_0, LS_0x14a0c75a0_1_4;
LS_0x14a0c7930_0_0 .concat [ 1 31 2 1], L_0x1500880a0, L_0x14a0c7750, L_0x14a0f0e80, L_0x14a0c7810;
LS_0x14a0c7930_0_4 .concat [ 32 0 0 0], L_0x14a0c75a0;
L_0x14a0c7930 .concat [ 35 32 0 0], LS_0x14a0c7930_0_0, LS_0x14a0c7930_0_4;
S_0x149facc90 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x149f1f980 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x149f1f9c0 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x149fe04f0_0 .net "in", 31 0, L_0x14a0e5380;  alias, 1 drivers
v0x149fdfbb0_0 .net "out", 4 0, L_0x14a0eed70;  alias, 1 drivers
v0x149fdfc40_0 .net "vld", 0 0, L_0x14a0eeac0;  1 drivers
S_0x149f63020 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x149facc90;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f1e3b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x149f1e3f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x149fcb210_0 .net "in", 31 0, L_0x14a0e5380;  alias, 1 drivers
v0x149fcb2a0_0 .net "out", 4 0, L_0x14a0eed70;  alias, 1 drivers
v0x149fe6c40_0 .net "vld", 0 0, L_0x14a0eeac0;  alias, 1 drivers
L_0x14a0e9e90 .part L_0x14a0e5380, 0, 16;
L_0x14a0eea20 .part L_0x14a0e5380, 16, 16;
S_0x149f34b10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149f63020;
 .timescale -9 -12;
L_0x14a0eeac0 .functor OR 1, L_0x14a0e9a80, L_0x14a0ee610, C4<0>, C4<0>;
L_0x1500897f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149ff3ea0_0 .net/2u *"_ivl_4", 0 0, L_0x1500897f8;  1 drivers
v0x149ff3f30_0 .net *"_ivl_6", 4 0, L_0x14a0eeb70;  1 drivers
v0x149ff9300_0 .net *"_ivl_8", 4 0, L_0x14a0eec50;  1 drivers
v0x149ff9390_0 .net "out_h", 3 0, L_0x14a0ee8c0;  1 drivers
v0x149ff6900_0 .net "out_l", 3 0, L_0x14a0e9d30;  1 drivers
v0x149ff6990_0 .net "out_vh", 0 0, L_0x14a0ee610;  1 drivers
v0x149ff7e90_0 .net "out_vl", 0 0, L_0x14a0e9a80;  1 drivers
L_0x14a0eeb70 .concat [ 4 1 0 0], L_0x14a0ee8c0, L_0x1500897f8;
L_0x14a0eec50 .concat [ 4 1 0 0], L_0x14a0e9d30, L_0x14a0e9a80;
L_0x14a0eed70 .functor MUXZ 5, L_0x14a0eec50, L_0x14a0eeb70, L_0x14a0ee610, C4<>;
S_0x149f39fb0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149f34b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f07b60 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x149f07ba0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x149f62d40_0 .net "in", 15 0, L_0x14a0eea20;  1 drivers
v0x149f320f0_0 .net "out", 3 0, L_0x14a0ee8c0;  alias, 1 drivers
v0x149f32180_0 .net "vld", 0 0, L_0x14a0ee610;  alias, 1 drivers
L_0x14a0ec220 .part L_0x14a0eea20, 0, 8;
L_0x14a0ee530 .part L_0x14a0eea20, 8, 8;
S_0x149f3dfc0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149f39fb0;
 .timescale -9 -12;
L_0x14a0ee610 .functor OR 1, L_0x14a0ebe10, L_0x14a0ee120, C4<0>, C4<0>;
L_0x1500897b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f772b0_0 .net/2u *"_ivl_4", 0 0, L_0x1500897b0;  1 drivers
v0x149f77340_0 .net *"_ivl_6", 3 0, L_0x14a0ee6c0;  1 drivers
v0x149fb00a0_0 .net *"_ivl_8", 3 0, L_0x14a0ee7a0;  1 drivers
v0x149fb0130_0 .net "out_h", 2 0, L_0x14a0ee3d0;  1 drivers
v0x149f6b4d0_0 .net "out_l", 2 0, L_0x14a0ec0c0;  1 drivers
v0x149f6b560_0 .net "out_vh", 0 0, L_0x14a0ee120;  1 drivers
v0x149f2fdb0_0 .net "out_vl", 0 0, L_0x14a0ebe10;  1 drivers
L_0x14a0ee6c0 .concat [ 3 1 0 0], L_0x14a0ee3d0, L_0x1500897b0;
L_0x14a0ee7a0 .concat [ 3 1 0 0], L_0x14a0ec0c0, L_0x14a0ebe10;
L_0x14a0ee8c0 .functor MUXZ 4, L_0x14a0ee7a0, L_0x14a0ee6c0, L_0x14a0ee120, C4<>;
S_0x149f44940 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149f3dfc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f53260 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x149f532a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x149ef63c0_0 .net "in", 7 0, L_0x14a0ee530;  1 drivers
v0x149efa790_0 .net "out", 2 0, L_0x14a0ee3d0;  alias, 1 drivers
v0x149efa820_0 .net "vld", 0 0, L_0x14a0ee120;  alias, 1 drivers
L_0x14a0ed110 .part L_0x14a0ee530, 0, 4;
L_0x14a0ee040 .part L_0x14a0ee530, 4, 4;
S_0x149f48940 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149f44940;
 .timescale -9 -12;
L_0x14a0ee120 .functor OR 1, L_0x14a0ecd40, L_0x14a0edc30, C4<0>, C4<0>;
L_0x150089768 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0358c0_0 .net/2u *"_ivl_4", 0 0, L_0x150089768;  1 drivers
v0x14a030900_0 .net *"_ivl_6", 2 0, L_0x14a0ee1d0;  1 drivers
v0x149fb8440_0 .net *"_ivl_8", 2 0, L_0x14a0ee2b0;  1 drivers
v0x149fb84d0_0 .net "out_h", 1 0, L_0x14a0edee0;  1 drivers
v0x149ef2600_0 .net "out_l", 1 0, L_0x14a0ecfb0;  1 drivers
v0x149ef2690_0 .net "out_vh", 0 0, L_0x14a0edc30;  1 drivers
v0x149ef66e0_0 .net "out_vl", 0 0, L_0x14a0ecd40;  1 drivers
L_0x14a0ee1d0 .concat [ 2 1 0 0], L_0x14a0edee0, L_0x150089768;
L_0x14a0ee2b0 .concat [ 2 1 0 0], L_0x14a0ecfb0, L_0x14a0ecd40;
L_0x14a0ee3d0 .functor MUXZ 3, L_0x14a0ee2b0, L_0x14a0ee1d0, L_0x14a0edc30, C4<>;
S_0x149f4dde0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149f48940;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f49db0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x149f49df0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x149fb77e0_0 .net "in", 3 0, L_0x14a0ee040;  1 drivers
v0x149fb1080_0 .net "out", 1 0, L_0x14a0edee0;  alias, 1 drivers
v0x149f74490_0 .net "vld", 0 0, L_0x14a0edc30;  alias, 1 drivers
L_0x14a0ed5f0 .part L_0x14a0ee040, 0, 2;
L_0x14a0edb10 .part L_0x14a0ee040, 2, 2;
S_0x149f51df0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149f4dde0;
 .timescale -9 -12;
L_0x14a0edc30 .functor OR 1, L_0x14a0ed1b0, L_0x14a0ed710, C4<0>, C4<0>;
L_0x150089720 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f90710_0 .net/2u *"_ivl_4", 0 0, L_0x150089720;  1 drivers
v0x149f8dcf0_0 .net *"_ivl_6", 1 0, L_0x14a0edce0;  1 drivers
v0x149f933c0_0 .net *"_ivl_8", 1 0, L_0x14a0eddc0;  1 drivers
v0x149f91ce0_0 .net "out_h", 0 0, L_0x14a0ed9e0;  1 drivers
v0x149f9dd00_0 .net "out_l", 0 0, L_0x14a0ed4c0;  1 drivers
v0x149f99bc0_0 .net "out_vh", 0 0, L_0x14a0ed710;  1 drivers
v0x149f971a0_0 .net "out_vl", 0 0, L_0x14a0ed1b0;  1 drivers
L_0x14a0edce0 .concat [ 1 1 0 0], L_0x14a0ed9e0, L_0x150089720;
L_0x14a0eddc0 .concat [ 1 1 0 0], L_0x14a0ed4c0, L_0x14a0ed1b0;
L_0x14a0edee0 .functor MUXZ 2, L_0x14a0eddc0, L_0x14a0edce0, L_0x14a0ed710, C4<>;
S_0x149f5e560 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149f51df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f57130 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f57170 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f79ec0_0 .net "in", 1 0, L_0x14a0edb10;  1 drivers
v0x149f7f590_0 .net "out", 0 0, L_0x14a0ed9e0;  alias, 1 drivers
v0x149f7deb0_0 .net "vld", 0 0, L_0x14a0ed710;  alias, 1 drivers
L_0x14a0ed7b0 .part L_0x14a0edb10, 1, 1;
L_0x14a0ed940 .part L_0x14a0edb10, 0, 1;
S_0x149f5ce40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149f5e560;
 .timescale -9 -12;
L_0x14a0ed890 .functor NOT 1, L_0x14a0ed7b0, C4<0>, C4<0>, C4<0>;
L_0x14a0ed9e0 .functor AND 1, L_0x14a0ed890, L_0x14a0ed940, C4<1>, C4<1>;
v0x149f27f00_0 .net *"_ivl_2", 0 0, L_0x14a0ed7b0;  1 drivers
v0x149f76ed0_0 .net *"_ivl_3", 0 0, L_0x14a0ed890;  1 drivers
v0x149f8c6a0_0 .net *"_ivl_5", 0 0, L_0x14a0ed940;  1 drivers
L_0x14a0ed710 .reduce/or L_0x14a0edb10;
S_0x149f2f740 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f5e560;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f2f740
v0x149f7c8e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x149f7c8e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f7c8e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_1.4 ;
    %load/vec4 v0x149f7c8e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_1.5, 5;
    %load/vec4 v0x149f7c8e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f7c8e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_1.4;
T_1.5 ;
    %end;
S_0x149f066d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149f51df0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f79f50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f79f90 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f9f1b0_0 .net "in", 1 0, L_0x14a0ed5f0;  1 drivers
v0x149f9f060_0 .net "out", 0 0, L_0x14a0ed4c0;  alias, 1 drivers
v0x149f95b90_0 .net "vld", 0 0, L_0x14a0ed1b0;  alias, 1 drivers
L_0x14a0ed290 .part L_0x14a0ed5f0, 1, 1;
L_0x14a0ed420 .part L_0x14a0ed5f0, 0, 1;
S_0x149f0a6e0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149f066d0;
 .timescale -9 -12;
L_0x14a0ed370 .functor NOT 1, L_0x14a0ed290, C4<0>, C4<0>, C4<0>;
L_0x14a0ed4c0 .functor AND 1, L_0x14a0ed370, L_0x14a0ed420, C4<1>, C4<1>;
v0x149f89ed0_0 .net *"_ivl_2", 0 0, L_0x14a0ed290;  1 drivers
v0x149f85d90_0 .net *"_ivl_3", 0 0, L_0x14a0ed370;  1 drivers
v0x149f83370_0 .net *"_ivl_5", 0 0, L_0x14a0ed420;  1 drivers
L_0x14a0ed1b0 .reduce/or L_0x14a0ed5f0;
S_0x149f11060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f066d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f11060
v0x149f87360_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x149f87360_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f87360_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_2.6 ;
    %load/vec4 v0x149f87360_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_2.7, 5;
    %load/vec4 v0x149f87360_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f87360_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_2.6;
T_2.7 ;
    %end;
S_0x149f15060 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f4dde0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f15060
v0x149f9b190_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x149f9b190_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f9b190_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_3.8 ;
    %load/vec4 v0x149f9b190_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_3.9, 5;
    %load/vec4 v0x149f9b190_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f9b190_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_3.8;
T_3.9 ;
    %end;
S_0x149f1a500 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149f48940;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f9b220 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x149f9b260 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a03e100_0 .net "in", 3 0, L_0x14a0ed110;  1 drivers
v0x14a017f40_0 .net "out", 1 0, L_0x14a0ecfb0;  alias, 1 drivers
v0x14a012f40_0 .net "vld", 0 0, L_0x14a0ecd40;  alias, 1 drivers
L_0x14a0ec700 .part L_0x14a0ed110, 0, 2;
L_0x14a0ecc20 .part L_0x14a0ed110, 2, 2;
S_0x149f1e510 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149f1a500;
 .timescale -9 -12;
L_0x14a0ecd40 .functor OR 1, L_0x14a0ec2c0, L_0x14a0ec820, C4<0>, C4<0>;
L_0x1500896d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a01d930_0 .net/2u *"_ivl_4", 0 0, L_0x1500896d8;  1 drivers
v0x14a023000_0 .net *"_ivl_6", 1 0, L_0x14a0ecdb0;  1 drivers
v0x14a021920_0 .net *"_ivl_8", 1 0, L_0x14a0ece90;  1 drivers
v0x14a02d940_0 .net "out_h", 0 0, L_0x14a0ecaf0;  1 drivers
v0x14a029800_0 .net "out_l", 0 0, L_0x14a0ec5d0;  1 drivers
v0x14a026de0_0 .net "out_vh", 0 0, L_0x14a0ec820;  1 drivers
v0x14a02c4b0_0 .net "out_vl", 0 0, L_0x14a0ec2c0;  1 drivers
L_0x14a0ecdb0 .concat [ 1 1 0 0], L_0x14a0ecaf0, L_0x1500896d8;
L_0x14a0ece90 .concat [ 1 1 0 0], L_0x14a0ec5d0, L_0x14a0ec2c0;
L_0x14a0ecfb0 .functor MUXZ 2, L_0x14a0ece90, L_0x14a0ecdb0, L_0x14a0ec820, C4<>;
S_0x149f2ac80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149f1e510;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f9c900 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f9c940 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a044710_0 .net "in", 1 0, L_0x14a0ecc20;  1 drivers
v0x14a0442f0_0 .net "out", 0 0, L_0x14a0ecaf0;  alias, 1 drivers
v0x14a043ed0_0 .net "vld", 0 0, L_0x14a0ec820;  alias, 1 drivers
L_0x14a0ec8c0 .part L_0x14a0ecc20, 1, 1;
L_0x14a0eca50 .part L_0x14a0ecc20, 0, 1;
S_0x149f29560 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149f2ac80;
 .timescale -9 -12;
L_0x14a0ec9a0 .functor NOT 1, L_0x14a0ec8c0, C4<0>, C4<0>, C4<0>;
L_0x14a0ecaf0 .functor AND 1, L_0x14a0ec9a0, L_0x14a0eca50, C4<1>, C4<1>;
v0x149f6dd80_0 .net *"_ivl_2", 0 0, L_0x14a0ec8c0;  1 drivers
v0x149fa8820_0 .net *"_ivl_3", 0 0, L_0x14a0ec9a0;  1 drivers
v0x149fa2150_0 .net *"_ivl_5", 0 0, L_0x14a0eca50;  1 drivers
L_0x14a0ec820 .reduce/or L_0x14a0ecc20;
S_0x149f7cad0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f2ac80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f7cad0
v0x14a008550_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a008550_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a008550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_4.10 ;
    %load/vec4 v0x14a008550_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_4.11, 5;
    %load/vec4 v0x14a008550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a008550_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_4.10;
T_4.11 ;
    %end;
S_0x149f81f70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149f1e510;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f85e20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f85e60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a01a980_0 .net "in", 1 0, L_0x14a0ec700;  1 drivers
v0x14a0257d0_0 .net "out", 0 0, L_0x14a0ec5d0;  alias, 1 drivers
v0x14a020350_0 .net "vld", 0 0, L_0x14a0ec2c0;  alias, 1 drivers
L_0x14a0ec3a0 .part L_0x14a0ec700, 1, 1;
L_0x14a0ec530 .part L_0x14a0ec700, 0, 1;
S_0x149f85f80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149f81f70;
 .timescale -9 -12;
L_0x14a0ec480 .functor NOT 1, L_0x14a0ec3a0, C4<0>, C4<0>, C4<0>;
L_0x14a0ec5d0 .functor AND 1, L_0x14a0ec480, L_0x14a0ec530, C4<1>, C4<1>;
v0x14a039ac0_0 .net *"_ivl_2", 0 0, L_0x14a0ec3a0;  1 drivers
v0x14a038b40_0 .net *"_ivl_3", 0 0, L_0x14a0ec480;  1 drivers
v0x14a035f30_0 .net *"_ivl_5", 0 0, L_0x14a0ec530;  1 drivers
L_0x14a0ec2c0 .reduce/or L_0x14a0ec700;
S_0x149f8c900 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f81f70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f8c900
v0x14a0070d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a0070d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0070d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_5.12 ;
    %load/vec4 v0x14a0070d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_5.13, 5;
    %load/vec4 v0x14a0070d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0070d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_5.12;
T_5.13 ;
    %end;
S_0x149f90900 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f1a500;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f90900
v0x14a043150_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a043150_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a043150_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_6.14 ;
    %load/vec4 v0x14a043150_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_6.15, 5;
    %load/vec4 v0x14a043150_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a043150_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_6.14;
T_6.15 ;
    %end;
S_0x149f95da0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f44940;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f95da0
v0x149ef6330_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x149ef6330_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149ef6330_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_7.16 ;
    %load/vec4 v0x149ef6330_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_7.17, 5;
    %load/vec4 v0x149ef6330_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149ef6330_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_7.16;
T_7.17 ;
    %end;
S_0x149f99db0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149f3dfc0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149fe1230 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x149fe1270 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x149fb06c0_0 .net "in", 7 0, L_0x14a0ec220;  1 drivers
v0x149fab400_0 .net "out", 2 0, L_0x14a0ec0c0;  alias, 1 drivers
v0x149fab490_0 .net "vld", 0 0, L_0x14a0ebe10;  alias, 1 drivers
L_0x14a0eae00 .part L_0x14a0ec220, 0, 4;
L_0x14a0ebd30 .part L_0x14a0ec220, 4, 4;
S_0x149fb3e50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149f99db0;
 .timescale -9 -12;
L_0x14a0ebe10 .functor OR 1, L_0x14a0ea9f0, L_0x14a0eb920, C4<0>, C4<0>;
L_0x150089690 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f65320_0 .net/2u *"_ivl_4", 0 0, L_0x150089690;  1 drivers
v0x149f653b0_0 .net *"_ivl_6", 2 0, L_0x14a0ebec0;  1 drivers
v0x149f64f50_0 .net *"_ivl_8", 2 0, L_0x14a0ebfa0;  1 drivers
v0x149f64fe0_0 .net "out_h", 1 0, L_0x14a0ebbd0;  1 drivers
v0x149f636f0_0 .net "out_l", 1 0, L_0x14a0eaca0;  1 drivers
v0x149f63780_0 .net "out_vh", 0 0, L_0x14a0eb920;  1 drivers
v0x149f63330_0 .net "out_vl", 0 0, L_0x14a0ea9f0;  1 drivers
L_0x14a0ebec0 .concat [ 2 1 0 0], L_0x14a0ebbd0, L_0x150089690;
L_0x14a0ebfa0 .concat [ 2 1 0 0], L_0x14a0eaca0, L_0x14a0ea9f0;
L_0x14a0ec0c0 .functor MUXZ 3, L_0x14a0ebfa0, L_0x14a0ebec0, L_0x14a0eb920, C4<>;
S_0x149fb2730 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149fb3e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149fda0d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x149fda110 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x149fe6ff0_0 .net "in", 3 0, L_0x14a0ebd30;  1 drivers
v0x149fccd90_0 .net "out", 1 0, L_0x14a0ebbd0;  alias, 1 drivers
v0x149fcce20_0 .net "vld", 0 0, L_0x14a0eb920;  alias, 1 drivers
L_0x14a0eb2e0 .part L_0x14a0ebd30, 0, 2;
L_0x14a0eb800 .part L_0x14a0ebd30, 2, 2;
S_0x149f70b00 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149fb2730;
 .timescale -9 -12;
L_0x14a0eb920 .functor OR 1, L_0x14a0eaea0, L_0x14a0eb400, C4<0>, C4<0>;
L_0x150089648 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149ff98e0_0 .net/2u *"_ivl_4", 0 0, L_0x150089648;  1 drivers
v0x149ff9970_0 .net *"_ivl_6", 1 0, L_0x14a0eb9d0;  1 drivers
v0x149ff30f0_0 .net *"_ivl_8", 1 0, L_0x14a0ebab0;  1 drivers
v0x149ff3180_0 .net "out_h", 0 0, L_0x14a0eb6d0;  1 drivers
v0x149ff8450_0 .net "out_l", 0 0, L_0x14a0eb1b0;  1 drivers
v0x149ff84e0_0 .net "out_vh", 0 0, L_0x14a0eb400;  1 drivers
v0x149ff70e0_0 .net "out_vl", 0 0, L_0x14a0eaea0;  1 drivers
L_0x14a0eb9d0 .concat [ 1 1 0 0], L_0x14a0eb6d0, L_0x150089648;
L_0x14a0ebab0 .concat [ 1 1 0 0], L_0x14a0eb1b0, L_0x14a0eaea0;
L_0x14a0ebbd0 .functor MUXZ 2, L_0x14a0ebab0, L_0x14a0eb9d0, L_0x14a0eb400, C4<>;
S_0x149f6f3e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149f70b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149fd0c20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149fd0c60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149fc4d50_0 .net "in", 1 0, L_0x14a0eb800;  1 drivers
v0x149fc8da0_0 .net "out", 0 0, L_0x14a0eb6d0;  alias, 1 drivers
v0x149fc8e30_0 .net "vld", 0 0, L_0x14a0eb400;  alias, 1 drivers
L_0x14a0eb4a0 .part L_0x14a0eb800, 1, 1;
L_0x14a0eb630 .part L_0x14a0eb800, 0, 1;
S_0x149fa4e90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149f6f3e0;
 .timescale -9 -12;
L_0x14a0eb580 .functor NOT 1, L_0x14a0eb4a0, C4<0>, C4<0>, C4<0>;
L_0x14a0eb6d0 .functor AND 1, L_0x14a0eb580, L_0x14a0eb630, C4<1>, C4<1>;
v0x149effaf0_0 .net *"_ivl_2", 0 0, L_0x14a0eb4a0;  1 drivers
v0x149effb80_0 .net *"_ivl_3", 0 0, L_0x14a0eb580;  1 drivers
v0x149efe780_0 .net *"_ivl_5", 0 0, L_0x14a0eb630;  1 drivers
L_0x14a0eb400 .reduce/or L_0x14a0eb800;
S_0x149fa3770 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f6f3e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149fa3770
v0x149fc4cc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x149fc4cc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149fc4cc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_8.18 ;
    %load/vec4 v0x149fc4cc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_8.19, 5;
    %load/vec4 v0x149fc4cc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149fc4cc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_8.18;
T_8.19 ;
    %end;
S_0x14a04ce70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149f70b00;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149ff59b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149ff59f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149fef030_0 .net "in", 1 0, L_0x14a0eb2e0;  1 drivers
v0x149fedc30_0 .net "out", 0 0, L_0x14a0eb1b0;  alias, 1 drivers
v0x149fedcc0_0 .net "vld", 0 0, L_0x14a0eaea0;  alias, 1 drivers
L_0x14a0eaf80 .part L_0x14a0eb2e0, 1, 1;
L_0x14a0eb110 .part L_0x14a0eb2e0, 0, 1;
S_0x14a04c9a0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a04ce70;
 .timescale -9 -12;
L_0x14a0eb060 .functor NOT 1, L_0x14a0eaf80, C4<0>, C4<0>, C4<0>;
L_0x14a0eb1b0 .functor AND 1, L_0x14a0eb060, L_0x14a0eb110, C4<1>, C4<1>;
v0x149fc89f0_0 .net *"_ivl_2", 0 0, L_0x14a0eaf80;  1 drivers
v0x149fc8a80_0 .net *"_ivl_3", 0 0, L_0x14a0eb060;  1 drivers
v0x149fe9c40_0 .net *"_ivl_5", 0 0, L_0x14a0eb110;  1 drivers
L_0x14a0eaea0 .reduce/or L_0x14a0eb2e0;
S_0x14a0487a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a04ce70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0487a0
v0x149feefa0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x149feefa0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149feefa0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_9.20 ;
    %load/vec4 v0x149feefa0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_9.21, 5;
    %load/vec4 v0x149feefa0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149feefa0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_9.20;
T_9.21 ;
    %end;
S_0x14a044d20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149fb2730;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a044d20
v0x149fe6f60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x149fe6f60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149fe6f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_10.22 ;
    %load/vec4 v0x149fe6f60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_10.23, 5;
    %load/vec4 v0x149fe6f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149fe6f60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_10.22;
T_10.23 ;
    %end;
S_0x14a0122e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149fb3e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149fb0f00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x149fb0f40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x149f65bb0_0 .net "in", 3 0, L_0x14a0eae00;  1 drivers
v0x149f65710_0 .net "out", 1 0, L_0x14a0eaca0;  alias, 1 drivers
v0x149f657a0_0 .net "vld", 0 0, L_0x14a0ea9f0;  alias, 1 drivers
L_0x14a0ea3b0 .part L_0x14a0eae00, 0, 2;
L_0x14a0ea8d0 .part L_0x14a0eae00, 2, 2;
S_0x14a039d30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0122e0;
 .timescale -9 -12;
L_0x14a0ea9f0 .functor OR 1, L_0x14a0e9fb0, L_0x14a0ea4d0, C4<0>, C4<0>;
L_0x150089600 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f66b60_0 .net/2u *"_ivl_4", 0 0, L_0x150089600;  1 drivers
v0x149f66bf0_0 .net *"_ivl_6", 1 0, L_0x14a0eaaa0;  1 drivers
v0x149f66750_0 .net *"_ivl_8", 1 0, L_0x14a0eab80;  1 drivers
v0x149f667e0_0 .net "out_h", 0 0, L_0x14a0ea7a0;  1 drivers
v0x149f66340_0 .net "out_l", 0 0, L_0x14a0ea280;  1 drivers
v0x149f663d0_0 .net "out_vh", 0 0, L_0x14a0ea4d0;  1 drivers
v0x149f65f30_0 .net "out_vl", 0 0, L_0x14a0e9fb0;  1 drivers
L_0x14a0eaaa0 .concat [ 1 1 0 0], L_0x14a0ea7a0, L_0x150089600;
L_0x14a0eab80 .concat [ 1 1 0 0], L_0x14a0ea280, L_0x14a0e9fb0;
L_0x14a0eaca0 .functor MUXZ 2, L_0x14a0eab80, L_0x14a0eaaa0, L_0x14a0ea4d0, C4<>;
S_0x14a008220 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a039d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a035950 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a035990 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149fdcac0_0 .net "in", 1 0, L_0x14a0ea8d0;  1 drivers
v0x149fd6240_0 .net "out", 0 0, L_0x14a0ea7a0;  alias, 1 drivers
v0x149fd62d0_0 .net "vld", 0 0, L_0x14a0ea4d0;  alias, 1 drivers
L_0x14a0ea570 .part L_0x14a0ea8d0, 1, 1;
L_0x14a0ea700 .part L_0x14a0ea8d0, 0, 1;
S_0x14a004e50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a008220;
 .timescale -9 -12;
L_0x14a0ea650 .functor NOT 1, L_0x14a0ea570, C4<0>, C4<0>, C4<0>;
L_0x14a0ea7a0 .functor AND 1, L_0x14a0ea650, L_0x14a0ea700, C4<1>, C4<1>;
v0x149fd20f0_0 .net *"_ivl_2", 0 0, L_0x14a0ea570;  1 drivers
v0x149fd2180_0 .net *"_ivl_3", 0 0, L_0x14a0ea650;  1 drivers
v0x149fd0d80_0 .net *"_ivl_5", 0 0, L_0x14a0ea700;  1 drivers
L_0x14a0ea4d0 .reduce/or L_0x14a0ea8d0;
S_0x14a020540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a008220;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a020540
v0x149fdca30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x149fdca30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149fdca30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_11.24 ;
    %load/vec4 v0x149fdca30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_11.25, 5;
    %load/vec4 v0x149fdca30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149fdca30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_11.24;
T_11.25 ;
    %end;
S_0x14a0259e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a039d30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0219b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0219f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f67410_0 .net "in", 1 0, L_0x14a0ea3b0;  1 drivers
v0x149f66f70_0 .net "out", 0 0, L_0x14a0ea280;  alias, 1 drivers
v0x149f67000_0 .net "vld", 0 0, L_0x14a0e9fb0;  alias, 1 drivers
L_0x14a0ea050 .part L_0x14a0ea3b0, 1, 1;
L_0x14a0ea1e0 .part L_0x14a0ea3b0, 0, 1;
S_0x14a0299f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0259e0;
 .timescale -9 -12;
L_0x14a0ea130 .functor NOT 1, L_0x14a0ea050, C4<0>, C4<0>, C4<0>;
L_0x14a0ea280 .functor AND 1, L_0x14a0ea130, L_0x14a0ea1e0, C4<1>, C4<1>;
v0x149fdb5a0_0 .net *"_ivl_2", 0 0, L_0x14a0ea050;  1 drivers
v0x149fdb630_0 .net *"_ivl_3", 0 0, L_0x14a0ea130;  1 drivers
v0x149fda230_0 .net *"_ivl_5", 0 0, L_0x14a0ea1e0;  1 drivers
L_0x14a0e9fb0 .reduce/or L_0x14a0ea3b0;
S_0x14a040ed0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0259e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a040ed0
v0x149f67380_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x149f67380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f67380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_12.26 ;
    %load/vec4 v0x149f67380_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_12.27, 5;
    %load/vec4 v0x149f67380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f67380_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_12.26;
T_12.27 ;
    %end;
S_0x14a03f7b0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0122e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a03f7b0
v0x149f65b20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x149f65b20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f65b20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_13.28 ;
    %load/vec4 v0x149f65b20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_13.29, 5;
    %load/vec4 v0x149f65b20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f65b20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_13.28;
T_13.29 ;
    %end;
S_0x14a015cc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f99db0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a015cc0
v0x149fb0630_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x149fb0630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149fb0630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_14.30 ;
    %load/vec4 v0x149fb0630_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_14.31, 5;
    %load/vec4 v0x149fb0630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149fb0630_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_14.30;
T_14.31 ;
    %end;
S_0x14a0145a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f39fb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0145a0
v0x149f62cb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x149f62cb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f62cb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_15.32 ;
    %load/vec4 v0x149f62cb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_15.33, 5;
    %load/vec4 v0x149f62cb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f62cb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_15.32;
T_15.33 ;
    %end;
S_0x14a033640 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149f34b10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f37450 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x149f37490 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x149ff53a0_0 .net "in", 15 0, L_0x14a0e9e90;  1 drivers
v0x149ff2910_0 .net "out", 3 0, L_0x14a0e9d30;  alias, 1 drivers
v0x149ff29a0_0 .net "vld", 0 0, L_0x14a0e9a80;  alias, 1 drivers
L_0x14a0e7690 .part L_0x14a0e9e90, 0, 8;
L_0x14a0e99a0 .part L_0x14a0e9e90, 8, 8;
S_0x14a031f20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a033640;
 .timescale -9 -12;
L_0x14a0e9a80 .functor OR 1, L_0x14a0e7280, L_0x14a0e9590, C4<0>, C4<0>;
L_0x1500895b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149feaa80_0 .net/2u *"_ivl_4", 0 0, L_0x1500895b8;  1 drivers
v0x149fefe50_0 .net *"_ivl_6", 3 0, L_0x14a0e9b30;  1 drivers
v0x149fefee0_0 .net *"_ivl_8", 3 0, L_0x14a0e9c10;  1 drivers
v0x149fed450_0 .net "out_h", 2 0, L_0x14a0e9840;  1 drivers
v0x149fed4e0_0 .net "out_l", 2 0, L_0x14a0e7530;  1 drivers
v0x149fee9e0_0 .net "out_vh", 0 0, L_0x14a0e9590;  1 drivers
v0x149feea70_0 .net "out_vl", 0 0, L_0x14a0e7280;  1 drivers
L_0x14a0e9b30 .concat [ 3 1 0 0], L_0x14a0e9840, L_0x1500895b8;
L_0x14a0e9c10 .concat [ 3 1 0 0], L_0x14a0e7530, L_0x14a0e7280;
L_0x14a0e9d30 .functor MUXZ 4, L_0x14a0e9c10, L_0x14a0e9b30, L_0x14a0e9590, C4<>;
S_0x149ef9190 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a031f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f374d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x149f37510 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14a008970_0 .net "in", 7 0, L_0x14a0e99a0;  1 drivers
v0x14a03d6b0_0 .net "out", 2 0, L_0x14a0e9840;  alias, 1 drivers
v0x14a03d740_0 .net "vld", 0 0, L_0x14a0e9590;  alias, 1 drivers
L_0x14a0e85c0 .part L_0x14a0e99a0, 0, 4;
L_0x14a0e94b0 .part L_0x14a0e99a0, 4, 4;
S_0x149fe8640 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149ef9190;
 .timescale -9 -12;
L_0x14a0e9590 .functor OR 1, L_0x14a0e81b0, L_0x14a0e90e0, C4<0>, C4<0>;
L_0x150089570 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a00b110_0 .net/2u *"_ivl_4", 0 0, L_0x150089570;  1 drivers
v0x14a00b1c0_0 .net *"_ivl_6", 2 0, L_0x14a0e9640;  1 drivers
v0x14a00ad10_0 .net *"_ivl_8", 2 0, L_0x14a0e9720;  1 drivers
v0x14a00a8f0_0 .net "out_h", 1 0, L_0x14a0e9350;  1 drivers
v0x14a00a980_0 .net "out_l", 1 0, L_0x14a0e8460;  1 drivers
v0x14a00a500_0 .net "out_vh", 0 0, L_0x14a0e90e0;  1 drivers
v0x14a00a590_0 .net "out_vl", 0 0, L_0x14a0e81b0;  1 drivers
L_0x14a0e9640 .concat [ 2 1 0 0], L_0x14a0e9350, L_0x150089570;
L_0x14a0e9720 .concat [ 2 1 0 0], L_0x14a0e8460, L_0x14a0e81b0;
L_0x14a0e9840 .functor MUXZ 3, L_0x14a0e9720, L_0x14a0e9640, L_0x14a0e90e0, C4<>;
S_0x149fcb790 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149fe8640;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f41dd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x149f41e10 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x149f1fae0_0 .net "in", 3 0, L_0x14a0e94b0;  1 drivers
v0x149f1fb70_0 .net "out", 1 0, L_0x14a0e9350;  alias, 1 drivers
v0x149fbc4c0_0 .net "vld", 0 0, L_0x14a0e90e0;  alias, 1 drivers
L_0x14a0e8aa0 .part L_0x14a0e94b0, 0, 2;
L_0x14a0e8fc0 .part L_0x14a0e94b0, 2, 2;
S_0x149fe49a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149fcb790;
 .timescale -9 -12;
L_0x14a0e90e0 .functor OR 1, L_0x14a0e8660, L_0x14a0e8bc0, C4<0>, C4<0>;
L_0x150089528 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f126e0_0 .net/2u *"_ivl_4", 0 0, L_0x150089528;  1 drivers
v0x149f179c0_0 .net *"_ivl_6", 1 0, L_0x14a0e9150;  1 drivers
v0x149f16630_0 .net *"_ivl_8", 1 0, L_0x14a0e9230;  1 drivers
v0x149f166c0_0 .net "out_h", 0 0, L_0x14a0e8e90;  1 drivers
v0x149f222e0_0 .net "out_l", 0 0, L_0x14a0e8970;  1 drivers
v0x149f22370_0 .net "out_vh", 0 0, L_0x14a0e8bc0;  1 drivers
v0x149f1baf0_0 .net "out_vl", 0 0, L_0x14a0e8660;  1 drivers
L_0x14a0e9150 .concat [ 1 1 0 0], L_0x14a0e8e90, L_0x150089528;
L_0x14a0e9230 .concat [ 1 1 0 0], L_0x14a0e8970, L_0x14a0e8660;
L_0x14a0e9350 .functor MUXZ 2, L_0x14a0e9230, L_0x14a0e9150, L_0x14a0e8bc0, C4<>;
S_0x149f30af0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149fe49a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f40900 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f40940 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f4f3d0_0 .net "in", 1 0, L_0x14a0e8fc0;  1 drivers
v0x149f4f460_0 .net "out", 0 0, L_0x14a0e8e90;  alias, 1 drivers
v0x149f54730_0 .net "vld", 0 0, L_0x14a0e8bc0;  alias, 1 drivers
L_0x14a0e8c60 .part L_0x14a0e8fc0, 1, 1;
L_0x14a0e8df0 .part L_0x14a0e8fc0, 0, 1;
S_0x149f5efe0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149f30af0;
 .timescale -9 -12;
L_0x14a0e8d40 .functor NOT 1, L_0x14a0e8c60, C4<0>, C4<0>, C4<0>;
L_0x14a0e8e90 .functor AND 1, L_0x14a0e8d40, L_0x14a0e8df0, C4<1>, C4<1>;
v0x149f4b320_0 .net *"_ivl_2", 0 0, L_0x14a0e8c60;  1 drivers
v0x149f49f10_0 .net *"_ivl_3", 0 0, L_0x14a0e8d40;  1 drivers
v0x149f49fa0_0 .net *"_ivl_5", 0 0, L_0x14a0e8df0;  1 drivers
L_0x14a0e8bc0 .reduce/or L_0x14a0e8fc0;
S_0x149f2b700 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f30af0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f2b700
v0x149f55c50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x149f55c50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f55c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_16.34 ;
    %load/vec4 v0x149f55c50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_16.35, 5;
    %load/vec4 v0x149f55c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f55c50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_16.34;
T_16.35 ;
    %end;
S_0x149f78ab0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149fe49a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f533c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f53400 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f0d0d0_0 .net "in", 1 0, L_0x14a0e8aa0;  1 drivers
v0x149f0bce0_0 .net "out", 0 0, L_0x14a0e8970;  alias, 1 drivers
v0x149f12640_0 .net "vld", 0 0, L_0x14a0e8660;  alias, 1 drivers
L_0x14a0e8740 .part L_0x14a0e8aa0, 1, 1;
L_0x14a0e88d0 .part L_0x14a0e8aa0, 0, 1;
S_0x149fb48d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149f78ab0;
 .timescale -9 -12;
L_0x14a0e8820 .functor NOT 1, L_0x14a0e8740, C4<0>, C4<0>, C4<0>;
L_0x14a0e8970 .functor AND 1, L_0x14a0e8820, L_0x14a0e88d0, C4<1>, C4<1>;
v0x149f0e4b0_0 .net *"_ivl_2", 0 0, L_0x14a0e8740;  1 drivers
v0x149f0e540_0 .net *"_ivl_3", 0 0, L_0x14a0e8820;  1 drivers
v0x149f07cc0_0 .net *"_ivl_5", 0 0, L_0x14a0e88d0;  1 drivers
L_0x14a0e8660 .reduce/or L_0x14a0e8aa0;
S_0x149f71580 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f78ab0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f71580
v0x149f0d020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x149f0d020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f0d020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_17.36 ;
    %load/vec4 v0x149f0d020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_17.37, 5;
    %load/vec4 v0x149f0d020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f0d020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_17.36;
T_17.37 ;
    %end;
S_0x149fa5910 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149fcb790;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149fa5910
v0x149f20ee0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x149f20ee0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f20ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_18.38 ;
    %load/vec4 v0x149f20ee0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_18.39, 5;
    %load/vec4 v0x149f20ee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f20ee0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_18.38;
T_18.39 ;
    %end;
S_0x14a0058d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149fe8640;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f76950 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x149f76990 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a00b9c0_0 .net "in", 3 0, L_0x14a0e85c0;  1 drivers
v0x14a00b520_0 .net "out", 1 0, L_0x14a0e8460;  alias, 1 drivers
v0x14a00b5b0_0 .net "vld", 0 0, L_0x14a0e81b0;  alias, 1 drivers
L_0x14a0e7b70 .part L_0x14a0e85c0, 0, 2;
L_0x14a0e8090 .part L_0x14a0e85c0, 2, 2;
S_0x14a01c520 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0058d0;
 .timescale -9 -12;
L_0x14a0e81b0 .functor OR 1, L_0x14a0e7730, L_0x14a0e7c90, C4<0>, C4<0>;
L_0x1500894e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f9c6f0_0 .net/2u *"_ivl_4", 0 0, L_0x1500894e0;  1 drivers
v0x149f9c780_0 .net *"_ivl_6", 1 0, L_0x14a0e8260;  1 drivers
v0x149f9b380_0 .net *"_ivl_8", 1 0, L_0x14a0e8340;  1 drivers
v0x149f9b420_0 .net "out_h", 0 0, L_0x14a0e7f60;  1 drivers
v0x14a00c580_0 .net "out_l", 0 0, L_0x14a0e7a40;  1 drivers
v0x14a00c150_0 .net "out_vh", 0 0, L_0x14a0e7c90;  1 drivers
v0x14a00c1e0_0 .net "out_vl", 0 0, L_0x14a0e7730;  1 drivers
L_0x14a0e8260 .concat [ 1 1 0 0], L_0x14a0e7f60, L_0x1500894e0;
L_0x14a0e8340 .concat [ 1 1 0 0], L_0x14a0e7a40, L_0x14a0e7730;
L_0x14a0e8460 .functor MUXZ 2, L_0x14a0e8340, L_0x14a0e8260, L_0x14a0e7c90, C4<>;
S_0x14a041950 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a01c520;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f76a10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f76a50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f89de0_0 .net "in", 1 0, L_0x14a0e8090;  1 drivers
v0x149f83560_0 .net "out", 0 0, L_0x14a0e7f60;  alias, 1 drivers
v0x149f835f0_0 .net "vld", 0 0, L_0x14a0e7c90;  alias, 1 drivers
L_0x14a0e7d30 .part L_0x14a0e8090, 1, 1;
L_0x14a0e7ec0 .part L_0x14a0e8090, 0, 1;
S_0x14a016740 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a041950;
 .timescale -9 -12;
L_0x14a0e7e10 .functor NOT 1, L_0x14a0e7d30, C4<0>, C4<0>, C4<0>;
L_0x14a0e7f60 .functor AND 1, L_0x14a0e7e10, L_0x14a0e7ec0, C4<1>, C4<1>;
v0x149f7f410_0 .net *"_ivl_2", 0 0, L_0x14a0e7d30;  1 drivers
v0x149f7f4a0_0 .net *"_ivl_3", 0 0, L_0x14a0e7e10;  1 drivers
v0x149f7e0a0_0 .net *"_ivl_5", 0 0, L_0x14a0e7ec0;  1 drivers
L_0x14a0e7c90 .reduce/or L_0x14a0e8090;
S_0x14a0340c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a041950;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0340c0
v0x149f89d50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x149f89d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f89d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_19.40 ;
    %load/vec4 v0x149f89d50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_19.41, 5;
    %load/vec4 v0x149f89d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f89d50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_19.40;
T_19.41 ;
    %end;
S_0x149ef1e40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a01c520;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f88960 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f889a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f9db80_0 .net "in", 1 0, L_0x14a0e7b70;  1 drivers
v0x149f9dc20_0 .net "out", 0 0, L_0x14a0e7a40;  alias, 1 drivers
v0x149f973a0_0 .net "vld", 0 0, L_0x14a0e7730;  alias, 1 drivers
L_0x14a0e7810 .part L_0x14a0e7b70, 1, 1;
L_0x14a0e79a0 .part L_0x14a0e7b70, 0, 1;
S_0x149fc4500 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149ef1e40;
 .timescale -9 -12;
L_0x14a0e78f0 .functor NOT 1, L_0x14a0e7810, C4<0>, C4<0>, C4<0>;
L_0x14a0e7a40 .functor AND 1, L_0x14a0e78f0, L_0x14a0e79a0, C4<1>, C4<1>;
v0x149f8df80_0 .net *"_ivl_2", 0 0, L_0x14a0e7810;  1 drivers
v0x149f93240_0 .net *"_ivl_3", 0 0, L_0x14a0e78f0;  1 drivers
v0x149f932d0_0 .net *"_ivl_5", 0 0, L_0x14a0e79a0;  1 drivers
L_0x14a0e7730 .reduce/or L_0x14a0e7b70;
S_0x149ffea70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149ef1e40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149ffea70
v0x149f91f60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x149f91f60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f91f60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_20.42 ;
    %load/vec4 v0x149f91f60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_20.43, 5;
    %load/vec4 v0x149f91f60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f91f60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_20.42;
T_20.43 ;
    %end;
S_0x149fe32a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0058d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149fe32a0
v0x14a00b930_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a00b930_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a00b930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_21.44 ;
    %load/vec4 v0x14a00b930_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_21.45, 5;
    %load/vec4 v0x14a00b930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a00b930_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_21.44;
T_21.45 ;
    %end;
S_0x149fe1bc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149ef9190;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149fe1bc0
v0x14a0088e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a0088e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0088e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_22.46 ;
    %load/vec4 v0x14a0088e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_22.47, 5;
    %load/vec4 v0x14a0088e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0088e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_22.46;
T_22.47 ;
    %end;
S_0x149f2fac0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a031f20;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a038500 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14a038540 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x149fe9460_0 .net "in", 7 0, L_0x14a0e7690;  1 drivers
v0x149fe94f0_0 .net "out", 2 0, L_0x14a0e7530;  alias, 1 drivers
v0x149fea9f0_0 .net "vld", 0 0, L_0x14a0e7280;  alias, 1 drivers
L_0x14a0e62b0 .part L_0x14a0e7690, 0, 4;
L_0x14a0e71a0 .part L_0x14a0e7690, 4, 4;
S_0x149f606e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149f2fac0;
 .timescale -9 -12;
L_0x14a0e7280 .functor OR 1, L_0x14a0e5ee0, L_0x14a0e6d90, C4<0>, C4<0>;
L_0x150089498 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149ffd310_0 .net/2u *"_ivl_4", 0 0, L_0x150089498;  1 drivers
v0x149ffd3a0_0 .net *"_ivl_6", 2 0, L_0x14a0e7330;  1 drivers
v0x149ffca60_0 .net *"_ivl_8", 2 0, L_0x14a0e7410;  1 drivers
v0x149ffcaf0_0 .net "out_h", 1 0, L_0x14a0e7040;  1 drivers
v0x149ffbc20_0 .net "out_l", 1 0, L_0x14a0e6150;  1 drivers
v0x149ffbcb0_0 .net "out_vh", 0 0, L_0x14a0e6d90;  1 drivers
v0x149ff12e0_0 .net "out_vl", 0 0, L_0x14a0e5ee0;  1 drivers
L_0x14a0e7330 .concat [ 2 1 0 0], L_0x14a0e7040, L_0x150089498;
L_0x14a0e7410 .concat [ 2 1 0 0], L_0x14a0e6150, L_0x14a0e5ee0;
L_0x14a0e7530 .functor MUXZ 3, L_0x14a0e7410, L_0x14a0e7330, L_0x14a0e6d90, C4<>;
S_0x149f5fbe0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149f606e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a01ad60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a01ada0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x149f6ba10_0 .net "in", 3 0, L_0x14a0e71a0;  1 drivers
v0x149f6baa0_0 .net "out", 1 0, L_0x14a0e7040;  alias, 1 drivers
v0x149fb80d0_0 .net "vld", 0 0, L_0x14a0e6d90;  alias, 1 drivers
L_0x14a0e6750 .part L_0x14a0e71a0, 0, 2;
L_0x14a0e6c70 .part L_0x14a0e71a0, 2, 2;
S_0x149f5d8e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149f5fbe0;
 .timescale -9 -12;
L_0x14a0e6d90 .functor OR 1, L_0x14a0e6350, L_0x14a0e6870, C4<0>, C4<0>;
L_0x150089450 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149ef54a0_0 .net/2u *"_ivl_4", 0 0, L_0x150089450;  1 drivers
v0x149ef5530_0 .net *"_ivl_6", 1 0, L_0x14a0e6e40;  1 drivers
v0x149ef4990_0 .net *"_ivl_8", 1 0, L_0x14a0e6f20;  1 drivers
v0x149ef4a20_0 .net "out_h", 0 0, L_0x14a0e6b40;  1 drivers
v0x149fc8650_0 .net "out_l", 0 0, L_0x14a0e6660;  1 drivers
v0x149fc7b60_0 .net "out_vh", 0 0, L_0x14a0e6870;  1 drivers
v0x149fc7bf0_0 .net "out_vl", 0 0, L_0x14a0e6350;  1 drivers
L_0x14a0e6e40 .concat [ 1 1 0 0], L_0x14a0e6b40, L_0x150089450;
L_0x14a0e6f20 .concat [ 1 1 0 0], L_0x14a0e6660, L_0x14a0e6350;
L_0x14a0e7040 .functor MUXZ 2, L_0x14a0e6f20, L_0x14a0e6e40, L_0x14a0e6870, C4<>;
S_0x149f5c200 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149f5d8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0106b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0106f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a037fe0_0 .net "in", 1 0, L_0x14a0e6c70;  1 drivers
v0x14a01db20_0 .net "out", 0 0, L_0x14a0e6b40;  alias, 1 drivers
v0x14a01dbb0_0 .net "vld", 0 0, L_0x14a0e6870;  alias, 1 drivers
L_0x14a0e6910 .part L_0x14a0e6c70, 1, 1;
L_0x14a0e6aa0 .part L_0x14a0e6c70, 0, 1;
S_0x149f2ce00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149f5c200;
 .timescale -9 -12;
L_0x14a0e69f0 .functor NOT 1, L_0x14a0e6910, C4<0>, C4<0>, C4<0>;
L_0x14a0e6b40 .functor AND 1, L_0x14a0e69f0, L_0x14a0e6aa0, C4<1>, C4<1>;
v0x14a01a400_0 .net *"_ivl_2", 0 0, L_0x14a0e6910;  1 drivers
v0x14a01a490_0 .net *"_ivl_3", 0 0, L_0x14a0e69f0;  1 drivers
v0x14a019140_0 .net *"_ivl_5", 0 0, L_0x14a0e6aa0;  1 drivers
L_0x14a0e6870 .reduce/or L_0x14a0e6c70;
S_0x149f2c300 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f5c200;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f2c300
v0x14a037f50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a037f50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a037f50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_23.48 ;
    %load/vec4 v0x14a037f50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_23.49, 5;
    %load/vec4 v0x14a037f50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a037f50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_23.48;
T_23.49 ;
    %end;
S_0x149f2a000 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149f5d8e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a022f00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a022f40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a02afc0_0 .net "in", 1 0, L_0x14a0e6750;  1 drivers
v0x14a02b050_0 .net "out", 0 0, L_0x14a0e6660;  alias, 1 drivers
v0x149ef5f90_0 .net "vld", 0 0, L_0x14a0e6350;  alias, 1 drivers
L_0x14a0e6430 .part L_0x14a0e6750, 1, 1;
L_0x14a0e65c0 .part L_0x14a0e6750, 0, 1;
S_0x149f28920 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149f2a000;
 .timescale -9 -12;
L_0x14a0e6510 .functor NOT 1, L_0x14a0e6430, C4<0>, C4<0>, C4<0>;
L_0x14a0e6660 .functor AND 1, L_0x14a0e6510, L_0x14a0e65c0, C4<1>, C4<1>;
v0x14a02d860_0 .net *"_ivl_2", 0 0, L_0x14a0e6430;  1 drivers
v0x14a026fd0_0 .net *"_ivl_3", 0 0, L_0x14a0e6510;  1 drivers
v0x14a027060_0 .net *"_ivl_5", 0 0, L_0x14a0e65c0;  1 drivers
L_0x14a0e6350 .reduce/or L_0x14a0e6750;
S_0x149fb5fd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f2a000;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149fb5fd0
v0x14a02c3c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a02c3c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a02c3c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_24.50 ;
    %load/vec4 v0x14a02c3c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_24.51, 5;
    %load/vec4 v0x14a02c3c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a02c3c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_24.50;
T_24.51 ;
    %end;
S_0x149fb54d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f5fbe0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149fb54d0
v0x149fc70e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x149fc70e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149fc70e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_25.52 ;
    %load/vec4 v0x149fc70e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_25.53, 5;
    %load/vec4 v0x149fc70e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149fc70e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_25.52;
T_25.53 ;
    %end;
S_0x149fb31d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149f606e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149fad690 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x149fad6d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x149fc65e0_0 .net "in", 3 0, L_0x14a0e62b0;  1 drivers
v0x149fe80c0_0 .net "out", 1 0, L_0x14a0e6150;  alias, 1 drivers
v0x149fe8150_0 .net "vld", 0 0, L_0x14a0e5ee0;  alias, 1 drivers
L_0x14a0e58a0 .part L_0x14a0e62b0, 0, 2;
L_0x14a0e5dc0 .part L_0x14a0e62b0, 2, 2;
S_0x149fb1af0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149fb31d0;
 .timescale -9 -12;
L_0x14a0e5ee0 .functor OR 1, L_0x14a0e5230, L_0x14a0e59c0, C4<0>, C4<0>;
L_0x150089408 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149eff5c0_0 .net/2u *"_ivl_4", 0 0, L_0x150089408;  1 drivers
v0x149ef19c0_0 .net *"_ivl_6", 1 0, L_0x14a0e5f50;  1 drivers
v0x149ef1a50_0 .net *"_ivl_8", 1 0, L_0x14a0e6030;  1 drivers
v0x149fc14c0_0 .net "out_h", 0 0, L_0x14a0e5c90;  1 drivers
v0x149fc1550_0 .net "out_l", 0 0, L_0x14a0e5770;  1 drivers
v0x149fca360_0 .net "out_vh", 0 0, L_0x14a0e59c0;  1 drivers
v0x149fca3f0_0 .net "out_vl", 0 0, L_0x14a0e5230;  1 drivers
L_0x14a0e5f50 .concat [ 1 1 0 0], L_0x14a0e5c90, L_0x150089408;
L_0x14a0e6030 .concat [ 1 1 0 0], L_0x14a0e5770, L_0x14a0e5230;
L_0x14a0e6150 .functor MUXZ 2, L_0x14a0e6030, L_0x14a0e5f50, L_0x14a0e59c0, C4<>;
S_0x149f72c80 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149fb1af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149fad710 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149fad750 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149ef7210_0 .net "in", 1 0, L_0x14a0e5dc0;  1 drivers
v0x149ef72a0_0 .net "out", 0 0, L_0x14a0e5c90;  alias, 1 drivers
v0x149ef3e90_0 .net "vld", 0 0, L_0x14a0e59c0;  alias, 1 drivers
L_0x14a0e5a60 .part L_0x14a0e5dc0, 1, 1;
L_0x14a0e5bf0 .part L_0x14a0e5dc0, 0, 1;
S_0x149f72180 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149f72c80;
 .timescale -9 -12;
L_0x14a0e5b40 .functor NOT 1, L_0x14a0e5a60, C4<0>, C4<0>, C4<0>;
L_0x14a0e5c90 .functor AND 1, L_0x14a0e5b40, L_0x14a0e5bf0, C4<1>, C4<1>;
v0x14a03a780_0 .net *"_ivl_2", 0 0, L_0x14a0e5a60;  1 drivers
v0x149ee5da0_0 .net *"_ivl_3", 0 0, L_0x14a0e5b40;  1 drivers
v0x149ee5e30_0 .net *"_ivl_5", 0 0, L_0x14a0e5bf0;  1 drivers
L_0x14a0e59c0 .reduce/or L_0x14a0e5dc0;
S_0x149f6fe80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f72c80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f6fe80
v0x149ef7db0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x149ef7db0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149ef7db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_26.54 ;
    %load/vec4 v0x149ef7db0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_26.55, 5;
    %load/vec4 v0x149ef7db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149ef7db0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_26.54;
T_26.55 ;
    %end;
S_0x149f6e7a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149fb1af0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149ef3f70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149ef3fb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149efdfa0_0 .net "in", 1 0, L_0x14a0e58a0;  1 drivers
v0x149efe030_0 .net "out", 0 0, L_0x14a0e5770;  alias, 1 drivers
v0x149eff530_0 .net "vld", 0 0, L_0x14a0e5230;  alias, 1 drivers
L_0x14a0e5580 .part L_0x14a0e58a0, 1, 1;
L_0x14a0e56d0 .part L_0x14a0e58a0, 0, 1;
S_0x149fa7010 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149f6e7a0;
 .timescale -9 -12;
L_0x14a0e5620 .functor NOT 1, L_0x14a0e5580, C4<0>, C4<0>, C4<0>;
L_0x14a0e5770 .functor AND 1, L_0x14a0e5620, L_0x14a0e56d0, C4<1>, C4<1>;
v0x149efca50_0 .net *"_ivl_2", 0 0, L_0x14a0e5580;  1 drivers
v0x149ef9fb0_0 .net *"_ivl_3", 0 0, L_0x14a0e5620;  1 drivers
v0x149efa040_0 .net *"_ivl_5", 0 0, L_0x14a0e56d0;  1 drivers
L_0x14a0e5230 .reduce/or L_0x14a0e58a0;
S_0x149fa6510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f6e7a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149fa6510
v0x149efb5d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x149efb5d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149efb5d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_27.56 ;
    %load/vec4 v0x149efb5d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_27.57, 5;
    %load/vec4 v0x149efb5d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149efb5d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_27.56;
T_27.57 ;
    %end;
S_0x149fa4210 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149fb31d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149fa4210
v0x149fc6550_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x149fc6550_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149fc6550_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_28.58 ;
    %load/vec4 v0x149fc6550_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_28.59, 5;
    %load/vec4 v0x149fc6550_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149fc6550_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_28.58;
T_28.59 ;
    %end;
S_0x149fa2b30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f2fac0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149fa2b30
v0x149febef0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x149febef0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149febef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_29.60 ;
    %load/vec4 v0x149febef0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_29.61, 5;
    %load/vec4 v0x149febef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149febef0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_29.60;
T_29.61 ;
    %end;
S_0x14a0041d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a033640;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0041d0
v0x149ff5310_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x149ff5310_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149ff5310_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_30.62 ;
    %load/vec4 v0x149ff5310_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_30.63, 5;
    %load/vec4 v0x149ff5310_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149ff5310_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_30.62;
T_30.63 ;
    %end;
S_0x14a040250 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f63020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a040250
v0x149ffecd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.l1.log2 ;
    %load/vec4 v0x149ffecd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149ffecd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_31.64 ;
    %load/vec4 v0x149ffecd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_31.65, 5;
    %load/vec4 v0x149ffecd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149ffecd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_31.64;
T_31.65 ;
    %end;
S_0x14a03eb70 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x149facc90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a03eb70
v0x149fe0460_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.l2.log2 ;
    %load/vec4 v0x149fe0460_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149fe0460_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_32.66 ;
    %load/vec4 v0x149fe0460_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_32.67, 5;
    %load/vec4 v0x149fe0460_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149fe0460_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_32.66;
T_32.67 ;
    %end;
S_0x14a015040 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x149efd1b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a015040
v0x149fd4430_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.log2 ;
    %load/vec4 v0x149fd4430_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149fd4430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_33.68 ;
    %load/vec4 v0x149fd4430_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_33.69, 5;
    %load/vec4 v0x149fd4430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149fd4430_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_33.68;
T_33.69 ;
    %end;
S_0x14a013960 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x149f1a380 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1500899f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149fd2fa0_0 .net/2u *"_ivl_0", 0 0, L_0x1500899f0;  1 drivers
L_0x150089a38 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149fd3060_0 .net/2u *"_ivl_4", 0 0, L_0x150089a38;  1 drivers
v0x149fd05a0_0 .net "a", 7 0, L_0x14a0f0d60;  1 drivers
v0x149fd0650_0 .net "ain", 8 0, L_0x14a0f09a0;  1 drivers
v0x149fd1b50_0 .net "b", 7 0, L_0x14a0f0820;  1 drivers
v0x149fdd8e0_0 .net "bin", 8 0, L_0x14a0f0ac0;  1 drivers
v0x149fdd970_0 .net "c", 8 0, L_0x14a0f0be0;  alias, 1 drivers
L_0x14a0f09a0 .concat [ 8 1 0 0], L_0x14a0f0d60, L_0x1500899f0;
L_0x14a0f0ac0 .concat [ 8 1 0 0], L_0x14a0f0820, L_0x150089a38;
S_0x14a0329c0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x14a013960;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x149fcc5b0 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x149fcefb0_0 .net "a", 8 0, L_0x14a0f09a0;  alias, 1 drivers
v0x149fcdb40_0 .net "b", 8 0, L_0x14a0f0ac0;  alias, 1 drivers
v0x149fcdbd0_0 .net "c", 8 0, L_0x14a0f0be0;  alias, 1 drivers
L_0x14a0f0be0 .arith/sub 9, L_0x14a0f09a0, L_0x14a0f0ac0;
S_0x14a0312e0 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x149fd1c50 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x150088ef8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149fd5a60_0 .net/2u *"_ivl_0", 0 0, L_0x150088ef8;  1 drivers
v0x149fd5b20_0 .net *"_ivl_11", 5 0, L_0x14a0e2400;  1 drivers
v0x149fd6ff0_0 .net *"_ivl_2", 5 0, L_0x14a0e2240;  1 drivers
L_0x150088f40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149fd7080_0 .net/2u *"_ivl_4", 0 0, L_0x150088f40;  1 drivers
v0x149fdc450_0 .net *"_ivl_6", 5 0, L_0x14a0e22e0;  1 drivers
L_0x150088f88 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x149fdc4e0_0 .net *"_ivl_8", 5 0, L_0x150088f88;  1 drivers
v0x149fd9a50_0 .net "rc", 0 0, L_0x14a0e18e0;  alias, 1 drivers
v0x149fd9ae0_0 .net "regime", 4 0, L_0x14a0e1ad0;  alias, 1 drivers
v0x149fdafe0_0 .net "regime_N", 5 0, L_0x14a0e2500;  alias, 1 drivers
L_0x14a0e2240 .concat [ 5 1 0 0], L_0x14a0e1ad0, L_0x150088ef8;
L_0x14a0e22e0 .concat [ 5 1 0 0], L_0x14a0e1ad0, L_0x150088f40;
L_0x14a0e2400 .arith/sub 6, L_0x150088f88, L_0x14a0e22e0;
L_0x14a0e2500 .functor MUXZ 6, L_0x14a0e2400, L_0x14a0e2240, L_0x14a0e18e0, C4<>;
S_0x149ffadc0 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 5 "regime";
    .port_info 2 /OUTPUT 6 "regime_N";
P_0x149fd8530 .param/l "N" 0 4 253, C4<00000000000000000000000000000101>;
L_0x150088fd0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149fe60b0_0 .net/2u *"_ivl_0", 0 0, L_0x150088fd0;  1 drivers
v0x149fe5d60_0 .net *"_ivl_11", 5 0, L_0x14a0e2860;  1 drivers
v0x149fe5e00_0 .net *"_ivl_2", 5 0, L_0x14a0e2660;  1 drivers
L_0x150089018 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149fe4b60_0 .net/2u *"_ivl_4", 0 0, L_0x150089018;  1 drivers
v0x149fe4bf0_0 .net *"_ivl_6", 5 0, L_0x14a0e2740;  1 drivers
L_0x150089060 .functor BUFT 1, C4<000000>, C4<0>, C4<0>, C4<0>;
v0x149fe3470_0 .net *"_ivl_8", 5 0, L_0x150089060;  1 drivers
v0x149fe3500_0 .net "rc", 0 0, L_0x14a0e1630;  alias, 1 drivers
v0x149fe1d90_0 .net "regime", 4 0, L_0x14a0e1980;  alias, 1 drivers
v0x149fe1e20_0 .net "regime_N", 5 0, L_0x14a0e29a0;  alias, 1 drivers
L_0x14a0e2660 .concat [ 5 1 0 0], L_0x14a0e1980, L_0x150088fd0;
L_0x14a0e2740 .concat [ 5 1 0 0], L_0x14a0e1980, L_0x150089018;
L_0x14a0e2860 .arith/sub 6, L_0x150089060, L_0x14a0e2740;
L_0x14a0e29a0 .functor MUXZ 6, L_0x14a0e2860, L_0x14a0e2660, L_0x14a0e1630, C4<>;
S_0x149fddf10 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 9 "c";
P_0x149fe4c80 .param/l "N" 0 4 244, C4<0000000000000000000000000000001000>;
v0x149fc4100_0 .net *"_ivl_0", 8 0, L_0x14a0f08c0;  1 drivers
L_0x150089ac8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x149f64b70_0 .net *"_ivl_3", 7 0, L_0x150089ac8;  1 drivers
v0x149fc0d60_0 .net "a", 8 0, L_0x14a0f0be0;  alias, 1 drivers
v0x149fc0df0_0 .net "c", 8 0, L_0x14a0f1010;  alias, 1 drivers
v0x149fbec90_0 .net "mant_ovf", 0 0, L_0x14a0f1190;  1 drivers
L_0x14a0f08c0 .concat [ 1 8 0 0], L_0x14a0f1190, L_0x150089ac8;
L_0x14a0f1010 .arith/sum 9, L_0x14a0f0be0, L_0x14a0f08c0;
S_0x149f58530 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 32 "a";
    .port_info 2 /INPUT 32 "b";
    .port_info 3 /OUTPUT 33 "c";
P_0x149f586f0 .param/l "N" 0 4 231, +C4<00000000000000000000000000100000>;
v0x149f59420_0 .net "a", 31 0, L_0x14a0c72b0;  alias, 1 drivers
v0x149f440d0_0 .net "b", 31 0, L_0x14a0e46e0;  alias, 1 drivers
v0x149f44160_0 .net "c", 32 0, L_0x14a0e4dd0;  alias, 1 drivers
v0x149f39790_0 .net "c_add", 32 0, L_0x14a0e49d0;  1 drivers
v0x149f39860_0 .net "c_sub", 32 0, L_0x14a0e4cd0;  1 drivers
v0x149f34390_0 .net "op", 0 0, L_0x14a0e1730;  alias, 1 drivers
L_0x14a0e4dd0 .functor MUXZ 33, L_0x14a0e4cd0, L_0x14a0e49d0, L_0x14a0e1730, C4<>;
S_0x149f43270 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x149f58530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x149f43430 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x1500892e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149fa9ce0_0 .net/2u *"_ivl_0", 0 0, L_0x1500892e8;  1 drivers
L_0x150089330 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149fa9d70_0 .net/2u *"_ivl_4", 0 0, L_0x150089330;  1 drivers
v0x149f78520_0 .net "a", 31 0, L_0x14a0c72b0;  alias, 1 drivers
v0x149f785b0_0 .net "ain", 32 0, L_0x14a0e4790;  1 drivers
v0x149f6ccd0_0 .net "b", 31 0, L_0x14a0e46e0;  alias, 1 drivers
v0x149f6cda0_0 .net "bin", 32 0, L_0x14a0e48b0;  1 drivers
v0x149fad1f0_0 .net "c", 32 0, L_0x14a0e49d0;  alias, 1 drivers
L_0x14a0e4790 .concat [ 32 1 0 0], L_0x14a0c72b0, L_0x1500892e8;
L_0x14a0e48b0 .concat [ 32 1 0 0], L_0x14a0e46e0, L_0x150089330;
S_0x149f24c50 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x149f43270;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x149f24e10 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x149fbb390_0 .net "a", 32 0, L_0x14a0e4790;  alias, 1 drivers
v0x149fbaab0_0 .net "b", 32 0, L_0x14a0e48b0;  alias, 1 drivers
v0x149fbab40_0 .net "c", 32 0, L_0x14a0e49d0;  alias, 1 drivers
L_0x14a0e49d0 .arith/sum 33, L_0x14a0e4790, L_0x14a0e48b0;
S_0x149f0f990 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x149f58530;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x149f0fb00 .param/l "N" 0 4 195, +C4<00000000000000000000000000100000>;
L_0x150089378 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f62990_0 .net/2u *"_ivl_0", 0 0, L_0x150089378;  1 drivers
L_0x1500893c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f62a20_0 .net/2u *"_ivl_4", 0 0, L_0x1500893c0;  1 drivers
v0x149f5aaa0_0 .net "a", 31 0, L_0x14a0c72b0;  alias, 1 drivers
v0x149f5ab30_0 .net "ain", 32 0, L_0x14a0e4ad0;  1 drivers
v0x149f5a1d0_0 .net "b", 31 0, L_0x14a0e46e0;  alias, 1 drivers
v0x149f5a260_0 .net "bin", 32 0, L_0x14a0e4bb0;  1 drivers
v0x149f59390_0 .net "c", 32 0, L_0x14a0e4cd0;  alias, 1 drivers
L_0x14a0e4ad0 .concat [ 32 1 0 0], L_0x14a0c72b0, L_0x150089378;
L_0x14a0e4bb0 .concat [ 32 1 0 0], L_0x14a0e46e0, L_0x1500893c0;
S_0x149fa04f0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x149f0f990;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x149f6b1d0 .param/l "N" 0 4 215, +C4<00000000000000000000000000100000>;
v0x149f6aa40_0 .net "a", 32 0, L_0x14a0e4ad0;  alias, 1 drivers
v0x149f30530_0 .net "b", 32 0, L_0x14a0e4bb0;  alias, 1 drivers
v0x149f305c0_0 .net "c", 32 0, L_0x14a0e4cd0;  alias, 1 drivers
L_0x14a0e4cd0 .arith/sub 33, L_0x14a0e4ad0, L_0x14a0e4bb0;
S_0x149f8b230 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 32 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x149f8b3a0 .param/l "N" 0 4 205, +C4<00000000000000000000000000100000>;
L_0x150089d98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f35900_0 .net/2u *"_ivl_0", 0 0, L_0x150089d98;  1 drivers
L_0x150089de0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f35990_0 .net/2u *"_ivl_4", 0 0, L_0x150089de0;  1 drivers
v0x149f36e90_0 .net "a", 31 0, L_0x14a0f4500;  1 drivers
v0x149f36f20_0 .net "ain", 32 0, L_0x14a0f3890;  1 drivers
v0x149f42c40_0 .net "b", 31 0, L_0x14a0f3e30;  alias, 1 drivers
v0x149f42cd0_0 .net "bin", 32 0, L_0x14a0f39b0;  1 drivers
v0x149f3d7c0_0 .net "c", 32 0, L_0x14a0f4400;  alias, 1 drivers
L_0x14a0f3890 .concat [ 32 1 0 0], L_0x14a0f4500, L_0x150089d98;
L_0x14a0f39b0 .concat [ 32 1 0 0], L_0x14a0f3e30, L_0x150089de0;
S_0x14a02eca0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x149f8b230;
 .timescale -9 -12;
    .port_info 0 /INPUT 33 "a";
    .port_info 1 /INPUT 33 "b";
    .port_info 2 /OUTPUT 33 "c";
P_0x149f31a30 .param/l "N" 0 4 223, +C4<00000000000000000000000000100000>;
v0x149f32ef0_0 .net "a", 32 0, L_0x14a0f3890;  alias, 1 drivers
v0x149f38300_0 .net "b", 32 0, L_0x14a0f39b0;  alias, 1 drivers
v0x149f38390_0 .net "c", 32 0, L_0x14a0f4400;  alias, 1 drivers
L_0x14a0f4400 .arith/sum 33, L_0x14a0f3890, L_0x14a0f39b0;
S_0x149efbb00 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x149efbc70 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x149efbcb0 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x149efbcf0 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x14a0c7fc0 .functor BUFZ 32, L_0x14a0c8eb0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14a0c9560 .functor NOT 32, L_0x14a0c7fc0, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x1500885b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14a0d3340 .functor XOR 1, L_0x14a0c9440, L_0x1500885b0, C4<0>, C4<0>;
v0x14a0597d0_0 .net/2u *"_ivl_10", 0 0, L_0x1500885b0;  1 drivers
v0x14a059880_0 .net *"_ivl_12", 0 0, L_0x14a0d3340;  1 drivers
L_0x1500885f8 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14a059930_0 .net/2u *"_ivl_16", 4 0, L_0x1500885f8;  1 drivers
v0x14a0599f0_0 .net *"_ivl_18", 4 0, L_0x14a0d35d0;  1 drivers
v0x14a059aa0_0 .net *"_ivl_23", 29 0, L_0x14a0d4de0;  1 drivers
L_0x1500887a8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a059b90_0 .net/2u *"_ivl_24", 1 0, L_0x1500887a8;  1 drivers
v0x14a059c40_0 .net *"_ivl_4", 31 0, L_0x14a0c9560;  1 drivers
v0x14a059cf0_0 .net *"_ivl_9", 30 0, L_0x14a0d32a0;  1 drivers
v0x14a059da0_0 .net "exp", 1 0, L_0x14a0d4fe0;  alias, 1 drivers
v0x14a059eb0_0 .net "in", 31 0, L_0x14a0c8eb0;  alias, 1 drivers
v0x14a059f60_0 .net "k", 4 0, L_0x14a0d3100;  1 drivers
v0x14a05a000_0 .net "mant", 29 0, L_0x14a0d5110;  alias, 1 drivers
v0x14a05a0b0_0 .net "rc", 0 0, L_0x14a0c9440;  alias, 1 drivers
v0x14a05a150_0 .net "regime", 4 0, L_0x14a0d3700;  alias, 1 drivers
v0x14a05a200_0 .net "xin", 31 0, L_0x14a0c7fc0;  1 drivers
v0x14a05a2b0_0 .net "xin_r", 31 0, L_0x14a0c95d0;  1 drivers
v0x14a05a360_0 .net "xin_tmp", 31 0, L_0x14a0d4cf0;  1 drivers
L_0x14a0c9440 .part L_0x14a0c7fc0, 30, 1;
L_0x14a0c95d0 .functor MUXZ 32, L_0x14a0c7fc0, L_0x14a0c9560, L_0x14a0c9440, C4<>;
L_0x14a0d32a0 .part L_0x14a0c95d0, 0, 31;
L_0x14a0d3450 .concat [ 1 31 0 0], L_0x14a0d3340, L_0x14a0d32a0;
L_0x14a0d35d0 .arith/sub 5, L_0x14a0d3100, L_0x1500885f8;
L_0x14a0d3700 .functor MUXZ 5, L_0x14a0d3100, L_0x14a0d35d0, L_0x14a0c9440, C4<>;
L_0x14a0d4de0 .part L_0x14a0c7fc0, 0, 30;
L_0x14a0d4ec0 .concat [ 2 30 0 0], L_0x1500887a8, L_0x14a0d4de0;
L_0x14a0d4fe0 .part L_0x14a0d4cf0, 30, 2;
L_0x14a0d5110 .part L_0x14a0d4cf0, 0, 30;
S_0x149ff0430 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x149efbb00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149ff0430
v0x149f3c350_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.log2 ;
    %load/vec4 v0x149f3c350_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f3c350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_34.70 ;
    %load/vec4 v0x149f3c350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_34.71, 5;
    %load/vec4 v0x149f3c350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f3c350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_34.70;
T_34.71 ;
    %end;
S_0x149feafb0 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x149efbb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x149f3c3e0 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x149f3c420 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x14a0d4cf0 .functor BUFZ 32, L_0x14a0d4740, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150088760 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f4c130_0 .net *"_ivl_11", 0 0, L_0x150088760;  1 drivers
v0x149f4c1c0_0 .net *"_ivl_6", 0 0, L_0x14a0d4860;  1 drivers
v0x149f49730_0 .net *"_ivl_7", 31 0, L_0x14a0d49f0;  1 drivers
v0x149f497d0_0 .net *"_ivl_9", 30 0, L_0x14a0d4930;  1 drivers
v0x149f4acc0_0 .net "a", 31 0, L_0x14a0d4ec0;  1 drivers
v0x149f56a70_0 .net "b", 4 0, L_0x14a0d3100;  alias, 1 drivers
v0x149f56b00_0 .net "c", 31 0, L_0x14a0d4cf0;  alias, 1 drivers
v0x149f515f0 .array "tmp", 0 4;
v0x149f515f0_0 .net v0x149f515f0 0, 31 0, L_0x14a0d4b90; 1 drivers
v0x149f515f0_1 .net v0x149f515f0 1, 31 0, L_0x14a0d3aa0; 1 drivers
v0x149f515f0_2 .net v0x149f515f0 2, 31 0, L_0x14a0d3f20; 1 drivers
v0x149f515f0_3 .net v0x149f515f0 3, 31 0, L_0x14a0d4340; 1 drivers
v0x149f515f0_4 .net v0x149f515f0 4, 31 0, L_0x14a0d4740; 1 drivers
L_0x14a0d3820 .part L_0x14a0d3100, 1, 1;
L_0x14a0d3c00 .part L_0x14a0d3100, 2, 1;
L_0x14a0d4040 .part L_0x14a0d3100, 3, 1;
L_0x14a0d4460 .part L_0x14a0d3100, 4, 1;
L_0x14a0d4860 .part L_0x14a0d3100, 0, 1;
L_0x14a0d4930 .part L_0x14a0d4ec0, 0, 31;
L_0x14a0d49f0 .concat [ 1 31 0 0], L_0x150088760, L_0x14a0d4930;
L_0x14a0d4b90 .functor MUXZ 32, L_0x14a0d4ec0, L_0x14a0d49f0, L_0x14a0d4860, C4<>;
S_0x149ff4460 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x149feafb0;
 .timescale -9 -12;
P_0x149f41870 .param/l "i" 1 4 296, +C4<01>;
v0x149ff45d0_0 .net *"_ivl_1", 0 0, L_0x14a0d3820;  1 drivers
v0x149f3edb0_0 .net *"_ivl_3", 31 0, L_0x14a0d3960;  1 drivers
v0x149f3ee40_0 .net *"_ivl_5", 29 0, L_0x14a0d38c0;  1 drivers
L_0x150088640 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x149f40340_0 .net *"_ivl_7", 1 0, L_0x150088640;  1 drivers
L_0x14a0d38c0 .part L_0x14a0d4b90, 0, 30;
L_0x14a0d3960 .concat [ 2 30 0 0], L_0x150088640, L_0x14a0d38c0;
L_0x14a0d3aa0 .functor MUXZ 32, L_0x14a0d4b90, L_0x14a0d3960, L_0x14a0d3820, C4<>;
S_0x149fd3580 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x149feafb0;
 .timescale -9 -12;
P_0x149feb140 .param/l "i" 1 4 296, +C4<010>;
v0x149f40410_0 .net *"_ivl_1", 0 0, L_0x14a0d3c00;  1 drivers
v0x149fd3700_0 .net *"_ivl_3", 31 0, L_0x14a0d3e40;  1 drivers
v0x149f57f00_0 .net *"_ivl_5", 27 0, L_0x14a0d3da0;  1 drivers
L_0x150088688 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x149f57f90_0 .net *"_ivl_7", 3 0, L_0x150088688;  1 drivers
L_0x14a0d3da0 .part L_0x14a0d3aa0, 0, 28;
L_0x14a0d3e40 .concat [ 4 28 0 0], L_0x150088688, L_0x14a0d3da0;
L_0x14a0d3f20 .functor MUXZ 32, L_0x14a0d3aa0, L_0x14a0d3e40, L_0x14a0d3c00, C4<>;
S_0x149fce100 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x149feafb0;
 .timescale -9 -12;
P_0x149fce2c0 .param/l "i" 1 4 296, +C4<011>;
v0x149f4d5c0_0 .net *"_ivl_1", 0 0, L_0x14a0d4040;  1 drivers
v0x149f4d650_0 .net *"_ivl_3", 31 0, L_0x14a0d41e0;  1 drivers
v0x149f48140_0 .net *"_ivl_5", 23 0, L_0x14a0d40e0;  1 drivers
L_0x1500886d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x149f481d0_0 .net *"_ivl_7", 7 0, L_0x1500886d0;  1 drivers
L_0x14a0d40e0 .part L_0x14a0d3f20, 0, 24;
L_0x14a0d41e0 .concat [ 8 24 0 0], L_0x1500886d0, L_0x14a0d40e0;
L_0x14a0d4340 .functor MUXZ 32, L_0x14a0d3f20, L_0x14a0d41e0, L_0x14a0d4040, C4<>;
S_0x149fd75b0 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x149feafb0;
 .timescale -9 -12;
P_0x149fd7770 .param/l "i" 1 4 296, +C4<0100>;
v0x149f45740_0 .net *"_ivl_1", 0 0, L_0x14a0d4460;  1 drivers
v0x149f457d0_0 .net *"_ivl_3", 31 0, L_0x14a0d45e0;  1 drivers
v0x149f46cd0_0 .net *"_ivl_5", 15 0, L_0x14a0d4500;  1 drivers
L_0x150088718 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x149f46d60_0 .net *"_ivl_7", 15 0, L_0x150088718;  1 drivers
L_0x14a0d4500 .part L_0x14a0d4340, 0, 16;
L_0x14a0d45e0 .concat [ 16 16 0 0], L_0x150088718, L_0x14a0d4500;
L_0x14a0d4740 .functor MUXZ 32, L_0x14a0d4340, L_0x14a0d45e0, L_0x14a0d4460, C4<>;
S_0x149f388e0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x149efbb00;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x149f38a50 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x149f38a90 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x14a059570_0 .net "in", 31 0, L_0x14a0d3450;  1 drivers
v0x14a059640_0 .net "out", 4 0, L_0x14a0d3100;  alias, 1 drivers
v0x14a059710_0 .net "vld", 0 0, L_0x14a0d2e50;  1 drivers
S_0x149f33460 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x149f388e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f38ad0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x149f38b10 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x14a058ff0_0 .net "in", 31 0, L_0x14a0d3450;  alias, 1 drivers
v0x14a0590b0_0 .net "out", 4 0, L_0x14a0d3100;  alias, 1 drivers
v0x14a059170_0 .net "vld", 0 0, L_0x14a0d2e50;  alias, 1 drivers
L_0x14a0ce1e0 .part L_0x14a0d3450, 0, 16;
L_0x14a0d2db0 .part L_0x14a0d3450, 16, 16;
S_0x149f3c910 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149f33460;
 .timescale -9 -12;
L_0x14a0d2e50 .functor OR 1, L_0x14a0cddd0, L_0x14a0d29a0, C4<0>, C4<0>;
L_0x150088568 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0587f0_0 .net/2u *"_ivl_4", 0 0, L_0x150088568;  1 drivers
v0x14a0588b0_0 .net *"_ivl_6", 4 0, L_0x14a0d2f00;  1 drivers
v0x14a058950_0 .net *"_ivl_8", 4 0, L_0x14a0d2fe0;  1 drivers
v0x14a058a00_0 .net "out_h", 3 0, L_0x14a0d2c50;  1 drivers
v0x14a058ac0_0 .net "out_l", 3 0, L_0x14a0ce080;  1 drivers
v0x14a058b90_0 .net "out_vh", 0 0, L_0x14a0d29a0;  1 drivers
v0x14a058c40_0 .net "out_vl", 0 0, L_0x14a0cddd0;  1 drivers
L_0x14a0d2f00 .concat [ 4 1 0 0], L_0x14a0d2c50, L_0x150088568;
L_0x14a0d2fe0 .concat [ 4 1 0 0], L_0x14a0ce080, L_0x14a0cddd0;
L_0x14a0d3100 .functor MUXZ 5, L_0x14a0d2fe0, L_0x14a0d2f00, L_0x14a0d29a0, C4<>;
S_0x149f4c710 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149f3c910;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f335d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x149f33610 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x149fb4a90_0 .net "in", 15 0, L_0x14a0d2db0;  1 drivers
v0x149fb4b20_0 .net "out", 3 0, L_0x14a0d2c50;  alias, 1 drivers
v0x149fb33a0_0 .net "vld", 0 0, L_0x14a0d29a0;  alias, 1 drivers
L_0x14a0d0570 .part L_0x14a0d2db0, 0, 8;
L_0x14a0d28c0 .part L_0x14a0d2db0, 8, 8;
S_0x149f47290 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149f4c710;
 .timescale -9 -12;
L_0x14a0d29a0 .functor OR 1, L_0x14a0d0160, L_0x14a0d24b0, C4<0>, C4<0>;
L_0x150088520 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f9aba0_0 .net/2u *"_ivl_4", 0 0, L_0x150088520;  1 drivers
v0x149f9ac30_0 .net *"_ivl_6", 3 0, L_0x14a0d2a50;  1 drivers
v0x149f9c130_0 .net *"_ivl_8", 3 0, L_0x14a0d2b30;  1 drivers
v0x149f9c1c0_0 .net "out_h", 2 0, L_0x14a0d2760;  1 drivers
v0x149fb7620_0 .net "out_l", 2 0, L_0x14a0d0410;  1 drivers
v0x149fb76b0_0 .net "out_vh", 0 0, L_0x14a0d24b0;  1 drivers
v0x149fb73a0_0 .net "out_vl", 0 0, L_0x14a0d0160;  1 drivers
L_0x14a0d2a50 .concat [ 3 1 0 0], L_0x14a0d2760, L_0x150088520;
L_0x14a0d2b30 .concat [ 3 1 0 0], L_0x14a0d0410, L_0x14a0d0160;
L_0x14a0d2c50 .functor MUXZ 4, L_0x14a0d2b30, L_0x14a0d2a50, L_0x14a0d24b0, C4<>;
S_0x149f50740 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149f47290;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f4c880 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x149f4c8c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x149f1c8a0_0 .net "in", 7 0, L_0x14a0d28c0;  1 drivers
v0x149f1c930_0 .net "out", 2 0, L_0x14a0d2760;  alias, 1 drivers
v0x149f21d00_0 .net "vld", 0 0, L_0x14a0d24b0;  alias, 1 drivers
L_0x14a0d1460 .part L_0x14a0d28c0, 0, 4;
L_0x14a0d23d0 .part L_0x14a0d28c0, 4, 4;
S_0x149f05000 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149f50740;
 .timescale -9 -12;
L_0x14a0d24b0 .functor OR 1, L_0x14a0d1090, L_0x14a0d1f80, C4<0>, C4<0>;
L_0x1500884d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f15e50_0 .net/2u *"_ivl_4", 0 0, L_0x1500884d8;  1 drivers
v0x149f15ee0_0 .net *"_ivl_6", 2 0, L_0x14a0d2560;  1 drivers
v0x149f173e0_0 .net *"_ivl_8", 2 0, L_0x14a0d2640;  1 drivers
v0x149f17470_0 .net "out_h", 1 0, L_0x14a0d22b0;  1 drivers
v0x149f23190_0 .net "out_l", 1 0, L_0x14a0d1300;  1 drivers
v0x149f23220_0 .net "out_vh", 0 0, L_0x14a0d1f80;  1 drivers
v0x149f1dd10_0 .net "out_vl", 0 0, L_0x14a0d1090;  1 drivers
L_0x14a0d2560 .concat [ 2 1 0 0], L_0x14a0d22b0, L_0x1500884d8;
L_0x14a0d2640 .concat [ 2 1 0 0], L_0x14a0d1300, L_0x14a0d1090;
L_0x14a0d2760 .functor MUXZ 3, L_0x14a0d2640, L_0x14a0d2560, L_0x14a0d1f80, C4<>;
S_0x149f09030 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149f05000;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f508f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x149f50930 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x149f26980_0 .net "in", 3 0, L_0x14a0d23d0;  1 drivers
v0x149f25ab0_0 .net "out", 1 0, L_0x14a0d22b0;  alias, 1 drivers
v0x149f25b40_0 .net "vld", 0 0, L_0x14a0d1f80;  alias, 1 drivers
L_0x14a0d1940 .part L_0x14a0d23d0, 0, 2;
L_0x14a0d1e60 .part L_0x14a0d23d0, 2, 2;
S_0x149f18e30 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149f09030;
 .timescale -9 -12;
L_0x14a0d1f80 .functor OR 1, L_0x14a0d1500, L_0x14a0d1a60, C4<0>, C4<0>;
L_0x150088490 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f5db40_0 .net/2u *"_ivl_4", 0 0, L_0x150088490;  1 drivers
v0x149f5c3d0_0 .net *"_ivl_6", 1 0, L_0x14a0d20f0;  1 drivers
v0x149f5c460_0 .net *"_ivl_8", 1 0, L_0x14a0d2190;  1 drivers
v0x149f2f0b0_0 .net "out_h", 0 0, L_0x14a0d1d30;  1 drivers
v0x149f2f140_0 .net "out_l", 0 0, L_0x14a0d1810;  1 drivers
v0x149f271c0_0 .net "out_vh", 0 0, L_0x14a0d1a60;  1 drivers
v0x149f27250_0 .net "out_vl", 0 0, L_0x14a0d1500;  1 drivers
L_0x14a0d20f0 .concat [ 1 1 0 0], L_0x14a0d1d30, L_0x150088490;
L_0x14a0d2190 .concat [ 1 1 0 0], L_0x14a0d1810, L_0x14a0d1500;
L_0x14a0d22b0 .functor MUXZ 2, L_0x14a0d2190, L_0x14a0d20f0, L_0x14a0d1a60, C4<>;
S_0x149f139b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x149f18e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f09230 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f09270 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f54170_0 .net "in", 1 0, L_0x14a0d1e60;  1 drivers
v0x149f54200_0 .net "out", 0 0, L_0x14a0d1d30;  alias, 1 drivers
v0x149f61d30_0 .net "vld", 0 0, L_0x14a0d1a60;  alias, 1 drivers
L_0x14a0d1b00 .part L_0x14a0d1e60, 1, 1;
L_0x14a0d1c90 .part L_0x14a0d1e60, 0, 1;
S_0x149f1ce60 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149f139b0;
 .timescale -9 -12;
L_0x14a0d1be0 .functor NOT 1, L_0x14a0d1b00, C4<0>, C4<0>, C4<0>;
L_0x14a0d1d30 .functor AND 1, L_0x14a0d1be0, L_0x14a0d1c90, C4<1>, C4<1>;
v0x149f1d020_0 .net *"_ivl_2", 0 0, L_0x14a0d1b00;  1 drivers
v0x149f55630_0 .net *"_ivl_3", 0 0, L_0x14a0d1be0;  1 drivers
v0x149f52be0_0 .net *"_ivl_5", 0 0, L_0x14a0d1c90;  1 drivers
L_0x14a0d1a60 .reduce/or L_0x14a0d1e60;
S_0x149f808a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f139b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f808a0
v0x149f80a10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x149f80a10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f80a10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_35.72 ;
    %load/vec4 v0x149f80a10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_35.73, 5;
    %load/vec4 v0x149f80a10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f80a10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_35.72;
T_35.73 ;
    %end;
S_0x149f7b420 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149f18e30;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f61dc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f61e00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f5f1a0_0 .net "in", 1 0, L_0x14a0d1940;  1 drivers
v0x149f5f230_0 .net "out", 0 0, L_0x14a0d1810;  alias, 1 drivers
v0x149f5dab0_0 .net "vld", 0 0, L_0x14a0d1500;  alias, 1 drivers
L_0x14a0d15e0 .part L_0x14a0d1940, 1, 1;
L_0x14a0d1770 .part L_0x14a0d1940, 0, 1;
S_0x149f848d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x149f7b420;
 .timescale -9 -12;
L_0x14a0d16c0 .functor NOT 1, L_0x14a0d15e0, C4<0>, C4<0>, C4<0>;
L_0x14a0d1810 .functor AND 1, L_0x14a0d16c0, L_0x14a0d1770, C4<1>, C4<1>;
v0x149f84a90_0 .net *"_ivl_2", 0 0, L_0x14a0d15e0;  1 drivers
v0x149f61b00_0 .net *"_ivl_3", 0 0, L_0x14a0d16c0;  1 drivers
v0x149f608b0_0 .net *"_ivl_5", 0 0, L_0x14a0d1770;  1 drivers
L_0x14a0d1500 .reduce/or L_0x14a0d1940;
S_0x149f946d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f7b420;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f946d0
v0x149f94840_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x149f94840_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f94840_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_36.74 ;
    %load/vec4 v0x149f94840_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_36.75, 5;
    %load/vec4 v0x149f94840_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f94840_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_36.74;
T_36.75 ;
    %end;
S_0x149f8f250 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f09030;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149f8f250
v0x149f268f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x149f268f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f268f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_37.76 ;
    %load/vec4 v0x149f268f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_37.77, 5;
    %load/vec4 v0x149f268f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f268f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_37.76;
T_37.77 ;
    %end;
S_0x149f98700 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149f05000;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f988c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x149f98900 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x149f13480_0 .net "in", 3 0, L_0x14a0d1460;  1 drivers
v0x149f18850_0 .net "out", 1 0, L_0x14a0d1300;  alias, 1 drivers
v0x149f188e0_0 .net "vld", 0 0, L_0x14a0d1090;  alias, 1 drivers
L_0x14a0d0a50 .part L_0x14a0d1460, 0, 2;
L_0x14a0d0f70 .part L_0x14a0d1460, 2, 2;
S_0x14a024310 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x149f98700;
 .timescale -9 -12;
L_0x14a0d1090 .functor OR 1, L_0x14a0d0610, L_0x14a0d0b70, C4<0>, C4<0>;
L_0x150088448 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f0ca80_0 .net/2u *"_ivl_4", 0 0, L_0x150088448;  1 drivers
v0x149f24620_0 .net *"_ivl_6", 1 0, L_0x14a0d1100;  1 drivers
v0x149f246b0_0 .net *"_ivl_8", 1 0, L_0x14a0d11e0;  1 drivers
v0x149f19ce0_0 .net "out_h", 0 0, L_0x14a0d0e40;  1 drivers
v0x149f19d70_0 .net "out_l", 0 0, L_0x14a0d0920;  1 drivers
v0x149f14860_0 .net "out_vh", 0 0, L_0x14a0d0b70;  1 drivers
v0x149f148f0_0 .net "out_vl", 0 0, L_0x14a0d0610;  1 drivers
L_0x14a0d1100 .concat [ 1 1 0 0], L_0x14a0d0e40, L_0x150088448;
L_0x14a0d11e0 .concat [ 1 1 0 0], L_0x14a0d0920, L_0x14a0d0610;
L_0x14a0d1300 .functor MUXZ 2, L_0x14a0d11e0, L_0x14a0d1100, L_0x14a0d0b70, C4<>;
S_0x14a01ee90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a024310;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f107f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f10830 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149ee5240_0 .net "in", 1 0, L_0x14a0d0f70;  1 drivers
v0x149f0f360_0 .net "out", 0 0, L_0x14a0d0e40;  alias, 1 drivers
v0x149f0f3f0_0 .net "vld", 0 0, L_0x14a0d0b70;  alias, 1 drivers
L_0x14a0d0c10 .part L_0x14a0d0f70, 1, 1;
L_0x14a0d0da0 .part L_0x14a0d0f70, 0, 1;
S_0x14a028340 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a01ee90;
 .timescale -9 -12;
L_0x14a0d0cf0 .functor NOT 1, L_0x14a0d0c10, C4<0>, C4<0>, C4<0>;
L_0x14a0d0e40 .functor AND 1, L_0x14a0d0cf0, L_0x14a0d0da0, C4<1>, C4<1>;
v0x149f05f50_0 .net *"_ivl_2", 0 0, L_0x14a0d0c10;  1 drivers
v0x14a0284b0_0 .net *"_ivl_3", 0 0, L_0x14a0d0cf0;  1 drivers
v0x149f04a20_0 .net *"_ivl_5", 0 0, L_0x14a0d0da0;  1 drivers
L_0x14a0d0b70 .reduce/or L_0x14a0d0f70;
S_0x149ee5040 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a01ee90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x149ee5040
v0x149ee51b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x149ee51b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149ee51b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_38.78 ;
    %load/vec4 v0x149ee51b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_38.79, 5;
    %load/vec4 v0x149ee51b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149ee51b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_38.78;
T_38.79 ;
    %end;
S_0x14a04d160 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a024310;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a04d320 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a04d360 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f0df60_0 .net "in", 1 0, L_0x14a0d0a50;  1 drivers
v0x149f0b4d0_0 .net "out", 0 0, L_0x14a0d0920;  alias, 1 drivers
v0x149f0b560_0 .net "vld", 0 0, L_0x14a0d0610;  alias, 1 drivers
L_0x14a0d06f0 .part L_0x14a0d0a50, 1, 1;
L_0x14a0d0880 .part L_0x14a0d0a50, 0, 1;
S_0x159e4ae00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a04d160;
 .timescale -9 -12;
L_0x14a0d07d0 .functor NOT 1, L_0x14a0d06f0, C4<0>, C4<0>, C4<0>;
L_0x14a0d0920 .functor AND 1, L_0x14a0d07d0, L_0x14a0d0880, C4<1>, C4<1>;
v0x149f074e0_0 .net *"_ivl_2", 0 0, L_0x14a0d06f0;  1 drivers
v0x149f07590_0 .net *"_ivl_3", 0 0, L_0x14a0d07d0;  1 drivers
v0x149f08a70_0 .net *"_ivl_5", 0 0, L_0x14a0d0880;  1 drivers
L_0x14a0d0610 .reduce/or L_0x14a0d0a50;
S_0x159e4af70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a04d160;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x159e4af70
v0x149f0ded0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x149f0ded0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f0ded0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_39.80 ;
    %load/vec4 v0x149f0ded0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_39.81, 5;
    %load/vec4 v0x149f0ded0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f0ded0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_39.80;
T_39.81 ;
    %end;
S_0x159e47680 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f98700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x159e47680
v0x149f133f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x149f133f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f133f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_40.82 ;
    %load/vec4 v0x149f133f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_40.83, 5;
    %load/vec4 v0x149f133f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f133f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_40.82;
T_40.83 ;
    %end;
S_0x159e477f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f50740;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x159e477f0
v0x149f1b3a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x149f1b3a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f1b3a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_41.84 ;
    %load/vec4 v0x149f1b3a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_41.85, 5;
    %load/vec4 v0x149f1b3a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f1b3a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_41.84;
T_41.85 ;
    %end;
S_0x159e515e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149f47290;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f21d90 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x149f21dd0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x149f981d0_0 .net "in", 7 0, L_0x14a0d0570;  1 drivers
v0x149f9d5a0_0 .net "out", 2 0, L_0x14a0d0410;  alias, 1 drivers
v0x149f9d630_0 .net "vld", 0 0, L_0x14a0d0160;  alias, 1 drivers
L_0x14a0cf150 .part L_0x14a0d0570, 0, 4;
L_0x14a0d0080 .part L_0x14a0d0570, 4, 4;
S_0x159e51750 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x159e515e0;
 .timescale -9 -12;
L_0x14a0d0160 .functor OR 1, L_0x14a0ced40, L_0x14a0cfc70, C4<0>, C4<0>;
L_0x150088400 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f91780_0 .net/2u *"_ivl_4", 0 0, L_0x150088400;  1 drivers
v0x149f92c80_0 .net *"_ivl_6", 2 0, L_0x14a0d0210;  1 drivers
v0x149f92d10_0 .net *"_ivl_8", 2 0, L_0x14a0d02f0;  1 drivers
v0x149f9ea30_0 .net "out_h", 1 0, L_0x14a0cff20;  1 drivers
v0x149f9eac0_0 .net "out_l", 1 0, L_0x14a0ceff0;  1 drivers
v0x149f995b0_0 .net "out_vh", 0 0, L_0x14a0cfc70;  1 drivers
v0x149f99640_0 .net "out_vl", 0 0, L_0x14a0ced40;  1 drivers
L_0x14a0d0210 .concat [ 2 1 0 0], L_0x14a0cff20, L_0x150088400;
L_0x14a0d02f0 .concat [ 2 1 0 0], L_0x14a0ceff0, L_0x14a0ced40;
L_0x14a0d0410 .functor MUXZ 3, L_0x14a0d02f0, L_0x14a0d0210, L_0x14a0cfc70, C4<>;
S_0x159e23360 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x159e51750;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f1f300 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x149f1f340 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x149fa13e0_0 .net "in", 3 0, L_0x14a0d0080;  1 drivers
v0x149f8c090_0 .net "out", 1 0, L_0x14a0cff20;  alias, 1 drivers
v0x149f8c120_0 .net "vld", 0 0, L_0x14a0cfc70;  alias, 1 drivers
L_0x14a0cf630 .part L_0x14a0d0080, 0, 2;
L_0x14a0cfb50 .part L_0x14a0d0080, 2, 2;
S_0x159e234d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x159e23360;
 .timescale -9 -12;
L_0x14a0cfc70 .functor OR 1, L_0x14a0cf1f0, L_0x14a0cf750, C4<0>, C4<0>;
L_0x1500883b8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149fac3a0_0 .net/2u *"_ivl_4", 0 0, L_0x1500883b8;  1 drivers
v0x149f6a330_0 .net *"_ivl_6", 1 0, L_0x14a0cfd20;  1 drivers
v0x149f6a3d0_0 .net *"_ivl_8", 1 0, L_0x14a0cfe00;  1 drivers
v0x149f68b50_0 .net "out_h", 0 0, L_0x14a0cfa20;  1 drivers
v0x149f68c00_0 .net "out_l", 0 0, L_0x14a0cf500;  1 drivers
v0x149faaad0_0 .net "out_vh", 0 0, L_0x14a0cf750;  1 drivers
v0x149faab60_0 .net "out_vl", 0 0, L_0x14a0cf1f0;  1 drivers
L_0x14a0cfd20 .concat [ 1 1 0 0], L_0x14a0cfa20, L_0x1500883b8;
L_0x14a0cfe00 .concat [ 1 1 0 0], L_0x14a0cf500, L_0x14a0cf1f0;
L_0x14a0cff20 .functor MUXZ 2, L_0x14a0cfe00, L_0x14a0cfd20, L_0x14a0cf750, C4<>;
S_0x159e1db10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x159e234d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f20970 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f209b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f28af0_0 .net "in", 1 0, L_0x14a0cfb50;  1 drivers
v0x149f28b80_0 .net "out", 0 0, L_0x14a0cfa20;  alias, 1 drivers
v0x149fbc0a0_0 .net "vld", 0 0, L_0x14a0cf750;  alias, 1 drivers
L_0x14a0cf7f0 .part L_0x14a0cfb50, 1, 1;
L_0x14a0cf980 .part L_0x14a0cfb50, 0, 1;
S_0x159e1dc80 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x159e1db10;
 .timescale -9 -12;
L_0x14a0cf8d0 .functor NOT 1, L_0x14a0cf7f0, C4<0>, C4<0>, C4<0>;
L_0x14a0cfa20 .functor AND 1, L_0x14a0cf8d0, L_0x14a0cf980, C4<1>, C4<1>;
v0x149f2d070_0 .net *"_ivl_2", 0 0, L_0x14a0cf7f0;  1 drivers
v0x149f2b8c0_0 .net *"_ivl_3", 0 0, L_0x14a0cf8d0;  1 drivers
v0x149f2b950_0 .net *"_ivl_5", 0 0, L_0x14a0cf980;  1 drivers
L_0x14a0cf750 .reduce/or L_0x14a0cfb50;
S_0x159e07540 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x159e1db10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x159e07540
v0x149f2a260_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x149f2a260_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f2a260_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_42.86 ;
    %load/vec4 v0x149f2a260_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_42.87, 5;
    %load/vec4 v0x149f2a260_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f2a260_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_42.86;
T_42.87 ;
    %end;
S_0x159e076b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x159e234d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149fbb9e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149fbba20 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f74bb0_0 .net "in", 1 0, L_0x14a0cf630;  1 drivers
v0x149f74c40_0 .net "out", 0 0, L_0x14a0cf500;  alias, 1 drivers
v0x149fac300_0 .net "vld", 0 0, L_0x14a0cf1f0;  alias, 1 drivers
L_0x14a0cf2d0 .part L_0x14a0cf630, 1, 1;
L_0x14a0cf460 .part L_0x14a0cf630, 0, 1;
S_0x159e41e40 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x159e076b0;
 .timescale -9 -12;
L_0x14a0cf3b0 .functor NOT 1, L_0x14a0cf2d0, C4<0>, C4<0>, C4<0>;
L_0x14a0cf500 .functor AND 1, L_0x14a0cf3b0, L_0x14a0cf460, C4<1>, C4<1>;
v0x149f765d0_0 .net *"_ivl_2", 0 0, L_0x14a0cf2d0;  1 drivers
v0x149f75e70_0 .net *"_ivl_3", 0 0, L_0x14a0cf3b0;  1 drivers
v0x149f75f00_0 .net *"_ivl_5", 0 0, L_0x14a0cf460;  1 drivers
L_0x14a0cf1f0 .reduce/or L_0x14a0cf630;
S_0x159e41fb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x159e076b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x159e41fb0
v0x149f75300_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x149f75300_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f75300_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_43.88 ;
    %load/vec4 v0x149f75300_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_43.89, 5;
    %load/vec4 v0x149f75300_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f75300_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_43.88;
T_43.89 ;
    %end;
S_0x159e50910 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x159e23360;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x159e50910
v0x149fa1350_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x149fa1350_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149fa1350_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_44.90 ;
    %load/vec4 v0x149fa1350_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_44.91, 5;
    %load/vec4 v0x149fa1350_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149fa1350_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_44.90;
T_44.91 ;
    %end;
S_0x159e50a80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x159e51750;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f817a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x149f817e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x149f940f0_0 .net "in", 3 0, L_0x14a0cf150;  1 drivers
v0x149f94180_0 .net "out", 1 0, L_0x14a0ceff0;  alias, 1 drivers
v0x149f916f0_0 .net "vld", 0 0, L_0x14a0ced40;  alias, 1 drivers
L_0x14a0ce700 .part L_0x14a0cf150, 0, 2;
L_0x14a0cec20 .part L_0x14a0cf150, 2, 2;
S_0x159e4cb20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x159e50a80;
 .timescale -9 -12;
L_0x14a0ced40 .functor OR 1, L_0x14a0ce2c0, L_0x14a0ce820, C4<0>, C4<0>;
L_0x150088370 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x149f9fec0_0 .net/2u *"_ivl_4", 0 0, L_0x150088370;  1 drivers
v0x149f9ff50_0 .net *"_ivl_6", 1 0, L_0x14a0cedf0;  1 drivers
v0x149f95580_0 .net *"_ivl_8", 1 0, L_0x14a0ceed0;  1 drivers
v0x149f95610_0 .net "out_h", 0 0, L_0x14a0ceaf0;  1 drivers
v0x149f90100_0 .net "out_l", 0 0, L_0x14a0ce5d0;  1 drivers
v0x149f90190_0 .net "out_vh", 0 0, L_0x14a0ce820;  1 drivers
v0x149f8d700_0 .net "out_vl", 0 0, L_0x14a0ce2c0;  1 drivers
L_0x14a0cedf0 .concat [ 1 1 0 0], L_0x14a0ceaf0, L_0x150088370;
L_0x14a0ceed0 .concat [ 1 1 0 0], L_0x14a0ce5d0, L_0x14a0ce2c0;
L_0x14a0ceff0 .functor MUXZ 2, L_0x14a0ceed0, L_0x14a0cedf0, L_0x14a0ce820, C4<>;
S_0x159e4cc90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x159e4cb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f7c2d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f7c310 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f7ee50_0 .net "in", 1 0, L_0x14a0cec20;  1 drivers
v0x149f7eee0_0 .net "out", 0 0, L_0x14a0ceaf0;  alias, 1 drivers
v0x149f8ac00_0 .net "vld", 0 0, L_0x14a0ce820;  alias, 1 drivers
L_0x14a0ce8c0 .part L_0x14a0cec20, 1, 1;
L_0x14a0cea50 .part L_0x14a0cec20, 0, 1;
S_0x159e4bc30 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x159e4cc90;
 .timescale -9 -12;
L_0x14a0ce9a0 .functor NOT 1, L_0x14a0ce8c0, C4<0>, C4<0>, C4<0>;
L_0x14a0ceaf0 .functor AND 1, L_0x14a0ce9a0, L_0x14a0cea50, C4<1>, C4<1>;
v0x149f7af20_0 .net *"_ivl_2", 0 0, L_0x14a0ce8c0;  1 drivers
v0x149f802d0_0 .net *"_ivl_3", 0 0, L_0x14a0ce9a0;  1 drivers
v0x149f80370_0 .net *"_ivl_5", 0 0, L_0x14a0cea50;  1 drivers
L_0x14a0ce820 .reduce/or L_0x14a0cec20;
S_0x159e4bda0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x159e4cc90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x159e4bda0
v0x149f7d950_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x149f7d950_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f7d950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_45.92 ;
    %load/vec4 v0x149f7d950_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_45.93, 5;
    %load/vec4 v0x149f7d950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f7d950_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_45.92;
T_45.93 ;
    %end;
S_0x159e492a0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x159e4cb20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f85780 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f857c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149f86e00_0 .net "in", 1 0, L_0x14a0ce700;  1 drivers
v0x149f88300_0 .net "out", 0 0, L_0x14a0ce5d0;  alias, 1 drivers
v0x149f88390_0 .net "vld", 0 0, L_0x14a0ce2c0;  alias, 1 drivers
L_0x14a0ce3a0 .part L_0x14a0ce700, 1, 1;
L_0x14a0ce530 .part L_0x14a0ce700, 0, 1;
S_0x159e49410 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x159e492a0;
 .timescale -9 -12;
L_0x14a0ce480 .functor NOT 1, L_0x14a0ce3a0, C4<0>, C4<0>, C4<0>;
L_0x14a0ce5d0 .functor AND 1, L_0x14a0ce480, L_0x14a0ce530, C4<1>, C4<1>;
v0x149f84310_0 .net *"_ivl_2", 0 0, L_0x14a0ce3a0;  1 drivers
v0x149f843a0_0 .net *"_ivl_3", 0 0, L_0x14a0ce480;  1 drivers
v0x149f89770_0 .net *"_ivl_5", 0 0, L_0x14a0ce530;  1 drivers
L_0x14a0ce2c0 .reduce/or L_0x14a0ce700;
S_0x159e4e8a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x159e492a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x159e4e8a0
v0x149f86d70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x149f86d70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f86d70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_46.94 ;
    %load/vec4 v0x149f86d70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_46.95, 5;
    %load/vec4 v0x149f86d70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f86d70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_46.94;
T_46.95 ;
    %end;
S_0x159e4ea10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x159e50a80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x159e4ea10
v0x149f8ed20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x149f8ed20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f8ed20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_47.96 ;
    %load/vec4 v0x149f8ed20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_47.97, 5;
    %load/vec4 v0x149f8ed20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f8ed20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_47.96;
T_47.97 ;
    %end;
S_0x159e4f730 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x159e515e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x159e4f730
v0x149f98140_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x149f98140_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149f98140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_48.98 ;
    %load/vec4 v0x149f98140_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_48.99, 5;
    %load/vec4 v0x149f98140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149f98140_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_48.98;
T_48.99 ;
    %end;
S_0x159e4f8a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f4c710;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x159e4f8a0
v0x149fb6230_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x149fb6230_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149fb6230_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_49.100 ;
    %load/vec4 v0x149fb6230_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_49.101, 5;
    %load/vec4 v0x149fb6230_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149fb6230_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_49.100;
T_49.101 ;
    %end;
S_0x159e5a050 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x149f3c910;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149fb3430 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x149fb3470 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14a058580_0 .net "in", 15 0, L_0x14a0ce1e0;  1 drivers
v0x14a058640_0 .net "out", 3 0, L_0x14a0ce080;  alias, 1 drivers
v0x14a0586f0_0 .net "vld", 0 0, L_0x14a0cddd0;  alias, 1 drivers
L_0x14a0cb960 .part L_0x14a0ce1e0, 0, 8;
L_0x14a0cdcf0 .part L_0x14a0ce1e0, 8, 8;
S_0x159e5a1c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x159e5a050;
 .timescale -9 -12;
L_0x14a0cddd0 .functor OR 1, L_0x14a0cb550, L_0x14a0cd8e0, C4<0>, C4<0>;
L_0x150088328 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a057d80_0 .net/2u *"_ivl_4", 0 0, L_0x150088328;  1 drivers
v0x14a057e40_0 .net *"_ivl_6", 3 0, L_0x14a0cde80;  1 drivers
v0x14a057ee0_0 .net *"_ivl_8", 3 0, L_0x14a0cdf60;  1 drivers
v0x14a057f90_0 .net "out_h", 2 0, L_0x14a0cdb90;  1 drivers
v0x14a058050_0 .net "out_l", 2 0, L_0x14a0cb800;  1 drivers
v0x14a058120_0 .net "out_vh", 0 0, L_0x14a0cd8e0;  1 drivers
v0x14a0581d0_0 .net "out_vl", 0 0, L_0x14a0cb550;  1 drivers
L_0x14a0cde80 .concat [ 3 1 0 0], L_0x14a0cdb90, L_0x150088328;
L_0x14a0cdf60 .concat [ 3 1 0 0], L_0x14a0cb800, L_0x14a0cb550;
L_0x14a0ce080 .functor MUXZ 4, L_0x14a0cdf60, L_0x14a0cde80, L_0x14a0cd8e0, C4<>;
S_0x159e5c450 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x159e5a1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149fb1cc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x149fb1d00 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14a02e670_0 .net "in", 7 0, L_0x14a0cdcf0;  1 drivers
v0x14a02e700_0 .net "out", 2 0, L_0x14a0cdb90;  alias, 1 drivers
v0x14a0291f0_0 .net "vld", 0 0, L_0x14a0cd8e0;  alias, 1 drivers
L_0x14a0cc8d0 .part L_0x14a0cdcf0, 0, 4;
L_0x14a0cd800 .part L_0x14a0cdcf0, 4, 4;
S_0x159e5c5c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x159e5c450;
 .timescale -9 -12;
L_0x14a0cd8e0 .functor OR 1, L_0x14a0cc480, L_0x14a0cd3f0, C4<0>, C4<0>;
L_0x1500882e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a01d340_0 .net/2u *"_ivl_4", 0 0, L_0x1500882e0;  1 drivers
v0x14a01d3d0_0 .net *"_ivl_6", 2 0, L_0x14a0cd990;  1 drivers
v0x14a01e8d0_0 .net *"_ivl_8", 2 0, L_0x14a0cda70;  1 drivers
v0x14a01e960_0 .net "out_h", 1 0, L_0x14a0cd6a0;  1 drivers
v0x14a023d30_0 .net "out_l", 1 0, L_0x14a0cc770;  1 drivers
v0x14a023e00_0 .net "out_vh", 0 0, L_0x14a0cd3f0;  1 drivers
v0x14a021330_0 .net "out_vl", 0 0, L_0x14a0cc480;  1 drivers
L_0x14a0cd990 .concat [ 2 1 0 0], L_0x14a0cd6a0, L_0x1500882e0;
L_0x14a0cda70 .concat [ 2 1 0 0], L_0x14a0cc770, L_0x14a0cc480;
L_0x14a0cdb90 .functor MUXZ 3, L_0x14a0cda70, L_0x14a0cd990, L_0x14a0cd3f0, C4<>;
S_0x159e57570 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x159e5c5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f743b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x149f743f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a011f20_0 .net "in", 3 0, L_0x14a0cd800;  1 drivers
v0x14a03a290_0 .net "out", 1 0, L_0x14a0cd6a0;  alias, 1 drivers
v0x14a03a320_0 .net "vld", 0 0, L_0x14a0cd3f0;  alias, 1 drivers
L_0x14a0ccdb0 .part L_0x14a0cd800, 0, 2;
L_0x14a0cd2d0 .part L_0x14a0cd800, 2, 2;
S_0x159e576e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x159e57570;
 .timescale -9 -12;
L_0x14a0cd3f0 .functor OR 1, L_0x14a0cc970, L_0x14a0cced0, C4<0>, C4<0>;
L_0x150088298 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a049a90_0 .net/2u *"_ivl_4", 0 0, L_0x150088298;  1 drivers
v0x14a0463e0_0 .net *"_ivl_6", 1 0, L_0x14a0cd4a0;  1 drivers
v0x14a046480_0 .net *"_ivl_8", 1 0, L_0x14a0cd580;  1 drivers
v0x14a0439b0_0 .net "out_h", 0 0, L_0x14a0cd1a0;  1 drivers
v0x14a043a60_0 .net "out_l", 0 0, L_0x14a0ccc80;  1 drivers
v0x14a036dc0_0 .net "out_vh", 0 0, L_0x14a0cced0;  1 drivers
v0x14a036e50_0 .net "out_vl", 0 0, L_0x14a0cc970;  1 drivers
L_0x14a0cd4a0 .concat [ 1 1 0 0], L_0x14a0cd1a0, L_0x150088298;
L_0x14a0cd580 .concat [ 1 1 0 0], L_0x14a0ccc80, L_0x14a0cc970;
L_0x14a0cd6a0 .functor MUXZ 2, L_0x14a0cd580, L_0x14a0cd4a0, L_0x14a0cced0, C4<>;
S_0x159e54aa0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x159e576e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149f72ea0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149f72ee0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x149fa71e0_0 .net "in", 1 0, L_0x14a0cd2d0;  1 drivers
v0x149fa7270_0 .net "out", 0 0, L_0x14a0cd1a0;  alias, 1 drivers
v0x149fa5ad0_0 .net "vld", 0 0, L_0x14a0cced0;  alias, 1 drivers
L_0x14a0ccf70 .part L_0x14a0cd2d0, 1, 1;
L_0x14a0cd100 .part L_0x14a0cd2d0, 0, 1;
S_0x159e54c10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x159e54aa0;
 .timescale -9 -12;
L_0x14a0cd050 .functor NOT 1, L_0x14a0ccf70, C4<0>, C4<0>, C4<0>;
L_0x14a0cd1a0 .functor AND 1, L_0x14a0cd050, L_0x14a0cd100, C4<1>, C4<1>;
v0x149f6e9c0_0 .net *"_ivl_2", 0 0, L_0x14a0ccf70;  1 drivers
v0x149fa8660_0 .net *"_ivl_3", 0 0, L_0x14a0cd050;  1 drivers
v0x149fa86f0_0 .net *"_ivl_5", 0 0, L_0x14a0cd100;  1 drivers
L_0x14a0cced0 .reduce/or L_0x14a0cd2d0;
S_0x14a052140 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x159e54aa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a052140
v0x149fa8470_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x149fa8470_0;
    %subi 1, 0, 32;
    %store/vec4 v0x149fa8470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_50.102 ;
    %load/vec4 v0x149fa8470_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_50.103, 5;
    %load/vec4 v0x149fa8470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x149fa8470_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_50.102;
T_50.103 ;
    %end;
S_0x14a0522b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x159e576e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x149fa5b70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x149fa5bb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a04a500_0 .net "in", 1 0, L_0x14a0ccdb0;  1 drivers
v0x14a04a590_0 .net "out", 0 0, L_0x14a0ccc80;  alias, 1 drivers
v0x14a0499f0_0 .net "vld", 0 0, L_0x14a0cc970;  alias, 1 drivers
L_0x14a0cca50 .part L_0x14a0ccdb0, 1, 1;
L_0x14a0ccbe0 .part L_0x14a0ccdb0, 0, 1;
S_0x14a052420 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0522b0;
 .timescale -9 -12;
L_0x14a0ccb30 .functor NOT 1, L_0x14a0cca50, C4<0>, C4<0>, C4<0>;
L_0x14a0ccc80 .functor AND 1, L_0x14a0ccb30, L_0x14a0ccbe0, C4<1>, C4<1>;
v0x149fa2d50_0 .net *"_ivl_2", 0 0, L_0x14a0cca50;  1 drivers
v0x14a009d00_0 .net *"_ivl_3", 0 0, L_0x14a0ccb30;  1 drivers
v0x14a009d90_0 .net *"_ivl_5", 0 0, L_0x14a0ccbe0;  1 drivers
L_0x14a0cc970 .reduce/or L_0x14a0ccdb0;
S_0x14a052590 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0522b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a052590
v0x14a04c5e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a04c5e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a04c5e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_51.104 ;
    %load/vec4 v0x14a04c5e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_51.105, 5;
    %load/vec4 v0x14a04c5e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a04c5e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_51.104;
T_51.105 ;
    %end;
S_0x14a052700 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x159e57570;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a052700
v0x14a011e90_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a011e90_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a011e90_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_52.106 ;
    %load/vec4 v0x14a011e90_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_52.107, 5;
    %load/vec4 v0x14a011e90_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a011e90_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_52.106;
T_52.107 ;
    %end;
S_0x14a052870 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x159e5c5c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0102f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a010330 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a025250_0 .net "in", 3 0, L_0x14a0cc8d0;  1 drivers
v0x14a01fd40_0 .net "out", 1 0, L_0x14a0cc770;  alias, 1 drivers
v0x14a01fdd0_0 .net "vld", 0 0, L_0x14a0cc480;  alias, 1 drivers
L_0x14a0cbe40 .part L_0x14a0cc8d0, 0, 2;
L_0x14a0cc360 .part L_0x14a0cc8d0, 2, 2;
S_0x14a0529e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a052870;
 .timescale -9 -12;
L_0x14a0cc480 .functor OR 1, L_0x14a0cba00, L_0x14a0cbf60, C4<0>, C4<0>;
L_0x150088250 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a00f5a0_0 .net/2u *"_ivl_4", 0 0, L_0x150088250;  1 drivers
v0x14a00dd30_0 .net *"_ivl_6", 1 0, L_0x14a0cc5b0;  1 drivers
v0x14a00ddc0_0 .net *"_ivl_8", 1 0, L_0x14a0cc650;  1 drivers
v0x14a037b30_0 .net "out_h", 0 0, L_0x14a0cc230;  1 drivers
v0x14a037bc0_0 .net "out_l", 0 0, L_0x14a0cbd10;  1 drivers
v0x14a037470_0 .net "out_vh", 0 0, L_0x14a0cbf60;  1 drivers
v0x14a037520_0 .net "out_vl", 0 0, L_0x14a0cba00;  1 drivers
L_0x14a0cc5b0 .concat [ 1 1 0 0], L_0x14a0cc230, L_0x150088250;
L_0x14a0cc650 .concat [ 1 1 0 0], L_0x14a0cbd10, L_0x14a0cba00;
L_0x14a0cc770 .functor MUXZ 2, L_0x14a0cc650, L_0x14a0cc5b0, L_0x14a0cbf60, C4<>;
S_0x14a052b50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0529e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a00fbd0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a00fc10 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a004430_0 .net "in", 1 0, L_0x14a0cc360;  1 drivers
v0x14a047950_0 .net "out", 0 0, L_0x14a0cc230;  alias, 1 drivers
v0x14a0479e0_0 .net "vld", 0 0, L_0x14a0cbf60;  alias, 1 drivers
L_0x14a0cc000 .part L_0x14a0cc360, 1, 1;
L_0x14a0cc190 .part L_0x14a0cc360, 0, 1;
S_0x14a052cc0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a052b50;
 .timescale -9 -12;
L_0x14a0cc0e0 .functor NOT 1, L_0x14a0cc000, C4<0>, C4<0>, C4<0>;
L_0x14a0cc230 .functor AND 1, L_0x14a0cc0e0, L_0x14a0cc190, C4<1>, C4<1>;
v0x14a006c90_0 .net *"_ivl_2", 0 0, L_0x14a0cc000;  1 drivers
v0x14a006d20_0 .net *"_ivl_3", 0 0, L_0x14a0cc0e0;  1 drivers
v0x14a005a90_0 .net *"_ivl_5", 0 0, L_0x14a0cc190;  1 drivers
L_0x14a0cbf60 .reduce/or L_0x14a0cc360;
S_0x14a052e30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a052b50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a052e30
v0x14a0043a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a0043a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0043a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_53.108 ;
    %load/vec4 v0x14a0043a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_53.109, 5;
    %load/vec4 v0x14a0043a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0043a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_53.108;
T_53.109 ;
    %end;
S_0x14a052fa0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0529e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a047300 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a047340 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0393a0_0 .net "in", 1 0, L_0x14a0cbe40;  1 drivers
v0x14a039430_0 .net "out", 0 0, L_0x14a0cbd10;  alias, 1 drivers
v0x14a00f510_0 .net "vld", 0 0, L_0x14a0cba00;  alias, 1 drivers
L_0x14a0cbae0 .part L_0x14a0cbe40, 1, 1;
L_0x14a0cbc70 .part L_0x14a0cbe40, 0, 1;
S_0x14a053110 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a052fa0;
 .timescale -9 -12;
L_0x14a0cbbc0 .functor NOT 1, L_0x14a0cbae0, C4<0>, C4<0>, C4<0>;
L_0x14a0cbd10 .functor AND 1, L_0x14a0cbbc0, L_0x14a0cbc70, C4<1>, C4<1>;
v0x14a019970_0 .net *"_ivl_2", 0 0, L_0x14a0cbae0;  1 drivers
v0x14a018d20_0 .net *"_ivl_3", 0 0, L_0x14a0cbbc0;  1 drivers
v0x14a018db0_0 .net *"_ivl_5", 0 0, L_0x14a0cbc70;  1 drivers
L_0x14a0cba00 .reduce/or L_0x14a0cbe40;
S_0x14a053280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a052fa0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a053280
v0x14a0186f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a0186f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0186f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_54.110 ;
    %load/vec4 v0x14a0186f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_54.111, 5;
    %load/vec4 v0x14a0186f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0186f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_54.110;
T_54.111 ;
    %end;
S_0x14a0533f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a052870;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0533f0
v0x14a0251c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a0251c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0251c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_55.112 ;
    %load/vec4 v0x14a0251c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_55.113, 5;
    %load/vec4 v0x14a0251c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0251c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_55.112;
T_55.113 ;
    %end;
S_0x14a053560 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x159e5c450;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a053560
v0x14a022950_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a022950_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a022950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_56.114 ;
    %load/vec4 v0x14a022950_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_56.115, 5;
    %load/vec4 v0x14a022950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a022950_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_56.114;
T_56.115 ;
    %end;
S_0x14a0536d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x159e5a1c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0267f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14a026830 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14a057b10_0 .net "in", 7 0, L_0x14a0cb960;  1 drivers
v0x14a057bd0_0 .net "out", 2 0, L_0x14a0cb800;  alias, 1 drivers
v0x14a057c80_0 .net "vld", 0 0, L_0x14a0cb550;  alias, 1 drivers
L_0x14a0ca580 .part L_0x14a0cb960, 0, 4;
L_0x14a0cb470 .part L_0x14a0cb960, 4, 4;
S_0x14a053840 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0536d0;
 .timescale -9 -12;
L_0x14a0cb550 .functor OR 1, L_0x14a0ca170, L_0x14a0cb0a0, C4<0>, C4<0>;
L_0x150088208 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a057310_0 .net/2u *"_ivl_4", 0 0, L_0x150088208;  1 drivers
v0x14a0573d0_0 .net *"_ivl_6", 2 0, L_0x14a0cb600;  1 drivers
v0x14a057470_0 .net *"_ivl_8", 2 0, L_0x14a0cb6e0;  1 drivers
v0x14a057520_0 .net "out_h", 1 0, L_0x14a0cb310;  1 drivers
v0x14a0575e0_0 .net "out_l", 1 0, L_0x14a0ca420;  1 drivers
v0x14a0576b0_0 .net "out_vh", 0 0, L_0x14a0cb0a0;  1 drivers
v0x14a057760_0 .net "out_vl", 0 0, L_0x14a0ca170;  1 drivers
L_0x14a0cb600 .concat [ 2 1 0 0], L_0x14a0cb310, L_0x150088208;
L_0x14a0cb6e0 .concat [ 2 1 0 0], L_0x14a0ca420, L_0x14a0ca170;
L_0x14a0cb800 .functor MUXZ 3, L_0x14a0cb6e0, L_0x14a0cb600, L_0x14a0cb0a0, C4<>;
S_0x14a0539b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a053840;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a026870 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a0268b0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a054730_0 .net "in", 3 0, L_0x14a0cb470;  1 drivers
v0x14a0547c0_0 .net "out", 1 0, L_0x14a0cb310;  alias, 1 drivers
v0x14a054870_0 .net "vld", 0 0, L_0x14a0cb0a0;  alias, 1 drivers
L_0x14a0caa60 .part L_0x14a0cb470, 0, 2;
L_0x14a0caf80 .part L_0x14a0cb470, 2, 2;
S_0x14a053b20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0539b0;
 .timescale -9 -12;
L_0x14a0cb0a0 .functor OR 1, L_0x14a0ca620, L_0x14a0cab80, C4<0>, C4<0>;
L_0x1500881c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0357b0_0 .net/2u *"_ivl_4", 0 0, L_0x1500881c0;  1 drivers
v0x14a035490_0 .net *"_ivl_6", 1 0, L_0x14a0cb110;  1 drivers
v0x14a035530_0 .net *"_ivl_8", 1 0, L_0x14a0cb1f0;  1 drivers
v0x14a034280_0 .net "out_h", 0 0, L_0x14a0cae50;  1 drivers
v0x14a034340_0 .net "out_l", 0 0, L_0x14a0ca930;  1 drivers
v0x14a032bd0_0 .net "out_vh", 0 0, L_0x14a0cab80;  1 drivers
v0x14a0314b0_0 .net "out_vl", 0 0, L_0x14a0ca620;  1 drivers
L_0x14a0cb110 .concat [ 1 1 0 0], L_0x14a0cae50, L_0x1500881c0;
L_0x14a0cb1f0 .concat [ 1 1 0 0], L_0x14a0ca930, L_0x14a0ca620;
L_0x14a0cb310 .functor MUXZ 2, L_0x14a0cb1f0, L_0x14a0cb110, L_0x14a0cab80, C4<>;
S_0x14a053c90 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a053b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a02d1e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a02d220 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a041bb0_0 .net "in", 1 0, L_0x14a0caf80;  1 drivers
v0x14a040420_0 .net "out", 0 0, L_0x14a0cae50;  alias, 1 drivers
v0x14a0404d0_0 .net "vld", 0 0, L_0x14a0cab80;  alias, 1 drivers
L_0x14a0cac20 .part L_0x14a0caf80, 1, 1;
L_0x14a0cadb0 .part L_0x14a0caf80, 0, 1;
S_0x14a053e00 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a053c90;
 .timescale -9 -12;
L_0x14a0cad00 .functor NOT 1, L_0x14a0cac20, C4<0>, C4<0>, C4<0>;
L_0x14a0cae50 .functor AND 1, L_0x14a0cad00, L_0x14a0cadb0, C4<1>, C4<1>;
v0x14a042f90_0 .net *"_ivl_2", 0 0, L_0x14a0cac20;  1 drivers
v0x14a043040_0 .net *"_ivl_3", 0 0, L_0x14a0cad00;  1 drivers
v0x14a042d10_0 .net *"_ivl_5", 0 0, L_0x14a0cadb0;  1 drivers
L_0x14a0cab80 .reduce/or L_0x14a0caf80;
S_0x14a053f70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a053c90;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a053f70
v0x14a041b10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a041b10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a041b10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_57.116 ;
    %load/vec4 v0x14a041b10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_57.117, 5;
    %load/vec4 v0x14a041b10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a041b10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_57.116;
T_57.117 ;
    %end;
S_0x14a0540e0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a053b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a03edf0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a03ee30 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a013b30_0 .net "in", 1 0, L_0x14a0caa60;  1 drivers
v0x14a013bc0_0 .net "out", 0 0, L_0x14a0ca930;  alias, 1 drivers
v0x14a035700_0 .net "vld", 0 0, L_0x14a0ca620;  alias, 1 drivers
L_0x14a0ca700 .part L_0x14a0caa60, 1, 1;
L_0x14a0ca890 .part L_0x14a0caa60, 0, 1;
S_0x14a054250 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0540e0;
 .timescale -9 -12;
L_0x14a0ca7e0 .functor NOT 1, L_0x14a0ca700, C4<0>, C4<0>, C4<0>;
L_0x14a0ca930 .functor AND 1, L_0x14a0ca7e0, L_0x14a0ca890, C4<1>, C4<1>;
v0x14a017ba0_0 .net *"_ivl_2", 0 0, L_0x14a0ca700;  1 drivers
v0x14a016900_0 .net *"_ivl_3", 0 0, L_0x14a0ca7e0;  1 drivers
v0x14a016990_0 .net *"_ivl_5", 0 0, L_0x14a0ca890;  1 drivers
L_0x14a0ca620 .reduce/or L_0x14a0caa60;
S_0x14a0543c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0540e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0543c0
v0x14a0152a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a0152a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0152a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_58.118 ;
    %load/vec4 v0x14a0152a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_58.119, 5;
    %load/vec4 v0x14a0152a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0152a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_58.118;
T_58.119 ;
    %end;
S_0x14a054530 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0539b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a054530
v0x14a0546a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a0546a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0546a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_59.120 ;
    %load/vec4 v0x14a0546a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_59.121, 5;
    %load/vec4 v0x14a0546a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0546a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_59.120;
T_59.121 ;
    %end;
S_0x14a054970 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a053840;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a054b40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a054b80 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a0570a0_0 .net "in", 3 0, L_0x14a0ca580;  1 drivers
v0x14a057160_0 .net "out", 1 0, L_0x14a0ca420;  alias, 1 drivers
v0x14a057210_0 .net "vld", 0 0, L_0x14a0ca170;  alias, 1 drivers
L_0x14a0c9b30 .part L_0x14a0ca580, 0, 2;
L_0x14a0ca050 .part L_0x14a0ca580, 2, 2;
S_0x14a054d50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a054970;
 .timescale -9 -12;
L_0x14a0ca170 .functor OR 1, L_0x14a0c96f0, L_0x14a0c9c50, C4<0>, C4<0>;
L_0x150088178 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0568a0_0 .net/2u *"_ivl_4", 0 0, L_0x150088178;  1 drivers
v0x14a056960_0 .net *"_ivl_6", 1 0, L_0x14a0ca220;  1 drivers
v0x14a056a00_0 .net *"_ivl_8", 1 0, L_0x14a0ca300;  1 drivers
v0x14a056ab0_0 .net "out_h", 0 0, L_0x14a0c9f20;  1 drivers
v0x14a056b70_0 .net "out_l", 0 0, L_0x14a0c9a00;  1 drivers
v0x14a056c40_0 .net "out_vh", 0 0, L_0x14a0c9c50;  1 drivers
v0x14a056cf0_0 .net "out_vl", 0 0, L_0x14a0c96f0;  1 drivers
L_0x14a0ca220 .concat [ 1 1 0 0], L_0x14a0c9f20, L_0x150088178;
L_0x14a0ca300 .concat [ 1 1 0 0], L_0x14a0c9a00, L_0x14a0c96f0;
L_0x14a0ca420 .functor MUXZ 2, L_0x14a0ca300, L_0x14a0ca220, L_0x14a0c9c50, C4<>;
S_0x14a054f10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a054d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a054c00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a054c40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a055940_0 .net "in", 1 0, L_0x14a0ca050;  1 drivers
v0x14a055a00_0 .net "out", 0 0, L_0x14a0c9f20;  alias, 1 drivers
v0x14a055ab0_0 .net "vld", 0 0, L_0x14a0c9c50;  alias, 1 drivers
L_0x14a0c9cf0 .part L_0x14a0ca050, 1, 1;
L_0x14a0c9e80 .part L_0x14a0ca050, 0, 1;
S_0x14a055290 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a054f10;
 .timescale -9 -12;
L_0x14a0c9dd0 .functor NOT 1, L_0x14a0c9cf0, C4<0>, C4<0>, C4<0>;
L_0x14a0c9f20 .functor AND 1, L_0x14a0c9dd0, L_0x14a0c9e80, C4<1>, C4<1>;
v0x14a055460_0 .net *"_ivl_2", 0 0, L_0x14a0c9cf0;  1 drivers
v0x14a055520_0 .net *"_ivl_3", 0 0, L_0x14a0c9dd0;  1 drivers
v0x14a0555c0_0 .net *"_ivl_5", 0 0, L_0x14a0c9e80;  1 drivers
L_0x14a0c9c50 .reduce/or L_0x14a0ca050;
S_0x14a055650 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a054f10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a055650
v0x14a0558a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a0558a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0558a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_60.122 ;
    %load/vec4 v0x14a0558a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_60.123, 5;
    %load/vec4 v0x14a0558a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0558a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_60.122;
T_60.123 ;
    %end;
S_0x14a055bb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a054d50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a055d80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a055dc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a056630_0 .net "in", 1 0, L_0x14a0c9b30;  1 drivers
v0x14a0566f0_0 .net "out", 0 0, L_0x14a0c9a00;  alias, 1 drivers
v0x14a0567a0_0 .net "vld", 0 0, L_0x14a0c96f0;  alias, 1 drivers
L_0x14a0c97d0 .part L_0x14a0c9b30, 1, 1;
L_0x14a0c9960 .part L_0x14a0c9b30, 0, 1;
S_0x14a055f90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a055bb0;
 .timescale -9 -12;
L_0x14a0c98b0 .functor NOT 1, L_0x14a0c97d0, C4<0>, C4<0>, C4<0>;
L_0x14a0c9a00 .functor AND 1, L_0x14a0c98b0, L_0x14a0c9960, C4<1>, C4<1>;
v0x14a056150_0 .net *"_ivl_2", 0 0, L_0x14a0c97d0;  1 drivers
v0x14a056210_0 .net *"_ivl_3", 0 0, L_0x14a0c98b0;  1 drivers
v0x14a0562b0_0 .net *"_ivl_5", 0 0, L_0x14a0c9960;  1 drivers
L_0x14a0c96f0 .reduce/or L_0x14a0c9b30;
S_0x14a056340 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a055bb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a056340
v0x14a056590_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a056590_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a056590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_61.124 ;
    %load/vec4 v0x14a056590_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_61.125, 5;
    %load/vec4 v0x14a056590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a056590_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_61.124;
T_61.125 ;
    %end;
S_0x14a056da0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a054970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a056da0
v0x14a056ff0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a056ff0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a056ff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_62.126 ;
    %load/vec4 v0x14a056ff0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_62.127, 5;
    %load/vec4 v0x14a056ff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a056ff0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_62.126;
T_62.127 ;
    %end;
S_0x14a057810 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0536d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a057810
v0x14a057a60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a057a60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a057a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_63.128 ;
    %load/vec4 v0x14a057a60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_63.129, 5;
    %load/vec4 v0x14a057a60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a057a60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_63.128;
T_63.129 ;
    %end;
S_0x14a058280 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x159e5a050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a058280
v0x14a0584d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x14a0584d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0584d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_64.130 ;
    %load/vec4 v0x14a0584d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_64.131, 5;
    %load/vec4 v0x14a0584d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0584d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_64.130;
T_64.131 ;
    %end;
S_0x14a058cf0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x149f33460;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a058cf0
v0x14a058f40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x14a058f40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a058f40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_65.132 ;
    %load/vec4 v0x14a058f40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_65.133, 5;
    %load/vec4 v0x14a058f40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a058f40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_65.132;
T_65.133 ;
    %end;
S_0x14a059260 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x149f388e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a059260
v0x14a0594c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x14a0594c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0594c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_66.134 ;
    %load/vec4 v0x14a0594c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_66.135, 5;
    %load/vec4 v0x14a0594c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0594c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_66.134;
T_66.135 ;
    %end;
S_0x14a05a4f0 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 5 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 30 "mant";
P_0x14a05a6b0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000101>;
P_0x14a05a6f0 .param/l "N" 0 4 165, +C4<00000000000000000000000000100000>;
P_0x14a05a730 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x14a0d5230 .functor BUFZ 32, L_0x14a0c9210, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x14a0d5380 .functor NOT 32, L_0x14a0d5230, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150088c28 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14a0df280 .functor XOR 1, L_0x14a0d52a0, L_0x150088c28, C4<0>, C4<0>;
v0x14a078f50_0 .net/2u *"_ivl_10", 0 0, L_0x150088c28;  1 drivers
v0x14a079000_0 .net *"_ivl_12", 0 0, L_0x14a0df280;  1 drivers
L_0x150088c70 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14a0790b0_0 .net/2u *"_ivl_16", 4 0, L_0x150088c70;  1 drivers
v0x14a079170_0 .net *"_ivl_18", 4 0, L_0x14a0df4d0;  1 drivers
v0x14a079220_0 .net *"_ivl_23", 29 0, L_0x14a0e0bf0;  1 drivers
L_0x150088e20 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a079310_0 .net/2u *"_ivl_24", 1 0, L_0x150088e20;  1 drivers
v0x14a0793c0_0 .net *"_ivl_4", 31 0, L_0x14a0d5380;  1 drivers
v0x14a079470_0 .net *"_ivl_9", 30 0, L_0x14a0df1e0;  1 drivers
v0x14a079520_0 .net "exp", 1 0, L_0x14a0e0df0;  alias, 1 drivers
v0x14a079630_0 .net "in", 31 0, L_0x14a0c9210;  alias, 1 drivers
v0x14a0796e0_0 .net "k", 4 0, L_0x14a0df040;  1 drivers
v0x14a079780_0 .net "mant", 29 0, L_0x14a0e0f20;  alias, 1 drivers
v0x14a079830_0 .net "rc", 0 0, L_0x14a0d52a0;  alias, 1 drivers
v0x14a0798d0_0 .net "regime", 4 0, L_0x14a0df5d0;  alias, 1 drivers
v0x14a079980_0 .net "xin", 31 0, L_0x14a0d5230;  1 drivers
v0x14a079a30_0 .net "xin_r", 31 0, L_0x14a0d53f0;  1 drivers
v0x14a079ae0_0 .net "xin_tmp", 31 0, L_0x14a0e0b00;  1 drivers
L_0x14a0d52a0 .part L_0x14a0d5230, 30, 1;
L_0x14a0d53f0 .functor MUXZ 32, L_0x14a0d5230, L_0x14a0d5380, L_0x14a0d52a0, C4<>;
L_0x14a0df1e0 .part L_0x14a0d53f0, 0, 31;
L_0x14a0df370 .concat [ 1 31 0 0], L_0x14a0df280, L_0x14a0df1e0;
L_0x14a0df4d0 .arith/sub 5, L_0x14a0df040, L_0x150088c70;
L_0x14a0df5d0 .functor MUXZ 5, L_0x14a0df040, L_0x14a0df4d0, L_0x14a0d52a0, C4<>;
L_0x14a0e0bf0 .part L_0x14a0d5230, 0, 30;
L_0x14a0e0cd0 .concat [ 2 30 0 0], L_0x150088e20, L_0x14a0e0bf0;
L_0x14a0e0df0 .part L_0x14a0e0b00, 30, 2;
L_0x14a0e0f20 .part L_0x14a0e0b00, 0, 30;
S_0x14a05a900 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x14a05a4f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a05a900
v0x14a05ab80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.log2 ;
    %load/vec4 v0x14a05ab80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a05ab80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_67.136 ;
    %load/vec4 v0x14a05ab80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_67.137, 5;
    %load/vec4 v0x14a05ab80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a05ab80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_67.136;
T_67.137 ;
    %end;
S_0x14a05ac30 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x14a05a4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "a";
    .port_info 1 /INPUT 5 "b";
    .port_info 2 /OUTPUT 32 "c";
P_0x14a05ae00 .param/l "N" 0 4 286, +C4<00000000000000000000000000100000>;
P_0x14a05ae40 .param/l "S" 0 4 287, C4<00000000000000000000000000000101>;
L_0x14a0e0b00 .functor BUFZ 32, L_0x14a0e0550, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>, C4<00000000000000000000000000000000>;
L_0x150088dd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a05c4c0_0 .net *"_ivl_11", 0 0, L_0x150088dd8;  1 drivers
v0x14a05c580_0 .net *"_ivl_6", 0 0, L_0x14a0e0670;  1 drivers
v0x14a05c630_0 .net *"_ivl_7", 31 0, L_0x14a0e0800;  1 drivers
v0x14a05c6f0_0 .net *"_ivl_9", 30 0, L_0x14a0e0740;  1 drivers
v0x14a05c7a0_0 .net "a", 31 0, L_0x14a0e0cd0;  1 drivers
v0x14a05c890_0 .net "b", 4 0, L_0x14a0df040;  alias, 1 drivers
v0x14a05c940_0 .net "c", 31 0, L_0x14a0e0b00;  alias, 1 drivers
v0x14a05c9f0 .array "tmp", 0 4;
v0x14a05c9f0_0 .net v0x14a05c9f0 0, 31 0, L_0x14a0e09a0; 1 drivers
v0x14a05c9f0_1 .net v0x14a05c9f0 1, 31 0, L_0x14a0df950; 1 drivers
v0x14a05c9f0_2 .net v0x14a05c9f0 2, 31 0, L_0x14a0dfdd0; 1 drivers
v0x14a05c9f0_3 .net v0x14a05c9f0 3, 31 0, L_0x14a0e0190; 1 drivers
v0x14a05c9f0_4 .net v0x14a05c9f0 4, 31 0, L_0x14a0e0550; 1 drivers
L_0x14a0df6f0 .part L_0x14a0df040, 1, 1;
L_0x14a0dfab0 .part L_0x14a0df040, 2, 1;
L_0x14a0dfef0 .part L_0x14a0df040, 3, 1;
L_0x14a0e02b0 .part L_0x14a0df040, 4, 1;
L_0x14a0e0670 .part L_0x14a0df040, 0, 1;
L_0x14a0e0740 .part L_0x14a0e0cd0, 0, 31;
L_0x14a0e0800 .concat [ 1 31 0 0], L_0x150088dd8, L_0x14a0e0740;
L_0x14a0e09a0 .functor MUXZ 32, L_0x14a0e0cd0, L_0x14a0e0800, L_0x14a0e0670, C4<>;
S_0x14a05b030 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14a05ac30;
 .timescale -9 -12;
P_0x14a05b200 .param/l "i" 1 4 296, +C4<01>;
v0x14a05b2a0_0 .net *"_ivl_1", 0 0, L_0x14a0df6f0;  1 drivers
v0x14a05b330_0 .net *"_ivl_3", 31 0, L_0x14a0df830;  1 drivers
v0x14a05b3c0_0 .net *"_ivl_5", 29 0, L_0x14a0df790;  1 drivers
L_0x150088cb8 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a05b450_0 .net *"_ivl_7", 1 0, L_0x150088cb8;  1 drivers
L_0x14a0df790 .part L_0x14a0e09a0, 0, 30;
L_0x14a0df830 .concat [ 2 30 0 0], L_0x150088cb8, L_0x14a0df790;
L_0x14a0df950 .functor MUXZ 32, L_0x14a0e09a0, L_0x14a0df830, L_0x14a0df6f0, C4<>;
S_0x14a05b4f0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14a05ac30;
 .timescale -9 -12;
P_0x14a05b6d0 .param/l "i" 1 4 296, +C4<010>;
v0x14a05b760_0 .net *"_ivl_1", 0 0, L_0x14a0dfab0;  1 drivers
v0x14a05b810_0 .net *"_ivl_3", 31 0, L_0x14a0dfcf0;  1 drivers
v0x14a05b8c0_0 .net *"_ivl_5", 27 0, L_0x14a0dfc50;  1 drivers
L_0x150088d00 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14a05b980_0 .net *"_ivl_7", 3 0, L_0x150088d00;  1 drivers
L_0x14a0dfc50 .part L_0x14a0df950, 0, 28;
L_0x14a0dfcf0 .concat [ 4 28 0 0], L_0x150088d00, L_0x14a0dfc50;
L_0x14a0dfdd0 .functor MUXZ 32, L_0x14a0df950, L_0x14a0dfcf0, L_0x14a0dfab0, C4<>;
S_0x14a05ba30 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14a05ac30;
 .timescale -9 -12;
P_0x14a05bc20 .param/l "i" 1 4 296, +C4<011>;
v0x14a05bcb0_0 .net *"_ivl_1", 0 0, L_0x14a0dfef0;  1 drivers
v0x14a05bd60_0 .net *"_ivl_3", 31 0, L_0x14a0e0070;  1 drivers
v0x14a05be10_0 .net *"_ivl_5", 23 0, L_0x14a0dff90;  1 drivers
L_0x150088d48 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14a05bed0_0 .net *"_ivl_7", 7 0, L_0x150088d48;  1 drivers
L_0x14a0dff90 .part L_0x14a0dfdd0, 0, 24;
L_0x14a0e0070 .concat [ 8 24 0 0], L_0x150088d48, L_0x14a0dff90;
L_0x14a0e0190 .functor MUXZ 32, L_0x14a0dfdd0, L_0x14a0e0070, L_0x14a0dfef0, C4<>;
S_0x14a05bf80 .scope generate, "loop_blk[4]" "loop_blk[4]" 4 296, 4 296 0, S_0x14a05ac30;
 .timescale -9 -12;
P_0x14a05c150 .param/l "i" 1 4 296, +C4<0100>;
v0x14a05c1f0_0 .net *"_ivl_1", 0 0, L_0x14a0e02b0;  1 drivers
v0x14a05c2a0_0 .net *"_ivl_3", 31 0, L_0x14a0e0430;  1 drivers
v0x14a05c350_0 .net *"_ivl_5", 15 0, L_0x14a0e0350;  1 drivers
L_0x150088d90 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a05c410_0 .net *"_ivl_7", 15 0, L_0x150088d90;  1 drivers
L_0x14a0e0350 .part L_0x14a0e0190, 0, 16;
L_0x14a0e0430 .concat [ 16 16 0 0], L_0x150088d90, L_0x14a0e0350;
L_0x14a0e0550 .functor MUXZ 32, L_0x14a0e0190, L_0x14a0e0430, L_0x14a0e02b0, C4<>;
S_0x14a05cb40 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x14a05a4f0;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
P_0x14a05cd00 .param/l "N" 0 4 338, +C4<00000000000000000000000000100000>;
P_0x14a05cd40 .param/l "S" 0 4 339, C4<00000000000000000000000000000101>;
v0x14a078cf0_0 .net "in", 31 0, L_0x14a0df370;  1 drivers
v0x14a078dc0_0 .net "out", 4 0, L_0x14a0df040;  alias, 1 drivers
v0x14a078e90_0 .net "vld", 0 0, L_0x14a0ded90;  1 drivers
S_0x14a05cef0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x14a05cb40;
 .timescale -9 -12;
    .port_info 0 /INPUT 32 "in";
    .port_info 1 /OUTPUT 5 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a05cdc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000100000>;
P_0x14a05ce00 .param/l "S" 0 4 361, C4<00000000000000000000000000000101>;
v0x14a078770_0 .net "in", 31 0, L_0x14a0df370;  alias, 1 drivers
v0x14a078830_0 .net "out", 4 0, L_0x14a0df040;  alias, 1 drivers
v0x14a0788f0_0 .net "vld", 0 0, L_0x14a0ded90;  alias, 1 drivers
L_0x14a0da120 .part L_0x14a0df370, 0, 16;
L_0x14a0decf0 .part L_0x14a0df370, 16, 16;
S_0x14a05d270 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a05cef0;
 .timescale -9 -12;
L_0x14a0ded90 .functor OR 1, L_0x14a0d9d10, L_0x14a0de8e0, C4<0>, C4<0>;
L_0x150088be0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a077f70_0 .net/2u *"_ivl_4", 0 0, L_0x150088be0;  1 drivers
v0x14a078030_0 .net *"_ivl_6", 4 0, L_0x14a0dee40;  1 drivers
v0x14a0780d0_0 .net *"_ivl_8", 4 0, L_0x14a0def20;  1 drivers
v0x14a078180_0 .net "out_h", 3 0, L_0x14a0deb90;  1 drivers
v0x14a078240_0 .net "out_l", 3 0, L_0x14a0d9fc0;  1 drivers
v0x14a078310_0 .net "out_vh", 0 0, L_0x14a0de8e0;  1 drivers
v0x14a0783c0_0 .net "out_vl", 0 0, L_0x14a0d9d10;  1 drivers
L_0x14a0dee40 .concat [ 4 1 0 0], L_0x14a0deb90, L_0x150088be0;
L_0x14a0def20 .concat [ 4 1 0 0], L_0x14a0d9fc0, L_0x14a0d9d10;
L_0x14a0df040 .functor MUXZ 5, L_0x14a0def20, L_0x14a0dee40, L_0x14a0de8e0, C4<>;
S_0x14a05d440 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a05d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a05d100 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14a05d140 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14a06a740_0 .net "in", 15 0, L_0x14a0decf0;  1 drivers
v0x14a06a800_0 .net "out", 3 0, L_0x14a0deb90;  alias, 1 drivers
v0x14a06a8b0_0 .net "vld", 0 0, L_0x14a0de8e0;  alias, 1 drivers
L_0x14a0dc4b0 .part L_0x14a0decf0, 0, 8;
L_0x14a0de800 .part L_0x14a0decf0, 8, 8;
S_0x14a05d7c0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a05d440;
 .timescale -9 -12;
L_0x14a0de8e0 .functor OR 1, L_0x14a0dc0a0, L_0x14a0de3f0, C4<0>, C4<0>;
L_0x150088b98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a069f40_0 .net/2u *"_ivl_4", 0 0, L_0x150088b98;  1 drivers
v0x14a06a000_0 .net *"_ivl_6", 3 0, L_0x14a0de990;  1 drivers
v0x14a06a0a0_0 .net *"_ivl_8", 3 0, L_0x14a0dea70;  1 drivers
v0x14a06a150_0 .net "out_h", 2 0, L_0x14a0de6a0;  1 drivers
v0x14a06a210_0 .net "out_l", 2 0, L_0x14a0dc350;  1 drivers
v0x14a06a2e0_0 .net "out_vh", 0 0, L_0x14a0de3f0;  1 drivers
v0x14a06a390_0 .net "out_vl", 0 0, L_0x14a0dc0a0;  1 drivers
L_0x14a0de990 .concat [ 3 1 0 0], L_0x14a0de6a0, L_0x150088b98;
L_0x14a0dea70 .concat [ 3 1 0 0], L_0x14a0dc350, L_0x14a0dc0a0;
L_0x14a0deb90 .functor MUXZ 4, L_0x14a0dea70, L_0x14a0de990, L_0x14a0de3f0, C4<>;
S_0x14a05d990 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a05d7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a05d650 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14a05d690 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14a0639d0_0 .net "in", 7 0, L_0x14a0de800;  1 drivers
v0x14a063a90_0 .net "out", 2 0, L_0x14a0de6a0;  alias, 1 drivers
v0x14a063b40_0 .net "vld", 0 0, L_0x14a0de3f0;  alias, 1 drivers
L_0x14a0dd3e0 .part L_0x14a0de800, 0, 4;
L_0x14a0de310 .part L_0x14a0de800, 4, 4;
S_0x14a05dd10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a05d990;
 .timescale -9 -12;
L_0x14a0de3f0 .functor OR 1, L_0x14a0dcfd0, L_0x14a0ddf00, C4<0>, C4<0>;
L_0x150088b50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0631d0_0 .net/2u *"_ivl_4", 0 0, L_0x150088b50;  1 drivers
v0x14a063290_0 .net *"_ivl_6", 2 0, L_0x14a0de4a0;  1 drivers
v0x14a063330_0 .net *"_ivl_8", 2 0, L_0x14a0de580;  1 drivers
v0x14a0633e0_0 .net "out_h", 1 0, L_0x14a0de1b0;  1 drivers
v0x14a0634a0_0 .net "out_l", 1 0, L_0x14a0dd280;  1 drivers
v0x14a063570_0 .net "out_vh", 0 0, L_0x14a0ddf00;  1 drivers
v0x14a063620_0 .net "out_vl", 0 0, L_0x14a0dcfd0;  1 drivers
L_0x14a0de4a0 .concat [ 2 1 0 0], L_0x14a0de1b0, L_0x150088b50;
L_0x14a0de580 .concat [ 2 1 0 0], L_0x14a0dd280, L_0x14a0dcfd0;
L_0x14a0de6a0 .functor MUXZ 3, L_0x14a0de580, L_0x14a0de4a0, L_0x14a0ddf00, C4<>;
S_0x14a05dee0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a05dd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a05dba0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a05dbe0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a0605c0_0 .net "in", 3 0, L_0x14a0de310;  1 drivers
v0x14a060680_0 .net "out", 1 0, L_0x14a0de1b0;  alias, 1 drivers
v0x14a060730_0 .net "vld", 0 0, L_0x14a0ddf00;  alias, 1 drivers
L_0x14a0dd8c0 .part L_0x14a0de310, 0, 2;
L_0x14a0ddde0 .part L_0x14a0de310, 2, 2;
S_0x14a05e260 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a05dee0;
 .timescale -9 -12;
L_0x14a0ddf00 .functor OR 1, L_0x14a0dd480, L_0x14a0dd9e0, C4<0>, C4<0>;
L_0x150088b08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a05fdc0_0 .net/2u *"_ivl_4", 0 0, L_0x150088b08;  1 drivers
v0x14a05fe80_0 .net *"_ivl_6", 1 0, L_0x14a0ddfb0;  1 drivers
v0x14a05ff20_0 .net *"_ivl_8", 1 0, L_0x14a0de090;  1 drivers
v0x14a05ffd0_0 .net "out_h", 0 0, L_0x14a0ddcb0;  1 drivers
v0x14a060090_0 .net "out_l", 0 0, L_0x14a0dd790;  1 drivers
v0x14a060160_0 .net "out_vh", 0 0, L_0x14a0dd9e0;  1 drivers
v0x14a060210_0 .net "out_vl", 0 0, L_0x14a0dd480;  1 drivers
L_0x14a0ddfb0 .concat [ 1 1 0 0], L_0x14a0ddcb0, L_0x150088b08;
L_0x14a0de090 .concat [ 1 1 0 0], L_0x14a0dd790, L_0x14a0dd480;
L_0x14a0de1b0 .functor MUXZ 2, L_0x14a0de090, L_0x14a0ddfb0, L_0x14a0dd9e0, C4<>;
S_0x14a05e430 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a05e260;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a05e0f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a05e130 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a05ee60_0 .net "in", 1 0, L_0x14a0ddde0;  1 drivers
v0x14a05ef20_0 .net "out", 0 0, L_0x14a0ddcb0;  alias, 1 drivers
v0x14a05efd0_0 .net "vld", 0 0, L_0x14a0dd9e0;  alias, 1 drivers
L_0x14a0dda80 .part L_0x14a0ddde0, 1, 1;
L_0x14a0ddc10 .part L_0x14a0ddde0, 0, 1;
S_0x14a05e7b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a05e430;
 .timescale -9 -12;
L_0x14a0ddb60 .functor NOT 1, L_0x14a0dda80, C4<0>, C4<0>, C4<0>;
L_0x14a0ddcb0 .functor AND 1, L_0x14a0ddb60, L_0x14a0ddc10, C4<1>, C4<1>;
v0x14a05e980_0 .net *"_ivl_2", 0 0, L_0x14a0dda80;  1 drivers
v0x14a05ea40_0 .net *"_ivl_3", 0 0, L_0x14a0ddb60;  1 drivers
v0x14a05eae0_0 .net *"_ivl_5", 0 0, L_0x14a0ddc10;  1 drivers
L_0x14a0dd9e0 .reduce/or L_0x14a0ddde0;
S_0x14a05eb70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a05e430;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a05eb70
v0x14a05edc0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a05edc0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a05edc0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_68.138 ;
    %load/vec4 v0x14a05edc0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_68.139, 5;
    %load/vec4 v0x14a05edc0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a05edc0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_68.138;
T_68.139 ;
    %end;
S_0x14a05f0d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a05e260;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a05f2a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a05f2e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a05fb50_0 .net "in", 1 0, L_0x14a0dd8c0;  1 drivers
v0x14a05fc10_0 .net "out", 0 0, L_0x14a0dd790;  alias, 1 drivers
v0x14a05fcc0_0 .net "vld", 0 0, L_0x14a0dd480;  alias, 1 drivers
L_0x14a0dd560 .part L_0x14a0dd8c0, 1, 1;
L_0x14a0dd6f0 .part L_0x14a0dd8c0, 0, 1;
S_0x14a05f4b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a05f0d0;
 .timescale -9 -12;
L_0x14a0dd640 .functor NOT 1, L_0x14a0dd560, C4<0>, C4<0>, C4<0>;
L_0x14a0dd790 .functor AND 1, L_0x14a0dd640, L_0x14a0dd6f0, C4<1>, C4<1>;
v0x14a05f670_0 .net *"_ivl_2", 0 0, L_0x14a0dd560;  1 drivers
v0x14a05f730_0 .net *"_ivl_3", 0 0, L_0x14a0dd640;  1 drivers
v0x14a05f7d0_0 .net *"_ivl_5", 0 0, L_0x14a0dd6f0;  1 drivers
L_0x14a0dd480 .reduce/or L_0x14a0dd8c0;
S_0x14a05f860 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a05f0d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a05f860
v0x14a05fab0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a05fab0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a05fab0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_69.140 ;
    %load/vec4 v0x14a05fab0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_69.141, 5;
    %load/vec4 v0x14a05fab0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a05fab0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_69.140;
T_69.141 ;
    %end;
S_0x14a0602c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a05dee0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0602c0
v0x14a060510_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a060510_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a060510_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_70.142 ;
    %load/vec4 v0x14a060510_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_70.143, 5;
    %load/vec4 v0x14a060510_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a060510_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_70.142;
T_70.143 ;
    %end;
S_0x14a060830 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a05dd10;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a060a00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a060a40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a062f60_0 .net "in", 3 0, L_0x14a0dd3e0;  1 drivers
v0x14a063020_0 .net "out", 1 0, L_0x14a0dd280;  alias, 1 drivers
v0x14a0630d0_0 .net "vld", 0 0, L_0x14a0dcfd0;  alias, 1 drivers
L_0x14a0dc990 .part L_0x14a0dd3e0, 0, 2;
L_0x14a0dceb0 .part L_0x14a0dd3e0, 2, 2;
S_0x14a060c10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a060830;
 .timescale -9 -12;
L_0x14a0dcfd0 .functor OR 1, L_0x14a0dc550, L_0x14a0dcab0, C4<0>, C4<0>;
L_0x150088ac0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a062760_0 .net/2u *"_ivl_4", 0 0, L_0x150088ac0;  1 drivers
v0x14a062820_0 .net *"_ivl_6", 1 0, L_0x14a0dd080;  1 drivers
v0x14a0628c0_0 .net *"_ivl_8", 1 0, L_0x14a0dd160;  1 drivers
v0x14a062970_0 .net "out_h", 0 0, L_0x14a0dcd80;  1 drivers
v0x14a062a30_0 .net "out_l", 0 0, L_0x14a0dc860;  1 drivers
v0x14a062b00_0 .net "out_vh", 0 0, L_0x14a0dcab0;  1 drivers
v0x14a062bb0_0 .net "out_vl", 0 0, L_0x14a0dc550;  1 drivers
L_0x14a0dd080 .concat [ 1 1 0 0], L_0x14a0dcd80, L_0x150088ac0;
L_0x14a0dd160 .concat [ 1 1 0 0], L_0x14a0dc860, L_0x14a0dc550;
L_0x14a0dd280 .functor MUXZ 2, L_0x14a0dd160, L_0x14a0dd080, L_0x14a0dcab0, C4<>;
S_0x14a060dd0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a060c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a060ac0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a060b00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a061800_0 .net "in", 1 0, L_0x14a0dceb0;  1 drivers
v0x14a0618c0_0 .net "out", 0 0, L_0x14a0dcd80;  alias, 1 drivers
v0x14a061970_0 .net "vld", 0 0, L_0x14a0dcab0;  alias, 1 drivers
L_0x14a0dcb50 .part L_0x14a0dceb0, 1, 1;
L_0x14a0dcce0 .part L_0x14a0dceb0, 0, 1;
S_0x14a061150 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a060dd0;
 .timescale -9 -12;
L_0x14a0dcc30 .functor NOT 1, L_0x14a0dcb50, C4<0>, C4<0>, C4<0>;
L_0x14a0dcd80 .functor AND 1, L_0x14a0dcc30, L_0x14a0dcce0, C4<1>, C4<1>;
v0x14a061320_0 .net *"_ivl_2", 0 0, L_0x14a0dcb50;  1 drivers
v0x14a0613e0_0 .net *"_ivl_3", 0 0, L_0x14a0dcc30;  1 drivers
v0x14a061480_0 .net *"_ivl_5", 0 0, L_0x14a0dcce0;  1 drivers
L_0x14a0dcab0 .reduce/or L_0x14a0dceb0;
S_0x14a061510 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a060dd0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a061510
v0x14a061760_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a061760_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a061760_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_71.144 ;
    %load/vec4 v0x14a061760_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_71.145, 5;
    %load/vec4 v0x14a061760_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a061760_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_71.144;
T_71.145 ;
    %end;
S_0x14a061a70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a060c10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a061c40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a061c80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0624f0_0 .net "in", 1 0, L_0x14a0dc990;  1 drivers
v0x14a0625b0_0 .net "out", 0 0, L_0x14a0dc860;  alias, 1 drivers
v0x14a062660_0 .net "vld", 0 0, L_0x14a0dc550;  alias, 1 drivers
L_0x14a0dc630 .part L_0x14a0dc990, 1, 1;
L_0x14a0dc7c0 .part L_0x14a0dc990, 0, 1;
S_0x14a061e50 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a061a70;
 .timescale -9 -12;
L_0x14a0dc710 .functor NOT 1, L_0x14a0dc630, C4<0>, C4<0>, C4<0>;
L_0x14a0dc860 .functor AND 1, L_0x14a0dc710, L_0x14a0dc7c0, C4<1>, C4<1>;
v0x14a062010_0 .net *"_ivl_2", 0 0, L_0x14a0dc630;  1 drivers
v0x14a0620d0_0 .net *"_ivl_3", 0 0, L_0x14a0dc710;  1 drivers
v0x14a062170_0 .net *"_ivl_5", 0 0, L_0x14a0dc7c0;  1 drivers
L_0x14a0dc550 .reduce/or L_0x14a0dc990;
S_0x14a062200 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a061a70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a062200
v0x14a062450_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a062450_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a062450_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_72.146 ;
    %load/vec4 v0x14a062450_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_72.147, 5;
    %load/vec4 v0x14a062450_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a062450_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_72.146;
T_72.147 ;
    %end;
S_0x14a062c60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a060830;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a062c60
v0x14a062eb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a062eb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a062eb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_73.148 ;
    %load/vec4 v0x14a062eb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_73.149, 5;
    %load/vec4 v0x14a062eb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a062eb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_73.148;
T_73.149 ;
    %end;
S_0x14a0636d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a05d990;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0636d0
v0x14a063920_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a063920_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a063920_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_74.150 ;
    %load/vec4 v0x14a063920_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_74.151, 5;
    %load/vec4 v0x14a063920_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a063920_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_74.150;
T_74.151 ;
    %end;
S_0x14a063c40 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a05d7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a063e10 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14a063e50 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14a069cd0_0 .net "in", 7 0, L_0x14a0dc4b0;  1 drivers
v0x14a069d90_0 .net "out", 2 0, L_0x14a0dc350;  alias, 1 drivers
v0x14a069e40_0 .net "vld", 0 0, L_0x14a0dc0a0;  alias, 1 drivers
L_0x14a0db090 .part L_0x14a0dc4b0, 0, 4;
L_0x14a0dbfc0 .part L_0x14a0dc4b0, 4, 4;
S_0x14a064020 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a063c40;
 .timescale -9 -12;
L_0x14a0dc0a0 .functor OR 1, L_0x14a0dac80, L_0x14a0dbbb0, C4<0>, C4<0>;
L_0x150088a78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0694d0_0 .net/2u *"_ivl_4", 0 0, L_0x150088a78;  1 drivers
v0x14a069590_0 .net *"_ivl_6", 2 0, L_0x14a0dc150;  1 drivers
v0x14a069630_0 .net *"_ivl_8", 2 0, L_0x14a0dc230;  1 drivers
v0x14a0696e0_0 .net "out_h", 1 0, L_0x14a0dbe60;  1 drivers
v0x14a0697a0_0 .net "out_l", 1 0, L_0x14a0daf30;  1 drivers
v0x14a069870_0 .net "out_vh", 0 0, L_0x14a0dbbb0;  1 drivers
v0x14a069920_0 .net "out_vl", 0 0, L_0x14a0dac80;  1 drivers
L_0x14a0dc150 .concat [ 2 1 0 0], L_0x14a0dbe60, L_0x150088a78;
L_0x14a0dc230 .concat [ 2 1 0 0], L_0x14a0daf30, L_0x14a0dac80;
L_0x14a0dc350 .functor MUXZ 3, L_0x14a0dc230, L_0x14a0dc150, L_0x14a0dbbb0, C4<>;
S_0x14a0641e0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a064020;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a063ed0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a063f10 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a0668c0_0 .net "in", 3 0, L_0x14a0dbfc0;  1 drivers
v0x14a066980_0 .net "out", 1 0, L_0x14a0dbe60;  alias, 1 drivers
v0x14a066a30_0 .net "vld", 0 0, L_0x14a0dbbb0;  alias, 1 drivers
L_0x14a0db570 .part L_0x14a0dbfc0, 0, 2;
L_0x14a0dba90 .part L_0x14a0dbfc0, 2, 2;
S_0x14a064560 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0641e0;
 .timescale -9 -12;
L_0x14a0dbbb0 .functor OR 1, L_0x14a0db130, L_0x14a0db690, C4<0>, C4<0>;
L_0x150088a30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0660c0_0 .net/2u *"_ivl_4", 0 0, L_0x150088a30;  1 drivers
v0x14a066180_0 .net *"_ivl_6", 1 0, L_0x14a0dbc60;  1 drivers
v0x14a066220_0 .net *"_ivl_8", 1 0, L_0x14a0dbd40;  1 drivers
v0x14a0662d0_0 .net "out_h", 0 0, L_0x14a0db960;  1 drivers
v0x14a066390_0 .net "out_l", 0 0, L_0x14a0db440;  1 drivers
v0x14a066460_0 .net "out_vh", 0 0, L_0x14a0db690;  1 drivers
v0x14a066510_0 .net "out_vl", 0 0, L_0x14a0db130;  1 drivers
L_0x14a0dbc60 .concat [ 1 1 0 0], L_0x14a0db960, L_0x150088a30;
L_0x14a0dbd40 .concat [ 1 1 0 0], L_0x14a0db440, L_0x14a0db130;
L_0x14a0dbe60 .functor MUXZ 2, L_0x14a0dbd40, L_0x14a0dbc60, L_0x14a0db690, C4<>;
S_0x14a064730 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a064560;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0643f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a064430 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a065160_0 .net "in", 1 0, L_0x14a0dba90;  1 drivers
v0x14a065220_0 .net "out", 0 0, L_0x14a0db960;  alias, 1 drivers
v0x14a0652d0_0 .net "vld", 0 0, L_0x14a0db690;  alias, 1 drivers
L_0x14a0db730 .part L_0x14a0dba90, 1, 1;
L_0x14a0db8c0 .part L_0x14a0dba90, 0, 1;
S_0x14a064ab0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a064730;
 .timescale -9 -12;
L_0x14a0db810 .functor NOT 1, L_0x14a0db730, C4<0>, C4<0>, C4<0>;
L_0x14a0db960 .functor AND 1, L_0x14a0db810, L_0x14a0db8c0, C4<1>, C4<1>;
v0x14a064c80_0 .net *"_ivl_2", 0 0, L_0x14a0db730;  1 drivers
v0x14a064d40_0 .net *"_ivl_3", 0 0, L_0x14a0db810;  1 drivers
v0x14a064de0_0 .net *"_ivl_5", 0 0, L_0x14a0db8c0;  1 drivers
L_0x14a0db690 .reduce/or L_0x14a0dba90;
S_0x14a064e70 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a064730;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a064e70
v0x14a0650c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a0650c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0650c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_75.152 ;
    %load/vec4 v0x14a0650c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_75.153, 5;
    %load/vec4 v0x14a0650c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0650c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_75.152;
T_75.153 ;
    %end;
S_0x14a0653d0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a064560;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0655a0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0655e0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a065e50_0 .net "in", 1 0, L_0x14a0db570;  1 drivers
v0x14a065f10_0 .net "out", 0 0, L_0x14a0db440;  alias, 1 drivers
v0x14a065fc0_0 .net "vld", 0 0, L_0x14a0db130;  alias, 1 drivers
L_0x14a0db210 .part L_0x14a0db570, 1, 1;
L_0x14a0db3a0 .part L_0x14a0db570, 0, 1;
S_0x14a0657b0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0653d0;
 .timescale -9 -12;
L_0x14a0db2f0 .functor NOT 1, L_0x14a0db210, C4<0>, C4<0>, C4<0>;
L_0x14a0db440 .functor AND 1, L_0x14a0db2f0, L_0x14a0db3a0, C4<1>, C4<1>;
v0x14a065970_0 .net *"_ivl_2", 0 0, L_0x14a0db210;  1 drivers
v0x14a065a30_0 .net *"_ivl_3", 0 0, L_0x14a0db2f0;  1 drivers
v0x14a065ad0_0 .net *"_ivl_5", 0 0, L_0x14a0db3a0;  1 drivers
L_0x14a0db130 .reduce/or L_0x14a0db570;
S_0x14a065b60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0653d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a065b60
v0x14a065db0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a065db0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a065db0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_76.154 ;
    %load/vec4 v0x14a065db0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_76.155, 5;
    %load/vec4 v0x14a065db0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a065db0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_76.154;
T_76.155 ;
    %end;
S_0x14a0665c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0641e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0665c0
v0x14a066810_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a066810_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a066810_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_77.156 ;
    %load/vec4 v0x14a066810_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_77.157, 5;
    %load/vec4 v0x14a066810_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a066810_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_77.156;
T_77.157 ;
    %end;
S_0x14a066b30 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a064020;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a066d00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a066d40 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a069260_0 .net "in", 3 0, L_0x14a0db090;  1 drivers
v0x14a069320_0 .net "out", 1 0, L_0x14a0daf30;  alias, 1 drivers
v0x14a0693d0_0 .net "vld", 0 0, L_0x14a0dac80;  alias, 1 drivers
L_0x14a0da640 .part L_0x14a0db090, 0, 2;
L_0x14a0dab60 .part L_0x14a0db090, 2, 2;
S_0x14a066f10 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a066b30;
 .timescale -9 -12;
L_0x14a0dac80 .functor OR 1, L_0x14a0da200, L_0x14a0da760, C4<0>, C4<0>;
L_0x1500889e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a068a60_0 .net/2u *"_ivl_4", 0 0, L_0x1500889e8;  1 drivers
v0x14a068b20_0 .net *"_ivl_6", 1 0, L_0x14a0dad30;  1 drivers
v0x14a068bc0_0 .net *"_ivl_8", 1 0, L_0x14a0dae10;  1 drivers
v0x14a068c70_0 .net "out_h", 0 0, L_0x14a0daa30;  1 drivers
v0x14a068d30_0 .net "out_l", 0 0, L_0x14a0da510;  1 drivers
v0x14a068e00_0 .net "out_vh", 0 0, L_0x14a0da760;  1 drivers
v0x14a068eb0_0 .net "out_vl", 0 0, L_0x14a0da200;  1 drivers
L_0x14a0dad30 .concat [ 1 1 0 0], L_0x14a0daa30, L_0x1500889e8;
L_0x14a0dae10 .concat [ 1 1 0 0], L_0x14a0da510, L_0x14a0da200;
L_0x14a0daf30 .functor MUXZ 2, L_0x14a0dae10, L_0x14a0dad30, L_0x14a0da760, C4<>;
S_0x14a0670d0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a066f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a066dc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a066e00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a067b00_0 .net "in", 1 0, L_0x14a0dab60;  1 drivers
v0x14a067bc0_0 .net "out", 0 0, L_0x14a0daa30;  alias, 1 drivers
v0x14a067c70_0 .net "vld", 0 0, L_0x14a0da760;  alias, 1 drivers
L_0x14a0da800 .part L_0x14a0dab60, 1, 1;
L_0x14a0da990 .part L_0x14a0dab60, 0, 1;
S_0x14a067450 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0670d0;
 .timescale -9 -12;
L_0x14a0da8e0 .functor NOT 1, L_0x14a0da800, C4<0>, C4<0>, C4<0>;
L_0x14a0daa30 .functor AND 1, L_0x14a0da8e0, L_0x14a0da990, C4<1>, C4<1>;
v0x14a067620_0 .net *"_ivl_2", 0 0, L_0x14a0da800;  1 drivers
v0x14a0676e0_0 .net *"_ivl_3", 0 0, L_0x14a0da8e0;  1 drivers
v0x14a067780_0 .net *"_ivl_5", 0 0, L_0x14a0da990;  1 drivers
L_0x14a0da760 .reduce/or L_0x14a0dab60;
S_0x14a067810 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0670d0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a067810
v0x14a067a60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a067a60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a067a60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_78.158 ;
    %load/vec4 v0x14a067a60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_78.159, 5;
    %load/vec4 v0x14a067a60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a067a60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_78.158;
T_78.159 ;
    %end;
S_0x14a067d70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a066f10;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a067f40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a067f80 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0687f0_0 .net "in", 1 0, L_0x14a0da640;  1 drivers
v0x14a0688b0_0 .net "out", 0 0, L_0x14a0da510;  alias, 1 drivers
v0x14a068960_0 .net "vld", 0 0, L_0x14a0da200;  alias, 1 drivers
L_0x14a0da2e0 .part L_0x14a0da640, 1, 1;
L_0x14a0da470 .part L_0x14a0da640, 0, 1;
S_0x14a068150 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a067d70;
 .timescale -9 -12;
L_0x14a0da3c0 .functor NOT 1, L_0x14a0da2e0, C4<0>, C4<0>, C4<0>;
L_0x14a0da510 .functor AND 1, L_0x14a0da3c0, L_0x14a0da470, C4<1>, C4<1>;
v0x14a068310_0 .net *"_ivl_2", 0 0, L_0x14a0da2e0;  1 drivers
v0x14a0683d0_0 .net *"_ivl_3", 0 0, L_0x14a0da3c0;  1 drivers
v0x14a068470_0 .net *"_ivl_5", 0 0, L_0x14a0da470;  1 drivers
L_0x14a0da200 .reduce/or L_0x14a0da640;
S_0x14a068500 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a067d70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a068500
v0x14a068750_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a068750_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a068750_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_79.160 ;
    %load/vec4 v0x14a068750_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_79.161, 5;
    %load/vec4 v0x14a068750_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a068750_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_79.160;
T_79.161 ;
    %end;
S_0x14a068f60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a066b30;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a068f60
v0x14a0691b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a0691b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0691b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_80.162 ;
    %load/vec4 v0x14a0691b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_80.163, 5;
    %load/vec4 v0x14a0691b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0691b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_80.162;
T_80.163 ;
    %end;
S_0x14a0699d0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a063c40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0699d0
v0x14a069c20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a069c20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a069c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_81.164 ;
    %load/vec4 v0x14a069c20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_81.165, 5;
    %load/vec4 v0x14a069c20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a069c20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_81.164;
T_81.165 ;
    %end;
S_0x14a06a440 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a05d440;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a06a440
v0x14a06a690_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x14a06a690_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a06a690_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_82.166 ;
    %load/vec4 v0x14a06a690_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_82.167, 5;
    %load/vec4 v0x14a06a690_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a06a690_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_82.166;
T_82.167 ;
    %end;
S_0x14a06a9b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a05d270;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a06ab80 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14a06abc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14a077d00_0 .net "in", 15 0, L_0x14a0da120;  1 drivers
v0x14a077dc0_0 .net "out", 3 0, L_0x14a0d9fc0;  alias, 1 drivers
v0x14a077e70_0 .net "vld", 0 0, L_0x14a0d9d10;  alias, 1 drivers
L_0x14a0d77c0 .part L_0x14a0da120, 0, 8;
L_0x14a0d9c30 .part L_0x14a0da120, 8, 8;
S_0x14a06ad90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a06a9b0;
 .timescale -9 -12;
L_0x14a0d9d10 .functor OR 1, L_0x14a0d73b0, L_0x14a0d9820, C4<0>, C4<0>;
L_0x1500889a0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a077500_0 .net/2u *"_ivl_4", 0 0, L_0x1500889a0;  1 drivers
v0x14a0775c0_0 .net *"_ivl_6", 3 0, L_0x14a0d9dc0;  1 drivers
v0x14a077660_0 .net *"_ivl_8", 3 0, L_0x14a0d9ea0;  1 drivers
v0x14a077710_0 .net "out_h", 2 0, L_0x14a0d9ad0;  1 drivers
v0x14a0777d0_0 .net "out_l", 2 0, L_0x14a0d7660;  1 drivers
v0x14a0778a0_0 .net "out_vh", 0 0, L_0x14a0d9820;  1 drivers
v0x14a077950_0 .net "out_vl", 0 0, L_0x14a0d73b0;  1 drivers
L_0x14a0d9dc0 .concat [ 3 1 0 0], L_0x14a0d9ad0, L_0x1500889a0;
L_0x14a0d9ea0 .concat [ 3 1 0 0], L_0x14a0d7660, L_0x14a0d73b0;
L_0x14a0d9fc0 .functor MUXZ 4, L_0x14a0d9ea0, L_0x14a0d9dc0, L_0x14a0d9820, C4<>;
S_0x14a06af50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a06ad90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a06ac40 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14a06ac80 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14a070f90_0 .net "in", 7 0, L_0x14a0d9c30;  1 drivers
v0x14a071050_0 .net "out", 2 0, L_0x14a0d9ad0;  alias, 1 drivers
v0x14a071100_0 .net "vld", 0 0, L_0x14a0d9820;  alias, 1 drivers
L_0x14a0d86f0 .part L_0x14a0d9c30, 0, 4;
L_0x14a0d9740 .part L_0x14a0d9c30, 4, 4;
S_0x14a06b2d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a06af50;
 .timescale -9 -12;
L_0x14a0d9820 .functor OR 1, L_0x14a0d82e0, L_0x14a0d9210, C4<0>, C4<0>;
L_0x150088958 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a070790_0 .net/2u *"_ivl_4", 0 0, L_0x150088958;  1 drivers
v0x14a070850_0 .net *"_ivl_6", 2 0, L_0x14a0d98d0;  1 drivers
v0x14a0708f0_0 .net *"_ivl_8", 2 0, L_0x14a0d99b0;  1 drivers
v0x14a0709a0_0 .net "out_h", 1 0, L_0x14a0d95e0;  1 drivers
v0x14a070a60_0 .net "out_l", 1 0, L_0x14a0d8590;  1 drivers
v0x14a070b30_0 .net "out_vh", 0 0, L_0x14a0d9210;  1 drivers
v0x14a070be0_0 .net "out_vl", 0 0, L_0x14a0d82e0;  1 drivers
L_0x14a0d98d0 .concat [ 2 1 0 0], L_0x14a0d95e0, L_0x150088958;
L_0x14a0d99b0 .concat [ 2 1 0 0], L_0x14a0d8590, L_0x14a0d82e0;
L_0x14a0d9ad0 .functor MUXZ 3, L_0x14a0d99b0, L_0x14a0d98d0, L_0x14a0d9210, C4<>;
S_0x14a06b4a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a06b2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a06b160 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a06b1a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a06db80_0 .net "in", 3 0, L_0x14a0d9740;  1 drivers
v0x14a06dc40_0 .net "out", 1 0, L_0x14a0d95e0;  alias, 1 drivers
v0x14a06dcf0_0 .net "vld", 0 0, L_0x14a0d9210;  alias, 1 drivers
L_0x14a0d8bd0 .part L_0x14a0d9740, 0, 2;
L_0x14a0d90f0 .part L_0x14a0d9740, 2, 2;
S_0x14a06b820 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a06b4a0;
 .timescale -9 -12;
L_0x14a0d9210 .functor OR 1, L_0x14a0d8790, L_0x14a0d8cf0, C4<0>, C4<0>;
L_0x150088910 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a06d380_0 .net/2u *"_ivl_4", 0 0, L_0x150088910;  1 drivers
v0x14a06d440_0 .net *"_ivl_6", 1 0, L_0x14a0d1ff0;  1 drivers
v0x14a06d4e0_0 .net *"_ivl_8", 1 0, L_0x14a0d94c0;  1 drivers
v0x14a06d590_0 .net "out_h", 0 0, L_0x14a0d8fc0;  1 drivers
v0x14a06d650_0 .net "out_l", 0 0, L_0x14a0d8aa0;  1 drivers
v0x14a06d720_0 .net "out_vh", 0 0, L_0x14a0d8cf0;  1 drivers
v0x14a06d7d0_0 .net "out_vl", 0 0, L_0x14a0d8790;  1 drivers
L_0x14a0d1ff0 .concat [ 1 1 0 0], L_0x14a0d8fc0, L_0x150088910;
L_0x14a0d94c0 .concat [ 1 1 0 0], L_0x14a0d8aa0, L_0x14a0d8790;
L_0x14a0d95e0 .functor MUXZ 2, L_0x14a0d94c0, L_0x14a0d1ff0, L_0x14a0d8cf0, C4<>;
S_0x14a06b9f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a06b820;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a06b6b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a06b6f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a06c420_0 .net "in", 1 0, L_0x14a0d90f0;  1 drivers
v0x14a06c4e0_0 .net "out", 0 0, L_0x14a0d8fc0;  alias, 1 drivers
v0x14a06c590_0 .net "vld", 0 0, L_0x14a0d8cf0;  alias, 1 drivers
L_0x14a0d8d90 .part L_0x14a0d90f0, 1, 1;
L_0x14a0d8f20 .part L_0x14a0d90f0, 0, 1;
S_0x14a06bd70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a06b9f0;
 .timescale -9 -12;
L_0x14a0d8e70 .functor NOT 1, L_0x14a0d8d90, C4<0>, C4<0>, C4<0>;
L_0x14a0d8fc0 .functor AND 1, L_0x14a0d8e70, L_0x14a0d8f20, C4<1>, C4<1>;
v0x14a06bf40_0 .net *"_ivl_2", 0 0, L_0x14a0d8d90;  1 drivers
v0x14a06c000_0 .net *"_ivl_3", 0 0, L_0x14a0d8e70;  1 drivers
v0x14a06c0a0_0 .net *"_ivl_5", 0 0, L_0x14a0d8f20;  1 drivers
L_0x14a0d8cf0 .reduce/or L_0x14a0d90f0;
S_0x14a06c130 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a06b9f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a06c130
v0x14a06c380_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a06c380_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a06c380_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_83.168 ;
    %load/vec4 v0x14a06c380_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_83.169, 5;
    %load/vec4 v0x14a06c380_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a06c380_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_83.168;
T_83.169 ;
    %end;
S_0x14a06c690 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a06b820;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a06c860 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a06c8a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a06d110_0 .net "in", 1 0, L_0x14a0d8bd0;  1 drivers
v0x14a06d1d0_0 .net "out", 0 0, L_0x14a0d8aa0;  alias, 1 drivers
v0x14a06d280_0 .net "vld", 0 0, L_0x14a0d8790;  alias, 1 drivers
L_0x14a0d8870 .part L_0x14a0d8bd0, 1, 1;
L_0x14a0d8a00 .part L_0x14a0d8bd0, 0, 1;
S_0x14a06ca70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a06c690;
 .timescale -9 -12;
L_0x14a0d8950 .functor NOT 1, L_0x14a0d8870, C4<0>, C4<0>, C4<0>;
L_0x14a0d8aa0 .functor AND 1, L_0x14a0d8950, L_0x14a0d8a00, C4<1>, C4<1>;
v0x14a06cc30_0 .net *"_ivl_2", 0 0, L_0x14a0d8870;  1 drivers
v0x14a06ccf0_0 .net *"_ivl_3", 0 0, L_0x14a0d8950;  1 drivers
v0x14a06cd90_0 .net *"_ivl_5", 0 0, L_0x14a0d8a00;  1 drivers
L_0x14a0d8790 .reduce/or L_0x14a0d8bd0;
S_0x14a06ce20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a06c690;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a06ce20
v0x14a06d070_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a06d070_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a06d070_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_84.170 ;
    %load/vec4 v0x14a06d070_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_84.171, 5;
    %load/vec4 v0x14a06d070_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a06d070_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_84.170;
T_84.171 ;
    %end;
S_0x14a06d880 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a06b4a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a06d880
v0x14a06dad0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a06dad0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a06dad0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_85.172 ;
    %load/vec4 v0x14a06dad0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_85.173, 5;
    %load/vec4 v0x14a06dad0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a06dad0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_85.172;
T_85.173 ;
    %end;
S_0x14a06ddf0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a06b2d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a06dfc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a06e000 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a070520_0 .net "in", 3 0, L_0x14a0d86f0;  1 drivers
v0x14a0705e0_0 .net "out", 1 0, L_0x14a0d8590;  alias, 1 drivers
v0x14a070690_0 .net "vld", 0 0, L_0x14a0d82e0;  alias, 1 drivers
L_0x14a0d7ca0 .part L_0x14a0d86f0, 0, 2;
L_0x14a0d81c0 .part L_0x14a0d86f0, 2, 2;
S_0x14a06e1d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a06ddf0;
 .timescale -9 -12;
L_0x14a0d82e0 .functor OR 1, L_0x14a0d7860, L_0x14a0d7dc0, C4<0>, C4<0>;
L_0x1500888c8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a06fd20_0 .net/2u *"_ivl_4", 0 0, L_0x1500888c8;  1 drivers
v0x14a06fde0_0 .net *"_ivl_6", 1 0, L_0x14a0d8390;  1 drivers
v0x14a06fe80_0 .net *"_ivl_8", 1 0, L_0x14a0d8470;  1 drivers
v0x14a06ff30_0 .net "out_h", 0 0, L_0x14a0d8090;  1 drivers
v0x14a06fff0_0 .net "out_l", 0 0, L_0x14a0d7b70;  1 drivers
v0x14a0700c0_0 .net "out_vh", 0 0, L_0x14a0d7dc0;  1 drivers
v0x14a070170_0 .net "out_vl", 0 0, L_0x14a0d7860;  1 drivers
L_0x14a0d8390 .concat [ 1 1 0 0], L_0x14a0d8090, L_0x1500888c8;
L_0x14a0d8470 .concat [ 1 1 0 0], L_0x14a0d7b70, L_0x14a0d7860;
L_0x14a0d8590 .functor MUXZ 2, L_0x14a0d8470, L_0x14a0d8390, L_0x14a0d7dc0, C4<>;
S_0x14a06e390 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a06e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a06e080 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a06e0c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a06edc0_0 .net "in", 1 0, L_0x14a0d81c0;  1 drivers
v0x14a06ee80_0 .net "out", 0 0, L_0x14a0d8090;  alias, 1 drivers
v0x14a06ef30_0 .net "vld", 0 0, L_0x14a0d7dc0;  alias, 1 drivers
L_0x14a0d7e60 .part L_0x14a0d81c0, 1, 1;
L_0x14a0d7ff0 .part L_0x14a0d81c0, 0, 1;
S_0x14a06e710 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a06e390;
 .timescale -9 -12;
L_0x14a0d7f40 .functor NOT 1, L_0x14a0d7e60, C4<0>, C4<0>, C4<0>;
L_0x14a0d8090 .functor AND 1, L_0x14a0d7f40, L_0x14a0d7ff0, C4<1>, C4<1>;
v0x14a06e8e0_0 .net *"_ivl_2", 0 0, L_0x14a0d7e60;  1 drivers
v0x14a06e9a0_0 .net *"_ivl_3", 0 0, L_0x14a0d7f40;  1 drivers
v0x14a06ea40_0 .net *"_ivl_5", 0 0, L_0x14a0d7ff0;  1 drivers
L_0x14a0d7dc0 .reduce/or L_0x14a0d81c0;
S_0x14a06ead0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a06e390;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a06ead0
v0x14a06ed20_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a06ed20_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a06ed20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_86.174 ;
    %load/vec4 v0x14a06ed20_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_86.175, 5;
    %load/vec4 v0x14a06ed20_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a06ed20_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_86.174;
T_86.175 ;
    %end;
S_0x14a06f030 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a06e1d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a06f200 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a06f240 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a06fab0_0 .net "in", 1 0, L_0x14a0d7ca0;  1 drivers
v0x14a06fb70_0 .net "out", 0 0, L_0x14a0d7b70;  alias, 1 drivers
v0x14a06fc20_0 .net "vld", 0 0, L_0x14a0d7860;  alias, 1 drivers
L_0x14a0d7940 .part L_0x14a0d7ca0, 1, 1;
L_0x14a0d7ad0 .part L_0x14a0d7ca0, 0, 1;
S_0x14a06f410 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a06f030;
 .timescale -9 -12;
L_0x14a0d7a20 .functor NOT 1, L_0x14a0d7940, C4<0>, C4<0>, C4<0>;
L_0x14a0d7b70 .functor AND 1, L_0x14a0d7a20, L_0x14a0d7ad0, C4<1>, C4<1>;
v0x14a06f5d0_0 .net *"_ivl_2", 0 0, L_0x14a0d7940;  1 drivers
v0x14a06f690_0 .net *"_ivl_3", 0 0, L_0x14a0d7a20;  1 drivers
v0x14a06f730_0 .net *"_ivl_5", 0 0, L_0x14a0d7ad0;  1 drivers
L_0x14a0d7860 .reduce/or L_0x14a0d7ca0;
S_0x14a06f7c0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a06f030;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a06f7c0
v0x14a06fa10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a06fa10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a06fa10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_87.176 ;
    %load/vec4 v0x14a06fa10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_87.177, 5;
    %load/vec4 v0x14a06fa10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a06fa10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_87.176;
T_87.177 ;
    %end;
S_0x14a070220 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a06ddf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a070220
v0x14a070470_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a070470_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a070470_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_88.178 ;
    %load/vec4 v0x14a070470_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_88.179, 5;
    %load/vec4 v0x14a070470_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a070470_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_88.178;
T_88.179 ;
    %end;
S_0x14a070c90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a06af50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a070c90
v0x14a070ee0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a070ee0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a070ee0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_89.180 ;
    %load/vec4 v0x14a070ee0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_89.181, 5;
    %load/vec4 v0x14a070ee0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a070ee0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_89.180;
T_89.181 ;
    %end;
S_0x14a071200 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a06ad90;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0713d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14a071410 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14a077290_0 .net "in", 7 0, L_0x14a0d77c0;  1 drivers
v0x14a077350_0 .net "out", 2 0, L_0x14a0d7660;  alias, 1 drivers
v0x14a077400_0 .net "vld", 0 0, L_0x14a0d73b0;  alias, 1 drivers
L_0x14a0d63a0 .part L_0x14a0d77c0, 0, 4;
L_0x14a0d72d0 .part L_0x14a0d77c0, 4, 4;
S_0x14a0715e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a071200;
 .timescale -9 -12;
L_0x14a0d73b0 .functor OR 1, L_0x14a0d5f90, L_0x14a0d6ec0, C4<0>, C4<0>;
L_0x150088880 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a076a90_0 .net/2u *"_ivl_4", 0 0, L_0x150088880;  1 drivers
v0x14a076b50_0 .net *"_ivl_6", 2 0, L_0x14a0d7460;  1 drivers
v0x14a076bf0_0 .net *"_ivl_8", 2 0, L_0x14a0d7540;  1 drivers
v0x14a076ca0_0 .net "out_h", 1 0, L_0x14a0d7170;  1 drivers
v0x14a076d60_0 .net "out_l", 1 0, L_0x14a0d6240;  1 drivers
v0x14a076e30_0 .net "out_vh", 0 0, L_0x14a0d6ec0;  1 drivers
v0x14a076ee0_0 .net "out_vl", 0 0, L_0x14a0d5f90;  1 drivers
L_0x14a0d7460 .concat [ 2 1 0 0], L_0x14a0d7170, L_0x150088880;
L_0x14a0d7540 .concat [ 2 1 0 0], L_0x14a0d6240, L_0x14a0d5f90;
L_0x14a0d7660 .functor MUXZ 3, L_0x14a0d7540, L_0x14a0d7460, L_0x14a0d6ec0, C4<>;
S_0x14a0717a0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a071490 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a0714d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a073e80_0 .net "in", 3 0, L_0x14a0d72d0;  1 drivers
v0x14a073f40_0 .net "out", 1 0, L_0x14a0d7170;  alias, 1 drivers
v0x14a073ff0_0 .net "vld", 0 0, L_0x14a0d6ec0;  alias, 1 drivers
L_0x14a0d6880 .part L_0x14a0d72d0, 0, 2;
L_0x14a0d6da0 .part L_0x14a0d72d0, 2, 2;
S_0x14a071b20 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0717a0;
 .timescale -9 -12;
L_0x14a0d6ec0 .functor OR 1, L_0x14a0d6440, L_0x14a0d69a0, C4<0>, C4<0>;
L_0x150088838 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a073680_0 .net/2u *"_ivl_4", 0 0, L_0x150088838;  1 drivers
v0x14a073740_0 .net *"_ivl_6", 1 0, L_0x14a0d6f70;  1 drivers
v0x14a0737e0_0 .net *"_ivl_8", 1 0, L_0x14a0d7050;  1 drivers
v0x14a073890_0 .net "out_h", 0 0, L_0x14a0d6c70;  1 drivers
v0x14a073950_0 .net "out_l", 0 0, L_0x14a0d6750;  1 drivers
v0x14a073a20_0 .net "out_vh", 0 0, L_0x14a0d69a0;  1 drivers
v0x14a073ad0_0 .net "out_vl", 0 0, L_0x14a0d6440;  1 drivers
L_0x14a0d6f70 .concat [ 1 1 0 0], L_0x14a0d6c70, L_0x150088838;
L_0x14a0d7050 .concat [ 1 1 0 0], L_0x14a0d6750, L_0x14a0d6440;
L_0x14a0d7170 .functor MUXZ 2, L_0x14a0d7050, L_0x14a0d6f70, L_0x14a0d69a0, C4<>;
S_0x14a071cf0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a071b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0719b0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0719f0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a072720_0 .net "in", 1 0, L_0x14a0d6da0;  1 drivers
v0x14a0727e0_0 .net "out", 0 0, L_0x14a0d6c70;  alias, 1 drivers
v0x14a072890_0 .net "vld", 0 0, L_0x14a0d69a0;  alias, 1 drivers
L_0x14a0d6a40 .part L_0x14a0d6da0, 1, 1;
L_0x14a0d6bd0 .part L_0x14a0d6da0, 0, 1;
S_0x14a072070 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a071cf0;
 .timescale -9 -12;
L_0x14a0d6b20 .functor NOT 1, L_0x14a0d6a40, C4<0>, C4<0>, C4<0>;
L_0x14a0d6c70 .functor AND 1, L_0x14a0d6b20, L_0x14a0d6bd0, C4<1>, C4<1>;
v0x14a072240_0 .net *"_ivl_2", 0 0, L_0x14a0d6a40;  1 drivers
v0x14a072300_0 .net *"_ivl_3", 0 0, L_0x14a0d6b20;  1 drivers
v0x14a0723a0_0 .net *"_ivl_5", 0 0, L_0x14a0d6bd0;  1 drivers
L_0x14a0d69a0 .reduce/or L_0x14a0d6da0;
S_0x14a072430 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a071cf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a072430
v0x14a072680_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a072680_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a072680_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_90.182 ;
    %load/vec4 v0x14a072680_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_90.183, 5;
    %load/vec4 v0x14a072680_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a072680_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_90.182;
T_90.183 ;
    %end;
S_0x14a072990 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a071b20;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a072b60 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a072ba0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a073410_0 .net "in", 1 0, L_0x14a0d6880;  1 drivers
v0x14a0734d0_0 .net "out", 0 0, L_0x14a0d6750;  alias, 1 drivers
v0x14a073580_0 .net "vld", 0 0, L_0x14a0d6440;  alias, 1 drivers
L_0x14a0d6520 .part L_0x14a0d6880, 1, 1;
L_0x14a0d66b0 .part L_0x14a0d6880, 0, 1;
S_0x14a072d70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a072990;
 .timescale -9 -12;
L_0x14a0d6600 .functor NOT 1, L_0x14a0d6520, C4<0>, C4<0>, C4<0>;
L_0x14a0d6750 .functor AND 1, L_0x14a0d6600, L_0x14a0d66b0, C4<1>, C4<1>;
v0x14a072f30_0 .net *"_ivl_2", 0 0, L_0x14a0d6520;  1 drivers
v0x14a072ff0_0 .net *"_ivl_3", 0 0, L_0x14a0d6600;  1 drivers
v0x14a073090_0 .net *"_ivl_5", 0 0, L_0x14a0d66b0;  1 drivers
L_0x14a0d6440 .reduce/or L_0x14a0d6880;
S_0x14a073120 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a072990;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a073120
v0x14a073370_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a073370_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a073370_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_91.184 ;
    %load/vec4 v0x14a073370_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_91.185, 5;
    %load/vec4 v0x14a073370_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a073370_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_91.184;
T_91.185 ;
    %end;
S_0x14a073b80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0717a0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a073b80
v0x14a073dd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a073dd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a073dd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_92.186 ;
    %load/vec4 v0x14a073dd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_92.187, 5;
    %load/vec4 v0x14a073dd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a073dd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_92.186;
T_92.187 ;
    %end;
S_0x14a0740f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0715e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0742c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a074300 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a076820_0 .net "in", 3 0, L_0x14a0d63a0;  1 drivers
v0x14a0768e0_0 .net "out", 1 0, L_0x14a0d6240;  alias, 1 drivers
v0x14a076990_0 .net "vld", 0 0, L_0x14a0d5f90;  alias, 1 drivers
L_0x14a0d5950 .part L_0x14a0d63a0, 0, 2;
L_0x14a0d5e70 .part L_0x14a0d63a0, 2, 2;
S_0x14a0744d0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0740f0;
 .timescale -9 -12;
L_0x14a0d5f90 .functor OR 1, L_0x14a0d5510, L_0x14a0d5a70, C4<0>, C4<0>;
L_0x1500887f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a076020_0 .net/2u *"_ivl_4", 0 0, L_0x1500887f0;  1 drivers
v0x14a0760e0_0 .net *"_ivl_6", 1 0, L_0x14a0d6040;  1 drivers
v0x14a076180_0 .net *"_ivl_8", 1 0, L_0x14a0d6120;  1 drivers
v0x14a076230_0 .net "out_h", 0 0, L_0x14a0d5d40;  1 drivers
v0x14a0762f0_0 .net "out_l", 0 0, L_0x14a0d5820;  1 drivers
v0x14a0763c0_0 .net "out_vh", 0 0, L_0x14a0d5a70;  1 drivers
v0x14a076470_0 .net "out_vl", 0 0, L_0x14a0d5510;  1 drivers
L_0x14a0d6040 .concat [ 1 1 0 0], L_0x14a0d5d40, L_0x1500887f0;
L_0x14a0d6120 .concat [ 1 1 0 0], L_0x14a0d5820, L_0x14a0d5510;
L_0x14a0d6240 .functor MUXZ 2, L_0x14a0d6120, L_0x14a0d6040, L_0x14a0d5a70, C4<>;
S_0x14a074690 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0744d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a074380 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0743c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0750c0_0 .net "in", 1 0, L_0x14a0d5e70;  1 drivers
v0x14a075180_0 .net "out", 0 0, L_0x14a0d5d40;  alias, 1 drivers
v0x14a075230_0 .net "vld", 0 0, L_0x14a0d5a70;  alias, 1 drivers
L_0x14a0d5b10 .part L_0x14a0d5e70, 1, 1;
L_0x14a0d5ca0 .part L_0x14a0d5e70, 0, 1;
S_0x14a074a10 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a074690;
 .timescale -9 -12;
L_0x14a0d5bf0 .functor NOT 1, L_0x14a0d5b10, C4<0>, C4<0>, C4<0>;
L_0x14a0d5d40 .functor AND 1, L_0x14a0d5bf0, L_0x14a0d5ca0, C4<1>, C4<1>;
v0x14a074be0_0 .net *"_ivl_2", 0 0, L_0x14a0d5b10;  1 drivers
v0x14a074ca0_0 .net *"_ivl_3", 0 0, L_0x14a0d5bf0;  1 drivers
v0x14a074d40_0 .net *"_ivl_5", 0 0, L_0x14a0d5ca0;  1 drivers
L_0x14a0d5a70 .reduce/or L_0x14a0d5e70;
S_0x14a074dd0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a074690;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a074dd0
v0x14a075020_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a075020_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a075020_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_93.188 ;
    %load/vec4 v0x14a075020_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_93.189, 5;
    %load/vec4 v0x14a075020_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a075020_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_93.188;
T_93.189 ;
    %end;
S_0x14a075330 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0744d0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a075500 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a075540 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a075db0_0 .net "in", 1 0, L_0x14a0d5950;  1 drivers
v0x14a075e70_0 .net "out", 0 0, L_0x14a0d5820;  alias, 1 drivers
v0x14a075f20_0 .net "vld", 0 0, L_0x14a0d5510;  alias, 1 drivers
L_0x14a0d55f0 .part L_0x14a0d5950, 1, 1;
L_0x14a0d5780 .part L_0x14a0d5950, 0, 1;
S_0x14a075710 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a075330;
 .timescale -9 -12;
L_0x14a0d56d0 .functor NOT 1, L_0x14a0d55f0, C4<0>, C4<0>, C4<0>;
L_0x14a0d5820 .functor AND 1, L_0x14a0d56d0, L_0x14a0d5780, C4<1>, C4<1>;
v0x14a0758d0_0 .net *"_ivl_2", 0 0, L_0x14a0d55f0;  1 drivers
v0x14a075990_0 .net *"_ivl_3", 0 0, L_0x14a0d56d0;  1 drivers
v0x14a075a30_0 .net *"_ivl_5", 0 0, L_0x14a0d5780;  1 drivers
L_0x14a0d5510 .reduce/or L_0x14a0d5950;
S_0x14a075ac0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a075330;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a075ac0
v0x14a075d10_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a075d10_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a075d10_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_94.190 ;
    %load/vec4 v0x14a075d10_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_94.191, 5;
    %load/vec4 v0x14a075d10_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a075d10_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_94.190;
T_94.191 ;
    %end;
S_0x14a076520 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0740f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a076520
v0x14a076770_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a076770_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a076770_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_95.192 ;
    %load/vec4 v0x14a076770_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_95.193, 5;
    %load/vec4 v0x14a076770_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a076770_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_95.192;
T_95.193 ;
    %end;
S_0x14a076f90 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a071200;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a076f90
v0x14a0771e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a0771e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0771e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_96.194 ;
    %load/vec4 v0x14a0771e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_96.195, 5;
    %load/vec4 v0x14a0771e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0771e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_96.194;
T_96.195 ;
    %end;
S_0x14a077a00 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a06a9b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a077a00
v0x14a077c50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x14a077c50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a077c50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_97.196 ;
    %load/vec4 v0x14a077c50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_97.197, 5;
    %load/vec4 v0x14a077c50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a077c50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_97.196;
T_97.197 ;
    %end;
S_0x14a078470 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a05cef0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a078470
v0x14a0786c0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x14a0786c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0786c0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_98.198 ;
    %load/vec4 v0x14a0786c0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_98.199, 5;
    %load/vec4 v0x14a0786c0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0786c0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_98.198;
T_98.199 ;
    %end;
S_0x14a0789e0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x14a05cb40;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0789e0
v0x14a078c40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.full_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x14a078c40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a078c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_99.200 ;
    %load/vec4 v0x14a078c40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_99.201, 5;
    %load/vec4 v0x14a078c40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a078c40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_99.200;
T_99.201 ;
    %end;
S_0x14a079c70 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x14a079f30 .param/l "N" 0 4 195, C4<0000000000000000000000000000001000>;
L_0x1500890a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a07a4f0_0 .net/2u *"_ivl_0", 0 0, L_0x1500890a8;  1 drivers
L_0x1500890f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a07a5b0_0 .net/2u *"_ivl_4", 0 0, L_0x1500890f0;  1 drivers
v0x14a07a650_0 .net "a", 7 0, L_0x14a0e2e40;  1 drivers
v0x14a07a700_0 .net "ain", 8 0, L_0x14a0e2b00;  1 drivers
v0x14a07a7c0_0 .net "b", 7 0, L_0x14a0e2140;  1 drivers
v0x14a07a8a0_0 .net "bin", 8 0, L_0x14a0e2c20;  1 drivers
v0x14a07a940_0 .net "c", 8 0, L_0x14a0e2d40;  alias, 1 drivers
L_0x14a0e2b00 .concat [ 8 1 0 0], L_0x14a0e2e40, L_0x1500890a8;
L_0x14a0e2c20 .concat [ 8 1 0 0], L_0x14a0e2140, L_0x1500890f0;
S_0x14a07a040 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x14a079c70;
 .timescale -9 -12;
    .port_info 0 /INPUT 9 "a";
    .port_info 1 /INPUT 9 "b";
    .port_info 2 /OUTPUT 9 "c";
P_0x14a07a200 .param/l "N" 0 4 215, C4<0000000000000000000000000000001000>;
v0x14a079fb0_0 .net "a", 8 0, L_0x14a0e2b00;  alias, 1 drivers
v0x14a07a330_0 .net "b", 8 0, L_0x14a0e2c20;  alias, 1 drivers
v0x14a07a3e0_0 .net "c", 8 0, L_0x14a0e2d40;  alias, 1 drivers
L_0x14a0e2d40 .arith/sub 9, L_0x14a0e2b00, L_0x14a0e2c20;
S_0x14a07aa30 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x149efd1b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 5 "r_o";
P_0x14a07abf0 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000101>;
P_0x14a07ac30 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x14a0f1470 .functor NOT 8, L_0x14a0f1f90, C4<00000000>, C4<00000000>, C4<00000000>;
L_0x14a0f1800 .functor NOT 1, L_0x14a0f1760, C4<0>, C4<0>, C4<0>;
L_0x14a0f1a30 .functor OR 1, L_0x14a0f1800, L_0x14a0f1950, C4<0>, C4<0>;
v0x14a07b2a0_0 .net *"_ivl_10", 0 0, L_0x14a0f1800;  1 drivers
v0x14a07b350_0 .net *"_ivl_13", 1 0, L_0x14a0f1870;  1 drivers
v0x14a07b400_0 .net *"_ivl_15", 0 0, L_0x14a0f1950;  1 drivers
v0x14a07b4b0_0 .net *"_ivl_17", 0 0, L_0x14a0f1a30;  1 drivers
v0x14a07b550_0 .net *"_ivl_19", 4 0, L_0x14a0f1b20;  1 drivers
L_0x150089b58 .functor BUFT 1, C4<00001>, C4<0>, C4<0>, C4<0>;
v0x14a07b640_0 .net/2u *"_ivl_20", 4 0, L_0x150089b58;  1 drivers
v0x14a07b6f0_0 .net *"_ivl_22", 4 0, L_0x14a0f1c00;  1 drivers
v0x14a07b7a0_0 .net *"_ivl_25", 4 0, L_0x14a0f1d40;  1 drivers
v0x14a07b850_0 .net *"_ivl_5", 0 0, L_0x14a0f1560;  1 drivers
v0x14a07b960_0 .net *"_ivl_9", 0 0, L_0x14a0f1760;  1 drivers
v0x14a07ba10_0 .net "e_o", 1 0, L_0x14a0f0e80;  alias, 1 drivers
v0x14a07bac0_0 .net "exp_o", 7 0, L_0x14a0f1f90;  1 drivers
v0x14a07bb70_0 .net "exp_oN", 7 0, L_0x14a0f1600;  1 drivers
v0x14a07bc20_0 .net "exp_oN_tmp", 7 0, L_0x14a0f0f20;  1 drivers
v0x14a07bce0_0 .net "r_o", 4 0, L_0x14a0f1eb0;  alias, 1 drivers
L_0x14a0f0e80 .part L_0x14a0f1f90, 0, 2;
L_0x14a0f1560 .part L_0x14a0f1f90, 7, 1;
L_0x14a0f1600 .functor MUXZ 8, L_0x14a0f1f90, L_0x14a0f0f20, L_0x14a0f1560, C4<>;
L_0x14a0f1760 .part L_0x14a0f1f90, 7, 1;
L_0x14a0f1870 .part L_0x14a0f1600, 0, 2;
L_0x14a0f1950 .reduce/or L_0x14a0f1870;
L_0x14a0f1b20 .part L_0x14a0f1600, 2, 5;
L_0x14a0f1c00 .arith/sum 5, L_0x14a0f1b20, L_0x150089b58;
L_0x14a0f1d40 .part L_0x14a0f1600, 2, 5;
L_0x14a0f1eb0 .functor MUXZ 5, L_0x14a0f1d40, L_0x14a0f1c00, L_0x14a0f1a30, C4<>;
S_0x14a07ae00 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x14a07aa30;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /OUTPUT 8 "c";
P_0x14a07afd0 .param/l "N" 0 4 263, C4<000000000000000000000000000000111>;
L_0x150089b10 .functor BUFT 1, C4<00000001>, C4<0>, C4<0>, C4<0>;
v0x14a07b050_0 .net/2u *"_ivl_0", 7 0, L_0x150089b10;  1 drivers
v0x14a07b110_0 .net "a", 7 0, L_0x14a0f1470;  1 drivers
v0x14a07b1b0_0 .net "c", 7 0, L_0x14a0f0f20;  alias, 1 drivers
L_0x14a0f0f20 .arith/sum 8, L_0x14a0f1470, L_0x150089b10;
S_0x14a081290 .scope function.vec4.u32, "get_frac_index" "get_frac_index" 3 110, 3 110 0, S_0x149ef2e40;
 .timescale -9 -12;
v0x14a081470_0 .var "P", 31 0;
v0x14a081500_0 .var/i "count", 31 0;
v0x14a081590_0 .var/i "es", 31 0;
; Variable get_frac_index is vec4 return value of scope S_0x14a081290
v0x14a081700_0 .var/i "j", 31 0;
v0x14a0817f0_0 .var/i "nbits", 31 0;
v0x14a0818a0_0 .var/i "num", 31 0;
v0x14a081950_0 .var "regime_sign", 0 0;
TD_fault_checker_tb.dut.get_frac_index ;
    %load/vec4 v0x14a0817f0_0;
    %cmpi/s 2, 0, 32;
    %jmp/0xz  T_100.202, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_100.203;
T_100.202 ;
    %load/vec4 v0x14a081470_0;
    %load/vec4 v0x14a0817f0_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x14a081950_0, 0, 1;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a081500_0, 0, 32;
    %load/vec4 v0x14a0817f0_0;
    %subi 2, 0, 32;
    %store/vec4 v0x14a081700_0, 0, 32;
T_100.204 ;
    %load/vec4 v0x14a081700_0;
    %cmpi/s 0, 0, 32;
    %flag_inv 5; GE is !LT
    %jmp/0xz T_100.205, 5;
    %load/vec4 v0x14a081470_0;
    %load/vec4 v0x14a081700_0;
    %part/s 1;
    %load/vec4 v0x14a081950_0;
    %cmp/e;
    %jmp/0xz  T_100.206, 4;
    %load/vec4 v0x14a081500_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a081500_0, 0, 32;
    %jmp T_100.207;
T_100.206 ;
    %pushi/vec4 4294967295, 0, 32;
    %store/vec4 v0x14a081700_0, 0, 32;
T_100.207 ;
    %load/vec4 v0x14a081700_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a081700_0, 0, 32;
    %jmp T_100.204;
T_100.205 ;
    %load/vec4 v0x14a0817f0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14a081500_0;
    %add;
    %load/vec4 v0x14a081590_0;
    %add;
    %cmp/s;
    %jmp/0xz  T_100.208, 5;
    %pushi/vec4 4294967295, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
    %jmp T_100.209;
T_100.208 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14a081500_0;
    %add;
    %load/vec4 v0x14a081590_0;
    %add;
    %load/vec4 v0x14a0818a0_0;
    %subi 1, 0, 32;
    %add;
    %ret/vec4 0, 0, 32;  Assign to get_frac_index (store_vec4_to_lval)
T_100.209 ;
T_100.203 ;
    %end;
S_0x14a0819f0 .scope function.vec4.s7, "get_scale" "get_scale" 3 63, 3 63 0, S_0x149ef2e40;
 .timescale -9 -12;
v0x14a081bb0_0 .var "P", 31 0;
v0x14a081c70_0 .var "P_in", 31 0;
v0x14a081d10_0 .var "X", 31 0;
v0x14a081dc0_0 .var/i "current_nbits", 31 0;
v0x14a081e70_0 .var "exponent", 1 0;
v0x14a081f60_0 .var/i "full_nbits", 31 0;
; Variable get_scale is vec4 return value of scope S_0x14a0819f0
v0x14a0820c0_0 .var/i "k", 31 0;
v0x14a082170_0 .var "low_part", 29 0;
v0x14a082280_0 .var "low_part_shifted", 31 0;
v0x14a082330_0 .var "mask", 31 0;
v0x14a0823e0_0 .var "rc", 0 0;
v0x14a082480_0 .var/i "regime", 31 0;
v0x14a082530_0 .var "xin", 31 0;
v0x14a0825e0_0 .var "xin_r", 31 0;
v0x14a082690_0 .var "xin_tmp", 31 0;
TD_fault_checker_tb.dut.get_scale ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14a081dc0_0;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %store/vec4 v0x14a082330_0, 0, 32;
    %load/vec4 v0x14a081c70_0;
    %load/vec4 v0x14a082330_0;
    %and;
    %store/vec4 v0x14a081bb0_0, 0, 32;
    %load/vec4 v0x14a081bb0_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_101.210, 4;
    %pushi/vec4 0, 0, 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
    %jmp T_101.211;
T_101.210 ;
    %load/vec4 v0x14a081bb0_0;
    %load/vec4 v0x14a081dc0_0;
    %subi 2, 0, 32;
    %part/s 1;
    %store/vec4 v0x14a0823e0_0, 0, 1;
    %load/vec4 v0x14a081bb0_0;
    %store/vec4 v0x14a082530_0, 0, 32;
    %load/vec4 v0x14a0823e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.212, 8;
    %load/vec4 v0x14a082530_0;
    %inv;
    %load/vec4 v0x14a082330_0;
    %and;
    %store/vec4 v0x14a0825e0_0, 0, 32;
    %jmp T_101.213;
T_101.212 ;
    %load/vec4 v0x14a082530_0;
    %store/vec4 v0x14a0825e0_0, 0, 32;
T_101.213 ;
    %load/vec4 v0x14a0825e0_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14a081dc0_0;
    %subi 1, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x14a0823e0_0;
    %pad/u 32;
    %or;
    %store/vec4 v0x14a081d10_0, 0, 32;
    %load/vec4 v0x14a081d10_0;
    %load/vec4 v0x14a081dc0_0;
    %store/vec4 v0x149effc70_0, 0, 32;
    %store/vec4 v0x149efe590_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.count_leading_zeros, S_0x149ef8190;
    %store/vec4 v0x14a0820c0_0, 0, 32;
    %load/vec4 v0x14a0823e0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_101.214, 8;
    %load/vec4 v0x14a0820c0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a082480_0, 0, 32;
    %jmp T_101.215;
T_101.214 ;
    %load/vec4 v0x14a0820c0_0;
    %store/vec4 v0x14a082480_0, 0, 32;
T_101.215 ;
    %load/vec4 v0x14a081dc0_0;
    %cmpi/s 3, 0, 32;
    %jmp/0xz  T_101.216, 5;
    %pushi/vec4 0, 0, 30;
    %store/vec4 v0x14a082170_0, 0, 30;
    %jmp T_101.217;
T_101.216 ;
    %load/vec4 v0x14a082530_0;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14a081dc0_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftl 4;
    %subi 1, 0, 32;
    %and;
    %pad/u 30;
    %store/vec4 v0x14a082170_0, 0, 30;
T_101.217 ;
    %load/vec4 v0x14a082170_0;
    %pad/u 32;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %store/vec4 v0x14a082280_0, 0, 32;
    %load/vec4 v0x14a082280_0;
    %load/vec4 v0x14a0820c0_0;
    %ix/vec4 4;
    %shiftl 4;
    %load/vec4 v0x14a082330_0;
    %and;
    %store/vec4 v0x14a082690_0, 0, 32;
    %load/vec4 v0x14a082690_0;
    %load/vec4 v0x14a081dc0_0;
    %subi 2, 0, 32;
    %ix/vec4 4;
    %shiftr 4;
    %pushi/vec4 3, 0, 32;
    %and;
    %pad/u 2;
    %store/vec4 v0x14a081e70_0, 0, 2;
    %load/vec4 v0x14a082480_0;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %shiftl 4;
    %load/vec4 v0x14a081e70_0;
    %pad/u 32;
    %or;
    %pad/u 7;
    %ret/vec4 0, 0, 7;  Assign to get_scale (store_vec4_to_lval)
T_101.211 ;
    %end;
S_0x14a082740 .scope function.vec4.s16, "posit_abs_16" "posit_abs_16" 3 29, 3 29 0, S_0x149ef2e40;
 .timescale -9 -12;
v0x14a082900_0 .var "P", 15 0;
; Variable posit_abs_16 is vec4 return value of scope S_0x14a082740
TD_fault_checker_tb.dut.posit_abs_16 ;
    %load/vec4 v0x14a082900_0;
    %parti/s 1, 15, 5;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_102.218, 4;
    %load/vec4 v0x14a082900_0;
    %inv;
    %addi 1, 0, 16;
    %pushi/vec4 65535, 0, 16;
    %and;
    %ret/vec4 0, 0, 16;  Assign to posit_abs_16 (store_vec4_to_lval)
    %jmp T_102.219;
T_102.218 ;
    %load/vec4 v0x14a082900_0;
    %ret/vec4 0, 0, 16;  Assign to posit_abs_16 (store_vec4_to_lval)
T_102.219 ;
    %end;
S_0x14a082a60 .scope function.vec4.s32, "posit_abs_32" "posit_abs_32" 3 19, 3 19 0, S_0x149ef2e40;
 .timescale -9 -12;
v0x14a082c20_0 .var "P", 31 0;
; Variable posit_abs_32 is vec4 return value of scope S_0x14a082a60
TD_fault_checker_tb.dut.posit_abs_32 ;
    %load/vec4 v0x14a082c20_0;
    %parti/s 1, 31, 6;
    %cmpi/e 1, 0, 1;
    %jmp/0xz  T_103.220, 4;
    %load/vec4 v0x14a082c20_0;
    %inv;
    %addi 1, 0, 32;
    %pushi/vec4 4294967295, 0, 32;
    %and;
    %ret/vec4 0, 0, 32;  Assign to posit_abs_32 (store_vec4_to_lval)
    %jmp T_103.221;
T_103.220 ;
    %load/vec4 v0x14a082c20_0;
    %ret/vec4 0, 0, 32;  Assign to posit_abs_32 (store_vec4_to_lval)
T_103.221 ;
    %end;
S_0x14a082d80 .scope function.vec4.s1, "posit_trunc_check" "posit_trunc_check" 3 138, 3 138 0, S_0x149ef2e40;
 .timescale -9 -12;
v0x14a082f40_0 .var "PA", 31 0;
v0x14a083000_0 .var "PB", 31 0;
v0x14a0830b0_0 .var/i "current_nbits", 31 0;
v0x14a083170_0 .var/i "es", 31 0;
v0x14a083220_0 .var/i "frac_indexA", 31 0;
v0x14a083310_0 .var/i "frac_indexB", 31 0;
v0x14a0833c0_0 .var/i "frac_size", 31 0;
; Variable posit_trunc_check is vec4 return value of scope S_0x14a082d80
TD_fault_checker_tb.dut.posit_trunc_check ;
    %load/vec4 v0x14a082f40_0;
    %cmpi/e 0, 0, 32;
    %jmp/1 T_104.224, 4;
    %flag_mov 8, 4;
    %load/vec4 v0x14a083000_0;
    %cmpi/e 0, 0, 32;
    %flag_or 4, 8;
T_104.224;
    %jmp/0xz  T_104.222, 4;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.223;
T_104.222 ;
    %load/vec4 v0x14a082f40_0;
    %load/vec4 v0x14a0830b0_0;
    %load/vec4 v0x14a083170_0;
    %load/vec4 v0x14a0833c0_0;
    %store/vec4 v0x14a0818a0_0, 0, 32;
    %store/vec4 v0x14a081590_0, 0, 32;
    %store/vec4 v0x14a0817f0_0, 0, 32;
    %store/vec4 v0x14a081470_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x14a081290;
    %store/vec4 v0x14a083220_0, 0, 32;
    %load/vec4 v0x14a083000_0;
    %load/vec4 v0x14a0830b0_0;
    %load/vec4 v0x14a083170_0;
    %load/vec4 v0x14a0833c0_0;
    %store/vec4 v0x14a0818a0_0, 0, 32;
    %store/vec4 v0x14a081590_0, 0, 32;
    %store/vec4 v0x14a0817f0_0, 0, 32;
    %store/vec4 v0x14a081470_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_frac_index, S_0x14a081290;
    %store/vec4 v0x14a083310_0, 0, 32;
    %load/vec4 v0x14a083220_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/1 T_104.229, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x14a083220_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.229;
    %jmp/1 T_104.228, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x14a083310_0;
    %cmpi/s 15, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %flag_or 5, 8;
T_104.228;
    %jmp/1 T_104.227, 5;
    %flag_mov 8, 5;
    %load/vec4 v0x14a083310_0;
    %cmpi/e 4294967295, 0, 32;
    %flag_or 4, 8;
    %flag_mov 5, 4;
T_104.227;
    %jmp/0xz  T_104.225, 5;
    %pushi/vec4 0, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
    %jmp T_104.226;
T_104.225 ;
    %pushi/vec4 1, 0, 1;
    %ret/vec4 0, 0, 1;  Assign to posit_trunc_check (store_vec4_to_lval)
T_104.226 ;
T_104.223 ;
    %end;
S_0x14a083510 .scope module, "trunc_adder" "posit_add" 3 175, 4 2 0, S_0x149ef2e40;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in1";
    .port_info 1 /INPUT 16 "in2";
    .port_info 2 /INPUT 1 "start";
    .port_info 3 /OUTPUT 16 "out";
    .port_info 4 /OUTPUT 1 "inf";
    .port_info 5 /OUTPUT 1 "zero";
    .port_info 6 /OUTPUT 1 "done";
P_0x14a0836d0 .param/l "Bs" 0 4 14, C4<00000000000000000000000000000100>;
P_0x14a083710 .param/l "N" 0 4 13, +C4<00000000000000000000000000010000>;
P_0x14a083750 .param/l "es" 0 4 15, +C4<00000000000000000000000000000010>;
L_0x15008b6a0 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
L_0x14a0f6100 .functor BUFZ 1, L_0x15008b6a0, C4<0>, C4<0>, C4<0>;
L_0x14a0f67b0 .functor NOT 1, L_0x14a0f63e0, C4<0>, C4<0>, C4<0>;
L_0x14a0f6820 .functor AND 1, L_0x14a0f6710, L_0x14a0f67b0, C4<1>, C4<1>;
L_0x14a0f6a30 .functor NOT 1, L_0x14a0f65e0, C4<0>, C4<0>, C4<0>;
L_0x14a0f6ac0 .functor AND 1, L_0x14a0f6930, L_0x14a0f6a30, C4<1>, C4<1>;
L_0x14a0f6cf0 .functor OR 1, L_0x14a0f6bd0, L_0x14a0f63e0, C4<0>, C4<0>;
L_0x14a0f6d80 .functor NOT 1, L_0x14a0f6cf0, C4<0>, C4<0>, C4<0>;
L_0x14a0f7000 .functor OR 1, L_0x14a0f6e70, L_0x14a0f65e0, C4<0>, C4<0>;
L_0x14a0f7070 .functor NOT 1, L_0x14a0f7000, C4<0>, C4<0>, C4<0>;
L_0x14a0f7170 .functor OR 1, L_0x14a0f6820, L_0x14a0f6ac0, C4<0>, C4<0>;
L_0x14a0f7220 .functor AND 1, L_0x14a0f6d80, L_0x14a0f7070, C4<1>, C4<1>;
L_0x14a109110 .functor XNOR 1, L_0x14a0f6170, L_0x14a0f6210, C4<0>, C4<0>;
L_0x14a10ae60 .functor BUFZ 4, L_0x14a10ab70, C4<0000>, C4<0000>, C4<0000>;
L_0x14a10c870 .functor OR 1, L_0x14a10ad30, L_0x14a10c9b0, C4<0>, C4<0>;
L_0x14a1156c0 .functor OR 1, L_0x14a115580, L_0x14a115980, C4<0>, C4<0>;
L_0x14a10af50 .functor AND 1, L_0x14a113660, L_0x14a1156c0, C4<1>, C4<1>;
L_0x14a115b60 .functor AND 1, L_0x14a1135c0, L_0x14a113660, C4<1>, C4<1>;
L_0x14a115ca0 .functor OR 1, L_0x14a115580, L_0x14a115980, C4<0>, C4<0>;
L_0x14a115a60 .functor NOT 1, L_0x14a115ca0, C4<0>, C4<0>, C4<0>;
L_0x14a115df0 .functor AND 1, L_0x14a115b60, L_0x14a115a60, C4<1>, C4<1>;
L_0x14a115e60 .functor OR 1, L_0x14a10af50, L_0x14a115df0, C4<0>, C4<0>;
L_0x14a116d40 .functor OR 1, L_0x14a0f7170, L_0x14a0f7220, C4<0>, C4<0>;
L_0x14a116e50 .functor NOT 1, L_0x14a116db0, C4<0>, C4<0>, C4<0>;
L_0x14a116fc0 .functor OR 1, L_0x14a116d40, L_0x14a116e50, C4<0>, C4<0>;
L_0x14a1174d0 .functor BUFZ 1, L_0x14a0f6100, C4<0>, C4<0>, C4<0>;
v0x14a0c0580_0 .net "DSR_e_diff", 3 0, L_0x14a10ae60;  1 drivers
v0x14a0c0630_0 .net "DSR_left_out", 15 0, L_0x14a112960;  1 drivers
v0x14a0c06d0_0 .net "DSR_left_out_t", 15 0, L_0x14a112730;  1 drivers
v0x14a0c07a0_0 .net "DSR_right_in", 15 0, L_0x14a0f4f70;  1 drivers
v0x14a0c0850_0 .net "DSR_right_out", 15 0, L_0x14a10bf00;  1 drivers
v0x14a0c09a0_0 .net "G", 0 0, L_0x14a113660;  1 drivers
v0x14a0c0a30_0 .net "L", 0 0, L_0x14a1135c0;  1 drivers
v0x14a0c0ac0_0 .net "LOD_in", 15 0, L_0x14a10cba0;  1 drivers
v0x14a0c0b60_0 .net "R", 0 0, L_0x14a115580;  1 drivers
v0x14a0c0c70_0 .net "St", 0 0, L_0x14a115980;  1 drivers
v0x14a0c0d00_0 .net *"_ivl_10", 14 0, L_0x14a0f6300;  1 drivers
v0x14a0c0db0_0 .net *"_ivl_100", 0 0, L_0x14a10a900;  1 drivers
L_0x15008aba8 .functor BUFT 1, C4<1111>, C4<0>, C4<0>, C4<0>;
v0x14a0c0e50_0 .net/2u *"_ivl_101", 3 0, L_0x15008aba8;  1 drivers
v0x14a0c0f00_0 .net *"_ivl_104", 3 0, L_0x14a10ac90;  1 drivers
v0x14a0c0fb0_0 .net *"_ivl_112", 0 0, L_0x14a10ad30;  1 drivers
v0x14a0c1060_0 .net *"_ivl_114", 0 0, L_0x14a10c9b0;  1 drivers
v0x14a0c1110_0 .net *"_ivl_115", 0 0, L_0x14a10c870;  1 drivers
v0x14a0c12a0_0 .net *"_ivl_118", 14 0, L_0x14a10c8e0;  1 drivers
v0x14a0c1330_0 .net *"_ivl_124", 0 0, L_0x14a1128c0;  1 drivers
v0x14a0c13e0_0 .net *"_ivl_126", 14 0, L_0x14a10cc40;  1 drivers
L_0x15008b148 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0c1490_0 .net/2u *"_ivl_127", 0 0, L_0x15008b148;  1 drivers
v0x14a0c1540_0 .net *"_ivl_129", 15 0, L_0x14a112ad0;  1 drivers
L_0x15008b220 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0x14a0c15f0_0 .net/2u *"_ivl_135", 2 0, L_0x15008b220;  1 drivers
v0x14a0c16a0_0 .net *"_ivl_14", 14 0, L_0x14a0f6500;  1 drivers
L_0x15008b460 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a0c1750_0 .net/2u *"_ivl_143", 15 0, L_0x15008b460;  1 drivers
v0x14a0c1800_0 .net *"_ivl_154", 17 0, L_0x14a115620;  1 drivers
v0x14a0c18b0_0 .net *"_ivl_157", 0 0, L_0x14a1156c0;  1 drivers
v0x14a0c1960_0 .net *"_ivl_159", 0 0, L_0x14a10af50;  1 drivers
v0x14a0c1a10_0 .net *"_ivl_161", 0 0, L_0x14a115b60;  1 drivers
v0x14a0c1ac0_0 .net *"_ivl_163", 0 0, L_0x14a115ca0;  1 drivers
v0x14a0c1b70_0 .net *"_ivl_165", 0 0, L_0x14a115a60;  1 drivers
v0x14a0c1c20_0 .net *"_ivl_167", 0 0, L_0x14a115df0;  1 drivers
L_0x15008b4a8 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a0c1cd0_0 .net/2u *"_ivl_171", 14 0, L_0x15008b4a8;  1 drivers
v0x14a0c11c0_0 .net *"_ivl_177", 31 0, L_0x14a116500;  1 drivers
v0x14a0c1f60_0 .net *"_ivl_18", 0 0, L_0x14a0f6710;  1 drivers
L_0x15008b580 .functor BUFT 1, C4<0000000000000000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a0c1ff0_0 .net *"_ivl_180", 27 0, L_0x15008b580;  1 drivers
L_0x15008b5c8 .functor BUFT 1, C4<00000000000000000000000000001100>, C4<0>, C4<0>, C4<0>;
v0x14a0c2090_0 .net/2u *"_ivl_181", 31 0, L_0x15008b5c8;  1 drivers
v0x14a0c2140_0 .net *"_ivl_183", 0 0, L_0x14a1160c0;  1 drivers
v0x14a0c21e0_0 .net *"_ivl_186", 15 0, L_0x14a116160;  1 drivers
v0x14a0c2290_0 .net *"_ivl_188", 15 0, L_0x14a1168a0;  1 drivers
v0x14a0c2340_0 .net *"_ivl_19", 0 0, L_0x14a0f67b0;  1 drivers
L_0x15008b610 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a0c23f0_0 .net *"_ivl_191", 15 0, L_0x15008b610;  1 drivers
v0x14a0c24a0_0 .net *"_ivl_194", 15 0, L_0x14a1166a0;  1 drivers
v0x14a0c2550_0 .net *"_ivl_197", 0 0, L_0x14a116d40;  1 drivers
v0x14a0c2600_0 .net *"_ivl_200", 0 0, L_0x14a116db0;  1 drivers
v0x14a0c26b0_0 .net *"_ivl_201", 0 0, L_0x14a116e50;  1 drivers
v0x14a0c2760_0 .net *"_ivl_203", 0 0, L_0x14a116fc0;  1 drivers
L_0x15008b658 .functor BUFT 1, C4<000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a0c2810_0 .net/2u *"_ivl_205", 14 0, L_0x15008b658;  1 drivers
v0x14a0c28c0_0 .net *"_ivl_207", 15 0, L_0x14a117030;  1 drivers
v0x14a0c2970_0 .net *"_ivl_210", 14 0, L_0x14a116ae0;  1 drivers
v0x14a0c2a20_0 .net *"_ivl_211", 15 0, L_0x14a116b80;  1 drivers
v0x14a0c2ad0_0 .net *"_ivl_24", 0 0, L_0x14a0f6930;  1 drivers
v0x14a0c2b80_0 .net *"_ivl_25", 0 0, L_0x14a0f6a30;  1 drivers
v0x14a0c2c30_0 .net *"_ivl_30", 0 0, L_0x14a0f6bd0;  1 drivers
v0x14a0c2ce0_0 .net *"_ivl_31", 0 0, L_0x14a0f6cf0;  1 drivers
v0x14a0c2d90_0 .net *"_ivl_36", 0 0, L_0x14a0f6e70;  1 drivers
v0x14a0c2e40_0 .net *"_ivl_37", 0 0, L_0x14a0f7000;  1 drivers
L_0x15008a068 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a0c2ef0_0 .net *"_ivl_45", 15 0, L_0x15008a068;  1 drivers
v0x14a0c2fa0_0 .net *"_ivl_48", 15 0, L_0x14a0f7370;  1 drivers
L_0x15008a0b0 .functor BUFT 1, C4<0000000000000000>, C4<0>, C4<0>, C4<0>;
v0x14a0c3050_0 .net *"_ivl_51", 15 0, L_0x15008a0b0;  1 drivers
v0x14a0c3100_0 .net *"_ivl_54", 15 0, L_0x14a0f75d0;  1 drivers
v0x14a0c31b0_0 .net *"_ivl_62", 14 0, L_0x14a108d00;  1 drivers
v0x14a0c3260_0 .net *"_ivl_64", 14 0, L_0x14a108da0;  1 drivers
v0x14a0c3310_0 .net *"_ivl_65", 0 0, L_0x14a108c60;  1 drivers
L_0x15008a8d8 .functor BUFT 1, C4<1>, C4<0>, C4<0>, C4<0>;
v0x14a0c33b0_0 .net/2u *"_ivl_67", 0 0, L_0x15008a8d8;  1 drivers
L_0x15008a920 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0c1d80_0 .net/2u *"_ivl_69", 0 0, L_0x15008a920;  1 drivers
v0x14a0c1e30_0 .net *"_ivl_98", 2 0, L_0x14a10aa50;  1 drivers
v0x14a0c3440_0 .net "add_m", 16 0, L_0x14a10c5f0;  1 drivers
v0x14a0c34d0_0 .net "add_m_in1", 15 0, L_0x14a0f57c0;  1 drivers
v0x14a0c3560_0 .net "diff", 7 0, L_0x14a10a720;  1 drivers
v0x14a0c35f0_0 .net "done", 0 0, L_0x14a1174d0;  alias, 1 drivers
v0x14a0c3680_0 .net "e1", 1 0, L_0x14a0fdec0;  1 drivers
v0x14a0c3710_0 .net "e2", 1 0, L_0x14a1087d0;  1 drivers
v0x14a0c37a0_0 .net "e_o", 1 0, L_0x14a1131d0;  1 drivers
v0x14a0c3830_0 .net "exp_diff", 3 0, L_0x14a10ab70;  1 drivers
v0x14a0c38c0_0 .net "in1", 15 0, L_0x14a117690;  1 drivers
v0x14a0c3960_0 .net "in1_gt_in2", 0 0, L_0x14a108f70;  1 drivers
v0x14a0c3a00_0 .net "in2", 15 0, L_0x14a117730;  1 drivers
v0x14a0c3ab0_0 .net "inf", 0 0, L_0x14a0f7170;  alias, 1 drivers
v0x14a0c3b50_0 .net "inf1", 0 0, L_0x14a0f6820;  1 drivers
v0x14a0c3bf0_0 .net "inf2", 0 0, L_0x14a0f6ac0;  1 drivers
v0x14a0c3c90_0 .net "le", 1 0, L_0x14a109770;  1 drivers
v0x14a0c3d40_0 .net "le_o", 7 0, L_0x14a113360;  1 drivers
v0x14a0c3e00_0 .net "le_o_tmp", 7 0, L_0x14a112f30;  1 drivers
v0x14a0c3e90_0 .net "left_shift", 3 0, L_0x14a111610;  1 drivers
v0x14a0c3f30_0 .net "lm", 14 0, L_0x14a109a80;  1 drivers
v0x14a0c3fe0_0 .net "lr", 3 0, L_0x14a1094b0;  1 drivers
v0x14a0c40a0_0 .net "lr_N", 4 0, L_0x14a109ee0;  1 drivers
v0x14a0c4150_0 .net "lrc", 0 0, L_0x14a1092c0;  1 drivers
v0x14a0c4200_0 .net "ls", 0 0, L_0x14a108ec0;  1 drivers
v0x14a0c4290_0 .net "m1", 14 0, L_0x14a108a20;  1 drivers
v0x14a0c4330_0 .net "m2", 14 0, L_0x14a108b40;  1 drivers
v0x14a0c43e0_0 .net "mant1", 13 0, L_0x14a0fdff0;  1 drivers
v0x14a0c44a0_0 .net "mant2", 13 0, L_0x14a108900;  1 drivers
v0x14a0c4550_0 .net "mant_ovf", 1 0, L_0x14a10c7d0;  1 drivers
v0x14a0c45f0_0 .net "op", 0 0, L_0x14a109110;  1 drivers
v0x14a0c46a0_0 .net "out", 15 0, L_0x14a116c60;  alias, 1 drivers
v0x14a0c4740_0 .net "r_o", 3 0, L_0x14a114200;  1 drivers
v0x14a0c4820_0 .net "rc1", 0 0, L_0x14a0f78b0;  1 drivers
v0x14a0c48b0_0 .net "rc2", 0 0, L_0x14a0fe180;  1 drivers
v0x14a0c4960_0 .net "regime1", 3 0, L_0x14a0fca80;  1 drivers
v0x14a0c4a10_0 .net "regime2", 3 0, L_0x14a1073c0;  1 drivers
v0x14a0c4ac0_0 .net "rnd_ulp", 15 0, L_0x14a115d50;  1 drivers
v0x14a0c4b70_0 .net "s1", 0 0, L_0x14a0f6170;  1 drivers
v0x14a0c4c00_0 .net "s2", 0 0, L_0x14a0f6210;  1 drivers
v0x14a0c4c90_0 .net "se", 1 0, L_0x14a109550;  1 drivers
v0x14a0c4d40_0 .net "sm", 14 0, L_0x14a109810;  1 drivers
v0x14a0c4df0_0 .net "sr", 3 0, L_0x14a109360;  1 drivers
v0x14a0c4eb0_0 .net "sr_N", 4 0, L_0x14a10a380;  1 drivers
v0x14a0c4f60_0 .net "src", 0 0, L_0x14a109010;  1 drivers
v0x14a0c5010_0 .net "start", 0 0, L_0x15008b6a0;  1 drivers
v0x14a0c50a0_0 .net "start0", 0 0, L_0x14a0f6100;  1 drivers
v0x14a0c5130_0 .net "tmp1_o", 50 0, L_0x14a115370;  1 drivers
v0x14a0c51f0_0 .net "tmp1_oN", 15 0, L_0x14a1167c0;  1 drivers
v0x14a0c5290_0 .net "tmp1_o_rnd", 15 0, L_0x14a116a40;  1 drivers
v0x14a0c5340_0 .net "tmp1_o_rnd_ulp", 16 0, L_0x14a116320;  1 drivers
v0x14a0c5420_0 .net "tmp_o", 34 0, L_0x14a0f5f60;  1 drivers
v0x14a0c54d0_0 .net "ulp", 0 0, L_0x14a115e60;  1 drivers
v0x14a0c5570_0 .net "xin1", 15 0, L_0x14a0f7470;  1 drivers
v0x14a0c5610_0 .net "xin2", 15 0, L_0x14a0f76d0;  1 drivers
v0x14a0c56c0_0 .net "zero", 0 0, L_0x14a0f7220;  alias, 1 drivers
v0x14a0c5750_0 .net "zero1", 0 0, L_0x14a0f6d80;  1 drivers
v0x14a0c57f0_0 .net "zero2", 0 0, L_0x14a0f7070;  1 drivers
v0x14a0c5890_0 .net "zero_tmp1", 0 0, L_0x14a0f63e0;  1 drivers
v0x14a0c5930_0 .net "zero_tmp2", 0 0, L_0x14a0f65e0;  1 drivers
L_0x14a0f58e0 .part L_0x14a113360, 6, 1;
L_0x14a0f5c60 .part L_0x14a113360, 6, 1;
L_0x14a0f5ba0 .part L_0x14a112960, 0, 15;
L_0x14a0f6170 .part L_0x14a117690, 15, 1;
L_0x14a0f6210 .part L_0x14a117730, 15, 1;
L_0x14a0f6300 .part L_0x14a117690, 0, 15;
L_0x14a0f63e0 .reduce/or L_0x14a0f6300;
L_0x14a0f6500 .part L_0x14a117730, 0, 15;
L_0x14a0f65e0 .reduce/or L_0x14a0f6500;
L_0x14a0f6710 .part L_0x14a117690, 15, 1;
L_0x14a0f6930 .part L_0x14a117730, 15, 1;
L_0x14a0f6bd0 .part L_0x14a117690, 15, 1;
L_0x14a0f6e70 .part L_0x14a117730, 15, 1;
L_0x14a0f7370 .arith/sub 16, L_0x15008a068, L_0x14a117690;
L_0x14a0f7470 .functor MUXZ 16, L_0x14a117690, L_0x14a0f7370, L_0x14a0f6170, C4<>;
L_0x14a0f75d0 .arith/sub 16, L_0x15008a0b0, L_0x14a117730;
L_0x14a0f76d0 .functor MUXZ 16, L_0x14a117730, L_0x14a0f75d0, L_0x14a0f6210, C4<>;
L_0x14a108a20 .concat [ 14 1 0 0], L_0x14a0fdff0, L_0x14a0f63e0;
L_0x14a108b40 .concat [ 14 1 0 0], L_0x14a108900, L_0x14a0f65e0;
L_0x14a108d00 .part L_0x14a0f7470, 0, 15;
L_0x14a108da0 .part L_0x14a0f76d0, 0, 15;
L_0x14a108c60 .cmp/ge 15, L_0x14a108d00, L_0x14a108da0;
L_0x14a108f70 .functor MUXZ 1, L_0x15008a920, L_0x15008a8d8, L_0x14a108c60, C4<>;
L_0x14a108ec0 .functor MUXZ 1, L_0x14a0f6210, L_0x14a0f6170, L_0x14a108f70, C4<>;
L_0x14a1092c0 .functor MUXZ 1, L_0x14a0fe180, L_0x14a0f78b0, L_0x14a108f70, C4<>;
L_0x14a109010 .functor MUXZ 1, L_0x14a0f78b0, L_0x14a0fe180, L_0x14a108f70, C4<>;
L_0x14a1094b0 .functor MUXZ 4, L_0x14a1073c0, L_0x14a0fca80, L_0x14a108f70, C4<>;
L_0x14a109360 .functor MUXZ 4, L_0x14a0fca80, L_0x14a1073c0, L_0x14a108f70, C4<>;
L_0x14a109770 .functor MUXZ 2, L_0x14a1087d0, L_0x14a0fdec0, L_0x14a108f70, C4<>;
L_0x14a109550 .functor MUXZ 2, L_0x14a0fdec0, L_0x14a1087d0, L_0x14a108f70, C4<>;
L_0x14a109a80 .functor MUXZ 15, L_0x14a108b40, L_0x14a108a20, L_0x14a108f70, C4<>;
L_0x14a109810 .functor MUXZ 15, L_0x14a108a20, L_0x14a108b40, L_0x14a108f70, C4<>;
L_0x14a10a820 .concat [ 2 5 0 0], L_0x14a109770, L_0x14a109ee0;
L_0x14a109b20 .concat [ 2 5 0 0], L_0x14a109550, L_0x14a10a380;
L_0x14a10aa50 .part L_0x14a10a720, 4, 3;
L_0x14a10a900 .reduce/or L_0x14a10aa50;
L_0x14a10ac90 .part L_0x14a10a720, 0, 4;
L_0x14a10ab70 .functor MUXZ 4, L_0x14a10ac90, L_0x15008aba8, L_0x14a10a900, C4<>;
L_0x14a10c7d0 .part L_0x14a10c5f0, 15, 2;
L_0x14a10ad30 .part L_0x14a10c5f0, 16, 1;
L_0x14a10c9b0 .part L_0x14a10c5f0, 15, 1;
L_0x14a10c8e0 .part L_0x14a10c5f0, 0, 15;
L_0x14a10cba0 .concat [ 15 1 0 0], L_0x14a10c8e0, L_0x14a10c870;
L_0x14a112820 .part L_0x14a10c5f0, 1, 16;
L_0x14a1128c0 .part L_0x14a112730, 15, 1;
L_0x14a10cc40 .part L_0x14a112730, 0, 15;
L_0x14a112ad0 .concat [ 1 15 0 0], L_0x15008b148, L_0x14a10cc40;
L_0x14a112960 .functor MUXZ 16, L_0x14a112ad0, L_0x14a112730, L_0x14a1128c0, C4<>;
L_0x14a1130b0 .concat [ 2 5 0 0], L_0x14a109770, L_0x14a109ee0;
L_0x14a112b70 .concat [ 4 3 0 0], L_0x14a111610, L_0x15008b220;
L_0x14a1134e0 .part L_0x14a10c7d0, 1, 1;
L_0x14a1142e0 .part L_0x14a113360, 0, 7;
L_0x14a115460 .concat [ 16 35 0 0], L_0x15008b460, L_0x14a0f5f60;
L_0x14a1135c0 .part L_0x14a115370, 20, 1;
L_0x14a113660 .part L_0x14a115370, 19, 1;
L_0x14a115580 .part L_0x14a115370, 18, 1;
L_0x14a115620 .part L_0x14a115370, 0, 18;
L_0x14a115980 .reduce/or L_0x14a115620;
L_0x14a115d50 .concat [ 1 15 0 0], L_0x14a115e60, L_0x15008b4a8;
L_0x14a116420 .part L_0x14a115370, 19, 16;
L_0x14a116500 .concat [ 4 28 0 0], L_0x14a114200, L_0x15008b580;
L_0x14a1160c0 .cmp/gt 32, L_0x15008b5c8, L_0x14a116500;
L_0x14a116160 .part L_0x14a116320, 0, 16;
L_0x14a1168a0 .part L_0x14a115370, 19, 16;
L_0x14a116a40 .functor MUXZ 16, L_0x14a1168a0, L_0x14a116160, L_0x14a1160c0, C4<>;
L_0x14a1166a0 .arith/sub 16, L_0x15008b610, L_0x14a116a40;
L_0x14a1167c0 .functor MUXZ 16, L_0x14a116a40, L_0x14a1166a0, L_0x14a108ec0, C4<>;
L_0x14a116db0 .part L_0x14a112960, 15, 1;
L_0x14a117030 .concat [ 15 1 0 0], L_0x15008b658, L_0x14a0f7170;
L_0x14a116ae0 .part L_0x14a1167c0, 1, 15;
L_0x14a116b80 .concat [ 15 1 0 0], L_0x14a116ae0, L_0x14a108ec0;
L_0x14a116c60 .functor MUXZ 16, L_0x14a116b80, L_0x14a117030, L_0x14a116fc0, C4<>;
S_0x14a083a00 .scope module, "dsl1" "DSR_left_N_S" 4 108, 4 285 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x14a0837d0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x14a083810 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x14a112730 .functor BUFZ 16, L_0x14a112190, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15008b100 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a084ce0_0 .net *"_ivl_10", 0 0, L_0x15008b100;  1 drivers
v0x14a084da0_0 .net *"_ivl_5", 0 0, L_0x14a1122b0;  1 drivers
v0x14a084e50_0 .net *"_ivl_6", 15 0, L_0x14a1124f0;  1 drivers
v0x14a084f10_0 .net *"_ivl_8", 14 0, L_0x14a112450;  1 drivers
v0x14a084fc0_0 .net "a", 15 0, L_0x14a112820;  1 drivers
v0x14a0850b0_0 .net "b", 3 0, L_0x14a111610;  alias, 1 drivers
v0x14a085160_0 .net "c", 15 0, L_0x14a112730;  alias, 1 drivers
v0x14a085210 .array "tmp", 0 3;
v0x14a085210_0 .net v0x14a085210 0, 15 0, L_0x14a112590; 1 drivers
v0x14a085210_1 .net v0x14a085210 1, 15 0, L_0x14a1119d0; 1 drivers
v0x14a085210_2 .net v0x14a085210 2, 15 0, L_0x14a111dd0; 1 drivers
v0x14a085210_3 .net v0x14a085210 3, 15 0, L_0x14a112190; 1 drivers
L_0x14a1117b0 .part L_0x14a111610, 1, 1;
L_0x14a111b30 .part L_0x14a111610, 2, 1;
L_0x14a111ef0 .part L_0x14a111610, 3, 1;
L_0x14a1122b0 .part L_0x14a111610, 0, 1;
L_0x14a112450 .part L_0x14a112820, 0, 15;
L_0x14a1124f0 .concat [ 1 15 0 0], L_0x15008b100, L_0x14a112450;
L_0x14a112590 .functor MUXZ 16, L_0x14a112820, L_0x14a1124f0, L_0x14a1122b0, C4<>;
S_0x14a083d80 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14a083a00;
 .timescale -9 -12;
P_0x14a083f60 .param/l "i" 1 4 296, +C4<01>;
v0x14a084000_0 .net *"_ivl_1", 0 0, L_0x14a1117b0;  1 drivers
v0x14a084090_0 .net *"_ivl_3", 15 0, L_0x14a1118f0;  1 drivers
v0x14a084120_0 .net *"_ivl_5", 13 0, L_0x14a111850;  1 drivers
L_0x15008b028 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a0841b0_0 .net *"_ivl_7", 1 0, L_0x15008b028;  1 drivers
L_0x14a111850 .part L_0x14a112590, 0, 14;
L_0x14a1118f0 .concat [ 2 14 0 0], L_0x15008b028, L_0x14a111850;
L_0x14a1119d0 .functor MUXZ 16, L_0x14a112590, L_0x14a1118f0, L_0x14a1117b0, C4<>;
S_0x14a084250 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14a083a00;
 .timescale -9 -12;
P_0x14a084430 .param/l "i" 1 4 296, +C4<010>;
v0x14a0844c0_0 .net *"_ivl_1", 0 0, L_0x14a111b30;  1 drivers
v0x14a084570_0 .net *"_ivl_3", 15 0, L_0x14a111cb0;  1 drivers
v0x14a084620_0 .net *"_ivl_5", 11 0, L_0x14a111bd0;  1 drivers
L_0x15008b070 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14a0846e0_0 .net *"_ivl_7", 3 0, L_0x15008b070;  1 drivers
L_0x14a111bd0 .part L_0x14a1119d0, 0, 12;
L_0x14a111cb0 .concat [ 4 12 0 0], L_0x15008b070, L_0x14a111bd0;
L_0x14a111dd0 .functor MUXZ 16, L_0x14a1119d0, L_0x14a111cb0, L_0x14a111b30, C4<>;
S_0x14a084790 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14a083a00;
 .timescale -9 -12;
P_0x14a084980 .param/l "i" 1 4 296, +C4<011>;
v0x14a084a10_0 .net *"_ivl_1", 0 0, L_0x14a111ef0;  1 drivers
v0x14a084ac0_0 .net *"_ivl_3", 15 0, L_0x14a112070;  1 drivers
v0x14a084b70_0 .net *"_ivl_5", 7 0, L_0x14a111f90;  1 drivers
L_0x15008b0b8 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14a084c30_0 .net *"_ivl_7", 7 0, L_0x15008b0b8;  1 drivers
L_0x14a111f90 .part L_0x14a111dd0, 0, 8;
L_0x14a112070 .concat [ 8 8 0 0], L_0x15008b0b8, L_0x14a111f90;
L_0x14a112190 .functor MUXZ 16, L_0x14a111dd0, L_0x14a112070, L_0x14a111ef0, C4<>;
S_0x14a085340 .scope module, "dsr1" "DSR_right_N_S" 4 86, 4 306 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x14a085510 .param/l "N" 0 4 307, +C4<00000000000000000000000000010000>;
P_0x14a085550 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x14a10bf00 .functor BUFZ 16, L_0x14a10b9e0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15008acc8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a086670_0 .net *"_ivl_10", 0 0, L_0x15008acc8;  1 drivers
v0x14a086730_0 .net *"_ivl_5", 0 0, L_0x14a10bb00;  1 drivers
v0x14a0867e0_0 .net *"_ivl_6", 15 0, L_0x14a10bc40;  1 drivers
v0x14a0868a0_0 .net *"_ivl_8", 14 0, L_0x14a10bba0;  1 drivers
v0x14a086950_0 .net "a", 15 0, L_0x14a0f4f70;  alias, 1 drivers
v0x14a086a40_0 .net "b", 3 0, L_0x14a10ae60;  alias, 1 drivers
v0x14a086af0_0 .net "c", 15 0, L_0x14a10bf00;  alias, 1 drivers
v0x14a086ba0 .array "tmp", 0 3;
v0x14a086ba0_0 .net v0x14a086ba0 0, 15 0, L_0x14a10bd60; 1 drivers
v0x14a086ba0_1 .net v0x14a086ba0 1, 15 0, L_0x14a10b1e0; 1 drivers
v0x14a086ba0_2 .net v0x14a086ba0 2, 15 0, L_0x14a10b620; 1 drivers
v0x14a086ba0_3 .net v0x14a086ba0 3, 15 0, L_0x14a10b9e0; 1 drivers
L_0x14a10afc0 .part L_0x14a10ae60, 1, 1;
L_0x14a10b340 .part L_0x14a10ae60, 2, 1;
L_0x14a10b740 .part L_0x14a10ae60, 3, 1;
L_0x14a10bb00 .part L_0x14a10ae60, 0, 1;
L_0x14a10bba0 .part L_0x14a0f4f70, 1, 15;
L_0x14a10bc40 .concat [ 15 1 0 0], L_0x14a10bba0, L_0x15008acc8;
L_0x14a10bd60 .functor MUXZ 16, L_0x14a0f4f70, L_0x14a10bc40, L_0x14a10bb00, C4<>;
S_0x14a085720 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x14a085340;
 .timescale -9 -12;
P_0x14a0858f0 .param/l "i" 1 4 317, +C4<01>;
v0x14a085990_0 .net *"_ivl_1", 0 0, L_0x14a10afc0;  1 drivers
v0x14a085a20_0 .net *"_ivl_3", 15 0, L_0x14a10b100;  1 drivers
v0x14a085ab0_0 .net *"_ivl_5", 13 0, L_0x14a10b060;  1 drivers
L_0x15008abf0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a085b40_0 .net *"_ivl_7", 1 0, L_0x15008abf0;  1 drivers
L_0x14a10b060 .part L_0x14a10bd60, 2, 14;
L_0x14a10b100 .concat [ 14 2 0 0], L_0x14a10b060, L_0x15008abf0;
L_0x14a10b1e0 .functor MUXZ 16, L_0x14a10bd60, L_0x14a10b100, L_0x14a10afc0, C4<>;
S_0x14a085be0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x14a085340;
 .timescale -9 -12;
P_0x14a085dc0 .param/l "i" 1 4 317, +C4<010>;
v0x14a085e50_0 .net *"_ivl_1", 0 0, L_0x14a10b340;  1 drivers
v0x14a085f00_0 .net *"_ivl_3", 15 0, L_0x14a10b500;  1 drivers
v0x14a085fb0_0 .net *"_ivl_5", 11 0, L_0x14a10b460;  1 drivers
L_0x15008ac38 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14a086070_0 .net *"_ivl_7", 3 0, L_0x15008ac38;  1 drivers
L_0x14a10b460 .part L_0x14a10b1e0, 4, 12;
L_0x14a10b500 .concat [ 12 4 0 0], L_0x14a10b460, L_0x15008ac38;
L_0x14a10b620 .functor MUXZ 16, L_0x14a10b1e0, L_0x14a10b500, L_0x14a10b340, C4<>;
S_0x14a086120 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x14a085340;
 .timescale -9 -12;
P_0x14a086310 .param/l "i" 1 4 317, +C4<011>;
v0x14a0863a0_0 .net *"_ivl_1", 0 0, L_0x14a10b740;  1 drivers
v0x14a086450_0 .net *"_ivl_3", 15 0, L_0x14a10b8c0;  1 drivers
v0x14a086500_0 .net *"_ivl_5", 7 0, L_0x14a10b7e0;  1 drivers
L_0x15008ac80 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14a0865c0_0 .net *"_ivl_7", 7 0, L_0x15008ac80;  1 drivers
L_0x14a10b7e0 .part L_0x14a10b620, 8, 8;
L_0x14a10b8c0 .concat [ 8 8 0 0], L_0x14a10b7e0, L_0x15008ac80;
L_0x14a10b9e0 .functor MUXZ 16, L_0x14a10b620, L_0x14a10b8c0, L_0x14a10b740, C4<>;
S_0x14a086cd0 .scope module, "dsr2" "DSR_right_N_S" 4 134, 4 306 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 51 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 51 "c";
P_0x14a086e90 .param/l "N" 0 4 307, +C4<00000000000000000000000000000000000000000000000000000000000110011>;
P_0x14a086ed0 .param/l "S" 0 4 308, C4<00000000000000000000000000000100>;
L_0x14a115370 .functor BUFZ 51, L_0x14a114de0, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>, C4<000000000000000000000000000000000000000000000000000>;
L_0x15008b418 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a088040_0 .net *"_ivl_10", 0 0, L_0x15008b418;  1 drivers
v0x14a088100_0 .net *"_ivl_5", 0 0, L_0x14a114f00;  1 drivers
v0x14a0881b0_0 .net *"_ivl_6", 50 0, L_0x14a115070;  1 drivers
v0x14a088270_0 .net *"_ivl_8", 49 0, L_0x14a114fa0;  1 drivers
v0x14a088320_0 .net "a", 50 0, L_0x14a115460;  1 drivers
v0x14a088410_0 .net "b", 3 0, L_0x14a114200;  alias, 1 drivers
v0x14a0884c0_0 .net "c", 50 0, L_0x14a115370;  alias, 1 drivers
v0x14a088570 .array "tmp", 0 3;
v0x14a088570_0 .net v0x14a088570 0, 50 0, L_0x14a1151d0; 1 drivers
v0x14a088570_1 .net v0x14a088570 1, 50 0, L_0x14a114620; 1 drivers
v0x14a088570_2 .net v0x14a088570 2, 50 0, L_0x14a114a20; 1 drivers
v0x14a088570_3 .net v0x14a088570 3, 50 0, L_0x14a114de0; 1 drivers
L_0x14a114380 .part L_0x14a114200, 1, 1;
L_0x14a114780 .part L_0x14a114200, 2, 1;
L_0x14a114b40 .part L_0x14a114200, 3, 1;
L_0x14a114f00 .part L_0x14a114200, 0, 1;
L_0x14a114fa0 .part L_0x14a115460, 1, 50;
L_0x14a115070 .concat [ 50 1 0 0], L_0x14a114fa0, L_0x15008b418;
L_0x14a1151d0 .functor MUXZ 51, L_0x14a115460, L_0x14a115070, L_0x14a114f00, C4<>;
S_0x14a087100 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 317, 4 317 0, S_0x14a086cd0;
 .timescale -9 -12;
P_0x14a0872c0 .param/l "i" 1 4 317, +C4<01>;
v0x14a087360_0 .net *"_ivl_1", 0 0, L_0x14a114380;  1 drivers
v0x14a0873f0_0 .net *"_ivl_3", 50 0, L_0x14a114540;  1 drivers
v0x14a087480_0 .net *"_ivl_5", 48 0, L_0x14a1144a0;  1 drivers
L_0x15008b340 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a087510_0 .net *"_ivl_7", 1 0, L_0x15008b340;  1 drivers
L_0x14a1144a0 .part L_0x14a1151d0, 2, 49;
L_0x14a114540 .concat [ 49 2 0 0], L_0x14a1144a0, L_0x15008b340;
L_0x14a114620 .functor MUXZ 51, L_0x14a1151d0, L_0x14a114540, L_0x14a114380, C4<>;
S_0x14a0875b0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 317, 4 317 0, S_0x14a086cd0;
 .timescale -9 -12;
P_0x14a087790 .param/l "i" 1 4 317, +C4<010>;
v0x14a087820_0 .net *"_ivl_1", 0 0, L_0x14a114780;  1 drivers
v0x14a0878d0_0 .net *"_ivl_3", 50 0, L_0x14a114900;  1 drivers
v0x14a087980_0 .net *"_ivl_5", 46 0, L_0x14a114820;  1 drivers
L_0x15008b388 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14a087a40_0 .net *"_ivl_7", 3 0, L_0x15008b388;  1 drivers
L_0x14a114820 .part L_0x14a114620, 4, 47;
L_0x14a114900 .concat [ 47 4 0 0], L_0x14a114820, L_0x15008b388;
L_0x14a114a20 .functor MUXZ 51, L_0x14a114620, L_0x14a114900, L_0x14a114780, C4<>;
S_0x14a087af0 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 317, 4 317 0, S_0x14a086cd0;
 .timescale -9 -12;
P_0x14a087ce0 .param/l "i" 1 4 317, +C4<011>;
v0x14a087d70_0 .net *"_ivl_1", 0 0, L_0x14a114b40;  1 drivers
v0x14a087e20_0 .net *"_ivl_3", 50 0, L_0x14a114cc0;  1 drivers
v0x14a087ed0_0 .net *"_ivl_5", 42 0, L_0x14a114be0;  1 drivers
L_0x15008b3d0 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14a087f90_0 .net *"_ivl_7", 7 0, L_0x15008b3d0;  1 drivers
L_0x14a114be0 .part L_0x14a114a20, 8, 43;
L_0x14a114cc0 .concat [ 43 8 0 0], L_0x14a114be0, L_0x15008b3d0;
L_0x14a114de0 .functor MUXZ 51, L_0x14a114a20, L_0x14a114cc0, L_0x14a114b40, C4<>;
S_0x14a0886a0 .scope generate, "genblk1" "genblk1" 4 78, 4 78 0, S_0x14a083510;
 .timescale -9 -12;
L_0x150089f90 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a088860_0 .net/2u *"_ivl_0", 0 0, L_0x150089f90;  1 drivers
L_0x14a0f4f70 .concat [ 1 15 0 0], L_0x150089f90, L_0x14a109810;
S_0x14a088920 .scope generate, "genblk2" "genblk2" 4 91, 4 91 0, S_0x14a083510;
 .timescale -9 -12;
L_0x150089fd8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a088b20_0 .net/2u *"_ivl_0", 0 0, L_0x150089fd8;  1 drivers
L_0x14a0f57c0 .concat [ 1 15 0 0], L_0x150089fd8, L_0x14a109a80;
S_0x14a088bc0 .scope generate, "genblk3" "genblk3" 4 124, 4 124 0, S_0x14a083510;
 .timescale -9 -12;
L_0x14a0f59c0 .functor NOT 1, L_0x14a0f58e0, C4<0>, C4<0>, C4<0>;
v0x14a088d80_0 .net *"_ivl_0", 0 0, L_0x14a0f58e0;  1 drivers
v0x14a088e40_0 .net *"_ivl_1", 0 0, L_0x14a0f59c0;  1 drivers
v0x14a088ee0_0 .net *"_ivl_3", 15 0, L_0x14a0f5a70;  1 drivers
v0x14a088f90_0 .net *"_ivl_5", 0 0, L_0x14a0f5c60;  1 drivers
v0x14a089040_0 .net *"_ivl_6", 14 0, L_0x14a0f5ba0;  1 drivers
L_0x15008a020 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a089130_0 .net/2u *"_ivl_7", 0 0, L_0x15008a020;  1 drivers
LS_0x14a0f5a70_0_0 .concat [ 1 1 1 1], L_0x14a0f59c0, L_0x14a0f59c0, L_0x14a0f59c0, L_0x14a0f59c0;
LS_0x14a0f5a70_0_4 .concat [ 1 1 1 1], L_0x14a0f59c0, L_0x14a0f59c0, L_0x14a0f59c0, L_0x14a0f59c0;
LS_0x14a0f5a70_0_8 .concat [ 1 1 1 1], L_0x14a0f59c0, L_0x14a0f59c0, L_0x14a0f59c0, L_0x14a0f59c0;
LS_0x14a0f5a70_0_12 .concat [ 1 1 1 1], L_0x14a0f59c0, L_0x14a0f59c0, L_0x14a0f59c0, L_0x14a0f59c0;
L_0x14a0f5a70 .concat [ 4 4 4 4], LS_0x14a0f5a70_0_0, LS_0x14a0f5a70_0_4, LS_0x14a0f5a70_0_8, LS_0x14a0f5a70_0_12;
LS_0x14a0f5f60_0_0 .concat [ 1 15 2 1], L_0x15008a020, L_0x14a0f5ba0, L_0x14a1131d0, L_0x14a0f5c60;
LS_0x14a0f5f60_0_4 .concat [ 16 0 0 0], L_0x14a0f5a70;
L_0x14a0f5f60 .concat [ 19 16 0 0], LS_0x14a0f5f60_0_0, LS_0x14a0f5f60_0_4;
S_0x14a0891e0 .scope module, "l2" "LOD_N" 4 104, 4 327 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x14a0893a0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x14a0893e0 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x14a096e00_0 .net "in", 15 0, L_0x14a10cba0;  alias, 1 drivers
v0x14a096ed0_0 .net "out", 3 0, L_0x14a111610;  alias, 1 drivers
v0x14a096fa0_0 .net "vld", 0 0, L_0x14a111360;  1 drivers
S_0x14a089580 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x14a0891e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a089460 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14a0894a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14a096880_0 .net "in", 15 0, L_0x14a10cba0;  alias, 1 drivers
v0x14a096940_0 .net "out", 3 0, L_0x14a111610;  alias, 1 drivers
v0x14a096a00_0 .net "vld", 0 0, L_0x14a111360;  alias, 1 drivers
L_0x14a10ef30 .part L_0x14a10cba0, 0, 8;
L_0x14a1112c0 .part L_0x14a10cba0, 8, 8;
S_0x14a089900 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a089580;
 .timescale -9 -12;
L_0x14a111360 .functor OR 1, L_0x14a10eb20, L_0x14a110eb0, C4<0>, C4<0>;
L_0x15008afe0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a096080_0 .net/2u *"_ivl_4", 0 0, L_0x15008afe0;  1 drivers
v0x14a096140_0 .net *"_ivl_6", 3 0, L_0x14a111410;  1 drivers
v0x14a0961e0_0 .net *"_ivl_8", 3 0, L_0x14a1114f0;  1 drivers
v0x14a096290_0 .net "out_h", 2 0, L_0x14a111160;  1 drivers
v0x14a096350_0 .net "out_l", 2 0, L_0x14a10edd0;  1 drivers
v0x14a096420_0 .net "out_vh", 0 0, L_0x14a110eb0;  1 drivers
v0x14a0964d0_0 .net "out_vl", 0 0, L_0x14a10eb20;  1 drivers
L_0x14a111410 .concat [ 3 1 0 0], L_0x14a111160, L_0x15008afe0;
L_0x14a1114f0 .concat [ 3 1 0 0], L_0x14a10edd0, L_0x14a10eb20;
L_0x14a111610 .functor MUXZ 4, L_0x14a1114f0, L_0x14a111410, L_0x14a110eb0, C4<>;
S_0x14a089ad0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a089900;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a089790 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14a0897d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14a08fb10_0 .net "in", 7 0, L_0x14a1112c0;  1 drivers
v0x14a08fbd0_0 .net "out", 2 0, L_0x14a111160;  alias, 1 drivers
v0x14a08fc80_0 .net "vld", 0 0, L_0x14a110eb0;  alias, 1 drivers
L_0x14a10fea0 .part L_0x14a1112c0, 0, 4;
L_0x14a110dd0 .part L_0x14a1112c0, 4, 4;
S_0x14a089e50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a089ad0;
 .timescale -9 -12;
L_0x14a110eb0 .functor OR 1, L_0x14a10fa90, L_0x14a1109c0, C4<0>, C4<0>;
L_0x15008af98 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a08f310_0 .net/2u *"_ivl_4", 0 0, L_0x15008af98;  1 drivers
v0x14a08f3d0_0 .net *"_ivl_6", 2 0, L_0x14a110f60;  1 drivers
v0x14a08f470_0 .net *"_ivl_8", 2 0, L_0x14a111040;  1 drivers
v0x14a08f520_0 .net "out_h", 1 0, L_0x14a110c70;  1 drivers
v0x14a08f5e0_0 .net "out_l", 1 0, L_0x14a10fd40;  1 drivers
v0x14a08f6b0_0 .net "out_vh", 0 0, L_0x14a1109c0;  1 drivers
v0x14a08f760_0 .net "out_vl", 0 0, L_0x14a10fa90;  1 drivers
L_0x14a110f60 .concat [ 2 1 0 0], L_0x14a110c70, L_0x15008af98;
L_0x14a111040 .concat [ 2 1 0 0], L_0x14a10fd40, L_0x14a10fa90;
L_0x14a111160 .functor MUXZ 3, L_0x14a111040, L_0x14a110f60, L_0x14a1109c0, C4<>;
S_0x14a08a020 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a089e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a089ce0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a089d20 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a08c700_0 .net "in", 3 0, L_0x14a110dd0;  1 drivers
v0x14a08c7c0_0 .net "out", 1 0, L_0x14a110c70;  alias, 1 drivers
v0x14a08c870_0 .net "vld", 0 0, L_0x14a1109c0;  alias, 1 drivers
L_0x14a110380 .part L_0x14a110dd0, 0, 2;
L_0x14a1108a0 .part L_0x14a110dd0, 2, 2;
S_0x14a08a3a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a08a020;
 .timescale -9 -12;
L_0x14a1109c0 .functor OR 1, L_0x14a10ff40, L_0x14a1104a0, C4<0>, C4<0>;
L_0x15008af50 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a08bf00_0 .net/2u *"_ivl_4", 0 0, L_0x15008af50;  1 drivers
v0x14a08bfc0_0 .net *"_ivl_6", 1 0, L_0x14a110a70;  1 drivers
v0x14a08c060_0 .net *"_ivl_8", 1 0, L_0x14a110b50;  1 drivers
v0x14a08c110_0 .net "out_h", 0 0, L_0x14a110770;  1 drivers
v0x14a08c1d0_0 .net "out_l", 0 0, L_0x14a110250;  1 drivers
v0x14a08c2a0_0 .net "out_vh", 0 0, L_0x14a1104a0;  1 drivers
v0x14a08c350_0 .net "out_vl", 0 0, L_0x14a10ff40;  1 drivers
L_0x14a110a70 .concat [ 1 1 0 0], L_0x14a110770, L_0x15008af50;
L_0x14a110b50 .concat [ 1 1 0 0], L_0x14a110250, L_0x14a10ff40;
L_0x14a110c70 .functor MUXZ 2, L_0x14a110b50, L_0x14a110a70, L_0x14a1104a0, C4<>;
S_0x14a08a570 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a08a3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a08a230 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a08a270 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a08afa0_0 .net "in", 1 0, L_0x14a1108a0;  1 drivers
v0x14a08b060_0 .net "out", 0 0, L_0x14a110770;  alias, 1 drivers
v0x14a08b110_0 .net "vld", 0 0, L_0x14a1104a0;  alias, 1 drivers
L_0x14a110540 .part L_0x14a1108a0, 1, 1;
L_0x14a1106d0 .part L_0x14a1108a0, 0, 1;
S_0x14a08a8f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a08a570;
 .timescale -9 -12;
L_0x14a110620 .functor NOT 1, L_0x14a110540, C4<0>, C4<0>, C4<0>;
L_0x14a110770 .functor AND 1, L_0x14a110620, L_0x14a1106d0, C4<1>, C4<1>;
v0x14a08aac0_0 .net *"_ivl_2", 0 0, L_0x14a110540;  1 drivers
v0x14a08ab80_0 .net *"_ivl_3", 0 0, L_0x14a110620;  1 drivers
v0x14a08ac20_0 .net *"_ivl_5", 0 0, L_0x14a1106d0;  1 drivers
L_0x14a1104a0 .reduce/or L_0x14a1108a0;
S_0x14a08acb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a08a570;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a08acb0
v0x14a08af00_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a08af00_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a08af00_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_105.230 ;
    %load/vec4 v0x14a08af00_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_105.231, 5;
    %load/vec4 v0x14a08af00_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a08af00_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_105.230;
T_105.231 ;
    %end;
S_0x14a08b210 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a08a3a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a08b3e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a08b420 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a08bc90_0 .net "in", 1 0, L_0x14a110380;  1 drivers
v0x14a08bd50_0 .net "out", 0 0, L_0x14a110250;  alias, 1 drivers
v0x14a08be00_0 .net "vld", 0 0, L_0x14a10ff40;  alias, 1 drivers
L_0x14a110020 .part L_0x14a110380, 1, 1;
L_0x14a1101b0 .part L_0x14a110380, 0, 1;
S_0x14a08b5f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a08b210;
 .timescale -9 -12;
L_0x14a110100 .functor NOT 1, L_0x14a110020, C4<0>, C4<0>, C4<0>;
L_0x14a110250 .functor AND 1, L_0x14a110100, L_0x14a1101b0, C4<1>, C4<1>;
v0x14a08b7b0_0 .net *"_ivl_2", 0 0, L_0x14a110020;  1 drivers
v0x14a08b870_0 .net *"_ivl_3", 0 0, L_0x14a110100;  1 drivers
v0x14a08b910_0 .net *"_ivl_5", 0 0, L_0x14a1101b0;  1 drivers
L_0x14a10ff40 .reduce/or L_0x14a110380;
S_0x14a08b9a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a08b210;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a08b9a0
v0x14a08bbf0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a08bbf0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a08bbf0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_106.232 ;
    %load/vec4 v0x14a08bbf0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_106.233, 5;
    %load/vec4 v0x14a08bbf0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a08bbf0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_106.232;
T_106.233 ;
    %end;
S_0x14a08c400 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a08a020;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a08c400
v0x14a08c650_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a08c650_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a08c650_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_107.234 ;
    %load/vec4 v0x14a08c650_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_107.235, 5;
    %load/vec4 v0x14a08c650_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a08c650_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_107.234;
T_107.235 ;
    %end;
S_0x14a08c970 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a089e50;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a08cb40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a08cb80 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a08f0a0_0 .net "in", 3 0, L_0x14a10fea0;  1 drivers
v0x14a08f160_0 .net "out", 1 0, L_0x14a10fd40;  alias, 1 drivers
v0x14a08f210_0 .net "vld", 0 0, L_0x14a10fa90;  alias, 1 drivers
L_0x14a10f450 .part L_0x14a10fea0, 0, 2;
L_0x14a10f970 .part L_0x14a10fea0, 2, 2;
S_0x14a08cd50 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a08c970;
 .timescale -9 -12;
L_0x14a10fa90 .functor OR 1, L_0x14a10f050, L_0x14a10f570, C4<0>, C4<0>;
L_0x15008af08 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a08e8a0_0 .net/2u *"_ivl_4", 0 0, L_0x15008af08;  1 drivers
v0x14a08e960_0 .net *"_ivl_6", 1 0, L_0x14a10fb40;  1 drivers
v0x14a08ea00_0 .net *"_ivl_8", 1 0, L_0x14a10fc20;  1 drivers
v0x14a08eab0_0 .net "out_h", 0 0, L_0x14a10f840;  1 drivers
v0x14a08eb70_0 .net "out_l", 0 0, L_0x14a10f320;  1 drivers
v0x14a08ec40_0 .net "out_vh", 0 0, L_0x14a10f570;  1 drivers
v0x14a08ecf0_0 .net "out_vl", 0 0, L_0x14a10f050;  1 drivers
L_0x14a10fb40 .concat [ 1 1 0 0], L_0x14a10f840, L_0x15008af08;
L_0x14a10fc20 .concat [ 1 1 0 0], L_0x14a10f320, L_0x14a10f050;
L_0x14a10fd40 .functor MUXZ 2, L_0x14a10fc20, L_0x14a10fb40, L_0x14a10f570, C4<>;
S_0x14a08cf10 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a08cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a08cc00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a08cc40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a08d940_0 .net "in", 1 0, L_0x14a10f970;  1 drivers
v0x14a08da00_0 .net "out", 0 0, L_0x14a10f840;  alias, 1 drivers
v0x14a08dab0_0 .net "vld", 0 0, L_0x14a10f570;  alias, 1 drivers
L_0x14a10f610 .part L_0x14a10f970, 1, 1;
L_0x14a10f7a0 .part L_0x14a10f970, 0, 1;
S_0x14a08d290 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a08cf10;
 .timescale -9 -12;
L_0x14a10f6f0 .functor NOT 1, L_0x14a10f610, C4<0>, C4<0>, C4<0>;
L_0x14a10f840 .functor AND 1, L_0x14a10f6f0, L_0x14a10f7a0, C4<1>, C4<1>;
v0x14a08d460_0 .net *"_ivl_2", 0 0, L_0x14a10f610;  1 drivers
v0x14a08d520_0 .net *"_ivl_3", 0 0, L_0x14a10f6f0;  1 drivers
v0x14a08d5c0_0 .net *"_ivl_5", 0 0, L_0x14a10f7a0;  1 drivers
L_0x14a10f570 .reduce/or L_0x14a10f970;
S_0x14a08d650 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a08cf10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a08d650
v0x14a08d8a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a08d8a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a08d8a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_108.236 ;
    %load/vec4 v0x14a08d8a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_108.237, 5;
    %load/vec4 v0x14a08d8a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a08d8a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_108.236;
T_108.237 ;
    %end;
S_0x14a08dbb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a08cd50;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a08dd80 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a08ddc0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a08e630_0 .net "in", 1 0, L_0x14a10f450;  1 drivers
v0x14a08e6f0_0 .net "out", 0 0, L_0x14a10f320;  alias, 1 drivers
v0x14a08e7a0_0 .net "vld", 0 0, L_0x14a10f050;  alias, 1 drivers
L_0x14a10f0f0 .part L_0x14a10f450, 1, 1;
L_0x14a10f280 .part L_0x14a10f450, 0, 1;
S_0x14a08df90 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a08dbb0;
 .timescale -9 -12;
L_0x14a10f1d0 .functor NOT 1, L_0x14a10f0f0, C4<0>, C4<0>, C4<0>;
L_0x14a10f320 .functor AND 1, L_0x14a10f1d0, L_0x14a10f280, C4<1>, C4<1>;
v0x14a08e150_0 .net *"_ivl_2", 0 0, L_0x14a10f0f0;  1 drivers
v0x14a08e210_0 .net *"_ivl_3", 0 0, L_0x14a10f1d0;  1 drivers
v0x14a08e2b0_0 .net *"_ivl_5", 0 0, L_0x14a10f280;  1 drivers
L_0x14a10f050 .reduce/or L_0x14a10f450;
S_0x14a08e340 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a08dbb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a08e340
v0x14a08e590_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a08e590_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a08e590_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_109.238 ;
    %load/vec4 v0x14a08e590_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_109.239, 5;
    %load/vec4 v0x14a08e590_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a08e590_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_109.238;
T_109.239 ;
    %end;
S_0x14a08eda0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a08c970;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a08eda0
v0x14a08eff0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a08eff0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a08eff0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_110.240 ;
    %load/vec4 v0x14a08eff0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_110.241, 5;
    %load/vec4 v0x14a08eff0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a08eff0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_110.240;
T_110.241 ;
    %end;
S_0x14a08f810 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a089ad0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a08f810
v0x14a08fa60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.h.log2 ;
    %load/vec4 v0x14a08fa60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a08fa60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_111.242 ;
    %load/vec4 v0x14a08fa60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_111.243, 5;
    %load/vec4 v0x14a08fa60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a08fa60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_111.242;
T_111.243 ;
    %end;
S_0x14a08fd80 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a089900;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a08ff50 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14a08ff90 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14a095e10_0 .net "in", 7 0, L_0x14a10ef30;  1 drivers
v0x14a095ed0_0 .net "out", 2 0, L_0x14a10edd0;  alias, 1 drivers
v0x14a095f80_0 .net "vld", 0 0, L_0x14a10eb20;  alias, 1 drivers
L_0x14a10db10 .part L_0x14a10ef30, 0, 4;
L_0x14a10ea40 .part L_0x14a10ef30, 4, 4;
S_0x14a090160 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a08fd80;
 .timescale -9 -12;
L_0x14a10eb20 .functor OR 1, L_0x14a10d700, L_0x14a10e630, C4<0>, C4<0>;
L_0x15008aec0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a095610_0 .net/2u *"_ivl_4", 0 0, L_0x15008aec0;  1 drivers
v0x14a0956d0_0 .net *"_ivl_6", 2 0, L_0x14a10ebd0;  1 drivers
v0x14a095770_0 .net *"_ivl_8", 2 0, L_0x14a10ecb0;  1 drivers
v0x14a095820_0 .net "out_h", 1 0, L_0x14a10e8e0;  1 drivers
v0x14a0958e0_0 .net "out_l", 1 0, L_0x14a10d9b0;  1 drivers
v0x14a0959b0_0 .net "out_vh", 0 0, L_0x14a10e630;  1 drivers
v0x14a095a60_0 .net "out_vl", 0 0, L_0x14a10d700;  1 drivers
L_0x14a10ebd0 .concat [ 2 1 0 0], L_0x14a10e8e0, L_0x15008aec0;
L_0x14a10ecb0 .concat [ 2 1 0 0], L_0x14a10d9b0, L_0x14a10d700;
L_0x14a10edd0 .functor MUXZ 3, L_0x14a10ecb0, L_0x14a10ebd0, L_0x14a10e630, C4<>;
S_0x14a090320 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a090160;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a090010 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a090050 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a092a00_0 .net "in", 3 0, L_0x14a10ea40;  1 drivers
v0x14a092ac0_0 .net "out", 1 0, L_0x14a10e8e0;  alias, 1 drivers
v0x14a092b70_0 .net "vld", 0 0, L_0x14a10e630;  alias, 1 drivers
L_0x14a10dff0 .part L_0x14a10ea40, 0, 2;
L_0x14a10e510 .part L_0x14a10ea40, 2, 2;
S_0x14a0906a0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a090320;
 .timescale -9 -12;
L_0x14a10e630 .functor OR 1, L_0x14a10dbb0, L_0x14a10e110, C4<0>, C4<0>;
L_0x15008ae78 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a092200_0 .net/2u *"_ivl_4", 0 0, L_0x15008ae78;  1 drivers
v0x14a0922c0_0 .net *"_ivl_6", 1 0, L_0x14a10e6e0;  1 drivers
v0x14a092360_0 .net *"_ivl_8", 1 0, L_0x14a10e7c0;  1 drivers
v0x14a092410_0 .net "out_h", 0 0, L_0x14a10e3e0;  1 drivers
v0x14a0924d0_0 .net "out_l", 0 0, L_0x14a10dec0;  1 drivers
v0x14a0925a0_0 .net "out_vh", 0 0, L_0x14a10e110;  1 drivers
v0x14a092650_0 .net "out_vl", 0 0, L_0x14a10dbb0;  1 drivers
L_0x14a10e6e0 .concat [ 1 1 0 0], L_0x14a10e3e0, L_0x15008ae78;
L_0x14a10e7c0 .concat [ 1 1 0 0], L_0x14a10dec0, L_0x14a10dbb0;
L_0x14a10e8e0 .functor MUXZ 2, L_0x14a10e7c0, L_0x14a10e6e0, L_0x14a10e110, C4<>;
S_0x14a090870 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0906a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a090530 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a090570 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0912a0_0 .net "in", 1 0, L_0x14a10e510;  1 drivers
v0x14a091360_0 .net "out", 0 0, L_0x14a10e3e0;  alias, 1 drivers
v0x14a091410_0 .net "vld", 0 0, L_0x14a10e110;  alias, 1 drivers
L_0x14a10e1b0 .part L_0x14a10e510, 1, 1;
L_0x14a10e340 .part L_0x14a10e510, 0, 1;
S_0x14a090bf0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a090870;
 .timescale -9 -12;
L_0x14a10e290 .functor NOT 1, L_0x14a10e1b0, C4<0>, C4<0>, C4<0>;
L_0x14a10e3e0 .functor AND 1, L_0x14a10e290, L_0x14a10e340, C4<1>, C4<1>;
v0x14a090dc0_0 .net *"_ivl_2", 0 0, L_0x14a10e1b0;  1 drivers
v0x14a090e80_0 .net *"_ivl_3", 0 0, L_0x14a10e290;  1 drivers
v0x14a090f20_0 .net *"_ivl_5", 0 0, L_0x14a10e340;  1 drivers
L_0x14a10e110 .reduce/or L_0x14a10e510;
S_0x14a090fb0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a090870;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a090fb0
v0x14a091200_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a091200_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a091200_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_112.244 ;
    %load/vec4 v0x14a091200_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_112.245, 5;
    %load/vec4 v0x14a091200_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a091200_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_112.244;
T_112.245 ;
    %end;
S_0x14a091510 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0906a0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0916e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a091720 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a091f90_0 .net "in", 1 0, L_0x14a10dff0;  1 drivers
v0x14a092050_0 .net "out", 0 0, L_0x14a10dec0;  alias, 1 drivers
v0x14a092100_0 .net "vld", 0 0, L_0x14a10dbb0;  alias, 1 drivers
L_0x14a10dc90 .part L_0x14a10dff0, 1, 1;
L_0x14a10de20 .part L_0x14a10dff0, 0, 1;
S_0x14a0918f0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a091510;
 .timescale -9 -12;
L_0x14a10dd70 .functor NOT 1, L_0x14a10dc90, C4<0>, C4<0>, C4<0>;
L_0x14a10dec0 .functor AND 1, L_0x14a10dd70, L_0x14a10de20, C4<1>, C4<1>;
v0x14a091ab0_0 .net *"_ivl_2", 0 0, L_0x14a10dc90;  1 drivers
v0x14a091b70_0 .net *"_ivl_3", 0 0, L_0x14a10dd70;  1 drivers
v0x14a091c10_0 .net *"_ivl_5", 0 0, L_0x14a10de20;  1 drivers
L_0x14a10dbb0 .reduce/or L_0x14a10dff0;
S_0x14a091ca0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a091510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a091ca0
v0x14a091ef0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a091ef0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a091ef0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_113.246 ;
    %load/vec4 v0x14a091ef0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_113.247, 5;
    %load/vec4 v0x14a091ef0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a091ef0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_113.246;
T_113.247 ;
    %end;
S_0x14a092700 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a090320;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a092700
v0x14a092950_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a092950_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a092950_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_114.248 ;
    %load/vec4 v0x14a092950_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_114.249, 5;
    %load/vec4 v0x14a092950_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a092950_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_114.248;
T_114.249 ;
    %end;
S_0x14a092c70 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a090160;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a092e40 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a092e80 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a0953a0_0 .net "in", 3 0, L_0x14a10db10;  1 drivers
v0x14a095460_0 .net "out", 1 0, L_0x14a10d9b0;  alias, 1 drivers
v0x14a095510_0 .net "vld", 0 0, L_0x14a10d700;  alias, 1 drivers
L_0x14a10d0c0 .part L_0x14a10db10, 0, 2;
L_0x14a10d5e0 .part L_0x14a10db10, 2, 2;
S_0x14a093050 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a092c70;
 .timescale -9 -12;
L_0x14a10d700 .functor OR 1, L_0x14a10ca50, L_0x14a10d1e0, C4<0>, C4<0>;
L_0x15008ae30 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a094ba0_0 .net/2u *"_ivl_4", 0 0, L_0x15008ae30;  1 drivers
v0x14a094c60_0 .net *"_ivl_6", 1 0, L_0x14a10d7b0;  1 drivers
v0x14a094d00_0 .net *"_ivl_8", 1 0, L_0x14a10d890;  1 drivers
v0x14a094db0_0 .net "out_h", 0 0, L_0x14a10d4b0;  1 drivers
v0x14a094e70_0 .net "out_l", 0 0, L_0x14a10cf90;  1 drivers
v0x14a094f40_0 .net "out_vh", 0 0, L_0x14a10d1e0;  1 drivers
v0x14a094ff0_0 .net "out_vl", 0 0, L_0x14a10ca50;  1 drivers
L_0x14a10d7b0 .concat [ 1 1 0 0], L_0x14a10d4b0, L_0x15008ae30;
L_0x14a10d890 .concat [ 1 1 0 0], L_0x14a10cf90, L_0x14a10ca50;
L_0x14a10d9b0 .functor MUXZ 2, L_0x14a10d890, L_0x14a10d7b0, L_0x14a10d1e0, C4<>;
S_0x14a093210 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a093050;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a092f00 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a092f40 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a093c40_0 .net "in", 1 0, L_0x14a10d5e0;  1 drivers
v0x14a093d00_0 .net "out", 0 0, L_0x14a10d4b0;  alias, 1 drivers
v0x14a093db0_0 .net "vld", 0 0, L_0x14a10d1e0;  alias, 1 drivers
L_0x14a10d280 .part L_0x14a10d5e0, 1, 1;
L_0x14a10d410 .part L_0x14a10d5e0, 0, 1;
S_0x14a093590 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a093210;
 .timescale -9 -12;
L_0x14a10d360 .functor NOT 1, L_0x14a10d280, C4<0>, C4<0>, C4<0>;
L_0x14a10d4b0 .functor AND 1, L_0x14a10d360, L_0x14a10d410, C4<1>, C4<1>;
v0x14a093760_0 .net *"_ivl_2", 0 0, L_0x14a10d280;  1 drivers
v0x14a093820_0 .net *"_ivl_3", 0 0, L_0x14a10d360;  1 drivers
v0x14a0938c0_0 .net *"_ivl_5", 0 0, L_0x14a10d410;  1 drivers
L_0x14a10d1e0 .reduce/or L_0x14a10d5e0;
S_0x14a093950 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a093210;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a093950
v0x14a093ba0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a093ba0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a093ba0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_115.250 ;
    %load/vec4 v0x14a093ba0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_115.251, 5;
    %load/vec4 v0x14a093ba0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a093ba0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_115.250;
T_115.251 ;
    %end;
S_0x14a093eb0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a093050;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a094080 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0940c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a094930_0 .net "in", 1 0, L_0x14a10d0c0;  1 drivers
v0x14a0949f0_0 .net "out", 0 0, L_0x14a10cf90;  alias, 1 drivers
v0x14a094aa0_0 .net "vld", 0 0, L_0x14a10ca50;  alias, 1 drivers
L_0x14a10cda0 .part L_0x14a10d0c0, 1, 1;
L_0x14a10cef0 .part L_0x14a10d0c0, 0, 1;
S_0x14a094290 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a093eb0;
 .timescale -9 -12;
L_0x14a10ce40 .functor NOT 1, L_0x14a10cda0, C4<0>, C4<0>, C4<0>;
L_0x14a10cf90 .functor AND 1, L_0x14a10ce40, L_0x14a10cef0, C4<1>, C4<1>;
v0x14a094450_0 .net *"_ivl_2", 0 0, L_0x14a10cda0;  1 drivers
v0x14a094510_0 .net *"_ivl_3", 0 0, L_0x14a10ce40;  1 drivers
v0x14a0945b0_0 .net *"_ivl_5", 0 0, L_0x14a10cef0;  1 drivers
L_0x14a10ca50 .reduce/or L_0x14a10d0c0;
S_0x14a094640 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a093eb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a094640
v0x14a094890_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a094890_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a094890_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_116.252 ;
    %load/vec4 v0x14a094890_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_116.253, 5;
    %load/vec4 v0x14a094890_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a094890_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_116.252;
T_116.253 ;
    %end;
S_0x14a0950a0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a092c70;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0950a0
v0x14a0952f0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a0952f0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0952f0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_117.254 ;
    %load/vec4 v0x14a0952f0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_117.255, 5;
    %load/vec4 v0x14a0952f0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0952f0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_117.254;
T_117.255 ;
    %end;
S_0x14a095b10 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a08fd80;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a095b10
v0x14a095d60_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.genblk1.l.log2 ;
    %load/vec4 v0x14a095d60_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a095d60_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_118.256 ;
    %load/vec4 v0x14a095d60_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_118.257, 5;
    %load/vec4 v0x14a095d60_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a095d60_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_118.256;
T_118.257 ;
    %end;
S_0x14a096580 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a089580;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a096580
v0x14a0967d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.l1.log2 ;
    %load/vec4 v0x14a0967d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0967d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_119.258 ;
    %load/vec4 v0x14a0967d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_119.259, 5;
    %load/vec4 v0x14a0967d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0967d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_119.258;
T_119.259 ;
    %end;
S_0x14a096af0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x14a0891e0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a096af0
v0x14a096d50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.l2.log2 ;
    %load/vec4 v0x14a096d50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a096d50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_120.260 ;
    %load/vec4 v0x14a096d50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_120.261, 5;
    %load/vec4 v0x14a096d50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a096d50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_120.260;
T_120.261 ;
    %end;
S_0x14a097060 .scope function.vec4.s32, "log2" "log2" 4 4, 4 4 0, S_0x14a083510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a097060
v0x14a0972d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.log2 ;
    %load/vec4 v0x14a0972d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0972d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_121.262 ;
    %load/vec4 v0x14a0972d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_121.263, 5;
    %load/vec4 v0x14a0972d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0972d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_121.262;
T_121.263 ;
    %end;
S_0x14a097380 .scope module, "sub3" "sub_N" 4 114, 4 194 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x14a088ae0 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x15008b190 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a097c10_0 .net/2u *"_ivl_0", 0 0, L_0x15008b190;  1 drivers
L_0x15008b1d8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a097cd0_0 .net/2u *"_ivl_4", 0 0, L_0x15008b1d8;  1 drivers
v0x14a097d70_0 .net "a", 6 0, L_0x14a1130b0;  1 drivers
v0x14a097e20_0 .net "ain", 7 0, L_0x14a112cf0;  1 drivers
v0x14a097ee0_0 .net "b", 6 0, L_0x14a112b70;  1 drivers
v0x14a097fc0_0 .net "bin", 7 0, L_0x14a112e10;  1 drivers
v0x14a098060_0 .net "c", 7 0, L_0x14a112f30;  alias, 1 drivers
L_0x14a112cf0 .concat [ 7 1 0 0], L_0x14a1130b0, L_0x15008b190;
L_0x14a112e10 .concat [ 7 1 0 0], L_0x14a112b70, L_0x15008b1d8;
S_0x14a097730 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x14a097380;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x14a097900 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x14a097600_0 .net "a", 7 0, L_0x14a112cf0;  alias, 1 drivers
v0x14a097a50_0 .net "b", 7 0, L_0x14a112e10;  alias, 1 drivers
v0x14a097b00_0 .net "c", 7 0, L_0x14a112f30;  alias, 1 drivers
L_0x14a112f30 .arith/sub 8, L_0x14a112cf0, L_0x14a112e10;
S_0x14a098150 .scope module, "uut_abs_regime1" "abs_regime" 4 70, 4 252 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x14a098310 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x15008a968 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a098480_0 .net/2u *"_ivl_0", 0 0, L_0x15008a968;  1 drivers
v0x14a098540_0 .net *"_ivl_11", 4 0, L_0x14a109de0;  1 drivers
v0x14a0985e0_0 .net *"_ivl_2", 4 0, L_0x14a109c20;  1 drivers
L_0x15008a9b0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a098670_0 .net/2u *"_ivl_4", 0 0, L_0x15008a9b0;  1 drivers
v0x14a098700_0 .net *"_ivl_6", 4 0, L_0x14a109cc0;  1 drivers
L_0x15008a9f8 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14a0987d0_0 .net *"_ivl_8", 4 0, L_0x15008a9f8;  1 drivers
v0x14a098880_0 .net "rc", 0 0, L_0x14a1092c0;  alias, 1 drivers
v0x14a098920_0 .net "regime", 3 0, L_0x14a1094b0;  alias, 1 drivers
v0x14a0989d0_0 .net "regime_N", 4 0, L_0x14a109ee0;  alias, 1 drivers
L_0x14a109c20 .concat [ 4 1 0 0], L_0x14a1094b0, L_0x15008a968;
L_0x14a109cc0 .concat [ 4 1 0 0], L_0x14a1094b0, L_0x15008a9b0;
L_0x14a109de0 .arith/sub 5, L_0x15008a9f8, L_0x14a109cc0;
L_0x14a109ee0 .functor MUXZ 5, L_0x14a109de0, L_0x14a109c20, L_0x14a1092c0, C4<>;
S_0x14a098b30 .scope module, "uut_abs_regime2" "abs_regime" 4 71, 4 252 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "rc";
    .port_info 1 /INPUT 4 "regime";
    .port_info 2 /OUTPUT 5 "regime_N";
P_0x14a098790 .param/l "N" 0 4 253, C4<00000000000000000000000000000100>;
L_0x15008aa40 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a098e20_0 .net/2u *"_ivl_0", 0 0, L_0x15008aa40;  1 drivers
v0x14a098ee0_0 .net *"_ivl_11", 4 0, L_0x14a10a240;  1 drivers
v0x14a098f80_0 .net *"_ivl_2", 4 0, L_0x14a10a040;  1 drivers
L_0x15008aa88 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a099010_0 .net/2u *"_ivl_4", 0 0, L_0x15008aa88;  1 drivers
v0x14a0990a0_0 .net *"_ivl_6", 4 0, L_0x14a10a120;  1 drivers
L_0x15008aad0 .functor BUFT 1, C4<00000>, C4<0>, C4<0>, C4<0>;
v0x14a099170_0 .net *"_ivl_8", 4 0, L_0x15008aad0;  1 drivers
v0x14a099220_0 .net "rc", 0 0, L_0x14a109010;  alias, 1 drivers
v0x14a0992c0_0 .net "regime", 3 0, L_0x14a109360;  alias, 1 drivers
v0x14a099370_0 .net "regime_N", 4 0, L_0x14a10a380;  alias, 1 drivers
L_0x14a10a040 .concat [ 4 1 0 0], L_0x14a109360, L_0x15008aa40;
L_0x14a10a120 .concat [ 4 1 0 0], L_0x14a109360, L_0x15008aa88;
L_0x14a10a240 .arith/sub 5, L_0x15008aad0, L_0x14a10a120;
L_0x14a10a380 .functor MUXZ 5, L_0x14a10a240, L_0x14a10a040, L_0x14a109010, C4<>;
S_0x14a0994d0 .scope module, "uut_add_mantovf" "add_1" 4 115, 4 243 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 1 "mant_ovf";
    .port_info 2 /OUTPUT 8 "c";
P_0x14a099130 .param/l "N" 0 4 244, C4<0000000000000000000000000000000111>;
v0x14a0996d0_0 .net *"_ivl_0", 7 0, L_0x14a112c10;  1 drivers
L_0x15008b268 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0x14a099810_0 .net *"_ivl_3", 6 0, L_0x15008b268;  1 drivers
v0x14a0998c0_0 .net "a", 7 0, L_0x14a112f30;  alias, 1 drivers
v0x14a0999b0_0 .net "c", 7 0, L_0x14a113360;  alias, 1 drivers
v0x14a099a60_0 .net "mant_ovf", 0 0, L_0x14a1134e0;  1 drivers
L_0x14a112c10 .concat [ 1 7 0 0], L_0x14a1134e0, L_0x15008b268;
L_0x14a113360 .arith/sum 8, L_0x14a112f30, L_0x14a112c10;
S_0x14a099b50 .scope module, "uut_add_sub_N" "add_sub_N" 4 98, 4 230 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 1 "op";
    .port_info 1 /INPUT 16 "a";
    .port_info 2 /INPUT 16 "b";
    .port_info 3 /OUTPUT 17 "c";
P_0x14a099d10 .param/l "N" 0 4 231, +C4<00000000000000000000000000010000>;
v0x14a09b8f0_0 .net "a", 15 0, L_0x14a0f57c0;  alias, 1 drivers
v0x14a09b9e0_0 .net "b", 15 0, L_0x14a10bf00;  alias, 1 drivers
v0x14a09ba70_0 .net "c", 16 0, L_0x14a10c5f0;  alias, 1 drivers
v0x14a09bb00_0 .net "c_add", 16 0, L_0x14a10c1f0;  1 drivers
v0x14a09bbe0_0 .net "c_sub", 16 0, L_0x14a10c4f0;  1 drivers
v0x14a09bcf0_0 .net "op", 0 0, L_0x14a109110;  alias, 1 drivers
L_0x14a10c5f0 .functor MUXZ 17, L_0x14a10c4f0, L_0x14a10c1f0, L_0x14a109110, C4<>;
S_0x14a099e90 .scope module, "a11" "add_N" 4 237, 4 204 0, S_0x14a099b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x14a09a060 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x15008ad10 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a09a650_0 .net/2u *"_ivl_0", 0 0, L_0x15008ad10;  1 drivers
L_0x15008ad58 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a09a710_0 .net/2u *"_ivl_4", 0 0, L_0x15008ad58;  1 drivers
v0x14a09a7b0_0 .net "a", 15 0, L_0x14a0f57c0;  alias, 1 drivers
v0x14a09a860_0 .net "ain", 16 0, L_0x14a10bfb0;  1 drivers
v0x14a09a920_0 .net "b", 15 0, L_0x14a10bf00;  alias, 1 drivers
v0x14a09a9f0_0 .net "bin", 16 0, L_0x14a10c0d0;  1 drivers
v0x14a09aaa0_0 .net "c", 16 0, L_0x14a10c1f0;  alias, 1 drivers
L_0x14a10bfb0 .concat [ 16 1 0 0], L_0x14a0f57c0, L_0x15008ad10;
L_0x14a10c0d0 .concat [ 16 1 0 0], L_0x14a10bf00, L_0x15008ad58;
S_0x14a09a170 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x14a099e90;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x14a09a340 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x14a09a450_0 .net "a", 16 0, L_0x14a10bfb0;  alias, 1 drivers
v0x14a09a510_0 .net "b", 16 0, L_0x14a10c0d0;  alias, 1 drivers
v0x14a09a5b0_0 .net "c", 16 0, L_0x14a10c1f0;  alias, 1 drivers
L_0x14a10c1f0 .arith/sum 17, L_0x14a10bfb0, L_0x14a10c0d0;
S_0x14a09ab90 .scope module, "s11" "sub_N" 4 238, 4 194 0, S_0x14a099b50;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x14a09ad60 .param/l "N" 0 4 195, +C4<00000000000000000000000000010000>;
L_0x15008ada0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a09b3a0_0 .net/2u *"_ivl_0", 0 0, L_0x15008ada0;  1 drivers
L_0x15008ade8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a09b460_0 .net/2u *"_ivl_4", 0 0, L_0x15008ade8;  1 drivers
v0x14a09b500_0 .net "a", 15 0, L_0x14a0f57c0;  alias, 1 drivers
v0x14a09b5d0_0 .net "ain", 16 0, L_0x14a10c2f0;  1 drivers
v0x14a09b680_0 .net "b", 15 0, L_0x14a10bf00;  alias, 1 drivers
v0x14a09b790_0 .net "bin", 16 0, L_0x14a10c3d0;  1 drivers
v0x14a09b820_0 .net "c", 16 0, L_0x14a10c4f0;  alias, 1 drivers
L_0x14a10c2f0 .concat [ 16 1 0 0], L_0x14a0f57c0, L_0x15008ada0;
L_0x14a10c3d0 .concat [ 16 1 0 0], L_0x14a10bf00, L_0x15008ade8;
S_0x14a09aed0 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x14a09ab90;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x14a09b090 .param/l "N" 0 4 215, +C4<00000000000000000000000000010000>;
v0x14a09b1a0_0 .net "a", 16 0, L_0x14a10c2f0;  alias, 1 drivers
v0x14a09b260_0 .net "b", 16 0, L_0x14a10c3d0;  alias, 1 drivers
v0x14a09b300_0 .net "c", 16 0, L_0x14a10c4f0;  alias, 1 drivers
L_0x14a10c4f0 .arith/sub 17, L_0x14a10c2f0, L_0x14a10c3d0;
S_0x14a09bda0 .scope module, "uut_add_ulp" "add_N" 4 143, 4 204 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 16 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x14a09bf60 .param/l "N" 0 4 205, +C4<00000000000000000000000000010000>;
L_0x15008b4f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a09c5b0_0 .net/2u *"_ivl_0", 0 0, L_0x15008b4f0;  1 drivers
L_0x15008b538 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a09c670_0 .net/2u *"_ivl_4", 0 0, L_0x15008b538;  1 drivers
v0x14a09c710_0 .net "a", 15 0, L_0x14a116420;  1 drivers
v0x14a09c7c0_0 .net "ain", 16 0, L_0x14a1157b0;  1 drivers
v0x14a09c880_0 .net "b", 15 0, L_0x14a115d50;  alias, 1 drivers
v0x14a09c960_0 .net "bin", 16 0, L_0x14a1158d0;  1 drivers
v0x14a09ca00_0 .net "c", 16 0, L_0x14a116320;  alias, 1 drivers
L_0x14a1157b0 .concat [ 16 1 0 0], L_0x14a116420, L_0x15008b4f0;
L_0x14a1158d0 .concat [ 16 1 0 0], L_0x14a115d50, L_0x15008b538;
S_0x14a09c0d0 .scope module, "a1" "add_N_in" 4 210, 4 222 0, S_0x14a09bda0;
 .timescale -9 -12;
    .port_info 0 /INPUT 17 "a";
    .port_info 1 /INPUT 17 "b";
    .port_info 2 /OUTPUT 17 "c";
P_0x14a09c2a0 .param/l "N" 0 4 223, +C4<00000000000000000000000000010000>;
v0x14a09c3b0_0 .net "a", 16 0, L_0x14a1157b0;  alias, 1 drivers
v0x14a09c470_0 .net "b", 16 0, L_0x14a1158d0;  alias, 1 drivers
v0x14a09c510_0 .net "c", 16 0, L_0x14a116320;  alias, 1 drivers
L_0x14a116320 .arith/sum 17, L_0x14a1157b0, L_0x14a1158d0;
S_0x14a09caf0 .scope module, "uut_de1" "data_extract_v1" 4 42, 4 155 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x14a09ccb0 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x14a09ccf0 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x14a09cd30 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x14a0f7840 .functor BUFZ 16, L_0x14a0f7470, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14a0f79d0 .functor NOT 16, L_0x14a0f7840, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15008a2f0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14a0fc730 .functor XOR 1, L_0x14a0f78b0, L_0x15008a2f0, C4<0>, C4<0>;
v0x14a0acaa0_0 .net/2u *"_ivl_10", 0 0, L_0x15008a2f0;  1 drivers
v0x14a0acb50_0 .net *"_ivl_12", 0 0, L_0x14a0fc730;  1 drivers
L_0x15008a338 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x14a0acc00_0 .net/2u *"_ivl_16", 3 0, L_0x15008a338;  1 drivers
v0x14a0accc0_0 .net *"_ivl_18", 3 0, L_0x14a0fc980;  1 drivers
v0x14a0acd70_0 .net *"_ivl_23", 13 0, L_0x14a0fdcc0;  1 drivers
L_0x15008a4a0 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a0ace60_0 .net/2u *"_ivl_24", 1 0, L_0x15008a4a0;  1 drivers
v0x14a0acf10_0 .net *"_ivl_4", 15 0, L_0x14a0f79d0;  1 drivers
v0x14a0acfc0_0 .net *"_ivl_9", 14 0, L_0x14a0fc690;  1 drivers
v0x14a0ad070_0 .net "exp", 1 0, L_0x14a0fdec0;  alias, 1 drivers
v0x14a0ad180_0 .net "in", 15 0, L_0x14a0f7470;  alias, 1 drivers
v0x14a0ad230_0 .net "k", 3 0, L_0x14a0fc4f0;  1 drivers
v0x14a0ad2d0_0 .net "mant", 13 0, L_0x14a0fdff0;  alias, 1 drivers
v0x14a0ad380_0 .net "rc", 0 0, L_0x14a0f78b0;  alias, 1 drivers
v0x14a0ad420_0 .net "regime", 3 0, L_0x14a0fca80;  alias, 1 drivers
v0x14a0ad4d0_0 .net "xin", 15 0, L_0x14a0f7840;  1 drivers
v0x14a0ad580_0 .net "xin_r", 15 0, L_0x14a0f7a40;  1 drivers
v0x14a0ad630_0 .net "xin_tmp", 15 0, L_0x14a0fdbd0;  1 drivers
L_0x14a0f78b0 .part L_0x14a0f7840, 14, 1;
L_0x14a0f7a40 .functor MUXZ 16, L_0x14a0f7840, L_0x14a0f79d0, L_0x14a0f78b0, C4<>;
L_0x14a0fc690 .part L_0x14a0f7a40, 0, 15;
L_0x14a0fc820 .concat [ 1 15 0 0], L_0x14a0fc730, L_0x14a0fc690;
L_0x14a0fc980 .arith/sub 4, L_0x14a0fc4f0, L_0x15008a338;
L_0x14a0fca80 .functor MUXZ 4, L_0x14a0fc4f0, L_0x14a0fc980, L_0x14a0f78b0, C4<>;
L_0x14a0fdcc0 .part L_0x14a0f7840, 0, 14;
L_0x14a0fdda0 .concat [ 2 14 0 0], L_0x15008a4a0, L_0x14a0fdcc0;
L_0x14a0fdec0 .part L_0x14a0fdbd0, 14, 2;
L_0x14a0fdff0 .part L_0x14a0fdbd0, 0, 14;
S_0x14a09cf20 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x14a09caf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a09cf20
v0x14a09d1b0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.log2 ;
    %load/vec4 v0x14a09d1b0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a09d1b0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_122.264 ;
    %load/vec4 v0x14a09d1b0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_122.265, 5;
    %load/vec4 v0x14a09d1b0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a09d1b0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_122.264;
T_122.265 ;
    %end;
S_0x14a09d260 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x14a09caf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x14a09d430 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x14a09d470 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x14a0fdbd0 .functor BUFZ 16, L_0x14a0fd640, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15008a458 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a09e5b0_0 .net *"_ivl_10", 0 0, L_0x15008a458;  1 drivers
v0x14a09e670_0 .net *"_ivl_5", 0 0, L_0x14a0fd760;  1 drivers
v0x14a09e720_0 .net *"_ivl_6", 15 0, L_0x14a0fd8d0;  1 drivers
v0x14a09e7e0_0 .net *"_ivl_8", 14 0, L_0x14a0fd800;  1 drivers
v0x14a09e890_0 .net "a", 15 0, L_0x14a0fdda0;  1 drivers
v0x14a09e980_0 .net "b", 3 0, L_0x14a0fc4f0;  alias, 1 drivers
v0x14a09ea30_0 .net "c", 15 0, L_0x14a0fdbd0;  alias, 1 drivers
v0x14a09eae0 .array "tmp", 0 3;
v0x14a09eae0_0 .net v0x14a09eae0 0, 15 0, L_0x14a0fda30; 1 drivers
v0x14a09eae0_1 .net v0x14a09eae0 1, 15 0, L_0x14a0fce00; 1 drivers
v0x14a09eae0_2 .net v0x14a09eae0 2, 15 0, L_0x14a0fd280; 1 drivers
v0x14a09eae0_3 .net v0x14a09eae0 3, 15 0, L_0x14a0fd640; 1 drivers
L_0x14a0fcba0 .part L_0x14a0fc4f0, 1, 1;
L_0x14a0fcf60 .part L_0x14a0fc4f0, 2, 1;
L_0x14a0fd3a0 .part L_0x14a0fc4f0, 3, 1;
L_0x14a0fd760 .part L_0x14a0fc4f0, 0, 1;
L_0x14a0fd800 .part L_0x14a0fdda0, 0, 15;
L_0x14a0fd8d0 .concat [ 1 15 0 0], L_0x15008a458, L_0x14a0fd800;
L_0x14a0fda30 .functor MUXZ 16, L_0x14a0fdda0, L_0x14a0fd8d0, L_0x14a0fd760, C4<>;
S_0x14a09d660 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14a09d260;
 .timescale -9 -12;
P_0x14a09d830 .param/l "i" 1 4 296, +C4<01>;
v0x14a09d8d0_0 .net *"_ivl_1", 0 0, L_0x14a0fcba0;  1 drivers
v0x14a09d960_0 .net *"_ivl_3", 15 0, L_0x14a0fcce0;  1 drivers
v0x14a09d9f0_0 .net *"_ivl_5", 13 0, L_0x14a0fcc40;  1 drivers
L_0x15008a380 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a09da80_0 .net *"_ivl_7", 1 0, L_0x15008a380;  1 drivers
L_0x14a0fcc40 .part L_0x14a0fda30, 0, 14;
L_0x14a0fcce0 .concat [ 2 14 0 0], L_0x15008a380, L_0x14a0fcc40;
L_0x14a0fce00 .functor MUXZ 16, L_0x14a0fda30, L_0x14a0fcce0, L_0x14a0fcba0, C4<>;
S_0x14a09db20 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14a09d260;
 .timescale -9 -12;
P_0x14a09dd00 .param/l "i" 1 4 296, +C4<010>;
v0x14a09dd90_0 .net *"_ivl_1", 0 0, L_0x14a0fcf60;  1 drivers
v0x14a09de40_0 .net *"_ivl_3", 15 0, L_0x14a0fd1a0;  1 drivers
v0x14a09def0_0 .net *"_ivl_5", 11 0, L_0x14a0fd100;  1 drivers
L_0x15008a3c8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14a09dfb0_0 .net *"_ivl_7", 3 0, L_0x15008a3c8;  1 drivers
L_0x14a0fd100 .part L_0x14a0fce00, 0, 12;
L_0x14a0fd1a0 .concat [ 4 12 0 0], L_0x15008a3c8, L_0x14a0fd100;
L_0x14a0fd280 .functor MUXZ 16, L_0x14a0fce00, L_0x14a0fd1a0, L_0x14a0fcf60, C4<>;
S_0x14a09e060 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14a09d260;
 .timescale -9 -12;
P_0x14a09e250 .param/l "i" 1 4 296, +C4<011>;
v0x14a09e2e0_0 .net *"_ivl_1", 0 0, L_0x14a0fd3a0;  1 drivers
v0x14a09e390_0 .net *"_ivl_3", 15 0, L_0x14a0fd520;  1 drivers
v0x14a09e440_0 .net *"_ivl_5", 7 0, L_0x14a0fd440;  1 drivers
L_0x15008a410 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14a09e500_0 .net *"_ivl_7", 7 0, L_0x15008a410;  1 drivers
L_0x14a0fd440 .part L_0x14a0fd280, 0, 8;
L_0x14a0fd520 .concat [ 8 8 0 0], L_0x15008a410, L_0x14a0fd440;
L_0x14a0fd640 .functor MUXZ 16, L_0x14a0fd280, L_0x14a0fd520, L_0x14a0fd3a0, C4<>;
S_0x14a09ec10 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x14a09caf0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x14a09edd0 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x14a09ee10 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x14a0ac840_0 .net "in", 15 0, L_0x14a0fc820;  1 drivers
v0x14a0ac910_0 .net "out", 3 0, L_0x14a0fc4f0;  alias, 1 drivers
v0x14a0ac9e0_0 .net "vld", 0 0, L_0x14a0fc240;  1 drivers
S_0x14a09efc0 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x14a09ec10;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a09ee90 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14a09eed0 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14a0ac2c0_0 .net "in", 15 0, L_0x14a0fc820;  alias, 1 drivers
v0x14a0ac380_0 .net "out", 3 0, L_0x14a0fc4f0;  alias, 1 drivers
v0x14a0ac440_0 .net "vld", 0 0, L_0x14a0fc240;  alias, 1 drivers
L_0x14a0f9e10 .part L_0x14a0fc820, 0, 8;
L_0x14a0fc1a0 .part L_0x14a0fc820, 8, 8;
S_0x14a09f340 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a09efc0;
 .timescale -9 -12;
L_0x14a0fc240 .functor OR 1, L_0x14a0f9a00, L_0x14a0fbd90, C4<0>, C4<0>;
L_0x15008a2a8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0abac0_0 .net/2u *"_ivl_4", 0 0, L_0x15008a2a8;  1 drivers
v0x14a0abb80_0 .net *"_ivl_6", 3 0, L_0x14a0fc2f0;  1 drivers
v0x14a0abc20_0 .net *"_ivl_8", 3 0, L_0x14a0fc3d0;  1 drivers
v0x14a0abcd0_0 .net "out_h", 2 0, L_0x14a0fc040;  1 drivers
v0x14a0abd90_0 .net "out_l", 2 0, L_0x14a0f9cb0;  1 drivers
v0x14a0abe60_0 .net "out_vh", 0 0, L_0x14a0fbd90;  1 drivers
v0x14a0abf10_0 .net "out_vl", 0 0, L_0x14a0f9a00;  1 drivers
L_0x14a0fc2f0 .concat [ 3 1 0 0], L_0x14a0fc040, L_0x15008a2a8;
L_0x14a0fc3d0 .concat [ 3 1 0 0], L_0x14a0f9cb0, L_0x14a0f9a00;
L_0x14a0fc4f0 .functor MUXZ 4, L_0x14a0fc3d0, L_0x14a0fc2f0, L_0x14a0fbd90, C4<>;
S_0x14a09f510 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a09f340;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a09f1d0 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14a09f210 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14a0a5550_0 .net "in", 7 0, L_0x14a0fc1a0;  1 drivers
v0x14a0a5610_0 .net "out", 2 0, L_0x14a0fc040;  alias, 1 drivers
v0x14a0a56c0_0 .net "vld", 0 0, L_0x14a0fbd90;  alias, 1 drivers
L_0x14a0fad80 .part L_0x14a0fc1a0, 0, 4;
L_0x14a0fbcb0 .part L_0x14a0fc1a0, 4, 4;
S_0x14a09f890 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a09f510;
 .timescale -9 -12;
L_0x14a0fbd90 .functor OR 1, L_0x14a0fa970, L_0x14a0fb8a0, C4<0>, C4<0>;
L_0x15008a260 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0a4d50_0 .net/2u *"_ivl_4", 0 0, L_0x15008a260;  1 drivers
v0x14a0a4e10_0 .net *"_ivl_6", 2 0, L_0x14a0fbe40;  1 drivers
v0x14a0a4eb0_0 .net *"_ivl_8", 2 0, L_0x14a0fbf20;  1 drivers
v0x14a0a4f60_0 .net "out_h", 1 0, L_0x14a0fbb50;  1 drivers
v0x14a0a5020_0 .net "out_l", 1 0, L_0x14a0fac20;  1 drivers
v0x14a0a50f0_0 .net "out_vh", 0 0, L_0x14a0fb8a0;  1 drivers
v0x14a0a51a0_0 .net "out_vl", 0 0, L_0x14a0fa970;  1 drivers
L_0x14a0fbe40 .concat [ 2 1 0 0], L_0x14a0fbb50, L_0x15008a260;
L_0x14a0fbf20 .concat [ 2 1 0 0], L_0x14a0fac20, L_0x14a0fa970;
L_0x14a0fc040 .functor MUXZ 3, L_0x14a0fbf20, L_0x14a0fbe40, L_0x14a0fb8a0, C4<>;
S_0x14a09fa60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a09f890;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a09f720 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a09f760 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a0a2140_0 .net "in", 3 0, L_0x14a0fbcb0;  1 drivers
v0x14a0a2200_0 .net "out", 1 0, L_0x14a0fbb50;  alias, 1 drivers
v0x14a0a22b0_0 .net "vld", 0 0, L_0x14a0fb8a0;  alias, 1 drivers
L_0x14a0fb260 .part L_0x14a0fbcb0, 0, 2;
L_0x14a0fb780 .part L_0x14a0fbcb0, 2, 2;
S_0x14a09fde0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a09fa60;
 .timescale -9 -12;
L_0x14a0fb8a0 .functor OR 1, L_0x14a0fae20, L_0x14a0fb380, C4<0>, C4<0>;
L_0x15008a218 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0a1940_0 .net/2u *"_ivl_4", 0 0, L_0x15008a218;  1 drivers
v0x14a0a1a00_0 .net *"_ivl_6", 1 0, L_0x14a0fb950;  1 drivers
v0x14a0a1aa0_0 .net *"_ivl_8", 1 0, L_0x14a0fba30;  1 drivers
v0x14a0a1b50_0 .net "out_h", 0 0, L_0x14a0fb650;  1 drivers
v0x14a0a1c10_0 .net "out_l", 0 0, L_0x14a0fb130;  1 drivers
v0x14a0a1ce0_0 .net "out_vh", 0 0, L_0x14a0fb380;  1 drivers
v0x14a0a1d90_0 .net "out_vl", 0 0, L_0x14a0fae20;  1 drivers
L_0x14a0fb950 .concat [ 1 1 0 0], L_0x14a0fb650, L_0x15008a218;
L_0x14a0fba30 .concat [ 1 1 0 0], L_0x14a0fb130, L_0x14a0fae20;
L_0x14a0fbb50 .functor MUXZ 2, L_0x14a0fba30, L_0x14a0fb950, L_0x14a0fb380, C4<>;
S_0x14a09ffb0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a09fde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a09fc70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a09fcb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0a09e0_0 .net "in", 1 0, L_0x14a0fb780;  1 drivers
v0x14a0a0aa0_0 .net "out", 0 0, L_0x14a0fb650;  alias, 1 drivers
v0x14a0a0b50_0 .net "vld", 0 0, L_0x14a0fb380;  alias, 1 drivers
L_0x14a0fb420 .part L_0x14a0fb780, 1, 1;
L_0x14a0fb5b0 .part L_0x14a0fb780, 0, 1;
S_0x14a0a0330 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a09ffb0;
 .timescale -9 -12;
L_0x14a0fb500 .functor NOT 1, L_0x14a0fb420, C4<0>, C4<0>, C4<0>;
L_0x14a0fb650 .functor AND 1, L_0x14a0fb500, L_0x14a0fb5b0, C4<1>, C4<1>;
v0x14a0a0500_0 .net *"_ivl_2", 0 0, L_0x14a0fb420;  1 drivers
v0x14a0a05c0_0 .net *"_ivl_3", 0 0, L_0x14a0fb500;  1 drivers
v0x14a0a0660_0 .net *"_ivl_5", 0 0, L_0x14a0fb5b0;  1 drivers
L_0x14a0fb380 .reduce/or L_0x14a0fb780;
S_0x14a0a06f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a09ffb0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0a06f0
v0x14a0a0940_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a0a0940_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0a0940_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_123.266 ;
    %load/vec4 v0x14a0a0940_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_123.267, 5;
    %load/vec4 v0x14a0a0940_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0a0940_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_123.266;
T_123.267 ;
    %end;
S_0x14a0a0c50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a09fde0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0a0e20 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0a0e60 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0a16d0_0 .net "in", 1 0, L_0x14a0fb260;  1 drivers
v0x14a0a1790_0 .net "out", 0 0, L_0x14a0fb130;  alias, 1 drivers
v0x14a0a1840_0 .net "vld", 0 0, L_0x14a0fae20;  alias, 1 drivers
L_0x14a0faf00 .part L_0x14a0fb260, 1, 1;
L_0x14a0fb090 .part L_0x14a0fb260, 0, 1;
S_0x14a0a1030 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0a0c50;
 .timescale -9 -12;
L_0x14a0fafe0 .functor NOT 1, L_0x14a0faf00, C4<0>, C4<0>, C4<0>;
L_0x14a0fb130 .functor AND 1, L_0x14a0fafe0, L_0x14a0fb090, C4<1>, C4<1>;
v0x14a0a11f0_0 .net *"_ivl_2", 0 0, L_0x14a0faf00;  1 drivers
v0x14a0a12b0_0 .net *"_ivl_3", 0 0, L_0x14a0fafe0;  1 drivers
v0x14a0a1350_0 .net *"_ivl_5", 0 0, L_0x14a0fb090;  1 drivers
L_0x14a0fae20 .reduce/or L_0x14a0fb260;
S_0x14a0a13e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0a0c50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0a13e0
v0x14a0a1630_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a0a1630_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0a1630_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_124.268 ;
    %load/vec4 v0x14a0a1630_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_124.269, 5;
    %load/vec4 v0x14a0a1630_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0a1630_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_124.268;
T_124.269 ;
    %end;
S_0x14a0a1e40 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a09fa60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0a1e40
v0x14a0a2090_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a0a2090_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0a2090_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_125.270 ;
    %load/vec4 v0x14a0a2090_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_125.271, 5;
    %load/vec4 v0x14a0a2090_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0a2090_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_125.270;
T_125.271 ;
    %end;
S_0x14a0a23b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a09f890;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0a2580 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a0a25c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a0a4ae0_0 .net "in", 3 0, L_0x14a0fad80;  1 drivers
v0x14a0a4ba0_0 .net "out", 1 0, L_0x14a0fac20;  alias, 1 drivers
v0x14a0a4c50_0 .net "vld", 0 0, L_0x14a0fa970;  alias, 1 drivers
L_0x14a0fa330 .part L_0x14a0fad80, 0, 2;
L_0x14a0fa850 .part L_0x14a0fad80, 2, 2;
S_0x14a0a2790 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0a23b0;
 .timescale -9 -12;
L_0x14a0fa970 .functor OR 1, L_0x14a0f9ef0, L_0x14a0fa450, C4<0>, C4<0>;
L_0x15008a1d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0a42e0_0 .net/2u *"_ivl_4", 0 0, L_0x15008a1d0;  1 drivers
v0x14a0a43a0_0 .net *"_ivl_6", 1 0, L_0x14a0faa20;  1 drivers
v0x14a0a4440_0 .net *"_ivl_8", 1 0, L_0x14a0fab00;  1 drivers
v0x14a0a44f0_0 .net "out_h", 0 0, L_0x14a0fa720;  1 drivers
v0x14a0a45b0_0 .net "out_l", 0 0, L_0x14a0fa200;  1 drivers
v0x14a0a4680_0 .net "out_vh", 0 0, L_0x14a0fa450;  1 drivers
v0x14a0a4730_0 .net "out_vl", 0 0, L_0x14a0f9ef0;  1 drivers
L_0x14a0faa20 .concat [ 1 1 0 0], L_0x14a0fa720, L_0x15008a1d0;
L_0x14a0fab00 .concat [ 1 1 0 0], L_0x14a0fa200, L_0x14a0f9ef0;
L_0x14a0fac20 .functor MUXZ 2, L_0x14a0fab00, L_0x14a0faa20, L_0x14a0fa450, C4<>;
S_0x14a0a2950 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0a2790;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0a2640 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0a2680 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0a3380_0 .net "in", 1 0, L_0x14a0fa850;  1 drivers
v0x14a0a3440_0 .net "out", 0 0, L_0x14a0fa720;  alias, 1 drivers
v0x14a0a34f0_0 .net "vld", 0 0, L_0x14a0fa450;  alias, 1 drivers
L_0x14a0fa4f0 .part L_0x14a0fa850, 1, 1;
L_0x14a0fa680 .part L_0x14a0fa850, 0, 1;
S_0x14a0a2cd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0a2950;
 .timescale -9 -12;
L_0x14a0fa5d0 .functor NOT 1, L_0x14a0fa4f0, C4<0>, C4<0>, C4<0>;
L_0x14a0fa720 .functor AND 1, L_0x14a0fa5d0, L_0x14a0fa680, C4<1>, C4<1>;
v0x14a0a2ea0_0 .net *"_ivl_2", 0 0, L_0x14a0fa4f0;  1 drivers
v0x14a0a2f60_0 .net *"_ivl_3", 0 0, L_0x14a0fa5d0;  1 drivers
v0x14a0a3000_0 .net *"_ivl_5", 0 0, L_0x14a0fa680;  1 drivers
L_0x14a0fa450 .reduce/or L_0x14a0fa850;
S_0x14a0a3090 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0a2950;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0a3090
v0x14a0a32e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a0a32e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0a32e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_126.272 ;
    %load/vec4 v0x14a0a32e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_126.273, 5;
    %load/vec4 v0x14a0a32e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0a32e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_126.272;
T_126.273 ;
    %end;
S_0x14a0a35f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0a2790;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0a37c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0a3800 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0a4070_0 .net "in", 1 0, L_0x14a0fa330;  1 drivers
v0x14a0a4130_0 .net "out", 0 0, L_0x14a0fa200;  alias, 1 drivers
v0x14a0a41e0_0 .net "vld", 0 0, L_0x14a0f9ef0;  alias, 1 drivers
L_0x14a0f9fd0 .part L_0x14a0fa330, 1, 1;
L_0x14a0fa160 .part L_0x14a0fa330, 0, 1;
S_0x14a0a39d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0a35f0;
 .timescale -9 -12;
L_0x14a0fa0b0 .functor NOT 1, L_0x14a0f9fd0, C4<0>, C4<0>, C4<0>;
L_0x14a0fa200 .functor AND 1, L_0x14a0fa0b0, L_0x14a0fa160, C4<1>, C4<1>;
v0x14a0a3b90_0 .net *"_ivl_2", 0 0, L_0x14a0f9fd0;  1 drivers
v0x14a0a3c50_0 .net *"_ivl_3", 0 0, L_0x14a0fa0b0;  1 drivers
v0x14a0a3cf0_0 .net *"_ivl_5", 0 0, L_0x14a0fa160;  1 drivers
L_0x14a0f9ef0 .reduce/or L_0x14a0fa330;
S_0x14a0a3d80 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0a35f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0a3d80
v0x14a0a3fd0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a0a3fd0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0a3fd0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_127.274 ;
    %load/vec4 v0x14a0a3fd0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_127.275, 5;
    %load/vec4 v0x14a0a3fd0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0a3fd0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_127.274;
T_127.275 ;
    %end;
S_0x14a0a47e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0a23b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0a47e0
v0x14a0a4a30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a0a4a30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0a4a30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_128.276 ;
    %load/vec4 v0x14a0a4a30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_128.277, 5;
    %load/vec4 v0x14a0a4a30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0a4a30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_128.276;
T_128.277 ;
    %end;
S_0x14a0a5250 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a09f510;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0a5250
v0x14a0a54a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x14a0a54a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0a54a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_129.278 ;
    %load/vec4 v0x14a0a54a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_129.279, 5;
    %load/vec4 v0x14a0a54a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0a54a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_129.278;
T_129.279 ;
    %end;
S_0x14a0a57c0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a09f340;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0a5990 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14a0a59d0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14a0ab850_0 .net "in", 7 0, L_0x14a0f9e10;  1 drivers
v0x14a0ab910_0 .net "out", 2 0, L_0x14a0f9cb0;  alias, 1 drivers
v0x14a0ab9c0_0 .net "vld", 0 0, L_0x14a0f9a00;  alias, 1 drivers
L_0x14a0f89f0 .part L_0x14a0f9e10, 0, 4;
L_0x14a0f9920 .part L_0x14a0f9e10, 4, 4;
S_0x14a0a5ba0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0a57c0;
 .timescale -9 -12;
L_0x14a0f9a00 .functor OR 1, L_0x14a0f85e0, L_0x14a0f9510, C4<0>, C4<0>;
L_0x15008a188 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0ab050_0 .net/2u *"_ivl_4", 0 0, L_0x15008a188;  1 drivers
v0x14a0ab110_0 .net *"_ivl_6", 2 0, L_0x14a0f9ab0;  1 drivers
v0x14a0ab1b0_0 .net *"_ivl_8", 2 0, L_0x14a0f9b90;  1 drivers
v0x14a0ab260_0 .net "out_h", 1 0, L_0x14a0f97c0;  1 drivers
v0x14a0ab320_0 .net "out_l", 1 0, L_0x14a0f8890;  1 drivers
v0x14a0ab3f0_0 .net "out_vh", 0 0, L_0x14a0f9510;  1 drivers
v0x14a0ab4a0_0 .net "out_vl", 0 0, L_0x14a0f85e0;  1 drivers
L_0x14a0f9ab0 .concat [ 2 1 0 0], L_0x14a0f97c0, L_0x15008a188;
L_0x14a0f9b90 .concat [ 2 1 0 0], L_0x14a0f8890, L_0x14a0f85e0;
L_0x14a0f9cb0 .functor MUXZ 3, L_0x14a0f9b90, L_0x14a0f9ab0, L_0x14a0f9510, C4<>;
S_0x14a0a5d60 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0a5ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0a5a50 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a0a5a90 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a0a8440_0 .net "in", 3 0, L_0x14a0f9920;  1 drivers
v0x14a0a8500_0 .net "out", 1 0, L_0x14a0f97c0;  alias, 1 drivers
v0x14a0a85b0_0 .net "vld", 0 0, L_0x14a0f9510;  alias, 1 drivers
L_0x14a0f8ed0 .part L_0x14a0f9920, 0, 2;
L_0x14a0f93f0 .part L_0x14a0f9920, 2, 2;
S_0x14a0a60e0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0a5d60;
 .timescale -9 -12;
L_0x14a0f9510 .functor OR 1, L_0x14a0f8a90, L_0x14a0f8ff0, C4<0>, C4<0>;
L_0x15008a140 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0a7c40_0 .net/2u *"_ivl_4", 0 0, L_0x15008a140;  1 drivers
v0x14a0a7d00_0 .net *"_ivl_6", 1 0, L_0x14a0f95c0;  1 drivers
v0x14a0a7da0_0 .net *"_ivl_8", 1 0, L_0x14a0f96a0;  1 drivers
v0x14a0a7e50_0 .net "out_h", 0 0, L_0x14a0f92c0;  1 drivers
v0x14a0a7f10_0 .net "out_l", 0 0, L_0x14a0f8da0;  1 drivers
v0x14a0a7fe0_0 .net "out_vh", 0 0, L_0x14a0f8ff0;  1 drivers
v0x14a0a8090_0 .net "out_vl", 0 0, L_0x14a0f8a90;  1 drivers
L_0x14a0f95c0 .concat [ 1 1 0 0], L_0x14a0f92c0, L_0x15008a140;
L_0x14a0f96a0 .concat [ 1 1 0 0], L_0x14a0f8da0, L_0x14a0f8a90;
L_0x14a0f97c0 .functor MUXZ 2, L_0x14a0f96a0, L_0x14a0f95c0, L_0x14a0f8ff0, C4<>;
S_0x14a0a62b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0a60e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0a5f70 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0a5fb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0a6ce0_0 .net "in", 1 0, L_0x14a0f93f0;  1 drivers
v0x14a0a6da0_0 .net "out", 0 0, L_0x14a0f92c0;  alias, 1 drivers
v0x14a0a6e50_0 .net "vld", 0 0, L_0x14a0f8ff0;  alias, 1 drivers
L_0x14a0f9090 .part L_0x14a0f93f0, 1, 1;
L_0x14a0f9220 .part L_0x14a0f93f0, 0, 1;
S_0x14a0a6630 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0a62b0;
 .timescale -9 -12;
L_0x14a0f9170 .functor NOT 1, L_0x14a0f9090, C4<0>, C4<0>, C4<0>;
L_0x14a0f92c0 .functor AND 1, L_0x14a0f9170, L_0x14a0f9220, C4<1>, C4<1>;
v0x14a0a6800_0 .net *"_ivl_2", 0 0, L_0x14a0f9090;  1 drivers
v0x14a0a68c0_0 .net *"_ivl_3", 0 0, L_0x14a0f9170;  1 drivers
v0x14a0a6960_0 .net *"_ivl_5", 0 0, L_0x14a0f9220;  1 drivers
L_0x14a0f8ff0 .reduce/or L_0x14a0f93f0;
S_0x14a0a69f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0a62b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0a69f0
v0x14a0a6c40_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a0a6c40_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0a6c40_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_130.280 ;
    %load/vec4 v0x14a0a6c40_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_130.281, 5;
    %load/vec4 v0x14a0a6c40_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0a6c40_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_130.280;
T_130.281 ;
    %end;
S_0x14a0a6f50 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0a60e0;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0a7120 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0a7160 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0a79d0_0 .net "in", 1 0, L_0x14a0f8ed0;  1 drivers
v0x14a0a7a90_0 .net "out", 0 0, L_0x14a0f8da0;  alias, 1 drivers
v0x14a0a7b40_0 .net "vld", 0 0, L_0x14a0f8a90;  alias, 1 drivers
L_0x14a0f8b70 .part L_0x14a0f8ed0, 1, 1;
L_0x14a0f8d00 .part L_0x14a0f8ed0, 0, 1;
S_0x14a0a7330 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0a6f50;
 .timescale -9 -12;
L_0x14a0f8c50 .functor NOT 1, L_0x14a0f8b70, C4<0>, C4<0>, C4<0>;
L_0x14a0f8da0 .functor AND 1, L_0x14a0f8c50, L_0x14a0f8d00, C4<1>, C4<1>;
v0x14a0a74f0_0 .net *"_ivl_2", 0 0, L_0x14a0f8b70;  1 drivers
v0x14a0a75b0_0 .net *"_ivl_3", 0 0, L_0x14a0f8c50;  1 drivers
v0x14a0a7650_0 .net *"_ivl_5", 0 0, L_0x14a0f8d00;  1 drivers
L_0x14a0f8a90 .reduce/or L_0x14a0f8ed0;
S_0x14a0a76e0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0a6f50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0a76e0
v0x14a0a7930_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a0a7930_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0a7930_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_131.282 ;
    %load/vec4 v0x14a0a7930_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_131.283, 5;
    %load/vec4 v0x14a0a7930_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0a7930_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_131.282;
T_131.283 ;
    %end;
S_0x14a0a8140 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0a5d60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0a8140
v0x14a0a8390_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a0a8390_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0a8390_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_132.284 ;
    %load/vec4 v0x14a0a8390_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_132.285, 5;
    %load/vec4 v0x14a0a8390_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0a8390_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_132.284;
T_132.285 ;
    %end;
S_0x14a0a86b0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0a5ba0;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0a8880 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a0a88c0 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a0aade0_0 .net "in", 3 0, L_0x14a0f89f0;  1 drivers
v0x14a0aaea0_0 .net "out", 1 0, L_0x14a0f8890;  alias, 1 drivers
v0x14a0aaf50_0 .net "vld", 0 0, L_0x14a0f85e0;  alias, 1 drivers
L_0x14a0f7fa0 .part L_0x14a0f89f0, 0, 2;
L_0x14a0f84c0 .part L_0x14a0f89f0, 2, 2;
S_0x14a0a8a90 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0a86b0;
 .timescale -9 -12;
L_0x14a0f85e0 .functor OR 1, L_0x14a0f7b60, L_0x14a0f80c0, C4<0>, C4<0>;
L_0x15008a0f8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0aa5e0_0 .net/2u *"_ivl_4", 0 0, L_0x15008a0f8;  1 drivers
v0x14a0aa6a0_0 .net *"_ivl_6", 1 0, L_0x14a0f8690;  1 drivers
v0x14a0aa740_0 .net *"_ivl_8", 1 0, L_0x14a0f8770;  1 drivers
v0x14a0aa7f0_0 .net "out_h", 0 0, L_0x14a0f8390;  1 drivers
v0x14a0aa8b0_0 .net "out_l", 0 0, L_0x14a0f7e70;  1 drivers
v0x14a0aa980_0 .net "out_vh", 0 0, L_0x14a0f80c0;  1 drivers
v0x14a0aaa30_0 .net "out_vl", 0 0, L_0x14a0f7b60;  1 drivers
L_0x14a0f8690 .concat [ 1 1 0 0], L_0x14a0f8390, L_0x15008a0f8;
L_0x14a0f8770 .concat [ 1 1 0 0], L_0x14a0f7e70, L_0x14a0f7b60;
L_0x14a0f8890 .functor MUXZ 2, L_0x14a0f8770, L_0x14a0f8690, L_0x14a0f80c0, C4<>;
S_0x14a0a8c50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0a8a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0a8940 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0a8980 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0a9680_0 .net "in", 1 0, L_0x14a0f84c0;  1 drivers
v0x14a0a9740_0 .net "out", 0 0, L_0x14a0f8390;  alias, 1 drivers
v0x14a0a97f0_0 .net "vld", 0 0, L_0x14a0f80c0;  alias, 1 drivers
L_0x14a0f8160 .part L_0x14a0f84c0, 1, 1;
L_0x14a0f82f0 .part L_0x14a0f84c0, 0, 1;
S_0x14a0a8fd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0a8c50;
 .timescale -9 -12;
L_0x14a0f8240 .functor NOT 1, L_0x14a0f8160, C4<0>, C4<0>, C4<0>;
L_0x14a0f8390 .functor AND 1, L_0x14a0f8240, L_0x14a0f82f0, C4<1>, C4<1>;
v0x14a0a91a0_0 .net *"_ivl_2", 0 0, L_0x14a0f8160;  1 drivers
v0x14a0a9260_0 .net *"_ivl_3", 0 0, L_0x14a0f8240;  1 drivers
v0x14a0a9300_0 .net *"_ivl_5", 0 0, L_0x14a0f82f0;  1 drivers
L_0x14a0f80c0 .reduce/or L_0x14a0f84c0;
S_0x14a0a9390 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0a8c50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0a9390
v0x14a0a95e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a0a95e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0a95e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_133.286 ;
    %load/vec4 v0x14a0a95e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_133.287, 5;
    %load/vec4 v0x14a0a95e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0a95e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_133.286;
T_133.287 ;
    %end;
S_0x14a0a98f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0a8a90;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0a9ac0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0a9b00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0aa370_0 .net "in", 1 0, L_0x14a0f7fa0;  1 drivers
v0x14a0aa430_0 .net "out", 0 0, L_0x14a0f7e70;  alias, 1 drivers
v0x14a0aa4e0_0 .net "vld", 0 0, L_0x14a0f7b60;  alias, 1 drivers
L_0x14a0f7c40 .part L_0x14a0f7fa0, 1, 1;
L_0x14a0f7dd0 .part L_0x14a0f7fa0, 0, 1;
S_0x14a0a9cd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0a98f0;
 .timescale -9 -12;
L_0x14a0f7d20 .functor NOT 1, L_0x14a0f7c40, C4<0>, C4<0>, C4<0>;
L_0x14a0f7e70 .functor AND 1, L_0x14a0f7d20, L_0x14a0f7dd0, C4<1>, C4<1>;
v0x14a0a9e90_0 .net *"_ivl_2", 0 0, L_0x14a0f7c40;  1 drivers
v0x14a0a9f50_0 .net *"_ivl_3", 0 0, L_0x14a0f7d20;  1 drivers
v0x14a0a9ff0_0 .net *"_ivl_5", 0 0, L_0x14a0f7dd0;  1 drivers
L_0x14a0f7b60 .reduce/or L_0x14a0f7fa0;
S_0x14a0aa080 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0a98f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0aa080
v0x14a0aa2d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a0aa2d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0aa2d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_134.288 ;
    %load/vec4 v0x14a0aa2d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_134.289, 5;
    %load/vec4 v0x14a0aa2d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0aa2d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_134.288;
T_134.289 ;
    %end;
S_0x14a0aaae0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0a86b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0aaae0
v0x14a0aad30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a0aad30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0aad30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_135.290 ;
    %load/vec4 v0x14a0aad30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_135.291, 5;
    %load/vec4 v0x14a0aad30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0aad30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_135.290;
T_135.291 ;
    %end;
S_0x14a0ab550 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0a57c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0ab550
v0x14a0ab7a0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x14a0ab7a0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0ab7a0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_136.292 ;
    %load/vec4 v0x14a0ab7a0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_136.293, 5;
    %load/vec4 v0x14a0ab7a0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0ab7a0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_136.292;
T_136.293 ;
    %end;
S_0x14a0abfc0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a09efc0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0abfc0
v0x14a0ac210_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.l1.log2 ;
    %load/vec4 v0x14a0ac210_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0ac210_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_137.294 ;
    %load/vec4 v0x14a0ac210_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_137.295, 5;
    %load/vec4 v0x14a0ac210_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0ac210_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_137.294;
T_137.295 ;
    %end;
S_0x14a0ac530 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x14a09ec10;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0ac530
v0x14a0ac790_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de1.xinst_k.log2 ;
    %load/vec4 v0x14a0ac790_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0ac790_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_138.296 ;
    %load/vec4 v0x14a0ac790_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_138.297, 5;
    %load/vec4 v0x14a0ac790_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0ac790_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_138.296;
T_138.297 ;
    %end;
S_0x14a0ad7c0 .scope module, "uut_de2" "data_extract_v1" 4 43, 4 155 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 1 "rc";
    .port_info 2 /OUTPUT 4 "regime";
    .port_info 3 /OUTPUT 2 "exp";
    .port_info 4 /OUTPUT 14 "mant";
P_0x14a0ad980 .param/l "Bs" 0 4 166, C4<00000000000000000000000000000100>;
P_0x14a0ad9c0 .param/l "N" 0 4 165, +C4<00000000000000000000000000010000>;
P_0x14a0ada00 .param/l "es" 0 4 167, +C4<00000000000000000000000000000010>;
L_0x14a0fe110 .functor BUFZ 16, L_0x14a0f76d0, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x14a0fe260 .functor NOT 16, L_0x14a0fe110, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15008a6e0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
L_0x14a107070 .functor XOR 1, L_0x14a0fe180, L_0x15008a6e0, C4<0>, C4<0>;
v0x14a0bd740_0 .net/2u *"_ivl_10", 0 0, L_0x15008a6e0;  1 drivers
v0x14a0bd7f0_0 .net *"_ivl_12", 0 0, L_0x14a107070;  1 drivers
L_0x15008a728 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x14a0bd8a0_0 .net/2u *"_ivl_16", 3 0, L_0x15008a728;  1 drivers
v0x14a0bd960_0 .net *"_ivl_18", 3 0, L_0x14a1072c0;  1 drivers
v0x14a0bda10_0 .net *"_ivl_23", 13 0, L_0x14a1085d0;  1 drivers
L_0x15008a890 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a0bdb00_0 .net/2u *"_ivl_24", 1 0, L_0x15008a890;  1 drivers
v0x14a0bdbb0_0 .net *"_ivl_4", 15 0, L_0x14a0fe260;  1 drivers
v0x14a0bdc60_0 .net *"_ivl_9", 14 0, L_0x14a106fd0;  1 drivers
v0x14a0bdd10_0 .net "exp", 1 0, L_0x14a1087d0;  alias, 1 drivers
v0x14a0bde20_0 .net "in", 15 0, L_0x14a0f76d0;  alias, 1 drivers
v0x14a0bded0_0 .net "k", 3 0, L_0x14a106e30;  1 drivers
v0x14a0bdf70_0 .net "mant", 13 0, L_0x14a108900;  alias, 1 drivers
v0x14a0be020_0 .net "rc", 0 0, L_0x14a0fe180;  alias, 1 drivers
v0x14a0be0c0_0 .net "regime", 3 0, L_0x14a1073c0;  alias, 1 drivers
v0x14a0be170_0 .net "xin", 15 0, L_0x14a0fe110;  1 drivers
v0x14a0be220_0 .net "xin_r", 15 0, L_0x14a0fe2d0;  1 drivers
v0x14a0be2d0_0 .net "xin_tmp", 15 0, L_0x14a1084e0;  1 drivers
L_0x14a0fe180 .part L_0x14a0fe110, 14, 1;
L_0x14a0fe2d0 .functor MUXZ 16, L_0x14a0fe110, L_0x14a0fe260, L_0x14a0fe180, C4<>;
L_0x14a106fd0 .part L_0x14a0fe2d0, 0, 15;
L_0x14a107160 .concat [ 1 15 0 0], L_0x14a107070, L_0x14a106fd0;
L_0x14a1072c0 .arith/sub 4, L_0x14a106e30, L_0x15008a728;
L_0x14a1073c0 .functor MUXZ 4, L_0x14a106e30, L_0x14a1072c0, L_0x14a0fe180, C4<>;
L_0x14a1085d0 .part L_0x14a0fe110, 0, 14;
L_0x14a1086b0 .concat [ 2 14 0 0], L_0x15008a890, L_0x14a1085d0;
L_0x14a1087d0 .part L_0x14a1084e0, 14, 2;
L_0x14a108900 .part L_0x14a1084e0, 0, 14;
S_0x14a0adbd0 .scope function.vec4.s32, "log2" "log2" 4 156, 4 156 0, S_0x14a0ad7c0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0adbd0
v0x14a0ade50_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.log2 ;
    %load/vec4 v0x14a0ade50_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0ade50_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_139.298 ;
    %load/vec4 v0x14a0ade50_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_139.299, 5;
    %load/vec4 v0x14a0ade50_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0ade50_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_139.298;
T_139.299 ;
    %end;
S_0x14a0adf00 .scope module, "ls" "DSR_left_N_S" 4 186, 4 285 0, S_0x14a0ad7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "a";
    .port_info 1 /INPUT 4 "b";
    .port_info 2 /OUTPUT 16 "c";
P_0x14a0ae0d0 .param/l "N" 0 4 286, +C4<00000000000000000000000000010000>;
P_0x14a0ae110 .param/l "S" 0 4 287, C4<00000000000000000000000000000100>;
L_0x14a1084e0 .functor BUFZ 16, L_0x14a107f80, C4<0000000000000000>, C4<0000000000000000>, C4<0000000000000000>;
L_0x15008a848 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0af250_0 .net *"_ivl_10", 0 0, L_0x15008a848;  1 drivers
v0x14a0af310_0 .net *"_ivl_5", 0 0, L_0x14a1080a0;  1 drivers
v0x14a0af3c0_0 .net *"_ivl_6", 15 0, L_0x14a1081e0;  1 drivers
v0x14a0af480_0 .net *"_ivl_8", 14 0, L_0x14a108140;  1 drivers
v0x14a0af530_0 .net "a", 15 0, L_0x14a1086b0;  1 drivers
v0x14a0af620_0 .net "b", 3 0, L_0x14a106e30;  alias, 1 drivers
v0x14a0af6d0_0 .net "c", 15 0, L_0x14a1084e0;  alias, 1 drivers
v0x14a0af780 .array "tmp", 0 3;
v0x14a0af780_0 .net v0x14a0af780 0, 15 0, L_0x14a108340; 1 drivers
v0x14a0af780_1 .net v0x14a0af780 1, 15 0, L_0x14a107740; 1 drivers
v0x14a0af780_2 .net v0x14a0af780 2, 15 0, L_0x14a107bc0; 1 drivers
v0x14a0af780_3 .net v0x14a0af780 3, 15 0, L_0x14a107f80; 1 drivers
L_0x14a1074e0 .part L_0x14a106e30, 1, 1;
L_0x14a1078a0 .part L_0x14a106e30, 2, 1;
L_0x14a107ce0 .part L_0x14a106e30, 3, 1;
L_0x14a1080a0 .part L_0x14a106e30, 0, 1;
L_0x14a108140 .part L_0x14a1086b0, 0, 15;
L_0x14a1081e0 .concat [ 1 15 0 0], L_0x15008a848, L_0x14a108140;
L_0x14a108340 .functor MUXZ 16, L_0x14a1086b0, L_0x14a1081e0, L_0x14a1080a0, C4<>;
S_0x14a0ae300 .scope generate, "loop_blk[1]" "loop_blk[1]" 4 296, 4 296 0, S_0x14a0adf00;
 .timescale -9 -12;
P_0x14a0ae4d0 .param/l "i" 1 4 296, +C4<01>;
v0x14a0ae570_0 .net *"_ivl_1", 0 0, L_0x14a1074e0;  1 drivers
v0x14a0ae600_0 .net *"_ivl_3", 15 0, L_0x14a107620;  1 drivers
v0x14a0ae690_0 .net *"_ivl_5", 13 0, L_0x14a107580;  1 drivers
L_0x15008a770 .functor BUFT 1, C4<00>, C4<0>, C4<0>, C4<0>;
v0x14a0ae720_0 .net *"_ivl_7", 1 0, L_0x15008a770;  1 drivers
L_0x14a107580 .part L_0x14a108340, 0, 14;
L_0x14a107620 .concat [ 2 14 0 0], L_0x15008a770, L_0x14a107580;
L_0x14a107740 .functor MUXZ 16, L_0x14a108340, L_0x14a107620, L_0x14a1074e0, C4<>;
S_0x14a0ae7c0 .scope generate, "loop_blk[2]" "loop_blk[2]" 4 296, 4 296 0, S_0x14a0adf00;
 .timescale -9 -12;
P_0x14a0ae9a0 .param/l "i" 1 4 296, +C4<010>;
v0x14a0aea30_0 .net *"_ivl_1", 0 0, L_0x14a1078a0;  1 drivers
v0x14a0aeae0_0 .net *"_ivl_3", 15 0, L_0x14a107ae0;  1 drivers
v0x14a0aeb90_0 .net *"_ivl_5", 11 0, L_0x14a107a40;  1 drivers
L_0x15008a7b8 .functor BUFT 1, C4<0000>, C4<0>, C4<0>, C4<0>;
v0x14a0aec50_0 .net *"_ivl_7", 3 0, L_0x15008a7b8;  1 drivers
L_0x14a107a40 .part L_0x14a107740, 0, 12;
L_0x14a107ae0 .concat [ 4 12 0 0], L_0x15008a7b8, L_0x14a107a40;
L_0x14a107bc0 .functor MUXZ 16, L_0x14a107740, L_0x14a107ae0, L_0x14a1078a0, C4<>;
S_0x14a0aed00 .scope generate, "loop_blk[3]" "loop_blk[3]" 4 296, 4 296 0, S_0x14a0adf00;
 .timescale -9 -12;
P_0x14a0aeef0 .param/l "i" 1 4 296, +C4<011>;
v0x14a0aef80_0 .net *"_ivl_1", 0 0, L_0x14a107ce0;  1 drivers
v0x14a0af030_0 .net *"_ivl_3", 15 0, L_0x14a107e60;  1 drivers
v0x14a0af0e0_0 .net *"_ivl_5", 7 0, L_0x14a107d80;  1 drivers
L_0x15008a800 .functor BUFT 1, C4<00000000>, C4<0>, C4<0>, C4<0>;
v0x14a0af1a0_0 .net *"_ivl_7", 7 0, L_0x15008a800;  1 drivers
L_0x14a107d80 .part L_0x14a107bc0, 0, 8;
L_0x14a107e60 .concat [ 8 8 0 0], L_0x15008a800, L_0x14a107d80;
L_0x14a107f80 .functor MUXZ 16, L_0x14a107bc0, L_0x14a107e60, L_0x14a107ce0, C4<>;
S_0x14a0af8b0 .scope module, "xinst_k" "LOD_N" 4 181, 4 327 0, S_0x14a0ad7c0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
P_0x14a0afa70 .param/l "N" 0 4 338, +C4<00000000000000000000000000010000>;
P_0x14a0afab0 .param/l "S" 0 4 339, C4<00000000000000000000000000000100>;
v0x14a0bd4e0_0 .net "in", 15 0, L_0x14a107160;  1 drivers
v0x14a0bd5b0_0 .net "out", 3 0, L_0x14a106e30;  alias, 1 drivers
v0x14a0bd680_0 .net "vld", 0 0, L_0x14a106b80;  1 drivers
S_0x14a0afc60 .scope module, "l1" "LOD" 4 344, 4 348 0, S_0x14a0af8b0;
 .timescale -9 -12;
    .port_info 0 /INPUT 16 "in";
    .port_info 1 /OUTPUT 4 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0afb30 .param/l "N" 0 4 360, +C4<00000000000000000000000000010000>;
P_0x14a0afb70 .param/l "S" 0 4 361, C4<00000000000000000000000000000100>;
v0x14a0bcf60_0 .net "in", 15 0, L_0x14a107160;  alias, 1 drivers
v0x14a0bd020_0 .net "out", 3 0, L_0x14a106e30;  alias, 1 drivers
v0x14a0bd0e0_0 .net "vld", 0 0, L_0x14a106b80;  alias, 1 drivers
L_0x14a104750 .part L_0x14a107160, 0, 8;
L_0x14a106ae0 .part L_0x14a107160, 8, 8;
S_0x14a0affe0 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0afc60;
 .timescale -9 -12;
L_0x14a106b80 .functor OR 1, L_0x14a104340, L_0x14a1066d0, C4<0>, C4<0>;
L_0x15008a698 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0bc760_0 .net/2u *"_ivl_4", 0 0, L_0x15008a698;  1 drivers
v0x14a0bc820_0 .net *"_ivl_6", 3 0, L_0x14a106c30;  1 drivers
v0x14a0bc8c0_0 .net *"_ivl_8", 3 0, L_0x14a106d10;  1 drivers
v0x14a0bc970_0 .net "out_h", 2 0, L_0x14a106980;  1 drivers
v0x14a0bca30_0 .net "out_l", 2 0, L_0x14a1045f0;  1 drivers
v0x14a0bcb00_0 .net "out_vh", 0 0, L_0x14a1066d0;  1 drivers
v0x14a0bcbb0_0 .net "out_vl", 0 0, L_0x14a104340;  1 drivers
L_0x14a106c30 .concat [ 3 1 0 0], L_0x14a106980, L_0x15008a698;
L_0x14a106d10 .concat [ 3 1 0 0], L_0x14a1045f0, L_0x14a104340;
L_0x14a106e30 .functor MUXZ 4, L_0x14a106d10, L_0x14a106c30, L_0x14a1066d0, C4<>;
S_0x14a0b01b0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0affe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0afe70 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14a0afeb0 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14a0b61f0_0 .net "in", 7 0, L_0x14a106ae0;  1 drivers
v0x14a0b62b0_0 .net "out", 2 0, L_0x14a106980;  alias, 1 drivers
v0x14a0b6360_0 .net "vld", 0 0, L_0x14a1066d0;  alias, 1 drivers
L_0x14a1056c0 .part L_0x14a106ae0, 0, 4;
L_0x14a1065f0 .part L_0x14a106ae0, 4, 4;
S_0x14a0b0530 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0b01b0;
 .timescale -9 -12;
L_0x14a1066d0 .functor OR 1, L_0x14a1052b0, L_0x14a1061e0, C4<0>, C4<0>;
L_0x15008a650 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0b59f0_0 .net/2u *"_ivl_4", 0 0, L_0x15008a650;  1 drivers
v0x14a0b5ab0_0 .net *"_ivl_6", 2 0, L_0x14a106780;  1 drivers
v0x14a0b5b50_0 .net *"_ivl_8", 2 0, L_0x14a106860;  1 drivers
v0x14a0b5c00_0 .net "out_h", 1 0, L_0x14a106490;  1 drivers
v0x14a0b5cc0_0 .net "out_l", 1 0, L_0x14a105560;  1 drivers
v0x14a0b5d90_0 .net "out_vh", 0 0, L_0x14a1061e0;  1 drivers
v0x14a0b5e40_0 .net "out_vl", 0 0, L_0x14a1052b0;  1 drivers
L_0x14a106780 .concat [ 2 1 0 0], L_0x14a106490, L_0x15008a650;
L_0x14a106860 .concat [ 2 1 0 0], L_0x14a105560, L_0x14a1052b0;
L_0x14a106980 .functor MUXZ 3, L_0x14a106860, L_0x14a106780, L_0x14a1061e0, C4<>;
S_0x14a0b0700 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0b0530;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0b03c0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a0b0400 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a0b2de0_0 .net "in", 3 0, L_0x14a1065f0;  1 drivers
v0x14a0b2ea0_0 .net "out", 1 0, L_0x14a106490;  alias, 1 drivers
v0x14a0b2f50_0 .net "vld", 0 0, L_0x14a1061e0;  alias, 1 drivers
L_0x14a105ba0 .part L_0x14a1065f0, 0, 2;
L_0x14a1060c0 .part L_0x14a1065f0, 2, 2;
S_0x14a0b0a80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0b0700;
 .timescale -9 -12;
L_0x14a1061e0 .functor OR 1, L_0x14a105760, L_0x14a105cc0, C4<0>, C4<0>;
L_0x15008a608 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0b25e0_0 .net/2u *"_ivl_4", 0 0, L_0x15008a608;  1 drivers
v0x14a0b26a0_0 .net *"_ivl_6", 1 0, L_0x14a106290;  1 drivers
v0x14a0b2740_0 .net *"_ivl_8", 1 0, L_0x14a106370;  1 drivers
v0x14a0b27f0_0 .net "out_h", 0 0, L_0x14a105f90;  1 drivers
v0x14a0b28b0_0 .net "out_l", 0 0, L_0x14a105a70;  1 drivers
v0x14a0b2980_0 .net "out_vh", 0 0, L_0x14a105cc0;  1 drivers
v0x14a0b2a30_0 .net "out_vl", 0 0, L_0x14a105760;  1 drivers
L_0x14a106290 .concat [ 1 1 0 0], L_0x14a105f90, L_0x15008a608;
L_0x14a106370 .concat [ 1 1 0 0], L_0x14a105a70, L_0x14a105760;
L_0x14a106490 .functor MUXZ 2, L_0x14a106370, L_0x14a106290, L_0x14a105cc0, C4<>;
S_0x14a0b0c50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0b0a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0b0910 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0b0950 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0b1680_0 .net "in", 1 0, L_0x14a1060c0;  1 drivers
v0x14a0b1740_0 .net "out", 0 0, L_0x14a105f90;  alias, 1 drivers
v0x14a0b17f0_0 .net "vld", 0 0, L_0x14a105cc0;  alias, 1 drivers
L_0x14a105d60 .part L_0x14a1060c0, 1, 1;
L_0x14a105ef0 .part L_0x14a1060c0, 0, 1;
S_0x14a0b0fd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0b0c50;
 .timescale -9 -12;
L_0x14a105e40 .functor NOT 1, L_0x14a105d60, C4<0>, C4<0>, C4<0>;
L_0x14a105f90 .functor AND 1, L_0x14a105e40, L_0x14a105ef0, C4<1>, C4<1>;
v0x14a0b11a0_0 .net *"_ivl_2", 0 0, L_0x14a105d60;  1 drivers
v0x14a0b1260_0 .net *"_ivl_3", 0 0, L_0x14a105e40;  1 drivers
v0x14a0b1300_0 .net *"_ivl_5", 0 0, L_0x14a105ef0;  1 drivers
L_0x14a105cc0 .reduce/or L_0x14a1060c0;
S_0x14a0b1390 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0b0c50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0b1390
v0x14a0b15e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a0b15e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0b15e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_140.300 ;
    %load/vec4 v0x14a0b15e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_140.301, 5;
    %load/vec4 v0x14a0b15e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0b15e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_140.300;
T_140.301 ;
    %end;
S_0x14a0b18f0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0b0a80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0b1ac0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0b1b00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0b2370_0 .net "in", 1 0, L_0x14a105ba0;  1 drivers
v0x14a0b2430_0 .net "out", 0 0, L_0x14a105a70;  alias, 1 drivers
v0x14a0b24e0_0 .net "vld", 0 0, L_0x14a105760;  alias, 1 drivers
L_0x14a105840 .part L_0x14a105ba0, 1, 1;
L_0x14a1059d0 .part L_0x14a105ba0, 0, 1;
S_0x14a0b1cd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0b18f0;
 .timescale -9 -12;
L_0x14a105920 .functor NOT 1, L_0x14a105840, C4<0>, C4<0>, C4<0>;
L_0x14a105a70 .functor AND 1, L_0x14a105920, L_0x14a1059d0, C4<1>, C4<1>;
v0x14a0b1e90_0 .net *"_ivl_2", 0 0, L_0x14a105840;  1 drivers
v0x14a0b1f50_0 .net *"_ivl_3", 0 0, L_0x14a105920;  1 drivers
v0x14a0b1ff0_0 .net *"_ivl_5", 0 0, L_0x14a1059d0;  1 drivers
L_0x14a105760 .reduce/or L_0x14a105ba0;
S_0x14a0b2080 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0b18f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0b2080
v0x14a0b22d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a0b22d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0b22d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_141.302 ;
    %load/vec4 v0x14a0b22d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_141.303, 5;
    %load/vec4 v0x14a0b22d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0b22d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_141.302;
T_141.303 ;
    %end;
S_0x14a0b2ae0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0b0700;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0b2ae0
v0x14a0b2d30_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a0b2d30_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0b2d30_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_142.304 ;
    %load/vec4 v0x14a0b2d30_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_142.305, 5;
    %load/vec4 v0x14a0b2d30_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0b2d30_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_142.304;
T_142.305 ;
    %end;
S_0x14a0b3050 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0b0530;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0b3220 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a0b3260 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a0b5780_0 .net "in", 3 0, L_0x14a1056c0;  1 drivers
v0x14a0b5840_0 .net "out", 1 0, L_0x14a105560;  alias, 1 drivers
v0x14a0b58f0_0 .net "vld", 0 0, L_0x14a1052b0;  alias, 1 drivers
L_0x14a104c70 .part L_0x14a1056c0, 0, 2;
L_0x14a105190 .part L_0x14a1056c0, 2, 2;
S_0x14a0b3430 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0b3050;
 .timescale -9 -12;
L_0x14a1052b0 .functor OR 1, L_0x14a104830, L_0x14a104d90, C4<0>, C4<0>;
L_0x15008a5c0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0b4f80_0 .net/2u *"_ivl_4", 0 0, L_0x15008a5c0;  1 drivers
v0x14a0b5040_0 .net *"_ivl_6", 1 0, L_0x14a105360;  1 drivers
v0x14a0b50e0_0 .net *"_ivl_8", 1 0, L_0x14a105440;  1 drivers
v0x14a0b5190_0 .net "out_h", 0 0, L_0x14a105060;  1 drivers
v0x14a0b5250_0 .net "out_l", 0 0, L_0x14a104b40;  1 drivers
v0x14a0b5320_0 .net "out_vh", 0 0, L_0x14a104d90;  1 drivers
v0x14a0b53d0_0 .net "out_vl", 0 0, L_0x14a104830;  1 drivers
L_0x14a105360 .concat [ 1 1 0 0], L_0x14a105060, L_0x15008a5c0;
L_0x14a105440 .concat [ 1 1 0 0], L_0x14a104b40, L_0x14a104830;
L_0x14a105560 .functor MUXZ 2, L_0x14a105440, L_0x14a105360, L_0x14a104d90, C4<>;
S_0x14a0b35f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0b3430;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0b32e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0b3320 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0b4020_0 .net "in", 1 0, L_0x14a105190;  1 drivers
v0x14a0b40e0_0 .net "out", 0 0, L_0x14a105060;  alias, 1 drivers
v0x14a0b4190_0 .net "vld", 0 0, L_0x14a104d90;  alias, 1 drivers
L_0x14a104e30 .part L_0x14a105190, 1, 1;
L_0x14a104fc0 .part L_0x14a105190, 0, 1;
S_0x14a0b3970 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0b35f0;
 .timescale -9 -12;
L_0x14a104f10 .functor NOT 1, L_0x14a104e30, C4<0>, C4<0>, C4<0>;
L_0x14a105060 .functor AND 1, L_0x14a104f10, L_0x14a104fc0, C4<1>, C4<1>;
v0x14a0b3b40_0 .net *"_ivl_2", 0 0, L_0x14a104e30;  1 drivers
v0x14a0b3c00_0 .net *"_ivl_3", 0 0, L_0x14a104f10;  1 drivers
v0x14a0b3ca0_0 .net *"_ivl_5", 0 0, L_0x14a104fc0;  1 drivers
L_0x14a104d90 .reduce/or L_0x14a105190;
S_0x14a0b3d30 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0b35f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0b3d30
v0x14a0b3f80_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a0b3f80_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0b3f80_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_143.306 ;
    %load/vec4 v0x14a0b3f80_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_143.307, 5;
    %load/vec4 v0x14a0b3f80_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0b3f80_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_143.306;
T_143.307 ;
    %end;
S_0x14a0b4290 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0b3430;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0b4460 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0b44a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0b4d10_0 .net "in", 1 0, L_0x14a104c70;  1 drivers
v0x14a0b4dd0_0 .net "out", 0 0, L_0x14a104b40;  alias, 1 drivers
v0x14a0b4e80_0 .net "vld", 0 0, L_0x14a104830;  alias, 1 drivers
L_0x14a104910 .part L_0x14a104c70, 1, 1;
L_0x14a104aa0 .part L_0x14a104c70, 0, 1;
S_0x14a0b4670 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0b4290;
 .timescale -9 -12;
L_0x14a1049f0 .functor NOT 1, L_0x14a104910, C4<0>, C4<0>, C4<0>;
L_0x14a104b40 .functor AND 1, L_0x14a1049f0, L_0x14a104aa0, C4<1>, C4<1>;
v0x14a0b4830_0 .net *"_ivl_2", 0 0, L_0x14a104910;  1 drivers
v0x14a0b48f0_0 .net *"_ivl_3", 0 0, L_0x14a1049f0;  1 drivers
v0x14a0b4990_0 .net *"_ivl_5", 0 0, L_0x14a104aa0;  1 drivers
L_0x14a104830 .reduce/or L_0x14a104c70;
S_0x14a0b4a20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0b4290;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0b4a20
v0x14a0b4c70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a0b4c70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0b4c70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_144.308 ;
    %load/vec4 v0x14a0b4c70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_144.309, 5;
    %load/vec4 v0x14a0b4c70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0b4c70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_144.308;
T_144.309 ;
    %end;
S_0x14a0b5480 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0b3050;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0b5480
v0x14a0b56d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a0b56d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0b56d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_145.310 ;
    %load/vec4 v0x14a0b56d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_145.311, 5;
    %load/vec4 v0x14a0b56d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0b56d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_145.310;
T_145.311 ;
    %end;
S_0x14a0b5ef0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0b01b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0b5ef0
v0x14a0b6140_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.h.log2 ;
    %load/vec4 v0x14a0b6140_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0b6140_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_146.312 ;
    %load/vec4 v0x14a0b6140_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_146.313, 5;
    %load/vec4 v0x14a0b6140_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0b6140_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_146.312;
T_146.313 ;
    %end;
S_0x14a0b6460 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0affe0;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "in";
    .port_info 1 /OUTPUT 3 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0b6630 .param/l "N" 0 4 360, +C4<00000000000000000000000000001000>;
P_0x14a0b6670 .param/l "S" 0 4 361, C4<00000000000000000000000000000011>;
v0x14a0bc4f0_0 .net "in", 7 0, L_0x14a104750;  1 drivers
v0x14a0bc5b0_0 .net "out", 2 0, L_0x14a1045f0;  alias, 1 drivers
v0x14a0bc660_0 .net "vld", 0 0, L_0x14a104340;  alias, 1 drivers
L_0x14a0ff280 .part L_0x14a104750, 0, 4;
L_0x14a104260 .part L_0x14a104750, 4, 4;
S_0x14a0b6840 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0b6460;
 .timescale -9 -12;
L_0x14a104340 .functor OR 1, L_0x14a0fee70, L_0x14a0ffda0, C4<0>, C4<0>;
L_0x15008a578 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0bbcf0_0 .net/2u *"_ivl_4", 0 0, L_0x15008a578;  1 drivers
v0x14a0bbdb0_0 .net *"_ivl_6", 2 0, L_0x14a1043f0;  1 drivers
v0x14a0bbe50_0 .net *"_ivl_8", 2 0, L_0x14a1044d0;  1 drivers
v0x14a0bbf00_0 .net "out_h", 1 0, L_0x14a104100;  1 drivers
v0x14a0bbfc0_0 .net "out_l", 1 0, L_0x14a0ff120;  1 drivers
v0x14a0bc090_0 .net "out_vh", 0 0, L_0x14a0ffda0;  1 drivers
v0x14a0bc140_0 .net "out_vl", 0 0, L_0x14a0fee70;  1 drivers
L_0x14a1043f0 .concat [ 2 1 0 0], L_0x14a104100, L_0x15008a578;
L_0x14a1044d0 .concat [ 2 1 0 0], L_0x14a0ff120, L_0x14a0fee70;
L_0x14a1045f0 .functor MUXZ 3, L_0x14a1044d0, L_0x14a1043f0, L_0x14a0ffda0, C4<>;
S_0x14a0b6a00 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0b6840;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0b66f0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a0b6730 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a0b90e0_0 .net "in", 3 0, L_0x14a104260;  1 drivers
v0x14a0b91a0_0 .net "out", 1 0, L_0x14a104100;  alias, 1 drivers
v0x14a0b9250_0 .net "vld", 0 0, L_0x14a0ffda0;  alias, 1 drivers
L_0x14a0ff760 .part L_0x14a104260, 0, 2;
L_0x14a0ffc80 .part L_0x14a104260, 2, 2;
S_0x14a0b6d80 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0b6a00;
 .timescale -9 -12;
L_0x14a0ffda0 .functor OR 1, L_0x14a0ff320, L_0x14a0ff880, C4<0>, C4<0>;
L_0x15008a530 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0b88e0_0 .net/2u *"_ivl_4", 0 0, L_0x15008a530;  1 drivers
v0x14a0b89a0_0 .net *"_ivl_6", 1 0, L_0x14a0ffe50;  1 drivers
v0x14a0b8a40_0 .net *"_ivl_8", 1 0, L_0x14a0fff30;  1 drivers
v0x14a0b8af0_0 .net "out_h", 0 0, L_0x14a0ffb50;  1 drivers
v0x14a0b8bb0_0 .net "out_l", 0 0, L_0x14a0ff630;  1 drivers
v0x14a0b8c80_0 .net "out_vh", 0 0, L_0x14a0ff880;  1 drivers
v0x14a0b8d30_0 .net "out_vl", 0 0, L_0x14a0ff320;  1 drivers
L_0x14a0ffe50 .concat [ 1 1 0 0], L_0x14a0ffb50, L_0x15008a530;
L_0x14a0fff30 .concat [ 1 1 0 0], L_0x14a0ff630, L_0x14a0ff320;
L_0x14a104100 .functor MUXZ 2, L_0x14a0fff30, L_0x14a0ffe50, L_0x14a0ff880, C4<>;
S_0x14a0b6f50 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0b6d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0b6c10 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0b6c50 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0b7980_0 .net "in", 1 0, L_0x14a0ffc80;  1 drivers
v0x14a0b7a40_0 .net "out", 0 0, L_0x14a0ffb50;  alias, 1 drivers
v0x14a0b7af0_0 .net "vld", 0 0, L_0x14a0ff880;  alias, 1 drivers
L_0x14a0ff920 .part L_0x14a0ffc80, 1, 1;
L_0x14a0ffab0 .part L_0x14a0ffc80, 0, 1;
S_0x14a0b72d0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0b6f50;
 .timescale -9 -12;
L_0x14a0ffa00 .functor NOT 1, L_0x14a0ff920, C4<0>, C4<0>, C4<0>;
L_0x14a0ffb50 .functor AND 1, L_0x14a0ffa00, L_0x14a0ffab0, C4<1>, C4<1>;
v0x14a0b74a0_0 .net *"_ivl_2", 0 0, L_0x14a0ff920;  1 drivers
v0x14a0b7560_0 .net *"_ivl_3", 0 0, L_0x14a0ffa00;  1 drivers
v0x14a0b7600_0 .net *"_ivl_5", 0 0, L_0x14a0ffab0;  1 drivers
L_0x14a0ff880 .reduce/or L_0x14a0ffc80;
S_0x14a0b7690 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0b6f50;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0b7690
v0x14a0b78e0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.h.log2 ;
    %load/vec4 v0x14a0b78e0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0b78e0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_147.314 ;
    %load/vec4 v0x14a0b78e0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_147.315, 5;
    %load/vec4 v0x14a0b78e0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0b78e0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_147.314;
T_147.315 ;
    %end;
S_0x14a0b7bf0 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0b6d80;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0b7dc0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0b7e00 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0b8670_0 .net "in", 1 0, L_0x14a0ff760;  1 drivers
v0x14a0b8730_0 .net "out", 0 0, L_0x14a0ff630;  alias, 1 drivers
v0x14a0b87e0_0 .net "vld", 0 0, L_0x14a0ff320;  alias, 1 drivers
L_0x14a0ff400 .part L_0x14a0ff760, 1, 1;
L_0x14a0ff590 .part L_0x14a0ff760, 0, 1;
S_0x14a0b7fd0 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0b7bf0;
 .timescale -9 -12;
L_0x14a0ff4e0 .functor NOT 1, L_0x14a0ff400, C4<0>, C4<0>, C4<0>;
L_0x14a0ff630 .functor AND 1, L_0x14a0ff4e0, L_0x14a0ff590, C4<1>, C4<1>;
v0x14a0b8190_0 .net *"_ivl_2", 0 0, L_0x14a0ff400;  1 drivers
v0x14a0b8250_0 .net *"_ivl_3", 0 0, L_0x14a0ff4e0;  1 drivers
v0x14a0b82f0_0 .net *"_ivl_5", 0 0, L_0x14a0ff590;  1 drivers
L_0x14a0ff320 .reduce/or L_0x14a0ff760;
S_0x14a0b8380 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0b7bf0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0b8380
v0x14a0b85d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.genblk1.l.log2 ;
    %load/vec4 v0x14a0b85d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0b85d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_148.316 ;
    %load/vec4 v0x14a0b85d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_148.317, 5;
    %load/vec4 v0x14a0b85d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0b85d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_148.316;
T_148.317 ;
    %end;
S_0x14a0b8de0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0b6a00;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0b8de0
v0x14a0b9030_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a0b9030_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0b9030_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_149.318 ;
    %load/vec4 v0x14a0b9030_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_149.319, 5;
    %load/vec4 v0x14a0b9030_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0b9030_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_149.318;
T_149.319 ;
    %end;
S_0x14a0b9350 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0b6840;
 .timescale -9 -12;
    .port_info 0 /INPUT 4 "in";
    .port_info 1 /OUTPUT 2 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0b9520 .param/l "N" 0 4 360, +C4<00000000000000000000000000000100>;
P_0x14a0b9560 .param/l "S" 0 4 361, C4<00000000000000000000000000000010>;
v0x14a0bba80_0 .net "in", 3 0, L_0x14a0ff280;  1 drivers
v0x14a0bbb40_0 .net "out", 1 0, L_0x14a0ff120;  alias, 1 drivers
v0x14a0bbbf0_0 .net "vld", 0 0, L_0x14a0fee70;  alias, 1 drivers
L_0x14a0fe830 .part L_0x14a0ff280, 0, 2;
L_0x14a0fed50 .part L_0x14a0ff280, 2, 2;
S_0x14a0b9730 .scope generate, "genblk1" "genblk1" 4 373, 4 373 0, S_0x14a0b9350;
 .timescale -9 -12;
L_0x14a0fee70 .functor OR 1, L_0x14a0fe3f0, L_0x14a0fe950, C4<0>, C4<0>;
L_0x15008a4e8 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0bb280_0 .net/2u *"_ivl_4", 0 0, L_0x15008a4e8;  1 drivers
v0x14a0bb340_0 .net *"_ivl_6", 1 0, L_0x14a0fef20;  1 drivers
v0x14a0bb3e0_0 .net *"_ivl_8", 1 0, L_0x14a0ff000;  1 drivers
v0x14a0bb490_0 .net "out_h", 0 0, L_0x14a0fec20;  1 drivers
v0x14a0bb550_0 .net "out_l", 0 0, L_0x14a0fe700;  1 drivers
v0x14a0bb620_0 .net "out_vh", 0 0, L_0x14a0fe950;  1 drivers
v0x14a0bb6d0_0 .net "out_vl", 0 0, L_0x14a0fe3f0;  1 drivers
L_0x14a0fef20 .concat [ 1 1 0 0], L_0x14a0fec20, L_0x15008a4e8;
L_0x14a0ff000 .concat [ 1 1 0 0], L_0x14a0fe700, L_0x14a0fe3f0;
L_0x14a0ff120 .functor MUXZ 2, L_0x14a0ff000, L_0x14a0fef20, L_0x14a0fe950, C4<>;
S_0x14a0b98f0 .scope module, "h" "LOD" 4 381, 4 348 0, S_0x14a0b9730;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0b95e0 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0b9620 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0ba320_0 .net "in", 1 0, L_0x14a0fed50;  1 drivers
v0x14a0ba3e0_0 .net "out", 0 0, L_0x14a0fec20;  alias, 1 drivers
v0x14a0ba490_0 .net "vld", 0 0, L_0x14a0fe950;  alias, 1 drivers
L_0x14a0fe9f0 .part L_0x14a0fed50, 1, 1;
L_0x14a0feb80 .part L_0x14a0fed50, 0, 1;
S_0x14a0b9c70 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0b98f0;
 .timescale -9 -12;
L_0x14a0fead0 .functor NOT 1, L_0x14a0fe9f0, C4<0>, C4<0>, C4<0>;
L_0x14a0fec20 .functor AND 1, L_0x14a0fead0, L_0x14a0feb80, C4<1>, C4<1>;
v0x14a0b9e40_0 .net *"_ivl_2", 0 0, L_0x14a0fe9f0;  1 drivers
v0x14a0b9f00_0 .net *"_ivl_3", 0 0, L_0x14a0fead0;  1 drivers
v0x14a0b9fa0_0 .net *"_ivl_5", 0 0, L_0x14a0feb80;  1 drivers
L_0x14a0fe950 .reduce/or L_0x14a0fed50;
S_0x14a0ba030 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0b98f0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0ba030
v0x14a0ba280_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.h.log2 ;
    %load/vec4 v0x14a0ba280_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0ba280_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_150.320 ;
    %load/vec4 v0x14a0ba280_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_150.321, 5;
    %load/vec4 v0x14a0ba280_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0ba280_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_150.320;
T_150.321 ;
    %end;
S_0x14a0ba590 .scope module, "l" "LOD" 4 380, 4 348 0, S_0x14a0b9730;
 .timescale -9 -12;
    .port_info 0 /INPUT 2 "in";
    .port_info 1 /OUTPUT 1 "out";
    .port_info 2 /OUTPUT 1 "vld";
P_0x14a0ba760 .param/l "N" 0 4 360, +C4<00000000000000000000000000000010>;
P_0x14a0ba7a0 .param/l "S" 0 4 361, C4<00000000000000000000000000000001>;
v0x14a0bb010_0 .net "in", 1 0, L_0x14a0fe830;  1 drivers
v0x14a0bb0d0_0 .net "out", 0 0, L_0x14a0fe700;  alias, 1 drivers
v0x14a0bb180_0 .net "vld", 0 0, L_0x14a0fe3f0;  alias, 1 drivers
L_0x14a0fe4d0 .part L_0x14a0fe830, 1, 1;
L_0x14a0fe660 .part L_0x14a0fe830, 0, 1;
S_0x14a0ba970 .scope generate, "genblk1" "genblk1" 4 368, 4 368 0, S_0x14a0ba590;
 .timescale -9 -12;
L_0x14a0fe5b0 .functor NOT 1, L_0x14a0fe4d0, C4<0>, C4<0>, C4<0>;
L_0x14a0fe700 .functor AND 1, L_0x14a0fe5b0, L_0x14a0fe660, C4<1>, C4<1>;
v0x14a0bab30_0 .net *"_ivl_2", 0 0, L_0x14a0fe4d0;  1 drivers
v0x14a0babf0_0 .net *"_ivl_3", 0 0, L_0x14a0fe5b0;  1 drivers
v0x14a0bac90_0 .net *"_ivl_5", 0 0, L_0x14a0fe660;  1 drivers
L_0x14a0fe3f0 .reduce/or L_0x14a0fe830;
S_0x14a0bad20 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0ba590;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0bad20
v0x14a0baf70_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a0baf70_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0baf70_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_151.322 ;
    %load/vec4 v0x14a0baf70_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_151.323, 5;
    %load/vec4 v0x14a0baf70_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0baf70_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_151.322;
T_151.323 ;
    %end;
S_0x14a0bb780 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0b9350;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0bb780
v0x14a0bb9d0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.genblk1.l.log2 ;
    %load/vec4 v0x14a0bb9d0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0bb9d0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_152.324 ;
    %load/vec4 v0x14a0bb9d0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_152.325, 5;
    %load/vec4 v0x14a0bb9d0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0bb9d0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_152.324;
T_152.325 ;
    %end;
S_0x14a0bc1f0 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0b6460;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0bc1f0
v0x14a0bc440_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.genblk1.l.log2 ;
    %load/vec4 v0x14a0bc440_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0bc440_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_153.326 ;
    %load/vec4 v0x14a0bc440_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_153.327, 5;
    %load/vec4 v0x14a0bc440_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0bc440_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_153.326;
T_153.327 ;
    %end;
S_0x14a0bcc60 .scope function.vec4.s32, "log2" "log2" 4 350, 4 350 0, S_0x14a0afc60;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0bcc60
v0x14a0bceb0_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.l1.log2 ;
    %load/vec4 v0x14a0bceb0_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0bceb0_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_154.328 ;
    %load/vec4 v0x14a0bceb0_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_154.329, 5;
    %load/vec4 v0x14a0bceb0_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0bceb0_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_154.328;
T_154.329 ;
    %end;
S_0x14a0bd1d0 .scope function.vec4.s32, "log2" "log2" 4 329, 4 329 0, S_0x14a0af8b0;
 .timescale -9 -12;
; Variable log2 is vec4 return value of scope S_0x14a0bd1d0
v0x14a0bd430_0 .var "value", 31 0;
TD_fault_checker_tb.dut.trunc_adder.uut_de2.xinst_k.log2 ;
    %load/vec4 v0x14a0bd430_0;
    %subi 1, 0, 32;
    %store/vec4 v0x14a0bd430_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
T_155.330 ;
    %load/vec4 v0x14a0bd430_0;
    %cmpi/u 0, 0, 32;
    %flag_or 5, 4; GT is !LE
    %flag_inv 5;
    %jmp/0xz T_155.331, 5;
    %load/vec4 v0x14a0bd430_0;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %store/vec4 v0x14a0bd430_0, 0, 32;
    %retload/vec4 0; Load log2 (draw_signal_vec4)
    %addi 1, 0, 32;
    %ret/vec4 0, 0, 32;  Assign to log2 (store_vec4_to_lval)
    %jmp T_155.330;
T_155.331 ;
    %end;
S_0x14a0be460 .scope module, "uut_ediff" "sub_N" 4 72, 4 194 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /INPUT 7 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x14a0be720 .param/l "N" 0 4 195, C4<0000000000000000000000000000000111>;
L_0x15008ab18 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0bece0_0 .net/2u *"_ivl_0", 0 0, L_0x15008ab18;  1 drivers
L_0x15008ab60 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0x14a0beda0_0 .net/2u *"_ivl_4", 0 0, L_0x15008ab60;  1 drivers
v0x14a0bee40_0 .net "a", 6 0, L_0x14a10a820;  1 drivers
v0x14a0beef0_0 .net "ain", 7 0, L_0x14a10a4e0;  1 drivers
v0x14a0befb0_0 .net "b", 6 0, L_0x14a109b20;  1 drivers
v0x14a0bf090_0 .net "bin", 7 0, L_0x14a10a600;  1 drivers
v0x14a0bf130_0 .net "c", 7 0, L_0x14a10a720;  alias, 1 drivers
L_0x14a10a4e0 .concat [ 7 1 0 0], L_0x14a10a820, L_0x15008ab18;
L_0x14a10a600 .concat [ 7 1 0 0], L_0x14a109b20, L_0x15008ab60;
S_0x14a0be830 .scope module, "s1" "sub_N_in" 4 200, 4 214 0, S_0x14a0be460;
 .timescale -9 -12;
    .port_info 0 /INPUT 8 "a";
    .port_info 1 /INPUT 8 "b";
    .port_info 2 /OUTPUT 8 "c";
P_0x14a0be9f0 .param/l "N" 0 4 215, C4<0000000000000000000000000000000111>;
v0x14a0be7a0_0 .net "a", 7 0, L_0x14a10a4e0;  alias, 1 drivers
v0x14a0beb20_0 .net "b", 7 0, L_0x14a10a600;  alias, 1 drivers
v0x14a0bebd0_0 .net "c", 7 0, L_0x14a10a720;  alias, 1 drivers
L_0x14a10a720 .arith/sub 8, L_0x14a10a4e0, L_0x14a10a600;
S_0x14a0bf220 .scope module, "uut_reg_ro" "reg_exp_op" 4 119, 4 269 0, S_0x14a083510;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "exp_o";
    .port_info 1 /OUTPUT 2 "e_o";
    .port_info 2 /OUTPUT 4 "r_o";
P_0x14a0bf3e0 .param/l "Bs" 0 4 271, C4<00000000000000000000000000000100>;
P_0x14a0bf420 .param/l "es" 0 4 270, +C4<00000000000000000000000000000010>;
L_0x14a1137c0 .functor NOT 7, L_0x14a1142e0, C4<0000000>, C4<0000000>, C4<0000000>;
L_0x14a113b50 .functor NOT 1, L_0x14a113ab0, C4<0>, C4<0>, C4<0>;
L_0x14a113d80 .functor OR 1, L_0x14a113b50, L_0x14a113ca0, C4<0>, C4<0>;
v0x14a0bfa90_0 .net *"_ivl_10", 0 0, L_0x14a113b50;  1 drivers
v0x14a0bfb40_0 .net *"_ivl_13", 1 0, L_0x14a113bc0;  1 drivers
v0x14a0bfbf0_0 .net *"_ivl_15", 0 0, L_0x14a113ca0;  1 drivers
v0x14a0bfca0_0 .net *"_ivl_17", 0 0, L_0x14a113d80;  1 drivers
v0x14a0bfd40_0 .net *"_ivl_19", 3 0, L_0x14a113e70;  1 drivers
L_0x15008b2f8 .functor BUFT 1, C4<0001>, C4<0>, C4<0>, C4<0>;
v0x14a0bfe30_0 .net/2u *"_ivl_20", 3 0, L_0x15008b2f8;  1 drivers
v0x14a0bfee0_0 .net *"_ivl_22", 3 0, L_0x14a113f50;  1 drivers
v0x14a0bff90_0 .net *"_ivl_25", 3 0, L_0x14a114090;  1 drivers
v0x14a0c0040_0 .net *"_ivl_5", 0 0, L_0x14a1138b0;  1 drivers
v0x14a0c0150_0 .net *"_ivl_9", 0 0, L_0x14a113ab0;  1 drivers
v0x14a0c0200_0 .net "e_o", 1 0, L_0x14a1131d0;  alias, 1 drivers
v0x14a0c02b0_0 .net "exp_o", 6 0, L_0x14a1142e0;  1 drivers
v0x14a0c0360_0 .net "exp_oN", 6 0, L_0x14a113950;  1 drivers
v0x14a0c0410_0 .net "exp_oN_tmp", 6 0, L_0x14a113270;  1 drivers
v0x14a0c04d0_0 .net "r_o", 3 0, L_0x14a114200;  alias, 1 drivers
L_0x14a1131d0 .part L_0x14a1142e0, 0, 2;
L_0x14a1138b0 .part L_0x14a1142e0, 6, 1;
L_0x14a113950 .functor MUXZ 7, L_0x14a1142e0, L_0x14a113270, L_0x14a1138b0, C4<>;
L_0x14a113ab0 .part L_0x14a1142e0, 6, 1;
L_0x14a113bc0 .part L_0x14a113950, 0, 2;
L_0x14a113ca0 .reduce/or L_0x14a113bc0;
L_0x14a113e70 .part L_0x14a113950, 2, 4;
L_0x14a113f50 .arith/sum 4, L_0x14a113e70, L_0x15008b2f8;
L_0x14a114090 .part L_0x14a113950, 2, 4;
L_0x14a114200 .functor MUXZ 4, L_0x14a114090, L_0x14a113f50, L_0x14a113d80, C4<>;
S_0x14a0bf5f0 .scope module, "uut_conv_2c1" "conv_2c" 4 279, 4 262 0, S_0x14a0bf220;
 .timescale -9 -12;
    .port_info 0 /INPUT 7 "a";
    .port_info 1 /OUTPUT 7 "c";
P_0x14a0bf7c0 .param/l "N" 0 4 263, C4<000000000000000000000000000000110>;
L_0x15008b2b0 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0x14a0bf840_0 .net/2u *"_ivl_0", 6 0, L_0x15008b2b0;  1 drivers
v0x14a0bf900_0 .net "a", 6 0, L_0x14a1137c0;  1 drivers
v0x14a0bf9a0_0 .net "c", 6 0, L_0x14a113270;  alias, 1 drivers
L_0x14a113270 .arith/sum 7, L_0x14a1137c0, L_0x15008b2b0;
S_0x14a0c5a80 .scope function.vec4.s16, "trunc_posit" "trunc_posit" 3 39, 3 39 0, S_0x149ef2e40;
 .timescale -9 -12;
v0x14a0c5cc0_0 .var "P", 31 0;
; Variable trunc_posit is vec4 return value of scope S_0x14a0c5a80
TD_fault_checker_tb.dut.trunc_posit ;
    %load/vec4 v0x14a0c5cc0_0;
    %ix/load 4, 16, 0;
    %flag_set/imm 4, 0;
    %shiftr 4;
    %pad/u 16;
    %ret/vec4 0, 0, 16;  Assign to trunc_posit (store_vec4_to_lval)
    %end;
    .scope S_0x149ef2e40;
T_157 ;
    %wait E_0x159e43760;
    %load/vec4 v0x14a0c5de0_0;
    %store/vec4 v0x14a082c20_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x14a082a60;
    %load/vec4 v0x14a0c5e90_0;
    %store/vec4 v0x14a082c20_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x14a082a60;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 2, 0, 32;
    %pushi/vec4 3, 0, 32;
    %store/vec4 v0x14a0833c0_0, 0, 32;
    %store/vec4 v0x14a083170_0, 0, 32;
    %store/vec4 v0x14a0830b0_0, 0, 32;
    %store/vec4 v0x14a083000_0, 0, 32;
    %store/vec4 v0x14a082f40_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_trunc_check, S_0x14a082d80;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x14a0c6380_0, 0, 1;
    %pushi/vec4 0, 0, 16;
    %load/vec4 v0x14a0c6010_0;
    %concat/vec4; draw_concat_vec4
    %store/vec4 v0x14a0c6810_0, 0, 32;
    %jmp T_157.1;
T_157.0 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x14a0c6380_0, 0, 1;
    %load/vec4 v0x14a0c5f40_0;
    %store/vec4 v0x14a0c6810_0, 0, 32;
T_157.1 ;
    %load/vec4 v0x14a0c5f40_0;
    %store/vec4 v0x14a0c6520_0, 0, 32;
    %load/vec4 v0x14a0c5f40_0;
    %store/vec4 v0x14a082c20_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x14a082a60;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x14a081f60_0, 0, 32;
    %store/vec4 v0x14a081dc0_0, 0, 32;
    %store/vec4 v0x14a081c70_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x14a0819f0;
    %store/vec4 v0x14a0c6490_0, 0, 7;
    %load/vec4 v0x14a0c6380_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_157.2, 8;
    %load/vec4 v0x14a0c6010_0;
    %store/vec4 v0x14a082900_0, 0, 16;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_16, S_0x14a082740;
    %pad/u 32;
    %pushi/vec4 16, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x14a081f60_0, 0, 32;
    %store/vec4 v0x14a081dc0_0, 0, 32;
    %store/vec4 v0x14a081c70_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x14a0819f0;
    %store/vec4 v0x14a0c6780_0, 0, 7;
    %jmp T_157.3;
T_157.2 ;
    %load/vec4 v0x14a0c6810_0;
    %store/vec4 v0x14a082c20_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.posit_abs_32, S_0x14a082a60;
    %pushi/vec4 32, 0, 32;
    %pushi/vec4 32, 0, 32;
    %store/vec4 v0x14a081f60_0, 0, 32;
    %store/vec4 v0x14a081dc0_0, 0, 32;
    %store/vec4 v0x14a081c70_0, 0, 32;
    %callf/vec4 TD_fault_checker_tb.dut.get_scale, S_0x14a0819f0;
    %store/vec4 v0x14a0c6780_0, 0, 7;
T_157.3 ;
    %load/vec4 v0x14a0c6780_0;
    %load/vec4 v0x14a0c6490_0;
    %cmp/u;
    %jmp/0xz  T_157.4, 5;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14a0c6490_0;
    %pad/u 32;
    %load/vec4 v0x14a0c6780_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x14a0c60c0_0, 0, 1;
    %jmp T_157.5;
T_157.4 ;
    %pushi/vec4 1, 0, 32;
    %load/vec4 v0x14a0c6780_0;
    %pad/u 32;
    %load/vec4 v0x14a0c6490_0;
    %pad/u 32;
    %sub;
    %cmp/u;
    %flag_get/vec4 5;
    %store/vec4 v0x14a0c60c0_0, 0, 1;
T_157.5 ;
    %jmp T_157;
    .thread T_157, $push;
    .scope S_0x149ef34c0;
T_158 ;
    %vpi_call 2 57 "$dumpfile", "switching.vcd" {0 0 0};
    %vpi_call 2 58 "$dumpvars", 32'sb00000000000000000000000000000000, S_0x149ef34c0 {0 0 0};
    %vpi_call 2 60 "$display", "\012=== fault_checker automated testbench (Verilog-2001) ===" {0 0 0};
    %vpi_func 2 63 "$fopen" 32, "input.txt", "r" {0 0 0};
    %store/vec4 v0x14a0c6b90_0, 0, 32;
    %load/vec4 v0x14a0c6b90_0;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_158.0, 4;
    %vpi_call 2 65 "$display", "ERROR: Could not open 'input.txt'." {0 0 0};
    %vpi_call 2 66 "$finish" {0 0 0};
T_158.0 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a0c6c20_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a0c6970_0, 0, 32;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x14a0c6a20_0, 0, 32;
T_158.2 ;
    %vpi_func 2 74 "$feof" 32, v0x14a0c6b90_0 {0 0 0};
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz T_158.3, 8;
    %vpi_func 2 75 "$fscanf" 32, v0x14a0c6b90_0, "%h %h\012", v0x14a0c6970_0, v0x14a0c6a20_0 {0 0 0};
    %store/vec4 v0x14a0c6da0_0, 0, 32;
    %load/vec4 v0x14a0c6da0_0;
    %cmpi/ne 2, 0, 32;
    %jmp/0xz  T_158.4, 4;
    %load/vec4 v0x14a0c6c20_0;
    %addi 1, 0, 32;
    %vpi_call 2 77 "$display", "ERROR: malformed data on line %0d.", S<0,vec4,s32> {1 0 0};
    %vpi_call 2 78 "$finish" {0 0 0};
T_158.4 ;
    %delay 10000, 0;
    %vpi_call 2 83 "$display", "Line %0d: A=%h  B=%h  | true_sum=%h  used_sum=%h | true_scale=%b used_scale=%b | fault=%b  mode=%b", v0x14a0c6c20_0, v0x14a0c6970_0, v0x14a0c6a20_0, v0x14a0c6f00_0, &PV<v0x14a0c70c0_0, 0, 16>, v0x14a0c6e40_0, v0x14a0c7030_0, v0x14a0c6b00_0, v0x14a0c6d10_0 {0 0 0};
    %load/vec4 v0x14a0c6c20_0;
    %addi 1, 0, 32;
    %store/vec4 v0x14a0c6c20_0, 0, 32;
    %jmp T_158.2;
T_158.3 ;
    %vpi_call 2 91 "$fclose", v0x14a0c6b90_0 {0 0 0};
    %vpi_call 2 92 "$display", "=== Applied %0d vectors; testbench complete. ===", v0x14a0c6c20_0 {0 0 0};
    %vpi_call 2 93 "$finish" {0 0 0};
    %end;
    .thread T_158;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "fault_checker_tb.v";
    "fault_checker.v";
    "posit_add.v";
