;  LST file generated by mikroListExporter - v.2.0 
; Date/Time: 12/14/2016 4:06:05 PM
;----------------------------------------------

;Address Opcode 	ASM
____SysVT:
0x0000	0xFFFC2001  	537001980
0x0004	0x12C90000  	4809
0x0008	0x16CD0000  	5837
0x000C	0x16CD0000  	5837
0x0010	0x16CD0000  	5837
0x0014	0x16CD0000  	5837
0x0018	0x16CD0000  	5837
0x001C	0x16CD0000  	5837
0x0020	0x16CD0000  	5837
0x0024	0x16CD0000  	5837
0x0028	0x16CD0000  	5837
0x002C	0x16CD0000  	5837
0x0030	0x16CD0000  	5837
0x0034	0x16CD0000  	5837
0x0038	0x16CD0000  	5837
0x003C	0x16CD0000  	5837
0x0040	0x16CD0000  	5837
0x0044	0x16CD0000  	5837
0x0048	0x16CD0000  	5837
0x004C	0x16CD0000  	5837
0x0050	0x16CD0000  	5837
0x0054	0x16CD0000  	5837
0x0058	0x16CD0000  	5837
0x005C	0x16CD0000  	5837
0x0060	0x16CD0000  	5837
0x0064	0x0FA50000  	4005
0x0068	0x16CD0000  	5837
0x006C	0x16CD0000  	5837
0x0070	0x16CD0000  	5837
0x0074	0x16CD0000  	5837
0x0078	0x16CD0000  	5837
0x007C	0x16CD0000  	5837
0x0080	0x16CD0000  	5837
0x0084	0x16CD0000  	5837
0x0088	0x16CD0000  	5837
0x008C	0x16CD0000  	5837
0x0090	0x16CD0000  	5837
0x0094	0x16CD0000  	5837
0x0098	0x16CD0000  	5837
0x009C	0x16CD0000  	5837
0x00A0	0x16CD0000  	5837
0x00A4	0x10390000  	4153
0x00A8	0x10B50000  	4277
0x00AC	0x16CD0000  	5837
0x00B0	0x12510000  	4689
0x00B4	0x10D90000  	4313
0x00B8	0x16CD0000  	5837
0x00BC	0x16CD0000  	5837
0x00C0	0x16CD0000  	5837
0x00C4	0x16CD0000  	5837
0x00C8	0x16CD0000  	5837
0x00CC	0x16CD0000  	5837
0x00D0	0x16CD0000  	5837
0x00D4	0x16CD0000  	5837
0x00D8	0x16CD0000  	5837
0x00DC	0x16CD0000  	5837
0x00E0	0x16CD0000  	5837
0x00E4	0x16CD0000  	5837
0x00E8	0x16CD0000  	5837
0x00EC	0x16CD0000  	5837
0x00F0	0x16CD0000  	5837
0x00F4	0x16CD0000  	5837
0x00F8	0x16CD0000  	5837
0x00FC	0x16CD0000  	5837
0x0100	0x16CD0000  	5837
0x0104	0x16CD0000  	5837
0x0108	0x16CD0000  	5837
0x010C	0x16CD0000  	5837
0x0110	0x16CD0000  	5837
0x0114	0x16CD0000  	5837
0x0118	0x16CD0000  	5837
0x011C	0x16CD0000  	5837
0x0120	0x16CD0000  	5837
0x0124	0x16CD0000  	5837
0x0128	0x16CD0000  	5837
0x012C	0x16CD0000  	5837
0x0130	0x16CD0000  	5837
0x0134	0x16CD0000  	5837
0x0138	0x16CD0000  	5837
0x013C	0x16CD0000  	5837
0x0140	0x16CD0000  	5837
0x0144	0x16CD0000  	5837
0x0148	0x16CD0000  	5837
0x014C	0x16CD0000  	5837
0x0150	0x16CD0000  	5837
0x0154	0x16CD0000  	5837
0x0158	0x16CD0000  	5837
0x015C	0x16CD0000  	5837
0x0160	0x16CD0000  	5837
0x0164	0x16CD0000  	5837
0x0168	0x16CD0000  	5837
0x016C	0x16CD0000  	5837
0x0170	0x16CD0000  	5837
0x0174	0x16CD0000  	5837
0x0178	0x16CD0000  	5837
0x017C	0x16CD0000  	5837
0x0180	0x16CD0000  	5837
0x0184	0x16CD0000  	5837
; end of ____SysVT
_main:
;Input Capture Complete 5ch.c, 145 :: 		void main() {
0x12C8	0xB081    SUB	SP, SP, #4
0x12CA	0xF000F827  BL	4892
0x12CE	0xF000F9E7  BL	5792
0x12D2	0xF000FAC3  BL	6236
0x12D6	0xF000F9D1  BL	5756
0x12DA	0xF000FA7F  BL	6108
;Input Capture Complete 5ch.c, 149 :: 		init_UART();                                                            // Configure and Initialize UART serial communications
0x12DE	0xF7FFFDAB  BL	_init_UART+0
;Input Capture Complete 5ch.c, 150 :: 		init_GPIO();                                                            // Configure MCU I/O
0x12E2	0xF7FFFDE9  BL	_init_GPIO+0
;Input Capture Complete 5ch.c, 151 :: 		init_pointer_PWM(0);                                                    // Set up PWM with 0% duty cycle
0x12E6	0x2000    MOVS	R0, #0
0x12E8	0xF7FFFDC2  BL	_init_pointer_PWM+0
;Input Capture Complete 5ch.c, 153 :: 		while(1)
L_main0:
;Input Capture Complete 5ch.c, 156 :: 		POINTER_DIRECTION = EXTEND;
0x12EC	0x2101    MOVS	R1, #1
0x12EE	0xB249    SXTB	R1, R1
0x12F0	0x4807    LDR	R0, [PC, #28]
0x12F2	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 157 :: 		if(GRAB_MODE_BUTTON == 1)  // pressing the button runs the motor
0x12F4	0x4907    LDR	R1, [PC, #28]
0x12F6	0x6808    LDR	R0, [R1, #0]
0x12F8	0xB120    CBZ	R0, L_main2
;Input Capture Complete 5ch.c, 158 :: 		move_pointer_finger(&fngr_pointer, 100);                                // Extend finger at 100% without position control - visually choose where it stops
0x12FA	0x2164    MOVS	R1, #100
0x12FC	0x4806    LDR	R0, [PC, #24]
0x12FE	0xF7FFFD5D  BL	_move_pointer_finger+0
0x1302	0xE003    B	L_main3
L_main2:
;Input Capture Complete 5ch.c, 160 :: 		move_pointer_finger(&fngr_pointer, 0);
0x1304	0x2100    MOVS	R1, #0
0x1306	0x4804    LDR	R0, [PC, #16]
0x1308	0xF7FFFD58  BL	_move_pointer_finger+0
L_main3:
;Input Capture Complete 5ch.c, 161 :: 		}
0x130C	0xE7EE    B	L_main0
;Input Capture Complete 5ch.c, 296 :: 		} // Main ends here
L_end_main:
L__main_end_loop:
0x130E	0xE7FE    B	L__main_end_loop
0x1310	0x02A84242  	GPIOE_ODR+0
0x1314	0x822C4241  	GPIOD_IDR+0
0x1318	0x00302000  	_fngr_pointer+0
; end of _main
___CC2DW:
;__Lib_System_4XX.c, 43 :: 		
0x0E24	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 45 :: 		
L_loopDW:
;__Lib_System_4XX.c, 46 :: 		
0x0E26	0xF81C9B01  LDRB	R9, [R12], #1
;__Lib_System_4XX.c, 47 :: 		
0x0E2A	0xF80B9B01  STRB	R9, [R11], #1
;__Lib_System_4XX.c, 48 :: 		
0x0E2E	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 49 :: 		
0x0E32	0xD1F8    BNE	L_loopDW
;__Lib_System_4XX.c, 51 :: 		
L_end___CC2DW:
0x0E34	0xB001    ADD	SP, SP, #4
0x0E36	0x4770    BX	LR
; end of ___CC2DW
___FillZeros:
;__Lib_System_4XX.c, 85 :: 		
0x0DE8	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 87 :: 		
0x0DEA	0xF04F0900  MOV	R9, #0
;__Lib_System_4XX.c, 88 :: 		
0x0DEE	0xF04F0C00  MOV	R12, #0
;__Lib_System_4XX.c, 89 :: 		
0x0DF2	0xEBBD0F0A  CMP	SP, R10, LSL #0
;__Lib_System_4XX.c, 90 :: 		
0x0DF6	0xDC04    BGT	L_loopFZs
;__Lib_System_4XX.c, 91 :: 		
0x0DF8	0xEBBD0F0B  CMP	SP, R11, LSL #0
;__Lib_System_4XX.c, 92 :: 		
0x0DFC	0xDB01    BLT	L_loopFZs
;__Lib_System_4XX.c, 93 :: 		
0x0DFE	0x46D4    MOV	R12, R10
;__Lib_System_4XX.c, 94 :: 		
0x0E00	0x46EA    MOV	R10, SP
;__Lib_System_4XX.c, 95 :: 		
L_loopFZs:
;__Lib_System_4XX.c, 96 :: 		
0x0E02	0xF84B9B04  STR	R9, [R11], #4
;__Lib_System_4XX.c, 97 :: 		
0x0E06	0xEBBB0F0A  CMP	R11, R10, LSL #0
;__Lib_System_4XX.c, 98 :: 		
0x0E0A	0xD1FA    BNE	L_loopFZs
;__Lib_System_4XX.c, 99 :: 		
0x0E0C	0xEBBC0F0A  CMP	R12, R10, LSL #0
;__Lib_System_4XX.c, 100 :: 		
0x0E10	0xDD05    BLE	L_norep
;__Lib_System_4XX.c, 101 :: 		
0x0E12	0x46E2    MOV	R10, R12
;__Lib_System_4XX.c, 102 :: 		
0x0E14	0xF8D9B000  LDR	R11, [R9, #0]
;__Lib_System_4XX.c, 103 :: 		
0x0E18	0xF10B0B04  ADD	R11, R11, #4
;__Lib_System_4XX.c, 104 :: 		
0x0E1C	0xE7F1    B	L_loopFZs
;__Lib_System_4XX.c, 105 :: 		
L_norep:
;__Lib_System_4XX.c, 107 :: 		
L_end___FillZeros:
0x0E1E	0xB001    ADD	SP, SP, #4
0x0E20	0x4770    BX	LR
; end of ___FillZeros
_init_UART:
;Input Capture Complete 5ch.c, 509 :: 		void init_UART() {
0x0E38	0xB081    SUB	SP, SP, #4
0x0E3A	0xF8CDE000  STR	LR, [SP, #0]
;Input Capture Complete 5ch.c, 511 :: 		UART1_Init(UART_BAUD_RATE);                                                 // Configure UART 1
0x0E3E	0xF44F30E1  MOV	R0, #115200
0x0E42	0xF7FFFF43  BL	_UART1_Init+0
;Input Capture Complete 5ch.c, 512 :: 		Delay_ms(200);                                                              // Wait for UART to stabilize
0x0E46	0xF24E57FE  MOVW	R7, #58878
0x0E4A	0xF2C007AA  MOVT	R7, #170
0x0E4E	0xBF00    NOP
0x0E50	0xBF00    NOP
L_init_UART26:
0x0E52	0x1E7F    SUBS	R7, R7, #1
0x0E54	0xD1FD    BNE	L_init_UART26
0x0E56	0xBF00    NOP
0x0E58	0xBF00    NOP
0x0E5A	0xBF00    NOP
;Input Capture Complete 5ch.c, 513 :: 		UART_Write_Text("\rUART Init Complete\r\n");                                // *** DEBUG *** Print test statement to terminal
0x0E5C	0x4803    LDR	R0, [PC, #12]
0x0E5E	0xF7FFFF4F  BL	_UART_Write_Text+0
;Input Capture Complete 5ch.c, 514 :: 		}
L_end_init_UART:
0x0E62	0xF8DDE000  LDR	LR, [SP, #0]
0x0E66	0xB001    ADD	SP, SP, #4
0x0E68	0x4770    BX	LR
0x0E6A	0xBF00    NOP
0x0E6C	0x00002000  	?lstr7_Input_32Capture_32Complete_325ch+0
; end of _init_UART
_UART1_Init:
;__Lib_UART_123_45_6.c, 439 :: 		
; baud_rate start address is: 0 (R0)
0x0CCC	0xB081    SUB	SP, SP, #4
0x0CCE	0xF8CDE000  STR	LR, [SP, #0]
; baud_rate end address is: 0 (R0)
; baud_rate start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 440 :: 		
0x0CD2	0x4A09    LDR	R2, [PC, #36]
0x0CD4	0xF2400100  MOVW	R1, #0
0x0CD8	0xB404    PUSH	(R2)
0x0CDA	0xB402    PUSH	(R1)
0x0CDC	0xF2400300  MOVW	R3, #0
0x0CE0	0xF2400200  MOVW	R2, #0
0x0CE4	0x4601    MOV	R1, R0
; baud_rate end address is: 0 (R0)
0x0CE6	0x4805    LDR	R0, [PC, #20]
0x0CE8	0xF7FFFDEC  BL	__Lib_UART_123_45_6_UARTx_Init_Advanced+0
0x0CEC	0xB002    ADD	SP, SP, #8
;__Lib_UART_123_45_6.c, 441 :: 		
L_end_UART1_Init:
0x0CEE	0xF8DDE000  LDR	LR, [SP, #0]
0x0CF2	0xB001    ADD	SP, SP, #4
0x0CF4	0x4770    BX	LR
0x0CF6	0xBF00    NOP
0x0CF8	0x16D40000  	__GPIO_MODULE_USART1_PA9_10+0
0x0CFC	0x10004001  	USART1_SR+0
; end of _UART1_Init
__Lib_UART_123_45_6_UARTx_Init_Advanced:
;__Lib_UART_123_45_6.c, 319 :: 		
; parity start address is: 12 (R3)
; baud_rate start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x08C4	0xB08B    SUB	SP, SP, #44
0x08C6	0xF8CDE000  STR	LR, [SP, #0]
0x08CA	0xB29A    UXTH	R2, R3
; parity end address is: 12 (R3)
; baud_rate end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; baud_rate start address is: 4 (R1)
; parity start address is: 8 (R2)
; stop_bits start address is: 12 (R3)
0x08CC	0xF8BD302C  LDRH	R3, [SP, #44]
; module start address is: 24 (R6)
0x08D0	0x9E0C    LDR	R6, [SP, #48]
;__Lib_UART_123_45_6.c, 323 :: 		
0x08D2	0xAC06    ADD	R4, SP, #24
0x08D4	0xF8AD3004  STRH	R3, [SP, #4]
0x08D8	0xF8AD2008  STRH	R2, [SP, #8]
0x08DC	0x9103    STR	R1, [SP, #12]
0x08DE	0x9004    STR	R0, [SP, #16]
0x08E0	0x4620    MOV	R0, R4
0x08E2	0xF7FFFE99  BL	_RCC_GetClocksFrequency+0
0x08E6	0x9804    LDR	R0, [SP, #16]
0x08E8	0x9903    LDR	R1, [SP, #12]
0x08EA	0xF8BD2008  LDRH	R2, [SP, #8]
0x08EE	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 325 :: 		
0x08F2	0x4C71    LDR	R4, [PC, #452]
0x08F4	0x42A0    CMP	R0, R4
0x08F6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced15
;__Lib_UART_123_45_6.c, 326 :: 		
0x08F8	0x2501    MOVS	R5, #1
0x08FA	0xB26D    SXTB	R5, R5
0x08FC	0x4C6F    LDR	R4, [PC, #444]
0x08FE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 327 :: 		
0x0900	0x4D6F    LDR	R5, [PC, #444]
0x0902	0x4C70    LDR	R4, [PC, #448]
0x0904	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 328 :: 		
0x0906	0x4D70    LDR	R5, [PC, #448]
0x0908	0x4C70    LDR	R4, [PC, #448]
0x090A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 329 :: 		
0x090C	0x4D70    LDR	R5, [PC, #448]
0x090E	0x4C71    LDR	R4, [PC, #452]
0x0910	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 330 :: 		
0x0912	0x4D71    LDR	R5, [PC, #452]
0x0914	0x4C71    LDR	R4, [PC, #452]
0x0916	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 331 :: 		
0x0918	0x9C09    LDR	R4, [SP, #36]
0x091A	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 332 :: 		
0x091C	0xE06C    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced16
L___Lib_UART_123_45_6_UARTx_Init_Advanced15:
;__Lib_UART_123_45_6.c, 333 :: 		
0x091E	0x4C70    LDR	R4, [PC, #448]
0x0920	0x42A0    CMP	R0, R4
0x0922	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced17
;__Lib_UART_123_45_6.c, 334 :: 		
0x0924	0x2501    MOVS	R5, #1
0x0926	0xB26D    SXTB	R5, R5
0x0928	0x4C6E    LDR	R4, [PC, #440]
0x092A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 335 :: 		
0x092C	0x4D6E    LDR	R5, [PC, #440]
0x092E	0x4C65    LDR	R4, [PC, #404]
0x0930	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 336 :: 		
0x0932	0x4D6E    LDR	R5, [PC, #440]
0x0934	0x4C65    LDR	R4, [PC, #404]
0x0936	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 337 :: 		
0x0938	0x4D6D    LDR	R5, [PC, #436]
0x093A	0x4C66    LDR	R4, [PC, #408]
0x093C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 338 :: 		
0x093E	0x4D6D    LDR	R5, [PC, #436]
0x0940	0x4C66    LDR	R4, [PC, #408]
0x0942	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 339 :: 		
0x0944	0x9C08    LDR	R4, [SP, #32]
0x0946	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 340 :: 		
0x0948	0xE056    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced18
L___Lib_UART_123_45_6_UARTx_Init_Advanced17:
;__Lib_UART_123_45_6.c, 341 :: 		
0x094A	0x4C6B    LDR	R4, [PC, #428]
0x094C	0x42A0    CMP	R0, R4
0x094E	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced19
;__Lib_UART_123_45_6.c, 342 :: 		
0x0950	0x2501    MOVS	R5, #1
0x0952	0xB26D    SXTB	R5, R5
0x0954	0x4C69    LDR	R4, [PC, #420]
0x0956	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 343 :: 		
0x0958	0x4D69    LDR	R5, [PC, #420]
0x095A	0x4C5A    LDR	R4, [PC, #360]
0x095C	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 344 :: 		
0x095E	0x4D69    LDR	R5, [PC, #420]
0x0960	0x4C5A    LDR	R4, [PC, #360]
0x0962	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 345 :: 		
0x0964	0x4D68    LDR	R5, [PC, #416]
0x0966	0x4C5B    LDR	R4, [PC, #364]
0x0968	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 346 :: 		
0x096A	0x4D68    LDR	R5, [PC, #416]
0x096C	0x4C5B    LDR	R4, [PC, #364]
0x096E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 347 :: 		
0x0970	0x9C08    LDR	R4, [SP, #32]
0x0972	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 348 :: 		
0x0974	0xE040    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced20
L___Lib_UART_123_45_6_UARTx_Init_Advanced19:
;__Lib_UART_123_45_6.c, 349 :: 		
0x0976	0x4C66    LDR	R4, [PC, #408]
0x0978	0x42A0    CMP	R0, R4
0x097A	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced21
;__Lib_UART_123_45_6.c, 350 :: 		
0x097C	0x2501    MOVS	R5, #1
0x097E	0xB26D    SXTB	R5, R5
0x0980	0x4C64    LDR	R4, [PC, #400]
0x0982	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 351 :: 		
0x0984	0x4D64    LDR	R5, [PC, #400]
0x0986	0x4C4F    LDR	R4, [PC, #316]
0x0988	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 352 :: 		
0x098A	0x4D64    LDR	R5, [PC, #400]
0x098C	0x4C4F    LDR	R4, [PC, #316]
0x098E	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 353 :: 		
0x0990	0x4D63    LDR	R5, [PC, #396]
0x0992	0x4C50    LDR	R4, [PC, #320]
0x0994	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 354 :: 		
0x0996	0x4D63    LDR	R5, [PC, #396]
0x0998	0x4C50    LDR	R4, [PC, #320]
0x099A	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 355 :: 		
0x099C	0x9C08    LDR	R4, [SP, #32]
0x099E	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 356 :: 		
0x09A0	0xE02A    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced22
L___Lib_UART_123_45_6_UARTx_Init_Advanced21:
;__Lib_UART_123_45_6.c, 357 :: 		
0x09A2	0x4C61    LDR	R4, [PC, #388]
0x09A4	0x42A0    CMP	R0, R4
0x09A6	0xD112    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced23
;__Lib_UART_123_45_6.c, 358 :: 		
0x09A8	0x2501    MOVS	R5, #1
0x09AA	0xB26D    SXTB	R5, R5
0x09AC	0x4C5F    LDR	R4, [PC, #380]
0x09AE	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 359 :: 		
0x09B0	0x4D5F    LDR	R5, [PC, #380]
0x09B2	0x4C44    LDR	R4, [PC, #272]
0x09B4	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 360 :: 		
0x09B6	0x4D5F    LDR	R5, [PC, #380]
0x09B8	0x4C44    LDR	R4, [PC, #272]
0x09BA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 361 :: 		
0x09BC	0x4D5E    LDR	R5, [PC, #376]
0x09BE	0x4C45    LDR	R4, [PC, #276]
0x09C0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 362 :: 		
0x09C2	0x4D5E    LDR	R5, [PC, #376]
0x09C4	0x4C45    LDR	R4, [PC, #276]
0x09C6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 363 :: 		
0x09C8	0x9C08    LDR	R4, [SP, #32]
0x09CA	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 364 :: 		
0x09CC	0xE014    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced24
L___Lib_UART_123_45_6_UARTx_Init_Advanced23:
;__Lib_UART_123_45_6.c, 365 :: 		
0x09CE	0x4C5C    LDR	R4, [PC, #368]
0x09D0	0x42A0    CMP	R0, R4
0x09D2	0xD111    BNE	L___Lib_UART_123_45_6_UARTx_Init_Advanced25
;__Lib_UART_123_45_6.c, 366 :: 		
0x09D4	0x2501    MOVS	R5, #1
0x09D6	0xB26D    SXTB	R5, R5
0x09D8	0x4C5A    LDR	R4, [PC, #360]
0x09DA	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 367 :: 		
0x09DC	0x4D5A    LDR	R5, [PC, #360]
0x09DE	0x4C39    LDR	R4, [PC, #228]
0x09E0	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 368 :: 		
0x09E2	0x4D5A    LDR	R5, [PC, #360]
0x09E4	0x4C39    LDR	R4, [PC, #228]
0x09E6	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 369 :: 		
0x09E8	0x4D59    LDR	R5, [PC, #356]
0x09EA	0x4C3A    LDR	R4, [PC, #232]
0x09EC	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 370 :: 		
0x09EE	0x4D59    LDR	R5, [PC, #356]
0x09F0	0x4C3A    LDR	R4, [PC, #232]
0x09F2	0x6025    STR	R5, [R4, #0]
;__Lib_UART_123_45_6.c, 371 :: 		
0x09F4	0x9C09    LDR	R4, [SP, #36]
0x09F6	0x9405    STR	R4, [SP, #20]
;__Lib_UART_123_45_6.c, 372 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced25:
L___Lib_UART_123_45_6_UARTx_Init_Advanced24:
L___Lib_UART_123_45_6_UARTx_Init_Advanced22:
L___Lib_UART_123_45_6_UARTx_Init_Advanced20:
L___Lib_UART_123_45_6_UARTx_Init_Advanced18:
L___Lib_UART_123_45_6_UARTx_Init_Advanced16:
;__Lib_UART_123_45_6.c, 374 :: 		
0x09F8	0xF8AD3004  STRH	R3, [SP, #4]
; module end address is: 24 (R6)
0x09FC	0xF8AD2008  STRH	R2, [SP, #8]
0x0A00	0x9103    STR	R1, [SP, #12]
0x0A02	0x9004    STR	R0, [SP, #16]
0x0A04	0x4630    MOV	R0, R6
0x0A06	0xF7FFFE49  BL	_GPIO_Alternate_Function_Enable+0
0x0A0A	0x9804    LDR	R0, [SP, #16]
0x0A0C	0x9903    LDR	R1, [SP, #12]
0x0A0E	0xF8BD2008  LDRH	R2, [SP, #8]
0x0A12	0xF8BD3004  LDRH	R3, [SP, #4]
;__Lib_UART_123_45_6.c, 376 :: 		
0x0A16	0xF2000510  ADDW	R5, R0, #16
0x0A1A	0x2400    MOVS	R4, #0
0x0A1C	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 377 :: 		
0x0A1E	0xF2000510  ADDW	R5, R0, #16
0x0A22	0x682C    LDR	R4, [R5, #0]
0x0A24	0x431C    ORRS	R4, R3
; stop_bits end address is: 12 (R3)
0x0A26	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 378 :: 		
0x0A28	0xF200050C  ADDW	R5, R0, #12
0x0A2C	0x2400    MOVS	R4, #0
0x0A2E	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 380 :: 		
0x0A30	0xB11A    CBZ	R2, L___Lib_UART_123_45_6_UARTx_Init_Advanced40
;__Lib_UART_123_45_6.c, 381 :: 		
0x0A32	0xF4426280  ORR	R2, R2, #1024
0x0A36	0xB292    UXTH	R2, R2
; parity end address is: 8 (R2)
;__Lib_UART_123_45_6.c, 382 :: 		
0x0A38	0xE7FF    B	L___Lib_UART_123_45_6_UARTx_Init_Advanced26
L___Lib_UART_123_45_6_UARTx_Init_Advanced40:
;__Lib_UART_123_45_6.c, 380 :: 		
;__Lib_UART_123_45_6.c, 382 :: 		
L___Lib_UART_123_45_6_UARTx_Init_Advanced26:
;__Lib_UART_123_45_6.c, 384 :: 		
; parity start address is: 8 (R2)
0x0A3A	0xF200050C  ADDW	R5, R0, #12
0x0A3E	0x682C    LDR	R4, [R5, #0]
0x0A40	0x4314    ORRS	R4, R2
; parity end address is: 8 (R2)
0x0A42	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 386 :: 		
0x0A44	0xF200060C  ADDW	R6, R0, #12
0x0A48	0x2501    MOVS	R5, #1
0x0A4A	0x6834    LDR	R4, [R6, #0]
0x0A4C	0xF365344D  BFI	R4, R5, #13, #1
0x0A50	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 387 :: 		
0x0A52	0xF200060C  ADDW	R6, R0, #12
0x0A56	0x2501    MOVS	R5, #1
0x0A58	0x6834    LDR	R4, [R6, #0]
0x0A5A	0xF36504C3  BFI	R4, R5, #3, #1
0x0A5E	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 388 :: 		
0x0A60	0xF200060C  ADDW	R6, R0, #12
0x0A64	0x2501    MOVS	R5, #1
0x0A66	0x6834    LDR	R4, [R6, #0]
0x0A68	0xF3650482  BFI	R4, R5, #2, #1
0x0A6C	0x6034    STR	R4, [R6, #0]
;__Lib_UART_123_45_6.c, 389 :: 		
0x0A6E	0xF2000514  ADDW	R5, R0, #20
0x0A72	0x2400    MOVS	R4, #0
0x0A74	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 394 :: 		
0x0A76	0x9D05    LDR	R5, [SP, #20]
0x0A78	0x2419    MOVS	R4, #25
0x0A7A	0x4365    MULS	R5, R4, R5
0x0A7C	0x008C    LSLS	R4, R1, #2
; baud_rate end address is: 4 (R1)
0x0A7E	0xFBB5F7F4  UDIV	R7, R5, R4
;__Lib_UART_123_45_6.c, 395 :: 		
0x0A82	0x2464    MOVS	R4, #100
0x0A84	0xFBB7F4F4  UDIV	R4, R7, R4
0x0A88	0x0126    LSLS	R6, R4, #4
;__Lib_UART_123_45_6.c, 397 :: 		
0x0A8A	0x0935    LSRS	R5, R6, #4
0x0A8C	0x2464    MOVS	R4, #100
0x0A8E	0x436C    MULS	R4, R5, R4
0x0A90	0x1B3C    SUB	R4, R7, R4
;__Lib_UART_123_45_6.c, 398 :: 		
0x0A92	0x0124    LSLS	R4, R4, #4
0x0A94	0xF2040532  ADDW	R5, R4, #50
0x0A98	0x2464    MOVS	R4, #100
0x0A9A	0xFBB5F4F4  UDIV	R4, R5, R4
0x0A9E	0xF004040F  AND	R4, R4, #15
0x0AA2	0xEA460404  ORR	R4, R6, R4, LSL #0
;__Lib_UART_123_45_6.c, 400 :: 		
0x0AA6	0xF2000508  ADDW	R5, R0, #8
; UART_Base end address is: 0 (R0)
0x0AAA	0xB2A4    UXTH	R4, R4
0x0AAC	0x602C    STR	R4, [R5, #0]
;__Lib_UART_123_45_6.c, 401 :: 		
L_end_UARTx_Init_Advanced:
0x0AAE	0xF8DDE000  LDR	LR, [SP, #0]
0x0AB2	0xB00B    ADD	SP, SP, #44
0x0AB4	0x4770    BX	LR
0x0AB6	0xBF00    NOP
0x0AB8	0x10004001  	USART1_SR+0
0x0ABC	0x08904247  	RCC_APB2ENR+0
0x0AC0	0x05C50000  	_UART1_Write+0
0x0AC4	0x00882000  	_UART_Wr_Ptr+0
0x0AC8	0xFFFFFFFF  	_UART1_Read+0
0x0ACC	0x008C2000  	_UART_Rd_Ptr+0
0x0AD0	0xFFFFFFFF  	_UART1_Data_Ready+0
0x0AD4	0x00902000  	_UART_Rdy_Ptr+0
0x0AD8	0xFFFFFFFF  	_UART1_Tx_Idle+0
0x0ADC	0x00942000  	_UART_Tx_Idle_Ptr+0
0x0AE0	0x44004000  	USART2_SR+0
0x0AE4	0x08444247  	RCC_APB1ENR+0
0x0AE8	0x05E10000  	_UART2_Write+0
0x0AEC	0xFFFFFFFF  	_UART2_Read+0
0x0AF0	0xFFFFFFFF  	_UART2_Data_Ready+0
0x0AF4	0xFFFFFFFF  	_UART2_Tx_Idle+0
0x0AF8	0x48004000  	USART3_SR+0
0x0AFC	0x08484247  	RCC_APB1ENR+0
0x0B00	0x05FD0000  	_UART3_Write+0
0x0B04	0xFFFFFFFF  	_UART3_Read+0
0x0B08	0xFFFFFFFF  	_UART3_Data_Ready+0
0x0B0C	0xFFFFFFFF  	_UART3_Tx_Idle+0
0x0B10	0x4C004000  	UART4_SR+0
0x0B14	0x084C4247  	RCC_APB1ENR+0
0x0B18	0x06E50000  	_UART4_Write+0
0x0B1C	0xFFFFFFFF  	_UART4_Read+0
0x0B20	0xFFFFFFFF  	_UART4_Data_Ready+0
0x0B24	0xFFFFFFFF  	_UART4_Tx_Idle+0
0x0B28	0x50004000  	UART5_SR+0
0x0B2C	0x08504247  	RCC_APB1ENR+0
0x0B30	0x05A90000  	_UART5_Write+0
0x0B34	0xFFFFFFFF  	_UART5_Read+0
0x0B38	0xFFFFFFFF  	_UART5_Data_Ready+0
0x0B3C	0xFFFFFFFF  	_UART5_Tx_Idle+0
0x0B40	0x14004001  	USART6_SR+0
0x0B44	0x08944247  	RCC_APB2ENR+0
0x0B48	0x058D0000  	_UART6_Write+0
0x0B4C	0xFFFFFFFF  	_UART6_Read+0
0x0B50	0xFFFFFFFF  	_UART6_Data_Ready+0
0x0B54	0xFFFFFFFF  	_UART6_Tx_Idle+0
; end of __Lib_UART_123_45_6_UARTx_Init_Advanced
_RCC_GetClocksFrequency:
;__Lib_System_4XX.c, 389 :: 		
; RCC_Clocks start address is: 0 (R0)
0x0618	0xB082    SUB	SP, SP, #8
0x061A	0xF8CDE000  STR	LR, [SP, #0]
0x061E	0x4603    MOV	R3, R0
; RCC_Clocks end address is: 0 (R0)
; RCC_Clocks start address is: 12 (R3)
;__Lib_System_4XX.c, 391 :: 		
;__Lib_System_4XX.c, 393 :: 		
0x0620	0x4619    MOV	R1, R3
0x0622	0x9101    STR	R1, [SP, #4]
0x0624	0xF7FFFF1C  BL	_Get_Fosc_kHz+0
0x0628	0xF24031E8  MOVW	R1, #1000
0x062C	0xFB00F201  MUL	R2, R0, R1
0x0630	0x9901    LDR	R1, [SP, #4]
0x0632	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 396 :: 		
0x0634	0x4917    LDR	R1, [PC, #92]
0x0636	0x6809    LDR	R1, [R1, #0]
0x0638	0xF00101F0  AND	R1, R1, #240
;__Lib_System_4XX.c, 397 :: 		
0x063C	0x090A    LSRS	R2, R1, #4
;__Lib_System_4XX.c, 398 :: 		
0x063E	0x4916    LDR	R1, [PC, #88]
0x0640	0x1889    ADDS	R1, R1, R2
0x0642	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x0644	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 400 :: 		
0x0646	0x1D1A    ADDS	R2, R3, #4
0x0648	0x6819    LDR	R1, [R3, #0]
0x064A	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x064C	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 403 :: 		
0x064E	0x4911    LDR	R1, [PC, #68]
0x0650	0x6809    LDR	R1, [R1, #0]
0x0652	0xF40151E0  AND	R1, R1, #7168
;__Lib_System_4XX.c, 404 :: 		
0x0656	0x0A8A    LSRS	R2, R1, #10
;__Lib_System_4XX.c, 405 :: 		
0x0658	0x490F    LDR	R1, [PC, #60]
0x065A	0x1889    ADDS	R1, R1, R2
0x065C	0x7808    LDRB	R0, [R1, #0]
; presc start address is: 0 (R0)
0x065E	0xB2C0    UXTB	R0, R0
;__Lib_System_4XX.c, 407 :: 		
0x0660	0xF2030208  ADDW	R2, R3, #8
0x0664	0x1D19    ADDS	R1, R3, #4
0x0666	0x6809    LDR	R1, [R1, #0]
0x0668	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x066A	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 410 :: 		
0x066C	0x4909    LDR	R1, [PC, #36]
0x066E	0x6809    LDR	R1, [R1, #0]
0x0670	0xF4014160  AND	R1, R1, #57344
;__Lib_System_4XX.c, 411 :: 		
0x0674	0x0B4A    LSRS	R2, R1, #13
;__Lib_System_4XX.c, 412 :: 		
0x0676	0x4908    LDR	R1, [PC, #32]
0x0678	0x1889    ADDS	R1, R1, R2
0x067A	0x7809    LDRB	R1, [R1, #0]
; presc start address is: 0 (R0)
0x067C	0xB2C8    UXTB	R0, R1
;__Lib_System_4XX.c, 414 :: 		
0x067E	0xF203020C  ADDW	R2, R3, #12
0x0682	0x1D19    ADDS	R1, R3, #4
; RCC_Clocks end address is: 12 (R3)
0x0684	0x6809    LDR	R1, [R1, #0]
0x0686	0x40C1    LSRS	R1, R0
; presc end address is: 0 (R0)
0x0688	0x6011    STR	R1, [R2, #0]
;__Lib_System_4XX.c, 415 :: 		
L_end_RCC_GetClocksFrequency:
0x068A	0xF8DDE000  LDR	LR, [SP, #0]
0x068E	0xB002    ADD	SP, SP, #8
0x0690	0x4770    BX	LR
0x0692	0xBF00    NOP
0x0694	0x38084002  	RCC_CFGR+0
0x0698	0x001C2000  	__Lib_System_4XX_APBAHBPrescTable+0
; end of _RCC_GetClocksFrequency
_Get_Fosc_kHz:
;__Lib_Delays.c, 9 :: 		unsigned long Get_Fosc_kHz(){
0x0460	0xB081    SUB	SP, SP, #4
;__Lib_Delays.c, 10 :: 		return __System_CLOCK_IN_KHZ;
0x0462	0x4802    LDR	R0, [PC, #8]
0x0464	0x6800    LDR	R0, [R0, #0]
;__Lib_Delays.c, 11 :: 		}
L_end_Get_Fosc_kHz:
0x0466	0xB001    ADD	SP, SP, #4
0x0468	0x4770    BX	LR
0x046A	0xBF00    NOP
0x046C	0x00802000  	___System_CLOCK_IN_KHZ+0
; end of _Get_Fosc_kHz
_GPIO_Alternate_Function_Enable:
;__Lib_GPIO_32F4xx.c, 223 :: 		
; module start address is: 0 (R0)
0x069C	0xB083    SUB	SP, SP, #12
0x069E	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 0 (R0)
; module start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 226 :: 		
; i start address is: 16 (R4)
0x06A2	0x2400    MOVS	R4, #0
; module end address is: 0 (R0)
; i end address is: 16 (R4)
;__Lib_GPIO_32F4xx.c, 227 :: 		
L_GPIO_Alternate_Function_Enable66:
; i start address is: 16 (R4)
; module start address is: 0 (R0)
0x06A4	0x00A1    LSLS	R1, R4, #2
0x06A6	0x1841    ADDS	R1, R0, R1
0x06A8	0x6809    LDR	R1, [R1, #0]
0x06AA	0xF1B13FFF  CMP	R1, #-1
0x06AE	0xD014    BEQ	L_GPIO_Alternate_Function_Enable67
;__Lib_GPIO_32F4xx.c, 228 :: 		
0x06B0	0xF2000134  ADDW	R1, R0, #52
0x06B4	0x00A3    LSLS	R3, R4, #2
0x06B6	0x18C9    ADDS	R1, R1, R3
0x06B8	0x6809    LDR	R1, [R1, #0]
0x06BA	0x460A    MOV	R2, R1
0x06BC	0x18C1    ADDS	R1, R0, R3
0x06BE	0x6809    LDR	R1, [R1, #0]
0x06C0	0x9001    STR	R0, [SP, #4]
0x06C2	0xF8AD4008  STRH	R4, [SP, #8]
0x06C6	0x4608    MOV	R0, R1
0x06C8	0x4611    MOV	R1, R2
0x06CA	0xF7FFFED1  BL	__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function+0
0x06CE	0xF8BD4008  LDRH	R4, [SP, #8]
0x06D2	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 229 :: 		
0x06D4	0x1C64    ADDS	R4, R4, #1
0x06D6	0xB2A4    UXTH	R4, R4
;__Lib_GPIO_32F4xx.c, 230 :: 		
; module end address is: 0 (R0)
; i end address is: 16 (R4)
0x06D8	0xE7E4    B	L_GPIO_Alternate_Function_Enable66
L_GPIO_Alternate_Function_Enable67:
;__Lib_GPIO_32F4xx.c, 231 :: 		
L_end_GPIO_Alternate_Function_Enable:
0x06DA	0xF8DDE000  LDR	LR, [SP, #0]
0x06DE	0xB003    ADD	SP, SP, #12
0x06E0	0x4770    BX	LR
; end of _GPIO_Alternate_Function_Enable
__Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function:
;__Lib_GPIO_32F4xx.c, 190 :: 		
; configs start address is: 4 (R1)
; af_pin start address is: 0 (R0)
0x0470	0xB083    SUB	SP, SP, #12
0x0472	0xF8CDE000  STR	LR, [SP, #0]
0x0476	0x4604    MOV	R4, R0
; configs end address is: 4 (R1)
; af_pin end address is: 0 (R0)
; af_pin start address is: 16 (R4)
; configs start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 195 :: 		
0x0478	0xF00403FF  AND	R3, R4, #255
0x047C	0x091A    LSRS	R2, R3, #4
; port start address is: 0 (R0)
0x047E	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 196 :: 		
0x0480	0xF003020F  AND	R2, R3, #15
; pin start address is: 48 (R12)
0x0484	0x4694    MOV	R12, R2
;__Lib_GPIO_32F4xx.c, 197 :: 		
0x0486	0x0A22    LSRS	R2, R4, #8
; af_pin end address is: 16 (R4)
0x0488	0xF002020F  AND	R2, R2, #15
; af start address is: 44 (R11)
0x048C	0x4693    MOV	R11, R2
;__Lib_GPIO_32F4xx.c, 199 :: 		
0x048E	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54
; port end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 200 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56:
0x0490	0x4A2D    LDR	R2, [PC, #180]
0x0492	0x9202    STR	R2, [SP, #8]
0x0494	0xE029    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 201 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57:
0x0496	0x4A2D    LDR	R2, [PC, #180]
0x0498	0x9202    STR	R2, [SP, #8]
0x049A	0xE026    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 202 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58:
0x049C	0x4A2C    LDR	R2, [PC, #176]
0x049E	0x9202    STR	R2, [SP, #8]
0x04A0	0xE023    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 203 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59:
0x04A2	0x4A2C    LDR	R2, [PC, #176]
0x04A4	0x9202    STR	R2, [SP, #8]
0x04A6	0xE020    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 204 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60:
0x04A8	0x4A2B    LDR	R2, [PC, #172]
0x04AA	0x9202    STR	R2, [SP, #8]
0x04AC	0xE01D    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 205 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61:
0x04AE	0x4A2B    LDR	R2, [PC, #172]
0x04B0	0x9202    STR	R2, [SP, #8]
0x04B2	0xE01A    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 206 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62:
0x04B4	0x4A2A    LDR	R2, [PC, #168]
0x04B6	0x9202    STR	R2, [SP, #8]
0x04B8	0xE017    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 207 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63:
0x04BA	0x4A2A    LDR	R2, [PC, #168]
0x04BC	0x9202    STR	R2, [SP, #8]
0x04BE	0xE014    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 208 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64:
0x04C0	0x4A29    LDR	R2, [PC, #164]
0x04C2	0x9202    STR	R2, [SP, #8]
0x04C4	0xE011    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55
;__Lib_GPIO_32F4xx.c, 209 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function54:
; port start address is: 0 (R0)
0x04C6	0x2800    CMP	R0, #0
0x04C8	0xD0E2    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function56
0x04CA	0x2801    CMP	R0, #1
0x04CC	0xD0E3    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function57
0x04CE	0x2802    CMP	R0, #2
0x04D0	0xD0E4    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function58
0x04D2	0x2803    CMP	R0, #3
0x04D4	0xD0E5    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function59
0x04D6	0x2804    CMP	R0, #4
0x04D8	0xD0E6    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function60
0x04DA	0x2805    CMP	R0, #5
0x04DC	0xD0E7    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function61
0x04DE	0x2806    CMP	R0, #6
0x04E0	0xD0E8    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function62
0x04E2	0x2807    CMP	R0, #7
0x04E4	0xD0E9    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function63
0x04E6	0x2808    CMP	R0, #8
0x04E8	0xD0EA    BEQ	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function64
; port end address is: 0 (R0)
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function55:
;__Lib_GPIO_32F4xx.c, 211 :: 		
0x04EA	0x2201    MOVS	R2, #1
0x04EC	0xB212    SXTH	R2, R2
0x04EE	0xFA02F20C  LSL	R2, R2, R12
0x04F2	0xF8AD2004  STRH	R2, [SP, #4]
; configs end address is: 4 (R1)
0x04F6	0x9802    LDR	R0, [SP, #8]
0x04F8	0x460A    MOV	R2, R1
0x04FA	0xF8BD1004  LDRH	R1, [SP, #4]
0x04FE	0xF7FFFE97  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 213 :: 		
0x0502	0x9A02    LDR	R2, [SP, #8]
0x0504	0xF2020120  ADDW	R1, R2, #32
; tmp_ptr start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0508	0xF1BC0F07  CMP	R12, #7
0x050C	0xD908    BLS	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90
;__Lib_GPIO_32F4xx.c, 215 :: 		
0x050E	0x1D0A    ADDS	R2, R1, #4
; tmp_ptr end address is: 4 (R1)
; tmp_ptr start address is: 0 (R0)
0x0510	0x4610    MOV	R0, R2
;__Lib_GPIO_32F4xx.c, 216 :: 		
0x0512	0xF1AC0208  SUB	R2, R12, #8
; pin end address is: 48 (R12)
; pin start address is: 4 (R1)
0x0516	0x4611    MOV	R1, R2
; tmp_ptr end address is: 0 (R0)
; pin end address is: 4 (R1)
0x0518	0x9101    STR	R1, [SP, #4]
0x051A	0x4601    MOV	R1, R0
0x051C	0x9801    LDR	R0, [SP, #4]
;__Lib_GPIO_32F4xx.c, 217 :: 		
0x051E	0xE000    B	L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function90:
;__Lib_GPIO_32F4xx.c, 214 :: 		
0x0520	0x4660    MOV	R0, R12
;__Lib_GPIO_32F4xx.c, 217 :: 		
L___Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function65:
;__Lib_GPIO_32F4xx.c, 218 :: 		
; pin start address is: 0 (R0)
; tmp_ptr start address is: 4 (R1)
0x0522	0x0083    LSLS	R3, R0, #2
0x0524	0xF04F020F  MOV	R2, #15
0x0528	0x409A    LSLS	R2, R3
0x052A	0x43D3    MVN	R3, R2
0x052C	0x680A    LDR	R2, [R1, #0]
0x052E	0x401A    ANDS	R2, R3
0x0530	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 219 :: 		
0x0532	0x0082    LSLS	R2, R0, #2
; pin end address is: 0 (R0)
0x0534	0xFA0BF302  LSL	R3, R11, R2
; af end address is: 44 (R11)
0x0538	0x680A    LDR	R2, [R1, #0]
0x053A	0x431A    ORRS	R2, R3
0x053C	0x600A    STR	R2, [R1, #0]
; tmp_ptr end address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 220 :: 		
L_end_GPIO_Config_Pin_Alternate_Function:
0x053E	0xF8DDE000  LDR	LR, [SP, #0]
0x0542	0xB003    ADD	SP, SP, #12
0x0544	0x4770    BX	LR
0x0546	0xBF00    NOP
0x0548	0x00004002  	#1073872896
0x054C	0x04004002  	#1073873920
0x0550	0x08004002  	#1073874944
0x0554	0x0C004002  	#1073875968
0x0558	0x10004002  	#1073876992
0x055C	0x14004002  	#1073878016
0x0560	0x18004002  	#1073879040
0x0564	0x1C004002  	#1073880064
0x0568	0x20004002  	#1073881088
; end of __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
_GPIO_Config:
;__Lib_GPIO_32F4xx.c, 74 :: 		
; config start address is: 8 (R2)
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0230	0xB084    SUB	SP, SP, #16
0x0232	0xF8CDE000  STR	LR, [SP, #0]
0x0236	0xB28D    UXTH	R5, R1
0x0238	0x4616    MOV	R6, R2
; config end address is: 8 (R2)
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 20 (R5)
; config start address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 75 :: 		
;__Lib_GPIO_32F4xx.c, 76 :: 		
;__Lib_GPIO_32F4xx.c, 80 :: 		
0x023A	0x4B86    LDR	R3, [PC, #536]
0x023C	0xEA000303  AND	R3, R0, R3, LSL #0
; port end address is: 0 (R0)
; port start address is: 28 (R7)
0x0240	0x461F    MOV	R7, R3
;__Lib_GPIO_32F4xx.c, 82 :: 		
0x0242	0x4618    MOV	R0, R3
0x0244	0xF7FFFFA0  BL	_GPIO_Clk_Enable+0
;__Lib_GPIO_32F4xx.c, 85 :: 		
0x0248	0xF1B50FFF  CMP	R5, #255
0x024C	0xD120    BNE	L_GPIO_Config22
;__Lib_GPIO_32F4xx.c, 86 :: 		
0x024E	0x683C    LDR	R4, [R7, #0]
;__Lib_GPIO_32F4xx.c, 87 :: 		
0x0250	0x4B81    LDR	R3, [PC, #516]
0x0252	0xEA040303  AND	R3, R4, R3, LSL #0
; tmp start address is: 0 (R0)
0x0256	0x4618    MOV	R0, R3
;__Lib_GPIO_32F4xx.c, 88 :: 		
0x0258	0x4B80    LDR	R3, [PC, #512]
0x025A	0x429E    CMP	R6, R3
0x025C	0xD114    BNE	L_GPIO_Config23
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 89 :: 		
0x025E	0xF2455355  MOVW	R3, #21845
0x0262	0xEA400303  ORR	R3, R0, R3, LSL #0
; tmp end address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 90 :: 		
0x0266	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 91 :: 		
0x0268	0x1D3D    ADDS	R5, R7, #4
0x026A	0x682C    LDR	R4, [R5, #0]
0x026C	0xF06F03FF  MVN	R3, #255
0x0270	0xEA040303  AND	R3, R4, R3, LSL #0
0x0274	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 92 :: 		
0x0276	0xF2070508  ADDW	R5, R7, #8
; port end address is: 28 (R7)
0x027A	0x682C    LDR	R4, [R5, #0]
0x027C	0xF64F73FF  MOVW	R3, #65535
0x0280	0xEA440303  ORR	R3, R4, R3, LSL #0
0x0284	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 93 :: 		
0x0286	0xE0E1    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 94 :: 		
L_GPIO_Config23:
;__Lib_GPIO_32F4xx.c, 95 :: 		
; port start address is: 28 (R7)
; tmp start address is: 0 (R0)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x0288	0x2E42    CMP	R6, #66
0x028A	0xD101    BNE	L_GPIO_Config24
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 96 :: 		
0x028C	0x6038    STR	R0, [R7, #0]
; tmp end address is: 0 (R0)
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 97 :: 		
0x028E	0xE0DD    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 98 :: 		
L_GPIO_Config24:
;__Lib_GPIO_32F4xx.c, 99 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config22:
;__Lib_GPIO_32F4xx.c, 101 :: 		
0x0290	0xF64F73FF  MOVW	R3, #65535
0x0294	0x429D    CMP	R5, R3
0x0296	0xD113    BNE	L_GPIO_Config25
;__Lib_GPIO_32F4xx.c, 102 :: 		
0x0298	0x4B70    LDR	R3, [PC, #448]
0x029A	0x429E    CMP	R6, R3
0x029C	0xD10B    BNE	L_GPIO_Config26
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 103 :: 		
0x029E	0xF04F3355  MOV	R3, #1431655765
0x02A2	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 104 :: 		
0x02A4	0x1D3C    ADDS	R4, R7, #4
0x02A6	0x2300    MOVS	R3, #0
0x02A8	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 105 :: 		
0x02AA	0xF2070408  ADDW	R4, R7, #8
; port end address is: 28 (R7)
0x02AE	0xF04F33FF  MOV	R3, #-1
0x02B2	0x6023    STR	R3, [R4, #0]
;__Lib_GPIO_32F4xx.c, 106 :: 		
0x02B4	0xE0CA    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 107 :: 		
L_GPIO_Config26:
;__Lib_GPIO_32F4xx.c, 108 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
0x02B6	0x2E42    CMP	R6, #66
0x02B8	0xD102    BNE	L_GPIO_Config27
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
;__Lib_GPIO_32F4xx.c, 109 :: 		
0x02BA	0x2300    MOVS	R3, #0
0x02BC	0x603B    STR	R3, [R7, #0]
; port end address is: 28 (R7)
;__Lib_GPIO_32F4xx.c, 110 :: 		
0x02BE	0xE0C5    B	L_end_GPIO_Config
;__Lib_GPIO_32F4xx.c, 111 :: 		
L_GPIO_Config27:
;__Lib_GPIO_32F4xx.c, 112 :: 		
; port start address is: 28 (R7)
; config start address is: 24 (R6)
; pin_mask start address is: 20 (R5)
L_GPIO_Config25:
;__Lib_GPIO_32F4xx.c, 114 :: 		
0x02C0	0xF0060301  AND	R3, R6, #1
0x02C4	0xB10B    CBZ	R3, L_GPIO_Config28
;__Lib_GPIO_32F4xx.c, 115 :: 		
; mode start address is: 0 (R0)
0x02C6	0x2003    MOVS	R0, #3
; mode end address is: 0 (R0)
0x02C8	0xE00A    B	L_GPIO_Config29
L_GPIO_Config28:
;__Lib_GPIO_32F4xx.c, 116 :: 		
0x02CA	0xF0060308  AND	R3, R6, #8
0x02CE	0xB10B    CBZ	R3, L_GPIO_Config30
;__Lib_GPIO_32F4xx.c, 117 :: 		
; mode start address is: 0 (R0)
0x02D0	0x2002    MOVS	R0, #2
; mode end address is: 0 (R0)
0x02D2	0xE005    B	L_GPIO_Config31
L_GPIO_Config30:
;__Lib_GPIO_32F4xx.c, 118 :: 		
0x02D4	0xF0060304  AND	R3, R6, #4
0x02D8	0xB10B    CBZ	R3, L_GPIO_Config32
;__Lib_GPIO_32F4xx.c, 119 :: 		
; mode start address is: 0 (R0)
0x02DA	0x2001    MOVS	R0, #1
; mode end address is: 0 (R0)
0x02DC	0xE000    B	L_GPIO_Config33
L_GPIO_Config32:
;__Lib_GPIO_32F4xx.c, 121 :: 		
; mode start address is: 0 (R0)
0x02DE	0x2000    MOVS	R0, #0
; mode end address is: 0 (R0)
L_GPIO_Config33:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config31:
; mode start address is: 0 (R0)
; mode end address is: 0 (R0)
L_GPIO_Config29:
;__Lib_GPIO_32F4xx.c, 123 :: 		
; mode start address is: 0 (R0)
0x02E0	0xF4062301  AND	R3, R6, #528384
0x02E4	0xB10B    CBZ	R3, L_GPIO_Config34
;__Lib_GPIO_32F4xx.c, 124 :: 		
; speed start address is: 4 (R1)
0x02E6	0x2103    MOVS	R1, #3
; speed end address is: 4 (R1)
0x02E8	0xE00A    B	L_GPIO_Config35
L_GPIO_Config34:
;__Lib_GPIO_32F4xx.c, 125 :: 		
0x02EA	0xF4066300  AND	R3, R6, #2048
0x02EE	0xB10B    CBZ	R3, L_GPIO_Config36
;__Lib_GPIO_32F4xx.c, 126 :: 		
; speed start address is: 4 (R1)
0x02F0	0x2102    MOVS	R1, #2
; speed end address is: 4 (R1)
0x02F2	0xE005    B	L_GPIO_Config37
L_GPIO_Config36:
;__Lib_GPIO_32F4xx.c, 127 :: 		
0x02F4	0xF4066380  AND	R3, R6, #1024
0x02F8	0xB10B    CBZ	R3, L_GPIO_Config38
;__Lib_GPIO_32F4xx.c, 128 :: 		
; speed start address is: 4 (R1)
0x02FA	0x2101    MOVS	R1, #1
; speed end address is: 4 (R1)
0x02FC	0xE000    B	L_GPIO_Config39
L_GPIO_Config38:
;__Lib_GPIO_32F4xx.c, 130 :: 		
; speed start address is: 4 (R1)
0x02FE	0x2100    MOVS	R1, #0
; speed end address is: 4 (R1)
L_GPIO_Config39:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config37:
; speed start address is: 4 (R1)
; speed end address is: 4 (R1)
L_GPIO_Config35:
;__Lib_GPIO_32F4xx.c, 132 :: 		
; speed start address is: 4 (R1)
0x0300	0xF0060320  AND	R3, R6, #32
0x0304	0xB10B    CBZ	R3, L_GPIO_Config40
;__Lib_GPIO_32F4xx.c, 133 :: 		
; otype start address is: 8 (R2)
0x0306	0x2201    MOVS	R2, #1
; otype end address is: 8 (R2)
0x0308	0xE000    B	L_GPIO_Config41
L_GPIO_Config40:
;__Lib_GPIO_32F4xx.c, 135 :: 		
; otype start address is: 8 (R2)
0x030A	0x2200    MOVS	R2, #0
; otype end address is: 8 (R2)
L_GPIO_Config41:
;__Lib_GPIO_32F4xx.c, 137 :: 		
; otype start address is: 8 (R2)
0x030C	0xF4067380  AND	R3, R6, #256
0x0310	0xB10B    CBZ	R3, L_GPIO_Config42
;__Lib_GPIO_32F4xx.c, 138 :: 		
; pull start address is: 12 (R3)
0x0312	0x2302    MOVS	R3, #2
; pull end address is: 12 (R3)
0x0314	0xE005    B	L_GPIO_Config43
L_GPIO_Config42:
;__Lib_GPIO_32F4xx.c, 139 :: 		
0x0316	0xF0060380  AND	R3, R6, #128
0x031A	0xB10B    CBZ	R3, L_GPIO_Config44
;__Lib_GPIO_32F4xx.c, 140 :: 		
; pull start address is: 12 (R3)
0x031C	0x2301    MOVS	R3, #1
; pull end address is: 12 (R3)
0x031E	0xE000    B	L_GPIO_Config45
L_GPIO_Config44:
;__Lib_GPIO_32F4xx.c, 142 :: 		
; pull start address is: 12 (R3)
0x0320	0x2300    MOVS	R3, #0
; pull end address is: 12 (R3)
L_GPIO_Config45:
; pull start address is: 12 (R3)
; pull end address is: 12 (R3)
L_GPIO_Config43:
;__Lib_GPIO_32F4xx.c, 146 :: 		
; pull start address is: 12 (R3)
; pinpos start address is: 40 (R10)
0x0322	0xF2400A00  MOVW	R10, #0
; pin_mask end address is: 20 (R5)
; config end address is: 24 (R6)
; mode end address is: 0 (R0)
; speed end address is: 4 (R1)
; otype end address is: 8 (R2)
; pull end address is: 12 (R3)
; pinpos end address is: 40 (R10)
0x0326	0x9201    STR	R2, [SP, #4]
0x0328	0xFA1FF985  UXTH	R9, R5
0x032C	0x46B0    MOV	R8, R6
0x032E	0x4606    MOV	R6, R0
0x0330	0x4618    MOV	R0, R3
0x0332	0x460A    MOV	R2, R1
0x0334	0x9901    LDR	R1, [SP, #4]
L_GPIO_Config46:
; pinpos start address is: 40 (R10)
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
; pull start address is: 0 (R0)
; pull end address is: 0 (R0)
; otype start address is: 4 (R1)
; otype end address is: 4 (R1)
; speed start address is: 8 (R2)
; speed end address is: 8 (R2)
; mode start address is: 24 (R6)
; mode end address is: 24 (R6)
; port start address is: 28 (R7)
; port end address is: 28 (R7)
; config start address is: 32 (R8)
; config end address is: 32 (R8)
; pin_mask start address is: 36 (R9)
; pin_mask end address is: 36 (R9)
0x0336	0xF1BA0F10  CMP	R10, #16
0x033A	0xF0808087  BCS	L_GPIO_Config47
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
;__Lib_GPIO_32F4xx.c, 148 :: 		
; pin_mask start address is: 36 (R9)
; config start address is: 32 (R8)
; port start address is: 28 (R7)
; mode start address is: 24 (R6)
; speed start address is: 8 (R2)
; otype start address is: 4 (R1)
; pull start address is: 0 (R0)
0x033E	0xF04F0301  MOV	R3, #1
0x0342	0xFA03F40A  LSL	R4, R3, R10
;__Lib_GPIO_32F4xx.c, 150 :: 		
0x0346	0xEA090304  AND	R3, R9, R4, LSL #0
;__Lib_GPIO_32F4xx.c, 152 :: 		
0x034A	0x42A3    CMP	R3, R4
0x034C	0xF040807B  BNE	L_GPIO_Config49
;__Lib_GPIO_32F4xx.c, 154 :: 		
0x0350	0xEA4F044A  LSL	R4, R10, #1
0x0354	0xF04F0303  MOV	R3, #3
0x0358	0x40A3    LSLS	R3, R4
0x035A	0x43DC    MVN	R4, R3
0x035C	0x683B    LDR	R3, [R7, #0]
0x035E	0x4023    ANDS	R3, R4
0x0360	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 155 :: 		
0x0362	0xEA4F034A  LSL	R3, R10, #1
0x0366	0xFA06F403  LSL	R4, R6, R3
0x036A	0x683B    LDR	R3, [R7, #0]
0x036C	0x4323    ORRS	R3, R4
0x036E	0x603B    STR	R3, [R7, #0]
;__Lib_GPIO_32F4xx.c, 157 :: 		
0x0370	0xF008030C  AND	R3, R8, #12
0x0374	0xB33B    CBZ	R3, L_GPIO_Config50
;__Lib_GPIO_32F4xx.c, 160 :: 		
0x0376	0xF2070508  ADDW	R5, R7, #8
0x037A	0xEA4F044A  LSL	R4, R10, #1
0x037E	0xF04F0303  MOV	R3, #3
0x0382	0x40A3    LSLS	R3, R4
0x0384	0x43DC    MVN	R4, R3
0x0386	0x682B    LDR	R3, [R5, #0]
0x0388	0x4023    ANDS	R3, R4
0x038A	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 161 :: 		
0x038C	0xF2070508  ADDW	R5, R7, #8
0x0390	0xEA4F034A  LSL	R3, R10, #1
0x0394	0xFA02F403  LSL	R4, R2, R3
0x0398	0x682B    LDR	R3, [R5, #0]
0x039A	0x4323    ORRS	R3, R4
0x039C	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 164 :: 		
0x039E	0x1D3D    ADDS	R5, R7, #4
0x03A0	0xFA1FF48A  UXTH	R4, R10
0x03A4	0xF04F0301  MOV	R3, #1
0x03A8	0x40A3    LSLS	R3, R4
0x03AA	0x43DC    MVN	R4, R3
0x03AC	0x682B    LDR	R3, [R5, #0]
0x03AE	0x4023    ANDS	R3, R4
0x03B0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 165 :: 		
0x03B2	0x1D3D    ADDS	R5, R7, #4
0x03B4	0xFA1FF48A  UXTH	R4, R10
0x03B8	0xB28B    UXTH	R3, R1
0x03BA	0xFA03F404  LSL	R4, R3, R4
0x03BE	0xB2A4    UXTH	R4, R4
0x03C0	0x682B    LDR	R3, [R5, #0]
0x03C2	0x4323    ORRS	R3, R4
0x03C4	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 166 :: 		
L_GPIO_Config50:
;__Lib_GPIO_32F4xx.c, 169 :: 		
0x03C6	0xF207050C  ADDW	R5, R7, #12
0x03CA	0xFA1FF38A  UXTH	R3, R10
0x03CE	0x005C    LSLS	R4, R3, #1
0x03D0	0xB2A4    UXTH	R4, R4
0x03D2	0xF04F0303  MOV	R3, #3
0x03D6	0x40A3    LSLS	R3, R4
0x03D8	0x43DC    MVN	R4, R3
0x03DA	0x682B    LDR	R3, [R5, #0]
0x03DC	0x4023    ANDS	R3, R4
0x03DE	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 170 :: 		
0x03E0	0xF207050C  ADDW	R5, R7, #12
0x03E4	0xEA4F034A  LSL	R3, R10, #1
0x03E8	0xFA00F403  LSL	R4, R0, R3
0x03EC	0x682B    LDR	R3, [R5, #0]
0x03EE	0x4323    ORRS	R3, R4
0x03F0	0x602B    STR	R3, [R5, #0]
;__Lib_GPIO_32F4xx.c, 172 :: 		
0x03F2	0xF0080308  AND	R3, R8, #8
0x03F6	0xB333    CBZ	R3, L_GPIO_Config51
;__Lib_GPIO_32F4xx.c, 173 :: 		
0x03F8	0xF4080370  AND	R3, R8, #15728640
0x03FC	0x0D1B    LSRS	R3, R3, #20
0x03FE	0xF88D300C  STRB	R3, [SP, #12]
;__Lib_GPIO_32F4xx.c, 174 :: 		
0x0402	0xF1BA0F07  CMP	R10, #7
0x0406	0xD905    BLS	L_GPIO_Config52
;__Lib_GPIO_32F4xx.c, 175 :: 		
0x0408	0xF2070324  ADDW	R3, R7, #36
0x040C	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 176 :: 		
0x040E	0xF1AA0508  SUB	R5, R10, #8
; pos start address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 177 :: 		
; pos end address is: 20 (R5)
0x0412	0xE003    B	L_GPIO_Config53
L_GPIO_Config52:
;__Lib_GPIO_32F4xx.c, 178 :: 		
0x0414	0xF2070320  ADDW	R3, R7, #32
0x0418	0x9302    STR	R3, [SP, #8]
;__Lib_GPIO_32F4xx.c, 179 :: 		
; pos start address is: 20 (R5)
0x041A	0x4655    MOV	R5, R10
; pos end address is: 20 (R5)
;__Lib_GPIO_32F4xx.c, 180 :: 		
L_GPIO_Config53:
;__Lib_GPIO_32F4xx.c, 181 :: 		
; pos start address is: 20 (R5)
0x041C	0x00AC    LSLS	R4, R5, #2
0x041E	0xF04F030F  MOV	R3, #15
0x0422	0x40A3    LSLS	R3, R4
0x0424	0x43DC    MVN	R4, R3
0x0426	0x9B02    LDR	R3, [SP, #8]
0x0428	0x681B    LDR	R3, [R3, #0]
0x042A	0xEA030404  AND	R4, R3, R4, LSL #0
0x042E	0x9B02    LDR	R3, [SP, #8]
0x0430	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 182 :: 		
0x0432	0xF89D400C  LDRB	R4, [SP, #12]
0x0436	0x00AB    LSLS	R3, R5, #2
; pos end address is: 20 (R5)
0x0438	0x409C    LSLS	R4, R3
0x043A	0x9B02    LDR	R3, [SP, #8]
0x043C	0x681B    LDR	R3, [R3, #0]
0x043E	0xEA430404  ORR	R4, R3, R4, LSL #0
0x0442	0x9B02    LDR	R3, [SP, #8]
0x0444	0x601C    STR	R4, [R3, #0]
;__Lib_GPIO_32F4xx.c, 183 :: 		
L_GPIO_Config51:
;__Lib_GPIO_32F4xx.c, 185 :: 		
L_GPIO_Config49:
;__Lib_GPIO_32F4xx.c, 146 :: 		
0x0446	0xF10A0A01  ADD	R10, R10, #1
;__Lib_GPIO_32F4xx.c, 186 :: 		
; pull end address is: 0 (R0)
; otype end address is: 4 (R1)
; speed end address is: 8 (R2)
; mode end address is: 24 (R6)
; port end address is: 28 (R7)
; config end address is: 32 (R8)
; pin_mask end address is: 36 (R9)
; pinpos end address is: 40 (R10)
0x044A	0xE774    B	L_GPIO_Config46
L_GPIO_Config47:
;__Lib_GPIO_32F4xx.c, 187 :: 		
L_end_GPIO_Config:
0x044C	0xF8DDE000  LDR	LR, [SP, #0]
0x0450	0xB004    ADD	SP, SP, #16
0x0452	0x4770    BX	LR
0x0454	0xFC00FFFF  	#-1024
0x0458	0x0000FFFF  	#-65536
0x045C	0x00140008  	#524308
; end of _GPIO_Config
_GPIO_Clk_Enable:
;__Lib_GPIO_32F4xx.c, 26 :: 		
; gpio_port start address is: 0 (R0)
0x0188	0xB081    SUB	SP, SP, #4
; gpio_port end address is: 0 (R0)
; gpio_port start address is: 0 (R0)
;__Lib_GPIO_32F4xx.c, 28 :: 		
0x018A	0x491E    LDR	R1, [PC, #120]
0x018C	0xEA000101  AND	R1, R0, R1, LSL #0
; gpio_port end address is: 0 (R0)
; prt start address is: 0 (R0)
0x0190	0x4608    MOV	R0, R1
;__Lib_GPIO_32F4xx.c, 29 :: 		
; pos start address is: 8 (R2)
0x0192	0x2200    MOVS	R2, #0
;__Lib_GPIO_32F4xx.c, 30 :: 		
0x0194	0xE012    B	L_GPIO_Clk_Enable0
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
;__Lib_GPIO_32F4xx.c, 31 :: 		
L_GPIO_Clk_Enable2:
; pos start address is: 0 (R0)
0x0196	0x2001    MOVS	R0, #1
; pos end address is: 0 (R0)
0x0198	0xE02C    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 32 :: 		
L_GPIO_Clk_Enable3:
; pos start address is: 0 (R0)
0x019A	0x2002    MOVS	R0, #2
; pos end address is: 0 (R0)
0x019C	0xE02A    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 33 :: 		
L_GPIO_Clk_Enable4:
; pos start address is: 0 (R0)
0x019E	0x2004    MOVS	R0, #4
; pos end address is: 0 (R0)
0x01A0	0xE028    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 34 :: 		
L_GPIO_Clk_Enable5:
; pos start address is: 0 (R0)
0x01A2	0x2008    MOVS	R0, #8
; pos end address is: 0 (R0)
0x01A4	0xE026    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 35 :: 		
L_GPIO_Clk_Enable6:
; pos start address is: 0 (R0)
0x01A6	0x2010    MOVS	R0, #16
; pos end address is: 0 (R0)
0x01A8	0xE024    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 36 :: 		
L_GPIO_Clk_Enable7:
; pos start address is: 0 (R0)
0x01AA	0x2020    MOVS	R0, #32
; pos end address is: 0 (R0)
0x01AC	0xE022    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 37 :: 		
L_GPIO_Clk_Enable8:
; pos start address is: 0 (R0)
0x01AE	0x2040    MOVS	R0, #64
; pos end address is: 0 (R0)
0x01B0	0xE020    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 38 :: 		
L_GPIO_Clk_Enable9:
; pos start address is: 0 (R0)
0x01B2	0x2080    MOVS	R0, #128
; pos end address is: 0 (R0)
0x01B4	0xE01E    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 39 :: 		
L_GPIO_Clk_Enable10:
; pos start address is: 0 (R0)
0x01B6	0xF2401000  MOVW	R0, #256
; pos end address is: 0 (R0)
0x01BA	0xE01B    B	L_GPIO_Clk_Enable1
;__Lib_GPIO_32F4xx.c, 40 :: 		
L_GPIO_Clk_Enable0:
; pos start address is: 8 (R2)
; prt start address is: 0 (R0)
0x01BC	0x4912    LDR	R1, [PC, #72]
0x01BE	0x4288    CMP	R0, R1
0x01C0	0xD0E9    BEQ	L_GPIO_Clk_Enable2
0x01C2	0x4912    LDR	R1, [PC, #72]
0x01C4	0x4288    CMP	R0, R1
0x01C6	0xD0E8    BEQ	L_GPIO_Clk_Enable3
0x01C8	0x4911    LDR	R1, [PC, #68]
0x01CA	0x4288    CMP	R0, R1
0x01CC	0xD0E7    BEQ	L_GPIO_Clk_Enable4
0x01CE	0x4911    LDR	R1, [PC, #68]
0x01D0	0x4288    CMP	R0, R1
0x01D2	0xD0E6    BEQ	L_GPIO_Clk_Enable5
0x01D4	0x4910    LDR	R1, [PC, #64]
0x01D6	0x4288    CMP	R0, R1
0x01D8	0xD0E5    BEQ	L_GPIO_Clk_Enable6
0x01DA	0x4910    LDR	R1, [PC, #64]
0x01DC	0x4288    CMP	R0, R1
0x01DE	0xD0E4    BEQ	L_GPIO_Clk_Enable7
0x01E0	0x490F    LDR	R1, [PC, #60]
0x01E2	0x4288    CMP	R0, R1
0x01E4	0xD0E3    BEQ	L_GPIO_Clk_Enable8
0x01E6	0x490F    LDR	R1, [PC, #60]
0x01E8	0x4288    CMP	R0, R1
0x01EA	0xD0E2    BEQ	L_GPIO_Clk_Enable9
0x01EC	0x490E    LDR	R1, [PC, #56]
0x01EE	0x4288    CMP	R0, R1
0x01F0	0xD0E1    BEQ	L_GPIO_Clk_Enable10
; prt end address is: 0 (R0)
; pos end address is: 8 (R2)
0x01F2	0x4610    MOV	R0, R2
L_GPIO_Clk_Enable1:
;__Lib_GPIO_32F4xx.c, 42 :: 		
; pos start address is: 0 (R0)
0x01F4	0x490D    LDR	R1, [PC, #52]
0x01F6	0x6809    LDR	R1, [R1, #0]
0x01F8	0xEA410200  ORR	R2, R1, R0, LSL #0
; pos end address is: 0 (R0)
0x01FC	0x490B    LDR	R1, [PC, #44]
0x01FE	0x600A    STR	R2, [R1, #0]
;__Lib_GPIO_32F4xx.c, 43 :: 		
L_end_GPIO_Clk_Enable:
0x0200	0xB001    ADD	SP, SP, #4
0x0202	0x4770    BX	LR
0x0204	0xFC00FFFF  	#-1024
0x0208	0x00004002  	#1073872896
0x020C	0x04004002  	#1073873920
0x0210	0x08004002  	#1073874944
0x0214	0x0C004002  	#1073875968
0x0218	0x10004002  	#1073876992
0x021C	0x14004002  	#1073878016
0x0220	0x18004002  	#1073879040
0x0224	0x1C004002  	#1073880064
0x0228	0x20004002  	#1073881088
0x022C	0x38304002  	RCC_AHB1ENR+0
; end of _GPIO_Clk_Enable
_UART_Write_Text:
;__Lib_UART_123_45_6.c, 476 :: 		
; uart_text start address is: 0 (R0)
0x0D00	0xB083    SUB	SP, SP, #12
0x0D02	0xF8CDE000  STR	LR, [SP, #0]
; uart_text end address is: 0 (R0)
; uart_text start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 477 :: 		
; counter start address is: 8 (R2)
0x0D06	0x2200    MOVS	R2, #0
;__Lib_UART_123_45_6.c, 479 :: 		
0x0D08	0x7801    LDRB	R1, [R0, #0]
; data_ start address is: 12 (R3)
0x0D0A	0xB2CB    UXTB	R3, R1
; data_ end address is: 12 (R3)
; counter end address is: 8 (R2)
0x0D0C	0xB2D9    UXTB	R1, R3
;__Lib_UART_123_45_6.c, 480 :: 		
L_UART_Write_Text27:
; data_ start address is: 4 (R1)
; counter start address is: 8 (R2)
; uart_text start address is: 0 (R0)
; uart_text end address is: 0 (R0)
0x0D0E	0xB171    CBZ	R1, L_UART_Write_Text28
; uart_text end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 481 :: 		
; uart_text start address is: 0 (R0)
0x0D10	0x9001    STR	R0, [SP, #4]
; data_ end address is: 4 (R1)
0x0D12	0xF88D2008  STRB	R2, [SP, #8]
0x0D16	0xB2C8    UXTB	R0, R1
0x0D18	0xF7FFFF66  BL	_UART_Write+0
0x0D1C	0xF89D2008  LDRB	R2, [SP, #8]
0x0D20	0x9801    LDR	R0, [SP, #4]
;__Lib_UART_123_45_6.c, 482 :: 		
0x0D22	0x1C51    ADDS	R1, R2, #1
0x0D24	0xB2C9    UXTB	R1, R1
0x0D26	0xB2CA    UXTB	R2, R1
;__Lib_UART_123_45_6.c, 483 :: 		
0x0D28	0x1841    ADDS	R1, R0, R1
0x0D2A	0x7809    LDRB	R1, [R1, #0]
; data_ start address is: 4 (R1)
;__Lib_UART_123_45_6.c, 484 :: 		
; uart_text end address is: 0 (R0)
; counter end address is: 8 (R2)
; data_ end address is: 4 (R1)
0x0D2C	0xE7EF    B	L_UART_Write_Text27
L_UART_Write_Text28:
;__Lib_UART_123_45_6.c, 485 :: 		
L_end_UART_Write_Text:
0x0D2E	0xF8DDE000  LDR	LR, [SP, #0]
0x0D32	0xB003    ADD	SP, SP, #12
0x0D34	0x4770    BX	LR
; end of _UART_Write_Text
_UART_Write:
;__Lib_UART_123_45_6.c, 472 :: 		
; _data start address is: 0 (R0)
0x0BE8	0xB081    SUB	SP, SP, #4
0x0BEA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 473 :: 		
; _data end address is: 0 (R0)
0x0BEE	0x4C03    LDR	R4, [PC, #12]
0x0BF0	0x6824    LDR	R4, [R4, #0]
0x0BF2	0x47A0    BLX	R4
;__Lib_UART_123_45_6.c, 474 :: 		
L_end_UART_Write:
0x0BF4	0xF8DDE000  LDR	LR, [SP, #0]
0x0BF8	0xB001    ADD	SP, SP, #4
0x0BFA	0x4770    BX	LR
0x0BFC	0x00882000  	_UART_Wr_Ptr+0
; end of _UART_Write
_UART1_Write:
;__Lib_UART_123_45_6.c, 41 :: 		
; _data start address is: 0 (R0)
0x05C4	0xB081    SUB	SP, SP, #4
0x05C6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 42 :: 		
0x05CA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x05CC	0x4803    LDR	R0, [PC, #12]
0x05CE	0xF7FFFFCD  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 43 :: 		
L_end_UART1_Write:
0x05D2	0xF8DDE000  LDR	LR, [SP, #0]
0x05D6	0xB001    ADD	SP, SP, #4
0x05D8	0x4770    BX	LR
0x05DA	0xBF00    NOP
0x05DC	0x10004001  	USART1_SR+0
; end of _UART1_Write
__Lib_UART_123_45_6_UARTx_Write:
;__Lib_UART_123_45_6.c, 35 :: 		
; _data start address is: 4 (R1)
; UART_Base start address is: 0 (R0)
0x056C	0xB081    SUB	SP, SP, #4
; _data end address is: 4 (R1)
; UART_Base end address is: 0 (R0)
; UART_Base start address is: 0 (R0)
; _data start address is: 4 (R1)
0x056E	0xF8AD1000  STRH	R1, [SP, #0]
; UART_Base end address is: 0 (R0)
; _data end address is: 4 (R1)
0x0572	0x4601    MOV	R1, R0
0x0574	0xF8BD0000  LDRH	R0, [SP, #0]
;__Lib_UART_123_45_6.c, 36 :: 		
L___Lib_UART_123_45_6_UARTx_Write0:
; _data start address is: 0 (R0)
; UART_Base start address is: 4 (R1)
0x0578	0x680B    LDR	R3, [R1, #0]
0x057A	0xF3C312C0  UBFX	R2, R3, #7, #1
0x057E	0xB902    CBNZ	R2, L___Lib_UART_123_45_6_UARTx_Write1
;__Lib_UART_123_45_6.c, 37 :: 		
0x0580	0xE7FA    B	L___Lib_UART_123_45_6_UARTx_Write0
L___Lib_UART_123_45_6_UARTx_Write1:
;__Lib_UART_123_45_6.c, 38 :: 		
0x0582	0x1D0A    ADDS	R2, R1, #4
; UART_Base end address is: 4 (R1)
0x0584	0x6010    STR	R0, [R2, #0]
; _data end address is: 0 (R0)
;__Lib_UART_123_45_6.c, 39 :: 		
L_end_UARTx_Write:
0x0586	0xB001    ADD	SP, SP, #4
0x0588	0x4770    BX	LR
; end of __Lib_UART_123_45_6_UARTx_Write
_UART2_Write:
;__Lib_UART_123_45_6.c, 45 :: 		
; _data start address is: 0 (R0)
0x05E0	0xB081    SUB	SP, SP, #4
0x05E2	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 46 :: 		
0x05E6	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x05E8	0x4803    LDR	R0, [PC, #12]
0x05EA	0xF7FFFFBF  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 47 :: 		
L_end_UART2_Write:
0x05EE	0xF8DDE000  LDR	LR, [SP, #0]
0x05F2	0xB001    ADD	SP, SP, #4
0x05F4	0x4770    BX	LR
0x05F6	0xBF00    NOP
0x05F8	0x44004000  	USART2_SR+0
; end of _UART2_Write
_UART3_Write:
;__Lib_UART_123_45_6.c, 49 :: 		
; _data start address is: 0 (R0)
0x05FC	0xB081    SUB	SP, SP, #4
0x05FE	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 50 :: 		
0x0602	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0604	0x4803    LDR	R0, [PC, #12]
0x0606	0xF7FFFFB1  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 51 :: 		
L_end_UART3_Write:
0x060A	0xF8DDE000  LDR	LR, [SP, #0]
0x060E	0xB001    ADD	SP, SP, #4
0x0610	0x4770    BX	LR
0x0612	0xBF00    NOP
0x0614	0x48004000  	USART3_SR+0
; end of _UART3_Write
_UART4_Write:
;__Lib_UART_123_45_6.c, 53 :: 		
; _data start address is: 0 (R0)
0x06E4	0xB081    SUB	SP, SP, #4
0x06E6	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 54 :: 		
0x06EA	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x06EC	0x4803    LDR	R0, [PC, #12]
0x06EE	0xF7FFFF3D  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 55 :: 		
L_end_UART4_Write:
0x06F2	0xF8DDE000  LDR	LR, [SP, #0]
0x06F6	0xB001    ADD	SP, SP, #4
0x06F8	0x4770    BX	LR
0x06FA	0xBF00    NOP
0x06FC	0x4C004000  	UART4_SR+0
; end of _UART4_Write
_UART5_Write:
;__Lib_UART_123_45_6.c, 57 :: 		
; _data start address is: 0 (R0)
0x05A8	0xB081    SUB	SP, SP, #4
0x05AA	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 58 :: 		
0x05AE	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x05B0	0x4803    LDR	R0, [PC, #12]
0x05B2	0xF7FFFFDB  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 59 :: 		
L_end_UART5_Write:
0x05B6	0xF8DDE000  LDR	LR, [SP, #0]
0x05BA	0xB001    ADD	SP, SP, #4
0x05BC	0x4770    BX	LR
0x05BE	0xBF00    NOP
0x05C0	0x50004000  	UART5_SR+0
; end of _UART5_Write
_UART6_Write:
;__Lib_UART_123_45_6.c, 61 :: 		
; _data start address is: 0 (R0)
0x058C	0xB081    SUB	SP, SP, #4
0x058E	0xF8CDE000  STR	LR, [SP, #0]
; _data end address is: 0 (R0)
; _data start address is: 0 (R0)
;__Lib_UART_123_45_6.c, 62 :: 		
0x0592	0xB281    UXTH	R1, R0
; _data end address is: 0 (R0)
0x0594	0x4803    LDR	R0, [PC, #12]
0x0596	0xF7FFFFE9  BL	__Lib_UART_123_45_6_UARTx_Write+0
;__Lib_UART_123_45_6.c, 63 :: 		
L_end_UART6_Write:
0x059A	0xF8DDE000  LDR	LR, [SP, #0]
0x059E	0xB001    ADD	SP, SP, #4
0x05A0	0x4770    BX	LR
0x05A2	0xBF00    NOP
0x05A4	0x14004001  	USART6_SR+0
; end of _UART6_Write
_init_GPIO:
;Input Capture Complete 5ch.c, 428 :: 		void init_GPIO() {
0x0EB8	0xB081    SUB	SP, SP, #4
0x0EBA	0xF8CDE000  STR	LR, [SP, #0]
;Input Capture Complete 5ch.c, 433 :: 		_GPIO_PINMASK_12, _GPIO_CFG_DIGITAL_INPUT | _GPIO_CFG_PULL_DOWN);
0x0EBE	0xF2401242  MOVW	R2, #322
0x0EC2	0xF2410100  MOVW	R1, #4096
;Input Capture Complete 5ch.c, 432 :: 		GPIO_Config(&GPIOE_BASE,                                                    // Pointer Encoder Channel B
0x0EC6	0x482E    LDR	R0, [PC, #184]
;Input Capture Complete 5ch.c, 433 :: 		_GPIO_PINMASK_12, _GPIO_CFG_DIGITAL_INPUT | _GPIO_CFG_PULL_DOWN);
0x0EC8	0xF7FFF9B2  BL	_GPIO_Config+0
;Input Capture Complete 5ch.c, 436 :: 		_GPIO_PINMASK_11, _GPIO_CFG_DIGITAL_INPUT | _GPIO_CFG_PULL_DOWN);
0x0ECC	0xF2401242  MOVW	R2, #322
0x0ED0	0xF6400100  MOVW	R1, #2048
;Input Capture Complete 5ch.c, 435 :: 		GPIO_Config(&GPIOA_BASE,                                                    // Middle Encoder Channel B
0x0ED4	0x482B    LDR	R0, [PC, #172]
;Input Capture Complete 5ch.c, 436 :: 		_GPIO_PINMASK_11, _GPIO_CFG_DIGITAL_INPUT | _GPIO_CFG_PULL_DOWN);
0x0ED6	0xF7FFF9AB  BL	_GPIO_Config+0
;Input Capture Complete 5ch.c, 439 :: 		_GPIO_PINMASK_15, _GPIO_CFG_DIGITAL_INPUT | _GPIO_CFG_PULL_DOWN);
0x0EDA	0xF2401242  MOVW	R2, #322
0x0EDE	0xF2480100  MOVW	R1, #32768
;Input Capture Complete 5ch.c, 438 :: 		GPIO_Config(&GPIOB_BASE,                                                    // Ring Encoder Channel B
0x0EE2	0x4829    LDR	R0, [PC, #164]
;Input Capture Complete 5ch.c, 439 :: 		_GPIO_PINMASK_15, _GPIO_CFG_DIGITAL_INPUT | _GPIO_CFG_PULL_DOWN);
0x0EE4	0xF7FFF9A4  BL	_GPIO_Config+0
;Input Capture Complete 5ch.c, 442 :: 		_GPIO_PINMASK_9, _GPIO_CFG_DIGITAL_INPUT | _GPIO_CFG_PULL_DOWN);
0x0EE8	0xF2401242  MOVW	R2, #322
0x0EEC	0xF2402100  MOVW	R1, #512
;Input Capture Complete 5ch.c, 441 :: 		GPIO_Config(&GPIOD_BASE,                                                    // Pinky Encoder Channel B
0x0EF0	0x4826    LDR	R0, [PC, #152]
;Input Capture Complete 5ch.c, 442 :: 		_GPIO_PINMASK_9, _GPIO_CFG_DIGITAL_INPUT | _GPIO_CFG_PULL_DOWN);
0x0EF2	0xF7FFF99D  BL	_GPIO_Config+0
;Input Capture Complete 5ch.c, 445 :: 		_GPIO_PINMASK_11, _GPIO_CFG_DIGITAL_INPUT | _GPIO_CFG_PULL_DOWN);
0x0EF6	0xF2401242  MOVW	R2, #322
0x0EFA	0xF6400100  MOVW	R1, #2048
;Input Capture Complete 5ch.c, 444 :: 		GPIO_Config(&GPIOC_BASE,                                                    // Thumb Encoder Channel B
0x0EFE	0x4824    LDR	R0, [PC, #144]
;Input Capture Complete 5ch.c, 445 :: 		_GPIO_PINMASK_11, _GPIO_CFG_DIGITAL_INPUT | _GPIO_CFG_PULL_DOWN);
0x0F00	0xF7FFF996  BL	_GPIO_Config+0
;Input Capture Complete 5ch.c, 448 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_10);                         // Pointer direction
0x0F04	0xF2404100  MOVW	R1, #1024
0x0F08	0x481D    LDR	R0, [PC, #116]
0x0F0A	0xF7FFFEB5  BL	_GPIO_Digital_Output+0
;Input Capture Complete 5ch.c, 449 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_10);                         // Middle direction
0x0F0E	0xF2404100  MOVW	R1, #1024
0x0F12	0x481D    LDR	R0, [PC, #116]
0x0F14	0xF7FFFEB0  BL	_GPIO_Digital_Output+0
;Input Capture Complete 5ch.c, 450 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_13);                         // Ring direction
0x0F18	0xF2420100  MOVW	R1, #8192
0x0F1C	0x481A    LDR	R0, [PC, #104]
0x0F1E	0xF7FFFEAB  BL	_GPIO_Digital_Output+0
;Input Capture Complete 5ch.c, 451 :: 		GPIO_Digital_Output(&GPIOD_BASE, _GPIO_PINMASK_8);                          // Pinky direction
0x0F22	0xF2401100  MOVW	R1, #256
0x0F26	0x4819    LDR	R0, [PC, #100]
0x0F28	0xF7FFFEA6  BL	_GPIO_Digital_Output+0
;Input Capture Complete 5ch.c, 452 :: 		GPIO_Digital_Output(&GPIOC_BASE, _GPIO_PINMASK_12);                         // Thumb direction
0x0F2C	0xF2410100  MOVW	R1, #4096
0x0F30	0x4817    LDR	R0, [PC, #92]
0x0F32	0xF7FFFEA1  BL	_GPIO_Digital_Output+0
;Input Capture Complete 5ch.c, 453 :: 		GPIO_Digital_Output(&GPIOE_BASE, _GPIO_PINMASK_0);                          // Motor enable: may not use in this test
0x0F36	0xF2400101  MOVW	R1, #1
0x0F3A	0x4811    LDR	R0, [PC, #68]
0x0F3C	0xF7FFFE9C  BL	_GPIO_Digital_Output+0
;Input Capture Complete 5ch.c, 456 :: 		GPIO_Digital_Output(&GPIOB_BASE, _GPIO_PINMASK_7 | _GPIO_PINMASK_9);
0x0F40	0xF2402180  MOVW	R1, #640
0x0F44	0x4810    LDR	R0, [PC, #64]
0x0F46	0xF7FFFE97  BL	_GPIO_Digital_Output+0
;Input Capture Complete 5ch.c, 459 :: 		GPIO_Digital_input(&GPIOD_BASE, _GPIO_PINMASK_3);		// Enable digital input on B3
0x0F4A	0xF2400108  MOVW	R1, #8
0x0F4E	0x480F    LDR	R0, [PC, #60]
0x0F50	0xF7FFFEB0  BL	_GPIO_Digital_Input+0
;Input Capture Complete 5ch.c, 460 :: 		SYSCFGEN_bit = 1;					//Enable system config controller clock
0x0F54	0x2301    MOVS	R3, #1
0x0F56	0xB25B    SXTB	R3, R3
0x0F58	0x480E    LDR	R0, [PC, #56]
0x0F5A	0x6003    STR	R3, [R0, #0]
;Input Capture Complete 5ch.c, 461 :: 		SYSCFG_EXTICR1bits.EXTI3 = 3;		// Map external interrupt 3 to port B
0x0F5C	0x2203    MOVS	R2, #3
0x0F5E	0x490E    LDR	R1, [PC, #56]
0x0F60	0x8808    LDRH	R0, [R1, #0]
0x0F62	0xF362300F  BFI	R0, R2, #12, #4
0x0F66	0x8008    STRH	R0, [R1, #0]
;Input Capture Complete 5ch.c, 462 :: 		EXTI_RTSRbits.TR3 = 1;				// Set interrupt on rising edge
0x0F68	0x480C    LDR	R0, [PC, #48]
0x0F6A	0x6003    STR	R3, [R0, #0]
;Input Capture Complete 5ch.c, 463 :: 		EXTI_IMRbits.MR3 = 1;				// Unmask bit 3 to enable external interrupt on line 3
0x0F6C	0x480C    LDR	R0, [PC, #48]
0x0F6E	0x6003    STR	R3, [R0, #0]
;Input Capture Complete 5ch.c, 464 :: 		NVIC_IntEnable(IVT_INT_EXTI3);     //Enable external interrupt B3 for EMG override button
0x0F70	0xF2400019  MOVW	R0, #25
0x0F74	0xF7FFFE44  BL	_NVIC_IntEnable+0
;Input Capture Complete 5ch.c, 466 :: 		}
L_end_init_GPIO:
0x0F78	0xF8DDE000  LDR	LR, [SP, #0]
0x0F7C	0xB001    ADD	SP, SP, #4
0x0F7E	0x4770    BX	LR
0x0F80	0x10004002  	GPIOE_BASE+0
0x0F84	0x00004002  	GPIOA_BASE+0
0x0F88	0x04004002  	GPIOB_BASE+0
0x0F8C	0x0C004002  	GPIOD_BASE+0
0x0F90	0x08004002  	GPIOC_BASE+0
0x0F94	0x08B84247  	SYSCFGEN_bit+0
0x0F98	0x38084001  	SYSCFG_EXTICR1bits+0
0x0F9C	0x810C4227  	EXTI_RTSRbits+0
0x0FA0	0x800C4227  	EXTI_IMRbits+0
; end of _init_GPIO
_NVIC_IntEnable:
;__Lib_System_4XX.c, 171 :: 		
; ivt start address is: 0 (R0)
0x0C00	0xB081    SUB	SP, SP, #4
; ivt end address is: 0 (R0)
; ivt start address is: 0 (R0)
;__Lib_System_4XX.c, 183 :: 		
0x0C02	0x2804    CMP	R0, #4
0x0C04	0xD106    BNE	L_NVIC_IntEnable6
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 188 :: 		
0x0C06	0x4919    LDR	R1, [PC, #100]
0x0C08	0x6809    LDR	R1, [R1, #0]
0x0C0A	0xF4413280  ORR	R2, R1, #65536
0x0C0E	0x4917    LDR	R1, [PC, #92]
0x0C10	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 189 :: 		
0x0C12	0xE028    B	L_NVIC_IntEnable7
L_NVIC_IntEnable6:
;__Lib_System_4XX.c, 190 :: 		
; ivt start address is: 0 (R0)
0x0C14	0x2805    CMP	R0, #5
0x0C16	0xD106    BNE	L_NVIC_IntEnable8
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 195 :: 		
0x0C18	0x4914    LDR	R1, [PC, #80]
0x0C1A	0x6809    LDR	R1, [R1, #0]
0x0C1C	0xF4413200  ORR	R2, R1, #131072
0x0C20	0x4912    LDR	R1, [PC, #72]
0x0C22	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 196 :: 		
0x0C24	0xE01F    B	L_NVIC_IntEnable9
L_NVIC_IntEnable8:
;__Lib_System_4XX.c, 197 :: 		
; ivt start address is: 0 (R0)
0x0C26	0x2806    CMP	R0, #6
0x0C28	0xD106    BNE	L_NVIC_IntEnable10
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 202 :: 		
0x0C2A	0x4910    LDR	R1, [PC, #64]
0x0C2C	0x6809    LDR	R1, [R1, #0]
0x0C2E	0xF4412280  ORR	R2, R1, #262144
0x0C32	0x490E    LDR	R1, [PC, #56]
0x0C34	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 203 :: 		
0x0C36	0xE016    B	L_NVIC_IntEnable11
L_NVIC_IntEnable10:
;__Lib_System_4XX.c, 204 :: 		
; ivt start address is: 0 (R0)
0x0C38	0x280F    CMP	R0, #15
0x0C3A	0xD106    BNE	L_NVIC_IntEnable12
; ivt end address is: 0 (R0)
;__Lib_System_4XX.c, 209 :: 		
0x0C3C	0x490C    LDR	R1, [PC, #48]
0x0C3E	0x6809    LDR	R1, [R1, #0]
0x0C40	0xF0410202  ORR	R2, R1, #2
0x0C44	0x490A    LDR	R1, [PC, #40]
0x0C46	0x600A    STR	R2, [R1, #0]
;__Lib_System_4XX.c, 210 :: 		
0x0C48	0xE00D    B	L_NVIC_IntEnable13
L_NVIC_IntEnable12:
;__Lib_System_4XX.c, 211 :: 		
; ivt start address is: 0 (R0)
0x0C4A	0x2810    CMP	R0, #16
0x0C4C	0xD30B    BCC	L_NVIC_IntEnable14
;__Lib_System_4XX.c, 216 :: 		
0x0C4E	0xF2A00410  SUBW	R4, R0, #16
; ivt end address is: 0 (R0)
0x0C52	0x0961    LSRS	R1, R4, #5
0x0C54	0x008A    LSLS	R2, R1, #2
0x0C56	0x4907    LDR	R1, [PC, #28]
0x0C58	0x188B    ADDS	R3, R1, R2
;__Lib_System_4XX.c, 217 :: 		
0x0C5A	0xF004021F  AND	R2, R4, #31
0x0C5E	0xF04F0101  MOV	R1, #1
0x0C62	0x4091    LSLS	R1, R2
0x0C64	0x6019    STR	R1, [R3, #0]
;__Lib_System_4XX.c, 218 :: 		
L_NVIC_IntEnable14:
L_NVIC_IntEnable13:
L_NVIC_IntEnable11:
L_NVIC_IntEnable9:
L_NVIC_IntEnable7:
;__Lib_System_4XX.c, 219 :: 		
L_end_NVIC_IntEnable:
0x0C66	0xB001    ADD	SP, SP, #4
0x0C68	0x4770    BX	LR
0x0C6A	0xBF00    NOP
0x0C6C	0xED24E000  	SCB_SHCRS+0
0x0C70	0xE010E000  	STK_CTRL+0
0x0C74	0xE100E000  	NVIC_ISER0+0
; end of _NVIC_IntEnable
_GPIO_Digital_Output:
;__Lib_GPIO_32F4xx.c, 233 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0C78	0xB081    SUB	SP, SP, #4
0x0C7A	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 234 :: 		
0x0C7E	0x4A04    LDR	R2, [PC, #16]
0x0C80	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0C82	0xF7FFFAD5  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 235 :: 		
L_end_GPIO_Digital_Output:
0x0C86	0xF8DDE000  LDR	LR, [SP, #0]
0x0C8A	0xB001    ADD	SP, SP, #4
0x0C8C	0x4770    BX	LR
0x0C8E	0xBF00    NOP
0x0C90	0x00140008  	#524308
; end of _GPIO_Digital_Output
_GPIO_Digital_Input:
;__Lib_GPIO_32F4xx.c, 237 :: 		
; pin_mask start address is: 4 (R1)
; port start address is: 0 (R0)
0x0CB4	0xB081    SUB	SP, SP, #4
0x0CB6	0xF8CDE000  STR	LR, [SP, #0]
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
; port start address is: 0 (R0)
; pin_mask start address is: 4 (R1)
;__Lib_GPIO_32F4xx.c, 238 :: 		
0x0CBA	0xF04F0242  MOV	R2, #66
0x0CBE	0xB289    UXTH	R1, R1
; pin_mask end address is: 4 (R1)
; port end address is: 0 (R0)
0x0CC0	0xF7FFFAB6  BL	_GPIO_Config+0
;__Lib_GPIO_32F4xx.c, 239 :: 		
L_end_GPIO_Digital_Input:
0x0CC4	0xF8DDE000  LDR	LR, [SP, #0]
0x0CC8	0xB001    ADD	SP, SP, #4
0x0CCA	0x4770    BX	LR
; end of _GPIO_Digital_Input
_init_pointer_PWM:
;Input Capture Complete 5ch.c, 470 :: 		void init_pointer_PWM(unsigned int dutyCycle) {
; dutyCycle start address is: 0 (R0)
0x0E70	0xB081    SUB	SP, SP, #4
0x0E72	0xF8CDE000  STR	LR, [SP, #0]
0x0E76	0xB285    UXTH	R5, R0
; dutyCycle end address is: 0 (R0)
; dutyCycle start address is: 20 (R5)
;Input Capture Complete 5ch.c, 472 :: 		PWM_PERIOD_TIM1 = PWM_TIM1_Init(PWM_FREQ_HZ);                                   // Set PWM base frequency to 100 Hz
0x0E78	0x490C    LDR	R1, [PC, #48]
0x0E7A	0x6809    LDR	R1, [R1, #0]
0x0E7C	0x4608    MOV	R0, R1
0x0E7E	0xF7FFFF5B  BL	_PWM_TIM1_Init+0
0x0E82	0x490B    LDR	R1, [PC, #44]
0x0E84	0x8008    STRH	R0, [R1, #0]
;Input Capture Complete 5ch.c, 473 :: 		PWM_TIM1_Set_Duty(dutyCycle*(PWM_PERIOD_TIM1/100), _PWM_NON_INVERTED, POINTER_PWM);    // Set duty on Timer 1, channel 1
0x0E86	0x2164    MOVS	R1, #100
0x0E88	0xFBB0F1F1  UDIV	R1, R0, R1
0x0E8C	0xB289    UXTH	R1, R1
0x0E8E	0x4369    MULS	R1, R5, R1
; dutyCycle end address is: 20 (R5)
0x0E90	0x2200    MOVS	R2, #0
0x0E92	0xB288    UXTH	R0, R1
0x0E94	0x2100    MOVS	R1, #0
0x0E96	0xF7FFFEFD  BL	_PWM_TIM1_Set_Duty+0
;Input Capture Complete 5ch.c, 474 :: 		PWM_TIM1_Start(_PWM_CHANNEL1, &_GPIO_MODULE_TIM1_CH1_PE9);                 // Start PWM
0x0E9A	0x4906    LDR	R1, [PC, #24]
0x0E9C	0x2000    MOVS	R0, #0
0x0E9E	0xF7FFFF59  BL	_PWM_TIM1_Start+0
;Input Capture Complete 5ch.c, 475 :: 		}
L_end_init_pointer_PWM:
0x0EA2	0xF8DDE000  LDR	LR, [SP, #0]
0x0EA6	0xB001    ADD	SP, SP, #4
0x0EA8	0x4770    BX	LR
0x0EAA	0xBF00    NOP
0x0EAC	0x00182000  	_PWM_FREQ_HZ+0
0x0EB0	0x002E2000  	_PWM_PERIOD_TIM1+0
0x0EB4	0x17400000  	__GPIO_MODULE_TIM1_CH1_PE9+0
; end of _init_pointer_PWM
_PWM_TIM1_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 194 :: 		
; freq_hz start address is: 0 (R0)
0x0D38	0xB081    SUB	SP, SP, #4
0x0D3A	0xF8CDE000  STR	LR, [SP, #0]
; freq_hz end address is: 0 (R0)
; freq_hz start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 195 :: 		
0x0D3E	0x4601    MOV	R1, R0
; freq_hz end address is: 0 (R0)
0x0D40	0x4803    LDR	R0, [PC, #12]
0x0D42	0xF7FFFCDD  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 196 :: 		
L_end_PWM_TIM1_Init:
0x0D46	0xF8DDE000  LDR	LR, [SP, #0]
0x0D4A	0xB001    ADD	SP, SP, #4
0x0D4C	0x4770    BX	LR
0x0D4E	0xBF00    NOP
0x0D50	0x00004001  	TIM1_CR1+0
; end of _PWM_TIM1_Init
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init:
;__Lib_PWM_1234589_12_10_11_13_14.c, 35 :: 		
; freq_hz start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0700	0xB081    SUB	SP, SP, #4
0x0702	0xF8CDE000  STR	LR, [SP, #0]
0x0706	0x460C    MOV	R4, R1
0x0708	0x4601    MOV	R1, R0
; freq_hz end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 4 (R1)
; freq_hz start address is: 16 (R4)
;__Lib_PWM_1234589_12_10_11_13_14.c, 39 :: 		
0x070A	0xF06F02FF  MVN	R2, #255
0x070E	0xEA010202  AND	R2, R1, R2, LSL #0
; _PWM_Base start address is: 0 (R0)
0x0712	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 41 :: 		
0x0714	0xE03B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0
; _PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 43 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2:
;__Lib_PWM_1234589_12_10_11_13_14.c, 44 :: 		
0x0716	0x2301    MOVS	R3, #1
0x0718	0xB25B    SXTB	R3, R3
0x071A	0x4A41    LDR	R2, [PC, #260]
0x071C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 45 :: 		
0x071E	0xE05A    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 48 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3:
;__Lib_PWM_1234589_12_10_11_13_14.c, 49 :: 		
0x0720	0x2301    MOVS	R3, #1
0x0722	0xB25B    SXTB	R3, R3
0x0724	0x4A3F    LDR	R2, [PC, #252]
0x0726	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 50 :: 		
0x0728	0xE055    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 53 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4:
;__Lib_PWM_1234589_12_10_11_13_14.c, 54 :: 		
0x072A	0x2301    MOVS	R3, #1
0x072C	0xB25B    SXTB	R3, R3
0x072E	0x4A3E    LDR	R2, [PC, #248]
0x0730	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 55 :: 		
0x0732	0xE050    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 58 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5:
;__Lib_PWM_1234589_12_10_11_13_14.c, 59 :: 		
0x0734	0x2301    MOVS	R3, #1
0x0736	0xB25B    SXTB	R3, R3
0x0738	0x4A3C    LDR	R2, [PC, #240]
0x073A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 60 :: 		
0x073C	0xE04B    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 63 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6:
;__Lib_PWM_1234589_12_10_11_13_14.c, 64 :: 		
0x073E	0x2301    MOVS	R3, #1
0x0740	0xB25B    SXTB	R3, R3
0x0742	0x4A3B    LDR	R2, [PC, #236]
0x0744	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 65 :: 		
0x0746	0xE046    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 68 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7:
;__Lib_PWM_1234589_12_10_11_13_14.c, 69 :: 		
0x0748	0x2301    MOVS	R3, #1
0x074A	0xB25B    SXTB	R3, R3
0x074C	0x4A39    LDR	R2, [PC, #228]
0x074E	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 70 :: 		
0x0750	0xE041    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 73 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8:
;__Lib_PWM_1234589_12_10_11_13_14.c, 74 :: 		
0x0752	0x2301    MOVS	R3, #1
0x0754	0xB25B    SXTB	R3, R3
0x0756	0x4A38    LDR	R2, [PC, #224]
0x0758	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 75 :: 		
0x075A	0xE03C    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 78 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9:
;__Lib_PWM_1234589_12_10_11_13_14.c, 79 :: 		
0x075C	0x2301    MOVS	R3, #1
0x075E	0xB25B    SXTB	R3, R3
0x0760	0x4A36    LDR	R2, [PC, #216]
0x0762	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 80 :: 		
0x0764	0xE037    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 83 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10:
;__Lib_PWM_1234589_12_10_11_13_14.c, 84 :: 		
0x0766	0x2301    MOVS	R3, #1
0x0768	0xB25B    SXTB	R3, R3
0x076A	0x4A35    LDR	R2, [PC, #212]
0x076C	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 85 :: 		
0x076E	0xE032    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 88 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11:
;__Lib_PWM_1234589_12_10_11_13_14.c, 89 :: 		
0x0770	0x2301    MOVS	R3, #1
0x0772	0xB25B    SXTB	R3, R3
0x0774	0x4A33    LDR	R2, [PC, #204]
0x0776	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 90 :: 		
0x0778	0xE02D    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 93 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12:
;__Lib_PWM_1234589_12_10_11_13_14.c, 94 :: 		
0x077A	0x2301    MOVS	R3, #1
0x077C	0xB25B    SXTB	R3, R3
0x077E	0x4A32    LDR	R2, [PC, #200]
0x0780	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 95 :: 		
0x0782	0xE028    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 98 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13:
;__Lib_PWM_1234589_12_10_11_13_14.c, 99 :: 		
0x0784	0x2301    MOVS	R3, #1
0x0786	0xB25B    SXTB	R3, R3
0x0788	0x4A30    LDR	R2, [PC, #192]
0x078A	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 100 :: 		
0x078C	0xE023    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1
;__Lib_PWM_1234589_12_10_11_13_14.c, 102 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init0:
; _PWM_Base start address is: 0 (R0)
0x078E	0x4A30    LDR	R2, [PC, #192]
0x0790	0x4290    CMP	R0, R2
0x0792	0xD0C0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init2
0x0794	0xF1B04F80  CMP	R0, #1073741824
0x0798	0xD0C2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init3
0x079A	0x4A2E    LDR	R2, [PC, #184]
0x079C	0x4290    CMP	R0, R2
0x079E	0xD0C4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init4
0x07A0	0x4A2D    LDR	R2, [PC, #180]
0x07A2	0x4290    CMP	R0, R2
0x07A4	0xD0C6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init5
0x07A6	0x4A2D    LDR	R2, [PC, #180]
0x07A8	0x4290    CMP	R0, R2
0x07AA	0xD0C8    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init6
0x07AC	0x4A2C    LDR	R2, [PC, #176]
0x07AE	0x4290    CMP	R0, R2
0x07B0	0xD0CA    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init7
0x07B2	0x4A2C    LDR	R2, [PC, #176]
0x07B4	0x4290    CMP	R0, R2
0x07B6	0xD0CC    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init8
0x07B8	0x4A2B    LDR	R2, [PC, #172]
0x07BA	0x4290    CMP	R0, R2
0x07BC	0xD0CE    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init9
0x07BE	0x4A2B    LDR	R2, [PC, #172]
0x07C0	0x4290    CMP	R0, R2
0x07C2	0xD0D0    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init10
0x07C4	0x4A2A    LDR	R2, [PC, #168]
0x07C6	0x4290    CMP	R0, R2
0x07C8	0xD0D2    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init11
0x07CA	0x4A2A    LDR	R2, [PC, #168]
0x07CC	0x4290    CMP	R0, R2
0x07CE	0xD0D4    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init12
0x07D0	0x4A29    LDR	R2, [PC, #164]
0x07D2	0x4290    CMP	R0, R2
0x07D4	0xD0D6    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init13
; _PWM_Base end address is: 0 (R0)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init1:
;__Lib_PWM_1234589_12_10_11_13_14.c, 104 :: 		
0x07D6	0xF7FFFE43  BL	_Get_Fosc_kHz+0
; clk start address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 106 :: 		
0x07DA	0x680B    LDR	R3, [R1, #0]
0x07DC	0xF06F0210  MVN	R2, #16
0x07E0	0xEA030202  AND	R2, R3, R2, LSL #0
0x07E4	0x600A    STR	R2, [R1, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 108 :: 		
0x07E6	0xF24032E8  MOVW	R2, #1000
0x07EA	0x4342    MULS	R2, R0, R2
; clk end address is: 0 (R0)
0x07EC	0xFBB2F3F4  UDIV	R3, R2, R4
; freq_hz end address is: 16 (R4)
; per_reg start address is: 0 (R0)
0x07F0	0x4618    MOV	R0, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 109 :: 		
0x07F2	0xF64F72FF  MOVW	R2, #65535
0x07F6	0xFBB3F2F2  UDIV	R2, R3, R2
; prescaler start address is: 16 (R4)
0x07FA	0x4614    MOV	R4, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 110 :: 		
0x07FC	0xF2010328  ADDW	R3, R1, #40
0x0800	0xB292    UXTH	R2, R2
0x0802	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 112 :: 		
0x0804	0x1C62    ADDS	R2, R4, #1
; prescaler end address is: 16 (R4)
0x0806	0xFBB0F2F2  UDIV	R2, R0, R2
0x080A	0x4610    MOV	R0, R2
;__Lib_PWM_1234589_12_10_11_13_14.c, 114 :: 		
0x080C	0xF201032C  ADDW	R3, R1, #44
; PWM_Base end address is: 4 (R1)
0x0810	0xB292    UXTH	R2, R2
0x0812	0x601A    STR	R2, [R3, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 116 :: 		
0x0814	0xB280    UXTH	R0, R0
; per_reg end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 117 :: 		
L_end_PWM_TIMx_Init:
0x0816	0xF8DDE000  LDR	LR, [SP, #0]
0x081A	0xB001    ADD	SP, SP, #4
0x081C	0x4770    BX	LR
0x081E	0xBF00    NOP
0x0820	0x08804247  	RCC_APB2ENR+0
0x0824	0x08004247  	RCC_APB1ENR+0
0x0828	0x08044247  	RCC_APB1ENR+0
0x082C	0x08084247  	RCC_APB1ENR+0
0x0830	0x080C4247  	RCC_APB1ENR+0
0x0834	0x08844247  	RCC_APB2ENR+0
0x0838	0x08C04247  	RCC_APB2ENR+0
0x083C	0x08C44247  	RCC_APB2ENR+0
0x0840	0x08C84247  	RCC_APB2ENR+0
0x0844	0x08184247  	RCC_APB1ENR+0
0x0848	0x081C4247  	RCC_APB1ENR+0
0x084C	0x08204247  	RCC_APB1ENR+0
0x0850	0x00004001  	#1073807360
0x0854	0x04004000  	#1073742848
0x0858	0x08004000  	#1073743872
0x085C	0x0C004000  	#1073744896
0x0860	0x04004001  	#1073808384
0x0864	0x40004001  	#1073823744
0x0868	0x44004001  	#1073824768
0x086C	0x48004001  	#1073825792
0x0870	0x18004000  	#1073747968
0x0874	0x1C004000  	#1073748992
0x0878	0x20004000  	#1073750016
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
_PWM_TIM1_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 198 :: 		
; channel start address is: 8 (R2)
; inverted start address is: 4 (R1)
; duty_ratio start address is: 0 (R0)
0x0C94	0xB081    SUB	SP, SP, #4
0x0C96	0xF8CDE000  STR	LR, [SP, #0]
; channel end address is: 8 (R2)
; inverted end address is: 4 (R1)
; duty_ratio end address is: 0 (R0)
; duty_ratio start address is: 0 (R0)
; inverted start address is: 4 (R1)
; channel start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 199 :: 		
0x0C9A	0xB2D3    UXTB	R3, R2
; channel end address is: 8 (R2)
0x0C9C	0xB2CA    UXTB	R2, R1
; inverted end address is: 4 (R1)
0x0C9E	0xB281    UXTH	R1, R0
; duty_ratio end address is: 0 (R0)
0x0CA0	0x4803    LDR	R0, [PC, #12]
0x0CA2	0xF7FFFDEB  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 200 :: 		
L_end_PWM_TIM1_Set_Duty:
0x0CA6	0xF8DDE000  LDR	LR, [SP, #0]
0x0CAA	0xB001    ADD	SP, SP, #4
0x0CAC	0x4770    BX	LR
0x0CAE	0xBF00    NOP
0x0CB0	0x00004001  	TIM1_CR1+0
; end of _PWM_TIM1_Set_Duty
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty:
;__Lib_PWM_1234589_12_10_11_13_14.c, 121 :: 		
; channel start address is: 12 (R3)
; inverted start address is: 8 (R2)
; duty_ratio start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x087C	0xB081    SUB	SP, SP, #4
0x087E	0xB2D5    UXTB	R5, R2
; channel end address is: 12 (R3)
; inverted end address is: 8 (R2)
; duty_ratio end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; duty_ratio start address is: 4 (R1)
; inverted start address is: 20 (R5)
; channel start address is: 12 (R3)
;__Lib_PWM_1234589_12_10_11_13_14.c, 126 :: 		
0x0880	0xF2000420  ADDW	R4, R0, #32
0x0884	0x6822    LDR	R2, [R4, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 127 :: 		
0x0886	0x2D01    CMP	R5, #1
0x0888	0xD108    BNE	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14
; inverted end address is: 20 (R5)
;__Lib_PWM_1234589_12_10_11_13_14.c, 128 :: 		
0x088A	0x009C    LSLS	R4, R3, #2
0x088C	0xB224    SXTH	R4, R4
0x088E	0x1C65    ADDS	R5, R4, #1
0x0890	0xB22D    SXTH	R5, R5
0x0892	0xF04F0401  MOV	R4, #1
0x0896	0x40AC    LSLS	R4, R5
0x0898	0x4322    ORRS	R2, R4
0x089A	0xE008    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty14:
;__Lib_PWM_1234589_12_10_11_13_14.c, 130 :: 		
0x089C	0x009C    LSLS	R4, R3, #2
0x089E	0xB224    SXTH	R4, R4
0x08A0	0x1C65    ADDS	R5, R4, #1
0x08A2	0xB22D    SXTH	R5, R5
0x08A4	0xF04F0401  MOV	R4, #1
0x08A8	0x40AC    LSLS	R4, R5
0x08AA	0x43E4    MVN	R4, R4
0x08AC	0x4022    ANDS	R2, R4
; tmpLong end address is: 8 (R2)
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty15:
;__Lib_PWM_1234589_12_10_11_13_14.c, 131 :: 		
; tmpLong start address is: 8 (R2)
0x08AE	0xF2000420  ADDW	R4, R0, #32
0x08B2	0x6022    STR	R2, [R4, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 134 :: 		
0x08B4	0xF2000534  ADDW	R5, R0, #52
; PWM_Base end address is: 0 (R0)
0x08B8	0x009C    LSLS	R4, R3, #2
; channel end address is: 12 (R3)
0x08BA	0x192C    ADDS	R4, R5, R4
0x08BC	0x6021    STR	R1, [R4, #0]
; duty_ratio end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 135 :: 		
L_end_PWM_TIMx_Set_Duty:
0x08BE	0xB001    ADD	SP, SP, #4
0x08C0	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
_PWM_TIM1_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 202 :: 		
; module start address is: 4 (R1)
; channel start address is: 0 (R0)
0x0D54	0xB081    SUB	SP, SP, #4
0x0D56	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 4 (R1)
; channel end address is: 0 (R0)
; channel start address is: 0 (R0)
; module start address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 203 :: 		
0x0D5A	0x460A    MOV	R2, R1
; module end address is: 4 (R1)
0x0D5C	0xB2C1    UXTB	R1, R0
; channel end address is: 0 (R0)
0x0D5E	0x4803    LDR	R0, [PC, #12]
0x0D60	0xF7FFFEFA  BL	__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start+0
;__Lib_PWM_1234589_12_10_11_13_14.c, 204 :: 		
L_end_PWM_TIM1_Start:
0x0D64	0xF8DDE000  LDR	LR, [SP, #0]
0x0D68	0xB001    ADD	SP, SP, #4
0x0D6A	0x4770    BX	LR
0x0D6C	0x00004001  	TIM1_CR1+0
; end of _PWM_TIM1_Start
__Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start:
;__Lib_PWM_1234589_12_10_11_13_14.c, 139 :: 		
; module start address is: 8 (R2)
; channel start address is: 4 (R1)
; PWM_Base start address is: 0 (R0)
0x0B58	0xB083    SUB	SP, SP, #12
0x0B5A	0xF8CDE000  STR	LR, [SP, #0]
; module end address is: 8 (R2)
; channel end address is: 4 (R1)
; PWM_Base end address is: 0 (R0)
; PWM_Base start address is: 0 (R0)
; channel start address is: 4 (R1)
; module start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 142 :: 		
0x0B5E	0xF88D1004  STRB	R1, [SP, #4]
; module end address is: 8 (R2)
0x0B62	0x9002    STR	R0, [SP, #8]
0x0B64	0x4610    MOV	R0, R2
0x0B66	0xF7FFFD99  BL	_GPIO_Alternate_Function_Enable+0
0x0B6A	0x9802    LDR	R0, [SP, #8]
0x0B6C	0xF89D1004  LDRB	R1, [SP, #4]
;__Lib_PWM_1234589_12_10_11_13_14.c, 145 :: 		
0x0B70	0xF2000320  ADDW	R3, R0, #32
0x0B74	0x681A    LDR	R2, [R3, #0]
; tmpLong start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 146 :: 		
0x0B76	0x008C    LSLS	R4, R1, #2
0x0B78	0xB224    SXTH	R4, R4
0x0B7A	0xF04F0301  MOV	R3, #1
0x0B7E	0x40A3    LSLS	R3, R4
0x0B80	0x431A    ORRS	R2, R3
;__Lib_PWM_1234589_12_10_11_13_14.c, 147 :: 		
0x0B82	0xF2000320  ADDW	R3, R0, #32
0x0B86	0x601A    STR	R2, [R3, #0]
; tmpLong end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 150 :: 		
0x0B88	0xF2000444  ADDW	R4, R0, #68
0x0B8C	0x6823    LDR	R3, [R4, #0]
0x0B8E	0xF4434300  ORR	R3, R3, #32768
0x0B92	0x6023    STR	R3, [R4, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 152 :: 		
0x0B94	0xF2000218  ADDW	R2, R0, #24
; tmpLongPtr start address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
0x0B98	0x2901    CMP	R1, #1
0x0B9A	0xD901    BLS	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
0x0B9C	0x1D12    ADDS	R2, R2, #4
; tmpLongPtr end address is: 8 (R2)
0x0B9E	0xE7FF    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start19:
;__Lib_PWM_1234589_12_10_11_13_14.c, 154 :: 		
;__Lib_PWM_1234589_12_10_11_13_14.c, 155 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start16:
;__Lib_PWM_1234589_12_10_11_13_14.c, 157 :: 		
; tmpLongPtr start address is: 8 (R2)
0x0BA0	0x084B    LSRS	R3, R1, #1
0x0BA2	0xB2DB    UXTB	R3, R3
0x0BA4	0x005B    LSLS	R3, R3, #1
0x0BA6	0xB21B    SXTH	R3, R3
0x0BA8	0x428B    CMP	R3, R1
0x0BAA	0xD00A    BEQ	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17
; channel end address is: 4 (R1)
;__Lib_PWM_1234589_12_10_11_13_14.c, 159 :: 		
0x0BAC	0x6814    LDR	R4, [R2, #0]
0x0BAE	0xF46F53D8  MVN	R3, #6912
0x0BB2	0xEA040303  AND	R3, R4, R3, LSL #0
0x0BB6	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 161 :: 		
0x0BB8	0x6813    LDR	R3, [R2, #0]
0x0BBA	0xF44343C0  ORR	R3, R3, #24576
0x0BBE	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 162 :: 		
0x0BC0	0xE009    B	L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start17:
;__Lib_PWM_1234589_12_10_11_13_14.c, 165 :: 		
; tmpLongPtr start address is: 8 (R2)
0x0BC2	0x6814    LDR	R4, [R2, #0]
0x0BC4	0xF06F031B  MVN	R3, #27
0x0BC8	0xEA040303  AND	R3, R4, R3, LSL #0
0x0BCC	0x6013    STR	R3, [R2, #0]
;__Lib_PWM_1234589_12_10_11_13_14.c, 167 :: 		
0x0BCE	0x6813    LDR	R3, [R2, #0]
0x0BD0	0xF0430360  ORR	R3, R3, #96
0x0BD4	0x6013    STR	R3, [R2, #0]
; tmpLongPtr end address is: 8 (R2)
;__Lib_PWM_1234589_12_10_11_13_14.c, 168 :: 		
L___Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start18:
;__Lib_PWM_1234589_12_10_11_13_14.c, 171 :: 		
0x0BD6	0x6803    LDR	R3, [R0, #0]
0x0BD8	0xF0430301  ORR	R3, R3, #1
0x0BDC	0x6003    STR	R3, [R0, #0]
; PWM_Base end address is: 0 (R0)
;__Lib_PWM_1234589_12_10_11_13_14.c, 172 :: 		
L_end_PWM_TIMx_Start:
0x0BDE	0xF8DDE000  LDR	LR, [SP, #0]
0x0BE2	0xB003    ADD	SP, SP, #12
0x0BE4	0x4770    BX	LR
; end of __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
_move_pointer_finger:
;Input Capture Complete 5ch.c, 330 :: 		void move_pointer_finger(struct finger *fngr, unsigned int duty_cycle)
; duty_cycle start address is: 4 (R1)
0x0DBC	0xB081    SUB	SP, SP, #4
0x0DBE	0xF8CDE000  STR	LR, [SP, #0]
; duty_cycle end address is: 4 (R1)
; duty_cycle start address is: 4 (R1)
;Input Capture Complete 5ch.c, 333 :: 		PWM_TIM1_Set_Duty(duty_cycle*(PWM_PERIOD_TIM1/100), _PWM_NON_INVERTED, POINTER_PWM);       // set new duty cycle
0x0DC2	0x4A08    LDR	R2, [PC, #32]
0x0DC4	0x8813    LDRH	R3, [R2, #0]
0x0DC6	0x2264    MOVS	R2, #100
0x0DC8	0xFBB3F2F2  UDIV	R2, R3, R2
0x0DCC	0xB292    UXTH	R2, R2
0x0DCE	0x434A    MULS	R2, R1, R2
; duty_cycle end address is: 4 (R1)
0x0DD0	0x2100    MOVS	R1, #0
0x0DD2	0xB290    UXTH	R0, R2
0x0DD4	0x2200    MOVS	R2, #0
0x0DD6	0xF7FFFF5D  BL	_PWM_TIM1_Set_Duty+0
;Input Capture Complete 5ch.c, 336 :: 		}
L_end_move_pointer_finger:
0x0DDA	0xF8DDE000  LDR	LR, [SP, #0]
0x0DDE	0xB001    ADD	SP, SP, #4
0x0DE0	0x4770    BX	LR
0x0DE2	0xBF00    NOP
0x0DE4	0x002E2000  	_PWM_PERIOD_TIM1+0
; end of _move_pointer_finger
__Lib_System_4XX_InitialSetUpRCCRCC2:
;__Lib_System_4XX.c, 452 :: 		
0x131C	0xB082    SUB	SP, SP, #8
0x131E	0xF8CDE000  STR	LR, [SP, #0]
;__Lib_System_4XX.c, 455 :: 		
; ulRCC_CR start address is: 8 (R2)
0x1322	0x4A92    LDR	R2, [PC, #584]
;__Lib_System_4XX.c, 456 :: 		
; ulRCC_PLLCFGR start address is: 12 (R3)
0x1324	0x4B92    LDR	R3, [PC, #584]
;__Lib_System_4XX.c, 457 :: 		
; ulRCC_CFGR start address is: 16 (R4)
0x1326	0x4C93    LDR	R4, [PC, #588]
;__Lib_System_4XX.c, 458 :: 		
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x1328	0x4893    LDR	R0, [PC, #588]
;__Lib_System_4XX.c, 459 :: 		
; Fosc_kHz start address is: 4 (R1)
0x132A	0x4994    LDR	R1, [PC, #592]
;__Lib_System_4XX.c, 461 :: 		
0x132C	0x2803    CMP	R0, #3
0x132E	0xF040803C  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC231
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 462 :: 		
0x1332	0x4893    LDR	R0, [PC, #588]
0x1334	0x4281    CMP	R1, R0
0x1336	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC232
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 463 :: 		
0x1338	0x4892    LDR	R0, [PC, #584]
0x133A	0x6800    LDR	R0, [R0, #0]
0x133C	0xF0400105  ORR	R1, R0, #5
0x1340	0x4890    LDR	R0, [PC, #576]
0x1342	0x6001    STR	R1, [R0, #0]
0x1344	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC233
L___Lib_System_4XX_InitialSetUpRCCRCC232:
;__Lib_System_4XX.c, 464 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1346	0x4890    LDR	R0, [PC, #576]
0x1348	0x4281    CMP	R1, R0
0x134A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC234
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 465 :: 		
0x134C	0x488D    LDR	R0, [PC, #564]
0x134E	0x6800    LDR	R0, [R0, #0]
0x1350	0xF0400104  ORR	R1, R0, #4
0x1354	0x488B    LDR	R0, [PC, #556]
0x1356	0x6001    STR	R1, [R0, #0]
0x1358	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC235
L___Lib_System_4XX_InitialSetUpRCCRCC234:
;__Lib_System_4XX.c, 466 :: 		
; Fosc_kHz start address is: 4 (R1)
0x135A	0x488C    LDR	R0, [PC, #560]
0x135C	0x4281    CMP	R1, R0
0x135E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC236
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 467 :: 		
0x1360	0x4888    LDR	R0, [PC, #544]
0x1362	0x6800    LDR	R0, [R0, #0]
0x1364	0xF0400103  ORR	R1, R0, #3
0x1368	0x4886    LDR	R0, [PC, #536]
0x136A	0x6001    STR	R1, [R0, #0]
0x136C	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC237
L___Lib_System_4XX_InitialSetUpRCCRCC236:
;__Lib_System_4XX.c, 468 :: 		
; Fosc_kHz start address is: 4 (R1)
0x136E	0xF64E2060  MOVW	R0, #60000
0x1372	0x4281    CMP	R1, R0
0x1374	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC238
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 469 :: 		
0x1376	0x4883    LDR	R0, [PC, #524]
0x1378	0x6800    LDR	R0, [R0, #0]
0x137A	0xF0400102  ORR	R1, R0, #2
0x137E	0x4881    LDR	R0, [PC, #516]
0x1380	0x6001    STR	R1, [R0, #0]
0x1382	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC239
L___Lib_System_4XX_InitialSetUpRCCRCC238:
;__Lib_System_4XX.c, 470 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1384	0xF2475030  MOVW	R0, #30000
0x1388	0x4281    CMP	R1, R0
0x138A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC240
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 471 :: 		
0x138C	0x487D    LDR	R0, [PC, #500]
0x138E	0x6800    LDR	R0, [R0, #0]
0x1390	0xF0400101  ORR	R1, R0, #1
0x1394	0x487B    LDR	R0, [PC, #492]
0x1396	0x6001    STR	R1, [R0, #0]
0x1398	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC241
L___Lib_System_4XX_InitialSetUpRCCRCC240:
;__Lib_System_4XX.c, 473 :: 		
0x139A	0x487A    LDR	R0, [PC, #488]
0x139C	0x6801    LDR	R1, [R0, #0]
0x139E	0xF06F0007  MVN	R0, #7
0x13A2	0x4001    ANDS	R1, R0
0x13A4	0x4877    LDR	R0, [PC, #476]
0x13A6	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC241:
L___Lib_System_4XX_InitialSetUpRCCRCC239:
L___Lib_System_4XX_InitialSetUpRCCRCC237:
L___Lib_System_4XX_InitialSetUpRCCRCC235:
L___Lib_System_4XX_InitialSetUpRCCRCC233:
;__Lib_System_4XX.c, 474 :: 		
0x13A8	0xE10C    B	L___Lib_System_4XX_InitialSetUpRCCRCC242
L___Lib_System_4XX_InitialSetUpRCCRCC231:
;__Lib_System_4XX.c, 475 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x13AA	0x2802    CMP	R0, #2
0x13AC	0xF0408046  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC243
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 476 :: 		
0x13B0	0x4877    LDR	R0, [PC, #476]
0x13B2	0x4281    CMP	R1, R0
0x13B4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC244
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 477 :: 		
0x13B6	0x4873    LDR	R0, [PC, #460]
0x13B8	0x6800    LDR	R0, [R0, #0]
0x13BA	0xF0400106  ORR	R1, R0, #6
0x13BE	0x4871    LDR	R0, [PC, #452]
0x13C0	0x6001    STR	R1, [R0, #0]
0x13C2	0xE03A    B	L___Lib_System_4XX_InitialSetUpRCCRCC245
L___Lib_System_4XX_InitialSetUpRCCRCC244:
;__Lib_System_4XX.c, 478 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13C4	0x4870    LDR	R0, [PC, #448]
0x13C6	0x4281    CMP	R1, R0
0x13C8	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC246
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 479 :: 		
0x13CA	0x486E    LDR	R0, [PC, #440]
0x13CC	0x6800    LDR	R0, [R0, #0]
0x13CE	0xF0400105  ORR	R1, R0, #5
0x13D2	0x486C    LDR	R0, [PC, #432]
0x13D4	0x6001    STR	R1, [R0, #0]
0x13D6	0xE030    B	L___Lib_System_4XX_InitialSetUpRCCRCC247
L___Lib_System_4XX_InitialSetUpRCCRCC246:
;__Lib_System_4XX.c, 480 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13D8	0x486E    LDR	R0, [PC, #440]
0x13DA	0x4281    CMP	R1, R0
0x13DC	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC248
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 481 :: 		
0x13DE	0x4869    LDR	R0, [PC, #420]
0x13E0	0x6800    LDR	R0, [R0, #0]
0x13E2	0xF0400104  ORR	R1, R0, #4
0x13E6	0x4867    LDR	R0, [PC, #412]
0x13E8	0x6001    STR	R1, [R0, #0]
0x13EA	0xE026    B	L___Lib_System_4XX_InitialSetUpRCCRCC249
L___Lib_System_4XX_InitialSetUpRCCRCC248:
;__Lib_System_4XX.c, 482 :: 		
; Fosc_kHz start address is: 4 (R1)
0x13EC	0x486A    LDR	R0, [PC, #424]
0x13EE	0x4281    CMP	R1, R0
0x13F0	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC250
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 483 :: 		
0x13F2	0x4864    LDR	R0, [PC, #400]
0x13F4	0x6800    LDR	R0, [R0, #0]
0x13F6	0xF0400103  ORR	R1, R0, #3
0x13FA	0x4862    LDR	R0, [PC, #392]
0x13FC	0x6001    STR	R1, [R0, #0]
0x13FE	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC251
L___Lib_System_4XX_InitialSetUpRCCRCC250:
;__Lib_System_4XX.c, 484 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1400	0xF64B3080  MOVW	R0, #48000
0x1404	0x4281    CMP	R1, R0
0x1406	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC252
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 485 :: 		
0x1408	0x485E    LDR	R0, [PC, #376]
0x140A	0x6800    LDR	R0, [R0, #0]
0x140C	0xF0400102  ORR	R1, R0, #2
0x1410	0x485C    LDR	R0, [PC, #368]
0x1412	0x6001    STR	R1, [R0, #0]
0x1414	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC253
L___Lib_System_4XX_InitialSetUpRCCRCC252:
;__Lib_System_4XX.c, 486 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1416	0xF64550C0  MOVW	R0, #24000
0x141A	0x4281    CMP	R1, R0
0x141C	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC254
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 487 :: 		
0x141E	0x4859    LDR	R0, [PC, #356]
0x1420	0x6800    LDR	R0, [R0, #0]
0x1422	0xF0400101  ORR	R1, R0, #1
0x1426	0x4857    LDR	R0, [PC, #348]
0x1428	0x6001    STR	R1, [R0, #0]
0x142A	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC255
L___Lib_System_4XX_InitialSetUpRCCRCC254:
;__Lib_System_4XX.c, 489 :: 		
0x142C	0x4855    LDR	R0, [PC, #340]
0x142E	0x6801    LDR	R1, [R0, #0]
0x1430	0xF06F0007  MVN	R0, #7
0x1434	0x4001    ANDS	R1, R0
0x1436	0x4853    LDR	R0, [PC, #332]
0x1438	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC255:
L___Lib_System_4XX_InitialSetUpRCCRCC253:
L___Lib_System_4XX_InitialSetUpRCCRCC251:
L___Lib_System_4XX_InitialSetUpRCCRCC249:
L___Lib_System_4XX_InitialSetUpRCCRCC247:
L___Lib_System_4XX_InitialSetUpRCCRCC245:
;__Lib_System_4XX.c, 490 :: 		
0x143A	0xE0C3    B	L___Lib_System_4XX_InitialSetUpRCCRCC256
L___Lib_System_4XX_InitialSetUpRCCRCC243:
;__Lib_System_4XX.c, 491 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x143C	0x2801    CMP	R0, #1
0x143E	0xF0408051  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC257
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 492 :: 		
0x1442	0x4851    LDR	R0, [PC, #324]
0x1444	0x4281    CMP	R1, R0
0x1446	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC258
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 493 :: 		
0x1448	0x484E    LDR	R0, [PC, #312]
0x144A	0x6800    LDR	R0, [R0, #0]
0x144C	0xF0400107  ORR	R1, R0, #7
0x1450	0x484C    LDR	R0, [PC, #304]
0x1452	0x6001    STR	R1, [R0, #0]
0x1454	0xE045    B	L___Lib_System_4XX_InitialSetUpRCCRCC259
L___Lib_System_4XX_InitialSetUpRCCRCC258:
;__Lib_System_4XX.c, 494 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1456	0x4851    LDR	R0, [PC, #324]
0x1458	0x4281    CMP	R1, R0
0x145A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC260
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 495 :: 		
0x145C	0x4849    LDR	R0, [PC, #292]
0x145E	0x6800    LDR	R0, [R0, #0]
0x1460	0xF0400106  ORR	R1, R0, #6
0x1464	0x4847    LDR	R0, [PC, #284]
0x1466	0x6001    STR	R1, [R0, #0]
0x1468	0xE03B    B	L___Lib_System_4XX_InitialSetUpRCCRCC261
L___Lib_System_4XX_InitialSetUpRCCRCC260:
;__Lib_System_4XX.c, 496 :: 		
; Fosc_kHz start address is: 4 (R1)
0x146A	0x4848    LDR	R0, [PC, #288]
0x146C	0x4281    CMP	R1, R0
0x146E	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC262
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 497 :: 		
0x1470	0x4844    LDR	R0, [PC, #272]
0x1472	0x6800    LDR	R0, [R0, #0]
0x1474	0xF0400105  ORR	R1, R0, #5
0x1478	0x4842    LDR	R0, [PC, #264]
0x147A	0x6001    STR	R1, [R0, #0]
0x147C	0xE031    B	L___Lib_System_4XX_InitialSetUpRCCRCC263
L___Lib_System_4XX_InitialSetUpRCCRCC262:
;__Lib_System_4XX.c, 498 :: 		
; Fosc_kHz start address is: 4 (R1)
0x147E	0x4846    LDR	R0, [PC, #280]
0x1480	0x4281    CMP	R1, R0
0x1482	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC264
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 499 :: 		
0x1484	0x483F    LDR	R0, [PC, #252]
0x1486	0x6800    LDR	R0, [R0, #0]
0x1488	0xF0400104  ORR	R1, R0, #4
0x148C	0x483D    LDR	R0, [PC, #244]
0x148E	0x6001    STR	R1, [R0, #0]
0x1490	0xE027    B	L___Lib_System_4XX_InitialSetUpRCCRCC265
L___Lib_System_4XX_InitialSetUpRCCRCC264:
;__Lib_System_4XX.c, 500 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1492	0xF24D20F0  MOVW	R0, #54000
0x1496	0x4281    CMP	R1, R0
0x1498	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC266
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 501 :: 		
0x149A	0x483A    LDR	R0, [PC, #232]
0x149C	0x6800    LDR	R0, [R0, #0]
0x149E	0xF0400103  ORR	R1, R0, #3
0x14A2	0x4838    LDR	R0, [PC, #224]
0x14A4	0x6001    STR	R1, [R0, #0]
0x14A6	0xE01C    B	L___Lib_System_4XX_InitialSetUpRCCRCC267
L___Lib_System_4XX_InitialSetUpRCCRCC266:
;__Lib_System_4XX.c, 502 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14A8	0xF64840A0  MOVW	R0, #36000
0x14AC	0x4281    CMP	R1, R0
0x14AE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC268
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 503 :: 		
0x14B0	0x4834    LDR	R0, [PC, #208]
0x14B2	0x6800    LDR	R0, [R0, #0]
0x14B4	0xF0400102  ORR	R1, R0, #2
0x14B8	0x4832    LDR	R0, [PC, #200]
0x14BA	0x6001    STR	R1, [R0, #0]
0x14BC	0xE011    B	L___Lib_System_4XX_InitialSetUpRCCRCC269
L___Lib_System_4XX_InitialSetUpRCCRCC268:
;__Lib_System_4XX.c, 504 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14BE	0xF2446050  MOVW	R0, #18000
0x14C2	0x4281    CMP	R1, R0
0x14C4	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC270
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 505 :: 		
0x14C6	0x482F    LDR	R0, [PC, #188]
0x14C8	0x6800    LDR	R0, [R0, #0]
0x14CA	0xF0400101  ORR	R1, R0, #1
0x14CE	0x482D    LDR	R0, [PC, #180]
0x14D0	0x6001    STR	R1, [R0, #0]
0x14D2	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC271
L___Lib_System_4XX_InitialSetUpRCCRCC270:
;__Lib_System_4XX.c, 507 :: 		
0x14D4	0x482B    LDR	R0, [PC, #172]
0x14D6	0x6801    LDR	R1, [R0, #0]
0x14D8	0xF06F0007  MVN	R0, #7
0x14DC	0x4001    ANDS	R1, R0
0x14DE	0x4829    LDR	R0, [PC, #164]
0x14E0	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC271:
L___Lib_System_4XX_InitialSetUpRCCRCC269:
L___Lib_System_4XX_InitialSetUpRCCRCC267:
L___Lib_System_4XX_InitialSetUpRCCRCC265:
L___Lib_System_4XX_InitialSetUpRCCRCC263:
L___Lib_System_4XX_InitialSetUpRCCRCC261:
L___Lib_System_4XX_InitialSetUpRCCRCC259:
;__Lib_System_4XX.c, 508 :: 		
0x14E2	0xE06F    B	L___Lib_System_4XX_InitialSetUpRCCRCC272
L___Lib_System_4XX_InitialSetUpRCCRCC257:
;__Lib_System_4XX.c, 509 :: 		
; Fosc_kHz start address is: 4 (R1)
; ulVOLTAGE_RANGE start address is: 0 (R0)
0x14E4	0x2800    CMP	R0, #0
0x14E6	0xF040806D  BNE	L___Lib_System_4XX_InitialSetUpRCCRCC273
; ulVOLTAGE_RANGE end address is: 0 (R0)
;__Lib_System_4XX.c, 510 :: 		
0x14EA	0x482D    LDR	R0, [PC, #180]
0x14EC	0x4281    CMP	R1, R0
0x14EE	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC274
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 511 :: 		
0x14F0	0x4824    LDR	R0, [PC, #144]
0x14F2	0x6800    LDR	R0, [R0, #0]
0x14F4	0xF0400107  ORR	R1, R0, #7
0x14F8	0x4822    LDR	R0, [PC, #136]
0x14FA	0x6001    STR	R1, [R0, #0]
0x14FC	0xE062    B	L___Lib_System_4XX_InitialSetUpRCCRCC275
L___Lib_System_4XX_InitialSetUpRCCRCC274:
;__Lib_System_4XX.c, 512 :: 		
; Fosc_kHz start address is: 4 (R1)
0x14FE	0x4825    LDR	R0, [PC, #148]
0x1500	0x4281    CMP	R1, R0
0x1502	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC276
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 513 :: 		
0x1504	0x481F    LDR	R0, [PC, #124]
0x1506	0x6800    LDR	R0, [R0, #0]
0x1508	0xF0400106  ORR	R1, R0, #6
0x150C	0x481D    LDR	R0, [PC, #116]
0x150E	0x6001    STR	R1, [R0, #0]
0x1510	0xE058    B	L___Lib_System_4XX_InitialSetUpRCCRCC277
L___Lib_System_4XX_InitialSetUpRCCRCC276:
;__Lib_System_4XX.c, 514 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1512	0x4824    LDR	R0, [PC, #144]
0x1514	0x4281    CMP	R1, R0
0x1516	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC278
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 515 :: 		
0x1518	0x481A    LDR	R0, [PC, #104]
0x151A	0x6800    LDR	R0, [R0, #0]
0x151C	0xF0400105  ORR	R1, R0, #5
0x1520	0x4818    LDR	R0, [PC, #96]
0x1522	0x6001    STR	R1, [R0, #0]
0x1524	0xE04E    B	L___Lib_System_4XX_InitialSetUpRCCRCC279
L___Lib_System_4XX_InitialSetUpRCCRCC278:
;__Lib_System_4XX.c, 516 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1526	0xF5B14F7A  CMP	R1, #64000
0x152A	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC280
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 517 :: 		
0x152C	0x4815    LDR	R0, [PC, #84]
0x152E	0x6800    LDR	R0, [R0, #0]
0x1530	0xF0400104  ORR	R1, R0, #4
0x1534	0x4813    LDR	R0, [PC, #76]
0x1536	0x6001    STR	R1, [R0, #0]
0x1538	0xE044    B	L___Lib_System_4XX_InitialSetUpRCCRCC281
L___Lib_System_4XX_InitialSetUpRCCRCC280:
;__Lib_System_4XX.c, 518 :: 		
; Fosc_kHz start address is: 4 (R1)
0x153A	0xF64B3080  MOVW	R0, #48000
0x153E	0x4281    CMP	R1, R0
0x1540	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC282
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 519 :: 		
0x1542	0x4810    LDR	R0, [PC, #64]
0x1544	0x6800    LDR	R0, [R0, #0]
0x1546	0xF0400103  ORR	R1, R0, #3
0x154A	0x480E    LDR	R0, [PC, #56]
0x154C	0x6001    STR	R1, [R0, #0]
0x154E	0xE039    B	L___Lib_System_4XX_InitialSetUpRCCRCC283
L___Lib_System_4XX_InitialSetUpRCCRCC282:
;__Lib_System_4XX.c, 520 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1550	0xF5B14FFA  CMP	R1, #32000
0x1554	0xD906    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC284
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 521 :: 		
0x1556	0x480B    LDR	R0, [PC, #44]
0x1558	0x6800    LDR	R0, [R0, #0]
0x155A	0xF0400102  ORR	R1, R0, #2
0x155E	0x4809    LDR	R0, [PC, #36]
0x1560	0x6001    STR	R1, [R0, #0]
0x1562	0xE02F    B	L___Lib_System_4XX_InitialSetUpRCCRCC285
L___Lib_System_4XX_InitialSetUpRCCRCC284:
;__Lib_System_4XX.c, 522 :: 		
; Fosc_kHz start address is: 4 (R1)
0x1564	0xF5B15F7A  CMP	R1, #16000
0x1568	0xD925    BLS	L___Lib_System_4XX_InitialSetUpRCCRCC286
0x156A	0xE01D    B	#58
0x156C	0x00800101  	#16842880
0x1570	0x54190440  	#71324697
0x1574	0x00023D60  	#1029701634
0x1578	0x00030000  	#3
0x157C	0x90400002  	#168000
0x1580	0x49F00002  	#150000
0x1584	0x3C004002  	FLASH_ACR+0
0x1588	0xD4C00001  	#120000
0x158C	0x5F900001  	#90000
0x1590	0x32800002  	#144000
0x1594	0x77000001  	#96000
0x1598	0x19400001  	#72000
0x159C	0xA5E00001  	#108000
0x15A0	0xB5800001  	#112000
0x15A4	0x38800001  	#80000
; Fosc_kHz end address is: 4 (R1)
;__Lib_System_4XX.c, 523 :: 		
0x15A8	0x482D    LDR	R0, [PC, #180]
0x15AA	0x6800    LDR	R0, [R0, #0]
0x15AC	0xF0400101  ORR	R1, R0, #1
0x15B0	0x482B    LDR	R0, [PC, #172]
0x15B2	0x6001    STR	R1, [R0, #0]
0x15B4	0xE006    B	L___Lib_System_4XX_InitialSetUpRCCRCC287
L___Lib_System_4XX_InitialSetUpRCCRCC286:
;__Lib_System_4XX.c, 525 :: 		
0x15B6	0x482A    LDR	R0, [PC, #168]
0x15B8	0x6801    LDR	R1, [R0, #0]
0x15BA	0xF06F0007  MVN	R0, #7
0x15BE	0x4001    ANDS	R1, R0
0x15C0	0x4827    LDR	R0, [PC, #156]
0x15C2	0x6001    STR	R1, [R0, #0]
L___Lib_System_4XX_InitialSetUpRCCRCC287:
L___Lib_System_4XX_InitialSetUpRCCRCC285:
L___Lib_System_4XX_InitialSetUpRCCRCC283:
L___Lib_System_4XX_InitialSetUpRCCRCC281:
L___Lib_System_4XX_InitialSetUpRCCRCC279:
L___Lib_System_4XX_InitialSetUpRCCRCC277:
L___Lib_System_4XX_InitialSetUpRCCRCC275:
;__Lib_System_4XX.c, 526 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC273:
L___Lib_System_4XX_InitialSetUpRCCRCC272:
L___Lib_System_4XX_InitialSetUpRCCRCC256:
L___Lib_System_4XX_InitialSetUpRCCRCC242:
;__Lib_System_4XX.c, 528 :: 		
0x15C4	0x2101    MOVS	R1, #1
0x15C6	0xB249    SXTB	R1, R1
0x15C8	0x4826    LDR	R0, [PC, #152]
0x15CA	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 529 :: 		
0x15CC	0x4826    LDR	R0, [PC, #152]
0x15CE	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 531 :: 		
0x15D0	0xF7FFFBCE  BL	__Lib_System_4XX_SystemClockSetDefault+0
;__Lib_System_4XX.c, 533 :: 		
0x15D4	0x4825    LDR	R0, [PC, #148]
0x15D6	0x6003    STR	R3, [R0, #0]
; ulRCC_PLLCFGR end address is: 12 (R3)
;__Lib_System_4XX.c, 534 :: 		
0x15D8	0x4825    LDR	R0, [PC, #148]
0x15DA	0x6004    STR	R4, [R0, #0]
;__Lib_System_4XX.c, 535 :: 		
0x15DC	0x4825    LDR	R0, [PC, #148]
0x15DE	0xEA020100  AND	R1, R2, R0, LSL #0
0x15E2	0x4825    LDR	R0, [PC, #148]
0x15E4	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 537 :: 		
0x15E6	0xF0020001  AND	R0, R2, #1
0x15EA	0xB140    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC299
; ulRCC_CFGR end address is: 16 (R4)
; ulRCC_CR end address is: 8 (R2)
0x15EC	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 538 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC289:
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x15EE	0x4822    LDR	R0, [PC, #136]
0x15F0	0x6800    LDR	R0, [R0, #0]
0x15F2	0xF0000002  AND	R0, R0, #2
0x15F6	0x2800    CMP	R0, #0
0x15F8	0xD100    BNE	L___Lib_System_4XX_InitialSetUpRCCRCC290
;__Lib_System_4XX.c, 539 :: 		
0x15FA	0xE7F8    B	L___Lib_System_4XX_InitialSetUpRCCRCC289
L___Lib_System_4XX_InitialSetUpRCCRCC290:
;__Lib_System_4XX.c, 540 :: 		
; ulRCC_CFGR end address is: 4 (R1)
0x15FC	0xE000    B	L___Lib_System_4XX_InitialSetUpRCCRCC288
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC299:
;__Lib_System_4XX.c, 537 :: 		
0x15FE	0x4621    MOV	R1, R4
;__Lib_System_4XX.c, 540 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC288:
;__Lib_System_4XX.c, 542 :: 		
; ulRCC_CFGR start address is: 4 (R1)
; ulRCC_CR start address is: 8 (R2)
0x1600	0xF4023080  AND	R0, R2, #65536
0x1604	0xB148    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2100
; ulRCC_CR end address is: 8 (R2)
; ulRCC_CFGR end address is: 4 (R1)
;__Lib_System_4XX.c, 543 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC292:
; ulRCC_CR start address is: 8 (R2)
; ulRCC_CFGR start address is: 4 (R1)
0x1606	0x481C    LDR	R0, [PC, #112]
0x1608	0x6800    LDR	R0, [R0, #0]
0x160A	0xF4003000  AND	R0, R0, #131072
0x160E	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC293
;__Lib_System_4XX.c, 544 :: 		
0x1610	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC292
L___Lib_System_4XX_InitialSetUpRCCRCC293:
;__Lib_System_4XX.c, 545 :: 		
0x1612	0x9201    STR	R2, [SP, #4]
; ulRCC_CFGR end address is: 4 (R1)
0x1614	0x460A    MOV	R2, R1
0x1616	0x9901    LDR	R1, [SP, #4]
0x1618	0xE002    B	L___Lib_System_4XX_InitialSetUpRCCRCC291
; ulRCC_CR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC2100:
;__Lib_System_4XX.c, 542 :: 		
0x161A	0x9101    STR	R1, [SP, #4]
0x161C	0x4611    MOV	R1, R2
0x161E	0x9A01    LDR	R2, [SP, #4]
;__Lib_System_4XX.c, 545 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC291:
;__Lib_System_4XX.c, 547 :: 		
; ulRCC_CR start address is: 4 (R1)
; ulRCC_CFGR start address is: 8 (R2)
0x1620	0xF0017080  AND	R0, R1, #16777216
; ulRCC_CR end address is: 4 (R1)
0x1624	0xB170    CBZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC2101
;__Lib_System_4XX.c, 548 :: 		
0x1626	0x4814    LDR	R0, [PC, #80]
0x1628	0x6800    LDR	R0, [R0, #0]
0x162A	0xF0407180  ORR	R1, R0, #16777216
0x162E	0x4812    LDR	R0, [PC, #72]
0x1630	0x6001    STR	R1, [R0, #0]
; ulRCC_CFGR end address is: 8 (R2)
0x1632	0x4611    MOV	R1, R2
;__Lib_System_4XX.c, 549 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC295:
; ulRCC_CFGR start address is: 4 (R1)
0x1634	0x4810    LDR	R0, [PC, #64]
0x1636	0x6800    LDR	R0, [R0, #0]
0x1638	0xF0007000  AND	R0, R0, #33554432
0x163C	0xB900    CBNZ	R0, L___Lib_System_4XX_InitialSetUpRCCRCC296
;__Lib_System_4XX.c, 550 :: 		
0x163E	0xE7F9    B	L___Lib_System_4XX_InitialSetUpRCCRCC295
L___Lib_System_4XX_InitialSetUpRCCRCC296:
;__Lib_System_4XX.c, 551 :: 		
0x1640	0x460A    MOV	R2, R1
0x1642	0xE7FF    B	L___Lib_System_4XX_InitialSetUpRCCRCC294
; ulRCC_CFGR end address is: 4 (R1)
L___Lib_System_4XX_InitialSetUpRCCRCC2101:
;__Lib_System_4XX.c, 547 :: 		
;__Lib_System_4XX.c, 551 :: 		
L___Lib_System_4XX_InitialSetUpRCCRCC294:
;__Lib_System_4XX.c, 554 :: 		
; ulRCC_CFGR start address is: 8 (R2)
; ulRCC_CFGR end address is: 8 (R2)
L___Lib_System_4XX_InitialSetUpRCCRCC297:
; ulRCC_CFGR start address is: 8 (R2)
0x1644	0x480A    LDR	R0, [PC, #40]
0x1646	0x6800    LDR	R0, [R0, #0]
0x1648	0xF000010C  AND	R1, R0, #12
0x164C	0x0090    LSLS	R0, R2, #2
0x164E	0xF000000C  AND	R0, R0, #12
0x1652	0x4281    CMP	R1, R0
0x1654	0xD000    BEQ	L___Lib_System_4XX_InitialSetUpRCCRCC298
;__Lib_System_4XX.c, 555 :: 		
; ulRCC_CFGR end address is: 8 (R2)
0x1656	0xE7F5    B	L___Lib_System_4XX_InitialSetUpRCCRCC297
L___Lib_System_4XX_InitialSetUpRCCRCC298:
;__Lib_System_4XX.c, 557 :: 		
L_end_InitialSetUpRCCRCC2:
0x1658	0xF8DDE000  LDR	LR, [SP, #0]
0x165C	0xB002    ADD	SP, SP, #8
0x165E	0x4770    BX	LR
0x1660	0x3C004002  	FLASH_ACR+0
0x1664	0x80204247  	FLASH_ACR+0
0x1668	0x80244247  	FLASH_ACR+0
0x166C	0x38044002  	RCC_PLLCFGR+0
0x1670	0x38084002  	RCC_CFGR+0
0x1674	0xFFFF000F  	#1048575
0x1678	0x38004002  	RCC_CR+0
; end of __Lib_System_4XX_InitialSetUpRCCRCC2
__Lib_System_4XX_SystemClockSetDefault:
;__Lib_System_4XX.c, 431 :: 		
0x0D70	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 434 :: 		
0x0D72	0x480D    LDR	R0, [PC, #52]
0x0D74	0x6800    LDR	R0, [R0, #0]
0x0D76	0xF0400101  ORR	R1, R0, #1
0x0D7A	0x480B    LDR	R0, [PC, #44]
0x0D7C	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 437 :: 		
0x0D7E	0x2100    MOVS	R1, #0
0x0D80	0x480A    LDR	R0, [PC, #40]
0x0D82	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 440 :: 		
0x0D84	0x4808    LDR	R0, [PC, #32]
0x0D86	0x6801    LDR	R1, [R0, #0]
0x0D88	0x4809    LDR	R0, [PC, #36]
0x0D8A	0x4001    ANDS	R1, R0
0x0D8C	0x4806    LDR	R0, [PC, #24]
0x0D8E	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 443 :: 		
0x0D90	0x4908    LDR	R1, [PC, #32]
0x0D92	0x4809    LDR	R0, [PC, #36]
0x0D94	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 446 :: 		
0x0D96	0x4804    LDR	R0, [PC, #16]
0x0D98	0x6801    LDR	R1, [R0, #0]
0x0D9A	0xF46F2080  MVN	R0, #262144
0x0D9E	0x4001    ANDS	R1, R0
0x0DA0	0x4801    LDR	R0, [PC, #4]
0x0DA2	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 450 :: 		
L_end_SystemClockSetDefault:
0x0DA4	0xB001    ADD	SP, SP, #4
0x0DA6	0x4770    BX	LR
0x0DA8	0x38004002  	RCC_CR+0
0x0DAC	0x38084002  	RCC_CFGR+0
0x0DB0	0xFFFFFEF6  	#-17367041
0x0DB4	0x30102400  	#603992080
0x0DB8	0x38044002  	RCC_PLLCFGR+0
; end of __Lib_System_4XX_SystemClockSetDefault
__Lib_System_4XX_InitialSetUpFosc:
;__Lib_System_4XX.c, 369 :: 		
0x167C	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 370 :: 		
0x167E	0x4904    LDR	R1, [PC, #16]
0x1680	0x4804    LDR	R0, [PC, #16]
0x1682	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 371 :: 		
0x1684	0x4904    LDR	R1, [PC, #16]
0x1686	0x4805    LDR	R0, [PC, #20]
0x1688	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 372 :: 		
L_end_InitialSetUpFosc:
0x168A	0xB001    ADD	SP, SP, #4
0x168C	0x4770    BX	LR
0x168E	0xBF00    NOP
0x1690	0x90400002  	#168000
0x1694	0x00802000  	___System_CLOCK_IN_KHZ+0
0x1698	0x00030000  	#3
0x169C	0x00842000  	__VOLTAGE_RANGE+0
; end of __Lib_System_4XX_InitialSetUpFosc
___GenExcept:
;__Lib_System_4XX.c, 314 :: 		
0x16CC	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 315 :: 		
L___GenExcept27:
0x16CE	0xE7FE    B	L___GenExcept27
;__Lib_System_4XX.c, 316 :: 		
L_end___GenExcept:
0x16D0	0xB001    ADD	SP, SP, #4
0x16D2	0x4770    BX	LR
; end of ___GenExcept
___EnableFPU:
;__Lib_System_4XX.c, 347 :: 		
0x16A0	0xB081    SUB	SP, SP, #4
;__Lib_System_4XX.c, 350 :: 		
0x16A2	0xF64E5088  MOVW	R0, #60808
;__Lib_System_4XX.c, 351 :: 		
0x16A6	0xF2CE0000  MOVT	R0, #57344
;__Lib_System_4XX.c, 353 :: 		
0x16AA	0x6801    LDR	R1, [R0, #0]
;__Lib_System_4XX.c, 355 :: 		
0x16AC	0xF4410170  ORR	R1, R1, #15728640
;__Lib_System_4XX.c, 357 :: 		
0x16B0	0x6001    STR	R1, [R0, #0]
;__Lib_System_4XX.c, 359 :: 		
0x16B2	0xBF00    NOP
;__Lib_System_4XX.c, 360 :: 		
0x16B4	0xBF00    NOP
;__Lib_System_4XX.c, 361 :: 		
0x16B6	0xBF00    NOP
;__Lib_System_4XX.c, 362 :: 		
0x16B8	0xBF00    NOP
;__Lib_System_4XX.c, 364 :: 		
0x16BA	0xEEF10A10  VMRS	R0, FPSCR
;__Lib_System_4XX.c, 365 :: 		
0x16BE	0xF4400040  ORR	R0, R0, #12582912
;__Lib_System_4XX.c, 366 :: 		
0x16C2	0xEEE10A10  VMSR	FPSCR, R0
;__Lib_System_4XX.c, 367 :: 		
L_end___EnableFPU:
0x16C6	0xB001    ADD	SP, SP, #4
0x16C8	0x4770    BX	LR
; end of ___EnableFPU
0x17DC	0xB500    PUSH	(R14)
0x17DE	0xF8DFB014  LDR	R11, [PC, #20]
0x17E2	0xF8DFA014  LDR	R10, [PC, #20]
0x17E6	0xF8DFC014  LDR	R12, [PC, #20]
0x17EA	0xF7FFFB1B  BL	3620
0x17EE	0xBD00    POP	(R15)
0x17F0	0x4770    BX	LR
0x17F2	0xBF00    NOP
0x17F4	0x00002000  	#536870912
0x17F8	0x002E2000  	#536870958
0x17FC	0x17AC0000  	#6060
0x185C	0xB500    PUSH	(R14)
0x185E	0xF8DFB010  LDR	R11, [PC, #16]
0x1862	0xF8DFA010  LDR	R10, [PC, #16]
0x1866	0xF7FFFABF  BL	3560
0x186A	0xBD00    POP	(R15)
0x186C	0x4770    BX	LR
0x186E	0xBF00    NOP
0x1870	0x00002000  	#536870912
0x1874	0x01E82000  	#536871400
_Timer10_interrupt:
;Input Capture Complete 5ch.c, 742 :: 		void Timer10_interrupt() iv IVT_INT_TIM1_UP_TIM10 { // Interrupt handler if 3 s have past
;Input Capture Complete 5ch.c, 743 :: 		EXTI_IMRbits.MR3 = 0;			    // mask bit 3 to disable external interrupt on line 3
0x1038	0x2300    MOVS	R3, #0
0x103A	0xB25B    SXTB	R3, R3
0x103C	0x4812    LDR	R0, [PC, #72]
0x103E	0x6003    STR	R3, [R0, #0]
;Input Capture Complete 5ch.c, 744 :: 		EXTI_PR.B3 = 1;                                // Clear Interrupt Flag
0x1040	0x2201    MOVS	R2, #1
0x1042	0xB252    SXTB	R2, R2
0x1044	0x4811    LDR	R0, [PC, #68]
0x1046	0x6002    STR	R2, [R0, #0]
;Input Capture Complete 5ch.c, 745 :: 		TIM10_DIER.UIE = 0;                   	    // Disable timer 10 interrupt
0x1048	0x4811    LDR	R0, [PC, #68]
0x104A	0x6003    STR	R3, [R0, #0]
;Input Capture Complete 5ch.c, 746 :: 		TIM10_SR.UIF = 0;                     	    // Clear timer 10 interrupt flag
0x104C	0x4811    LDR	R0, [PC, #68]
0x104E	0x6003    STR	R3, [R0, #0]
;Input Capture Complete 5ch.c, 747 :: 		emg_override_status = 0;                       // State flag used for the EMG Override EXTI button handler
0x1050	0x2100    MOVS	R1, #0
0x1052	0xB209    SXTH	R1, R1
0x1054	0x4810    LDR	R0, [PC, #64]
0x1056	0x8001    STRH	R1, [R0, #0]
;Input Capture Complete 5ch.c, 748 :: 		analogGo = 1;                  //********************************** CONTROL FLAGS GO HERE!!! *******************************
0x1058	0x2101    MOVS	R1, #1
0x105A	0xB209    SXTH	R1, R1
0x105C	0x480F    LDR	R0, [PC, #60]
0x105E	0x8001    STRH	R1, [R0, #0]
;Input Capture Complete 5ch.c, 749 :: 		goStatus = 1;                  //********************************** CONTROL FLAGS GO HERE!!! *******************************
0x1060	0x2101    MOVS	R1, #1
0x1062	0xB209    SXTH	R1, R1
0x1064	0x480E    LDR	R0, [PC, #56]
0x1066	0x8001    STRH	R1, [R0, #0]
;Input Capture Complete 5ch.c, 750 :: 		LOW_BATTERY_LED = ~LOW_BATTERY_LED;            // Toggle system state led (On = System is running, Off = System has been shut down via EMG Override)
0x1068	0x490E    LDR	R1, [PC, #56]
0x106A	0x6808    LDR	R0, [R1, #0]
0x106C	0xF0800101  EOR	R1, R0, #1
0x1070	0x480C    LDR	R0, [PC, #48]
0x1072	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 751 :: 		EMG_ACTIVE_LED = 0;                            // Clear EMG Override button indicator
0x1074	0x480C    LDR	R0, [PC, #48]
0x1076	0x6003    STR	R3, [R0, #0]
;Input Capture Complete 5ch.c, 752 :: 		EXTI_RTSRbits.TR3 = 1;                         // Enable rising edge trigger
0x1078	0x480C    LDR	R0, [PC, #48]
0x107A	0x6002    STR	R2, [R0, #0]
;Input Capture Complete 5ch.c, 753 :: 		EXTI_FTSRbits.TR3 = 0;                         // Disable falling edge trigger
0x107C	0x480C    LDR	R0, [PC, #48]
0x107E	0x6003    STR	R3, [R0, #0]
;Input Capture Complete 5ch.c, 754 :: 		EXTI_IMRbits.MR3 = 1;			    // Unmask bit 3 to enable external interrupt on line 3
0x1080	0x4801    LDR	R0, [PC, #4]
0x1082	0x6002    STR	R2, [R0, #0]
;Input Capture Complete 5ch.c, 755 :: 		}
L_end_Timer10_interrupt:
0x1084	0x4770    BX	LR
0x1086	0xBF00    NOP
0x1088	0x800C4227  	EXTI_IMRbits+0
0x108C	0x828C4227  	EXTI_PR+0
0x1090	0x81804228  	TIM10_DIER+0
0x1094	0x82004228  	TIM10_SR+0
0x1098	0x00982000  	_emg_override_status+0
0x109C	0x00162000  	_analogGo+0
0x10A0	0x002C2000  	_goStatus+0
0x10A4	0x829C4240  	GPIOB_ODR+0
0x10A8	0x82A44240  	GPIOB_ODR+0
0x10AC	0x810C4227  	EXTI_RTSRbits+0
0x10B0	0x818C4227  	EXTI_FTSRbits+0
; end of _Timer10_interrupt
_emg_override_ISR:
;Input Capture Complete 5ch.c, 761 :: 		void emg_override_ISR() iv IVT_INT_EXTI3 {
;Input Capture Complete 5ch.c, 763 :: 		EXTI_IMRbits.MR3 = 0;			    // mask bit 3 to Disable external interrupt on line 3
0x0FA4	0x2100    MOVS	R1, #0
0x0FA6	0xB249    SXTB	R1, R1
0x0FA8	0x481A    LDR	R0, [PC, #104]
0x0FAA	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 764 :: 		EXTI_PR.B3 = 1;                               // Clear Interrupt Flag
0x0FAC	0x2101    MOVS	R1, #1
0x0FAE	0xB249    SXTB	R1, R1
0x0FB0	0x4819    LDR	R0, [PC, #100]
0x0FB2	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 765 :: 		if(emg_override_status == 0) {                // Current system state is dormant
0x0FB4	0x4819    LDR	R0, [PC, #100]
0x0FB6	0xF9B00000  LDRSH	R0, [R0, #0]
0x0FBA	0xB9A8    CBNZ	R0, L_emg_override_ISR44
;Input Capture Complete 5ch.c, 766 :: 		TIM10_SR.UIF = 0;                       // Clear timer 5 interrupt bit
0x0FBC	0x2200    MOVS	R2, #0
0x0FBE	0xB252    SXTB	R2, R2
0x0FC0	0x4817    LDR	R0, [PC, #92]
0x0FC2	0x6002    STR	R2, [R0, #0]
;Input Capture Complete 5ch.c, 767 :: 		TIM10_CNT = 0x00;                       // Reset timer value to 0
0x0FC4	0x2100    MOVS	R1, #0
0x0FC6	0x4817    LDR	R0, [PC, #92]
0x0FC8	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 768 :: 		emg_override_status = 1;
0x0FCA	0x2101    MOVS	R1, #1
0x0FCC	0xB209    SXTH	R1, R1
0x0FCE	0x4813    LDR	R0, [PC, #76]
0x0FD0	0x8001    STRH	R1, [R0, #0]
;Input Capture Complete 5ch.c, 769 :: 		EXTI_RTSRbits.TR3 = 0;                  // Disable rising edge trigger
0x0FD2	0x4815    LDR	R0, [PC, #84]
0x0FD4	0x6002    STR	R2, [R0, #0]
;Input Capture Complete 5ch.c, 770 :: 		EXTI_FTSRbits.TR3 = 1;                  // Enable falling edge trigger
0x0FD6	0x2101    MOVS	R1, #1
0x0FD8	0xB249    SXTB	R1, R1
0x0FDA	0x4814    LDR	R0, [PC, #80]
0x0FDC	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 771 :: 		TIM10_DIER.UIE = 1;                     // CC1 Update Interrupt Enable
0x0FDE	0x4814    LDR	R0, [PC, #80]
0x0FE0	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 772 :: 		EMG_ACTIVE_LED = 1;                     // Notify button is held
0x0FE2	0x4814    LDR	R0, [PC, #80]
0x0FE4	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 773 :: 		}
0x0FE6	0xE00F    B	L_emg_override_ISR45
L_emg_override_ISR44:
;Input Capture Complete 5ch.c, 775 :: 		TIM10_DIER.UIE = 0;                     // Disable timer interrupt
0x0FE8	0x2200    MOVS	R2, #0
0x0FEA	0xB252    SXTB	R2, R2
0x0FEC	0x4810    LDR	R0, [PC, #64]
0x0FEE	0x6002    STR	R2, [R0, #0]
;Input Capture Complete 5ch.c, 776 :: 		emg_override_status = 0;
0x0FF0	0x2100    MOVS	R1, #0
0x0FF2	0xB209    SXTH	R1, R1
0x0FF4	0x4809    LDR	R0, [PC, #36]
0x0FF6	0x8001    STRH	R1, [R0, #0]
;Input Capture Complete 5ch.c, 777 :: 		EXTI_RTSRbits.TR3 = 1;                  // Enable rising edge trigger
0x0FF8	0x2101    MOVS	R1, #1
0x0FFA	0xB249    SXTB	R1, R1
0x0FFC	0x480A    LDR	R0, [PC, #40]
0x0FFE	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 778 :: 		EXTI_FTSRbits.TR3 = 0;                  // Disable falling edge trigger
0x1000	0x480A    LDR	R0, [PC, #40]
0x1002	0x6002    STR	R2, [R0, #0]
;Input Capture Complete 5ch.c, 779 :: 		EMG_ACTIVE_LED = 0;                     // Notify button released
0x1004	0x480B    LDR	R0, [PC, #44]
0x1006	0x6002    STR	R2, [R0, #0]
;Input Capture Complete 5ch.c, 780 :: 		}
L_emg_override_ISR45:
;Input Capture Complete 5ch.c, 781 :: 		EXTI_IMRbits.MR3 = 1;			    // Unmask bit 3 to enable external interrupt on line 3
0x1008	0x2101    MOVS	R1, #1
0x100A	0xB249    SXTB	R1, R1
0x100C	0x4801    LDR	R0, [PC, #4]
0x100E	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 782 :: 		}
L_end_emg_override_ISR:
0x1010	0x4770    BX	LR
0x1012	0xBF00    NOP
0x1014	0x800C4227  	EXTI_IMRbits+0
0x1018	0x828C4227  	EXTI_PR+0
0x101C	0x00982000  	_emg_override_status+0
0x1020	0x82004228  	TIM10_SR+0
0x1024	0x44244001  	TIM10_CNT+0
0x1028	0x810C4227  	EXTI_RTSRbits+0
0x102C	0x818C4227  	EXTI_FTSRbits+0
0x1030	0x81804228  	TIM10_DIER+0
0x1034	0x82A44240  	GPIOB_ODR+0
; end of _emg_override_ISR
_timer11_ISR:
;Input Capture Complete 5ch.c, 416 :: 		void timer11_ISR() iv IVT_INT_TIM1_TRG_COM_TIM11 {
;Input Capture Complete 5ch.c, 418 :: 		TIM11_SR.UIF = 0;                                                           // Clear timer 11 interrupt flag
0x10B4	0x2100    MOVS	R1, #0
0x10B6	0xB249    SXTB	R1, R1
0x10B8	0x4804    LDR	R0, [PC, #16]
0x10BA	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 419 :: 		poll_flag = 1;                                                              // Set poll flag for main loop
0x10BC	0x2101    MOVS	R1, #1
0x10BE	0x4804    LDR	R0, [PC, #16]
0x10C0	0x8001    STRH	R1, [R0, #0]
;Input Capture Complete 5ch.c, 420 :: 		terminal_print_count++;                                                     // Increment the debug print counter
0x10C2	0x4904    LDR	R1, [PC, #16]
0x10C4	0x8808    LDRH	R0, [R1, #0]
0x10C6	0x1C40    ADDS	R0, R0, #1
0x10C8	0x8008    STRH	R0, [R1, #0]
;Input Capture Complete 5ch.c, 421 :: 		}
L_end_timer11_ISR:
0x10CA	0x4770    BX	LR
0x10CC	0x02004229  	TIM11_SR+0
0x10D0	0x009A2000  	_poll_flag+0
0x10D4	0x009C2000  	_terminal_print_count+0
; end of _timer11_ISR
_timer2_ISR:
;Input Capture Complete 5ch.c, 342 :: 		void timer2_ISR() iv IVT_INT_TIM2 {
;Input Capture Complete 5ch.c, 345 :: 		if(TIM2_SR.UIF == 1) {
0x1250	0x4912    LDR	R1, [PC, #72]
0x1252	0x6808    LDR	R0, [R1, #0]
0x1254	0xB138    CBZ	R0, L_timer2_ISR10
;Input Capture Complete 5ch.c, 346 :: 		TIM2_SR.UIF = 0;                                                        // Clear timer 2 interrupt bit
0x1256	0x2100    MOVS	R1, #0
0x1258	0xB249    SXTB	R1, R1
0x125A	0x4810    LDR	R0, [PC, #64]
0x125C	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 347 :: 		tim2_overflow_count++;                                                  // Increment timer 2 overflow counter
0x125E	0x4910    LDR	R1, [PC, #64]
0x1260	0x6808    LDR	R0, [R1, #0]
0x1262	0x1C40    ADDS	R0, R0, #1
0x1264	0x6008    STR	R0, [R1, #0]
;Input Capture Complete 5ch.c, 348 :: 		}
L_timer2_ISR10:
;Input Capture Complete 5ch.c, 352 :: 		if (TIM2_SR.CC1IF == 1) {
0x1266	0x490F    LDR	R1, [PC, #60]
0x1268	0x6808    LDR	R0, [R1, #0]
0x126A	0xB1A8    CBZ	R0, L_timer2_ISR11
;Input Capture Complete 5ch.c, 353 :: 		fngr_thumb.enc_start_time = fngr_thumb.enc_end_time;                    // Store previous captured value for next calculation
0x126C	0x4A0E    LDR	R2, [PC, #56]
0x126E	0x6811    LDR	R1, [R2, #0]
0x1270	0x480E    LDR	R0, [PC, #56]
0x1272	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 354 :: 		fngr_thumb.enc_end_time = TIM2_CCR1;                                    // Read stored input capture time
0x1274	0x480E    LDR	R0, [PC, #56]
0x1276	0x6800    LDR	R0, [R0, #0]
0x1278	0x6010    STR	R0, [R2, #0]
;Input Capture Complete 5ch.c, 355 :: 		fngr_thumb.enc_overflow_start = fngr_thumb.enc_overflow_end;            // Store previous overflow value for next calculation
0x127A	0x4A0E    LDR	R2, [PC, #56]
0x127C	0x6811    LDR	R1, [R2, #0]
0x127E	0x480E    LDR	R0, [PC, #56]
0x1280	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 356 :: 		fngr_thumb.enc_overflow_end = tim2_overflow_count;                      // Store number of timer 2 overflows for thumb
0x1282	0x4807    LDR	R0, [PC, #28]
0x1284	0x6800    LDR	R0, [R0, #0]
0x1286	0x6010    STR	R0, [R2, #0]
;Input Capture Complete 5ch.c, 357 :: 		fngr_thumb.enc_chan_b = THUMB_ENCODER_B;                               // Sample the second encoder channel (For direction)
0x1288	0x480C    LDR	R0, [PC, #48]
0x128A	0x6801    LDR	R1, [R0, #0]
0x128C	0x480C    LDR	R0, [PC, #48]
0x128E	0x8001    STRH	R1, [R0, #0]
;Input Capture Complete 5ch.c, 358 :: 		fngr_thumb.position_temp++;                                             // Increment total input capture event counter
0x1290	0x490C    LDR	R1, [PC, #48]
0x1292	0x6808    LDR	R0, [R1, #0]
0x1294	0x1C40    ADDS	R0, R0, #1
0x1296	0x6008    STR	R0, [R1, #0]
;Input Capture Complete 5ch.c, 359 :: 		}
L_timer2_ISR11:
;Input Capture Complete 5ch.c, 360 :: 		}
L_end_timer2_ISR:
0x1298	0x4770    BX	LR
0x129A	0xBF00    NOP
0x129C	0x02004200  	TIM2_SR+0
0x12A0	0x00A02000  	_tim2_overflow_count+0
0x12A4	0x02044200  	TIM2_SR+0
0x12A8	0x00C82000  	_fngr_thumb+36
0x12AC	0x00C42000  	_fngr_thumb+32
0x12B0	0x00344000  	TIM2_CCR1+0
0x12B4	0x00D42000  	_fngr_thumb+48
0x12B8	0x00D02000  	_fngr_thumb+44
0x12BC	0x022C4241  	GPIOC_IDR+0
0x12C0	0x00C02000  	_fngr_thumb+28
0x12C4	0x00B42000  	_fngr_thumb+16
; end of _timer2_ISR
_timer3_ISR:
;Input Capture Complete 5ch.c, 364 :: 		void timer3_ISR() iv IVT_INT_TIM3 {
;Input Capture Complete 5ch.c, 367 :: 		if(TIM3_SR.UIF == 1) {
0x10D8	0x4937    LDR	R1, [PC, #220]
0x10DA	0x6808    LDR	R0, [R1, #0]
0x10DC	0xB138    CBZ	R0, L_timer3_ISR12
;Input Capture Complete 5ch.c, 368 :: 		TIM3_SR.UIF = 0;                                                        // Clear timer 3 interrupt bit
0x10DE	0x2100    MOVS	R1, #0
0x10E0	0xB249    SXTB	R1, R1
0x10E2	0x4835    LDR	R0, [PC, #212]
0x10E4	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 369 :: 		tim3_overflow_count++;                                                  // Increment timer 3 overflow counter
0x10E6	0x4935    LDR	R1, [PC, #212]
0x10E8	0x6808    LDR	R0, [R1, #0]
0x10EA	0x1C40    ADDS	R0, R0, #1
0x10EC	0x6008    STR	R0, [R1, #0]
;Input Capture Complete 5ch.c, 370 :: 		}
L_timer3_ISR12:
;Input Capture Complete 5ch.c, 373 :: 		if (TIM3_SR.CC1IF == 1) {
0x10EE	0x4934    LDR	R1, [PC, #208]
0x10F0	0x6808    LDR	R0, [R1, #0]
0x10F2	0xB1A8    CBZ	R0, L_timer3_ISR13
;Input Capture Complete 5ch.c, 374 :: 		fngr_pointer.enc_start_time = fngr_pointer.enc_end_time;                // Store previous captured value for next calculation
0x10F4	0x4A33    LDR	R2, [PC, #204]
0x10F6	0x6811    LDR	R1, [R2, #0]
0x10F8	0x4833    LDR	R0, [PC, #204]
0x10FA	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 375 :: 		fngr_pointer.enc_end_time = TIM3_CCR1;                                  // Read stored input capture time
0x10FC	0x4833    LDR	R0, [PC, #204]
0x10FE	0x6800    LDR	R0, [R0, #0]
0x1100	0x6010    STR	R0, [R2, #0]
;Input Capture Complete 5ch.c, 376 :: 		fngr_pointer.enc_overflow_start = fngr_pointer.enc_overflow_end;        // Store previous overflow value for next calculation
0x1102	0x4A33    LDR	R2, [PC, #204]
0x1104	0x6811    LDR	R1, [R2, #0]
0x1106	0x4833    LDR	R0, [PC, #204]
0x1108	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 377 :: 		fngr_pointer.enc_overflow_end = tim3_overflow_count;                    // Store number of timer 3 overflows for Pointer finger
0x110A	0x482C    LDR	R0, [PC, #176]
0x110C	0x6800    LDR	R0, [R0, #0]
0x110E	0x6010    STR	R0, [R2, #0]
;Input Capture Complete 5ch.c, 378 :: 		fngr_pointer.enc_chan_b = POINTER_ENCODER_B;                           // Sample the second encoder channel state (For direction)
0x1110	0x4831    LDR	R0, [PC, #196]
0x1112	0x6801    LDR	R1, [R0, #0]
0x1114	0x4831    LDR	R0, [PC, #196]
0x1116	0x8001    STRH	R1, [R0, #0]
;Input Capture Complete 5ch.c, 379 :: 		fngr_pointer.position_temp++;                                           // Increment total input capture event counter
0x1118	0x4931    LDR	R1, [PC, #196]
0x111A	0x6808    LDR	R0, [R1, #0]
0x111C	0x1C40    ADDS	R0, R0, #1
0x111E	0x6008    STR	R0, [R1, #0]
;Input Capture Complete 5ch.c, 380 :: 		}
L_timer3_ISR13:
;Input Capture Complete 5ch.c, 384 :: 		if (TIM3_SR.CC2IF == 1) {
0x1120	0x4930    LDR	R1, [PC, #192]
0x1122	0x6808    LDR	R0, [R1, #0]
0x1124	0xB1A8    CBZ	R0, L_timer3_ISR14
;Input Capture Complete 5ch.c, 385 :: 		fngr_middle.enc_start_time = fngr_middle.enc_end_time;                  // Store previous captured value for next calculation
0x1126	0x4A30    LDR	R2, [PC, #192]
0x1128	0x6811    LDR	R1, [R2, #0]
0x112A	0x4830    LDR	R0, [PC, #192]
0x112C	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 386 :: 		fngr_middle.enc_end_time = TIM3_CCR2;                                   // Read stored input capture time
0x112E	0x4830    LDR	R0, [PC, #192]
0x1130	0x6800    LDR	R0, [R0, #0]
0x1132	0x6010    STR	R0, [R2, #0]
;Input Capture Complete 5ch.c, 387 :: 		fngr_middle.enc_overflow_start = fngr_middle.enc_overflow_end;          // Store previous overflow value for next calculation
0x1134	0x4A2F    LDR	R2, [PC, #188]
0x1136	0x6811    LDR	R1, [R2, #0]
0x1138	0x482F    LDR	R0, [PC, #188]
0x113A	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 388 :: 		fngr_middle.enc_overflow_end = tim3_overflow_count;                     // Store number of timer 3 overflows for Middle finger
0x113C	0x481F    LDR	R0, [PC, #124]
0x113E	0x6800    LDR	R0, [R0, #0]
0x1140	0x6010    STR	R0, [R2, #0]
;Input Capture Complete 5ch.c, 389 :: 		fngr_middle.enc_chan_b = MIDDLE_ENCODER_B;                             // Sample the second encoder channel state (For direction)
0x1142	0x482E    LDR	R0, [PC, #184]
0x1144	0x6801    LDR	R1, [R0, #0]
0x1146	0x482E    LDR	R0, [PC, #184]
0x1148	0x8001    STRH	R1, [R0, #0]
;Input Capture Complete 5ch.c, 390 :: 		fngr_middle.position_temp++;                                            // Increment total input capture event counter
0x114A	0x492E    LDR	R1, [PC, #184]
0x114C	0x6808    LDR	R0, [R1, #0]
0x114E	0x1C40    ADDS	R0, R0, #1
0x1150	0x6008    STR	R0, [R1, #0]
;Input Capture Complete 5ch.c, 391 :: 		}
L_timer3_ISR14:
;Input Capture Complete 5ch.c, 394 :: 		if (TIM3_SR.CC3IF == 1) {
0x1152	0x492D    LDR	R1, [PC, #180]
0x1154	0x6808    LDR	R0, [R1, #0]
0x1156	0xB1A8    CBZ	R0, L_timer3_ISR15
;Input Capture Complete 5ch.c, 395 :: 		fngr_ring.enc_start_time = fngr_ring.enc_end_time;                      // Store previous captured value for next calculation
0x1158	0x4A2C    LDR	R2, [PC, #176]
0x115A	0x6811    LDR	R1, [R2, #0]
0x115C	0x482C    LDR	R0, [PC, #176]
0x115E	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 396 :: 		fngr_ring.enc_end_time = TIM3_CCR3;                                     // Read stored input capture time
0x1160	0x482C    LDR	R0, [PC, #176]
0x1162	0x6800    LDR	R0, [R0, #0]
0x1164	0x6010    STR	R0, [R2, #0]
;Input Capture Complete 5ch.c, 397 :: 		fngr_ring.enc_overflow_start = fngr_ring.enc_overflow_end;              // Store previous overflow value for next calculation
0x1166	0x4A2C    LDR	R2, [PC, #176]
0x1168	0x6811    LDR	R1, [R2, #0]
0x116A	0x482C    LDR	R0, [PC, #176]
0x116C	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 398 :: 		fngr_ring.enc_overflow_end = tim3_overflow_count;                       // Store number of timer 3 overflows for Ring finger
0x116E	0x4813    LDR	R0, [PC, #76]
0x1170	0x6800    LDR	R0, [R0, #0]
0x1172	0x6010    STR	R0, [R2, #0]
;Input Capture Complete 5ch.c, 399 :: 		fngr_ring.enc_chan_b = RING_ENCODER_B;                                 // Sample the second encoder channel state (For direction)
0x1174	0x482A    LDR	R0, [PC, #168]
0x1176	0x6801    LDR	R1, [R0, #0]
0x1178	0x482A    LDR	R0, [PC, #168]
0x117A	0x8001    STRH	R1, [R0, #0]
;Input Capture Complete 5ch.c, 400 :: 		fngr_ring.position_temp++;                                              // Increment total input capture event counter
0x117C	0x492A    LDR	R1, [PC, #168]
0x117E	0x6808    LDR	R0, [R1, #0]
0x1180	0x1C40    ADDS	R0, R0, #1
0x1182	0x6008    STR	R0, [R1, #0]
;Input Capture Complete 5ch.c, 401 :: 		}
L_timer3_ISR15:
;Input Capture Complete 5ch.c, 404 :: 		if (TIM3_SR.CC4IF == 1) {
0x1184	0x4929    LDR	R1, [PC, #164]
0x1186	0x6808    LDR	R0, [R1, #0]
0x1188	0xB1A8    CBZ	R0, L_timer3_ISR16
;Input Capture Complete 5ch.c, 405 :: 		fngr_pinky.enc_start_time = fngr_pinky.enc_end_time;                    // Store previous captured value for next calculation
0x118A	0x4A29    LDR	R2, [PC, #164]
0x118C	0x6811    LDR	R1, [R2, #0]
0x118E	0x4829    LDR	R0, [PC, #164]
0x1190	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 406 :: 		fngr_pinky.enc_end_time = TIM3_CCR4;                                    // Read stored input capture time
0x1192	0x4829    LDR	R0, [PC, #164]
0x1194	0x6800    LDR	R0, [R0, #0]
0x1196	0x6010    STR	R0, [R2, #0]
;Input Capture Complete 5ch.c, 407 :: 		fngr_pinky.enc_overflow_start = fngr_pinky.enc_overflow_end;            // Store previous overflow value for next calculation
0x1198	0x4A28    LDR	R2, [PC, #160]
0x119A	0x6811    LDR	R1, [R2, #0]
0x119C	0x4828    LDR	R0, [PC, #160]
0x119E	0x6001    STR	R1, [R0, #0]
;Input Capture Complete 5ch.c, 408 :: 		fngr_pinky.enc_overflow_end = tim3_overflow_count;                      // Store number of timer 3 overflows for Pinky
0x11A0	0x4806    LDR	R0, [PC, #24]
0x11A2	0x6800    LDR	R0, [R0, #0]
0x11A4	0x6010    STR	R0, [R2, #0]
;Input Capture Complete 5ch.c, 409 :: 		fngr_pinky.enc_chan_b = PINKY_ENCODER_B;                               // Sample the second encoder channel state (For direction)
0x11A6	0x4827    LDR	R0, [PC, #156]
0x11A8	0x6801    LDR	R1, [R0, #0]
0x11AA	0x4827    LDR	R0, [PC, #156]
0x11AC	0x8001    STRH	R1, [R0, #0]
;Input Capture Complete 5ch.c, 410 :: 		fngr_pinky.position_temp++;                                             // Increment total input capture event counter
0x11AE	0x4927    LDR	R1, [PC, #156]
0x11B0	0x6808    LDR	R0, [R1, #0]
0x11B2	0x1C40    ADDS	R0, R0, #1
0x11B4	0x6008    STR	R0, [R1, #0]
;Input Capture Complete 5ch.c, 411 :: 		}
L_timer3_ISR16:
;Input Capture Complete 5ch.c, 412 :: 		}
L_end_timer3_ISR:
0x11B6	0x4770    BX	LR
0x11B8	0x82004200  	TIM3_SR+0
0x11BC	0x00F42000  	_tim3_overflow_count+0
0x11C0	0x82044200  	TIM3_SR+0
0x11C4	0x00542000  	_fngr_pointer+36
0x11C8	0x00502000  	_fngr_pointer+32
0x11CC	0x04344000  	TIM3_CCR1+0
0x11D0	0x00602000  	_fngr_pointer+48
0x11D4	0x005C2000  	_fngr_pointer+44
0x11D8	0x02304242  	GPIOE_IDR+0
0x11DC	0x004C2000  	_fngr_pointer+28
0x11E0	0x00402000  	_fngr_pointer+16
0x11E4	0x82084200  	TIM3_SR+0
0x11E8	0x011C2000  	_fngr_middle+36
0x11EC	0x01182000  	_fngr_middle+32
0x11F0	0x04384000  	TIM3_CCR2+0
0x11F4	0x01282000  	_fngr_middle+48
0x11F8	0x01242000  	_fngr_middle+44
0x11FC	0x022C4240  	GPIOA_IDR+0
0x1200	0x01142000  	_fngr_middle+28
0x1204	0x01082000  	_fngr_middle+16
0x1208	0x820C4200  	TIM3_SR+0
0x120C	0x016C2000  	_fngr_ring+36
0x1210	0x01682000  	_fngr_ring+32
0x1214	0x043C4000  	TIM3_CCR3+0
0x1218	0x01782000  	_fngr_ring+48
0x121C	0x01742000  	_fngr_ring+44
0x1220	0x823C4240  	GPIOB_IDR+0
0x1224	0x01642000  	_fngr_ring+28
0x1228	0x01582000  	_fngr_ring+16
0x122C	0x82104200  	TIM3_SR+0
0x1230	0x01BC2000  	_fngr_pinky+36
0x1234	0x01B82000  	_fngr_pinky+32
0x1238	0x04404000  	TIM3_CCR4+0
0x123C	0x01C82000  	_fngr_pinky+48
0x1240	0x01C42000  	_fngr_pinky+44
0x1244	0x82244241  	GPIOD_IDR+0
0x1248	0x01B42000  	_fngr_pinky+28
0x124C	0x01A82000  	_fngr_pinky+16
; end of _timer3_ISR
;__Lib_GPIO_32F4xx_Defs.c,789 :: __GPIO_MODULE_USART1_PA9_10 [108]
0x16D4	0x00000709 ;__GPIO_MODULE_USART1_PA9_10+0
0x16D8	0x0000070A ;__GPIO_MODULE_USART1_PA9_10+4
0x16DC	0xFFFFFFFF ;__GPIO_MODULE_USART1_PA9_10+8
0x16E0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+12
0x16E4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+16
0x16E8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+20
0x16EC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+24
0x16F0	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+28
0x16F4	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+32
0x16F8	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+36
0x16FC	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+40
0x1700	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+44
0x1704	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+48
0x1708	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+52
0x170C	0x00001018 ;__GPIO_MODULE_USART1_PA9_10+56
0x1710	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+60
0x1714	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+64
0x1718	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+68
0x171C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+72
0x1720	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+76
0x1724	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+80
0x1728	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+84
0x172C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+88
0x1730	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+92
0x1734	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+96
0x1738	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+100
0x173C	0x00000000 ;__GPIO_MODULE_USART1_PA9_10+104
; end of __GPIO_MODULE_USART1_PA9_10
;__Lib_GPIO_32F4xx_Defs.c,448 :: __GPIO_MODULE_TIM1_CH1_PE9 [108]
0x1740	0x00000149 ;__GPIO_MODULE_TIM1_CH1_PE9+0
0x1744	0xFFFFFFFF ;__GPIO_MODULE_TIM1_CH1_PE9+4
0x1748	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+8
0x174C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+12
0x1750	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+16
0x1754	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+20
0x1758	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+24
0x175C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+28
0x1760	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+32
0x1764	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+36
0x1768	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+40
0x176C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+44
0x1770	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+48
0x1774	0x00001018 ;__GPIO_MODULE_TIM1_CH1_PE9+52
0x1778	0xFFFFFFFF ;__GPIO_MODULE_TIM1_CH1_PE9+56
0x177C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+60
0x1780	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+64
0x1784	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+68
0x1788	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+72
0x178C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+76
0x1790	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+80
0x1794	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+84
0x1798	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+88
0x179C	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+92
0x17A0	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+96
0x17A4	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+100
0x17A8	0x00000000 ;__GPIO_MODULE_TIM1_CH1_PE9+104
; end of __GPIO_MODULE_TIM1_CH1_PE9
;Input Capture Complete 5ch.c,0 :: ?ICS?lstr7_Input_32Capture_32Complete_325ch [22]
0x17AC	0x5241550D ;?ICS?lstr7_Input_32Capture_32Complete_325ch+0
0x17B0	0x6E492054 ;?ICS?lstr7_Input_32Capture_32Complete_325ch+4
0x17B4	0x43207469 ;?ICS?lstr7_Input_32Capture_32Complete_325ch+8
0x17B8	0x6C706D6F ;?ICS?lstr7_Input_32Capture_32Complete_325ch+12
0x17BC	0x0D657465 ;?ICS?lstr7_Input_32Capture_32Complete_325ch+16
0x17C0	0x000A ;?ICS?lstr7_Input_32Capture_32Complete_325ch+20
; end of ?ICS?lstr7_Input_32Capture_32Complete_325ch
;Input Capture Complete 5ch.c,0 :: ?ICS_analogGo [2]
0x17C2	0x0000 ;?ICS_analogGo+0
; end of ?ICS_analogGo
;Input Capture Complete 5ch.c,0 :: ?ICS_PWM_FREQ_HZ [4]
0x17C4	0x00002710 ;?ICS_PWM_FREQ_HZ+0
; end of ?ICS_PWM_FREQ_HZ
;__Lib_System_4XX.c,0 :: ?ICS__Lib_System_4XX_APBAHBPrescTable [16]
0x17C8	0x00000000 ;?ICS__Lib_System_4XX_APBAHBPrescTable+0
0x17CC	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+4
0x17D0	0x04030201 ;?ICS__Lib_System_4XX_APBAHBPrescTable+8
0x17D4	0x09080706 ;?ICS__Lib_System_4XX_APBAHBPrescTable+12
; end of ?ICS__Lib_System_4XX_APBAHBPrescTable
;Input Capture Complete 5ch.c,0 :: ?ICS_goStatus [2]
0x17D8	0x0000 ;?ICS_goStatus+0
; end of ?ICS_goStatus
Symbol List:
//** Routines locations **
//ADDRESS    SIZE    PROCEDURE
//----------------------------------------------
0x0188     [168]    _GPIO_Clk_Enable
0x0230     [560]    _GPIO_Config
0x0460      [16]    _Get_Fosc_kHz
0x0470     [252]    __Lib_GPIO_32F4xx_GPIO_Config_Pin_Alternate_Function
0x056C      [30]    __Lib_UART_123_45_6_UARTx_Write
0x058C      [28]    _UART6_Write
0x05A8      [28]    _UART5_Write
0x05C4      [28]    _UART1_Write
0x05E0      [28]    _UART2_Write
0x05FC      [28]    _UART3_Write
0x0618     [132]    _RCC_GetClocksFrequency
0x069C      [70]    _GPIO_Alternate_Function_Enable
0x06E4      [28]    _UART4_Write
0x0700     [380]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Init
0x087C      [70]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Set_Duty
0x08C4     [660]    __Lib_UART_123_45_6_UARTx_Init_Advanced
0x0B58     [142]    __Lib_PWM_1234589_12_10_11_13_14_PWM_TIMx_Start
0x0BE8      [24]    _UART_Write
0x0C00     [120]    _NVIC_IntEnable
0x0C78      [28]    _GPIO_Digital_Output
0x0C94      [32]    _PWM_TIM1_Set_Duty
0x0CB4      [24]    _GPIO_Digital_Input
0x0CCC      [52]    _UART1_Init
0x0D00      [54]    _UART_Write_Text
0x0D38      [28]    _PWM_TIM1_Init
0x0D54      [28]    _PWM_TIM1_Start
0x0D70      [76]    __Lib_System_4XX_SystemClockSetDefault
0x0DBC      [44]    _move_pointer_finger
0x0DE8      [58]    ___FillZeros
0x0E24      [20]    ___CC2DW
0x0E38      [56]    _init_UART
0x0E70      [72]    _init_pointer_PWM
0x0EB8     [236]    _init_GPIO
0x0FA4     [148]    _emg_override_ISR
0x1038     [124]    _Timer10_interrupt
0x10B4      [36]    _timer11_ISR
0x10D8     [376]    _timer3_ISR
0x1250     [120]    _timer2_ISR
0x12C8      [84]    _main
0x131C     [864]    __Lib_System_4XX_InitialSetUpRCCRCC2
0x167C      [36]    __Lib_System_4XX_InitialSetUpFosc
0x16A0      [42]    ___EnableFPU
0x16CC       [8]    ___GenExcept
//** Variables locations ** 
//ADDRESS    SIZE    VARIABLE
//----------------------------------------------
0x0000       [8]    FARG_LongDoubleToStr_dnum
0x0000       [4]    FARG_FloatToStr_fnum
0x20000000      [22]    ?lstr7_Input_32Capture_32Complete_325ch
0x20000016       [2]    _analogGo
0x20000018       [4]    _PWM_FREQ_HZ
0x2000001C      [16]    __Lib_System_4XX_APBAHBPrescTable
0x2000002C       [2]    _goStatus
0x2000002E       [2]    _PWM_PERIOD_TIM1
0x20000030      [80]    _fngr_pointer
0x20000080       [4]    ___System_CLOCK_IN_KHZ
0x20000084       [4]    __VOLTAGE_RANGE
0x20000088       [4]    _UART_Wr_Ptr
0x2000008C       [4]    _UART_Rd_Ptr
0x20000090       [4]    _UART_Rdy_Ptr
0x20000094       [4]    _UART_Tx_Idle_Ptr
0x20000098       [2]    _emg_override_status
0x2000009A       [2]    _poll_flag
0x2000009C       [2]    _terminal_print_count
0x200000A0       [4]    _tim2_overflow_count
0x200000A4      [80]    _fngr_thumb
0x200000F4       [4]    _tim3_overflow_count
0x200000F8      [80]    _fngr_middle
0x20000148      [80]    _fngr_ring
0x20000198      [80]    _fngr_pinky
//** Constants locations ** 
//ADDRESS    SIZE    CONSTANT
//----------------------------------------------
0x16D4     [108]    __GPIO_MODULE_USART1_PA9_10
0x1740     [108]    __GPIO_MODULE_TIM1_CH1_PE9
0x17AC      [22]    ?ICS?lstr7_Input_32Capture_32Complete_325ch
0x17C2       [2]    ?ICS_analogGo
0x17C4       [4]    ?ICS_PWM_FREQ_HZ
0x17C8      [16]    ?ICS__Lib_System_4XX_APBAHBPrescTable
0x17D8       [2]    ?ICS_goStatus
