INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/cjhma/Documents/VHDLDESING/ADDER32/ADDER32.srcs/sim_1/new/big_adder_ tb.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'big_adder_tb'
