# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1160 6.4e-05 512 60 400 300032 10.5249 6.72973 73.0499 209.821 300.26 300.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1220 0.000256 1024 50 340 75776 3.41888 23.221 105.003 131.686 131.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1450 6.4e-05 1024 50 1050 305920 11.5876 13.4988 334.292 419.376 778.831 778.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 770 6.4e-05 2048 120 4880 258560 45.6049 28.3784 2973.47 838.623 3886.21 3886.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1300 0.000128 512 110 940 146944 5.32006 3.41158 80.9711 187.637 277.469 277.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 590 0.000512 4096 140 6750 25152 6.61504 614.58 209.602 830.843 830.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1400 0.000256 512 240 370 68608 2.75187 1.70237 14.9667 52.4357 71.9828 72.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1470 0.000256 512 320 430 67072 2.79146 1.70368 17.2308 52.427 74.2827 74.4018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 1050 6.4e-05 512 170 340 266240 13.8905 6.7113 57.2543 209.12 287.162 287.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 10 520 3.2e-05 512 160 1510 278528 61.4752 13.3245 264.318 418.045 757.432 757.631
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1160 6.4e-05 512 60 400 300096 10.5552 7.56736 83.4025 209.575 311.235 311.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1220 0.000256 1024 50 340 75744 3.42224 26.6259 104.919 135.01 135.071
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1450 6.4e-05 1024 50 1050 306000 11.6079 13.6257 383.555 419.078 827.94 828.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 770 6.4e-05 2048 120 4880 258624 45.8211 28.3548 3556.6 837.66 4468.58 4468.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1300 0.000128 512 110 940 146880 5.32822 3.41827 95.4075 186.92 291.208 291.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 590 0.000512 4096 140 6750 25128 6.61482 720.679 209.359 936.698 936.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1400 0.000256 512 240 370 68544 2.75878 1.70198 17.1427 52.3634 74.0929 74.2084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1470 0.000256 512 320 430 66816 2.7993 1.70573 19.7548 52.3491 76.7357 76.8532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 1050 6.4e-05 512 170 340 264960 13.9598 6.71744 64.9551 208.794 294.612 294.767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 10 520 3.2e-05 512 160 1510 258048 61.8767 13.0601 296.4 408.116 779.724 779.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1160 6.4e-05 512 60 400 300160 10.5237 6.73587 87.5564 209.795 314.748 314.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1220 0.000256 1024 50 340 75760 3.41606 27.9219 105.002 136.382 136.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1450 6.4e-05 1024 50 1050 305920 11.5796 13.513 399.456 419.318 843.941 844.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 770 6.4e-05 2048 120 4880 258560 45.6188 28.3341 3699.11 838.522 4611.72 4611.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1300 0.000128 512 110 940 146560 5.32464 3.41517 99.8222 187.113 295.807 295.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 590 0.000512 4096 140 6750 25120 6.61709 751.337 209.482 967.48 967.537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1400 0.000256 512 240 370 68480 2.74032 1.69651 18.013 52.1708 74.7508 74.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1470 0.000256 512 320 430 66560 2.78813 1.69523 20.6645 52.1668 77.4422 77.5568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 1050 6.4e-05 512 170 340 266240 13.9694 6.72317 68.6353 209.777 299.288 299.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 10 520 3.2e-05 512 160 1510 266240 61.6363 13.1458 319.501 412.484 807.039 807.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1160 6.4e-05 512 60 400 299520 10.4997 6.73226 81.2179 209.473 308.062 308.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1220 0.000256 1024 50 340 75744 3.41853 25.8441 104.995 134.302 134.363
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1450 6.4e-05 1024 50 1050 306048 11.5618 13.6922 372.929 419.459 817.717 817.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 770 6.4e-05 2048 120 4880 258048 45.6392 28.3148 3433.07 837.272 4344.44 4344.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1300 0.000128 512 110 940 146688 5.30454 3.4112 92.4034 187.931 289.184 289.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 590 0.000512 4096 140 6750 25152 6.62931 698.919 209.761 915.356 915.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1400 0.000256 512 240 370 68352 2.74461 1.69779 16.7069 52.2732 73.5496 73.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1470 0.000256 512 320 430 66816 2.7825 1.69594 19.276 52.2746 76.1545 76.2747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 1050 6.4e-05 512 170 340 264192 13.8664 6.68179 63.0042 209.502 293.24 293.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 10 520 3.2e-05 512 160 1510 270336 61.0289 13.1283 301.104 412.533 788.073 788.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1160 6.4e-05 512 60 400 299200 10.5792 6.74493 81.8869 209.429 308.778 308.888
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1220 0.000256 1024 50 340 75700 3.41888 26.1448 104.886 134.493 134.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1450 6.4e-05 1024 50 1050 306000 11.6329 13.5352 377.239 419.133 821.611 821.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 770 6.4e-05 2048 120 4880 258400 45.8713 28.4692 3494.77 837.089 4406.33 4406.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1300 0.000128 512 110 940 146400 5.34781 3.41734 93.2628 187.383 289.544 289.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 590 0.000512 4096 140 6750 25100 6.61651 703.683 209.322 919.666 919.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1400 0.000256 512 240 370 68000 2.77238 1.70179 16.8317 52.2497 73.6818 73.7934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1470 0.000256 512 320 430 66400 2.80749 1.70598 19.422 52.2614 76.327 76.4471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 1050 6.4e-05 512 170 340 265600 13.8966 6.7072 64.1769 208.35 293.314 293.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 10 520 3.2e-05 512 160 1510 256000 62.8958 13.1687 288.697 412.185 777.218 777.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1160 6.4e-05 512 60 400 299264 10.5207 6.73792 85 209.302 311.697 311.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1220 0.000256 1024 50 340 75712 3.42349 27.2641 104.933 135.662 135.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1450 6.4e-05 1024 50 1050 305760 11.5732 13.5105 387.97 418.947 832.072 832.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 770 6.4e-05 2048 120 4880 258048 45.6722 28.3519 3572.07 836.584 4482.81 4482.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1300 0.000128 512 110 940 146048 5.32662 3.41565 96.1668 187.83 292.866 292.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 590 0.000512 4096 140 6750 25088 6.61914 721.579 209.316 937.555 937.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1400 0.000256 512 240 370 68992 2.75677 1.70598 17.6697 52.5045 74.7637 74.8728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1470 0.000256 512 320 430 67200 2.79549 1.70598 20.3588 52.4974 77.4833 77.6008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 1050 6.4e-05 512 170 340 265216 13.988 6.72413 66.2792 209.293 296.47 296.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 10 520 3.2e-05 512 160 1510 258048 60.7313 13.0449 299.963 403.948 777.954 778.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1160 6.4e-05 512 60 400 299520 10.5501 6.74202 85.1045 209.427 311.959 312.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1220 0.000256 1024 50 340 75720 3.42221 27.2604 104.94 135.663 135.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1450 6.4e-05 1024 50 1050 305760 11.6081 13.5291 389.374 418.918 833.502 833.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 770 6.4e-05 2048 120 4880 258240 45.7876 28.4553 3598.46 837.086 4509.94 4510.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1300 0.000128 512 110 940 145920 5.32573 3.41818 96.472 186.185 291.529 291.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 590 0.000512 4096 140 6750 25080 6.61238 727.616 209.309 943.584 943.641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1400 0.000256 512 240 370 68160 2.77184 1.70608 17.565 52.3693 74.5396 74.6485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1470 0.000256 512 320 430 67200 2.79667 1.70394 20.392 52.3712 77.3908 77.5107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 1050 6.4e-05 512 170 340 264960 13.9547 6.71334 66.3846 208.771 296.01 296.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 10 520 3.2e-05 512 160 1510 276480 60.645 13.1552 323.715 412.17 809.959 810.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1160 6.4e-05 512 60 400 300032 10.535 6.73242 82.6377 209.621 309.667 309.779
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1220 0.000256 1024 50 340 75648 3.42166 26.183 104.834 134.483 134.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1450 6.4e-05 1024 50 1050 305920 11.5833 14.2552 376.773 418.969 821.653 821.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 770 6.4e-05 2048 120 4880 258048 45.6351 28.3403 3481.2 837.814 4393.13 4393.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1300 0.000128 512 110 940 146432 5.30429 3.40797 93.7685 187.08 289.692 289.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 590 0.000512 4096 140 6750 25088 6.6129 703.903 209.359 919.92 919.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1400 0.000256 512 240 370 68608 2.75482 1.70765 17.069 52.4143 74.0737 74.1862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1470 0.000256 512 320 430 66560 2.80256 1.7065 19.5912 52.4163 76.6463 76.7672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 1050 6.4e-05 512 170 340 266240 13.8762 6.7072 64.702 208.92 294.393 294.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 10 520 3.2e-05 512 160 1510 262144 63.3861 13.3214 296.252 417.601 790.838 791.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1160 6.4e-05 512 60 400 299520 10.5362 6.7313 82.9478 209.31 309.666 309.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1220 0.000256 1024 50 340 75648 3.42198 26.5055 104.918 134.886 134.949
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1450 6.4e-05 1024 50 1050 305664 11.5671 13.497 378.462 418.878 822.476 822.555
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 770 6.4e-05 2048 120 4880 258048 45.666 28.3045 3507.29 836.615 4418.02 4418.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1300 0.000128 512 110 940 145920 5.29238 3.40592 93.6218 185.824 288.282 288.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 590 0.000512 4096 140 6750 24960 6.60592 707.726 209.011 923.386 923.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1400 0.000256 512 240 370 67584 2.73805 1.68499 16.9595 51.7676 73.2827 73.3962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1470 0.000256 512 320 430 66048 2.77187 1.68736 19.6317 51.767 75.9865 76.1039
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 1050 6.4e-05 512 170 340 258048 13.9399 6.61366 62.9389 206.208 289.887 290.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 10 520 3.2e-05 512 160 1510 245760 60.1389 12.8088 280.35 395.671 749.245 749.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1160 6.4e-05 512 60 400 299200 10.5623 6.73888 88.6481 209.524 315.606 315.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1220 0.000256 1024 50 340 75600 3.7992 28.5559 104.906 137.306 137.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1450 6.4e-05 1024 50 1050 305600 11.5956 13.5263 405.57 418.795 849.562 849.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 770 6.4e-05 2048 120 4880 257600 45.7982 28.3791 3747.63 837.474 4659.42 4659.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1300 0.000128 512 110 940 145600 5.3152 3.41574 100.934 185.823 295.616 295.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 590 0.000512 4096 140 6750 25000 6.61341 759.227 209.351 975.237 975.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1400 0.000256 512 240 370 67200 2.74963 1.68768 18.0749 51.7916 74.4313 74.5421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1470 0.000256 512 320 430 65600 2.79037 1.68755 20.9308 51.7941 77.3292 77.4513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 1050 6.4e-05 512 170 340 262400 13.7521 6.62816 68.4395 206.306 295.305 295.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 10 520 3.2e-05 512 160 1510 256000 62.8828 13.1566 314.25 412.315 802.881 803.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1160 6.4e-05 512 60 400 299008 10.4892 6.72893 104.661 209.268 331.285 331.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1220 0.000256 1024 50 340 75520 3.42221 33.5278 104.941 141.934 141.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1450 6.4e-05 1024 50 1050 305152 11.5495 13.5088 475.56 418.944 919.642 919.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 770 6.4e-05 2048 120 4880 256000 45.6049 28.2764 4357.17 836.423 5267.61 5267.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1300 0.000128 512 110 940 145408 5.32992 3.41638 117.928 186.77 313.575 313.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 590 0.000512 4096 140 6750 24832 6.59619 878.989 208.927 1094.56 1094.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1400 0.000256 512 240 370 67584 2.78941 1.70576 21.4371 52.5556 78.6158 78.7275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1470 0.000256 512 320 430 65536 2.83418 1.7055 24.5294 52.557 81.7588 81.8793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 1050 6.4e-05 512 170 340 262144 14.1012 6.70925 80.8914 209.251 311.134 311.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 10 520 3.2e-05 512 160 1510 196608 65.9604 12.8088 280.972 396.205 756.222 756.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1160 6.4e-05 512 60 405 300032 10.5289 6.73171 71.6825 209.635 298.719 298.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 8 15 1220 0.000256 1024 50 345 75808 3.42886 43.5139 104.967 151.957 152.023
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1450 6.4e-05 1024 50 1050 306112 11.5755 13.5968 328.664 419.177 773.092 773.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 770 6.4e-05 2048 120 4875 258816 45.546 28.3052 3037.28 837.877 3949.16 3949.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1300 0.000128 512 110 945 146944 5.31648 3.41059 82.058 187.347 278.267 278.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 590 0.000512 4096 140 6750 25216 6.62323 616.227 209.608 832.504 832.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1400 0.000256 512 240 375 69120 2.75379 1.70845 15.774 52.5417 72.9097 73.0255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1470 0.000256 512 320 435 67072 2.80058 1.70944 16.9828 52.5382 74.1619 74.2639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 1050 6.4e-05 512 170 345 268288 13.8687 6.71773 62.8025 209.621 293.198 293.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 15 520 3.2e-05 512 160 1515 286720 60.6919 13.3243 281.291 418.86 774.451 774.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1160 6.4e-05 512 60 405 299840 10.5746 6.74787 72.5243 209.608 299.59 299.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1220 0.000256 1024 50 345 75800 3.43245 22.8515 104.951 131.28 131.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1450 6.4e-05 1024 50 1050 306080 11.6374 13.6368 332.31 419.063 776.724 776.804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 770 6.4e-05 2048 120 4875 258880 45.7691 28.3468 3073.16 837.795 3985.21 3985.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1300 0.000128 512 110 945 146880 5.34397 3.4201 82.4398 187.209 278.546 278.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 590 0.000512 4096 140 6750 25200 6.62422 622.892 209.538 839.102 839.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1400 0.000256 512 240 375 69120 2.7665 1.71133 14.9876 52.54 72.1365 72.2493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1470 0.000256 512 320 435 66880 2.81616 1.71184 17.1704 52.5374 74.3642 74.4826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 1050 6.4e-05 512 170 345 267520 13.9402 6.73082 57.1926 209.598 287.647 287.803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 15 520 3.2e-05 512 160 1515 286720 60.939 13.3914 283.323 419.13 777.067 777.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1160 6.4e-05 512 60 405 299904 10.5432 6.73469 72.2888 209.679 299.387 299.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1220 0.000256 1024 50 345 75792 3.42518 22.7594 105.022 131.249 131.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1450 6.4e-05 1024 50 1050 306048 11.6013 13.5092 329.518 419.362 774.064 774.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 770 6.4e-05 2048 120 4875 258432 45.724 28.331 3045.59 838.08 3957.86 3958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1300 0.000128 512 110 945 146688 5.32064 3.4119 81.5042 187.262 277.63 277.743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 590 0.000512 4096 140 6750 25200 6.62285 623.798 209.736 840.203 840.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1400 0.000256 512 240 375 68736 2.75869 1.70496 14.8453 52.4986 71.9346 72.0481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1470 0.000256 512 320 435 66816 2.79962 1.71008 17.0939 52.4956 74.2236 74.3441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 1050 6.4e-05 512 170 345 267264 13.9056 7.41795 56.9619 209.407 287.882 288.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 15 520 3.2e-05 512 160 1515 270336 61.1064 13.1431 265.75 412.451 752.729 752.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1160 6.4e-05 512 60 405 299712 10.5735 6.74202 74.2309 209.768 301.454 301.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1220 0.000256 1024 50 345 75768 3.4199 23.5357 105.025 132.023 132.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1450 6.4e-05 1024 50 1050 305984 11.6306 13.5236 336.911 419.427 781.566 781.645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 770 6.4e-05 2048 120 4875 258496 45.802 28.4199 3122.42 838.445 4035.23 4035.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1300 0.000128 512 110 945 146496 5.34243 3.41722 83.7038 187.169 279.761 279.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 590 0.000512 4096 140 6750 25200 6.61341 633.927 209.819 850.404 850.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1400 0.000256 512 240 375 68992 2.76339 1.70598 15.3673 52.5099 72.4709 72.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1470 0.000256 512 320 435 66752 2.81571 1.70803 17.6129 52.5088 74.769 74.8913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 1050 6.4e-05 512 170 345 267008 13.9377 6.72563 58.5153 209.456 288.822 288.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 15 520 3.2e-05 512 160 1515 272384 61.2028 13.2036 275.469 414.251 764.398 764.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1160 6.4e-05 512 60 405 300032 10.5257 6.72778 76.3106 209.782 303.48 303.594
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1220 0.000256 1024 50 345 75776 3.44989 24.3696 105.021 132.881 132.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1450 6.4e-05 1024 50 1050 305920 11.578 13.5025 342.735 419.288 787.179 787.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 770 6.4e-05 2048 120 4875 258560 45.6105 28.3505 3058.36 838.662 3971.13 3971.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1300 0.000128 512 110 945 146944 5.31872 3.41549 83.9303 186.822 279.617 279.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 590 0.000512 4096 140 6750 25152 6.61472 629.529 209.561 845.749 845.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1400 0.000256 512 240 375 68608 2.75658 1.70326 15.6946 52.4184 72.6982 72.8107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1470 0.000256 512 320 435 66560 2.8041 1.7031 18.0012 52.415 75.0494 75.1674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 1050 6.4e-05 512 170 345 266240 13.882 6.70605 59.6215 209.076 289.476 289.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 15 520 3.2e-05 512 160 1515 278528 61.4791 13.3236 274.84 418.784 768.696 768.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1160 6.4e-05 512 60 405 299520 10.5636 6.74611 86.5583 209.523 313.529 313.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1220 0.000256 1024 50 345 75744 3.42474 27.8446 104.953 136.266 136.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1450 6.4e-05 1024 50 1050 306000 11.6101 13.5229 392.313 418.984 836.506 836.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 770 6.4e-05 2048 120 4875 258624 45.7525 28.3736 3619.33 837.452 4531.06 4531.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1300 0.000128 512 110 945 146880 5.33062 3.41446 97.2353 186.231 292.341 292.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 590 0.000512 4096 140 6750 25128 6.61709 730.005 210.096 946.763 946.822
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1400 0.000256 512 240 375 68544 2.75517 1.70429 17.9388 52.3398 74.8682 74.9814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1470 0.000256 512 320 435 66816 2.79526 1.70544 20.7016 52.3384 77.6677 77.7872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 1050 6.4e-05 512 170 345 264960 13.9421 6.71744 67.4191 208.734 296.997 297.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 15 520 3.2e-05 512 160 1515 258048 61.8272 13.0573 303.175 408.01 786.337 786.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1160 6.4e-05 512 60 405 299520 10.5406 6.73997 84.5747 209.584 311.576 311.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1220 0.000256 1024 50 345 75760 3.43216 27.1359 104.972 135.583 135.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1450 6.4e-05 1024 50 1050 305920 11.5835 13.5147 382.426 418.913 826.511 826.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 770 6.4e-05 2048 120 4875 258560 45.5739 28.3252 3526.92 837.719 4438.67 4438.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1300 0.000128 512 110 945 146560 5.33117 3.41606 95.1009 186.369 290.349 290.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 590 0.000512 4096 140 6750 25120 6.6127 710.969 209.279 926.904 926.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1400 0.000256 512 240 375 68480 2.7432 1.69776 17.5142 52.1218 74.2033 74.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1470 0.000256 512 320 435 65920 2.79738 1.6976 20.0076 52.1206 76.7504 76.8714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 1050 6.4e-05 512 170 345 266240 13.9573 6.72019 66.0834 209.578 296.524 296.673
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 15 520 3.2e-05 512 160 1515 266240 61.6125 13.1396 305.075 412.084 792.178 792.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1160 6.4e-05 512 60 405 299520 10.5005 6.72874 90.6135 209.303 317.283 317.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1220 0.000256 1024 50 345 75744 3.43261 29.2389 104.993 137.708 137.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1450 6.4e-05 1024 50 1050 306048 11.5543 13.4984 408.33 419.119 852.573 852.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 770 6.4e-05 2048 120 4875 258048 45.5882 28.2972 3745.97 836.582 4656.57 4656.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1300 0.000128 512 110 945 146688 5.29878 3.41197 101.59 185.911 296.342 296.457
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 590 0.000512 4096 140 6750 25152 6.62346 758.363 209.581 974.614 974.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1400 0.000256 512 240 375 68352 2.74957 1.69926 18.7198 52.2287 75.5219 75.6347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1470 0.000256 512 320 435 66048 2.80112 1.69827 21.4563 52.2288 78.3142 78.4337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 1050 6.4e-05 512 170 345 264192 13.866 6.68122 70.363 208.261 299.359 299.509
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 15 520 3.2e-05 512 160 1515 270336 60.9851 13.1233 330.803 412.183 817.366 817.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1160 6.4e-05 512 60 405 299200 10.588 6.74739 89.7749 211.442 318.69 318.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1220 0.000256 1024 50 345 75700 3.41888 28.9464 105.878 138.289 138.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1450 6.4e-05 1024 50 1050 306000 11.6142 13.5352 404.94 423.163 853.329 853.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 770 6.4e-05 2048 120 4875 258400 45.8372 28.4385 3728.52 845.131 4648.07 4648.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1300 0.000128 512 110 945 146400 5.34275 3.41917 100.739 186.875 296.506 296.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 590 0.000512 4096 140 6750 25100 6.61709 750.788 211.336 968.785 968.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1400 0.000256 512 240 375 68000 2.77213 1.70362 18.4393 52.7534 75.7932 75.9087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1470 0.000256 512 320 435 66400 2.81274 1.70013 21.4307 52.7524 78.8271 78.9444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 1050 6.4e-05 512 170 345 265600 13.8899 6.70131 70.2783 210.348 301.404 301.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 15 520 3.2e-05 512 160 1515 256000 62.8437 13.1686 311.385 416.141 803.804 804.022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1160 6.4e-05 512 60 405 299264 10.5224 6.73613 90.2427 209.484 317.122 317.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1220 0.000256 1024 50 345 75712 3.42192 29.1574 105.058 137.68 137.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1450 6.4e-05 1024 50 1050 305760 11.5609 14.5117 406.684 419.322 852.151 852.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 770 6.4e-05 2048 120 4875 258048 45.6627 28.472 3749.87 837.29 4661.43 4661.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1300 0.000128 512 110 945 146048 5.32858 3.4113 100.981 185.856 295.707 295.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 590 0.000512 4096 140 6750 25088 6.61914 756.353 209.494 972.508 972.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1400 0.000256 512 240 375 68992 2.76029 1.70765 18.847 52.5422 75.984 76.0977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1470 0.000256 512 320 435 66304 2.81238 1.7081 21.4988 52.5392 78.6862 78.8063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 1050 6.4e-05 512 170 345 265216 13.9709 6.72342 70.5909 209.478 300.946 301.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 15 520 3.2e-05 512 160 1515 258048 60.714 13.0417 315.312 404.297 793.63 793.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1160 6.4e-05 512 60 405 299520 10.5577 6.73843 88.4855 209.636 315.555 315.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1220 0.000256 1024 50 345 75720 3.43245 28.5662 105.088 137.13 137.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1450 6.4e-05 1024 50 1050 305760 11.5951 13.5291 398.809 419.342 843.346 843.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 770 6.4e-05 2048 120 4875 258240 45.784 28.3545 3694.58 837.932 4606.78 4606.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1300 0.000128 512 110 945 145920 5.32058 3.41776 99.0673 185.948 293.883 293.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 590 0.000512 4096 140 6750 25080 6.62118 748.911 209.519 965.093 965.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1400 0.000256 512 240 375 68160 2.7729 1.7063 18.3304 52.4202 75.356 75.4696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1470 0.000256 512 320 435 66240 2.81395 1.70822 21.1362 52.4208 78.2027 78.3228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 1050 6.4e-05 512 170 345 264960 13.9485 6.71443 69.3021 208.984 299.136 299.288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 15 520 3.2e-05 512 160 1515 276480 60.6192 13.1645 333.043 413.932 821.035 821.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1160 6.4e-05 512 60 405 300032 10.5096 6.73664 84.9164 209.842 312.143 312.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1220 0.000256 1024 50 345 75648 3.42464 27.39 104.993 135.851 135.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1450 6.4e-05 1024 50 1050 305920 11.5671 13.568 382.688 419.422 827.322 827.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 770 6.4e-05 2048 120 4875 258048 45.6231 28.4143 3540.31 838.732 4453.22 4453.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1300 0.000128 512 110 945 146432 5.30182 3.40909 95.1839 186.427 290.451 290.562
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 590 0.000512 4096 140 6750 25088 6.61914 717.771 209.582 934.017 934.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1400 0.000256 512 240 375 68608 2.75952 1.70803 17.681 52.4756 74.7532 74.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1470 0.000256 512 320 435 66560 2.80339 1.70518 20.3717 53.1086 78.116 78.2353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 1050 6.4e-05 512 170 345 266240 13.8706 6.70653 66.6767 209.144 296.586 296.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 15 520 3.2e-05 512 160 1515 262144 63.364 13.329 301.878 418.053 796.899 797.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1160 6.4e-05 512 60 405 299520 10.5137 6.7241 99.879 209.512 326.766 326.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1220 0.000256 1024 50 345 75648 3.42922 32.1577 105.049 140.678 140.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1450 6.4e-05 1024 50 1050 305664 11.5549 13.5386 448.838 419.283 893.287 893.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 770 6.4e-05 2048 120 4875 258048 45.6246 28.3902 4121.26 837.415 5032.83 5032.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1300 0.000128 512 110 945 145920 5.29194 3.40173 111.162 187.527 307.508 307.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 590 0.000512 4096 140 6750 24960 6.60589 827.764 209.215 1043.63 1043.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1400 0.000256 512 240 375 67584 2.73254 1.68374 20.4565 51.8131 76.8141 76.9253
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1470 0.000256 512 320 435 64512 2.80493 1.68522 23.2332 51.8109 79.662 79.7808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 1050 6.4e-05 512 170 345 258048 13.9373 6.6159 75.9796 206.405 303.126 303.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 15 520 3.2e-05 512 160 1515 245760 60.1315 12.8157 331.197 396.049 800.463 800.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1160 6.4e-05 512 60 405 299200 10.5644 6.74 100.414 209.462 327.318 327.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1220 0.000256 1024 50 345 75600 3.41789 32.1589 104.91 140.53 140.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1450 6.4e-05 1024 50 1050 305600 11.5978 13.524 449.302 418.661 893.157 893.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 770 6.4e-05 2048 120 4875 257600 45.7975 28.3412 4132.81 837.214 5044.3 5044.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1300 0.000128 512 110 945 145600 5.32298 3.41814 112.245 185.42 306.538 306.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 590 0.000512 4096 140 6750 25000 6.61709 843.796 209.284 1059.74 1059.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1400 0.000256 512 240 375 67200 2.75126 1.68944 20.509 51.7741 76.8515 76.9641
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1470 0.000256 512 320 435 65600 2.78861 1.68774 23.7601 51.778 80.1436 80.2665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 1050 6.4e-05 512 170 345 262400 13.7419 6.63178 77.5138 206.233 304.304 304.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 15 520 3.2e-05 512 160 1515 256000 62.8823 13.1566 349.767 412.181 838.263 838.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1160 6.4e-05 512 60 405 299008 10.4797 6.72563 90.7664 209.2 317.306 317.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1220 0.000256 1024 50 345 75520 3.42406 29.2779 104.954 137.699 137.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1450 6.4e-05 1024 50 1050 305152 11.5492 14.1554 408.637 418.822 853.238 853.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 770 6.4e-05 2048 120 4875 256000 45.6114 28.2563 3756 836.159 4666.16 4666.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1300 0.000128 512 110 945 145408 5.32464 3.41235 101.419 185.561 295.846 295.958
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 590 0.000512 4096 140 6750 24832 6.59363 758.931 208.856 974.425 974.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1400 0.000256 512 240 375 67584 2.7872 1.70618 18.7223 52.5446 75.8892 75.9986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1470 0.000256 512 320 435 65536 2.82893 1.70698 21.6706 52.5395 78.8733 78.9895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 1050 6.4e-05 512 170 345 262144 14.0897 6.71056 70.6011 209.184 300.773 300.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 64 15 520 3.2e-05 512 160 1515 196608 65.9787 12.8096 242.228 396.066 717.352 717.548
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1160 6.4e-05 512 60 400 299520 10.5287 6.73238 67.6203 209.599 294.62 294.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1220 0.000256 1024 50 340 75840 3.43024 21.2882 104.864 129.626 129.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1450 6.4e-05 1024 50 1060 306048 11.5727 13.5026 313.444 419.108 757.701 757.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 770 6.4e-05 2048 120 4880 258816 45.5634 28.5509 2878.6 837.761 3790.61 3790.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1300 0.000128 512 110 940 146688 5.31363 3.41197 76.6995 187.702 273.263 273.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 590 0.000512 4096 140 6760 25184 6.62928 582.302 209.509 798.484 798.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1400 0.000256 512 240 380 68096 2.77952 1.70618 15.1608 52.807 72.5812 72.7024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1470 0.000256 512 320 440 67328 2.79718 1.70579 16.2614 52.5294 73.4198 73.5374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 1050 6.4e-05 512 170 340 266240 13.9542 6.71389 59.1208 209.586 289.557 289.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 20 520 3.2e-05 512 160 1520 278528 61.4475 13.3249 257.659 417.635 750.342 750.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1160 6.4e-05 512 60 400 299520 10.5756 6.74432 76.9178 209.602 303.981 304.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1220 0.000256 1024 50 340 75800 3.42016 23.9273 104.905 132.296 132.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1450 6.4e-05 1024 50 1060 306000 11.6326 13.5224 352.252 419.054 796.537 796.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 770 6.4e-05 2048 120 4880 258560 45.7477 28.3607 3235.97 837.775 4148 4148.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1300 0.000128 512 110 940 146560 5.34618 3.42016 87.1308 187.304 283.334 283.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 590 0.000512 4096 140 6760 25160 6.61274 653.957 209.428 870.042 870.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1400 0.000256 512 240 380 68160 2.78637 1.71213 16.0812 52.6344 73.3436 73.4581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1470 0.000256 512 320 440 67200 2.81059 1.71341 18.4233 52.5354 75.611 75.7289
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 1050 6.4e-05 512 170 340 266240 14.004 6.73405 60.4477 209.604 290.983 291.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 20 520 3.2e-05 512 160 1520 276480 62.1972 13.3858 289.774 419.115 784.754 784.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1160 6.4e-05 512 60 400 299136 10.5483 6.73635 71.5357 209.526 298.483 298.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1220 0.000256 1024 50 340 75792 3.41974 22.3192 104.911 130.694 130.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1450 6.4e-05 1024 50 1060 305952 11.5916 13.5069 328.193 419.048 772.416 772.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 770 6.4e-05 2048 120 4880 258432 45.6727 28.3393 3011.9 837.473 3923.52 3923.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1300 0.000128 512 110 940 146304 5.3297 3.42035 80.6357 186.945 276.462 276.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 590 0.000512 4096 140 6760 25152 6.61078 610.036 209.595 826.292 826.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1400 0.000256 512 240 380 67968 2.77856 1.70614 14.9076 52.7544 72.2758 72.3893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1470 0.000256 512 320 440 67200 2.79344 1.71043 17.1469 52.4553 74.2354 74.3542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 1050 6.4e-05 512 170 340 265728 13.9713 6.71622 56.1017 209.255 286.234 286.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 20 520 3.2e-05 512 160 1520 270336 61.1092 13.1373 263.042 412.157 749.73 749.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1160 6.4e-05 512 60 400 299264 10.5835 6.7481 73.4287 209.746 300.642 300.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1220 0.000256 1024 50 340 75768 3.41885 23.0806 104.967 131.51 131.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1450 6.4e-05 1024 50 1060 305984 11.631 13.5249 334.001 419.383 778.613 778.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 770 6.4e-05 2048 120 4880 258496 45.8415 28.3969 3050.9 838.396 3963.67 3963.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1300 0.000128 512 110 940 146496 5.33318 3.4161 82.5809 186.684 278.145 278.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 590 0.000512 4096 140 6760 25144 6.61142 617.117 209.795 833.567 833.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1400 0.000256 512 240 380 68096 2.78486 1.7087 15.3548 52.5037 72.48 72.5916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1470 0.000256 512 320 440 67200 2.80051 1.70854 17.622 52.5036 74.7609 74.8848
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 1050 6.4e-05 512 170 340 265216 14.0168 6.72768 57.1924 209.433 287.554 287.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 20 520 3.2e-05 512 160 1520 272384 61.1534 13.1928 270.436 413.972 759.025 759.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1160 6.4e-05 512 60 400 299520 10.5312 6.73354 74.0437 209.847 301.295 301.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1220 0.000256 1024 50 340 75776 3.41792 23.3696 104.902 131.732 131.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1450 6.4e-05 1024 50 1060 305920 11.5794 13.493 334.381 418.977 778.506 778.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 770 6.4e-05 2048 120 4880 258560 45.5908 28.3181 2949.26 837.847 3861.15 3861.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1300 0.000128 512 110 940 146432 5.324 3.41315 80.894 186.956 276.715 276.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 590 0.000512 4096 140 6760 25152 6.62192 612.091 209.51 828.27 828.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1400 0.000256 512 240 380 67584 2.77933 1.69997 15.4738 52.3801 72.4611 72.5743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1470 0.000256 512 320 440 67072 2.79053 1.70189 17.6859 52.3774 74.683 74.8012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 1050 6.4e-05 512 170 340 264192 13.981 6.70842 57.511 208.92 287.303 287.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 20 520 3.2e-05 512 160 1520 278528 61.4371 13.3325 265.492 417.78 758.307 758.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1160 6.4e-05 512 60 400 298944 10.5669 6.74861 91.2541 209.746 318.451 318.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1220 0.000256 1024 50 340 75744 3.42115 29.0877 105.009 137.561 137.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1450 6.4e-05 1024 50 1060 305856 11.604 13.5227 415.603 419.417 860.221 860.301
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 770 6.4e-05 2048 120 4880 258624 45.7625 28.3669 3797.84 838.328 4710.43 4710.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1300 0.000128 512 110 940 146304 5.34502 3.41606 102.742 187.265 298.896 299.012
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 590 0.000512 4096 140 6760 25128 6.6128 765.96 209.631 982.247 982.303
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1400 0.000256 512 240 380 67968 2.77117 1.70237 19.1271 52.392 76.1204 76.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1470 0.000256 512 320 440 66816 2.79306 1.70381 21.9368 52.3893 78.9546 79.0744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 1050 6.4e-05 512 170 340 264960 13.9517 6.71514 71.1268 208.957 300.942 301.089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 20 520 3.2e-05 512 160 1520 258048 61.8189 13.0546 319.646 408.438 803.23 803.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1160 6.4e-05 512 60 400 298368 10.5704 6.74093 63.9829 209.766 291.196 291.312
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1220 0.000256 1024 50 340 75600 3.41798 20.1646 104.783 128.408 128.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1450 6.4e-05 1024 50 1060 305568 11.5582 13.5148 289.206 419.275 733.626 733.703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 770 6.4e-05 2048 120 4880 258048 45.5645 28.3214 2633.36 838.422 3545.81 3545.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1300 0.000128 512 110 940 145152 5.32509 3.40986 71.3925 185.942 266.197 266.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 590 0.000512 4096 140 6760 25056 6.61354 532.931 209.606 749.197 749.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1400 0.000256 512 240 380 66816 2.77088 1.69376 13.2604 52.0442 69.8992 70.0124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1470 0.000256 512 320 440 65664 2.79357 1.69331 15.2551 52.0459 71.9171 72.0349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 1050 6.4e-05 512 170 340 262656 13.8436 6.65942 49.5665 207.43 277.683 277.832
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 20 520 3.2e-05 512 160 1520 221184 62.9397 12.8185 191.03 396.182 663.232 663.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1160 6.4e-05 512 60 400 299520 10.5322 6.74202 87.6572 209.784 314.846 314.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1220 0.000256 1024 50 340 75760 3.42221 27.8496 105.021 136.336 136.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1450 6.4e-05 1024 50 1060 305920 11.5808 13.5109 398.06 419.296 842.523 842.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 770 6.4e-05 2048 120 4880 258560 45.5637 28.3991 3658.71 838.494 4571.3 4571.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1300 0.000128 512 110 940 146560 5.32314 3.41885 98.9805 186.54 294.393 294.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 590 0.000512 4096 140 6760 25120 6.61514 737.489 209.577 953.727 953.784
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1400 0.000256 512 240 380 67200 2.77008 1.69661 18.2432 52.1672 75.0029 75.1178
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1470 0.000256 512 320 440 66560 2.7873 1.70026 21.0399 52.1677 77.8219 77.9407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 1050 6.4e-05 512 170 340 266240 13.9693 6.724 68.7848 209.764 299.427 299.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 20 520 3.2e-05 512 160 1520 266240 61.5988 13.1417 317.525 412.529 805.063 805.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1160 6.4e-05 512 60 400 299520 10.5269 6.72973 62.1774 209.886 289.453 289.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1220 0.000256 1024 50 340 75680 3.41942 19.4519 104.924 127.84 127.901
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1450 6.4e-05 1024 50 1060 305920 11.5633 13.5059 279.849 419.517 724.514 724.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 770 6.4e-05 2048 120 4880 258560 45.4901 28.2964 2551.27 838.915 3464.11 3464.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1300 0.000128 512 110 940 144640 5.29405 3.40656 68.9205 186.625 264.376 264.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 590 0.000512 4096 140 6760 24960 6.60294 515.466 209.207 731.323 731.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1400 0.000256 512 240 380 66560 2.75261 1.68336 12.8922 51.8041 69.2582 69.3687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1470 0.000256 512 320 440 65280 2.78198 1.68346 14.6551 51.8092 71.057 71.1778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 1050 6.4e-05 512 170 340 266240 13.9399 6.71149 48.6743 209.874 279.387 279.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 20 520 3.2e-05 512 160 1520 245760 63.794 13.1256 205.547 412.717 695.458 695.669
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1160 6.4e-05 512 60 400 298752 10.5244 6.73229 81.9823 209.3 308.674 308.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1220 0.000256 1024 50 340 75744 3.41747 25.9017 104.933 134.296 134.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1450 6.4e-05 1024 50 1060 305856 11.5556 13.5047 371.779 419.113 816.028 816.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 770 6.4e-05 2048 120 4880 258048 45.6209 28.4447 3415.67 836.764 4326.64 4326.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1300 0.000128 512 110 940 145920 5.32198 3.4137 92.174 186.414 287.456 287.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 590 0.000512 4096 140 6760 25056 6.61299 694.831 209.175 910.664 910.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1400 0.000256 512 240 380 67584 2.7664 1.69706 17.2055 52.2279 74.0225 74.1338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1470 0.000256 512 320 440 66816 2.78458 1.69747 19.8432 52.227 76.6783 76.7984
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 1050 6.4e-05 512 170 340 264192 13.871 6.68058 63.8736 208.259 292.873 293.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 20 520 3.2e-05 512 160 1520 270336 60.9739 13.1329 302.32 412.191 788.889 789.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1160 6.4e-05 512 60 400 297984 10.5642 6.73178 59.0972 209.319 285.849 285.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1220 0.000256 1024 50 340 75648 3.42221 18.6468 104.8 126.911 126.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1450 6.4e-05 1024 50 1060 305664 11.5753 13.7809 267.163 418.893 711.482 711.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 770 6.4e-05 2048 120 4880 258048 45.6375 28.3689 2434.51 836.648 3345.3 3345.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1300 0.000128 512 110 940 144384 5.3255 3.40778 65.931 185.452 260.244 260.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 590 0.000512 4096 140 6760 24960 6.6217 492.938 209.119 708.722 708.777
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1400 0.000256 512 240 380 66048 2.76835 1.68605 12.2982 51.7651 68.6511 68.7636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1470 0.000256 512 320 440 66048 2.76931 1.68563 14.2998 51.7645 70.6463 70.7645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 1050 6.4e-05 512 170 340 258048 13.9275 6.61709 45.1985 206.216 272.146 272.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 20 520 3.2e-05 512 160 1520 245760 60.1141 12.8164 196.769 395.795 665.771 665.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1160 6.4e-05 512 60 400 299200 10.5774 6.74816 85.8629 209.605 312.928 313.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1220 0.000256 1024 50 340 75700 3.41725 27.4068 104.987 135.851 135.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1450 6.4e-05 1024 50 1060 306000 11.629 13.5393 390.982 419.485 835.708 835.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 770 6.4e-05 2048 120 4880 258400 45.8245 28.3546 3579.8 837.796 4491.9 4492.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1300 0.000128 512 110 940 146400 5.34672 3.4223 96.7104 186.074 291.681 291.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 590 0.000512 4096 140 6760 25100 6.61712 721.927 209.601 938.19 938.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1400 0.000256 512 240 380 67200 2.79424 1.70586 17.8849 52.2948 74.8058 74.9198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1470 0.000256 512 320 440 66400 2.80928 1.70272 20.6019 52.2949 77.5405 77.6581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 1050 6.4e-05 512 170 340 262400 14.0356 6.70416 66.3857 208.519 295.825 295.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 20 520 3.2e-05 512 160 1520 256000 62.8552 13.1666 298.504 412.537 787.337 787.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1160 6.4e-05 512 60 400 299200 10.5541 6.74202 61.1825 209.499 288.114 288.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1220 0.000256 1024 50 340 75600 3.42221 19.2189 104.772 127.456 127.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1450 6.4e-05 1024 50 1060 305600 11.5864 13.5283 275.828 418.734 719.748 719.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 770 6.4e-05 2048 120 4880 257600 45.7982 28.3607 2508.9 837.372 3420.57 3420.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1300 0.000128 512 110 940 145600 5.32458 3.4144 68.3152 185.565 262.747 262.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 590 0.000512 4096 140 6760 25000 6.60749 507.515 209.439 723.607 723.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1400 0.000256 512 240 380 65600 2.78989 1.68922 12.46 51.7837 68.849 68.9582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1470 0.000256 512 320 440 65600 2.79552 1.68691 14.5768 51.7832 70.969 71.0877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 1050 6.4e-05 512 170 340 256000 14.0904 6.63811 46.0616 206.269 273.239 273.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 20 520 3.2e-05 512 160 1520 256000 62.8616 13.1604 210.683 412.357 699.329 699.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1160 6.4e-05 512 60 400 298368 10.5411 6.73382 110.134 209.484 337.025 337.141
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1220 0.000256 1024 50 340 75712 3.42307 34.9993 105 143.466 143.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1450 6.4e-05 1024 50 1060 305760 11.5733 13.5864 500.649 419.306 945.19 945.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 770 6.4e-05 2048 120 4880 258048 45.6442 28.3116 4546.2 837.311 5457.61 5457.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1300 0.000128 512 110 940 146048 5.32832 3.41162 123.432 187.034 319.333 319.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 590 0.000512 4096 140 6760 25088 6.61709 918.442 209.604 1134.71 1134.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1400 0.000256 512 240 380 68096 2.77709 1.70774 23.2124 52.5419 80.3668 80.4782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1470 0.000256 512 320 440 67200 2.79523 1.70659 26.668 52.5447 83.8429 83.9597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 1050 6.4e-05 512 170 340 265216 13.976 6.72224 85.8981 209.48 316.266 316.418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 20 520 3.2e-05 512 160 1520 258048 60.7106 13.0437 384.232 405.776 864.032 864.238
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1160 6.4e-05 512 60 400 297472 10.5615 6.72848 72.2693 209.336 299.03 299.144
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1220 0.000256 1024 50 340 75488 3.42384 22.4809 104.626 130.574 130.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1450 6.4e-05 1024 50 1060 305536 11.5518 13.4976 325.028 419.012 769.163 769.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 770 6.4e-05 2048 120 4880 258048 45.5726 28.4208 2968.82 836.705 3879.64 3879.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 1300 0.000128 512 110 940 145152 5.33702 3.40819 81.3132 185.977 276.164 276.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 20 590 0.000512 4096 140 6760 24864 6.6105 0 208.776 215.396 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1160 6.4e-05 512 60 400 298560 10.5777 6.74387 105.699 209.62 332.776 332.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1220 0.000256 1024 50 340 75720 3.42128 33.4648 105.023 141.95 142.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1450 6.4e-05 1024 50 1060 305760 11.6006 13.6476 477.879 419.303 922.501 922.577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 770 6.4e-05 2048 120 4880 258240 45.7388 28.4754 4364.52 837.844 5276.72 5276.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1300 0.000128 512 110 940 145920 5.31926 3.42045 118.708 186.855 314.43 314.541
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 590 0.000512 4096 140 6760 25080 6.61094 886.42 211.097 1104.17 1104.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1400 0.000256 512 240 380 67200 2.79722 1.70918 22.0809 52.4169 79.1291 79.2425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1470 0.000256 512 320 440 66240 2.81341 1.70861 25.3591 52.4147 82.4193 82.5385
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 1050 6.4e-05 512 170 340 264960 13.9434 6.71539 82.7148 208.962 312.517 312.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 20 520 3.2e-05 512 160 1520 245760 63.9683 13.157 352.689 412.555 842.634 842.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1160 6.4e-05 512 60 400 297600 10.5258 6.73066 71.455 209.057 297.904 298.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1220 0.000256 1024 50 340 75600 3.4199 22.6183 104.916 130.999 131.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1450 6.4e-05 1024 50 1060 305280 11.5537 13.5123 323.253 419.142 767.535 767.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 770 6.4e-05 2048 120 4880 257280 45.5131 28.3673 2941.07 835.597 3850.68 3850.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1300 0.000128 512 110 940 145920 5.31715 3.41248 80.2094 185.505 274.573 274.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 590 0.000512 4096 140 6760 24960 6.61094 596.608 209.607 812.868 812.927
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1400 0.000256 512 240 380 65280 2.78896 1.69005 14.5481 51.8543 71.0141 71.1249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1470 0.000256 512 320 440 65280 2.79059 1.69002 17.0026 51.8533 73.4634 73.5792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 1050 6.4e-05 512 170 340 261120 13.8219 6.6303 55.0742 206.47 282.18 282.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 20 520 3.2e-05 512 160 1520 245760 63.8631 13.1441 237.078 412.743 727.095 727.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1160 6.4e-05 512 60 400 299008 10.5375 6.73286 102.441 209.814 329.662 329.783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1220 0.000256 1024 50 340 75648 3.42221 32.3361 104.914 140.715 140.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1450 6.4e-05 1024 50 1060 305920 11.5749 13.9018 462.131 419.356 907.039 907.121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 770 6.4e-05 2048 120 4880 258048 45.6366 28.2984 4239.75 838.605 5152.43 5152.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1300 0.000128 512 110 940 145408 5.3257 3.41024 114.935 186.05 309.853 309.971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 590 0.000512 4096 140 6760 25088 6.62739 862.92 209.671 1079.27 1079.32
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1400 0.000256 512 240 380 67584 2.78154 1.70563 21.5575 52.4557 78.6241 78.7376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1470 0.000256 512 320 440 66560 2.80954 1.70598 24.7413 52.4578 81.8436 81.9589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 1050 6.4e-05 512 170 340 262144 14.0604 6.70925 79.5044 209.113 309.575 309.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 20 520 3.2e-05 512 160 1520 262144 63.337 13.3304 364.965 417.997 859.909 860.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1160 6.4e-05 512 60 400 296960 10.54 6.72694 68.7929 209.099 295.293 295.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1220 0.000256 1024 50 340 75520 3.41843 21.748 104.757 129.968 130.025
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1450 6.4e-05 1024 50 1060 305152 11.5539 13.5052 311.091 418.62 754.844 754.919
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 770 6.4e-05 2048 120 4880 256000 45.606 28.3465 2822.29 835.745 3732.12 3732.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 1300 0.000128 512 110 940 145408 5.32838 3.41024 77.1399 185.646 271.652 271.763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 20 590 0.000512 4096 140 6760 24832 6.60262 0 208.868 215.478 0
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1160 6.4e-05 512 60 400 297984 10.5487 6.72707 88.6653 209.535 315.612 315.722
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1220 0.000256 1024 50 340 75648 3.42003 28.2129 105.016 136.692 136.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1450 6.4e-05 1024 50 1060 305664 11.5691 13.4978 402.216 419.34 846.695 846.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 770 6.4e-05 2048 120 4880 258048 45.6394 28.3075 3710.34 837.514 4621.93 4622.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1300 0.000128 512 110 940 144384 5.32019 3.40688 98.6532 185.564 293.067 293.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 590 0.000512 4096 140 6760 24960 6.60902 752.31 209.345 968.309 968.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1400 0.000256 512 240 380 66048 2.76666 1.68528 18.4406 51.8184 74.8413 74.9501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1470 0.000256 512 320 440 66048 2.77005 1.68374 21.4873 51.8214 77.8875 78.0022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 1050 6.4e-05 512 170 340 258048 13.9413 6.61283 67.9417 206.432 295.115 295.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 48 20 520 3.2e-05 512 160 1520 245760 60.1244 12.8159 296.675 397.361 767.249 767.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1160 6.4e-05 512 60 400 294912 10.548 6.70592 62.4207 208.638 288.446 288.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1220 0.000256 1024 50 340 75264 3.41731 19.7612 104.66 127.882 127.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1450 6.4e-05 1024 50 1060 304896 11.5575 13.4943 284.149 419.074 728.346 728.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 770 6.4e-05 2048 120 4880 254976 45.6224 28.2173 2563.03 833.922 3470.92 3471.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1300 0.000128 512 110 940 141312 5.31082 3.39248 68.4815 185.094 262.405 262.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 590 0.000512 4096 140 6760 24576 6.56707 515.787 208.32 730.717 730.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1400 0.000256 512 240 380 64512 2.81331 1.69264 12.6396 51.9487 69.2227 69.3309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1470 0.000256 512 320 440 64512 2.81325 1.68819 14.835 51.9498 71.413 71.5309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 1050 6.4e-05 512 170 340 258048 13.9483 8.33408 48.1931 206.564 277.23 277.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 48 20 520 3.2e-05 512 160 1520 196608 65.9406 12.816 167.509 396.332 642.868 643.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1160 6.4e-05 512 60 400 299200 10.5635 6.73587 92.8819 209.675 319.995 320.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1220 0.000256 1024 50 340 75600 3.42016 29.414 104.97 137.847 137.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1450 6.4e-05 1024 50 1060 305600 11.5955 13.5294 420.31 419.092 864.6 864.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 770 6.4e-05 2048 120 4880 257600 45.7957 28.3805 3821.4 838.07 4733.79 4733.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1300 0.000128 512 110 940 145600 5.32531 3.41402 104.054 185.643 298.567 298.686
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 590 0.000512 4096 140 6760 25000 6.61494 774.119 209.605 990.386 990.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1400 0.000256 512 240 380 65600 2.78995 1.68739 18.8865 51.8281 75.3212 75.4356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1470 0.000256 512 320 440 65600 2.78768 1.68822 22.1096 51.8276 78.5437 78.6617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 1050 6.4e-05 512 170 340 256000 14.0938 6.63264 69.8903 206.445 297.249 297.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 50 20 520 3.2e-05 512 160 1520 256000 62.9048 13.1564 324.053 412.602 812.991 813.199
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1160 6.4e-05 512 60 400 297600 10.5023 6.71754 65.6658 208.557 291.581 291.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1220 0.000256 1024 50 340 75200 3.41811 20.5763 104.502 128.539 128.606
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1450 6.4e-05 1024 50 1060 305600 11.5732 13.5127 299.744 419.003 743.911 743.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 770 6.4e-05 2048 120 4880 256000 45.5385 28.3461 2726.26 833.61 3633.89 3634.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1300 0.000128 512 110 940 144000 5.25754 3.39968 74.4891 185.109 268.386 268.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 590 0.000512 4096 140 6760 24800 6.61299 556.87 209.429 772.955 773.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1400 0.000256 512 240 380 64000 2.82746 1.69184 13.276 51.9162 69.8342 69.9471
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1470 0.000256 512 320 440 64000 2.82563 1.69344 15.5628 51.9146 72.1267 72.2435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 1050 6.4e-05 512 170 340 256000 14.0623 6.62982 50.0872 206.402 277.368 277.518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 50 20 520 3.2e-05 512 160 1520 204800 68.9806 13.1454 187.419 412.487 682.307 682.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1160 6.4e-05 512 60 408 298752 10.547 6.73587 69.0347 209.799 296.254 296.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1220 0.000256 1024 50 360 75712 3.42582 22.3275 104.972 130.77 130.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1450 6.4e-05 1024 50 1056 305984 11.5759 13.5089 309.058 419.511 753.73 753.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 770 6.4e-05 2048 120 4896 258560 45.5237 28.3074 2846.83 838.565 3759.37 3759.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1300 0.000128 512 110 936 147200 5.30278 3.41216 75.9477 187.809 272.608 272.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 590 0.000512 4096 140 6768 25184 6.61856 576.872 209.803 793.34 793.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1400 0.000256 512 240 384 68608 2.76227 1.70803 15.3396 52.5817 72.5198 72.6365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1470 0.000256 512 320 432 67072 2.80278 1.70752 15.9929 52.5763 73.2055 73.3246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 1050 6.4e-05 512 170 360 262144 14.1851 6.7143 60.513 209.791 291.388 291.545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 24 520 3.2e-05 512 160 1512 278528 61.4356 13.3256 254.389 418.138 747.565 747.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1160 6.4e-05 512 60 408 298880 10.5894 6.74896 73.2986 209.805 300.582 300.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1220 0.000256 1024 50 360 75680 3.4241 23.5276 105.017 132.012 132.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1450 6.4e-05 1024 50 1056 305920 11.6354 13.5229 327.736 419.453 772.423 772.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 770 6.4e-05 2048 120 4896 258560 45.7605 28.3668 3018.07 838.59 3930.93 3931.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1300 0.000128 512 110 936 147200 5.32944 3.41955 80.3246 187.419 276.62 276.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 590 0.000512 4096 140 6768 25160 6.6183 607.687 209.723 824.071 824.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1400 0.000256 512 240 384 68800 2.7751 1.70803 15.2575 52.586 72.454 72.5665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1470 0.000256 512 320 432 67200 2.80419 1.71299 17.0598 52.5791 74.2878 74.4038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 1050 6.4e-05 512 170 360 262400 14.224 6.73158 57.828 209.793 288.764 288.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 24 520 3.2e-05 512 160 1512 286720 60.8878 13.3827 277.061 419.41 771.006 771.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1160 6.4e-05 512 60 408 298752 10.5514 6.73763 73.0457 209.511 299.983 300.098
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1220 0.000256 1024 50 360 75696 3.42698 23.4732 104.866 131.809 131.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1450 6.4e-05 1024 50 1056 305952 11.5851 13.5111 323.979 419.018 768.166 768.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 770 6.4e-05 2048 120 4896 258432 45.6446 28.4394 2967.61 837.421 3879.25 3879.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1300 0.000128 512 110 936 146688 5.30982 3.41789 79.4516 187.051 275.362 275.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 590 0.000512 4096 140 6768 25152 6.62528 598.997 209.508 815.178 815.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1400 0.000256 512 240 384 68352 2.76838 1.7081 15.086 52.4562 72.1453 72.2615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1470 0.000256 512 320 432 66816 2.8047 1.70816 16.9233 52.4484 74.0137 74.1376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 1050 6.4e-05 512 170 360 261120 14.2195 6.72317 57.3103 209.248 287.686 287.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 24 520 3.2e-05 512 160 1512 270336 61.1512 13.1379 260.029 412.268 746.846 747.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1160 6.4e-05 512 60 408 297984 10.5367 6.73101 47.2987 209.503 274.206 274.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1220 0.000256 1024 50 360 75648 3.42656 15.2248 104.976 123.67 123.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1450 6.4e-05 1024 50 1056 305856 11.5544 13.5149 208.097 419.51 652.747 652.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 770 6.4e-05 2048 120 4896 258048 45.583 28.2996 1911.41 837.372 2822.8 2822.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1300 0.000128 512 110 936 146688 5.30496 3.41181 51.7992 172.727 233.371 233.483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 590 0.000512 4096 140 6768 25056 6.61498 383.066 209.557 599.28 599.337
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1400 0.000256 512 240 384 67584 2.76989 1.69898 10.0295 52.3035 66.9249 67.0374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1470 0.000256 512 320 432 66048 2.79715 1.69933 11.0996 52.2769 67.998 68.1206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 1050 6.4e-05 512 170 360 258048 14.2001 6.68387 36.8505 208.469 266.385 266.539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 24 520 3.2e-05 512 160 1512 270336 60.968 13.1236 168.322 412.675 655.353 655.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1160 6.4e-05 512 60 408 298816 10.5682 6.74611 84.4634 209.766 311.682 311.796
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1220 0.000256 1024 50 360 75656 3.41811 27.6193 105.049 136.129 136.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1450 6.4e-05 1024 50 1056 305872 11.6131 13.5233 373.147 419.43 817.788 817.868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 770 6.4e-05 2048 120 4896 258496 45.7756 28.3443 3429.26 838.467 4341.98 4342.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1300 0.000128 512 110 936 146944 5.31587 3.41667 92.3508 187.848 289.062 289.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 590 0.000512 4096 140 6768 25144 6.62163 694.905 209.724 911.299 911.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1400 0.000256 512 240 384 68544 2.77117 1.70877 17.7172 52.5105 74.8339 74.9473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1470 0.000256 512 320 432 66752 2.8128 1.70806 19.7247 52.509 76.8822 77.0002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 1050 6.4e-05 512 170 360 261632 14.1998 6.72893 66.7835 209.459 297.36 297.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 24 520 3.2e-05 512 160 1512 272384 61.1349 13.1913 303.363 413.921 791.89 792.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1160 6.4e-05 512 60 408 298368 10.5388 6.73603 53.8668 209.307 280.585 280.697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1220 0.000256 1024 50 360 75600 3.42016 17.5509 104.825 125.84 125.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1450 6.4e-05 1024 50 1056 305760 11.5803 13.5127 236.75 418.941 680.856 680.936
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 770 6.4e-05 2048 120 4896 258048 45.6604 28.3443 2164.21 836.594 3074.94 3075.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1300 0.000128 512 110 936 146944 5.2913 3.4136 58.8117 186.247 253.891 254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 590 0.000512 4096 140 6768 25088 6.628 435.955 209.637 652.264 652.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1400 0.000256 512 240 384 68096 2.77776 1.70848 11.295 52.4984 68.4112 68.5196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1470 0.000256 512 320 432 66304 2.81462 1.70534 12.6038 52.4939 69.7449 69.8614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 1050 6.4e-05 512 170 360 261632 14.1999 6.72154 42.6751 209.287 273.065 273.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 24 520 3.2e-05 512 160 1512 258048 60.7061 13.0446 181.376 403.937 659.332 659.532
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1160 6.4e-05 512 60 408 298496 10.5804 6.73178 82.9299 211.089 311.478 311.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1220 0.000256 1024 50 360 75648 3.41888 27.0295 105.017 135.509 135.566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1450 6.4e-05 1024 50 1056 305792 11.5607 13.8527 361.579 419.294 806.355 806.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 770 6.4e-05 2048 120 4896 258560 45.5286 28.2779 3172 838.461 4084.4 4084.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1300 0.000128 512 110 936 146944 5.3096 3.41581 86.6831 187.359 282.894 283.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 590 0.000512 4096 140 6768 25152 6.62877 653.883 209.762 870.318 870.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1400 0.000256 512 240 384 68096 2.76704 1.70394 16.9284 52.4162 73.9406 74.0528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1470 0.000256 512 320 432 66560 2.79936 1.70189 19.0117 52.4163 76.059 76.1799
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 1050 6.4e-05 512 170 360 260096 14.1916 6.70538 63.7531 209.076 293.904 294.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 24 520 3.2e-05 512 160 1512 278528 61.3804 13.3262 284.419 417.958 777.356 777.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1160 6.4e-05 512 60 408 297984 10.5776 6.7287 54.7596 209.828 282.025 282.143
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1220 0.000256 1024 50 360 75520 3.42243 18.0437 104.744 126.253 126.311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1450 6.4e-05 1024 50 1056 305664 11.571 13.7236 237.57 419.07 682.005 682.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 770 6.4e-05 2048 120 4896 258048 45.6181 28.3689 2039.54 838.03 2951.69 2951.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1300 0.000128 512 110 936 146432 5.3065 3.40848 56.8388 186.321 252.005 252.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 590 0.000512 4096 140 6768 25088 6.63347 424.389 209.97 641.034 641.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1400 0.000256 512 240 384 67584 2.78819 1.70608 11.5069 52.5062 68.6327 68.7443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1470 0.000256 512 320 432 66560 2.80445 1.70566 12.8353 52.421 69.8945 70.0129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 1050 6.4e-05 512 170 360 258048 14.3212 6.70752 42.6995 209.044 272.957 273.105
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 24 520 3.2e-05 512 160 1512 262144 63.316 13.3256 173.481 417.701 668.097 668.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1160 6.4e-05 512 60 408 298368 10.5815 6.74202 89.2432 209.729 316.434 316.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1220 0.000256 1024 50 360 75672 3.42832 29.3225 105.089 137.882 137.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1450 6.4e-05 1024 50 1056 305856 11.6099 13.5256 396.643 419.413 841.266 841.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 770 6.4e-05 2048 120 4896 258048 45.7852 28.3381 3642.73 838.321 4555.31 4555.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1300 0.000128 512 110 936 146880 5.32403 3.41856 97.832 187.667 294.371 294.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 590 0.000512 4096 140 6768 25128 6.62253 736.122 209.715 952.504 952.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1400 0.000256 512 240 384 67968 2.7751 1.70435 18.5598 52.3921 75.5632 75.6742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1470 0.000256 512 320 432 66816 2.79587 1.70266 20.9185 52.3898 77.9379 78.0575
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 1050 6.4e-05 512 170 360 260352 14.1952 6.71539 70.1818 208.948 300.226 300.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 24 520 3.2e-05 512 160 1512 258048 61.8083 13.052 304.678 408.433 788.245 788.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1160 6.4e-05 512 60 408 298368 10.5731 6.74045 62.9793 209.762 290.194 290.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1220 0.000256 1024 50 360 75600 3.42835 20.3407 104.958 128.768 128.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1450 6.4e-05 1024 50 1056 305568 11.5635 13.5107 278.392 419.27 722.81 722.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 770 6.4e-05 2048 120 4896 258048 45.5627 28.3329 2551.25 838.429 3463.71 3463.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1300 0.000128 512 110 936 146304 5.30675 3.41197 68.8574 186.3 264.006 264.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 590 0.000512 4096 140 6768 25056 6.62691 517.178 209.706 733.554 733.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1400 0.000256 512 240 384 66816 2.76902 1.6927 12.9365 52.0495 69.5733 69.6812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1470 0.000256 512 320 432 65664 2.79194 1.69382 14.6064 52.0451 71.2691 71.3837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 1050 6.4e-05 512 170 360 258048 14.0859 6.65782 49.1948 207.436 277.557 277.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 24 520 3.2e-05 512 160 1512 221184 62.9615 12.8225 183.215 396.171 655.441 655.635
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1160 6.4e-05 512 60 408 298880 10.5525 6.74202 84.8914 209.634 311.951 312.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1220 0.000256 1024 50 360 75600 3.42016 27.7545 104.917 136.136 136.196
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1450 6.4e-05 1024 50 1056 305760 11.5688 13.5127 375.469 419.013 819.634 819.712
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 770 6.4e-05 2048 120 4896 258560 45.5522 28.4401 3463.76 837.9 4375.79 4375.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1300 0.000128 512 110 936 147200 5.31046 3.41606 93.0038 187.693 289.55 289.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 590 0.000512 4096 140 6768 25120 6.61968 700.311 209.527 916.502 916.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1400 0.000256 512 240 384 67840 2.75536 1.69818 17.58 52.1312 74.2908 74.4001
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1470 0.000256 512 320 432 66560 2.78506 1.69786 19.8542 52.1403 76.6093 76.7205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 1050 6.4e-05 512 170 360 261120 14.247 6.72179 66.8443 209.621 297.622 297.773
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 24 520 3.2e-05 512 160 1512 266240 61.5981 13.143 298.139 412.182 785.331 785.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1160 6.4e-05 512 60 408 298240 10.5702 6.72768 61.3779 209.688 288.499 288.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1220 0.000256 1024 50 360 75520 3.41635 19.8902 104.792 128.139 128.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1450 6.4e-05 1024 50 1056 305600 11.5542 13.5006 270.303 419.175 714.609 714.685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 770 6.4e-05 2048 120 4896 258560 45.4776 28.3173 2474.14 838.136 3386.21 3386.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1300 0.000128 512 110 936 145920 5.26566 3.40573 66.6056 185.869 261.273 261.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 590 0.000512 4096 140 6768 24960 6.61395 496.474 209.093 712.225 712.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1400 0.000256 512 240 384 66560 2.74781 1.68502 12.504 51.7568 68.8207 68.9295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1470 0.000256 512 320 432 65280 2.78224 1.68435 14.0055 51.7615 70.3592 70.4754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 1050 6.4e-05 512 170 360 261120 14.2266 6.71731 47.9996 209.675 278.803 278.956
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 24 520 3.2e-05 512 160 1512 245760 63.8045 13.1293 198.001 412.262 687.471 687.667
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1160 6.4e-05 512 60 408 297984 10.5283 6.7287 109.434 209.494 336.325 336.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1220 0.000256 1024 50 360 75648 3.61517 35.8499 105.074 144.582 144.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1450 6.4e-05 1024 50 1056 305856 11.551 13.493 486.872 419.507 931.497 931.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 770 6.4e-05 2048 120 4896 258048 45.5813 28.2747 4422.64 837.471 5334.11 5334.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1300 0.000128 512 110 936 146688 5.29994 3.41008 118.872 186.332 314.041 314.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 590 0.000512 4096 140 6768 25056 6.61219 889.38 209.461 1105.5 1105.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1400 0.000256 512 240 384 67584 2.76259 1.69779 22.612 52.2759 79.4722 79.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1470 0.000256 512 320 432 66048 2.79677 1.69984 25.4299 52.2794 82.3336 82.4529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 1050 6.4e-05 512 170 360 258048 14.1973 6.68202 84.985 208.456 314.508 314.657
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 24 520 3.2e-05 512 160 1512 270336 60.962 13.1223 388.146 412.579 875.08 875.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1160 6.4e-05 512 60 408 297984 10.5641 6.73382 71.1994 209.56 298.199 298.314
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1220 0.000256 1024 50 360 75456 3.42528 22.6447 104.845 130.958 131.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1450 6.4e-05 1024 50 1056 305664 11.5653 13.4963 309.819 419.377 754.334 754.414
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 770 6.4e-05 2048 120 4896 258048 45.6489 28.3054 2820.29 837.605 3731.99 3732.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1300 0.000128 512 110 936 145920 5.28854 3.40787 77.5687 185.938 272.337 272.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 590 0.000512 4096 140 6768 24960 6.61338 577.02 209.464 793.143 793.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1400 0.000256 512 240 384 66048 2.77322 1.6865 14.533 51.8288 70.9527 71.0674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1470 0.000256 512 320 432 64512 2.80294 1.68426 16.3165 51.8284 72.7618 72.8829
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 1050 6.4e-05 512 170 360 251904 14.2797 6.61475 54.5011 206.454 282.042 282.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 24 520 3.2e-05 512 160 1512 245760 60.1408 12.8143 231.567 396.163 700.951 701.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1160 6.4e-05 512 60 408 298400 10.593 6.74611 108.181 209.453 335.109 335.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1220 0.000256 1024 50 360 75600 3.41866 35.1952 104.94 143.598 143.658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1450 6.4e-05 1024 50 1056 305800 11.6306 13.6148 477.049 419.194 921.562 921.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 770 6.4e-05 2048 120 4896 257600 45.8475 28.3574 4345.63 837.213 5257.2 5257.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1300 0.000128 512 110 936 146400 5.34931 3.41779 117.514 186.401 312.807 312.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 590 0.000512 4096 140 6768 25100 6.61834 881.344 209.558 1097.56 1097.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1400 0.000256 512 240 384 68000 2.77485 1.70413 22.4966 52.2596 79.3646 79.4726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1470 0.000256 512 320 432 66400 2.81491 1.70336 25.1567 52.2589 82.0621 82.1805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 1050 6.4e-05 512 170 360 259200 14.2072 6.70605 84.4841 208.37 313.959 314.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 24 520 3.2e-05 512 160 1512 256000 62.8501 13.1691 364.07 412.253 852.617 852.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1160 6.4e-05 512 60 408 297600 10.6058 6.73894 73.1201 209.466 300.067 300.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1220 0.000256 1024 50 360 75400 3.42182 23.6378 104.664 131.767 131.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1450 6.4e-05 1024 50 1056 305200 11.5861 13.5247 322.126 418.666 765.978 766.057
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 770 6.4e-05 2048 120 4896 257600 45.7996 28.3357 2943.16 837.226 3854.66 3854.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1300 0.000128 512 110 936 145600 5.32605 3.41606 78.9651 185.943 273.779 273.893
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 590 0.000512 4096 140 6768 25000 6.62323 595.864 209.491 812.025 812.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1400 0.000256 512 240 384 67200 2.75674 1.69062 15.0813 51.7754 71.4304 71.5448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1470 0.000256 512 320 432 65600 2.79194 1.69165 16.917 51.7831 73.3103 73.4325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 1050 6.4e-05 512 170 360 256000 14.0841 6.62762 56.5648 206.238 283.702 283.854
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 24 520 3.2e-05 512 160 1512 256000 62.9025 13.1569 245.402 412.198 733.928 734.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1160 6.4e-05 512 60 408 298368 10.5378 6.73158 105.413 209.483 332.3 332.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1220 0.000256 1024 50 360 75600 3.41805 34.4239 105.026 142.913 142.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1450 6.4e-05 1024 50 1056 305760 11.5753 13.5193 465.125 419.305 909.601 909.684
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 770 6.4e-05 2048 120 4896 258048 45.6592 28.4918 4273.56 837.3 5185.16 5185.28
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1300 0.000128 512 110 936 146944 5.30218 3.41056 115.229 186.333 310.405 310.524
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 590 0.000512 4096 140 6768 25088 6.62586 864.356 209.703 1080.73 1080.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1400 0.000256 512 240 384 68096 2.7793 1.7097 21.9752 52.5424 79.1378 79.2515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1470 0.000256 512 320 432 66304 2.81085 1.70634 24.6622 52.5376 81.8482 81.9696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 1050 6.4e-05 512 170 360 261632 14.185 6.71744 83.3604 209.475 313.92 314.078
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 24 520 3.2e-05 512 160 1512 258048 60.7219 13.0396 358.112 404.298 836.44 836.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1160 6.4e-05 512 60 408 297472 10.5595 6.72848 70.0748 209.538 297.041 297.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1220 0.000256 1024 50 360 75488 3.42016 22.7434 104.906 131.113 131.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1450 6.4e-05 1024 50 1056 305536 11.5507 13.4963 308.952 419.42 753.493 753.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 770 6.4e-05 2048 120 4896 258048 45.5808 28.3336 2818.98 837.526 3730.56 3730.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1300 0.000128 512 110 936 146944 5.30346 3.41126 76.466 186.445 271.757 271.872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 590 0.000512 4096 140 6768 24864 6.60067 565.269 209.078 780.994 781.051
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1400 0.000256 512 240 384 66304 2.77709 1.6959 14.3299 52.0133 70.9486 71.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1470 0.000256 512 320 432 64512 2.8119 1.68941 16.0228 52.0095 72.6679 72.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 1050 6.4e-05 512 170 360 258048 14.0299 6.6377 54.6595 207.121 282.643 282.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 24 520 3.2e-05 512 160 1512 229376 59.5316 12.608 210.318 385.2 667.928 668.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1160 6.4e-05 512 60 408 298560 10.5742 6.7425 103.357 209.446 330.257 330.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1220 0.000256 1024 50 360 75600 3.42163 33.5592 104.955 141.979 142.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1450 6.4e-05 1024 50 1056 305760 11.5961 13.5378 455.246 418.953 899.407 899.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 770 6.4e-05 2048 120 4896 258240 45.7607 28.5416 4146.24 837.172 5057.85 5057.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1300 0.000128 512 110 936 145920 5.31965 3.41606 111.561 187.134 307.557 307.674
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 590 0.000512 4096 140 6768 25080 6.62253 833.62 209.526 1049.81 1049.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1400 0.000256 512 240 384 68160 2.7719 1.70803 21.4699 52.3767 78.4575 78.5695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1470 0.000256 512 320 432 66240 2.81331 1.70621 24.0023 52.3716 81.0234 81.1403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 1050 6.4e-05 512 170 360 261120 14.1654 6.71741 80.7982 209.682 311.549 311.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 24 520 3.2e-05 512 160 1512 276480 60.5731 13.1545 370.665 412.203 856.863 857.068
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1160 6.4e-05 512 60 408 297600 10.5292 6.72762 66.9098 208.852 293.157 293.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1220 0.000256 1024 50 360 75360 3.42006 21.6904 104.668 129.822 129.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1450 6.4e-05 1024 50 1056 305280 11.5425 13.5149 293.803 418.734 737.667 737.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 770 6.4e-05 2048 120 4896 257280 45.522 28.3224 2660.68 834.78 3569.44 3569.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1300 0.000128 512 110 936 145920 5.3152 3.41955 72.3779 185.756 266.992 267.108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 590 0.000512 4096 140 6768 24960 6.62493 534.518 209.499 750.685 750.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1400 0.000256 512 240 384 67200 2.74589 1.68723 13.8845 51.7992 70.2436 70.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1470 0.000256 512 320 432 65280 2.78995 1.692 15.2675 51.8024 71.6788 71.7933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 1050 6.4e-05 512 170 360 253440 14.1765 6.62918 51.066 206.265 278.315 278.465
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 24 520 3.2e-05 512 160 1512 245760 63.8698 13.1441 214.902 412.957 705.144 705.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1160 6.4e-05 512 60 408 297984 10.5589 6.73094 98.4778 209.865 325.769 325.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1220 0.000256 1024 50 360 75520 3.42426 32.1144 104.948 140.53 140.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1450 6.4e-05 1024 50 1056 305664 11.5685 14.252 435.107 419.464 880.466 880.564
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 770 6.4e-05 2048 120 4896 258048 45.6299 28.4506 3960.58 838.824 4873.63 4873.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1300 0.000128 512 110 936 146432 5.29491 3.40445 106.312 186.419 301.559 301.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 590 0.000512 4096 140 6768 25088 6.62528 797.322 209.811 1013.8 1013.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1400 0.000256 512 240 384 67584 2.78259 1.70394 20.2885 52.4714 77.3739 77.484
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1470 0.000256 512 320 432 66560 2.80019 1.70477 22.8846 52.4754 79.99 80.1079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 1050 6.4e-05 512 170 360 258048 14.3194 6.7072 76.0542 209.171 306.442 306.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 24 520 3.2e-05 512 160 1512 262144 63.3152 13.3301 336.23 418.095 831.247 831.455
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1160 6.4e-05 512 60 408 296960 10.5414 6.72291 66.2403 209.069 292.71 292.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1220 0.000256 1024 50 360 75264 3.42016 21.2256 104.577 129.266 129.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1450 6.4e-05 1024 50 1056 305152 11.5476 14.4161 291.57 418.562 736.173 736.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 770 6.4e-05 2048 120 4896 256000 45.5978 28.2542 2650.05 835.657 3559.7 3559.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1300 0.000128 512 110 936 145408 5.32723 3.41146 72.3219 186.187 267.372 267.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 590 0.000512 4096 140 6768 24832 6.59805 538.883 208.937 754.46 754.517
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1400 0.000256 512 240 384 67584 2.79165 1.70579 13.8808 52.5126 71.0171 71.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1470 0.000256 512 320 432 65536 2.82714 1.70403 15.4536 52.508 72.6218 72.7387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 1050 6.4e-05 512 170 360 253952 14.5737 6.70515 51.2806 209.054 281.805 281.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 24 520 3.2e-05 512 160 1512 196608 65.9419 12.8164 171.875 409.186 660.09 660.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1160 6.4e-05 512 60 400 300032 10.5057 6.73194 75.5553 209.773 302.701 302.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1220 0.000256 1024 50 350 75776 3.42355 24.7918 105.04 133.297 133.354
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1450 6.4e-05 1024 50 1050 306112 11.5722 13.4984 347.053 419.461 791.656 791.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 770 6.4e-05 2048 120 4875 258560 45.5114 28.2898 3216.99 838.46 4129.39 4129.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1300 0.000128 512 110 950 146944 5.30278 3.40669 87.0626 187.906 283.807 283.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 590 0.000512 4096 140 6750 25216 6.62346 650.881 209.752 867.301 867.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1400 0.000256 512 240 375 69120 2.75302 1.70602 17.157 52.7269 74.4694 74.5847
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1470 0.000256 512 320 425 67328 2.79046 1.70803 18.0817 52.5691 75.2781 75.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 1050 6.4e-05 512 170 350 265216 13.9917 6.71334 69.4061 209.761 300.059 300.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 25 520 3.2e-05 512 160 1525 278528 61.3953 13.3201 290.69 417.975 783.658 783.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1160 6.4e-05 512 60 400 300160 10.5544 6.74778 67.5627 209.636 294.641 294.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1220 0.000256 1024 50 350 75760 3.41811 21.9361 104.873 130.27 130.328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1450 6.4e-05 1024 50 1050 306080 11.6353 13.53 312.964 419.115 757.321 757.401
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 770 6.4e-05 2048 120 4875 258560 45.7564 28.4078 2892.76 838.093 3805.21 3805.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1300 0.000128 512 110 950 146880 5.33002 3.41606 78.0231 186.83 273.736 273.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 590 0.000512 4096 140 6750 25200 6.62096 585.198 209.562 801.424 801.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1400 0.000256 512 240 375 69120 2.76714 1.71008 14.4493 52.5435 71.5994 71.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1470 0.000256 512 320 425 67200 2.80778 1.71418 16.2048 52.5415 73.3964 73.515
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 1050 6.4e-05 512 170 350 264960 14.0699 6.72973 55.7919 209.62 286.401 286.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 25 520 3.2e-05 512 160 1525 276480 62.0976 13.3833 257.598 419.068 752.426 752.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1160 6.4e-05 512 60 400 300160 10.535 6.73587 44.4112 209.589 271.406 271.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1220 0.000256 1024 50 350 75680 3.41811 14.4779 104.787 122.727 122.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1450 6.4e-05 1024 50 1050 305920 11.5991 13.5119 201.908 418.925 646.017 646.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 770 6.4e-05 2048 120 4875 258560 45.5826 28.313 1866.29 837.75 2778.08 2778.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1300 0.000128 512 110 950 146560 5.33341 3.41645 50.3956 186.561 245.836 245.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 590 0.000512 4096 140 6750 25120 6.61603 374.59 209.283 590.534 590.596
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1400 0.000256 512 240 375 68480 2.73936 1.69984 10.669 52.1247 67.3595 67.476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1470 0.000256 512 320 425 66560 2.78931 1.6993 10.5668 52.1219 67.3056 67.4278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 1050 6.4e-05 512 170 350 263680 14.0914 6.72557 44.4415 209.587 275.031 275.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 25 520 3.2e-05 512 160 1525 266240 61.6052 13.1455 161.678 412.095 648.794 649.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1160 6.4e-05 512 60 400 299904 10.5248 6.7376 72.6355 209.719 299.753 299.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1220 0.000256 1024 50 350 75744 3.41725 23.587 105.026 132.072 132.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1450 6.4e-05 1024 50 1050 306048 11.5893 13.5124 332.357 419.516 777.051 777.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 770 6.4e-05 2048 120 4875 258432 45.6316 28.3059 3073.56 838.27 3985.91 3986.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1300 0.000128 512 110 950 146688 5.31978 3.41491 83.3114 188.038 280.219 280.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 590 0.000512 4096 140 6750 25200 6.62442 622.975 209.777 839.424 839.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1400 0.000256 512 240 375 69120 2.75469 1.70394 15.4348 52.6655 72.6856 72.7997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1470 0.000256 512 320 425 67200 2.79654 1.70598 17.3999 52.5033 74.5307 74.6489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 1050 6.4e-05 512 170 350 264192 14.0302 6.72154 59.2555 209.458 289.653 289.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 25 520 3.2e-05 512 160 1525 270336 61.099 13.141 269.796 412.654 756.962 757.183
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1160 6.4e-05 512 60 400 299520 10.5082 6.72762 46.966 209.498 273.834 273.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1220 0.000256 1024 50 350 75648 3.42016 15.3045 104.882 123.649 123.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1450 6.4e-05 1024 50 1050 306048 11.5644 13.4984 215.233 419.495 659.863 659.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 770 6.4e-05 2048 120 4875 258048 45.6005 28.2935 1979.26 837.363 2890.65 2890.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1300 0.000128 512 110 950 146688 5.29242 3.40902 54.0226 186.1 248.952 249.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 590 0.000512 4096 140 6750 25152 6.62733 399.753 210.151 616.573 616.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1400 0.000256 512 240 375 68352 2.74944 1.69741 10.1177 52.2762 66.965 67.0763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1470 0.000256 512 320 425 66816 2.78557 1.69731 11.3688 52.2759 68.2598 68.3766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 1050 6.4e-05 512 170 350 261120 14.0105 6.68317 38.213 208.51 267.601 267.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 25 520 3.2e-05 512 160 1525 270336 60.9414 13.1256 174.407 412.659 661.396 661.609
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1160 6.4e-05 512 60 400 299712 10.5637 7.37034 77.945 209.536 305.553 305.668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1220 0.000256 1024 50 350 75712 3.40992 25.7549 104.917 134.122 134.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1450 6.4e-05 1024 50 1050 305984 11.6101 13.546 354.021 418.967 798.221 798.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 770 6.4e-05 2048 120 4875 258496 45.7731 28.4291 3307.7 837.51 4219.56 4219.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1300 0.000128 512 110 950 146496 5.32816 3.4167 89.3675 186.101 284.347 284.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 590 0.000512 4096 140 6750 25200 6.61901 668.4 209.587 884.651 884.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1400 0.000256 512 240 375 68992 2.7672 1.70765 16.8067 52.449 73.8613 73.9717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1470 0.000256 512 320 425 67200 2.8016 1.70899 18.8601 52.4505 75.9511 76.0668
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 1050 6.4e-05 512 170 350 263424 14.1086 6.73402 64.0212 209.23 294.283 294.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 25 520 3.2e-05 512 160 1525 272384 61.0936 13.194 291.313 413.456 779.33 779.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1160 6.4e-05 512 60 400 299264 10.5223 6.73766 49.7424 209.506 276.643 276.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1220 0.000256 1024 50 350 75600 3.42032 16.4844 104.839 124.786 124.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1450 6.4e-05 1024 50 1050 305760 11.583 13.5168 225.29 419.357 669.82 669.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 770 6.4e-05 2048 120 4875 258048 45.6337 28.3082 2074.74 837.418 2986.24 2986.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1300 0.000128 512 110 950 146048 5.32694 3.41402 56.8029 186.909 252.582 252.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 590 0.000512 4096 140 6750 25088 6.61779 417.941 209.521 634.123 634.179
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1400 0.000256 512 240 375 68992 2.7567 1.70579 10.8199 52.656 68.0662 68.1742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1470 0.000256 512 320 425 67200 2.79958 1.70656 12.1416 52.5455 69.3211 69.4374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 1050 6.4e-05 512 170 350 261632 14.1654 6.72298 40.5948 209.591 271.256 271.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 25 520 3.2e-05 512 160 1525 258048 60.6897 13.0449 175.497 404.402 653.896 654.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1160 6.4e-05 512 60 400 300032 10.5126 6.73178 81.4036 209.591 308.376 308.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1220 0.000256 1024 50 350 75712 3.41862 26.9077 104.927 135.296 135.353
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1450 6.4e-05 1024 50 1050 305920 11.569 13.4998 370.898 418.923 814.963 815.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 770 6.4e-05 2048 120 4875 258560 45.5495 28.5517 3334.18 837.73 4246.15 4246.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1300 0.000128 512 110 950 146944 5.30058 3.41408 91.56 186.405 286.807 286.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 590 0.000512 4096 140 6750 25152 6.61504 679.609 209.375 895.648 895.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1400 0.000256 512 240 375 68608 2.75808 1.69984 17.273 52.3725 74.232 74.3456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1470 0.000256 512 320 425 67072 2.78742 1.70477 19.5235 52.3719 76.5148 76.6342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 1050 6.4e-05 512 170 350 264192 13.9725 6.7113 66.4544 210.227 297.548 297.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 25 520 3.2e-05 512 160 1525 278528 61.3974 13.3267 300.546 417.592 793.131 793.336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1160 6.4e-05 512 60 400 300032 10.5122 6.73373 54.5318 209.662 281.575 281.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1220 0.000256 1024 50 350 75648 3.41475 18.0244 104.824 126.307 126.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1450 6.4e-05 1024 50 1050 305920 11.5673 13.503 244.589 419.058 688.793 688.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 770 6.4e-05 2048 120 4875 258048 45.6055 28.3034 2119.05 838.029 3031.12 3031.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1300 0.000128 512 110 950 146432 5.30365 3.40608 59.6211 185.836 254.3 254.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 590 0.000512 4096 140 6750 25088 6.63965 438.557 209.404 654.644 654.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1400 0.000256 512 240 375 68608 2.75891 1.70397 11.6852 52.4207 68.6974 68.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1470 0.000256 512 320 425 66560 2.79856 1.70394 13.0402 52.4222 70.0954 70.2125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 1050 6.4e-05 512 170 350 262144 14.062 6.70736 44.5829 209.024 274.56 274.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 25 520 3.2e-05 512 160 1525 262144 63.3092 13.3304 180.32 417.815 675.044 675.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1160 6.4e-05 512 60 400 299520 10.5935 6.74458 91.1378 209.538 318.147 318.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1220 0.000256 1024 50 350 75672 3.41606 28.0862 104.784 136.328 136.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1450 6.4e-05 1024 50 1050 306000 11.6172 13.5305 391.805 419.012 836.039 836.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 770 6.4e-05 2048 120 4875 258048 45.7971 28.3512 3631.58 849.484 4555.36 4555.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1300 0.000128 512 110 950 146880 5.32445 3.41738 99.3533 186.371 294.595 294.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 590 0.000512 4096 140 6750 25128 6.61392 733.757 209.321 949.737 949.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1400 0.000256 512 240 375 68544 2.75978 1.70598 18.2369 52.3404 75.1702 75.2824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1470 0.000256 512 320 425 66816 2.79462 1.70323 20.6133 52.3453 77.5878 77.7073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 1050 6.4e-05 512 170 350 262656 14.0642 6.71718 70.053 208.755 299.777 299.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 25 520 3.2e-05 512 160 1525 258048 61.8077 13.0601 305.949 408.05 789.135 789.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1160 6.4e-05 512 60 400 299520 10.5328 6.74083 61.9851 209.789 289.181 289.294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1220 0.000256 1024 50 350 75600 3.4176 20.3205 104.881 128.662 128.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1450 6.4e-05 1024 50 1050 305856 11.5615 13.511 282.019 419.304 726.47 726.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 770 6.4e-05 2048 120 4875 258048 45.5342 28.3261 2603.28 838.529 3515.81 3515.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1300 0.000128 512 110 950 146304 5.29987 3.41382 71.2889 185.825 265.958 266.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 590 0.000512 4096 140 6750 25056 6.61299 526.363 209.525 742.544 742.604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1400 0.000256 512 240 375 67968 2.7464 1.69443 13.2169 52.0525 69.8361 69.9483
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1470 0.000256 512 320 425 65664 2.79357 1.6937 14.8174 52.0553 71.4829 71.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 1050 6.4e-05 512 170 350 258048 14.0924 6.65382 49.7306 207.453 278.112 278.264
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 25 520 3.2e-05 512 160 1525 221184 62.9406 12.8246 188.387 396.112 660.532 660.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1160 6.4e-05 512 60 400 300160 10.5192 6.73594 83.5938 209.665 310.652 310.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1220 0.000256 1024 50 350 75680 3.41568 27.5542 104.935 135.948 136.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1450 6.4e-05 1024 50 1050 305920 11.5695 13.5201 381.419 419.058 825.643 825.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 770 6.4e-05 2048 120 4875 258560 45.5567 28.313 3530.03 838.033 4442.08 4442.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1300 0.000128 512 110 950 146560 5.31946 3.41459 95.7389 187.163 291.764 291.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 590 0.000512 4096 140 6750 25120 6.61603 712.083 209.355 928.098 928.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1400 0.000256 512 240 375 68480 2.74406 1.6999 17.7724 52.1362 74.4823 74.5904
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1470 0.000256 512 320 425 66560 2.78762 1.69702 20.0756 52.1353 76.8257 76.9421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 1050 6.4e-05 512 170 350 263680 14.0913 6.72358 68.3762 209.653 299.03 299.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 25 520 3.2e-05 512 160 1525 266240 61.568 13.1494 306.071 412.229 793.286 793.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1160 6.4e-05 512 60 400 299520 10.5121 6.73178 59.3891 209.72 286.491 286.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1220 0.000256 1024 50 350 75520 3.41958 19.4852 104.715 127.663 127.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1450 6.4e-05 1024 50 1050 305920 11.5531 13.5354 269.473 419.172 713.809 713.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 770 6.4e-05 2048 120 4875 258560 45.4894 28.3607 2479.61 838.432 3392.03 3392.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1300 0.000128 512 110 950 144640 5.30147 3.40582 66.9629 185.372 261.168 261.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 590 0.000512 4096 140 6750 24960 6.60685 499.042 208.928 714.622 714.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1400 0.000256 512 240 375 67840 2.7241 1.68518 12.6056 51.7673 68.9143 69.0279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1470 0.000256 512 320 425 65280 2.78307 1.68474 13.9965 51.7688 70.3629 70.4868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 1050 6.4e-05 512 170 350 261120 14.2552 6.71533 48.0622 209.709 278.932 279.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 25 520 3.2e-05 512 160 1525 245760 63.8207 13.1261 198.889 412.397 688.505 688.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1160 6.4e-05 512 60 400 299520 10.5064 6.72947 103.012 209.242 329.623 329.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1220 0.000256 1024 50 350 75648 3.41606 33.8569 104.878 142.193 142.256
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1450 6.4e-05 1024 50 1050 306048 11.5466 13.4984 467.034 418.998 911.149 911.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 770 6.4e-05 2048 120 4875 258048 45.5893 28.3809 4282.69 836.34 5193.14 5193.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1300 0.000128 512 110 950 146688 5.29962 3.4095 117.67 185.725 312.233 312.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 590 0.000512 4096 140 6750 25152 6.624 870.368 209.535 1086.57 1086.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1400 0.000256 512 240 375 68352 2.74896 1.69862 21.8649 52.2125 78.657 78.7661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1470 0.000256 512 320 425 66816 2.78579 1.69642 24.7622 52.2125 81.5848 81.7052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 1050 6.4e-05 512 170 350 261120 14.0184 6.67853 83.2759 208.202 312.359 312.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 25 520 3.2e-05 512 160 1525 270336 60.9494 13.1294 381.246 412.079 867.676 867.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1160 6.4e-05 512 60 400 299520 10.5204 6.72637 69.0848 209.364 295.832 295.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1220 0.000256 1024 50 350 75456 3.41606 22.4809 104.663 130.602 130.66
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1450 6.4e-05 1024 50 1050 305664 11.5753 13.4939 311.799 418.976 755.92 755.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 770 6.4e-05 2048 120 4875 258048 45.6464 28.3133 2866.67 836.81 3777.58 3777.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1300 0.000128 512 110 950 145920 5.29021 3.40787 78.6947 185.353 272.882 272.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 590 0.000512 4096 140 6750 24960 6.60618 582.32 209.062 798.035 798.091
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1400 0.000256 512 240 375 67584 2.74045 1.68346 14.6243 51.7788 70.9556 71.0636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1470 0.000256 512 320 425 66048 2.77168 1.68563 16.5312 51.7786 72.8951 73.0127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 1050 6.4e-05 512 170 350 258048 13.9474 6.61709 55.3581 206.264 282.374 282.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 25 520 3.2e-05 512 160 1525 245760 60.1 12.8102 231.898 395.774 700.853 701.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1160 6.4e-05 512 60 400 299200 10.5773 6.75248 102.712 209.603 329.782 329.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1220 0.000256 1024 50 350 75700 3.41741 33.8098 105.129 142.396 142.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1450 6.4e-05 1024 50 1050 306000 11.6274 13.5739 465.646 419.494 910.417 910.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 770 6.4e-05 2048 120 4875 257600 45.8285 28.421 4288.8 837.802 5200.99 5201.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1300 0.000128 512 110 950 146400 5.34512 3.42016 117.854 187.026 313.77 313.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 590 0.000512 4096 140 6750 25100 6.61094 873.217 209.505 1089.38 1089.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1400 0.000256 512 240 375 68000 2.76944 1.70496 21.9243 52.2961 78.8224 78.9328
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1470 0.000256 512 320 425 66400 2.81168 1.70458 24.6931 52.3007 81.6333 81.7513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 1050 6.4e-05 512 170 350 262400 14.0388 6.70326 83.9601 208.521 313.408 313.554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 25 520 3.2e-05 512 160 1525 256000 62.8162 13.1644 361.951 412.542 850.748 850.944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1160 6.4e-05 512 60 400 299200 10.5622 6.7439 69.273 209.498 296.211 296.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1220 0.000256 1024 50 350 75600 3.42003 22.815 104.86 131.138 131.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1450 6.4e-05 1024 50 1050 305600 11.5957 13.5222 312.236 418.736 756.163 756.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 770 6.4e-05 2048 120 4875 257600 45.7894 28.3417 2872.7 837.357 3784.32 3784.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1300 0.000128 512 110 950 145600 5.32592 3.41402 78.4019 186.492 273.759 273.871
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 590 0.000512 4096 140 6750 25000 6.6135 583.296 209.319 799.275 799.329
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1400 0.000256 512 240 375 67200 2.74806 1.68678 14.5949 51.7899 70.9421 71.0526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1470 0.000256 512 320 425 65600 2.78566 1.68768 16.4941 51.7836 72.8766 72.9932
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 1050 6.4e-05 512 170 350 256000 14.0812 6.62682 54.9859 206.265 282.144 282.29
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 25 520 3.2e-05 512 160 1525 256000 62.8694 13.1559 240.7 412.261 729.256 729.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1160 6.4e-05 512 60 400 299264 10.5204 6.73786 99.1118 209.484 325.991 326.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1220 0.000256 1024 50 350 75600 3.41824 32.897 104.938 141.299 141.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1450 6.4e-05 1024 50 1050 305760 11.5714 13.5158 455.167 419.315 899.641 899.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 770 6.4e-05 2048 120 4875 258048 45.6515 28.4092 4169.69 837.322 5081.21 5081.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1300 0.000128 512 110 950 146048 5.32579 3.41389 114.247 185.847 308.963 309.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 590 0.000512 4096 140 6750 25088 6.61667 840.957 209.497 1057.12 1057.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1400 0.000256 512 240 375 68992 2.75296 1.70778 21.5036 54.078 80.1695 80.2772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1470 0.000256 512 320 425 67200 2.79539 1.70813 24.0333 52.5444 81.2112 81.3261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 1050 6.4e-05 512 170 350 261632 14.1738 6.71987 80.9188 209.471 311.462 311.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 25 520 3.2e-05 512 160 1525 258048 60.7115 13.0392 350.84 404.298 829.156 829.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1160 6.4e-05 512 60 400 299264 10.5062 6.72973 65.8286 209.387 292.588 292.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1220 0.000256 1024 50 350 75488 3.41562 21.6125 104.747 129.818 129.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1450 6.4e-05 1024 50 1050 305536 11.5509 13.4966 298.072 419.118 742.312 742.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 770 6.4e-05 2048 120 4875 258048 45.5623 28.2849 2730.31 836.925 3641.21 3641.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1300 0.000128 512 110 950 145152 5.34282 3.40992 74.2095 185.877 268.964 269.074
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 590 0.000512 4096 140 6750 24864 6.58989 545.317 208.728 760.678 760.734
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1400 0.000256 512 240 375 68096 2.7304 1.6937 13.9897 51.9716 70.5088 70.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1470 0.000256 512 320 425 66304 2.77533 1.68986 15.7645 51.9777 72.334 72.448
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 1050 6.4e-05 512 170 350 258048 14.0251 6.63997 52.4775 206.973 280.299 280.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 25 520 3.2e-05 512 160 1525 229376 59.5324 12.609 205.946 384.812 663.168 663.358
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1160 6.4e-05 512 60 400 299520 10.5517 6.74563 97.0839 209.641 324.159 324.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1220 0.000256 1024 50 350 75600 3.41606 31.8546 104.956 140.268 140.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1450 6.4e-05 1024 50 1050 305760 11.5969 13.6124 440.746 419.345 885.376 885.451
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 770 6.4e-05 2048 120 4875 258240 45.7709 28.3675 4041.35 837.957 4953.59 4953.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1300 0.000128 512 110 950 145920 5.31619 3.41853 109.407 186.048 304.318 304.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 590 0.000512 4096 140 6750 25080 6.61568 812.161 209.523 1028.34 1028.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1400 0.000256 512 240 375 68160 2.77187 1.70864 20.5854 52.4229 77.6189 77.7279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1470 0.000256 512 320 425 66240 2.81642 1.70669 23.0849 52.4205 80.1574 80.2763
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 1050 6.4e-05 512 170 350 261120 14.1504 6.71539 78.0159 208.988 308.056 308.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 25 520 3.2e-05 512 160 1525 245760 63.9813 13.1594 325.981 412.593 815.991 816.187
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1160 6.4e-05 512 60 400 297600 10.5202 6.72534 63.9539 209.08 290.415 290.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1220 0.000256 1024 50 350 75360 3.41805 20.8343 104.693 128.988 129.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1450 6.4e-05 1024 50 1050 305280 11.565 13.5086 290.642 419.179 734.97 735.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 770 6.4e-05 2048 120 4875 257280 45.5123 28.3401 2669.02 835.665 3578.68 3578.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1300 0.000128 512 110 950 145920 5.31066 3.41398 73.8044 185.381 268.039 268.155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 590 0.000512 4096 140 6750 24960 6.61571 541.472 209.52 757.651 757.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1400 0.000256 512 240 375 67200 2.74099 1.69158 13.7217 51.8581 70.1402 70.2545
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1470 0.000256 512 320 425 65280 2.7911 1.69002 15.2329 51.8589 71.7036 71.8218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 1050 6.4e-05 512 170 350 253440 14.1895 6.62614 51.1226 206.488 278.613 278.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 25 520 3.2e-05 512 160 1525 245760 63.9361 13.1461 219.049 412.732 709.136 709.339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1160 6.4e-05 512 60 400 300032 10.5122 6.73232 92.9155 209.8 320.093 320.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1220 0.000256 1024 50 350 75648 3.41814 30.433 104.999 138.894 138.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1450 6.4e-05 1024 50 1050 305920 11.5712 13.5019 420.043 419.339 864.529 864.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 770 6.4e-05 2048 120 4875 258048 45.6116 28.3798 3850.1 838.574 4762.8 4762.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1300 0.000128 512 110 950 146432 5.30656 3.40582 105.514 185.893 300.252 300.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 590 0.000512 4096 140 6750 25088 6.61398 779.826 209.543 996.029 996.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1400 0.000256 512 240 375 68608 2.7585 1.70394 19.6982 52.4549 76.7405 76.8559
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1470 0.000256 512 320 425 66560 2.80381 1.70198 22.1778 52.4553 79.2691 79.387
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 1050 6.4e-05 512 170 350 262144 14.0591 6.89539 75.1677 209.104 305.409 305.561
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 25 520 3.2e-05 512 160 1525 262144 63.3413 13.3284 331.734 417.962 826.637 826.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1160 6.4e-05 512 60 400 299008 10.4778 6.72368 65.2612 209.097 291.693 291.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1220 0.000256 1024 50 350 75520 3.41286 21.0874 104.843 129.387 129.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1450 6.4e-05 1024 50 1050 305152 11.5528 14.1492 294.387 418.617 738.783 738.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 770 6.4e-05 2048 120 4875 256000 45.5978 28.3192 2705.25 835.758 3615.06 3615.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1300 0.000128 512 110 950 145408 5.32797 3.4151 74.5376 185.506 268.919 269.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 590 0.000512 4096 140 6750 24832 6.5889 553.245 208.755 768.633 768.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1400 0.000256 512 240 375 67584 2.78675 1.70925 13.8918 52.5168 71.033 71.1486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1470 0.000256 512 320 425 65536 2.83098 1.70496 15.6298 52.5181 72.8086 72.9315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 1050 6.4e-05 512 170 350 262144 14.084 6.70515 53.6195 209.087 283.681 283.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 25 520 3.2e-05 512 160 1525 196608 65.9361 12.8122 175.569 395.975 650.563 650.766
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1160 6.4e-05 512 60 416 299264 10.5281 6.73123 69.0381 209.604 296.038 296.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1220 0.000256 1024 50 352 75744 3.42416 21.762 104.844 130.075 130.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1450 6.4e-05 1024 50 1056 305920 11.5652 13.5066 308.405 419.116 752.667 752.745
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 770 6.4e-05 2048 120 4896 258560 45.5012 28.3148 2827.66 837.786 3739.4 3739.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1300 0.000128 512 110 960 146688 5.31658 3.41238 76.2466 187.535 272.641 272.754
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 590 0.000512 4096 140 6752 25216 6.62323 571.79 209.604 788.061 788.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1400 0.000256 512 240 384 68608 2.7656 1.70835 14.0077 52.5356 71.1433 71.2644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1470 0.000256 512 320 448 67072 2.8016 1.71213 16.2925 52.5299 73.4627 73.5813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 1050 6.4e-05 512 170 352 264192 14.0409 6.7168 54.7386 209.594 285.275 285.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 32 520 3.2e-05 512 160 1536 278528 61.4098 13.3293 255.818 417.763 748.593 748.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1160 6.4e-05 512 60 416 299008 10.5361 6.73085 44.9157 209.797 272.115 272.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 32 1220 0.000256 1024 50 352 75712 3.42125 38.4418 104.934 146.839 146.905
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1450 6.4e-05 1024 50 1056 305792 11.5775 13.615 198.737 419.343 643.346 643.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 770 6.4e-05 2048 120 4896 258560 45.558 28.545 1820.5 838.563 2733.3 2733.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1300 0.000128 512 110 960 146432 5.33168 3.41197 49.4808 187.157 245.507 245.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 590 0.000512 4096 140 6752 25152 6.60906 365.232 209.734 581.62 581.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1400 0.000256 512 240 384 68096 2.768 1.70394 10.3466 52.4228 67.372 67.4877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1470 0.000256 512 320 448 66560 2.80346 1.70394 10.6009 52.4282 67.663 67.7604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 1050 6.4e-05 512 170 352 262144 14.0524 6.70637 42.8508 209.108 272.902 273.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 32 520 3.2e-05 512 160 1536 278528 61.3915 13.3263 165.382 418.089 658.451 658.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1160 6.4e-05 512 60 416 299200 10.576 6.74701 71.2308 209.784 298.472 298.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1220 0.000256 1024 50 352 75760 3.4263 22.2392 105.046 130.754 130.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1450 6.4e-05 1024 50 1056 305840 11.6153 13.531 315.475 419.405 760.098 760.168
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 770 6.4e-05 2048 120 4896 258560 45.7362 28.3587 2889.67 838.488 3802.39 3802.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1300 0.000128 512 110 960 146880 5.33392 3.42016 78.6811 187.451 275.01 275.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 590 0.000512 4096 140 6752 25200 6.61968 583.074 211.274 801.016 801.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1400 0.000256 512 240 384 68800 2.77312 1.71142 14.4966 52.5798 71.6898 71.7996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1470 0.000256 512 320 448 67200 2.8096 1.71008 16.8544 52.5815 74.0819 74.2017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 1050 6.4e-05 512 170 352 264960 14.0686 6.73197 56.5176 209.765 287.268 287.422
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 32 520 3.2e-05 512 160 1536 286720 60.8546 13.3893 270.053 419.405 763.97 764.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1160 6.4e-05 512 60 416 298880 10.5601 6.73462 45.9377 209.624 272.994 273.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1220 0.000256 1024 50 352 75680 3.42016 14.4244 104.818 122.705 122.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1450 6.4e-05 1024 50 1056 305760 11.5931 13.5131 203.227 418.98 647.384 647.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 770 6.4e-05 2048 120 4896 258560 45.5728 28.3141 1863.88 837.856 2775.77 2775.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1300 0.000128 512 110 960 146560 5.32522 3.41693 50.5841 188.112 247.564 247.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 590 0.000512 4096 140 6752 25120 6.61504 372.994 209.427 589.079 589.138
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1400 0.000256 512 240 384 67840 2.74822 1.6977 9.31744 52.1278 66.0171 66.1279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1470 0.000256 512 320 448 66560 2.78944 1.69952 10.8518 52.1357 67.6107 67.7261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 1050 6.4e-05 512 170 352 263680 14.1013 6.71667 36.3277 209.61 266.936 267.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 32 520 3.2e-05 512 160 1536 266240 61.6089 13.1463 162.45 412.717 650.189 650.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1160 6.4e-05 512 60 416 299136 10.5425 6.73766 77.3869 209.722 304.527 304.642
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1220 0.000256 1024 50 352 75744 3.43242 24.2975 105.043 132.815 132.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1450 6.4e-05 1024 50 1056 305856 11.5866 13.5085 340.992 419.442 785.602 785.678
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 770 6.4e-05 2048 120 4896 258432 45.6254 28.3648 3135.03 838.253 4047.4 4047.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1300 0.000128 512 110 960 146304 5.32083 3.41395 84.8234 186.914 280.599 280.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 590 0.000512 4096 140 6752 25200 6.62118 630.702 209.803 847.172 847.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1400 0.000256 512 240 384 68352 2.76941 1.70595 15.7829 52.5059 72.8932 73.0066
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1470 0.000256 512 320 448 66816 2.80454 1.70803 18.294 52.5061 75.4399 75.5614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 1050 6.4e-05 512 170 352 264192 14.0278 6.72563 61.1715 209.455 291.566 291.718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 32 520 3.2e-05 512 160 1536 270336 61.0651 13.1441 275.221 412.671 762.375 762.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1160 6.4e-05 512 60 416 298752 10.5295 6.72973 50.3358 209.243 276.974 277.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1220 0.000256 1024 50 352 75648 3.42595 15.8249 104.773 124.066 124.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1450 6.4e-05 1024 50 1056 305856 11.5548 13.8056 219.748 419.002 664.184 664.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 770 6.4e-05 2048 120 4896 258048 45.5694 28.2986 2001.37 836.345 2911.73 2911.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1300 0.000128 512 110 960 145920 5.32435 3.40992 55.0829 186.276 250.228 250.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 590 0.000512 4096 140 6752 25152 6.61882 401.297 209.675 617.634 617.689
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1400 0.000256 512 240 384 67584 2.76838 1.70147 10.2591 52.215 67.0711 67.1806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1470 0.000256 512 320 448 66048 2.80317 1.69504 11.9146 52.2198 68.7589 68.8778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 1050 6.4e-05 512 170 352 261120 14.0361 6.67853 39.3761 208.207 268.482 268.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 32 520 3.2e-05 512 160 1536 270336 60.9466 13.1278 178.256 412.074 664.68 664.892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1160 6.4e-05 512 60 416 298816 10.5931 6.74406 76.1415 209.727 303.341 303.456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1220 0.000256 1024 50 352 75712 3.42086 24.2463 104.984 132.696 132.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1450 6.4e-05 1024 50 1056 305872 11.6218 13.5265 337.891 419.354 782.468 782.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 770 6.4e-05 2048 120 4896 258496 45.7795 28.3525 3079.54 838.273 3992.09 3992.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1300 0.000128 512 110 960 146496 5.32912 3.41811 83.5903 187.059 279.524 279.638
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 590 0.000512 4096 140 6752 25144 6.61715 617.83 209.493 833.984 834.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1400 0.000256 512 240 384 68544 2.76944 1.70806 15.5012 52.4975 72.6012 72.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1470 0.000256 512 320 448 66752 2.81168 1.70803 17.9884 52.4984 75.134 75.2498
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 1050 6.4e-05 512 170 352 263424 14.1146 6.72563 60.1846 209.412 290.627 290.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 32 520 3.2e-05 512 160 1536 272384 61.1611 15.3149 273.113 413.929 763.777 763.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1160 6.4e-05 512 60 416 298368 10.5456 6.73866 48.8818 209.314 275.618 275.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1220 0.000256 1024 50 352 75600 3.41811 15.6347 104.76 123.857 123.914
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1450 6.4e-05 1024 50 1056 305760 11.5738 13.5722 214.131 418.962 658.311 658.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 770 6.4e-05 2048 120 4896 258048 45.673 28.3406 1962.11 836.608 2872.86 2872.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1300 0.000128 512 110 960 146048 5.3232 3.41197 53.7491 186.327 248.937 249.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 590 0.000512 4096 140 6752 25088 6.61651 393.264 209.338 609.26 609.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1400 0.000256 512 240 384 68096 2.7815 1.70701 10.1027 52.5011 67.2184 67.3324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1470 0.000256 512 320 448 66304 2.81424 1.71123 11.6564 52.4969 68.8073 68.9297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 1050 6.4e-05 512 170 352 261632 14.1607 6.72006 38.6507 209.422 269.143 269.293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 32 520 3.2e-05 512 160 1536 258048 60.7311 13.0429 166.395 403.954 644.391 644.608
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1160 6.4e-05 512 60 416 298368 10.5786 6.74016 40.5582 209.35 267.365 267.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1220 0.000256 1024 50 352 75600 3.41862 12.9489 104.833 121.243 121.302
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1450 6.4e-05 1024 50 1056 305424 11.6115 13.5209 175.796 418.883 619.882 619.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 770 6.4e-05 2048 120 4896 258048 45.7709 28.3587 1609.12 836.764 2520.15 2520.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1300 0.000128 512 110 960 146496 5.32816 3.41472 44.3888 186.601 239.861 239.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 590 0.000512 4096 140 6752 25032 6.61709 322.263 209.34 538.264 538.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1400 0.000256 512 240 384 68544 2.78179 1.71002 8.34429 52.5334 65.4944 65.6076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1470 0.000256 512 320 448 65856 2.83872 1.71133 9.59885 52.5356 66.8071 66.926
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 1050 6.4e-05 512 170 352 263424 14.1046 6.72826 32.2357 209.332 262.585 262.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 32 520 3.2e-05 512 160 1536 258048 60.7374 13.0645 137.32 404 615.383 615.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1160 6.4e-05 512 60 416 299008 10.553 6.72973 77.7269 209.778 304.922 305.035
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1220 0.000256 1024 50 352 75712 3.42218 24.6922 105.002 133.159 133.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1450 6.4e-05 1024 50 1056 305792 11.5758 13.5086 340.097 419.293 784.549 784.628
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 770 6.4e-05 2048 120 4896 258560 45.5717 28.3218 3012.35 838.492 3924.88 3925.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1300 0.000128 512 110 960 146432 5.33373 3.41238 83.4949 187.952 280.323 280.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 590 0.000512 4096 140 6752 25152 6.60746 613.646 209.584 829.885 829.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1400 0.000256 512 240 384 68096 2.76557 1.69994 15.7044 52.4205 72.7188 72.8294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1470 0.000256 512 320 448 66560 2.80154 1.70189 18.2596 52.4182 75.3105 75.4273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 1050 6.4e-05 512 170 352 262144 14.0505 6.70294 60.7951 209.076 290.811 290.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 32 520 3.2e-05 512 160 1536 278528 61.3919 13.327 272.095 417.968 765.053 765.273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1160 6.4e-05 512 60 416 299008 10.5412 6.73008 52.6922 209.696 279.79 279.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1220 0.000256 1024 50 352 75648 3.4272 16.7834 104.856 125.111 125.169
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1450 6.4e-05 1024 50 1056 305664 11.5685 13.9875 227.569 419.128 672.326 672.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 770 6.4e-05 2048 120 4896 258048 45.6075 28.2911 1935.78 838.15 2847.97 2848.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1300 0.000128 512 110 960 145408 5.32189 3.40963 54.6788 186.354 249.891 250.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 590 0.000512 4096 140 6752 25088 6.6056 402.227 209.451 618.329 618.389
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1400 0.000256 512 240 384 67584 2.78502 1.70518 10.7843 52.4333 67.8337 67.9491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1470 0.000256 512 320 448 66560 2.80368 1.70762 12.553 52.433 69.6243 69.7434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 1050 6.4e-05 512 170 352 262144 14.0692 6.70925 41.5448 209.114 271.617 271.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 32 520 3.2e-05 512 160 1536 262144 63.328 13.3315 165.365 417.748 660.044 660.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1160 6.4e-05 512 60 416 297984 10.5772 6.72778 43.8629 209.395 270.702 270.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1220 0.000256 1024 50 352 75456 3.42221 14.0739 104.687 122.226 122.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1450 6.4e-05 1024 50 1056 305664 11.5712 13.4984 188.467 419.044 632.653 632.723
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 770 6.4e-05 2048 120 4896 258048 45.6396 28.2916 1615.6 836.93 2526.6 2526.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1300 0.000128 512 110 960 144384 5.32749 3.40512 45.1943 185.818 239.875 239.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 590 0.000512 4096 140 6752 24960 6.60611 332.714 209.571 548.934 548.993
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1400 0.000256 512 240 384 66048 2.77158 1.6855 8.91971 51.8971 65.4026 65.5118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1470 0.000256 512 320 448 64512 2.80528 1.6824 10.2312 51.7851 66.6332 66.7533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 1050 6.4e-05 512 170 352 258048 13.9427 6.61482 33.9572 206.365 261.065 261.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 32 520 3.2e-05 512 160 1536 245760 60.0987 12.8167 130.134 395.829 599.151 599.345
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1160 6.4e-05 512 60 416 298944 10.5644 6.74406 110.065 209.747 337.256 337.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1220 0.000256 1024 50 352 75672 3.41872 35.2399 104.997 143.699 143.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1450 6.4e-05 1024 50 1056 305712 11.6082 13.642 489.558 419.414 934.297 934.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 770 6.4e-05 2048 120 4896 258048 45.8068 28.3478 4435.56 838.336 5348.19 5348.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1300 0.000128 512 110 960 146304 5.33853 3.41811 120.555 186.567 316.004 316.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 590 0.000512 4096 140 6752 25128 6.6144 890.959 209.549 1107.17 1107.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1400 0.000256 512 240 384 67968 2.77155 1.70291 22.2194 52.393 79.2133 79.3252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1470 0.000256 512 320 448 66816 2.79638 1.70352 26.119 52.392 83.142 83.2589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 1050 6.4e-05 512 170 352 262656 14.0717 6.71366 86.5407 208.954 316.464 316.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 32 520 3.2e-05 512 160 1536 258048 61.809 13.0562 374.113 408.443 857.701 857.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1160 6.4e-05 512 60 416 298368 10.5723 6.74147 71.0474 209.62 298.116 298.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1220 0.000256 1024 50 352 75600 3.42429 22.014 104.818 130.299 130.359
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1450 6.4e-05 1024 50 1056 305568 11.5687 13.5126 308.007 418.975 752.136 752.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 770 6.4e-05 2048 120 4896 258048 45.5731 28.3555 2807.82 837.845 3719.73 3719.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1300 0.000128 512 110 960 145152 5.33251 3.40896 78.3819 186.19 273.442 273.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 590 0.000512 4096 140 6752 25056 6.61709 575.179 209.373 791.212 791.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1400 0.000256 512 240 384 66816 2.76826 1.69165 14.3323 52.0126 70.9311 71.046
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1470 0.000256 512 320 448 65664 2.79773 1.69114 16.8976 52.0116 73.5208 73.6408
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 1050 6.4e-05 512 170 352 258048 14.0653 6.65978 55.7427 207.29 283.944 284.097
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 32 520 3.2e-05 512 160 1536 221184 62.9536 12.8237 208.328 397.251 681.625 681.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1160 6.4e-05 512 60 416 297216 10.5694 6.72794 58.5472 208.899 284.88 284.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1220 0.000256 1024 50 352 75384 3.42387 18.1141 104.627 126.208 126.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1450 6.4e-05 1024 50 1056 304992 11.5941 13.5211 254.13 418.701 698.022 698.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 770 6.4e-05 2048 120 4896 255744 45.7731 28.3108 2288.25 834.96 3197.43 3197.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1300 0.000128 512 110 960 145152 5.34186 3.41632 64.3542 184.883 258.122 258.234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 590 0.000512 4096 140 6752 24840 6.57328 462.596 208.604 677.818 677.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1400 0.000256 512 240 384 67392 2.80234 1.71126 12.0043 52.4444 69.0923 69.2032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1470 0.000256 512 320 448 65664 2.83277 1.70595 13.9051 52.4501 71.0197 71.1378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 1050 6.4e-05 512 170 352 262656 14.0763 8.5399 46.4148 208.889 278.104 278.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 32 520 3.2e-05 512 160 1536 221184 66.0947 13.0636 172.39 408.21 660.024 660.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1160 6.4e-05 512 60 416 298880 10.5532 6.73645 103.564 209.789 330.781 330.891
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1220 0.000256 1024 50 352 75680 3.42016 32.6813 105.001 141.144 141.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1450 6.4e-05 1024 50 1056 305760 11.5754 13.5686 453.644 419.304 898.168 898.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 770 6.4e-05 2048 120 4896 258560 45.5504 28.3649 4147.58 838.519 5060.16 5060.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1300 0.000128 512 110 960 146560 5.32128 3.42016 114.032 186.668 309.568 309.682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 590 0.000512 4096 140 6752 25120 6.62253 839.043 209.496 1055.21 1055.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1400 0.000256 512 240 384 67840 2.75363 1.69987 21.0179 52.1642 77.7632 77.8752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1470 0.000256 512 320 448 66560 2.78618 1.69574 24.6178 52.1712 81.3927 81.5121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 1050 6.4e-05 512 170 352 263680 14.0981 6.72474 82.1436 209.766 312.914 313.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 32 520 3.2e-05 512 160 1536 266240 61.5815 13.1426 364.587 413.754 853.334 853.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1160 6.4e-05 512 60 416 298240 10.5588 6.72787 69.5252 209.718 296.665 296.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1220 0.000256 1024 50 352 75520 3.42016 21.9959 104.734 130.193 130.251
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1450 6.4e-05 1024 50 1056 305600 11.5487 13.5014 303.692 419.179 747.997 748.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 770 6.4e-05 2048 120 4896 258560 45.4696 28.3587 2780.83 838.252 3693.05 3693.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1300 0.000128 512 110 960 144640 5.29722 3.40787 74.7631 185.858 269.457 269.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 590 0.000512 4096 140 6752 24960 6.59782 560.069 208.947 775.659 775.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1400 0.000256 512 240 384 66560 2.75002 1.68163 13.8566 51.7654 70.1837 70.2892
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1470 0.000256 512 320 448 65280 2.78538 1.688 16.2525 51.7666 72.6196 72.7356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 1050 6.4e-05 512 170 352 261120 14.2311 6.71363 54.1548 209.702 284.988 285.135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 32 520 3.2e-05 512 160 1536 245760 63.866 13.1261 223.445 412.306 713.015 713.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1160 6.4e-05 512 60 416 297600 10.5208 6.72592 58.6769 208.832 284.889 285.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1220 0.000256 1024 50 352 75360 3.42422 18.501 104.582 126.548 126.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1450 6.4e-05 1024 50 1056 305280 11.5476 13.5155 254.829 418.682 698.647 698.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 770 6.4e-05 2048 120 4896 257280 45.5019 28.2995 2317.62 834.696 3226.25 3226.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1300 0.000128 512 110 960 145920 5.32547 3.41379 63.7656 184.655 257.285 257.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 590 0.000512 4096 140 6752 24960 6.61661 471.607 209.29 687.56 687.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1400 0.000256 512 240 384 67200 2.74589 1.6896 12.0029 51.802 68.3677 68.4811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1470 0.000256 512 320 448 65280 2.79318 1.68739 13.7814 51.7975 70.1952 70.3142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 1050 6.4e-05 512 170 352 253440 14.1807 6.62506 44.4072 206.239 271.639 271.788
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 32 520 3.2e-05 512 160 1536 245760 63.8836 13.1461 188.792 412.232 678.321 678.526
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1160 6.4e-05 512 60 416 298752 10.5289 6.72726 98.6846 209.498 325.581 325.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1220 0.000256 1024 50 352 75648 3.4233 31.1223 105.004 139.593 139.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1450 6.4e-05 1024 50 1056 305856 11.5503 13.4987 433.809 419.504 878.438 878.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 770 6.4e-05 2048 120 4896 258048 45.5992 28.4391 3926.28 837.357 4837.82 4837.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1300 0.000128 512 110 960 145920 5.32298 3.41056 106.823 186.299 301.99 302.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 590 0.000512 4096 140 6752 25152 6.62678 790.172 209.802 1006.65 1006.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1400 0.000256 512 240 384 67584 2.76294 1.6969 19.7491 52.2761 76.6119 76.7249
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1470 0.000256 512 320 448 66048 2.79811 1.69837 23.0485 52.2769 79.9543 80.0733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 1050 6.4e-05 512 170 352 261120 14.0228 6.68176 76.7589 209.309 306.96 307.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 32 520 3.2e-05 512 160 1536 270336 60.9633 13.1184 351.619 412.566 838.545 838.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1160 6.4e-05 512 60 416 297984 10.5641 6.72826 64.2411 209.364 291.033 291.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1220 0.000256 1024 50 352 75456 3.42173 20.0308 104.674 128.172 128.233
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1450 6.4e-05 1024 50 1056 305664 11.5732 13.4984 280.025 418.983 724.153 724.236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 770 6.4e-05 2048 120 4896 258048 45.6493 28.4385 2538.44 836.843 3449.51 3449.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1300 0.000128 512 110 960 144384 5.32806 3.40886 69.9502 185.806 264.625 264.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 590 0.000512 4096 140 6752 24960 6.60989 513.484 209.098 729.237 729.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1400 0.000256 512 240 384 66048 2.78208 1.68352 12.9272 51.7798 69.3086 69.4418
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1470 0.000256 512 320 448 64512 2.80259 1.68915 14.9934 51.7816 71.398 71.5177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 1050 6.4e-05 512 170 352 258048 13.9387 6.61709 49.9719 206.268 276.982 277.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 32 520 3.2e-05 512 160 1536 245760 60.1197 12.8164 208.167 395.913 677.289 677.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1160 6.4e-05 512 60 416 297216 10.5232 6.72768 55.5631 209.088 282.038 282.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1220 0.000256 1024 50 352 75456 3.42448 17.6742 104.887 126.028 126.095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1450 6.4e-05 1024 50 1056 305280 11.5544 13.6417 243.852 419.453 688.575 688.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 770 6.4e-05 2048 120 4896 255744 45.5404 28.2805 2194.37 835.738 3104.07 3104.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1300 0.000128 512 110 960 142848 5.31558 3.40173 59.3902 184.109 252.35 252.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 590 0.000512 4096 140 6752 24768 6.57386 438.59 208.741 653.949 654.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1400 0.000256 512 240 384 64512 2.77155 1.68032 10.929 51.3683 66.8745 66.9895
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1470 0.000256 512 320 448 64512 2.76736 1.67578 12.9979 51.3684 68.9385 69.0565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 1050 6.4e-05 512 170 352 248832 14.1525 6.57635 41.6106 205.277 267.803 267.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 32 520 3.2e-05 512 160 1536 221184 62.9151 12.8164 161.772 396.158 633.939 634.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1160 6.4e-05 512 60 416 298400 10.5947 6.74086 96.8492 209.585 323.911 324.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1220 0.000256 1024 50 352 75700 3.42922 30.6151 105.054 139.14 139.201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1450 6.4e-05 1024 50 1056 305800 11.6291 13.5377 425.306 419.449 869.998 870.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 770 6.4e-05 2048 120 4896 257600 45.8319 28.4713 3852.32 837.708 4764.48 4764.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1300 0.000128 512 110 960 146400 5.34979 3.41811 105.993 186.842 301.732 301.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 590 0.000512 4096 140 6752 25100 6.62387 776.557 209.498 992.723 992.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1400 0.000256 512 240 384 68000 2.77555 1.70842 19.6268 52.2888 76.5276 76.6398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1470 0.000256 512 320 448 66400 2.80957 1.7065 22.8257 52.2878 79.7603 79.8789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 1050 6.4e-05 512 170 352 262400 14.0439 6.70672 75.9702 208.497 305.395 305.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 32 520 3.2e-05 512 160 1536 256000 62.8284 13.1661 326.139 412.491 814.893 815.094
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1160 6.4e-05 512 60 416 297600 10.6052 6.74138 67.2676 209.487 294.243 294.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1220 0.000256 1024 50 352 75600 3.42816 21.0779 104.87 129.419 129.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1450 6.4e-05 1024 50 1056 305200 11.599 13.527 293.794 418.708 737.699 737.782
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 770 6.4e-05 2048 120 4896 257600 45.8141 28.3534 2687.78 837.295 3599.38 3599.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1300 0.000128 512 110 960 145600 5.3303 3.4169 74.3092 185.92 269.109 269.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 590 0.000512 4096 140 6752 25000 6.61661 548.483 209.332 764.476 764.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1400 0.000256 512 240 384 67200 2.76006 1.69155 13.7856 51.7801 70.1413 70.2566
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1470 0.000256 512 320 448 65600 2.792 1.69114 15.9907 51.7815 72.3836 72.5054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 1050 6.4e-05 512 170 352 256000 14.0876 6.62589 52.3221 206.256 279.485 279.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 32 520 3.2e-05 512 160 1536 256000 62.8807 13.1568 227.609 412.333 716.257 716.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1160 6.4e-05 512 60 416 297600 10.6258 6.74614 56.1659 209.713 283.384 283.499
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1220 0.000256 1024 50 352 75300 3.42086 17.5431 104.688 125.694 125.762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1450 6.4e-05 1024 50 1056 305400 11.6081 13.7331 245.118 419.166 689.699 689.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 770 6.4e-05 2048 120 4896 256800 45.8018 28.3904 2216.82 838.246 3129.4 3129.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1300 0.000128 512 110 960 144000 5.27008 3.40541 60.6692 183.989 253.46 253.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 590 0.000512 4096 140 6752 24900 6.60758 446.456 209.49 662.596 662.656
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1400 0.000256 512 240 384 67200 2.76314 1.69469 11.5456 51.8896 68.0174 68.1288
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1470 0.000256 512 320 448 64800 2.81485 1.69654 13.0949 51.8875 69.6222 69.7434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 1050 6.4e-05 512 170 352 259200 13.9693 6.63949 43.8998 206.482 271.175 271.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 32 520 3.2e-05 512 160 1536 230400 65.9412 13.1763 170.689 412.677 662.799 663.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1160 6.4e-05 512 60 416 298368 10.554 6.73811 93.3641 209.521 320.316 320.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1220 0.000256 1024 50 352 75600 3.42186 29.7724 104.885 138.122 138.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1450 6.4e-05 1024 50 1056 305760 11.5709 13.5804 411.683 419.019 855.926 856.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 770 6.4e-05 2048 120 4896 258048 45.621 28.3146 3776.53 836.738 4687.35 4687.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1300 0.000128 512 110 960 146048 5.32947 3.41405 103.143 186.238 298.257 298.371
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 590 0.000512 4096 140 6752 25088 6.61914 762.245 209.371 978.278 978.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1400 0.000256 512 240 384 68096 2.77952 1.70637 19.2191 52.5066 76.3431 76.4539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1470 0.000256 512 320 448 66304 2.816 1.70598 22.3046 52.5007 79.4537 79.5743
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 1050 6.4e-05 512 170 352 261632 14.1666 6.71949 73.9124 209.326 304.311 304.463
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 28 32 520 3.2e-05 512 160 1536 258048 60.728 13.0376 320.935 404.011 798.981 799.181
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1160 6.4e-05 512 60 416 297472 10.5582 6.73056 65.1928 209.387 292.007 292.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1220 0.000256 1024 50 352 75488 3.41853 20.3573 104.761 128.579 128.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1450 6.4e-05 1024 50 1056 305536 11.5559 13.4984 286.401 419.113 730.638 730.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 770 6.4e-05 2048 120 4896 258048 45.5833 28.3139 2623.19 836.918 3534.14 3534.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1300 0.000128 512 110 960 145152 5.3496 3.40954 71.7367 186.322 266.943 267.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 590 0.000512 4096 140 6752 24864 6.58227 529.302 208.749 744.678 744.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1400 0.000256 512 240 384 66304 2.77507 1.68992 13.2078 51.9725 69.7736 69.8865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1470 0.000256 512 320 448 64512 2.81037 1.69302 15.3627 51.9729 71.9674 72.0849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 1050 6.4e-05 512 170 352 258048 14.0288 6.63805 51.3162 206.974 279.147 279.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 28 32 520 3.2e-05 512 160 1536 229376 59.5008 12.6198 198.789 384.805 655.984 656.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1160 6.4e-05 512 60 416 298368 10.55 6.73382 54.4564 209.657 281.535 281.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1220 0.000256 1024 50 352 75264 3.42221 17.1222 104.711 125.299 125.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1450 6.4e-05 1024 50 1056 305088 11.5651 13.5107 236.537 419.06 680.743 680.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 770 6.4e-05 2048 120 4896 258048 45.6046 28.4729 2151.49 838.024 3063.72 3063.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1300 0.000128 512 110 960 145152 5.36035 3.41578 59.4365 187.734 256.077 256.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 590 0.000512 4096 140 6752 24864 6.61763 431.689 209.656 648.006 648.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1400 0.000256 512 240 384 64512 2.72701 1.66102 10.6701 50.8919 66.0763 66.1908
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1470 0.000256 512 320 448 61824 2.79366 1.65536 12.2403 50.8904 67.7068 67.8236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 1050 6.4e-05 512 170 352 258048 14.4392 6.7217 42.3006 209.647 273.288 273.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 28 32 520 3.2e-05 512 160 1536 258048 60.7422 13.0491 185.053 404.556 663.666 663.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1160 6.4e-05 512 60 416 298560 10.5728 6.7431 91.0265 209.617 318.1 318.219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1220 0.000256 1024 50 352 75600 3.42426 28.942 104.971 137.382 137.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1450 6.4e-05 1024 50 1056 305520 11.606 14.867 398.13 419.306 843.984 844.061
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 770 6.4e-05 2048 120 4896 258240 45.7759 28.3935 3692.92 837.84 4605.07 4605.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1300 0.000128 512 110 960 145920 5.33046 3.42147 99.7307 186.126 294.74 294.855
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 590 0.000512 4096 140 6752 25080 6.61603 747.775 210.425 964.867 964.923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1400 0.000256 512 240 384 68160 2.77098 1.70624 18.8805 52.4156 75.9029 76.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1470 0.000256 512 320 448 66240 2.81741 1.70845 21.8363 52.4153 78.9042 79.0262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 1050 6.4e-05 512 170 352 261120 14.1654 6.72285 71.4596 208.965 301.504 301.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 30 32 520 3.2e-05 512 160 1536 276480 60.5814 13.1666 332.069 412.547 818.637 818.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1160 6.4e-05 512 60 416 297600 10.5179 6.72358 65.8053 209.056 292.238 292.35
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1220 0.000256 1024 50 352 75360 3.42406 20.7296 104.695 128.892 128.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1450 6.4e-05 1024 50 1056 305280 11.561 13.5097 289.516 419.14 733.802 733.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 770 6.4e-05 2048 120 4896 257280 45.5246 28.2999 2628.21 835.595 3537.77 3537.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1300 0.000128 512 110 960 145920 5.31312 3.41037 72.1621 186.019 267.035 267.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 590 0.000512 4096 140 6752 24960 6.62038 526.744 209.525 742.929 742.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1400 0.000256 512 240 384 67200 2.74301 1.6937 13.4926 51.8571 69.9154 70.0271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1470 0.000256 512 320 448 65280 2.79363 1.68755 15.223 51.8545 71.6883 71.8049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 1050 6.4e-05 512 170 352 253440 14.1816 6.62893 49.9666 206.468 277.428 277.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 30 32 520 3.2e-05 512 160 1536 245760 63.8905 13.145 213.16 412.681 703.146 703.349
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1160 6.4e-05 512 60 416 296640 10.5869 6.73974 54.5237 208.995 280.981 281.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1220 0.000256 1024 50 352 75240 3.42301 17.0163 104.625 125.106 125.176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1450 6.4e-05 1024 50 1056 304560 11.5964 13.5302 238.087 418.686 681.975 682.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 770 6.4e-05 2048 120 4896 256320 45.7386 28.3792 2160.72 835.348 3070.32 3070.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1300 0.000128 512 110 960 144000 5.3825 3.42326 59.0639 184.845 252.84 252.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 590 0.000512 4096 140 6752 24840 6.62038 438.086 209.448 654.201 654.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1400 0.000256 512 240 384 66240 2.83037 1.71008 11.1576 52.5406 68.3645 68.4802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1470 0.000256 512 320 448 66240 2.83235 1.70877 13.2076 52.5485 70.4302 70.5434
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 1050 6.4e-05 512 170 352 253440 14.6267 6.72154 41.6892 208.981 272.203 272.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 30 32 520 3.2e-05 512 160 1536 184320 61.7568 11.894 133.503 371.224 578.65 578.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1160 6.4e-05 512 60 416 299008 10.5477 6.7279 92.7475 209.699 319.859 319.972
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1220 0.000256 1024 50 352 75648 3.42016 29.3948 104.971 137.828 137.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1450 6.4e-05 1024 50 1056 305664 11.5692 13.4992 407.785 419.139 852.071 852.149
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 770 6.4e-05 2048 120 4896 258048 45.6169 28.3225 3713.49 838.16 4625.73 4625.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1300 0.000128 512 110 960 145408 5.33018 3.41062 100.837 186.309 296.014 296.125
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 590 0.000512 4096 140 6752 25088 6.61427 746.33 209.461 962.451 962.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1400 0.000256 512 240 384 67584 2.78842 1.70336 18.6189 52.4337 75.6727 75.7801
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1470 0.000256 512 320 448 66560 2.80035 1.70579 21.9702 52.4323 79.0344 79.1535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 1050 6.4e-05 512 170 352 262144 14.0508 6.70627 72.8151 209.002 302.761 302.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 32 32 520 3.2e-05 512 160 1536 262144 63.3328 13.3231 319.606 417.758 814.299 814.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1160 6.4e-05 512 60 416 296960 10.5388 6.72973 62.7703 209.218 289.392 289.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1220 0.000256 1024 50 352 75520 3.4209 19.8311 104.92 128.215 128.284
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1450 6.4e-05 1024 50 1056 305152 11.5662 13.5007 276.339 418.851 720.332 720.413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 770 6.4e-05 2048 120 4896 256000 45.5933 28.2891 2493.12 836.238 3403.39 3403.53
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1300 0.000128 512 110 960 145408 5.32934 3.41139 69.0872 186.054 264.012 264.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 590 0.000512 4096 140 6752 24832 6.5832 501.432 208.902 716.963 717.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1400 0.000256 512 240 384 67584 2.79648 1.70598 12.7545 52.5483 69.9308 70.0436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1470 0.000256 512 320 448 65536 2.82957 1.70394 14.8717 52.5444 72.0794 72.1981
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 1050 6.4e-05 512 170 352 262144 14.0942 6.70992 49.8004 209.203 279.992 280.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 32 32 520 3.2e-05 512 160 1536 196608 65.9519 12.8041 163.655 396.25 638.943 639.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1160 6.4e-05 512 60 416 294912 10.6626 6.70515 55.9867 208.655 282.429 282.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1220 0.000256 1024 50 352 75264 3.42013 17.6827 104.775 125.92 125.979
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1450 6.4e-05 1024 50 1056 304896 11.5441 13.6581 246.223 419.118 690.615 690.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 770 6.4e-05 2048 120 4896 254976 45.5853 28.3995 2245.42 834.018 3153.56 3153.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1300 0.000128 512 110 960 141312 5.31568 3.39693 60.0497 183.373 252.261 252.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 590 0.000512 4096 140 6752 24576 6.5504 452.174 208.252 667.021 667.079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1400 0.000256 512 240 384 64512 2.81869 1.68646 11.3411 51.9601 67.9363 68.0476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1470 0.000256 512 320 448 64512 2.81395 1.68842 13.2404 51.9588 69.8304 69.9454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 1050 6.4e-05 512 170 352 258048 13.9374 6.62186 43.9287 206.585 271.259 271.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 32 32 520 3.2e-05 512 160 1536 196608 65.9749 12.8114 146.525 396.34 621.917 622.119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1160 6.4e-05 512 60 400 299264 10.538 6.72989 68.9962 209.631 296.038 296.153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1220 0.000256 1024 50 360 75712 3.42435 22.8987 104.97 131.337 131.395
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1450 6.4e-05 1024 50 1080 305856 11.5654 13.6951 320.369 419.184 764.888 764.965
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 770 6.4e-05 2048 120 4880 258304 45.5414 28.3648 2859.53 837.898 3771.47 3771.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1300 0.000128 512 110 960 146688 5.31872 3.41197 78.7423 186.972 274.576 274.691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 590 0.000512 4096 140 6760 25184 6.63146 578.612 209.544 794.837 794.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1400 0.000256 512 240 400 67840 2.78445 1.70739 15.1916 52.5444 72.356 72.4709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1470 0.000256 512 320 440 66048 2.82042 1.70518 16.3782 52.5354 73.564 73.6843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 1050 6.4e-05 512 170 360 262144 14.1678 6.7161 57.1265 209.622 287.823 287.976
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 40 520 3.2e-05 512 160 1520 278528 61.3502 13.3263 260.015 430.959 765.922 766.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1160 6.4e-05 512 60 400 299008 10.5371 6.73373 44.5208 209.624 271.549 271.665
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 4 8 40 1220 0.000256 1024 50 360 75648 3.41837 40.8426 104.829 149.132 149.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1450 6.4e-05 1024 50 1080 305664 11.5859 13.4944 204.966 418.98 649.099 649.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 770 6.4e-05 2048 120 4880 258048 45.6265 28.4617 1838.71 837.856 2750.79 2750.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1300 0.000128 512 110 960 146432 5.32826 3.41565 50.6907 186.674 246.237 246.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 590 0.000512 4096 140 6760 25152 6.62323 369.481 209.637 585.784 585.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1400 0.000256 512 240 400 67584 2.77888 1.70291 11.106 52.3778 68.0922 68.2127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1470 0.000256 512 320 440 65536 2.81984 1.70138 10.5793 52.3807 67.608 67.7089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 1050 6.4e-05 512 170 360 260096 14.2111 6.70819 45.1762 208.925 275.205 275.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 40 520 3.2e-05 512 160 1520 278528 61.3876 13.3261 167.223 417.799 660.005 660.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1160 6.4e-05 512 60 400 299200 10.573 6.74611 78.6438 209.784 305.883 305.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1220 0.000256 1024 50 360 75680 3.42016 25.9236 105.013 134.399 134.459
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1450 6.4e-05 1024 50 1080 305760 11.6142 13.5245 358.338 419.404 802.955 803.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 770 6.4e-05 2048 120 4880 258240 45.7653 28.436 3239.31 838.614 4152.25 4152.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1300 0.000128 512 110 960 146560 5.33978 3.42288 89.0862 186.496 284.474 284.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 590 0.000512 4096 140 6760 25160 6.61181 660.113 209.605 876.375 876.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1400 0.000256 512 240 400 67840 2.7992 1.70832 17.3612 52.5773 74.5737 74.6872
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1470 0.000256 512 320 440 65920 2.8336 1.71398 18.7408 52.5776 75.9948 76.1145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 1050 6.4e-05 512 170 360 261120 14.2561 6.72582 64.7224 209.775 295.667 295.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 40 520 3.2e-05 512 160 1520 276480 62.0534 13.3793 290.05 419.49 785.24 785.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1160 6.4e-05 512 60 400 298880 10.5617 6.73526 50.7945 209.832 278.057 278.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1220 0.000256 1024 50 360 75600 3.42016 16.7454 104.886 125.094 125.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1450 6.4e-05 1024 50 1080 305600 11.5674 13.5177 232.1 419.394 676.651 676.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 770 6.4e-05 2048 120 4880 257920 45.6214 28.3422 2063.23 838.885 2976.21 2976.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1300 0.000128 512 110 960 146560 5.32554 3.41824 57.6502 187.357 253.878 253.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 590 0.000512 4096 140 6760 25120 6.61254 416.565 209.625 632.843 632.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1400 0.000256 512 240 400 67200 2.7721 1.69786 11.2351 52.2862 68.1202 68.2291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1470 0.000256 512 320 440 65280 2.81533 1.69459 12.0767 52.1814 68.8976 69.0153
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 1050 6.4e-05 512 170 360 261120 14.2563 6.72509 41.7805 209.902 272.848 272.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 40 520 3.2e-05 512 160 1520 266240 61.5624 13.1404 181.637 412.616 669.225 669.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1160 6.4e-05 512 60 400 298560 10.5812 6.73997 42.0148 209.646 269.117 269.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1220 0.000256 1024 50 360 75600 3.42221 13.7738 104.939 122.178 122.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1450 6.4e-05 1024 50 1080 305520 11.621 15.4522 190.077 419.343 636.568 636.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 770 6.4e-05 2048 120 4880 257280 45.7775 28.332 1681.09 837.947 2593.29 2593.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1300 0.000128 512 110 960 145920 5.33546 3.42061 47.3052 185.944 242.13 242.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 590 0.000512 4096 140 6760 25080 6.61709 339.685 209.733 556.078 556.137
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1400 0.000256 512 240 400 67200 2.80275 1.70285 9.35485 52.4191 66.4066 66.5202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1470 0.000256 512 320 440 65280 2.83827 1.70608 9.90416 52.4269 67.0021 67.1212
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 1050 6.4e-05 512 170 360 257280 14.3957 6.71667 43.9761 208.989 274.263 274.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 40 520 3.2e-05 512 160 1520 245760 63.9385 13.1591 138.068 412.583 628.026 628.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1160 6.4e-05 512 60 400 299136 10.5496 6.73904 72.2623 209.696 299.387 299.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1220 0.000256 1024 50 360 75696 3.4304 23.8163 105.052 132.343 132.403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1450 6.4e-05 1024 50 1080 305760 11.5814 13.691 334.554 419.466 779.371 779.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 770 6.4e-05 2048 120 4880 258048 45.6771 28.326 2996.05 838.151 3908.34 3908.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1300 0.000128 512 110 960 146304 5.31888 3.41923 82.1509 186.923 277.945 278.063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 590 0.000512 4096 140 6760 25152 6.61251 606.583 209.602 822.843 822.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1400 0.000256 512 240 400 67584 2.79011 1.70422 15.9034 52.5024 73.0288 73.1424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1470 0.000256 512 320 440 66048 2.81504 1.70403 17.233 52.4952 74.3762 74.496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 1050 6.4e-05 512 170 360 261120 14.2188 6.72147 59.6384 209.428 290.189 290.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 40 520 3.2e-05 512 160 1520 270336 61.0331 13.1397 263.743 412.603 750.793 751.007
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1160 6.4e-05 512 60 400 298752 10.527 6.73021 47.6256 209.502 274.523 274.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1220 0.000256 1024 50 360 75648 3.42957 15.8334 104.972 124.277 124.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1450 6.4e-05 1024 50 1080 305664 11.5507 13.4981 219.112 419.505 663.742 663.825
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 770 6.4e-05 2048 120 4880 257280 45.639 28.2808 1951.18 837.346 2862.59 2862.71
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1300 0.000128 512 110 960 145920 5.32739 3.40851 53.7756 185.951 248.59 248.701
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 590 0.000512 4096 140 6760 25056 6.62432 394.344 209.431 610.445 610.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1400 0.000256 512 240 400 66816 2.78726 1.69904 10.533 52.2781 67.4286 67.5396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1470 0.000256 512 320 440 65280 2.81389 1.69626 11.3395 52.2782 68.2574 68.3772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 1050 6.4e-05 512 170 360 258048 14.2079 6.6833 38.9757 208.519 268.575 268.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 40 520 3.2e-05 512 160 1520 270336 60.9552 13.1182 172.926 413.19 660.462 660.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1160 6.4e-05 512 60 400 298368 10.5602 6.73626 39.6768 209.789 266.9 267.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1220 0.000256 1024 50 360 75600 3.42675 12.9734 104.973 121.417 121.475
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1450 6.4e-05 1024 50 1080 305568 11.5747 13.8404 180.061 419.321 624.869 624.955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 770 6.4e-05 2048 120 4880 258048 45.55 28.3578 1603.45 838.548 2516.05 2516.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1300 0.000128 512 110 960 145152 5.32877 3.40874 44.4367 184.865 238.167 238.279
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 590 0.000512 4096 140 6760 25056 6.61354 323.219 209.668 539.548 539.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1400 0.000256 512 240 400 66816 2.77312 1.69459 8.74768 52.1018 65.4437 65.5544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1470 0.000256 512 320 440 64512 2.81984 1.6928 9.47485 52.0549 66.1705 66.2858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 1050 6.4e-05 512 170 360 258048 14.0846 6.65443 32.4461 207.454 260.828 260.98
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 40 520 3.2e-05 512 160 1520 221184 62.9665 12.8275 118.092 396.129 590.281 590.486
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1160 6.4e-05 512 60 400 298816 10.574 6.74176 102.988 209.572 330.018 330.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1220 0.000256 1024 50 360 75656 3.42067 35.3138 104.942 143.721 143.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1450 6.4e-05 1024 50 1080 305760 11.604 13.5212 487.475 419.038 931.715 931.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 770 6.4e-05 2048 120 4880 258048 45.7905 28.3791 4295.52 837.668 5207.49 5207.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1300 0.000128 512 110 960 146048 5.3393 3.41606 116.784 185.941 311.613 311.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 590 0.000512 4096 140 6760 25144 6.60685 860.59 209.438 1076.68 1076.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1400 0.000256 512 240 400 67648 2.79635 1.70842 22.7625 52.4592 79.8532 79.9643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1470 0.000256 512 320 440 65856 2.82653 1.71021 24.6483 52.4569 81.7697 81.8913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 1050 6.4e-05 512 170 360 261632 14.2061 6.72883 85.3784 209.259 315.76 315.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 40 520 3.2e-05 512 160 1520 272384 61.1242 13.1976 378.912 413.547 867.047 867.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1160 6.4e-05 512 60 400 298368 10.5436 6.73558 66.5456 209.507 293.468 293.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1220 0.000256 1024 50 360 75600 3.41811 21.9914 104.934 130.387 130.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1450 6.4e-05 1024 50 1080 305536 11.5728 13.5135 304.445 419.358 748.963 749.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 770 6.4e-05 2048 120 4880 257152 45.6708 28.4647 2687.33 837.41 3599.01 3599.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1300 0.000128 512 110 960 146048 5.32675 3.41402 75.1691 185.954 269.987 270.101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 590 0.000512 4096 140 6760 25088 6.60685 543.431 209.629 759.711 759.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1400 0.000256 512 240 400 67200 2.79888 1.70416 14.6668 52.5449 71.8412 71.9543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1470 0.000256 512 320 440 65408 2.83325 1.70666 15.8773 52.5471 73.0909 73.2099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 1050 6.4e-05 512 170 360 261632 14.1766 6.71901 55.1504 210.11 286.34 286.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 40 520 3.2e-05 512 160 1520 258048 60.6812 13.036 230.975 404.334 709.296 709.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1160 6.4e-05 512 60 400 298368 10.5708 6.74461 54.5759 209.351 281.378 281.492
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1220 0.000256 1024 50 360 75432 3.41811 17.9343 104.681 126.076 126.134
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1450 6.4e-05 1024 50 1080 305424 11.5917 13.6009 247.285 418.891 691.44 691.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 770 6.4e-05 2048 120 4880 256704 45.8295 28.3402 2177.98 836.782 3089.07 3089.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1300 0.000128 512 110 960 145152 5.36621 3.41811 60.863 184.842 254.617 254.731
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 590 0.000512 4096 140 6760 25032 6.6079 439.657 209.434 655.741 655.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1400 0.000256 512 240 400 67200 2.8105 1.70934 11.8485 52.5363 69.0308 69.1425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1470 0.000256 512 320 440 65856 2.84102 1.71053 13.1373 52.5378 70.3539 70.4718
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 1050 6.4e-05 512 170 360 258048 14.4422 6.72973 44.5415 209.962 275.864 276.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 40 520 3.2e-05 512 160 1520 258048 60.7447 13.0614 188.617 404.004 666.695 666.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1160 6.4e-05 512 60 400 299008 10.5316 6.73024 97.1802 209.819 324.392 324.505
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1220 0.000256 1024 50 360 75648 3.42016 32.7073 105.032 141.201 141.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1450 6.4e-05 1024 50 1080 305664 11.5646 13.4923 453.834 419.379 898.34 898.416
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 770 6.4e-05 2048 120 4880 258048 45.6036 28.3122 3956.09 838.654 4868.8 4868.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1300 0.000128 512 110 960 146432 5.32416 3.4121 108.9 186.292 304.05 304.167
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 590 0.000512 4096 140 6760 25152 6.62931 799.801 210.314 1016.79 1016.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1400 0.000256 512 240 400 67584 2.776 1.70394 21.3737 52.428 78.4076 78.5174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1470 0.000256 512 320 440 65536 2.81888 1.69984 23.0383 52.4296 80.1151 80.2304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 1050 6.4e-05 512 170 360 260096 14.1918 6.70995 79.4427 209.125 309.654 309.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 40 520 3.2e-05 512 160 1520 278528 61.3781 13.3222 362.576 418.052 855.595 855.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1160 6.4e-05 512 60 400 299008 10.5434 6.72822 63.5694 209.666 290.646 290.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1220 0.000256 1024 50 360 75520 3.41888 20.9265 104.746 129.135 129.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1450 6.4e-05 1024 50 1080 305664 11.5761 13.5082 284.357 419.071 728.585 728.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 770 6.4e-05 2048 120 4880 258048 45.6017 28.3966 2419.12 838.037 3331.29 3331.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1300 0.000128 512 110 960 145408 5.33363 3.41139 69.7452 185.939 264.559 264.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 590 0.000512 4096 140 6760 25088 6.62733 499.078 209.519 715.268 715.323
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1400 0.000256 512 240 400 67584 2.78317 1.70394 13.9714 52.4273 71.0116 71.1229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1470 0.000256 512 320 440 65536 2.82509 1.70803 15.1164 52.4243 72.1982 72.3176
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 1050 6.4e-05 512 170 360 258048 14.3339 6.70362 51.5053 208.968 281.698 281.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 40 520 3.2e-05 512 160 1520 262144 63.2882 13.3287 212.031 417.803 706.72 706.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1160 6.4e-05 512 60 400 297984 10.5632 6.73037 51.4494 209.566 278.443 278.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1220 0.000256 1024 50 360 75456 3.4184 17.0269 104.852 125.34 125.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1450 6.4e-05 1024 50 1080 305280 11.5773 13.498 230.67 419.383 675.201 675.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 770 6.4e-05 2048 120 4880 256512 45.6587 28.367 1979.92 837.639 2891.72 2891.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1300 0.000128 512 110 960 144384 5.32384 3.40992 55.2085 185.537 249.605 249.719
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 590 0.000512 4096 140 6760 24960 6.61146 405.744 209.427 621.828 621.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1400 0.000256 512 240 400 66048 2.77456 1.6855 11.2633 51.8275 67.6774 67.7898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1470 0.000256 512 320 440 64512 2.80598 1.68381 12.0596 51.8297 68.5104 68.6298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 1050 6.4e-05 512 170 360 251904 14.2791 6.61072 40.8121 206.457 268.342 268.493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 40 520 3.2e-05 512 160 1520 245760 60.1136 12.8171 161.246 396.148 630.6 630.794
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1160 6.4e-05 512 60 400 298944 10.5685 6.74128 100.687 209.714 327.846 327.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1220 0.000256 1024 50 360 75672 3.43011 33.4114 105.071 141.955 142.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1450 6.4e-05 1024 50 1080 305712 11.6046 13.7317 462.256 419.367 907.032 907.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 770 6.4e-05 2048 120 4880 258048 45.7963 28.4037 4099.94 838.238 5012.51 5012.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1300 0.000128 512 110 960 146304 5.34381 3.41632 113.825 186.167 308.883 308.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 590 0.000512 4096 140 6760 25128 6.60813 827.479 210.302 1044.43 1044.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1400 0.000256 512 240 400 67392 2.78717 1.70413 21.9798 52.3828 78.9776 79.0937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1470 0.000256 512 320 440 65664 2.82394 1.70525 23.8461 52.3826 80.8829 81.0048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 1050 6.4e-05 512 170 360 260352 14.2016 6.72115 82.691 208.93 312.727 312.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 40 520 3.2e-05 512 160 1520 258048 61.8397 13.0584 350.549 408.384 834.097 834.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1160 6.4e-05 512 60 400 298368 10.5634 6.73606 65.4499 209.628 292.51 292.624
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1220 0.000256 1024 50 360 75600 3.428 21.6675 104.892 130.029 130.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1450 6.4e-05 1024 50 1080 305568 11.561 13.6983 299.874 418.984 744.191 744.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 770 6.4e-05 2048 120 4880 258048 45.5499 28.3331 2656.85 837.851 3568.72 3568.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1300 0.000128 512 110 960 145152 5.3265 3.41206 73.1257 187.109 269.1 269.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 590 0.000512 4096 140 6760 25056 6.62102 534.583 209.472 750.721 750.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1400 0.000256 512 240 400 66816 2.77024 1.69027 14.186 52.0111 70.7858 70.8953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1470 0.000256 512 320 440 64512 2.8177 1.69174 15.3805 52.0068 72.0257 72.1409
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 1050 6.4e-05 512 170 360 258048 14.07 6.65395 53.1136 207.289 281.312 281.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 40 520 3.2e-05 512 160 1520 221184 62.9547 12.8228 193.949 395.906 665.902 666.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1160 6.4e-05 512 60 400 297216 10.5645 6.73587 57.377 209.037 283.848 283.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1220 0.000256 1024 50 360 75384 3.42157 19.1257 104.766 127.355 127.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1450 6.4e-05 1024 50 1080 304992 11.5999 13.7128 262.984 418.981 707.352 707.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 770 6.4e-05 2048 120 4880 255744 45.7687 28.3832 2321.01 835.529 3230.83 3230.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1300 0.000128 512 110 960 145152 5.35469 3.41645 64.115 184.588 257.604 257.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 590 0.000512 4096 140 6760 24840 6.58842 468.049 208.83 683.512 683.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1400 0.000256 512 240 400 67392 2.79904 1.71213 12.7731 52.4854 69.8959 70.0088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1470 0.000256 512 320 440 65664 2.8343 1.71002 13.7764 52.4802 70.9284 71.0477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 1050 6.4e-05 512 170 360 255744 14.4861 6.71853 46.3276 209.028 276.749 276.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 40 520 3.2e-05 512 160 1520 221184 66.122 13.0594 170.461 408.548 658.46 658.659
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1160 6.4e-05 512 60 400 297216 10.5257 6.72563 51.1407 208.923 277.449 277.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1220 0.000256 1024 50 360 75456 3.4304 16.8509 104.874 125.198 125.266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1450 6.4e-05 1024 50 1080 305280 11.5563 13.4958 234.044 419.123 678.293 678.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 770 6.4e-05 2048 120 4880 255744 45.5218 28.3628 2064.94 835.045 2974.01 2974.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1300 0.000128 512 110 960 142848 5.31069 3.40173 56.7931 184.939 250.571 250.688
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 590 0.000512 4096 140 6760 24768 6.58928 416.176 208.661 631.472 631.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1400 0.000256 512 240 400 64512 2.76781 1.67482 11.0962 51.327 66.9985 67.1114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1470 0.000256 512 320 440 62208 2.81552 1.67363 11.7966 51.3301 67.746 67.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 1050 6.4e-05 512 170 360 248832 14.1636 6.57744 40.5744 204.27 265.771 265.924
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 40 520 3.2e-05 512 160 1520 221184 62.9056 12.8081 153.187 395.856 625.024 625.228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1160 6.4e-05 512 60 400 298880 10.548 6.74611 94.0928 209.811 321.342 321.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1220 0.000256 1024 50 360 75600 3.4263 31.1852 105.056 139.711 139.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1450 6.4e-05 1024 50 1080 305600 11.5665 13.5161 431.758 419.353 876.266 876.342
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 770 6.4e-05 2048 120 4880 257920 45.6239 28.3893 3832.13 838.608 4744.89 4745.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1300 0.000128 512 110 960 146560 5.32531 3.41818 106.275 187.352 302.504 302.619
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 590 0.000512 4096 140 6760 25120 6.61299 776.454 209.602 992.713 992.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1400 0.000256 512 240 400 67200 2.77293 1.69808 20.5498 52.1766 77.3285 77.4427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1470 0.000256 512 320 440 65280 2.81552 1.70122 22.1869 52.1746 79.0065 79.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 1050 6.4e-05 512 170 360 261120 14.2478 6.72893 77.1426 209.802 308.111 308.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 40 520 3.2e-05 512 160 1520 266240 61.582 13.1472 336.504 412.518 824.027 824.224
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1160 6.4e-05 512 60 400 298240 10.5689 6.73168 64.3508 209.682 291.47 291.584
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1220 0.000256 1024 50 360 75520 3.42278 21.0582 104.785 129.31 129.37
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1450 6.4e-05 1024 50 1080 305600 11.5579 13.5037 292.932 419.107 737.175 737.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 770 6.4e-05 2048 120 4880 257280 45.5541 28.343 2595.51 838.108 3507.66 3507.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1300 0.000128 512 110 960 144640 5.30144 3.40771 72.4013 185.455 266.697 266.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 590 0.000512 4096 140 6760 24960 6.6089 529.621 209.005 745.279 745.338
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1400 0.000256 512 240 400 66560 2.75517 1.68406 14.2574 51.7584 70.5833 70.695
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1470 0.000256 512 320 440 64000 2.8072 1.6855 15.2031 51.7551 71.5814 71.6986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 1050 6.4e-05 512 170 360 261120 14.2418 6.7113 53.3463 209.677 284.163 284.317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 40 520 3.2e-05 512 160 1520 245760 63.8206 13.1172 213.488 412.304 702.999 703.207
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1160 6.4e-05 512 60 400 297600 10.5224 6.72752 53.9777 208.882 280.247 280.36
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1220 0.000256 1024 50 360 75360 3.4215 17.6717 104.681 125.816 125.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1450 6.4e-05 1024 50 1080 305280 11.5667 13.5145 245.801 418.78 689.733 689.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 770 6.4e-05 2048 120 4880 255360 45.6789 28.3218 2157.3 834.886 3066.32 3066.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1300 0.000128 512 110 960 145920 5.31642 3.41325 61.4194 185.474 255.749 255.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 590 0.000512 4096 140 6760 24960 6.60954 444.875 209.492 661.019 661.077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1400 0.000256 512 240 400 65280 2.79338 1.69146 11.6173 51.8222 68.0499 68.1604
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1470 0.000256 512 320 440 63360 2.83414 1.6896 12.5885 51.8103 69.0512 69.1691
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 1050 6.4e-05 512 170 360 253440 14.2025 6.62576 43.3286 206.287 270.63 270.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 40 520 3.2e-05 512 160 1520 245760 63.8853 13.1468 178.924 412.281 668.507 668.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1160 6.4e-05 512 60 400 294400 10.5292 6.68323 51.4147 208.27 277.032 277.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1220 0.000256 1024 50 360 75200 3.4217 17.1769 104.669 125.309 125.378
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1450 6.4e-05 1024 50 1080 304640 11.5716 13.4984 236.08 418.848 680.071 680.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 770 6.4e-05 2048 120 4880 253440 45.4467 28.0945 2101.41 832.461 3007.55 3007.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1300 0.000128 512 110 960 143360 5.27018 3.39354 57.7679 182.723 249.283 249.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 590 0.000512 4096 140 6760 24640 6.56179 436.574 208.335 651.516 651.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1400 0.000256 512 240 400 66560 2.7681 1.68762 11.7705 51.9095 68.2654 68.3804
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1470 0.000256 512 320 440 64000 2.8241 1.6879 12.4979 51.9156 69.0574 69.1732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 1050 6.4e-05 512 170 360 256000 14.062 6.61914 42.2028 206.544 269.609 269.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 40 520 3.2e-05 512 160 1520 163840 67.1704 12.6186 115.456 385.239 580.755 580.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1160 6.4e-05 512 60 400 298752 10.522 6.73747 88.4133 209.476 315.287 315.399
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1220 0.000256 1024 50 360 75648 3.67411 29.2545 105.279 138.25 138.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1450 6.4e-05 1024 50 1080 305664 11.5588 13.5008 403.222 419.467 847.823 847.897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 770 6.4e-05 2048 120 4880 257280 45.6323 28.2685 3608.58 837.266 4519.88 4520.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1300 0.000128 512 110 960 145920 5.32467 3.40787 99.1187 186.33 294.309 294.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 590 0.000512 4096 140 6760 25056 6.6104 739.572 209.348 955.573 955.629
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1400 0.000256 512 240 400 66816 2.78358 1.69779 19.3703 52.2718 76.2532 76.3645
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1470 0.000256 512 320 440 65280 2.81904 1.69779 20.982 52.2704 77.8928 78.0124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 1050 6.4e-05 512 170 360 258048 14.2031 6.67702 71.8587 208.43 301.353 301.501
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 24 40 520 3.2e-05 512 160 1520 270336 60.975 13.1228 319.973 412.537 806.873 807.072
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1160 6.4e-05 512 60 400 297984 10.5458 6.73382 62.8185 209.394 289.629 289.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1220 0.000256 1024 50 360 75456 3.42262 20.9265 104.76 129.153 129.221
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1450 6.4e-05 1024 50 1080 305280 11.5661 13.5031 288.041 419.037 732.22 732.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 770 6.4e-05 2048 120 4880 256512 45.6882 28.3955 2554.67 836.933 3465.82 3465.95
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1300 0.000128 512 110 960 144384 5.32518 3.40586 70.2529 185.461 264.571 264.687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 590 0.000512 4096 140 6760 24960 6.61414 519.264 209.216 735.137 735.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1400 0.000256 512 240 400 66048 2.7791 1.68141 13.9035 51.7862 70.2775 70.3916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1470 0.000256 512 320 440 64512 2.80186 1.68531 14.9295 51.7895 71.3364 71.4547
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 1050 6.4e-05 512 170 360 251904 14.2753 6.61709 50.3419 206.294 277.715 277.866
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 24 40 520 3.2e-05 512 160 1520 245760 60.111 12.8089 207.242 395.931 676.364 676.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1160 6.4e-05 512 60 400 297216 10.5307 6.7224 52.068 208.935 278.396 278.513
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1220 0.000256 1024 50 360 75456 3.42621 17.1511 104.881 125.502 125.574
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1450 6.4e-05 1024 50 1080 305280 11.5554 13.5841 238.514 419.147 682.875 682.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 770 6.4e-05 2048 120 4880 255744 45.5305 28.279 2097.91 835.089 3006.94 3007.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1300 0.000128 512 110 960 142848 5.31107 3.40787 57.6682 183.643 250.161 250.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 590 0.000512 4096 140 6760 24768 6.59549 423.89 208.671 639.202 639.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1400 0.000256 512 240 400 64512 2.77507 1.67322 11.2515 51.7761 67.6085 67.7239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1470 0.000256 512 320 440 62208 2.82211 1.67421 11.9858 51.3297 67.9441 68.0682
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 1050 6.4e-05 512 170 360 248832 14.1604 6.57613 41.1808 204.282 266.383 266.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 24 40 520 3.2e-05 512 160 1520 221184 62.9148 12.8127 155.702 395.927 627.63 627.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1160 6.4e-05 512 60 400 294912 10.5573 6.70554 48.825 208.61 274.83 274.947
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1220 0.000256 1024 50 360 75264 3.41811 16.1161 104.817 124.393 124.461
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1450 6.4e-05 1024 50 1080 304896 11.5507 13.498 224.323 419.022 668.466 668.543
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 770 6.4e-05 2048 120 4880 254976 45.5769 28.2072 1968.73 833.832 2876.48 2876.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1300 0.000128 512 110 960 141312 5.31034 3.39558 53.546 184.013 246.394 246.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 590 0.000512 4096 140 6760 24576 6.56742 395.014 208.288 609.913 609.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1400 0.000256 512 240 400 64512 2.81834 1.68755 10.5257 51.9411 67.1002 67.2142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1470 0.000256 512 320 440 64512 2.8145 1.69165 11.7332 51.9421 68.3114 68.4304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 1050 6.4e-05 512 170 360 245760 14.639 6.62381 38.1908 206.545 266.184 266.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 24 40 520 3.2e-05 512 160 1520 196608 65.9509 12.8234 130.295 396.179 605.518 605.728
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1160 6.4e-05 512 60 400 298400 10.5917 6.74611 91.7026 209.433 318.61 318.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1220 0.000256 1024 50 360 75600 3.42182 30.6606 104.926 139.051 139.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1450 6.4e-05 1024 50 1080 305800 11.6322 13.5349 422.418 419.149 866.806 866.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 770 6.4e-05 2048 120 4880 257600 45.8311 28.3931 3754.33 837.107 4665.8 4665.94
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1300 0.000128 512 110 960 146400 5.33923 3.41971 104.244 185.954 299.087 299.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 590 0.000512 4096 140 6760 25100 6.61094 758.241 209.432 974.326 974.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1400 0.000256 512 240 400 67200 2.79229 1.70483 20.0969 52.2552 76.9778 77.0903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1470 0.000256 512 320 440 65600 2.82509 1.70598 22.0583 52.2531 78.971 79.092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 1050 6.4e-05 512 170 360 259200 14.2088 6.70234 75.5776 208.352 305.025 305.177
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 25 40 520 3.2e-05 512 160 1520 256000 62.8534 13.1638 318.166 413.355 807.806 808.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1160 6.4e-05 512 60 400 297600 10.6044 6.74086 62.5787 209.691 289.751 289.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1220 0.000256 1024 50 360 75400 3.41402 20.6234 104.78 128.859 128.928
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1450 6.4e-05 1024 50 1080 305200 11.5982 13.8322 287.654 419.31 732.466 732.542
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 770 6.4e-05 2048 120 4880 257600 45.7903 28.334 2548.74 838.162 3461.16 3461.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1300 0.000128 512 110 960 145600 5.32269 3.42003 70.8363 185.629 265.336 265.447
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 590 0.000512 4096 140 6760 25000 6.61424 514.082 209.632 730.372 730.427
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1400 0.000256 512 240 400 65600 2.79446 1.68861 13.5533 51.834 70.001 70.1124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1470 0.000256 512 320 440 64000 2.82592 1.6937 14.6486 51.8361 71.1297 71.2477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 1050 6.4e-05 512 170 360 256000 14.0828 6.63142 50.886 206.471 278.256 278.407
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 25 40 520 3.2e-05 512 160 1520 256000 62.8632 13.1547 215.346 412.747 704.382 704.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1160 6.4e-05 512 60 400 297600 10.6235 6.74611 54.4765 209.742 281.724 281.834
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1220 0.000256 1024 50 360 75300 3.42426 17.9751 104.768 126.209 126.274
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1450 6.4e-05 1024 50 1080 305400 11.6243 13.5352 247.518 419.41 692.163 692.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 770 6.4e-05 2048 120 4880 256800 45.8202 28.3662 2202.98 838.344 3115.65 3115.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1300 0.000128 512 110 960 144000 5.27939 3.40544 61.1484 184.722 254.68 254.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 590 0.000512 4096 140 6760 24900 6.60685 460.754 209.661 677.066 677.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1400 0.000256 512 240 400 64800 2.81331 1.69216 11.9856 51.8929 68.509 68.6189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1470 0.000256 512 320 440 64800 2.81866 1.69165 13.1236 51.8936 69.6557 69.7697
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 1050 6.4e-05 512 170 360 249600 14.507 6.6319 43.6133 206.614 271.551 271.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 25 40 520 3.2e-05 512 160 1520 230400 65.9644 13.1748 168.381 413.42 661.208 661.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1160 6.4e-05 512 60 400 294400 10.5689 6.71898 49.5308 208.757 275.711 275.823
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1220 0.000256 1024 50 360 75200 3.42221 16.3838 104.778 124.627 124.696
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1450 6.4e-05 1024 50 1080 304800 11.585 13.5149 227.669 419.398 672.236 672.315
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 770 6.4e-05 2048 120 4880 256000 45.5229 28.305 2012.35 834.407 2920.71 2920.83
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1300 0.000128 512 110 960 144000 5.2584 3.39606 55.7388 184.121 248.639 248.749
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 590 0.000512 4096 140 6760 24800 6.61024 405.232 209.627 621.512 621.569
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1400 0.000256 512 240 400 64000 2.82723 1.69405 10.8671 51.9677 67.4821 67.5941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1470 0.000256 512 320 440 64000 2.8337 1.69155 11.6774 51.9741 68.3002 68.4192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 1050 6.4e-05 512 170 360 256000 14.0548 6.63142 40.7396 206.598 268.209 268.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 25 40 520 3.2e-05 512 160 1520 204800 68.9952 13.1466 138.397 412.774 633.577 633.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1160 6.4e-05 512 60 432 297472 10.5604 6.73587 81.7219 209.775 308.931 309.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1220 0.000256 1024 50 384 75552 3.42221 26.3517 105.073 134.893 134.959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1450 6.4e-05 1024 50 1056 305792 11.5584 13.5068 339.273 419.46 783.874 783.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 770 6.4e-05 2048 120 4896 258304 45.5155 28.512 3098.1 838.471 4010.73 4010.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1300 0.000128 512 110 960 146944 5.30643 3.41059 85.0171 184.906 278.77 278.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 590 0.000512 4096 140 6768 25184 6.62746 625.557 209.785 842.014 842.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1400 0.000256 512 240 384 66816 2.81008 1.70854 15.7736 52.5729 72.9956 73.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1470 0.000256 512 320 432 67072 2.79651 1.70803 18.1727 52.5719 75.3772 75.4957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 1050 6.4e-05 512 170 384 262144 14.1653 6.71389 62.9544 209.769 293.789 293.943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 48 520 3.2e-05 512 160 1536 270336 62.4248 13.3268 274.303 419.535 769.862 770.064
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1160 6.4e-05 512 60 432 297472 10.5819 6.73306 52.6709 209.749 279.869 279.982
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1220 0.000256 1024 50 384 75520 3.4265 17.2692 104.932 125.671 125.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1450 6.4e-05 1024 50 1056 305664 11.5635 13.4943 219.694 419.241 664.066 664.147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 770 6.4e-05 2048 120 4896 258048 45.611 28.4201 1989.47 838.38 2902.01 2902.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1300 0.000128 512 110 960 146944 5.31264 3.41683 55.3536 186.645 250.856 250.968
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 590 0.000512 4096 140 6768 25152 6.6256 400.099 209.851 616.618 616.675
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1400 0.000256 512 240 384 66560 2.80074 1.7039 12.0411 52.4161 69.0862 69.1999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1470 0.000256 512 320 432 66560 2.80442 1.70243 11.833 52.4127 68.8798 68.9831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 1050 6.4e-05 512 170 384 260096 14.2196 6.70893 49.7744 209.052 279.936 280.093
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 48 520 3.2e-05 512 160 1536 262144 63.2839 13.3292 171.398 419.324 667.608 667.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1160 6.4e-05 512 60 432 296448 10.5575 6.72963 43.3982 209.499 270.318 270.432
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 48 1220 0.000256 1024 50 384 75456 3.42016 48.894 104.925 157.28 157.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1450 6.4e-05 1024 50 1056 305664 11.561 14.4916 181.606 419.503 627.232 627.307
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 770 6.4e-05 2048 120 4896 257280 45.6216 28.3164 1641.86 837.355 2553.29 2553.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1300 0.000128 512 110 960 146688 5.30122 3.41149 45.6857 187.4 241.931 242.041
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 590 0.000512 4096 140 6768 25056 6.60275 330.422 209.579 546.648 546.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1400 0.000256 512 240 384 66048 2.80048 1.69942 10.3267 52.2757 67.2274 67.3383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1470 0.000256 512 320 432 66048 2.7991 1.69936 9.81194 52.277 66.7154 66.8139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 1050 6.4e-05 512 170 384 258048 14.1927 6.68154 42.735 208.455 272.247 272.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 48 520 3.2e-05 512 160 1536 245760 63.814 13.1245 133.044 412.763 623.015 623.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1160 6.4e-05 512 60 432 297280 10.6129 6.74582 78.1821 209.609 305.29 305.402
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1220 0.000256 1024 50 384 75520 3.41302 25.3154 104.916 133.686 133.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1450 6.4e-05 1024 50 1056 305760 11.6166 13.525 329.084 419.058 773.358 773.436
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 770 6.4e-05 2048 120 4896 258240 45.7492 28.4929 3004.4 837.813 3916.59 3916.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1300 0.000128 512 110 960 146880 5.33094 3.41968 83.2452 186.737 278.864 278.975
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 590 0.000512 4096 140 6768 25160 6.61872 605.376 209.524 821.565 821.621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1400 0.000256 512 240 384 66880 2.81706 1.70928 15.2379 52.5332 72.4259 72.5348
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1470 0.000256 512 320 432 66880 2.82074 1.7087 17.5231 52.5328 74.7149 74.8319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 1050 6.4e-05 512 170 384 262400 14.2032 6.73053 61.0841 209.599 291.803 291.957
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 48 520 3.2e-05 512 160 1536 276480 62.096 13.3862 272.579 419.027 767.367 767.572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1160 6.4e-05 512 60 432 296960 10.599 6.73952 51.6417 209.842 278.958 279.073
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1220 0.000256 1024 50 384 75440 3.41978 16.7362 104.884 125.083 125.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1450 6.4e-05 1024 50 1056 305600 11.5773 13.5135 215.985 419.42 660.568 660.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 770 6.4e-05 2048 120 4896 257920 45.6051 28.3848 1963.77 838.917 2876.8 2876.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1300 0.000128 512 110 960 146560 5.32483 3.4185 54.1692 187.75 250.792 250.903
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 590 0.000512 4096 140 6768 25120 6.6185 394.822 209.781 611.266 611.325
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1400 0.000256 512 240 384 65920 2.80032 1.69715 10.0864 52.1868 66.8963 67.0119
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1470 0.000256 512 320 432 65920 2.79859 1.69574 11.6343 52.1807 68.4317 68.5523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 1050 6.4e-05 512 170 384 261120 14.2438 6.72358 39.7862 209.941 270.881 271.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 48 520 3.2e-05 512 160 1536 266240 61.5457 13.1447 170.991 412.58 658.528 658.724
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1160 6.4e-05 512 60 432 296640 10.6146 6.74022 42.9363 209.646 270.073 270.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1220 0.000256 1024 50 384 75360 3.42518 13.6765 105.513 122.661 122.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1450 6.4e-05 1024 50 1056 305520 11.6134 13.5265 176.674 419.352 621.236 621.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 770 6.4e-05 2048 120 4896 257280 45.7675 28.3464 1594.84 837.969 2507.06 2507.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1300 0.000128 512 110 960 145920 5.32128 3.4167 44.6625 185.081 238.609 238.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 590 0.000512 4096 140 6768 25080 6.6193 322.079 209.785 538.527 538.582
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1400 0.000256 512 240 384 66240 2.81546 1.70269 8.5224 52.494 65.6631 65.7736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1470 0.000256 512 320 432 66240 2.81862 1.70493 9.84125 52.4209 66.914 67.0304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 1050 6.4e-05 512 170 384 261120 14.1473 6.71539 33.2545 208.983 263.284 263.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 48 520 3.2e-05 512 160 1536 245760 63.944 13.1564 131.638 412.595 621.599 621.793
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1160 6.4e-05 512 60 432 297216 10.5789 6.7408 108.151 209.498 335.103 335.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1220 0.000256 1024 50 384 75504 3.41933 36.4006 104.926 144.787 144.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1450 6.4e-05 1024 50 1056 305760 11.5732 13.5093 468.058 418.983 912.195 912.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 770 6.4e-05 2048 120 4896 258048 45.6506 28.4055 4197.73 837.355 5109.28 5109.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1300 0.000128 512 110 960 146688 5.3135 3.41402 113.857 186.275 308.986 309.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 590 0.000512 4096 140 6768 25152 6.62186 837.633 209.502 1053.8 1053.86
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1400 0.000256 512 240 384 66816 2.80589 1.7065 21.1444 52.4524 78.2412 78.3549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1470 0.000256 512 320 432 66816 2.80426 1.70778 24.3569 52.4484 81.4471 81.5664
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 1050 6.4e-05 512 170 384 261120 14.207 6.72032 83.7577 209.224 314.098 314.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 48 520 3.2e-05 512 160 1536 258048 62.5173 13.1378 350.151 413.805 839.883 840.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1160 6.4e-05 512 60 432 296448 10.5621 6.72768 70.0786 209.498 297 297.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1220 0.000256 1024 50 384 75456 3.41811 22.5822 104.924 130.968 131.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1450 6.4e-05 1024 50 1056 305664 11.651 13.5016 292.111 419.511 736.85 736.938
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 770 6.4e-05 2048 120 4896 257280 45.6334 28.3136 2623.41 837.363 3534.86 3534.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1300 0.000128 512 110 960 146688 5.3064 3.40976 73.5811 186.297 268.721 268.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 590 0.000512 4096 140 6768 25056 6.61606 528.432 209.467 744.557 744.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1400 0.000256 512 240 384 66048 2.80192 1.69789 13.6433 52.2742 70.5472 70.6581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1470 0.000256 512 320 432 66048 2.80192 1.69984 15.7525 52.2752 72.653 72.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 1050 6.4e-05 512 170 384 258048 14.2097 6.68371 53.7272 208.453 283.256 283.404
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 48 520 3.2e-05 512 160 1536 245760 63.811 13.129 215.23 413.411 705.844 706.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1160 6.4e-05 512 60 432 297216 10.5698 6.73574 57.3742 209.541 284.356 284.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1220 0.000256 1024 50 384 75312 3.41613 18.2136 104.673 126.346 126.415
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1450 6.4e-05 1024 50 1056 305568 11.5636 13.511 236.071 418.823 680.045 680.131
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 770 6.4e-05 2048 120 4896 258048 45.5292 28.3447 2122.82 837.535 3034.36 3034.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1300 0.000128 512 110 960 146304 5.3015 3.40954 59.6247 185.095 253.56 253.671
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 590 0.000512 4096 140 6768 25056 6.62176 424.164 209.479 640.308 640.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1400 0.000256 512 240 384 65664 2.79667 1.69165 11.0176 51.9935 67.6248 67.741
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1470 0.000256 512 320 432 65664 2.79306 1.69325 12.6822 51.9923 69.2888 69.4082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 1050 6.4e-05 512 170 384 258048 14.0792 6.65802 43.5697 207.21 271.702 271.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 48 520 3.2e-05 512 160 1536 221184 62.962 12.8201 157.887 396.444 630.382 630.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1160 6.4e-05 512 60 432 296448 10.5717 6.7287 48.316 209.344 275.095 275.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1220 0.000256 1024 50 384 75264 3.41594 15.5244 104.689 123.671 123.738
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1450 6.4e-05 1024 50 1056 305280 11.5868 13.4985 198.866 418.943 642.974 643.062
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 770 6.4e-05 2048 120 4896 256512 45.6453 28.2891 1784.29 836.745 2695.1 2695.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1300 0.000128 512 110 960 145920 5.29274 3.40304 50.4918 185.78 245.095 245.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 590 0.000512 4096 140 6768 24960 6.61411 357.628 209.241 573.527 573.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1400 0.000256 512 240 384 64512 2.80003 1.6855 9.20202 51.7733 65.5885 65.6983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1470 0.000256 512 320 432 64512 2.8049 1.68534 10.5595 51.7757 66.9554 67.0739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 1050 6.4e-05 512 170 384 251904 14.2813 6.62323 36.2166 206.443 263.746 263.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 48 520 3.2e-05 512 160 1536 196608 65.9649 12.8143 118.859 396.489 594.395 594.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1160 6.4e-05 512 60 432 297472 10.6089 6.74554 101.426 209.748 328.665 328.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1220 0.000256 1024 50 384 75488 3.41392 33.7319 105.011 142.2 142.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1450 6.4e-05 1024 50 1056 305648 11.6155 13.5236 432.896 419.388 877.498 877.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 770 6.4e-05 2048 120 4896 258048 45.7954 28.4321 3876.34 838.587 4789.29 4789.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1300 0.000128 512 110 960 146496 5.32541 3.41571 105.889 186.42 301.173 301.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 590 0.000512 4096 140 6768 25144 6.62307 772.704 210.568 989.941 989.999
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1400 0.000256 512 240 384 66752 2.8097 1.70963 19.8006 52.5054 76.9521 77.0639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1470 0.000256 512 320 432 66752 2.81488 1.71158 22.774 52.5033 79.9344 80.0512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 1050 6.4e-05 512 170 384 261632 14.2251 6.73194 78.3906 209.439 308.969 309.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 48 520 3.2e-05 512 160 1536 258048 62.8906 13.1988 325.852 413.874 816.081 816.276
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1160 6.4e-05 512 60 432 296576 10.573 6.73619 66.1499 209.291 292.883 292.997
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1220 0.000256 1024 50 384 75376 3.41197 21.2699 104.732 129.455 129.522
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1450 6.4e-05 1024 50 1056 305536 11.5748 13.5127 272.426 418.916 716.505 716.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 770 6.4e-05 2048 120 4896 257152 45.6891 28.3511 2438.58 836.564 3349.32 3349.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1300 0.000128 512 110 960 146048 5.32512 3.41286 69.6247 186.734 265.224 265.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 590 0.000512 4096 140 6768 25088 6.61514 491.991 209.504 708.157 708.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1400 0.000256 512 240 384 66304 2.81526 1.70598 13.0427 52.4927 70.1776 70.2909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1470 0.000256 512 320 432 66304 2.81408 1.70803 14.9479 52.4927 72.0858 72.2043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 1050 6.4e-05 512 170 384 261632 14.1748 6.72291 51.8141 209.288 282.182 282.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 48 520 3.2e-05 512 160 1536 229376 64.0035 13.0396 189.927 404.042 671.282 671.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1160 6.4e-05 512 60 432 297024 10.619 6.74227 53.8937 209.345 280.736 280.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1220 0.000256 1024 50 384 75264 3.41808 17.3521 104.667 125.478 125.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1450 6.4e-05 1024 50 1056 305424 11.6045 13.7953 222.587 418.883 666.946 667.021
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 770 6.4e-05 2048 120 4896 256704 45.8449 28.4465 1997.37 836.771 2908.57 2908.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1300 0.000128 512 110 960 146496 5.33123 3.41802 56.5101 186.284 251.673 251.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 590 0.000512 4096 140 6768 25032 6.61914 401.039 209.521 617.223 617.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1400 0.000256 512 240 384 65856 2.84166 2.17245 10.5001 52.701 68.7925 68.9027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1470 0.000256 512 320 432 65856 2.83942 1.71088 12.0092 52.5436 69.2318 69.3514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 1050 6.4e-05 512 170 384 258048 14.4571 6.72637 41.4651 209.33 272.168 272.321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 48 520 3.2e-05 512 160 1536 215040 65.8517 13.053 145.294 403.997 628.462 628.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1160 6.4e-05 512 60 432 295680 10.5852 6.72989 48.544 209.591 275.586 275.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1220 0.000256 1024 50 384 75264 3.41958 15.8107 104.845 124.118 124.184
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1450 6.4e-05 1024 50 1056 305536 11.5628 13.4963 200.717 419.517 645.37 645.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 770 6.4e-05 2048 120 4896 256256 45.5892 28.279 1795.01 837.718 2706.73 2706.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1300 0.000128 512 110 960 145152 5.3432 3.40685 50.6845 185.365 244.925 245.038
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 590 0.000512 4096 140 6768 24864 6.59718 359.604 209.125 575.371 575.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1400 0.000256 512 240 384 64512 2.81523 1.69574 9.41866 52.021 66.0757 66.1852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1470 0.000256 512 320 432 64512 2.81632 1.69389 10.9564 52.0197 67.6162 67.7335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 1050 6.4e-05 512 170 384 258048 14.0388 6.63661 37.842 207.177 265.88 266.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 48 520 3.2e-05 512 160 1536 172032 66.2274 12.6198 105.222 385.176 569.511 569.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1160 6.4e-05 512 60 432 297472 10.5726 6.7305 100.669 209.625 327.735 327.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1220 0.000256 1024 50 384 75520 3.42426 32.5986 104.98 141.046 141.115
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1450 6.4e-05 1024 50 1056 305664 11.5659 13.4984 416.716 418.982 860.836 860.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 770 6.4e-05 2048 120 4896 258048 45.5783 28.299 3668.5 837.844 4580.36 4580.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1300 0.000128 512 110 960 146944 5.31491 3.41619 104.256 186.583 299.699 299.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 590 0.000512 4096 140 6768 25152 6.62074 740.687 209.604 956.96 957.018
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1400 0.000256 512 240 384 66560 2.79872 1.70454 19.4293 52.3771 76.4405 76.5537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1470 0.000256 512 320 432 66560 2.80064 1.70214 22.3829 52.3823 79.3967 79.5155
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 1050 6.4e-05 512 170 384 260096 14.1961 6.71037 77.4297 208.92 307.445 307.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 48 520 3.2e-05 512 160 1536 262144 63.2991 13.3268 321.046 417.662 815.607 815.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1160 6.4e-05 512 60 432 296960 10.5914 6.72867 64.4496 209.821 291.72 291.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1220 0.000256 1024 50 384 75392 3.71507 21.0396 104.862 129.659 129.725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1450 6.4e-05 1024 50 1056 305664 11.5786 14.1947 269.849 419.375 715.071 715.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 770 6.4e-05 2048 120 4896 258048 45.6084 28.3045 2342.18 838.651 3254.87 3255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1300 0.000128 512 110 960 146432 5.3047 3.40582 67.2961 186.359 262.494 262.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 590 0.000512 4096 140 6768 25088 6.62118 475.572 209.758 691.995 692.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1400 0.000256 512 240 384 66560 2.79965 1.70595 12.6479 52.4607 69.7443 69.8537
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1470 0.000256 512 320 432 66560 2.80512 1.70586 14.4357 52.4617 71.5349 71.6493
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 1050 6.4e-05 512 170 384 258048 14.3374 6.70925 49.6127 209.119 279.962 280.109
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 48 520 3.2e-05 512 160 1536 262144 63.2854 13.3316 205.695 418.098 700.674 700.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1160 6.4e-05 512 60 432 296448 10.5758 6.7279 54.4018 209.403 281.245 281.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1220 0.000256 1024 50 384 75264 3.41296 17.8904 104.714 126.059 126.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1450 6.4e-05 1024 50 1056 305280 11.5733 13.498 223.92 419.112 668.176 668.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 770 6.4e-05 2048 120 4896 256512 45.6738 28.4896 1898.04 836.952 2809.29 2809.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1300 0.000128 512 110 960 145920 5.28845 3.40621 55.3013 185.819 249.947 250.059
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 590 0.000512 4096 140 6768 24960 6.61056 391.834 209.29 607.779 607.836
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1400 0.000256 512 240 384 64512 2.80915 1.68358 10.4732 51.8965 66.9865 67.0966
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1470 0.000256 512 320 432 64512 2.8047 1.68346 11.9597 51.7847 68.3594 68.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 1050 6.4e-05 512 170 384 251904 14.2865 6.6153 40.8925 206.652 268.635 268.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 48 520 3.2e-05 512 160 1536 196608 65.9415 12.8123 124.676 395.925 599.628 599.824
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1160 6.4e-05 512 60 432 294912 10.5789 6.71952 47.4989 209.243 274.181 274.296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1220 0.000256 1024 50 384 75264 3.42016 15.61 104.874 123.949 124.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1450 6.4e-05 1024 50 1056 305152 11.5712 13.4964 196.438 418.905 640.487 640.571
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 770 6.4e-05 2048 120 4896 256000 45.6085 28.274 1674.42 836.33 2584.77 2584.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1300 0.000128 512 110 960 145408 5.32899 3.41402 47.8632 185.014 241.749 241.865
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 590 0.000512 4096 140 6768 24832 6.59667 344.665 209.1 560.405 560.466
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1400 0.000256 512 240 384 65536 2.8367 1.70477 9.40426 52.5537 66.6292 66.7421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1470 0.000256 512 320 432 65536 2.84394 1.70598 10.543 52.5502 67.7751 67.9009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 1050 6.4e-05 512 170 384 253952 14.5725 6.70762 35.8653 209.233 266.57 266.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 48 520 3.2e-05 512 160 1536 196608 65.9516 12.8088 109.85 396.149 585.027 585.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1160 6.4e-05 512 60 432 297216 10.6013 6.74816 96.7526 209.541 323.78 323.894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1220 0.000256 1024 50 384 75456 3.41757 31.5494 104.907 139.917 139.987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1450 6.4e-05 1024 50 1056 305712 11.606 13.5216 402.254 419.017 846.476 846.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 770 6.4e-05 2048 120 4896 258048 45.7945 28.3361 3687.61 837.538 4599.42 4599.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1300 0.000128 512 110 960 146880 5.31904 3.41462 102.941 186.468 298.272 298.386
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 590 0.000512 4096 140 6768 25128 6.62938 748.001 209.523 964.199 964.254
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1400 0.000256 512 240 384 66240 2.81152 1.70224 19.0124 52.3409 75.9958 76.1092
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1470 0.000256 512 320 432 66240 2.8097 1.70205 21.9104 52.3402 78.8896 79.0077
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 1050 6.4e-05 512 170 384 260352 14.2001 6.71539 75.2576 208.757 305.117 305.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 48 520 3.2e-05 512 160 1536 258048 61.804 13.0528 315.45 408.055 798.637 798.846
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1160 6.4e-05 512 60 432 297216 10.5767 6.73795 67.9199 209.591 294.965 295.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1220 0.000256 1024 50 384 75312 3.41523 21.8931 104.7 130.051 130.117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1450 6.4e-05 1024 50 1056 305568 11.5592 13.8476 282.621 418.917 727.021 727.103
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 770 6.4e-05 2048 120 4896 258048 45.542 28.3295 2553.09 837.724 3464.83 3464.96
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1300 0.000128 512 110 960 146304 5.30669 3.41549 71.1443 186.169 266.166 266.277
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 590 0.000512 4096 140 6768 25056 6.61882 515.94 209.531 732.135 732.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1400 0.000256 512 240 384 65664 2.7961 1.69558 13.1675 52.0057 69.791 69.902
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1470 0.000256 512 320 432 65664 2.79142 1.69334 15.1344 52.0097 71.7595 71.8767
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 1050 6.4e-05 512 170 384 258048 14.0717 6.65958 51.8347 207.265 280.023 280.175
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 48 520 3.2e-05 512 160 1536 221184 62.9864 12.8246 188.475 395.733 660.297 660.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1160 6.4e-05 512 60 432 295488 10.5846 6.73453 57.3749 208.934 283.764 283.877
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1220 0.000256 1024 50 384 75168 3.40762 18.4055 104.606 126.462 126.527
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1450 6.4e-05 1024 50 1056 304992 11.5818 13.5264 238.464 418.632 682.275 682.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 770 6.4e-05 2048 120 4896 255744 45.781 28.3435 2141.15 834.845 3050.26 3050.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1300 0.000128 512 110 960 145152 5.34458 3.41686 59.5712 186.761 255.224 255.334
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 590 0.000512 4096 140 6768 24840 6.58698 432.623 208.808 648.06 648.114
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1400 0.000256 512 240 384 65664 2.8399 1.70621 11.1696 52.4401 68.2811 68.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1470 0.000256 512 320 432 65664 2.83619 1.70803 12.9168 52.4405 70.0283 70.1446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 1050 6.4e-05 512 170 384 255744 14.4908 6.72042 43.9814 208.852 274.228 274.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 48 520 3.2e-05 512 160 1536 221184 66.0895 13.0555 158.948 408.146 646.509 646.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1160 6.4e-05 512 60 432 294912 10.5603 6.72509 56.9322 209.109 283.46 283.573
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1220 0.000256 1024 50 384 75168 3.41126 18.5075 104.804 126.765 126.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1450 6.4e-05 1024 50 1056 305280 11.5651 13.4983 238.127 419.507 682.768 682.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 770 6.4e-05 2048 120 4896 255744 45.5286 28.2739 2148.32 835.824 3058.08 3058.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1300 0.000128 512 110 960 145152 5.26134 3.40022 59.2755 184.114 252.179 252.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 590 0.000512 4096 140 6768 24768 6.58906 431.715 208.942 647.291 647.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1400 0.000256 512 240 384 64512 2.76813 1.67274 11.1016 51.3749 67.0437 67.1539
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1470 0.000256 512 320 432 64512 2.76496 1.67658 12.73 51.3758 68.675 68.7943
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 1050 6.4e-05 512 170 384 248832 14.1642 6.56998 42.2854 204.46 267.661 267.811
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 48 520 3.2e-05 512 160 1536 221184 62.8948 12.8124 157.846 396.209 630.037 630.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1160 6.4e-05 512 60 432 296960 10.5803 6.74454 95.7237 209.812 322.99 323.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1220 0.000256 1024 50 384 75440 3.41229 31.3378 104.98 139.773 139.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1450 6.4e-05 1024 50 1056 305600 11.5776 13.5107 397.187 419.558 841.905 841.986
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 770 6.4e-05 2048 120 4896 257920 45.6397 28.3443 3642.33 838.61 4555.07 4555.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1300 0.000128 512 110 960 146560 5.32192 3.4177 100.179 187.732 296.786 296.896
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 590 0.000512 4096 140 6768 25120 6.62118 742.685 209.698 959.053 959.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1400 0.000256 512 240 384 65920 2.79786 1.69574 18.7236 52.174 75.5143 75.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1470 0.000256 512 320 432 65920 2.79677 1.69613 21.529 52.1733 78.3227 78.441
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 1050 6.4e-05 512 170 384 261120 14.2532 6.72205 73.777 209.799 304.738 304.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 48 520 3.2e-05 512 160 1536 266240 61.5941 13.1367 317.403 412.516 804.926 805.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1160 6.4e-05 512 60 432 296960 10.5852 6.72989 68.74 209.688 295.882 295.996
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1220 0.000256 1024 50 384 75360 3.41811 22.3004 104.783 130.543 130.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1450 6.4e-05 1024 50 1056 305600 11.5517 13.5924 286.884 419.109 731.213 731.291
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 770 6.4e-05 2048 120 4896 257280 45.5435 28.2952 2594.06 838.102 3506.14 3506.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1300 0.000128 512 110 960 144640 5.30131 3.40592 71.4218 185.844 266.098 266.209
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 590 0.000512 4096 140 6768 24960 6.61142 524.542 209.093 740.29 740.346
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1400 0.000256 512 240 384 65280 2.78931 1.6831 13.0992 51.7558 69.4567 69.5703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1470 0.000256 512 320 432 65280 2.78083 1.68547 15.113 51.7594 71.4687 71.5864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 1050 6.4e-05 512 170 384 261120 14.2446 6.71459 53.2649 209.675 284.078 284.232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 48 520 3.2e-05 512 160 1536 245760 63.8196 13.1276 210.598 412.259 700.073 700.267
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1160 6.4e-05 512 60 432 295680 10.5536 6.72861 57.2046 208.881 283.502 283.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1220 0.000256 1024 50 384 75120 3.41606 18.3867 104.572 126.417 126.485
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1450 6.4e-05 1024 50 1056 305280 11.5623 13.5096 237.475 418.795 681.411 681.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 770 6.4e-05 2048 120 4896 255360 45.658 28.2946 2119.32 834.91 3028.32 3028.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1300 0.000128 512 110 960 145920 5.31747 3.41488 59.5824 185.95 254.39 254.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 590 0.000512 4096 140 6768 24960 6.62106 431.554 209.578 647.795 647.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1400 0.000256 512 240 384 65280 2.79626 1.69011 10.8357 51.8124 67.2593 67.369
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1470 0.000256 512 320 432 65280 2.7904 1.69117 12.4416 51.8148 68.865 68.9837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 1050 6.4e-05 512 170 384 253440 14.1843 6.61914 42.7596 206.3 270.043 270.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 48 520 3.2e-05 512 160 1536 245760 63.8729 13.1541 175.485 412.277 665.058 665.257
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1160 6.4e-05 512 60 432 294400 10.524 6.68874 53.1721 208.076 278.598 278.708
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1220 0.000256 1024 50 384 75200 3.42029 17.3363 104.787 125.586 125.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1450 6.4e-05 1024 50 1056 304640 11.566 13.7585 221.752 418.544 665.691 665.769
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 770 6.4e-05 2048 120 4896 253440 45.4448 28.1108 1968.56 831.691 2873.95 2874.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1300 0.000128 512 110 960 143360 5.26742 3.39354 54.8448 182.958 246.589 246.702
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 590 0.000512 4096 140 6768 24640 6.56349 395.822 208.237 610.664 610.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1400 0.000256 512 240 384 64000 2.82714 1.6896 10.2457 51.8652 66.751 66.8652
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1470 0.000256 512 320 432 64000 2.8232 1.69165 11.5862 51.8667 68.0952 68.2086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 1050 6.4e-05 512 170 384 256000 14.0574 6.61997 40.5895 206.349 267.8 267.952
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 48 520 3.2e-05 512 160 1536 163840 67.1981 12.6176 109.651 384.874 574.607 574.802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1160 6.4e-05 512 60 400 299776 10.5212 6.73018 77.0046 209.753 304.143 304.259
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1220 0.000256 1024 50 350 75776 3.42074 25.2682 105.018 133.75 133.81
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1450 6.4e-05 1024 50 1050 306112 11.5526 13.4982 343.337 419.408 787.868 787.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 770 6.4e-05 2048 120 4900 258048 45.5142 28.3443 3229.12 838.359 4141.48 4141.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1300 0.000128 512 110 950 146944 5.30301 3.41213 87.0552 187.036 282.931 283.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 590 0.000512 4096 140 6750 25216 6.62006 651.99 209.73 868.385 868.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1400 0.000256 512 240 400 67840 2.7888 1.70877 16.9901 52.5653 74.1801 74.2974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1470 0.000256 512 320 450 66560 2.81238 1.70803 19.7113 52.5664 76.9284 77.0496
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 1050 6.4e-05 512 170 350 260096 14.2867 6.716 61.7358 209.737 292.661 292.812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 50 520 3.2e-05 512 160 1550 270336 62.4384 13.3237 287.853 417.926 781.807 782.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1160 6.4e-05 512 60 400 299520 10.5185 6.72563 49.9796 209.657 277.016 277.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1220 0.000256 1024 50 350 75712 3.41664 16.4029 104.845 124.707 124.764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1450 6.4e-05 1024 50 1050 305920 11.5627 13.4972 223.22 419.043 667.397 667.472
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 770 6.4e-05 2048 120 4900 258048 45.6097 28.293 2057.97 838.01 2970.03 2970.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1300 0.000128 512 110 950 146944 5.31376 3.4104 56.6295 186.696 252.178 252.292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 590 0.000512 4096 140 6750 25152 6.61117 415.072 209.442 631.17 631.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1400 0.000256 512 240 400 67584 2.78122 1.70589 12.3091 52.3886 69.3092 69.4236
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1470 0.000256 512 320 450 66048 2.81293 1.70438 12.7257 52.3869 69.7578 69.8578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 1050 6.4e-05 512 170 350 258048 14.3189 6.7072 48.308 208.992 278.513 278.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 50 520 3.2e-05 512 160 1550 262144 63.2836 13.3253 179.78 417.729 674.388 674.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1160 6.4e-05 512 60 400 298752 10.5234 6.72842 41.251 209.284 267.924 268.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 50 1220 0.000256 1024 50 350 75648 3.41946 44.1388 104.774 152.376 152.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1450 6.4e-05 1024 50 1050 306048 11.5699 13.5231 183.496 419.07 627.739 627.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 770 6.4e-05 2048 120 4900 257280 45.6253 28.2665 1682.4 836.485 2592.92 2593.06
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1300 0.000128 512 110 950 146688 5.30512 3.41245 46.7092 186.321 241.877 241.989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 590 0.000512 4096 140 6750 25152 6.62714 338.95 209.873 555.495 555.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1400 0.000256 512 240 400 66816 2.79005 1.69936 10.419 52.2206 67.261 67.3762
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1470 0.000256 512 320 450 66048 2.80454 1.6975 10.6292 52.2232 67.478 67.5812
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 1050 6.4e-05 512 170 350 258048 14.2148 6.68294 42.0969 208.235 271.415 271.567
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 50 520 3.2e-05 512 160 1550 245760 63.8155 13.1215 139.39 412.137 628.736 628.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1160 6.4e-05 512 60 400 299520 10.5696 6.74451 72.1913 209.81 299.456 299.579
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1220 0.000256 1024 50 350 75760 3.41808 23.366 105.045 131.872 131.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1450 6.4e-05 1024 50 1050 306080 11.6227 13.5209 325.849 419.455 770.522 770.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 770 6.4e-05 2048 120 4900 258240 45.7846 28.3453 3022.26 838.604 3935.15 3935.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1300 0.000128 512 110 950 146880 5.33069 3.42112 81.9345 187.301 278.116 278.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 590 0.000512 4096 140 6750 25200 6.61997 607.283 210.255 824.205 824.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1400 0.000256 512 240 400 67840 2.79754 1.71552 15.9012 52.5809 73.1184 73.2333
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1470 0.000256 512 320 450 66560 2.82042 1.71008 18.3496 52.5824 75.5918 75.7079
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 1050 6.4e-05 512 170 350 259840 14.3707 6.75632 57.4697 209.792 288.575 288.733
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 50 520 3.2e-05 512 160 1550 266240 63.1824 13.3857 265.607 419.415 761.865 762.069
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1160 6.4e-05 512 60 400 299520 10.5536 6.73805 46.7803 209.668 273.879 273.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1220 0.000256 1024 50 350 75680 3.41606 15.19 104.821 123.469 123.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1450 6.4e-05 1024 50 1050 305920 11.5872 13.5148 209.263 419.075 653.52 653.601
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 770 6.4e-05 2048 120 4900 257920 45.6158 28.3317 1935.14 838.048 2847.27 2847.39
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1300 0.000128 512 110 950 146560 5.32602 3.41805 52.7696 187.76 249.403 249.512
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 590 0.000512 4096 140 6750 25120 6.6151 388.4 209.353 604.411 604.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1400 0.000256 512 240 400 67200 2.7727 1.69779 10.3372 52.253 67.1841 67.2971
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1470 0.000256 512 320 450 65920 2.80006 1.69779 11.9975 52.1487 68.7729 68.8922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 1050 6.4e-05 512 170 350 258560 14.4245 6.72358 37.0124 209.781 268.121 268.275
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 50 520 3.2e-05 512 160 1550 245760 63.8719 13.1398 157.71 412.236 647.227 647.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1160 6.4e-05 512 60 400 298560 10.5853 6.73997 39.2578 209.623 266.339 266.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1220 0.000256 1024 50 350 75600 3.41226 12.615 104.837 120.906 120.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1450 6.4e-05 1024 50 1050 305760 11.615 13.5274 174.549 419.31 619.072 619.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 770 6.4e-05 2048 120 4900 257280 45.7868 28.3379 1606.19 837.864 2518.32 2518.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1300 0.000128 512 110 950 145920 5.32685 3.41635 44.3489 187.422 240.641 240.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 590 0.000512 4096 140 6750 25080 6.6089 322.765 209.548 538.963 539.019
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1400 0.000256 512 240 400 67200 2.80342 1.70579 8.85184 52.5053 65.9892 66.0991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1470 0.000256 512 320 450 66240 2.81802 1.70566 10.3301 52.4172 67.3985 67.5164
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 1050 6.4e-05 512 170 350 257280 14.4054 6.71475 31.1297 208.958 261.39 261.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 50 520 3.2e-05 512 160 1550 245760 63.946 13.1553 132.928 412.552 622.851 623.047
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1160 6.4e-05 512 60 400 299520 10.5365 6.7279 34.0044 209.882 261.284 261.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1220 0.000256 1024 50 350 75520 3.41606 10.9322 104.796 119.188 119.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1450 6.4e-05 1024 50 1050 305920 11.5506 13.4943 150.01 419.511 594.638 594.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 770 6.4e-05 2048 120 4900 257280 45.5315 28.4344 1381.77 838.921 2294.79 2294.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1300 0.000128 512 110 950 144640 5.296 3.40717 37.569 184.969 231.367 231.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 590 0.000512 4096 140 6750 24960 6.59411 276.288 209.093 492.018 492.075
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1400 0.000256 512 240 400 66560 2.75046 1.68346 8.78605 51.8094 65.1585 65.27
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1470 0.000256 512 320 450 65280 2.78867 1.68269 8.52512 51.8058 64.9291 65.0317
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 1050 6.4e-05 512 170 350 256000 14.5316 6.71088 35.5144 209.872 266.81 266.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 50 520 3.2e-05 512 160 1550 245760 63.8278 13.1215 114.372 412.633 604.228 604.435
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1160 6.4e-05 512 60 400 299520 10.5233 6.73824 97.1992 209.552 324.149 324.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1220 0.000256 1024 50 350 75744 3.41936 32.7229 104.973 141.158 141.218
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1450 6.4e-05 1024 50 1050 306048 11.5814 13.5212 451.864 419.11 896.148 896.223
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 770 6.4e-05 2048 120 4900 258048 45.6358 28.3177 4127.16 837.597 5038.85 5038.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1300 0.000128 512 110 950 146688 5.30758 3.41693 110.267 187.485 306.603 306.717
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 590 0.000512 4096 140 6750 25200 6.62339 825.231 209.612 1041.51 1041.56
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1400 0.000256 512 240 400 67584 2.78886 1.70598 21.399 52.4631 78.486 78.6009
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1470 0.000256 512 320 450 66432 2.80819 1.70669 24.8036 52.4631 81.9083 82.026
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 1050 6.4e-05 512 170 350 259584 14.2875 6.71866 77.4528 209.285 307.931 308.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 50 520 3.2e-05 512 160 1550 258048 62.5118 13.1371 347.126 412.209 835.253 835.453
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1160 6.4e-05 512 60 400 298752 10.5176 6.7288 62.3632 209.268 289.01 289.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1220 0.000256 1024 50 350 75648 3.41949 20.2159 104.766 128.445 128.503
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1450 6.4e-05 1024 50 1050 306048 11.5486 13.5473 278.921 419.045 723.136 723.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 770 6.4e-05 2048 120 4900 257280 45.6275 28.4058 2551.97 836.428 3462.57 3462.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1300 0.000128 512 110 950 146688 5.30394 3.41395 70.288 186.311 265.444 265.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 590 0.000512 4096 140 6750 25152 6.61709 514.617 209.547 730.824 730.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1400 0.000256 512 240 400 66816 2.78787 1.69648 13.5884 52.218 70.4159 70.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1470 0.000256 512 320 450 66048 2.79981 1.69834 15.9468 52.2208 72.7913 72.9129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 1050 6.4e-05 512 170 350 258048 14.1945 6.68003 49.3478 208.222 278.627 278.775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 50 520 3.2e-05 512 160 1550 245760 63.8201 13.1217 210.856 412.218 700.283 700.481
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1160 6.4e-05 512 60 400 299520 10.5484 6.74502 51.1416 209.785 278.355 278.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1220 0.000256 1024 50 350 75600 3.41702 16.5683 104.881 124.91 124.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1450 6.4e-05 1024 50 1050 305856 11.5509 13.5096 227.161 419.319 671.613 671.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 770 6.4e-05 2048 120 4900 258048 45.546 28.3675 2085.85 838.527 2998.43 2998.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1300 0.000128 512 110 950 146304 5.30163 3.41466 57.1872 185.353 251.386 251.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 590 0.000512 4096 140 6750 25056 6.61734 415.952 209.521 632.135 632.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1400 0.000256 512 240 400 66816 2.77203 1.69181 11.1968 52.057 67.848 67.9588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1470 0.000256 512 320 450 65664 2.79254 1.69222 12.9023 52.0502 69.5642 69.6814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 1050 6.4e-05 512 170 350 253440 14.3414 6.6601 39.6411 207.458 268.286 268.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 50 520 3.2e-05 512 160 1550 221184 62.9664 12.8247 155.39 396.116 627.569 627.771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1160 6.4e-05 512 60 400 297984 10.5573 6.72682 43.5687 209.398 270.39 270.502
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1220 0.000256 1024 50 350 75456 3.41843 13.9919 104.671 122.126 122.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1450 6.4e-05 1024 50 1050 305664 11.5651 13.4963 193.226 419.052 637.411 637.491
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 770 6.4e-05 2048 120 4900 256512 45.666 28.3279 1765.62 836.968 2676.72 2676.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1300 0.000128 512 110 950 145920 5.29229 3.40205 49.0735 184.844 242.741 242.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 590 0.000512 4096 140 6750 24960 6.60835 352.974 209.102 568.732 568.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1400 0.000256 512 240 400 66048 2.77056 1.6855 9.47091 51.7875 65.8415 65.9497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1470 0.000256 512 320 450 64512 2.80291 1.68346 10.8598 51.7872 67.2607 67.3792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 1050 6.4e-05 512 170 350 251904 14.2818 6.61709 33.9262 206.295 261.304 261.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 50 520 3.2e-05 512 160 1550 196608 65.9621 12.8164 118.291 395.841 593.175 593.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1160 6.4e-05 512 60 400 299712 10.5621 6.74352 89.6394 209.768 316.847 316.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1220 0.000256 1024 50 350 75712 3.41005 30.2938 105.036 138.784 138.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1450 6.4e-05 1024 50 1050 305984 11.6142 13.5272 416.294 419.439 860.952 861.032
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 770 6.4e-05 2048 120 4900 258048 45.8178 28.3626 3793.15 838.447 4705.92 4706.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1300 0.000128 512 110 950 146496 5.32778 3.41664 101.187 186.526 296.589 296.705
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 590 0.000512 4096 140 6750 25200 6.61709 754.044 209.817 970.524 970.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1400 0.000256 512 240 400 67648 2.80045 1.70742 19.8492 52.513 77.0002 77.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1470 0.000256 512 320 450 66304 2.82422 1.70995 22.8969 52.5069 80.066 80.1894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 1050 6.4e-05 512 170 350 259840 14.3156 6.7281 71.9989 209.462 302.693 302.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 50 520 3.2e-05 512 160 1550 258048 62.8609 13.1973 320.149 413.91 810.393 810.602
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1160 6.4e-05 512 60 400 299264 10.537 6.73792 59.5517 209.506 286.469 286.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1220 0.000256 1024 50 350 75600 3.42566 19.014 104.841 127.323 127.382
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1450 6.4e-05 1024 50 1050 305760 11.5854 13.5144 262.62 419.356 707.149 707.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 770 6.4e-05 2048 120 4900 257152 45.6773 28.309 2393.69 837.397 3305.21 3305.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1300 0.000128 512 110 950 146048 5.33917 3.41642 67.4383 186.444 262.767 262.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 590 0.000512 4096 140 6750 25088 6.6167 481.986 209.519 698.171 698.231
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1400 0.000256 512 240 400 67200 2.79821 1.70803 13.21 52.5491 70.3913 70.5101
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1470 0.000256 512 320 450 66304 2.81693 1.7103 15.2831 52.5452 72.483 72.6036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 1050 6.4e-05 512 170 350 258048 14.4036 6.72147 47.673 209.494 278.481 278.634
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 50 520 3.2e-05 512 160 1550 229376 64.0124 13.0434 188.387 404.424 670.133 670.344
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1160 6.4e-05 512 60 400 298368 10.5783 6.74893 48.3519 209.496 275.315 275.424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1220 0.000256 1024 50 350 75600 3.62906 15.6908 104.89 124.252 124.31
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1450 6.4e-05 1024 50 1050 305760 11.6173 13.535 213.836 419.175 658.239 658.327
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 770 6.4e-05 2048 120 4900 256704 45.8255 28.3727 1955.05 837.357 2866.75 2866.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1300 0.000128 512 110 950 146496 5.33658 3.42221 54.2701 186.453 249.611 249.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 590 0.000512 4096 140 6750 25032 6.61504 391.861 209.466 607.986 608.045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1400 0.000256 512 240 400 67200 2.81392 1.71018 10.6932 52.5756 67.9192 68.0295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1470 0.000256 512 320 450 65856 2.83846 1.71078 12.229 52.5677 69.4717 69.5868
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 1050 6.4e-05 512 170 350 258048 14.4454 6.72797 38.469 209.482 269.309 269.46
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 50 520 3.2e-05 512 160 1550 215040 65.8496 13.058 143.197 404.27 626.638 626.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1160 6.4e-05 512 60 400 299264 10.5247 6.74522 43.6425 209.414 270.462 270.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1220 0.000256 1024 50 350 75488 3.41715 14.0347 104.755 122.247 122.309
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1450 6.4e-05 1024 50 1050 305536 11.559 13.4983 192.663 419.238 637.034 637.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 770 6.4e-05 2048 120 4900 256256 45.5837 28.2846 1758.03 837.028 2669.06 2669.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1300 0.000128 512 110 950 145152 5.34672 3.41034 48.6313 185.408 242.922 243.034
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 590 0.000512 4096 140 6750 24864 6.59046 351.49 208.753 566.876 566.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1400 0.000256 512 240 400 66304 2.77914 1.69341 9.55888 51.9772 66.1363 66.2467
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1470 0.000256 512 320 450 64512 2.81014 1.69558 11.1257 51.9769 67.7402 67.8605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 1050 6.4e-05 512 170 350 250880 14.4757 6.63757 34.0551 207 262.356 262.507
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 50 520 3.2e-05 512 160 1550 172032 66.2364 12.6198 103.304 384.859 567.292 567.495
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1160 6.4e-05 512 60 400 299520 10.5284 6.72755 91.3182 209.626 318.337 318.452
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1220 0.000256 1024 50 350 75712 3.42016 29.567 104.943 137.972 138.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1450 6.4e-05 1024 50 1050 305920 11.5703 13.4963 406.481 418.994 850.611 850.69
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 770 6.4e-05 2048 120 4900 258048 45.5815 28.3306 3675.87 837.865 4587.78 4587.9
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1300 0.000128 512 110 950 146944 5.31043 3.41773 102.158 186.682 297.697 297.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 590 0.000512 4096 140 6750 25152 6.61504 739.516 209.409 955.587 955.643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1400 0.000256 512 240 400 67584 2.78352 1.70598 20.0081 52.3797 76.9995 77.1135
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1470 0.000256 512 320 450 66048 2.81165 1.70518 23.0442 52.3808 80.0693 80.1876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 1050 6.4e-05 512 170 350 258048 14.3077 6.7081 72.3166 208.923 302.44 302.591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 50 520 3.2e-05 512 160 1550 262144 63.3302 13.3282 324.598 417.654 819.183 819.38
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1160 6.4e-05 512 60 400 299008 10.5451 6.73792 59.2267 209.863 286.507 286.618
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1220 0.000256 1024 50 350 75648 3.4145 19.1117 104.927 127.496 127.558
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1450 6.4e-05 1024 50 1050 305920 11.5753 13.5135 261.757 419.465 706.385 706.462
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 770 6.4e-05 2048 120 4900 258048 45.6068 28.428 2374.57 839.016 3287.76 3287.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1300 0.000128 512 110 950 146432 5.29974 3.4104 65.466 186.524 260.826 260.937
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 590 0.000512 4096 140 6750 25088 6.62118 481.179 209.608 697.454 697.508
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1400 0.000256 512 240 400 67584 2.7871 1.70394 13.1432 52.4713 70.2301 70.3449
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1470 0.000256 512 320 450 65536 2.82742 1.7073 15.0575 52.4725 72.1915 72.3117
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 1050 6.4e-05 512 170 350 258048 14.3264 6.70858 47.3405 209.164 277.727 277.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 50 520 3.2e-05 512 160 1550 262144 63.3127 13.323 207.473 418.272 702.65 702.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1160 6.4e-05 512 60 400 297984 10.5669 6.72938 50.1173 209.559 277.11 277.222
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1220 0.000256 1024 50 350 75456 3.41811 16.441 104.754 124.655 124.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1450 6.4e-05 1024 50 1050 305664 11.5636 13.762 223.338 419.381 668.117 668.193
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 770 6.4e-05 2048 120 4900 256512 45.6602 28.3468 1954.84 837.621 2866.6 2866.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1300 0.000128 512 110 950 145920 5.28982 3.40896 55.5504 181.777 246.154 246.268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 590 0.000512 4096 140 6750 24960 6.60214 398.832 209.316 614.793 614.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1400 0.000256 512 240 400 66048 2.76915 1.68771 10.9013 51.8285 67.3143 67.4296
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1470 0.000256 512 320 450 64512 2.80662 1.6832 12.4905 51.8301 68.9383 69.0586
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 1050 6.4e-05 512 170 350 251904 14.2731 6.61594 38.909 206.459 266.437 266.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 50 520 3.2e-05 512 160 1550 196608 65.9386 12.81 130.438 396.141 605.588 605.791
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1160 6.4e-05 512 60 400 296960 10.5413 6.72186 44.3897 209.226 271.012 271.127
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1220 0.000256 1024 50 350 75520 3.41558 14.6251 104.905 122.987 123.054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1450 6.4e-05 1024 50 1050 305152 11.5593 13.7836 196.265 418.864 640.543 640.62
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 770 6.4e-05 2048 120 4900 256000 45.6012 28.3607 1702.32 836.261 2612.67 2612.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1300 0.000128 512 110 950 145408 5.33587 3.4063 48.2733 186.332 243.474 243.589
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 590 0.000512 4096 140 6750 24832 6.58486 349.543 208.881 565.052 565.111
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1400 0.000256 512 240 400 67584 2.79555 1.70538 9.94576 52.5462 67.1195 67.2339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1470 0.000256 512 320 450 65536 2.83613 1.70598 11.1705 52.5421 68.3769 68.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 1050 6.4e-05 512 170 350 253952 14.5849 6.70736 34.6602 209.211 265.349 265.504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 50 520 3.2e-05 512 160 1550 196608 65.9382 12.8132 113.286 396.106 588.406 588.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1160 6.4e-05 512 60 400 299520 10.5682 6.74621 92.5919 209.493 319.537 319.651
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1220 0.000256 1024 50 350 75672 3.42426 30.3092 104.893 138.671 138.729
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1450 6.4e-05 1024 50 1050 306000 11.6071 13.5269 414.851 418.914 858.977 859.058
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 770 6.4e-05 2048 120 4900 258048 45.79 28.353 3834.03 837.324 4745.64 4745.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1300 0.000128 512 110 950 146880 5.32339 4.15418 104.225 186.54 300.374 300.487
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 590 0.000512 4096 140 6750 25128 6.61565 774.245 209.268 990.179 990.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1400 0.000256 512 240 400 67392 2.78819 1.70394 20.3559 52.3292 77.3037 77.417
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1470 0.000256 512 320 450 66240 2.81018 1.70243 23.5593 52.3287 80.5292 80.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 1050 6.4e-05 512 170 350 258048 14.3262 7.34682 73.1014 210.211 305.173 305.324
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 18 50 520 3.2e-05 512 160 1550 258048 61.8347 16.84 328.093 407.938 814.986 815.188
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1160 6.4e-05 512 60 400 299520 10.5338 6.73862 65.7148 209.789 292.912 293.027
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1220 0.000256 1024 50 350 75600 3.41654 21.3711 104.886 129.716 129.776
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1450 6.4e-05 1024 50 1050 305856 11.5732 13.5119 294.642 419.32 739.125 739.204
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 770 6.4e-05 2048 120 4900 258048 45.5769 28.3414 2730.35 838.522 3642.92 3643.05
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1300 0.000128 512 110 950 146304 5.30333 3.41302 74.5794 186.406 269.83 269.945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 590 0.000512 4096 140 6750 25056 6.61536 551.155 209.519 767.336 767.393
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1400 0.000256 512 240 400 66816 2.77437 1.68979 14.5475 52.0511 71.1838 71.2987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1470 0.000256 512 320 450 65664 2.79539 1.69142 16.736 52.0567 73.404 73.5232
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 1050 6.4e-05 512 170 350 253440 14.3614 6.6601 51.464 208.019 280.685 280.84
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 18 50 520 3.2e-05 512 160 1550 221184 62.9706 12.8203 200.416 396.113 672.586 672.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1160 6.4e-05 512 60 400 297216 10.5754 6.73613 54.2129 208.901 280.566 280.681
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1220 0.000256 1024 50 350 75384 3.41606 17.4572 104.608 125.524 125.585
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1450 6.4e-05 1024 50 1050 305424 11.5903 13.5255 242.658 418.697 686.545 686.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 770 6.4e-05 2048 120 4900 255744 45.7514 28.3663 2221.81 834.971 3131.04 3131.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1300 0.000128 512 110 950 145152 5.36 3.4175 60.8643 184.813 254.584 254.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 590 0.000512 4096 140 6750 24840 6.57414 447.541 208.585 662.746 662.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1400 0.000256 512 240 400 67392 2.80298 1.70842 12.0558 52.4477 69.1416 69.2572
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1470 0.000256 512 320 450 65664 2.83408 1.71011 13.948 52.4469 71.0678 71.1889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 1050 6.4e-05 512 170 350 255744 14.4987 6.72227 43.2124 208.89 273.512 273.666
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 18 50 520 3.2e-05 512 160 1550 221184 66.1208 13.06 166.512 408.208 654.171 654.379
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1160 6.4e-05 512 60 400 297216 10.5196 6.72493 51.7714 209.113 278.26 278.376
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1220 0.000256 1024 50 350 75456 3.42038 16.7129 104.888 125.065 125.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1450 6.4e-05 1024 50 1050 305856 11.5533 13.5012 231.771 419.507 676.406 676.489
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 770 6.4e-05 2048 120 4900 255744 45.5476 28.2482 2111.57 835.839 3021.35 3021.49
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1300 0.000128 512 110 950 145152 5.25987 3.40173 57.4097 184.215 250.41 250.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 590 0.000512 4096 140 6750 24768 6.57792 421.887 208.749 637.257 637.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1400 0.000256 512 240 400 64512 2.76992 1.67546 11.1496 51.3825 67.1054 67.2219
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1470 0.000256 512 320 450 64512 2.76528 1.6752 13.0706 51.3785 69.0167 69.1336
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 1050 6.4e-05 512 170 350 248832 14.1577 6.57357 39.6737 204.458 265.047 265.203
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 18 50 520 3.2e-05 512 160 1550 221184 62.9227 12.8102 157.494 396.213 629.71 629.909
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1160 6.4e-05 512 60 400 296640 10.5815 6.73213 47.5081 209.12 274.078 274.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1220 0.000256 1024 50 350 75240 3.41811 15.4894 104.673 123.624 123.693
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1450 6.4e-05 1024 50 1050 305280 11.6 13.7841 211.606 418.943 656.007 656.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 770 6.4e-05 2048 120 4900 256320 45.6916 28.331 1938.36 835.848 2848.36 2848.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1300 0.000128 512 110 950 144000 5.39184 3.41939 52.7947 185.039 246.769 246.886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 590 0.000512 4096 140 6750 24840 6.61699 388.34 209.477 604.478 604.536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1400 0.000256 512 240 400 66240 2.83354 1.70755 10.8543 52.5752 68.0947 68.206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1470 0.000256 512 320 450 66240 2.83014 1.70931 12.4664 52.5732 69.7061 69.8266
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 1050 6.4e-05 512 170 350 253440 14.6297 6.7215 37.0236 209.108 267.662 267.814
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 18 50 520 3.2e-05 512 160 1550 184320 61.7663 11.8954 121.232 371.451 566.611 566.809
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1160 6.4e-05 512 60 400 299520 10.5428 6.73811 89.2767 209.633 316.329 316.443
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1220 0.000256 1024 50 350 75680 3.41606 29.3792 104.934 137.772 137.833
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1450 6.4e-05 1024 50 1050 305920 11.5753 13.6989 403.847 419.003 848.202 848.282
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 770 6.4e-05 2048 120 4900 257920 45.6229 28.3154 3721.73 837.905 4633.72 4633.85
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1300 0.000128 512 110 950 146560 5.32701 3.41606 102.233 187.738 298.844 298.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 590 0.000512 4096 140 6750 25120 6.61606 747.815 209.324 963.804 963.869
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1400 0.000256 512 240 400 67200 2.77226 1.71194 19.7568 52.1273 76.4931 76.6095
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1470 0.000256 512 320 450 65920 2.79936 1.69578 23.022 52.1304 79.7736 79.8945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 1050 6.4e-05 512 170 350 258560 14.4302 6.72243 71.7076 209.625 302.673 302.827
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 20 50 520 3.2e-05 512 160 1550 245760 63.9112 13.1408 308.067 412.175 797.571 797.786
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1160 6.4e-05 512 60 400 299520 10.5296 6.72963 62.2922 209.683 289.372 289.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1220 0.000256 1024 50 350 75520 3.41763 20.18 104.698 128.337 128.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1450 6.4e-05 1024 50 1050 305920 11.5615 14.3667 278.306 419.107 723.417 723.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 770 6.4e-05 2048 120 4900 257280 45.5636 28.3832 2548.36 838.121 3460.56 3460.7
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1300 0.000128 512 110 950 144640 5.30051 3.40685 68.7504 185.939 263.525 263.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 590 0.000512 4096 140 6750 24960 6.59264 510.388 208.904 725.929 725.988
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1400 0.000256 512 240 400 66560 2.75546 1.68346 13.4909 51.763 69.8224 69.9308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1470 0.000256 512 320 450 65280 2.78205 1.68326 15.3494 51.7644 71.7098 71.8294
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 1050 6.4e-05 512 170 350 256000 14.5302 6.71334 48.6547 209.673 279.76 279.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 20 50 520 3.2e-05 512 160 1550 245760 63.8226 13.1297 209.043 412.334 698.594 698.792
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1160 6.4e-05 512 60 400 297600 10.5271 6.72563 52.4668 209.054 278.912 279.024
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1220 0.000256 1024 50 350 75360 3.41651 17.065 104.678 125.203 125.262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1450 6.4e-05 1024 50 1050 305280 11.5664 13.5126 234.537 419.136 678.823 678.898
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 770 6.4e-05 2048 120 4900 255360 45.6657 28.3012 2139.97 835.587 3049.65 3049.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1300 0.000128 512 110 950 145920 5.32227 3.41568 59.0861 184.891 252.841 252.954
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 590 0.000512 4096 140 6750 24960 6.6089 440.13 209.555 656.337 656.391
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1400 0.000256 512 240 400 65280 2.79389 1.68874 11.1372 51.8496 67.5986 67.7106
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1470 0.000256 512 320 450 65280 2.79565 1.6937 13.0739 51.8563 69.546 69.663
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 1050 6.4e-05 512 170 350 253440 14.1866 6.62771 40.8489 206.465 268.313 268.464
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 20 50 520 3.2e-05 512 160 1550 245760 63.8935 13.1498 178.451 412.619 668.385 668.58
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1160 6.4e-05 512 60 400 296960 10.4564 6.68637 48.6038 208.228 274.114 274.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1220 0.000256 1024 50 350 75200 3.4096 15.9345 104.56 123.947 124.013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1450 6.4e-05 1024 50 1050 305280 11.5698 13.4943 216.468 418.768 660.372 660.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 770 6.4e-05 2048 120 4900 253440 45.4534 28.16 1959.66 832.267 2865.68 2865.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1300 0.000128 512 110 950 143360 5.26346 3.39875 53.9715 183.376 246.135 246.246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 590 0.000512 4096 140 6750 24640 6.5513 395.76 208.212 610.566 610.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1400 0.000256 512 240 400 66560 2.76451 1.68947 10.9877 51.8999 67.468 67.5764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1470 0.000256 512 320 450 64000 2.82592 1.68909 12.0771 51.9004 68.6169 68.735
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 1050 6.4e-05 512 170 350 245760 14.6352 6.61923 37.1201 206.497 265.06 265.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 20 50 520 3.2e-05 512 160 1550 163840 67.1493 12.6163 110.301 385.676 576.011 576.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1160 6.4e-05 512 60 400 297600 10.5138 6.72669 46.5983 208.559 272.533 272.65
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1220 0.000256 1024 50 350 75200 3.41606 15.2839 104.593 123.335 123.398
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1450 6.4e-05 1024 50 1050 305600 11.588 13.5152 207.063 418.999 651.239 651.319
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 770 6.4e-05 2048 120 4900 256000 45.5033 28.2358 1894.47 833.611 2801.96 2802.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1300 0.000128 512 110 950 144000 5.26493 3.3977 51.5474 184.52 244.862 244.983
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 590 0.000512 4096 140 6750 24800 6.61296 383.205 209.321 599.184 599.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1400 0.000256 512 240 400 64000 2.832 1.6896 10.0203 51.9206 66.5884 66.7013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1470 0.000256 512 320 450 64000 2.82973 1.6921 12.0537 51.9188 68.6264 68.7563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 1050 6.4e-05 512 170 350 243200 14.7757 6.63162 35.2538 206.412 263.259 263.42
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 20 50 520 3.2e-05 512 160 1550 204800 68.9859 13.1482 131.907 412.387 626.705 626.911
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1160 6.4e-05 512 60 420 298240 10.5631 6.73216 75.0587 209.631 302.122 302.241
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1220 0.000256 1024 50 360 75712 3.43098 23.8304 105.031 132.338 132.397
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1450 6.4e-05 1024 50 1080 305984 11.5503 13.5029 330.044 419.169 774.341 774.421
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 770 6.4e-05 2048 120 4920 257792 45.5598 28.4411 2996.12 837.889 3908.15 3908.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1300 0.000128 512 110 960 146176 5.32384 3.41197 81.9648 187.491 278.317 278.428
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 590 0.000512 4096 140 6780 25152 6.62118 603.937 209.596 820.205 820.269
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1400 0.000256 512 240 420 66048 2.82253 1.70982 16.4787 52.5373 73.6794 73.7894
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1470 0.000256 512 320 480 66048 2.8208 1.7056 18.3678 52.5353 75.5577 75.6775
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 1050 6.4e-05 512 170 360 250880 14.7906 6.71334 59.218 209.62 290.53 290.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 60 520 3.2e-05 512 160 1560 253952 64.2853 13.3279 250.61 417.687 746.183 746.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1160 6.4e-05 512 60 420 297984 10.5801 6.728 49.5655 209.8 276.81 276.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1220 0.000256 1024 50 360 75648 3.42186 15.926 104.922 124.312 124.373
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1450 6.4e-05 1024 50 1080 305792 11.5692 13.4959 216.324 419.337 660.796 660.874
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 770 6.4e-05 2048 120 4920 257536 45.601 28.2826 1957.75 838.564 2870.34 2870.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1300 0.000128 512 110 960 145920 5.3367 3.41354 53.7383 187.223 249.836 249.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 590 0.000512 4096 140 6780 25088 6.61306 392.716 209.626 609 609.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1400 0.000256 512 240 420 65536 2.82061 1.70029 12.2027 52.4219 69.274 69.3899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1470 0.000256 512 320 480 65536 2.82672 1.70432 12.2177 52.4255 69.2992 69.4045
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 1050 6.4e-05 512 170 360 249856 14.7558 6.70515 47.6388 209.225 278.501 278.655
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 60 520 3.2e-05 512 160 1560 245760 65.2262 13.3324 159.172 418.006 656.002 656.208
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1160 6.4e-05 512 60 420 297216 10.5574 6.72768 41.0742 209.456 267.95 268.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 6 8 60 1220 0.000256 1024 50 360 75648 3.42774 40.1636 104.949 148.584 148.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1450 6.4e-05 1024 50 1080 305856 11.5683 13.7281 176.171 419.42 620.962 621.042
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 770 6.4e-05 2048 120 4920 257280 45.6591 28.3703 1583.66 837.188 2495.02 2495.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1300 0.000128 512 110 960 145920 5.32378 3.40851 44.8615 186.828 240.551 240.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 590 0.000512 4096 140 6780 25056 6.6247 317.079 209.577 533.324 533.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1400 0.000256 512 240 420 65280 2.81728 1.69971 10.4559 52.3088 67.4099 67.5271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1470 0.000256 512 320 480 65280 2.82006 1.69811 10.0956 52.2671 67.008 67.1108
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 1050 6.4e-05 512 170 360 248832 14.7062 6.68573 41.7632 208.415 271.754 271.907
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 60 520 3.2e-05 512 160 1560 245760 63.8139 13.1299 132.059 412.496 621.769 621.974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1160 6.4e-05 512 60 420 297984 10.5671 6.7361 35.5298 209.668 262.637 262.751
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1220 0.000256 1024 50 360 75520 3.42275 40.4416 104.745 148.654 148.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1450 6.4e-05 1024 50 1080 305664 11.576 13.5002 152.085 419.071 596.304 596.383
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 770 6.4e-05 2048 120 4920 257024 45.6043 28.3088 1368.46 838.031 2280.54 2280.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1300 0.000128 512 110 960 145408 5.33206 3.41197 38.5259 187.045 234.444 234.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 590 0.000512 4096 140 6780 24960 6.60781 273.918 209.492 490.065 490.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 60 1400 0.000256 512 240 420 65536 2.83088 1.7071 9.58221 52.4249 66.6745 66.7876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1470 0.000256 512 320 480 65536 2.83459 1.70803 8.79997 52.4268 65.914 66.0163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 1050 6.4e-05 512 170 360 249856 14.765 6.70544 38.0461 208.965 268.671 268.82
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 60 520 3.2e-05 512 160 1560 229376 67.3739 13.3229 106.402 417.7 605.082 605.281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1160 6.4e-05 512 60 420 298240 10.614 6.74941 102.269 209.62 329.391 329.514
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1220 0.000256 1024 50 360 75680 3.4185 33.5822 104.963 142.009 142.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1450 6.4e-05 1024 50 1080 305920 11.6081 13.5228 463.346 419.086 907.636 907.716
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 770 6.4e-05 2048 120 4920 257600 45.7674 28.3892 4141.12 837.842 5053.26 5053.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1300 0.000128 512 110 960 145920 5.35274 3.41811 111.214 187.126 307.238 307.352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 590 0.000512 4096 140 6780 25120 6.61555 825.749 209.447 1041.86 1041.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1400 0.000256 512 240 420 65920 2.83187 1.71008 22.5302 52.5383 79.7388 79.8591
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1470 0.000256 512 320 480 65920 2.83651 1.7121 25.1937 52.5425 82.4163 82.54
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 1050 6.4e-05 512 170 360 250880 14.8399 6.73334 80.3872 209.609 311.757 311.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 60 520 3.2e-05 512 160 1560 256000 64.4105 13.3779 343.81 419.034 840.911 841.132
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1160 6.4e-05 512 60 420 298240 10.5713 6.74336 66.0436 209.666 293.166 293.286
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1220 0.000256 1024 50 360 75600 3.42022 20.7585 104.802 129.026 129.084
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1450 6.4e-05 1024 50 1080 305760 11.5739 13.5142 285.742 419.062 729.967 730.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 770 6.4e-05 2048 120 4920 257280 45.6032 28.3962 2565.47 838.027 3477.64 3477.78
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1300 0.000128 512 110 960 145920 5.3361 3.41674 71.3805 187.161 267.426 267.546
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 590 0.000512 4096 140 6780 25040 6.61094 514.904 209.258 730.818 730.878
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1400 0.000256 512 240 420 65280 2.81526 1.69984 14.2195 52.1388 70.9994 71.1147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1470 0.000256 512 320 480 65280 2.81546 1.69664 15.8588 52.1374 72.6353 72.7554
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 1050 6.4e-05 512 170 360 250880 14.8233 6.72394 51.7267 209.703 283.164 283.322
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 60 520 3.2e-05 512 160 1560 245760 63.8859 13.1443 211.893 412.349 701.554 701.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1160 6.4e-05 512 60 420 297600 10.6065 6.74595 54.2015 209.64 281.334 281.445
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1220 0.000256 1024 50 360 75600 3.42048 16.9062 104.942 125.311 125.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1450 6.4e-05 1024 50 1080 305760 11.6058 13.5291 233.235 419.348 677.793 677.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 770 6.4e-05 2048 120 4920 257280 45.786 28.3562 2091.22 837.959 3003.46 3003.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1300 0.000128 512 110 960 144960 5.34624 3.41997 58.1303 185.704 252.733 252.844
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 590 0.000512 4096 140 6780 24960 6.61014 415.753 209.205 631.612 631.672
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1400 0.000256 512 240 420 65280 2.84173 1.70643 11.5846 52.4309 68.6939 68.8054
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1470 0.000256 512 320 480 65280 2.84301 1.70598 12.9639 52.4251 70.0625 70.1826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 1050 6.4e-05 512 170 360 249600 14.8077 6.71539 42.0698 208.989 272.769 272.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 60 520 3.2e-05 512 160 1560 245760 63.9552 13.158 174.185 412.596 664.17 664.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1160 6.4e-05 512 60 420 298240 10.5639 6.72973 46.339 209.884 273.652 273.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1220 0.000256 1024 50 360 75520 3.42016 14.336 104.884 122.682 122.742
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1450 6.4e-05 1024 50 1080 305600 11.5604 13.5025 197.368 419.509 642.01 642.088
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 770 6.4e-05 2048 120 4920 257280 45.5463 28.6163 1771.17 838.899 2684.36 2684.48
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1300 0.000128 512 110 960 144640 5.3048 3.40787 49.3204 186.467 244.623 244.736
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 590 0.000512 4096 140 6780 24960 6.61174 353.153 209.419 569.229 569.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1400 0.000256 512 240 420 64000 2.81184 1.68819 9.99718 51.8044 66.4282 66.5413
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1470 0.000256 512 320 480 64000 2.81158 1.68566 11.2082 51.8056 67.6384 67.753
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 1050 6.4e-05 512 170 360 250880 14.806 6.71507 36.4459 209.871 268.024 268.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 60 520 3.2e-05 512 160 1560 245760 63.8077 13.1324 148.54 412.612 638.36 638.557
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1160 6.4e-05 512 60 420 297984 10.5646 6.7359 93.5666 209.682 320.682 320.795
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1220 0.000256 1024 50 360 75696 3.42896 31.0187 105.047 139.539 139.598
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1450 6.4e-05 1024 50 1080 305952 11.5796 14.1606 425.988 419.351 871.152 871.227
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 770 6.4e-05 2048 120 4920 257664 45.6353 28.4309 3810.5 838.087 4722.79 4722.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1300 0.000128 512 110 960 145920 5.32931 3.41213 101.792 188.001 298.661 298.774
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 590 0.000512 4096 140 6780 25104 6.61331 756.558 209.545 972.759 972.819
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1400 0.000256 512 240 420 66048 2.81334 1.70803 20.8027 52.4925 77.9423 78.0552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1470 0.000256 512 320 480 65664 2.82909 1.70458 23.2036 52.4886 80.3528 80.4703
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 1050 6.4e-05 512 170 360 250368 14.7884 6.72358 73.6954 210.572 305.966 306.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 60 520 3.2e-05 512 160 1560 245760 63.8992 13.1354 303.21 412.453 792.965 793.16
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1160 6.4e-05 512 60 420 297216 10.5654 6.73178 62.4308 209.479 289.347 289.468
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1220 0.000256 1024 50 360 75648 3.42835 19.2554 104.96 127.687 127.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1450 6.4e-05 1024 50 1080 305856 11.5517 13.5639 266.792 419.468 711.452 711.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 770 6.4e-05 2048 120 4920 257280 45.6432 28.2764 2379.76 837.276 3291.09 3291.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1300 0.000128 512 110 960 145920 5.32426 3.41197 68.0613 186.838 263.767 263.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 590 0.000512 4096 140 6780 25056 6.61898 476.643 209.568 692.875 692.934
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1400 0.000256 512 240 420 65280 2.82234 1.69779 13.6098 52.2713 70.5321 70.6474
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1470 0.000256 512 320 480 65280 2.81683 1.69984 15.1825 52.4684 72.2972 72.4104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 1050 6.4e-05 512 170 360 248832 14.7165 6.67846 49.0675 208.434 279.086 279.245
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 60 520 3.2e-05 512 160 1560 245760 63.7924 13.1256 201.246 412.635 691.077 691.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1160 6.4e-05 512 60 420 297216 10.6064 6.73802 53.4937 209.562 280.54 280.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1220 0.000256 1024 50 360 75600 3.42515 15.8719 104.858 124.198 124.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1450 6.4e-05 1024 50 1080 305568 11.5632 13.6561 217.639 418.874 661.802 661.876
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 770 6.4e-05 2048 120 4920 256896 45.5846 28.437 1948.96 837.63 2860.75 2860.87
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1300 0.000128 512 110 960 145152 5.32355 3.40992 54.7836 186.891 250.536 250.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 590 0.000512 4096 140 6780 24912 6.5959 388.618 208.946 604.204 604.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1400 0.000256 512 240 420 64512 2.82269 1.6937 10.9075 51.9978 67.5487 67.6577
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1470 0.000256 512 320 480 64512 2.8185 1.68982 12.1245 51.9966 68.7547 68.8726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 1050 6.4e-05 512 170 360 244224 14.8551 6.66016 38.7784 207.234 267.711 267.862
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 60 520 3.2e-05 512 160 1560 221184 62.951 12.8266 146.658 395.693 618.397 618.588
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1160 6.4e-05 512 60 420 296448 10.5754 6.73133 45.2786 209.534 272.253 272.368
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1220 0.000256 1024 50 360 75456 3.42234 14.1882 104.832 122.485 122.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1450 6.4e-05 1024 50 1080 305664 11.5707 13.4976 195.691 419.338 640.171 640.252
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 770 6.4e-05 2048 120 4920 256512 45.6662 28.2786 1756.69 837.539 2668.31 2668.45
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1300 0.000128 512 110 960 144384 5.33472 3.40346 48.4923 185.367 242.727 242.838
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 590 0.000512 4096 140 6780 24960 6.6152 351.609 209.569 567.836 567.89
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1400 0.000256 512 240 420 64512 2.80624 1.68346 9.88618 51.823 66.3239 66.4351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1470 0.000256 512 320 480 64512 2.80346 1.68378 11.1159 51.8238 67.5542 67.6698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 1050 6.4e-05 512 170 360 245760 14.6348 6.61638 35.1662 206.44 263.042 263.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 60 520 3.2e-05 512 160 1560 196608 65.9409 12.8137 116.943 396.78 592.743 592.941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1160 6.4e-05 512 60 420 295680 10.5746 6.72339 39.3409 208.862 265.634 265.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1220 0.000256 1024 50 360 75360 3.42358 12.2204 104.678 120.367 120.426
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1450 6.4e-05 1024 50 1080 305280 11.5461 13.5093 169.206 418.755 613.09 613.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 770 6.4e-05 2048 120 4920 255360 45.6833 28.343 1514.83 834.834 2423.83 2423.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1300 0.000128 512 110 960 144000 5.36157 3.41517 42.3465 185.252 236.503 236.617
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 590 0.000512 4096 140 6780 24720 6.56854 301.328 208.346 516.293 516.356
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1400 0.000256 512 240 420 63360 2.8385 1.6896 8.5 51.8099 64.9648 65.0778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1470 0.000256 512 320 480 63360 2.83642 1.69392 9.38538 51.8076 65.852 65.9685
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 1050 6.4e-05 512 170 360 245760 14.6451 6.62528 30.4763 206.278 258.21 258.366
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 60 520 3.2e-05 512 160 1560 245760 63.9112 13.1525 127.79 412.258 617.384 617.595
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1160 6.4e-05 512 60 420 298368 10.598 6.74816 92.7434 209.724 319.95 320.065
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1220 0.000256 1024 50 360 75656 3.4223 29.5093 105.012 137.989 138.049
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1450 6.4e-05 1024 50 1080 305872 11.6145 13.5926 403.944 419.338 848.566 848.644
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 770 6.4e-05 2048 120 4920 257600 45.8071 28.3617 3627.83 838.258 4540.39 4540.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1300 0.000128 512 110 960 145600 5.34042 3.41606 99.8993 186.954 295.739 295.852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 590 0.000512 4096 140 6780 25088 6.61248 724.746 209.499 940.901 940.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1400 0.000256 512 240 420 65856 2.83395 1.71219 20.2736 52.5017 77.4479 77.5621
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1470 0.000256 512 320 480 65856 2.8329 1.71008 22.6142 52.499 79.7832 79.9015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 1050 6.4e-05 512 170 360 249088 14.9079 6.7336 72.3592 209.407 303.595 303.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 60 520 3.2e-05 512 160 1560 243712 64.5306 13.1978 295.703 413.831 787.536 787.732
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1160 6.4e-05 512 60 420 297472 10.5767 6.73565 59.3279 209.308 286.087 286.198
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1220 0.000256 1024 50 360 75600 3.42272 18.6871 104.833 126.985 127.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1450 6.4e-05 1024 50 1080 305760 11.5729 13.5148 256.156 418.963 700.28 700.357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 770 6.4e-05 2048 120 4920 257152 46.0054 28.3032 2294.43 836.618 3205.5 3205.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1300 0.000128 512 110 960 145152 5.34586 3.41542 63.9413 186.8 259.634 259.748
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 590 0.000512 4096 140 6780 24976 6.60291 458.392 209.048 674.084 674.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1400 0.000256 512 240 420 65408 2.83837 1.70691 13.0994 52.4965 70.2664 70.3771
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1470 0.000256 512 320 480 65408 2.84026 1.70739 14.4914 52.4953 71.6567 71.7772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 1050 6.4e-05 512 170 360 247296 14.9989 6.72358 46.0932 209.292 277.294 277.446
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 60 520 3.2e-05 512 160 1560 229376 64.0474 13.0439 178.07 403.955 659.382 659.583
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1160 6.4e-05 512 60 420 297024 10.6153 6.74426 49.8216 209.385 276.704 276.818
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1220 0.000256 1024 50 360 75432 3.4239 15.7533 104.698 123.918 123.977
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1450 6.4e-05 1024 50 1080 305424 11.6081 13.5189 214.135 418.947 658.285 658.364
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 770 6.4e-05 2048 120 4920 256704 45.8198 28.4368 1918.2 836.898 2829.49 2829.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1300 0.000128 512 110 960 145152 5.36134 3.41523 53.922 187.024 249.853 249.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 590 0.000512 4096 140 6780 24864 6.59021 382.679 208.778 598.091 598.148
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1400 0.000256 512 240 420 65856 2.83632 1.70928 11.2233 52.6321 68.5273 68.6403
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1470 0.000256 512 320 480 65856 2.84029 1.71008 12.558 52.5389 69.7748 69.8948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 1050 6.4e-05 512 170 360 247296 15.0247 6.7336 39.2794 209.381 270.603 270.752
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 60 520 3.2e-05 512 160 1560 215040 65.8599 13.054 141.473 404.112 624.766 624.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1160 6.4e-05 512 60 420 297472 10.5649 6.72963 43.8555 209.554 270.837 270.951
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1220 0.000256 1024 50 360 75488 3.42154 13.7447 104.915 122.123 122.191
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1450 6.4e-05 1024 50 1080 305536 11.5569 13.4958 188.129 419.458 632.709 632.787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 770 6.4e-05 2048 120 4920 256256 45.5705 28.2837 1685.04 837.62 2596.65 2596.77
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1300 0.000128 512 110 960 145152 5.34227 3.40835 47.0187 185.931 241.825 241.939
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 590 0.000512 4096 140 6780 24864 6.60925 336.177 209.229 552.059 552.118
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1400 0.000256 512 240 420 64512 2.81597 1.69382 9.73187 52.0118 66.3792 66.4941
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1470 0.000256 512 320 480 64512 2.81667 1.69014 10.866 52.012 67.5133 67.6311
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 1050 6.4e-05 512 170 360 243712 14.8301 6.63766 33.142 207.137 261.935 262.087
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 60 520 3.2e-05 512 160 1560 172032 66.2387 12.6218 99.2149 385.127 563.471 563.676
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1160 6.4e-05 512 60 420 295680 10.613 6.74816 38.6252 209.128 265.25 265.365
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1220 0.000256 1024 50 360 75320 3.42387 12.27 104.681 120.417 120.482
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1450 6.4e-05 1024 50 1080 305200 11.6037 13.5626 166.097 418.737 610.07 610.146
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 770 6.4e-05 2048 120 4920 255360 45.7641 28.3475 1483.1 835.87 2393.22 2393.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1300 0.000128 512 110 960 143360 5.33923 3.4185 41.2819 184.806 234.972 235.086
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 590 0.000512 4096 140 6780 24640 6.55942 294.364 208.145 509.116 509.174
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1400 0.000256 512 240 420 62720 2.82864 1.68202 8.44832 51.4092 64.4985 64.6083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1470 0.000256 512 320 480 62720 2.83174 1.67936 9.21418 51.4063 65.2579 65.3783
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 1050 6.4e-05 512 170 360 241920 14.6567 6.59258 29.9168 204.603 255.955 256.104
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 60 520 3.2e-05 512 160 1560 143360 69.9723 12.6424 73.7777 384.858 541.52 541.714
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1160 6.4e-05 512 60 420 297984 10.5836 6.73178 89.1347 209.774 316.362 316.473
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1220 0.000256 1024 50 360 75648 3.42122 28.2399 105.026 136.73 136.79
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1450 6.4e-05 1024 50 1080 305792 11.5679 13.4972 383.285 419.283 827.705 827.781
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 770 6.4e-05 2048 120 4920 257536 45.6427 28.3546 3349.04 838.45 4261.62 4261.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1300 0.000128 512 110 960 145920 5.3408 3.41222 94.997 187.207 291.086 291.197
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 590 0.000512 4096 140 6780 25088 6.62182 671.965 209.545 888.176 888.229
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1400 0.000256 512 240 420 65536 2.8248 1.7007 19.4529 52.4163 76.5213 76.6321
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1470 0.000256 512 320 480 65536 2.82234 1.70362 21.7416 52.4122 78.8093 78.9268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 1050 6.4e-05 512 170 360 249856 14.7566 6.70502 70.091 209.077 300.812 300.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 60 520 3.2e-05 512 160 1560 245760 65.296 13.3323 279.787 417.939 776.623 776.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1160 6.4e-05 512 60 420 297984 10.5762 6.73178 60.3851 209.7 287.527 287.639
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1220 0.000256 1024 50 360 75520 3.42016 19.1152 104.762 127.338 127.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1450 6.4e-05 1024 50 1080 305664 11.5638 13.4984 257.915 419.142 702.194 702.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 770 6.4e-05 2048 120 4920 257024 45.605 28.285 2219.08 838.166 3131.27 3131.4
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1300 0.000128 512 110 960 145408 5.32909 3.40723 63.4253 186.894 259.183 259.295
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 590 0.000512 4096 140 6780 24960 6.60765 453.648 209.083 669.383 669.439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1400 0.000256 512 240 420 65536 2.82742 1.70598 13.3732 52.4301 70.4657 70.5756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1470 0.000256 512 320 480 65536 2.82934 1.70394 14.9061 52.4291 71.9976 72.1147
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 1050 6.4e-05 512 170 360 249856 14.7528 6.70941 47.2414 209.099 277.992 278.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 60 520 3.2e-05 512 160 1560 229376 67.3514 13.3268 171.631 417.785 670.367 670.563
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1160 6.4e-05 512 60 420 296448 10.5942 6.72378 50.1296 209.537 277.122 277.24
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1220 0.000256 1024 50 360 75456 3.42451 15.8558 104.83 124.154 124.217
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1450 6.4e-05 1024 50 1080 305664 11.5876 13.5211 214.375 419.331 658.892 658.998
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 770 6.4e-05 2048 120 4920 256512 45.6609 28.3177 1830.43 837.511 2742.05 2742.18
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1300 0.000128 512 110 960 144384 5.32813 3.40381 52.0862 185.371 246.317 246.429
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 590 0.000512 4096 140 6780 24960 6.6128 375.635 209.566 591.857 591.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1400 0.000256 512 240 420 64512 2.8065 1.68653 10.9743 51.8208 67.4152 67.5285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1470 0.000256 512 320 480 64512 2.80531 1.68346 12.2925 51.8221 68.734 68.8518
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 1050 6.4e-05 512 170 360 245760 14.6201 6.61504 38.9748 206.439 266.839 266.991
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 60 520 3.2e-05 512 160 1560 196608 65.944 12.8165 121.711 396.102 596.849 597.048
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1160 6.4e-05 512 60 420 296960 10.5467 6.72358 46.3633 209.033 272.797 272.913
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1220 0.000256 1024 50 360 75264 3.41965 14.6674 104.557 122.687 122.755
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1450 6.4e-05 1024 50 1080 305152 11.5744 13.5229 197.523 418.491 641.184 641.263
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 770 6.4e-05 2048 120 4920 256000 45.6105 28.2514 1638 835.499 2547.5 2547.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1300 0.000128 512 110 960 145408 5.33174 3.41181 47.6976 185.622 242.191 242.299
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 590 0.000512 4096 140 6780 24832 6.60685 340.252 209.079 555.983 556.044
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1400 0.000256 512 240 420 65536 2.83475 1.70598 10.4011 52.4999 67.5676 67.6802
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1470 0.000256 512 320 480 65536 2.84022 1.70621 11.4247 52.4997 68.5981 68.7142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 1050 6.4e-05 512 170 360 245760 15.0235 6.70867 35.8924 210.619 268.427 268.578
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 60 520 3.2e-05 512 160 1560 196608 65.9527 12.8123 109.161 395.75 583.94 584.129
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1160 6.4e-05 512 60 420 294400 10.5169 6.68307 42.4423 208.074 267.851 267.969
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1220 0.000256 1024 50 360 75200 3.41773 13.4655 104.573 121.497 121.568
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1450 6.4e-05 1024 50 1080 304640 11.5913 13.5076 179.482 418.468 623.119 623.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 770 6.4e-05 2048 120 4920 253440 45.4723 28.1598 1492.63 831.699 2398.1 2398.23
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1300 0.000128 512 110 960 143360 5.2712 3.39334 43.1431 184.553 236.492 236.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 590 0.000512 4096 140 6780 24640 6.55949 308.117 208.361 523.083 523.14
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1400 0.000256 512 240 420 64000 2.82317 1.68621 9.5913 51.8631 66.09 66.2036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1470 0.000256 512 320 480 64000 2.82176 1.68906 10.5361 51.8655 67.0382 67.156
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 1050 6.4e-05 512 170 360 245760 14.6384 6.62029 33.0223 206.348 260.811 260.964
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 60 520 3.2e-05 512 160 1560 163840 67.2158 12.6198 84.1733 384.877 549.154 549.351
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1160 6.4e-05 512 60 448 297472 10.593 6.72973 82.617 209.628 309.711 309.828
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1220 0.000256 1024 50 384 75552 3.42394 25.1899 105.017 133.676 133.744
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1450 6.4e-05 1024 50 1088 305792 11.549 13.5066 329.887 419.172 774.191 774.271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 770 6.4e-05 2048 120 4928 257792 45.5625 28.4195 2952.58 837.895 3864.6 3864.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1300 0.000128 512 110 960 145920 5.32854 3.40912 80.974 187.546 277.392 277.506
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 590 0.000512 4096 140 6784 25152 6.62115 594.639 209.637 810.944 811.003
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1400 0.000256 512 240 384 66304 2.8153 1.70819 14.6719 52.5385 71.8603 71.9787
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1470 0.000256 512 320 448 65536 2.83341 1.70746 17.4461 52.5388 74.655 74.7764
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 1050 6.4e-05 512 170 384 257024 14.4734 6.72128 62.5586 209.616 293.556 293.707
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 64 520 3.2e-05 512 160 1536 270336 62.462 13.324 263.679 417.706 757.44 757.647
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1160 6.4e-05 512 60 448 297472 10.5734 6.73123 51.2054 209.62 278.267 278.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1220 0.000256 1024 50 384 75520 3.4263 16.4788 104.866 124.813 124.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1450 6.4e-05 1024 50 1088 305664 11.5754 13.4963 212.145 418.969 656.26 656.341
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 770 6.4e-05 2048 120 4928 257536 45.6257 28.3196 1894.54 837.844 2806.47 2806.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1300 0.000128 512 110 960 145920 5.33088 3.41366 52.3417 187.333 248.548 248.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 590 0.000512 4096 140 6784 25088 6.62326 379.671 209.431 595.768 595.826
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1400 0.000256 512 240 384 66048 2.81648 1.70022 11.006 52.4655 68.1154 68.2281
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1470 0.000256 512 320 448 65024 2.83203 1.70147 11.4208 52.3804 68.4641 68.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 1050 6.4e-05 512 170 384 256000 14.4527 6.70672 48.3045 208.952 278.595 278.747
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 64 520 3.2e-05 512 160 1536 262144 63.2687 13.3284 164.047 417.649 658.56 658.768
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1160 6.4e-05 512 60 448 296448 10.5549 6.73382 42.9937 209.568 269.992 270.113
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1220 0.000256 1024 50 384 75456 3.41814 13.7359 104.922 122.122 122.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1450 6.4e-05 1024 50 1088 305664 11.5667 13.4987 175.383 419.507 620.033 620.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 770 6.4e-05 2048 120 4928 257280 45.6225 28.2782 1556.06 837.361 2467.46 2467.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1300 0.000128 512 110 960 145152 5.34224 3.40893 43.4144 186.18 238.468 238.587
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 590 0.000512 4096 140 6784 25056 6.61763 312.358 209.627 528.648 528.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1400 0.000256 512 240 384 65280 2.81757 1.70013 9.4063 52.2753 66.3293 66.442
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1470 0.000256 512 320 448 64512 2.84096 1.6983 9.50099 52.2769 66.4461 66.5516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 1050 6.4e-05 512 170 384 254976 14.4081 6.68544 42.2283 208.456 271.966 272.12
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 64 520 3.2e-05 512 160 1536 245760 63.831 13.1297 128.869 412.577 618.684 618.899
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1160 6.4e-05 512 60 448 296960 10.5962 6.73034 36.8678 209.842 264.174 264.287
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1220 0.000256 1024 50 384 75392 3.41606 41.7087 104.873 150.038 150.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1450 6.4e-05 1024 50 1088 305664 11.5836 13.5148 151.046 419.418 595.633 595.709
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 770 6.4e-05 2048 120 4928 257024 45.5896 28.2966 1344.15 838.743 2256.91 2257.03
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1300 0.000128 512 110 960 145408 5.33107 3.41197 37.5668 185.235 231.671 231.778
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 590 0.000512 4096 140 6784 24960 6.61702 269.171 209.353 485.182 485.237
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 64 1400 0.000256 512 240 384 65536 2.83034 1.70598 8.76493 52.469 65.894 66.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1470 0.000256 512 320 448 64512 2.85158 1.70608 8.18803 52.4658 65.3521 65.4536
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 1050 6.4e-05 512 170 384 253952 14.5648 6.7113 38.0547 209.139 268.651 268.8
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 64 520 3.2e-05 512 160 1536 262144 63.3109 13.3325 118.217 418.053 613.181 613.372
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1160 6.4e-05 512 60 448 297280 10.6031 6.74646 104.548 209.799 331.832 331.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1220 0.000256 1024 50 384 75520 3.41898 34.2765 105.042 142.781 142.851
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1450 6.4e-05 1024 50 1088 305760 11.6049 13.525 449.693 419.461 894.362 894.444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 770 6.4e-05 2048 120 4928 257600 45.7735 28.3771 3985.19 838.587 4898.07 4898.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1300 0.000128 512 110 960 145920 5.35542 3.41606 107.113 187.412 303.423 303.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 590 0.000512 4096 140 6784 25120 6.61773 797.709 209.676 1014.05 1014.11
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1400 0.000256 512 240 384 66240 2.8279 1.71008 19.5708 52.5831 76.8206 76.9352
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1470 0.000256 512 320 448 65600 2.84272 1.71382 23.354 52.5824 80.6224 80.7424
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 1050 6.4e-05 512 170 384 257280 14.5099 6.73382 82.7212 209.792 313.949 314.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 10 64 520 3.2e-05 512 160 1536 276480 62.031 13.3816 355.749 419.412 850.846 851.052
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1160 6.4e-05 512 60 448 296960 10.5809 6.73587 66.9797 209.667 294.099 294.214
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1220 0.000256 1024 50 384 75440 3.42579 21.0857 104.796 129.349 129.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1450 6.4e-05 1024 50 1088 305600 11.5794 13.5162 275.243 419.058 719.471 719.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 770 6.4e-05 2048 120 4928 257280 45.6279 28.3232 2424.34 838.017 3336.44 3336.57
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1300 0.000128 512 110 960 145920 5.33955 3.41466 68.8966 187.355 265.132 265.244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 590 0.000512 4096 140 6784 25040 6.61504 484.002 209.29 699.951 700.01
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1400 0.000256 512 240 384 65280 2.8151 1.69578 12.243 52.1371 69.0176 69.1292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1470 0.000256 512 320 448 64640 2.83139 1.69843 14.6599 52.1437 71.4644 71.5797
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 1050 6.4e-05 512 170 384 256000 14.5461 6.71949 52.8153 209.651 283.914 284.067
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 10 64 520 3.2e-05 512 160 1536 266240 61.5669 13.1435 218.925 412.33 706.237 706.433
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1160 6.4e-05 512 60 448 296640 10.6029 6.74282 54.8662 209.646 281.997 282.112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1220 0.000256 1024 50 384 75360 3.41062 17.2645 104.83 125.55 125.616
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1450 6.4e-05 1024 50 1088 305520 11.6066 13.8609 225.942 419.349 670.83 670.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 770 6.4e-05 2048 120 4928 257280 45.7644 28.3482 2003.34 837.952 2915.54 2915.67
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1300 0.000128 512 110 960 144960 5.33837 3.41606 55.4272 185.816 250.125 250.239
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 590 0.000512 4096 140 6784 24960 6.61094 400.042 209.249 615.946 616.006
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1400 0.000256 512 240 384 65280 2.84192 1.70403 9.87987 52.426 66.9815 67.0945
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1470 0.000256 512 320 448 65280 2.84272 1.70659 11.9101 52.4313 69.02 69.139
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 1050 6.4e-05 512 170 384 253440 14.6076 6.71949 42.5046 208.986 273.001 273.152
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 10 64 520 3.2e-05 512 160 1536 245760 63.9618 13.1543 164.709 412.591 654.686 654.887
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1160 6.4e-05 512 60 448 296960 10.5774 6.76086 47.721 209.883 275.079 275.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1220 0.000256 1024 50 384 75360 3.41808 14.8368 104.882 123.181 123.242
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1450 6.4e-05 1024 50 1088 305600 11.563 13.5041 194.284 419.509 638.936 639.017
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 770 6.4e-05 2048 120 4928 257280 45.5499 28.2952 1719.06 838.915 2631.96 2632.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1300 0.000128 512 110 960 144640 5.30138 3.40842 48.0228 185.612 242.476 242.59
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 590 0.000512 4096 140 6784 24960 6.61133 343.197 209.461 559.315 559.374
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1400 0.000256 512 240 384 64000 2.81126 1.684 8.72563 51.8072 65.1569 65.2739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1470 0.000256 512 320 448 64000 2.81251 1.68509 10.5457 51.8081 66.9794 67.1022
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 1050 6.4e-05 512 170 384 256000 14.5356 6.71379 37.5253 209.871 268.838 269.004
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 10 64 520 3.2e-05 512 160 1536 245760 63.8242 13.1215 143.369 412.607 633.195 633.406
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1160 6.4e-05 512 60 448 296000 10.6251 6.74445 43.2627 209.495 270.261 270.375
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1220 0.000256 1024 50 384 75200 3.41312 13.665 104.626 121.746 121.815
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1450 6.4e-05 1024 50 1088 305200 11.604 13.519 176.908 418.729 620.833 620.91
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 770 6.4e-05 2048 120 4928 256000 45.751 28.3548 1561.87 837.37 2473.48 2473.61
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1300 0.000128 512 110 960 144000 5.36022 3.41882 43.2152 186.657 238.781 238.889
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 590 0.000512 4096 140 6784 24800 6.57101 310.628 208.618 525.863 525.921
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1400 0.000256 512 240 384 64000 2.8295 1.69094 10.4241 51.7838 66.8543 66.967
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1470 0.000256 512 320 448 64000 2.82835 1.68854 9.64454 51.7876 66.0749 66.1756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 1050 6.4e-05 512 170 384 249600 14.465 6.63296 47.4209 206.267 274.973 275.122
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 10 64 520 3.2e-05 512 160 1536 256000 62.8255 13.1584 135.556 412.255 624.059 624.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1160 6.4e-05 512 60 448 297216 10.5849 6.73645 96.1008 209.548 323.104 323.216
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1220 0.000256 1024 50 384 75504 3.416 31.7177 104.944 140.121 140.186
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1450 6.4e-05 1024 50 1088 305760 11.5734 13.5346 417.123 419.082 861.389 861.477
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 770 6.4e-05 2048 120 4928 257664 45.6644 28.3279 3681.43 837.557 4593.12 4593.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1300 0.000128 512 110 960 145536 5.33306 3.41837 98.4759 188.104 295.461 295.576
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 590 0.000512 4096 140 6784 25104 6.61427 732.857 209.457 948.975 949.029
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1400 0.000256 512 240 384 66048 2.8167 1.70598 18.0608 52.4614 75.1739 75.2886
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1470 0.000256 512 320 448 65280 2.83293 1.70746 21.3144 52.4597 78.4456 78.5613
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 1050 6.4e-05 512 170 384 256512 14.4928 6.72086 76.1298 209.28 306.81 306.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 12 64 520 3.2e-05 512 160 1536 258048 62.5013 13.1344 306.322 412.191 794.423 794.626
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1160 6.4e-05 512 60 448 296448 10.5721 6.72778 64.232 209.335 291.007 291.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1220 0.000256 1024 50 384 75456 3.42016 19.7975 104.845 128.103 128.162
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1450 6.4e-05 1024 50 1088 305664 11.5569 13.5234 261.112 419.168 705.437 705.516
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 770 6.4e-05 2048 120 4928 257280 45.6259 28.2956 2298.18 836.827 3209.07 3209.2
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1300 0.000128 512 110 960 145152 5.33939 3.40992 65.6001 188.021 262.5 262.615
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 590 0.000512 4096 140 6784 25056 6.61866 459.346 209.465 675.474 675.533
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1400 0.000256 512 240 384 65280 2.8199 1.69792 11.8187 52.2494 68.7159 68.8293
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1470 0.000256 512 320 448 64512 2.84032 1.69722 14.1793 52.2362 71.0793 71.1987
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 1050 6.4e-05 512 170 384 254976 14.4094 6.68029 50.5803 208.295 280.153 280.308
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 12 64 520 3.2e-05 512 160 1536 245760 63.8212 13.1277 193.746 412.54 683.509 683.713
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1160 6.4e-05 512 60 448 297216 10.5765 6.74157 51.9125 209.623 278.991 279.102
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1220 0.000256 1024 50 384 75312 3.41635 16.2845 104.715 124.46 124.528
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1450 6.4e-05 1024 50 1088 305568 11.5671 13.8697 212.36 418.969 656.839 656.92
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 770 6.4e-05 2048 120 4928 256896 45.6107 28.3124 1878.55 838.03 2790.63 2790.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1300 0.000128 512 110 960 145152 5.33398 3.41402 52.662 185.873 247.412 247.523
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 590 0.000512 4096 140 6784 24912 6.60074 373.989 208.949 589.583 589.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1400 0.000256 512 240 384 64512 2.82048 1.6929 9.43315 52.0144 66.0886 66.2013
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1470 0.000256 512 320 448 64512 2.8231 1.6905 11.3702 52.0147 68.0262 68.1456
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 1050 6.4e-05 512 170 384 253440 14.3507 6.65664 40.4802 207.298 268.972 269.124
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 12 64 520 3.2e-05 512 160 1536 221184 62.9521 12.8284 140.08 395.795 611.918 612.116
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1160 6.4e-05 512 60 448 296448 10.5773 6.72755 45.862 209.344 272.647 272.759
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1220 0.000256 1024 50 384 75264 3.41482 14.4486 104.683 122.59 122.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1450 6.4e-05 1024 50 1088 305280 11.5814 13.524 188.608 418.925 632.712 632.789
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 770 6.4e-05 2048 120 4928 256512 45.6511 28.3134 1666.29 836.711 2577.11 2577.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1300 0.000128 512 110 960 144384 5.32448 3.40582 46.1429 185.467 240.469 240.581
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 590 0.000512 4096 140 6784 24960 6.61414 334.015 209.407 550.084 550.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1400 0.000256 512 240 384 64512 2.8112 1.6855 8.35536 51.7739 64.7534 64.8643
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1470 0.000256 512 320 448 62976 2.84234 1.68397 10.0173 51.7723 66.4427 66.5611
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 1050 6.4e-05 512 170 384 251904 14.2838 6.61293 35.3854 206.234 262.702 262.857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 12 64 520 3.2e-05 512 160 1536 196608 65.9478 12.8181 110.206 395.717 584.966 585.163
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1160 6.4e-05 512 60 448 295680 10.5547 6.72653 40.3372 208.88 266.637 266.756
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1220 0.000256 1024 50 384 75120 3.4199 12.5505 104.571 120.585 120.654
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1450 6.4e-05 1024 50 1088 305280 11.5585 13.511 165.413 418.776 609.33 609.411
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 770 6.4e-05 2048 120 4928 255360 45.6814 28.3362 1459.74 834.896 2368.79 2368.93
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1300 0.000128 512 110 960 144000 5.36557 3.41603 40.9344 185.412 235.26 235.377
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 590 0.000512 4096 140 6784 24720 6.57178 289.801 208.404 504.822 504.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1400 0.000256 512 240 384 63360 2.83878 1.6911 7.36403 51.8139 63.8377 63.9504
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1470 0.000256 512 320 448 63360 2.83568 1.69011 8.74074 51.8119 65.2102 65.3292
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 1050 6.4e-05 512 170 384 245760 14.64 6.62938 30.6271 206.293 258.377 258.531
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 12 64 520 3.2e-05 512 160 1536 245760 63.9025 13.1482 122.439 412.28 612.042 612.248
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1160 6.4e-05 512 60 448 297024 10.6163 6.74237 93.5406 209.532 320.564 320.679
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1220 0.000256 1024 50 384 75488 3.40944 29.6056 104.909 137.967 138.037
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1450 6.4e-05 1024 50 1088 305648 11.6092 13.5228 388.657 418.936 832.801 832.881
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 770 6.4e-05 2048 120 4928 257600 45.8102 28.3471 3449.32 837.453 4361.06 4361.19
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1300 0.000128 512 110 960 145600 5.35053 3.41978 95.2744 188.103 292.283 292.405
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 590 0.000512 4096 140 6784 25088 6.61824 690.987 209.344 906.995 907.055
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1400 0.000256 512 240 384 65856 2.83757 1.70803 17.3024 52.4556 74.434 74.5525
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1470 0.000256 512 320 448 65408 2.83744 1.71213 20.6295 52.453 77.7615 77.8803
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 1050 6.4e-05 512 170 384 256256 14.5366 6.72931 73.6127 209.209 304.276 304.431
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 14 64 520 3.2e-05 512 160 1536 258048 62.8856 13.1964 295.989 413.434 785.784 785.995
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1160 6.4e-05 512 60 448 296576 10.5654 6.73382 60.2237 209.257 286.918 287.033
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1220 0.000256 1024 50 384 75376 3.42192 18.9366 104.715 127.115 127.182
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1450 6.4e-05 1024 50 1088 305536 11.576 13.6481 245.907 418.847 690.054 690.133
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 770 6.4e-05 2048 120 4928 257152 45.6964 28.3075 2183.87 836.4 3094.41 3094.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1300 0.000128 512 110 960 145152 5.34595 3.41197 61.4706 186.949 257.306 257.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 590 0.000512 4096 140 6784 24976 6.6177 438.764 209.034 654.463 654.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1400 0.000256 512 240 384 65408 2.84013 1.70896 11.355 52.4853 68.5147 68.6246
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1470 0.000256 512 320 448 65408 2.83645 1.7089 13.5968 52.4841 70.7523 70.8694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 1050 6.4e-05 512 170 384 254464 14.5964 6.71866 47.8506 209.27 278.618 278.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 14 64 520 3.2e-05 512 160 1536 229376 64.0222 15.8372 169.356 403.847 653.333 653.529
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1160 6.4e-05 512 60 448 295680 10.6316 6.73792 50.7081 209.381 277.597 277.711
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1220 0.000256 1024 50 384 75264 3.41456 16.0031 104.684 124.146 124.215
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1450 6.4e-05 1024 50 1088 305424 11.604 13.5787 207.941 419.023 652.223 652.304
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 770 6.4e-05 2048 120 4928 256704 45.8476 28.5162 1842.02 836.901 2753.42 2753.55
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1300 0.000128 512 110 960 145152 5.36189 3.41811 51.7007 187.046 247.654 247.765
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 590 0.000512 4096 140 6784 24864 6.58637 367.185 208.824 582.638 582.698
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1400 0.000256 512 240 384 65856 2.84154 1.70803 9.56307 52.5403 66.783 66.8959
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1470 0.000256 512 320 448 64512 2.87744 1.71184 11.3639 52.5429 68.6231 68.7423
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 1050 6.4e-05 512 170 384 252672 14.6985 6.72589 39.7487 209.372 270.735 270.885
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 14 64 520 3.2e-05 512 160 1536 215040 65.8238 13.0527 134.418 404.049 617.616 617.816
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1160 6.4e-05 512 60 448 295680 10.5956 6.72355 44.6944 209.542 271.69 271.805
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1220 0.000256 1024 50 384 75264 3.41606 14.1242 104.819 122.399 122.47
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1450 6.4e-05 1024 50 1088 305536 11.5687 14.108 183.147 419.416 628.328 628.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 770 6.4e-05 2048 120 4928 256256 45.5908 28.2775 1615.58 837.542 2527.13 2527.26
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1300 0.000128 512 110 960 145152 5.34106 3.40787 45.2841 186.077 240.242 240.355
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 590 0.000512 4096 140 6784 24864 6.62528 322.688 209.246 538.604 538.661
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1400 0.000256 512 240 384 64512 2.81789 1.69034 8.53603 52.0083 65.1797 65.2923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1470 0.000256 512 320 448 64512 2.8207 1.69155 10.1687 52.0097 66.8182 66.9357
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 1050 6.4e-05 512 170 384 250880 14.4792 6.64032 35.0263 207.12 263.449 263.597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 14 64 520 3.2e-05 512 160 1536 172032 66.2365 12.6177 94.7084 385.096 558.928 559.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1160 6.4e-05 512 60 448 295680 10.5979 6.74467 39.5035 209.105 266.087 266.205
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1220 0.000256 1024 50 384 75040 3.40784 12.5952 104.515 120.559 120.627
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1450 6.4e-05 1024 50 1088 305200 11.5995 13.613 161.878 418.699 605.864 605.946
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 770 6.4e-05 2048 120 4928 255360 45.7397 28.3368 1427.59 835.789 2337.6 2337.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1300 0.000128 512 110 960 143360 5.33293 3.41402 39.6742 184.987 233.536 233.653
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 590 0.000512 4096 140 6784 24640 6.55379 282.839 208.382 497.821 497.879
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1400 0.000256 512 240 384 62720 2.83331 1.67936 7.3552 51.4032 63.3953 63.5145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1470 0.000256 512 320 448 62720 2.83331 1.67933 8.63126 51.3996 64.6713 64.7923
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 1050 6.4e-05 512 170 384 241920 14.6581 6.58896 30.093 204.588 256.117 256.272
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 14 64 520 3.2e-05 512 160 1536 215040 61.2573 12.6387 104.805 384.82 563.793 564.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1160 6.4e-05 512 60 448 297472 10.5756 6.72829 93.9996 209.658 321.1 321.213
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1220 0.000256 1024 50 384 75520 3.42237 29.8004 104.997 138.265 138.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1450 6.4e-05 1024 50 1088 305664 11.5665 13.7074 385.549 419.046 829.942 830.016
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 770 6.4e-05 2048 120 4928 257536 45.6103 28.3136 3317.16 837.985 4229.2 4229.33
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1300 0.000128 512 110 960 145920 5.34499 3.41389 94.4789 187.34 290.708 290.821
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 590 0.000512 4096 140 6784 25088 6.61709 670.423 209.473 886.556 886.614
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1400 0.000256 512 240 384 66048 2.81811 1.70381 17.5741 52.3899 74.6148 74.7271
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1470 0.000256 512 320 448 65024 2.83379 1.70221 20.7132 52.392 77.7694 77.8897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 1050 6.4e-05 512 170 384 256000 14.4722 6.70909 74.072 208.965 304.406 304.556
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 16 64 520 3.2e-05 512 160 1536 262144 63.3148 13.3188 293.133 417.722 787.76 787.963
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1160 6.4e-05 512 60 448 296960 10.5922 6.73382 62.8063 209.843 290.112 290.226
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1220 0.000256 1024 50 384 75392 3.41904 19.7857 104.877 128.124 128.189
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1450 6.4e-05 1024 50 1088 305664 11.5716 13.5004 257.191 419.424 701.76 701.835
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 770 6.4e-05 2048 120 4928 257024 45.5973 28.3576 2160.24 838.755 3073.08 3073.22
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1300 0.000128 512 110 960 145408 5.32624 3.40861 62.4012 188.175 259.439 259.549
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 590 0.000512 4096 140 6784 24960 6.62115 444.488 209.27 660.422 660.479
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1400 0.000256 512 240 384 65536 2.82906 1.70416 11.6989 52.4663 68.8309 68.9439
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1470 0.000256 512 320 448 64512 2.85395 1.70461 13.7817 52.4699 70.9323 71.0553
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 1050 6.4e-05 512 170 384 253952 14.562 6.70704 49.1205 209.141 279.714 279.867
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 16 64 520 3.2e-05 512 160 1536 262144 63.3012 13.3208 189.608 418.15 684.646 684.845
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1160 6.4e-05 512 60 448 296448 10.5987 6.72496 54.1903 209.313 280.967 281.082
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1220 0.000256 1024 50 384 75264 3.41462 16.5255 104.671 124.655 124.721
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1450 6.4e-05 1024 50 1088 305280 11.5692 13.4984 212.3 418.884 656.332 656.419
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 770 6.4e-05 2048 120 4928 256512 45.6713 28.3308 1779.98 836.624 2690.75 2690.88
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1300 0.000128 512 110 960 144384 5.3281 3.40611 51.0472 186.514 246.427 246.538
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 590 0.000512 4096 140 6784 24960 6.61549 365.867 209.515 582.042 582.099
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1400 0.000256 512 240 384 64512 2.81008 1.68138 9.51738 51.7628 65.8981 66.0121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1470 0.000256 512 320 448 62976 2.84128 1.68275 11.3191 51.7653 67.7365 67.8565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 1050 6.4e-05 512 170 384 251904 14.282 6.61507 40.2768 206.217 267.575 267.727
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 16 64 520 3.2e-05 512 160 1536 196608 65.9421 12.8164 117.266 395.682 591.975 592.171
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1160 6.4e-05 512 60 448 294912 10.5779 6.72515 47.6795 209.016 274.133 274.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1220 0.000256 1024 50 384 75264 3.41962 15.1492 104.759 123.371 123.44
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1450 6.4e-05 1024 50 1088 305152 11.563 13.501 195.025 418.459 638.621 638.704
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 770 6.4e-05 2048 120 4928 256000 45.5908 28.2972 1599.61 835.447 2509.08 2509.21
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1300 0.000128 512 110 960 145408 5.32656 3.41402 46.6142 186.697 242.184 242.297
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 590 0.000512 4096 140 6784 24832 6.61446 330.158 209.041 545.858 545.916
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1400 0.000256 512 240 384 65536 2.84221 1.70963 8.97494 52.4956 66.1498 66.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1470 0.000256 512 320 448 63488 2.88563 1.70608 10.4157 52.4948 67.6315 67.75
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 1050 6.4e-05 512 170 384 253952 14.5757 6.7112 37.0669 209.01 267.548 267.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 16 64 520 3.2e-05 512 160 1536 196608 65.9481 12.8062 105.21 395.74 579.971 580.17
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1160 6.4e-05 512 60 448 294400 10.5232 6.68672 44.3231 208.282 269.958 270.083
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1220 0.000256 1024 50 384 75200 3.41594 14.0804 104.885 122.424 122.497
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1450 6.4e-05 1024 50 1088 304640 11.572 14.0701 178.276 418.876 622.869 622.948
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 770 6.4e-05 2048 120 4928 253440 45.4581 28.1106 1450.73 832.504 2356.94 2357.08
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1300 0.000128 512 110 960 143360 5.26493 3.39763 41.9758 183.793 234.562 234.68
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 590 0.000512 4096 140 6784 24640 6.56589 302.658 208.607 517.875 517.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1400 0.000256 512 240 384 64000 2.82278 1.69034 8.31965 51.9177 64.8793 64.9974
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1470 0.000256 512 320 448 64000 2.82272 1.68947 9.99056 51.9149 66.5464 66.6725
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 1050 6.4e-05 512 170 384 245760 14.6447 7.64109 33.3685 206.549 262.392 262.551
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 16 64 520 3.2e-05 512 160 1536 163840 67.2028 12.6218 81.3547 385.261 546.708 546.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1160 6.4e-05 512 60 448 294912 10.5581 6.7113 41.9236 208.662 267.993 268.107
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1220 0.000256 1024 50 384 74880 3.41014 13.7505 104.544 121.747 121.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1450 6.4e-05 1024 50 1088 304896 11.5548 13.5003 169.304 419.133 613.561 613.637
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 770 6.4e-05 2048 120 4928 254976 45.5835 28.2235 1353.44 834.01 2261.39 2261.52
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1300 0.000128 512 110 960 141312 5.31267 3.39763 39.3341 185.114 233.282 233.396
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 590 0.000512 4096 140 6784 24576 6.56998 280.848 208.605 496.065 496.123
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1400 0.000256 512 240 384 64512 2.81901 1.6896 7.98947 51.9594 64.5833 64.6955
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1470 0.000256 512 320 448 61440 2.89139 1.68752 9.11648 51.9545 65.775 65.8944
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 1050 6.4e-05 512 170 384 245760 14.6357 6.62534 32.601 206.586 260.627 260.772
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 16 64 520 3.2e-05 512 160 1536 196608 65.9627 12.8225 89.8937 396.283 565.225 565.425
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1160 6.4e-05 512 60 512 292992 10.7333 6.73741 140.248 209.854 367.712 367.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1220 0.000256 1024 50 384 75568 3.42403 40.788 105.089 149.345 149.392
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1450 6.4e-05 1024 50 1152 305120 11.5753 13.513 353.368 419.552 798.084 798.161
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 770 6.4e-05 2048 120 4992 256256 45.6094 28.3505 2971.05 838.783 3883.92 3884.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 1300 0.000128 512 110 1024 144768 5.35734 3.41453 83.7458 190.434 283.081 283.192
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 590 0.000512 4096 140 6784 25168 6.62118 592.778 209.785 809.228 809.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1400 0.000256 512 240 384 61312 2.93645 1.70835 22.4607 52.5601 79.7947 79.9063
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1470 0.000256 512 320 512 63616 2.8848 1.70851 31.5354 52.5628 88.8177 88.9262
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 2 4 128 1050 6.4e-05 512 170 384 254976 14.6626 6.71773 112.516 209.756 343.837 343.992
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 4 128 520 3.2e-05 512 160 1536 253952 64.3589 13.3411 246.868 417.973 742.81 743.002
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1160 6.4e-05 512 60 512 292864 10.6803 6.73178 100.668 209.634 327.85 327.961
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1220 0.000256 1024 50 384 75552 3.4248 28.8298 105.012 137.311 137.381
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1450 6.4e-05 1024 50 1152 305088 11.5439 13.4984 401.418 419.176 845.706 845.785
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 770 6.4e-05 2048 120 4992 256000 45.5509 28.34 3341.89 837.908 4253.83 4253.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1300 0.000128 512 110 1024 144640 5.3592 3.41152 91.9731 188.715 289.585 289.699
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 590 0.000512 4096 140 6784 25152 6.6319 661.66 209.642 877.976 878.036
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1400 0.000256 512 240 384 61184 2.93267 1.7072 15.8993 52.5337 73.2009 73.3121
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1470 0.000256 512 320 512 63488 2.88461 1.70598 22.1129 52.5372 79.3711 79.4897
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 1050 6.4e-05 512 170 384 254976 14.5761 6.71664 73.5592 209.63 304.666 304.817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 2 8 128 520 3.2e-05 512 160 1536 253952 64.2826 13.3284 270.148 417.694 765.721 765.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1160 6.4e-05 512 60 512 292864 10.6822 6.73344 69.021 209.78 296.354 296.469
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1220 0.000256 1024 50 384 75520 3.4263 18.7146 104.946 127.131 127.195
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1450 6.4e-05 1024 50 1152 304896 11.5671 13.5157 259.578 419.288 704.02 704.096
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 770 6.4e-05 2048 120 4992 256000 45.6167 28.3728 2160.88 838.494 3073.49 3073.63
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1300 0.000128 512 110 1024 144384 5.37405 3.41363 62.8388 188.783 260.539 260.648
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 590 0.000512 4096 140 6784 25088 6.6128 427.306 209.944 643.908 643.962
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1400 0.000256 512 240 384 60928 2.92755 1.70794 10.4534 52.4171 67.6324 67.7444
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1470 0.000256 512 320 512 62976 2.88563 1.70394 14.9221 52.4155 72.0533 72.173
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 1050 6.4e-05 512 170 384 253952 14.5616 6.69978 50.0688 209.072 280.587 280.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 4 8 128 520 3.2e-05 512 160 1536 245760 65.2598 13.3307 177.927 418.021 674.807 675.005
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1160 6.4e-05 512 60 512 291840 10.6812 6.72925 56.1827 209.463 283.196 283.313
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1220 0.000256 1024 50 384 75456 3.41997 15.1718 104.907 123.544 123.612
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1450 6.4e-05 1024 50 1152 304896 11.5651 13.4961 209.989 419.417 654.541 654.625
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 770 6.4e-05 2048 120 4992 254976 45.6384 28.3685 1749.04 837.183 2660.37 2660.5
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1300 0.000128 512 110 1024 144384 5.3623 3.41606 51.6783 188.565 249.149 249.265
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 590 0.000512 4096 140 6784 25056 6.62266 347.657 209.659 563.982 564.04
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1400 0.000256 512 240 384 60672 2.92016 1.69907 8.8152 52.3475 65.9105 66.0234
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1470 0.000256 512 320 512 62976 2.87293 1.7017 12.2742 52.2694 69.2431 69.3658
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 1050 6.4e-05 512 170 384 251904 14.5584 6.6849 40.7297 208.424 270.584 270.739
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 6 8 128 520 3.2e-05 512 160 1536 245760 63.8677 13.1277 145.989 412.99 636.243 636.454
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1160 6.4e-05 512 60 512 292864 10.6881 6.73219 50.1411 209.609 277.311 277.43
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1220 0.000256 1024 50 384 75392 3.42016 13.4412 104.757 121.662 121.726
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1450 6.4e-05 1024 50 1152 304896 11.5855 13.501 187.311 418.958 631.432 631.511
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 770 6.4e-05 2048 120 4992 256000 45.6193 28.3013 1570.49 837.818 2482.37 2482.51
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1300 0.000128 512 110 1024 143360 5.37805 3.40957 45.2211 187.292 241.429 241.544
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 590 0.000512 4096 140 6784 24960 6.61965 309.084 209.033 524.786 524.849
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1400 0.000256 512 240 384 60416 2.94381 1.70595 9.59984 52.4119 66.7871 66.8989
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1470 0.000256 512 320 512 62464 2.90128 1.70394 10.8818 52.4119 68.0231 68.128
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 1050 6.4e-05 512 170 384 253952 14.5675 6.70794 47.6201 208.915 277.993 278.15
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 128 520 3.2e-05 512 160 1536 229376 67.3878 13.3359 120.796 417.597 619.395 619.607
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1160 6.4e-05 512 60 512 291840 10.7131 6.73014 46.2342 209.884 273.694 273.808
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1220 0.000256 1024 50 384 75360 3.41846 12.4708 104.882 120.813 120.883
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1450 6.4e-05 1024 50 1152 304960 11.5612 13.4984 172.261 419.501 616.892 616.97
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 770 6.4e-05 2048 120 4992 256000 45.5773 28.2947 1440.28 838.914 2353.21 2353.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1300 0.000128 512 110 1024 143360 5.32704 3.40746 41.723 188.04 238.628 238.737
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 590 0.000512 4096 140 6784 24960 6.61318 283.132 209.469 499.259 499.318
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1400 0.000256 512 240 384 58880 2.92352 1.6896 9.14371 51.8188 65.7039 65.8145
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1470 0.000256 512 320 512 61440 2.87462 1.68595 9.8729 51.8035 66.3577 66.4597
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 1050 6.4e-05 512 170 384 250880 14.8069 6.71344 45.0809 209.87 276.654 276.806
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 10 8 128 520 3.2e-05 512 160 1536 245760 63.8171 13.1176 119.815 412.625 609.638 609.837
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1160 6.4e-05 512 60 512 291840 10.7096 6.73011 42.6859 209.558 269.82 269.933
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 8 128 1220 0.000256 1024 50 384 75264 3.41802 43.6974 104.796 151.955 152.02
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1450 6.4e-05 1024 50 1152 304512 11.5749 13.4948 158.603 419.365 603.11 603.202
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 770 6.4e-05 2048 120 4992 254976 45.6781 28.3361 1325.82 837.621 2237.59 2237.72
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1300 0.000128 512 110 1024 142848 5.36294 3.40582 38.3104 186.941 234.145 234.258
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 590 0.000512 4096 140 6784 24960 6.60906 261.896 209.626 478.176 478.235
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1400 0.000256 512 240 384 59904 2.91251 1.68883 8.81715 51.8296 65.371 65.4817
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1470 0.000256 512 320 512 61440 2.87504 1.6855 9.20851 51.8284 65.7259 65.8268
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 1050 6.4e-05 512 170 384 245760 14.6271 6.6151 41.5732 206.455 269.455 269.605
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 8 128 520 3.2e-05 512 160 1536 196608 65.9668 12.8131 88.5393 396.138 563.724 563.918
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1160 6.4e-05 512 60 512 292096 10.6865 6.73229 40.2025 209.56 267.32 267.437
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 128 1220 0.000256 1024 50 384 75264 3.41674 43.4786 104.827 151.766 151.831
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1450 6.4e-05 1024 50 1152 304640 11.5589 13.4949 149.623 419.452 594.201 594.278
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 770 6.4e-05 2048 120 4992 254464 45.6896 28.2839 1243.58 837.6 2155.28 2155.41
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1300 0.000128 512 110 1024 143360 5.3833 3.40656 36.6974 188.55 234.167 234.283
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 590 0.000512 4096 140 6784 24864 6.61299 245.683 209.263 461.603 461.662
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1400 0.000256 512 240 384 59136 2.93654 1.69549 8.24669 52.0135 65.0185 65.1339
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1470 0.000256 512 320 512 60928 2.90294 1.69181 8.37872 52.0153 65.1185 65.2206
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 1050 6.4e-05 512 170 384 250880 14.4708 6.63802 40.5802 207.142 269.014 269.165
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 128 520 3.2e-05 512 160 1536 172032 66.2382 12.6134 73.1319 385.305 537.554 537.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1160 6.4e-05 512 60 512 290816 10.6931 6.72563 38.1113 209.262 264.929 265.043
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1220 0.000256 1024 50 384 75264 3.41405 43.8432 104.886 152.188 152.255
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1450 6.4e-05 1024 50 1152 304128 11.5747 13.5689 142.03 419.016 586.263 586.34
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 770 6.4e-05 2048 120 4992 253952 45.6831 28.2598 1181.45 836.419 2091.95 2092.07
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1300 0.000128 512 110 1024 143360 5.37789 3.41296 34.8257 187.123 230.866 230.978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 590 0.000512 4096 140 6784 24832 6.61504 232.854 209.287 448.8 448.858
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 16 8 128 1400 0.000256 512 240 384 59392 2.97482 1.70858 8.62845 52.5566 65.994 66.1112
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1470 0.000256 512 320 512 61440 2.93267 1.70861 8.60288 52.5575 65.944 66.0494
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 1050 6.4e-05 512 170 384 253952 14.5696 6.70816 40.1863 209.247 270.9 271.056
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 16 8 128 520 3.2e-05 512 160 1536 196608 65.9345 12.8114 79.3092 396.187 554.514 554.715
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1160 6.4e-05 512 60 420 297472 10.5949 6.73123 103.057 209.51 330.034 330.151
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1220 0.000256 1024 50 360 75488 3.41891 40.781 105.005 149.249 149.3
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1450 6.4e-05 1024 50 1080 305536 11.5525 13.6581 127.446 419.355 572.084 572.158
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 770 6.4e-05 2048 120 4920 256256 45.5904 28.4321 1137.06 837.419 2048.64 2048.76
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 1300 0.000128 512 110 960 145152 5.35216 3.40547 31.8217 172.518 213.224 213.335
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 590 0.000512 4096 140 6780 24864 6.60685 227.999 209.173 443.824 443.884
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1400 0.000256 512 240 420 64512 2.81638 1.69165 25.8331 52.0008 82.468 82.5852
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1470 0.000256 512 320 480 64512 2.81226 1.69379 7.83334 52.006 64.4751 64.5857
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 60 1050 6.4e-05 512 170 360 243712 14.9221 6.64019 96.2522 207.091 325.097 325.247
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 60 520 3.2e-05 512 160 1560 172032 66.2298 12.6156 66.6578 385.034 530.802 531.015
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1160 6.4e-05 512 60 448 295680 10.602 7.53664 34.3102 209.581 262.168 262.285
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1220 0.000256 1024 50 384 75264 3.41773 41.1637 104.84 149.464 149.535
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1450 6.4e-05 1024 50 1088 305536 11.5524 13.5004 125.611 419.504 570.24 570.316
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 770 6.4e-05 2048 120 4928 256256 45.585 28.416 1111.79 837.705 2023.62 2023.74
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 1300 0.000128 512 110 960 145152 5.35101 3.40496 31.1902 186.11 226.185 226.298
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 590 0.000512 4096 140 6784 24864 6.61664 222.868 209.506 439.033 439.09
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1400 0.000256 512 240 384 64512 2.80922 1.6896 22.3601 52.021 79.0063 79.1201
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1470 0.000256 512 320 448 64512 2.8151 1.70518 7.55325 52.0242 64.2236 64.3273
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 8 64 1050 6.4e-05 512 170 384 250880 14.5217 6.63613 102.289 207.17 330.802 330.953
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 8 64 520 3.2e-05 512 160 1536 172032 66.2255 12.6158 65.1425 385.171 529.424 529.623
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1160 6.4e-05 512 60 400 297920 10.5756 6.7423 31.272 209.297 258.023 258.142
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1220 0.000256 1024 50 350 75320 3.41302 39.1545 104.682 147.291 147.362
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1450 6.4e-05 1024 50 1050 305200 11.592 13.5223 124.204 419.08 568.474 568.552
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 770 6.4e-05 2048 120 4900 255360 45.7776 28.3432 1132.83 836.779 2043.86 2043.99
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 1300 0.000128 512 110 950 143360 5.33651 3.40976 31.1898 184.447 224.51 224.622
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 590 0.000512 4096 140 6750 24920 6.61299 227.868 209.494 444.019 444.076
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1400 0.000256 512 240 400 64960 2.78096 1.67712 24.7021 51.4514 80.7398 80.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1470 0.000256 512 320 450 62720 2.82448 1.69894 7.44198 51.4516 63.5447 63.6476
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 50 1050 6.4e-05 512 170 350 250880 14.1793 6.58656 94.5064 204.777 320.237 320.388
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 50 520 3.2e-05 512 160 1550 215040 61.2578 12.6379 83.4948 385.166 542.829 543.031
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1160 6.4e-05 512 60 432 295680 10.6424 6.73709 111.001 209.132 337.646 337.761
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1220 0.000256 1024 50 384 75040 3.40678 40.9649 104.633 149.049 149.1
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1450 6.4e-05 1024 50 1056 305200 11.5977 13.517 126.84 418.735 570.766 570.843
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 770 6.4e-05 2048 120 4896 255360 45.7629 28.4283 1129.25 835.946 2039.52 2039.64
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 1300 0.000128 512 110 960 143360 5.3383 3.41254 31.625 185.466 225.97 226.081
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 590 0.000512 4096 140 6768 24920 6.62499 228.086 209.519 444.273 444.332
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1400 0.000256 512 240 384 64960 2.77978 1.67549 24.5647 51.4083 80.5565 80.6687
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1470 0.000256 512 320 432 64960 2.77603 1.68282 26.4693 51.4164 82.4756 82.5859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 14 10 48 1050 6.4e-05 512 170 384 250880 14.1717 6.59046 100.922 204.608 326.481 326.636
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 14 10 48 520 3.2e-05 512 160 1536 215040 61.2664 12.6341 82.1267 384.848 541.141 541.347
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1160 6.4e-05 512 60 416 299008 10.5887 6.73248 103.594 209.843 330.894 331.008
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1220 0.000256 1024 50 352 75648 3.42262 38.8259 105.045 147.337 147.384
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1450 6.4e-05 1024 50 1056 305664 11.5688 13.4984 143.21 419.423 587.773 587.853
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 770 6.4e-05 2048 120 4896 258048 45.6313 28.2849 1309.33 838.738 2222.12 2222.25
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 1300 0.000128 512 110 960 145408 5.33619 3.40979 35.7287 186.46 231.062 231.172
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 590 0.000512 4096 140 6752 25088 6.61456 261.939 209.605 478.203 478.261
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1400 0.000256 512 240 384 67584 2.78285 1.70624 23.6239 52.4661 80.7089 80.8244
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1470 0.000256 512 320 448 66560 2.80586 1.72179 27.7958 52.469 84.9189 85.0228
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 8 8 32 1050 6.4e-05 512 170 352 262144 14.1305 6.70925 98.2468 209.142 328.412 328.565
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 8 8 32 520 3.2e-05 512 160 1536 262144 63.3132 13.3282 112.625 418.132 607.666 607.859
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1160 6.4e-05 512 60 416 295680 10.5552 6.72358 53.8779 209.239 280.531 280.649
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1220 0.000256 1024 50 352 74880 3.41472 56.7828 104.384 164.625 164.694
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1450 6.4e-05 1024 50 1056 305280 11.5568 13.568 218.673 419.509 663.38 663.458
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 770 6.4e-05 2048 120 4896 257280 45.4397 28.2822 1979.42 836.334 2889.61 2889.73
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 1300 0.000128 512 110 960 142080 5.30147 3.39952 53.0567 183.815 245.699 245.813
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 590 0.000512 4096 140 6752 24480 6.5496 390.017 208.253 604.862 604.922
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1400 0.000256 512 240 384 65280 2.80048 1.69053 11.8486 52.0202 68.486 68.5978
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1470 0.000256 512 320 448 65280 2.80483 1.70739 12.0404 52.0288 68.7068 68.8089
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
2 4 12 20 32 1050 6.4e-05 512 170 352 245760 14.6344 6.63552 125.606 206.655 353.713 353.864
# failsafe unroll snumreg sdivint sdivindm f_central time_sampling nchans dmstep n_dmtrials nTimeProcessed Binning Corner_Turn Dedispersion Host_To_Device total total 
1 4 12 20 32 520 3.2e-05 512 160 1536 245760 63.8717 13.1336 161.131 412.835 651.241 651.442
