<?xml version="1.0" encoding="UTF-8"?>
<spirit:component xmlns:spirit="http://www.spiritconsortium.org/XMLSchema/SPIRIT/1.5">
  <spirit:vendor>opencores</spirit:vendor>
  <spirit:library>ip</spirit:library>
  <spirit:name>autointercon</spirit:name>
  <spirit:version>0</spirit:version>
  <spirit:busInterfaces>
    <spirit:busInterface>
      <spirit:name>wb</spirit:name>
      <spirit:slave/>
      <spirit:abstractionType spirit:library="wishbone" spirit:name="wishbone.absDef" spirit:vendor="org.opencores" spirit:version="b3"/>
      <spirit:busType spirit:library="wishbone" spirit:name="wishbone" spirit:vendor="org.opencores" spirit:version="b3"/>
      <spirit:portMaps>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>adr_o</spirit:name>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wbs_ram_adr_i</spirit:name>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dat_o</spirit:name>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wbs_ram_dat_i</spirit:name>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>sel_o</spirit:name>
            <spirit:vector>
              <spirit:left>3</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wbs_ram_sel_i</spirit:name>
            <spirit:vector>
              <spirit:left>3</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>we_o</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wbs_ram_we_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cyc_o</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wbs_ram_cyc_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>stb_o</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wbs_ram_stb_i</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>cti_o</spirit:name>
            <spirit:vector>
              <spirit:left>2</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wbs_ram_cti_i</spirit:name>
            <spirit:vector>
              <spirit:left>2</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>bte_o</spirit:name>
            <spirit:vector>
              <spirit:left>1</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wbs_ram_bte_i</spirit:name>
            <spirit:vector>
              <spirit:left>1</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>dat_i</spirit:name>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wbs_ram_dat_o</spirit:name>
            <spirit:vector>
              <spirit:left>31</spirit:left>
              <spirit:right>0</spirit:right>
            </spirit:vector>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>ack_i</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wbs_ram_ack_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>err_i</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wbs_ram_err_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
        <spirit:portMap>
          <spirit:logicalPort>
            <spirit:name>rty_i</spirit:name>
          </spirit:logicalPort>
          <spirit:physicalPort>
            <spirit:name>wbs_ram_rty_o</spirit:name>
          </spirit:physicalPort>
        </spirit:portMap>
      </spirit:portMaps>
    </spirit:busInterface>
  </spirit:busInterfaces>
  <spirit:model>
    <spirit:ports>
      <spirit:port>
        <spirit:name>wb_clk_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wb_rst_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wbs_ram_adr_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left>31</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wbs_ram_dat_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left>31</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wbs_ram_sel_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left>3</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wbs_ram_we_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wbs_ram_cyc_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wbs_ram_stb_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wbs_ram_cti_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left>2</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wbs_ram_bte_i</spirit:name>
        <spirit:wire>
          <spirit:direction>in</spirit:direction>
          <spirit:vector>
            <spirit:left>1</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wbs_ram_dat_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
          <spirit:vector>
            <spirit:left>31</spirit:left>
            <spirit:right>0</spirit:right>
          </spirit:vector>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wbs_ram_ack_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wbs_ram_err_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
        </spirit:wire>
      </spirit:port>
      <spirit:port>
        <spirit:name>wbs_ram_rty_o</spirit:name>
        <spirit:wire>
          <spirit:direction>out</spirit:direction>
        </spirit:wire>
      </spirit:port>
    </spirit:ports>
  </spirit:model>
</spirit:component>
