

================================================================
== Vivado HLS Report for 'poly_S3_frombytes'
================================================================
* Date:           Tue Aug 25 18:33:31 2020

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        ntru21
* Solution:       dec
* Product family: artix7
* Target device:  xc7a200tfbg676-2


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     7.854|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |  985|  985|  985|  985|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        +-----------------+-------+-----+-----+-----+-----+---------+
        |                 |       |  Latency  |  Interval | Pipeline|
        |     Instance    | Module| min | max | min | max |   Type  |
        +-----------------+-------+-----+-----+-----+-----+---------+
        |grp_mod3_fu_153  |mod3   |    0|    0|    0|    0|   none  |
        |grp_mod3_fu_158  |mod3   |    0|    0|    0|    0|   none  |
        +-----------------+-------+-----+-----+-----+-----+---------+

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |  984|  984|         6|          -|          -|   164|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 1
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 7
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (!exitcond)
3 --> 
	4  / true
4 --> 
	5  / true
5 --> 
	6  / true
6 --> 
	7  / true
7 --> 
	2  / true

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.35>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%msg_offset_read = call i10 @_ssdm_op_Read.ap_auto.i10(i10 %msg_offset)" [pack3.c:29]   --->   Operation 8 'read' 'msg_offset_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_53 = trunc i10 %msg_offset_read to i9" [pack3.c:39]   --->   Operation 9 'trunc' 'tmp_53' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (1.35ns)   --->   "br label %1" [pack3.c:37]   --->   Operation 10 'br' <Predicate = true> <Delay = 1.35>

State 2 <SV = 1> <Delay = 4.50>
ST_2 : Operation 11 [1/1] (0.00ns)   --->   "%i = phi i8 [ 0, %0 ], [ %i_7, %2 ]"   --->   Operation 11 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%i_cast3 = zext i8 %i to i10" [pack3.c:37]   --->   Operation 12 'zext' 'i_cast3' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (1.24ns)   --->   "%exitcond = icmp eq i8 %i, -92" [pack3.c:37]   --->   Operation 13 'icmp' 'exitcond' <Predicate = true> <Delay = 1.24> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 164, i64 164, i64 164)"   --->   Operation 14 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (1.71ns)   --->   "%i_7 = add i8 %i, 1" [pack3.c:37]   --->   Operation 15 'add' 'i_7' <Predicate = true> <Delay = 1.71> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %3, label %2" [pack3.c:37]   --->   Operation 16 'br' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%tmp_cast = zext i8 %i to i9" [pack3.c:39]   --->   Operation 17 'zext' 'tmp_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (1.73ns)   --->   "%sum = add i9 %tmp_cast, %tmp_53" [pack3.c:39]   --->   Operation 18 'add' 'sum' <Predicate = (!exitcond)> <Delay = 1.73> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%sum_cast = zext i9 %sum to i64" [pack3.c:39]   --->   Operation 19 'zext' 'sum_cast' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%msg_addr = getelementptr [1590 x i8]* %msg, i64 0, i64 %sum_cast" [pack3.c:39]   --->   Operation 20 'getelementptr' 'msg_addr' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 21 [2/2] (2.77ns)   --->   "%c = load i8* %msg_addr, align 1" [pack3.c:39]   --->   Operation 21 'load' 'c' <Predicate = (!exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%p_shl = call i10 @_ssdm_op_BitConcatenate.i10.i8.i2(i8 %i, i2 0)" [pack3.c:40]   --->   Operation 22 'bitconcatenate' 'p_shl' <Predicate = (!exitcond)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (1.74ns)   --->   "%tmp_32 = add i10 %p_shl, %i_cast3" [pack3.c:40]   --->   Operation 23 'add' 'tmp_32' <Predicate = (!exitcond)> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%r_coeffs_addr = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 820" [pack3.c:55]   --->   Operation 24 'getelementptr' 'r_coeffs_addr' <Predicate = (exitcond)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (2.77ns)   --->   "store i16 0, i16* %r_coeffs_addr, align 2" [pack3.c:55]   --->   Operation 25 'store' <Predicate = (exitcond)> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "ret void" [pack3.c:56]   --->   Operation 26 'ret' <Predicate = (exitcond)> <Delay = 0.00>

State 3 <SV = 2> <Delay = 6.31>
ST_3 : Operation 27 [1/2] (2.77ns)   --->   "%c = load i8* %msg_addr, align 1" [pack3.c:39]   --->   Operation 27 'load' 'c' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_3 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_s = zext i8 %c to i16" [pack3.c:40]   --->   Operation 28 'zext' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 29 [1/1] (3.54ns)   --->   "%tmp_34 = mul i16 %tmp_s, 171" [pack3.c:41]   --->   Operation 29 'mul' 'tmp_34' <Predicate = true> <Delay = 3.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 30 [1/1] (0.00ns)   --->   "%tmp = call i7 @_ssdm_op_PartSelect.i7.i16.i32.i32(i16 %tmp_34, i32 9, i32 15)" [pack3.c:41]   --->   Operation 30 'partselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 31 [1/1] (3.54ns)   --->   "%tmp_48 = mul i16 %tmp_s, 203" [pack3.c:44]   --->   Operation 31 'mul' 'tmp_48' <Predicate = true> <Delay = 3.54> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_49 = call i2 @_ssdm_op_PartSelect.i2.i16.i32.i32(i16 %tmp_48, i32 14, i32 15)" [pack3.c:44]   --->   Operation 32 'partselect' 'tmp_49' <Predicate = true> <Delay = 0.00>

State 4 <SV = 3> <Delay = 7.85>
ST_4 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_cast1 = zext i8 %c to i13" [pack3.c:43]   --->   Operation 33 'zext' 'tmp_cast1' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_cast_31 = zext i8 %c to i14" [pack3.c:42]   --->   Operation 34 'zext' 'tmp_cast_31' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 35 [1/1] (7.85ns)   --->   "%tmp_31 = call fastcc zeroext i16 @mod3(i8 zeroext %c)" [pack3.c:40]   --->   Operation 35 'call' 'tmp_31' <Predicate = true> <Delay = 7.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 36 [1/1] (0.00ns)   --->   "%tmp_37_cast = zext i7 %tmp to i8" [pack3.c:41]   --->   Operation 36 'zext' 'tmp_37_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 37 [1/1] (7.85ns)   --->   "%tmp_35 = call fastcc zeroext i16 @mod3(i8 zeroext %tmp_37_cast)" [pack3.c:41]   --->   Operation 37 'call' 'tmp_35' <Predicate = true> <Delay = 7.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_4 : Operation 38 [1/1] (3.63ns)   --->   "%tmp_38 = mul i14 %tmp_cast_31, 57" [pack3.c:42]   --->   Operation 38 'mul' 'tmp_38' <Predicate = true> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 39 [1/1] (0.00ns)   --->   "%tmp_39 = call i5 @_ssdm_op_PartSelect.i5.i14.i32.i32(i14 %tmp_38, i32 9, i32 13)" [pack3.c:42]   --->   Operation 39 'partselect' 'tmp_39' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 40 [1/1] (3.63ns)   --->   "%tmp_43 = mul i13 %tmp_cast1, 19" [pack3.c:43]   --->   Operation 40 'mul' 'tmp_43' <Predicate = true> <Delay = 3.63> <Core = "Mul">   --->   Core 16 'Mul' <Latency = 0> <II = 1> <Delay = 3.63> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_44 = call i4 @_ssdm_op_PartSelect.i4.i13.i32.i32(i13 %tmp_43, i32 9, i32 12)" [pack3.c:43]   --->   Operation 41 'partselect' 'tmp_44' <Predicate = true> <Delay = 0.00>

State 5 <SV = 4> <Delay = 7.85>
ST_5 : Operation 42 [1/1] (0.00ns)   --->   "%tmp_33 = zext i10 %tmp_32 to i64" [pack3.c:40]   --->   Operation 42 'zext' 'tmp_33' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 43 [1/1] (0.00ns)   --->   "%r_coeffs_addr_3 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_33" [pack3.c:40]   --->   Operation 43 'getelementptr' 'r_coeffs_addr_3' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 44 [1/1] (2.77ns)   --->   "store i16 %tmp_31, i16* %r_coeffs_addr_3, align 2" [pack3.c:40]   --->   Operation 44 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_5 : Operation 45 [1/1] (1.74ns)   --->   "%tmp_36 = add i10 %tmp_32, 1" [pack3.c:41]   --->   Operation 45 'add' 'tmp_36' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 46 [1/1] (0.00ns)   --->   "%tmp_37 = zext i10 %tmp_36 to i64" [pack3.c:41]   --->   Operation 46 'zext' 'tmp_37' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 47 [1/1] (0.00ns)   --->   "%r_coeffs_addr_4 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_37" [pack3.c:41]   --->   Operation 47 'getelementptr' 'r_coeffs_addr_4' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 48 [1/1] (2.77ns)   --->   "store i16 %tmp_35, i16* %r_coeffs_addr_4, align 2" [pack3.c:41]   --->   Operation 48 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_5 : Operation 49 [1/1] (0.00ns)   --->   "%tmp_42_cast_cast = zext i5 %tmp_39 to i8" [pack3.c:42]   --->   Operation 49 'zext' 'tmp_42_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 50 [1/1] (7.85ns)   --->   "%tmp_40 = call fastcc zeroext i16 @mod3(i8 zeroext %tmp_42_cast_cast)" [pack3.c:42]   --->   Operation 50 'call' 'tmp_40' <Predicate = true> <Delay = 7.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >
ST_5 : Operation 51 [1/1] (0.00ns)   --->   "%tmp_47_cast_cast = zext i4 %tmp_44 to i8" [pack3.c:43]   --->   Operation 51 'zext' 'tmp_47_cast_cast' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 52 [1/1] (7.85ns)   --->   "%tmp_45 = call fastcc zeroext i16 @mod3(i8 zeroext %tmp_47_cast_cast)" [pack3.c:43]   --->   Operation 52 'call' 'tmp_45' <Predicate = true> <Delay = 7.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 6 <SV = 5> <Delay = 7.85>
ST_6 : Operation 53 [1/1] (1.74ns)   --->   "%tmp_41 = add i10 %tmp_32, 2" [pack3.c:42]   --->   Operation 53 'add' 'tmp_41' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 54 [1/1] (0.00ns)   --->   "%tmp_42 = zext i10 %tmp_41 to i64" [pack3.c:42]   --->   Operation 54 'zext' 'tmp_42' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%r_coeffs_addr_5 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_42" [pack3.c:42]   --->   Operation 55 'getelementptr' 'r_coeffs_addr_5' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (2.77ns)   --->   "store i16 %tmp_40, i16* %r_coeffs_addr_5, align 2" [pack3.c:42]   --->   Operation 56 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_6 : Operation 57 [1/1] (1.74ns)   --->   "%tmp_46 = add i10 %tmp_32, 3" [pack3.c:43]   --->   Operation 57 'add' 'tmp_46' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 58 [1/1] (0.00ns)   --->   "%tmp_47 = zext i10 %tmp_46 to i64" [pack3.c:43]   --->   Operation 58 'zext' 'tmp_47' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 59 [1/1] (0.00ns)   --->   "%r_coeffs_addr_6 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_47" [pack3.c:43]   --->   Operation 59 'getelementptr' 'r_coeffs_addr_6' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 60 [1/1] (2.77ns)   --->   "store i16 %tmp_45, i16* %r_coeffs_addr_6, align 2" [pack3.c:43]   --->   Operation 60 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_6 : Operation 61 [1/1] (0.00ns)   --->   "%tmp_52_cast = zext i2 %tmp_49 to i8" [pack3.c:44]   --->   Operation 61 'zext' 'tmp_52_cast' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 62 [1/1] (7.85ns)   --->   "%tmp_50 = call fastcc zeroext i16 @mod3(i8 zeroext %tmp_52_cast)" [pack3.c:44]   --->   Operation 62 'call' 'tmp_50' <Predicate = true> <Delay = 7.85> <CoreType = "Generic">   --->   Core 0 '' <Latency = 0> <II = 1> <Delay = 1.00> <Generic> <Opcode : >

State 7 <SV = 6> <Delay = 4.52>
ST_7 : Operation 63 [1/1] (1.74ns)   --->   "%tmp_51 = add i10 %tmp_32, 4" [pack3.c:44]   --->   Operation 63 'add' 'tmp_51' <Predicate = true> <Delay = 1.74> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.74> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_7 : Operation 64 [1/1] (0.00ns)   --->   "%tmp_52 = zext i10 %tmp_51 to i64" [pack3.c:44]   --->   Operation 64 'zext' 'tmp_52' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 65 [1/1] (0.00ns)   --->   "%r_coeffs_addr_7 = getelementptr [821 x i16]* %r_coeffs, i64 0, i64 %tmp_52" [pack3.c:44]   --->   Operation 65 'getelementptr' 'r_coeffs_addr_7' <Predicate = true> <Delay = 0.00>
ST_7 : Operation 66 [1/1] (2.77ns)   --->   "store i16 %tmp_50, i16* %r_coeffs_addr_7, align 2" [pack3.c:44]   --->   Operation 66 'store' <Predicate = true> <Delay = 2.77> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.77> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 821> <RAM>
ST_7 : Operation 67 [1/1] (0.00ns)   --->   "br label %1" [pack3.c:37]   --->   Operation 67 'br' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ r_coeffs]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[00]; IO mode=ap_memory:ce=0
Port [ msg]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[13]; IO mode=ap_memory:ce=0
Port [ msg_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
msg_offset_read  (read             ) [ 00000000]
tmp_53           (trunc            ) [ 00111111]
StgValue_10      (br               ) [ 01111111]
i                (phi              ) [ 00100000]
i_cast3          (zext             ) [ 00000000]
exitcond         (icmp             ) [ 00111111]
empty            (speclooptripcount) [ 00000000]
i_7              (add              ) [ 01111111]
StgValue_16      (br               ) [ 00000000]
tmp_cast         (zext             ) [ 00000000]
sum              (add              ) [ 00000000]
sum_cast         (zext             ) [ 00000000]
msg_addr         (getelementptr    ) [ 00010000]
p_shl            (bitconcatenate   ) [ 00000000]
tmp_32           (add              ) [ 00011111]
r_coeffs_addr    (getelementptr    ) [ 00000000]
StgValue_25      (store            ) [ 00000000]
StgValue_26      (ret              ) [ 00000000]
c                (load             ) [ 00001000]
tmp_s            (zext             ) [ 00000000]
tmp_34           (mul              ) [ 00000000]
tmp              (partselect       ) [ 00001000]
tmp_48           (mul              ) [ 00000000]
tmp_49           (partselect       ) [ 00001110]
tmp_cast1        (zext             ) [ 00000000]
tmp_cast_31      (zext             ) [ 00000000]
tmp_31           (call             ) [ 00000100]
tmp_37_cast      (zext             ) [ 00000000]
tmp_35           (call             ) [ 00000100]
tmp_38           (mul              ) [ 00000000]
tmp_39           (partselect       ) [ 00000100]
tmp_43           (mul              ) [ 00000000]
tmp_44           (partselect       ) [ 00000100]
tmp_33           (zext             ) [ 00000000]
r_coeffs_addr_3  (getelementptr    ) [ 00000000]
StgValue_44      (store            ) [ 00000000]
tmp_36           (add              ) [ 00000000]
tmp_37           (zext             ) [ 00000000]
r_coeffs_addr_4  (getelementptr    ) [ 00000000]
StgValue_48      (store            ) [ 00000000]
tmp_42_cast_cast (zext             ) [ 00000000]
tmp_40           (call             ) [ 00000010]
tmp_47_cast_cast (zext             ) [ 00000000]
tmp_45           (call             ) [ 00000010]
tmp_41           (add              ) [ 00000000]
tmp_42           (zext             ) [ 00000000]
r_coeffs_addr_5  (getelementptr    ) [ 00000000]
StgValue_56      (store            ) [ 00000000]
tmp_46           (add              ) [ 00000000]
tmp_47           (zext             ) [ 00000000]
r_coeffs_addr_6  (getelementptr    ) [ 00000000]
StgValue_60      (store            ) [ 00000000]
tmp_52_cast      (zext             ) [ 00000000]
tmp_50           (call             ) [ 00000001]
tmp_51           (add              ) [ 00000000]
tmp_52           (zext             ) [ 00000000]
r_coeffs_addr_7  (getelementptr    ) [ 00000000]
StgValue_66      (store            ) [ 00000000]
StgValue_67      (br               ) [ 01111111]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="r_coeffs">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="r_coeffs"/><MemPortTyVec>0 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="msg">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg"/><MemPortTyVec>1 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="msg_offset">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="msg_offset"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i10"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i10.i8.i2"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i7.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i2.i16.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mod3"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i14.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i13.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1004" name="msg_offset_read_read_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="10" slack="0"/>
<pin id="66" dir="0" index="1" bw="10" slack="0"/>
<pin id="67" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="msg_offset_read/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="msg_addr_gep_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="1" slack="0"/>
<pin id="73" dir="0" index="2" bw="9" slack="0"/>
<pin id="74" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="msg_addr/2 "/>
</bind>
</comp>

<comp id="77" class="1004" name="grp_access_fu_77">
<pin_list>
<pin id="78" dir="0" index="0" bw="11" slack="0"/>
<pin id="79" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="80" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="81" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="c/2 "/>
</bind>
</comp>

<comp id="83" class="1004" name="r_coeffs_addr_gep_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="16" slack="0"/>
<pin id="85" dir="0" index="1" bw="1" slack="0"/>
<pin id="86" dir="0" index="2" bw="11" slack="0"/>
<pin id="87" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr/2 "/>
</bind>
</comp>

<comp id="91" class="1004" name="grp_access_fu_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="10" slack="0"/>
<pin id="93" dir="0" index="1" bw="16" slack="0"/>
<pin id="94" dir="0" index="2" bw="0" slack="0"/>
<pin id="113" dir="0" index="4" bw="10" slack="1"/>
<pin id="114" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="115" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="116" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_25/2 StgValue_44/5 StgValue_48/5 StgValue_56/6 StgValue_60/6 StgValue_66/7 "/>
</bind>
</comp>

<comp id="98" class="1004" name="r_coeffs_addr_3_gep_fu_98">
<pin_list>
<pin id="99" dir="0" index="0" bw="16" slack="0"/>
<pin id="100" dir="0" index="1" bw="1" slack="0"/>
<pin id="101" dir="0" index="2" bw="10" slack="0"/>
<pin id="102" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_3/5 "/>
</bind>
</comp>

<comp id="106" class="1004" name="r_coeffs_addr_4_gep_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="16" slack="0"/>
<pin id="108" dir="0" index="1" bw="1" slack="0"/>
<pin id="109" dir="0" index="2" bw="10" slack="0"/>
<pin id="110" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_4/5 "/>
</bind>
</comp>

<comp id="118" class="1004" name="r_coeffs_addr_5_gep_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="16" slack="0"/>
<pin id="120" dir="0" index="1" bw="1" slack="0"/>
<pin id="121" dir="0" index="2" bw="10" slack="0"/>
<pin id="122" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_5/6 "/>
</bind>
</comp>

<comp id="126" class="1004" name="r_coeffs_addr_6_gep_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="16" slack="0"/>
<pin id="128" dir="0" index="1" bw="1" slack="0"/>
<pin id="129" dir="0" index="2" bw="10" slack="0"/>
<pin id="130" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_6/6 "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_coeffs_addr_7_gep_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="16" slack="0"/>
<pin id="136" dir="0" index="1" bw="1" slack="0"/>
<pin id="137" dir="0" index="2" bw="10" slack="0"/>
<pin id="138" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="r_coeffs_addr_7/7 "/>
</bind>
</comp>

<comp id="142" class="1005" name="i_reg_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="1"/>
<pin id="144" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="146" class="1004" name="i_phi_fu_146">
<pin_list>
<pin id="147" dir="0" index="0" bw="1" slack="1"/>
<pin id="148" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="149" dir="0" index="2" bw="8" slack="0"/>
<pin id="150" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="151" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="grp_mod3_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="16" slack="0"/>
<pin id="155" dir="0" index="1" bw="8" slack="0"/>
<pin id="156" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_31/4 tmp_40/5 tmp_50/6 "/>
</bind>
</comp>

<comp id="158" class="1004" name="grp_mod3_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="16" slack="0"/>
<pin id="160" dir="0" index="1" bw="7" slack="0"/>
<pin id="161" dir="1" index="2" bw="16" slack="1"/>
</pin_list>
<bind>
<opcode="call(48) " fcode="call"/>
<opset="tmp_35/4 tmp_45/5 "/>
</bind>
</comp>

<comp id="163" class="1005" name="reg_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="16" slack="1"/>
<pin id="165" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_31 tmp_40 tmp_50 "/>
</bind>
</comp>

<comp id="169" class="1005" name="reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="16" slack="1"/>
<pin id="171" dir="1" index="1" bw="16" slack="1"/>
</pin_list>
<bind>
<opset="tmp_35 tmp_45 "/>
</bind>
</comp>

<comp id="175" class="1004" name="tmp_53_fu_175">
<pin_list>
<pin id="176" dir="0" index="0" bw="10" slack="0"/>
<pin id="177" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_53/1 "/>
</bind>
</comp>

<comp id="179" class="1004" name="i_cast3_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="8" slack="0"/>
<pin id="181" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="i_cast3/2 "/>
</bind>
</comp>

<comp id="183" class="1004" name="exitcond_fu_183">
<pin_list>
<pin id="184" dir="0" index="0" bw="8" slack="0"/>
<pin id="185" dir="0" index="1" bw="8" slack="0"/>
<pin id="186" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="189" class="1004" name="i_7_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="1" slack="0"/>
<pin id="192" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_7/2 "/>
</bind>
</comp>

<comp id="195" class="1004" name="tmp_cast_fu_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="8" slack="0"/>
<pin id="197" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast/2 "/>
</bind>
</comp>

<comp id="199" class="1004" name="sum_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="8" slack="0"/>
<pin id="201" dir="0" index="1" bw="9" slack="1"/>
<pin id="202" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="sum/2 "/>
</bind>
</comp>

<comp id="204" class="1004" name="sum_cast_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="9" slack="0"/>
<pin id="206" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="sum_cast/2 "/>
</bind>
</comp>

<comp id="209" class="1004" name="p_shl_fu_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="10" slack="0"/>
<pin id="211" dir="0" index="1" bw="8" slack="0"/>
<pin id="212" dir="0" index="2" bw="1" slack="0"/>
<pin id="213" dir="1" index="3" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/2 "/>
</bind>
</comp>

<comp id="217" class="1004" name="tmp_32_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="10" slack="0"/>
<pin id="219" dir="0" index="1" bw="8" slack="0"/>
<pin id="220" dir="1" index="2" bw="10" slack="3"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_32/2 "/>
</bind>
</comp>

<comp id="223" class="1004" name="tmp_s_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="8" slack="0"/>
<pin id="225" dir="1" index="1" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_s/3 "/>
</bind>
</comp>

<comp id="227" class="1004" name="tmp_34_fu_227">
<pin_list>
<pin id="228" dir="0" index="0" bw="8" slack="0"/>
<pin id="229" dir="0" index="1" bw="9" slack="0"/>
<pin id="230" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_34/3 "/>
</bind>
</comp>

<comp id="233" class="1004" name="tmp_fu_233">
<pin_list>
<pin id="234" dir="0" index="0" bw="7" slack="0"/>
<pin id="235" dir="0" index="1" bw="16" slack="0"/>
<pin id="236" dir="0" index="2" bw="5" slack="0"/>
<pin id="237" dir="0" index="3" bw="5" slack="0"/>
<pin id="238" dir="1" index="4" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp/3 "/>
</bind>
</comp>

<comp id="243" class="1004" name="tmp_48_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="8" slack="0"/>
<pin id="245" dir="0" index="1" bw="9" slack="0"/>
<pin id="246" dir="1" index="2" bw="16" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_48/3 "/>
</bind>
</comp>

<comp id="249" class="1004" name="tmp_49_fu_249">
<pin_list>
<pin id="250" dir="0" index="0" bw="2" slack="0"/>
<pin id="251" dir="0" index="1" bw="16" slack="0"/>
<pin id="252" dir="0" index="2" bw="5" slack="0"/>
<pin id="253" dir="0" index="3" bw="5" slack="0"/>
<pin id="254" dir="1" index="4" bw="2" slack="3"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_49/3 "/>
</bind>
</comp>

<comp id="259" class="1004" name="tmp_cast1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="8" slack="1"/>
<pin id="261" dir="1" index="1" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast1/4 "/>
</bind>
</comp>

<comp id="262" class="1004" name="tmp_cast_31_fu_262">
<pin_list>
<pin id="263" dir="0" index="0" bw="8" slack="1"/>
<pin id="264" dir="1" index="1" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_cast_31/4 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_37_cast_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="7" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37_cast/4 "/>
</bind>
</comp>

<comp id="269" class="1004" name="tmp_38_fu_269">
<pin_list>
<pin id="270" dir="0" index="0" bw="8" slack="0"/>
<pin id="271" dir="0" index="1" bw="7" slack="0"/>
<pin id="272" dir="1" index="2" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_38/4 "/>
</bind>
</comp>

<comp id="275" class="1004" name="tmp_39_fu_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="5" slack="0"/>
<pin id="277" dir="0" index="1" bw="14" slack="0"/>
<pin id="278" dir="0" index="2" bw="5" slack="0"/>
<pin id="279" dir="0" index="3" bw="5" slack="0"/>
<pin id="280" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_39/4 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_43_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="8" slack="0"/>
<pin id="287" dir="0" index="1" bw="6" slack="0"/>
<pin id="288" dir="1" index="2" bw="13" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="tmp_43/4 "/>
</bind>
</comp>

<comp id="291" class="1004" name="tmp_44_fu_291">
<pin_list>
<pin id="292" dir="0" index="0" bw="4" slack="0"/>
<pin id="293" dir="0" index="1" bw="13" slack="0"/>
<pin id="294" dir="0" index="2" bw="5" slack="0"/>
<pin id="295" dir="0" index="3" bw="5" slack="0"/>
<pin id="296" dir="1" index="4" bw="4" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_44/4 "/>
</bind>
</comp>

<comp id="301" class="1004" name="tmp_33_fu_301">
<pin_list>
<pin id="302" dir="0" index="0" bw="10" slack="3"/>
<pin id="303" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_33/5 "/>
</bind>
</comp>

<comp id="305" class="1004" name="tmp_36_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="10" slack="3"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_36/5 "/>
</bind>
</comp>

<comp id="310" class="1004" name="tmp_37_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="10" slack="0"/>
<pin id="312" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_37/5 "/>
</bind>
</comp>

<comp id="315" class="1004" name="tmp_42_cast_cast_fu_315">
<pin_list>
<pin id="316" dir="0" index="0" bw="5" slack="1"/>
<pin id="317" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42_cast_cast/5 "/>
</bind>
</comp>

<comp id="319" class="1004" name="tmp_47_cast_cast_fu_319">
<pin_list>
<pin id="320" dir="0" index="0" bw="4" slack="1"/>
<pin id="321" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47_cast_cast/5 "/>
</bind>
</comp>

<comp id="323" class="1004" name="tmp_41_fu_323">
<pin_list>
<pin id="324" dir="0" index="0" bw="10" slack="4"/>
<pin id="325" dir="0" index="1" bw="3" slack="0"/>
<pin id="326" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_41/6 "/>
</bind>
</comp>

<comp id="328" class="1004" name="tmp_42_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="10" slack="0"/>
<pin id="330" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_42/6 "/>
</bind>
</comp>

<comp id="333" class="1004" name="tmp_46_fu_333">
<pin_list>
<pin id="334" dir="0" index="0" bw="10" slack="4"/>
<pin id="335" dir="0" index="1" bw="3" slack="0"/>
<pin id="336" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_46/6 "/>
</bind>
</comp>

<comp id="338" class="1004" name="tmp_47_fu_338">
<pin_list>
<pin id="339" dir="0" index="0" bw="10" slack="0"/>
<pin id="340" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_47/6 "/>
</bind>
</comp>

<comp id="343" class="1004" name="tmp_52_cast_fu_343">
<pin_list>
<pin id="344" dir="0" index="0" bw="2" slack="3"/>
<pin id="345" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52_cast/6 "/>
</bind>
</comp>

<comp id="347" class="1004" name="tmp_51_fu_347">
<pin_list>
<pin id="348" dir="0" index="0" bw="10" slack="5"/>
<pin id="349" dir="0" index="1" bw="4" slack="0"/>
<pin id="350" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_51/7 "/>
</bind>
</comp>

<comp id="352" class="1004" name="tmp_52_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="10" slack="0"/>
<pin id="354" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_52/7 "/>
</bind>
</comp>

<comp id="357" class="1005" name="tmp_53_reg_357">
<pin_list>
<pin id="358" dir="0" index="0" bw="9" slack="1"/>
<pin id="359" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="tmp_53 "/>
</bind>
</comp>

<comp id="365" class="1005" name="i_7_reg_365">
<pin_list>
<pin id="366" dir="0" index="0" bw="8" slack="0"/>
<pin id="367" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opset="i_7 "/>
</bind>
</comp>

<comp id="370" class="1005" name="msg_addr_reg_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="11" slack="1"/>
<pin id="372" dir="1" index="1" bw="11" slack="1"/>
</pin_list>
<bind>
<opset="msg_addr "/>
</bind>
</comp>

<comp id="375" class="1005" name="tmp_32_reg_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="10" slack="3"/>
<pin id="377" dir="1" index="1" bw="10" slack="3"/>
</pin_list>
<bind>
<opset="tmp_32 "/>
</bind>
</comp>

<comp id="384" class="1005" name="c_reg_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="8" slack="1"/>
<pin id="386" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="c "/>
</bind>
</comp>

<comp id="391" class="1005" name="tmp_reg_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="7" slack="1"/>
<pin id="393" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="tmp "/>
</bind>
</comp>

<comp id="396" class="1005" name="tmp_49_reg_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="2" slack="3"/>
<pin id="398" dir="1" index="1" bw="2" slack="3"/>
</pin_list>
<bind>
<opset="tmp_49 "/>
</bind>
</comp>

<comp id="401" class="1005" name="tmp_39_reg_401">
<pin_list>
<pin id="402" dir="0" index="0" bw="5" slack="1"/>
<pin id="403" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_39 "/>
</bind>
</comp>

<comp id="406" class="1005" name="tmp_44_reg_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="4" slack="1"/>
<pin id="408" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_44 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="68"><net_src comp="6" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="69"><net_src comp="4" pin="0"/><net_sink comp="64" pin=1"/></net>

<net id="75"><net_src comp="2" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="76"><net_src comp="18" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="70" pin="3"/><net_sink comp="77" pin=0"/></net>

<net id="88"><net_src comp="0" pin="0"/><net_sink comp="83" pin=0"/></net>

<net id="89"><net_src comp="18" pin="0"/><net_sink comp="83" pin=1"/></net>

<net id="90"><net_src comp="24" pin="0"/><net_sink comp="83" pin=2"/></net>

<net id="96"><net_src comp="26" pin="0"/><net_sink comp="91" pin=1"/></net>

<net id="97"><net_src comp="83" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="103"><net_src comp="0" pin="0"/><net_sink comp="98" pin=0"/></net>

<net id="104"><net_src comp="18" pin="0"/><net_sink comp="98" pin=1"/></net>

<net id="105"><net_src comp="98" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="111"><net_src comp="0" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="112"><net_src comp="18" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="106" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="123"><net_src comp="0" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="124"><net_src comp="18" pin="0"/><net_sink comp="118" pin=1"/></net>

<net id="125"><net_src comp="118" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="131"><net_src comp="0" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="133"><net_src comp="126" pin="3"/><net_sink comp="91" pin=0"/></net>

<net id="139"><net_src comp="0" pin="0"/><net_sink comp="134" pin=0"/></net>

<net id="140"><net_src comp="18" pin="0"/><net_sink comp="134" pin=1"/></net>

<net id="141"><net_src comp="134" pin="3"/><net_sink comp="91" pin=2"/></net>

<net id="145"><net_src comp="8" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="152"><net_src comp="142" pin="1"/><net_sink comp="146" pin=0"/></net>

<net id="157"><net_src comp="42" pin="0"/><net_sink comp="153" pin=0"/></net>

<net id="162"><net_src comp="42" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="166"><net_src comp="153" pin="2"/><net_sink comp="163" pin=0"/></net>

<net id="167"><net_src comp="163" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="168"><net_src comp="163" pin="1"/><net_sink comp="91" pin=4"/></net>

<net id="172"><net_src comp="158" pin="2"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="91" pin=4"/></net>

<net id="174"><net_src comp="169" pin="1"/><net_sink comp="91" pin=1"/></net>

<net id="178"><net_src comp="64" pin="2"/><net_sink comp="175" pin=0"/></net>

<net id="182"><net_src comp="146" pin="4"/><net_sink comp="179" pin=0"/></net>

<net id="187"><net_src comp="146" pin="4"/><net_sink comp="183" pin=0"/></net>

<net id="188"><net_src comp="10" pin="0"/><net_sink comp="183" pin=1"/></net>

<net id="193"><net_src comp="146" pin="4"/><net_sink comp="189" pin=0"/></net>

<net id="194"><net_src comp="16" pin="0"/><net_sink comp="189" pin=1"/></net>

<net id="198"><net_src comp="146" pin="4"/><net_sink comp="195" pin=0"/></net>

<net id="203"><net_src comp="195" pin="1"/><net_sink comp="199" pin=0"/></net>

<net id="207"><net_src comp="199" pin="2"/><net_sink comp="204" pin=0"/></net>

<net id="208"><net_src comp="204" pin="1"/><net_sink comp="70" pin=2"/></net>

<net id="214"><net_src comp="20" pin="0"/><net_sink comp="209" pin=0"/></net>

<net id="215"><net_src comp="146" pin="4"/><net_sink comp="209" pin=1"/></net>

<net id="216"><net_src comp="22" pin="0"/><net_sink comp="209" pin=2"/></net>

<net id="221"><net_src comp="209" pin="3"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="179" pin="1"/><net_sink comp="217" pin=1"/></net>

<net id="226"><net_src comp="77" pin="3"/><net_sink comp="223" pin=0"/></net>

<net id="231"><net_src comp="223" pin="1"/><net_sink comp="227" pin=0"/></net>

<net id="232"><net_src comp="28" pin="0"/><net_sink comp="227" pin=1"/></net>

<net id="239"><net_src comp="30" pin="0"/><net_sink comp="233" pin=0"/></net>

<net id="240"><net_src comp="227" pin="2"/><net_sink comp="233" pin=1"/></net>

<net id="241"><net_src comp="32" pin="0"/><net_sink comp="233" pin=2"/></net>

<net id="242"><net_src comp="34" pin="0"/><net_sink comp="233" pin=3"/></net>

<net id="247"><net_src comp="223" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="248"><net_src comp="36" pin="0"/><net_sink comp="243" pin=1"/></net>

<net id="255"><net_src comp="38" pin="0"/><net_sink comp="249" pin=0"/></net>

<net id="256"><net_src comp="243" pin="2"/><net_sink comp="249" pin=1"/></net>

<net id="257"><net_src comp="40" pin="0"/><net_sink comp="249" pin=2"/></net>

<net id="258"><net_src comp="34" pin="0"/><net_sink comp="249" pin=3"/></net>

<net id="268"><net_src comp="265" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="273"><net_src comp="262" pin="1"/><net_sink comp="269" pin=0"/></net>

<net id="274"><net_src comp="44" pin="0"/><net_sink comp="269" pin=1"/></net>

<net id="281"><net_src comp="46" pin="0"/><net_sink comp="275" pin=0"/></net>

<net id="282"><net_src comp="269" pin="2"/><net_sink comp="275" pin=1"/></net>

<net id="283"><net_src comp="32" pin="0"/><net_sink comp="275" pin=2"/></net>

<net id="284"><net_src comp="48" pin="0"/><net_sink comp="275" pin=3"/></net>

<net id="289"><net_src comp="259" pin="1"/><net_sink comp="285" pin=0"/></net>

<net id="290"><net_src comp="50" pin="0"/><net_sink comp="285" pin=1"/></net>

<net id="297"><net_src comp="52" pin="0"/><net_sink comp="291" pin=0"/></net>

<net id="298"><net_src comp="285" pin="2"/><net_sink comp="291" pin=1"/></net>

<net id="299"><net_src comp="32" pin="0"/><net_sink comp="291" pin=2"/></net>

<net id="300"><net_src comp="54" pin="0"/><net_sink comp="291" pin=3"/></net>

<net id="304"><net_src comp="301" pin="1"/><net_sink comp="98" pin=2"/></net>

<net id="309"><net_src comp="56" pin="0"/><net_sink comp="305" pin=1"/></net>

<net id="313"><net_src comp="305" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="314"><net_src comp="310" pin="1"/><net_sink comp="106" pin=2"/></net>

<net id="318"><net_src comp="315" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="322"><net_src comp="319" pin="1"/><net_sink comp="158" pin=1"/></net>

<net id="327"><net_src comp="58" pin="0"/><net_sink comp="323" pin=1"/></net>

<net id="331"><net_src comp="323" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="332"><net_src comp="328" pin="1"/><net_sink comp="118" pin=2"/></net>

<net id="337"><net_src comp="60" pin="0"/><net_sink comp="333" pin=1"/></net>

<net id="341"><net_src comp="333" pin="2"/><net_sink comp="338" pin=0"/></net>

<net id="342"><net_src comp="338" pin="1"/><net_sink comp="126" pin=2"/></net>

<net id="346"><net_src comp="343" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="351"><net_src comp="62" pin="0"/><net_sink comp="347" pin=1"/></net>

<net id="355"><net_src comp="347" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="356"><net_src comp="352" pin="1"/><net_sink comp="134" pin=2"/></net>

<net id="360"><net_src comp="175" pin="1"/><net_sink comp="357" pin=0"/></net>

<net id="361"><net_src comp="357" pin="1"/><net_sink comp="199" pin=1"/></net>

<net id="368"><net_src comp="189" pin="2"/><net_sink comp="365" pin=0"/></net>

<net id="369"><net_src comp="365" pin="1"/><net_sink comp="146" pin=2"/></net>

<net id="373"><net_src comp="70" pin="3"/><net_sink comp="370" pin=0"/></net>

<net id="374"><net_src comp="370" pin="1"/><net_sink comp="77" pin=0"/></net>

<net id="378"><net_src comp="217" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="379"><net_src comp="375" pin="1"/><net_sink comp="301" pin=0"/></net>

<net id="380"><net_src comp="375" pin="1"/><net_sink comp="305" pin=0"/></net>

<net id="381"><net_src comp="375" pin="1"/><net_sink comp="323" pin=0"/></net>

<net id="382"><net_src comp="375" pin="1"/><net_sink comp="333" pin=0"/></net>

<net id="383"><net_src comp="375" pin="1"/><net_sink comp="347" pin=0"/></net>

<net id="387"><net_src comp="77" pin="3"/><net_sink comp="384" pin=0"/></net>

<net id="388"><net_src comp="384" pin="1"/><net_sink comp="259" pin=0"/></net>

<net id="389"><net_src comp="384" pin="1"/><net_sink comp="262" pin=0"/></net>

<net id="390"><net_src comp="384" pin="1"/><net_sink comp="153" pin=1"/></net>

<net id="394"><net_src comp="233" pin="4"/><net_sink comp="391" pin=0"/></net>

<net id="395"><net_src comp="391" pin="1"/><net_sink comp="265" pin=0"/></net>

<net id="399"><net_src comp="249" pin="4"/><net_sink comp="396" pin=0"/></net>

<net id="400"><net_src comp="396" pin="1"/><net_sink comp="343" pin=0"/></net>

<net id="404"><net_src comp="275" pin="4"/><net_sink comp="401" pin=0"/></net>

<net id="405"><net_src comp="401" pin="1"/><net_sink comp="315" pin=0"/></net>

<net id="409"><net_src comp="291" pin="4"/><net_sink comp="406" pin=0"/></net>

<net id="410"><net_src comp="406" pin="1"/><net_sink comp="319" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: r_coeffs | {2 5 6 7 }
 - Input state : 
	Port: poly_S3_frombytes : msg | {2 3 }
	Port: poly_S3_frombytes : msg_offset | {1 }
  - Chain level:
	State 1
	State 2
		i_cast3 : 1
		exitcond : 1
		i_7 : 1
		StgValue_16 : 2
		tmp_cast : 1
		sum : 2
		sum_cast : 3
		msg_addr : 4
		c : 5
		p_shl : 1
		tmp_32 : 2
		StgValue_25 : 1
	State 3
		tmp_s : 1
		tmp_34 : 2
		tmp : 3
		tmp_48 : 2
		tmp_49 : 3
	State 4
		tmp_35 : 1
		tmp_38 : 1
		tmp_39 : 2
		tmp_43 : 1
		tmp_44 : 2
	State 5
		r_coeffs_addr_3 : 1
		StgValue_44 : 2
		tmp_37 : 1
		r_coeffs_addr_4 : 2
		StgValue_48 : 3
		tmp_40 : 1
		tmp_45 : 1
	State 6
		tmp_42 : 1
		r_coeffs_addr_5 : 2
		StgValue_56 : 3
		tmp_47 : 1
		r_coeffs_addr_6 : 2
		StgValue_60 : 3
		tmp_50 : 1
	State 7
		tmp_52 : 1
		r_coeffs_addr_7 : 2
		StgValue_66 : 3


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |  DSP48E |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|   call   |       grp_mod3_fu_153      |    0    |    0    |    95   |
|          |       grp_mod3_fu_158      |    0    |    0    |    95   |
|----------|----------------------------|---------|---------|---------|
|          |        tmp_34_fu_227       |    0    |    0    |    50   |
|    mul   |        tmp_48_fu_243       |    0    |    0    |    50   |
|          |        tmp_38_fu_269       |    0    |    0    |    41   |
|          |        tmp_43_fu_285       |    0    |    0    |    41   |
|----------|----------------------------|---------|---------|---------|
|          |         i_7_fu_189         |    0    |    0    |    15   |
|          |         sum_fu_199         |    0    |    0    |    16   |
|          |        tmp_32_fu_217       |    0    |    0    |    17   |
|    add   |        tmp_36_fu_305       |    0    |    0    |    17   |
|          |        tmp_41_fu_323       |    0    |    0    |    17   |
|          |        tmp_46_fu_333       |    0    |    0    |    17   |
|          |        tmp_51_fu_347       |    0    |    0    |    17   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |       exitcond_fu_183      |    0    |    0    |    11   |
|----------|----------------------------|---------|---------|---------|
|   read   | msg_offset_read_read_fu_64 |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   trunc  |        tmp_53_fu_175       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       i_cast3_fu_179       |    0    |    0    |    0    |
|          |       tmp_cast_fu_195      |    0    |    0    |    0    |
|          |       sum_cast_fu_204      |    0    |    0    |    0    |
|          |        tmp_s_fu_223        |    0    |    0    |    0    |
|          |      tmp_cast1_fu_259      |    0    |    0    |    0    |
|          |     tmp_cast_31_fu_262     |    0    |    0    |    0    |
|          |     tmp_37_cast_fu_265     |    0    |    0    |    0    |
|   zext   |        tmp_33_fu_301       |    0    |    0    |    0    |
|          |        tmp_37_fu_310       |    0    |    0    |    0    |
|          |   tmp_42_cast_cast_fu_315  |    0    |    0    |    0    |
|          |   tmp_47_cast_cast_fu_319  |    0    |    0    |    0    |
|          |        tmp_42_fu_328       |    0    |    0    |    0    |
|          |        tmp_47_fu_338       |    0    |    0    |    0    |
|          |     tmp_52_cast_fu_343     |    0    |    0    |    0    |
|          |        tmp_52_fu_352       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|bitconcatenate|        p_shl_fu_209        |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |         tmp_fu_233         |    0    |    0    |    0    |
|partselect|        tmp_49_fu_249       |    0    |    0    |    0    |
|          |        tmp_39_fu_275       |    0    |    0    |    0    |
|          |        tmp_44_fu_291       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |    0    |   499   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------+--------+
|                |   FF   |
+----------------+--------+
|    c_reg_384   |    8   |
|   i_7_reg_365  |    8   |
|    i_reg_142   |    8   |
|msg_addr_reg_370|   11   |
|     reg_163    |   16   |
|     reg_169    |   16   |
| tmp_32_reg_375 |   10   |
| tmp_39_reg_401 |    5   |
| tmp_44_reg_406 |    4   |
| tmp_49_reg_396 |    2   |
| tmp_53_reg_357 |    9   |
|   tmp_reg_391  |    7   |
+----------------+--------+
|      Total     |   104  |
+----------------+--------+

* Multiplexer (MUX) list: 
|------------------|------|------|------|--------||---------||---------|
|       Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|------------------|------|------|------|--------||---------||---------|
| grp_access_fu_77 |  p0  |   2  |  11  |   22   ||    9    |
| grp_access_fu_91 |  p0  |   3  |  10  |   30   ||    15   |
| grp_access_fu_91 |  p1  |   3  |  16  |   48   ||    15   |
| grp_access_fu_91 |  p2  |   3  |   0  |    0   ||    15   |
| grp_access_fu_91 |  p4  |   2  |  10  |   20   ||    9    |
|  grp_mod3_fu_153 |  p1  |   3  |   8  |   24   ||    15   |
|  grp_mod3_fu_158 |  p1  |   2  |   7  |   14   ||    9    |
|------------------|------|------|------|--------||---------||---------|
|       Total      |      |      |      |   158  ||  9.857  ||    87   |
|------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           | DSP48E |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |    0   |   499  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    9   |    -   |   87   |
|  Register |    -   |    -   |   104  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |    9   |   104  |   586  |
+-----------+--------+--------+--------+--------+
