<p>Started with simple 3x3 configuration</p><p>DRAM latency: 100 cycles for read, 10 cycles for write(assuming early response)</p><p>To compare with Nxp configuration, started with same resource/credit configuration. The differences are:</p><ul><li>DCE/DMI interleaving scheme: To localize DCE/DMI interleaving, used 6/7 bits for DCE and DMI as well.Â </li><li>Will be added if there is any update hereÂ [XXX]</li></ul><p><br/></p><p><strong>1) Mesh configuration</strong></p><p>(2022.01.12) modified the position of caiu0 and caiu7 to avoid integrating three elements in one node.Â </p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image" height="400" src="https://arterisip.atlassian.net/wiki/download/attachments/16165798/image2022-1-12_16-31-9.png?api=v2"></span></p><p><span>caiu to local dce: two switches (~4)</span></p><p>caiu to vertical dce: three switches and two pipesÂ (~10)</p><p>caiu to vertical/horizontal dce: four switches and three pipes (~14)</p><p><br/></p><p><strong>2) Resource and credit configuration;</strong></p><p><span style="letter-spacing: 0.0px;">(01.10.2022) Started with the same configuration with NXP to see the differences.Â </span></p><p>(01.11.2002) Only difference, interleaving granularity: DCE/DMI: using 6, 7 bits.Â </p><p><span class="placeholder-inline-tasks">(01.11.2002) Change candidates: </span></p><ul><li><span class="placeholder-inline-tasks">reduce OTT/ATT configuration at next compile.</span></li></ul><p><span class="placeholder-inline-tasks">(01.19.2022) Resource/credit update</span></p><div class="table-wrap"><table class="relative-table confluenceTable" style="width: 1080.52px;"><colgroup><col style="width: 91.2708px;"/><col style="width: 112.021px;"/><col style="width: 113.042px;"/><col style="width: 104.76px;"/><col style="width: 136.885px;"/><col style="width: 521.542px;"/></colgroup><thead><tr><th style="text-align: left;" class="confluenceTh"><br/></th><th style="text-align: left;" class="confluenceTh"><p>OTT (CAIU)</p></th><th style="text-align: left;" class="confluenceTh"><p>MRD (DCE)</p></th><th style="text-align: left;" class="confluenceTh"><p>RBR (DCE)</p></th><th colspan="1" style="text-align: left;" class="confluenceTh"><p>SNP (DCE)</p></th><th colspan="1" style="text-align: left;" class="confluenceTh"><br/></th></tr></thead><tbody><tr><td style="text-align: left;" class="confluenceTd">~ 2022.01.18</td><td style="text-align: left;" class="confluenceTd">96</td><td style="text-align: left;" class="confluenceTd">6</td><td style="text-align: left;" class="confluenceTd">8</td><td colspan="1" style="text-align: left;" class="confluenceTd">4</td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td></tr><tr><td style="text-align: left;" class="confluenceTd">2022.01.19</td><td style="text-align: left;" class="confluenceTd"><p>64</p><p>The max OTT occupation at Sce 1.5 is 35.17</p></td><td style="text-align: left;" class="confluenceTd"><p>9</p><p>Increasing 50%</p></td><td style="text-align: left;" class="confluenceTd"><p>12</p><p>Increasing 50%</p></td><td colspan="1" style="text-align: left;" class="confluenceTd">It will be updated later after observing numbers. Expecting relatively large increase</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p>Read miss case shows 80% Bandwidth. Expected value.</p><p>Read hit cases cannot be 100% because of the MRD credit. (showing 85%)</p><p>Write hit case cannot be 100% because of the RBR credit. (showing 55%)</p><p>==&gt; NDN3 does not have any credit issue. Purely loaded latency issue...Â <img class="emoticon emoticon-sad" data-emoji-id="1f641" data-emoji-shortname=":slight_frown:" data-emoji-fallback="ðŸ™" src="https://arterisip.atlassian.net/wiki/s/-672721829/6452/d621ad2a33e27b90ca05c475b216bfab745e08a2/_/images/icons/emoticons/sad.png" width="16" height="16" data-emoticon-name="sad" alt="(sad)" /></p></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd">2022.01.19</td><td colspan="1" style="text-align: left;" class="confluenceTd">64</td><td colspan="1" style="text-align: left;" class="confluenceTd">12</td><td colspan="1" style="text-align: left;" class="confluenceTd">12</td><td colspan="1" style="text-align: left;" class="confluenceTd">4</td><td colspan="1" style="text-align: left;" class="confluenceTd"><p>Read cache miss: 80% (DCE ATT size)</p><p>Read cache hit : 86~87% .... still have credit limit at MRD. Slightly increased.Â </p><p>Stopped at here. If we start mix snoop, 87% looks enough.</p></td></tr><tr><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td><td colspan="1" style="text-align: left;" class="confluenceTd"><br/></td></tr></tbody></table></div><p><strong>3) Switch and pipes insertion</strong></p><p>(01.10.2022) using software based switch.Â </p><p>The below is captured from Zhi's presentation file (artg_update.pdf)</p><ul><li>It consists of splitter and merger</li><li>Each splitter and Merger is using sym_buf_switch, and currently FIFOs are located at each input of splitter and merger to save two beats</li></ul><p>Also, pipeAdapter is begin inserted between nodes by ARTG. buffer depth if pipeAdapter is currently 2.Â </p><p><span class="confluence-embedded-file-wrapper confluence-embedded-manual-size"><img class="confluence-embedded-image confluence-thumbnail" height="250" src="https://arterisip.atlassian.net/wiki/download/attachments/16165798/image2022-1-15_11-9-22.png?api=v2"></span></p><p><br/></p>