#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "C:\iverilog\lib\ivl\system.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "C:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "C:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "C:\iverilog\lib\ivl\va_math.vpi";
S_000001a34ade1cd0 .scope module, "baud_gen" "baud_gen" 2 1;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /OUTPUT 1 "baud_tick";
P_000001a34ade1e60 .param/l "BAUD_RATE" 0 2 3, +C4<00000000000000011100001000000000>;
P_000001a34ade1e98 .param/l "CLK_FREQ" 0 2 2, +C4<00000001011111010111100001000000>;
P_000001a34ade1ed0 .param/l "CTR_WIDTH" 1 2 11, +C4<00000000000000000000000000001000>;
P_000001a34ade1f08 .param/l "DIVISOR" 1 2 10, +C4<00000000000000000000000011011001>;
v000001a34adf1540_0 .var "baud_tick", 0 0;
o000001a34ae04fc8 .functor BUFZ 1, C4<z>; HiZ drive
v000001a34adea750_0 .net "clk", 0 0, o000001a34ae04fc8;  0 drivers
v000001a34adf15e0_0 .var "counter", 7 0;
o000001a34ae05028 .functor BUFZ 1, C4<z>; HiZ drive
v000001a34adf1680_0 .net "rst", 0 0, o000001a34ae05028;  0 drivers
E_000001a34addb6b0 .event posedge, v000001a34adf1680_0, v000001a34adea750_0;
S_000001a34adf1300 .scope module, "tb_top" "tb_top" 3 3;
 .timescale -9 -12;
P_000001a34adf1490 .param/l "BAUD_RATE" 1 3 14, +C4<00000000000000011100001000000000>;
P_000001a34adf14c8 .param/l "BIT_PERIOD" 1 3 15, +C4<00000000000000000010000111101000>;
P_000001a34adf1500 .param/l "CLK_FREQ" 1 3 13, +C4<00000001011111010111100001000000>;
v000001a34ae56d90_0 .var "clk", 0 0;
v000001a34ae573d0_0 .net "data_bit_debug", 0 0, L_000001a34adf7280;  1 drivers
v000001a34ae571f0_0 .net "data_valid_debug", 0 0, L_000001a34adf7830;  1 drivers
v000001a34ae566b0_0 .net "last4_debug", 3 0, L_000001a34adf7360;  1 drivers
v000001a34ae55fd0_0 .net "match_pulse", 0 0, v000001a34ae54c00_0;  1 drivers
v000001a34ae57150_0 .var "rst", 0 0;
v000001a34ae561b0_0 .var "rx", 0 0;
S_000001a34adfc270 .scope task, "send_byte" "send_byte" 3 29, 3 29 0, S_000001a34adf1300;
 .timescale -9 -12;
v000001a34adf1720_0 .var "data", 7 0;
v000001a34adfc400_0 .var/i "i", 31 0;
TD_tb_top.send_byte ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34ae561b0_0, 0, 1;
    %delay 8680000, 0;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v000001a34adfc400_0, 0, 32;
T_0.0 ;
    %load/vec4 v000001a34adfc400_0;
    %cmpi/s 8, 0, 32;
    %jmp/0xz T_0.1, 5;
    %load/vec4 v000001a34adf1720_0;
    %load/vec4 v000001a34adfc400_0;
    %part/s 1;
    %store/vec4 v000001a34ae561b0_0, 0, 1;
    %delay 8680000, 0;
    %load/vec4 v000001a34adfc400_0;
    %addi 1, 0, 32;
    %store/vec4 v000001a34adfc400_0, 0, 32;
    %jmp T_0.0;
T_0.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34ae561b0_0, 0, 1;
    %delay 8680000, 0;
    %end;
S_000001a34adfc4a0 .scope module, "uut" "top" 3 17, 4 1 0, S_000001a34adf1300;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "match_pulse";
    .port_info 4 /OUTPUT 1 "data_valid_debug";
    .port_info 5 /OUTPUT 1 "data_bit_debug";
    .port_info 6 /OUTPUT 4 "last4_debug";
L_000001a34adf7830 .functor BUFZ 1, v000001a34ae54d40_0, C4<0>, C4<0>, C4<0>;
L_000001a34adf7280 .functor BUFZ 1, v000001a34ae54b60_0, C4<0>, C4<0>, C4<0>;
L_000001a34adf7360 .functor BUFZ 4, L_000001a34ae567f0, C4<0000>, C4<0000>, C4<0000>;
v000001a34ae55600_0 .net "clk", 0 0, v000001a34ae56d90_0;  1 drivers
v000001a34ae54e80_0 .net "data_bit", 0 0, v000001a34ae54b60_0;  1 drivers
v000001a34ae548e0_0 .net "data_bit_debug", 0 0, L_000001a34adf7280;  alias, 1 drivers
v000001a34ae55380_0 .net "data_valid", 0 0, v000001a34ae54d40_0;  1 drivers
v000001a34ae556a0_0 .net "data_valid_debug", 0 0, L_000001a34adf7830;  alias, 1 drivers
v000001a34ae55740_0 .net "last4", 3 0, L_000001a34ae567f0;  1 drivers
v000001a34ae54a20_0 .net "last4_debug", 3 0, L_000001a34adf7360;  alias, 1 drivers
v000001a34ae54c00_0 .var "match_pulse", 0 0;
v000001a34ae55e90_0 .net "match_raw", 0 0, L_000001a34ae569d0;  1 drivers
v000001a34ae56bb0_0 .net "rst", 0 0, v000001a34ae57150_0;  1 drivers
v000001a34ae56cf0_0 .net "rx", 0 0, v000001a34ae561b0_0;  1 drivers
v000001a34ae56c50_0 .var "sync_ff1", 0 0;
v000001a34ae56890_0 .var "sync_ff2", 0 0;
S_000001a34ade6fb0 .scope module, "u_det" "detector" 4 32, 5 1 0, S_000001a34adfc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 4 "data_in";
    .port_info 1 /OUTPUT 1 "match";
L_000001a34aea0088 .functor BUFT 1, C4<0101>, C4<0>, C4<0>, C4<0>;
v000001a34ae54ca0_0 .net/2u *"_ivl_0", 3 0, L_000001a34aea0088;  1 drivers
v000001a34ae557e0_0 .net "data_in", 3 0, L_000001a34ae567f0;  alias, 1 drivers
v000001a34ae55420_0 .net "match", 0 0, L_000001a34ae569d0;  alias, 1 drivers
L_000001a34ae569d0 .cmp/eq 4, L_000001a34ae567f0, L_000001a34aea0088;
S_000001a34ade7140 .scope module, "u_sampler" "uart_sampler" 4 16, 6 1 0, S_000001a34adfc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "rx";
    .port_info 3 /OUTPUT 1 "data_valid";
    .port_info 4 /OUTPUT 1 "data_bit";
P_000001a34ad9dd50 .param/l "BAUD_RATE" 0 6 3, +C4<00000000000000011100001000000000>;
P_000001a34ad9dd88 .param/l "BAUD_TICKS" 1 6 12, +C4<00000000000000000000000011011001>;
P_000001a34ad9ddc0 .param/l "CLK_FREQ" 0 6 2, +C4<00000001011111010111100001000000>;
P_000001a34ad9ddf8 .param/l "HALF_TICKS" 1 6 13, +C4<00000000000000000000000001101100>;
P_000001a34ad9de30 .param/l "S_DATA" 1 6 17, C4<10>;
P_000001a34ad9de68 .param/l "S_IDLE" 1 6 15, C4<00>;
P_000001a34ad9dea0 .param/l "S_START" 1 6 16, C4<01>;
P_000001a34ad9ded8 .param/l "S_STOP" 1 6 18, C4<11>;
v000001a34ae55560_0 .var "bit_cnt", 3 0;
v000001a34ae554c0_0 .net "clk", 0 0, v000001a34ae56d90_0;  alias, 1 drivers
v000001a34ae54b60_0 .var "data_bit", 0 0;
v000001a34ae54d40_0 .var "data_valid", 0 0;
v000001a34ae55060_0 .net "rst", 0 0, v000001a34ae57150_0;  alias, 1 drivers
v000001a34ae54f20_0 .net "rx", 0 0, v000001a34ae561b0_0;  alias, 1 drivers
v000001a34ae54fc0_0 .var "state", 1 0;
v000001a34ae54de0_0 .var "tick_cnt", 15 0;
E_000001a34addb970 .event posedge, v000001a34ae55060_0, v000001a34ae554c0_0;
S_000001a34ade72d0 .scope module, "u_sipo" "sipo_reg" 4 24, 7 1 0, S_000001a34adfc4a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "rst";
    .port_info 2 /INPUT 1 "shift_en";
    .port_info 3 /INPUT 1 "data_in";
    .port_info 4 /OUTPUT 4 "last4";
v000001a34ae54980_0 .net "clk", 0 0, v000001a34ae56d90_0;  alias, 1 drivers
v000001a34ae55100_0 .net "data_in", 0 0, v000001a34ae54b60_0;  alias, 1 drivers
v000001a34ae54ac0_0 .net "last4", 3 0, L_000001a34ae567f0;  alias, 1 drivers
v000001a34ae551a0_0 .net "rst", 0 0, v000001a34ae57150_0;  alias, 1 drivers
v000001a34ae55240_0 .net "shift_en", 0 0, v000001a34ae54d40_0;  alias, 1 drivers
v000001a34ae552e0_0 .var "shift_reg", 7 0;
L_000001a34ae567f0 .part v000001a34ae552e0_0, 0, 4;
    .scope S_000001a34ade1cd0;
T_1 ;
    %wait E_000001a34addb6b0;
    %load/vec4 v000001a34adf1680_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a34adf15e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a34adf1540_0, 0;
    %jmp T_1.1;
T_1.0 ;
    %load/vec4 v000001a34adf15e0_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_1.2, 4;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a34adf15e0_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a34adf1540_0, 0;
    %jmp T_1.3;
T_1.2 ;
    %load/vec4 v000001a34adf15e0_0;
    %addi 1, 0, 8;
    %assign/vec4 v000001a34adf15e0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a34adf1540_0, 0;
T_1.3 ;
T_1.1 ;
    %jmp T_1;
    .thread T_1;
    .scope S_000001a34ade7140;
T_2 ;
    %wait E_000001a34addb970;
    %load/vec4 v000001a34ae55060_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.0, 8;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a34ae54fc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a34ae54de0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a34ae55560_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a34ae54d40_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a34ae54b60_0, 0;
    %jmp T_2.1;
T_2.0 ;
    %load/vec4 v000001a34ae54fc0_0;
    %dup/vec4;
    %pushi/vec4 0, 0, 2;
    %cmp/u;
    %jmp/1 T_2.2, 6;
    %dup/vec4;
    %pushi/vec4 1, 0, 2;
    %cmp/u;
    %jmp/1 T_2.3, 6;
    %dup/vec4;
    %pushi/vec4 2, 0, 2;
    %cmp/u;
    %jmp/1 T_2.4, 6;
    %dup/vec4;
    %pushi/vec4 3, 0, 2;
    %cmp/u;
    %jmp/1 T_2.5, 6;
    %jmp T_2.6;
T_2.2 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a34ae54d40_0, 0;
    %load/vec4 v000001a34ae54f20_0;
    %inv;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.7, 8;
    %pushi/vec4 1, 0, 2;
    %assign/vec4 v000001a34ae54fc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a34ae54de0_0, 0;
T_2.7 ;
    %jmp T_2.6;
T_2.3 ;
    %load/vec4 v000001a34ae54de0_0;
    %pad/u 32;
    %cmpi/e 108, 0, 32;
    %jmp/0xz  T_2.9, 4;
    %pushi/vec4 2, 0, 2;
    %assign/vec4 v000001a34ae54fc0_0, 0;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a34ae54de0_0, 0;
    %pushi/vec4 0, 0, 4;
    %assign/vec4 v000001a34ae55560_0, 0;
    %jmp T_2.10;
T_2.9 ;
    %load/vec4 v000001a34ae54de0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001a34ae54de0_0, 0;
T_2.10 ;
    %jmp T_2.6;
T_2.4 ;
    %load/vec4 v000001a34ae54de0_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_2.11, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a34ae54de0_0, 0;
    %load/vec4 v000001a34ae54f20_0;
    %assign/vec4 v000001a34ae54b60_0, 0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v000001a34ae54d40_0, 0;
    %load/vec4 v000001a34ae55560_0;
    %pad/u 32;
    %cmpi/e 7, 0, 32;
    %jmp/0xz  T_2.13, 4;
    %pushi/vec4 3, 0, 2;
    %assign/vec4 v000001a34ae54fc0_0, 0;
T_2.13 ;
    %load/vec4 v000001a34ae55560_0;
    %addi 1, 0, 4;
    %assign/vec4 v000001a34ae55560_0, 0;
    %jmp T_2.12;
T_2.11 ;
    %load/vec4 v000001a34ae54de0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001a34ae54de0_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a34ae54d40_0, 0;
T_2.12 ;
    %jmp T_2.6;
T_2.5 ;
    %load/vec4 v000001a34ae54de0_0;
    %pad/u 32;
    %cmpi/e 216, 0, 32;
    %jmp/0xz  T_2.15, 4;
    %pushi/vec4 0, 0, 16;
    %assign/vec4 v000001a34ae54de0_0, 0;
    %pushi/vec4 0, 0, 2;
    %assign/vec4 v000001a34ae54fc0_0, 0;
    %jmp T_2.16;
T_2.15 ;
    %load/vec4 v000001a34ae54de0_0;
    %addi 1, 0, 16;
    %assign/vec4 v000001a34ae54de0_0, 0;
T_2.16 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a34ae54d40_0, 0;
    %jmp T_2.6;
T_2.6 ;
    %pop/vec4 1;
T_2.1 ;
    %jmp T_2;
    .thread T_2;
    .scope S_000001a34ade72d0;
T_3 ;
    %wait E_000001a34addb970;
    %load/vec4 v000001a34ae551a0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.0, 8;
    %pushi/vec4 0, 0, 8;
    %assign/vec4 v000001a34ae552e0_0, 0;
    %jmp T_3.1;
T_3.0 ;
    %load/vec4 v000001a34ae55240_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_3.2, 8;
    %load/vec4 v000001a34ae552e0_0;
    %parti/s 7, 0, 2;
    %load/vec4 v000001a34ae55100_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v000001a34ae552e0_0, 0;
T_3.2 ;
T_3.1 ;
    %jmp T_3;
    .thread T_3;
    .scope S_000001a34adfc4a0;
T_4 ;
    %wait E_000001a34addb970;
    %load/vec4 v000001a34ae56bb0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a34ae56c50_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a34ae56890_0, 0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v000001a34ae54c00_0, 0;
    %jmp T_4.1;
T_4.0 ;
    %load/vec4 v000001a34ae55e90_0;
    %assign/vec4 v000001a34ae56c50_0, 0;
    %load/vec4 v000001a34ae56c50_0;
    %assign/vec4 v000001a34ae56890_0, 0;
    %load/vec4 v000001a34ae56c50_0;
    %load/vec4 v000001a34ae56890_0;
    %inv;
    %and;
    %assign/vec4 v000001a34ae54c00_0, 0;
T_4.1 ;
    %jmp T_4;
    .thread T_4;
    .scope S_000001a34adf1300;
T_5 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34ae56d90_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34ae57150_0, 0, 1;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34ae561b0_0, 0, 1;
    %end;
    .thread T_5;
    .scope S_000001a34adf1300;
T_6 ;
    %delay 20000, 0;
    %load/vec4 v000001a34ae56d90_0;
    %inv;
    %store/vec4 v000001a34ae56d90_0, 0, 1;
    %jmp T_6;
    .thread T_6;
    .scope S_000001a34adf1300;
T_7 ;
    %vpi_call 3 43 "$dumpfile", "sim/waves.vcd" {0 0 0};
    %vpi_call 3 44 "$dumpvars", 32'sb00000000000000000000000000000000, S_000001a34adf1300 {0 0 0};
    %pushi/vec4 1, 0, 1;
    %store/vec4 v000001a34ae57150_0, 0, 1;
    %delay 200000, 0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v000001a34ae57150_0, 0, 1;
    %delay 17360000, 0;
    %pushi/vec4 165, 0, 8;
    %store/vec4 v000001a34adf1720_0, 0, 8;
    %fork TD_tb_top.send_byte, S_000001a34adfc270;
    %join;
    %delay 43400000, 0;
    %pushi/vec4 245, 0, 8;
    %store/vec4 v000001a34adf1720_0, 0, 8;
    %fork TD_tb_top.send_byte, S_000001a34adfc270;
    %join;
    %delay 43400000, 0;
    %vpi_call 3 57 "$finish" {0 0 0};
    %end;
    .thread T_7;
# The file index is used to find the file name in the following table.
:file_names 8;
    "N/A";
    "<interactive>";
    "src/baud_gen.v";
    "tb/tb_top.v";
    "src/top.v";
    "src/detector.v";
    "src/uart_sampler.v";
    "src/sipo_reg.v";
